///////////////////////////////////////////////////////////////////////////////////////////////
//
// QUALCOMM Proprietary Design Data
// Copyright (c) 2017, Qualcomm Technologies Incorporated. All rights reserved.
//
// All data and information contained in or disclosed by this document are confidential and
// proprietary information of Qualcomm Technologies Incorporated, and all rights therein are expressly
// reserved. By accepting this material, the recipient agrees that this material and the
// information contained therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in any manner to others
// without the express written permission of Qualcomm Technologies Incorporated.
//
// This technology was exported from the United States in accordance with the Export
// Administration Regulations. Diversion contrary to U. S. law prohibited.
//
///////////////////////////////////////////////////////////////////////////////////////////////
//
// llcc_seq_hwioreg.h : automatically generated by Autoseq  3.4 4/28/2017 
// User Name:amareshc
//
// !! WARNING !!  DO NOT MANUALLY EDIT THIS FILE.
//
///////////////////////////////////////////////////////////////////////////////////////////////

#ifndef __LLCC_SEQ_REG_H__
#define __LLCC_SEQ_REG_H__

#include "seq_hwio.h"
#include "llcc_seq_hwiobase.h"

#include "HALhwio.h"


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block LLCC
///////////////////////////////////////////////////////////////////////////////////////////////


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block LLCC_AMON
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register LLCC_AMON_CFG0 ////

#define HWIO_LLCC_AMON_CFG0_ADDR(x)                        (x+0x00000000)
#define HWIO_LLCC_AMON_CFG0_PHYS(x)                        (x+0x00000000)
#define HWIO_LLCC_AMON_CFG0_RMSK                           0x00000077
#define HWIO_LLCC_AMON_CFG0_SHFT                                    0
#define HWIO_LLCC_AMON_CFG0_IN(x)                          \
	in_dword_masked ( HWIO_LLCC_AMON_CFG0_ADDR(x), HWIO_LLCC_AMON_CFG0_RMSK)
#define HWIO_LLCC_AMON_CFG0_INM(x, mask)                   \
	in_dword_masked ( HWIO_LLCC_AMON_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_AMON_CFG0_OUT(x, val)                    \
	out_dword( HWIO_LLCC_AMON_CFG0_ADDR(x), val)
#define HWIO_LLCC_AMON_CFG0_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_AMON_CFG0_ADDR(x), mask, val, HWIO_LLCC_AMON_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_AMON_CFG0_FCOBS_BMSK                     0x00000070
#define HWIO_LLCC_AMON_CFG0_FCOBS_SHFT                            0x4

#define HWIO_LLCC_AMON_CFG0_DLDM_BMSK                      0x00000004
#define HWIO_LLCC_AMON_CFG0_DLDM_SHFT                             0x2

#define HWIO_LLCC_AMON_CFG0_FCGO_BMSK                      0x00000002
#define HWIO_LLCC_AMON_CFG0_FCGO_SHFT                             0x1

#define HWIO_LLCC_AMON_CFG0_ENABLE_BMSK                    0x00000001
#define HWIO_LLCC_AMON_CFG0_ENABLE_SHFT                           0x0

//// Register LLCC_AMON_EVICT_ENTRY_n_STATUS ////

#define HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_ADDR(base, n)  (base+0x20+0x4*n)
#define HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_PHYS(base, n)  (base+0x20+0x4*n)
#define HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_RMSK           0x00000007
#define HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_SHFT                    0
#define HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_MAXn                    7
#define HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_INI(base, n)   \
	in_dword_masked ( HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_ADDR(base, n), HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_RMSK)
#define HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_ADDR(base, n), mask) 
#define HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_ADDR(base, n), val)
#define HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_ADDR(base, n), mask, val, HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_DRP2BEAC_BMSK  0x00000004
#define HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_DRP2BEAC_SHFT         0x2

#define HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_TRP2DRP_BMSK   0x00000002
#define HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_TRP2DRP_SHFT          0x1

#define HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_CNTR_SATURATED_BMSK 0x00000001
#define HWIO_LLCC_AMON_EVICT_ENTRY_n_STATUS_CNTR_SATURATED_SHFT        0x0

//// Register LLCC_AMON_WRITE_ENTRY_n_STATUS ////

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_ADDR(base, n)  (base+0x60+0x4*n)
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_PHYS(base, n)  (base+0x60+0x4*n)
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_RMSK           0x007fffff
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_SHFT                    0
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_MAXn                   31
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_INI(base, n)   \
	in_dword_masked ( HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_ADDR(base, n), HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_RMSK)
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_ADDR(base, n), mask) 
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_ADDR(base, n), val)
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_ADDR(base, n), mask, val, HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_DRP2FEWC_RCH_BMSK 0x00400000
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_DRP2FEWC_RCH_SHFT       0x16

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_DRP2TRP_RD_BMSK 0x00200000
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_DRP2TRP_RD_SHFT       0x15

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_DRP2TRP_WR_BMSK 0x00100000
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_DRP2TRP_WR_SHFT       0x14

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEWC2DRP_WR_ACH_BMSK 0x00080000
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEWC2DRP_WR_ACH_SHFT       0x13

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_BERC2FEWC_RCH_BMSK 0x00040000
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_BERC2FEWC_RCH_SHFT       0x12

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_TRP2FEWC_ACH_BMSK 0x00020000
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_TRP2FEWC_ACH_SHFT       0x11

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_DRP2FEWC_UNSTALL_BMSK 0x00010000
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_DRP2FEWC_UNSTALL_SHFT       0x10

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_BEAC2BERC_ACH_BMSK 0x00008000
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_BEAC2BERC_ACH_SHFT        0xf

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_BERC2TRP_ACH_BMSK 0x00004000
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_BERC2TRP_ACH_SHFT        0xe

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_TRP2BEAC_ACH_BMSK 0x00002000
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_TRP2BEAC_ACH_SHFT        0xd

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_TRP2DRP_ACH_BMSK 0x00001000
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_TRP2DRP_ACH_SHFT        0xc

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEWC2TRP_WR_BMSK 0x00000800
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEWC2TRP_WR_SHFT        0xb

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEWC2TRP_RD_BMSK 0x00000400
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEWC2TRP_RD_SHFT        0xa

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_TRP2FEAC_DCH_BMSK 0x00000200
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_TRP2FEAC_DCH_SHFT        0x9

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_BEAC2FEAC_WR_DCH_BMSK 0x00000100
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_BEAC2FEAC_WR_DCH_SHFT        0x8

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEWC2BEAC_RD_ACH_BMSK 0x00000080
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEWC2BEAC_RD_ACH_SHFT        0x7

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEWC2BEAC_WR_ACH_BMSK 0x00000040
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEWC2BEAC_WR_ACH_SHFT        0x6

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEAC2FEWC_SCH_BMSK 0x00000020
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEAC2FEWC_SCH_SHFT        0x5

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEAC2FEWC_PCH_BMSK 0x00000010
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEAC2FEWC_PCH_SHFT        0x4

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEAC2BEAC_BMSK 0x00000008
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEAC2BEAC_SHFT        0x3

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEAC2TRP_BMSK  0x00000004
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEAC2TRP_SHFT         0x2

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEAC_CMD_VLD_BMSK 0x00000002
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_FEAC_CMD_VLD_SHFT        0x1

#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_CNTR_SATURATED_BMSK 0x00000001
#define HWIO_LLCC_AMON_WRITE_ENTRY_n_STATUS_CNTR_SATURATED_SHFT        0x0

//// Register LLCC_AMON_READ_ENTRY_n_STATUS ////

#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_ADDR(base, n)   (base+0x100+0x4*n)
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_PHYS(base, n)   (base+0x100+0x4*n)
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_RMSK            0x0001ffff
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_SHFT                     0
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_MAXn                    39
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_INI(base, n)    \
	in_dword_masked ( HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_ADDR(base, n), HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_RMSK)
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_ADDR(base, n), mask) 
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_ADDR(base, n), val)
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_ADDR(base, n), mask, val, HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_DRP2TRP_RD_BMSK 0x00010000
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_DRP2TRP_RD_SHFT       0x10

#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_DRP2TRP_WR_BMSK 0x00008000
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_DRP2TRP_WR_SHFT        0xf

#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_TRP2FEAC_ACK_NCH_BMSK 0x00004000
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_TRP2FEAC_ACK_NCH_SHFT        0xe

#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_FEAC2TRP_DEPN_NCH_BMSK 0x00002000
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_FEAC2TRP_DEPN_NCH_SHFT        0xd

#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_BERC2DRP_LFILL_ACH_BMSK 0x00001000
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_BERC2DRP_LFILL_ACH_SHFT        0xc

#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_BEAC2BERC_ACH_BMSK 0x00000800
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_BEAC2BERC_ACH_SHFT        0xb

#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_BERC2TRP_ACH_BMSK 0x00000400
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_BERC2TRP_ACH_SHFT        0xa

#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_TRP2BEAC_ACH_BMSK 0x00000200
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_TRP2BEAC_ACH_SHFT        0x9

#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_TRP2DRP_ACH_BMSK 0x00000100
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_TRP2DRP_ACH_SHFT        0x8

#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_BERC2FERC_ACH_BMSK 0x00000080
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_BERC2FERC_ACH_SHFT        0x7

#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_TRP2FEAC_DCH_BMSK 0x00000040
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_TRP2FEAC_DCH_SHFT        0x6

#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_BEAC2FEAC_RD_DCH_BMSK 0x00000020
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_BEAC2FEAC_RD_DCH_SHFT        0x5

#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_FEAC2BEAC_BMSK  0x00000010
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_FEAC2BEAC_SHFT         0x4

#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_FEAC2TRP_BMSK   0x00000008
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_FEAC2TRP_SHFT          0x3

#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_FEAC2TRP_FAST_ACH_BMSK 0x00000004
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_FEAC2TRP_FAST_ACH_SHFT        0x2

#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_FEAC_CMD_VLD_BMSK 0x00000002
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_FEAC_CMD_VLD_SHFT        0x1

#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_CNTR_SATURATED_BMSK 0x00000001
#define HWIO_LLCC_AMON_READ_ENTRY_n_STATUS_CNTR_SATURATED_SHFT        0x0

//// Register LLCC_AMON_INTERRUPT_STATUS ////

#define HWIO_LLCC_AMON_INTERRUPT_STATUS_ADDR(x)            (x+0x00000200)
#define HWIO_LLCC_AMON_INTERRUPT_STATUS_PHYS(x)            (x+0x00000200)
#define HWIO_LLCC_AMON_INTERRUPT_STATUS_RMSK               0x00000001
#define HWIO_LLCC_AMON_INTERRUPT_STATUS_SHFT                        0
#define HWIO_LLCC_AMON_INTERRUPT_STATUS_IN(x)              \
	in_dword_masked ( HWIO_LLCC_AMON_INTERRUPT_STATUS_ADDR(x), HWIO_LLCC_AMON_INTERRUPT_STATUS_RMSK)
#define HWIO_LLCC_AMON_INTERRUPT_STATUS_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_AMON_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_AMON_INTERRUPT_STATUS_OUT(x, val)        \
	out_dword( HWIO_LLCC_AMON_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_LLCC_AMON_INTERRUPT_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_AMON_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_LLCC_AMON_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_AMON_INTERRUPT_STATUS_CNTR_SATURATED_BMSK 0x00000001
#define HWIO_LLCC_AMON_INTERRUPT_STATUS_CNTR_SATURATED_SHFT        0x0

//// Register LLCC_AMON_INTERRUPT_CLEAR ////

#define HWIO_LLCC_AMON_INTERRUPT_CLEAR_ADDR(x)             (x+0x00000208)
#define HWIO_LLCC_AMON_INTERRUPT_CLEAR_PHYS(x)             (x+0x00000208)
#define HWIO_LLCC_AMON_INTERRUPT_CLEAR_RMSK                0x00000001
#define HWIO_LLCC_AMON_INTERRUPT_CLEAR_SHFT                         0
#define HWIO_LLCC_AMON_INTERRUPT_CLEAR_IN(x)               \
	in_dword_masked ( HWIO_LLCC_AMON_INTERRUPT_CLEAR_ADDR(x), HWIO_LLCC_AMON_INTERRUPT_CLEAR_RMSK)
#define HWIO_LLCC_AMON_INTERRUPT_CLEAR_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_AMON_INTERRUPT_CLEAR_ADDR(x), mask) 
#define HWIO_LLCC_AMON_INTERRUPT_CLEAR_OUT(x, val)         \
	out_dword( HWIO_LLCC_AMON_INTERRUPT_CLEAR_ADDR(x), val)
#define HWIO_LLCC_AMON_INTERRUPT_CLEAR_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_AMON_INTERRUPT_CLEAR_ADDR(x), mask, val, HWIO_LLCC_AMON_INTERRUPT_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_AMON_INTERRUPT_CLEAR_CNTR_SATURATED_BMSK 0x00000001
#define HWIO_LLCC_AMON_INTERRUPT_CLEAR_CNTR_SATURATED_SHFT        0x0

//// Register LLCC_AMON_INTERRUPT_ENABLE ////

#define HWIO_LLCC_AMON_INTERRUPT_ENABLE_ADDR(x)            (x+0x0000020c)
#define HWIO_LLCC_AMON_INTERRUPT_ENABLE_PHYS(x)            (x+0x0000020c)
#define HWIO_LLCC_AMON_INTERRUPT_ENABLE_RMSK               0x00000001
#define HWIO_LLCC_AMON_INTERRUPT_ENABLE_SHFT                        0
#define HWIO_LLCC_AMON_INTERRUPT_ENABLE_IN(x)              \
	in_dword_masked ( HWIO_LLCC_AMON_INTERRUPT_ENABLE_ADDR(x), HWIO_LLCC_AMON_INTERRUPT_ENABLE_RMSK)
#define HWIO_LLCC_AMON_INTERRUPT_ENABLE_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_AMON_INTERRUPT_ENABLE_ADDR(x), mask) 
#define HWIO_LLCC_AMON_INTERRUPT_ENABLE_OUT(x, val)        \
	out_dword( HWIO_LLCC_AMON_INTERRUPT_ENABLE_ADDR(x), val)
#define HWIO_LLCC_AMON_INTERRUPT_ENABLE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_AMON_INTERRUPT_ENABLE_ADDR(x), mask, val, HWIO_LLCC_AMON_INTERRUPT_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_AMON_INTERRUPT_ENABLE_CNTR_SATURATED_BMSK 0x00000001
#define HWIO_LLCC_AMON_INTERRUPT_ENABLE_CNTR_SATURATED_SHFT        0x0

//// Register LLCC_AMON_STATUS0 ////

#define HWIO_LLCC_AMON_STATUS0_ADDR(x)                     (x+0x00000210)
#define HWIO_LLCC_AMON_STATUS0_PHYS(x)                     (x+0x00000210)
#define HWIO_LLCC_AMON_STATUS0_RMSK                        0x000003ff
#define HWIO_LLCC_AMON_STATUS0_SHFT                                 0
#define HWIO_LLCC_AMON_STATUS0_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_AMON_STATUS0_ADDR(x), HWIO_LLCC_AMON_STATUS0_RMSK)
#define HWIO_LLCC_AMON_STATUS0_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_AMON_STATUS0_ADDR(x), mask) 
#define HWIO_LLCC_AMON_STATUS0_OUT(x, val)                 \
	out_dword( HWIO_LLCC_AMON_STATUS0_ADDR(x), val)
#define HWIO_LLCC_AMON_STATUS0_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_AMON_STATUS0_ADDR(x), mask, val, HWIO_LLCC_AMON_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_AMON_STATUS0_CNTR_SATURATED_ID_BMSK      0x000003f0
#define HWIO_LLCC_AMON_STATUS0_CNTR_SATURATED_ID_SHFT             0x4

#define HWIO_LLCC_AMON_STATUS0_MULTI_CNTR_SATURATED_BMSK   0x00000008
#define HWIO_LLCC_AMON_STATUS0_MULTI_CNTR_SATURATED_SHFT          0x3

#define HWIO_LLCC_AMON_STATUS0_CNTR_SATURATED_SOURCE_BMSK  0x00000007
#define HWIO_LLCC_AMON_STATUS0_CNTR_SATURATED_SOURCE_SHFT         0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block LLCC_BEAC
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0 ////

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_ADDR(x)  (x+0x00000000)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_PHYS(x)  (x+0x00000000)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_RMSK     0x00ffffff
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_SHFT              0
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_IN(x)    \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_ADDR(x), HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_RMSK)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_ADDR(x), val)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_ADDR(x), mask, val, HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_PROMOTION_THRESHOLD_BMSK 0x00ff0000
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_PROMOTION_THRESHOLD_SHFT       0x10

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_WR_BUFFER_THRESHOLD_BMSK 0x0000ff00
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_WR_BUFFER_THRESHOLD_SHFT        0x8

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_INTERFACE_THRESHOLD_BMSK 0x000000ff
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG0_INTERFACE_THRESHOLD_SHFT        0x0

//// Register LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1 ////

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_ADDR(x)  (x+0x00000004)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_PHYS(x)  (x+0x00000004)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_RMSK     0xffffffff
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_SHFT              0
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_IN(x)    \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_ADDR(x), HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_RMSK)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_ADDR(x), val)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_ADDR(x), mask, val, HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_LP_WR_THRESHOLD_BMSK 0xff000000
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_LP_WR_THRESHOLD_SHFT       0x18

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_LP_RD_THRESHOLD_BMSK 0x00ff0000
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_LP_RD_THRESHOLD_SHFT       0x10

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_HP_WR_THRESHOLD_BMSK 0x0000ff00
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_HP_WR_THRESHOLD_SHFT        0x8

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_HP_RD_THRESHOLD_BMSK 0x000000ff
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD0_CFG1_HP_RD_THRESHOLD_SHFT        0x0

//// Register LLCC_BEAC_WR_CREDIT_THRESHOLD0_CFG ////

#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD0_CFG_ADDR(x)    (x+0x00000008)
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD0_CFG_PHYS(x)    (x+0x00000008)
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD0_CFG_RMSK       0x000000ff
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD0_CFG_SHFT                0
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD0_CFG_IN(x)      \
	in_dword_masked ( HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD0_CFG_ADDR(x), HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD0_CFG_RMSK)
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD0_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD0_CFG_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD0_CFG_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD0_CFG_ADDR(x), val)
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD0_CFG_ADDR(x), mask, val, HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD0_CFG_INTERFACE_THRESHOLD_BMSK 0x000000ff
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD0_CFG_INTERFACE_THRESHOLD_SHFT        0x0

//// Register LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0 ////

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_ADDR(x)  (x+0x0000000c)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_PHYS(x)  (x+0x0000000c)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_RMSK     0x00ffffff
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_SHFT              0
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_IN(x)    \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_ADDR(x), HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_RMSK)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_ADDR(x), val)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_ADDR(x), mask, val, HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_PROMOTION_THRESHOLD_BMSK 0x00ff0000
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_PROMOTION_THRESHOLD_SHFT       0x10

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_WR_BUFFER_THRESHOLD_BMSK 0x0000ff00
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_WR_BUFFER_THRESHOLD_SHFT        0x8

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_INTERFACE_THRESHOLD_BMSK 0x000000ff
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG0_INTERFACE_THRESHOLD_SHFT        0x0

//// Register LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1 ////

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_ADDR(x)  (x+0x00000010)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_PHYS(x)  (x+0x00000010)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_RMSK     0xffffffff
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_SHFT              0
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_IN(x)    \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_ADDR(x), HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_RMSK)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_ADDR(x), val)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_ADDR(x), mask, val, HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_LP_WR_THRESHOLD_BMSK 0xff000000
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_LP_WR_THRESHOLD_SHFT       0x18

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_LP_RD_THRESHOLD_BMSK 0x00ff0000
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_LP_RD_THRESHOLD_SHFT       0x10

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_HP_WR_THRESHOLD_BMSK 0x0000ff00
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_HP_WR_THRESHOLD_SHFT        0x8

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_HP_RD_THRESHOLD_BMSK 0x000000ff
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD1_CFG1_HP_RD_THRESHOLD_SHFT        0x0

//// Register LLCC_BEAC_WR_CREDIT_THRESHOLD1_CFG ////

#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD1_CFG_ADDR(x)    (x+0x00000014)
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD1_CFG_PHYS(x)    (x+0x00000014)
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD1_CFG_RMSK       0x000000ff
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD1_CFG_SHFT                0
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD1_CFG_IN(x)      \
	in_dword_masked ( HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD1_CFG_ADDR(x), HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD1_CFG_RMSK)
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD1_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD1_CFG_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD1_CFG_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD1_CFG_ADDR(x), val)
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD1_CFG_ADDR(x), mask, val, HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD1_CFG_INTERFACE_THRESHOLD_BMSK 0x000000ff
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD1_CFG_INTERFACE_THRESHOLD_SHFT        0x0

//// Register LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0 ////

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_ADDR(x)  (x+0x00000018)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_PHYS(x)  (x+0x00000018)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_RMSK     0x00ffffff
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_SHFT              0
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_IN(x)    \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_ADDR(x), HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_RMSK)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_ADDR(x), val)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_ADDR(x), mask, val, HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_PROMOTION_THRESHOLD_BMSK 0x00ff0000
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_PROMOTION_THRESHOLD_SHFT       0x10

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_WR_BUFFER_THRESHOLD_BMSK 0x0000ff00
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_WR_BUFFER_THRESHOLD_SHFT        0x8

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_INTERFACE_THRESHOLD_BMSK 0x000000ff
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG0_INTERFACE_THRESHOLD_SHFT        0x0

//// Register LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1 ////

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_ADDR(x)  (x+0x0000001c)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_PHYS(x)  (x+0x0000001c)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_RMSK     0xffffffff
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_SHFT              0
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_IN(x)    \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_ADDR(x), HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_RMSK)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_ADDR(x), val)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_ADDR(x), mask, val, HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_LP_WR_THRESHOLD_BMSK 0xff000000
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_LP_WR_THRESHOLD_SHFT       0x18

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_LP_RD_THRESHOLD_BMSK 0x00ff0000
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_LP_RD_THRESHOLD_SHFT       0x10

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_HP_WR_THRESHOLD_BMSK 0x0000ff00
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_HP_WR_THRESHOLD_SHFT        0x8

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_HP_RD_THRESHOLD_BMSK 0x000000ff
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD2_CFG1_HP_RD_THRESHOLD_SHFT        0x0

//// Register LLCC_BEAC_WR_CREDIT_THRESHOLD2_CFG ////

#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD2_CFG_ADDR(x)    (x+0x00000020)
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD2_CFG_PHYS(x)    (x+0x00000020)
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD2_CFG_RMSK       0x000000ff
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD2_CFG_SHFT                0
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD2_CFG_IN(x)      \
	in_dword_masked ( HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD2_CFG_ADDR(x), HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD2_CFG_RMSK)
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD2_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD2_CFG_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD2_CFG_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD2_CFG_ADDR(x), val)
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD2_CFG_ADDR(x), mask, val, HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD2_CFG_INTERFACE_THRESHOLD_BMSK 0x000000ff
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD2_CFG_INTERFACE_THRESHOLD_SHFT        0x0

//// Register LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0 ////

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_ADDR(x)  (x+0x00000024)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_PHYS(x)  (x+0x00000024)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_RMSK     0x00ffffff
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_SHFT              0
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_IN(x)    \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_ADDR(x), HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_RMSK)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_ADDR(x), val)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_ADDR(x), mask, val, HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_PROMOTION_THRESHOLD_BMSK 0x00ff0000
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_PROMOTION_THRESHOLD_SHFT       0x10

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_WR_BUFFER_THRESHOLD_BMSK 0x0000ff00
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_WR_BUFFER_THRESHOLD_SHFT        0x8

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_INTERFACE_THRESHOLD_BMSK 0x000000ff
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG0_INTERFACE_THRESHOLD_SHFT        0x0

//// Register LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1 ////

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_ADDR(x)  (x+0x00000028)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_PHYS(x)  (x+0x00000028)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_RMSK     0xffffffff
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_SHFT              0
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_IN(x)    \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_ADDR(x), HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_RMSK)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_ADDR(x), val)
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_ADDR(x), mask, val, HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_LP_WR_THRESHOLD_BMSK 0xff000000
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_LP_WR_THRESHOLD_SHFT       0x18

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_LP_RD_THRESHOLD_BMSK 0x00ff0000
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_LP_RD_THRESHOLD_SHFT       0x10

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_HP_WR_THRESHOLD_BMSK 0x0000ff00
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_HP_WR_THRESHOLD_SHFT        0x8

#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_HP_RD_THRESHOLD_BMSK 0x000000ff
#define HWIO_LLCC_BEAC_CMD_CREDIT_THRESHOLD3_CFG1_HP_RD_THRESHOLD_SHFT        0x0

//// Register LLCC_BEAC_WR_CREDIT_THRESHOLD3_CFG ////

#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD3_CFG_ADDR(x)    (x+0x0000002c)
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD3_CFG_PHYS(x)    (x+0x0000002c)
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD3_CFG_RMSK       0x000000ff
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD3_CFG_SHFT                0
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD3_CFG_IN(x)      \
	in_dword_masked ( HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD3_CFG_ADDR(x), HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD3_CFG_RMSK)
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD3_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD3_CFG_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD3_CFG_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD3_CFG_ADDR(x), val)
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD3_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD3_CFG_ADDR(x), mask, val, HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD3_CFG_INTERFACE_THRESHOLD_BMSK 0x000000ff
#define HWIO_LLCC_BEAC_WR_CREDIT_THRESHOLD3_CFG_INTERFACE_THRESHOLD_SHFT        0x0

//// Register LLCC_BEAC_FREQ_SWITCH_CFG ////

#define HWIO_LLCC_BEAC_FREQ_SWITCH_CFG_ADDR(x)             (x+0x00000030)
#define HWIO_LLCC_BEAC_FREQ_SWITCH_CFG_PHYS(x)             (x+0x00000030)
#define HWIO_LLCC_BEAC_FREQ_SWITCH_CFG_RMSK                0x00000003
#define HWIO_LLCC_BEAC_FREQ_SWITCH_CFG_SHFT                         0
#define HWIO_LLCC_BEAC_FREQ_SWITCH_CFG_IN(x)               \
	in_dword_masked ( HWIO_LLCC_BEAC_FREQ_SWITCH_CFG_ADDR(x), HWIO_LLCC_BEAC_FREQ_SWITCH_CFG_RMSK)
#define HWIO_LLCC_BEAC_FREQ_SWITCH_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_BEAC_FREQ_SWITCH_CFG_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_FREQ_SWITCH_CFG_OUT(x, val)         \
	out_dword( HWIO_LLCC_BEAC_FREQ_SWITCH_CFG_ADDR(x), val)
#define HWIO_LLCC_BEAC_FREQ_SWITCH_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_FREQ_SWITCH_CFG_ADDR(x), mask, val, HWIO_LLCC_BEAC_FREQ_SWITCH_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_FREQ_SWITCH_CFG_TRAFFIC_PAUSE_BMSK  0x00000002
#define HWIO_LLCC_BEAC_FREQ_SWITCH_CFG_TRAFFIC_PAUSE_SHFT         0x1

#define HWIO_LLCC_BEAC_FREQ_SWITCH_CFG_THRESHOLD_COUNT_LOAD_BMSK 0x00000001
#define HWIO_LLCC_BEAC_FREQ_SWITCH_CFG_THRESHOLD_COUNT_LOAD_SHFT        0x0

//// Register LLCC_BEAC_CFG2 ////

#define HWIO_LLCC_BEAC_CFG2_ADDR(x)                        (x+0x00000034)
#define HWIO_LLCC_BEAC_CFG2_PHYS(x)                        (x+0x00000034)
#define HWIO_LLCC_BEAC_CFG2_RMSK                           0x7f7f0300
#define HWIO_LLCC_BEAC_CFG2_SHFT                                    8
#define HWIO_LLCC_BEAC_CFG2_IN(x)                          \
	in_dword_masked ( HWIO_LLCC_BEAC_CFG2_ADDR(x), HWIO_LLCC_BEAC_CFG2_RMSK)
#define HWIO_LLCC_BEAC_CFG2_INM(x, mask)                   \
	in_dword_masked ( HWIO_LLCC_BEAC_CFG2_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_CFG2_OUT(x, val)                    \
	out_dword( HWIO_LLCC_BEAC_CFG2_ADDR(x), val)
#define HWIO_LLCC_BEAC_CFG2_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_CFG2_ADDR(x), mask, val, HWIO_LLCC_BEAC_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_CFG2_MC_WR_HP_EN_BMSK               0x7f000000
#define HWIO_LLCC_BEAC_CFG2_MC_WR_HP_EN_SHFT                     0x18

#define HWIO_LLCC_BEAC_CFG2_MC_RD_HP_EN_BMSK               0x007f0000
#define HWIO_LLCC_BEAC_CFG2_MC_RD_HP_EN_SHFT                     0x10

#define HWIO_LLCC_BEAC_CFG2_PRIORITY_RR_EN_BMSK            0x00000200
#define HWIO_LLCC_BEAC_CFG2_PRIORITY_RR_EN_SHFT                   0x9

#define HWIO_LLCC_BEAC_CFG2_WR_LOOPBACK_EN_BMSK            0x00000100
#define HWIO_LLCC_BEAC_CFG2_WR_LOOPBACK_EN_SHFT                   0x8

//// Register LLCC_BEAC_WR_DATA_DEBUG_CFG0 ////

#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG0_ADDR(x)          (x+0x00000038)
#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG0_PHYS(x)          (x+0x00000038)
#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG0_RMSK             0xffffffff
#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG0_SHFT                      0
#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG0_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG0_ADDR(x), HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG0_RMSK)
#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG0_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG0_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG0_ADDR(x), val)
#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG0_ADDR(x), mask, val, HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG0_WR_ADDR_LSB_BMSK 0xffffffff
#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG0_WR_ADDR_LSB_SHFT        0x0

//// Register LLCC_BEAC_WR_DATA_DEBUG_CFG1 ////

#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG1_ADDR(x)          (x+0x0000003c)
#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG1_PHYS(x)          (x+0x0000003c)
#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG1_RMSK             0x0000010f
#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG1_SHFT                      0
#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG1_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG1_ADDR(x), HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG1_RMSK)
#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG1_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG1_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG1_ADDR(x), val)
#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG1_ADDR(x), mask, val, HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG1_WR_ADDR_VALID_BMSK 0x00000100
#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG1_WR_ADDR_VALID_SHFT        0x8

#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG1_WR_ADDR_MSB_BMSK 0x0000000f
#define HWIO_LLCC_BEAC_WR_DATA_DEBUG_CFG1_WR_ADDR_MSB_SHFT        0x0

//// Register LLCC_BEAC_CLOCK_CTRL ////

#define HWIO_LLCC_BEAC_CLOCK_CTRL_ADDR(x)                  (x+0x00000040)
#define HWIO_LLCC_BEAC_CLOCK_CTRL_PHYS(x)                  (x+0x00000040)
#define HWIO_LLCC_BEAC_CLOCK_CTRL_RMSK                     0x00000001
#define HWIO_LLCC_BEAC_CLOCK_CTRL_SHFT                              0
#define HWIO_LLCC_BEAC_CLOCK_CTRL_IN(x)                    \
	in_dword_masked ( HWIO_LLCC_BEAC_CLOCK_CTRL_ADDR(x), HWIO_LLCC_BEAC_CLOCK_CTRL_RMSK)
#define HWIO_LLCC_BEAC_CLOCK_CTRL_INM(x, mask)             \
	in_dword_masked ( HWIO_LLCC_BEAC_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_CLOCK_CTRL_OUT(x, val)              \
	out_dword( HWIO_LLCC_BEAC_CLOCK_CTRL_ADDR(x), val)
#define HWIO_LLCC_BEAC_CLOCK_CTRL_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_CLOCK_CTRL_ADDR(x), mask, val, HWIO_LLCC_BEAC_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_CLOCK_CTRL_CORE_CLOCK_EN_BMSK       0x00000001
#define HWIO_LLCC_BEAC_CLOCK_CTRL_CORE_CLOCK_EN_SHFT              0x0

//// Register LLCC_BEAC_PROMOTION_CTRL ////

#define HWIO_LLCC_BEAC_PROMOTION_CTRL_ADDR(x)              (x+0x00000044)
#define HWIO_LLCC_BEAC_PROMOTION_CTRL_PHYS(x)              (x+0x00000044)
#define HWIO_LLCC_BEAC_PROMOTION_CTRL_RMSK                 0x00000011
#define HWIO_LLCC_BEAC_PROMOTION_CTRL_SHFT                          0
#define HWIO_LLCC_BEAC_PROMOTION_CTRL_IN(x)                \
	in_dword_masked ( HWIO_LLCC_BEAC_PROMOTION_CTRL_ADDR(x), HWIO_LLCC_BEAC_PROMOTION_CTRL_RMSK)
#define HWIO_LLCC_BEAC_PROMOTION_CTRL_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_BEAC_PROMOTION_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROMOTION_CTRL_OUT(x, val)          \
	out_dword( HWIO_LLCC_BEAC_PROMOTION_CTRL_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROMOTION_CTRL_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROMOTION_CTRL_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROMOTION_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROMOTION_CTRL_MC_PRESS_EN_BMSK     0x00000010
#define HWIO_LLCC_BEAC_PROMOTION_CTRL_MC_PRESS_EN_SHFT            0x4

#define HWIO_LLCC_BEAC_PROMOTION_CTRL_MC_PROMO_EN_BMSK     0x00000001
#define HWIO_LLCC_BEAC_PROMOTION_CTRL_MC_PROMO_EN_SHFT            0x0

//// Register LLCC_BEAC_WR_FL_STATUS0 ////

#define HWIO_LLCC_BEAC_WR_FL_STATUS0_ADDR(x)               (x+0x00000048)
#define HWIO_LLCC_BEAC_WR_FL_STATUS0_PHYS(x)               (x+0x00000048)
#define HWIO_LLCC_BEAC_WR_FL_STATUS0_RMSK                  0xffffffff
#define HWIO_LLCC_BEAC_WR_FL_STATUS0_SHFT                           0
#define HWIO_LLCC_BEAC_WR_FL_STATUS0_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_BEAC_WR_FL_STATUS0_ADDR(x), HWIO_LLCC_BEAC_WR_FL_STATUS0_RMSK)
#define HWIO_LLCC_BEAC_WR_FL_STATUS0_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_BEAC_WR_FL_STATUS0_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_WR_FL_STATUS0_OUT(x, val)           \
	out_dword( HWIO_LLCC_BEAC_WR_FL_STATUS0_ADDR(x), val)
#define HWIO_LLCC_BEAC_WR_FL_STATUS0_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_WR_FL_STATUS0_ADDR(x), mask, val, HWIO_LLCC_BEAC_WR_FL_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_WR_FL_STATUS0_VALID_BMSK            0xffffffff
#define HWIO_LLCC_BEAC_WR_FL_STATUS0_VALID_SHFT                   0x0

//// Register LLCC_BEAC_WR_FL_STATUS1 ////

#define HWIO_LLCC_BEAC_WR_FL_STATUS1_ADDR(x)               (x+0x0000004c)
#define HWIO_LLCC_BEAC_WR_FL_STATUS1_PHYS(x)               (x+0x0000004c)
#define HWIO_LLCC_BEAC_WR_FL_STATUS1_RMSK                  0x00000fff
#define HWIO_LLCC_BEAC_WR_FL_STATUS1_SHFT                           0
#define HWIO_LLCC_BEAC_WR_FL_STATUS1_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_BEAC_WR_FL_STATUS1_ADDR(x), HWIO_LLCC_BEAC_WR_FL_STATUS1_RMSK)
#define HWIO_LLCC_BEAC_WR_FL_STATUS1_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_BEAC_WR_FL_STATUS1_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_WR_FL_STATUS1_OUT(x, val)           \
	out_dword( HWIO_LLCC_BEAC_WR_FL_STATUS1_ADDR(x), val)
#define HWIO_LLCC_BEAC_WR_FL_STATUS1_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_WR_FL_STATUS1_ADDR(x), mask, val, HWIO_LLCC_BEAC_WR_FL_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_WR_FL_STATUS1_EMPTY_BMSK            0x00000800
#define HWIO_LLCC_BEAC_WR_FL_STATUS1_EMPTY_SHFT                   0xb

#define HWIO_LLCC_BEAC_WR_FL_STATUS1_VALID_BMSK            0x000007ff
#define HWIO_LLCC_BEAC_WR_FL_STATUS1_VALID_SHFT                   0x0

//// Register LLCC_BEAC_PCT_STATUS0 ////

#define HWIO_LLCC_BEAC_PCT_STATUS0_ADDR(x)                 (x+0x00000050)
#define HWIO_LLCC_BEAC_PCT_STATUS0_PHYS(x)                 (x+0x00000050)
#define HWIO_LLCC_BEAC_PCT_STATUS0_RMSK                    0xffffffff
#define HWIO_LLCC_BEAC_PCT_STATUS0_SHFT                             0
#define HWIO_LLCC_BEAC_PCT_STATUS0_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_BEAC_PCT_STATUS0_ADDR(x), HWIO_LLCC_BEAC_PCT_STATUS0_RMSK)
#define HWIO_LLCC_BEAC_PCT_STATUS0_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PCT_STATUS0_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PCT_STATUS0_OUT(x, val)             \
	out_dword( HWIO_LLCC_BEAC_PCT_STATUS0_ADDR(x), val)
#define HWIO_LLCC_BEAC_PCT_STATUS0_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PCT_STATUS0_ADDR(x), mask, val, HWIO_LLCC_BEAC_PCT_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PCT_STATUS0_VALID_BMSK              0xffffffff
#define HWIO_LLCC_BEAC_PCT_STATUS0_VALID_SHFT                     0x0

//// Register LLCC_BEAC_PCT_STATUS1 ////

#define HWIO_LLCC_BEAC_PCT_STATUS1_ADDR(x)                 (x+0x00000054)
#define HWIO_LLCC_BEAC_PCT_STATUS1_PHYS(x)                 (x+0x00000054)
#define HWIO_LLCC_BEAC_PCT_STATUS1_RMSK                    0x000001ff
#define HWIO_LLCC_BEAC_PCT_STATUS1_SHFT                             0
#define HWIO_LLCC_BEAC_PCT_STATUS1_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_BEAC_PCT_STATUS1_ADDR(x), HWIO_LLCC_BEAC_PCT_STATUS1_RMSK)
#define HWIO_LLCC_BEAC_PCT_STATUS1_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PCT_STATUS1_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PCT_STATUS1_OUT(x, val)             \
	out_dword( HWIO_LLCC_BEAC_PCT_STATUS1_ADDR(x), val)
#define HWIO_LLCC_BEAC_PCT_STATUS1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PCT_STATUS1_ADDR(x), mask, val, HWIO_LLCC_BEAC_PCT_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PCT_STATUS1_EMPTY_BMSK              0x00000100
#define HWIO_LLCC_BEAC_PCT_STATUS1_EMPTY_SHFT                     0x8

#define HWIO_LLCC_BEAC_PCT_STATUS1_VALID_BMSK              0x000000ff
#define HWIO_LLCC_BEAC_PCT_STATUS1_VALID_SHFT                     0x0

//// Register LLCC_BEAC_CMD_OT_CREDIT_STATUS0 ////

#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_ADDR(x)       (x+0x00000058)
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_PHYS(x)       (x+0x00000058)
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_RMSK          0x00ffffff
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_SHFT                   0
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_IN(x)         \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_ADDR(x), HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_RMSK)
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_INM(x, mask)  \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_OUT(x, val)   \
	out_dword( HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_ADDR(x), val)
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_ADDR(x), mask, val, HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_PROMOTION_OT_BMSK 0x00ff0000
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_PROMOTION_OT_SHFT       0x10

#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_WR_BUFFER_OT_BMSK 0x0000ff00
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_WR_BUFFER_OT_SHFT        0x8

#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_INTERFACE_OT_BMSK 0x000000ff
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS0_INTERFACE_OT_SHFT        0x0

//// Register LLCC_BEAC_CMD_OT_CREDIT_STATUS1 ////

#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_ADDR(x)       (x+0x0000005c)
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_PHYS(x)       (x+0x0000005c)
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_RMSK          0xffffffff
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_SHFT                   0
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_IN(x)         \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_ADDR(x), HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_RMSK)
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_INM(x, mask)  \
	in_dword_masked ( HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_OUT(x, val)   \
	out_dword( HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_ADDR(x), val)
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_ADDR(x), mask, val, HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_LP_WR_OT_BMSK 0xff000000
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_LP_WR_OT_SHFT       0x18

#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_LP_RD_OT_BMSK 0x00ff0000
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_LP_RD_OT_SHFT       0x10

#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_HP_WR_OT_BMSK 0x0000ff00
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_HP_WR_OT_SHFT        0x8

#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_HP_RD_OT_BMSK 0x000000ff
#define HWIO_LLCC_BEAC_CMD_OT_CREDIT_STATUS1_HP_RD_OT_SHFT        0x0

//// Register LLCC_BEAC_WR_OT_CREDIT_STATUS ////

#define HWIO_LLCC_BEAC_WR_OT_CREDIT_STATUS_ADDR(x)         (x+0x00000060)
#define HWIO_LLCC_BEAC_WR_OT_CREDIT_STATUS_PHYS(x)         (x+0x00000060)
#define HWIO_LLCC_BEAC_WR_OT_CREDIT_STATUS_RMSK            0x000000ff
#define HWIO_LLCC_BEAC_WR_OT_CREDIT_STATUS_SHFT                     0
#define HWIO_LLCC_BEAC_WR_OT_CREDIT_STATUS_IN(x)           \
	in_dword_masked ( HWIO_LLCC_BEAC_WR_OT_CREDIT_STATUS_ADDR(x), HWIO_LLCC_BEAC_WR_OT_CREDIT_STATUS_RMSK)
#define HWIO_LLCC_BEAC_WR_OT_CREDIT_STATUS_INM(x, mask)    \
	in_dword_masked ( HWIO_LLCC_BEAC_WR_OT_CREDIT_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_WR_OT_CREDIT_STATUS_OUT(x, val)     \
	out_dword( HWIO_LLCC_BEAC_WR_OT_CREDIT_STATUS_ADDR(x), val)
#define HWIO_LLCC_BEAC_WR_OT_CREDIT_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_WR_OT_CREDIT_STATUS_ADDR(x), mask, val, HWIO_LLCC_BEAC_WR_OT_CREDIT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_WR_OT_CREDIT_STATUS_INTERFACE_OT_BMSK 0x000000ff
#define HWIO_LLCC_BEAC_WR_OT_CREDIT_STATUS_INTERFACE_OT_SHFT        0x0

//// Register LLCC_BEAC_MSI_CHANNEL_STATUS ////

#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_ADDR(x)          (x+0x00000064)
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_PHYS(x)          (x+0x00000064)
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_RMSK             0x00001fff
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_SHFT                      0
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_ADDR(x), HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_RMSK)
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_ADDR(x), val)
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_ADDR(x), mask, val, HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_PROMO_CREDITRELEASE_VLD_BMSK 0x00001000
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_PROMO_CREDITRELEASE_VLD_SHFT        0xc

#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_WB_CREDITRELEASE_VLD_BMSK 0x00000800
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_WB_CREDITRELEASE_VLD_SHFT        0xb

#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_WR_IF_CREDITRELEASE_VLD_BMSK 0x00000400
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_WR_IF_CREDITRELEASE_VLD_SHFT        0xa

#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_IF_CREDITRELEASE_VLD_BMSK 0x00000200
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_IF_CREDITRELEASE_VLD_SHFT        0x9

#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_WR_CC_VLD_BMSK   0x00000100
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_WR_CC_VLD_SHFT          0x8

#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_RD_CC_VLD_BMSK   0x00000080
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_RD_CC_VLD_SHFT          0x7

#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_UCH_VLD_BMSK     0x00000040
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_UCH_VLD_SHFT            0x6

#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_QWPL_VLD_BMSK    0x00000020
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_QWPL_VLD_SHFT           0x5

#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_QRPL_VLD_BMSK    0x00000010
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_QRPL_VLD_SHFT           0x4

#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_WLAST_VLD_BMSK   0x00000008
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_WLAST_VLD_SHFT          0x3

#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_WCH_VLD_BMSK     0x00000004
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_WCH_VLD_SHFT            0x2

#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_WR_ACH_VLD_BMSK  0x00000002
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_WR_ACH_VLD_SHFT         0x1

#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_RD_ACH_VLD_BMSK  0x00000001
#define HWIO_LLCC_BEAC_MSI_CHANNEL_STATUS_RD_ACH_VLD_SHFT         0x0

//// Register LLCC_BEAC_IF_CHANNEL_STATUS ////

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_ADDR(x)           (x+0x00000068)
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_PHYS(x)           (x+0x00000068)
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_RMSK              0x03ffffff
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_SHFT                       0
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_ADDR(x), HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_RMSK)
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_ADDR(x), val)
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_ADDR(x), mask, val, HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_BERC_UCH_VLD_BMSK 0x02000000
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_BERC_UCH_VLD_SHFT       0x19

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_BERC_DCH_VLD_BMSK 0x01000000
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_BERC_DCH_VLD_SHFT       0x18

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_BERC_ACH_VLD_BMSK 0x00800000
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_BERC_ACH_VLD_SHFT       0x17

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEWC_UCH_RDY_BMSK 0x00400000
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEWC_UCH_RDY_SHFT       0x16

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEWC_UCH_VLD_BMSK 0x00200000
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEWC_UCH_VLD_SHFT       0x15

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEWC_WLAST_VLD_BMSK 0x00100000
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEWC_WLAST_VLD_SHFT       0x14

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEWC_WCH_RDY_BMSK 0x00080000
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEWC_WCH_RDY_SHFT       0x13

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEWC_WCH_VLD_BMSK 0x00040000
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEWC_WCH_VLD_SHFT       0x12

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEWC_WR_ACH_RDY_BMSK 0x00020000
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEWC_WR_ACH_RDY_SHFT       0x11

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEWC_WR_ACH_VLD_BMSK 0x00010000
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEWC_WR_ACH_VLD_SHFT       0x10

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEWC_RD_ACH_RDY_BMSK 0x00008000
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEWC_RD_ACH_RDY_SHFT        0xf

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEWC_RD_ACH_VLD_BMSK 0x00004000
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEWC_RD_ACH_VLD_SHFT        0xe

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_DRP_WLAST_VLD_BMSK 0x00002000
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_DRP_WLAST_VLD_SHFT        0xd

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_DRP_WCH_RDY_BMSK  0x00001000
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_DRP_WCH_RDY_SHFT         0xc

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_DRP_WCH_VLD_BMSK  0x00000800
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_DRP_WCH_VLD_SHFT         0xb

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_DRP_ACH_RDY_BMSK  0x00000400
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_DRP_ACH_RDY_SHFT         0xa

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_DRP_ACH_VLD_BMSK  0x00000200
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_DRP_ACH_VLD_SHFT         0x9

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_TRP_NCH_VLD_BMSK  0x00000100
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_TRP_NCH_VLD_SHFT         0x8

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_TRP_ACH_RDY_BMSK  0x00000080
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_TRP_ACH_RDY_SHFT         0x7

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_TRP_ACH_VLD_BMSK  0x00000040
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_TRP_ACH_VLD_SHFT         0x6

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEAC_RD_DCH_VLD_BMSK 0x00000020
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEAC_RD_DCH_VLD_SHFT        0x5

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEAC_WR_DCH_VLD_BMSK 0x00000010
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEAC_WR_DCH_VLD_SHFT        0x4

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEAC_LP_ACH_RDY_BMSK 0x00000008
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEAC_LP_ACH_RDY_SHFT        0x3

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEAC_LP_ACH_VLD_BMSK 0x00000004
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEAC_LP_ACH_VLD_SHFT        0x2

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEAC_HP_ACH_RDY_BMSK 0x00000002
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEAC_HP_ACH_RDY_SHFT        0x1

#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEAC_HP_ACH_VLD_BMSK 0x00000001
#define HWIO_LLCC_BEAC_IF_CHANNEL_STATUS_FEAC_HP_ACH_VLD_SHFT        0x0

//// Register LLCC_BEAC_DBG_CFG ////

#define HWIO_LLCC_BEAC_DBG_CFG_ADDR(x)                     (x+0x00000070)
#define HWIO_LLCC_BEAC_DBG_CFG_PHYS(x)                     (x+0x00000070)
#define HWIO_LLCC_BEAC_DBG_CFG_RMSK                        0x003f7e7f
#define HWIO_LLCC_BEAC_DBG_CFG_SHFT                                 0
#define HWIO_LLCC_BEAC_DBG_CFG_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_BEAC_DBG_CFG_ADDR(x), HWIO_LLCC_BEAC_DBG_CFG_RMSK)
#define HWIO_LLCC_BEAC_DBG_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_BEAC_DBG_CFG_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_DBG_CFG_OUT(x, val)                 \
	out_dword( HWIO_LLCC_BEAC_DBG_CFG_ADDR(x), val)
#define HWIO_LLCC_BEAC_DBG_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_DBG_CFG_ADDR(x), mask, val, HWIO_LLCC_BEAC_DBG_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_DBG_CFG_RD_TID_BUF_SEL_BMSK         0x003f0000
#define HWIO_LLCC_BEAC_DBG_CFG_RD_TID_BUF_SEL_SHFT               0x10

#define HWIO_LLCC_BEAC_DBG_CFG_WR_TID_BUF_SEL_BMSK         0x00007e00
#define HWIO_LLCC_BEAC_DBG_CFG_WR_TID_BUF_SEL_SHFT                0x9

#define HWIO_LLCC_BEAC_DBG_CFG_WCH_BITS_SEL_BMSK           0x00000070
#define HWIO_LLCC_BEAC_DBG_CFG_WCH_BITS_SEL_SHFT                  0x4

#define HWIO_LLCC_BEAC_DBG_CFG_ACH_BITS_SEL_BMSK           0x00000008
#define HWIO_LLCC_BEAC_DBG_CFG_ACH_BITS_SEL_SHFT                  0x3

#define HWIO_LLCC_BEAC_DBG_CFG_DEBUG_BUS_SEL_BMSK          0x00000007
#define HWIO_LLCC_BEAC_DBG_CFG_DEBUG_BUS_SEL_SHFT                 0x0

//// Register LLCC_BEAC_DBG_EVENT_STATUS ////

#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_ADDR(x)            (x+0x00000074)
#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_PHYS(x)            (x+0x00000074)
#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_RMSK               0x000003ff
#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_SHFT                        0
#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_IN(x)              \
	in_dword_masked ( HWIO_LLCC_BEAC_DBG_EVENT_STATUS_ADDR(x), HWIO_LLCC_BEAC_DBG_EVENT_STATUS_RMSK)
#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_BEAC_DBG_EVENT_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_OUT(x, val)        \
	out_dword( HWIO_LLCC_BEAC_DBG_EVENT_STATUS_ADDR(x), val)
#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_DBG_EVENT_STATUS_ADDR(x), mask, val, HWIO_LLCC_BEAC_DBG_EVENT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_WR_IF_CREDIT_CNTR_OF_BMSK 0x00000200
#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_WR_IF_CREDIT_CNTR_OF_SHFT        0x9

#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_IF_CREDIT_CNTR_OF_BMSK 0x00000100
#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_IF_CREDIT_CNTR_OF_SHFT        0x8

#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_WB_CREDIT_CNTR_OF_BMSK 0x00000080
#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_WB_CREDIT_CNTR_OF_SHFT        0x7

#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_PROMO_CNTR_CNTR_OF_BMSK 0x00000040
#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_PROMO_CNTR_CNTR_OF_SHFT        0x6

#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_LP_WR_CREDIT_CNTR_OF_BMSK 0x00000020
#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_LP_WR_CREDIT_CNTR_OF_SHFT        0x5

#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_HP_WR_CREDIT_CNTR_OF_BMSK 0x00000010
#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_HP_WR_CREDIT_CNTR_OF_SHFT        0x4

#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_LP_RD_CREDIT_CNTR_OF_BMSK 0x00000008
#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_LP_RD_CREDIT_CNTR_OF_SHFT        0x3

#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_HP_RD_CREDIT_CNTR_OF_BMSK 0x00000004
#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_HP_RD_CREDIT_CNTR_OF_SHFT        0x2

#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_CC_FOR_INVLD_TID_BMSK 0x00000002
#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_CC_FOR_INVLD_TID_SHFT        0x1

#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_DEALLOC_FOR_INVLD_TID_BMSK 0x00000001
#define HWIO_LLCC_BEAC_DBG_EVENT_STATUS_DEALLOC_FOR_INVLD_TID_SHFT        0x0

//// Register LLCC_BEAC_DBG_EVENT_CLR ////

#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_ADDR(x)               (x+0x00000078)
#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_PHYS(x)               (x+0x00000078)
#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_RMSK                  0x000003ff
#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_SHFT                           0
#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_BEAC_DBG_EVENT_CLR_ADDR(x), HWIO_LLCC_BEAC_DBG_EVENT_CLR_RMSK)
#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_BEAC_DBG_EVENT_CLR_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_OUT(x, val)           \
	out_dword( HWIO_LLCC_BEAC_DBG_EVENT_CLR_ADDR(x), val)
#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_DBG_EVENT_CLR_ADDR(x), mask, val, HWIO_LLCC_BEAC_DBG_EVENT_CLR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_WR_IF_CREDIT_CNTR_OF_BMSK 0x00000200
#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_WR_IF_CREDIT_CNTR_OF_SHFT        0x9

#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_IF_CREDIT_CNTR_OF_BMSK 0x00000100
#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_IF_CREDIT_CNTR_OF_SHFT        0x8

#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_WB_CREDIT_CNTR_OF_BMSK 0x00000080
#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_WB_CREDIT_CNTR_OF_SHFT        0x7

#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_PROMO_CNTR_CNTR_OF_BMSK 0x00000040
#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_PROMO_CNTR_CNTR_OF_SHFT        0x6

#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_LP_WR_CREDIT_CNTR_OF_BMSK 0x00000020
#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_LP_WR_CREDIT_CNTR_OF_SHFT        0x5

#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_HP_WR_CREDIT_CNTR_OF_BMSK 0x00000010
#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_HP_WR_CREDIT_CNTR_OF_SHFT        0x4

#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_LP_RD_CREDIT_CNTR_OF_BMSK 0x00000008
#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_LP_RD_CREDIT_CNTR_OF_SHFT        0x3

#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_HP_RD_CREDIT_CNTR_OF_BMSK 0x00000004
#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_HP_RD_CREDIT_CNTR_OF_SHFT        0x2

#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_CC_FOR_INVLD_TID_BMSK 0x00000002
#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_CC_FOR_INVLD_TID_SHFT        0x1

#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_DEALLOC_FOR_INVLD_TID_BMSK 0x00000001
#define HWIO_LLCC_BEAC_DBG_EVENT_CLR_DEALLOC_FOR_INVLD_TID_SHFT        0x0

//// Register LLCC_BEAC_DBG_EVENT_FWD ////

#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_ADDR(x)               (x+0x0000007c)
#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_PHYS(x)               (x+0x0000007c)
#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_RMSK                  0x000003ff
#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_SHFT                           0
#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_BEAC_DBG_EVENT_FWD_ADDR(x), HWIO_LLCC_BEAC_DBG_EVENT_FWD_RMSK)
#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_BEAC_DBG_EVENT_FWD_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_OUT(x, val)           \
	out_dword( HWIO_LLCC_BEAC_DBG_EVENT_FWD_ADDR(x), val)
#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_DBG_EVENT_FWD_ADDR(x), mask, val, HWIO_LLCC_BEAC_DBG_EVENT_FWD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_WR_IF_CREDIT_CNTR_OF_BMSK 0x00000200
#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_WR_IF_CREDIT_CNTR_OF_SHFT        0x9

#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_IF_CREDIT_CNTR_OF_BMSK 0x00000100
#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_IF_CREDIT_CNTR_OF_SHFT        0x8

#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_WB_CREDIT_CNTR_OF_BMSK 0x00000080
#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_WB_CREDIT_CNTR_OF_SHFT        0x7

#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_PROMO_CNTR_CNTR_OF_BMSK 0x00000040
#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_PROMO_CNTR_CNTR_OF_SHFT        0x6

#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_LP_WR_CREDIT_CNTR_OF_BMSK 0x00000020
#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_LP_WR_CREDIT_CNTR_OF_SHFT        0x5

#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_HP_WR_CREDIT_CNTR_OF_BMSK 0x00000010
#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_HP_WR_CREDIT_CNTR_OF_SHFT        0x4

#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_LP_RD_CREDIT_CNTR_OF_BMSK 0x00000008
#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_LP_RD_CREDIT_CNTR_OF_SHFT        0x3

#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_HP_RD_CREDIT_CNTR_OF_BMSK 0x00000004
#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_HP_RD_CREDIT_CNTR_OF_SHFT        0x2

#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_CC_FOR_INVLD_TID_BMSK 0x00000002
#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_CC_FOR_INVLD_TID_SHFT        0x1

#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_DEALLOC_FOR_INVLD_TID_BMSK 0x00000001
#define HWIO_LLCC_BEAC_DBG_EVENT_FWD_DEALLOC_FOR_INVLD_TID_SHFT        0x0

//// Register LLCC_BEAC_ADDR_TRANSLATOR_CFG ////

#define HWIO_LLCC_BEAC_ADDR_TRANSLATOR_CFG_ADDR(x)         (x+0x00000080)
#define HWIO_LLCC_BEAC_ADDR_TRANSLATOR_CFG_PHYS(x)         (x+0x00000080)
#define HWIO_LLCC_BEAC_ADDR_TRANSLATOR_CFG_RMSK            0x000003f1
#define HWIO_LLCC_BEAC_ADDR_TRANSLATOR_CFG_SHFT                     0
#define HWIO_LLCC_BEAC_ADDR_TRANSLATOR_CFG_IN(x)           \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_TRANSLATOR_CFG_ADDR(x), HWIO_LLCC_BEAC_ADDR_TRANSLATOR_CFG_RMSK)
#define HWIO_LLCC_BEAC_ADDR_TRANSLATOR_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_TRANSLATOR_CFG_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_TRANSLATOR_CFG_OUT(x, val)     \
	out_dword( HWIO_LLCC_BEAC_ADDR_TRANSLATOR_CFG_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_TRANSLATOR_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_TRANSLATOR_CFG_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_TRANSLATOR_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_TRANSLATOR_CFG_ERROR_BMSK      0x000003f0
#define HWIO_LLCC_BEAC_ADDR_TRANSLATOR_CFG_ERROR_SHFT             0x4

#define HWIO_LLCC_BEAC_ADDR_TRANSLATOR_CFG_ENABLE_BMSK     0x00000001
#define HWIO_LLCC_BEAC_ADDR_TRANSLATOR_CFG_ENABLE_SHFT            0x0

//// Register LLCC_BEAC_ADDR_REGION0_CFG0 ////

#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG0_ADDR(x)           (x+0x00000084)
#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG0_PHYS(x)           (x+0x00000084)
#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG0_RMSK              0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG0_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG0_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION0_CFG0_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION0_CFG0_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG0_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION0_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG0_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION0_CFG0_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION0_CFG0_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION0_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG0_OFFSET_LOW_BMSK   0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG0_OFFSET_LOW_SHFT          0x0

//// Register LLCC_BEAC_ADDR_REGION0_CFG1 ////

#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG1_ADDR(x)           (x+0x00000088)
#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG1_PHYS(x)           (x+0x00000088)
#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG1_RMSK              0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG1_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG1_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION0_CFG1_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION0_CFG1_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG1_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION0_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG1_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION0_CFG1_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION0_CFG1_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION0_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG1_OFFSET_HIGH_BMSK  0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION0_CFG1_OFFSET_HIGH_SHFT         0x0

//// Register LLCC_BEAC_ADDR_REGION1_CFG2 ////

#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG2_ADDR(x)           (x+0x0000008c)
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG2_PHYS(x)           (x+0x0000008c)
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG2_RMSK              0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG2_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG2_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION1_CFG2_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION1_CFG2_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG2_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION1_CFG2_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG2_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION1_CFG2_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION1_CFG2_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION1_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG2_BASE_LOW_BMSK     0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG2_BASE_LOW_SHFT            0x0

//// Register LLCC_BEAC_ADDR_REGION1_CFG3 ////

#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG3_ADDR(x)           (x+0x00000090)
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG3_PHYS(x)           (x+0x00000090)
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG3_RMSK              0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG3_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG3_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION1_CFG3_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION1_CFG3_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG3_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION1_CFG3_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG3_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION1_CFG3_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION1_CFG3_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION1_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG3_BASE_HIGH_BMSK    0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG3_BASE_HIGH_SHFT           0x0

//// Register LLCC_BEAC_ADDR_REGION1_CFG0 ////

#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG0_ADDR(x)           (x+0x00000094)
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG0_PHYS(x)           (x+0x00000094)
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG0_RMSK              0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG0_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG0_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION1_CFG0_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION1_CFG0_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG0_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION1_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG0_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION1_CFG0_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION1_CFG0_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION1_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG0_OFFSET_LOW_BMSK   0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG0_OFFSET_LOW_SHFT          0x0

//// Register LLCC_BEAC_ADDR_REGION1_CFG1 ////

#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG1_ADDR(x)           (x+0x00000098)
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG1_PHYS(x)           (x+0x00000098)
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG1_RMSK              0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG1_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG1_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION1_CFG1_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION1_CFG1_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG1_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION1_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG1_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION1_CFG1_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION1_CFG1_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION1_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG1_OFFSET_HIGH_BMSK  0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION1_CFG1_OFFSET_HIGH_SHFT         0x0

//// Register LLCC_BEAC_ADDR_REGION2_CFG2 ////

#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG2_ADDR(x)           (x+0x0000009c)
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG2_PHYS(x)           (x+0x0000009c)
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG2_RMSK              0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG2_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG2_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION2_CFG2_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION2_CFG2_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG2_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION2_CFG2_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG2_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION2_CFG2_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION2_CFG2_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION2_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG2_BASE_LOW_BMSK     0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG2_BASE_LOW_SHFT            0x0

//// Register LLCC_BEAC_ADDR_REGION2_CFG3 ////

#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG3_ADDR(x)           (x+0x000000a0)
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG3_PHYS(x)           (x+0x000000a0)
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG3_RMSK              0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG3_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG3_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION2_CFG3_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION2_CFG3_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG3_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION2_CFG3_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG3_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION2_CFG3_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION2_CFG3_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION2_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG3_BASE_HIGH_BMSK    0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG3_BASE_HIGH_SHFT           0x0

//// Register LLCC_BEAC_ADDR_REGION2_CFG0 ////

#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG0_ADDR(x)           (x+0x000000a4)
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG0_PHYS(x)           (x+0x000000a4)
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG0_RMSK              0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG0_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG0_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION2_CFG0_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION2_CFG0_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG0_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION2_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG0_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION2_CFG0_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION2_CFG0_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION2_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG0_OFFSET_LOW_BMSK   0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG0_OFFSET_LOW_SHFT          0x0

//// Register LLCC_BEAC_ADDR_REGION2_CFG1 ////

#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG1_ADDR(x)           (x+0x000000a8)
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG1_PHYS(x)           (x+0x000000a8)
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG1_RMSK              0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG1_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG1_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION2_CFG1_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION2_CFG1_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG1_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION2_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG1_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION2_CFG1_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION2_CFG1_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION2_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG1_OFFSET_HIGH_BMSK  0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION2_CFG1_OFFSET_HIGH_SHFT         0x0

//// Register LLCC_BEAC_ADDR_REGION3_CFG2 ////

#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG2_ADDR(x)           (x+0x000000ac)
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG2_PHYS(x)           (x+0x000000ac)
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG2_RMSK              0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG2_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG2_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION3_CFG2_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION3_CFG2_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG2_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION3_CFG2_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG2_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION3_CFG2_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION3_CFG2_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION3_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG2_BASE_LOW_BMSK     0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG2_BASE_LOW_SHFT            0x0

//// Register LLCC_BEAC_ADDR_REGION3_CFG3 ////

#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG3_ADDR(x)           (x+0x000000b0)
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG3_PHYS(x)           (x+0x000000b0)
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG3_RMSK              0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG3_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG3_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION3_CFG3_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION3_CFG3_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG3_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION3_CFG3_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG3_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION3_CFG3_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION3_CFG3_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION3_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG3_BASE_HIGH_BMSK    0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG3_BASE_HIGH_SHFT           0x0

//// Register LLCC_BEAC_ADDR_REGION3_CFG0 ////

#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG0_ADDR(x)           (x+0x000000b4)
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG0_PHYS(x)           (x+0x000000b4)
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG0_RMSK              0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG0_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG0_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION3_CFG0_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION3_CFG0_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG0_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION3_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG0_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION3_CFG0_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION3_CFG0_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION3_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG0_OFFSET_LOW_BMSK   0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG0_OFFSET_LOW_SHFT          0x0

//// Register LLCC_BEAC_ADDR_REGION3_CFG1 ////

#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG1_ADDR(x)           (x+0x000000b8)
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG1_PHYS(x)           (x+0x000000b8)
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG1_RMSK              0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG1_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG1_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION3_CFG1_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION3_CFG1_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG1_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION3_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG1_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION3_CFG1_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION3_CFG1_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION3_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG1_OFFSET_HIGH_BMSK  0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION3_CFG1_OFFSET_HIGH_SHFT         0x0

//// Register LLCC_BEAC_ADDR_REGION4_CFG2 ////

#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG2_ADDR(x)           (x+0x000000bc)
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG2_PHYS(x)           (x+0x000000bc)
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG2_RMSK              0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG2_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG2_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION4_CFG2_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION4_CFG2_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG2_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION4_CFG2_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG2_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION4_CFG2_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION4_CFG2_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION4_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG2_BASE_LOW_BMSK     0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG2_BASE_LOW_SHFT            0x0

//// Register LLCC_BEAC_ADDR_REGION4_CFG3 ////

#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG3_ADDR(x)           (x+0x000000c0)
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG3_PHYS(x)           (x+0x000000c0)
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG3_RMSK              0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG3_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG3_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION4_CFG3_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION4_CFG3_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG3_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION4_CFG3_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG3_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION4_CFG3_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION4_CFG3_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION4_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG3_BASE_HIGH_BMSK    0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG3_BASE_HIGH_SHFT           0x0

//// Register LLCC_BEAC_ADDR_REGION4_CFG0 ////

#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG0_ADDR(x)           (x+0x000000c4)
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG0_PHYS(x)           (x+0x000000c4)
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG0_RMSK              0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG0_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG0_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION4_CFG0_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION4_CFG0_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG0_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION4_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG0_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION4_CFG0_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION4_CFG0_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION4_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG0_OFFSET_LOW_BMSK   0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG0_OFFSET_LOW_SHFT          0x0

//// Register LLCC_BEAC_ADDR_REGION4_CFG1 ////

#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG1_ADDR(x)           (x+0x000000c8)
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG1_PHYS(x)           (x+0x000000c8)
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG1_RMSK              0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG1_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG1_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION4_CFG1_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION4_CFG1_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG1_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION4_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG1_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION4_CFG1_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION4_CFG1_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION4_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG1_OFFSET_HIGH_BMSK  0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION4_CFG1_OFFSET_HIGH_SHFT         0x0

//// Register LLCC_BEAC_ADDR_REGION5_CFG2 ////

#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG2_ADDR(x)           (x+0x000000cc)
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG2_PHYS(x)           (x+0x000000cc)
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG2_RMSK              0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG2_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG2_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION5_CFG2_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION5_CFG2_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG2_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION5_CFG2_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG2_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION5_CFG2_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION5_CFG2_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION5_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG2_BASE_LOW_BMSK     0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG2_BASE_LOW_SHFT            0x0

//// Register LLCC_BEAC_ADDR_REGION5_CFG3 ////

#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG3_ADDR(x)           (x+0x000000d0)
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG3_PHYS(x)           (x+0x000000d0)
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG3_RMSK              0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG3_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG3_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION5_CFG3_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION5_CFG3_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG3_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION5_CFG3_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG3_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION5_CFG3_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION5_CFG3_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION5_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG3_BASE_HIGH_BMSK    0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG3_BASE_HIGH_SHFT           0x0

//// Register LLCC_BEAC_ADDR_REGION5_CFG0 ////

#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG0_ADDR(x)           (x+0x000000d4)
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG0_PHYS(x)           (x+0x000000d4)
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG0_RMSK              0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG0_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG0_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION5_CFG0_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION5_CFG0_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG0_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION5_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG0_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION5_CFG0_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION5_CFG0_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION5_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG0_OFFSET_LOW_BMSK   0xffffffff
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG0_OFFSET_LOW_SHFT          0x0

//// Register LLCC_BEAC_ADDR_REGION5_CFG1 ////

#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG1_ADDR(x)           (x+0x000000d8)
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG1_PHYS(x)           (x+0x000000d8)
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG1_RMSK              0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG1_SHFT                       0
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG1_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION5_CFG1_ADDR(x), HWIO_LLCC_BEAC_ADDR_REGION5_CFG1_RMSK)
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG1_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_ADDR_REGION5_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG1_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_ADDR_REGION5_CFG1_ADDR(x), val)
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_ADDR_REGION5_CFG1_ADDR(x), mask, val, HWIO_LLCC_BEAC_ADDR_REGION5_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG1_OFFSET_HIGH_BMSK  0x0000000f
#define HWIO_LLCC_BEAC_ADDR_REGION5_CFG1_OFFSET_HIGH_SHFT         0x0

//// Register LLCC_BEAC_PROF_FILTER_0_CFG0 ////

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_ADDR(x)          (x+0x00001000)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_PHYS(x)          (x+0x00001000)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_RMSK             0x0000007f
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_SHFT                      0
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_ADDR(x), HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_RMSK)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_QWPL_INV_MATCH_BMSK 0x00000040
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_QWPL_INV_MATCH_SHFT        0x6

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_QRPL_INV_MATCH_BMSK 0x00000020
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_QRPL_INV_MATCH_SHFT        0x5

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_UCH_URGENCY_INV_MATCH_BMSK 0x00000010
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_UCH_URGENCY_INV_MATCH_SHFT        0x4

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_ADDR_INV_MATCH_BMSK 0x00000008
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_ADDR_INV_MATCH_SHFT        0x3

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_MID_INV_MATCH_BMSK 0x00000004
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_MID_INV_MATCH_SHFT        0x2

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_URGENCY_INV_MATCH_BMSK 0x00000002
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_URGENCY_INV_MATCH_SHFT        0x1

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_LEN_INV_MATCH_BMSK 0x00000001
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG0_LEN_INV_MATCH_SHFT        0x0

//// Register LLCC_BEAC_PROF_FILTER_0_CFG1 ////

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_ADDR(x)          (x+0x00001004)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_PHYS(x)          (x+0x00001004)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_RMSK             0xffffffff
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_SHFT                      0
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_ADDR(x), HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_RMSK)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_URGENCY_MASK_BMSK 0xff000000
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_URGENCY_MASK_SHFT       0x18

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_URGENCY_MATCH_BMSK 0x00ff0000
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_URGENCY_MATCH_SHFT       0x10

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_LEN_MASK_BMSK    0x0000ff00
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_LEN_MASK_SHFT           0x8

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_LEN_MATCH_BMSK   0x000000ff
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG1_LEN_MATCH_SHFT          0x0

//// Register LLCC_BEAC_PROF_FILTER_0_CFG2 ////

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG2_ADDR(x)          (x+0x00001008)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG2_PHYS(x)          (x+0x00001008)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG2_RMSK             0xffffffff
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG2_SHFT                      0
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG2_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG2_ADDR(x), HWIO_LLCC_BEAC_PROF_FILTER_0_CFG2_RMSK)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG2_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG2_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG2_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG2_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_FILTER_0_CFG2_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROF_FILTER_0_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG2_MID_MASK_BMSK    0xffff0000
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG2_MID_MASK_SHFT          0x10

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG2_MID_MATCH_BMSK   0x0000ffff
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG2_MID_MATCH_SHFT          0x0

//// Register LLCC_BEAC_PROF_FILTER_0_CFG3 ////

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG3_ADDR(x)          (x+0x0000100c)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG3_PHYS(x)          (x+0x0000100c)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG3_RMSK             0xffffffff
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG3_SHFT                      0
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG3_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG3_ADDR(x), HWIO_LLCC_BEAC_PROF_FILTER_0_CFG3_RMSK)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG3_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG3_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG3_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG3_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_FILTER_0_CFG3_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROF_FILTER_0_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG3_ADDR_LOWER_MASK_BMSK 0xffffffff
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG3_ADDR_LOWER_MASK_SHFT        0x0

//// Register LLCC_BEAC_PROF_FILTER_0_CFG4 ////

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG4_ADDR(x)          (x+0x00001010)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG4_PHYS(x)          (x+0x00001010)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG4_RMSK             0xffffffff
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG4_SHFT                      0
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG4_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG4_ADDR(x), HWIO_LLCC_BEAC_PROF_FILTER_0_CFG4_RMSK)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG4_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG4_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG4_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG4_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_FILTER_0_CFG4_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROF_FILTER_0_CFG4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG4_ADDR_LOWER_MATCH_BMSK 0xffffffff
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG4_ADDR_LOWER_MATCH_SHFT        0x0

//// Register LLCC_BEAC_PROF_FILTER_0_CFG5 ////

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_ADDR(x)          (x+0x00001014)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_PHYS(x)          (x+0x00001014)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_RMSK             0x0000f3ff
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_SHFT                      0
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_ADDR(x), HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_RMSK)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_PROFTAG_MASK_BMSK 0x0000c000
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_PROFTAG_MASK_SHFT        0xe

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_PROFTAG_MATCH_BMSK 0x00003000
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_PROFTAG_MATCH_SHFT        0xc

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_WR_MASK_BMSK     0x00000200
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_WR_MASK_SHFT            0x9

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_WR_MATCH_BMSK    0x00000100
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_WR_MATCH_SHFT           0x8

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_ADDR_UPPER_MASK_BMSK 0x000000f0
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_ADDR_UPPER_MASK_SHFT        0x4

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_ADDR_UPPER_MATCH_BMSK 0x0000000f
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG5_ADDR_UPPER_MATCH_SHFT        0x0

//// Register LLCC_BEAC_PROF_FILTER_0_CFG6 ////

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG6_ADDR(x)          (x+0x00001018)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG6_PHYS(x)          (x+0x00001018)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG6_RMSK             0x7f7f0000
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG6_SHFT                     16
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG6_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG6_ADDR(x), HWIO_LLCC_BEAC_PROF_FILTER_0_CFG6_RMSK)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG6_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG6_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG6_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG6_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG6_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_FILTER_0_CFG6_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROF_FILTER_0_CFG6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG6_UCH_URGENCY_MASK_BMSK 0x7f000000
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG6_UCH_URGENCY_MASK_SHFT       0x18

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG6_UCH_URGENCY_MATCH_BMSK 0x007f0000
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG6_UCH_URGENCY_MATCH_SHFT       0x10

//// Register LLCC_BEAC_PROF_FILTER_0_CFG7 ////

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_ADDR(x)          (x+0x0000101c)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_PHYS(x)          (x+0x0000101c)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_RMSK             0x7f7f7f7f
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_SHFT                      0
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_ADDR(x), HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_RMSK)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_QRPL_MASK_BMSK   0x7f000000
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_QRPL_MASK_SHFT         0x18

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_QRPL_MATCH_BMSK  0x007f0000
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_QRPL_MATCH_SHFT        0x10

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_QWPL_MASK_BMSK   0x00007f00
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_QWPL_MASK_SHFT          0x8

#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_QWPL_MATCH_BMSK  0x0000007f
#define HWIO_LLCC_BEAC_PROF_FILTER_0_CFG7_QWPL_MATCH_SHFT         0x0

//// Register LLCC_BEAC_PROF_FILTER_1_CFG0 ////

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_ADDR(x)          (x+0x00001020)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_PHYS(x)          (x+0x00001020)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_RMSK             0x0000007f
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_SHFT                      0
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_ADDR(x), HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_RMSK)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_QWPL_INV_MATCH_BMSK 0x00000040
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_QWPL_INV_MATCH_SHFT        0x6

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_QRPL_INV_MATCH_BMSK 0x00000020
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_QRPL_INV_MATCH_SHFT        0x5

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_UCH_URGENCY_INV_MATCH_BMSK 0x00000010
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_UCH_URGENCY_INV_MATCH_SHFT        0x4

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_ADDR_INV_MATCH_BMSK 0x00000008
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_ADDR_INV_MATCH_SHFT        0x3

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_MID_INV_MATCH_BMSK 0x00000004
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_MID_INV_MATCH_SHFT        0x2

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_URGENCY_INV_MATCH_BMSK 0x00000002
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_URGENCY_INV_MATCH_SHFT        0x1

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_LEN_INV_MATCH_BMSK 0x00000001
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG0_LEN_INV_MATCH_SHFT        0x0

//// Register LLCC_BEAC_PROF_FILTER_1_CFG1 ////

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_ADDR(x)          (x+0x00001024)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_PHYS(x)          (x+0x00001024)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_RMSK             0xffffffff
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_SHFT                      0
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_ADDR(x), HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_RMSK)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_LEN_MASK_BMSK    0xff000000
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_LEN_MASK_SHFT          0x18

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_LEN_MATCH_BMSK   0x00ff0000
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_LEN_MATCH_SHFT         0x10

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_URGENCY_MASK_BMSK 0x0000ff00
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_URGENCY_MASK_SHFT        0x8

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_URGENCY_MATCH_BMSK 0x000000ff
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG1_URGENCY_MATCH_SHFT        0x0

//// Register LLCC_BEAC_PROF_FILTER_1_CFG2 ////

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG2_ADDR(x)          (x+0x00001028)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG2_PHYS(x)          (x+0x00001028)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG2_RMSK             0xffffffff
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG2_SHFT                      0
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG2_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG2_ADDR(x), HWIO_LLCC_BEAC_PROF_FILTER_1_CFG2_RMSK)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG2_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG2_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG2_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG2_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_FILTER_1_CFG2_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROF_FILTER_1_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG2_MID_MASK_BMSK    0xffff0000
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG2_MID_MASK_SHFT          0x10

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG2_MID_MATCH_BMSK   0x0000ffff
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG2_MID_MATCH_SHFT          0x0

//// Register LLCC_BEAC_PROF_FILTER_1_CFG3 ////

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG3_ADDR(x)          (x+0x0000102c)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG3_PHYS(x)          (x+0x0000102c)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG3_RMSK             0xffffffff
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG3_SHFT                      0
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG3_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG3_ADDR(x), HWIO_LLCC_BEAC_PROF_FILTER_1_CFG3_RMSK)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG3_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG3_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG3_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG3_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_FILTER_1_CFG3_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROF_FILTER_1_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG3_ADDR_LOWER_MASK_BMSK 0xffffffff
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG3_ADDR_LOWER_MASK_SHFT        0x0

//// Register LLCC_BEAC_PROF_FILTER_1_CFG4 ////

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG4_ADDR(x)          (x+0x00001030)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG4_PHYS(x)          (x+0x00001030)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG4_RMSK             0xffffffff
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG4_SHFT                      0
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG4_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG4_ADDR(x), HWIO_LLCC_BEAC_PROF_FILTER_1_CFG4_RMSK)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG4_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG4_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG4_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG4_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_FILTER_1_CFG4_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROF_FILTER_1_CFG4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG4_ADDR_LOWER_MATCH_BMSK 0xffffffff
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG4_ADDR_LOWER_MATCH_SHFT        0x0

//// Register LLCC_BEAC_PROF_FILTER_1_CFG5 ////

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_ADDR(x)          (x+0x00001034)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_PHYS(x)          (x+0x00001034)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_RMSK             0x0000f3ff
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_SHFT                      0
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_ADDR(x), HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_RMSK)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_PROFTAG_MASK_BMSK 0x0000c000
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_PROFTAG_MASK_SHFT        0xe

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_PROFTAG_MATCH_BMSK 0x00003000
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_PROFTAG_MATCH_SHFT        0xc

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_WR_MASK_BMSK     0x00000200
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_WR_MASK_SHFT            0x9

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_WR_MATCH_BMSK    0x00000100
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_WR_MATCH_SHFT           0x8

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_ADDR_UPPER_MASK_BMSK 0x000000f0
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_ADDR_UPPER_MASK_SHFT        0x4

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_ADDR_UPPER_MATCH_BMSK 0x0000000f
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG5_ADDR_UPPER_MATCH_SHFT        0x0

//// Register LLCC_BEAC_PROF_FILTER_1_CFG6 ////

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG6_ADDR(x)          (x+0x00001038)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG6_PHYS(x)          (x+0x00001038)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG6_RMSK             0x7f7f0000
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG6_SHFT                     16
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG6_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG6_ADDR(x), HWIO_LLCC_BEAC_PROF_FILTER_1_CFG6_RMSK)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG6_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG6_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG6_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG6_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG6_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_FILTER_1_CFG6_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROF_FILTER_1_CFG6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG6_UCH_URGENCY_MASK_BMSK 0x7f000000
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG6_UCH_URGENCY_MASK_SHFT       0x18

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG6_UCH_URGENCY_MATCH_BMSK 0x007f0000
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG6_UCH_URGENCY_MATCH_SHFT       0x10

//// Register LLCC_BEAC_PROF_FILTER_1_CFG7 ////

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_ADDR(x)          (x+0x0000103c)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_PHYS(x)          (x+0x0000103c)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_RMSK             0x7f7f7f7f
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_SHFT                      0
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_ADDR(x), HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_RMSK)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_QRPL_MASK_BMSK   0x7f000000
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_QRPL_MASK_SHFT         0x18

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_QRPL_MATCH_BMSK  0x007f0000
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_QRPL_MATCH_SHFT        0x10

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_QWPL_MASK_BMSK   0x00007f00
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_QWPL_MASK_SHFT          0x8

#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_QWPL_MATCH_BMSK  0x0000007f
#define HWIO_LLCC_BEAC_PROF_FILTER_1_CFG7_QWPL_MATCH_SHFT         0x0

//// Register LLCC_BEAC_PROF_EVENT_n_CFG ////

#define HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_ADDR(base, n)      (base+0x1040+0x4*n)
#define HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_PHYS(base, n)      (base+0x1040+0x4*n)
#define HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_RMSK               0x8001003f
#define HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_SHFT                        0
#define HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_MAXn                       15
#define HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_INI(base, n)       \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_ADDR(base, n), HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_RMSK)
#define HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_ADDR(base, n), mask) 
#define HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_ADDR(base, n), val)
#define HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_ADDR(base, n), mask, val, HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_FILTER_EN_BMSK     0x80000000
#define HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_FILTER_EN_SHFT           0x1f

#define HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_FILTER_SEL_BMSK    0x00010000
#define HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_FILTER_SEL_SHFT          0x10

#define HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_EVENT_SEL_BMSK     0x0000003f
#define HWIO_LLCC_BEAC_PROF_EVENT_n_CFG_EVENT_SEL_SHFT            0x0

//// Register LLCC_BEAC_PROF_CFG ////

#define HWIO_LLCC_BEAC_PROF_CFG_ADDR(x)                    (x+0x00001080)
#define HWIO_LLCC_BEAC_PROF_CFG_PHYS(x)                    (x+0x00001080)
#define HWIO_LLCC_BEAC_PROF_CFG_RMSK                       0x0fffff07
#define HWIO_LLCC_BEAC_PROF_CFG_SHFT                                0
#define HWIO_LLCC_BEAC_PROF_CFG_IN(x)                      \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_CFG_ADDR(x), HWIO_LLCC_BEAC_PROF_CFG_RMSK)
#define HWIO_LLCC_BEAC_PROF_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_CFG_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROF_CFG_OUT(x, val)                \
	out_dword( HWIO_LLCC_BEAC_PROF_CFG_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROF_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_CFG_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_CFG_BYTE_SCALING_BMSK          0x0fff0000
#define HWIO_LLCC_BEAC_PROF_CFG_BYTE_SCALING_SHFT                0x10

#define HWIO_LLCC_BEAC_PROF_CFG_BEAT_SCALING_BMSK          0x0000ff00
#define HWIO_LLCC_BEAC_PROF_CFG_BEAT_SCALING_SHFT                 0x8

#define HWIO_LLCC_BEAC_PROF_CFG_MC_PROFTAG_BMSK            0x00000006
#define HWIO_LLCC_BEAC_PROF_CFG_MC_PROFTAG_SHFT                   0x1

#define HWIO_LLCC_BEAC_PROF_CFG_PROF_EN_BMSK               0x00000001
#define HWIO_LLCC_BEAC_PROF_CFG_PROF_EN_SHFT                      0x0

//// Register LLCC_BEAC_PROF_STATUS ////

#define HWIO_LLCC_BEAC_PROF_STATUS_ADDR(x)                 (x+0x00001084)
#define HWIO_LLCC_BEAC_PROF_STATUS_PHYS(x)                 (x+0x00001084)
#define HWIO_LLCC_BEAC_PROF_STATUS_RMSK                    0x00000001
#define HWIO_LLCC_BEAC_PROF_STATUS_SHFT                             0
#define HWIO_LLCC_BEAC_PROF_STATUS_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_STATUS_ADDR(x), HWIO_LLCC_BEAC_PROF_STATUS_RMSK)
#define HWIO_LLCC_BEAC_PROF_STATUS_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_BEAC_PROF_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_PROF_STATUS_OUT(x, val)             \
	out_dword( HWIO_LLCC_BEAC_PROF_STATUS_ADDR(x), val)
#define HWIO_LLCC_BEAC_PROF_STATUS_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_PROF_STATUS_ADDR(x), mask, val, HWIO_LLCC_BEAC_PROF_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_PROF_STATUS_WR_BEAT_CNTR_OVERFLOW_BMSK 0x00000001
#define HWIO_LLCC_BEAC_PROF_STATUS_WR_BEAT_CNTR_OVERFLOW_SHFT        0x0

//// Register LLCC_BEAC_INTERRUPT_0_STATUS ////

#define HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_ADDR(x)          (x+0x00002000)
#define HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_PHYS(x)          (x+0x00002000)
#define HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_RMSK             0x0000000f
#define HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_SHFT                      0
#define HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_ADDR(x), HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_RMSK)
#define HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_ADDR(x), val)
#define HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_ADDR(x), mask, val, HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_BWMON_0_ZONE3_THRESHOLD_CROSSED_BMSK 0x00000008
#define HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_BWMON_0_ZONE3_THRESHOLD_CROSSED_SHFT        0x3

#define HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_BWMON_0_ZONE2_THRESHOLD_CROSSED_BMSK 0x00000004
#define HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_BWMON_0_ZONE2_THRESHOLD_CROSSED_SHFT        0x2

#define HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_BWMON_0_ZONE1_THRESHOLD_CROSSED_BMSK 0x00000002
#define HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_BWMON_0_ZONE1_THRESHOLD_CROSSED_SHFT        0x1

#define HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_BWMON_0_ZONE0_THRESHOLD_CROSSED_BMSK 0x00000001
#define HWIO_LLCC_BEAC_INTERRUPT_0_STATUS_BWMON_0_ZONE0_THRESHOLD_CROSSED_SHFT        0x0

//// Register LLCC_BEAC_INTERRUPT_0_CLEAR ////

#define HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_ADDR(x)           (x+0x00002008)
#define HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_PHYS(x)           (x+0x00002008)
#define HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_RMSK              0x0000000f
#define HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_SHFT                       0
#define HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_ADDR(x), HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_RMSK)
#define HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_ADDR(x), val)
#define HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_ADDR(x), mask, val, HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_BWMON_0_ZONE3_THRESHOLD_CROSSED_BMSK 0x00000008
#define HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_BWMON_0_ZONE3_THRESHOLD_CROSSED_SHFT        0x3

#define HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_BWMON_0_ZONE2_THRESHOLD_CROSSED_BMSK 0x00000004
#define HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_BWMON_0_ZONE2_THRESHOLD_CROSSED_SHFT        0x2

#define HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_BWMON_0_ZONE1_THRESHOLD_CROSSED_BMSK 0x00000002
#define HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_BWMON_0_ZONE1_THRESHOLD_CROSSED_SHFT        0x1

#define HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_BWMON_0_ZONE0_THRESHOLD_CROSSED_BMSK 0x00000001
#define HWIO_LLCC_BEAC_INTERRUPT_0_CLEAR_BWMON_0_ZONE0_THRESHOLD_CROSSED_SHFT        0x0

//// Register LLCC_BEAC_INTERRUPT_0_ENABLE ////

#define HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_ADDR(x)          (x+0x0000200c)
#define HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_PHYS(x)          (x+0x0000200c)
#define HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_RMSK             0x0000000f
#define HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_SHFT                      0
#define HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_ADDR(x), HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_RMSK)
#define HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_ADDR(x), val)
#define HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_ADDR(x), mask, val, HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_BWMON_0_ZONE3_THRESHOLD_CROSSED_BMSK 0x00000008
#define HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_BWMON_0_ZONE3_THRESHOLD_CROSSED_SHFT        0x3

#define HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_BWMON_0_ZONE2_THRESHOLD_CROSSED_BMSK 0x00000004
#define HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_BWMON_0_ZONE2_THRESHOLD_CROSSED_SHFT        0x2

#define HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_BWMON_0_ZONE1_THRESHOLD_CROSSED_BMSK 0x00000002
#define HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_BWMON_0_ZONE1_THRESHOLD_CROSSED_SHFT        0x1

#define HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_BWMON_0_ZONE0_THRESHOLD_CROSSED_BMSK 0x00000001
#define HWIO_LLCC_BEAC_INTERRUPT_0_ENABLE_BWMON_0_ZONE0_THRESHOLD_CROSSED_SHFT        0x0

//// Register LLCC_BEAC_BWMON_0_ENABLE ////

#define HWIO_LLCC_BEAC_BWMON_0_ENABLE_ADDR(x)              (x+0x00002010)
#define HWIO_LLCC_BEAC_BWMON_0_ENABLE_PHYS(x)              (x+0x00002010)
#define HWIO_LLCC_BEAC_BWMON_0_ENABLE_RMSK                 0x80000101
#define HWIO_LLCC_BEAC_BWMON_0_ENABLE_SHFT                          0
#define HWIO_LLCC_BEAC_BWMON_0_ENABLE_IN(x)                \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_ENABLE_ADDR(x), HWIO_LLCC_BEAC_BWMON_0_ENABLE_RMSK)
#define HWIO_LLCC_BEAC_BWMON_0_ENABLE_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_ENABLE_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_0_ENABLE_OUT(x, val)          \
	out_dword( HWIO_LLCC_BEAC_BWMON_0_ENABLE_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_0_ENABLE_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_0_ENABLE_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_0_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_0_ENABLE_EARLY_INTR_EN_BMSK   0x80000000
#define HWIO_LLCC_BEAC_BWMON_0_ENABLE_EARLY_INTR_EN_SHFT         0x1f

#define HWIO_LLCC_BEAC_BWMON_0_ENABLE_GEN_REF_QACTIVE_BMSK 0x00000100
#define HWIO_LLCC_BEAC_BWMON_0_ENABLE_GEN_REF_QACTIVE_SHFT        0x8

#define HWIO_LLCC_BEAC_BWMON_0_ENABLE_ENABLE_BMSK          0x00000001
#define HWIO_LLCC_BEAC_BWMON_0_ENABLE_ENABLE_SHFT                 0x0

//// Register LLCC_BEAC_BWMON_0_CLEAR ////

#define HWIO_LLCC_BEAC_BWMON_0_CLEAR_ADDR(x)               (x+0x00002014)
#define HWIO_LLCC_BEAC_BWMON_0_CLEAR_PHYS(x)               (x+0x00002014)
#define HWIO_LLCC_BEAC_BWMON_0_CLEAR_RMSK                  0x00000003
#define HWIO_LLCC_BEAC_BWMON_0_CLEAR_SHFT                           0
#define HWIO_LLCC_BEAC_BWMON_0_CLEAR_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_CLEAR_ADDR(x), HWIO_LLCC_BEAC_BWMON_0_CLEAR_RMSK)
#define HWIO_LLCC_BEAC_BWMON_0_CLEAR_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_CLEAR_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_0_CLEAR_OUT(x, val)           \
	out_dword( HWIO_LLCC_BEAC_BWMON_0_CLEAR_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_0_CLEAR_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_0_CLEAR_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_0_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_0_CLEAR_CLEAR_ALL_BMSK        0x00000002
#define HWIO_LLCC_BEAC_BWMON_0_CLEAR_CLEAR_ALL_SHFT               0x1

#define HWIO_LLCC_BEAC_BWMON_0_CLEAR_CLEAR_BMSK            0x00000001
#define HWIO_LLCC_BEAC_BWMON_0_CLEAR_CLEAR_SHFT                   0x0

//// Register LLCC_BEAC_BWMON_0_MID_MASK ////

#define HWIO_LLCC_BEAC_BWMON_0_MID_MASK_ADDR(x)            (x+0x00002018)
#define HWIO_LLCC_BEAC_BWMON_0_MID_MASK_PHYS(x)            (x+0x00002018)
#define HWIO_LLCC_BEAC_BWMON_0_MID_MASK_RMSK               0x0000ffff
#define HWIO_LLCC_BEAC_BWMON_0_MID_MASK_SHFT                        0
#define HWIO_LLCC_BEAC_BWMON_0_MID_MASK_IN(x)              \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_MID_MASK_ADDR(x), HWIO_LLCC_BEAC_BWMON_0_MID_MASK_RMSK)
#define HWIO_LLCC_BEAC_BWMON_0_MID_MASK_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_MID_MASK_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_0_MID_MASK_OUT(x, val)        \
	out_dword( HWIO_LLCC_BEAC_BWMON_0_MID_MASK_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_0_MID_MASK_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_0_MID_MASK_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_0_MID_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_0_MID_MASK_MASK_BMSK          0x0000ffff
#define HWIO_LLCC_BEAC_BWMON_0_MID_MASK_MASK_SHFT                 0x0

//// Register LLCC_BEAC_BWMON_0_MID_MATCH ////

#define HWIO_LLCC_BEAC_BWMON_0_MID_MATCH_ADDR(x)           (x+0x0000201c)
#define HWIO_LLCC_BEAC_BWMON_0_MID_MATCH_PHYS(x)           (x+0x0000201c)
#define HWIO_LLCC_BEAC_BWMON_0_MID_MATCH_RMSK              0x0000ffff
#define HWIO_LLCC_BEAC_BWMON_0_MID_MATCH_SHFT                       0
#define HWIO_LLCC_BEAC_BWMON_0_MID_MATCH_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_MID_MATCH_ADDR(x), HWIO_LLCC_BEAC_BWMON_0_MID_MATCH_RMSK)
#define HWIO_LLCC_BEAC_BWMON_0_MID_MATCH_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_MID_MATCH_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_0_MID_MATCH_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_BWMON_0_MID_MATCH_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_0_MID_MATCH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_0_MID_MATCH_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_0_MID_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_0_MID_MATCH_MATCH_BMSK        0x0000ffff
#define HWIO_LLCC_BEAC_BWMON_0_MID_MATCH_MATCH_SHFT               0x0

//// Register LLCC_BEAC_BWMON_0_SAMPLING_WINDOW ////

#define HWIO_LLCC_BEAC_BWMON_0_SAMPLING_WINDOW_ADDR(x)     (x+0x00002020)
#define HWIO_LLCC_BEAC_BWMON_0_SAMPLING_WINDOW_PHYS(x)     (x+0x00002020)
#define HWIO_LLCC_BEAC_BWMON_0_SAMPLING_WINDOW_RMSK        0x000fffff
#define HWIO_LLCC_BEAC_BWMON_0_SAMPLING_WINDOW_SHFT                 0
#define HWIO_LLCC_BEAC_BWMON_0_SAMPLING_WINDOW_IN(x)       \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_SAMPLING_WINDOW_ADDR(x), HWIO_LLCC_BEAC_BWMON_0_SAMPLING_WINDOW_RMSK)
#define HWIO_LLCC_BEAC_BWMON_0_SAMPLING_WINDOW_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_SAMPLING_WINDOW_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_0_SAMPLING_WINDOW_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_BWMON_0_SAMPLING_WINDOW_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_0_SAMPLING_WINDOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_0_SAMPLING_WINDOW_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_0_SAMPLING_WINDOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_0_SAMPLING_WINDOW_WINDOW_BMSK 0x000fffff
#define HWIO_LLCC_BEAC_BWMON_0_SAMPLING_WINDOW_WINDOW_SHFT        0x0

//// Register LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_HIGH ////

#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_HIGH_ADDR(x) (x+0x00002024)
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_HIGH_PHYS(x) (x+0x00002024)
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_HIGH_RMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_HIGH_SHFT          0
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_HIGH_IN(x) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_HIGH_ADDR(x), HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_HIGH_RMSK)
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_HIGH_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_HIGH_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_HIGH_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_HIGH_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_HIGH_HIGH_BMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_HIGH_HIGH_SHFT        0x0

//// Register LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_MED ////

#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_MED_ADDR(x) (x+0x00002028)
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_MED_PHYS(x) (x+0x00002028)
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_MED_RMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_MED_SHFT          0
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_MED_IN(x) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_MED_ADDR(x), HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_MED_RMSK)
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_MED_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_MED_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_MED_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_MED_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_MED_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_MED_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_MED_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_MED_MED_BMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_MED_MED_SHFT        0x0

//// Register LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_LOW ////

#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_LOW_ADDR(x) (x+0x0000202c)
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_LOW_PHYS(x) (x+0x0000202c)
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_LOW_RMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_LOW_SHFT          0
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_LOW_IN(x) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_LOW_ADDR(x), HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_LOW_RMSK)
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_LOW_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_LOW_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_LOW_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_LOW_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_LOW_LOW_BMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_CNT_THRESHOLD_LOW_LOW_SHFT        0x0

//// Register LLCC_BEAC_BWMON_0_ZONE_ACTIONS ////

#define HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_ADDR(x)        (x+0x00002030)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_PHYS(x)        (x+0x00002030)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_RMSK           0xffffffff
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_SHFT                    0
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_IN(x)          \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_ADDR(x), HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_RMSK)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_INM(x, mask)   \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_OUT(x, val)    \
	out_dword( HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_ZONE3_BMSK     0xff000000
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_ZONE3_SHFT           0x18

#define HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_ZONE2_BMSK     0x00ff0000
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_ZONE2_SHFT           0x10

#define HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_ZONE1_BMSK     0x0000ff00
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_ZONE1_SHFT            0x8

#define HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_ZONE0_BMSK     0x000000ff
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_ACTIONS_ZONE0_SHFT            0x0

//// Register LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD ////

#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_ADDR(x) (x+0x00002034)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_PHYS(x) (x+0x00002034)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_RMSK   0xffffffff
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_SHFT            0
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_IN(x)  \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_ADDR(x), HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_RMSK)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_ZONE3_BMSK 0xff000000
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_ZONE3_SHFT       0x18

#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_ZONE2_BMSK 0x00ff0000
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_ZONE2_SHFT       0x10

#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_ZONE1_BMSK 0x0000ff00
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_ZONE1_SHFT        0x8

#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_ZONE0_BMSK 0x000000ff
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_THRESHOLD_ZONE0_SHFT        0x0

//// Register LLCC_BEAC_BWMON_0_BYTE_COUNT ////

#define HWIO_LLCC_BEAC_BWMON_0_BYTE_COUNT_ADDR(x)          (x+0x00002038)
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_COUNT_PHYS(x)          (x+0x00002038)
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_COUNT_RMSK             0x30000fff
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_COUNT_SHFT                      0
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_COUNT_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_BYTE_COUNT_ADDR(x), HWIO_LLCC_BEAC_BWMON_0_BYTE_COUNT_RMSK)
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_COUNT_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_BYTE_COUNT_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_COUNT_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_BWMON_0_BYTE_COUNT_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_COUNT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_0_BYTE_COUNT_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_0_BYTE_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_0_BYTE_COUNT_CURRENT_ZONE_BMSK 0x30000000
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_COUNT_CURRENT_ZONE_SHFT       0x1c

#define HWIO_LLCC_BEAC_BWMON_0_BYTE_COUNT_CURRENT_BYTE_COUNT_BMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_0_BYTE_COUNT_CURRENT_BYTE_COUNT_SHFT        0x0

//// Register LLCC_BEAC_BWMON_0_WINDOW_TIMER ////

#define HWIO_LLCC_BEAC_BWMON_0_WINDOW_TIMER_ADDR(x)        (x+0x0000203c)
#define HWIO_LLCC_BEAC_BWMON_0_WINDOW_TIMER_PHYS(x)        (x+0x0000203c)
#define HWIO_LLCC_BEAC_BWMON_0_WINDOW_TIMER_RMSK           0x000fffff
#define HWIO_LLCC_BEAC_BWMON_0_WINDOW_TIMER_SHFT                    0
#define HWIO_LLCC_BEAC_BWMON_0_WINDOW_TIMER_IN(x)          \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_WINDOW_TIMER_ADDR(x), HWIO_LLCC_BEAC_BWMON_0_WINDOW_TIMER_RMSK)
#define HWIO_LLCC_BEAC_BWMON_0_WINDOW_TIMER_INM(x, mask)   \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_WINDOW_TIMER_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_0_WINDOW_TIMER_OUT(x, val)    \
	out_dword( HWIO_LLCC_BEAC_BWMON_0_WINDOW_TIMER_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_0_WINDOW_TIMER_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_0_WINDOW_TIMER_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_0_WINDOW_TIMER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_0_WINDOW_TIMER_CURRENT_WINDOW_TIMER_BMSK 0x000fffff
#define HWIO_LLCC_BEAC_BWMON_0_WINDOW_TIMER_CURRENT_WINDOW_TIMER_SHFT        0x0

//// Register LLCC_BEAC_BWMON_0_ZONE_COUNT ////

#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_ADDR(x)          (x+0x00002040)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_PHYS(x)          (x+0x00002040)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_RMSK             0xffffffff
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_SHFT                      0
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_ADDR(x), HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_RMSK)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_ZONE3_BMSK       0xff000000
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_ZONE3_SHFT             0x18

#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_ZONE2_BMSK       0x00ff0000
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_ZONE2_SHFT             0x10

#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_ZONE1_BMSK       0x0000ff00
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_ZONE1_SHFT              0x8

#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_ZONE0_BMSK       0x000000ff
#define HWIO_LLCC_BEAC_BWMON_0_ZONE_COUNT_ZONE0_SHFT              0x0

//// Register LLCC_BEAC_BWMON_0_ZONE0_MAX_BYTE_COUNT ////

#define HWIO_LLCC_BEAC_BWMON_0_ZONE0_MAX_BYTE_COUNT_ADDR(x) (x+0x00002044)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE0_MAX_BYTE_COUNT_PHYS(x) (x+0x00002044)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE0_MAX_BYTE_COUNT_RMSK   0x00000fff
#define HWIO_LLCC_BEAC_BWMON_0_ZONE0_MAX_BYTE_COUNT_SHFT            0
#define HWIO_LLCC_BEAC_BWMON_0_ZONE0_MAX_BYTE_COUNT_IN(x)  \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_ZONE0_MAX_BYTE_COUNT_ADDR(x), HWIO_LLCC_BEAC_BWMON_0_ZONE0_MAX_BYTE_COUNT_RMSK)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE0_MAX_BYTE_COUNT_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_ZONE0_MAX_BYTE_COUNT_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_0_ZONE0_MAX_BYTE_COUNT_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_BWMON_0_ZONE0_MAX_BYTE_COUNT_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE0_MAX_BYTE_COUNT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_0_ZONE0_MAX_BYTE_COUNT_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_0_ZONE0_MAX_BYTE_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_0_ZONE0_MAX_BYTE_COUNT_COUNT_BMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_0_ZONE0_MAX_BYTE_COUNT_COUNT_SHFT        0x0

//// Register LLCC_BEAC_BWMON_0_ZONE1_MAX_BYTE_COUNT ////

#define HWIO_LLCC_BEAC_BWMON_0_ZONE1_MAX_BYTE_COUNT_ADDR(x) (x+0x00002048)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE1_MAX_BYTE_COUNT_PHYS(x) (x+0x00002048)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE1_MAX_BYTE_COUNT_RMSK   0x00000fff
#define HWIO_LLCC_BEAC_BWMON_0_ZONE1_MAX_BYTE_COUNT_SHFT            0
#define HWIO_LLCC_BEAC_BWMON_0_ZONE1_MAX_BYTE_COUNT_IN(x)  \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_ZONE1_MAX_BYTE_COUNT_ADDR(x), HWIO_LLCC_BEAC_BWMON_0_ZONE1_MAX_BYTE_COUNT_RMSK)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE1_MAX_BYTE_COUNT_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_ZONE1_MAX_BYTE_COUNT_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_0_ZONE1_MAX_BYTE_COUNT_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_BWMON_0_ZONE1_MAX_BYTE_COUNT_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE1_MAX_BYTE_COUNT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_0_ZONE1_MAX_BYTE_COUNT_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_0_ZONE1_MAX_BYTE_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_0_ZONE1_MAX_BYTE_COUNT_COUNT_BMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_0_ZONE1_MAX_BYTE_COUNT_COUNT_SHFT        0x0

//// Register LLCC_BEAC_BWMON_0_ZONE2_MAX_BYTE_COUNT ////

#define HWIO_LLCC_BEAC_BWMON_0_ZONE2_MAX_BYTE_COUNT_ADDR(x) (x+0x0000204c)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE2_MAX_BYTE_COUNT_PHYS(x) (x+0x0000204c)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE2_MAX_BYTE_COUNT_RMSK   0x00000fff
#define HWIO_LLCC_BEAC_BWMON_0_ZONE2_MAX_BYTE_COUNT_SHFT            0
#define HWIO_LLCC_BEAC_BWMON_0_ZONE2_MAX_BYTE_COUNT_IN(x)  \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_ZONE2_MAX_BYTE_COUNT_ADDR(x), HWIO_LLCC_BEAC_BWMON_0_ZONE2_MAX_BYTE_COUNT_RMSK)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE2_MAX_BYTE_COUNT_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_ZONE2_MAX_BYTE_COUNT_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_0_ZONE2_MAX_BYTE_COUNT_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_BWMON_0_ZONE2_MAX_BYTE_COUNT_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE2_MAX_BYTE_COUNT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_0_ZONE2_MAX_BYTE_COUNT_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_0_ZONE2_MAX_BYTE_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_0_ZONE2_MAX_BYTE_COUNT_COUNT_BMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_0_ZONE2_MAX_BYTE_COUNT_COUNT_SHFT        0x0

//// Register LLCC_BEAC_BWMON_0_ZONE3_MAX_BYTE_COUNT ////

#define HWIO_LLCC_BEAC_BWMON_0_ZONE3_MAX_BYTE_COUNT_ADDR(x) (x+0x00002050)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE3_MAX_BYTE_COUNT_PHYS(x) (x+0x00002050)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE3_MAX_BYTE_COUNT_RMSK   0x00000fff
#define HWIO_LLCC_BEAC_BWMON_0_ZONE3_MAX_BYTE_COUNT_SHFT            0
#define HWIO_LLCC_BEAC_BWMON_0_ZONE3_MAX_BYTE_COUNT_IN(x)  \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_ZONE3_MAX_BYTE_COUNT_ADDR(x), HWIO_LLCC_BEAC_BWMON_0_ZONE3_MAX_BYTE_COUNT_RMSK)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE3_MAX_BYTE_COUNT_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_0_ZONE3_MAX_BYTE_COUNT_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_0_ZONE3_MAX_BYTE_COUNT_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_BWMON_0_ZONE3_MAX_BYTE_COUNT_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_0_ZONE3_MAX_BYTE_COUNT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_0_ZONE3_MAX_BYTE_COUNT_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_0_ZONE3_MAX_BYTE_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_0_ZONE3_MAX_BYTE_COUNT_COUNT_BMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_0_ZONE3_MAX_BYTE_COUNT_COUNT_SHFT        0x0

//// Register LLCC_BEAC_INTERRUPT_1_STATUS ////

#define HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_ADDR(x)          (x+0x00003000)
#define HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_PHYS(x)          (x+0x00003000)
#define HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_RMSK             0x0000000f
#define HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_SHFT                      0
#define HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_ADDR(x), HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_RMSK)
#define HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_ADDR(x), val)
#define HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_ADDR(x), mask, val, HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_BWMON_1_ZONE3_THRESHOLD_CROSSED_BMSK 0x00000008
#define HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_BWMON_1_ZONE3_THRESHOLD_CROSSED_SHFT        0x3

#define HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_BWMON_1_ZONE2_THRESHOLD_CROSSED_BMSK 0x00000004
#define HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_BWMON_1_ZONE2_THRESHOLD_CROSSED_SHFT        0x2

#define HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_BWMON_1_ZONE1_THRESHOLD_CROSSED_BMSK 0x00000002
#define HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_BWMON_1_ZONE1_THRESHOLD_CROSSED_SHFT        0x1

#define HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_BWMON_1_ZONE0_THRESHOLD_CROSSED_BMSK 0x00000001
#define HWIO_LLCC_BEAC_INTERRUPT_1_STATUS_BWMON_1_ZONE0_THRESHOLD_CROSSED_SHFT        0x0

//// Register LLCC_BEAC_INTERRUPT_1_CLEAR ////

#define HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_ADDR(x)           (x+0x00003008)
#define HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_PHYS(x)           (x+0x00003008)
#define HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_RMSK              0x0000000f
#define HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_SHFT                       0
#define HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_ADDR(x), HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_RMSK)
#define HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_ADDR(x), val)
#define HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_ADDR(x), mask, val, HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_BWMON_1_ZONE3_THRESHOLD_CROSSED_BMSK 0x00000008
#define HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_BWMON_1_ZONE3_THRESHOLD_CROSSED_SHFT        0x3

#define HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_BWMON_1_ZONE2_THRESHOLD_CROSSED_BMSK 0x00000004
#define HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_BWMON_1_ZONE2_THRESHOLD_CROSSED_SHFT        0x2

#define HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_BWMON_1_ZONE1_THRESHOLD_CROSSED_BMSK 0x00000002
#define HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_BWMON_1_ZONE1_THRESHOLD_CROSSED_SHFT        0x1

#define HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_BWMON_1_ZONE0_THRESHOLD_CROSSED_BMSK 0x00000001
#define HWIO_LLCC_BEAC_INTERRUPT_1_CLEAR_BWMON_1_ZONE0_THRESHOLD_CROSSED_SHFT        0x0

//// Register LLCC_BEAC_INTERRUPT_1_ENABLE ////

#define HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_ADDR(x)          (x+0x0000300c)
#define HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_PHYS(x)          (x+0x0000300c)
#define HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_RMSK             0x0000000f
#define HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_SHFT                      0
#define HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_ADDR(x), HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_RMSK)
#define HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_ADDR(x), val)
#define HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_ADDR(x), mask, val, HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_BWMON_1_ZONE3_THRESHOLD_CROSSED_BMSK 0x00000008
#define HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_BWMON_1_ZONE3_THRESHOLD_CROSSED_SHFT        0x3

#define HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_BWMON_1_ZONE2_THRESHOLD_CROSSED_BMSK 0x00000004
#define HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_BWMON_1_ZONE2_THRESHOLD_CROSSED_SHFT        0x2

#define HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_BWMON_1_ZONE1_THRESHOLD_CROSSED_BMSK 0x00000002
#define HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_BWMON_1_ZONE1_THRESHOLD_CROSSED_SHFT        0x1

#define HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_BWMON_1_ZONE0_THRESHOLD_CROSSED_BMSK 0x00000001
#define HWIO_LLCC_BEAC_INTERRUPT_1_ENABLE_BWMON_1_ZONE0_THRESHOLD_CROSSED_SHFT        0x0

//// Register LLCC_BEAC_BWMON_1_ENABLE ////

#define HWIO_LLCC_BEAC_BWMON_1_ENABLE_ADDR(x)              (x+0x00003010)
#define HWIO_LLCC_BEAC_BWMON_1_ENABLE_PHYS(x)              (x+0x00003010)
#define HWIO_LLCC_BEAC_BWMON_1_ENABLE_RMSK                 0x80000101
#define HWIO_LLCC_BEAC_BWMON_1_ENABLE_SHFT                          0
#define HWIO_LLCC_BEAC_BWMON_1_ENABLE_IN(x)                \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_ENABLE_ADDR(x), HWIO_LLCC_BEAC_BWMON_1_ENABLE_RMSK)
#define HWIO_LLCC_BEAC_BWMON_1_ENABLE_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_ENABLE_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_1_ENABLE_OUT(x, val)          \
	out_dword( HWIO_LLCC_BEAC_BWMON_1_ENABLE_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_1_ENABLE_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_1_ENABLE_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_1_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_1_ENABLE_EARLY_INTR_EN_BMSK   0x80000000
#define HWIO_LLCC_BEAC_BWMON_1_ENABLE_EARLY_INTR_EN_SHFT         0x1f

#define HWIO_LLCC_BEAC_BWMON_1_ENABLE_GEN_REF_QACTIVE_BMSK 0x00000100
#define HWIO_LLCC_BEAC_BWMON_1_ENABLE_GEN_REF_QACTIVE_SHFT        0x8

#define HWIO_LLCC_BEAC_BWMON_1_ENABLE_ENABLE_BMSK          0x00000001
#define HWIO_LLCC_BEAC_BWMON_1_ENABLE_ENABLE_SHFT                 0x0

//// Register LLCC_BEAC_BWMON_1_CLEAR ////

#define HWIO_LLCC_BEAC_BWMON_1_CLEAR_ADDR(x)               (x+0x00003014)
#define HWIO_LLCC_BEAC_BWMON_1_CLEAR_PHYS(x)               (x+0x00003014)
#define HWIO_LLCC_BEAC_BWMON_1_CLEAR_RMSK                  0x00000003
#define HWIO_LLCC_BEAC_BWMON_1_CLEAR_SHFT                           0
#define HWIO_LLCC_BEAC_BWMON_1_CLEAR_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_CLEAR_ADDR(x), HWIO_LLCC_BEAC_BWMON_1_CLEAR_RMSK)
#define HWIO_LLCC_BEAC_BWMON_1_CLEAR_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_CLEAR_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_1_CLEAR_OUT(x, val)           \
	out_dword( HWIO_LLCC_BEAC_BWMON_1_CLEAR_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_1_CLEAR_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_1_CLEAR_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_1_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_1_CLEAR_CLEAR_ALL_BMSK        0x00000002
#define HWIO_LLCC_BEAC_BWMON_1_CLEAR_CLEAR_ALL_SHFT               0x1

#define HWIO_LLCC_BEAC_BWMON_1_CLEAR_CLEAR_BMSK            0x00000001
#define HWIO_LLCC_BEAC_BWMON_1_CLEAR_CLEAR_SHFT                   0x0

//// Register LLCC_BEAC_BWMON_1_MID_MASK ////

#define HWIO_LLCC_BEAC_BWMON_1_MID_MASK_ADDR(x)            (x+0x00003018)
#define HWIO_LLCC_BEAC_BWMON_1_MID_MASK_PHYS(x)            (x+0x00003018)
#define HWIO_LLCC_BEAC_BWMON_1_MID_MASK_RMSK               0x0000ffff
#define HWIO_LLCC_BEAC_BWMON_1_MID_MASK_SHFT                        0
#define HWIO_LLCC_BEAC_BWMON_1_MID_MASK_IN(x)              \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_MID_MASK_ADDR(x), HWIO_LLCC_BEAC_BWMON_1_MID_MASK_RMSK)
#define HWIO_LLCC_BEAC_BWMON_1_MID_MASK_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_MID_MASK_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_1_MID_MASK_OUT(x, val)        \
	out_dword( HWIO_LLCC_BEAC_BWMON_1_MID_MASK_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_1_MID_MASK_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_1_MID_MASK_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_1_MID_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_1_MID_MASK_MASK_BMSK          0x0000ffff
#define HWIO_LLCC_BEAC_BWMON_1_MID_MASK_MASK_SHFT                 0x0

//// Register LLCC_BEAC_BWMON_1_MID_MATCH ////

#define HWIO_LLCC_BEAC_BWMON_1_MID_MATCH_ADDR(x)           (x+0x0000301c)
#define HWIO_LLCC_BEAC_BWMON_1_MID_MATCH_PHYS(x)           (x+0x0000301c)
#define HWIO_LLCC_BEAC_BWMON_1_MID_MATCH_RMSK              0x0000ffff
#define HWIO_LLCC_BEAC_BWMON_1_MID_MATCH_SHFT                       0
#define HWIO_LLCC_BEAC_BWMON_1_MID_MATCH_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_MID_MATCH_ADDR(x), HWIO_LLCC_BEAC_BWMON_1_MID_MATCH_RMSK)
#define HWIO_LLCC_BEAC_BWMON_1_MID_MATCH_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_MID_MATCH_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_1_MID_MATCH_OUT(x, val)       \
	out_dword( HWIO_LLCC_BEAC_BWMON_1_MID_MATCH_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_1_MID_MATCH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_1_MID_MATCH_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_1_MID_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_1_MID_MATCH_MATCH_BMSK        0x0000ffff
#define HWIO_LLCC_BEAC_BWMON_1_MID_MATCH_MATCH_SHFT               0x0

//// Register LLCC_BEAC_BWMON_1_SAMPLING_WINDOW ////

#define HWIO_LLCC_BEAC_BWMON_1_SAMPLING_WINDOW_ADDR(x)     (x+0x00003020)
#define HWIO_LLCC_BEAC_BWMON_1_SAMPLING_WINDOW_PHYS(x)     (x+0x00003020)
#define HWIO_LLCC_BEAC_BWMON_1_SAMPLING_WINDOW_RMSK        0x000fffff
#define HWIO_LLCC_BEAC_BWMON_1_SAMPLING_WINDOW_SHFT                 0
#define HWIO_LLCC_BEAC_BWMON_1_SAMPLING_WINDOW_IN(x)       \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_SAMPLING_WINDOW_ADDR(x), HWIO_LLCC_BEAC_BWMON_1_SAMPLING_WINDOW_RMSK)
#define HWIO_LLCC_BEAC_BWMON_1_SAMPLING_WINDOW_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_SAMPLING_WINDOW_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_1_SAMPLING_WINDOW_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_BWMON_1_SAMPLING_WINDOW_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_1_SAMPLING_WINDOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_1_SAMPLING_WINDOW_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_1_SAMPLING_WINDOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_1_SAMPLING_WINDOW_WINDOW_BMSK 0x000fffff
#define HWIO_LLCC_BEAC_BWMON_1_SAMPLING_WINDOW_WINDOW_SHFT        0x0

//// Register LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_HIGH ////

#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_HIGH_ADDR(x) (x+0x00003024)
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_HIGH_PHYS(x) (x+0x00003024)
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_HIGH_RMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_HIGH_SHFT          0
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_HIGH_IN(x) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_HIGH_ADDR(x), HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_HIGH_RMSK)
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_HIGH_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_HIGH_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_HIGH_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_HIGH_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_HIGH_HIGH_BMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_HIGH_HIGH_SHFT        0x0

//// Register LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_MED ////

#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_MED_ADDR(x) (x+0x00003028)
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_MED_PHYS(x) (x+0x00003028)
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_MED_RMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_MED_SHFT          0
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_MED_IN(x) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_MED_ADDR(x), HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_MED_RMSK)
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_MED_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_MED_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_MED_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_MED_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_MED_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_MED_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_MED_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_MED_MED_BMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_MED_MED_SHFT        0x0

//// Register LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_LOW ////

#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_LOW_ADDR(x) (x+0x0000302c)
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_LOW_PHYS(x) (x+0x0000302c)
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_LOW_RMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_LOW_SHFT          0
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_LOW_IN(x) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_LOW_ADDR(x), HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_LOW_RMSK)
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_LOW_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_LOW_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_LOW_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_LOW_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_LOW_LOW_BMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_CNT_THRESHOLD_LOW_LOW_SHFT        0x0

//// Register LLCC_BEAC_BWMON_1_ZONE_ACTIONS ////

#define HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_ADDR(x)        (x+0x00003030)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_PHYS(x)        (x+0x00003030)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_RMSK           0xffffffff
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_SHFT                    0
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_IN(x)          \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_ADDR(x), HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_RMSK)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_INM(x, mask)   \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_OUT(x, val)    \
	out_dword( HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_ZONE3_BMSK     0xff000000
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_ZONE3_SHFT           0x18

#define HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_ZONE2_BMSK     0x00ff0000
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_ZONE2_SHFT           0x10

#define HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_ZONE1_BMSK     0x0000ff00
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_ZONE1_SHFT            0x8

#define HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_ZONE0_BMSK     0x000000ff
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_ACTIONS_ZONE0_SHFT            0x0

//// Register LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD ////

#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_ADDR(x) (x+0x00003034)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_PHYS(x) (x+0x00003034)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_RMSK   0xffffffff
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_SHFT            0
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_IN(x)  \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_ADDR(x), HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_RMSK)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_ZONE3_BMSK 0xff000000
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_ZONE3_SHFT       0x18

#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_ZONE2_BMSK 0x00ff0000
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_ZONE2_SHFT       0x10

#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_ZONE1_BMSK 0x0000ff00
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_ZONE1_SHFT        0x8

#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_ZONE0_BMSK 0x000000ff
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_THRESHOLD_ZONE0_SHFT        0x0

//// Register LLCC_BEAC_BWMON_1_BYTE_COUNT ////

#define HWIO_LLCC_BEAC_BWMON_1_BYTE_COUNT_ADDR(x)          (x+0x00003038)
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_COUNT_PHYS(x)          (x+0x00003038)
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_COUNT_RMSK             0x30000fff
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_COUNT_SHFT                      0
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_COUNT_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_BYTE_COUNT_ADDR(x), HWIO_LLCC_BEAC_BWMON_1_BYTE_COUNT_RMSK)
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_COUNT_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_BYTE_COUNT_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_COUNT_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_BWMON_1_BYTE_COUNT_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_COUNT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_1_BYTE_COUNT_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_1_BYTE_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_1_BYTE_COUNT_CURRENT_ZONE_BMSK 0x30000000
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_COUNT_CURRENT_ZONE_SHFT       0x1c

#define HWIO_LLCC_BEAC_BWMON_1_BYTE_COUNT_CURRENT_BYTE_COUNT_BMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_1_BYTE_COUNT_CURRENT_BYTE_COUNT_SHFT        0x0

//// Register LLCC_BEAC_BWMON_1_WINDOW_TIMER ////

#define HWIO_LLCC_BEAC_BWMON_1_WINDOW_TIMER_ADDR(x)        (x+0x0000303c)
#define HWIO_LLCC_BEAC_BWMON_1_WINDOW_TIMER_PHYS(x)        (x+0x0000303c)
#define HWIO_LLCC_BEAC_BWMON_1_WINDOW_TIMER_RMSK           0x000fffff
#define HWIO_LLCC_BEAC_BWMON_1_WINDOW_TIMER_SHFT                    0
#define HWIO_LLCC_BEAC_BWMON_1_WINDOW_TIMER_IN(x)          \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_WINDOW_TIMER_ADDR(x), HWIO_LLCC_BEAC_BWMON_1_WINDOW_TIMER_RMSK)
#define HWIO_LLCC_BEAC_BWMON_1_WINDOW_TIMER_INM(x, mask)   \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_WINDOW_TIMER_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_1_WINDOW_TIMER_OUT(x, val)    \
	out_dword( HWIO_LLCC_BEAC_BWMON_1_WINDOW_TIMER_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_1_WINDOW_TIMER_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_1_WINDOW_TIMER_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_1_WINDOW_TIMER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_1_WINDOW_TIMER_CURRENT_WINDOW_TIMER_BMSK 0x000fffff
#define HWIO_LLCC_BEAC_BWMON_1_WINDOW_TIMER_CURRENT_WINDOW_TIMER_SHFT        0x0

//// Register LLCC_BEAC_BWMON_1_ZONE_COUNT ////

#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_ADDR(x)          (x+0x00003040)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_PHYS(x)          (x+0x00003040)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_RMSK             0xffffffff
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_SHFT                      0
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_ADDR(x), HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_RMSK)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_OUT(x, val)      \
	out_dword( HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_ZONE3_BMSK       0xff000000
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_ZONE3_SHFT             0x18

#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_ZONE2_BMSK       0x00ff0000
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_ZONE2_SHFT             0x10

#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_ZONE1_BMSK       0x0000ff00
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_ZONE1_SHFT              0x8

#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_ZONE0_BMSK       0x000000ff
#define HWIO_LLCC_BEAC_BWMON_1_ZONE_COUNT_ZONE0_SHFT              0x0

//// Register LLCC_BEAC_BWMON_1_ZONE0_MAX_BYTE_COUNT ////

#define HWIO_LLCC_BEAC_BWMON_1_ZONE0_MAX_BYTE_COUNT_ADDR(x) (x+0x00003044)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE0_MAX_BYTE_COUNT_PHYS(x) (x+0x00003044)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE0_MAX_BYTE_COUNT_RMSK   0x00000fff
#define HWIO_LLCC_BEAC_BWMON_1_ZONE0_MAX_BYTE_COUNT_SHFT            0
#define HWIO_LLCC_BEAC_BWMON_1_ZONE0_MAX_BYTE_COUNT_IN(x)  \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_ZONE0_MAX_BYTE_COUNT_ADDR(x), HWIO_LLCC_BEAC_BWMON_1_ZONE0_MAX_BYTE_COUNT_RMSK)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE0_MAX_BYTE_COUNT_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_ZONE0_MAX_BYTE_COUNT_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_1_ZONE0_MAX_BYTE_COUNT_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_BWMON_1_ZONE0_MAX_BYTE_COUNT_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE0_MAX_BYTE_COUNT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_1_ZONE0_MAX_BYTE_COUNT_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_1_ZONE0_MAX_BYTE_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_1_ZONE0_MAX_BYTE_COUNT_COUNT_BMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_1_ZONE0_MAX_BYTE_COUNT_COUNT_SHFT        0x0

//// Register LLCC_BEAC_BWMON_1_ZONE1_MAX_BYTE_COUNT ////

#define HWIO_LLCC_BEAC_BWMON_1_ZONE1_MAX_BYTE_COUNT_ADDR(x) (x+0x00003048)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE1_MAX_BYTE_COUNT_PHYS(x) (x+0x00003048)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE1_MAX_BYTE_COUNT_RMSK   0x00000fff
#define HWIO_LLCC_BEAC_BWMON_1_ZONE1_MAX_BYTE_COUNT_SHFT            0
#define HWIO_LLCC_BEAC_BWMON_1_ZONE1_MAX_BYTE_COUNT_IN(x)  \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_ZONE1_MAX_BYTE_COUNT_ADDR(x), HWIO_LLCC_BEAC_BWMON_1_ZONE1_MAX_BYTE_COUNT_RMSK)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE1_MAX_BYTE_COUNT_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_ZONE1_MAX_BYTE_COUNT_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_1_ZONE1_MAX_BYTE_COUNT_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_BWMON_1_ZONE1_MAX_BYTE_COUNT_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE1_MAX_BYTE_COUNT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_1_ZONE1_MAX_BYTE_COUNT_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_1_ZONE1_MAX_BYTE_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_1_ZONE1_MAX_BYTE_COUNT_COUNT_BMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_1_ZONE1_MAX_BYTE_COUNT_COUNT_SHFT        0x0

//// Register LLCC_BEAC_BWMON_1_ZONE2_MAX_BYTE_COUNT ////

#define HWIO_LLCC_BEAC_BWMON_1_ZONE2_MAX_BYTE_COUNT_ADDR(x) (x+0x0000304c)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE2_MAX_BYTE_COUNT_PHYS(x) (x+0x0000304c)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE2_MAX_BYTE_COUNT_RMSK   0x00000fff
#define HWIO_LLCC_BEAC_BWMON_1_ZONE2_MAX_BYTE_COUNT_SHFT            0
#define HWIO_LLCC_BEAC_BWMON_1_ZONE2_MAX_BYTE_COUNT_IN(x)  \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_ZONE2_MAX_BYTE_COUNT_ADDR(x), HWIO_LLCC_BEAC_BWMON_1_ZONE2_MAX_BYTE_COUNT_RMSK)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE2_MAX_BYTE_COUNT_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_ZONE2_MAX_BYTE_COUNT_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_1_ZONE2_MAX_BYTE_COUNT_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_BWMON_1_ZONE2_MAX_BYTE_COUNT_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE2_MAX_BYTE_COUNT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_1_ZONE2_MAX_BYTE_COUNT_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_1_ZONE2_MAX_BYTE_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_1_ZONE2_MAX_BYTE_COUNT_COUNT_BMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_1_ZONE2_MAX_BYTE_COUNT_COUNT_SHFT        0x0

//// Register LLCC_BEAC_BWMON_1_ZONE3_MAX_BYTE_COUNT ////

#define HWIO_LLCC_BEAC_BWMON_1_ZONE3_MAX_BYTE_COUNT_ADDR(x) (x+0x00003050)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE3_MAX_BYTE_COUNT_PHYS(x) (x+0x00003050)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE3_MAX_BYTE_COUNT_RMSK   0x00000fff
#define HWIO_LLCC_BEAC_BWMON_1_ZONE3_MAX_BYTE_COUNT_SHFT            0
#define HWIO_LLCC_BEAC_BWMON_1_ZONE3_MAX_BYTE_COUNT_IN(x)  \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_ZONE3_MAX_BYTE_COUNT_ADDR(x), HWIO_LLCC_BEAC_BWMON_1_ZONE3_MAX_BYTE_COUNT_RMSK)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE3_MAX_BYTE_COUNT_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_BEAC_BWMON_1_ZONE3_MAX_BYTE_COUNT_ADDR(x), mask) 
#define HWIO_LLCC_BEAC_BWMON_1_ZONE3_MAX_BYTE_COUNT_OUT(x, val) \
	out_dword( HWIO_LLCC_BEAC_BWMON_1_ZONE3_MAX_BYTE_COUNT_ADDR(x), val)
#define HWIO_LLCC_BEAC_BWMON_1_ZONE3_MAX_BYTE_COUNT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BEAC_BWMON_1_ZONE3_MAX_BYTE_COUNT_ADDR(x), mask, val, HWIO_LLCC_BEAC_BWMON_1_ZONE3_MAX_BYTE_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BEAC_BWMON_1_ZONE3_MAX_BYTE_COUNT_COUNT_BMSK 0x00000fff
#define HWIO_LLCC_BEAC_BWMON_1_ZONE3_MAX_BYTE_COUNT_COUNT_SHFT        0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block LLCC_BERC
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register LLCC_BERC_CH0_CLK_CTRL ////

#define HWIO_LLCC_BERC_CH0_CLK_CTRL_ADDR(x)                (x+0x00000000)
#define HWIO_LLCC_BERC_CH0_CLK_CTRL_PHYS(x)                (x+0x00000000)
#define HWIO_LLCC_BERC_CH0_CLK_CTRL_RMSK                   0x000007ff
#define HWIO_LLCC_BERC_CH0_CLK_CTRL_SHFT                            0
#define HWIO_LLCC_BERC_CH0_CLK_CTRL_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_BERC_CH0_CLK_CTRL_ADDR(x), HWIO_LLCC_BERC_CH0_CLK_CTRL_RMSK)
#define HWIO_LLCC_BERC_CH0_CLK_CTRL_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_BERC_CH0_CLK_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_BERC_CH0_CLK_CTRL_OUT(x, val)            \
	out_dword( HWIO_LLCC_BERC_CH0_CLK_CTRL_ADDR(x), val)
#define HWIO_LLCC_BERC_CH0_CLK_CTRL_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_CH0_CLK_CTRL_ADDR(x), mask, val, HWIO_LLCC_BERC_CH0_CLK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_CH0_CLK_CTRL_PROF_CLK_EN_BMSK       0x00000400
#define HWIO_LLCC_BERC_CH0_CLK_CTRL_PROF_CLK_EN_SHFT              0xa

#define HWIO_LLCC_BERC_CH0_CLK_CTRL_CTRLBUF_CLK_EN_BMSK    0x00000200
#define HWIO_LLCC_BERC_CH0_CLK_CTRL_CTRLBUF_CLK_EN_SHFT           0x9

#define HWIO_LLCC_BERC_CH0_CLK_CTRL_BUF_CLK_EN_BMSK        0x00000100
#define HWIO_LLCC_BERC_CH0_CLK_CTRL_BUF_CLK_EN_SHFT               0x8

#define HWIO_LLCC_BERC_CH0_CLK_CTRL_PCT_CLK_EN_BMSK        0x00000080
#define HWIO_LLCC_BERC_CH0_CLK_CTRL_PCT_CLK_EN_SHFT               0x7

#define HWIO_LLCC_BERC_CH0_CLK_CTRL_DPG_CLK_EN_BMSK        0x00000040
#define HWIO_LLCC_BERC_CH0_CLK_CTRL_DPG_CLK_EN_SHFT               0x6

#define HWIO_LLCC_BERC_CH0_CLK_CTRL_RD_DATA_FIFO_CLK_EN_BMSK 0x00000020
#define HWIO_LLCC_BERC_CH0_CLK_CTRL_RD_DATA_FIFO_CLK_EN_SHFT        0x5

#define HWIO_LLCC_BERC_CH0_CLK_CTRL_RD_CTRL_FIFO_CLK_EN_BMSK 0x00000010
#define HWIO_LLCC_BERC_CH0_CLK_CTRL_RD_CTRL_FIFO_CLK_EN_SHFT        0x4

#define HWIO_LLCC_BERC_CH0_CLK_CTRL_LFILL_ARB_CLK_EN_BMSK  0x00000008
#define HWIO_LLCC_BERC_CH0_CLK_CTRL_LFILL_ARB_CLK_EN_SHFT         0x3

#define HWIO_LLCC_BERC_CH0_CLK_CTRL_LFILL_DBUF_FIFO_CLK_EN_BMSK 0x00000004
#define HWIO_LLCC_BERC_CH0_CLK_CTRL_LFILL_DBUF_FIFO_CLK_EN_SHFT        0x2

#define HWIO_LLCC_BERC_CH0_CLK_CTRL_RCH_FIFO_CLK_EN_BMSK   0x00000002
#define HWIO_LLCC_BERC_CH0_CLK_CTRL_RCH_FIFO_CLK_EN_SHFT          0x1

#define HWIO_LLCC_BERC_CH0_CLK_CTRL_LCH_FIFO_CLK_EN_BMSK   0x00000001
#define HWIO_LLCC_BERC_CH0_CLK_CTRL_LCH_FIFO_CLK_EN_SHFT          0x0

//// Register LLCC_BERC_STATUS ////

#define HWIO_LLCC_BERC_STATUS_ADDR(x)                      (x+0x00000004)
#define HWIO_LLCC_BERC_STATUS_PHYS(x)                      (x+0x00000004)
#define HWIO_LLCC_BERC_STATUS_RMSK                         0x00030003
#define HWIO_LLCC_BERC_STATUS_SHFT                                  0
#define HWIO_LLCC_BERC_STATUS_IN(x)                        \
	in_dword_masked ( HWIO_LLCC_BERC_STATUS_ADDR(x), HWIO_LLCC_BERC_STATUS_RMSK)
#define HWIO_LLCC_BERC_STATUS_INM(x, mask)                 \
	in_dword_masked ( HWIO_LLCC_BERC_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_BERC_STATUS_OUT(x, val)                  \
	out_dword( HWIO_LLCC_BERC_STATUS_ADDR(x), val)
#define HWIO_LLCC_BERC_STATUS_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_STATUS_ADDR(x), mask, val, HWIO_LLCC_BERC_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_STATUS_CH1_MID_MISMATCH_BMSK        0x00020000
#define HWIO_LLCC_BERC_STATUS_CH1_MID_MISMATCH_SHFT              0x11

#define HWIO_LLCC_BERC_STATUS_LCH1_FIFO_OVERFLOW_BMSK      0x00010000
#define HWIO_LLCC_BERC_STATUS_LCH1_FIFO_OVERFLOW_SHFT            0x10

#define HWIO_LLCC_BERC_STATUS_CH0_MID_MISMATCH_BMSK        0x00000002
#define HWIO_LLCC_BERC_STATUS_CH0_MID_MISMATCH_SHFT               0x1

#define HWIO_LLCC_BERC_STATUS_LCH0_FIFO_OVERFLOW_BMSK      0x00000001
#define HWIO_LLCC_BERC_STATUS_LCH0_FIFO_OVERFLOW_SHFT             0x0

//// Register LLCC_BERC_CH0_CMD_FIFO_STATUS ////

#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_ADDR(x)         (x+0x00000010)
#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_PHYS(x)         (x+0x00000010)
#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_RMSK            0x0f110f11
#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_SHFT                     0
#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_IN(x)           \
	in_dword_masked ( HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_ADDR(x), HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_RMSK)
#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_INM(x, mask)    \
	in_dword_masked ( HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_OUT(x, val)     \
	out_dword( HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_ADDR(x), val)
#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_ADDR(x), mask, val, HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_RCH_FIFO_DEPTH_BMSK 0x0f000000
#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_RCH_FIFO_DEPTH_SHFT       0x18

#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_RCH_FIFO_FULL_BMSK 0x00100000
#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_RCH_FIFO_FULL_SHFT       0x14

#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_RCH_FIFO_EMPTY_BMSK 0x00010000
#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_RCH_FIFO_EMPTY_SHFT       0x10

#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_LCH_FIFO_DEPTH_BMSK 0x00000f00
#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_LCH_FIFO_DEPTH_SHFT        0x8

#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_LCH_FIFO_FULL_BMSK 0x00000010
#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_LCH_FIFO_FULL_SHFT        0x4

#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_LCH_FIFO_EMPTY_BMSK 0x00000001
#define HWIO_LLCC_BERC_CH0_CMD_FIFO_STATUS_LCH_FIFO_EMPTY_SHFT        0x0

//// Register LLCC_BERC_CH0_RD_FIFO_STATUS ////

#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_ADDR(x)          (x+0x00000014)
#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_PHYS(x)          (x+0x00000014)
#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_RMSK             0x1f110311
#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_SHFT                      0
#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_ADDR(x), HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_RMSK)
#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_OUT(x, val)      \
	out_dword( HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_ADDR(x), val)
#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_ADDR(x), mask, val, HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_DATA_FIFO_DEPTH_BMSK 0x1f000000
#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_DATA_FIFO_DEPTH_SHFT       0x18

#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_DATA_FIFO_FULL_BMSK 0x00100000
#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_DATA_FIFO_FULL_SHFT       0x14

#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_DATA_FIFO_EMPTY_BMSK 0x00010000
#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_DATA_FIFO_EMPTY_SHFT       0x10

#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_CTRL_FIFO_DEPTH_BMSK 0x00000300
#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_CTRL_FIFO_DEPTH_SHFT        0x8

#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_CTRL_FIFO_FULL_BMSK 0x00000010
#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_CTRL_FIFO_FULL_SHFT        0x4

#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_CTRL_FIFO_EMPTY_BMSK 0x00000001
#define HWIO_LLCC_BERC_CH0_RD_FIFO_STATUS_CTRL_FIFO_EMPTY_SHFT        0x0

//// Register LLCC_BERC_LFILL_PRIO_CFG ////

#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_ADDR(x)              (x+0x0000001c)
#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_PHYS(x)              (x+0x0000001c)
#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_RMSK                 0x01ffffff
#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_SHFT                          0
#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_IN(x)                \
	in_dword_masked ( HWIO_LLCC_BERC_LFILL_PRIO_CFG_ADDR(x), HWIO_LLCC_BERC_LFILL_PRIO_CFG_RMSK)
#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_BERC_LFILL_PRIO_CFG_ADDR(x), mask) 
#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_OUT(x, val)          \
	out_dword( HWIO_LLCC_BERC_LFILL_PRIO_CFG_ADDR(x), val)
#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_LFILL_PRIO_CFG_ADDR(x), mask, val, HWIO_LLCC_BERC_LFILL_PRIO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_DPG_PRIO_EN_BMSK     0x01000000
#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_DPG_PRIO_EN_SHFT           0x18

#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_DPG_HIGH_THRESHOLD_BMSK 0x00f00000
#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_DPG_HIGH_THRESHOLD_SHFT       0x14

#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_DPG_LOW_THRESHOLD_BMSK 0x000f0000
#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_DPG_LOW_THRESHOLD_SHFT       0x10

#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_ELEVATED_PRIO_EN_BMSK 0x00008000
#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_ELEVATED_PRIO_EN_SHFT        0xf

#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_ELEVATED_PRIO_VALUE_BMSK 0x00007f00
#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_ELEVATED_PRIO_VALUE_SHFT        0x8

#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_ELEVATED_HIGH_THRESHOLD_BMSK 0x000000f0
#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_ELEVATED_HIGH_THRESHOLD_SHFT        0x4

#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_ELEVATED_LOW_THRESHOLD_BMSK 0x0000000f
#define HWIO_LLCC_BERC_LFILL_PRIO_CFG_ELEVATED_LOW_THRESHOLD_SHFT        0x0

//// Register LLCC_BERC_LFILL_STALL_PRIO_CFG ////

#define HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_ADDR(x)        (x+0x00000094)
#define HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_PHYS(x)        (x+0x00000094)
#define HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_RMSK           0x0000ffff
#define HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_SHFT                    0
#define HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_IN(x)          \
	in_dword_masked ( HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_ADDR(x), HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_RMSK)
#define HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_ADDR(x), mask) 
#define HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_OUT(x, val)    \
	out_dword( HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_ADDR(x), val)
#define HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_ADDR(x), mask, val, HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_STALL_ELEVATED_PRIO_EN_BMSK 0x00008000
#define HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_STALL_ELEVATED_PRIO_EN_SHFT        0xf

#define HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_STALL_ELEVATED_PRIO_VALUE_BMSK 0x00007f00
#define HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_STALL_ELEVATED_PRIO_VALUE_SHFT        0x8

#define HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_STALL_ELEVATED_HIGH_THRESHOLD_BMSK 0x000000f0
#define HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_STALL_ELEVATED_HIGH_THRESHOLD_SHFT        0x4

#define HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_STALL_ELEVATED_LOW_THRESHOLD_BMSK 0x0000000f
#define HWIO_LLCC_BERC_LFILL_STALL_PRIO_CFG_STALL_ELEVATED_LOW_THRESHOLD_SHFT        0x0

//// Register LLCC_BERC_LFILL_ARB_CFG_INFO ////

#define HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_ADDR(x)          (x+0x00000020)
#define HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_PHYS(x)          (x+0x00000020)
#define HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_RMSK             0xc01fffff
#define HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_SHFT                      0
#define HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_ADDR(x), HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_RMSK)
#define HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_ADDR(x), mask) 
#define HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_OUT(x, val)      \
	out_dword( HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_ADDR(x), val)
#define HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_ADDR(x), mask, val, HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_SLVWAY_PIPE_DEPTH_BMSK 0xc0000000
#define HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_SLVWAY_PIPE_DEPTH_SHFT       0x1e

#define HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_MPORT_CNT_BMSK   0x001f0000
#define HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_MPORT_CNT_SHFT         0x10

#define HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_WGB_DEPTH_BMSK   0x0000ff00
#define HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_WGB_DEPTH_SHFT          0x8

#define HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_ARB_MODE_BMSK    0x000000ff
#define HWIO_LLCC_BERC_LFILL_ARB_CFG_INFO_ARB_MODE_SHFT           0x0

//// Register LLCC_BERC_LFILL_ARB_CTRL ////

#define HWIO_LLCC_BERC_LFILL_ARB_CTRL_ADDR(x)              (x+0x00000024)
#define HWIO_LLCC_BERC_LFILL_ARB_CTRL_PHYS(x)              (x+0x00000024)
#define HWIO_LLCC_BERC_LFILL_ARB_CTRL_RMSK                 0x0000001f
#define HWIO_LLCC_BERC_LFILL_ARB_CTRL_SHFT                          0
#define HWIO_LLCC_BERC_LFILL_ARB_CTRL_IN(x)                \
	in_dword_masked ( HWIO_LLCC_BERC_LFILL_ARB_CTRL_ADDR(x), HWIO_LLCC_BERC_LFILL_ARB_CTRL_RMSK)
#define HWIO_LLCC_BERC_LFILL_ARB_CTRL_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_BERC_LFILL_ARB_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_BERC_LFILL_ARB_CTRL_OUT(x, val)          \
	out_dword( HWIO_LLCC_BERC_LFILL_ARB_CTRL_ADDR(x), val)
#define HWIO_LLCC_BERC_LFILL_ARB_CTRL_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_LFILL_ARB_CTRL_ADDR(x), mask, val, HWIO_LLCC_BERC_LFILL_ARB_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_LFILL_ARB_CTRL_PRR_ENABLE_BMSK      0x00000010
#define HWIO_LLCC_BERC_LFILL_ARB_CTRL_PRR_ENABLE_SHFT             0x4

#define HWIO_LLCC_BERC_LFILL_ARB_CTRL_WR_GNTS_AHEAD_BMSK   0x0000000f
#define HWIO_LLCC_BERC_LFILL_ARB_CTRL_WR_GNTS_AHEAD_SHFT          0x0

//// Register LLCC_BERC_CH0_QOS_CTRL ////

#define HWIO_LLCC_BERC_CH0_QOS_CTRL_ADDR(x)                (x+0x00000028)
#define HWIO_LLCC_BERC_CH0_QOS_CTRL_PHYS(x)                (x+0x00000028)
#define HWIO_LLCC_BERC_CH0_QOS_CTRL_RMSK                   0x000009f3
#define HWIO_LLCC_BERC_CH0_QOS_CTRL_SHFT                            0
#define HWIO_LLCC_BERC_CH0_QOS_CTRL_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_BERC_CH0_QOS_CTRL_ADDR(x), HWIO_LLCC_BERC_CH0_QOS_CTRL_RMSK)
#define HWIO_LLCC_BERC_CH0_QOS_CTRL_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_BERC_CH0_QOS_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_BERC_CH0_QOS_CTRL_OUT(x, val)            \
	out_dword( HWIO_LLCC_BERC_CH0_QOS_CTRL_ADDR(x), val)
#define HWIO_LLCC_BERC_CH0_QOS_CTRL_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_CH0_QOS_CTRL_ADDR(x), mask, val, HWIO_LLCC_BERC_CH0_QOS_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_CH0_QOS_CTRL_STORE_FORWARD_EN_BMSK  0x00000800
#define HWIO_LLCC_BERC_CH0_QOS_CTRL_STORE_FORWARD_EN_SHFT         0xb

#define HWIO_LLCC_BERC_CH0_QOS_CTRL_MASK_BERC2FERC_REQ_WHEN_DRP_RD_TRAFFIC_BMSK 0x00000100
#define HWIO_LLCC_BERC_CH0_QOS_CTRL_MASK_BERC2FERC_REQ_WHEN_DRP_RD_TRAFFIC_SHFT        0x8

#define HWIO_LLCC_BERC_CH0_QOS_CTRL_MIN_FIFO_DEPTH_FOR_BERC2FERC_REQ_BMSK 0x000000f0
#define HWIO_LLCC_BERC_CH0_QOS_CTRL_MIN_FIFO_DEPTH_FOR_BERC2FERC_REQ_SHFT        0x4

#define HWIO_LLCC_BERC_CH0_QOS_CTRL_READ_DPG_EN_BMSK       0x00000002
#define HWIO_LLCC_BERC_CH0_QOS_CTRL_READ_DPG_EN_SHFT              0x1

#define HWIO_LLCC_BERC_CH0_QOS_CTRL_MC_DPG_EN_BMSK         0x00000001
#define HWIO_LLCC_BERC_CH0_QOS_CTRL_MC_DPG_EN_SHFT                0x0

//// Register LLCC_BERC_HW_EVENT_CFG ////

#define HWIO_LLCC_BERC_HW_EVENT_CFG_ADDR(x)                (x+0x00000050)
#define HWIO_LLCC_BERC_HW_EVENT_CFG_PHYS(x)                (x+0x00000050)
#define HWIO_LLCC_BERC_HW_EVENT_CFG_RMSK                   0x0000ffff
#define HWIO_LLCC_BERC_HW_EVENT_CFG_SHFT                            0
#define HWIO_LLCC_BERC_HW_EVENT_CFG_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_BERC_HW_EVENT_CFG_ADDR(x), HWIO_LLCC_BERC_HW_EVENT_CFG_RMSK)
#define HWIO_LLCC_BERC_HW_EVENT_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_BERC_HW_EVENT_CFG_ADDR(x), mask) 
#define HWIO_LLCC_BERC_HW_EVENT_CFG_OUT(x, val)            \
	out_dword( HWIO_LLCC_BERC_HW_EVENT_CFG_ADDR(x), val)
#define HWIO_LLCC_BERC_HW_EVENT_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_HW_EVENT_CFG_ADDR(x), mask, val, HWIO_LLCC_BERC_HW_EVENT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_HW_EVENT_CFG_LFILL_BUF_SEL_BMSK     0x0000ffff
#define HWIO_LLCC_BERC_HW_EVENT_CFG_LFILL_BUF_SEL_SHFT            0x0

//// Register LLCC_BERC_LACH ////

#define HWIO_LLCC_BERC_LACH_ADDR(x)                        (x+0x00000054)
#define HWIO_LLCC_BERC_LACH_PHYS(x)                        (x+0x00000054)
#define HWIO_LLCC_BERC_LACH_RMSK                           0x00000001
#define HWIO_LLCC_BERC_LACH_SHFT                                    0
#define HWIO_LLCC_BERC_LACH_IN(x)                          \
	in_dword_masked ( HWIO_LLCC_BERC_LACH_ADDR(x), HWIO_LLCC_BERC_LACH_RMSK)
#define HWIO_LLCC_BERC_LACH_INM(x, mask)                   \
	in_dword_masked ( HWIO_LLCC_BERC_LACH_ADDR(x), mask) 
#define HWIO_LLCC_BERC_LACH_OUT(x, val)                    \
	out_dword( HWIO_LLCC_BERC_LACH_ADDR(x), val)
#define HWIO_LLCC_BERC_LACH_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_LACH_ADDR(x), mask, val, HWIO_LLCC_BERC_LACH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_LACH_LACH_EN_BMSK                   0x00000001
#define HWIO_LLCC_BERC_LACH_LACH_EN_SHFT                          0x0

//// Register LLCC_BERC_MSI_CHANNEL_STATUS ////

#define HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_ADDR(x)          (x+0x00000058)
#define HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_PHYS(x)          (x+0x00000058)
#define HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_RMSK             0x000007f7
#define HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_SHFT                      0
#define HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_ADDR(x), HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_RMSK)
#define HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_OUT(x, val)      \
	out_dword( HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_ADDR(x), val)
#define HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_ADDR(x), mask, val, HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_BE_LACH_RID_BMSK 0x000007f0
#define HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_BE_LACH_RID_SHFT        0x4

#define HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_BE_LACH_VLD_BMSK 0x00000004
#define HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_BE_LACH_VLD_SHFT        0x2

#define HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_BE_RCH_CREDITRELASE_BMSK 0x00000002
#define HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_BE_RCH_CREDITRELASE_SHFT        0x1

#define HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_BE_RCH_VLD_BMSK  0x00000001
#define HWIO_LLCC_BERC_MSI_CHANNEL_STATUS_BE_RCH_VLD_SHFT         0x0

//// Register LLCC_BERC_IF_CHANNEL_STATUS ////

#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_ADDR(x)           (x+0x0000005c)
#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_PHYS(x)           (x+0x0000005c)
#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_RMSK              0x0003fffc
#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_SHFT                       2
#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BERC_IF_CHANNEL_STATUS_ADDR(x), HWIO_LLCC_BERC_IF_CHANNEL_STATUS_RMSK)
#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BERC_IF_CHANNEL_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_OUT(x, val)       \
	out_dword( HWIO_LLCC_BERC_IF_CHANNEL_STATUS_ADDR(x), val)
#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_IF_CHANNEL_STATUS_ADDR(x), mask, val, HWIO_LLCC_BERC_IF_CHANNEL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_TRP_ACH_RDY_BMSK  0x00020000
#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_TRP_ACH_RDY_SHFT        0x11

#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_TRP_ACH_VLD_BMSK  0x00010000
#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_TRP_ACH_VLD_SHFT        0x10

#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_DRP_NCH_VLD_BMSK  0x00008000
#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_DRP_NCH_VLD_SHFT         0xf

#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_DRP_NCH_ID_BMSK   0x00007f00
#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_DRP_NCH_ID_SHFT          0x8

#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_DRP_WCH_RDY_BMSK  0x00000080
#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_DRP_WCH_RDY_SHFT         0x7

#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_DRP_WCH_VLD_BMSK  0x00000040
#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_DRP_WCH_VLD_SHFT         0x6

#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_DRP_ACH_RDY_BMSK  0x00000020
#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_DRP_ACH_RDY_SHFT         0x5

#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_DRP_ACH_VLD_BMSK  0x00000010
#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_DRP_ACH_VLD_SHFT         0x4

#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_FEWC_RCH_RDY_BMSK 0x00000008
#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_FEWC_RCH_RDY_SHFT        0x3

#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_FEWC_RCH_VLD_BMSK 0x00000004
#define HWIO_LLCC_BERC_IF_CHANNEL_STATUS_FEWC_RCH_VLD_SHFT        0x2

//// Register LLCC_BERC_LFILL_BUF_STATUS0 ////

#define HWIO_LLCC_BERC_LFILL_BUF_STATUS0_ADDR(x)           (x+0x00000060)
#define HWIO_LLCC_BERC_LFILL_BUF_STATUS0_PHYS(x)           (x+0x00000060)
#define HWIO_LLCC_BERC_LFILL_BUF_STATUS0_RMSK              0xffffffff
#define HWIO_LLCC_BERC_LFILL_BUF_STATUS0_SHFT                       0
#define HWIO_LLCC_BERC_LFILL_BUF_STATUS0_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BERC_LFILL_BUF_STATUS0_ADDR(x), HWIO_LLCC_BERC_LFILL_BUF_STATUS0_RMSK)
#define HWIO_LLCC_BERC_LFILL_BUF_STATUS0_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BERC_LFILL_BUF_STATUS0_ADDR(x), mask) 
#define HWIO_LLCC_BERC_LFILL_BUF_STATUS0_OUT(x, val)       \
	out_dword( HWIO_LLCC_BERC_LFILL_BUF_STATUS0_ADDR(x), val)
#define HWIO_LLCC_BERC_LFILL_BUF_STATUS0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_LFILL_BUF_STATUS0_ADDR(x), mask, val, HWIO_LLCC_BERC_LFILL_BUF_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_LFILL_BUF_STATUS0_STALLED_BMSK      0xffff0000
#define HWIO_LLCC_BERC_LFILL_BUF_STATUS0_STALLED_SHFT            0x10

#define HWIO_LLCC_BERC_LFILL_BUF_STATUS0_CVALID_BMSK       0x0000ffff
#define HWIO_LLCC_BERC_LFILL_BUF_STATUS0_CVALID_SHFT              0x0

//// Register LLCC_BERC_LFILL_BUF_STATUS1 ////

#define HWIO_LLCC_BERC_LFILL_BUF_STATUS1_ADDR(x)           (x+0x00000064)
#define HWIO_LLCC_BERC_LFILL_BUF_STATUS1_PHYS(x)           (x+0x00000064)
#define HWIO_LLCC_BERC_LFILL_BUF_STATUS1_RMSK              0x0000ffff
#define HWIO_LLCC_BERC_LFILL_BUF_STATUS1_SHFT                       0
#define HWIO_LLCC_BERC_LFILL_BUF_STATUS1_IN(x)             \
	in_dword_masked ( HWIO_LLCC_BERC_LFILL_BUF_STATUS1_ADDR(x), HWIO_LLCC_BERC_LFILL_BUF_STATUS1_RMSK)
#define HWIO_LLCC_BERC_LFILL_BUF_STATUS1_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_BERC_LFILL_BUF_STATUS1_ADDR(x), mask) 
#define HWIO_LLCC_BERC_LFILL_BUF_STATUS1_OUT(x, val)       \
	out_dword( HWIO_LLCC_BERC_LFILL_BUF_STATUS1_ADDR(x), val)
#define HWIO_LLCC_BERC_LFILL_BUF_STATUS1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_LFILL_BUF_STATUS1_ADDR(x), mask, val, HWIO_LLCC_BERC_LFILL_BUF_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_LFILL_BUF_STATUS1_DVALID_BMSK       0x0000ffff
#define HWIO_LLCC_BERC_LFILL_BUF_STATUS1_DVALID_SHFT              0x0

//// Register LLCC_BERC_ACTIVE_BUF_STATUS0 ////

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_ADDR(x)          (x+0x00000068)
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_PHYS(x)          (x+0x00000068)
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_RMSK             0xffffffff
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_SHFT                      0
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_ADDR(x), HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_RMSK)
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_ADDR(x), mask) 
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_OUT(x, val)      \
	out_dword( HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_ADDR(x), val)
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_ADDR(x), mask, val, HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_CMD_ID_BMSK      0xfe000000
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_CMD_ID_SHFT            0x19

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_LFOP_BMSK        0x01000000
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_LFOP_SHFT              0x18

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_LFOM_BMSK        0x00800000
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_LFOM_SHFT              0x17

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_LFOR_BMSK        0x00400000
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_LFOR_SHFT              0x16

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_LFOW_BMSK        0x00200000
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_LFOW_SHFT              0x15

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_NC_BMSK          0x00100000
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_NC_SHFT                0x14

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_XPU_ERR_BMSK     0x00080000
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_XPU_ERR_SHFT           0x13

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_DEC_ERR_BMSK     0x00040000
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_DEC_ERR_SHFT           0x12

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_EXCLUSIVE_BMSK   0x00020000
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_EXCLUSIVE_SHFT         0x11

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_FE_TID_BMSK      0x0001fc00
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_FE_TID_SHFT             0xa

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_LEN_BMSK         0x00000300
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_LEN_SHFT                0x8

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_VALID_BMSK       0x000000ff
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS0_VALID_SHFT              0x0

//// Register LLCC_BERC_ACTIVE_BUF_STATUS1 ////

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_ADDR(x)          (x+0x0000006c)
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_PHYS(x)          (x+0x0000006c)
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_RMSK             0x01ffffff
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_SHFT                      0
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_ADDR(x), HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_RMSK)
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_ADDR(x), mask) 
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_OUT(x, val)      \
	out_dword( HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_ADDR(x), val)
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_ADDR(x), mask, val, HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_BLKOFF_BMSK      0x01800000
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_BLKOFF_SHFT            0x17

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_WAYNDX_BMSK      0x00780000
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_WAYNDX_SHFT            0x13

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_PROTNS_BMSK      0x00040000
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_PROTNS_SHFT            0x12

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_RSP_ADDR_BMSK    0x0003c000
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_RSP_ADDR_SHFT           0xe

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_DIRTYINFO_BMSK   0x00002000
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_DIRTYINFO_SHFT          0xd

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_OPC_BMSK         0x00001e00
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_OPC_SHFT                0x9

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_AREQP_BMSK       0x000001fc
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_AREQP_SHFT              0x2

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_CMO_BMSK         0x00000002
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_CMO_SHFT                0x1

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_FILLSTALL_BMSK   0x00000001
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS1_FILLSTALL_SHFT          0x0

//// Register LLCC_BERC_ACTIVE_BUF_STATUS2 ////

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS2_ADDR(x)          (x+0x00000070)
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS2_PHYS(x)          (x+0x00000070)
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS2_RMSK             0x000003ff
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS2_SHFT                      0
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS2_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BERC_ACTIVE_BUF_STATUS2_ADDR(x), HWIO_LLCC_BERC_ACTIVE_BUF_STATUS2_RMSK)
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS2_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BERC_ACTIVE_BUF_STATUS2_ADDR(x), mask) 
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS2_OUT(x, val)      \
	out_dword( HWIO_LLCC_BERC_ACTIVE_BUF_STATUS2_ADDR(x), val)
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_ACTIVE_BUF_STATUS2_ADDR(x), mask, val, HWIO_LLCC_BERC_ACTIVE_BUF_STATUS2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS2_SETNDX_BMSK      0x000003ff
#define HWIO_LLCC_BERC_ACTIVE_BUF_STATUS2_SETNDX_SHFT             0x0

//// Register LLCC_BERC_LACH_FSM_STATUS ////

#define HWIO_LLCC_BERC_LACH_FSM_STATUS_ADDR(x)             (x+0x00000074)
#define HWIO_LLCC_BERC_LACH_FSM_STATUS_PHYS(x)             (x+0x00000074)
#define HWIO_LLCC_BERC_LACH_FSM_STATUS_RMSK                0x00000001
#define HWIO_LLCC_BERC_LACH_FSM_STATUS_SHFT                         0
#define HWIO_LLCC_BERC_LACH_FSM_STATUS_IN(x)               \
	in_dword_masked ( HWIO_LLCC_BERC_LACH_FSM_STATUS_ADDR(x), HWIO_LLCC_BERC_LACH_FSM_STATUS_RMSK)
#define HWIO_LLCC_BERC_LACH_FSM_STATUS_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_BERC_LACH_FSM_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_BERC_LACH_FSM_STATUS_OUT(x, val)         \
	out_dword( HWIO_LLCC_BERC_LACH_FSM_STATUS_ADDR(x), val)
#define HWIO_LLCC_BERC_LACH_FSM_STATUS_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_LACH_FSM_STATUS_ADDR(x), mask, val, HWIO_LLCC_BERC_LACH_FSM_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_LACH_FSM_STATUS_CURRENT_STATE_BMSK  0x00000001
#define HWIO_LLCC_BERC_LACH_FSM_STATUS_CURRENT_STATE_SHFT         0x0

//// Register LLCC_BERC_DBG_CFG ////

#define HWIO_LLCC_BERC_DBG_CFG_ADDR(x)                     (x+0x00000080)
#define HWIO_LLCC_BERC_DBG_CFG_PHYS(x)                     (x+0x00000080)
#define HWIO_LLCC_BERC_DBG_CFG_RMSK                        0x013f1f3f
#define HWIO_LLCC_BERC_DBG_CFG_SHFT                                 0
#define HWIO_LLCC_BERC_DBG_CFG_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_BERC_DBG_CFG_ADDR(x), HWIO_LLCC_BERC_DBG_CFG_RMSK)
#define HWIO_LLCC_BERC_DBG_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_BERC_DBG_CFG_ADDR(x), mask) 
#define HWIO_LLCC_BERC_DBG_CFG_OUT(x, val)                 \
	out_dword( HWIO_LLCC_BERC_DBG_CFG_ADDR(x), val)
#define HWIO_LLCC_BERC_DBG_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_DBG_CFG_ADDR(x), mask, val, HWIO_LLCC_BERC_DBG_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_DBG_CFG_PCT_BITS_SEL_BMSK           0x01000000
#define HWIO_LLCC_BERC_DBG_CFG_PCT_BITS_SEL_SHFT                 0x18

#define HWIO_LLCC_BERC_DBG_CFG_PCT_BUF_SEL_BMSK            0x003f0000
#define HWIO_LLCC_BERC_DBG_CFG_PCT_BUF_SEL_SHFT                  0x10

#define HWIO_LLCC_BERC_DBG_CFG_CTRL_LFILL_BITS_SEL_BMSK    0x00001000
#define HWIO_LLCC_BERC_DBG_CFG_CTRL_LFILL_BITS_SEL_SHFT           0xc

#define HWIO_LLCC_BERC_DBG_CFG_CTRL_LFILL_BUF_SEL_BMSK     0x00000f00
#define HWIO_LLCC_BERC_DBG_CFG_CTRL_LFILL_BUF_SEL_SHFT            0x8

#define HWIO_LLCC_BERC_DBG_CFG_RCH_BITS_SEL_BMSK           0x00000038
#define HWIO_LLCC_BERC_DBG_CFG_RCH_BITS_SEL_SHFT                  0x3

#define HWIO_LLCC_BERC_DBG_CFG_DEBUG_BUS_SEL_BMSK          0x00000007
#define HWIO_LLCC_BERC_DBG_CFG_DEBUG_BUS_SEL_SHFT                 0x0

//// Register LLCC_BERC_ARB_DBG_CFG ////

#define HWIO_LLCC_BERC_ARB_DBG_CFG_ADDR(x)                 (x+0x00000804)
#define HWIO_LLCC_BERC_ARB_DBG_CFG_PHYS(x)                 (x+0x00000804)
#define HWIO_LLCC_BERC_ARB_DBG_CFG_RMSK                    0x0000ffff
#define HWIO_LLCC_BERC_ARB_DBG_CFG_SHFT                             0
#define HWIO_LLCC_BERC_ARB_DBG_CFG_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_BERC_ARB_DBG_CFG_ADDR(x), HWIO_LLCC_BERC_ARB_DBG_CFG_RMSK)
#define HWIO_LLCC_BERC_ARB_DBG_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_BERC_ARB_DBG_CFG_ADDR(x), mask) 
#define HWIO_LLCC_BERC_ARB_DBG_CFG_OUT(x, val)             \
	out_dword( HWIO_LLCC_BERC_ARB_DBG_CFG_ADDR(x), val)
#define HWIO_LLCC_BERC_ARB_DBG_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_ARB_DBG_CFG_ADDR(x), mask, val, HWIO_LLCC_BERC_ARB_DBG_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_ARB_DBG_CFG_LFILL_BITS_SEL_BMSK     0x0000ffff
#define HWIO_LLCC_BERC_ARB_DBG_CFG_LFILL_BITS_SEL_SHFT            0x0

//// Register LLCC_BERC_DBG_EVENT_STATUS ////

#define HWIO_LLCC_BERC_DBG_EVENT_STATUS_ADDR(x)            (x+0x00000088)
#define HWIO_LLCC_BERC_DBG_EVENT_STATUS_PHYS(x)            (x+0x00000088)
#define HWIO_LLCC_BERC_DBG_EVENT_STATUS_RMSK               0x00000003
#define HWIO_LLCC_BERC_DBG_EVENT_STATUS_SHFT                        0
#define HWIO_LLCC_BERC_DBG_EVENT_STATUS_IN(x)              \
	in_dword_masked ( HWIO_LLCC_BERC_DBG_EVENT_STATUS_ADDR(x), HWIO_LLCC_BERC_DBG_EVENT_STATUS_RMSK)
#define HWIO_LLCC_BERC_DBG_EVENT_STATUS_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_BERC_DBG_EVENT_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_BERC_DBG_EVENT_STATUS_OUT(x, val)        \
	out_dword( HWIO_LLCC_BERC_DBG_EVENT_STATUS_ADDR(x), val)
#define HWIO_LLCC_BERC_DBG_EVENT_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_DBG_EVENT_STATUS_ADDR(x), mask, val, HWIO_LLCC_BERC_DBG_EVENT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_DBG_EVENT_STATUS_CTRL_FIFO_FULL_BMSK 0x00000002
#define HWIO_LLCC_BERC_DBG_EVENT_STATUS_CTRL_FIFO_FULL_SHFT        0x1

#define HWIO_LLCC_BERC_DBG_EVENT_STATUS_RCH_FIFO_FULL_DATA_RCVD_BMSK 0x00000001
#define HWIO_LLCC_BERC_DBG_EVENT_STATUS_RCH_FIFO_FULL_DATA_RCVD_SHFT        0x0

//// Register LLCC_BERC_DBG_EVENT_CLR ////

#define HWIO_LLCC_BERC_DBG_EVENT_CLR_ADDR(x)               (x+0x0000008c)
#define HWIO_LLCC_BERC_DBG_EVENT_CLR_PHYS(x)               (x+0x0000008c)
#define HWIO_LLCC_BERC_DBG_EVENT_CLR_RMSK                  0x00000003
#define HWIO_LLCC_BERC_DBG_EVENT_CLR_SHFT                           0
#define HWIO_LLCC_BERC_DBG_EVENT_CLR_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_BERC_DBG_EVENT_CLR_ADDR(x), HWIO_LLCC_BERC_DBG_EVENT_CLR_RMSK)
#define HWIO_LLCC_BERC_DBG_EVENT_CLR_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_BERC_DBG_EVENT_CLR_ADDR(x), mask) 
#define HWIO_LLCC_BERC_DBG_EVENT_CLR_OUT(x, val)           \
	out_dword( HWIO_LLCC_BERC_DBG_EVENT_CLR_ADDR(x), val)
#define HWIO_LLCC_BERC_DBG_EVENT_CLR_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_DBG_EVENT_CLR_ADDR(x), mask, val, HWIO_LLCC_BERC_DBG_EVENT_CLR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_DBG_EVENT_CLR_CTRL_FIFO_FULL_BMSK   0x00000002
#define HWIO_LLCC_BERC_DBG_EVENT_CLR_CTRL_FIFO_FULL_SHFT          0x1

#define HWIO_LLCC_BERC_DBG_EVENT_CLR_RCH_FIFO_FULL_DATA_RCVD_BMSK 0x00000001
#define HWIO_LLCC_BERC_DBG_EVENT_CLR_RCH_FIFO_FULL_DATA_RCVD_SHFT        0x0

//// Register LLCC_BERC_DBG_EVENT_FWD ////

#define HWIO_LLCC_BERC_DBG_EVENT_FWD_ADDR(x)               (x+0x00000090)
#define HWIO_LLCC_BERC_DBG_EVENT_FWD_PHYS(x)               (x+0x00000090)
#define HWIO_LLCC_BERC_DBG_EVENT_FWD_RMSK                  0x00000003
#define HWIO_LLCC_BERC_DBG_EVENT_FWD_SHFT                           0
#define HWIO_LLCC_BERC_DBG_EVENT_FWD_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_BERC_DBG_EVENT_FWD_ADDR(x), HWIO_LLCC_BERC_DBG_EVENT_FWD_RMSK)
#define HWIO_LLCC_BERC_DBG_EVENT_FWD_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_BERC_DBG_EVENT_FWD_ADDR(x), mask) 
#define HWIO_LLCC_BERC_DBG_EVENT_FWD_OUT(x, val)           \
	out_dword( HWIO_LLCC_BERC_DBG_EVENT_FWD_ADDR(x), val)
#define HWIO_LLCC_BERC_DBG_EVENT_FWD_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_DBG_EVENT_FWD_ADDR(x), mask, val, HWIO_LLCC_BERC_DBG_EVENT_FWD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_DBG_EVENT_FWD_CTRL_FIFO_FULL_BMSK   0x00000002
#define HWIO_LLCC_BERC_DBG_EVENT_FWD_CTRL_FIFO_FULL_SHFT          0x1

#define HWIO_LLCC_BERC_DBG_EVENT_FWD_RCH_FIFO_FULL_DATA_RCVD_BMSK 0x00000001
#define HWIO_LLCC_BERC_DBG_EVENT_FWD_RCH_FIFO_FULL_DATA_RCVD_SHFT        0x0

//// Register LLCC_BERC_SPARE ////

#define HWIO_LLCC_BERC_SPARE_ADDR(x)                       (x+0x000000f0)
#define HWIO_LLCC_BERC_SPARE_PHYS(x)                       (x+0x000000f0)
#define HWIO_LLCC_BERC_SPARE_RMSK                          0xffffffff
#define HWIO_LLCC_BERC_SPARE_SHFT                                   0
#define HWIO_LLCC_BERC_SPARE_IN(x)                         \
	in_dword_masked ( HWIO_LLCC_BERC_SPARE_ADDR(x), HWIO_LLCC_BERC_SPARE_RMSK)
#define HWIO_LLCC_BERC_SPARE_INM(x, mask)                  \
	in_dword_masked ( HWIO_LLCC_BERC_SPARE_ADDR(x), mask) 
#define HWIO_LLCC_BERC_SPARE_OUT(x, val)                   \
	out_dword( HWIO_LLCC_BERC_SPARE_ADDR(x), val)
#define HWIO_LLCC_BERC_SPARE_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_SPARE_ADDR(x), mask, val, HWIO_LLCC_BERC_SPARE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_SPARE_SR_31_0_BMSK                  0xffffffff
#define HWIO_LLCC_BERC_SPARE_SR_31_0_SHFT                         0x0

//// Register LLCC_BERC_PROF_FILTER_0_CFG0 ////

#define HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_ADDR(x)          (x+0x00001000)
#define HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_PHYS(x)          (x+0x00001000)
#define HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_RMSK             0x000000ff
#define HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_SHFT                      0
#define HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_ADDR(x), HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_RMSK)
#define HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_OUT(x, val)      \
	out_dword( HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_ADDR(x), val)
#define HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_ADDR(x), mask, val, HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_BEAC_PROFTAG_MASK_BMSK 0x000000c0
#define HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_BEAC_PROFTAG_MASK_SHFT        0x6

#define HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_BEAC_PROFTAG_MATCH_BMSK 0x00000030
#define HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_BEAC_PROFTAG_MATCH_SHFT        0x4

#define HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_PROFTAG_MASK_BMSK 0x0000000c
#define HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_PROFTAG_MASK_SHFT        0x2

#define HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_PROFTAG_MATCH_BMSK 0x00000003
#define HWIO_LLCC_BERC_PROF_FILTER_0_CFG0_PROFTAG_MATCH_SHFT        0x0

//// Register LLCC_BERC_PROF_FILTER_1_CFG0 ////

#define HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_ADDR(x)          (x+0x00001010)
#define HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_PHYS(x)          (x+0x00001010)
#define HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_RMSK             0x000000ff
#define HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_SHFT                      0
#define HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_IN(x)            \
	in_dword_masked ( HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_ADDR(x), HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_RMSK)
#define HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_OUT(x, val)      \
	out_dword( HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_ADDR(x), val)
#define HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_ADDR(x), mask, val, HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_BEAC_PROFTAG_MASK_BMSK 0x000000c0
#define HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_BEAC_PROFTAG_MASK_SHFT        0x6

#define HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_BEAC_PROFTAG_MATCH_BMSK 0x00000030
#define HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_BEAC_PROFTAG_MATCH_SHFT        0x4

#define HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_PROFTAG_MASK_BMSK 0x0000000c
#define HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_PROFTAG_MASK_SHFT        0x2

#define HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_PROFTAG_MATCH_BMSK 0x00000003
#define HWIO_LLCC_BERC_PROF_FILTER_1_CFG0_PROFTAG_MATCH_SHFT        0x0

//// Register LLCC_BERC_PROF_EVENT_n_CFG ////

#define HWIO_LLCC_BERC_PROF_EVENT_n_CFG_ADDR(base, n)      (base+0x1020+0x4*n)
#define HWIO_LLCC_BERC_PROF_EVENT_n_CFG_PHYS(base, n)      (base+0x1020+0x4*n)
#define HWIO_LLCC_BERC_PROF_EVENT_n_CFG_RMSK               0x8001003f
#define HWIO_LLCC_BERC_PROF_EVENT_n_CFG_SHFT                        0
#define HWIO_LLCC_BERC_PROF_EVENT_n_CFG_MAXn                       15
#define HWIO_LLCC_BERC_PROF_EVENT_n_CFG_INI(base, n)       \
	in_dword_masked ( HWIO_LLCC_BERC_PROF_EVENT_n_CFG_ADDR(base, n), HWIO_LLCC_BERC_PROF_EVENT_n_CFG_RMSK)
#define HWIO_LLCC_BERC_PROF_EVENT_n_CFG_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_BERC_PROF_EVENT_n_CFG_ADDR(base, n), mask) 
#define HWIO_LLCC_BERC_PROF_EVENT_n_CFG_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_BERC_PROF_EVENT_n_CFG_ADDR(base, n), val)
#define HWIO_LLCC_BERC_PROF_EVENT_n_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_PROF_EVENT_n_CFG_ADDR(base, n), mask, val, HWIO_LLCC_BERC_PROF_EVENT_n_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_PROF_EVENT_n_CFG_FILTER_EN_BMSK     0x80000000
#define HWIO_LLCC_BERC_PROF_EVENT_n_CFG_FILTER_EN_SHFT           0x1f

#define HWIO_LLCC_BERC_PROF_EVENT_n_CFG_FILTER_SEL_BMSK    0x00010000
#define HWIO_LLCC_BERC_PROF_EVENT_n_CFG_FILTER_SEL_SHFT          0x10

#define HWIO_LLCC_BERC_PROF_EVENT_n_CFG_EVENT_SEL_BMSK     0x0000003f
#define HWIO_LLCC_BERC_PROF_EVENT_n_CFG_EVENT_SEL_SHFT            0x0

//// Register LLCC_BERC_PROF_CFG ////

#define HWIO_LLCC_BERC_PROF_CFG_ADDR(x)                    (x+0x00001060)
#define HWIO_LLCC_BERC_PROF_CFG_PHYS(x)                    (x+0x00001060)
#define HWIO_LLCC_BERC_PROF_CFG_RMSK                       0x0fffff01
#define HWIO_LLCC_BERC_PROF_CFG_SHFT                                0
#define HWIO_LLCC_BERC_PROF_CFG_IN(x)                      \
	in_dword_masked ( HWIO_LLCC_BERC_PROF_CFG_ADDR(x), HWIO_LLCC_BERC_PROF_CFG_RMSK)
#define HWIO_LLCC_BERC_PROF_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_LLCC_BERC_PROF_CFG_ADDR(x), mask) 
#define HWIO_LLCC_BERC_PROF_CFG_OUT(x, val)                \
	out_dword( HWIO_LLCC_BERC_PROF_CFG_ADDR(x), val)
#define HWIO_LLCC_BERC_PROF_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_PROF_CFG_ADDR(x), mask, val, HWIO_LLCC_BERC_PROF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_PROF_CFG_BYTE_SCALING_BMSK          0x0fff0000
#define HWIO_LLCC_BERC_PROF_CFG_BYTE_SCALING_SHFT                0x10

#define HWIO_LLCC_BERC_PROF_CFG_BEAT_SCALING_BMSK          0x0000ff00
#define HWIO_LLCC_BERC_PROF_CFG_BEAT_SCALING_SHFT                 0x8

#define HWIO_LLCC_BERC_PROF_CFG_PROF_EN_BMSK               0x00000001
#define HWIO_LLCC_BERC_PROF_CFG_PROF_EN_SHFT                      0x0

//// Register LLCC_BERC_PROF_STATUS ////

#define HWIO_LLCC_BERC_PROF_STATUS_ADDR(x)                 (x+0x00001064)
#define HWIO_LLCC_BERC_PROF_STATUS_PHYS(x)                 (x+0x00001064)
#define HWIO_LLCC_BERC_PROF_STATUS_RMSK                    0x0000000f
#define HWIO_LLCC_BERC_PROF_STATUS_SHFT                             0
#define HWIO_LLCC_BERC_PROF_STATUS_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_BERC_PROF_STATUS_ADDR(x), HWIO_LLCC_BERC_PROF_STATUS_RMSK)
#define HWIO_LLCC_BERC_PROF_STATUS_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_BERC_PROF_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_BERC_PROF_STATUS_OUT(x, val)             \
	out_dword( HWIO_LLCC_BERC_PROF_STATUS_ADDR(x), val)
#define HWIO_LLCC_BERC_PROF_STATUS_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BERC_PROF_STATUS_ADDR(x), mask, val, HWIO_LLCC_BERC_PROF_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BERC_PROF_STATUS_BERC2FEWC_WR_BEAT_CNTR_OVERFLOW_BMSK 0x00000008
#define HWIO_LLCC_BERC_PROF_STATUS_BERC2FEWC_WR_BEAT_CNTR_OVERFLOW_SHFT        0x3

#define HWIO_LLCC_BERC_PROF_STATUS_BERC2DRP_WR_BEAT_CNTR_OVERFLOW_BMSK 0x00000004
#define HWIO_LLCC_BERC_PROF_STATUS_BERC2DRP_WR_BEAT_CNTR_OVERFLOW_SHFT        0x2

#define HWIO_LLCC_BERC_PROF_STATUS_BERC2FERC_RD_BEAT_CNTR_OVERFLOW_BMSK 0x00000002
#define HWIO_LLCC_BERC_PROF_STATUS_BERC2FERC_RD_BEAT_CNTR_OVERFLOW_SHFT        0x1

#define HWIO_LLCC_BERC_PROF_STATUS_MC2BERC_RD_BEAT_CNTR_OVERFLOW_BMSK 0x00000001
#define HWIO_LLCC_BERC_PROF_STATUS_MC2BERC_RD_BEAT_CNTR_OVERFLOW_SHFT        0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block LLCC_BIST
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register LLCC_BIST_CTRL ////

#define HWIO_LLCC_BIST_CTRL_ADDR(x)                        (x+0x00000000)
#define HWIO_LLCC_BIST_CTRL_PHYS(x)                        (x+0x00000000)
#define HWIO_LLCC_BIST_CTRL_RMSK                           0x0000001b
#define HWIO_LLCC_BIST_CTRL_SHFT                                    0
#define HWIO_LLCC_BIST_CTRL_IN(x)                          \
	in_dword_masked ( HWIO_LLCC_BIST_CTRL_ADDR(x), HWIO_LLCC_BIST_CTRL_RMSK)
#define HWIO_LLCC_BIST_CTRL_INM(x, mask)                   \
	in_dword_masked ( HWIO_LLCC_BIST_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_BIST_CTRL_OUT(x, val)                    \
	out_dword( HWIO_LLCC_BIST_CTRL_ADDR(x), val)
#define HWIO_LLCC_BIST_CTRL_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BIST_CTRL_ADDR(x), mask, val, HWIO_LLCC_BIST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BIST_CTRL_BIST_OPCODE_BMSK               0x00000018
#define HWIO_LLCC_BIST_CTRL_BIST_OPCODE_SHFT                      0x3

#define HWIO_LLCC_BIST_CTRL_BIST_STOP_ON_ERROR_BMSK        0x00000002
#define HWIO_LLCC_BIST_CTRL_BIST_STOP_ON_ERROR_SHFT               0x1

#define HWIO_LLCC_BIST_CTRL_BIST_IGNORE_ECC_ERROR_BMSK     0x00000001
#define HWIO_LLCC_BIST_CTRL_BIST_IGNORE_ECC_ERROR_SHFT            0x0

//// Register LLCC_BIST_CLEAR ////

#define HWIO_LLCC_BIST_CLEAR_ADDR(x)                       (x+0x00000004)
#define HWIO_LLCC_BIST_CLEAR_PHYS(x)                       (x+0x00000004)
#define HWIO_LLCC_BIST_CLEAR_RMSK                          0x00000003
#define HWIO_LLCC_BIST_CLEAR_SHFT                                   0
#define HWIO_LLCC_BIST_CLEAR_IN(x)                         \
	in_dword_masked ( HWIO_LLCC_BIST_CLEAR_ADDR(x), HWIO_LLCC_BIST_CLEAR_RMSK)
#define HWIO_LLCC_BIST_CLEAR_INM(x, mask)                  \
	in_dword_masked ( HWIO_LLCC_BIST_CLEAR_ADDR(x), mask) 
#define HWIO_LLCC_BIST_CLEAR_OUT(x, val)                   \
	out_dword( HWIO_LLCC_BIST_CLEAR_ADDR(x), val)
#define HWIO_LLCC_BIST_CLEAR_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BIST_CLEAR_ADDR(x), mask, val, HWIO_LLCC_BIST_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BIST_CLEAR_BIST_CLEAR_ALL_BMSK           0x00000002
#define HWIO_LLCC_BIST_CLEAR_BIST_CLEAR_ALL_SHFT                  0x1

#define HWIO_LLCC_BIST_CLEAR_BIST_CLEAR_ERROR_BMSK         0x00000001
#define HWIO_LLCC_BIST_CLEAR_BIST_CLEAR_ERROR_SHFT                0x0

//// Register LLCC_BIST_CLK_CTRL ////

#define HWIO_LLCC_BIST_CLK_CTRL_ADDR(x)                    (x+0x00000008)
#define HWIO_LLCC_BIST_CLK_CTRL_PHYS(x)                    (x+0x00000008)
#define HWIO_LLCC_BIST_CLK_CTRL_RMSK                       0x00000001
#define HWIO_LLCC_BIST_CLK_CTRL_SHFT                                0
#define HWIO_LLCC_BIST_CLK_CTRL_IN(x)                      \
	in_dword_masked ( HWIO_LLCC_BIST_CLK_CTRL_ADDR(x), HWIO_LLCC_BIST_CLK_CTRL_RMSK)
#define HWIO_LLCC_BIST_CLK_CTRL_INM(x, mask)               \
	in_dword_masked ( HWIO_LLCC_BIST_CLK_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_BIST_CLK_CTRL_OUT(x, val)                \
	out_dword( HWIO_LLCC_BIST_CLK_CTRL_ADDR(x), val)
#define HWIO_LLCC_BIST_CLK_CTRL_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BIST_CLK_CTRL_ADDR(x), mask, val, HWIO_LLCC_BIST_CLK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BIST_CLK_CTRL_BIST_CLK_EN_BMSK           0x00000001
#define HWIO_LLCC_BIST_CLK_CTRL_BIST_CLK_EN_SHFT                  0x0

//// Register LLCC_BIST_WRITE_CONFIG1 ////

#define HWIO_LLCC_BIST_WRITE_CONFIG1_ADDR(x)               (x+0x00000010)
#define HWIO_LLCC_BIST_WRITE_CONFIG1_PHYS(x)               (x+0x00000010)
#define HWIO_LLCC_BIST_WRITE_CONFIG1_RMSK                  0xef10ff77
#define HWIO_LLCC_BIST_WRITE_CONFIG1_SHFT                           0
#define HWIO_LLCC_BIST_WRITE_CONFIG1_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_BIST_WRITE_CONFIG1_ADDR(x), HWIO_LLCC_BIST_WRITE_CONFIG1_RMSK)
#define HWIO_LLCC_BIST_WRITE_CONFIG1_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_BIST_WRITE_CONFIG1_ADDR(x), mask) 
#define HWIO_LLCC_BIST_WRITE_CONFIG1_OUT(x, val)           \
	out_dword( HWIO_LLCC_BIST_WRITE_CONFIG1_ADDR(x), val)
#define HWIO_LLCC_BIST_WRITE_CONFIG1_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BIST_WRITE_CONFIG1_ADDR(x), mask, val, HWIO_LLCC_BIST_WRITE_CONFIG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BIST_WRITE_CONFIG1_BIST_WR_START_BMSK    0x80000000
#define HWIO_LLCC_BIST_WRITE_CONFIG1_BIST_WR_START_SHFT          0x1f

#define HWIO_LLCC_BIST_WRITE_CONFIG1_BIST_WR_SEED_SRC_BMSK 0x60000000
#define HWIO_LLCC_BIST_WRITE_CONFIG1_BIST_WR_SEED_SRC_SHFT       0x1d

#define HWIO_LLCC_BIST_WRITE_CONFIG1_BIST_WR_TARGET_RAM_BMSK 0x0c000000
#define HWIO_LLCC_BIST_WRITE_CONFIG1_BIST_WR_TARGET_RAM_SHFT       0x1a

#define HWIO_LLCC_BIST_WRITE_CONFIG1_BIST_WR_ALEN_BMSK     0x03000000
#define HWIO_LLCC_BIST_WRITE_CONFIG1_BIST_WR_ALEN_SHFT           0x18

#define HWIO_LLCC_BIST_WRITE_CONFIG1_BIST_WR_INF_LOOP_BMSK 0x00100000
#define HWIO_LLCC_BIST_WRITE_CONFIG1_BIST_WR_INF_LOOP_SHFT       0x14

#define HWIO_LLCC_BIST_WRITE_CONFIG1_BIST_WR_END_COLUMN_BMSK 0x0000f000
#define HWIO_LLCC_BIST_WRITE_CONFIG1_BIST_WR_END_COLUMN_SHFT        0xc

#define HWIO_LLCC_BIST_WRITE_CONFIG1_BIST_WR_START_COLUMN_BMSK 0x00000f00
#define HWIO_LLCC_BIST_WRITE_CONFIG1_BIST_WR_START_COLUMN_SHFT        0x8

#define HWIO_LLCC_BIST_WRITE_CONFIG1_BIST_WR_END_ROW_BMSK  0x00000070
#define HWIO_LLCC_BIST_WRITE_CONFIG1_BIST_WR_END_ROW_SHFT         0x4

#define HWIO_LLCC_BIST_WRITE_CONFIG1_BIST_WR_START_ROW_BMSK 0x00000007
#define HWIO_LLCC_BIST_WRITE_CONFIG1_BIST_WR_START_ROW_SHFT        0x0

//// Register LLCC_BIST_WRITE_CONFIG2 ////

#define HWIO_LLCC_BIST_WRITE_CONFIG2_ADDR(x)               (x+0x00000014)
#define HWIO_LLCC_BIST_WRITE_CONFIG2_PHYS(x)               (x+0x00000014)
#define HWIO_LLCC_BIST_WRITE_CONFIG2_RMSK                  0xffffffff
#define HWIO_LLCC_BIST_WRITE_CONFIG2_SHFT                           0
#define HWIO_LLCC_BIST_WRITE_CONFIG2_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_BIST_WRITE_CONFIG2_ADDR(x), HWIO_LLCC_BIST_WRITE_CONFIG2_RMSK)
#define HWIO_LLCC_BIST_WRITE_CONFIG2_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_BIST_WRITE_CONFIG2_ADDR(x), mask) 
#define HWIO_LLCC_BIST_WRITE_CONFIG2_OUT(x, val)           \
	out_dword( HWIO_LLCC_BIST_WRITE_CONFIG2_ADDR(x), val)
#define HWIO_LLCC_BIST_WRITE_CONFIG2_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BIST_WRITE_CONFIG2_ADDR(x), mask, val, HWIO_LLCC_BIST_WRITE_CONFIG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BIST_WRITE_CONFIG2_BIST_WR_LOOP_CNT_BMSK 0xffffffff
#define HWIO_LLCC_BIST_WRITE_CONFIG2_BIST_WR_LOOP_CNT_SHFT        0x0

//// Register LLCC_BIST_WR_ADDR ////

#define HWIO_LLCC_BIST_WR_ADDR_ADDR(x)                     (x+0x00000018)
#define HWIO_LLCC_BIST_WR_ADDR_PHYS(x)                     (x+0x00000018)
#define HWIO_LLCC_BIST_WR_ADDR_RMSK                        0x007ff7ff
#define HWIO_LLCC_BIST_WR_ADDR_SHFT                                 0
#define HWIO_LLCC_BIST_WR_ADDR_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_BIST_WR_ADDR_ADDR(x), HWIO_LLCC_BIST_WR_ADDR_RMSK)
#define HWIO_LLCC_BIST_WR_ADDR_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_BIST_WR_ADDR_ADDR(x), mask) 
#define HWIO_LLCC_BIST_WR_ADDR_OUT(x, val)                 \
	out_dword( HWIO_LLCC_BIST_WR_ADDR_ADDR(x), val)
#define HWIO_LLCC_BIST_WR_ADDR_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BIST_WR_ADDR_ADDR(x), mask, val, HWIO_LLCC_BIST_WR_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BIST_WR_ADDR_BIST_WR_END_ADDR_BMSK       0x007ff000
#define HWIO_LLCC_BIST_WR_ADDR_BIST_WR_END_ADDR_SHFT              0xc

#define HWIO_LLCC_BIST_WR_ADDR_BIST_WR_START_ADDR_BMSK     0x000007ff
#define HWIO_LLCC_BIST_WR_ADDR_BIST_WR_START_ADDR_SHFT            0x0

//// Register LLCC_BIST_WR_BIST_SEED ////

#define HWIO_LLCC_BIST_WR_BIST_SEED_ADDR(x)                (x+0x0000001c)
#define HWIO_LLCC_BIST_WR_BIST_SEED_PHYS(x)                (x+0x0000001c)
#define HWIO_LLCC_BIST_WR_BIST_SEED_RMSK                   0xffffffff
#define HWIO_LLCC_BIST_WR_BIST_SEED_SHFT                            0
#define HWIO_LLCC_BIST_WR_BIST_SEED_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_BIST_WR_BIST_SEED_ADDR(x), HWIO_LLCC_BIST_WR_BIST_SEED_RMSK)
#define HWIO_LLCC_BIST_WR_BIST_SEED_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_BIST_WR_BIST_SEED_ADDR(x), mask) 
#define HWIO_LLCC_BIST_WR_BIST_SEED_OUT(x, val)            \
	out_dword( HWIO_LLCC_BIST_WR_BIST_SEED_ADDR(x), val)
#define HWIO_LLCC_BIST_WR_BIST_SEED_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BIST_WR_BIST_SEED_ADDR(x), mask, val, HWIO_LLCC_BIST_WR_BIST_SEED_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BIST_WR_BIST_SEED_BIST_WR_SEED_BMSK      0xffffffff
#define HWIO_LLCC_BIST_WR_BIST_SEED_BIST_WR_SEED_SHFT             0x0

//// Register LLCC_BIST_READ_CONFIG1 ////

#define HWIO_LLCC_BIST_READ_CONFIG1_ADDR(x)                (x+0x00000030)
#define HWIO_LLCC_BIST_READ_CONFIG1_PHYS(x)                (x+0x00000030)
#define HWIO_LLCC_BIST_READ_CONFIG1_RMSK                   0xef10ff77
#define HWIO_LLCC_BIST_READ_CONFIG1_SHFT                            0
#define HWIO_LLCC_BIST_READ_CONFIG1_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_BIST_READ_CONFIG1_ADDR(x), HWIO_LLCC_BIST_READ_CONFIG1_RMSK)
#define HWIO_LLCC_BIST_READ_CONFIG1_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_BIST_READ_CONFIG1_ADDR(x), mask) 
#define HWIO_LLCC_BIST_READ_CONFIG1_OUT(x, val)            \
	out_dword( HWIO_LLCC_BIST_READ_CONFIG1_ADDR(x), val)
#define HWIO_LLCC_BIST_READ_CONFIG1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BIST_READ_CONFIG1_ADDR(x), mask, val, HWIO_LLCC_BIST_READ_CONFIG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BIST_READ_CONFIG1_BIST_RD_START_BMSK     0x80000000
#define HWIO_LLCC_BIST_READ_CONFIG1_BIST_RD_START_SHFT           0x1f

#define HWIO_LLCC_BIST_READ_CONFIG1_BIST_RD_SEED_SRC_BMSK  0x60000000
#define HWIO_LLCC_BIST_READ_CONFIG1_BIST_RD_SEED_SRC_SHFT        0x1d

#define HWIO_LLCC_BIST_READ_CONFIG1_BIST_RD_TARGET_RAM_BMSK 0x0c000000
#define HWIO_LLCC_BIST_READ_CONFIG1_BIST_RD_TARGET_RAM_SHFT       0x1a

#define HWIO_LLCC_BIST_READ_CONFIG1_BIST_RD_ALEN_BMSK      0x03000000
#define HWIO_LLCC_BIST_READ_CONFIG1_BIST_RD_ALEN_SHFT            0x18

#define HWIO_LLCC_BIST_READ_CONFIG1_BIST_RD_INF_LOOP_BMSK  0x00100000
#define HWIO_LLCC_BIST_READ_CONFIG1_BIST_RD_INF_LOOP_SHFT        0x14

#define HWIO_LLCC_BIST_READ_CONFIG1_BIST_RD_END_COLUMN_BMSK 0x0000f000
#define HWIO_LLCC_BIST_READ_CONFIG1_BIST_RD_END_COLUMN_SHFT        0xc

#define HWIO_LLCC_BIST_READ_CONFIG1_BIST_RD_START_COLUMN_BMSK 0x00000f00
#define HWIO_LLCC_BIST_READ_CONFIG1_BIST_RD_START_COLUMN_SHFT        0x8

#define HWIO_LLCC_BIST_READ_CONFIG1_BIST_RD_END_ROW_BMSK   0x00000070
#define HWIO_LLCC_BIST_READ_CONFIG1_BIST_RD_END_ROW_SHFT          0x4

#define HWIO_LLCC_BIST_READ_CONFIG1_BIST_RD_START_ROW_BMSK 0x00000007
#define HWIO_LLCC_BIST_READ_CONFIG1_BIST_RD_START_ROW_SHFT        0x0

//// Register LLCC_BIST_READ_CONFIG2 ////

#define HWIO_LLCC_BIST_READ_CONFIG2_ADDR(x)                (x+0x00000034)
#define HWIO_LLCC_BIST_READ_CONFIG2_PHYS(x)                (x+0x00000034)
#define HWIO_LLCC_BIST_READ_CONFIG2_RMSK                   0xffffffff
#define HWIO_LLCC_BIST_READ_CONFIG2_SHFT                            0
#define HWIO_LLCC_BIST_READ_CONFIG2_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_BIST_READ_CONFIG2_ADDR(x), HWIO_LLCC_BIST_READ_CONFIG2_RMSK)
#define HWIO_LLCC_BIST_READ_CONFIG2_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_BIST_READ_CONFIG2_ADDR(x), mask) 
#define HWIO_LLCC_BIST_READ_CONFIG2_OUT(x, val)            \
	out_dword( HWIO_LLCC_BIST_READ_CONFIG2_ADDR(x), val)
#define HWIO_LLCC_BIST_READ_CONFIG2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BIST_READ_CONFIG2_ADDR(x), mask, val, HWIO_LLCC_BIST_READ_CONFIG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BIST_READ_CONFIG2_BIST_RD_LOOP_CNT_BMSK  0xffffffff
#define HWIO_LLCC_BIST_READ_CONFIG2_BIST_RD_LOOP_CNT_SHFT         0x0

//// Register LLCC_BIST_RD_ADDR ////

#define HWIO_LLCC_BIST_RD_ADDR_ADDR(x)                     (x+0x00000038)
#define HWIO_LLCC_BIST_RD_ADDR_PHYS(x)                     (x+0x00000038)
#define HWIO_LLCC_BIST_RD_ADDR_RMSK                        0x007ff7ff
#define HWIO_LLCC_BIST_RD_ADDR_SHFT                                 0
#define HWIO_LLCC_BIST_RD_ADDR_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_BIST_RD_ADDR_ADDR(x), HWIO_LLCC_BIST_RD_ADDR_RMSK)
#define HWIO_LLCC_BIST_RD_ADDR_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_BIST_RD_ADDR_ADDR(x), mask) 
#define HWIO_LLCC_BIST_RD_ADDR_OUT(x, val)                 \
	out_dword( HWIO_LLCC_BIST_RD_ADDR_ADDR(x), val)
#define HWIO_LLCC_BIST_RD_ADDR_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BIST_RD_ADDR_ADDR(x), mask, val, HWIO_LLCC_BIST_RD_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BIST_RD_ADDR_BIST_RD_END_ADDR_BMSK       0x007ff000
#define HWIO_LLCC_BIST_RD_ADDR_BIST_RD_END_ADDR_SHFT              0xc

#define HWIO_LLCC_BIST_RD_ADDR_BIST_RD_START_ADDR_BMSK     0x000007ff
#define HWIO_LLCC_BIST_RD_ADDR_BIST_RD_START_ADDR_SHFT            0x0

//// Register LLCC_BIST_RD_BIST_SEED ////

#define HWIO_LLCC_BIST_RD_BIST_SEED_ADDR(x)                (x+0x0000003c)
#define HWIO_LLCC_BIST_RD_BIST_SEED_PHYS(x)                (x+0x0000003c)
#define HWIO_LLCC_BIST_RD_BIST_SEED_RMSK                   0xffffffff
#define HWIO_LLCC_BIST_RD_BIST_SEED_SHFT                            0
#define HWIO_LLCC_BIST_RD_BIST_SEED_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_BIST_RD_BIST_SEED_ADDR(x), HWIO_LLCC_BIST_RD_BIST_SEED_RMSK)
#define HWIO_LLCC_BIST_RD_BIST_SEED_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_BIST_RD_BIST_SEED_ADDR(x), mask) 
#define HWIO_LLCC_BIST_RD_BIST_SEED_OUT(x, val)            \
	out_dword( HWIO_LLCC_BIST_RD_BIST_SEED_ADDR(x), val)
#define HWIO_LLCC_BIST_RD_BIST_SEED_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BIST_RD_BIST_SEED_ADDR(x), mask, val, HWIO_LLCC_BIST_RD_BIST_SEED_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BIST_RD_BIST_SEED_BIST_RD_SEED_BMSK      0xffffffff
#define HWIO_LLCC_BIST_RD_BIST_SEED_BIST_RD_SEED_SHFT             0x0

//// Register LLCC_BIST_LFSR_TAP_POINT ////

#define HWIO_LLCC_BIST_LFSR_TAP_POINT_ADDR(x)              (x+0x00000050)
#define HWIO_LLCC_BIST_LFSR_TAP_POINT_PHYS(x)              (x+0x00000050)
#define HWIO_LLCC_BIST_LFSR_TAP_POINT_RMSK                 0xffffffff
#define HWIO_LLCC_BIST_LFSR_TAP_POINT_SHFT                          0
#define HWIO_LLCC_BIST_LFSR_TAP_POINT_IN(x)                \
	in_dword_masked ( HWIO_LLCC_BIST_LFSR_TAP_POINT_ADDR(x), HWIO_LLCC_BIST_LFSR_TAP_POINT_RMSK)
#define HWIO_LLCC_BIST_LFSR_TAP_POINT_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_BIST_LFSR_TAP_POINT_ADDR(x), mask) 
#define HWIO_LLCC_BIST_LFSR_TAP_POINT_OUT(x, val)          \
	out_dword( HWIO_LLCC_BIST_LFSR_TAP_POINT_ADDR(x), val)
#define HWIO_LLCC_BIST_LFSR_TAP_POINT_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BIST_LFSR_TAP_POINT_ADDR(x), mask, val, HWIO_LLCC_BIST_LFSR_TAP_POINT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BIST_LFSR_TAP_POINT_BIST_LFSR_TAP_POINT_BMSK 0xffffffff
#define HWIO_LLCC_BIST_LFSR_TAP_POINT_BIST_LFSR_TAP_POINT_SHFT        0x0

//// Register LLCC_BIST_TAG_RAM_EXTRA_COL_ACT ////

#define HWIO_LLCC_BIST_TAG_RAM_EXTRA_COL_ACT_ADDR(x)       (x+0x00000054)
#define HWIO_LLCC_BIST_TAG_RAM_EXTRA_COL_ACT_PHYS(x)       (x+0x00000054)
#define HWIO_LLCC_BIST_TAG_RAM_EXTRA_COL_ACT_RMSK          0x00000fff
#define HWIO_LLCC_BIST_TAG_RAM_EXTRA_COL_ACT_SHFT                   0
#define HWIO_LLCC_BIST_TAG_RAM_EXTRA_COL_ACT_IN(x)         \
	in_dword_masked ( HWIO_LLCC_BIST_TAG_RAM_EXTRA_COL_ACT_ADDR(x), HWIO_LLCC_BIST_TAG_RAM_EXTRA_COL_ACT_RMSK)
#define HWIO_LLCC_BIST_TAG_RAM_EXTRA_COL_ACT_INM(x, mask)  \
	in_dword_masked ( HWIO_LLCC_BIST_TAG_RAM_EXTRA_COL_ACT_ADDR(x), mask) 
#define HWIO_LLCC_BIST_TAG_RAM_EXTRA_COL_ACT_OUT(x, val)   \
	out_dword( HWIO_LLCC_BIST_TAG_RAM_EXTRA_COL_ACT_ADDR(x), val)
#define HWIO_LLCC_BIST_TAG_RAM_EXTRA_COL_ACT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BIST_TAG_RAM_EXTRA_COL_ACT_ADDR(x), mask, val, HWIO_LLCC_BIST_TAG_RAM_EXTRA_COL_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BIST_TAG_RAM_EXTRA_COL_ACT_BIST_EXTRA_COL_ACTIVATE_BMSK 0x00000fff
#define HWIO_LLCC_BIST_TAG_RAM_EXTRA_COL_ACT_BIST_EXTRA_COL_ACTIVATE_SHFT        0x0

//// Register LLCC_BIST_STATUS ////

#define HWIO_LLCC_BIST_STATUS_ADDR(x)                      (x+0x00000060)
#define HWIO_LLCC_BIST_STATUS_PHYS(x)                      (x+0x00000060)
#define HWIO_LLCC_BIST_STATUS_RMSK                         0x03ff001f
#define HWIO_LLCC_BIST_STATUS_SHFT                                  0
#define HWIO_LLCC_BIST_STATUS_IN(x)                        \
	in_dword_masked ( HWIO_LLCC_BIST_STATUS_ADDR(x), HWIO_LLCC_BIST_STATUS_RMSK)
#define HWIO_LLCC_BIST_STATUS_INM(x, mask)                 \
	in_dword_masked ( HWIO_LLCC_BIST_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_BIST_STATUS_OUT(x, val)                  \
	out_dword( HWIO_LLCC_BIST_STATUS_ADDR(x), val)
#define HWIO_LLCC_BIST_STATUS_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BIST_STATUS_ADDR(x), mask, val, HWIO_LLCC_BIST_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BIST_STATUS_BIST_ERROR_CNT_BMSK          0x03ff0000
#define HWIO_LLCC_BIST_STATUS_BIST_ERROR_CNT_SHFT                0x10

#define HWIO_LLCC_BIST_STATUS_BIST_RD_CMD_FIFO_EMPTY_BMSK  0x00000010
#define HWIO_LLCC_BIST_STATUS_BIST_RD_CMD_FIFO_EMPTY_SHFT         0x4

#define HWIO_LLCC_BIST_STATUS_BIST_ILLEGAL_SETUP_ERR_BMSK  0x00000008
#define HWIO_LLCC_BIST_STATUS_BIST_ILLEGAL_SETUP_ERR_SHFT         0x3

#define HWIO_LLCC_BIST_STATUS_BIST_ERROR_BMSK              0x00000004
#define HWIO_LLCC_BIST_STATUS_BIST_ERROR_SHFT                     0x2

#define HWIO_LLCC_BIST_STATUS_BIST_RD_DONE_BMSK            0x00000002
#define HWIO_LLCC_BIST_STATUS_BIST_RD_DONE_SHFT                   0x1

#define HWIO_LLCC_BIST_STATUS_BIST_WR_DONE_BMSK            0x00000001
#define HWIO_LLCC_BIST_STATUS_BIST_WR_DONE_SHFT                   0x0

//// Register LLCC_BIST_FAILURE ////

#define HWIO_LLCC_BIST_FAILURE_ADDR(x)                     (x+0x00000064)
#define HWIO_LLCC_BIST_FAILURE_PHYS(x)                     (x+0x00000064)
#define HWIO_LLCC_BIST_FAILURE_RMSK                        0x000f77ff
#define HWIO_LLCC_BIST_FAILURE_SHFT                                 0
#define HWIO_LLCC_BIST_FAILURE_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_BIST_FAILURE_ADDR(x), HWIO_LLCC_BIST_FAILURE_RMSK)
#define HWIO_LLCC_BIST_FAILURE_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_BIST_FAILURE_ADDR(x), mask) 
#define HWIO_LLCC_BIST_FAILURE_OUT(x, val)                 \
	out_dword( HWIO_LLCC_BIST_FAILURE_ADDR(x), val)
#define HWIO_LLCC_BIST_FAILURE_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BIST_FAILURE_ADDR(x), mask, val, HWIO_LLCC_BIST_FAILURE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BIST_FAILURE_BIST_FAILURE_COLUMN_BMSK    0x000f0000
#define HWIO_LLCC_BIST_FAILURE_BIST_FAILURE_COLUMN_SHFT          0x10

#define HWIO_LLCC_BIST_FAILURE_BIST_FAILURE_ROW_BMSK       0x00007000
#define HWIO_LLCC_BIST_FAILURE_BIST_FAILURE_ROW_SHFT              0xc

#define HWIO_LLCC_BIST_FAILURE_BIST_FAILURE_ADDRESS_BMSK   0x000007ff
#define HWIO_LLCC_BIST_FAILURE_BIST_FAILURE_ADDRESS_SHFT          0x0

//// Register LLCC_BIST_FAILURE_n_BITS ////

#define HWIO_LLCC_BIST_FAILURE_n_BITS_ADDR(base, n)        (base+0x70+0x4*n)
#define HWIO_LLCC_BIST_FAILURE_n_BITS_PHYS(base, n)        (base+0x70+0x4*n)
#define HWIO_LLCC_BIST_FAILURE_n_BITS_RMSK                 0xffffffff
#define HWIO_LLCC_BIST_FAILURE_n_BITS_SHFT                          0
#define HWIO_LLCC_BIST_FAILURE_n_BITS_MAXn                          3
#define HWIO_LLCC_BIST_FAILURE_n_BITS_INI(base, n)         \
	in_dword_masked ( HWIO_LLCC_BIST_FAILURE_n_BITS_ADDR(base, n), HWIO_LLCC_BIST_FAILURE_n_BITS_RMSK)
#define HWIO_LLCC_BIST_FAILURE_n_BITS_INMI(base, n, mask)  \
	in_dword_masked ( HWIO_LLCC_BIST_FAILURE_n_BITS_ADDR(base, n), mask) 
#define HWIO_LLCC_BIST_FAILURE_n_BITS_OUTI(base, n, val)   \
	out_dword( HWIO_LLCC_BIST_FAILURE_n_BITS_ADDR(base, n), val)
#define HWIO_LLCC_BIST_FAILURE_n_BITS_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_BIST_FAILURE_n_BITS_ADDR(base, n), mask, val, HWIO_LLCC_BIST_FAILURE_n_BITS_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_BIST_FAILURE_n_BITS_BIST_FAILURE_BITS_BMSK 0xffffffff
#define HWIO_LLCC_BIST_FAILURE_n_BITS_BIST_FAILURE_BITS_SHFT        0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block LLCC_COMMON
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register LLCC_COMMON_HW_INFO ////

#define HWIO_LLCC_COMMON_HW_INFO_ADDR(x)                 (x+0x00000000)
#define HWIO_LLCC_COMMON_HW_INFO_PHYS(x)                 (x+0x00000000)
#define HWIO_LLCC_COMMON_HW_INFO_RMSK                    0xffffffff
#define HWIO_LLCC_COMMON_HW_INFO_SHFT                             0
#define HWIO_LLCC_COMMON_HW_INFO_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_COMMON_HW_INFO_ADDR(x), HWIO_LLCC_COMMON_HW_INFO_RMSK)
#define HWIO_LLCC_COMMON_HW_INFO_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_COMMON_HW_INFO_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_HW_INFO_OUT(x, val)             \
	out_dword( HWIO_LLCC_COMMON_HW_INFO_ADDR(x), val)
#define HWIO_LLCC_COMMON_HW_INFO_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_HW_INFO_ADDR(x), mask, val, HWIO_LLCC_COMMON_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_HW_INFO_MAJOR_BMSK              0xff000000
#define HWIO_LLCC_COMMON_HW_INFO_MAJOR_SHFT                    0x18

#define HWIO_LLCC_COMMON_HW_INFO_BRANCH_BMSK             0x00ff0000
#define HWIO_LLCC_COMMON_HW_INFO_BRANCH_SHFT                   0x10

#define HWIO_LLCC_COMMON_HW_INFO_MINOR_BMSK              0x0000ff00
#define HWIO_LLCC_COMMON_HW_INFO_MINOR_SHFT                     0x8

#define HWIO_LLCC_COMMON_HW_INFO_ECO_BMSK                0x000000ff
#define HWIO_LLCC_COMMON_HW_INFO_ECO_SHFT                       0x0

//// Register LLCC_COMMON_CFG0 ////

#define HWIO_LLCC_COMMON_CFG0_ADDR(x)                    (x+0x00000004)
#define HWIO_LLCC_COMMON_CFG0_PHYS(x)                    (x+0x00000004)
#define HWIO_LLCC_COMMON_CFG0_RMSK                       0x00000ff0
#define HWIO_LLCC_COMMON_CFG0_SHFT                                4
#define HWIO_LLCC_COMMON_CFG0_IN(x)                      \
	in_dword_masked ( HWIO_LLCC_COMMON_CFG0_ADDR(x), HWIO_LLCC_COMMON_CFG0_RMSK)
#define HWIO_LLCC_COMMON_CFG0_INM(x, mask)               \
	in_dword_masked ( HWIO_LLCC_COMMON_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_CFG0_OUT(x, val)                \
	out_dword( HWIO_LLCC_COMMON_CFG0_ADDR(x), val)
#define HWIO_LLCC_COMMON_CFG0_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_CFG0_ADDR(x), mask, val, HWIO_LLCC_COMMON_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_CFG0_AHB_QACTIVE_HYSTERESIS_BMSK 0x00000ff0
#define HWIO_LLCC_COMMON_CFG0_AHB_QACTIVE_HYSTERESIS_SHFT        0x4

//// Register LLCC_COMMON_CGC_CFG ////

#define HWIO_LLCC_COMMON_CGC_CFG_ADDR(x)                 (x+0x00000008)
#define HWIO_LLCC_COMMON_CGC_CFG_PHYS(x)                 (x+0x00000008)
#define HWIO_LLCC_COMMON_CGC_CFG_RMSK                    0x00000003
#define HWIO_LLCC_COMMON_CGC_CFG_SHFT                             0
#define HWIO_LLCC_COMMON_CGC_CFG_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_COMMON_CGC_CFG_ADDR(x), HWIO_LLCC_COMMON_CGC_CFG_RMSK)
#define HWIO_LLCC_COMMON_CGC_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_COMMON_CGC_CFG_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_CGC_CFG_OUT(x, val)             \
	out_dword( HWIO_LLCC_COMMON_CGC_CFG_ADDR(x), val)
#define HWIO_LLCC_COMMON_CGC_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_CGC_CFG_ADDR(x), mask, val, HWIO_LLCC_COMMON_CGC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_CGC_CFG_LLCC_FBG_CLK_ENABLE_BMSK 0x00000002
#define HWIO_LLCC_COMMON_CGC_CFG_LLCC_FBG_CLK_ENABLE_SHFT        0x1

#define HWIO_LLCC_COMMON_CGC_CFG_LLCC_CLK_ENABLE_BMSK    0x00000001
#define HWIO_LLCC_COMMON_CGC_CFG_LLCC_CLK_ENABLE_SHFT           0x0

//// Register LLCC_COMMON_STATUS0 ////

#define HWIO_LLCC_COMMON_STATUS0_ADDR(x)                 (x+0x0000000c)
#define HWIO_LLCC_COMMON_STATUS0_PHYS(x)                 (x+0x0000000c)
#define HWIO_LLCC_COMMON_STATUS0_RMSK                    0xf0fff3ff
#define HWIO_LLCC_COMMON_STATUS0_SHFT                             0
#define HWIO_LLCC_COMMON_STATUS0_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_COMMON_STATUS0_ADDR(x), HWIO_LLCC_COMMON_STATUS0_RMSK)
#define HWIO_LLCC_COMMON_STATUS0_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_COMMON_STATUS0_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_STATUS0_OUT(x, val)             \
	out_dword( HWIO_LLCC_COMMON_STATUS0_ADDR(x), val)
#define HWIO_LLCC_COMMON_STATUS0_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_STATUS0_ADDR(x), mask, val, HWIO_LLCC_COMMON_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_STATUS0_LLCC_LB_CNT_BMSK        0xf0000000
#define HWIO_LLCC_COMMON_STATUS0_LLCC_LB_CNT_SHFT              0x1c

#define HWIO_LLCC_COMMON_STATUS0_LLCC_SET_CNT_BMSK       0x00fff000
#define HWIO_LLCC_COMMON_STATUS0_LLCC_SET_CNT_SHFT              0xc

#define HWIO_LLCC_COMMON_STATUS0_LLCC_ASSOCIATIVITY_BMSK 0x000003f0
#define HWIO_LLCC_COMMON_STATUS0_LLCC_ASSOCIATIVITY_SHFT        0x4

#define HWIO_LLCC_COMMON_STATUS0_RFU_3_BMSK              0x00000008
#define HWIO_LLCC_COMMON_STATUS0_RFU_3_SHFT                     0x3

#define HWIO_LLCC_COMMON_STATUS0_LLCC_CL_SIZE_BMSK       0x00000007
#define HWIO_LLCC_COMMON_STATUS0_LLCC_CL_SIZE_SHFT              0x0
#define HWIO_LLCC_COMMON_STATUS0_LLCC_CL_SIZE_CL_SIZE_32_BYTES_FVAL       0x0u
#define HWIO_LLCC_COMMON_STATUS0_LLCC_CL_SIZE_CL_SIZE_64_BYTES_FVAL       0x1u
#define HWIO_LLCC_COMMON_STATUS0_LLCC_CL_SIZE_CL_SIZE_128_BYTES_FVAL       0x2u

//// Register LLCC_COMMON_INTERRUPT_0_STATUS ////

#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_ADDR(x)      (x+0x00000010)
#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_PHYS(x)      (x+0x00000010)
#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_RMSK         0x000007ff
#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_SHFT                  0
#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_IN(x)        \
	in_dword_masked ( HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_ADDR(x), HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_RMSK)
#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_OUT(x, val)  \
	out_dword( HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_ADDR(x), val)
#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_ADDR(x), mask, val, HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_DBG_EVENT_BMSK 0x00000400
#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_DBG_EVENT_SHFT        0xa

#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_PERFMON_BMSK 0x00000200
#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_PERFMON_SHFT        0x9

#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_AMON_BMSK    0x00000100
#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_AMON_SHFT           0x8

#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_BEAC_BMSK    0x00000080
#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_BEAC_SHFT           0x7

#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_DRP_BMSK     0x00000040
#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_DRP_SHFT            0x6

#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_FEAC_BMSK    0x00000020
#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_FEAC_SHFT           0x5

#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_FEWC_BMSK    0x00000010
#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_FEWC_SHFT           0x4

#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_TRP_BMSK     0x0000000f
#define HWIO_LLCC_COMMON_INTERRUPT_0_STATUS_TRP_SHFT            0x0

//// Register LLCC_COMMON_INTERRUPT_0_ENABLE ////

#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_ADDR(x)      (x+0x0000001c)
#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_PHYS(x)      (x+0x0000001c)
#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_RMSK         0x000007ff
#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_SHFT                  0
#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_IN(x)        \
	in_dword_masked ( HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_ADDR(x), HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_RMSK)
#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_OUT(x, val)  \
	out_dword( HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_ADDR(x), val)
#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_ADDR(x), mask, val, HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_DBG_EVENT_BMSK 0x00000400
#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_DBG_EVENT_SHFT        0xa

#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_PERFMON_BMSK 0x00000200
#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_PERFMON_SHFT        0x9

#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_AMON_BMSK    0x00000100
#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_AMON_SHFT           0x8

#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_BEAC_BMSK    0x00000080
#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_BEAC_SHFT           0x7

#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_DRP_BMSK     0x00000040
#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_DRP_SHFT            0x6

#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_FEAC_BMSK    0x00000020
#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_FEAC_SHFT           0x5

#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_FEWC_BMSK    0x00000010
#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_FEWC_SHFT           0x4

#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_TRP_BMSK     0x0000000f
#define HWIO_LLCC_COMMON_INTERRUPT_0_ENABLE_TRP_SHFT            0x0

//// Register LLCC_COMMON_INTERRUPT_1_STATUS ////

#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_ADDR(x)      (x+0x00000020)
#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_PHYS(x)      (x+0x00000020)
#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_RMSK         0x000007ff
#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_SHFT                  0
#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_IN(x)        \
	in_dword_masked ( HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_ADDR(x), HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_RMSK)
#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_OUT(x, val)  \
	out_dword( HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_ADDR(x), val)
#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_ADDR(x), mask, val, HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_DBG_EVENT_BMSK 0x00000400
#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_DBG_EVENT_SHFT        0xa

#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_PERFMON_BMSK 0x00000200
#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_PERFMON_SHFT        0x9

#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_AMON_BMSK    0x00000100
#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_AMON_SHFT           0x8

#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_BEAC_BMSK    0x00000080
#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_BEAC_SHFT           0x7

#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_DRP_BMSK     0x00000040
#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_DRP_SHFT            0x6

#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_FEAC_BMSK    0x00000020
#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_FEAC_SHFT           0x5

#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_FEWC_BMSK    0x00000010
#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_FEWC_SHFT           0x4

#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_TRP_BMSK     0x0000000f
#define HWIO_LLCC_COMMON_INTERRUPT_1_STATUS_TRP_SHFT            0x0

//// Register LLCC_COMMON_INTERRUPT_1_ENABLE ////

#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_ADDR(x)      (x+0x0000002c)
#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_PHYS(x)      (x+0x0000002c)
#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_RMSK         0x000007ff
#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_SHFT                  0
#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_IN(x)        \
	in_dword_masked ( HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_ADDR(x), HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_RMSK)
#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_OUT(x, val)  \
	out_dword( HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_ADDR(x), val)
#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_ADDR(x), mask, val, HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_DBG_EVENT_BMSK 0x00000400
#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_DBG_EVENT_SHFT        0xa

#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_PERFMON_BMSK 0x00000200
#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_PERFMON_SHFT        0x9

#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_AMON_BMSK    0x00000100
#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_AMON_SHFT           0x8

#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_BEAC_BMSK    0x00000080
#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_BEAC_SHFT           0x7

#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_DRP_BMSK     0x00000040
#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_DRP_SHFT            0x6

#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_FEAC_BMSK    0x00000020
#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_FEAC_SHFT           0x5

#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_FEWC_BMSK    0x00000010
#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_FEWC_SHFT           0x4

#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_TRP_BMSK     0x0000000f
#define HWIO_LLCC_COMMON_INTERRUPT_1_ENABLE_TRP_SHFT            0x0

//// Register LLCC_COMMON_INTERRUPT_2_STATUS ////

#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_ADDR(x)      (x+0x00000030)
#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_PHYS(x)      (x+0x00000030)
#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_RMSK         0x000007ff
#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_SHFT                  0
#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_IN(x)        \
	in_dword_masked ( HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_ADDR(x), HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_RMSK)
#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_OUT(x, val)  \
	out_dword( HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_ADDR(x), val)
#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_ADDR(x), mask, val, HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_DBG_EVENT_BMSK 0x00000400
#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_DBG_EVENT_SHFT        0xa

#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_PERFMON_BMSK 0x00000200
#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_PERFMON_SHFT        0x9

#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_AMON_BMSK    0x00000100
#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_AMON_SHFT           0x8

#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_BEAC_BMSK    0x00000080
#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_BEAC_SHFT           0x7

#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_DRP_BMSK     0x00000040
#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_DRP_SHFT            0x6

#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_FEAC_BMSK    0x00000020
#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_FEAC_SHFT           0x5

#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_FEWC_BMSK    0x00000010
#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_FEWC_SHFT           0x4

#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_TRP_BMSK     0x0000000f
#define HWIO_LLCC_COMMON_INTERRUPT_2_STATUS_TRP_SHFT            0x0

//// Register LLCC_COMMON_INTERRUPT_2_ENABLE ////

#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_ADDR(x)      (x+0x0000003c)
#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_PHYS(x)      (x+0x0000003c)
#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_RMSK         0x000007ff
#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_SHFT                  0
#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_IN(x)        \
	in_dword_masked ( HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_ADDR(x), HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_RMSK)
#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_OUT(x, val)  \
	out_dword( HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_ADDR(x), val)
#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_ADDR(x), mask, val, HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_DBG_EVENT_BMSK 0x00000400
#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_DBG_EVENT_SHFT        0xa

#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_PERFMON_BMSK 0x00000200
#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_PERFMON_SHFT        0x9

#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_AMON_BMSK    0x00000100
#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_AMON_SHFT           0x8

#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_BEAC_BMSK    0x00000080
#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_BEAC_SHFT           0x7

#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_DRP_BMSK     0x00000040
#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_DRP_SHFT            0x6

#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_FEAC_BMSK    0x00000020
#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_FEAC_SHFT           0x5

#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_FEWC_BMSK    0x00000010
#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_FEWC_SHFT           0x4

#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_TRP_BMSK     0x0000000f
#define HWIO_LLCC_COMMON_INTERRUPT_2_ENABLE_TRP_SHFT            0x0

//// Register LLCC_COMMON_INTERRUPT_3_STATUS ////

#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_ADDR(x)      (x+0x00000040)
#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_PHYS(x)      (x+0x00000040)
#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_RMSK         0x000007ff
#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_SHFT                  0
#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_IN(x)        \
	in_dword_masked ( HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_ADDR(x), HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_RMSK)
#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_OUT(x, val)  \
	out_dword( HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_ADDR(x), val)
#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_ADDR(x), mask, val, HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_DBG_EVENT_BMSK 0x00000400
#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_DBG_EVENT_SHFT        0xa

#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_PERFMON_BMSK 0x00000200
#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_PERFMON_SHFT        0x9

#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_AMON_BMSK    0x00000100
#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_AMON_SHFT           0x8

#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_BEAC_BMSK    0x00000080
#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_BEAC_SHFT           0x7

#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_DRP_BMSK     0x00000040
#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_DRP_SHFT            0x6

#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_FEAC_BMSK    0x00000020
#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_FEAC_SHFT           0x5

#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_FEWC_BMSK    0x00000010
#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_FEWC_SHFT           0x4

#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_TRP_BMSK     0x0000000f
#define HWIO_LLCC_COMMON_INTERRUPT_3_STATUS_TRP_SHFT            0x0

//// Register LLCC_COMMON_INTERRUPT_3_ENABLE ////

#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_ADDR(x)      (x+0x0000004c)
#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_PHYS(x)      (x+0x0000004c)
#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_RMSK         0x000007ff
#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_SHFT                  0
#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_IN(x)        \
	in_dword_masked ( HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_ADDR(x), HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_RMSK)
#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_OUT(x, val)  \
	out_dword( HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_ADDR(x), val)
#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_ADDR(x), mask, val, HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_DBG_EVENT_BMSK 0x00000400
#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_DBG_EVENT_SHFT        0xa

#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_PERFMON_BMSK 0x00000200
#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_PERFMON_SHFT        0x9

#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_AMON_BMSK    0x00000100
#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_AMON_SHFT           0x8

#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_BEAC_BMSK    0x00000080
#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_BEAC_SHFT           0x7

#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_DRP_BMSK     0x00000040
#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_DRP_SHFT            0x6

#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_FEAC_BMSK    0x00000020
#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_FEAC_SHFT           0x5

#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_FEWC_BMSK    0x00000010
#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_FEWC_SHFT           0x4

#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_TRP_BMSK     0x0000000f
#define HWIO_LLCC_COMMON_INTERRUPT_3_ENABLE_TRP_SHFT            0x0

//// Register LLCC_COMMON_QOS_POLICY_CTRL ////

#define HWIO_LLCC_COMMON_QOS_POLICY_CTRL_ADDR(x)         (x+0x00000050)
#define HWIO_LLCC_COMMON_QOS_POLICY_CTRL_PHYS(x)         (x+0x00000050)
#define HWIO_LLCC_COMMON_QOS_POLICY_CTRL_RMSK            0x0000033f
#define HWIO_LLCC_COMMON_QOS_POLICY_CTRL_SHFT                     0
#define HWIO_LLCC_COMMON_QOS_POLICY_CTRL_IN(x)           \
	in_dword_masked ( HWIO_LLCC_COMMON_QOS_POLICY_CTRL_ADDR(x), HWIO_LLCC_COMMON_QOS_POLICY_CTRL_RMSK)
#define HWIO_LLCC_COMMON_QOS_POLICY_CTRL_INM(x, mask)    \
	in_dword_masked ( HWIO_LLCC_COMMON_QOS_POLICY_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_QOS_POLICY_CTRL_OUT(x, val)     \
	out_dword( HWIO_LLCC_COMMON_QOS_POLICY_CTRL_ADDR(x), val)
#define HWIO_LLCC_COMMON_QOS_POLICY_CTRL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_QOS_POLICY_CTRL_ADDR(x), mask, val, HWIO_LLCC_COMMON_QOS_POLICY_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_QOS_POLICY_CTRL_LOCK_QOS_POLICY_BMSK 0x00000200
#define HWIO_LLCC_COMMON_QOS_POLICY_CTRL_LOCK_QOS_POLICY_SHFT        0x9

#define HWIO_LLCC_COMMON_QOS_POLICY_CTRL_OVERRIDE_QOS_POLICY_BMSK 0x00000100
#define HWIO_LLCC_COMMON_QOS_POLICY_CTRL_OVERRIDE_QOS_POLICY_SHFT        0x8

#define HWIO_LLCC_COMMON_QOS_POLICY_CTRL_QOS_POLICY_VALUE_BMSK 0x00000030
#define HWIO_LLCC_COMMON_QOS_POLICY_CTRL_QOS_POLICY_VALUE_SHFT        0x4

#define HWIO_LLCC_COMMON_QOS_POLICY_CTRL_QOS_POLICY_SYNC_RATE_BMSK 0x0000000f
#define HWIO_LLCC_COMMON_QOS_POLICY_CTRL_QOS_POLICY_SYNC_RATE_SHFT        0x0

//// Register LLCC_COMMON_DEBUG_CTRL ////

#define HWIO_LLCC_COMMON_DEBUG_CTRL_ADDR(x)              (x+0x00000060)
#define HWIO_LLCC_COMMON_DEBUG_CTRL_PHYS(x)              (x+0x00000060)
#define HWIO_LLCC_COMMON_DEBUG_CTRL_RMSK                 0x0000010f
#define HWIO_LLCC_COMMON_DEBUG_CTRL_SHFT                          0
#define HWIO_LLCC_COMMON_DEBUG_CTRL_IN(x)                \
	in_dword_masked ( HWIO_LLCC_COMMON_DEBUG_CTRL_ADDR(x), HWIO_LLCC_COMMON_DEBUG_CTRL_RMSK)
#define HWIO_LLCC_COMMON_DEBUG_CTRL_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_COMMON_DEBUG_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_DEBUG_CTRL_OUT(x, val)          \
	out_dword( HWIO_LLCC_COMMON_DEBUG_CTRL_ADDR(x), val)
#define HWIO_LLCC_COMMON_DEBUG_CTRL_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_DEBUG_CTRL_ADDR(x), mask, val, HWIO_LLCC_COMMON_DEBUG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_DEBUG_CTRL_DEBUG_BUS_READ_EN_BMSK 0x00000100
#define HWIO_LLCC_COMMON_DEBUG_CTRL_DEBUG_BUS_READ_EN_SHFT        0x8

#define HWIO_LLCC_COMMON_DEBUG_CTRL_DEBUG_BLK_SELECT_BMSK 0x0000000f
#define HWIO_LLCC_COMMON_DEBUG_CTRL_DEBUG_BLK_SELECT_SHFT        0x0

//// Register LLCC_COMMON_DEBUG_TESTBUS ////

#define HWIO_LLCC_COMMON_DEBUG_TESTBUS_ADDR(x)           (x+0x00000064)
#define HWIO_LLCC_COMMON_DEBUG_TESTBUS_PHYS(x)           (x+0x00000064)
#define HWIO_LLCC_COMMON_DEBUG_TESTBUS_RMSK              0xffffffff
#define HWIO_LLCC_COMMON_DEBUG_TESTBUS_SHFT                       0
#define HWIO_LLCC_COMMON_DEBUG_TESTBUS_IN(x)             \
	in_dword_masked ( HWIO_LLCC_COMMON_DEBUG_TESTBUS_ADDR(x), HWIO_LLCC_COMMON_DEBUG_TESTBUS_RMSK)
#define HWIO_LLCC_COMMON_DEBUG_TESTBUS_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_COMMON_DEBUG_TESTBUS_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_DEBUG_TESTBUS_OUT(x, val)       \
	out_dword( HWIO_LLCC_COMMON_DEBUG_TESTBUS_ADDR(x), val)
#define HWIO_LLCC_COMMON_DEBUG_TESTBUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_DEBUG_TESTBUS_ADDR(x), mask, val, HWIO_LLCC_COMMON_DEBUG_TESTBUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_DEBUG_TESTBUS_TESTBUS_DATA_BMSK 0xffffffff
#define HWIO_LLCC_COMMON_DEBUG_TESTBUS_TESTBUS_DATA_SHFT        0x0

//// Register LLCC_COMMON_HW_EVENT_CTRL ////

#define HWIO_LLCC_COMMON_HW_EVENT_CTRL_ADDR(x)           (x+0x00000068)
#define HWIO_LLCC_COMMON_HW_EVENT_CTRL_PHYS(x)           (x+0x00000068)
#define HWIO_LLCC_COMMON_HW_EVENT_CTRL_RMSK              0x0003f3ff
#define HWIO_LLCC_COMMON_HW_EVENT_CTRL_SHFT                       0
#define HWIO_LLCC_COMMON_HW_EVENT_CTRL_IN(x)             \
	in_dword_masked ( HWIO_LLCC_COMMON_HW_EVENT_CTRL_ADDR(x), HWIO_LLCC_COMMON_HW_EVENT_CTRL_RMSK)
#define HWIO_LLCC_COMMON_HW_EVENT_CTRL_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_COMMON_HW_EVENT_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_HW_EVENT_CTRL_OUT(x, val)       \
	out_dword( HWIO_LLCC_COMMON_HW_EVENT_CTRL_ADDR(x), val)
#define HWIO_LLCC_COMMON_HW_EVENT_CTRL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_HW_EVENT_CTRL_ADDR(x), mask, val, HWIO_LLCC_COMMON_HW_EVENT_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_HW_EVENT_CTRL_BLK_DBG_EVENT_ENABLE_BMSK 0x0003f000
#define HWIO_LLCC_COMMON_HW_EVENT_CTRL_BLK_DBG_EVENT_ENABLE_SHFT        0xc

#define HWIO_LLCC_COMMON_HW_EVENT_CTRL_BLK_INTERRUPT_ENABLE_BMSK 0x000003ff
#define HWIO_LLCC_COMMON_HW_EVENT_CTRL_BLK_INTERRUPT_ENABLE_SHFT        0x0

//// Register LLCC_COMMON_FENCE_EN0 ////

#define HWIO_LLCC_COMMON_FENCE_EN0_ADDR(x)               (x+0x00000070)
#define HWIO_LLCC_COMMON_FENCE_EN0_PHYS(x)               (x+0x00000070)
#define HWIO_LLCC_COMMON_FENCE_EN0_RMSK                  0x8000003f
#define HWIO_LLCC_COMMON_FENCE_EN0_SHFT                           0
#define HWIO_LLCC_COMMON_FENCE_EN0_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_COMMON_FENCE_EN0_ADDR(x), HWIO_LLCC_COMMON_FENCE_EN0_RMSK)
#define HWIO_LLCC_COMMON_FENCE_EN0_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_COMMON_FENCE_EN0_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_FENCE_EN0_OUT(x, val)           \
	out_dword( HWIO_LLCC_COMMON_FENCE_EN0_ADDR(x), val)
#define HWIO_LLCC_COMMON_FENCE_EN0_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_FENCE_EN0_ADDR(x), mask, val, HWIO_LLCC_COMMON_FENCE_EN0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_FENCE_EN0_CTI_FENCE_ENABLE_BMSK 0x80000000
#define HWIO_LLCC_COMMON_FENCE_EN0_CTI_FENCE_ENABLE_SHFT       0x1f

#define HWIO_LLCC_COMMON_FENCE_EN0_BLK_DBG_EVENT_FENCE_ENABLE_BMSK 0x0000003f
#define HWIO_LLCC_COMMON_FENCE_EN0_BLK_DBG_EVENT_FENCE_ENABLE_SHFT        0x0

//// Register LLCC_COMMON_FENCE_EN1 ////

#define HWIO_LLCC_COMMON_FENCE_EN1_ADDR(x)               (x+0x00000074)
#define HWIO_LLCC_COMMON_FENCE_EN1_PHYS(x)               (x+0x00000074)
#define HWIO_LLCC_COMMON_FENCE_EN1_RMSK                  0x00000001
#define HWIO_LLCC_COMMON_FENCE_EN1_SHFT                           0
#define HWIO_LLCC_COMMON_FENCE_EN1_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_COMMON_FENCE_EN1_ADDR(x), HWIO_LLCC_COMMON_FENCE_EN1_RMSK)
#define HWIO_LLCC_COMMON_FENCE_EN1_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_COMMON_FENCE_EN1_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_FENCE_EN1_OUT(x, val)           \
	out_dword( HWIO_LLCC_COMMON_FENCE_EN1_ADDR(x), val)
#define HWIO_LLCC_COMMON_FENCE_EN1_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_FENCE_EN1_ADDR(x), mask, val, HWIO_LLCC_COMMON_FENCE_EN1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_FENCE_EN1_RCG_FENCE_ENABLE_BMSK 0x00000001
#define HWIO_LLCC_COMMON_FENCE_EN1_RCG_FENCE_ENABLE_SHFT        0x0

//// Register LLCC_COMMON_FENCE_EN2 ////

#define HWIO_LLCC_COMMON_FENCE_EN2_ADDR(x)               (x+0x00000078)
#define HWIO_LLCC_COMMON_FENCE_EN2_PHYS(x)               (x+0x00000078)
#define HWIO_LLCC_COMMON_FENCE_EN2_RMSK                  0x000003ff
#define HWIO_LLCC_COMMON_FENCE_EN2_SHFT                           0
#define HWIO_LLCC_COMMON_FENCE_EN2_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_COMMON_FENCE_EN2_ADDR(x), HWIO_LLCC_COMMON_FENCE_EN2_RMSK)
#define HWIO_LLCC_COMMON_FENCE_EN2_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_COMMON_FENCE_EN2_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_FENCE_EN2_OUT(x, val)           \
	out_dword( HWIO_LLCC_COMMON_FENCE_EN2_ADDR(x), val)
#define HWIO_LLCC_COMMON_FENCE_EN2_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_FENCE_EN2_ADDR(x), mask, val, HWIO_LLCC_COMMON_FENCE_EN2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_FENCE_EN2_BLK_INTERRUPT_FENCE_ENABLE_BMSK 0x000003ff
#define HWIO_LLCC_COMMON_FENCE_EN2_BLK_INTERRUPT_FENCE_ENABLE_SHFT        0x0

//// Register LLCC_COMMON_INT_DBG_EN ////

#define HWIO_LLCC_COMMON_INT_DBG_EN_ADDR(x)              (x+0x0000007c)
#define HWIO_LLCC_COMMON_INT_DBG_EN_PHYS(x)              (x+0x0000007c)
#define HWIO_LLCC_COMMON_INT_DBG_EN_RMSK                 0xffffffff
#define HWIO_LLCC_COMMON_INT_DBG_EN_SHFT                          0
#define HWIO_LLCC_COMMON_INT_DBG_EN_IN(x)                \
	in_dword_masked ( HWIO_LLCC_COMMON_INT_DBG_EN_ADDR(x), HWIO_LLCC_COMMON_INT_DBG_EN_RMSK)
#define HWIO_LLCC_COMMON_INT_DBG_EN_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_COMMON_INT_DBG_EN_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_INT_DBG_EN_OUT(x, val)          \
	out_dword( HWIO_LLCC_COMMON_INT_DBG_EN_ADDR(x), val)
#define HWIO_LLCC_COMMON_INT_DBG_EN_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_INT_DBG_EN_ADDR(x), mask, val, HWIO_LLCC_COMMON_INT_DBG_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_INT_DBG_EN_VALUE_BMSK           0xffffffff
#define HWIO_LLCC_COMMON_INT_DBG_EN_VALUE_SHFT                  0x0

//// Register LLCC_COMMON_LOAD_CONFIG ////

#define HWIO_LLCC_COMMON_LOAD_CONFIG_ADDR(x)             (x+0x00000080)
#define HWIO_LLCC_COMMON_LOAD_CONFIG_PHYS(x)             (x+0x00000080)
#define HWIO_LLCC_COMMON_LOAD_CONFIG_RMSK                0x00000001
#define HWIO_LLCC_COMMON_LOAD_CONFIG_SHFT                         0
#define HWIO_LLCC_COMMON_LOAD_CONFIG_IN(x)               \
	in_dword_masked ( HWIO_LLCC_COMMON_LOAD_CONFIG_ADDR(x), HWIO_LLCC_COMMON_LOAD_CONFIG_RMSK)
#define HWIO_LLCC_COMMON_LOAD_CONFIG_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_COMMON_LOAD_CONFIG_ADDR(x), mask) 
#define HWIO_LLCC_COMMON_LOAD_CONFIG_OUT(x, val)         \
	out_dword( HWIO_LLCC_COMMON_LOAD_CONFIG_ADDR(x), val)
#define HWIO_LLCC_COMMON_LOAD_CONFIG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_COMMON_LOAD_CONFIG_ADDR(x), mask, val, HWIO_LLCC_COMMON_LOAD_CONFIG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_COMMON_LOAD_CONFIG_LOAD_CONFIG_BMSK    0x00000001
#define HWIO_LLCC_COMMON_LOAD_CONFIG_LOAD_CONFIG_SHFT           0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block LLCC_DRP
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register LLCC_DRP_ECC_ERROR_CFG ////

#define HWIO_LLCC_DRP_ECC_ERROR_CFG_ADDR(x)                 (x+0x00000000)
#define HWIO_LLCC_DRP_ECC_ERROR_CFG_PHYS(x)                 (x+0x00000000)
#define HWIO_LLCC_DRP_ECC_ERROR_CFG_RMSK                    0xff00ff31
#define HWIO_LLCC_DRP_ECC_ERROR_CFG_SHFT                             0
#define HWIO_LLCC_DRP_ECC_ERROR_CFG_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_ERROR_CFG_ADDR(x), HWIO_LLCC_DRP_ECC_ERROR_CFG_RMSK)
#define HWIO_LLCC_DRP_ECC_ERROR_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_ERROR_CFG_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_ERROR_CFG_OUT(x, val)             \
	out_dword( HWIO_LLCC_DRP_ECC_ERROR_CFG_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_ERROR_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_ERROR_CFG_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_ERROR_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_ERROR_CFG_SB_ERROR_THRESHOLD_BMSK 0xff000000
#define HWIO_LLCC_DRP_ECC_ERROR_CFG_SB_ERROR_THRESHOLD_SHFT       0x18

#define HWIO_LLCC_DRP_ECC_ERROR_CFG_SB_ERROR_DEBUG_EVENT_THRESHOLD_BIT_BMSK 0x0000ff00
#define HWIO_LLCC_DRP_ECC_ERROR_CFG_SB_ERROR_DEBUG_EVENT_THRESHOLD_BIT_SHFT        0x8

#define HWIO_LLCC_DRP_ECC_ERROR_CFG_DB_QDSS_EVENT_LOGGING_EN_BMSK 0x00000020
#define HWIO_LLCC_DRP_ECC_ERROR_CFG_DB_QDSS_EVENT_LOGGING_EN_SHFT        0x5

#define HWIO_LLCC_DRP_ECC_ERROR_CFG_SB_QDSS_EVENT_LOGGING_EN_BMSK 0x00000010
#define HWIO_LLCC_DRP_ECC_ERROR_CFG_SB_QDSS_EVENT_LOGGING_EN_SHFT        0x4

#define HWIO_LLCC_DRP_ECC_ERROR_CFG_DATA_RAM_ECC_DISABLE_BMSK 0x00000001
#define HWIO_LLCC_DRP_ECC_ERROR_CFG_DATA_RAM_ECC_DISABLE_SHFT        0x0

//// Register LLCC_DRP_ECC_ERROR_CNTR_CLEAR ////

#define HWIO_LLCC_DRP_ECC_ERROR_CNTR_CLEAR_ADDR(x)          (x+0x00000004)
#define HWIO_LLCC_DRP_ECC_ERROR_CNTR_CLEAR_PHYS(x)          (x+0x00000004)
#define HWIO_LLCC_DRP_ECC_ERROR_CNTR_CLEAR_RMSK             0x00000003
#define HWIO_LLCC_DRP_ECC_ERROR_CNTR_CLEAR_SHFT                      0
#define HWIO_LLCC_DRP_ECC_ERROR_CNTR_CLEAR_IN(x)            \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_ERROR_CNTR_CLEAR_ADDR(x), HWIO_LLCC_DRP_ECC_ERROR_CNTR_CLEAR_RMSK)
#define HWIO_LLCC_DRP_ECC_ERROR_CNTR_CLEAR_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_ERROR_CNTR_CLEAR_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_ERROR_CNTR_CLEAR_OUT(x, val)      \
	out_dword( HWIO_LLCC_DRP_ECC_ERROR_CNTR_CLEAR_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_ERROR_CNTR_CLEAR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_ERROR_CNTR_CLEAR_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_ERROR_CNTR_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_ERROR_CNTR_CLEAR_DB_COUNTER_CLEAR_BMSK 0x00000002
#define HWIO_LLCC_DRP_ECC_ERROR_CNTR_CLEAR_DB_COUNTER_CLEAR_SHFT        0x1

#define HWIO_LLCC_DRP_ECC_ERROR_CNTR_CLEAR_SB_COUNTER_CLEAR_BMSK 0x00000001
#define HWIO_LLCC_DRP_ECC_ERROR_CNTR_CLEAR_SB_COUNTER_CLEAR_SHFT        0x0

//// Register LLCC_DRP_ECC_ERROR_INJECTION_0 ////

#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_ADDR(x)         (x+0x00000010)
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_PHYS(x)         (x+0x00000010)
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_RMSK            0xe0000003
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_SHFT                     0
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_IN(x)           \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_ADDR(x), HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_RMSK)
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_INM(x, mask)    \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_OUT(x, val)     \
	out_dword( HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_DOWN_COUNTER_EN_BMSK 0x80000000
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_DOWN_COUNTER_EN_SHFT       0x1f

#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_REPEAT_BMSK     0x40000000
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_REPEAT_SHFT           0x1e

#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_INJECT_ERROR_ON_ACCESS_BMSK 0x20000000
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_INJECT_ERROR_ON_ACCESS_SHFT       0x1d

#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_DB_ERR_BMSK     0x00000002
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_DB_ERR_SHFT            0x1

#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_SB_ERR_BMSK     0x00000001
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_0_SB_ERR_SHFT            0x0

//// Register LLCC_DRP_ECC_ERROR_INJECTION_1 ////

#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_1_ADDR(x)         (x+0x00000014)
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_1_PHYS(x)         (x+0x00000014)
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_1_RMSK            0xffffffff
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_1_SHFT                     0
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_1_IN(x)           \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_ERROR_INJECTION_1_ADDR(x), HWIO_LLCC_DRP_ECC_ERROR_INJECTION_1_RMSK)
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_1_INM(x, mask)    \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_ERROR_INJECTION_1_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_1_OUT(x, val)     \
	out_dword( HWIO_LLCC_DRP_ECC_ERROR_INJECTION_1_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_ERROR_INJECTION_1_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_ERROR_INJECTION_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_1_DOWN_COUNTER_VAL_BMSK 0xffffffff
#define HWIO_LLCC_DRP_ECC_ERROR_INJECTION_1_DOWN_COUNTER_VAL_SHFT        0x0

//// Register LLCC_DRP_INTERRUPT_STATUS ////

#define HWIO_LLCC_DRP_INTERRUPT_STATUS_ADDR(x)              (x+0x00001000)
#define HWIO_LLCC_DRP_INTERRUPT_STATUS_PHYS(x)              (x+0x00001000)
#define HWIO_LLCC_DRP_INTERRUPT_STATUS_RMSK                 0x00000003
#define HWIO_LLCC_DRP_INTERRUPT_STATUS_SHFT                          0
#define HWIO_LLCC_DRP_INTERRUPT_STATUS_IN(x)                \
	in_dword_masked ( HWIO_LLCC_DRP_INTERRUPT_STATUS_ADDR(x), HWIO_LLCC_DRP_INTERRUPT_STATUS_RMSK)
#define HWIO_LLCC_DRP_INTERRUPT_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_DRP_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_DRP_INTERRUPT_STATUS_OUT(x, val)          \
	out_dword( HWIO_LLCC_DRP_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_LLCC_DRP_INTERRUPT_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_LLCC_DRP_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_INTERRUPT_STATUS_DB_ECC_ERROR_BMSK    0x00000002
#define HWIO_LLCC_DRP_INTERRUPT_STATUS_DB_ECC_ERROR_SHFT           0x1

#define HWIO_LLCC_DRP_INTERRUPT_STATUS_SB_ECC_ERROR_BMSK    0x00000001
#define HWIO_LLCC_DRP_INTERRUPT_STATUS_SB_ECC_ERROR_SHFT           0x0

//// Register LLCC_DRP_INTERRUPT_CLEAR ////

#define HWIO_LLCC_DRP_INTERRUPT_CLEAR_ADDR(x)               (x+0x00001008)
#define HWIO_LLCC_DRP_INTERRUPT_CLEAR_PHYS(x)               (x+0x00001008)
#define HWIO_LLCC_DRP_INTERRUPT_CLEAR_RMSK                  0x00000003
#define HWIO_LLCC_DRP_INTERRUPT_CLEAR_SHFT                           0
#define HWIO_LLCC_DRP_INTERRUPT_CLEAR_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_INTERRUPT_CLEAR_ADDR(x), HWIO_LLCC_DRP_INTERRUPT_CLEAR_RMSK)
#define HWIO_LLCC_DRP_INTERRUPT_CLEAR_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_INTERRUPT_CLEAR_ADDR(x), mask) 
#define HWIO_LLCC_DRP_INTERRUPT_CLEAR_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_INTERRUPT_CLEAR_ADDR(x), val)
#define HWIO_LLCC_DRP_INTERRUPT_CLEAR_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_INTERRUPT_CLEAR_ADDR(x), mask, val, HWIO_LLCC_DRP_INTERRUPT_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_INTERRUPT_CLEAR_DB_ECC_ERROR_BMSK     0x00000002
#define HWIO_LLCC_DRP_INTERRUPT_CLEAR_DB_ECC_ERROR_SHFT            0x1

#define HWIO_LLCC_DRP_INTERRUPT_CLEAR_SB_ECC_ERROR_BMSK     0x00000001
#define HWIO_LLCC_DRP_INTERRUPT_CLEAR_SB_ECC_ERROR_SHFT            0x0

//// Register LLCC_DRP_INTERRUPT_ENABLE ////

#define HWIO_LLCC_DRP_INTERRUPT_ENABLE_ADDR(x)              (x+0x0000100c)
#define HWIO_LLCC_DRP_INTERRUPT_ENABLE_PHYS(x)              (x+0x0000100c)
#define HWIO_LLCC_DRP_INTERRUPT_ENABLE_RMSK                 0x00000003
#define HWIO_LLCC_DRP_INTERRUPT_ENABLE_SHFT                          0
#define HWIO_LLCC_DRP_INTERRUPT_ENABLE_IN(x)                \
	in_dword_masked ( HWIO_LLCC_DRP_INTERRUPT_ENABLE_ADDR(x), HWIO_LLCC_DRP_INTERRUPT_ENABLE_RMSK)
#define HWIO_LLCC_DRP_INTERRUPT_ENABLE_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_DRP_INTERRUPT_ENABLE_ADDR(x), mask) 
#define HWIO_LLCC_DRP_INTERRUPT_ENABLE_OUT(x, val)          \
	out_dword( HWIO_LLCC_DRP_INTERRUPT_ENABLE_ADDR(x), val)
#define HWIO_LLCC_DRP_INTERRUPT_ENABLE_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_INTERRUPT_ENABLE_ADDR(x), mask, val, HWIO_LLCC_DRP_INTERRUPT_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_INTERRUPT_ENABLE_DB_ECC_ERROR_BMSK    0x00000002
#define HWIO_LLCC_DRP_INTERRUPT_ENABLE_DB_ECC_ERROR_SHFT           0x1

#define HWIO_LLCC_DRP_INTERRUPT_ENABLE_SB_ECC_ERROR_BMSK    0x00000001
#define HWIO_LLCC_DRP_INTERRUPT_ENABLE_SB_ECC_ERROR_SHFT           0x0

//// Register LLCC_DRP_CFG1 ////

#define HWIO_LLCC_DRP_CFG1_ADDR(x)                          (x+0x00002000)
#define HWIO_LLCC_DRP_CFG1_PHYS(x)                          (x+0x00002000)
#define HWIO_LLCC_DRP_CFG1_RMSK                             0x00001111
#define HWIO_LLCC_DRP_CFG1_SHFT                                      0
#define HWIO_LLCC_DRP_CFG1_IN(x)                            \
	in_dword_masked ( HWIO_LLCC_DRP_CFG1_ADDR(x), HWIO_LLCC_DRP_CFG1_RMSK)
#define HWIO_LLCC_DRP_CFG1_INM(x, mask)                     \
	in_dword_masked ( HWIO_LLCC_DRP_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_DRP_CFG1_OUT(x, val)                      \
	out_dword( HWIO_LLCC_DRP_CFG1_ADDR(x), val)
#define HWIO_LLCC_DRP_CFG1_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_CFG1_ADDR(x), mask, val, HWIO_LLCC_DRP_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_CFG1_RAMC_BANK0_PRIORITY_RR_EN_BMSK   0x00001000
#define HWIO_LLCC_DRP_CFG1_RAMC_BANK0_PRIORITY_RR_EN_SHFT          0xc

#define HWIO_LLCC_DRP_CFG1_RAMC_BANK1_PRIORITY_RR_EN_BMSK   0x00000100
#define HWIO_LLCC_DRP_CFG1_RAMC_BANK1_PRIORITY_RR_EN_SHFT          0x8

#define HWIO_LLCC_DRP_CFG1_WR_ARB_PRIORITY_RR_EN_BMSK       0x00000010
#define HWIO_LLCC_DRP_CFG1_WR_ARB_PRIORITY_RR_EN_SHFT              0x4

#define HWIO_LLCC_DRP_CFG1_RD_ARB_PRIORITY_RR_EN_BMSK       0x00000001
#define HWIO_LLCC_DRP_CFG1_RD_ARB_PRIORITY_RR_EN_SHFT              0x0

//// Register LLCC_DRP_CLK_EN_CFG ////

#define HWIO_LLCC_DRP_CLK_EN_CFG_ADDR(x)                    (x+0x00002004)
#define HWIO_LLCC_DRP_CLK_EN_CFG_PHYS(x)                    (x+0x00002004)
#define HWIO_LLCC_DRP_CLK_EN_CFG_RMSK                       0x55d55555
#define HWIO_LLCC_DRP_CLK_EN_CFG_SHFT                                0
#define HWIO_LLCC_DRP_CLK_EN_CFG_IN(x)                      \
	in_dword_masked ( HWIO_LLCC_DRP_CLK_EN_CFG_ADDR(x), HWIO_LLCC_DRP_CLK_EN_CFG_RMSK)
#define HWIO_LLCC_DRP_CLK_EN_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_LLCC_DRP_CLK_EN_CFG_ADDR(x), mask) 
#define HWIO_LLCC_DRP_CLK_EN_CFG_OUT(x, val)                \
	out_dword( HWIO_LLCC_DRP_CLK_EN_CFG_ADDR(x), val)
#define HWIO_LLCC_DRP_CLK_EN_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_CLK_EN_CFG_ADDR(x), mask, val, HWIO_LLCC_DRP_CLK_EN_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_CLK_EN_CFG_DEBUG_CLK_EN_BMSK          0x40000000
#define HWIO_LLCC_DRP_CLK_EN_CFG_DEBUG_CLK_EN_SHFT                0x1e

#define HWIO_LLCC_DRP_CLK_EN_CFG_PROF_CLK_EN_BMSK           0x10000000
#define HWIO_LLCC_DRP_CLK_EN_CFG_PROF_CLK_EN_SHFT                 0x1c

#define HWIO_LLCC_DRP_CLK_EN_CFG_ERROR_LOG_CLK_EN_BMSK      0x04000000
#define HWIO_LLCC_DRP_CLK_EN_CFG_ERROR_LOG_CLK_EN_SHFT            0x1a

#define HWIO_LLCC_DRP_CLK_EN_CFG_DCRSW_CLK_EN_BMSK          0x01000000
#define HWIO_LLCC_DRP_CLK_EN_CFG_DCRSW_CLK_EN_SHFT                0x18

#define HWIO_LLCC_DRP_CLK_EN_CFG_LB_CLK_EN_BMSK             0x00800000
#define HWIO_LLCC_DRP_CLK_EN_CFG_LB_CLK_EN_SHFT                   0x17

#define HWIO_LLCC_DRP_CLK_EN_CFG_SLP_CTRL_CLK_EN_BMSK       0x00400000
#define HWIO_LLCC_DRP_CLK_EN_CFG_SLP_CTRL_CLK_EN_SHFT             0x16

#define HWIO_LLCC_DRP_CLK_EN_CFG_EVICT_CMD_DPG_CLK_EN_BMSK  0x00100000
#define HWIO_LLCC_DRP_CLK_EN_CFG_EVICT_CMD_DPG_CLK_EN_SHFT        0x14

#define HWIO_LLCC_DRP_CLK_EN_CFG_RDPROC_EVICT_DFIFO_CLK_EN_BMSK 0x00040000
#define HWIO_LLCC_DRP_CLK_EN_CFG_RDPROC_EVICT_DFIFO_CLK_EN_SHFT       0x12

#define HWIO_LLCC_DRP_CLK_EN_CFG_RDPROC_FEWC_DFIFO_CLK_EN_BMSK 0x00010000
#define HWIO_LLCC_DRP_CLK_EN_CFG_RDPROC_FEWC_DFIFO_CLK_EN_SHFT       0x10

#define HWIO_LLCC_DRP_CLK_EN_CFG_RDPROC_FERC_DFIFO_CLK_EN_BMSK 0x00004000
#define HWIO_LLCC_DRP_CLK_EN_CFG_RDPROC_FERC_DFIFO_CLK_EN_SHFT        0xe

#define HWIO_LLCC_DRP_CLK_EN_CFG_RDPROC_EVICT_CFIFO_CLK_EN_BMSK 0x00001000
#define HWIO_LLCC_DRP_CLK_EN_CFG_RDPROC_EVICT_CFIFO_CLK_EN_SHFT        0xc

#define HWIO_LLCC_DRP_CLK_EN_CFG_RDPROC_FEWC_CFIFO_CLK_EN_BMSK 0x00000400
#define HWIO_LLCC_DRP_CLK_EN_CFG_RDPROC_FEWC_CFIFO_CLK_EN_SHFT        0xa

#define HWIO_LLCC_DRP_CLK_EN_CFG_RDPROC_FERC_CFIFO_CLK_EN_BMSK 0x00000100
#define HWIO_LLCC_DRP_CLK_EN_CFG_RDPROC_FERC_CFIFO_CLK_EN_SHFT        0x8

#define HWIO_LLCC_DRP_CLK_EN_CFG_RAMC_RD_CHUNKCTRL_FIFO_CLK_EN_BMSK 0x00000040
#define HWIO_LLCC_DRP_CLK_EN_CFG_RAMC_RD_CHUNKCTRL_FIFO_CLK_EN_SHFT        0x6

#define HWIO_LLCC_DRP_CLK_EN_CFG_RAMC_BANK0_BANK1_CLK_EN_BMSK 0x00000010
#define HWIO_LLCC_DRP_CLK_EN_CFG_RAMC_BANK0_BANK1_CLK_EN_SHFT        0x4

#define HWIO_LLCC_DRP_CLK_EN_CFG_RAMC_BANK1_CLK_EN_BMSK     0x00000004
#define HWIO_LLCC_DRP_CLK_EN_CFG_RAMC_BANK1_CLK_EN_SHFT            0x2

#define HWIO_LLCC_DRP_CLK_EN_CFG_RAMC_BANK0_CLK_EN_BMSK     0x00000001
#define HWIO_LLCC_DRP_CLK_EN_CFG_RAMC_BANK0_CLK_EN_SHFT            0x0

//// Register LLCC_DRP_QOS_CTRL ////

#define HWIO_LLCC_DRP_QOS_CTRL_ADDR(x)                      (x+0x00002008)
#define HWIO_LLCC_DRP_QOS_CTRL_PHYS(x)                      (x+0x00002008)
#define HWIO_LLCC_DRP_QOS_CTRL_RMSK                         0x00000011
#define HWIO_LLCC_DRP_QOS_CTRL_SHFT                                  0
#define HWIO_LLCC_DRP_QOS_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_LLCC_DRP_QOS_CTRL_ADDR(x), HWIO_LLCC_DRP_QOS_CTRL_RMSK)
#define HWIO_LLCC_DRP_QOS_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_LLCC_DRP_QOS_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_DRP_QOS_CTRL_OUT(x, val)                  \
	out_dword( HWIO_LLCC_DRP_QOS_CTRL_ADDR(x), val)
#define HWIO_LLCC_DRP_QOS_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_QOS_CTRL_ADDR(x), mask, val, HWIO_LLCC_DRP_QOS_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_QOS_CTRL_EVICT_CMD_DPG_EN_BMSK        0x00000010
#define HWIO_LLCC_DRP_QOS_CTRL_EVICT_CMD_DPG_EN_SHFT               0x4

#define HWIO_LLCC_DRP_QOS_CTRL_GATE_RD_ON_LFILL_CONFLICT_EN_BMSK 0x00000001
#define HWIO_LLCC_DRP_QOS_CTRL_GATE_RD_ON_LFILL_CONFLICT_EN_SHFT        0x0

//// Register LLCC_DRP_DEBUG_CTRL0 ////

#define HWIO_LLCC_DRP_DEBUG_CTRL0_ADDR(x)                   (x+0x0000200c)
#define HWIO_LLCC_DRP_DEBUG_CTRL0_PHYS(x)                   (x+0x0000200c)
#define HWIO_LLCC_DRP_DEBUG_CTRL0_RMSK                      0xffff0007
#define HWIO_LLCC_DRP_DEBUG_CTRL0_SHFT                               0
#define HWIO_LLCC_DRP_DEBUG_CTRL0_IN(x)                     \
	in_dword_masked ( HWIO_LLCC_DRP_DEBUG_CTRL0_ADDR(x), HWIO_LLCC_DRP_DEBUG_CTRL0_RMSK)
#define HWIO_LLCC_DRP_DEBUG_CTRL0_INM(x, mask)              \
	in_dword_masked ( HWIO_LLCC_DRP_DEBUG_CTRL0_ADDR(x), mask) 
#define HWIO_LLCC_DRP_DEBUG_CTRL0_OUT(x, val)               \
	out_dword( HWIO_LLCC_DRP_DEBUG_CTRL0_ADDR(x), val)
#define HWIO_LLCC_DRP_DEBUG_CTRL0_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_DEBUG_CTRL0_ADDR(x), mask, val, HWIO_LLCC_DRP_DEBUG_CTRL0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_DEBUG_CTRL0_ARB_DEBUG_SELECT_BMSK     0xffff0000
#define HWIO_LLCC_DRP_DEBUG_CTRL0_ARB_DEBUG_SELECT_SHFT           0x10

#define HWIO_LLCC_DRP_DEBUG_CTRL0_DEBUG_SELECT_BMSK         0x00000007
#define HWIO_LLCC_DRP_DEBUG_CTRL0_DEBUG_SELECT_SHFT                0x0

//// Register LLCC_DRP_DEBUG_CTRL1 ////

#define HWIO_LLCC_DRP_DEBUG_CTRL1_ADDR(x)                   (x+0x00002010)
#define HWIO_LLCC_DRP_DEBUG_CTRL1_PHYS(x)                   (x+0x00002010)
#define HWIO_LLCC_DRP_DEBUG_CTRL1_RMSK                      0x003f3f3f
#define HWIO_LLCC_DRP_DEBUG_CTRL1_SHFT                               0
#define HWIO_LLCC_DRP_DEBUG_CTRL1_IN(x)                     \
	in_dword_masked ( HWIO_LLCC_DRP_DEBUG_CTRL1_ADDR(x), HWIO_LLCC_DRP_DEBUG_CTRL1_RMSK)
#define HWIO_LLCC_DRP_DEBUG_CTRL1_INM(x, mask)              \
	in_dword_masked ( HWIO_LLCC_DRP_DEBUG_CTRL1_ADDR(x), mask) 
#define HWIO_LLCC_DRP_DEBUG_CTRL1_OUT(x, val)               \
	out_dword( HWIO_LLCC_DRP_DEBUG_CTRL1_ADDR(x), val)
#define HWIO_LLCC_DRP_DEBUG_CTRL1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_DEBUG_CTRL1_ADDR(x), mask, val, HWIO_LLCC_DRP_DEBUG_CTRL1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_DEBUG_CTRL1_ACTIVE_HW_EVENT_PCB_EN_BMSK 0x003f0000
#define HWIO_LLCC_DRP_DEBUG_CTRL1_ACTIVE_HW_EVENT_PCB_EN_SHFT       0x10

#define HWIO_LLCC_DRP_DEBUG_CTRL1_NRET_SLP_HW_EVENT_PCB_EN_BMSK 0x00003f00
#define HWIO_LLCC_DRP_DEBUG_CTRL1_NRET_SLP_HW_EVENT_PCB_EN_SHFT        0x8

#define HWIO_LLCC_DRP_DEBUG_CTRL1_RET_SLP_HW_EVENT_PCB_EN_BMSK 0x0000003f
#define HWIO_LLCC_DRP_DEBUG_CTRL1_RET_SLP_HW_EVENT_PCB_EN_SHFT        0x0

//// Register LLCC_DRP_SRAM_STATUS ////

#define HWIO_LLCC_DRP_SRAM_STATUS_ADDR(x)                   (x+0x00002014)
#define HWIO_LLCC_DRP_SRAM_STATUS_PHYS(x)                   (x+0x00002014)
#define HWIO_LLCC_DRP_SRAM_STATUS_RMSK                      0xf0fffff1
#define HWIO_LLCC_DRP_SRAM_STATUS_SHFT                               0
#define HWIO_LLCC_DRP_SRAM_STATUS_IN(x)                     \
	in_dword_masked ( HWIO_LLCC_DRP_SRAM_STATUS_ADDR(x), HWIO_LLCC_DRP_SRAM_STATUS_RMSK)
#define HWIO_LLCC_DRP_SRAM_STATUS_INM(x, mask)              \
	in_dword_masked ( HWIO_LLCC_DRP_SRAM_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_DRP_SRAM_STATUS_OUT(x, val)               \
	out_dword( HWIO_LLCC_DRP_SRAM_STATUS_ADDR(x), val)
#define HWIO_LLCC_DRP_SRAM_STATUS_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_SRAM_STATUS_ADDR(x), mask, val, HWIO_LLCC_DRP_SRAM_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_SRAM_STATUS_WT_BMSK                   0x80000000
#define HWIO_LLCC_DRP_SRAM_STATUS_WT_SHFT                         0x1f

#define HWIO_LLCC_DRP_SRAM_STATUS_WB_BMSK                   0x40000000
#define HWIO_LLCC_DRP_SRAM_STATUS_WB_SHFT                         0x1e

#define HWIO_LLCC_DRP_SRAM_STATUS_RA_BMSK                   0x20000000
#define HWIO_LLCC_DRP_SRAM_STATUS_RA_SHFT                         0x1d

#define HWIO_LLCC_DRP_SRAM_STATUS_WA_BMSK                   0x10000000
#define HWIO_LLCC_DRP_SRAM_STATUS_WA_SHFT                         0x1c

#define HWIO_LLCC_DRP_SRAM_STATUS_NUM_SETS_BMSK             0x00fff000
#define HWIO_LLCC_DRP_SRAM_STATUS_NUM_SETS_SHFT                    0xc

#define HWIO_LLCC_DRP_SRAM_STATUS_ASSOCIATIVITY_BMSK        0x00000ff0
#define HWIO_LLCC_DRP_SRAM_STATUS_ASSOCIATIVITY_SHFT               0x4

#define HWIO_LLCC_DRP_SRAM_STATUS_LINE_SIZE_BMSK            0x00000001
#define HWIO_LLCC_DRP_SRAM_STATUS_LINE_SIZE_SHFT                   0x0
#define HWIO_LLCC_DRP_SRAM_STATUS_LINE_SIZE_CL_SIZE_64_BYTES_FVAL       0x0u
#define HWIO_LLCC_DRP_SRAM_STATUS_LINE_SIZE_CL_SIZE_128_BYTES_FVAL       0x1u

//// Register LLCC_DRP_FIFO_EMPTY_STATUS ////

#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_ADDR(x)             (x+0x00002018)
#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_PHYS(x)             (x+0x00002018)
#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_RMSK                0x000001ff
#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_SHFT                         0
#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_IN(x)               \
	in_dword_masked ( HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_ADDR(x), HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_RMSK)
#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_OUT(x, val)         \
	out_dword( HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_ADDR(x), val)
#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_ADDR(x), mask, val, HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_WAKEUP_PRI_FIFO_EMPTY_BMSK 0x00000100
#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_WAKEUP_PRI_FIFO_EMPTY_SHFT        0x8

#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_WAKEUP_NOM_FIFO_EMPTY_BMSK 0x00000080
#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_WAKEUP_NOM_FIFO_EMPTY_SHFT        0x7

#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_EVICT_RD_DATA_FIFO_EMPTY_BMSK 0x00000040
#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_EVICT_RD_DATA_FIFO_EMPTY_SHFT        0x6

#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_EVICT_RD_CMD_FIFO_EMPTY_BMSK 0x00000020
#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_EVICT_RD_CMD_FIFO_EMPTY_SHFT        0x5

#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_FEWC_RD_DATA_FIFO_EMPTY_BMSK 0x00000010
#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_FEWC_RD_DATA_FIFO_EMPTY_SHFT        0x4

#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_FEWC_RD_CMD_FIFO_EMPTY_BMSK 0x00000008
#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_FEWC_RD_CMD_FIFO_EMPTY_SHFT        0x3

#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_FERC_RD_DATA_FIFO_EMPTY_BMSK 0x00000004
#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_FERC_RD_DATA_FIFO_EMPTY_SHFT        0x2

#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_FERC_RD_CMD_FIFO_EMPTY_BMSK 0x00000002
#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_FERC_RD_CMD_FIFO_EMPTY_SHFT        0x1

#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_RD_CHUNKCTRL_FIFO_EMPTY_BMSK 0x00000001
#define HWIO_LLCC_DRP_FIFO_EMPTY_STATUS_RD_CHUNKCTRL_FIFO_EMPTY_SHFT        0x0

//// Register LLCC_DRP_FIFO_FULL_STATUS ////

#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_ADDR(x)              (x+0x0000201c)
#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_PHYS(x)              (x+0x0000201c)
#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_RMSK                 0x000001ff
#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_SHFT                          0
#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_IN(x)                \
	in_dword_masked ( HWIO_LLCC_DRP_FIFO_FULL_STATUS_ADDR(x), HWIO_LLCC_DRP_FIFO_FULL_STATUS_RMSK)
#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_DRP_FIFO_FULL_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_OUT(x, val)          \
	out_dword( HWIO_LLCC_DRP_FIFO_FULL_STATUS_ADDR(x), val)
#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_FIFO_FULL_STATUS_ADDR(x), mask, val, HWIO_LLCC_DRP_FIFO_FULL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_WAKEUP_PRI_FIFO_FULL_BMSK 0x00000100
#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_WAKEUP_PRI_FIFO_FULL_SHFT        0x8

#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_WAKEUP_NOM_FIFO_FULL_BMSK 0x00000080
#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_WAKEUP_NOM_FIFO_FULL_SHFT        0x7

#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_EVICT_RD_DATA_FIFO_FULL_BMSK 0x00000040
#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_EVICT_RD_DATA_FIFO_FULL_SHFT        0x6

#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_EVICT_RD_CMD_FIFO_FULL_BMSK 0x00000020
#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_EVICT_RD_CMD_FIFO_FULL_SHFT        0x5

#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_FEWC_RD_DATA_FIFO_FULL_BMSK 0x00000010
#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_FEWC_RD_DATA_FIFO_FULL_SHFT        0x4

#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_FEWC_RD_CMD_FIFO_FULL_BMSK 0x00000008
#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_FEWC_RD_CMD_FIFO_FULL_SHFT        0x3

#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_FERC_RD_DATA_FIFO_FULL_BMSK 0x00000004
#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_FERC_RD_DATA_FIFO_FULL_SHFT        0x2

#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_FERC_RD_CMD_FIFO_FULL_BMSK 0x00000002
#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_FERC_RD_CMD_FIFO_FULL_SHFT        0x1

#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_RD_CHUNKCTRL_FIFO_FULL_BMSK 0x00000001
#define HWIO_LLCC_DRP_FIFO_FULL_STATUS_RD_CHUNKCTRL_FIFO_FULL_SHFT        0x0

//// Register LLCC_DRP_EVICT_CMD_DPG_STATUS0 ////

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_ADDR(x)         (x+0x000020d0)
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_PHYS(x)         (x+0x000020d0)
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_RMSK            0x03333333
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_SHFT                     0
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_IN(x)           \
	in_dword_masked ( HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_ADDR(x), HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_RMSK)
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_INM(x, mask)    \
	in_dword_masked ( HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_ADDR(x), mask) 
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_OUT(x, val)     \
	out_dword( HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_ADDR(x), val)
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_ADDR(x), mask, val, HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P7_UNDERRUN_BMSK 0x02000000
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P7_UNDERRUN_SHFT       0x19

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P7_OVERRUN_BMSK 0x01000000
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P7_OVERRUN_SHFT       0x18

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P6_UNDERRUN_BMSK 0x00200000
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P6_UNDERRUN_SHFT       0x15

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P6_OVERRUN_BMSK 0x00100000
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P6_OVERRUN_SHFT       0x14

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P5_UNDERRUN_BMSK 0x00020000
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P5_UNDERRUN_SHFT       0x11

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P5_OVERRUN_BMSK 0x00010000
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P5_OVERRUN_SHFT       0x10

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P4_UNDERRUN_BMSK 0x00002000
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P4_UNDERRUN_SHFT        0xd

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P4_OVERRUN_BMSK 0x00001000
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P4_OVERRUN_SHFT        0xc

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P3_UNDERRUN_BMSK 0x00000200
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P3_UNDERRUN_SHFT        0x9

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P3_OVERRUN_BMSK 0x00000100
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P3_OVERRUN_SHFT        0x8

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P2_UNDERRUN_BMSK 0x00000020
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P2_UNDERRUN_SHFT        0x5

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P2_OVERRUN_BMSK 0x00000010
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P2_OVERRUN_SHFT        0x4

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P1_UNDERRUN_BMSK 0x00000002
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P1_UNDERRUN_SHFT        0x1

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P1_OVERRUN_BMSK 0x00000001
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS0_P1_OVERRUN_SHFT        0x0

//// Register LLCC_DRP_EVICT_CMD_DPG_STATUS1 ////

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_ADDR(x)         (x+0x000020d4)
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_PHYS(x)         (x+0x000020d4)
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_RMSK            0xffffffff
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_SHFT                     0
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_IN(x)           \
	in_dword_masked ( HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_ADDR(x), HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_RMSK)
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_INM(x, mask)    \
	in_dword_masked ( HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_ADDR(x), mask) 
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_OUT(x, val)     \
	out_dword( HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_ADDR(x), val)
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_ADDR(x), mask, val, HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_P4_CTR_BMSK     0xff000000
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_P4_CTR_SHFT           0x18

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_P3_CTR_BMSK     0x00ff0000
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_P3_CTR_SHFT           0x10

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_P2_CTR_BMSK     0x0000ff00
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_P2_CTR_SHFT            0x8

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_P1_CTR_BMSK     0x000000ff
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS1_P1_CTR_SHFT            0x0

//// Register LLCC_DRP_EVICT_CMD_DPG_STATUS2 ////

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_ADDR(x)         (x+0x000020d8)
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_PHYS(x)         (x+0x000020d8)
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_RMSK            0x00ffffff
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_SHFT                     0
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_IN(x)           \
	in_dword_masked ( HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_ADDR(x), HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_RMSK)
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_INM(x, mask)    \
	in_dword_masked ( HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_ADDR(x), mask) 
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_OUT(x, val)     \
	out_dword( HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_ADDR(x), val)
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_ADDR(x), mask, val, HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_P7_CTR_BMSK     0x00ff0000
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_P7_CTR_SHFT           0x10

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_P6_CTR_BMSK     0x0000ff00
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_P6_CTR_SHFT            0x8

#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_P5_CTR_BMSK     0x000000ff
#define HWIO_LLCC_DRP_EVICT_CMD_DPG_STATUS2_P5_CTR_SHFT            0x0

//// Register LLCC_DRP_PCBSLP_STATUS ////

#define HWIO_LLCC_DRP_PCBSLP_STATUS_ADDR(x)                 (x+0x00002028)
#define HWIO_LLCC_DRP_PCBSLP_STATUS_PHYS(x)                 (x+0x00002028)
#define HWIO_LLCC_DRP_PCBSLP_STATUS_RMSK                    0x00ffffff
#define HWIO_LLCC_DRP_PCBSLP_STATUS_SHFT                             0
#define HWIO_LLCC_DRP_PCBSLP_STATUS_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_DRP_PCBSLP_STATUS_ADDR(x), HWIO_LLCC_DRP_PCBSLP_STATUS_RMSK)
#define HWIO_LLCC_DRP_PCBSLP_STATUS_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_DRP_PCBSLP_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_DRP_PCBSLP_STATUS_OUT(x, val)             \
	out_dword( HWIO_LLCC_DRP_PCBSLP_STATUS_ADDR(x), val)
#define HWIO_LLCC_DRP_PCBSLP_STATUS_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_PCBSLP_STATUS_ADDR(x), mask, val, HWIO_LLCC_DRP_PCBSLP_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_PCBSLP_STATUS_PCB5_BMSK               0x00f00000
#define HWIO_LLCC_DRP_PCBSLP_STATUS_PCB5_SHFT                     0x14

#define HWIO_LLCC_DRP_PCBSLP_STATUS_PCB4_BMSK               0x000f0000
#define HWIO_LLCC_DRP_PCBSLP_STATUS_PCB4_SHFT                     0x10

#define HWIO_LLCC_DRP_PCBSLP_STATUS_PCB3_BMSK               0x0000f000
#define HWIO_LLCC_DRP_PCBSLP_STATUS_PCB3_SHFT                      0xc

#define HWIO_LLCC_DRP_PCBSLP_STATUS_PCB2_BMSK               0x00000f00
#define HWIO_LLCC_DRP_PCBSLP_STATUS_PCB2_SHFT                      0x8

#define HWIO_LLCC_DRP_PCBSLP_STATUS_PCB1_BMSK               0x000000f0
#define HWIO_LLCC_DRP_PCBSLP_STATUS_PCB1_SHFT                      0x4

#define HWIO_LLCC_DRP_PCBSLP_STATUS_PCB0_BMSK               0x0000000f
#define HWIO_LLCC_DRP_PCBSLP_STATUS_PCB0_SHFT                      0x0

//// Register LLCC_DRP_PCB_CMD_STATUS ////

#define HWIO_LLCC_DRP_PCB_CMD_STATUS_ADDR(x)                (x+0x0000202c)
#define HWIO_LLCC_DRP_PCB_CMD_STATUS_PHYS(x)                (x+0x0000202c)
#define HWIO_LLCC_DRP_PCB_CMD_STATUS_RMSK                   0x00003f3f
#define HWIO_LLCC_DRP_PCB_CMD_STATUS_SHFT                            0
#define HWIO_LLCC_DRP_PCB_CMD_STATUS_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_DRP_PCB_CMD_STATUS_ADDR(x), HWIO_LLCC_DRP_PCB_CMD_STATUS_RMSK)
#define HWIO_LLCC_DRP_PCB_CMD_STATUS_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_DRP_PCB_CMD_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_DRP_PCB_CMD_STATUS_OUT(x, val)            \
	out_dword( HWIO_LLCC_DRP_PCB_CMD_STATUS_ADDR(x), val)
#define HWIO_LLCC_DRP_PCB_CMD_STATUS_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_PCB_CMD_STATUS_ADDR(x), mask, val, HWIO_LLCC_DRP_PCB_CMD_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_PCB_CMD_STATUS_SLEEP_STATUS_BMSK      0x00003f00
#define HWIO_LLCC_DRP_PCB_CMD_STATUS_SLEEP_STATUS_SHFT             0x8

#define HWIO_LLCC_DRP_PCB_CMD_STATUS_WAKEUP_STATUS_BMSK     0x0000003f
#define HWIO_LLCC_DRP_PCB_CMD_STATUS_WAKEUP_STATUS_SHFT            0x0

//// Register LLCC_DRP_DCRSW_DATA_CAPTURE_0 ////

#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_0_ADDR(x)          (x+0x00002030)
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_0_PHYS(x)          (x+0x00002030)
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_0_RMSK             0xffffffff
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_0_SHFT                      0
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_0_IN(x)            \
	in_dword_masked ( HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_0_ADDR(x), HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_0_RMSK)
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_0_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_0_ADDR(x), mask) 
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_0_OUT(x, val)      \
	out_dword( HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_0_ADDR(x), val)
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_0_ADDR(x), mask, val, HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_0_DATA_BMSK        0xffffffff
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_0_DATA_SHFT               0x0

//// Register LLCC_DRP_DCRSW_DATA_CAPTURE_1 ////

#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_1_ADDR(x)          (x+0x00002034)
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_1_PHYS(x)          (x+0x00002034)
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_1_RMSK             0xffffffff
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_1_SHFT                      0
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_1_IN(x)            \
	in_dword_masked ( HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_1_ADDR(x), HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_1_RMSK)
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_1_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_1_ADDR(x), mask) 
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_1_OUT(x, val)      \
	out_dword( HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_1_ADDR(x), val)
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_1_ADDR(x), mask, val, HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_1_DATA_BMSK        0xffffffff
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_1_DATA_SHFT               0x0

//// Register LLCC_DRP_DCRSW_DATA_CAPTURE_2 ////

#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_2_ADDR(x)          (x+0x00002038)
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_2_PHYS(x)          (x+0x00002038)
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_2_RMSK             0xffffffff
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_2_SHFT                      0
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_2_IN(x)            \
	in_dword_masked ( HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_2_ADDR(x), HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_2_RMSK)
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_2_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_2_ADDR(x), mask) 
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_2_OUT(x, val)      \
	out_dword( HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_2_ADDR(x), val)
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_2_ADDR(x), mask, val, HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_2_DATA_BMSK        0xffffffff
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_2_DATA_SHFT               0x0

//// Register LLCC_DRP_DCRSW_DATA_CAPTURE_3 ////

#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_3_ADDR(x)          (x+0x0000203c)
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_3_PHYS(x)          (x+0x0000203c)
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_3_RMSK             0xffffffff
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_3_SHFT                      0
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_3_IN(x)            \
	in_dword_masked ( HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_3_ADDR(x), HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_3_RMSK)
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_3_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_3_ADDR(x), mask) 
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_3_OUT(x, val)      \
	out_dword( HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_3_ADDR(x), val)
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_3_ADDR(x), mask, val, HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_3_DATA_BMSK        0xffffffff
#define HWIO_LLCC_DRP_DCRSW_DATA_CAPTURE_3_DATA_SHFT               0x0

//// Register LLCC_DRP_DCRSW_ECC_CAPTURE ////

#define HWIO_LLCC_DRP_DCRSW_ECC_CAPTURE_ADDR(x)             (x+0x00002040)
#define HWIO_LLCC_DRP_DCRSW_ECC_CAPTURE_PHYS(x)             (x+0x00002040)
#define HWIO_LLCC_DRP_DCRSW_ECC_CAPTURE_RMSK                0x000001ff
#define HWIO_LLCC_DRP_DCRSW_ECC_CAPTURE_SHFT                         0
#define HWIO_LLCC_DRP_DCRSW_ECC_CAPTURE_IN(x)               \
	in_dword_masked ( HWIO_LLCC_DRP_DCRSW_ECC_CAPTURE_ADDR(x), HWIO_LLCC_DRP_DCRSW_ECC_CAPTURE_RMSK)
#define HWIO_LLCC_DRP_DCRSW_ECC_CAPTURE_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_DRP_DCRSW_ECC_CAPTURE_ADDR(x), mask) 
#define HWIO_LLCC_DRP_DCRSW_ECC_CAPTURE_OUT(x, val)         \
	out_dword( HWIO_LLCC_DRP_DCRSW_ECC_CAPTURE_ADDR(x), val)
#define HWIO_LLCC_DRP_DCRSW_ECC_CAPTURE_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_DCRSW_ECC_CAPTURE_ADDR(x), mask, val, HWIO_LLCC_DRP_DCRSW_ECC_CAPTURE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_DCRSW_ECC_CAPTURE_ECC_BMSK            0x000001ff
#define HWIO_LLCC_DRP_DCRSW_ECC_CAPTURE_ECC_SHFT                   0x0

//// Register LLCC_DRP_ECC_ERROR_STATUS0 ////

#define HWIO_LLCC_DRP_ECC_ERROR_STATUS0_ADDR(x)             (x+0x00002044)
#define HWIO_LLCC_DRP_ECC_ERROR_STATUS0_PHYS(x)             (x+0x00002044)
#define HWIO_LLCC_DRP_ECC_ERROR_STATUS0_RMSK                0xffffffff
#define HWIO_LLCC_DRP_ECC_ERROR_STATUS0_SHFT                         0
#define HWIO_LLCC_DRP_ECC_ERROR_STATUS0_IN(x)               \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_ERROR_STATUS0_ADDR(x), HWIO_LLCC_DRP_ECC_ERROR_STATUS0_RMSK)
#define HWIO_LLCC_DRP_ECC_ERROR_STATUS0_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_ERROR_STATUS0_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_ERROR_STATUS0_OUT(x, val)         \
	out_dword( HWIO_LLCC_DRP_ECC_ERROR_STATUS0_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_ERROR_STATUS0_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_ERROR_STATUS0_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_ERROR_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_ERROR_STATUS0_WAYS_DB_ERROR_OCCURRED_BMSK 0xffff0000
#define HWIO_LLCC_DRP_ECC_ERROR_STATUS0_WAYS_DB_ERROR_OCCURRED_SHFT       0x10

#define HWIO_LLCC_DRP_ECC_ERROR_STATUS0_WAYS_SB_ERROR_OCCURRED_BMSK 0x0000ffff
#define HWIO_LLCC_DRP_ECC_ERROR_STATUS0_WAYS_SB_ERROR_OCCURRED_SHFT        0x0

//// Register LLCC_DRP_ECC_ERROR_STATUS1 ////

#define HWIO_LLCC_DRP_ECC_ERROR_STATUS1_ADDR(x)             (x+0x00002048)
#define HWIO_LLCC_DRP_ECC_ERROR_STATUS1_PHYS(x)             (x+0x00002048)
#define HWIO_LLCC_DRP_ECC_ERROR_STATUS1_RMSK                0x00ff001f
#define HWIO_LLCC_DRP_ECC_ERROR_STATUS1_SHFT                         0
#define HWIO_LLCC_DRP_ECC_ERROR_STATUS1_IN(x)               \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_ERROR_STATUS1_ADDR(x), HWIO_LLCC_DRP_ECC_ERROR_STATUS1_RMSK)
#define HWIO_LLCC_DRP_ECC_ERROR_STATUS1_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_ERROR_STATUS1_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_ERROR_STATUS1_OUT(x, val)         \
	out_dword( HWIO_LLCC_DRP_ECC_ERROR_STATUS1_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_ERROR_STATUS1_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_ERROR_STATUS1_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_ERROR_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_ERROR_STATUS1_SB_ERROR_COUNTER_BMSK 0x00ff0000
#define HWIO_LLCC_DRP_ECC_ERROR_STATUS1_SB_ERROR_COUNTER_SHFT       0x10

#define HWIO_LLCC_DRP_ECC_ERROR_STATUS1_DB_ERROR_COUNTER_BMSK 0x0000001f
#define HWIO_LLCC_DRP_ECC_ERROR_STATUS1_DB_ERROR_COUNTER_SHFT        0x0

//// Register LLCC_DRP_ECC_SB_ERR_SYN0 ////

#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_ADDR(x)               (x+0x0000204c)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_PHYS(x)               (x+0x0000204c)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_RMSK                  0x073ff00f
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_SHFT                           0
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_ADDR(x), HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_RMSK)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_BLK_OFFSET_BMSK       0x07000000
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_BLK_OFFSET_SHFT             0x18

#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_SET_NDX_BMSK          0x003ff000
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_SET_NDX_SHFT                 0xc

#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_WAY_NDX_BMSK          0x0000000f
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN0_WAY_NDX_SHFT                 0x0

//// Register LLCC_DRP_ECC_SB_ERR_SYN1 ////

#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN1_ADDR(x)               (x+0x00002050)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN1_PHYS(x)               (x+0x00002050)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN1_RMSK                  0xffffffff
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN1_SHFT                           0
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN1_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_SB_ERR_SYN1_ADDR(x), HWIO_LLCC_DRP_ECC_SB_ERR_SYN1_RMSK)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN1_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_SB_ERR_SYN1_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN1_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_ECC_SB_ERR_SYN1_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN1_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_SB_ERR_SYN1_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_SB_ERR_SYN1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN1_UNCORRECTED_DATA_31_0_BMSK 0xffffffff
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN1_UNCORRECTED_DATA_31_0_SHFT        0x0

//// Register LLCC_DRP_ECC_SB_ERR_SYN2 ////

#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN2_ADDR(x)               (x+0x00002054)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN2_PHYS(x)               (x+0x00002054)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN2_RMSK                  0xffffffff
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN2_SHFT                           0
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN2_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_SB_ERR_SYN2_ADDR(x), HWIO_LLCC_DRP_ECC_SB_ERR_SYN2_RMSK)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN2_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_SB_ERR_SYN2_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN2_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_ECC_SB_ERR_SYN2_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN2_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_SB_ERR_SYN2_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_SB_ERR_SYN2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN2_UNCORRECTED_DATA_63_32_BMSK 0xffffffff
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN2_UNCORRECTED_DATA_63_32_SHFT        0x0

//// Register LLCC_DRP_ECC_SB_ERR_SYN3 ////

#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN3_ADDR(x)               (x+0x00002058)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN3_PHYS(x)               (x+0x00002058)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN3_RMSK                  0xffffffff
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN3_SHFT                           0
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN3_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_SB_ERR_SYN3_ADDR(x), HWIO_LLCC_DRP_ECC_SB_ERR_SYN3_RMSK)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN3_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_SB_ERR_SYN3_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN3_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_ECC_SB_ERR_SYN3_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN3_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_SB_ERR_SYN3_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_SB_ERR_SYN3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN3_UNCORRECTED_DATA_95_64_BMSK 0xffffffff
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN3_UNCORRECTED_DATA_95_64_SHFT        0x0

//// Register LLCC_DRP_ECC_SB_ERR_SYN4 ////

#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN4_ADDR(x)               (x+0x0000205c)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN4_PHYS(x)               (x+0x0000205c)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN4_RMSK                  0xffffffff
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN4_SHFT                           0
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN4_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_SB_ERR_SYN4_ADDR(x), HWIO_LLCC_DRP_ECC_SB_ERR_SYN4_RMSK)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN4_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_SB_ERR_SYN4_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN4_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_ECC_SB_ERR_SYN4_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN4_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_SB_ERR_SYN4_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_SB_ERR_SYN4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN4_UNCORRECTED_DATA_127_96_BMSK 0xffffffff
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN4_UNCORRECTED_DATA_127_96_SHFT        0x0

//// Register LLCC_DRP_ECC_SB_ERR_SYN5 ////

#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN5_ADDR(x)               (x+0x00002060)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN5_PHYS(x)               (x+0x00002060)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN5_RMSK                  0x000001ff
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN5_SHFT                           0
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN5_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_SB_ERR_SYN5_ADDR(x), HWIO_LLCC_DRP_ECC_SB_ERR_SYN5_RMSK)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN5_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_SB_ERR_SYN5_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN5_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_ECC_SB_ERR_SYN5_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN5_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_SB_ERR_SYN5_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_SB_ERR_SYN5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN5_UNCORRECTED_PARITY_BITS_BMSK 0x000001ff
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN5_UNCORRECTED_PARITY_BITS_SHFT        0x0

//// Register LLCC_DRP_ECC_SB_ERR_SYN6 ////

#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN6_ADDR(x)               (x+0x00002064)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN6_PHYS(x)               (x+0x00002064)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN6_RMSK                  0x0fffffff
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN6_SHFT                           0
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN6_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_SB_ERR_SYN6_ADDR(x), HWIO_LLCC_DRP_ECC_SB_ERR_SYN6_RMSK)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN6_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_SB_ERR_SYN6_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN6_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_ECC_SB_ERR_SYN6_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN6_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_SB_ERR_SYN6_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_SB_ERR_SYN6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN6_ADDRESS_BMSK          0x0fffffff
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN6_ADDRESS_SHFT                 0x0

//// Register LLCC_DRP_ECC_SB_ERR_SYN7 ////

#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN7_ADDR(x)               (x+0x00002068)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN7_PHYS(x)               (x+0x00002068)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN7_RMSK                  0x0000ffff
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN7_SHFT                           0
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN7_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_SB_ERR_SYN7_ADDR(x), HWIO_LLCC_DRP_ECC_SB_ERR_SYN7_RMSK)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN7_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_SB_ERR_SYN7_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN7_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_ECC_SB_ERR_SYN7_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN7_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_SB_ERR_SYN7_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_SB_ERR_SYN7_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN7_AMID_BMSK             0x0000ffff
#define HWIO_LLCC_DRP_ECC_SB_ERR_SYN7_AMID_SHFT                    0x0

//// Register LLCC_DRP_ECC_DB_ERR_SYN0 ////

#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_ADDR(x)               (x+0x00002070)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_PHYS(x)               (x+0x00002070)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_RMSK                  0x073ff00f
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_SHFT                           0
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_ADDR(x), HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_RMSK)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_BLK_OFFSET_BMSK       0x07000000
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_BLK_OFFSET_SHFT             0x18

#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_SET_NDX_BMSK          0x003ff000
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_SET_NDX_SHFT                 0xc

#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_WAY_NDX_BMSK          0x0000000f
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN0_WAY_NDX_SHFT                 0x0

//// Register LLCC_DRP_ECC_DB_ERR_SYN1 ////

#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN1_ADDR(x)               (x+0x00002074)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN1_PHYS(x)               (x+0x00002074)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN1_RMSK                  0xffffffff
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN1_SHFT                           0
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN1_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_DB_ERR_SYN1_ADDR(x), HWIO_LLCC_DRP_ECC_DB_ERR_SYN1_RMSK)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN1_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_DB_ERR_SYN1_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN1_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_ECC_DB_ERR_SYN1_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN1_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_DB_ERR_SYN1_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_DB_ERR_SYN1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN1_UNCORRECTED_DATA_31_0_BMSK 0xffffffff
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN1_UNCORRECTED_DATA_31_0_SHFT        0x0

//// Register LLCC_DRP_ECC_DB_ERR_SYN2 ////

#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN2_ADDR(x)               (x+0x00002078)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN2_PHYS(x)               (x+0x00002078)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN2_RMSK                  0xffffffff
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN2_SHFT                           0
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN2_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_DB_ERR_SYN2_ADDR(x), HWIO_LLCC_DRP_ECC_DB_ERR_SYN2_RMSK)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN2_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_DB_ERR_SYN2_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN2_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_ECC_DB_ERR_SYN2_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN2_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_DB_ERR_SYN2_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_DB_ERR_SYN2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN2_UNCORRECTED_DATA_63_32_BMSK 0xffffffff
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN2_UNCORRECTED_DATA_63_32_SHFT        0x0

//// Register LLCC_DRP_ECC_DB_ERR_SYN3 ////

#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN3_ADDR(x)               (x+0x0000207c)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN3_PHYS(x)               (x+0x0000207c)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN3_RMSK                  0xffffffff
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN3_SHFT                           0
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN3_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_DB_ERR_SYN3_ADDR(x), HWIO_LLCC_DRP_ECC_DB_ERR_SYN3_RMSK)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN3_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_DB_ERR_SYN3_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN3_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_ECC_DB_ERR_SYN3_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN3_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_DB_ERR_SYN3_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_DB_ERR_SYN3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN3_UNCORRECTED_DATA_95_64_BMSK 0xffffffff
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN3_UNCORRECTED_DATA_95_64_SHFT        0x0

//// Register LLCC_DRP_ECC_DB_ERR_SYN4 ////

#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN4_ADDR(x)               (x+0x00002080)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN4_PHYS(x)               (x+0x00002080)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN4_RMSK                  0xffffffff
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN4_SHFT                           0
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN4_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_DB_ERR_SYN4_ADDR(x), HWIO_LLCC_DRP_ECC_DB_ERR_SYN4_RMSK)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN4_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_DB_ERR_SYN4_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN4_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_ECC_DB_ERR_SYN4_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN4_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_DB_ERR_SYN4_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_DB_ERR_SYN4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN4_UNCORRECTED_DATA_127_96_BMSK 0xffffffff
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN4_UNCORRECTED_DATA_127_96_SHFT        0x0

//// Register LLCC_DRP_ECC_DB_ERR_SYN5 ////

#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN5_ADDR(x)               (x+0x00002084)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN5_PHYS(x)               (x+0x00002084)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN5_RMSK                  0x000001ff
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN5_SHFT                           0
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN5_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_DB_ERR_SYN5_ADDR(x), HWIO_LLCC_DRP_ECC_DB_ERR_SYN5_RMSK)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN5_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_DB_ERR_SYN5_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN5_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_ECC_DB_ERR_SYN5_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN5_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_DB_ERR_SYN5_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_DB_ERR_SYN5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN5_UNCORRECTED_PARITY_BITS_BMSK 0x000001ff
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN5_UNCORRECTED_PARITY_BITS_SHFT        0x0

//// Register LLCC_DRP_ECC_DB_ERR_SYN6 ////

#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN6_ADDR(x)               (x+0x00002088)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN6_PHYS(x)               (x+0x00002088)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN6_RMSK                  0x0fffffff
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN6_SHFT                           0
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN6_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_DB_ERR_SYN6_ADDR(x), HWIO_LLCC_DRP_ECC_DB_ERR_SYN6_RMSK)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN6_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_DB_ERR_SYN6_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN6_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_ECC_DB_ERR_SYN6_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN6_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_DB_ERR_SYN6_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_DB_ERR_SYN6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN6_ADDRESS_BMSK          0x0fffffff
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN6_ADDRESS_SHFT                 0x0

//// Register LLCC_DRP_ECC_DB_ERR_SYN7 ////

#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN7_ADDR(x)               (x+0x0000208c)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN7_PHYS(x)               (x+0x0000208c)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN7_RMSK                  0x0000ffff
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN7_SHFT                           0
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN7_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_DB_ERR_SYN7_ADDR(x), HWIO_LLCC_DRP_ECC_DB_ERR_SYN7_RMSK)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN7_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_ECC_DB_ERR_SYN7_ADDR(x), mask) 
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN7_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_ECC_DB_ERR_SYN7_ADDR(x), val)
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN7_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_ECC_DB_ERR_SYN7_ADDR(x), mask, val, HWIO_LLCC_DRP_ECC_DB_ERR_SYN7_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN7_AMID_BMSK             0x0000ffff
#define HWIO_LLCC_DRP_ECC_DB_ERR_SYN7_AMID_SHFT                    0x0

//// Register LLCC_DRP_VALID_STATUS ////

#define HWIO_LLCC_DRP_VALID_STATUS_ADDR(x)                  (x+0x00002090)
#define HWIO_LLCC_DRP_VALID_STATUS_PHYS(x)                  (x+0x00002090)
#define HWIO_LLCC_DRP_VALID_STATUS_RMSK                     0x1fffffff
#define HWIO_LLCC_DRP_VALID_STATUS_SHFT                              0
#define HWIO_LLCC_DRP_VALID_STATUS_IN(x)                    \
	in_dword_masked ( HWIO_LLCC_DRP_VALID_STATUS_ADDR(x), HWIO_LLCC_DRP_VALID_STATUS_RMSK)
#define HWIO_LLCC_DRP_VALID_STATUS_INM(x, mask)             \
	in_dword_masked ( HWIO_LLCC_DRP_VALID_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_DRP_VALID_STATUS_OUT(x, val)              \
	out_dword( HWIO_LLCC_DRP_VALID_STATUS_ADDR(x), val)
#define HWIO_LLCC_DRP_VALID_STATUS_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_VALID_STATUS_ADDR(x), mask, val, HWIO_LLCC_DRP_VALID_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_VALID_STATUS_VALID_BMSK               0x1fffffff
#define HWIO_LLCC_DRP_VALID_STATUS_VALID_SHFT                      0x0

//// Register LLCC_DRP_READY_STATUS ////

#define HWIO_LLCC_DRP_READY_STATUS_ADDR(x)                  (x+0x00002094)
#define HWIO_LLCC_DRP_READY_STATUS_PHYS(x)                  (x+0x00002094)
#define HWIO_LLCC_DRP_READY_STATUS_RMSK                     0x000fffff
#define HWIO_LLCC_DRP_READY_STATUS_SHFT                              0
#define HWIO_LLCC_DRP_READY_STATUS_IN(x)                    \
	in_dword_masked ( HWIO_LLCC_DRP_READY_STATUS_ADDR(x), HWIO_LLCC_DRP_READY_STATUS_RMSK)
#define HWIO_LLCC_DRP_READY_STATUS_INM(x, mask)             \
	in_dword_masked ( HWIO_LLCC_DRP_READY_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_DRP_READY_STATUS_OUT(x, val)              \
	out_dword( HWIO_LLCC_DRP_READY_STATUS_ADDR(x), val)
#define HWIO_LLCC_DRP_READY_STATUS_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_READY_STATUS_ADDR(x), mask, val, HWIO_LLCC_DRP_READY_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_READY_STATUS_READY_BMSK               0x000fffff
#define HWIO_LLCC_DRP_READY_STATUS_READY_SHFT                      0x0

//// Register LLCC_DRP_RAMSLP_STATUS ////

#define HWIO_LLCC_DRP_RAMSLP_STATUS_ADDR(x)                 (x+0x00002098)
#define HWIO_LLCC_DRP_RAMSLP_STATUS_PHYS(x)                 (x+0x00002098)
#define HWIO_LLCC_DRP_RAMSLP_STATUS_RMSK                    0x00000fff
#define HWIO_LLCC_DRP_RAMSLP_STATUS_SHFT                             0
#define HWIO_LLCC_DRP_RAMSLP_STATUS_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_DRP_RAMSLP_STATUS_ADDR(x), HWIO_LLCC_DRP_RAMSLP_STATUS_RMSK)
#define HWIO_LLCC_DRP_RAMSLP_STATUS_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_DRP_RAMSLP_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_DRP_RAMSLP_STATUS_OUT(x, val)             \
	out_dword( HWIO_LLCC_DRP_RAMSLP_STATUS_ADDR(x), val)
#define HWIO_LLCC_DRP_RAMSLP_STATUS_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_RAMSLP_STATUS_ADDR(x), mask, val, HWIO_LLCC_DRP_RAMSLP_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_RAMSLP_STATUS_WAKEUP_IN_PROGRESS_BMSK 0x00000800
#define HWIO_LLCC_DRP_RAMSLP_STATUS_WAKEUP_IN_PROGRESS_SHFT        0xb

#define HWIO_LLCC_DRP_RAMSLP_STATUS_WAKEUP_PCB_INDEX_BMSK   0x00000700
#define HWIO_LLCC_DRP_RAMSLP_STATUS_WAKEUP_PCB_INDEX_SHFT          0x8

#define HWIO_LLCC_DRP_RAMSLP_STATUS_SLP_IN_PROGRESS_BMSK    0x00000080
#define HWIO_LLCC_DRP_RAMSLP_STATUS_SLP_IN_PROGRESS_SHFT           0x7

#define HWIO_LLCC_DRP_RAMSLP_STATUS_SLP_PCB_INDEX_BMSK      0x00000070
#define HWIO_LLCC_DRP_RAMSLP_STATUS_SLP_PCB_INDEX_SHFT             0x4

#define HWIO_LLCC_DRP_RAMSLP_STATUS_RAMSLP_FSM_CURR_STATE_BMSK 0x0000000f
#define HWIO_LLCC_DRP_RAMSLP_STATUS_RAMSLP_FSM_CURR_STATE_SHFT        0x0

//// Register LLCC_DRP_DBG_EVENT_STATUS ////

#define HWIO_LLCC_DRP_DBG_EVENT_STATUS_ADDR(x)              (x+0x000020a0)
#define HWIO_LLCC_DRP_DBG_EVENT_STATUS_PHYS(x)              (x+0x000020a0)
#define HWIO_LLCC_DRP_DBG_EVENT_STATUS_RMSK                 0x0000007f
#define HWIO_LLCC_DRP_DBG_EVENT_STATUS_SHFT                          0
#define HWIO_LLCC_DRP_DBG_EVENT_STATUS_IN(x)                \
	in_dword_masked ( HWIO_LLCC_DRP_DBG_EVENT_STATUS_ADDR(x), HWIO_LLCC_DRP_DBG_EVENT_STATUS_RMSK)
#define HWIO_LLCC_DRP_DBG_EVENT_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_DRP_DBG_EVENT_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_DRP_DBG_EVENT_STATUS_OUT(x, val)          \
	out_dword( HWIO_LLCC_DRP_DBG_EVENT_STATUS_ADDR(x), val)
#define HWIO_LLCC_DRP_DBG_EVENT_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_DBG_EVENT_STATUS_ADDR(x), mask, val, HWIO_LLCC_DRP_DBG_EVENT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_DBG_EVENT_STATUS_INTERNAL_DEBUG_EVENTS_BMSK 0x0000007f
#define HWIO_LLCC_DRP_DBG_EVENT_STATUS_INTERNAL_DEBUG_EVENTS_SHFT        0x0

//// Register LLCC_DRP_DBG_EVENT_CLEAR ////

#define HWIO_LLCC_DRP_DBG_EVENT_CLEAR_ADDR(x)               (x+0x000020a8)
#define HWIO_LLCC_DRP_DBG_EVENT_CLEAR_PHYS(x)               (x+0x000020a8)
#define HWIO_LLCC_DRP_DBG_EVENT_CLEAR_RMSK                  0x0000007f
#define HWIO_LLCC_DRP_DBG_EVENT_CLEAR_SHFT                           0
#define HWIO_LLCC_DRP_DBG_EVENT_CLEAR_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_DBG_EVENT_CLEAR_ADDR(x), HWIO_LLCC_DRP_DBG_EVENT_CLEAR_RMSK)
#define HWIO_LLCC_DRP_DBG_EVENT_CLEAR_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_DBG_EVENT_CLEAR_ADDR(x), mask) 
#define HWIO_LLCC_DRP_DBG_EVENT_CLEAR_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_DBG_EVENT_CLEAR_ADDR(x), val)
#define HWIO_LLCC_DRP_DBG_EVENT_CLEAR_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_DBG_EVENT_CLEAR_ADDR(x), mask, val, HWIO_LLCC_DRP_DBG_EVENT_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_DBG_EVENT_CLEAR_INTERNAL_DEBUG_EVENTS_BMSK 0x0000007f
#define HWIO_LLCC_DRP_DBG_EVENT_CLEAR_INTERNAL_DEBUG_EVENTS_SHFT        0x0

//// Register LLCC_DRP_DBG_EVENT_FWD ////

#define HWIO_LLCC_DRP_DBG_EVENT_FWD_ADDR(x)                 (x+0x000020ac)
#define HWIO_LLCC_DRP_DBG_EVENT_FWD_PHYS(x)                 (x+0x000020ac)
#define HWIO_LLCC_DRP_DBG_EVENT_FWD_RMSK                    0x0000007f
#define HWIO_LLCC_DRP_DBG_EVENT_FWD_SHFT                             0
#define HWIO_LLCC_DRP_DBG_EVENT_FWD_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_DRP_DBG_EVENT_FWD_ADDR(x), HWIO_LLCC_DRP_DBG_EVENT_FWD_RMSK)
#define HWIO_LLCC_DRP_DBG_EVENT_FWD_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_DRP_DBG_EVENT_FWD_ADDR(x), mask) 
#define HWIO_LLCC_DRP_DBG_EVENT_FWD_OUT(x, val)             \
	out_dword( HWIO_LLCC_DRP_DBG_EVENT_FWD_ADDR(x), val)
#define HWIO_LLCC_DRP_DBG_EVENT_FWD_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_DBG_EVENT_FWD_ADDR(x), mask, val, HWIO_LLCC_DRP_DBG_EVENT_FWD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_DBG_EVENT_FWD_INTERNAL_DEBUG_EVENTS_BMSK 0x0000007f
#define HWIO_LLCC_DRP_DBG_EVENT_FWD_INTERNAL_DEBUG_EVENTS_SHFT        0x0

//// Register LLCC_DRP_LB_THROTTLE_CTRL ////

#define HWIO_LLCC_DRP_LB_THROTTLE_CTRL_ADDR(x)              (x+0x000020b0)
#define HWIO_LLCC_DRP_LB_THROTTLE_CTRL_PHYS(x)              (x+0x000020b0)
#define HWIO_LLCC_DRP_LB_THROTTLE_CTRL_RMSK                 0x0000011f
#define HWIO_LLCC_DRP_LB_THROTTLE_CTRL_SHFT                          0
#define HWIO_LLCC_DRP_LB_THROTTLE_CTRL_IN(x)                \
	in_dword_masked ( HWIO_LLCC_DRP_LB_THROTTLE_CTRL_ADDR(x), HWIO_LLCC_DRP_LB_THROTTLE_CTRL_RMSK)
#define HWIO_LLCC_DRP_LB_THROTTLE_CTRL_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_DRP_LB_THROTTLE_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_DRP_LB_THROTTLE_CTRL_OUT(x, val)          \
	out_dword( HWIO_LLCC_DRP_LB_THROTTLE_CTRL_ADDR(x), val)
#define HWIO_LLCC_DRP_LB_THROTTLE_CTRL_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_LB_THROTTLE_CTRL_ADDR(x), mask, val, HWIO_LLCC_DRP_LB_THROTTLE_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_LB_THROTTLE_CTRL_LB_RESTRICT_SINGLE_ACCESS_BMSK 0x00000100
#define HWIO_LLCC_DRP_LB_THROTTLE_CTRL_LB_RESTRICT_SINGLE_ACCESS_SHFT        0x8

#define HWIO_LLCC_DRP_LB_THROTTLE_CTRL_LB_THROTTLE_EN_BMSK  0x00000010
#define HWIO_LLCC_DRP_LB_THROTTLE_CTRL_LB_THROTTLE_EN_SHFT         0x4

#define HWIO_LLCC_DRP_LB_THROTTLE_CTRL_LB_THROTTLE_CYCLES_BMSK 0x0000000f
#define HWIO_LLCC_DRP_LB_THROTTLE_CTRL_LB_THROTTLE_CYCLES_SHFT        0x0

//// Register LLCC_DRP_PCB_PWR_STATUS ////

#define HWIO_LLCC_DRP_PCB_PWR_STATUS_ADDR(x)                (x+0x000020b4)
#define HWIO_LLCC_DRP_PCB_PWR_STATUS_PHYS(x)                (x+0x000020b4)
#define HWIO_LLCC_DRP_PCB_PWR_STATUS_RMSK                   0x00000fff
#define HWIO_LLCC_DRP_PCB_PWR_STATUS_SHFT                            0
#define HWIO_LLCC_DRP_PCB_PWR_STATUS_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_DRP_PCB_PWR_STATUS_ADDR(x), HWIO_LLCC_DRP_PCB_PWR_STATUS_RMSK)
#define HWIO_LLCC_DRP_PCB_PWR_STATUS_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_DRP_PCB_PWR_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_DRP_PCB_PWR_STATUS_OUT(x, val)            \
	out_dword( HWIO_LLCC_DRP_PCB_PWR_STATUS_ADDR(x), val)
#define HWIO_LLCC_DRP_PCB_PWR_STATUS_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_PCB_PWR_STATUS_ADDR(x), mask, val, HWIO_LLCC_DRP_PCB_PWR_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_PCB_PWR_STATUS_PCB_PWR_STATUS_BMSK    0x00000fff
#define HWIO_LLCC_DRP_PCB_PWR_STATUS_PCB_PWR_STATUS_SHFT           0x0

//// Register LLCC_DRP_PRE_ARES_STATUS ////

#define HWIO_LLCC_DRP_PRE_ARES_STATUS_ADDR(x)               (x+0x000020c0)
#define HWIO_LLCC_DRP_PRE_ARES_STATUS_PHYS(x)               (x+0x000020c0)
#define HWIO_LLCC_DRP_PRE_ARES_STATUS_RMSK                  0x00000003
#define HWIO_LLCC_DRP_PRE_ARES_STATUS_SHFT                           0
#define HWIO_LLCC_DRP_PRE_ARES_STATUS_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_DRP_PRE_ARES_STATUS_ADDR(x), HWIO_LLCC_DRP_PRE_ARES_STATUS_RMSK)
#define HWIO_LLCC_DRP_PRE_ARES_STATUS_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_DRP_PRE_ARES_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_DRP_PRE_ARES_STATUS_OUT(x, val)           \
	out_dword( HWIO_LLCC_DRP_PRE_ARES_STATUS_ADDR(x), val)
#define HWIO_LLCC_DRP_PRE_ARES_STATUS_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_PRE_ARES_STATUS_ADDR(x), mask, val, HWIO_LLCC_DRP_PRE_ARES_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_PRE_ARES_STATUS_PRE_ARES_SEEN_BMSK    0x00000002
#define HWIO_LLCC_DRP_PRE_ARES_STATUS_PRE_ARES_SEEN_SHFT           0x1

#define HWIO_LLCC_DRP_PRE_ARES_STATUS_PRE_ARES_DONE_BMSK    0x00000001
#define HWIO_LLCC_DRP_PRE_ARES_STATUS_PRE_ARES_DONE_SHFT           0x0

//// Register LLCC_DRP_CFG0 ////

#define HWIO_LLCC_DRP_CFG0_ADDR(x)                          (x+0x00003000)
#define HWIO_LLCC_DRP_CFG0_PHYS(x)                          (x+0x00003000)
#define HWIO_LLCC_DRP_CFG0_RMSK                             0x00000003
#define HWIO_LLCC_DRP_CFG0_SHFT                                      0
#define HWIO_LLCC_DRP_CFG0_IN(x)                            \
	in_dword_masked ( HWIO_LLCC_DRP_CFG0_ADDR(x), HWIO_LLCC_DRP_CFG0_RMSK)
#define HWIO_LLCC_DRP_CFG0_INM(x, mask)                     \
	in_dword_masked ( HWIO_LLCC_DRP_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_DRP_CFG0_OUT(x, val)                      \
	out_dword( HWIO_LLCC_DRP_CFG0_ADDR(x), val)
#define HWIO_LLCC_DRP_CFG0_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_CFG0_ADDR(x), mask, val, HWIO_LLCC_DRP_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_CFG0_ONDEMAND_WAKEUP_BMSK             0x00000002
#define HWIO_LLCC_DRP_CFG0_ONDEMAND_WAKEUP_SHFT                    0x1

#define HWIO_LLCC_DRP_CFG0_IGNORE_PMGR_IDLE_FEEDBACK_BMSK   0x00000001
#define HWIO_LLCC_DRP_CFG0_IGNORE_PMGR_IDLE_FEEDBACK_SHFT          0x0

//// Register LLCC_DRP_RAM_TIMING0 ////

#define HWIO_LLCC_DRP_RAM_TIMING0_ADDR(x)                   (x+0x00003010)
#define HWIO_LLCC_DRP_RAM_TIMING0_PHYS(x)                   (x+0x00003010)
#define HWIO_LLCC_DRP_RAM_TIMING0_RMSK                      0xffffffff
#define HWIO_LLCC_DRP_RAM_TIMING0_SHFT                               0
#define HWIO_LLCC_DRP_RAM_TIMING0_IN(x)                     \
	in_dword_masked ( HWIO_LLCC_DRP_RAM_TIMING0_ADDR(x), HWIO_LLCC_DRP_RAM_TIMING0_RMSK)
#define HWIO_LLCC_DRP_RAM_TIMING0_INM(x, mask)              \
	in_dword_masked ( HWIO_LLCC_DRP_RAM_TIMING0_ADDR(x), mask) 
#define HWIO_LLCC_DRP_RAM_TIMING0_OUT(x, val)               \
	out_dword( HWIO_LLCC_DRP_RAM_TIMING0_ADDR(x), val)
#define HWIO_LLCC_DRP_RAM_TIMING0_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_RAM_TIMING0_ADDR(x), mask, val, HWIO_LLCC_DRP_RAM_TIMING0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_RAM_TIMING0_TPD4_BMSK                 0xff000000
#define HWIO_LLCC_DRP_RAM_TIMING0_TPD4_SHFT                       0x18

#define HWIO_LLCC_DRP_RAM_TIMING0_TPD3_BMSK                 0x00ff0000
#define HWIO_LLCC_DRP_RAM_TIMING0_TPD3_SHFT                       0x10

#define HWIO_LLCC_DRP_RAM_TIMING0_TPD2_BMSK                 0x0000ff00
#define HWIO_LLCC_DRP_RAM_TIMING0_TPD2_SHFT                        0x8

#define HWIO_LLCC_DRP_RAM_TIMING0_TPD1_BMSK                 0x000000ff
#define HWIO_LLCC_DRP_RAM_TIMING0_TPD1_SHFT                        0x0

//// Register LLCC_DRP_RAM_TIMING1 ////

#define HWIO_LLCC_DRP_RAM_TIMING1_ADDR(x)                   (x+0x00003014)
#define HWIO_LLCC_DRP_RAM_TIMING1_PHYS(x)                   (x+0x00003014)
#define HWIO_LLCC_DRP_RAM_TIMING1_RMSK                      0x01ffffff
#define HWIO_LLCC_DRP_RAM_TIMING1_SHFT                               0
#define HWIO_LLCC_DRP_RAM_TIMING1_IN(x)                     \
	in_dword_masked ( HWIO_LLCC_DRP_RAM_TIMING1_ADDR(x), HWIO_LLCC_DRP_RAM_TIMING1_RMSK)
#define HWIO_LLCC_DRP_RAM_TIMING1_INM(x, mask)              \
	in_dword_masked ( HWIO_LLCC_DRP_RAM_TIMING1_ADDR(x), mask) 
#define HWIO_LLCC_DRP_RAM_TIMING1_OUT(x, val)               \
	out_dword( HWIO_LLCC_DRP_RAM_TIMING1_ADDR(x), val)
#define HWIO_LLCC_DRP_RAM_TIMING1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_RAM_TIMING1_ADDR(x), mask, val, HWIO_LLCC_DRP_RAM_TIMING1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_RAM_TIMING1_OVERLAP_TH1_TPD4_BMSK     0x01000000
#define HWIO_LLCC_DRP_RAM_TIMING1_OVERLAP_TH1_TPD4_SHFT           0x18

#define HWIO_LLCC_DRP_RAM_TIMING1_TH3_DUMMY_BMSK            0x00ff0000
#define HWIO_LLCC_DRP_RAM_TIMING1_TH3_DUMMY_SHFT                  0x10

#define HWIO_LLCC_DRP_RAM_TIMING1_TPD1_PRE_BMSK             0x0000ff00
#define HWIO_LLCC_DRP_RAM_TIMING1_TPD1_PRE_SHFT                    0x8

#define HWIO_LLCC_DRP_RAM_TIMING1_TH1_BMSK                  0x000000ff
#define HWIO_LLCC_DRP_RAM_TIMING1_TH1_SHFT                         0x0

//// Register LLCC_DRP_RAM_TIMING2 ////

#define HWIO_LLCC_DRP_RAM_TIMING2_ADDR(x)                   (x+0x00003018)
#define HWIO_LLCC_DRP_RAM_TIMING2_PHYS(x)                   (x+0x00003018)
#define HWIO_LLCC_DRP_RAM_TIMING2_RMSK                      0x000000ff
#define HWIO_LLCC_DRP_RAM_TIMING2_SHFT                               0
#define HWIO_LLCC_DRP_RAM_TIMING2_IN(x)                     \
	in_dword_masked ( HWIO_LLCC_DRP_RAM_TIMING2_ADDR(x), HWIO_LLCC_DRP_RAM_TIMING2_RMSK)
#define HWIO_LLCC_DRP_RAM_TIMING2_INM(x, mask)              \
	in_dword_masked ( HWIO_LLCC_DRP_RAM_TIMING2_ADDR(x), mask) 
#define HWIO_LLCC_DRP_RAM_TIMING2_OUT(x, val)               \
	out_dword( HWIO_LLCC_DRP_RAM_TIMING2_ADDR(x), val)
#define HWIO_LLCC_DRP_RAM_TIMING2_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_RAM_TIMING2_ADDR(x), mask, val, HWIO_LLCC_DRP_RAM_TIMING2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_RAM_TIMING2_TPD2_NRET_TO_ACTIVE_BMSK  0x000000ff
#define HWIO_LLCC_DRP_RAM_TIMING2_TPD2_NRET_TO_ACTIVE_SHFT         0x0

//// Register LLCC_DRP_RAM_IDLE_THRESHOLD ////

#define HWIO_LLCC_DRP_RAM_IDLE_THRESHOLD_ADDR(x)            (x+0x0000301c)
#define HWIO_LLCC_DRP_RAM_IDLE_THRESHOLD_PHYS(x)            (x+0x0000301c)
#define HWIO_LLCC_DRP_RAM_IDLE_THRESHOLD_RMSK               0xffffffff
#define HWIO_LLCC_DRP_RAM_IDLE_THRESHOLD_SHFT                        0
#define HWIO_LLCC_DRP_RAM_IDLE_THRESHOLD_IN(x)              \
	in_dword_masked ( HWIO_LLCC_DRP_RAM_IDLE_THRESHOLD_ADDR(x), HWIO_LLCC_DRP_RAM_IDLE_THRESHOLD_RMSK)
#define HWIO_LLCC_DRP_RAM_IDLE_THRESHOLD_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_DRP_RAM_IDLE_THRESHOLD_ADDR(x), mask) 
#define HWIO_LLCC_DRP_RAM_IDLE_THRESHOLD_OUT(x, val)        \
	out_dword( HWIO_LLCC_DRP_RAM_IDLE_THRESHOLD_ADDR(x), val)
#define HWIO_LLCC_DRP_RAM_IDLE_THRESHOLD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_RAM_IDLE_THRESHOLD_ADDR(x), mask, val, HWIO_LLCC_DRP_RAM_IDLE_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_RAM_IDLE_THRESHOLD_IDLE_THRESHOLD_BMSK 0xffffffff
#define HWIO_LLCC_DRP_RAM_IDLE_THRESHOLD_IDLE_THRESHOLD_SHFT        0x0

//// Register LLCC_DRP_PCB_ENABLE ////

#define HWIO_LLCC_DRP_PCB_ENABLE_ADDR(x)                    (x+0x00003020)
#define HWIO_LLCC_DRP_PCB_ENABLE_PHYS(x)                    (x+0x00003020)
#define HWIO_LLCC_DRP_PCB_ENABLE_RMSK                       0x00003f3f
#define HWIO_LLCC_DRP_PCB_ENABLE_SHFT                                0
#define HWIO_LLCC_DRP_PCB_ENABLE_IN(x)                      \
	in_dword_masked ( HWIO_LLCC_DRP_PCB_ENABLE_ADDR(x), HWIO_LLCC_DRP_PCB_ENABLE_RMSK)
#define HWIO_LLCC_DRP_PCB_ENABLE_INM(x, mask)               \
	in_dword_masked ( HWIO_LLCC_DRP_PCB_ENABLE_ADDR(x), mask) 
#define HWIO_LLCC_DRP_PCB_ENABLE_OUT(x, val)                \
	out_dword( HWIO_LLCC_DRP_PCB_ENABLE_ADDR(x), val)
#define HWIO_LLCC_DRP_PCB_ENABLE_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_PCB_ENABLE_ADDR(x), mask, val, HWIO_LLCC_DRP_PCB_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_PCB_ENABLE_WAKEUP_ENABLE_BMSK         0x00003f00
#define HWIO_LLCC_DRP_PCB_ENABLE_WAKEUP_ENABLE_SHFT                0x8

#define HWIO_LLCC_DRP_PCB_ENABLE_SLP_ENABLE_BMSK            0x0000003f
#define HWIO_LLCC_DRP_PCB_ENABLE_SLP_ENABLE_SHFT                   0x0

//// Register LLCC_DRP_PCB_SLP_SEL ////

#define HWIO_LLCC_DRP_PCB_SLP_SEL_ADDR(x)                   (x+0x00003024)
#define HWIO_LLCC_DRP_PCB_SLP_SEL_PHYS(x)                   (x+0x00003024)
#define HWIO_LLCC_DRP_PCB_SLP_SEL_RMSK                      0x00003f3f
#define HWIO_LLCC_DRP_PCB_SLP_SEL_SHFT                               0
#define HWIO_LLCC_DRP_PCB_SLP_SEL_IN(x)                     \
	in_dword_masked ( HWIO_LLCC_DRP_PCB_SLP_SEL_ADDR(x), HWIO_LLCC_DRP_PCB_SLP_SEL_RMSK)
#define HWIO_LLCC_DRP_PCB_SLP_SEL_INM(x, mask)              \
	in_dword_masked ( HWIO_LLCC_DRP_PCB_SLP_SEL_ADDR(x), mask) 
#define HWIO_LLCC_DRP_PCB_SLP_SEL_OUT(x, val)               \
	out_dword( HWIO_LLCC_DRP_PCB_SLP_SEL_ADDR(x), val)
#define HWIO_LLCC_DRP_PCB_SLP_SEL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_PCB_SLP_SEL_ADDR(x), mask, val, HWIO_LLCC_DRP_PCB_SLP_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_PCB_SLP_SEL_NRET_SEL_BMSK             0x00003f00
#define HWIO_LLCC_DRP_PCB_SLP_SEL_NRET_SEL_SHFT                    0x8

#define HWIO_LLCC_DRP_PCB_SLP_SEL_SEL_BMSK                  0x0000003f
#define HWIO_LLCC_DRP_PCB_SLP_SEL_SEL_SHFT                         0x0

//// Register LLCC_DRP_PCB_WAKEUP_SEL ////

#define HWIO_LLCC_DRP_PCB_WAKEUP_SEL_ADDR(x)                (x+0x00003028)
#define HWIO_LLCC_DRP_PCB_WAKEUP_SEL_PHYS(x)                (x+0x00003028)
#define HWIO_LLCC_DRP_PCB_WAKEUP_SEL_RMSK                   0x0000003f
#define HWIO_LLCC_DRP_PCB_WAKEUP_SEL_SHFT                            0
#define HWIO_LLCC_DRP_PCB_WAKEUP_SEL_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_DRP_PCB_WAKEUP_SEL_ADDR(x), HWIO_LLCC_DRP_PCB_WAKEUP_SEL_RMSK)
#define HWIO_LLCC_DRP_PCB_WAKEUP_SEL_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_DRP_PCB_WAKEUP_SEL_ADDR(x), mask) 
#define HWIO_LLCC_DRP_PCB_WAKEUP_SEL_OUT(x, val)            \
	out_dword( HWIO_LLCC_DRP_PCB_WAKEUP_SEL_ADDR(x), val)
#define HWIO_LLCC_DRP_PCB_WAKEUP_SEL_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_PCB_WAKEUP_SEL_ADDR(x), mask, val, HWIO_LLCC_DRP_PCB_WAKEUP_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_PCB_WAKEUP_SEL_SEL_BMSK               0x0000003f
#define HWIO_LLCC_DRP_PCB_WAKEUP_SEL_SEL_SHFT                      0x0

//// Register LLCC_DRP_PCB_CMD ////

#define HWIO_LLCC_DRP_PCB_CMD_ADDR(x)                       (x+0x0000302c)
#define HWIO_LLCC_DRP_PCB_CMD_PHYS(x)                       (x+0x0000302c)
#define HWIO_LLCC_DRP_PCB_CMD_RMSK                          0x00000003
#define HWIO_LLCC_DRP_PCB_CMD_SHFT                                   0
#define HWIO_LLCC_DRP_PCB_CMD_IN(x)                         \
	in_dword_masked ( HWIO_LLCC_DRP_PCB_CMD_ADDR(x), HWIO_LLCC_DRP_PCB_CMD_RMSK)
#define HWIO_LLCC_DRP_PCB_CMD_INM(x, mask)                  \
	in_dword_masked ( HWIO_LLCC_DRP_PCB_CMD_ADDR(x), mask) 
#define HWIO_LLCC_DRP_PCB_CMD_OUT(x, val)                   \
	out_dword( HWIO_LLCC_DRP_PCB_CMD_ADDR(x), val)
#define HWIO_LLCC_DRP_PCB_CMD_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_PCB_CMD_ADDR(x), mask, val, HWIO_LLCC_DRP_PCB_CMD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_PCB_CMD_WAKEUP_COMMAND_BMSK           0x00000002
#define HWIO_LLCC_DRP_PCB_CMD_WAKEUP_COMMAND_SHFT                  0x1

#define HWIO_LLCC_DRP_PCB_CMD_SLEEP_COMMAND_BMSK            0x00000001
#define HWIO_LLCC_DRP_PCB_CMD_SLEEP_COMMAND_SHFT                   0x0

//// Register LLCC_DRP_RAMSLP_REQ_GAP ////

#define HWIO_LLCC_DRP_RAMSLP_REQ_GAP_ADDR(x)                (x+0x00003030)
#define HWIO_LLCC_DRP_RAMSLP_REQ_GAP_PHYS(x)                (x+0x00003030)
#define HWIO_LLCC_DRP_RAMSLP_REQ_GAP_RMSK                   0x000000ff
#define HWIO_LLCC_DRP_RAMSLP_REQ_GAP_SHFT                            0
#define HWIO_LLCC_DRP_RAMSLP_REQ_GAP_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_DRP_RAMSLP_REQ_GAP_ADDR(x), HWIO_LLCC_DRP_RAMSLP_REQ_GAP_RMSK)
#define HWIO_LLCC_DRP_RAMSLP_REQ_GAP_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_DRP_RAMSLP_REQ_GAP_ADDR(x), mask) 
#define HWIO_LLCC_DRP_RAMSLP_REQ_GAP_OUT(x, val)            \
	out_dword( HWIO_LLCC_DRP_RAMSLP_REQ_GAP_ADDR(x), val)
#define HWIO_LLCC_DRP_RAMSLP_REQ_GAP_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_RAMSLP_REQ_GAP_ADDR(x), mask, val, HWIO_LLCC_DRP_RAMSLP_REQ_GAP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_RAMSLP_REQ_GAP_GAP_BMSK               0x000000ff
#define HWIO_LLCC_DRP_RAMSLP_REQ_GAP_GAP_SHFT                      0x0

//// Register LLCC_DRP_PROF_FILTER_0_CFG0 ////

#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_ADDR(x)            (x+0x00004000)
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_PHYS(x)            (x+0x00004000)
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_RMSK               0x0000001f
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_SHFT                        0
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_IN(x)              \
	in_dword_masked ( HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_ADDR(x), HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_RMSK)
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_OUT(x, val)        \
	out_dword( HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_ADDR(x), val)
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_ADDR(x), mask, val, HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_PCB_IDLE_INV_MATCH_BMSK 0x00000010
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_PCB_IDLE_INV_MATCH_SHFT        0x4

#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_PCB_EARLY_HINT_INV_MATCH_BMSK 0x00000008
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_PCB_EARLY_HINT_INV_MATCH_SHFT        0x3

#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_PCB_WAKEUP_INV_MATCH_BMSK 0x00000004
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_PCB_WAKEUP_INV_MATCH_SHFT        0x2

#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_PCB_SLP_NRET_INV_MATCH_BMSK 0x00000002
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_PCB_SLP_NRET_INV_MATCH_SHFT        0x1

#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_PCB_SLP_RET_INV_MATCH_BMSK 0x00000001
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG0_PCB_SLP_RET_INV_MATCH_SHFT        0x0

//// Register LLCC_DRP_PROF_FILTER_0_CFG1 ////

#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_ADDR(x)            (x+0x00004004)
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_PHYS(x)            (x+0x00004004)
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_RMSK               0x3fffffff
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_SHFT                        0
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_IN(x)              \
	in_dword_masked ( HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_ADDR(x), HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_RMSK)
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_OUT(x, val)        \
	out_dword( HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_ADDR(x), val)
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_ADDR(x), mask, val, HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_PCB_IDLE_MASK_BMSK 0x3f000000
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_PCB_IDLE_MASK_SHFT       0x18

#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_PCB_EARLY_HINT_MASK_BMSK 0x00fc0000
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_PCB_EARLY_HINT_MASK_SHFT       0x12

#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_PCB_WAKEUP_MASK_BMSK 0x0003f000
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_PCB_WAKEUP_MASK_SHFT        0xc

#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_PCB_SLP_NRET_MASK_BMSK 0x00000fc0
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_PCB_SLP_NRET_MASK_SHFT        0x6

#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_PCB_SLP_RET_MASK_BMSK 0x0000003f
#define HWIO_LLCC_DRP_PROF_FILTER_0_CFG1_PCB_SLP_RET_MASK_SHFT        0x0

//// Register LLCC_DRP_PROF_FILTER_1_CFG0 ////

#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_ADDR(x)            (x+0x00004008)
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_PHYS(x)            (x+0x00004008)
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_RMSK               0x0000001f
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_SHFT                        0
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_IN(x)              \
	in_dword_masked ( HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_ADDR(x), HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_RMSK)
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_OUT(x, val)        \
	out_dword( HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_ADDR(x), val)
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_ADDR(x), mask, val, HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_PCB_IDLE_INV_MATCH_BMSK 0x00000010
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_PCB_IDLE_INV_MATCH_SHFT        0x4

#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_PCB_EARLY_HINT_INV_MATCH_BMSK 0x00000008
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_PCB_EARLY_HINT_INV_MATCH_SHFT        0x3

#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_PCB_WAKEUP_INV_MATCH_BMSK 0x00000004
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_PCB_WAKEUP_INV_MATCH_SHFT        0x2

#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_PCB_SLP_NRET_INV_MATCH_BMSK 0x00000002
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_PCB_SLP_NRET_INV_MATCH_SHFT        0x1

#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_PCB_SLP_RET_INV_MATCH_BMSK 0x00000001
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG0_PCB_SLP_RET_INV_MATCH_SHFT        0x0

//// Register LLCC_DRP_PROF_FILTER_1_CFG1 ////

#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_ADDR(x)            (x+0x0000400c)
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_PHYS(x)            (x+0x0000400c)
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_RMSK               0x3fffffff
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_SHFT                        0
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_IN(x)              \
	in_dword_masked ( HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_ADDR(x), HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_RMSK)
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_OUT(x, val)        \
	out_dword( HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_ADDR(x), val)
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_ADDR(x), mask, val, HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_PCB_IDLE_MASK_BMSK 0x3f000000
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_PCB_IDLE_MASK_SHFT       0x18

#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_PCB_EARLY_HINT_MASK_BMSK 0x00fc0000
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_PCB_EARLY_HINT_MASK_SHFT       0x12

#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_PCB_WAKEUP_MASK_BMSK 0x0003f000
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_PCB_WAKEUP_MASK_SHFT        0xc

#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_PCB_SLP_NRET_MASK_BMSK 0x00000fc0
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_PCB_SLP_NRET_MASK_SHFT        0x6

#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_PCB_SLP_RET_MASK_BMSK 0x0000003f
#define HWIO_LLCC_DRP_PROF_FILTER_1_CFG1_PCB_SLP_RET_MASK_SHFT        0x0

//// Register LLCC_DRP_PROF_EVENT_n_CFG ////

#define HWIO_LLCC_DRP_PROF_EVENT_n_CFG_ADDR(base, n)        (base+0x4010+0x4*n)
#define HWIO_LLCC_DRP_PROF_EVENT_n_CFG_PHYS(base, n)        (base+0x4010+0x4*n)
#define HWIO_LLCC_DRP_PROF_EVENT_n_CFG_RMSK                 0x8001003f
#define HWIO_LLCC_DRP_PROF_EVENT_n_CFG_SHFT                          0
#define HWIO_LLCC_DRP_PROF_EVENT_n_CFG_MAXn                         15
#define HWIO_LLCC_DRP_PROF_EVENT_n_CFG_INI(base, n)         \
	in_dword_masked ( HWIO_LLCC_DRP_PROF_EVENT_n_CFG_ADDR(base, n), HWIO_LLCC_DRP_PROF_EVENT_n_CFG_RMSK)
#define HWIO_LLCC_DRP_PROF_EVENT_n_CFG_INMI(base, n, mask)  \
	in_dword_masked ( HWIO_LLCC_DRP_PROF_EVENT_n_CFG_ADDR(base, n), mask) 
#define HWIO_LLCC_DRP_PROF_EVENT_n_CFG_OUTI(base, n, val)   \
	out_dword( HWIO_LLCC_DRP_PROF_EVENT_n_CFG_ADDR(base, n), val)
#define HWIO_LLCC_DRP_PROF_EVENT_n_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_PROF_EVENT_n_CFG_ADDR(base, n), mask, val, HWIO_LLCC_DRP_PROF_EVENT_n_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_PROF_EVENT_n_CFG_FILTER_EN_BMSK       0x80000000
#define HWIO_LLCC_DRP_PROF_EVENT_n_CFG_FILTER_EN_SHFT             0x1f

#define HWIO_LLCC_DRP_PROF_EVENT_n_CFG_FILTER_SEL_BMSK      0x00010000
#define HWIO_LLCC_DRP_PROF_EVENT_n_CFG_FILTER_SEL_SHFT            0x10

#define HWIO_LLCC_DRP_PROF_EVENT_n_CFG_EVENT_SEL_BMSK       0x0000003f
#define HWIO_LLCC_DRP_PROF_EVENT_n_CFG_EVENT_SEL_SHFT              0x0

//// Register LLCC_DRP_PROF_CFG ////

#define HWIO_LLCC_DRP_PROF_CFG_ADDR(x)                      (x+0x00004050)
#define HWIO_LLCC_DRP_PROF_CFG_PHYS(x)                      (x+0x00004050)
#define HWIO_LLCC_DRP_PROF_CFG_RMSK                         0x0000ff01
#define HWIO_LLCC_DRP_PROF_CFG_SHFT                                  0
#define HWIO_LLCC_DRP_PROF_CFG_IN(x)                        \
	in_dword_masked ( HWIO_LLCC_DRP_PROF_CFG_ADDR(x), HWIO_LLCC_DRP_PROF_CFG_RMSK)
#define HWIO_LLCC_DRP_PROF_CFG_INM(x, mask)                 \
	in_dword_masked ( HWIO_LLCC_DRP_PROF_CFG_ADDR(x), mask) 
#define HWIO_LLCC_DRP_PROF_CFG_OUT(x, val)                  \
	out_dword( HWIO_LLCC_DRP_PROF_CFG_ADDR(x), val)
#define HWIO_LLCC_DRP_PROF_CFG_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_PROF_CFG_ADDR(x), mask, val, HWIO_LLCC_DRP_PROF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_PROF_CFG_BEAT_SCALING_BMSK            0x0000ff00
#define HWIO_LLCC_DRP_PROF_CFG_BEAT_SCALING_SHFT                   0x8

#define HWIO_LLCC_DRP_PROF_CFG_PROF_EN_BMSK                 0x00000001
#define HWIO_LLCC_DRP_PROF_CFG_PROF_EN_SHFT                        0x0

//// Register LLCC_DRP_PROF_STATUS ////

#define HWIO_LLCC_DRP_PROF_STATUS_ADDR(x)                   (x+0x00004054)
#define HWIO_LLCC_DRP_PROF_STATUS_PHYS(x)                   (x+0x00004054)
#define HWIO_LLCC_DRP_PROF_STATUS_RMSK                      0x000000ff
#define HWIO_LLCC_DRP_PROF_STATUS_SHFT                               0
#define HWIO_LLCC_DRP_PROF_STATUS_IN(x)                     \
	in_dword_masked ( HWIO_LLCC_DRP_PROF_STATUS_ADDR(x), HWIO_LLCC_DRP_PROF_STATUS_RMSK)
#define HWIO_LLCC_DRP_PROF_STATUS_INM(x, mask)              \
	in_dword_masked ( HWIO_LLCC_DRP_PROF_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_DRP_PROF_STATUS_OUT(x, val)               \
	out_dword( HWIO_LLCC_DRP_PROF_STATUS_ADDR(x), val)
#define HWIO_LLCC_DRP_PROF_STATUS_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_DRP_PROF_STATUS_ADDR(x), mask, val, HWIO_LLCC_DRP_PROF_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_DRP_PROF_STATUS_FERC_RD_BEAT_OVERFLOW_BMSK 0x00000080
#define HWIO_LLCC_DRP_PROF_STATUS_FERC_RD_BEAT_OVERFLOW_SHFT        0x7

#define HWIO_LLCC_DRP_PROF_STATUS_FEWC_RD_BEAT_OVERFLOW_BMSK 0x00000040
#define HWIO_LLCC_DRP_PROF_STATUS_FEWC_RD_BEAT_OVERFLOW_SHFT        0x6

#define HWIO_LLCC_DRP_PROF_STATUS_BIST_RD_BEAT_OVERFLOW_BMSK 0x00000020
#define HWIO_LLCC_DRP_PROF_STATUS_BIST_RD_BEAT_OVERFLOW_SHFT        0x5

#define HWIO_LLCC_DRP_PROF_STATUS_EVICT_RD_BEAT_OVERFLOW_BMSK 0x00000010
#define HWIO_LLCC_DRP_PROF_STATUS_EVICT_RD_BEAT_OVERFLOW_SHFT        0x4

#define HWIO_LLCC_DRP_PROF_STATUS_BERC_WR_BEAT_OVERFLOW_BMSK 0x00000008
#define HWIO_LLCC_DRP_PROF_STATUS_BERC_WR_BEAT_OVERFLOW_SHFT        0x3

#define HWIO_LLCC_DRP_PROF_STATUS_FEWC_WR_BEAT_OVERFLOW_BMSK 0x00000004
#define HWIO_LLCC_DRP_PROF_STATUS_FEWC_WR_BEAT_OVERFLOW_SHFT        0x2

#define HWIO_LLCC_DRP_PROF_STATUS_BIST_WR_BEAT_OVERFLOW_BMSK 0x00000002
#define HWIO_LLCC_DRP_PROF_STATUS_BIST_WR_BEAT_OVERFLOW_SHFT        0x1

#define HWIO_LLCC_DRP_PROF_STATUS_DRIE_WR_BEAT_OVERFLOW_BMSK 0x00000001
#define HWIO_LLCC_DRP_PROF_STATUS_DRIE_WR_BEAT_OVERFLOW_SHFT        0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block LLCC_FEAC
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register LLCC_FEAC_DEC_ERR_CFG ////

#define HWIO_LLCC_FEAC_DEC_ERR_CFG_ADDR(x)                 (x+0x00000000)
#define HWIO_LLCC_FEAC_DEC_ERR_CFG_PHYS(x)                 (x+0x00000000)
#define HWIO_LLCC_FEAC_DEC_ERR_CFG_RMSK                    0x0000ffff
#define HWIO_LLCC_FEAC_DEC_ERR_CFG_SHFT                             0
#define HWIO_LLCC_FEAC_DEC_ERR_CFG_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_FEAC_DEC_ERR_CFG_ADDR(x), HWIO_LLCC_FEAC_DEC_ERR_CFG_RMSK)
#define HWIO_LLCC_FEAC_DEC_ERR_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_FEAC_DEC_ERR_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_DEC_ERR_CFG_OUT(x, val)             \
	out_dword( HWIO_LLCC_FEAC_DEC_ERR_CFG_ADDR(x), val)
#define HWIO_LLCC_FEAC_DEC_ERR_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_DEC_ERR_CFG_ADDR(x), mask, val, HWIO_LLCC_FEAC_DEC_ERR_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_DEC_ERR_CFG_ADDR_VAL_BMSK           0x0000ff00
#define HWIO_LLCC_FEAC_DEC_ERR_CFG_ADDR_VAL_SHFT                  0x8

#define HWIO_LLCC_FEAC_DEC_ERR_CFG_ADDR_EN_BMSK            0x000000ff
#define HWIO_LLCC_FEAC_DEC_ERR_CFG_ADDR_EN_SHFT                   0x0

//// Register LLCC_FEAC_DEC_INTRPT_CFG ////

#define HWIO_LLCC_FEAC_DEC_INTRPT_CFG_ADDR(x)              (x+0x00000004)
#define HWIO_LLCC_FEAC_DEC_INTRPT_CFG_PHYS(x)              (x+0x00000004)
#define HWIO_LLCC_FEAC_DEC_INTRPT_CFG_RMSK                 0x00000001
#define HWIO_LLCC_FEAC_DEC_INTRPT_CFG_SHFT                          0
#define HWIO_LLCC_FEAC_DEC_INTRPT_CFG_IN(x)                \
	in_dword_masked ( HWIO_LLCC_FEAC_DEC_INTRPT_CFG_ADDR(x), HWIO_LLCC_FEAC_DEC_INTRPT_CFG_RMSK)
#define HWIO_LLCC_FEAC_DEC_INTRPT_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_FEAC_DEC_INTRPT_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_DEC_INTRPT_CFG_OUT(x, val)          \
	out_dword( HWIO_LLCC_FEAC_DEC_INTRPT_CFG_ADDR(x), val)
#define HWIO_LLCC_FEAC_DEC_INTRPT_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_DEC_INTRPT_CFG_ADDR(x), mask, val, HWIO_LLCC_FEAC_DEC_INTRPT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_DEC_INTRPT_CFG_COUNT_CLEAR_BMSK     0x00000001
#define HWIO_LLCC_FEAC_DEC_INTRPT_CFG_COUNT_CLEAR_SHFT            0x0

//// Register LLCC_FEAC_TCM0_CFG ////

#define HWIO_LLCC_FEAC_TCM0_CFG_ADDR(x)                    (x+0x00001000)
#define HWIO_LLCC_FEAC_TCM0_CFG_PHYS(x)                    (x+0x00001000)
#define HWIO_LLCC_FEAC_TCM0_CFG_RMSK                       0x0007ffff
#define HWIO_LLCC_FEAC_TCM0_CFG_SHFT                                0
#define HWIO_LLCC_FEAC_TCM0_CFG_IN(x)                      \
	in_dword_masked ( HWIO_LLCC_FEAC_TCM0_CFG_ADDR(x), HWIO_LLCC_FEAC_TCM0_CFG_RMSK)
#define HWIO_LLCC_FEAC_TCM0_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_LLCC_FEAC_TCM0_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_TCM0_CFG_OUT(x, val)                \
	out_dword( HWIO_LLCC_FEAC_TCM0_CFG_ADDR(x), val)
#define HWIO_LLCC_FEAC_TCM0_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_TCM0_CFG_ADDR(x), mask, val, HWIO_LLCC_FEAC_TCM0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_TCM0_CFG_ENABLE_BMSK                0x00040000
#define HWIO_LLCC_FEAC_TCM0_CFG_ENABLE_SHFT                      0x12

#define HWIO_LLCC_FEAC_TCM0_CFG_SCID_BMSK                  0x0003e000
#define HWIO_LLCC_FEAC_TCM0_CFG_SCID_SHFT                         0xd

#define HWIO_LLCC_FEAC_TCM0_CFG_ADDR_BASE_BMSK             0x00001fff
#define HWIO_LLCC_FEAC_TCM0_CFG_ADDR_BASE_SHFT                    0x0

//// Register LLCC_FEAC_TCM0_MASK_CFG ////

#define HWIO_LLCC_FEAC_TCM0_MASK_CFG_ADDR(x)               (x+0x00001004)
#define HWIO_LLCC_FEAC_TCM0_MASK_CFG_PHYS(x)               (x+0x00001004)
#define HWIO_LLCC_FEAC_TCM0_MASK_CFG_RMSK                  0x00001fff
#define HWIO_LLCC_FEAC_TCM0_MASK_CFG_SHFT                           0
#define HWIO_LLCC_FEAC_TCM0_MASK_CFG_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_FEAC_TCM0_MASK_CFG_ADDR(x), HWIO_LLCC_FEAC_TCM0_MASK_CFG_RMSK)
#define HWIO_LLCC_FEAC_TCM0_MASK_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_FEAC_TCM0_MASK_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_TCM0_MASK_CFG_OUT(x, val)           \
	out_dword( HWIO_LLCC_FEAC_TCM0_MASK_CFG_ADDR(x), val)
#define HWIO_LLCC_FEAC_TCM0_MASK_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_TCM0_MASK_CFG_ADDR(x), mask, val, HWIO_LLCC_FEAC_TCM0_MASK_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_TCM0_MASK_CFG_ADDR_MASK_BMSK        0x00001fff
#define HWIO_LLCC_FEAC_TCM0_MASK_CFG_ADDR_MASK_SHFT               0x0

//// Register LLCC_FEAC_TCM1_CFG ////

#define HWIO_LLCC_FEAC_TCM1_CFG_ADDR(x)                    (x+0x00001008)
#define HWIO_LLCC_FEAC_TCM1_CFG_PHYS(x)                    (x+0x00001008)
#define HWIO_LLCC_FEAC_TCM1_CFG_RMSK                       0x0007ffff
#define HWIO_LLCC_FEAC_TCM1_CFG_SHFT                                0
#define HWIO_LLCC_FEAC_TCM1_CFG_IN(x)                      \
	in_dword_masked ( HWIO_LLCC_FEAC_TCM1_CFG_ADDR(x), HWIO_LLCC_FEAC_TCM1_CFG_RMSK)
#define HWIO_LLCC_FEAC_TCM1_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_LLCC_FEAC_TCM1_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_TCM1_CFG_OUT(x, val)                \
	out_dword( HWIO_LLCC_FEAC_TCM1_CFG_ADDR(x), val)
#define HWIO_LLCC_FEAC_TCM1_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_TCM1_CFG_ADDR(x), mask, val, HWIO_LLCC_FEAC_TCM1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_TCM1_CFG_ENABLE_BMSK                0x00040000
#define HWIO_LLCC_FEAC_TCM1_CFG_ENABLE_SHFT                      0x12

#define HWIO_LLCC_FEAC_TCM1_CFG_SCID_BMSK                  0x0003e000
#define HWIO_LLCC_FEAC_TCM1_CFG_SCID_SHFT                         0xd

#define HWIO_LLCC_FEAC_TCM1_CFG_ADDR_BASE_BMSK             0x00001fff
#define HWIO_LLCC_FEAC_TCM1_CFG_ADDR_BASE_SHFT                    0x0

//// Register LLCC_FEAC_TCM1_MASK_CFG ////

#define HWIO_LLCC_FEAC_TCM1_MASK_CFG_ADDR(x)               (x+0x0000100c)
#define HWIO_LLCC_FEAC_TCM1_MASK_CFG_PHYS(x)               (x+0x0000100c)
#define HWIO_LLCC_FEAC_TCM1_MASK_CFG_RMSK                  0x00001fff
#define HWIO_LLCC_FEAC_TCM1_MASK_CFG_SHFT                           0
#define HWIO_LLCC_FEAC_TCM1_MASK_CFG_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_FEAC_TCM1_MASK_CFG_ADDR(x), HWIO_LLCC_FEAC_TCM1_MASK_CFG_RMSK)
#define HWIO_LLCC_FEAC_TCM1_MASK_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_FEAC_TCM1_MASK_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_TCM1_MASK_CFG_OUT(x, val)           \
	out_dword( HWIO_LLCC_FEAC_TCM1_MASK_CFG_ADDR(x), val)
#define HWIO_LLCC_FEAC_TCM1_MASK_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_TCM1_MASK_CFG_ADDR(x), mask, val, HWIO_LLCC_FEAC_TCM1_MASK_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_TCM1_MASK_CFG_ADDR_MASK_BMSK        0x00001fff
#define HWIO_LLCC_FEAC_TCM1_MASK_CFG_ADDR_MASK_SHFT               0x0

//// Register LLCC_FEAC_TCM_ADDR_BASE_CFG ////

#define HWIO_LLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR(x)           (x+0x00001010)
#define HWIO_LLCC_FEAC_TCM_ADDR_BASE_CFG_PHYS(x)           (x+0x00001010)
#define HWIO_LLCC_FEAC_TCM_ADDR_BASE_CFG_RMSK              0x3fff1fff
#define HWIO_LLCC_FEAC_TCM_ADDR_BASE_CFG_SHFT                       0
#define HWIO_LLCC_FEAC_TCM_ADDR_BASE_CFG_IN(x)             \
	in_dword_masked ( HWIO_LLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR(x), HWIO_LLCC_FEAC_TCM_ADDR_BASE_CFG_RMSK)
#define HWIO_LLCC_FEAC_TCM_ADDR_BASE_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_TCM_ADDR_BASE_CFG_OUT(x, val)       \
	out_dword( HWIO_LLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR(x), val)
#define HWIO_LLCC_FEAC_TCM_ADDR_BASE_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR(x), mask, val, HWIO_LLCC_FEAC_TCM_ADDR_BASE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_TCM_ADDR_BASE_CFG_TCM_SIZE_BMSK     0x3fff0000
#define HWIO_LLCC_FEAC_TCM_ADDR_BASE_CFG_TCM_SIZE_SHFT           0x10

#define HWIO_LLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR_BASE_BMSK    0x00001fff
#define HWIO_LLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR_BASE_SHFT           0x0

//// Register LLCC_FEAC_TCM_PER_MB_MASK_CFG ////

#define HWIO_LLCC_FEAC_TCM_PER_MB_MASK_CFG_ADDR(x)         (x+0x00001014)
#define HWIO_LLCC_FEAC_TCM_PER_MB_MASK_CFG_PHYS(x)         (x+0x00001014)
#define HWIO_LLCC_FEAC_TCM_PER_MB_MASK_CFG_RMSK            0x000000ff
#define HWIO_LLCC_FEAC_TCM_PER_MB_MASK_CFG_SHFT                     0
#define HWIO_LLCC_FEAC_TCM_PER_MB_MASK_CFG_IN(x)           \
	in_dword_masked ( HWIO_LLCC_FEAC_TCM_PER_MB_MASK_CFG_ADDR(x), HWIO_LLCC_FEAC_TCM_PER_MB_MASK_CFG_RMSK)
#define HWIO_LLCC_FEAC_TCM_PER_MB_MASK_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_LLCC_FEAC_TCM_PER_MB_MASK_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_TCM_PER_MB_MASK_CFG_OUT(x, val)     \
	out_dword( HWIO_LLCC_FEAC_TCM_PER_MB_MASK_CFG_ADDR(x), val)
#define HWIO_LLCC_FEAC_TCM_PER_MB_MASK_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_TCM_PER_MB_MASK_CFG_ADDR(x), mask, val, HWIO_LLCC_FEAC_TCM_PER_MB_MASK_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_TCM_PER_MB_MASK_CFG_PER_MB_MASK_BMSK 0x000000ff
#define HWIO_LLCC_FEAC_TCM_PER_MB_MASK_CFG_PER_MB_MASK_SHFT        0x0

//// Register LLCC_FEAC_WRSC_CFG ////

#define HWIO_LLCC_FEAC_WRSC_CFG_ADDR(x)                    (x+0x00001018)
#define HWIO_LLCC_FEAC_WRSC_CFG_PHYS(x)                    (x+0x00001018)
#define HWIO_LLCC_FEAC_WRSC_CFG_RMSK                       0x00001f11
#define HWIO_LLCC_FEAC_WRSC_CFG_SHFT                                0
#define HWIO_LLCC_FEAC_WRSC_CFG_IN(x)                      \
	in_dword_masked ( HWIO_LLCC_FEAC_WRSC_CFG_ADDR(x), HWIO_LLCC_FEAC_WRSC_CFG_RMSK)
#define HWIO_LLCC_FEAC_WRSC_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_LLCC_FEAC_WRSC_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_WRSC_CFG_OUT(x, val)                \
	out_dword( HWIO_LLCC_FEAC_WRSC_CFG_ADDR(x), val)
#define HWIO_LLCC_FEAC_WRSC_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_WRSC_CFG_ADDR(x), mask, val, HWIO_LLCC_FEAC_WRSC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_WRSC_CFG_SCID_BMSK                  0x00001f00
#define HWIO_LLCC_FEAC_WRSC_CFG_SCID_SHFT                         0x8

#define HWIO_LLCC_FEAC_WRSC_CFG_C_WR_NOALLOC_EN_BMSK       0x00000010
#define HWIO_LLCC_FEAC_WRSC_CFG_C_WR_NOALLOC_EN_SHFT              0x4

#define HWIO_LLCC_FEAC_WRSC_CFG_NC_WR_EN_BMSK              0x00000001
#define HWIO_LLCC_FEAC_WRSC_CFG_NC_WR_EN_SHFT                     0x0

//// Register LLCC_FEAC_ATTR_OVERRIDE_CFG ////

#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_ADDR(x)           (x+0x0000101c)
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_PHYS(x)           (x+0x0000101c)
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_RMSK              0x00331373
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_SHFT                       0
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_IN(x)             \
	in_dword_masked ( HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_ADDR(x), HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_RMSK)
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_OUT(x, val)       \
	out_dword( HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_ADDR(x), val)
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_ADDR(x), mask, val, HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_RWI_OVERRIDE_EN_BMSK 0x00200000
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_RWI_OVERRIDE_EN_SHFT       0x15

#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_RWI_OVERRIDE_VAL_BMSK 0x00100000
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_RWI_OVERRIDE_VAL_SHFT       0x14

#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_RWE_OVERRIDE_EN_BMSK 0x00020000
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_RWE_OVERRIDE_EN_SHFT       0x11

#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_RWE_OVERRIDE_VAL_BMSK 0x00010000
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_RWE_OVERRIDE_VAL_SHFT       0x10

#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_RWI2RWE_OVERRIDE_EN_BMSK 0x00001000
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_RWI2RWE_OVERRIDE_EN_SHFT        0xc

#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_EWD_OVERRIDE_EN_BMSK 0x00000200
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_EWD_OVERRIDE_EN_SHFT        0x9

#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_EWD_OVERRIDE_VAL_BMSK 0x00000100
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_EWD_OVERRIDE_VAL_SHFT        0x8

#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_WT_DEALLOC_OVERRIDE_VAL_BMSK 0x00000040
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_WT_DEALLOC_OVERRIDE_VAL_SHFT        0x6

#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_WRITE_THROUGH_OVERRIDE_EN_BMSK 0x00000020
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_WRITE_THROUGH_OVERRIDE_EN_SHFT        0x5

#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_WRITE_THROUGH_OVERRIDE_VAL_BMSK 0x00000010
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_WRITE_THROUGH_OVERRIDE_VAL_SHFT        0x4

#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_ATRANSIENT_OVERRIDE_EN_BMSK 0x00000002
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_ATRANSIENT_OVERRIDE_EN_SHFT        0x1

#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_ATRANSIENT_OVERRIDE_VAL_BMSK 0x00000001
#define HWIO_LLCC_FEAC_ATTR_OVERRIDE_CFG_ATRANSIENT_OVERRIDE_VAL_SHFT        0x0

//// Register LLCC_FEAC_RD_GFO_OVERRIDE_CFG0 ////

#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG0_ADDR(x)        (x+0x00001020)
#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG0_PHYS(x)        (x+0x00001020)
#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG0_RMSK           0xffffffff
#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG0_SHFT                    0
#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG0_IN(x)          \
	in_dword_masked ( HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG0_ADDR(x), HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG0_RMSK)
#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG0_INM(x, mask)   \
	in_dword_masked ( HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG0_OUT(x, val)    \
	out_dword( HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG0_ADDR(x), val)
#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG0_ADDR(x), mask, val, HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG0_SCID_OVERRIDE_EN_BMSK 0xffffffff
#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG0_SCID_OVERRIDE_EN_SHFT        0x0

//// Register LLCC_FEAC_RD_GFO_OVERRIDE_CFG1 ////

#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG1_ADDR(x)        (x+0x00001024)
#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG1_PHYS(x)        (x+0x00001024)
#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG1_RMSK           0xffffffff
#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG1_SHFT                    0
#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG1_IN(x)          \
	in_dword_masked ( HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG1_ADDR(x), HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG1_RMSK)
#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG1_INM(x, mask)   \
	in_dword_masked ( HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG1_OUT(x, val)    \
	out_dword( HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG1_ADDR(x), val)
#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG1_ADDR(x), mask, val, HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG1_SCID_OVERRIDE_VAL_BMSK 0xffffffff
#define HWIO_LLCC_FEAC_RD_GFO_OVERRIDE_CFG1_SCID_OVERRIDE_VAL_SHFT        0x0

//// Register LLCC_FEAC_WR_GFO_OVERRIDE_CFG0 ////

#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG0_ADDR(x)        (x+0x00001028)
#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG0_PHYS(x)        (x+0x00001028)
#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG0_RMSK           0xffffffff
#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG0_SHFT                    0
#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG0_IN(x)          \
	in_dword_masked ( HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG0_ADDR(x), HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG0_RMSK)
#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG0_INM(x, mask)   \
	in_dword_masked ( HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG0_OUT(x, val)    \
	out_dword( HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG0_ADDR(x), val)
#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG0_ADDR(x), mask, val, HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG0_SCID_OVERRIDE_EN_BMSK 0xffffffff
#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG0_SCID_OVERRIDE_EN_SHFT        0x0

//// Register LLCC_FEAC_WR_GFO_OVERRIDE_CFG1 ////

#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG1_ADDR(x)        (x+0x0000102c)
#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG1_PHYS(x)        (x+0x0000102c)
#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG1_RMSK           0xffffffff
#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG1_SHFT                    0
#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG1_IN(x)          \
	in_dword_masked ( HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG1_ADDR(x), HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG1_RMSK)
#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG1_INM(x, mask)   \
	in_dword_masked ( HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG1_OUT(x, val)    \
	out_dword( HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG1_ADDR(x), val)
#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG1_ADDR(x), mask, val, HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG1_SCID_OVERRIDE_VAL_BMSK 0xffffffff
#define HWIO_LLCC_FEAC_WR_GFO_OVERRIDE_CFG1_SCID_OVERRIDE_VAL_SHFT        0x0

//// Register LLCC_FEAC_C_AS_NC_OVERRIDE_CFG ////

#define HWIO_LLCC_FEAC_C_AS_NC_OVERRIDE_CFG_ADDR(x)        (x+0x00001030)
#define HWIO_LLCC_FEAC_C_AS_NC_OVERRIDE_CFG_PHYS(x)        (x+0x00001030)
#define HWIO_LLCC_FEAC_C_AS_NC_OVERRIDE_CFG_RMSK           0xffffffff
#define HWIO_LLCC_FEAC_C_AS_NC_OVERRIDE_CFG_SHFT                    0
#define HWIO_LLCC_FEAC_C_AS_NC_OVERRIDE_CFG_IN(x)          \
	in_dword_masked ( HWIO_LLCC_FEAC_C_AS_NC_OVERRIDE_CFG_ADDR(x), HWIO_LLCC_FEAC_C_AS_NC_OVERRIDE_CFG_RMSK)
#define HWIO_LLCC_FEAC_C_AS_NC_OVERRIDE_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_LLCC_FEAC_C_AS_NC_OVERRIDE_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_C_AS_NC_OVERRIDE_CFG_OUT(x, val)    \
	out_dword( HWIO_LLCC_FEAC_C_AS_NC_OVERRIDE_CFG_ADDR(x), val)
#define HWIO_LLCC_FEAC_C_AS_NC_OVERRIDE_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_C_AS_NC_OVERRIDE_CFG_ADDR(x), mask, val, HWIO_LLCC_FEAC_C_AS_NC_OVERRIDE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_C_AS_NC_OVERRIDE_CFG_SCID_OVERRIDE_EN_BMSK 0xffffffff
#define HWIO_LLCC_FEAC_C_AS_NC_OVERRIDE_CFG_SCID_OVERRIDE_EN_SHFT        0x0

//// Register LLCC_FEAC_NC_AS_C_OVERRIDE_CFG ////

#define HWIO_LLCC_FEAC_NC_AS_C_OVERRIDE_CFG_ADDR(x)        (x+0x00001034)
#define HWIO_LLCC_FEAC_NC_AS_C_OVERRIDE_CFG_PHYS(x)        (x+0x00001034)
#define HWIO_LLCC_FEAC_NC_AS_C_OVERRIDE_CFG_RMSK           0xffffffff
#define HWIO_LLCC_FEAC_NC_AS_C_OVERRIDE_CFG_SHFT                    0
#define HWIO_LLCC_FEAC_NC_AS_C_OVERRIDE_CFG_IN(x)          \
	in_dword_masked ( HWIO_LLCC_FEAC_NC_AS_C_OVERRIDE_CFG_ADDR(x), HWIO_LLCC_FEAC_NC_AS_C_OVERRIDE_CFG_RMSK)
#define HWIO_LLCC_FEAC_NC_AS_C_OVERRIDE_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_LLCC_FEAC_NC_AS_C_OVERRIDE_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_NC_AS_C_OVERRIDE_CFG_OUT(x, val)    \
	out_dword( HWIO_LLCC_FEAC_NC_AS_C_OVERRIDE_CFG_ADDR(x), val)
#define HWIO_LLCC_FEAC_NC_AS_C_OVERRIDE_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_NC_AS_C_OVERRIDE_CFG_ADDR(x), mask, val, HWIO_LLCC_FEAC_NC_AS_C_OVERRIDE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_NC_AS_C_OVERRIDE_CFG_SCID_OVERRIDE_EN_BMSK 0xffffffff
#define HWIO_LLCC_FEAC_NC_AS_C_OVERRIDE_CFG_SCID_OVERRIDE_EN_SHFT        0x0

//// Register LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG0 ////

#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR(x) (x+0x00001038)
#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG0_PHYS(x) (x+0x00001038)
#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG0_RMSK  0xffffffff
#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG0_SHFT           0
#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG0_IN(x) \
	in_dword_masked ( HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR(x), HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG0_RMSK)
#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG0_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG0_OUT(x, val) \
	out_dword( HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR(x), val)
#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR(x), mask, val, HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG0_SCID_OVERRIDE_EN_BMSK 0xffffffff
#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG0_SCID_OVERRIDE_EN_SHFT        0x0

//// Register LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG1 ////

#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR(x) (x+0x0000103c)
#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG1_PHYS(x) (x+0x0000103c)
#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG1_RMSK  0xffffffff
#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG1_SHFT           0
#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG1_IN(x) \
	in_dword_masked ( HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR(x), HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG1_RMSK)
#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG1_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG1_OUT(x, val) \
	out_dword( HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR(x), val)
#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR(x), mask, val, HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG1_SCID_OVERRIDE_VAL_BMSK 0xffffffff
#define HWIO_LLCC_FEAC_NOALLOC_ON_MISS_OVERRIDE_CFG1_SCID_OVERRIDE_VAL_SHFT        0x0

//// Register LLCC_FEAC_CPUSS_CFG ////

#define HWIO_LLCC_FEAC_CPUSS_CFG_ADDR(x)                   (x+0x00001040)
#define HWIO_LLCC_FEAC_CPUSS_CFG_PHYS(x)                   (x+0x00001040)
#define HWIO_LLCC_FEAC_CPUSS_CFG_RMSK                      0xffffffff
#define HWIO_LLCC_FEAC_CPUSS_CFG_SHFT                               0
#define HWIO_LLCC_FEAC_CPUSS_CFG_IN(x)                     \
	in_dword_masked ( HWIO_LLCC_FEAC_CPUSS_CFG_ADDR(x), HWIO_LLCC_FEAC_CPUSS_CFG_RMSK)
#define HWIO_LLCC_FEAC_CPUSS_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_LLCC_FEAC_CPUSS_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_CPUSS_CFG_OUT(x, val)               \
	out_dword( HWIO_LLCC_FEAC_CPUSS_CFG_ADDR(x), val)
#define HWIO_LLCC_FEAC_CPUSS_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_CPUSS_CFG_ADDR(x), mask, val, HWIO_LLCC_FEAC_CPUSS_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_CPUSS_CFG_ID_MASK_BMSK              0xffff0000
#define HWIO_LLCC_FEAC_CPUSS_CFG_ID_MASK_SHFT                    0x10

#define HWIO_LLCC_FEAC_CPUSS_CFG_ID_BASE_BMSK              0x0000ffff
#define HWIO_LLCC_FEAC_CPUSS_CFG_ID_BASE_SHFT                     0x0

//// Register LLCC_FEAC_ACH_CFG ////

#define HWIO_LLCC_FEAC_ACH_CFG_ADDR(x)                     (x+0x00002000)
#define HWIO_LLCC_FEAC_ACH_CFG_PHYS(x)                     (x+0x00002000)
#define HWIO_LLCC_FEAC_ACH_CFG_RMSK                        0x007f7f11
#define HWIO_LLCC_FEAC_ACH_CFG_SHFT                                 0
#define HWIO_LLCC_FEAC_ACH_CFG_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_FEAC_ACH_CFG_ADDR(x), HWIO_LLCC_FEAC_ACH_CFG_RMSK)
#define HWIO_LLCC_FEAC_ACH_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_FEAC_ACH_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_ACH_CFG_OUT(x, val)                 \
	out_dword( HWIO_LLCC_FEAC_ACH_CFG_ADDR(x), val)
#define HWIO_LLCC_FEAC_ACH_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_ACH_CFG_ADDR(x), mask, val, HWIO_LLCC_FEAC_ACH_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_ACH_CFG_FEAC2TRP_HP_ACH_AREQP_EN_BMSK 0x007f0000
#define HWIO_LLCC_FEAC_ACH_CFG_FEAC2TRP_HP_ACH_AREQP_EN_SHFT       0x10

#define HWIO_LLCC_FEAC_ACH_CFG_FEAC2BEAC_HP_ACH_AREQP_EN_BMSK 0x00007f00
#define HWIO_LLCC_FEAC_ACH_CFG_FEAC2BEAC_HP_ACH_AREQP_EN_SHFT        0x8

#define HWIO_LLCC_FEAC_ACH_CFG_GRANULE_DEPN_CHK_EN_BMSK    0x00000010
#define HWIO_LLCC_FEAC_ACH_CFG_GRANULE_DEPN_CHK_EN_SHFT           0x4

#define HWIO_LLCC_FEAC_ACH_CFG_FEAC2TRP_FAST_ACH_EN_BMSK   0x00000001
#define HWIO_LLCC_FEAC_ACH_CFG_FEAC2TRP_FAST_ACH_EN_SHFT          0x0

//// Register LLCC_FEAC_ARB_CFG ////

#define HWIO_LLCC_FEAC_ARB_CFG_ADDR(x)                     (x+0x00002004)
#define HWIO_LLCC_FEAC_ARB_CFG_PHYS(x)                     (x+0x00002004)
#define HWIO_LLCC_FEAC_ARB_CFG_RMSK                        0x0000003f
#define HWIO_LLCC_FEAC_ARB_CFG_SHFT                                 0
#define HWIO_LLCC_FEAC_ARB_CFG_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_FEAC_ARB_CFG_ADDR(x), HWIO_LLCC_FEAC_ARB_CFG_RMSK)
#define HWIO_LLCC_FEAC_ARB_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_FEAC_ARB_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_ARB_CFG_OUT(x, val)                 \
	out_dword( HWIO_LLCC_FEAC_ARB_CFG_ADDR(x), val)
#define HWIO_LLCC_FEAC_ARB_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_ARB_CFG_ADDR(x), mask, val, HWIO_LLCC_FEAC_ARB_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_ARB_CFG_FEAC_FRCH_RDWR_ARBITER_PRR_EN_BMSK 0x00000020
#define HWIO_LLCC_FEAC_ARB_CFG_FEAC_FRCH_RDWR_ARBITER_PRR_EN_SHFT        0x5

#define HWIO_LLCC_FEAC_ARB_CFG_FEAC_FRCH_WR_ARBITER_PRR_EN_BMSK 0x00000010
#define HWIO_LLCC_FEAC_ARB_CFG_FEAC_FRCH_WR_ARBITER_PRR_EN_SHFT        0x4

#define HWIO_LLCC_FEAC_ARB_CFG_FEAC_FRCH_RD_ARBITER_PRR_EN_BMSK 0x00000008
#define HWIO_LLCC_FEAC_ARB_CFG_FEAC_FRCH_RD_ARBITER_PRR_EN_SHFT        0x3

#define HWIO_LLCC_FEAC_ARB_CFG_FEAC2FEWC_ARBITER_PRR_EN_BMSK 0x00000004
#define HWIO_LLCC_FEAC_ARB_CFG_FEAC2FEWC_ARBITER_PRR_EN_SHFT        0x2

#define HWIO_LLCC_FEAC_ARB_CFG_FEAC2BEAC_ARBITER_PRR_EN_BMSK 0x00000002
#define HWIO_LLCC_FEAC_ARB_CFG_FEAC2BEAC_ARBITER_PRR_EN_SHFT        0x1

#define HWIO_LLCC_FEAC_ARB_CFG_FEAC2TRP_ARBITER_PRR_EN_BMSK 0x00000001
#define HWIO_LLCC_FEAC_ARB_CFG_FEAC2TRP_ARBITER_PRR_EN_SHFT        0x0

//// Register LLCC_FEAC_PREF_CFG0 ////

#define HWIO_LLCC_FEAC_PREF_CFG0_ADDR(x)                   (x+0x00002008)
#define HWIO_LLCC_FEAC_PREF_CFG0_PHYS(x)                   (x+0x00002008)
#define HWIO_LLCC_FEAC_PREF_CFG0_RMSK                      0xffffffff
#define HWIO_LLCC_FEAC_PREF_CFG0_SHFT                               0
#define HWIO_LLCC_FEAC_PREF_CFG0_IN(x)                     \
	in_dword_masked ( HWIO_LLCC_FEAC_PREF_CFG0_ADDR(x), HWIO_LLCC_FEAC_PREF_CFG0_RMSK)
#define HWIO_LLCC_FEAC_PREF_CFG0_INM(x, mask)              \
	in_dword_masked ( HWIO_LLCC_FEAC_PREF_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PREF_CFG0_OUT(x, val)               \
	out_dword( HWIO_LLCC_FEAC_PREF_CFG0_ADDR(x), val)
#define HWIO_LLCC_FEAC_PREF_CFG0_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PREF_CFG0_ADDR(x), mask, val, HWIO_LLCC_FEAC_PREF_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PREF_CFG0_OT_LIMIT3_BMSK            0xff000000
#define HWIO_LLCC_FEAC_PREF_CFG0_OT_LIMIT3_SHFT                  0x18

#define HWIO_LLCC_FEAC_PREF_CFG0_OT_LIMIT2_BMSK            0x00ff0000
#define HWIO_LLCC_FEAC_PREF_CFG0_OT_LIMIT2_SHFT                  0x10

#define HWIO_LLCC_FEAC_PREF_CFG0_OT_LIMIT1_BMSK            0x0000ff00
#define HWIO_LLCC_FEAC_PREF_CFG0_OT_LIMIT1_SHFT                   0x8

#define HWIO_LLCC_FEAC_PREF_CFG0_OT_LIMIT0_BMSK            0x000000ff
#define HWIO_LLCC_FEAC_PREF_CFG0_OT_LIMIT0_SHFT                   0x0

//// Register LLCC_FEAC_PREF_CFG1 ////

#define HWIO_LLCC_FEAC_PREF_CFG1_ADDR(x)                   (x+0x0000200c)
#define HWIO_LLCC_FEAC_PREF_CFG1_PHYS(x)                   (x+0x0000200c)
#define HWIO_LLCC_FEAC_PREF_CFG1_RMSK                      0xffffff03
#define HWIO_LLCC_FEAC_PREF_CFG1_SHFT                               0
#define HWIO_LLCC_FEAC_PREF_CFG1_IN(x)                     \
	in_dword_masked ( HWIO_LLCC_FEAC_PREF_CFG1_ADDR(x), HWIO_LLCC_FEAC_PREF_CFG1_RMSK)
#define HWIO_LLCC_FEAC_PREF_CFG1_INM(x, mask)              \
	in_dword_masked ( HWIO_LLCC_FEAC_PREF_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PREF_CFG1_OUT(x, val)               \
	out_dword( HWIO_LLCC_FEAC_PREF_CFG1_ADDR(x), val)
#define HWIO_LLCC_FEAC_PREF_CFG1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PREF_CFG1_ADDR(x), mask, val, HWIO_LLCC_FEAC_PREF_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PREF_CFG1_FE_IDLE_COUNT_BMSK        0xff000000
#define HWIO_LLCC_FEAC_PREF_CFG1_FE_IDLE_COUNT_SHFT              0x18

#define HWIO_LLCC_FEAC_PREF_CFG1_PREF_AREQP_OVERRIDE_BMSK  0x00fe0000
#define HWIO_LLCC_FEAC_PREF_CFG1_PREF_AREQP_OVERRIDE_SHFT        0x11

#define HWIO_LLCC_FEAC_PREF_CFG1_B2B_FORCE_RELEASE_PE_EN_BMSK 0x00010000
#define HWIO_LLCC_FEAC_PREF_CFG1_B2B_FORCE_RELEASE_PE_EN_SHFT       0x10

#define HWIO_LLCC_FEAC_PREF_CFG1_FORCE_RELEASE_PE_COUNT_BMSK 0x0000ff00
#define HWIO_LLCC_FEAC_PREF_CFG1_FORCE_RELEASE_PE_COUNT_SHFT        0x8

#define HWIO_LLCC_FEAC_PREF_CFG1_PREF_AREQP_OVERRIDE_EN_BMSK 0x00000002
#define HWIO_LLCC_FEAC_PREF_CFG1_PREF_AREQP_OVERRIDE_EN_SHFT        0x1

#define HWIO_LLCC_FEAC_PREF_CFG1_OT_COUNT_LOAD_BMSK        0x00000001
#define HWIO_LLCC_FEAC_PREF_CFG1_OT_COUNT_LOAD_SHFT               0x0

//// Register LLCC_FEAC_PREF_SDE_CFG0 ////

#define HWIO_LLCC_FEAC_PREF_SDE_CFG0_ADDR(x)               (x+0x00002010)
#define HWIO_LLCC_FEAC_PREF_SDE_CFG0_PHYS(x)               (x+0x00002010)
#define HWIO_LLCC_FEAC_PREF_SDE_CFG0_RMSK                  0x00000fff
#define HWIO_LLCC_FEAC_PREF_SDE_CFG0_SHFT                           0
#define HWIO_LLCC_FEAC_PREF_SDE_CFG0_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_FEAC_PREF_SDE_CFG0_ADDR(x), HWIO_LLCC_FEAC_PREF_SDE_CFG0_RMSK)
#define HWIO_LLCC_FEAC_PREF_SDE_CFG0_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_FEAC_PREF_SDE_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PREF_SDE_CFG0_OUT(x, val)           \
	out_dword( HWIO_LLCC_FEAC_PREF_SDE_CFG0_ADDR(x), val)
#define HWIO_LLCC_FEAC_PREF_SDE_CFG0_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PREF_SDE_CFG0_ADDR(x), mask, val, HWIO_LLCC_FEAC_PREF_SDE_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PREF_SDE_CFG0_CYCLES_BETWN_ACCESS_PE_BMSK 0x00000e00
#define HWIO_LLCC_FEAC_PREF_SDE_CFG0_CYCLES_BETWN_ACCESS_PE_SHFT        0x9

#define HWIO_LLCC_FEAC_PREF_SDE_CFG0_HITCNT_BFORE_STREAMDET_BMSK 0x000001f0
#define HWIO_LLCC_FEAC_PREF_SDE_CFG0_HITCNT_BFORE_STREAMDET_SHFT        0x4

#define HWIO_LLCC_FEAC_PREF_SDE_CFG0_PREF_SDE_EN_BMSK      0x00000008
#define HWIO_LLCC_FEAC_PREF_SDE_CFG0_PREF_SDE_EN_SHFT             0x3

#define HWIO_LLCC_FEAC_PREF_SDE_CFG0_PREF_SDE_CREDIT_BMSK  0x00000007
#define HWIO_LLCC_FEAC_PREF_SDE_CFG0_PREF_SDE_CREDIT_SHFT         0x0

//// Register LLCC_FEAC_PREF_SDE_CFG1 ////

#define HWIO_LLCC_FEAC_PREF_SDE_CFG1_ADDR(x)               (x+0x00002014)
#define HWIO_LLCC_FEAC_PREF_SDE_CFG1_PHYS(x)               (x+0x00002014)
#define HWIO_LLCC_FEAC_PREF_SDE_CFG1_RMSK                  0xffffffff
#define HWIO_LLCC_FEAC_PREF_SDE_CFG1_SHFT                           0
#define HWIO_LLCC_FEAC_PREF_SDE_CFG1_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_FEAC_PREF_SDE_CFG1_ADDR(x), HWIO_LLCC_FEAC_PREF_SDE_CFG1_RMSK)
#define HWIO_LLCC_FEAC_PREF_SDE_CFG1_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_FEAC_PREF_SDE_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PREF_SDE_CFG1_OUT(x, val)           \
	out_dword( HWIO_LLCC_FEAC_PREF_SDE_CFG1_ADDR(x), val)
#define HWIO_LLCC_FEAC_PREF_SDE_CFG1_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PREF_SDE_CFG1_ADDR(x), mask, val, HWIO_LLCC_FEAC_PREF_SDE_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PREF_SDE_CFG1_PREF_SDE_SCID_EN_BMSK 0xffffffff
#define HWIO_LLCC_FEAC_PREF_SDE_CFG1_PREF_SDE_SCID_EN_SHFT        0x0

//// Register LLCC_FEAC_PREF_SDE_CFG2 ////

#define HWIO_LLCC_FEAC_PREF_SDE_CFG2_ADDR(x)               (x+0x00002018)
#define HWIO_LLCC_FEAC_PREF_SDE_CFG2_PHYS(x)               (x+0x00002018)
#define HWIO_LLCC_FEAC_PREF_SDE_CFG2_RMSK                  0xffffffff
#define HWIO_LLCC_FEAC_PREF_SDE_CFG2_SHFT                           0
#define HWIO_LLCC_FEAC_PREF_SDE_CFG2_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_FEAC_PREF_SDE_CFG2_ADDR(x), HWIO_LLCC_FEAC_PREF_SDE_CFG2_RMSK)
#define HWIO_LLCC_FEAC_PREF_SDE_CFG2_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_FEAC_PREF_SDE_CFG2_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PREF_SDE_CFG2_OUT(x, val)           \
	out_dword( HWIO_LLCC_FEAC_PREF_SDE_CFG2_ADDR(x), val)
#define HWIO_LLCC_FEAC_PREF_SDE_CFG2_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PREF_SDE_CFG2_ADDR(x), mask, val, HWIO_LLCC_FEAC_PREF_SDE_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PREF_SDE_CFG2_PG_BNDRY_PER_SCID_BMSK 0xffffffff
#define HWIO_LLCC_FEAC_PREF_SDE_CFG2_PG_BNDRY_PER_SCID_SHFT        0x0

//// Register LLCC_FEAC_CGC_CFG ////

#define HWIO_LLCC_FEAC_CGC_CFG_ADDR(x)                     (x+0x0000201c)
#define HWIO_LLCC_FEAC_CGC_CFG_PHYS(x)                     (x+0x0000201c)
#define HWIO_LLCC_FEAC_CGC_CFG_RMSK                        0x0ffffe07
#define HWIO_LLCC_FEAC_CGC_CFG_SHFT                                 0
#define HWIO_LLCC_FEAC_CGC_CFG_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_FEAC_CGC_CFG_ADDR(x), HWIO_LLCC_FEAC_CGC_CFG_RMSK)
#define HWIO_LLCC_FEAC_CGC_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_FEAC_CGC_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_CGC_CFG_OUT(x, val)                 \
	out_dword( HWIO_LLCC_FEAC_CGC_CFG_ADDR(x), val)
#define HWIO_LLCC_FEAC_CGC_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_CGC_CFG_ADDR(x), mask, val, HWIO_LLCC_FEAC_CGC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_CGC_CFG_XPU_CLK_EN_COUNT_BMSK       0x0ff00000
#define HWIO_LLCC_FEAC_CGC_CFG_XPU_CLK_EN_COUNT_SHFT             0x14

#define HWIO_LLCC_FEAC_CGC_CFG_XPU_CLK_ENABLE_BMSK         0x00080000
#define HWIO_LLCC_FEAC_CGC_CFG_XPU_CLK_ENABLE_SHFT               0x13

#define HWIO_LLCC_FEAC_CGC_CFG_RIFB_ACH_CLK_ENABLE_BMSK    0x00040000
#define HWIO_LLCC_FEAC_CGC_CFG_RIFB_ACH_CLK_ENABLE_SHFT          0x12

#define HWIO_LLCC_FEAC_CGC_CFG_RIFB_UPDATE_CLK_ENABLE_BMSK 0x00020000
#define HWIO_LLCC_FEAC_CGC_CFG_RIFB_UPDATE_CLK_ENABLE_SHFT       0x11

#define HWIO_LLCC_FEAC_CGC_CFG_RIFB_AREQP_CLK_ENABLE_BMSK  0x00010000
#define HWIO_LLCC_FEAC_CGC_CFG_RIFB_AREQP_CLK_ENABLE_SHFT        0x10

#define HWIO_LLCC_FEAC_CGC_CFG_RIFB_DEPN_VLD_CLK_ENABLE_BMSK 0x00008000
#define HWIO_LLCC_FEAC_CGC_CFG_RIFB_DEPN_VLD_CLK_ENABLE_SHFT        0xf

#define HWIO_LLCC_FEAC_CGC_CFG_RIFB_VALID_CLK_ENABLE_BMSK  0x00004000
#define HWIO_LLCC_FEAC_CGC_CFG_RIFB_VALID_CLK_ENABLE_SHFT         0xe

#define HWIO_LLCC_FEAC_CGC_CFG_RIFB_AXI_CLK_ENABLE_BMSK    0x00002000
#define HWIO_LLCC_FEAC_CGC_CFG_RIFB_AXI_CLK_ENABLE_SHFT           0xd

#define HWIO_LLCC_FEAC_CGC_CFG_WIFB_ACH_CLK_ENABLE_BMSK    0x00001000
#define HWIO_LLCC_FEAC_CGC_CFG_WIFB_ACH_CLK_ENABLE_SHFT           0xc

#define HWIO_LLCC_FEAC_CGC_CFG_WIFB_AREQP_CLK_ENABLE_BMSK  0x00000800
#define HWIO_LLCC_FEAC_CGC_CFG_WIFB_AREQP_CLK_ENABLE_SHFT         0xb

#define HWIO_LLCC_FEAC_CGC_CFG_WIFB_AXI_CLK_ENABLE_BMSK    0x00000400
#define HWIO_LLCC_FEAC_CGC_CFG_WIFB_AXI_CLK_ENABLE_SHFT           0xa

#define HWIO_LLCC_FEAC_CGC_CFG_PROF_CLK_ENABLE_BMSK        0x00000200
#define HWIO_LLCC_FEAC_CGC_CFG_PROF_CLK_ENABLE_SHFT               0x9

#define HWIO_LLCC_FEAC_CGC_CFG_BUF_CLK_ENABLE_BMSK         0x00000004
#define HWIO_LLCC_FEAC_CGC_CFG_BUF_CLK_ENABLE_SHFT                0x2

#define HWIO_LLCC_FEAC_CGC_CFG_FIFO_CLK_ENABLE_BMSK        0x00000002
#define HWIO_LLCC_FEAC_CGC_CFG_FIFO_CLK_ENABLE_SHFT               0x1

#define HWIO_LLCC_FEAC_CGC_CFG_ARB_CLK_ENABLE_BMSK         0x00000001
#define HWIO_LLCC_FEAC_CGC_CFG_ARB_CLK_ENABLE_SHFT                0x0

//// Register GLOBAL_MON_CFG0 ////

#define HWIO_GLOBAL_MON_CFG0_ADDR(x)                       (x+0x00002020)
#define HWIO_GLOBAL_MON_CFG0_PHYS(x)                       (x+0x00002020)
#define HWIO_GLOBAL_MON_CFG0_RMSK                          0x00001113
#define HWIO_GLOBAL_MON_CFG0_SHFT                                   0
#define HWIO_GLOBAL_MON_CFG0_IN(x)                         \
	in_dword_masked ( HWIO_GLOBAL_MON_CFG0_ADDR(x), HWIO_GLOBAL_MON_CFG0_RMSK)
#define HWIO_GLOBAL_MON_CFG0_INM(x, mask)                  \
	in_dword_masked ( HWIO_GLOBAL_MON_CFG0_ADDR(x), mask) 
#define HWIO_GLOBAL_MON_CFG0_OUT(x, val)                   \
	out_dword( HWIO_GLOBAL_MON_CFG0_ADDR(x), val)
#define HWIO_GLOBAL_MON_CFG0_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_MON_CFG0_ADDR(x), mask, val, HWIO_GLOBAL_MON_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_MON_CFG0_CLR_EXMON_EN_BMSK             0x00001000
#define HWIO_GLOBAL_MON_CFG0_CLR_EXMON_EN_SHFT                    0xc

#define HWIO_GLOBAL_MON_CFG0_EXMON_QSB2_1_EN_BMSK          0x00000100
#define HWIO_GLOBAL_MON_CFG0_EXMON_QSB2_1_EN_SHFT                 0x8

#define HWIO_GLOBAL_MON_CFG0_EXRD_RESP_BMSK                0x00000010
#define HWIO_GLOBAL_MON_CFG0_EXRD_RESP_SHFT                       0x4

#define HWIO_GLOBAL_MON_CFG0_EXCMD_ADDR_GRAN_BMSK          0x00000003
#define HWIO_GLOBAL_MON_CFG0_EXCMD_ADDR_GRAN_SHFT                 0x0

//// Register LLCC_FEAC_DEC_ERR_STATUS1 ////

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS1_ADDR(x)             (x+0x00002028)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS1_PHYS(x)             (x+0x00002028)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS1_RMSK                0xffffffff
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS1_SHFT                         0
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS1_IN(x)               \
	in_dword_masked ( HWIO_LLCC_FEAC_DEC_ERR_STATUS1_ADDR(x), HWIO_LLCC_FEAC_DEC_ERR_STATUS1_RMSK)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS1_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_FEAC_DEC_ERR_STATUS1_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS1_OUT(x, val)         \
	out_dword( HWIO_LLCC_FEAC_DEC_ERR_STATUS1_ADDR(x), val)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS1_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_DEC_ERR_STATUS1_ADDR(x), mask, val, HWIO_LLCC_FEAC_DEC_ERR_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS1_ERR_ADDR_BMSK       0xffffffff
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS1_ERR_ADDR_SHFT              0x0

//// Register LLCC_FEAC_DEC_ERR_STATUS2 ////

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS2_ADDR(x)             (x+0x0000202c)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS2_PHYS(x)             (x+0x0000202c)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS2_RMSK                0xffffffff
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS2_SHFT                         0
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS2_IN(x)               \
	in_dword_masked ( HWIO_LLCC_FEAC_DEC_ERR_STATUS2_ADDR(x), HWIO_LLCC_FEAC_DEC_ERR_STATUS2_RMSK)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS2_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_FEAC_DEC_ERR_STATUS2_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS2_OUT(x, val)         \
	out_dword( HWIO_LLCC_FEAC_DEC_ERR_STATUS2_ADDR(x), val)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS2_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_DEC_ERR_STATUS2_ADDR(x), mask, val, HWIO_LLCC_FEAC_DEC_ERR_STATUS2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS2_DEC_ERROR_COUNT_BMSK 0xffff0000
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS2_DEC_ERROR_COUNT_SHFT       0x10

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS2_ERR_ACMDID_BMSK     0x0000ff00
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS2_ERR_ACMDID_SHFT            0x8

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS2_ERR_SCID_BMSK       0x000000ff
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS2_ERR_SCID_SHFT              0x0

//// Register LLCC_FEAC_DEC_ERR_STATUS3 ////

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS3_ADDR(x)             (x+0x00002030)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS3_PHYS(x)             (x+0x00002030)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS3_RMSK                0xffffffff
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS3_SHFT                         0
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS3_IN(x)               \
	in_dword_masked ( HWIO_LLCC_FEAC_DEC_ERR_STATUS3_ADDR(x), HWIO_LLCC_FEAC_DEC_ERR_STATUS3_RMSK)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS3_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_FEAC_DEC_ERR_STATUS3_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS3_OUT(x, val)         \
	out_dword( HWIO_LLCC_FEAC_DEC_ERR_STATUS3_ADDR(x), val)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS3_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_DEC_ERR_STATUS3_ADDR(x), mask, val, HWIO_LLCC_FEAC_DEC_ERR_STATUS3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS3_ERR_TID_BMSK        0xffffffff
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS3_ERR_TID_SHFT               0x0

//// Register LLCC_FEAC_DEC_ERR_STATUS4 ////

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS4_ADDR(x)             (x+0x00002034)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS4_PHYS(x)             (x+0x00002034)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS4_RMSK                0x00000ff3
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS4_SHFT                         0
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS4_IN(x)               \
	in_dword_masked ( HWIO_LLCC_FEAC_DEC_ERR_STATUS4_ADDR(x), HWIO_LLCC_FEAC_DEC_ERR_STATUS4_RMSK)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS4_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_FEAC_DEC_ERR_STATUS4_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS4_OUT(x, val)         \
	out_dword( HWIO_LLCC_FEAC_DEC_ERR_STATUS4_ADDR(x), val)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS4_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_DEC_ERR_STATUS4_ADDR(x), mask, val, HWIO_LLCC_FEAC_DEC_ERR_STATUS4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS4_ERR_APYLD_LEN_BMSK  0x00000ff0
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS4_ERR_APYLD_LEN_SHFT         0x4

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS4_ERR_AWRITE_BMSK     0x00000002
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS4_ERR_AWRITE_SHFT            0x1

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS4_ERR_ABURST_BMSK     0x00000001
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS4_ERR_ABURST_SHFT            0x0

//// Register LLCC_FEAC_DEC_ERR_STATUS5 ////

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ADDR(x)             (x+0x00002038)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_PHYS(x)             (x+0x00002038)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_RMSK                0x00ffffff
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_SHFT                         0
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_IN(x)               \
	in_dword_masked ( HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ADDR(x), HWIO_LLCC_FEAC_DEC_ERR_STATUS5_RMSK)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_OUT(x, val)         \
	out_dword( HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ADDR(x), val)
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ADDR(x), mask, val, HWIO_LLCC_FEAC_DEC_ERR_STATUS5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_AREQPRIORITY_BMSK 0x00fe0000
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_AREQPRIORITY_SHFT       0x11

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_AMSSSELFAUTH_BMSK 0x00010000
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_AMSSSELFAUTH_SHFT       0x10

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_APROTNS_BMSK    0x00008000
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_APROTNS_SHFT           0xf

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_APROFILINGTAG_BMSK 0x00004000
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_APROFILINGTAG_SHFT        0xe

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_AGFO_BMSK       0x00002000
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_AGFO_SHFT              0xd

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_ATCM_BMSK       0x00001000
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_ATCM_SHFT              0xc

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_ATRANSIENT_BMSK 0x00000800
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_ATRANSIENT_SHFT        0xb

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_APREFETCH_BMSK  0x00000400
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_APREFETCH_SHFT         0xa

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_ACEW_BMSK       0x00000200
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_ACEW_SHFT              0x9

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_ARWI_BMSK       0x00000100
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_ARWI_SHFT              0x8

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_ARWE_BMSK       0x00000080
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_ARWE_SHFT              0x7

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_G1_ACCESS_BMSK  0x00000040
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_G1_ACCESS_SHFT         0x6

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_G0_ACCESS_BMSK  0x00000020
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_G0_ACCESS_SHFT         0x5

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_ALLOCATE_LFNR_BMSK 0x00000010
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_ALLOCATE_LFNR_SHFT        0x4

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_WRITE_THROUGH_BMSK 0x00000008
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_WRITE_THROUGH_SHFT        0x3

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_ALLOCATE_ON_MISS_BMSK 0x00000004
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_ALLOCATE_ON_MISS_SHFT        0x2

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_NONCACHEABLE_BMSK 0x00000002
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_NONCACHEABLE_SHFT        0x1

#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_HP_CMD_BMSK     0x00000001
#define HWIO_LLCC_FEAC_DEC_ERR_STATUS5_ERR_HP_CMD_SHFT            0x0

//// Register GLOBAL_MON_STATUS ////

#define HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_ADDR(x)           (x+0x0000203c)
#define HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_PHYS(x)           (x+0x0000203c)
#define HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_RMSK              0x07ffffff
#define HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_SHFT                       0
#define HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_IN(x)             \
	in_dword_masked ( HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_ADDR(x), HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_RMSK)
#define HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_OUT(x, val)       \
	out_dword( HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_ADDR(x), val)
#define HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_ADDR(x), mask, val, HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_PEN_CLREXMON_EVENT_BMSK 0x04000000
#define HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_PEN_CLREXMON_EVENT_SHFT       0x1a

#define HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_CLREXMONACK_BMSK  0x02000000
#define HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_CLREXMONACK_SHFT        0x19

#define HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_CLREXMONREQ_BMSK  0x01000000
#define HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_CLREXMONREQ_SHFT        0x18

#define HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_GLOBAL_MONS_IN_USE_BMSK 0x00ffffff
#define HWIO_LLCC_FEAC_GLOBAL_MON_STATUS_GLOBAL_MONS_IN_USE_SHFT        0x0

//// Register LLCC_FEAC_TXN_STATUS ////

#define HWIO_LLCC_FEAC_TXN_STATUS_ADDR(x)                  (x+0x00002040)
#define HWIO_LLCC_FEAC_TXN_STATUS_PHYS(x)                  (x+0x00002040)
#define HWIO_LLCC_FEAC_TXN_STATUS_RMSK                     0x00000111
#define HWIO_LLCC_FEAC_TXN_STATUS_SHFT                              0
#define HWIO_LLCC_FEAC_TXN_STATUS_IN(x)                    \
	in_dword_masked ( HWIO_LLCC_FEAC_TXN_STATUS_ADDR(x), HWIO_LLCC_FEAC_TXN_STATUS_RMSK)
#define HWIO_LLCC_FEAC_TXN_STATUS_INM(x, mask)             \
	in_dword_masked ( HWIO_LLCC_FEAC_TXN_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_TXN_STATUS_OUT(x, val)              \
	out_dword( HWIO_LLCC_FEAC_TXN_STATUS_ADDR(x), val)
#define HWIO_LLCC_FEAC_TXN_STATUS_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_TXN_STATUS_ADDR(x), mask, val, HWIO_LLCC_FEAC_TXN_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_TXN_STATUS_NO_PEND_PROMO_BMSK       0x00000100
#define HWIO_LLCC_FEAC_TXN_STATUS_NO_PEND_PROMO_SHFT              0x8

#define HWIO_LLCC_FEAC_TXN_STATUS_NO_PEND_RD_BMSK          0x00000010
#define HWIO_LLCC_FEAC_TXN_STATUS_NO_PEND_RD_SHFT                 0x4

#define HWIO_LLCC_FEAC_TXN_STATUS_NO_PEND_WR_BMSK          0x00000001
#define HWIO_LLCC_FEAC_TXN_STATUS_NO_PEND_WR_SHFT                 0x0

//// Register LLCC_FEAC_FENCE_CTRL ////

#define HWIO_LLCC_FEAC_FENCE_CTRL_ADDR(x)                  (x+0x000020b0)
#define HWIO_LLCC_FEAC_FENCE_CTRL_PHYS(x)                  (x+0x000020b0)
#define HWIO_LLCC_FEAC_FENCE_CTRL_RMSK                     0x00000001
#define HWIO_LLCC_FEAC_FENCE_CTRL_SHFT                              0
#define HWIO_LLCC_FEAC_FENCE_CTRL_IN(x)                    \
	in_dword_masked ( HWIO_LLCC_FEAC_FENCE_CTRL_ADDR(x), HWIO_LLCC_FEAC_FENCE_CTRL_RMSK)
#define HWIO_LLCC_FEAC_FENCE_CTRL_INM(x, mask)             \
	in_dword_masked ( HWIO_LLCC_FEAC_FENCE_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_FENCE_CTRL_OUT(x, val)              \
	out_dword( HWIO_LLCC_FEAC_FENCE_CTRL_ADDR(x), val)
#define HWIO_LLCC_FEAC_FENCE_CTRL_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_FENCE_CTRL_ADDR(x), mask, val, HWIO_LLCC_FEAC_FENCE_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_FENCE_CTRL_FENCE_EN_BMSK            0x00000001
#define HWIO_LLCC_FEAC_FENCE_CTRL_FENCE_EN_SHFT                   0x0

//// Register LLCC_FEAC_RIFB_STATUS0 ////

#define HWIO_LLCC_FEAC_RIFB_STATUS0_ADDR(x)                (x+0x00002044)
#define HWIO_LLCC_FEAC_RIFB_STATUS0_PHYS(x)                (x+0x00002044)
#define HWIO_LLCC_FEAC_RIFB_STATUS0_RMSK                   0xffffffff
#define HWIO_LLCC_FEAC_RIFB_STATUS0_SHFT                            0
#define HWIO_LLCC_FEAC_RIFB_STATUS0_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_FEAC_RIFB_STATUS0_ADDR(x), HWIO_LLCC_FEAC_RIFB_STATUS0_RMSK)
#define HWIO_LLCC_FEAC_RIFB_STATUS0_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_FEAC_RIFB_STATUS0_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_RIFB_STATUS0_OUT(x, val)            \
	out_dword( HWIO_LLCC_FEAC_RIFB_STATUS0_ADDR(x), val)
#define HWIO_LLCC_FEAC_RIFB_STATUS0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_RIFB_STATUS0_ADDR(x), mask, val, HWIO_LLCC_FEAC_RIFB_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_RIFB_STATUS0_VALID_BMSK             0xffffffff
#define HWIO_LLCC_FEAC_RIFB_STATUS0_VALID_SHFT                    0x0

//// Register LLCC_FEAC_RIFB_STATUS1 ////

#define HWIO_LLCC_FEAC_RIFB_STATUS1_ADDR(x)                (x+0x00002048)
#define HWIO_LLCC_FEAC_RIFB_STATUS1_PHYS(x)                (x+0x00002048)
#define HWIO_LLCC_FEAC_RIFB_STATUS1_RMSK                   0x000001ff
#define HWIO_LLCC_FEAC_RIFB_STATUS1_SHFT                            0
#define HWIO_LLCC_FEAC_RIFB_STATUS1_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_FEAC_RIFB_STATUS1_ADDR(x), HWIO_LLCC_FEAC_RIFB_STATUS1_RMSK)
#define HWIO_LLCC_FEAC_RIFB_STATUS1_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_FEAC_RIFB_STATUS1_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_RIFB_STATUS1_OUT(x, val)            \
	out_dword( HWIO_LLCC_FEAC_RIFB_STATUS1_ADDR(x), val)
#define HWIO_LLCC_FEAC_RIFB_STATUS1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_RIFB_STATUS1_ADDR(x), mask, val, HWIO_LLCC_FEAC_RIFB_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_RIFB_STATUS1_EMPTY_BMSK             0x00000100
#define HWIO_LLCC_FEAC_RIFB_STATUS1_EMPTY_SHFT                    0x8

#define HWIO_LLCC_FEAC_RIFB_STATUS1_VALID_BMSK             0x000000ff
#define HWIO_LLCC_FEAC_RIFB_STATUS1_VALID_SHFT                    0x0

//// Register LLCC_FEAC_WIFB_STATUS ////

#define HWIO_LLCC_FEAC_WIFB_STATUS_ADDR(x)                 (x+0x0000204c)
#define HWIO_LLCC_FEAC_WIFB_STATUS_PHYS(x)                 (x+0x0000204c)
#define HWIO_LLCC_FEAC_WIFB_STATUS_RMSK                    0xffffffff
#define HWIO_LLCC_FEAC_WIFB_STATUS_SHFT                             0
#define HWIO_LLCC_FEAC_WIFB_STATUS_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_FEAC_WIFB_STATUS_ADDR(x), HWIO_LLCC_FEAC_WIFB_STATUS_RMSK)
#define HWIO_LLCC_FEAC_WIFB_STATUS_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_FEAC_WIFB_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_WIFB_STATUS_OUT(x, val)             \
	out_dword( HWIO_LLCC_FEAC_WIFB_STATUS_ADDR(x), val)
#define HWIO_LLCC_FEAC_WIFB_STATUS_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_WIFB_STATUS_ADDR(x), mask, val, HWIO_LLCC_FEAC_WIFB_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_WIFB_STATUS_VALID_BMSK              0xffffffff
#define HWIO_LLCC_FEAC_WIFB_STATUS_VALID_SHFT                     0x0

//// Register LLCC_FEAC_PS2_STATUS0 ////

#define HWIO_LLCC_FEAC_PS2_STATUS0_ADDR(x)                 (x+0x00002050)
#define HWIO_LLCC_FEAC_PS2_STATUS0_PHYS(x)                 (x+0x00002050)
#define HWIO_LLCC_FEAC_PS2_STATUS0_RMSK                    0xffffffff
#define HWIO_LLCC_FEAC_PS2_STATUS0_SHFT                             0
#define HWIO_LLCC_FEAC_PS2_STATUS0_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_FEAC_PS2_STATUS0_ADDR(x), HWIO_LLCC_FEAC_PS2_STATUS0_RMSK)
#define HWIO_LLCC_FEAC_PS2_STATUS0_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PS2_STATUS0_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PS2_STATUS0_OUT(x, val)             \
	out_dword( HWIO_LLCC_FEAC_PS2_STATUS0_ADDR(x), val)
#define HWIO_LLCC_FEAC_PS2_STATUS0_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PS2_STATUS0_ADDR(x), mask, val, HWIO_LLCC_FEAC_PS2_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PS2_STATUS0_ADDR_BMSK               0xf0000000
#define HWIO_LLCC_FEAC_PS2_STATUS0_ADDR_SHFT                     0x1c

#define HWIO_LLCC_FEAC_PS2_STATUS0_TID_BMSK                0x0fe00000
#define HWIO_LLCC_FEAC_PS2_STATUS0_TID_SHFT                      0x15

#define HWIO_LLCC_FEAC_PS2_STATUS0_SCID_BMSK               0x001f0000
#define HWIO_LLCC_FEAC_PS2_STATUS0_SCID_SHFT                     0x10

#define HWIO_LLCC_FEAC_PS2_STATUS0_HAZARD_BMSK             0x00008000
#define HWIO_LLCC_FEAC_PS2_STATUS0_HAZARD_SHFT                    0xf

#define HWIO_LLCC_FEAC_PS2_STATUS0_EWD_BMSK                0x00004000
#define HWIO_LLCC_FEAC_PS2_STATUS0_EWD_SHFT                       0xe

#define HWIO_LLCC_FEAC_PS2_STATUS0_RWE_BMSK                0x00002000
#define HWIO_LLCC_FEAC_PS2_STATUS0_RWE_SHFT                       0xd

#define HWIO_LLCC_FEAC_PS2_STATUS0_RWI_BMSK                0x00001000
#define HWIO_LLCC_FEAC_PS2_STATUS0_RWI_SHFT                       0xc

#define HWIO_LLCC_FEAC_PS2_STATUS0_NOP_BMSK                0x00000800
#define HWIO_LLCC_FEAC_PS2_STATUS0_NOP_SHFT                       0xb

#define HWIO_LLCC_FEAC_PS2_STATUS0_ISSUED_ON_PCH_BMSK      0x00000400
#define HWIO_LLCC_FEAC_PS2_STATUS0_ISSUED_ON_PCH_SHFT             0xa

#define HWIO_LLCC_FEAC_PS2_STATUS0_CMO_BMSK                0x00000200
#define HWIO_LLCC_FEAC_PS2_STATUS0_CMO_SHFT                       0x9

#define HWIO_LLCC_FEAC_PS2_STATUS0_TCM_BMSK                0x00000100
#define HWIO_LLCC_FEAC_PS2_STATUS0_TCM_SHFT                       0x8

#define HWIO_LLCC_FEAC_PS2_STATUS0_ATRANSIENT_BMSK         0x00000080
#define HWIO_LLCC_FEAC_PS2_STATUS0_ATRANSIENT_SHFT                0x7

#define HWIO_LLCC_FEAC_PS2_STATUS0_WT_BMSK                 0x00000040
#define HWIO_LLCC_FEAC_PS2_STATUS0_WT_SHFT                        0x6

#define HWIO_LLCC_FEAC_PS2_STATUS0_NC_BMSK                 0x00000020
#define HWIO_LLCC_FEAC_PS2_STATUS0_NC_SHFT                        0x5

#define HWIO_LLCC_FEAC_PS2_STATUS0_ALLOC_BMSK              0x00000010
#define HWIO_LLCC_FEAC_PS2_STATUS0_ALLOC_SHFT                     0x4

#define HWIO_LLCC_FEAC_PS2_STATUS0_APREFETCH_BMSK          0x00000008
#define HWIO_LLCC_FEAC_PS2_STATUS0_APREFETCH_SHFT                 0x3

#define HWIO_LLCC_FEAC_PS2_STATUS0_AWRITE_BMSK             0x00000004
#define HWIO_LLCC_FEAC_PS2_STATUS0_AWRITE_SHFT                    0x2

#define HWIO_LLCC_FEAC_PS2_STATUS0_READY_BMSK              0x00000002
#define HWIO_LLCC_FEAC_PS2_STATUS0_READY_SHFT                     0x1

#define HWIO_LLCC_FEAC_PS2_STATUS0_VALID_BMSK              0x00000001
#define HWIO_LLCC_FEAC_PS2_STATUS0_VALID_SHFT                     0x0

//// Register LLCC_FEAC_PS2_STATUS1 ////

#define HWIO_LLCC_FEAC_PS2_STATUS1_ADDR(x)                 (x+0x00002054)
#define HWIO_LLCC_FEAC_PS2_STATUS1_PHYS(x)                 (x+0x00002054)
#define HWIO_LLCC_FEAC_PS2_STATUS1_RMSK                    0xffffffff
#define HWIO_LLCC_FEAC_PS2_STATUS1_SHFT                             0
#define HWIO_LLCC_FEAC_PS2_STATUS1_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_FEAC_PS2_STATUS1_ADDR(x), HWIO_LLCC_FEAC_PS2_STATUS1_RMSK)
#define HWIO_LLCC_FEAC_PS2_STATUS1_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PS2_STATUS1_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PS2_STATUS1_OUT(x, val)             \
	out_dword( HWIO_LLCC_FEAC_PS2_STATUS1_ADDR(x), val)
#define HWIO_LLCC_FEAC_PS2_STATUS1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PS2_STATUS1_ADDR(x), mask, val, HWIO_LLCC_FEAC_PS2_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PS2_STATUS1_ADDR_BMSK               0xffffffff
#define HWIO_LLCC_FEAC_PS2_STATUS1_ADDR_SHFT                      0x0

//// Register LLCC_FEAC_PREF_PE_STATUS ////

#define HWIO_LLCC_FEAC_PREF_PE_STATUS_ADDR(x)              (x+0x00002058)
#define HWIO_LLCC_FEAC_PREF_PE_STATUS_PHYS(x)              (x+0x00002058)
#define HWIO_LLCC_FEAC_PREF_PE_STATUS_RMSK                 0x000000ff
#define HWIO_LLCC_FEAC_PREF_PE_STATUS_SHFT                          0
#define HWIO_LLCC_FEAC_PREF_PE_STATUS_IN(x)                \
	in_dword_masked ( HWIO_LLCC_FEAC_PREF_PE_STATUS_ADDR(x), HWIO_LLCC_FEAC_PREF_PE_STATUS_RMSK)
#define HWIO_LLCC_FEAC_PREF_PE_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_FEAC_PREF_PE_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PREF_PE_STATUS_OUT(x, val)          \
	out_dword( HWIO_LLCC_FEAC_PREF_PE_STATUS_ADDR(x), val)
#define HWIO_LLCC_FEAC_PREF_PE_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PREF_PE_STATUS_ADDR(x), mask, val, HWIO_LLCC_FEAC_PREF_PE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PREF_PE_STATUS_VALID_BMSK           0x000000ff
#define HWIO_LLCC_FEAC_PREF_PE_STATUS_VALID_SHFT                  0x0

//// Register LLCC_FEAC_IF_CHANNEL_STATUS ////

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_ADDR(x)           (x+0x0000205c)
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_PHYS(x)           (x+0x0000205c)
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_RMSK              0x01fffff7
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_SHFT                       0
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_IN(x)             \
	in_dword_masked ( HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_ADDR(x), HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_RMSK)
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_OUT(x, val)       \
	out_dword( HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_ADDR(x), val)
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_ADDR(x), mask, val, HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_RSP_F_TRID_BMSK   0x01fc0000
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_RSP_F_TRID_SHFT         0x12

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_RSP_F_RDY_BMSK    0x00020000
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_RSP_F_RDY_SHFT          0x11

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_RSP_F_VLD_BMSK    0x00010000
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_RSP_F_VLD_SHFT          0x10

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_FEWC_UCH_RDY_BMSK 0x00008000
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_FEWC_UCH_RDY_SHFT        0xf

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_FEWC_UCH_VLD_BMSK 0x00004000
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_FEWC_UCH_VLD_SHFT        0xe

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_FEWC_SCH_VLD_BMSK 0x00002000
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_FEWC_SCH_VLD_SHFT        0xd

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_FEWC_PCH_RDY_BMSK 0x00001000
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_FEWC_PCH_RDY_SHFT        0xc

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_FEWC_PCH_VLD_BMSK 0x00000800
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_FEWC_PCH_VLD_SHFT        0xb

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_FEWC_DCH_VLD_BMSK 0x00000400
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_FEWC_DCH_VLD_SHFT        0xa

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_TRP_DCH_VLD_BMSK  0x00000200
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_TRP_DCH_VLD_SHFT         0x9

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_TRP_REPLAY_VLD_BMSK 0x00000100
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_TRP_REPLAY_VLD_SHFT        0x8

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_TRP_LP_ACH_RDY_BMSK 0x00000080
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_TRP_LP_ACH_RDY_SHFT        0x7

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_TRP_LP_ACH_VLD_BMSK 0x00000040
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_TRP_LP_ACH_VLD_SHFT        0x6

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_TRP_HP_ACH_RDY_BMSK 0x00000020
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_TRP_HP_ACH_RDY_SHFT        0x5

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_TRP_HP_ACH_VLD_BMSK 0x00000010
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_TRP_HP_ACH_VLD_SHFT        0x4

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_TRP_SCH_VLD_BMSK  0x00000004
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_TRP_SCH_VLD_SHFT         0x2

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_TRP_FAST_ACH_RDY_BMSK 0x00000002
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_TRP_FAST_ACH_RDY_SHFT        0x1

#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_TRP_FAST_ACH_VLD_BMSK 0x00000001
#define HWIO_LLCC_FEAC_IF_CHANNEL_STATUS_TRP_FAST_ACH_VLD_SHFT        0x0

//// Register LLCC_FEAC_FIFO_STATUS ////

#define HWIO_LLCC_FEAC_FIFO_STATUS_ADDR(x)                 (x+0x00002060)
#define HWIO_LLCC_FEAC_FIFO_STATUS_PHYS(x)                 (x+0x00002060)
#define HWIO_LLCC_FEAC_FIFO_STATUS_RMSK                    0x00000fff
#define HWIO_LLCC_FEAC_FIFO_STATUS_SHFT                             0
#define HWIO_LLCC_FEAC_FIFO_STATUS_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_FEAC_FIFO_STATUS_ADDR(x), HWIO_LLCC_FEAC_FIFO_STATUS_RMSK)
#define HWIO_LLCC_FEAC_FIFO_STATUS_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_FEAC_FIFO_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_FIFO_STATUS_OUT(x, val)             \
	out_dword( HWIO_LLCC_FEAC_FIFO_STATUS_ADDR(x), val)
#define HWIO_LLCC_FEAC_FIFO_STATUS_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_FIFO_STATUS_ADDR(x), mask, val, HWIO_LLCC_FEAC_FIFO_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_FIFO_STATUS_BEAC_WR_EMPTY_BMSK      0x00000800
#define HWIO_LLCC_FEAC_FIFO_STATUS_BEAC_WR_EMPTY_SHFT             0xb

#define HWIO_LLCC_FEAC_FIFO_STATUS_BEAC_WR_FULL_BMSK       0x00000400
#define HWIO_LLCC_FEAC_FIFO_STATUS_BEAC_WR_FULL_SHFT              0xa

#define HWIO_LLCC_FEAC_FIFO_STATUS_BEAC_WR_DEPTH_BMSK      0x00000300
#define HWIO_LLCC_FEAC_FIFO_STATUS_BEAC_WR_DEPTH_SHFT             0x8

#define HWIO_LLCC_FEAC_FIFO_STATUS_BEAC_RD_EMPTY_BMSK      0x00000080
#define HWIO_LLCC_FEAC_FIFO_STATUS_BEAC_RD_EMPTY_SHFT             0x7

#define HWIO_LLCC_FEAC_FIFO_STATUS_BEAC_RD_FULL_BMSK       0x00000040
#define HWIO_LLCC_FEAC_FIFO_STATUS_BEAC_RD_FULL_SHFT              0x6

#define HWIO_LLCC_FEAC_FIFO_STATUS_BEAC_RD_DEPTH_BMSK      0x00000030
#define HWIO_LLCC_FEAC_FIFO_STATUS_BEAC_RD_DEPTH_SHFT             0x4

#define HWIO_LLCC_FEAC_FIFO_STATUS_FEIF_EMPTY_BMSK         0x00000008
#define HWIO_LLCC_FEAC_FIFO_STATUS_FEIF_EMPTY_SHFT                0x3

#define HWIO_LLCC_FEAC_FIFO_STATUS_FEIF_FULL_BMSK          0x00000004
#define HWIO_LLCC_FEAC_FIFO_STATUS_FEIF_FULL_SHFT                 0x2

#define HWIO_LLCC_FEAC_FIFO_STATUS_FEIF_DEPTH_BMSK         0x00000003
#define HWIO_LLCC_FEAC_FIFO_STATUS_FEIF_DEPTH_SHFT                0x0

//// Register LLCC_FEAC_TARB_STATUS ////

#define HWIO_LLCC_FEAC_TARB_STATUS_ADDR(x)                 (x+0x00002064)
#define HWIO_LLCC_FEAC_TARB_STATUS_PHYS(x)                 (x+0x00002064)
#define HWIO_LLCC_FEAC_TARB_STATUS_RMSK                    0x070ff7ff
#define HWIO_LLCC_FEAC_TARB_STATUS_SHFT                             0
#define HWIO_LLCC_FEAC_TARB_STATUS_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_FEAC_TARB_STATUS_ADDR(x), HWIO_LLCC_FEAC_TARB_STATUS_RMSK)
#define HWIO_LLCC_FEAC_TARB_STATUS_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_FEAC_TARB_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_TARB_STATUS_OUT(x, val)             \
	out_dword( HWIO_LLCC_FEAC_TARB_STATUS_ADDR(x), val)
#define HWIO_LLCC_FEAC_TARB_STATUS_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_TARB_STATUS_ADDR(x), mask, val, HWIO_LLCC_FEAC_TARB_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_TARB_STATUS_HP_ARB_MODE_BMSK        0x07000000
#define HWIO_LLCC_FEAC_TARB_STATUS_HP_ARB_MODE_SHFT              0x18
#define HWIO_LLCC_FEAC_TARB_STATUS_HP_ARB_MODE_RR_FVAL           0x0u
#define HWIO_LLCC_FEAC_TARB_STATUS_HP_ARB_MODE_FRR_FVAL          0x1u
#define HWIO_LLCC_FEAC_TARB_STATUS_HP_ARB_MODE_PRIORITY_RR_FVAL       0x2u
#define HWIO_LLCC_FEAC_TARB_STATUS_HP_ARB_MODE_PRIORITY_FRR_FVAL       0x3u
#define HWIO_LLCC_FEAC_TARB_STATUS_HP_ARB_MODE_TIERED_RR_FVAL       0x4u
#define HWIO_LLCC_FEAC_TARB_STATUS_HP_ARB_MODE_FIXED_FVAL        0x7u

#define HWIO_LLCC_FEAC_TARB_STATUS_HP_MPORT_CNT_BMSK       0x000fc000
#define HWIO_LLCC_FEAC_TARB_STATUS_HP_MPORT_CNT_SHFT              0xe

#define HWIO_LLCC_FEAC_TARB_STATUS_HP_SLVWAY_PIPE_DEPTH_BMSK 0x00003000
#define HWIO_LLCC_FEAC_TARB_STATUS_HP_SLVWAY_PIPE_DEPTH_SHFT        0xc

#define HWIO_LLCC_FEAC_TARB_STATUS_LP_ARB_MODE_BMSK        0x00000700
#define HWIO_LLCC_FEAC_TARB_STATUS_LP_ARB_MODE_SHFT               0x8
#define HWIO_LLCC_FEAC_TARB_STATUS_LP_ARB_MODE_RR_FVAL           0x0u
#define HWIO_LLCC_FEAC_TARB_STATUS_LP_ARB_MODE_FRR_FVAL          0x1u
#define HWIO_LLCC_FEAC_TARB_STATUS_LP_ARB_MODE_PRIORITY_RR_FVAL       0x2u
#define HWIO_LLCC_FEAC_TARB_STATUS_LP_ARB_MODE_PRIORITY_FRR_FVAL       0x3u
#define HWIO_LLCC_FEAC_TARB_STATUS_LP_ARB_MODE_TIERED_RR_FVAL       0x4u
#define HWIO_LLCC_FEAC_TARB_STATUS_LP_ARB_MODE_FIXED_FVAL        0x7u

#define HWIO_LLCC_FEAC_TARB_STATUS_LP_MPORT_CNT_BMSK       0x000000fc
#define HWIO_LLCC_FEAC_TARB_STATUS_LP_MPORT_CNT_SHFT              0x2

#define HWIO_LLCC_FEAC_TARB_STATUS_LP_SLVWAY_PIPE_DEPTH_BMSK 0x00000003
#define HWIO_LLCC_FEAC_TARB_STATUS_LP_SLVWAY_PIPE_DEPTH_SHFT        0x0

//// Register LLCC_FEAC_BARB_STATUS ////

#define HWIO_LLCC_FEAC_BARB_STATUS_ADDR(x)                 (x+0x00002068)
#define HWIO_LLCC_FEAC_BARB_STATUS_PHYS(x)                 (x+0x00002068)
#define HWIO_LLCC_FEAC_BARB_STATUS_RMSK                    0x070ff7ff
#define HWIO_LLCC_FEAC_BARB_STATUS_SHFT                             0
#define HWIO_LLCC_FEAC_BARB_STATUS_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_FEAC_BARB_STATUS_ADDR(x), HWIO_LLCC_FEAC_BARB_STATUS_RMSK)
#define HWIO_LLCC_FEAC_BARB_STATUS_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_FEAC_BARB_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_BARB_STATUS_OUT(x, val)             \
	out_dword( HWIO_LLCC_FEAC_BARB_STATUS_ADDR(x), val)
#define HWIO_LLCC_FEAC_BARB_STATUS_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_BARB_STATUS_ADDR(x), mask, val, HWIO_LLCC_FEAC_BARB_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_BARB_STATUS_HP_ARB_MODE_BMSK        0x07000000
#define HWIO_LLCC_FEAC_BARB_STATUS_HP_ARB_MODE_SHFT              0x18
#define HWIO_LLCC_FEAC_BARB_STATUS_HP_ARB_MODE_RR_FVAL           0x0u
#define HWIO_LLCC_FEAC_BARB_STATUS_HP_ARB_MODE_FRR_FVAL          0x1u
#define HWIO_LLCC_FEAC_BARB_STATUS_HP_ARB_MODE_PRIORITY_RR_FVAL       0x2u
#define HWIO_LLCC_FEAC_BARB_STATUS_HP_ARB_MODE_PRIORITY_FRR_FVAL       0x3u
#define HWIO_LLCC_FEAC_BARB_STATUS_HP_ARB_MODE_TIERED_RR_FVAL       0x4u
#define HWIO_LLCC_FEAC_BARB_STATUS_HP_ARB_MODE_FIXED_FVAL        0x7u

#define HWIO_LLCC_FEAC_BARB_STATUS_HP_MPORT_CNT_BMSK       0x000fc000
#define HWIO_LLCC_FEAC_BARB_STATUS_HP_MPORT_CNT_SHFT              0xe

#define HWIO_LLCC_FEAC_BARB_STATUS_HP_SLVWAY_PIPE_DEPTH_BMSK 0x00003000
#define HWIO_LLCC_FEAC_BARB_STATUS_HP_SLVWAY_PIPE_DEPTH_SHFT        0xc

#define HWIO_LLCC_FEAC_BARB_STATUS_LP_ARB_MODE_BMSK        0x00000700
#define HWIO_LLCC_FEAC_BARB_STATUS_LP_ARB_MODE_SHFT               0x8
#define HWIO_LLCC_FEAC_BARB_STATUS_LP_ARB_MODE_RR_FVAL           0x0u
#define HWIO_LLCC_FEAC_BARB_STATUS_LP_ARB_MODE_FRR_FVAL          0x1u
#define HWIO_LLCC_FEAC_BARB_STATUS_LP_ARB_MODE_PRIORITY_RR_FVAL       0x2u
#define HWIO_LLCC_FEAC_BARB_STATUS_LP_ARB_MODE_PRIORITY_FRR_FVAL       0x3u
#define HWIO_LLCC_FEAC_BARB_STATUS_LP_ARB_MODE_TIERED_RR_FVAL       0x4u
#define HWIO_LLCC_FEAC_BARB_STATUS_LP_ARB_MODE_FIXED_FVAL        0x7u

#define HWIO_LLCC_FEAC_BARB_STATUS_LP_MPORT_CNT_BMSK       0x000000fc
#define HWIO_LLCC_FEAC_BARB_STATUS_LP_MPORT_CNT_SHFT              0x2

#define HWIO_LLCC_FEAC_BARB_STATUS_LP_SLVWAY_PIPE_DEPTH_BMSK 0x00000003
#define HWIO_LLCC_FEAC_BARB_STATUS_LP_SLVWAY_PIPE_DEPTH_SHFT        0x0

//// Register LLCC_FEAC_FARB_STATUS ////

#define HWIO_LLCC_FEAC_FARB_STATUS_ADDR(x)                 (x+0x0000206c)
#define HWIO_LLCC_FEAC_FARB_STATUS_PHYS(x)                 (x+0x0000206c)
#define HWIO_LLCC_FEAC_FARB_STATUS_RMSK                    0x000007ff
#define HWIO_LLCC_FEAC_FARB_STATUS_SHFT                             0
#define HWIO_LLCC_FEAC_FARB_STATUS_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_FEAC_FARB_STATUS_ADDR(x), HWIO_LLCC_FEAC_FARB_STATUS_RMSK)
#define HWIO_LLCC_FEAC_FARB_STATUS_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_FEAC_FARB_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_FARB_STATUS_OUT(x, val)             \
	out_dword( HWIO_LLCC_FEAC_FARB_STATUS_ADDR(x), val)
#define HWIO_LLCC_FEAC_FARB_STATUS_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_FARB_STATUS_ADDR(x), mask, val, HWIO_LLCC_FEAC_FARB_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_FARB_STATUS_ARB_MODE_BMSK           0x00000700
#define HWIO_LLCC_FEAC_FARB_STATUS_ARB_MODE_SHFT                  0x8
#define HWIO_LLCC_FEAC_FARB_STATUS_ARB_MODE_RR_FVAL              0x0u
#define HWIO_LLCC_FEAC_FARB_STATUS_ARB_MODE_FRR_FVAL             0x1u
#define HWIO_LLCC_FEAC_FARB_STATUS_ARB_MODE_PRIORITY_RR_FVAL       0x2u
#define HWIO_LLCC_FEAC_FARB_STATUS_ARB_MODE_PRIORITY_FRR_FVAL       0x3u
#define HWIO_LLCC_FEAC_FARB_STATUS_ARB_MODE_TIERED_RR_FVAL       0x4u
#define HWIO_LLCC_FEAC_FARB_STATUS_ARB_MODE_FIXED_FVAL           0x7u

#define HWIO_LLCC_FEAC_FARB_STATUS_MPORT_CNT_BMSK          0x000000fc
#define HWIO_LLCC_FEAC_FARB_STATUS_MPORT_CNT_SHFT                 0x2

#define HWIO_LLCC_FEAC_FARB_STATUS_SLVWAY_PIPE_DEPTH_BMSK  0x00000003
#define HWIO_LLCC_FEAC_FARB_STATUS_SLVWAY_PIPE_DEPTH_SHFT         0x0

//// Register LLCC_FEAC_FRARB_STATUS ////

#define HWIO_LLCC_FEAC_FRARB_STATUS_ADDR(x)                (x+0x00002070)
#define HWIO_LLCC_FEAC_FRARB_STATUS_PHYS(x)                (x+0x00002070)
#define HWIO_LLCC_FEAC_FRARB_STATUS_RMSK                   0x3ffff7ff
#define HWIO_LLCC_FEAC_FRARB_STATUS_SHFT                            0
#define HWIO_LLCC_FEAC_FRARB_STATUS_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_FEAC_FRARB_STATUS_ADDR(x), HWIO_LLCC_FEAC_FRARB_STATUS_RMSK)
#define HWIO_LLCC_FEAC_FRARB_STATUS_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_FEAC_FRARB_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_FRARB_STATUS_OUT(x, val)            \
	out_dword( HWIO_LLCC_FEAC_FRARB_STATUS_ADDR(x), val)
#define HWIO_LLCC_FEAC_FRARB_STATUS_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_FRARB_STATUS_ADDR(x), mask, val, HWIO_LLCC_FEAC_FRARB_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_WR_ARB_MODE_BMSK    0x38000000
#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_WR_ARB_MODE_SHFT          0x1b
#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_WR_ARB_MODE_RR_FVAL       0x0u
#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_WR_ARB_MODE_FRR_FVAL       0x1u
#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_WR_ARB_MODE_PRIORITY_RR_FVAL       0x2u
#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_WR_ARB_MODE_PRIORITY_FRR_FVAL       0x3u
#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_WR_ARB_MODE_TIERED_RR_FVAL       0x4u
#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_WR_ARB_MODE_FIXED_FVAL       0x7u

#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_WR_MPORT_CNT_BMSK   0x06000000
#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_WR_MPORT_CNT_SHFT         0x19

#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_WR_SLVWAY_PIPE_DEPTH_BMSK 0x01800000
#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_WR_SLVWAY_PIPE_DEPTH_SHFT       0x17

#define HWIO_LLCC_FEAC_FRARB_STATUS_WR_ARB_MODE_BMSK       0x00700000
#define HWIO_LLCC_FEAC_FRARB_STATUS_WR_ARB_MODE_SHFT             0x14
#define HWIO_LLCC_FEAC_FRARB_STATUS_WR_ARB_MODE_RR_FVAL          0x0u
#define HWIO_LLCC_FEAC_FRARB_STATUS_WR_ARB_MODE_FRR_FVAL         0x1u
#define HWIO_LLCC_FEAC_FRARB_STATUS_WR_ARB_MODE_PRIORITY_RR_FVAL       0x2u
#define HWIO_LLCC_FEAC_FRARB_STATUS_WR_ARB_MODE_PRIORITY_FRR_FVAL       0x3u
#define HWIO_LLCC_FEAC_FRARB_STATUS_WR_ARB_MODE_TIERED_RR_FVAL       0x4u
#define HWIO_LLCC_FEAC_FRARB_STATUS_WR_ARB_MODE_FIXED_FVAL       0x7u

#define HWIO_LLCC_FEAC_FRARB_STATUS_WR_MPORT_CNT_BMSK      0x000fc000
#define HWIO_LLCC_FEAC_FRARB_STATUS_WR_MPORT_CNT_SHFT             0xe

#define HWIO_LLCC_FEAC_FRARB_STATUS_WR_SLVWAY_PIPE_DEPTH_BMSK 0x00003000
#define HWIO_LLCC_FEAC_FRARB_STATUS_WR_SLVWAY_PIPE_DEPTH_SHFT        0xc

#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_ARB_MODE_BMSK       0x00000700
#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_ARB_MODE_SHFT              0x8
#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_ARB_MODE_RR_FVAL          0x0u
#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_ARB_MODE_FRR_FVAL         0x1u
#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_ARB_MODE_PRIORITY_RR_FVAL       0x2u
#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_ARB_MODE_PRIORITY_FRR_FVAL       0x3u
#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_ARB_MODE_TIERED_RR_FVAL       0x4u
#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_ARB_MODE_FIXED_FVAL       0x7u

#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_MPORT_CNT_BMSK      0x000000fc
#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_MPORT_CNT_SHFT             0x2

#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_SLVWAY_PIPE_DEPTH_BMSK 0x00000003
#define HWIO_LLCC_FEAC_FRARB_STATUS_RD_SLVWAY_PIPE_DEPTH_SHFT        0x0

//// Register LLCC_FEAC_DBG_CFG ////

#define HWIO_LLCC_FEAC_DBG_CFG_ADDR(x)                     (x+0x00002074)
#define HWIO_LLCC_FEAC_DBG_CFG_PHYS(x)                     (x+0x00002074)
#define HWIO_LLCC_FEAC_DBG_CFG_RMSK                        0xf7fef87f
#define HWIO_LLCC_FEAC_DBG_CFG_SHFT                                 0
#define HWIO_LLCC_FEAC_DBG_CFG_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_FEAC_DBG_CFG_ADDR(x), HWIO_LLCC_FEAC_DBG_CFG_RMSK)
#define HWIO_LLCC_FEAC_DBG_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_FEAC_DBG_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_DBG_CFG_OUT(x, val)                 \
	out_dword( HWIO_LLCC_FEAC_DBG_CFG_ADDR(x), val)
#define HWIO_LLCC_FEAC_DBG_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_DBG_CFG_ADDR(x), mask, val, HWIO_LLCC_FEAC_DBG_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_DBG_CFG_PREF_PE_BITS_SEL_BMSK       0x80000000
#define HWIO_LLCC_FEAC_DBG_CFG_PREF_PE_BITS_SEL_SHFT             0x1f

#define HWIO_LLCC_FEAC_DBG_CFG_PREF_PE_SEL_BMSK            0x70000000
#define HWIO_LLCC_FEAC_DBG_CFG_PREF_PE_SEL_SHFT                  0x1c

#define HWIO_LLCC_FEAC_DBG_CFG_DEBUG_BUS_SEL_BMSK          0x07800000
#define HWIO_LLCC_FEAC_DBG_CFG_DEBUG_BUS_SEL_SHFT                0x17

#define HWIO_LLCC_FEAC_DBG_CFG_INTERNAL_DEBUG_BITS_SEL_BMSK 0x00600000
#define HWIO_LLCC_FEAC_DBG_CFG_INTERNAL_DEBUG_BITS_SEL_SHFT       0x15

#define HWIO_LLCC_FEAC_DBG_CFG_GLOBAL_MON_BITS_SEL_BMSK    0x001e0000
#define HWIO_LLCC_FEAC_DBG_CFG_GLOBAL_MON_BITS_SEL_SHFT          0x11

#define HWIO_LLCC_FEAC_DBG_CFG_WIFBUF_SEL_BMSK             0x0000f800
#define HWIO_LLCC_FEAC_DBG_CFG_WIFBUF_SEL_SHFT                    0xb

#define HWIO_LLCC_FEAC_DBG_CFG_RIFBUF_BITS_SEL_BMSK        0x00000040
#define HWIO_LLCC_FEAC_DBG_CFG_RIFBUF_BITS_SEL_SHFT               0x6

#define HWIO_LLCC_FEAC_DBG_CFG_RIFBUF_SEL_BMSK             0x0000003f
#define HWIO_LLCC_FEAC_DBG_CFG_RIFBUF_SEL_SHFT                    0x0

//// Register LLCC_FEAC_ARB_DBG_CFG0 ////

#define HWIO_LLCC_FEAC_ARB_DBG_CFG0_ADDR(x)                (x+0x00002078)
#define HWIO_LLCC_FEAC_ARB_DBG_CFG0_PHYS(x)                (x+0x00002078)
#define HWIO_LLCC_FEAC_ARB_DBG_CFG0_RMSK                   0xffffffff
#define HWIO_LLCC_FEAC_ARB_DBG_CFG0_SHFT                            0
#define HWIO_LLCC_FEAC_ARB_DBG_CFG0_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_FEAC_ARB_DBG_CFG0_ADDR(x), HWIO_LLCC_FEAC_ARB_DBG_CFG0_RMSK)
#define HWIO_LLCC_FEAC_ARB_DBG_CFG0_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_FEAC_ARB_DBG_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_ARB_DBG_CFG0_OUT(x, val)            \
	out_dword( HWIO_LLCC_FEAC_ARB_DBG_CFG0_ADDR(x), val)
#define HWIO_LLCC_FEAC_ARB_DBG_CFG0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_ARB_DBG_CFG0_ADDR(x), mask, val, HWIO_LLCC_FEAC_ARB_DBG_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_ARB_DBG_CFG0_LP_TARB_BITS_SEL_BMSK  0xffff0000
#define HWIO_LLCC_FEAC_ARB_DBG_CFG0_LP_TARB_BITS_SEL_SHFT        0x10

#define HWIO_LLCC_FEAC_ARB_DBG_CFG0_HP_TARB_BITS_SEL_BMSK  0x0000ffff
#define HWIO_LLCC_FEAC_ARB_DBG_CFG0_HP_TARB_BITS_SEL_SHFT         0x0

//// Register LLCC_FEAC_ARB_DBG_CFG1 ////

#define HWIO_LLCC_FEAC_ARB_DBG_CFG1_ADDR(x)                (x+0x0000207c)
#define HWIO_LLCC_FEAC_ARB_DBG_CFG1_PHYS(x)                (x+0x0000207c)
#define HWIO_LLCC_FEAC_ARB_DBG_CFG1_RMSK                   0xffffffff
#define HWIO_LLCC_FEAC_ARB_DBG_CFG1_SHFT                            0
#define HWIO_LLCC_FEAC_ARB_DBG_CFG1_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_FEAC_ARB_DBG_CFG1_ADDR(x), HWIO_LLCC_FEAC_ARB_DBG_CFG1_RMSK)
#define HWIO_LLCC_FEAC_ARB_DBG_CFG1_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_FEAC_ARB_DBG_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_ARB_DBG_CFG1_OUT(x, val)            \
	out_dword( HWIO_LLCC_FEAC_ARB_DBG_CFG1_ADDR(x), val)
#define HWIO_LLCC_FEAC_ARB_DBG_CFG1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_ARB_DBG_CFG1_ADDR(x), mask, val, HWIO_LLCC_FEAC_ARB_DBG_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_ARB_DBG_CFG1_LP_BARB_BITS_SEL_BMSK  0xffff0000
#define HWIO_LLCC_FEAC_ARB_DBG_CFG1_LP_BARB_BITS_SEL_SHFT        0x10

#define HWIO_LLCC_FEAC_ARB_DBG_CFG1_HP_BARB_BITS_SEL_BMSK  0x0000ffff
#define HWIO_LLCC_FEAC_ARB_DBG_CFG1_HP_BARB_BITS_SEL_SHFT         0x0

//// Register LLCC_FEAC_ARB_DBG_CFG2 ////

#define HWIO_LLCC_FEAC_ARB_DBG_CFG2_ADDR(x)                (x+0x00002080)
#define HWIO_LLCC_FEAC_ARB_DBG_CFG2_PHYS(x)                (x+0x00002080)
#define HWIO_LLCC_FEAC_ARB_DBG_CFG2_RMSK                   0xffffffff
#define HWIO_LLCC_FEAC_ARB_DBG_CFG2_SHFT                            0
#define HWIO_LLCC_FEAC_ARB_DBG_CFG2_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_FEAC_ARB_DBG_CFG2_ADDR(x), HWIO_LLCC_FEAC_ARB_DBG_CFG2_RMSK)
#define HWIO_LLCC_FEAC_ARB_DBG_CFG2_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_FEAC_ARB_DBG_CFG2_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_ARB_DBG_CFG2_OUT(x, val)            \
	out_dword( HWIO_LLCC_FEAC_ARB_DBG_CFG2_ADDR(x), val)
#define HWIO_LLCC_FEAC_ARB_DBG_CFG2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_ARB_DBG_CFG2_ADDR(x), mask, val, HWIO_LLCC_FEAC_ARB_DBG_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_ARB_DBG_CFG2_RD_FRARB_BITS_SEL_BMSK 0xffff0000
#define HWIO_LLCC_FEAC_ARB_DBG_CFG2_RD_FRARB_BITS_SEL_SHFT       0x10

#define HWIO_LLCC_FEAC_ARB_DBG_CFG2_SARB_BITS_SEL_BMSK     0x0000ffff
#define HWIO_LLCC_FEAC_ARB_DBG_CFG2_SARB_BITS_SEL_SHFT            0x0

//// Register LLCC_FEAC_ARB_DBG_CFG3 ////

#define HWIO_LLCC_FEAC_ARB_DBG_CFG3_ADDR(x)                (x+0x00002084)
#define HWIO_LLCC_FEAC_ARB_DBG_CFG3_PHYS(x)                (x+0x00002084)
#define HWIO_LLCC_FEAC_ARB_DBG_CFG3_RMSK                   0xffffffff
#define HWIO_LLCC_FEAC_ARB_DBG_CFG3_SHFT                            0
#define HWIO_LLCC_FEAC_ARB_DBG_CFG3_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_FEAC_ARB_DBG_CFG3_ADDR(x), HWIO_LLCC_FEAC_ARB_DBG_CFG3_RMSK)
#define HWIO_LLCC_FEAC_ARB_DBG_CFG3_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_FEAC_ARB_DBG_CFG3_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_ARB_DBG_CFG3_OUT(x, val)            \
	out_dword( HWIO_LLCC_FEAC_ARB_DBG_CFG3_ADDR(x), val)
#define HWIO_LLCC_FEAC_ARB_DBG_CFG3_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_ARB_DBG_CFG3_ADDR(x), mask, val, HWIO_LLCC_FEAC_ARB_DBG_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_ARB_DBG_CFG3_RD_WR_FRARB_BITS_SEL_BMSK 0xffff0000
#define HWIO_LLCC_FEAC_ARB_DBG_CFG3_RD_WR_FRARB_BITS_SEL_SHFT       0x10

#define HWIO_LLCC_FEAC_ARB_DBG_CFG3_WR_FRARB_BITS_SEL_BMSK 0x0000ffff
#define HWIO_LLCC_FEAC_ARB_DBG_CFG3_WR_FRARB_BITS_SEL_SHFT        0x0

//// Register LLCC_FEAC_DBG_EVENT_STATUS ////

#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_ADDR(x)            (x+0x00002088)
#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_PHYS(x)            (x+0x00002088)
#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_RMSK               0x0000003f
#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_SHFT                        0
#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_IN(x)              \
	in_dword_masked ( HWIO_LLCC_FEAC_DBG_EVENT_STATUS_ADDR(x), HWIO_LLCC_FEAC_DBG_EVENT_STATUS_RMSK)
#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_FEAC_DBG_EVENT_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_OUT(x, val)        \
	out_dword( HWIO_LLCC_FEAC_DBG_EVENT_STATUS_ADDR(x), val)
#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_DBG_EVENT_STATUS_ADDR(x), mask, val, HWIO_LLCC_FEAC_DBG_EVENT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_TCM_ERROR_SCID_NOTACTIVE_BMSK 0x00000020
#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_TCM_ERROR_SCID_NOTACTIVE_SHFT        0x5

#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_CMD_WHEN_FENCED_BMSK 0x00000010
#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_CMD_WHEN_FENCED_SHFT        0x4

#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_PROMO_WHEN_FENCED_BMSK 0x00000008
#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_PROMO_WHEN_FENCED_SHFT        0x3

#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_PREFETCH_OT_OF_BMSK 0x00000004
#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_PREFETCH_OT_OF_SHFT        0x2

#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_WR_CMD_WHEN_WIFB_FULL_BMSK 0x00000002
#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_WR_CMD_WHEN_WIFB_FULL_SHFT        0x1

#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_RD_CMD_WHEN_RIFB_FULL_BMSK 0x00000001
#define HWIO_LLCC_FEAC_DBG_EVENT_STATUS_RD_CMD_WHEN_RIFB_FULL_SHFT        0x0

//// Register LLCC_FEAC_DBG_EVENT_CLR ////

#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_ADDR(x)               (x+0x0000208c)
#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_PHYS(x)               (x+0x0000208c)
#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_RMSK                  0x0000003f
#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_SHFT                           0
#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_FEAC_DBG_EVENT_CLR_ADDR(x), HWIO_LLCC_FEAC_DBG_EVENT_CLR_RMSK)
#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_FEAC_DBG_EVENT_CLR_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_OUT(x, val)           \
	out_dword( HWIO_LLCC_FEAC_DBG_EVENT_CLR_ADDR(x), val)
#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_DBG_EVENT_CLR_ADDR(x), mask, val, HWIO_LLCC_FEAC_DBG_EVENT_CLR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_TCM_ERROR_SCID_NOTACTIVE_BMSK 0x00000020
#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_TCM_ERROR_SCID_NOTACTIVE_SHFT        0x5

#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_CMD_WHEN_FENCED_BMSK  0x00000010
#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_CMD_WHEN_FENCED_SHFT         0x4

#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_PROMO_WHEN_FENCED_BMSK 0x00000008
#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_PROMO_WHEN_FENCED_SHFT        0x3

#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_PREFETCH_OT_OF_BMSK   0x00000004
#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_PREFETCH_OT_OF_SHFT          0x2

#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_WR_CMD_WHEN_WIFB_FULL_BMSK 0x00000002
#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_WR_CMD_WHEN_WIFB_FULL_SHFT        0x1

#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_RD_CMD_WHEN_RIFB_FULL_BMSK 0x00000001
#define HWIO_LLCC_FEAC_DBG_EVENT_CLR_RD_CMD_WHEN_RIFB_FULL_SHFT        0x0

//// Register LLCC_FEAC_DBG_EVENT_FWD ////

#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_ADDR(x)               (x+0x00002090)
#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_PHYS(x)               (x+0x00002090)
#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_RMSK                  0x0000003f
#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_SHFT                           0
#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_FEAC_DBG_EVENT_FWD_ADDR(x), HWIO_LLCC_FEAC_DBG_EVENT_FWD_RMSK)
#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_FEAC_DBG_EVENT_FWD_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_OUT(x, val)           \
	out_dword( HWIO_LLCC_FEAC_DBG_EVENT_FWD_ADDR(x), val)
#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_DBG_EVENT_FWD_ADDR(x), mask, val, HWIO_LLCC_FEAC_DBG_EVENT_FWD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_TCM_ERROR_SCID_NOTACTIVE_BMSK 0x00000020
#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_TCM_ERROR_SCID_NOTACTIVE_SHFT        0x5

#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_CMD_WHEN_FENCED_BMSK  0x00000010
#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_CMD_WHEN_FENCED_SHFT         0x4

#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_PROMO_WHEN_FENCED_BMSK 0x00000008
#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_PROMO_WHEN_FENCED_SHFT        0x3

#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_PREFETCH_OT_OF_BMSK   0x00000004
#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_PREFETCH_OT_OF_SHFT          0x2

#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_WR_CMD_WHEN_WIFB_FULL_BMSK 0x00000002
#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_WR_CMD_WHEN_WIFB_FULL_SHFT        0x1

#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_RD_CMD_WHEN_RIFB_FULL_BMSK 0x00000001
#define HWIO_LLCC_FEAC_DBG_EVENT_FWD_RD_CMD_WHEN_RIFB_FULL_SHFT        0x0

//// Register LLCC_FEAC_INTERRUPT_STATUS ////

#define HWIO_LLCC_FEAC_INTERRUPT_STATUS_ADDR(x)            (x+0x000020a0)
#define HWIO_LLCC_FEAC_INTERRUPT_STATUS_PHYS(x)            (x+0x000020a0)
#define HWIO_LLCC_FEAC_INTERRUPT_STATUS_RMSK               0x00000001
#define HWIO_LLCC_FEAC_INTERRUPT_STATUS_SHFT                        0
#define HWIO_LLCC_FEAC_INTERRUPT_STATUS_IN(x)              \
	in_dword_masked ( HWIO_LLCC_FEAC_INTERRUPT_STATUS_ADDR(x), HWIO_LLCC_FEAC_INTERRUPT_STATUS_RMSK)
#define HWIO_LLCC_FEAC_INTERRUPT_STATUS_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_FEAC_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_INTERRUPT_STATUS_OUT(x, val)        \
	out_dword( HWIO_LLCC_FEAC_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_LLCC_FEAC_INTERRUPT_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_LLCC_FEAC_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_INTERRUPT_STATUS_DECODE_ERR_BMSK    0x00000001
#define HWIO_LLCC_FEAC_INTERRUPT_STATUS_DECODE_ERR_SHFT           0x0

//// Register LLCC_FEAC_INTERRUPT_CLR ////

#define HWIO_LLCC_FEAC_INTERRUPT_CLR_ADDR(x)               (x+0x000020a4)
#define HWIO_LLCC_FEAC_INTERRUPT_CLR_PHYS(x)               (x+0x000020a4)
#define HWIO_LLCC_FEAC_INTERRUPT_CLR_RMSK                  0x00000001
#define HWIO_LLCC_FEAC_INTERRUPT_CLR_SHFT                           0
#define HWIO_LLCC_FEAC_INTERRUPT_CLR_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_FEAC_INTERRUPT_CLR_ADDR(x), HWIO_LLCC_FEAC_INTERRUPT_CLR_RMSK)
#define HWIO_LLCC_FEAC_INTERRUPT_CLR_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_FEAC_INTERRUPT_CLR_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_INTERRUPT_CLR_OUT(x, val)           \
	out_dword( HWIO_LLCC_FEAC_INTERRUPT_CLR_ADDR(x), val)
#define HWIO_LLCC_FEAC_INTERRUPT_CLR_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_INTERRUPT_CLR_ADDR(x), mask, val, HWIO_LLCC_FEAC_INTERRUPT_CLR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_INTERRUPT_CLR_DECODE_ERR_BMSK       0x00000001
#define HWIO_LLCC_FEAC_INTERRUPT_CLR_DECODE_ERR_SHFT              0x0

//// Register LLCC_FEAC_INTERRUPT_FWD ////

#define HWIO_LLCC_FEAC_INTERRUPT_FWD_ADDR(x)               (x+0x000020a8)
#define HWIO_LLCC_FEAC_INTERRUPT_FWD_PHYS(x)               (x+0x000020a8)
#define HWIO_LLCC_FEAC_INTERRUPT_FWD_RMSK                  0x00000001
#define HWIO_LLCC_FEAC_INTERRUPT_FWD_SHFT                           0
#define HWIO_LLCC_FEAC_INTERRUPT_FWD_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_FEAC_INTERRUPT_FWD_ADDR(x), HWIO_LLCC_FEAC_INTERRUPT_FWD_RMSK)
#define HWIO_LLCC_FEAC_INTERRUPT_FWD_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_FEAC_INTERRUPT_FWD_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_INTERRUPT_FWD_OUT(x, val)           \
	out_dword( HWIO_LLCC_FEAC_INTERRUPT_FWD_ADDR(x), val)
#define HWIO_LLCC_FEAC_INTERRUPT_FWD_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_INTERRUPT_FWD_ADDR(x), mask, val, HWIO_LLCC_FEAC_INTERRUPT_FWD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_INTERRUPT_FWD_DECODE_ERR_BMSK       0x00000001
#define HWIO_LLCC_FEAC_INTERRUPT_FWD_DECODE_ERR_SHFT              0x0

//// Register LLCC_FEAC_INHERIT_PRIORITY ////

#define HWIO_LLCC_FEAC_INHERIT_PRIORITY_ADDR(x)            (x+0x000020ac)
#define HWIO_LLCC_FEAC_INHERIT_PRIORITY_PHYS(x)            (x+0x000020ac)
#define HWIO_LLCC_FEAC_INHERIT_PRIORITY_RMSK               0x00000003
#define HWIO_LLCC_FEAC_INHERIT_PRIORITY_SHFT                        0
#define HWIO_LLCC_FEAC_INHERIT_PRIORITY_IN(x)              \
	in_dword_masked ( HWIO_LLCC_FEAC_INHERIT_PRIORITY_ADDR(x), HWIO_LLCC_FEAC_INHERIT_PRIORITY_RMSK)
#define HWIO_LLCC_FEAC_INHERIT_PRIORITY_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_FEAC_INHERIT_PRIORITY_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_INHERIT_PRIORITY_OUT(x, val)        \
	out_dword( HWIO_LLCC_FEAC_INHERIT_PRIORITY_ADDR(x), val)
#define HWIO_LLCC_FEAC_INHERIT_PRIORITY_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_INHERIT_PRIORITY_ADDR(x), mask, val, HWIO_LLCC_FEAC_INHERIT_PRIORITY_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_INHERIT_PRIORITY_HEAD_PROMO_EN_BMSK 0x00000002
#define HWIO_LLCC_FEAC_INHERIT_PRIORITY_HEAD_PROMO_EN_SHFT        0x1

#define HWIO_LLCC_FEAC_INHERIT_PRIORITY_AREQP_UPDATE_EN_BMSK 0x00000001
#define HWIO_LLCC_FEAC_INHERIT_PRIORITY_AREQP_UPDATE_EN_SHFT        0x0

//// Register LLCC_FEAC_SPARE ////

#define HWIO_LLCC_FEAC_SPARE_ADDR(x)                       (x+0x000020f0)
#define HWIO_LLCC_FEAC_SPARE_PHYS(x)                       (x+0x000020f0)
#define HWIO_LLCC_FEAC_SPARE_RMSK                          0xffffffff
#define HWIO_LLCC_FEAC_SPARE_SHFT                                   0
#define HWIO_LLCC_FEAC_SPARE_IN(x)                         \
	in_dword_masked ( HWIO_LLCC_FEAC_SPARE_ADDR(x), HWIO_LLCC_FEAC_SPARE_RMSK)
#define HWIO_LLCC_FEAC_SPARE_INM(x, mask)                  \
	in_dword_masked ( HWIO_LLCC_FEAC_SPARE_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_SPARE_OUT(x, val)                   \
	out_dword( HWIO_LLCC_FEAC_SPARE_ADDR(x), val)
#define HWIO_LLCC_FEAC_SPARE_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_SPARE_ADDR(x), mask, val, HWIO_LLCC_FEAC_SPARE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_SPARE_SR_31_0_BMSK                  0xffffffff
#define HWIO_LLCC_FEAC_SPARE_SR_31_0_SHFT                         0x0

//// Register LLCC_FEAC_PROF_FILTER_0_CFG0 ////

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_ADDR(x)          (x+0x00003000)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_PHYS(x)          (x+0x00003000)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_RMSK             0x000003ff
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_SHFT                      0
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_ADDR(x), HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_RMSK)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_UCH_URGENCY_INV_MATCH_BMSK 0x00000200
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_UCH_URGENCY_INV_MATCH_SHFT        0x9

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_UCH_TRID_INV_MATCH_BMSK 0x00000100
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_UCH_TRID_INV_MATCH_SHFT        0x8

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_URGENCY_INV_MATCH_BMSK 0x00000080
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_URGENCY_INV_MATCH_SHFT        0x7

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_TRID_INV_MATCH_BMSK 0x00000040
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_TRID_INV_MATCH_SHFT        0x6

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_SCID_INV_MATCH_BMSK 0x00000020
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_SCID_INV_MATCH_SHFT        0x5

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_OPC_INV_MATCH_BMSK 0x00000010
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_OPC_INV_MATCH_SHFT        0x4

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_MID_INV_MATCH_BMSK 0x00000008
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_MID_INV_MATCH_SHFT        0x3

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_LEN_INV_MATCH_BMSK 0x00000004
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_LEN_INV_MATCH_SHFT        0x2

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_CACHEALLOC_INV_MATCH_BMSK 0x00000002
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_CACHEALLOC_INV_MATCH_SHFT        0x1

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_ADDR_INV_MATCH_BMSK 0x00000001
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG0_ADDR_INV_MATCH_SHFT        0x0

//// Register LLCC_FEAC_PROF_FILTER_0_CFG1 ////

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG1_ADDR(x)          (x+0x00003004)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG1_PHYS(x)          (x+0x00003004)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG1_RMSK             0xffffffff
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG1_SHFT                      0
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG1_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG1_ADDR(x), HWIO_LLCC_FEAC_PROF_FILTER_0_CFG1_RMSK)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG1_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG1_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG1_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_FILTER_0_CFG1_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_FILTER_0_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG1_ADDR_LOWER_MATCH_BMSK 0xffffffff
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG1_ADDR_LOWER_MATCH_SHFT        0x0

//// Register LLCC_FEAC_PROF_FILTER_0_CFG2 ////

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG2_ADDR(x)          (x+0x00003008)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG2_PHYS(x)          (x+0x00003008)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG2_RMSK             0xffffffff
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG2_SHFT                      0
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG2_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG2_ADDR(x), HWIO_LLCC_FEAC_PROF_FILTER_0_CFG2_RMSK)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG2_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG2_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG2_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG2_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_FILTER_0_CFG2_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_FILTER_0_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG2_ADDR_LOWER_MASK_BMSK 0xffffffff
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG2_ADDR_LOWER_MASK_SHFT        0x0

//// Register LLCC_FEAC_PROF_FILTER_0_CFG3 ////

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_ADDR(x)          (x+0x0000300c)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_PHYS(x)          (x+0x0000300c)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_RMSK             0xffffffff
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_SHFT                      0
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_ADDR(x), HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_RMSK)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_OPC_MASK_BMSK    0xf0000000
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_OPC_MASK_SHFT          0x1c

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_OPC_MATCH_BMSK   0x0f000000
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_OPC_MATCH_SHFT         0x18

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_SP_MASK_BMSK     0x00800000
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_SP_MASK_SHFT           0x17

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_SP_MATCH_BMSK    0x00400000
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_SP_MATCH_SHFT          0x16

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_MSA_MASK_BMSK    0x00200000
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_MSA_MASK_SHFT          0x15

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_MSA_MATCH_BMSK   0x00100000
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_MSA_MATCH_SHFT         0x14

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_CACHEALLOC_MASK_BMSK 0x000f0000
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_CACHEALLOC_MASK_SHFT       0x10

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_CACHEALLOC_MATCH_BMSK 0x0000f000
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_CACHEALLOC_MATCH_SHFT        0xc

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_CACHEABLE_MASK_BMSK 0x00000800
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_CACHEABLE_MASK_SHFT        0xb

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_CACHEABLE_MATCH_BMSK 0x00000400
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_CACHEABLE_MATCH_SHFT        0xa

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_WR_MASK_BMSK     0x00000200
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_WR_MASK_SHFT            0x9

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_WR_MATCH_BMSK    0x00000100
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_WR_MATCH_SHFT           0x8

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_ADDR_UPPER_MASK_BMSK 0x000000f0
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_ADDR_UPPER_MASK_SHFT        0x4

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_ADDR_UPPER_MATCH_BMSK 0x0000000f
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG3_ADDR_UPPER_MATCH_SHFT        0x0

//// Register LLCC_FEAC_PROF_FILTER_0_CFG4 ////

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_ADDR(x)          (x+0x00003010)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_PHYS(x)          (x+0x00003010)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_RMSK             0xffffffff
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_SHFT                      0
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_ADDR(x), HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_RMSK)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_URGENCY_MASK_BMSK 0xff000000
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_URGENCY_MASK_SHFT       0x18

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_URGENCY_MATCH_BMSK 0x00ff0000
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_URGENCY_MATCH_SHFT       0x10

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_LEN_MASK_BMSK    0x0000ff00
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_LEN_MASK_SHFT           0x8

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_LEN_MATCH_BMSK   0x000000ff
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG4_LEN_MATCH_SHFT          0x0

//// Register LLCC_FEAC_PROF_FILTER_0_CFG5 ////

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG5_ADDR(x)          (x+0x00003014)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG5_PHYS(x)          (x+0x00003014)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG5_RMSK             0xffffffff
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG5_SHFT                      0
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG5_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG5_ADDR(x), HWIO_LLCC_FEAC_PROF_FILTER_0_CFG5_RMSK)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG5_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG5_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG5_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG5_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG5_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_FILTER_0_CFG5_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_FILTER_0_CFG5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG5_MID_MASK_BMSK    0xffff0000
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG5_MID_MASK_SHFT          0x10

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG5_MID_MATCH_BMSK   0x0000ffff
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG5_MID_MATCH_SHFT          0x0

//// Register LLCC_FEAC_PROF_FILTER_0_CFG6 ////

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG6_ADDR(x)          (x+0x00003018)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG6_PHYS(x)          (x+0x00003018)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG6_RMSK             0xffffffff
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG6_SHFT                      0
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG6_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG6_ADDR(x), HWIO_LLCC_FEAC_PROF_FILTER_0_CFG6_RMSK)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG6_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG6_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG6_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG6_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG6_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_FILTER_0_CFG6_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_FILTER_0_CFG6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG6_SCID_MASK_BMSK   0xffff0000
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG6_SCID_MASK_SHFT         0x10

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG6_SCID_MATCH_BMSK  0x0000ffff
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG6_SCID_MATCH_SHFT         0x0

//// Register LLCC_FEAC_PROF_FILTER_0_CFG7 ////

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_ADDR(x)          (x+0x0000301c)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_PHYS(x)          (x+0x0000301c)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_RMSK             0xffff03ff
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_SHFT                      0
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_ADDR(x), HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_RMSK)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_TRID_MASK_BMSK   0xff000000
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_TRID_MASK_SHFT         0x18

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_TRID_MATCH_BMSK  0x00ff0000
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_TRID_MATCH_SHFT        0x10

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_SHARED_MASK_BMSK 0x00000200
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_SHARED_MASK_SHFT        0x9

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_SHARED_MATCH_BMSK 0x00000100
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_SHARED_MATCH_SHFT        0x8

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_INNERSHARED_MASK_BMSK 0x00000080
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_INNERSHARED_MASK_SHFT        0x7

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_INNERSHARED_MATCH_BMSK 0x00000040
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_INNERSHARED_MATCH_SHFT        0x6

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_INST_MASK_BMSK   0x00000020
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_INST_MASK_SHFT          0x5

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_INST_MATCH_BMSK  0x00000010
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_INST_MATCH_SHFT         0x4

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_INNERCACHEABLE_MASK_BMSK 0x00000008
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_INNERCACHEABLE_MASK_SHFT        0x3

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_INNERCACHEABLE_MATCH_BMSK 0x00000004
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_INNERCACHEABLE_MATCH_SHFT        0x2

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_DIRTYINFO_MASK_BMSK 0x00000002
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_DIRTYINFO_MASK_SHFT        0x1

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_DIRTYINFO_MATCH_BMSK 0x00000001
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG7_DIRTYINFO_MATCH_SHFT        0x0

//// Register LLCC_FEAC_PROF_FILTER_0_CFG8 ////

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_ADDR(x)          (x+0x00003020)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_PHYS(x)          (x+0x00003020)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_RMSK             0xffffffff
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_SHFT                      0
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_ADDR(x), HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_RMSK)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_UCH_URGENCY_MASK_BMSK 0xff000000
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_UCH_URGENCY_MASK_SHFT       0x18

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_UCH_URGENCY_MATCH_BMSK 0x00ff0000
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_UCH_URGENCY_MATCH_SHFT       0x10

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_UCH_TRID_MASK_BMSK 0x0000ff00
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_UCH_TRID_MASK_SHFT        0x8

#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_UCH_TRID_MATCH_BMSK 0x000000ff
#define HWIO_LLCC_FEAC_PROF_FILTER_0_CFG8_UCH_TRID_MATCH_SHFT        0x0

//// Register LLCC_FEAC_PROF_FILTER_1_CFG0 ////

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_ADDR(x)          (x+0x00003030)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_PHYS(x)          (x+0x00003030)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_RMSK             0x000003ff
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_SHFT                      0
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_ADDR(x), HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_RMSK)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_UCH_URGENCY_INV_MATCH_BMSK 0x00000200
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_UCH_URGENCY_INV_MATCH_SHFT        0x9

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_UCH_TRID_INV_MATCH_BMSK 0x00000100
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_UCH_TRID_INV_MATCH_SHFT        0x8

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_URGENCY_INV_MATCH_BMSK 0x00000080
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_URGENCY_INV_MATCH_SHFT        0x7

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_TRID_INV_MATCH_BMSK 0x00000040
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_TRID_INV_MATCH_SHFT        0x6

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_SCID_INV_MATCH_BMSK 0x00000020
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_SCID_INV_MATCH_SHFT        0x5

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_OPC_INV_MATCH_BMSK 0x00000010
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_OPC_INV_MATCH_SHFT        0x4

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_MID_INV_MATCH_BMSK 0x00000008
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_MID_INV_MATCH_SHFT        0x3

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_LEN_INV_MATCH_BMSK 0x00000004
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_LEN_INV_MATCH_SHFT        0x2

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_CACHEALLOC_INV_MATCH_BMSK 0x00000002
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_CACHEALLOC_INV_MATCH_SHFT        0x1

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_ADDR_INV_MATCH_BMSK 0x00000001
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG0_ADDR_INV_MATCH_SHFT        0x0

//// Register LLCC_FEAC_PROF_FILTER_1_CFG1 ////

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG1_ADDR(x)          (x+0x00003034)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG1_PHYS(x)          (x+0x00003034)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG1_RMSK             0xffffffff
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG1_SHFT                      0
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG1_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG1_ADDR(x), HWIO_LLCC_FEAC_PROF_FILTER_1_CFG1_RMSK)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG1_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG1_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG1_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_FILTER_1_CFG1_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_FILTER_1_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG1_ADDR_LOWER_MATCH_BMSK 0xffffffff
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG1_ADDR_LOWER_MATCH_SHFT        0x0

//// Register LLCC_FEAC_PROF_FILTER_1_CFG2 ////

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG2_ADDR(x)          (x+0x00003038)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG2_PHYS(x)          (x+0x00003038)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG2_RMSK             0xffffffff
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG2_SHFT                      0
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG2_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG2_ADDR(x), HWIO_LLCC_FEAC_PROF_FILTER_1_CFG2_RMSK)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG2_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG2_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG2_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG2_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_FILTER_1_CFG2_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_FILTER_1_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG2_ADDR_LOWER_MASK_BMSK 0xffffffff
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG2_ADDR_LOWER_MASK_SHFT        0x0

//// Register LLCC_FEAC_PROF_FILTER_1_CFG3 ////

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_ADDR(x)          (x+0x0000303c)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_PHYS(x)          (x+0x0000303c)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_RMSK             0xffffffff
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_SHFT                      0
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_ADDR(x), HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_RMSK)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_OPC_MASK_BMSK    0xf0000000
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_OPC_MASK_SHFT          0x1c

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_OPC_MATCH_BMSK   0x0f000000
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_OPC_MATCH_SHFT         0x18

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_SP_MASK_BMSK     0x00800000
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_SP_MASK_SHFT           0x17

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_SP_MATCH_BMSK    0x00400000
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_SP_MATCH_SHFT          0x16

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_MSA_MASK_BMSK    0x00200000
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_MSA_MASK_SHFT          0x15

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_MSA_MATCH_BMSK   0x00100000
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_MSA_MATCH_SHFT         0x14

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_CACHEALLOC_MASK_BMSK 0x000f0000
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_CACHEALLOC_MASK_SHFT       0x10

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_CACHEALLOC_MATCH_BMSK 0x0000f000
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_CACHEALLOC_MATCH_SHFT        0xc

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_CACHEABLE_MASK_BMSK 0x00000800
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_CACHEABLE_MASK_SHFT        0xb

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_CACHEABLE_MATCH_BMSK 0x00000400
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_CACHEABLE_MATCH_SHFT        0xa

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_WR_MASK_BMSK     0x00000200
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_WR_MASK_SHFT            0x9

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_WR_MATCH_BMSK    0x00000100
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_WR_MATCH_SHFT           0x8

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_ADDR_UPPER_MASK_BMSK 0x000000f0
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_ADDR_UPPER_MASK_SHFT        0x4

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_ADDR_UPPER_MATCH_BMSK 0x0000000f
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG3_ADDR_UPPER_MATCH_SHFT        0x0

//// Register LLCC_FEAC_PROF_FILTER_1_CFG4 ////

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_ADDR(x)          (x+0x00003040)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_PHYS(x)          (x+0x00003040)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_RMSK             0xffffffff
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_SHFT                      0
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_ADDR(x), HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_RMSK)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_URGENCY_MASK_BMSK 0xff000000
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_URGENCY_MASK_SHFT       0x18

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_URGENCY_MATCH_BMSK 0x00ff0000
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_URGENCY_MATCH_SHFT       0x10

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_LEN_MASK_BMSK    0x0000ff00
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_LEN_MASK_SHFT           0x8

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_LEN_MATCH_BMSK   0x000000ff
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG4_LEN_MATCH_SHFT          0x0

//// Register LLCC_FEAC_PROF_FILTER_1_CFG5 ////

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG5_ADDR(x)          (x+0x00003044)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG5_PHYS(x)          (x+0x00003044)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG5_RMSK             0xffffffff
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG5_SHFT                      0
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG5_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG5_ADDR(x), HWIO_LLCC_FEAC_PROF_FILTER_1_CFG5_RMSK)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG5_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG5_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG5_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG5_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG5_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_FILTER_1_CFG5_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_FILTER_1_CFG5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG5_MID_MASK_BMSK    0xffff0000
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG5_MID_MASK_SHFT          0x10

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG5_MID_MATCH_BMSK   0x0000ffff
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG5_MID_MATCH_SHFT          0x0

//// Register LLCC_FEAC_PROF_FILTER_1_CFG6 ////

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG6_ADDR(x)          (x+0x00003048)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG6_PHYS(x)          (x+0x00003048)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG6_RMSK             0xffffffff
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG6_SHFT                      0
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG6_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG6_ADDR(x), HWIO_LLCC_FEAC_PROF_FILTER_1_CFG6_RMSK)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG6_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG6_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG6_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG6_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG6_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_FILTER_1_CFG6_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_FILTER_1_CFG6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG6_SCID_MASK_BMSK   0xffff0000
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG6_SCID_MASK_SHFT         0x10

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG6_SCID_MATCH_BMSK  0x0000ffff
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG6_SCID_MATCH_SHFT         0x0

//// Register LLCC_FEAC_PROF_FILTER_1_CFG7 ////

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_ADDR(x)          (x+0x0000304c)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_PHYS(x)          (x+0x0000304c)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_RMSK             0xffff03ff
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_SHFT                      0
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_ADDR(x), HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_RMSK)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_TRID_MASK_BMSK   0xff000000
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_TRID_MASK_SHFT         0x18

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_TRID_MATCH_BMSK  0x00ff0000
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_TRID_MATCH_SHFT        0x10

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_SHARED_MASK_BMSK 0x00000200
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_SHARED_MASK_SHFT        0x9

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_SHARED_MATCH_BMSK 0x00000100
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_SHARED_MATCH_SHFT        0x8

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_INNERSHARED_MASK_BMSK 0x00000080
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_INNERSHARED_MASK_SHFT        0x7

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_INNERSHARED_MATCH_BMSK 0x00000040
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_INNERSHARED_MATCH_SHFT        0x6

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_INST_MASK_BMSK   0x00000020
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_INST_MASK_SHFT          0x5

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_INST_MATCH_BMSK  0x00000010
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_INST_MATCH_SHFT         0x4

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_INNERCACHEABLE_MASK_BMSK 0x00000008
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_INNERCACHEABLE_MASK_SHFT        0x3

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_INNERCACHEABLE_MATCH_BMSK 0x00000004
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_INNERCACHEABLE_MATCH_SHFT        0x2

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_DIRTYINFO_MASK_BMSK 0x00000002
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_DIRTYINFO_MASK_SHFT        0x1

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_DIRTYINFO_MATCH_BMSK 0x00000001
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG7_DIRTYINFO_MATCH_SHFT        0x0

//// Register LLCC_FEAC_PROF_FILTER_1_CFG8 ////

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_ADDR(x)          (x+0x00003050)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_PHYS(x)          (x+0x00003050)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_RMSK             0xffffffff
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_SHFT                      0
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_ADDR(x), HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_RMSK)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_UCH_URGENCY_MASK_BMSK 0xff000000
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_UCH_URGENCY_MASK_SHFT       0x18

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_UCH_URGENCY_MATCH_BMSK 0x00ff0000
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_UCH_URGENCY_MATCH_SHFT       0x10

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_UCH_TRID_MASK_BMSK 0x0000ff00
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_UCH_TRID_MASK_SHFT        0x8

#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_UCH_TRID_MATCH_BMSK 0x000000ff
#define HWIO_LLCC_FEAC_PROF_FILTER_1_CFG8_UCH_TRID_MATCH_SHFT        0x0

//// Register LLCC_FEAC_PROF_EVENT_n_CFG ////

#define HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_ADDR(base, n)      (base+0x3060+0x4*n)
#define HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_PHYS(base, n)      (base+0x3060+0x4*n)
#define HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_RMSK               0x8001003f
#define HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_SHFT                        0
#define HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_MAXn                       15
#define HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_INI(base, n)       \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_ADDR(base, n), HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_RMSK)
#define HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_ADDR(base, n), mask) 
#define HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_ADDR(base, n), val)
#define HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_ADDR(base, n), mask, val, HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_FILTER_EN_BMSK     0x80000000
#define HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_FILTER_EN_SHFT           0x1f

#define HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_FILTER_SEL_BMSK    0x00010000
#define HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_FILTER_SEL_SHFT          0x10

#define HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_EVENT_SEL_BMSK     0x0000003f
#define HWIO_LLCC_FEAC_PROF_EVENT_n_CFG_EVENT_SEL_SHFT            0x0

//// Register LLCC_FEAC_PROF_CFG ////

#define HWIO_LLCC_FEAC_PROF_CFG_ADDR(x)                    (x+0x000030a0)
#define HWIO_LLCC_FEAC_PROF_CFG_PHYS(x)                    (x+0x000030a0)
#define HWIO_LLCC_FEAC_PROF_CFG_RMSK                       0x0fffff07
#define HWIO_LLCC_FEAC_PROF_CFG_SHFT                                0
#define HWIO_LLCC_FEAC_PROF_CFG_IN(x)                      \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_CFG_ADDR(x), HWIO_LLCC_FEAC_PROF_CFG_RMSK)
#define HWIO_LLCC_FEAC_PROF_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_CFG_OUT(x, val)                \
	out_dword( HWIO_LLCC_FEAC_PROF_CFG_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_CFG_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_CFG_BYTE_SCALING_BMSK          0x0fff0000
#define HWIO_LLCC_FEAC_PROF_CFG_BYTE_SCALING_SHFT                0x10

#define HWIO_LLCC_FEAC_PROF_CFG_BEAT_SCALING_BMSK          0x0000ff00
#define HWIO_LLCC_FEAC_PROF_CFG_BEAT_SCALING_SHFT                 0x8

#define HWIO_LLCC_FEAC_PROF_CFG_SCALING_FILTER_SEL_BMSK    0x00000004
#define HWIO_LLCC_FEAC_PROF_CFG_SCALING_FILTER_SEL_SHFT           0x2

#define HWIO_LLCC_FEAC_PROF_CFG_SCALING_FILTER_EN_BMSK     0x00000002
#define HWIO_LLCC_FEAC_PROF_CFG_SCALING_FILTER_EN_SHFT            0x1

#define HWIO_LLCC_FEAC_PROF_CFG_PROF_EN_BMSK               0x00000001
#define HWIO_LLCC_FEAC_PROF_CFG_PROF_EN_SHFT                      0x0

//// Register LLCC_FEAC_PROF_STATUS ////

#define HWIO_LLCC_FEAC_PROF_STATUS_ADDR(x)                 (x+0x000030a4)
#define HWIO_LLCC_FEAC_PROF_STATUS_PHYS(x)                 (x+0x000030a4)
#define HWIO_LLCC_FEAC_PROF_STATUS_RMSK                    0x0000000f
#define HWIO_LLCC_FEAC_PROF_STATUS_SHFT                             0
#define HWIO_LLCC_FEAC_PROF_STATUS_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_STATUS_ADDR(x), HWIO_LLCC_FEAC_PROF_STATUS_RMSK)
#define HWIO_LLCC_FEAC_PROF_STATUS_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_FEAC_PROF_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FEAC_PROF_STATUS_OUT(x, val)             \
	out_dword( HWIO_LLCC_FEAC_PROF_STATUS_ADDR(x), val)
#define HWIO_LLCC_FEAC_PROF_STATUS_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEAC_PROF_STATUS_ADDR(x), mask, val, HWIO_LLCC_FEAC_PROF_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEAC_PROF_STATUS_WR_BYTE_CNTR_OVERFLOW_BMSK 0x00000008
#define HWIO_LLCC_FEAC_PROF_STATUS_WR_BYTE_CNTR_OVERFLOW_SHFT        0x3

#define HWIO_LLCC_FEAC_PROF_STATUS_WR_BEAT_CNTR_OVERFLOW_BMSK 0x00000004
#define HWIO_LLCC_FEAC_PROF_STATUS_WR_BEAT_CNTR_OVERFLOW_SHFT        0x2

#define HWIO_LLCC_FEAC_PROF_STATUS_RD_BYTE_CNTR_OVERFLOW_BMSK 0x00000002
#define HWIO_LLCC_FEAC_PROF_STATUS_RD_BYTE_CNTR_OVERFLOW_SHFT        0x1

#define HWIO_LLCC_FEAC_PROF_STATUS_RD_BEAT_CNTR_OVERFLOW_BMSK 0x00000001
#define HWIO_LLCC_FEAC_PROF_STATUS_RD_BEAT_CNTR_OVERFLOW_SHFT        0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block LLCC_FERC
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register LLCC_FERC_CFG0 ////

#define HWIO_LLCC_FERC_CFG0_ADDR(x)                        (x+0x00000000)
#define HWIO_LLCC_FERC_CFG0_PHYS(x)                        (x+0x00000000)
#define HWIO_LLCC_FERC_CFG0_RMSK                           0x0000001f
#define HWIO_LLCC_FERC_CFG0_SHFT                                    0
#define HWIO_LLCC_FERC_CFG0_IN(x)                          \
	in_dword_masked ( HWIO_LLCC_FERC_CFG0_ADDR(x), HWIO_LLCC_FERC_CFG0_RMSK)
#define HWIO_LLCC_FERC_CFG0_INM(x, mask)                   \
	in_dword_masked ( HWIO_LLCC_FERC_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_FERC_CFG0_OUT(x, val)                    \
	out_dword( HWIO_LLCC_FERC_CFG0_ADDR(x), val)
#define HWIO_LLCC_FERC_CFG0_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FERC_CFG0_ADDR(x), mask, val, HWIO_LLCC_FERC_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FERC_CFG0_PROF_CLK_EN_BMSK               0x00000010
#define HWIO_LLCC_FERC_CFG0_PROF_CLK_EN_SHFT                      0x4

#define HWIO_LLCC_FERC_CFG0_BUF_CLK_EN_BMSK                0x00000008
#define HWIO_LLCC_FERC_CFG0_BUF_CLK_EN_SHFT                       0x3

#define HWIO_LLCC_FERC_CFG0_QOS_PRESS_EN_BMSK              0x00000004
#define HWIO_LLCC_FERC_CFG0_QOS_PRESS_EN_SHFT                     0x2

#define HWIO_LLCC_FERC_CFG0_TRID_QOS_FORCE_LOOKUP_EN_BMSK  0x00000002
#define HWIO_LLCC_FERC_CFG0_TRID_QOS_FORCE_LOOKUP_EN_SHFT         0x1

#define HWIO_LLCC_FERC_CFG0_QOS_PROMO_EN_BMSK              0x00000001
#define HWIO_LLCC_FERC_CFG0_QOS_PROMO_EN_SHFT                     0x0

//// Register LLCC_FERC_TRID_TBLE_STATUS0 ////

#define HWIO_LLCC_FERC_TRID_TBLE_STATUS0_ADDR(x)           (x+0x00000004)
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS0_PHYS(x)           (x+0x00000004)
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS0_RMSK              0xffffffff
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS0_SHFT                       0
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS0_IN(x)             \
	in_dword_masked ( HWIO_LLCC_FERC_TRID_TBLE_STATUS0_ADDR(x), HWIO_LLCC_FERC_TRID_TBLE_STATUS0_RMSK)
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS0_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_FERC_TRID_TBLE_STATUS0_ADDR(x), mask) 
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS0_OUT(x, val)       \
	out_dword( HWIO_LLCC_FERC_TRID_TBLE_STATUS0_ADDR(x), val)
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FERC_TRID_TBLE_STATUS0_ADDR(x), mask, val, HWIO_LLCC_FERC_TRID_TBLE_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FERC_TRID_TBLE_STATUS0_VALID_BMSK        0xffffffff
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS0_VALID_SHFT               0x0

//// Register LLCC_FERC_TRID_TBLE_STATUS1 ////

#define HWIO_LLCC_FERC_TRID_TBLE_STATUS1_ADDR(x)           (x+0x00000008)
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS1_PHYS(x)           (x+0x00000008)
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS1_RMSK              0xffffffff
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS1_SHFT                       0
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS1_IN(x)             \
	in_dword_masked ( HWIO_LLCC_FERC_TRID_TBLE_STATUS1_ADDR(x), HWIO_LLCC_FERC_TRID_TBLE_STATUS1_RMSK)
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS1_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_FERC_TRID_TBLE_STATUS1_ADDR(x), mask) 
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS1_OUT(x, val)       \
	out_dword( HWIO_LLCC_FERC_TRID_TBLE_STATUS1_ADDR(x), val)
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FERC_TRID_TBLE_STATUS1_ADDR(x), mask, val, HWIO_LLCC_FERC_TRID_TBLE_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FERC_TRID_TBLE_STATUS1_VALID_BMSK        0xffffffff
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS1_VALID_SHFT               0x0

//// Register LLCC_FERC_TRID_TBLE_STATUS2 ////

#define HWIO_LLCC_FERC_TRID_TBLE_STATUS2_ADDR(x)           (x+0x0000000c)
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS2_PHYS(x)           (x+0x0000000c)
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS2_RMSK              0xffffffff
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS2_SHFT                       0
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS2_IN(x)             \
	in_dword_masked ( HWIO_LLCC_FERC_TRID_TBLE_STATUS2_ADDR(x), HWIO_LLCC_FERC_TRID_TBLE_STATUS2_RMSK)
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS2_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_FERC_TRID_TBLE_STATUS2_ADDR(x), mask) 
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS2_OUT(x, val)       \
	out_dword( HWIO_LLCC_FERC_TRID_TBLE_STATUS2_ADDR(x), val)
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FERC_TRID_TBLE_STATUS2_ADDR(x), mask, val, HWIO_LLCC_FERC_TRID_TBLE_STATUS2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FERC_TRID_TBLE_STATUS2_VALID_BMSK        0xffffffff
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS2_VALID_SHFT               0x0

//// Register LLCC_FERC_TRID_TBLE_STATUS3 ////

#define HWIO_LLCC_FERC_TRID_TBLE_STATUS3_ADDR(x)           (x+0x00000010)
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS3_PHYS(x)           (x+0x00000010)
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS3_RMSK              0xffffffff
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS3_SHFT                       0
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS3_IN(x)             \
	in_dword_masked ( HWIO_LLCC_FERC_TRID_TBLE_STATUS3_ADDR(x), HWIO_LLCC_FERC_TRID_TBLE_STATUS3_RMSK)
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS3_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_FERC_TRID_TBLE_STATUS3_ADDR(x), mask) 
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS3_OUT(x, val)       \
	out_dword( HWIO_LLCC_FERC_TRID_TBLE_STATUS3_ADDR(x), val)
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FERC_TRID_TBLE_STATUS3_ADDR(x), mask, val, HWIO_LLCC_FERC_TRID_TBLE_STATUS3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FERC_TRID_TBLE_STATUS3_VALID_BMSK        0xffffffff
#define HWIO_LLCC_FERC_TRID_TBLE_STATUS3_VALID_SHFT               0x0

//// Register LLCC_FERC_QNS4_CHANNEL_STATUS ////

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_ADDR(x)         (x+0x00000014)
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_PHYS(x)         (x+0x00000014)
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RMSK            0x7fff7fff
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_SHFT                     0
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_IN(x)           \
	in_dword_masked ( HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_ADDR(x), HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RMSK)
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_INM(x, mask)    \
	in_dword_masked ( HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_OUT(x, val)     \
	out_dword( HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_ADDR(x), val)
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_ADDR(x), mask, val, HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RSP_P_PRESS_BMSK 0x7f000000
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RSP_P_PRESS_SHFT       0x18

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RSP_U_RDY_BMSK  0x00800000
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RSP_U_RDY_SHFT        0x17

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RSP_U_VLD_BMSK  0x00400000
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RSP_U_VLD_SHFT        0x16

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RSP_D_HEAD_BMSK 0x00200000
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RSP_D_HEAD_SHFT       0x15

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RSP_D_TAIL_BMSK 0x00100000
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RSP_D_TAIL_SHFT       0x14

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RSP_D_RDY_BMSK  0x00080000
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RSP_D_RDY_SHFT        0x13

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RSP_D_VLD_BMSK  0x00040000
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RSP_D_VLD_SHFT        0x12

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RSP_C_RDY_BMSK  0x00020000
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RSP_C_RDY_SHFT        0x11

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RSP_C_VLD_BMSK  0x00010000
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_RSP_C_VLD_SHFT        0x10

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_REQ_P_PRESS_BMSK 0x00007f00
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_REQ_P_PRESS_SHFT        0x8

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_REQ_U_RDY_BMSK  0x00000080
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_REQ_U_RDY_SHFT         0x7

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_REQ_U_VLD_BMSK  0x00000040
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_REQ_U_VLD_SHFT         0x6

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_REQ_D_HEAD_BMSK 0x00000020
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_REQ_D_HEAD_SHFT        0x5

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_REQ_D_TAIL_BMSK 0x00000010
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_REQ_D_TAIL_SHFT        0x4

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_REQ_D_RDY_BMSK  0x00000008
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_REQ_D_RDY_SHFT         0x3

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_REQ_D_VLD_BMSK  0x00000004
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_REQ_D_VLD_SHFT         0x2

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_REQ_C_RDY_BMSK  0x00000002
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_REQ_C_RDY_SHFT         0x1

#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_REQ_C_VLD_BMSK  0x00000001
#define HWIO_LLCC_FERC_QNS4_CHANNEL_STATUS_REQ_C_VLD_SHFT         0x0

//// Register LLCC_FERC_IF_CHANNEL_STATUS ////

#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_ADDR(x)           (x+0x00000018)
#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_PHYS(x)           (x+0x00000018)
#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RMSK              0x000007ff
#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_SHFT                       0
#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_IN(x)             \
	in_dword_masked ( HWIO_LLCC_FERC_IF_CHANNEL_STATUS_ADDR(x), HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RMSK)
#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_FERC_IF_CHANNEL_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_OUT(x, val)       \
	out_dword( HWIO_LLCC_FERC_IF_CHANNEL_STATUS_ADDR(x), val)
#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FERC_IF_CHANNEL_STATUS_ADDR(x), mask, val, HWIO_LLCC_FERC_IF_CHANNEL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RD_MISS_RLAST_BMSK 0x00000400
#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RD_MISS_RLAST_SHFT        0xa

#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RD_MISS_RRDY_BMSK 0x00000200
#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RD_MISS_RRDY_SHFT        0x9

#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RD_MISS_RVLD_BMSK 0x00000100
#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RD_MISS_RVLD_SHFT        0x8

#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RD_MISS_ARDY_BMSK 0x00000080
#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RD_MISS_ARDY_SHFT        0x7

#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RD_MISS_AVLD_BMSK 0x00000040
#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RD_MISS_AVLD_SHFT        0x6

#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RD_HIT_RFIRST_BMSK 0x00000020
#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RD_HIT_RFIRST_SHFT        0x5

#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RD_HIT_RLAST_BMSK 0x00000010
#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RD_HIT_RLAST_SHFT        0x4

#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RD_HIT_RDY_BMSK   0x00000008
#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RD_HIT_RDY_SHFT          0x3

#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RD_HIT_VLD_BMSK   0x00000004
#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_RD_HIT_VLD_SHFT          0x2

#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_WR_RSP_RDY_BMSK   0x00000002
#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_WR_RSP_RDY_SHFT          0x1

#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_WR_RSP_VLD_BMSK   0x00000001
#define HWIO_LLCC_FERC_IF_CHANNEL_STATUS_WR_RSP_VLD_SHFT          0x0

//// Register LLCC_FERC_TRID_RSP_STATUS ////

#define HWIO_LLCC_FERC_TRID_RSP_STATUS_ADDR(x)             (x+0x0000001c)
#define HWIO_LLCC_FERC_TRID_RSP_STATUS_PHYS(x)             (x+0x0000001c)
#define HWIO_LLCC_FERC_TRID_RSP_STATUS_RMSK                0x00000001
#define HWIO_LLCC_FERC_TRID_RSP_STATUS_SHFT                         0
#define HWIO_LLCC_FERC_TRID_RSP_STATUS_IN(x)               \
	in_dword_masked ( HWIO_LLCC_FERC_TRID_RSP_STATUS_ADDR(x), HWIO_LLCC_FERC_TRID_RSP_STATUS_RMSK)
#define HWIO_LLCC_FERC_TRID_RSP_STATUS_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_FERC_TRID_RSP_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FERC_TRID_RSP_STATUS_OUT(x, val)         \
	out_dword( HWIO_LLCC_FERC_TRID_RSP_STATUS_ADDR(x), val)
#define HWIO_LLCC_FERC_TRID_RSP_STATUS_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FERC_TRID_RSP_STATUS_ADDR(x), mask, val, HWIO_LLCC_FERC_TRID_RSP_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FERC_TRID_RSP_STATUS_NO_PEND_RSP_BMSK    0x00000001
#define HWIO_LLCC_FERC_TRID_RSP_STATUS_NO_PEND_RSP_SHFT           0x0

//// Register LLCC_FERC_DBG_CFG ////

#define HWIO_LLCC_FERC_DBG_CFG_ADDR(x)                     (x+0x00000020)
#define HWIO_LLCC_FERC_DBG_CFG_PHYS(x)                     (x+0x00000020)
#define HWIO_LLCC_FERC_DBG_CFG_RMSK                        0x01d1c7f7
#define HWIO_LLCC_FERC_DBG_CFG_SHFT                                 0
#define HWIO_LLCC_FERC_DBG_CFG_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_FERC_DBG_CFG_ADDR(x), HWIO_LLCC_FERC_DBG_CFG_RMSK)
#define HWIO_LLCC_FERC_DBG_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_FERC_DBG_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FERC_DBG_CFG_OUT(x, val)                 \
	out_dword( HWIO_LLCC_FERC_DBG_CFG_ADDR(x), val)
#define HWIO_LLCC_FERC_DBG_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FERC_DBG_CFG_ADDR(x), mask, val, HWIO_LLCC_FERC_DBG_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FERC_DBG_CFG_RSP_D_BITS_SEL_BMSK         0x01c00000
#define HWIO_LLCC_FERC_DBG_CFG_RSP_D_BITS_SEL_SHFT               0x16

#define HWIO_LLCC_FERC_DBG_CFG_RSP_C_BITS_SEL_BMSK         0x00100000
#define HWIO_LLCC_FERC_DBG_CFG_RSP_C_BITS_SEL_SHFT               0x14

#define HWIO_LLCC_FERC_DBG_CFG_RSP_MUX_BITS_SEL_BMSK       0x0001c000
#define HWIO_LLCC_FERC_DBG_CFG_RSP_MUX_BITS_SEL_SHFT              0xe

#define HWIO_LLCC_FERC_DBG_CFG_TRID_BUF_SEL_BMSK           0x000007f0
#define HWIO_LLCC_FERC_DBG_CFG_TRID_BUF_SEL_SHFT                  0x4

#define HWIO_LLCC_FERC_DBG_CFG_DEBUG_BUS_SEL_BMSK          0x00000007
#define HWIO_LLCC_FERC_DBG_CFG_DEBUG_BUS_SEL_SHFT                 0x0

//// Register LLCC_FERC_DBG_EVENT_STATUS ////

#define HWIO_LLCC_FERC_DBG_EVENT_STATUS_ADDR(x)            (x+0x00000024)
#define HWIO_LLCC_FERC_DBG_EVENT_STATUS_PHYS(x)            (x+0x00000024)
#define HWIO_LLCC_FERC_DBG_EVENT_STATUS_RMSK               0x0000003b
#define HWIO_LLCC_FERC_DBG_EVENT_STATUS_SHFT                        0
#define HWIO_LLCC_FERC_DBG_EVENT_STATUS_IN(x)              \
	in_dword_masked ( HWIO_LLCC_FERC_DBG_EVENT_STATUS_ADDR(x), HWIO_LLCC_FERC_DBG_EVENT_STATUS_RMSK)
#define HWIO_LLCC_FERC_DBG_EVENT_STATUS_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_FERC_DBG_EVENT_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FERC_DBG_EVENT_STATUS_OUT(x, val)        \
	out_dword( HWIO_LLCC_FERC_DBG_EVENT_STATUS_ADDR(x), val)
#define HWIO_LLCC_FERC_DBG_EVENT_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FERC_DBG_EVENT_STATUS_ADDR(x), mask, val, HWIO_LLCC_FERC_DBG_EVENT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FERC_DBG_EVENT_STATUS_WR_RSP_TRUMPS_MISS_RSP_BMSK 0x00000020
#define HWIO_LLCC_FERC_DBG_EVENT_STATUS_WR_RSP_TRUMPS_MISS_RSP_SHFT        0x5

#define HWIO_LLCC_FERC_DBG_EVENT_STATUS_HIT_RSP_TRUMPS_MISS_RSP_BMSK 0x00000010
#define HWIO_LLCC_FERC_DBG_EVENT_STATUS_HIT_RSP_TRUMPS_MISS_RSP_SHFT        0x4

#define HWIO_LLCC_FERC_DBG_EVENT_STATUS_RSP_FOR_INVLD_TRID_ENTRY_BMSK 0x00000008
#define HWIO_LLCC_FERC_DBG_EVENT_STATUS_RSP_FOR_INVLD_TRID_ENTRY_SHFT        0x3

#define HWIO_LLCC_FERC_DBG_EVENT_STATUS_RSP_D_VLD_NO_RDY_BMSK 0x00000002
#define HWIO_LLCC_FERC_DBG_EVENT_STATUS_RSP_D_VLD_NO_RDY_SHFT        0x1

#define HWIO_LLCC_FERC_DBG_EVENT_STATUS_RSP_C_VLD_NO_RDY_BMSK 0x00000001
#define HWIO_LLCC_FERC_DBG_EVENT_STATUS_RSP_C_VLD_NO_RDY_SHFT        0x0

//// Register LLCC_FERC_DBG_EVENT_CLR ////

#define HWIO_LLCC_FERC_DBG_EVENT_CLR_ADDR(x)               (x+0x00000028)
#define HWIO_LLCC_FERC_DBG_EVENT_CLR_PHYS(x)               (x+0x00000028)
#define HWIO_LLCC_FERC_DBG_EVENT_CLR_RMSK                  0x0000003b
#define HWIO_LLCC_FERC_DBG_EVENT_CLR_SHFT                           0
#define HWIO_LLCC_FERC_DBG_EVENT_CLR_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_FERC_DBG_EVENT_CLR_ADDR(x), HWIO_LLCC_FERC_DBG_EVENT_CLR_RMSK)
#define HWIO_LLCC_FERC_DBG_EVENT_CLR_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_FERC_DBG_EVENT_CLR_ADDR(x), mask) 
#define HWIO_LLCC_FERC_DBG_EVENT_CLR_OUT(x, val)           \
	out_dword( HWIO_LLCC_FERC_DBG_EVENT_CLR_ADDR(x), val)
#define HWIO_LLCC_FERC_DBG_EVENT_CLR_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FERC_DBG_EVENT_CLR_ADDR(x), mask, val, HWIO_LLCC_FERC_DBG_EVENT_CLR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FERC_DBG_EVENT_CLR_WR_RSP_TRUMPS_MISS_RSP_BMSK 0x00000020
#define HWIO_LLCC_FERC_DBG_EVENT_CLR_WR_RSP_TRUMPS_MISS_RSP_SHFT        0x5

#define HWIO_LLCC_FERC_DBG_EVENT_CLR_HIT_RSP_TRUMPS_MISS_RSP_BMSK 0x00000010
#define HWIO_LLCC_FERC_DBG_EVENT_CLR_HIT_RSP_TRUMPS_MISS_RSP_SHFT        0x4

#define HWIO_LLCC_FERC_DBG_EVENT_CLR_RSP_FOR_INVLD_TRID_ENTRY_BMSK 0x00000008
#define HWIO_LLCC_FERC_DBG_EVENT_CLR_RSP_FOR_INVLD_TRID_ENTRY_SHFT        0x3

#define HWIO_LLCC_FERC_DBG_EVENT_CLR_RSP_D_VLD_NO_RDY_BMSK 0x00000002
#define HWIO_LLCC_FERC_DBG_EVENT_CLR_RSP_D_VLD_NO_RDY_SHFT        0x1

#define HWIO_LLCC_FERC_DBG_EVENT_CLR_RSP_C_VLD_NO_RDY_BMSK 0x00000001
#define HWIO_LLCC_FERC_DBG_EVENT_CLR_RSP_C_VLD_NO_RDY_SHFT        0x0

//// Register LLCC_FERC_DBG_EVENT_FWD ////

#define HWIO_LLCC_FERC_DBG_EVENT_FWD_ADDR(x)               (x+0x0000002c)
#define HWIO_LLCC_FERC_DBG_EVENT_FWD_PHYS(x)               (x+0x0000002c)
#define HWIO_LLCC_FERC_DBG_EVENT_FWD_RMSK                  0x0000003b
#define HWIO_LLCC_FERC_DBG_EVENT_FWD_SHFT                           0
#define HWIO_LLCC_FERC_DBG_EVENT_FWD_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_FERC_DBG_EVENT_FWD_ADDR(x), HWIO_LLCC_FERC_DBG_EVENT_FWD_RMSK)
#define HWIO_LLCC_FERC_DBG_EVENT_FWD_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_FERC_DBG_EVENT_FWD_ADDR(x), mask) 
#define HWIO_LLCC_FERC_DBG_EVENT_FWD_OUT(x, val)           \
	out_dword( HWIO_LLCC_FERC_DBG_EVENT_FWD_ADDR(x), val)
#define HWIO_LLCC_FERC_DBG_EVENT_FWD_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FERC_DBG_EVENT_FWD_ADDR(x), mask, val, HWIO_LLCC_FERC_DBG_EVENT_FWD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FERC_DBG_EVENT_FWD_WR_RSP_TRUMPS_MISS_RSP_BMSK 0x00000020
#define HWIO_LLCC_FERC_DBG_EVENT_FWD_WR_RSP_TRUMPS_MISS_RSP_SHFT        0x5

#define HWIO_LLCC_FERC_DBG_EVENT_FWD_HIT_RSP_TRUMPS_MISS_RSP_BMSK 0x00000010
#define HWIO_LLCC_FERC_DBG_EVENT_FWD_HIT_RSP_TRUMPS_MISS_RSP_SHFT        0x4

#define HWIO_LLCC_FERC_DBG_EVENT_FWD_RSP_FOR_INVLD_TRID_ENTRY_BMSK 0x00000008
#define HWIO_LLCC_FERC_DBG_EVENT_FWD_RSP_FOR_INVLD_TRID_ENTRY_SHFT        0x3

#define HWIO_LLCC_FERC_DBG_EVENT_FWD_RSP_D_VLD_NO_RDY_BMSK 0x00000002
#define HWIO_LLCC_FERC_DBG_EVENT_FWD_RSP_D_VLD_NO_RDY_SHFT        0x1

#define HWIO_LLCC_FERC_DBG_EVENT_FWD_RSP_C_VLD_NO_RDY_BMSK 0x00000001
#define HWIO_LLCC_FERC_DBG_EVENT_FWD_RSP_C_VLD_NO_RDY_SHFT        0x0

//// Register LLCC_FERC_PROF_FILTER_0_CFG0 ////

#define HWIO_LLCC_FERC_PROF_FILTER_0_CFG0_ADDR(x)          (x+0x00001000)
#define HWIO_LLCC_FERC_PROF_FILTER_0_CFG0_PHYS(x)          (x+0x00001000)
#define HWIO_LLCC_FERC_PROF_FILTER_0_CFG0_RMSK             0x0000000f
#define HWIO_LLCC_FERC_PROF_FILTER_0_CFG0_SHFT                      0
#define HWIO_LLCC_FERC_PROF_FILTER_0_CFG0_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FERC_PROF_FILTER_0_CFG0_ADDR(x), HWIO_LLCC_FERC_PROF_FILTER_0_CFG0_RMSK)
#define HWIO_LLCC_FERC_PROF_FILTER_0_CFG0_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FERC_PROF_FILTER_0_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_FERC_PROF_FILTER_0_CFG0_OUT(x, val)      \
	out_dword( HWIO_LLCC_FERC_PROF_FILTER_0_CFG0_ADDR(x), val)
#define HWIO_LLCC_FERC_PROF_FILTER_0_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FERC_PROF_FILTER_0_CFG0_ADDR(x), mask, val, HWIO_LLCC_FERC_PROF_FILTER_0_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FERC_PROF_FILTER_0_CFG0_PROFTAG_MASK_BMSK 0x0000000c
#define HWIO_LLCC_FERC_PROF_FILTER_0_CFG0_PROFTAG_MASK_SHFT        0x2

#define HWIO_LLCC_FERC_PROF_FILTER_0_CFG0_PROFTAG_MATCH_BMSK 0x00000003
#define HWIO_LLCC_FERC_PROF_FILTER_0_CFG0_PROFTAG_MATCH_SHFT        0x0

//// Register LLCC_FERC_PROF_FILTER_1_CFG0 ////

#define HWIO_LLCC_FERC_PROF_FILTER_1_CFG0_ADDR(x)          (x+0x00001010)
#define HWIO_LLCC_FERC_PROF_FILTER_1_CFG0_PHYS(x)          (x+0x00001010)
#define HWIO_LLCC_FERC_PROF_FILTER_1_CFG0_RMSK             0x0000000f
#define HWIO_LLCC_FERC_PROF_FILTER_1_CFG0_SHFT                      0
#define HWIO_LLCC_FERC_PROF_FILTER_1_CFG0_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FERC_PROF_FILTER_1_CFG0_ADDR(x), HWIO_LLCC_FERC_PROF_FILTER_1_CFG0_RMSK)
#define HWIO_LLCC_FERC_PROF_FILTER_1_CFG0_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FERC_PROF_FILTER_1_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_FERC_PROF_FILTER_1_CFG0_OUT(x, val)      \
	out_dword( HWIO_LLCC_FERC_PROF_FILTER_1_CFG0_ADDR(x), val)
#define HWIO_LLCC_FERC_PROF_FILTER_1_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FERC_PROF_FILTER_1_CFG0_ADDR(x), mask, val, HWIO_LLCC_FERC_PROF_FILTER_1_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FERC_PROF_FILTER_1_CFG0_PROFTAG_MASK_BMSK 0x0000000c
#define HWIO_LLCC_FERC_PROF_FILTER_1_CFG0_PROFTAG_MASK_SHFT        0x2

#define HWIO_LLCC_FERC_PROF_FILTER_1_CFG0_PROFTAG_MATCH_BMSK 0x00000003
#define HWIO_LLCC_FERC_PROF_FILTER_1_CFG0_PROFTAG_MATCH_SHFT        0x0

//// Register LLCC_FERC_PROF_EVENT_n_CFG ////

#define HWIO_LLCC_FERC_PROF_EVENT_n_CFG_ADDR(base, n)      (base+0x1020+0x4*n)
#define HWIO_LLCC_FERC_PROF_EVENT_n_CFG_PHYS(base, n)      (base+0x1020+0x4*n)
#define HWIO_LLCC_FERC_PROF_EVENT_n_CFG_RMSK               0x8001003f
#define HWIO_LLCC_FERC_PROF_EVENT_n_CFG_SHFT                        0
#define HWIO_LLCC_FERC_PROF_EVENT_n_CFG_MAXn                       15
#define HWIO_LLCC_FERC_PROF_EVENT_n_CFG_INI(base, n)       \
	in_dword_masked ( HWIO_LLCC_FERC_PROF_EVENT_n_CFG_ADDR(base, n), HWIO_LLCC_FERC_PROF_EVENT_n_CFG_RMSK)
#define HWIO_LLCC_FERC_PROF_EVENT_n_CFG_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_FERC_PROF_EVENT_n_CFG_ADDR(base, n), mask) 
#define HWIO_LLCC_FERC_PROF_EVENT_n_CFG_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_FERC_PROF_EVENT_n_CFG_ADDR(base, n), val)
#define HWIO_LLCC_FERC_PROF_EVENT_n_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FERC_PROF_EVENT_n_CFG_ADDR(base, n), mask, val, HWIO_LLCC_FERC_PROF_EVENT_n_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FERC_PROF_EVENT_n_CFG_FILTER_EN_BMSK     0x80000000
#define HWIO_LLCC_FERC_PROF_EVENT_n_CFG_FILTER_EN_SHFT           0x1f

#define HWIO_LLCC_FERC_PROF_EVENT_n_CFG_FILTER_SEL_BMSK    0x00010000
#define HWIO_LLCC_FERC_PROF_EVENT_n_CFG_FILTER_SEL_SHFT          0x10

#define HWIO_LLCC_FERC_PROF_EVENT_n_CFG_EVENT_SEL_BMSK     0x0000003f
#define HWIO_LLCC_FERC_PROF_EVENT_n_CFG_EVENT_SEL_SHFT            0x0

//// Register LLCC_FERC_PROF_CFG ////

#define HWIO_LLCC_FERC_PROF_CFG_ADDR(x)                    (x+0x00001060)
#define HWIO_LLCC_FERC_PROF_CFG_PHYS(x)                    (x+0x00001060)
#define HWIO_LLCC_FERC_PROF_CFG_RMSK                       0x0fffff01
#define HWIO_LLCC_FERC_PROF_CFG_SHFT                                0
#define HWIO_LLCC_FERC_PROF_CFG_IN(x)                      \
	in_dword_masked ( HWIO_LLCC_FERC_PROF_CFG_ADDR(x), HWIO_LLCC_FERC_PROF_CFG_RMSK)
#define HWIO_LLCC_FERC_PROF_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_LLCC_FERC_PROF_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FERC_PROF_CFG_OUT(x, val)                \
	out_dword( HWIO_LLCC_FERC_PROF_CFG_ADDR(x), val)
#define HWIO_LLCC_FERC_PROF_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FERC_PROF_CFG_ADDR(x), mask, val, HWIO_LLCC_FERC_PROF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FERC_PROF_CFG_BYTE_SCALING_BMSK          0x0fff0000
#define HWIO_LLCC_FERC_PROF_CFG_BYTE_SCALING_SHFT                0x10

#define HWIO_LLCC_FERC_PROF_CFG_BEAT_SCALING_BMSK          0x0000ff00
#define HWIO_LLCC_FERC_PROF_CFG_BEAT_SCALING_SHFT                 0x8

#define HWIO_LLCC_FERC_PROF_CFG_PROF_EN_BMSK               0x00000001
#define HWIO_LLCC_FERC_PROF_CFG_PROF_EN_SHFT                      0x0

//// Register LLCC_FERC_PROF_STATUS ////

#define HWIO_LLCC_FERC_PROF_STATUS_ADDR(x)                 (x+0x00001064)
#define HWIO_LLCC_FERC_PROF_STATUS_PHYS(x)                 (x+0x00001064)
#define HWIO_LLCC_FERC_PROF_STATUS_RMSK                    0x00000007
#define HWIO_LLCC_FERC_PROF_STATUS_SHFT                             0
#define HWIO_LLCC_FERC_PROF_STATUS_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_FERC_PROF_STATUS_ADDR(x), HWIO_LLCC_FERC_PROF_STATUS_RMSK)
#define HWIO_LLCC_FERC_PROF_STATUS_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_FERC_PROF_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FERC_PROF_STATUS_OUT(x, val)             \
	out_dword( HWIO_LLCC_FERC_PROF_STATUS_ADDR(x), val)
#define HWIO_LLCC_FERC_PROF_STATUS_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FERC_PROF_STATUS_ADDR(x), mask, val, HWIO_LLCC_FERC_PROF_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FERC_PROF_STATUS_FERC_RD_BEAT_CNTR_OVERFLOW_BMSK 0x00000004
#define HWIO_LLCC_FERC_PROF_STATUS_FERC_RD_BEAT_CNTR_OVERFLOW_SHFT        0x2

#define HWIO_LLCC_FERC_PROF_STATUS_DRP2FERC_RD_BEAT_CNTR_OVERFLOW_BMSK 0x00000002
#define HWIO_LLCC_FERC_PROF_STATUS_DRP2FERC_RD_BEAT_CNTR_OVERFLOW_SHFT        0x1

#define HWIO_LLCC_FERC_PROF_STATUS_BERC2FERC_RD_BEAT_CNTR_OVERFLOW_BMSK 0x00000001
#define HWIO_LLCC_FERC_PROF_STATUS_BERC2FERC_RD_BEAT_CNTR_OVERFLOW_SHFT        0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block LLCC_FEWC
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register LLCC_FEWC_CFG0 ////

#define HWIO_LLCC_FEWC_CFG0_ADDR(x)                        (x+0x00000000)
#define HWIO_LLCC_FEWC_CFG0_PHYS(x)                        (x+0x00000000)
#define HWIO_LLCC_FEWC_CFG0_RMSK                           0x00000001
#define HWIO_LLCC_FEWC_CFG0_SHFT                                    0
#define HWIO_LLCC_FEWC_CFG0_IN(x)                          \
	in_dword_masked ( HWIO_LLCC_FEWC_CFG0_ADDR(x), HWIO_LLCC_FEWC_CFG0_RMSK)
#define HWIO_LLCC_FEWC_CFG0_INM(x, mask)                   \
	in_dword_masked ( HWIO_LLCC_FEWC_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_CFG0_OUT(x, val)                    \
	out_dword( HWIO_LLCC_FEWC_CFG0_ADDR(x), val)
#define HWIO_LLCC_FEWC_CFG0_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_CFG0_ADDR(x), mask, val, HWIO_LLCC_FEWC_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_CFG0_TCM_WR_ERR_DISABLE_BMSK        0x00000001
#define HWIO_LLCC_FEWC_CFG0_TCM_WR_ERR_DISABLE_SHFT               0x0

//// Register LLCC_FEWC_ARBITER_CFG ////

#define HWIO_LLCC_FEWC_ARBITER_CFG_ADDR(x)                 (x+0x00000004)
#define HWIO_LLCC_FEWC_ARBITER_CFG_PHYS(x)                 (x+0x00000004)
#define HWIO_LLCC_FEWC_ARBITER_CFG_RMSK                    0x00001111
#define HWIO_LLCC_FEWC_ARBITER_CFG_SHFT                             0
#define HWIO_LLCC_FEWC_ARBITER_CFG_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_FEWC_ARBITER_CFG_ADDR(x), HWIO_LLCC_FEWC_ARBITER_CFG_RMSK)
#define HWIO_LLCC_FEWC_ARBITER_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_FEWC_ARBITER_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_ARBITER_CFG_OUT(x, val)             \
	out_dword( HWIO_LLCC_FEWC_ARBITER_CFG_ADDR(x), val)
#define HWIO_LLCC_FEWC_ARBITER_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_ARBITER_CFG_ADDR(x), mask, val, HWIO_LLCC_FEWC_ARBITER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_ARBITER_CFG_FEWC2TRP_DRP_WR_ARBITER_PRR_EN_BMSK 0x00001000
#define HWIO_LLCC_FEWC_ARBITER_CFG_FEWC2TRP_DRP_WR_ARBITER_PRR_EN_SHFT        0xc

#define HWIO_LLCC_FEWC_ARBITER_CFG_FEWC2TRP_RD_ARBITER_PRR_EN_BMSK 0x00000100
#define HWIO_LLCC_FEWC_ARBITER_CFG_FEWC2TRP_RD_ARBITER_PRR_EN_SHFT        0x8

#define HWIO_LLCC_FEWC_ARBITER_CFG_FEWC2BEAC_RD_ARBITER_PRR_EN_BMSK 0x00000010
#define HWIO_LLCC_FEWC_ARBITER_CFG_FEWC2BEAC_RD_ARBITER_PRR_EN_SHFT        0x4

#define HWIO_LLCC_FEWC_ARBITER_CFG_FEWC2BEAC_WR_ARBITER_PRR_EN_BMSK 0x00000001
#define HWIO_LLCC_FEWC_ARBITER_CFG_FEWC2BEAC_WR_ARBITER_PRR_EN_SHFT        0x0

//// Register LLCC_FEWC_TCM_ERROR_CFG ////

#define HWIO_LLCC_FEWC_TCM_ERROR_CFG_ADDR(x)               (x+0x00000008)
#define HWIO_LLCC_FEWC_TCM_ERROR_CFG_PHYS(x)               (x+0x00000008)
#define HWIO_LLCC_FEWC_TCM_ERROR_CFG_RMSK                  0x00000001
#define HWIO_LLCC_FEWC_TCM_ERROR_CFG_SHFT                           0
#define HWIO_LLCC_FEWC_TCM_ERROR_CFG_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_FEWC_TCM_ERROR_CFG_ADDR(x), HWIO_LLCC_FEWC_TCM_ERROR_CFG_RMSK)
#define HWIO_LLCC_FEWC_TCM_ERROR_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_FEWC_TCM_ERROR_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_TCM_ERROR_CFG_OUT(x, val)           \
	out_dword( HWIO_LLCC_FEWC_TCM_ERROR_CFG_ADDR(x), val)
#define HWIO_LLCC_FEWC_TCM_ERROR_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_TCM_ERROR_CFG_ADDR(x), mask, val, HWIO_LLCC_FEWC_TCM_ERROR_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_TCM_ERROR_CFG_TCM_ERROR_COUNT_CLEAR_BMSK 0x00000001
#define HWIO_LLCC_FEWC_TCM_ERROR_CFG_TCM_ERROR_COUNT_CLEAR_SHFT        0x0

//// Register LLCC_FEWC_CLK_EN_CFG ////

#define HWIO_LLCC_FEWC_CLK_EN_CFG_ADDR(x)                  (x+0x0000000c)
#define HWIO_LLCC_FEWC_CLK_EN_CFG_PHYS(x)                  (x+0x0000000c)
#define HWIO_LLCC_FEWC_CLK_EN_CFG_RMSK                     0x00011311
#define HWIO_LLCC_FEWC_CLK_EN_CFG_SHFT                              0
#define HWIO_LLCC_FEWC_CLK_EN_CFG_IN(x)                    \
	in_dword_masked ( HWIO_LLCC_FEWC_CLK_EN_CFG_ADDR(x), HWIO_LLCC_FEWC_CLK_EN_CFG_RMSK)
#define HWIO_LLCC_FEWC_CLK_EN_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_LLCC_FEWC_CLK_EN_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_CLK_EN_CFG_OUT(x, val)              \
	out_dword( HWIO_LLCC_FEWC_CLK_EN_CFG_ADDR(x), val)
#define HWIO_LLCC_FEWC_CLK_EN_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_CLK_EN_CFG_ADDR(x), mask, val, HWIO_LLCC_FEWC_CLK_EN_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_CLK_EN_CFG_INTERRUPT_ON_TCM_ERROR_CLK_EN_BMSK 0x00010000
#define HWIO_LLCC_FEWC_CLK_EN_CFG_INTERRUPT_ON_TCM_ERROR_CLK_EN_SHFT       0x10

#define HWIO_LLCC_FEWC_CLK_EN_CFG_ARBITER_CLK_EN_BMSK      0x00001000
#define HWIO_LLCC_FEWC_CLK_EN_CFG_ARBITER_CLK_EN_SHFT             0xc

#define HWIO_LLCC_FEWC_CLK_EN_CFG_PROF_CLK_EN_BMSK         0x00000200
#define HWIO_LLCC_FEWC_CLK_EN_CFG_PROF_CLK_EN_SHFT                0x9

#define HWIO_LLCC_FEWC_CLK_EN_CFG_FIFO_CLK_EN_BMSK         0x00000100
#define HWIO_LLCC_FEWC_CLK_EN_CFG_FIFO_CLK_EN_SHFT                0x8

#define HWIO_LLCC_FEWC_CLK_EN_CFG_WR_BUFFER_CLK_EN_BMSK    0x00000010
#define HWIO_LLCC_FEWC_CLK_EN_CFG_WR_BUFFER_CLK_EN_SHFT           0x4

#define HWIO_LLCC_FEWC_CLK_EN_CFG_FE_ACCESS_CLK_EN_BMSK    0x00000001
#define HWIO_LLCC_FEWC_CLK_EN_CFG_FE_ACCESS_CLK_EN_SHFT           0x0

//// Register LLCC_FEWC_ECC_ERROR_CFG ////

#define HWIO_LLCC_FEWC_ECC_ERROR_CFG_ADDR(x)               (x+0x00000010)
#define HWIO_LLCC_FEWC_ECC_ERROR_CFG_PHYS(x)               (x+0x00000010)
#define HWIO_LLCC_FEWC_ECC_ERROR_CFG_RMSK                  0x00000001
#define HWIO_LLCC_FEWC_ECC_ERROR_CFG_SHFT                           0
#define HWIO_LLCC_FEWC_ECC_ERROR_CFG_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_FEWC_ECC_ERROR_CFG_ADDR(x), HWIO_LLCC_FEWC_ECC_ERROR_CFG_RMSK)
#define HWIO_LLCC_FEWC_ECC_ERROR_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_FEWC_ECC_ERROR_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_ECC_ERROR_CFG_OUT(x, val)           \
	out_dword( HWIO_LLCC_FEWC_ECC_ERROR_CFG_ADDR(x), val)
#define HWIO_LLCC_FEWC_ECC_ERROR_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_ECC_ERROR_CFG_ADDR(x), mask, val, HWIO_LLCC_FEWC_ECC_ERROR_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_ECC_ERROR_CFG_ECC_UE_MODE_BMSK      0x00000001
#define HWIO_LLCC_FEWC_ECC_ERROR_CFG_ECC_UE_MODE_SHFT             0x0

//// Register LLCC_FEWC_STATUS1 ////

#define HWIO_LLCC_FEWC_STATUS1_ADDR(x)                     (x+0x0000001c)
#define HWIO_LLCC_FEWC_STATUS1_PHYS(x)                     (x+0x0000001c)
#define HWIO_LLCC_FEWC_STATUS1_RMSK                        0xffff0001
#define HWIO_LLCC_FEWC_STATUS1_SHFT                                 0
#define HWIO_LLCC_FEWC_STATUS1_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_FEWC_STATUS1_ADDR(x), HWIO_LLCC_FEWC_STATUS1_RMSK)
#define HWIO_LLCC_FEWC_STATUS1_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_FEWC_STATUS1_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_STATUS1_OUT(x, val)                 \
	out_dword( HWIO_LLCC_FEWC_STATUS1_ADDR(x), val)
#define HWIO_LLCC_FEWC_STATUS1_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_STATUS1_ADDR(x), mask, val, HWIO_LLCC_FEWC_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_STATUS1_TCM_ERROR_COUNT_BMSK        0xffff0000
#define HWIO_LLCC_FEWC_STATUS1_TCM_ERROR_COUNT_SHFT              0x10

#define HWIO_LLCC_FEWC_STATUS1_TCM_ERROR_BMSK              0x00000001
#define HWIO_LLCC_FEWC_STATUS1_TCM_ERROR_SHFT                     0x0

//// Register LLCC_FEWC_STATUS2 ////

#define HWIO_LLCC_FEWC_STATUS2_ADDR(x)                     (x+0x00000020)
#define HWIO_LLCC_FEWC_STATUS2_PHYS(x)                     (x+0x00000020)
#define HWIO_LLCC_FEWC_STATUS2_RMSK                        0xffffffff
#define HWIO_LLCC_FEWC_STATUS2_SHFT                                 0
#define HWIO_LLCC_FEWC_STATUS2_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_FEWC_STATUS2_ADDR(x), HWIO_LLCC_FEWC_STATUS2_RMSK)
#define HWIO_LLCC_FEWC_STATUS2_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_FEWC_STATUS2_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_STATUS2_OUT(x, val)                 \
	out_dword( HWIO_LLCC_FEWC_STATUS2_ADDR(x), val)
#define HWIO_LLCC_FEWC_STATUS2_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_STATUS2_ADDR(x), mask, val, HWIO_LLCC_FEWC_STATUS2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_STATUS2_ERR_ADDR_BMSK               0xffffffff
#define HWIO_LLCC_FEWC_STATUS2_ERR_ADDR_SHFT                      0x0

//// Register LLCC_FEWC_STATUS3 ////

#define HWIO_LLCC_FEWC_STATUS3_ADDR(x)                     (x+0x00000024)
#define HWIO_LLCC_FEWC_STATUS3_PHYS(x)                     (x+0x00000024)
#define HWIO_LLCC_FEWC_STATUS3_RMSK                        0x000fffff
#define HWIO_LLCC_FEWC_STATUS3_SHFT                                 0
#define HWIO_LLCC_FEWC_STATUS3_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_FEWC_STATUS3_ADDR(x), HWIO_LLCC_FEWC_STATUS3_RMSK)
#define HWIO_LLCC_FEWC_STATUS3_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_FEWC_STATUS3_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_STATUS3_OUT(x, val)                 \
	out_dword( HWIO_LLCC_FEWC_STATUS3_ADDR(x), val)
#define HWIO_LLCC_FEWC_STATUS3_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_STATUS3_ADDR(x), mask, val, HWIO_LLCC_FEWC_STATUS3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_STATUS3_ERR_ACMDID_BMSK             0x000ff000
#define HWIO_LLCC_FEWC_STATUS3_ERR_ACMDID_SHFT                    0xc

#define HWIO_LLCC_FEWC_STATUS3_ERR_SCID_BMSK               0x00000ff0
#define HWIO_LLCC_FEWC_STATUS3_ERR_SCID_SHFT                      0x4

#define HWIO_LLCC_FEWC_STATUS3_ERR_RRID_BMSK               0x0000000f
#define HWIO_LLCC_FEWC_STATUS3_ERR_RRID_SHFT                      0x0

//// Register LLCC_FEWC_STATUS4 ////

#define HWIO_LLCC_FEWC_STATUS4_ADDR(x)                     (x+0x00000028)
#define HWIO_LLCC_FEWC_STATUS4_PHYS(x)                     (x+0x00000028)
#define HWIO_LLCC_FEWC_STATUS4_RMSK                        0xffffffff
#define HWIO_LLCC_FEWC_STATUS4_SHFT                                 0
#define HWIO_LLCC_FEWC_STATUS4_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_FEWC_STATUS4_ADDR(x), HWIO_LLCC_FEWC_STATUS4_RMSK)
#define HWIO_LLCC_FEWC_STATUS4_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_FEWC_STATUS4_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_STATUS4_OUT(x, val)                 \
	out_dword( HWIO_LLCC_FEWC_STATUS4_ADDR(x), val)
#define HWIO_LLCC_FEWC_STATUS4_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_STATUS4_ADDR(x), mask, val, HWIO_LLCC_FEWC_STATUS4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_STATUS4_ERR_TID_BMSK                0xffffffff
#define HWIO_LLCC_FEWC_STATUS4_ERR_TID_SHFT                       0x0

//// Register LLCC_FEWC_STATUS5 ////

#define HWIO_LLCC_FEWC_STATUS5_ADDR(x)                     (x+0x0000002c)
#define HWIO_LLCC_FEWC_STATUS5_PHYS(x)                     (x+0x0000002c)
#define HWIO_LLCC_FEWC_STATUS5_RMSK                        0xfff33fff
#define HWIO_LLCC_FEWC_STATUS5_SHFT                                 0
#define HWIO_LLCC_FEWC_STATUS5_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_FEWC_STATUS5_ADDR(x), HWIO_LLCC_FEWC_STATUS5_RMSK)
#define HWIO_LLCC_FEWC_STATUS5_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_FEWC_STATUS5_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_STATUS5_OUT(x, val)                 \
	out_dword( HWIO_LLCC_FEWC_STATUS5_ADDR(x), val)
#define HWIO_LLCC_FEWC_STATUS5_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_STATUS5_ADDR(x), mask, val, HWIO_LLCC_FEWC_STATUS5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_STATUS5_ERR_AREQPRIORITY_BMSK       0xff000000
#define HWIO_LLCC_FEWC_STATUS5_ERR_AREQPRIORITY_SHFT             0x18

#define HWIO_LLCC_FEWC_STATUS5_ERR_ALEN_BMSK               0x00f00000
#define HWIO_LLCC_FEWC_STATUS5_ERR_ALEN_SHFT                     0x14

#define HWIO_LLCC_FEWC_STATUS5_ERR_AEWD_BMSK               0x00020000
#define HWIO_LLCC_FEWC_STATUS5_ERR_AEWD_SHFT                     0x11

#define HWIO_LLCC_FEWC_STATUS5_ERR_WB_OCCUPD_BMSK          0x00010000
#define HWIO_LLCC_FEWC_STATUS5_ERR_WB_OCCUPD_SHFT                0x10

#define HWIO_LLCC_FEWC_STATUS5_ERR_APROFILINGTAG_BMSK      0x00002000
#define HWIO_LLCC_FEWC_STATUS5_ERR_APROFILINGTAG_SHFT             0xd

#define HWIO_LLCC_FEWC_STATUS5_ERR_AGFO_BMSK               0x00001000
#define HWIO_LLCC_FEWC_STATUS5_ERR_AGFO_SHFT                      0xc

#define HWIO_LLCC_FEWC_STATUS5_ERR_ATCM_BMSK               0x00000800
#define HWIO_LLCC_FEWC_STATUS5_ERR_ATCM_SHFT                      0xb

#define HWIO_LLCC_FEWC_STATUS5_ERR_ATRANSIENT_BMSK         0x00000400
#define HWIO_LLCC_FEWC_STATUS5_ERR_ATRANSIENT_SHFT                0xa

#define HWIO_LLCC_FEWC_STATUS5_ERR_AALLOCATE_G1_GFNR_BMSK  0x00000200
#define HWIO_LLCC_FEWC_STATUS5_ERR_AALLOCATE_G1_GFNR_SHFT         0x9

#define HWIO_LLCC_FEWC_STATUS5_ERR_AALLOCATE_G0_GFNR_BMSK  0x00000100
#define HWIO_LLCC_FEWC_STATUS5_ERR_AALLOCATE_G0_GFNR_SHFT         0x8

#define HWIO_LLCC_FEWC_STATUS5_ERR_AALLOCATE_LFNR_BMSK     0x00000080
#define HWIO_LLCC_FEWC_STATUS5_ERR_AALLOCATE_LFNR_SHFT            0x7

#define HWIO_LLCC_FEWC_STATUS5_ERR_AWRITE_THROUGH_BMSK     0x00000040
#define HWIO_LLCC_FEWC_STATUS5_ERR_AWRITE_THROUGH_SHFT            0x6

#define HWIO_LLCC_FEWC_STATUS5_ERR_AG1_PARTIAL_ECC_WORD_ACCESS_BMSK 0x00000020
#define HWIO_LLCC_FEWC_STATUS5_ERR_AG1_PARTIAL_ECC_WORD_ACCESS_SHFT        0x5

#define HWIO_LLCC_FEWC_STATUS5_ERR_AG0_PARTIAL_ECC_WORD_ACCESS_BMSK 0x00000010
#define HWIO_LLCC_FEWC_STATUS5_ERR_AG0_PARTIAL_ECC_WORD_ACCESS_SHFT        0x4

#define HWIO_LLCC_FEWC_STATUS5_ERR_APARTIAL_ECC_WORD_ACCESS_BMSK 0x00000008
#define HWIO_LLCC_FEWC_STATUS5_ERR_APARTIAL_ECC_WORD_ACCESS_SHFT        0x3

#define HWIO_LLCC_FEWC_STATUS5_ERR_ALLOCATE_ON_MISS_BMSK   0x00000004
#define HWIO_LLCC_FEWC_STATUS5_ERR_ALLOCATE_ON_MISS_SHFT          0x2

#define HWIO_LLCC_FEWC_STATUS5_ERR_AFULL_BMSK              0x00000002
#define HWIO_LLCC_FEWC_STATUS5_ERR_AFULL_SHFT                     0x1

#define HWIO_LLCC_FEWC_STATUS5_ERR_ANONCACHEABLE_BMSK      0x00000001
#define HWIO_LLCC_FEWC_STATUS5_ERR_ANONCACHEABLE_SHFT             0x0

//// Register LLCC_FEWC_INTERRUPT_STATUS ////

#define HWIO_LLCC_FEWC_INTERRUPT_STATUS_ADDR(x)            (x+0x00000050)
#define HWIO_LLCC_FEWC_INTERRUPT_STATUS_PHYS(x)            (x+0x00000050)
#define HWIO_LLCC_FEWC_INTERRUPT_STATUS_RMSK               0x00000001
#define HWIO_LLCC_FEWC_INTERRUPT_STATUS_SHFT                        0
#define HWIO_LLCC_FEWC_INTERRUPT_STATUS_IN(x)              \
	in_dword_masked ( HWIO_LLCC_FEWC_INTERRUPT_STATUS_ADDR(x), HWIO_LLCC_FEWC_INTERRUPT_STATUS_RMSK)
#define HWIO_LLCC_FEWC_INTERRUPT_STATUS_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_FEWC_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_INTERRUPT_STATUS_OUT(x, val)        \
	out_dword( HWIO_LLCC_FEWC_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_LLCC_FEWC_INTERRUPT_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_LLCC_FEWC_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_INTERRUPT_STATUS_TCM_ERROR_BMSK     0x00000001
#define HWIO_LLCC_FEWC_INTERRUPT_STATUS_TCM_ERROR_SHFT            0x0

//// Register LLCC_FEWC_INTERRUPT_CLEAR ////

#define HWIO_LLCC_FEWC_INTERRUPT_CLEAR_ADDR(x)             (x+0x00000058)
#define HWIO_LLCC_FEWC_INTERRUPT_CLEAR_PHYS(x)             (x+0x00000058)
#define HWIO_LLCC_FEWC_INTERRUPT_CLEAR_RMSK                0x00000001
#define HWIO_LLCC_FEWC_INTERRUPT_CLEAR_SHFT                         0
#define HWIO_LLCC_FEWC_INTERRUPT_CLEAR_IN(x)               \
	in_dword_masked ( HWIO_LLCC_FEWC_INTERRUPT_CLEAR_ADDR(x), HWIO_LLCC_FEWC_INTERRUPT_CLEAR_RMSK)
#define HWIO_LLCC_FEWC_INTERRUPT_CLEAR_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_FEWC_INTERRUPT_CLEAR_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_INTERRUPT_CLEAR_OUT(x, val)         \
	out_dword( HWIO_LLCC_FEWC_INTERRUPT_CLEAR_ADDR(x), val)
#define HWIO_LLCC_FEWC_INTERRUPT_CLEAR_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_INTERRUPT_CLEAR_ADDR(x), mask, val, HWIO_LLCC_FEWC_INTERRUPT_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_INTERRUPT_CLEAR_TCM_ERROR_BMSK      0x00000001
#define HWIO_LLCC_FEWC_INTERRUPT_CLEAR_TCM_ERROR_SHFT             0x0

//// Register LLCC_FEWC_INTERRUPT_ENABLE ////

#define HWIO_LLCC_FEWC_INTERRUPT_ENABLE_ADDR(x)            (x+0x0000005c)
#define HWIO_LLCC_FEWC_INTERRUPT_ENABLE_PHYS(x)            (x+0x0000005c)
#define HWIO_LLCC_FEWC_INTERRUPT_ENABLE_RMSK               0x00000001
#define HWIO_LLCC_FEWC_INTERRUPT_ENABLE_SHFT                        0
#define HWIO_LLCC_FEWC_INTERRUPT_ENABLE_IN(x)              \
	in_dword_masked ( HWIO_LLCC_FEWC_INTERRUPT_ENABLE_ADDR(x), HWIO_LLCC_FEWC_INTERRUPT_ENABLE_RMSK)
#define HWIO_LLCC_FEWC_INTERRUPT_ENABLE_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_FEWC_INTERRUPT_ENABLE_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_INTERRUPT_ENABLE_OUT(x, val)        \
	out_dword( HWIO_LLCC_FEWC_INTERRUPT_ENABLE_ADDR(x), val)
#define HWIO_LLCC_FEWC_INTERRUPT_ENABLE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_INTERRUPT_ENABLE_ADDR(x), mask, val, HWIO_LLCC_FEWC_INTERRUPT_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_INTERRUPT_ENABLE_TCM_ERROR_BMSK     0x00000001
#define HWIO_LLCC_FEWC_INTERRUPT_ENABLE_TCM_ERROR_SHFT            0x0

//// Register LLCC_FEWC_LINEFILL_PRIORITY_CFG ////

#define HWIO_LLCC_FEWC_LINEFILL_PRIORITY_CFG_ADDR(x)       (x+0x00000060)
#define HWIO_LLCC_FEWC_LINEFILL_PRIORITY_CFG_PHYS(x)       (x+0x00000060)
#define HWIO_LLCC_FEWC_LINEFILL_PRIORITY_CFG_RMSK          0x000007f1
#define HWIO_LLCC_FEWC_LINEFILL_PRIORITY_CFG_SHFT                   0
#define HWIO_LLCC_FEWC_LINEFILL_PRIORITY_CFG_IN(x)         \
	in_dword_masked ( HWIO_LLCC_FEWC_LINEFILL_PRIORITY_CFG_ADDR(x), HWIO_LLCC_FEWC_LINEFILL_PRIORITY_CFG_RMSK)
#define HWIO_LLCC_FEWC_LINEFILL_PRIORITY_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_LLCC_FEWC_LINEFILL_PRIORITY_CFG_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_LINEFILL_PRIORITY_CFG_OUT(x, val)   \
	out_dword( HWIO_LLCC_FEWC_LINEFILL_PRIORITY_CFG_ADDR(x), val)
#define HWIO_LLCC_FEWC_LINEFILL_PRIORITY_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_LINEFILL_PRIORITY_CFG_ADDR(x), mask, val, HWIO_LLCC_FEWC_LINEFILL_PRIORITY_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_LINEFILL_PRIORITY_CFG_LINE_FILL_AREQPRIORITY_BMSK 0x000007f0
#define HWIO_LLCC_FEWC_LINEFILL_PRIORITY_CFG_LINE_FILL_AREQPRIORITY_SHFT        0x4

#define HWIO_LLCC_FEWC_LINEFILL_PRIORITY_CFG_LINE_FILL_AREQPRIORITY_OVERRIDE_BMSK 0x00000001
#define HWIO_LLCC_FEWC_LINEFILL_PRIORITY_CFG_LINE_FILL_AREQPRIORITY_OVERRIDE_SHFT        0x0

//// Register LLCC_FEWC_FIFO_STATUS ////

#define HWIO_LLCC_FEWC_FIFO_STATUS_ADDR(x)                 (x+0x00000100)
#define HWIO_LLCC_FEWC_FIFO_STATUS_PHYS(x)                 (x+0x00000100)
#define HWIO_LLCC_FEWC_FIFO_STATUS_RMSK                    0x00000333
#define HWIO_LLCC_FEWC_FIFO_STATUS_SHFT                             0
#define HWIO_LLCC_FEWC_FIFO_STATUS_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_FEWC_FIFO_STATUS_ADDR(x), HWIO_LLCC_FEWC_FIFO_STATUS_RMSK)
#define HWIO_LLCC_FEWC_FIFO_STATUS_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_FEWC_FIFO_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_FIFO_STATUS_OUT(x, val)             \
	out_dword( HWIO_LLCC_FEWC_FIFO_STATUS_ADDR(x), val)
#define HWIO_LLCC_FEWC_FIFO_STATUS_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_FIFO_STATUS_ADDR(x), mask, val, HWIO_LLCC_FEWC_FIFO_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_FIFO_STATUS_PCH_FIFO_FULL_BMSK      0x00000200
#define HWIO_LLCC_FEWC_FIFO_STATUS_PCH_FIFO_FULL_SHFT             0x9

#define HWIO_LLCC_FEWC_FIFO_STATUS_PCH_FIFO_EMPTY_BMSK     0x00000100
#define HWIO_LLCC_FEWC_FIFO_STATUS_PCH_FIFO_EMPTY_SHFT            0x8

#define HWIO_LLCC_FEWC_FIFO_STATUS_BCH_FIFO_FULL_BMSK      0x00000020
#define HWIO_LLCC_FEWC_FIFO_STATUS_BCH_FIFO_FULL_SHFT             0x5

#define HWIO_LLCC_FEWC_FIFO_STATUS_BCH_FIFO_EMPTY_BMSK     0x00000010
#define HWIO_LLCC_FEWC_FIFO_STATUS_BCH_FIFO_EMPTY_SHFT            0x4

#define HWIO_LLCC_FEWC_FIFO_STATUS_WCH_FIFO_FULL_BMSK      0x00000002
#define HWIO_LLCC_FEWC_FIFO_STATUS_WCH_FIFO_FULL_SHFT             0x1

#define HWIO_LLCC_FEWC_FIFO_STATUS_WCH_FIFO_EMPTY_BMSK     0x00000001
#define HWIO_LLCC_FEWC_FIFO_STATUS_WCH_FIFO_EMPTY_SHFT            0x0

//// Register LLCC_FEWC_INTERFACES_STATUS ////

#define HWIO_LLCC_FEWC_INTERFACES_STATUS_ADDR(x)           (x+0x00000104)
#define HWIO_LLCC_FEWC_INTERFACES_STATUS_PHYS(x)           (x+0x00000104)
#define HWIO_LLCC_FEWC_INTERFACES_STATUS_RMSK              0xffffffff
#define HWIO_LLCC_FEWC_INTERFACES_STATUS_SHFT                       0
#define HWIO_LLCC_FEWC_INTERFACES_STATUS_IN(x)             \
	in_dword_masked ( HWIO_LLCC_FEWC_INTERFACES_STATUS_ADDR(x), HWIO_LLCC_FEWC_INTERFACES_STATUS_RMSK)
#define HWIO_LLCC_FEWC_INTERFACES_STATUS_INM(x, mask)      \
	in_dword_masked ( HWIO_LLCC_FEWC_INTERFACES_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_INTERFACES_STATUS_OUT(x, val)       \
	out_dword( HWIO_LLCC_FEWC_INTERFACES_STATUS_ADDR(x), val)
#define HWIO_LLCC_FEWC_INTERFACES_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_INTERFACES_STATUS_ADDR(x), mask, val, HWIO_LLCC_FEWC_INTERFACES_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_INTERFACES_STATUS_RDY_VEC_BMSK      0xffff0000
#define HWIO_LLCC_FEWC_INTERFACES_STATUS_RDY_VEC_SHFT            0x10

#define HWIO_LLCC_FEWC_INTERFACES_STATUS_VLD_VEC_BMSK      0x0000ffff
#define HWIO_LLCC_FEWC_INTERFACES_STATUS_VLD_VEC_SHFT             0x0

//// Register LLCC_FEWC_WRBUF_STATUS0 ////

#define HWIO_LLCC_FEWC_WRBUF_STATUS0_ADDR(x)               (x+0x00000108)
#define HWIO_LLCC_FEWC_WRBUF_STATUS0_PHYS(x)               (x+0x00000108)
#define HWIO_LLCC_FEWC_WRBUF_STATUS0_RMSK                  0xffffffff
#define HWIO_LLCC_FEWC_WRBUF_STATUS0_SHFT                           0
#define HWIO_LLCC_FEWC_WRBUF_STATUS0_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_FEWC_WRBUF_STATUS0_ADDR(x), HWIO_LLCC_FEWC_WRBUF_STATUS0_RMSK)
#define HWIO_LLCC_FEWC_WRBUF_STATUS0_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_FEWC_WRBUF_STATUS0_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_WRBUF_STATUS0_OUT(x, val)           \
	out_dword( HWIO_LLCC_FEWC_WRBUF_STATUS0_ADDR(x), val)
#define HWIO_LLCC_FEWC_WRBUF_STATUS0_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_WRBUF_STATUS0_ADDR(x), mask, val, HWIO_LLCC_FEWC_WRBUF_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_WRBUF_STATUS0_VLD_VEC_BMSK          0xffffffff
#define HWIO_LLCC_FEWC_WRBUF_STATUS0_VLD_VEC_SHFT                 0x0

//// Register LLCC_FEWC_WRBUF_STATUS1 ////

#define HWIO_LLCC_FEWC_WRBUF_STATUS1_ADDR(x)               (x+0x0000010c)
#define HWIO_LLCC_FEWC_WRBUF_STATUS1_PHYS(x)               (x+0x0000010c)
#define HWIO_LLCC_FEWC_WRBUF_STATUS1_RMSK                  0xffffffff
#define HWIO_LLCC_FEWC_WRBUF_STATUS1_SHFT                           0
#define HWIO_LLCC_FEWC_WRBUF_STATUS1_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_FEWC_WRBUF_STATUS1_ADDR(x), HWIO_LLCC_FEWC_WRBUF_STATUS1_RMSK)
#define HWIO_LLCC_FEWC_WRBUF_STATUS1_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_FEWC_WRBUF_STATUS1_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_WRBUF_STATUS1_OUT(x, val)           \
	out_dword( HWIO_LLCC_FEWC_WRBUF_STATUS1_ADDR(x), val)
#define HWIO_LLCC_FEWC_WRBUF_STATUS1_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_WRBUF_STATUS1_ADDR(x), mask, val, HWIO_LLCC_FEWC_WRBUF_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_WRBUF_STATUS1_STALLED_VEC_BMSK      0xffffffff
#define HWIO_LLCC_FEWC_WRBUF_STATUS1_STALLED_VEC_SHFT             0x0

//// Register LLCC_FEWC_WRBUF_STATUS2 ////

#define HWIO_LLCC_FEWC_WRBUF_STATUS2_ADDR(x)               (x+0x00000110)
#define HWIO_LLCC_FEWC_WRBUF_STATUS2_PHYS(x)               (x+0x00000110)
#define HWIO_LLCC_FEWC_WRBUF_STATUS2_RMSK                  0xffffffff
#define HWIO_LLCC_FEWC_WRBUF_STATUS2_SHFT                           0
#define HWIO_LLCC_FEWC_WRBUF_STATUS2_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_FEWC_WRBUF_STATUS2_ADDR(x), HWIO_LLCC_FEWC_WRBUF_STATUS2_RMSK)
#define HWIO_LLCC_FEWC_WRBUF_STATUS2_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_FEWC_WRBUF_STATUS2_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_WRBUF_STATUS2_OUT(x, val)           \
	out_dword( HWIO_LLCC_FEWC_WRBUF_STATUS2_ADDR(x), val)
#define HWIO_LLCC_FEWC_WRBUF_STATUS2_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_WRBUF_STATUS2_ADDR(x), mask, val, HWIO_LLCC_FEWC_WRBUF_STATUS2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_WRBUF_STATUS2_LFILL_RCVD_BMSK       0xffffffff
#define HWIO_LLCC_FEWC_WRBUF_STATUS2_LFILL_RCVD_SHFT              0x0

//// Register LLCC_FEWC_WRBUF_STATUS3 ////

#define HWIO_LLCC_FEWC_WRBUF_STATUS3_ADDR(x)               (x+0x00000114)
#define HWIO_LLCC_FEWC_WRBUF_STATUS3_PHYS(x)               (x+0x00000114)
#define HWIO_LLCC_FEWC_WRBUF_STATUS3_RMSK                  0xffffffff
#define HWIO_LLCC_FEWC_WRBUF_STATUS3_SHFT                           0
#define HWIO_LLCC_FEWC_WRBUF_STATUS3_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_FEWC_WRBUF_STATUS3_ADDR(x), HWIO_LLCC_FEWC_WRBUF_STATUS3_RMSK)
#define HWIO_LLCC_FEWC_WRBUF_STATUS3_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_FEWC_WRBUF_STATUS3_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_WRBUF_STATUS3_OUT(x, val)           \
	out_dword( HWIO_LLCC_FEWC_WRBUF_STATUS3_ADDR(x), val)
#define HWIO_LLCC_FEWC_WRBUF_STATUS3_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_WRBUF_STATUS3_ADDR(x), mask, val, HWIO_LLCC_FEWC_WRBUF_STATUS3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_WRBUF_STATUS3_BRARB_ACH_SENT_BMSK   0xffffffff
#define HWIO_LLCC_FEWC_WRBUF_STATUS3_BRARB_ACH_SENT_SHFT          0x0

//// Register LLCC_FEWC_DEBUG_CTRL ////

#define HWIO_LLCC_FEWC_DEBUG_CTRL_ADDR(x)                  (x+0x00000200)
#define HWIO_LLCC_FEWC_DEBUG_CTRL_PHYS(x)                  (x+0x00000200)
#define HWIO_LLCC_FEWC_DEBUG_CTRL_RMSK                     0xffff007f
#define HWIO_LLCC_FEWC_DEBUG_CTRL_SHFT                              0
#define HWIO_LLCC_FEWC_DEBUG_CTRL_IN(x)                    \
	in_dword_masked ( HWIO_LLCC_FEWC_DEBUG_CTRL_ADDR(x), HWIO_LLCC_FEWC_DEBUG_CTRL_RMSK)
#define HWIO_LLCC_FEWC_DEBUG_CTRL_INM(x, mask)             \
	in_dword_masked ( HWIO_LLCC_FEWC_DEBUG_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_DEBUG_CTRL_OUT(x, val)              \
	out_dword( HWIO_LLCC_FEWC_DEBUG_CTRL_ADDR(x), val)
#define HWIO_LLCC_FEWC_DEBUG_CTRL_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_DEBUG_CTRL_ADDR(x), mask, val, HWIO_LLCC_FEWC_DEBUG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_DEBUG_CTRL_ARB_DEBUG_SELECT_BMSK    0xffff0000
#define HWIO_LLCC_FEWC_DEBUG_CTRL_ARB_DEBUG_SELECT_SHFT          0x10

#define HWIO_LLCC_FEWC_DEBUG_CTRL_DEBUG_SELECT_BMSK        0x0000007f
#define HWIO_LLCC_FEWC_DEBUG_CTRL_DEBUG_SELECT_SHFT               0x0

//// Register LLCC_FEWC_HW_EVENT_CTRL ////

#define HWIO_LLCC_FEWC_HW_EVENT_CTRL_ADDR(x)               (x+0x00000210)
#define HWIO_LLCC_FEWC_HW_EVENT_CTRL_PHYS(x)               (x+0x00000210)
#define HWIO_LLCC_FEWC_HW_EVENT_CTRL_RMSK                  0x0000001f
#define HWIO_LLCC_FEWC_HW_EVENT_CTRL_SHFT                           0
#define HWIO_LLCC_FEWC_HW_EVENT_CTRL_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_FEWC_HW_EVENT_CTRL_ADDR(x), HWIO_LLCC_FEWC_HW_EVENT_CTRL_RMSK)
#define HWIO_LLCC_FEWC_HW_EVENT_CTRL_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_FEWC_HW_EVENT_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_HW_EVENT_CTRL_OUT(x, val)           \
	out_dword( HWIO_LLCC_FEWC_HW_EVENT_CTRL_ADDR(x), val)
#define HWIO_LLCC_FEWC_HW_EVENT_CTRL_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_HW_EVENT_CTRL_ADDR(x), mask, val, HWIO_LLCC_FEWC_HW_EVENT_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_HW_EVENT_CTRL_SELECT_BMSK           0x0000001f
#define HWIO_LLCC_FEWC_HW_EVENT_CTRL_SELECT_SHFT                  0x0

//// Register LLCC_FEWC_PROF_FILTER_0_CFG0 ////

#define HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_ADDR(x)          (x+0x00001000)
#define HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_PHYS(x)          (x+0x00001000)
#define HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_RMSK             0x0000001f
#define HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_SHFT                      0
#define HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_ADDR(x), HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_RMSK)
#define HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_ADDR(x), val)
#define HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_ADDR(x), mask, val, HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_PROFTAG_INV_MATCH_BMSK 0x00000010
#define HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_PROFTAG_INV_MATCH_SHFT        0x4

#define HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_PROFTAG_MASK_BMSK 0x0000000c
#define HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_PROFTAG_MASK_SHFT        0x2

#define HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_PROFTAG_MATCH_BMSK 0x00000003
#define HWIO_LLCC_FEWC_PROF_FILTER_0_CFG0_PROFTAG_MATCH_SHFT        0x0

//// Register LLCC_FEWC_PROF_FILTER_1_CFG0 ////

#define HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_ADDR(x)          (x+0x00001010)
#define HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_PHYS(x)          (x+0x00001010)
#define HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_RMSK             0x0000001f
#define HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_SHFT                      0
#define HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_IN(x)            \
	in_dword_masked ( HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_ADDR(x), HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_RMSK)
#define HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_OUT(x, val)      \
	out_dword( HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_ADDR(x), val)
#define HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_ADDR(x), mask, val, HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_PROFTAG_INV_MATCH_BMSK 0x00000010
#define HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_PROFTAG_INV_MATCH_SHFT        0x4

#define HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_PROFTAG_MASK_BMSK 0x0000000c
#define HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_PROFTAG_MASK_SHFT        0x2

#define HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_PROFTAG_MATCH_BMSK 0x00000003
#define HWIO_LLCC_FEWC_PROF_FILTER_1_CFG0_PROFTAG_MATCH_SHFT        0x0

//// Register LLCC_FEWC_PROF_EVENT_n_CFG ////

#define HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_ADDR(base, n)      (base+0x1020+0x4*n)
#define HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_PHYS(base, n)      (base+0x1020+0x4*n)
#define HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_RMSK               0x8001003f
#define HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_SHFT                        0
#define HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_MAXn                       15
#define HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_INI(base, n)       \
	in_dword_masked ( HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_ADDR(base, n), HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_RMSK)
#define HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_ADDR(base, n), mask) 
#define HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_ADDR(base, n), val)
#define HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_ADDR(base, n), mask, val, HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_FILTER_EN_BMSK     0x80000000
#define HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_FILTER_EN_SHFT           0x1f

#define HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_FILTER_SEL_BMSK    0x00010000
#define HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_FILTER_SEL_SHFT          0x10

#define HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_EVENT_SEL_BMSK     0x0000003f
#define HWIO_LLCC_FEWC_PROF_EVENT_n_CFG_EVENT_SEL_SHFT            0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block LLCC_PERFMON
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register LLCC_PERFMON_CONFIGURATION_INFO ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CONFIGURATION_INFO_ADDR(x)    (x+0x00000004)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CONFIGURATION_INFO_PHYS(x)    (x+0x00000004)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CONFIGURATION_INFO_RMSK       0x00ff00ff
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CONFIGURATION_INFO_SHFT                0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CONFIGURATION_INFO_IN(x)      \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_CONFIGURATION_INFO_ADDR(x), HWIO_LLCC_PERFMON_LLCC_PERFMON_CONFIGURATION_INFO_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CONFIGURATION_INFO_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_CONFIGURATION_INFO_ADDR(x), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CONFIGURATION_INFO_OUT(x, val) \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_CONFIGURATION_INFO_ADDR(x), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CONFIGURATION_INFO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_CONFIGURATION_INFO_ADDR(x), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_CONFIGURATION_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CONFIGURATION_INFO_NUM_EVENT_PORTS_BMSK 0x00ff0000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CONFIGURATION_INFO_NUM_EVENT_PORTS_SHFT       0x10

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CONFIGURATION_INFO_NUM_COUNTERS_BMSK 0x000000ff
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CONFIGURATION_INFO_NUM_COUNTERS_SHFT        0x0

//// Register LLCC_PERFMON_ATB_CLOCK_CTRL ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_ATB_CLOCK_CTRL_ADDR(x)        (x+0x00000008)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_ATB_CLOCK_CTRL_PHYS(x)        (x+0x00000008)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_ATB_CLOCK_CTRL_RMSK           0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_ATB_CLOCK_CTRL_SHFT                    0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_ATB_CLOCK_CTRL_IN(x)          \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_ATB_CLOCK_CTRL_ADDR(x), HWIO_LLCC_PERFMON_LLCC_PERFMON_ATB_CLOCK_CTRL_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_ATB_CLOCK_CTRL_INM(x, mask)   \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_ATB_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_ATB_CLOCK_CTRL_OUT(x, val)    \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_ATB_CLOCK_CTRL_ADDR(x), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_ATB_CLOCK_CTRL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_ATB_CLOCK_CTRL_ADDR(x), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_ATB_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_ATB_CLOCK_CTRL_ATB_CLOCK_GATING_EN_BMSK 0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_ATB_CLOCK_CTRL_ATB_CLOCK_GATING_EN_SHFT        0x0

//// Register LLCC_PERFMON_CORE_CLOCK_CTRL ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CORE_CLOCK_CTRL_ADDR(x)       (x+0x000000e0)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CORE_CLOCK_CTRL_PHYS(x)       (x+0x000000e0)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CORE_CLOCK_CTRL_RMSK          0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CORE_CLOCK_CTRL_SHFT                   0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CORE_CLOCK_CTRL_IN(x)         \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_CORE_CLOCK_CTRL_ADDR(x), HWIO_LLCC_PERFMON_LLCC_PERFMON_CORE_CLOCK_CTRL_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CORE_CLOCK_CTRL_INM(x, mask)  \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_CORE_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CORE_CLOCK_CTRL_OUT(x, val)   \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_CORE_CLOCK_CTRL_ADDR(x), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CORE_CLOCK_CTRL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_CORE_CLOCK_CTRL_ADDR(x), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_CORE_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CORE_CLOCK_CTRL_CORE_CLOCK_GATING_EN_BMSK 0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CORE_CLOCK_CTRL_CORE_CLOCK_GATING_EN_SHFT        0x0

//// Register LLCC_PERFMON_CFG_CLOCK_CTRL ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CFG_CLOCK_CTRL_ADDR(x)        (x+0x000000e4)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CFG_CLOCK_CTRL_PHYS(x)        (x+0x000000e4)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CFG_CLOCK_CTRL_RMSK           0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CFG_CLOCK_CTRL_SHFT                    0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CFG_CLOCK_CTRL_IN(x)          \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_CFG_CLOCK_CTRL_ADDR(x), HWIO_LLCC_PERFMON_LLCC_PERFMON_CFG_CLOCK_CTRL_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CFG_CLOCK_CTRL_INM(x, mask)   \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_CFG_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CFG_CLOCK_CTRL_OUT(x, val)    \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_CFG_CLOCK_CTRL_ADDR(x), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CFG_CLOCK_CTRL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_CFG_CLOCK_CTRL_ADDR(x), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_CFG_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CFG_CLOCK_CTRL_CFG_CLOCK_GATING_EN_BMSK 0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_CFG_CLOCK_CTRL_CFG_CLOCK_GATING_EN_SHFT        0x0

//// Register LLCC_PERFMON_MODE ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_ADDR(x)                  (x+0x0000000c)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_PHYS(x)                  (x+0x0000000c)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_RMSK                     0x807f8013
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_SHFT                              0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_IN(x)                    \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_ADDR(x), HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_INM(x, mask)             \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_ADDR(x), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_OUT(x, val)              \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_ADDR(x), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_ADDR(x), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_ATB_EN_BMSK              0x80000000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_ATB_EN_SHFT                    0x1f

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_ATB_ATID_BMSK            0x007f0000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_ATB_ATID_SHFT                  0x10

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_MONITOR_EN_BMSK          0x00008000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_MONITOR_EN_SHFT                 0xf

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_PERFMON_QACTIVE_EN_BMSK  0x00000010
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_PERFMON_QACTIVE_EN_SHFT         0x4

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_MONITOR_MODE_BMSK        0x00000003
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_MONITOR_MODE_SHFT               0x0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_MONITOR_MODE_MANUAL_MODE_FVAL       0x0u
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_MONITOR_MODE_TIMED_MODE_FVAL       0x1u
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_MODE_MONITOR_MODE_EXTERNAL_TRIGGER_MODE_FVAL       0x2u

//// Register LLCC_PERFMON_NUM_CNTRS_DUMP_CFG ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_NUM_CNTRS_DUMP_CFG_ADDR(x)    (x+0x000000ec)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_NUM_CNTRS_DUMP_CFG_PHYS(x)    (x+0x000000ec)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_NUM_CNTRS_DUMP_CFG_RMSK       0x0000000f
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_NUM_CNTRS_DUMP_CFG_SHFT                0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_NUM_CNTRS_DUMP_CFG_IN(x)      \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_NUM_CNTRS_DUMP_CFG_ADDR(x), HWIO_LLCC_PERFMON_LLCC_PERFMON_NUM_CNTRS_DUMP_CFG_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_NUM_CNTRS_DUMP_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_NUM_CNTRS_DUMP_CFG_ADDR(x), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_NUM_CNTRS_DUMP_CFG_OUT(x, val) \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_NUM_CNTRS_DUMP_CFG_ADDR(x), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_NUM_CNTRS_DUMP_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_NUM_CNTRS_DUMP_CFG_ADDR(x), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_NUM_CNTRS_DUMP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_NUM_CNTRS_DUMP_CFG_DUMP_NUM_COUNTERS_BMSK 0x0000000f
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_NUM_CNTRS_DUMP_CFG_DUMP_NUM_COUNTERS_SHFT        0x0

//// Register LLCC_PERFMON_DUMP ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DUMP_ADDR(x)                  (x+0x00000010)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DUMP_PHYS(x)                  (x+0x00000010)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DUMP_RMSK                     0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DUMP_SHFT                              0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DUMP_IN(x)                    \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_DUMP_ADDR(x), HWIO_LLCC_PERFMON_LLCC_PERFMON_DUMP_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DUMP_INM(x, mask)             \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_DUMP_ADDR(x), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DUMP_OUT(x, val)              \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_DUMP_ADDR(x), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DUMP_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_DUMP_ADDR(x), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_DUMP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DUMP_MONITOR_DUMP_BMSK        0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DUMP_MONITOR_DUMP_SHFT               0x0

//// Register LLCC_PERFMON_TIMED_MODE_INTERVAL_REG ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_INTERVAL_REG_ADDR(x) (x+0x00000014)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_INTERVAL_REG_PHYS(x) (x+0x00000014)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_INTERVAL_REG_RMSK  0xffffffff
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_INTERVAL_REG_SHFT           0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_INTERVAL_REG_IN(x) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_INTERVAL_REG_ADDR(x), HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_INTERVAL_REG_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_INTERVAL_REG_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_INTERVAL_REG_ADDR(x), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_INTERVAL_REG_OUT(x, val) \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_INTERVAL_REG_ADDR(x), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_INTERVAL_REG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_INTERVAL_REG_ADDR(x), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_INTERVAL_REG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_INTERVAL_REG_INTERVAL_BMSK 0xffffffff
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_INTERVAL_REG_INTERVAL_SHFT        0x0

//// Register LLCC_PERFMON_TIMED_MODE_ITERATIONS_REG ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_ITERATIONS_REG_ADDR(x) (x+0x00000018)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_ITERATIONS_REG_PHYS(x) (x+0x00000018)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_ITERATIONS_REG_RMSK 0x0000ffff
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_ITERATIONS_REG_SHFT          0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_ITERATIONS_REG_IN(x) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_ITERATIONS_REG_ADDR(x), HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_ITERATIONS_REG_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_ITERATIONS_REG_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_ITERATIONS_REG_ADDR(x), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_ITERATIONS_REG_OUT(x, val) \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_ITERATIONS_REG_ADDR(x), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_ITERATIONS_REG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_ITERATIONS_REG_ADDR(x), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_ITERATIONS_REG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_ITERATIONS_REG_ITERATIONS_BMSK 0x0000ffff
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TIMED_MODE_ITERATIONS_REG_ITERATIONS_SHFT        0x0

//// Register LLCC_PERFMON_STATUS ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_ADDR(x)                (x+0x0000001c)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_PHYS(x)                (x+0x0000001c)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_RMSK                   0x33330003
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_SHFT                            0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_ADDR(x), HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_OUT(x, val)            \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_ADDR(x), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_ADDR(x), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_TRIGGER_OUT_ACK_BMSK   0x30000000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_TRIGGER_OUT_ACK_SHFT         0x1c

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_TRIGGER_OUT_BMSK       0x03000000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_TRIGGER_OUT_SHFT             0x18

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_TRIGGER_IN_ACK_BMSK    0x00300000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_TRIGGER_IN_ACK_SHFT          0x14

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_TRIGGER_IN_BMSK        0x00030000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_TRIGGER_IN_SHFT              0x10

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_ATB_ACTIVE_BMSK        0x00000002
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_ATB_ACTIVE_SHFT               0x1

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_MONITORING_ACTIVE_BMSK 0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_STATUS_MONITORING_ACTIVE_SHFT        0x0

//// Register LLCC_PERFMON_COUNTER_n_CONFIG ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_ADDR(base, n) (base+0x20+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_PHYS(base, n) (base+0x20+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_RMSK         0xf11f000f
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_SHFT                  0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_MAXn                 15
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_INI(base, n) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_ADDR(base, n), HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_ADDR(base, n), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_ADDR(base, n), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_ADDR(base, n), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_CLEAR_ON_ENABLE_BMSK 0x80000000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_CLEAR_ON_ENABLE_SHFT       0x1f

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_CLEAR_ON_DUMP_BMSK 0x40000000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_CLEAR_ON_DUMP_SHFT       0x1e

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_FREEZE_ON_SATURATE_BMSK 0x20000000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_FREEZE_ON_SATURATE_SHFT       0x1d

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_CHAINING_EN_BMSK 0x10000000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_CHAINING_EN_SHFT       0x1c

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_COUNT_CLOCK_EVENT_BMSK 0x01000000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_COUNT_CLOCK_EVENT_SHFT       0x18

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_EVENT_SELECT_BMSK 0x001f0000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_EVENT_SELECT_SHFT       0x10

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_EVENT_PORT_SELECT_BMSK 0x0000000f
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_CONFIG_EVENT_PORT_SELECT_SHFT        0x0

//// Register LLCC_PERFMON_COUNTER_n_VALUE ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_VALUE_ADDR(base, n) (base+0x60+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_VALUE_PHYS(base, n) (base+0x60+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_VALUE_RMSK          0xffffffff
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_VALUE_SHFT                   0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_VALUE_MAXn                  15
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_VALUE_INI(base, n)  \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_VALUE_ADDR(base, n), HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_VALUE_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_VALUE_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_VALUE_ADDR(base, n), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_VALUE_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_VALUE_ADDR(base, n), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_VALUE_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_VALUE_ADDR(base, n), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_VALUE_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_VALUE_COUNTER_BMSK  0xffffffff
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_VALUE_COUNTER_SHFT         0x0

//// Register LLCC_PERFMON_COUNTER_n_OVERFLOW ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_OVERFLOW_ADDR(base, n) (base+0xA0+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_OVERFLOW_PHYS(base, n) (base+0xA0+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_OVERFLOW_RMSK       0x80000000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_OVERFLOW_SHFT               31
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_OVERFLOW_MAXn               15
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_OVERFLOW_INI(base, n) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_OVERFLOW_ADDR(base, n), HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_OVERFLOW_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_OVERFLOW_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_OVERFLOW_ADDR(base, n), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_OVERFLOW_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_OVERFLOW_ADDR(base, n), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_OVERFLOW_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_OVERFLOW_ADDR(base, n), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_OVERFLOW_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_OVERFLOW_OVERFLOW_BMSK 0x80000000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_COUNTER_n_OVERFLOW_OVERFLOW_SHFT       0x1f

//// Register LLCC_PERFMON_PROFILING_CLOCK_CTRL ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_CLOCK_CTRL_ADDR(x)  (x+0x000000f0)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_CLOCK_CTRL_PHYS(x)  (x+0x000000f0)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_CLOCK_CTRL_RMSK     0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_CLOCK_CTRL_SHFT              0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_CLOCK_CTRL_IN(x)    \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_CLOCK_CTRL_ADDR(x), HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_CLOCK_CTRL_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_CLOCK_CTRL_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_CLOCK_CTRL_OUT(x, val) \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_CLOCK_CTRL_ADDR(x), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_CLOCK_CTRL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_CLOCK_CTRL_ADDR(x), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_CLOCK_CTRL_CLOCK_GATING_EN_BMSK 0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_CLOCK_CTRL_CLOCK_GATING_EN_SHFT        0x0

//// Register LLCC_PERFMON_PROFILING_n_MODE ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_ADDR(base, n) (base+0x100+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_PHYS(base, n) (base+0x100+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_RMSK         0x00000003
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_SHFT                  0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_MAXn                  3
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_INI(base, n) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_ADDR(base, n), HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_ADDR(base, n), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_ADDR(base, n), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_ADDR(base, n), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_EVENTS_SELECT_BMSK 0x00000002
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_EVENTS_SELECT_SHFT        0x1

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_PROFILING_EN_BMSK 0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_MODE_PROFILING_EN_SHFT        0x0

//// Register LLCC_PERFMON_PROFILING_n_STATUS ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_ADDR(base, n) (base+0x120+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_PHYS(base, n) (base+0x120+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_RMSK       0x00000007
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_SHFT                0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_MAXn                3
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_INI(base, n) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_ADDR(base, n), HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_ADDR(base, n), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_ADDR(base, n), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_ADDR(base, n), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_CNTR_UNDERFLOW_BMSK 0x00000004
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_CNTR_UNDERFLOW_SHFT        0x2

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_CNTR_OVERFLOW_BMSK 0x00000002
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_CNTR_OVERFLOW_SHFT        0x1

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_ACCUM_OVERFLOW_BMSK 0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_STATUS_ACCUM_OVERFLOW_SHFT        0x0

//// Register LLCC_PERFMON_PROFILING_n_CONFIG ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_ADDR(base, n) (base+0x140+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_PHYS(base, n) (base+0x140+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_RMSK       0x0003fcff
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_SHFT                0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_MAXn                3
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_INI(base, n) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_ADDR(base, n), HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_ADDR(base, n), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_ADDR(base, n), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_ADDR(base, n), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_DECR_EVENT_SELECT_BMSK 0x0003c000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_DECR_EVENT_SELECT_SHFT        0xe

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_DECR_PORT_SELECT_BMSK 0x00003c00
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_DECR_PORT_SELECT_SHFT        0xa

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_INCR_EVENT_SELECT_BMSK 0x000000f0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_INCR_EVENT_SELECT_SHFT        0x4

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_INCR_PORT_SELECT_BMSK 0x0000000f
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_CONFIG_INCR_PORT_SELECT_SHFT        0x0

//// Register LLCC_PERFMON_PROFILING_n_THRESHOLD ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_ADDR(base, n) (base+0x160+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_PHYS(base, n) (base+0x160+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_RMSK    0x03ff07ff
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_SHFT             0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_MAXn             3
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_INI(base, n) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_ADDR(base, n), HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_ADDR(base, n), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_ADDR(base, n), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_ADDR(base, n), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_COUNTER_THRESHOLD_BMSK 0x03ff0000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_COUNTER_THRESHOLD_SHFT       0x10

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_ACCUM_SCALING_BMSK 0x000007ff
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_PROFILING_n_THRESHOLD_ACCUM_SCALING_SHFT        0x0

//// Register LLCC_PERFMON_TLAT_CLOCK_CTRL ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_CLOCK_CTRL_ADDR(x)       (x+0x000000e8)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_CLOCK_CTRL_PHYS(x)       (x+0x000000e8)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_CLOCK_CTRL_RMSK          0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_CLOCK_CTRL_SHFT                   0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_CLOCK_CTRL_IN(x)         \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_CLOCK_CTRL_ADDR(x), HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_CLOCK_CTRL_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_CLOCK_CTRL_INM(x, mask)  \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_CLOCK_CTRL_OUT(x, val)   \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_CLOCK_CTRL_ADDR(x), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_CLOCK_CTRL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_CLOCK_CTRL_ADDR(x), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_CLOCK_CTRL_CLOCK_GATING_EN_BMSK 0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_CLOCK_CTRL_CLOCK_GATING_EN_SHFT        0x0

//// Register LLCC_PERFMON_TLAT_n_MODE ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_ADDR(base, n)     (base+0x180+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_PHYS(base, n)     (base+0x180+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_RMSK              0x00000013
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_SHFT                       0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_MAXn                       0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_INI(base, n)      \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_ADDR(base, n), HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_ADDR(base, n), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_ADDR(base, n), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_ADDR(base, n), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_BEAC_PORT_RDWR_SEL_BMSK 0x00000010
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_BEAC_PORT_RDWR_SEL_SHFT        0x4

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_FEAC_BEAC_PORT_SEL_BMSK 0x00000002
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_FEAC_BEAC_PORT_SEL_SHFT        0x1

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_TLAT_EN_BMSK      0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_MODE_TLAT_EN_SHFT             0x0

//// Register LLCC_PERFMON_TLAT_n_STATUS ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_STATUS_ADDR(base, n)   (base+0x190+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_STATUS_PHYS(base, n)   (base+0x190+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_STATUS_RMSK            0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_STATUS_SHFT                     0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_STATUS_MAXn                     0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_STATUS_INI(base, n)    \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_STATUS_ADDR(base, n), HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_STATUS_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_STATUS_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_STATUS_ADDR(base, n), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_STATUS_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_STATUS_ADDR(base, n), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_STATUS_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_STATUS_ADDR(base, n), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_STATUS_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_STATUS_INVLD_LAT_BMSK  0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_STATUS_INVLD_LAT_SHFT         0x0

//// Register LLCC_PERFMON_TLAT_n_CONFIG_TRK0 ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_ADDR(base, n) (base+0x1A0+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_PHYS(base, n) (base+0x1A0+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_RMSK       0x0073c0f0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_SHFT                4
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_MAXn                0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_INI(base, n) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_ADDR(base, n), HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_ADDR(base, n), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_ADDR(base, n), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_ADDR(base, n), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_TIMER_DIVISION_BMSK 0x00700000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_TIMER_DIVISION_SHFT       0x14

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_RSP_EVENT_SELECT_BMSK 0x0003c000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_RSP_EVENT_SELECT_SHFT        0xe

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_REQ_EVENT_SELECT_BMSK 0x000000f0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK0_REQ_EVENT_SELECT_SHFT        0x4

//// Register LLCC_PERFMON_TLAT_n_CONFIG_TRK1 ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_ADDR(base, n) (base+0x1B0+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_PHYS(base, n) (base+0x1B0+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_RMSK       0x0073c0f0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_SHFT                4
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_MAXn                0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_INI(base, n) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_ADDR(base, n), HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_ADDR(base, n), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_ADDR(base, n), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_ADDR(base, n), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_TIMER_DIVISION_BMSK 0x00700000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_TIMER_DIVISION_SHFT       0x14

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_RSP_EVENT_SELECT_BMSK 0x0003c000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_RSP_EVENT_SELECT_SHFT        0xe

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_REQ_EVENT_SELECT_BMSK 0x000000f0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_CONFIG_TRK1_REQ_EVENT_SELECT_SHFT        0x4

//// Register LLCC_PERFMON_TLAT_n_THRESHOLD_TRK0 ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK0_ADDR(base, n) (base+0x1C0+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK0_PHYS(base, n) (base+0x1C0+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK0_RMSK    0x00000fff
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK0_SHFT             0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK0_MAXn             0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK0_INI(base, n) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK0_ADDR(base, n), HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK0_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK0_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK0_ADDR(base, n), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK0_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK0_ADDR(base, n), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK0_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK0_ADDR(base, n), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK0_THRESHOLD_BMSK 0x00000fff
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK0_THRESHOLD_SHFT        0x0

//// Register LLCC_PERFMON_TLAT_n_THRESHOLD_TRK1 ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK1_ADDR(base, n) (base+0x1C8+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK1_PHYS(base, n) (base+0x1C8+0x4*n)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK1_RMSK    0x00000fff
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK1_SHFT             0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK1_MAXn             0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK1_INI(base, n) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK1_ADDR(base, n), HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK1_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK1_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK1_ADDR(base, n), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK1_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK1_ADDR(base, n), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK1_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK1_ADDR(base, n), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK1_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK1_THRESHOLD_BMSK 0x00000fff
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_TLAT_n_THRESHOLD_TRK1_THRESHOLD_SHFT        0x0

//// Register LLCC_PERFMON_INTERRUPT_STATUS ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_ADDR(x)      (x+0x000001d0)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_PHYS(x)      (x+0x000001d0)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_RMSK         0x0000ffff
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_SHFT                  0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_IN(x)        \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_ADDR(x), HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_OUT(x, val)  \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_15_OVERFLOW_BMSK 0x00008000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_15_OVERFLOW_SHFT        0xf

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_14_OVERFLOW_BMSK 0x00004000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_14_OVERFLOW_SHFT        0xe

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_13_OVERFLOW_BMSK 0x00002000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_13_OVERFLOW_SHFT        0xd

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_12_OVERFLOW_BMSK 0x00001000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_12_OVERFLOW_SHFT        0xc

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_11_OVERFLOW_BMSK 0x00000800
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_11_OVERFLOW_SHFT        0xb

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_10_OVERFLOW_BMSK 0x00000400
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_10_OVERFLOW_SHFT        0xa

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_9_OVERFLOW_BMSK 0x00000200
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_9_OVERFLOW_SHFT        0x9

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_8_OVERFLOW_BMSK 0x00000100
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_8_OVERFLOW_SHFT        0x8

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_7_OVERFLOW_BMSK 0x00000080
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_7_OVERFLOW_SHFT        0x7

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_6_OVERFLOW_BMSK 0x00000040
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_6_OVERFLOW_SHFT        0x6

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_5_OVERFLOW_BMSK 0x00000020
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_5_OVERFLOW_SHFT        0x5

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_4_OVERFLOW_BMSK 0x00000010
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_4_OVERFLOW_SHFT        0x4

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_3_OVERFLOW_BMSK 0x00000008
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_3_OVERFLOW_SHFT        0x3

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_2_OVERFLOW_BMSK 0x00000004
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_2_OVERFLOW_SHFT        0x2

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_1_OVERFLOW_BMSK 0x00000002
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_1_OVERFLOW_SHFT        0x1

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_0_OVERFLOW_BMSK 0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_STATUS_COUNTER_0_OVERFLOW_SHFT        0x0

//// Register LLCC_PERFMON_INTERRUPT_CLEAR ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_ADDR(x)       (x+0x000001d4)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_PHYS(x)       (x+0x000001d4)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_RMSK          0x0000ffff
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_SHFT                   0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_IN(x)         \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_ADDR(x), HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_INM(x, mask)  \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_ADDR(x), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_OUT(x, val)   \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_ADDR(x), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_ADDR(x), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_15_OVERFLOW_BMSK 0x00008000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_15_OVERFLOW_SHFT        0xf

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_14_OVERFLOW_BMSK 0x00004000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_14_OVERFLOW_SHFT        0xe

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_13_OVERFLOW_BMSK 0x00002000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_13_OVERFLOW_SHFT        0xd

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_12_OVERFLOW_BMSK 0x00001000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_12_OVERFLOW_SHFT        0xc

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_11_OVERFLOW_BMSK 0x00000800
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_11_OVERFLOW_SHFT        0xb

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_10_OVERFLOW_BMSK 0x00000400
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_10_OVERFLOW_SHFT        0xa

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_9_OVERFLOW_BMSK 0x00000200
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_9_OVERFLOW_SHFT        0x9

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_8_OVERFLOW_BMSK 0x00000100
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_8_OVERFLOW_SHFT        0x8

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_7_OVERFLOW_BMSK 0x00000080
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_7_OVERFLOW_SHFT        0x7

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_6_OVERFLOW_BMSK 0x00000040
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_6_OVERFLOW_SHFT        0x6

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_5_OVERFLOW_BMSK 0x00000020
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_5_OVERFLOW_SHFT        0x5

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_4_OVERFLOW_BMSK 0x00000010
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_4_OVERFLOW_SHFT        0x4

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_3_OVERFLOW_BMSK 0x00000008
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_3_OVERFLOW_SHFT        0x3

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_2_OVERFLOW_BMSK 0x00000004
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_2_OVERFLOW_SHFT        0x2

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_1_OVERFLOW_BMSK 0x00000002
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_1_OVERFLOW_SHFT        0x1

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_0_OVERFLOW_BMSK 0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_CLEAR_COUNTER_0_OVERFLOW_SHFT        0x0

//// Register LLCC_PERFMON_INTERRUPT_ENABLE ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_ADDR(x)      (x+0x000001d8)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_PHYS(x)      (x+0x000001d8)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_RMSK         0x0000ffff
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_SHFT                  0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_IN(x)        \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_ADDR(x), HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_INM(x, mask) \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_ADDR(x), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_OUT(x, val)  \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_ADDR(x), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_ADDR(x), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_15_OVERFLOW_BMSK 0x00008000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_15_OVERFLOW_SHFT        0xf

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_14_OVERFLOW_BMSK 0x00004000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_14_OVERFLOW_SHFT        0xe

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_13_OVERFLOW_BMSK 0x00002000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_13_OVERFLOW_SHFT        0xd

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_12_OVERFLOW_BMSK 0x00001000
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_12_OVERFLOW_SHFT        0xc

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_11_OVERFLOW_BMSK 0x00000800
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_11_OVERFLOW_SHFT        0xb

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_10_OVERFLOW_BMSK 0x00000400
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_10_OVERFLOW_SHFT        0xa

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_9_OVERFLOW_BMSK 0x00000200
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_9_OVERFLOW_SHFT        0x9

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_8_OVERFLOW_BMSK 0x00000100
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_8_OVERFLOW_SHFT        0x8

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_7_OVERFLOW_BMSK 0x00000080
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_7_OVERFLOW_SHFT        0x7

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_6_OVERFLOW_BMSK 0x00000040
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_6_OVERFLOW_SHFT        0x6

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_5_OVERFLOW_BMSK 0x00000020
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_5_OVERFLOW_SHFT        0x5

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_4_OVERFLOW_BMSK 0x00000010
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_4_OVERFLOW_SHFT        0x4

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_3_OVERFLOW_BMSK 0x00000008
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_3_OVERFLOW_SHFT        0x3

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_2_OVERFLOW_BMSK 0x00000004
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_2_OVERFLOW_SHFT        0x2

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_1_OVERFLOW_BMSK 0x00000002
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_1_OVERFLOW_SHFT        0x1

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_0_OVERFLOW_BMSK 0x00000001
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_INTERRUPT_ENABLE_COUNTER_0_OVERFLOW_SHFT        0x0

//// Register LLCC_PERFMON_DEBUG_CTRL ////

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DEBUG_CTRL_ADDR(x)            (x+0x000001dc)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DEBUG_CTRL_PHYS(x)            (x+0x000001dc)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DEBUG_CTRL_RMSK               0x00000077
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DEBUG_CTRL_SHFT                        0
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DEBUG_CTRL_IN(x)              \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_DEBUG_CTRL_ADDR(x), HWIO_LLCC_PERFMON_LLCC_PERFMON_DEBUG_CTRL_RMSK)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DEBUG_CTRL_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_PERFMON_LLCC_PERFMON_DEBUG_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DEBUG_CTRL_OUT(x, val)        \
	out_dword( HWIO_LLCC_PERFMON_LLCC_PERFMON_DEBUG_CTRL_ADDR(x), val)
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DEBUG_CTRL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PERFMON_LLCC_PERFMON_DEBUG_CTRL_ADDR(x), mask, val, HWIO_LLCC_PERFMON_LLCC_PERFMON_DEBUG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DEBUG_CTRL_BLK_DEBUG_SELECT_BMSK 0x00000070
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DEBUG_CTRL_BLK_DEBUG_SELECT_SHFT        0x4

#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DEBUG_CTRL_DEBUG_SELECT_BMSK  0x00000007
#define HWIO_LLCC_PERFMON_LLCC_PERFMON_DEBUG_CTRL_DEBUG_SELECT_SHFT         0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block LLCC_PMGR
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register LLCC_PMGR_IDLE ////

#define HWIO_LLCC_PMGR_IDLE_ADDR(x)                        (x+0x00000000)
#define HWIO_LLCC_PMGR_IDLE_PHYS(x)                        (x+0x00000000)
#define HWIO_LLCC_PMGR_IDLE_RMSK                           0x00000001
#define HWIO_LLCC_PMGR_IDLE_SHFT                                    0
#define HWIO_LLCC_PMGR_IDLE_IN(x)                          \
	in_dword_masked ( HWIO_LLCC_PMGR_IDLE_ADDR(x), HWIO_LLCC_PMGR_IDLE_RMSK)
#define HWIO_LLCC_PMGR_IDLE_INM(x, mask)                   \
	in_dword_masked ( HWIO_LLCC_PMGR_IDLE_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_IDLE_OUT(x, val)                    \
	out_dword( HWIO_LLCC_PMGR_IDLE_ADDR(x), val)
#define HWIO_LLCC_PMGR_IDLE_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_IDLE_ADDR(x), mask, val, HWIO_LLCC_PMGR_IDLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_IDLE_LLCC_IDLE_BMSK                 0x00000001
#define HWIO_LLCC_PMGR_IDLE_LLCC_IDLE_SHFT                        0x0

//// Register LLCC_PMGR_DEBUG_CTRL ////

#define HWIO_LLCC_PMGR_DEBUG_CTRL_ADDR(x)                  (x+0x00000004)
#define HWIO_LLCC_PMGR_DEBUG_CTRL_PHYS(x)                  (x+0x00000004)
#define HWIO_LLCC_PMGR_DEBUG_CTRL_RMSK                     0x00000003
#define HWIO_LLCC_PMGR_DEBUG_CTRL_SHFT                              0
#define HWIO_LLCC_PMGR_DEBUG_CTRL_IN(x)                    \
	in_dword_masked ( HWIO_LLCC_PMGR_DEBUG_CTRL_ADDR(x), HWIO_LLCC_PMGR_DEBUG_CTRL_RMSK)
#define HWIO_LLCC_PMGR_DEBUG_CTRL_INM(x, mask)             \
	in_dword_masked ( HWIO_LLCC_PMGR_DEBUG_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_DEBUG_CTRL_OUT(x, val)              \
	out_dword( HWIO_LLCC_PMGR_DEBUG_CTRL_ADDR(x), val)
#define HWIO_LLCC_PMGR_DEBUG_CTRL_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_DEBUG_CTRL_ADDR(x), mask, val, HWIO_LLCC_PMGR_DEBUG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_DEBUG_CTRL_DEBUG_SELECT_BMSK        0x00000003
#define HWIO_LLCC_PMGR_DEBUG_CTRL_DEBUG_SELECT_SHFT               0x0

//// Register LLCC_PMGR_RAM_TIMING0 ////

#define HWIO_LLCC_PMGR_RAM_TIMING0_ADDR(x)                 (x+0x00000010)
#define HWIO_LLCC_PMGR_RAM_TIMING0_PHYS(x)                 (x+0x00000010)
#define HWIO_LLCC_PMGR_RAM_TIMING0_RMSK                    0xffffffff
#define HWIO_LLCC_PMGR_RAM_TIMING0_SHFT                             0
#define HWIO_LLCC_PMGR_RAM_TIMING0_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_TIMING0_ADDR(x), HWIO_LLCC_PMGR_RAM_TIMING0_RMSK)
#define HWIO_LLCC_PMGR_RAM_TIMING0_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_TIMING0_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_RAM_TIMING0_OUT(x, val)             \
	out_dword( HWIO_LLCC_PMGR_RAM_TIMING0_ADDR(x), val)
#define HWIO_LLCC_PMGR_RAM_TIMING0_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_RAM_TIMING0_ADDR(x), mask, val, HWIO_LLCC_PMGR_RAM_TIMING0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_RAM_TIMING0_TPD4_BMSK               0xff000000
#define HWIO_LLCC_PMGR_RAM_TIMING0_TPD4_SHFT                     0x18

#define HWIO_LLCC_PMGR_RAM_TIMING0_TPD3_BMSK               0x00ff0000
#define HWIO_LLCC_PMGR_RAM_TIMING0_TPD3_SHFT                     0x10

#define HWIO_LLCC_PMGR_RAM_TIMING0_TPD2_BMSK               0x0000ff00
#define HWIO_LLCC_PMGR_RAM_TIMING0_TPD2_SHFT                      0x8

#define HWIO_LLCC_PMGR_RAM_TIMING0_TPD1_BMSK               0x000000ff
#define HWIO_LLCC_PMGR_RAM_TIMING0_TPD1_SHFT                      0x0

//// Register LLCC_PMGR_RAM_TIMING1 ////

#define HWIO_LLCC_PMGR_RAM_TIMING1_ADDR(x)                 (x+0x00000014)
#define HWIO_LLCC_PMGR_RAM_TIMING1_PHYS(x)                 (x+0x00000014)
#define HWIO_LLCC_PMGR_RAM_TIMING1_RMSK                    0x01ffffff
#define HWIO_LLCC_PMGR_RAM_TIMING1_SHFT                             0
#define HWIO_LLCC_PMGR_RAM_TIMING1_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_TIMING1_ADDR(x), HWIO_LLCC_PMGR_RAM_TIMING1_RMSK)
#define HWIO_LLCC_PMGR_RAM_TIMING1_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_TIMING1_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_RAM_TIMING1_OUT(x, val)             \
	out_dword( HWIO_LLCC_PMGR_RAM_TIMING1_ADDR(x), val)
#define HWIO_LLCC_PMGR_RAM_TIMING1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_RAM_TIMING1_ADDR(x), mask, val, HWIO_LLCC_PMGR_RAM_TIMING1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_RAM_TIMING1_OVERLAP_TH1_TPD4_BMSK   0x01000000
#define HWIO_LLCC_PMGR_RAM_TIMING1_OVERLAP_TH1_TPD4_SHFT         0x18

#define HWIO_LLCC_PMGR_RAM_TIMING1_TH3_DUMMY_BMSK          0x00ff0000
#define HWIO_LLCC_PMGR_RAM_TIMING1_TH3_DUMMY_SHFT                0x10

#define HWIO_LLCC_PMGR_RAM_TIMING1_TPD1_PRE_BMSK           0x0000ff00
#define HWIO_LLCC_PMGR_RAM_TIMING1_TPD1_PRE_SHFT                  0x8

#define HWIO_LLCC_PMGR_RAM_TIMING1_TH1_BMSK                0x000000ff
#define HWIO_LLCC_PMGR_RAM_TIMING1_TH1_SHFT                       0x0

//// Register LLCC_PMGR_RAM_TIMING2 ////

#define HWIO_LLCC_PMGR_RAM_TIMING2_ADDR(x)                 (x+0x00000018)
#define HWIO_LLCC_PMGR_RAM_TIMING2_PHYS(x)                 (x+0x00000018)
#define HWIO_LLCC_PMGR_RAM_TIMING2_RMSK                    0x000000ff
#define HWIO_LLCC_PMGR_RAM_TIMING2_SHFT                             0
#define HWIO_LLCC_PMGR_RAM_TIMING2_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_TIMING2_ADDR(x), HWIO_LLCC_PMGR_RAM_TIMING2_RMSK)
#define HWIO_LLCC_PMGR_RAM_TIMING2_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_TIMING2_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_RAM_TIMING2_OUT(x, val)             \
	out_dword( HWIO_LLCC_PMGR_RAM_TIMING2_ADDR(x), val)
#define HWIO_LLCC_PMGR_RAM_TIMING2_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_RAM_TIMING2_ADDR(x), mask, val, HWIO_LLCC_PMGR_RAM_TIMING2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_RAM_TIMING2_TPD2_NRET_TO_ACTIVE_BMSK 0x000000ff
#define HWIO_LLCC_PMGR_RAM_TIMING2_TPD2_NRET_TO_ACTIVE_SHFT        0x0

//// Register LLCC_PMGR_RAM_SLP_SEL0 ////

#define HWIO_LLCC_PMGR_RAM_SLP_SEL0_ADDR(x)                (x+0x0000001c)
#define HWIO_LLCC_PMGR_RAM_SLP_SEL0_PHYS(x)                (x+0x0000001c)
#define HWIO_LLCC_PMGR_RAM_SLP_SEL0_RMSK                   0x0000ffff
#define HWIO_LLCC_PMGR_RAM_SLP_SEL0_SHFT                            0
#define HWIO_LLCC_PMGR_RAM_SLP_SEL0_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_SLP_SEL0_ADDR(x), HWIO_LLCC_PMGR_RAM_SLP_SEL0_RMSK)
#define HWIO_LLCC_PMGR_RAM_SLP_SEL0_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_SLP_SEL0_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_RAM_SLP_SEL0_OUT(x, val)            \
	out_dword( HWIO_LLCC_PMGR_RAM_SLP_SEL0_ADDR(x), val)
#define HWIO_LLCC_PMGR_RAM_SLP_SEL0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_RAM_SLP_SEL0_ADDR(x), mask, val, HWIO_LLCC_PMGR_RAM_SLP_SEL0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_RAM_SLP_SEL0_SEL_BMSK               0x0000ffff
#define HWIO_LLCC_PMGR_RAM_SLP_SEL0_SEL_SHFT                      0x0

//// Register LLCC_PMGR_RAM_SLP_SEL1 ////

#define HWIO_LLCC_PMGR_RAM_SLP_SEL1_ADDR(x)                (x+0x00000020)
#define HWIO_LLCC_PMGR_RAM_SLP_SEL1_PHYS(x)                (x+0x00000020)
#define HWIO_LLCC_PMGR_RAM_SLP_SEL1_RMSK                   0x0000ffff
#define HWIO_LLCC_PMGR_RAM_SLP_SEL1_SHFT                            0
#define HWIO_LLCC_PMGR_RAM_SLP_SEL1_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_SLP_SEL1_ADDR(x), HWIO_LLCC_PMGR_RAM_SLP_SEL1_RMSK)
#define HWIO_LLCC_PMGR_RAM_SLP_SEL1_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_SLP_SEL1_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_RAM_SLP_SEL1_OUT(x, val)            \
	out_dword( HWIO_LLCC_PMGR_RAM_SLP_SEL1_ADDR(x), val)
#define HWIO_LLCC_PMGR_RAM_SLP_SEL1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_RAM_SLP_SEL1_ADDR(x), mask, val, HWIO_LLCC_PMGR_RAM_SLP_SEL1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_RAM_SLP_SEL1_NRET_SEL_BMSK          0x0000ffff
#define HWIO_LLCC_PMGR_RAM_SLP_SEL1_NRET_SEL_SHFT                 0x0

//// Register LLCC_PMGR_RAM_WAKEUP_SEL ////

#define HWIO_LLCC_PMGR_RAM_WAKEUP_SEL_ADDR(x)              (x+0x00000024)
#define HWIO_LLCC_PMGR_RAM_WAKEUP_SEL_PHYS(x)              (x+0x00000024)
#define HWIO_LLCC_PMGR_RAM_WAKEUP_SEL_RMSK                 0x0000ffff
#define HWIO_LLCC_PMGR_RAM_WAKEUP_SEL_SHFT                          0
#define HWIO_LLCC_PMGR_RAM_WAKEUP_SEL_IN(x)                \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_WAKEUP_SEL_ADDR(x), HWIO_LLCC_PMGR_RAM_WAKEUP_SEL_RMSK)
#define HWIO_LLCC_PMGR_RAM_WAKEUP_SEL_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_WAKEUP_SEL_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_RAM_WAKEUP_SEL_OUT(x, val)          \
	out_dword( HWIO_LLCC_PMGR_RAM_WAKEUP_SEL_ADDR(x), val)
#define HWIO_LLCC_PMGR_RAM_WAKEUP_SEL_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_RAM_WAKEUP_SEL_ADDR(x), mask, val, HWIO_LLCC_PMGR_RAM_WAKEUP_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_RAM_WAKEUP_SEL_SEL_BMSK             0x0000ffff
#define HWIO_LLCC_PMGR_RAM_WAKEUP_SEL_SEL_SHFT                    0x0

//// Register LLCC_PMGR_RAM_CMD ////

#define HWIO_LLCC_PMGR_RAM_CMD_ADDR(x)                     (x+0x00000028)
#define HWIO_LLCC_PMGR_RAM_CMD_PHYS(x)                     (x+0x00000028)
#define HWIO_LLCC_PMGR_RAM_CMD_RMSK                        0x00000003
#define HWIO_LLCC_PMGR_RAM_CMD_SHFT                                 0
#define HWIO_LLCC_PMGR_RAM_CMD_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_CMD_ADDR(x), HWIO_LLCC_PMGR_RAM_CMD_RMSK)
#define HWIO_LLCC_PMGR_RAM_CMD_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_CMD_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_RAM_CMD_OUT(x, val)                 \
	out_dword( HWIO_LLCC_PMGR_RAM_CMD_ADDR(x), val)
#define HWIO_LLCC_PMGR_RAM_CMD_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_RAM_CMD_ADDR(x), mask, val, HWIO_LLCC_PMGR_RAM_CMD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_RAM_CMD_WAKEUP_COMMAND_BMSK         0x00000002
#define HWIO_LLCC_PMGR_RAM_CMD_WAKEUP_COMMAND_SHFT                0x1

#define HWIO_LLCC_PMGR_RAM_CMD_SLEEP_COMMAND_BMSK          0x00000001
#define HWIO_LLCC_PMGR_RAM_CMD_SLEEP_COMMAND_SHFT                 0x0

//// Register LLCC_PMGR_RAM_SLP_STATUS0 ////

#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_ADDR(x)             (x+0x00000030)
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_PHYS(x)             (x+0x00000030)
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_RMSK                0xffffffff
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_SHFT                         0
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_IN(x)               \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_SLP_STATUS0_ADDR(x), HWIO_LLCC_PMGR_RAM_SLP_STATUS0_RMSK)
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_SLP_STATUS0_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_OUT(x, val)         \
	out_dword( HWIO_LLCC_PMGR_RAM_SLP_STATUS0_ADDR(x), val)
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_RAM_SLP_STATUS0_ADDR(x), mask, val, HWIO_LLCC_PMGR_RAM_SLP_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_TAG_RAM_7_BMSK      0xf0000000
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_TAG_RAM_7_SHFT            0x1c

#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_TAG_RAM_6_BMSK      0x0f000000
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_TAG_RAM_6_SHFT            0x18

#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_TAG_RAM_5_BMSK      0x00f00000
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_TAG_RAM_5_SHFT            0x14

#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_TAG_RAM_4_BMSK      0x000f0000
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_TAG_RAM_4_SHFT            0x10

#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_TAG_RAM_3_BMSK      0x0000f000
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_TAG_RAM_3_SHFT             0xc

#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_TAG_RAM_2_BMSK      0x00000f00
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_TAG_RAM_2_SHFT             0x8

#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_TAG_RAM_1_BMSK      0x000000f0
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_TAG_RAM_1_SHFT             0x4

#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_TAG_RAM_0_BMSK      0x0000000f
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS0_TAG_RAM_0_SHFT             0x0

//// Register LLCC_PMGR_RAM_SLP_STATUS1 ////

#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_ADDR(x)             (x+0x00000034)
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_PHYS(x)             (x+0x00000034)
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_RMSK                0xffffffff
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_SHFT                         0
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_IN(x)               \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_SLP_STATUS1_ADDR(x), HWIO_LLCC_PMGR_RAM_SLP_STATUS1_RMSK)
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_SLP_STATUS1_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_OUT(x, val)         \
	out_dword( HWIO_LLCC_PMGR_RAM_SLP_STATUS1_ADDR(x), val)
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_RAM_SLP_STATUS1_ADDR(x), mask, val, HWIO_LLCC_PMGR_RAM_SLP_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_TBUF_RAMS_BMSK      0xf0000000
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_TBUF_RAMS_SHFT            0x1c

#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_BERC_LFILL_RAM_BMSK 0x0f000000
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_BERC_LFILL_RAM_SHFT       0x18

#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_TRP_WRSC_FIFO_RAM_BMSK 0x00f00000
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_TRP_WRSC_FIFO_RAM_SHFT       0x14

#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_MRU_RAMS_BMSK       0x000f0000
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_MRU_RAMS_SHFT             0x10

#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_TAG_RAM_11_BMSK     0x0000f000
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_TAG_RAM_11_SHFT            0xc

#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_TAG_RAM_10_BMSK     0x00000f00
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_TAG_RAM_10_SHFT            0x8

#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_TAG_RAM_9_BMSK      0x000000f0
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_TAG_RAM_9_SHFT             0x4

#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_TAG_RAM_8_BMSK      0x0000000f
#define HWIO_LLCC_PMGR_RAM_SLP_STATUS1_TAG_RAM_8_SHFT             0x0

//// Register LLCC_PMGR_RAM_PWR_STATUS ////

#define HWIO_LLCC_PMGR_RAM_PWR_STATUS_ADDR(x)              (x+0x00000038)
#define HWIO_LLCC_PMGR_RAM_PWR_STATUS_PHYS(x)              (x+0x00000038)
#define HWIO_LLCC_PMGR_RAM_PWR_STATUS_RMSK                 0xffffffff
#define HWIO_LLCC_PMGR_RAM_PWR_STATUS_SHFT                          0
#define HWIO_LLCC_PMGR_RAM_PWR_STATUS_IN(x)                \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_PWR_STATUS_ADDR(x), HWIO_LLCC_PMGR_RAM_PWR_STATUS_RMSK)
#define HWIO_LLCC_PMGR_RAM_PWR_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_PWR_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_RAM_PWR_STATUS_OUT(x, val)          \
	out_dword( HWIO_LLCC_PMGR_RAM_PWR_STATUS_ADDR(x), val)
#define HWIO_LLCC_PMGR_RAM_PWR_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_RAM_PWR_STATUS_ADDR(x), mask, val, HWIO_LLCC_PMGR_RAM_PWR_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_RAM_PWR_STATUS_RAM_PWR_STATUS_BMSK  0xffffffff
#define HWIO_LLCC_PMGR_RAM_PWR_STATUS_RAM_PWR_STATUS_SHFT         0x0

//// Register LLCC_PMGR_RAM_SLP_CMD_STATUS ////

#define HWIO_LLCC_PMGR_RAM_SLP_CMD_STATUS_ADDR(x)          (x+0x00000040)
#define HWIO_LLCC_PMGR_RAM_SLP_CMD_STATUS_PHYS(x)          (x+0x00000040)
#define HWIO_LLCC_PMGR_RAM_SLP_CMD_STATUS_RMSK             0x0000ffff
#define HWIO_LLCC_PMGR_RAM_SLP_CMD_STATUS_SHFT                      0
#define HWIO_LLCC_PMGR_RAM_SLP_CMD_STATUS_IN(x)            \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_SLP_CMD_STATUS_ADDR(x), HWIO_LLCC_PMGR_RAM_SLP_CMD_STATUS_RMSK)
#define HWIO_LLCC_PMGR_RAM_SLP_CMD_STATUS_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_SLP_CMD_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_RAM_SLP_CMD_STATUS_OUT(x, val)      \
	out_dword( HWIO_LLCC_PMGR_RAM_SLP_CMD_STATUS_ADDR(x), val)
#define HWIO_LLCC_PMGR_RAM_SLP_CMD_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_RAM_SLP_CMD_STATUS_ADDR(x), mask, val, HWIO_LLCC_PMGR_RAM_SLP_CMD_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_RAM_SLP_CMD_STATUS_SLEEP_STATUS_BMSK 0x0000ffff
#define HWIO_LLCC_PMGR_RAM_SLP_CMD_STATUS_SLEEP_STATUS_SHFT        0x0

//// Register LLCC_PMGR_RAM_WAKE_CMD_STATUS ////

#define HWIO_LLCC_PMGR_RAM_WAKE_CMD_STATUS_ADDR(x)         (x+0x00000044)
#define HWIO_LLCC_PMGR_RAM_WAKE_CMD_STATUS_PHYS(x)         (x+0x00000044)
#define HWIO_LLCC_PMGR_RAM_WAKE_CMD_STATUS_RMSK            0x0000ffff
#define HWIO_LLCC_PMGR_RAM_WAKE_CMD_STATUS_SHFT                     0
#define HWIO_LLCC_PMGR_RAM_WAKE_CMD_STATUS_IN(x)           \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_WAKE_CMD_STATUS_ADDR(x), HWIO_LLCC_PMGR_RAM_WAKE_CMD_STATUS_RMSK)
#define HWIO_LLCC_PMGR_RAM_WAKE_CMD_STATUS_INM(x, mask)    \
	in_dword_masked ( HWIO_LLCC_PMGR_RAM_WAKE_CMD_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_RAM_WAKE_CMD_STATUS_OUT(x, val)     \
	out_dword( HWIO_LLCC_PMGR_RAM_WAKE_CMD_STATUS_ADDR(x), val)
#define HWIO_LLCC_PMGR_RAM_WAKE_CMD_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_RAM_WAKE_CMD_STATUS_ADDR(x), mask, val, HWIO_LLCC_PMGR_RAM_WAKE_CMD_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_RAM_WAKE_CMD_STATUS_WAKEUP_STATUS_BMSK 0x0000ffff
#define HWIO_LLCC_PMGR_RAM_WAKE_CMD_STATUS_WAKEUP_STATUS_SHFT        0x0

//// Register LLCC_PMGR_SLP_FSM_STATUS ////

#define HWIO_LLCC_PMGR_SLP_FSM_STATUS_ADDR(x)              (x+0x00000048)
#define HWIO_LLCC_PMGR_SLP_FSM_STATUS_PHYS(x)              (x+0x00000048)
#define HWIO_LLCC_PMGR_SLP_FSM_STATUS_RMSK                 0x0001f1ff
#define HWIO_LLCC_PMGR_SLP_FSM_STATUS_SHFT                          0
#define HWIO_LLCC_PMGR_SLP_FSM_STATUS_IN(x)                \
	in_dword_masked ( HWIO_LLCC_PMGR_SLP_FSM_STATUS_ADDR(x), HWIO_LLCC_PMGR_SLP_FSM_STATUS_RMSK)
#define HWIO_LLCC_PMGR_SLP_FSM_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_PMGR_SLP_FSM_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_SLP_FSM_STATUS_OUT(x, val)          \
	out_dword( HWIO_LLCC_PMGR_SLP_FSM_STATUS_ADDR(x), val)
#define HWIO_LLCC_PMGR_SLP_FSM_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_SLP_FSM_STATUS_ADDR(x), mask, val, HWIO_LLCC_PMGR_SLP_FSM_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_SLP_FSM_STATUS_WAKEUP_IN_PROGRESS_BMSK 0x00010000
#define HWIO_LLCC_PMGR_SLP_FSM_STATUS_WAKEUP_IN_PROGRESS_SHFT       0x10

#define HWIO_LLCC_PMGR_SLP_FSM_STATUS_WAKEUP_RAM_INDEX_BMSK 0x0000f000
#define HWIO_LLCC_PMGR_SLP_FSM_STATUS_WAKEUP_RAM_INDEX_SHFT        0xc

#define HWIO_LLCC_PMGR_SLP_FSM_STATUS_SLP_IN_PROGRESS_BMSK 0x00000100
#define HWIO_LLCC_PMGR_SLP_FSM_STATUS_SLP_IN_PROGRESS_SHFT        0x8

#define HWIO_LLCC_PMGR_SLP_FSM_STATUS_SLP_RAM_INDEX_BMSK   0x000000f0
#define HWIO_LLCC_PMGR_SLP_FSM_STATUS_SLP_RAM_INDEX_SHFT          0x4

#define HWIO_LLCC_PMGR_SLP_FSM_STATUS_RAMSLP_FSM_CURR_STATE_BMSK 0x0000000f
#define HWIO_LLCC_PMGR_SLP_FSM_STATUS_RAMSLP_FSM_CURR_STATE_SHFT        0x0

//// Register LLCC_PMGR_RCG_CTRL ////

#define HWIO_LLCC_PMGR_RCG_CTRL_ADDR(x)                    (x+0x00000050)
#define HWIO_LLCC_PMGR_RCG_CTRL_PHYS(x)                    (x+0x00000050)
#define HWIO_LLCC_PMGR_RCG_CTRL_RMSK                       0x8fff3333
#define HWIO_LLCC_PMGR_RCG_CTRL_SHFT                                0
#define HWIO_LLCC_PMGR_RCG_CTRL_IN(x)                      \
	in_dword_masked ( HWIO_LLCC_PMGR_RCG_CTRL_ADDR(x), HWIO_LLCC_PMGR_RCG_CTRL_RMSK)
#define HWIO_LLCC_PMGR_RCG_CTRL_INM(x, mask)               \
	in_dword_masked ( HWIO_LLCC_PMGR_RCG_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_RCG_CTRL_OUT(x, val)                \
	out_dword( HWIO_LLCC_PMGR_RCG_CTRL_ADDR(x), val)
#define HWIO_LLCC_PMGR_RCG_CTRL_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_RCG_CTRL_ADDR(x), mask, val, HWIO_LLCC_PMGR_RCG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_RCG_CTRL_ENABLE_RCG_FSM_BMSK        0x80000000
#define HWIO_LLCC_PMGR_RCG_CTRL_ENABLE_RCG_FSM_SHFT              0x1f

#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_DECISION_TIMER_VALUE_BMSK 0x0f000000
#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_DECISION_TIMER_VALUE_SHFT       0x18

#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_QACTIVE_HYSTERESIS_BMSK 0x00ff0000
#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_QACTIVE_HYSTERESIS_SHFT       0x10

#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_OVERRIDE_QACTIVE_BMSK  0x00002000
#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_OVERRIDE_QACTIVE_SHFT         0xd

#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_QACTIVE_VALUE_BMSK     0x00001000
#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_QACTIVE_VALUE_SHFT            0xc

#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_OVERRIDE_QACCEPT_BMSK  0x00000200
#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_OVERRIDE_QACCEPT_SHFT         0x9

#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_QACCEPT_N_VALUE_BMSK   0x00000100
#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_QACCEPT_N_VALUE_SHFT          0x8

#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_OVERRIDE_QDENY_BMSK    0x00000020
#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_OVERRIDE_QDENY_SHFT           0x5

#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_QDENY_VALUE_BMSK       0x00000010
#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_QDENY_VALUE_SHFT              0x4

#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_OVERRIDE_FENCE_EN_BMSK 0x00000002
#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_OVERRIDE_FENCE_EN_SHFT        0x1

#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_FENCE_EN_VALUE_BMSK    0x00000001
#define HWIO_LLCC_PMGR_RCG_CTRL_RCG_FENCE_EN_VALUE_SHFT           0x0

//// Register LLCC_PMGR_QACTIVE_STATUS ////

#define HWIO_LLCC_PMGR_QACTIVE_STATUS_ADDR(x)              (x+0x00000054)
#define HWIO_LLCC_PMGR_QACTIVE_STATUS_PHYS(x)              (x+0x00000054)
#define HWIO_LLCC_PMGR_QACTIVE_STATUS_RMSK                 0x0007ff03
#define HWIO_LLCC_PMGR_QACTIVE_STATUS_SHFT                          0
#define HWIO_LLCC_PMGR_QACTIVE_STATUS_IN(x)                \
	in_dword_masked ( HWIO_LLCC_PMGR_QACTIVE_STATUS_ADDR(x), HWIO_LLCC_PMGR_QACTIVE_STATUS_RMSK)
#define HWIO_LLCC_PMGR_QACTIVE_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_PMGR_QACTIVE_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_QACTIVE_STATUS_OUT(x, val)          \
	out_dword( HWIO_LLCC_PMGR_QACTIVE_STATUS_ADDR(x), val)
#define HWIO_LLCC_PMGR_QACTIVE_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_QACTIVE_STATUS_ADDR(x), mask, val, HWIO_LLCC_PMGR_QACTIVE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_QACTIVE_STATUS_LLCC_BLOCKS_QACTIVE_BMSK 0x0007ff00
#define HWIO_LLCC_PMGR_QACTIVE_STATUS_LLCC_BLOCKS_QACTIVE_SHFT        0x8

#define HWIO_LLCC_PMGR_QACTIVE_STATUS_REF_QACTIVE_BMSK     0x00000002
#define HWIO_LLCC_PMGR_QACTIVE_STATUS_REF_QACTIVE_SHFT            0x1

#define HWIO_LLCC_PMGR_QACTIVE_STATUS_CFG_QACTIVE_BMSK     0x00000001
#define HWIO_LLCC_PMGR_QACTIVE_STATUS_CFG_QACTIVE_SHFT            0x0

//// Register LLCC_PMGR_RCG_STATUS ////

#define HWIO_LLCC_PMGR_RCG_STATUS_ADDR(x)                  (x+0x00000058)
#define HWIO_LLCC_PMGR_RCG_STATUS_PHYS(x)                  (x+0x00000058)
#define HWIO_LLCC_PMGR_RCG_STATUS_RMSK                     0x00000007
#define HWIO_LLCC_PMGR_RCG_STATUS_SHFT                              0
#define HWIO_LLCC_PMGR_RCG_STATUS_IN(x)                    \
	in_dword_masked ( HWIO_LLCC_PMGR_RCG_STATUS_ADDR(x), HWIO_LLCC_PMGR_RCG_STATUS_RMSK)
#define HWIO_LLCC_PMGR_RCG_STATUS_INM(x, mask)             \
	in_dword_masked ( HWIO_LLCC_PMGR_RCG_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_RCG_STATUS_OUT(x, val)              \
	out_dword( HWIO_LLCC_PMGR_RCG_STATUS_ADDR(x), val)
#define HWIO_LLCC_PMGR_RCG_STATUS_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_RCG_STATUS_ADDR(x), mask, val, HWIO_LLCC_PMGR_RCG_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_RCG_STATUS_RCG_FSM_QSTATE_BMSK      0x00000006
#define HWIO_LLCC_PMGR_RCG_STATUS_RCG_FSM_QSTATE_SHFT             0x1

#define HWIO_LLCC_PMGR_RCG_STATUS_QREQ_N_SYNC_BMSK         0x00000001
#define HWIO_LLCC_PMGR_RCG_STATUS_QREQ_N_SYNC_SHFT                0x0

//// Register LLCC_PMGR_CLOCK_CTRL ////

#define HWIO_LLCC_PMGR_CLOCK_CTRL_ADDR(x)                  (x+0x00000060)
#define HWIO_LLCC_PMGR_CLOCK_CTRL_PHYS(x)                  (x+0x00000060)
#define HWIO_LLCC_PMGR_CLOCK_CTRL_RMSK                     0x00000003
#define HWIO_LLCC_PMGR_CLOCK_CTRL_SHFT                              0
#define HWIO_LLCC_PMGR_CLOCK_CTRL_IN(x)                    \
	in_dword_masked ( HWIO_LLCC_PMGR_CLOCK_CTRL_ADDR(x), HWIO_LLCC_PMGR_CLOCK_CTRL_RMSK)
#define HWIO_LLCC_PMGR_CLOCK_CTRL_INM(x, mask)             \
	in_dword_masked ( HWIO_LLCC_PMGR_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_CLOCK_CTRL_OUT(x, val)              \
	out_dword( HWIO_LLCC_PMGR_CLOCK_CTRL_ADDR(x), val)
#define HWIO_LLCC_PMGR_CLOCK_CTRL_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_CLOCK_CTRL_ADDR(x), mask, val, HWIO_LLCC_PMGR_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_CLOCK_CTRL_PROF_CLK_EN_BMSK         0x00000002
#define HWIO_LLCC_PMGR_CLOCK_CTRL_PROF_CLK_EN_SHFT                0x1

#define HWIO_LLCC_PMGR_CLOCK_CTRL_SLP_CTRL_CLK_EN_BMSK     0x00000001
#define HWIO_LLCC_PMGR_CLOCK_CTRL_SLP_CTRL_CLK_EN_SHFT            0x0

//// Register LLCC_PMGR_PRE_ARES_CTRL ////

#define HWIO_LLCC_PMGR_PRE_ARES_CTRL_ADDR(x)               (x+0x00000070)
#define HWIO_LLCC_PMGR_PRE_ARES_CTRL_PHYS(x)               (x+0x00000070)
#define HWIO_LLCC_PMGR_PRE_ARES_CTRL_RMSK                  0x00000001
#define HWIO_LLCC_PMGR_PRE_ARES_CTRL_SHFT                           0
#define HWIO_LLCC_PMGR_PRE_ARES_CTRL_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_PMGR_PRE_ARES_CTRL_ADDR(x), HWIO_LLCC_PMGR_PRE_ARES_CTRL_RMSK)
#define HWIO_LLCC_PMGR_PRE_ARES_CTRL_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_PMGR_PRE_ARES_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_PRE_ARES_CTRL_OUT(x, val)           \
	out_dword( HWIO_LLCC_PMGR_PRE_ARES_CTRL_ADDR(x), val)
#define HWIO_LLCC_PMGR_PRE_ARES_CTRL_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_PRE_ARES_CTRL_ADDR(x), mask, val, HWIO_LLCC_PMGR_PRE_ARES_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_PRE_ARES_CTRL_DISCARD_PRE_ARES_BMSK 0x00000001
#define HWIO_LLCC_PMGR_PRE_ARES_CTRL_DISCARD_PRE_ARES_SHFT        0x0

//// Register LLCC_PMGR_PRE_ARES_CLEAR ////

#define HWIO_LLCC_PMGR_PRE_ARES_CLEAR_ADDR(x)              (x+0x00000074)
#define HWIO_LLCC_PMGR_PRE_ARES_CLEAR_PHYS(x)              (x+0x00000074)
#define HWIO_LLCC_PMGR_PRE_ARES_CLEAR_RMSK                 0x00000001
#define HWIO_LLCC_PMGR_PRE_ARES_CLEAR_SHFT                          0
#define HWIO_LLCC_PMGR_PRE_ARES_CLEAR_IN(x)                \
	in_dword_masked ( HWIO_LLCC_PMGR_PRE_ARES_CLEAR_ADDR(x), HWIO_LLCC_PMGR_PRE_ARES_CLEAR_RMSK)
#define HWIO_LLCC_PMGR_PRE_ARES_CLEAR_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_PMGR_PRE_ARES_CLEAR_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_PRE_ARES_CLEAR_OUT(x, val)          \
	out_dword( HWIO_LLCC_PMGR_PRE_ARES_CLEAR_ADDR(x), val)
#define HWIO_LLCC_PMGR_PRE_ARES_CLEAR_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_PRE_ARES_CLEAR_ADDR(x), mask, val, HWIO_LLCC_PMGR_PRE_ARES_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_PRE_ARES_CLEAR_PRE_ARES_CLEAR_BMSK  0x00000001
#define HWIO_LLCC_PMGR_PRE_ARES_CLEAR_PRE_ARES_CLEAR_SHFT         0x0

//// Register LLCC_PMGR_PRE_ARES_STATUS ////

#define HWIO_LLCC_PMGR_PRE_ARES_STATUS_ADDR(x)             (x+0x00000078)
#define HWIO_LLCC_PMGR_PRE_ARES_STATUS_PHYS(x)             (x+0x00000078)
#define HWIO_LLCC_PMGR_PRE_ARES_STATUS_RMSK                0x00000003
#define HWIO_LLCC_PMGR_PRE_ARES_STATUS_SHFT                         0
#define HWIO_LLCC_PMGR_PRE_ARES_STATUS_IN(x)               \
	in_dword_masked ( HWIO_LLCC_PMGR_PRE_ARES_STATUS_ADDR(x), HWIO_LLCC_PMGR_PRE_ARES_STATUS_RMSK)
#define HWIO_LLCC_PMGR_PRE_ARES_STATUS_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_PMGR_PRE_ARES_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_PMGR_PRE_ARES_STATUS_OUT(x, val)         \
	out_dword( HWIO_LLCC_PMGR_PRE_ARES_STATUS_ADDR(x), val)
#define HWIO_LLCC_PMGR_PRE_ARES_STATUS_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_PRE_ARES_STATUS_ADDR(x), mask, val, HWIO_LLCC_PMGR_PRE_ARES_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_PRE_ARES_STATUS_PRE_ARES_SEEN_BMSK  0x00000002
#define HWIO_LLCC_PMGR_PRE_ARES_STATUS_PRE_ARES_SEEN_SHFT         0x1

#define HWIO_LLCC_PMGR_PRE_ARES_STATUS_PRE_ARES_DONE_BMSK  0x00000001
#define HWIO_LLCC_PMGR_PRE_ARES_STATUS_PRE_ARES_DONE_SHFT         0x0

//// Register LLCC_PMGR_PROF_EVENT_n_CFG ////

#define HWIO_LLCC_PMGR_PROF_EVENT_n_CFG_ADDR(base, n)      (base+0x1000+0x4*n)
#define HWIO_LLCC_PMGR_PROF_EVENT_n_CFG_PHYS(base, n)      (base+0x1000+0x4*n)
#define HWIO_LLCC_PMGR_PROF_EVENT_n_CFG_RMSK               0x00000007
#define HWIO_LLCC_PMGR_PROF_EVENT_n_CFG_SHFT                        0
#define HWIO_LLCC_PMGR_PROF_EVENT_n_CFG_MAXn                       15
#define HWIO_LLCC_PMGR_PROF_EVENT_n_CFG_INI(base, n)       \
	in_dword_masked ( HWIO_LLCC_PMGR_PROF_EVENT_n_CFG_ADDR(base, n), HWIO_LLCC_PMGR_PROF_EVENT_n_CFG_RMSK)
#define HWIO_LLCC_PMGR_PROF_EVENT_n_CFG_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_PMGR_PROF_EVENT_n_CFG_ADDR(base, n), mask) 
#define HWIO_LLCC_PMGR_PROF_EVENT_n_CFG_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_PMGR_PROF_EVENT_n_CFG_ADDR(base, n), val)
#define HWIO_LLCC_PMGR_PROF_EVENT_n_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_PMGR_PROF_EVENT_n_CFG_ADDR(base, n), mask, val, HWIO_LLCC_PMGR_PROF_EVENT_n_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_PMGR_PROF_EVENT_n_CFG_EVENT_SEL_BMSK     0x00000007
#define HWIO_LLCC_PMGR_PROF_EVENT_n_CFG_EVENT_SEL_SHFT            0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block LLCC_TRP
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register LLCC_TRP_SCID_n_ACT_CTRL ////

#define HWIO_LLCC_TRP_SCID_n_ACT_CTRL_ADDR(base, n)         (base+0x1000*n)
#define HWIO_LLCC_TRP_SCID_n_ACT_CTRL_PHYS(base, n)         (base+0x1000*n)
#define HWIO_LLCC_TRP_SCID_n_ACT_CTRL_RMSK                  0x00000007
#define HWIO_LLCC_TRP_SCID_n_ACT_CTRL_SHFT                           0
#define HWIO_LLCC_TRP_SCID_n_ACT_CTRL_MAXn                          31
#define HWIO_LLCC_TRP_SCID_n_ACT_CTRL_INI(base, n)          \
	in_dword_masked ( HWIO_LLCC_TRP_SCID_n_ACT_CTRL_ADDR(base, n), HWIO_LLCC_TRP_SCID_n_ACT_CTRL_RMSK)
#define HWIO_LLCC_TRP_SCID_n_ACT_CTRL_INMI(base, n, mask)   \
	in_dword_masked ( HWIO_LLCC_TRP_SCID_n_ACT_CTRL_ADDR(base, n), mask) 
#define HWIO_LLCC_TRP_SCID_n_ACT_CTRL_OUTI(base, n, val)    \
	out_dword( HWIO_LLCC_TRP_SCID_n_ACT_CTRL_ADDR(base, n), val)
#define HWIO_LLCC_TRP_SCID_n_ACT_CTRL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_SCID_n_ACT_CTRL_ADDR(base, n), mask, val, HWIO_LLCC_TRP_SCID_n_ACT_CTRL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_SCID_n_ACT_CTRL_OPCODE_BMSK           0x00000006
#define HWIO_LLCC_TRP_SCID_n_ACT_CTRL_OPCODE_SHFT                  0x1

#define HWIO_LLCC_TRP_SCID_n_ACT_CTRL_ACT_TRIG_BMSK         0x00000001
#define HWIO_LLCC_TRP_SCID_n_ACT_CTRL_ACT_TRIG_SHFT                0x0

//// Register LLCC_TRP_SCID_n_STATUS ////

#define HWIO_LLCC_TRP_SCID_n_STATUS_ADDR(base, n)           (base+0x4+0x1000*n)
#define HWIO_LLCC_TRP_SCID_n_STATUS_PHYS(base, n)           (base+0x4+0x1000*n)
#define HWIO_LLCC_TRP_SCID_n_STATUS_RMSK                    0x3fff0003
#define HWIO_LLCC_TRP_SCID_n_STATUS_SHFT                             0
#define HWIO_LLCC_TRP_SCID_n_STATUS_MAXn                            31
#define HWIO_LLCC_TRP_SCID_n_STATUS_INI(base, n)            \
	in_dword_masked ( HWIO_LLCC_TRP_SCID_n_STATUS_ADDR(base, n), HWIO_LLCC_TRP_SCID_n_STATUS_RMSK)
#define HWIO_LLCC_TRP_SCID_n_STATUS_INMI(base, n, mask)     \
	in_dword_masked ( HWIO_LLCC_TRP_SCID_n_STATUS_ADDR(base, n), mask) 
#define HWIO_LLCC_TRP_SCID_n_STATUS_OUTI(base, n, val)      \
	out_dword( HWIO_LLCC_TRP_SCID_n_STATUS_ADDR(base, n), val)
#define HWIO_LLCC_TRP_SCID_n_STATUS_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_SCID_n_STATUS_ADDR(base, n), mask, val, HWIO_LLCC_TRP_SCID_n_STATUS_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_SCID_n_STATUS_CURRENT_CAP_BMSK        0x3fff0000
#define HWIO_LLCC_TRP_SCID_n_STATUS_CURRENT_CAP_SHFT              0x10

#define HWIO_LLCC_TRP_SCID_n_STATUS_DEACTIVE_BMSK           0x00000002
#define HWIO_LLCC_TRP_SCID_n_STATUS_DEACTIVE_SHFT                  0x1

#define HWIO_LLCC_TRP_SCID_n_STATUS_ACTIVE_BMSK             0x00000001
#define HWIO_LLCC_TRP_SCID_n_STATUS_ACTIVE_SHFT                    0x0

//// Register LLCC_TRP_SCT_n_ATTRIBUTE0_CFG ////

#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_ADDR(base, n)    (base+0x21000+0x8*n)
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_PHYS(base, n)    (base+0x21000+0x8*n)
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_RMSK             0x000f000f
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_SHFT                      0
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_MAXn                     31
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_INI(base, n)     \
	in_dword_masked ( HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_ADDR(base, n), HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_RMSK)
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_ADDR(base, n), mask) 
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_ADDR(base, n), val)
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_ADDR(base, n), mask, val, HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_BONUS_WAYS_BMSK  0x000f0000
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_BONUS_WAYS_SHFT        0x10

#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_RESRVED_WAYS_BMSK 0x0000000f
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE0_CFG_RESRVED_WAYS_SHFT        0x0

//// Register LLCC_TRP_SCT_n_ATTRIBUTE1_CFG ////

#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_ADDR(base, n)    (base+0x21004+0x8*n)
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_PHYS(base, n)    (base+0x21004+0x8*n)
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_RMSK             0x3fff003f
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_SHFT                      0
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_MAXn                     31
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_INI(base, n)     \
	in_dword_masked ( HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_ADDR(base, n), HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_RMSK)
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_INMI(base, n, mask) \
	in_dword_masked ( HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_ADDR(base, n), mask) 
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_OUTI(base, n, val) \
	out_dword( HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_ADDR(base, n), val)
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_ADDR(base, n), mask, val, HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_MAX_CAP_BMSK     0x3fff0000
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_MAX_CAP_SHFT           0x10

#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_PRIORITY_BMSK    0x00000030
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_PRIORITY_SHFT           0x4

#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_FIXEDSIZE_BMSK   0x00000008
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_FIXEDSIZE_SHFT          0x3

#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_PROBE_TARGET_WAYS_ONLY_BMSK 0x00000004
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_PROBE_TARGET_WAYS_ONLY_SHFT        0x2

#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_CACHING_MODE_BMSK 0x00000003
#define HWIO_LLCC_TRP_SCT_n_ATTRIBUTE1_CFG_CACHING_MODE_SHFT        0x0

//// Register LLCC_TRP_SCID_DISABLE_CAP_ALLOC ////

#define HWIO_LLCC_TRP_SCID_DISABLE_CAP_ALLOC_ADDR(x)        (x+0x00023200)
#define HWIO_LLCC_TRP_SCID_DISABLE_CAP_ALLOC_PHYS(x)        (x+0x00023200)
#define HWIO_LLCC_TRP_SCID_DISABLE_CAP_ALLOC_RMSK           0xffffffff
#define HWIO_LLCC_TRP_SCID_DISABLE_CAP_ALLOC_SHFT                    0
#define HWIO_LLCC_TRP_SCID_DISABLE_CAP_ALLOC_IN(x)          \
	in_dword_masked ( HWIO_LLCC_TRP_SCID_DISABLE_CAP_ALLOC_ADDR(x), HWIO_LLCC_TRP_SCID_DISABLE_CAP_ALLOC_RMSK)
#define HWIO_LLCC_TRP_SCID_DISABLE_CAP_ALLOC_INM(x, mask)   \
	in_dword_masked ( HWIO_LLCC_TRP_SCID_DISABLE_CAP_ALLOC_ADDR(x), mask) 
#define HWIO_LLCC_TRP_SCID_DISABLE_CAP_ALLOC_OUT(x, val)    \
	out_dword( HWIO_LLCC_TRP_SCID_DISABLE_CAP_ALLOC_ADDR(x), val)
#define HWIO_LLCC_TRP_SCID_DISABLE_CAP_ALLOC_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_SCID_DISABLE_CAP_ALLOC_ADDR(x), mask, val, HWIO_LLCC_TRP_SCID_DISABLE_CAP_ALLOC_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_SCID_DISABLE_CAP_ALLOC_CAP_ALLOC_DISABLE_BMSK 0xffffffff
#define HWIO_LLCC_TRP_SCID_DISABLE_CAP_ALLOC_CAP_ALLOC_DISABLE_SHFT        0x0

//// Register LLCC_TRP_PCB_ACT_SCID_MASK ////

#define HWIO_LLCC_TRP_PCB_ACT_SCID_MASK_ADDR(x)             (x+0x00023204)
#define HWIO_LLCC_TRP_PCB_ACT_SCID_MASK_PHYS(x)             (x+0x00023204)
#define HWIO_LLCC_TRP_PCB_ACT_SCID_MASK_RMSK                0xffffffff
#define HWIO_LLCC_TRP_PCB_ACT_SCID_MASK_SHFT                         0
#define HWIO_LLCC_TRP_PCB_ACT_SCID_MASK_IN(x)               \
	in_dword_masked ( HWIO_LLCC_TRP_PCB_ACT_SCID_MASK_ADDR(x), HWIO_LLCC_TRP_PCB_ACT_SCID_MASK_RMSK)
#define HWIO_LLCC_TRP_PCB_ACT_SCID_MASK_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_TRP_PCB_ACT_SCID_MASK_ADDR(x), mask) 
#define HWIO_LLCC_TRP_PCB_ACT_SCID_MASK_OUT(x, val)         \
	out_dword( HWIO_LLCC_TRP_PCB_ACT_SCID_MASK_ADDR(x), val)
#define HWIO_LLCC_TRP_PCB_ACT_SCID_MASK_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_PCB_ACT_SCID_MASK_ADDR(x), mask, val, HWIO_LLCC_TRP_PCB_ACT_SCID_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_PCB_ACT_SCID_MASK_PCB_ACT_SCID_MASK_BMSK 0xffffffff
#define HWIO_LLCC_TRP_PCB_ACT_SCID_MASK_PCB_ACT_SCID_MASK_SHFT        0x0

//// Register LLCC_TRP_PCB_ACT_STATUS ////

#define HWIO_LLCC_TRP_PCB_ACT_STATUS_ADDR(x)                (x+0x0002320c)
#define HWIO_LLCC_TRP_PCB_ACT_STATUS_PHYS(x)                (x+0x0002320c)
#define HWIO_LLCC_TRP_PCB_ACT_STATUS_RMSK                   0x0000003f
#define HWIO_LLCC_TRP_PCB_ACT_STATUS_SHFT                            0
#define HWIO_LLCC_TRP_PCB_ACT_STATUS_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_TRP_PCB_ACT_STATUS_ADDR(x), HWIO_LLCC_TRP_PCB_ACT_STATUS_RMSK)
#define HWIO_LLCC_TRP_PCB_ACT_STATUS_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_TRP_PCB_ACT_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_TRP_PCB_ACT_STATUS_OUT(x, val)            \
	out_dword( HWIO_LLCC_TRP_PCB_ACT_STATUS_ADDR(x), val)
#define HWIO_LLCC_TRP_PCB_ACT_STATUS_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_PCB_ACT_STATUS_ADDR(x), mask, val, HWIO_LLCC_TRP_PCB_ACT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_PCB_ACT_STATUS_PCB_ACT_VEC_BMSK       0x0000003f
#define HWIO_LLCC_TRP_PCB_ACT_STATUS_PCB_ACT_VEC_SHFT              0x0

//// Register LLCC_TRP_ACT_WAY_STATUS ////

#define HWIO_LLCC_TRP_ACT_WAY_STATUS_ADDR(x)                (x+0x00023214)
#define HWIO_LLCC_TRP_ACT_WAY_STATUS_PHYS(x)                (x+0x00023214)
#define HWIO_LLCC_TRP_ACT_WAY_STATUS_RMSK                   0x000f000f
#define HWIO_LLCC_TRP_ACT_WAY_STATUS_SHFT                            0
#define HWIO_LLCC_TRP_ACT_WAY_STATUS_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_TRP_ACT_WAY_STATUS_ADDR(x), HWIO_LLCC_TRP_ACT_WAY_STATUS_RMSK)
#define HWIO_LLCC_TRP_ACT_WAY_STATUS_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_TRP_ACT_WAY_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ACT_WAY_STATUS_OUT(x, val)            \
	out_dword( HWIO_LLCC_TRP_ACT_WAY_STATUS_ADDR(x), val)
#define HWIO_LLCC_TRP_ACT_WAY_STATUS_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ACT_WAY_STATUS_ADDR(x), mask, val, HWIO_LLCC_TRP_ACT_WAY_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ACT_WAY_STATUS_ALLOC_WAY_VEC_BMSK     0x000f0000
#define HWIO_LLCC_TRP_ACT_WAY_STATUS_ALLOC_WAY_VEC_SHFT           0x10

#define HWIO_LLCC_TRP_ACT_WAY_STATUS_ACTIVE_WAY_VEC_BMSK    0x0000000f
#define HWIO_LLCC_TRP_ACT_WAY_STATUS_ACTIVE_WAY_VEC_SHFT           0x0

//// Register LLCC_TRP_SCID_ACT_STATUS ////

#define HWIO_LLCC_TRP_SCID_ACT_STATUS_ADDR(x)               (x+0x00023218)
#define HWIO_LLCC_TRP_SCID_ACT_STATUS_PHYS(x)               (x+0x00023218)
#define HWIO_LLCC_TRP_SCID_ACT_STATUS_RMSK                  0xffffffff
#define HWIO_LLCC_TRP_SCID_ACT_STATUS_SHFT                           0
#define HWIO_LLCC_TRP_SCID_ACT_STATUS_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_TRP_SCID_ACT_STATUS_ADDR(x), HWIO_LLCC_TRP_SCID_ACT_STATUS_RMSK)
#define HWIO_LLCC_TRP_SCID_ACT_STATUS_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_TRP_SCID_ACT_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_TRP_SCID_ACT_STATUS_OUT(x, val)           \
	out_dword( HWIO_LLCC_TRP_SCID_ACT_STATUS_ADDR(x), val)
#define HWIO_LLCC_TRP_SCID_ACT_STATUS_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_SCID_ACT_STATUS_ADDR(x), mask, val, HWIO_LLCC_TRP_SCID_ACT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_SCID_ACT_STATUS_SCID_ACT_VEC_BMSK     0xffffffff
#define HWIO_LLCC_TRP_SCID_ACT_STATUS_SCID_ACT_VEC_SHFT            0x0

//// Register LLCC_TRP_PCB_DIRTY_COUNT_STATUS0 ////

#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS0_ADDR(x)       (x+0x00023220)
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS0_PHYS(x)       (x+0x00023220)
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS0_RMSK          0x3fff3fff
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS0_SHFT                   0
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS0_IN(x)         \
	in_dword_masked ( HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS0_ADDR(x), HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS0_RMSK)
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS0_INM(x, mask)  \
	in_dword_masked ( HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS0_ADDR(x), mask) 
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS0_OUT(x, val)   \
	out_dword( HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS0_ADDR(x), val)
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS0_ADDR(x), mask, val, HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS0_PCB1_DIRTY_COUNT_BMSK 0x3fff0000
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS0_PCB1_DIRTY_COUNT_SHFT       0x10

#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS0_PCB0_DIRTY_COUNT_BMSK 0x00003fff
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS0_PCB0_DIRTY_COUNT_SHFT        0x0

//// Register LLCC_TRP_PCB_DIRTY_COUNT_STATUS1 ////

#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS1_ADDR(x)       (x+0x00023224)
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS1_PHYS(x)       (x+0x00023224)
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS1_RMSK          0x3fff3fff
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS1_SHFT                   0
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS1_IN(x)         \
	in_dword_masked ( HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS1_ADDR(x), HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS1_RMSK)
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS1_INM(x, mask)  \
	in_dword_masked ( HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS1_ADDR(x), mask) 
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS1_OUT(x, val)   \
	out_dword( HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS1_ADDR(x), val)
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS1_ADDR(x), mask, val, HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS1_PCB3_DIRTY_COUNT_BMSK 0x3fff0000
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS1_PCB3_DIRTY_COUNT_SHFT       0x10

#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS1_PCB2_DIRTY_COUNT_BMSK 0x00003fff
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS1_PCB2_DIRTY_COUNT_SHFT        0x0

//// Register LLCC_TRP_PCB_DIRTY_COUNT_STATUS2 ////

#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS2_ADDR(x)       (x+0x00023228)
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS2_PHYS(x)       (x+0x00023228)
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS2_RMSK          0x3fff3fff
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS2_SHFT                   0
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS2_IN(x)         \
	in_dword_masked ( HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS2_ADDR(x), HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS2_RMSK)
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS2_INM(x, mask)  \
	in_dword_masked ( HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS2_ADDR(x), mask) 
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS2_OUT(x, val)   \
	out_dword( HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS2_ADDR(x), val)
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS2_ADDR(x), mask, val, HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS2_PCB5_DIRTY_COUNT_BMSK 0x3fff0000
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS2_PCB5_DIRTY_COUNT_SHFT       0x10

#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS2_PCB4_DIRTY_COUNT_BMSK 0x00003fff
#define HWIO_LLCC_TRP_PCB_DIRTY_COUNT_STATUS2_PCB4_DIRTY_COUNT_SHFT        0x0

//// Register LLCC_TRP_CINIT_CTRL_0 ////

#define HWIO_LLCC_TRP_CINIT_CTRL_0_ADDR(x)                  (x+0x00023300)
#define HWIO_LLCC_TRP_CINIT_CTRL_0_PHYS(x)                  (x+0x00023300)
#define HWIO_LLCC_TRP_CINIT_CTRL_0_RMSK                     0x7f3ff3ff
#define HWIO_LLCC_TRP_CINIT_CTRL_0_SHFT                              0
#define HWIO_LLCC_TRP_CINIT_CTRL_0_IN(x)                    \
	in_dword_masked ( HWIO_LLCC_TRP_CINIT_CTRL_0_ADDR(x), HWIO_LLCC_TRP_CINIT_CTRL_0_RMSK)
#define HWIO_LLCC_TRP_CINIT_CTRL_0_INM(x, mask)             \
	in_dword_masked ( HWIO_LLCC_TRP_CINIT_CTRL_0_ADDR(x), mask) 
#define HWIO_LLCC_TRP_CINIT_CTRL_0_OUT(x, val)              \
	out_dword( HWIO_LLCC_TRP_CINIT_CTRL_0_ADDR(x), val)
#define HWIO_LLCC_TRP_CINIT_CTRL_0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_CINIT_CTRL_0_ADDR(x), mask, val, HWIO_LLCC_TRP_CINIT_CTRL_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_CINIT_CTRL_0_INIT_PRIOLVL_BMSK        0x7f000000
#define HWIO_LLCC_TRP_CINIT_CTRL_0_INIT_PRIOLVL_SHFT              0x18

#define HWIO_LLCC_TRP_CINIT_CTRL_0_SET_NDX_END_BMSK         0x003ff000
#define HWIO_LLCC_TRP_CINIT_CTRL_0_SET_NDX_END_SHFT                0xc

#define HWIO_LLCC_TRP_CINIT_CTRL_0_SET_NDX_START_BMSK       0x000003ff
#define HWIO_LLCC_TRP_CINIT_CTRL_0_SET_NDX_START_SHFT              0x0

//// Register LLCC_TRP_CINIT_CTRL_1 ////

#define HWIO_LLCC_TRP_CINIT_CTRL_1_ADDR(x)                  (x+0x00023304)
#define HWIO_LLCC_TRP_CINIT_CTRL_1_PHYS(x)                  (x+0x00023304)
#define HWIO_LLCC_TRP_CINIT_CTRL_1_RMSK                     0x00ff000f
#define HWIO_LLCC_TRP_CINIT_CTRL_1_SHFT                              0
#define HWIO_LLCC_TRP_CINIT_CTRL_1_IN(x)                    \
	in_dword_masked ( HWIO_LLCC_TRP_CINIT_CTRL_1_ADDR(x), HWIO_LLCC_TRP_CINIT_CTRL_1_RMSK)
#define HWIO_LLCC_TRP_CINIT_CTRL_1_INM(x, mask)             \
	in_dword_masked ( HWIO_LLCC_TRP_CINIT_CTRL_1_ADDR(x), mask) 
#define HWIO_LLCC_TRP_CINIT_CTRL_1_OUT(x, val)              \
	out_dword( HWIO_LLCC_TRP_CINIT_CTRL_1_ADDR(x), val)
#define HWIO_LLCC_TRP_CINIT_CTRL_1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_CINIT_CTRL_1_ADDR(x), mask, val, HWIO_LLCC_TRP_CINIT_CTRL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_CINIT_CTRL_1_ALL_SETS_BMSK            0x00800000
#define HWIO_LLCC_TRP_CINIT_CTRL_1_ALL_SETS_SHFT                  0x17

#define HWIO_LLCC_TRP_CINIT_CTRL_1_DTY_VAL_BMSK             0x00400000
#define HWIO_LLCC_TRP_CINIT_CTRL_1_DTY_VAL_SHFT                   0x16

#define HWIO_LLCC_TRP_CINIT_CTRL_1_VLD_VAL_BMSK             0x00200000
#define HWIO_LLCC_TRP_CINIT_CTRL_1_VLD_VAL_SHFT                   0x15

#define HWIO_LLCC_TRP_CINIT_CTRL_1_PER_WAY_BMSK             0x00100000
#define HWIO_LLCC_TRP_CINIT_CTRL_1_PER_WAY_SHFT                   0x14

#define HWIO_LLCC_TRP_CINIT_CTRL_1_DRIE_EN_BMSK             0x00080000
#define HWIO_LLCC_TRP_CINIT_CTRL_1_DRIE_EN_SHFT                   0x13

#define HWIO_LLCC_TRP_CINIT_CTRL_1_KEEP_WAY_OFF_BMSK        0x00040000
#define HWIO_LLCC_TRP_CINIT_CTRL_1_KEEP_WAY_OFF_SHFT              0x12

#define HWIO_LLCC_TRP_CINIT_CTRL_1_INIT_NO_WALKER_BMSK      0x00020000
#define HWIO_LLCC_TRP_CINIT_CTRL_1_INIT_NO_WALKER_SHFT            0x11

#define HWIO_LLCC_TRP_CINIT_CTRL_1_INIT_TRIG_BMSK           0x00010000
#define HWIO_LLCC_TRP_CINIT_CTRL_1_INIT_TRIG_SHFT                 0x10

#define HWIO_LLCC_TRP_CINIT_CTRL_1_WAY_EN_VEC_BMSK          0x0000000f
#define HWIO_LLCC_TRP_CINIT_CTRL_1_WAY_EN_VEC_SHFT                 0x0

//// Register LLCC_TRP_DRIE_VAL ////

#define HWIO_LLCC_TRP_DRIE_VAL_ADDR(x)                      (x+0x0002330c)
#define HWIO_LLCC_TRP_DRIE_VAL_PHYS(x)                      (x+0x0002330c)
#define HWIO_LLCC_TRP_DRIE_VAL_RMSK                         0xffffffff
#define HWIO_LLCC_TRP_DRIE_VAL_SHFT                                  0
#define HWIO_LLCC_TRP_DRIE_VAL_IN(x)                        \
	in_dword_masked ( HWIO_LLCC_TRP_DRIE_VAL_ADDR(x), HWIO_LLCC_TRP_DRIE_VAL_RMSK)
#define HWIO_LLCC_TRP_DRIE_VAL_INM(x, mask)                 \
	in_dword_masked ( HWIO_LLCC_TRP_DRIE_VAL_ADDR(x), mask) 
#define HWIO_LLCC_TRP_DRIE_VAL_OUT(x, val)                  \
	out_dword( HWIO_LLCC_TRP_DRIE_VAL_ADDR(x), val)
#define HWIO_LLCC_TRP_DRIE_VAL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_DRIE_VAL_ADDR(x), mask, val, HWIO_LLCC_TRP_DRIE_VAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_DRIE_VAL_DRIE_VAL_BMSK                0xffffffff
#define HWIO_LLCC_TRP_DRIE_VAL_DRIE_VAL_SHFT                       0x0

//// Register LLCC_TRP_CINIT_STATUS ////

#define HWIO_LLCC_TRP_CINIT_STATUS_ADDR(x)                  (x+0x00023308)
#define HWIO_LLCC_TRP_CINIT_STATUS_PHYS(x)                  (x+0x00023308)
#define HWIO_LLCC_TRP_CINIT_STATUS_RMSK                     0x00000003
#define HWIO_LLCC_TRP_CINIT_STATUS_SHFT                              0
#define HWIO_LLCC_TRP_CINIT_STATUS_IN(x)                    \
	in_dword_masked ( HWIO_LLCC_TRP_CINIT_STATUS_ADDR(x), HWIO_LLCC_TRP_CINIT_STATUS_RMSK)
#define HWIO_LLCC_TRP_CINIT_STATUS_INM(x, mask)             \
	in_dword_masked ( HWIO_LLCC_TRP_CINIT_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_TRP_CINIT_STATUS_OUT(x, val)              \
	out_dword( HWIO_LLCC_TRP_CINIT_STATUS_ADDR(x), val)
#define HWIO_LLCC_TRP_CINIT_STATUS_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_CINIT_STATUS_ADDR(x), mask, val, HWIO_LLCC_TRP_CINIT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_CINIT_STATUS_DCI_BUSY_BMSK            0x00000002
#define HWIO_LLCC_TRP_CINIT_STATUS_DCI_BUSY_SHFT                   0x1

#define HWIO_LLCC_TRP_CINIT_STATUS_DCI_DONE_BMSK            0x00000001
#define HWIO_LLCC_TRP_CINIT_STATUS_DCI_DONE_SHFT                   0x0

//// Register LLCC_TRP_CFLUSH_CTRL_0 ////

#define HWIO_LLCC_TRP_CFLUSH_CTRL_0_ADDR(x)                 (x+0x00023310)
#define HWIO_LLCC_TRP_CFLUSH_CTRL_0_PHYS(x)                 (x+0x00023310)
#define HWIO_LLCC_TRP_CFLUSH_CTRL_0_RMSK                    0x7f3ff3ff
#define HWIO_LLCC_TRP_CFLUSH_CTRL_0_SHFT                             0
#define HWIO_LLCC_TRP_CFLUSH_CTRL_0_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_TRP_CFLUSH_CTRL_0_ADDR(x), HWIO_LLCC_TRP_CFLUSH_CTRL_0_RMSK)
#define HWIO_LLCC_TRP_CFLUSH_CTRL_0_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_TRP_CFLUSH_CTRL_0_ADDR(x), mask) 
#define HWIO_LLCC_TRP_CFLUSH_CTRL_0_OUT(x, val)             \
	out_dword( HWIO_LLCC_TRP_CFLUSH_CTRL_0_ADDR(x), val)
#define HWIO_LLCC_TRP_CFLUSH_CTRL_0_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_CFLUSH_CTRL_0_ADDR(x), mask, val, HWIO_LLCC_TRP_CFLUSH_CTRL_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_CFLUSH_CTRL_0_CLEAN_PRIOLVL_BMSK      0x7f000000
#define HWIO_LLCC_TRP_CFLUSH_CTRL_0_CLEAN_PRIOLVL_SHFT            0x18

#define HWIO_LLCC_TRP_CFLUSH_CTRL_0_CLEAN_SET_NDX_END_BMSK  0x003ff000
#define HWIO_LLCC_TRP_CFLUSH_CTRL_0_CLEAN_SET_NDX_END_SHFT         0xc

#define HWIO_LLCC_TRP_CFLUSH_CTRL_0_CLEAN_SET_NDX_START_BMSK 0x000003ff
#define HWIO_LLCC_TRP_CFLUSH_CTRL_0_CLEAN_SET_NDX_START_SHFT        0x0

//// Register LLCC_TRP_CFLUSH_CTRL_1 ////

#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_ADDR(x)                 (x+0x00023314)
#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_PHYS(x)                 (x+0x00023314)
#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_RMSK                    0x00ff000f
#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_SHFT                             0
#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_TRP_CFLUSH_CTRL_1_ADDR(x), HWIO_LLCC_TRP_CFLUSH_CTRL_1_RMSK)
#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_TRP_CFLUSH_CTRL_1_ADDR(x), mask) 
#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_OUT(x, val)             \
	out_dword( HWIO_LLCC_TRP_CFLUSH_CTRL_1_ADDR(x), val)
#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_CFLUSH_CTRL_1_ADDR(x), mask, val, HWIO_LLCC_TRP_CFLUSH_CTRL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_PXI_SIDEBAND_TRIG_EN_BMSK 0x00800000
#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_PXI_SIDEBAND_TRIG_EN_SHFT       0x17

#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_PXI_REPEAT_BMSK         0x00400000
#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_PXI_REPEAT_SHFT               0x16

#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_ALL_SETS_BMSK           0x00200000
#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_ALL_SETS_SHFT                 0x15

#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_PER_WAY_BMSK            0x00100000
#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_PER_WAY_SHFT                  0x14

#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_OP_PXI_BMSK             0x00080000
#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_OP_PXI_SHFT                   0x13

#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_OP_CLEAN_BMSK           0x00040000
#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_OP_CLEAN_SHFT                 0x12

#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_KEEP_WAY_ON_BMSK        0x00020000
#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_KEEP_WAY_ON_SHFT              0x11

#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_CLEAN_TRIG_BMSK         0x00010000
#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_CLEAN_TRIG_SHFT               0x10

#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_CLEAN_WAY_VEC_BMSK      0x0000000f
#define HWIO_LLCC_TRP_CFLUSH_CTRL_1_CLEAN_WAY_VEC_SHFT             0x0

//// Register LLCC_TRP_CFLUSH_STATUS ////

#define HWIO_LLCC_TRP_CFLUSH_STATUS_ADDR(x)                 (x+0x00023318)
#define HWIO_LLCC_TRP_CFLUSH_STATUS_PHYS(x)                 (x+0x00023318)
#define HWIO_LLCC_TRP_CFLUSH_STATUS_RMSK                    0x0000001b
#define HWIO_LLCC_TRP_CFLUSH_STATUS_SHFT                             0
#define HWIO_LLCC_TRP_CFLUSH_STATUS_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_TRP_CFLUSH_STATUS_ADDR(x), HWIO_LLCC_TRP_CFLUSH_STATUS_RMSK)
#define HWIO_LLCC_TRP_CFLUSH_STATUS_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_TRP_CFLUSH_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_TRP_CFLUSH_STATUS_OUT(x, val)             \
	out_dword( HWIO_LLCC_TRP_CFLUSH_STATUS_ADDR(x), val)
#define HWIO_LLCC_TRP_CFLUSH_STATUS_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_CFLUSH_STATUS_ADDR(x), mask, val, HWIO_LLCC_TRP_CFLUSH_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_CFLUSH_STATUS_DCC_ABORT_BUSY_BMSK     0x00000010
#define HWIO_LLCC_TRP_CFLUSH_STATUS_DCC_ABORT_BUSY_SHFT            0x4

#define HWIO_LLCC_TRP_CFLUSH_STATUS_DCC_ABORT_DONE_BMSK     0x00000008
#define HWIO_LLCC_TRP_CFLUSH_STATUS_DCC_ABORT_DONE_SHFT            0x3

#define HWIO_LLCC_TRP_CFLUSH_STATUS_DCC_BUSY_BMSK           0x00000002
#define HWIO_LLCC_TRP_CFLUSH_STATUS_DCC_BUSY_SHFT                  0x1

#define HWIO_LLCC_TRP_CFLUSH_STATUS_DCC_DONE_BMSK           0x00000001
#define HWIO_LLCC_TRP_CFLUSH_STATUS_DCC_DONE_SHFT                  0x0

//// Register LLCC_TRP_CFLUSH_CTRL_2 ////

#define HWIO_LLCC_TRP_CFLUSH_CTRL_2_ADDR(x)                 (x+0x0002331c)
#define HWIO_LLCC_TRP_CFLUSH_CTRL_2_PHYS(x)                 (x+0x0002331c)
#define HWIO_LLCC_TRP_CFLUSH_CTRL_2_RMSK                    0x00000001
#define HWIO_LLCC_TRP_CFLUSH_CTRL_2_SHFT                             0
#define HWIO_LLCC_TRP_CFLUSH_CTRL_2_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_TRP_CFLUSH_CTRL_2_ADDR(x), HWIO_LLCC_TRP_CFLUSH_CTRL_2_RMSK)
#define HWIO_LLCC_TRP_CFLUSH_CTRL_2_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_TRP_CFLUSH_CTRL_2_ADDR(x), mask) 
#define HWIO_LLCC_TRP_CFLUSH_CTRL_2_OUT(x, val)             \
	out_dword( HWIO_LLCC_TRP_CFLUSH_CTRL_2_ADDR(x), val)
#define HWIO_LLCC_TRP_CFLUSH_CTRL_2_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_CFLUSH_CTRL_2_ADDR(x), mask, val, HWIO_LLCC_TRP_CFLUSH_CTRL_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_CFLUSH_CTRL_2_ABORT_BMSK              0x00000001
#define HWIO_LLCC_TRP_CFLUSH_CTRL_2_ABORT_SHFT                     0x0

//// Register LLCC_TRP_MISC_CFG ////

#define HWIO_LLCC_TRP_MISC_CFG_ADDR(x)                      (x+0x00022300)
#define HWIO_LLCC_TRP_MISC_CFG_PHYS(x)                      (x+0x00022300)
#define HWIO_LLCC_TRP_MISC_CFG_RMSK                         0xff0fff7e
#define HWIO_LLCC_TRP_MISC_CFG_SHFT                                  1
#define HWIO_LLCC_TRP_MISC_CFG_IN(x)                        \
	in_dword_masked ( HWIO_LLCC_TRP_MISC_CFG_ADDR(x), HWIO_LLCC_TRP_MISC_CFG_RMSK)
#define HWIO_LLCC_TRP_MISC_CFG_INM(x, mask)                 \
	in_dword_masked ( HWIO_LLCC_TRP_MISC_CFG_ADDR(x), mask) 
#define HWIO_LLCC_TRP_MISC_CFG_OUT(x, val)                  \
	out_dword( HWIO_LLCC_TRP_MISC_CFG_ADDR(x), val)
#define HWIO_LLCC_TRP_MISC_CFG_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_MISC_CFG_ADDR(x), mask, val, HWIO_LLCC_TRP_MISC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_MISC_CFG_MRU_DISABLE_BMSK             0x80000000
#define HWIO_LLCC_TRP_MISC_CFG_MRU_DISABLE_SHFT                   0x1f

#define HWIO_LLCC_TRP_MISC_CFG_SCT_STALE_EN_BMSK            0x40000000
#define HWIO_LLCC_TRP_MISC_CFG_SCT_STALE_EN_SHFT                  0x1e

#define HWIO_LLCC_TRP_MISC_CFG_NO_BKID_UPDATE_ON_HIT_BMSK   0x20000000
#define HWIO_LLCC_TRP_MISC_CFG_NO_BKID_UPDATE_ON_HIT_SHFT         0x1d

#define HWIO_LLCC_TRP_MISC_CFG_SCID_UPDATE_ON_WR_HIT_BMSK   0x10000000
#define HWIO_LLCC_TRP_MISC_CFG_SCID_UPDATE_ON_WR_HIT_SHFT         0x1c

#define HWIO_LLCC_TRP_MISC_CFG_TCM_REISSUE_ON_NO_WAY_BMSK   0x08000000
#define HWIO_LLCC_TRP_MISC_CFG_TCM_REISSUE_ON_NO_WAY_SHFT         0x1b

#define HWIO_LLCC_TRP_MISC_CFG_DEVICE_MISS_ON_EWD_LINE_BMSK 0x04000000
#define HWIO_LLCC_TRP_MISC_CFG_DEVICE_MISS_ON_EWD_LINE_SHFT       0x1a

#define HWIO_LLCC_TRP_MISC_CFG_PA_CMO_ONLY_ON_EWD_LINE_BMSK 0x02000000
#define HWIO_LLCC_TRP_MISC_CFG_PA_CMO_ONLY_ON_EWD_LINE_SHFT       0x19

#define HWIO_LLCC_TRP_MISC_CFG_HASH_EN_BMSK                 0x01000000
#define HWIO_LLCC_TRP_MISC_CFG_HASH_EN_SHFT                       0x18

#define HWIO_LLCC_TRP_MISC_CFG_WRBUF_THLD_BMSK              0x000f0000
#define HWIO_LLCC_TRP_MISC_CFG_WRBUF_THLD_SHFT                    0x10

#define HWIO_LLCC_TRP_MISC_CFG_HP_WR_THLD_BMSK              0x0000f000
#define HWIO_LLCC_TRP_MISC_CFG_HP_WR_THLD_SHFT                     0xc

#define HWIO_LLCC_TRP_MISC_CFG_LP_WR_THLD_BMSK              0x00000f00
#define HWIO_LLCC_TRP_MISC_CFG_LP_WR_THLD_SHFT                     0x8

#define HWIO_LLCC_TRP_MISC_CFG_ET_HP_DEPTH_BMSK             0x00000070
#define HWIO_LLCC_TRP_MISC_CFG_ET_HP_DEPTH_SHFT                    0x4

#define HWIO_LLCC_TRP_MISC_CFG_ET_HP_DEPTH_UPDATE_BMSK      0x00000008
#define HWIO_LLCC_TRP_MISC_CFG_ET_HP_DEPTH_UPDATE_SHFT             0x3

#define HWIO_LLCC_TRP_MISC_CFG_CMD_NOT_STALL_ON_ET_FULL_BMSK 0x00000004
#define HWIO_LLCC_TRP_MISC_CFG_CMD_NOT_STALL_ON_ET_FULL_SHFT        0x2

#define HWIO_LLCC_TRP_MISC_CFG_TAG_RAM_ECC_DISABLE_BMSK     0x00000002
#define HWIO_LLCC_TRP_MISC_CFG_TAG_RAM_ECC_DISABLE_SHFT            0x1

//// Register LLCC_TRP_WRSC_CFG ////

#define HWIO_LLCC_TRP_WRSC_CFG_ADDR(x)                      (x+0x00022304)
#define HWIO_LLCC_TRP_WRSC_CFG_PHYS(x)                      (x+0x00022304)
#define HWIO_LLCC_TRP_WRSC_CFG_RMSK                         0x07ff7ff7
#define HWIO_LLCC_TRP_WRSC_CFG_SHFT                                  0
#define HWIO_LLCC_TRP_WRSC_CFG_IN(x)                        \
	in_dword_masked ( HWIO_LLCC_TRP_WRSC_CFG_ADDR(x), HWIO_LLCC_TRP_WRSC_CFG_RMSK)
#define HWIO_LLCC_TRP_WRSC_CFG_INM(x, mask)                 \
	in_dword_masked ( HWIO_LLCC_TRP_WRSC_CFG_ADDR(x), mask) 
#define HWIO_LLCC_TRP_WRSC_CFG_OUT(x, val)                  \
	out_dword( HWIO_LLCC_TRP_WRSC_CFG_ADDR(x), val)
#define HWIO_LLCC_TRP_WRSC_CFG_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_WRSC_CFG_ADDR(x), mask, val, HWIO_LLCC_TRP_WRSC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_WRSC_CFG_WRSC_SCB_DEPTH_THRESHOLD_BMSK 0x07ff0000
#define HWIO_LLCC_TRP_WRSC_CFG_WRSC_SCB_DEPTH_THRESHOLD_SHFT       0x10

#define HWIO_LLCC_TRP_WRSC_CFG_WRSC_DEPTH_BMSK              0x00007ff0
#define HWIO_LLCC_TRP_WRSC_CFG_WRSC_DEPTH_SHFT                     0x4

#define HWIO_LLCC_TRP_WRSC_CFG_WRSC_FT_DEPTH_BMSK           0x00000007
#define HWIO_LLCC_TRP_WRSC_CFG_WRSC_FT_DEPTH_SHFT                  0x0

//// Register LLCC_TRP_WRSC_PRIORITYLVL_CFG0 ////

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_ADDR(x)         (x+0x00022320)
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_PHYS(x)         (x+0x00022320)
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_RMSK            0x7f7f7f7f
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_SHFT                     0
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_IN(x)           \
	in_dword_masked ( HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_ADDR(x), HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_RMSK)
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_INM(x, mask)    \
	in_dword_masked ( HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_OUT(x, val)     \
	out_dword( HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_ADDR(x), val)
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_ADDR(x), mask, val, HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_PRIORITYLVL_3_BMSK 0x7f000000
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_PRIORITYLVL_3_SHFT       0x18

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_PRIORITYLVL_2_BMSK 0x007f0000
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_PRIORITYLVL_2_SHFT       0x10

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_PRIORITYLVL_1_BMSK 0x00007f00
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_PRIORITYLVL_1_SHFT        0x8

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_PRIORITYLVL_0_BMSK 0x0000007f
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG0_PRIORITYLVL_0_SHFT        0x0

//// Register LLCC_TRP_WRSC_PRIORITYLVL_CFG1 ////

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_ADDR(x)         (x+0x00022324)
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_PHYS(x)         (x+0x00022324)
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_RMSK            0x7f7f7f7f
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_SHFT                     0
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_IN(x)           \
	in_dword_masked ( HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_ADDR(x), HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_RMSK)
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_INM(x, mask)    \
	in_dword_masked ( HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_OUT(x, val)     \
	out_dword( HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_ADDR(x), val)
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_ADDR(x), mask, val, HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_PRIORITYLVL_3_BMSK 0x7f000000
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_PRIORITYLVL_3_SHFT       0x18

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_PRIORITYLVL_2_BMSK 0x007f0000
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_PRIORITYLVL_2_SHFT       0x10

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_PRIORITYLVL_1_BMSK 0x00007f00
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_PRIORITYLVL_1_SHFT        0x8

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_PRIORITYLVL_0_BMSK 0x0000007f
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG1_PRIORITYLVL_0_SHFT        0x0

//// Register LLCC_TRP_WRSC_PRIORITYLVL_CFG2 ////

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_ADDR(x)         (x+0x00022328)
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_PHYS(x)         (x+0x00022328)
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_RMSK            0x7f7f7f7f
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_SHFT                     0
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_IN(x)           \
	in_dword_masked ( HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_ADDR(x), HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_RMSK)
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_INM(x, mask)    \
	in_dword_masked ( HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_ADDR(x), mask) 
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_OUT(x, val)     \
	out_dword( HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_ADDR(x), val)
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_ADDR(x), mask, val, HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_PRIORITYLVL_3_BMSK 0x7f000000
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_PRIORITYLVL_3_SHFT       0x18

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_PRIORITYLVL_2_BMSK 0x007f0000
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_PRIORITYLVL_2_SHFT       0x10

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_PRIORITYLVL_1_BMSK 0x00007f00
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_PRIORITYLVL_1_SHFT        0x8

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_PRIORITYLVL_0_BMSK 0x0000007f
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG2_PRIORITYLVL_0_SHFT        0x0

//// Register LLCC_TRP_WRSC_PRIORITYLVL_CFG3 ////

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_ADDR(x)         (x+0x0002232c)
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_PHYS(x)         (x+0x0002232c)
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_RMSK            0x7f7f7f7f
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_SHFT                     0
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_IN(x)           \
	in_dword_masked ( HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_ADDR(x), HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_RMSK)
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_INM(x, mask)    \
	in_dword_masked ( HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_ADDR(x), mask) 
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_OUT(x, val)     \
	out_dword( HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_ADDR(x), val)
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_ADDR(x), mask, val, HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_PRIORITYLVL_3_BMSK 0x7f000000
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_PRIORITYLVL_3_SHFT       0x18

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_PRIORITYLVL_2_BMSK 0x007f0000
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_PRIORITYLVL_2_SHFT       0x10

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_PRIORITYLVL_1_BMSK 0x00007f00
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_PRIORITYLVL_1_SHFT        0x8

#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_PRIORITYLVL_0_BMSK 0x0000007f
#define HWIO_LLCC_TRP_WRSC_PRIORITYLVL_CFG3_PRIORITYLVL_0_SHFT        0x0

//// Register LLCC_TRP_INTERNAL_STATUS0 ////

#define HWIO_LLCC_TRP_INTERNAL_STATUS0_ADDR(x)              (x+0x00022330)
#define HWIO_LLCC_TRP_INTERNAL_STATUS0_PHYS(x)              (x+0x00022330)
#define HWIO_LLCC_TRP_INTERNAL_STATUS0_RMSK                 0xffffffff
#define HWIO_LLCC_TRP_INTERNAL_STATUS0_SHFT                          0
#define HWIO_LLCC_TRP_INTERNAL_STATUS0_IN(x)                \
	in_dword_masked ( HWIO_LLCC_TRP_INTERNAL_STATUS0_ADDR(x), HWIO_LLCC_TRP_INTERNAL_STATUS0_RMSK)
#define HWIO_LLCC_TRP_INTERNAL_STATUS0_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_TRP_INTERNAL_STATUS0_ADDR(x), mask) 
#define HWIO_LLCC_TRP_INTERNAL_STATUS0_OUT(x, val)          \
	out_dword( HWIO_LLCC_TRP_INTERNAL_STATUS0_ADDR(x), val)
#define HWIO_LLCC_TRP_INTERNAL_STATUS0_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_INTERNAL_STATUS0_ADDR(x), mask, val, HWIO_LLCC_TRP_INTERNAL_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_INTERNAL_STATUS0_STATUS_BMSK          0xffffffff
#define HWIO_LLCC_TRP_INTERNAL_STATUS0_STATUS_SHFT                 0x0

//// Register LLCC_TRP_INTERNAL_STATUS1 ////

#define HWIO_LLCC_TRP_INTERNAL_STATUS1_ADDR(x)              (x+0x00022334)
#define HWIO_LLCC_TRP_INTERNAL_STATUS1_PHYS(x)              (x+0x00022334)
#define HWIO_LLCC_TRP_INTERNAL_STATUS1_RMSK                 0xffffffff
#define HWIO_LLCC_TRP_INTERNAL_STATUS1_SHFT                          0
#define HWIO_LLCC_TRP_INTERNAL_STATUS1_IN(x)                \
	in_dword_masked ( HWIO_LLCC_TRP_INTERNAL_STATUS1_ADDR(x), HWIO_LLCC_TRP_INTERNAL_STATUS1_RMSK)
#define HWIO_LLCC_TRP_INTERNAL_STATUS1_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_TRP_INTERNAL_STATUS1_ADDR(x), mask) 
#define HWIO_LLCC_TRP_INTERNAL_STATUS1_OUT(x, val)          \
	out_dword( HWIO_LLCC_TRP_INTERNAL_STATUS1_ADDR(x), val)
#define HWIO_LLCC_TRP_INTERNAL_STATUS1_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_INTERNAL_STATUS1_ADDR(x), mask, val, HWIO_LLCC_TRP_INTERNAL_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_INTERNAL_STATUS1_STATUS_BMSK          0xffffffff
#define HWIO_LLCC_TRP_INTERNAL_STATUS1_STATUS_SHFT                 0x0

//// Register LLCC_TRP_ET_STATUS ////

#define HWIO_LLCC_TRP_ET_STATUS_ADDR(x)                     (x+0x00022400)
#define HWIO_LLCC_TRP_ET_STATUS_PHYS(x)                     (x+0x00022400)
#define HWIO_LLCC_TRP_ET_STATUS_RMSK                        0x000000ff
#define HWIO_LLCC_TRP_ET_STATUS_SHFT                                 0
#define HWIO_LLCC_TRP_ET_STATUS_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_TRP_ET_STATUS_ADDR(x), HWIO_LLCC_TRP_ET_STATUS_RMSK)
#define HWIO_LLCC_TRP_ET_STATUS_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_TRP_ET_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ET_STATUS_OUT(x, val)                 \
	out_dword( HWIO_LLCC_TRP_ET_STATUS_ADDR(x), val)
#define HWIO_LLCC_TRP_ET_STATUS_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ET_STATUS_ADDR(x), mask, val, HWIO_LLCC_TRP_ET_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ET_STATUS_EVICT_VLD_BMSK              0x000000ff
#define HWIO_LLCC_TRP_ET_STATUS_EVICT_VLD_SHFT                     0x0

//// Register LLCC_TRP_FT_STATUS ////

#define HWIO_LLCC_TRP_FT_STATUS_ADDR(x)                     (x+0x00022404)
#define HWIO_LLCC_TRP_FT_STATUS_PHYS(x)                     (x+0x00022404)
#define HWIO_LLCC_TRP_FT_STATUS_RMSK                        0x000000ff
#define HWIO_LLCC_TRP_FT_STATUS_SHFT                                 0
#define HWIO_LLCC_TRP_FT_STATUS_IN(x)                       \
	in_dword_masked ( HWIO_LLCC_TRP_FT_STATUS_ADDR(x), HWIO_LLCC_TRP_FT_STATUS_RMSK)
#define HWIO_LLCC_TRP_FT_STATUS_INM(x, mask)                \
	in_dword_masked ( HWIO_LLCC_TRP_FT_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_TRP_FT_STATUS_OUT(x, val)                 \
	out_dword( HWIO_LLCC_TRP_FT_STATUS_ADDR(x), val)
#define HWIO_LLCC_TRP_FT_STATUS_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_FT_STATUS_ADDR(x), mask, val, HWIO_LLCC_TRP_FT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_FT_STATUS_FT_VLD_BMSK                 0x000000ff
#define HWIO_LLCC_TRP_FT_STATUS_FT_VLD_SHFT                        0x0

//// Register LLCC_TRP_FIFO_STATUS ////

#define HWIO_LLCC_TRP_FIFO_STATUS_ADDR(x)                   (x+0x00022408)
#define HWIO_LLCC_TRP_FIFO_STATUS_PHYS(x)                   (x+0x00022408)
#define HWIO_LLCC_TRP_FIFO_STATUS_RMSK                      0x07ff3333
#define HWIO_LLCC_TRP_FIFO_STATUS_SHFT                               0
#define HWIO_LLCC_TRP_FIFO_STATUS_IN(x)                     \
	in_dword_masked ( HWIO_LLCC_TRP_FIFO_STATUS_ADDR(x), HWIO_LLCC_TRP_FIFO_STATUS_RMSK)
#define HWIO_LLCC_TRP_FIFO_STATUS_INM(x, mask)              \
	in_dword_masked ( HWIO_LLCC_TRP_FIFO_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_TRP_FIFO_STATUS_OUT(x, val)               \
	out_dword( HWIO_LLCC_TRP_FIFO_STATUS_ADDR(x), val)
#define HWIO_LLCC_TRP_FIFO_STATUS_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_FIFO_STATUS_ADDR(x), mask, val, HWIO_LLCC_TRP_FIFO_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_FIFO_STATUS_WRSC_DEPTH_BMSK           0x07ff0000
#define HWIO_LLCC_TRP_FIFO_STATUS_WRSC_DEPTH_SHFT                 0x10

#define HWIO_LLCC_TRP_FIFO_STATUS_WRSC_FIFO_FULL_BMSK       0x00002000
#define HWIO_LLCC_TRP_FIFO_STATUS_WRSC_FIFO_FULL_SHFT              0xd

#define HWIO_LLCC_TRP_FIFO_STATUS_WRSC_FIFO_EMPTY_BMSK      0x00001000
#define HWIO_LLCC_TRP_FIFO_STATUS_WRSC_FIFO_EMPTY_SHFT             0xc

#define HWIO_LLCC_TRP_FIFO_STATUS_MRU_FIFO_FULL_BMSK        0x00000200
#define HWIO_LLCC_TRP_FIFO_STATUS_MRU_FIFO_FULL_SHFT               0x9

#define HWIO_LLCC_TRP_FIFO_STATUS_MRU_FIFO_EMPTY_BMSK       0x00000100
#define HWIO_LLCC_TRP_FIFO_STATUS_MRU_FIFO_EMPTY_SHFT              0x8

#define HWIO_LLCC_TRP_FIFO_STATUS_HQ_FIFO_FULL_BMSK         0x00000020
#define HWIO_LLCC_TRP_FIFO_STATUS_HQ_FIFO_FULL_SHFT                0x5

#define HWIO_LLCC_TRP_FIFO_STATUS_HQ_FIFO_EMPTY_BMSK        0x00000010
#define HWIO_LLCC_TRP_FIFO_STATUS_HQ_FIFO_EMPTY_SHFT               0x4

#define HWIO_LLCC_TRP_FIFO_STATUS_RWIQ_FIFO_FULL_BMSK       0x00000002
#define HWIO_LLCC_TRP_FIFO_STATUS_RWIQ_FIFO_FULL_SHFT              0x1

#define HWIO_LLCC_TRP_FIFO_STATUS_RWIQ_FIFO_EMPTY_BMSK      0x00000001
#define HWIO_LLCC_TRP_FIFO_STATUS_RWIQ_FIFO_EMPTY_SHFT             0x0

//// Register LLCC_TRP_FSM_STATUS ////

#define HWIO_LLCC_TRP_FSM_STATUS_ADDR(x)                    (x+0x0002240c)
#define HWIO_LLCC_TRP_FSM_STATUS_PHYS(x)                    (x+0x0002240c)
#define HWIO_LLCC_TRP_FSM_STATUS_RMSK                       0x00031f1f
#define HWIO_LLCC_TRP_FSM_STATUS_SHFT                                0
#define HWIO_LLCC_TRP_FSM_STATUS_IN(x)                      \
	in_dword_masked ( HWIO_LLCC_TRP_FSM_STATUS_ADDR(x), HWIO_LLCC_TRP_FSM_STATUS_RMSK)
#define HWIO_LLCC_TRP_FSM_STATUS_INM(x, mask)               \
	in_dword_masked ( HWIO_LLCC_TRP_FSM_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_TRP_FSM_STATUS_OUT(x, val)                \
	out_dword( HWIO_LLCC_TRP_FSM_STATUS_ADDR(x), val)
#define HWIO_LLCC_TRP_FSM_STATUS_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_FSM_STATUS_ADDR(x), mask, val, HWIO_LLCC_TRP_FSM_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_FSM_STATUS_DRIE_STATE_BMSK            0x00030000
#define HWIO_LLCC_TRP_FSM_STATUS_DRIE_STATE_SHFT                  0x10

#define HWIO_LLCC_TRP_FSM_STATUS_FLUSH_STATE_BMSK           0x00001f00
#define HWIO_LLCC_TRP_FSM_STATUS_FLUSH_STATE_SHFT                  0x8

#define HWIO_LLCC_TRP_FSM_STATUS_INIT_STATE_BMSK            0x0000001f
#define HWIO_LLCC_TRP_FSM_STATUS_INIT_STATE_SHFT                   0x0

//// Register LLCC_TRP_FLOW_CTRL_STATUS ////

#define HWIO_LLCC_TRP_FLOW_CTRL_STATUS_ADDR(x)              (x+0x00022410)
#define HWIO_LLCC_TRP_FLOW_CTRL_STATUS_PHYS(x)              (x+0x00022410)
#define HWIO_LLCC_TRP_FLOW_CTRL_STATUS_RMSK                 0x0007ffff
#define HWIO_LLCC_TRP_FLOW_CTRL_STATUS_SHFT                          0
#define HWIO_LLCC_TRP_FLOW_CTRL_STATUS_IN(x)                \
	in_dword_masked ( HWIO_LLCC_TRP_FLOW_CTRL_STATUS_ADDR(x), HWIO_LLCC_TRP_FLOW_CTRL_STATUS_RMSK)
#define HWIO_LLCC_TRP_FLOW_CTRL_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_LLCC_TRP_FLOW_CTRL_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_TRP_FLOW_CTRL_STATUS_OUT(x, val)          \
	out_dword( HWIO_LLCC_TRP_FLOW_CTRL_STATUS_ADDR(x), val)
#define HWIO_LLCC_TRP_FLOW_CTRL_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_FLOW_CTRL_STATUS_ADDR(x), mask, val, HWIO_LLCC_TRP_FLOW_CTRL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_FLOW_CTRL_STATUS_MRU_FIFO_CNTR_BMSK   0x0007e000
#define HWIO_LLCC_TRP_FLOW_CTRL_STATUS_MRU_FIFO_CNTR_SHFT          0xd

#define HWIO_LLCC_TRP_FLOW_CTRL_STATUS_HQ_CNTR_BMSK         0x00001f00
#define HWIO_LLCC_TRP_FLOW_CTRL_STATUS_HQ_CNTR_SHFT                0x8

#define HWIO_LLCC_TRP_FLOW_CTRL_STATUS_ET_HP_CNTR_BMSK      0x000000f0
#define HWIO_LLCC_TRP_FLOW_CTRL_STATUS_ET_HP_CNTR_SHFT             0x4

#define HWIO_LLCC_TRP_FLOW_CTRL_STATUS_ET_LP_CNTR_BMSK      0x0000000f
#define HWIO_LLCC_TRP_FLOW_CTRL_STATUS_ET_LP_CNTR_SHFT             0x0

//// Register LLCC_TRP_INTERFACES_STATUS ////

#define HWIO_LLCC_TRP_INTERFACES_STATUS_ADDR(x)             (x+0x00022414)
#define HWIO_LLCC_TRP_INTERFACES_STATUS_PHYS(x)             (x+0x00022414)
#define HWIO_LLCC_TRP_INTERFACES_STATUS_RMSK                0xffffffff
#define HWIO_LLCC_TRP_INTERFACES_STATUS_SHFT                         0
#define HWIO_LLCC_TRP_INTERFACES_STATUS_IN(x)               \
	in_dword_masked ( HWIO_LLCC_TRP_INTERFACES_STATUS_ADDR(x), HWIO_LLCC_TRP_INTERFACES_STATUS_RMSK)
#define HWIO_LLCC_TRP_INTERFACES_STATUS_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_TRP_INTERFACES_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_TRP_INTERFACES_STATUS_OUT(x, val)         \
	out_dword( HWIO_LLCC_TRP_INTERFACES_STATUS_ADDR(x), val)
#define HWIO_LLCC_TRP_INTERFACES_STATUS_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_INTERFACES_STATUS_ADDR(x), mask, val, HWIO_LLCC_TRP_INTERFACES_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_INTERFACES_STATUS_RDY_VEC_BMSK        0xffff0000
#define HWIO_LLCC_TRP_INTERFACES_STATUS_RDY_VEC_SHFT              0x10

#define HWIO_LLCC_TRP_INTERFACES_STATUS_VLD_VEC_BMSK        0x0000ffff
#define HWIO_LLCC_TRP_INTERFACES_STATUS_VLD_VEC_SHFT               0x0

//// Register LLCC_TRP_CLK_EN_CFG ////

#define HWIO_LLCC_TRP_CLK_EN_CFG_ADDR(x)                    (x+0x00022500)
#define HWIO_LLCC_TRP_CLK_EN_CFG_PHYS(x)                    (x+0x00022500)
#define HWIO_LLCC_TRP_CLK_EN_CFG_RMSK                       0x00000fff
#define HWIO_LLCC_TRP_CLK_EN_CFG_SHFT                                0
#define HWIO_LLCC_TRP_CLK_EN_CFG_IN(x)                      \
	in_dword_masked ( HWIO_LLCC_TRP_CLK_EN_CFG_ADDR(x), HWIO_LLCC_TRP_CLK_EN_CFG_RMSK)
#define HWIO_LLCC_TRP_CLK_EN_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_LLCC_TRP_CLK_EN_CFG_ADDR(x), mask) 
#define HWIO_LLCC_TRP_CLK_EN_CFG_OUT(x, val)                \
	out_dword( HWIO_LLCC_TRP_CLK_EN_CFG_ADDR(x), val)
#define HWIO_LLCC_TRP_CLK_EN_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_CLK_EN_CFG_ADDR(x), mask, val, HWIO_LLCC_TRP_CLK_EN_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_CLK_EN_CFG_ECC_ERR_LOG_CLK_EN_BMSK    0x00000800
#define HWIO_LLCC_TRP_CLK_EN_CFG_ECC_ERR_LOG_CLK_EN_SHFT           0xb

#define HWIO_LLCC_TRP_CLK_EN_CFG_ECC_ENCODER_CLK_EN_BMSK    0x00000400
#define HWIO_LLCC_TRP_CLK_EN_CFG_ECC_ENCODER_CLK_EN_SHFT           0xa

#define HWIO_LLCC_TRP_CLK_EN_CFG_PIPE_STAGE_CLK_EN_BMSK     0x00000200
#define HWIO_LLCC_TRP_CLK_EN_CFG_PIPE_STAGE_CLK_EN_SHFT            0x9

#define HWIO_LLCC_TRP_CLK_EN_CFG_NAWT_CLK_EN_BMSK           0x00000100
#define HWIO_LLCC_TRP_CLK_EN_CFG_NAWT_CLK_EN_SHFT                  0x8

#define HWIO_LLCC_TRP_CLK_EN_CFG_ET_CLK_EN_BMSK             0x00000080
#define HWIO_LLCC_TRP_CLK_EN_CFG_ET_CLK_EN_SHFT                    0x7

#define HWIO_LLCC_TRP_CLK_EN_CFG_RWIQ_CLK_EN_BMSK           0x00000040
#define HWIO_LLCC_TRP_CLK_EN_CFG_RWIQ_CLK_EN_SHFT                  0x6

#define HWIO_LLCC_TRP_CLK_EN_CFG_HQ_CLK_EN_BMSK             0x00000020
#define HWIO_LLCC_TRP_CLK_EN_CFG_HQ_CLK_EN_SHFT                    0x5

#define HWIO_LLCC_TRP_CLK_EN_CFG_FLOW_CTRL_CLK_EN_BMSK      0x00000010
#define HWIO_LLCC_TRP_CLK_EN_CFG_FLOW_CTRL_CLK_EN_SHFT             0x4

#define HWIO_LLCC_TRP_CLK_EN_CFG_PROF_CLK_EN_BMSK           0x00000008
#define HWIO_LLCC_TRP_CLK_EN_CFG_PROF_CLK_EN_SHFT                  0x3

#define HWIO_LLCC_TRP_CLK_EN_CFG_MRU_CLK_EN_BMSK            0x00000004
#define HWIO_LLCC_TRP_CLK_EN_CFG_MRU_CLK_EN_SHFT                   0x2

#define HWIO_LLCC_TRP_CLK_EN_CFG_TAGRAM_CLK_EN_BMSK         0x00000002
#define HWIO_LLCC_TRP_CLK_EN_CFG_TAGRAM_CLK_EN_SHFT                0x1

#define HWIO_LLCC_TRP_CLK_EN_CFG_HKE_CLK_EN_BMSK            0x00000001
#define HWIO_LLCC_TRP_CLK_EN_CFG_HKE_CLK_EN_SHFT                   0x0

//// Register LLCC_TRP_DPG_CFG ////

#define HWIO_LLCC_TRP_DPG_CFG_ADDR(x)                       (x+0x00022504)
#define HWIO_LLCC_TRP_DPG_CFG_PHYS(x)                       (x+0x00022504)
#define HWIO_LLCC_TRP_DPG_CFG_RMSK                          0x00000033
#define HWIO_LLCC_TRP_DPG_CFG_SHFT                                   0
#define HWIO_LLCC_TRP_DPG_CFG_IN(x)                         \
	in_dword_masked ( HWIO_LLCC_TRP_DPG_CFG_ADDR(x), HWIO_LLCC_TRP_DPG_CFG_RMSK)
#define HWIO_LLCC_TRP_DPG_CFG_INM(x, mask)                  \
	in_dword_masked ( HWIO_LLCC_TRP_DPG_CFG_ADDR(x), mask) 
#define HWIO_LLCC_TRP_DPG_CFG_OUT(x, val)                   \
	out_dword( HWIO_LLCC_TRP_DPG_CFG_ADDR(x), val)
#define HWIO_LLCC_TRP_DPG_CFG_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_DPG_CFG_ADDR(x), mask, val, HWIO_LLCC_TRP_DPG_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_DPG_CFG_RWIQ_DPG_CLK_EN_BMSK          0x00000020
#define HWIO_LLCC_TRP_DPG_CFG_RWIQ_DPG_CLK_EN_SHFT                 0x5

#define HWIO_LLCC_TRP_DPG_CFG_RWIQ_DPG_EN_BMSK              0x00000010
#define HWIO_LLCC_TRP_DPG_CFG_RWIQ_DPG_EN_SHFT                     0x4

#define HWIO_LLCC_TRP_DPG_CFG_HQ_DPG_CLK_EN_BMSK            0x00000002
#define HWIO_LLCC_TRP_DPG_CFG_HQ_DPG_CLK_EN_SHFT                   0x1

#define HWIO_LLCC_TRP_DPG_CFG_HQ_DPG_EN_BMSK                0x00000001
#define HWIO_LLCC_TRP_DPG_CFG_HQ_DPG_EN_SHFT                       0x0

//// Register LLCC_TRP_DEBUG_CTRL ////

#define HWIO_LLCC_TRP_DEBUG_CTRL_ADDR(x)                    (x+0x00022510)
#define HWIO_LLCC_TRP_DEBUG_CTRL_PHYS(x)                    (x+0x00022510)
#define HWIO_LLCC_TRP_DEBUG_CTRL_RMSK                       0xffff00ff
#define HWIO_LLCC_TRP_DEBUG_CTRL_SHFT                                0
#define HWIO_LLCC_TRP_DEBUG_CTRL_IN(x)                      \
	in_dword_masked ( HWIO_LLCC_TRP_DEBUG_CTRL_ADDR(x), HWIO_LLCC_TRP_DEBUG_CTRL_RMSK)
#define HWIO_LLCC_TRP_DEBUG_CTRL_INM(x, mask)               \
	in_dword_masked ( HWIO_LLCC_TRP_DEBUG_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_TRP_DEBUG_CTRL_OUT(x, val)                \
	out_dword( HWIO_LLCC_TRP_DEBUG_CTRL_ADDR(x), val)
#define HWIO_LLCC_TRP_DEBUG_CTRL_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_DEBUG_CTRL_ADDR(x), mask, val, HWIO_LLCC_TRP_DEBUG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_DEBUG_CTRL_ARB_DEBUG_SELECT_BMSK      0xffff0000
#define HWIO_LLCC_TRP_DEBUG_CTRL_ARB_DEBUG_SELECT_SHFT            0x10

#define HWIO_LLCC_TRP_DEBUG_CTRL_DEBUG_SELECT_BMSK          0x000000ff
#define HWIO_LLCC_TRP_DEBUG_CTRL_DEBUG_SELECT_SHFT                 0x0

//// Register LLCC_TRP_HW_EVENT_CTRL ////

#define HWIO_LLCC_TRP_HW_EVENT_CTRL_ADDR(x)                 (x+0x00022520)
#define HWIO_LLCC_TRP_HW_EVENT_CTRL_PHYS(x)                 (x+0x00022520)
#define HWIO_LLCC_TRP_HW_EVENT_CTRL_RMSK                    0x00001f1f
#define HWIO_LLCC_TRP_HW_EVENT_CTRL_SHFT                             0
#define HWIO_LLCC_TRP_HW_EVENT_CTRL_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_TRP_HW_EVENT_CTRL_ADDR(x), HWIO_LLCC_TRP_HW_EVENT_CTRL_RMSK)
#define HWIO_LLCC_TRP_HW_EVENT_CTRL_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_TRP_HW_EVENT_CTRL_ADDR(x), mask) 
#define HWIO_LLCC_TRP_HW_EVENT_CTRL_OUT(x, val)             \
	out_dword( HWIO_LLCC_TRP_HW_EVENT_CTRL_ADDR(x), val)
#define HWIO_LLCC_TRP_HW_EVENT_CTRL_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_HW_EVENT_CTRL_ADDR(x), mask, val, HWIO_LLCC_TRP_HW_EVENT_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_HW_EVENT_CTRL_SCT_DEACT_SELECT_BMSK   0x00001f00
#define HWIO_LLCC_TRP_HW_EVENT_CTRL_SCT_DEACT_SELECT_SHFT          0x8

#define HWIO_LLCC_TRP_HW_EVENT_CTRL_SCT_ACT_SELECT_BMSK     0x0000001f
#define HWIO_LLCC_TRP_HW_EVENT_CTRL_SCT_ACT_SELECT_SHFT            0x0

//// Register LLCC_TRP_DBG_EVT_STATUS ////

#define HWIO_LLCC_TRP_DBG_EVT_STATUS_ADDR(x)                (x+0x00022600)
#define HWIO_LLCC_TRP_DBG_EVT_STATUS_PHYS(x)                (x+0x00022600)
#define HWIO_LLCC_TRP_DBG_EVT_STATUS_RMSK                   0x0000001f
#define HWIO_LLCC_TRP_DBG_EVT_STATUS_SHFT                            0
#define HWIO_LLCC_TRP_DBG_EVT_STATUS_IN(x)                  \
	in_dword_masked ( HWIO_LLCC_TRP_DBG_EVT_STATUS_ADDR(x), HWIO_LLCC_TRP_DBG_EVT_STATUS_RMSK)
#define HWIO_LLCC_TRP_DBG_EVT_STATUS_INM(x, mask)           \
	in_dword_masked ( HWIO_LLCC_TRP_DBG_EVT_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_TRP_DBG_EVT_STATUS_OUT(x, val)            \
	out_dword( HWIO_LLCC_TRP_DBG_EVT_STATUS_ADDR(x), val)
#define HWIO_LLCC_TRP_DBG_EVT_STATUS_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_DBG_EVT_STATUS_ADDR(x), mask, val, HWIO_LLCC_TRP_DBG_EVT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_DBG_EVT_STATUS_FC_CREDIT_UF_BMSK      0x00000010
#define HWIO_LLCC_TRP_DBG_EVT_STATUS_FC_CREDIT_UF_SHFT             0x4

#define HWIO_LLCC_TRP_DBG_EVT_STATUS_SCT_ACT_ZERO_WAY_BMSK  0x00000008
#define HWIO_LLCC_TRP_DBG_EVT_STATUS_SCT_ACT_ZERO_WAY_SHFT         0x3

#define HWIO_LLCC_TRP_DBG_EVT_STATUS_HKE_BUSY_TRIGGER_BMSK  0x00000004
#define HWIO_LLCC_TRP_DBG_EVT_STATUS_HKE_BUSY_TRIGGER_SHFT         0x2

#define HWIO_LLCC_TRP_DBG_EVT_STATUS_ECC_ERR_BMSK           0x00000002
#define HWIO_LLCC_TRP_DBG_EVT_STATUS_ECC_ERR_SHFT                  0x1

#define HWIO_LLCC_TRP_DBG_EVT_STATUS_FIFO_OVERFLOW_BMSK     0x00000001
#define HWIO_LLCC_TRP_DBG_EVT_STATUS_FIFO_OVERFLOW_SHFT            0x0

//// Register LLCC_TRP_DBG_EVT_CLEAR ////

#define HWIO_LLCC_TRP_DBG_EVT_CLEAR_ADDR(x)                 (x+0x00022604)
#define HWIO_LLCC_TRP_DBG_EVT_CLEAR_PHYS(x)                 (x+0x00022604)
#define HWIO_LLCC_TRP_DBG_EVT_CLEAR_RMSK                    0x0000001f
#define HWIO_LLCC_TRP_DBG_EVT_CLEAR_SHFT                             0
#define HWIO_LLCC_TRP_DBG_EVT_CLEAR_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_TRP_DBG_EVT_CLEAR_ADDR(x), HWIO_LLCC_TRP_DBG_EVT_CLEAR_RMSK)
#define HWIO_LLCC_TRP_DBG_EVT_CLEAR_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_TRP_DBG_EVT_CLEAR_ADDR(x), mask) 
#define HWIO_LLCC_TRP_DBG_EVT_CLEAR_OUT(x, val)             \
	out_dword( HWIO_LLCC_TRP_DBG_EVT_CLEAR_ADDR(x), val)
#define HWIO_LLCC_TRP_DBG_EVT_CLEAR_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_DBG_EVT_CLEAR_ADDR(x), mask, val, HWIO_LLCC_TRP_DBG_EVT_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_DBG_EVT_CLEAR_FC_CREDIT_UF_BMSK       0x00000010
#define HWIO_LLCC_TRP_DBG_EVT_CLEAR_FC_CREDIT_UF_SHFT              0x4

#define HWIO_LLCC_TRP_DBG_EVT_CLEAR_SCT_ACT_ZERO_WAY_BMSK   0x00000008
#define HWIO_LLCC_TRP_DBG_EVT_CLEAR_SCT_ACT_ZERO_WAY_SHFT          0x3

#define HWIO_LLCC_TRP_DBG_EVT_CLEAR_HKE_BUSY_TRIGGER_BMSK   0x00000004
#define HWIO_LLCC_TRP_DBG_EVT_CLEAR_HKE_BUSY_TRIGGER_SHFT          0x2

#define HWIO_LLCC_TRP_DBG_EVT_CLEAR_ECC_ERR_BMSK            0x00000002
#define HWIO_LLCC_TRP_DBG_EVT_CLEAR_ECC_ERR_SHFT                   0x1

#define HWIO_LLCC_TRP_DBG_EVT_CLEAR_FIFO_OVERFLOW_BMSK      0x00000001
#define HWIO_LLCC_TRP_DBG_EVT_CLEAR_FIFO_OVERFLOW_SHFT             0x0

//// Register LLCC_TRP_DBG_EVT_FWD ////

#define HWIO_LLCC_TRP_DBG_EVT_FWD_ADDR(x)                   (x+0x00022608)
#define HWIO_LLCC_TRP_DBG_EVT_FWD_PHYS(x)                   (x+0x00022608)
#define HWIO_LLCC_TRP_DBG_EVT_FWD_RMSK                      0x0000001f
#define HWIO_LLCC_TRP_DBG_EVT_FWD_SHFT                               0
#define HWIO_LLCC_TRP_DBG_EVT_FWD_IN(x)                     \
	in_dword_masked ( HWIO_LLCC_TRP_DBG_EVT_FWD_ADDR(x), HWIO_LLCC_TRP_DBG_EVT_FWD_RMSK)
#define HWIO_LLCC_TRP_DBG_EVT_FWD_INM(x, mask)              \
	in_dword_masked ( HWIO_LLCC_TRP_DBG_EVT_FWD_ADDR(x), mask) 
#define HWIO_LLCC_TRP_DBG_EVT_FWD_OUT(x, val)               \
	out_dword( HWIO_LLCC_TRP_DBG_EVT_FWD_ADDR(x), val)
#define HWIO_LLCC_TRP_DBG_EVT_FWD_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_DBG_EVT_FWD_ADDR(x), mask, val, HWIO_LLCC_TRP_DBG_EVT_FWD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_DBG_EVT_FWD_FC_CREDIT_UF_BMSK         0x00000010
#define HWIO_LLCC_TRP_DBG_EVT_FWD_FC_CREDIT_UF_SHFT                0x4

#define HWIO_LLCC_TRP_DBG_EVT_FWD_SCT_ACT_ZERO_WAY_BMSK     0x00000008
#define HWIO_LLCC_TRP_DBG_EVT_FWD_SCT_ACT_ZERO_WAY_SHFT            0x3

#define HWIO_LLCC_TRP_DBG_EVT_FWD_HKE_BUSY_TRIGGER_BMSK     0x00000004
#define HWIO_LLCC_TRP_DBG_EVT_FWD_HKE_BUSY_TRIGGER_SHFT            0x2

#define HWIO_LLCC_TRP_DBG_EVT_FWD_ECC_ERR_BMSK              0x00000002
#define HWIO_LLCC_TRP_DBG_EVT_FWD_ECC_ERR_SHFT                     0x1

#define HWIO_LLCC_TRP_DBG_EVT_FWD_FIFO_OVERFLOW_BMSK        0x00000001
#define HWIO_LLCC_TRP_DBG_EVT_FWD_FIFO_OVERFLOW_SHFT               0x0

//// Register LLCC_TRP_DCRSW_CFG0 ////

#define HWIO_LLCC_TRP_DCRSW_CFG0_ADDR(x)                    (x+0x00020334)
#define HWIO_LLCC_TRP_DCRSW_CFG0_PHYS(x)                    (x+0x00020334)
#define HWIO_LLCC_TRP_DCRSW_CFG0_RMSK                       0x007f13ff
#define HWIO_LLCC_TRP_DCRSW_CFG0_SHFT                                0
#define HWIO_LLCC_TRP_DCRSW_CFG0_IN(x)                      \
	in_dword_masked ( HWIO_LLCC_TRP_DCRSW_CFG0_ADDR(x), HWIO_LLCC_TRP_DCRSW_CFG0_RMSK)
#define HWIO_LLCC_TRP_DCRSW_CFG0_INM(x, mask)               \
	in_dword_masked ( HWIO_LLCC_TRP_DCRSW_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_TRP_DCRSW_CFG0_OUT(x, val)                \
	out_dword( HWIO_LLCC_TRP_DCRSW_CFG0_ADDR(x), val)
#define HWIO_LLCC_TRP_DCRSW_CFG0_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_DCRSW_CFG0_ADDR(x), mask, val, HWIO_LLCC_TRP_DCRSW_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_DCRSW_CFG0_BLK_OFF_BMSK               0x00700000
#define HWIO_LLCC_TRP_DCRSW_CFG0_BLK_OFF_SHFT                     0x14

#define HWIO_LLCC_TRP_DCRSW_CFG0_TARGET_WAY_BMSK            0x000f0000
#define HWIO_LLCC_TRP_DCRSW_CFG0_TARGET_WAY_SHFT                  0x10

#define HWIO_LLCC_TRP_DCRSW_CFG0_DCRSW_TRIG_BMSK            0x00001000
#define HWIO_LLCC_TRP_DCRSW_CFG0_DCRSW_TRIG_SHFT                   0xc

#define HWIO_LLCC_TRP_DCRSW_CFG0_SET_NDX_BMSK               0x000003ff
#define HWIO_LLCC_TRP_DCRSW_CFG0_SET_NDX_SHFT                      0x0

//// Register LLCC_TRP_DCRSW_STATUS0 ////

#define HWIO_LLCC_TRP_DCRSW_STATUS0_ADDR(x)                 (x+0x00020338)
#define HWIO_LLCC_TRP_DCRSW_STATUS0_PHYS(x)                 (x+0x00020338)
#define HWIO_LLCC_TRP_DCRSW_STATUS0_RMSK                    0x17ffffff
#define HWIO_LLCC_TRP_DCRSW_STATUS0_SHFT                             0
#define HWIO_LLCC_TRP_DCRSW_STATUS0_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_TRP_DCRSW_STATUS0_ADDR(x), HWIO_LLCC_TRP_DCRSW_STATUS0_RMSK)
#define HWIO_LLCC_TRP_DCRSW_STATUS0_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_TRP_DCRSW_STATUS0_ADDR(x), mask) 
#define HWIO_LLCC_TRP_DCRSW_STATUS0_OUT(x, val)             \
	out_dword( HWIO_LLCC_TRP_DCRSW_STATUS0_ADDR(x), val)
#define HWIO_LLCC_TRP_DCRSW_STATUS0_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_DCRSW_STATUS0_ADDR(x), mask, val, HWIO_LLCC_TRP_DCRSW_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_DCRSW_STATUS0_DONE_BMSK               0x10000000
#define HWIO_LLCC_TRP_DCRSW_STATUS0_DONE_SHFT                     0x1c

#define HWIO_LLCC_TRP_DCRSW_STATUS0_TAG_BMSK                0x07ffffff
#define HWIO_LLCC_TRP_DCRSW_STATUS0_TAG_SHFT                       0x0

//// Register LLCC_TRP_DCRSW_STATUS1 ////

#define HWIO_LLCC_TRP_DCRSW_STATUS1_ADDR(x)                 (x+0x0002033c)
#define HWIO_LLCC_TRP_DCRSW_STATUS1_PHYS(x)                 (x+0x0002033c)
#define HWIO_LLCC_TRP_DCRSW_STATUS1_RMSK                    0x001fff9d
#define HWIO_LLCC_TRP_DCRSW_STATUS1_SHFT                             0
#define HWIO_LLCC_TRP_DCRSW_STATUS1_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_TRP_DCRSW_STATUS1_ADDR(x), HWIO_LLCC_TRP_DCRSW_STATUS1_RMSK)
#define HWIO_LLCC_TRP_DCRSW_STATUS1_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_TRP_DCRSW_STATUS1_ADDR(x), mask) 
#define HWIO_LLCC_TRP_DCRSW_STATUS1_OUT(x, val)             \
	out_dword( HWIO_LLCC_TRP_DCRSW_STATUS1_ADDR(x), val)
#define HWIO_LLCC_TRP_DCRSW_STATUS1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_DCRSW_STATUS1_ADDR(x), mask, val, HWIO_LLCC_TRP_DCRSW_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_DCRSW_STATUS1_ECC_BITS_BMSK           0x001fc000
#define HWIO_LLCC_TRP_DCRSW_STATUS1_ECC_BITS_SHFT                  0xe

#define HWIO_LLCC_TRP_DCRSW_STATUS1_ADD_BITS_BMSK           0x00003000
#define HWIO_LLCC_TRP_DCRSW_STATUS1_ADD_BITS_SHFT                  0xc

#define HWIO_LLCC_TRP_DCRSW_STATUS1_SCID_BMSK               0x00000f80
#define HWIO_LLCC_TRP_DCRSW_STATUS1_SCID_SHFT                      0x7

#define HWIO_LLCC_TRP_DCRSW_STATUS1_G1_DTY_BMSK             0x00000010
#define HWIO_LLCC_TRP_DCRSW_STATUS1_G1_DTY_SHFT                    0x4

#define HWIO_LLCC_TRP_DCRSW_STATUS1_G0_DTY_BMSK             0x00000008
#define HWIO_LLCC_TRP_DCRSW_STATUS1_G0_DTY_SHFT                    0x3

#define HWIO_LLCC_TRP_DCRSW_STATUS1_G1_VLD_BMSK             0x00000004
#define HWIO_LLCC_TRP_DCRSW_STATUS1_G1_VLD_SHFT                    0x2

#define HWIO_LLCC_TRP_DCRSW_STATUS1_G0_VLD_BMSK             0x00000001
#define HWIO_LLCC_TRP_DCRSW_STATUS1_G0_VLD_SHFT                    0x0

//// Register LLCC_TRP_ECC_ERROR_CFG ////

#define HWIO_LLCC_TRP_ECC_ERROR_CFG_ADDR(x)                 (x+0x00020340)
#define HWIO_LLCC_TRP_ECC_ERROR_CFG_PHYS(x)                 (x+0x00020340)
#define HWIO_LLCC_TRP_ECC_ERROR_CFG_RMSK                    0xff00ff30
#define HWIO_LLCC_TRP_ECC_ERROR_CFG_SHFT                             4
#define HWIO_LLCC_TRP_ECC_ERROR_CFG_IN(x)                   \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_ERROR_CFG_ADDR(x), HWIO_LLCC_TRP_ECC_ERROR_CFG_RMSK)
#define HWIO_LLCC_TRP_ECC_ERROR_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_ERROR_CFG_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ECC_ERROR_CFG_OUT(x, val)             \
	out_dword( HWIO_LLCC_TRP_ECC_ERROR_CFG_ADDR(x), val)
#define HWIO_LLCC_TRP_ECC_ERROR_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ECC_ERROR_CFG_ADDR(x), mask, val, HWIO_LLCC_TRP_ECC_ERROR_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ECC_ERROR_CFG_SB_ERROR_INTERRUPT_THRESHOLD_BMSK 0xff000000
#define HWIO_LLCC_TRP_ECC_ERROR_CFG_SB_ERROR_INTERRUPT_THRESHOLD_SHFT       0x18

#define HWIO_LLCC_TRP_ECC_ERROR_CFG_SB_ERROR_DEBUG_EVENT_THRESHOLD_BIT_BMSK 0x0000ff00
#define HWIO_LLCC_TRP_ECC_ERROR_CFG_SB_ERROR_DEBUG_EVENT_THRESHOLD_BIT_SHFT        0x8

#define HWIO_LLCC_TRP_ECC_ERROR_CFG_DB_QDSS_EVENT_LOGGING_EN_BMSK 0x00000020
#define HWIO_LLCC_TRP_ECC_ERROR_CFG_DB_QDSS_EVENT_LOGGING_EN_SHFT        0x5

#define HWIO_LLCC_TRP_ECC_ERROR_CFG_SB_QDSS_EVENT_LOGGING_EN_BMSK 0x00000010
#define HWIO_LLCC_TRP_ECC_ERROR_CFG_SB_QDSS_EVENT_LOGGING_EN_SHFT        0x4

//// Register LLCC_TRP_ECC_ERROR_CNTR_CLEAR ////

#define HWIO_LLCC_TRP_ECC_ERROR_CNTR_CLEAR_ADDR(x)          (x+0x00020440)
#define HWIO_LLCC_TRP_ECC_ERROR_CNTR_CLEAR_PHYS(x)          (x+0x00020440)
#define HWIO_LLCC_TRP_ECC_ERROR_CNTR_CLEAR_RMSK             0x00000003
#define HWIO_LLCC_TRP_ECC_ERROR_CNTR_CLEAR_SHFT                      0
#define HWIO_LLCC_TRP_ECC_ERROR_CNTR_CLEAR_IN(x)            \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_ERROR_CNTR_CLEAR_ADDR(x), HWIO_LLCC_TRP_ECC_ERROR_CNTR_CLEAR_RMSK)
#define HWIO_LLCC_TRP_ECC_ERROR_CNTR_CLEAR_INM(x, mask)     \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_ERROR_CNTR_CLEAR_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ECC_ERROR_CNTR_CLEAR_OUT(x, val)      \
	out_dword( HWIO_LLCC_TRP_ECC_ERROR_CNTR_CLEAR_ADDR(x), val)
#define HWIO_LLCC_TRP_ECC_ERROR_CNTR_CLEAR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ECC_ERROR_CNTR_CLEAR_ADDR(x), mask, val, HWIO_LLCC_TRP_ECC_ERROR_CNTR_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ECC_ERROR_CNTR_CLEAR_DB_COUNTER_CLEAR_BMSK 0x00000002
#define HWIO_LLCC_TRP_ECC_ERROR_CNTR_CLEAR_DB_COUNTER_CLEAR_SHFT        0x1

#define HWIO_LLCC_TRP_ECC_ERROR_CNTR_CLEAR_SB_COUNTER_CLEAR_BMSK 0x00000001
#define HWIO_LLCC_TRP_ECC_ERROR_CNTR_CLEAR_SB_COUNTER_CLEAR_SHFT        0x0

//// Register LLCC_TRP_ECC_ERROR_STATUS0 ////

#define HWIO_LLCC_TRP_ECC_ERROR_STATUS0_ADDR(x)             (x+0x00020344)
#define HWIO_LLCC_TRP_ECC_ERROR_STATUS0_PHYS(x)             (x+0x00020344)
#define HWIO_LLCC_TRP_ECC_ERROR_STATUS0_RMSK                0xffffffff
#define HWIO_LLCC_TRP_ECC_ERROR_STATUS0_SHFT                         0
#define HWIO_LLCC_TRP_ECC_ERROR_STATUS0_IN(x)               \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_ERROR_STATUS0_ADDR(x), HWIO_LLCC_TRP_ECC_ERROR_STATUS0_RMSK)
#define HWIO_LLCC_TRP_ECC_ERROR_STATUS0_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_ERROR_STATUS0_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ECC_ERROR_STATUS0_OUT(x, val)         \
	out_dword( HWIO_LLCC_TRP_ECC_ERROR_STATUS0_ADDR(x), val)
#define HWIO_LLCC_TRP_ECC_ERROR_STATUS0_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ECC_ERROR_STATUS0_ADDR(x), mask, val, HWIO_LLCC_TRP_ECC_ERROR_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ECC_ERROR_STATUS0_WAYS_DB_ERROR_OCCURRED_BMSK 0xffff0000
#define HWIO_LLCC_TRP_ECC_ERROR_STATUS0_WAYS_DB_ERROR_OCCURRED_SHFT       0x10

#define HWIO_LLCC_TRP_ECC_ERROR_STATUS0_WAYS_SB_ERROR_OCCURRED_BMSK 0x0000ffff
#define HWIO_LLCC_TRP_ECC_ERROR_STATUS0_WAYS_SB_ERROR_OCCURRED_SHFT        0x0

//// Register LLCC_TRP_ECC_ERROR_STATUS1 ////

#define HWIO_LLCC_TRP_ECC_ERROR_STATUS1_ADDR(x)             (x+0x00020348)
#define HWIO_LLCC_TRP_ECC_ERROR_STATUS1_PHYS(x)             (x+0x00020348)
#define HWIO_LLCC_TRP_ECC_ERROR_STATUS1_RMSK                0x00ff003f
#define HWIO_LLCC_TRP_ECC_ERROR_STATUS1_SHFT                         0
#define HWIO_LLCC_TRP_ECC_ERROR_STATUS1_IN(x)               \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_ERROR_STATUS1_ADDR(x), HWIO_LLCC_TRP_ECC_ERROR_STATUS1_RMSK)
#define HWIO_LLCC_TRP_ECC_ERROR_STATUS1_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_ERROR_STATUS1_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ECC_ERROR_STATUS1_OUT(x, val)         \
	out_dword( HWIO_LLCC_TRP_ECC_ERROR_STATUS1_ADDR(x), val)
#define HWIO_LLCC_TRP_ECC_ERROR_STATUS1_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ECC_ERROR_STATUS1_ADDR(x), mask, val, HWIO_LLCC_TRP_ECC_ERROR_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ECC_ERROR_STATUS1_SB_ERROR_COUNTER_BMSK 0x00ff0000
#define HWIO_LLCC_TRP_ECC_ERROR_STATUS1_SB_ERROR_COUNTER_SHFT       0x10

#define HWIO_LLCC_TRP_ECC_ERROR_STATUS1_DB_ERROR_COUNTER_BMSK 0x0000003f
#define HWIO_LLCC_TRP_ECC_ERROR_STATUS1_DB_ERROR_COUNTER_SHFT        0x0

//// Register LLCC_TRP_ECC_SB_ERR_SYN0 ////

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_ADDR(x)               (x+0x0002034c)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_PHYS(x)               (x+0x0002034c)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_RMSK                  0x00003371
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_SHFT                           0
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_ADDR(x), HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_RMSK)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_OUT(x, val)           \
	out_dword( HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_ADDR(x), val)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_ADDR(x), mask, val, HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_RWI_BMSK              0x00002000
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_RWI_SHFT                     0xd

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_RWE_BMSK              0x00001000
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_RWE_SHFT                     0xc

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_ALFOM_BMSK            0x00000200
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_ALFOM_SHFT                   0x9

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_ALFOP_BMSK            0x00000100
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_ALFOP_SHFT                   0x8

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_CMO_CLEAN_BMSK        0x00000040
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_CMO_CLEAN_SHFT               0x6

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_CMO_INVAL_BMSK        0x00000020
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_CMO_INVAL_SHFT               0x5

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_CMO_READ_BMSK         0x00000010
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_CMO_READ_SHFT                0x4

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_TCM_BMSK              0x00000001
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN0_TCM_SHFT                     0x0

//// Register LLCC_TRP_ECC_SB_ERR_SYN1 ////

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_ADDR(x)               (x+0x00020350)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_PHYS(x)               (x+0x00020350)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_RMSK                  0xffff7f1f
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_SHFT                           0
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_ADDR(x), HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_RMSK)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_OUT(x, val)           \
	out_dword( HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_ADDR(x), val)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_ADDR(x), mask, val, HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_MID_BMSK              0xffff0000
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_MID_SHFT                    0x10

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_TID_BMSK              0x00007f00
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_TID_SHFT                     0x8

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_SCID_BMSK             0x0000001f
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN1_SCID_SHFT                    0x0

//// Register LLCC_TRP_ECC_SB_ERR_SYN2 ////

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN2_ADDR(x)               (x+0x00020354)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN2_PHYS(x)               (x+0x00020354)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN2_RMSK                  0x003ff000
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN2_SHFT                          12
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN2_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_SB_ERR_SYN2_ADDR(x), HWIO_LLCC_TRP_ECC_SB_ERR_SYN2_RMSK)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN2_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_SB_ERR_SYN2_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN2_OUT(x, val)           \
	out_dword( HWIO_LLCC_TRP_ECC_SB_ERR_SYN2_ADDR(x), val)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN2_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ECC_SB_ERR_SYN2_ADDR(x), mask, val, HWIO_LLCC_TRP_ECC_SB_ERR_SYN2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN2_SET_NDX_BMSK          0x003ff000
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN2_SET_NDX_SHFT                 0xc

//// Register LLCC_TRP_ECC_SB_ERR_SYN3 ////

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN3_ADDR(x)               (x+0x00020358)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN3_PHYS(x)               (x+0x00020358)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN3_RMSK                  0xf003ffff
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN3_SHFT                           0
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN3_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_SB_ERR_SYN3_ADDR(x), HWIO_LLCC_TRP_ECC_SB_ERR_SYN3_RMSK)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN3_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_SB_ERR_SYN3_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN3_OUT(x, val)           \
	out_dword( HWIO_LLCC_TRP_ECC_SB_ERR_SYN3_ADDR(x), val)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN3_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ECC_SB_ERR_SYN3_ADDR(x), mask, val, HWIO_LLCC_TRP_ECC_SB_ERR_SYN3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN3_WAY_LOGGED_BMSK       0xf0000000
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN3_WAY_LOGGED_SHFT             0x1c

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN3_UNCORRECTED_TAG_BMSK  0x0003ffff
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN3_UNCORRECTED_TAG_SHFT         0x0

//// Register LLCC_TRP_ECC_SB_ERR_SYN4 ////

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_ADDR(x)               (x+0x0002035c)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_PHYS(x)               (x+0x0002035c)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_RMSK                  0x7f11f033
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_SHFT                           0
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_ADDR(x), HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_RMSK)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_OUT(x, val)           \
	out_dword( HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_ADDR(x), val)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_ADDR(x), mask, val, HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_UNCORRECTED_PARITY_BITS_BMSK 0x7f000000
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_UNCORRECTED_PARITY_BITS_SHFT       0x18

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_UNCORRECTED_ADDITIONAL_BIT_BMSK 0x00100000
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_UNCORRECTED_ADDITIONAL_BIT_SHFT       0x14

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_UNCORRECTED_SCID_BMSK 0x0001f000
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_UNCORRECTED_SCID_SHFT        0xc

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_UNCORRECTED_DIRTY_1_BMSK 0x00000020
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_UNCORRECTED_DIRTY_1_SHFT        0x5

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_UNCORRECTED_VLD_1_BMSK 0x00000010
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_UNCORRECTED_VLD_1_SHFT        0x4

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_UNCORRECTED_DIRTY_0_BMSK 0x00000002
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_UNCORRECTED_DIRTY_0_SHFT        0x1

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_UNCORRECTED_VLD_0_BMSK 0x00000001
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN4_UNCORRECTED_VLD_0_SHFT        0x0

//// Register LLCC_TRP_ECC_SB_ERR_SYN5 ////

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN5_ADDR(x)               (x+0x00020360)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN5_PHYS(x)               (x+0x00020360)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN5_RMSK                  0x0fffffff
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN5_SHFT                           0
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN5_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_SB_ERR_SYN5_ADDR(x), HWIO_LLCC_TRP_ECC_SB_ERR_SYN5_RMSK)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN5_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_SB_ERR_SYN5_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN5_OUT(x, val)           \
	out_dword( HWIO_LLCC_TRP_ECC_SB_ERR_SYN5_ADDR(x), val)
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN5_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ECC_SB_ERR_SYN5_ADDR(x), mask, val, HWIO_LLCC_TRP_ECC_SB_ERR_SYN5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN5_ADDR_BMSK             0x0fffffff
#define HWIO_LLCC_TRP_ECC_SB_ERR_SYN5_ADDR_SHFT                    0x0

//// Register LLCC_TRP_ECC_DB_ERR_SYN0 ////

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_ADDR(x)               (x+0x00020370)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_PHYS(x)               (x+0x00020370)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_RMSK                  0x00003371
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_SHFT                           0
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_ADDR(x), HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_RMSK)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_OUT(x, val)           \
	out_dword( HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_ADDR(x), val)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_ADDR(x), mask, val, HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_RWI_BMSK              0x00002000
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_RWI_SHFT                     0xd

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_RWE_BMSK              0x00001000
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_RWE_SHFT                     0xc

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_ALFOM_BMSK            0x00000200
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_ALFOM_SHFT                   0x9

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_ALFOP_BMSK            0x00000100
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_ALFOP_SHFT                   0x8

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_CMO_CLEAN_BMSK        0x00000040
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_CMO_CLEAN_SHFT               0x6

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_CMO_INVAL_BMSK        0x00000020
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_CMO_INVAL_SHFT               0x5

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_CMO_READ_BMSK         0x00000010
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_CMO_READ_SHFT                0x4

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_TCM_BMSK              0x00000001
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN0_TCM_SHFT                     0x0

//// Register LLCC_TRP_ECC_DB_ERR_SYN1 ////

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_ADDR(x)               (x+0x00020374)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_PHYS(x)               (x+0x00020374)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_RMSK                  0xffff7f1f
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_SHFT                           0
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_ADDR(x), HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_RMSK)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_OUT(x, val)           \
	out_dword( HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_ADDR(x), val)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_ADDR(x), mask, val, HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_MID_BMSK              0xffff0000
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_MID_SHFT                    0x10

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_TID_BMSK              0x00007f00
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_TID_SHFT                     0x8

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_SCID_BMSK             0x0000001f
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN1_SCID_SHFT                    0x0

//// Register LLCC_TRP_ECC_DB_ERR_SYN2 ////

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN2_ADDR(x)               (x+0x00020378)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN2_PHYS(x)               (x+0x00020378)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN2_RMSK                  0x003ff000
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN2_SHFT                          12
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN2_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_DB_ERR_SYN2_ADDR(x), HWIO_LLCC_TRP_ECC_DB_ERR_SYN2_RMSK)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN2_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_DB_ERR_SYN2_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN2_OUT(x, val)           \
	out_dword( HWIO_LLCC_TRP_ECC_DB_ERR_SYN2_ADDR(x), val)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN2_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ECC_DB_ERR_SYN2_ADDR(x), mask, val, HWIO_LLCC_TRP_ECC_DB_ERR_SYN2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN2_SET_NDX_BMSK          0x003ff000
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN2_SET_NDX_SHFT                 0xc

//// Register LLCC_TRP_ECC_DB_ERR_SYN3 ////

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN3_ADDR(x)               (x+0x0002037c)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN3_PHYS(x)               (x+0x0002037c)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN3_RMSK                  0xf003ffff
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN3_SHFT                           0
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN3_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_DB_ERR_SYN3_ADDR(x), HWIO_LLCC_TRP_ECC_DB_ERR_SYN3_RMSK)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN3_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_DB_ERR_SYN3_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN3_OUT(x, val)           \
	out_dword( HWIO_LLCC_TRP_ECC_DB_ERR_SYN3_ADDR(x), val)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN3_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ECC_DB_ERR_SYN3_ADDR(x), mask, val, HWIO_LLCC_TRP_ECC_DB_ERR_SYN3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN3_WAY_LOGGED_BMSK       0xf0000000
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN3_WAY_LOGGED_SHFT             0x1c

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN3_UNCORRECTED_TAG_BMSK  0x0003ffff
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN3_UNCORRECTED_TAG_SHFT         0x0

//// Register LLCC_TRP_ECC_DB_ERR_SYN4 ////

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_ADDR(x)               (x+0x00020380)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_PHYS(x)               (x+0x00020380)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_RMSK                  0x7f11f033
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_SHFT                           0
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_ADDR(x), HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_RMSK)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_OUT(x, val)           \
	out_dword( HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_ADDR(x), val)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_ADDR(x), mask, val, HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_UNCORRECTED_PARITY_BITS_BMSK 0x7f000000
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_UNCORRECTED_PARITY_BITS_SHFT       0x18

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_UNCORRECTED_ADDITIONAL_BIT_BMSK 0x00100000
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_UNCORRECTED_ADDITIONAL_BIT_SHFT       0x14

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_UNCORRECTED_SCID_BMSK 0x0001f000
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_UNCORRECTED_SCID_SHFT        0xc

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_UNCORRECTED_DIRTY_1_BMSK 0x00000020
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_UNCORRECTED_DIRTY_1_SHFT        0x5

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_UNCORRECTED_VLD_1_BMSK 0x00000010
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_UNCORRECTED_VLD_1_SHFT        0x4

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_UNCORRECTED_DIRTY_0_BMSK 0x00000002
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_UNCORRECTED_DIRTY_0_SHFT        0x1

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_UNCORRECTED_VLD_0_BMSK 0x00000001
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN4_UNCORRECTED_VLD_0_SHFT        0x0

//// Register LLCC_TRP_ECC_DB_ERR_SYN5 ////

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN5_ADDR(x)               (x+0x00020384)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN5_PHYS(x)               (x+0x00020384)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN5_RMSK                  0x0fffffff
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN5_SHFT                           0
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN5_IN(x)                 \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_DB_ERR_SYN5_ADDR(x), HWIO_LLCC_TRP_ECC_DB_ERR_SYN5_RMSK)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN5_INM(x, mask)          \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_DB_ERR_SYN5_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN5_OUT(x, val)           \
	out_dword( HWIO_LLCC_TRP_ECC_DB_ERR_SYN5_ADDR(x), val)
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN5_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ECC_DB_ERR_SYN5_ADDR(x), mask, val, HWIO_LLCC_TRP_ECC_DB_ERR_SYN5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN5_ADDR_BMSK             0x0fffffff
#define HWIO_LLCC_TRP_ECC_DB_ERR_SYN5_ADDR_SHFT                    0x0

//// Register LLCC_TRP_ECC_ERROR_INJECTION_0 ////

#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_ADDR(x)         (x+0x00020400)
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_PHYS(x)         (x+0x00020400)
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_RMSK            0xe0000003
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_SHFT                     0
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_IN(x)           \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_ADDR(x), HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_RMSK)
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_INM(x, mask)    \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_OUT(x, val)     \
	out_dword( HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_ADDR(x), val)
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_ADDR(x), mask, val, HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_DOWN_COUNTER_EN_BMSK 0x80000000
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_DOWN_COUNTER_EN_SHFT       0x1f

#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_REPEAT_BMSK     0x40000000
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_REPEAT_SHFT           0x1e

#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_INJECT_ERROR_ON_ACCESS_BMSK 0x20000000
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_INJECT_ERROR_ON_ACCESS_SHFT       0x1d

#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_DB_ERR_BMSK     0x00000002
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_DB_ERR_SHFT            0x1

#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_SB_ERR_BMSK     0x00000001
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_0_SB_ERR_SHFT            0x0

//// Register LLCC_TRP_ECC_ERROR_INJECTION_1 ////

#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_1_ADDR(x)         (x+0x00020404)
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_1_PHYS(x)         (x+0x00020404)
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_1_RMSK            0xffffffff
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_1_SHFT                     0
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_1_IN(x)           \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_ERROR_INJECTION_1_ADDR(x), HWIO_LLCC_TRP_ECC_ERROR_INJECTION_1_RMSK)
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_1_INM(x, mask)    \
	in_dword_masked ( HWIO_LLCC_TRP_ECC_ERROR_INJECTION_1_ADDR(x), mask) 
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_1_OUT(x, val)     \
	out_dword( HWIO_LLCC_TRP_ECC_ERROR_INJECTION_1_ADDR(x), val)
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_ECC_ERROR_INJECTION_1_ADDR(x), mask, val, HWIO_LLCC_TRP_ECC_ERROR_INJECTION_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_1_DOWN_COUNTER_VAL_BMSK 0xffffffff
#define HWIO_LLCC_TRP_ECC_ERROR_INJECTION_1_DOWN_COUNTER_VAL_SHFT        0x0

//// Register LLCC_TRP_INTERRUPT_0_STATUS ////

#define HWIO_LLCC_TRP_INTERRUPT_0_STATUS_ADDR(x)            (x+0x00020480)
#define HWIO_LLCC_TRP_INTERRUPT_0_STATUS_PHYS(x)            (x+0x00020480)
#define HWIO_LLCC_TRP_INTERRUPT_0_STATUS_RMSK               0x0000001f
#define HWIO_LLCC_TRP_INTERRUPT_0_STATUS_SHFT                        0
#define HWIO_LLCC_TRP_INTERRUPT_0_STATUS_IN(x)              \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_0_STATUS_ADDR(x), HWIO_LLCC_TRP_INTERRUPT_0_STATUS_RMSK)
#define HWIO_LLCC_TRP_INTERRUPT_0_STATUS_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_0_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_TRP_INTERRUPT_0_STATUS_OUT(x, val)        \
	out_dword( HWIO_LLCC_TRP_INTERRUPT_0_STATUS_ADDR(x), val)
#define HWIO_LLCC_TRP_INTERRUPT_0_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_INTERRUPT_0_STATUS_ADDR(x), mask, val, HWIO_LLCC_TRP_INTERRUPT_0_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_INTERRUPT_0_STATUS_FLUSH_ABORT_DONE_BMSK 0x00000010
#define HWIO_LLCC_TRP_INTERRUPT_0_STATUS_FLUSH_ABORT_DONE_SHFT        0x4

#define HWIO_LLCC_TRP_INTERRUPT_0_STATUS_FLUSH_DONE_BMSK    0x00000008
#define HWIO_LLCC_TRP_INTERRUPT_0_STATUS_FLUSH_DONE_SHFT           0x3

#define HWIO_LLCC_TRP_INTERRUPT_0_STATUS_INIT_DONE_BMSK     0x00000004
#define HWIO_LLCC_TRP_INTERRUPT_0_STATUS_INIT_DONE_SHFT            0x2

#define HWIO_LLCC_TRP_INTERRUPT_0_STATUS_DB_ECC_ERROR_BMSK  0x00000002
#define HWIO_LLCC_TRP_INTERRUPT_0_STATUS_DB_ECC_ERROR_SHFT         0x1

#define HWIO_LLCC_TRP_INTERRUPT_0_STATUS_SB_ECC_ERROR_BMSK  0x00000001
#define HWIO_LLCC_TRP_INTERRUPT_0_STATUS_SB_ECC_ERROR_SHFT         0x0

//// Register LLCC_TRP_INTERRUPT_0_CLEAR ////

#define HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_ADDR(x)             (x+0x00020484)
#define HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_PHYS(x)             (x+0x00020484)
#define HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_RMSK                0x0000001f
#define HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_SHFT                         0
#define HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_IN(x)               \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_ADDR(x), HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_RMSK)
#define HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_ADDR(x), mask) 
#define HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_OUT(x, val)         \
	out_dword( HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_ADDR(x), val)
#define HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_ADDR(x), mask, val, HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_FLUSH_ABORT_DONE_BMSK 0x00000010
#define HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_FLUSH_ABORT_DONE_SHFT        0x4

#define HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_FLUSH_DONE_BMSK     0x00000008
#define HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_FLUSH_DONE_SHFT            0x3

#define HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_INIT_DONE_BMSK      0x00000004
#define HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_INIT_DONE_SHFT             0x2

#define HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_DB_ECC_ERROR_BMSK   0x00000002
#define HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_DB_ECC_ERROR_SHFT          0x1

#define HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_SB_ECC_ERROR_BMSK   0x00000001
#define HWIO_LLCC_TRP_INTERRUPT_0_CLEAR_SB_ECC_ERROR_SHFT          0x0

//// Register LLCC_TRP_INTERRUPT_0_ENABLE ////

#define HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_ADDR(x)            (x+0x00020488)
#define HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_PHYS(x)            (x+0x00020488)
#define HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_RMSK               0x0000001f
#define HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_SHFT                        0
#define HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_IN(x)              \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_ADDR(x), HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_RMSK)
#define HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_ADDR(x), mask) 
#define HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_OUT(x, val)        \
	out_dword( HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_ADDR(x), val)
#define HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_ADDR(x), mask, val, HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_FLUSH_ABORT_DONE_BMSK 0x00000010
#define HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_FLUSH_ABORT_DONE_SHFT        0x4

#define HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_FLUSH_DONE_BMSK    0x00000008
#define HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_FLUSH_DONE_SHFT           0x3

#define HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_INIT_DONE_BMSK     0x00000004
#define HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_INIT_DONE_SHFT            0x2

#define HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_DB_ECC_ERROR_BMSK  0x00000002
#define HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_DB_ECC_ERROR_SHFT         0x1

#define HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_SB_ECC_ERROR_BMSK  0x00000001
#define HWIO_LLCC_TRP_INTERRUPT_0_ENABLE_SB_ECC_ERROR_SHFT         0x0

//// Register LLCC_TRP_INTERRUPT_1_STATUS ////

#define HWIO_LLCC_TRP_INTERRUPT_1_STATUS_ADDR(x)            (x+0x0002358c)
#define HWIO_LLCC_TRP_INTERRUPT_1_STATUS_PHYS(x)            (x+0x0002358c)
#define HWIO_LLCC_TRP_INTERRUPT_1_STATUS_RMSK               0x0000001f
#define HWIO_LLCC_TRP_INTERRUPT_1_STATUS_SHFT                        0
#define HWIO_LLCC_TRP_INTERRUPT_1_STATUS_IN(x)              \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_1_STATUS_ADDR(x), HWIO_LLCC_TRP_INTERRUPT_1_STATUS_RMSK)
#define HWIO_LLCC_TRP_INTERRUPT_1_STATUS_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_1_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_TRP_INTERRUPT_1_STATUS_OUT(x, val)        \
	out_dword( HWIO_LLCC_TRP_INTERRUPT_1_STATUS_ADDR(x), val)
#define HWIO_LLCC_TRP_INTERRUPT_1_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_INTERRUPT_1_STATUS_ADDR(x), mask, val, HWIO_LLCC_TRP_INTERRUPT_1_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_INTERRUPT_1_STATUS_FLUSH_ABORT_DONE_BMSK 0x00000010
#define HWIO_LLCC_TRP_INTERRUPT_1_STATUS_FLUSH_ABORT_DONE_SHFT        0x4

#define HWIO_LLCC_TRP_INTERRUPT_1_STATUS_FLUSH_DONE_BMSK    0x00000008
#define HWIO_LLCC_TRP_INTERRUPT_1_STATUS_FLUSH_DONE_SHFT           0x3

#define HWIO_LLCC_TRP_INTERRUPT_1_STATUS_INIT_DONE_BMSK     0x00000004
#define HWIO_LLCC_TRP_INTERRUPT_1_STATUS_INIT_DONE_SHFT            0x2

#define HWIO_LLCC_TRP_INTERRUPT_1_STATUS_DB_ECC_ERROR_BMSK  0x00000002
#define HWIO_LLCC_TRP_INTERRUPT_1_STATUS_DB_ECC_ERROR_SHFT         0x1

#define HWIO_LLCC_TRP_INTERRUPT_1_STATUS_SB_ECC_ERROR_BMSK  0x00000001
#define HWIO_LLCC_TRP_INTERRUPT_1_STATUS_SB_ECC_ERROR_SHFT         0x0

//// Register LLCC_TRP_INTERRUPT_1_CLEAR ////

#define HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_ADDR(x)             (x+0x00023590)
#define HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_PHYS(x)             (x+0x00023590)
#define HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_RMSK                0x0000001f
#define HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_SHFT                         0
#define HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_IN(x)               \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_ADDR(x), HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_RMSK)
#define HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_ADDR(x), mask) 
#define HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_OUT(x, val)         \
	out_dword( HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_ADDR(x), val)
#define HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_ADDR(x), mask, val, HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_FLUSH_ABORT_DONE_BMSK 0x00000010
#define HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_FLUSH_ABORT_DONE_SHFT        0x4

#define HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_FLUSH_DONE_BMSK     0x00000008
#define HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_FLUSH_DONE_SHFT            0x3

#define HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_INIT_DONE_BMSK      0x00000004
#define HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_INIT_DONE_SHFT             0x2

#define HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_DB_ECC_ERROR_BMSK   0x00000002
#define HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_DB_ECC_ERROR_SHFT          0x1

#define HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_SB_ECC_ERROR_BMSK   0x00000001
#define HWIO_LLCC_TRP_INTERRUPT_1_CLEAR_SB_ECC_ERROR_SHFT          0x0

//// Register LLCC_TRP_INTERRUPT_1_ENABLE ////

#define HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_ADDR(x)            (x+0x00023594)
#define HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_PHYS(x)            (x+0x00023594)
#define HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_RMSK               0x0000001f
#define HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_SHFT                        0
#define HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_IN(x)              \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_ADDR(x), HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_RMSK)
#define HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_ADDR(x), mask) 
#define HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_OUT(x, val)        \
	out_dword( HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_ADDR(x), val)
#define HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_ADDR(x), mask, val, HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_FLUSH_ABORT_DONE_BMSK 0x00000010
#define HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_FLUSH_ABORT_DONE_SHFT        0x4

#define HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_FLUSH_DONE_BMSK    0x00000008
#define HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_FLUSH_DONE_SHFT           0x3

#define HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_INIT_DONE_BMSK     0x00000004
#define HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_INIT_DONE_SHFT            0x2

#define HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_DB_ECC_ERROR_BMSK  0x00000002
#define HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_DB_ECC_ERROR_SHFT         0x1

#define HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_SB_ECC_ERROR_BMSK  0x00000001
#define HWIO_LLCC_TRP_INTERRUPT_1_ENABLE_SB_ECC_ERROR_SHFT         0x0

//// Register LLCC_TRP_INTERRUPT_2_STATUS ////

#define HWIO_LLCC_TRP_INTERRUPT_2_STATUS_ADDR(x)            (x+0x00022398)
#define HWIO_LLCC_TRP_INTERRUPT_2_STATUS_PHYS(x)            (x+0x00022398)
#define HWIO_LLCC_TRP_INTERRUPT_2_STATUS_RMSK               0x0000001f
#define HWIO_LLCC_TRP_INTERRUPT_2_STATUS_SHFT                        0
#define HWIO_LLCC_TRP_INTERRUPT_2_STATUS_IN(x)              \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_2_STATUS_ADDR(x), HWIO_LLCC_TRP_INTERRUPT_2_STATUS_RMSK)
#define HWIO_LLCC_TRP_INTERRUPT_2_STATUS_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_2_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_TRP_INTERRUPT_2_STATUS_OUT(x, val)        \
	out_dword( HWIO_LLCC_TRP_INTERRUPT_2_STATUS_ADDR(x), val)
#define HWIO_LLCC_TRP_INTERRUPT_2_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_INTERRUPT_2_STATUS_ADDR(x), mask, val, HWIO_LLCC_TRP_INTERRUPT_2_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_INTERRUPT_2_STATUS_FLUSH_ABORT_DONE_BMSK 0x00000010
#define HWIO_LLCC_TRP_INTERRUPT_2_STATUS_FLUSH_ABORT_DONE_SHFT        0x4

#define HWIO_LLCC_TRP_INTERRUPT_2_STATUS_FLUSH_DONE_BMSK    0x00000008
#define HWIO_LLCC_TRP_INTERRUPT_2_STATUS_FLUSH_DONE_SHFT           0x3

#define HWIO_LLCC_TRP_INTERRUPT_2_STATUS_INIT_DONE_BMSK     0x00000004
#define HWIO_LLCC_TRP_INTERRUPT_2_STATUS_INIT_DONE_SHFT            0x2

#define HWIO_LLCC_TRP_INTERRUPT_2_STATUS_DB_ECC_ERROR_BMSK  0x00000002
#define HWIO_LLCC_TRP_INTERRUPT_2_STATUS_DB_ECC_ERROR_SHFT         0x1

#define HWIO_LLCC_TRP_INTERRUPT_2_STATUS_SB_ECC_ERROR_BMSK  0x00000001
#define HWIO_LLCC_TRP_INTERRUPT_2_STATUS_SB_ECC_ERROR_SHFT         0x0

//// Register LLCC_TRP_INTERRUPT_2_CLEAR ////

#define HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_ADDR(x)             (x+0x0002239c)
#define HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_PHYS(x)             (x+0x0002239c)
#define HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_RMSK                0x0000001f
#define HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_SHFT                         0
#define HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_IN(x)               \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_ADDR(x), HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_RMSK)
#define HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_ADDR(x), mask) 
#define HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_OUT(x, val)         \
	out_dword( HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_ADDR(x), val)
#define HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_ADDR(x), mask, val, HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_FLUSH_ABORT_DONE_BMSK 0x00000010
#define HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_FLUSH_ABORT_DONE_SHFT        0x4

#define HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_FLUSH_DONE_BMSK     0x00000008
#define HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_FLUSH_DONE_SHFT            0x3

#define HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_INIT_DONE_BMSK      0x00000004
#define HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_INIT_DONE_SHFT             0x2

#define HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_DB_ECC_ERROR_BMSK   0x00000002
#define HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_DB_ECC_ERROR_SHFT          0x1

#define HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_SB_ECC_ERROR_BMSK   0x00000001
#define HWIO_LLCC_TRP_INTERRUPT_2_CLEAR_SB_ECC_ERROR_SHFT          0x0

//// Register LLCC_TRP_INTERRUPT_2_ENABLE ////

#define HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_ADDR(x)            (x+0x000223a0)
#define HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_PHYS(x)            (x+0x000223a0)
#define HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_RMSK               0x0000001f
#define HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_SHFT                        0
#define HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_IN(x)              \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_ADDR(x), HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_RMSK)
#define HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_ADDR(x), mask) 
#define HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_OUT(x, val)        \
	out_dword( HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_ADDR(x), val)
#define HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_ADDR(x), mask, val, HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_FLUSH_ABORT_DONE_BMSK 0x00000010
#define HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_FLUSH_ABORT_DONE_SHFT        0x4

#define HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_FLUSH_DONE_BMSK    0x00000008
#define HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_FLUSH_DONE_SHFT           0x3

#define HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_INIT_DONE_BMSK     0x00000004
#define HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_INIT_DONE_SHFT            0x2

#define HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_DB_ECC_ERROR_BMSK  0x00000002
#define HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_DB_ECC_ERROR_SHFT         0x1

#define HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_SB_ECC_ERROR_BMSK  0x00000001
#define HWIO_LLCC_TRP_INTERRUPT_2_ENABLE_SB_ECC_ERROR_SHFT         0x0

//// Register LLCC_TRP_INTERRUPT_3_STATUS ////

#define HWIO_LLCC_TRP_INTERRUPT_3_STATUS_ADDR(x)            (x+0x000223a4)
#define HWIO_LLCC_TRP_INTERRUPT_3_STATUS_PHYS(x)            (x+0x000223a4)
#define HWIO_LLCC_TRP_INTERRUPT_3_STATUS_RMSK               0x0000001f
#define HWIO_LLCC_TRP_INTERRUPT_3_STATUS_SHFT                        0
#define HWIO_LLCC_TRP_INTERRUPT_3_STATUS_IN(x)              \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_3_STATUS_ADDR(x), HWIO_LLCC_TRP_INTERRUPT_3_STATUS_RMSK)
#define HWIO_LLCC_TRP_INTERRUPT_3_STATUS_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_3_STATUS_ADDR(x), mask) 
#define HWIO_LLCC_TRP_INTERRUPT_3_STATUS_OUT(x, val)        \
	out_dword( HWIO_LLCC_TRP_INTERRUPT_3_STATUS_ADDR(x), val)
#define HWIO_LLCC_TRP_INTERRUPT_3_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_INTERRUPT_3_STATUS_ADDR(x), mask, val, HWIO_LLCC_TRP_INTERRUPT_3_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_INTERRUPT_3_STATUS_FLUSH_ABORT_DONE_BMSK 0x00000010
#define HWIO_LLCC_TRP_INTERRUPT_3_STATUS_FLUSH_ABORT_DONE_SHFT        0x4

#define HWIO_LLCC_TRP_INTERRUPT_3_STATUS_FLUSH_DONE_BMSK    0x00000008
#define HWIO_LLCC_TRP_INTERRUPT_3_STATUS_FLUSH_DONE_SHFT           0x3

#define HWIO_LLCC_TRP_INTERRUPT_3_STATUS_INIT_DONE_BMSK     0x00000004
#define HWIO_LLCC_TRP_INTERRUPT_3_STATUS_INIT_DONE_SHFT            0x2

#define HWIO_LLCC_TRP_INTERRUPT_3_STATUS_DB_ECC_ERROR_BMSK  0x00000002
#define HWIO_LLCC_TRP_INTERRUPT_3_STATUS_DB_ECC_ERROR_SHFT         0x1

#define HWIO_LLCC_TRP_INTERRUPT_3_STATUS_SB_ECC_ERROR_BMSK  0x00000001
#define HWIO_LLCC_TRP_INTERRUPT_3_STATUS_SB_ECC_ERROR_SHFT         0x0

//// Register LLCC_TRP_INTERRUPT_3_CLEAR ////

#define HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_ADDR(x)             (x+0x000223a8)
#define HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_PHYS(x)             (x+0x000223a8)
#define HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_RMSK                0x0000001f
#define HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_SHFT                         0
#define HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_IN(x)               \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_ADDR(x), HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_RMSK)
#define HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_INM(x, mask)        \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_ADDR(x), mask) 
#define HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_OUT(x, val)         \
	out_dword( HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_ADDR(x), val)
#define HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_ADDR(x), mask, val, HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_FLUSH_ABORT_DONE_BMSK 0x00000010
#define HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_FLUSH_ABORT_DONE_SHFT        0x4

#define HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_FLUSH_DONE_BMSK     0x00000008
#define HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_FLUSH_DONE_SHFT            0x3

#define HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_INIT_DONE_BMSK      0x00000004
#define HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_INIT_DONE_SHFT             0x2

#define HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_DB_ECC_ERROR_BMSK   0x00000002
#define HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_DB_ECC_ERROR_SHFT          0x1

#define HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_SB_ECC_ERROR_BMSK   0x00000001
#define HWIO_LLCC_TRP_INTERRUPT_3_CLEAR_SB_ECC_ERROR_SHFT          0x0

//// Register LLCC_TRP_INTERRUPT_3_ENABLE ////

#define HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_ADDR(x)            (x+0x000223ac)
#define HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_PHYS(x)            (x+0x000223ac)
#define HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_RMSK               0x0000001f
#define HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_SHFT                        0
#define HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_IN(x)              \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_ADDR(x), HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_RMSK)
#define HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_ADDR(x), mask) 
#define HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_OUT(x, val)        \
	out_dword( HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_ADDR(x), val)
#define HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_ADDR(x), mask, val, HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_FLUSH_ABORT_DONE_BMSK 0x00000010
#define HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_FLUSH_ABORT_DONE_SHFT        0x4

#define HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_FLUSH_DONE_BMSK    0x00000008
#define HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_FLUSH_DONE_SHFT           0x3

#define HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_INIT_DONE_BMSK     0x00000004
#define HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_INIT_DONE_SHFT            0x2

#define HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_DB_ECC_ERROR_BMSK  0x00000002
#define HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_DB_ECC_ERROR_SHFT         0x1

#define HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_SB_ECC_ERROR_BMSK  0x00000001
#define HWIO_LLCC_TRP_INTERRUPT_3_ENABLE_SB_ECC_ERROR_SHFT         0x0

//// Register LLCC_TRP_PROF_FILTER_0_CFG0 ////

#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_ADDR(x)            (x+0x00024000)
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_PHYS(x)            (x+0x00024000)
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_RMSK               0x00000007
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_SHFT                        0
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_IN(x)              \
	in_dword_masked ( HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_ADDR(x), HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_RMSK)
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_OUT(x, val)        \
	out_dword( HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_ADDR(x), val)
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_ADDR(x), mask, val, HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_PROFTAG_INV_MATCH_BMSK 0x00000004
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_PROFTAG_INV_MATCH_SHFT        0x2

#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_WAY_ID_INV_MATCH_BMSK 0x00000002
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_WAY_ID_INV_MATCH_SHFT        0x1

#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_SCID_INV_MATCH_BMSK 0x00000001
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG0_SCID_INV_MATCH_SHFT        0x0

//// Register LLCC_TRP_PROF_FILTER_0_CFG1 ////

#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_ADDR(x)            (x+0x00024004)
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_PHYS(x)            (x+0x00024004)
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_RMSK               0x33ff1f1f
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_SHFT                        0
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_IN(x)              \
	in_dword_masked ( HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_ADDR(x), HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_RMSK)
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_OUT(x, val)        \
	out_dword( HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_ADDR(x), val)
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_ADDR(x), mask, val, HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_PROFTAG_MASK_BMSK  0x30000000
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_PROFTAG_MASK_SHFT        0x1c

#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_PROFTAG_MATCH_BMSK 0x03000000
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_PROFTAG_MATCH_SHFT       0x18

#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_WAY_ID_MASK_BMSK   0x00f00000
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_WAY_ID_MASK_SHFT         0x14

#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_WAY_ID_MATCH_BMSK  0x000f0000
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_WAY_ID_MATCH_SHFT        0x10

#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_SCID_MASK_BMSK     0x00001f00
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_SCID_MASK_SHFT            0x8

#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_SCID_MATCH_BMSK    0x0000001f
#define HWIO_LLCC_TRP_PROF_FILTER_0_CFG1_SCID_MATCH_SHFT           0x0

//// Register LLCC_TRP_PROF_FILTER_1_CFG0 ////

#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_ADDR(x)            (x+0x00024010)
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_PHYS(x)            (x+0x00024010)
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_RMSK               0x00000007
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_SHFT                        0
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_IN(x)              \
	in_dword_masked ( HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_ADDR(x), HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_RMSK)
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_ADDR(x), mask) 
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_OUT(x, val)        \
	out_dword( HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_ADDR(x), val)
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_ADDR(x), mask, val, HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_PROFTAG_INV_MATCH_BMSK 0x00000004
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_PROFTAG_INV_MATCH_SHFT        0x2

#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_WAY_ID_INV_MATCH_BMSK 0x00000002
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_WAY_ID_INV_MATCH_SHFT        0x1

#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_SCID_INV_MATCH_BMSK 0x00000001
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG0_SCID_INV_MATCH_SHFT        0x0

//// Register LLCC_TRP_PROF_FILTER_1_CFG1 ////

#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_ADDR(x)            (x+0x00024014)
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_PHYS(x)            (x+0x00024014)
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_RMSK               0x33ff1f1f
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_SHFT                        0
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_IN(x)              \
	in_dword_masked ( HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_ADDR(x), HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_RMSK)
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_INM(x, mask)       \
	in_dword_masked ( HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_ADDR(x), mask) 
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_OUT(x, val)        \
	out_dword( HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_ADDR(x), val)
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_ADDR(x), mask, val, HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_PROFTAG_MASK_BMSK  0x30000000
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_PROFTAG_MASK_SHFT        0x1c

#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_PROFTAG_MATCH_BMSK 0x03000000
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_PROFTAG_MATCH_SHFT       0x18

#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_WAY_ID_MASK_BMSK   0x00f00000
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_WAY_ID_MASK_SHFT         0x14

#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_WAY_ID_MATCH_BMSK  0x000f0000
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_WAY_ID_MATCH_SHFT        0x10

#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_SCID_MASK_BMSK     0x00001f00
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_SCID_MASK_SHFT            0x8

#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_SCID_MATCH_BMSK    0x0000001f
#define HWIO_LLCC_TRP_PROF_FILTER_1_CFG1_SCID_MATCH_SHFT           0x0

//// Register LLCC_TRP_PROF_EVENT_n_CFG ////

#define HWIO_LLCC_TRP_PROF_EVENT_n_CFG_ADDR(base, n)        (base+0x24020+0x4*n)
#define HWIO_LLCC_TRP_PROF_EVENT_n_CFG_PHYS(base, n)        (base+0x24020+0x4*n)
#define HWIO_LLCC_TRP_PROF_EVENT_n_CFG_RMSK                 0x8001003f
#define HWIO_LLCC_TRP_PROF_EVENT_n_CFG_SHFT                          0
#define HWIO_LLCC_TRP_PROF_EVENT_n_CFG_MAXn                         15
#define HWIO_LLCC_TRP_PROF_EVENT_n_CFG_INI(base, n)         \
	in_dword_masked ( HWIO_LLCC_TRP_PROF_EVENT_n_CFG_ADDR(base, n), HWIO_LLCC_TRP_PROF_EVENT_n_CFG_RMSK)
#define HWIO_LLCC_TRP_PROF_EVENT_n_CFG_INMI(base, n, mask)  \
	in_dword_masked ( HWIO_LLCC_TRP_PROF_EVENT_n_CFG_ADDR(base, n), mask) 
#define HWIO_LLCC_TRP_PROF_EVENT_n_CFG_OUTI(base, n, val)   \
	out_dword( HWIO_LLCC_TRP_PROF_EVENT_n_CFG_ADDR(base, n), val)
#define HWIO_LLCC_TRP_PROF_EVENT_n_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_LLCC_TRP_PROF_EVENT_n_CFG_ADDR(base, n), mask, val, HWIO_LLCC_TRP_PROF_EVENT_n_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_LLCC_TRP_PROF_EVENT_n_CFG_FILTER_EN_BMSK       0x80000000
#define HWIO_LLCC_TRP_PROF_EVENT_n_CFG_FILTER_EN_SHFT             0x1f

#define HWIO_LLCC_TRP_PROF_EVENT_n_CFG_FILTER_SEL_BMSK      0x00010000
#define HWIO_LLCC_TRP_PROF_EVENT_n_CFG_FILTER_SEL_SHFT            0x10

#define HWIO_LLCC_TRP_PROF_EVENT_n_CFG_EVENT_SEL_BMSK       0x0000003f
#define HWIO_LLCC_TRP_PROF_EVENT_n_CFG_EVENT_SEL_SHFT              0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register XPU3_GCR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_GCR0_ADDR(x) (x+0x00000000)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_GCR0_PHYS(x) (x+0x00000000)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_GCR0_RMSK   0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_GCR0_SHFT            0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_GCR0_IN(x)  \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_GCR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_GCR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_GCR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_GCR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_GCR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_GCR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_GCR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_GCR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_GCR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_GCR0_AADEN_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_GCR0_AADEN_SHFT        0x0

//// Register XPU3_SCR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_ADDR(x) (x+0x00000008)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_PHYS(x) (x+0x00000008)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_RMSK   0x0000010f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_SHFT            0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_IN(x)  \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_DYNAMIC_CLK_EN_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_DYNAMIC_CLK_EN_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_SCLEIE_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_SCLEIE_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_SCFGEIE_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_SCFGEIE_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_SCLERE_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_SCLERE_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_SCFGERE_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SCR0_SCFGERE_SHFT        0x0

//// Register XPU3_CR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_ADDR(x) (x+0x00000010)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_PHYS(x) (x+0x00000010)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_RMSK    0x0000010f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_SHFT             0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_IN(x)   \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_DYNAMIC_CLK_EN_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_DYNAMIC_CLK_EN_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_CLEIE_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_CLEIE_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_CFGEIE_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_CFGEIE_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_CLERE_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_CLERE_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_CFGERE_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_CR0_CFGERE_SHFT        0x0

//// Register XPU3_QAD0_GCR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_GCR0_ADDR(x) (x+0x00000080)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_GCR0_PHYS(x) (x+0x00000080)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_GCR0_RMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_GCR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_GCR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_GCR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_GCR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_GCR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_GCR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_GCR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_GCR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_GCR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_GCR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_GCR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_GCR0_QAD0DEN_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_GCR0_QAD0DEN_SHFT        0x0

//// Register XPU3_QAD0_CR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_ADDR(x) (x+0x00000090)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_PHYS(x) (x+0x00000090)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_RMSK 0x0000010f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_DYNAMIC_CLK_EN_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_DYNAMIC_CLK_EN_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_CLEIE_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_CLEIE_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_CFGEIE_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_CFGEIE_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_CLERE_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_CLERE_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_CFGERE_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_CR0_CFGERE_SHFT        0x0

//// Register XPU3_QAD1_GCR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_GCR0_ADDR(x) (x+0x00000100)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_GCR0_PHYS(x) (x+0x00000100)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_GCR0_RMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_GCR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_GCR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_GCR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_GCR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_GCR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_GCR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_GCR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_GCR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_GCR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_GCR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_GCR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_GCR0_QAD1DEN_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_GCR0_QAD1DEN_SHFT        0x0

//// Register XPU3_QAD1_CR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_ADDR(x) (x+0x00000110)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_PHYS(x) (x+0x00000110)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_RMSK 0x0000010f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_DYNAMIC_CLK_EN_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_DYNAMIC_CLK_EN_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_CLEIE_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_CLEIE_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_CFGEIE_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_CFGEIE_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_CLERE_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_CLERE_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_CFGERE_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_CR0_CFGERE_SHFT        0x0

//// Register XPU3_UMR_GCR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_GCR0_ADDR(x) (x+0x00000300)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_GCR0_PHYS(x) (x+0x00000300)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_GCR0_RMSK 0x00000107
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_GCR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_GCR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_GCR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_GCR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_GCR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_GCR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_GCR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_GCR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_GCR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_GCR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_GCR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_GCR0_UMR_SEC_APPS_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_GCR0_UMR_SEC_APPS_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_GCR0_UMR_OWNER_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_GCR0_UMR_OWNER_SHFT        0x0

//// Register XPU3_UMR_CR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR0_ADDR(x) (x+0x00000310)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR0_PHYS(x) (x+0x00000310)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR0_RMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR0_UMRSCLRDEN_APPS_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR0_UMRSCLRDEN_APPS_SHFT        0x0

//// Register XPU3_UMR_CR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR1_ADDR(x) (x+0x00000314)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR1_PHYS(x) (x+0x00000314)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR1_RMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR1_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR1_UMRCLRDEN_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR1_UMRCLRDEN_SHFT        0x0

//// Register XPU3_UMR_CR2 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR2_ADDR(x) (x+0x00000318)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR2_PHYS(x) (x+0x00000318)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR2_RMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR2_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR2_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR2_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR2_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR2_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR2_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR2_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR2_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR2_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR2_UMRSCLWREN_APPS_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR2_UMRSCLWREN_APPS_SHFT        0x0

//// Register XPU3_UMR_CR3 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR3_ADDR(x) (x+0x0000031c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR3_PHYS(x) (x+0x0000031c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR3_RMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR3_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR3_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR3_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR3_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR3_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR3_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR3_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR3_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR3_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR3_UMRCLWREN_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_UMR_CR3_UMRCLWREN_SHFT        0x0

//// Register XPU3_IDR3 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_ADDR(x) (x+0x000003ec)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_PHYS(x) (x+0x000003ec)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_RMSK   0x000003ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_SHFT            0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_IN(x)  \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_PT_BMSK 0x00000200
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_PT_SHFT        0x9

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_MV_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_MV_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_NVMID_BMSK 0x000000ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR3_NVMID_SHFT        0x0

//// Register XPU3_IDR2 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_ADDR(x) (x+0x000003f0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_PHYS(x) (x+0x000003f0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_RMSK   0xffffff0f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_SHFT            0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_IN(x)  \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_NONSEC_EN_BMSK 0xff000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_NONSEC_EN_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_SEC_EN_BMSK 0x00ff0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_SEC_EN_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_VMIDACR_EN_BMSK 0x0000ff00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_VMIDACR_EN_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_NUM_QAD_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR2_NUM_QAD_SHFT        0x0

//// Register XPU3_IDR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_ADDR(x) (x+0x000003f4)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_PHYS(x) (x+0x000003f4)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_RMSK   0x3f3f3f3f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_SHFT            0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_IN(x)  \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_CLIENT_ADDR_WIDTH_BMSK 0x3f000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_CLIENT_ADDR_WIDTH_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_CONFIG_ADDR_WIDTH_BMSK 0x003f0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_CONFIG_ADDR_WIDTH_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_MSB_MPU_BMSK 0x00003f00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_MSB_MPU_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_LSB_BMSK 0x0000003f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR1_LSB_SHFT        0x0

//// Register XPU3_IDR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_ADDR(x) (x+0x000003f8)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_PHYS(x) (x+0x000003f8)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_RMSK   0x03ff0073
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_SHFT            0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_IN(x)  \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_NRG_BMSK 0x03ff0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_NRG_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_BLED_BMSK 0x00000040
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_BLED_SHFT        0x6

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_CLIENTREQ_HALT_ACK_HW_EN_BMSK 0x00000020
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_CLIENTREQ_HALT_ACK_HW_EN_SHFT        0x5

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_XPU_CLIENT_PIPELINE_EN_BMSK 0x00000010
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_XPU_CLIENT_PIPELINE_EN_SHFT        0x4

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_XPUTYPE_BMSK 0x00000003
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_IDR0_XPUTYPE_SHFT        0x0

//// Register XPU3_REV ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_ADDR(x) (x+0x000003fc)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_PHYS(x) (x+0x000003fc)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_RMSK    0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_SHFT             0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_IN(x)   \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_MAJOR_BMSK 0xf0000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_MAJOR_SHFT       0x1c

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_MINOR_BMSK 0x0fff0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_MINOR_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_STEP_BMSK 0x0000ffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_REV_STEP_SHFT        0x0

//// Register XPU3_RGN_FREESTATUSr ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_FREESTATUSr_ADDR(base, r) (base+0x500+0x4*r)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_FREESTATUSr_PHYS(base, r) (base+0x500+0x4*r)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_FREESTATUSr_RMSK 0x01ffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_FREESTATUSr_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_FREESTATUSr_MAXr          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_FREESTATUSr_INI(base, r) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_FREESTATUSr_ADDR(base, r), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_FREESTATUSr_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_FREESTATUSr_INMI(base, r, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_FREESTATUSr_ADDR(base, r), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_FREESTATUSr_OUTI(base, r, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_FREESTATUSr_ADDR(base, r), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_FREESTATUSr_OUTMI(base, r, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_FREESTATUSr_ADDR(base, r), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_FREESTATUSr_INI(base, r)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_FREESTATUSr_RGFREESTATUS_BMSK 0x01ffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_FREESTATUSr_RGFREESTATUS_SHFT        0x0

//// Register XPU3_SEAR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR0_ADDR(x) (x+0x00000800)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR0_PHYS(x) (x+0x00000800)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR0_RMSK  0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR0_SHFT           0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR0_ADDR_31_0_BMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR0_ADDR_31_0_SHFT        0x0

//// Register XPU3_SESR ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_ADDR(x) (x+0x00000808)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_PHYS(x) (x+0x00000808)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_RMSK   0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_SHFT            0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_IN(x)  \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_CLMULTI_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_CLMULTI_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_CFGMULTI_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_CFGMULTI_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_CLIENT_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_CLIENT_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_CFG_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESR_CFG_SHFT        0x0

//// Register XPU3_SESRRESTORE ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_ADDR(x) (x+0x0000080c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_PHYS(x) (x+0x0000080c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_CLMULTI_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_CLMULTI_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_CFGMULTI_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_CFGMULTI_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_CLIENT_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_CLIENT_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_CFG_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESRRESTORE_CFG_SHFT        0x0

//// Register XPU3_SESYNR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_ADDR(x) (x+0x00000810)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_PHYS(x) (x+0x00000810)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_RMSK 0x67ffff0f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_AC_BMSK 0x40000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_AC_SHFT       0x1e

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_BURSTLEN_BMSK 0x20000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_BURSTLEN_SHFT       0x1d

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_ASIZE_BMSK 0x07000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_ASIZE_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_ALEN_BMSK 0x00ff0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_ALEN_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_QAD_BMSK 0x0000ff00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_QAD_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_XPRIV_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_XPRIV_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_XINST_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_XINST_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_AWRITE_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_AWRITE_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_XPROTNS_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR0_XPROTNS_SHFT        0x0

//// Register XPU3_SESYNR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_ADDR(x) (x+0x00000814)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_PHYS(x) (x+0x00000814)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_RMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_TID_BMSK 0xff000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_TID_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_VMID_BMSK 0x00ff0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_VMID_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_BID_BMSK 0x0000e000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_BID_SHFT        0xd

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_PID_BMSK 0x00001f00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_PID_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_MID_BMSK 0x000000ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR1_MID_SHFT        0x0

//// Register XPU3_SESYNR2 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_ADDR(x) (x+0x00000818)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_PHYS(x) (x+0x00000818)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_RMSK 0xffffff87
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_BAR_BMSK 0xc0000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_BAR_SHFT       0x1e

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_BURST_BMSK 0x20000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_BURST_SHFT       0x1d

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_CACHEABLE_BMSK 0x10000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_CACHEABLE_SHFT       0x1c

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_DEVICE_BMSK 0x08000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_DEVICE_SHFT       0x1b

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_DEVICE_TYPE_BMSK 0x06000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_DEVICE_TYPE_SHFT       0x19

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_EARLYWRRESP_BMSK 0x01000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_EARLYWRRESP_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_ERROR_BMSK 0x00800000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_ERROR_SHFT       0x17

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_EXCLUSIVE_BMSK 0x00400000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_EXCLUSIVE_SHFT       0x16

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_FULL_BMSK 0x00200000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_FULL_SHFT       0x15

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_SHARED_BMSK 0x00100000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_SHARED_SHFT       0x14

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_WRITETHROUGH_BMSK 0x00080000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_WRITETHROUGH_SHFT       0x13

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_INNERNOALLOCATE_BMSK 0x00040000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_INNERNOALLOCATE_SHFT       0x12

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_INNERCACHEABLE_BMSK 0x00020000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_INNERCACHEABLE_SHFT       0x11

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_INNERSHARED_BMSK 0x00010000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_INNERSHARED_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_INNERTRANSIENT_BMSK 0x00008000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_INNERTRANSIENT_SHFT        0xf

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_INNERWRITETHROUGH_BMSK 0x00004000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_INNERWRITETHROUGH_SHFT        0xe

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_PORTMREL_BMSK 0x00002000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_PORTMREL_SHFT        0xd

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_ORDEREDRD_BMSK 0x00001000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_ORDEREDRD_SHFT        0xc

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_ORDEREDWR_BMSK 0x00000800
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_ORDEREDWR_SHFT        0xb

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_OOORD_BMSK 0x00000400
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_OOORD_SHFT        0xa

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_OOOWR_BMSK 0x00000200
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_OOOWR_SHFT        0x9

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_NOALLOCATE_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_NOALLOCATE_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_TRANSIENT_BMSK 0x00000080
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_TRANSIENT_SHFT        0x7

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_MEMTYPE_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR2_MEMTYPE_SHFT        0x0

//// Register XPU3_SEAR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR1_ADDR(x) (x+0x00000804)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR1_PHYS(x) (x+0x00000804)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR1_RMSK  0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR1_SHFT           0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR1_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR1_ADDR_63_32_BMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SEAR1_ADDR_63_32_SHFT        0x0

//// Register XPU3_SESYNR3 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR3_ADDR(x) (x+0x0000081c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR3_PHYS(x) (x+0x0000081c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR3_RMSK 0x0000ffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR3_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR3_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR3_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR3_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR3_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR3_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR3_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR3_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR3_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR3_SEC_AD_RG_MATCH_BMSK 0x0000ff00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR3_SEC_AD_RG_MATCH_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR3_NONSEC_AD_RG_MATCH_BMSK 0x000000ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR3_NONSEC_AD_RG_MATCH_SHFT        0x0

//// Register XPU3_SESYNR4 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_ADDR(x) (x+0x00000820)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_PHYS(x) (x+0x00000820)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_RMSK 0x03ffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_ACACHEOPTYPE_BMSK 0x03c00000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_ACACHEOPTYPE_SHFT       0x16

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_ASID_BMSK 0x003e0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_ASID_SHFT       0x11

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_ACGRANULETRANS_BMSK 0x00010000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_ACGRANULETRANS_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_AUATTR_BMSK 0x0000ffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_SESYNR4_AUATTR_SHFT        0x0

//// Register XPU3_RGN_START0_SSHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_ADDR(x) (x+0x00000830)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_PHYS(x) (x+0x00000830)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SSHADOW_ADDR_31_0_SHFT        0xc

//// Register XPU3_RGN_START1_SSHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_ADDR(x) (x+0x00000834)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_PHYS(x) (x+0x00000834)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SSHADOW_ADDR_63_32_SHFT        0x0

//// Register XPU3_RGN_END0_SSHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_ADDR(x) (x+0x00000838)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_PHYS(x) (x+0x00000838)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SSHADOW_ADDR_31_0_SHFT        0xc

//// Register XPU3_RGN_END1_SSHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_ADDR(x) (x+0x0000083c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_PHYS(x) (x+0x0000083c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SSHADOW_ADDR_63_32_SHFT        0x0

//// Register XPU3_EAR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR0_ADDR(x) (x+0x00000880)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR0_PHYS(x) (x+0x00000880)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR0_RMSK   0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR0_SHFT            0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR0_IN(x)  \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR0_ADDR_31_0_BMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR0_ADDR_31_0_SHFT        0x0

//// Register XPU3_ESR ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_ADDR(x) (x+0x00000888)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_PHYS(x) (x+0x00000888)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_RMSK    0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_SHFT             0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_IN(x)   \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_CLMULTI_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_CLMULTI_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_CFGMULTI_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_CFGMULTI_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_CLIENT_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_CLIENT_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_CFG_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESR_CFG_SHFT        0x0

//// Register XPU3_ESRRESTORE ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_ADDR(x) (x+0x0000088c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_PHYS(x) (x+0x0000088c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_CLMULTI_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_CLMULTI_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_CFGMULTI_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_CFGMULTI_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_CLIENT_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_CLIENT_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_CFG_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESRRESTORE_CFG_SHFT        0x0

//// Register XPU3_ESYNR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_ADDR(x) (x+0x00000890)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_PHYS(x) (x+0x00000890)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_RMSK 0x67ffff0f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_AC_BMSK 0x40000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_AC_SHFT       0x1e

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_BURSTLEN_BMSK 0x20000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_BURSTLEN_SHFT       0x1d

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_ASIZE_BMSK 0x07000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_ASIZE_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_ALEN_BMSK 0x00ff0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_ALEN_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_QAD_BMSK 0x0000ff00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_QAD_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_XPRIV_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_XPRIV_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_XINST_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_XINST_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_AWRITE_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_AWRITE_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_XPROTNS_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR0_XPROTNS_SHFT        0x0

//// Register XPU3_ESYNR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_ADDR(x) (x+0x00000894)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_PHYS(x) (x+0x00000894)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_RMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_TID_BMSK 0xff000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_TID_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_VMID_BMSK 0x00ff0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_VMID_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_BID_BMSK 0x0000e000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_BID_SHFT        0xd

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_PID_BMSK 0x00001f00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_PID_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_MID_BMSK 0x000000ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR1_MID_SHFT        0x0

//// Register XPU3_ESYNR2 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_ADDR(x) (x+0x00000898)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_PHYS(x) (x+0x00000898)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_RMSK 0xffffff87
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_BAR_BMSK 0xc0000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_BAR_SHFT       0x1e

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_BURST_BMSK 0x20000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_BURST_SHFT       0x1d

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_CACHEABLE_BMSK 0x10000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_CACHEABLE_SHFT       0x1c

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_DEVICE_BMSK 0x08000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_DEVICE_SHFT       0x1b

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_DEVICE_TYPE_BMSK 0x06000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_DEVICE_TYPE_SHFT       0x19

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_EARLYWRRESP_BMSK 0x01000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_EARLYWRRESP_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_ERROR_BMSK 0x00800000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_ERROR_SHFT       0x17

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_EXCLUSIVE_BMSK 0x00400000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_EXCLUSIVE_SHFT       0x16

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_FULL_BMSK 0x00200000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_FULL_SHFT       0x15

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_SHARED_BMSK 0x00100000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_SHARED_SHFT       0x14

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_WRITETHROUGH_BMSK 0x00080000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_WRITETHROUGH_SHFT       0x13

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_INNERNOALLOCATE_BMSK 0x00040000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_INNERNOALLOCATE_SHFT       0x12

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_INNERCACHEABLE_BMSK 0x00020000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_INNERCACHEABLE_SHFT       0x11

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_INNERSHARED_BMSK 0x00010000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_INNERSHARED_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_INNERTRANSIENT_BMSK 0x00008000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_INNERTRANSIENT_SHFT        0xf

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_INNERWRITETHROUGH_BMSK 0x00004000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_INNERWRITETHROUGH_SHFT        0xe

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_PORTMREL_BMSK 0x00002000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_PORTMREL_SHFT        0xd

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_ORDEREDRD_BMSK 0x00001000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_ORDEREDRD_SHFT        0xc

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_ORDEREDWR_BMSK 0x00000800
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_ORDEREDWR_SHFT        0xb

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_OOORD_BMSK 0x00000400
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_OOORD_SHFT        0xa

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_OOOWR_BMSK 0x00000200
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_OOOWR_SHFT        0x9

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_NOALLOCATE_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_NOALLOCATE_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_TRANSIENT_BMSK 0x00000080
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_TRANSIENT_SHFT        0x7

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_MEMTYPE_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR2_MEMTYPE_SHFT        0x0

//// Register XPU3_EAR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR1_ADDR(x) (x+0x00000884)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR1_PHYS(x) (x+0x00000884)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR1_RMSK   0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR1_SHFT            0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR1_IN(x)  \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR1_ADDR_63_32_BMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_EAR1_ADDR_63_32_SHFT        0x0

//// Register XPU3_ESYNR3 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR3_ADDR(x) (x+0x0000089c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR3_PHYS(x) (x+0x0000089c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR3_RMSK 0x0000ffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR3_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR3_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR3_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR3_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR3_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR3_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR3_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR3_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR3_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR3_SEC_AD_RG_MATCH_BMSK 0x0000ff00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR3_SEC_AD_RG_MATCH_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR3_NONSEC_AD_RG_MATCH_BMSK 0x000000ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR3_NONSEC_AD_RG_MATCH_SHFT        0x0

//// Register XPU3_ESYNR4 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_ADDR(x) (x+0x000008a0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_PHYS(x) (x+0x000008a0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_RMSK 0x03ffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_ACACHEOPTYPE_BMSK 0x03c00000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_ACACHEOPTYPE_SHFT       0x16

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_ASID_BMSK 0x003e0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_ASID_SHFT       0x11

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_ACGRANULETRANS_BMSK 0x00010000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_ACGRANULETRANS_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_AUATTR_BMSK 0x0000ffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_ESYNR4_AUATTR_SHFT        0x0

//// Register XPU3_RGN_START0_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SHADOW_ADDR(x) (x+0x000008b0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SHADOW_PHYS(x) (x+0x000008b0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SHADOW_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SHADOW_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SHADOW_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START0_SHADOW_ADDR_31_0_SHFT        0xc

//// Register XPU3_RGN_START1_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SHADOW_ADDR(x) (x+0x000008b4)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SHADOW_PHYS(x) (x+0x000008b4)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SHADOW_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SHADOW_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SHADOW_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_START1_SHADOW_ADDR_63_32_SHFT        0x0

//// Register XPU3_RGN_END0_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SHADOW_ADDR(x) (x+0x000008b8)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SHADOW_PHYS(x) (x+0x000008b8)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SHADOW_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SHADOW_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SHADOW_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END0_SHADOW_ADDR_31_0_SHFT        0xc

//// Register XPU3_RGN_END1_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SHADOW_ADDR(x) (x+0x000008bc)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SHADOW_PHYS(x) (x+0x000008bc)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SHADOW_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SHADOW_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SHADOW_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_END1_SHADOW_ADDR_63_32_SHFT        0x0

//// Register XPU3_QAD0_EAR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR0_ADDR(x) (x+0x00000880)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR0_PHYS(x) (x+0x00000880)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR0_RMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR0_ADDR_31_0_BMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR0_ADDR_31_0_SHFT        0x0

//// Register XPU3_QAD0_ESR ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_ADDR(x) (x+0x00000888)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_PHYS(x) (x+0x00000888)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_CLMULTI_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_CLMULTI_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_CFGMULTI_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_CFGMULTI_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_CLIENT_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_CLIENT_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_CFG_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESR_CFG_SHFT        0x0

//// Register XPU3_QAD0_ESRRESTORE ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_ADDR(x) (x+0x0000088c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_PHYS(x) (x+0x0000088c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_CLMULTI_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_CLMULTI_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_CFGMULTI_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_CFGMULTI_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_CLIENT_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_CLIENT_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_CFG_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESRRESTORE_CFG_SHFT        0x0

//// Register XPU3_QAD0_ESYNR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_ADDR(x) (x+0x00000890)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_PHYS(x) (x+0x00000890)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_RMSK 0x67ffff0f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_AC_BMSK 0x40000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_AC_SHFT       0x1e

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_BURSTLEN_BMSK 0x20000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_BURSTLEN_SHFT       0x1d

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_ASIZE_BMSK 0x07000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_ASIZE_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_ALEN_BMSK 0x00ff0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_ALEN_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_QAD_BMSK 0x0000ff00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_QAD_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_XPRIV_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_XPRIV_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_XINST_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_XINST_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_AWRITE_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_AWRITE_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_XPROTNS_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR0_XPROTNS_SHFT        0x0

//// Register XPU3_QAD0_ESYNR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_ADDR(x) (x+0x00000894)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_PHYS(x) (x+0x00000894)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_RMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_TID_BMSK 0xff000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_TID_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_VMID_BMSK 0x00ff0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_VMID_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_BID_BMSK 0x0000e000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_BID_SHFT        0xd

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_PID_BMSK 0x00001f00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_PID_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_MID_BMSK 0x000000ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR1_MID_SHFT        0x0

//// Register XPU3_QAD0_ESYNR2 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_ADDR(x) (x+0x00000898)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_PHYS(x) (x+0x00000898)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_RMSK 0xffffff87
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_BAR_BMSK 0xc0000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_BAR_SHFT       0x1e

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_BURST_BMSK 0x20000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_BURST_SHFT       0x1d

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_CACHEABLE_BMSK 0x10000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_CACHEABLE_SHFT       0x1c

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_DEVICE_BMSK 0x08000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_DEVICE_SHFT       0x1b

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_DEVICE_TYPE_BMSK 0x06000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_DEVICE_TYPE_SHFT       0x19

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_EARLYWRRESP_BMSK 0x01000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_EARLYWRRESP_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_ERROR_BMSK 0x00800000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_ERROR_SHFT       0x17

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_EXCLUSIVE_BMSK 0x00400000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_EXCLUSIVE_SHFT       0x16

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_FULL_BMSK 0x00200000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_FULL_SHFT       0x15

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_SHARED_BMSK 0x00100000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_SHARED_SHFT       0x14

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_WRITETHROUGH_BMSK 0x00080000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_WRITETHROUGH_SHFT       0x13

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERNOALLOCATE_BMSK 0x00040000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERNOALLOCATE_SHFT       0x12

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERCACHEABLE_BMSK 0x00020000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERCACHEABLE_SHFT       0x11

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERSHARED_BMSK 0x00010000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERSHARED_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERTRANSIENT_BMSK 0x00008000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERTRANSIENT_SHFT        0xf

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERWRITETHROUGH_BMSK 0x00004000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_INNERWRITETHROUGH_SHFT        0xe

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_PORTMREL_BMSK 0x00002000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_PORTMREL_SHFT        0xd

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_ORDEREDRD_BMSK 0x00001000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_ORDEREDRD_SHFT        0xc

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_ORDEREDWR_BMSK 0x00000800
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_ORDEREDWR_SHFT        0xb

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_OOORD_BMSK 0x00000400
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_OOORD_SHFT        0xa

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_OOOWR_BMSK 0x00000200
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_OOOWR_SHFT        0x9

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_NOALLOCATE_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_NOALLOCATE_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_TRANSIENT_BMSK 0x00000080
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_TRANSIENT_SHFT        0x7

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_MEMTYPE_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR2_MEMTYPE_SHFT        0x0

//// Register XPU3_QAD0_EAR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR1_ADDR(x) (x+0x00000884)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR1_PHYS(x) (x+0x00000884)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR1_RMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR1_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR1_ADDR_63_32_BMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_EAR1_ADDR_63_32_SHFT        0x0

//// Register XPU3_QAD0_ESYNR3 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR3_ADDR(x) (x+0x0000089c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR3_PHYS(x) (x+0x0000089c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR3_RMSK 0x0000ffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR3_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR3_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR3_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR3_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR3_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR3_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR3_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR3_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR3_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR3_SEC_AD_RG_MATCH_BMSK 0x0000ff00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR3_SEC_AD_RG_MATCH_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR3_NONSEC_AD_RG_MATCH_BMSK 0x000000ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR3_NONSEC_AD_RG_MATCH_SHFT        0x0

//// Register XPU3_QAD0_ESYNR4 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_ADDR(x) (x+0x000008a0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_PHYS(x) (x+0x000008a0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_RMSK 0x03ffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_ACACHEOPTYPE_BMSK 0x03c00000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_ACACHEOPTYPE_SHFT       0x16

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_ASID_BMSK 0x003e0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_ASID_SHFT       0x11

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_ACGRANULETRANS_BMSK 0x00010000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_ACGRANULETRANS_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_AUATTR_BMSK 0x0000ffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_ESYNR4_AUATTR_SHFT        0x0

//// Register XPU3_QAD0_RGN_START0_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_ADDR(x) (x+0x000008b0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_PHYS(x) (x+0x000008b0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START0_SHADOW_ADDR_31_0_SHFT        0xc

//// Register XPU3_QAD0_RGN_START1_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_ADDR(x) (x+0x000008b4)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_PHYS(x) (x+0x000008b4)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_START1_SHADOW_ADDR_63_32_SHFT        0x0

//// Register XPU3_QAD0_RGN_END0_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_ADDR(x) (x+0x000008b8)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_PHYS(x) (x+0x000008b8)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END0_SHADOW_ADDR_31_0_SHFT        0xc

//// Register XPU3_QAD0_RGN_END1_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_ADDR(x) (x+0x000008bc)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_PHYS(x) (x+0x000008bc)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD0_RGN_END1_SHADOW_ADDR_63_32_SHFT        0x0

//// Register XPU3_QAD1_EAR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR0_ADDR(x) (x+0x00000880)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR0_PHYS(x) (x+0x00000880)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR0_RMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR0_ADDR_31_0_BMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR0_ADDR_31_0_SHFT        0x0

//// Register XPU3_QAD1_ESR ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_ADDR(x) (x+0x00000888)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_PHYS(x) (x+0x00000888)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_CLMULTI_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_CLMULTI_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_CFGMULTI_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_CFGMULTI_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_CLIENT_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_CLIENT_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_CFG_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESR_CFG_SHFT        0x0

//// Register XPU3_QAD1_ESRRESTORE ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_ADDR(x) (x+0x0000088c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_PHYS(x) (x+0x0000088c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_CLMULTI_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_CLMULTI_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_CFGMULTI_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_CFGMULTI_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_CLIENT_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_CLIENT_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_CFG_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESRRESTORE_CFG_SHFT        0x0

//// Register XPU3_QAD1_ESYNR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_ADDR(x) (x+0x00000890)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_PHYS(x) (x+0x00000890)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_RMSK 0x67ffff0f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_AC_BMSK 0x40000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_AC_SHFT       0x1e

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_BURSTLEN_BMSK 0x20000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_BURSTLEN_SHFT       0x1d

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_ASIZE_BMSK 0x07000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_ASIZE_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_ALEN_BMSK 0x00ff0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_ALEN_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_QAD_BMSK 0x0000ff00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_QAD_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_XPRIV_BMSK 0x00000008
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_XPRIV_SHFT        0x3

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_XINST_BMSK 0x00000004
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_XINST_SHFT        0x2

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_AWRITE_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_AWRITE_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_XPROTNS_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR0_XPROTNS_SHFT        0x0

//// Register XPU3_QAD1_ESYNR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_ADDR(x) (x+0x00000894)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_PHYS(x) (x+0x00000894)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_RMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_TID_BMSK 0xff000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_TID_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_VMID_BMSK 0x00ff0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_VMID_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_BID_BMSK 0x0000e000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_BID_SHFT        0xd

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_PID_BMSK 0x00001f00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_PID_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_MID_BMSK 0x000000ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR1_MID_SHFT        0x0

//// Register XPU3_QAD1_ESYNR2 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_ADDR(x) (x+0x00000898)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_PHYS(x) (x+0x00000898)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_RMSK 0xffffff87
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_BAR_BMSK 0xc0000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_BAR_SHFT       0x1e

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_BURST_BMSK 0x20000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_BURST_SHFT       0x1d

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_CACHEABLE_BMSK 0x10000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_CACHEABLE_SHFT       0x1c

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_DEVICE_BMSK 0x08000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_DEVICE_SHFT       0x1b

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_DEVICE_TYPE_BMSK 0x06000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_DEVICE_TYPE_SHFT       0x19

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_EARLYWRRESP_BMSK 0x01000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_EARLYWRRESP_SHFT       0x18

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_ERROR_BMSK 0x00800000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_ERROR_SHFT       0x17

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_EXCLUSIVE_BMSK 0x00400000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_EXCLUSIVE_SHFT       0x16

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_FULL_BMSK 0x00200000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_FULL_SHFT       0x15

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_SHARED_BMSK 0x00100000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_SHARED_SHFT       0x14

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_WRITETHROUGH_BMSK 0x00080000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_WRITETHROUGH_SHFT       0x13

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERNOALLOCATE_BMSK 0x00040000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERNOALLOCATE_SHFT       0x12

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERCACHEABLE_BMSK 0x00020000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERCACHEABLE_SHFT       0x11

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERSHARED_BMSK 0x00010000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERSHARED_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERTRANSIENT_BMSK 0x00008000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERTRANSIENT_SHFT        0xf

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERWRITETHROUGH_BMSK 0x00004000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_INNERWRITETHROUGH_SHFT        0xe

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_PORTMREL_BMSK 0x00002000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_PORTMREL_SHFT        0xd

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_ORDEREDRD_BMSK 0x00001000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_ORDEREDRD_SHFT        0xc

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_ORDEREDWR_BMSK 0x00000800
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_ORDEREDWR_SHFT        0xb

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_OOORD_BMSK 0x00000400
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_OOORD_SHFT        0xa

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_OOOWR_BMSK 0x00000200
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_OOOWR_SHFT        0x9

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_NOALLOCATE_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_NOALLOCATE_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_TRANSIENT_BMSK 0x00000080
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_TRANSIENT_SHFT        0x7

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_MEMTYPE_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR2_MEMTYPE_SHFT        0x0

//// Register XPU3_QAD1_EAR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR1_ADDR(x) (x+0x00000884)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR1_PHYS(x) (x+0x00000884)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR1_RMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR1_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR1_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR1_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR1_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR1_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR1_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR1_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR1_ADDR_63_32_BMSK 0xffffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_EAR1_ADDR_63_32_SHFT        0x0

//// Register XPU3_QAD1_ESYNR3 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR3_ADDR(x) (x+0x0000089c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR3_PHYS(x) (x+0x0000089c)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR3_RMSK 0x0000ffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR3_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR3_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR3_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR3_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR3_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR3_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR3_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR3_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR3_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR3_SEC_AD_RG_MATCH_BMSK 0x0000ff00
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR3_SEC_AD_RG_MATCH_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR3_NONSEC_AD_RG_MATCH_BMSK 0x000000ff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR3_NONSEC_AD_RG_MATCH_SHFT        0x0

//// Register XPU3_QAD1_ESYNR4 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_ADDR(x) (x+0x000008a0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_PHYS(x) (x+0x000008a0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_RMSK 0x03ffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_ACACHEOPTYPE_BMSK 0x03c00000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_ACACHEOPTYPE_SHFT       0x16

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_ASID_BMSK 0x003e0000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_ASID_SHFT       0x11

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_ACGRANULETRANS_BMSK 0x00010000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_ACGRANULETRANS_SHFT       0x10

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_AUATTR_BMSK 0x0000ffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_ESYNR4_AUATTR_SHFT        0x0

//// Register XPU3_QAD1_RGN_START0_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_ADDR(x) (x+0x000008b0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_PHYS(x) (x+0x000008b0)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START0_SHADOW_ADDR_31_0_SHFT        0xc

//// Register XPU3_QAD1_RGN_START1_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_ADDR(x) (x+0x000008b4)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_PHYS(x) (x+0x000008b4)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_START1_SHADOW_ADDR_63_32_SHFT        0x0

//// Register XPU3_QAD1_RGN_END0_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_ADDR(x) (x+0x000008b8)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_PHYS(x) (x+0x000008b8)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END0_SHADOW_ADDR_31_0_SHFT        0xc

//// Register XPU3_QAD1_RGN_END1_SHADOW ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_ADDR(x) (x+0x000008bc)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_PHYS(x) (x+0x000008bc)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_IN(x) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_ADDR(x), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_ADDR(x), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_OUT(x, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_ADDR(x), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_ADDR(x), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_QAD1_RGN_END1_SHADOW_ADDR_63_32_SHFT        0x0

//// Register XPU3_RGN_OWNERSTATUSr ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_ADDR(base, r) (base+0x900+0x4*r)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_PHYS(base, r) (base+0x900+0x4*r)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_RMSK 0x01ffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_MAXr          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_INI(base, r) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_ADDR(base, r), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_INMI(base, r, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_ADDR(base, r), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_OUTI(base, r, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_ADDR(base, r), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_OUTMI(base, r, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_ADDR(base, r), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_INI(base, r)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_RGOWNERSTATUS_BMSK 0x01ffffff
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGN_OWNERSTATUSr_RGOWNERSTATUS_SHFT        0x0

//// Register XPU3_RGn_GCR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_ADDR(base, n) (base+0x1000+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_PHYS(base, n) (base+0x1000+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_RMSK 0x00000107
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_RG_SEC_APPS_BMSK 0x00000100
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_RG_SEC_APPS_SHFT        0x8

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_RG_OWNER_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR0_RG_OWNER_SHFT        0x0

//// Register XPU3_RGn_GCR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR1_ADDR(base, n) (base+0x1004+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR1_PHYS(base, n) (base+0x1004+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR1_RMSK 0x80000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR1_SHFT         31
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR1_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR1_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR1_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR1_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR1_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR1_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR1_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR1_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR1_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR1_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR1_PD_BMSK 0x80000000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR1_PD_SHFT       0x1f

//// Register XPU3_RGn_GCR2 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_ADDR(base, n) (base+0x1008+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_PHYS(base, n) (base+0x1008+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_RMSK 0x00000003
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_ASRC_BMSK 0x00000002
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_ASRC_SHFT        0x1

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_CSRC_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_GCR2_CSRC_SHFT        0x0

//// Register XPU3_RGn_CR0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR0_ADDR(base, n) (base+0x1010+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR0_PHYS(base, n) (base+0x1010+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR0_RMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR0_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR0_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR0_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR0_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR0_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR0_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR0_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR0_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR0_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR0_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR0_RGSCLRDEN_APPS_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR0_RGSCLRDEN_APPS_SHFT        0x0

//// Register XPU3_RGn_CR1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR1_ADDR(base, n) (base+0x1014+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR1_PHYS(base, n) (base+0x1014+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR1_RMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR1_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR1_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR1_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR1_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR1_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR1_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR1_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR1_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR1_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR1_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR1_RGCLRDEN_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR1_RGCLRDEN_SHFT        0x0

//// Register XPU3_RGn_CR2 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR2_ADDR(base, n) (base+0x1018+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR2_PHYS(base, n) (base+0x1018+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR2_RMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR2_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR2_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR2_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR2_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR2_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR2_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR2_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR2_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR2_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR2_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR2_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR2_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR2_RGSCLWREN_APPS_BMSK 0x00000001
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR2_RGSCLWREN_APPS_SHFT        0x0

//// Register XPU3_RGn_CR3 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR3_ADDR(base, n) (base+0x101C+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR3_PHYS(base, n) (base+0x101C+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR3_RMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR3_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR3_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR3_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR3_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR3_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR3_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR3_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR3_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR3_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR3_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR3_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR3_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR3_RGCLWREN_BMSK 0x00000007
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_CR3_RGCLWREN_SHFT        0x0

//// Register XPU3_RGn_START0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START0_ADDR(base, n) (base+0x1030+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START0_PHYS(base, n) (base+0x1030+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START0_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START0_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START0_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START0_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START0_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START0_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START0_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START0_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START0_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START0_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START0_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START0_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START0_ADDR_31_0_SHFT        0xc

//// Register XPU3_RGn_START1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START1_ADDR(base, n) (base+0x1034+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START1_PHYS(base, n) (base+0x1034+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START1_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START1_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START1_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START1_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START1_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START1_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START1_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START1_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START1_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START1_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START1_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START1_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_START1_ADDR_63_32_SHFT        0x0

//// Register XPU3_RGn_END0 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END0_ADDR(base, n) (base+0x1038+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END0_PHYS(base, n) (base+0x1038+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END0_RMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END0_SHFT         12
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END0_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END0_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END0_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END0_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END0_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END0_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END0_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END0_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END0_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END0_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END0_ADDR_31_0_BMSK 0xfffff000
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END0_ADDR_31_0_SHFT        0xc

//// Register XPU3_RGn_END1 ////

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END1_ADDR(base, n) (base+0x103C+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END1_PHYS(base, n) (base+0x103C+0x80*n)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END1_RMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END1_SHFT          0
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END1_MAXn         24
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END1_INI(base, n) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END1_ADDR(base, n), HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END1_RMSK)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END1_INMI(base, n, mask) \
	in_dword_masked ( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END1_ADDR(base, n), mask) 
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END1_OUTI(base, n, val) \
	out_dword( HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END1_ADDR(base, n), val)
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END1_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END1_ADDR(base, n), mask, val, HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END1_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END1_ADDR_63_32_BMSK 0x0000000f
#define HWIO_MPU32Q2N7S1V0_25_CL36M35L12P_CLHLT_AXI_XPU3_RGn_END1_ADDR_63_32_SHFT        0x0


#endif

