Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 15 15:15:42 2019
| Host         : CSE021WK-W10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PmodJSTK_Demo_control_sets_placed.rpt
| Design       : PmodJSTK_Demo
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      4 |            4 |
|      5 |            1 |
|      8 |            2 |
|     11 |            1 |
|     12 |            1 |
|     15 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              86 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             129 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------------------------+---------------------------------------+------------------+----------------+
|      Clock Signal      |                    Enable Signal                    |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------------+-----------------------------------------------------+---------------------------------------+------------------+----------------+
| ~iSCLK                 | PmodJSTK_Int/SPI_Ctrl/SS_i_1_n_0                    | RST_IBUF                              |                1 |              1 |
|  DispCtrl/DCLK_reg_n_0 |                                                     |                                       |                1 |              2 |
|  CLK_IBUF_BUFG         |                                                     |                                       |                2 |              2 |
|  CLK_IBUF_BUFG         | DispCtrl/BtoBCD/tmpSR[19]_i_1__0_n_0                | RST_IBUF                              |                2 |              4 |
|  CLK_IBUF_BUFG         | DispCtrl/BtoBCD/tmpSR[23]_i_1__0_n_0                | RST_IBUF                              |                1 |              4 |
|  CLK_IBUF_BUFG         | DispCtrl/BtoBCD/tmpSR[15]_i_1__0_n_0                | RST_IBUF                              |                1 |              4 |
|  CLK_IBUF_BUFG         | DispCtrl/BtoBCD/tmpSR[27]_i_1__0_n_0                | RST_IBUF                              |                2 |              4 |
|  CLK_IBUF_BUFG         | DispCtrl/BtoBCD/shiftCount[4]_i_2_n_0               | DispCtrl/BtoBCD/shiftCount[4]_i_1_n_0 |                2 |              5 |
|  iSCLK                 | PmodJSTK_Int/SPI_Int/rSR                            | RST_IBUF                              |                1 |              8 |
| ~iSCLK                 | PmodJSTK_Int/SPI_Int/wSR_0                          | RST_IBUF                              |                2 |              8 |
|  DispCtrl/DCLK_reg_n_0 |                                                     | RST_IBUF                              |                2 |             11 |
|  CLK_IBUF_BUFG         | DispCtrl/BtoBCD/tmpSR[11]_i_1__0_n_0                | RST_IBUF                              |                4 |             12 |
|  CLK_IBUF_BUFG         |                                                     | DispCtrl/clkCount[15]_i_1__0_n_0      |                4 |             15 |
|  CLK_IBUF_BUFG         | DispCtrl/BtoBCD/BCDOUT[15]_i_1_n_0                  | RST_IBUF                              |                3 |             16 |
| ~iSCLK                 |                                                     | RST_IBUF                              |                7 |             21 |
| ~iSCLK                 | PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[4] | RST_IBUF                              |                5 |             23 |
|  CLK_IBUF_BUFG         |                                                     | RST_IBUF                              |               11 |             39 |
| ~iSCLK                 | PmodJSTK_Int/SPI_Ctrl/tmpSR[39]_i_1_n_0             | RST_IBUF                              |                6 |             40 |
+------------------------+-----------------------------------------------------+---------------------------------------+------------------+----------------+


