{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742810457779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742810457780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 11:00:57 2025 " "Processing started: Mon Mar 24 11:00:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742810457780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742810457780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4_2 -c Lab4_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4_2 -c Lab4_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742810457780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742810458216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742810458216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_FlipFlop-behaviour " "Found design unit 1: T_FlipFlop-behaviour" {  } { { "T_FlipFlop.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/T_FlipFlop.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742810466463 ""} { "Info" "ISGN_ENTITY_NAME" "1 T_FlipFlop " "Found entity 1: T_FlipFlop" {  } { { "T_FlipFlop.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/T_FlipFlop.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742810466463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742810466463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexDecoder-Behavior " "Found design unit 1: hexDecoder-Behavior" {  } { { "hexDecoder.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/hexDecoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742810466465 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexDecoder " "Found entity 1: hexDecoder" {  } { { "hexDecoder.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/hexDecoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742810466465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742810466465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter16bit_struc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter16bit_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter16bit-structure " "Found design unit 1: counter16bit-structure" {  } { { "counter16bit_struc.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/counter16bit_struc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742810466466 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter16bit " "Found entity 1: counter16bit" {  } { { "counter16bit_struc.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/counter16bit_struc.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742810466466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742810466466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "device_counter16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file device_counter16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 device_counter16bit-structure " "Found design unit 1: device_counter16bit-structure" {  } { { "device_counter16bit.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/device_counter16bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742810466468 ""} { "Info" "ISGN_ENTITY_NAME" "1 device_counter16bit " "Found entity 1: device_counter16bit" {  } { { "device_counter16bit.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/device_counter16bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742810466468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742810466468 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "device_counter16bit " "Elaborating entity \"device_counter16bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742810466501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter16bit counter16bit:CNT16 " "Elaborating entity \"counter16bit\" for hierarchy \"counter16bit:CNT16\"" {  } { { "device_counter16bit.vhd" "CNT16" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/device_counter16bit.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742810466528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_FlipFlop counter16bit:CNT16\|T_FlipFlop:TFF " "Elaborating entity \"T_FlipFlop\" for hierarchy \"counter16bit:CNT16\|T_FlipFlop:TFF\"" {  } { { "counter16bit_struc.vhd" "TFF" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/counter16bit_struc.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742810466542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDecoder hexDecoder:DEC0 " "Elaborating entity \"hexDecoder\" for hierarchy \"hexDecoder:DEC0\"" {  } { { "device_counter16bit.vhd" "DEC0" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/device_counter16bit.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742810466569 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742810467174 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742810467516 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742810467516 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "device_counter16bit.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/device_counter16bit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742810467568 "|device_counter16bit|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "device_counter16bit.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/device_counter16bit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742810467568 "|device_counter16bit|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "device_counter16bit.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/device_counter16bit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742810467568 "|device_counter16bit|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "device_counter16bit.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/device_counter16bit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742810467568 "|device_counter16bit|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "device_counter16bit.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/device_counter16bit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742810467568 "|device_counter16bit|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "device_counter16bit.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/device_counter16bit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742810467568 "|device_counter16bit|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "device_counter16bit.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/device_counter16bit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742810467568 "|device_counter16bit|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "device_counter16bit.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/device_counter16bit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742810467568 "|device_counter16bit|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "device_counter16bit.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/device_counter16bit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742810467568 "|device_counter16bit|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "device_counter16bit.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/device_counter16bit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742810467568 "|device_counter16bit|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "device_counter16bit.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab4/Lab4.2/Synthesis/device_counter16bit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742810467568 "|device_counter16bit|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742810467568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742810467569 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742810467569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742810467569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742810467569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742810467596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 11:01:07 2025 " "Processing ended: Mon Mar 24 11:01:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742810467596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742810467596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742810467596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742810467596 ""}
