// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_stage0_kernel_stage0_Pipeline_Output_Channel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        sext_ln25,
        img_1_address0,
        img_1_ce0,
        img_1_we0,
        img_1_d0,
        img_1_q0,
        compute_tmp_1_address0,
        compute_tmp_1_ce0,
        compute_tmp_1_q0,
        compute_tmp_1_address1,
        compute_tmp_1_ce1,
        compute_tmp_1_q1,
        grp_fu_818_p_din0,
        grp_fu_818_p_din1,
        grp_fu_818_p_opcode,
        grp_fu_818_p_dout0,
        grp_fu_818_p_ce,
        grp_fu_814_p_din0,
        grp_fu_814_p_din1,
        grp_fu_814_p_dout0,
        grp_fu_814_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 24'd1;
parameter    ap_ST_fsm_pp0_stage1 = 24'd2;
parameter    ap_ST_fsm_pp0_stage2 = 24'd4;
parameter    ap_ST_fsm_pp0_stage3 = 24'd8;
parameter    ap_ST_fsm_pp0_stage4 = 24'd16;
parameter    ap_ST_fsm_pp0_stage5 = 24'd32;
parameter    ap_ST_fsm_pp0_stage6 = 24'd64;
parameter    ap_ST_fsm_pp0_stage7 = 24'd128;
parameter    ap_ST_fsm_pp0_stage8 = 24'd256;
parameter    ap_ST_fsm_pp0_stage9 = 24'd512;
parameter    ap_ST_fsm_pp0_stage10 = 24'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 24'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 24'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 24'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 24'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 24'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 24'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 24'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 24'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 24'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 24'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 24'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 24'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [61:0] sext_ln25;
output  [19:0] img_1_address0;
output   img_1_ce0;
output   img_1_we0;
output  [31:0] img_1_d0;
input  [31:0] img_1_q0;
output  [19:0] compute_tmp_1_address0;
output   compute_tmp_1_ce0;
input  [31:0] compute_tmp_1_q0;
output  [19:0] compute_tmp_1_address1;
output   compute_tmp_1_ce1;
input  [31:0] compute_tmp_1_q1;
output  [31:0] grp_fu_818_p_din0;
output  [31:0] grp_fu_818_p_din1;
output  [1:0] grp_fu_818_p_opcode;
input  [31:0] grp_fu_818_p_dout0;
output   grp_fu_818_p_ce;
output  [31:0] grp_fu_814_p_din0;
output  [31:0] grp_fu_814_p_din1;
input  [31:0] grp_fu_814_p_dout0;
output   grp_fu_814_p_ce;

reg ap_idle;
reg m_axi_gmem_ARVALID;
reg m_axi_gmem_RREADY;
reg[19:0] img_1_address0;
reg img_1_ce0;
reg img_1_we0;
reg[19:0] compute_tmp_1_address0;
reg compute_tmp_1_ce0;
reg[19:0] compute_tmp_1_address1;
reg compute_tmp_1_ce1;

(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage23;
reg   [0:0] icmp_ln19_reg_1207;
reg    ap_block_state24_pp0_stage23_iter0;
wire    ap_block_state48_pp0_stage23_iter1;
reg    ap_block_pp0_stage23_subdone;
reg    ap_condition_exit_pp0_iter0_stage23;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire    ap_block_pp0_stage23;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] icmp_ln19_reg_1207_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
reg    gmem_blk_n_AR;
reg   [0:0] or_ln22_reg_1211;
reg   [0:0] first_iter_0_reg_398;
reg   [31:0] reg_419;
reg    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state34_pp0_stage9_iter1;
wire    ap_block_state58_pp0_stage9_iter2;
reg    ap_block_pp0_stage9_11001;
reg    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state35_pp0_stage10_iter1;
wire    ap_block_state59_pp0_stage10_iter2;
reg    ap_block_pp0_stage10_11001;
reg    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state36_pp0_stage11_iter1;
wire    ap_block_state60_pp0_stage11_iter2;
reg    ap_block_pp0_stage11_11001;
reg    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state37_pp0_stage12_iter1;
wire    ap_block_state61_pp0_stage12_iter2;
reg    ap_block_pp0_stage12_11001;
reg    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state38_pp0_stage13_iter1;
reg    ap_block_pp0_stage13_11001;
reg    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state39_pp0_stage14_iter1;
reg    ap_block_pp0_stage14_11001;
reg    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state40_pp0_stage15_iter1;
reg    ap_block_pp0_stage15_11001;
reg    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_state41_pp0_stage16_iter1;
reg    ap_block_pp0_stage16_11001;
reg    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_state42_pp0_stage17_iter1;
reg    ap_block_pp0_stage17_11001;
reg    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_state43_pp0_stage18_iter1;
reg    ap_block_pp0_stage18_11001;
reg    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_state44_pp0_stage19_iter1;
reg    ap_block_pp0_stage19_11001;
reg    ap_block_state21_pp0_stage20_iter0;
wire    ap_block_state45_pp0_stage20_iter1;
reg    ap_block_pp0_stage20_11001;
reg    ap_block_state22_pp0_stage21_iter0;
wire    ap_block_state46_pp0_stage21_iter1;
reg    ap_block_pp0_stage21_11001;
reg    ap_block_state23_pp0_stage22_iter0;
wire    ap_block_state47_pp0_stage22_iter1;
reg    ap_block_pp0_stage22_11001;
reg    ap_block_pp0_stage23_11001;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state25_pp0_stage0_iter1;
wire    ap_block_state49_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state26_pp0_stage1_iter1;
wire    ap_block_state50_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
wire    ap_block_state3_pp0_stage2_iter0;
reg    ap_predicate_op146_readreq_state3;
reg    ap_block_state3_io;
reg    ap_block_state27_pp0_stage2_iter1;
wire    ap_block_state51_pp0_stage2_iter2;
reg    ap_block_pp0_stage2_11001;
wire    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_state28_pp0_stage3_iter1;
wire    ap_block_state52_pp0_stage3_iter2;
reg    ap_block_pp0_stage3_11001;
wire    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_state29_pp0_stage4_iter1;
wire    ap_block_state53_pp0_stage4_iter2;
reg    ap_block_pp0_stage4_11001;
wire    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_state30_pp0_stage5_iter1;
wire    ap_block_state54_pp0_stage5_iter2;
reg    ap_block_pp0_stage5_11001;
wire    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_state31_pp0_stage6_iter1;
wire    ap_block_state55_pp0_stage6_iter2;
reg    ap_block_pp0_stage6_11001;
wire    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_state32_pp0_stage7_iter1;
wire    ap_block_state56_pp0_stage7_iter2;
reg    ap_block_pp0_stage7_11001;
wire    ap_block_state9_pp0_stage8_iter0;
reg    ap_block_state33_pp0_stage8_iter1;
wire    ap_block_state57_pp0_stage8_iter2;
reg    ap_block_pp0_stage8_11001;
reg   [31:0] reg_423;
reg   [31:0] reg_428;
reg   [31:0] reg_433;
reg   [31:0] reg_438;
reg   [31:0] reg_443;
reg   [31:0] reg_448;
reg   [0:0] icmp_ln19_reg_1207_pp0_iter2_reg;
wire  signed [63:0] sext_ln25_cast_fu_453_p1;
reg  signed [63:0] sext_ln25_cast_reg_1202;
wire   [0:0] icmp_ln19_fu_531_p2;
wire   [0:0] or_ln22_fu_653_p2;
wire  signed [14:0] select_ln22_1_fu_683_p3;
reg  signed [14:0] select_ln22_1_reg_1215;
wire  signed [15:0] sext_ln22_1_fu_773_p1;
reg  signed [15:0] sext_ln22_1_reg_1245;
reg   [31:0] compute_tmp_1_load_reg_1250;
reg   [31:0] compute_tmp_1_load_1_reg_1255;
wire  signed [16:0] sext_ln22_2_fu_808_p1;
reg  signed [16:0] sext_ln22_2_reg_1270;
reg   [31:0] compute_tmp_1_load_2_reg_1281;
reg   [31:0] compute_tmp_1_load_3_reg_1286;
reg   [19:0] img_1_addr_reg_1301;
reg   [19:0] img_1_addr_reg_1301_pp0_iter1_reg;
reg   [19:0] img_1_addr_reg_1301_pp0_iter2_reg;
reg   [31:0] compute_tmp_1_load_4_reg_1306;
reg   [31:0] compute_tmp_1_load_5_reg_1311;
reg   [31:0] img_1_load_reg_1326;
reg   [31:0] compute_tmp_1_load_6_reg_1331;
reg   [31:0] compute_tmp_1_load_7_reg_1336;
wire  signed [17:0] sext_ln22_3_fu_875_p1;
reg  signed [17:0] sext_ln22_3_reg_1351;
reg   [31:0] compute_tmp_1_load_8_reg_1360;
reg   [31:0] compute_tmp_1_load_9_reg_1365;
reg   [31:0] compute_tmp_1_load_10_reg_1380;
reg   [31:0] compute_tmp_1_load_11_reg_1385;
reg   [31:0] compute_tmp_1_load_12_reg_1400;
reg   [31:0] compute_tmp_1_load_13_reg_1405;
reg   [31:0] compute_tmp_1_load_14_reg_1420;
reg   [31:0] compute_tmp_1_load_15_reg_1425;
wire   [31:0] bitcast_ln30_fu_992_p1;
reg   [31:0] compute_tmp_1_load_16_reg_1445;
reg   [31:0] compute_tmp_1_load_17_reg_1450;
wire  signed [18:0] sext_ln22_7_fu_997_p1;
reg  signed [18:0] sext_ln22_7_reg_1465;
wire   [31:0] bitcast_ln30_1_fu_1022_p1;
reg   [31:0] compute_tmp_1_load_18_reg_1476;
reg   [31:0] compute_tmp_1_load_19_reg_1481;
wire   [31:0] bitcast_ln30_2_fu_1047_p1;
reg   [31:0] compute_tmp_1_load_20_reg_1501;
reg   [31:0] compute_tmp_1_load_21_reg_1506;
wire   [31:0] bitcast_ln30_3_fu_1052_p1;
reg   [31:0] compute_tmp_1_load_22_reg_1526;
reg   [31:0] compute_tmp_1_load_23_reg_1531;
wire   [31:0] bitcast_ln30_4_fu_1057_p1;
wire   [31:0] bitcast_ln30_5_fu_1062_p1;
wire   [31:0] bitcast_ln30_6_fu_1067_p1;
wire   [31:0] bitcast_ln30_7_fu_1072_p1;
reg   [31:0] mul28_i1_7_reg_1556;
wire   [31:0] bitcast_ln30_8_fu_1077_p1;
wire   [31:0] bitcast_ln30_9_fu_1082_p1;
reg   [31:0] mul28_i1_9_reg_1571;
wire   [31:0] bitcast_ln30_10_fu_1087_p1;
wire   [31:0] bitcast_ln30_11_fu_1092_p1;
reg   [31:0] mul28_i1_10_reg_1586;
wire   [31:0] bitcast_ln30_12_fu_1097_p1;
wire   [31:0] bitcast_ln30_13_fu_1102_p1;
reg   [31:0] mul28_i1_12_reg_1601;
wire   [31:0] bitcast_ln30_14_fu_1107_p1;
reg   [31:0] mul28_i1_13_reg_1611;
wire   [31:0] bitcast_ln30_15_fu_1112_p1;
reg   [31:0] mul28_i1_14_reg_1621;
wire   [31:0] bitcast_ln30_16_fu_1117_p1;
reg   [31:0] mul28_i1_15_reg_1631;
wire   [31:0] bitcast_ln30_17_fu_1122_p1;
reg   [31:0] mul28_i1_16_reg_1641;
wire   [31:0] bitcast_ln30_18_fu_1127_p1;
reg   [31:0] mul28_i1_17_reg_1651;
wire   [31:0] bitcast_ln30_19_fu_1132_p1;
reg   [31:0] mul28_i1_18_reg_1661;
wire   [31:0] bitcast_ln30_20_fu_1137_p1;
reg   [31:0] mul28_i1_19_reg_1671;
wire   [31:0] bitcast_ln30_21_fu_1142_p1;
reg   [31:0] mul28_i1_20_reg_1681;
wire   [31:0] bitcast_ln30_22_fu_1147_p1;
reg   [31:0] mul28_i1_21_reg_1691;
wire   [31:0] bitcast_ln30_23_fu_1152_p1;
reg   [31:0] mul28_i1_22_reg_1701;
reg   [31:0] mul28_i1_22_reg_1701_pp0_iter2_reg;
reg   [31:0] add40_i_21_reg_1706;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage12_subdone;
reg   [0:0] ap_phi_mux_first_iter_0_phi_fu_402_p4;
wire    ap_loop_init;
reg    ap_block_pp0_stage0_subdone;
wire  signed [63:0] sext_ln22_fu_691_p1;
wire   [63:0] zext_ln22_2_fu_702_p1;
wire   [63:0] zext_ln22_3_fu_782_p1;
wire   [63:0] zext_ln22_4_fu_793_p1;
wire   [63:0] zext_ln22_5_fu_803_p1;
wire   [63:0] zext_ln22_6_fu_817_p1;
wire   [63:0] p_sum116_cast_fu_850_p1;
wire   [63:0] zext_ln22_7_fu_827_p1;
wire   [63:0] zext_ln22_8_fu_837_p1;
wire   [63:0] zext_ln22_9_fu_860_p1;
wire   [63:0] zext_ln22_10_fu_870_p1;
wire   [63:0] zext_ln22_11_fu_884_p1;
wire   [63:0] zext_ln22_12_fu_895_p1;
wire   [63:0] zext_ln22_13_fu_905_p1;
wire   [63:0] zext_ln22_14_fu_915_p1;
wire   [63:0] zext_ln22_15_fu_925_p1;
wire   [63:0] zext_ln22_16_fu_935_p1;
wire   [63:0] zext_ln22_17_fu_945_p1;
wire   [63:0] zext_ln22_18_fu_959_p1;
wire   [63:0] zext_ln22_19_fu_973_p1;
wire   [63:0] zext_ln22_20_fu_987_p1;
wire   [63:0] zext_ln22_21_fu_1006_p1;
wire   [63:0] zext_ln22_22_fu_1017_p1;
wire   [63:0] zext_ln22_23_fu_1032_p1;
wire   [63:0] zext_ln22_24_fu_1042_p1;
reg   [4:0] out_ch_fu_146;
wire   [4:0] add_ln25_fu_722_p2;
reg   [6:0] col_fu_150;
wire   [6:0] select_ln22_2_fu_707_p3;
reg   [11:0] indvar_flatten72_fu_154;
wire   [11:0] select_ln22_3_fu_734_p3;
reg   [6:0] row_fu_158;
wire   [6:0] select_ln19_3_fu_639_p3;
reg   [18:0] indvar_flatten206_fu_162;
wire   [18:0] add_ln19_fu_537_p2;
reg   [31:0] grp_fu_410_p0;
reg   [31:0] grp_fu_410_p1;
reg   [31:0] grp_fu_415_p0;
reg   [31:0] grp_fu_415_p1;
wire   [13:0] p_shl4_fu_491_p3;
wire   [10:0] p_shl5_fu_503_p3;
wire   [14:0] p_shl4_cast_fu_499_p1;
wire   [14:0] p_shl5_cast_fu_511_p1;
wire   [14:0] zext_ln22_fu_521_p1;
wire   [14:0] empty_fu_515_p2;
wire   [0:0] icmp_ln22_fu_549_p2;
wire   [6:0] add_ln19_1_fu_569_p2;
wire   [13:0] p_shl4_mid1_fu_575_p3;
wire   [10:0] p_shl5_mid1_fu_587_p3;
wire   [14:0] p_shl4_cast_mid1_fu_583_p1;
wire   [14:0] p_shl5_cast_mid1_fu_595_p1;
wire   [14:0] p_mid184_fu_599_p2;
wire   [14:0] add_ln30_fu_525_p2;
wire   [0:0] icmp_ln25_fu_627_p2;
wire   [0:0] xor_ln19_fu_621_p2;
wire   [6:0] select_ln19_fu_555_p3;
wire   [0:0] and_ln19_fu_633_p2;
wire   [0:0] or_ln19_fu_563_p2;
wire   [0:0] or_ln22_1_fu_659_p2;
wire   [6:0] add_ln22_fu_647_p2;
wire   [14:0] zext_ln22_1_fu_673_p1;
wire   [14:0] select_ln19_1_fu_605_p3;
wire   [14:0] add_ln30_1_fu_677_p2;
wire   [14:0] select_ln19_2_fu_613_p3;
wire   [14:0] add_ln22_1_fu_696_p2;
wire   [4:0] select_ln22_fu_665_p3;
wire   [11:0] add_ln22_24_fu_728_p2;
wire   [15:0] add_ln22_2_fu_776_p2;
wire   [15:0] add_ln22_3_fu_787_p2;
wire   [15:0] add_ln22_4_fu_798_p2;
wire   [16:0] add_ln22_5_fu_811_p2;
wire   [16:0] add_ln22_6_fu_822_p2;
wire   [16:0] add_ln22_7_fu_832_p2;
wire   [19:0] grp_fu_1157_p3;
wire  signed [19:0] sext_ln22_8_fu_842_p1;
(* use_dsp48 = "no" *) wire   [19:0] p_sum116_fu_845_p2;
wire   [16:0] add_ln22_8_fu_855_p2;
wire   [16:0] add_ln22_9_fu_865_p2;
wire   [17:0] add_ln22_10_fu_878_p2;
wire   [17:0] add_ln22_11_fu_889_p2;
wire   [17:0] add_ln22_12_fu_900_p2;
wire   [17:0] add_ln22_13_fu_910_p2;
wire   [17:0] add_ln22_14_fu_920_p2;
wire   [17:0] add_ln22_15_fu_930_p2;
wire   [17:0] add_ln22_16_fu_940_p2;
wire   [16:0] add_ln22_17_fu_950_p2;
wire  signed [17:0] sext_ln22_4_fu_955_p1;
wire   [16:0] add_ln22_18_fu_964_p2;
wire  signed [17:0] sext_ln22_5_fu_969_p1;
wire   [16:0] add_ln22_19_fu_978_p2;
wire  signed [17:0] sext_ln22_6_fu_983_p1;
wire   [18:0] add_ln22_20_fu_1000_p2;
wire   [18:0] add_ln22_21_fu_1011_p2;
wire   [18:0] add_ln22_22_fu_1027_p2;
wire   [18:0] add_ln22_23_fu_1037_p2;
wire   [4:0] grp_fu_1157_p0;
wire   [13:0] grp_fu_1157_p1;
wire   [18:0] grp_fu_1157_p2;
reg    grp_fu_410_ce;
reg    grp_fu_415_ce;
reg    grp_fu_1157_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage12;
reg    ap_idle_pp0_0to0;
reg   [23:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_block_pp0_stage12_00001;
reg    ap_block_pp0_stage14_00001;
reg    ap_block_pp0_stage16_00001;
reg    ap_block_pp0_stage18_00001;
reg    ap_block_pp0_stage20_00001;
reg    ap_block_pp0_stage22_00001;
reg    ap_block_pp0_stage0_00001;
reg    ap_block_pp0_stage2_00001;
reg    ap_block_pp0_stage4_00001;
reg    ap_block_pp0_stage6_00001;
reg    ap_block_pp0_stage8_00001;
reg    ap_block_pp0_stage10_00001;
reg    ap_block_pp0_stage13_00001;
reg    ap_block_pp0_stage15_00001;
reg    ap_block_pp0_stage17_00001;
reg    ap_block_pp0_stage19_00001;
reg    ap_block_pp0_stage21_00001;
reg    ap_block_pp0_stage23_00001;
reg    ap_block_pp0_stage1_00001;
reg    ap_block_pp0_stage3_00001;
reg    ap_block_pp0_stage5_00001;
reg    ap_block_pp0_stage7_00001;
reg    ap_block_pp0_stage9_00001;
reg    ap_block_pp0_stage11_00001;
wire   [18:0] grp_fu_1157_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 24'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_stage0_mac_muladd_5ns_14ns_19ns_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
mac_muladd_5ns_14ns_19ns_20_4_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1157_p0),
    .din1(grp_fu_1157_p1),
    .din2(grp_fu_1157_p2),
    .ce(grp_fu_1157_ce),
    .dout(grp_fu_1157_p3)
);

kernel_stage0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage23),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage23)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter1_stage12) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_fu_150 <= 7'd0;
    end else if (((icmp_ln19_fu_531_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_fu_150 <= select_ln22_2_fu_707_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        first_iter_0_reg_398 <= 1'd0;
    end else if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        first_iter_0_reg_398 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten206_fu_162 <= 19'd0;
    end else if (((icmp_ln19_fu_531_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        indvar_flatten206_fu_162 <= add_ln19_fu_537_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten72_fu_154 <= 12'd0;
    end else if (((icmp_ln19_fu_531_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        indvar_flatten72_fu_154 <= select_ln22_3_fu_734_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_ch_fu_146 <= 5'd0;
    end else if (((icmp_ln19_fu_531_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_ch_fu_146 <= add_ln25_fu_722_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_fu_158 <= 7'd0;
    end else if (((icmp_ln19_fu_531_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        row_fu_158 <= select_ln19_3_fu_639_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln19_reg_1207_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        add40_i_21_reg_1706 <= grp_fu_818_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        compute_tmp_1_load_10_reg_1380 <= compute_tmp_1_q1;
        compute_tmp_1_load_11_reg_1385 <= compute_tmp_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        compute_tmp_1_load_12_reg_1400 <= compute_tmp_1_q1;
        compute_tmp_1_load_13_reg_1405 <= compute_tmp_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        compute_tmp_1_load_14_reg_1420 <= compute_tmp_1_q1;
        compute_tmp_1_load_15_reg_1425 <= compute_tmp_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        compute_tmp_1_load_16_reg_1445 <= compute_tmp_1_q1;
        compute_tmp_1_load_17_reg_1450 <= compute_tmp_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        compute_tmp_1_load_18_reg_1476 <= compute_tmp_1_q1;
        compute_tmp_1_load_19_reg_1481 <= compute_tmp_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        compute_tmp_1_load_1_reg_1255 <= compute_tmp_1_q0;
        compute_tmp_1_load_reg_1250 <= compute_tmp_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        compute_tmp_1_load_20_reg_1501 <= compute_tmp_1_q1;
        compute_tmp_1_load_21_reg_1506 <= compute_tmp_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        compute_tmp_1_load_22_reg_1526 <= compute_tmp_1_q1;
        compute_tmp_1_load_23_reg_1531 <= compute_tmp_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        compute_tmp_1_load_2_reg_1281 <= compute_tmp_1_q1;
        compute_tmp_1_load_3_reg_1286 <= compute_tmp_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        compute_tmp_1_load_4_reg_1306 <= compute_tmp_1_q1;
        compute_tmp_1_load_5_reg_1311 <= compute_tmp_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        compute_tmp_1_load_6_reg_1331 <= compute_tmp_1_q1;
        compute_tmp_1_load_7_reg_1336 <= compute_tmp_1_q0;
        img_1_load_reg_1326 <= img_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        compute_tmp_1_load_8_reg_1360 <= compute_tmp_1_q1;
        compute_tmp_1_load_9_reg_1365 <= compute_tmp_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln19_reg_1207 <= icmp_ln19_fu_531_p2;
        icmp_ln19_reg_1207_pp0_iter1_reg <= icmp_ln19_reg_1207;
        icmp_ln19_reg_1207_pp0_iter2_reg <= icmp_ln19_reg_1207_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        img_1_addr_reg_1301 <= p_sum116_cast_fu_850_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        img_1_addr_reg_1301_pp0_iter1_reg <= img_1_addr_reg_1301;
        img_1_addr_reg_1301_pp0_iter2_reg <= img_1_addr_reg_1301_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        mul28_i1_10_reg_1586 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        mul28_i1_12_reg_1601 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        mul28_i1_13_reg_1611 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mul28_i1_14_reg_1621 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mul28_i1_15_reg_1631 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        mul28_i1_16_reg_1641 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        mul28_i1_17_reg_1651 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        mul28_i1_18_reg_1661 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        mul28_i1_19_reg_1671 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        mul28_i1_20_reg_1681 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        mul28_i1_21_reg_1691 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        mul28_i1_22_reg_1701 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        mul28_i1_22_reg_1701_pp0_iter2_reg <= mul28_i1_22_reg_1701;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        mul28_i1_7_reg_1556 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        mul28_i1_9_reg_1571 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln19_fu_531_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        or_ln22_reg_1211 <= or_ln22_fu_653_p2;
        select_ln22_1_reg_1215 <= select_ln22_1_fu_683_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln19_reg_1207 == 1'd0)))) begin
        reg_419 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln19_reg_1207 == 1'd0)))) begin
        reg_423 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln19_reg_1207 == 1'd0)))) begin
        reg_428 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln19_reg_1207 == 1'd0)))) begin
        reg_433 <= grp_fu_818_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln19_reg_1207 == 1'd0)))) begin
        reg_438 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln19_reg_1207 == 1'd0)))) begin
        reg_443 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln19_reg_1207_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((icmp_ln19_reg_1207_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((icmp_ln19_reg_1207_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((icmp_ln19_reg_1207_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)))) begin
        reg_448 <= grp_fu_818_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        sext_ln22_1_reg_1245 <= sext_ln22_1_fu_773_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        sext_ln22_2_reg_1270 <= sext_ln22_2_fu_808_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        sext_ln22_3_reg_1351 <= sext_ln22_3_fu_875_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln19_reg_1207 == 1'd0))) begin
        sext_ln22_7_reg_1465 <= sext_ln22_7_fu_997_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sext_ln25_cast_reg_1202 <= sext_ln25_cast_fu_453_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_subdone) & (icmp_ln19_reg_1207 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage23 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage23 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone))) begin
        ap_condition_exit_pp0_iter1_stage12 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln19_reg_1207 == 1'd0))) begin
        ap_phi_mux_first_iter_0_phi_fu_402_p4 = 1'd0;
    end else begin
        ap_phi_mux_first_iter_0_phi_fu_402_p4 = first_iter_0_reg_398;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            compute_tmp_1_address0 = zext_ln22_24_fu_1042_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
            compute_tmp_1_address0 = zext_ln22_22_fu_1017_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            compute_tmp_1_address0 = zext_ln22_20_fu_987_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            compute_tmp_1_address0 = zext_ln22_18_fu_959_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            compute_tmp_1_address0 = zext_ln22_16_fu_935_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            compute_tmp_1_address0 = zext_ln22_14_fu_915_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            compute_tmp_1_address0 = zext_ln22_12_fu_895_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            compute_tmp_1_address0 = zext_ln22_10_fu_870_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            compute_tmp_1_address0 = zext_ln22_8_fu_837_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            compute_tmp_1_address0 = zext_ln22_6_fu_817_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            compute_tmp_1_address0 = zext_ln22_4_fu_793_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            compute_tmp_1_address0 = zext_ln22_2_fu_702_p1;
        end else begin
            compute_tmp_1_address0 = 'bx;
        end
    end else begin
        compute_tmp_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            compute_tmp_1_address1 = zext_ln22_23_fu_1032_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
            compute_tmp_1_address1 = zext_ln22_21_fu_1006_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            compute_tmp_1_address1 = zext_ln22_19_fu_973_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            compute_tmp_1_address1 = zext_ln22_17_fu_945_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            compute_tmp_1_address1 = zext_ln22_15_fu_925_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            compute_tmp_1_address1 = zext_ln22_13_fu_905_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            compute_tmp_1_address1 = zext_ln22_11_fu_884_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            compute_tmp_1_address1 = zext_ln22_9_fu_860_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            compute_tmp_1_address1 = zext_ln22_7_fu_827_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            compute_tmp_1_address1 = zext_ln22_5_fu_803_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            compute_tmp_1_address1 = zext_ln22_3_fu_782_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            compute_tmp_1_address1 = sext_ln22_fu_691_p1;
        end else begin
            compute_tmp_1_address1 = 'bx;
        end
    end else begin
        compute_tmp_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        compute_tmp_1_ce0 = 1'b1;
    end else begin
        compute_tmp_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        compute_tmp_1_ce1 = 1'b1;
    end else begin
        compute_tmp_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln22_reg_1211 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln19_reg_1207 == 1'd0))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9) & (icmp_ln19_reg_1207 == 1'd0)))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1157_ce = 1'b1;
    end else begin
        grp_fu_1157_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        grp_fu_410_ce = 1'b1;
    end else begin
        grp_fu_410_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_410_p0 = add40_i_21_reg_1706;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)))) begin
        grp_fu_410_p0 = reg_448;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)))) begin
        grp_fu_410_p0 = reg_433;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_410_p0 = img_1_load_reg_1326;
    end else begin
        grp_fu_410_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_410_p1 = mul28_i1_22_reg_1701_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_410_p1 = mul28_i1_21_reg_1691;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_410_p1 = mul28_i1_20_reg_1681;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_410_p1 = mul28_i1_19_reg_1671;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_410_p1 = mul28_i1_18_reg_1661;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_410_p1 = mul28_i1_17_reg_1651;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23))) begin
        grp_fu_410_p1 = mul28_i1_16_reg_1641;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21))) begin
        grp_fu_410_p1 = mul28_i1_15_reg_1631;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19))) begin
        grp_fu_410_p1 = mul28_i1_14_reg_1621;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17))) begin
        grp_fu_410_p1 = mul28_i1_13_reg_1611;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_410_p1 = mul28_i1_12_reg_1601;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_410_p1 = mul28_i1_10_reg_1586;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_410_p1 = mul28_i1_9_reg_1571;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_410_p1 = mul28_i1_7_reg_1556;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        grp_fu_410_p1 = reg_443;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)))) begin
        grp_fu_410_p1 = reg_438;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)))) begin
        grp_fu_410_p1 = reg_428;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)))) begin
        grp_fu_410_p1 = reg_423;
    end else begin
        grp_fu_410_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        grp_fu_415_ce = 1'b1;
    end else begin
        grp_fu_415_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_415_p0 = compute_tmp_1_load_23_reg_1531;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_415_p0 = compute_tmp_1_load_22_reg_1526;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_415_p0 = compute_tmp_1_load_21_reg_1506;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_415_p0 = compute_tmp_1_load_20_reg_1501;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_415_p0 = compute_tmp_1_load_19_reg_1481;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_415_p0 = compute_tmp_1_load_18_reg_1476;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_415_p0 = compute_tmp_1_load_17_reg_1450;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_415_p0 = compute_tmp_1_load_16_reg_1445;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_415_p0 = compute_tmp_1_load_15_reg_1425;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_415_p0 = compute_tmp_1_load_14_reg_1420;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23))) begin
        grp_fu_415_p0 = compute_tmp_1_load_13_reg_1405;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22))) begin
        grp_fu_415_p0 = compute_tmp_1_load_12_reg_1400;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21))) begin
        grp_fu_415_p0 = compute_tmp_1_load_11_reg_1385;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20))) begin
        grp_fu_415_p0 = compute_tmp_1_load_10_reg_1380;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19))) begin
        grp_fu_415_p0 = compute_tmp_1_load_9_reg_1365;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18))) begin
        grp_fu_415_p0 = compute_tmp_1_load_8_reg_1360;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17))) begin
        grp_fu_415_p0 = compute_tmp_1_load_7_reg_1336;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16))) begin
        grp_fu_415_p0 = compute_tmp_1_load_6_reg_1331;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_415_p0 = compute_tmp_1_load_5_reg_1311;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_415_p0 = compute_tmp_1_load_4_reg_1306;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_415_p0 = compute_tmp_1_load_3_reg_1286;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_415_p0 = compute_tmp_1_load_2_reg_1281;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_415_p0 = compute_tmp_1_load_1_reg_1255;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_415_p0 = compute_tmp_1_load_reg_1250;
    end else begin
        grp_fu_415_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_415_p1 = bitcast_ln30_23_fu_1152_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_415_p1 = bitcast_ln30_22_fu_1147_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_415_p1 = bitcast_ln30_21_fu_1142_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_415_p1 = bitcast_ln30_20_fu_1137_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_415_p1 = bitcast_ln30_19_fu_1132_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_415_p1 = bitcast_ln30_18_fu_1127_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_415_p1 = bitcast_ln30_17_fu_1122_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_415_p1 = bitcast_ln30_16_fu_1117_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_415_p1 = bitcast_ln30_15_fu_1112_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_415_p1 = bitcast_ln30_14_fu_1107_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23))) begin
        grp_fu_415_p1 = bitcast_ln30_13_fu_1102_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22))) begin
        grp_fu_415_p1 = bitcast_ln30_12_fu_1097_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21))) begin
        grp_fu_415_p1 = bitcast_ln30_11_fu_1092_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20))) begin
        grp_fu_415_p1 = bitcast_ln30_10_fu_1087_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19))) begin
        grp_fu_415_p1 = bitcast_ln30_9_fu_1082_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18))) begin
        grp_fu_415_p1 = bitcast_ln30_8_fu_1077_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17))) begin
        grp_fu_415_p1 = bitcast_ln30_7_fu_1072_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16))) begin
        grp_fu_415_p1 = bitcast_ln30_6_fu_1067_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_415_p1 = bitcast_ln30_5_fu_1062_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_415_p1 = bitcast_ln30_4_fu_1057_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_415_p1 = bitcast_ln30_3_fu_1052_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_415_p1 = bitcast_ln30_2_fu_1047_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_415_p1 = bitcast_ln30_1_fu_1022_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_415_p1 = bitcast_ln30_fu_992_p1;
    end else begin
        grp_fu_415_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        img_1_address0 = img_1_addr_reg_1301_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        img_1_address0 = p_sum116_cast_fu_850_p1;
    end else begin
        img_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        img_1_ce0 = 1'b1;
    end else begin
        img_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln19_reg_1207_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        img_1_we0 = 1'b1;
    end else begin
        img_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op146_readreq_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln19_reg_1207 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln19_reg_1207 == 1'd0)))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter1_stage12) & (ap_idle_pp0_0to0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln19_1_fu_569_p2 = (row_fu_158 + 7'd1);

assign add_ln19_fu_537_p2 = (indvar_flatten206_fu_162 + 19'd1);

assign add_ln22_10_fu_878_p2 = ($signed(sext_ln22_3_fu_875_p1) + $signed(18'd125440));

assign add_ln22_11_fu_889_p2 = ($signed(sext_ln22_3_fu_875_p1) + $signed(18'd137984));

assign add_ln22_12_fu_900_p2 = ($signed(sext_ln22_3_reg_1351) + $signed(18'd150528));

assign add_ln22_13_fu_910_p2 = ($signed(sext_ln22_3_reg_1351) + $signed(18'd163072));

assign add_ln22_14_fu_920_p2 = ($signed(sext_ln22_3_reg_1351) + $signed(18'd175616));

assign add_ln22_15_fu_930_p2 = ($signed(sext_ln22_3_reg_1351) + $signed(18'd188160));

assign add_ln22_16_fu_940_p2 = ($signed(sext_ln22_3_reg_1351) + $signed(18'd200704));

assign add_ln22_17_fu_950_p2 = ($signed(sext_ln22_2_reg_1270) + $signed(17'd82176));

assign add_ln22_18_fu_964_p2 = ($signed(sext_ln22_2_reg_1270) + $signed(17'd94720));

assign add_ln22_19_fu_978_p2 = ($signed(sext_ln22_2_reg_1270) + $signed(17'd107264));

assign add_ln22_1_fu_696_p2 = ($signed(select_ln22_1_fu_683_p3) + $signed(15'd12544));

assign add_ln22_20_fu_1000_p2 = ($signed(sext_ln22_7_fu_997_p1) + $signed(19'd250880));

assign add_ln22_21_fu_1011_p2 = ($signed(sext_ln22_7_fu_997_p1) + $signed(19'd263424));

assign add_ln22_22_fu_1027_p2 = ($signed(sext_ln22_7_reg_1465) + $signed(19'd275968));

assign add_ln22_23_fu_1037_p2 = ($signed(sext_ln22_7_reg_1465) + $signed(19'd288512));

assign add_ln22_24_fu_728_p2 = (indvar_flatten72_fu_154 + 12'd1);

assign add_ln22_2_fu_776_p2 = ($signed(sext_ln22_1_fu_773_p1) + $signed(16'd25088));

assign add_ln22_3_fu_787_p2 = ($signed(sext_ln22_1_fu_773_p1) + $signed(16'd37632));

assign add_ln22_4_fu_798_p2 = ($signed(sext_ln22_1_reg_1245) + $signed(16'd50176));

assign add_ln22_5_fu_811_p2 = ($signed(sext_ln22_2_fu_808_p1) + $signed(17'd62720));

assign add_ln22_6_fu_822_p2 = ($signed(sext_ln22_2_reg_1270) + $signed(17'd75264));

assign add_ln22_7_fu_832_p2 = ($signed(sext_ln22_2_reg_1270) + $signed(17'd87808));

assign add_ln22_8_fu_855_p2 = ($signed(sext_ln22_2_reg_1270) + $signed(17'd100352));

assign add_ln22_9_fu_865_p2 = ($signed(sext_ln22_2_reg_1270) + $signed(17'd112896));

assign add_ln22_fu_647_p2 = (select_ln19_fu_555_p3 + 7'd1);

assign add_ln25_fu_722_p2 = (select_ln22_fu_665_p3 + 5'd1);

assign add_ln30_1_fu_677_p2 = (zext_ln22_1_fu_673_p1 + select_ln19_1_fu_605_p3);

assign add_ln30_fu_525_p2 = (zext_ln22_fu_521_p1 + empty_fu_515_p2);

assign and_ln19_fu_633_p2 = (xor_ln19_fu_621_p2 & icmp_ln25_fu_627_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage16_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage16_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage17_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage17_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage18_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage18_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage19_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage19_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage1_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage20_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage20_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage21_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage21_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage22_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage22_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage23_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage23_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage2_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_00001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_state17_pp0_stage16_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207 == 1'd0));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_state21_pp0_stage20_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_state22_pp0_stage21_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_state23_pp0_stage22_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_state24_pp0_stage23_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_state25_pp0_stage0_iter1 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_state26_pp0_stage1_iter1 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207 == 1'd0));
end

always @ (*) begin
    ap_block_state27_pp0_stage2_iter1 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state28_pp0_stage3_iter1 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state29_pp0_stage4_iter1 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state30_pp0_stage5_iter1 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state31_pp0_stage6_iter1 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state32_pp0_stage7_iter1 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state33_pp0_stage8_iter1 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln19_reg_1207_pp0_iter1_reg == 1'd0));
end

assign ap_block_state34_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((m_axi_gmem_ARREADY == 1'b0) & (ap_predicate_op146_readreq_state3 == 1'b1));
end

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage19_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage20_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage21_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage22_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage23_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage23;

always @ (*) begin
    ap_predicate_op146_readreq_state3 = ((or_ln22_reg_1211 == 1'd1) & (icmp_ln19_reg_1207 == 1'd0));
end

assign bitcast_ln30_10_fu_1087_p1 = reg_419;

assign bitcast_ln30_11_fu_1092_p1 = reg_419;

assign bitcast_ln30_12_fu_1097_p1 = reg_419;

assign bitcast_ln30_13_fu_1102_p1 = reg_419;

assign bitcast_ln30_14_fu_1107_p1 = reg_419;

assign bitcast_ln30_15_fu_1112_p1 = reg_419;

assign bitcast_ln30_16_fu_1117_p1 = reg_419;

assign bitcast_ln30_17_fu_1122_p1 = reg_419;

assign bitcast_ln30_18_fu_1127_p1 = reg_419;

assign bitcast_ln30_19_fu_1132_p1 = reg_419;

assign bitcast_ln30_1_fu_1022_p1 = reg_419;

assign bitcast_ln30_20_fu_1137_p1 = reg_419;

assign bitcast_ln30_21_fu_1142_p1 = reg_419;

assign bitcast_ln30_22_fu_1147_p1 = reg_419;

assign bitcast_ln30_23_fu_1152_p1 = reg_419;

assign bitcast_ln30_2_fu_1047_p1 = reg_419;

assign bitcast_ln30_3_fu_1052_p1 = reg_419;

assign bitcast_ln30_4_fu_1057_p1 = reg_419;

assign bitcast_ln30_5_fu_1062_p1 = reg_419;

assign bitcast_ln30_6_fu_1067_p1 = reg_419;

assign bitcast_ln30_7_fu_1072_p1 = reg_419;

assign bitcast_ln30_8_fu_1077_p1 = reg_419;

assign bitcast_ln30_9_fu_1082_p1 = reg_419;

assign bitcast_ln30_fu_992_p1 = reg_419;

assign empty_fu_515_p2 = (p_shl4_cast_fu_499_p1 - p_shl5_cast_fu_511_p1);

assign grp_fu_1157_p0 = grp_fu_1157_p00;

assign grp_fu_1157_p00 = select_ln22_fu_665_p3;

assign grp_fu_1157_p1 = 19'd12544;

assign grp_fu_1157_p2 = 20'd301056;

assign grp_fu_814_p_ce = grp_fu_415_ce;

assign grp_fu_814_p_din0 = grp_fu_415_p0;

assign grp_fu_814_p_din1 = grp_fu_415_p1;

assign grp_fu_818_p_ce = grp_fu_410_ce;

assign grp_fu_818_p_din0 = grp_fu_410_p0;

assign grp_fu_818_p_din1 = grp_fu_410_p1;

assign grp_fu_818_p_opcode = 2'd0;

assign icmp_ln19_fu_531_p2 = ((indvar_flatten206_fu_162 == 19'd301056) ? 1'b1 : 1'b0);

assign icmp_ln22_fu_549_p2 = ((indvar_flatten72_fu_154 == 12'd2688) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_627_p2 = ((out_ch_fu_146 == 5'd24) ? 1'b1 : 1'b0);

assign img_1_d0 = grp_fu_818_p_dout0;

assign m_axi_gmem_ARADDR = sext_ln25_cast_reg_1202;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd576;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 32'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign or_ln19_fu_563_p2 = (icmp_ln22_fu_549_p2 | ap_phi_mux_first_iter_0_phi_fu_402_p4);

assign or_ln22_1_fu_659_p2 = (icmp_ln22_fu_549_p2 | and_ln19_fu_633_p2);

assign or_ln22_fu_653_p2 = (or_ln19_fu_563_p2 | and_ln19_fu_633_p2);

assign p_mid184_fu_599_p2 = (p_shl4_cast_mid1_fu_583_p1 - p_shl5_cast_mid1_fu_595_p1);

assign p_shl4_cast_fu_499_p1 = p_shl4_fu_491_p3;

assign p_shl4_cast_mid1_fu_583_p1 = p_shl4_mid1_fu_575_p3;

assign p_shl4_fu_491_p3 = {{row_fu_158}, {7'd0}};

assign p_shl4_mid1_fu_575_p3 = {{add_ln19_1_fu_569_p2}, {7'd0}};

assign p_shl5_cast_fu_511_p1 = p_shl5_fu_503_p3;

assign p_shl5_cast_mid1_fu_595_p1 = p_shl5_mid1_fu_587_p3;

assign p_shl5_fu_503_p3 = {{row_fu_158}, {4'd0}};

assign p_shl5_mid1_fu_587_p3 = {{add_ln19_1_fu_569_p2}, {4'd0}};

assign p_sum116_cast_fu_850_p1 = p_sum116_fu_845_p2;

assign p_sum116_fu_845_p2 = ($signed(grp_fu_1157_p3) + $signed(sext_ln22_8_fu_842_p1));

assign select_ln19_1_fu_605_p3 = ((icmp_ln22_fu_549_p2[0:0] == 1'b1) ? p_mid184_fu_599_p2 : empty_fu_515_p2);

assign select_ln19_2_fu_613_p3 = ((icmp_ln22_fu_549_p2[0:0] == 1'b1) ? p_mid184_fu_599_p2 : add_ln30_fu_525_p2);

assign select_ln19_3_fu_639_p3 = ((icmp_ln22_fu_549_p2[0:0] == 1'b1) ? add_ln19_1_fu_569_p2 : row_fu_158);

assign select_ln19_fu_555_p3 = ((icmp_ln22_fu_549_p2[0:0] == 1'b1) ? 7'd0 : col_fu_150);

assign select_ln22_1_fu_683_p3 = ((and_ln19_fu_633_p2[0:0] == 1'b1) ? add_ln30_1_fu_677_p2 : select_ln19_2_fu_613_p3);

assign select_ln22_2_fu_707_p3 = ((and_ln19_fu_633_p2[0:0] == 1'b1) ? add_ln22_fu_647_p2 : select_ln19_fu_555_p3);

assign select_ln22_3_fu_734_p3 = ((icmp_ln22_fu_549_p2[0:0] == 1'b1) ? 12'd1 : add_ln22_24_fu_728_p2);

assign select_ln22_fu_665_p3 = ((or_ln22_1_fu_659_p2[0:0] == 1'b1) ? 5'd0 : out_ch_fu_146);

assign sext_ln22_1_fu_773_p1 = select_ln22_1_reg_1215;

assign sext_ln22_2_fu_808_p1 = select_ln22_1_reg_1215;

assign sext_ln22_3_fu_875_p1 = select_ln22_1_reg_1215;

assign sext_ln22_4_fu_955_p1 = $signed(add_ln22_17_fu_950_p2);

assign sext_ln22_5_fu_969_p1 = $signed(add_ln22_18_fu_964_p2);

assign sext_ln22_6_fu_983_p1 = $signed(add_ln22_19_fu_978_p2);

assign sext_ln22_7_fu_997_p1 = select_ln22_1_reg_1215;

assign sext_ln22_8_fu_842_p1 = select_ln22_1_reg_1215;

assign sext_ln22_fu_691_p1 = select_ln22_1_fu_683_p3;

assign sext_ln25_cast_fu_453_p1 = $signed(sext_ln25);

assign xor_ln19_fu_621_p2 = (icmp_ln22_fu_549_p2 ^ 1'd1);

assign zext_ln22_10_fu_870_p1 = add_ln22_9_fu_865_p2;

assign zext_ln22_11_fu_884_p1 = add_ln22_10_fu_878_p2;

assign zext_ln22_12_fu_895_p1 = add_ln22_11_fu_889_p2;

assign zext_ln22_13_fu_905_p1 = add_ln22_12_fu_900_p2;

assign zext_ln22_14_fu_915_p1 = add_ln22_13_fu_910_p2;

assign zext_ln22_15_fu_925_p1 = add_ln22_14_fu_920_p2;

assign zext_ln22_16_fu_935_p1 = add_ln22_15_fu_930_p2;

assign zext_ln22_17_fu_945_p1 = add_ln22_16_fu_940_p2;

assign zext_ln22_18_fu_959_p1 = $unsigned(sext_ln22_4_fu_955_p1);

assign zext_ln22_19_fu_973_p1 = $unsigned(sext_ln22_5_fu_969_p1);

assign zext_ln22_1_fu_673_p1 = add_ln22_fu_647_p2;

assign zext_ln22_20_fu_987_p1 = $unsigned(sext_ln22_6_fu_983_p1);

assign zext_ln22_21_fu_1006_p1 = add_ln22_20_fu_1000_p2;

assign zext_ln22_22_fu_1017_p1 = add_ln22_21_fu_1011_p2;

assign zext_ln22_23_fu_1032_p1 = add_ln22_22_fu_1027_p2;

assign zext_ln22_24_fu_1042_p1 = add_ln22_23_fu_1037_p2;

assign zext_ln22_2_fu_702_p1 = add_ln22_1_fu_696_p2;

assign zext_ln22_3_fu_782_p1 = add_ln22_2_fu_776_p2;

assign zext_ln22_4_fu_793_p1 = add_ln22_3_fu_787_p2;

assign zext_ln22_5_fu_803_p1 = add_ln22_4_fu_798_p2;

assign zext_ln22_6_fu_817_p1 = add_ln22_5_fu_811_p2;

assign zext_ln22_7_fu_827_p1 = add_ln22_6_fu_822_p2;

assign zext_ln22_8_fu_837_p1 = add_ln22_7_fu_832_p2;

assign zext_ln22_9_fu_860_p1 = add_ln22_8_fu_855_p2;

assign zext_ln22_fu_521_p1 = col_fu_150;

endmodule //kernel_stage0_kernel_stage0_Pipeline_Output_Channel
