/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib -o objects/sky130hd/riscv_v_csr/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/sky130hd/riscv_v_csr/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
mkdir -p results/sky130hd/riscv_v_csr/base/
echo 60.0 > results/sky130hd/riscv_v_csr/base/clock_period.txt
mkdir -p ./results/sky130hd/riscv_v_csr/base ./logs/sky130hd/riscv_v_csr/base ./reports/sky130hd/riscv_v_csr/base ./objects/sky130hd/riscv_v_csr/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/sky130hd/riscv_v_csr/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/sky130hd/riscv_v_csr/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
58. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/cells_clkgate_hd.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/sky130hd/riscv_v_csr/base/clock_period.txt
Setting clock period to 60.0
59. Executing HIERARCHY pass (managing design hierarchy).
60. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_csr'.
60.1. Analyzing design hierarchy..
60.2. Analyzing design hierarchy..
61. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module riscv_v_csr because it contains processes (run 'proc' command first).
62. Executing RTLIL backend.
Warnings: 1 unique messages, 1 total
End of script. Logfile hash: fc18b21b02, CPU: user 0.19s system 0.01s, MEM: 53.25 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 67% 2x read_liberty (0 sec), 27% 114x read_verilog (0 sec), ...
Elapsed time: 0:00.27[h:]min:sec. CPU time: user 0.24 sys 0.02 (100%). Peak memory: 55552KB.
mkdir -p ./results/sky130hd/riscv_v_csr/base ./logs/sky130hd/riscv_v_csr/base ./reports/sky130hd/riscv_v_csr/base
(export VERILOG_FILES=./results/sky130hd/riscv_v_csr/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/sky130hd/riscv_v_csr/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (100%). Peak memory: 12928KB.
mkdir -p ./results/sky130hd/riscv_v_csr/base ./logs/sky130hd/riscv_v_csr/base ./reports/sky130hd/riscv_v_csr/base ./objects/sky130hd/riscv_v_csr/base
(export VERILOG_FILES=./results/sky130hd/riscv_v_csr/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/sky130hd/riscv_v_csr/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/sky130hd/riscv_v_csr/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
3. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/cells_clkgate_hd.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/sky130hd/riscv_v_csr/base/clock_period.txt
Setting clock period to 60.0
synth -top riscv_v_csr -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
4. Executing SYNTH pass.
4.1. Executing HIERARCHY pass (managing design hierarchy).
4.1.1. Analyzing design hierarchy..
4.1.2. Analyzing design hierarchy..
4.2. Executing PROC pass (convert processes to netlists).
4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
4.2.4. Executing PROC_INIT pass (extract init attributes).
4.2.5. Executing PROC_ARST pass (detect async resets in processes).
4.2.6. Executing PROC_ROM pass (convert switches to ROMs).
4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.2.12. Executing OPT_EXPR pass (perform const folding).
4.3. Executing FLATTEN pass (flatten design).
4.4. Executing OPT_EXPR pass (perform const folding).
4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
4.6. Executing CHECK pass (checking for obvious problems).
4.7. Executing OPT pass (performing simple optimizations).
4.7.1. Executing OPT_EXPR pass (perform const folding).
4.7.2. Executing OPT_MERGE pass (detect identical cells).
4.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.7.5. Executing OPT_MERGE pass (detect identical cells).
4.7.6. Executing OPT_DFF pass (perform DFF optimizations).
4.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7.8. Executing OPT_EXPR pass (perform const folding).
4.7.9. Rerunning OPT passes. (Maybe there is more to do..)
4.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.7.12. Executing OPT_MERGE pass (detect identical cells).
4.7.13. Executing OPT_DFF pass (perform DFF optimizations).
4.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7.15. Executing OPT_EXPR pass (perform const folding).
4.7.16. Finished OPT passes. (There is nothing left to do.)
4.8. Executing FSM pass (extract and optimize FSM).
4.8.1. Executing FSM_DETECT pass (finding FSMs in design).
4.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
4.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
4.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
4.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
4.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
4.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
4.9. Executing OPT pass (performing simple optimizations).
4.9.1. Executing OPT_EXPR pass (perform const folding).
4.9.2. Executing OPT_MERGE pass (detect identical cells).
4.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.9.5. Executing OPT_MERGE pass (detect identical cells).
4.9.6. Executing OPT_DFF pass (perform DFF optimizations).
4.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.9.8. Executing OPT_EXPR pass (perform const folding).
4.9.9. Finished OPT passes. (There is nothing left to do.)
4.10. Executing WREDUCE pass (reducing word size of cells).
4.11. Executing PEEPOPT pass (run peephole optimizers).
4.12. Executing OPT_CLEAN pass (remove unused cells and wires).
4.13. Executing ALUMACC pass (create $alu and $macc cells).
4.14. Executing SHARE pass (SAT-based resource sharing).
4.15. Executing OPT pass (performing simple optimizations).
4.15.1. Executing OPT_EXPR pass (perform const folding).
4.15.2. Executing OPT_MERGE pass (detect identical cells).
4.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.15.5. Executing OPT_MERGE pass (detect identical cells).
4.15.6. Executing OPT_DFF pass (perform DFF optimizations).
4.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.15.8. Executing OPT_EXPR pass (perform const folding).
4.15.9. Finished OPT passes. (There is nothing left to do.)
4.16. Executing MEMORY pass.
4.16.1. Executing OPT_MEM pass (optimize memories).
4.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
4.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
4.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
4.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
4.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
4.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
4.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
5. Executing SYNTH pass.
5.1. Executing OPT pass (performing simple optimizations).
5.1.1. Executing OPT_EXPR pass (perform const folding).
5.1.2. Executing OPT_MERGE pass (detect identical cells).
5.1.3. Executing OPT_DFF pass (perform DFF optimizations).
5.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.1.5. Finished fast OPT passes.
5.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
5.3. Executing OPT pass (performing simple optimizations).
5.3.1. Executing OPT_EXPR pass (perform const folding).
5.3.2. Executing OPT_MERGE pass (detect identical cells).
5.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.3.5. Executing OPT_MERGE pass (detect identical cells).
5.3.6. Executing OPT_SHARE pass.
5.3.7. Executing OPT_DFF pass (perform DFF optimizations).
5.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
5.3.9. Executing OPT_EXPR pass (perform const folding).
5.3.10. Finished OPT passes. (There is nothing left to do.)
5.4. Executing TECHMAP pass (map to technology primitives).
5.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
5.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
5.4.3. Continuing TECHMAP pass.
5.5. Executing OPT pass (performing simple optimizations).
5.5.1. Executing OPT_EXPR pass (perform const folding).
5.5.2. Executing OPT_MERGE pass (detect identical cells).
5.5.3. Executing OPT_DFF pass (perform DFF optimizations).
5.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.5.5. Finished fast OPT passes.
5.6. Executing ABC pass (technology mapping using ABC).
5.6.1. Extracting gate netlist of module `\riscv_v_csr' to `<abc-temp-dir>/input.blif'..
5.7. Executing OPT pass (performing simple optimizations).
5.7.1. Executing OPT_EXPR pass (perform const folding).
5.7.2. Executing OPT_MERGE pass (detect identical cells).
5.7.3. Executing OPT_DFF pass (perform DFF optimizations).
5.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.7.5. Finished fast OPT passes.
5.8. Executing HIERARCHY pass (managing design hierarchy).
5.8.1. Analyzing design hierarchy..
5.8.2. Analyzing design hierarchy..
5.9. Printing statistics.
5.10. Executing CHECK pass (checking for obvious problems).
6. Executing OPT pass (performing simple optimizations).
6.1. Executing OPT_EXPR pass (perform const folding).
6.2. Executing OPT_MERGE pass (detect identical cells).
6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.5. Executing OPT_MERGE pass (detect identical cells).
6.6. Executing OPT_DFF pass (perform DFF optimizations).
6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
6.8. Executing OPT_EXPR pass (perform const folding).
6.9. Rerunning OPT passes. (Maybe there is more to do..)
6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.12. Executing OPT_MERGE pass (detect identical cells).
6.13. Executing OPT_DFF pass (perform DFF optimizations).
6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
6.15. Executing OPT_EXPR pass (perform const folding).
6.16. Finished OPT passes. (There is nothing left to do.)
7. Executing TECHMAP pass (map to technology primitives).
7.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/cells_latch_hd.v
7.2. Continuing TECHMAP pass.
8. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
8.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
9. Executing OPT pass (performing simple optimizations).
9.1. Executing OPT_EXPR pass (perform const folding).
9.2. Executing OPT_MERGE pass (detect identical cells).
9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.5. Executing OPT_MERGE pass (detect identical cells).
9.6. Executing OPT_DFF pass (perform DFF optimizations).
9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
9.8. Executing OPT_EXPR pass (perform const folding).
9.9. Rerunning OPT passes. (Maybe there is more to do..)
9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.12. Executing OPT_MERGE pass (detect identical cells).
9.13. Executing OPT_DFF pass (perform DFF optimizations).
9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
9.15. Executing OPT_EXPR pass (perform const folding).
9.16. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/sky130hd/riscv_v_csr/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib -constr ./objects/sky130hd/riscv_v_csr/base/abc.constr -dont_use sky130_fd_sc_hd__probe_p_8 -dont_use sky130_fd_sc_hd__probec_p_8 -dont_use sky130_fd_sc_hd__lpflow_bleeder_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_12 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_3 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_6 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_inputiso0n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso0p_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1p_1 -dont_use sky130_fd_sc_hd__lpflow_inputisolatch_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_16 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_2 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_4 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_8 -dont_use sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 -D 60.0
10. Executing ABC pass (technology mapping using ABC).
10.1. Extracting gate netlist of module `\riscv_v_csr' to `<abc-temp-dir>/input.blif'..
10.1.1. Executing ABC.
10.1.2. Re-integrating ABC results.
11. Executing SETUNDEF pass (replace undef values with defined constants).
12. Executing SPLITNETS pass (splitting up multi-bit signals).
13. Executing OPT_CLEAN pass (remove unused cells and wires).
14. Executing HILOMAP pass (mapping to constant drivers).
15. Executing INSBUF pass (insert buffer cells for connected wires).
16. Executing CHECK pass (checking for obvious problems).
17. Printing statistics.
18. Executing Verilog backend.
exec cp ./designs/sky130hd/riscv_v_csr/constraint.sdc ./results/sky130hd/riscv_v_csr/base/1_synth.sdc
Warnings: 26 unique messages, 234 total
End of script. Logfile hash: 5e2fc01bb2, CPU: user 0.49s system 0.03s, MEM: 45.38 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 37% 2x abc (0 sec), 15% 1x dfflibmap (0 sec), ...
Elapsed time: 0:00.88[h:]min:sec. CPU time: user 0.82 sys 0.05 (100%). Peak memory: 47232KB.
mkdir -p ./results/sky130hd/riscv_v_csr/base ./logs/sky130hd/riscv_v_csr/base ./reports/sky130hd/riscv_v_csr/base
cp ./results/sky130hd/riscv_v_csr/base/1_1_yosys.v ./results/sky130hd/riscv_v_csr/base/1_synth.v
OpenROAD v2.0-16316-gf9cfd9383 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
mkdir -p ./objects/sky130hd/riscv_v_csr/base
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/lef/sky130_fd_sc_hd.tlef, created 13 layers, 25 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef, created 441 library cells
[WARNING STA-0347] current_design for other than top cell not supported.
Master sky130_ef_sc_hd__decap_12 is loaded but not used in the design

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There are 3 unconstrained endpoints.
number instances in verilog is 90
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.100, 201.280).
[INFO IFP-0001] Added 514 rows of 3043 site unithd.
[INFO RSZ-0026] Removed 5 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 1459 u^2 0% utilization.
Elapsed time: 0:00.49[h:]min:sec. CPU time: user 0.44 sys 0.04 (100%). Peak memory: 132720KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
[WARNING STA-0347] current_design for other than top cell not supported.
place_pins -hor_layers met3 -ver_layers met2 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:00.41[h:]min:sec. CPU time: user 0.36 sys 0.04 (100%). Peak memory: 129004KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/sky130hd/riscv_v_csr/base/2_2_floorplan_io.odb ./results/sky130hd/riscv_v_csr/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.15[h:]min:sec. CPU time: user 0.12 sys 0.02 (100%). Peak memory: 100336KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
No macros found: Skipping macro_placement
Elapsed time: 0:00.41[h:]min:sec. CPU time: user 0.36 sys 0.04 (100%). Peak memory: 127856KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
[INFO TAP-0005] Inserted 26058 tapcells.
Elapsed time: 0:00.46[h:]min:sec. CPU time: user 0.41 sys 0.05 (100%). Peak memory: 138732KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[INFO PDN-0001] Inserting grid: grid
Elapsed time: 0:01.83[h:]min:sec. CPU time: user 1.74 sys 0.09 (100%). Peak memory: 226388KB.
cp ./results/sky130hd/riscv_v_csr/base/2_6_floorplan_pdn.odb ./results/sky130hd/riscv_v_csr/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0006] NumInstances:             26143
[INFO GPL-0007] NumPlaceInstances:           85
[INFO GPL-0008] NumFixedInstances:        26058
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    130
[INFO GPL-0011] NumPins:                    409
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1600.000 1600.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0016] CoreArea:            1957004.422 um^2
[INFO GPL-0017] NonPlaceInstsArea:    32603.770 um^2
[INFO GPL-0018] PlaceInstsArea:        1458.899 um^2
[INFO GPL-0019] Util:                     0.076 %
[INFO GPL-0020] StdInstsArea:          1458.899 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    111857
[INFO GPL-0032] FillerInit:NumGNets:        130
[INFO GPL-0033] FillerInit:NumGPins:        409
[I[NesterovSolve] Iter:  370 overflow: 0.703 HPWL: 2135746
024] AvrgPlaceInstArea:       17.164 um^2
[INFO GPL-0025] IdealBinArea:            17.164 um^2
[INFO GPL-0026] IdealBinCnt:             114021
[INFO GPL-0027] TotalBinArea:        1957004.422 um^2
[INFO GPL-0028] BinCnt:       256    256
[INFO GPL-0029] BinSize: (  5.468  5.462 )
[INFO GPL-0030] NumBins: 65536
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0006] NumInstances:             26143
[INFO GPL-0007] NumPlaceInstances:           85
[INFO GPL-0008] NumFixedInstances:        26058
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    130
[INFO GPL-0011] NumPins:                    317
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1600.000 1600.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0016] CoreArea:            1957004.422 um^2
[INFO GPL-0017] NonPlaceInstsArea:    32603.770 um^2
[INFO GPL-0018] PlaceInstsArea:        1458.899 um^2
[INFO GPL-0019] Util:                     0.076 %
[INFO GPL-0020] StdInstsArea:          1458.899 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:     57090
[INFO GPL-0032] FillerInit:NumGNets:        130
[INFO GPL-0033] FillerInit:NumGPins:        317
[INFO GPL-0023] TargetDensity:            0.510
[INFO GPL-0024] AvrgPlaceInstArea:       17.164 um^2
[INFO GPL-0025] IdealBinArea:            33.629 um^2
[INFO GPL-0026] IdealBinCnt:              58194
[INFO GPL-0027] TotalBinArea:        1957004.422 um^2
[INFO GPL-0028] BinCnt:       128    128
[INFO GPL-0029] BinSize: ( 10.936 10.923 )
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter:    1 overflow: 0.836 HPWL: 308430
[NesterovSolve] Iter:   10 overflow: 0.836 HPWL: 265655
[NesterovSolve] Iter:   20 overflow: 0.836 HPWL: 264818
[NesterovSolve] Iter:   30 overflow: 0.836 HPWL: 264692
[NesterovSolve] Iter:   40 overflow: 0.836 HPWL: 264602
[NesterovSolve] Iter:   50 overflow: 0.836 HPWL: 264524
[NesterovSolve] Iter:   60 overflow: 0.836 HPWL: 264525
[NesterovSolve] Iter:   70 overflow: 0.836 HPWL: 264546
[NesterovSolve] Iter:   80 overflow: 0.836 HPWL: 264559
[NesterovSolve] Iter:   90 overflow: 0.836 HPWL: 264539
[NesterovSolve] Iter:  100 overflow: 0.836 HPWL: 264653
[NesterovSolve] Iter:  110 overflow: 0.836 HPWL: 264844
[NesterovSolve] Iter:  120 overflow: 0.836 HPWL: 265166
[NesterovSolve] Iter:  130 overflow: 0.836 HPWL: 265817
[NesterovSolve] Iter:  140 overflow: 0.836 HPWL: 266760
[NesterovSolve] Iter:  150 overflow: 0.836 HPWL: 268588
[NesterovSolve] Iter:  160 overflow: 0.836 HPWL: 271949
[NesterovSolve] Iter:  170 overflow: 0.836 HPWL: 277869
[NesterovSolve] Iter:  180 overflow: 0.836 HPWL: 290762
[NesterovSolve] Iter:  190 overflow: 0.835 HPWL: 312200
[NesterovSolve] Iter:  200 overflow: 0.832 HPWL: 343503
[NesterovSolve] Iter:  210 overflow: 0.827 HPWL: 380458
[NesterovSolve] Iter:  220 overflow: 0.822 HPWL: 410909
[NesterovSolve] Iter:  230 overflow: 0.821 HPWL: 408693
[NesterovSolve] Iter:  240 overflow: 0.822 HPWL: 344659
[NesterovSolve] Iter:  250 overflow: 0.796 HPWL: 359382
[NesterovSolve] Iter:  260 overflow: 0.774 HPWL: 410324
[NesterovSolve] Iter:  270 overflow: 0.787 HPWL: 322953
[NesterovSolve] Iter:  280 overflow: 0.776 HPWL: 386727
[NesterovSolve] Iter:  290 overflow: 0.738 HPWL: 370465
[NesterovSolve] Iter:  300 overflow: 0.684 HPWL: 373335
[NesterovSolve] Iter:  310 overflow: 0.685 HPWL: 379884
[NesterovSolve] Iter:  320 overflow: 0.483 HPWL: 383654
[NesterovSolve] Iter:  330 overflow: 0.536 HPWL: 408847
[NesterovSolve] Iter:  340 overflow: 0.443 HPWL: 437157
[NesterovSolve] Iter:  350 overflow: 0.386 HPWL: 453614
[NesterovSolve] Iter:  360 overflow: 0.383 HPWL: 492817
[NesterovSolve] Iter:  370 overflow: 0.364 HPWL: 523883
[NesterovSolve] Iter:  380 overflow: 0.319 HPWL: 553964
[NesterovSolve] Iter:  390 overflow: 0.329 HPWL: 582583
[NesterovSolve] Iter:  400 overflow: 0.302 HPWL: 653779
[NesterovSolve] Iter:  410 overflow: 0.237 HPWL: 585485
[NesterovSolve] Iter:  420 overflow: 0.186 HPWL: 658027
[NesterovSolve] Iter:  430 overflow: 0.165 HPWL: 933284
[NesterovSolve] Iter:  440 overflow: 0.091 HPWL: 951010
[NesterovSolve] Finished with Overflow: 0.090823
Elapsed time: 0:26.02[h:]min:sec. CPU time: user 166.40 sys 0.12 (639%). Peak memory: 180300KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers met3 -ver_layers met2
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           5828
[INFO PPL-0002] Number of I/O             92
[INFO PPL-0003] Number of I/O w/sink      92
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 66960.84 um.
Elapsed time: 0:00.54[h:]min:sec. CPU time: user 0.48 sys 0.06 (100%). Peak memory: 161132KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0006] NumInstances:             26143
[INFO GPL-0007] NumPlaceInstances:           85
[INFO GPL-0008] NumFixedInstances:        26058
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    130
[INFO GPL-0011] NumPins:                    409
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1600.000 1600.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0016] CoreArea:            1957004.422 um^2
[INFO GPL-0017] NonPlaceInstsArea:    32603.770 um^2
[INFO GPL-0018] PlaceInstsArea:        1458.899 um^2
[INFO GPL-0019] Util:                     0.076 %
[INFO GPL-0020] StdInstsArea:          1458.899 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    111857
[INFO GPL-0032] FillerInit:NumGNets:        130
[INFO GPL-0033] FillerInit:NumGPins:        409
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:       17.164 um^2
[INFO GPL-0025] IdealBinArea:            17.164 um^2
[INFO GPL-0026] IdealBinCnt:             114021
[INFO GPL-0027] TotalBinArea:        1957004.422 um^2
[INFO GPL-0028] BinCnt:       256    256
[INFO GPL-0029] BinSize: (  5.468  5.462 )
[INFO GPL-0030] NumBins: 65536
global_placement -density 0.5103790528571699 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0006] NumInstances:             26143
[INFO GPL-0007] NumPlaceInstances:           85
[INFO GPL-0008] NumFixedInstances:        26058
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    130
[INFO GPL-0011] NumPins:                    409
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1600.000 1600.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0016] CoreArea:            1957004.422 um^2
[INFO GPL-0017] NonPlaceInstsArea:    32603.770 um^2
[INFO GPL-0018] PlaceInstsArea:        1458.899 um^2
[INFO GPL-0019] Util:                     0.076 %
[INFO GPL-0020] StdInstsArea:          1458.899 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000010 HPWL: 68059213
[InitialPlace]  Iter: 2 CG residual: 0.00000008 HPWL: 2979638
[InitialPlace]  Iter: 3 CG residual: 0.00000008 HPWL: 2377206
[InitialPlace]  Iter: 4 CG residual: 0.00000008 HPWL: 2263396
[InitialPlace]  Iter: 5 CG residual: 0.00000008 HPWL: 2227562
[INFO GPL-0031] FillerInit:NumGCells:     57090
[INFO GPL-0032] FillerInit:NumGNets:        130
[INFO GPL-0033] FillerInit:NumGPins:        409
[INFO GPL-0023] TargetDensity:            0.510
[INFO GPL-0024] AvrgPlaceInstArea:       17.164 um^2
[INFO GPL-0025] IdealBinArea:            33.629 um^2
[INFO GPL-0026] IdealBinCnt:              58194
[INFO GPL-0027] TotalBinArea:        1957004.422 um^2
[INFO GPL-0028] BinCnt:       128    128
[INFO GPL-0029] BinSize: ( 10.936 10.923 )
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter:    1 overflow: 0.291 HPWL: 2063875
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 3.55e-08
[INFO GPL-0103] Timing-driven: weighted 12 nets.
[NesterovSolve] Snapshot saved at iter = 0
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) ( 6900 6900 ) DBU
[INFO GPL-0038] TileCnt:     231  231
[INFO GPL-0040] NumTiles: 53361
[INFO GPL-0081] TotalRouteOverflow: 0.0
[INFO GPL-0082] OverflowTileCnt: 0
[INFO GPL-0083] 0.5%RC: 0.5408687308040004
[INFO GPL-0084] 1.0%RC: 0.5345853127343825
[INFO GPL-0085] 2.0%RC: 0.5314436036995734
[INFO GPL-0086] 5.0%RC: 0.520194984478377
[INFO GPL-0087] FinalRC: 0.537727
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[NesterovSolve] Iter:   10 overflow: 0.307 HPWL: 2071639
[NesterovSolve] Iter:   20 overflow: 0.306 HPWL: 2069344
[NesterovSolve] Iter:   30 overflow: 0.307 HPWL: 2069382
[NesterovSolve] Iter:   40 overflow: 0.306 HPWL: 2069207
[NesterovSolve] Iter:   50 overflow: 0.306 HPWL: 2069290
[NesterovSolve] Iter:   60 overflow: 0.306 HPWL: 2069230
[NesterovSolve] Iter:   70 overflow: 0.306 HPWL: 2069261
[NesterovSolve] Iter:   80 overflow: 0.306 HPWL: 2069290
[NesterovSolve] Iter:   90 overflow: 0.306 HPWL: 2069323
[NesterovSolve] Iter:  100 overflow: 0.306 HPWL: 2069352
[NesterovSolve] Iter:  110 overflow: 0.306 HPWL: 2069443
[NesterovSolve] Iter:  120 overflow: 0.306 HPWL: 2069534
[NesterovSolve] Iter:  130 overflow: 0.306 HPWL: 2069706
[NesterovSolve] Iter:  140 overflow: 0.306 HPWL: 2069960
[NesterovSolve] Iter:  150 overflow: 0.306 HPWL: 2070322
[NesterovSolve] Iter:  160 overflow: 0.306 HPWL: 2070880
[NesterovSolve] Iter:  170 overflow: 0.306 HPWL: 2071723
[NesterovSolve] Iter:  180 overflow: 0.306 HPWL: 2072966
[NesterovSolve] Iter:  190 overflow: 0.306 HPWL: 2074727
[NesterovSolve] Iter:  200 overflow: 0.306 HPWL: 2077268
[NesterovSolve] Iter:  210 overflow: 0.305 HPWL: 2080889
[NesterovSolve] Iter:  220 overflow: 0.305 HPWL: 2085921
[NesterovSolve] Iter:  230 overflow: 0.303 HPWL: 2092194
[NesterovSolve] Iter:  240 overflow: 0.303 HPWL: 2120926
[NesterovSolve] Iter:  250 overflow: 0.305 HPWL: 2116234
[NesterovSolve] Iter:  260 overflow: 0.305 HPWL: 2088098
[NesterovSolve] Iter:  270 overflow: 0.304 HPWL: 2085678
[NesterovSolve] Iter:  280 overflow: 0.303 HPWL: 2127395
[NesterovSolve] Iter:  290 overflow: 0.303 HPWL: 2092205
[NesterovSolve] Iter:  300 overflow: 0.301 HPWL: 2111832
[NesterovSolve] Iter:  310 overflow: 0.300 HPWL: 2086476
[NesterovSolve] Iter:  320 overflow: 0.297 HPWL: 2105301
[NesterovSolve] Iter:  330 overflow: 0.294 HPWL: 2098457
[NesterovSolve] Iter:  340 overflow: 0.289 HPWL: 2090214
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 3.55e-08
[INFO GPL-0103] Timing-driven: weighted 11 nets.
[NesterovSolve] Iter:  350 overflow: 0.282 HPWL: 2082977
[NesterovSolve] Iter:  360 overflow: 0.271 HPWL: 2085465
[NesterovSolve] Iter:  370 overflow: 0.258 HPWL: 2088255
[NesterovSolve] Iter:  380 overflow: 0.234 HPWL: 2094464
[NesterovSolve] Iter:  390 overflow: 0.215 HPWL: 2106259
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 3.55e-08
[INFO GPL-0103] Timing-driven: weighted 12 nets.
[NesterovSolve] Iter:  400 overflow: 0.191 HPWL: 2112845
[NesterovSolve] Iter:  410 overflow: 0.166 HPWL: 2216651
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 3.55e-08
[INFO GPL-0103] Timing-driven: weighted 12 nets.
[NesterovSolve] Iter:  420 overflow: 0.138 HPWL: 2276725
[NesterovSolve] Iter:  430 overflow: 0.112 HPWL: 2304773
[NesterovSolve] Iter:  440 overflow: 0.102 HPWL: 2383478
[NesterovSolve] Finished with Overflow: 0.098884
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 34063 u^2 2% utilization.
Elapsed time: 0:25.74[h:]min:sec. CPU time: user 159.25 sys 0.48 (620%). Peak memory: 740940KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 44 input buffers.
[INFO RSZ-0028] Inserted 44 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 2154um.
[INFO RSZ-0039] Resized 136 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 3 tie sky130_fd_sc_hd__conb_1 instances.
Repair tie hi fanout...
Floating nets: 
Report metrics stage 3, resizer...

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 34360 u^2 2% utilization.
Instance count before 26143, after 26233
Pin count before 318, after 498
Elapsed time: 0:01.32[h:]min:sec. CPU time: user 1.00 sys 0.32 (100%). Peak memory: 640476KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement        718.7 u
average displacement        0.0 u
max displacement           12.1 u
original HPWL            2585.1 u
legalized HPWL           2832.0 u
delta HPWL                   10 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 26233 cells, 92 terminals, 220 edges, 587 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 26325, edges 220, pins 587
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 13600 2720 units.
[INFO DPO-0320] Collected 26150 fixed cells.
[INFO DPO-0318] Collected 175 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (200100, 201280) - (1599420, 1599360)
[INFO DPO-0310] Assigned 175 cells into segments.  Movement in X-direction is 22080.000000, movement in Y-direction is 0.000000.
[WARNING DPO-0200] Unexpected displacement during legalization.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 45 site alignment problems.
[INFO DPO-0311] Found 38 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[WARNING DPO-0201] Placement check failure during legalization.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 2.833038e+06.
[INFO DPO-0301] Pass   2 of matching; objective is 2.739910e+06.
[INFO DPO-0302] End of matching; objective is 2.738530e+06, improvement is 3.34 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 2.663838e+06.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 2.660618e+06.
[INFO DPO-0307] End of global swaps; objective is 2.660618e+06, improvement is 2.85 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 2.647708e+06.
[INFO DPO-0309] End of vertical swaps; objective is 2.647708e+06, improvement is 0.49 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 2.643902e+06.
[INFO DPO-0305] End of reordering; objective is 2.643902e+06, improvement is 0.14 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 3500 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 3500, swaps 329, moves   394 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 2.643902e+06, Scratch cost 2.608885e+06, Incremental cost 2.608885e+06, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 2.608885e+06.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.32 percent.
[INFO DPO-0332] End of pass, Generator displacement called 3500 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 7000, swaps 695, moves   795 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 2.608885e+06, Scratch cost 2.597678e+06, Incremental cost 2.597678e+06, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 2.597678e+06.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.43 percent.
[INFO DPO-0328] End of random improver; improvement is 1.748363 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 95 cell orientations for row compatibility.
[INFO DPO-0383] Performed 52 cell flips.
[INFO DPO-0384] End of flipping; objective is 2.531608e+06, improvement is 2.54 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 41 site alignment problems.
[INFO DPO-0311] Found 34 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL             2832.0 u
Final HPWL                2551.1 u
Delta HPWL                  -9.9 %

[INFO DPL-0020] Mirrored 17 instances
[INFO DPL-0021] HPWL before            2551.1 u
[INFO DPL-0022] HPWL after             2529.3 u
[INFO DPL-0023] HPWL delta               -0.9 %
[WARNING DPL-0006] Site aligned check failed (41).
 _09_
 _11_
 _12_
 _13_
 _20_
 _26_
 _29_
 _31_
 _32_
 _34_
 _36_
 _41_
 _43_
 _46_
 _50_
 _53_
 _58_
 input4
 input6
 input10
 input14
 input16
 input23
 input24
 input27
 input32
 input36
 input37
 input39
 input41
 input43
 output49
 output54
 output56
 output57
 output61
 output65
 output70
 output71
 output83
 _55__90
[ERROR DPL-0033] detailed placement checks failed.
Error: detail_place.tcl, 37 DPL-0033
Command exited with non-zero status 1
Elapsed time: 0:01.03[h:]min:sec. CPU time: user 0.87 sys 0.15 (99%). Peak memory: 400480KB.
