{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 16:45:14 2022 " "Info: Processing started: Sat Dec 03 16:45:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off reg_group -c reg_group --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reg_group -c reg_group --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 2 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "r~13 rwba\[0\] clk 7.454 ns register " "Info: tsu for register \"r~13\" (data pin = \"rwba\[0\]\", clock pin = \"clk\") is 7.454 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.235 ns + Longest pin register " "Info: + Longest pin to register delay is 10.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns rwba\[0\] 1 PIN PIN_4 10 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_4; Fanout = 10; PIN Node = 'rwba\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rwba[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.815 ns) + CELL(0.647 ns) 8.417 ns r~56 2 COMB LCCOMB_X4_Y4_N10 8 " "Info: 2: + IC(6.815 ns) + CELL(0.647 ns) = 8.417 ns; Loc. = LCCOMB_X4_Y4_N10; Fanout = 8; COMB Node = 'r~56'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.462 ns" { rwba[0] r~56 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.855 ns) 10.235 ns r~13 3 REG LCFF_X6_Y4_N19 2 " "Info: 3: + IC(0.963 ns) + CELL(0.855 ns) = 10.235 ns; Loc. = LCFF_X6_Y4_N19; Fanout = 2; REG Node = 'r~13'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { r~56 r~13 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.457 ns ( 24.01 % ) " "Info: Total cell delay = 2.457 ns ( 24.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.778 ns ( 75.99 % ) " "Info: Total interconnect delay = 7.778 ns ( 75.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.235 ns" { rwba[0] r~56 r~13 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.235 ns" { rwba[0] {} rwba[0]~combout {} r~56 {} r~13 {} } { 0.000ns 0.000ns 6.815ns 0.963ns } { 0.000ns 0.955ns 0.647ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.741 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.741 ns r~13 3 REG LCFF_X6_Y4_N19 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.741 ns; Loc. = LCFF_X6_Y4_N19; Fanout = 2; REG Node = 'r~13'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl r~13 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.43 % ) " "Info: Total cell delay = 1.766 ns ( 64.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.57 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl r~13 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} r~13 {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.235 ns" { rwba[0] r~56 r~13 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.235 ns" { rwba[0] {} rwba[0]~combout {} r~56 {} r~13 {} } { 0.000ns 0.000ns 6.815ns 0.963ns } { 0.000ns 0.955ns 0.647ns 0.855ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl r~13 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} r~13 {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d\[2\] r~10 12.391 ns register " "Info: tco from clock \"clk\" to destination pin \"d\[2\]\" through register \"r~10\" is 12.391 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.736 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns r~10 3 REG LCFF_X4_Y4_N1 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X4_Y4_N1; Fanout = 2; REG Node = 'r~10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl r~10 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl r~10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} r~10 {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.351 ns + Longest register pin " "Info: + Longest register to pin delay is 9.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r~10 1 REG LCFF_X4_Y4_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y4_N1; Fanout = 2; REG Node = 'r~10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { r~10 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.624 ns) 1.068 ns r~44 2 COMB LCCOMB_X4_Y4_N26 1 " "Info: 2: + IC(0.444 ns) + CELL(0.624 ns) = 1.068 ns; Loc. = LCCOMB_X4_Y4_N26; Fanout = 1; COMB Node = 'r~44'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { r~10 r~44 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.624 ns) 2.667 ns r~45 3 COMB LCCOMB_X6_Y4_N22 1 " "Info: 3: + IC(0.975 ns) + CELL(0.624 ns) = 2.667 ns; Loc. = LCCOMB_X6_Y4_N22; Fanout = 1; COMB Node = 'r~45'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { r~44 r~45 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.638 ns) + CELL(3.046 ns) 9.351 ns d\[2\] 4 PIN PIN_96 0 " "Info: 4: + IC(3.638 ns) + CELL(3.046 ns) = 9.351 ns; Loc. = PIN_96; Fanout = 0; PIN Node = 'd\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.684 ns" { r~45 d[2] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.294 ns ( 45.92 % ) " "Info: Total cell delay = 4.294 ns ( 45.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.057 ns ( 54.08 % ) " "Info: Total interconnect delay = 5.057 ns ( 54.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.351 ns" { r~10 r~44 r~45 d[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.351 ns" { r~10 {} r~44 {} r~45 {} d[2] {} } { 0.000ns 0.444ns 0.975ns 3.638ns } { 0.000ns 0.624ns 0.624ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl r~10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} r~10 {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.351 ns" { r~10 r~44 r~45 d[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.351 ns" { r~10 {} r~44 {} r~45 {} d[2] {} } { 0.000ns 0.444ns 0.975ns 3.638ns } { 0.000ns 0.624ns 0.624ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rwba\[0\] d\[2\] 16.703 ns Longest " "Info: Longest tpd from source pin \"rwba\[0\]\" to destination pin \"d\[2\]\" is 16.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns rwba\[0\] 1 PIN PIN_4 10 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_4; Fanout = 10; PIN Node = 'rwba\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rwba[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.815 ns) + CELL(0.650 ns) 8.420 ns r~44 2 COMB LCCOMB_X4_Y4_N26 1 " "Info: 2: + IC(6.815 ns) + CELL(0.650 ns) = 8.420 ns; Loc. = LCCOMB_X4_Y4_N26; Fanout = 1; COMB Node = 'r~44'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.465 ns" { rwba[0] r~44 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.624 ns) 10.019 ns r~45 3 COMB LCCOMB_X6_Y4_N22 1 " "Info: 3: + IC(0.975 ns) + CELL(0.624 ns) = 10.019 ns; Loc. = LCCOMB_X6_Y4_N22; Fanout = 1; COMB Node = 'r~45'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { r~44 r~45 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.638 ns) + CELL(3.046 ns) 16.703 ns d\[2\] 4 PIN PIN_96 0 " "Info: 4: + IC(3.638 ns) + CELL(3.046 ns) = 16.703 ns; Loc. = PIN_96; Fanout = 0; PIN Node = 'd\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.684 ns" { r~45 d[2] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.275 ns ( 31.58 % ) " "Info: Total cell delay = 5.275 ns ( 31.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.428 ns ( 68.42 % ) " "Info: Total interconnect delay = 11.428 ns ( 68.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.703 ns" { rwba[0] r~44 r~45 d[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "16.703 ns" { rwba[0] {} rwba[0]~combout {} r~44 {} r~45 {} d[2] {} } { 0.000ns 0.000ns 6.815ns 0.975ns 3.638ns } { 0.000ns 0.955ns 0.650ns 0.624ns 3.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "r~17 i\[1\] clk -0.044 ns register " "Info: th for register \"r~17\" (data pin = \"i\[1\]\", clock pin = \"clk\") is -0.044 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.741 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.741 ns r~17 3 REG LCFF_X6_Y4_N11 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.741 ns; Loc. = LCFF_X6_Y4_N11; Fanout = 2; REG Node = 'r~17'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl r~17 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.43 % ) " "Info: Total cell delay = 1.766 ns ( 64.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.57 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl r~17 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} r~17 {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.091 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns i\[1\] 1 PIN PIN_22 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 3; PIN Node = 'i\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[1] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.460 ns) 3.091 ns r~17 2 REG LCFF_X6_Y4_N11 2 " "Info: 2: + IC(1.531 ns) + CELL(0.460 ns) = 3.091 ns; Loc. = LCFF_X6_Y4_N11; Fanout = 2; REG Node = 'r~17'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { i[1] r~17 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.560 ns ( 50.47 % ) " "Info: Total cell delay = 1.560 ns ( 50.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.531 ns ( 49.53 % ) " "Info: Total interconnect delay = 1.531 ns ( 49.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.091 ns" { i[1] r~17 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.091 ns" { i[1] {} i[1]~combout {} r~17 {} } { 0.000ns 0.000ns 1.531ns } { 0.000ns 1.100ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl r~17 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} r~17 {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.091 ns" { i[1] r~17 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.091 ns" { i[1] {} i[1]~combout {} r~17 {} } { 0.000ns 0.000ns 1.531ns } { 0.000ns 1.100ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 03 16:45:14 2022 " "Info: Processing ended: Sat Dec 03 16:45:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
