{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 11:06:50 2011 " "Info: Processing started: Mon Apr 25 11:06:50 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exemplo13_somador4bits -c exemplo13_somador4bits --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exemplo13_somador4bits -c exemplo13_somador4bits --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[1\] s\[3\] 11.241 ns Longest " "Info: Longest tpd from source pin \"a\[1\]\" to destination pin \"s\[3\]\" is 11.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns a\[1\] 1 PIN PIN_B12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 3; PIN Node = 'a\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "exemplo13_somador4bits.vhd" "" { Text "D:/UFPEL/Monitoria/Exemplos/exemplo13_somador4bits/exemplo13_somador4bits.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.627 ns) + CELL(0.378 ns) 5.814 ns exemplo13_somador_completo:soma2\|c_out~0 2 COMB LCCOMB_X22_Y1_N20 2 " "Info: 2: + IC(4.627 ns) + CELL(0.378 ns) = 5.814 ns; Loc. = LCCOMB_X22_Y1_N20; Fanout = 2; COMB Node = 'exemplo13_somador_completo:soma2\|c_out~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.005 ns" { a[1] exemplo13_somador_completo:soma2|c_out~0 } "NODE_NAME" } } { "exemplo13_somador_completo.vhd" "" { Text "D:/UFPEL/Monitoria/Exemplos/exemplo13_somador4bits/exemplo13_somador_completo.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.366 ns) 6.440 ns exemplo13_somador_completo:soma4\|s 3 COMB LCCOMB_X22_Y1_N28 1 " "Info: 3: + IC(0.260 ns) + CELL(0.366 ns) = 6.440 ns; Loc. = LCCOMB_X22_Y1_N28; Fanout = 1; COMB Node = 'exemplo13_somador_completo:soma4\|s'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { exemplo13_somador_completo:soma2|c_out~0 exemplo13_somador_completo:soma4|s } "NODE_NAME" } } { "exemplo13_somador_completo.vhd" "" { Text "D:/UFPEL/Monitoria/Exemplos/exemplo13_somador4bits/exemplo13_somador_completo.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.819 ns) + CELL(1.982 ns) 11.241 ns s\[3\] 4 PIN PIN_C16 0 " "Info: 4: + IC(2.819 ns) + CELL(1.982 ns) = 11.241 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 's\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.801 ns" { exemplo13_somador_completo:soma4|s s[3] } "NODE_NAME" } } { "exemplo13_somador4bits.vhd" "" { Text "D:/UFPEL/Monitoria/Exemplos/exemplo13_somador4bits/exemplo13_somador4bits.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.535 ns ( 31.45 % ) " "Info: Total cell delay = 3.535 ns ( 31.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.706 ns ( 68.55 % ) " "Info: Total interconnect delay = 7.706 ns ( 68.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.241 ns" { a[1] exemplo13_somador_completo:soma2|c_out~0 exemplo13_somador_completo:soma4|s s[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.241 ns" { a[1] {} a[1]~combout {} exemplo13_somador_completo:soma2|c_out~0 {} exemplo13_somador_completo:soma4|s {} s[3] {} } { 0.000ns 0.000ns 4.627ns 0.260ns 2.819ns } { 0.000ns 0.809ns 0.378ns 0.366ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 11:06:50 2011 " "Info: Processing ended: Mon Apr 25 11:06:50 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
