
COMM_Pedreiro_Test.elf:     file format elf32-littlenios2
COMM_Pedreiro_Test.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x81100244

Program Header:
    LOAD off    0x00001020 vaddr 0x81100020 paddr 0x81100020 align 2**12
         filesz 0x0001e324 memsz 0x0001e8d8 flags rwx
    LOAD off    0x00020000 vaddr 0x86020000 paddr 0x86020000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  86020000  86020000  00020000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  81100020  81100020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001ad54  81100244  81100244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00001680  8111af98  8111af98  0001bf98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001d2c  8111c618  8111c618  0001d618  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000005b4  8111e344  8111e344  0001f344  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  8111e8f8  8111e8f8  00020000  2**0
                  CONTENTS
  7 .descriptor_memory 00000000  81200800  81200800  00020000  2**0
                  CONTENTS
  8 .ext_flash    00000000  86020020  86020020  00020000  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  00020000  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 000012d8  00000000  00000000  00020028  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002f4e0  00000000  00000000  00021300  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000beb2  00000000  00000000  000507e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000f561  00000000  00000000  0005c692  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003fb8  00000000  00000000  0006bbf4  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000067bb  00000000  00000000  0006fbac  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    000196a9  00000000  00000000  00076367  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000040  00000000  00000000  0008fa10  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001b58  00000000  00000000  0008fa50  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  00097235  2**0
                  CONTENTS, READONLY
 20 .cpu          0000000c  00000000  00000000  00097238  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  00097244  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  00097245  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  00097246  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  0009724a  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  0009724e  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   0000000b  00000000  00000000  00097252  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    0000000b  00000000  00000000  0009725d  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   0000000b  00000000  00000000  00097268  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000011  00000000  00000000  00097273  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000053  00000000  00000000  00097284  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     0027e324  00000000  00000000  000972d7  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
86020000 l    d  .entry	00000000 .entry
81100020 l    d  .exceptions	00000000 .exceptions
81100244 l    d  .text	00000000 .text
8111af98 l    d  .rodata	00000000 .rodata
8111c618 l    d  .rwdata	00000000 .rwdata
8111e344 l    d  .bss	00000000 .bss
8111e8f8 l    d  .onchip_memory	00000000 .onchip_memory
81200800 l    d  .descriptor_memory	00000000 .descriptor_memory
86020020 l    d  .ext_flash	00000000 .ext_flash
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../COMM_Pedreiro_Test_bsp//obj/HAL/src/crt0.o
81100278 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 leds.c
00000000 l    df *ABS*	00000000 power_spi.c
00000000 l    df *ABS*	00000000 rtcc_spi.c
00000000 l    df *ABS*	00000000 seven_seg.c
00000000 l    df *ABS*	00000000 spwc.c
00000000 l    df *ABS*	00000000 tran.c
00000000 l    df *ABS*	00000000 ddr2.c
00000000 l    df *ABS*	00000000 dma.c
00000000 l    df *ABS*	00000000 eth.c
00000000 l    df *ABS*	00000000 pgen.c
00000000 l    df *ABS*	00000000 sense.c
00000000 l    df *ABS*	00000000 mebxhwt01.c
00000000 l    df *ABS*	00000000 util.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 getc.c
00000000 l    df *ABS*	00000000 impure.c
8111c618 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 putchar.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 rget.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
8111c1da l     O .rodata	00000010 zeroes.4404
8110b048 l     F .text	000000bc __sbprintf
8111c1ea l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
8110b258 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
8110cd88 l     F .text	00000008 __fp_unlock
8110cd9c l     F .text	0000019c __sinit.part.1
8110cf38 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 locale.c
8111ca5c l     O .rwdata	00000020 lc_ctype_charset
8111ca3c l     O .rwdata	00000020 lc_message_charset
8111ca7c l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
8111c218 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 refill.c
81110074 l     F .text	0000001c lflush
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
81110544 l     F .text	000000fc __sprint_r.part.0
8111c34c l     O .rodata	00000010 blanks.4348
8111c33c l     O .rodata	00000010 zeroes.4349
81111ad0 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
81115010 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
8111513c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
81115168 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
81115254 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
81115334 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
81115508 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
8111e324 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
81115928 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
81115a5c l     F .text	00000034 alt_dev_reg
8111d064 l     O .rwdata	00001060 jtag_uart_0
8111e0c4 l     O .rwdata	00000030 sgdma_rx
8111e0f4 l     O .rwdata	00000030 sgdma_tx
8111e124 l     O .rwdata	000000c4 rs232_uart
8111e1e8 l     O .rwdata	00000060 dma_DDR_M1
8111e248 l     O .rwdata	00000060 dma_DDR_M2
8111e2a8 l     O .rwdata	0000002c Altera_UP_SD_Card_Avalon_Interface_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
81115e00 l     F .text	0000020c altera_avalon_jtag_uart_irq
8111600c l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_sgdma.c
81116644 l     F .text	0000003c alt_get_errno
81117274 l     F .text	000000bc alt_avalon_sgdma_irq
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
811173d8 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
81117688 l     F .text	0000009c altera_avalon_uart_irq
81117724 l     F .text	000000e4 altera_avalon_uart_rxirq
81117808 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
811179a4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
81117bbc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_msgdma.c
81117da4 l     F .text	0000003c alt_get_errno
81117de0 l     F .text	00000094 alt_msgdma_write_standard_descriptor
81117e74 l     F .text	00000134 alt_msgdma_write_extended_descriptor
81117fa8 l     F .text	00000184 alt_msgdma_irq
8111812c l     F .text	0000008c alt_msgdma_construct_standard_descriptor
811181b8 l     F .text	0000015c alt_msgdma_construct_extended_descriptor
81118314 l     F .text	000002d0 alt_msgdma_descriptor_async_transfer
811185e4 l     F .text	00000378 alt_msgdma_descriptor_sync_transfer
81118c4c l     F .text	000000a4 alt_msgdma_construct_prefetcher_standard_descriptor
81118cf0 l     F .text	00000194 alt_msgdma_construct_prefetcher_extended_descriptor
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
81119ecc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
8111a39c l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
8111a4dc l     F .text	0000003c alt_get_errno
8111a518 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
8111e3cc g     O .bss	00000004 alt_instruction_exception_handler
81119b60 g     F .text	0000003c alt_msgdma_standard_descriptor_async_transfer
81108c28 g     F .text	00000018 putchar
811013fc g     F .text	000000e0 SPWC_WRITE_REG32
8110f830 g     F .text	00000074 _mprec_log10
811029b0 g     F .text	000000e0 TRAN_READ_REG32
811003d4 g     F .text	00000100 I2C_Read
8110f91c g     F .text	0000008c __any_on
811121c4 g     F .text	00000054 _isatty_r
8111c224 g     O .rodata	00000028 __mprec_tinytens
81115444 g     F .text	0000007c alt_main
81108c40 g     F .text	000000c0 _puts_r
8111e2dc g     O .rwdata	00000004 ul_spwc_c_spacewire_link_control_status_register_value
8111e7f8 g     O .bss	00000100 alt_irq
8111e380 g     O .bss	00000004 ul_tran_d_interface_control_status_register_value
81112218 g     F .text	00000060 _lseek_r
8111e2e8 g     O .rwdata	00000004 ul_spwc_f_spacewire_link_control_status_register_value
811142b8 g     F .text	00000088 .hidden __eqdf2
811050e4 g     F .text	00000044 DMA_DESCRIPTOR_BUFFER_FULL
81104640 g     F .text	00000398 DDR2_MEMORY_READ_TEST
811013b8 g     F .text	00000044 SSDP_UPDATE
81118a0c g     F .text	00000058 alt_msgdma_construct_standard_mm_to_mm_descriptor
8111e354 g     O .bss	00000004 ul_spwc_a_interface_control_status_register_value
8111e8f8 g       *ABS*	00000000 __alt_heap_start
8111e350 g     O .bss	00000001 SspdConfigControl
81108be4 g     F .text	0000003c printf
811167a4 g     F .text	00000110 alt_avalon_sgdma_do_sync_transfer
811122d8 g     F .text	0000009c _wcrtomb_r
81110404 g     F .text	0000005c __sseek
8110d0d8 g     F .text	00000010 __sinit
81111b8c g     F .text	00000140 __swbuf_r
8110dba0 g     F .text	0000007c _setlocale_r
8111e34c g     O .bss	00000004 LedsPainelControl
8110cf40 g     F .text	00000068 __sfmoreglue
811154e4 g     F .text	00000024 __malloc_unlock
811053b8 g     F .text	0000020c DMA_MULTIPLE_TRANSFER
811055c4 g     F .text	00000144 DMA_EXTENDED_SINGLE_TRANSFER
811074f0 g     F .text	00000440 .hidden __divsf3
81102b5c g     F .text	000001f4 v_Transparent_Interface_Enable_Control
81103718 g     F .text	000002a8 ui_Transparent_Interface_Get_SpaceWire_Data
8111e37c g     O .bss	00000004 ul_tran_c_interface_control_status_register_value
81116ebc g     F .text	000003b8 alt_avalon_sgdma_construct_descriptor_burst
81101e98 g     F .text	00000058 ul_SpaceWire_Interface_Interrupts_Flags_Read
8110e728 g     F .text	0000015c memmove
811028d0 g     F .text	000000e0 TRAN_WRITE_REG32
8110d0c0 g     F .text	00000018 _cleanup
8110e9ac g     F .text	000000a8 _Balloc
8111895c g     F .text	00000058 alt_msgdma_construct_standard_st_to_mm_descriptor
8110516c g     F .text	000000a0 DMA_DISPATCHER_STOP
81114340 g     F .text	000000dc .hidden __gtdf2
8111a998 g     F .text	00000024 altera_nios2_gen2_irq_init
81100730 g     F .text	00000130 i2c_write
86020000 g     F .entry	00000000 __reset
81105c5c g     F .text	000000f0 TEMP_Read
81116a0c g     F .text	00000078 alt_avalon_sgdma_construct_stream_to_mem_desc_burst
81112168 g     F .text	0000005c _fstat_r
8111e3b0 g     O .bss	00000004 errno
81108d88 g     F .text	00000014 __srget
81110380 g     F .text	00000008 __seofread
811023b8 g     F .text	00000070 uc_SpaceWire_Interface_Get_TimeCode
8111e3b8 g     O .bss	00000004 alt_argv
811262d4 g       *ABS*	00000000 _gp
811158f8 g     F .text	00000030 usleep
81102308 g     F .text	0000005c v_SpaceWire_Interface_Send_TimeCode
81102258 g     F .text	00000058 ul_SpaceWire_Interface_Link_Error_Read
8111949c g     F .text	000000d4 alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits
8111cee4 g     O .rwdata	00000180 alt_fd_list
81108974 g     F .text	00000070 _getc_r
811089e4 g     F .text	00000088 getc
81108c20 g     F .text	00000008 _putchar_r
8111a06c g     F .text	00000090 alt_find_dev
81108a6c g     F .text	00000148 memcpy
811022b0 g     F .text	00000058 ul_SpaceWire_Interface_Link_Status_Read
8110cd90 g     F .text	0000000c _cleanup_r
81114e8c g     F .text	000000dc .hidden __floatsidf
8111e38c g     O .bss	00000004 ul_tran_g_interface_control_status_register_value
8111a460 g     F .text	0000007c alt_io_redirect
8111441c g     F .text	000000f4 .hidden __ltdf2
8111af98 g       *ABS*	00000000 __DTOR_END__
811198bc g     F .text	0000008c alt_msgdma_start_prefetcher_with_extd_desc_list
81119b9c g     F .text	0000003c alt_msgdma_extended_descriptor_async_transfer
81119b0c g     F .text	00000054 alt_msgdma_register_callback
8111e370 g     O .bss	00000004 ul_spwc_h_interface_control_status_register_value
81108d00 g     F .text	00000014 puts
8111ab68 g     F .text	0000009c alt_exception_cause_generated_bad_addr
81110264 g     F .text	00000074 __fpclassifyd
8111e2f0 g     O .rwdata	00000004 ul_spwc_h_spacewire_link_control_status_register_value
8110f78c g     F .text	000000a4 __ratio
81101ef0 g     F .text	00000174 v_SpaceWire_Interface_Interrupts_Flags_Clear
81111ab4 g     F .text	0000001c __vfiprintf_internal
81116b04 g     F .text	0000008c alt_avalon_sgdma_construct_mem_to_stream_desc_burst
81116204 g     F .text	0000021c altera_avalon_jtag_uart_read
8111917c g     F .text	000000f0 alt_msgdma_prefetcher_add_standard_desc_to_list
81108bb4 g     F .text	00000030 _printf_r
81113068 g     F .text	00000064 .hidden __udivsi3
81115290 g     F .text	000000a4 isatty
8111e348 g     O .bss	00000001 LedsBoardControl
81103340 g     F .text	00000054 b_Transparent_Interface_TX_FIFO_Status_Full
8111c274 g     O .rodata	000000c8 __mprec_tens
8111e36c g     O .bss	00000004 ul_spwc_g_interface_control_status_register_value
8111e364 g     O .bss	00000004 ul_spwc_e_interface_control_status_register_value
8110dc1c g     F .text	0000000c __locale_charset
811058b0 g     F .text	00000034 v_Pattern_Generator_Start
811004d4 g     F .text	00000158 I2C_MultipleRead
8111e3ac g     O .bss	00000004 __malloc_top_pad
8111e2fc g     O .rwdata	00000004 __mb_cur_max
8110dc4c g     F .text	0000000c _localeconv_r
81102064 g     F .text	000001f4 v_SpaceWire_Interface_Link_Control
8110edb8 g     F .text	0000003c __i2b
8110d55c g     F .text	000004bc __sfvwrite_r
81116c3c g     F .text	0000005c alt_avalon_sgdma_stop
811102d8 g     F .text	00000054 _sbrk_r
81112278 g     F .text	00000060 _read_r
81119ea4 g     F .text	00000028 alt_dcache_flush
8111e31c g     O .rwdata	00000004 alt_max_fd
81111e5c g     F .text	000000f0 _fclose_r
8110cd58 g     F .text	00000030 fflush
8111e3a8 g     O .bss	00000004 __malloc_max_sbrked_mem
81108658 g     F .text	00000110 .hidden __extendsfdf2
8110027c g     F .text	00000080 I2C_TestAdress
81113124 g     F .text	000008ac .hidden __adddf3
8110f534 g     F .text	0000010c __b2d
81118edc g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor
81112a38 g     F .text	00000538 .hidden __umoddi3
81115370 g     F .text	000000d4 lseek
8111e2f4 g     O .rwdata	00000004 _global_impure_ptr
81103394 g     F .text	00000054 b_Transparent_Interface_TX_FIFO_Status_Empty
8110fb10 g     F .text	00000564 _realloc_r
8111e8f8 g       *ABS*	00000000 __bss_end
8111a2ac g     F .text	000000f0 alt_iic_isr_register
81116680 g     F .text	00000124 alt_avalon_sgdma_do_async_transfer
81101ba4 g     F .text	00000100 v_SpaceWire_Interface_Force_Reset
811157f0 g     F .text	00000108 alt_tick
811199a0 g     F .text	0000016c alt_msgdma_init
811124c0 g     F .text	00000578 .hidden __udivdi3
811120c4 g     F .text	00000024 _fputwc_r
8111c24c g     O .rodata	00000028 __mprec_bigtens
8110eb9c g     F .text	00000104 __s2b
81114f68 g     F .text	000000a8 .hidden __floatunsidf
8110f274 g     F .text	00000060 __mcmp
811175dc g     F .text	000000ac altera_avalon_uart_init
81119c14 g     F .text	0000003c alt_msgdma_extended_descriptor_sync_transfer
8110d0f8 g     F .text	00000018 __fp_lock_all
8111a260 g     F .text	0000004c alt_ic_irq_enabled
811002fc g     F .text	000000d8 I2C_Write
81102488 g     F .text	000001b0 b_SpaceWire_Interface_Set_TX_Div
81105860 g     F .text	00000050 ul_Pattern_Generator_Read_Register
81115754 g     F .text	0000009c alt_alarm_stop
81200800 g       *ABS*	00000000 __alt_mem_descriptor_memory
8111e3c8 g     O .bss	00000004 alt_irq_active
81103438 g     F .text	00000198 b_Transparent_Interface_Switch_Channel
811000fc g     F .exceptions	000000d4 alt_irq_handler
8111cebc g     O .rwdata	00000028 alt_dev_null
81118afc g     F .text	00000098 alt_msgdma_construct_extended_mm_to_st_descriptor
81116c98 g     F .text	00000064 alt_avalon_sgdma_check_descriptor_status
8110277c g     F .text	000000ac b_SpaceWire_Interface_Read_RX_Data
8110062c g     F .text	0000008c i2c_start
81103200 g     F .text	00000054 b_Transparent_Interface_RX_FIFO_Status_Full
81119830 g     F .text	0000008c alt_msgdma_start_prefetcher_with_std_desc_list
81102828 g     F .text	000000a8 ui_SpaceWire_Interface_Get_SpaceWire_Data
8111511c g     F .text	00000020 alt_dcache_flush_all
8110eca0 g     F .text	00000068 __hi0bits
81114e0c g     F .text	00000080 .hidden __fixdfsi
811012f0 g     F .text	000000c8 SSDP_CONFIG
81100a30 g     F .text	00000070 LEDS_PAINEL_DRIVE
81100000 g       *ABS*	00000000 __alt_mem_onchip_memory
8111e314 g     O .rwdata	00000008 alt_dev_list
81115964 g     F .text	000000f8 write
81116ddc g     F .text	00000080 alt_avalon_sgdma_enable_desc_poll
8110f9a8 g     F .text	000000a0 _putc_r
811151a4 g     F .text	000000b0 fstat
811052ac g     F .text	0000010c DMA_SINGLE_TRANSFER
811072e0 g     F .text	00000050 _reg_write
8111441c g     F .text	000000f4 .hidden __ledf2
81102afc g     F .text	00000060 ul_Transparent_Interface_Read_Register
81100f80 g     F .text	00000050 v_spi_start
8110efec g     F .text	00000140 __pow5mult
81110658 g     F .text	0000145c ___vfiprintf_internal_r
8111e3a0 g     O .bss	00000004 __nlocale_changed
811130cc g     F .text	00000058 .hidden __umodsi3
8110421c g     F .text	00000424 DDR2_MEMORY_WRITE_TEST
81116a84 g     F .text	00000080 alt_avalon_sgdma_construct_mem_to_stream_desc
81118f34 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor
81116b90 g     F .text	00000054 alt_avalon_sgdma_register_callback
8111e8f8 g       *ABS*	00000000 end
81117bf8 g     F .text	000001ac altera_avalon_uart_write
81101ca4 g     F .text	000001f4 v_SpaceWire_Interface_Interrupts_Enable_Control
81115d40 g     F .text	000000c0 altera_avalon_jtag_uart_init
8111e378 g     O .bss	00000004 ul_tran_b_interface_control_status_register_value
811001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
8111af98 g       *ABS*	00000000 __CTOR_LIST__
811fa000 g       *ABS*	00000000 __alt_stack_pointer
81116e5c g     F .text	00000060 alt_avalon_sgdma_disable_desc_poll
811032a4 g     F .text	00000044 v_Transparent_Interface_TX_FIFO_Reset
81117450 g     F .text	0000007c alt_avalon_timer_sc_init
8111752c g     F .text	00000060 altera_avalon_uart_write_fd
81108910 g     F .text	00000064 .hidden __clzsi2
811058e4 g     F .text	00000034 v_Pattern_Generator_Stop
8111e35c g     O .bss	00000004 ul_spwc_c_interface_control_status_register_value
8111758c g     F .text	00000050 altera_avalon_uart_close_fd
81116420 g     F .text	00000224 altera_avalon_jtag_uart_write
811168b4 g     F .text	00000074 alt_avalon_sgdma_construct_mem_to_mem_desc
81102f44 g     F .text	00000058 ul_Transparent_Interface_Interrupts_Flags_Read
8110d0e8 g     F .text	00000004 __sfp_lock_acquire
81105d4c g     F .text	00000040 sense_log_temp
8110e644 g     F .text	000000e4 memchr
81108e34 g     F .text	000021f8 ___vfprintf_internal_r
811032e8 g     F .text	00000058 ul_Transparent_Interface_TX_FIFO_Status_Read
811169ac g     F .text	00000060 alt_avalon_sgdma_construct_stream_to_mem_desc
8110d24c g     F .text	00000310 _free_r
8111a730 g     F .text	0000022c alt_printf
81107380 g     F .text	00000104 _print_codec_status
8111e2d4 g     O .rwdata	00000004 ul_spwc_a_spacewire_link_control_status_register_value
8110dc28 g     F .text	00000010 __locale_mb_cur_max
8110520c g     F .text	000000a0 DMA_DISPATCHER_RESET
8111ade4 g     F .text	00000180 __call_exitprocs
81108d14 g     F .text	00000074 __srget_r
811039c0 g     F .text	000002a4 DDR2_EEPROM_TEST
81104194 g     F .text	00000088 DDR2_SWITCH_MEMORY
8111e39c g     O .bss	00000004 __mlocale_changed
8111e300 g     O .rwdata	00000004 __malloc_sbrk_base
81100244 g     F .text	00000038 _start
8111e3c0 g     O .bss	00000004 _alt_tick_rate
81116cfc g     F .text	00000054 alt_avalon_sgdma_open
8110f12c g     F .text	00000148 __lshift
811189b4 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_st_descriptor
8111e3c4 g     O .bss	00000004 _alt_nticks
81115544 g     F .text	000000fc read
81115ac8 g     F .text	00000114 alt_sys_init
8110594c g     F .text	00000048 Pattern_Generator_Status
81107d2c g     F .text	00000124 .hidden __floatsisf
81101628 g     F .text	00000060 ul_SpaceWire_Interface_Read_Register
8111accc g     F .text	00000118 __register_exitproc
81105804 g     F .text	0000005c b_Pattern_Generator_Write_Register
8110edf4 g     F .text	000001f8 __multiply
811160ac g     F .text	00000068 altera_avalon_jtag_uart_close
81101138 g     F .text	00000050 v_spi_end
8111e3d0 g     O .bss	00000028 __malloc_current_mallinfo
8110f640 g     F .text	0000014c __d2b
81101188 g     F .text	00000168 RTCC_SPI_R_MAC
81115bdc g     F .text	00000060 altera_avalon_jtag_uart_read_fd
8111aac4 g     F .text	000000a4 alt_get_fd
81105000 g     F .text	0000005c DMA_OPEN_DEVICE
81119d7c g     F .text	00000128 alt_busy_sleep
8111e360 g     O .bss	00000004 ul_spwc_d_interface_control_status_register_value
81107484 g     F .text	0000006c _split_codec_status
81111d44 g     F .text	00000054 _close_r
811049d8 g     F .text	000002e0 DDR2_MEMORY_RANDOM_WRITE_TEST
8111e358 g     O .bss	00000004 ul_spwc_b_interface_control_status_register_value
81118e84 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor
8111ac50 g     F .text	0000007c memcmp
81115c9c g     F .text	00000050 altera_avalon_jtag_uart_close_fd
8111e8f8 g       *ABS*	00000000 __alt_stack_base
81115cec g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
81118f8c g     F .text	000000a0 alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor
8110b104 g     F .text	00000154 __swsetup_r
81106860 g     F .text	00000360 TestLeds
811139d0 g     F .text	000008e8 .hidden __divdf3
8111e388 g     O .bss	00000004 ul_tran_f_interface_control_status_register_value
8110cfa8 g     F .text	00000118 __sfp
81105128 g     F .text	00000044 DMA_DESCRIPTOR_BUFFER_EMPTY
8110f8a4 g     F .text	00000078 __copybits
8111cab4 g     O .rwdata	00000408 __malloc_av_
8110d0f4 g     F .text	00000004 __sinit_lock_release
811006b8 g     F .text	00000078 i2c_stop
81107f40 g     F .text	00000718 .hidden __muldf3
8111032c g     F .text	00000054 __sread
8111a9bc g     F .text	00000108 alt_find_file
811009b8 g     F .text	00000078 LEDS_BOARD_DRIVE
81119f08 g     F .text	000000a4 alt_dev_llist_insert
811154c0 g     F .text	00000024 __malloc_lock
811156a4 g     F .text	000000b0 sbrk
81116be4 g     F .text	00000058 alt_avalon_sgdma_start
8110ccfc g     F .text	0000005c _fflush_r
81111d98 g     F .text	000000c4 _calloc_r
8110505c g     F .text	00000044 DMA_CONFIG
8111e344 g       *ABS*	00000000 __bss_start
811057b4 g     F .text	00000050 PGEN_READ_REG32
8110e884 g     F .text	00000128 memset
81103154 g     F .text	00000058 ul_Transparent_Interface_RX_FIFO_Status_Read
81119948 g     F .text	00000058 alt_msgdma_open
81103c64 g     F .text	00000530 DDR2_EEPROM_DUMP
81106430 g     F .text	00000380 main
8111e3bc g     O .bss	00000004 alt_envp
8111e3a4 g     O .bss	00000004 __malloc_max_total_mem
8111926c g     F .text	00000198 alt_msgdma_prefetcher_add_extended_desc_to_list
81105918 g     F .text	00000034 v_Pattern_Generator_Reset
81115c3c g     F .text	00000060 altera_avalon_jtag_uart_write_fd
81105a20 g     F .text	0000023c POWER_Read
81100860 g     F .text	00000158 i2c_read
81111ccc g     F .text	00000018 __swbuf
8111e330 g     O .rwdata	00000008 alt_sgdma_list
81110460 g     F .text	00000008 __sclose
811fa000 g       *ABS*	00000000 __alt_heap_limit
81111f4c g     F .text	00000014 fclose
81108768 g     F .text	000001a8 .hidden __truncdfsf2
8111e2e0 g     O .rwdata	00000004 ul_spwc_d_spacewire_link_control_status_register_value
8110b458 g     F .text	00001688 _dtoa_r
81119570 g     F .text	000002c0 alt_msgdma_start_prefetcher_with_list_addr
8110de38 g     F .text	0000080c _malloc_r
81112434 g     F .text	00000030 __ascii_wctomb
8111e320 g     O .rwdata	00000004 alt_errno
811190c4 g     F .text	000000b8 alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor
81100aa0 g     F .text	000004e0 POWER_SPI_RW
8110da18 g     F .text	000000c4 _fwalk
8111e394 g     O .bss	00000004 InitialState
811014dc g     F .text	000000e0 SPWC_READ_REG32
81105734 g     F .text	00000030 v_Eth_Release_Reset
8110fa48 g     F .text	000000c8 putc
81112f70 g     F .text	00000084 .hidden __divsi3
8110d128 g     F .text	00000124 _malloc_trim_r
8111af98 g       *ABS*	00000000 __CTOR_END__
81107930 g     F .text	000003fc .hidden __mulsf3
8111e344 g     O .bss	00000004 pnt_memory
81110468 g     F .text	000000dc strcmp
8111af98 g       *ABS*	00000000 __DTOR_LIST__
81107330 g     F .text	00000050 _reg_read
811142b8 g     F .text	00000088 .hidden __nedf2
81115a90 g     F .text	00000038 alt_irq_init
81115640 g     F .text	00000064 alt_release_fd
81119bd8 g     F .text	0000003c alt_msgdma_standard_descriptor_sync_transfer
8111c08f g     O .rodata	00000100 .hidden __clz_tab
8111e398 g     O .bss	00000004 _PathLocale
8111ac04 g     F .text	00000014 atexit
81111ce4 g     F .text	00000060 _write_r
8110dc58 g     F .text	00000018 setlocale
8111902c g     F .text	00000098 alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor
8111e2f8 g     O .rwdata	00000004 _impure_ptr
8111e2e4 g     O .rwdata	00000004 ul_spwc_e_spacewire_link_control_status_register_value
8111e3b4 g     O .bss	00000004 alt_argc
8110cae0 g     F .text	0000021c __sflush_r
8111e3f8 g     O .bss	00000400 szData
8111a00c g     F .text	00000060 _do_dtors
8110dc44 g     F .text	00000008 __locale_cjk_lang
81105d8c g     F .text	000006a4 sense_log
81110090 g     F .text	000001d4 __srefill_r
81100020 g       .exceptions	00000000 alt_irq_entry
8110f4d0 g     F .text	00000064 __ulp
8110d110 g     F .text	00000018 __fp_unlock_all
8111e30c g     O .rwdata	00000008 alt_fs_list
8111e390 g     O .bss	00000004 ul_tran_h_interface_control_status_register_value
8111e374 g     O .bss	00000004 ul_tran_a_interface_control_status_register_value
8110187c g     F .text	00000328 b_SpaceWire_Interface_Mode_Control
811031ac g     F .text	00000054 b_Transparent_Interface_RX_FIFO_Status_Empty
81103110 g     F .text	00000044 v_Transparent_Interface_RX_FIFO_Reset
8110dc70 g     F .text	0000000c localeconv
8111a0fc g     F .text	00000050 alt_ic_isr_register
8111e384 g     O .bss	00000004 ul_tran_e_interface_control_status_register_value
8111e2d8 g     O .rwdata	00000004 ul_spwc_b_spacewire_link_control_status_register_value
8111e344 g       *ABS*	00000000 _edata
81104cb8 g     F .text	000002d0 DDR2_MEMORY_RANDOM_READ_TEST
811174cc g     F .text	00000060 altera_avalon_uart_read_fd
8111e8f8 g       *ABS*	00000000 _end
811033e8 g     F .text	00000050 uc_Transparent_Interface_TX_FIFO_Status_Used
81111f60 g     F .text	00000164 __fputwc
81116114 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
811067b0 g     F .text	00000058 COMM_WRITE_REG32
81101688 g     F .text	000001f4 b_SpaceWire_Interface_Enable_Control
81105994 g     F .text	0000008c Pattern_Generator_Configure_Initial_State
8111a1d4 g     F .text	0000008c alt_ic_irq_disable
81116d50 g     F .text	0000008c alt_avalon_sgdma_construct_descriptor
81110388 g     F .text	0000007c __swrite
81105708 g     F .text	0000002c v_Eth_Hold_Reset
8111e304 g     O .rwdata	00000004 __malloc_trim_threshold
8110dc38 g     F .text	0000000c __locale_msgcharset
8111ac18 g     F .text	00000038 exit
8110dadc g     F .text	000000c4 _fwalk_reent
81119404 g     F .text	00000098 alt_msgdma_prefetcher_set_std_list_own_by_hw_bits
81107e50 g     F .text	000000f0 .hidden __floatunsisf
8110f2d4 g     F .text	000001fc __mdiff
81112ff4 g     F .text	00000074 .hidden __modsi3
81106f50 g     F .text	00000390 TestDMA_M2_M1
811fa000 g       *ABS*	00000000 __alt_data_end
81100020 g     F .exceptions	00000000 alt_exception
8110d0ec g     F .text	00000004 __sfp_lock_release
81106808 g     F .text	00000058 COMM_READ_REG32
81118b94 g     F .text	000000b8 alt_msgdma_construct_extended_mm_to_mm_descriptor
81102364 g     F .text	00000054 b_SpaceWire_Interface_TimeCode_Arrived
84000000 g       *ABS*	00000000 __alt_mem_ext_flash
811026c0 g     F .text	000000bc b_SpaceWire_Interface_Send_SpaceWire_Data
81118a64 g     F .text	00000098 alt_msgdma_construct_extended_st_to_mm_descriptor
81117950 g     F .text	00000054 altera_avalon_uart_close
81102a90 g     F .text	0000006c b_Transparent_Interface_Write_Register
8111af64 g     F .text	00000034 _exit
81119c50 g     F .text	0000012c alt_alarm_start
8110dc7c g     F .text	000001bc __smakebuf_r
811035d0 g     F .text	00000148 b_Transparent_Interface_Send_SpaceWire_Data
8111e338 g     O .rwdata	00000008 alt_msgdma_list
81108d9c g     F .text	00000098 strlen
8110108c g     F .text	000000ac uc_spi_get_byte
81103254 g     F .text	00000050 uc_Transparent_Interface_RX_FIFO_Status_Used
8111a5dc g     F .text	00000154 open
81114340 g     F .text	000000dc .hidden __gedf2
8111e368 g     O .bss	00000004 ul_spwc_f_interface_control_status_register_value
8111a95c g     F .text	0000003c alt_putchar
8111e308 g     O .rwdata	00000004 __wctomb
81110640 g     F .text	00000018 __sprint_r
81102428 g     F .text	00000060 uc_SpaceWire_Interface_Get_TX_Div
8111e2ec g     O .rwdata	00000004 ul_spwc_g_spacewire_link_control_status_register_value
811015bc g     F .text	0000006c b_SpaceWire_Interface_Write_Register
8111e340 g     O .rwdata	00000004 alt_priority_mask
81100fd0 g     F .text	000000bc v_spi_send_byte
8111a14c g     F .text	00000088 alt_ic_irq_enable
8110b02c g     F .text	0000001c __vfprintf_internal
81105764 g     F .text	00000050 PGEN_WRITE_REG32
811179e0 g     F .text	000001dc altera_avalon_uart_read
81112464 g     F .text	0000005c _wctomb_r
81116928 g     F .text	00000084 alt_avalon_sgdma_construct_mem_to_mem_desc_burst
81102f9c g     F .text	00000174 v_Transparent_Interface_Interrupts_Flags_Clear
81114510 g     F .text	000008fc .hidden __subdf3
81106bc0 g     F .text	00000390 TestDMA_M1_M2
8110ed08 g     F .text	000000b0 __lo0bits
8111e328 g     O .rwdata	00000008 alt_alarm_list
81119fac g     F .text	00000060 _do_ctors
811050a0 g     F .text	00000044 DMA_BUSY
81112374 g     F .text	000000c0 wcrtomb
8111504c g     F .text	000000d0 close
81102d50 g     F .text	000001f4 v_Transparent_Interface_Interrupts_Enable_Control
81102638 g     F .text	00000088 b_SpaceWire_Interface_Write_TX_Data
81104f88 g     F .text	00000078 xorshift32
81117330 g     F .text	000000a8 alt_avalon_sgdma_init
811120e8 g     F .text	00000080 fputwc
8110d0f0 g     F .text	00000004 __sinit_lock_acquire
8110ea7c g     F .text	00000120 __multadd
8110ea54 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

81100020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
81100020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
81100024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
81100028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
8110002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
81100030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
81100034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
81100038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
8110003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
81100040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
81100044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
81100048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
8110004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
81100050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
81100054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
81100058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
8110005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
81100060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
81100064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
81100068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
8110006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
81100070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
81100074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
81100078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
8110007c:	10000326 	beq	r2,zero,8110008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
81100080:	20000226 	beq	r4,zero,8110008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
81100084:	11000fc0 	call	811000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
81100088:	00000706 	br	811000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
8110008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
81100090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
81100094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
81100098:	11001d00 	call	811001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
8110009c:	1000021e 	bne	r2,zero,811000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
811000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
811000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
811000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
811000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
811000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
811000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
811000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
811000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
811000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
811000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
811000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
811000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
811000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
811000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
811000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
811000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
811000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
811000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
811000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
811000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
811000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
811000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
811000f8:	ef80083a 	eret

811000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
811000fc:	defff904 	addi	sp,sp,-28
81100100:	dfc00615 	stw	ra,24(sp)
81100104:	df000515 	stw	fp,20(sp)
81100108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
8110010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
81100110:	0005313a 	rdctl	r2,ipending
81100114:	e0bffe15 	stw	r2,-8(fp)

  return active;
81100118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
8110011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
81100120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
81100124:	00800044 	movi	r2,1
81100128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
8110012c:	e0fffb17 	ldw	r3,-20(fp)
81100130:	e0bffc17 	ldw	r2,-16(fp)
81100134:	1884703a 	and	r2,r3,r2
81100138:	10001426 	beq	r2,zero,8110018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
8110013c:	00a044b4 	movhi	r2,33042
81100140:	10b9fe04 	addi	r2,r2,-6152
81100144:	e0fffd17 	ldw	r3,-12(fp)
81100148:	180690fa 	slli	r3,r3,3
8110014c:	10c5883a 	add	r2,r2,r3
81100150:	10c00017 	ldw	r3,0(r2)
81100154:	00a044b4 	movhi	r2,33042
81100158:	10b9fe04 	addi	r2,r2,-6152
8110015c:	e13ffd17 	ldw	r4,-12(fp)
81100160:	200890fa 	slli	r4,r4,3
81100164:	1105883a 	add	r2,r2,r4
81100168:	10800104 	addi	r2,r2,4
8110016c:	10800017 	ldw	r2,0(r2)
81100170:	1009883a 	mov	r4,r2
81100174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
81100178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
8110017c:	0005313a 	rdctl	r2,ipending
81100180:	e0bfff15 	stw	r2,-4(fp)

  return active;
81100184:	e0bfff17 	ldw	r2,-4(fp)
81100188:	00000706 	br	811001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
8110018c:	e0bffc17 	ldw	r2,-16(fp)
81100190:	1085883a 	add	r2,r2,r2
81100194:	e0bffc15 	stw	r2,-16(fp)
      i++;
81100198:	e0bffd17 	ldw	r2,-12(fp)
8110019c:	10800044 	addi	r2,r2,1
811001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
811001a4:	003fe106 	br	8110012c <__reset+0xfb0e012c>

    active = alt_irq_pending ();
811001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
811001ac:	e0bffb17 	ldw	r2,-20(fp)
811001b0:	103fdb1e 	bne	r2,zero,81100120 <__reset+0xfb0e0120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
811001b4:	0001883a 	nop
}
811001b8:	0001883a 	nop
811001bc:	e037883a 	mov	sp,fp
811001c0:	dfc00117 	ldw	ra,4(sp)
811001c4:	df000017 	ldw	fp,0(sp)
811001c8:	dec00204 	addi	sp,sp,8
811001cc:	f800283a 	ret

811001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
811001d0:	defffb04 	addi	sp,sp,-20
811001d4:	dfc00415 	stw	ra,16(sp)
811001d8:	df000315 	stw	fp,12(sp)
811001dc:	df000304 	addi	fp,sp,12
811001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
811001e4:	000531fa 	rdctl	r2,exception
811001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
811001ec:	e0bffd17 	ldw	r2,-12(fp)
811001f0:	10801f0c 	andi	r2,r2,124
811001f4:	1004d0ba 	srli	r2,r2,2
811001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
811001fc:	0005333a 	rdctl	r2,badaddr
81100200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
81100204:	d0a03e17 	ldw	r2,-32520(gp)
81100208:	10000726 	beq	r2,zero,81100228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
8110020c:	d0a03e17 	ldw	r2,-32520(gp)
81100210:	e0fffd17 	ldw	r3,-12(fp)
81100214:	e1bffe17 	ldw	r6,-8(fp)
81100218:	e17fff17 	ldw	r5,-4(fp)
8110021c:	1809883a 	mov	r4,r3
81100220:	103ee83a 	callr	r2
81100224:	00000206 	br	81100230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
81100228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
8110022c:	0005883a 	mov	r2,zero
}
81100230:	e037883a 	mov	sp,fp
81100234:	dfc00117 	ldw	ra,4(sp)
81100238:	df000017 	ldw	fp,0(sp)
8110023c:	dec00204 	addi	sp,sp,8
81100240:	f800283a 	ret

Disassembly of section .text:

81100244 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
81100244:	06e047f4 	movhi	sp,33055
    ori sp, sp, %lo(__alt_stack_pointer)
81100248:	dee80014 	ori	sp,sp,40960
    movhi gp, %hi(_gp)
8110024c:	06a044b4 	movhi	gp,33042
    ori gp, gp, %lo(_gp)
81100250:	d698b514 	ori	gp,gp,25300
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
81100254:	00a04474 	movhi	r2,33041
    ori r2, r2, %lo(__bss_start)
81100258:	10b8d114 	ori	r2,r2,58180

    movhi r3, %hi(__bss_end)
8110025c:	00e04474 	movhi	r3,33041
    ori r3, r3, %lo(__bss_end)
81100260:	18fa3e14 	ori	r3,r3,59640

    beq r2, r3, 1f
81100264:	10c00326 	beq	r2,r3,81100274 <_start+0x30>

0:
    stw zero, (r2)
81100268:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
8110026c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
81100270:	10fffd36 	bltu	r2,r3,81100268 <__reset+0xfb0e0268>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
81100274:	11154440 	call	81115444 <alt_main>

81100278 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
81100278:	003fff06 	br	81100278 <__reset+0xfb0e0278>

8110027c <I2C_TestAdress>:
void i2c_start(alt_u32 clk_base, alt_u32 data_base);
void i2c_stop(alt_u32 clk_base, alt_u32 data_base);
bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data);
void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck);

bool I2C_TestAdress(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr){
8110027c:	defffa04 	addi	sp,sp,-24
81100280:	dfc00515 	stw	ra,20(sp)
81100284:	df000415 	stw	fp,16(sp)
81100288:	df000404 	addi	fp,sp,16
8110028c:	e13ffd15 	stw	r4,-12(fp)
81100290:	e17ffe15 	stw	r5,-8(fp)
81100294:	3005883a 	mov	r2,r6
81100298:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
8110029c:	00800044 	movi	r2,1
811002a0:	e0bffc15 	stw	r2,-16(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
811002a4:	e17ffe17 	ldw	r5,-8(fp)
811002a8:	e13ffd17 	ldw	r4,-12(fp)
811002ac:	110062c0 	call	8110062c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
811002b0:	e0bfff03 	ldbu	r2,-4(fp)
811002b4:	10803fcc 	andi	r2,r2,255
811002b8:	100d883a 	mov	r6,r2
811002bc:	e17ffe17 	ldw	r5,-8(fp)
811002c0:	e13ffd17 	ldw	r4,-12(fp)
811002c4:	11007300 	call	81100730 <i2c_write>
811002c8:	1000011e 	bne	r2,zero,811002d0 <I2C_TestAdress+0x54>
        bSuccess = FALSE;
811002cc:	e03ffc15 	stw	zero,-16(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
811002d0:	e17ffe17 	ldw	r5,-8(fp)
811002d4:	e13ffd17 	ldw	r4,-12(fp)
811002d8:	11006b80 	call	811006b8 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
811002dc:	0106d604 	movi	r4,7000
811002e0:	11158f80 	call	811158f8 <usleep>
    
    return bSuccess;
811002e4:	e0bffc17 	ldw	r2,-16(fp)

}
811002e8:	e037883a 	mov	sp,fp
811002ec:	dfc00117 	ldw	ra,4(sp)
811002f0:	df000017 	ldw	fp,0(sp)
811002f4:	dec00204 	addi	sp,sp,8
811002f8:	f800283a 	ret

811002fc <I2C_Write>:

bool I2C_Write(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 ControlData){
811002fc:	defff804 	addi	sp,sp,-32
81100300:	dfc00715 	stw	ra,28(sp)
81100304:	df000615 	stw	fp,24(sp)
81100308:	df000604 	addi	fp,sp,24
8110030c:	e13ffb15 	stw	r4,-20(fp)
81100310:	e17ffc15 	stw	r5,-16(fp)
81100314:	3009883a 	mov	r4,r6
81100318:	3807883a 	mov	r3,r7
8110031c:	e0800217 	ldw	r2,8(fp)
81100320:	e13ffd05 	stb	r4,-12(fp)
81100324:	e0fffe05 	stb	r3,-8(fp)
81100328:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
8110032c:	00800044 	movi	r2,1
81100330:	e0bffa15 	stw	r2,-24(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
81100334:	e17ffc17 	ldw	r5,-16(fp)
81100338:	e13ffb17 	ldw	r4,-20(fp)
8110033c:	110062c0 	call	8110062c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81100340:	e0bffd03 	ldbu	r2,-12(fp)
81100344:	10803fcc 	andi	r2,r2,255
81100348:	100d883a 	mov	r6,r2
8110034c:	e17ffc17 	ldw	r5,-16(fp)
81100350:	e13ffb17 	ldw	r4,-20(fp)
81100354:	11007300 	call	81100730 <i2c_write>
81100358:	1000011e 	bne	r2,zero,81100360 <I2C_Write+0x64>
        bSuccess = FALSE;
8110035c:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
81100360:	e0bffa17 	ldw	r2,-24(fp)
81100364:	10000726 	beq	r2,zero,81100384 <I2C_Write+0x88>
81100368:	e0bffe03 	ldbu	r2,-8(fp)
8110036c:	100d883a 	mov	r6,r2
81100370:	e17ffc17 	ldw	r5,-16(fp)
81100374:	e13ffb17 	ldw	r4,-20(fp)
81100378:	11007300 	call	81100730 <i2c_write>
8110037c:	1000011e 	bne	r2,zero,81100384 <I2C_Write+0x88>
        bSuccess = FALSE;
81100380:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    if (bSuccess && !i2c_write(clk_base, data_base, ControlData)){  
81100384:	e0bffa17 	ldw	r2,-24(fp)
81100388:	10000726 	beq	r2,zero,811003a8 <I2C_Write+0xac>
8110038c:	e0bfff03 	ldbu	r2,-4(fp)
81100390:	100d883a 	mov	r6,r2
81100394:	e17ffc17 	ldw	r5,-16(fp)
81100398:	e13ffb17 	ldw	r4,-20(fp)
8110039c:	11007300 	call	81100730 <i2c_write>
811003a0:	1000011e 	bne	r2,zero,811003a8 <I2C_Write+0xac>
        bSuccess = FALSE;
811003a4:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: write NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
811003a8:	e17ffc17 	ldw	r5,-16(fp)
811003ac:	e13ffb17 	ldw	r4,-20(fp)
811003b0:	11006b80 	call	811006b8 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
811003b4:	0106d604 	movi	r4,7000
811003b8:	11158f80 	call	811158f8 <usleep>
    
    return bSuccess;
811003bc:	e0bffa17 	ldw	r2,-24(fp)

}
811003c0:	e037883a 	mov	sp,fp
811003c4:	dfc00117 	ldw	ra,4(sp)
811003c8:	df000017 	ldw	fp,0(sp)
811003cc:	dec00204 	addi	sp,sp,8
811003d0:	f800283a 	ret

811003d4 <I2C_Read>:

bool I2C_Read(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 *pControlData){
811003d4:	defff904 	addi	sp,sp,-28
811003d8:	dfc00615 	stw	ra,24(sp)
811003dc:	df000515 	stw	fp,20(sp)
811003e0:	df000504 	addi	fp,sp,20
811003e4:	e13ffc15 	stw	r4,-16(fp)
811003e8:	e17ffd15 	stw	r5,-12(fp)
811003ec:	3007883a 	mov	r3,r6
811003f0:	3805883a 	mov	r2,r7
811003f4:	e0fffe05 	stb	r3,-8(fp)
811003f8:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
811003fc:	00800044 	movi	r2,1
81100400:	e0bffb15 	stw	r2,-20(fp)
    //alt_u8 DeviceAddr;
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
81100404:	e17ffd17 	ldw	r5,-12(fp)
81100408:	e13ffc17 	ldw	r4,-16(fp)
8110040c:	110062c0 	call	8110062c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81100410:	e0bffe03 	ldbu	r2,-8(fp)
81100414:	10803fcc 	andi	r2,r2,255
81100418:	100d883a 	mov	r6,r2
8110041c:	e17ffd17 	ldw	r5,-12(fp)
81100420:	e13ffc17 	ldw	r4,-16(fp)
81100424:	11007300 	call	81100730 <i2c_write>
81100428:	1000011e 	bne	r2,zero,81100430 <I2C_Read+0x5c>
        bSuccess = FALSE;
8110042c:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
81100430:	e0bffb17 	ldw	r2,-20(fp)
81100434:	10000726 	beq	r2,zero,81100454 <I2C_Read+0x80>
81100438:	e0bfff03 	ldbu	r2,-4(fp)
8110043c:	100d883a 	mov	r6,r2
81100440:	e17ffd17 	ldw	r5,-12(fp)
81100444:	e13ffc17 	ldw	r4,-16(fp)
81100448:	11007300 	call	81100730 <i2c_write>
8110044c:	1000011e 	bne	r2,zero,81100454 <I2C_Read+0x80>
        bSuccess = FALSE;
81100450:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    i2c_start(clk_base, data_base);  // restart
81100454:	e17ffd17 	ldw	r5,-12(fp)
81100458:	e13ffc17 	ldw	r4,-16(fp)
8110045c:	110062c0 	call	8110062c <i2c_start>
    DeviceAddr |= 1; // Read
81100460:	e0bffe03 	ldbu	r2,-8(fp)
81100464:	10800054 	ori	r2,r2,1
81100468:	e0bffe05 	stb	r2,-8(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
8110046c:	e0bffb17 	ldw	r2,-20(fp)
81100470:	10000826 	beq	r2,zero,81100494 <I2C_Read+0xc0>
81100474:	e0bffe03 	ldbu	r2,-8(fp)
81100478:	10803fcc 	andi	r2,r2,255
8110047c:	100d883a 	mov	r6,r2
81100480:	e17ffd17 	ldw	r5,-12(fp)
81100484:	e13ffc17 	ldw	r4,-16(fp)
81100488:	11007300 	call	81100730 <i2c_write>
8110048c:	1000011e 	bne	r2,zero,81100494 <I2C_Read+0xc0>
        bSuccess = FALSE;
81100490:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
81100494:	e0bffb17 	ldw	r2,-20(fp)
81100498:	10000526 	beq	r2,zero,811004b0 <I2C_Read+0xdc>
        i2c_read(clk_base, data_base, pControlData, FALSE);  // read
8110049c:	000f883a 	mov	r7,zero
811004a0:	e1800217 	ldw	r6,8(fp)
811004a4:	e17ffd17 	ldw	r5,-12(fp)
811004a8:	e13ffc17 	ldw	r4,-16(fp)
811004ac:	11008600 	call	81100860 <i2c_read>
    }        
    i2c_stop(clk_base, data_base);
811004b0:	e17ffd17 	ldw	r5,-12(fp)
811004b4:	e13ffc17 	ldw	r4,-16(fp)
811004b8:	11006b80 	call	811006b8 <i2c_stop>
    
    return bSuccess;
811004bc:	e0bffb17 	ldw	r2,-20(fp)
}
811004c0:	e037883a 	mov	sp,fp
811004c4:	dfc00117 	ldw	ra,4(sp)
811004c8:	df000017 	ldw	fp,0(sp)
811004cc:	dec00204 	addi	sp,sp,8
811004d0:	f800283a 	ret

811004d4 <I2C_MultipleRead>:

bool I2C_MultipleRead(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 szData[], alt_u16 len){
811004d4:	defff604 	addi	sp,sp,-40
811004d8:	dfc00915 	stw	ra,36(sp)
811004dc:	df000815 	stw	fp,32(sp)
811004e0:	df000804 	addi	fp,sp,32
811004e4:	e13ffb15 	stw	r4,-20(fp)
811004e8:	e17ffc15 	stw	r5,-16(fp)
811004ec:	3007883a 	mov	r3,r6
811004f0:	e1fffe15 	stw	r7,-8(fp)
811004f4:	e0800217 	ldw	r2,8(fp)
811004f8:	e0fffd05 	stb	r3,-12(fp)
811004fc:	e0bfff0d 	sth	r2,-4(fp)
    int i;
    bool bSuccess = TRUE;
81100500:	00800044 	movi	r2,1
81100504:	e0bff915 	stw	r2,-28(fp)
    //alt_u8 DeviceAddr, 
    alt_u8 ControlAddr = 0;
81100508:	e03ffa05 	stb	zero,-24(fp)
    
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
8110050c:	e17ffc17 	ldw	r5,-16(fp)
81100510:	e13ffb17 	ldw	r4,-20(fp)
81100514:	110062c0 	call	8110062c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81100518:	e0bffd03 	ldbu	r2,-12(fp)
8110051c:	10803fcc 	andi	r2,r2,255
81100520:	100d883a 	mov	r6,r2
81100524:	e17ffc17 	ldw	r5,-16(fp)
81100528:	e13ffb17 	ldw	r4,-20(fp)
8110052c:	11007300 	call	81100730 <i2c_write>
81100530:	1000011e 	bne	r2,zero,81100538 <I2C_MultipleRead+0x64>
        bSuccess = FALSE;
81100534:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
81100538:	e0bff917 	ldw	r2,-28(fp)
8110053c:	10000726 	beq	r2,zero,8110055c <I2C_MultipleRead+0x88>
81100540:	e0bffa03 	ldbu	r2,-24(fp)
81100544:	100d883a 	mov	r6,r2
81100548:	e17ffc17 	ldw	r5,-16(fp)
8110054c:	e13ffb17 	ldw	r4,-20(fp)
81100550:	11007300 	call	81100730 <i2c_write>
81100554:	1000011e 	bne	r2,zero,8110055c <I2C_MultipleRead+0x88>
        bSuccess = FALSE;
81100558:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }    
    if (bSuccess)        
8110055c:	e0bff917 	ldw	r2,-28(fp)
81100560:	10000326 	beq	r2,zero,81100570 <I2C_MultipleRead+0x9c>
        i2c_start(clk_base, data_base);  // restart
81100564:	e17ffc17 	ldw	r5,-16(fp)
81100568:	e13ffb17 	ldw	r4,-20(fp)
8110056c:	110062c0 	call	8110062c <i2c_start>
    DeviceAddr |= 1; // Read
81100570:	e0bffd03 	ldbu	r2,-12(fp)
81100574:	10800054 	ori	r2,r2,1
81100578:	e0bffd05 	stb	r2,-12(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
8110057c:	e0bff917 	ldw	r2,-28(fp)
81100580:	10000826 	beq	r2,zero,811005a4 <I2C_MultipleRead+0xd0>
81100584:	e0bffd03 	ldbu	r2,-12(fp)
81100588:	10803fcc 	andi	r2,r2,255
8110058c:	100d883a 	mov	r6,r2
81100590:	e17ffc17 	ldw	r5,-16(fp)
81100594:	e13ffb17 	ldw	r4,-20(fp)
81100598:	11007300 	call	81100730 <i2c_write>
8110059c:	1000011e 	bne	r2,zero,811005a4 <I2C_MultipleRead+0xd0>
        bSuccess = FALSE;
811005a0:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
811005a4:	e0bff917 	ldw	r2,-28(fp)
811005a8:	10001726 	beq	r2,zero,81100608 <I2C_MultipleRead+0x134>
        for(i=0;i<len && bSuccess;i++){
811005ac:	e03ff815 	stw	zero,-32(fp)
811005b0:	00001006 	br	811005f4 <I2C_MultipleRead+0x120>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
811005b4:	e0bff817 	ldw	r2,-32(fp)
811005b8:	e0fffe17 	ldw	r3,-8(fp)
811005bc:	1889883a 	add	r4,r3,r2
811005c0:	e0bfff0b 	ldhu	r2,-4(fp)
811005c4:	10ffffc4 	addi	r3,r2,-1
811005c8:	e0bff817 	ldw	r2,-32(fp)
811005cc:	1884c03a 	cmpne	r2,r3,r2
811005d0:	10803fcc 	andi	r2,r2,255
811005d4:	100f883a 	mov	r7,r2
811005d8:	200d883a 	mov	r6,r4
811005dc:	e17ffc17 	ldw	r5,-16(fp)
811005e0:	e13ffb17 	ldw	r4,-20(fp)
811005e4:	11008600 	call	81100860 <i2c_read>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
        for(i=0;i<len && bSuccess;i++){
811005e8:	e0bff817 	ldw	r2,-32(fp)
811005ec:	10800044 	addi	r2,r2,1
811005f0:	e0bff815 	stw	r2,-32(fp)
811005f4:	e0bfff0b 	ldhu	r2,-4(fp)
811005f8:	e0fff817 	ldw	r3,-32(fp)
811005fc:	1880020e 	bge	r3,r2,81100608 <I2C_MultipleRead+0x134>
81100600:	e0bff917 	ldw	r2,-28(fp)
81100604:	103feb1e 	bne	r2,zero,811005b4 <__reset+0xfb0e05b4>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
        }            
    }        
    i2c_stop(clk_base, data_base);
81100608:	e17ffc17 	ldw	r5,-16(fp)
8110060c:	e13ffb17 	ldw	r4,-20(fp)
81100610:	11006b80 	call	811006b8 <i2c_stop>
    
    return bSuccess;    
81100614:	e0bff917 	ldw	r2,-28(fp)
    
}
81100618:	e037883a 	mov	sp,fp
8110061c:	dfc00117 	ldw	ra,4(sp)
81100620:	df000017 	ldw	fp,0(sp)
81100624:	dec00204 	addi	sp,sp,8
81100628:	f800283a 	ret

8110062c <i2c_start>:
///////////// Interncal function (i2cXXX) body //////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////////////////////////////


//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
8110062c:	defffc04 	addi	sp,sp,-16
81100630:	dfc00315 	stw	ra,12(sp)
81100634:	df000215 	stw	fp,8(sp)
81100638:	df000204 	addi	fp,sp,8
8110063c:	e13ffe15 	stw	r4,-8(fp)
81100640:	e17fff15 	stw	r5,-4(fp)
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
81100644:	e0bfff17 	ldw	r2,-4(fp)
81100648:	10800104 	addi	r2,r2,4
8110064c:	1007883a 	mov	r3,r2
81100650:	00800044 	movi	r2,1
81100654:	18800035 	stwio	r2,0(r3)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
81100658:	e0bfff17 	ldw	r2,-4(fp)
8110065c:	00c00044 	movi	r3,1
81100660:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base);
81100664:	e0bffe17 	ldw	r2,-8(fp)
81100668:	00c00044 	movi	r3,1
8110066c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
81100670:	01000044 	movi	r4,1
81100674:	11158f80 	call	811158f8 <usleep>
     
    SDA_LOW(data_base); // data low
81100678:	e0bfff17 	ldw	r2,-4(fp)
8110067c:	0007883a 	mov	r3,zero
81100680:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; 
81100684:	01000044 	movi	r4,1
81100688:	11158f80 	call	811158f8 <usleep>
    SCL_LOW(clk_base); // clock low
8110068c:	e0bffe17 	ldw	r2,-8(fp)
81100690:	0007883a 	mov	r3,zero
81100694:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
81100698:	01000044 	movi	r4,1
8110069c:	11158f80 	call	811158f8 <usleep>
}
811006a0:	0001883a 	nop
811006a4:	e037883a 	mov	sp,fp
811006a8:	dfc00117 	ldw	ra,4(sp)
811006ac:	df000017 	ldw	fp,0(sp)
811006b0:	dec00204 	addi	sp,sp,8
811006b4:	f800283a 	ret

811006b8 <i2c_stop>:

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
811006b8:	defffc04 	addi	sp,sp,-16
811006bc:	dfc00315 	stw	ra,12(sp)
811006c0:	df000215 	stw	fp,8(sp)
811006c4:	df000204 	addi	fp,sp,8
811006c8:	e13ffe15 	stw	r4,-8(fp)
811006cc:	e17fff15 	stw	r5,-4(fp)
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
811006d0:	e0bfff17 	ldw	r2,-4(fp)
811006d4:	10800104 	addi	r2,r2,4
811006d8:	1007883a 	mov	r3,r2
811006dc:	00800044 	movi	r2,1
811006e0:	18800035 	stwio	r2,0(r3)
    SDA_LOW(data_base); // Data Low
811006e4:	e0bfff17 	ldw	r2,-4(fp)
811006e8:	0007883a 	mov	r3,zero
811006ec:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
811006f0:	e0bffe17 	ldw	r2,-8(fp)
811006f4:	00c00044 	movi	r3,1
811006f8:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high long delay
811006fc:	01000044 	movi	r4,1
81100700:	11158f80 	call	811158f8 <usleep>
    SDA_HIGH(data_base); // data high
81100704:	e0bfff17 	ldw	r2,-4(fp)
81100708:	00c00044 	movi	r3,1
8110070c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data high delay
81100710:	01000044 	movi	r4,1
81100714:	11158f80 	call	811158f8 <usleep>
    

    
}
81100718:	0001883a 	nop
8110071c:	e037883a 	mov	sp,fp
81100720:	dfc00117 	ldw	ra,4(sp)
81100724:	df000017 	ldw	fp,0(sp)
81100728:	dec00204 	addi	sp,sp,8
8110072c:	f800283a 	ret

81100730 <i2c_write>:

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
81100730:	defff804 	addi	sp,sp,-32
81100734:	dfc00715 	stw	ra,28(sp)
81100738:	df000615 	stw	fp,24(sp)
8110073c:	df000604 	addi	fp,sp,24
81100740:	e13ffd15 	stw	r4,-12(fp)
81100744:	e17ffe15 	stw	r5,-8(fp)
81100748:	3005883a 	mov	r2,r6
8110074c:	e0bfff05 	stb	r2,-4(fp)
    alt_u8 Mask = 0x80;
81100750:	00bfe004 	movi	r2,-128
81100754:	e0bffa05 	stb	r2,-24(fp)
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
81100758:	e0bffe17 	ldw	r2,-8(fp)
8110075c:	10800104 	addi	r2,r2,4
81100760:	1007883a 	mov	r3,r2
81100764:	00800044 	movi	r2,1
81100768:	18800035 	stwio	r2,0(r3)
    
    for(i=0;i<8;i++){
8110076c:	e03ffb15 	stw	zero,-20(fp)
81100770:	00001f06 	br	811007f0 <i2c_write+0xc0>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
81100774:	e0bffd17 	ldw	r2,-12(fp)
81100778:	0007883a 	mov	r3,zero
8110077c:	10c00035 	stwio	r3,0(r2)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
81100780:	e0ffff03 	ldbu	r3,-4(fp)
81100784:	e0bffa03 	ldbu	r2,-24(fp)
81100788:	1884703a 	and	r2,r3,r2
8110078c:	10803fcc 	andi	r2,r2,255
81100790:	10000426 	beq	r2,zero,811007a4 <i2c_write+0x74>
            SDA_HIGH(data_base);
81100794:	e0bffe17 	ldw	r2,-8(fp)
81100798:	00c00044 	movi	r3,1
8110079c:	10c00035 	stwio	r3,0(r2)
811007a0:	00000306 	br	811007b0 <i2c_write+0x80>
        }else{    
            SDA_LOW(data_base);
811007a4:	e0bffe17 	ldw	r2,-8(fp)
811007a8:	0007883a 	mov	r3,zero
811007ac:	10c00035 	stwio	r3,0(r2)
        }
        Mask >>= 1; // there is a delay in this command
811007b0:	e0bffa03 	ldbu	r2,-24(fp)
811007b4:	1004d07a 	srli	r2,r2,1
811007b8:	e0bffa05 	stb	r2,-24(fp)
        // clock high
        SCL_HIGH(clk_base);
811007bc:	e0bffd17 	ldw	r2,-12(fp)
811007c0:	00c00044 	movi	r3,1
811007c4:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
811007c8:	01000044 	movi	r4,1
811007cc:	11158f80 	call	811158f8 <usleep>
        SCL_LOW(clk_base);
811007d0:	e0bffd17 	ldw	r2,-12(fp)
811007d4:	0007883a 	mov	r3,zero
811007d8:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
811007dc:	01000044 	movi	r4,1
811007e0:	11158f80 	call	811158f8 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
811007e4:	e0bffb17 	ldw	r2,-20(fp)
811007e8:	10800044 	addi	r2,r2,1
811007ec:	e0bffb15 	stw	r2,-20(fp)
811007f0:	e0bffb17 	ldw	r2,-20(fp)
811007f4:	10800210 	cmplti	r2,r2,8
811007f8:	103fde1e 	bne	r2,zero,81100774 <__reset+0xfb0e0774>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
811007fc:	e0bffe17 	ldw	r2,-8(fp)
81100800:	10800104 	addi	r2,r2,4
81100804:	0007883a 	mov	r3,zero
81100808:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
8110080c:	e0bffd17 	ldw	r2,-12(fp)
81100810:	00c00044 	movi	r3,1
81100814:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;  // clock high delay
81100818:	01000044 	movi	r4,1
8110081c:	11158f80 	call	811158f8 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
81100820:	e0bffe17 	ldw	r2,-8(fp)
81100824:	10800037 	ldwio	r2,0(r2)
81100828:	1005003a 	cmpeq	r2,r2,zero
8110082c:	10803fcc 	andi	r2,r2,255
81100830:	e0bffc15 	stw	r2,-16(fp)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
81100834:	e0bffd17 	ldw	r2,-12(fp)
81100838:	0007883a 	mov	r3,zero
8110083c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
81100840:	01000044 	movi	r4,1
81100844:	11158f80 	call	811158f8 <usleep>
    return bAck;
81100848:	e0bffc17 	ldw	r2,-16(fp)
}    
8110084c:	e037883a 	mov	sp,fp
81100850:	dfc00117 	ldw	ra,4(sp)
81100854:	df000017 	ldw	fp,0(sp)
81100858:	dec00204 	addi	sp,sp,8
8110085c:	f800283a 	ret

81100860 <i2c_read>:

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
81100860:	defff804 	addi	sp,sp,-32
81100864:	dfc00715 	stw	ra,28(sp)
81100868:	df000615 	stw	fp,24(sp)
8110086c:	df000604 	addi	fp,sp,24
81100870:	e13ffc15 	stw	r4,-16(fp)
81100874:	e17ffd15 	stw	r5,-12(fp)
81100878:	e1bffe15 	stw	r6,-8(fp)
8110087c:	e1ffff15 	stw	r7,-4(fp)
    alt_u8 Data=0;
81100880:	e03ffa05 	stb	zero,-24(fp)
    int i;
    
    // assume SCL = low
    
    SDA_DIR_IN(data_base);  // set data read mode
81100884:	e0bffd17 	ldw	r2,-12(fp)
81100888:	10800104 	addi	r2,r2,4
8110088c:	0007883a 	mov	r3,zero
81100890:	10c00035 	stwio	r3,0(r2)
    SCL_LOW(clk_base); // clock low
81100894:	e0bffc17 	ldw	r2,-16(fp)
81100898:	0007883a 	mov	r3,zero
8110089c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
811008a0:	01000044 	movi	r4,1
811008a4:	11158f80 	call	811158f8 <usleep>

    for(i=0;i<8;i++){
811008a8:	e03ffb15 	stw	zero,-20(fp)
811008ac:	00001606 	br	81100908 <i2c_read+0xa8>
        Data <<= 1;
811008b0:	e0bffa03 	ldbu	r2,-24(fp)
811008b4:	1085883a 	add	r2,r2,r2
811008b8:	e0bffa05 	stb	r2,-24(fp)
        SCL_HIGH(clk_base);  // clock high
811008bc:	e0bffc17 	ldw	r2,-16(fp)
811008c0:	00c00044 	movi	r3,1
811008c4:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
811008c8:	01000044 	movi	r4,1
811008cc:	11158f80 	call	811158f8 <usleep>
        if (SDA_READ(data_base))  // read data   
811008d0:	e0bffd17 	ldw	r2,-12(fp)
811008d4:	10800037 	ldwio	r2,0(r2)
811008d8:	10000326 	beq	r2,zero,811008e8 <i2c_read+0x88>
            Data |= 0x01;
811008dc:	e0bffa03 	ldbu	r2,-24(fp)
811008e0:	10800054 	ori	r2,r2,1
811008e4:	e0bffa05 	stb	r2,-24(fp)
        SCL_LOW(clk_base);  // clock log  
811008e8:	e0bffc17 	ldw	r2,-16(fp)
811008ec:	0007883a 	mov	r3,zero
811008f0:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
811008f4:	01000044 	movi	r4,1
811008f8:	11158f80 	call	811158f8 <usleep>
    
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
811008fc:	e0bffb17 	ldw	r2,-20(fp)
81100900:	10800044 	addi	r2,r2,1
81100904:	e0bffb15 	stw	r2,-20(fp)
81100908:	e0bffb17 	ldw	r2,-20(fp)
8110090c:	10800210 	cmplti	r2,r2,8
81100910:	103fe71e 	bne	r2,zero,811008b0 <__reset+0xfb0e08b0>
        SCL_LOW(clk_base);  // clock log  
        SCL_DELAY;
    }
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
81100914:	e0bffc17 	ldw	r2,-16(fp)
81100918:	0007883a 	mov	r3,zero
8110091c:	10c00035 	stwio	r3,0(r2)
    SDA_DIR_OUT(data_base);  // set data write mode
81100920:	e0bffd17 	ldw	r2,-12(fp)
81100924:	10800104 	addi	r2,r2,4
81100928:	1007883a 	mov	r3,r2
8110092c:	00800044 	movi	r2,1
81100930:	18800035 	stwio	r2,0(r3)
    if (bAck)
81100934:	e0bfff17 	ldw	r2,-4(fp)
81100938:	10000426 	beq	r2,zero,8110094c <i2c_read+0xec>
        SDA_LOW(data_base);
8110093c:	e0bffd17 	ldw	r2,-12(fp)
81100940:	0007883a 	mov	r3,zero
81100944:	10c00035 	stwio	r3,0(r2)
81100948:	00000306 	br	81100958 <i2c_read+0xf8>
    else
        SDA_HIGH(data_base);
8110094c:	e0bffd17 	ldw	r2,-12(fp)
81100950:	00c00044 	movi	r3,1
81100954:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base); // clock high
81100958:	e0bffc17 	ldw	r2,-16(fp)
8110095c:	00c00044 	movi	r3,1
81100960:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high  delay
81100964:	01000044 	movi	r4,1
81100968:	11158f80 	call	811158f8 <usleep>
    SCL_LOW(clk_base); // clock low
8110096c:	e0bffc17 	ldw	r2,-16(fp)
81100970:	0007883a 	mov	r3,zero
81100974:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
81100978:	01000044 	movi	r4,1
8110097c:	11158f80 	call	811158f8 <usleep>
    SDA_LOW(data_base);  // data low
81100980:	e0bffd17 	ldw	r2,-12(fp)
81100984:	0007883a 	mov	r3,zero
81100988:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data low delay
8110098c:	01000044 	movi	r4,1
81100990:	11158f80 	call	811158f8 <usleep>
//    SDA_DIR_IN;  // set data read mode
    
    *pData = Data;
81100994:	e0bffe17 	ldw	r2,-8(fp)
81100998:	e0fffa03 	ldbu	r3,-24(fp)
8110099c:	10c00005 	stb	r3,0(r2)
}
811009a0:	0001883a 	nop
811009a4:	e037883a 	mov	sp,fp
811009a8:	dfc00117 	ldw	ra,4(sp)
811009ac:	df000017 	ldw	fp,0(sp)
811009b0:	dec00204 	addi	sp,sp,8
811009b4:	f800283a 	ret

811009b8 <LEDS_BOARD_DRIVE>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool LEDS_BOARD_DRIVE(bool bDRIVE, alt_u8 LedsMask){
811009b8:	defffd04 	addi	sp,sp,-12
811009bc:	df000215 	stw	fp,8(sp)
811009c0:	df000204 	addi	fp,sp,8
811009c4:	e13ffe15 	stw	r4,-8(fp)
811009c8:	2805883a 	mov	r2,r5
811009cc:	e0bfff05 	stb	r2,-4(fp)

  // Board LEDs state: ON = 0; OFF = 1;

  if (bDRIVE == LEDS_ON){
811009d0:	e0bffe17 	ldw	r2,-8(fp)
811009d4:	10800058 	cmpnei	r2,r2,1
811009d8:	1000071e 	bne	r2,zero,811009f8 <LEDS_BOARD_DRIVE+0x40>
	LedsBoardControl &= (~LedsMask);
811009dc:	e0bfff03 	ldbu	r2,-4(fp)
811009e0:	0084303a 	nor	r2,zero,r2
811009e4:	1007883a 	mov	r3,r2
811009e8:	d0a01d03 	ldbu	r2,-32652(gp)
811009ec:	1884703a 	and	r2,r3,r2
811009f0:	d0a01d05 	stb	r2,-32652(gp)
811009f4:	00000406 	br	81100a08 <LEDS_BOARD_DRIVE+0x50>
  } else {
	LedsBoardControl |= LedsMask;
811009f8:	d0e01d03 	ldbu	r3,-32652(gp)
811009fc:	e0bfff03 	ldbu	r2,-4(fp)
81100a00:	1884b03a 	or	r2,r3,r2
81100a04:	d0a01d05 	stb	r2,-32652(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_BOARD_BASE, LedsBoardControl);
81100a08:	d0a01d03 	ldbu	r2,-32652(gp)
81100a0c:	10c03fcc 	andi	r3,r2,255
81100a10:	00a00034 	movhi	r2,32768
81100a14:	10816c04 	addi	r2,r2,1456
81100a18:	10c00035 	stwio	r3,0(r2)

  return TRUE;
81100a1c:	00800044 	movi	r2,1
}
81100a20:	e037883a 	mov	sp,fp
81100a24:	df000017 	ldw	fp,0(sp)
81100a28:	dec00104 	addi	sp,sp,4
81100a2c:	f800283a 	ret

81100a30 <LEDS_PAINEL_DRIVE>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool LEDS_PAINEL_DRIVE(bool bDRIVE, alt_u32 LedsMask){
81100a30:	defffd04 	addi	sp,sp,-12
81100a34:	df000215 	stw	fp,8(sp)
81100a38:	df000204 	addi	fp,sp,8
81100a3c:	e13ffe15 	stw	r4,-8(fp)
81100a40:	e17fff15 	stw	r5,-4(fp)

  // Painel LEDs state: ON = 1; OFF = 0;

  if (bDRIVE == LEDS_ON){
81100a44:	e0bffe17 	ldw	r2,-8(fp)
81100a48:	10800058 	cmpnei	r2,r2,1
81100a4c:	1000051e 	bne	r2,zero,81100a64 <LEDS_PAINEL_DRIVE+0x34>
	LedsPainelControl |= LedsMask;
81100a50:	d0e01e17 	ldw	r3,-32648(gp)
81100a54:	e0bfff17 	ldw	r2,-4(fp)
81100a58:	1884b03a 	or	r2,r3,r2
81100a5c:	d0a01e15 	stw	r2,-32648(gp)
81100a60:	00000506 	br	81100a78 <LEDS_PAINEL_DRIVE+0x48>
  } else {
	LedsPainelControl &= (~LedsMask);
81100a64:	e0bfff17 	ldw	r2,-4(fp)
81100a68:	0086303a 	nor	r3,zero,r2
81100a6c:	d0a01e17 	ldw	r2,-32648(gp)
81100a70:	1884703a 	and	r2,r3,r2
81100a74:	d0a01e15 	stw	r2,-32648(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PAINEL_BASE, LedsPainelControl);
81100a78:	d0a01e17 	ldw	r2,-32648(gp)
81100a7c:	1007883a 	mov	r3,r2
81100a80:	00a00034 	movhi	r2,32768
81100a84:	10813804 	addi	r2,r2,1248
81100a88:	10c00035 	stwio	r3,0(r2)

  return TRUE;
81100a8c:	00800044 	movi	r2,1
}
81100a90:	e037883a 	mov	sp,fp
81100a94:	df000017 	ldw	fp,0(sp)
81100a98:	dec00104 	addi	sp,sp,4
81100a9c:	f800283a 	ret

81100aa0 <POWER_SPI_RW>:
#define SPI_DELAY     usleep(15)  // based on 50MHZ of CPU clock


// Note. SCK: typical 19.2KHZ (53 ms)
bool POWER_SPI_RW(alt_u8 IcIndex, alt_u8 NextChannel, bool bEN, bool bSIGN, bool bSGL, alt_u32 *pValue)
{
81100aa0:	defff204 	addi	sp,sp,-56
81100aa4:	dfc00d15 	stw	ra,52(sp)
81100aa8:	df000c15 	stw	fp,48(sp)
81100aac:	df000c04 	addi	fp,sp,48
81100ab0:	2007883a 	mov	r3,r4
81100ab4:	2805883a 	mov	r2,r5
81100ab8:	e1bffe15 	stw	r6,-8(fp)
81100abc:	e1ffff15 	stw	r7,-4(fp)
81100ac0:	e0fffc05 	stb	r3,-16(fp)
81100ac4:	e0bffd05 	stb	r2,-12(fp)
    bool bSuccess;
    alt_u8 Config8;
    alt_u32 Value32=0, Mask32;
81100ac8:	e03ff515 	stw	zero,-44(fp)
    int i, nWait = 0, nZeroCnt;
81100acc:	e03ff815 	stw	zero,-32(fp)
    const int nMaxWait = 1000000;
81100ad0:	008003f4 	movhi	r2,15
81100ad4:	10909004 	addi	r2,r2,16960
81100ad8:	e0bffa15 	stw	r2,-24(fp)
    
    //
    Config8 = 0x80; 
81100adc:	00bfe004 	movi	r2,-128
81100ae0:	e0bff405 	stb	r2,-48(fp)
    Config8 |= (bEN)?0x20:0x00;
81100ae4:	e0bffe17 	ldw	r2,-8(fp)
81100ae8:	10000226 	beq	r2,zero,81100af4 <POWER_SPI_RW+0x54>
81100aec:	00800804 	movi	r2,32
81100af0:	00000106 	br	81100af8 <POWER_SPI_RW+0x58>
81100af4:	0005883a 	mov	r2,zero
81100af8:	e0fff403 	ldbu	r3,-48(fp)
81100afc:	10c4b03a 	or	r2,r2,r3
81100b00:	e0bff405 	stb	r2,-48(fp)
    Config8 |= (bSGL)?0x10:0x00;
81100b04:	e0800217 	ldw	r2,8(fp)
81100b08:	10000226 	beq	r2,zero,81100b14 <POWER_SPI_RW+0x74>
81100b0c:	00800404 	movi	r2,16
81100b10:	00000106 	br	81100b18 <POWER_SPI_RW+0x78>
81100b14:	0005883a 	mov	r2,zero
81100b18:	e0fff403 	ldbu	r3,-48(fp)
81100b1c:	10c4b03a 	or	r2,r2,r3
81100b20:	e0bff405 	stb	r2,-48(fp)
    Config8 |= (bSIGN)?0x08:0x00;
81100b24:	e0bfff17 	ldw	r2,-4(fp)
81100b28:	10000226 	beq	r2,zero,81100b34 <POWER_SPI_RW+0x94>
81100b2c:	00800204 	movi	r2,8
81100b30:	00000106 	br	81100b38 <POWER_SPI_RW+0x98>
81100b34:	0005883a 	mov	r2,zero
81100b38:	e0fff403 	ldbu	r3,-48(fp)
81100b3c:	10c4b03a 	or	r2,r2,r3
81100b40:	e0bff405 	stb	r2,-48(fp)
    Config8 |= NextChannel & 0x07; // channel
81100b44:	e0bffd03 	ldbu	r2,-12(fp)
81100b48:	108001cc 	andi	r2,r2,7
81100b4c:	1007883a 	mov	r3,r2
81100b50:	e0bff403 	ldbu	r2,-48(fp)
81100b54:	1884b03a 	or	r2,r3,r2
81100b58:	e0bff405 	stb	r2,-48(fp)
    
    SPI_FO(0); // use internal conversion clock
81100b5c:	0007883a 	mov	r3,zero
81100b60:	00a00034 	movhi	r2,32768
81100b64:	10813c04 	addi	r2,r2,1264
81100b68:	10c00035 	stwio	r3,0(r2)
    SPI_SCK(0);  // set low to active extenal serial clock mode.
81100b6c:	0007883a 	mov	r3,zero
81100b70:	00a00034 	movhi	r2,32768
81100b74:	10814404 	addi	r2,r2,1296
81100b78:	10c00035 	stwio	r3,0(r2)
    SPI_CS_N(IcIndex, 0);  // chip select: active
81100b7c:	e0bffc03 	ldbu	r2,-16(fp)
81100b80:	1000021e 	bne	r2,zero,81100b8c <POWER_SPI_RW+0xec>
81100b84:	00c00084 	movi	r3,2
81100b88:	00000106 	br	81100b90 <POWER_SPI_RW+0xf0>
81100b8c:	00c00044 	movi	r3,1
81100b90:	00a00034 	movhi	r2,32768
81100b94:	10814004 	addi	r2,r2,1280
81100b98:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
81100b9c:	010003c4 	movi	r4,15
81100ba0:	11158f80 	call	811158f8 <usleep>
    
    // wait for converion end (when conversion done, SPI_SDO is low)
    while(SPI_SDO && nWait < nMaxWait){
81100ba4:	00000306 	br	81100bb4 <POWER_SPI_RW+0x114>
        nWait++;
81100ba8:	e0bff817 	ldw	r2,-32(fp)
81100bac:	10800044 	addi	r2,r2,1
81100bb0:	e0bff815 	stw	r2,-32(fp)
    SPI_SCK(0);  // set low to active extenal serial clock mode.
    SPI_CS_N(IcIndex, 0);  // chip select: active
    SPI_DELAY;
    
    // wait for converion end (when conversion done, SPI_SDO is low)
    while(SPI_SDO && nWait < nMaxWait){
81100bb4:	00a00034 	movhi	r2,32768
81100bb8:	10814c04 	addi	r2,r2,1328
81100bbc:	10800037 	ldwio	r2,0(r2)
81100bc0:	1080004c 	andi	r2,r2,1
81100bc4:	10000326 	beq	r2,zero,81100bd4 <POWER_SPI_RW+0x134>
81100bc8:	e0fff817 	ldw	r3,-32(fp)
81100bcc:	e0bffa17 	ldw	r2,-24(fp)
81100bd0:	18bff516 	blt	r3,r2,81100ba8 <__reset+0xfb0e0ba8>
        nWait++;
    }
    
    if (SPI_SDO){
81100bd4:	00a00034 	movhi	r2,32768
81100bd8:	10814c04 	addi	r2,r2,1328
81100bdc:	10800037 	ldwio	r2,0(r2)
81100be0:	1080004c 	andi	r2,r2,1
81100be4:	10000626 	beq	r2,zero,81100c00 <POWER_SPI_RW+0x160>
        SPI_CS_N(IcIndex, 1);  // chip select: inactive
81100be8:	00c000c4 	movi	r3,3
81100bec:	00a00034 	movhi	r2,32768
81100bf0:	10814004 	addi	r2,r2,1280
81100bf4:	10c00035 	stwio	r3,0(r2)
//        printf("Timeout \r\n");
        return FALSE;
81100bf8:	0005883a 	mov	r2,zero
81100bfc:	0000db06 	br	81100f6c <POWER_SPI_RW+0x4cc>
    }
    
    for(i=0;i<2;i++) // send config bits 7:6,
81100c00:	e03ff715 	stw	zero,-36(fp)
81100c04:	00002406 	br	81100c98 <POWER_SPI_RW+0x1f8>
    // ignore EOC/ and DMY bits
    {
        SPI_SDI((Config8 & 0x80)?1:0);//sdi=nextch.7; // put data on pin
81100c08:	e0bff403 	ldbu	r2,-48(fp)
81100c0c:	10803fcc 	andi	r2,r2,255
81100c10:	1004d1fa 	srli	r2,r2,7
81100c14:	10c03fcc 	andi	r3,r2,255
81100c18:	00a00034 	movhi	r2,32768
81100c1c:	10814804 	addi	r2,r2,1312
81100c20:	10c00035 	stwio	r3,0(r2)
        Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
81100c24:	e0bff403 	ldbu	r2,-48(fp)
81100c28:	1085883a 	add	r2,r2,r2
81100c2c:	e0bff405 	stb	r2,-48(fp)
        Value32 <<= 1;//result_0 = rl(result_0);// get ready to load lsb
81100c30:	e0bff517 	ldw	r2,-44(fp)
81100c34:	1085883a 	add	r2,r2,r2
81100c38:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO;//result_0.0 = sdo; // load lsb
81100c3c:	00a00034 	movhi	r2,32768
81100c40:	10814c04 	addi	r2,r2,1328
81100c44:	10800037 	ldwio	r2,0(r2)
81100c48:	1080004c 	andi	r2,r2,1
81100c4c:	1007883a 	mov	r3,r2
81100c50:	e0bff517 	ldw	r2,-44(fp)
81100c54:	10c4b03a 	or	r2,r2,r3
81100c58:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81100c5c:	00c00044 	movi	r3,1
81100c60:	00a00034 	movhi	r2,32768
81100c64:	10814404 	addi	r2,r2,1296
81100c68:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100c6c:	010003c4 	movi	r4,15
81100c70:	11158f80 	call	811158f8 <usleep>
        SPI_SCK(0);//sck=0; // clock low
81100c74:	0007883a 	mov	r3,zero
81100c78:	00a00034 	movhi	r2,32768
81100c7c:	10814404 	addi	r2,r2,1296
81100c80:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100c84:	010003c4 	movi	r4,15
81100c88:	11158f80 	call	811158f8 <usleep>
        SPI_CS_N(IcIndex, 1);  // chip select: inactive
//        printf("Timeout \r\n");
        return FALSE;
    }
    
    for(i=0;i<2;i++) // send config bits 7:6,
81100c8c:	e0bff717 	ldw	r2,-36(fp)
81100c90:	10800044 	addi	r2,r2,1
81100c94:	e0bff715 	stw	r2,-36(fp)
81100c98:	e0bff717 	ldw	r2,-36(fp)
81100c9c:	10800090 	cmplti	r2,r2,2
81100ca0:	103fd91e 	bne	r2,zero,81100c08 <__reset+0xfb0e0c08>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // send config, read byte 3
81100ca4:	e03ff715 	stw	zero,-36(fp)
81100ca8:	00002406 	br	81100d3c <POWER_SPI_RW+0x29c>
    {
        SPI_SDI((Config8 & 0x80)?1:0);//sdi=nextch.7; // put data on pin
81100cac:	e0bff403 	ldbu	r2,-48(fp)
81100cb0:	10803fcc 	andi	r2,r2,255
81100cb4:	1004d1fa 	srli	r2,r2,7
81100cb8:	10c03fcc 	andi	r3,r2,255
81100cbc:	00a00034 	movhi	r2,32768
81100cc0:	10814804 	addi	r2,r2,1312
81100cc4:	10c00035 	stwio	r3,0(r2)
        Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
81100cc8:	e0bff403 	ldbu	r2,-48(fp)
81100ccc:	1085883a 	add	r2,r2,r2
81100cd0:	e0bff405 	stb	r2,-48(fp)
        
        Value32 <<= 1; //result_3 = rl(result_3);// get ready to load lsb
81100cd4:	e0bff517 	ldw	r2,-44(fp)
81100cd8:	1085883a 	add	r2,r2,r2
81100cdc:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO; //result_3.0 = sdo; // load lsb
81100ce0:	00a00034 	movhi	r2,32768
81100ce4:	10814c04 	addi	r2,r2,1328
81100ce8:	10800037 	ldwio	r2,0(r2)
81100cec:	1080004c 	andi	r2,r2,1
81100cf0:	1007883a 	mov	r3,r2
81100cf4:	e0bff517 	ldw	r2,-44(fp)
81100cf8:	10c4b03a 	or	r2,r2,r3
81100cfc:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81100d00:	00c00044 	movi	r3,1
81100d04:	00a00034 	movhi	r2,32768
81100d08:	10814404 	addi	r2,r2,1296
81100d0c:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100d10:	010003c4 	movi	r4,15
81100d14:	11158f80 	call	811158f8 <usleep>
        SPI_SCK(0);//sck=0; // clock low
81100d18:	0007883a 	mov	r3,zero
81100d1c:	00a00034 	movhi	r2,32768
81100d20:	10814404 	addi	r2,r2,1296
81100d24:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100d28:	010003c4 	movi	r4,15
81100d2c:	11158f80 	call	811158f8 <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // send config, read byte 3
81100d30:	e0bff717 	ldw	r2,-36(fp)
81100d34:	10800044 	addi	r2,r2,1
81100d38:	e0bff715 	stw	r2,-36(fp)
81100d3c:	e0bff717 	ldw	r2,-36(fp)
81100d40:	10800210 	cmplti	r2,r2,8
81100d44:	103fd91e 	bne	r2,zero,81100cac <__reset+0xfb0e0cac>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 2
81100d48:	e03ff715 	stw	zero,-36(fp)
81100d4c:	00001a06 	br	81100db8 <POWER_SPI_RW+0x318>
    {
        Value32 <<= 1; //result_2 = rl(result_2);// get ready to load lsb
81100d50:	e0bff517 	ldw	r2,-44(fp)
81100d54:	1085883a 	add	r2,r2,r2
81100d58:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO; //result_2.0 = sdo; // load lsb
81100d5c:	00a00034 	movhi	r2,32768
81100d60:	10814c04 	addi	r2,r2,1328
81100d64:	10800037 	ldwio	r2,0(r2)
81100d68:	1080004c 	andi	r2,r2,1
81100d6c:	1007883a 	mov	r3,r2
81100d70:	e0bff517 	ldw	r2,-44(fp)
81100d74:	10c4b03a 	or	r2,r2,r3
81100d78:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81100d7c:	00c00044 	movi	r3,1
81100d80:	00a00034 	movhi	r2,32768
81100d84:	10814404 	addi	r2,r2,1296
81100d88:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100d8c:	010003c4 	movi	r4,15
81100d90:	11158f80 	call	811158f8 <usleep>
        SPI_SCK(0);//sck=0; // clock low
81100d94:	0007883a 	mov	r3,zero
81100d98:	00a00034 	movhi	r2,32768
81100d9c:	10814404 	addi	r2,r2,1296
81100da0:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100da4:	010003c4 	movi	r4,15
81100da8:	11158f80 	call	811158f8 <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 2
81100dac:	e0bff717 	ldw	r2,-36(fp)
81100db0:	10800044 	addi	r2,r2,1
81100db4:	e0bff715 	stw	r2,-36(fp)
81100db8:	e0bff717 	ldw	r2,-36(fp)
81100dbc:	10800210 	cmplti	r2,r2,8
81100dc0:	103fe31e 	bne	r2,zero,81100d50 <__reset+0xfb0e0d50>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 1
81100dc4:	e03ff715 	stw	zero,-36(fp)
81100dc8:	00001a06 	br	81100e34 <POWER_SPI_RW+0x394>
    {
        Value32 <<= 1; //result_1 = rl(result_1);// get ready to load lsb
81100dcc:	e0bff517 	ldw	r2,-44(fp)
81100dd0:	1085883a 	add	r2,r2,r2
81100dd4:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO;//result_1.0 = sdo; // load lsb
81100dd8:	00a00034 	movhi	r2,32768
81100ddc:	10814c04 	addi	r2,r2,1328
81100de0:	10800037 	ldwio	r2,0(r2)
81100de4:	1080004c 	andi	r2,r2,1
81100de8:	1007883a 	mov	r3,r2
81100dec:	e0bff517 	ldw	r2,-44(fp)
81100df0:	10c4b03a 	or	r2,r2,r3
81100df4:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81100df8:	00c00044 	movi	r3,1
81100dfc:	00a00034 	movhi	r2,32768
81100e00:	10814404 	addi	r2,r2,1296
81100e04:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100e08:	010003c4 	movi	r4,15
81100e0c:	11158f80 	call	811158f8 <usleep>
        SPI_SCK(0);//sck=0; // clock low
81100e10:	0007883a 	mov	r3,zero
81100e14:	00a00034 	movhi	r2,32768
81100e18:	10814404 	addi	r2,r2,1296
81100e1c:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100e20:	010003c4 	movi	r4,15
81100e24:	11158f80 	call	811158f8 <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 1
81100e28:	e0bff717 	ldw	r2,-36(fp)
81100e2c:	10800044 	addi	r2,r2,1
81100e30:	e0bff715 	stw	r2,-36(fp)
81100e34:	e0bff717 	ldw	r2,-36(fp)
81100e38:	10800210 	cmplti	r2,r2,8
81100e3c:	103fe31e 	bne	r2,zero,81100dcc <__reset+0xfb0e0dcc>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<6;i++) // read byte 0
81100e40:	e03ff715 	stw	zero,-36(fp)
81100e44:	00001a06 	br	81100eb0 <POWER_SPI_RW+0x410>
    {
        Value32 <<= 1;//result_0 = rl(result_0);// get ready to load lsb
81100e48:	e0bff517 	ldw	r2,-44(fp)
81100e4c:	1085883a 	add	r2,r2,r2
81100e50:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO;//result_0.0 = sdo; // load lsb
81100e54:	00a00034 	movhi	r2,32768
81100e58:	10814c04 	addi	r2,r2,1328
81100e5c:	10800037 	ldwio	r2,0(r2)
81100e60:	1080004c 	andi	r2,r2,1
81100e64:	1007883a 	mov	r3,r2
81100e68:	e0bff517 	ldw	r2,-44(fp)
81100e6c:	10c4b03a 	or	r2,r2,r3
81100e70:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81100e74:	00c00044 	movi	r3,1
81100e78:	00a00034 	movhi	r2,32768
81100e7c:	10814404 	addi	r2,r2,1296
81100e80:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100e84:	010003c4 	movi	r4,15
81100e88:	11158f80 	call	811158f8 <usleep>
        SPI_SCK(0);//sck=0; // clock low
81100e8c:	0007883a 	mov	r3,zero
81100e90:	00a00034 	movhi	r2,32768
81100e94:	10814404 	addi	r2,r2,1296
81100e98:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100e9c:	010003c4 	movi	r4,15
81100ea0:	11158f80 	call	811158f8 <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<6;i++) // read byte 0
81100ea4:	e0bff717 	ldw	r2,-36(fp)
81100ea8:	10800044 	addi	r2,r2,1
81100eac:	e0bff715 	stw	r2,-36(fp)
81100eb0:	e0bff717 	ldw	r2,-36(fp)
81100eb4:	10800190 	cmplti	r2,r2,6
81100eb8:	103fe31e 	bne	r2,zero,81100e48 <__reset+0xfb0e0e48>
        SPI_SCK(1);//sck=1; // clock high
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    SPI_SCK(1);
81100ebc:	00c00044 	movi	r3,1
81100ec0:	00a00034 	movhi	r2,32768
81100ec4:	10814404 	addi	r2,r2,1296
81100ec8:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
81100ecc:	010003c4 	movi	r4,15
81100ed0:	11158f80 	call	811158f8 <usleep>
    SPI_CS_N(IcIndex, 1);  // chip select: inactive
81100ed4:	00c000c4 	movi	r3,3
81100ed8:	00a00034 	movhi	r2,32768
81100edc:	10814004 	addi	r2,r2,1280
81100ee0:	10c00035 	stwio	r3,0(r2)
    
    // check parity
    nZeroCnt = 0;
81100ee4:	e03ff915 	stw	zero,-28(fp)
    Mask32 = 0x01;
81100ee8:	00800044 	movi	r2,1
81100eec:	e0bff615 	stw	r2,-40(fp)
    for(i=0;i<32;i++){
81100ef0:	e03ff715 	stw	zero,-36(fp)
81100ef4:	00000d06 	br	81100f2c <POWER_SPI_RW+0x48c>
        if ((Value32 & Mask32) == 0x00){
81100ef8:	e0fff517 	ldw	r3,-44(fp)
81100efc:	e0bff617 	ldw	r2,-40(fp)
81100f00:	1884703a 	and	r2,r3,r2
81100f04:	1000031e 	bne	r2,zero,81100f14 <POWER_SPI_RW+0x474>
            nZeroCnt++;
81100f08:	e0bff917 	ldw	r2,-28(fp)
81100f0c:	10800044 	addi	r2,r2,1
81100f10:	e0bff915 	stw	r2,-28(fp)
        }
        Mask32 <<= 1;
81100f14:	e0bff617 	ldw	r2,-40(fp)
81100f18:	1085883a 	add	r2,r2,r2
81100f1c:	e0bff615 	stw	r2,-40(fp)
    SPI_CS_N(IcIndex, 1);  // chip select: inactive
    
    // check parity
    nZeroCnt = 0;
    Mask32 = 0x01;
    for(i=0;i<32;i++){
81100f20:	e0bff717 	ldw	r2,-36(fp)
81100f24:	10800044 	addi	r2,r2,1
81100f28:	e0bff715 	stw	r2,-36(fp)
81100f2c:	e0bff717 	ldw	r2,-36(fp)
81100f30:	10800810 	cmplti	r2,r2,32
81100f34:	103ff01e 	bne	r2,zero,81100ef8 <__reset+0xfb0e0ef8>
        if ((Value32 & Mask32) == 0x00){
            nZeroCnt++;
        }
        Mask32 <<= 1;
    }
    bSuccess = (nZeroCnt&0x01)?FALSE:TRUE;
81100f38:	e0bff917 	ldw	r2,-28(fp)
81100f3c:	1080004c 	andi	r2,r2,1
81100f40:	1005003a 	cmpeq	r2,r2,zero
81100f44:	10803fcc 	andi	r2,r2,255
81100f48:	e0bffb15 	stw	r2,-20(fp)
    if (!bSuccess){
81100f4c:	e0bffb17 	ldw	r2,-20(fp)
81100f50:	1000021e 	bne	r2,zero,81100f5c <POWER_SPI_RW+0x4bc>
//        printf("Parity Check Error \r\n");
        return FALSE;
81100f54:	0005883a 	mov	r2,zero
81100f58:	00000406 	br	81100f6c <POWER_SPI_RW+0x4cc>
    }        
    
    
    *pValue = Value32;
81100f5c:	e0800317 	ldw	r2,12(fp)
81100f60:	e0fff517 	ldw	r3,-44(fp)
81100f64:	10c00015 	stw	r3,0(r2)
    
    return bSuccess;
81100f68:	e0bffb17 	ldw	r2,-20(fp)
}
81100f6c:	e037883a 	mov	sp,fp
81100f70:	dfc00117 	ldw	ra,4(sp)
81100f74:	df000017 	ldw	fp,0(sp)
81100f78:	dec00204 	addi	sp,sp,8
81100f7c:	f800283a 	ret

81100f80 <v_spi_start>:
#define SPI_CS_N(x) IOWR_ALTERA_AVALON_PIO_DATA(RTCC_CS_N_BASE,x)
#define SPI_SDI(x)    IOWR_ALTERA_AVALON_PIO_DATA(RTCC_SDI_BASE,x)
#define SPI_SDO       (IORD_ALTERA_AVALON_PIO_DATA(RTCC_SDO_BASE) & 0x01)
#define SPI_DELAY     usleep(150)  // based on 50MHZ of CPU clock

void v_spi_start(void){
81100f80:	defffe04 	addi	sp,sp,-8
81100f84:	dfc00115 	stw	ra,4(sp)
81100f88:	df000015 	stw	fp,0(sp)
81100f8c:	d839883a 	mov	fp,sp
    //Pull CS_n Low to start communication
    SPI_SCK(0);
81100f90:	0007883a 	mov	r3,zero
81100f94:	00a00034 	movhi	r2,32768
81100f98:	10812404 	addi	r2,r2,1168
81100f9c:	10c00035 	stwio	r3,0(r2)
    SPI_CS_N(0);
81100fa0:	0007883a 	mov	r3,zero
81100fa4:	00a00034 	movhi	r2,32768
81100fa8:	10812004 	addi	r2,r2,1152
81100fac:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
81100fb0:	01002584 	movi	r4,150
81100fb4:	11158f80 	call	811158f8 <usleep>
}
81100fb8:	0001883a 	nop
81100fbc:	e037883a 	mov	sp,fp
81100fc0:	dfc00117 	ldw	ra,4(sp)
81100fc4:	df000017 	ldw	fp,0(sp)
81100fc8:	dec00204 	addi	sp,sp,8
81100fcc:	f800283a 	ret

81100fd0 <v_spi_send_byte>:

void v_spi_send_byte(alt_u8 uc_data){
81100fd0:	defffc04 	addi	sp,sp,-16
81100fd4:	dfc00315 	stw	ra,12(sp)
81100fd8:	df000215 	stw	fp,8(sp)
81100fdc:	df000204 	addi	fp,sp,8
81100fe0:	2005883a 	mov	r2,r4
81100fe4:	e0bfff05 	stb	r2,-4(fp)

    alt_u8 i = 0;
81100fe8:	e03ffe05 	stb	zero,-8(fp)
    alt_u8 uc_data_mask = 0x80;
81100fec:	00bfe004 	movi	r2,-128
81100ff0:	e0bffe45 	stb	r2,-7(fp)

    for(i=0;i<8;i++)
81100ff4:	e03ffe05 	stb	zero,-8(fp)
81100ff8:	00001b06 	br	81101068 <v_spi_send_byte+0x98>
    {
        SPI_SDI((uc_data & uc_data_mask)?1:0);
81100ffc:	e0ffff03 	ldbu	r3,-4(fp)
81101000:	e0bffe43 	ldbu	r2,-7(fp)
81101004:	1884703a 	and	r2,r3,r2
81101008:	10803fcc 	andi	r2,r2,255
8110100c:	1004c03a 	cmpne	r2,r2,zero
81101010:	10c03fcc 	andi	r3,r2,255
81101014:	00a00034 	movhi	r2,32768
81101018:	10812804 	addi	r2,r2,1184
8110101c:	10c00035 	stwio	r3,0(r2)
        uc_data_mask >>= 1;
81101020:	e0bffe43 	ldbu	r2,-7(fp)
81101024:	1004d07a 	srli	r2,r2,1
81101028:	e0bffe45 	stb	r2,-7(fp)

        SPI_SCK(1);//sck=1; // clock high
8110102c:	00c00044 	movi	r3,1
81101030:	00a00034 	movhi	r2,32768
81101034:	10812404 	addi	r2,r2,1168
81101038:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
8110103c:	01002584 	movi	r4,150
81101040:	11158f80 	call	811158f8 <usleep>
        SPI_SCK(0);//sck=0; // clock low
81101044:	0007883a 	mov	r3,zero
81101048:	00a00034 	movhi	r2,32768
8110104c:	10812404 	addi	r2,r2,1168
81101050:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81101054:	01002584 	movi	r4,150
81101058:	11158f80 	call	811158f8 <usleep>
void v_spi_send_byte(alt_u8 uc_data){

    alt_u8 i = 0;
    alt_u8 uc_data_mask = 0x80;

    for(i=0;i<8;i++)
8110105c:	e0bffe03 	ldbu	r2,-8(fp)
81101060:	10800044 	addi	r2,r2,1
81101064:	e0bffe05 	stb	r2,-8(fp)
81101068:	e0bffe03 	ldbu	r2,-8(fp)
8110106c:	10800230 	cmpltui	r2,r2,8
81101070:	103fe21e 	bne	r2,zero,81100ffc <__reset+0xfb0e0ffc>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }

}
81101074:	0001883a 	nop
81101078:	e037883a 	mov	sp,fp
8110107c:	dfc00117 	ldw	ra,4(sp)
81101080:	df000017 	ldw	fp,0(sp)
81101084:	dec00204 	addi	sp,sp,8
81101088:	f800283a 	ret

8110108c <uc_spi_get_byte>:

alt_u8 uc_spi_get_byte(void){
8110108c:	defffd04 	addi	sp,sp,-12
81101090:	dfc00215 	stw	ra,8(sp)
81101094:	df000115 	stw	fp,4(sp)
81101098:	df000104 	addi	fp,sp,4

    alt_u8 i = 0;
8110109c:	e03fff05 	stb	zero,-4(fp)
    alt_u8 uc_data = 0;
811010a0:	e03fff45 	stb	zero,-3(fp)

    for(i=0;i<8;i++) // read byte
811010a4:	e03fff05 	stb	zero,-4(fp)
811010a8:	00001a06 	br	81101114 <uc_spi_get_byte+0x88>
    {
        uc_data <<= 1;
811010ac:	e0bfff43 	ldbu	r2,-3(fp)
811010b0:	1085883a 	add	r2,r2,r2
811010b4:	e0bfff45 	stb	r2,-3(fp)
        uc_data |= SPI_SDO;
811010b8:	00a00034 	movhi	r2,32768
811010bc:	10812c04 	addi	r2,r2,1200
811010c0:	10800037 	ldwio	r2,0(r2)
811010c4:	1080004c 	andi	r2,r2,1
811010c8:	1007883a 	mov	r3,r2
811010cc:	e0bfff43 	ldbu	r2,-3(fp)
811010d0:	1884b03a 	or	r2,r3,r2
811010d4:	e0bfff45 	stb	r2,-3(fp)

        SPI_SCK(1);//sck=1; // clock high
811010d8:	00c00044 	movi	r3,1
811010dc:	00a00034 	movhi	r2,32768
811010e0:	10812404 	addi	r2,r2,1168
811010e4:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
811010e8:	01002584 	movi	r4,150
811010ec:	11158f80 	call	811158f8 <usleep>
        SPI_SCK(0);//sck=0; // clock low
811010f0:	0007883a 	mov	r3,zero
811010f4:	00a00034 	movhi	r2,32768
811010f8:	10812404 	addi	r2,r2,1168
811010fc:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81101100:	01002584 	movi	r4,150
81101104:	11158f80 	call	811158f8 <usleep>
alt_u8 uc_spi_get_byte(void){

    alt_u8 i = 0;
    alt_u8 uc_data = 0;

    for(i=0;i<8;i++) // read byte
81101108:	e0bfff03 	ldbu	r2,-4(fp)
8110110c:	10800044 	addi	r2,r2,1
81101110:	e0bfff05 	stb	r2,-4(fp)
81101114:	e0bfff03 	ldbu	r2,-4(fp)
81101118:	10800230 	cmpltui	r2,r2,8
8110111c:	103fe31e 	bne	r2,zero,811010ac <__reset+0xfb0e10ac>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }

    return uc_data;
81101120:	e0bfff43 	ldbu	r2,-3(fp)
}
81101124:	e037883a 	mov	sp,fp
81101128:	dfc00117 	ldw	ra,4(sp)
8110112c:	df000017 	ldw	fp,0(sp)
81101130:	dec00204 	addi	sp,sp,8
81101134:	f800283a 	ret

81101138 <v_spi_end>:

void v_spi_end(void){
81101138:	defffe04 	addi	sp,sp,-8
8110113c:	dfc00115 	stw	ra,4(sp)
81101140:	df000015 	stw	fp,0(sp)
81101144:	d839883a 	mov	fp,sp
    //Set CS_n to end communication
    SPI_SCK(0);
81101148:	0007883a 	mov	r3,zero
8110114c:	00a00034 	movhi	r2,32768
81101150:	10812404 	addi	r2,r2,1168
81101154:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
81101158:	01002584 	movi	r4,150
8110115c:	11158f80 	call	811158f8 <usleep>
    SPI_CS_N(1);
81101160:	00c00044 	movi	r3,1
81101164:	00a00034 	movhi	r2,32768
81101168:	10812004 	addi	r2,r2,1152
8110116c:	10c00035 	stwio	r3,0(r2)
}
81101170:	0001883a 	nop
81101174:	e037883a 	mov	sp,fp
81101178:	dfc00117 	ldw	ra,4(sp)
8110117c:	df000017 	ldw	fp,0(sp)
81101180:	dec00204 	addi	sp,sp,8
81101184:	f800283a 	ret

81101188 <RTCC_SPI_R_MAC>:

// Note. SCK: typical 19.2KHZ (53 ms)
bool RTCC_SPI_R_MAC(alt_u8 uc_EUI48_array[6])
{
81101188:	defff404 	addi	sp,sp,-48
8110118c:	dfc00b15 	stw	ra,44(sp)
81101190:	df000a15 	stw	fp,40(sp)
81101194:	df000a04 	addi	fp,sp,40
81101198:	e13fff15 	stw	r4,-4(fp)
    bool bSuccess = FALSE;
8110119c:	e03ff915 	stw	zero,-28(fp)

    alt_u8 uc_EUI48_B0 = 0;
811011a0:	e03ffa05 	stb	zero,-24(fp)
    alt_u8 uc_EUI48_B1 = 0;
811011a4:	e03ffa45 	stb	zero,-23(fp)
    alt_u8 uc_EUI48_B2 = 0;
811011a8:	e03ffa85 	stb	zero,-22(fp)
    alt_u8 uc_EUI48_B3 = 0;
811011ac:	e03ffac5 	stb	zero,-21(fp)
    alt_u8 uc_EUI48_B4 = 0;
811011b0:	e03ffb05 	stb	zero,-20(fp)
    alt_u8 uc_EUI48_B5 = 0;
811011b4:	e03ffb45 	stb	zero,-19(fp)

    alt_u8 uc_sdi_mask;

    const alt_u8 uc_EUI48_B0_addr = 0x02;
811011b8:	00800084 	movi	r2,2
811011bc:	e0bffb85 	stb	r2,-18(fp)
    const alt_u8 uc_EUI48_B1_addr = 0x03;
811011c0:	008000c4 	movi	r2,3
811011c4:	e0bffbc5 	stb	r2,-17(fp)
    const alt_u8 uc_EUI48_B2_addr = 0x04;
811011c8:	00800104 	movi	r2,4
811011cc:	e0bffc05 	stb	r2,-16(fp)
    const alt_u8 uc_EUI48_B3_addr = 0x05;
811011d0:	00800144 	movi	r2,5
811011d4:	e0bffc45 	stb	r2,-15(fp)
    const alt_u8 uc_EUI48_B4_addr = 0x06;
811011d8:	00800184 	movi	r2,6
811011dc:	e0bffc85 	stb	r2,-14(fp)
    const alt_u8 uc_EUI48_B5_addr = 0x07;
811011e0:	008001c4 	movi	r2,7
811011e4:	e0bffcc5 	stb	r2,-13(fp)

    const alt_u8 uc_IDREAD_cmd = 0x33;
811011e8:	00800cc4 	movi	r2,51
811011ec:	e0bffd05 	stb	r2,-12(fp)

    int i = 0;
811011f0:	e03ffe15 	stw	zero,-8(fp)
    
    // Start Communication
    v_spi_start();
811011f4:	1100f800 	call	81100f80 <v_spi_start>

    //Send IDREAD (0011 0011)
    v_spi_send_byte(uc_IDREAD_cmd);
811011f8:	e0bffd03 	ldbu	r2,-12(fp)
811011fc:	1009883a 	mov	r4,r2
81101200:	1100fd00 	call	81100fd0 <v_spi_send_byte>

    //Send Address (0x02 - 0x07)
    v_spi_send_byte(uc_EUI48_B0_addr);
81101204:	e0bffb83 	ldbu	r2,-18(fp)
81101208:	1009883a 	mov	r4,r2
8110120c:	1100fd00 	call	81100fd0 <v_spi_send_byte>

    //Read MAC (EUI-48, 6 bytes)
    uc_EUI48_B0 = uc_spi_get_byte();
81101210:	110108c0 	call	8110108c <uc_spi_get_byte>
81101214:	e0bffa05 	stb	r2,-24(fp)
    uc_EUI48_B1 = uc_spi_get_byte();
81101218:	110108c0 	call	8110108c <uc_spi_get_byte>
8110121c:	e0bffa45 	stb	r2,-23(fp)
    uc_EUI48_B2 = uc_spi_get_byte();
81101220:	110108c0 	call	8110108c <uc_spi_get_byte>
81101224:	e0bffa85 	stb	r2,-22(fp)
    uc_EUI48_B3 = uc_spi_get_byte();
81101228:	110108c0 	call	8110108c <uc_spi_get_byte>
8110122c:	e0bffac5 	stb	r2,-21(fp)
    uc_EUI48_B4 = uc_spi_get_byte();
81101230:	110108c0 	call	8110108c <uc_spi_get_byte>
81101234:	e0bffb05 	stb	r2,-20(fp)
    uc_EUI48_B5 = uc_spi_get_byte();
81101238:	110108c0 	call	8110108c <uc_spi_get_byte>
8110123c:	e0bffb45 	stb	r2,-19(fp)

    // End communication
    v_spi_end();
81101240:	11011380 	call	81101138 <v_spi_end>

    bSuccess = TRUE;
81101244:	00800044 	movi	r2,1
81101248:	e0bff915 	stw	r2,-28(fp)
    
    uc_EUI48_array[0] = uc_EUI48_B0;
8110124c:	e0bfff17 	ldw	r2,-4(fp)
81101250:	e0fffa03 	ldbu	r3,-24(fp)
81101254:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[1] = uc_EUI48_B1;
81101258:	e0bfff17 	ldw	r2,-4(fp)
8110125c:	10800044 	addi	r2,r2,1
81101260:	e0fffa43 	ldbu	r3,-23(fp)
81101264:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[2] = uc_EUI48_B2;
81101268:	e0bfff17 	ldw	r2,-4(fp)
8110126c:	10800084 	addi	r2,r2,2
81101270:	e0fffa83 	ldbu	r3,-22(fp)
81101274:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[3] = uc_EUI48_B3;
81101278:	e0bfff17 	ldw	r2,-4(fp)
8110127c:	108000c4 	addi	r2,r2,3
81101280:	e0fffac3 	ldbu	r3,-21(fp)
81101284:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[4] = uc_EUI48_B4;
81101288:	e0bfff17 	ldw	r2,-4(fp)
8110128c:	10800104 	addi	r2,r2,4
81101290:	e0fffb03 	ldbu	r3,-20(fp)
81101294:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[5] = uc_EUI48_B5;
81101298:	e0bfff17 	ldw	r2,-4(fp)
8110129c:	10800144 	addi	r2,r2,5
811012a0:	e0fffb43 	ldbu	r3,-19(fp)
811012a4:	10c00005 	stb	r3,0(r2)

    printf("RTCC EUI-48 MAC Address: 0x%02x:%02x:%02x:%02x:%02x:%02x \n", uc_EUI48_B0, uc_EUI48_B1, uc_EUI48_B2, uc_EUI48_B3, uc_EUI48_B4, uc_EUI48_B5);
811012a8:	e17ffa03 	ldbu	r5,-24(fp)
811012ac:	e1bffa43 	ldbu	r6,-23(fp)
811012b0:	e1fffa83 	ldbu	r7,-22(fp)
811012b4:	e0bffac3 	ldbu	r2,-21(fp)
811012b8:	e0fffb03 	ldbu	r3,-20(fp)
811012bc:	e13ffb43 	ldbu	r4,-19(fp)
811012c0:	d9000215 	stw	r4,8(sp)
811012c4:	d8c00115 	stw	r3,4(sp)
811012c8:	d8800015 	stw	r2,0(sp)
811012cc:	012044b4 	movhi	r4,33042
811012d0:	212be604 	addi	r4,r4,-20584
811012d4:	1108be40 	call	81108be4 <printf>

    return bSuccess;
811012d8:	e0bff917 	ldw	r2,-28(fp)
}
811012dc:	e037883a 	mov	sp,fp
811012e0:	dfc00117 	ldw	ra,4(sp)
811012e4:	df000017 	ldw	fp,0(sp)
811012e8:	dec00204 	addi	sp,sp,8
811012ec:	f800283a 	ret

811012f0 <SSDP_CONFIG>:
 *
 * @retval TRUE : Sucesso
 * @retval FALSE : Configuração não especificada
 *
 */
bool SSDP_CONFIG(alt_u8 SsdpConfig){
811012f0:	defffd04 	addi	sp,sp,-12
811012f4:	df000215 	stw	fp,8(sp)
811012f8:	df000204 	addi	fp,sp,8
811012fc:	2005883a 	mov	r2,r4
81101300:	e0bfff05 	stb	r2,-4(fp)

    switch(SsdpConfig){
81101304:	e0bfff03 	ldbu	r2,-4(fp)
81101308:	10c00168 	cmpgeui	r3,r2,5
8110130c:	18001c1e 	bne	r3,zero,81101380 <SSDP_CONFIG+0x90>
81101310:	100690ba 	slli	r3,r2,2
81101314:	00a04434 	movhi	r2,33040
81101318:	1084ca04 	addi	r2,r2,4904
8110131c:	1885883a 	add	r2,r3,r2
81101320:	10800017 	ldw	r2,0(r2)
81101324:	1000683a 	jmp	r2
81101328:	8110133c 	xorhi	r4,r16,16460
8110132c:	81101348 	cmpgei	r4,r16,16461
81101330:	81101354 	ori	r4,r16,16461
81101334:	81101368 	cmpgeui	r4,r16,16461
81101338:	81101378 	rdprs	r4,r16,16461
	    case SSDP_NORMAL_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_UNLOCK_MASK);
8110133c:	00800cc4 	movi	r2,51
81101340:	d0a01f05 	stb	r2,-32644(gp)
	    break;
81101344:	00001006 	br	81101388 <SSDP_CONFIG+0x98>
		
	    case SSDP_TEST_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_TEST_MASK);
81101348:	00801544 	movi	r2,85
8110134c:	d0a01f05 	stb	r2,-32644(gp)
	    break;
81101350:	00000d06 	br	81101388 <SSDP_CONFIG+0x98>
		
	    case SSDP_LOCK:
	        SspdConfigControl &= (~SSDP_UNLOCK_MASK);
81101354:	d0e01f03 	ldbu	r3,-32644(gp)
81101358:	00bff744 	movi	r2,-35
8110135c:	1884703a 	and	r2,r3,r2
81101360:	d0a01f05 	stb	r2,-32644(gp)
	    break;
81101364:	00000806 	br	81101388 <SSDP_CONFIG+0x98>
		
	    case SSDP_UNLOCK:
	        SspdConfigControl |= SSDP_UNLOCK_MASK;
81101368:	d0a01f03 	ldbu	r2,-32644(gp)
8110136c:	10800894 	ori	r2,r2,34
81101370:	d0a01f05 	stb	r2,-32644(gp)
	    break;
81101374:	00000406 	br	81101388 <SSDP_CONFIG+0x98>
		
	    case SSDP_OFF:
	        SspdConfigControl = SSDP_OFF_MASK;
81101378:	d0201f05 	stb	zero,-32644(gp)
	    break;
8110137c:	00000206 	br	81101388 <SSDP_CONFIG+0x98>
		
		default:
		    return FALSE;
81101380:	0005883a 	mov	r2,zero
81101384:	00000806 	br	811013a8 <SSDP_CONFIG+0xb8>
	}

	alt_u32 *pSsdpAddr = SSDP_BASE;
81101388:	00a00034 	movhi	r2,32768
8110138c:	10817c04 	addi	r2,r2,1520
81101390:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_CONTROL_REG_OFFSET) = (alt_u32) SspdConfigControl;
81101394:	d0a01f03 	ldbu	r2,-32644(gp)
81101398:	10c03fcc 	andi	r3,r2,255
8110139c:	e0bffe17 	ldw	r2,-8(fp)
811013a0:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
811013a4:	00800044 	movi	r2,1
}
811013a8:	e037883a 	mov	sp,fp
811013ac:	df000017 	ldw	fp,0(sp)
811013b0:	dec00104 	addi	sp,sp,4
811013b4:	f800283a 	ret

811013b8 <SSDP_UPDATE>:
 * @param [in] SsdpData Dado a ser colocado no display de sete segmentos, do tipo unsigned char (alt_u8)
 *
 * @retval TRUE : Sucesso
 *
 */
bool SSDP_UPDATE(alt_u8 SsdpData){
811013b8:	defffd04 	addi	sp,sp,-12
811013bc:	df000215 	stw	fp,8(sp)
811013c0:	df000204 	addi	fp,sp,8
811013c4:	2005883a 	mov	r2,r4
811013c8:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 *pSsdpAddr = SSDP_BASE;
811013cc:	00a00034 	movhi	r2,32768
811013d0:	10817c04 	addi	r2,r2,1520
811013d4:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_DATA_REG_OFFSET) = (alt_u32) SsdpData;
811013d8:	e0bffe17 	ldw	r2,-8(fp)
811013dc:	10800104 	addi	r2,r2,4
811013e0:	e0ffff03 	ldbu	r3,-4(fp)
811013e4:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
811013e8:	00800044 	movi	r2,1
}
811013ec:	e037883a 	mov	sp,fp
811013f0:	df000017 	ldw	fp,0(sp)
811013f4:	dec00104 	addi	sp,sp,4
811013f8:	f800283a 	ret

811013fc <SPWC_WRITE_REG32>:
	alt_u32 ul_spwc_g_interface_control_status_register_value      = 0x00000000;
	alt_u32 ul_spwc_g_spacewire_link_control_status_register_value = 0x00000400;
	alt_u32 ul_spwc_h_interface_control_status_register_value      = 0x00000000;
	alt_u32 ul_spwc_h_spacewire_link_control_status_register_value = 0x00000400;

	void SPWC_WRITE_REG32(char c_SpwID, alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
811013fc:	defffb04 	addi	sp,sp,-20
81101400:	df000415 	stw	fp,16(sp)
81101404:	df000404 	addi	fp,sp,16
81101408:	2007883a 	mov	r3,r4
8110140c:	2805883a 	mov	r2,r5
81101410:	e1bfff15 	stw	r6,-4(fp)
81101414:	e0fffd05 	stb	r3,-12(fp)
81101418:	e0bffe05 	stb	r2,-8(fp)
		alt_u32 *pSpwcAddr = (alt_u32 *)SPWC_A_BASE;
8110141c:	e03ffc15 	stw	zero,-16(fp)
		switch (c_SpwID) {
81101420:	e0bffd07 	ldb	r2,-12(fp)
81101424:	10bfefc4 	addi	r2,r2,-65
81101428:	10c00228 	cmpgeui	r3,r2,8
8110142c:	18001e1e 	bne	r3,zero,811014a8 <SPWC_WRITE_REG32+0xac>
81101430:	100690ba 	slli	r3,r2,2
81101434:	00a04434 	movhi	r2,33040
81101438:	10851204 	addi	r2,r2,5192
8110143c:	1885883a 	add	r2,r3,r2
81101440:	10800017 	ldw	r2,0(r2)
81101444:	1000683a 	jmp	r2
81101448:	81101468 	cmpgeui	r4,r16,16465
8110144c:	81101470 	cmpltui	r4,r16,16465
81101450:	81101478 	rdprs	r4,r16,16465
81101454:	81101480 	call	88110148 <__reset+0x20f0148>
81101458:	81101488 	cmpgei	r4,r16,16466
8110145c:	81101490 	cmplti	r4,r16,16466
81101460:	81101498 	cmpnei	r4,r16,16466
81101464:	811014a0 	cmpeqi	r4,r16,16466
			case 'A':
				pSpwcAddr = (alt_u32 *)SPWC_A_BASE;
81101468:	e03ffc15 	stw	zero,-16(fp)
			break;
8110146c:	00000e06 	br	811014a8 <SPWC_WRITE_REG32+0xac>
			case 'B':
				pSpwcAddr = (alt_u32 *)SPWC_B_BASE;
81101470:	e03ffc15 	stw	zero,-16(fp)
			break;
81101474:	00000c06 	br	811014a8 <SPWC_WRITE_REG32+0xac>
			case 'C':
				pSpwcAddr = (alt_u32 *)SPWC_C_BASE;
81101478:	e03ffc15 	stw	zero,-16(fp)
			break;
8110147c:	00000a06 	br	811014a8 <SPWC_WRITE_REG32+0xac>
			case 'D':
				pSpwcAddr = (alt_u32 *)SPWC_D_BASE;
81101480:	e03ffc15 	stw	zero,-16(fp)
			break;
81101484:	00000806 	br	811014a8 <SPWC_WRITE_REG32+0xac>
			case 'E':
				pSpwcAddr = (alt_u32 *)SPWC_E_BASE;
81101488:	e03ffc15 	stw	zero,-16(fp)
			break;
8110148c:	00000606 	br	811014a8 <SPWC_WRITE_REG32+0xac>
			case 'F':
				pSpwcAddr = (alt_u32 *)SPWC_F_BASE;
81101490:	e03ffc15 	stw	zero,-16(fp)
			break;
81101494:	00000406 	br	811014a8 <SPWC_WRITE_REG32+0xac>
			case 'G':
				pSpwcAddr = (alt_u32 *)SPWC_G_BASE;
81101498:	e03ffc15 	stw	zero,-16(fp)
			break;
8110149c:	00000206 	br	811014a8 <SPWC_WRITE_REG32+0xac>
			case 'H':
				pSpwcAddr = (alt_u32 *)SPWC_H_BASE;
811014a0:	e03ffc15 	stw	zero,-16(fp)
			break;
811014a4:	0001883a 	nop
		}
		*(pSpwcAddr + (alt_u32)uc_RegisterAddress) = (alt_u32) ul_RegisterValue;
811014a8:	e0bffe03 	ldbu	r2,-8(fp)
811014ac:	1085883a 	add	r2,r2,r2
811014b0:	1085883a 	add	r2,r2,r2
811014b4:	1007883a 	mov	r3,r2
811014b8:	e0bffc17 	ldw	r2,-16(fp)
811014bc:	10c5883a 	add	r2,r2,r3
811014c0:	e0ffff17 	ldw	r3,-4(fp)
811014c4:	10c00015 	stw	r3,0(r2)
	}
811014c8:	0001883a 	nop
811014cc:	e037883a 	mov	sp,fp
811014d0:	df000017 	ldw	fp,0(sp)
811014d4:	dec00104 	addi	sp,sp,4
811014d8:	f800283a 	ret

811014dc <SPWC_READ_REG32>:

	alt_u32 SPWC_READ_REG32(char c_SpwID, alt_u8 uc_RegisterAddress){
811014dc:	defffb04 	addi	sp,sp,-20
811014e0:	df000415 	stw	fp,16(sp)
811014e4:	df000404 	addi	fp,sp,16
811014e8:	2007883a 	mov	r3,r4
811014ec:	2805883a 	mov	r2,r5
811014f0:	e0fffe05 	stb	r3,-8(fp)
811014f4:	e0bfff05 	stb	r2,-4(fp)
		alt_u32 RegisterValue = 0;
811014f8:	e03ffd15 	stw	zero,-12(fp)
		alt_u32 *pSpwcAddr = (alt_u32 *)SPWC_A_BASE;
811014fc:	e03ffc15 	stw	zero,-16(fp)
		switch (c_SpwID) {
81101500:	e0bffe07 	ldb	r2,-8(fp)
81101504:	10bfefc4 	addi	r2,r2,-65
81101508:	10c00228 	cmpgeui	r3,r2,8
8110150c:	18001e1e 	bne	r3,zero,81101588 <SPWC_READ_REG32+0xac>
81101510:	100690ba 	slli	r3,r2,2
81101514:	00a04434 	movhi	r2,33040
81101518:	10854a04 	addi	r2,r2,5416
8110151c:	1885883a 	add	r2,r3,r2
81101520:	10800017 	ldw	r2,0(r2)
81101524:	1000683a 	jmp	r2
81101528:	81101548 	cmpgei	r4,r16,16469
8110152c:	81101550 	cmplti	r4,r16,16469
81101530:	81101558 	cmpnei	r4,r16,16469
81101534:	81101560 	cmpeqi	r4,r16,16469
81101538:	81101568 	cmpgeui	r4,r16,16469
8110153c:	81101570 	cmpltui	r4,r16,16469
81101540:	81101578 	rdprs	r4,r16,16469
81101544:	81101580 	call	88110158 <__reset+0x20f0158>
			case 'A':
				pSpwcAddr = (alt_u32 *)SPWC_A_BASE;
81101548:	e03ffc15 	stw	zero,-16(fp)
			break;
8110154c:	00000e06 	br	81101588 <SPWC_READ_REG32+0xac>
			case 'B':
				pSpwcAddr = (alt_u32 *)SPWC_B_BASE;
81101550:	e03ffc15 	stw	zero,-16(fp)
			break;
81101554:	00000c06 	br	81101588 <SPWC_READ_REG32+0xac>
			case 'C':
				pSpwcAddr = (alt_u32 *)SPWC_C_BASE;
81101558:	e03ffc15 	stw	zero,-16(fp)
			break;
8110155c:	00000a06 	br	81101588 <SPWC_READ_REG32+0xac>
			case 'D':
				pSpwcAddr = (alt_u32 *)SPWC_D_BASE;
81101560:	e03ffc15 	stw	zero,-16(fp)
			break;
81101564:	00000806 	br	81101588 <SPWC_READ_REG32+0xac>
			case 'E':
				pSpwcAddr = (alt_u32 *)SPWC_E_BASE;
81101568:	e03ffc15 	stw	zero,-16(fp)
			break;
8110156c:	00000606 	br	81101588 <SPWC_READ_REG32+0xac>
			case 'F':
				pSpwcAddr = (alt_u32 *)SPWC_F_BASE;
81101570:	e03ffc15 	stw	zero,-16(fp)
			break;
81101574:	00000406 	br	81101588 <SPWC_READ_REG32+0xac>
			case 'G':
				pSpwcAddr = (alt_u32 *)SPWC_G_BASE;
81101578:	e03ffc15 	stw	zero,-16(fp)
			break;
8110157c:	00000206 	br	81101588 <SPWC_READ_REG32+0xac>
			case 'H':
				pSpwcAddr = (alt_u32 *)SPWC_H_BASE;
81101580:	e03ffc15 	stw	zero,-16(fp)
			break;
81101584:	0001883a 	nop
		}
		RegisterValue = *(pSpwcAddr + (alt_u32)uc_RegisterAddress);
81101588:	e0bfff03 	ldbu	r2,-4(fp)
8110158c:	1085883a 	add	r2,r2,r2
81101590:	1085883a 	add	r2,r2,r2
81101594:	1007883a 	mov	r3,r2
81101598:	e0bffc17 	ldw	r2,-16(fp)
8110159c:	10c5883a 	add	r2,r2,r3
811015a0:	10800017 	ldw	r2,0(r2)
811015a4:	e0bffd15 	stw	r2,-12(fp)
		return RegisterValue;
811015a8:	e0bffd17 	ldw	r2,-12(fp)
	}
811015ac:	e037883a 	mov	sp,fp
811015b0:	df000017 	ldw	fp,0(sp)
811015b4:	dec00104 	addi	sp,sp,4
811015b8:	f800283a 	ret

811015bc <b_SpaceWire_Interface_Write_Register>:

	bool b_SpaceWire_Interface_Write_Register(char c_SpwID, alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
811015bc:	defffa04 	addi	sp,sp,-24
811015c0:	dfc00515 	stw	ra,20(sp)
811015c4:	df000415 	stw	fp,16(sp)
811015c8:	df000404 	addi	fp,sp,16
811015cc:	2007883a 	mov	r3,r4
811015d0:	2805883a 	mov	r2,r5
811015d4:	e1bfff15 	stw	r6,-4(fp)
811015d8:	e0fffd05 	stb	r3,-12(fp)
811015dc:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
811015e0:	e03ffc15 	stw	zero,-16(fp)

		if (uc_RegisterAddress <= 0x02) {
811015e4:	e0bffe03 	ldbu	r2,-8(fp)
811015e8:	108000e8 	cmpgeui	r2,r2,3
811015ec:	1000081e 	bne	r2,zero,81101610 <b_SpaceWire_Interface_Write_Register+0x54>
			SPWC_WRITE_REG32(c_SpwID, uc_RegisterAddress, ul_RegisterValue);
811015f0:	e0bffd07 	ldb	r2,-12(fp)
811015f4:	e0fffe03 	ldbu	r3,-8(fp)
811015f8:	e1bfff17 	ldw	r6,-4(fp)
811015fc:	180b883a 	mov	r5,r3
81101600:	1009883a 	mov	r4,r2
81101604:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
			bSuccess = TRUE;
81101608:	00800044 	movi	r2,1
8110160c:	e0bffc15 	stw	r2,-16(fp)
		}

		return bSuccess;
81101610:	e0bffc17 	ldw	r2,-16(fp)
	}
81101614:	e037883a 	mov	sp,fp
81101618:	dfc00117 	ldw	ra,4(sp)
8110161c:	df000017 	ldw	fp,0(sp)
81101620:	dec00204 	addi	sp,sp,8
81101624:	f800283a 	ret

81101628 <ul_SpaceWire_Interface_Read_Register>:

	alt_u32 ul_SpaceWire_Interface_Read_Register(char c_SpwID, alt_u8 uc_RegisterAddress){
81101628:	defffb04 	addi	sp,sp,-20
8110162c:	dfc00415 	stw	ra,16(sp)
81101630:	df000315 	stw	fp,12(sp)
81101634:	df000304 	addi	fp,sp,12
81101638:	2007883a 	mov	r3,r4
8110163c:	2805883a 	mov	r2,r5
81101640:	e0fffe05 	stb	r3,-8(fp)
81101644:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 ul_RegisterValue = 0;
81101648:	e03ffd15 	stw	zero,-12(fp)

		if (uc_RegisterAddress <= 0x02) {
8110164c:	e0bfff03 	ldbu	r2,-4(fp)
81101650:	108000e8 	cmpgeui	r2,r2,3
81101654:	1000061e 	bne	r2,zero,81101670 <ul_SpaceWire_Interface_Read_Register+0x48>
			ul_RegisterValue = SPWC_READ_REG32(c_SpwID, uc_RegisterAddress);
81101658:	e0bffe07 	ldb	r2,-8(fp)
8110165c:	e0ffff03 	ldbu	r3,-4(fp)
81101660:	180b883a 	mov	r5,r3
81101664:	1009883a 	mov	r4,r2
81101668:	11014dc0 	call	811014dc <SPWC_READ_REG32>
8110166c:	e0bffd15 	stw	r2,-12(fp)
		}

		return ul_RegisterValue;
81101670:	e0bffd17 	ldw	r2,-12(fp)
	}
81101674:	e037883a 	mov	sp,fp
81101678:	dfc00117 	ldw	ra,4(sp)
8110167c:	df000017 	ldw	fp,0(sp)
81101680:	dec00204 	addi	sp,sp,8
81101684:	f800283a 	ret

81101688 <b_SpaceWire_Interface_Enable_Control>:

	bool b_SpaceWire_Interface_Enable_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_EnableMask){
81101688:	defff804 	addi	sp,sp,-32
8110168c:	dfc00715 	stw	ra,28(sp)
81101690:	df000615 	stw	fp,24(sp)
81101694:	df000604 	addi	fp,sp,24
81101698:	2007883a 	mov	r3,r4
8110169c:	2805883a 	mov	r2,r5
811016a0:	e1bfff15 	stw	r6,-4(fp)
811016a4:	e0fffd05 	stb	r3,-12(fp)
811016a8:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
811016ac:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_spwc_mask = SPWC_CODEC_ENABLE_CONTROL_BIT_MASK | SPWC_CODEC_RX_ENABLE_CONTROL_BIT_MASK | SPWC_CODEC_TX_ENABLE_CONTROL_BIT_MASK;
811016b0:	0081c004 	movi	r2,1792
811016b4:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
811016b8:	d0a02004 	addi	r2,gp,-32640
811016bc:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
811016c0:	e0bffd07 	ldb	r2,-12(fp)
811016c4:	10bfefc4 	addi	r2,r2,-65
811016c8:	10c00228 	cmpgeui	r3,r2,8
811016cc:	1800361e 	bne	r3,zero,811017a8 <b_SpaceWire_Interface_Enable_Control+0x120>
811016d0:	100690ba 	slli	r3,r2,2
811016d4:	00a04434 	movhi	r2,33040
811016d8:	1085ba04 	addi	r2,r2,5864
811016dc:	1885883a 	add	r2,r3,r2
811016e0:	10800017 	ldw	r2,0(r2)
811016e4:	1000683a 	jmp	r2
811016e8:	81101708 	cmpgei	r4,r16,16476
811016ec:	8110171c 	xori	r4,r16,16476
811016f0:	81101730 	cmpltui	r4,r16,16476
811016f4:	81101744 	addi	r4,r16,16477
811016f8:	81101758 	cmpnei	r4,r16,16477
811016fc:	8110176c 	andhi	r4,r16,16477
81101700:	81101780 	call	88110178 <__reset+0x20f0178>
81101704:	81101794 	ori	r4,r16,16478
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81101708:	d0a02004 	addi	r2,gp,-32640
8110170c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101710:	00800044 	movi	r2,1
81101714:	e0bffa15 	stw	r2,-24(fp)
			break;
81101718:	00002306 	br	811017a8 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
8110171c:	d0a02104 	addi	r2,gp,-32636
81101720:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101724:	00800044 	movi	r2,1
81101728:	e0bffa15 	stw	r2,-24(fp)
			break;
8110172c:	00001e06 	br	811017a8 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
81101730:	d0a02204 	addi	r2,gp,-32632
81101734:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101738:	00800044 	movi	r2,1
8110173c:	e0bffa15 	stw	r2,-24(fp)
			break;
81101740:	00001906 	br	811017a8 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
81101744:	d0a02304 	addi	r2,gp,-32628
81101748:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110174c:	00800044 	movi	r2,1
81101750:	e0bffa15 	stw	r2,-24(fp)
			break;
81101754:	00001406 	br	811017a8 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
81101758:	d0a02404 	addi	r2,gp,-32624
8110175c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101760:	00800044 	movi	r2,1
81101764:	e0bffa15 	stw	r2,-24(fp)
			break;
81101768:	00000f06 	br	811017a8 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
8110176c:	d0a02504 	addi	r2,gp,-32620
81101770:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101774:	00800044 	movi	r2,1
81101778:	e0bffa15 	stw	r2,-24(fp)
			break;
8110177c:	00000a06 	br	811017a8 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
81101780:	d0a02604 	addi	r2,gp,-32616
81101784:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101788:	00800044 	movi	r2,1
8110178c:	e0bffa15 	stw	r2,-24(fp)
			break;
81101790:	00000506 	br	811017a8 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
81101794:	d0a02704 	addi	r2,gp,-32612
81101798:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110179c:	00800044 	movi	r2,1
811017a0:	e0bffa15 	stw	r2,-24(fp)
			break;
811017a4:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_EnableMask & ul_spwc_mask) != 0)){
811017a8:	e0bffa17 	ldw	r2,-24(fp)
811017ac:	10800058 	cmpnei	r2,r2,1
811017b0:	10002b1e 	bne	r2,zero,81101860 <b_SpaceWire_Interface_Enable_Control+0x1d8>
811017b4:	e0ffff17 	ldw	r3,-4(fp)
811017b8:	e0bffc17 	ldw	r2,-16(fp)
811017bc:	1884703a 	and	r2,r3,r2
811017c0:	10002726 	beq	r2,zero,81101860 <b_SpaceWire_Interface_Enable_Control+0x1d8>
			switch (uc_RegisterOperation){
811017c4:	e0bffe03 	ldbu	r2,-8(fp)
811017c8:	10000326 	beq	r2,zero,811017d8 <b_SpaceWire_Interface_Enable_Control+0x150>
811017cc:	10800060 	cmpeqi	r2,r2,1
811017d0:	1000121e 	bne	r2,zero,8110181c <b_SpaceWire_Interface_Enable_Control+0x194>
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
811017d4:	00002306 	br	81101864 <b_SpaceWire_Interface_Enable_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_EnableMask & ul_spwc_mask) != 0)){
			switch (uc_RegisterOperation){

				case SPWC_REG_CLEAR:
					*ul_spwc_interface_control_status_register_value &= ~ul_EnableMask;
811017d8:	e0bffb17 	ldw	r2,-20(fp)
811017dc:	10c00017 	ldw	r3,0(r2)
811017e0:	e0bfff17 	ldw	r2,-4(fp)
811017e4:	0084303a 	nor	r2,zero,r2
811017e8:	1886703a 	and	r3,r3,r2
811017ec:	e0bffb17 	ldw	r2,-20(fp)
811017f0:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
811017f4:	e0fffd07 	ldb	r3,-12(fp)
811017f8:	e0bffb17 	ldw	r2,-20(fp)
811017fc:	10800017 	ldw	r2,0(r2)
81101800:	100d883a 	mov	r6,r2
81101804:	000b883a 	mov	r5,zero
81101808:	1809883a 	mov	r4,r3
8110180c:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81101810:	00800044 	movi	r2,1
81101814:	e0bffa15 	stw	r2,-24(fp)
				break;
81101818:	00001006 	br	8110185c <b_SpaceWire_Interface_Enable_Control+0x1d4>

				case SPWC_REG_SET:
					*ul_spwc_interface_control_status_register_value |= ul_EnableMask;
8110181c:	e0bffb17 	ldw	r2,-20(fp)
81101820:	10c00017 	ldw	r3,0(r2)
81101824:	e0bfff17 	ldw	r2,-4(fp)
81101828:	1886b03a 	or	r3,r3,r2
8110182c:	e0bffb17 	ldw	r2,-20(fp)
81101830:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81101834:	e0fffd07 	ldb	r3,-12(fp)
81101838:	e0bffb17 	ldw	r2,-20(fp)
8110183c:	10800017 	ldw	r2,0(r2)
81101840:	100d883a 	mov	r6,r2
81101844:	000b883a 	mov	r5,zero
81101848:	1809883a 	mov	r4,r3
8110184c:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81101850:	00800044 	movi	r2,1
81101854:	e0bffa15 	stw	r2,-24(fp)
				break;
81101858:	0001883a 	nop

			}
		} else {
8110185c:	00000106 	br	81101864 <b_SpaceWire_Interface_Enable_Control+0x1dc>
			bSuccess = FALSE;
81101860:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
81101864:	e0bffa17 	ldw	r2,-24(fp)
	}
81101868:	e037883a 	mov	sp,fp
8110186c:	dfc00117 	ldw	ra,4(sp)
81101870:	df000017 	ldw	fp,0(sp)
81101874:	dec00204 	addi	sp,sp,8
81101878:	f800283a 	ret

8110187c <b_SpaceWire_Interface_Mode_Control>:

	bool b_SpaceWire_Interface_Mode_Control(char c_SpwID, alt_u8 uc_InterfaceMode){
8110187c:	defffa04 	addi	sp,sp,-24
81101880:	dfc00515 	stw	ra,20(sp)
81101884:	df000415 	stw	fp,16(sp)
81101888:	df000404 	addi	fp,sp,16
8110188c:	2007883a 	mov	r3,r4
81101890:	2805883a 	mov	r2,r5
81101894:	e0fffe05 	stb	r3,-8(fp)
81101898:	e0bfff05 	stb	r2,-4(fp)
		bool bSuccess = FALSE;
8110189c:	e03ffc15 	stw	zero,-16(fp)

		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
811018a0:	d0a02004 	addi	r2,gp,-32640
811018a4:	e0bffd15 	stw	r2,-12(fp)
		switch (c_SpwID) {
811018a8:	e0bffe07 	ldb	r2,-8(fp)
811018ac:	10bfefc4 	addi	r2,r2,-65
811018b0:	10c00228 	cmpgeui	r3,r2,8
811018b4:	1800361e 	bne	r3,zero,81101990 <b_SpaceWire_Interface_Mode_Control+0x114>
811018b8:	100690ba 	slli	r3,r2,2
811018bc:	00a04434 	movhi	r2,33040
811018c0:	10863404 	addi	r2,r2,6352
811018c4:	1885883a 	add	r2,r3,r2
811018c8:	10800017 	ldw	r2,0(r2)
811018cc:	1000683a 	jmp	r2
811018d0:	811018f0 	cmpltui	r4,r16,16483
811018d4:	81101904 	addi	r4,r16,16484
811018d8:	81101918 	cmpnei	r4,r16,16484
811018dc:	8110192c 	andhi	r4,r16,16484
811018e0:	81101940 	call	88110194 <__reset+0x20f0194>
811018e4:	81101954 	ori	r4,r16,16485
811018e8:	81101968 	cmpgeui	r4,r16,16485
811018ec:	8110197c 	xorhi	r4,r16,16485
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
811018f0:	d0a02004 	addi	r2,gp,-32640
811018f4:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
811018f8:	00800044 	movi	r2,1
811018fc:	e0bffc15 	stw	r2,-16(fp)
			break;
81101900:	00002306 	br	81101990 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
81101904:	d0a02104 	addi	r2,gp,-32636
81101908:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
8110190c:	00800044 	movi	r2,1
81101910:	e0bffc15 	stw	r2,-16(fp)
			break;
81101914:	00001e06 	br	81101990 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
81101918:	d0a02204 	addi	r2,gp,-32632
8110191c:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
81101920:	00800044 	movi	r2,1
81101924:	e0bffc15 	stw	r2,-16(fp)
			break;
81101928:	00001906 	br	81101990 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
8110192c:	d0a02304 	addi	r2,gp,-32628
81101930:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
81101934:	00800044 	movi	r2,1
81101938:	e0bffc15 	stw	r2,-16(fp)
			break;
8110193c:	00001406 	br	81101990 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
81101940:	d0a02404 	addi	r2,gp,-32624
81101944:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
81101948:	00800044 	movi	r2,1
8110194c:	e0bffc15 	stw	r2,-16(fp)
			break;
81101950:	00000f06 	br	81101990 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
81101954:	d0a02504 	addi	r2,gp,-32620
81101958:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
8110195c:	00800044 	movi	r2,1
81101960:	e0bffc15 	stw	r2,-16(fp)
			break;
81101964:	00000a06 	br	81101990 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
81101968:	d0a02604 	addi	r2,gp,-32616
8110196c:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
81101970:	00800044 	movi	r2,1
81101974:	e0bffc15 	stw	r2,-16(fp)
			break;
81101978:	00000506 	br	81101990 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
8110197c:	d0a02704 	addi	r2,gp,-32612
81101980:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
81101984:	00800044 	movi	r2,1
81101988:	e0bffc15 	stw	r2,-16(fp)
			break;
8110198c:	0001883a 	nop
		}
		if (bSuccess == TRUE){
81101990:	e0bffc17 	ldw	r2,-16(fp)
81101994:	10800058 	cmpnei	r2,r2,1
81101998:	10007b1e 	bne	r2,zero,81101b88 <b_SpaceWire_Interface_Mode_Control+0x30c>
			switch (uc_InterfaceMode){
8110199c:	e0bfff03 	ldbu	r2,-4(fp)
811019a0:	10c00060 	cmpeqi	r3,r2,1
811019a4:	1800241e 	bne	r3,zero,81101a38 <b_SpaceWire_Interface_Mode_Control+0x1bc>
811019a8:	10c00088 	cmpgei	r3,r2,2
811019ac:	1800021e 	bne	r3,zero,811019b8 <b_SpaceWire_Interface_Mode_Control+0x13c>
811019b0:	10000626 	beq	r2,zero,811019cc <b_SpaceWire_Interface_Mode_Control+0x150>
811019b4:	00007206 	br	81101b80 <b_SpaceWire_Interface_Mode_Control+0x304>
811019b8:	10c000a0 	cmpeqi	r3,r2,2
811019bc:	1800391e 	bne	r3,zero,81101aa4 <b_SpaceWire_Interface_Mode_Control+0x228>
811019c0:	108000e0 	cmpeqi	r2,r2,3
811019c4:	1000521e 	bne	r2,zero,81101b10 <b_SpaceWire_Interface_Mode_Control+0x294>
811019c8:	00006d06 	br	81101b80 <b_SpaceWire_Interface_Mode_Control+0x304>

				case SPWC_INTERFACE_BACKDOOR_MODE:
					*ul_spwc_interface_control_status_register_value |= (alt_u32)SPWC_BACKDOOR_MODE_CONTROL_BIT_MASK;
811019cc:	e0bffd17 	ldw	r2,-12(fp)
811019d0:	10800017 	ldw	r2,0(r2)
811019d4:	10c40014 	ori	r3,r2,4096
811019d8:	e0bffd17 	ldw	r2,-12(fp)
811019dc:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_EXTERNAL_LOOPBACK_MODE_CONTROL_BIT_MASK);
811019e0:	e0bffd17 	ldw	r2,-12(fp)
811019e4:	10c00017 	ldw	r3,0(r2)
811019e8:	00bdffc4 	movi	r2,-2049
811019ec:	1886703a 	and	r3,r3,r2
811019f0:	e0bffd17 	ldw	r2,-12(fp)
811019f4:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_LOOPBACK_MODE_CONTROL_BIT_MASK);
811019f8:	e0bffd17 	ldw	r2,-12(fp)
811019fc:	10c00017 	ldw	r3,0(r2)
81101a00:	00bfdfc4 	movi	r2,-129
81101a04:	1886703a 	and	r3,r3,r2
81101a08:	e0bffd17 	ldw	r2,-12(fp)
81101a0c:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81101a10:	e0fffe07 	ldb	r3,-8(fp)
81101a14:	e0bffd17 	ldw	r2,-12(fp)
81101a18:	10800017 	ldw	r2,0(r2)
81101a1c:	100d883a 	mov	r6,r2
81101a20:	000b883a 	mov	r5,zero
81101a24:	1809883a 	mov	r4,r3
81101a28:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81101a2c:	00800044 	movi	r2,1
81101a30:	e0bffc15 	stw	r2,-16(fp)
				break;
81101a34:	00005506 	br	81101b8c <b_SpaceWire_Interface_Mode_Control+0x310>

				case SPWC_INTERFACE_EXTERNAL_LOOPBACK_MODE:
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_BACKDOOR_MODE_CONTROL_BIT_MASK);
81101a38:	e0bffd17 	ldw	r2,-12(fp)
81101a3c:	10c00017 	ldw	r3,0(r2)
81101a40:	00bbffc4 	movi	r2,-4097
81101a44:	1886703a 	and	r3,r3,r2
81101a48:	e0bffd17 	ldw	r2,-12(fp)
81101a4c:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value |= (alt_u32)SPWC_EXTERNAL_LOOPBACK_MODE_CONTROL_BIT_MASK;
81101a50:	e0bffd17 	ldw	r2,-12(fp)
81101a54:	10800017 	ldw	r2,0(r2)
81101a58:	10c20014 	ori	r3,r2,2048
81101a5c:	e0bffd17 	ldw	r2,-12(fp)
81101a60:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_LOOPBACK_MODE_CONTROL_BIT_MASK);
81101a64:	e0bffd17 	ldw	r2,-12(fp)
81101a68:	10c00017 	ldw	r3,0(r2)
81101a6c:	00bfdfc4 	movi	r2,-129
81101a70:	1886703a 	and	r3,r3,r2
81101a74:	e0bffd17 	ldw	r2,-12(fp)
81101a78:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81101a7c:	e0fffe07 	ldb	r3,-8(fp)
81101a80:	e0bffd17 	ldw	r2,-12(fp)
81101a84:	10800017 	ldw	r2,0(r2)
81101a88:	100d883a 	mov	r6,r2
81101a8c:	000b883a 	mov	r5,zero
81101a90:	1809883a 	mov	r4,r3
81101a94:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81101a98:	00800044 	movi	r2,1
81101a9c:	e0bffc15 	stw	r2,-16(fp)
				break;
81101aa0:	00003a06 	br	81101b8c <b_SpaceWire_Interface_Mode_Control+0x310>

				case SPWC_INTERFACE_LOOPBACK_MODE:
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_BACKDOOR_MODE_CONTROL_BIT_MASK);
81101aa4:	e0bffd17 	ldw	r2,-12(fp)
81101aa8:	10c00017 	ldw	r3,0(r2)
81101aac:	00bbffc4 	movi	r2,-4097
81101ab0:	1886703a 	and	r3,r3,r2
81101ab4:	e0bffd17 	ldw	r2,-12(fp)
81101ab8:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_EXTERNAL_LOOPBACK_MODE_CONTROL_BIT_MASK);
81101abc:	e0bffd17 	ldw	r2,-12(fp)
81101ac0:	10c00017 	ldw	r3,0(r2)
81101ac4:	00bdffc4 	movi	r2,-2049
81101ac8:	1886703a 	and	r3,r3,r2
81101acc:	e0bffd17 	ldw	r2,-12(fp)
81101ad0:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value |= (alt_u32)SPWC_LOOPBACK_MODE_CONTROL_BIT_MASK;
81101ad4:	e0bffd17 	ldw	r2,-12(fp)
81101ad8:	10800017 	ldw	r2,0(r2)
81101adc:	10c02014 	ori	r3,r2,128
81101ae0:	e0bffd17 	ldw	r2,-12(fp)
81101ae4:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81101ae8:	e0fffe07 	ldb	r3,-8(fp)
81101aec:	e0bffd17 	ldw	r2,-12(fp)
81101af0:	10800017 	ldw	r2,0(r2)
81101af4:	100d883a 	mov	r6,r2
81101af8:	000b883a 	mov	r5,zero
81101afc:	1809883a 	mov	r4,r3
81101b00:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81101b04:	00800044 	movi	r2,1
81101b08:	e0bffc15 	stw	r2,-16(fp)
				break;
81101b0c:	00001f06 	br	81101b8c <b_SpaceWire_Interface_Mode_Control+0x310>

				case SPWC_INTERFACE_NORMAL_MODE:
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_BACKDOOR_MODE_CONTROL_BIT_MASK);
81101b10:	e0bffd17 	ldw	r2,-12(fp)
81101b14:	10c00017 	ldw	r3,0(r2)
81101b18:	00bbffc4 	movi	r2,-4097
81101b1c:	1886703a 	and	r3,r3,r2
81101b20:	e0bffd17 	ldw	r2,-12(fp)
81101b24:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_EXTERNAL_LOOPBACK_MODE_CONTROL_BIT_MASK);
81101b28:	e0bffd17 	ldw	r2,-12(fp)
81101b2c:	10c00017 	ldw	r3,0(r2)
81101b30:	00bdffc4 	movi	r2,-2049
81101b34:	1886703a 	and	r3,r3,r2
81101b38:	e0bffd17 	ldw	r2,-12(fp)
81101b3c:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_LOOPBACK_MODE_CONTROL_BIT_MASK);
81101b40:	e0bffd17 	ldw	r2,-12(fp)
81101b44:	10c00017 	ldw	r3,0(r2)
81101b48:	00bfdfc4 	movi	r2,-129
81101b4c:	1886703a 	and	r3,r3,r2
81101b50:	e0bffd17 	ldw	r2,-12(fp)
81101b54:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81101b58:	e0fffe07 	ldb	r3,-8(fp)
81101b5c:	e0bffd17 	ldw	r2,-12(fp)
81101b60:	10800017 	ldw	r2,0(r2)
81101b64:	100d883a 	mov	r6,r2
81101b68:	000b883a 	mov	r5,zero
81101b6c:	1809883a 	mov	r4,r3
81101b70:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81101b74:	00800044 	movi	r2,1
81101b78:	e0bffc15 	stw	r2,-16(fp)
				break;
81101b7c:	00000306 	br	81101b8c <b_SpaceWire_Interface_Mode_Control+0x310>
				
				default:
					bSuccess = FALSE;
81101b80:	e03ffc15 	stw	zero,-16(fp)
81101b84:	00000106 	br	81101b8c <b_SpaceWire_Interface_Mode_Control+0x310>
	
			}
		} else {
			bSuccess = FALSE;
81101b88:	e03ffc15 	stw	zero,-16(fp)
		}

		return bSuccess;
81101b8c:	e0bffc17 	ldw	r2,-16(fp)
	}
81101b90:	e037883a 	mov	sp,fp
81101b94:	dfc00117 	ldw	ra,4(sp)
81101b98:	df000017 	ldw	fp,0(sp)
81101b9c:	dec00204 	addi	sp,sp,8
81101ba0:	f800283a 	ret

81101ba4 <v_SpaceWire_Interface_Force_Reset>:

	void v_SpaceWire_Interface_Force_Reset(char c_SpwID){
81101ba4:	defffc04 	addi	sp,sp,-16
81101ba8:	dfc00315 	stw	ra,12(sp)
81101bac:	df000215 	stw	fp,8(sp)
81101bb0:	df000204 	addi	fp,sp,8
81101bb4:	2005883a 	mov	r2,r4
81101bb8:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81101bbc:	d0a02004 	addi	r2,gp,-32640
81101bc0:	e0bffe15 	stw	r2,-8(fp)
		switch (c_SpwID) {
81101bc4:	e0bfff07 	ldb	r2,-4(fp)
81101bc8:	10bfefc4 	addi	r2,r2,-65
81101bcc:	10c00228 	cmpgeui	r3,r2,8
81101bd0:	1800261e 	bne	r3,zero,81101c6c <v_SpaceWire_Interface_Force_Reset+0xc8>
81101bd4:	100690ba 	slli	r3,r2,2
81101bd8:	00a04434 	movhi	r2,33040
81101bdc:	1086fb04 	addi	r2,r2,7148
81101be0:	1885883a 	add	r2,r3,r2
81101be4:	10800017 	ldw	r2,0(r2)
81101be8:	1000683a 	jmp	r2
81101bec:	81101c0c 	andi	r4,r16,16496
81101bf0:	81101c18 	cmpnei	r4,r16,16496
81101bf4:	81101c24 	muli	r4,r16,16496
81101bf8:	81101c30 	cmpltui	r4,r16,16496
81101bfc:	81101c3c 	xorhi	r4,r16,16496
81101c00:	81101c48 	cmpgei	r4,r16,16497
81101c04:	81101c54 	ori	r4,r16,16497
81101c08:	81101c60 	cmpeqi	r4,r16,16497
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81101c0c:	d0a02004 	addi	r2,gp,-32640
81101c10:	e0bffe15 	stw	r2,-8(fp)
			break;
81101c14:	00001506 	br	81101c6c <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
81101c18:	d0a02104 	addi	r2,gp,-32636
81101c1c:	e0bffe15 	stw	r2,-8(fp)
			break;
81101c20:	00001206 	br	81101c6c <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
81101c24:	d0a02204 	addi	r2,gp,-32632
81101c28:	e0bffe15 	stw	r2,-8(fp)
			break;
81101c2c:	00000f06 	br	81101c6c <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
81101c30:	d0a02304 	addi	r2,gp,-32628
81101c34:	e0bffe15 	stw	r2,-8(fp)
			break;
81101c38:	00000c06 	br	81101c6c <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
81101c3c:	d0a02404 	addi	r2,gp,-32624
81101c40:	e0bffe15 	stw	r2,-8(fp)
			break;
81101c44:	00000906 	br	81101c6c <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
81101c48:	d0a02504 	addi	r2,gp,-32620
81101c4c:	e0bffe15 	stw	r2,-8(fp)
			break;
81101c50:	00000606 	br	81101c6c <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
81101c54:	d0a02604 	addi	r2,gp,-32616
81101c58:	e0bffe15 	stw	r2,-8(fp)
			break;
81101c5c:	00000306 	br	81101c6c <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
81101c60:	d0a02704 	addi	r2,gp,-32612
81101c64:	e0bffe15 	stw	r2,-8(fp)
			break;
81101c68:	0001883a 	nop
		}
		SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value | SPWC_CODEC_FORCE_RESET_CONTROL_BIT_MASK);
81101c6c:	e0ffff07 	ldb	r3,-4(fp)
81101c70:	e0bffe17 	ldw	r2,-8(fp)
81101c74:	10800017 	ldw	r2,0(r2)
81101c78:	10801014 	ori	r2,r2,64
81101c7c:	100d883a 	mov	r6,r2
81101c80:	000b883a 	mov	r5,zero
81101c84:	1809883a 	mov	r4,r3
81101c88:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>

	}
81101c8c:	0001883a 	nop
81101c90:	e037883a 	mov	sp,fp
81101c94:	dfc00117 	ldw	ra,4(sp)
81101c98:	df000017 	ldw	fp,0(sp)
81101c9c:	dec00204 	addi	sp,sp,8
81101ca0:	f800283a 	ret

81101ca4 <v_SpaceWire_Interface_Interrupts_Enable_Control>:

	bool v_SpaceWire_Interface_Interrupts_Enable_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_InterruptMask){
81101ca4:	defff804 	addi	sp,sp,-32
81101ca8:	dfc00715 	stw	ra,28(sp)
81101cac:	df000615 	stw	fp,24(sp)
81101cb0:	df000604 	addi	fp,sp,24
81101cb4:	2007883a 	mov	r3,r4
81101cb8:	2805883a 	mov	r2,r5
81101cbc:	e1bfff15 	stw	r6,-4(fp)
81101cc0:	e0fffd05 	stb	r3,-12(fp)
81101cc4:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81101cc8:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_ERROR_INTERRUPT_ENABLE_BIT_MASK | SPWC_TIMECODE_RECEIVED_INTERRUPT_ENABLE_BIT_MASK | SPWC_LINK_RUNNING_INTERRUPT_ENABLE_BIT_MASK;
81101ccc:	00800e04 	movi	r2,56
81101cd0:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81101cd4:	d0a02004 	addi	r2,gp,-32640
81101cd8:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
81101cdc:	e0bffd07 	ldb	r2,-12(fp)
81101ce0:	10bfefc4 	addi	r2,r2,-65
81101ce4:	10c00228 	cmpgeui	r3,r2,8
81101ce8:	1800361e 	bne	r3,zero,81101dc4 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
81101cec:	100690ba 	slli	r3,r2,2
81101cf0:	00a04434 	movhi	r2,33040
81101cf4:	10874104 	addi	r2,r2,7428
81101cf8:	1885883a 	add	r2,r3,r2
81101cfc:	10800017 	ldw	r2,0(r2)
81101d00:	1000683a 	jmp	r2
81101d04:	81101d24 	muli	r4,r16,16500
81101d08:	81101d38 	rdprs	r4,r16,16500
81101d0c:	81101d4c 	andi	r4,r16,16501
81101d10:	81101d60 	cmpeqi	r4,r16,16501
81101d14:	81101d74 	orhi	r4,r16,16501
81101d18:	81101d88 	cmpgei	r4,r16,16502
81101d1c:	81101d9c 	xori	r4,r16,16502
81101d20:	81101db0 	cmpltui	r4,r16,16502
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81101d24:	d0a02004 	addi	r2,gp,-32640
81101d28:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101d2c:	00800044 	movi	r2,1
81101d30:	e0bffa15 	stw	r2,-24(fp)
			break;
81101d34:	00002306 	br	81101dc4 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
81101d38:	d0a02104 	addi	r2,gp,-32636
81101d3c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101d40:	00800044 	movi	r2,1
81101d44:	e0bffa15 	stw	r2,-24(fp)
			break;
81101d48:	00001e06 	br	81101dc4 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
81101d4c:	d0a02204 	addi	r2,gp,-32632
81101d50:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101d54:	00800044 	movi	r2,1
81101d58:	e0bffa15 	stw	r2,-24(fp)
			break;
81101d5c:	00001906 	br	81101dc4 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
81101d60:	d0a02304 	addi	r2,gp,-32628
81101d64:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101d68:	00800044 	movi	r2,1
81101d6c:	e0bffa15 	stw	r2,-24(fp)
			break;
81101d70:	00001406 	br	81101dc4 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
81101d74:	d0a02404 	addi	r2,gp,-32624
81101d78:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101d7c:	00800044 	movi	r2,1
81101d80:	e0bffa15 	stw	r2,-24(fp)
			break;
81101d84:	00000f06 	br	81101dc4 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
81101d88:	d0a02504 	addi	r2,gp,-32620
81101d8c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101d90:	00800044 	movi	r2,1
81101d94:	e0bffa15 	stw	r2,-24(fp)
			break;
81101d98:	00000a06 	br	81101dc4 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
81101d9c:	d0a02604 	addi	r2,gp,-32616
81101da0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101da4:	00800044 	movi	r2,1
81101da8:	e0bffa15 	stw	r2,-24(fp)
			break;
81101dac:	00000506 	br	81101dc4 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
81101db0:	d0a02704 	addi	r2,gp,-32612
81101db4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101db8:	00800044 	movi	r2,1
81101dbc:	e0bffa15 	stw	r2,-24(fp)
			break;
81101dc0:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_spwc_mask) != 0)){
81101dc4:	e0bffa17 	ldw	r2,-24(fp)
81101dc8:	10800058 	cmpnei	r2,r2,1
81101dcc:	10002b1e 	bne	r2,zero,81101e7c <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1d8>
81101dd0:	e0ffff17 	ldw	r3,-4(fp)
81101dd4:	e0bffc17 	ldw	r2,-16(fp)
81101dd8:	1884703a 	and	r2,r3,r2
81101ddc:	10002726 	beq	r2,zero,81101e7c <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1d8>
			switch (uc_RegisterOperation){
81101de0:	e0bffe03 	ldbu	r2,-8(fp)
81101de4:	10000326 	beq	r2,zero,81101df4 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x150>
81101de8:	10800060 	cmpeqi	r2,r2,1
81101dec:	1000121e 	bne	r2,zero,81101e38 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x194>
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
81101df0:	00002306 	br	81101e80 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_spwc_mask) != 0)){
			switch (uc_RegisterOperation){

				case SPWC_REG_CLEAR:
					*ul_spwc_interface_control_status_register_value &= ~ul_InterruptMask;
81101df4:	e0bffb17 	ldw	r2,-20(fp)
81101df8:	10c00017 	ldw	r3,0(r2)
81101dfc:	e0bfff17 	ldw	r2,-4(fp)
81101e00:	0084303a 	nor	r2,zero,r2
81101e04:	1886703a 	and	r3,r3,r2
81101e08:	e0bffb17 	ldw	r2,-20(fp)
81101e0c:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81101e10:	e0fffd07 	ldb	r3,-12(fp)
81101e14:	e0bffb17 	ldw	r2,-20(fp)
81101e18:	10800017 	ldw	r2,0(r2)
81101e1c:	100d883a 	mov	r6,r2
81101e20:	000b883a 	mov	r5,zero
81101e24:	1809883a 	mov	r4,r3
81101e28:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81101e2c:	00800044 	movi	r2,1
81101e30:	e0bffa15 	stw	r2,-24(fp)
				break;
81101e34:	00001006 	br	81101e78 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1d4>

				case SPWC_REG_SET:
					*ul_spwc_interface_control_status_register_value |= ul_InterruptMask;
81101e38:	e0bffb17 	ldw	r2,-20(fp)
81101e3c:	10c00017 	ldw	r3,0(r2)
81101e40:	e0bfff17 	ldw	r2,-4(fp)
81101e44:	1886b03a 	or	r3,r3,r2
81101e48:	e0bffb17 	ldw	r2,-20(fp)
81101e4c:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81101e50:	e0fffd07 	ldb	r3,-12(fp)
81101e54:	e0bffb17 	ldw	r2,-20(fp)
81101e58:	10800017 	ldw	r2,0(r2)
81101e5c:	100d883a 	mov	r6,r2
81101e60:	000b883a 	mov	r5,zero
81101e64:	1809883a 	mov	r4,r3
81101e68:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81101e6c:	00800044 	movi	r2,1
81101e70:	e0bffa15 	stw	r2,-24(fp)
				break;
81101e74:	0001883a 	nop

			}
		} else {
81101e78:	00000106 	br	81101e80 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1dc>
			bSuccess = FALSE;
81101e7c:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
81101e80:	e0bffa17 	ldw	r2,-24(fp)
	}
81101e84:	e037883a 	mov	sp,fp
81101e88:	dfc00117 	ldw	ra,4(sp)
81101e8c:	df000017 	ldw	fp,0(sp)
81101e90:	dec00204 	addi	sp,sp,8
81101e94:	f800283a 	ret

81101e98 <ul_SpaceWire_Interface_Interrupts_Flags_Read>:

	alt_u32 ul_SpaceWire_Interface_Interrupts_Flags_Read(char c_SpwID){
81101e98:	defffb04 	addi	sp,sp,-20
81101e9c:	dfc00415 	stw	ra,16(sp)
81101ea0:	df000315 	stw	fp,12(sp)
81101ea4:	df000304 	addi	fp,sp,12
81101ea8:	2005883a 	mov	r2,r4
81101eac:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_ERROR_INTERRUPT_FLAG_MASK | SPWC_TIMECODE_RECEIVED_INTERRUPT_FLAG_MASK | SPWC_LINK_RUNNING_INTERRUPT_FLAG_MASK;
81101eb0:	008001c4 	movi	r2,7
81101eb4:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_spwc_interrupts_flags_value = SPWC_READ_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS) & ul_spwc_mask;
81101eb8:	e0bfff07 	ldb	r2,-4(fp)
81101ebc:	000b883a 	mov	r5,zero
81101ec0:	1009883a 	mov	r4,r2
81101ec4:	11014dc0 	call	811014dc <SPWC_READ_REG32>
81101ec8:	1007883a 	mov	r3,r2
81101ecc:	e0bffd17 	ldw	r2,-12(fp)
81101ed0:	1884703a 	and	r2,r3,r2
81101ed4:	e0bffe15 	stw	r2,-8(fp)

		return ul_spwc_interrupts_flags_value;
81101ed8:	e0bffe17 	ldw	r2,-8(fp)
	}
81101edc:	e037883a 	mov	sp,fp
81101ee0:	dfc00117 	ldw	ra,4(sp)
81101ee4:	df000017 	ldw	fp,0(sp)
81101ee8:	dec00204 	addi	sp,sp,8
81101eec:	f800283a 	ret

81101ef0 <v_SpaceWire_Interface_Interrupts_Flags_Clear>:

	void v_SpaceWire_Interface_Interrupts_Flags_Clear(char c_SpwID, alt_u32 ul_InterruptMask){
81101ef0:	defff904 	addi	sp,sp,-28
81101ef4:	dfc00615 	stw	ra,24(sp)
81101ef8:	df000515 	stw	fp,20(sp)
81101efc:	df000504 	addi	fp,sp,20
81101f00:	2005883a 	mov	r2,r4
81101f04:	e17fff15 	stw	r5,-4(fp)
81101f08:	e0bffe05 	stb	r2,-8(fp)
		bool bSuccess = FALSE;
81101f0c:	e03ffb15 	stw	zero,-20(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_ERROR_INTERRUPT_FLAG_MASK | SPWC_TIMECODE_RECEIVED_INTERRUPT_FLAG_MASK | SPWC_LINK_RUNNING_INTERRUPT_FLAG_MASK;
81101f10:	008001c4 	movi	r2,7
81101f14:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81101f18:	d0a02004 	addi	r2,gp,-32640
81101f1c:	e0bffc15 	stw	r2,-16(fp)
		switch (c_SpwID) {
81101f20:	e0bffe07 	ldb	r2,-8(fp)
81101f24:	10bfefc4 	addi	r2,r2,-65
81101f28:	10c00228 	cmpgeui	r3,r2,8
81101f2c:	1800361e 	bne	r3,zero,81102008 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
81101f30:	100690ba 	slli	r3,r2,2
81101f34:	00a04434 	movhi	r2,33040
81101f38:	1087d204 	addi	r2,r2,8008
81101f3c:	1885883a 	add	r2,r3,r2
81101f40:	10800017 	ldw	r2,0(r2)
81101f44:	1000683a 	jmp	r2
81101f48:	81101f68 	cmpgeui	r4,r16,16509
81101f4c:	81101f7c 	xorhi	r4,r16,16509
81101f50:	81101f90 	cmplti	r4,r16,16510
81101f54:	81101fa4 	muli	r4,r16,16510
81101f58:	81101fb8 	rdprs	r4,r16,16510
81101f5c:	81101fcc 	andi	r4,r16,16511
81101f60:	81101fe0 	cmpeqi	r4,r16,16511
81101f64:	81101ff4 	orhi	r4,r16,16511
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81101f68:	d0a02004 	addi	r2,gp,-32640
81101f6c:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81101f70:	00800044 	movi	r2,1
81101f74:	e0bffb15 	stw	r2,-20(fp)
			break;
81101f78:	00002306 	br	81102008 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
81101f7c:	d0a02104 	addi	r2,gp,-32636
81101f80:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81101f84:	00800044 	movi	r2,1
81101f88:	e0bffb15 	stw	r2,-20(fp)
			break;
81101f8c:	00001e06 	br	81102008 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
81101f90:	d0a02204 	addi	r2,gp,-32632
81101f94:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81101f98:	00800044 	movi	r2,1
81101f9c:	e0bffb15 	stw	r2,-20(fp)
			break;
81101fa0:	00001906 	br	81102008 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
81101fa4:	d0a02304 	addi	r2,gp,-32628
81101fa8:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81101fac:	00800044 	movi	r2,1
81101fb0:	e0bffb15 	stw	r2,-20(fp)
			break;
81101fb4:	00001406 	br	81102008 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
81101fb8:	d0a02404 	addi	r2,gp,-32624
81101fbc:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81101fc0:	00800044 	movi	r2,1
81101fc4:	e0bffb15 	stw	r2,-20(fp)
			break;
81101fc8:	00000f06 	br	81102008 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
81101fcc:	d0a02504 	addi	r2,gp,-32620
81101fd0:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81101fd4:	00800044 	movi	r2,1
81101fd8:	e0bffb15 	stw	r2,-20(fp)
			break;
81101fdc:	00000a06 	br	81102008 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
81101fe0:	d0a02604 	addi	r2,gp,-32616
81101fe4:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81101fe8:	00800044 	movi	r2,1
81101fec:	e0bffb15 	stw	r2,-20(fp)
			break;
81101ff0:	00000506 	br	81102008 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
81101ff4:	d0a02704 	addi	r2,gp,-32612
81101ff8:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81101ffc:	00800044 	movi	r2,1
81102000:	e0bffb15 	stw	r2,-20(fp)
			break;
81102004:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_spwc_mask) != 0)){
81102008:	e0bffb17 	ldw	r2,-20(fp)
8110200c:	10800058 	cmpnei	r2,r2,1
81102010:	10000d1e 	bne	r2,zero,81102048 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x158>
81102014:	e0ffff17 	ldw	r3,-4(fp)
81102018:	e0bffd17 	ldw	r2,-12(fp)
8110201c:	1884703a 	and	r2,r3,r2
81102020:	10000926 	beq	r2,zero,81102048 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x158>
			SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, (*ul_spwc_interface_control_status_register_value | ul_spwc_mask));
81102024:	e13ffe07 	ldb	r4,-8(fp)
81102028:	e0bffc17 	ldw	r2,-16(fp)
8110202c:	10c00017 	ldw	r3,0(r2)
81102030:	e0bffd17 	ldw	r2,-12(fp)
81102034:	1884b03a 	or	r2,r3,r2
81102038:	100d883a 	mov	r6,r2
8110203c:	000b883a 	mov	r5,zero
81102040:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
81102044:	00000106 	br	8110204c <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x15c>
		} else {
			bSuccess = FALSE;
81102048:	e03ffb15 	stw	zero,-20(fp)
		}
	}
8110204c:	0001883a 	nop
81102050:	e037883a 	mov	sp,fp
81102054:	dfc00117 	ldw	ra,4(sp)
81102058:	df000017 	ldw	fp,0(sp)
8110205c:	dec00204 	addi	sp,sp,8
81102060:	f800283a 	ret

81102064 <v_SpaceWire_Interface_Link_Control>:

	bool v_SpaceWire_Interface_Link_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_ControlMask){
81102064:	defff804 	addi	sp,sp,-32
81102068:	dfc00715 	stw	ra,28(sp)
8110206c:	df000615 	stw	fp,24(sp)
81102070:	df000604 	addi	fp,sp,24
81102074:	2007883a 	mov	r3,r4
81102078:	2805883a 	mov	r2,r5
8110207c:	e1bfff15 	stw	r6,-4(fp)
81102080:	e0fffd05 	stb	r3,-12(fp)
81102084:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81102088:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_spwc_mask = SPWC_AUTOSTART_CONTROL_BIT_MASK | SPWC_LINK_START_CONTROL_BIT_MASK | SPWC_LINK_DISCONNECT_CONTROL_BIT_MASK;
8110208c:	0080e004 	movi	r2,896
81102090:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_a_spacewire_link_control_status_register_value;
81102094:	d0a00004 	addi	r2,gp,-32768
81102098:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
8110209c:	e0bffd07 	ldb	r2,-12(fp)
811020a0:	10bfefc4 	addi	r2,r2,-65
811020a4:	10c00228 	cmpgeui	r3,r2,8
811020a8:	1800361e 	bne	r3,zero,81102184 <v_SpaceWire_Interface_Link_Control+0x120>
811020ac:	100690ba 	slli	r3,r2,2
811020b0:	00a04434 	movhi	r2,33040
811020b4:	10883104 	addi	r2,r2,8388
811020b8:	1885883a 	add	r2,r3,r2
811020bc:	10800017 	ldw	r2,0(r2)
811020c0:	1000683a 	jmp	r2
811020c4:	811020e4 	muli	r4,r16,16515
811020c8:	811020f8 	rdprs	r4,r16,16515
811020cc:	8110210c 	andi	r4,r16,16516
811020d0:	81102120 	cmpeqi	r4,r16,16516
811020d4:	81102134 	orhi	r4,r16,16516
811020d8:	81102148 	cmpgei	r4,r16,16517
811020dc:	8110215c 	xori	r4,r16,16517
811020e0:	81102170 	cmpltui	r4,r16,16517
			case 'A':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_a_spacewire_link_control_status_register_value;
811020e4:	d0a00004 	addi	r2,gp,-32768
811020e8:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811020ec:	00800044 	movi	r2,1
811020f0:	e0bffa15 	stw	r2,-24(fp)
			break;
811020f4:	00002306 	br	81102184 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'B':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_b_spacewire_link_control_status_register_value;
811020f8:	d0a00104 	addi	r2,gp,-32764
811020fc:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102100:	00800044 	movi	r2,1
81102104:	e0bffa15 	stw	r2,-24(fp)
			break;
81102108:	00001e06 	br	81102184 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'C':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_c_spacewire_link_control_status_register_value;
8110210c:	d0a00204 	addi	r2,gp,-32760
81102110:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102114:	00800044 	movi	r2,1
81102118:	e0bffa15 	stw	r2,-24(fp)
			break;
8110211c:	00001906 	br	81102184 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'D':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_d_spacewire_link_control_status_register_value;
81102120:	d0a00304 	addi	r2,gp,-32756
81102124:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102128:	00800044 	movi	r2,1
8110212c:	e0bffa15 	stw	r2,-24(fp)
			break;
81102130:	00001406 	br	81102184 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'E':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_e_spacewire_link_control_status_register_value;
81102134:	d0a00404 	addi	r2,gp,-32752
81102138:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110213c:	00800044 	movi	r2,1
81102140:	e0bffa15 	stw	r2,-24(fp)
			break;
81102144:	00000f06 	br	81102184 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'F':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_f_spacewire_link_control_status_register_value;
81102148:	d0a00504 	addi	r2,gp,-32748
8110214c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102150:	00800044 	movi	r2,1
81102154:	e0bffa15 	stw	r2,-24(fp)
			break;
81102158:	00000a06 	br	81102184 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'G':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_g_spacewire_link_control_status_register_value;
8110215c:	d0a00604 	addi	r2,gp,-32744
81102160:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102164:	00800044 	movi	r2,1
81102168:	e0bffa15 	stw	r2,-24(fp)
			break;
8110216c:	00000506 	br	81102184 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'H':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_h_spacewire_link_control_status_register_value;
81102170:	d0a00704 	addi	r2,gp,-32740
81102174:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102178:	00800044 	movi	r2,1
8110217c:	e0bffa15 	stw	r2,-24(fp)
			break;
81102180:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_ControlMask & ul_spwc_mask) != 0)){
81102184:	e0bffa17 	ldw	r2,-24(fp)
81102188:	10800058 	cmpnei	r2,r2,1
8110218c:	10002b1e 	bne	r2,zero,8110223c <v_SpaceWire_Interface_Link_Control+0x1d8>
81102190:	e0ffff17 	ldw	r3,-4(fp)
81102194:	e0bffc17 	ldw	r2,-16(fp)
81102198:	1884703a 	and	r2,r3,r2
8110219c:	10002726 	beq	r2,zero,8110223c <v_SpaceWire_Interface_Link_Control+0x1d8>
			switch (uc_RegisterOperation){
811021a0:	e0bffe03 	ldbu	r2,-8(fp)
811021a4:	10000326 	beq	r2,zero,811021b4 <v_SpaceWire_Interface_Link_Control+0x150>
811021a8:	10800060 	cmpeqi	r2,r2,1
811021ac:	1000121e 	bne	r2,zero,811021f8 <v_SpaceWire_Interface_Link_Control+0x194>
					SPWC_WRITE_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_spacewire_link_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
811021b0:	00002306 	br	81102240 <v_SpaceWire_Interface_Link_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_ControlMask & ul_spwc_mask) != 0)){
			switch (uc_RegisterOperation){

				case SPWC_REG_CLEAR:
					*ul_spwc_spacewire_link_control_status_register_value &= ~ul_ControlMask;
811021b4:	e0bffb17 	ldw	r2,-20(fp)
811021b8:	10c00017 	ldw	r3,0(r2)
811021bc:	e0bfff17 	ldw	r2,-4(fp)
811021c0:	0084303a 	nor	r2,zero,r2
811021c4:	1886703a 	and	r3,r3,r2
811021c8:	e0bffb17 	ldw	r2,-20(fp)
811021cc:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_spacewire_link_control_status_register_value);
811021d0:	e0fffd07 	ldb	r3,-12(fp)
811021d4:	e0bffb17 	ldw	r2,-20(fp)
811021d8:	10800017 	ldw	r2,0(r2)
811021dc:	100d883a 	mov	r6,r2
811021e0:	01400044 	movi	r5,1
811021e4:	1809883a 	mov	r4,r3
811021e8:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					bSuccess = TRUE;
811021ec:	00800044 	movi	r2,1
811021f0:	e0bffa15 	stw	r2,-24(fp)
				break;
811021f4:	00001006 	br	81102238 <v_SpaceWire_Interface_Link_Control+0x1d4>

				case SPWC_REG_SET:
					*ul_spwc_spacewire_link_control_status_register_value |= ul_ControlMask;
811021f8:	e0bffb17 	ldw	r2,-20(fp)
811021fc:	10c00017 	ldw	r3,0(r2)
81102200:	e0bfff17 	ldw	r2,-4(fp)
81102204:	1886b03a 	or	r3,r3,r2
81102208:	e0bffb17 	ldw	r2,-20(fp)
8110220c:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_spacewire_link_control_status_register_value);
81102210:	e0fffd07 	ldb	r3,-12(fp)
81102214:	e0bffb17 	ldw	r2,-20(fp)
81102218:	10800017 	ldw	r2,0(r2)
8110221c:	100d883a 	mov	r6,r2
81102220:	01400044 	movi	r5,1
81102224:	1809883a 	mov	r4,r3
81102228:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					bSuccess = TRUE;
8110222c:	00800044 	movi	r2,1
81102230:	e0bffa15 	stw	r2,-24(fp)
				break;
81102234:	0001883a 	nop

			}
		} else {
81102238:	00000106 	br	81102240 <v_SpaceWire_Interface_Link_Control+0x1dc>
			bSuccess = FALSE;
8110223c:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
81102240:	e0bffa17 	ldw	r2,-24(fp)
	}
81102244:	e037883a 	mov	sp,fp
81102248:	dfc00117 	ldw	ra,4(sp)
8110224c:	df000017 	ldw	fp,0(sp)
81102250:	dec00204 	addi	sp,sp,8
81102254:	f800283a 	ret

81102258 <ul_SpaceWire_Interface_Link_Error_Read>:

	alt_u32 ul_SpaceWire_Interface_Link_Error_Read(char c_SpwID){
81102258:	defffb04 	addi	sp,sp,-20
8110225c:	dfc00415 	stw	ra,16(sp)
81102260:	df000315 	stw	fp,12(sp)
81102264:	df000304 	addi	fp,sp,12
81102268:	2005883a 	mov	r2,r4
8110226c:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_DISCONNECT_ERROR_BIT_MASK | SPWC_LINK_PARITY_ERROR_BIT_MASK | SPWC_LINK_ESCAPE_ERROR_BIT_MASK | SPWC_LINK_CREDIT_ERROR_BIT_MASK;
81102270:	00801e04 	movi	r2,120
81102274:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_spwc_link_error_value = SPWC_READ_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS) & ul_spwc_mask;
81102278:	e0bfff07 	ldb	r2,-4(fp)
8110227c:	01400044 	movi	r5,1
81102280:	1009883a 	mov	r4,r2
81102284:	11014dc0 	call	811014dc <SPWC_READ_REG32>
81102288:	1007883a 	mov	r3,r2
8110228c:	e0bffd17 	ldw	r2,-12(fp)
81102290:	1884703a 	and	r2,r3,r2
81102294:	e0bffe15 	stw	r2,-8(fp)

		return ul_spwc_link_error_value;
81102298:	e0bffe17 	ldw	r2,-8(fp)
	}
8110229c:	e037883a 	mov	sp,fp
811022a0:	dfc00117 	ldw	ra,4(sp)
811022a4:	df000017 	ldw	fp,0(sp)
811022a8:	dec00204 	addi	sp,sp,8
811022ac:	f800283a 	ret

811022b0 <ul_SpaceWire_Interface_Link_Status_Read>:

	alt_u32 ul_SpaceWire_Interface_Link_Status_Read(char c_SpwID){
811022b0:	defffb04 	addi	sp,sp,-20
811022b4:	dfc00415 	stw	ra,16(sp)
811022b8:	df000315 	stw	fp,12(sp)
811022bc:	df000304 	addi	fp,sp,12
811022c0:	2005883a 	mov	r2,r4
811022c4:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_STARTED_STATUS_BIT_MASK | SPWC_LINK_CONNECTING_STATUS_BIT_MASK | SPWC_LINK_RUNNING_STATUS_BIT_MASK;
811022c8:	008001c4 	movi	r2,7
811022cc:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_spwc_link_status_value = SPWC_READ_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS) & ul_spwc_mask;
811022d0:	e0bfff07 	ldb	r2,-4(fp)
811022d4:	01400044 	movi	r5,1
811022d8:	1009883a 	mov	r4,r2
811022dc:	11014dc0 	call	811014dc <SPWC_READ_REG32>
811022e0:	1007883a 	mov	r3,r2
811022e4:	e0bffd17 	ldw	r2,-12(fp)
811022e8:	1884703a 	and	r2,r3,r2
811022ec:	e0bffe15 	stw	r2,-8(fp)

		return ul_spwc_link_status_value;
811022f0:	e0bffe17 	ldw	r2,-8(fp)
	}
811022f4:	e037883a 	mov	sp,fp
811022f8:	dfc00117 	ldw	ra,4(sp)
811022fc:	df000017 	ldw	fp,0(sp)
81102300:	dec00204 	addi	sp,sp,8
81102304:	f800283a 	ret

81102308 <v_SpaceWire_Interface_Send_TimeCode>:

	void v_SpaceWire_Interface_Send_TimeCode(char c_SpwID, alt_u8 TimeCode){
81102308:	defffb04 	addi	sp,sp,-20
8110230c:	dfc00415 	stw	ra,16(sp)
81102310:	df000315 	stw	fp,12(sp)
81102314:	df000304 	addi	fp,sp,12
81102318:	2007883a 	mov	r3,r4
8110231c:	2805883a 	mov	r2,r5
81102320:	e0fffe05 	stb	r3,-8(fp)
81102324:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = (((alt_u32)TimeCode) << 1) | SPWC_TX_TIMECODE_CONTROL_BIT_MASK;
81102328:	e0bfff03 	ldbu	r2,-4(fp)
8110232c:	1085883a 	add	r2,r2,r2
81102330:	10800054 	ori	r2,r2,1
81102334:	e0bffd15 	stw	r2,-12(fp)
		SPWC_WRITE_REG32(c_SpwID, SPWC_TIMECODE_CONTROL_REGISTER_ADDRESS, ul_spwc_mask);
81102338:	e0bffe07 	ldb	r2,-8(fp)
8110233c:	e1bffd17 	ldw	r6,-12(fp)
81102340:	01400084 	movi	r5,2
81102344:	1009883a 	mov	r4,r2
81102348:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>

	}
8110234c:	0001883a 	nop
81102350:	e037883a 	mov	sp,fp
81102354:	dfc00117 	ldw	ra,4(sp)
81102358:	df000017 	ldw	fp,0(sp)
8110235c:	dec00204 	addi	sp,sp,8
81102360:	f800283a 	ret

81102364 <b_SpaceWire_Interface_TimeCode_Arrived>:

	bool b_SpaceWire_Interface_TimeCode_Arrived(char c_SpwID){
81102364:	defffc04 	addi	sp,sp,-16
81102368:	dfc00315 	stw	ra,12(sp)
8110236c:	df000215 	stw	fp,8(sp)
81102370:	df000204 	addi	fp,sp,8
81102374:	2005883a 	mov	r2,r4
81102378:	e0bfff05 	stb	r2,-4(fp)
		
		bool b_timecode_arrived = FALSE;
8110237c:	e03ffe15 	stw	zero,-8(fp)
		
		if (SPWC_READ_REG32(c_SpwID, SPWC_TIMECODE_CONTROL_REGISTER_ADDRESS) & SPWC_RX_TIMECODE_STATUS_BIT_MASK) {
81102380:	e0bfff07 	ldb	r2,-4(fp)
81102384:	01400084 	movi	r5,2
81102388:	1009883a 	mov	r4,r2
8110238c:	11014dc0 	call	811014dc <SPWC_READ_REG32>
81102390:	1080006c 	andhi	r2,r2,1
81102394:	10000226 	beq	r2,zero,811023a0 <b_SpaceWire_Interface_TimeCode_Arrived+0x3c>
			b_timecode_arrived = TRUE;
81102398:	00800044 	movi	r2,1
8110239c:	e0bffe15 	stw	r2,-8(fp)
		}
		
		return b_timecode_arrived;
811023a0:	e0bffe17 	ldw	r2,-8(fp)
	}
811023a4:	e037883a 	mov	sp,fp
811023a8:	dfc00117 	ldw	ra,4(sp)
811023ac:	df000017 	ldw	fp,0(sp)
811023b0:	dec00204 	addi	sp,sp,8
811023b4:	f800283a 	ret

811023b8 <uc_SpaceWire_Interface_Get_TimeCode>:
	
	alt_u8 uc_SpaceWire_Interface_Get_TimeCode(char c_SpwID){
811023b8:	defffb04 	addi	sp,sp,-20
811023bc:	dfc00415 	stw	ra,16(sp)
811023c0:	df000315 	stw	fp,12(sp)
811023c4:	df000304 	addi	fp,sp,12
811023c8:	2005883a 	mov	r2,r4
811023cc:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 ul_timecode_register = SPWC_READ_REG32(c_SpwID, SPWC_TIMECODE_CONTROL_REGISTER_ADDRESS);
811023d0:	e0bfff07 	ldb	r2,-4(fp)
811023d4:	01400084 	movi	r5,2
811023d8:	1009883a 	mov	r4,r2
811023dc:	11014dc0 	call	811014dc <SPWC_READ_REG32>
811023e0:	e0bffd15 	stw	r2,-12(fp)
		
		alt_u8 uc_timecode_value = (alt_u8)((ul_timecode_register & (SPWC_RX_TIMECODE_CONTROL_BITS_MASK | SPWC_RX_TIMECODE_COUNTER_VALUE_MASK)) >> 17);
811023e4:	e0bffd17 	ldw	r2,-12(fp)
811023e8:	10807fac 	andhi	r2,r2,510
811023ec:	1004d47a 	srli	r2,r2,17
811023f0:	e0bffe05 	stb	r2,-8(fp)
	
		SPWC_WRITE_REG32(c_SpwID, SPWC_TIMECODE_CONTROL_REGISTER_ADDRESS, (ul_timecode_register | SPWC_RX_TIMECODE_STATUS_BIT_MASK));
811023f4:	e0ffff07 	ldb	r3,-4(fp)
811023f8:	e0bffd17 	ldw	r2,-12(fp)
811023fc:	10800074 	orhi	r2,r2,1
81102400:	100d883a 	mov	r6,r2
81102404:	01400084 	movi	r5,2
81102408:	1809883a 	mov	r4,r3
8110240c:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>

		return uc_timecode_value;
81102410:	e0bffe03 	ldbu	r2,-8(fp)
	}
81102414:	e037883a 	mov	sp,fp
81102418:	dfc00117 	ldw	ra,4(sp)
8110241c:	df000017 	ldw	fp,0(sp)
81102420:	dec00204 	addi	sp,sp,8
81102424:	f800283a 	ret

81102428 <uc_SpaceWire_Interface_Get_TX_Div>:

	alt_u8 uc_SpaceWire_Interface_Get_TX_Div(char c_SpwID){
81102428:	defffb04 	addi	sp,sp,-20
8110242c:	dfc00415 	stw	ra,16(sp)
81102430:	df000315 	stw	fp,12(sp)
81102434:	df000304 	addi	fp,sp,12
81102438:	2005883a 	mov	r2,r4
8110243c:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = SPWC_TX_CLOCK_DIVISOR_VALUE_MASK;
81102440:	00800134 	movhi	r2,4
81102444:	10bf0004 	addi	r2,r2,-1024
81102448:	e0bffd15 	stw	r2,-12(fp)
		alt_u8 uc_txdiv_value = (alt_u8)((SPWC_READ_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS) & ul_spwc_mask) >> 10);
8110244c:	e0bfff07 	ldb	r2,-4(fp)
81102450:	01400044 	movi	r5,1
81102454:	1009883a 	mov	r4,r2
81102458:	11014dc0 	call	811014dc <SPWC_READ_REG32>
8110245c:	1007883a 	mov	r3,r2
81102460:	e0bffd17 	ldw	r2,-12(fp)
81102464:	1884703a 	and	r2,r3,r2
81102468:	1004d2ba 	srli	r2,r2,10
8110246c:	e0bffe05 	stb	r2,-8(fp)

		return uc_txdiv_value;
81102470:	e0bffe03 	ldbu	r2,-8(fp)
	}
81102474:	e037883a 	mov	sp,fp
81102478:	dfc00117 	ldw	ra,4(sp)
8110247c:	df000017 	ldw	fp,0(sp)
81102480:	dec00204 	addi	sp,sp,8
81102484:	f800283a 	ret

81102488 <b_SpaceWire_Interface_Set_TX_Div>:

	bool b_SpaceWire_Interface_Set_TX_Div(char c_SpwID, alt_u8 uc_TxDiv){
81102488:	defff804 	addi	sp,sp,-32
8110248c:	dfc00715 	stw	ra,28(sp)
81102490:	df000615 	stw	fp,24(sp)
81102494:	df000604 	addi	fp,sp,24
81102498:	2007883a 	mov	r3,r4
8110249c:	2805883a 	mov	r2,r5
811024a0:	e0fffe05 	stb	r3,-8(fp)
811024a4:	e0bfff05 	stb	r2,-4(fp)

		bool bSuccess = FALSE;
811024a8:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_spwc_mask = SPWC_TX_CLOCK_DIVISOR_VALUE_MASK;
811024ac:	00800134 	movhi	r2,4
811024b0:	10bf0004 	addi	r2,r2,-1024
811024b4:	e0bffc15 	stw	r2,-16(fp)
		const alt_u32 ul_txdiv_mask = (alt_u32)(uc_TxDiv << 10);
811024b8:	e0bfff03 	ldbu	r2,-4(fp)
811024bc:	100492ba 	slli	r2,r2,10
811024c0:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 *ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_a_spacewire_link_control_status_register_value;
811024c4:	d0a00004 	addi	r2,gp,-32768
811024c8:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
811024cc:	e0bffe07 	ldb	r2,-8(fp)
811024d0:	10bfefc4 	addi	r2,r2,-65
811024d4:	10c00228 	cmpgeui	r3,r2,8
811024d8:	1800361e 	bne	r3,zero,811025b4 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
811024dc:	100690ba 	slli	r3,r2,2
811024e0:	00a04434 	movhi	r2,33040
811024e4:	10893d04 	addi	r2,r2,9460
811024e8:	1885883a 	add	r2,r3,r2
811024ec:	10800017 	ldw	r2,0(r2)
811024f0:	1000683a 	jmp	r2
811024f4:	81102514 	ori	r4,r16,16532
811024f8:	81102528 	cmpgeui	r4,r16,16532
811024fc:	8110253c 	xorhi	r4,r16,16532
81102500:	81102550 	cmplti	r4,r16,16533
81102504:	81102564 	muli	r4,r16,16533
81102508:	81102578 	rdprs	r4,r16,16533
8110250c:	8110258c 	andi	r4,r16,16534
81102510:	811025a0 	cmpeqi	r4,r16,16534
			case 'A':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_a_spacewire_link_control_status_register_value;
81102514:	d0a00004 	addi	r2,gp,-32768
81102518:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110251c:	00800044 	movi	r2,1
81102520:	e0bffa15 	stw	r2,-24(fp)
			break;
81102524:	00002306 	br	811025b4 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'B':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_b_spacewire_link_control_status_register_value;
81102528:	d0a00104 	addi	r2,gp,-32764
8110252c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102530:	00800044 	movi	r2,1
81102534:	e0bffa15 	stw	r2,-24(fp)
			break;
81102538:	00001e06 	br	811025b4 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'C':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_c_spacewire_link_control_status_register_value;
8110253c:	d0a00204 	addi	r2,gp,-32760
81102540:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102544:	00800044 	movi	r2,1
81102548:	e0bffa15 	stw	r2,-24(fp)
			break;
8110254c:	00001906 	br	811025b4 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'D':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_d_spacewire_link_control_status_register_value;
81102550:	d0a00304 	addi	r2,gp,-32756
81102554:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102558:	00800044 	movi	r2,1
8110255c:	e0bffa15 	stw	r2,-24(fp)
			break;
81102560:	00001406 	br	811025b4 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'E':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_e_spacewire_link_control_status_register_value;
81102564:	d0a00404 	addi	r2,gp,-32752
81102568:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110256c:	00800044 	movi	r2,1
81102570:	e0bffa15 	stw	r2,-24(fp)
			break;
81102574:	00000f06 	br	811025b4 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'F':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_f_spacewire_link_control_status_register_value;
81102578:	d0a00504 	addi	r2,gp,-32748
8110257c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102580:	00800044 	movi	r2,1
81102584:	e0bffa15 	stw	r2,-24(fp)
			break;
81102588:	00000a06 	br	811025b4 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'G':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_g_spacewire_link_control_status_register_value;
8110258c:	d0a00604 	addi	r2,gp,-32744
81102590:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102594:	00800044 	movi	r2,1
81102598:	e0bffa15 	stw	r2,-24(fp)
			break;
8110259c:	00000506 	br	811025b4 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'H':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_h_spacewire_link_control_status_register_value;
811025a0:	d0a00704 	addi	r2,gp,-32740
811025a4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811025a8:	00800044 	movi	r2,1
811025ac:	e0bffa15 	stw	r2,-24(fp)
			break;
811025b0:	0001883a 	nop
		}
		if (bSuccess == TRUE){
811025b4:	e0bffa17 	ldw	r2,-24(fp)
811025b8:	10800058 	cmpnei	r2,r2,1
811025bc:	1000171e 	bne	r2,zero,8110261c <b_SpaceWire_Interface_Set_TX_Div+0x194>
			*ul_spwc_spacewire_link_control_status_register_value &= ~(ul_spwc_mask);
811025c0:	e0bffb17 	ldw	r2,-20(fp)
811025c4:	10c00017 	ldw	r3,0(r2)
811025c8:	e0bffc17 	ldw	r2,-16(fp)
811025cc:	0084303a 	nor	r2,zero,r2
811025d0:	1886703a 	and	r3,r3,r2
811025d4:	e0bffb17 	ldw	r2,-20(fp)
811025d8:	10c00015 	stw	r3,0(r2)
			*ul_spwc_spacewire_link_control_status_register_value |= ul_txdiv_mask;
811025dc:	e0bffb17 	ldw	r2,-20(fp)
811025e0:	10c00017 	ldw	r3,0(r2)
811025e4:	e0bffd17 	ldw	r2,-12(fp)
811025e8:	1886b03a 	or	r3,r3,r2
811025ec:	e0bffb17 	ldw	r2,-20(fp)
811025f0:	10c00015 	stw	r3,0(r2)
			SPWC_WRITE_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_spacewire_link_control_status_register_value);
811025f4:	e0fffe07 	ldb	r3,-8(fp)
811025f8:	e0bffb17 	ldw	r2,-20(fp)
811025fc:	10800017 	ldw	r2,0(r2)
81102600:	100d883a 	mov	r6,r2
81102604:	01400044 	movi	r5,1
81102608:	1809883a 	mov	r4,r3
8110260c:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
			bSuccess = TRUE;
81102610:	00800044 	movi	r2,1
81102614:	e0bffa15 	stw	r2,-24(fp)
81102618:	00000106 	br	81102620 <b_SpaceWire_Interface_Set_TX_Div+0x198>
		} else {
			bSuccess = FALSE;
8110261c:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
81102620:	e0bffa17 	ldw	r2,-24(fp)
	}
81102624:	e037883a 	mov	sp,fp
81102628:	dfc00117 	ldw	ra,4(sp)
8110262c:	df000017 	ldw	fp,0(sp)
81102630:	dec00204 	addi	sp,sp,8
81102634:	f800283a 	ret

81102638 <b_SpaceWire_Interface_Write_TX_Data>:

	bool b_SpaceWire_Interface_Write_TX_Data(char c_SpwID, alt_u8 uc_TxFlag, alt_u8 uc_TxData){
81102638:	defffa04 	addi	sp,sp,-24
8110263c:	dfc00515 	stw	ra,20(sp)
81102640:	df000415 	stw	fp,16(sp)
81102644:	df000404 	addi	fp,sp,16
81102648:	2807883a 	mov	r3,r5
8110264c:	3005883a 	mov	r2,r6
81102650:	e13ffd05 	stb	r4,-12(fp)
81102654:	e0fffe05 	stb	r3,-8(fp)
81102658:	e0bfff05 	stb	r2,-4(fp)

		bool bSuccess = FALSE;
8110265c:	e03ffc15 	stw	zero,-16(fp)
		if (SPWC_READ_REG32(c_SpwID, SPWC_BACKDOOR_CONTROL_REGISTER_ADDRESS) & SPWC_TX_CODEC_TX_READY_STATUS_BIT_MASK) {
81102660:	e0bffd07 	ldb	r2,-12(fp)
81102664:	014000c4 	movi	r5,3
81102668:	1009883a 	mov	r4,r2
8110266c:	11014dc0 	call	811014dc <SPWC_READ_REG32>
81102670:	1081000c 	andi	r2,r2,1024
81102674:	10000c26 	beq	r2,zero,811026a8 <b_SpaceWire_Interface_Write_TX_Data+0x70>
			SPWC_WRITE_REG32(c_SpwID,
81102678:	e13ffd07 	ldb	r4,-12(fp)
					         SPWC_BACKDOOR_CONTROL_REGISTER_ADDRESS,
					         (alt_u32)(SPWC_TX_CODEC_TX_WRITE_CONTROL_BIT_MASK | ((uc_TxFlag & 0x01) << 8) | uc_TxData));
8110267c:	e0bffe03 	ldbu	r2,-8(fp)
81102680:	1080004c 	andi	r2,r2,1
81102684:	1004923a 	slli	r2,r2,8
81102688:	10c08014 	ori	r3,r2,512
8110268c:	e0bfff03 	ldbu	r2,-4(fp)
81102690:	1884b03a 	or	r2,r3,r2

	bool b_SpaceWire_Interface_Write_TX_Data(char c_SpwID, alt_u8 uc_TxFlag, alt_u8 uc_TxData){

		bool bSuccess = FALSE;
		if (SPWC_READ_REG32(c_SpwID, SPWC_BACKDOOR_CONTROL_REGISTER_ADDRESS) & SPWC_TX_CODEC_TX_READY_STATUS_BIT_MASK) {
			SPWC_WRITE_REG32(c_SpwID,
81102694:	100d883a 	mov	r6,r2
81102698:	014000c4 	movi	r5,3
8110269c:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					         SPWC_BACKDOOR_CONTROL_REGISTER_ADDRESS,
					         (alt_u32)(SPWC_TX_CODEC_TX_WRITE_CONTROL_BIT_MASK | ((uc_TxFlag & 0x01) << 8) | uc_TxData));
			bSuccess = TRUE;
811026a0:	00800044 	movi	r2,1
811026a4:	e0bffc15 	stw	r2,-16(fp)
		}

		return bSuccess;
811026a8:	e0bffc17 	ldw	r2,-16(fp)
	}
811026ac:	e037883a 	mov	sp,fp
811026b0:	dfc00117 	ldw	ra,4(sp)
811026b4:	df000017 	ldw	fp,0(sp)
811026b8:	dec00204 	addi	sp,sp,8
811026bc:	f800283a 	ret

811026c0 <b_SpaceWire_Interface_Send_SpaceWire_Data>:

	bool b_SpaceWire_Interface_Send_SpaceWire_Data(char c_SpwID, alt_u8 *data_buffer, alt_u16 data_size){
811026c0:	defff904 	addi	sp,sp,-28
811026c4:	dfc00615 	stw	ra,24(sp)
811026c8:	df000515 	stw	fp,20(sp)
811026cc:	df000504 	addi	fp,sp,20
811026d0:	2007883a 	mov	r3,r4
811026d4:	e17ffe15 	stw	r5,-8(fp)
811026d8:	3005883a 	mov	r2,r6
811026dc:	e0fffd05 	stb	r3,-12(fp)
811026e0:	e0bfff0d 	sth	r2,-4(fp)
		bool bSuccess = FALSE;
811026e4:	e03ffb15 	stw	zero,-20(fp)

		alt_u16 cnt = 0;
811026e8:	e03ffc0d 	sth	zero,-16(fp)
		while ((b_SpaceWire_Interface_Write_TX_Data(c_SpwID, 0, data_buffer[cnt])) && (cnt < (data_size - 1))) {
811026ec:	00000306 	br	811026fc <b_SpaceWire_Interface_Send_SpaceWire_Data+0x3c>
			cnt++;
811026f0:	e0bffc0b 	ldhu	r2,-16(fp)
811026f4:	10800044 	addi	r2,r2,1
811026f8:	e0bffc0d 	sth	r2,-16(fp)

	bool b_SpaceWire_Interface_Send_SpaceWire_Data(char c_SpwID, alt_u8 *data_buffer, alt_u16 data_size){
		bool bSuccess = FALSE;

		alt_u16 cnt = 0;
		while ((b_SpaceWire_Interface_Write_TX_Data(c_SpwID, 0, data_buffer[cnt])) && (cnt < (data_size - 1))) {
811026fc:	e13ffd07 	ldb	r4,-12(fp)
81102700:	e0bffc0b 	ldhu	r2,-16(fp)
81102704:	e0fffe17 	ldw	r3,-8(fp)
81102708:	1885883a 	add	r2,r3,r2
8110270c:	10800003 	ldbu	r2,0(r2)
81102710:	10803fcc 	andi	r2,r2,255
81102714:	100d883a 	mov	r6,r2
81102718:	000b883a 	mov	r5,zero
8110271c:	11026380 	call	81102638 <b_SpaceWire_Interface_Write_TX_Data>
81102720:	10000426 	beq	r2,zero,81102734 <b_SpaceWire_Interface_Send_SpaceWire_Data+0x74>
81102724:	e0fffc0b 	ldhu	r3,-16(fp)
81102728:	e0bfff0b 	ldhu	r2,-4(fp)
8110272c:	10bfffc4 	addi	r2,r2,-1
81102730:	18bfef16 	blt	r3,r2,811026f0 <__reset+0xfb0e26f0>
			cnt++;
		}
		if (cnt == (data_size - 1)) {
81102734:	e0fffc0b 	ldhu	r3,-16(fp)
81102738:	e0bfff0b 	ldhu	r2,-4(fp)
8110273c:	10bfffc4 	addi	r2,r2,-1
81102740:	1880081e 	bne	r3,r2,81102764 <b_SpaceWire_Interface_Send_SpaceWire_Data+0xa4>
			if (b_SpaceWire_Interface_Write_TX_Data(c_SpwID, 1, 0)){
81102744:	e0bffd07 	ldb	r2,-12(fp)
81102748:	000d883a 	mov	r6,zero
8110274c:	01400044 	movi	r5,1
81102750:	1009883a 	mov	r4,r2
81102754:	11026380 	call	81102638 <b_SpaceWire_Interface_Write_TX_Data>
81102758:	10000226 	beq	r2,zero,81102764 <b_SpaceWire_Interface_Send_SpaceWire_Data+0xa4>
				bSuccess = TRUE;
8110275c:	00800044 	movi	r2,1
81102760:	e0bffb15 	stw	r2,-20(fp)
			}
		}

		return bSuccess;
81102764:	e0bffb17 	ldw	r2,-20(fp)
	}
81102768:	e037883a 	mov	sp,fp
8110276c:	dfc00117 	ldw	ra,4(sp)
81102770:	df000017 	ldw	fp,0(sp)
81102774:	dec00204 	addi	sp,sp,8
81102778:	f800283a 	ret

8110277c <b_SpaceWire_Interface_Read_RX_Data>:

	bool b_SpaceWire_Interface_Read_RX_Data(char c_SpwID, alt_u8 *uc_RxFlag, alt_u8 *uc_RxData){
8110277c:	defff904 	addi	sp,sp,-28
81102780:	dfc00615 	stw	ra,24(sp)
81102784:	df000515 	stw	fp,20(sp)
81102788:	df000504 	addi	fp,sp,20
8110278c:	2005883a 	mov	r2,r4
81102790:	e17ffe15 	stw	r5,-8(fp)
81102794:	e1bfff15 	stw	r6,-4(fp)
81102798:	e0bffd05 	stb	r2,-12(fp)

		bool bSuccess = FALSE;
8110279c:	e03ffb15 	stw	zero,-20(fp)
		alt_u32 backdoor_register = 0;
811027a0:	e03ffc15 	stw	zero,-16(fp)

		backdoor_register = SPWC_READ_REG32(c_SpwID, SPWC_BACKDOOR_CONTROL_REGISTER_ADDRESS);
811027a4:	e0bffd07 	ldb	r2,-12(fp)
811027a8:	014000c4 	movi	r5,3
811027ac:	1009883a 	mov	r4,r2
811027b0:	11014dc0 	call	811014dc <SPWC_READ_REG32>
811027b4:	e0bffc15 	stw	r2,-16(fp)
		if (backdoor_register & SPWC_RX_CODEC_RX_DATAVALID_STATUS_BIT_MASK) {
811027b8:	e0bffc17 	ldw	r2,-16(fp)
811027bc:	1081002c 	andhi	r2,r2,1024
811027c0:	10001326 	beq	r2,zero,81102810 <b_SpaceWire_Interface_Read_RX_Data+0x94>

			*uc_RxFlag = (alt_u8)((backdoor_register & SPWC_RX_CODEC_SPACEWIRE_FLAG_VALUE_MASK) >> 24);
811027c4:	e0bffc17 	ldw	r2,-16(fp)
811027c8:	1080402c 	andhi	r2,r2,256
811027cc:	1004d63a 	srli	r2,r2,24
811027d0:	1007883a 	mov	r3,r2
811027d4:	e0bffe17 	ldw	r2,-8(fp)
811027d8:	10c00005 	stb	r3,0(r2)
			*uc_RxData = (alt_u8)((backdoor_register & SPWC_RX_CODEC_SPACEWIRE_DATA_VALUE_MASK) >> 16);
811027dc:	e0bffc17 	ldw	r2,-16(fp)
811027e0:	10803fec 	andhi	r2,r2,255
811027e4:	1004d43a 	srli	r2,r2,16
811027e8:	1007883a 	mov	r3,r2
811027ec:	e0bfff17 	ldw	r2,-4(fp)
811027f0:	10c00005 	stb	r3,0(r2)

			SPWC_WRITE_REG32(c_SpwID,
811027f4:	e0bffd07 	ldb	r2,-12(fp)
811027f8:	01808034 	movhi	r6,512
811027fc:	014000c4 	movi	r5,3
81102800:	1009883a 	mov	r4,r2
81102804:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					         SPWC_BACKDOOR_CONTROL_REGISTER_ADDRESS,
					         (alt_u32)(SPWC_RX_CODEC_RX_READ_CONTROL_BIT_MASK));
			bSuccess = TRUE;
81102808:	00800044 	movi	r2,1
8110280c:	e0bffb15 	stw	r2,-20(fp)
		}

		return bSuccess;
81102810:	e0bffb17 	ldw	r2,-20(fp)
	}
81102814:	e037883a 	mov	sp,fp
81102818:	dfc00117 	ldw	ra,4(sp)
8110281c:	df000017 	ldw	fp,0(sp)
81102820:	dec00204 	addi	sp,sp,8
81102824:	f800283a 	ret

81102828 <ui_SpaceWire_Interface_Get_SpaceWire_Data>:

	alt_u16 ui_SpaceWire_Interface_Get_SpaceWire_Data(char c_SpwID, alt_u8 *data_buffer, alt_u16 buffer_size){
81102828:	defffa04 	addi	sp,sp,-24
8110282c:	dfc00515 	stw	ra,20(sp)
81102830:	df000415 	stw	fp,16(sp)
81102834:	df000404 	addi	fp,sp,16
81102838:	2007883a 	mov	r3,r4
8110283c:	e17ffe15 	stw	r5,-8(fp)
81102840:	3005883a 	mov	r2,r6
81102844:	e0fffd05 	stb	r3,-12(fp)
81102848:	e0bfff0d 	sth	r2,-4(fp)

		alt_u16 ui_rx_data_size = 0;
8110284c:	e03ffc0d 	sth	zero,-16(fp)

		alt_u8 spw_flag = 0;
81102850:	e03ffc85 	stb	zero,-14(fp)
		alt_u8 spw_data = 0;
81102854:	e03ffcc5 	stb	zero,-13(fp)

		while ((b_SpaceWire_Interface_Read_RX_Data(c_SpwID, &spw_flag, &spw_data)) && (ui_rx_data_size < (buffer_size - 1))) {
81102858:	00000b06 	br	81102888 <ui_SpaceWire_Interface_Get_SpaceWire_Data+0x60>
			if (spw_flag == 0) {
8110285c:	e0bffc83 	ldbu	r2,-14(fp)
81102860:	10803fcc 	andi	r2,r2,255
81102864:	1000081e 	bne	r2,zero,81102888 <ui_SpaceWire_Interface_Get_SpaceWire_Data+0x60>
				data_buffer[ui_rx_data_size] = spw_data;
81102868:	e0bffc0b 	ldhu	r2,-16(fp)
8110286c:	e0fffe17 	ldw	r3,-8(fp)
81102870:	1885883a 	add	r2,r3,r2
81102874:	e0fffcc3 	ldbu	r3,-13(fp)
81102878:	10c00005 	stb	r3,0(r2)
				ui_rx_data_size++;
8110287c:	e0bffc0b 	ldhu	r2,-16(fp)
81102880:	10800044 	addi	r2,r2,1
81102884:	e0bffc0d 	sth	r2,-16(fp)
		alt_u16 ui_rx_data_size = 0;

		alt_u8 spw_flag = 0;
		alt_u8 spw_data = 0;

		while ((b_SpaceWire_Interface_Read_RX_Data(c_SpwID, &spw_flag, &spw_data)) && (ui_rx_data_size < (buffer_size - 1))) {
81102888:	e0bffd07 	ldb	r2,-12(fp)
8110288c:	e13ffcc4 	addi	r4,fp,-13
81102890:	e0fffc84 	addi	r3,fp,-14
81102894:	200d883a 	mov	r6,r4
81102898:	180b883a 	mov	r5,r3
8110289c:	1009883a 	mov	r4,r2
811028a0:	110277c0 	call	8110277c <b_SpaceWire_Interface_Read_RX_Data>
811028a4:	10000426 	beq	r2,zero,811028b8 <ui_SpaceWire_Interface_Get_SpaceWire_Data+0x90>
811028a8:	e0fffc0b 	ldhu	r3,-16(fp)
811028ac:	e0bfff0b 	ldhu	r2,-4(fp)
811028b0:	10bfffc4 	addi	r2,r2,-1
811028b4:	18bfe916 	blt	r3,r2,8110285c <__reset+0xfb0e285c>
				data_buffer[ui_rx_data_size] = spw_data;
				ui_rx_data_size++;
			}
		}

		return ui_rx_data_size;
811028b8:	e0bffc0b 	ldhu	r2,-16(fp)
	}
811028bc:	e037883a 	mov	sp,fp
811028c0:	dfc00117 	ldw	ra,4(sp)
811028c4:	df000017 	ldw	fp,0(sp)
811028c8:	dec00204 	addi	sp,sp,8
811028cc:	f800283a 	ret

811028d0 <TRAN_WRITE_REG32>:
	alt_u32 ul_tran_e_interface_control_status_register_value = 0x00000000;
	alt_u32 ul_tran_f_interface_control_status_register_value = 0x00000000;
	alt_u32 ul_tran_g_interface_control_status_register_value = 0x00000000;
	alt_u32 ul_tran_h_interface_control_status_register_value = 0x00000000;

	void TRAN_WRITE_REG32(char c_SpwID, alt_u8 RegisterOffset, alt_u32 RegisterValue){
811028d0:	defffb04 	addi	sp,sp,-20
811028d4:	df000415 	stw	fp,16(sp)
811028d8:	df000404 	addi	fp,sp,16
811028dc:	2007883a 	mov	r3,r4
811028e0:	2805883a 	mov	r2,r5
811028e4:	e1bfff15 	stw	r6,-4(fp)
811028e8:	e0fffd05 	stb	r3,-12(fp)
811028ec:	e0bffe05 	stb	r2,-8(fp)
		alt_u32 *pTranAddr = (alt_u32 *)TRAN_A_BASE;
811028f0:	e03ffc15 	stw	zero,-16(fp)
		switch (c_SpwID) {
811028f4:	e0bffd07 	ldb	r2,-12(fp)
811028f8:	10bfefc4 	addi	r2,r2,-65
811028fc:	10c00228 	cmpgeui	r3,r2,8
81102900:	18001e1e 	bne	r3,zero,8110297c <TRAN_WRITE_REG32+0xac>
81102904:	100690ba 	slli	r3,r2,2
81102908:	00a04434 	movhi	r2,33040
8110290c:	108a4704 	addi	r2,r2,10524
81102910:	1885883a 	add	r2,r3,r2
81102914:	10800017 	ldw	r2,0(r2)
81102918:	1000683a 	jmp	r2
8110291c:	8110293c 	xorhi	r4,r16,16548
81102920:	81102944 	addi	r4,r16,16549
81102924:	8110294c 	andi	r4,r16,16549
81102928:	81102954 	ori	r4,r16,16549
8110292c:	8110295c 	xori	r4,r16,16549
81102930:	81102964 	muli	r4,r16,16549
81102934:	8110296c 	andhi	r4,r16,16549
81102938:	81102974 	orhi	r4,r16,16549
			case 'A':
				pTranAddr = (alt_u32 *)TRAN_A_BASE;
8110293c:	e03ffc15 	stw	zero,-16(fp)
			break;
81102940:	00000e06 	br	8110297c <TRAN_WRITE_REG32+0xac>
			case 'B':
				pTranAddr = (alt_u32 *)TRAN_B_BASE;
81102944:	e03ffc15 	stw	zero,-16(fp)
			break;
81102948:	00000c06 	br	8110297c <TRAN_WRITE_REG32+0xac>
			case 'C':
				pTranAddr = (alt_u32 *)TRAN_C_BASE;
8110294c:	e03ffc15 	stw	zero,-16(fp)
			break;
81102950:	00000a06 	br	8110297c <TRAN_WRITE_REG32+0xac>
			case 'D':
				pTranAddr = (alt_u32 *)TRAN_D_BASE;
81102954:	e03ffc15 	stw	zero,-16(fp)
			break;
81102958:	00000806 	br	8110297c <TRAN_WRITE_REG32+0xac>
			case 'E':
				pTranAddr = (alt_u32 *)TRAN_E_BASE;
8110295c:	e03ffc15 	stw	zero,-16(fp)
			break;
81102960:	00000606 	br	8110297c <TRAN_WRITE_REG32+0xac>
			case 'F':
				pTranAddr = (alt_u32 *)TRAN_F_BASE;
81102964:	e03ffc15 	stw	zero,-16(fp)
			break;
81102968:	00000406 	br	8110297c <TRAN_WRITE_REG32+0xac>
			case 'G':
				pTranAddr = (alt_u32 *)TRAN_G_BASE;
8110296c:	e03ffc15 	stw	zero,-16(fp)
			break;
81102970:	00000206 	br	8110297c <TRAN_WRITE_REG32+0xac>
			case 'H':
				pTranAddr = (alt_u32 *)TRAN_H_BASE;
81102974:	e03ffc15 	stw	zero,-16(fp)
			break;
81102978:	0001883a 	nop
		}
		*(pTranAddr + (alt_u32)RegisterOffset) = (alt_u32) RegisterValue;
8110297c:	e0bffe03 	ldbu	r2,-8(fp)
81102980:	1085883a 	add	r2,r2,r2
81102984:	1085883a 	add	r2,r2,r2
81102988:	1007883a 	mov	r3,r2
8110298c:	e0bffc17 	ldw	r2,-16(fp)
81102990:	10c5883a 	add	r2,r2,r3
81102994:	e0ffff17 	ldw	r3,-4(fp)
81102998:	10c00015 	stw	r3,0(r2)
	}
8110299c:	0001883a 	nop
811029a0:	e037883a 	mov	sp,fp
811029a4:	df000017 	ldw	fp,0(sp)
811029a8:	dec00104 	addi	sp,sp,4
811029ac:	f800283a 	ret

811029b0 <TRAN_READ_REG32>:

	alt_u32 TRAN_READ_REG32(char c_SpwID, alt_u8 RegisterOffset){
811029b0:	defffb04 	addi	sp,sp,-20
811029b4:	df000415 	stw	fp,16(sp)
811029b8:	df000404 	addi	fp,sp,16
811029bc:	2007883a 	mov	r3,r4
811029c0:	2805883a 	mov	r2,r5
811029c4:	e0fffe05 	stb	r3,-8(fp)
811029c8:	e0bfff05 	stb	r2,-4(fp)
		alt_u32 RegisterValue = 0;
811029cc:	e03ffd15 	stw	zero,-12(fp)
		alt_u32 *pTranAddr = (alt_u32 *)TRAN_A_BASE;
811029d0:	e03ffc15 	stw	zero,-16(fp)
		switch (c_SpwID) {
811029d4:	e0bffe07 	ldb	r2,-8(fp)
811029d8:	10bfefc4 	addi	r2,r2,-65
811029dc:	10c00228 	cmpgeui	r3,r2,8
811029e0:	18001e1e 	bne	r3,zero,81102a5c <TRAN_READ_REG32+0xac>
811029e4:	100690ba 	slli	r3,r2,2
811029e8:	00a04434 	movhi	r2,33040
811029ec:	108a7f04 	addi	r2,r2,10748
811029f0:	1885883a 	add	r2,r3,r2
811029f4:	10800017 	ldw	r2,0(r2)
811029f8:	1000683a 	jmp	r2
811029fc:	81102a1c 	xori	r4,r16,16552
81102a00:	81102a24 	muli	r4,r16,16552
81102a04:	81102a2c 	andhi	r4,r16,16552
81102a08:	81102a34 	orhi	r4,r16,16552
81102a0c:	81102a3c 	xorhi	r4,r16,16552
81102a10:	81102a44 	addi	r4,r16,16553
81102a14:	81102a4c 	andi	r4,r16,16553
81102a18:	81102a54 	ori	r4,r16,16553
			case 'A':
				pTranAddr = (alt_u32 *)TRAN_A_BASE;
81102a1c:	e03ffc15 	stw	zero,-16(fp)
			break;
81102a20:	00000e06 	br	81102a5c <TRAN_READ_REG32+0xac>
			case 'B':
				pTranAddr = (alt_u32 *)TRAN_B_BASE;
81102a24:	e03ffc15 	stw	zero,-16(fp)
			break;
81102a28:	00000c06 	br	81102a5c <TRAN_READ_REG32+0xac>
			case 'C':
				pTranAddr = (alt_u32 *)TRAN_C_BASE;
81102a2c:	e03ffc15 	stw	zero,-16(fp)
			break;
81102a30:	00000a06 	br	81102a5c <TRAN_READ_REG32+0xac>
			case 'D':
				pTranAddr = (alt_u32 *)TRAN_D_BASE;
81102a34:	e03ffc15 	stw	zero,-16(fp)
			break;
81102a38:	00000806 	br	81102a5c <TRAN_READ_REG32+0xac>
			case 'E':
				pTranAddr = (alt_u32 *)TRAN_E_BASE;
81102a3c:	e03ffc15 	stw	zero,-16(fp)
			break;
81102a40:	00000606 	br	81102a5c <TRAN_READ_REG32+0xac>
			case 'F':
				pTranAddr = (alt_u32 *)TRAN_F_BASE;
81102a44:	e03ffc15 	stw	zero,-16(fp)
			break;
81102a48:	00000406 	br	81102a5c <TRAN_READ_REG32+0xac>
			case 'G':
				pTranAddr = (alt_u32 *)TRAN_G_BASE;
81102a4c:	e03ffc15 	stw	zero,-16(fp)
			break;
81102a50:	00000206 	br	81102a5c <TRAN_READ_REG32+0xac>
			case 'H':
				pTranAddr = (alt_u32 *)TRAN_H_BASE;
81102a54:	e03ffc15 	stw	zero,-16(fp)
			break;
81102a58:	0001883a 	nop
		}
		RegisterValue = *(pTranAddr + (alt_u32)RegisterOffset);
81102a5c:	e0bfff03 	ldbu	r2,-4(fp)
81102a60:	1085883a 	add	r2,r2,r2
81102a64:	1085883a 	add	r2,r2,r2
81102a68:	1007883a 	mov	r3,r2
81102a6c:	e0bffc17 	ldw	r2,-16(fp)
81102a70:	10c5883a 	add	r2,r2,r3
81102a74:	10800017 	ldw	r2,0(r2)
81102a78:	e0bffd15 	stw	r2,-12(fp)
		return RegisterValue;
81102a7c:	e0bffd17 	ldw	r2,-12(fp)
	}
81102a80:	e037883a 	mov	sp,fp
81102a84:	df000017 	ldw	fp,0(sp)
81102a88:	dec00104 	addi	sp,sp,4
81102a8c:	f800283a 	ret

81102a90 <b_Transparent_Interface_Write_Register>:

	bool b_Transparent_Interface_Write_Register(char c_SpwID, alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
81102a90:	defffa04 	addi	sp,sp,-24
81102a94:	dfc00515 	stw	ra,20(sp)
81102a98:	df000415 	stw	fp,16(sp)
81102a9c:	df000404 	addi	fp,sp,16
81102aa0:	2007883a 	mov	r3,r4
81102aa4:	2805883a 	mov	r2,r5
81102aa8:	e1bfff15 	stw	r6,-4(fp)
81102aac:	e0fffd05 	stb	r3,-12(fp)
81102ab0:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81102ab4:	e03ffc15 	stw	zero,-16(fp)

		if (uc_RegisterAddress <= 0x02) {
81102ab8:	e0bffe03 	ldbu	r2,-8(fp)
81102abc:	108000e8 	cmpgeui	r2,r2,3
81102ac0:	1000081e 	bne	r2,zero,81102ae4 <b_Transparent_Interface_Write_Register+0x54>
			TRAN_WRITE_REG32(c_SpwID, uc_RegisterAddress, ul_RegisterValue);
81102ac4:	e0bffd07 	ldb	r2,-12(fp)
81102ac8:	e0fffe03 	ldbu	r3,-8(fp)
81102acc:	e1bfff17 	ldw	r6,-4(fp)
81102ad0:	180b883a 	mov	r5,r3
81102ad4:	1009883a 	mov	r4,r2
81102ad8:	11028d00 	call	811028d0 <TRAN_WRITE_REG32>
			bSuccess = TRUE;
81102adc:	00800044 	movi	r2,1
81102ae0:	e0bffc15 	stw	r2,-16(fp)
		}

		return bSuccess;
81102ae4:	e0bffc17 	ldw	r2,-16(fp)
	}
81102ae8:	e037883a 	mov	sp,fp
81102aec:	dfc00117 	ldw	ra,4(sp)
81102af0:	df000017 	ldw	fp,0(sp)
81102af4:	dec00204 	addi	sp,sp,8
81102af8:	f800283a 	ret

81102afc <ul_Transparent_Interface_Read_Register>:

	alt_u32 ul_Transparent_Interface_Read_Register(char c_SpwID, alt_u8 uc_RegisterAddress){
81102afc:	defffb04 	addi	sp,sp,-20
81102b00:	dfc00415 	stw	ra,16(sp)
81102b04:	df000315 	stw	fp,12(sp)
81102b08:	df000304 	addi	fp,sp,12
81102b0c:	2007883a 	mov	r3,r4
81102b10:	2805883a 	mov	r2,r5
81102b14:	e0fffe05 	stb	r3,-8(fp)
81102b18:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 ul_RegisterValue = 0;
81102b1c:	e03ffd15 	stw	zero,-12(fp)

		if (uc_RegisterAddress <= 0x02) {
81102b20:	e0bfff03 	ldbu	r2,-4(fp)
81102b24:	108000e8 	cmpgeui	r2,r2,3
81102b28:	1000061e 	bne	r2,zero,81102b44 <ul_Transparent_Interface_Read_Register+0x48>
			ul_RegisterValue = TRAN_READ_REG32(c_SpwID, uc_RegisterAddress);
81102b2c:	e0bffe07 	ldb	r2,-8(fp)
81102b30:	e0ffff03 	ldbu	r3,-4(fp)
81102b34:	180b883a 	mov	r5,r3
81102b38:	1009883a 	mov	r4,r2
81102b3c:	11029b00 	call	811029b0 <TRAN_READ_REG32>
81102b40:	e0bffd15 	stw	r2,-12(fp)
		}

		return ul_RegisterValue;
81102b44:	e0bffd17 	ldw	r2,-12(fp)
	}
81102b48:	e037883a 	mov	sp,fp
81102b4c:	dfc00117 	ldw	ra,4(sp)
81102b50:	df000017 	ldw	fp,0(sp)
81102b54:	dec00204 	addi	sp,sp,8
81102b58:	f800283a 	ret

81102b5c <v_Transparent_Interface_Enable_Control>:

	bool v_Transparent_Interface_Enable_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_EnableMask){
81102b5c:	defff804 	addi	sp,sp,-32
81102b60:	dfc00715 	stw	ra,28(sp)
81102b64:	df000615 	stw	fp,24(sp)
81102b68:	df000604 	addi	fp,sp,24
81102b6c:	2007883a 	mov	r3,r4
81102b70:	2805883a 	mov	r2,r5
81102b74:	e1bfff15 	stw	r6,-4(fp)
81102b78:	e0fffd05 	stb	r3,-12(fp)
81102b7c:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81102b80:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_tran_mask = TRAN_INTERFACE_ENABLE_CONTROL_BIT_MASK | TRAN_INTERFACE_RX_ENABLE_CONTROL_BIT_MASK | TRAN_INTERFACE_TX_ENABLE_CONTROL_BIT_MASK;
81102b84:	0081c004 	movi	r2,1792
81102b88:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81102b8c:	d0a02804 	addi	r2,gp,-32608
81102b90:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
81102b94:	e0bffd07 	ldb	r2,-12(fp)
81102b98:	10bfefc4 	addi	r2,r2,-65
81102b9c:	10c00228 	cmpgeui	r3,r2,8
81102ba0:	1800361e 	bne	r3,zero,81102c7c <v_Transparent_Interface_Enable_Control+0x120>
81102ba4:	100690ba 	slli	r3,r2,2
81102ba8:	00a04434 	movhi	r2,33040
81102bac:	108aef04 	addi	r2,r2,11196
81102bb0:	1885883a 	add	r2,r3,r2
81102bb4:	10800017 	ldw	r2,0(r2)
81102bb8:	1000683a 	jmp	r2
81102bbc:	81102bdc 	xori	r4,r16,16559
81102bc0:	81102bf0 	cmpltui	r4,r16,16559
81102bc4:	81102c04 	addi	r4,r16,16560
81102bc8:	81102c18 	cmpnei	r4,r16,16560
81102bcc:	81102c2c 	andhi	r4,r16,16560
81102bd0:	81102c40 	call	881102c4 <__reset+0x20f02c4>
81102bd4:	81102c54 	ori	r4,r16,16561
81102bd8:	81102c68 	cmpgeui	r4,r16,16561
			case 'A':
				ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81102bdc:	d0a02804 	addi	r2,gp,-32608
81102be0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102be4:	00800044 	movi	r2,1
81102be8:	e0bffa15 	stw	r2,-24(fp)
			break;
81102bec:	00002306 	br	81102c7c <v_Transparent_Interface_Enable_Control+0x120>
			case 'B':
				ul_tran_interface_control_status_register_value = &ul_tran_b_interface_control_status_register_value;
81102bf0:	d0a02904 	addi	r2,gp,-32604
81102bf4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102bf8:	00800044 	movi	r2,1
81102bfc:	e0bffa15 	stw	r2,-24(fp)
			break;
81102c00:	00001e06 	br	81102c7c <v_Transparent_Interface_Enable_Control+0x120>
			case 'C':
				ul_tran_interface_control_status_register_value = &ul_tran_c_interface_control_status_register_value;
81102c04:	d0a02a04 	addi	r2,gp,-32600
81102c08:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102c0c:	00800044 	movi	r2,1
81102c10:	e0bffa15 	stw	r2,-24(fp)
			break;
81102c14:	00001906 	br	81102c7c <v_Transparent_Interface_Enable_Control+0x120>
			case 'D':
				ul_tran_interface_control_status_register_value = &ul_tran_d_interface_control_status_register_value;
81102c18:	d0a02b04 	addi	r2,gp,-32596
81102c1c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102c20:	00800044 	movi	r2,1
81102c24:	e0bffa15 	stw	r2,-24(fp)
			break;
81102c28:	00001406 	br	81102c7c <v_Transparent_Interface_Enable_Control+0x120>
			case 'E':
				ul_tran_interface_control_status_register_value = &ul_tran_e_interface_control_status_register_value;
81102c2c:	d0a02c04 	addi	r2,gp,-32592
81102c30:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102c34:	00800044 	movi	r2,1
81102c38:	e0bffa15 	stw	r2,-24(fp)
			break;
81102c3c:	00000f06 	br	81102c7c <v_Transparent_Interface_Enable_Control+0x120>
			case 'F':
				ul_tran_interface_control_status_register_value = &ul_tran_f_interface_control_status_register_value;
81102c40:	d0a02d04 	addi	r2,gp,-32588
81102c44:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102c48:	00800044 	movi	r2,1
81102c4c:	e0bffa15 	stw	r2,-24(fp)
			break;
81102c50:	00000a06 	br	81102c7c <v_Transparent_Interface_Enable_Control+0x120>
			case 'G':
				ul_tran_interface_control_status_register_value = &ul_tran_g_interface_control_status_register_value;
81102c54:	d0a02e04 	addi	r2,gp,-32584
81102c58:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102c5c:	00800044 	movi	r2,1
81102c60:	e0bffa15 	stw	r2,-24(fp)
			break;
81102c64:	00000506 	br	81102c7c <v_Transparent_Interface_Enable_Control+0x120>
			case 'H':
				ul_tran_interface_control_status_register_value = &ul_tran_h_interface_control_status_register_value;
81102c68:	d0a02f04 	addi	r2,gp,-32580
81102c6c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102c70:	00800044 	movi	r2,1
81102c74:	e0bffa15 	stw	r2,-24(fp)
			break;
81102c78:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_EnableMask & ul_tran_mask) != 0)){
81102c7c:	e0bffa17 	ldw	r2,-24(fp)
81102c80:	10800058 	cmpnei	r2,r2,1
81102c84:	10002b1e 	bne	r2,zero,81102d34 <v_Transparent_Interface_Enable_Control+0x1d8>
81102c88:	e0ffff17 	ldw	r3,-4(fp)
81102c8c:	e0bffc17 	ldw	r2,-16(fp)
81102c90:	1884703a 	and	r2,r3,r2
81102c94:	10002726 	beq	r2,zero,81102d34 <v_Transparent_Interface_Enable_Control+0x1d8>
			switch (uc_RegisterOperation){
81102c98:	e0bffe03 	ldbu	r2,-8(fp)
81102c9c:	10000326 	beq	r2,zero,81102cac <v_Transparent_Interface_Enable_Control+0x150>
81102ca0:	10800060 	cmpeqi	r2,r2,1
81102ca4:	1000121e 	bne	r2,zero,81102cf0 <v_Transparent_Interface_Enable_Control+0x194>
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
81102ca8:	00002306 	br	81102d38 <v_Transparent_Interface_Enable_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_EnableMask & ul_tran_mask) != 0)){
			switch (uc_RegisterOperation){
			
				case TRAN_REG_CLEAR:
					*ul_tran_interface_control_status_register_value &= ~ul_EnableMask;
81102cac:	e0bffb17 	ldw	r2,-20(fp)
81102cb0:	10c00017 	ldw	r3,0(r2)
81102cb4:	e0bfff17 	ldw	r2,-4(fp)
81102cb8:	0084303a 	nor	r2,zero,r2
81102cbc:	1886703a 	and	r3,r3,r2
81102cc0:	e0bffb17 	ldw	r2,-20(fp)
81102cc4:	10c00015 	stw	r3,0(r2)
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
81102cc8:	e0fffd07 	ldb	r3,-12(fp)
81102ccc:	e0bffb17 	ldw	r2,-20(fp)
81102cd0:	10800017 	ldw	r2,0(r2)
81102cd4:	100d883a 	mov	r6,r2
81102cd8:	01400804 	movi	r5,32
81102cdc:	1809883a 	mov	r4,r3
81102ce0:	11028d00 	call	811028d0 <TRAN_WRITE_REG32>
					bSuccess = TRUE;
81102ce4:	00800044 	movi	r2,1
81102ce8:	e0bffa15 	stw	r2,-24(fp)
				break;
81102cec:	00001006 	br	81102d30 <v_Transparent_Interface_Enable_Control+0x1d4>

				case TRAN_REG_SET:
					*ul_tran_interface_control_status_register_value |= ul_EnableMask;
81102cf0:	e0bffb17 	ldw	r2,-20(fp)
81102cf4:	10c00017 	ldw	r3,0(r2)
81102cf8:	e0bfff17 	ldw	r2,-4(fp)
81102cfc:	1886b03a 	or	r3,r3,r2
81102d00:	e0bffb17 	ldw	r2,-20(fp)
81102d04:	10c00015 	stw	r3,0(r2)
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
81102d08:	e0fffd07 	ldb	r3,-12(fp)
81102d0c:	e0bffb17 	ldw	r2,-20(fp)
81102d10:	10800017 	ldw	r2,0(r2)
81102d14:	100d883a 	mov	r6,r2
81102d18:	01400804 	movi	r5,32
81102d1c:	1809883a 	mov	r4,r3
81102d20:	11028d00 	call	811028d0 <TRAN_WRITE_REG32>
					bSuccess = TRUE;
81102d24:	00800044 	movi	r2,1
81102d28:	e0bffa15 	stw	r2,-24(fp)
				break;
81102d2c:	0001883a 	nop

			}
		} else {
81102d30:	00000106 	br	81102d38 <v_Transparent_Interface_Enable_Control+0x1dc>
			bSuccess = FALSE;
81102d34:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
81102d38:	e0bffa17 	ldw	r2,-24(fp)
	}
81102d3c:	e037883a 	mov	sp,fp
81102d40:	dfc00117 	ldw	ra,4(sp)
81102d44:	df000017 	ldw	fp,0(sp)
81102d48:	dec00204 	addi	sp,sp,8
81102d4c:	f800283a 	ret

81102d50 <v_Transparent_Interface_Interrupts_Enable_Control>:

	bool v_Transparent_Interface_Interrupts_Enable_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_InterruptMask){
81102d50:	defff804 	addi	sp,sp,-32
81102d54:	dfc00715 	stw	ra,28(sp)
81102d58:	df000615 	stw	fp,24(sp)
81102d5c:	df000604 	addi	fp,sp,24
81102d60:	2007883a 	mov	r3,r4
81102d64:	2805883a 	mov	r2,r5
81102d68:	e1bfff15 	stw	r6,-4(fp)
81102d6c:	e0fffd05 	stb	r3,-12(fp)
81102d70:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81102d74:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_tran_mask = TRAN_INTERFACE_ERROR_INTERRUPT_ENABLE_BIT_MASK | TRAN_DATA_RECEIVED_INTERRUPT_ENABLE_BIT_MASK | TRAN_RX_FIFO_FULL_INTERRUPT_ENABLE_BIT_MASK | TRAN_TX_FIFO_EMPTY_INTERRUPT_ENABLE_BIT_MASK;
81102d78:	00803c04 	movi	r2,240
81102d7c:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81102d80:	d0a02804 	addi	r2,gp,-32608
81102d84:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
81102d88:	e0bffd07 	ldb	r2,-12(fp)
81102d8c:	10bfefc4 	addi	r2,r2,-65
81102d90:	10c00228 	cmpgeui	r3,r2,8
81102d94:	1800361e 	bne	r3,zero,81102e70 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
81102d98:	100690ba 	slli	r3,r2,2
81102d9c:	00a04434 	movhi	r2,33040
81102da0:	108b6c04 	addi	r2,r2,11696
81102da4:	1885883a 	add	r2,r3,r2
81102da8:	10800017 	ldw	r2,0(r2)
81102dac:	1000683a 	jmp	r2
81102db0:	81102dd0 	cmplti	r4,r16,16567
81102db4:	81102de4 	muli	r4,r16,16567
81102db8:	81102df8 	rdprs	r4,r16,16567
81102dbc:	81102e0c 	andi	r4,r16,16568
81102dc0:	81102e20 	cmpeqi	r4,r16,16568
81102dc4:	81102e34 	orhi	r4,r16,16568
81102dc8:	81102e48 	cmpgei	r4,r16,16569
81102dcc:	81102e5c 	xori	r4,r16,16569
			case 'A':
				ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81102dd0:	d0a02804 	addi	r2,gp,-32608
81102dd4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102dd8:	00800044 	movi	r2,1
81102ddc:	e0bffa15 	stw	r2,-24(fp)
			break;
81102de0:	00002306 	br	81102e70 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'B':
				ul_tran_interface_control_status_register_value = &ul_tran_b_interface_control_status_register_value;
81102de4:	d0a02904 	addi	r2,gp,-32604
81102de8:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102dec:	00800044 	movi	r2,1
81102df0:	e0bffa15 	stw	r2,-24(fp)
			break;
81102df4:	00001e06 	br	81102e70 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'C':
				ul_tran_interface_control_status_register_value = &ul_tran_c_interface_control_status_register_value;
81102df8:	d0a02a04 	addi	r2,gp,-32600
81102dfc:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102e00:	00800044 	movi	r2,1
81102e04:	e0bffa15 	stw	r2,-24(fp)
			break;
81102e08:	00001906 	br	81102e70 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'D':
				ul_tran_interface_control_status_register_value = &ul_tran_d_interface_control_status_register_value;
81102e0c:	d0a02b04 	addi	r2,gp,-32596
81102e10:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102e14:	00800044 	movi	r2,1
81102e18:	e0bffa15 	stw	r2,-24(fp)
			break;
81102e1c:	00001406 	br	81102e70 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'E':
				ul_tran_interface_control_status_register_value = &ul_tran_e_interface_control_status_register_value;
81102e20:	d0a02c04 	addi	r2,gp,-32592
81102e24:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102e28:	00800044 	movi	r2,1
81102e2c:	e0bffa15 	stw	r2,-24(fp)
			break;
81102e30:	00000f06 	br	81102e70 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'F':
				ul_tran_interface_control_status_register_value = &ul_tran_f_interface_control_status_register_value;
81102e34:	d0a02d04 	addi	r2,gp,-32588
81102e38:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102e3c:	00800044 	movi	r2,1
81102e40:	e0bffa15 	stw	r2,-24(fp)
			break;
81102e44:	00000a06 	br	81102e70 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'G':
				ul_tran_interface_control_status_register_value = &ul_tran_g_interface_control_status_register_value;
81102e48:	d0a02e04 	addi	r2,gp,-32584
81102e4c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102e50:	00800044 	movi	r2,1
81102e54:	e0bffa15 	stw	r2,-24(fp)
			break;
81102e58:	00000506 	br	81102e70 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'H':
				ul_tran_interface_control_status_register_value = &ul_tran_h_interface_control_status_register_value;
81102e5c:	d0a02f04 	addi	r2,gp,-32580
81102e60:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102e64:	00800044 	movi	r2,1
81102e68:	e0bffa15 	stw	r2,-24(fp)
			break;
81102e6c:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_tran_mask) != 0)){
81102e70:	e0bffa17 	ldw	r2,-24(fp)
81102e74:	10800058 	cmpnei	r2,r2,1
81102e78:	10002b1e 	bne	r2,zero,81102f28 <v_Transparent_Interface_Interrupts_Enable_Control+0x1d8>
81102e7c:	e0ffff17 	ldw	r3,-4(fp)
81102e80:	e0bffc17 	ldw	r2,-16(fp)
81102e84:	1884703a 	and	r2,r3,r2
81102e88:	10002726 	beq	r2,zero,81102f28 <v_Transparent_Interface_Interrupts_Enable_Control+0x1d8>
			switch (uc_RegisterOperation){
81102e8c:	e0bffe03 	ldbu	r2,-8(fp)
81102e90:	10000326 	beq	r2,zero,81102ea0 <v_Transparent_Interface_Interrupts_Enable_Control+0x150>
81102e94:	10800060 	cmpeqi	r2,r2,1
81102e98:	1000121e 	bne	r2,zero,81102ee4 <v_Transparent_Interface_Interrupts_Enable_Control+0x194>
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
81102e9c:	00002306 	br	81102f2c <v_Transparent_Interface_Interrupts_Enable_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_tran_mask) != 0)){
			switch (uc_RegisterOperation){

				case TRAN_REG_CLEAR:
					*ul_tran_interface_control_status_register_value &= ~ul_InterruptMask;
81102ea0:	e0bffb17 	ldw	r2,-20(fp)
81102ea4:	10c00017 	ldw	r3,0(r2)
81102ea8:	e0bfff17 	ldw	r2,-4(fp)
81102eac:	0084303a 	nor	r2,zero,r2
81102eb0:	1886703a 	and	r3,r3,r2
81102eb4:	e0bffb17 	ldw	r2,-20(fp)
81102eb8:	10c00015 	stw	r3,0(r2)
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
81102ebc:	e0fffd07 	ldb	r3,-12(fp)
81102ec0:	e0bffb17 	ldw	r2,-20(fp)
81102ec4:	10800017 	ldw	r2,0(r2)
81102ec8:	100d883a 	mov	r6,r2
81102ecc:	01400804 	movi	r5,32
81102ed0:	1809883a 	mov	r4,r3
81102ed4:	11028d00 	call	811028d0 <TRAN_WRITE_REG32>
					bSuccess = TRUE;
81102ed8:	00800044 	movi	r2,1
81102edc:	e0bffa15 	stw	r2,-24(fp)
				break;
81102ee0:	00001006 	br	81102f24 <v_Transparent_Interface_Interrupts_Enable_Control+0x1d4>

				case TRAN_REG_SET:
					*ul_tran_interface_control_status_register_value |= ul_InterruptMask;
81102ee4:	e0bffb17 	ldw	r2,-20(fp)
81102ee8:	10c00017 	ldw	r3,0(r2)
81102eec:	e0bfff17 	ldw	r2,-4(fp)
81102ef0:	1886b03a 	or	r3,r3,r2
81102ef4:	e0bffb17 	ldw	r2,-20(fp)
81102ef8:	10c00015 	stw	r3,0(r2)
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
81102efc:	e0fffd07 	ldb	r3,-12(fp)
81102f00:	e0bffb17 	ldw	r2,-20(fp)
81102f04:	10800017 	ldw	r2,0(r2)
81102f08:	100d883a 	mov	r6,r2
81102f0c:	01400804 	movi	r5,32
81102f10:	1809883a 	mov	r4,r3
81102f14:	11028d00 	call	811028d0 <TRAN_WRITE_REG32>
					bSuccess = TRUE;
81102f18:	00800044 	movi	r2,1
81102f1c:	e0bffa15 	stw	r2,-24(fp)
				break;
81102f20:	0001883a 	nop

			}
		} else {
81102f24:	00000106 	br	81102f2c <v_Transparent_Interface_Interrupts_Enable_Control+0x1dc>
			bSuccess = FALSE;
81102f28:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
81102f2c:	e0bffa17 	ldw	r2,-24(fp)
	}
81102f30:	e037883a 	mov	sp,fp
81102f34:	dfc00117 	ldw	ra,4(sp)
81102f38:	df000017 	ldw	fp,0(sp)
81102f3c:	dec00204 	addi	sp,sp,8
81102f40:	f800283a 	ret

81102f44 <ul_Transparent_Interface_Interrupts_Flags_Read>:

	alt_u32 ul_Transparent_Interface_Interrupts_Flags_Read(char c_SpwID){
81102f44:	defffb04 	addi	sp,sp,-20
81102f48:	dfc00415 	stw	ra,16(sp)
81102f4c:	df000315 	stw	fp,12(sp)
81102f50:	df000304 	addi	fp,sp,12
81102f54:	2005883a 	mov	r2,r4
81102f58:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_tran_mask = TRAN_INTERFACE_ERROR_INTERRUPT_FLAG_MASK | TRAN_DATA_RECEIVED_INTERRUPT_FLAG_MASK | TRAN_RX_FIFO_FULL_INTERRUPT_FLAG_MASK | TRAN_TX_FIFO_EMPTY_INTERRUPT_FLAG_MASK;
81102f5c:	008003c4 	movi	r2,15
81102f60:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_tran_interrupts_flags_value = TRAN_READ_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS) & ul_tran_mask;
81102f64:	e0bfff07 	ldb	r2,-4(fp)
81102f68:	01400804 	movi	r5,32
81102f6c:	1009883a 	mov	r4,r2
81102f70:	11029b00 	call	811029b0 <TRAN_READ_REG32>
81102f74:	1007883a 	mov	r3,r2
81102f78:	e0bffd17 	ldw	r2,-12(fp)
81102f7c:	1884703a 	and	r2,r3,r2
81102f80:	e0bffe15 	stw	r2,-8(fp)

		return ul_tran_interrupts_flags_value;
81102f84:	e0bffe17 	ldw	r2,-8(fp)
	}
81102f88:	e037883a 	mov	sp,fp
81102f8c:	dfc00117 	ldw	ra,4(sp)
81102f90:	df000017 	ldw	fp,0(sp)
81102f94:	dec00204 	addi	sp,sp,8
81102f98:	f800283a 	ret

81102f9c <v_Transparent_Interface_Interrupts_Flags_Clear>:

	void v_Transparent_Interface_Interrupts_Flags_Clear(char c_SpwID, alt_u32 ul_InterruptMask){
81102f9c:	defff904 	addi	sp,sp,-28
81102fa0:	dfc00615 	stw	ra,24(sp)
81102fa4:	df000515 	stw	fp,20(sp)
81102fa8:	df000504 	addi	fp,sp,20
81102fac:	2005883a 	mov	r2,r4
81102fb0:	e17fff15 	stw	r5,-4(fp)
81102fb4:	e0bffe05 	stb	r2,-8(fp)
		bool bSuccess = FALSE;
81102fb8:	e03ffb15 	stw	zero,-20(fp)

		const alt_u32 ul_tran_mask = TRAN_INTERFACE_ERROR_INTERRUPT_FLAG_MASK | TRAN_DATA_RECEIVED_INTERRUPT_FLAG_MASK | TRAN_RX_FIFO_FULL_INTERRUPT_FLAG_MASK | TRAN_TX_FIFO_EMPTY_INTERRUPT_FLAG_MASK;
81102fbc:	008003c4 	movi	r2,15
81102fc0:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 *ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81102fc4:	d0a02804 	addi	r2,gp,-32608
81102fc8:	e0bffc15 	stw	r2,-16(fp)
		switch (c_SpwID) {
81102fcc:	e0bffe07 	ldb	r2,-8(fp)
81102fd0:	10bfefc4 	addi	r2,r2,-65
81102fd4:	10c00228 	cmpgeui	r3,r2,8
81102fd8:	1800361e 	bne	r3,zero,811030b4 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
81102fdc:	100690ba 	slli	r3,r2,2
81102fe0:	00a04434 	movhi	r2,33040
81102fe4:	108bfd04 	addi	r2,r2,12276
81102fe8:	1885883a 	add	r2,r3,r2
81102fec:	10800017 	ldw	r2,0(r2)
81102ff0:	1000683a 	jmp	r2
81102ff4:	81103014 	ori	r4,r16,16576
81102ff8:	81103028 	cmpgeui	r4,r16,16576
81102ffc:	8110303c 	xorhi	r4,r16,16576
81103000:	81103050 	cmplti	r4,r16,16577
81103004:	81103064 	muli	r4,r16,16577
81103008:	81103078 	rdprs	r4,r16,16577
8110300c:	8110308c 	andi	r4,r16,16578
81103010:	811030a0 	cmpeqi	r4,r16,16578
			case 'A':
				ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81103014:	d0a02804 	addi	r2,gp,-32608
81103018:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
8110301c:	00800044 	movi	r2,1
81103020:	e0bffb15 	stw	r2,-20(fp)
			break;
81103024:	00002306 	br	811030b4 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'B':
				ul_tran_interface_control_status_register_value = &ul_tran_b_interface_control_status_register_value;
81103028:	d0a02904 	addi	r2,gp,-32604
8110302c:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81103030:	00800044 	movi	r2,1
81103034:	e0bffb15 	stw	r2,-20(fp)
			break;
81103038:	00001e06 	br	811030b4 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'C':
				ul_tran_interface_control_status_register_value = &ul_tran_c_interface_control_status_register_value;
8110303c:	d0a02a04 	addi	r2,gp,-32600
81103040:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81103044:	00800044 	movi	r2,1
81103048:	e0bffb15 	stw	r2,-20(fp)
			break;
8110304c:	00001906 	br	811030b4 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'D':
				ul_tran_interface_control_status_register_value = &ul_tran_d_interface_control_status_register_value;
81103050:	d0a02b04 	addi	r2,gp,-32596
81103054:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81103058:	00800044 	movi	r2,1
8110305c:	e0bffb15 	stw	r2,-20(fp)
			break;
81103060:	00001406 	br	811030b4 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'E':
				ul_tran_interface_control_status_register_value = &ul_tran_e_interface_control_status_register_value;
81103064:	d0a02c04 	addi	r2,gp,-32592
81103068:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
8110306c:	00800044 	movi	r2,1
81103070:	e0bffb15 	stw	r2,-20(fp)
			break;
81103074:	00000f06 	br	811030b4 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'F':
				ul_tran_interface_control_status_register_value = &ul_tran_f_interface_control_status_register_value;
81103078:	d0a02d04 	addi	r2,gp,-32588
8110307c:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81103080:	00800044 	movi	r2,1
81103084:	e0bffb15 	stw	r2,-20(fp)
			break;
81103088:	00000a06 	br	811030b4 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'G':
				ul_tran_interface_control_status_register_value = &ul_tran_g_interface_control_status_register_value;
8110308c:	d0a02e04 	addi	r2,gp,-32584
81103090:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81103094:	00800044 	movi	r2,1
81103098:	e0bffb15 	stw	r2,-20(fp)
			break;
8110309c:	00000506 	br	811030b4 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'H':
				ul_tran_interface_control_status_register_value = &ul_tran_h_interface_control_status_register_value;
811030a0:	d0a02f04 	addi	r2,gp,-32580
811030a4:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
811030a8:	00800044 	movi	r2,1
811030ac:	e0bffb15 	stw	r2,-20(fp)
			break;
811030b0:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_tran_mask) != 0)){
811030b4:	e0bffb17 	ldw	r2,-20(fp)
811030b8:	10800058 	cmpnei	r2,r2,1
811030bc:	10000d1e 	bne	r2,zero,811030f4 <v_Transparent_Interface_Interrupts_Flags_Clear+0x158>
811030c0:	e0ffff17 	ldw	r3,-4(fp)
811030c4:	e0bffd17 	ldw	r2,-12(fp)
811030c8:	1884703a 	and	r2,r3,r2
811030cc:	10000926 	beq	r2,zero,811030f4 <v_Transparent_Interface_Interrupts_Flags_Clear+0x158>
			TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, (*ul_tran_interface_control_status_register_value | ul_InterruptMask));
811030d0:	e13ffe07 	ldb	r4,-8(fp)
811030d4:	e0bffc17 	ldw	r2,-16(fp)
811030d8:	10c00017 	ldw	r3,0(r2)
811030dc:	e0bfff17 	ldw	r2,-4(fp)
811030e0:	1884b03a 	or	r2,r3,r2
811030e4:	100d883a 	mov	r6,r2
811030e8:	01400804 	movi	r5,32
811030ec:	11028d00 	call	811028d0 <TRAN_WRITE_REG32>
811030f0:	00000106 	br	811030f8 <v_Transparent_Interface_Interrupts_Flags_Clear+0x15c>
		} else {
			bSuccess = FALSE;
811030f4:	e03ffb15 	stw	zero,-20(fp)
		}
	}
811030f8:	0001883a 	nop
811030fc:	e037883a 	mov	sp,fp
81103100:	dfc00117 	ldw	ra,4(sp)
81103104:	df000017 	ldw	fp,0(sp)
81103108:	dec00204 	addi	sp,sp,8
8110310c:	f800283a 	ret

81103110 <v_Transparent_Interface_RX_FIFO_Reset>:

	void v_Transparent_Interface_RX_FIFO_Reset(char c_SpwID){
81103110:	defffd04 	addi	sp,sp,-12
81103114:	dfc00215 	stw	ra,8(sp)
81103118:	df000115 	stw	fp,4(sp)
8110311c:	df000104 	addi	fp,sp,4
81103120:	2005883a 	mov	r2,r4
81103124:	e0bfff05 	stb	r2,-4(fp)

		TRAN_WRITE_REG32(c_SpwID, TRAN_RX_MODE_CONTROL_REGISTER_ADDRESS, (alt_u32)TRAN_RX_FIFO_RESET_CONTROL_BIT_MASK);
81103128:	e0bfff07 	ldb	r2,-4(fp)
8110312c:	01800104 	movi	r6,4
81103130:	01400844 	movi	r5,33
81103134:	1009883a 	mov	r4,r2
81103138:	11028d00 	call	811028d0 <TRAN_WRITE_REG32>

	}
8110313c:	0001883a 	nop
81103140:	e037883a 	mov	sp,fp
81103144:	dfc00117 	ldw	ra,4(sp)
81103148:	df000017 	ldw	fp,0(sp)
8110314c:	dec00204 	addi	sp,sp,8
81103150:	f800283a 	ret

81103154 <ul_Transparent_Interface_RX_FIFO_Status_Read>:

	alt_u32 ul_Transparent_Interface_RX_FIFO_Status_Read(char c_SpwID){
81103154:	defffb04 	addi	sp,sp,-20
81103158:	dfc00415 	stw	ra,16(sp)
8110315c:	df000315 	stw	fp,12(sp)
81103160:	df000304 	addi	fp,sp,12
81103164:	2005883a 	mov	r2,r4
81103168:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_tran_mask = TRAN_RX_FIFO_USED_SPACE_VALUE_MASK | TRAN_RX_FIFO_EMPTY_STATUS_BIT_MASK | TRAN_RX_FIFO_FULL_STATUS_BIT_MASK;
8110316c:	0081fec4 	movi	r2,2043
81103170:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_tran_rx_fifo_status_value = TRAN_READ_REG32(c_SpwID, TRAN_RX_MODE_CONTROL_REGISTER_ADDRESS) & ul_tran_mask;
81103174:	e0bfff07 	ldb	r2,-4(fp)
81103178:	01400844 	movi	r5,33
8110317c:	1009883a 	mov	r4,r2
81103180:	11029b00 	call	811029b0 <TRAN_READ_REG32>
81103184:	1007883a 	mov	r3,r2
81103188:	e0bffd17 	ldw	r2,-12(fp)
8110318c:	1884703a 	and	r2,r3,r2
81103190:	e0bffe15 	stw	r2,-8(fp)

		return ul_tran_rx_fifo_status_value;
81103194:	e0bffe17 	ldw	r2,-8(fp)
	}
81103198:	e037883a 	mov	sp,fp
8110319c:	dfc00117 	ldw	ra,4(sp)
811031a0:	df000017 	ldw	fp,0(sp)
811031a4:	dec00204 	addi	sp,sp,8
811031a8:	f800283a 	ret

811031ac <b_Transparent_Interface_RX_FIFO_Status_Empty>:

	bool b_Transparent_Interface_RX_FIFO_Status_Empty(char c_SpwID){
811031ac:	defffc04 	addi	sp,sp,-16
811031b0:	dfc00315 	stw	ra,12(sp)
811031b4:	df000215 	stw	fp,8(sp)
811031b8:	df000204 	addi	fp,sp,8
811031bc:	2005883a 	mov	r2,r4
811031c0:	e0bfff05 	stb	r2,-4(fp)
		
		bool b_rx_fifo_empty = FALSE;
811031c4:	e03ffe15 	stw	zero,-8(fp)
		
		if (TRAN_READ_REG32(c_SpwID, TRAN_RX_MODE_CONTROL_REGISTER_ADDRESS) & TRAN_RX_FIFO_EMPTY_STATUS_BIT_MASK) {
811031c8:	e0bfff07 	ldb	r2,-4(fp)
811031cc:	01400844 	movi	r5,33
811031d0:	1009883a 	mov	r4,r2
811031d4:	11029b00 	call	811029b0 <TRAN_READ_REG32>
811031d8:	1080008c 	andi	r2,r2,2
811031dc:	10000226 	beq	r2,zero,811031e8 <b_Transparent_Interface_RX_FIFO_Status_Empty+0x3c>
			b_rx_fifo_empty = TRUE;
811031e0:	00800044 	movi	r2,1
811031e4:	e0bffe15 	stw	r2,-8(fp)
		}
		
		return b_rx_fifo_empty;		
811031e8:	e0bffe17 	ldw	r2,-8(fp)
	}
811031ec:	e037883a 	mov	sp,fp
811031f0:	dfc00117 	ldw	ra,4(sp)
811031f4:	df000017 	ldw	fp,0(sp)
811031f8:	dec00204 	addi	sp,sp,8
811031fc:	f800283a 	ret

81103200 <b_Transparent_Interface_RX_FIFO_Status_Full>:
	
	bool b_Transparent_Interface_RX_FIFO_Status_Full(char c_SpwID){
81103200:	defffc04 	addi	sp,sp,-16
81103204:	dfc00315 	stw	ra,12(sp)
81103208:	df000215 	stw	fp,8(sp)
8110320c:	df000204 	addi	fp,sp,8
81103210:	2005883a 	mov	r2,r4
81103214:	e0bfff05 	stb	r2,-4(fp)
		
		bool b_rx_fifo_full = FALSE;
81103218:	e03ffe15 	stw	zero,-8(fp)
		
		if (TRAN_READ_REG32(c_SpwID, TRAN_RX_MODE_CONTROL_REGISTER_ADDRESS) & TRAN_RX_FIFO_FULL_STATUS_BIT_MASK) {
8110321c:	e0bfff07 	ldb	r2,-4(fp)
81103220:	01400844 	movi	r5,33
81103224:	1009883a 	mov	r4,r2
81103228:	11029b00 	call	811029b0 <TRAN_READ_REG32>
8110322c:	1080004c 	andi	r2,r2,1
81103230:	10000226 	beq	r2,zero,8110323c <b_Transparent_Interface_RX_FIFO_Status_Full+0x3c>
			b_rx_fifo_full = TRUE;
81103234:	00800044 	movi	r2,1
81103238:	e0bffe15 	stw	r2,-8(fp)
		}
		
		return b_rx_fifo_full;
8110323c:	e0bffe17 	ldw	r2,-8(fp)
	}
81103240:	e037883a 	mov	sp,fp
81103244:	dfc00117 	ldw	ra,4(sp)
81103248:	df000017 	ldw	fp,0(sp)
8110324c:	dec00204 	addi	sp,sp,8
81103250:	f800283a 	ret

81103254 <uc_Transparent_Interface_RX_FIFO_Status_Used>:

	alt_u8 uc_Transparent_Interface_RX_FIFO_Status_Used(char c_SpwID){
81103254:	defffc04 	addi	sp,sp,-16
81103258:	dfc00315 	stw	ra,12(sp)
8110325c:	df000215 	stw	fp,8(sp)
81103260:	df000204 	addi	fp,sp,8
81103264:	2005883a 	mov	r2,r4
81103268:	e0bfff05 	stb	r2,-4(fp)
		
		alt_u8 uc_rx_fifo_used = 0;
8110326c:	e03ffe05 	stb	zero,-8(fp)
		
		uc_rx_fifo_used = (alt_u8)((TRAN_READ_REG32(c_SpwID, TRAN_RX_MODE_CONTROL_REGISTER_ADDRESS) & TRAN_RX_FIFO_USED_SPACE_VALUE_MASK) >> 3);
81103270:	e0bfff07 	ldb	r2,-4(fp)
81103274:	01400844 	movi	r5,33
81103278:	1009883a 	mov	r4,r2
8110327c:	11029b00 	call	811029b0 <TRAN_READ_REG32>
81103280:	1081fe0c 	andi	r2,r2,2040
81103284:	1004d0fa 	srli	r2,r2,3
81103288:	e0bffe05 	stb	r2,-8(fp)
		
		return uc_rx_fifo_used;
8110328c:	e0bffe03 	ldbu	r2,-8(fp)
	}
81103290:	e037883a 	mov	sp,fp
81103294:	dfc00117 	ldw	ra,4(sp)
81103298:	df000017 	ldw	fp,0(sp)
8110329c:	dec00204 	addi	sp,sp,8
811032a0:	f800283a 	ret

811032a4 <v_Transparent_Interface_TX_FIFO_Reset>:
	
	
	void v_Transparent_Interface_TX_FIFO_Reset(char c_SpwID){
811032a4:	defffd04 	addi	sp,sp,-12
811032a8:	dfc00215 	stw	ra,8(sp)
811032ac:	df000115 	stw	fp,4(sp)
811032b0:	df000104 	addi	fp,sp,4
811032b4:	2005883a 	mov	r2,r4
811032b8:	e0bfff05 	stb	r2,-4(fp)

		TRAN_WRITE_REG32(c_SpwID, TRAN_TX_MODE_CONTROL_REGISTER_ADDRESS, (alt_u32)TRAN_TX_FIFO_RESET_CONTROL_BIT_MASK);
811032bc:	e0bfff07 	ldb	r2,-4(fp)
811032c0:	01800104 	movi	r6,4
811032c4:	01400884 	movi	r5,34
811032c8:	1009883a 	mov	r4,r2
811032cc:	11028d00 	call	811028d0 <TRAN_WRITE_REG32>

	}
811032d0:	0001883a 	nop
811032d4:	e037883a 	mov	sp,fp
811032d8:	dfc00117 	ldw	ra,4(sp)
811032dc:	df000017 	ldw	fp,0(sp)
811032e0:	dec00204 	addi	sp,sp,8
811032e4:	f800283a 	ret

811032e8 <ul_Transparent_Interface_TX_FIFO_Status_Read>:

	alt_u32 ul_Transparent_Interface_TX_FIFO_Status_Read(char c_SpwID){
811032e8:	defffb04 	addi	sp,sp,-20
811032ec:	dfc00415 	stw	ra,16(sp)
811032f0:	df000315 	stw	fp,12(sp)
811032f4:	df000304 	addi	fp,sp,12
811032f8:	2005883a 	mov	r2,r4
811032fc:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_tran_mask = TRAN_TX_FIFO_USED_SPACE_VALUE_MASK | TRAN_TX_FIFO_EMPTY_STATUS_BIT_MASK | TRAN_TX_FIFO_FULL_STATUS_BIT_MASK;
81103300:	0081fec4 	movi	r2,2043
81103304:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_tran_tx_fifo_status_value = TRAN_READ_REG32(c_SpwID, TRAN_TX_MODE_CONTROL_REGISTER_ADDRESS) & ul_tran_mask;
81103308:	e0bfff07 	ldb	r2,-4(fp)
8110330c:	01400884 	movi	r5,34
81103310:	1009883a 	mov	r4,r2
81103314:	11029b00 	call	811029b0 <TRAN_READ_REG32>
81103318:	1007883a 	mov	r3,r2
8110331c:	e0bffd17 	ldw	r2,-12(fp)
81103320:	1884703a 	and	r2,r3,r2
81103324:	e0bffe15 	stw	r2,-8(fp)

		return ul_tran_tx_fifo_status_value;
81103328:	e0bffe17 	ldw	r2,-8(fp)
	}
8110332c:	e037883a 	mov	sp,fp
81103330:	dfc00117 	ldw	ra,4(sp)
81103334:	df000017 	ldw	fp,0(sp)
81103338:	dec00204 	addi	sp,sp,8
8110333c:	f800283a 	ret

81103340 <b_Transparent_Interface_TX_FIFO_Status_Full>:

	bool b_Transparent_Interface_TX_FIFO_Status_Full(char c_SpwID){
81103340:	defffc04 	addi	sp,sp,-16
81103344:	dfc00315 	stw	ra,12(sp)
81103348:	df000215 	stw	fp,8(sp)
8110334c:	df000204 	addi	fp,sp,8
81103350:	2005883a 	mov	r2,r4
81103354:	e0bfff05 	stb	r2,-4(fp)
		
		bool b_tx_fifo_empty = FALSE;
81103358:	e03ffe15 	stw	zero,-8(fp)
		
		if (TRAN_READ_REG32(c_SpwID, TRAN_TX_MODE_CONTROL_REGISTER_ADDRESS) & TRAN_TX_FIFO_EMPTY_STATUS_BIT_MASK) {
8110335c:	e0bfff07 	ldb	r2,-4(fp)
81103360:	01400884 	movi	r5,34
81103364:	1009883a 	mov	r4,r2
81103368:	11029b00 	call	811029b0 <TRAN_READ_REG32>
8110336c:	1080008c 	andi	r2,r2,2
81103370:	10000226 	beq	r2,zero,8110337c <b_Transparent_Interface_TX_FIFO_Status_Full+0x3c>
			b_tx_fifo_empty = TRUE;
81103374:	00800044 	movi	r2,1
81103378:	e0bffe15 	stw	r2,-8(fp)
		}
		
		return b_tx_fifo_empty;		
8110337c:	e0bffe17 	ldw	r2,-8(fp)
	}
81103380:	e037883a 	mov	sp,fp
81103384:	dfc00117 	ldw	ra,4(sp)
81103388:	df000017 	ldw	fp,0(sp)
8110338c:	dec00204 	addi	sp,sp,8
81103390:	f800283a 	ret

81103394 <b_Transparent_Interface_TX_FIFO_Status_Empty>:
	
	bool b_Transparent_Interface_TX_FIFO_Status_Empty(char c_SpwID){
81103394:	defffc04 	addi	sp,sp,-16
81103398:	dfc00315 	stw	ra,12(sp)
8110339c:	df000215 	stw	fp,8(sp)
811033a0:	df000204 	addi	fp,sp,8
811033a4:	2005883a 	mov	r2,r4
811033a8:	e0bfff05 	stb	r2,-4(fp)
		
		bool b_tx_fifo_full = FALSE;
811033ac:	e03ffe15 	stw	zero,-8(fp)
		
		if (TRAN_READ_REG32(c_SpwID, TRAN_TX_MODE_CONTROL_REGISTER_ADDRESS) & TRAN_TX_FIFO_FULL_STATUS_BIT_MASK) {
811033b0:	e0bfff07 	ldb	r2,-4(fp)
811033b4:	01400884 	movi	r5,34
811033b8:	1009883a 	mov	r4,r2
811033bc:	11029b00 	call	811029b0 <TRAN_READ_REG32>
811033c0:	1080004c 	andi	r2,r2,1
811033c4:	10000226 	beq	r2,zero,811033d0 <b_Transparent_Interface_TX_FIFO_Status_Empty+0x3c>
			b_tx_fifo_full = TRUE;
811033c8:	00800044 	movi	r2,1
811033cc:	e0bffe15 	stw	r2,-8(fp)
		}
		
		return b_tx_fifo_full;
811033d0:	e0bffe17 	ldw	r2,-8(fp)
	}
811033d4:	e037883a 	mov	sp,fp
811033d8:	dfc00117 	ldw	ra,4(sp)
811033dc:	df000017 	ldw	fp,0(sp)
811033e0:	dec00204 	addi	sp,sp,8
811033e4:	f800283a 	ret

811033e8 <uc_Transparent_Interface_TX_FIFO_Status_Used>:
	
	alt_u8 uc_Transparent_Interface_TX_FIFO_Status_Used(char c_SpwID){
811033e8:	defffc04 	addi	sp,sp,-16
811033ec:	dfc00315 	stw	ra,12(sp)
811033f0:	df000215 	stw	fp,8(sp)
811033f4:	df000204 	addi	fp,sp,8
811033f8:	2005883a 	mov	r2,r4
811033fc:	e0bfff05 	stb	r2,-4(fp)
		
		alt_u8 uc_tx_fifo_used = 0;
81103400:	e03ffe05 	stb	zero,-8(fp)
		
		uc_tx_fifo_used = (alt_u8)((TRAN_READ_REG32(c_SpwID, TRAN_TX_MODE_CONTROL_REGISTER_ADDRESS) & TRAN_TX_FIFO_USED_SPACE_VALUE_MASK) >> 3);
81103404:	e0bfff07 	ldb	r2,-4(fp)
81103408:	01400884 	movi	r5,34
8110340c:	1009883a 	mov	r4,r2
81103410:	11029b00 	call	811029b0 <TRAN_READ_REG32>
81103414:	1081fe0c 	andi	r2,r2,2040
81103418:	1004d0fa 	srli	r2,r2,3
8110341c:	e0bffe05 	stb	r2,-8(fp)
		
		return uc_tx_fifo_used;
81103420:	e0bffe03 	ldbu	r2,-8(fp)
	}
81103424:	e037883a 	mov	sp,fp
81103428:	dfc00117 	ldw	ra,4(sp)
8110342c:	df000017 	ldw	fp,0(sp)
81103430:	dec00204 	addi	sp,sp,8
81103434:	f800283a 	ret

81103438 <b_Transparent_Interface_Switch_Channel>:
	
	bool b_Transparent_Interface_Switch_Channel(char c_SpwID){
81103438:	defffb04 	addi	sp,sp,-20
8110343c:	dfc00415 	stw	ra,16(sp)
81103440:	df000315 	stw	fp,12(sp)
81103444:	df000304 	addi	fp,sp,12
81103448:	2005883a 	mov	r2,r4
8110344c:	e0bfff05 	stb	r2,-4(fp)

		bool bSuccess;
		alt_u32 *pTranAddr = DDR2_ADDRESS_SPAN_EXTENDER_CNTL_BASE;
81103450:	00a04834 	movhi	r2,33056
81103454:	108f4204 	addi	r2,r2,15624
81103458:	e0bffe15 	stw	r2,-8(fp)

		  bSuccess = TRUE;
8110345c:	00800044 	movi	r2,1
81103460:	e0bffd15 	stw	r2,-12(fp)
		  switch (c_SpwID) {
81103464:	e0bfff07 	ldb	r2,-4(fp)
81103468:	10bfefc4 	addi	r2,r2,-65
8110346c:	10c00228 	cmpgeui	r3,r2,8
81103470:	18004d1e 	bne	r3,zero,811035a8 <b_Transparent_Interface_Switch_Channel+0x170>
81103474:	100690ba 	slli	r3,r2,2
81103478:	00a04434 	movhi	r2,33040
8110347c:	108d2304 	addi	r2,r2,13452
81103480:	1885883a 	add	r2,r3,r2
81103484:	10800017 	ldw	r2,0(r2)
81103488:	1000683a 	jmp	r2
8110348c:	811034ac 	andhi	r4,r16,16594
81103490:	811034cc 	andi	r4,r16,16595
81103494:	811034ec 	andhi	r4,r16,16595
81103498:	8110350c 	andi	r4,r16,16596
8110349c:	8110352c 	andhi	r4,r16,16596
811034a0:	8110354c 	andi	r4,r16,16597
811034a4:	8110356c 	andhi	r4,r16,16597
811034a8:	8110358c 	andi	r4,r16,16598
			  case 'A':
				*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_A_CHANNEL_WINDOWED_OFFSET);
811034ac:	e0bffe17 	ldw	r2,-8(fp)
811034b0:	00f80034 	movhi	r3,57344
811034b4:	10c00015 	stw	r3,0(r2)
				*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_A_CHANNEL_WINDOWED_OFFSET) >> 32);
811034b8:	e0bffe17 	ldw	r2,-8(fp)
811034bc:	10800104 	addi	r2,r2,4
811034c0:	00c00044 	movi	r3,1
811034c4:	10c00015 	stw	r3,0(r2)
			  break;
811034c8:	00003b06 	br	811035b8 <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'B':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_B_CHANNEL_WINDOWED_OFFSET);
811034cc:	e0bffe17 	ldw	r2,-8(fp)
811034d0:	00f00034 	movhi	r3,49152
811034d4:	10c00015 	stw	r3,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_B_CHANNEL_WINDOWED_OFFSET) >> 32);
811034d8:	e0bffe17 	ldw	r2,-8(fp)
811034dc:	10800104 	addi	r2,r2,4
811034e0:	00c00044 	movi	r3,1
811034e4:	10c00015 	stw	r3,0(r2)
				  break;
811034e8:	00003306 	br	811035b8 <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'C':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_C_CHANNEL_WINDOWED_OFFSET);
811034ec:	e0bffe17 	ldw	r2,-8(fp)
811034f0:	00e80034 	movhi	r3,40960
811034f4:	10c00015 	stw	r3,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_C_CHANNEL_WINDOWED_OFFSET) >> 32);
811034f8:	e0bffe17 	ldw	r2,-8(fp)
811034fc:	10800104 	addi	r2,r2,4
81103500:	00c00044 	movi	r3,1
81103504:	10c00015 	stw	r3,0(r2)
				  break;
81103508:	00002b06 	br	811035b8 <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'D':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_E_CHANNEL_WINDOWED_OFFSET);
8110350c:	e0bffe17 	ldw	r2,-8(fp)
81103510:	00d80034 	movhi	r3,24576
81103514:	10c00015 	stw	r3,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_E_CHANNEL_WINDOWED_OFFSET) >> 32);
81103518:	e0bffe17 	ldw	r2,-8(fp)
8110351c:	10800104 	addi	r2,r2,4
81103520:	00c00044 	movi	r3,1
81103524:	10c00015 	stw	r3,0(r2)
				  break;
81103528:	00002306 	br	811035b8 <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'E':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_D_CHANNEL_WINDOWED_OFFSET);
8110352c:	e0bffe17 	ldw	r2,-8(fp)
81103530:	00e00034 	movhi	r3,32768
81103534:	10c00015 	stw	r3,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_D_CHANNEL_WINDOWED_OFFSET) >> 32);
81103538:	e0bffe17 	ldw	r2,-8(fp)
8110353c:	10800104 	addi	r2,r2,4
81103540:	00c00044 	movi	r3,1
81103544:	10c00015 	stw	r3,0(r2)
				  break;
81103548:	00001b06 	br	811035b8 <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'F':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_F_CHANNEL_WINDOWED_OFFSET);
8110354c:	e0bffe17 	ldw	r2,-8(fp)
81103550:	00d00034 	movhi	r3,16384
81103554:	10c00015 	stw	r3,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_F_CHANNEL_WINDOWED_OFFSET) >> 32);
81103558:	e0bffe17 	ldw	r2,-8(fp)
8110355c:	10800104 	addi	r2,r2,4
81103560:	00c00044 	movi	r3,1
81103564:	10c00015 	stw	r3,0(r2)
				  break;
81103568:	00001306 	br	811035b8 <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'G':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_G_CHANNEL_WINDOWED_OFFSET);
8110356c:	e0bffe17 	ldw	r2,-8(fp)
81103570:	00c80034 	movhi	r3,8192
81103574:	10c00015 	stw	r3,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_G_CHANNEL_WINDOWED_OFFSET) >> 32);
81103578:	e0bffe17 	ldw	r2,-8(fp)
8110357c:	10800104 	addi	r2,r2,4
81103580:	00c00044 	movi	r3,1
81103584:	10c00015 	stw	r3,0(r2)
				  break;
81103588:	00000b06 	br	811035b8 <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'H':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_H_CHANNEL_WINDOWED_OFFSET);
8110358c:	e0bffe17 	ldw	r2,-8(fp)
81103590:	10000015 	stw	zero,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_H_CHANNEL_WINDOWED_OFFSET) >> 32);
81103594:	e0bffe17 	ldw	r2,-8(fp)
81103598:	10800104 	addi	r2,r2,4
8110359c:	00c00044 	movi	r3,1
811035a0:	10c00015 	stw	r3,0(r2)
				  break;
811035a4:	00000406 	br	811035b8 <b_Transparent_Interface_Switch_Channel+0x180>
			  default:
				  bSuccess = FALSE;
811035a8:	e03ffd15 	stw	zero,-12(fp)
				  printf("SpW Channel not identified!! Error switching channels!! \n");
811035ac:	012044b4 	movhi	r4,33042
811035b0:	212bf504 	addi	r4,r4,-20524
811035b4:	1108d000 	call	81108d00 <puts>
		  }

		  return bSuccess;
811035b8:	e0bffd17 	ldw	r2,-12(fp)
	}
811035bc:	e037883a 	mov	sp,fp
811035c0:	dfc00117 	ldw	ra,4(sp)
811035c4:	df000017 	ldw	fp,0(sp)
811035c8:	dec00204 	addi	sp,sp,8
811035cc:	f800283a 	ret

811035d0 <b_Transparent_Interface_Send_SpaceWire_Data>:


	bool b_Transparent_Interface_Send_SpaceWire_Data(char c_SpwID, alt_u8 *data_buffer, alt_u16 data_size){
811035d0:	defff704 	addi	sp,sp,-36
811035d4:	dfc00815 	stw	ra,32(sp)
811035d8:	df000715 	stw	fp,28(sp)
811035dc:	df000704 	addi	fp,sp,28
811035e0:	2007883a 	mov	r3,r4
811035e4:	e17ffe15 	stw	r5,-8(fp)
811035e8:	3005883a 	mov	r2,r6
811035ec:	e0fffd05 	stb	r3,-12(fp)
811035f0:	e0bfff0d 	sth	r2,-4(fp)
		
		bool bSuccess = FALSE;
811035f4:	e03ff915 	stw	zero,-28(fp)
		
		alt_u32 *memory_location = DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_BASE;
811035f8:	e03ffb15 	stw	zero,-20(fp)
		printf("memory_location = %u \n", memory_location);
811035fc:	e17ffb17 	ldw	r5,-20(fp)
81103600:	012044b4 	movhi	r4,33042
81103604:	212c0404 	addi	r4,r4,-20464
81103608:	1108be40 	call	81108be4 <printf>
		memory_location += (TRAN_BURST_REGISTERS_OFFSET + TRAN_TX_REGISTER_OFFSET)*2;
8110360c:	e0bffb17 	ldw	r2,-20(fp)
81103610:	10804204 	addi	r2,r2,264
81103614:	e0bffb15 	stw	r2,-20(fp)
		printf("memory_location = %u \n", memory_location);
81103618:	e17ffb17 	ldw	r5,-20(fp)
8110361c:	012044b4 	movhi	r4,33042
81103620:	212c0404 	addi	r4,r4,-20464
81103624:	1108be40 	call	81108be4 <printf>

		alt_u16 cnt = 0;
81103628:	e03ffa0d 	sth	zero,-24(fp)
		alt_u8 resto = 0;
8110362c:	e03ffc05 	stb	zero,-16(fp)
		
		/* Initiate the Channel Memory Location for the Transparent Interface */
		if ((c_SpwID >= 'A') && (c_SpwID <= 'H')) {
81103630:	e0bffd07 	ldb	r2,-12(fp)
81103634:	10801050 	cmplti	r2,r2,65
81103638:	1000081e 	bne	r2,zero,8110365c <b_Transparent_Interface_Send_SpaceWire_Data+0x8c>
8110363c:	e0bffd07 	ldb	r2,-12(fp)
81103640:	10801248 	cmpgei	r2,r2,73
81103644:	1000051e 	bne	r2,zero,8110365c <b_Transparent_Interface_Send_SpaceWire_Data+0x8c>
			b_Transparent_Interface_Switch_Channel(c_SpwID);
81103648:	e0bffd07 	ldb	r2,-12(fp)
8110364c:	1009883a 	mov	r4,r2
81103650:	11034380 	call	81103438 <b_Transparent_Interface_Switch_Channel>
			bSuccess          = TRUE;
81103654:	00800044 	movi	r2,1
81103658:	e0bff915 	stw	r2,-28(fp)
		}

		/* Check if the TX Buffer has enough space for the data */
		/* Each word in TX buffer can hold 4 bytes of data, but a space for the EOP must be left*/
		if ((bSuccess) && (256 - (uc_Transparent_Interface_TX_FIFO_Status_Used(c_SpwID)) >= ((data_size >> 2) + 1))) {
8110365c:	e0bff917 	ldw	r2,-28(fp)
81103660:	10002626 	beq	r2,zero,811036fc <b_Transparent_Interface_Send_SpaceWire_Data+0x12c>
81103664:	e0bffd07 	ldb	r2,-12(fp)
81103668:	1009883a 	mov	r4,r2
8110366c:	11033e80 	call	811033e8 <uc_Transparent_Interface_TX_FIFO_Status_Used>
81103670:	10803fcc 	andi	r2,r2,255
81103674:	00c04004 	movi	r3,256
81103678:	1887c83a 	sub	r3,r3,r2
8110367c:	e0bfff0b 	ldhu	r2,-4(fp)
81103680:	1004d0ba 	srli	r2,r2,2
81103684:	10bfffcc 	andi	r2,r2,65535
81103688:	10800044 	addi	r2,r2,1
8110368c:	18801b16 	blt	r3,r2,811036fc <b_Transparent_Interface_Send_SpaceWire_Data+0x12c>
			/* Write the data_buffer data in the correct format to be send by the Transparent Interface in the Channel Memory Location */
			for (cnt = 0; cnt < data_size; cnt++){
81103690:	e03ffa0d 	sth	zero,-24(fp)
81103694:	00000b06 	br	811036c4 <b_Transparent_Interface_Send_SpaceWire_Data+0xf4>
				*memory_location = (alt_u64)(0xFFFFFFFFFFFF0000 | data_buffer[cnt]);
81103698:	e0bffa0b 	ldhu	r2,-24(fp)
8110369c:	e0fffe17 	ldw	r3,-8(fp)
811036a0:	1885883a 	add	r2,r3,r2
811036a4:	10800003 	ldbu	r2,0(r2)
811036a8:	10803fcc 	andi	r2,r2,255
811036ac:	10fffff4 	orhi	r3,r2,65535
811036b0:	e0bffb17 	ldw	r2,-20(fp)
811036b4:	10c00015 	stw	r3,0(r2)

		/* Check if the TX Buffer has enough space for the data */
		/* Each word in TX buffer can hold 4 bytes of data, but a space for the EOP must be left*/
		if ((bSuccess) && (256 - (uc_Transparent_Interface_TX_FIFO_Status_Used(c_SpwID)) >= ((data_size >> 2) + 1))) {
			/* Write the data_buffer data in the correct format to be send by the Transparent Interface in the Channel Memory Location */
			for (cnt = 0; cnt < data_size; cnt++){
811036b8:	e0bffa0b 	ldhu	r2,-24(fp)
811036bc:	10800044 	addi	r2,r2,1
811036c0:	e0bffa0d 	sth	r2,-24(fp)
811036c4:	e0fffa0b 	ldhu	r3,-24(fp)
811036c8:	e0bfff0b 	ldhu	r2,-4(fp)
811036cc:	18bff236 	bltu	r3,r2,81103698 <__reset+0xfb0e3698>
				*memory_location = (alt_u64)(0xFFFFFFFFFFFF0000 | data_buffer[cnt]);
			}
			/* Append an EOP to the end of the data in the Channel Memory Location */
			*memory_location = (alt_u64)(0xFFFFFFFFFFFF0000 | 0x0100 | (alt_u16)data_buffer[data_size]);
811036d0:	e0bfff0b 	ldhu	r2,-4(fp)
811036d4:	e0fffe17 	ldw	r3,-8(fp)
811036d8:	1885883a 	add	r2,r3,r2
811036dc:	10800003 	ldbu	r2,0(r2)
811036e0:	10c03fcc 	andi	r3,r2,255
811036e4:	00bffff4 	movhi	r2,65535
811036e8:	10804004 	addi	r2,r2,256
811036ec:	1886b03a 	or	r3,r3,r2
811036f0:	e0bffb17 	ldw	r2,-20(fp)
811036f4:	10c00015 	stw	r3,0(r2)
811036f8:	00000106 	br	81103700 <b_Transparent_Interface_Send_SpaceWire_Data+0x130>
			
		} else {
			bSuccess = FALSE;
811036fc:	e03ff915 	stw	zero,-28(fp)
		}
		
		return bSuccess;
81103700:	e0bff917 	ldw	r2,-28(fp)
	}
81103704:	e037883a 	mov	sp,fp
81103708:	dfc00117 	ldw	ra,4(sp)
8110370c:	df000017 	ldw	fp,0(sp)
81103710:	dec00204 	addi	sp,sp,8
81103714:	f800283a 	ret

81103718 <ui_Transparent_Interface_Get_SpaceWire_Data>:
	
	alt_u16 ui_Transparent_Interface_Get_SpaceWire_Data(char c_SpwID, alt_u8 *data_buffer){
81103718:	deffeb04 	addi	sp,sp,-84
8110371c:	dfc01415 	stw	ra,80(sp)
81103720:	df001315 	stw	fp,76(sp)
81103724:	ddc01215 	stw	r23,72(sp)
81103728:	dd801115 	stw	r22,68(sp)
8110372c:	dd401015 	stw	r21,64(sp)
81103730:	dd000f15 	stw	r20,60(sp)
81103734:	dcc00e15 	stw	r19,56(sp)
81103738:	dc800d15 	stw	r18,52(sp)
8110373c:	dc400c15 	stw	r17,48(sp)
81103740:	dc000b15 	stw	r16,44(sp)
81103744:	df001304 	addi	fp,sp,76
81103748:	2005883a 	mov	r2,r4
8110374c:	e17ff515 	stw	r5,-44(fp)
81103750:	e0bff405 	stb	r2,-48(fp)
		
		alt_u16 ui_rx_data_size = 0;
81103754:	e03fed0d 	sth	zero,-76(fp)
		
		alt_u64 *memory_location = 0;
81103758:	e03fef15 	stw	zero,-68(fp)
		memory_location += TRAN_BURST_REGISTERS_OFFSET + TRAN_RX_REGISTER_OFFSET;
8110375c:	e0bfef17 	ldw	r2,-68(fp)
81103760:	10804004 	addi	r2,r2,256
81103764:	e0bfef15 	stw	r2,-68(fp)

		alt_u16 cnt = 0;
81103768:	e03fed8d 	sth	zero,-74(fp)
		alt_u16 rx_buffer_data_size = 0;
8110376c:	e03fee0d 	sth	zero,-72(fp)
		alt_u64 rx_data = 0;
81103770:	e03ff015 	stw	zero,-64(fp)
81103774:	e03ff115 	stw	zero,-60(fp)
		alt_u16 rx_data_buffer[4] = {0,0,0,0};
81103778:	e03ff20d 	sth	zero,-56(fp)
8110377c:	e03ff28d 	sth	zero,-54(fp)
81103780:	e03ff30d 	sth	zero,-52(fp)
81103784:	e03ff38d 	sth	zero,-50(fp)

		/* Initiate the Channel Memory Location for the Transparent Interface */
		if ((c_SpwID >= 'A') && (c_SpwID <= 'H')) {
81103788:	e0bff407 	ldb	r2,-48(fp)
8110378c:	10801050 	cmplti	r2,r2,65
81103790:	1000081e 	bne	r2,zero,811037b4 <ui_Transparent_Interface_Get_SpaceWire_Data+0x9c>
81103794:	e0bff407 	ldb	r2,-48(fp)
81103798:	10801248 	cmpgei	r2,r2,73
8110379c:	1000051e 	bne	r2,zero,811037b4 <ui_Transparent_Interface_Get_SpaceWire_Data+0x9c>
			b_Transparent_Interface_Switch_Channel(c_SpwID);
811037a0:	e0bff407 	ldb	r2,-48(fp)
811037a4:	1009883a 	mov	r4,r2
811037a8:	11034380 	call	81103438 <b_Transparent_Interface_Switch_Channel>
			rx_buffer_data_size = 0xFFFF;
811037ac:	00bfffc4 	movi	r2,-1
811037b0:	e0bfee0d 	sth	r2,-72(fp)
		}
		
		if (0xFFFF == rx_buffer_data_size) {
811037b4:	e0ffee0b 	ldhu	r3,-72(fp)
811037b8:	00bfffd4 	movui	r2,65535
811037bc:	1880711e 	bne	r3,r2,81103984 <ui_Transparent_Interface_Get_SpaceWire_Data+0x26c>
			/* Check the amount of data in the RX Buffer*/
			rx_buffer_data_size = (alt_u16)(uc_Transparent_Interface_TX_FIFO_Status_Used(c_SpwID));
811037c0:	e0bff407 	ldb	r2,-48(fp)
811037c4:	1009883a 	mov	r4,r2
811037c8:	11033e80 	call	811033e8 <uc_Transparent_Interface_TX_FIFO_Status_Used>
811037cc:	10803fcc 	andi	r2,r2,255
811037d0:	e0bfee0d 	sth	r2,-72(fp)
			if (rx_buffer_data_size > 0) {
811037d4:	e0bfee0b 	ldhu	r2,-72(fp)
811037d8:	10006826 	beq	r2,zero,8110397c <ui_Transparent_Interface_Get_SpaceWire_Data+0x264>
				/* Transfer the available data to the Channel Memory Location */
				
				/* Convert all the available data in the Channel Memory Location to the data_buffer */
				for (cnt = 0; cnt < rx_buffer_data_size; cnt++) {
811037dc:	e03fed8d 	sth	zero,-74(fp)
811037e0:	00006206 	br	8110396c <ui_Transparent_Interface_Get_SpaceWire_Data+0x254>

					rx_data = *memory_location;
811037e4:	e0bfef17 	ldw	r2,-68(fp)
811037e8:	10c00017 	ldw	r3,0(r2)
811037ec:	e0fff015 	stw	r3,-64(fp)
811037f0:	10800117 	ldw	r2,4(r2)
811037f4:	e0bff115 	stw	r2,-60(fp)

					rx_data_buffer[0] = (alt_u16)(0x000000000000FFFF & rx_data);
811037f8:	e0bff017 	ldw	r2,-64(fp)
811037fc:	e0bff20d 	sth	r2,-56(fp)
					rx_data_buffer[1] = (alt_u16)((0x00000000FFFF0000 & rx_data) >> 16);
81103800:	e0bff017 	ldw	r2,-64(fp)
81103804:	143fffec 	andhi	r16,r2,65535
81103808:	e0bff117 	ldw	r2,-60(fp)
8110380c:	1022703a 	and	r17,r2,zero
81103810:	8804943a 	slli	r2,r17,16
81103814:	8024d43a 	srli	r18,r16,16
81103818:	14a4b03a 	or	r18,r2,r18
8110381c:	8826d43a 	srli	r19,r17,16
81103820:	9005883a 	mov	r2,r18
81103824:	e0bff28d 	sth	r2,-54(fp)
					rx_data_buffer[2] = (alt_u16)((0x0000FFFF00000000 & rx_data) >> 32);
81103828:	e0bff017 	ldw	r2,-64(fp)
8110382c:	1028703a 	and	r20,r2,zero
81103830:	e0bff117 	ldw	r2,-60(fp)
81103834:	157fffcc 	andi	r21,r2,65535
81103838:	a82cd83a 	srl	r22,r21,zero
8110383c:	002f883a 	mov	r23,zero
81103840:	b005883a 	mov	r2,r22
81103844:	e0bff30d 	sth	r2,-52(fp)
					rx_data_buffer[3] = (alt_u16)((0xFFFF000000000000 & rx_data) >> 48);
81103848:	e0bff117 	ldw	r2,-60(fp)
8110384c:	1004d43a 	srli	r2,r2,16
81103850:	e0bff615 	stw	r2,-40(fp)
81103854:	e03ff715 	stw	zero,-36(fp)
81103858:	e0bff60b 	ldhu	r2,-40(fp)
8110385c:	e0bff38d 	sth	r2,-50(fp)

					/* check if the data is not an eop or invalid */
					if (!((rx_data_buffer[0] & 0x0100) || (rx_data_buffer[0] == 0xFFFF))) {
81103860:	e0bff20b 	ldhu	r2,-56(fp)
81103864:	10bfffcc 	andi	r2,r2,65535
81103868:	1080400c 	andi	r2,r2,256
8110386c:	10000c1e 	bne	r2,zero,811038a0 <ui_Transparent_Interface_Get_SpaceWire_Data+0x188>
81103870:	e0bff20b 	ldhu	r2,-56(fp)
81103874:	10ffffcc 	andi	r3,r2,65535
81103878:	00bfffd4 	movui	r2,65535
8110387c:	18800826 	beq	r3,r2,811038a0 <ui_Transparent_Interface_Get_SpaceWire_Data+0x188>
						data_buffer[ui_rx_data_size] = (alt_u8)(0x00FF & rx_data_buffer[0]);
81103880:	e0bfed0b 	ldhu	r2,-76(fp)
81103884:	e0fff517 	ldw	r3,-44(fp)
81103888:	1885883a 	add	r2,r3,r2
8110388c:	e0fff20b 	ldhu	r3,-56(fp)
81103890:	10c00005 	stb	r3,0(r2)
						ui_rx_data_size++;
81103894:	e0bfed0b 	ldhu	r2,-76(fp)
81103898:	10800044 	addi	r2,r2,1
8110389c:	e0bfed0d 	sth	r2,-76(fp)
					}

					/* check if the data is not an eop or invalid */
					if (!((rx_data_buffer[1] & 0x0100) || (rx_data_buffer[1] == 0xFFFF))) {
811038a0:	e0bff28b 	ldhu	r2,-54(fp)
811038a4:	10bfffcc 	andi	r2,r2,65535
811038a8:	1080400c 	andi	r2,r2,256
811038ac:	10000c1e 	bne	r2,zero,811038e0 <ui_Transparent_Interface_Get_SpaceWire_Data+0x1c8>
811038b0:	e0bff28b 	ldhu	r2,-54(fp)
811038b4:	10ffffcc 	andi	r3,r2,65535
811038b8:	00bfffd4 	movui	r2,65535
811038bc:	18800826 	beq	r3,r2,811038e0 <ui_Transparent_Interface_Get_SpaceWire_Data+0x1c8>
						data_buffer[ui_rx_data_size] = (alt_u8)(0x00FF & rx_data_buffer[1]);
811038c0:	e0bfed0b 	ldhu	r2,-76(fp)
811038c4:	e0fff517 	ldw	r3,-44(fp)
811038c8:	1885883a 	add	r2,r3,r2
811038cc:	e0fff28b 	ldhu	r3,-54(fp)
811038d0:	10c00005 	stb	r3,0(r2)
						ui_rx_data_size++;
811038d4:	e0bfed0b 	ldhu	r2,-76(fp)
811038d8:	10800044 	addi	r2,r2,1
811038dc:	e0bfed0d 	sth	r2,-76(fp)
					}

					/* check if the data is not an eop or invalid */
					if (!((rx_data_buffer[2] & 0x0100) || (rx_data_buffer[2] == 0xFFFF))) {
811038e0:	e0bff30b 	ldhu	r2,-52(fp)
811038e4:	10bfffcc 	andi	r2,r2,65535
811038e8:	1080400c 	andi	r2,r2,256
811038ec:	10000c1e 	bne	r2,zero,81103920 <ui_Transparent_Interface_Get_SpaceWire_Data+0x208>
811038f0:	e0bff30b 	ldhu	r2,-52(fp)
811038f4:	10ffffcc 	andi	r3,r2,65535
811038f8:	00bfffd4 	movui	r2,65535
811038fc:	18800826 	beq	r3,r2,81103920 <ui_Transparent_Interface_Get_SpaceWire_Data+0x208>
						data_buffer[ui_rx_data_size] = (alt_u8)(0x00FF & rx_data_buffer[2]);
81103900:	e0bfed0b 	ldhu	r2,-76(fp)
81103904:	e0fff517 	ldw	r3,-44(fp)
81103908:	1885883a 	add	r2,r3,r2
8110390c:	e0fff30b 	ldhu	r3,-52(fp)
81103910:	10c00005 	stb	r3,0(r2)
						ui_rx_data_size++;
81103914:	e0bfed0b 	ldhu	r2,-76(fp)
81103918:	10800044 	addi	r2,r2,1
8110391c:	e0bfed0d 	sth	r2,-76(fp)
					}

					/* check if the data is not an eop or invalid */
					if (!((rx_data_buffer[3] & 0x0100) || (rx_data_buffer[3] == 0xFFFF))) {
81103920:	e0bff38b 	ldhu	r2,-50(fp)
81103924:	10bfffcc 	andi	r2,r2,65535
81103928:	1080400c 	andi	r2,r2,256
8110392c:	10000c1e 	bne	r2,zero,81103960 <ui_Transparent_Interface_Get_SpaceWire_Data+0x248>
81103930:	e0bff38b 	ldhu	r2,-50(fp)
81103934:	10ffffcc 	andi	r3,r2,65535
81103938:	00bfffd4 	movui	r2,65535
8110393c:	18800826 	beq	r3,r2,81103960 <ui_Transparent_Interface_Get_SpaceWire_Data+0x248>
						data_buffer[ui_rx_data_size] = (alt_u8)(0x00FF & rx_data_buffer[3]);
81103940:	e0bfed0b 	ldhu	r2,-76(fp)
81103944:	e0fff517 	ldw	r3,-44(fp)
81103948:	1885883a 	add	r2,r3,r2
8110394c:	e0fff38b 	ldhu	r3,-50(fp)
81103950:	10c00005 	stb	r3,0(r2)
						ui_rx_data_size++;
81103954:	e0bfed0b 	ldhu	r2,-76(fp)
81103958:	10800044 	addi	r2,r2,1
8110395c:	e0bfed0d 	sth	r2,-76(fp)
			rx_buffer_data_size = (alt_u16)(uc_Transparent_Interface_TX_FIFO_Status_Used(c_SpwID));
			if (rx_buffer_data_size > 0) {
				/* Transfer the available data to the Channel Memory Location */
				
				/* Convert all the available data in the Channel Memory Location to the data_buffer */
				for (cnt = 0; cnt < rx_buffer_data_size; cnt++) {
81103960:	e0bfed8b 	ldhu	r2,-74(fp)
81103964:	10800044 	addi	r2,r2,1
81103968:	e0bfed8d 	sth	r2,-74(fp)
8110396c:	e0ffed8b 	ldhu	r3,-74(fp)
81103970:	e0bfee0b 	ldhu	r2,-72(fp)
81103974:	18bf9b36 	bltu	r3,r2,811037e4 <__reset+0xfb0e37e4>
81103978:	00000306 	br	81103988 <ui_Transparent_Interface_Get_SpaceWire_Data+0x270>
						ui_rx_data_size++;
					}

				}
			} else {
				ui_rx_data_size = 0;
8110397c:	e03fed0d 	sth	zero,-76(fp)
81103980:	00000106 	br	81103988 <ui_Transparent_Interface_Get_SpaceWire_Data+0x270>
			}
		} else {
			ui_rx_data_size = 0;
81103984:	e03fed0d 	sth	zero,-76(fp)
		}
	
		return ui_rx_data_size;
81103988:	e0bfed0b 	ldhu	r2,-76(fp)
	}
8110398c:	e6fff804 	addi	sp,fp,-32
81103990:	dfc00917 	ldw	ra,36(sp)
81103994:	df000817 	ldw	fp,32(sp)
81103998:	ddc00717 	ldw	r23,28(sp)
8110399c:	dd800617 	ldw	r22,24(sp)
811039a0:	dd400517 	ldw	r21,20(sp)
811039a4:	dd000417 	ldw	r20,16(sp)
811039a8:	dcc00317 	ldw	r19,12(sp)
811039ac:	dc800217 	ldw	r18,8(sp)
811039b0:	dc400117 	ldw	r17,4(sp)
811039b4:	dc000017 	ldw	r16,0(sp)
811039b8:	dec00a04 	addi	sp,sp,40
811039bc:	f800283a 	ret

811039c0 <DDR2_EEPROM_TEST>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_EEPROM_TEST(alt_u8 MemoryId){
811039c0:	defff604 	addi	sp,sp,-40
811039c4:	dfc00915 	stw	ra,36(sp)
811039c8:	df000815 	stw	fp,32(sp)
811039cc:	df000804 	addi	fp,sp,32
811039d0:	2005883a 	mov	r2,r4
811039d4:	e0bfff05 	stb	r2,-4(fp)

  printf("===== DE4 DDR2 EEPROM Test =====\n");
811039d8:	012044b4 	movhi	r4,33042
811039dc:	212c0a04 	addi	r4,r4,-20440
811039e0:	1108d000 	call	81108d00 <puts>
  const alt_u8 DeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
811039e4:	00bfe804 	movi	r2,-96
811039e8:	e0bffd05 	stb	r2,-12(fp)
  bool bSuccess;
  alt_u32 I2cSclBase;
  alt_u32 I2cSdaBase;
  int i;
  
  bSuccess = TRUE;
811039ec:	00800044 	movi	r2,1
811039f0:	e0bff915 	stw	r2,-28(fp)
  switch (MemoryId) {
811039f4:	e0bfff03 	ldbu	r2,-4(fp)
811039f8:	10c00060 	cmpeqi	r3,r2,1
811039fc:	1800031e 	bne	r3,zero,81103a0c <DDR2_EEPROM_TEST+0x4c>
81103a00:	108000a0 	cmpeqi	r2,r2,2
81103a04:	1000081e 	bne	r2,zero,81103a28 <DDR2_EEPROM_TEST+0x68>
81103a08:	00000e06 	br	81103a44 <DDR2_EEPROM_TEST+0x84>
    case DDR2_M1_ID:
      I2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
81103a0c:	00a00034 	movhi	r2,32768
81103a10:	10817404 	addi	r2,r2,1488
81103a14:	e0bffa15 	stw	r2,-24(fp)
      I2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
81103a18:	00a00034 	movhi	r2,32768
81103a1c:	10817804 	addi	r2,r2,1504
81103a20:	e0bffb15 	stw	r2,-20(fp)
    break;
81103a24:	00000d06 	br	81103a5c <DDR2_EEPROM_TEST+0x9c>
    case DDR2_M2_ID:
      I2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
81103a28:	00a00034 	movhi	r2,32768
81103a2c:	10815004 	addi	r2,r2,1344
81103a30:	e0bffa15 	stw	r2,-24(fp)
      I2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;      
81103a34:	00a00034 	movhi	r2,32768
81103a38:	10815404 	addi	r2,r2,1360
81103a3c:	e0bffb15 	stw	r2,-20(fp)
    break;
81103a40:	00000606 	br	81103a5c <DDR2_EEPROM_TEST+0x9c>
    default:
      bSuccess = FALSE;
81103a44:	e03ff915 	stw	zero,-28(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
81103a48:	012044b4 	movhi	r4,33042
81103a4c:	212c1304 	addi	r4,r4,-20404
81103a50:	1108d000 	call	81108d00 <puts>
      return bSuccess;
81103a54:	e0bff917 	ldw	r2,-28(fp)
81103a58:	00007d06 	br	81103c50 <DDR2_EEPROM_TEST+0x290>
  }
  
  alt_u8 ControlAddr, Value;
  printf("DDR2 EEPROM Read Test\n");
81103a5c:	012044b4 	movhi	r4,33042
81103a60:	212c1f04 	addi	r4,r4,-20356
81103a64:	1108d000 	call	81108d00 <puts>
  usleep(20*1000);
81103a68:	01138804 	movi	r4,20000
81103a6c:	11158f80 	call	811158f8 <usleep>
  for(i = 0; i < 256 && bSuccess; i++){
81103a70:	e03ffc15 	stw	zero,-16(fp)
81103a74:	00002006 	br	81103af8 <DDR2_EEPROM_TEST+0x138>
    ControlAddr = i;
81103a78:	e0bffc17 	ldw	r2,-16(fp)
81103a7c:	e0bffd45 	stb	r2,-11(fp)
    bSuccess = I2C_Read(I2cSclBase, I2cSdaBase, DeviceAddr, ControlAddr, &Value);
81103a80:	e0bffd03 	ldbu	r2,-12(fp)
81103a84:	10c03fcc 	andi	r3,r2,255
81103a88:	18c0201c 	xori	r3,r3,128
81103a8c:	18ffe004 	addi	r3,r3,-128
81103a90:	e13ffd43 	ldbu	r4,-11(fp)
81103a94:	e0bffe04 	addi	r2,fp,-8
81103a98:	d8800015 	stw	r2,0(sp)
81103a9c:	200f883a 	mov	r7,r4
81103aa0:	180d883a 	mov	r6,r3
81103aa4:	e17ffb17 	ldw	r5,-20(fp)
81103aa8:	e13ffa17 	ldw	r4,-24(fp)
81103aac:	11003d40 	call	811003d4 <I2C_Read>
81103ab0:	e0bff915 	stw	r2,-28(fp)
    if (bSuccess){
81103ab4:	e0bff917 	ldw	r2,-28(fp)
81103ab8:	10000926 	beq	r2,zero,81103ae0 <DDR2_EEPROM_TEST+0x120>
      printf("EEPROM[%03d]=%02Xh\n", ControlAddr, Value);
81103abc:	e0bffd43 	ldbu	r2,-11(fp)
81103ac0:	e0fffe03 	ldbu	r3,-8(fp)
81103ac4:	18c03fcc 	andi	r3,r3,255
81103ac8:	180d883a 	mov	r6,r3
81103acc:	100b883a 	mov	r5,r2
81103ad0:	012044b4 	movhi	r4,33042
81103ad4:	212c2504 	addi	r4,r4,-20332
81103ad8:	1108be40 	call	81108be4 <printf>
81103adc:	00000306 	br	81103aec <DDR2_EEPROM_TEST+0x12c>
    }else{
      printf("Failed to read EEPROM\n");
81103ae0:	012044b4 	movhi	r4,33042
81103ae4:	212c2a04 	addi	r4,r4,-20312
81103ae8:	1108d000 	call	81108d00 <puts>
  }
  
  alt_u8 ControlAddr, Value;
  printf("DDR2 EEPROM Read Test\n");
  usleep(20*1000);
  for(i = 0; i < 256 && bSuccess; i++){
81103aec:	e0bffc17 	ldw	r2,-16(fp)
81103af0:	10800044 	addi	r2,r2,1
81103af4:	e0bffc15 	stw	r2,-16(fp)
81103af8:	e0bffc17 	ldw	r2,-16(fp)
81103afc:	10804008 	cmpgei	r2,r2,256
81103b00:	1000021e 	bne	r2,zero,81103b0c <DDR2_EEPROM_TEST+0x14c>
81103b04:	e0bff917 	ldw	r2,-28(fp)
81103b08:	103fdb1e 	bne	r2,zero,81103a78 <__reset+0xfb0e3a78>
      printf("EEPROM[%03d]=%02Xh\n", ControlAddr, Value);
    }else{
      printf("Failed to read EEPROM\n");
    }
  }
  if (bSuccess){
81103b0c:	e0bff917 	ldw	r2,-28(fp)
81103b10:	10000426 	beq	r2,zero,81103b24 <DDR2_EEPROM_TEST+0x164>
    printf("DDR2 EEPROM Read Test Completed\n\n");
81103b14:	012044b4 	movhi	r4,33042
81103b18:	212c3004 	addi	r4,r4,-20288
81103b1c:	1108d000 	call	81108d00 <puts>
81103b20:	00000306 	br	81103b30 <DDR2_EEPROM_TEST+0x170>
  } else {
    printf("DDR2 EEPROM Read Test Failed\n\n");
81103b24:	012044b4 	movhi	r4,33042
81103b28:	212c3904 	addi	r4,r4,-20252
81103b2c:	1108d000 	call	81108d00 <puts>
  }
  
  printf("DDR2 EEPROM Write Test\n");
81103b30:	012044b4 	movhi	r4,33042
81103b34:	212c4104 	addi	r4,r4,-20220
81103b38:	1108d000 	call	81108d00 <puts>
  alt_u8 WriteData = 0x12, TestAddr = 128;
81103b3c:	00800484 	movi	r2,18
81103b40:	e0bffd85 	stb	r2,-10(fp)
81103b44:	00bfe004 	movi	r2,-128
81103b48:	e0bffdc5 	stb	r2,-9(fp)
  alt_u8 ReadData;
  usleep(20*1000);
81103b4c:	01138804 	movi	r4,20000
81103b50:	11158f80 	call	811158f8 <usleep>
  bSuccess = I2C_Write(I2cSclBase, I2cSdaBase, DeviceAddr, TestAddr, WriteData);
81103b54:	e0bffd03 	ldbu	r2,-12(fp)
81103b58:	10c03fcc 	andi	r3,r2,255
81103b5c:	18c0201c 	xori	r3,r3,128
81103b60:	18ffe004 	addi	r3,r3,-128
81103b64:	e13ffdc3 	ldbu	r4,-9(fp)
81103b68:	e0bffd83 	ldbu	r2,-10(fp)
81103b6c:	d8800015 	stw	r2,0(sp)
81103b70:	200f883a 	mov	r7,r4
81103b74:	180d883a 	mov	r6,r3
81103b78:	e17ffb17 	ldw	r5,-20(fp)
81103b7c:	e13ffa17 	ldw	r4,-24(fp)
81103b80:	11002fc0 	call	811002fc <I2C_Write>
81103b84:	e0bff915 	stw	r2,-28(fp)
  if (!bSuccess){
81103b88:	e0bff917 	ldw	r2,-28(fp)
81103b8c:	1000041e 	bne	r2,zero,81103ba0 <DDR2_EEPROM_TEST+0x1e0>
    printf("Failed to write EEPROM\n");            
81103b90:	012044b4 	movhi	r4,33042
81103b94:	212c4704 	addi	r4,r4,-20196
81103b98:	1108d000 	call	81108d00 <puts>
81103b9c:	00002006 	br	81103c20 <DDR2_EEPROM_TEST+0x260>
  } else {
    bSuccess = I2C_Read(I2cSclBase, I2cSdaBase, DeviceAddr, TestAddr, &ReadData);
81103ba0:	e0bffd03 	ldbu	r2,-12(fp)
81103ba4:	10c03fcc 	andi	r3,r2,255
81103ba8:	18c0201c 	xori	r3,r3,128
81103bac:	18ffe004 	addi	r3,r3,-128
81103bb0:	e13ffdc3 	ldbu	r4,-9(fp)
81103bb4:	e0bffe44 	addi	r2,fp,-7
81103bb8:	d8800015 	stw	r2,0(sp)
81103bbc:	200f883a 	mov	r7,r4
81103bc0:	180d883a 	mov	r6,r3
81103bc4:	e17ffb17 	ldw	r5,-20(fp)
81103bc8:	e13ffa17 	ldw	r4,-24(fp)
81103bcc:	11003d40 	call	811003d4 <I2C_Read>
81103bd0:	e0bff915 	stw	r2,-28(fp)
    if (!bSuccess){
81103bd4:	e0bff917 	ldw	r2,-28(fp)
81103bd8:	1000041e 	bne	r2,zero,81103bec <DDR2_EEPROM_TEST+0x22c>
      printf("Failed to read EEPROM for verify\n");            
81103bdc:	012044b4 	movhi	r4,33042
81103be0:	212c4d04 	addi	r4,r4,-20172
81103be4:	1108d000 	call	81108d00 <puts>
81103be8:	00000d06 	br	81103c20 <DDR2_EEPROM_TEST+0x260>
    } else {
      if (ReadData != WriteData){
81103bec:	e0bffe43 	ldbu	r2,-7(fp)
81103bf0:	10c03fcc 	andi	r3,r2,255
81103bf4:	e0bffd83 	ldbu	r2,-10(fp)
81103bf8:	18800926 	beq	r3,r2,81103c20 <DDR2_EEPROM_TEST+0x260>
        bSuccess = FALSE;
81103bfc:	e03ff915 	stw	zero,-28(fp)
        printf("Verify EEPROM write fail, ReadData=%02Xh, WriteData=%02Xh\n", ReadData, WriteData);
81103c00:	e0bffe43 	ldbu	r2,-7(fp)
81103c04:	10803fcc 	andi	r2,r2,255
81103c08:	e0fffd83 	ldbu	r3,-10(fp)
81103c0c:	180d883a 	mov	r6,r3
81103c10:	100b883a 	mov	r5,r2
81103c14:	012044b4 	movhi	r4,33042
81103c18:	212c5604 	addi	r4,r4,-20136
81103c1c:	1108be40 	call	81108be4 <printf>
      }
    }
  }
  if (bSuccess){
81103c20:	e0bff917 	ldw	r2,-28(fp)
81103c24:	10000426 	beq	r2,zero,81103c38 <DDR2_EEPROM_TEST+0x278>
    printf("DDR2 EEPROM Write Test Completed\n\n");
81103c28:	012044b4 	movhi	r4,33042
81103c2c:	212c6504 	addi	r4,r4,-20076
81103c30:	1108d000 	call	81108d00 <puts>
81103c34:	00000306 	br	81103c44 <DDR2_EEPROM_TEST+0x284>
  } else {
    printf("DDR2 EEPROM Write Test Failed\n\n");
81103c38:	012044b4 	movhi	r4,33042
81103c3c:	212c6e04 	addi	r4,r4,-20040
81103c40:	1108d000 	call	81108d00 <puts>
  }
  printf("\n");
81103c44:	01000284 	movi	r4,10
81103c48:	1108c280 	call	81108c28 <putchar>

  return bSuccess;
81103c4c:	e0bff917 	ldw	r2,-28(fp)
}
81103c50:	e037883a 	mov	sp,fp
81103c54:	dfc00117 	ldw	ra,4(sp)
81103c58:	df000017 	ldw	fp,0(sp)
81103c5c:	dec00204 	addi	sp,sp,8
81103c60:	f800283a 	ret

81103c64 <DDR2_EEPROM_DUMP>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_EEPROM_DUMP(alt_u8 MemoryId){
81103c64:	deffb704 	addi	sp,sp,-292
81103c68:	dfc04815 	stw	ra,288(sp)
81103c6c:	df004715 	stw	fp,284(sp)
81103c70:	df004704 	addi	fp,sp,284
81103c74:	2005883a 	mov	r2,r4
81103c78:	e0bfff05 	stb	r2,-4(fp)
 
  printf("===== DE4 DDR2 EEPROM Dump =====\n");
81103c7c:	012044b4 	movhi	r4,33042
81103c80:	212c7604 	addi	r4,r4,-20008
81103c84:	1108d000 	call	81108d00 <puts>
  const alt_u8 DeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
81103c88:	00bfe804 	movi	r2,-96
81103c8c:	e0bfbd05 	stb	r2,-268(fp)
  bool bSuccess;
  alt_u32 I2cSclBase;
  alt_u32 I2cSdaBase;
  int i;
  
  bSuccess = TRUE;
81103c90:	00800044 	movi	r2,1
81103c94:	e0bfbe15 	stw	r2,-264(fp)
  switch (MemoryId) {
81103c98:	e0bfff03 	ldbu	r2,-4(fp)
81103c9c:	10c00060 	cmpeqi	r3,r2,1
81103ca0:	1800031e 	bne	r3,zero,81103cb0 <DDR2_EEPROM_DUMP+0x4c>
81103ca4:	108000a0 	cmpeqi	r2,r2,2
81103ca8:	1000081e 	bne	r2,zero,81103ccc <DDR2_EEPROM_DUMP+0x68>
81103cac:	00000e06 	br	81103ce8 <DDR2_EEPROM_DUMP+0x84>
    case DDR2_M1_ID:
      I2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
81103cb0:	00a00034 	movhi	r2,32768
81103cb4:	10817404 	addi	r2,r2,1488
81103cb8:	e0bfba15 	stw	r2,-280(fp)
      I2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
81103cbc:	00a00034 	movhi	r2,32768
81103cc0:	10817804 	addi	r2,r2,1504
81103cc4:	e0bfbb15 	stw	r2,-276(fp)
    break;
81103cc8:	00000d06 	br	81103d00 <DDR2_EEPROM_DUMP+0x9c>
    case DDR2_M2_ID:
      I2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
81103ccc:	00a00034 	movhi	r2,32768
81103cd0:	10815004 	addi	r2,r2,1344
81103cd4:	e0bfba15 	stw	r2,-280(fp)
      I2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;      
81103cd8:	00a00034 	movhi	r2,32768
81103cdc:	10815404 	addi	r2,r2,1360
81103ce0:	e0bfbb15 	stw	r2,-276(fp)
    break;
81103ce4:	00000606 	br	81103d00 <DDR2_EEPROM_DUMP+0x9c>
    default:
      bSuccess = FALSE;
81103ce8:	e03fbe15 	stw	zero,-264(fp)
	  printf("DR2 Memory ID not identified!! Aborting Dump \n");
81103cec:	012044b4 	movhi	r4,33042
81103cf0:	212c7f04 	addi	r4,r4,-19972
81103cf4:	1108d000 	call	81108d00 <puts>
      return bSuccess;
81103cf8:	e0bfbe17 	ldw	r2,-264(fp)
81103cfc:	00012006 	br	81104180 <DDR2_EEPROM_DUMP+0x51c>
  }

  alt_u8 szData[256];
  bSuccess = I2C_MultipleRead(I2cSclBase, I2cSdaBase, DeviceAddr, szData, sizeof(szData));
81103d00:	e0bfbd03 	ldbu	r2,-268(fp)
81103d04:	10c03fcc 	andi	r3,r2,255
81103d08:	18c0201c 	xori	r3,r3,128
81103d0c:	18ffe004 	addi	r3,r3,-128
81103d10:	e13fbf04 	addi	r4,fp,-260
81103d14:	00804004 	movi	r2,256
81103d18:	d8800015 	stw	r2,0(sp)
81103d1c:	200f883a 	mov	r7,r4
81103d20:	180d883a 	mov	r6,r3
81103d24:	e17fbb17 	ldw	r5,-276(fp)
81103d28:	e13fba17 	ldw	r4,-280(fp)
81103d2c:	11004d40 	call	811004d4 <I2C_MultipleRead>
81103d30:	e0bfbe15 	stw	r2,-264(fp)
  if (bSuccess){
81103d34:	e0bfbe17 	ldw	r2,-264(fp)
81103d38:	10010b26 	beq	r2,zero,81104168 <DDR2_EEPROM_DUMP+0x504>
    for(i = 0; i < 256 && bSuccess; i++){
81103d3c:	e03fbc15 	stw	zero,-272(fp)
81103d40:	00010306 	br	81104150 <DDR2_EEPROM_DUMP+0x4ec>
      printf("EEPROM[%03d]=%02Xh ", i, szData[i]);
81103d44:	e0ffbf04 	addi	r3,fp,-260
81103d48:	e0bfbc17 	ldw	r2,-272(fp)
81103d4c:	1885883a 	add	r2,r3,r2
81103d50:	10800003 	ldbu	r2,0(r2)
81103d54:	10803fcc 	andi	r2,r2,255
81103d58:	100d883a 	mov	r6,r2
81103d5c:	e17fbc17 	ldw	r5,-272(fp)
81103d60:	012044b4 	movhi	r4,33042
81103d64:	212c8b04 	addi	r4,r4,-19924
81103d68:	1108be40 	call	81108be4 <printf>
      if (i == 0)
81103d6c:	e0bfbc17 	ldw	r2,-272(fp)
81103d70:	1000041e 	bne	r2,zero,81103d84 <DDR2_EEPROM_DUMP+0x120>
        printf("(Number of SPD Bytes Used)\n");
81103d74:	012044b4 	movhi	r4,33042
81103d78:	212c9004 	addi	r4,r4,-19904
81103d7c:	1108d000 	call	81108d00 <puts>
81103d80:	0000f006 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 1)
81103d84:	e0bfbc17 	ldw	r2,-272(fp)
81103d88:	10800058 	cmpnei	r2,r2,1
81103d8c:	1000041e 	bne	r2,zero,81103da0 <DDR2_EEPROM_DUMP+0x13c>
        printf("(Total Number of Bytes in SPD Device, Log2(N))\n");
81103d90:	012044b4 	movhi	r4,33042
81103d94:	212c9704 	addi	r4,r4,-19876
81103d98:	1108d000 	call	81108d00 <puts>
81103d9c:	0000e906 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 2)
81103da0:	e0bfbc17 	ldw	r2,-272(fp)
81103da4:	10800098 	cmpnei	r2,r2,2
81103da8:	1000041e 	bne	r2,zero,81103dbc <DDR2_EEPROM_DUMP+0x158>
        printf("(Basic Memory Type[08h:DDR2])\n");
81103dac:	012044b4 	movhi	r4,33042
81103db0:	212ca304 	addi	r4,r4,-19828
81103db4:	1108d000 	call	81108d00 <puts>
81103db8:	0000e206 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 3)
81103dbc:	e0bfbc17 	ldw	r2,-272(fp)
81103dc0:	108000d8 	cmpnei	r2,r2,3
81103dc4:	1000041e 	bne	r2,zero,81103dd8 <DDR2_EEPROM_DUMP+0x174>
        printf("(Number of Row Addresses on Assembly)\n");
81103dc8:	012044b4 	movhi	r4,33042
81103dcc:	212cab04 	addi	r4,r4,-19796
81103dd0:	1108d000 	call	81108d00 <puts>
81103dd4:	0000db06 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 4)
81103dd8:	e0bfbc17 	ldw	r2,-272(fp)
81103ddc:	10800118 	cmpnei	r2,r2,4
81103de0:	1000041e 	bne	r2,zero,81103df4 <DDR2_EEPROM_DUMP+0x190>
        printf("(Number of Column Addresses on Assembly)\n");
81103de4:	012044b4 	movhi	r4,33042
81103de8:	212cb504 	addi	r4,r4,-19756
81103dec:	1108d000 	call	81108d00 <puts>
81103df0:	0000d406 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 5)
81103df4:	e0bfbc17 	ldw	r2,-272(fp)
81103df8:	10800158 	cmpnei	r2,r2,5
81103dfc:	1000041e 	bne	r2,zero,81103e10 <DDR2_EEPROM_DUMP+0x1ac>
        printf("(DIMM Height and Module Rank Number[b2b1b0+1])\n");
81103e00:	012044b4 	movhi	r4,33042
81103e04:	212cc004 	addi	r4,r4,-19712
81103e08:	1108d000 	call	81108d00 <puts>
81103e0c:	0000cd06 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 6)
81103e10:	e0bfbc17 	ldw	r2,-272(fp)
81103e14:	10800198 	cmpnei	r2,r2,6
81103e18:	1000041e 	bne	r2,zero,81103e2c <DDR2_EEPROM_DUMP+0x1c8>
        printf("(Module Data Width)\n");
81103e1c:	012044b4 	movhi	r4,33042
81103e20:	212ccc04 	addi	r4,r4,-19664
81103e24:	1108d000 	call	81108d00 <puts>
81103e28:	0000c606 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 7)
81103e2c:	e0bfbc17 	ldw	r2,-272(fp)
81103e30:	108001d8 	cmpnei	r2,r2,7
81103e34:	1000041e 	bne	r2,zero,81103e48 <DDR2_EEPROM_DUMP+0x1e4>
        printf("(Module Data Width, Continued)\n");
81103e38:	012044b4 	movhi	r4,33042
81103e3c:	212cd104 	addi	r4,r4,-19644
81103e40:	1108d000 	call	81108d00 <puts>
81103e44:	0000bf06 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 16)
81103e48:	e0bfbc17 	ldw	r2,-272(fp)
81103e4c:	10800418 	cmpnei	r2,r2,16
81103e50:	1000041e 	bne	r2,zero,81103e64 <DDR2_EEPROM_DUMP+0x200>
        printf("(Burst Lengths Supported[bitmap: x x x x 8 4 x x])\n");
81103e54:	012044b4 	movhi	r4,33042
81103e58:	212cd904 	addi	r4,r4,-19612
81103e5c:	1108d000 	call	81108d00 <puts>
81103e60:	0000b806 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 13)
81103e64:	e0bfbc17 	ldw	r2,-272(fp)
81103e68:	10800358 	cmpnei	r2,r2,13
81103e6c:	1000041e 	bne	r2,zero,81103e80 <DDR2_EEPROM_DUMP+0x21c>
        printf("(Primary SDRAM width)\n");
81103e70:	012044b4 	movhi	r4,33042
81103e74:	212ce604 	addi	r4,r4,-19560
81103e78:	1108d000 	call	81108d00 <puts>
81103e7c:	0000b106 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 14)
81103e80:	e0bfbc17 	ldw	r2,-272(fp)
81103e84:	10800398 	cmpnei	r2,r2,14
81103e88:	1000041e 	bne	r2,zero,81103e9c <DDR2_EEPROM_DUMP+0x238>
        printf("(ECC SDRAM width)\n");
81103e8c:	012044b4 	movhi	r4,33042
81103e90:	212cec04 	addi	r4,r4,-19536
81103e94:	1108d000 	call	81108d00 <puts>
81103e98:	0000aa06 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 17)
81103e9c:	e0bfbc17 	ldw	r2,-272(fp)
81103ea0:	10800458 	cmpnei	r2,r2,17
81103ea4:	1000041e 	bne	r2,zero,81103eb8 <DDR2_EEPROM_DUMP+0x254>
        printf("(Banks per SDRAM device)\n");
81103ea8:	012044b4 	movhi	r4,33042
81103eac:	212cf104 	addi	r4,r4,-19516
81103eb0:	1108d000 	call	81108d00 <puts>
81103eb4:	0000a306 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 18)
81103eb8:	e0bfbc17 	ldw	r2,-272(fp)
81103ebc:	10800498 	cmpnei	r2,r2,18
81103ec0:	1000041e 	bne	r2,zero,81103ed4 <DDR2_EEPROM_DUMP+0x270>
        printf("(CAS lantencies supported[bitmap: x x 5 4 3 2 x x])\n");
81103ec4:	012044b4 	movhi	r4,33042
81103ec8:	212cf804 	addi	r4,r4,-19488
81103ecc:	1108d000 	call	81108d00 <puts>
81103ed0:	00009c06 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 20)
81103ed4:	e0bfbc17 	ldw	r2,-272(fp)
81103ed8:	10800518 	cmpnei	r2,r2,20
81103edc:	1000041e 	bne	r2,zero,81103ef0 <DDR2_EEPROM_DUMP+0x28c>
        printf("(DIMM Type: x x Mini-UDIMM Mini-RDIMM Micro-DIMM SO-DIMM UDIMMM RDIMM)\n");
81103ee0:	012044b4 	movhi	r4,33042
81103ee4:	212d0504 	addi	r4,r4,-19436
81103ee8:	1108d000 	call	81108d00 <puts>
81103eec:	00009506 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 22)
81103ef0:	e0bfbc17 	ldw	r2,-272(fp)
81103ef4:	10800598 	cmpnei	r2,r2,22
81103ef8:	1000041e 	bne	r2,zero,81103f0c <DDR2_EEPROM_DUMP+0x2a8>
        printf("(Memory Chip feature bitmap)\n");
81103efc:	012044b4 	movhi	r4,33042
81103f00:	212d1704 	addi	r4,r4,-19364
81103f04:	1108d000 	call	81108d00 <puts>
81103f08:	00008e06 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 27)
81103f0c:	e0bfbc17 	ldw	r2,-272(fp)
81103f10:	108006d8 	cmpnei	r2,r2,27
81103f14:	1000041e 	bne	r2,zero,81103f28 <DDR2_EEPROM_DUMP+0x2c4>
        printf("(Minimun row precharge time[tRP;nsx4])\n");
81103f18:	012044b4 	movhi	r4,33042
81103f1c:	212d1f04 	addi	r4,r4,-19332
81103f20:	1108d000 	call	81108d00 <puts>
81103f24:	00008706 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 28)
81103f28:	e0bfbc17 	ldw	r2,-272(fp)
81103f2c:	10800718 	cmpnei	r2,r2,28
81103f30:	1000041e 	bne	r2,zero,81103f44 <DDR2_EEPROM_DUMP+0x2e0>
        printf("(Minimun row active-row activce delay[tRRD;nsx4])\n");
81103f34:	012044b4 	movhi	r4,33042
81103f38:	212d2904 	addi	r4,r4,-19292
81103f3c:	1108d000 	call	81108d00 <puts>
81103f40:	00008006 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 29)
81103f44:	e0bfbc17 	ldw	r2,-272(fp)
81103f48:	10800758 	cmpnei	r2,r2,29
81103f4c:	1000041e 	bne	r2,zero,81103f60 <DDR2_EEPROM_DUMP+0x2fc>
        printf("(Minimun RAS to CAS delay[tRCD;nsx4])\n");
81103f50:	012044b4 	movhi	r4,33042
81103f54:	212d3604 	addi	r4,r4,-19240
81103f58:	1108d000 	call	81108d00 <puts>
81103f5c:	00007906 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 30)
81103f60:	e0bfbc17 	ldw	r2,-272(fp)
81103f64:	10800798 	cmpnei	r2,r2,30
81103f68:	1000041e 	bne	r2,zero,81103f7c <DDR2_EEPROM_DUMP+0x318>
        printf("(Minimun acive to precharge time[tRAS;ns])\n");
81103f6c:	012044b4 	movhi	r4,33042
81103f70:	212d4004 	addi	r4,r4,-19200
81103f74:	1108d000 	call	81108d00 <puts>
81103f78:	00007206 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 31)
81103f7c:	e0bfbc17 	ldw	r2,-272(fp)
81103f80:	108007d8 	cmpnei	r2,r2,31
81103f84:	1000041e 	bne	r2,zero,81103f98 <DDR2_EEPROM_DUMP+0x334>
        printf("(Size of each rank[bitmap:512MB,256MB,128MB,16GB,8GB,4GB,2GB,1GB)\n");
81103f88:	012044b4 	movhi	r4,33042
81103f8c:	212d4b04 	addi	r4,r4,-19156
81103f90:	1108d000 	call	81108d00 <puts>
81103f94:	00006b06 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 36)
81103f98:	e0bfbc17 	ldw	r2,-272(fp)
81103f9c:	10800918 	cmpnei	r2,r2,36
81103fa0:	1000041e 	bne	r2,zero,81103fb4 <DDR2_EEPROM_DUMP+0x350>
        printf("(Minimun write receovery time[tWR;nsx4])\n");
81103fa4:	012044b4 	movhi	r4,33042
81103fa8:	212d5c04 	addi	r4,r4,-19088
81103fac:	1108d000 	call	81108d00 <puts>
81103fb0:	00006406 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 37)
81103fb4:	e0bfbc17 	ldw	r2,-272(fp)
81103fb8:	10800958 	cmpnei	r2,r2,37
81103fbc:	1000041e 	bne	r2,zero,81103fd0 <DDR2_EEPROM_DUMP+0x36c>
        printf("(Internal write to read command delay[tWTR;nsx4])\n");
81103fc0:	012044b4 	movhi	r4,33042
81103fc4:	212d6704 	addi	r4,r4,-19044
81103fc8:	1108d000 	call	81108d00 <puts>
81103fcc:	00005d06 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 38)
81103fd0:	e0bfbc17 	ldw	r2,-272(fp)
81103fd4:	10800998 	cmpnei	r2,r2,38
81103fd8:	1000041e 	bne	r2,zero,81103fec <DDR2_EEPROM_DUMP+0x388>
        printf("(Internal read to precharge command delay[tRTP;nsx4])\n");
81103fdc:	012044b4 	movhi	r4,33042
81103fe0:	212d7404 	addi	r4,r4,-18992
81103fe4:	1108d000 	call	81108d00 <puts>
81103fe8:	00005606 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 41)
81103fec:	e0bfbc17 	ldw	r2,-272(fp)
81103ff0:	10800a58 	cmpnei	r2,r2,41
81103ff4:	1000041e 	bne	r2,zero,81104008 <DDR2_EEPROM_DUMP+0x3a4>
        printf("(Minimun activce to active/refresh time[tRC;ns])\n");
81103ff8:	012044b4 	movhi	r4,33042
81103ffc:	212d8204 	addi	r4,r4,-18936
81104000:	1108d000 	call	81108d00 <puts>
81104004:	00004f06 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 42)
81104008:	e0bfbc17 	ldw	r2,-272(fp)
8110400c:	10800a98 	cmpnei	r2,r2,42
81104010:	1000041e 	bne	r2,zero,81104024 <DDR2_EEPROM_DUMP+0x3c0>
        printf("(Minimun refresh to active/refresh time[tRFC;ns])\n");
81104014:	012044b4 	movhi	r4,33042
81104018:	212d8f04 	addi	r4,r4,-18884
8110401c:	1108d000 	call	81108d00 <puts>
81104020:	00004806 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 62)
81104024:	e0bfbc17 	ldw	r2,-272(fp)
81104028:	10800f98 	cmpnei	r2,r2,62
8110402c:	1000041e 	bne	r2,zero,81104040 <DDR2_EEPROM_DUMP+0x3dc>
        printf("(SPD Revision)\n");
81104030:	012044b4 	movhi	r4,33042
81104034:	212d9c04 	addi	r4,r4,-18832
81104038:	1108d000 	call	81108d00 <puts>
8110403c:	00004106 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 63)
81104040:	e0bfbc17 	ldw	r2,-272(fp)
81104044:	10800fd8 	cmpnei	r2,r2,63
81104048:	1000041e 	bne	r2,zero,8110405c <DDR2_EEPROM_DUMP+0x3f8>
        printf("(Checksum)\n");
8110404c:	012044b4 	movhi	r4,33042
81104050:	212da004 	addi	r4,r4,-18816
81104054:	1108d000 	call	81108d00 <puts>
81104058:	00003a06 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 64)
8110405c:	e0bfbc17 	ldw	r2,-272(fp)
81104060:	10801018 	cmpnei	r2,r2,64
81104064:	1000041e 	bne	r2,zero,81104078 <DDR2_EEPROM_DUMP+0x414>
        printf("(64~71: Manufacturer JEDEC ID)\n");
81104068:	012044b4 	movhi	r4,33042
8110406c:	212da304 	addi	r4,r4,-18804
81104070:	1108d000 	call	81108d00 <puts>
81104074:	00003306 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 72)
81104078:	e0bfbc17 	ldw	r2,-272(fp)
8110407c:	10801218 	cmpnei	r2,r2,72
81104080:	1000041e 	bne	r2,zero,81104094 <DDR2_EEPROM_DUMP+0x430>
        printf("(Module manufacturing location[Vendor-specific code])\n");
81104084:	012044b4 	movhi	r4,33042
81104088:	212dab04 	addi	r4,r4,-18772
8110408c:	1108d000 	call	81108d00 <puts>
81104090:	00002c06 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 73)
81104094:	e0bfbc17 	ldw	r2,-272(fp)
81104098:	10801258 	cmpnei	r2,r2,73
8110409c:	1000041e 	bne	r2,zero,811040b0 <DDR2_EEPROM_DUMP+0x44c>
        printf("(73~90: Moduloe part number)\n");
811040a0:	012044b4 	movhi	r4,33042
811040a4:	212db904 	addi	r4,r4,-18716
811040a8:	1108d000 	call	81108d00 <puts>
811040ac:	00002506 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 91)
811040b0:	e0bfbc17 	ldw	r2,-272(fp)
811040b4:	108016d8 	cmpnei	r2,r2,91
811040b8:	1000041e 	bne	r2,zero,811040cc <DDR2_EEPROM_DUMP+0x468>
        printf("(91~92: Moduloe revision code)\n");
811040bc:	012044b4 	movhi	r4,33042
811040c0:	212dc104 	addi	r4,r4,-18684
811040c4:	1108d000 	call	81108d00 <puts>
811040c8:	00001e06 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 93)
811040cc:	e0bfbc17 	ldw	r2,-272(fp)
811040d0:	10801758 	cmpnei	r2,r2,93
811040d4:	1000041e 	bne	r2,zero,811040e8 <DDR2_EEPROM_DUMP+0x484>
        printf("(Manufacture Years since 2000[0-255])\n");
811040d8:	012044b4 	movhi	r4,33042
811040dc:	212dc904 	addi	r4,r4,-18652
811040e0:	1108d000 	call	81108d00 <puts>
811040e4:	00001706 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 94)
811040e8:	e0bfbc17 	ldw	r2,-272(fp)
811040ec:	10801798 	cmpnei	r2,r2,94
811040f0:	1000041e 	bne	r2,zero,81104104 <DDR2_EEPROM_DUMP+0x4a0>
        printf("(Manufacture Weeks[1-52])\n");
811040f4:	012044b4 	movhi	r4,33042
811040f8:	212dd304 	addi	r4,r4,-18612
811040fc:	1108d000 	call	81108d00 <puts>
81104100:	00001006 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 95)
81104104:	e0bfbc17 	ldw	r2,-272(fp)
81104108:	108017d8 	cmpnei	r2,r2,95
8110410c:	1000041e 	bne	r2,zero,81104120 <DDR2_EEPROM_DUMP+0x4bc>
        printf("(95~98[4-bytes]: Module serial number)\n");
81104110:	012044b4 	movhi	r4,33042
81104114:	212dda04 	addi	r4,r4,-18584
81104118:	1108d000 	call	81108d00 <puts>
8110411c:	00000906 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 99)
81104120:	e0bfbc17 	ldw	r2,-272(fp)
81104124:	108018d8 	cmpnei	r2,r2,99
81104128:	1000041e 	bne	r2,zero,8110413c <DDR2_EEPROM_DUMP+0x4d8>
        printf("(99~128: Manufacturer-specific data)\n");
8110412c:	012044b4 	movhi	r4,33042
81104130:	212de404 	addi	r4,r4,-18544
81104134:	1108d000 	call	81108d00 <puts>
81104138:	00000206 	br	81104144 <DDR2_EEPROM_DUMP+0x4e0>
      else
        printf("\n");
8110413c:	01000284 	movi	r4,10
81104140:	1108c280 	call	81108c28 <putchar>
  }

  alt_u8 szData[256];
  bSuccess = I2C_MultipleRead(I2cSclBase, I2cSdaBase, DeviceAddr, szData, sizeof(szData));
  if (bSuccess){
    for(i = 0; i < 256 && bSuccess; i++){
81104144:	e0bfbc17 	ldw	r2,-272(fp)
81104148:	10800044 	addi	r2,r2,1
8110414c:	e0bfbc15 	stw	r2,-272(fp)
81104150:	e0bfbc17 	ldw	r2,-272(fp)
81104154:	10804008 	cmpgei	r2,r2,256
81104158:	1000061e 	bne	r2,zero,81104174 <DDR2_EEPROM_DUMP+0x510>
8110415c:	e0bfbe17 	ldw	r2,-264(fp)
81104160:	103ef81e 	bne	r2,zero,81103d44 <__reset+0xfb0e3d44>
81104164:	00000306 	br	81104174 <DDR2_EEPROM_DUMP+0x510>
        printf("(99~128: Manufacturer-specific data)\n");
      else
        printf("\n");
    }
  } else {
    printf("Failed to dump EEPROM\n"); 
81104168:	012044b4 	movhi	r4,33042
8110416c:	212dee04 	addi	r4,r4,-18504
81104170:	1108d000 	call	81108d00 <puts>
  }
  printf("\n");
81104174:	01000284 	movi	r4,10
81104178:	1108c280 	call	81108c28 <putchar>

  return bSuccess;  
8110417c:	e0bfbe17 	ldw	r2,-264(fp)
}
81104180:	e037883a 	mov	sp,fp
81104184:	dfc00117 	ldw	ra,4(sp)
81104188:	df000017 	ldw	fp,0(sp)
8110418c:	dec00204 	addi	sp,sp,8
81104190:	f800283a 	ret

81104194 <DDR2_SWITCH_MEMORY>:

bool DDR2_SWITCH_MEMORY(alt_u8 MemoryId){
81104194:	defffb04 	addi	sp,sp,-20
81104198:	dfc00415 	stw	ra,16(sp)
8110419c:	df000315 	stw	fp,12(sp)
811041a0:	df000304 	addi	fp,sp,12
811041a4:	2005883a 	mov	r2,r4
811041a8:	e0bfff05 	stb	r2,-4(fp)

	bool bSuccess;
	alt_u32 *pDdr2MemAddr = DDR2_EXTENDED_ADDRESS_CONTROL_BASE;
811041ac:	00a04834 	movhi	r2,33056
811041b0:	108f4204 	addi	r2,r2,15624
811041b4:	e0bffe15 	stw	r2,-8(fp)

	  bSuccess = TRUE;
811041b8:	00800044 	movi	r2,1
811041bc:	e0bffd15 	stw	r2,-12(fp)
	  switch (MemoryId) {
811041c0:	e0bfff03 	ldbu	r2,-4(fp)
811041c4:	10c00060 	cmpeqi	r3,r2,1
811041c8:	1800031e 	bne	r3,zero,811041d8 <DDR2_SWITCH_MEMORY+0x44>
811041cc:	108000a0 	cmpeqi	r2,r2,2
811041d0:	1000041e 	bne	r2,zero,811041e4 <DDR2_SWITCH_MEMORY+0x50>
811041d4:	00000706 	br	811041f4 <DDR2_SWITCH_MEMORY+0x60>
	    case DDR2_M1_ID:
	  	  *(pDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
811041d8:	e0bffe17 	ldw	r2,-8(fp)
811041dc:	10000015 	stw	zero,0(r2)
	    break;
811041e0:	00000806 	br	81104204 <DDR2_SWITCH_MEMORY+0x70>
	    case DDR2_M2_ID:
		  *(pDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
811041e4:	e0bffe17 	ldw	r2,-8(fp)
811041e8:	00e00034 	movhi	r3,32768
811041ec:	10c00015 	stw	r3,0(r2)
	    break;
811041f0:	00000406 	br	81104204 <DDR2_SWITCH_MEMORY+0x70>
	    default:
	      bSuccess = FALSE;
811041f4:	e03ffd15 	stw	zero,-12(fp)
		  printf("DR2 Memory ID not identified!! Error switching memories!! \n");
811041f8:	012044b4 	movhi	r4,33042
811041fc:	212df404 	addi	r4,r4,-18480
81104200:	1108d000 	call	81108d00 <puts>
	  }

	  return bSuccess;
81104204:	e0bffd17 	ldw	r2,-12(fp)
}
81104208:	e037883a 	mov	sp,fp
8110420c:	dfc00117 	ldw	ra,4(sp)
81104210:	df000017 	ldw	fp,0(sp)
81104214:	dec00204 	addi	sp,sp,8
81104218:	f800283a 	ret

8110421c <DDR2_MEMORY_WRITE_TEST>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_WRITE_TEST(alt_u8 MemoryId){
8110421c:	deffe304 	addi	sp,sp,-116
81104220:	dfc01c15 	stw	ra,112(sp)
81104224:	df001b15 	stw	fp,108(sp)
81104228:	dc401a15 	stw	r17,104(sp)
8110422c:	dc001915 	stw	r16,100(sp)
81104230:	df001b04 	addi	fp,sp,108
81104234:	2005883a 	mov	r2,r4
81104238:	e0bffd05 	stb	r2,-12(fp)

  printf("===== DE4 DDR2 Memory Write Test =====\n");
8110423c:	012044b4 	movhi	r4,33042
81104240:	212e0304 	addi	r4,r4,-18420
81104244:	1108d000 	call	81108d00 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
81104248:	00800044 	movi	r2,1
8110424c:	e0bfed15 	stw	r2,-76(fp)
  switch (MemoryId) {
81104250:	e0bffd03 	ldbu	r2,-12(fp)
81104254:	10c00060 	cmpeqi	r3,r2,1
81104258:	1800031e 	bne	r3,zero,81104268 <DDR2_MEMORY_WRITE_TEST+0x4c>
8110425c:	108000a0 	cmpeqi	r2,r2,2
81104260:	1000081e 	bne	r2,zero,81104284 <DDR2_MEMORY_WRITE_TEST+0x68>
81104264:	00000e06 	br	811042a0 <DDR2_MEMORY_WRITE_TEST+0x84>
    case DDR2_M1_ID:
      DDR2_SWITCH_MEMORY(MemoryId);
81104268:	e0bffd03 	ldbu	r2,-12(fp)
8110426c:	1009883a 	mov	r4,r2
81104270:	11041940 	call	81104194 <DDR2_SWITCH_MEMORY>
      Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81104274:	e03fe515 	stw	zero,-108(fp)
      ByteLen = DDR2_M1_MEMORY_SIZE;
81104278:	00a00034 	movhi	r2,32768
8110427c:	e0bfe615 	stw	r2,-104(fp)
    break;
81104280:	00000d06 	br	811042b8 <DDR2_MEMORY_WRITE_TEST+0x9c>
    case DDR2_M2_ID:
      DDR2_SWITCH_MEMORY(MemoryId);
81104284:	e0bffd03 	ldbu	r2,-12(fp)
81104288:	1009883a 	mov	r4,r2
8110428c:	11041940 	call	81104194 <DDR2_SWITCH_MEMORY>
      Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81104290:	e03fe515 	stw	zero,-108(fp)
      ByteLen = DDR2_M2_MEMORY_SIZE;
81104294:	00a00034 	movhi	r2,32768
81104298:	e0bfe615 	stw	r2,-104(fp)
    break;
8110429c:	00000606 	br	811042b8 <DDR2_MEMORY_WRITE_TEST+0x9c>
    default:
      bSuccess = FALSE;
811042a0:	e03fed15 	stw	zero,-76(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
811042a4:	012044b4 	movhi	r4,33042
811042a8:	212c1304 	addi	r4,r4,-20404
811042ac:	1108d000 	call	81108d00 <puts>
      return bSuccess;
811042b0:	e0bfed17 	ldw	r2,-76(fp)
811042b4:	0000db06 	br	81104624 <DDR2_MEMORY_WRITE_TEST+0x408>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
811042b8:	e0bfe617 	ldw	r2,-104(fp)
811042bc:	1004d53a 	srli	r2,r2,20
811042c0:	100b883a 	mov	r5,r2
811042c4:	012044b4 	movhi	r4,33042
811042c8:	212e0d04 	addi	r4,r4,-18380
811042cc:	1108be40 	call	81108be4 <printf>

  int i, nRemainedLen, nAccessLen;
  my_data *pDes;
  
  int nItemNum, nPos;
  const int my_data_size = sizeof(my_data);
811042d0:	00800104 	movi	r2,4
811042d4:	e0bfee15 	stw	r2,-72(fp)
  int nProgressIndex = 0;
811042d8:	e03fec15 	stw	zero,-80(fp)
  alt_u32 InitValue;
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;
811042dc:	e03fef15 	stw	zero,-68(fp)
  
  for(i = 0; i < 10; i++){
811042e0:	e03fe715 	stw	zero,-100(fp)
811042e4:	00001506 	br	8110433c <DDR2_MEMORY_WRITE_TEST+0x120>
    szProgress[i] = ByteLen/10*(i+1);
811042e8:	e0ffe617 	ldw	r3,-104(fp)
811042ec:	00b33374 	movhi	r2,52429
811042f0:	10b33344 	addi	r2,r2,-13107
811042f4:	1888383a 	mulxuu	r4,r3,r2
811042f8:	1885383a 	mul	r2,r3,r2
811042fc:	1021883a 	mov	r16,r2
81104300:	2023883a 	mov	r17,r4
81104304:	8804d0fa 	srli	r2,r17,3
81104308:	e0ffe717 	ldw	r3,-100(fp)
8110430c:	18c00044 	addi	r3,r3,1
81104310:	10c7383a 	mul	r3,r2,r3
81104314:	e0bfe717 	ldw	r2,-100(fp)
81104318:	1085883a 	add	r2,r2,r2
8110431c:	1085883a 	add	r2,r2,r2
81104320:	e13fe504 	addi	r4,fp,-108
81104324:	2085883a 	add	r2,r4,r2
81104328:	10800e04 	addi	r2,r2,56
8110432c:	10c00015 	stw	r3,0(r2)
  int nProgressIndex = 0;
  alt_u32 InitValue;
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;
  
  for(i = 0; i < 10; i++){
81104330:	e0bfe717 	ldw	r2,-100(fp)
81104334:	10800044 	addi	r2,r2,1
81104338:	e0bfe715 	stw	r2,-100(fp)
8110433c:	e0bfe717 	ldw	r2,-100(fp)
81104340:	10800290 	cmplti	r2,r2,10
81104344:	103fe81e 	bne	r2,zero,811042e8 <__reset+0xfb0e42e8>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81104348:	d0a03c17 	ldw	r2,-32528(gp)
    szProgress[i] = ByteLen/10*(i+1);
  }
  InitValue = alt_nticks();
8110434c:	e0bff015 	stw	r2,-64(fp)
  nItemNum = sizeof(szData)/sizeof(szData[0]);
81104350:	00804004 	movi	r2,256
81104354:	e0bfea15 	stw	r2,-88(fp)
  for(i = 0; i < nItemNum; i++){
81104358:	e03fe715 	stw	zero,-100(fp)
8110435c:	00001e06 	br	811043d8 <DDR2_MEMORY_WRITE_TEST+0x1bc>
    if (i == 0) {
81104360:	e0bfe717 	ldw	r2,-100(fp)
81104364:	1000091e 	bne	r2,zero,8110438c <DDR2_MEMORY_WRITE_TEST+0x170>
      szData[i] = InitValue;
81104368:	00a044b4 	movhi	r2,33042
8110436c:	10b8fe04 	addi	r2,r2,-7176
81104370:	e0ffe717 	ldw	r3,-100(fp)
81104374:	18c7883a 	add	r3,r3,r3
81104378:	18c7883a 	add	r3,r3,r3
8110437c:	10c5883a 	add	r2,r2,r3
81104380:	e0fff017 	ldw	r3,-64(fp)
81104384:	10c00015 	stw	r3,0(r2)
81104388:	00001006 	br	811043cc <DDR2_MEMORY_WRITE_TEST+0x1b0>
    } else {
      szData[i] = szData[i-1] * 13;
8110438c:	e0bfe717 	ldw	r2,-100(fp)
81104390:	10ffffc4 	addi	r3,r2,-1
81104394:	00a044b4 	movhi	r2,33042
81104398:	10b8fe04 	addi	r2,r2,-7176
8110439c:	18c7883a 	add	r3,r3,r3
811043a0:	18c7883a 	add	r3,r3,r3
811043a4:	10c5883a 	add	r2,r2,r3
811043a8:	10800017 	ldw	r2,0(r2)
811043ac:	11000364 	muli	r4,r2,13
811043b0:	00a044b4 	movhi	r2,33042
811043b4:	10b8fe04 	addi	r2,r2,-7176
811043b8:	e0ffe717 	ldw	r3,-100(fp)
811043bc:	18c7883a 	add	r3,r3,r3
811043c0:	18c7883a 	add	r3,r3,r3
811043c4:	10c5883a 	add	r2,r2,r3
811043c8:	11000015 	stw	r4,0(r2)
  for(i = 0; i < 10; i++){
    szProgress[i] = ByteLen/10*(i+1);
  }
  InitValue = alt_nticks();
  nItemNum = sizeof(szData)/sizeof(szData[0]);
  for(i = 0; i < nItemNum; i++){
811043cc:	e0bfe717 	ldw	r2,-100(fp)
811043d0:	10800044 	addi	r2,r2,1
811043d4:	e0bfe715 	stw	r2,-100(fp)
811043d8:	e0ffe717 	ldw	r3,-100(fp)
811043dc:	e0bfea17 	ldw	r2,-88(fp)
811043e0:	18bfdf16 	blt	r3,r2,81104360 <__reset+0xfb0e4360>
      szData[i] = InitValue;
    } else {
      szData[i] = szData[i-1] * 13;
    }
  }
  szData[nItemNum-1] = 0xAAAAAAAA;
811043e4:	e0bfea17 	ldw	r2,-88(fp)
811043e8:	10ffffc4 	addi	r3,r2,-1
811043ec:	00a044b4 	movhi	r2,33042
811043f0:	10b8fe04 	addi	r2,r2,-7176
811043f4:	18c7883a 	add	r3,r3,r3
811043f8:	18c7883a 	add	r3,r3,r3
811043fc:	10c7883a 	add	r3,r2,r3
81104400:	00aaaaf4 	movhi	r2,43691
81104404:	10aaaa84 	addi	r2,r2,-21846
81104408:	18800015 	stw	r2,0(r3)
  szData[nItemNum-2] = 0x55555555;
8110440c:	e0bfea17 	ldw	r2,-88(fp)
81104410:	10ffff84 	addi	r3,r2,-2
81104414:	00a044b4 	movhi	r2,33042
81104418:	10b8fe04 	addi	r2,r2,-7176
8110441c:	18c7883a 	add	r3,r3,r3
81104420:	18c7883a 	add	r3,r3,r3
81104424:	10c7883a 	add	r3,r2,r3
81104428:	00955574 	movhi	r2,21845
8110442c:	10955544 	addi	r2,r2,21845
81104430:	18800015 	stw	r2,0(r3)
  szData[nItemNum-3] = 0x00000000;
81104434:	e0bfea17 	ldw	r2,-88(fp)
81104438:	10ffff44 	addi	r3,r2,-3
8110443c:	00a044b4 	movhi	r2,33042
81104440:	10b8fe04 	addi	r2,r2,-7176
81104444:	18c7883a 	add	r3,r3,r3
81104448:	18c7883a 	add	r3,r3,r3
8110444c:	10c5883a 	add	r2,r2,r3
81104450:	10000015 	stw	zero,0(r2)
  szData[nItemNum-4] = 0xFFFFFFFF;
81104454:	e0bfea17 	ldw	r2,-88(fp)
81104458:	10ffff04 	addi	r3,r2,-4
8110445c:	00a044b4 	movhi	r2,33042
81104460:	10b8fe04 	addi	r2,r2,-7176
81104464:	18c7883a 	add	r3,r3,r3
81104468:	18c7883a 	add	r3,r3,r3
8110446c:	10c5883a 	add	r2,r2,r3
81104470:	00ffffc4 	movi	r3,-1
81104474:	10c00015 	stw	r3,0(r2)

  printf("Writing data...\n");
81104478:	012044b4 	movhi	r4,33042
8110447c:	212e1304 	addi	r4,r4,-18356
81104480:	1108d000 	call	81108d00 <puts>
81104484:	d0a03c17 	ldw	r2,-32528(gp)
  TimeStart = alt_nticks();
81104488:	e0bff115 	stw	r2,-60(fp)
  pDes = (my_data *)Ddr2Base;
8110448c:	e0bfe517 	ldw	r2,-108(fp)
81104490:	e0bfe915 	stw	r2,-92(fp)
  nAccessLen = sizeof(szData);
81104494:	00810004 	movi	r2,1024
81104498:	e0bfe815 	stw	r2,-96(fp)
  nItemNum = nAccessLen / my_data_size;
8110449c:	e0ffe817 	ldw	r3,-96(fp)
811044a0:	e0bfee17 	ldw	r2,-72(fp)
811044a4:	1885283a 	div	r2,r3,r2
811044a8:	e0bfea15 	stw	r2,-88(fp)
  nPos = 0;
811044ac:	e03feb15 	stw	zero,-84(fp)
  while(nPos < ByteLen){
811044b0:	00003306 	br	81104580 <DDR2_MEMORY_WRITE_TEST+0x364>
    nRemainedLen = ByteLen - nPos;
811044b4:	e0bfeb17 	ldw	r2,-84(fp)
811044b8:	e0ffe617 	ldw	r3,-104(fp)
811044bc:	1885c83a 	sub	r2,r3,r2
811044c0:	e0bff215 	stw	r2,-56(fp)
    if (nAccessLen > nRemainedLen){
811044c4:	e0bfe817 	ldw	r2,-96(fp)
811044c8:	e0fff217 	ldw	r3,-56(fp)
811044cc:	1880060e 	bge	r3,r2,811044e8 <DDR2_MEMORY_WRITE_TEST+0x2cc>
      nAccessLen = nRemainedLen;
811044d0:	e0bff217 	ldw	r2,-56(fp)
811044d4:	e0bfe815 	stw	r2,-96(fp)
      nItemNum = nAccessLen / my_data_size;
811044d8:	e0ffe817 	ldw	r3,-96(fp)
811044dc:	e0bfee17 	ldw	r2,-72(fp)
811044e0:	1885283a 	div	r2,r3,r2
811044e4:	e0bfea15 	stw	r2,-88(fp)
    }
    memcpy(pDes, szData, nAccessLen);
811044e8:	e0bfe817 	ldw	r2,-96(fp)
811044ec:	100d883a 	mov	r6,r2
811044f0:	016044b4 	movhi	r5,33042
811044f4:	2978fe04 	addi	r5,r5,-7176
811044f8:	e13fe917 	ldw	r4,-92(fp)
811044fc:	1108a6c0 	call	81108a6c <memcpy>
    pDes += nItemNum;
81104500:	e0bfea17 	ldw	r2,-88(fp)
81104504:	1085883a 	add	r2,r2,r2
81104508:	1085883a 	add	r2,r2,r2
8110450c:	1007883a 	mov	r3,r2
81104510:	e0bfe917 	ldw	r2,-92(fp)
81104514:	10c5883a 	add	r2,r2,r3
81104518:	e0bfe915 	stw	r2,-92(fp)
    nPos += nAccessLen;
8110451c:	e0ffeb17 	ldw	r3,-84(fp)
81104520:	e0bfe817 	ldw	r2,-96(fp)
81104524:	1885883a 	add	r2,r3,r2
81104528:	e0bfeb15 	stw	r2,-84(fp)
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
8110452c:	e0bfec17 	ldw	r2,-80(fp)
81104530:	10800288 	cmpgei	r2,r2,10
81104534:	1000121e 	bne	r2,zero,81104580 <DDR2_MEMORY_WRITE_TEST+0x364>
81104538:	e0bfec17 	ldw	r2,-80(fp)
8110453c:	1085883a 	add	r2,r2,r2
81104540:	1085883a 	add	r2,r2,r2
81104544:	e0ffe504 	addi	r3,fp,-108
81104548:	1885883a 	add	r2,r3,r2
8110454c:	10800e04 	addi	r2,r2,56
81104550:	10800017 	ldw	r2,0(r2)
81104554:	e0ffeb17 	ldw	r3,-84(fp)
81104558:	18800936 	bltu	r3,r2,81104580 <DDR2_MEMORY_WRITE_TEST+0x364>
      nProgressIndex++;
8110455c:	e0bfec17 	ldw	r2,-80(fp)
81104560:	10800044 	addi	r2,r2,1
81104564:	e0bfec15 	stw	r2,-80(fp)
      printf("%02d%% ", nProgressIndex*10);
81104568:	e0bfec17 	ldw	r2,-80(fp)
8110456c:	108002a4 	muli	r2,r2,10
81104570:	100b883a 	mov	r5,r2
81104574:	012044b4 	movhi	r4,33042
81104578:	212e1704 	addi	r4,r4,-18340
8110457c:	1108be40 	call	81108be4 <printf>
  TimeStart = alt_nticks();
  pDes = (my_data *)Ddr2Base;
  nAccessLen = sizeof(szData);
  nItemNum = nAccessLen / my_data_size;
  nPos = 0;
  while(nPos < ByteLen){
81104580:	e0ffeb17 	ldw	r3,-84(fp)
81104584:	e0bfe617 	ldw	r2,-104(fp)
81104588:	18bfca36 	bltu	r3,r2,811044b4 <__reset+0xfb0e44b4>
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
      nProgressIndex++;
      printf("%02d%% ", nProgressIndex*10);
    }
  }
  alt_dcache_flush_all();
8110458c:	111511c0 	call	8111511c <alt_dcache_flush_all>
  printf("\n");
81104590:	01000284 	movi	r4,10
81104594:	1108c280 	call	81108c28 <putchar>
81104598:	d0e03c17 	ldw	r3,-32528(gp)

  TimeElapsed = alt_nticks() - TimeStart;
8110459c:	e0bff117 	ldw	r2,-60(fp)
811045a0:	1885c83a 	sub	r2,r3,r2
811045a4:	e0bfef15 	stw	r2,-68(fp)
  if (bSuccess){
811045a8:	e0bfed17 	ldw	r2,-76(fp)
811045ac:	10001726 	beq	r2,zero,8110460c <DDR2_MEMORY_WRITE_TEST+0x3f0>
    printf("DDR2 write test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
811045b0:	e13fef17 	ldw	r4,-68(fp)
811045b4:	1107d2c0 	call	81107d2c <__floatsisf>
811045b8:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
811045bc:	d0a03b17 	ldw	r2,-32532(gp)
811045c0:	1009883a 	mov	r4,r2
811045c4:	1107e500 	call	81107e50 <__floatunsisf>
811045c8:	1007883a 	mov	r3,r2
811045cc:	180b883a 	mov	r5,r3
811045d0:	8009883a 	mov	r4,r16
811045d4:	11074f00 	call	811074f0 <__divsf3>
811045d8:	1007883a 	mov	r3,r2
811045dc:	1805883a 	mov	r2,r3
811045e0:	1009883a 	mov	r4,r2
811045e4:	11086580 	call	81108658 <__extendsfdf2>
811045e8:	1009883a 	mov	r4,r2
811045ec:	180b883a 	mov	r5,r3
811045f0:	200d883a 	mov	r6,r4
811045f4:	280f883a 	mov	r7,r5
811045f8:	e17fe617 	ldw	r5,-104(fp)
811045fc:	012044b4 	movhi	r4,33042
81104600:	212e1904 	addi	r4,r4,-18332
81104604:	1108be40 	call	81108be4 <printf>
81104608:	00000306 	br	81104618 <DDR2_MEMORY_WRITE_TEST+0x3fc>
  } else {
    printf("DDR2 write test fail\n");
8110460c:	012044b4 	movhi	r4,33042
81104610:	212e2504 	addi	r4,r4,-18284
81104614:	1108d000 	call	81108d00 <puts>
  }
  printf("\n");
81104618:	01000284 	movi	r4,10
8110461c:	1108c280 	call	81108c28 <putchar>

  return bSuccess;
81104620:	e0bfed17 	ldw	r2,-76(fp)
}
81104624:	e6fffe04 	addi	sp,fp,-8
81104628:	dfc00317 	ldw	ra,12(sp)
8110462c:	df000217 	ldw	fp,8(sp)
81104630:	dc400117 	ldw	r17,4(sp)
81104634:	dc000017 	ldw	r16,0(sp)
81104638:	dec00404 	addi	sp,sp,16
8110463c:	f800283a 	ret

81104640 <DDR2_MEMORY_READ_TEST>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_READ_TEST(alt_u8 MemoryId){
81104640:	deffe304 	addi	sp,sp,-116
81104644:	dfc01c15 	stw	ra,112(sp)
81104648:	df001b15 	stw	fp,108(sp)
8110464c:	dc401a15 	stw	r17,104(sp)
81104650:	dc001915 	stw	r16,100(sp)
81104654:	df001b04 	addi	fp,sp,108
81104658:	2005883a 	mov	r2,r4
8110465c:	e0bffd05 	stb	r2,-12(fp)

  printf("===== DE4 DDR2 Memory Read Test =====\n");
81104660:	012044b4 	movhi	r4,33042
81104664:	212e2b04 	addi	r4,r4,-18260
81104668:	1108d000 	call	81108d00 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
8110466c:	00800044 	movi	r2,1
81104670:	e0bfe515 	stw	r2,-108(fp)
  switch (MemoryId) {
81104674:	e0bffd03 	ldbu	r2,-12(fp)
81104678:	10c00060 	cmpeqi	r3,r2,1
8110467c:	1800031e 	bne	r3,zero,8110468c <DDR2_MEMORY_READ_TEST+0x4c>
81104680:	108000a0 	cmpeqi	r2,r2,2
81104684:	1000081e 	bne	r2,zero,811046a8 <DDR2_MEMORY_READ_TEST+0x68>
81104688:	00000e06 	br	811046c4 <DDR2_MEMORY_READ_TEST+0x84>
    case DDR2_M1_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
8110468c:	e0bffd03 	ldbu	r2,-12(fp)
81104690:	1009883a 	mov	r4,r2
81104694:	11041940 	call	81104194 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81104698:	e03fe615 	stw	zero,-104(fp)
        ByteLen = DDR2_M1_MEMORY_SIZE;
8110469c:	00a00034 	movhi	r2,32768
811046a0:	e0bfe715 	stw	r2,-100(fp)
    break;
811046a4:	00000d06 	br	811046dc <DDR2_MEMORY_READ_TEST+0x9c>
    case DDR2_M2_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
811046a8:	e0bffd03 	ldbu	r2,-12(fp)
811046ac:	1009883a 	mov	r4,r2
811046b0:	11041940 	call	81104194 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
811046b4:	e03fe615 	stw	zero,-104(fp)
        ByteLen = DDR2_M2_MEMORY_SIZE;
811046b8:	00a00034 	movhi	r2,32768
811046bc:	e0bfe715 	stw	r2,-100(fp)
    break;
811046c0:	00000606 	br	811046dc <DDR2_MEMORY_READ_TEST+0x9c>
    default:
      bSuccess = FALSE;
811046c4:	e03fe515 	stw	zero,-108(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
811046c8:	012044b4 	movhi	r4,33042
811046cc:	212c1304 	addi	r4,r4,-20404
811046d0:	1108d000 	call	81108d00 <puts>
      return bSuccess;
811046d4:	e0bfe517 	ldw	r2,-108(fp)
811046d8:	0000b806 	br	811049bc <DDR2_MEMORY_READ_TEST+0x37c>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
811046dc:	e0bfe717 	ldw	r2,-100(fp)
811046e0:	1004d53a 	srli	r2,r2,20
811046e4:	100b883a 	mov	r5,r2
811046e8:	012044b4 	movhi	r4,33042
811046ec:	212e0d04 	addi	r4,r4,-18380
811046f0:	1108be40 	call	81108be4 <printf>

  int i, nRemainedLen, nAccessLen;
  my_data *pDes, *pSrc;
  int nItemNum, nPos;
  nItemNum = sizeof(szData)/sizeof(szData[0]);
811046f4:	00804004 	movi	r2,256
811046f8:	e0bfec15 	stw	r2,-80(fp)
  const int my_data_size = sizeof(my_data);
811046fc:	00800104 	movi	r2,4
81104700:	e0bfef15 	stw	r2,-68(fp)
  nAccessLen = nItemNum * my_data_size;
81104704:	e0ffec17 	ldw	r3,-80(fp)
81104708:	e0bfef17 	ldw	r2,-68(fp)
8110470c:	1885383a 	mul	r2,r3,r2
81104710:	e0bfe915 	stw	r2,-92(fp)
  int nProgressIndex = 0;
81104714:	e03fee15 	stw	zero,-72(fp)
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;
81104718:	e03ff015 	stw	zero,-64(fp)

  for(i=0;i<10;i++){
8110471c:	e03fe815 	stw	zero,-96(fp)
81104720:	00001506 	br	81104778 <DDR2_MEMORY_READ_TEST+0x138>
    szProgress[i] = ByteLen/10*(i+1);
81104724:	e0ffe717 	ldw	r3,-100(fp)
81104728:	00b33374 	movhi	r2,52429
8110472c:	10b33344 	addi	r2,r2,-13107
81104730:	1888383a 	mulxuu	r4,r3,r2
81104734:	1885383a 	mul	r2,r3,r2
81104738:	1021883a 	mov	r16,r2
8110473c:	2023883a 	mov	r17,r4
81104740:	8804d0fa 	srli	r2,r17,3
81104744:	e0ffe817 	ldw	r3,-96(fp)
81104748:	18c00044 	addi	r3,r3,1
8110474c:	10c7383a 	mul	r3,r2,r3
81104750:	e0bfe817 	ldw	r2,-96(fp)
81104754:	1085883a 	add	r2,r2,r2
81104758:	1085883a 	add	r2,r2,r2
8110475c:	e13fe504 	addi	r4,fp,-108
81104760:	2085883a 	add	r2,r4,r2
81104764:	10800e04 	addi	r2,r2,56
81104768:	10c00015 	stw	r3,0(r2)
  nAccessLen = nItemNum * my_data_size;
  int nProgressIndex = 0;
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;

  for(i=0;i<10;i++){
8110476c:	e0bfe817 	ldw	r2,-96(fp)
81104770:	10800044 	addi	r2,r2,1
81104774:	e0bfe815 	stw	r2,-96(fp)
81104778:	e0bfe817 	ldw	r2,-96(fp)
8110477c:	10800290 	cmplti	r2,r2,10
81104780:	103fe81e 	bne	r2,zero,81104724 <__reset+0xfb0e4724>
    szProgress[i] = ByteLen/10*(i+1);
  }

  nProgressIndex = 0;
81104784:	e03fee15 	stw	zero,-72(fp)
  printf("Reading/Verifying Data...\n");
81104788:	012044b4 	movhi	r4,33042
8110478c:	212e3504 	addi	r4,r4,-18220
81104790:	1108d000 	call	81108d00 <puts>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81104794:	d0a03c17 	ldw	r2,-32528(gp)
  TimeStart = alt_nticks();
81104798:	e0bff115 	stw	r2,-60(fp)

  pSrc = (my_data *)Ddr2Base;
8110479c:	e0bfe617 	ldw	r2,-104(fp)
811047a0:	e0bfeb15 	stw	r2,-84(fp)
  nAccessLen = sizeof(szData);
811047a4:	00810004 	movi	r2,1024
811047a8:	e0bfe915 	stw	r2,-92(fp)
  nItemNum = nAccessLen / my_data_size;
811047ac:	e0ffe917 	ldw	r3,-92(fp)
811047b0:	e0bfef17 	ldw	r2,-68(fp)
811047b4:	1885283a 	div	r2,r3,r2
811047b8:	e0bfec15 	stw	r2,-80(fp)
  nPos = 0;
811047bc:	e03fed15 	stw	zero,-76(fp)
  while(bSuccess && nPos < ByteLen){
811047c0:	00005406 	br	81104914 <DDR2_MEMORY_READ_TEST+0x2d4>
    nRemainedLen = ByteLen - nPos;
811047c4:	e0bfed17 	ldw	r2,-76(fp)
811047c8:	e0ffe717 	ldw	r3,-100(fp)
811047cc:	1885c83a 	sub	r2,r3,r2
811047d0:	e0bff215 	stw	r2,-56(fp)
    if (nAccessLen > nRemainedLen){
811047d4:	e0bfe917 	ldw	r2,-92(fp)
811047d8:	e0fff217 	ldw	r3,-56(fp)
811047dc:	1880060e 	bge	r3,r2,811047f8 <DDR2_MEMORY_READ_TEST+0x1b8>
      nAccessLen = nRemainedLen;
811047e0:	e0bff217 	ldw	r2,-56(fp)
811047e4:	e0bfe915 	stw	r2,-92(fp)
      nItemNum = nAccessLen / my_data_size;
811047e8:	e0ffe917 	ldw	r3,-92(fp)
811047ec:	e0bfef17 	ldw	r2,-68(fp)
811047f0:	1885283a 	div	r2,r3,r2
811047f4:	e0bfec15 	stw	r2,-80(fp)
    }
    pDes = szData;
811047f8:	00a044b4 	movhi	r2,33042
811047fc:	10b8fe04 	addi	r2,r2,-7176
81104800:	e0bfea15 	stw	r2,-88(fp)
    for(i=0 ; i < nItemNum && bSuccess; i++){
81104804:	e03fe815 	stw	zero,-96(fp)
81104808:	00002406 	br	8110489c <DDR2_MEMORY_READ_TEST+0x25c>
      if (*pSrc++ != *pDes++){
8110480c:	e0bfeb17 	ldw	r2,-84(fp)
81104810:	10c00104 	addi	r3,r2,4
81104814:	e0ffeb15 	stw	r3,-84(fp)
81104818:	10c00017 	ldw	r3,0(r2)
8110481c:	e0bfea17 	ldw	r2,-88(fp)
81104820:	11000104 	addi	r4,r2,4
81104824:	e13fea15 	stw	r4,-88(fp)
81104828:	10800017 	ldw	r2,0(r2)
8110482c:	18801826 	beq	r3,r2,81104890 <DDR2_MEMORY_READ_TEST+0x250>
        printf("verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n", (int)*(pSrc-1), (int)szData[i], (nPos/my_data_size)+i);
81104830:	e0bfeb17 	ldw	r2,-84(fp)
81104834:	10bfff04 	addi	r2,r2,-4
81104838:	10800017 	ldw	r2,0(r2)
8110483c:	1009883a 	mov	r4,r2
81104840:	00a044b4 	movhi	r2,33042
81104844:	10b8fe04 	addi	r2,r2,-7176
81104848:	e0ffe817 	ldw	r3,-96(fp)
8110484c:	18c7883a 	add	r3,r3,r3
81104850:	18c7883a 	add	r3,r3,r3
81104854:	10c5883a 	add	r2,r2,r3
81104858:	10800017 	ldw	r2,0(r2)
8110485c:	100b883a 	mov	r5,r2
81104860:	e0ffed17 	ldw	r3,-76(fp)
81104864:	e0bfef17 	ldw	r2,-68(fp)
81104868:	1887283a 	div	r3,r3,r2
8110486c:	e0bfe817 	ldw	r2,-96(fp)
81104870:	1885883a 	add	r2,r3,r2
81104874:	100f883a 	mov	r7,r2
81104878:	280d883a 	mov	r6,r5
8110487c:	200b883a 	mov	r5,r4
81104880:	012044b4 	movhi	r4,33042
81104884:	212e3c04 	addi	r4,r4,-18192
81104888:	1108be40 	call	81108be4 <printf>
        bSuccess = FALSE;
8110488c:	e03fe515 	stw	zero,-108(fp)
    if (nAccessLen > nRemainedLen){
      nAccessLen = nRemainedLen;
      nItemNum = nAccessLen / my_data_size;
    }
    pDes = szData;
    for(i=0 ; i < nItemNum && bSuccess; i++){
81104890:	e0bfe817 	ldw	r2,-96(fp)
81104894:	10800044 	addi	r2,r2,1
81104898:	e0bfe815 	stw	r2,-96(fp)
8110489c:	e0ffe817 	ldw	r3,-96(fp)
811048a0:	e0bfec17 	ldw	r2,-80(fp)
811048a4:	1880020e 	bge	r3,r2,811048b0 <DDR2_MEMORY_READ_TEST+0x270>
811048a8:	e0bfe517 	ldw	r2,-108(fp)
811048ac:	103fd71e 	bne	r2,zero,8110480c <__reset+0xfb0e480c>
      if (*pSrc++ != *pDes++){
        printf("verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n", (int)*(pSrc-1), (int)szData[i], (nPos/my_data_size)+i);
        bSuccess = FALSE;
      }
    }
    nPos += nAccessLen;
811048b0:	e0ffed17 	ldw	r3,-76(fp)
811048b4:	e0bfe917 	ldw	r2,-92(fp)
811048b8:	1885883a 	add	r2,r3,r2
811048bc:	e0bfed15 	stw	r2,-76(fp)
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
811048c0:	e0bfee17 	ldw	r2,-72(fp)
811048c4:	10800288 	cmpgei	r2,r2,10
811048c8:	1000121e 	bne	r2,zero,81104914 <DDR2_MEMORY_READ_TEST+0x2d4>
811048cc:	e0bfee17 	ldw	r2,-72(fp)
811048d0:	1085883a 	add	r2,r2,r2
811048d4:	1085883a 	add	r2,r2,r2
811048d8:	e0ffe504 	addi	r3,fp,-108
811048dc:	1885883a 	add	r2,r3,r2
811048e0:	10800e04 	addi	r2,r2,56
811048e4:	10800017 	ldw	r2,0(r2)
811048e8:	e0ffed17 	ldw	r3,-76(fp)
811048ec:	18800936 	bltu	r3,r2,81104914 <DDR2_MEMORY_READ_TEST+0x2d4>
      nProgressIndex++;
811048f0:	e0bfee17 	ldw	r2,-72(fp)
811048f4:	10800044 	addi	r2,r2,1
811048f8:	e0bfee15 	stw	r2,-72(fp)
      printf("%02d%% ", nProgressIndex*10);
811048fc:	e0bfee17 	ldw	r2,-72(fp)
81104900:	108002a4 	muli	r2,r2,10
81104904:	100b883a 	mov	r5,r2
81104908:	012044b4 	movhi	r4,33042
8110490c:	212e1704 	addi	r4,r4,-18340
81104910:	1108be40 	call	81108be4 <printf>

  pSrc = (my_data *)Ddr2Base;
  nAccessLen = sizeof(szData);
  nItemNum = nAccessLen / my_data_size;
  nPos = 0;
  while(bSuccess && nPos < ByteLen){
81104914:	e0bfe517 	ldw	r2,-108(fp)
81104918:	10000326 	beq	r2,zero,81104928 <DDR2_MEMORY_READ_TEST+0x2e8>
8110491c:	e0ffed17 	ldw	r3,-76(fp)
81104920:	e0bfe717 	ldw	r2,-100(fp)
81104924:	18bfa736 	bltu	r3,r2,811047c4 <__reset+0xfb0e47c4>
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
      nProgressIndex++;
      printf("%02d%% ", nProgressIndex*10);
    }
  }
  printf("\n");
81104928:	01000284 	movi	r4,10
8110492c:	1108c280 	call	81108c28 <putchar>
81104930:	d0e03c17 	ldw	r3,-32528(gp)

  TimeElapsed = alt_nticks() - TimeStart;
81104934:	e0bff117 	ldw	r2,-60(fp)
81104938:	1885c83a 	sub	r2,r3,r2
8110493c:	e0bff015 	stw	r2,-64(fp)
  if (bSuccess){
81104940:	e0bfe517 	ldw	r2,-108(fp)
81104944:	10001726 	beq	r2,zero,811049a4 <DDR2_MEMORY_READ_TEST+0x364>
    printf("DDR2 read test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
81104948:	e13ff017 	ldw	r4,-64(fp)
8110494c:	1107d2c0 	call	81107d2c <__floatsisf>
81104950:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81104954:	d0a03b17 	ldw	r2,-32532(gp)
81104958:	1009883a 	mov	r4,r2
8110495c:	1107e500 	call	81107e50 <__floatunsisf>
81104960:	1007883a 	mov	r3,r2
81104964:	180b883a 	mov	r5,r3
81104968:	8009883a 	mov	r4,r16
8110496c:	11074f00 	call	811074f0 <__divsf3>
81104970:	1007883a 	mov	r3,r2
81104974:	1805883a 	mov	r2,r3
81104978:	1009883a 	mov	r4,r2
8110497c:	11086580 	call	81108658 <__extendsfdf2>
81104980:	1009883a 	mov	r4,r2
81104984:	180b883a 	mov	r5,r3
81104988:	200d883a 	mov	r6,r4
8110498c:	280f883a 	mov	r7,r5
81104990:	e17fe717 	ldw	r5,-100(fp)
81104994:	012044b4 	movhi	r4,33042
81104998:	212e4a04 	addi	r4,r4,-18136
8110499c:	1108be40 	call	81108be4 <printf>
811049a0:	00000306 	br	811049b0 <DDR2_MEMORY_READ_TEST+0x370>
  } else {
    printf("DDR2 read test fail\n");
811049a4:	012044b4 	movhi	r4,33042
811049a8:	212e5604 	addi	r4,r4,-18088
811049ac:	1108d000 	call	81108d00 <puts>
  }
  printf("\n");
811049b0:	01000284 	movi	r4,10
811049b4:	1108c280 	call	81108c28 <putchar>

  return bSuccess;
811049b8:	e0bfe517 	ldw	r2,-108(fp)
}
811049bc:	e6fffe04 	addi	sp,fp,-8
811049c0:	dfc00317 	ldw	ra,12(sp)
811049c4:	df000217 	ldw	fp,8(sp)
811049c8:	dc400117 	ldw	r17,4(sp)
811049cc:	dc000017 	ldw	r16,0(sp)
811049d0:	dec00404 	addi	sp,sp,16
811049d4:	f800283a 	ret

811049d8 <DDR2_MEMORY_RANDOM_WRITE_TEST>:
 * @param [in] bTime  Controla se a duração da função será medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_RANDOM_WRITE_TEST(alt_u8 MemoryId, bool bVerbose, bool bTime){
811049d8:	deffed04 	addi	sp,sp,-76
811049dc:	dfc01215 	stw	ra,72(sp)
811049e0:	df001115 	stw	fp,68(sp)
811049e4:	dcc01015 	stw	r19,64(sp)
811049e8:	dc800f15 	stw	r18,60(sp)
811049ec:	dc400e15 	stw	r17,56(sp)
811049f0:	dc000d15 	stw	r16,52(sp)
811049f4:	df001104 	addi	fp,sp,68
811049f8:	2005883a 	mov	r2,r4
811049fc:	e17ffa15 	stw	r5,-24(fp)
81104a00:	e1bffb15 	stw	r6,-20(fp)
81104a04:	e0bff905 	stb	r2,-28(fp)

  printf("===== DE4 DDR2 Memory Random Write Test =====\n");
81104a08:	012044b4 	movhi	r4,33042
81104a0c:	212e5b04 	addi	r4,r4,-18068
81104a10:	1108d000 	call	81108d00 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
81104a14:	00800044 	movi	r2,1
81104a18:	e0bff415 	stw	r2,-48(fp)
  switch (MemoryId) {
81104a1c:	e0bff903 	ldbu	r2,-28(fp)
81104a20:	10c00060 	cmpeqi	r3,r2,1
81104a24:	1800031e 	bne	r3,zero,81104a34 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x5c>
81104a28:	108000a0 	cmpeqi	r2,r2,2
81104a2c:	1000081e 	bne	r2,zero,81104a50 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x78>
81104a30:	00000e06 	br	81104a6c <DDR2_MEMORY_RANDOM_WRITE_TEST+0x94>
    case DDR2_M1_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
81104a34:	e0bff903 	ldbu	r2,-28(fp)
81104a38:	1009883a 	mov	r4,r2
81104a3c:	11041940 	call	81104194 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81104a40:	e03fef15 	stw	zero,-68(fp)
        ByteLen = DDR2_M1_MEMORY_SIZE;
81104a44:	00a00034 	movhi	r2,32768
81104a48:	e0bff015 	stw	r2,-64(fp)
    break;
81104a4c:	00000d06 	br	81104a84 <DDR2_MEMORY_RANDOM_WRITE_TEST+0xac>
    case DDR2_M2_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
81104a50:	e0bff903 	ldbu	r2,-28(fp)
81104a54:	1009883a 	mov	r4,r2
81104a58:	11041940 	call	81104194 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81104a5c:	e03fef15 	stw	zero,-68(fp)
        ByteLen = DDR2_M2_MEMORY_SIZE;
81104a60:	00a00034 	movhi	r2,32768
81104a64:	e0bff015 	stw	r2,-64(fp)
    break;
81104a68:	00000606 	br	81104a84 <DDR2_MEMORY_RANDOM_WRITE_TEST+0xac>
    default:
      bSuccess = FALSE;
81104a6c:	e03ff415 	stw	zero,-48(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
81104a70:	012044b4 	movhi	r4,33042
81104a74:	212c1304 	addi	r4,r4,-20404
81104a78:	1108d000 	call	81108d00 <puts>
      return bSuccess;
81104a7c:	e0bff417 	ldw	r2,-48(fp)
81104a80:	00008406 	br	81104c94 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2bc>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
81104a84:	e0bff017 	ldw	r2,-64(fp)
81104a88:	1004d53a 	srli	r2,r2,20
81104a8c:	100b883a 	mov	r5,r2
81104a90:	012044b4 	movhi	r4,33042
81104a94:	212e0d04 	addi	r4,r4,-18380
81104a98:	1108be40 	call	81108be4 <printf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81104a9c:	d0a03c17 	ldw	r2,-32528(gp)
  alt_u32 CurrentState;
  alt_u32 MemoryEndAddress;
  alt_u32 NextMilestone;
  alt_u8 Percentage;
  
  InitialState = alt_nticks();
81104aa0:	d0a03015 	stw	r2,-32576(gp)
  CurrentState = InitialState;
81104aa4:	d0a03017 	ldw	r2,-32576(gp)
81104aa8:	e0bff815 	stw	r2,-32(fp)
  MemoryEndAddress = Ddr2Base + ByteLen;
81104aac:	e0ffef17 	ldw	r3,-68(fp)
81104ab0:	e0bff017 	ldw	r2,-64(fp)
81104ab4:	1885883a 	add	r2,r3,r2
81104ab8:	e0bff515 	stw	r2,-44(fp)
  NextMilestone = Ddr2Base + ByteLen/20;
81104abc:	e0fff017 	ldw	r3,-64(fp)
81104ac0:	00b33374 	movhi	r2,52429
81104ac4:	10b33344 	addi	r2,r2,-13107
81104ac8:	1888383a 	mulxuu	r4,r3,r2
81104acc:	1885383a 	mul	r2,r3,r2
81104ad0:	1025883a 	mov	r18,r2
81104ad4:	2027883a 	mov	r19,r4
81104ad8:	9806d13a 	srli	r3,r19,4
81104adc:	e0bfef17 	ldw	r2,-68(fp)
81104ae0:	1885883a 	add	r2,r3,r2
81104ae4:	e0bff215 	stw	r2,-56(fp)
  Percentage = 5;
81104ae8:	00800144 	movi	r2,5
81104aec:	e0bff305 	stb	r2,-52(fp)
  printf("Writing to memory...\n");
81104af0:	012044b4 	movhi	r4,33042
81104af4:	212e6704 	addi	r4,r4,-18020
81104af8:	1108d000 	call	81108d00 <puts>
  if (bVerbose == DDR2_VERBOSE) {
81104afc:	e0bffa17 	ldw	r2,-24(fp)
81104b00:	10800058 	cmpnei	r2,r2,1
81104b04:	1000031e 	bne	r2,zero,81104b14 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x13c>
    printf("00%%..");
81104b08:	012044b4 	movhi	r4,33042
81104b0c:	212e6d04 	addi	r4,r4,-17996
81104b10:	1108be40 	call	81108be4 <printf>
  }
  int TimeStart, TimeElapsed = 0;
81104b14:	e03ff615 	stw	zero,-40(fp)
81104b18:	d0a03c17 	ldw	r2,-32528(gp)

  TimeStart = alt_nticks();
81104b1c:	e0bff715 	stw	r2,-36(fp)
  for (pDestination = (alt_u32*)Ddr2Base; (alt_u32)pDestination < MemoryEndAddress; pDestination++){
81104b20:	e0bfef17 	ldw	r2,-68(fp)
81104b24:	e0bff115 	stw	r2,-60(fp)
81104b28:	00002506 	br	81104bc0 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x1e8>
    *pDestination = xorshift32(&CurrentState);
81104b2c:	e0bff804 	addi	r2,fp,-32
81104b30:	1009883a 	mov	r4,r2
81104b34:	1104f880 	call	81104f88 <xorshift32>
81104b38:	1007883a 	mov	r3,r2
81104b3c:	e0bff117 	ldw	r2,-60(fp)
81104b40:	10c00015 	stw	r3,0(r2)
    if ((bVerbose == DDR2_VERBOSE) & ((alt_u32)pDestination > NextMilestone)){
81104b44:	e0bffa17 	ldw	r2,-24(fp)
81104b48:	10800060 	cmpeqi	r2,r2,1
81104b4c:	1009883a 	mov	r4,r2
81104b50:	e0bff117 	ldw	r2,-60(fp)
81104b54:	e0fff217 	ldw	r3,-56(fp)
81104b58:	1885803a 	cmpltu	r2,r3,r2
81104b5c:	2084703a 	and	r2,r4,r2
81104b60:	10803fcc 	andi	r2,r2,255
81104b64:	10001326 	beq	r2,zero,81104bb4 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x1dc>
      printf("..%02d%%..",Percentage);
81104b68:	e0bff303 	ldbu	r2,-52(fp)
81104b6c:	100b883a 	mov	r5,r2
81104b70:	012044b4 	movhi	r4,33042
81104b74:	212e6f04 	addi	r4,r4,-17988
81104b78:	1108be40 	call	81108be4 <printf>
	  NextMilestone += ByteLen/20;
81104b7c:	e0fff017 	ldw	r3,-64(fp)
81104b80:	00b33374 	movhi	r2,52429
81104b84:	10b33344 	addi	r2,r2,-13107
81104b88:	1888383a 	mulxuu	r4,r3,r2
81104b8c:	1885383a 	mul	r2,r3,r2
81104b90:	1021883a 	mov	r16,r2
81104b94:	2023883a 	mov	r17,r4
81104b98:	8804d13a 	srli	r2,r17,4
81104b9c:	e0fff217 	ldw	r3,-56(fp)
81104ba0:	1885883a 	add	r2,r3,r2
81104ba4:	e0bff215 	stw	r2,-56(fp)
	  Percentage += 5;
81104ba8:	e0bff303 	ldbu	r2,-52(fp)
81104bac:	10800144 	addi	r2,r2,5
81104bb0:	e0bff305 	stb	r2,-52(fp)
    printf("00%%..");
  }
  int TimeStart, TimeElapsed = 0;

  TimeStart = alt_nticks();
  for (pDestination = (alt_u32*)Ddr2Base; (alt_u32)pDestination < MemoryEndAddress; pDestination++){
81104bb4:	e0bff117 	ldw	r2,-60(fp)
81104bb8:	10800104 	addi	r2,r2,4
81104bbc:	e0bff115 	stw	r2,-60(fp)
81104bc0:	e0fff117 	ldw	r3,-60(fp)
81104bc4:	e0bff517 	ldw	r2,-44(fp)
81104bc8:	18bfd836 	bltu	r3,r2,81104b2c <__reset+0xfb0e4b2c>
      printf("..%02d%%..",Percentage);
	  NextMilestone += ByteLen/20;
	  Percentage += 5;
	}
  }
  alt_dcache_flush_all();
81104bcc:	111511c0 	call	8111511c <alt_dcache_flush_all>
  if (bVerbose == DDR2_VERBOSE) {
81104bd0:	e0bffa17 	ldw	r2,-24(fp)
81104bd4:	10800058 	cmpnei	r2,r2,1
81104bd8:	1000031e 	bne	r2,zero,81104be8 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x210>
    printf("..100%%\n");
81104bdc:	012044b4 	movhi	r4,33042
81104be0:	212e7204 	addi	r4,r4,-17976
81104be4:	1108be40 	call	81108be4 <printf>
  }

  if (bSuccess){
81104be8:	e0bff417 	ldw	r2,-48(fp)
81104bec:	10002326 	beq	r2,zero,81104c7c <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2a4>
    if (bTime == TRUE){
81104bf0:	e0bffb17 	ldw	r2,-20(fp)
81104bf4:	10800058 	cmpnei	r2,r2,1
81104bf8:	10001b1e 	bne	r2,zero,81104c68 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x290>
81104bfc:	d0e03c17 	ldw	r3,-32528(gp)
      TimeElapsed = alt_nticks() - TimeStart;
81104c00:	e0bff717 	ldw	r2,-36(fp)
81104c04:	1885c83a 	sub	r2,r3,r2
81104c08:	e0bff615 	stw	r2,-40(fp)
      printf("DDR2 write test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
81104c0c:	e13ff617 	ldw	r4,-40(fp)
81104c10:	1107d2c0 	call	81107d2c <__floatsisf>
81104c14:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81104c18:	d0a03b17 	ldw	r2,-32532(gp)
81104c1c:	1009883a 	mov	r4,r2
81104c20:	1107e500 	call	81107e50 <__floatunsisf>
81104c24:	1007883a 	mov	r3,r2
81104c28:	180b883a 	mov	r5,r3
81104c2c:	8009883a 	mov	r4,r16
81104c30:	11074f00 	call	811074f0 <__divsf3>
81104c34:	1007883a 	mov	r3,r2
81104c38:	1805883a 	mov	r2,r3
81104c3c:	1009883a 	mov	r4,r2
81104c40:	11086580 	call	81108658 <__extendsfdf2>
81104c44:	1009883a 	mov	r4,r2
81104c48:	180b883a 	mov	r5,r3
81104c4c:	200d883a 	mov	r6,r4
81104c50:	280f883a 	mov	r7,r5
81104c54:	e17ff017 	ldw	r5,-64(fp)
81104c58:	012044b4 	movhi	r4,33042
81104c5c:	212e1904 	addi	r4,r4,-18332
81104c60:	1108be40 	call	81108be4 <printf>
81104c64:	00000806 	br	81104c88 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2b0>
    } else {
      printf("DDR2 write test pass, size=%d bytes\n", ByteLen);
81104c68:	e17ff017 	ldw	r5,-64(fp)
81104c6c:	012044b4 	movhi	r4,33042
81104c70:	212e7504 	addi	r4,r4,-17964
81104c74:	1108be40 	call	81108be4 <printf>
81104c78:	00000306 	br	81104c88 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2b0>
    }
  } else {
    printf("DDR2 write test fail\n");
81104c7c:	012044b4 	movhi	r4,33042
81104c80:	212e2504 	addi	r4,r4,-18284
81104c84:	1108d000 	call	81108d00 <puts>
  }
  printf("\n");
81104c88:	01000284 	movi	r4,10
81104c8c:	1108c280 	call	81108c28 <putchar>

  return bSuccess;
81104c90:	e0bff417 	ldw	r2,-48(fp)
}
81104c94:	e6fffc04 	addi	sp,fp,-16
81104c98:	dfc00517 	ldw	ra,20(sp)
81104c9c:	df000417 	ldw	fp,16(sp)
81104ca0:	dcc00317 	ldw	r19,12(sp)
81104ca4:	dc800217 	ldw	r18,8(sp)
81104ca8:	dc400117 	ldw	r17,4(sp)
81104cac:	dc000017 	ldw	r16,0(sp)
81104cb0:	dec00604 	addi	sp,sp,24
81104cb4:	f800283a 	ret

81104cb8 <DDR2_MEMORY_RANDOM_READ_TEST>:
 * @param [in] bTime  Controla se a duração da função será medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_RANDOM_READ_TEST(alt_u8 MemoryId, bool bVerbose, bool bTime){
81104cb8:	deffed04 	addi	sp,sp,-76
81104cbc:	dfc01215 	stw	ra,72(sp)
81104cc0:	df001115 	stw	fp,68(sp)
81104cc4:	dcc01015 	stw	r19,64(sp)
81104cc8:	dc800f15 	stw	r18,60(sp)
81104ccc:	dc400e15 	stw	r17,56(sp)
81104cd0:	dc000d15 	stw	r16,52(sp)
81104cd4:	df001104 	addi	fp,sp,68
81104cd8:	2005883a 	mov	r2,r4
81104cdc:	e17ffa15 	stw	r5,-24(fp)
81104ce0:	e1bffb15 	stw	r6,-20(fp)
81104ce4:	e0bff905 	stb	r2,-28(fp)

  printf("===== DE4 DDR2 Memory Random Read Test =====\n");
81104ce8:	012044b4 	movhi	r4,33042
81104cec:	212e7f04 	addi	r4,r4,-17924
81104cf0:	1108d000 	call	81108d00 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
81104cf4:	00800044 	movi	r2,1
81104cf8:	e0bfef15 	stw	r2,-68(fp)
  switch (MemoryId) {
81104cfc:	e0bff903 	ldbu	r2,-28(fp)
81104d00:	10c00060 	cmpeqi	r3,r2,1
81104d04:	1800031e 	bne	r3,zero,81104d14 <DDR2_MEMORY_RANDOM_READ_TEST+0x5c>
81104d08:	108000a0 	cmpeqi	r2,r2,2
81104d0c:	1000081e 	bne	r2,zero,81104d30 <DDR2_MEMORY_RANDOM_READ_TEST+0x78>
81104d10:	00000e06 	br	81104d4c <DDR2_MEMORY_RANDOM_READ_TEST+0x94>
    case DDR2_M1_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
81104d14:	e0bff903 	ldbu	r2,-28(fp)
81104d18:	1009883a 	mov	r4,r2
81104d1c:	11041940 	call	81104194 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81104d20:	e03ff015 	stw	zero,-64(fp)
        ByteLen = DDR2_M1_MEMORY_SIZE;
81104d24:	00a00034 	movhi	r2,32768
81104d28:	e0bff115 	stw	r2,-60(fp)
    break;
81104d2c:	00000d06 	br	81104d64 <DDR2_MEMORY_RANDOM_READ_TEST+0xac>
    case DDR2_M2_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
81104d30:	e0bff903 	ldbu	r2,-28(fp)
81104d34:	1009883a 	mov	r4,r2
81104d38:	11041940 	call	81104194 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81104d3c:	e03ff015 	stw	zero,-64(fp)
        ByteLen = DDR2_M2_MEMORY_SIZE;
81104d40:	00a00034 	movhi	r2,32768
81104d44:	e0bff115 	stw	r2,-60(fp)
    break;
81104d48:	00000606 	br	81104d64 <DDR2_MEMORY_RANDOM_READ_TEST+0xac>
    default:
      bSuccess = FALSE;
81104d4c:	e03fef15 	stw	zero,-68(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
81104d50:	012044b4 	movhi	r4,33042
81104d54:	212c1304 	addi	r4,r4,-20404
81104d58:	1108d000 	call	81108d00 <puts>
      return bSuccess;
81104d5c:	e0bfef17 	ldw	r2,-68(fp)
81104d60:	00008006 	br	81104f64 <DDR2_MEMORY_RANDOM_READ_TEST+0x2ac>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
81104d64:	e0bff117 	ldw	r2,-60(fp)
81104d68:	1004d53a 	srli	r2,r2,20
81104d6c:	100b883a 	mov	r5,r2
81104d70:	012044b4 	movhi	r4,33042
81104d74:	212e0d04 	addi	r4,r4,-18380
81104d78:	1108be40 	call	81108be4 <printf>
  alt_u32 CurrentState;
  alt_u32 MemoryEndAddress;
  alt_u32 NextMilestone;
  alt_u8 Percentage;
  
  CurrentState = InitialState;
81104d7c:	d0a03017 	ldw	r2,-32576(gp)
81104d80:	e0bff815 	stw	r2,-32(fp)
  MemoryEndAddress = Ddr2Base + ByteLen;
81104d84:	e0fff017 	ldw	r3,-64(fp)
81104d88:	e0bff117 	ldw	r2,-60(fp)
81104d8c:	1885883a 	add	r2,r3,r2
81104d90:	e0bff515 	stw	r2,-44(fp)
  NextMilestone = Ddr2Base + ByteLen/20;
81104d94:	e0fff117 	ldw	r3,-60(fp)
81104d98:	00b33374 	movhi	r2,52429
81104d9c:	10b33344 	addi	r2,r2,-13107
81104da0:	1888383a 	mulxuu	r4,r3,r2
81104da4:	1885383a 	mul	r2,r3,r2
81104da8:	1025883a 	mov	r18,r2
81104dac:	2027883a 	mov	r19,r4
81104db0:	9806d13a 	srli	r3,r19,4
81104db4:	e0bff017 	ldw	r2,-64(fp)
81104db8:	1885883a 	add	r2,r3,r2
81104dbc:	e0bff315 	stw	r2,-52(fp)
  Percentage = 5;
81104dc0:	00800144 	movi	r2,5
81104dc4:	e0bff405 	stb	r2,-48(fp)
  printf("Reading from memory...\n");
81104dc8:	012044b4 	movhi	r4,33042
81104dcc:	212e8b04 	addi	r4,r4,-17876
81104dd0:	1108d000 	call	81108d00 <puts>
  if (bVerbose == DDR2_VERBOSE) {
81104dd4:	e0bffa17 	ldw	r2,-24(fp)
81104dd8:	10800058 	cmpnei	r2,r2,1
81104ddc:	1000031e 	bne	r2,zero,81104dec <DDR2_MEMORY_RANDOM_READ_TEST+0x134>
    printf("00%%..");
81104de0:	012044b4 	movhi	r4,33042
81104de4:	212e6d04 	addi	r4,r4,-17996
81104de8:	1108be40 	call	81108be4 <printf>
  }
  
  int TimeStart, TimeElapsed = 0;
81104dec:	e03ff615 	stw	zero,-40(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81104df0:	d0a03c17 	ldw	r2,-32528(gp)

  TimeStart = alt_nticks();
81104df4:	e0bff715 	stw	r2,-36(fp)
  for (pSource = (alt_u32*)Ddr2Base; (alt_u32)pSource < MemoryEndAddress; pSource++){
81104df8:	e0bff017 	ldw	r2,-64(fp)
81104dfc:	e0bff215 	stw	r2,-56(fp)
81104e00:	00002406 	br	81104e94 <DDR2_MEMORY_RANDOM_READ_TEST+0x1dc>
    if (xorshift32(&CurrentState) != *pSource){
81104e04:	e0bff804 	addi	r2,fp,-32
81104e08:	1009883a 	mov	r4,r2
81104e0c:	1104f880 	call	81104f88 <xorshift32>
81104e10:	1007883a 	mov	r3,r2
81104e14:	e0bff217 	ldw	r2,-56(fp)
81104e18:	10800017 	ldw	r2,0(r2)
81104e1c:	18800126 	beq	r3,r2,81104e24 <DDR2_MEMORY_RANDOM_READ_TEST+0x16c>
      bSuccess = FALSE;
81104e20:	e03fef15 	stw	zero,-68(fp)
	  if (bVerbose == DDR2_VERBOSE) {
        //printf("Failed to read adress 0x%08X\n", pSource);
      }
    }
    if ((bVerbose == DDR2_VERBOSE) && ((alt_u32)pSource > NextMilestone)){
81104e24:	e0bffa17 	ldw	r2,-24(fp)
81104e28:	10800058 	cmpnei	r2,r2,1
81104e2c:	1000161e 	bne	r2,zero,81104e88 <DDR2_MEMORY_RANDOM_READ_TEST+0x1d0>
81104e30:	e0bff217 	ldw	r2,-56(fp)
81104e34:	e0fff317 	ldw	r3,-52(fp)
81104e38:	1880132e 	bgeu	r3,r2,81104e88 <DDR2_MEMORY_RANDOM_READ_TEST+0x1d0>
      printf("..%02d%%..",Percentage);
81104e3c:	e0bff403 	ldbu	r2,-48(fp)
81104e40:	100b883a 	mov	r5,r2
81104e44:	012044b4 	movhi	r4,33042
81104e48:	212e6f04 	addi	r4,r4,-17988
81104e4c:	1108be40 	call	81108be4 <printf>
	  NextMilestone += ByteLen/20;
81104e50:	e0fff117 	ldw	r3,-60(fp)
81104e54:	00b33374 	movhi	r2,52429
81104e58:	10b33344 	addi	r2,r2,-13107
81104e5c:	1888383a 	mulxuu	r4,r3,r2
81104e60:	1885383a 	mul	r2,r3,r2
81104e64:	1021883a 	mov	r16,r2
81104e68:	2023883a 	mov	r17,r4
81104e6c:	8804d13a 	srli	r2,r17,4
81104e70:	e0fff317 	ldw	r3,-52(fp)
81104e74:	1885883a 	add	r2,r3,r2
81104e78:	e0bff315 	stw	r2,-52(fp)
	  Percentage += 5;
81104e7c:	e0bff403 	ldbu	r2,-48(fp)
81104e80:	10800144 	addi	r2,r2,5
81104e84:	e0bff405 	stb	r2,-48(fp)
  }
  
  int TimeStart, TimeElapsed = 0;

  TimeStart = alt_nticks();
  for (pSource = (alt_u32*)Ddr2Base; (alt_u32)pSource < MemoryEndAddress; pSource++){
81104e88:	e0bff217 	ldw	r2,-56(fp)
81104e8c:	10800104 	addi	r2,r2,4
81104e90:	e0bff215 	stw	r2,-56(fp)
81104e94:	e0fff217 	ldw	r3,-56(fp)
81104e98:	e0bff517 	ldw	r2,-44(fp)
81104e9c:	18bfd936 	bltu	r3,r2,81104e04 <__reset+0xfb0e4e04>
      printf("..%02d%%..",Percentage);
	  NextMilestone += ByteLen/20;
	  Percentage += 5;
	}
  }
  if (bVerbose == DDR2_VERBOSE) {
81104ea0:	e0bffa17 	ldw	r2,-24(fp)
81104ea4:	10800058 	cmpnei	r2,r2,1
81104ea8:	1000031e 	bne	r2,zero,81104eb8 <DDR2_MEMORY_RANDOM_READ_TEST+0x200>
    printf("..100%%\n");
81104eac:	012044b4 	movhi	r4,33042
81104eb0:	212e7204 	addi	r4,r4,-17976
81104eb4:	1108be40 	call	81108be4 <printf>
  }

  if (bSuccess){
81104eb8:	e0bfef17 	ldw	r2,-68(fp)
81104ebc:	10002326 	beq	r2,zero,81104f4c <DDR2_MEMORY_RANDOM_READ_TEST+0x294>
    if (bTime == TRUE){
81104ec0:	e0bffb17 	ldw	r2,-20(fp)
81104ec4:	10800058 	cmpnei	r2,r2,1
81104ec8:	10001b1e 	bne	r2,zero,81104f38 <DDR2_MEMORY_RANDOM_READ_TEST+0x280>
81104ecc:	d0e03c17 	ldw	r3,-32528(gp)
      TimeElapsed = alt_nticks() - TimeStart;
81104ed0:	e0bff717 	ldw	r2,-36(fp)
81104ed4:	1885c83a 	sub	r2,r3,r2
81104ed8:	e0bff615 	stw	r2,-40(fp)
      printf("DDR2 read test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
81104edc:	e13ff617 	ldw	r4,-40(fp)
81104ee0:	1107d2c0 	call	81107d2c <__floatsisf>
81104ee4:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81104ee8:	d0a03b17 	ldw	r2,-32532(gp)
81104eec:	1009883a 	mov	r4,r2
81104ef0:	1107e500 	call	81107e50 <__floatunsisf>
81104ef4:	1007883a 	mov	r3,r2
81104ef8:	180b883a 	mov	r5,r3
81104efc:	8009883a 	mov	r4,r16
81104f00:	11074f00 	call	811074f0 <__divsf3>
81104f04:	1007883a 	mov	r3,r2
81104f08:	1805883a 	mov	r2,r3
81104f0c:	1009883a 	mov	r4,r2
81104f10:	11086580 	call	81108658 <__extendsfdf2>
81104f14:	1009883a 	mov	r4,r2
81104f18:	180b883a 	mov	r5,r3
81104f1c:	200d883a 	mov	r6,r4
81104f20:	280f883a 	mov	r7,r5
81104f24:	e17ff117 	ldw	r5,-60(fp)
81104f28:	012044b4 	movhi	r4,33042
81104f2c:	212e4a04 	addi	r4,r4,-18136
81104f30:	1108be40 	call	81108be4 <printf>
81104f34:	00000806 	br	81104f58 <DDR2_MEMORY_RANDOM_READ_TEST+0x2a0>
    } else {
      printf("DDR2 read test pass, size=%d bytes\n", ByteLen);
81104f38:	e17ff117 	ldw	r5,-60(fp)
81104f3c:	012044b4 	movhi	r4,33042
81104f40:	212e9104 	addi	r4,r4,-17852
81104f44:	1108be40 	call	81108be4 <printf>
81104f48:	00000306 	br	81104f58 <DDR2_MEMORY_RANDOM_READ_TEST+0x2a0>
    }
  } else {
    printf("DDR2 read test fail\n");
81104f4c:	012044b4 	movhi	r4,33042
81104f50:	212e5604 	addi	r4,r4,-18088
81104f54:	1108d000 	call	81108d00 <puts>
  }
  printf("\n");
81104f58:	01000284 	movi	r4,10
81104f5c:	1108c280 	call	81108c28 <putchar>

  return bSuccess;
81104f60:	e0bfef17 	ldw	r2,-68(fp)
}
81104f64:	e6fffc04 	addi	sp,fp,-16
81104f68:	dfc00517 	ldw	ra,20(sp)
81104f6c:	df000417 	ldw	fp,16(sp)
81104f70:	dcc00317 	ldw	r19,12(sp)
81104f74:	dc800217 	ldw	r18,8(sp)
81104f78:	dc400117 	ldw	r17,4(sp)
81104f7c:	dc000017 	ldw	r16,0(sp)
81104f80:	dec00604 	addi	sp,sp,24
81104f84:	f800283a 	ret

81104f88 <xorshift32>:
 * @param [in] bDRIVE  Estado atual do RNG
  *
 * @retval Número aleatório resultate do RNG
 *
 */
alt_u32 xorshift32(alt_u32 *State){
81104f88:	defffd04 	addi	sp,sp,-12
81104f8c:	df000215 	stw	fp,8(sp)
81104f90:	df000204 	addi	fp,sp,8
81104f94:	e13fff15 	stw	r4,-4(fp)

  alt_u32 x = *State;
81104f98:	e0bfff17 	ldw	r2,-4(fp)
81104f9c:	10800017 	ldw	r2,0(r2)
81104fa0:	e0bffe15 	stw	r2,-8(fp)
  x ^= x << 13;
81104fa4:	e0bffe17 	ldw	r2,-8(fp)
81104fa8:	1004937a 	slli	r2,r2,13
81104fac:	e0fffe17 	ldw	r3,-8(fp)
81104fb0:	1884f03a 	xor	r2,r3,r2
81104fb4:	e0bffe15 	stw	r2,-8(fp)
  x ^= x >> 17;
81104fb8:	e0bffe17 	ldw	r2,-8(fp)
81104fbc:	1004d47a 	srli	r2,r2,17
81104fc0:	e0fffe17 	ldw	r3,-8(fp)
81104fc4:	1884f03a 	xor	r2,r3,r2
81104fc8:	e0bffe15 	stw	r2,-8(fp)
  x ^= x << 5;
81104fcc:	e0bffe17 	ldw	r2,-8(fp)
81104fd0:	1004917a 	slli	r2,r2,5
81104fd4:	e0fffe17 	ldw	r3,-8(fp)
81104fd8:	1884f03a 	xor	r2,r3,r2
81104fdc:	e0bffe15 	stw	r2,-8(fp)
  *State = x;
81104fe0:	e0bfff17 	ldw	r2,-4(fp)
81104fe4:	e0fffe17 	ldw	r3,-8(fp)
81104fe8:	10c00015 	stw	r3,0(r2)

  return x;
81104fec:	e0bffe17 	ldw	r2,-8(fp)
}
81104ff0:	e037883a 	mov	sp,fp
81104ff4:	df000017 	ldw	fp,0(sp)
81104ff8:	dec00104 	addi	sp,sp,4
81104ffc:	f800283a 	ret

81105000 <DMA_OPEN_DEVICE>:
 * @param [in] DmaName  String com o nome do DMA (XXX_CSR_NAME)
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_OPEN_DEVICE(alt_msgdma_dev **DmaDevice, const char* DmaName){
81105000:	defffb04 	addi	sp,sp,-20
81105004:	dfc00415 	stw	ra,16(sp)
81105008:	df000315 	stw	fp,12(sp)
8110500c:	df000304 	addi	fp,sp,12
81105010:	e13ffe15 	stw	r4,-8(fp)
81105014:	e17fff15 	stw	r5,-4(fp)
  bool bSuccess = TRUE;
81105018:	00800044 	movi	r2,1
8110501c:	e0bffd15 	stw	r2,-12(fp)
  
  //Open DMA based on name

  *DmaDevice = alt_msgdma_open((char *)DmaName);
81105020:	e13fff17 	ldw	r4,-4(fp)
81105024:	11199480 	call	81119948 <alt_msgdma_open>
81105028:	1007883a 	mov	r3,r2
8110502c:	e0bffe17 	ldw	r2,-8(fp)
81105030:	10c00015 	stw	r3,0(r2)
  
  //Check if DMA opened correctly;
  if(*DmaDevice == NULL){
81105034:	e0bffe17 	ldw	r2,-8(fp)
81105038:	10800017 	ldw	r2,0(r2)
8110503c:	1000011e 	bne	r2,zero,81105044 <DMA_OPEN_DEVICE+0x44>
    bSuccess = FALSE;
81105040:	e03ffd15 	stw	zero,-12(fp)
  }
  
  return bSuccess;
81105044:	e0bffd17 	ldw	r2,-12(fp)
}
81105048:	e037883a 	mov	sp,fp
8110504c:	dfc00117 	ldw	ra,4(sp)
81105050:	df000017 	ldw	fp,0(sp)
81105054:	dec00204 	addi	sp,sp,8
81105058:	f800283a 	ret

8110505c <DMA_CONFIG>:
 * @param [in] ConfigMask  Mascara com as configurações do DMA (overwrite)
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_CONFIG(alt_msgdma_dev *DmaDevice, alt_u32 ConfigMask){
8110505c:	defffc04 	addi	sp,sp,-16
81105060:	df000315 	stw	fp,12(sp)
81105064:	df000304 	addi	fp,sp,12
81105068:	e13ffe15 	stw	r4,-8(fp)
8110506c:	e17fff15 	stw	r5,-4(fp)
  bool bSuccess = TRUE;
81105070:	00800044 	movi	r2,1
81105074:	e0bffd15 	stw	r2,-12(fp)
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ConfigMask);
81105078:	e0bffe17 	ldw	r2,-8(fp)
8110507c:	10800317 	ldw	r2,12(r2)
81105080:	10800104 	addi	r2,r2,4
81105084:	e0ffff17 	ldw	r3,-4(fp)
81105088:	10c00035 	stwio	r3,0(r2)
  return bSuccess;
8110508c:	e0bffd17 	ldw	r2,-12(fp)
}
81105090:	e037883a 	mov	sp,fp
81105094:	df000017 	ldw	fp,0(sp)
81105098:	dec00104 	addi	sp,sp,4
8110509c:	f800283a 	ret

811050a0 <DMA_BUSY>:
 * @param [in] DmaDevice  Ponteiro para o Device do DMA a ser utilizado
 *
 * @retval TRUE : DMA Ocupado
 *
 */
bool DMA_BUSY(alt_msgdma_dev *DmaDevice){
811050a0:	defffd04 	addi	sp,sp,-12
811050a4:	df000215 	stw	fp,8(sp)
811050a8:	df000204 	addi	fp,sp,8
811050ac:	e13fff15 	stw	r4,-4(fp)
  bool bBusy = FALSE;
811050b0:	e03ffe15 	stw	zero,-8(fp)
  if (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK){
811050b4:	e0bfff17 	ldw	r2,-4(fp)
811050b8:	10800317 	ldw	r2,12(r2)
811050bc:	10800037 	ldwio	r2,0(r2)
811050c0:	1080004c 	andi	r2,r2,1
811050c4:	10000226 	beq	r2,zero,811050d0 <DMA_BUSY+0x30>
    bBusy = TRUE;
811050c8:	00800044 	movi	r2,1
811050cc:	e0bffe15 	stw	r2,-8(fp)
  }
  return bBusy;
811050d0:	e0bffe17 	ldw	r2,-8(fp)
}
811050d4:	e037883a 	mov	sp,fp
811050d8:	df000017 	ldw	fp,0(sp)
811050dc:	dec00104 	addi	sp,sp,4
811050e0:	f800283a 	ret

811050e4 <DMA_DESCRIPTOR_BUFFER_FULL>:
 * @param [in] DmaDevice  Ponteiro para o Device do DMA a ser utilizado
 *
 * @retval TRUE : Buffer Cheio
 *
 */
bool DMA_DESCRIPTOR_BUFFER_FULL(alt_msgdma_dev *DmaDevice){
811050e4:	defffd04 	addi	sp,sp,-12
811050e8:	df000215 	stw	fp,8(sp)
811050ec:	df000204 	addi	fp,sp,8
811050f0:	e13fff15 	stw	r4,-4(fp)
  bool bFull = FALSE;
811050f4:	e03ffe15 	stw	zero,-8(fp)
  if (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK){
811050f8:	e0bfff17 	ldw	r2,-4(fp)
811050fc:	10800317 	ldw	r2,12(r2)
81105100:	10800037 	ldwio	r2,0(r2)
81105104:	1080010c 	andi	r2,r2,4
81105108:	10000226 	beq	r2,zero,81105114 <DMA_DESCRIPTOR_BUFFER_FULL+0x30>
    bFull = TRUE;
8110510c:	00800044 	movi	r2,1
81105110:	e0bffe15 	stw	r2,-8(fp)
  }
  return bFull;
81105114:	e0bffe17 	ldw	r2,-8(fp)
}
81105118:	e037883a 	mov	sp,fp
8110511c:	df000017 	ldw	fp,0(sp)
81105120:	dec00104 	addi	sp,sp,4
81105124:	f800283a 	ret

81105128 <DMA_DESCRIPTOR_BUFFER_EMPTY>:
 * @param [in] DmaDevice  Ponteiro para o Device do DMA a ser utilizado
 *
 * @retval TRUE : Buffer Vazio
 *
 */
bool DMA_DESCRIPTOR_BUFFER_EMPTY(alt_msgdma_dev *DmaDevice){
81105128:	defffd04 	addi	sp,sp,-12
8110512c:	df000215 	stw	fp,8(sp)
81105130:	df000204 	addi	fp,sp,8
81105134:	e13fff15 	stw	r4,-4(fp)
  bool bEmpty = FALSE;
81105138:	e03ffe15 	stw	zero,-8(fp)
  if (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_EMPTY_MASK){
8110513c:	e0bfff17 	ldw	r2,-4(fp)
81105140:	10800317 	ldw	r2,12(r2)
81105144:	10800037 	ldwio	r2,0(r2)
81105148:	1080008c 	andi	r2,r2,2
8110514c:	10000226 	beq	r2,zero,81105158 <DMA_DESCRIPTOR_BUFFER_EMPTY+0x30>
    bEmpty = TRUE;
81105150:	00800044 	movi	r2,1
81105154:	e0bffe15 	stw	r2,-8(fp)
  }
  return bEmpty;
81105158:	e0bffe17 	ldw	r2,-8(fp)
}
8110515c:	e037883a 	mov	sp,fp
81105160:	df000017 	ldw	fp,0(sp)
81105164:	dec00104 	addi	sp,sp,4
81105168:	f800283a 	ret

8110516c <DMA_DISPATCHER_STOP>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a função irá verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_DISPATCHER_STOP(alt_msgdma_dev *DmaDevice, bool bWait, alt_32 WaitPeriodUs){
8110516c:	defffa04 	addi	sp,sp,-24
81105170:	dfc00515 	stw	ra,20(sp)
81105174:	df000415 	stw	fp,16(sp)
81105178:	df000404 	addi	fp,sp,16
8110517c:	e13ffd15 	stw	r4,-12(fp)
81105180:	e17ffe15 	stw	r5,-8(fp)
81105184:	e1bfff15 	stw	r6,-4(fp)
  bool bSuccess = TRUE;
81105188:	00800044 	movi	r2,1
8110518c:	e0bffc15 	stw	r2,-16(fp)
  
  //Send stop command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_STOP_MASK);
81105190:	e0bffd17 	ldw	r2,-12(fp)
81105194:	10800317 	ldw	r2,12(r2)
81105198:	10800104 	addi	r2,r2,4
8110519c:	00c00044 	movi	r3,1
811051a0:	10c00035 	stwio	r3,0(r2)
  
  if (bWait == DMA_WAIT) {
811051a4:	e0bffe17 	ldw	r2,-8(fp)
811051a8:	10800058 	cmpnei	r2,r2,1
811051ac:	10000f1e 	bne	r2,zero,811051ec <DMA_DISPATCHER_STOP+0x80>
    //Wait stop to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_STOP_STATE_MASK) {
811051b0:	00000806 	br	811051d4 <DMA_DISPATCHER_STOP+0x68>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
811051b4:	e0bfff17 	ldw	r2,-4(fp)
811051b8:	1000031e 	bne	r2,zero,811051c8 <DMA_DISPATCHER_STOP+0x5c>
        usleep(1);
811051bc:	01000044 	movi	r4,1
811051c0:	11158f80 	call	811158f8 <usleep>
811051c4:	00000306 	br	811051d4 <DMA_DISPATCHER_STOP+0x68>
      } else {
        usleep(WaitPeriodUs);
811051c8:	e0bfff17 	ldw	r2,-4(fp)
811051cc:	1009883a 	mov	r4,r2
811051d0:	11158f80 	call	811158f8 <usleep>
  //Send stop command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_STOP_MASK);
  
  if (bWait == DMA_WAIT) {
    //Wait stop to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_STOP_STATE_MASK) {
811051d4:	e0bffd17 	ldw	r2,-12(fp)
811051d8:	10800317 	ldw	r2,12(r2)
811051dc:	10800037 	ldwio	r2,0(r2)
811051e0:	1080080c 	andi	r2,r2,32
811051e4:	103ff31e 	bne	r2,zero,811051b4 <__reset+0xfb0e51b4>
811051e8:	00000206 	br	811051f4 <DMA_DISPATCHER_STOP+0x88>
      } else {
        usleep(WaitPeriodUs);
      }
    }
  } else {
    return bSuccess;
811051ec:	e0bffc17 	ldw	r2,-16(fp)
811051f0:	00000106 	br	811051f8 <DMA_DISPATCHER_STOP+0x8c>
  }
  
  return bSuccess;
811051f4:	e0bffc17 	ldw	r2,-16(fp)
}
811051f8:	e037883a 	mov	sp,fp
811051fc:	dfc00117 	ldw	ra,4(sp)
81105200:	df000017 	ldw	fp,0(sp)
81105204:	dec00204 	addi	sp,sp,8
81105208:	f800283a 	ret

8110520c <DMA_DISPATCHER_RESET>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a função irá verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_DISPATCHER_RESET(alt_msgdma_dev *DmaDevice, bool bWait, alt_32 WaitPeriodUs){
8110520c:	defffa04 	addi	sp,sp,-24
81105210:	dfc00515 	stw	ra,20(sp)
81105214:	df000415 	stw	fp,16(sp)
81105218:	df000404 	addi	fp,sp,16
8110521c:	e13ffd15 	stw	r4,-12(fp)
81105220:	e17ffe15 	stw	r5,-8(fp)
81105224:	e1bfff15 	stw	r6,-4(fp)
  bool bSuccess = TRUE;
81105228:	00800044 	movi	r2,1
8110522c:	e0bffc15 	stw	r2,-16(fp)
  
  //Send reset command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
81105230:	e0bffd17 	ldw	r2,-12(fp)
81105234:	10800317 	ldw	r2,12(r2)
81105238:	10800104 	addi	r2,r2,4
8110523c:	00c00084 	movi	r3,2
81105240:	10c00035 	stwio	r3,0(r2)
  
  if (bWait == DMA_WAIT) {
81105244:	e0bffe17 	ldw	r2,-8(fp)
81105248:	10800058 	cmpnei	r2,r2,1
8110524c:	10000f1e 	bne	r2,zero,8110528c <DMA_DISPATCHER_RESET+0x80>
    //Wait reset to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
81105250:	00000806 	br	81105274 <DMA_DISPATCHER_RESET+0x68>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
81105254:	e0bfff17 	ldw	r2,-4(fp)
81105258:	1000031e 	bne	r2,zero,81105268 <DMA_DISPATCHER_RESET+0x5c>
        usleep(1);
8110525c:	01000044 	movi	r4,1
81105260:	11158f80 	call	811158f8 <usleep>
81105264:	00000306 	br	81105274 <DMA_DISPATCHER_RESET+0x68>
      } else {
        usleep(WaitPeriodUs);
81105268:	e0bfff17 	ldw	r2,-4(fp)
8110526c:	1009883a 	mov	r4,r2
81105270:	11158f80 	call	811158f8 <usleep>
  //Send reset command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
  
  if (bWait == DMA_WAIT) {
    //Wait reset to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
81105274:	e0bffd17 	ldw	r2,-12(fp)
81105278:	10800317 	ldw	r2,12(r2)
8110527c:	10800037 	ldwio	r2,0(r2)
81105280:	1080100c 	andi	r2,r2,64
81105284:	103ff31e 	bne	r2,zero,81105254 <__reset+0xfb0e5254>
81105288:	00000206 	br	81105294 <DMA_DISPATCHER_RESET+0x88>
      } else {
        usleep(WaitPeriodUs);
      }
    }
  } else {
    return bSuccess;
8110528c:	e0bffc17 	ldw	r2,-16(fp)
81105290:	00000106 	br	81105298 <DMA_DISPATCHER_RESET+0x8c>
  }
  
  return bSuccess;
81105294:	e0bffc17 	ldw	r2,-16(fp)
}
81105298:	e037883a 	mov	sp,fp
8110529c:	dfc00117 	ldw	ra,4(sp)
811052a0:	df000017 	ldw	fp,0(sp)
811052a4:	dec00204 	addi	sp,sp,8
811052a8:	f800283a 	ret

811052ac <DMA_SINGLE_TRANSFER>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a função irá verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_SINGLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddress, alt_u32 DestinationAddress, alt_u32 TransferSize, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
811052ac:	defff604 	addi	sp,sp,-40
811052b0:	dfc00915 	stw	ra,36(sp)
811052b4:	df000815 	stw	fp,32(sp)
811052b8:	dc000715 	stw	r16,28(sp)
811052bc:	df000804 	addi	fp,sp,32
811052c0:	e13ffb15 	stw	r4,-20(fp)
811052c4:	e17ffc15 	stw	r5,-16(fp)
811052c8:	e1bffd15 	stw	r6,-12(fp)
811052cc:	e1fffe15 	stw	r7,-8(fp)
811052d0:	defff804 	addi	sp,sp,-32
811052d4:	d8800204 	addi	r2,sp,8
811052d8:	108003c4 	addi	r2,r2,15
811052dc:	1004d13a 	srli	r2,r2,4
811052e0:	1020913a 	slli	r16,r2,4
  bool bSuccess = TRUE;
811052e4:	00800044 	movi	r2,1
811052e8:	e0bffa15 	stw	r2,-24(fp)
  alt_msgdma_standard_descriptor DmaDescriptor;

  if (alt_msgdma_construct_standard_mm_to_mm_descriptor(DmaDevice, &DmaDescriptor, (alt_u32 *)SourceAddress, (alt_u32 *)DestinationAddress, TransferSize, ControlBits) != 0){
811052ec:	e0fffc17 	ldw	r3,-16(fp)
811052f0:	e13ffd17 	ldw	r4,-12(fp)
811052f4:	e0800217 	ldw	r2,8(fp)
811052f8:	d8800115 	stw	r2,4(sp)
811052fc:	e0bffe17 	ldw	r2,-8(fp)
81105300:	d8800015 	stw	r2,0(sp)
81105304:	200f883a 	mov	r7,r4
81105308:	180d883a 	mov	r6,r3
8110530c:	800b883a 	mov	r5,r16
81105310:	e13ffb17 	ldw	r4,-20(fp)
81105314:	1118a0c0 	call	81118a0c <alt_msgdma_construct_standard_mm_to_mm_descriptor>
81105318:	10000326 	beq	r2,zero,81105328 <DMA_SINGLE_TRANSFER+0x7c>
    bSuccess = FALSE;
8110531c:	e03ffa15 	stw	zero,-24(fp)
    return bSuccess;
81105320:	e0bffa17 	ldw	r2,-24(fp)
81105324:	00001e06 	br	811053a0 <DMA_SINGLE_TRANSFER+0xf4>
  } else {
    if (alt_msgdma_standard_descriptor_async_transfer(DmaDevice, &DmaDescriptor) != 0) {
81105328:	800b883a 	mov	r5,r16
8110532c:	e13ffb17 	ldw	r4,-20(fp)
81105330:	1119b600 	call	81119b60 <alt_msgdma_standard_descriptor_async_transfer>
81105334:	10000326 	beq	r2,zero,81105344 <DMA_SINGLE_TRANSFER+0x98>
      bSuccess = FALSE;
81105338:	e03ffa15 	stw	zero,-24(fp)
      return bSuccess;
8110533c:	e0bffa17 	ldw	r2,-24(fp)
81105340:	00001706 	br	811053a0 <DMA_SINGLE_TRANSFER+0xf4>
    }
  }
  
  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
81105344:	e0bffa17 	ldw	r2,-24(fp)
81105348:	10800060 	cmpeqi	r2,r2,1
8110534c:	1007883a 	mov	r3,r2
81105350:	e0800317 	ldw	r2,12(fp)
81105354:	10800060 	cmpeqi	r2,r2,1
81105358:	1884703a 	and	r2,r3,r2
8110535c:	10803fcc 	andi	r2,r2,255
81105360:	10000e26 	beq	r2,zero,8110539c <DMA_SINGLE_TRANSFER+0xf0>
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
81105364:	00000806 	br	81105388 <DMA_SINGLE_TRANSFER+0xdc>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
81105368:	e0800417 	ldw	r2,16(fp)
8110536c:	1000031e 	bne	r2,zero,8110537c <DMA_SINGLE_TRANSFER+0xd0>
        usleep(1000);
81105370:	0100fa04 	movi	r4,1000
81105374:	11158f80 	call	811158f8 <usleep>
81105378:	00000306 	br	81105388 <DMA_SINGLE_TRANSFER+0xdc>
      } else {
        usleep(WaitPeriodUs);
8110537c:	e0800417 	ldw	r2,16(fp)
81105380:	1009883a 	mov	r4,r2
81105384:	11158f80 	call	811158f8 <usleep>
      return bSuccess;
    }
  }
  
  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
81105388:	e0bffb17 	ldw	r2,-20(fp)
8110538c:	10800317 	ldw	r2,12(r2)
81105390:	10800037 	ldwio	r2,0(r2)
81105394:	1080004c 	andi	r2,r2,1
81105398:	103ff31e 	bne	r2,zero,81105368 <__reset+0xfb0e5368>
        usleep(WaitPeriodUs);
      }
    }
  }
  
  return bSuccess;
8110539c:	e0bffa17 	ldw	r2,-24(fp)
}
811053a0:	e6ffff04 	addi	sp,fp,-4
811053a4:	dfc00217 	ldw	ra,8(sp)
811053a8:	df000117 	ldw	fp,4(sp)
811053ac:	dc000017 	ldw	r16,0(sp)
811053b0:	dec00304 	addi	sp,sp,12
811053b4:	f800283a 	ret

811053b8 <DMA_MULTIPLE_TRANSFER>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a função irá verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_MULTIPLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddressArray[], alt_u32 DestinationAddressArray[], alt_u8 TransferNumber, alt_u32 TransferSize, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
811053b8:	defff504 	addi	sp,sp,-44
811053bc:	dfc00a15 	stw	ra,40(sp)
811053c0:	df000915 	stw	fp,36(sp)
811053c4:	dc000815 	stw	r16,32(sp)
811053c8:	df000904 	addi	fp,sp,36
811053cc:	e13ffb15 	stw	r4,-20(fp)
811053d0:	e17ffc15 	stw	r5,-16(fp)
811053d4:	e1bffd15 	stw	r6,-12(fp)
811053d8:	3805883a 	mov	r2,r7
811053dc:	e0bffe05 	stb	r2,-8(fp)
811053e0:	defff804 	addi	sp,sp,-32
811053e4:	d8800204 	addi	r2,sp,8
811053e8:	108003c4 	addi	r2,r2,15
811053ec:	1004d13a 	srli	r2,r2,4
811053f0:	1020913a 	slli	r16,r2,4
  bool bSuccess = TRUE;
811053f4:	00800044 	movi	r2,1
811053f8:	e0bff915 	stw	r2,-28(fp)
  alt_msgdma_standard_descriptor DmaDescriptor;
  alt_u8 i = 0;
811053fc:	e03ffa05 	stb	zero,-24(fp)

  while ((bSuccess == TRUE) & (i < (TransferNumber - 1))){
81105400:	00002506 	br	81105498 <DMA_MULTIPLE_TRANSFER+0xe0>
    if (alt_msgdma_construct_standard_mm_to_mm_descriptor(DmaDevice, &DmaDescriptor, (alt_u32 *)SourceAddressArray[i], (alt_u32 *)DestinationAddressArray[i], TransferSize, (ControlBits | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_EARLY_DONE_ENABLE_MASK)) != 0){
81105404:	e0bffa03 	ldbu	r2,-24(fp)
81105408:	1085883a 	add	r2,r2,r2
8110540c:	1085883a 	add	r2,r2,r2
81105410:	1007883a 	mov	r3,r2
81105414:	e0bffc17 	ldw	r2,-16(fp)
81105418:	10c5883a 	add	r2,r2,r3
8110541c:	10800017 	ldw	r2,0(r2)
81105420:	1009883a 	mov	r4,r2
81105424:	e0bffa03 	ldbu	r2,-24(fp)
81105428:	1085883a 	add	r2,r2,r2
8110542c:	1085883a 	add	r2,r2,r2
81105430:	1007883a 	mov	r3,r2
81105434:	e0bffd17 	ldw	r2,-12(fp)
81105438:	10c5883a 	add	r2,r2,r3
8110543c:	10800017 	ldw	r2,0(r2)
81105440:	1007883a 	mov	r3,r2
81105444:	e0800317 	ldw	r2,12(fp)
81105448:	10804034 	orhi	r2,r2,256
8110544c:	d8800115 	stw	r2,4(sp)
81105450:	e0800217 	ldw	r2,8(fp)
81105454:	d8800015 	stw	r2,0(sp)
81105458:	180f883a 	mov	r7,r3
8110545c:	200d883a 	mov	r6,r4
81105460:	800b883a 	mov	r5,r16
81105464:	e13ffb17 	ldw	r4,-20(fp)
81105468:	1118a0c0 	call	81118a0c <alt_msgdma_construct_standard_mm_to_mm_descriptor>
8110546c:	10000226 	beq	r2,zero,81105478 <DMA_MULTIPLE_TRANSFER+0xc0>
      bSuccess = FALSE;
81105470:	e03ff915 	stw	zero,-28(fp)
81105474:	00000506 	br	8110548c <DMA_MULTIPLE_TRANSFER+0xd4>
    } else {
      if (alt_msgdma_standard_descriptor_async_transfer(DmaDevice, &DmaDescriptor) != 0) {
81105478:	800b883a 	mov	r5,r16
8110547c:	e13ffb17 	ldw	r4,-20(fp)
81105480:	1119b600 	call	81119b60 <alt_msgdma_standard_descriptor_async_transfer>
81105484:	10000126 	beq	r2,zero,8110548c <DMA_MULTIPLE_TRANSFER+0xd4>
        bSuccess = FALSE;
81105488:	e03ff915 	stw	zero,-28(fp)
      }
    }
	i++;
8110548c:	e0bffa03 	ldbu	r2,-24(fp)
81105490:	10800044 	addi	r2,r2,1
81105494:	e0bffa05 	stb	r2,-24(fp)
bool DMA_MULTIPLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddressArray[], alt_u32 DestinationAddressArray[], alt_u8 TransferNumber, alt_u32 TransferSize, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
  bool bSuccess = TRUE;
  alt_msgdma_standard_descriptor DmaDescriptor;
  alt_u8 i = 0;

  while ((bSuccess == TRUE) & (i < (TransferNumber - 1))){
81105498:	e0bff917 	ldw	r2,-28(fp)
8110549c:	10800060 	cmpeqi	r2,r2,1
811054a0:	1009883a 	mov	r4,r2
811054a4:	e0fffa03 	ldbu	r3,-24(fp)
811054a8:	e0bffe03 	ldbu	r2,-8(fp)
811054ac:	10bfffc4 	addi	r2,r2,-1
811054b0:	1884803a 	cmplt	r2,r3,r2
811054b4:	2084703a 	and	r2,r4,r2
811054b8:	10803fcc 	andi	r2,r2,255
811054bc:	103fd11e 	bne	r2,zero,81105404 <__reset+0xfb0e5404>
        bSuccess = FALSE;
      }
    }
	i++;
  }
  if (bSuccess == TRUE){
811054c0:	e0bff917 	ldw	r2,-28(fp)
811054c4:	10800058 	cmpnei	r2,r2,1
811054c8:	1000211e 	bne	r2,zero,81105550 <DMA_MULTIPLE_TRANSFER+0x198>
    if (alt_msgdma_construct_standard_mm_to_mm_descriptor(DmaDevice, &DmaDescriptor, (alt_u32 *)SourceAddressArray[i], (alt_u32 *)DestinationAddressArray[i], TransferSize, ControlBits) != 0){
811054cc:	e0bffa03 	ldbu	r2,-24(fp)
811054d0:	1085883a 	add	r2,r2,r2
811054d4:	1085883a 	add	r2,r2,r2
811054d8:	1007883a 	mov	r3,r2
811054dc:	e0bffc17 	ldw	r2,-16(fp)
811054e0:	10c5883a 	add	r2,r2,r3
811054e4:	10800017 	ldw	r2,0(r2)
811054e8:	1009883a 	mov	r4,r2
811054ec:	e0bffa03 	ldbu	r2,-24(fp)
811054f0:	1085883a 	add	r2,r2,r2
811054f4:	1085883a 	add	r2,r2,r2
811054f8:	1007883a 	mov	r3,r2
811054fc:	e0bffd17 	ldw	r2,-12(fp)
81105500:	10c5883a 	add	r2,r2,r3
81105504:	10800017 	ldw	r2,0(r2)
81105508:	1007883a 	mov	r3,r2
8110550c:	e0800317 	ldw	r2,12(fp)
81105510:	d8800115 	stw	r2,4(sp)
81105514:	e0800217 	ldw	r2,8(fp)
81105518:	d8800015 	stw	r2,0(sp)
8110551c:	180f883a 	mov	r7,r3
81105520:	200d883a 	mov	r6,r4
81105524:	800b883a 	mov	r5,r16
81105528:	e13ffb17 	ldw	r4,-20(fp)
8110552c:	1118a0c0 	call	81118a0c <alt_msgdma_construct_standard_mm_to_mm_descriptor>
81105530:	10000226 	beq	r2,zero,8110553c <DMA_MULTIPLE_TRANSFER+0x184>
      bSuccess = FALSE;
81105534:	e03ff915 	stw	zero,-28(fp)
81105538:	00000506 	br	81105550 <DMA_MULTIPLE_TRANSFER+0x198>
    } else {
      if (alt_msgdma_standard_descriptor_async_transfer(DmaDevice, &DmaDescriptor) != 0) {
8110553c:	800b883a 	mov	r5,r16
81105540:	e13ffb17 	ldw	r4,-20(fp)
81105544:	1119b600 	call	81119b60 <alt_msgdma_standard_descriptor_async_transfer>
81105548:	10000126 	beq	r2,zero,81105550 <DMA_MULTIPLE_TRANSFER+0x198>
        bSuccess = FALSE;
8110554c:	e03ff915 	stw	zero,-28(fp)
      }
    }
  }

  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
81105550:	e0bff917 	ldw	r2,-28(fp)
81105554:	10800060 	cmpeqi	r2,r2,1
81105558:	1007883a 	mov	r3,r2
8110555c:	e0800417 	ldw	r2,16(fp)
81105560:	10800060 	cmpeqi	r2,r2,1
81105564:	1884703a 	and	r2,r3,r2
81105568:	10803fcc 	andi	r2,r2,255
8110556c:	10000e26 	beq	r2,zero,811055a8 <DMA_MULTIPLE_TRANSFER+0x1f0>
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
81105570:	00000806 	br	81105594 <DMA_MULTIPLE_TRANSFER+0x1dc>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
81105574:	e0800517 	ldw	r2,20(fp)
81105578:	1000031e 	bne	r2,zero,81105588 <DMA_MULTIPLE_TRANSFER+0x1d0>
    	usleep(1000);
8110557c:	0100fa04 	movi	r4,1000
81105580:	11158f80 	call	811158f8 <usleep>
81105584:	00000306 	br	81105594 <DMA_MULTIPLE_TRANSFER+0x1dc>
      } else {
    	usleep(WaitPeriodUs);
81105588:	e0800517 	ldw	r2,20(fp)
8110558c:	1009883a 	mov	r4,r2
81105590:	11158f80 	call	811158f8 <usleep>
      }
    }
  }

  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
81105594:	e0bffb17 	ldw	r2,-20(fp)
81105598:	10800317 	ldw	r2,12(r2)
8110559c:	10800037 	ldwio	r2,0(r2)
811055a0:	1080004c 	andi	r2,r2,1
811055a4:	103ff31e 	bne	r2,zero,81105574 <__reset+0xfb0e5574>
    	usleep(WaitPeriodUs);
      }
    }
  }
  
  return bSuccess;
811055a8:	e0bff917 	ldw	r2,-28(fp)
}
811055ac:	e6ffff04 	addi	sp,fp,-4
811055b0:	dfc00217 	ldw	ra,8(sp)
811055b4:	df000117 	ldw	fp,4(sp)
811055b8:	dc000017 	ldw	r16,0(sp)
811055bc:	dec00304 	addi	sp,sp,12
811055c0:	f800283a 	ret

811055c4 <DMA_EXTENDED_SINGLE_TRANSFER>:

bool DMA_EXTENDED_SINGLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddressHigh, alt_u32 SourceAddressLow, alt_u32 DestinationAddressHigh, alt_u32 DestinationAddressLow, alt_u32 TransferSizeBytes, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
811055c4:	deffef04 	addi	sp,sp,-68
811055c8:	dfc01015 	stw	ra,64(sp)
811055cc:	df000f15 	stw	fp,60(sp)
811055d0:	dc000e15 	stw	r16,56(sp)
811055d4:	df000f04 	addi	fp,sp,60
811055d8:	e13ffb15 	stw	r4,-20(fp)
811055dc:	e17ffc15 	stw	r5,-16(fp)
811055e0:	e1bffd15 	stw	r6,-12(fp)
811055e4:	e1fffe15 	stw	r7,-8(fp)
811055e8:	defff004 	addi	sp,sp,-64
811055ec:	d8800904 	addi	r2,sp,36
811055f0:	108007c4 	addi	r2,r2,31
811055f4:	1004d17a 	srli	r2,r2,5
811055f8:	1020917a 	slli	r16,r2,5
  bool bSuccess = TRUE;
811055fc:	00800044 	movi	r2,1
81105600:	e0bffa15 	stw	r2,-24(fp)
  alt_msgdma_extended_descriptor DmaExtendedDescriptor;

  if (alt_msgdma_construct_extended_mm_to_mm_descriptor (DmaDevice,
81105604:	e17ffd17 	ldw	r5,-12(fp)
81105608:	e1800217 	ldw	r6,8(fp)
8110560c:	e0bffc17 	ldw	r2,-16(fp)
81105610:	e0fffe17 	ldw	r3,-8(fp)
81105614:	01000044 	movi	r4,1
81105618:	d9000815 	stw	r4,32(sp)
8110561c:	01000044 	movi	r4,1
81105620:	d9000715 	stw	r4,28(sp)
81105624:	01000044 	movi	r4,1
81105628:	d9000615 	stw	r4,24(sp)
8110562c:	01000044 	movi	r4,1
81105630:	d9000515 	stw	r4,20(sp)
81105634:	01000044 	movi	r4,1
81105638:	d9000415 	stw	r4,16(sp)
8110563c:	d8c00315 	stw	r3,12(sp)
81105640:	d8800215 	stw	r2,8(sp)
81105644:	e0800417 	ldw	r2,16(fp)
81105648:	d8800115 	stw	r2,4(sp)
8110564c:	e0800317 	ldw	r2,12(fp)
81105650:	d8800015 	stw	r2,0(sp)
81105654:	300f883a 	mov	r7,r6
81105658:	280d883a 	mov	r6,r5
8110565c:	800b883a 	mov	r5,r16
81105660:	e13ffb17 	ldw	r4,-20(fp)
81105664:	1118b940 	call	81118b94 <alt_msgdma_construct_extended_mm_to_mm_descriptor>
81105668:	10000326 	beq	r2,zero,81105678 <DMA_EXTENDED_SINGLE_TRANSFER+0xb4>
  		                                                 1,
  		                                                 1,
  		                                                 1,
  		                                                 1,
  		                                                 1) != 0){
	  bSuccess = FALSE;
8110566c:	e03ffa15 	stw	zero,-24(fp)
	return bSuccess;
81105670:	e0bffa17 	ldw	r2,-24(fp)
81105674:	00001e06 	br	811056f0 <DMA_EXTENDED_SINGLE_TRANSFER+0x12c>
  } else {
	if (alt_msgdma_extended_descriptor_sync_transfer(DmaDevice, &DmaExtendedDescriptor) != 0) {
81105678:	800b883a 	mov	r5,r16
8110567c:	e13ffb17 	ldw	r4,-20(fp)
81105680:	1119c140 	call	81119c14 <alt_msgdma_extended_descriptor_sync_transfer>
81105684:	10000326 	beq	r2,zero,81105694 <DMA_EXTENDED_SINGLE_TRANSFER+0xd0>
	  bSuccess = FALSE;
81105688:	e03ffa15 	stw	zero,-24(fp)
	  return bSuccess;
8110568c:	e0bffa17 	ldw	r2,-24(fp)
81105690:	00001706 	br	811056f0 <DMA_EXTENDED_SINGLE_TRANSFER+0x12c>
	}
  }

  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
81105694:	e0bffa17 	ldw	r2,-24(fp)
81105698:	10800060 	cmpeqi	r2,r2,1
8110569c:	1007883a 	mov	r3,r2
811056a0:	e0800517 	ldw	r2,20(fp)
811056a4:	10800060 	cmpeqi	r2,r2,1
811056a8:	1884703a 	and	r2,r3,r2
811056ac:	10803fcc 	andi	r2,r2,255
811056b0:	10000e26 	beq	r2,zero,811056ec <DMA_EXTENDED_SINGLE_TRANSFER+0x128>
	while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
811056b4:	00000806 	br	811056d8 <DMA_EXTENDED_SINGLE_TRANSFER+0x114>
	  if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
811056b8:	e0800617 	ldw	r2,24(fp)
811056bc:	1000031e 	bne	r2,zero,811056cc <DMA_EXTENDED_SINGLE_TRANSFER+0x108>
		usleep(1000);
811056c0:	0100fa04 	movi	r4,1000
811056c4:	11158f80 	call	811158f8 <usleep>
811056c8:	00000306 	br	811056d8 <DMA_EXTENDED_SINGLE_TRANSFER+0x114>
	  } else {
		usleep(WaitPeriodUs);
811056cc:	e0800617 	ldw	r2,24(fp)
811056d0:	1009883a 	mov	r4,r2
811056d4:	11158f80 	call	811158f8 <usleep>
	  return bSuccess;
	}
  }

  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
	while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
811056d8:	e0bffb17 	ldw	r2,-20(fp)
811056dc:	10800317 	ldw	r2,12(r2)
811056e0:	10800037 	ldwio	r2,0(r2)
811056e4:	1080004c 	andi	r2,r2,1
811056e8:	103ff31e 	bne	r2,zero,811056b8 <__reset+0xfb0e56b8>
		usleep(WaitPeriodUs);
	  }
	}
  }

  return bSuccess;
811056ec:	e0bffa17 	ldw	r2,-24(fp)
}
811056f0:	e6ffff04 	addi	sp,fp,-4
811056f4:	dfc00217 	ldw	ra,8(sp)
811056f8:	df000117 	ldw	fp,4(sp)
811056fc:	dc000017 	ldw	r16,0(sp)
81105700:	dec00304 	addi	sp,sp,12
81105704:	f800283a 	ret

81105708 <v_Eth_Hold_Reset>:
 *      Author: rfranca
 */

	#include "eth.h"

	void v_Eth_Hold_Reset(void){
81105708:	defffe04 	addi	sp,sp,-8
8110570c:	df000115 	stw	fp,4(sp)
81105710:	df000104 	addi	fp,sp,4

		alt_u32 *pEthAddr = (alt_u32 *)ETH_RST_BASE;
81105714:	e03fff15 	stw	zero,-4(fp)
		*pEthAddr = (alt_u32) 0x00000000;
81105718:	e0bfff17 	ldw	r2,-4(fp)
8110571c:	10000015 	stw	zero,0(r2)

	}
81105720:	0001883a 	nop
81105724:	e037883a 	mov	sp,fp
81105728:	df000017 	ldw	fp,0(sp)
8110572c:	dec00104 	addi	sp,sp,4
81105730:	f800283a 	ret

81105734 <v_Eth_Release_Reset>:

	void v_Eth_Release_Reset(void){
81105734:	defffe04 	addi	sp,sp,-8
81105738:	df000115 	stw	fp,4(sp)
8110573c:	df000104 	addi	fp,sp,4

		alt_u32 *pEthAddr = (alt_u32 *)ETH_RST_BASE;
81105740:	e03fff15 	stw	zero,-4(fp)
		*pEthAddr = (alt_u32) 0x00000001;
81105744:	e0bfff17 	ldw	r2,-4(fp)
81105748:	00c00044 	movi	r3,1
8110574c:	10c00015 	stw	r3,0(r2)

	}
81105750:	0001883a 	nop
81105754:	e037883a 	mov	sp,fp
81105758:	df000017 	ldw	fp,0(sp)
8110575c:	dec00104 	addi	sp,sp,4
81105760:	f800283a 	ret

81105764 <PGEN_WRITE_REG32>:
 */

	#include "pgen.h"
	#include "pgen_registers.h"

	void PGEN_WRITE_REG32(alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
81105764:	defffc04 	addi	sp,sp,-16
81105768:	df000315 	stw	fp,12(sp)
8110576c:	df000304 	addi	fp,sp,12
81105770:	2005883a 	mov	r2,r4
81105774:	e17fff15 	stw	r5,-4(fp)
81105778:	e0bffe05 	stb	r2,-8(fp)
		alt_u32 *pPgenAddr = PGEN_BASE;
8110577c:	e03ffd15 	stw	zero,-12(fp)
		*(pPgenAddr + (alt_u32)uc_RegisterAddress) = (alt_u32) ul_RegisterValue;
81105780:	e0bffe03 	ldbu	r2,-8(fp)
81105784:	1085883a 	add	r2,r2,r2
81105788:	1085883a 	add	r2,r2,r2
8110578c:	1007883a 	mov	r3,r2
81105790:	e0bffd17 	ldw	r2,-12(fp)
81105794:	10c5883a 	add	r2,r2,r3
81105798:	e0ffff17 	ldw	r3,-4(fp)
8110579c:	10c00015 	stw	r3,0(r2)
	}
811057a0:	0001883a 	nop
811057a4:	e037883a 	mov	sp,fp
811057a8:	df000017 	ldw	fp,0(sp)
811057ac:	dec00104 	addi	sp,sp,4
811057b0:	f800283a 	ret

811057b4 <PGEN_READ_REG32>:

	alt_u32 PGEN_READ_REG32(alt_u8 uc_RegisterAddress){
811057b4:	defffc04 	addi	sp,sp,-16
811057b8:	df000315 	stw	fp,12(sp)
811057bc:	df000304 	addi	fp,sp,12
811057c0:	2005883a 	mov	r2,r4
811057c4:	e0bfff05 	stb	r2,-4(fp)
		alt_u32 RegisterValue = 0;
811057c8:	e03ffd15 	stw	zero,-12(fp)
		alt_u32 *pPgenAddr = PGEN_BASE;
811057cc:	e03ffe15 	stw	zero,-8(fp)
		RegisterValue = *(pPgenAddr + (alt_u32)uc_RegisterAddress);
811057d0:	e0bfff03 	ldbu	r2,-4(fp)
811057d4:	1085883a 	add	r2,r2,r2
811057d8:	1085883a 	add	r2,r2,r2
811057dc:	1007883a 	mov	r3,r2
811057e0:	e0bffe17 	ldw	r2,-8(fp)
811057e4:	10c5883a 	add	r2,r2,r3
811057e8:	10800017 	ldw	r2,0(r2)
811057ec:	e0bffd15 	stw	r2,-12(fp)
		return RegisterValue;
811057f0:	e0bffd17 	ldw	r2,-12(fp)
	}
811057f4:	e037883a 	mov	sp,fp
811057f8:	df000017 	ldw	fp,0(sp)
811057fc:	dec00104 	addi	sp,sp,4
81105800:	f800283a 	ret

81105804 <b_Pattern_Generator_Write_Register>:

	bool b_Pattern_Generator_Write_Register(alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
81105804:	defffb04 	addi	sp,sp,-20
81105808:	dfc00415 	stw	ra,16(sp)
8110580c:	df000315 	stw	fp,12(sp)
81105810:	df000304 	addi	fp,sp,12
81105814:	2005883a 	mov	r2,r4
81105818:	e17fff15 	stw	r5,-4(fp)
8110581c:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81105820:	e03ffd15 	stw	zero,-12(fp)

		if (uc_RegisterAddress <= 0x01) {
81105824:	e0bffe03 	ldbu	r2,-8(fp)
81105828:	108000a8 	cmpgeui	r2,r2,2
8110582c:	1000061e 	bne	r2,zero,81105848 <b_Pattern_Generator_Write_Register+0x44>
			PGEN_WRITE_REG32(uc_RegisterAddress, ul_RegisterValue);
81105830:	e0bffe03 	ldbu	r2,-8(fp)
81105834:	e17fff17 	ldw	r5,-4(fp)
81105838:	1009883a 	mov	r4,r2
8110583c:	11057640 	call	81105764 <PGEN_WRITE_REG32>
			bSuccess = TRUE;
81105840:	00800044 	movi	r2,1
81105844:	e0bffd15 	stw	r2,-12(fp)
		}

		return bSuccess;
81105848:	e0bffd17 	ldw	r2,-12(fp)
	}
8110584c:	e037883a 	mov	sp,fp
81105850:	dfc00117 	ldw	ra,4(sp)
81105854:	df000017 	ldw	fp,0(sp)
81105858:	dec00204 	addi	sp,sp,8
8110585c:	f800283a 	ret

81105860 <ul_Pattern_Generator_Read_Register>:

	alt_u32 ul_Pattern_Generator_Read_Register(alt_u8 uc_RegisterAddress){
81105860:	defffc04 	addi	sp,sp,-16
81105864:	dfc00315 	stw	ra,12(sp)
81105868:	df000215 	stw	fp,8(sp)
8110586c:	df000204 	addi	fp,sp,8
81105870:	2005883a 	mov	r2,r4
81105874:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 ul_RegisterValue = 0;
81105878:	e03ffe15 	stw	zero,-8(fp)

		if (uc_RegisterAddress <= 0x01) {
8110587c:	e0bfff03 	ldbu	r2,-4(fp)
81105880:	108000a8 	cmpgeui	r2,r2,2
81105884:	1000041e 	bne	r2,zero,81105898 <ul_Pattern_Generator_Read_Register+0x38>
			ul_RegisterValue = PGEN_READ_REG32(uc_RegisterAddress);
81105888:	e0bfff03 	ldbu	r2,-4(fp)
8110588c:	1009883a 	mov	r4,r2
81105890:	11057b40 	call	811057b4 <PGEN_READ_REG32>
81105894:	e0bffe15 	stw	r2,-8(fp)
		}

		return ul_RegisterValue;
81105898:	e0bffe17 	ldw	r2,-8(fp)
	}
8110589c:	e037883a 	mov	sp,fp
811058a0:	dfc00117 	ldw	ra,4(sp)
811058a4:	df000017 	ldw	fp,0(sp)
811058a8:	dec00204 	addi	sp,sp,8
811058ac:	f800283a 	ret

811058b0 <v_Pattern_Generator_Start>:

	void v_Pattern_Generator_Start(void){
811058b0:	defffe04 	addi	sp,sp,-8
811058b4:	dfc00115 	stw	ra,4(sp)
811058b8:	df000015 	stw	fp,0(sp)
811058bc:	d839883a 	mov	fp,sp

		PGEN_WRITE_REG32(PGEN_GENERATOR_CONTROL_STATUS_REGISTER_ADDRESS, (alt_u32)PGEN_START_CONTROL_BIT_MASK);
811058c0:	01400404 	movi	r5,16
811058c4:	0009883a 	mov	r4,zero
811058c8:	11057640 	call	81105764 <PGEN_WRITE_REG32>

	}
811058cc:	0001883a 	nop
811058d0:	e037883a 	mov	sp,fp
811058d4:	dfc00117 	ldw	ra,4(sp)
811058d8:	df000017 	ldw	fp,0(sp)
811058dc:	dec00204 	addi	sp,sp,8
811058e0:	f800283a 	ret

811058e4 <v_Pattern_Generator_Stop>:

	void v_Pattern_Generator_Stop(void){
811058e4:	defffe04 	addi	sp,sp,-8
811058e8:	dfc00115 	stw	ra,4(sp)
811058ec:	df000015 	stw	fp,0(sp)
811058f0:	d839883a 	mov	fp,sp

		PGEN_WRITE_REG32(PGEN_GENERATOR_CONTROL_STATUS_REGISTER_ADDRESS, (alt_u32)PGEN_STOP_CONTROL_BIT_MASK);
811058f4:	01400204 	movi	r5,8
811058f8:	0009883a 	mov	r4,zero
811058fc:	11057640 	call	81105764 <PGEN_WRITE_REG32>

	}
81105900:	0001883a 	nop
81105904:	e037883a 	mov	sp,fp
81105908:	dfc00117 	ldw	ra,4(sp)
8110590c:	df000017 	ldw	fp,0(sp)
81105910:	dec00204 	addi	sp,sp,8
81105914:	f800283a 	ret

81105918 <v_Pattern_Generator_Reset>:

	void v_Pattern_Generator_Reset(void){
81105918:	defffe04 	addi	sp,sp,-8
8110591c:	dfc00115 	stw	ra,4(sp)
81105920:	df000015 	stw	fp,0(sp)
81105924:	d839883a 	mov	fp,sp

		PGEN_WRITE_REG32(PGEN_GENERATOR_CONTROL_STATUS_REGISTER_ADDRESS, (alt_u32)PGEN_RESET_CONTROL_BIT_MASK);
81105928:	01400104 	movi	r5,4
8110592c:	0009883a 	mov	r4,zero
81105930:	11057640 	call	81105764 <PGEN_WRITE_REG32>

	}
81105934:	0001883a 	nop
81105938:	e037883a 	mov	sp,fp
8110593c:	dfc00117 	ldw	ra,4(sp)
81105940:	df000017 	ldw	fp,0(sp)
81105944:	dec00204 	addi	sp,sp,8
81105948:	f800283a 	ret

8110594c <Pattern_Generator_Status>:

	alt_u32 Pattern_Generator_Status(void){
8110594c:	defffc04 	addi	sp,sp,-16
81105950:	dfc00315 	stw	ra,12(sp)
81105954:	df000215 	stw	fp,8(sp)
81105958:	df000204 	addi	fp,sp,8

		const alt_u32 ul_pgen_mask = PGEN_RESETED_STATUS_BIT_MASK | PGEN_STOPPED_STATUS_BIT_MASK;
8110595c:	008000c4 	movi	r2,3
81105960:	e0bffe15 	stw	r2,-8(fp)
		alt_u32 ul_pgen_status_value = PGEN_READ_REG32(PGEN_GENERATOR_CONTROL_STATUS_REGISTER_ADDRESS) & ul_pgen_mask;
81105964:	0009883a 	mov	r4,zero
81105968:	11057b40 	call	811057b4 <PGEN_READ_REG32>
8110596c:	1007883a 	mov	r3,r2
81105970:	e0bffe17 	ldw	r2,-8(fp)
81105974:	1884703a 	and	r2,r3,r2
81105978:	e0bfff15 	stw	r2,-4(fp)

		return ul_pgen_status_value;
8110597c:	e0bfff17 	ldw	r2,-4(fp)
	}
81105980:	e037883a 	mov	sp,fp
81105984:	dfc00117 	ldw	ra,4(sp)
81105988:	df000017 	ldw	fp,0(sp)
8110598c:	dec00204 	addi	sp,sp,8
81105990:	f800283a 	ret

81105994 <Pattern_Generator_Configure_Initial_State>:

	bool Pattern_Generator_Configure_Initial_State(alt_u8 uc_Initial_CCD_ID, alt_u8 uc_Initial_CCD_SIDE, alt_u8 uc_Initial_TimeCode){
81105994:	defff904 	addi	sp,sp,-28
81105998:	dfc00615 	stw	ra,24(sp)
8110599c:	df000515 	stw	fp,20(sp)
811059a0:	df000504 	addi	fp,sp,20
811059a4:	2807883a 	mov	r3,r5
811059a8:	3005883a 	mov	r2,r6
811059ac:	e13ffd05 	stb	r4,-12(fp)
811059b0:	e0fffe05 	stb	r3,-8(fp)
811059b4:	e0bfff05 	stb	r2,-4(fp)

		bool bSuccess = FALSE;
811059b8:	e03ffb15 	stw	zero,-20(fp)

		alt_u32 initial_state_config_value;
		if ((uc_Initial_CCD_ID < 4) && (uc_Initial_CCD_SIDE < 2)) {
811059bc:	e0bffd03 	ldbu	r2,-12(fp)
811059c0:	10800128 	cmpgeui	r2,r2,4
811059c4:	1000101e 	bne	r2,zero,81105a08 <Pattern_Generator_Configure_Initial_State+0x74>
811059c8:	e0bffe03 	ldbu	r2,-8(fp)
811059cc:	108000a8 	cmpgeui	r2,r2,2
811059d0:	10000d1e 	bne	r2,zero,81105a08 <Pattern_Generator_Configure_Initial_State+0x74>
			initial_state_config_value = (((alt_u32)uc_Initial_CCD_ID) << 9) | (((alt_u32)uc_Initial_CCD_SIDE) << 8) | ((alt_u32)uc_Initial_TimeCode);
811059d4:	e0bffd03 	ldbu	r2,-12(fp)
811059d8:	1006927a 	slli	r3,r2,9
811059dc:	e0bffe03 	ldbu	r2,-8(fp)
811059e0:	1004923a 	slli	r2,r2,8
811059e4:	1886b03a 	or	r3,r3,r2
811059e8:	e0bfff03 	ldbu	r2,-4(fp)
811059ec:	1884b03a 	or	r2,r3,r2
811059f0:	e0bffc15 	stw	r2,-16(fp)
			PGEN_WRITE_REG32(PGEN_INITIAL_TRANSMISSION_STATE_REGISTER_ADDRESS, initial_state_config_value);
811059f4:	e17ffc17 	ldw	r5,-16(fp)
811059f8:	01000044 	movi	r4,1
811059fc:	11057640 	call	81105764 <PGEN_WRITE_REG32>
			bSuccess = TRUE;
81105a00:	00800044 	movi	r2,1
81105a04:	e0bffb15 	stw	r2,-20(fp)
		}

		return bSuccess;
81105a08:	e0bffb17 	ldw	r2,-20(fp)
	}
81105a0c:	e037883a 	mov	sp,fp
81105a10:	dfc00117 	ldw	ra,4(sp)
81105a14:	df000017 	ldw	fp,0(sp)
81105a18:	dec00204 	addi	sp,sp,8
81105a1c:	f800283a 	ret

81105a20 <POWER_Read>:
#include "sense.h"

bool POWER_Read(alt_u32 szVol[POWER_PORT_NUM]){
81105a20:	deffef04 	addi	sp,sp,-68
81105a24:	dfc01015 	stw	ra,64(sp)
81105a28:	df000f15 	stw	fp,60(sp)
81105a2c:	df000f04 	addi	fp,sp,60
81105a30:	e13fff15 	stw	r4,-4(fp)
    bool bSuccess = TRUE;
81105a34:	00800044 	movi	r2,1
81105a38:	e0bff315 	stw	r2,-52(fp)
    int i,c, nPortIndex=0;
81105a3c:	e03ff615 	stw	zero,-40(fp)
    int szPortNum[] = {POWER_DEVICE0_PORT_NUM, POWER_DEVICE1_PORT_NUM};
81105a40:	00800204 	movi	r2,8
81105a44:	e0bffc15 	stw	r2,-16(fp)
81105a48:	00800104 	movi	r2,4
81105a4c:	e0bffd15 	stw	r2,-12(fp)
    alt_u32 Value32;
    alt_u8 NextChannel,Channel, HEAD, SIGN, SGL, PARITY;
    const bool bEN=TRUE; // alwasy update next conversion channel
81105a50:	00800044 	movi	r2,1
81105a54:	e0bff715 	stw	r2,-36(fp)
    const bool bSIGN=TRUE; // VolDrop = CH1-CH0
81105a58:	00800044 	movi	r2,1
81105a5c:	e0bff815 	stw	r2,-32(fp)
    const bool bSGL=FALSE; // GSGL=FALSE: Diff
81105a60:	e03ff915 	stw	zero,-28(fp)
    for(c=0;c<POWER_DEVICE_NUM && bSuccess;c++){
81105a64:	e03ff515 	stw	zero,-44(fp)
81105a68:	00007106 	br	81105c30 <POWER_Read+0x210>
        NextChannel = 0;
81105a6c:	e03ffa05 	stb	zero,-24(fp)
        bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &szVol[0]); // set conversion channel: 0
81105a70:	e0bff517 	ldw	r2,-44(fp)
81105a74:	10c03fcc 	andi	r3,r2,255
81105a78:	e13ffa03 	ldbu	r4,-24(fp)
81105a7c:	e0bfff17 	ldw	r2,-4(fp)
81105a80:	d8800115 	stw	r2,4(sp)
81105a84:	e0bff917 	ldw	r2,-28(fp)
81105a88:	d8800015 	stw	r2,0(sp)
81105a8c:	e1fff817 	ldw	r7,-32(fp)
81105a90:	e1bff717 	ldw	r6,-36(fp)
81105a94:	200b883a 	mov	r5,r4
81105a98:	1809883a 	mov	r4,r3
81105a9c:	1100aa00 	call	81100aa0 <POWER_SPI_RW>
81105aa0:	e0bff315 	stw	r2,-52(fp)
        for(i=0;i<szPortNum[c] && bSuccess;i++){
81105aa4:	e03ff415 	stw	zero,-48(fp)
81105aa8:	00005306 	br	81105bf8 <POWER_Read+0x1d8>
            NextChannel = i + 1;
81105aac:	e0bff417 	ldw	r2,-48(fp)
81105ab0:	10800044 	addi	r2,r2,1
81105ab4:	e0bffa05 	stb	r2,-24(fp)
            bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &Value32);
81105ab8:	e0bff517 	ldw	r2,-44(fp)
81105abc:	10c03fcc 	andi	r3,r2,255
81105ac0:	e13ffa03 	ldbu	r4,-24(fp)
81105ac4:	e0bffe04 	addi	r2,fp,-8
81105ac8:	d8800115 	stw	r2,4(sp)
81105acc:	e0bff917 	ldw	r2,-28(fp)
81105ad0:	d8800015 	stw	r2,0(sp)
81105ad4:	e1fff817 	ldw	r7,-32(fp)
81105ad8:	e1bff717 	ldw	r6,-36(fp)
81105adc:	200b883a 	mov	r5,r4
81105ae0:	1809883a 	mov	r4,r3
81105ae4:	1100aa00 	call	81100aa0 <POWER_SPI_RW>
81105ae8:	e0bff315 	stw	r2,-52(fp)
            if (bSuccess){
81105aec:	e0bff317 	ldw	r2,-52(fp)
81105af0:	10003b26 	beq	r2,zero,81105be0 <POWER_Read+0x1c0>
                HEAD = (Value32 >> 30) & 0x03;
81105af4:	e0bffe17 	ldw	r2,-8(fp)
81105af8:	1004d7ba 	srli	r2,r2,30
81105afc:	e0bffa45 	stb	r2,-23(fp)
                Channel = (Value32 >> 1) & 0x07;
81105b00:	e0bffe17 	ldw	r2,-8(fp)
81105b04:	1004d07a 	srli	r2,r2,1
81105b08:	108001cc 	andi	r2,r2,7
81105b0c:	e0bffa85 	stb	r2,-22(fp)
                SIGN = (Value32 >> 4 ) & 0x01;
81105b10:	e0bffe17 	ldw	r2,-8(fp)
81105b14:	1004d13a 	srli	r2,r2,4
81105b18:	1080004c 	andi	r2,r2,1
81105b1c:	e0bffac5 	stb	r2,-21(fp)
                SGL = (Value32 >> 5 ) & 0x01;
81105b20:	e0bffe17 	ldw	r2,-8(fp)
81105b24:	1004d17a 	srli	r2,r2,5
81105b28:	1080004c 	andi	r2,r2,1
81105b2c:	e0bffb05 	stb	r2,-20(fp)
                PARITY = Value32 & 0x01;
81105b30:	e0bffe17 	ldw	r2,-8(fp)
81105b34:	1080004c 	andi	r2,r2,1
81105b38:	e0bffb45 	stb	r2,-19(fp)
                if (HEAD != 0){
81105b3c:	e0bffa43 	ldbu	r2,-23(fp)
81105b40:	10000626 	beq	r2,zero,81105b5c <POWER_Read+0x13c>
                    printf("[%d]Unexpected HEAD\r\n",i);
81105b44:	e17ff417 	ldw	r5,-48(fp)
81105b48:	012044b4 	movhi	r4,33042
81105b4c:	212e9a04 	addi	r4,r4,-17816
81105b50:	1108be40 	call	81108be4 <printf>
                    bSuccess = FALSE;
81105b54:	e03ff315 	stw	zero,-52(fp)
81105b58:	00001406 	br	81105bac <POWER_Read+0x18c>
                }else if (Channel != i){
81105b5c:	e0fffa83 	ldbu	r3,-22(fp)
81105b60:	e0bff417 	ldw	r2,-48(fp)
81105b64:	18800926 	beq	r3,r2,81105b8c <POWER_Read+0x16c>
                    printf("[%d]Unexpected Channel. Expected:%d, Read:%d\r\n", i, i, Channel);
81105b68:	e0bffa83 	ldbu	r2,-22(fp)
81105b6c:	100f883a 	mov	r7,r2
81105b70:	e1bff417 	ldw	r6,-48(fp)
81105b74:	e17ff417 	ldw	r5,-48(fp)
81105b78:	012044b4 	movhi	r4,33042
81105b7c:	212ea004 	addi	r4,r4,-17792
81105b80:	1108be40 	call	81108be4 <printf>
                    bSuccess = FALSE;
81105b84:	e03ff315 	stw	zero,-52(fp)
81105b88:	00000806 	br	81105bac <POWER_Read+0x18c>
                }else if (SIGN ^ bSIGN){
81105b8c:	e0fffac3 	ldbu	r3,-21(fp)
81105b90:	e0bff817 	ldw	r2,-32(fp)
81105b94:	18800526 	beq	r3,r2,81105bac <POWER_Read+0x18c>
                    printf("[%d]Unexpected SIGN\r\n",i);
81105b98:	e17ff417 	ldw	r5,-48(fp)
81105b9c:	012044b4 	movhi	r4,33042
81105ba0:	212eac04 	addi	r4,r4,-17744
81105ba4:	1108be40 	call	81108be4 <printf>
                    bSuccess = FALSE;
81105ba8:	e03ff315 	stw	zero,-52(fp)
                }else if (SGL ^ SGL){
                    printf("[%d]Unexpected SGL\r\n",i);
                    bSuccess = FALSE;
                }
                if (bSuccess)
81105bac:	e0bff317 	ldw	r2,-52(fp)
81105bb0:	10000e26 	beq	r2,zero,81105bec <POWER_Read+0x1cc>
                    szVol[nPortIndex++] = Value32; //(Value32 >> 6) & 0xFFFFFF; // 24 bits
81105bb4:	e0bff617 	ldw	r2,-40(fp)
81105bb8:	10c00044 	addi	r3,r2,1
81105bbc:	e0fff615 	stw	r3,-40(fp)
81105bc0:	1085883a 	add	r2,r2,r2
81105bc4:	1085883a 	add	r2,r2,r2
81105bc8:	1007883a 	mov	r3,r2
81105bcc:	e0bfff17 	ldw	r2,-4(fp)
81105bd0:	10c5883a 	add	r2,r2,r3
81105bd4:	e0fffe17 	ldw	r3,-8(fp)
81105bd8:	10c00015 	stw	r3,0(r2)
81105bdc:	00000306 	br	81105bec <POWER_Read+0x1cc>
            }else{
                printf("SPI Read Error\r\n");
81105be0:	012044b4 	movhi	r4,33042
81105be4:	212eb204 	addi	r4,r4,-17720
81105be8:	1108d000 	call	81108d00 <puts>
    const bool bSIGN=TRUE; // VolDrop = CH1-CH0
    const bool bSGL=FALSE; // GSGL=FALSE: Diff
    for(c=0;c<POWER_DEVICE_NUM && bSuccess;c++){
        NextChannel = 0;
        bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &szVol[0]); // set conversion channel: 0
        for(i=0;i<szPortNum[c] && bSuccess;i++){
81105bec:	e0bff417 	ldw	r2,-48(fp)
81105bf0:	10800044 	addi	r2,r2,1
81105bf4:	e0bff415 	stw	r2,-48(fp)
81105bf8:	e0bff517 	ldw	r2,-44(fp)
81105bfc:	1085883a 	add	r2,r2,r2
81105c00:	1085883a 	add	r2,r2,r2
81105c04:	e0fff304 	addi	r3,fp,-52
81105c08:	1885883a 	add	r2,r3,r2
81105c0c:	10800904 	addi	r2,r2,36
81105c10:	10800017 	ldw	r2,0(r2)
81105c14:	e0fff417 	ldw	r3,-48(fp)
81105c18:	1880020e 	bge	r3,r2,81105c24 <POWER_Read+0x204>
81105c1c:	e0bff317 	ldw	r2,-52(fp)
81105c20:	103fa21e 	bne	r2,zero,81105aac <__reset+0xfb0e5aac>
    alt_u32 Value32;
    alt_u8 NextChannel,Channel, HEAD, SIGN, SGL, PARITY;
    const bool bEN=TRUE; // alwasy update next conversion channel
    const bool bSIGN=TRUE; // VolDrop = CH1-CH0
    const bool bSGL=FALSE; // GSGL=FALSE: Diff
    for(c=0;c<POWER_DEVICE_NUM && bSuccess;c++){
81105c24:	e0bff517 	ldw	r2,-44(fp)
81105c28:	10800044 	addi	r2,r2,1
81105c2c:	e0bff515 	stw	r2,-44(fp)
81105c30:	e0bff517 	ldw	r2,-44(fp)
81105c34:	10800088 	cmpgei	r2,r2,2
81105c38:	1000021e 	bne	r2,zero,81105c44 <POWER_Read+0x224>
81105c3c:	e0bff317 	ldw	r2,-52(fp)
81105c40:	103f8a1e 	bne	r2,zero,81105a6c <__reset+0xfb0e5a6c>
            }else{
                printf("SPI Read Error\r\n");
            }
        } // for i
    } // for c
    return bSuccess;
81105c44:	e0bff317 	ldw	r2,-52(fp)
 }
81105c48:	e037883a 	mov	sp,fp
81105c4c:	dfc00117 	ldw	ra,4(sp)
81105c50:	df000017 	ldw	fp,0(sp)
81105c54:	dec00204 	addi	sp,sp,8
81105c58:	f800283a 	ret

81105c5c <TEMP_Read>:

 bool TEMP_Read(alt_8 *pFpgaTemp, alt_8 *pBoardTemp){
81105c5c:	defff904 	addi	sp,sp,-28
81105c60:	dfc00615 	stw	ra,24(sp)
81105c64:	df000515 	stw	fp,20(sp)
81105c68:	df000504 	addi	fp,sp,20
81105c6c:	e13ffe15 	stw	r4,-8(fp)
81105c70:	e17fff15 	stw	r5,-4(fp)
        bool bSuccess;
        const alt_u8 DeviceAddr = 0x30;
81105c74:	00800c04 	movi	r2,48
81105c78:	e0bffd85 	stb	r2,-10(fp)
        alt_8 FpgaTemp, BoardTemp;
        char Data;

        // read local temp
        bSuccess = I2C_Read(TEMP_SCL_BASE, TEMP_SDA_BASE, DeviceAddr, 0x00, &Data);
81105c7c:	e0bffd83 	ldbu	r2,-10(fp)
81105c80:	10c03fcc 	andi	r3,r2,255
81105c84:	18c0201c 	xori	r3,r3,128
81105c88:	18ffe004 	addi	r3,r3,-128
81105c8c:	e0bffdc4 	addi	r2,fp,-9
81105c90:	d8800015 	stw	r2,0(sp)
81105c94:	000f883a 	mov	r7,zero
81105c98:	180d883a 	mov	r6,r3
81105c9c:	01600034 	movhi	r5,32768
81105ca0:	29415804 	addi	r5,r5,1376
81105ca4:	01200034 	movhi	r4,32768
81105ca8:	21015c04 	addi	r4,r4,1392
81105cac:	11003d40 	call	811003d4 <I2C_Read>
81105cb0:	e0bffc15 	stw	r2,-16(fp)
        if (bSuccess)
81105cb4:	e0bffc17 	ldw	r2,-16(fp)
81105cb8:	10000226 	beq	r2,zero,81105cc4 <TEMP_Read+0x68>
            BoardTemp = Data;
81105cbc:	e0bffdc3 	ldbu	r2,-9(fp)
81105cc0:	e0bffd45 	stb	r2,-11(fp)

        // read remote temp
        if (bSuccess){
81105cc4:	e0bffc17 	ldw	r2,-16(fp)
81105cc8:	10001226 	beq	r2,zero,81105d14 <TEMP_Read+0xb8>
            bSuccess = I2C_Read(TEMP_SCL_BASE, TEMP_SDA_BASE, DeviceAddr, 0x01, &Data);
81105ccc:	e0bffd83 	ldbu	r2,-10(fp)
81105cd0:	10c03fcc 	andi	r3,r2,255
81105cd4:	18c0201c 	xori	r3,r3,128
81105cd8:	18ffe004 	addi	r3,r3,-128
81105cdc:	e0bffdc4 	addi	r2,fp,-9
81105ce0:	d8800015 	stw	r2,0(sp)
81105ce4:	01c00044 	movi	r7,1
81105ce8:	180d883a 	mov	r6,r3
81105cec:	01600034 	movhi	r5,32768
81105cf0:	29415804 	addi	r5,r5,1376
81105cf4:	01200034 	movhi	r4,32768
81105cf8:	21015c04 	addi	r4,r4,1392
81105cfc:	11003d40 	call	811003d4 <I2C_Read>
81105d00:	e0bffc15 	stw	r2,-16(fp)
            if (bSuccess)
81105d04:	e0bffc17 	ldw	r2,-16(fp)
81105d08:	10000226 	beq	r2,zero,81105d14 <TEMP_Read+0xb8>
                FpgaTemp = Data;
81105d0c:	e0bffdc3 	ldbu	r2,-9(fp)
81105d10:	e0bffd05 	stb	r2,-12(fp)
        }
        //
        if (bSuccess){
81105d14:	e0bffc17 	ldw	r2,-16(fp)
81105d18:	10000626 	beq	r2,zero,81105d34 <TEMP_Read+0xd8>
           *pFpgaTemp = FpgaTemp;
81105d1c:	e0bffe17 	ldw	r2,-8(fp)
81105d20:	e0fffd03 	ldbu	r3,-12(fp)
81105d24:	10c00005 	stb	r3,0(r2)
           *pBoardTemp = BoardTemp;
81105d28:	e0bfff17 	ldw	r2,-4(fp)
81105d2c:	e0fffd43 	ldbu	r3,-11(fp)
81105d30:	10c00005 	stb	r3,0(r2)
        }

        return bSuccess;
81105d34:	e0bffc17 	ldw	r2,-16(fp)
 }
81105d38:	e037883a 	mov	sp,fp
81105d3c:	dfc00117 	ldw	ra,4(sp)
81105d40:	df000017 	ldw	fp,0(sp)
81105d44:	dec00204 	addi	sp,sp,8
81105d48:	f800283a 	ret

81105d4c <sense_log_temp>:


 bool sense_log_temp(alt_u8 *FpgaTemp, alt_u8 *BoardTemp){
81105d4c:	defffb04 	addi	sp,sp,-20
81105d50:	dfc00415 	stw	ra,16(sp)
81105d54:	df000315 	stw	fp,12(sp)
81105d58:	df000304 	addi	fp,sp,12
81105d5c:	e13ffe15 	stw	r4,-8(fp)
81105d60:	e17fff15 	stw	r5,-4(fp)
	bool bSuccess;

	 // show temp
	 bSuccess = TEMP_Read(FpgaTemp, BoardTemp);
81105d64:	e17fff17 	ldw	r5,-4(fp)
81105d68:	e13ffe17 	ldw	r4,-8(fp)
81105d6c:	1105c5c0 	call	81105c5c <TEMP_Read>
81105d70:	e0bffd15 	stw	r2,-12(fp)

	 return(bSuccess);
81105d74:	e0bffd17 	ldw	r2,-12(fp)
 }
81105d78:	e037883a 	mov	sp,fp
81105d7c:	dfc00117 	ldw	ra,4(sp)
81105d80:	df000017 	ldw	fp,0(sp)
81105d84:	dec00204 	addi	sp,sp,8
81105d88:	f800283a 	ret

81105d8c <sense_log>:


 void sense_log(void){
81105d8c:	deff0504 	addi	sp,sp,-1004
81105d90:	dfc0fa15 	stw	ra,1000(sp)
81105d94:	df00f915 	stw	fp,996(sp)
81105d98:	dd40f815 	stw	r21,992(sp)
81105d9c:	dd00f715 	stw	r20,988(sp)
81105da0:	dcc0f615 	stw	r19,984(sp)
81105da4:	dc80f515 	stw	r18,980(sp)
81105da8:	dc40f415 	stw	r17,976(sp)
81105dac:	dc00f315 	stw	r16,972(sp)
81105db0:	df00f904 	addi	fp,sp,996
 	  bool bSuccess;
 	    int i;
 	    const float fRef = 5.0; // 5.0V
81105db4:	00902834 	movhi	r2,16544
81105db8:	e0bf0e15 	stw	r2,-968(fp)
 	    float fVolDrop, fCurrent, fPower, fVol;
 	    alt_u32 szVol[POWER_PORT_NUM];
 	    alt_u32 SIG, MSB, RESULT;
 	    float szRes[] = {0.003, 0.001, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003};
81105dbc:	008ed174 	movhi	r2,15173
81105dc0:	10a6e984 	addi	r2,r2,-25690
81105dc4:	e0bf2215 	stw	r2,-888(fp)
81105dc8:	008ea0f4 	movhi	r2,14979
81105dcc:	10849bc4 	addi	r2,r2,4719
81105dd0:	e0bf2315 	stw	r2,-884(fp)
81105dd4:	008ed174 	movhi	r2,15173
81105dd8:	10a6e984 	addi	r2,r2,-25690
81105ddc:	e0bf2415 	stw	r2,-880(fp)
81105de0:	008ed174 	movhi	r2,15173
81105de4:	10a6e984 	addi	r2,r2,-25690
81105de8:	e0bf2515 	stw	r2,-876(fp)
81105dec:	008ed174 	movhi	r2,15173
81105df0:	10a6e984 	addi	r2,r2,-25690
81105df4:	e0bf2615 	stw	r2,-872(fp)
81105df8:	008ed174 	movhi	r2,15173
81105dfc:	10a6e984 	addi	r2,r2,-25690
81105e00:	e0bf2715 	stw	r2,-868(fp)
81105e04:	008ed174 	movhi	r2,15173
81105e08:	10a6e984 	addi	r2,r2,-25690
81105e0c:	e0bf2815 	stw	r2,-864(fp)
81105e10:	008ed174 	movhi	r2,15173
81105e14:	10a6e984 	addi	r2,r2,-25690
81105e18:	e0bf2915 	stw	r2,-860(fp)
81105e1c:	008ed174 	movhi	r2,15173
81105e20:	10a6e984 	addi	r2,r2,-25690
81105e24:	e0bf2a15 	stw	r2,-856(fp)
81105e28:	008ed174 	movhi	r2,15173
81105e2c:	10a6e984 	addi	r2,r2,-25690
81105e30:	e0bf2b15 	stw	r2,-852(fp)
81105e34:	008ed174 	movhi	r2,15173
81105e38:	10a6e984 	addi	r2,r2,-25690
81105e3c:	e0bf2c15 	stw	r2,-848(fp)
81105e40:	008ed174 	movhi	r2,15173
81105e44:	10a6e984 	addi	r2,r2,-25690
81105e48:	e0bf2d15 	stw	r2,-844(fp)
 	    float szRefVol[] = {0.9, 0.9, 3.0, 0.9, 1.8, 2.5, 1.8, 2.5, 1.1, 1.4, 3.3, 2.5};
81105e4c:	008fd9b4 	movhi	r2,16230
81105e50:	10999984 	addi	r2,r2,26214
81105e54:	e0bf2e15 	stw	r2,-840(fp)
81105e58:	008fd9b4 	movhi	r2,16230
81105e5c:	10999984 	addi	r2,r2,26214
81105e60:	e0bf2f15 	stw	r2,-836(fp)
81105e64:	00901034 	movhi	r2,16448
81105e68:	e0bf3015 	stw	r2,-832(fp)
81105e6c:	008fd9b4 	movhi	r2,16230
81105e70:	10999984 	addi	r2,r2,26214
81105e74:	e0bf3115 	stw	r2,-828(fp)
81105e78:	008ff9b4 	movhi	r2,16358
81105e7c:	10999984 	addi	r2,r2,26214
81105e80:	e0bf3215 	stw	r2,-824(fp)
81105e84:	00900834 	movhi	r2,16416
81105e88:	e0bf3315 	stw	r2,-820(fp)
81105e8c:	008ff9b4 	movhi	r2,16358
81105e90:	10999984 	addi	r2,r2,26214
81105e94:	e0bf3415 	stw	r2,-816(fp)
81105e98:	00900834 	movhi	r2,16416
81105e9c:	e0bf3515 	stw	r2,-812(fp)
81105ea0:	008fe374 	movhi	r2,16269
81105ea4:	10b33344 	addi	r2,r2,-13107
81105ea8:	e0bf3615 	stw	r2,-808(fp)
81105eac:	008fecf4 	movhi	r2,16307
81105eb0:	108cccc4 	addi	r2,r2,13107
81105eb4:	e0bf3715 	stw	r2,-804(fp)
81105eb8:	009014f4 	movhi	r2,16467
81105ebc:	108cccc4 	addi	r2,r2,13107
81105ec0:	e0bf3815 	stw	r2,-800(fp)
81105ec4:	00900834 	movhi	r2,16416
81105ec8:	e0bf3915 	stw	r2,-796(fp)
 	    char szName[][64] = {
81105ecc:	00a044b4 	movhi	r2,33042
81105ed0:	10aeeac4 	addi	r2,r2,-17493
81105ed4:	e0ff3a04 	addi	r3,fp,-792
81105ed8:	1009883a 	mov	r4,r2
81105edc:	0080c004 	movi	r2,768
81105ee0:	100d883a 	mov	r6,r2
81105ee4:	200b883a 	mov	r5,r4
81105ee8:	1809883a 	mov	r4,r3
81105eec:	1108a6c0 	call	81108a6c <memcpy>
 	        "VCC3P3_HSMC",
 	        "HSMB_VCCIO",
 	    };

 	        // show power
 	        bSuccess = POWER_Read(szVol);
81105ef0:	e0bf1604 	addi	r2,fp,-936
81105ef4:	1009883a 	mov	r4,r2
81105ef8:	1105a200 	call	81105a20 <POWER_Read>
81105efc:	e0bf0f15 	stw	r2,-964(fp)
 	        if (bSuccess){
81105f00:	e0bf0f17 	ldw	r2,-964(fp)
81105f04:	10013b26 	beq	r2,zero,811063f4 <sense_log+0x668>
 	            for(i=0;i<POWER_PORT_NUM && bSuccess;i++){
81105f08:	e03f0c15 	stw	zero,-976(fp)
81105f0c:	00013006 	br	811063d0 <sense_log+0x644>
 	                SIG = (szVol[i] >> 29) & 0x01;
81105f10:	e0bf0c17 	ldw	r2,-976(fp)
81105f14:	1085883a 	add	r2,r2,r2
81105f18:	1085883a 	add	r2,r2,r2
81105f1c:	e0ff0c04 	addi	r3,fp,-976
81105f20:	1885883a 	add	r2,r3,r2
81105f24:	10800a04 	addi	r2,r2,40
81105f28:	10800017 	ldw	r2,0(r2)
81105f2c:	1004d77a 	srli	r2,r2,29
81105f30:	1080004c 	andi	r2,r2,1
81105f34:	e0bf1015 	stw	r2,-960(fp)
 	                MSB = (szVol[i] >> 28) & 0x01;
81105f38:	e0bf0c17 	ldw	r2,-976(fp)
81105f3c:	1085883a 	add	r2,r2,r2
81105f40:	1085883a 	add	r2,r2,r2
81105f44:	e0ff0c04 	addi	r3,fp,-976
81105f48:	1885883a 	add	r2,r3,r2
81105f4c:	10800a04 	addi	r2,r2,40
81105f50:	10800017 	ldw	r2,0(r2)
81105f54:	1004d73a 	srli	r2,r2,28
81105f58:	1080004c 	andi	r2,r2,1
81105f5c:	e0bf1115 	stw	r2,-956(fp)
 	                RESULT = (szVol[i] >> 6) & 0x3FFFFF; // 22 bits
81105f60:	e0bf0c17 	ldw	r2,-976(fp)
81105f64:	1085883a 	add	r2,r2,r2
81105f68:	1085883a 	add	r2,r2,r2
81105f6c:	e0ff0c04 	addi	r3,fp,-976
81105f70:	1885883a 	add	r2,r3,r2
81105f74:	10800a04 	addi	r2,r2,40
81105f78:	10800017 	ldw	r2,0(r2)
81105f7c:	1006d1ba 	srli	r3,r2,6
81105f80:	00801034 	movhi	r2,64
81105f84:	10bfffc4 	addi	r2,r2,-1
81105f88:	1884703a 	and	r2,r3,r2
81105f8c:	e0bf1215 	stw	r2,-952(fp)
 	                if (MSB == 0)
81105f90:	e0bf1117 	ldw	r2,-956(fp)
81105f94:	1000091e 	bne	r2,zero,81105fbc <sense_log+0x230>
 	                    fVolDrop = (float)(RESULT)/(float)0x400000;
81105f98:	e13f1217 	ldw	r4,-952(fp)
81105f9c:	1107e500 	call	81107e50 <__floatunsisf>
81105fa0:	1007883a 	mov	r3,r2
81105fa4:	0152a034 	movhi	r5,19072
81105fa8:	1809883a 	mov	r4,r3
81105fac:	11074f00 	call	811074f0 <__divsf3>
81105fb0:	1007883a 	mov	r3,r2
81105fb4:	e0ff0d15 	stw	r3,-972(fp)
81105fb8:	00000106 	br	81105fc0 <sense_log+0x234>
 	                else
 	                    fVolDrop = 0.0; //always be positive in schematic // -(float)(0x400000-RESULT)/(float)0x400000;
81105fbc:	e03f0d15 	stw	zero,-972(fp)
 	                if (SIG && MSB){
81105fc0:	e0bf1017 	ldw	r2,-960(fp)
81105fc4:	10001f26 	beq	r2,zero,81106044 <sense_log+0x2b8>
81105fc8:	e0bf1117 	ldw	r2,-956(fp)
81105fcc:	10001d26 	beq	r2,zero,81106044 <sense_log+0x2b8>
 	                    fVol = fRef*0.5;
81105fd0:	014fc034 	movhi	r5,16128
81105fd4:	e13f0e17 	ldw	r4,-968(fp)
81105fd8:	11079300 	call	81107930 <__mulsf3>
81105fdc:	1007883a 	mov	r3,r2
81105fe0:	e0ff1315 	stw	r3,-948(fp)
 	                    printf("[%s:%06XH,Over]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
81105fe4:	e0ff3a04 	addi	r3,fp,-792
81105fe8:	e0bf0c17 	ldw	r2,-976(fp)
81105fec:	100491ba 	slli	r2,r2,6
81105ff0:	18a1883a 	add	r16,r3,r2
81105ff4:	e0bf0c17 	ldw	r2,-976(fp)
81105ff8:	1085883a 	add	r2,r2,r2
81105ffc:	1085883a 	add	r2,r2,r2
81106000:	e0ff0c04 	addi	r3,fp,-976
81106004:	1885883a 	add	r2,r3,r2
81106008:	10800a04 	addi	r2,r2,40
8110600c:	10800017 	ldw	r2,0(r2)
81106010:	1023883a 	mov	r17,r2
81106014:	e13f1317 	ldw	r4,-948(fp)
81106018:	11086580 	call	81108658 <__extendsfdf2>
8110601c:	1009883a 	mov	r4,r2
81106020:	180b883a 	mov	r5,r3
81106024:	d9400015 	stw	r5,0(sp)
81106028:	200f883a 	mov	r7,r4
8110602c:	880d883a 	mov	r6,r17
81106030:	800b883a 	mov	r5,r16
81106034:	012044b4 	movhi	r4,33042
81106038:	212eb604 	addi	r4,r4,-17704
8110603c:	1108be40 	call	81108be4 <printf>
81106040:	0000e006 	br	811063c4 <sense_log+0x638>
 	                }else if (SIG && !MSB){
81106044:	e0bf1017 	ldw	r2,-960(fp)
81106048:	10005d26 	beq	r2,zero,811061c0 <sense_log+0x434>
8110604c:	e0bf1117 	ldw	r2,-956(fp)
81106050:	10005b1e 	bne	r2,zero,811061c0 <sense_log+0x434>
 	                    fVol = fRef*0.5*fVolDrop;
81106054:	e13f0e17 	ldw	r4,-968(fp)
81106058:	11086580 	call	81108658 <__extendsfdf2>
8110605c:	1011883a 	mov	r8,r2
81106060:	1813883a 	mov	r9,r3
81106064:	000d883a 	mov	r6,zero
81106068:	01cff834 	movhi	r7,16352
8110606c:	4009883a 	mov	r4,r8
81106070:	480b883a 	mov	r5,r9
81106074:	1107f400 	call	81107f40 <__muldf3>
81106078:	1009883a 	mov	r4,r2
8110607c:	180b883a 	mov	r5,r3
81106080:	2021883a 	mov	r16,r4
81106084:	2823883a 	mov	r17,r5
81106088:	e13f0d17 	ldw	r4,-972(fp)
8110608c:	11086580 	call	81108658 <__extendsfdf2>
81106090:	1009883a 	mov	r4,r2
81106094:	180b883a 	mov	r5,r3
81106098:	200d883a 	mov	r6,r4
8110609c:	280f883a 	mov	r7,r5
811060a0:	8009883a 	mov	r4,r16
811060a4:	880b883a 	mov	r5,r17
811060a8:	1107f400 	call	81107f40 <__muldf3>
811060ac:	1009883a 	mov	r4,r2
811060b0:	180b883a 	mov	r5,r3
811060b4:	2005883a 	mov	r2,r4
811060b8:	2807883a 	mov	r3,r5
811060bc:	1009883a 	mov	r4,r2
811060c0:	180b883a 	mov	r5,r3
811060c4:	11087680 	call	81108768 <__truncdfsf2>
811060c8:	1007883a 	mov	r3,r2
811060cc:	e0ff1315 	stw	r3,-948(fp)
 	                    fCurrent = fVolDrop / szRes[i];
811060d0:	e0bf0c17 	ldw	r2,-976(fp)
811060d4:	1085883a 	add	r2,r2,r2
811060d8:	1085883a 	add	r2,r2,r2
811060dc:	e0ff0c04 	addi	r3,fp,-976
811060e0:	1885883a 	add	r2,r3,r2
811060e4:	10801604 	addi	r2,r2,88
811060e8:	10c00017 	ldw	r3,0(r2)
811060ec:	180b883a 	mov	r5,r3
811060f0:	e13f0d17 	ldw	r4,-972(fp)
811060f4:	11074f00 	call	811074f0 <__divsf3>
811060f8:	1007883a 	mov	r3,r2
811060fc:	e0ff1415 	stw	r3,-944(fp)
 	                    fPower = szRefVol[i] * fCurrent;
81106100:	e0bf0c17 	ldw	r2,-976(fp)
81106104:	1085883a 	add	r2,r2,r2
81106108:	1085883a 	add	r2,r2,r2
8110610c:	e0ff0c04 	addi	r3,fp,-976
81106110:	1885883a 	add	r2,r3,r2
81106114:	10802204 	addi	r2,r2,136
81106118:	10c00017 	ldw	r3,0(r2)
8110611c:	e17f1417 	ldw	r5,-944(fp)
81106120:	1809883a 	mov	r4,r3
81106124:	11079300 	call	81107930 <__mulsf3>
81106128:	1007883a 	mov	r3,r2
8110612c:	e0ff1515 	stw	r3,-940(fp)
 	                    printf("[%s:%06XH,Pos]\r\n  VolDrop:%f(V), Current:%f(A), Power:%f(W)\r\n", szName[i], (int)szVol[i], fVolDrop, fCurrent, fPower);
81106130:	e0ff3a04 	addi	r3,fp,-792
81106134:	e0bf0c17 	ldw	r2,-976(fp)
81106138:	100491ba 	slli	r2,r2,6
8110613c:	18a9883a 	add	r20,r3,r2
81106140:	e0bf0c17 	ldw	r2,-976(fp)
81106144:	1085883a 	add	r2,r2,r2
81106148:	1085883a 	add	r2,r2,r2
8110614c:	e0ff0c04 	addi	r3,fp,-976
81106150:	1885883a 	add	r2,r3,r2
81106154:	10800a04 	addi	r2,r2,40
81106158:	10800017 	ldw	r2,0(r2)
8110615c:	102b883a 	mov	r21,r2
81106160:	e13f0d17 	ldw	r4,-972(fp)
81106164:	11086580 	call	81108658 <__extendsfdf2>
81106168:	1025883a 	mov	r18,r2
8110616c:	1827883a 	mov	r19,r3
81106170:	e13f1417 	ldw	r4,-944(fp)
81106174:	11086580 	call	81108658 <__extendsfdf2>
81106178:	1021883a 	mov	r16,r2
8110617c:	1823883a 	mov	r17,r3
81106180:	e13f1517 	ldw	r4,-940(fp)
81106184:	11086580 	call	81108658 <__extendsfdf2>
81106188:	1009883a 	mov	r4,r2
8110618c:	180b883a 	mov	r5,r3
81106190:	d9000315 	stw	r4,12(sp)
81106194:	d9400415 	stw	r5,16(sp)
81106198:	dc000115 	stw	r16,4(sp)
8110619c:	dc400215 	stw	r17,8(sp)
811061a0:	dcc00015 	stw	r19,0(sp)
811061a4:	900f883a 	mov	r7,r18
811061a8:	a80d883a 	mov	r6,r21
811061ac:	a00b883a 	mov	r5,r20
811061b0:	012044b4 	movhi	r4,33042
811061b4:	212ebf04 	addi	r4,r4,-17668
811061b8:	1108be40 	call	81108be4 <printf>
811061bc:	00008106 	br	811063c4 <sense_log+0x638>
 	                }else if (!SIG && MSB){
811061c0:	e0bf1017 	ldw	r2,-960(fp)
811061c4:	10005d1e 	bne	r2,zero,8110633c <sense_log+0x5b0>
811061c8:	e0bf1117 	ldw	r2,-956(fp)
811061cc:	10005b26 	beq	r2,zero,8110633c <sense_log+0x5b0>
 	                    fVol = fRef*0.5*fVolDrop;
811061d0:	e13f0e17 	ldw	r4,-968(fp)
811061d4:	11086580 	call	81108658 <__extendsfdf2>
811061d8:	1011883a 	mov	r8,r2
811061dc:	1813883a 	mov	r9,r3
811061e0:	000d883a 	mov	r6,zero
811061e4:	01cff834 	movhi	r7,16352
811061e8:	4009883a 	mov	r4,r8
811061ec:	480b883a 	mov	r5,r9
811061f0:	1107f400 	call	81107f40 <__muldf3>
811061f4:	1009883a 	mov	r4,r2
811061f8:	180b883a 	mov	r5,r3
811061fc:	2021883a 	mov	r16,r4
81106200:	2823883a 	mov	r17,r5
81106204:	e13f0d17 	ldw	r4,-972(fp)
81106208:	11086580 	call	81108658 <__extendsfdf2>
8110620c:	1009883a 	mov	r4,r2
81106210:	180b883a 	mov	r5,r3
81106214:	200d883a 	mov	r6,r4
81106218:	280f883a 	mov	r7,r5
8110621c:	8009883a 	mov	r4,r16
81106220:	880b883a 	mov	r5,r17
81106224:	1107f400 	call	81107f40 <__muldf3>
81106228:	1009883a 	mov	r4,r2
8110622c:	180b883a 	mov	r5,r3
81106230:	2005883a 	mov	r2,r4
81106234:	2807883a 	mov	r3,r5
81106238:	1009883a 	mov	r4,r2
8110623c:	180b883a 	mov	r5,r3
81106240:	11087680 	call	81108768 <__truncdfsf2>
81106244:	1007883a 	mov	r3,r2
81106248:	e0ff1315 	stw	r3,-948(fp)
 	                    fCurrent = fVolDrop / szRes[i];
8110624c:	e0bf0c17 	ldw	r2,-976(fp)
81106250:	1085883a 	add	r2,r2,r2
81106254:	1085883a 	add	r2,r2,r2
81106258:	e0ff0c04 	addi	r3,fp,-976
8110625c:	1885883a 	add	r2,r3,r2
81106260:	10801604 	addi	r2,r2,88
81106264:	10c00017 	ldw	r3,0(r2)
81106268:	180b883a 	mov	r5,r3
8110626c:	e13f0d17 	ldw	r4,-972(fp)
81106270:	11074f00 	call	811074f0 <__divsf3>
81106274:	1007883a 	mov	r3,r2
81106278:	e0ff1415 	stw	r3,-944(fp)
 	                    fPower = szRefVol[i] * fCurrent;
8110627c:	e0bf0c17 	ldw	r2,-976(fp)
81106280:	1085883a 	add	r2,r2,r2
81106284:	1085883a 	add	r2,r2,r2
81106288:	e0ff0c04 	addi	r3,fp,-976
8110628c:	1885883a 	add	r2,r3,r2
81106290:	10802204 	addi	r2,r2,136
81106294:	10c00017 	ldw	r3,0(r2)
81106298:	e17f1417 	ldw	r5,-944(fp)
8110629c:	1809883a 	mov	r4,r3
811062a0:	11079300 	call	81107930 <__mulsf3>
811062a4:	1007883a 	mov	r3,r2
811062a8:	e0ff1515 	stw	r3,-940(fp)
 	                    printf("[%s:%06XH,Neg]\r\n  VolDrop:%f(V), Current:%f(A), Power:%f(W)\r\n", szName[i], (int)szVol[i], fVolDrop, fCurrent, fPower);
811062ac:	e0ff3a04 	addi	r3,fp,-792
811062b0:	e0bf0c17 	ldw	r2,-976(fp)
811062b4:	100491ba 	slli	r2,r2,6
811062b8:	18a9883a 	add	r20,r3,r2
811062bc:	e0bf0c17 	ldw	r2,-976(fp)
811062c0:	1085883a 	add	r2,r2,r2
811062c4:	1085883a 	add	r2,r2,r2
811062c8:	e0ff0c04 	addi	r3,fp,-976
811062cc:	1885883a 	add	r2,r3,r2
811062d0:	10800a04 	addi	r2,r2,40
811062d4:	10800017 	ldw	r2,0(r2)
811062d8:	102b883a 	mov	r21,r2
811062dc:	e13f0d17 	ldw	r4,-972(fp)
811062e0:	11086580 	call	81108658 <__extendsfdf2>
811062e4:	1025883a 	mov	r18,r2
811062e8:	1827883a 	mov	r19,r3
811062ec:	e13f1417 	ldw	r4,-944(fp)
811062f0:	11086580 	call	81108658 <__extendsfdf2>
811062f4:	1021883a 	mov	r16,r2
811062f8:	1823883a 	mov	r17,r3
811062fc:	e13f1517 	ldw	r4,-940(fp)
81106300:	11086580 	call	81108658 <__extendsfdf2>
81106304:	1009883a 	mov	r4,r2
81106308:	180b883a 	mov	r5,r3
8110630c:	d9000315 	stw	r4,12(sp)
81106310:	d9400415 	stw	r5,16(sp)
81106314:	dc000115 	stw	r16,4(sp)
81106318:	dc400215 	stw	r17,8(sp)
8110631c:	dcc00015 	stw	r19,0(sp)
81106320:	900f883a 	mov	r7,r18
81106324:	a80d883a 	mov	r6,r21
81106328:	a00b883a 	mov	r5,r20
8110632c:	012044b4 	movhi	r4,33042
81106330:	212ecf04 	addi	r4,r4,-17604
81106334:	1108be40 	call	81108be4 <printf>
81106338:	00002206 	br	811063c4 <sense_log+0x638>
 	                }else if (!SIG && !MSB){
8110633c:	e0bf1017 	ldw	r2,-960(fp)
81106340:	1000201e 	bne	r2,zero,811063c4 <sense_log+0x638>
81106344:	e0bf1117 	ldw	r2,-956(fp)
81106348:	10001e1e 	bne	r2,zero,811063c4 <sense_log+0x638>
 	                    fVol = -fRef*0.5;
8110634c:	e0bf0e17 	ldw	r2,-968(fp)
81106350:	10a0003c 	xorhi	r2,r2,32768
81106354:	014fc034 	movhi	r5,16128
81106358:	1009883a 	mov	r4,r2
8110635c:	11079300 	call	81107930 <__mulsf3>
81106360:	1007883a 	mov	r3,r2
81106364:	e0ff1315 	stw	r3,-948(fp)
 	                    printf("[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
81106368:	e0ff3a04 	addi	r3,fp,-792
8110636c:	e0bf0c17 	ldw	r2,-976(fp)
81106370:	100491ba 	slli	r2,r2,6
81106374:	18a1883a 	add	r16,r3,r2
81106378:	e0bf0c17 	ldw	r2,-976(fp)
8110637c:	1085883a 	add	r2,r2,r2
81106380:	1085883a 	add	r2,r2,r2
81106384:	e0ff0c04 	addi	r3,fp,-976
81106388:	1885883a 	add	r2,r3,r2
8110638c:	10800a04 	addi	r2,r2,40
81106390:	10800017 	ldw	r2,0(r2)
81106394:	1023883a 	mov	r17,r2
81106398:	e13f1317 	ldw	r4,-948(fp)
8110639c:	11086580 	call	81108658 <__extendsfdf2>
811063a0:	1009883a 	mov	r4,r2
811063a4:	180b883a 	mov	r5,r3
811063a8:	d9400015 	stw	r5,0(sp)
811063ac:	200f883a 	mov	r7,r4
811063b0:	880d883a 	mov	r6,r17
811063b4:	800b883a 	mov	r5,r16
811063b8:	012044b4 	movhi	r4,33042
811063bc:	212edf04 	addi	r4,r4,-17540
811063c0:	1108be40 	call	81108be4 <printf>
 	    };

 	        // show power
 	        bSuccess = POWER_Read(szVol);
 	        if (bSuccess){
 	            for(i=0;i<POWER_PORT_NUM && bSuccess;i++){
811063c4:	e0bf0c17 	ldw	r2,-976(fp)
811063c8:	10800044 	addi	r2,r2,1
811063cc:	e0bf0c15 	stw	r2,-976(fp)
811063d0:	e0bf0c17 	ldw	r2,-976(fp)
811063d4:	10800308 	cmpgei	r2,r2,12
811063d8:	1000021e 	bne	r2,zero,811063e4 <sense_log+0x658>
811063dc:	e0bf0f17 	ldw	r2,-964(fp)
811063e0:	103ecb1e 	bne	r2,zero,81105f10 <__reset+0xfb0e5f10>
 	                }else if (!SIG && !MSB){
 	                    fVol = -fRef*0.5;
 	                    printf("[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
 	                }
 	            }
 	            printf("\r\n");
811063e4:	012044b4 	movhi	r4,33042
811063e8:	212ee804 	addi	r4,r4,-17504
811063ec:	1108d000 	call	81108d00 <puts>
 	        }else{
 	            printf("Error\r\n");
 	        }
 }
811063f0:	00000306 	br	81106400 <sense_log+0x674>
 	                    printf("[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
 	                }
 	            }
 	            printf("\r\n");
 	        }else{
 	            printf("Error\r\n");
811063f4:	012044b4 	movhi	r4,33042
811063f8:	212ee904 	addi	r4,r4,-17500
811063fc:	1108d000 	call	81108d00 <puts>
 	        }
 }
81106400:	0001883a 	nop
81106404:	e6fffa04 	addi	sp,fp,-24
81106408:	dfc00717 	ldw	ra,28(sp)
8110640c:	df000617 	ldw	fp,24(sp)
81106410:	dd400517 	ldw	r21,20(sp)
81106414:	dd000417 	ldw	r20,16(sp)
81106418:	dcc00317 	ldw	r19,12(sp)
8110641c:	dc800217 	ldw	r18,8(sp)
81106420:	dc400117 	ldw	r17,4(sp)
81106424:	dc000017 	ldw	r16,0(sp)
81106428:	dec00804 	addi	sp,sp,32
8110642c:	f800283a 	ret

81106430 <main>:
bool TestDMA_M2_M1(void);

void COMM_WRITE_REG32(alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue);
alt_u32 COMM_READ_REG32(alt_u8 uc_RegisterAddress);

int main(void) {
81106430:	deffee04 	addi	sp,sp,-72
81106434:	dfc01115 	stw	ra,68(sp)
81106438:	df001015 	stw	fp,64(sp)
8110643c:	dc000f15 	stw	r16,60(sp)
81106440:	df001004 	addi	fp,sp,64

	alt_8 tempFPGA = 0;
81106444:	e03ffd05 	stb	zero,-12(fp)
	alt_8 tempBoard = 0;
81106448:	e03ffd45 	stb	zero,-11(fp)

	printf(" \n Nucleo de Sistemas Eletronicos Embarcados - MebX\n\n");
8110644c:	012044b4 	movhi	r4,33042
81106450:	212fab04 	addi	r4,r4,-16724
81106454:	1108d000 	call	81108d00 <puts>

	//Configura Display de 7 segmentos
	SSDP_CONFIG(SSDP_NORMAL_MODE);
81106458:	0009883a 	mov	r4,zero
8110645c:	11012f00 	call	811012f0 <SSDP_CONFIG>

	printf("Windowing Control Reg: %08x \n", COMM_READ_REG32(0));
81106460:	0009883a 	mov	r4,zero
81106464:	11068080 	call	81106808 <COMM_READ_REG32>
81106468:	100b883a 	mov	r5,r2
8110646c:	012044b4 	movhi	r4,33042
81106470:	212fb904 	addi	r4,r4,-16668
81106474:	1108be40 	call	81108be4 <printf>
	printf("Windowing Status Reg: %08x \n", COMM_READ_REG32(1));
81106478:	01000044 	movi	r4,1
8110647c:	11068080 	call	81106808 <COMM_READ_REG32>
81106480:	100b883a 	mov	r5,r2
81106484:	012044b4 	movhi	r4,33042
81106488:	212fc104 	addi	r4,r4,-16636
8110648c:	1108be40 	call	81108be4 <printf>
	printf("Windowing Buffer Reg: %08x \n", COMM_READ_REG32(6));
81106490:	01000184 	movi	r4,6
81106494:	11068080 	call	81106808 <COMM_READ_REG32>
81106498:	100b883a 	mov	r5,r2
8110649c:	012044b4 	movhi	r4,33042
811064a0:	212fc904 	addi	r4,r4,-16604
811064a4:	1108be40 	call	81108be4 <printf>

	COMM_WRITE_REG32(0, 0x00000102);
811064a8:	01404084 	movi	r5,258
811064ac:	0009883a 	mov	r4,zero
811064b0:	11067b00 	call	811067b0 <COMM_WRITE_REG32>
	//COMM_WRITE_REG32(0, 0x00000002);

	printf("Windowing Control Reg: %08x \n", COMM_READ_REG32(0));
811064b4:	0009883a 	mov	r4,zero
811064b8:	11068080 	call	81106808 <COMM_READ_REG32>
811064bc:	100b883a 	mov	r5,r2
811064c0:	012044b4 	movhi	r4,33042
811064c4:	212fb904 	addi	r4,r4,-16668
811064c8:	1108be40 	call	81108be4 <printf>
//	default:
//		printf("errou \n");
//		break;
//	}

	printf("esperando \n");
811064cc:	012044b4 	movhi	r4,33042
811064d0:	212fd104 	addi	r4,r4,-16572
811064d4:	1108d000 	call	81108d00 <puts>
	getchar();
811064d8:	d0a00917 	ldw	r2,-32732(gp)
811064dc:	10800117 	ldw	r2,4(r2)
811064e0:	1009883a 	mov	r4,r2
811064e4:	11089e40 	call	811089e4 <getc>
	printf("foi \n");
811064e8:	012044b4 	movhi	r4,33042
811064ec:	212fd404 	addi	r4,r4,-16560
811064f0:	1108d000 	call	81108d00 <puts>

	DDR2_SWITCH_MEMORY(DDR2_M1_ID);
811064f4:	01000044 	movi	r4,1
811064f8:	11041940 	call	81104194 <DDR2_SWITCH_MEMORY>
	alt_u32 Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
811064fc:	e03ff915 	stw	zero,-28(fp)

	alt_u32 *pDDR;
	pDDR = (alt_u32 *) Ddr2Base;
81106500:	e0bff917 	ldw	r2,-28(fp)
81106504:	e0bff515 	stw	r2,-44(fp)
//	pDDR++;
//	printf("add : %u \n", *pDDR);

// buffer: 2176 B -> 544 dwords

	int data_counter = 0;
81106508:	e03ff615 	stw	zero,-40(fp)

	unsigned long data = 1;
8110650c:	00800044 	movi	r2,1
81106510:	e0bff715 	stw	r2,-36(fp)

	pDDR = (alt_u32 *) Ddr2Base;
81106514:	e0bff917 	ldw	r2,-28(fp)
81106518:	e0bff515 	stw	r2,-44(fp)
	for (data_counter = 0; data_counter < 544; data_counter++) {
8110651c:	e03ff615 	stw	zero,-40(fp)
81106520:	00001706 	br	81106580 <main+0x150>
		if (data_counter >= (512 + 1)) {
81106524:	e0bff617 	ldw	r2,-40(fp)
81106528:	10808050 	cmplti	r2,r2,513
8110652c:	1000071e 	bne	r2,zero,8110654c <main+0x11c>
			*pDDR = 0xFFFFFFFF;
81106530:	e0bff517 	ldw	r2,-44(fp)
81106534:	00ffffc4 	movi	r3,-1
81106538:	10c00015 	stw	r3,0(r2)
			pDDR++;
8110653c:	e0bff517 	ldw	r2,-44(fp)
81106540:	10800104 	addi	r2,r2,4
81106544:	e0bff515 	stw	r2,-44(fp)
81106548:	00000a06 	br	81106574 <main+0x144>
		} else {
			*pDDR = 0x55FE23D9;
8110654c:	e0fff517 	ldw	r3,-44(fp)
81106550:	00957fb4 	movhi	r2,22014
81106554:	1088f644 	addi	r2,r2,9177
81106558:	18800015 	stw	r2,0(r3)
			data++;
8110655c:	e0bff717 	ldw	r2,-36(fp)
81106560:	10800044 	addi	r2,r2,1
81106564:	e0bff715 	stw	r2,-36(fp)
			pDDR++;
81106568:	e0bff517 	ldw	r2,-44(fp)
8110656c:	10800104 	addi	r2,r2,4
81106570:	e0bff515 	stw	r2,-44(fp)
	int data_counter = 0;

	unsigned long data = 1;

	pDDR = (alt_u32 *) Ddr2Base;
	for (data_counter = 0; data_counter < 544; data_counter++) {
81106574:	e0bff617 	ldw	r2,-40(fp)
81106578:	10800044 	addi	r2,r2,1
8110657c:	e0bff615 	stw	r2,-40(fp)
81106580:	e0bff617 	ldw	r2,-40(fp)
81106584:	10808810 	cmplti	r2,r2,544
81106588:	103fe61e 	bne	r2,zero,81106524 <__reset+0xfb0e6524>
			pDDR++;
		}
	}

	// Configure DMA
	alt_msgdma_dev *DMADev = NULL;
8110658c:	e03ffe15 	stw	zero,-8(fp)

	if (DMA_OPEN_DEVICE(&DMADev, (char *) DMA_DDR_M1_CSR_NAME) == FALSE) {
81106590:	e0bffe04 	addi	r2,fp,-8
81106594:	016044b4 	movhi	r5,33042
81106598:	296fd604 	addi	r5,r5,-16552
8110659c:	1009883a 	mov	r4,r2
811065a0:	11050000 	call	81105000 <DMA_OPEN_DEVICE>
811065a4:	1000051e 	bne	r2,zero,811065bc <main+0x18c>
		printf("Error Opening DMA Device");
811065a8:	012044b4 	movhi	r4,33042
811065ac:	212fdb04 	addi	r4,r4,-16532
811065b0:	1108be40 	call	81108be4 <printf>
		return FALSE;
811065b4:	0005883a 	mov	r2,zero
811065b8:	00007706 	br	81106798 <main+0x368>
	}

	if (DMA_DISPATCHER_RESET(DMADev, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE) {
811065bc:	e0bffe17 	ldw	r2,-8(fp)
811065c0:	000d883a 	mov	r6,zero
811065c4:	01400044 	movi	r5,1
811065c8:	1009883a 	mov	r4,r2
811065cc:	110520c0 	call	8110520c <DMA_DISPATCHER_RESET>
811065d0:	1000051e 	bne	r2,zero,811065e8 <main+0x1b8>
		printf("Error Reseting Dispatcher");
811065d4:	012044b4 	movhi	r4,33042
811065d8:	212fe204 	addi	r4,r4,-16504
811065dc:	1108be40 	call	81108be4 <printf>
		return FALSE;
811065e0:	0005883a 	mov	r2,zero
811065e4:	00006c06 	br	81106798 <main+0x368>
	}

	alt_u32 control_bits = 0x00000000;
811065e8:	e03ffa15 	stw	zero,-24(fp)

	int TimeStart, TimeElapsed = 0;
811065ec:	e03ffb15 	stw	zero,-20(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
811065f0:	d0a03c17 	ldw	r2,-32528(gp)

	TimeStart = alt_nticks();
811065f4:	e0bffc15 	stw	r2,-16(fp)

	int n = 0;
811065f8:	e03ff815 	stw	zero,-32(fp)

//	while (1) {

		switch (getchar()) {
811065fc:	d0a00917 	ldw	r2,-32732(gp)
81106600:	10800117 	ldw	r2,4(r2)
81106604:	1009883a 	mov	r4,r2
81106608:	11089e40 	call	811089e4 <getc>
8110660c:	10c01b20 	cmpeqi	r3,r2,108
81106610:	1800031e 	bne	r3,zero,81106620 <main+0x1f0>
81106614:	10801ce0 	cmpeqi	r2,r2,115
81106618:	1000081e 	bne	r2,zero,8110663c <main+0x20c>
8110661c:	00002706 	br	811066bc <main+0x28c>
		case 'l':
			printf("liga \n");
81106620:	012044b4 	movhi	r4,33042
81106624:	212fe904 	addi	r4,r4,-16476
81106628:	1108d000 	call	81108d00 <puts>
			COMM_WRITE_REG32(0, 0x00000102);
8110662c:	01404084 	movi	r5,258
81106630:	0009883a 	mov	r4,zero
81106634:	11067b00 	call	811067b0 <COMM_WRITE_REG32>
			break;
81106638:	00002406 	br	811066cc <main+0x29c>

		case 's':
			printf("send \n");
8110663c:	012044b4 	movhi	r4,33042
81106640:	212feb04 	addi	r4,r4,-16468
81106644:	1108d000 	call	81108d00 <puts>

			for (n = 0; n < 16; n++) {
81106648:	e03ff815 	stw	zero,-32(fp)
8110664c:	00001706 	br	811066ac <main+0x27c>
				if (DMA_EXTENDED_SINGLE_TRANSFER(DMADev, (alt_u32) 0x00000000,
81106650:	e0fffe17 	ldw	r3,-8(fp)
81106654:	d8000415 	stw	zero,16(sp)
81106658:	00800044 	movi	r2,1
8110665c:	d8800315 	stw	r2,12(sp)
81106660:	e0bffa17 	ldw	r2,-24(fp)
81106664:	d8800215 	stw	r2,8(sp)
81106668:	00822004 	movi	r2,2176
8110666c:	d8800115 	stw	r2,4(sp)
81106670:	008000b4 	movhi	r2,2
81106674:	10b00004 	addi	r2,r2,-16384
81106678:	d8800015 	stw	r2,0(sp)
8110667c:	01c00044 	movi	r7,1
81106680:	000d883a 	mov	r6,zero
81106684:	000b883a 	mov	r5,zero
81106688:	1809883a 	mov	r4,r3
8110668c:	11055c40 	call	811055c4 <DMA_EXTENDED_SINGLE_TRANSFER>
81106690:	1000031e 	bne	r2,zero,811066a0 <main+0x270>
						(alt_u32) 0x00000000, (alt_u32) 0x00000001,
						(alt_u32) 0x0001C000, 2176, control_bits, DMA_WAIT,
						DMA_DEFAULT_WAIT_PERIOD) == FALSE) {
					printf("Error During DMA Transfer");
81106694:	012044b4 	movhi	r4,33042
81106698:	212fed04 	addi	r4,r4,-16460
8110669c:	1108be40 	call	81108be4 <printf>
			break;

		case 's':
			printf("send \n");

			for (n = 0; n < 16; n++) {
811066a0:	e0bff817 	ldw	r2,-32(fp)
811066a4:	10800044 	addi	r2,r2,1
811066a8:	e0bff815 	stw	r2,-32(fp)
811066ac:	e0bff817 	ldw	r2,-32(fp)
811066b0:	10800410 	cmplti	r2,r2,16
811066b4:	103fe61e 	bne	r2,zero,81106650 <__reset+0xfb0e6650>
						(alt_u32) 0x0001C000, 2176, control_bits, DMA_WAIT,
						DMA_DEFAULT_WAIT_PERIOD) == FALSE) {
					printf("Error During DMA Transfer");
				}
			}
			break;
811066b8:	00000406 	br	811066cc <main+0x29c>

		default:
			printf("errou \n");
811066bc:	012044b4 	movhi	r4,33042
811066c0:	212ff404 	addi	r4,r4,-16432
811066c4:	1108d000 	call	81108d00 <puts>
			break;
811066c8:	0001883a 	nop
		}

	//}

	printf("Windowing Buffer Reg: %08x \n", COMM_READ_REG32(6));
811066cc:	01000184 	movi	r4,6
811066d0:	11068080 	call	81106808 <COMM_READ_REG32>
811066d4:	100b883a 	mov	r5,r2
811066d8:	012044b4 	movhi	r4,33042
811066dc:	212fc904 	addi	r4,r4,-16604
811066e0:	1108be40 	call	81108be4 <printf>
	//getchar();
	printf("passou 1 \n");
811066e4:	012044b4 	movhi	r4,33042
811066e8:	212ff604 	addi	r4,r4,-16424
811066ec:	1108d000 	call	81108d00 <puts>
811066f0:	d0e03c17 	ldw	r3,-32528(gp)

	TimeElapsed = alt_nticks() - TimeStart;
811066f4:	e0bffc17 	ldw	r2,-16(fp)
811066f8:	1885c83a 	sub	r2,r3,r2
811066fc:	e0bffb15 	stw	r2,-20(fp)
	printf("%.3f sec\n", (float) TimeElapsed / (float) alt_ticks_per_second());
81106700:	e13ffb17 	ldw	r4,-20(fp)
81106704:	1107d2c0 	call	81107d2c <__floatsisf>
81106708:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
8110670c:	d0a03b17 	ldw	r2,-32532(gp)
81106710:	1009883a 	mov	r4,r2
81106714:	1107e500 	call	81107e50 <__floatunsisf>
81106718:	1007883a 	mov	r3,r2
8110671c:	180b883a 	mov	r5,r3
81106720:	8009883a 	mov	r4,r16
81106724:	11074f00 	call	811074f0 <__divsf3>
81106728:	1007883a 	mov	r3,r2
8110672c:	1805883a 	mov	r2,r3
81106730:	1009883a 	mov	r4,r2
81106734:	11086580 	call	81108658 <__extendsfdf2>
81106738:	100d883a 	mov	r6,r2
8110673c:	180f883a 	mov	r7,r3
81106740:	300b883a 	mov	r5,r6
81106744:	380d883a 	mov	r6,r7
81106748:	012044b4 	movhi	r4,33042
8110674c:	212ff904 	addi	r4,r4,-16412
81106750:	1108be40 	call	81108be4 <printf>
//printf("%d \n", data);

//if (*pSrc++ != *pDes++){

	//Realiza teste dos LEDS, entra em um loop infinito.
	TestLeds();
81106754:	11068600 	call	81106860 <TestLeds>

	//Teste de transferencia com DMA (M2 -> M1);
	//TestDMA_M2_M1();

	//Acende os leds de status e atualiza a temperatura da FPGA no display de 7 segmentos a cada 1 segundo
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_ALL_MASK);
81106758:	014007f4 	movhi	r5,31
8110675c:	01000044 	movi	r4,1
81106760:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	//FTDI_WRITE_REG(FTDI_BYTE_ENABLE_BURST_REG_OFFSET, 0b00001111);
	//FTDI_WRITE_REG(FTDI_DATA_BURST_REG_OFFSET, 0xF0A0B0C0);

	while (1) {
		TEMP_Read(&tempFPGA, &tempBoard);
81106764:	e0fffd44 	addi	r3,fp,-11
81106768:	e0bffd04 	addi	r2,fp,-12
8110676c:	180b883a 	mov	r5,r3
81106770:	1009883a 	mov	r4,r2
81106774:	1105c5c0 	call	81105c5c <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81106778:	e0bffd03 	ldbu	r2,-12(fp)
8110677c:	10803fcc 	andi	r2,r2,255
81106780:	1009883a 	mov	r4,r2
81106784:	11013b80 	call	811013b8 <SSDP_UPDATE>
		usleep(1000 * 1000);
81106788:	010003f4 	movhi	r4,15
8110678c:	21109004 	addi	r4,r4,16960
81106790:	11158f80 	call	811158f8 <usleep>
		// TESTE EPC - Write
		//ConfigFTDIWrite();
		//WriteCicle();

//DummyWrite();
	}
81106794:	003ff306 	br	81106764 <__reset+0xfb0e6764>

	return 0;
}
81106798:	e6ffff04 	addi	sp,fp,-4
8110679c:	dfc00217 	ldw	ra,8(sp)
811067a0:	df000117 	ldw	fp,4(sp)
811067a4:	dc000017 	ldw	r16,0(sp)
811067a8:	dec00304 	addi	sp,sp,12
811067ac:	f800283a 	ret

811067b0 <COMM_WRITE_REG32>:

void COMM_WRITE_REG32(alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue) {
811067b0:	defffc04 	addi	sp,sp,-16
811067b4:	df000315 	stw	fp,12(sp)
811067b8:	df000304 	addi	fp,sp,12
811067bc:	2005883a 	mov	r2,r4
811067c0:	e17fff15 	stw	r5,-4(fp)
811067c4:	e0bffe05 	stb	r2,-8(fp)
	alt_u32 *pPgenAddr = COMM_PEDREIRO_V1_01_A_BASE;
811067c8:	00a04834 	movhi	r2,33056
811067cc:	108d0004 	addi	r2,r2,13312
811067d0:	e0bffd15 	stw	r2,-12(fp)
	*(pPgenAddr + (alt_u32) uc_RegisterAddress) = (alt_u32) ul_RegisterValue;
811067d4:	e0bffe03 	ldbu	r2,-8(fp)
811067d8:	1085883a 	add	r2,r2,r2
811067dc:	1085883a 	add	r2,r2,r2
811067e0:	1007883a 	mov	r3,r2
811067e4:	e0bffd17 	ldw	r2,-12(fp)
811067e8:	10c5883a 	add	r2,r2,r3
811067ec:	e0ffff17 	ldw	r3,-4(fp)
811067f0:	10c00015 	stw	r3,0(r2)
}
811067f4:	0001883a 	nop
811067f8:	e037883a 	mov	sp,fp
811067fc:	df000017 	ldw	fp,0(sp)
81106800:	dec00104 	addi	sp,sp,4
81106804:	f800283a 	ret

81106808 <COMM_READ_REG32>:

alt_u32 COMM_READ_REG32(alt_u8 uc_RegisterAddress) {
81106808:	defffc04 	addi	sp,sp,-16
8110680c:	df000315 	stw	fp,12(sp)
81106810:	df000304 	addi	fp,sp,12
81106814:	2005883a 	mov	r2,r4
81106818:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 RegisterValue = 0;
8110681c:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 *pPgenAddr = COMM_PEDREIRO_V1_01_A_BASE;
81106820:	00a04834 	movhi	r2,33056
81106824:	108d0004 	addi	r2,r2,13312
81106828:	e0bffe15 	stw	r2,-8(fp)
	RegisterValue = *(pPgenAddr + (alt_u32) uc_RegisterAddress);
8110682c:	e0bfff03 	ldbu	r2,-4(fp)
81106830:	1085883a 	add	r2,r2,r2
81106834:	1085883a 	add	r2,r2,r2
81106838:	1007883a 	mov	r3,r2
8110683c:	e0bffe17 	ldw	r2,-8(fp)
81106840:	10c5883a 	add	r2,r2,r3
81106844:	10800017 	ldw	r2,0(r2)
81106848:	e0bffd15 	stw	r2,-12(fp)
	return RegisterValue;
8110684c:	e0bffd17 	ldw	r2,-12(fp)
}
81106850:	e037883a 	mov	sp,fp
81106854:	df000017 	ldw	fp,0(sp)
81106858:	dec00104 	addi	sp,sp,4
8110685c:	f800283a 	ret

81106860 <TestLeds>:
 usleep(5*1000);
 }
 }
 */

void TestLeds(void) {
81106860:	defffd04 	addi	sp,sp,-12
81106864:	dfc00215 	stw	ra,8(sp)
81106868:	df000115 	stw	fp,4(sp)
8110686c:	df000104 	addi	fp,sp,4
	alt_8 led = 1;
81106870:	00800044 	movi	r2,1
81106874:	e0bfff05 	stb	r2,-4(fp)
	//SSDP_CONFIG(SSDP_TEST_MODE);

	alt_8 tempFPGA = 0;
81106878:	e03fff85 	stb	zero,-2(fp)
	alt_8 tempBoard = 0;
8110687c:	e03fffc5 	stb	zero,-1(fp)

	alt_u8 red = 0;
81106880:	e03fff45 	stb	zero,-3(fp)

	TEMP_Read(&tempFPGA, &tempBoard);
81106884:	e0ffffc4 	addi	r3,fp,-1
81106888:	e0bfff84 	addi	r2,fp,-2
8110688c:	180b883a 	mov	r5,r3
81106890:	1009883a 	mov	r4,r2
81106894:	1105c5c0 	call	81105c5c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81106898:	e0bfff83 	ldbu	r2,-2(fp)
8110689c:	10803fcc 	andi	r2,r2,255
811068a0:	1009883a 	mov	r4,r2
811068a4:	11013b80 	call	811013b8 <SSDP_UPDATE>

	while (1) {
		switch (led) {
811068a8:	e0bfff07 	ldb	r2,-4(fp)
811068ac:	10c00268 	cmpgeui	r3,r2,9
811068b0:	1800ac1e 	bne	r3,zero,81106b64 <TestLeds+0x304>
811068b4:	100690ba 	slli	r3,r2,2
811068b8:	00a04434 	movhi	r2,33040
811068bc:	109a3304 	addi	r2,r2,26828
811068c0:	1885883a 	add	r2,r3,r2
811068c4:	10800017 	ldw	r2,0(r2)
811068c8:	1000683a 	jmp	r2
811068cc:	81106b64 	muli	r4,r16,16813
811068d0:	811068f0 	cmpltui	r4,r16,16803
811068d4:	8110693c 	xorhi	r4,r16,16804
811068d8:	81106988 	cmpgei	r4,r16,16806
811068dc:	811069d4 	ori	r4,r16,16807
811068e0:	81106a20 	cmpeqi	r4,r16,16808
811068e4:	81106a6c 	andhi	r4,r16,16809
811068e8:	81106ab8 	rdprs	r4,r16,16810
811068ec:	81106b04 	addi	r4,r16,16812
		case 1:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_0_MASK);
811068f0:	01400044 	movi	r5,1
811068f4:	01000044 	movi	r4,1
811068f8:	11009b80 	call	811009b8 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_1_MASK);
811068fc:	014000b4 	movhi	r5,2
81106900:	01000044 	movi	r4,1
81106904:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
			if (red) {
81106908:	e0bfff43 	ldbu	r2,-3(fp)
8110690c:	10000426 	beq	r2,zero,81106920 <TestLeds+0xc0>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1R_MASK);
81106910:	01400084 	movi	r5,2
81106914:	01000044 	movi	r4,1
81106918:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
8110691c:	00000306 	br	8110692c <TestLeds+0xcc>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1G_MASK);
81106920:	01400044 	movi	r5,1
81106924:	01000044 	movi	r4,1
81106928:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
			}
			led++;
8110692c:	e0bfff03 	ldbu	r2,-4(fp)
81106930:	10800044 	addi	r2,r2,1
81106934:	e0bfff05 	stb	r2,-4(fp)
			break;
81106938:	00008b06 	br	81106b68 <TestLeds+0x308>
		case 2:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_1_MASK);
8110693c:	01400084 	movi	r5,2
81106940:	01000044 	movi	r4,1
81106944:	11009b80 	call	811009b8 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_2_MASK);
81106948:	01400134 	movhi	r5,4
8110694c:	01000044 	movi	r4,1
81106950:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
			if (red) {
81106954:	e0bfff43 	ldbu	r2,-3(fp)
81106958:	10000426 	beq	r2,zero,8110696c <TestLeds+0x10c>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_2R_MASK);
8110695c:	01400204 	movi	r5,8
81106960:	01000044 	movi	r4,1
81106964:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
81106968:	00000306 	br	81106978 <TestLeds+0x118>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_2G_MASK);
8110696c:	01400104 	movi	r5,4
81106970:	01000044 	movi	r4,1
81106974:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
			}
			led++;
81106978:	e0bfff03 	ldbu	r2,-4(fp)
8110697c:	10800044 	addi	r2,r2,1
81106980:	e0bfff05 	stb	r2,-4(fp)
			break;
81106984:	00007806 	br	81106b68 <TestLeds+0x308>
		case 3:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_2_MASK);
81106988:	01400104 	movi	r5,4
8110698c:	01000044 	movi	r4,1
81106990:	11009b80 	call	811009b8 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_3_MASK);
81106994:	01400234 	movhi	r5,8
81106998:	01000044 	movi	r4,1
8110699c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
			if (red) {
811069a0:	e0bfff43 	ldbu	r2,-3(fp)
811069a4:	10000426 	beq	r2,zero,811069b8 <TestLeds+0x158>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_3R_MASK);
811069a8:	01400804 	movi	r5,32
811069ac:	01000044 	movi	r4,1
811069b0:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
811069b4:	00000306 	br	811069c4 <TestLeds+0x164>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_3G_MASK);
811069b8:	01400404 	movi	r5,16
811069bc:	01000044 	movi	r4,1
811069c0:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
			}
			led++;
811069c4:	e0bfff03 	ldbu	r2,-4(fp)
811069c8:	10800044 	addi	r2,r2,1
811069cc:	e0bfff05 	stb	r2,-4(fp)
			break;
811069d0:	00006506 	br	81106b68 <TestLeds+0x308>
		case 4:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_3_MASK);
811069d4:	01400204 	movi	r5,8
811069d8:	01000044 	movi	r4,1
811069dc:	11009b80 	call	811009b8 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_4_MASK);
811069e0:	01400434 	movhi	r5,16
811069e4:	01000044 	movi	r4,1
811069e8:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
			if (red) {
811069ec:	e0bfff43 	ldbu	r2,-3(fp)
811069f0:	10000426 	beq	r2,zero,81106a04 <TestLeds+0x1a4>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_4R_MASK);
811069f4:	01402004 	movi	r5,128
811069f8:	01000044 	movi	r4,1
811069fc:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
81106a00:	00000306 	br	81106a10 <TestLeds+0x1b0>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_4G_MASK);
81106a04:	01401004 	movi	r5,64
81106a08:	01000044 	movi	r4,1
81106a0c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
			}
			led++;
81106a10:	e0bfff03 	ldbu	r2,-4(fp)
81106a14:	10800044 	addi	r2,r2,1
81106a18:	e0bfff05 	stb	r2,-4(fp)
			break;
81106a1c:	00005206 	br	81106b68 <TestLeds+0x308>
		case 5:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_4_MASK);
81106a20:	01400404 	movi	r5,16
81106a24:	01000044 	movi	r4,1
81106a28:	11009b80 	call	811009b8 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_1_MASK);
81106a2c:	014000b4 	movhi	r5,2
81106a30:	01000044 	movi	r4,1
81106a34:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
			if (red) {
81106a38:	e0bfff43 	ldbu	r2,-3(fp)
81106a3c:	10000426 	beq	r2,zero,81106a50 <TestLeds+0x1f0>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_5R_MASK);
81106a40:	01408004 	movi	r5,512
81106a44:	01000044 	movi	r4,1
81106a48:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
81106a4c:	00000306 	br	81106a5c <TestLeds+0x1fc>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_5G_MASK);
81106a50:	01404004 	movi	r5,256
81106a54:	01000044 	movi	r4,1
81106a58:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
			}
			led++;
81106a5c:	e0bfff03 	ldbu	r2,-4(fp)
81106a60:	10800044 	addi	r2,r2,1
81106a64:	e0bfff05 	stb	r2,-4(fp)
			break;
81106a68:	00003f06 	br	81106b68 <TestLeds+0x308>
		case 6:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_5_MASK);
81106a6c:	01400804 	movi	r5,32
81106a70:	01000044 	movi	r4,1
81106a74:	11009b80 	call	811009b8 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_2_MASK);
81106a78:	01400134 	movhi	r5,4
81106a7c:	01000044 	movi	r4,1
81106a80:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
			if (red) {
81106a84:	e0bfff43 	ldbu	r2,-3(fp)
81106a88:	10000426 	beq	r2,zero,81106a9c <TestLeds+0x23c>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_6R_MASK);
81106a8c:	01420004 	movi	r5,2048
81106a90:	01000044 	movi	r4,1
81106a94:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
81106a98:	00000306 	br	81106aa8 <TestLeds+0x248>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_6G_MASK);
81106a9c:	01410004 	movi	r5,1024
81106aa0:	01000044 	movi	r4,1
81106aa4:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
			}
			led++;
81106aa8:	e0bfff03 	ldbu	r2,-4(fp)
81106aac:	10800044 	addi	r2,r2,1
81106ab0:	e0bfff05 	stb	r2,-4(fp)
			break;
81106ab4:	00002c06 	br	81106b68 <TestLeds+0x308>
		case 7:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_6_MASK);
81106ab8:	01401004 	movi	r5,64
81106abc:	01000044 	movi	r4,1
81106ac0:	11009b80 	call	811009b8 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_3_MASK);
81106ac4:	01400234 	movhi	r5,8
81106ac8:	01000044 	movi	r4,1
81106acc:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
			if (red) {
81106ad0:	e0bfff43 	ldbu	r2,-3(fp)
81106ad4:	10000426 	beq	r2,zero,81106ae8 <TestLeds+0x288>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_7R_MASK);
81106ad8:	01480004 	movi	r5,8192
81106adc:	01000044 	movi	r4,1
81106ae0:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
81106ae4:	00000306 	br	81106af4 <TestLeds+0x294>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_7G_MASK);
81106ae8:	01440004 	movi	r5,4096
81106aec:	01000044 	movi	r4,1
81106af0:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
			}
			led++;
81106af4:	e0bfff03 	ldbu	r2,-4(fp)
81106af8:	10800044 	addi	r2,r2,1
81106afc:	e0bfff05 	stb	r2,-4(fp)
			break;
81106b00:	00001906 	br	81106b68 <TestLeds+0x308>
		case 8:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_7_MASK);
81106b04:	01402004 	movi	r5,128
81106b08:	01000044 	movi	r4,1
81106b0c:	11009b80 	call	811009b8 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_4_MASK);
81106b10:	01400434 	movhi	r5,16
81106b14:	01000044 	movi	r4,1
81106b18:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
			if (red) {
81106b1c:	e0bfff43 	ldbu	r2,-3(fp)
81106b20:	10000426 	beq	r2,zero,81106b34 <TestLeds+0x2d4>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8R_MASK);
81106b24:	01600014 	movui	r5,32768
81106b28:	01000044 	movi	r4,1
81106b2c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
81106b30:	00000306 	br	81106b40 <TestLeds+0x2e0>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8G_MASK);
81106b34:	01500004 	movi	r5,16384
81106b38:	01000044 	movi	r4,1
81106b3c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
			}
			led = 1;
81106b40:	00800044 	movi	r2,1
81106b44:	e0bfff05 	stb	r2,-4(fp)
			if (red) {
81106b48:	e0bfff43 	ldbu	r2,-3(fp)
81106b4c:	10000226 	beq	r2,zero,81106b58 <TestLeds+0x2f8>
				red = 0;
81106b50:	e03fff45 	stb	zero,-3(fp)
			} else {
				red = 1;
			}
			break;
81106b54:	00000406 	br	81106b68 <TestLeds+0x308>
			}
			led = 1;
			if (red) {
				red = 0;
			} else {
				red = 1;
81106b58:	00800044 	movi	r2,1
81106b5c:	e0bfff45 	stb	r2,-3(fp)
			}
			break;
81106b60:	00000106 	br	81106b68 <TestLeds+0x308>
		default:
			led = 0;
81106b64:	e03fff05 	stb	zero,-4(fp)
		}

		usleep(1000 * 1000);
81106b68:	010003f4 	movhi	r4,15
81106b6c:	21109004 	addi	r4,r4,16960
81106b70:	11158f80 	call	811158f8 <usleep>

		LEDS_BOARD_DRIVE(LEDS_OFF, LEDS_BOARD_ALL_MASK);
81106b74:	01403fc4 	movi	r5,255
81106b78:	0009883a 	mov	r4,zero
81106b7c:	11009b80 	call	811009b8 <LEDS_BOARD_DRIVE>
		LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_ALL_MASK);
81106b80:	014007f4 	movhi	r5,31
81106b84:	0009883a 	mov	r4,zero
81106b88:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
		LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_GR_ALL_MASK);
81106b8c:	017fffd4 	movui	r5,65535
81106b90:	0009883a 	mov	r4,zero
81106b94:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

		TEMP_Read(&tempFPGA, &tempBoard);
81106b98:	e0ffffc4 	addi	r3,fp,-1
81106b9c:	e0bfff84 	addi	r2,fp,-2
81106ba0:	180b883a 	mov	r5,r3
81106ba4:	1009883a 	mov	r4,r2
81106ba8:	1105c5c0 	call	81105c5c <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81106bac:	e0bfff83 	ldbu	r2,-2(fp)
81106bb0:	10803fcc 	andi	r2,r2,255
81106bb4:	1009883a 	mov	r4,r2
81106bb8:	11013b80 	call	811013b8 <SSDP_UPDATE>

	}
81106bbc:	003f3a06 	br	811068a8 <__reset+0xfb0e68a8>

81106bc0 <TestDMA_M1_M2>:
}

bool TestDMA_M1_M2(void) {
81106bc0:	deffd404 	addi	sp,sp,-176
81106bc4:	dfc02b15 	stw	ra,172(sp)
81106bc8:	df002a15 	stw	fp,168(sp)
81106bcc:	dc002915 	stw	r16,164(sp)
81106bd0:	df002a04 	addi	fp,sp,168

	alt_msgdma_dev *DMADev = NULL;
81106bd4:	e03fde15 	stw	zero,-136(fp)

	if (DMA_OPEN_DEVICE(&DMADev, (char *) DMA_DDR_M1_CSR_BASE) == FALSE) {
81106bd8:	e0bfde04 	addi	r2,fp,-136
81106bdc:	01604834 	movhi	r5,33056
81106be0:	294f3804 	addi	r5,r5,15584
81106be4:	1009883a 	mov	r4,r2
81106be8:	11050000 	call	81105000 <DMA_OPEN_DEVICE>
81106bec:	1000051e 	bne	r2,zero,81106c04 <TestDMA_M1_M2+0x44>
		printf("Error Opening DMA Device");
81106bf0:	012044b4 	movhi	r4,33042
81106bf4:	212fdb04 	addi	r4,r4,-16532
81106bf8:	1108be40 	call	81108be4 <printf>
		return FALSE;
81106bfc:	0005883a 	mov	r2,zero
81106c00:	0000cd06 	br	81106f38 <TestDMA_M1_M2+0x378>
	}

	if (DMA_DISPATCHER_RESET(DMADev, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE) {
81106c04:	e0bfde17 	ldw	r2,-136(fp)
81106c08:	000d883a 	mov	r6,zero
81106c0c:	01400044 	movi	r5,1
81106c10:	1009883a 	mov	r4,r2
81106c14:	110520c0 	call	8110520c <DMA_DISPATCHER_RESET>
81106c18:	1000051e 	bne	r2,zero,81106c30 <TestDMA_M1_M2+0x70>
		printf("Error Reseting Dispatcher");
81106c1c:	012044b4 	movhi	r4,33042
81106c20:	212fe204 	addi	r4,r4,-16504
81106c24:	1108be40 	call	81108be4 <printf>
		return FALSE;
81106c28:	0005883a 	mov	r2,zero
81106c2c:	0000c206 	br	81106f38 <TestDMA_M1_M2+0x378>
	}

	alt_u32 control_bits = 0x00000000;
81106c30:	e03fda15 	stw	zero,-152(fp)

	const alt_u32 step = DDR2_M1_MEMORY_SIZE / 16;
81106c34:	00820034 	movhi	r2,2048
81106c38:	e0bfdb15 	stw	r2,-148(fp)
	alt_u32 read_addr_arr[16];
	read_addr_arr[0] = DDR2_M1_MEMORY_BASE;
81106c3c:	e03fdf15 	stw	zero,-132(fp)
	read_addr_arr[1] = read_addr_arr[0] + step;
81106c40:	e0ffdf17 	ldw	r3,-132(fp)
81106c44:	e0bfdb17 	ldw	r2,-148(fp)
81106c48:	1885883a 	add	r2,r3,r2
81106c4c:	e0bfe015 	stw	r2,-128(fp)
	read_addr_arr[2] = read_addr_arr[1] + step;
81106c50:	e0ffe017 	ldw	r3,-128(fp)
81106c54:	e0bfdb17 	ldw	r2,-148(fp)
81106c58:	1885883a 	add	r2,r3,r2
81106c5c:	e0bfe115 	stw	r2,-124(fp)
	read_addr_arr[3] = read_addr_arr[2] + step;
81106c60:	e0ffe117 	ldw	r3,-124(fp)
81106c64:	e0bfdb17 	ldw	r2,-148(fp)
81106c68:	1885883a 	add	r2,r3,r2
81106c6c:	e0bfe215 	stw	r2,-120(fp)
	read_addr_arr[4] = read_addr_arr[3] + step;
81106c70:	e0ffe217 	ldw	r3,-120(fp)
81106c74:	e0bfdb17 	ldw	r2,-148(fp)
81106c78:	1885883a 	add	r2,r3,r2
81106c7c:	e0bfe315 	stw	r2,-116(fp)
	read_addr_arr[5] = read_addr_arr[4] + step;
81106c80:	e0ffe317 	ldw	r3,-116(fp)
81106c84:	e0bfdb17 	ldw	r2,-148(fp)
81106c88:	1885883a 	add	r2,r3,r2
81106c8c:	e0bfe415 	stw	r2,-112(fp)
	read_addr_arr[6] = read_addr_arr[5] + step;
81106c90:	e0ffe417 	ldw	r3,-112(fp)
81106c94:	e0bfdb17 	ldw	r2,-148(fp)
81106c98:	1885883a 	add	r2,r3,r2
81106c9c:	e0bfe515 	stw	r2,-108(fp)
	read_addr_arr[7] = read_addr_arr[6] + step;
81106ca0:	e0ffe517 	ldw	r3,-108(fp)
81106ca4:	e0bfdb17 	ldw	r2,-148(fp)
81106ca8:	1885883a 	add	r2,r3,r2
81106cac:	e0bfe615 	stw	r2,-104(fp)
	read_addr_arr[8] = read_addr_arr[7] + step;
81106cb0:	e0ffe617 	ldw	r3,-104(fp)
81106cb4:	e0bfdb17 	ldw	r2,-148(fp)
81106cb8:	1885883a 	add	r2,r3,r2
81106cbc:	e0bfe715 	stw	r2,-100(fp)
	read_addr_arr[9] = read_addr_arr[8] + step;
81106cc0:	e0ffe717 	ldw	r3,-100(fp)
81106cc4:	e0bfdb17 	ldw	r2,-148(fp)
81106cc8:	1885883a 	add	r2,r3,r2
81106ccc:	e0bfe815 	stw	r2,-96(fp)
	read_addr_arr[10] = read_addr_arr[9] + step;
81106cd0:	e0ffe817 	ldw	r3,-96(fp)
81106cd4:	e0bfdb17 	ldw	r2,-148(fp)
81106cd8:	1885883a 	add	r2,r3,r2
81106cdc:	e0bfe915 	stw	r2,-92(fp)
	read_addr_arr[11] = read_addr_arr[10] + step;
81106ce0:	e0ffe917 	ldw	r3,-92(fp)
81106ce4:	e0bfdb17 	ldw	r2,-148(fp)
81106ce8:	1885883a 	add	r2,r3,r2
81106cec:	e0bfea15 	stw	r2,-88(fp)
	read_addr_arr[12] = read_addr_arr[11] + step;
81106cf0:	e0ffea17 	ldw	r3,-88(fp)
81106cf4:	e0bfdb17 	ldw	r2,-148(fp)
81106cf8:	1885883a 	add	r2,r3,r2
81106cfc:	e0bfeb15 	stw	r2,-84(fp)
	read_addr_arr[13] = read_addr_arr[12] + step;
81106d00:	e0ffeb17 	ldw	r3,-84(fp)
81106d04:	e0bfdb17 	ldw	r2,-148(fp)
81106d08:	1885883a 	add	r2,r3,r2
81106d0c:	e0bfec15 	stw	r2,-80(fp)
	read_addr_arr[14] = read_addr_arr[13] + step;
81106d10:	e0ffec17 	ldw	r3,-80(fp)
81106d14:	e0bfdb17 	ldw	r2,-148(fp)
81106d18:	1885883a 	add	r2,r3,r2
81106d1c:	e0bfed15 	stw	r2,-76(fp)
	read_addr_arr[15] = read_addr_arr[14] + step;
81106d20:	e0ffed17 	ldw	r3,-76(fp)
81106d24:	e0bfdb17 	ldw	r2,-148(fp)
81106d28:	1885883a 	add	r2,r3,r2
81106d2c:	e0bfee15 	stw	r2,-72(fp)

	alt_u32 write_addr_arr[16];
	write_addr_arr[0] = DDR2_M2_MEMORY_BASE;
81106d30:	00a00034 	movhi	r2,32768
81106d34:	e0bfef15 	stw	r2,-68(fp)
	write_addr_arr[1] = write_addr_arr[0] + step;
81106d38:	e0ffef17 	ldw	r3,-68(fp)
81106d3c:	e0bfdb17 	ldw	r2,-148(fp)
81106d40:	1885883a 	add	r2,r3,r2
81106d44:	e0bff015 	stw	r2,-64(fp)
	write_addr_arr[2] = write_addr_arr[1] + step;
81106d48:	e0fff017 	ldw	r3,-64(fp)
81106d4c:	e0bfdb17 	ldw	r2,-148(fp)
81106d50:	1885883a 	add	r2,r3,r2
81106d54:	e0bff115 	stw	r2,-60(fp)
	write_addr_arr[3] = write_addr_arr[2] + step;
81106d58:	e0fff117 	ldw	r3,-60(fp)
81106d5c:	e0bfdb17 	ldw	r2,-148(fp)
81106d60:	1885883a 	add	r2,r3,r2
81106d64:	e0bff215 	stw	r2,-56(fp)
	write_addr_arr[4] = write_addr_arr[3] + step;
81106d68:	e0fff217 	ldw	r3,-56(fp)
81106d6c:	e0bfdb17 	ldw	r2,-148(fp)
81106d70:	1885883a 	add	r2,r3,r2
81106d74:	e0bff315 	stw	r2,-52(fp)
	write_addr_arr[5] = write_addr_arr[4] + step;
81106d78:	e0fff317 	ldw	r3,-52(fp)
81106d7c:	e0bfdb17 	ldw	r2,-148(fp)
81106d80:	1885883a 	add	r2,r3,r2
81106d84:	e0bff415 	stw	r2,-48(fp)
	write_addr_arr[6] = write_addr_arr[5] + step;
81106d88:	e0fff417 	ldw	r3,-48(fp)
81106d8c:	e0bfdb17 	ldw	r2,-148(fp)
81106d90:	1885883a 	add	r2,r3,r2
81106d94:	e0bff515 	stw	r2,-44(fp)
	write_addr_arr[7] = write_addr_arr[6] + step;
81106d98:	e0fff517 	ldw	r3,-44(fp)
81106d9c:	e0bfdb17 	ldw	r2,-148(fp)
81106da0:	1885883a 	add	r2,r3,r2
81106da4:	e0bff615 	stw	r2,-40(fp)
	write_addr_arr[8] = write_addr_arr[7] + step;
81106da8:	e0fff617 	ldw	r3,-40(fp)
81106dac:	e0bfdb17 	ldw	r2,-148(fp)
81106db0:	1885883a 	add	r2,r3,r2
81106db4:	e0bff715 	stw	r2,-36(fp)
	write_addr_arr[9] = write_addr_arr[8] + step;
81106db8:	e0fff717 	ldw	r3,-36(fp)
81106dbc:	e0bfdb17 	ldw	r2,-148(fp)
81106dc0:	1885883a 	add	r2,r3,r2
81106dc4:	e0bff815 	stw	r2,-32(fp)
	write_addr_arr[10] = write_addr_arr[9] + step;
81106dc8:	e0fff817 	ldw	r3,-32(fp)
81106dcc:	e0bfdb17 	ldw	r2,-148(fp)
81106dd0:	1885883a 	add	r2,r3,r2
81106dd4:	e0bff915 	stw	r2,-28(fp)
	write_addr_arr[11] = write_addr_arr[10] + step;
81106dd8:	e0fff917 	ldw	r3,-28(fp)
81106ddc:	e0bfdb17 	ldw	r2,-148(fp)
81106de0:	1885883a 	add	r2,r3,r2
81106de4:	e0bffa15 	stw	r2,-24(fp)
	write_addr_arr[12] = write_addr_arr[11] + step;
81106de8:	e0fffa17 	ldw	r3,-24(fp)
81106dec:	e0bfdb17 	ldw	r2,-148(fp)
81106df0:	1885883a 	add	r2,r3,r2
81106df4:	e0bffb15 	stw	r2,-20(fp)
	write_addr_arr[13] = write_addr_arr[12] + step;
81106df8:	e0fffb17 	ldw	r3,-20(fp)
81106dfc:	e0bfdb17 	ldw	r2,-148(fp)
81106e00:	1885883a 	add	r2,r3,r2
81106e04:	e0bffc15 	stw	r2,-16(fp)
	write_addr_arr[14] = write_addr_arr[13] + step;
81106e08:	e0fffc17 	ldw	r3,-16(fp)
81106e0c:	e0bfdb17 	ldw	r2,-148(fp)
81106e10:	1885883a 	add	r2,r3,r2
81106e14:	e0bffd15 	stw	r2,-12(fp)
	write_addr_arr[15] = write_addr_arr[14] + step;
81106e18:	e0fffd17 	ldw	r3,-12(fp)
81106e1c:	e0bfdb17 	ldw	r2,-148(fp)
81106e20:	1885883a 	add	r2,r3,r2
81106e24:	e0bffe15 	stw	r2,-8(fp)

	DDR2_MEMORY_RANDOM_WRITE_TEST(DDR2_M1_ID, DDR2_VERBOSE, DDR2_TIME);
81106e28:	01800044 	movi	r6,1
81106e2c:	01400044 	movi	r5,1
81106e30:	01000044 	movi	r4,1
81106e34:	11049d80 	call	811049d8 <DDR2_MEMORY_RANDOM_WRITE_TEST>

	int TimeStart, TimeElapsed = 0;
81106e38:	e03fdc15 	stw	zero,-144(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81106e3c:	d0a03c17 	ldw	r2,-32528(gp)

	TimeStart = alt_nticks();
81106e40:	e0bfdd15 	stw	r2,-140(fp)
	if (DMA_MULTIPLE_TRANSFER(DMADev, read_addr_arr, write_addr_arr, 16, step,
81106e44:	e0ffde17 	ldw	r3,-136(fp)
81106e48:	e17fef04 	addi	r5,fp,-68
81106e4c:	e13fdf04 	addi	r4,fp,-132
81106e50:	d8000315 	stw	zero,12(sp)
81106e54:	00800044 	movi	r2,1
81106e58:	d8800215 	stw	r2,8(sp)
81106e5c:	e0bfda17 	ldw	r2,-152(fp)
81106e60:	d8800115 	stw	r2,4(sp)
81106e64:	e0bfdb17 	ldw	r2,-148(fp)
81106e68:	d8800015 	stw	r2,0(sp)
81106e6c:	01c00404 	movi	r7,16
81106e70:	280d883a 	mov	r6,r5
81106e74:	200b883a 	mov	r5,r4
81106e78:	1809883a 	mov	r4,r3
81106e7c:	11053b80 	call	811053b8 <DMA_MULTIPLE_TRANSFER>
81106e80:	1000051e 	bne	r2,zero,81106e98 <TestDMA_M1_M2+0x2d8>
			control_bits, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE) {
		printf("Error During DMA Transfer");
81106e84:	012044b4 	movhi	r4,33042
81106e88:	212fed04 	addi	r4,r4,-16460
81106e8c:	1108be40 	call	81108be4 <printf>
		return FALSE;
81106e90:	0005883a 	mov	r2,zero
81106e94:	00002806 	br	81106f38 <TestDMA_M1_M2+0x378>
81106e98:	d0e03c17 	ldw	r3,-32528(gp)
	}
	TimeElapsed = alt_nticks() - TimeStart;
81106e9c:	e0bfdd17 	ldw	r2,-140(fp)
81106ea0:	1885c83a 	sub	r2,r3,r2
81106ea4:	e0bfdc15 	stw	r2,-144(fp)
	printf("%.3f sec\n", (float) TimeElapsed / (float) alt_ticks_per_second());
81106ea8:	e13fdc17 	ldw	r4,-144(fp)
81106eac:	1107d2c0 	call	81107d2c <__floatsisf>
81106eb0:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81106eb4:	d0a03b17 	ldw	r2,-32532(gp)
81106eb8:	1009883a 	mov	r4,r2
81106ebc:	1107e500 	call	81107e50 <__floatunsisf>
81106ec0:	1007883a 	mov	r3,r2
81106ec4:	180b883a 	mov	r5,r3
81106ec8:	8009883a 	mov	r4,r16
81106ecc:	11074f00 	call	811074f0 <__divsf3>
81106ed0:	1007883a 	mov	r3,r2
81106ed4:	1805883a 	mov	r2,r3
81106ed8:	1009883a 	mov	r4,r2
81106edc:	11086580 	call	81108658 <__extendsfdf2>
81106ee0:	100d883a 	mov	r6,r2
81106ee4:	180f883a 	mov	r7,r3
81106ee8:	300b883a 	mov	r5,r6
81106eec:	380d883a 	mov	r6,r7
81106ef0:	012044b4 	movhi	r4,33042
81106ef4:	212ff904 	addi	r4,r4,-16412
81106ef8:	1108be40 	call	81108be4 <printf>

	if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M2_ID, DDR2_VERBOSE,
81106efc:	01800044 	movi	r6,1
81106f00:	01400044 	movi	r5,1
81106f04:	01000084 	movi	r4,2
81106f08:	1104cb80 	call	81104cb8 <DDR2_MEMORY_RANDOM_READ_TEST>
81106f0c:	10800058 	cmpnei	r2,r2,1
81106f10:	1000051e 	bne	r2,zero,81106f28 <TestDMA_M1_M2+0x368>
	DDR2_TIME) == TRUE) {
		printf("Transfer executed correctly\n");
81106f14:	012044b4 	movhi	r4,33042
81106f18:	212ffc04 	addi	r4,r4,-16400
81106f1c:	1108d000 	call	81108d00 <puts>
	} else {
		printf("Transfer failed\n");
		return FALSE;
	}

	return TRUE;
81106f20:	00800044 	movi	r2,1
81106f24:	00000406 	br	81106f38 <TestDMA_M1_M2+0x378>

	if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M2_ID, DDR2_VERBOSE,
	DDR2_TIME) == TRUE) {
		printf("Transfer executed correctly\n");
	} else {
		printf("Transfer failed\n");
81106f28:	012044b4 	movhi	r4,33042
81106f2c:	21300304 	addi	r4,r4,-16372
81106f30:	1108d000 	call	81108d00 <puts>
		return FALSE;
81106f34:	0005883a 	mov	r2,zero
	}

	return TRUE;
}
81106f38:	e6ffff04 	addi	sp,fp,-4
81106f3c:	dfc00217 	ldw	ra,8(sp)
81106f40:	df000117 	ldw	fp,4(sp)
81106f44:	dc000017 	ldw	r16,0(sp)
81106f48:	dec00304 	addi	sp,sp,12
81106f4c:	f800283a 	ret

81106f50 <TestDMA_M2_M1>:

bool TestDMA_M2_M1(void) {
81106f50:	deffd404 	addi	sp,sp,-176
81106f54:	dfc02b15 	stw	ra,172(sp)
81106f58:	df002a15 	stw	fp,168(sp)
81106f5c:	dc002915 	stw	r16,164(sp)
81106f60:	df002a04 	addi	fp,sp,168

	alt_msgdma_dev *DMADev = NULL;
81106f64:	e03fde15 	stw	zero,-136(fp)

	if (DMA_OPEN_DEVICE(&DMADev, (char *) DMA_DDR_M1_CSR_NAME) == FALSE) {
81106f68:	e0bfde04 	addi	r2,fp,-136
81106f6c:	016044b4 	movhi	r5,33042
81106f70:	296fd604 	addi	r5,r5,-16552
81106f74:	1009883a 	mov	r4,r2
81106f78:	11050000 	call	81105000 <DMA_OPEN_DEVICE>
81106f7c:	1000051e 	bne	r2,zero,81106f94 <TestDMA_M2_M1+0x44>
		printf("Error Opening DMA Device");
81106f80:	012044b4 	movhi	r4,33042
81106f84:	212fdb04 	addi	r4,r4,-16532
81106f88:	1108be40 	call	81108be4 <printf>
		return FALSE;
81106f8c:	0005883a 	mov	r2,zero
81106f90:	0000cd06 	br	811072c8 <TestDMA_M2_M1+0x378>
	}

	if (DMA_DISPATCHER_RESET(DMADev, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE) {
81106f94:	e0bfde17 	ldw	r2,-136(fp)
81106f98:	000d883a 	mov	r6,zero
81106f9c:	01400044 	movi	r5,1
81106fa0:	1009883a 	mov	r4,r2
81106fa4:	110520c0 	call	8110520c <DMA_DISPATCHER_RESET>
81106fa8:	1000051e 	bne	r2,zero,81106fc0 <TestDMA_M2_M1+0x70>
		printf("Error Reseting Dispatcher");
81106fac:	012044b4 	movhi	r4,33042
81106fb0:	212fe204 	addi	r4,r4,-16504
81106fb4:	1108be40 	call	81108be4 <printf>
		return FALSE;
81106fb8:	0005883a 	mov	r2,zero
81106fbc:	0000c206 	br	811072c8 <TestDMA_M2_M1+0x378>
	}

	alt_u32 control_bits = 0x00000000;
81106fc0:	e03fda15 	stw	zero,-152(fp)

	const alt_u32 step = DDR2_M2_MEMORY_SIZE / 16;
81106fc4:	00820034 	movhi	r2,2048
81106fc8:	e0bfdb15 	stw	r2,-148(fp)
	alt_u32 read_addr_arr[16];
	read_addr_arr[0] = DDR2_M2_MEMORY_BASE;
81106fcc:	00a00034 	movhi	r2,32768
81106fd0:	e0bfdf15 	stw	r2,-132(fp)
	read_addr_arr[1] = read_addr_arr[0] + step;
81106fd4:	e0ffdf17 	ldw	r3,-132(fp)
81106fd8:	e0bfdb17 	ldw	r2,-148(fp)
81106fdc:	1885883a 	add	r2,r3,r2
81106fe0:	e0bfe015 	stw	r2,-128(fp)
	read_addr_arr[2] = read_addr_arr[1] + step;
81106fe4:	e0ffe017 	ldw	r3,-128(fp)
81106fe8:	e0bfdb17 	ldw	r2,-148(fp)
81106fec:	1885883a 	add	r2,r3,r2
81106ff0:	e0bfe115 	stw	r2,-124(fp)
	read_addr_arr[3] = read_addr_arr[2] + step;
81106ff4:	e0ffe117 	ldw	r3,-124(fp)
81106ff8:	e0bfdb17 	ldw	r2,-148(fp)
81106ffc:	1885883a 	add	r2,r3,r2
81107000:	e0bfe215 	stw	r2,-120(fp)
	read_addr_arr[4] = read_addr_arr[3] + step;
81107004:	e0ffe217 	ldw	r3,-120(fp)
81107008:	e0bfdb17 	ldw	r2,-148(fp)
8110700c:	1885883a 	add	r2,r3,r2
81107010:	e0bfe315 	stw	r2,-116(fp)
	read_addr_arr[5] = read_addr_arr[4] + step;
81107014:	e0ffe317 	ldw	r3,-116(fp)
81107018:	e0bfdb17 	ldw	r2,-148(fp)
8110701c:	1885883a 	add	r2,r3,r2
81107020:	e0bfe415 	stw	r2,-112(fp)
	read_addr_arr[6] = read_addr_arr[5] + step;
81107024:	e0ffe417 	ldw	r3,-112(fp)
81107028:	e0bfdb17 	ldw	r2,-148(fp)
8110702c:	1885883a 	add	r2,r3,r2
81107030:	e0bfe515 	stw	r2,-108(fp)
	read_addr_arr[7] = read_addr_arr[6] + step;
81107034:	e0ffe517 	ldw	r3,-108(fp)
81107038:	e0bfdb17 	ldw	r2,-148(fp)
8110703c:	1885883a 	add	r2,r3,r2
81107040:	e0bfe615 	stw	r2,-104(fp)
	read_addr_arr[8] = read_addr_arr[7] + step;
81107044:	e0ffe617 	ldw	r3,-104(fp)
81107048:	e0bfdb17 	ldw	r2,-148(fp)
8110704c:	1885883a 	add	r2,r3,r2
81107050:	e0bfe715 	stw	r2,-100(fp)
	read_addr_arr[9] = read_addr_arr[8] + step;
81107054:	e0ffe717 	ldw	r3,-100(fp)
81107058:	e0bfdb17 	ldw	r2,-148(fp)
8110705c:	1885883a 	add	r2,r3,r2
81107060:	e0bfe815 	stw	r2,-96(fp)
	read_addr_arr[10] = read_addr_arr[9] + step;
81107064:	e0ffe817 	ldw	r3,-96(fp)
81107068:	e0bfdb17 	ldw	r2,-148(fp)
8110706c:	1885883a 	add	r2,r3,r2
81107070:	e0bfe915 	stw	r2,-92(fp)
	read_addr_arr[11] = read_addr_arr[10] + step;
81107074:	e0ffe917 	ldw	r3,-92(fp)
81107078:	e0bfdb17 	ldw	r2,-148(fp)
8110707c:	1885883a 	add	r2,r3,r2
81107080:	e0bfea15 	stw	r2,-88(fp)
	read_addr_arr[12] = read_addr_arr[11] + step;
81107084:	e0ffea17 	ldw	r3,-88(fp)
81107088:	e0bfdb17 	ldw	r2,-148(fp)
8110708c:	1885883a 	add	r2,r3,r2
81107090:	e0bfeb15 	stw	r2,-84(fp)
	read_addr_arr[13] = read_addr_arr[12] + step;
81107094:	e0ffeb17 	ldw	r3,-84(fp)
81107098:	e0bfdb17 	ldw	r2,-148(fp)
8110709c:	1885883a 	add	r2,r3,r2
811070a0:	e0bfec15 	stw	r2,-80(fp)
	read_addr_arr[14] = read_addr_arr[13] + step;
811070a4:	e0ffec17 	ldw	r3,-80(fp)
811070a8:	e0bfdb17 	ldw	r2,-148(fp)
811070ac:	1885883a 	add	r2,r3,r2
811070b0:	e0bfed15 	stw	r2,-76(fp)
	read_addr_arr[15] = read_addr_arr[14] + step;
811070b4:	e0ffed17 	ldw	r3,-76(fp)
811070b8:	e0bfdb17 	ldw	r2,-148(fp)
811070bc:	1885883a 	add	r2,r3,r2
811070c0:	e0bfee15 	stw	r2,-72(fp)

	alt_u32 write_addr_arr[16];
	write_addr_arr[0] = DDR2_M1_MEMORY_BASE;
811070c4:	e03fef15 	stw	zero,-68(fp)
	write_addr_arr[1] = write_addr_arr[0] + step;
811070c8:	e0ffef17 	ldw	r3,-68(fp)
811070cc:	e0bfdb17 	ldw	r2,-148(fp)
811070d0:	1885883a 	add	r2,r3,r2
811070d4:	e0bff015 	stw	r2,-64(fp)
	write_addr_arr[2] = write_addr_arr[1] + step;
811070d8:	e0fff017 	ldw	r3,-64(fp)
811070dc:	e0bfdb17 	ldw	r2,-148(fp)
811070e0:	1885883a 	add	r2,r3,r2
811070e4:	e0bff115 	stw	r2,-60(fp)
	write_addr_arr[3] = write_addr_arr[2] + step;
811070e8:	e0fff117 	ldw	r3,-60(fp)
811070ec:	e0bfdb17 	ldw	r2,-148(fp)
811070f0:	1885883a 	add	r2,r3,r2
811070f4:	e0bff215 	stw	r2,-56(fp)
	write_addr_arr[4] = write_addr_arr[3] + step;
811070f8:	e0fff217 	ldw	r3,-56(fp)
811070fc:	e0bfdb17 	ldw	r2,-148(fp)
81107100:	1885883a 	add	r2,r3,r2
81107104:	e0bff315 	stw	r2,-52(fp)
	write_addr_arr[5] = write_addr_arr[4] + step;
81107108:	e0fff317 	ldw	r3,-52(fp)
8110710c:	e0bfdb17 	ldw	r2,-148(fp)
81107110:	1885883a 	add	r2,r3,r2
81107114:	e0bff415 	stw	r2,-48(fp)
	write_addr_arr[6] = write_addr_arr[5] + step;
81107118:	e0fff417 	ldw	r3,-48(fp)
8110711c:	e0bfdb17 	ldw	r2,-148(fp)
81107120:	1885883a 	add	r2,r3,r2
81107124:	e0bff515 	stw	r2,-44(fp)
	write_addr_arr[7] = write_addr_arr[6] + step;
81107128:	e0fff517 	ldw	r3,-44(fp)
8110712c:	e0bfdb17 	ldw	r2,-148(fp)
81107130:	1885883a 	add	r2,r3,r2
81107134:	e0bff615 	stw	r2,-40(fp)
	write_addr_arr[8] = write_addr_arr[7] + step;
81107138:	e0fff617 	ldw	r3,-40(fp)
8110713c:	e0bfdb17 	ldw	r2,-148(fp)
81107140:	1885883a 	add	r2,r3,r2
81107144:	e0bff715 	stw	r2,-36(fp)
	write_addr_arr[9] = write_addr_arr[8] + step;
81107148:	e0fff717 	ldw	r3,-36(fp)
8110714c:	e0bfdb17 	ldw	r2,-148(fp)
81107150:	1885883a 	add	r2,r3,r2
81107154:	e0bff815 	stw	r2,-32(fp)
	write_addr_arr[10] = write_addr_arr[9] + step;
81107158:	e0fff817 	ldw	r3,-32(fp)
8110715c:	e0bfdb17 	ldw	r2,-148(fp)
81107160:	1885883a 	add	r2,r3,r2
81107164:	e0bff915 	stw	r2,-28(fp)
	write_addr_arr[11] = write_addr_arr[10] + step;
81107168:	e0fff917 	ldw	r3,-28(fp)
8110716c:	e0bfdb17 	ldw	r2,-148(fp)
81107170:	1885883a 	add	r2,r3,r2
81107174:	e0bffa15 	stw	r2,-24(fp)
	write_addr_arr[12] = write_addr_arr[11] + step;
81107178:	e0fffa17 	ldw	r3,-24(fp)
8110717c:	e0bfdb17 	ldw	r2,-148(fp)
81107180:	1885883a 	add	r2,r3,r2
81107184:	e0bffb15 	stw	r2,-20(fp)
	write_addr_arr[13] = write_addr_arr[12] + step;
81107188:	e0fffb17 	ldw	r3,-20(fp)
8110718c:	e0bfdb17 	ldw	r2,-148(fp)
81107190:	1885883a 	add	r2,r3,r2
81107194:	e0bffc15 	stw	r2,-16(fp)
	write_addr_arr[14] = write_addr_arr[13] + step;
81107198:	e0fffc17 	ldw	r3,-16(fp)
8110719c:	e0bfdb17 	ldw	r2,-148(fp)
811071a0:	1885883a 	add	r2,r3,r2
811071a4:	e0bffd15 	stw	r2,-12(fp)
	write_addr_arr[15] = write_addr_arr[14] + step;
811071a8:	e0fffd17 	ldw	r3,-12(fp)
811071ac:	e0bfdb17 	ldw	r2,-148(fp)
811071b0:	1885883a 	add	r2,r3,r2
811071b4:	e0bffe15 	stw	r2,-8(fp)

	DDR2_MEMORY_RANDOM_WRITE_TEST(DDR2_M2_ID, DDR2_VERBOSE, DDR2_TIME);
811071b8:	01800044 	movi	r6,1
811071bc:	01400044 	movi	r5,1
811071c0:	01000084 	movi	r4,2
811071c4:	11049d80 	call	811049d8 <DDR2_MEMORY_RANDOM_WRITE_TEST>

	int TimeStart, TimeElapsed = 0;
811071c8:	e03fdc15 	stw	zero,-144(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
811071cc:	d0a03c17 	ldw	r2,-32528(gp)

	TimeStart = alt_nticks();
811071d0:	e0bfdd15 	stw	r2,-140(fp)
	if (DMA_MULTIPLE_TRANSFER(DMADev, read_addr_arr, write_addr_arr, 16, step,
811071d4:	e0ffde17 	ldw	r3,-136(fp)
811071d8:	e17fef04 	addi	r5,fp,-68
811071dc:	e13fdf04 	addi	r4,fp,-132
811071e0:	d8000315 	stw	zero,12(sp)
811071e4:	00800044 	movi	r2,1
811071e8:	d8800215 	stw	r2,8(sp)
811071ec:	e0bfda17 	ldw	r2,-152(fp)
811071f0:	d8800115 	stw	r2,4(sp)
811071f4:	e0bfdb17 	ldw	r2,-148(fp)
811071f8:	d8800015 	stw	r2,0(sp)
811071fc:	01c00404 	movi	r7,16
81107200:	280d883a 	mov	r6,r5
81107204:	200b883a 	mov	r5,r4
81107208:	1809883a 	mov	r4,r3
8110720c:	11053b80 	call	811053b8 <DMA_MULTIPLE_TRANSFER>
81107210:	1000051e 	bne	r2,zero,81107228 <TestDMA_M2_M1+0x2d8>
			control_bits, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE) {
		printf("Error During DMA Transfer");
81107214:	012044b4 	movhi	r4,33042
81107218:	212fed04 	addi	r4,r4,-16460
8110721c:	1108be40 	call	81108be4 <printf>
		return FALSE;
81107220:	0005883a 	mov	r2,zero
81107224:	00002806 	br	811072c8 <TestDMA_M2_M1+0x378>
81107228:	d0e03c17 	ldw	r3,-32528(gp)
	}
	TimeElapsed = alt_nticks() - TimeStart;
8110722c:	e0bfdd17 	ldw	r2,-140(fp)
81107230:	1885c83a 	sub	r2,r3,r2
81107234:	e0bfdc15 	stw	r2,-144(fp)
	printf("%.3f sec\n", (float) TimeElapsed / (float) alt_ticks_per_second());
81107238:	e13fdc17 	ldw	r4,-144(fp)
8110723c:	1107d2c0 	call	81107d2c <__floatsisf>
81107240:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81107244:	d0a03b17 	ldw	r2,-32532(gp)
81107248:	1009883a 	mov	r4,r2
8110724c:	1107e500 	call	81107e50 <__floatunsisf>
81107250:	1007883a 	mov	r3,r2
81107254:	180b883a 	mov	r5,r3
81107258:	8009883a 	mov	r4,r16
8110725c:	11074f00 	call	811074f0 <__divsf3>
81107260:	1007883a 	mov	r3,r2
81107264:	1805883a 	mov	r2,r3
81107268:	1009883a 	mov	r4,r2
8110726c:	11086580 	call	81108658 <__extendsfdf2>
81107270:	100d883a 	mov	r6,r2
81107274:	180f883a 	mov	r7,r3
81107278:	300b883a 	mov	r5,r6
8110727c:	380d883a 	mov	r6,r7
81107280:	012044b4 	movhi	r4,33042
81107284:	212ff904 	addi	r4,r4,-16412
81107288:	1108be40 	call	81108be4 <printf>

	if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M1_ID, DDR2_VERBOSE,
8110728c:	01800044 	movi	r6,1
81107290:	01400044 	movi	r5,1
81107294:	01000044 	movi	r4,1
81107298:	1104cb80 	call	81104cb8 <DDR2_MEMORY_RANDOM_READ_TEST>
8110729c:	10800058 	cmpnei	r2,r2,1
811072a0:	1000051e 	bne	r2,zero,811072b8 <TestDMA_M2_M1+0x368>
	DDR2_TIME) == TRUE) {
		printf("Transfer executed correctly\n");
811072a4:	012044b4 	movhi	r4,33042
811072a8:	212ffc04 	addi	r4,r4,-16400
811072ac:	1108d000 	call	81108d00 <puts>
	} else {
		printf("Transfer failed\n");
		return FALSE;
	}

	return TRUE;
811072b0:	00800044 	movi	r2,1
811072b4:	00000406 	br	811072c8 <TestDMA_M2_M1+0x378>

	if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M1_ID, DDR2_VERBOSE,
	DDR2_TIME) == TRUE) {
		printf("Transfer executed correctly\n");
	} else {
		printf("Transfer failed\n");
811072b8:	012044b4 	movhi	r4,33042
811072bc:	21300304 	addi	r4,r4,-16372
811072c0:	1108d000 	call	81108d00 <puts>
		return FALSE;
811072c4:	0005883a 	mov	r2,zero
	}

	return TRUE;
}
811072c8:	e6ffff04 	addi	sp,fp,-4
811072cc:	dfc00217 	ldw	ra,8(sp)
811072d0:	df000117 	ldw	fp,4(sp)
811072d4:	dc000017 	ldw	r16,0(sp)
811072d8:	dec00304 	addi	sp,sp,12
811072dc:	f800283a 	ret

811072e0 <_reg_write>:
 *
 * @retval 1 : Sucesso 
 *
 */

alt_32 _reg_write(int BASE_ADD, alt_32 REG_ADD, alt_32 REG_Dado) {
811072e0:	defffc04 	addi	sp,sp,-16
811072e4:	df000315 	stw	fp,12(sp)
811072e8:	df000304 	addi	fp,sp,12
811072ec:	e13ffd15 	stw	r4,-12(fp)
811072f0:	e17ffe15 	stw	r5,-8(fp)
811072f4:	e1bfff15 	stw	r6,-4(fp)

	IOWR_32DIRECT(BASE_ADD, REG_ADD << 2, REG_Dado);
811072f8:	e0bffe17 	ldw	r2,-8(fp)
811072fc:	1085883a 	add	r2,r2,r2
81107300:	1085883a 	add	r2,r2,r2
81107304:	1007883a 	mov	r3,r2
81107308:	e0bffd17 	ldw	r2,-12(fp)
8110730c:	1885883a 	add	r2,r3,r2
81107310:	1007883a 	mov	r3,r2
81107314:	e0bfff17 	ldw	r2,-4(fp)
81107318:	18800035 	stwio	r2,0(r3)
	return 1;
8110731c:	00800044 	movi	r2,1

}
81107320:	e037883a 	mov	sp,fp
81107324:	df000017 	ldw	fp,0(sp)
81107328:	dec00104 	addi	sp,sp,4
8110732c:	f800283a 	ret

81107330 <_reg_read>:
 *
 * @retval 1 : Sucesso 
 *
 */

alt_32 _reg_read(int BASE_ADD, alt_32 REG_ADD, alt_32 *REG_Dado) {
81107330:	defffc04 	addi	sp,sp,-16
81107334:	df000315 	stw	fp,12(sp)
81107338:	df000304 	addi	fp,sp,12
8110733c:	e13ffd15 	stw	r4,-12(fp)
81107340:	e17ffe15 	stw	r5,-8(fp)
81107344:	e1bfff15 	stw	r6,-4(fp)

	*REG_Dado = IORD_32DIRECT(BASE_ADD, REG_ADD << 2);
81107348:	e0bffe17 	ldw	r2,-8(fp)
8110734c:	1085883a 	add	r2,r2,r2
81107350:	1085883a 	add	r2,r2,r2
81107354:	1007883a 	mov	r3,r2
81107358:	e0bffd17 	ldw	r2,-12(fp)
8110735c:	1885883a 	add	r2,r3,r2
81107360:	10c00037 	ldwio	r3,0(r2)
81107364:	e0bfff17 	ldw	r2,-4(fp)
81107368:	10c00015 	stw	r3,0(r2)
	return 1;
8110736c:	00800044 	movi	r2,1

}
81107370:	e037883a 	mov	sp,fp
81107374:	df000017 	ldw	fp,0(sp)
81107378:	dec00104 	addi	sp,sp,4
8110737c:	f800283a 	ret

81107380 <_print_codec_status>:
 * @param [in] codec_status
 * *
 * @retval 1 : Sucesso
 *
 */
void _print_codec_status(int codec_status) {
81107380:	defffa04 	addi	sp,sp,-24
81107384:	dfc00515 	stw	ra,20(sp)
81107388:	df000415 	stw	fp,16(sp)
8110738c:	df000404 	addi	fp,sp,16
81107390:	e13fff15 	stw	r4,-4(fp)
	int started = (int) ((codec_status >> 6) & 1);
81107394:	e0bfff17 	ldw	r2,-4(fp)
81107398:	1005d1ba 	srai	r2,r2,6
8110739c:	1080004c 	andi	r2,r2,1
811073a0:	e0bffc15 	stw	r2,-16(fp)
	int connecting = (int) ((codec_status >> 5) & 1);
811073a4:	e0bfff17 	ldw	r2,-4(fp)
811073a8:	1005d17a 	srai	r2,r2,5
811073ac:	1080004c 	andi	r2,r2,1
811073b0:	e0bffd15 	stw	r2,-12(fp)
	int running = (int) ((codec_status >> 4) & 1);
811073b4:	e0bfff17 	ldw	r2,-4(fp)
811073b8:	1005d13a 	srai	r2,r2,4
811073bc:	1080004c 	andi	r2,r2,1
811073c0:	e0bffe15 	stw	r2,-8(fp)

	printf("-------- link status \n");
811073c4:	012044b4 	movhi	r4,33042
811073c8:	21300704 	addi	r4,r4,-16356
811073cc:	1108d000 	call	81108d00 <puts>
	printf("Link started    : %s \n", (started == 1) ? "S" : "N");
811073d0:	e0bffc17 	ldw	r2,-16(fp)
811073d4:	10800058 	cmpnei	r2,r2,1
811073d8:	1000031e 	bne	r2,zero,811073e8 <_print_codec_status+0x68>
811073dc:	00a044b4 	movhi	r2,33042
811073e0:	10b00d04 	addi	r2,r2,-16332
811073e4:	00000206 	br	811073f0 <_print_codec_status+0x70>
811073e8:	00a044b4 	movhi	r2,33042
811073ec:	10b00e04 	addi	r2,r2,-16328
811073f0:	100b883a 	mov	r5,r2
811073f4:	012044b4 	movhi	r4,33042
811073f8:	21300f04 	addi	r4,r4,-16324
811073fc:	1108be40 	call	81108be4 <printf>
	printf("Link connecting : %s \n", (connecting == 1) ? "S" : "N");
81107400:	e0bffd17 	ldw	r2,-12(fp)
81107404:	10800058 	cmpnei	r2,r2,1
81107408:	1000031e 	bne	r2,zero,81107418 <_print_codec_status+0x98>
8110740c:	00a044b4 	movhi	r2,33042
81107410:	10b00d04 	addi	r2,r2,-16332
81107414:	00000206 	br	81107420 <_print_codec_status+0xa0>
81107418:	00a044b4 	movhi	r2,33042
8110741c:	10b00e04 	addi	r2,r2,-16328
81107420:	100b883a 	mov	r5,r2
81107424:	012044b4 	movhi	r4,33042
81107428:	21301504 	addi	r4,r4,-16300
8110742c:	1108be40 	call	81108be4 <printf>
	printf("Link running    : %s \n", (running == 1) ? "S" : "N");
81107430:	e0bffe17 	ldw	r2,-8(fp)
81107434:	10800058 	cmpnei	r2,r2,1
81107438:	1000031e 	bne	r2,zero,81107448 <_print_codec_status+0xc8>
8110743c:	00a044b4 	movhi	r2,33042
81107440:	10b00d04 	addi	r2,r2,-16332
81107444:	00000206 	br	81107450 <_print_codec_status+0xd0>
81107448:	00a044b4 	movhi	r2,33042
8110744c:	10b00e04 	addi	r2,r2,-16328
81107450:	100b883a 	mov	r5,r2
81107454:	012044b4 	movhi	r4,33042
81107458:	21301b04 	addi	r4,r4,-16276
8110745c:	1108be40 	call	81108be4 <printf>
	printf("--------  \n");
81107460:	012044b4 	movhi	r4,33042
81107464:	21302104 	addi	r4,r4,-16252
81107468:	1108d000 	call	81108d00 <puts>
}
8110746c:	0001883a 	nop
81107470:	e037883a 	mov	sp,fp
81107474:	dfc00117 	ldw	ra,4(sp)
81107478:	df000017 	ldw	fp,0(sp)
8110747c:	dec00204 	addi	sp,sp,8
81107480:	f800283a 	ret

81107484 <_split_codec_status>:
 * *
 * @retval 1 : Sucesso
 *
 */
void _split_codec_status(int codec_status, int *started, int *connecting,
		int *running) {
81107484:	defffb04 	addi	sp,sp,-20
81107488:	df000415 	stw	fp,16(sp)
8110748c:	df000404 	addi	fp,sp,16
81107490:	e13ffc15 	stw	r4,-16(fp)
81107494:	e17ffd15 	stw	r5,-12(fp)
81107498:	e1bffe15 	stw	r6,-8(fp)
8110749c:	e1ffff15 	stw	r7,-4(fp)
	*started = (int) ((codec_status >> 6) & 1);
811074a0:	e0bffc17 	ldw	r2,-16(fp)
811074a4:	1005d1ba 	srai	r2,r2,6
811074a8:	10c0004c 	andi	r3,r2,1
811074ac:	e0bffd17 	ldw	r2,-12(fp)
811074b0:	10c00015 	stw	r3,0(r2)
	*connecting = (int) ((codec_status >> 5) & 1);
811074b4:	e0bffc17 	ldw	r2,-16(fp)
811074b8:	1005d17a 	srai	r2,r2,5
811074bc:	10c0004c 	andi	r3,r2,1
811074c0:	e0bffe17 	ldw	r2,-8(fp)
811074c4:	10c00015 	stw	r3,0(r2)
	*running = (int) ((codec_status >> 4) & 1);
811074c8:	e0bffc17 	ldw	r2,-16(fp)
811074cc:	1005d13a 	srai	r2,r2,4
811074d0:	10c0004c 	andi	r3,r2,1
811074d4:	e0bfff17 	ldw	r2,-4(fp)
811074d8:	10c00015 	stw	r3,0(r2)
}
811074dc:	0001883a 	nop
811074e0:	e037883a 	mov	sp,fp
811074e4:	df000017 	ldw	fp,0(sp)
811074e8:	dec00104 	addi	sp,sp,4
811074ec:	f800283a 	ret

811074f0 <__divsf3>:
811074f0:	defff504 	addi	sp,sp,-44
811074f4:	200cd5fa 	srli	r6,r4,23
811074f8:	dcc00415 	stw	r19,16(sp)
811074fc:	2026d7fa 	srli	r19,r4,31
81107500:	00c02034 	movhi	r3,128
81107504:	dd800715 	stw	r22,28(sp)
81107508:	dd000515 	stw	r20,20(sp)
8110750c:	dc800315 	stw	r18,12(sp)
81107510:	18ffffc4 	addi	r3,r3,-1
81107514:	dfc00a15 	stw	ra,40(sp)
81107518:	df000915 	stw	fp,36(sp)
8110751c:	ddc00815 	stw	r23,32(sp)
81107520:	dd400615 	stw	r21,24(sp)
81107524:	dc400215 	stw	r17,8(sp)
81107528:	dc000115 	stw	r16,4(sp)
8110752c:	35003fcc 	andi	r20,r6,255
81107530:	1924703a 	and	r18,r3,r4
81107534:	9d803fcc 	andi	r22,r19,255
81107538:	a0005226 	beq	r20,zero,81107684 <__divsf3+0x194>
8110753c:	00803fc4 	movi	r2,255
81107540:	a0802e26 	beq	r20,r2,811075fc <__divsf3+0x10c>
81107544:	91002034 	orhi	r4,r18,128
81107548:	202490fa 	slli	r18,r4,3
8110754c:	a53fe044 	addi	r20,r20,-127
81107550:	0021883a 	mov	r16,zero
81107554:	002f883a 	mov	r23,zero
81107558:	280cd5fa 	srli	r6,r5,23
8110755c:	282ad7fa 	srli	r21,r5,31
81107560:	00c02034 	movhi	r3,128
81107564:	18ffffc4 	addi	r3,r3,-1
81107568:	31803fcc 	andi	r6,r6,255
8110756c:	1962703a 	and	r17,r3,r5
81107570:	af003fcc 	andi	fp,r21,255
81107574:	30004a26 	beq	r6,zero,811076a0 <__divsf3+0x1b0>
81107578:	00803fc4 	movi	r2,255
8110757c:	30804526 	beq	r6,r2,81107694 <__divsf3+0x1a4>
81107580:	89402034 	orhi	r5,r17,128
81107584:	282290fa 	slli	r17,r5,3
81107588:	31bfe044 	addi	r6,r6,-127
8110758c:	000b883a 	mov	r5,zero
81107590:	2c20b03a 	or	r16,r5,r16
81107594:	802090ba 	slli	r16,r16,2
81107598:	00a04434 	movhi	r2,33040
8110759c:	109d6f04 	addi	r2,r2,30140
811075a0:	80a1883a 	add	r16,r16,r2
811075a4:	81000017 	ldw	r4,0(r16)
811075a8:	9d46f03a 	xor	r3,r19,r21
811075ac:	180f883a 	mov	r7,r3
811075b0:	18803fcc 	andi	r2,r3,255
811075b4:	a18dc83a 	sub	r6,r20,r6
811075b8:	2000683a 	jmp	r4
811075bc:	811077a0 	cmpeqi	r4,r16,16862
811075c0:	81107624 	muli	r4,r16,16856
811075c4:	81107794 	ori	r4,r16,16862
811075c8:	81107610 	cmplti	r4,r16,16856
811075cc:	81107794 	ori	r4,r16,16862
811075d0:	8110776c 	andhi	r4,r16,16861
811075d4:	81107794 	ori	r4,r16,16862
811075d8:	81107610 	cmplti	r4,r16,16856
811075dc:	81107624 	muli	r4,r16,16856
811075e0:	81107624 	muli	r4,r16,16856
811075e4:	8110776c 	andhi	r4,r16,16861
811075e8:	81107610 	cmplti	r4,r16,16856
811075ec:	81107880 	call	88110788 <__reset+0x20f0788>
811075f0:	81107880 	call	88110788 <__reset+0x20f0788>
811075f4:	81107880 	call	88110788 <__reset+0x20f0788>
811075f8:	81107834 	orhi	r4,r16,16864
811075fc:	9000581e 	bne	r18,zero,81107760 <__divsf3+0x270>
81107600:	04000204 	movi	r16,8
81107604:	05c00084 	movi	r23,2
81107608:	003fd306 	br	81107558 <__reset+0xfb0e7558>
8110760c:	0023883a 	mov	r17,zero
81107610:	e02d883a 	mov	r22,fp
81107614:	282f883a 	mov	r23,r5
81107618:	00800084 	movi	r2,2
8110761c:	b8808f1e 	bne	r23,r2,8110785c <__divsf3+0x36c>
81107620:	b005883a 	mov	r2,r22
81107624:	11c0004c 	andi	r7,r2,1
81107628:	013fffc4 	movi	r4,-1
8110762c:	000d883a 	mov	r6,zero
81107630:	21003fcc 	andi	r4,r4,255
81107634:	200895fa 	slli	r4,r4,23
81107638:	38803fcc 	andi	r2,r7,255
8110763c:	00c02034 	movhi	r3,128
81107640:	100497fa 	slli	r2,r2,31
81107644:	18ffffc4 	addi	r3,r3,-1
81107648:	30c6703a 	and	r3,r6,r3
8110764c:	1906b03a 	or	r3,r3,r4
81107650:	1884b03a 	or	r2,r3,r2
81107654:	dfc00a17 	ldw	ra,40(sp)
81107658:	df000917 	ldw	fp,36(sp)
8110765c:	ddc00817 	ldw	r23,32(sp)
81107660:	dd800717 	ldw	r22,28(sp)
81107664:	dd400617 	ldw	r21,24(sp)
81107668:	dd000517 	ldw	r20,20(sp)
8110766c:	dcc00417 	ldw	r19,16(sp)
81107670:	dc800317 	ldw	r18,12(sp)
81107674:	dc400217 	ldw	r17,8(sp)
81107678:	dc000117 	ldw	r16,4(sp)
8110767c:	dec00b04 	addi	sp,sp,44
81107680:	f800283a 	ret
81107684:	90002b1e 	bne	r18,zero,81107734 <__divsf3+0x244>
81107688:	04000104 	movi	r16,4
8110768c:	05c00044 	movi	r23,1
81107690:	003fb106 	br	81107558 <__reset+0xfb0e7558>
81107694:	8800251e 	bne	r17,zero,8110772c <__divsf3+0x23c>
81107698:	01400084 	movi	r5,2
8110769c:	00000206 	br	811076a8 <__divsf3+0x1b8>
811076a0:	88001a1e 	bne	r17,zero,8110770c <__divsf3+0x21c>
811076a4:	01400044 	movi	r5,1
811076a8:	8160b03a 	or	r16,r16,r5
811076ac:	802090ba 	slli	r16,r16,2
811076b0:	00e04434 	movhi	r3,33040
811076b4:	18ddb304 	addi	r3,r3,30412
811076b8:	80e1883a 	add	r16,r16,r3
811076bc:	80c00017 	ldw	r3,0(r16)
811076c0:	9d44f03a 	xor	r2,r19,r21
811076c4:	a18dc83a 	sub	r6,r20,r6
811076c8:	1800683a 	jmp	r3
811076cc:	81107624 	muli	r4,r16,16856
811076d0:	81107624 	muli	r4,r16,16856
811076d4:	81107870 	cmpltui	r4,r16,16865
811076d8:	8110760c 	andi	r4,r16,16856
811076dc:	81107870 	cmpltui	r4,r16,16865
811076e0:	8110776c 	andhi	r4,r16,16861
811076e4:	81107870 	cmpltui	r4,r16,16865
811076e8:	8110760c 	andi	r4,r16,16856
811076ec:	81107624 	muli	r4,r16,16856
811076f0:	81107624 	muli	r4,r16,16856
811076f4:	8110776c 	andhi	r4,r16,16861
811076f8:	8110760c 	andi	r4,r16,16856
811076fc:	81107880 	call	88110788 <__reset+0x20f0788>
81107700:	81107880 	call	88110788 <__reset+0x20f0788>
81107704:	81107880 	call	88110788 <__reset+0x20f0788>
81107708:	81107898 	cmpnei	r4,r16,16866
8110770c:	8809883a 	mov	r4,r17
81107710:	11089100 	call	81108910 <__clzsi2>
81107714:	10fffec4 	addi	r3,r2,-5
81107718:	10801d84 	addi	r2,r2,118
8110771c:	88e2983a 	sll	r17,r17,r3
81107720:	008dc83a 	sub	r6,zero,r2
81107724:	000b883a 	mov	r5,zero
81107728:	003f9906 	br	81107590 <__reset+0xfb0e7590>
8110772c:	014000c4 	movi	r5,3
81107730:	003f9706 	br	81107590 <__reset+0xfb0e7590>
81107734:	9009883a 	mov	r4,r18
81107738:	d9400015 	stw	r5,0(sp)
8110773c:	11089100 	call	81108910 <__clzsi2>
81107740:	10fffec4 	addi	r3,r2,-5
81107744:	11801d84 	addi	r6,r2,118
81107748:	90e4983a 	sll	r18,r18,r3
8110774c:	01a9c83a 	sub	r20,zero,r6
81107750:	0021883a 	mov	r16,zero
81107754:	002f883a 	mov	r23,zero
81107758:	d9400017 	ldw	r5,0(sp)
8110775c:	003f7e06 	br	81107558 <__reset+0xfb0e7558>
81107760:	04000304 	movi	r16,12
81107764:	05c000c4 	movi	r23,3
81107768:	003f7b06 	br	81107558 <__reset+0xfb0e7558>
8110776c:	01802034 	movhi	r6,128
81107770:	000f883a 	mov	r7,zero
81107774:	31bfffc4 	addi	r6,r6,-1
81107778:	013fffc4 	movi	r4,-1
8110777c:	003fac06 	br	81107630 <__reset+0xfb0e7630>
81107780:	01400044 	movi	r5,1
81107784:	2909c83a 	sub	r4,r5,r4
81107788:	00c006c4 	movi	r3,27
8110778c:	19004b0e 	bge	r3,r4,811078bc <__divsf3+0x3cc>
81107790:	114e703a 	and	r7,r2,r5
81107794:	0009883a 	mov	r4,zero
81107798:	000d883a 	mov	r6,zero
8110779c:	003fa406 	br	81107630 <__reset+0xfb0e7630>
811077a0:	9006917a 	slli	r3,r18,5
811077a4:	8822917a 	slli	r17,r17,5
811077a8:	1c40372e 	bgeu	r3,r17,81107888 <__divsf3+0x398>
811077ac:	31bfffc4 	addi	r6,r6,-1
811077b0:	010006c4 	movi	r4,27
811077b4:	000b883a 	mov	r5,zero
811077b8:	180f883a 	mov	r7,r3
811077bc:	294b883a 	add	r5,r5,r5
811077c0:	18c7883a 	add	r3,r3,r3
811077c4:	38000116 	blt	r7,zero,811077cc <__divsf3+0x2dc>
811077c8:	1c400236 	bltu	r3,r17,811077d4 <__divsf3+0x2e4>
811077cc:	1c47c83a 	sub	r3,r3,r17
811077d0:	29400054 	ori	r5,r5,1
811077d4:	213fffc4 	addi	r4,r4,-1
811077d8:	203ff71e 	bne	r4,zero,811077b8 <__reset+0xfb0e77b8>
811077dc:	1806c03a 	cmpne	r3,r3,zero
811077e0:	1962b03a 	or	r17,r3,r5
811077e4:	31001fc4 	addi	r4,r6,127
811077e8:	013fe50e 	bge	zero,r4,81107780 <__reset+0xfb0e7780>
811077ec:	88c001cc 	andi	r3,r17,7
811077f0:	18000426 	beq	r3,zero,81107804 <__divsf3+0x314>
811077f4:	88c003cc 	andi	r3,r17,15
811077f8:	01400104 	movi	r5,4
811077fc:	19400126 	beq	r3,r5,81107804 <__divsf3+0x314>
81107800:	8963883a 	add	r17,r17,r5
81107804:	88c2002c 	andhi	r3,r17,2048
81107808:	18000426 	beq	r3,zero,8110781c <__divsf3+0x32c>
8110780c:	00fe0034 	movhi	r3,63488
81107810:	18ffffc4 	addi	r3,r3,-1
81107814:	31002004 	addi	r4,r6,128
81107818:	88e2703a 	and	r17,r17,r3
8110781c:	00c03f84 	movi	r3,254
81107820:	193f8016 	blt	r3,r4,81107624 <__reset+0xfb0e7624>
81107824:	880c91ba 	slli	r6,r17,6
81107828:	11c0004c 	andi	r7,r2,1
8110782c:	300cd27a 	srli	r6,r6,9
81107830:	003f7f06 	br	81107630 <__reset+0xfb0e7630>
81107834:	9080102c 	andhi	r2,r18,64
81107838:	10000226 	beq	r2,zero,81107844 <__divsf3+0x354>
8110783c:	8880102c 	andhi	r2,r17,64
81107840:	10001826 	beq	r2,zero,811078a4 <__divsf3+0x3b4>
81107844:	00802034 	movhi	r2,128
81107848:	91801034 	orhi	r6,r18,64
8110784c:	10bfffc4 	addi	r2,r2,-1
81107850:	980f883a 	mov	r7,r19
81107854:	308c703a 	and	r6,r6,r2
81107858:	003fc706 	br	81107778 <__reset+0xfb0e7778>
8110785c:	008000c4 	movi	r2,3
81107860:	b8802d26 	beq	r23,r2,81107918 <__divsf3+0x428>
81107864:	00c00044 	movi	r3,1
81107868:	b005883a 	mov	r2,r22
8110786c:	b8ffdd1e 	bne	r23,r3,811077e4 <__reset+0xfb0e77e4>
81107870:	11c0004c 	andi	r7,r2,1
81107874:	0009883a 	mov	r4,zero
81107878:	000d883a 	mov	r6,zero
8110787c:	003f6c06 	br	81107630 <__reset+0xfb0e7630>
81107880:	9023883a 	mov	r17,r18
81107884:	003f6406 	br	81107618 <__reset+0xfb0e7618>
81107888:	1c47c83a 	sub	r3,r3,r17
8110788c:	01000684 	movi	r4,26
81107890:	01400044 	movi	r5,1
81107894:	003fc806 	br	811077b8 <__reset+0xfb0e77b8>
81107898:	9080102c 	andhi	r2,r18,64
8110789c:	103fe926 	beq	r2,zero,81107844 <__reset+0xfb0e7844>
811078a0:	0023883a 	mov	r17,zero
811078a4:	00802034 	movhi	r2,128
811078a8:	89801034 	orhi	r6,r17,64
811078ac:	10bfffc4 	addi	r2,r2,-1
811078b0:	a80f883a 	mov	r7,r21
811078b4:	308c703a 	and	r6,r6,r2
811078b8:	003faf06 	br	81107778 <__reset+0xfb0e7778>
811078bc:	01c00804 	movi	r7,32
811078c0:	390fc83a 	sub	r7,r7,r4
811078c4:	89ce983a 	sll	r7,r17,r7
811078c8:	890ad83a 	srl	r5,r17,r4
811078cc:	380ec03a 	cmpne	r7,r7,zero
811078d0:	29cab03a 	or	r5,r5,r7
811078d4:	28c001cc 	andi	r3,r5,7
811078d8:	18000426 	beq	r3,zero,811078ec <__divsf3+0x3fc>
811078dc:	28c003cc 	andi	r3,r5,15
811078e0:	01000104 	movi	r4,4
811078e4:	19000126 	beq	r3,r4,811078ec <__divsf3+0x3fc>
811078e8:	290b883a 	add	r5,r5,r4
811078ec:	28c1002c 	andhi	r3,r5,1024
811078f0:	18000426 	beq	r3,zero,81107904 <__divsf3+0x414>
811078f4:	11c0004c 	andi	r7,r2,1
811078f8:	01000044 	movi	r4,1
811078fc:	000d883a 	mov	r6,zero
81107900:	003f4b06 	br	81107630 <__reset+0xfb0e7630>
81107904:	280a91ba 	slli	r5,r5,6
81107908:	11c0004c 	andi	r7,r2,1
8110790c:	0009883a 	mov	r4,zero
81107910:	280cd27a 	srli	r6,r5,9
81107914:	003f4606 	br	81107630 <__reset+0xfb0e7630>
81107918:	00802034 	movhi	r2,128
8110791c:	89801034 	orhi	r6,r17,64
81107920:	10bfffc4 	addi	r2,r2,-1
81107924:	b00f883a 	mov	r7,r22
81107928:	308c703a 	and	r6,r6,r2
8110792c:	003f9206 	br	81107778 <__reset+0xfb0e7778>

81107930 <__mulsf3>:
81107930:	defff504 	addi	sp,sp,-44
81107934:	dc000115 	stw	r16,4(sp)
81107938:	2020d5fa 	srli	r16,r4,23
8110793c:	dd400615 	stw	r21,24(sp)
81107940:	202ad7fa 	srli	r21,r4,31
81107944:	dc800315 	stw	r18,12(sp)
81107948:	04802034 	movhi	r18,128
8110794c:	df000915 	stw	fp,36(sp)
81107950:	dd000515 	stw	r20,20(sp)
81107954:	94bfffc4 	addi	r18,r18,-1
81107958:	dfc00a15 	stw	ra,40(sp)
8110795c:	ddc00815 	stw	r23,32(sp)
81107960:	dd800715 	stw	r22,28(sp)
81107964:	dcc00415 	stw	r19,16(sp)
81107968:	dc400215 	stw	r17,8(sp)
8110796c:	84003fcc 	andi	r16,r16,255
81107970:	9124703a 	and	r18,r18,r4
81107974:	a829883a 	mov	r20,r21
81107978:	af003fcc 	andi	fp,r21,255
8110797c:	80005426 	beq	r16,zero,81107ad0 <__mulsf3+0x1a0>
81107980:	00803fc4 	movi	r2,255
81107984:	80802f26 	beq	r16,r2,81107a44 <__mulsf3+0x114>
81107988:	91002034 	orhi	r4,r18,128
8110798c:	202490fa 	slli	r18,r4,3
81107990:	843fe044 	addi	r16,r16,-127
81107994:	0023883a 	mov	r17,zero
81107998:	002f883a 	mov	r23,zero
8110799c:	2804d5fa 	srli	r2,r5,23
811079a0:	282cd7fa 	srli	r22,r5,31
811079a4:	01002034 	movhi	r4,128
811079a8:	213fffc4 	addi	r4,r4,-1
811079ac:	10803fcc 	andi	r2,r2,255
811079b0:	2166703a 	and	r19,r4,r5
811079b4:	b1803fcc 	andi	r6,r22,255
811079b8:	10004c26 	beq	r2,zero,81107aec <__mulsf3+0x1bc>
811079bc:	00c03fc4 	movi	r3,255
811079c0:	10c04726 	beq	r2,r3,81107ae0 <__mulsf3+0x1b0>
811079c4:	99002034 	orhi	r4,r19,128
811079c8:	202690fa 	slli	r19,r4,3
811079cc:	10bfe044 	addi	r2,r2,-127
811079d0:	0007883a 	mov	r3,zero
811079d4:	80a1883a 	add	r16,r16,r2
811079d8:	010003c4 	movi	r4,15
811079dc:	1c44b03a 	or	r2,r3,r17
811079e0:	b56af03a 	xor	r21,r22,r21
811079e4:	81c00044 	addi	r7,r16,1
811079e8:	20806b36 	bltu	r4,r2,81107b98 <__mulsf3+0x268>
811079ec:	100490ba 	slli	r2,r2,2
811079f0:	01204434 	movhi	r4,33040
811079f4:	211e8104 	addi	r4,r4,31236
811079f8:	1105883a 	add	r2,r2,r4
811079fc:	10800017 	ldw	r2,0(r2)
81107a00:	1000683a 	jmp	r2
81107a04:	81107b98 	cmpnei	r4,r16,16878
81107a08:	81107a58 	cmpnei	r4,r16,16873
81107a0c:	81107a58 	cmpnei	r4,r16,16873
81107a10:	81107a54 	ori	r4,r16,16873
81107a14:	81107b7c 	xorhi	r4,r16,16877
81107a18:	81107b7c 	xorhi	r4,r16,16877
81107a1c:	81107b68 	cmpgeui	r4,r16,16877
81107a20:	81107a54 	ori	r4,r16,16873
81107a24:	81107b7c 	xorhi	r4,r16,16877
81107a28:	81107b68 	cmpgeui	r4,r16,16877
81107a2c:	81107b7c 	xorhi	r4,r16,16877
81107a30:	81107a54 	ori	r4,r16,16873
81107a34:	81107b88 	cmpgei	r4,r16,16878
81107a38:	81107b88 	cmpgei	r4,r16,16878
81107a3c:	81107b88 	cmpgei	r4,r16,16878
81107a40:	81107c64 	muli	r4,r16,16881
81107a44:	90003b1e 	bne	r18,zero,81107b34 <__mulsf3+0x204>
81107a48:	04400204 	movi	r17,8
81107a4c:	05c00084 	movi	r23,2
81107a50:	003fd206 	br	8110799c <__reset+0xfb0e799c>
81107a54:	302b883a 	mov	r21,r6
81107a58:	00800084 	movi	r2,2
81107a5c:	18802626 	beq	r3,r2,81107af8 <__mulsf3+0x1c8>
81107a60:	008000c4 	movi	r2,3
81107a64:	1880ab26 	beq	r3,r2,81107d14 <__mulsf3+0x3e4>
81107a68:	00800044 	movi	r2,1
81107a6c:	1880a21e 	bne	r3,r2,81107cf8 <__mulsf3+0x3c8>
81107a70:	a829883a 	mov	r20,r21
81107a74:	0007883a 	mov	r3,zero
81107a78:	0009883a 	mov	r4,zero
81107a7c:	18803fcc 	andi	r2,r3,255
81107a80:	100695fa 	slli	r3,r2,23
81107a84:	a0803fcc 	andi	r2,r20,255
81107a88:	100a97fa 	slli	r5,r2,31
81107a8c:	00802034 	movhi	r2,128
81107a90:	10bfffc4 	addi	r2,r2,-1
81107a94:	2084703a 	and	r2,r4,r2
81107a98:	10c4b03a 	or	r2,r2,r3
81107a9c:	1144b03a 	or	r2,r2,r5
81107aa0:	dfc00a17 	ldw	ra,40(sp)
81107aa4:	df000917 	ldw	fp,36(sp)
81107aa8:	ddc00817 	ldw	r23,32(sp)
81107aac:	dd800717 	ldw	r22,28(sp)
81107ab0:	dd400617 	ldw	r21,24(sp)
81107ab4:	dd000517 	ldw	r20,20(sp)
81107ab8:	dcc00417 	ldw	r19,16(sp)
81107abc:	dc800317 	ldw	r18,12(sp)
81107ac0:	dc400217 	ldw	r17,8(sp)
81107ac4:	dc000117 	ldw	r16,4(sp)
81107ac8:	dec00b04 	addi	sp,sp,44
81107acc:	f800283a 	ret
81107ad0:	90000d1e 	bne	r18,zero,81107b08 <__mulsf3+0x1d8>
81107ad4:	04400104 	movi	r17,4
81107ad8:	05c00044 	movi	r23,1
81107adc:	003faf06 	br	8110799c <__reset+0xfb0e799c>
81107ae0:	9806c03a 	cmpne	r3,r19,zero
81107ae4:	18c00084 	addi	r3,r3,2
81107ae8:	003fba06 	br	811079d4 <__reset+0xfb0e79d4>
81107aec:	9800141e 	bne	r19,zero,81107b40 <__mulsf3+0x210>
81107af0:	00c00044 	movi	r3,1
81107af4:	003fb706 	br	811079d4 <__reset+0xfb0e79d4>
81107af8:	a829883a 	mov	r20,r21
81107afc:	00ffffc4 	movi	r3,-1
81107b00:	0009883a 	mov	r4,zero
81107b04:	003fdd06 	br	81107a7c <__reset+0xfb0e7a7c>
81107b08:	9009883a 	mov	r4,r18
81107b0c:	d9400015 	stw	r5,0(sp)
81107b10:	11089100 	call	81108910 <__clzsi2>
81107b14:	10fffec4 	addi	r3,r2,-5
81107b18:	10801d84 	addi	r2,r2,118
81107b1c:	90e4983a 	sll	r18,r18,r3
81107b20:	00a1c83a 	sub	r16,zero,r2
81107b24:	0023883a 	mov	r17,zero
81107b28:	002f883a 	mov	r23,zero
81107b2c:	d9400017 	ldw	r5,0(sp)
81107b30:	003f9a06 	br	8110799c <__reset+0xfb0e799c>
81107b34:	04400304 	movi	r17,12
81107b38:	05c000c4 	movi	r23,3
81107b3c:	003f9706 	br	8110799c <__reset+0xfb0e799c>
81107b40:	9809883a 	mov	r4,r19
81107b44:	d9800015 	stw	r6,0(sp)
81107b48:	11089100 	call	81108910 <__clzsi2>
81107b4c:	10fffec4 	addi	r3,r2,-5
81107b50:	10801d84 	addi	r2,r2,118
81107b54:	98e6983a 	sll	r19,r19,r3
81107b58:	0085c83a 	sub	r2,zero,r2
81107b5c:	0007883a 	mov	r3,zero
81107b60:	d9800017 	ldw	r6,0(sp)
81107b64:	003f9b06 	br	811079d4 <__reset+0xfb0e79d4>
81107b68:	01002034 	movhi	r4,128
81107b6c:	0029883a 	mov	r20,zero
81107b70:	213fffc4 	addi	r4,r4,-1
81107b74:	00ffffc4 	movi	r3,-1
81107b78:	003fc006 	br	81107a7c <__reset+0xfb0e7a7c>
81107b7c:	9027883a 	mov	r19,r18
81107b80:	b807883a 	mov	r3,r23
81107b84:	003fb406 	br	81107a58 <__reset+0xfb0e7a58>
81107b88:	9027883a 	mov	r19,r18
81107b8c:	e02b883a 	mov	r21,fp
81107b90:	b807883a 	mov	r3,r23
81107b94:	003fb006 	br	81107a58 <__reset+0xfb0e7a58>
81107b98:	9004d43a 	srli	r2,r18,16
81107b9c:	9810d43a 	srli	r8,r19,16
81107ba0:	94bfffcc 	andi	r18,r18,65535
81107ba4:	993fffcc 	andi	r4,r19,65535
81107ba8:	910d383a 	mul	r6,r18,r4
81107bac:	20a7383a 	mul	r19,r4,r2
81107bb0:	9225383a 	mul	r18,r18,r8
81107bb4:	3006d43a 	srli	r3,r6,16
81107bb8:	1211383a 	mul	r8,r2,r8
81107bbc:	94e5883a 	add	r18,r18,r19
81107bc0:	1c87883a 	add	r3,r3,r18
81107bc4:	1cc0022e 	bgeu	r3,r19,81107bd0 <__mulsf3+0x2a0>
81107bc8:	00800074 	movhi	r2,1
81107bcc:	4091883a 	add	r8,r8,r2
81107bd0:	1804943a 	slli	r2,r3,16
81107bd4:	31bfffcc 	andi	r6,r6,65535
81107bd8:	1806d43a 	srli	r3,r3,16
81107bdc:	1185883a 	add	r2,r2,r6
81107be0:	102691ba 	slli	r19,r2,6
81107be4:	1a07883a 	add	r3,r3,r8
81107be8:	1004d6ba 	srli	r2,r2,26
81107bec:	180891ba 	slli	r4,r3,6
81107bf0:	9826c03a 	cmpne	r19,r19,zero
81107bf4:	9884b03a 	or	r2,r19,r2
81107bf8:	1126b03a 	or	r19,r2,r4
81107bfc:	9882002c 	andhi	r2,r19,2048
81107c00:	10000426 	beq	r2,zero,81107c14 <__mulsf3+0x2e4>
81107c04:	9804d07a 	srli	r2,r19,1
81107c08:	9900004c 	andi	r4,r19,1
81107c0c:	3821883a 	mov	r16,r7
81107c10:	1126b03a 	or	r19,r2,r4
81107c14:	80c01fc4 	addi	r3,r16,127
81107c18:	00c0210e 	bge	zero,r3,81107ca0 <__mulsf3+0x370>
81107c1c:	988001cc 	andi	r2,r19,7
81107c20:	10000426 	beq	r2,zero,81107c34 <__mulsf3+0x304>
81107c24:	988003cc 	andi	r2,r19,15
81107c28:	01000104 	movi	r4,4
81107c2c:	11000126 	beq	r2,r4,81107c34 <__mulsf3+0x304>
81107c30:	9927883a 	add	r19,r19,r4
81107c34:	9882002c 	andhi	r2,r19,2048
81107c38:	10000426 	beq	r2,zero,81107c4c <__mulsf3+0x31c>
81107c3c:	00be0034 	movhi	r2,63488
81107c40:	10bfffc4 	addi	r2,r2,-1
81107c44:	80c02004 	addi	r3,r16,128
81107c48:	98a6703a 	and	r19,r19,r2
81107c4c:	00803f84 	movi	r2,254
81107c50:	10ffa916 	blt	r2,r3,81107af8 <__reset+0xfb0e7af8>
81107c54:	980891ba 	slli	r4,r19,6
81107c58:	a829883a 	mov	r20,r21
81107c5c:	2008d27a 	srli	r4,r4,9
81107c60:	003f8606 	br	81107a7c <__reset+0xfb0e7a7c>
81107c64:	9080102c 	andhi	r2,r18,64
81107c68:	10000826 	beq	r2,zero,81107c8c <__mulsf3+0x35c>
81107c6c:	9880102c 	andhi	r2,r19,64
81107c70:	1000061e 	bne	r2,zero,81107c8c <__mulsf3+0x35c>
81107c74:	00802034 	movhi	r2,128
81107c78:	99001034 	orhi	r4,r19,64
81107c7c:	10bfffc4 	addi	r2,r2,-1
81107c80:	b029883a 	mov	r20,r22
81107c84:	2088703a 	and	r4,r4,r2
81107c88:	003fba06 	br	81107b74 <__reset+0xfb0e7b74>
81107c8c:	00802034 	movhi	r2,128
81107c90:	91001034 	orhi	r4,r18,64
81107c94:	10bfffc4 	addi	r2,r2,-1
81107c98:	2088703a 	and	r4,r4,r2
81107c9c:	003fb506 	br	81107b74 <__reset+0xfb0e7b74>
81107ca0:	00800044 	movi	r2,1
81107ca4:	10c7c83a 	sub	r3,r2,r3
81107ca8:	008006c4 	movi	r2,27
81107cac:	10ff7016 	blt	r2,r3,81107a70 <__reset+0xfb0e7a70>
81107cb0:	00800804 	movi	r2,32
81107cb4:	10c5c83a 	sub	r2,r2,r3
81107cb8:	9884983a 	sll	r2,r19,r2
81107cbc:	98c6d83a 	srl	r3,r19,r3
81107cc0:	1004c03a 	cmpne	r2,r2,zero
81107cc4:	1884b03a 	or	r2,r3,r2
81107cc8:	10c001cc 	andi	r3,r2,7
81107ccc:	18000426 	beq	r3,zero,81107ce0 <__mulsf3+0x3b0>
81107cd0:	10c003cc 	andi	r3,r2,15
81107cd4:	01000104 	movi	r4,4
81107cd8:	19000126 	beq	r3,r4,81107ce0 <__mulsf3+0x3b0>
81107cdc:	1105883a 	add	r2,r2,r4
81107ce0:	10c1002c 	andhi	r3,r2,1024
81107ce4:	18000626 	beq	r3,zero,81107d00 <__mulsf3+0x3d0>
81107ce8:	a829883a 	mov	r20,r21
81107cec:	00c00044 	movi	r3,1
81107cf0:	0009883a 	mov	r4,zero
81107cf4:	003f6106 	br	81107a7c <__reset+0xfb0e7a7c>
81107cf8:	3821883a 	mov	r16,r7
81107cfc:	003fc506 	br	81107c14 <__reset+0xfb0e7c14>
81107d00:	100491ba 	slli	r2,r2,6
81107d04:	a829883a 	mov	r20,r21
81107d08:	0007883a 	mov	r3,zero
81107d0c:	1008d27a 	srli	r4,r2,9
81107d10:	003f5a06 	br	81107a7c <__reset+0xfb0e7a7c>
81107d14:	00802034 	movhi	r2,128
81107d18:	99001034 	orhi	r4,r19,64
81107d1c:	10bfffc4 	addi	r2,r2,-1
81107d20:	a829883a 	mov	r20,r21
81107d24:	2088703a 	and	r4,r4,r2
81107d28:	003f9206 	br	81107b74 <__reset+0xfb0e7b74>

81107d2c <__floatsisf>:
81107d2c:	defffd04 	addi	sp,sp,-12
81107d30:	dfc00215 	stw	ra,8(sp)
81107d34:	dc400115 	stw	r17,4(sp)
81107d38:	dc000015 	stw	r16,0(sp)
81107d3c:	20003526 	beq	r4,zero,81107e14 <__floatsisf+0xe8>
81107d40:	2021883a 	mov	r16,r4
81107d44:	2022d7fa 	srli	r17,r4,31
81107d48:	20003616 	blt	r4,zero,81107e24 <__floatsisf+0xf8>
81107d4c:	8009883a 	mov	r4,r16
81107d50:	11089100 	call	81108910 <__clzsi2>
81107d54:	00c02784 	movi	r3,158
81107d58:	1887c83a 	sub	r3,r3,r2
81107d5c:	01002584 	movi	r4,150
81107d60:	20c01416 	blt	r4,r3,81107db4 <__floatsisf+0x88>
81107d64:	20c9c83a 	sub	r4,r4,r3
81107d68:	8120983a 	sll	r16,r16,r4
81107d6c:	00802034 	movhi	r2,128
81107d70:	10bfffc4 	addi	r2,r2,-1
81107d74:	8809883a 	mov	r4,r17
81107d78:	80a0703a 	and	r16,r16,r2
81107d7c:	18803fcc 	andi	r2,r3,255
81107d80:	100695fa 	slli	r3,r2,23
81107d84:	20803fcc 	andi	r2,r4,255
81107d88:	100897fa 	slli	r4,r2,31
81107d8c:	00802034 	movhi	r2,128
81107d90:	10bfffc4 	addi	r2,r2,-1
81107d94:	8084703a 	and	r2,r16,r2
81107d98:	10c4b03a 	or	r2,r2,r3
81107d9c:	1104b03a 	or	r2,r2,r4
81107da0:	dfc00217 	ldw	ra,8(sp)
81107da4:	dc400117 	ldw	r17,4(sp)
81107da8:	dc000017 	ldw	r16,0(sp)
81107dac:	dec00304 	addi	sp,sp,12
81107db0:	f800283a 	ret
81107db4:	01002644 	movi	r4,153
81107db8:	20c01c16 	blt	r4,r3,81107e2c <__floatsisf+0x100>
81107dbc:	20c9c83a 	sub	r4,r4,r3
81107dc0:	8120983a 	sll	r16,r16,r4
81107dc4:	013f0034 	movhi	r4,64512
81107dc8:	213fffc4 	addi	r4,r4,-1
81107dcc:	814001cc 	andi	r5,r16,7
81107dd0:	8108703a 	and	r4,r16,r4
81107dd4:	28000426 	beq	r5,zero,81107de8 <__floatsisf+0xbc>
81107dd8:	840003cc 	andi	r16,r16,15
81107ddc:	01400104 	movi	r5,4
81107de0:	81400126 	beq	r16,r5,81107de8 <__floatsisf+0xbc>
81107de4:	2149883a 	add	r4,r4,r5
81107de8:	2141002c 	andhi	r5,r4,1024
81107dec:	28000526 	beq	r5,zero,81107e04 <__floatsisf+0xd8>
81107df0:	00c027c4 	movi	r3,159
81107df4:	1887c83a 	sub	r3,r3,r2
81107df8:	00bf0034 	movhi	r2,64512
81107dfc:	10bfffc4 	addi	r2,r2,-1
81107e00:	2088703a 	and	r4,r4,r2
81107e04:	202091ba 	slli	r16,r4,6
81107e08:	8809883a 	mov	r4,r17
81107e0c:	8020d27a 	srli	r16,r16,9
81107e10:	003fda06 	br	81107d7c <__reset+0xfb0e7d7c>
81107e14:	0009883a 	mov	r4,zero
81107e18:	0007883a 	mov	r3,zero
81107e1c:	0021883a 	mov	r16,zero
81107e20:	003fd606 	br	81107d7c <__reset+0xfb0e7d7c>
81107e24:	0121c83a 	sub	r16,zero,r4
81107e28:	003fc806 	br	81107d4c <__reset+0xfb0e7d4c>
81107e2c:	01002e44 	movi	r4,185
81107e30:	20c9c83a 	sub	r4,r4,r3
81107e34:	01400144 	movi	r5,5
81107e38:	8108983a 	sll	r4,r16,r4
81107e3c:	288bc83a 	sub	r5,r5,r2
81107e40:	8160d83a 	srl	r16,r16,r5
81107e44:	2008c03a 	cmpne	r4,r4,zero
81107e48:	8120b03a 	or	r16,r16,r4
81107e4c:	003fdd06 	br	81107dc4 <__reset+0xfb0e7dc4>

81107e50 <__floatunsisf>:
81107e50:	defffe04 	addi	sp,sp,-8
81107e54:	dfc00115 	stw	ra,4(sp)
81107e58:	dc000015 	stw	r16,0(sp)
81107e5c:	20002c26 	beq	r4,zero,81107f10 <__floatunsisf+0xc0>
81107e60:	2021883a 	mov	r16,r4
81107e64:	11089100 	call	81108910 <__clzsi2>
81107e68:	00c02784 	movi	r3,158
81107e6c:	1887c83a 	sub	r3,r3,r2
81107e70:	01002584 	movi	r4,150
81107e74:	20c00f16 	blt	r4,r3,81107eb4 <__floatunsisf+0x64>
81107e78:	20c9c83a 	sub	r4,r4,r3
81107e7c:	8108983a 	sll	r4,r16,r4
81107e80:	00802034 	movhi	r2,128
81107e84:	10bfffc4 	addi	r2,r2,-1
81107e88:	2088703a 	and	r4,r4,r2
81107e8c:	18803fcc 	andi	r2,r3,255
81107e90:	100695fa 	slli	r3,r2,23
81107e94:	00802034 	movhi	r2,128
81107e98:	10bfffc4 	addi	r2,r2,-1
81107e9c:	2084703a 	and	r2,r4,r2
81107ea0:	10c4b03a 	or	r2,r2,r3
81107ea4:	dfc00117 	ldw	ra,4(sp)
81107ea8:	dc000017 	ldw	r16,0(sp)
81107eac:	dec00204 	addi	sp,sp,8
81107eb0:	f800283a 	ret
81107eb4:	01002644 	movi	r4,153
81107eb8:	20c01816 	blt	r4,r3,81107f1c <__floatunsisf+0xcc>
81107ebc:	20c9c83a 	sub	r4,r4,r3
81107ec0:	8108983a 	sll	r4,r16,r4
81107ec4:	017f0034 	movhi	r5,64512
81107ec8:	297fffc4 	addi	r5,r5,-1
81107ecc:	218001cc 	andi	r6,r4,7
81107ed0:	214a703a 	and	r5,r4,r5
81107ed4:	30000426 	beq	r6,zero,81107ee8 <__floatunsisf+0x98>
81107ed8:	210003cc 	andi	r4,r4,15
81107edc:	01800104 	movi	r6,4
81107ee0:	21800126 	beq	r4,r6,81107ee8 <__floatunsisf+0x98>
81107ee4:	298b883a 	add	r5,r5,r6
81107ee8:	2901002c 	andhi	r4,r5,1024
81107eec:	20000526 	beq	r4,zero,81107f04 <__floatunsisf+0xb4>
81107ef0:	00c027c4 	movi	r3,159
81107ef4:	1887c83a 	sub	r3,r3,r2
81107ef8:	00bf0034 	movhi	r2,64512
81107efc:	10bfffc4 	addi	r2,r2,-1
81107f00:	288a703a 	and	r5,r5,r2
81107f04:	280891ba 	slli	r4,r5,6
81107f08:	2008d27a 	srli	r4,r4,9
81107f0c:	003fdf06 	br	81107e8c <__reset+0xfb0e7e8c>
81107f10:	0007883a 	mov	r3,zero
81107f14:	0009883a 	mov	r4,zero
81107f18:	003fdc06 	br	81107e8c <__reset+0xfb0e7e8c>
81107f1c:	01402e44 	movi	r5,185
81107f20:	28cbc83a 	sub	r5,r5,r3
81107f24:	01000144 	movi	r4,5
81107f28:	2089c83a 	sub	r4,r4,r2
81107f2c:	814a983a 	sll	r5,r16,r5
81107f30:	8108d83a 	srl	r4,r16,r4
81107f34:	2820c03a 	cmpne	r16,r5,zero
81107f38:	2408b03a 	or	r4,r4,r16
81107f3c:	003fe106 	br	81107ec4 <__reset+0xfb0e7ec4>

81107f40 <__muldf3>:
81107f40:	defff304 	addi	sp,sp,-52
81107f44:	2804d53a 	srli	r2,r5,20
81107f48:	dd800915 	stw	r22,36(sp)
81107f4c:	282cd7fa 	srli	r22,r5,31
81107f50:	dc000315 	stw	r16,12(sp)
81107f54:	04000434 	movhi	r16,16
81107f58:	dd400815 	stw	r21,32(sp)
81107f5c:	dc800515 	stw	r18,20(sp)
81107f60:	843fffc4 	addi	r16,r16,-1
81107f64:	dfc00c15 	stw	ra,48(sp)
81107f68:	df000b15 	stw	fp,44(sp)
81107f6c:	ddc00a15 	stw	r23,40(sp)
81107f70:	dd000715 	stw	r20,28(sp)
81107f74:	dcc00615 	stw	r19,24(sp)
81107f78:	dc400415 	stw	r17,16(sp)
81107f7c:	1481ffcc 	andi	r18,r2,2047
81107f80:	2c20703a 	and	r16,r5,r16
81107f84:	b02b883a 	mov	r21,r22
81107f88:	b2403fcc 	andi	r9,r22,255
81107f8c:	90006026 	beq	r18,zero,81108110 <__muldf3+0x1d0>
81107f90:	0081ffc4 	movi	r2,2047
81107f94:	2029883a 	mov	r20,r4
81107f98:	90803626 	beq	r18,r2,81108074 <__muldf3+0x134>
81107f9c:	80800434 	orhi	r2,r16,16
81107fa0:	100490fa 	slli	r2,r2,3
81107fa4:	2020d77a 	srli	r16,r4,29
81107fa8:	202890fa 	slli	r20,r4,3
81107fac:	94bf0044 	addi	r18,r18,-1023
81107fb0:	80a0b03a 	or	r16,r16,r2
81107fb4:	0027883a 	mov	r19,zero
81107fb8:	0039883a 	mov	fp,zero
81107fbc:	3804d53a 	srli	r2,r7,20
81107fc0:	382ed7fa 	srli	r23,r7,31
81107fc4:	04400434 	movhi	r17,16
81107fc8:	8c7fffc4 	addi	r17,r17,-1
81107fcc:	1081ffcc 	andi	r2,r2,2047
81107fd0:	3011883a 	mov	r8,r6
81107fd4:	3c62703a 	and	r17,r7,r17
81107fd8:	ba803fcc 	andi	r10,r23,255
81107fdc:	10006d26 	beq	r2,zero,81108194 <__muldf3+0x254>
81107fe0:	00c1ffc4 	movi	r3,2047
81107fe4:	10c06526 	beq	r2,r3,8110817c <__muldf3+0x23c>
81107fe8:	88c00434 	orhi	r3,r17,16
81107fec:	180690fa 	slli	r3,r3,3
81107ff0:	3022d77a 	srli	r17,r6,29
81107ff4:	301090fa 	slli	r8,r6,3
81107ff8:	10bf0044 	addi	r2,r2,-1023
81107ffc:	88e2b03a 	or	r17,r17,r3
81108000:	000b883a 	mov	r5,zero
81108004:	9085883a 	add	r2,r18,r2
81108008:	2cc8b03a 	or	r4,r5,r19
8110800c:	00c003c4 	movi	r3,15
81108010:	bdacf03a 	xor	r22,r23,r22
81108014:	12c00044 	addi	r11,r2,1
81108018:	19009936 	bltu	r3,r4,81108280 <__muldf3+0x340>
8110801c:	200890ba 	slli	r4,r4,2
81108020:	00e04474 	movhi	r3,33041
81108024:	18e00d04 	addi	r3,r3,-32716
81108028:	20c9883a 	add	r4,r4,r3
8110802c:	20c00017 	ldw	r3,0(r4)
81108030:	1800683a 	jmp	r3
81108034:	81108280 	call	88110828 <__reset+0x20f0828>
81108038:	81108094 	ori	r4,r16,16898
8110803c:	81108094 	ori	r4,r16,16898
81108040:	81108090 	cmplti	r4,r16,16898
81108044:	8110825c 	xori	r4,r16,16905
81108048:	8110825c 	xori	r4,r16,16905
8110804c:	81108244 	addi	r4,r16,16905
81108050:	81108090 	cmplti	r4,r16,16898
81108054:	8110825c 	xori	r4,r16,16905
81108058:	81108244 	addi	r4,r16,16905
8110805c:	8110825c 	xori	r4,r16,16905
81108060:	81108090 	cmplti	r4,r16,16898
81108064:	8110826c 	andhi	r4,r16,16905
81108068:	8110826c 	andhi	r4,r16,16905
8110806c:	8110826c 	andhi	r4,r16,16905
81108070:	81108488 	cmpgei	r4,r16,16914
81108074:	2404b03a 	or	r2,r4,r16
81108078:	10006f1e 	bne	r2,zero,81108238 <__muldf3+0x2f8>
8110807c:	04c00204 	movi	r19,8
81108080:	0021883a 	mov	r16,zero
81108084:	0029883a 	mov	r20,zero
81108088:	07000084 	movi	fp,2
8110808c:	003fcb06 	br	81107fbc <__reset+0xfb0e7fbc>
81108090:	502d883a 	mov	r22,r10
81108094:	00800084 	movi	r2,2
81108098:	28805726 	beq	r5,r2,811081f8 <__muldf3+0x2b8>
8110809c:	008000c4 	movi	r2,3
811080a0:	28816626 	beq	r5,r2,8110863c <__muldf3+0x6fc>
811080a4:	00800044 	movi	r2,1
811080a8:	2881411e 	bne	r5,r2,811085b0 <__muldf3+0x670>
811080ac:	b02b883a 	mov	r21,r22
811080b0:	0005883a 	mov	r2,zero
811080b4:	000b883a 	mov	r5,zero
811080b8:	0029883a 	mov	r20,zero
811080bc:	1004953a 	slli	r2,r2,20
811080c0:	a8c03fcc 	andi	r3,r21,255
811080c4:	04400434 	movhi	r17,16
811080c8:	8c7fffc4 	addi	r17,r17,-1
811080cc:	180697fa 	slli	r3,r3,31
811080d0:	2c4a703a 	and	r5,r5,r17
811080d4:	288ab03a 	or	r5,r5,r2
811080d8:	28c6b03a 	or	r3,r5,r3
811080dc:	a005883a 	mov	r2,r20
811080e0:	dfc00c17 	ldw	ra,48(sp)
811080e4:	df000b17 	ldw	fp,44(sp)
811080e8:	ddc00a17 	ldw	r23,40(sp)
811080ec:	dd800917 	ldw	r22,36(sp)
811080f0:	dd400817 	ldw	r21,32(sp)
811080f4:	dd000717 	ldw	r20,28(sp)
811080f8:	dcc00617 	ldw	r19,24(sp)
811080fc:	dc800517 	ldw	r18,20(sp)
81108100:	dc400417 	ldw	r17,16(sp)
81108104:	dc000317 	ldw	r16,12(sp)
81108108:	dec00d04 	addi	sp,sp,52
8110810c:	f800283a 	ret
81108110:	2404b03a 	or	r2,r4,r16
81108114:	2027883a 	mov	r19,r4
81108118:	10004226 	beq	r2,zero,81108224 <__muldf3+0x2e4>
8110811c:	8000fc26 	beq	r16,zero,81108510 <__muldf3+0x5d0>
81108120:	8009883a 	mov	r4,r16
81108124:	d9800215 	stw	r6,8(sp)
81108128:	d9c00015 	stw	r7,0(sp)
8110812c:	da400115 	stw	r9,4(sp)
81108130:	11089100 	call	81108910 <__clzsi2>
81108134:	d9800217 	ldw	r6,8(sp)
81108138:	d9c00017 	ldw	r7,0(sp)
8110813c:	da400117 	ldw	r9,4(sp)
81108140:	113ffd44 	addi	r4,r2,-11
81108144:	00c00704 	movi	r3,28
81108148:	1900ed16 	blt	r3,r4,81108500 <__muldf3+0x5c0>
8110814c:	00c00744 	movi	r3,29
81108150:	147ffe04 	addi	r17,r2,-8
81108154:	1907c83a 	sub	r3,r3,r4
81108158:	8460983a 	sll	r16,r16,r17
8110815c:	98c6d83a 	srl	r3,r19,r3
81108160:	9c68983a 	sll	r20,r19,r17
81108164:	1c20b03a 	or	r16,r3,r16
81108168:	1080fcc4 	addi	r2,r2,1011
8110816c:	00a5c83a 	sub	r18,zero,r2
81108170:	0027883a 	mov	r19,zero
81108174:	0039883a 	mov	fp,zero
81108178:	003f9006 	br	81107fbc <__reset+0xfb0e7fbc>
8110817c:	3446b03a 	or	r3,r6,r17
81108180:	1800261e 	bne	r3,zero,8110821c <__muldf3+0x2dc>
81108184:	0023883a 	mov	r17,zero
81108188:	0011883a 	mov	r8,zero
8110818c:	01400084 	movi	r5,2
81108190:	003f9c06 	br	81108004 <__reset+0xfb0e8004>
81108194:	3446b03a 	or	r3,r6,r17
81108198:	18001c26 	beq	r3,zero,8110820c <__muldf3+0x2cc>
8110819c:	8800ce26 	beq	r17,zero,811084d8 <__muldf3+0x598>
811081a0:	8809883a 	mov	r4,r17
811081a4:	d9800215 	stw	r6,8(sp)
811081a8:	da400115 	stw	r9,4(sp)
811081ac:	da800015 	stw	r10,0(sp)
811081b0:	11089100 	call	81108910 <__clzsi2>
811081b4:	d9800217 	ldw	r6,8(sp)
811081b8:	da400117 	ldw	r9,4(sp)
811081bc:	da800017 	ldw	r10,0(sp)
811081c0:	113ffd44 	addi	r4,r2,-11
811081c4:	00c00704 	movi	r3,28
811081c8:	1900bf16 	blt	r3,r4,811084c8 <__muldf3+0x588>
811081cc:	00c00744 	movi	r3,29
811081d0:	123ffe04 	addi	r8,r2,-8
811081d4:	1907c83a 	sub	r3,r3,r4
811081d8:	8a22983a 	sll	r17,r17,r8
811081dc:	30c6d83a 	srl	r3,r6,r3
811081e0:	3210983a 	sll	r8,r6,r8
811081e4:	1c62b03a 	or	r17,r3,r17
811081e8:	1080fcc4 	addi	r2,r2,1011
811081ec:	0085c83a 	sub	r2,zero,r2
811081f0:	000b883a 	mov	r5,zero
811081f4:	003f8306 	br	81108004 <__reset+0xfb0e8004>
811081f8:	b02b883a 	mov	r21,r22
811081fc:	0081ffc4 	movi	r2,2047
81108200:	000b883a 	mov	r5,zero
81108204:	0029883a 	mov	r20,zero
81108208:	003fac06 	br	811080bc <__reset+0xfb0e80bc>
8110820c:	0023883a 	mov	r17,zero
81108210:	0011883a 	mov	r8,zero
81108214:	01400044 	movi	r5,1
81108218:	003f7a06 	br	81108004 <__reset+0xfb0e8004>
8110821c:	014000c4 	movi	r5,3
81108220:	003f7806 	br	81108004 <__reset+0xfb0e8004>
81108224:	04c00104 	movi	r19,4
81108228:	0021883a 	mov	r16,zero
8110822c:	0029883a 	mov	r20,zero
81108230:	07000044 	movi	fp,1
81108234:	003f6106 	br	81107fbc <__reset+0xfb0e7fbc>
81108238:	04c00304 	movi	r19,12
8110823c:	070000c4 	movi	fp,3
81108240:	003f5e06 	br	81107fbc <__reset+0xfb0e7fbc>
81108244:	01400434 	movhi	r5,16
81108248:	002b883a 	mov	r21,zero
8110824c:	297fffc4 	addi	r5,r5,-1
81108250:	053fffc4 	movi	r20,-1
81108254:	0081ffc4 	movi	r2,2047
81108258:	003f9806 	br	811080bc <__reset+0xfb0e80bc>
8110825c:	8023883a 	mov	r17,r16
81108260:	a011883a 	mov	r8,r20
81108264:	e00b883a 	mov	r5,fp
81108268:	003f8a06 	br	81108094 <__reset+0xfb0e8094>
8110826c:	8023883a 	mov	r17,r16
81108270:	a011883a 	mov	r8,r20
81108274:	482d883a 	mov	r22,r9
81108278:	e00b883a 	mov	r5,fp
8110827c:	003f8506 	br	81108094 <__reset+0xfb0e8094>
81108280:	a00ad43a 	srli	r5,r20,16
81108284:	401ad43a 	srli	r13,r8,16
81108288:	a53fffcc 	andi	r20,r20,65535
8110828c:	423fffcc 	andi	r8,r8,65535
81108290:	4519383a 	mul	r12,r8,r20
81108294:	4147383a 	mul	r3,r8,r5
81108298:	6d09383a 	mul	r4,r13,r20
8110829c:	600cd43a 	srli	r6,r12,16
811082a0:	2b5d383a 	mul	r14,r5,r13
811082a4:	20c9883a 	add	r4,r4,r3
811082a8:	310d883a 	add	r6,r6,r4
811082ac:	30c0022e 	bgeu	r6,r3,811082b8 <__muldf3+0x378>
811082b0:	00c00074 	movhi	r3,1
811082b4:	70dd883a 	add	r14,r14,r3
811082b8:	8826d43a 	srli	r19,r17,16
811082bc:	8bffffcc 	andi	r15,r17,65535
811082c0:	7d23383a 	mul	r17,r15,r20
811082c4:	7949383a 	mul	r4,r15,r5
811082c8:	9d29383a 	mul	r20,r19,r20
811082cc:	8814d43a 	srli	r10,r17,16
811082d0:	3012943a 	slli	r9,r6,16
811082d4:	a129883a 	add	r20,r20,r4
811082d8:	633fffcc 	andi	r12,r12,65535
811082dc:	5515883a 	add	r10,r10,r20
811082e0:	3006d43a 	srli	r3,r6,16
811082e4:	4b13883a 	add	r9,r9,r12
811082e8:	2ccb383a 	mul	r5,r5,r19
811082ec:	5100022e 	bgeu	r10,r4,811082f8 <__muldf3+0x3b8>
811082f0:	01000074 	movhi	r4,1
811082f4:	290b883a 	add	r5,r5,r4
811082f8:	802ad43a 	srli	r21,r16,16
811082fc:	843fffcc 	andi	r16,r16,65535
81108300:	440d383a 	mul	r6,r8,r16
81108304:	4565383a 	mul	r18,r8,r21
81108308:	8349383a 	mul	r4,r16,r13
8110830c:	500e943a 	slli	r7,r10,16
81108310:	3010d43a 	srli	r8,r6,16
81108314:	5028d43a 	srli	r20,r10,16
81108318:	2489883a 	add	r4,r4,r18
8110831c:	8abfffcc 	andi	r10,r17,65535
81108320:	3a95883a 	add	r10,r7,r10
81108324:	4119883a 	add	r12,r8,r4
81108328:	a169883a 	add	r20,r20,r5
8110832c:	1a87883a 	add	r3,r3,r10
81108330:	6d5b383a 	mul	r13,r13,r21
81108334:	6480022e 	bgeu	r12,r18,81108340 <__muldf3+0x400>
81108338:	01000074 	movhi	r4,1
8110833c:	691b883a 	add	r13,r13,r4
81108340:	7c25383a 	mul	r18,r15,r16
81108344:	7d4b383a 	mul	r5,r15,r21
81108348:	84cf383a 	mul	r7,r16,r19
8110834c:	901ed43a 	srli	r15,r18,16
81108350:	6008d43a 	srli	r4,r12,16
81108354:	6010943a 	slli	r8,r12,16
81108358:	394f883a 	add	r7,r7,r5
8110835c:	333fffcc 	andi	r12,r6,65535
81108360:	79df883a 	add	r15,r15,r7
81108364:	235b883a 	add	r13,r4,r13
81108368:	9d63383a 	mul	r17,r19,r21
8110836c:	4309883a 	add	r4,r8,r12
81108370:	7940022e 	bgeu	r15,r5,8110837c <__muldf3+0x43c>
81108374:	01400074 	movhi	r5,1
81108378:	8963883a 	add	r17,r17,r5
8110837c:	780a943a 	slli	r5,r15,16
81108380:	91bfffcc 	andi	r6,r18,65535
81108384:	70c7883a 	add	r3,r14,r3
81108388:	298d883a 	add	r6,r5,r6
8110838c:	1a8f803a 	cmpltu	r7,r3,r10
81108390:	350b883a 	add	r5,r6,r20
81108394:	20c7883a 	add	r3,r4,r3
81108398:	3955883a 	add	r10,r7,r5
8110839c:	1909803a 	cmpltu	r4,r3,r4
811083a0:	6a91883a 	add	r8,r13,r10
811083a4:	780cd43a 	srli	r6,r15,16
811083a8:	2219883a 	add	r12,r4,r8
811083ac:	2d0b803a 	cmpltu	r5,r5,r20
811083b0:	51cf803a 	cmpltu	r7,r10,r7
811083b4:	29ceb03a 	or	r7,r5,r7
811083b8:	4351803a 	cmpltu	r8,r8,r13
811083bc:	610b803a 	cmpltu	r5,r12,r4
811083c0:	4148b03a 	or	r4,r8,r5
811083c4:	398f883a 	add	r7,r7,r6
811083c8:	3909883a 	add	r4,r7,r4
811083cc:	1810927a 	slli	r8,r3,9
811083d0:	2449883a 	add	r4,r4,r17
811083d4:	2008927a 	slli	r4,r4,9
811083d8:	6022d5fa 	srli	r17,r12,23
811083dc:	1806d5fa 	srli	r3,r3,23
811083e0:	4252b03a 	or	r9,r8,r9
811083e4:	600a927a 	slli	r5,r12,9
811083e8:	4810c03a 	cmpne	r8,r9,zero
811083ec:	2462b03a 	or	r17,r4,r17
811083f0:	40c6b03a 	or	r3,r8,r3
811083f4:	8900402c 	andhi	r4,r17,256
811083f8:	1950b03a 	or	r8,r3,r5
811083fc:	20000726 	beq	r4,zero,8110841c <__muldf3+0x4dc>
81108400:	4006d07a 	srli	r3,r8,1
81108404:	880497fa 	slli	r2,r17,31
81108408:	4200004c 	andi	r8,r8,1
8110840c:	8822d07a 	srli	r17,r17,1
81108410:	1a10b03a 	or	r8,r3,r8
81108414:	1210b03a 	or	r8,r2,r8
81108418:	5805883a 	mov	r2,r11
8110841c:	1140ffc4 	addi	r5,r2,1023
81108420:	0140440e 	bge	zero,r5,81108534 <__muldf3+0x5f4>
81108424:	40c001cc 	andi	r3,r8,7
81108428:	18000726 	beq	r3,zero,81108448 <__muldf3+0x508>
8110842c:	40c003cc 	andi	r3,r8,15
81108430:	01000104 	movi	r4,4
81108434:	19000426 	beq	r3,r4,81108448 <__muldf3+0x508>
81108438:	4107883a 	add	r3,r8,r4
8110843c:	1a11803a 	cmpltu	r8,r3,r8
81108440:	8a23883a 	add	r17,r17,r8
81108444:	1811883a 	mov	r8,r3
81108448:	88c0402c 	andhi	r3,r17,256
8110844c:	18000426 	beq	r3,zero,81108460 <__muldf3+0x520>
81108450:	11410004 	addi	r5,r2,1024
81108454:	00bfc034 	movhi	r2,65280
81108458:	10bfffc4 	addi	r2,r2,-1
8110845c:	88a2703a 	and	r17,r17,r2
81108460:	0081ff84 	movi	r2,2046
81108464:	117f6416 	blt	r2,r5,811081f8 <__reset+0xfb0e81f8>
81108468:	8828977a 	slli	r20,r17,29
8110846c:	4010d0fa 	srli	r8,r8,3
81108470:	8822927a 	slli	r17,r17,9
81108474:	2881ffcc 	andi	r2,r5,2047
81108478:	a228b03a 	or	r20,r20,r8
8110847c:	880ad33a 	srli	r5,r17,12
81108480:	b02b883a 	mov	r21,r22
81108484:	003f0d06 	br	811080bc <__reset+0xfb0e80bc>
81108488:	8080022c 	andhi	r2,r16,8
8110848c:	10000926 	beq	r2,zero,811084b4 <__muldf3+0x574>
81108490:	8880022c 	andhi	r2,r17,8
81108494:	1000071e 	bne	r2,zero,811084b4 <__muldf3+0x574>
81108498:	00800434 	movhi	r2,16
8110849c:	89400234 	orhi	r5,r17,8
811084a0:	10bfffc4 	addi	r2,r2,-1
811084a4:	b82b883a 	mov	r21,r23
811084a8:	288a703a 	and	r5,r5,r2
811084ac:	4029883a 	mov	r20,r8
811084b0:	003f6806 	br	81108254 <__reset+0xfb0e8254>
811084b4:	00800434 	movhi	r2,16
811084b8:	81400234 	orhi	r5,r16,8
811084bc:	10bfffc4 	addi	r2,r2,-1
811084c0:	288a703a 	and	r5,r5,r2
811084c4:	003f6306 	br	81108254 <__reset+0xfb0e8254>
811084c8:	147ff604 	addi	r17,r2,-40
811084cc:	3462983a 	sll	r17,r6,r17
811084d0:	0011883a 	mov	r8,zero
811084d4:	003f4406 	br	811081e8 <__reset+0xfb0e81e8>
811084d8:	3009883a 	mov	r4,r6
811084dc:	d9800215 	stw	r6,8(sp)
811084e0:	da400115 	stw	r9,4(sp)
811084e4:	da800015 	stw	r10,0(sp)
811084e8:	11089100 	call	81108910 <__clzsi2>
811084ec:	10800804 	addi	r2,r2,32
811084f0:	da800017 	ldw	r10,0(sp)
811084f4:	da400117 	ldw	r9,4(sp)
811084f8:	d9800217 	ldw	r6,8(sp)
811084fc:	003f3006 	br	811081c0 <__reset+0xfb0e81c0>
81108500:	143ff604 	addi	r16,r2,-40
81108504:	9c20983a 	sll	r16,r19,r16
81108508:	0029883a 	mov	r20,zero
8110850c:	003f1606 	br	81108168 <__reset+0xfb0e8168>
81108510:	d9800215 	stw	r6,8(sp)
81108514:	d9c00015 	stw	r7,0(sp)
81108518:	da400115 	stw	r9,4(sp)
8110851c:	11089100 	call	81108910 <__clzsi2>
81108520:	10800804 	addi	r2,r2,32
81108524:	da400117 	ldw	r9,4(sp)
81108528:	d9c00017 	ldw	r7,0(sp)
8110852c:	d9800217 	ldw	r6,8(sp)
81108530:	003f0306 	br	81108140 <__reset+0xfb0e8140>
81108534:	00c00044 	movi	r3,1
81108538:	1947c83a 	sub	r3,r3,r5
8110853c:	00800e04 	movi	r2,56
81108540:	10feda16 	blt	r2,r3,811080ac <__reset+0xfb0e80ac>
81108544:	008007c4 	movi	r2,31
81108548:	10c01b16 	blt	r2,r3,811085b8 <__muldf3+0x678>
8110854c:	00800804 	movi	r2,32
81108550:	10c5c83a 	sub	r2,r2,r3
81108554:	888a983a 	sll	r5,r17,r2
81108558:	40c8d83a 	srl	r4,r8,r3
8110855c:	4084983a 	sll	r2,r8,r2
81108560:	88e2d83a 	srl	r17,r17,r3
81108564:	2906b03a 	or	r3,r5,r4
81108568:	1004c03a 	cmpne	r2,r2,zero
8110856c:	1886b03a 	or	r3,r3,r2
81108570:	188001cc 	andi	r2,r3,7
81108574:	10000726 	beq	r2,zero,81108594 <__muldf3+0x654>
81108578:	188003cc 	andi	r2,r3,15
8110857c:	01000104 	movi	r4,4
81108580:	11000426 	beq	r2,r4,81108594 <__muldf3+0x654>
81108584:	1805883a 	mov	r2,r3
81108588:	10c00104 	addi	r3,r2,4
8110858c:	1885803a 	cmpltu	r2,r3,r2
81108590:	88a3883a 	add	r17,r17,r2
81108594:	8880202c 	andhi	r2,r17,128
81108598:	10001c26 	beq	r2,zero,8110860c <__muldf3+0x6cc>
8110859c:	b02b883a 	mov	r21,r22
811085a0:	00800044 	movi	r2,1
811085a4:	000b883a 	mov	r5,zero
811085a8:	0029883a 	mov	r20,zero
811085ac:	003ec306 	br	811080bc <__reset+0xfb0e80bc>
811085b0:	5805883a 	mov	r2,r11
811085b4:	003f9906 	br	8110841c <__reset+0xfb0e841c>
811085b8:	00bff844 	movi	r2,-31
811085bc:	1145c83a 	sub	r2,r2,r5
811085c0:	8888d83a 	srl	r4,r17,r2
811085c4:	00800804 	movi	r2,32
811085c8:	18801a26 	beq	r3,r2,81108634 <__muldf3+0x6f4>
811085cc:	00801004 	movi	r2,64
811085d0:	10c5c83a 	sub	r2,r2,r3
811085d4:	8884983a 	sll	r2,r17,r2
811085d8:	1204b03a 	or	r2,r2,r8
811085dc:	1004c03a 	cmpne	r2,r2,zero
811085e0:	2084b03a 	or	r2,r4,r2
811085e4:	144001cc 	andi	r17,r2,7
811085e8:	88000d1e 	bne	r17,zero,81108620 <__muldf3+0x6e0>
811085ec:	000b883a 	mov	r5,zero
811085f0:	1028d0fa 	srli	r20,r2,3
811085f4:	b02b883a 	mov	r21,r22
811085f8:	0005883a 	mov	r2,zero
811085fc:	a468b03a 	or	r20,r20,r17
81108600:	003eae06 	br	811080bc <__reset+0xfb0e80bc>
81108604:	1007883a 	mov	r3,r2
81108608:	0023883a 	mov	r17,zero
8110860c:	880a927a 	slli	r5,r17,9
81108610:	1805883a 	mov	r2,r3
81108614:	8822977a 	slli	r17,r17,29
81108618:	280ad33a 	srli	r5,r5,12
8110861c:	003ff406 	br	811085f0 <__reset+0xfb0e85f0>
81108620:	10c003cc 	andi	r3,r2,15
81108624:	01000104 	movi	r4,4
81108628:	193ff626 	beq	r3,r4,81108604 <__reset+0xfb0e8604>
8110862c:	0023883a 	mov	r17,zero
81108630:	003fd506 	br	81108588 <__reset+0xfb0e8588>
81108634:	0005883a 	mov	r2,zero
81108638:	003fe706 	br	811085d8 <__reset+0xfb0e85d8>
8110863c:	00800434 	movhi	r2,16
81108640:	89400234 	orhi	r5,r17,8
81108644:	10bfffc4 	addi	r2,r2,-1
81108648:	b02b883a 	mov	r21,r22
8110864c:	288a703a 	and	r5,r5,r2
81108650:	4029883a 	mov	r20,r8
81108654:	003eff06 	br	81108254 <__reset+0xfb0e8254>

81108658 <__extendsfdf2>:
81108658:	200ad5fa 	srli	r5,r4,23
8110865c:	defffd04 	addi	sp,sp,-12
81108660:	dc400115 	stw	r17,4(sp)
81108664:	29403fcc 	andi	r5,r5,255
81108668:	29800044 	addi	r6,r5,1
8110866c:	04402034 	movhi	r17,128
81108670:	dc000015 	stw	r16,0(sp)
81108674:	8c7fffc4 	addi	r17,r17,-1
81108678:	dfc00215 	stw	ra,8(sp)
8110867c:	31803fcc 	andi	r6,r6,255
81108680:	00800044 	movi	r2,1
81108684:	8922703a 	and	r17,r17,r4
81108688:	2020d7fa 	srli	r16,r4,31
8110868c:	1180110e 	bge	r2,r6,811086d4 <__extendsfdf2+0x7c>
81108690:	880cd0fa 	srli	r6,r17,3
81108694:	8822977a 	slli	r17,r17,29
81108698:	2940e004 	addi	r5,r5,896
8110869c:	2941ffcc 	andi	r5,r5,2047
811086a0:	2804953a 	slli	r2,r5,20
811086a4:	01400434 	movhi	r5,16
811086a8:	800697fa 	slli	r3,r16,31
811086ac:	297fffc4 	addi	r5,r5,-1
811086b0:	314a703a 	and	r5,r6,r5
811086b4:	288ab03a 	or	r5,r5,r2
811086b8:	28c6b03a 	or	r3,r5,r3
811086bc:	8805883a 	mov	r2,r17
811086c0:	dfc00217 	ldw	ra,8(sp)
811086c4:	dc400117 	ldw	r17,4(sp)
811086c8:	dc000017 	ldw	r16,0(sp)
811086cc:	dec00304 	addi	sp,sp,12
811086d0:	f800283a 	ret
811086d4:	2800111e 	bne	r5,zero,8110871c <__extendsfdf2+0xc4>
811086d8:	88001c26 	beq	r17,zero,8110874c <__extendsfdf2+0xf4>
811086dc:	8809883a 	mov	r4,r17
811086e0:	11089100 	call	81108910 <__clzsi2>
811086e4:	00c00284 	movi	r3,10
811086e8:	18801b16 	blt	r3,r2,81108758 <__extendsfdf2+0x100>
811086ec:	018002c4 	movi	r6,11
811086f0:	308dc83a 	sub	r6,r6,r2
811086f4:	11000544 	addi	r4,r2,21
811086f8:	8986d83a 	srl	r3,r17,r6
811086fc:	8922983a 	sll	r17,r17,r4
81108700:	0180e244 	movi	r6,905
81108704:	01400434 	movhi	r5,16
81108708:	3085c83a 	sub	r2,r6,r2
8110870c:	297fffc4 	addi	r5,r5,-1
81108710:	194c703a 	and	r6,r3,r5
81108714:	1141ffcc 	andi	r5,r2,2047
81108718:	003fe006 	br	8110869c <__reset+0xfb0e869c>
8110871c:	88000826 	beq	r17,zero,81108740 <__extendsfdf2+0xe8>
81108720:	880cd0fa 	srli	r6,r17,3
81108724:	00800434 	movhi	r2,16
81108728:	10bfffc4 	addi	r2,r2,-1
8110872c:	31800234 	orhi	r6,r6,8
81108730:	8822977a 	slli	r17,r17,29
81108734:	308c703a 	and	r6,r6,r2
81108738:	0141ffc4 	movi	r5,2047
8110873c:	003fd706 	br	8110869c <__reset+0xfb0e869c>
81108740:	0141ffc4 	movi	r5,2047
81108744:	000d883a 	mov	r6,zero
81108748:	003fd406 	br	8110869c <__reset+0xfb0e869c>
8110874c:	000b883a 	mov	r5,zero
81108750:	000d883a 	mov	r6,zero
81108754:	003fd106 	br	8110869c <__reset+0xfb0e869c>
81108758:	11bffd44 	addi	r6,r2,-11
8110875c:	8986983a 	sll	r3,r17,r6
81108760:	0023883a 	mov	r17,zero
81108764:	003fe606 	br	81108700 <__reset+0xfb0e8700>

81108768 <__truncdfsf2>:
81108768:	2810d53a 	srli	r8,r5,20
8110876c:	01c00434 	movhi	r7,16
81108770:	39ffffc4 	addi	r7,r7,-1
81108774:	29ce703a 	and	r7,r5,r7
81108778:	4201ffcc 	andi	r8,r8,2047
8110877c:	380e90fa 	slli	r7,r7,3
81108780:	200cd77a 	srli	r6,r4,29
81108784:	42400044 	addi	r9,r8,1
81108788:	4a41ffcc 	andi	r9,r9,2047
8110878c:	00c00044 	movi	r3,1
81108790:	280ad7fa 	srli	r5,r5,31
81108794:	31ceb03a 	or	r7,r6,r7
81108798:	200490fa 	slli	r2,r4,3
8110879c:	1a40230e 	bge	r3,r9,8110882c <__truncdfsf2+0xc4>
811087a0:	40ff2004 	addi	r3,r8,-896
811087a4:	01803f84 	movi	r6,254
811087a8:	30c01516 	blt	r6,r3,81108800 <__truncdfsf2+0x98>
811087ac:	00c0380e 	bge	zero,r3,81108890 <__truncdfsf2+0x128>
811087b0:	200c91ba 	slli	r6,r4,6
811087b4:	380e90fa 	slli	r7,r7,3
811087b8:	1004d77a 	srli	r2,r2,29
811087bc:	300cc03a 	cmpne	r6,r6,zero
811087c0:	31ccb03a 	or	r6,r6,r7
811087c4:	308cb03a 	or	r6,r6,r2
811087c8:	308001cc 	andi	r2,r6,7
811087cc:	10000426 	beq	r2,zero,811087e0 <__truncdfsf2+0x78>
811087d0:	308003cc 	andi	r2,r6,15
811087d4:	01000104 	movi	r4,4
811087d8:	11000126 	beq	r2,r4,811087e0 <__truncdfsf2+0x78>
811087dc:	31800104 	addi	r6,r6,4
811087e0:	3081002c 	andhi	r2,r6,1024
811087e4:	10001626 	beq	r2,zero,81108840 <__truncdfsf2+0xd8>
811087e8:	18c00044 	addi	r3,r3,1
811087ec:	00803fc4 	movi	r2,255
811087f0:	18800326 	beq	r3,r2,81108800 <__truncdfsf2+0x98>
811087f4:	300c91ba 	slli	r6,r6,6
811087f8:	300cd27a 	srli	r6,r6,9
811087fc:	00000206 	br	81108808 <__truncdfsf2+0xa0>
81108800:	00ffffc4 	movi	r3,-1
81108804:	000d883a 	mov	r6,zero
81108808:	18c03fcc 	andi	r3,r3,255
8110880c:	180895fa 	slli	r4,r3,23
81108810:	00c02034 	movhi	r3,128
81108814:	280a97fa 	slli	r5,r5,31
81108818:	18ffffc4 	addi	r3,r3,-1
8110881c:	30c6703a 	and	r3,r6,r3
81108820:	1906b03a 	or	r3,r3,r4
81108824:	1944b03a 	or	r2,r3,r5
81108828:	f800283a 	ret
8110882c:	40000b1e 	bne	r8,zero,8110885c <__truncdfsf2+0xf4>
81108830:	388cb03a 	or	r6,r7,r2
81108834:	0007883a 	mov	r3,zero
81108838:	30000426 	beq	r6,zero,8110884c <__truncdfsf2+0xe4>
8110883c:	01800144 	movi	r6,5
81108840:	00803fc4 	movi	r2,255
81108844:	300cd0fa 	srli	r6,r6,3
81108848:	18800a26 	beq	r3,r2,81108874 <__truncdfsf2+0x10c>
8110884c:	00802034 	movhi	r2,128
81108850:	10bfffc4 	addi	r2,r2,-1
81108854:	308c703a 	and	r6,r6,r2
81108858:	003feb06 	br	81108808 <__reset+0xfb0e8808>
8110885c:	3888b03a 	or	r4,r7,r2
81108860:	203fe726 	beq	r4,zero,81108800 <__reset+0xfb0e8800>
81108864:	380c90fa 	slli	r6,r7,3
81108868:	00c03fc4 	movi	r3,255
8110886c:	31808034 	orhi	r6,r6,512
81108870:	003fd506 	br	811087c8 <__reset+0xfb0e87c8>
81108874:	303fe226 	beq	r6,zero,81108800 <__reset+0xfb0e8800>
81108878:	00802034 	movhi	r2,128
8110887c:	31801034 	orhi	r6,r6,64
81108880:	10bfffc4 	addi	r2,r2,-1
81108884:	00ffffc4 	movi	r3,-1
81108888:	308c703a 	and	r6,r6,r2
8110888c:	003fde06 	br	81108808 <__reset+0xfb0e8808>
81108890:	013ffa44 	movi	r4,-23
81108894:	19000e16 	blt	r3,r4,811088d0 <__truncdfsf2+0x168>
81108898:	01000784 	movi	r4,30
8110889c:	20c9c83a 	sub	r4,r4,r3
811088a0:	018007c4 	movi	r6,31
811088a4:	39c02034 	orhi	r7,r7,128
811088a8:	31000b16 	blt	r6,r4,811088d8 <__truncdfsf2+0x170>
811088ac:	423f2084 	addi	r8,r8,-894
811088b0:	120c983a 	sll	r6,r2,r8
811088b4:	3a0e983a 	sll	r7,r7,r8
811088b8:	1104d83a 	srl	r2,r2,r4
811088bc:	300cc03a 	cmpne	r6,r6,zero
811088c0:	31ceb03a 	or	r7,r6,r7
811088c4:	388cb03a 	or	r6,r7,r2
811088c8:	0007883a 	mov	r3,zero
811088cc:	003fbe06 	br	811087c8 <__reset+0xfb0e87c8>
811088d0:	0007883a 	mov	r3,zero
811088d4:	003fd906 	br	8110883c <__reset+0xfb0e883c>
811088d8:	01bfff84 	movi	r6,-2
811088dc:	30cdc83a 	sub	r6,r6,r3
811088e0:	00c00804 	movi	r3,32
811088e4:	398cd83a 	srl	r6,r7,r6
811088e8:	20c00726 	beq	r4,r3,81108908 <__truncdfsf2+0x1a0>
811088ec:	423f2884 	addi	r8,r8,-862
811088f0:	3a0e983a 	sll	r7,r7,r8
811088f4:	3884b03a 	or	r2,r7,r2
811088f8:	1004c03a 	cmpne	r2,r2,zero
811088fc:	118cb03a 	or	r6,r2,r6
81108900:	0007883a 	mov	r3,zero
81108904:	003fb006 	br	811087c8 <__reset+0xfb0e87c8>
81108908:	000f883a 	mov	r7,zero
8110890c:	003ff906 	br	811088f4 <__reset+0xfb0e88f4>

81108910 <__clzsi2>:
81108910:	00bfffd4 	movui	r2,65535
81108914:	11000536 	bltu	r2,r4,8110892c <__clzsi2+0x1c>
81108918:	00803fc4 	movi	r2,255
8110891c:	11000f36 	bltu	r2,r4,8110895c <__clzsi2+0x4c>
81108920:	00800804 	movi	r2,32
81108924:	0007883a 	mov	r3,zero
81108928:	00000506 	br	81108940 <__clzsi2+0x30>
8110892c:	00804034 	movhi	r2,256
81108930:	10bfffc4 	addi	r2,r2,-1
81108934:	11000c2e 	bgeu	r2,r4,81108968 <__clzsi2+0x58>
81108938:	00800204 	movi	r2,8
8110893c:	00c00604 	movi	r3,24
81108940:	20c8d83a 	srl	r4,r4,r3
81108944:	00e044b4 	movhi	r3,33042
81108948:	18f023c4 	addi	r3,r3,-16241
8110894c:	1909883a 	add	r4,r3,r4
81108950:	20c00003 	ldbu	r3,0(r4)
81108954:	10c5c83a 	sub	r2,r2,r3
81108958:	f800283a 	ret
8110895c:	00800604 	movi	r2,24
81108960:	00c00204 	movi	r3,8
81108964:	003ff606 	br	81108940 <__reset+0xfb0e8940>
81108968:	00800404 	movi	r2,16
8110896c:	1007883a 	mov	r3,r2
81108970:	003ff306 	br	81108940 <__reset+0xfb0e8940>

81108974 <_getc_r>:
81108974:	defffd04 	addi	sp,sp,-12
81108978:	dc000115 	stw	r16,4(sp)
8110897c:	dfc00215 	stw	ra,8(sp)
81108980:	2021883a 	mov	r16,r4
81108984:	20000226 	beq	r4,zero,81108990 <_getc_r+0x1c>
81108988:	20800e17 	ldw	r2,56(r4)
8110898c:	10000c26 	beq	r2,zero,811089c0 <_getc_r+0x4c>
81108990:	28800117 	ldw	r2,4(r5)
81108994:	10bfffc4 	addi	r2,r2,-1
81108998:	28800115 	stw	r2,4(r5)
8110899c:	10000c16 	blt	r2,zero,811089d0 <_getc_r+0x5c>
811089a0:	28800017 	ldw	r2,0(r5)
811089a4:	10c00044 	addi	r3,r2,1
811089a8:	28c00015 	stw	r3,0(r5)
811089ac:	10800003 	ldbu	r2,0(r2)
811089b0:	dfc00217 	ldw	ra,8(sp)
811089b4:	dc000117 	ldw	r16,4(sp)
811089b8:	dec00304 	addi	sp,sp,12
811089bc:	f800283a 	ret
811089c0:	d9400015 	stw	r5,0(sp)
811089c4:	110d0d80 	call	8110d0d8 <__sinit>
811089c8:	d9400017 	ldw	r5,0(sp)
811089cc:	003ff006 	br	81108990 <__reset+0xfb0e8990>
811089d0:	8009883a 	mov	r4,r16
811089d4:	dfc00217 	ldw	ra,8(sp)
811089d8:	dc000117 	ldw	r16,4(sp)
811089dc:	dec00304 	addi	sp,sp,12
811089e0:	1108d141 	jmpi	81108d14 <__srget_r>

811089e4 <getc>:
811089e4:	00a044b4 	movhi	r2,33042
811089e8:	defffd04 	addi	sp,sp,-12
811089ec:	10b8be04 	addi	r2,r2,-7432
811089f0:	dc400115 	stw	r17,4(sp)
811089f4:	14400017 	ldw	r17,0(r2)
811089f8:	dc000015 	stw	r16,0(sp)
811089fc:	dfc00215 	stw	ra,8(sp)
81108a00:	2021883a 	mov	r16,r4
81108a04:	88000226 	beq	r17,zero,81108a10 <getc+0x2c>
81108a08:	88800e17 	ldw	r2,56(r17)
81108a0c:	10000d26 	beq	r2,zero,81108a44 <getc+0x60>
81108a10:	80800117 	ldw	r2,4(r16)
81108a14:	10bfffc4 	addi	r2,r2,-1
81108a18:	80800115 	stw	r2,4(r16)
81108a1c:	10000c16 	blt	r2,zero,81108a50 <getc+0x6c>
81108a20:	80800017 	ldw	r2,0(r16)
81108a24:	10c00044 	addi	r3,r2,1
81108a28:	80c00015 	stw	r3,0(r16)
81108a2c:	10800003 	ldbu	r2,0(r2)
81108a30:	dfc00217 	ldw	ra,8(sp)
81108a34:	dc400117 	ldw	r17,4(sp)
81108a38:	dc000017 	ldw	r16,0(sp)
81108a3c:	dec00304 	addi	sp,sp,12
81108a40:	f800283a 	ret
81108a44:	8809883a 	mov	r4,r17
81108a48:	110d0d80 	call	8110d0d8 <__sinit>
81108a4c:	003ff006 	br	81108a10 <__reset+0xfb0e8a10>
81108a50:	800b883a 	mov	r5,r16
81108a54:	8809883a 	mov	r4,r17
81108a58:	dfc00217 	ldw	ra,8(sp)
81108a5c:	dc400117 	ldw	r17,4(sp)
81108a60:	dc000017 	ldw	r16,0(sp)
81108a64:	dec00304 	addi	sp,sp,12
81108a68:	1108d141 	jmpi	81108d14 <__srget_r>

81108a6c <memcpy>:
81108a6c:	defffd04 	addi	sp,sp,-12
81108a70:	dfc00215 	stw	ra,8(sp)
81108a74:	dc400115 	stw	r17,4(sp)
81108a78:	dc000015 	stw	r16,0(sp)
81108a7c:	00c003c4 	movi	r3,15
81108a80:	2005883a 	mov	r2,r4
81108a84:	1980452e 	bgeu	r3,r6,81108b9c <memcpy+0x130>
81108a88:	2906b03a 	or	r3,r5,r4
81108a8c:	18c000cc 	andi	r3,r3,3
81108a90:	1800441e 	bne	r3,zero,81108ba4 <memcpy+0x138>
81108a94:	347ffc04 	addi	r17,r6,-16
81108a98:	8822d13a 	srli	r17,r17,4
81108a9c:	28c00104 	addi	r3,r5,4
81108aa0:	23400104 	addi	r13,r4,4
81108aa4:	8820913a 	slli	r16,r17,4
81108aa8:	2b000204 	addi	r12,r5,8
81108aac:	22c00204 	addi	r11,r4,8
81108ab0:	84000504 	addi	r16,r16,20
81108ab4:	2a800304 	addi	r10,r5,12
81108ab8:	22400304 	addi	r9,r4,12
81108abc:	2c21883a 	add	r16,r5,r16
81108ac0:	2811883a 	mov	r8,r5
81108ac4:	200f883a 	mov	r7,r4
81108ac8:	41000017 	ldw	r4,0(r8)
81108acc:	1fc00017 	ldw	ra,0(r3)
81108ad0:	63c00017 	ldw	r15,0(r12)
81108ad4:	39000015 	stw	r4,0(r7)
81108ad8:	53800017 	ldw	r14,0(r10)
81108adc:	6fc00015 	stw	ra,0(r13)
81108ae0:	5bc00015 	stw	r15,0(r11)
81108ae4:	4b800015 	stw	r14,0(r9)
81108ae8:	18c00404 	addi	r3,r3,16
81108aec:	39c00404 	addi	r7,r7,16
81108af0:	42000404 	addi	r8,r8,16
81108af4:	6b400404 	addi	r13,r13,16
81108af8:	63000404 	addi	r12,r12,16
81108afc:	5ac00404 	addi	r11,r11,16
81108b00:	52800404 	addi	r10,r10,16
81108b04:	4a400404 	addi	r9,r9,16
81108b08:	1c3fef1e 	bne	r3,r16,81108ac8 <__reset+0xfb0e8ac8>
81108b0c:	89c00044 	addi	r7,r17,1
81108b10:	380e913a 	slli	r7,r7,4
81108b14:	310003cc 	andi	r4,r6,15
81108b18:	02c000c4 	movi	r11,3
81108b1c:	11c7883a 	add	r3,r2,r7
81108b20:	29cb883a 	add	r5,r5,r7
81108b24:	5900212e 	bgeu	r11,r4,81108bac <memcpy+0x140>
81108b28:	1813883a 	mov	r9,r3
81108b2c:	2811883a 	mov	r8,r5
81108b30:	200f883a 	mov	r7,r4
81108b34:	42800017 	ldw	r10,0(r8)
81108b38:	4a400104 	addi	r9,r9,4
81108b3c:	39ffff04 	addi	r7,r7,-4
81108b40:	4abfff15 	stw	r10,-4(r9)
81108b44:	42000104 	addi	r8,r8,4
81108b48:	59fffa36 	bltu	r11,r7,81108b34 <__reset+0xfb0e8b34>
81108b4c:	213fff04 	addi	r4,r4,-4
81108b50:	2008d0ba 	srli	r4,r4,2
81108b54:	318000cc 	andi	r6,r6,3
81108b58:	21000044 	addi	r4,r4,1
81108b5c:	2109883a 	add	r4,r4,r4
81108b60:	2109883a 	add	r4,r4,r4
81108b64:	1907883a 	add	r3,r3,r4
81108b68:	290b883a 	add	r5,r5,r4
81108b6c:	30000626 	beq	r6,zero,81108b88 <memcpy+0x11c>
81108b70:	198d883a 	add	r6,r3,r6
81108b74:	29c00003 	ldbu	r7,0(r5)
81108b78:	18c00044 	addi	r3,r3,1
81108b7c:	29400044 	addi	r5,r5,1
81108b80:	19ffffc5 	stb	r7,-1(r3)
81108b84:	19bffb1e 	bne	r3,r6,81108b74 <__reset+0xfb0e8b74>
81108b88:	dfc00217 	ldw	ra,8(sp)
81108b8c:	dc400117 	ldw	r17,4(sp)
81108b90:	dc000017 	ldw	r16,0(sp)
81108b94:	dec00304 	addi	sp,sp,12
81108b98:	f800283a 	ret
81108b9c:	2007883a 	mov	r3,r4
81108ba0:	003ff206 	br	81108b6c <__reset+0xfb0e8b6c>
81108ba4:	2007883a 	mov	r3,r4
81108ba8:	003ff106 	br	81108b70 <__reset+0xfb0e8b70>
81108bac:	200d883a 	mov	r6,r4
81108bb0:	003fee06 	br	81108b6c <__reset+0xfb0e8b6c>

81108bb4 <_printf_r>:
81108bb4:	defffd04 	addi	sp,sp,-12
81108bb8:	2805883a 	mov	r2,r5
81108bbc:	dfc00015 	stw	ra,0(sp)
81108bc0:	d9800115 	stw	r6,4(sp)
81108bc4:	d9c00215 	stw	r7,8(sp)
81108bc8:	21400217 	ldw	r5,8(r4)
81108bcc:	d9c00104 	addi	r7,sp,4
81108bd0:	100d883a 	mov	r6,r2
81108bd4:	1108e340 	call	81108e34 <___vfprintf_internal_r>
81108bd8:	dfc00017 	ldw	ra,0(sp)
81108bdc:	dec00304 	addi	sp,sp,12
81108be0:	f800283a 	ret

81108be4 <printf>:
81108be4:	defffc04 	addi	sp,sp,-16
81108be8:	dfc00015 	stw	ra,0(sp)
81108bec:	d9400115 	stw	r5,4(sp)
81108bf0:	d9800215 	stw	r6,8(sp)
81108bf4:	d9c00315 	stw	r7,12(sp)
81108bf8:	00a044b4 	movhi	r2,33042
81108bfc:	10b8be04 	addi	r2,r2,-7432
81108c00:	10800017 	ldw	r2,0(r2)
81108c04:	200b883a 	mov	r5,r4
81108c08:	d9800104 	addi	r6,sp,4
81108c0c:	11000217 	ldw	r4,8(r2)
81108c10:	110b02c0 	call	8110b02c <__vfprintf_internal>
81108c14:	dfc00017 	ldw	ra,0(sp)
81108c18:	dec00404 	addi	sp,sp,16
81108c1c:	f800283a 	ret

81108c20 <_putchar_r>:
81108c20:	21800217 	ldw	r6,8(r4)
81108c24:	110f9a81 	jmpi	8110f9a8 <_putc_r>

81108c28 <putchar>:
81108c28:	00a044b4 	movhi	r2,33042
81108c2c:	10b8be04 	addi	r2,r2,-7432
81108c30:	200b883a 	mov	r5,r4
81108c34:	11000017 	ldw	r4,0(r2)
81108c38:	21800217 	ldw	r6,8(r4)
81108c3c:	110f9a81 	jmpi	8110f9a8 <_putc_r>

81108c40 <_puts_r>:
81108c40:	defff604 	addi	sp,sp,-40
81108c44:	dc000715 	stw	r16,28(sp)
81108c48:	2021883a 	mov	r16,r4
81108c4c:	2809883a 	mov	r4,r5
81108c50:	dc400815 	stw	r17,32(sp)
81108c54:	dfc00915 	stw	ra,36(sp)
81108c58:	2823883a 	mov	r17,r5
81108c5c:	1108d9c0 	call	81108d9c <strlen>
81108c60:	10c00044 	addi	r3,r2,1
81108c64:	d8800115 	stw	r2,4(sp)
81108c68:	00a044b4 	movhi	r2,33042
81108c6c:	10b06504 	addi	r2,r2,-15980
81108c70:	d8800215 	stw	r2,8(sp)
81108c74:	00800044 	movi	r2,1
81108c78:	d8800315 	stw	r2,12(sp)
81108c7c:	00800084 	movi	r2,2
81108c80:	dc400015 	stw	r17,0(sp)
81108c84:	d8c00615 	stw	r3,24(sp)
81108c88:	dec00415 	stw	sp,16(sp)
81108c8c:	d8800515 	stw	r2,20(sp)
81108c90:	80000226 	beq	r16,zero,81108c9c <_puts_r+0x5c>
81108c94:	80800e17 	ldw	r2,56(r16)
81108c98:	10001426 	beq	r2,zero,81108cec <_puts_r+0xac>
81108c9c:	81400217 	ldw	r5,8(r16)
81108ca0:	2880030b 	ldhu	r2,12(r5)
81108ca4:	10c8000c 	andi	r3,r2,8192
81108ca8:	1800061e 	bne	r3,zero,81108cc4 <_puts_r+0x84>
81108cac:	29001917 	ldw	r4,100(r5)
81108cb0:	00f7ffc4 	movi	r3,-8193
81108cb4:	10880014 	ori	r2,r2,8192
81108cb8:	20c6703a 	and	r3,r4,r3
81108cbc:	2880030d 	sth	r2,12(r5)
81108cc0:	28c01915 	stw	r3,100(r5)
81108cc4:	d9800404 	addi	r6,sp,16
81108cc8:	8009883a 	mov	r4,r16
81108ccc:	110d55c0 	call	8110d55c <__sfvwrite_r>
81108cd0:	1000091e 	bne	r2,zero,81108cf8 <_puts_r+0xb8>
81108cd4:	00800284 	movi	r2,10
81108cd8:	dfc00917 	ldw	ra,36(sp)
81108cdc:	dc400817 	ldw	r17,32(sp)
81108ce0:	dc000717 	ldw	r16,28(sp)
81108ce4:	dec00a04 	addi	sp,sp,40
81108ce8:	f800283a 	ret
81108cec:	8009883a 	mov	r4,r16
81108cf0:	110d0d80 	call	8110d0d8 <__sinit>
81108cf4:	003fe906 	br	81108c9c <__reset+0xfb0e8c9c>
81108cf8:	00bfffc4 	movi	r2,-1
81108cfc:	003ff606 	br	81108cd8 <__reset+0xfb0e8cd8>

81108d00 <puts>:
81108d00:	00a044b4 	movhi	r2,33042
81108d04:	10b8be04 	addi	r2,r2,-7432
81108d08:	200b883a 	mov	r5,r4
81108d0c:	11000017 	ldw	r4,0(r2)
81108d10:	1108c401 	jmpi	81108c40 <_puts_r>

81108d14 <__srget_r>:
81108d14:	defffd04 	addi	sp,sp,-12
81108d18:	dc400115 	stw	r17,4(sp)
81108d1c:	dc000015 	stw	r16,0(sp)
81108d20:	dfc00215 	stw	ra,8(sp)
81108d24:	2023883a 	mov	r17,r4
81108d28:	2821883a 	mov	r16,r5
81108d2c:	20000226 	beq	r4,zero,81108d38 <__srget_r+0x24>
81108d30:	20800e17 	ldw	r2,56(r4)
81108d34:	10001026 	beq	r2,zero,81108d78 <__srget_r+0x64>
81108d38:	800b883a 	mov	r5,r16
81108d3c:	8809883a 	mov	r4,r17
81108d40:	11100900 	call	81110090 <__srefill_r>
81108d44:	10000e1e 	bne	r2,zero,81108d80 <__srget_r+0x6c>
81108d48:	80c00017 	ldw	r3,0(r16)
81108d4c:	80800117 	ldw	r2,4(r16)
81108d50:	19000044 	addi	r4,r3,1
81108d54:	10bfffc4 	addi	r2,r2,-1
81108d58:	80800115 	stw	r2,4(r16)
81108d5c:	81000015 	stw	r4,0(r16)
81108d60:	18800003 	ldbu	r2,0(r3)
81108d64:	dfc00217 	ldw	ra,8(sp)
81108d68:	dc400117 	ldw	r17,4(sp)
81108d6c:	dc000017 	ldw	r16,0(sp)
81108d70:	dec00304 	addi	sp,sp,12
81108d74:	f800283a 	ret
81108d78:	110d0d80 	call	8110d0d8 <__sinit>
81108d7c:	003fee06 	br	81108d38 <__reset+0xfb0e8d38>
81108d80:	00bfffc4 	movi	r2,-1
81108d84:	003ff706 	br	81108d64 <__reset+0xfb0e8d64>

81108d88 <__srget>:
81108d88:	00a044b4 	movhi	r2,33042
81108d8c:	10b8be04 	addi	r2,r2,-7432
81108d90:	200b883a 	mov	r5,r4
81108d94:	11000017 	ldw	r4,0(r2)
81108d98:	1108d141 	jmpi	81108d14 <__srget_r>

81108d9c <strlen>:
81108d9c:	208000cc 	andi	r2,r4,3
81108da0:	10002026 	beq	r2,zero,81108e24 <strlen+0x88>
81108da4:	20800007 	ldb	r2,0(r4)
81108da8:	10002026 	beq	r2,zero,81108e2c <strlen+0x90>
81108dac:	2005883a 	mov	r2,r4
81108db0:	00000206 	br	81108dbc <strlen+0x20>
81108db4:	10c00007 	ldb	r3,0(r2)
81108db8:	18001826 	beq	r3,zero,81108e1c <strlen+0x80>
81108dbc:	10800044 	addi	r2,r2,1
81108dc0:	10c000cc 	andi	r3,r2,3
81108dc4:	183ffb1e 	bne	r3,zero,81108db4 <__reset+0xfb0e8db4>
81108dc8:	10c00017 	ldw	r3,0(r2)
81108dcc:	01ffbff4 	movhi	r7,65279
81108dd0:	39ffbfc4 	addi	r7,r7,-257
81108dd4:	00ca303a 	nor	r5,zero,r3
81108dd8:	01a02074 	movhi	r6,32897
81108ddc:	19c7883a 	add	r3,r3,r7
81108de0:	31a02004 	addi	r6,r6,-32640
81108de4:	1946703a 	and	r3,r3,r5
81108de8:	1986703a 	and	r3,r3,r6
81108dec:	1800091e 	bne	r3,zero,81108e14 <strlen+0x78>
81108df0:	10800104 	addi	r2,r2,4
81108df4:	10c00017 	ldw	r3,0(r2)
81108df8:	19cb883a 	add	r5,r3,r7
81108dfc:	00c6303a 	nor	r3,zero,r3
81108e00:	28c6703a 	and	r3,r5,r3
81108e04:	1986703a 	and	r3,r3,r6
81108e08:	183ff926 	beq	r3,zero,81108df0 <__reset+0xfb0e8df0>
81108e0c:	00000106 	br	81108e14 <strlen+0x78>
81108e10:	10800044 	addi	r2,r2,1
81108e14:	10c00007 	ldb	r3,0(r2)
81108e18:	183ffd1e 	bne	r3,zero,81108e10 <__reset+0xfb0e8e10>
81108e1c:	1105c83a 	sub	r2,r2,r4
81108e20:	f800283a 	ret
81108e24:	2005883a 	mov	r2,r4
81108e28:	003fe706 	br	81108dc8 <__reset+0xfb0e8dc8>
81108e2c:	0005883a 	mov	r2,zero
81108e30:	f800283a 	ret

81108e34 <___vfprintf_internal_r>:
81108e34:	deffb804 	addi	sp,sp,-288
81108e38:	dfc04715 	stw	ra,284(sp)
81108e3c:	ddc04515 	stw	r23,276(sp)
81108e40:	dd404315 	stw	r21,268(sp)
81108e44:	d9002c15 	stw	r4,176(sp)
81108e48:	282f883a 	mov	r23,r5
81108e4c:	302b883a 	mov	r21,r6
81108e50:	d9c02d15 	stw	r7,180(sp)
81108e54:	df004615 	stw	fp,280(sp)
81108e58:	dd804415 	stw	r22,272(sp)
81108e5c:	dd004215 	stw	r20,264(sp)
81108e60:	dcc04115 	stw	r19,260(sp)
81108e64:	dc804015 	stw	r18,256(sp)
81108e68:	dc403f15 	stw	r17,252(sp)
81108e6c:	dc003e15 	stw	r16,248(sp)
81108e70:	110dc4c0 	call	8110dc4c <_localeconv_r>
81108e74:	10800017 	ldw	r2,0(r2)
81108e78:	1009883a 	mov	r4,r2
81108e7c:	d8803415 	stw	r2,208(sp)
81108e80:	1108d9c0 	call	81108d9c <strlen>
81108e84:	d8803715 	stw	r2,220(sp)
81108e88:	d8802c17 	ldw	r2,176(sp)
81108e8c:	10000226 	beq	r2,zero,81108e98 <___vfprintf_internal_r+0x64>
81108e90:	10800e17 	ldw	r2,56(r2)
81108e94:	1000f926 	beq	r2,zero,8110927c <___vfprintf_internal_r+0x448>
81108e98:	b880030b 	ldhu	r2,12(r23)
81108e9c:	10c8000c 	andi	r3,r2,8192
81108ea0:	1800061e 	bne	r3,zero,81108ebc <___vfprintf_internal_r+0x88>
81108ea4:	b9001917 	ldw	r4,100(r23)
81108ea8:	00f7ffc4 	movi	r3,-8193
81108eac:	10880014 	ori	r2,r2,8192
81108eb0:	20c6703a 	and	r3,r4,r3
81108eb4:	b880030d 	sth	r2,12(r23)
81108eb8:	b8c01915 	stw	r3,100(r23)
81108ebc:	10c0020c 	andi	r3,r2,8
81108ec0:	1800c126 	beq	r3,zero,811091c8 <___vfprintf_internal_r+0x394>
81108ec4:	b8c00417 	ldw	r3,16(r23)
81108ec8:	1800bf26 	beq	r3,zero,811091c8 <___vfprintf_internal_r+0x394>
81108ecc:	1080068c 	andi	r2,r2,26
81108ed0:	00c00284 	movi	r3,10
81108ed4:	10c0c426 	beq	r2,r3,811091e8 <___vfprintf_internal_r+0x3b4>
81108ed8:	d8c00404 	addi	r3,sp,16
81108edc:	052044b4 	movhi	r20,33042
81108ee0:	d9001e04 	addi	r4,sp,120
81108ee4:	a5307684 	addi	r20,r20,-15910
81108ee8:	d8c01e15 	stw	r3,120(sp)
81108eec:	d8002015 	stw	zero,128(sp)
81108ef0:	d8001f15 	stw	zero,124(sp)
81108ef4:	d8003315 	stw	zero,204(sp)
81108ef8:	d8003615 	stw	zero,216(sp)
81108efc:	d8003815 	stw	zero,224(sp)
81108f00:	1811883a 	mov	r8,r3
81108f04:	d8003915 	stw	zero,228(sp)
81108f08:	d8003a15 	stw	zero,232(sp)
81108f0c:	d8002f15 	stw	zero,188(sp)
81108f10:	d9002815 	stw	r4,160(sp)
81108f14:	a8800007 	ldb	r2,0(r21)
81108f18:	10027b26 	beq	r2,zero,81109908 <___vfprintf_internal_r+0xad4>
81108f1c:	00c00944 	movi	r3,37
81108f20:	a821883a 	mov	r16,r21
81108f24:	10c0021e 	bne	r2,r3,81108f30 <___vfprintf_internal_r+0xfc>
81108f28:	00001406 	br	81108f7c <___vfprintf_internal_r+0x148>
81108f2c:	10c00326 	beq	r2,r3,81108f3c <___vfprintf_internal_r+0x108>
81108f30:	84000044 	addi	r16,r16,1
81108f34:	80800007 	ldb	r2,0(r16)
81108f38:	103ffc1e 	bne	r2,zero,81108f2c <__reset+0xfb0e8f2c>
81108f3c:	8563c83a 	sub	r17,r16,r21
81108f40:	88000e26 	beq	r17,zero,81108f7c <___vfprintf_internal_r+0x148>
81108f44:	d8c02017 	ldw	r3,128(sp)
81108f48:	d8801f17 	ldw	r2,124(sp)
81108f4c:	45400015 	stw	r21,0(r8)
81108f50:	1c47883a 	add	r3,r3,r17
81108f54:	10800044 	addi	r2,r2,1
81108f58:	d8c02015 	stw	r3,128(sp)
81108f5c:	44400115 	stw	r17,4(r8)
81108f60:	d8801f15 	stw	r2,124(sp)
81108f64:	00c001c4 	movi	r3,7
81108f68:	1880a716 	blt	r3,r2,81109208 <___vfprintf_internal_r+0x3d4>
81108f6c:	42000204 	addi	r8,r8,8
81108f70:	d9402f17 	ldw	r5,188(sp)
81108f74:	2c4b883a 	add	r5,r5,r17
81108f78:	d9402f15 	stw	r5,188(sp)
81108f7c:	80800007 	ldb	r2,0(r16)
81108f80:	1000a826 	beq	r2,zero,81109224 <___vfprintf_internal_r+0x3f0>
81108f84:	84400047 	ldb	r17,1(r16)
81108f88:	00bfffc4 	movi	r2,-1
81108f8c:	85400044 	addi	r21,r16,1
81108f90:	d8002785 	stb	zero,158(sp)
81108f94:	0007883a 	mov	r3,zero
81108f98:	000f883a 	mov	r7,zero
81108f9c:	d8802915 	stw	r2,164(sp)
81108fa0:	d8003115 	stw	zero,196(sp)
81108fa4:	0025883a 	mov	r18,zero
81108fa8:	01401604 	movi	r5,88
81108fac:	01800244 	movi	r6,9
81108fb0:	02800a84 	movi	r10,42
81108fb4:	02401b04 	movi	r9,108
81108fb8:	ad400044 	addi	r21,r21,1
81108fbc:	88bff804 	addi	r2,r17,-32
81108fc0:	28830436 	bltu	r5,r2,81109bd4 <___vfprintf_internal_r+0xda0>
81108fc4:	100490ba 	slli	r2,r2,2
81108fc8:	01204474 	movhi	r4,33041
81108fcc:	2123f704 	addi	r4,r4,-28708
81108fd0:	1105883a 	add	r2,r2,r4
81108fd4:	10800017 	ldw	r2,0(r2)
81108fd8:	1000683a 	jmp	r2
81108fdc:	81109af4 	orhi	r4,r16,17003
81108fe0:	81109bd4 	ori	r4,r16,17007
81108fe4:	81109bd4 	ori	r4,r16,17007
81108fe8:	81109b14 	ori	r4,r16,17004
81108fec:	81109bd4 	ori	r4,r16,17007
81108ff0:	81109bd4 	ori	r4,r16,17007
81108ff4:	81109bd4 	ori	r4,r16,17007
81108ff8:	81109bd4 	ori	r4,r16,17007
81108ffc:	81109bd4 	ori	r4,r16,17007
81109000:	81109bd4 	ori	r4,r16,17007
81109004:	81109288 	cmpgei	r4,r16,16970
81109008:	81109a30 	cmpltui	r4,r16,17000
8110900c:	81109bd4 	ori	r4,r16,17007
81109010:	81109150 	cmplti	r4,r16,16965
81109014:	811092b0 	cmpltui	r4,r16,16970
81109018:	81109bd4 	ori	r4,r16,17007
8110901c:	811092f0 	cmpltui	r4,r16,16971
81109020:	811092fc 	xorhi	r4,r16,16971
81109024:	811092fc 	xorhi	r4,r16,16971
81109028:	811092fc 	xorhi	r4,r16,16971
8110902c:	811092fc 	xorhi	r4,r16,16971
81109030:	811092fc 	xorhi	r4,r16,16971
81109034:	811092fc 	xorhi	r4,r16,16971
81109038:	811092fc 	xorhi	r4,r16,16971
8110903c:	811092fc 	xorhi	r4,r16,16971
81109040:	811092fc 	xorhi	r4,r16,16971
81109044:	81109bd4 	ori	r4,r16,17007
81109048:	81109bd4 	ori	r4,r16,17007
8110904c:	81109bd4 	ori	r4,r16,17007
81109050:	81109bd4 	ori	r4,r16,17007
81109054:	81109bd4 	ori	r4,r16,17007
81109058:	81109bd4 	ori	r4,r16,17007
8110905c:	81109bd4 	ori	r4,r16,17007
81109060:	81109bd4 	ori	r4,r16,17007
81109064:	81109bd4 	ori	r4,r16,17007
81109068:	81109bd4 	ori	r4,r16,17007
8110906c:	81109330 	cmpltui	r4,r16,16972
81109070:	811093ec 	andhi	r4,r16,16975
81109074:	81109bd4 	ori	r4,r16,17007
81109078:	811093ec 	andhi	r4,r16,16975
8110907c:	81109bd4 	ori	r4,r16,17007
81109080:	81109bd4 	ori	r4,r16,17007
81109084:	81109bd4 	ori	r4,r16,17007
81109088:	81109bd4 	ori	r4,r16,17007
8110908c:	8110948c 	andi	r4,r16,16978
81109090:	81109bd4 	ori	r4,r16,17007
81109094:	81109bd4 	ori	r4,r16,17007
81109098:	81109498 	cmpnei	r4,r16,16978
8110909c:	81109bd4 	ori	r4,r16,17007
811090a0:	81109bd4 	ori	r4,r16,17007
811090a4:	81109bd4 	ori	r4,r16,17007
811090a8:	81109bd4 	ori	r4,r16,17007
811090ac:	81109bd4 	ori	r4,r16,17007
811090b0:	81109910 	cmplti	r4,r16,16996
811090b4:	81109bd4 	ori	r4,r16,17007
811090b8:	81109bd4 	ori	r4,r16,17007
811090bc:	81109970 	cmpltui	r4,r16,16997
811090c0:	81109bd4 	ori	r4,r16,17007
811090c4:	81109bd4 	ori	r4,r16,17007
811090c8:	81109bd4 	ori	r4,r16,17007
811090cc:	81109bd4 	ori	r4,r16,17007
811090d0:	81109bd4 	ori	r4,r16,17007
811090d4:	81109bd4 	ori	r4,r16,17007
811090d8:	81109bd4 	ori	r4,r16,17007
811090dc:	81109bd4 	ori	r4,r16,17007
811090e0:	81109bd4 	ori	r4,r16,17007
811090e4:	81109bd4 	ori	r4,r16,17007
811090e8:	81109b80 	call	881109b8 <__reset+0x20f09b8>
811090ec:	81109b20 	cmpeqi	r4,r16,17004
811090f0:	811093ec 	andhi	r4,r16,16975
811090f4:	811093ec 	andhi	r4,r16,16975
811090f8:	811093ec 	andhi	r4,r16,16975
811090fc:	81109b30 	cmpltui	r4,r16,17004
81109100:	81109b20 	cmpeqi	r4,r16,17004
81109104:	81109bd4 	ori	r4,r16,17007
81109108:	81109bd4 	ori	r4,r16,17007
8110910c:	81109b3c 	xorhi	r4,r16,17004
81109110:	81109bd4 	ori	r4,r16,17007
81109114:	81109b4c 	andi	r4,r16,17005
81109118:	81109a20 	cmpeqi	r4,r16,17000
8110911c:	8110915c 	xori	r4,r16,16965
81109120:	81109a40 	call	881109a4 <__reset+0x20f09a4>
81109124:	81109bd4 	ori	r4,r16,17007
81109128:	81109a4c 	andi	r4,r16,17001
8110912c:	81109bd4 	ori	r4,r16,17007
81109130:	81109aa8 	cmpgeui	r4,r16,17002
81109134:	81109bd4 	ori	r4,r16,17007
81109138:	81109bd4 	ori	r4,r16,17007
8110913c:	81109ab8 	rdprs	r4,r16,17002
81109140:	d9003117 	ldw	r4,196(sp)
81109144:	d8802d15 	stw	r2,180(sp)
81109148:	0109c83a 	sub	r4,zero,r4
8110914c:	d9003115 	stw	r4,196(sp)
81109150:	94800114 	ori	r18,r18,4
81109154:	ac400007 	ldb	r17,0(r21)
81109158:	003f9706 	br	81108fb8 <__reset+0xfb0e8fb8>
8110915c:	00800c04 	movi	r2,48
81109160:	d9002d17 	ldw	r4,180(sp)
81109164:	d9402917 	ldw	r5,164(sp)
81109168:	d8802705 	stb	r2,156(sp)
8110916c:	00801e04 	movi	r2,120
81109170:	d8802745 	stb	r2,157(sp)
81109174:	d8002785 	stb	zero,158(sp)
81109178:	20c00104 	addi	r3,r4,4
8110917c:	24c00017 	ldw	r19,0(r4)
81109180:	002d883a 	mov	r22,zero
81109184:	90800094 	ori	r2,r18,2
81109188:	28029a16 	blt	r5,zero,81109bf4 <___vfprintf_internal_r+0xdc0>
8110918c:	00bfdfc4 	movi	r2,-129
81109190:	90a4703a 	and	r18,r18,r2
81109194:	d8c02d15 	stw	r3,180(sp)
81109198:	94800094 	ori	r18,r18,2
8110919c:	9802871e 	bne	r19,zero,81109bbc <___vfprintf_internal_r+0xd88>
811091a0:	00a044b4 	movhi	r2,33042
811091a4:	10b06f04 	addi	r2,r2,-15940
811091a8:	d8803915 	stw	r2,228(sp)
811091ac:	04401e04 	movi	r17,120
811091b0:	d8802917 	ldw	r2,164(sp)
811091b4:	0039883a 	mov	fp,zero
811091b8:	1001e926 	beq	r2,zero,81109960 <___vfprintf_internal_r+0xb2c>
811091bc:	0027883a 	mov	r19,zero
811091c0:	002d883a 	mov	r22,zero
811091c4:	00020506 	br	811099dc <___vfprintf_internal_r+0xba8>
811091c8:	d9002c17 	ldw	r4,176(sp)
811091cc:	b80b883a 	mov	r5,r23
811091d0:	110b1040 	call	8110b104 <__swsetup_r>
811091d4:	1005ac1e 	bne	r2,zero,8110a888 <___vfprintf_internal_r+0x1a54>
811091d8:	b880030b 	ldhu	r2,12(r23)
811091dc:	00c00284 	movi	r3,10
811091e0:	1080068c 	andi	r2,r2,26
811091e4:	10ff3c1e 	bne	r2,r3,81108ed8 <__reset+0xfb0e8ed8>
811091e8:	b880038f 	ldh	r2,14(r23)
811091ec:	103f3a16 	blt	r2,zero,81108ed8 <__reset+0xfb0e8ed8>
811091f0:	d9c02d17 	ldw	r7,180(sp)
811091f4:	d9002c17 	ldw	r4,176(sp)
811091f8:	a80d883a 	mov	r6,r21
811091fc:	b80b883a 	mov	r5,r23
81109200:	110b0480 	call	8110b048 <__sbprintf>
81109204:	00001106 	br	8110924c <___vfprintf_internal_r+0x418>
81109208:	d9002c17 	ldw	r4,176(sp)
8110920c:	d9801e04 	addi	r6,sp,120
81109210:	b80b883a 	mov	r5,r23
81109214:	11106400 	call	81110640 <__sprint_r>
81109218:	1000081e 	bne	r2,zero,8110923c <___vfprintf_internal_r+0x408>
8110921c:	da000404 	addi	r8,sp,16
81109220:	003f5306 	br	81108f70 <__reset+0xfb0e8f70>
81109224:	d8802017 	ldw	r2,128(sp)
81109228:	10000426 	beq	r2,zero,8110923c <___vfprintf_internal_r+0x408>
8110922c:	d9002c17 	ldw	r4,176(sp)
81109230:	d9801e04 	addi	r6,sp,120
81109234:	b80b883a 	mov	r5,r23
81109238:	11106400 	call	81110640 <__sprint_r>
8110923c:	b880030b 	ldhu	r2,12(r23)
81109240:	1080100c 	andi	r2,r2,64
81109244:	1005901e 	bne	r2,zero,8110a888 <___vfprintf_internal_r+0x1a54>
81109248:	d8802f17 	ldw	r2,188(sp)
8110924c:	dfc04717 	ldw	ra,284(sp)
81109250:	df004617 	ldw	fp,280(sp)
81109254:	ddc04517 	ldw	r23,276(sp)
81109258:	dd804417 	ldw	r22,272(sp)
8110925c:	dd404317 	ldw	r21,268(sp)
81109260:	dd004217 	ldw	r20,264(sp)
81109264:	dcc04117 	ldw	r19,260(sp)
81109268:	dc804017 	ldw	r18,256(sp)
8110926c:	dc403f17 	ldw	r17,252(sp)
81109270:	dc003e17 	ldw	r16,248(sp)
81109274:	dec04804 	addi	sp,sp,288
81109278:	f800283a 	ret
8110927c:	d9002c17 	ldw	r4,176(sp)
81109280:	110d0d80 	call	8110d0d8 <__sinit>
81109284:	003f0406 	br	81108e98 <__reset+0xfb0e8e98>
81109288:	d8802d17 	ldw	r2,180(sp)
8110928c:	d9002d17 	ldw	r4,180(sp)
81109290:	10800017 	ldw	r2,0(r2)
81109294:	d8803115 	stw	r2,196(sp)
81109298:	20800104 	addi	r2,r4,4
8110929c:	d9003117 	ldw	r4,196(sp)
811092a0:	203fa716 	blt	r4,zero,81109140 <__reset+0xfb0e9140>
811092a4:	d8802d15 	stw	r2,180(sp)
811092a8:	ac400007 	ldb	r17,0(r21)
811092ac:	003f4206 	br	81108fb8 <__reset+0xfb0e8fb8>
811092b0:	ac400007 	ldb	r17,0(r21)
811092b4:	aac00044 	addi	r11,r21,1
811092b8:	8a872826 	beq	r17,r10,8110af5c <___vfprintf_internal_r+0x2128>
811092bc:	88bff404 	addi	r2,r17,-48
811092c0:	0009883a 	mov	r4,zero
811092c4:	30867d36 	bltu	r6,r2,8110acbc <___vfprintf_internal_r+0x1e88>
811092c8:	5c400007 	ldb	r17,0(r11)
811092cc:	210002a4 	muli	r4,r4,10
811092d0:	5d400044 	addi	r21,r11,1
811092d4:	a817883a 	mov	r11,r21
811092d8:	2089883a 	add	r4,r4,r2
811092dc:	88bff404 	addi	r2,r17,-48
811092e0:	30bff92e 	bgeu	r6,r2,811092c8 <__reset+0xfb0e92c8>
811092e4:	2005c916 	blt	r4,zero,8110aa0c <___vfprintf_internal_r+0x1bd8>
811092e8:	d9002915 	stw	r4,164(sp)
811092ec:	003f3306 	br	81108fbc <__reset+0xfb0e8fbc>
811092f0:	94802014 	ori	r18,r18,128
811092f4:	ac400007 	ldb	r17,0(r21)
811092f8:	003f2f06 	br	81108fb8 <__reset+0xfb0e8fb8>
811092fc:	a809883a 	mov	r4,r21
81109300:	d8003115 	stw	zero,196(sp)
81109304:	88bff404 	addi	r2,r17,-48
81109308:	0017883a 	mov	r11,zero
8110930c:	24400007 	ldb	r17,0(r4)
81109310:	5ac002a4 	muli	r11,r11,10
81109314:	ad400044 	addi	r21,r21,1
81109318:	a809883a 	mov	r4,r21
8110931c:	12d7883a 	add	r11,r2,r11
81109320:	88bff404 	addi	r2,r17,-48
81109324:	30bff92e 	bgeu	r6,r2,8110930c <__reset+0xfb0e930c>
81109328:	dac03115 	stw	r11,196(sp)
8110932c:	003f2306 	br	81108fbc <__reset+0xfb0e8fbc>
81109330:	18c03fcc 	andi	r3,r3,255
81109334:	18072b1e 	bne	r3,zero,8110afe4 <___vfprintf_internal_r+0x21b0>
81109338:	94800414 	ori	r18,r18,16
8110933c:	9080080c 	andi	r2,r18,32
81109340:	10037b26 	beq	r2,zero,8110a130 <___vfprintf_internal_r+0x12fc>
81109344:	d9402d17 	ldw	r5,180(sp)
81109348:	28800117 	ldw	r2,4(r5)
8110934c:	2cc00017 	ldw	r19,0(r5)
81109350:	29400204 	addi	r5,r5,8
81109354:	d9402d15 	stw	r5,180(sp)
81109358:	102d883a 	mov	r22,r2
8110935c:	10044b16 	blt	r2,zero,8110a48c <___vfprintf_internal_r+0x1658>
81109360:	d9402917 	ldw	r5,164(sp)
81109364:	df002783 	ldbu	fp,158(sp)
81109368:	2803bc16 	blt	r5,zero,8110a25c <___vfprintf_internal_r+0x1428>
8110936c:	00ffdfc4 	movi	r3,-129
81109370:	9d84b03a 	or	r2,r19,r22
81109374:	90e4703a 	and	r18,r18,r3
81109378:	10017726 	beq	r2,zero,81109958 <___vfprintf_internal_r+0xb24>
8110937c:	b0038326 	beq	r22,zero,8110a18c <___vfprintf_internal_r+0x1358>
81109380:	dc402a15 	stw	r17,168(sp)
81109384:	dc001e04 	addi	r16,sp,120
81109388:	b023883a 	mov	r17,r22
8110938c:	402d883a 	mov	r22,r8
81109390:	9809883a 	mov	r4,r19
81109394:	880b883a 	mov	r5,r17
81109398:	01800284 	movi	r6,10
8110939c:	000f883a 	mov	r7,zero
811093a0:	1112a380 	call	81112a38 <__umoddi3>
811093a4:	10800c04 	addi	r2,r2,48
811093a8:	843fffc4 	addi	r16,r16,-1
811093ac:	9809883a 	mov	r4,r19
811093b0:	880b883a 	mov	r5,r17
811093b4:	80800005 	stb	r2,0(r16)
811093b8:	01800284 	movi	r6,10
811093bc:	000f883a 	mov	r7,zero
811093c0:	11124c00 	call	811124c0 <__udivdi3>
811093c4:	1027883a 	mov	r19,r2
811093c8:	10c4b03a 	or	r2,r2,r3
811093cc:	1823883a 	mov	r17,r3
811093d0:	103fef1e 	bne	r2,zero,81109390 <__reset+0xfb0e9390>
811093d4:	d8c02817 	ldw	r3,160(sp)
811093d8:	dc402a17 	ldw	r17,168(sp)
811093dc:	b011883a 	mov	r8,r22
811093e0:	1c07c83a 	sub	r3,r3,r16
811093e4:	d8c02e15 	stw	r3,184(sp)
811093e8:	00005906 	br	81109550 <___vfprintf_internal_r+0x71c>
811093ec:	18c03fcc 	andi	r3,r3,255
811093f0:	1806fa1e 	bne	r3,zero,8110afdc <___vfprintf_internal_r+0x21a8>
811093f4:	9080020c 	andi	r2,r18,8
811093f8:	10048a26 	beq	r2,zero,8110a624 <___vfprintf_internal_r+0x17f0>
811093fc:	d8c02d17 	ldw	r3,180(sp)
81109400:	d9002d17 	ldw	r4,180(sp)
81109404:	d9402d17 	ldw	r5,180(sp)
81109408:	18c00017 	ldw	r3,0(r3)
8110940c:	21000117 	ldw	r4,4(r4)
81109410:	29400204 	addi	r5,r5,8
81109414:	d8c03615 	stw	r3,216(sp)
81109418:	d9003815 	stw	r4,224(sp)
8110941c:	d9402d15 	stw	r5,180(sp)
81109420:	d9003617 	ldw	r4,216(sp)
81109424:	d9403817 	ldw	r5,224(sp)
81109428:	da003d15 	stw	r8,244(sp)
8110942c:	04000044 	movi	r16,1
81109430:	11102640 	call	81110264 <__fpclassifyd>
81109434:	da003d17 	ldw	r8,244(sp)
81109438:	14041f1e 	bne	r2,r16,8110a4b8 <___vfprintf_internal_r+0x1684>
8110943c:	d9003617 	ldw	r4,216(sp)
81109440:	d9403817 	ldw	r5,224(sp)
81109444:	000d883a 	mov	r6,zero
81109448:	000f883a 	mov	r7,zero
8110944c:	111441c0 	call	8111441c <__ledf2>
81109450:	da003d17 	ldw	r8,244(sp)
81109454:	1005be16 	blt	r2,zero,8110ab50 <___vfprintf_internal_r+0x1d1c>
81109458:	df002783 	ldbu	fp,158(sp)
8110945c:	008011c4 	movi	r2,71
81109460:	1445330e 	bge	r2,r17,8110a930 <___vfprintf_internal_r+0x1afc>
81109464:	042044b4 	movhi	r16,33042
81109468:	84306704 	addi	r16,r16,-15972
8110946c:	00c000c4 	movi	r3,3
81109470:	00bfdfc4 	movi	r2,-129
81109474:	d8c02a15 	stw	r3,168(sp)
81109478:	90a4703a 	and	r18,r18,r2
8110947c:	d8c02e15 	stw	r3,184(sp)
81109480:	d8002915 	stw	zero,164(sp)
81109484:	d8003215 	stw	zero,200(sp)
81109488:	00003706 	br	81109568 <___vfprintf_internal_r+0x734>
8110948c:	94800214 	ori	r18,r18,8
81109490:	ac400007 	ldb	r17,0(r21)
81109494:	003ec806 	br	81108fb8 <__reset+0xfb0e8fb8>
81109498:	18c03fcc 	andi	r3,r3,255
8110949c:	1806db1e 	bne	r3,zero,8110b00c <___vfprintf_internal_r+0x21d8>
811094a0:	94800414 	ori	r18,r18,16
811094a4:	9080080c 	andi	r2,r18,32
811094a8:	1002d826 	beq	r2,zero,8110a00c <___vfprintf_internal_r+0x11d8>
811094ac:	d9402d17 	ldw	r5,180(sp)
811094b0:	d8c02917 	ldw	r3,164(sp)
811094b4:	d8002785 	stb	zero,158(sp)
811094b8:	28800204 	addi	r2,r5,8
811094bc:	2cc00017 	ldw	r19,0(r5)
811094c0:	2d800117 	ldw	r22,4(r5)
811094c4:	18048f16 	blt	r3,zero,8110a704 <___vfprintf_internal_r+0x18d0>
811094c8:	013fdfc4 	movi	r4,-129
811094cc:	9d86b03a 	or	r3,r19,r22
811094d0:	d8802d15 	stw	r2,180(sp)
811094d4:	9124703a 	and	r18,r18,r4
811094d8:	1802d91e 	bne	r3,zero,8110a040 <___vfprintf_internal_r+0x120c>
811094dc:	d8c02917 	ldw	r3,164(sp)
811094e0:	0039883a 	mov	fp,zero
811094e4:	1805c326 	beq	r3,zero,8110abf4 <___vfprintf_internal_r+0x1dc0>
811094e8:	0027883a 	mov	r19,zero
811094ec:	002d883a 	mov	r22,zero
811094f0:	dc001e04 	addi	r16,sp,120
811094f4:	9806d0fa 	srli	r3,r19,3
811094f8:	b008977a 	slli	r4,r22,29
811094fc:	b02cd0fa 	srli	r22,r22,3
81109500:	9cc001cc 	andi	r19,r19,7
81109504:	98800c04 	addi	r2,r19,48
81109508:	843fffc4 	addi	r16,r16,-1
8110950c:	20e6b03a 	or	r19,r4,r3
81109510:	80800005 	stb	r2,0(r16)
81109514:	9d86b03a 	or	r3,r19,r22
81109518:	183ff61e 	bne	r3,zero,811094f4 <__reset+0xfb0e94f4>
8110951c:	90c0004c 	andi	r3,r18,1
81109520:	18013b26 	beq	r3,zero,81109a10 <___vfprintf_internal_r+0xbdc>
81109524:	10803fcc 	andi	r2,r2,255
81109528:	1080201c 	xori	r2,r2,128
8110952c:	10bfe004 	addi	r2,r2,-128
81109530:	00c00c04 	movi	r3,48
81109534:	10c13626 	beq	r2,r3,81109a10 <___vfprintf_internal_r+0xbdc>
81109538:	80ffffc5 	stb	r3,-1(r16)
8110953c:	d8c02817 	ldw	r3,160(sp)
81109540:	80bfffc4 	addi	r2,r16,-1
81109544:	1021883a 	mov	r16,r2
81109548:	1887c83a 	sub	r3,r3,r2
8110954c:	d8c02e15 	stw	r3,184(sp)
81109550:	d8802e17 	ldw	r2,184(sp)
81109554:	d9002917 	ldw	r4,164(sp)
81109558:	1100010e 	bge	r2,r4,81109560 <___vfprintf_internal_r+0x72c>
8110955c:	2005883a 	mov	r2,r4
81109560:	d8802a15 	stw	r2,168(sp)
81109564:	d8003215 	stw	zero,200(sp)
81109568:	e7003fcc 	andi	fp,fp,255
8110956c:	e700201c 	xori	fp,fp,128
81109570:	e73fe004 	addi	fp,fp,-128
81109574:	e0000326 	beq	fp,zero,81109584 <___vfprintf_internal_r+0x750>
81109578:	d8c02a17 	ldw	r3,168(sp)
8110957c:	18c00044 	addi	r3,r3,1
81109580:	d8c02a15 	stw	r3,168(sp)
81109584:	90c0008c 	andi	r3,r18,2
81109588:	d8c02b15 	stw	r3,172(sp)
8110958c:	18000326 	beq	r3,zero,8110959c <___vfprintf_internal_r+0x768>
81109590:	d8c02a17 	ldw	r3,168(sp)
81109594:	18c00084 	addi	r3,r3,2
81109598:	d8c02a15 	stw	r3,168(sp)
8110959c:	90c0210c 	andi	r3,r18,132
811095a0:	d8c03015 	stw	r3,192(sp)
811095a4:	1801a31e 	bne	r3,zero,81109c34 <___vfprintf_internal_r+0xe00>
811095a8:	d9003117 	ldw	r4,196(sp)
811095ac:	d8c02a17 	ldw	r3,168(sp)
811095b0:	20e7c83a 	sub	r19,r4,r3
811095b4:	04c19f0e 	bge	zero,r19,81109c34 <___vfprintf_internal_r+0xe00>
811095b8:	02400404 	movi	r9,16
811095bc:	d8c02017 	ldw	r3,128(sp)
811095c0:	d8801f17 	ldw	r2,124(sp)
811095c4:	4cc50d0e 	bge	r9,r19,8110a9fc <___vfprintf_internal_r+0x1bc8>
811095c8:	016044b4 	movhi	r5,33042
811095cc:	29707a84 	addi	r5,r5,-15894
811095d0:	dc403b15 	stw	r17,236(sp)
811095d4:	d9403515 	stw	r5,212(sp)
811095d8:	9823883a 	mov	r17,r19
811095dc:	482d883a 	mov	r22,r9
811095e0:	9027883a 	mov	r19,r18
811095e4:	070001c4 	movi	fp,7
811095e8:	8025883a 	mov	r18,r16
811095ec:	dc002c17 	ldw	r16,176(sp)
811095f0:	00000306 	br	81109600 <___vfprintf_internal_r+0x7cc>
811095f4:	8c7ffc04 	addi	r17,r17,-16
811095f8:	42000204 	addi	r8,r8,8
811095fc:	b440130e 	bge	r22,r17,8110964c <___vfprintf_internal_r+0x818>
81109600:	012044b4 	movhi	r4,33042
81109604:	18c00404 	addi	r3,r3,16
81109608:	10800044 	addi	r2,r2,1
8110960c:	21307a84 	addi	r4,r4,-15894
81109610:	41000015 	stw	r4,0(r8)
81109614:	45800115 	stw	r22,4(r8)
81109618:	d8c02015 	stw	r3,128(sp)
8110961c:	d8801f15 	stw	r2,124(sp)
81109620:	e0bff40e 	bge	fp,r2,811095f4 <__reset+0xfb0e95f4>
81109624:	d9801e04 	addi	r6,sp,120
81109628:	b80b883a 	mov	r5,r23
8110962c:	8009883a 	mov	r4,r16
81109630:	11106400 	call	81110640 <__sprint_r>
81109634:	103f011e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
81109638:	8c7ffc04 	addi	r17,r17,-16
8110963c:	d8c02017 	ldw	r3,128(sp)
81109640:	d8801f17 	ldw	r2,124(sp)
81109644:	da000404 	addi	r8,sp,16
81109648:	b47fed16 	blt	r22,r17,81109600 <__reset+0xfb0e9600>
8110964c:	9021883a 	mov	r16,r18
81109650:	9825883a 	mov	r18,r19
81109654:	8827883a 	mov	r19,r17
81109658:	dc403b17 	ldw	r17,236(sp)
8110965c:	d9403517 	ldw	r5,212(sp)
81109660:	98c7883a 	add	r3,r19,r3
81109664:	10800044 	addi	r2,r2,1
81109668:	41400015 	stw	r5,0(r8)
8110966c:	44c00115 	stw	r19,4(r8)
81109670:	d8c02015 	stw	r3,128(sp)
81109674:	d8801f15 	stw	r2,124(sp)
81109678:	010001c4 	movi	r4,7
8110967c:	2082a316 	blt	r4,r2,8110a10c <___vfprintf_internal_r+0x12d8>
81109680:	df002787 	ldb	fp,158(sp)
81109684:	42000204 	addi	r8,r8,8
81109688:	e0000c26 	beq	fp,zero,811096bc <___vfprintf_internal_r+0x888>
8110968c:	d8801f17 	ldw	r2,124(sp)
81109690:	d9002784 	addi	r4,sp,158
81109694:	18c00044 	addi	r3,r3,1
81109698:	10800044 	addi	r2,r2,1
8110969c:	41000015 	stw	r4,0(r8)
811096a0:	01000044 	movi	r4,1
811096a4:	41000115 	stw	r4,4(r8)
811096a8:	d8c02015 	stw	r3,128(sp)
811096ac:	d8801f15 	stw	r2,124(sp)
811096b0:	010001c4 	movi	r4,7
811096b4:	20823c16 	blt	r4,r2,81109fa8 <___vfprintf_internal_r+0x1174>
811096b8:	42000204 	addi	r8,r8,8
811096bc:	d8802b17 	ldw	r2,172(sp)
811096c0:	10000c26 	beq	r2,zero,811096f4 <___vfprintf_internal_r+0x8c0>
811096c4:	d8801f17 	ldw	r2,124(sp)
811096c8:	d9002704 	addi	r4,sp,156
811096cc:	18c00084 	addi	r3,r3,2
811096d0:	10800044 	addi	r2,r2,1
811096d4:	41000015 	stw	r4,0(r8)
811096d8:	01000084 	movi	r4,2
811096dc:	41000115 	stw	r4,4(r8)
811096e0:	d8c02015 	stw	r3,128(sp)
811096e4:	d8801f15 	stw	r2,124(sp)
811096e8:	010001c4 	movi	r4,7
811096ec:	20823616 	blt	r4,r2,81109fc8 <___vfprintf_internal_r+0x1194>
811096f0:	42000204 	addi	r8,r8,8
811096f4:	d9003017 	ldw	r4,192(sp)
811096f8:	00802004 	movi	r2,128
811096fc:	20819926 	beq	r4,r2,81109d64 <___vfprintf_internal_r+0xf30>
81109700:	d9402917 	ldw	r5,164(sp)
81109704:	d8802e17 	ldw	r2,184(sp)
81109708:	28adc83a 	sub	r22,r5,r2
8110970c:	0580310e 	bge	zero,r22,811097d4 <___vfprintf_internal_r+0x9a0>
81109710:	07000404 	movi	fp,16
81109714:	d8801f17 	ldw	r2,124(sp)
81109718:	e584140e 	bge	fp,r22,8110a76c <___vfprintf_internal_r+0x1938>
8110971c:	016044b4 	movhi	r5,33042
81109720:	29707684 	addi	r5,r5,-15910
81109724:	dc402915 	stw	r17,164(sp)
81109728:	d9402b15 	stw	r5,172(sp)
8110972c:	b023883a 	mov	r17,r22
81109730:	04c001c4 	movi	r19,7
81109734:	a82d883a 	mov	r22,r21
81109738:	902b883a 	mov	r21,r18
8110973c:	8025883a 	mov	r18,r16
81109740:	dc002c17 	ldw	r16,176(sp)
81109744:	00000306 	br	81109754 <___vfprintf_internal_r+0x920>
81109748:	8c7ffc04 	addi	r17,r17,-16
8110974c:	42000204 	addi	r8,r8,8
81109750:	e440110e 	bge	fp,r17,81109798 <___vfprintf_internal_r+0x964>
81109754:	18c00404 	addi	r3,r3,16
81109758:	10800044 	addi	r2,r2,1
8110975c:	45000015 	stw	r20,0(r8)
81109760:	47000115 	stw	fp,4(r8)
81109764:	d8c02015 	stw	r3,128(sp)
81109768:	d8801f15 	stw	r2,124(sp)
8110976c:	98bff60e 	bge	r19,r2,81109748 <__reset+0xfb0e9748>
81109770:	d9801e04 	addi	r6,sp,120
81109774:	b80b883a 	mov	r5,r23
81109778:	8009883a 	mov	r4,r16
8110977c:	11106400 	call	81110640 <__sprint_r>
81109780:	103eae1e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
81109784:	8c7ffc04 	addi	r17,r17,-16
81109788:	d8c02017 	ldw	r3,128(sp)
8110978c:	d8801f17 	ldw	r2,124(sp)
81109790:	da000404 	addi	r8,sp,16
81109794:	e47fef16 	blt	fp,r17,81109754 <__reset+0xfb0e9754>
81109798:	9021883a 	mov	r16,r18
8110979c:	a825883a 	mov	r18,r21
811097a0:	b02b883a 	mov	r21,r22
811097a4:	882d883a 	mov	r22,r17
811097a8:	dc402917 	ldw	r17,164(sp)
811097ac:	d9002b17 	ldw	r4,172(sp)
811097b0:	1d87883a 	add	r3,r3,r22
811097b4:	10800044 	addi	r2,r2,1
811097b8:	41000015 	stw	r4,0(r8)
811097bc:	45800115 	stw	r22,4(r8)
811097c0:	d8c02015 	stw	r3,128(sp)
811097c4:	d8801f15 	stw	r2,124(sp)
811097c8:	010001c4 	movi	r4,7
811097cc:	2081ee16 	blt	r4,r2,81109f88 <___vfprintf_internal_r+0x1154>
811097d0:	42000204 	addi	r8,r8,8
811097d4:	9080400c 	andi	r2,r18,256
811097d8:	1001181e 	bne	r2,zero,81109c3c <___vfprintf_internal_r+0xe08>
811097dc:	d9402e17 	ldw	r5,184(sp)
811097e0:	d8801f17 	ldw	r2,124(sp)
811097e4:	44000015 	stw	r16,0(r8)
811097e8:	1947883a 	add	r3,r3,r5
811097ec:	10800044 	addi	r2,r2,1
811097f0:	41400115 	stw	r5,4(r8)
811097f4:	d8c02015 	stw	r3,128(sp)
811097f8:	d8801f15 	stw	r2,124(sp)
811097fc:	010001c4 	movi	r4,7
81109800:	2081d316 	blt	r4,r2,81109f50 <___vfprintf_internal_r+0x111c>
81109804:	42000204 	addi	r8,r8,8
81109808:	9480010c 	andi	r18,r18,4
8110980c:	90003226 	beq	r18,zero,811098d8 <___vfprintf_internal_r+0xaa4>
81109810:	d9403117 	ldw	r5,196(sp)
81109814:	d8802a17 	ldw	r2,168(sp)
81109818:	28a1c83a 	sub	r16,r5,r2
8110981c:	04002e0e 	bge	zero,r16,811098d8 <___vfprintf_internal_r+0xaa4>
81109820:	04400404 	movi	r17,16
81109824:	d8801f17 	ldw	r2,124(sp)
81109828:	8c04a20e 	bge	r17,r16,8110aab4 <___vfprintf_internal_r+0x1c80>
8110982c:	016044b4 	movhi	r5,33042
81109830:	29707a84 	addi	r5,r5,-15894
81109834:	d9403515 	stw	r5,212(sp)
81109838:	048001c4 	movi	r18,7
8110983c:	dcc02c17 	ldw	r19,176(sp)
81109840:	00000306 	br	81109850 <___vfprintf_internal_r+0xa1c>
81109844:	843ffc04 	addi	r16,r16,-16
81109848:	42000204 	addi	r8,r8,8
8110984c:	8c00130e 	bge	r17,r16,8110989c <___vfprintf_internal_r+0xa68>
81109850:	012044b4 	movhi	r4,33042
81109854:	18c00404 	addi	r3,r3,16
81109858:	10800044 	addi	r2,r2,1
8110985c:	21307a84 	addi	r4,r4,-15894
81109860:	41000015 	stw	r4,0(r8)
81109864:	44400115 	stw	r17,4(r8)
81109868:	d8c02015 	stw	r3,128(sp)
8110986c:	d8801f15 	stw	r2,124(sp)
81109870:	90bff40e 	bge	r18,r2,81109844 <__reset+0xfb0e9844>
81109874:	d9801e04 	addi	r6,sp,120
81109878:	b80b883a 	mov	r5,r23
8110987c:	9809883a 	mov	r4,r19
81109880:	11106400 	call	81110640 <__sprint_r>
81109884:	103e6d1e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
81109888:	843ffc04 	addi	r16,r16,-16
8110988c:	d8c02017 	ldw	r3,128(sp)
81109890:	d8801f17 	ldw	r2,124(sp)
81109894:	da000404 	addi	r8,sp,16
81109898:	8c3fed16 	blt	r17,r16,81109850 <__reset+0xfb0e9850>
8110989c:	d9403517 	ldw	r5,212(sp)
811098a0:	1c07883a 	add	r3,r3,r16
811098a4:	10800044 	addi	r2,r2,1
811098a8:	41400015 	stw	r5,0(r8)
811098ac:	44000115 	stw	r16,4(r8)
811098b0:	d8c02015 	stw	r3,128(sp)
811098b4:	d8801f15 	stw	r2,124(sp)
811098b8:	010001c4 	movi	r4,7
811098bc:	2080060e 	bge	r4,r2,811098d8 <___vfprintf_internal_r+0xaa4>
811098c0:	d9002c17 	ldw	r4,176(sp)
811098c4:	d9801e04 	addi	r6,sp,120
811098c8:	b80b883a 	mov	r5,r23
811098cc:	11106400 	call	81110640 <__sprint_r>
811098d0:	103e5a1e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
811098d4:	d8c02017 	ldw	r3,128(sp)
811098d8:	d8803117 	ldw	r2,196(sp)
811098dc:	d9002a17 	ldw	r4,168(sp)
811098e0:	1100010e 	bge	r2,r4,811098e8 <___vfprintf_internal_r+0xab4>
811098e4:	2005883a 	mov	r2,r4
811098e8:	d9402f17 	ldw	r5,188(sp)
811098ec:	288b883a 	add	r5,r5,r2
811098f0:	d9402f15 	stw	r5,188(sp)
811098f4:	18019e1e 	bne	r3,zero,81109f70 <___vfprintf_internal_r+0x113c>
811098f8:	a8800007 	ldb	r2,0(r21)
811098fc:	d8001f15 	stw	zero,124(sp)
81109900:	da000404 	addi	r8,sp,16
81109904:	103d851e 	bne	r2,zero,81108f1c <__reset+0xfb0e8f1c>
81109908:	a821883a 	mov	r16,r21
8110990c:	003d9b06 	br	81108f7c <__reset+0xfb0e8f7c>
81109910:	18c03fcc 	andi	r3,r3,255
81109914:	1805c11e 	bne	r3,zero,8110b01c <___vfprintf_internal_r+0x21e8>
81109918:	94800414 	ori	r18,r18,16
8110991c:	9080080c 	andi	r2,r18,32
81109920:	10020c26 	beq	r2,zero,8110a154 <___vfprintf_internal_r+0x1320>
81109924:	d8802d17 	ldw	r2,180(sp)
81109928:	d9002917 	ldw	r4,164(sp)
8110992c:	d8002785 	stb	zero,158(sp)
81109930:	10c00204 	addi	r3,r2,8
81109934:	14c00017 	ldw	r19,0(r2)
81109938:	15800117 	ldw	r22,4(r2)
8110993c:	20040f16 	blt	r4,zero,8110a97c <___vfprintf_internal_r+0x1b48>
81109940:	013fdfc4 	movi	r4,-129
81109944:	9d84b03a 	or	r2,r19,r22
81109948:	d8c02d15 	stw	r3,180(sp)
8110994c:	9124703a 	and	r18,r18,r4
81109950:	0039883a 	mov	fp,zero
81109954:	103e891e 	bne	r2,zero,8110937c <__reset+0xfb0e937c>
81109958:	d9002917 	ldw	r4,164(sp)
8110995c:	2002c11e 	bne	r4,zero,8110a464 <___vfprintf_internal_r+0x1630>
81109960:	d8002915 	stw	zero,164(sp)
81109964:	d8002e15 	stw	zero,184(sp)
81109968:	dc001e04 	addi	r16,sp,120
8110996c:	003ef806 	br	81109550 <__reset+0xfb0e9550>
81109970:	18c03fcc 	andi	r3,r3,255
81109974:	18059d1e 	bne	r3,zero,8110afec <___vfprintf_internal_r+0x21b8>
81109978:	016044b4 	movhi	r5,33042
8110997c:	29706a04 	addi	r5,r5,-15960
81109980:	d9403915 	stw	r5,228(sp)
81109984:	9080080c 	andi	r2,r18,32
81109988:	10005226 	beq	r2,zero,81109ad4 <___vfprintf_internal_r+0xca0>
8110998c:	d8802d17 	ldw	r2,180(sp)
81109990:	14c00017 	ldw	r19,0(r2)
81109994:	15800117 	ldw	r22,4(r2)
81109998:	10800204 	addi	r2,r2,8
8110999c:	d8802d15 	stw	r2,180(sp)
811099a0:	9080004c 	andi	r2,r18,1
811099a4:	10019026 	beq	r2,zero,81109fe8 <___vfprintf_internal_r+0x11b4>
811099a8:	9d84b03a 	or	r2,r19,r22
811099ac:	10036926 	beq	r2,zero,8110a754 <___vfprintf_internal_r+0x1920>
811099b0:	d8c02917 	ldw	r3,164(sp)
811099b4:	00800c04 	movi	r2,48
811099b8:	d8802705 	stb	r2,156(sp)
811099bc:	dc402745 	stb	r17,157(sp)
811099c0:	d8002785 	stb	zero,158(sp)
811099c4:	90800094 	ori	r2,r18,2
811099c8:	18045d16 	blt	r3,zero,8110ab40 <___vfprintf_internal_r+0x1d0c>
811099cc:	00bfdfc4 	movi	r2,-129
811099d0:	90a4703a 	and	r18,r18,r2
811099d4:	94800094 	ori	r18,r18,2
811099d8:	0039883a 	mov	fp,zero
811099dc:	d9003917 	ldw	r4,228(sp)
811099e0:	dc001e04 	addi	r16,sp,120
811099e4:	988003cc 	andi	r2,r19,15
811099e8:	b006973a 	slli	r3,r22,28
811099ec:	2085883a 	add	r2,r4,r2
811099f0:	9826d13a 	srli	r19,r19,4
811099f4:	10800003 	ldbu	r2,0(r2)
811099f8:	b02cd13a 	srli	r22,r22,4
811099fc:	843fffc4 	addi	r16,r16,-1
81109a00:	1ce6b03a 	or	r19,r3,r19
81109a04:	80800005 	stb	r2,0(r16)
81109a08:	9d84b03a 	or	r2,r19,r22
81109a0c:	103ff51e 	bne	r2,zero,811099e4 <__reset+0xfb0e99e4>
81109a10:	d8c02817 	ldw	r3,160(sp)
81109a14:	1c07c83a 	sub	r3,r3,r16
81109a18:	d8c02e15 	stw	r3,184(sp)
81109a1c:	003ecc06 	br	81109550 <__reset+0xfb0e9550>
81109a20:	18c03fcc 	andi	r3,r3,255
81109a24:	183e9f26 	beq	r3,zero,811094a4 <__reset+0xfb0e94a4>
81109a28:	d9c02785 	stb	r7,158(sp)
81109a2c:	003e9d06 	br	811094a4 <__reset+0xfb0e94a4>
81109a30:	00c00044 	movi	r3,1
81109a34:	01c00ac4 	movi	r7,43
81109a38:	ac400007 	ldb	r17,0(r21)
81109a3c:	003d5e06 	br	81108fb8 <__reset+0xfb0e8fb8>
81109a40:	94800814 	ori	r18,r18,32
81109a44:	ac400007 	ldb	r17,0(r21)
81109a48:	003d5b06 	br	81108fb8 <__reset+0xfb0e8fb8>
81109a4c:	d8c02d17 	ldw	r3,180(sp)
81109a50:	d8002785 	stb	zero,158(sp)
81109a54:	1c000017 	ldw	r16,0(r3)
81109a58:	1cc00104 	addi	r19,r3,4
81109a5c:	80041926 	beq	r16,zero,8110aac4 <___vfprintf_internal_r+0x1c90>
81109a60:	d9002917 	ldw	r4,164(sp)
81109a64:	2003d016 	blt	r4,zero,8110a9a8 <___vfprintf_internal_r+0x1b74>
81109a68:	200d883a 	mov	r6,r4
81109a6c:	000b883a 	mov	r5,zero
81109a70:	8009883a 	mov	r4,r16
81109a74:	da003d15 	stw	r8,244(sp)
81109a78:	110e6440 	call	8110e644 <memchr>
81109a7c:	da003d17 	ldw	r8,244(sp)
81109a80:	10045426 	beq	r2,zero,8110abd4 <___vfprintf_internal_r+0x1da0>
81109a84:	1405c83a 	sub	r2,r2,r16
81109a88:	d8802e15 	stw	r2,184(sp)
81109a8c:	1003cc16 	blt	r2,zero,8110a9c0 <___vfprintf_internal_r+0x1b8c>
81109a90:	df002783 	ldbu	fp,158(sp)
81109a94:	d8802a15 	stw	r2,168(sp)
81109a98:	dcc02d15 	stw	r19,180(sp)
81109a9c:	d8002915 	stw	zero,164(sp)
81109aa0:	d8003215 	stw	zero,200(sp)
81109aa4:	003eb006 	br	81109568 <__reset+0xfb0e9568>
81109aa8:	18c03fcc 	andi	r3,r3,255
81109aac:	183f9b26 	beq	r3,zero,8110991c <__reset+0xfb0e991c>
81109ab0:	d9c02785 	stb	r7,158(sp)
81109ab4:	003f9906 	br	8110991c <__reset+0xfb0e991c>
81109ab8:	18c03fcc 	andi	r3,r3,255
81109abc:	1805551e 	bne	r3,zero,8110b014 <___vfprintf_internal_r+0x21e0>
81109ac0:	016044b4 	movhi	r5,33042
81109ac4:	29706f04 	addi	r5,r5,-15940
81109ac8:	d9403915 	stw	r5,228(sp)
81109acc:	9080080c 	andi	r2,r18,32
81109ad0:	103fae1e 	bne	r2,zero,8110998c <__reset+0xfb0e998c>
81109ad4:	9080040c 	andi	r2,r18,16
81109ad8:	1002de26 	beq	r2,zero,8110a654 <___vfprintf_internal_r+0x1820>
81109adc:	d8c02d17 	ldw	r3,180(sp)
81109ae0:	002d883a 	mov	r22,zero
81109ae4:	1cc00017 	ldw	r19,0(r3)
81109ae8:	18c00104 	addi	r3,r3,4
81109aec:	d8c02d15 	stw	r3,180(sp)
81109af0:	003fab06 	br	811099a0 <__reset+0xfb0e99a0>
81109af4:	38803fcc 	andi	r2,r7,255
81109af8:	1080201c 	xori	r2,r2,128
81109afc:	10bfe004 	addi	r2,r2,-128
81109b00:	1002d21e 	bne	r2,zero,8110a64c <___vfprintf_internal_r+0x1818>
81109b04:	00c00044 	movi	r3,1
81109b08:	01c00804 	movi	r7,32
81109b0c:	ac400007 	ldb	r17,0(r21)
81109b10:	003d2906 	br	81108fb8 <__reset+0xfb0e8fb8>
81109b14:	94800054 	ori	r18,r18,1
81109b18:	ac400007 	ldb	r17,0(r21)
81109b1c:	003d2606 	br	81108fb8 <__reset+0xfb0e8fb8>
81109b20:	18c03fcc 	andi	r3,r3,255
81109b24:	183e0526 	beq	r3,zero,8110933c <__reset+0xfb0e933c>
81109b28:	d9c02785 	stb	r7,158(sp)
81109b2c:	003e0306 	br	8110933c <__reset+0xfb0e933c>
81109b30:	94801014 	ori	r18,r18,64
81109b34:	ac400007 	ldb	r17,0(r21)
81109b38:	003d1f06 	br	81108fb8 <__reset+0xfb0e8fb8>
81109b3c:	ac400007 	ldb	r17,0(r21)
81109b40:	8a438726 	beq	r17,r9,8110a960 <___vfprintf_internal_r+0x1b2c>
81109b44:	94800414 	ori	r18,r18,16
81109b48:	003d1b06 	br	81108fb8 <__reset+0xfb0e8fb8>
81109b4c:	18c03fcc 	andi	r3,r3,255
81109b50:	1805341e 	bne	r3,zero,8110b024 <___vfprintf_internal_r+0x21f0>
81109b54:	9080080c 	andi	r2,r18,32
81109b58:	1002cd26 	beq	r2,zero,8110a690 <___vfprintf_internal_r+0x185c>
81109b5c:	d9402d17 	ldw	r5,180(sp)
81109b60:	d9002f17 	ldw	r4,188(sp)
81109b64:	28800017 	ldw	r2,0(r5)
81109b68:	2007d7fa 	srai	r3,r4,31
81109b6c:	29400104 	addi	r5,r5,4
81109b70:	d9402d15 	stw	r5,180(sp)
81109b74:	11000015 	stw	r4,0(r2)
81109b78:	10c00115 	stw	r3,4(r2)
81109b7c:	003ce506 	br	81108f14 <__reset+0xfb0e8f14>
81109b80:	d8c02d17 	ldw	r3,180(sp)
81109b84:	d9002d17 	ldw	r4,180(sp)
81109b88:	d8002785 	stb	zero,158(sp)
81109b8c:	18800017 	ldw	r2,0(r3)
81109b90:	21000104 	addi	r4,r4,4
81109b94:	00c00044 	movi	r3,1
81109b98:	d8c02a15 	stw	r3,168(sp)
81109b9c:	d8801405 	stb	r2,80(sp)
81109ba0:	d9002d15 	stw	r4,180(sp)
81109ba4:	d8c02e15 	stw	r3,184(sp)
81109ba8:	d8002915 	stw	zero,164(sp)
81109bac:	d8003215 	stw	zero,200(sp)
81109bb0:	dc001404 	addi	r16,sp,80
81109bb4:	0039883a 	mov	fp,zero
81109bb8:	003e7206 	br	81109584 <__reset+0xfb0e9584>
81109bbc:	012044b4 	movhi	r4,33042
81109bc0:	21306f04 	addi	r4,r4,-15940
81109bc4:	0039883a 	mov	fp,zero
81109bc8:	d9003915 	stw	r4,228(sp)
81109bcc:	04401e04 	movi	r17,120
81109bd0:	003f8206 	br	811099dc <__reset+0xfb0e99dc>
81109bd4:	18c03fcc 	andi	r3,r3,255
81109bd8:	1805061e 	bne	r3,zero,8110aff4 <___vfprintf_internal_r+0x21c0>
81109bdc:	883d9126 	beq	r17,zero,81109224 <__reset+0xfb0e9224>
81109be0:	00c00044 	movi	r3,1
81109be4:	d8c02a15 	stw	r3,168(sp)
81109be8:	dc401405 	stb	r17,80(sp)
81109bec:	d8002785 	stb	zero,158(sp)
81109bf0:	003fec06 	br	81109ba4 <__reset+0xfb0e9ba4>
81109bf4:	016044b4 	movhi	r5,33042
81109bf8:	29706f04 	addi	r5,r5,-15940
81109bfc:	d9403915 	stw	r5,228(sp)
81109c00:	d8c02d15 	stw	r3,180(sp)
81109c04:	1025883a 	mov	r18,r2
81109c08:	04401e04 	movi	r17,120
81109c0c:	9d84b03a 	or	r2,r19,r22
81109c10:	1000fc1e 	bne	r2,zero,8110a004 <___vfprintf_internal_r+0x11d0>
81109c14:	0039883a 	mov	fp,zero
81109c18:	00800084 	movi	r2,2
81109c1c:	10803fcc 	andi	r2,r2,255
81109c20:	00c00044 	movi	r3,1
81109c24:	10c20f26 	beq	r2,r3,8110a464 <___vfprintf_internal_r+0x1630>
81109c28:	00c00084 	movi	r3,2
81109c2c:	10fd6326 	beq	r2,r3,811091bc <__reset+0xfb0e91bc>
81109c30:	003e2d06 	br	811094e8 <__reset+0xfb0e94e8>
81109c34:	d8c02017 	ldw	r3,128(sp)
81109c38:	003e9306 	br	81109688 <__reset+0xfb0e9688>
81109c3c:	00801944 	movi	r2,101
81109c40:	14407e0e 	bge	r2,r17,81109e3c <___vfprintf_internal_r+0x1008>
81109c44:	d9003617 	ldw	r4,216(sp)
81109c48:	d9403817 	ldw	r5,224(sp)
81109c4c:	000d883a 	mov	r6,zero
81109c50:	000f883a 	mov	r7,zero
81109c54:	d8c03c15 	stw	r3,240(sp)
81109c58:	da003d15 	stw	r8,244(sp)
81109c5c:	11142b80 	call	811142b8 <__eqdf2>
81109c60:	d8c03c17 	ldw	r3,240(sp)
81109c64:	da003d17 	ldw	r8,244(sp)
81109c68:	1000f71e 	bne	r2,zero,8110a048 <___vfprintf_internal_r+0x1214>
81109c6c:	d8801f17 	ldw	r2,124(sp)
81109c70:	012044b4 	movhi	r4,33042
81109c74:	21307604 	addi	r4,r4,-15912
81109c78:	18c00044 	addi	r3,r3,1
81109c7c:	10800044 	addi	r2,r2,1
81109c80:	41000015 	stw	r4,0(r8)
81109c84:	01000044 	movi	r4,1
81109c88:	41000115 	stw	r4,4(r8)
81109c8c:	d8c02015 	stw	r3,128(sp)
81109c90:	d8801f15 	stw	r2,124(sp)
81109c94:	010001c4 	movi	r4,7
81109c98:	2082b816 	blt	r4,r2,8110a77c <___vfprintf_internal_r+0x1948>
81109c9c:	42000204 	addi	r8,r8,8
81109ca0:	d8802617 	ldw	r2,152(sp)
81109ca4:	d9403317 	ldw	r5,204(sp)
81109ca8:	11400216 	blt	r2,r5,81109cb4 <___vfprintf_internal_r+0xe80>
81109cac:	9080004c 	andi	r2,r18,1
81109cb0:	103ed526 	beq	r2,zero,81109808 <__reset+0xfb0e9808>
81109cb4:	d8803717 	ldw	r2,220(sp)
81109cb8:	d9003417 	ldw	r4,208(sp)
81109cbc:	d9403717 	ldw	r5,220(sp)
81109cc0:	1887883a 	add	r3,r3,r2
81109cc4:	d8801f17 	ldw	r2,124(sp)
81109cc8:	41000015 	stw	r4,0(r8)
81109ccc:	41400115 	stw	r5,4(r8)
81109cd0:	10800044 	addi	r2,r2,1
81109cd4:	d8c02015 	stw	r3,128(sp)
81109cd8:	d8801f15 	stw	r2,124(sp)
81109cdc:	010001c4 	movi	r4,7
81109ce0:	20832916 	blt	r4,r2,8110a988 <___vfprintf_internal_r+0x1b54>
81109ce4:	42000204 	addi	r8,r8,8
81109ce8:	d8803317 	ldw	r2,204(sp)
81109cec:	143fffc4 	addi	r16,r2,-1
81109cf0:	043ec50e 	bge	zero,r16,81109808 <__reset+0xfb0e9808>
81109cf4:	04400404 	movi	r17,16
81109cf8:	d8801f17 	ldw	r2,124(sp)
81109cfc:	8c00880e 	bge	r17,r16,81109f20 <___vfprintf_internal_r+0x10ec>
81109d00:	016044b4 	movhi	r5,33042
81109d04:	29707684 	addi	r5,r5,-15910
81109d08:	d9402b15 	stw	r5,172(sp)
81109d0c:	058001c4 	movi	r22,7
81109d10:	dcc02c17 	ldw	r19,176(sp)
81109d14:	00000306 	br	81109d24 <___vfprintf_internal_r+0xef0>
81109d18:	42000204 	addi	r8,r8,8
81109d1c:	843ffc04 	addi	r16,r16,-16
81109d20:	8c00820e 	bge	r17,r16,81109f2c <___vfprintf_internal_r+0x10f8>
81109d24:	18c00404 	addi	r3,r3,16
81109d28:	10800044 	addi	r2,r2,1
81109d2c:	45000015 	stw	r20,0(r8)
81109d30:	44400115 	stw	r17,4(r8)
81109d34:	d8c02015 	stw	r3,128(sp)
81109d38:	d8801f15 	stw	r2,124(sp)
81109d3c:	b0bff60e 	bge	r22,r2,81109d18 <__reset+0xfb0e9d18>
81109d40:	d9801e04 	addi	r6,sp,120
81109d44:	b80b883a 	mov	r5,r23
81109d48:	9809883a 	mov	r4,r19
81109d4c:	11106400 	call	81110640 <__sprint_r>
81109d50:	103d3a1e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
81109d54:	d8c02017 	ldw	r3,128(sp)
81109d58:	d8801f17 	ldw	r2,124(sp)
81109d5c:	da000404 	addi	r8,sp,16
81109d60:	003fee06 	br	81109d1c <__reset+0xfb0e9d1c>
81109d64:	d9403117 	ldw	r5,196(sp)
81109d68:	d8802a17 	ldw	r2,168(sp)
81109d6c:	28adc83a 	sub	r22,r5,r2
81109d70:	05be630e 	bge	zero,r22,81109700 <__reset+0xfb0e9700>
81109d74:	07000404 	movi	fp,16
81109d78:	d8801f17 	ldw	r2,124(sp)
81109d7c:	e5838f0e 	bge	fp,r22,8110abbc <___vfprintf_internal_r+0x1d88>
81109d80:	016044b4 	movhi	r5,33042
81109d84:	29707684 	addi	r5,r5,-15910
81109d88:	dc403015 	stw	r17,192(sp)
81109d8c:	d9402b15 	stw	r5,172(sp)
81109d90:	b023883a 	mov	r17,r22
81109d94:	04c001c4 	movi	r19,7
81109d98:	a82d883a 	mov	r22,r21
81109d9c:	902b883a 	mov	r21,r18
81109da0:	8025883a 	mov	r18,r16
81109da4:	dc002c17 	ldw	r16,176(sp)
81109da8:	00000306 	br	81109db8 <___vfprintf_internal_r+0xf84>
81109dac:	8c7ffc04 	addi	r17,r17,-16
81109db0:	42000204 	addi	r8,r8,8
81109db4:	e440110e 	bge	fp,r17,81109dfc <___vfprintf_internal_r+0xfc8>
81109db8:	18c00404 	addi	r3,r3,16
81109dbc:	10800044 	addi	r2,r2,1
81109dc0:	45000015 	stw	r20,0(r8)
81109dc4:	47000115 	stw	fp,4(r8)
81109dc8:	d8c02015 	stw	r3,128(sp)
81109dcc:	d8801f15 	stw	r2,124(sp)
81109dd0:	98bff60e 	bge	r19,r2,81109dac <__reset+0xfb0e9dac>
81109dd4:	d9801e04 	addi	r6,sp,120
81109dd8:	b80b883a 	mov	r5,r23
81109ddc:	8009883a 	mov	r4,r16
81109de0:	11106400 	call	81110640 <__sprint_r>
81109de4:	103d151e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
81109de8:	8c7ffc04 	addi	r17,r17,-16
81109dec:	d8c02017 	ldw	r3,128(sp)
81109df0:	d8801f17 	ldw	r2,124(sp)
81109df4:	da000404 	addi	r8,sp,16
81109df8:	e47fef16 	blt	fp,r17,81109db8 <__reset+0xfb0e9db8>
81109dfc:	9021883a 	mov	r16,r18
81109e00:	a825883a 	mov	r18,r21
81109e04:	b02b883a 	mov	r21,r22
81109e08:	882d883a 	mov	r22,r17
81109e0c:	dc403017 	ldw	r17,192(sp)
81109e10:	d9002b17 	ldw	r4,172(sp)
81109e14:	1d87883a 	add	r3,r3,r22
81109e18:	10800044 	addi	r2,r2,1
81109e1c:	41000015 	stw	r4,0(r8)
81109e20:	45800115 	stw	r22,4(r8)
81109e24:	d8c02015 	stw	r3,128(sp)
81109e28:	d8801f15 	stw	r2,124(sp)
81109e2c:	010001c4 	movi	r4,7
81109e30:	20818e16 	blt	r4,r2,8110a46c <___vfprintf_internal_r+0x1638>
81109e34:	42000204 	addi	r8,r8,8
81109e38:	003e3106 	br	81109700 <__reset+0xfb0e9700>
81109e3c:	d9403317 	ldw	r5,204(sp)
81109e40:	00800044 	movi	r2,1
81109e44:	18c00044 	addi	r3,r3,1
81109e48:	1141530e 	bge	r2,r5,8110a398 <___vfprintf_internal_r+0x1564>
81109e4c:	dc401f17 	ldw	r17,124(sp)
81109e50:	00800044 	movi	r2,1
81109e54:	40800115 	stw	r2,4(r8)
81109e58:	8c400044 	addi	r17,r17,1
81109e5c:	44000015 	stw	r16,0(r8)
81109e60:	d8c02015 	stw	r3,128(sp)
81109e64:	dc401f15 	stw	r17,124(sp)
81109e68:	008001c4 	movi	r2,7
81109e6c:	14416b16 	blt	r2,r17,8110a41c <___vfprintf_internal_r+0x15e8>
81109e70:	42000204 	addi	r8,r8,8
81109e74:	d8803717 	ldw	r2,220(sp)
81109e78:	d9003417 	ldw	r4,208(sp)
81109e7c:	8c400044 	addi	r17,r17,1
81109e80:	10c7883a 	add	r3,r2,r3
81109e84:	40800115 	stw	r2,4(r8)
81109e88:	41000015 	stw	r4,0(r8)
81109e8c:	d8c02015 	stw	r3,128(sp)
81109e90:	dc401f15 	stw	r17,124(sp)
81109e94:	008001c4 	movi	r2,7
81109e98:	14416916 	blt	r2,r17,8110a440 <___vfprintf_internal_r+0x160c>
81109e9c:	45800204 	addi	r22,r8,8
81109ea0:	d9003617 	ldw	r4,216(sp)
81109ea4:	d9403817 	ldw	r5,224(sp)
81109ea8:	000d883a 	mov	r6,zero
81109eac:	000f883a 	mov	r7,zero
81109eb0:	d8c03c15 	stw	r3,240(sp)
81109eb4:	11142b80 	call	811142b8 <__eqdf2>
81109eb8:	d8c03c17 	ldw	r3,240(sp)
81109ebc:	1000bc26 	beq	r2,zero,8110a1b0 <___vfprintf_internal_r+0x137c>
81109ec0:	d9403317 	ldw	r5,204(sp)
81109ec4:	84000044 	addi	r16,r16,1
81109ec8:	8c400044 	addi	r17,r17,1
81109ecc:	28bfffc4 	addi	r2,r5,-1
81109ed0:	1887883a 	add	r3,r3,r2
81109ed4:	b0800115 	stw	r2,4(r22)
81109ed8:	b4000015 	stw	r16,0(r22)
81109edc:	d8c02015 	stw	r3,128(sp)
81109ee0:	dc401f15 	stw	r17,124(sp)
81109ee4:	008001c4 	movi	r2,7
81109ee8:	14414316 	blt	r2,r17,8110a3f8 <___vfprintf_internal_r+0x15c4>
81109eec:	b5800204 	addi	r22,r22,8
81109ef0:	d9003a17 	ldw	r4,232(sp)
81109ef4:	df0022c4 	addi	fp,sp,139
81109ef8:	8c400044 	addi	r17,r17,1
81109efc:	20c7883a 	add	r3,r4,r3
81109f00:	b7000015 	stw	fp,0(r22)
81109f04:	b1000115 	stw	r4,4(r22)
81109f08:	d8c02015 	stw	r3,128(sp)
81109f0c:	dc401f15 	stw	r17,124(sp)
81109f10:	008001c4 	movi	r2,7
81109f14:	14400e16 	blt	r2,r17,81109f50 <___vfprintf_internal_r+0x111c>
81109f18:	b2000204 	addi	r8,r22,8
81109f1c:	003e3a06 	br	81109808 <__reset+0xfb0e9808>
81109f20:	012044b4 	movhi	r4,33042
81109f24:	21307684 	addi	r4,r4,-15910
81109f28:	d9002b15 	stw	r4,172(sp)
81109f2c:	d9002b17 	ldw	r4,172(sp)
81109f30:	1c07883a 	add	r3,r3,r16
81109f34:	44000115 	stw	r16,4(r8)
81109f38:	41000015 	stw	r4,0(r8)
81109f3c:	10800044 	addi	r2,r2,1
81109f40:	d8c02015 	stw	r3,128(sp)
81109f44:	d8801f15 	stw	r2,124(sp)
81109f48:	010001c4 	movi	r4,7
81109f4c:	20be2d0e 	bge	r4,r2,81109804 <__reset+0xfb0e9804>
81109f50:	d9002c17 	ldw	r4,176(sp)
81109f54:	d9801e04 	addi	r6,sp,120
81109f58:	b80b883a 	mov	r5,r23
81109f5c:	11106400 	call	81110640 <__sprint_r>
81109f60:	103cb61e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
81109f64:	d8c02017 	ldw	r3,128(sp)
81109f68:	da000404 	addi	r8,sp,16
81109f6c:	003e2606 	br	81109808 <__reset+0xfb0e9808>
81109f70:	d9002c17 	ldw	r4,176(sp)
81109f74:	d9801e04 	addi	r6,sp,120
81109f78:	b80b883a 	mov	r5,r23
81109f7c:	11106400 	call	81110640 <__sprint_r>
81109f80:	103e5d26 	beq	r2,zero,811098f8 <__reset+0xfb0e98f8>
81109f84:	003cad06 	br	8110923c <__reset+0xfb0e923c>
81109f88:	d9002c17 	ldw	r4,176(sp)
81109f8c:	d9801e04 	addi	r6,sp,120
81109f90:	b80b883a 	mov	r5,r23
81109f94:	11106400 	call	81110640 <__sprint_r>
81109f98:	103ca81e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
81109f9c:	d8c02017 	ldw	r3,128(sp)
81109fa0:	da000404 	addi	r8,sp,16
81109fa4:	003e0b06 	br	811097d4 <__reset+0xfb0e97d4>
81109fa8:	d9002c17 	ldw	r4,176(sp)
81109fac:	d9801e04 	addi	r6,sp,120
81109fb0:	b80b883a 	mov	r5,r23
81109fb4:	11106400 	call	81110640 <__sprint_r>
81109fb8:	103ca01e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
81109fbc:	d8c02017 	ldw	r3,128(sp)
81109fc0:	da000404 	addi	r8,sp,16
81109fc4:	003dbd06 	br	811096bc <__reset+0xfb0e96bc>
81109fc8:	d9002c17 	ldw	r4,176(sp)
81109fcc:	d9801e04 	addi	r6,sp,120
81109fd0:	b80b883a 	mov	r5,r23
81109fd4:	11106400 	call	81110640 <__sprint_r>
81109fd8:	103c981e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
81109fdc:	d8c02017 	ldw	r3,128(sp)
81109fe0:	da000404 	addi	r8,sp,16
81109fe4:	003dc306 	br	811096f4 <__reset+0xfb0e96f4>
81109fe8:	d8802917 	ldw	r2,164(sp)
81109fec:	d8002785 	stb	zero,158(sp)
81109ff0:	103f0616 	blt	r2,zero,81109c0c <__reset+0xfb0e9c0c>
81109ff4:	00ffdfc4 	movi	r3,-129
81109ff8:	9d84b03a 	or	r2,r19,r22
81109ffc:	90e4703a 	and	r18,r18,r3
8110a000:	103c6b26 	beq	r2,zero,811091b0 <__reset+0xfb0e91b0>
8110a004:	0039883a 	mov	fp,zero
8110a008:	003e7406 	br	811099dc <__reset+0xfb0e99dc>
8110a00c:	9080040c 	andi	r2,r18,16
8110a010:	1001b326 	beq	r2,zero,8110a6e0 <___vfprintf_internal_r+0x18ac>
8110a014:	d9002d17 	ldw	r4,180(sp)
8110a018:	d9402917 	ldw	r5,164(sp)
8110a01c:	d8002785 	stb	zero,158(sp)
8110a020:	20800104 	addi	r2,r4,4
8110a024:	24c00017 	ldw	r19,0(r4)
8110a028:	002d883a 	mov	r22,zero
8110a02c:	2801b516 	blt	r5,zero,8110a704 <___vfprintf_internal_r+0x18d0>
8110a030:	00ffdfc4 	movi	r3,-129
8110a034:	d8802d15 	stw	r2,180(sp)
8110a038:	90e4703a 	and	r18,r18,r3
8110a03c:	983d2726 	beq	r19,zero,811094dc <__reset+0xfb0e94dc>
8110a040:	0039883a 	mov	fp,zero
8110a044:	003d2a06 	br	811094f0 <__reset+0xfb0e94f0>
8110a048:	dc402617 	ldw	r17,152(sp)
8110a04c:	0441d30e 	bge	zero,r17,8110a79c <___vfprintf_internal_r+0x1968>
8110a050:	dc403217 	ldw	r17,200(sp)
8110a054:	d8803317 	ldw	r2,204(sp)
8110a058:	1440010e 	bge	r2,r17,8110a060 <___vfprintf_internal_r+0x122c>
8110a05c:	1023883a 	mov	r17,r2
8110a060:	04400a0e 	bge	zero,r17,8110a08c <___vfprintf_internal_r+0x1258>
8110a064:	d8801f17 	ldw	r2,124(sp)
8110a068:	1c47883a 	add	r3,r3,r17
8110a06c:	44000015 	stw	r16,0(r8)
8110a070:	10800044 	addi	r2,r2,1
8110a074:	44400115 	stw	r17,4(r8)
8110a078:	d8c02015 	stw	r3,128(sp)
8110a07c:	d8801f15 	stw	r2,124(sp)
8110a080:	010001c4 	movi	r4,7
8110a084:	20826516 	blt	r4,r2,8110aa1c <___vfprintf_internal_r+0x1be8>
8110a088:	42000204 	addi	r8,r8,8
8110a08c:	88026116 	blt	r17,zero,8110aa14 <___vfprintf_internal_r+0x1be0>
8110a090:	d9003217 	ldw	r4,200(sp)
8110a094:	2463c83a 	sub	r17,r4,r17
8110a098:	04407b0e 	bge	zero,r17,8110a288 <___vfprintf_internal_r+0x1454>
8110a09c:	05800404 	movi	r22,16
8110a0a0:	d8801f17 	ldw	r2,124(sp)
8110a0a4:	b4419d0e 	bge	r22,r17,8110a71c <___vfprintf_internal_r+0x18e8>
8110a0a8:	012044b4 	movhi	r4,33042
8110a0ac:	21307684 	addi	r4,r4,-15910
8110a0b0:	d9002b15 	stw	r4,172(sp)
8110a0b4:	070001c4 	movi	fp,7
8110a0b8:	dcc02c17 	ldw	r19,176(sp)
8110a0bc:	00000306 	br	8110a0cc <___vfprintf_internal_r+0x1298>
8110a0c0:	42000204 	addi	r8,r8,8
8110a0c4:	8c7ffc04 	addi	r17,r17,-16
8110a0c8:	b441970e 	bge	r22,r17,8110a728 <___vfprintf_internal_r+0x18f4>
8110a0cc:	18c00404 	addi	r3,r3,16
8110a0d0:	10800044 	addi	r2,r2,1
8110a0d4:	45000015 	stw	r20,0(r8)
8110a0d8:	45800115 	stw	r22,4(r8)
8110a0dc:	d8c02015 	stw	r3,128(sp)
8110a0e0:	d8801f15 	stw	r2,124(sp)
8110a0e4:	e0bff60e 	bge	fp,r2,8110a0c0 <__reset+0xfb0ea0c0>
8110a0e8:	d9801e04 	addi	r6,sp,120
8110a0ec:	b80b883a 	mov	r5,r23
8110a0f0:	9809883a 	mov	r4,r19
8110a0f4:	11106400 	call	81110640 <__sprint_r>
8110a0f8:	103c501e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
8110a0fc:	d8c02017 	ldw	r3,128(sp)
8110a100:	d8801f17 	ldw	r2,124(sp)
8110a104:	da000404 	addi	r8,sp,16
8110a108:	003fee06 	br	8110a0c4 <__reset+0xfb0ea0c4>
8110a10c:	d9002c17 	ldw	r4,176(sp)
8110a110:	d9801e04 	addi	r6,sp,120
8110a114:	b80b883a 	mov	r5,r23
8110a118:	11106400 	call	81110640 <__sprint_r>
8110a11c:	103c471e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
8110a120:	d8c02017 	ldw	r3,128(sp)
8110a124:	df002787 	ldb	fp,158(sp)
8110a128:	da000404 	addi	r8,sp,16
8110a12c:	003d5606 	br	81109688 <__reset+0xfb0e9688>
8110a130:	9080040c 	andi	r2,r18,16
8110a134:	10016126 	beq	r2,zero,8110a6bc <___vfprintf_internal_r+0x1888>
8110a138:	d8802d17 	ldw	r2,180(sp)
8110a13c:	14c00017 	ldw	r19,0(r2)
8110a140:	10800104 	addi	r2,r2,4
8110a144:	d8802d15 	stw	r2,180(sp)
8110a148:	982dd7fa 	srai	r22,r19,31
8110a14c:	b005883a 	mov	r2,r22
8110a150:	003c8206 	br	8110935c <__reset+0xfb0e935c>
8110a154:	9080040c 	andi	r2,r18,16
8110a158:	10003526 	beq	r2,zero,8110a230 <___vfprintf_internal_r+0x13fc>
8110a15c:	d9402d17 	ldw	r5,180(sp)
8110a160:	d8c02917 	ldw	r3,164(sp)
8110a164:	d8002785 	stb	zero,158(sp)
8110a168:	28800104 	addi	r2,r5,4
8110a16c:	2cc00017 	ldw	r19,0(r5)
8110a170:	002d883a 	mov	r22,zero
8110a174:	18003716 	blt	r3,zero,8110a254 <___vfprintf_internal_r+0x1420>
8110a178:	00ffdfc4 	movi	r3,-129
8110a17c:	d8802d15 	stw	r2,180(sp)
8110a180:	90e4703a 	and	r18,r18,r3
8110a184:	0039883a 	mov	fp,zero
8110a188:	983df326 	beq	r19,zero,81109958 <__reset+0xfb0e9958>
8110a18c:	00800244 	movi	r2,9
8110a190:	14fc7b36 	bltu	r2,r19,81109380 <__reset+0xfb0e9380>
8110a194:	d8c02817 	ldw	r3,160(sp)
8110a198:	dc001dc4 	addi	r16,sp,119
8110a19c:	9cc00c04 	addi	r19,r19,48
8110a1a0:	1c07c83a 	sub	r3,r3,r16
8110a1a4:	dcc01dc5 	stb	r19,119(sp)
8110a1a8:	d8c02e15 	stw	r3,184(sp)
8110a1ac:	003ce806 	br	81109550 <__reset+0xfb0e9550>
8110a1b0:	d8803317 	ldw	r2,204(sp)
8110a1b4:	143fffc4 	addi	r16,r2,-1
8110a1b8:	043f4d0e 	bge	zero,r16,81109ef0 <__reset+0xfb0e9ef0>
8110a1bc:	07000404 	movi	fp,16
8110a1c0:	e400810e 	bge	fp,r16,8110a3c8 <___vfprintf_internal_r+0x1594>
8110a1c4:	016044b4 	movhi	r5,33042
8110a1c8:	29707684 	addi	r5,r5,-15910
8110a1cc:	d9402b15 	stw	r5,172(sp)
8110a1d0:	01c001c4 	movi	r7,7
8110a1d4:	dcc02c17 	ldw	r19,176(sp)
8110a1d8:	00000306 	br	8110a1e8 <___vfprintf_internal_r+0x13b4>
8110a1dc:	b5800204 	addi	r22,r22,8
8110a1e0:	843ffc04 	addi	r16,r16,-16
8110a1e4:	e4007b0e 	bge	fp,r16,8110a3d4 <___vfprintf_internal_r+0x15a0>
8110a1e8:	18c00404 	addi	r3,r3,16
8110a1ec:	8c400044 	addi	r17,r17,1
8110a1f0:	b5000015 	stw	r20,0(r22)
8110a1f4:	b7000115 	stw	fp,4(r22)
8110a1f8:	d8c02015 	stw	r3,128(sp)
8110a1fc:	dc401f15 	stw	r17,124(sp)
8110a200:	3c7ff60e 	bge	r7,r17,8110a1dc <__reset+0xfb0ea1dc>
8110a204:	d9801e04 	addi	r6,sp,120
8110a208:	b80b883a 	mov	r5,r23
8110a20c:	9809883a 	mov	r4,r19
8110a210:	d9c03c15 	stw	r7,240(sp)
8110a214:	11106400 	call	81110640 <__sprint_r>
8110a218:	d9c03c17 	ldw	r7,240(sp)
8110a21c:	103c071e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
8110a220:	d8c02017 	ldw	r3,128(sp)
8110a224:	dc401f17 	ldw	r17,124(sp)
8110a228:	dd800404 	addi	r22,sp,16
8110a22c:	003fec06 	br	8110a1e0 <__reset+0xfb0ea1e0>
8110a230:	9080100c 	andi	r2,r18,64
8110a234:	d8002785 	stb	zero,158(sp)
8110a238:	10010e26 	beq	r2,zero,8110a674 <___vfprintf_internal_r+0x1840>
8110a23c:	d9002d17 	ldw	r4,180(sp)
8110a240:	d9402917 	ldw	r5,164(sp)
8110a244:	002d883a 	mov	r22,zero
8110a248:	20800104 	addi	r2,r4,4
8110a24c:	24c0000b 	ldhu	r19,0(r4)
8110a250:	283fc90e 	bge	r5,zero,8110a178 <__reset+0xfb0ea178>
8110a254:	d8802d15 	stw	r2,180(sp)
8110a258:	0039883a 	mov	fp,zero
8110a25c:	9d84b03a 	or	r2,r19,r22
8110a260:	103c461e 	bne	r2,zero,8110937c <__reset+0xfb0e937c>
8110a264:	00800044 	movi	r2,1
8110a268:	003e6c06 	br	81109c1c <__reset+0xfb0e9c1c>
8110a26c:	d9002c17 	ldw	r4,176(sp)
8110a270:	d9801e04 	addi	r6,sp,120
8110a274:	b80b883a 	mov	r5,r23
8110a278:	11106400 	call	81110640 <__sprint_r>
8110a27c:	103bef1e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
8110a280:	d8c02017 	ldw	r3,128(sp)
8110a284:	da000404 	addi	r8,sp,16
8110a288:	d9003217 	ldw	r4,200(sp)
8110a28c:	d8802617 	ldw	r2,152(sp)
8110a290:	d9403317 	ldw	r5,204(sp)
8110a294:	8123883a 	add	r17,r16,r4
8110a298:	11400216 	blt	r2,r5,8110a2a4 <___vfprintf_internal_r+0x1470>
8110a29c:	9100004c 	andi	r4,r18,1
8110a2a0:	20000d26 	beq	r4,zero,8110a2d8 <___vfprintf_internal_r+0x14a4>
8110a2a4:	d9003717 	ldw	r4,220(sp)
8110a2a8:	d9403417 	ldw	r5,208(sp)
8110a2ac:	1907883a 	add	r3,r3,r4
8110a2b0:	d9001f17 	ldw	r4,124(sp)
8110a2b4:	41400015 	stw	r5,0(r8)
8110a2b8:	d9403717 	ldw	r5,220(sp)
8110a2bc:	21000044 	addi	r4,r4,1
8110a2c0:	d8c02015 	stw	r3,128(sp)
8110a2c4:	41400115 	stw	r5,4(r8)
8110a2c8:	d9001f15 	stw	r4,124(sp)
8110a2cc:	014001c4 	movi	r5,7
8110a2d0:	2901e816 	blt	r5,r4,8110aa74 <___vfprintf_internal_r+0x1c40>
8110a2d4:	42000204 	addi	r8,r8,8
8110a2d8:	d9003317 	ldw	r4,204(sp)
8110a2dc:	8121883a 	add	r16,r16,r4
8110a2e0:	2085c83a 	sub	r2,r4,r2
8110a2e4:	8461c83a 	sub	r16,r16,r17
8110a2e8:	1400010e 	bge	r2,r16,8110a2f0 <___vfprintf_internal_r+0x14bc>
8110a2ec:	1021883a 	mov	r16,r2
8110a2f0:	04000a0e 	bge	zero,r16,8110a31c <___vfprintf_internal_r+0x14e8>
8110a2f4:	d9001f17 	ldw	r4,124(sp)
8110a2f8:	1c07883a 	add	r3,r3,r16
8110a2fc:	44400015 	stw	r17,0(r8)
8110a300:	21000044 	addi	r4,r4,1
8110a304:	44000115 	stw	r16,4(r8)
8110a308:	d8c02015 	stw	r3,128(sp)
8110a30c:	d9001f15 	stw	r4,124(sp)
8110a310:	014001c4 	movi	r5,7
8110a314:	2901fb16 	blt	r5,r4,8110ab04 <___vfprintf_internal_r+0x1cd0>
8110a318:	42000204 	addi	r8,r8,8
8110a31c:	8001f716 	blt	r16,zero,8110aafc <___vfprintf_internal_r+0x1cc8>
8110a320:	1421c83a 	sub	r16,r2,r16
8110a324:	043d380e 	bge	zero,r16,81109808 <__reset+0xfb0e9808>
8110a328:	04400404 	movi	r17,16
8110a32c:	d8801f17 	ldw	r2,124(sp)
8110a330:	8c3efb0e 	bge	r17,r16,81109f20 <__reset+0xfb0e9f20>
8110a334:	016044b4 	movhi	r5,33042
8110a338:	29707684 	addi	r5,r5,-15910
8110a33c:	d9402b15 	stw	r5,172(sp)
8110a340:	058001c4 	movi	r22,7
8110a344:	dcc02c17 	ldw	r19,176(sp)
8110a348:	00000306 	br	8110a358 <___vfprintf_internal_r+0x1524>
8110a34c:	42000204 	addi	r8,r8,8
8110a350:	843ffc04 	addi	r16,r16,-16
8110a354:	8c3ef50e 	bge	r17,r16,81109f2c <__reset+0xfb0e9f2c>
8110a358:	18c00404 	addi	r3,r3,16
8110a35c:	10800044 	addi	r2,r2,1
8110a360:	45000015 	stw	r20,0(r8)
8110a364:	44400115 	stw	r17,4(r8)
8110a368:	d8c02015 	stw	r3,128(sp)
8110a36c:	d8801f15 	stw	r2,124(sp)
8110a370:	b0bff60e 	bge	r22,r2,8110a34c <__reset+0xfb0ea34c>
8110a374:	d9801e04 	addi	r6,sp,120
8110a378:	b80b883a 	mov	r5,r23
8110a37c:	9809883a 	mov	r4,r19
8110a380:	11106400 	call	81110640 <__sprint_r>
8110a384:	103bad1e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
8110a388:	d8c02017 	ldw	r3,128(sp)
8110a38c:	d8801f17 	ldw	r2,124(sp)
8110a390:	da000404 	addi	r8,sp,16
8110a394:	003fee06 	br	8110a350 <__reset+0xfb0ea350>
8110a398:	9088703a 	and	r4,r18,r2
8110a39c:	203eab1e 	bne	r4,zero,81109e4c <__reset+0xfb0e9e4c>
8110a3a0:	dc401f17 	ldw	r17,124(sp)
8110a3a4:	40800115 	stw	r2,4(r8)
8110a3a8:	44000015 	stw	r16,0(r8)
8110a3ac:	8c400044 	addi	r17,r17,1
8110a3b0:	d8c02015 	stw	r3,128(sp)
8110a3b4:	dc401f15 	stw	r17,124(sp)
8110a3b8:	008001c4 	movi	r2,7
8110a3bc:	14400e16 	blt	r2,r17,8110a3f8 <___vfprintf_internal_r+0x15c4>
8110a3c0:	45800204 	addi	r22,r8,8
8110a3c4:	003eca06 	br	81109ef0 <__reset+0xfb0e9ef0>
8110a3c8:	012044b4 	movhi	r4,33042
8110a3cc:	21307684 	addi	r4,r4,-15910
8110a3d0:	d9002b15 	stw	r4,172(sp)
8110a3d4:	d8802b17 	ldw	r2,172(sp)
8110a3d8:	1c07883a 	add	r3,r3,r16
8110a3dc:	8c400044 	addi	r17,r17,1
8110a3e0:	b0800015 	stw	r2,0(r22)
8110a3e4:	b4000115 	stw	r16,4(r22)
8110a3e8:	d8c02015 	stw	r3,128(sp)
8110a3ec:	dc401f15 	stw	r17,124(sp)
8110a3f0:	008001c4 	movi	r2,7
8110a3f4:	147ebd0e 	bge	r2,r17,81109eec <__reset+0xfb0e9eec>
8110a3f8:	d9002c17 	ldw	r4,176(sp)
8110a3fc:	d9801e04 	addi	r6,sp,120
8110a400:	b80b883a 	mov	r5,r23
8110a404:	11106400 	call	81110640 <__sprint_r>
8110a408:	103b8c1e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
8110a40c:	d8c02017 	ldw	r3,128(sp)
8110a410:	dc401f17 	ldw	r17,124(sp)
8110a414:	dd800404 	addi	r22,sp,16
8110a418:	003eb506 	br	81109ef0 <__reset+0xfb0e9ef0>
8110a41c:	d9002c17 	ldw	r4,176(sp)
8110a420:	d9801e04 	addi	r6,sp,120
8110a424:	b80b883a 	mov	r5,r23
8110a428:	11106400 	call	81110640 <__sprint_r>
8110a42c:	103b831e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
8110a430:	d8c02017 	ldw	r3,128(sp)
8110a434:	dc401f17 	ldw	r17,124(sp)
8110a438:	da000404 	addi	r8,sp,16
8110a43c:	003e8d06 	br	81109e74 <__reset+0xfb0e9e74>
8110a440:	d9002c17 	ldw	r4,176(sp)
8110a444:	d9801e04 	addi	r6,sp,120
8110a448:	b80b883a 	mov	r5,r23
8110a44c:	11106400 	call	81110640 <__sprint_r>
8110a450:	103b7a1e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
8110a454:	d8c02017 	ldw	r3,128(sp)
8110a458:	dc401f17 	ldw	r17,124(sp)
8110a45c:	dd800404 	addi	r22,sp,16
8110a460:	003e8f06 	br	81109ea0 <__reset+0xfb0e9ea0>
8110a464:	0027883a 	mov	r19,zero
8110a468:	003f4a06 	br	8110a194 <__reset+0xfb0ea194>
8110a46c:	d9002c17 	ldw	r4,176(sp)
8110a470:	d9801e04 	addi	r6,sp,120
8110a474:	b80b883a 	mov	r5,r23
8110a478:	11106400 	call	81110640 <__sprint_r>
8110a47c:	103b6f1e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
8110a480:	d8c02017 	ldw	r3,128(sp)
8110a484:	da000404 	addi	r8,sp,16
8110a488:	003c9d06 	br	81109700 <__reset+0xfb0e9700>
8110a48c:	04e7c83a 	sub	r19,zero,r19
8110a490:	9804c03a 	cmpne	r2,r19,zero
8110a494:	05adc83a 	sub	r22,zero,r22
8110a498:	b0adc83a 	sub	r22,r22,r2
8110a49c:	d8802917 	ldw	r2,164(sp)
8110a4a0:	07000b44 	movi	fp,45
8110a4a4:	df002785 	stb	fp,158(sp)
8110a4a8:	10017b16 	blt	r2,zero,8110aa98 <___vfprintf_internal_r+0x1c64>
8110a4ac:	00bfdfc4 	movi	r2,-129
8110a4b0:	90a4703a 	and	r18,r18,r2
8110a4b4:	003bb106 	br	8110937c <__reset+0xfb0e937c>
8110a4b8:	d9003617 	ldw	r4,216(sp)
8110a4bc:	d9403817 	ldw	r5,224(sp)
8110a4c0:	da003d15 	stw	r8,244(sp)
8110a4c4:	11102640 	call	81110264 <__fpclassifyd>
8110a4c8:	da003d17 	ldw	r8,244(sp)
8110a4cc:	1000f026 	beq	r2,zero,8110a890 <___vfprintf_internal_r+0x1a5c>
8110a4d0:	d9002917 	ldw	r4,164(sp)
8110a4d4:	05bff7c4 	movi	r22,-33
8110a4d8:	00bfffc4 	movi	r2,-1
8110a4dc:	8dac703a 	and	r22,r17,r22
8110a4e0:	20820026 	beq	r4,r2,8110ace4 <___vfprintf_internal_r+0x1eb0>
8110a4e4:	008011c4 	movi	r2,71
8110a4e8:	b081f726 	beq	r22,r2,8110acc8 <___vfprintf_internal_r+0x1e94>
8110a4ec:	d9003817 	ldw	r4,224(sp)
8110a4f0:	90c04014 	ori	r3,r18,256
8110a4f4:	d8c02b15 	stw	r3,172(sp)
8110a4f8:	20021516 	blt	r4,zero,8110ad50 <___vfprintf_internal_r+0x1f1c>
8110a4fc:	dcc03817 	ldw	r19,224(sp)
8110a500:	d8002a05 	stb	zero,168(sp)
8110a504:	00801984 	movi	r2,102
8110a508:	8881f926 	beq	r17,r2,8110acf0 <___vfprintf_internal_r+0x1ebc>
8110a50c:	00801184 	movi	r2,70
8110a510:	88821c26 	beq	r17,r2,8110ad84 <___vfprintf_internal_r+0x1f50>
8110a514:	00801144 	movi	r2,69
8110a518:	b081ef26 	beq	r22,r2,8110acd8 <___vfprintf_internal_r+0x1ea4>
8110a51c:	d8c02917 	ldw	r3,164(sp)
8110a520:	d8802104 	addi	r2,sp,132
8110a524:	d8800315 	stw	r2,12(sp)
8110a528:	d9403617 	ldw	r5,216(sp)
8110a52c:	d8802504 	addi	r2,sp,148
8110a530:	d9002c17 	ldw	r4,176(sp)
8110a534:	d8800215 	stw	r2,8(sp)
8110a538:	d8802604 	addi	r2,sp,152
8110a53c:	d8c00015 	stw	r3,0(sp)
8110a540:	d8800115 	stw	r2,4(sp)
8110a544:	01c00084 	movi	r7,2
8110a548:	980d883a 	mov	r6,r19
8110a54c:	d8c03c15 	stw	r3,240(sp)
8110a550:	da003d15 	stw	r8,244(sp)
8110a554:	110b4580 	call	8110b458 <_dtoa_r>
8110a558:	1021883a 	mov	r16,r2
8110a55c:	008019c4 	movi	r2,103
8110a560:	d8c03c17 	ldw	r3,240(sp)
8110a564:	da003d17 	ldw	r8,244(sp)
8110a568:	88817126 	beq	r17,r2,8110ab30 <___vfprintf_internal_r+0x1cfc>
8110a56c:	008011c4 	movi	r2,71
8110a570:	88829226 	beq	r17,r2,8110afbc <___vfprintf_internal_r+0x2188>
8110a574:	80f9883a 	add	fp,r16,r3
8110a578:	d9003617 	ldw	r4,216(sp)
8110a57c:	000d883a 	mov	r6,zero
8110a580:	000f883a 	mov	r7,zero
8110a584:	980b883a 	mov	r5,r19
8110a588:	da003d15 	stw	r8,244(sp)
8110a58c:	11142b80 	call	811142b8 <__eqdf2>
8110a590:	da003d17 	ldw	r8,244(sp)
8110a594:	10018d26 	beq	r2,zero,8110abcc <___vfprintf_internal_r+0x1d98>
8110a598:	d8802117 	ldw	r2,132(sp)
8110a59c:	1700062e 	bgeu	r2,fp,8110a5b8 <___vfprintf_internal_r+0x1784>
8110a5a0:	01000c04 	movi	r4,48
8110a5a4:	10c00044 	addi	r3,r2,1
8110a5a8:	d8c02115 	stw	r3,132(sp)
8110a5ac:	11000005 	stb	r4,0(r2)
8110a5b0:	d8802117 	ldw	r2,132(sp)
8110a5b4:	173ffb36 	bltu	r2,fp,8110a5a4 <__reset+0xfb0ea5a4>
8110a5b8:	1405c83a 	sub	r2,r2,r16
8110a5bc:	d8803315 	stw	r2,204(sp)
8110a5c0:	008011c4 	movi	r2,71
8110a5c4:	b0817626 	beq	r22,r2,8110aba0 <___vfprintf_internal_r+0x1d6c>
8110a5c8:	00801944 	movi	r2,101
8110a5cc:	1442810e 	bge	r2,r17,8110afd4 <___vfprintf_internal_r+0x21a0>
8110a5d0:	d8c02617 	ldw	r3,152(sp)
8110a5d4:	00801984 	movi	r2,102
8110a5d8:	d8c03215 	stw	r3,200(sp)
8110a5dc:	8881fe26 	beq	r17,r2,8110add8 <___vfprintf_internal_r+0x1fa4>
8110a5e0:	d8c03217 	ldw	r3,200(sp)
8110a5e4:	d9003317 	ldw	r4,204(sp)
8110a5e8:	1901dd16 	blt	r3,r4,8110ad60 <___vfprintf_internal_r+0x1f2c>
8110a5ec:	9480004c 	andi	r18,r18,1
8110a5f0:	90022b1e 	bne	r18,zero,8110aea0 <___vfprintf_internal_r+0x206c>
8110a5f4:	1805883a 	mov	r2,r3
8110a5f8:	18028016 	blt	r3,zero,8110affc <___vfprintf_internal_r+0x21c8>
8110a5fc:	d8c03217 	ldw	r3,200(sp)
8110a600:	044019c4 	movi	r17,103
8110a604:	d8c02e15 	stw	r3,184(sp)
8110a608:	df002a07 	ldb	fp,168(sp)
8110a60c:	e001531e 	bne	fp,zero,8110ab5c <___vfprintf_internal_r+0x1d28>
8110a610:	df002783 	ldbu	fp,158(sp)
8110a614:	d8802a15 	stw	r2,168(sp)
8110a618:	dc802b17 	ldw	r18,172(sp)
8110a61c:	d8002915 	stw	zero,164(sp)
8110a620:	003bd106 	br	81109568 <__reset+0xfb0e9568>
8110a624:	d8802d17 	ldw	r2,180(sp)
8110a628:	d8c02d17 	ldw	r3,180(sp)
8110a62c:	d9002d17 	ldw	r4,180(sp)
8110a630:	10800017 	ldw	r2,0(r2)
8110a634:	18c00117 	ldw	r3,4(r3)
8110a638:	21000204 	addi	r4,r4,8
8110a63c:	d8803615 	stw	r2,216(sp)
8110a640:	d8c03815 	stw	r3,224(sp)
8110a644:	d9002d15 	stw	r4,180(sp)
8110a648:	003b7506 	br	81109420 <__reset+0xfb0e9420>
8110a64c:	ac400007 	ldb	r17,0(r21)
8110a650:	003a5906 	br	81108fb8 <__reset+0xfb0e8fb8>
8110a654:	9080100c 	andi	r2,r18,64
8110a658:	1000a826 	beq	r2,zero,8110a8fc <___vfprintf_internal_r+0x1ac8>
8110a65c:	d9002d17 	ldw	r4,180(sp)
8110a660:	002d883a 	mov	r22,zero
8110a664:	24c0000b 	ldhu	r19,0(r4)
8110a668:	21000104 	addi	r4,r4,4
8110a66c:	d9002d15 	stw	r4,180(sp)
8110a670:	003ccb06 	br	811099a0 <__reset+0xfb0e99a0>
8110a674:	d8c02d17 	ldw	r3,180(sp)
8110a678:	d9002917 	ldw	r4,164(sp)
8110a67c:	002d883a 	mov	r22,zero
8110a680:	18800104 	addi	r2,r3,4
8110a684:	1cc00017 	ldw	r19,0(r3)
8110a688:	203ebb0e 	bge	r4,zero,8110a178 <__reset+0xfb0ea178>
8110a68c:	003ef106 	br	8110a254 <__reset+0xfb0ea254>
8110a690:	9080040c 	andi	r2,r18,16
8110a694:	1000921e 	bne	r2,zero,8110a8e0 <___vfprintf_internal_r+0x1aac>
8110a698:	9480100c 	andi	r18,r18,64
8110a69c:	90013926 	beq	r18,zero,8110ab84 <___vfprintf_internal_r+0x1d50>
8110a6a0:	d9002d17 	ldw	r4,180(sp)
8110a6a4:	d9402f17 	ldw	r5,188(sp)
8110a6a8:	20800017 	ldw	r2,0(r4)
8110a6ac:	21000104 	addi	r4,r4,4
8110a6b0:	d9002d15 	stw	r4,180(sp)
8110a6b4:	1140000d 	sth	r5,0(r2)
8110a6b8:	003a1606 	br	81108f14 <__reset+0xfb0e8f14>
8110a6bc:	9080100c 	andi	r2,r18,64
8110a6c0:	10008026 	beq	r2,zero,8110a8c4 <___vfprintf_internal_r+0x1a90>
8110a6c4:	d8c02d17 	ldw	r3,180(sp)
8110a6c8:	1cc0000f 	ldh	r19,0(r3)
8110a6cc:	18c00104 	addi	r3,r3,4
8110a6d0:	d8c02d15 	stw	r3,180(sp)
8110a6d4:	982dd7fa 	srai	r22,r19,31
8110a6d8:	b005883a 	mov	r2,r22
8110a6dc:	003b1f06 	br	8110935c <__reset+0xfb0e935c>
8110a6e0:	9080100c 	andi	r2,r18,64
8110a6e4:	d8002785 	stb	zero,158(sp)
8110a6e8:	10008a1e 	bne	r2,zero,8110a914 <___vfprintf_internal_r+0x1ae0>
8110a6ec:	d9402d17 	ldw	r5,180(sp)
8110a6f0:	d8c02917 	ldw	r3,164(sp)
8110a6f4:	002d883a 	mov	r22,zero
8110a6f8:	28800104 	addi	r2,r5,4
8110a6fc:	2cc00017 	ldw	r19,0(r5)
8110a700:	183e4b0e 	bge	r3,zero,8110a030 <__reset+0xfb0ea030>
8110a704:	9d86b03a 	or	r3,r19,r22
8110a708:	d8802d15 	stw	r2,180(sp)
8110a70c:	183e4c1e 	bne	r3,zero,8110a040 <__reset+0xfb0ea040>
8110a710:	0039883a 	mov	fp,zero
8110a714:	0005883a 	mov	r2,zero
8110a718:	003d4006 	br	81109c1c <__reset+0xfb0e9c1c>
8110a71c:	016044b4 	movhi	r5,33042
8110a720:	29707684 	addi	r5,r5,-15910
8110a724:	d9402b15 	stw	r5,172(sp)
8110a728:	d9402b17 	ldw	r5,172(sp)
8110a72c:	1c47883a 	add	r3,r3,r17
8110a730:	10800044 	addi	r2,r2,1
8110a734:	41400015 	stw	r5,0(r8)
8110a738:	44400115 	stw	r17,4(r8)
8110a73c:	d8c02015 	stw	r3,128(sp)
8110a740:	d8801f15 	stw	r2,124(sp)
8110a744:	010001c4 	movi	r4,7
8110a748:	20bec816 	blt	r4,r2,8110a26c <__reset+0xfb0ea26c>
8110a74c:	42000204 	addi	r8,r8,8
8110a750:	003ecd06 	br	8110a288 <__reset+0xfb0ea288>
8110a754:	d9002917 	ldw	r4,164(sp)
8110a758:	d8002785 	stb	zero,158(sp)
8110a75c:	203d2d16 	blt	r4,zero,81109c14 <__reset+0xfb0e9c14>
8110a760:	00bfdfc4 	movi	r2,-129
8110a764:	90a4703a 	and	r18,r18,r2
8110a768:	003a9106 	br	811091b0 <__reset+0xfb0e91b0>
8110a76c:	012044b4 	movhi	r4,33042
8110a770:	21307684 	addi	r4,r4,-15910
8110a774:	d9002b15 	stw	r4,172(sp)
8110a778:	003c0c06 	br	811097ac <__reset+0xfb0e97ac>
8110a77c:	d9002c17 	ldw	r4,176(sp)
8110a780:	d9801e04 	addi	r6,sp,120
8110a784:	b80b883a 	mov	r5,r23
8110a788:	11106400 	call	81110640 <__sprint_r>
8110a78c:	103aab1e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
8110a790:	d8c02017 	ldw	r3,128(sp)
8110a794:	da000404 	addi	r8,sp,16
8110a798:	003d4106 	br	81109ca0 <__reset+0xfb0e9ca0>
8110a79c:	d8801f17 	ldw	r2,124(sp)
8110a7a0:	016044b4 	movhi	r5,33042
8110a7a4:	01000044 	movi	r4,1
8110a7a8:	18c00044 	addi	r3,r3,1
8110a7ac:	10800044 	addi	r2,r2,1
8110a7b0:	29707604 	addi	r5,r5,-15912
8110a7b4:	41000115 	stw	r4,4(r8)
8110a7b8:	41400015 	stw	r5,0(r8)
8110a7bc:	d8c02015 	stw	r3,128(sp)
8110a7c0:	d8801f15 	stw	r2,124(sp)
8110a7c4:	010001c4 	movi	r4,7
8110a7c8:	20805c16 	blt	r4,r2,8110a93c <___vfprintf_internal_r+0x1b08>
8110a7cc:	42000204 	addi	r8,r8,8
8110a7d0:	8800041e 	bne	r17,zero,8110a7e4 <___vfprintf_internal_r+0x19b0>
8110a7d4:	d8803317 	ldw	r2,204(sp)
8110a7d8:	1000021e 	bne	r2,zero,8110a7e4 <___vfprintf_internal_r+0x19b0>
8110a7dc:	9080004c 	andi	r2,r18,1
8110a7e0:	103c0926 	beq	r2,zero,81109808 <__reset+0xfb0e9808>
8110a7e4:	d9003717 	ldw	r4,220(sp)
8110a7e8:	d8801f17 	ldw	r2,124(sp)
8110a7ec:	d9403417 	ldw	r5,208(sp)
8110a7f0:	20c7883a 	add	r3,r4,r3
8110a7f4:	10800044 	addi	r2,r2,1
8110a7f8:	41000115 	stw	r4,4(r8)
8110a7fc:	41400015 	stw	r5,0(r8)
8110a800:	d8c02015 	stw	r3,128(sp)
8110a804:	d8801f15 	stw	r2,124(sp)
8110a808:	010001c4 	movi	r4,7
8110a80c:	20812116 	blt	r4,r2,8110ac94 <___vfprintf_internal_r+0x1e60>
8110a810:	42000204 	addi	r8,r8,8
8110a814:	0463c83a 	sub	r17,zero,r17
8110a818:	0440730e 	bge	zero,r17,8110a9e8 <___vfprintf_internal_r+0x1bb4>
8110a81c:	05800404 	movi	r22,16
8110a820:	b440860e 	bge	r22,r17,8110aa3c <___vfprintf_internal_r+0x1c08>
8110a824:	016044b4 	movhi	r5,33042
8110a828:	29707684 	addi	r5,r5,-15910
8110a82c:	d9402b15 	stw	r5,172(sp)
8110a830:	070001c4 	movi	fp,7
8110a834:	dcc02c17 	ldw	r19,176(sp)
8110a838:	00000306 	br	8110a848 <___vfprintf_internal_r+0x1a14>
8110a83c:	42000204 	addi	r8,r8,8
8110a840:	8c7ffc04 	addi	r17,r17,-16
8110a844:	b440800e 	bge	r22,r17,8110aa48 <___vfprintf_internal_r+0x1c14>
8110a848:	18c00404 	addi	r3,r3,16
8110a84c:	10800044 	addi	r2,r2,1
8110a850:	45000015 	stw	r20,0(r8)
8110a854:	45800115 	stw	r22,4(r8)
8110a858:	d8c02015 	stw	r3,128(sp)
8110a85c:	d8801f15 	stw	r2,124(sp)
8110a860:	e0bff60e 	bge	fp,r2,8110a83c <__reset+0xfb0ea83c>
8110a864:	d9801e04 	addi	r6,sp,120
8110a868:	b80b883a 	mov	r5,r23
8110a86c:	9809883a 	mov	r4,r19
8110a870:	11106400 	call	81110640 <__sprint_r>
8110a874:	103a711e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
8110a878:	d8c02017 	ldw	r3,128(sp)
8110a87c:	d8801f17 	ldw	r2,124(sp)
8110a880:	da000404 	addi	r8,sp,16
8110a884:	003fee06 	br	8110a840 <__reset+0xfb0ea840>
8110a888:	00bfffc4 	movi	r2,-1
8110a88c:	003a6f06 	br	8110924c <__reset+0xfb0e924c>
8110a890:	008011c4 	movi	r2,71
8110a894:	1440b816 	blt	r2,r17,8110ab78 <___vfprintf_internal_r+0x1d44>
8110a898:	042044b4 	movhi	r16,33042
8110a89c:	84306804 	addi	r16,r16,-15968
8110a8a0:	00c000c4 	movi	r3,3
8110a8a4:	00bfdfc4 	movi	r2,-129
8110a8a8:	d8c02a15 	stw	r3,168(sp)
8110a8ac:	90a4703a 	and	r18,r18,r2
8110a8b0:	df002783 	ldbu	fp,158(sp)
8110a8b4:	d8c02e15 	stw	r3,184(sp)
8110a8b8:	d8002915 	stw	zero,164(sp)
8110a8bc:	d8003215 	stw	zero,200(sp)
8110a8c0:	003b2906 	br	81109568 <__reset+0xfb0e9568>
8110a8c4:	d9002d17 	ldw	r4,180(sp)
8110a8c8:	24c00017 	ldw	r19,0(r4)
8110a8cc:	21000104 	addi	r4,r4,4
8110a8d0:	d9002d15 	stw	r4,180(sp)
8110a8d4:	982dd7fa 	srai	r22,r19,31
8110a8d8:	b005883a 	mov	r2,r22
8110a8dc:	003a9f06 	br	8110935c <__reset+0xfb0e935c>
8110a8e0:	d9402d17 	ldw	r5,180(sp)
8110a8e4:	d8c02f17 	ldw	r3,188(sp)
8110a8e8:	28800017 	ldw	r2,0(r5)
8110a8ec:	29400104 	addi	r5,r5,4
8110a8f0:	d9402d15 	stw	r5,180(sp)
8110a8f4:	10c00015 	stw	r3,0(r2)
8110a8f8:	00398606 	br	81108f14 <__reset+0xfb0e8f14>
8110a8fc:	d9402d17 	ldw	r5,180(sp)
8110a900:	002d883a 	mov	r22,zero
8110a904:	2cc00017 	ldw	r19,0(r5)
8110a908:	29400104 	addi	r5,r5,4
8110a90c:	d9402d15 	stw	r5,180(sp)
8110a910:	003c2306 	br	811099a0 <__reset+0xfb0e99a0>
8110a914:	d8c02d17 	ldw	r3,180(sp)
8110a918:	d9002917 	ldw	r4,164(sp)
8110a91c:	002d883a 	mov	r22,zero
8110a920:	18800104 	addi	r2,r3,4
8110a924:	1cc0000b 	ldhu	r19,0(r3)
8110a928:	203dc10e 	bge	r4,zero,8110a030 <__reset+0xfb0ea030>
8110a92c:	003f7506 	br	8110a704 <__reset+0xfb0ea704>
8110a930:	042044b4 	movhi	r16,33042
8110a934:	84306604 	addi	r16,r16,-15976
8110a938:	003acc06 	br	8110946c <__reset+0xfb0e946c>
8110a93c:	d9002c17 	ldw	r4,176(sp)
8110a940:	d9801e04 	addi	r6,sp,120
8110a944:	b80b883a 	mov	r5,r23
8110a948:	11106400 	call	81110640 <__sprint_r>
8110a94c:	103a3b1e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
8110a950:	dc402617 	ldw	r17,152(sp)
8110a954:	d8c02017 	ldw	r3,128(sp)
8110a958:	da000404 	addi	r8,sp,16
8110a95c:	003f9c06 	br	8110a7d0 <__reset+0xfb0ea7d0>
8110a960:	ac400043 	ldbu	r17,1(r21)
8110a964:	94800814 	ori	r18,r18,32
8110a968:	ad400044 	addi	r21,r21,1
8110a96c:	8c403fcc 	andi	r17,r17,255
8110a970:	8c40201c 	xori	r17,r17,128
8110a974:	8c7fe004 	addi	r17,r17,-128
8110a978:	00398f06 	br	81108fb8 <__reset+0xfb0e8fb8>
8110a97c:	d8c02d15 	stw	r3,180(sp)
8110a980:	0039883a 	mov	fp,zero
8110a984:	003e3506 	br	8110a25c <__reset+0xfb0ea25c>
8110a988:	d9002c17 	ldw	r4,176(sp)
8110a98c:	d9801e04 	addi	r6,sp,120
8110a990:	b80b883a 	mov	r5,r23
8110a994:	11106400 	call	81110640 <__sprint_r>
8110a998:	103a281e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
8110a99c:	d8c02017 	ldw	r3,128(sp)
8110a9a0:	da000404 	addi	r8,sp,16
8110a9a4:	003cd006 	br	81109ce8 <__reset+0xfb0e9ce8>
8110a9a8:	8009883a 	mov	r4,r16
8110a9ac:	da003d15 	stw	r8,244(sp)
8110a9b0:	1108d9c0 	call	81108d9c <strlen>
8110a9b4:	d8802e15 	stw	r2,184(sp)
8110a9b8:	da003d17 	ldw	r8,244(sp)
8110a9bc:	103c340e 	bge	r2,zero,81109a90 <__reset+0xfb0e9a90>
8110a9c0:	0005883a 	mov	r2,zero
8110a9c4:	003c3206 	br	81109a90 <__reset+0xfb0e9a90>
8110a9c8:	d9002c17 	ldw	r4,176(sp)
8110a9cc:	d9801e04 	addi	r6,sp,120
8110a9d0:	b80b883a 	mov	r5,r23
8110a9d4:	11106400 	call	81110640 <__sprint_r>
8110a9d8:	103a181e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
8110a9dc:	d8c02017 	ldw	r3,128(sp)
8110a9e0:	d8801f17 	ldw	r2,124(sp)
8110a9e4:	da000404 	addi	r8,sp,16
8110a9e8:	d9403317 	ldw	r5,204(sp)
8110a9ec:	10800044 	addi	r2,r2,1
8110a9f0:	44000015 	stw	r16,0(r8)
8110a9f4:	28c7883a 	add	r3,r5,r3
8110a9f8:	003b7d06 	br	811097f0 <__reset+0xfb0e97f0>
8110a9fc:	012044b4 	movhi	r4,33042
8110aa00:	21307a84 	addi	r4,r4,-15894
8110aa04:	d9003515 	stw	r4,212(sp)
8110aa08:	003b1406 	br	8110965c <__reset+0xfb0e965c>
8110aa0c:	013fffc4 	movi	r4,-1
8110aa10:	003a3506 	br	811092e8 <__reset+0xfb0e92e8>
8110aa14:	0023883a 	mov	r17,zero
8110aa18:	003d9d06 	br	8110a090 <__reset+0xfb0ea090>
8110aa1c:	d9002c17 	ldw	r4,176(sp)
8110aa20:	d9801e04 	addi	r6,sp,120
8110aa24:	b80b883a 	mov	r5,r23
8110aa28:	11106400 	call	81110640 <__sprint_r>
8110aa2c:	103a031e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
8110aa30:	d8c02017 	ldw	r3,128(sp)
8110aa34:	da000404 	addi	r8,sp,16
8110aa38:	003d9406 	br	8110a08c <__reset+0xfb0ea08c>
8110aa3c:	012044b4 	movhi	r4,33042
8110aa40:	21307684 	addi	r4,r4,-15910
8110aa44:	d9002b15 	stw	r4,172(sp)
8110aa48:	d9002b17 	ldw	r4,172(sp)
8110aa4c:	1c47883a 	add	r3,r3,r17
8110aa50:	10800044 	addi	r2,r2,1
8110aa54:	41000015 	stw	r4,0(r8)
8110aa58:	44400115 	stw	r17,4(r8)
8110aa5c:	d8c02015 	stw	r3,128(sp)
8110aa60:	d8801f15 	stw	r2,124(sp)
8110aa64:	010001c4 	movi	r4,7
8110aa68:	20bfd716 	blt	r4,r2,8110a9c8 <__reset+0xfb0ea9c8>
8110aa6c:	42000204 	addi	r8,r8,8
8110aa70:	003fdd06 	br	8110a9e8 <__reset+0xfb0ea9e8>
8110aa74:	d9002c17 	ldw	r4,176(sp)
8110aa78:	d9801e04 	addi	r6,sp,120
8110aa7c:	b80b883a 	mov	r5,r23
8110aa80:	11106400 	call	81110640 <__sprint_r>
8110aa84:	1039ed1e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
8110aa88:	d8802617 	ldw	r2,152(sp)
8110aa8c:	d8c02017 	ldw	r3,128(sp)
8110aa90:	da000404 	addi	r8,sp,16
8110aa94:	003e1006 	br	8110a2d8 <__reset+0xfb0ea2d8>
8110aa98:	00800044 	movi	r2,1
8110aa9c:	10803fcc 	andi	r2,r2,255
8110aaa0:	00c00044 	movi	r3,1
8110aaa4:	10fa3526 	beq	r2,r3,8110937c <__reset+0xfb0e937c>
8110aaa8:	00c00084 	movi	r3,2
8110aaac:	10fbcb26 	beq	r2,r3,811099dc <__reset+0xfb0e99dc>
8110aab0:	003a8f06 	br	811094f0 <__reset+0xfb0e94f0>
8110aab4:	012044b4 	movhi	r4,33042
8110aab8:	21307a84 	addi	r4,r4,-15894
8110aabc:	d9003515 	stw	r4,212(sp)
8110aac0:	003b7606 	br	8110989c <__reset+0xfb0e989c>
8110aac4:	d8802917 	ldw	r2,164(sp)
8110aac8:	00c00184 	movi	r3,6
8110aacc:	1880012e 	bgeu	r3,r2,8110aad4 <___vfprintf_internal_r+0x1ca0>
8110aad0:	1805883a 	mov	r2,r3
8110aad4:	d8802e15 	stw	r2,184(sp)
8110aad8:	1000ef16 	blt	r2,zero,8110ae98 <___vfprintf_internal_r+0x2064>
8110aadc:	042044b4 	movhi	r16,33042
8110aae0:	d8802a15 	stw	r2,168(sp)
8110aae4:	dcc02d15 	stw	r19,180(sp)
8110aae8:	d8002915 	stw	zero,164(sp)
8110aaec:	d8003215 	stw	zero,200(sp)
8110aaf0:	84307404 	addi	r16,r16,-15920
8110aaf4:	0039883a 	mov	fp,zero
8110aaf8:	003aa206 	br	81109584 <__reset+0xfb0e9584>
8110aafc:	0021883a 	mov	r16,zero
8110ab00:	003e0706 	br	8110a320 <__reset+0xfb0ea320>
8110ab04:	d9002c17 	ldw	r4,176(sp)
8110ab08:	d9801e04 	addi	r6,sp,120
8110ab0c:	b80b883a 	mov	r5,r23
8110ab10:	11106400 	call	81110640 <__sprint_r>
8110ab14:	1039c91e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
8110ab18:	d8802617 	ldw	r2,152(sp)
8110ab1c:	d9403317 	ldw	r5,204(sp)
8110ab20:	d8c02017 	ldw	r3,128(sp)
8110ab24:	da000404 	addi	r8,sp,16
8110ab28:	2885c83a 	sub	r2,r5,r2
8110ab2c:	003dfb06 	br	8110a31c <__reset+0xfb0ea31c>
8110ab30:	9080004c 	andi	r2,r18,1
8110ab34:	103e8f1e 	bne	r2,zero,8110a574 <__reset+0xfb0ea574>
8110ab38:	d8802117 	ldw	r2,132(sp)
8110ab3c:	003e9e06 	br	8110a5b8 <__reset+0xfb0ea5b8>
8110ab40:	1025883a 	mov	r18,r2
8110ab44:	0039883a 	mov	fp,zero
8110ab48:	00800084 	movi	r2,2
8110ab4c:	003fd306 	br	8110aa9c <__reset+0xfb0eaa9c>
8110ab50:	07000b44 	movi	fp,45
8110ab54:	df002785 	stb	fp,158(sp)
8110ab58:	003a4006 	br	8110945c <__reset+0xfb0e945c>
8110ab5c:	00c00b44 	movi	r3,45
8110ab60:	d8c02785 	stb	r3,158(sp)
8110ab64:	d8802a15 	stw	r2,168(sp)
8110ab68:	dc802b17 	ldw	r18,172(sp)
8110ab6c:	d8002915 	stw	zero,164(sp)
8110ab70:	07000b44 	movi	fp,45
8110ab74:	003a8006 	br	81109578 <__reset+0xfb0e9578>
8110ab78:	042044b4 	movhi	r16,33042
8110ab7c:	84306904 	addi	r16,r16,-15964
8110ab80:	003f4706 	br	8110a8a0 <__reset+0xfb0ea8a0>
8110ab84:	d8c02d17 	ldw	r3,180(sp)
8110ab88:	d9002f17 	ldw	r4,188(sp)
8110ab8c:	18800017 	ldw	r2,0(r3)
8110ab90:	18c00104 	addi	r3,r3,4
8110ab94:	d8c02d15 	stw	r3,180(sp)
8110ab98:	11000015 	stw	r4,0(r2)
8110ab9c:	0038dd06 	br	81108f14 <__reset+0xfb0e8f14>
8110aba0:	dd802617 	ldw	r22,152(sp)
8110aba4:	00bfff44 	movi	r2,-3
8110aba8:	b0801c16 	blt	r22,r2,8110ac1c <___vfprintf_internal_r+0x1de8>
8110abac:	d9402917 	ldw	r5,164(sp)
8110abb0:	2d801a16 	blt	r5,r22,8110ac1c <___vfprintf_internal_r+0x1de8>
8110abb4:	dd803215 	stw	r22,200(sp)
8110abb8:	003e8906 	br	8110a5e0 <__reset+0xfb0ea5e0>
8110abbc:	012044b4 	movhi	r4,33042
8110abc0:	21307684 	addi	r4,r4,-15910
8110abc4:	d9002b15 	stw	r4,172(sp)
8110abc8:	003c9106 	br	81109e10 <__reset+0xfb0e9e10>
8110abcc:	e005883a 	mov	r2,fp
8110abd0:	003e7906 	br	8110a5b8 <__reset+0xfb0ea5b8>
8110abd4:	d9402917 	ldw	r5,164(sp)
8110abd8:	df002783 	ldbu	fp,158(sp)
8110abdc:	dcc02d15 	stw	r19,180(sp)
8110abe0:	d9402a15 	stw	r5,168(sp)
8110abe4:	d9402e15 	stw	r5,184(sp)
8110abe8:	d8002915 	stw	zero,164(sp)
8110abec:	d8003215 	stw	zero,200(sp)
8110abf0:	003a5d06 	br	81109568 <__reset+0xfb0e9568>
8110abf4:	9080004c 	andi	r2,r18,1
8110abf8:	0039883a 	mov	fp,zero
8110abfc:	10000426 	beq	r2,zero,8110ac10 <___vfprintf_internal_r+0x1ddc>
8110ac00:	00800c04 	movi	r2,48
8110ac04:	dc001dc4 	addi	r16,sp,119
8110ac08:	d8801dc5 	stb	r2,119(sp)
8110ac0c:	003b8006 	br	81109a10 <__reset+0xfb0e9a10>
8110ac10:	d8002e15 	stw	zero,184(sp)
8110ac14:	dc001e04 	addi	r16,sp,120
8110ac18:	003a4d06 	br	81109550 <__reset+0xfb0e9550>
8110ac1c:	8c7fff84 	addi	r17,r17,-2
8110ac20:	b5bfffc4 	addi	r22,r22,-1
8110ac24:	dd802615 	stw	r22,152(sp)
8110ac28:	dc4022c5 	stb	r17,139(sp)
8110ac2c:	b000bf16 	blt	r22,zero,8110af2c <___vfprintf_internal_r+0x20f8>
8110ac30:	00800ac4 	movi	r2,43
8110ac34:	d8802305 	stb	r2,140(sp)
8110ac38:	00800244 	movi	r2,9
8110ac3c:	15807016 	blt	r2,r22,8110ae00 <___vfprintf_internal_r+0x1fcc>
8110ac40:	00800c04 	movi	r2,48
8110ac44:	b5800c04 	addi	r22,r22,48
8110ac48:	d8802345 	stb	r2,141(sp)
8110ac4c:	dd802385 	stb	r22,142(sp)
8110ac50:	d88023c4 	addi	r2,sp,143
8110ac54:	df0022c4 	addi	fp,sp,139
8110ac58:	d8c03317 	ldw	r3,204(sp)
8110ac5c:	1739c83a 	sub	fp,r2,fp
8110ac60:	d9003317 	ldw	r4,204(sp)
8110ac64:	e0c7883a 	add	r3,fp,r3
8110ac68:	df003a15 	stw	fp,232(sp)
8110ac6c:	d8c02e15 	stw	r3,184(sp)
8110ac70:	00800044 	movi	r2,1
8110ac74:	1100b30e 	bge	r2,r4,8110af44 <___vfprintf_internal_r+0x2110>
8110ac78:	d8c02e17 	ldw	r3,184(sp)
8110ac7c:	18c00044 	addi	r3,r3,1
8110ac80:	d8c02e15 	stw	r3,184(sp)
8110ac84:	1805883a 	mov	r2,r3
8110ac88:	1800ac16 	blt	r3,zero,8110af3c <___vfprintf_internal_r+0x2108>
8110ac8c:	d8003215 	stw	zero,200(sp)
8110ac90:	003e5d06 	br	8110a608 <__reset+0xfb0ea608>
8110ac94:	d9002c17 	ldw	r4,176(sp)
8110ac98:	d9801e04 	addi	r6,sp,120
8110ac9c:	b80b883a 	mov	r5,r23
8110aca0:	11106400 	call	81110640 <__sprint_r>
8110aca4:	1039651e 	bne	r2,zero,8110923c <__reset+0xfb0e923c>
8110aca8:	dc402617 	ldw	r17,152(sp)
8110acac:	d8c02017 	ldw	r3,128(sp)
8110acb0:	d8801f17 	ldw	r2,124(sp)
8110acb4:	da000404 	addi	r8,sp,16
8110acb8:	003ed606 	br	8110a814 <__reset+0xfb0ea814>
8110acbc:	582b883a 	mov	r21,r11
8110acc0:	d8002915 	stw	zero,164(sp)
8110acc4:	0038bd06 	br	81108fbc <__reset+0xfb0e8fbc>
8110acc8:	d8802917 	ldw	r2,164(sp)
8110accc:	103e071e 	bne	r2,zero,8110a4ec <__reset+0xfb0ea4ec>
8110acd0:	dc002915 	stw	r16,164(sp)
8110acd4:	003e0506 	br	8110a4ec <__reset+0xfb0ea4ec>
8110acd8:	d9002917 	ldw	r4,164(sp)
8110acdc:	20c00044 	addi	r3,r4,1
8110ace0:	003e0f06 	br	8110a520 <__reset+0xfb0ea520>
8110ace4:	01400184 	movi	r5,6
8110ace8:	d9402915 	stw	r5,164(sp)
8110acec:	003dff06 	br	8110a4ec <__reset+0xfb0ea4ec>
8110acf0:	d8802104 	addi	r2,sp,132
8110acf4:	d8800315 	stw	r2,12(sp)
8110acf8:	d8802504 	addi	r2,sp,148
8110acfc:	d8800215 	stw	r2,8(sp)
8110ad00:	d8802604 	addi	r2,sp,152
8110ad04:	d8800115 	stw	r2,4(sp)
8110ad08:	d8802917 	ldw	r2,164(sp)
8110ad0c:	d9403617 	ldw	r5,216(sp)
8110ad10:	d9002c17 	ldw	r4,176(sp)
8110ad14:	d8800015 	stw	r2,0(sp)
8110ad18:	01c000c4 	movi	r7,3
8110ad1c:	980d883a 	mov	r6,r19
8110ad20:	da003d15 	stw	r8,244(sp)
8110ad24:	110b4580 	call	8110b458 <_dtoa_r>
8110ad28:	d8c02917 	ldw	r3,164(sp)
8110ad2c:	da003d17 	ldw	r8,244(sp)
8110ad30:	1021883a 	mov	r16,r2
8110ad34:	10f9883a 	add	fp,r2,r3
8110ad38:	81000007 	ldb	r4,0(r16)
8110ad3c:	00800c04 	movi	r2,48
8110ad40:	20805e26 	beq	r4,r2,8110aebc <___vfprintf_internal_r+0x2088>
8110ad44:	d8c02617 	ldw	r3,152(sp)
8110ad48:	e0f9883a 	add	fp,fp,r3
8110ad4c:	003e0a06 	br	8110a578 <__reset+0xfb0ea578>
8110ad50:	00c00b44 	movi	r3,45
8110ad54:	24e0003c 	xorhi	r19,r4,32768
8110ad58:	d8c02a05 	stb	r3,168(sp)
8110ad5c:	003de906 	br	8110a504 <__reset+0xfb0ea504>
8110ad60:	d8c03217 	ldw	r3,200(sp)
8110ad64:	00c07a0e 	bge	zero,r3,8110af50 <___vfprintf_internal_r+0x211c>
8110ad68:	00800044 	movi	r2,1
8110ad6c:	d9003317 	ldw	r4,204(sp)
8110ad70:	1105883a 	add	r2,r2,r4
8110ad74:	d8802e15 	stw	r2,184(sp)
8110ad78:	10004e16 	blt	r2,zero,8110aeb4 <___vfprintf_internal_r+0x2080>
8110ad7c:	044019c4 	movi	r17,103
8110ad80:	003e2106 	br	8110a608 <__reset+0xfb0ea608>
8110ad84:	d9002917 	ldw	r4,164(sp)
8110ad88:	d8802104 	addi	r2,sp,132
8110ad8c:	d8800315 	stw	r2,12(sp)
8110ad90:	d9000015 	stw	r4,0(sp)
8110ad94:	d8802504 	addi	r2,sp,148
8110ad98:	d9403617 	ldw	r5,216(sp)
8110ad9c:	d9002c17 	ldw	r4,176(sp)
8110ada0:	d8800215 	stw	r2,8(sp)
8110ada4:	d8802604 	addi	r2,sp,152
8110ada8:	d8800115 	stw	r2,4(sp)
8110adac:	01c000c4 	movi	r7,3
8110adb0:	980d883a 	mov	r6,r19
8110adb4:	da003d15 	stw	r8,244(sp)
8110adb8:	110b4580 	call	8110b458 <_dtoa_r>
8110adbc:	d8c02917 	ldw	r3,164(sp)
8110adc0:	da003d17 	ldw	r8,244(sp)
8110adc4:	1021883a 	mov	r16,r2
8110adc8:	00801184 	movi	r2,70
8110adcc:	80f9883a 	add	fp,r16,r3
8110add0:	88bfd926 	beq	r17,r2,8110ad38 <__reset+0xfb0ead38>
8110add4:	003de806 	br	8110a578 <__reset+0xfb0ea578>
8110add8:	d9002917 	ldw	r4,164(sp)
8110addc:	00c04d0e 	bge	zero,r3,8110af14 <___vfprintf_internal_r+0x20e0>
8110ade0:	2000441e 	bne	r4,zero,8110aef4 <___vfprintf_internal_r+0x20c0>
8110ade4:	9480004c 	andi	r18,r18,1
8110ade8:	9000421e 	bne	r18,zero,8110aef4 <___vfprintf_internal_r+0x20c0>
8110adec:	1805883a 	mov	r2,r3
8110adf0:	18007016 	blt	r3,zero,8110afb4 <___vfprintf_internal_r+0x2180>
8110adf4:	d8c03217 	ldw	r3,200(sp)
8110adf8:	d8c02e15 	stw	r3,184(sp)
8110adfc:	003e0206 	br	8110a608 <__reset+0xfb0ea608>
8110ae00:	df0022c4 	addi	fp,sp,139
8110ae04:	dc002915 	stw	r16,164(sp)
8110ae08:	4027883a 	mov	r19,r8
8110ae0c:	e021883a 	mov	r16,fp
8110ae10:	b009883a 	mov	r4,r22
8110ae14:	01400284 	movi	r5,10
8110ae18:	1112ff40 	call	81112ff4 <__modsi3>
8110ae1c:	10800c04 	addi	r2,r2,48
8110ae20:	843fffc4 	addi	r16,r16,-1
8110ae24:	b009883a 	mov	r4,r22
8110ae28:	01400284 	movi	r5,10
8110ae2c:	80800005 	stb	r2,0(r16)
8110ae30:	1112f700 	call	81112f70 <__divsi3>
8110ae34:	102d883a 	mov	r22,r2
8110ae38:	00800244 	movi	r2,9
8110ae3c:	15bff416 	blt	r2,r22,8110ae10 <__reset+0xfb0eae10>
8110ae40:	9811883a 	mov	r8,r19
8110ae44:	b0800c04 	addi	r2,r22,48
8110ae48:	8027883a 	mov	r19,r16
8110ae4c:	997fffc4 	addi	r5,r19,-1
8110ae50:	98bfffc5 	stb	r2,-1(r19)
8110ae54:	dc002917 	ldw	r16,164(sp)
8110ae58:	2f006a2e 	bgeu	r5,fp,8110b004 <___vfprintf_internal_r+0x21d0>
8110ae5c:	d9c02384 	addi	r7,sp,142
8110ae60:	3ccfc83a 	sub	r7,r7,r19
8110ae64:	d9002344 	addi	r4,sp,141
8110ae68:	e1cf883a 	add	r7,fp,r7
8110ae6c:	00000106 	br	8110ae74 <___vfprintf_internal_r+0x2040>
8110ae70:	28800003 	ldbu	r2,0(r5)
8110ae74:	20800005 	stb	r2,0(r4)
8110ae78:	21000044 	addi	r4,r4,1
8110ae7c:	29400044 	addi	r5,r5,1
8110ae80:	393ffb1e 	bne	r7,r4,8110ae70 <__reset+0xfb0eae70>
8110ae84:	d8802304 	addi	r2,sp,140
8110ae88:	14c5c83a 	sub	r2,r2,r19
8110ae8c:	d8c02344 	addi	r3,sp,141
8110ae90:	1885883a 	add	r2,r3,r2
8110ae94:	003f7006 	br	8110ac58 <__reset+0xfb0eac58>
8110ae98:	0005883a 	mov	r2,zero
8110ae9c:	003f0f06 	br	8110aadc <__reset+0xfb0eaadc>
8110aea0:	d8c03217 	ldw	r3,200(sp)
8110aea4:	18c00044 	addi	r3,r3,1
8110aea8:	d8c02e15 	stw	r3,184(sp)
8110aeac:	1805883a 	mov	r2,r3
8110aeb0:	183fb20e 	bge	r3,zero,8110ad7c <__reset+0xfb0ead7c>
8110aeb4:	0005883a 	mov	r2,zero
8110aeb8:	003fb006 	br	8110ad7c <__reset+0xfb0ead7c>
8110aebc:	d9003617 	ldw	r4,216(sp)
8110aec0:	000d883a 	mov	r6,zero
8110aec4:	000f883a 	mov	r7,zero
8110aec8:	980b883a 	mov	r5,r19
8110aecc:	d8c03c15 	stw	r3,240(sp)
8110aed0:	da003d15 	stw	r8,244(sp)
8110aed4:	11142b80 	call	811142b8 <__eqdf2>
8110aed8:	d8c03c17 	ldw	r3,240(sp)
8110aedc:	da003d17 	ldw	r8,244(sp)
8110aee0:	103f9826 	beq	r2,zero,8110ad44 <__reset+0xfb0ead44>
8110aee4:	00800044 	movi	r2,1
8110aee8:	10c7c83a 	sub	r3,r2,r3
8110aeec:	d8c02615 	stw	r3,152(sp)
8110aef0:	003f9506 	br	8110ad48 <__reset+0xfb0ead48>
8110aef4:	d9002917 	ldw	r4,164(sp)
8110aef8:	d8c03217 	ldw	r3,200(sp)
8110aefc:	20800044 	addi	r2,r4,1
8110af00:	1885883a 	add	r2,r3,r2
8110af04:	d8802e15 	stw	r2,184(sp)
8110af08:	103dbf0e 	bge	r2,zero,8110a608 <__reset+0xfb0ea608>
8110af0c:	0005883a 	mov	r2,zero
8110af10:	003dbd06 	br	8110a608 <__reset+0xfb0ea608>
8110af14:	2000211e 	bne	r4,zero,8110af9c <___vfprintf_internal_r+0x2168>
8110af18:	9480004c 	andi	r18,r18,1
8110af1c:	90001f1e 	bne	r18,zero,8110af9c <___vfprintf_internal_r+0x2168>
8110af20:	00800044 	movi	r2,1
8110af24:	d8802e15 	stw	r2,184(sp)
8110af28:	003db706 	br	8110a608 <__reset+0xfb0ea608>
8110af2c:	00800b44 	movi	r2,45
8110af30:	05adc83a 	sub	r22,zero,r22
8110af34:	d8802305 	stb	r2,140(sp)
8110af38:	003f3f06 	br	8110ac38 <__reset+0xfb0eac38>
8110af3c:	0005883a 	mov	r2,zero
8110af40:	003f5206 	br	8110ac8c <__reset+0xfb0eac8c>
8110af44:	90a4703a 	and	r18,r18,r2
8110af48:	903f4e26 	beq	r18,zero,8110ac84 <__reset+0xfb0eac84>
8110af4c:	003f4a06 	br	8110ac78 <__reset+0xfb0eac78>
8110af50:	00800084 	movi	r2,2
8110af54:	10c5c83a 	sub	r2,r2,r3
8110af58:	003f8406 	br	8110ad6c <__reset+0xfb0ead6c>
8110af5c:	d8802d17 	ldw	r2,180(sp)
8110af60:	d9002d17 	ldw	r4,180(sp)
8110af64:	ac400043 	ldbu	r17,1(r21)
8110af68:	10800017 	ldw	r2,0(r2)
8110af6c:	582b883a 	mov	r21,r11
8110af70:	d8802915 	stw	r2,164(sp)
8110af74:	20800104 	addi	r2,r4,4
8110af78:	d9002917 	ldw	r4,164(sp)
8110af7c:	d8802d15 	stw	r2,180(sp)
8110af80:	203e7a0e 	bge	r4,zero,8110a96c <__reset+0xfb0ea96c>
8110af84:	8c403fcc 	andi	r17,r17,255
8110af88:	00bfffc4 	movi	r2,-1
8110af8c:	8c40201c 	xori	r17,r17,128
8110af90:	d8802915 	stw	r2,164(sp)
8110af94:	8c7fe004 	addi	r17,r17,-128
8110af98:	00380706 	br	81108fb8 <__reset+0xfb0e8fb8>
8110af9c:	d8c02917 	ldw	r3,164(sp)
8110afa0:	18c00084 	addi	r3,r3,2
8110afa4:	d8c02e15 	stw	r3,184(sp)
8110afa8:	1805883a 	mov	r2,r3
8110afac:	183d960e 	bge	r3,zero,8110a608 <__reset+0xfb0ea608>
8110afb0:	003fd606 	br	8110af0c <__reset+0xfb0eaf0c>
8110afb4:	0005883a 	mov	r2,zero
8110afb8:	003f8e06 	br	8110adf4 <__reset+0xfb0eadf4>
8110afbc:	9080004c 	andi	r2,r18,1
8110afc0:	103f811e 	bne	r2,zero,8110adc8 <__reset+0xfb0eadc8>
8110afc4:	d8802117 	ldw	r2,132(sp)
8110afc8:	1405c83a 	sub	r2,r2,r16
8110afcc:	d8803315 	stw	r2,204(sp)
8110afd0:	b47ef326 	beq	r22,r17,8110aba0 <__reset+0xfb0eaba0>
8110afd4:	dd802617 	ldw	r22,152(sp)
8110afd8:	003f1106 	br	8110ac20 <__reset+0xfb0eac20>
8110afdc:	d9c02785 	stb	r7,158(sp)
8110afe0:	00390406 	br	811093f4 <__reset+0xfb0e93f4>
8110afe4:	d9c02785 	stb	r7,158(sp)
8110afe8:	0038d306 	br	81109338 <__reset+0xfb0e9338>
8110afec:	d9c02785 	stb	r7,158(sp)
8110aff0:	003a6106 	br	81109978 <__reset+0xfb0e9978>
8110aff4:	d9c02785 	stb	r7,158(sp)
8110aff8:	003af806 	br	81109bdc <__reset+0xfb0e9bdc>
8110affc:	0005883a 	mov	r2,zero
8110b000:	003d7e06 	br	8110a5fc <__reset+0xfb0ea5fc>
8110b004:	d8802344 	addi	r2,sp,141
8110b008:	003f1306 	br	8110ac58 <__reset+0xfb0eac58>
8110b00c:	d9c02785 	stb	r7,158(sp)
8110b010:	00392306 	br	811094a0 <__reset+0xfb0e94a0>
8110b014:	d9c02785 	stb	r7,158(sp)
8110b018:	003aa906 	br	81109ac0 <__reset+0xfb0e9ac0>
8110b01c:	d9c02785 	stb	r7,158(sp)
8110b020:	003a3d06 	br	81109918 <__reset+0xfb0e9918>
8110b024:	d9c02785 	stb	r7,158(sp)
8110b028:	003aca06 	br	81109b54 <__reset+0xfb0e9b54>

8110b02c <__vfprintf_internal>:
8110b02c:	00a044b4 	movhi	r2,33042
8110b030:	10b8be04 	addi	r2,r2,-7432
8110b034:	300f883a 	mov	r7,r6
8110b038:	280d883a 	mov	r6,r5
8110b03c:	200b883a 	mov	r5,r4
8110b040:	11000017 	ldw	r4,0(r2)
8110b044:	1108e341 	jmpi	81108e34 <___vfprintf_internal_r>

8110b048 <__sbprintf>:
8110b048:	2880030b 	ldhu	r2,12(r5)
8110b04c:	2ac01917 	ldw	r11,100(r5)
8110b050:	2a80038b 	ldhu	r10,14(r5)
8110b054:	2a400717 	ldw	r9,28(r5)
8110b058:	2a000917 	ldw	r8,36(r5)
8110b05c:	defee204 	addi	sp,sp,-1144
8110b060:	00c10004 	movi	r3,1024
8110b064:	dc011a15 	stw	r16,1128(sp)
8110b068:	10bfff4c 	andi	r2,r2,65533
8110b06c:	2821883a 	mov	r16,r5
8110b070:	d8cb883a 	add	r5,sp,r3
8110b074:	dc811c15 	stw	r18,1136(sp)
8110b078:	dc411b15 	stw	r17,1132(sp)
8110b07c:	dfc11d15 	stw	ra,1140(sp)
8110b080:	2025883a 	mov	r18,r4
8110b084:	d881030d 	sth	r2,1036(sp)
8110b088:	dac11915 	stw	r11,1124(sp)
8110b08c:	da81038d 	sth	r10,1038(sp)
8110b090:	da410715 	stw	r9,1052(sp)
8110b094:	da010915 	stw	r8,1060(sp)
8110b098:	dec10015 	stw	sp,1024(sp)
8110b09c:	dec10415 	stw	sp,1040(sp)
8110b0a0:	d8c10215 	stw	r3,1032(sp)
8110b0a4:	d8c10515 	stw	r3,1044(sp)
8110b0a8:	d8010615 	stw	zero,1048(sp)
8110b0ac:	1108e340 	call	81108e34 <___vfprintf_internal_r>
8110b0b0:	1023883a 	mov	r17,r2
8110b0b4:	10000416 	blt	r2,zero,8110b0c8 <__sbprintf+0x80>
8110b0b8:	d9410004 	addi	r5,sp,1024
8110b0bc:	9009883a 	mov	r4,r18
8110b0c0:	110ccfc0 	call	8110ccfc <_fflush_r>
8110b0c4:	10000d1e 	bne	r2,zero,8110b0fc <__sbprintf+0xb4>
8110b0c8:	d881030b 	ldhu	r2,1036(sp)
8110b0cc:	1080100c 	andi	r2,r2,64
8110b0d0:	10000326 	beq	r2,zero,8110b0e0 <__sbprintf+0x98>
8110b0d4:	8080030b 	ldhu	r2,12(r16)
8110b0d8:	10801014 	ori	r2,r2,64
8110b0dc:	8080030d 	sth	r2,12(r16)
8110b0e0:	8805883a 	mov	r2,r17
8110b0e4:	dfc11d17 	ldw	ra,1140(sp)
8110b0e8:	dc811c17 	ldw	r18,1136(sp)
8110b0ec:	dc411b17 	ldw	r17,1132(sp)
8110b0f0:	dc011a17 	ldw	r16,1128(sp)
8110b0f4:	dec11e04 	addi	sp,sp,1144
8110b0f8:	f800283a 	ret
8110b0fc:	047fffc4 	movi	r17,-1
8110b100:	003ff106 	br	8110b0c8 <__reset+0xfb0eb0c8>

8110b104 <__swsetup_r>:
8110b104:	00a044b4 	movhi	r2,33042
8110b108:	defffd04 	addi	sp,sp,-12
8110b10c:	10b8be04 	addi	r2,r2,-7432
8110b110:	dc400115 	stw	r17,4(sp)
8110b114:	2023883a 	mov	r17,r4
8110b118:	11000017 	ldw	r4,0(r2)
8110b11c:	dc000015 	stw	r16,0(sp)
8110b120:	dfc00215 	stw	ra,8(sp)
8110b124:	2821883a 	mov	r16,r5
8110b128:	20000226 	beq	r4,zero,8110b134 <__swsetup_r+0x30>
8110b12c:	20800e17 	ldw	r2,56(r4)
8110b130:	10003126 	beq	r2,zero,8110b1f8 <__swsetup_r+0xf4>
8110b134:	8080030b 	ldhu	r2,12(r16)
8110b138:	10c0020c 	andi	r3,r2,8
8110b13c:	1009883a 	mov	r4,r2
8110b140:	18000f26 	beq	r3,zero,8110b180 <__swsetup_r+0x7c>
8110b144:	80c00417 	ldw	r3,16(r16)
8110b148:	18001526 	beq	r3,zero,8110b1a0 <__swsetup_r+0x9c>
8110b14c:	1100004c 	andi	r4,r2,1
8110b150:	20001c1e 	bne	r4,zero,8110b1c4 <__swsetup_r+0xc0>
8110b154:	1080008c 	andi	r2,r2,2
8110b158:	1000291e 	bne	r2,zero,8110b200 <__swsetup_r+0xfc>
8110b15c:	80800517 	ldw	r2,20(r16)
8110b160:	80800215 	stw	r2,8(r16)
8110b164:	18001c26 	beq	r3,zero,8110b1d8 <__swsetup_r+0xd4>
8110b168:	0005883a 	mov	r2,zero
8110b16c:	dfc00217 	ldw	ra,8(sp)
8110b170:	dc400117 	ldw	r17,4(sp)
8110b174:	dc000017 	ldw	r16,0(sp)
8110b178:	dec00304 	addi	sp,sp,12
8110b17c:	f800283a 	ret
8110b180:	2080040c 	andi	r2,r4,16
8110b184:	10002e26 	beq	r2,zero,8110b240 <__swsetup_r+0x13c>
8110b188:	2080010c 	andi	r2,r4,4
8110b18c:	10001e1e 	bne	r2,zero,8110b208 <__swsetup_r+0x104>
8110b190:	80c00417 	ldw	r3,16(r16)
8110b194:	20800214 	ori	r2,r4,8
8110b198:	8080030d 	sth	r2,12(r16)
8110b19c:	183feb1e 	bne	r3,zero,8110b14c <__reset+0xfb0eb14c>
8110b1a0:	1100a00c 	andi	r4,r2,640
8110b1a4:	01408004 	movi	r5,512
8110b1a8:	217fe826 	beq	r4,r5,8110b14c <__reset+0xfb0eb14c>
8110b1ac:	800b883a 	mov	r5,r16
8110b1b0:	8809883a 	mov	r4,r17
8110b1b4:	110dc7c0 	call	8110dc7c <__smakebuf_r>
8110b1b8:	8080030b 	ldhu	r2,12(r16)
8110b1bc:	80c00417 	ldw	r3,16(r16)
8110b1c0:	003fe206 	br	8110b14c <__reset+0xfb0eb14c>
8110b1c4:	80800517 	ldw	r2,20(r16)
8110b1c8:	80000215 	stw	zero,8(r16)
8110b1cc:	0085c83a 	sub	r2,zero,r2
8110b1d0:	80800615 	stw	r2,24(r16)
8110b1d4:	183fe41e 	bne	r3,zero,8110b168 <__reset+0xfb0eb168>
8110b1d8:	80c0030b 	ldhu	r3,12(r16)
8110b1dc:	0005883a 	mov	r2,zero
8110b1e0:	1900200c 	andi	r4,r3,128
8110b1e4:	203fe126 	beq	r4,zero,8110b16c <__reset+0xfb0eb16c>
8110b1e8:	18c01014 	ori	r3,r3,64
8110b1ec:	80c0030d 	sth	r3,12(r16)
8110b1f0:	00bfffc4 	movi	r2,-1
8110b1f4:	003fdd06 	br	8110b16c <__reset+0xfb0eb16c>
8110b1f8:	110d0d80 	call	8110d0d8 <__sinit>
8110b1fc:	003fcd06 	br	8110b134 <__reset+0xfb0eb134>
8110b200:	0005883a 	mov	r2,zero
8110b204:	003fd606 	br	8110b160 <__reset+0xfb0eb160>
8110b208:	81400c17 	ldw	r5,48(r16)
8110b20c:	28000626 	beq	r5,zero,8110b228 <__swsetup_r+0x124>
8110b210:	80801004 	addi	r2,r16,64
8110b214:	28800326 	beq	r5,r2,8110b224 <__swsetup_r+0x120>
8110b218:	8809883a 	mov	r4,r17
8110b21c:	110d24c0 	call	8110d24c <_free_r>
8110b220:	8100030b 	ldhu	r4,12(r16)
8110b224:	80000c15 	stw	zero,48(r16)
8110b228:	80c00417 	ldw	r3,16(r16)
8110b22c:	00bff6c4 	movi	r2,-37
8110b230:	1108703a 	and	r4,r2,r4
8110b234:	80000115 	stw	zero,4(r16)
8110b238:	80c00015 	stw	r3,0(r16)
8110b23c:	003fd506 	br	8110b194 <__reset+0xfb0eb194>
8110b240:	00800244 	movi	r2,9
8110b244:	88800015 	stw	r2,0(r17)
8110b248:	20801014 	ori	r2,r4,64
8110b24c:	8080030d 	sth	r2,12(r16)
8110b250:	00bfffc4 	movi	r2,-1
8110b254:	003fc506 	br	8110b16c <__reset+0xfb0eb16c>

8110b258 <quorem>:
8110b258:	defff704 	addi	sp,sp,-36
8110b25c:	dc800215 	stw	r18,8(sp)
8110b260:	20800417 	ldw	r2,16(r4)
8110b264:	2c800417 	ldw	r18,16(r5)
8110b268:	dfc00815 	stw	ra,32(sp)
8110b26c:	ddc00715 	stw	r23,28(sp)
8110b270:	dd800615 	stw	r22,24(sp)
8110b274:	dd400515 	stw	r21,20(sp)
8110b278:	dd000415 	stw	r20,16(sp)
8110b27c:	dcc00315 	stw	r19,12(sp)
8110b280:	dc400115 	stw	r17,4(sp)
8110b284:	dc000015 	stw	r16,0(sp)
8110b288:	14807116 	blt	r2,r18,8110b450 <quorem+0x1f8>
8110b28c:	94bfffc4 	addi	r18,r18,-1
8110b290:	94ad883a 	add	r22,r18,r18
8110b294:	b5ad883a 	add	r22,r22,r22
8110b298:	2c400504 	addi	r17,r5,20
8110b29c:	8da9883a 	add	r20,r17,r22
8110b2a0:	25400504 	addi	r21,r4,20
8110b2a4:	282f883a 	mov	r23,r5
8110b2a8:	adad883a 	add	r22,r21,r22
8110b2ac:	a1400017 	ldw	r5,0(r20)
8110b2b0:	2021883a 	mov	r16,r4
8110b2b4:	b1000017 	ldw	r4,0(r22)
8110b2b8:	29400044 	addi	r5,r5,1
8110b2bc:	11130680 	call	81113068 <__udivsi3>
8110b2c0:	1027883a 	mov	r19,r2
8110b2c4:	10002c26 	beq	r2,zero,8110b378 <quorem+0x120>
8110b2c8:	a813883a 	mov	r9,r21
8110b2cc:	880b883a 	mov	r5,r17
8110b2d0:	0009883a 	mov	r4,zero
8110b2d4:	000d883a 	mov	r6,zero
8110b2d8:	2a000017 	ldw	r8,0(r5)
8110b2dc:	49c00017 	ldw	r7,0(r9)
8110b2e0:	29400104 	addi	r5,r5,4
8110b2e4:	40bfffcc 	andi	r2,r8,65535
8110b2e8:	14c5383a 	mul	r2,r2,r19
8110b2ec:	4010d43a 	srli	r8,r8,16
8110b2f0:	38ffffcc 	andi	r3,r7,65535
8110b2f4:	1105883a 	add	r2,r2,r4
8110b2f8:	1008d43a 	srli	r4,r2,16
8110b2fc:	44d1383a 	mul	r8,r8,r19
8110b300:	198d883a 	add	r6,r3,r6
8110b304:	10ffffcc 	andi	r3,r2,65535
8110b308:	30c7c83a 	sub	r3,r6,r3
8110b30c:	380ed43a 	srli	r7,r7,16
8110b310:	4105883a 	add	r2,r8,r4
8110b314:	180dd43a 	srai	r6,r3,16
8110b318:	113fffcc 	andi	r4,r2,65535
8110b31c:	390fc83a 	sub	r7,r7,r4
8110b320:	398d883a 	add	r6,r7,r6
8110b324:	300e943a 	slli	r7,r6,16
8110b328:	18ffffcc 	andi	r3,r3,65535
8110b32c:	1008d43a 	srli	r4,r2,16
8110b330:	38ceb03a 	or	r7,r7,r3
8110b334:	49c00015 	stw	r7,0(r9)
8110b338:	300dd43a 	srai	r6,r6,16
8110b33c:	4a400104 	addi	r9,r9,4
8110b340:	a17fe52e 	bgeu	r20,r5,8110b2d8 <__reset+0xfb0eb2d8>
8110b344:	b0800017 	ldw	r2,0(r22)
8110b348:	10000b1e 	bne	r2,zero,8110b378 <quorem+0x120>
8110b34c:	b0bfff04 	addi	r2,r22,-4
8110b350:	a880082e 	bgeu	r21,r2,8110b374 <quorem+0x11c>
8110b354:	b0ffff17 	ldw	r3,-4(r22)
8110b358:	18000326 	beq	r3,zero,8110b368 <quorem+0x110>
8110b35c:	00000506 	br	8110b374 <quorem+0x11c>
8110b360:	10c00017 	ldw	r3,0(r2)
8110b364:	1800031e 	bne	r3,zero,8110b374 <quorem+0x11c>
8110b368:	10bfff04 	addi	r2,r2,-4
8110b36c:	94bfffc4 	addi	r18,r18,-1
8110b370:	a8bffb36 	bltu	r21,r2,8110b360 <__reset+0xfb0eb360>
8110b374:	84800415 	stw	r18,16(r16)
8110b378:	b80b883a 	mov	r5,r23
8110b37c:	8009883a 	mov	r4,r16
8110b380:	110f2740 	call	8110f274 <__mcmp>
8110b384:	10002616 	blt	r2,zero,8110b420 <quorem+0x1c8>
8110b388:	9cc00044 	addi	r19,r19,1
8110b38c:	a805883a 	mov	r2,r21
8110b390:	000b883a 	mov	r5,zero
8110b394:	11000017 	ldw	r4,0(r2)
8110b398:	89800017 	ldw	r6,0(r17)
8110b39c:	10800104 	addi	r2,r2,4
8110b3a0:	20ffffcc 	andi	r3,r4,65535
8110b3a4:	194b883a 	add	r5,r3,r5
8110b3a8:	30ffffcc 	andi	r3,r6,65535
8110b3ac:	28c7c83a 	sub	r3,r5,r3
8110b3b0:	300cd43a 	srli	r6,r6,16
8110b3b4:	2008d43a 	srli	r4,r4,16
8110b3b8:	180bd43a 	srai	r5,r3,16
8110b3bc:	18ffffcc 	andi	r3,r3,65535
8110b3c0:	2189c83a 	sub	r4,r4,r6
8110b3c4:	2149883a 	add	r4,r4,r5
8110b3c8:	200c943a 	slli	r6,r4,16
8110b3cc:	8c400104 	addi	r17,r17,4
8110b3d0:	200bd43a 	srai	r5,r4,16
8110b3d4:	30c6b03a 	or	r3,r6,r3
8110b3d8:	10ffff15 	stw	r3,-4(r2)
8110b3dc:	a47fed2e 	bgeu	r20,r17,8110b394 <__reset+0xfb0eb394>
8110b3e0:	9485883a 	add	r2,r18,r18
8110b3e4:	1085883a 	add	r2,r2,r2
8110b3e8:	a887883a 	add	r3,r21,r2
8110b3ec:	18800017 	ldw	r2,0(r3)
8110b3f0:	10000b1e 	bne	r2,zero,8110b420 <quorem+0x1c8>
8110b3f4:	18bfff04 	addi	r2,r3,-4
8110b3f8:	a880082e 	bgeu	r21,r2,8110b41c <quorem+0x1c4>
8110b3fc:	18ffff17 	ldw	r3,-4(r3)
8110b400:	18000326 	beq	r3,zero,8110b410 <quorem+0x1b8>
8110b404:	00000506 	br	8110b41c <quorem+0x1c4>
8110b408:	10c00017 	ldw	r3,0(r2)
8110b40c:	1800031e 	bne	r3,zero,8110b41c <quorem+0x1c4>
8110b410:	10bfff04 	addi	r2,r2,-4
8110b414:	94bfffc4 	addi	r18,r18,-1
8110b418:	a8bffb36 	bltu	r21,r2,8110b408 <__reset+0xfb0eb408>
8110b41c:	84800415 	stw	r18,16(r16)
8110b420:	9805883a 	mov	r2,r19
8110b424:	dfc00817 	ldw	ra,32(sp)
8110b428:	ddc00717 	ldw	r23,28(sp)
8110b42c:	dd800617 	ldw	r22,24(sp)
8110b430:	dd400517 	ldw	r21,20(sp)
8110b434:	dd000417 	ldw	r20,16(sp)
8110b438:	dcc00317 	ldw	r19,12(sp)
8110b43c:	dc800217 	ldw	r18,8(sp)
8110b440:	dc400117 	ldw	r17,4(sp)
8110b444:	dc000017 	ldw	r16,0(sp)
8110b448:	dec00904 	addi	sp,sp,36
8110b44c:	f800283a 	ret
8110b450:	0005883a 	mov	r2,zero
8110b454:	003ff306 	br	8110b424 <__reset+0xfb0eb424>

8110b458 <_dtoa_r>:
8110b458:	20801017 	ldw	r2,64(r4)
8110b45c:	deffde04 	addi	sp,sp,-136
8110b460:	df002015 	stw	fp,128(sp)
8110b464:	dcc01b15 	stw	r19,108(sp)
8110b468:	dc801a15 	stw	r18,104(sp)
8110b46c:	dc401915 	stw	r17,100(sp)
8110b470:	dc001815 	stw	r16,96(sp)
8110b474:	dfc02115 	stw	ra,132(sp)
8110b478:	ddc01f15 	stw	r23,124(sp)
8110b47c:	dd801e15 	stw	r22,120(sp)
8110b480:	dd401d15 	stw	r21,116(sp)
8110b484:	dd001c15 	stw	r20,112(sp)
8110b488:	d9c00315 	stw	r7,12(sp)
8110b48c:	2039883a 	mov	fp,r4
8110b490:	3023883a 	mov	r17,r6
8110b494:	2825883a 	mov	r18,r5
8110b498:	dc002417 	ldw	r16,144(sp)
8110b49c:	3027883a 	mov	r19,r6
8110b4a0:	10000826 	beq	r2,zero,8110b4c4 <_dtoa_r+0x6c>
8110b4a4:	21801117 	ldw	r6,68(r4)
8110b4a8:	00c00044 	movi	r3,1
8110b4ac:	100b883a 	mov	r5,r2
8110b4b0:	1986983a 	sll	r3,r3,r6
8110b4b4:	11800115 	stw	r6,4(r2)
8110b4b8:	10c00215 	stw	r3,8(r2)
8110b4bc:	110ea540 	call	8110ea54 <_Bfree>
8110b4c0:	e0001015 	stw	zero,64(fp)
8110b4c4:	88002e16 	blt	r17,zero,8110b580 <_dtoa_r+0x128>
8110b4c8:	80000015 	stw	zero,0(r16)
8110b4cc:	889ffc2c 	andhi	r2,r17,32752
8110b4d0:	00dffc34 	movhi	r3,32752
8110b4d4:	10c01c26 	beq	r2,r3,8110b548 <_dtoa_r+0xf0>
8110b4d8:	000d883a 	mov	r6,zero
8110b4dc:	000f883a 	mov	r7,zero
8110b4e0:	9009883a 	mov	r4,r18
8110b4e4:	980b883a 	mov	r5,r19
8110b4e8:	11142b80 	call	811142b8 <__eqdf2>
8110b4ec:	10002b1e 	bne	r2,zero,8110b59c <_dtoa_r+0x144>
8110b4f0:	d9c02317 	ldw	r7,140(sp)
8110b4f4:	00800044 	movi	r2,1
8110b4f8:	38800015 	stw	r2,0(r7)
8110b4fc:	d8802517 	ldw	r2,148(sp)
8110b500:	10019e26 	beq	r2,zero,8110bb7c <_dtoa_r+0x724>
8110b504:	d8c02517 	ldw	r3,148(sp)
8110b508:	00a044b4 	movhi	r2,33042
8110b50c:	10b07644 	addi	r2,r2,-15911
8110b510:	18800015 	stw	r2,0(r3)
8110b514:	10bfffc4 	addi	r2,r2,-1
8110b518:	dfc02117 	ldw	ra,132(sp)
8110b51c:	df002017 	ldw	fp,128(sp)
8110b520:	ddc01f17 	ldw	r23,124(sp)
8110b524:	dd801e17 	ldw	r22,120(sp)
8110b528:	dd401d17 	ldw	r21,116(sp)
8110b52c:	dd001c17 	ldw	r20,112(sp)
8110b530:	dcc01b17 	ldw	r19,108(sp)
8110b534:	dc801a17 	ldw	r18,104(sp)
8110b538:	dc401917 	ldw	r17,100(sp)
8110b53c:	dc001817 	ldw	r16,96(sp)
8110b540:	dec02204 	addi	sp,sp,136
8110b544:	f800283a 	ret
8110b548:	d8c02317 	ldw	r3,140(sp)
8110b54c:	0089c3c4 	movi	r2,9999
8110b550:	18800015 	stw	r2,0(r3)
8110b554:	90017726 	beq	r18,zero,8110bb34 <_dtoa_r+0x6dc>
8110b558:	00a044b4 	movhi	r2,33042
8110b55c:	10b08204 	addi	r2,r2,-15864
8110b560:	d9002517 	ldw	r4,148(sp)
8110b564:	203fec26 	beq	r4,zero,8110b518 <__reset+0xfb0eb518>
8110b568:	10c000c7 	ldb	r3,3(r2)
8110b56c:	1801781e 	bne	r3,zero,8110bb50 <_dtoa_r+0x6f8>
8110b570:	10c000c4 	addi	r3,r2,3
8110b574:	d9802517 	ldw	r6,148(sp)
8110b578:	30c00015 	stw	r3,0(r6)
8110b57c:	003fe606 	br	8110b518 <__reset+0xfb0eb518>
8110b580:	04e00034 	movhi	r19,32768
8110b584:	9cffffc4 	addi	r19,r19,-1
8110b588:	00800044 	movi	r2,1
8110b58c:	8ce6703a 	and	r19,r17,r19
8110b590:	80800015 	stw	r2,0(r16)
8110b594:	9823883a 	mov	r17,r19
8110b598:	003fcc06 	br	8110b4cc <__reset+0xfb0eb4cc>
8110b59c:	d8800204 	addi	r2,sp,8
8110b5a0:	d8800015 	stw	r2,0(sp)
8110b5a4:	d9c00104 	addi	r7,sp,4
8110b5a8:	900b883a 	mov	r5,r18
8110b5ac:	980d883a 	mov	r6,r19
8110b5b0:	e009883a 	mov	r4,fp
8110b5b4:	8820d53a 	srli	r16,r17,20
8110b5b8:	110f6400 	call	8110f640 <__d2b>
8110b5bc:	d8800915 	stw	r2,36(sp)
8110b5c0:	8001651e 	bne	r16,zero,8110bb58 <_dtoa_r+0x700>
8110b5c4:	dd800217 	ldw	r22,8(sp)
8110b5c8:	dc000117 	ldw	r16,4(sp)
8110b5cc:	00800804 	movi	r2,32
8110b5d0:	b421883a 	add	r16,r22,r16
8110b5d4:	80c10c84 	addi	r3,r16,1074
8110b5d8:	10c2d10e 	bge	r2,r3,8110c120 <_dtoa_r+0xcc8>
8110b5dc:	00801004 	movi	r2,64
8110b5e0:	81010484 	addi	r4,r16,1042
8110b5e4:	10c7c83a 	sub	r3,r2,r3
8110b5e8:	9108d83a 	srl	r4,r18,r4
8110b5ec:	88e2983a 	sll	r17,r17,r3
8110b5f0:	2448b03a 	or	r4,r4,r17
8110b5f4:	1114f680 	call	81114f68 <__floatunsidf>
8110b5f8:	017f8434 	movhi	r5,65040
8110b5fc:	01800044 	movi	r6,1
8110b600:	1009883a 	mov	r4,r2
8110b604:	194b883a 	add	r5,r3,r5
8110b608:	843fffc4 	addi	r16,r16,-1
8110b60c:	d9801115 	stw	r6,68(sp)
8110b610:	000d883a 	mov	r6,zero
8110b614:	01cffe34 	movhi	r7,16376
8110b618:	11145100 	call	81114510 <__subdf3>
8110b61c:	0198dbf4 	movhi	r6,25455
8110b620:	01cff4f4 	movhi	r7,16339
8110b624:	3190d844 	addi	r6,r6,17249
8110b628:	39e1e9c4 	addi	r7,r7,-30809
8110b62c:	1009883a 	mov	r4,r2
8110b630:	180b883a 	mov	r5,r3
8110b634:	1107f400 	call	81107f40 <__muldf3>
8110b638:	01a2d874 	movhi	r6,35681
8110b63c:	01cff1f4 	movhi	r7,16327
8110b640:	31b22cc4 	addi	r6,r6,-14157
8110b644:	39e28a04 	addi	r7,r7,-30168
8110b648:	180b883a 	mov	r5,r3
8110b64c:	1009883a 	mov	r4,r2
8110b650:	11131240 	call	81113124 <__adddf3>
8110b654:	8009883a 	mov	r4,r16
8110b658:	1029883a 	mov	r20,r2
8110b65c:	1823883a 	mov	r17,r3
8110b660:	1114e8c0 	call	81114e8c <__floatsidf>
8110b664:	019427f4 	movhi	r6,20639
8110b668:	01cff4f4 	movhi	r7,16339
8110b66c:	319e7ec4 	addi	r6,r6,31227
8110b670:	39d104c4 	addi	r7,r7,17427
8110b674:	1009883a 	mov	r4,r2
8110b678:	180b883a 	mov	r5,r3
8110b67c:	1107f400 	call	81107f40 <__muldf3>
8110b680:	100d883a 	mov	r6,r2
8110b684:	180f883a 	mov	r7,r3
8110b688:	a009883a 	mov	r4,r20
8110b68c:	880b883a 	mov	r5,r17
8110b690:	11131240 	call	81113124 <__adddf3>
8110b694:	1009883a 	mov	r4,r2
8110b698:	180b883a 	mov	r5,r3
8110b69c:	1029883a 	mov	r20,r2
8110b6a0:	1823883a 	mov	r17,r3
8110b6a4:	1114e0c0 	call	81114e0c <__fixdfsi>
8110b6a8:	000d883a 	mov	r6,zero
8110b6ac:	000f883a 	mov	r7,zero
8110b6b0:	a009883a 	mov	r4,r20
8110b6b4:	880b883a 	mov	r5,r17
8110b6b8:	d8800515 	stw	r2,20(sp)
8110b6bc:	111441c0 	call	8111441c <__ledf2>
8110b6c0:	10028716 	blt	r2,zero,8110c0e0 <_dtoa_r+0xc88>
8110b6c4:	d8c00517 	ldw	r3,20(sp)
8110b6c8:	00800584 	movi	r2,22
8110b6cc:	10c27536 	bltu	r2,r3,8110c0a4 <_dtoa_r+0xc4c>
8110b6d0:	180490fa 	slli	r2,r3,3
8110b6d4:	00e044b4 	movhi	r3,33042
8110b6d8:	18f09d04 	addi	r3,r3,-15756
8110b6dc:	1885883a 	add	r2,r3,r2
8110b6e0:	11000017 	ldw	r4,0(r2)
8110b6e4:	11400117 	ldw	r5,4(r2)
8110b6e8:	900d883a 	mov	r6,r18
8110b6ec:	980f883a 	mov	r7,r19
8110b6f0:	11143400 	call	81114340 <__gedf2>
8110b6f4:	00828d0e 	bge	zero,r2,8110c12c <_dtoa_r+0xcd4>
8110b6f8:	d9000517 	ldw	r4,20(sp)
8110b6fc:	d8000e15 	stw	zero,56(sp)
8110b700:	213fffc4 	addi	r4,r4,-1
8110b704:	d9000515 	stw	r4,20(sp)
8110b708:	b42dc83a 	sub	r22,r22,r16
8110b70c:	b5bfffc4 	addi	r22,r22,-1
8110b710:	b0026f16 	blt	r22,zero,8110c0d0 <_dtoa_r+0xc78>
8110b714:	d8000815 	stw	zero,32(sp)
8110b718:	d9c00517 	ldw	r7,20(sp)
8110b71c:	38026416 	blt	r7,zero,8110c0b0 <_dtoa_r+0xc58>
8110b720:	b1ed883a 	add	r22,r22,r7
8110b724:	d9c00d15 	stw	r7,52(sp)
8110b728:	d8000a15 	stw	zero,40(sp)
8110b72c:	d9800317 	ldw	r6,12(sp)
8110b730:	00800244 	movi	r2,9
8110b734:	11811436 	bltu	r2,r6,8110bb88 <_dtoa_r+0x730>
8110b738:	00800144 	movi	r2,5
8110b73c:	1184e10e 	bge	r2,r6,8110cac4 <_dtoa_r+0x166c>
8110b740:	31bfff04 	addi	r6,r6,-4
8110b744:	d9800315 	stw	r6,12(sp)
8110b748:	0023883a 	mov	r17,zero
8110b74c:	d9800317 	ldw	r6,12(sp)
8110b750:	008000c4 	movi	r2,3
8110b754:	30836726 	beq	r6,r2,8110c4f4 <_dtoa_r+0x109c>
8110b758:	1183410e 	bge	r2,r6,8110c460 <_dtoa_r+0x1008>
8110b75c:	d9c00317 	ldw	r7,12(sp)
8110b760:	00800104 	movi	r2,4
8110b764:	38827c26 	beq	r7,r2,8110c158 <_dtoa_r+0xd00>
8110b768:	00800144 	movi	r2,5
8110b76c:	3884c41e 	bne	r7,r2,8110ca80 <_dtoa_r+0x1628>
8110b770:	00800044 	movi	r2,1
8110b774:	d8800b15 	stw	r2,44(sp)
8110b778:	d8c00517 	ldw	r3,20(sp)
8110b77c:	d9002217 	ldw	r4,136(sp)
8110b780:	1907883a 	add	r3,r3,r4
8110b784:	19800044 	addi	r6,r3,1
8110b788:	d8c00c15 	stw	r3,48(sp)
8110b78c:	d9800615 	stw	r6,24(sp)
8110b790:	0183a40e 	bge	zero,r6,8110c624 <_dtoa_r+0x11cc>
8110b794:	d9800617 	ldw	r6,24(sp)
8110b798:	3021883a 	mov	r16,r6
8110b79c:	e0001115 	stw	zero,68(fp)
8110b7a0:	008005c4 	movi	r2,23
8110b7a4:	1184c92e 	bgeu	r2,r6,8110cacc <_dtoa_r+0x1674>
8110b7a8:	00c00044 	movi	r3,1
8110b7ac:	00800104 	movi	r2,4
8110b7b0:	1085883a 	add	r2,r2,r2
8110b7b4:	11000504 	addi	r4,r2,20
8110b7b8:	180b883a 	mov	r5,r3
8110b7bc:	18c00044 	addi	r3,r3,1
8110b7c0:	313ffb2e 	bgeu	r6,r4,8110b7b0 <__reset+0xfb0eb7b0>
8110b7c4:	e1401115 	stw	r5,68(fp)
8110b7c8:	e009883a 	mov	r4,fp
8110b7cc:	110e9ac0 	call	8110e9ac <_Balloc>
8110b7d0:	d8800715 	stw	r2,28(sp)
8110b7d4:	e0801015 	stw	r2,64(fp)
8110b7d8:	00800384 	movi	r2,14
8110b7dc:	1400f736 	bltu	r2,r16,8110bbbc <_dtoa_r+0x764>
8110b7e0:	8800f626 	beq	r17,zero,8110bbbc <_dtoa_r+0x764>
8110b7e4:	d9c00517 	ldw	r7,20(sp)
8110b7e8:	01c39a0e 	bge	zero,r7,8110c654 <_dtoa_r+0x11fc>
8110b7ec:	388003cc 	andi	r2,r7,15
8110b7f0:	100490fa 	slli	r2,r2,3
8110b7f4:	382bd13a 	srai	r21,r7,4
8110b7f8:	00e044b4 	movhi	r3,33042
8110b7fc:	18f09d04 	addi	r3,r3,-15756
8110b800:	1885883a 	add	r2,r3,r2
8110b804:	a8c0040c 	andi	r3,r21,16
8110b808:	12400017 	ldw	r9,0(r2)
8110b80c:	12000117 	ldw	r8,4(r2)
8110b810:	18037926 	beq	r3,zero,8110c5f8 <_dtoa_r+0x11a0>
8110b814:	00a044b4 	movhi	r2,33042
8110b818:	10b09304 	addi	r2,r2,-15796
8110b81c:	11800817 	ldw	r6,32(r2)
8110b820:	11c00917 	ldw	r7,36(r2)
8110b824:	9009883a 	mov	r4,r18
8110b828:	980b883a 	mov	r5,r19
8110b82c:	da001715 	stw	r8,92(sp)
8110b830:	da401615 	stw	r9,88(sp)
8110b834:	11139d00 	call	811139d0 <__divdf3>
8110b838:	da001717 	ldw	r8,92(sp)
8110b83c:	da401617 	ldw	r9,88(sp)
8110b840:	ad4003cc 	andi	r21,r21,15
8110b844:	040000c4 	movi	r16,3
8110b848:	1023883a 	mov	r17,r2
8110b84c:	1829883a 	mov	r20,r3
8110b850:	a8001126 	beq	r21,zero,8110b898 <_dtoa_r+0x440>
8110b854:	05e044b4 	movhi	r23,33042
8110b858:	bdf09304 	addi	r23,r23,-15796
8110b85c:	4805883a 	mov	r2,r9
8110b860:	4007883a 	mov	r3,r8
8110b864:	a980004c 	andi	r6,r21,1
8110b868:	1009883a 	mov	r4,r2
8110b86c:	a82bd07a 	srai	r21,r21,1
8110b870:	180b883a 	mov	r5,r3
8110b874:	30000426 	beq	r6,zero,8110b888 <_dtoa_r+0x430>
8110b878:	b9800017 	ldw	r6,0(r23)
8110b87c:	b9c00117 	ldw	r7,4(r23)
8110b880:	84000044 	addi	r16,r16,1
8110b884:	1107f400 	call	81107f40 <__muldf3>
8110b888:	bdc00204 	addi	r23,r23,8
8110b88c:	a83ff51e 	bne	r21,zero,8110b864 <__reset+0xfb0eb864>
8110b890:	1013883a 	mov	r9,r2
8110b894:	1811883a 	mov	r8,r3
8110b898:	480d883a 	mov	r6,r9
8110b89c:	400f883a 	mov	r7,r8
8110b8a0:	8809883a 	mov	r4,r17
8110b8a4:	a00b883a 	mov	r5,r20
8110b8a8:	11139d00 	call	811139d0 <__divdf3>
8110b8ac:	d8800f15 	stw	r2,60(sp)
8110b8b0:	d8c01015 	stw	r3,64(sp)
8110b8b4:	d8c00e17 	ldw	r3,56(sp)
8110b8b8:	18000626 	beq	r3,zero,8110b8d4 <_dtoa_r+0x47c>
8110b8bc:	d9000f17 	ldw	r4,60(sp)
8110b8c0:	d9401017 	ldw	r5,64(sp)
8110b8c4:	000d883a 	mov	r6,zero
8110b8c8:	01cffc34 	movhi	r7,16368
8110b8cc:	111441c0 	call	8111441c <__ledf2>
8110b8d0:	10040b16 	blt	r2,zero,8110c900 <_dtoa_r+0x14a8>
8110b8d4:	8009883a 	mov	r4,r16
8110b8d8:	1114e8c0 	call	81114e8c <__floatsidf>
8110b8dc:	d9800f17 	ldw	r6,60(sp)
8110b8e0:	d9c01017 	ldw	r7,64(sp)
8110b8e4:	1009883a 	mov	r4,r2
8110b8e8:	180b883a 	mov	r5,r3
8110b8ec:	1107f400 	call	81107f40 <__muldf3>
8110b8f0:	000d883a 	mov	r6,zero
8110b8f4:	01d00734 	movhi	r7,16412
8110b8f8:	1009883a 	mov	r4,r2
8110b8fc:	180b883a 	mov	r5,r3
8110b900:	11131240 	call	81113124 <__adddf3>
8110b904:	1021883a 	mov	r16,r2
8110b908:	d8800617 	ldw	r2,24(sp)
8110b90c:	047f3034 	movhi	r17,64704
8110b910:	1c63883a 	add	r17,r3,r17
8110b914:	10031826 	beq	r2,zero,8110c578 <_dtoa_r+0x1120>
8110b918:	d8c00517 	ldw	r3,20(sp)
8110b91c:	db000617 	ldw	r12,24(sp)
8110b920:	d8c01315 	stw	r3,76(sp)
8110b924:	d9000b17 	ldw	r4,44(sp)
8110b928:	20038f26 	beq	r4,zero,8110c768 <_dtoa_r+0x1310>
8110b92c:	60bfffc4 	addi	r2,r12,-1
8110b930:	100490fa 	slli	r2,r2,3
8110b934:	00e044b4 	movhi	r3,33042
8110b938:	18f09d04 	addi	r3,r3,-15756
8110b93c:	1885883a 	add	r2,r3,r2
8110b940:	11800017 	ldw	r6,0(r2)
8110b944:	11c00117 	ldw	r7,4(r2)
8110b948:	d8800717 	ldw	r2,28(sp)
8110b94c:	0009883a 	mov	r4,zero
8110b950:	014ff834 	movhi	r5,16352
8110b954:	db001615 	stw	r12,88(sp)
8110b958:	15c00044 	addi	r23,r2,1
8110b95c:	11139d00 	call	811139d0 <__divdf3>
8110b960:	800d883a 	mov	r6,r16
8110b964:	880f883a 	mov	r7,r17
8110b968:	1009883a 	mov	r4,r2
8110b96c:	180b883a 	mov	r5,r3
8110b970:	11145100 	call	81114510 <__subdf3>
8110b974:	d9401017 	ldw	r5,64(sp)
8110b978:	d9000f17 	ldw	r4,60(sp)
8110b97c:	102b883a 	mov	r21,r2
8110b980:	d8c01215 	stw	r3,72(sp)
8110b984:	1114e0c0 	call	81114e0c <__fixdfsi>
8110b988:	1009883a 	mov	r4,r2
8110b98c:	1029883a 	mov	r20,r2
8110b990:	1114e8c0 	call	81114e8c <__floatsidf>
8110b994:	d9000f17 	ldw	r4,60(sp)
8110b998:	d9401017 	ldw	r5,64(sp)
8110b99c:	100d883a 	mov	r6,r2
8110b9a0:	180f883a 	mov	r7,r3
8110b9a4:	11145100 	call	81114510 <__subdf3>
8110b9a8:	1823883a 	mov	r17,r3
8110b9ac:	d8c00717 	ldw	r3,28(sp)
8110b9b0:	d9401217 	ldw	r5,72(sp)
8110b9b4:	a2000c04 	addi	r8,r20,48
8110b9b8:	1021883a 	mov	r16,r2
8110b9bc:	1a000005 	stb	r8,0(r3)
8110b9c0:	800d883a 	mov	r6,r16
8110b9c4:	880f883a 	mov	r7,r17
8110b9c8:	a809883a 	mov	r4,r21
8110b9cc:	4029883a 	mov	r20,r8
8110b9d0:	11143400 	call	81114340 <__gedf2>
8110b9d4:	00841d16 	blt	zero,r2,8110ca4c <_dtoa_r+0x15f4>
8110b9d8:	800d883a 	mov	r6,r16
8110b9dc:	880f883a 	mov	r7,r17
8110b9e0:	0009883a 	mov	r4,zero
8110b9e4:	014ffc34 	movhi	r5,16368
8110b9e8:	11145100 	call	81114510 <__subdf3>
8110b9ec:	d9401217 	ldw	r5,72(sp)
8110b9f0:	100d883a 	mov	r6,r2
8110b9f4:	180f883a 	mov	r7,r3
8110b9f8:	a809883a 	mov	r4,r21
8110b9fc:	11143400 	call	81114340 <__gedf2>
8110ba00:	db001617 	ldw	r12,88(sp)
8110ba04:	00840e16 	blt	zero,r2,8110ca40 <_dtoa_r+0x15e8>
8110ba08:	00800044 	movi	r2,1
8110ba0c:	13006b0e 	bge	r2,r12,8110bbbc <_dtoa_r+0x764>
8110ba10:	d9000717 	ldw	r4,28(sp)
8110ba14:	dd800f15 	stw	r22,60(sp)
8110ba18:	dcc01015 	stw	r19,64(sp)
8110ba1c:	2319883a 	add	r12,r4,r12
8110ba20:	dcc01217 	ldw	r19,72(sp)
8110ba24:	602d883a 	mov	r22,r12
8110ba28:	dc801215 	stw	r18,72(sp)
8110ba2c:	b825883a 	mov	r18,r23
8110ba30:	00000906 	br	8110ba58 <_dtoa_r+0x600>
8110ba34:	11145100 	call	81114510 <__subdf3>
8110ba38:	a80d883a 	mov	r6,r21
8110ba3c:	980f883a 	mov	r7,r19
8110ba40:	1009883a 	mov	r4,r2
8110ba44:	180b883a 	mov	r5,r3
8110ba48:	111441c0 	call	8111441c <__ledf2>
8110ba4c:	1003e816 	blt	r2,zero,8110c9f0 <_dtoa_r+0x1598>
8110ba50:	b825883a 	mov	r18,r23
8110ba54:	bd83e926 	beq	r23,r22,8110c9fc <_dtoa_r+0x15a4>
8110ba58:	a809883a 	mov	r4,r21
8110ba5c:	980b883a 	mov	r5,r19
8110ba60:	000d883a 	mov	r6,zero
8110ba64:	01d00934 	movhi	r7,16420
8110ba68:	1107f400 	call	81107f40 <__muldf3>
8110ba6c:	000d883a 	mov	r6,zero
8110ba70:	01d00934 	movhi	r7,16420
8110ba74:	8009883a 	mov	r4,r16
8110ba78:	880b883a 	mov	r5,r17
8110ba7c:	102b883a 	mov	r21,r2
8110ba80:	1827883a 	mov	r19,r3
8110ba84:	1107f400 	call	81107f40 <__muldf3>
8110ba88:	180b883a 	mov	r5,r3
8110ba8c:	1009883a 	mov	r4,r2
8110ba90:	1821883a 	mov	r16,r3
8110ba94:	1023883a 	mov	r17,r2
8110ba98:	1114e0c0 	call	81114e0c <__fixdfsi>
8110ba9c:	1009883a 	mov	r4,r2
8110baa0:	1029883a 	mov	r20,r2
8110baa4:	1114e8c0 	call	81114e8c <__floatsidf>
8110baa8:	8809883a 	mov	r4,r17
8110baac:	800b883a 	mov	r5,r16
8110bab0:	100d883a 	mov	r6,r2
8110bab4:	180f883a 	mov	r7,r3
8110bab8:	11145100 	call	81114510 <__subdf3>
8110babc:	a5000c04 	addi	r20,r20,48
8110bac0:	a80d883a 	mov	r6,r21
8110bac4:	980f883a 	mov	r7,r19
8110bac8:	1009883a 	mov	r4,r2
8110bacc:	180b883a 	mov	r5,r3
8110bad0:	95000005 	stb	r20,0(r18)
8110bad4:	1021883a 	mov	r16,r2
8110bad8:	1823883a 	mov	r17,r3
8110badc:	111441c0 	call	8111441c <__ledf2>
8110bae0:	bdc00044 	addi	r23,r23,1
8110bae4:	800d883a 	mov	r6,r16
8110bae8:	880f883a 	mov	r7,r17
8110baec:	0009883a 	mov	r4,zero
8110baf0:	014ffc34 	movhi	r5,16368
8110baf4:	103fcf0e 	bge	r2,zero,8110ba34 <__reset+0xfb0eba34>
8110baf8:	d8c01317 	ldw	r3,76(sp)
8110bafc:	d8c00515 	stw	r3,20(sp)
8110bb00:	d9400917 	ldw	r5,36(sp)
8110bb04:	e009883a 	mov	r4,fp
8110bb08:	110ea540 	call	8110ea54 <_Bfree>
8110bb0c:	d9000517 	ldw	r4,20(sp)
8110bb10:	d9802317 	ldw	r6,140(sp)
8110bb14:	d9c02517 	ldw	r7,148(sp)
8110bb18:	b8000005 	stb	zero,0(r23)
8110bb1c:	20800044 	addi	r2,r4,1
8110bb20:	30800015 	stw	r2,0(r6)
8110bb24:	3802aa26 	beq	r7,zero,8110c5d0 <_dtoa_r+0x1178>
8110bb28:	3dc00015 	stw	r23,0(r7)
8110bb2c:	d8800717 	ldw	r2,28(sp)
8110bb30:	003e7906 	br	8110b518 <__reset+0xfb0eb518>
8110bb34:	00800434 	movhi	r2,16
8110bb38:	10bfffc4 	addi	r2,r2,-1
8110bb3c:	88a2703a 	and	r17,r17,r2
8110bb40:	883e851e 	bne	r17,zero,8110b558 <__reset+0xfb0eb558>
8110bb44:	00a044b4 	movhi	r2,33042
8110bb48:	10b07f04 	addi	r2,r2,-15876
8110bb4c:	003e8406 	br	8110b560 <__reset+0xfb0eb560>
8110bb50:	10c00204 	addi	r3,r2,8
8110bb54:	003e8706 	br	8110b574 <__reset+0xfb0eb574>
8110bb58:	01400434 	movhi	r5,16
8110bb5c:	297fffc4 	addi	r5,r5,-1
8110bb60:	994a703a 	and	r5,r19,r5
8110bb64:	9009883a 	mov	r4,r18
8110bb68:	843f0044 	addi	r16,r16,-1023
8110bb6c:	294ffc34 	orhi	r5,r5,16368
8110bb70:	dd800217 	ldw	r22,8(sp)
8110bb74:	d8001115 	stw	zero,68(sp)
8110bb78:	003ea506 	br	8110b610 <__reset+0xfb0eb610>
8110bb7c:	00a044b4 	movhi	r2,33042
8110bb80:	10b07604 	addi	r2,r2,-15912
8110bb84:	003e6406 	br	8110b518 <__reset+0xfb0eb518>
8110bb88:	e0001115 	stw	zero,68(fp)
8110bb8c:	000b883a 	mov	r5,zero
8110bb90:	e009883a 	mov	r4,fp
8110bb94:	110e9ac0 	call	8110e9ac <_Balloc>
8110bb98:	01bfffc4 	movi	r6,-1
8110bb9c:	01c00044 	movi	r7,1
8110bba0:	d8800715 	stw	r2,28(sp)
8110bba4:	d9800c15 	stw	r6,48(sp)
8110bba8:	e0801015 	stw	r2,64(fp)
8110bbac:	d8000315 	stw	zero,12(sp)
8110bbb0:	d9c00b15 	stw	r7,44(sp)
8110bbb4:	d9800615 	stw	r6,24(sp)
8110bbb8:	d8002215 	stw	zero,136(sp)
8110bbbc:	d8800117 	ldw	r2,4(sp)
8110bbc0:	10008916 	blt	r2,zero,8110bde8 <_dtoa_r+0x990>
8110bbc4:	d9000517 	ldw	r4,20(sp)
8110bbc8:	00c00384 	movi	r3,14
8110bbcc:	19008616 	blt	r3,r4,8110bde8 <_dtoa_r+0x990>
8110bbd0:	200490fa 	slli	r2,r4,3
8110bbd4:	00e044b4 	movhi	r3,33042
8110bbd8:	d9802217 	ldw	r6,136(sp)
8110bbdc:	18f09d04 	addi	r3,r3,-15756
8110bbe0:	1885883a 	add	r2,r3,r2
8110bbe4:	14000017 	ldw	r16,0(r2)
8110bbe8:	14400117 	ldw	r17,4(r2)
8110bbec:	30016316 	blt	r6,zero,8110c17c <_dtoa_r+0xd24>
8110bbf0:	800d883a 	mov	r6,r16
8110bbf4:	880f883a 	mov	r7,r17
8110bbf8:	9009883a 	mov	r4,r18
8110bbfc:	980b883a 	mov	r5,r19
8110bc00:	11139d00 	call	811139d0 <__divdf3>
8110bc04:	180b883a 	mov	r5,r3
8110bc08:	1009883a 	mov	r4,r2
8110bc0c:	1114e0c0 	call	81114e0c <__fixdfsi>
8110bc10:	1009883a 	mov	r4,r2
8110bc14:	102b883a 	mov	r21,r2
8110bc18:	1114e8c0 	call	81114e8c <__floatsidf>
8110bc1c:	800d883a 	mov	r6,r16
8110bc20:	880f883a 	mov	r7,r17
8110bc24:	1009883a 	mov	r4,r2
8110bc28:	180b883a 	mov	r5,r3
8110bc2c:	1107f400 	call	81107f40 <__muldf3>
8110bc30:	100d883a 	mov	r6,r2
8110bc34:	180f883a 	mov	r7,r3
8110bc38:	9009883a 	mov	r4,r18
8110bc3c:	980b883a 	mov	r5,r19
8110bc40:	11145100 	call	81114510 <__subdf3>
8110bc44:	d9c00717 	ldw	r7,28(sp)
8110bc48:	1009883a 	mov	r4,r2
8110bc4c:	a8800c04 	addi	r2,r21,48
8110bc50:	38800005 	stb	r2,0(r7)
8110bc54:	3dc00044 	addi	r23,r7,1
8110bc58:	d9c00617 	ldw	r7,24(sp)
8110bc5c:	01800044 	movi	r6,1
8110bc60:	180b883a 	mov	r5,r3
8110bc64:	2005883a 	mov	r2,r4
8110bc68:	39803826 	beq	r7,r6,8110bd4c <_dtoa_r+0x8f4>
8110bc6c:	000d883a 	mov	r6,zero
8110bc70:	01d00934 	movhi	r7,16420
8110bc74:	1107f400 	call	81107f40 <__muldf3>
8110bc78:	000d883a 	mov	r6,zero
8110bc7c:	000f883a 	mov	r7,zero
8110bc80:	1009883a 	mov	r4,r2
8110bc84:	180b883a 	mov	r5,r3
8110bc88:	1025883a 	mov	r18,r2
8110bc8c:	1827883a 	mov	r19,r3
8110bc90:	11142b80 	call	811142b8 <__eqdf2>
8110bc94:	103f9a26 	beq	r2,zero,8110bb00 <__reset+0xfb0ebb00>
8110bc98:	d9c00617 	ldw	r7,24(sp)
8110bc9c:	d8c00717 	ldw	r3,28(sp)
8110bca0:	b829883a 	mov	r20,r23
8110bca4:	38bfffc4 	addi	r2,r7,-1
8110bca8:	18ad883a 	add	r22,r3,r2
8110bcac:	00000a06 	br	8110bcd8 <_dtoa_r+0x880>
8110bcb0:	1107f400 	call	81107f40 <__muldf3>
8110bcb4:	000d883a 	mov	r6,zero
8110bcb8:	000f883a 	mov	r7,zero
8110bcbc:	1009883a 	mov	r4,r2
8110bcc0:	180b883a 	mov	r5,r3
8110bcc4:	1025883a 	mov	r18,r2
8110bcc8:	1827883a 	mov	r19,r3
8110bccc:	b829883a 	mov	r20,r23
8110bcd0:	11142b80 	call	811142b8 <__eqdf2>
8110bcd4:	103f8a26 	beq	r2,zero,8110bb00 <__reset+0xfb0ebb00>
8110bcd8:	800d883a 	mov	r6,r16
8110bcdc:	880f883a 	mov	r7,r17
8110bce0:	9009883a 	mov	r4,r18
8110bce4:	980b883a 	mov	r5,r19
8110bce8:	11139d00 	call	811139d0 <__divdf3>
8110bcec:	180b883a 	mov	r5,r3
8110bcf0:	1009883a 	mov	r4,r2
8110bcf4:	1114e0c0 	call	81114e0c <__fixdfsi>
8110bcf8:	1009883a 	mov	r4,r2
8110bcfc:	102b883a 	mov	r21,r2
8110bd00:	1114e8c0 	call	81114e8c <__floatsidf>
8110bd04:	800d883a 	mov	r6,r16
8110bd08:	880f883a 	mov	r7,r17
8110bd0c:	1009883a 	mov	r4,r2
8110bd10:	180b883a 	mov	r5,r3
8110bd14:	1107f400 	call	81107f40 <__muldf3>
8110bd18:	100d883a 	mov	r6,r2
8110bd1c:	180f883a 	mov	r7,r3
8110bd20:	9009883a 	mov	r4,r18
8110bd24:	980b883a 	mov	r5,r19
8110bd28:	11145100 	call	81114510 <__subdf3>
8110bd2c:	aa000c04 	addi	r8,r21,48
8110bd30:	a2000005 	stb	r8,0(r20)
8110bd34:	000d883a 	mov	r6,zero
8110bd38:	01d00934 	movhi	r7,16420
8110bd3c:	1009883a 	mov	r4,r2
8110bd40:	180b883a 	mov	r5,r3
8110bd44:	a5c00044 	addi	r23,r20,1
8110bd48:	b53fd91e 	bne	r22,r20,8110bcb0 <__reset+0xfb0ebcb0>
8110bd4c:	100d883a 	mov	r6,r2
8110bd50:	180f883a 	mov	r7,r3
8110bd54:	1009883a 	mov	r4,r2
8110bd58:	180b883a 	mov	r5,r3
8110bd5c:	11131240 	call	81113124 <__adddf3>
8110bd60:	100d883a 	mov	r6,r2
8110bd64:	180f883a 	mov	r7,r3
8110bd68:	8009883a 	mov	r4,r16
8110bd6c:	880b883a 	mov	r5,r17
8110bd70:	1027883a 	mov	r19,r2
8110bd74:	1825883a 	mov	r18,r3
8110bd78:	111441c0 	call	8111441c <__ledf2>
8110bd7c:	10000816 	blt	r2,zero,8110bda0 <_dtoa_r+0x948>
8110bd80:	980d883a 	mov	r6,r19
8110bd84:	900f883a 	mov	r7,r18
8110bd88:	8009883a 	mov	r4,r16
8110bd8c:	880b883a 	mov	r5,r17
8110bd90:	11142b80 	call	811142b8 <__eqdf2>
8110bd94:	103f5a1e 	bne	r2,zero,8110bb00 <__reset+0xfb0ebb00>
8110bd98:	ad40004c 	andi	r21,r21,1
8110bd9c:	a83f5826 	beq	r21,zero,8110bb00 <__reset+0xfb0ebb00>
8110bda0:	bd3fffc3 	ldbu	r20,-1(r23)
8110bda4:	b8bfffc4 	addi	r2,r23,-1
8110bda8:	1007883a 	mov	r3,r2
8110bdac:	01400e44 	movi	r5,57
8110bdb0:	d9800717 	ldw	r6,28(sp)
8110bdb4:	00000506 	br	8110bdcc <_dtoa_r+0x974>
8110bdb8:	18ffffc4 	addi	r3,r3,-1
8110bdbc:	11824726 	beq	r2,r6,8110c6dc <_dtoa_r+0x1284>
8110bdc0:	1d000003 	ldbu	r20,0(r3)
8110bdc4:	102f883a 	mov	r23,r2
8110bdc8:	10bfffc4 	addi	r2,r2,-1
8110bdcc:	a1003fcc 	andi	r4,r20,255
8110bdd0:	2100201c 	xori	r4,r4,128
8110bdd4:	213fe004 	addi	r4,r4,-128
8110bdd8:	217ff726 	beq	r4,r5,8110bdb8 <__reset+0xfb0ebdb8>
8110bddc:	a2000044 	addi	r8,r20,1
8110bde0:	12000005 	stb	r8,0(r2)
8110bde4:	003f4606 	br	8110bb00 <__reset+0xfb0ebb00>
8110bde8:	d9000b17 	ldw	r4,44(sp)
8110bdec:	2000c826 	beq	r4,zero,8110c110 <_dtoa_r+0xcb8>
8110bdf0:	d9800317 	ldw	r6,12(sp)
8110bdf4:	00c00044 	movi	r3,1
8110bdf8:	1980f90e 	bge	r3,r6,8110c1e0 <_dtoa_r+0xd88>
8110bdfc:	d8800617 	ldw	r2,24(sp)
8110be00:	d8c00a17 	ldw	r3,40(sp)
8110be04:	157fffc4 	addi	r21,r2,-1
8110be08:	1d41f316 	blt	r3,r21,8110c5d8 <_dtoa_r+0x1180>
8110be0c:	1d6bc83a 	sub	r21,r3,r21
8110be10:	d9c00617 	ldw	r7,24(sp)
8110be14:	3802aa16 	blt	r7,zero,8110c8c0 <_dtoa_r+0x1468>
8110be18:	dd000817 	ldw	r20,32(sp)
8110be1c:	d8800617 	ldw	r2,24(sp)
8110be20:	d8c00817 	ldw	r3,32(sp)
8110be24:	01400044 	movi	r5,1
8110be28:	e009883a 	mov	r4,fp
8110be2c:	1887883a 	add	r3,r3,r2
8110be30:	d8c00815 	stw	r3,32(sp)
8110be34:	b0ad883a 	add	r22,r22,r2
8110be38:	110edb80 	call	8110edb8 <__i2b>
8110be3c:	1023883a 	mov	r17,r2
8110be40:	a0000826 	beq	r20,zero,8110be64 <_dtoa_r+0xa0c>
8110be44:	0580070e 	bge	zero,r22,8110be64 <_dtoa_r+0xa0c>
8110be48:	a005883a 	mov	r2,r20
8110be4c:	b500b916 	blt	r22,r20,8110c134 <_dtoa_r+0xcdc>
8110be50:	d9000817 	ldw	r4,32(sp)
8110be54:	a0a9c83a 	sub	r20,r20,r2
8110be58:	b0adc83a 	sub	r22,r22,r2
8110be5c:	2089c83a 	sub	r4,r4,r2
8110be60:	d9000815 	stw	r4,32(sp)
8110be64:	d9800a17 	ldw	r6,40(sp)
8110be68:	0181810e 	bge	zero,r6,8110c470 <_dtoa_r+0x1018>
8110be6c:	d9c00b17 	ldw	r7,44(sp)
8110be70:	3800b326 	beq	r7,zero,8110c140 <_dtoa_r+0xce8>
8110be74:	a800b226 	beq	r21,zero,8110c140 <_dtoa_r+0xce8>
8110be78:	880b883a 	mov	r5,r17
8110be7c:	a80d883a 	mov	r6,r21
8110be80:	e009883a 	mov	r4,fp
8110be84:	110efec0 	call	8110efec <__pow5mult>
8110be88:	d9800917 	ldw	r6,36(sp)
8110be8c:	100b883a 	mov	r5,r2
8110be90:	e009883a 	mov	r4,fp
8110be94:	1023883a 	mov	r17,r2
8110be98:	110edf40 	call	8110edf4 <__multiply>
8110be9c:	1021883a 	mov	r16,r2
8110bea0:	d8800a17 	ldw	r2,40(sp)
8110bea4:	d9400917 	ldw	r5,36(sp)
8110bea8:	e009883a 	mov	r4,fp
8110beac:	1545c83a 	sub	r2,r2,r21
8110beb0:	d8800a15 	stw	r2,40(sp)
8110beb4:	110ea540 	call	8110ea54 <_Bfree>
8110beb8:	d8c00a17 	ldw	r3,40(sp)
8110bebc:	18009f1e 	bne	r3,zero,8110c13c <_dtoa_r+0xce4>
8110bec0:	05c00044 	movi	r23,1
8110bec4:	e009883a 	mov	r4,fp
8110bec8:	b80b883a 	mov	r5,r23
8110becc:	110edb80 	call	8110edb8 <__i2b>
8110bed0:	d9000d17 	ldw	r4,52(sp)
8110bed4:	102b883a 	mov	r21,r2
8110bed8:	2000ce26 	beq	r4,zero,8110c214 <_dtoa_r+0xdbc>
8110bedc:	200d883a 	mov	r6,r4
8110bee0:	100b883a 	mov	r5,r2
8110bee4:	e009883a 	mov	r4,fp
8110bee8:	110efec0 	call	8110efec <__pow5mult>
8110beec:	d9800317 	ldw	r6,12(sp)
8110bef0:	102b883a 	mov	r21,r2
8110bef4:	b981810e 	bge	r23,r6,8110c4fc <_dtoa_r+0x10a4>
8110bef8:	0027883a 	mov	r19,zero
8110befc:	a8800417 	ldw	r2,16(r21)
8110bf00:	05c00804 	movi	r23,32
8110bf04:	10800104 	addi	r2,r2,4
8110bf08:	1085883a 	add	r2,r2,r2
8110bf0c:	1085883a 	add	r2,r2,r2
8110bf10:	a885883a 	add	r2,r21,r2
8110bf14:	11000017 	ldw	r4,0(r2)
8110bf18:	110eca00 	call	8110eca0 <__hi0bits>
8110bf1c:	b885c83a 	sub	r2,r23,r2
8110bf20:	1585883a 	add	r2,r2,r22
8110bf24:	108007cc 	andi	r2,r2,31
8110bf28:	1000b326 	beq	r2,zero,8110c1f8 <_dtoa_r+0xda0>
8110bf2c:	00c00804 	movi	r3,32
8110bf30:	1887c83a 	sub	r3,r3,r2
8110bf34:	01000104 	movi	r4,4
8110bf38:	20c2cd0e 	bge	r4,r3,8110ca70 <_dtoa_r+0x1618>
8110bf3c:	00c00704 	movi	r3,28
8110bf40:	1885c83a 	sub	r2,r3,r2
8110bf44:	d8c00817 	ldw	r3,32(sp)
8110bf48:	a0a9883a 	add	r20,r20,r2
8110bf4c:	b0ad883a 	add	r22,r22,r2
8110bf50:	1887883a 	add	r3,r3,r2
8110bf54:	d8c00815 	stw	r3,32(sp)
8110bf58:	d9800817 	ldw	r6,32(sp)
8110bf5c:	0180040e 	bge	zero,r6,8110bf70 <_dtoa_r+0xb18>
8110bf60:	800b883a 	mov	r5,r16
8110bf64:	e009883a 	mov	r4,fp
8110bf68:	110f12c0 	call	8110f12c <__lshift>
8110bf6c:	1021883a 	mov	r16,r2
8110bf70:	0580050e 	bge	zero,r22,8110bf88 <_dtoa_r+0xb30>
8110bf74:	a80b883a 	mov	r5,r21
8110bf78:	b00d883a 	mov	r6,r22
8110bf7c:	e009883a 	mov	r4,fp
8110bf80:	110f12c0 	call	8110f12c <__lshift>
8110bf84:	102b883a 	mov	r21,r2
8110bf88:	d9c00e17 	ldw	r7,56(sp)
8110bf8c:	3801211e 	bne	r7,zero,8110c414 <_dtoa_r+0xfbc>
8110bf90:	d9800617 	ldw	r6,24(sp)
8110bf94:	0181380e 	bge	zero,r6,8110c478 <_dtoa_r+0x1020>
8110bf98:	d8c00b17 	ldw	r3,44(sp)
8110bf9c:	1800ab1e 	bne	r3,zero,8110c24c <_dtoa_r+0xdf4>
8110bfa0:	dc800717 	ldw	r18,28(sp)
8110bfa4:	dcc00617 	ldw	r19,24(sp)
8110bfa8:	9029883a 	mov	r20,r18
8110bfac:	00000206 	br	8110bfb8 <_dtoa_r+0xb60>
8110bfb0:	110ea7c0 	call	8110ea7c <__multadd>
8110bfb4:	1021883a 	mov	r16,r2
8110bfb8:	a80b883a 	mov	r5,r21
8110bfbc:	8009883a 	mov	r4,r16
8110bfc0:	110b2580 	call	8110b258 <quorem>
8110bfc4:	10800c04 	addi	r2,r2,48
8110bfc8:	90800005 	stb	r2,0(r18)
8110bfcc:	94800044 	addi	r18,r18,1
8110bfd0:	9507c83a 	sub	r3,r18,r20
8110bfd4:	000f883a 	mov	r7,zero
8110bfd8:	01800284 	movi	r6,10
8110bfdc:	800b883a 	mov	r5,r16
8110bfe0:	e009883a 	mov	r4,fp
8110bfe4:	1cfff216 	blt	r3,r19,8110bfb0 <__reset+0xfb0ebfb0>
8110bfe8:	1011883a 	mov	r8,r2
8110bfec:	d8800617 	ldw	r2,24(sp)
8110bff0:	0082370e 	bge	zero,r2,8110c8d0 <_dtoa_r+0x1478>
8110bff4:	d9000717 	ldw	r4,28(sp)
8110bff8:	0025883a 	mov	r18,zero
8110bffc:	20af883a 	add	r23,r4,r2
8110c000:	01800044 	movi	r6,1
8110c004:	800b883a 	mov	r5,r16
8110c008:	e009883a 	mov	r4,fp
8110c00c:	da001715 	stw	r8,92(sp)
8110c010:	110f12c0 	call	8110f12c <__lshift>
8110c014:	a80b883a 	mov	r5,r21
8110c018:	1009883a 	mov	r4,r2
8110c01c:	d8800915 	stw	r2,36(sp)
8110c020:	110f2740 	call	8110f274 <__mcmp>
8110c024:	da001717 	ldw	r8,92(sp)
8110c028:	0081800e 	bge	zero,r2,8110c62c <_dtoa_r+0x11d4>
8110c02c:	b93fffc3 	ldbu	r4,-1(r23)
8110c030:	b8bfffc4 	addi	r2,r23,-1
8110c034:	1007883a 	mov	r3,r2
8110c038:	01800e44 	movi	r6,57
8110c03c:	d9c00717 	ldw	r7,28(sp)
8110c040:	00000506 	br	8110c058 <_dtoa_r+0xc00>
8110c044:	18ffffc4 	addi	r3,r3,-1
8110c048:	11c12326 	beq	r2,r7,8110c4d8 <_dtoa_r+0x1080>
8110c04c:	19000003 	ldbu	r4,0(r3)
8110c050:	102f883a 	mov	r23,r2
8110c054:	10bfffc4 	addi	r2,r2,-1
8110c058:	21403fcc 	andi	r5,r4,255
8110c05c:	2940201c 	xori	r5,r5,128
8110c060:	297fe004 	addi	r5,r5,-128
8110c064:	29bff726 	beq	r5,r6,8110c044 <__reset+0xfb0ec044>
8110c068:	21000044 	addi	r4,r4,1
8110c06c:	11000005 	stb	r4,0(r2)
8110c070:	a80b883a 	mov	r5,r21
8110c074:	e009883a 	mov	r4,fp
8110c078:	110ea540 	call	8110ea54 <_Bfree>
8110c07c:	883ea026 	beq	r17,zero,8110bb00 <__reset+0xfb0ebb00>
8110c080:	90000426 	beq	r18,zero,8110c094 <_dtoa_r+0xc3c>
8110c084:	94400326 	beq	r18,r17,8110c094 <_dtoa_r+0xc3c>
8110c088:	900b883a 	mov	r5,r18
8110c08c:	e009883a 	mov	r4,fp
8110c090:	110ea540 	call	8110ea54 <_Bfree>
8110c094:	880b883a 	mov	r5,r17
8110c098:	e009883a 	mov	r4,fp
8110c09c:	110ea540 	call	8110ea54 <_Bfree>
8110c0a0:	003e9706 	br	8110bb00 <__reset+0xfb0ebb00>
8110c0a4:	01800044 	movi	r6,1
8110c0a8:	d9800e15 	stw	r6,56(sp)
8110c0ac:	003d9606 	br	8110b708 <__reset+0xfb0eb708>
8110c0b0:	d8800817 	ldw	r2,32(sp)
8110c0b4:	d8c00517 	ldw	r3,20(sp)
8110c0b8:	d8000d15 	stw	zero,52(sp)
8110c0bc:	10c5c83a 	sub	r2,r2,r3
8110c0c0:	00c9c83a 	sub	r4,zero,r3
8110c0c4:	d8800815 	stw	r2,32(sp)
8110c0c8:	d9000a15 	stw	r4,40(sp)
8110c0cc:	003d9706 	br	8110b72c <__reset+0xfb0eb72c>
8110c0d0:	05adc83a 	sub	r22,zero,r22
8110c0d4:	dd800815 	stw	r22,32(sp)
8110c0d8:	002d883a 	mov	r22,zero
8110c0dc:	003d8e06 	br	8110b718 <__reset+0xfb0eb718>
8110c0e0:	d9000517 	ldw	r4,20(sp)
8110c0e4:	1114e8c0 	call	81114e8c <__floatsidf>
8110c0e8:	100d883a 	mov	r6,r2
8110c0ec:	180f883a 	mov	r7,r3
8110c0f0:	a009883a 	mov	r4,r20
8110c0f4:	880b883a 	mov	r5,r17
8110c0f8:	11142b80 	call	811142b8 <__eqdf2>
8110c0fc:	103d7126 	beq	r2,zero,8110b6c4 <__reset+0xfb0eb6c4>
8110c100:	d9c00517 	ldw	r7,20(sp)
8110c104:	39ffffc4 	addi	r7,r7,-1
8110c108:	d9c00515 	stw	r7,20(sp)
8110c10c:	003d6d06 	br	8110b6c4 <__reset+0xfb0eb6c4>
8110c110:	dd400a17 	ldw	r21,40(sp)
8110c114:	dd000817 	ldw	r20,32(sp)
8110c118:	0023883a 	mov	r17,zero
8110c11c:	003f4806 	br	8110be40 <__reset+0xfb0ebe40>
8110c120:	10e3c83a 	sub	r17,r2,r3
8110c124:	9448983a 	sll	r4,r18,r17
8110c128:	003d3206 	br	8110b5f4 <__reset+0xfb0eb5f4>
8110c12c:	d8000e15 	stw	zero,56(sp)
8110c130:	003d7506 	br	8110b708 <__reset+0xfb0eb708>
8110c134:	b005883a 	mov	r2,r22
8110c138:	003f4506 	br	8110be50 <__reset+0xfb0ebe50>
8110c13c:	dc000915 	stw	r16,36(sp)
8110c140:	d9800a17 	ldw	r6,40(sp)
8110c144:	d9400917 	ldw	r5,36(sp)
8110c148:	e009883a 	mov	r4,fp
8110c14c:	110efec0 	call	8110efec <__pow5mult>
8110c150:	1021883a 	mov	r16,r2
8110c154:	003f5a06 	br	8110bec0 <__reset+0xfb0ebec0>
8110c158:	01c00044 	movi	r7,1
8110c15c:	d9c00b15 	stw	r7,44(sp)
8110c160:	d8802217 	ldw	r2,136(sp)
8110c164:	0081280e 	bge	zero,r2,8110c608 <_dtoa_r+0x11b0>
8110c168:	100d883a 	mov	r6,r2
8110c16c:	1021883a 	mov	r16,r2
8110c170:	d8800c15 	stw	r2,48(sp)
8110c174:	d8800615 	stw	r2,24(sp)
8110c178:	003d8806 	br	8110b79c <__reset+0xfb0eb79c>
8110c17c:	d8800617 	ldw	r2,24(sp)
8110c180:	00be9b16 	blt	zero,r2,8110bbf0 <__reset+0xfb0ebbf0>
8110c184:	10010f1e 	bne	r2,zero,8110c5c4 <_dtoa_r+0x116c>
8110c188:	880b883a 	mov	r5,r17
8110c18c:	000d883a 	mov	r6,zero
8110c190:	01d00534 	movhi	r7,16404
8110c194:	8009883a 	mov	r4,r16
8110c198:	1107f400 	call	81107f40 <__muldf3>
8110c19c:	900d883a 	mov	r6,r18
8110c1a0:	980f883a 	mov	r7,r19
8110c1a4:	1009883a 	mov	r4,r2
8110c1a8:	180b883a 	mov	r5,r3
8110c1ac:	11143400 	call	81114340 <__gedf2>
8110c1b0:	002b883a 	mov	r21,zero
8110c1b4:	0023883a 	mov	r17,zero
8110c1b8:	1000bf16 	blt	r2,zero,8110c4b8 <_dtoa_r+0x1060>
8110c1bc:	d9802217 	ldw	r6,136(sp)
8110c1c0:	ddc00717 	ldw	r23,28(sp)
8110c1c4:	018c303a 	nor	r6,zero,r6
8110c1c8:	d9800515 	stw	r6,20(sp)
8110c1cc:	a80b883a 	mov	r5,r21
8110c1d0:	e009883a 	mov	r4,fp
8110c1d4:	110ea540 	call	8110ea54 <_Bfree>
8110c1d8:	883e4926 	beq	r17,zero,8110bb00 <__reset+0xfb0ebb00>
8110c1dc:	003fad06 	br	8110c094 <__reset+0xfb0ec094>
8110c1e0:	d9c01117 	ldw	r7,68(sp)
8110c1e4:	3801bc26 	beq	r7,zero,8110c8d8 <_dtoa_r+0x1480>
8110c1e8:	10810cc4 	addi	r2,r2,1075
8110c1ec:	dd400a17 	ldw	r21,40(sp)
8110c1f0:	dd000817 	ldw	r20,32(sp)
8110c1f4:	003f0a06 	br	8110be20 <__reset+0xfb0ebe20>
8110c1f8:	00800704 	movi	r2,28
8110c1fc:	d9000817 	ldw	r4,32(sp)
8110c200:	a0a9883a 	add	r20,r20,r2
8110c204:	b0ad883a 	add	r22,r22,r2
8110c208:	2089883a 	add	r4,r4,r2
8110c20c:	d9000815 	stw	r4,32(sp)
8110c210:	003f5106 	br	8110bf58 <__reset+0xfb0ebf58>
8110c214:	d8c00317 	ldw	r3,12(sp)
8110c218:	b8c1fc0e 	bge	r23,r3,8110ca0c <_dtoa_r+0x15b4>
8110c21c:	0027883a 	mov	r19,zero
8110c220:	b805883a 	mov	r2,r23
8110c224:	003f3e06 	br	8110bf20 <__reset+0xfb0ebf20>
8110c228:	880b883a 	mov	r5,r17
8110c22c:	e009883a 	mov	r4,fp
8110c230:	000f883a 	mov	r7,zero
8110c234:	01800284 	movi	r6,10
8110c238:	110ea7c0 	call	8110ea7c <__multadd>
8110c23c:	d9000c17 	ldw	r4,48(sp)
8110c240:	1023883a 	mov	r17,r2
8110c244:	0102040e 	bge	zero,r4,8110ca58 <_dtoa_r+0x1600>
8110c248:	d9000615 	stw	r4,24(sp)
8110c24c:	0500050e 	bge	zero,r20,8110c264 <_dtoa_r+0xe0c>
8110c250:	880b883a 	mov	r5,r17
8110c254:	a00d883a 	mov	r6,r20
8110c258:	e009883a 	mov	r4,fp
8110c25c:	110f12c0 	call	8110f12c <__lshift>
8110c260:	1023883a 	mov	r17,r2
8110c264:	9801241e 	bne	r19,zero,8110c6f8 <_dtoa_r+0x12a0>
8110c268:	8829883a 	mov	r20,r17
8110c26c:	d9000617 	ldw	r4,24(sp)
8110c270:	dcc00717 	ldw	r19,28(sp)
8110c274:	9480004c 	andi	r18,r18,1
8110c278:	20bfffc4 	addi	r2,r4,-1
8110c27c:	9885883a 	add	r2,r19,r2
8110c280:	d8800415 	stw	r2,16(sp)
8110c284:	dc800615 	stw	r18,24(sp)
8110c288:	a80b883a 	mov	r5,r21
8110c28c:	8009883a 	mov	r4,r16
8110c290:	110b2580 	call	8110b258 <quorem>
8110c294:	880b883a 	mov	r5,r17
8110c298:	8009883a 	mov	r4,r16
8110c29c:	102f883a 	mov	r23,r2
8110c2a0:	110f2740 	call	8110f274 <__mcmp>
8110c2a4:	a80b883a 	mov	r5,r21
8110c2a8:	a00d883a 	mov	r6,r20
8110c2ac:	e009883a 	mov	r4,fp
8110c2b0:	102d883a 	mov	r22,r2
8110c2b4:	110f2d40 	call	8110f2d4 <__mdiff>
8110c2b8:	1007883a 	mov	r3,r2
8110c2bc:	10800317 	ldw	r2,12(r2)
8110c2c0:	bc800c04 	addi	r18,r23,48
8110c2c4:	180b883a 	mov	r5,r3
8110c2c8:	10004e1e 	bne	r2,zero,8110c404 <_dtoa_r+0xfac>
8110c2cc:	8009883a 	mov	r4,r16
8110c2d0:	d8c01615 	stw	r3,88(sp)
8110c2d4:	110f2740 	call	8110f274 <__mcmp>
8110c2d8:	d8c01617 	ldw	r3,88(sp)
8110c2dc:	e009883a 	mov	r4,fp
8110c2e0:	d8801615 	stw	r2,88(sp)
8110c2e4:	180b883a 	mov	r5,r3
8110c2e8:	110ea540 	call	8110ea54 <_Bfree>
8110c2ec:	d8801617 	ldw	r2,88(sp)
8110c2f0:	1000041e 	bne	r2,zero,8110c304 <_dtoa_r+0xeac>
8110c2f4:	d9800317 	ldw	r6,12(sp)
8110c2f8:	3000021e 	bne	r6,zero,8110c304 <_dtoa_r+0xeac>
8110c2fc:	d8c00617 	ldw	r3,24(sp)
8110c300:	18003726 	beq	r3,zero,8110c3e0 <_dtoa_r+0xf88>
8110c304:	b0002016 	blt	r22,zero,8110c388 <_dtoa_r+0xf30>
8110c308:	b000041e 	bne	r22,zero,8110c31c <_dtoa_r+0xec4>
8110c30c:	d9000317 	ldw	r4,12(sp)
8110c310:	2000021e 	bne	r4,zero,8110c31c <_dtoa_r+0xec4>
8110c314:	d8c00617 	ldw	r3,24(sp)
8110c318:	18001b26 	beq	r3,zero,8110c388 <_dtoa_r+0xf30>
8110c31c:	00810716 	blt	zero,r2,8110c73c <_dtoa_r+0x12e4>
8110c320:	d8c00417 	ldw	r3,16(sp)
8110c324:	9d800044 	addi	r22,r19,1
8110c328:	9c800005 	stb	r18,0(r19)
8110c32c:	b02f883a 	mov	r23,r22
8110c330:	98c10626 	beq	r19,r3,8110c74c <_dtoa_r+0x12f4>
8110c334:	800b883a 	mov	r5,r16
8110c338:	000f883a 	mov	r7,zero
8110c33c:	01800284 	movi	r6,10
8110c340:	e009883a 	mov	r4,fp
8110c344:	110ea7c0 	call	8110ea7c <__multadd>
8110c348:	1021883a 	mov	r16,r2
8110c34c:	000f883a 	mov	r7,zero
8110c350:	01800284 	movi	r6,10
8110c354:	880b883a 	mov	r5,r17
8110c358:	e009883a 	mov	r4,fp
8110c35c:	8d002526 	beq	r17,r20,8110c3f4 <_dtoa_r+0xf9c>
8110c360:	110ea7c0 	call	8110ea7c <__multadd>
8110c364:	a00b883a 	mov	r5,r20
8110c368:	000f883a 	mov	r7,zero
8110c36c:	01800284 	movi	r6,10
8110c370:	e009883a 	mov	r4,fp
8110c374:	1023883a 	mov	r17,r2
8110c378:	110ea7c0 	call	8110ea7c <__multadd>
8110c37c:	1029883a 	mov	r20,r2
8110c380:	b027883a 	mov	r19,r22
8110c384:	003fc006 	br	8110c288 <__reset+0xfb0ec288>
8110c388:	9011883a 	mov	r8,r18
8110c38c:	00800e0e 	bge	zero,r2,8110c3c8 <_dtoa_r+0xf70>
8110c390:	800b883a 	mov	r5,r16
8110c394:	01800044 	movi	r6,1
8110c398:	e009883a 	mov	r4,fp
8110c39c:	da001715 	stw	r8,92(sp)
8110c3a0:	110f12c0 	call	8110f12c <__lshift>
8110c3a4:	a80b883a 	mov	r5,r21
8110c3a8:	1009883a 	mov	r4,r2
8110c3ac:	1021883a 	mov	r16,r2
8110c3b0:	110f2740 	call	8110f274 <__mcmp>
8110c3b4:	da001717 	ldw	r8,92(sp)
8110c3b8:	0081960e 	bge	zero,r2,8110ca14 <_dtoa_r+0x15bc>
8110c3bc:	00800e44 	movi	r2,57
8110c3c0:	40817026 	beq	r8,r2,8110c984 <_dtoa_r+0x152c>
8110c3c4:	ba000c44 	addi	r8,r23,49
8110c3c8:	8825883a 	mov	r18,r17
8110c3cc:	9dc00044 	addi	r23,r19,1
8110c3d0:	9a000005 	stb	r8,0(r19)
8110c3d4:	a023883a 	mov	r17,r20
8110c3d8:	dc000915 	stw	r16,36(sp)
8110c3dc:	003f2406 	br	8110c070 <__reset+0xfb0ec070>
8110c3e0:	00800e44 	movi	r2,57
8110c3e4:	9011883a 	mov	r8,r18
8110c3e8:	90816626 	beq	r18,r2,8110c984 <_dtoa_r+0x152c>
8110c3ec:	05bff516 	blt	zero,r22,8110c3c4 <__reset+0xfb0ec3c4>
8110c3f0:	003ff506 	br	8110c3c8 <__reset+0xfb0ec3c8>
8110c3f4:	110ea7c0 	call	8110ea7c <__multadd>
8110c3f8:	1023883a 	mov	r17,r2
8110c3fc:	1029883a 	mov	r20,r2
8110c400:	003fdf06 	br	8110c380 <__reset+0xfb0ec380>
8110c404:	e009883a 	mov	r4,fp
8110c408:	110ea540 	call	8110ea54 <_Bfree>
8110c40c:	00800044 	movi	r2,1
8110c410:	003fbc06 	br	8110c304 <__reset+0xfb0ec304>
8110c414:	a80b883a 	mov	r5,r21
8110c418:	8009883a 	mov	r4,r16
8110c41c:	110f2740 	call	8110f274 <__mcmp>
8110c420:	103edb0e 	bge	r2,zero,8110bf90 <__reset+0xfb0ebf90>
8110c424:	800b883a 	mov	r5,r16
8110c428:	000f883a 	mov	r7,zero
8110c42c:	01800284 	movi	r6,10
8110c430:	e009883a 	mov	r4,fp
8110c434:	110ea7c0 	call	8110ea7c <__multadd>
8110c438:	1021883a 	mov	r16,r2
8110c43c:	d8800517 	ldw	r2,20(sp)
8110c440:	d8c00b17 	ldw	r3,44(sp)
8110c444:	10bfffc4 	addi	r2,r2,-1
8110c448:	d8800515 	stw	r2,20(sp)
8110c44c:	183f761e 	bne	r3,zero,8110c228 <__reset+0xfb0ec228>
8110c450:	d9000c17 	ldw	r4,48(sp)
8110c454:	0101730e 	bge	zero,r4,8110ca24 <_dtoa_r+0x15cc>
8110c458:	d9000615 	stw	r4,24(sp)
8110c45c:	003ed006 	br	8110bfa0 <__reset+0xfb0ebfa0>
8110c460:	00800084 	movi	r2,2
8110c464:	3081861e 	bne	r6,r2,8110ca80 <_dtoa_r+0x1628>
8110c468:	d8000b15 	stw	zero,44(sp)
8110c46c:	003f3c06 	br	8110c160 <__reset+0xfb0ec160>
8110c470:	dc000917 	ldw	r16,36(sp)
8110c474:	003e9206 	br	8110bec0 <__reset+0xfb0ebec0>
8110c478:	d9c00317 	ldw	r7,12(sp)
8110c47c:	00800084 	movi	r2,2
8110c480:	11fec50e 	bge	r2,r7,8110bf98 <__reset+0xfb0ebf98>
8110c484:	d9000617 	ldw	r4,24(sp)
8110c488:	20013c1e 	bne	r4,zero,8110c97c <_dtoa_r+0x1524>
8110c48c:	a80b883a 	mov	r5,r21
8110c490:	000f883a 	mov	r7,zero
8110c494:	01800144 	movi	r6,5
8110c498:	e009883a 	mov	r4,fp
8110c49c:	110ea7c0 	call	8110ea7c <__multadd>
8110c4a0:	100b883a 	mov	r5,r2
8110c4a4:	8009883a 	mov	r4,r16
8110c4a8:	102b883a 	mov	r21,r2
8110c4ac:	110f2740 	call	8110f274 <__mcmp>
8110c4b0:	dc000915 	stw	r16,36(sp)
8110c4b4:	00bf410e 	bge	zero,r2,8110c1bc <__reset+0xfb0ec1bc>
8110c4b8:	d9c00717 	ldw	r7,28(sp)
8110c4bc:	00800c44 	movi	r2,49
8110c4c0:	38800005 	stb	r2,0(r7)
8110c4c4:	d8800517 	ldw	r2,20(sp)
8110c4c8:	3dc00044 	addi	r23,r7,1
8110c4cc:	10800044 	addi	r2,r2,1
8110c4d0:	d8800515 	stw	r2,20(sp)
8110c4d4:	003f3d06 	br	8110c1cc <__reset+0xfb0ec1cc>
8110c4d8:	d9800517 	ldw	r6,20(sp)
8110c4dc:	d9c00717 	ldw	r7,28(sp)
8110c4e0:	00800c44 	movi	r2,49
8110c4e4:	31800044 	addi	r6,r6,1
8110c4e8:	d9800515 	stw	r6,20(sp)
8110c4ec:	38800005 	stb	r2,0(r7)
8110c4f0:	003edf06 	br	8110c070 <__reset+0xfb0ec070>
8110c4f4:	d8000b15 	stw	zero,44(sp)
8110c4f8:	003c9f06 	br	8110b778 <__reset+0xfb0eb778>
8110c4fc:	903e7e1e 	bne	r18,zero,8110bef8 <__reset+0xfb0ebef8>
8110c500:	00800434 	movhi	r2,16
8110c504:	10bfffc4 	addi	r2,r2,-1
8110c508:	9884703a 	and	r2,r19,r2
8110c50c:	1000ea1e 	bne	r2,zero,8110c8b8 <_dtoa_r+0x1460>
8110c510:	9cdffc2c 	andhi	r19,r19,32752
8110c514:	9800e826 	beq	r19,zero,8110c8b8 <_dtoa_r+0x1460>
8110c518:	d9c00817 	ldw	r7,32(sp)
8110c51c:	b5800044 	addi	r22,r22,1
8110c520:	04c00044 	movi	r19,1
8110c524:	39c00044 	addi	r7,r7,1
8110c528:	d9c00815 	stw	r7,32(sp)
8110c52c:	d8800d17 	ldw	r2,52(sp)
8110c530:	103e721e 	bne	r2,zero,8110befc <__reset+0xfb0ebefc>
8110c534:	00800044 	movi	r2,1
8110c538:	003e7906 	br	8110bf20 <__reset+0xfb0ebf20>
8110c53c:	8009883a 	mov	r4,r16
8110c540:	1114e8c0 	call	81114e8c <__floatsidf>
8110c544:	d9800f17 	ldw	r6,60(sp)
8110c548:	d9c01017 	ldw	r7,64(sp)
8110c54c:	1009883a 	mov	r4,r2
8110c550:	180b883a 	mov	r5,r3
8110c554:	1107f400 	call	81107f40 <__muldf3>
8110c558:	000d883a 	mov	r6,zero
8110c55c:	01d00734 	movhi	r7,16412
8110c560:	1009883a 	mov	r4,r2
8110c564:	180b883a 	mov	r5,r3
8110c568:	11131240 	call	81113124 <__adddf3>
8110c56c:	047f3034 	movhi	r17,64704
8110c570:	1021883a 	mov	r16,r2
8110c574:	1c63883a 	add	r17,r3,r17
8110c578:	d9000f17 	ldw	r4,60(sp)
8110c57c:	d9401017 	ldw	r5,64(sp)
8110c580:	000d883a 	mov	r6,zero
8110c584:	01d00534 	movhi	r7,16404
8110c588:	11145100 	call	81114510 <__subdf3>
8110c58c:	800d883a 	mov	r6,r16
8110c590:	880f883a 	mov	r7,r17
8110c594:	1009883a 	mov	r4,r2
8110c598:	180b883a 	mov	r5,r3
8110c59c:	102b883a 	mov	r21,r2
8110c5a0:	1829883a 	mov	r20,r3
8110c5a4:	11143400 	call	81114340 <__gedf2>
8110c5a8:	00806c16 	blt	zero,r2,8110c75c <_dtoa_r+0x1304>
8110c5ac:	89e0003c 	xorhi	r7,r17,32768
8110c5b0:	800d883a 	mov	r6,r16
8110c5b4:	a809883a 	mov	r4,r21
8110c5b8:	a00b883a 	mov	r5,r20
8110c5bc:	111441c0 	call	8111441c <__ledf2>
8110c5c0:	103d7e0e 	bge	r2,zero,8110bbbc <__reset+0xfb0ebbbc>
8110c5c4:	002b883a 	mov	r21,zero
8110c5c8:	0023883a 	mov	r17,zero
8110c5cc:	003efb06 	br	8110c1bc <__reset+0xfb0ec1bc>
8110c5d0:	d8800717 	ldw	r2,28(sp)
8110c5d4:	003bd006 	br	8110b518 <__reset+0xfb0eb518>
8110c5d8:	d9000a17 	ldw	r4,40(sp)
8110c5dc:	d9800d17 	ldw	r6,52(sp)
8110c5e0:	dd400a15 	stw	r21,40(sp)
8110c5e4:	a905c83a 	sub	r2,r21,r4
8110c5e8:	308d883a 	add	r6,r6,r2
8110c5ec:	d9800d15 	stw	r6,52(sp)
8110c5f0:	002b883a 	mov	r21,zero
8110c5f4:	003e0606 	br	8110be10 <__reset+0xfb0ebe10>
8110c5f8:	9023883a 	mov	r17,r18
8110c5fc:	9829883a 	mov	r20,r19
8110c600:	04000084 	movi	r16,2
8110c604:	003c9206 	br	8110b850 <__reset+0xfb0eb850>
8110c608:	04000044 	movi	r16,1
8110c60c:	dc000c15 	stw	r16,48(sp)
8110c610:	dc000615 	stw	r16,24(sp)
8110c614:	dc002215 	stw	r16,136(sp)
8110c618:	e0001115 	stw	zero,68(fp)
8110c61c:	000b883a 	mov	r5,zero
8110c620:	003c6906 	br	8110b7c8 <__reset+0xfb0eb7c8>
8110c624:	3021883a 	mov	r16,r6
8110c628:	003ffb06 	br	8110c618 <__reset+0xfb0ec618>
8110c62c:	1000021e 	bne	r2,zero,8110c638 <_dtoa_r+0x11e0>
8110c630:	4200004c 	andi	r8,r8,1
8110c634:	403e7d1e 	bne	r8,zero,8110c02c <__reset+0xfb0ec02c>
8110c638:	01000c04 	movi	r4,48
8110c63c:	00000106 	br	8110c644 <_dtoa_r+0x11ec>
8110c640:	102f883a 	mov	r23,r2
8110c644:	b8bfffc4 	addi	r2,r23,-1
8110c648:	10c00007 	ldb	r3,0(r2)
8110c64c:	193ffc26 	beq	r3,r4,8110c640 <__reset+0xfb0ec640>
8110c650:	003e8706 	br	8110c070 <__reset+0xfb0ec070>
8110c654:	d8800517 	ldw	r2,20(sp)
8110c658:	00a3c83a 	sub	r17,zero,r2
8110c65c:	8800a426 	beq	r17,zero,8110c8f0 <_dtoa_r+0x1498>
8110c660:	888003cc 	andi	r2,r17,15
8110c664:	100490fa 	slli	r2,r2,3
8110c668:	00e044b4 	movhi	r3,33042
8110c66c:	18f09d04 	addi	r3,r3,-15756
8110c670:	1885883a 	add	r2,r3,r2
8110c674:	11800017 	ldw	r6,0(r2)
8110c678:	11c00117 	ldw	r7,4(r2)
8110c67c:	9009883a 	mov	r4,r18
8110c680:	980b883a 	mov	r5,r19
8110c684:	8823d13a 	srai	r17,r17,4
8110c688:	1107f400 	call	81107f40 <__muldf3>
8110c68c:	d8800f15 	stw	r2,60(sp)
8110c690:	d8c01015 	stw	r3,64(sp)
8110c694:	8800e826 	beq	r17,zero,8110ca38 <_dtoa_r+0x15e0>
8110c698:	052044b4 	movhi	r20,33042
8110c69c:	a5309304 	addi	r20,r20,-15796
8110c6a0:	04000084 	movi	r16,2
8110c6a4:	8980004c 	andi	r6,r17,1
8110c6a8:	1009883a 	mov	r4,r2
8110c6ac:	8823d07a 	srai	r17,r17,1
8110c6b0:	180b883a 	mov	r5,r3
8110c6b4:	30000426 	beq	r6,zero,8110c6c8 <_dtoa_r+0x1270>
8110c6b8:	a1800017 	ldw	r6,0(r20)
8110c6bc:	a1c00117 	ldw	r7,4(r20)
8110c6c0:	84000044 	addi	r16,r16,1
8110c6c4:	1107f400 	call	81107f40 <__muldf3>
8110c6c8:	a5000204 	addi	r20,r20,8
8110c6cc:	883ff51e 	bne	r17,zero,8110c6a4 <__reset+0xfb0ec6a4>
8110c6d0:	d8800f15 	stw	r2,60(sp)
8110c6d4:	d8c01015 	stw	r3,64(sp)
8110c6d8:	003c7606 	br	8110b8b4 <__reset+0xfb0eb8b4>
8110c6dc:	00c00c04 	movi	r3,48
8110c6e0:	10c00005 	stb	r3,0(r2)
8110c6e4:	d8c00517 	ldw	r3,20(sp)
8110c6e8:	bd3fffc3 	ldbu	r20,-1(r23)
8110c6ec:	18c00044 	addi	r3,r3,1
8110c6f0:	d8c00515 	stw	r3,20(sp)
8110c6f4:	003db906 	br	8110bddc <__reset+0xfb0ebddc>
8110c6f8:	89400117 	ldw	r5,4(r17)
8110c6fc:	e009883a 	mov	r4,fp
8110c700:	110e9ac0 	call	8110e9ac <_Balloc>
8110c704:	89800417 	ldw	r6,16(r17)
8110c708:	89400304 	addi	r5,r17,12
8110c70c:	11000304 	addi	r4,r2,12
8110c710:	31800084 	addi	r6,r6,2
8110c714:	318d883a 	add	r6,r6,r6
8110c718:	318d883a 	add	r6,r6,r6
8110c71c:	1027883a 	mov	r19,r2
8110c720:	1108a6c0 	call	81108a6c <memcpy>
8110c724:	01800044 	movi	r6,1
8110c728:	980b883a 	mov	r5,r19
8110c72c:	e009883a 	mov	r4,fp
8110c730:	110f12c0 	call	8110f12c <__lshift>
8110c734:	1029883a 	mov	r20,r2
8110c738:	003ecc06 	br	8110c26c <__reset+0xfb0ec26c>
8110c73c:	00800e44 	movi	r2,57
8110c740:	90809026 	beq	r18,r2,8110c984 <_dtoa_r+0x152c>
8110c744:	92000044 	addi	r8,r18,1
8110c748:	003f1f06 	br	8110c3c8 <__reset+0xfb0ec3c8>
8110c74c:	9011883a 	mov	r8,r18
8110c750:	8825883a 	mov	r18,r17
8110c754:	a023883a 	mov	r17,r20
8110c758:	003e2906 	br	8110c000 <__reset+0xfb0ec000>
8110c75c:	002b883a 	mov	r21,zero
8110c760:	0023883a 	mov	r17,zero
8110c764:	003f5406 	br	8110c4b8 <__reset+0xfb0ec4b8>
8110c768:	61bfffc4 	addi	r6,r12,-1
8110c76c:	300490fa 	slli	r2,r6,3
8110c770:	00e044b4 	movhi	r3,33042
8110c774:	18f09d04 	addi	r3,r3,-15756
8110c778:	1885883a 	add	r2,r3,r2
8110c77c:	11000017 	ldw	r4,0(r2)
8110c780:	11400117 	ldw	r5,4(r2)
8110c784:	d8800717 	ldw	r2,28(sp)
8110c788:	880f883a 	mov	r7,r17
8110c78c:	d9801215 	stw	r6,72(sp)
8110c790:	800d883a 	mov	r6,r16
8110c794:	db001615 	stw	r12,88(sp)
8110c798:	15c00044 	addi	r23,r2,1
8110c79c:	1107f400 	call	81107f40 <__muldf3>
8110c7a0:	d9401017 	ldw	r5,64(sp)
8110c7a4:	d9000f17 	ldw	r4,60(sp)
8110c7a8:	d8c01515 	stw	r3,84(sp)
8110c7ac:	d8801415 	stw	r2,80(sp)
8110c7b0:	1114e0c0 	call	81114e0c <__fixdfsi>
8110c7b4:	1009883a 	mov	r4,r2
8110c7b8:	1021883a 	mov	r16,r2
8110c7bc:	1114e8c0 	call	81114e8c <__floatsidf>
8110c7c0:	d9000f17 	ldw	r4,60(sp)
8110c7c4:	d9401017 	ldw	r5,64(sp)
8110c7c8:	100d883a 	mov	r6,r2
8110c7cc:	180f883a 	mov	r7,r3
8110c7d0:	11145100 	call	81114510 <__subdf3>
8110c7d4:	1829883a 	mov	r20,r3
8110c7d8:	d8c00717 	ldw	r3,28(sp)
8110c7dc:	84000c04 	addi	r16,r16,48
8110c7e0:	1023883a 	mov	r17,r2
8110c7e4:	1c000005 	stb	r16,0(r3)
8110c7e8:	db001617 	ldw	r12,88(sp)
8110c7ec:	00800044 	movi	r2,1
8110c7f0:	60802226 	beq	r12,r2,8110c87c <_dtoa_r+0x1424>
8110c7f4:	d9c00717 	ldw	r7,28(sp)
8110c7f8:	8805883a 	mov	r2,r17
8110c7fc:	b82b883a 	mov	r21,r23
8110c800:	3b19883a 	add	r12,r7,r12
8110c804:	6023883a 	mov	r17,r12
8110c808:	a007883a 	mov	r3,r20
8110c80c:	dc800f15 	stw	r18,60(sp)
8110c810:	000d883a 	mov	r6,zero
8110c814:	01d00934 	movhi	r7,16420
8110c818:	1009883a 	mov	r4,r2
8110c81c:	180b883a 	mov	r5,r3
8110c820:	1107f400 	call	81107f40 <__muldf3>
8110c824:	180b883a 	mov	r5,r3
8110c828:	1009883a 	mov	r4,r2
8110c82c:	1829883a 	mov	r20,r3
8110c830:	1025883a 	mov	r18,r2
8110c834:	1114e0c0 	call	81114e0c <__fixdfsi>
8110c838:	1009883a 	mov	r4,r2
8110c83c:	1021883a 	mov	r16,r2
8110c840:	1114e8c0 	call	81114e8c <__floatsidf>
8110c844:	100d883a 	mov	r6,r2
8110c848:	180f883a 	mov	r7,r3
8110c84c:	9009883a 	mov	r4,r18
8110c850:	a00b883a 	mov	r5,r20
8110c854:	84000c04 	addi	r16,r16,48
8110c858:	11145100 	call	81114510 <__subdf3>
8110c85c:	ad400044 	addi	r21,r21,1
8110c860:	ac3fffc5 	stb	r16,-1(r21)
8110c864:	ac7fea1e 	bne	r21,r17,8110c810 <__reset+0xfb0ec810>
8110c868:	1023883a 	mov	r17,r2
8110c86c:	d8801217 	ldw	r2,72(sp)
8110c870:	dc800f17 	ldw	r18,60(sp)
8110c874:	1829883a 	mov	r20,r3
8110c878:	b8af883a 	add	r23,r23,r2
8110c87c:	d9001417 	ldw	r4,80(sp)
8110c880:	d9401517 	ldw	r5,84(sp)
8110c884:	000d883a 	mov	r6,zero
8110c888:	01cff834 	movhi	r7,16352
8110c88c:	11131240 	call	81113124 <__adddf3>
8110c890:	880d883a 	mov	r6,r17
8110c894:	a00f883a 	mov	r7,r20
8110c898:	1009883a 	mov	r4,r2
8110c89c:	180b883a 	mov	r5,r3
8110c8a0:	111441c0 	call	8111441c <__ledf2>
8110c8a4:	10003e0e 	bge	r2,zero,8110c9a0 <_dtoa_r+0x1548>
8110c8a8:	d9001317 	ldw	r4,76(sp)
8110c8ac:	bd3fffc3 	ldbu	r20,-1(r23)
8110c8b0:	d9000515 	stw	r4,20(sp)
8110c8b4:	003d3b06 	br	8110bda4 <__reset+0xfb0ebda4>
8110c8b8:	0027883a 	mov	r19,zero
8110c8bc:	003f1b06 	br	8110c52c <__reset+0xfb0ec52c>
8110c8c0:	d8800817 	ldw	r2,32(sp)
8110c8c4:	11e9c83a 	sub	r20,r2,r7
8110c8c8:	0005883a 	mov	r2,zero
8110c8cc:	003d5406 	br	8110be20 <__reset+0xfb0ebe20>
8110c8d0:	00800044 	movi	r2,1
8110c8d4:	003dc706 	br	8110bff4 <__reset+0xfb0ebff4>
8110c8d8:	d8c00217 	ldw	r3,8(sp)
8110c8dc:	00800d84 	movi	r2,54
8110c8e0:	dd400a17 	ldw	r21,40(sp)
8110c8e4:	10c5c83a 	sub	r2,r2,r3
8110c8e8:	dd000817 	ldw	r20,32(sp)
8110c8ec:	003d4c06 	br	8110be20 <__reset+0xfb0ebe20>
8110c8f0:	dc800f15 	stw	r18,60(sp)
8110c8f4:	dcc01015 	stw	r19,64(sp)
8110c8f8:	04000084 	movi	r16,2
8110c8fc:	003bed06 	br	8110b8b4 <__reset+0xfb0eb8b4>
8110c900:	d9000617 	ldw	r4,24(sp)
8110c904:	203f0d26 	beq	r4,zero,8110c53c <__reset+0xfb0ec53c>
8110c908:	d9800c17 	ldw	r6,48(sp)
8110c90c:	01bcab0e 	bge	zero,r6,8110bbbc <__reset+0xfb0ebbbc>
8110c910:	d9401017 	ldw	r5,64(sp)
8110c914:	d9000f17 	ldw	r4,60(sp)
8110c918:	000d883a 	mov	r6,zero
8110c91c:	01d00934 	movhi	r7,16420
8110c920:	1107f400 	call	81107f40 <__muldf3>
8110c924:	81000044 	addi	r4,r16,1
8110c928:	d8800f15 	stw	r2,60(sp)
8110c92c:	d8c01015 	stw	r3,64(sp)
8110c930:	1114e8c0 	call	81114e8c <__floatsidf>
8110c934:	d9800f17 	ldw	r6,60(sp)
8110c938:	d9c01017 	ldw	r7,64(sp)
8110c93c:	1009883a 	mov	r4,r2
8110c940:	180b883a 	mov	r5,r3
8110c944:	1107f400 	call	81107f40 <__muldf3>
8110c948:	01d00734 	movhi	r7,16412
8110c94c:	000d883a 	mov	r6,zero
8110c950:	1009883a 	mov	r4,r2
8110c954:	180b883a 	mov	r5,r3
8110c958:	11131240 	call	81113124 <__adddf3>
8110c95c:	d9c00517 	ldw	r7,20(sp)
8110c960:	047f3034 	movhi	r17,64704
8110c964:	1021883a 	mov	r16,r2
8110c968:	39ffffc4 	addi	r7,r7,-1
8110c96c:	d9c01315 	stw	r7,76(sp)
8110c970:	1c63883a 	add	r17,r3,r17
8110c974:	db000c17 	ldw	r12,48(sp)
8110c978:	003bea06 	br	8110b924 <__reset+0xfb0eb924>
8110c97c:	dc000915 	stw	r16,36(sp)
8110c980:	003e0e06 	br	8110c1bc <__reset+0xfb0ec1bc>
8110c984:	01000e44 	movi	r4,57
8110c988:	8825883a 	mov	r18,r17
8110c98c:	9dc00044 	addi	r23,r19,1
8110c990:	99000005 	stb	r4,0(r19)
8110c994:	a023883a 	mov	r17,r20
8110c998:	dc000915 	stw	r16,36(sp)
8110c99c:	003da406 	br	8110c030 <__reset+0xfb0ec030>
8110c9a0:	d9801417 	ldw	r6,80(sp)
8110c9a4:	d9c01517 	ldw	r7,84(sp)
8110c9a8:	0009883a 	mov	r4,zero
8110c9ac:	014ff834 	movhi	r5,16352
8110c9b0:	11145100 	call	81114510 <__subdf3>
8110c9b4:	880d883a 	mov	r6,r17
8110c9b8:	a00f883a 	mov	r7,r20
8110c9bc:	1009883a 	mov	r4,r2
8110c9c0:	180b883a 	mov	r5,r3
8110c9c4:	11143400 	call	81114340 <__gedf2>
8110c9c8:	00bc7c0e 	bge	zero,r2,8110bbbc <__reset+0xfb0ebbbc>
8110c9cc:	01000c04 	movi	r4,48
8110c9d0:	00000106 	br	8110c9d8 <_dtoa_r+0x1580>
8110c9d4:	102f883a 	mov	r23,r2
8110c9d8:	b8bfffc4 	addi	r2,r23,-1
8110c9dc:	10c00007 	ldb	r3,0(r2)
8110c9e0:	193ffc26 	beq	r3,r4,8110c9d4 <__reset+0xfb0ec9d4>
8110c9e4:	d9801317 	ldw	r6,76(sp)
8110c9e8:	d9800515 	stw	r6,20(sp)
8110c9ec:	003c4406 	br	8110bb00 <__reset+0xfb0ebb00>
8110c9f0:	d9801317 	ldw	r6,76(sp)
8110c9f4:	d9800515 	stw	r6,20(sp)
8110c9f8:	003cea06 	br	8110bda4 <__reset+0xfb0ebda4>
8110c9fc:	dd800f17 	ldw	r22,60(sp)
8110ca00:	dcc01017 	ldw	r19,64(sp)
8110ca04:	dc801217 	ldw	r18,72(sp)
8110ca08:	003c6c06 	br	8110bbbc <__reset+0xfb0ebbbc>
8110ca0c:	903e031e 	bne	r18,zero,8110c21c <__reset+0xfb0ec21c>
8110ca10:	003ebb06 	br	8110c500 <__reset+0xfb0ec500>
8110ca14:	103e6c1e 	bne	r2,zero,8110c3c8 <__reset+0xfb0ec3c8>
8110ca18:	4080004c 	andi	r2,r8,1
8110ca1c:	103e6a26 	beq	r2,zero,8110c3c8 <__reset+0xfb0ec3c8>
8110ca20:	003e6606 	br	8110c3bc <__reset+0xfb0ec3bc>
8110ca24:	d8c00317 	ldw	r3,12(sp)
8110ca28:	00800084 	movi	r2,2
8110ca2c:	10c02916 	blt	r2,r3,8110cad4 <_dtoa_r+0x167c>
8110ca30:	d9000c17 	ldw	r4,48(sp)
8110ca34:	003e8806 	br	8110c458 <__reset+0xfb0ec458>
8110ca38:	04000084 	movi	r16,2
8110ca3c:	003b9d06 	br	8110b8b4 <__reset+0xfb0eb8b4>
8110ca40:	d9001317 	ldw	r4,76(sp)
8110ca44:	d9000515 	stw	r4,20(sp)
8110ca48:	003cd606 	br	8110bda4 <__reset+0xfb0ebda4>
8110ca4c:	d8801317 	ldw	r2,76(sp)
8110ca50:	d8800515 	stw	r2,20(sp)
8110ca54:	003c2a06 	br	8110bb00 <__reset+0xfb0ebb00>
8110ca58:	d9800317 	ldw	r6,12(sp)
8110ca5c:	00800084 	movi	r2,2
8110ca60:	11801516 	blt	r2,r6,8110cab8 <_dtoa_r+0x1660>
8110ca64:	d9c00c17 	ldw	r7,48(sp)
8110ca68:	d9c00615 	stw	r7,24(sp)
8110ca6c:	003df706 	br	8110c24c <__reset+0xfb0ec24c>
8110ca70:	193d3926 	beq	r3,r4,8110bf58 <__reset+0xfb0ebf58>
8110ca74:	00c00f04 	movi	r3,60
8110ca78:	1885c83a 	sub	r2,r3,r2
8110ca7c:	003ddf06 	br	8110c1fc <__reset+0xfb0ec1fc>
8110ca80:	e009883a 	mov	r4,fp
8110ca84:	e0001115 	stw	zero,68(fp)
8110ca88:	000b883a 	mov	r5,zero
8110ca8c:	110e9ac0 	call	8110e9ac <_Balloc>
8110ca90:	d8800715 	stw	r2,28(sp)
8110ca94:	d8c00717 	ldw	r3,28(sp)
8110ca98:	00bfffc4 	movi	r2,-1
8110ca9c:	01000044 	movi	r4,1
8110caa0:	d8800c15 	stw	r2,48(sp)
8110caa4:	e0c01015 	stw	r3,64(fp)
8110caa8:	d9000b15 	stw	r4,44(sp)
8110caac:	d8800615 	stw	r2,24(sp)
8110cab0:	d8002215 	stw	zero,136(sp)
8110cab4:	003c4106 	br	8110bbbc <__reset+0xfb0ebbbc>
8110cab8:	d8c00c17 	ldw	r3,48(sp)
8110cabc:	d8c00615 	stw	r3,24(sp)
8110cac0:	003e7006 	br	8110c484 <__reset+0xfb0ec484>
8110cac4:	04400044 	movi	r17,1
8110cac8:	003b2006 	br	8110b74c <__reset+0xfb0eb74c>
8110cacc:	000b883a 	mov	r5,zero
8110cad0:	003b3d06 	br	8110b7c8 <__reset+0xfb0eb7c8>
8110cad4:	d8800c17 	ldw	r2,48(sp)
8110cad8:	d8800615 	stw	r2,24(sp)
8110cadc:	003e6906 	br	8110c484 <__reset+0xfb0ec484>

8110cae0 <__sflush_r>:
8110cae0:	2880030b 	ldhu	r2,12(r5)
8110cae4:	defffb04 	addi	sp,sp,-20
8110cae8:	dcc00315 	stw	r19,12(sp)
8110caec:	dc400115 	stw	r17,4(sp)
8110caf0:	dfc00415 	stw	ra,16(sp)
8110caf4:	dc800215 	stw	r18,8(sp)
8110caf8:	dc000015 	stw	r16,0(sp)
8110cafc:	10c0020c 	andi	r3,r2,8
8110cb00:	2823883a 	mov	r17,r5
8110cb04:	2027883a 	mov	r19,r4
8110cb08:	1800311e 	bne	r3,zero,8110cbd0 <__sflush_r+0xf0>
8110cb0c:	28c00117 	ldw	r3,4(r5)
8110cb10:	10820014 	ori	r2,r2,2048
8110cb14:	2880030d 	sth	r2,12(r5)
8110cb18:	00c04b0e 	bge	zero,r3,8110cc48 <__sflush_r+0x168>
8110cb1c:	8a000a17 	ldw	r8,40(r17)
8110cb20:	40002326 	beq	r8,zero,8110cbb0 <__sflush_r+0xd0>
8110cb24:	9c000017 	ldw	r16,0(r19)
8110cb28:	10c4000c 	andi	r3,r2,4096
8110cb2c:	98000015 	stw	zero,0(r19)
8110cb30:	18004826 	beq	r3,zero,8110cc54 <__sflush_r+0x174>
8110cb34:	89801417 	ldw	r6,80(r17)
8110cb38:	10c0010c 	andi	r3,r2,4
8110cb3c:	18000626 	beq	r3,zero,8110cb58 <__sflush_r+0x78>
8110cb40:	88c00117 	ldw	r3,4(r17)
8110cb44:	88800c17 	ldw	r2,48(r17)
8110cb48:	30cdc83a 	sub	r6,r6,r3
8110cb4c:	10000226 	beq	r2,zero,8110cb58 <__sflush_r+0x78>
8110cb50:	88800f17 	ldw	r2,60(r17)
8110cb54:	308dc83a 	sub	r6,r6,r2
8110cb58:	89400717 	ldw	r5,28(r17)
8110cb5c:	000f883a 	mov	r7,zero
8110cb60:	9809883a 	mov	r4,r19
8110cb64:	403ee83a 	callr	r8
8110cb68:	00ffffc4 	movi	r3,-1
8110cb6c:	10c04426 	beq	r2,r3,8110cc80 <__sflush_r+0x1a0>
8110cb70:	88c0030b 	ldhu	r3,12(r17)
8110cb74:	89000417 	ldw	r4,16(r17)
8110cb78:	88000115 	stw	zero,4(r17)
8110cb7c:	197dffcc 	andi	r5,r3,63487
8110cb80:	8940030d 	sth	r5,12(r17)
8110cb84:	89000015 	stw	r4,0(r17)
8110cb88:	18c4000c 	andi	r3,r3,4096
8110cb8c:	18002c1e 	bne	r3,zero,8110cc40 <__sflush_r+0x160>
8110cb90:	89400c17 	ldw	r5,48(r17)
8110cb94:	9c000015 	stw	r16,0(r19)
8110cb98:	28000526 	beq	r5,zero,8110cbb0 <__sflush_r+0xd0>
8110cb9c:	88801004 	addi	r2,r17,64
8110cba0:	28800226 	beq	r5,r2,8110cbac <__sflush_r+0xcc>
8110cba4:	9809883a 	mov	r4,r19
8110cba8:	110d24c0 	call	8110d24c <_free_r>
8110cbac:	88000c15 	stw	zero,48(r17)
8110cbb0:	0005883a 	mov	r2,zero
8110cbb4:	dfc00417 	ldw	ra,16(sp)
8110cbb8:	dcc00317 	ldw	r19,12(sp)
8110cbbc:	dc800217 	ldw	r18,8(sp)
8110cbc0:	dc400117 	ldw	r17,4(sp)
8110cbc4:	dc000017 	ldw	r16,0(sp)
8110cbc8:	dec00504 	addi	sp,sp,20
8110cbcc:	f800283a 	ret
8110cbd0:	2c800417 	ldw	r18,16(r5)
8110cbd4:	903ff626 	beq	r18,zero,8110cbb0 <__reset+0xfb0ecbb0>
8110cbd8:	2c000017 	ldw	r16,0(r5)
8110cbdc:	108000cc 	andi	r2,r2,3
8110cbe0:	2c800015 	stw	r18,0(r5)
8110cbe4:	84a1c83a 	sub	r16,r16,r18
8110cbe8:	1000131e 	bne	r2,zero,8110cc38 <__sflush_r+0x158>
8110cbec:	28800517 	ldw	r2,20(r5)
8110cbf0:	88800215 	stw	r2,8(r17)
8110cbf4:	04000316 	blt	zero,r16,8110cc04 <__sflush_r+0x124>
8110cbf8:	003fed06 	br	8110cbb0 <__reset+0xfb0ecbb0>
8110cbfc:	90a5883a 	add	r18,r18,r2
8110cc00:	043feb0e 	bge	zero,r16,8110cbb0 <__reset+0xfb0ecbb0>
8110cc04:	88800917 	ldw	r2,36(r17)
8110cc08:	89400717 	ldw	r5,28(r17)
8110cc0c:	800f883a 	mov	r7,r16
8110cc10:	900d883a 	mov	r6,r18
8110cc14:	9809883a 	mov	r4,r19
8110cc18:	103ee83a 	callr	r2
8110cc1c:	80a1c83a 	sub	r16,r16,r2
8110cc20:	00bff616 	blt	zero,r2,8110cbfc <__reset+0xfb0ecbfc>
8110cc24:	88c0030b 	ldhu	r3,12(r17)
8110cc28:	00bfffc4 	movi	r2,-1
8110cc2c:	18c01014 	ori	r3,r3,64
8110cc30:	88c0030d 	sth	r3,12(r17)
8110cc34:	003fdf06 	br	8110cbb4 <__reset+0xfb0ecbb4>
8110cc38:	0005883a 	mov	r2,zero
8110cc3c:	003fec06 	br	8110cbf0 <__reset+0xfb0ecbf0>
8110cc40:	88801415 	stw	r2,80(r17)
8110cc44:	003fd206 	br	8110cb90 <__reset+0xfb0ecb90>
8110cc48:	28c00f17 	ldw	r3,60(r5)
8110cc4c:	00ffb316 	blt	zero,r3,8110cb1c <__reset+0xfb0ecb1c>
8110cc50:	003fd706 	br	8110cbb0 <__reset+0xfb0ecbb0>
8110cc54:	89400717 	ldw	r5,28(r17)
8110cc58:	000d883a 	mov	r6,zero
8110cc5c:	01c00044 	movi	r7,1
8110cc60:	9809883a 	mov	r4,r19
8110cc64:	403ee83a 	callr	r8
8110cc68:	100d883a 	mov	r6,r2
8110cc6c:	00bfffc4 	movi	r2,-1
8110cc70:	30801426 	beq	r6,r2,8110ccc4 <__sflush_r+0x1e4>
8110cc74:	8880030b 	ldhu	r2,12(r17)
8110cc78:	8a000a17 	ldw	r8,40(r17)
8110cc7c:	003fae06 	br	8110cb38 <__reset+0xfb0ecb38>
8110cc80:	98c00017 	ldw	r3,0(r19)
8110cc84:	183fba26 	beq	r3,zero,8110cb70 <__reset+0xfb0ecb70>
8110cc88:	01000744 	movi	r4,29
8110cc8c:	19000626 	beq	r3,r4,8110cca8 <__sflush_r+0x1c8>
8110cc90:	01000584 	movi	r4,22
8110cc94:	19000426 	beq	r3,r4,8110cca8 <__sflush_r+0x1c8>
8110cc98:	88c0030b 	ldhu	r3,12(r17)
8110cc9c:	18c01014 	ori	r3,r3,64
8110cca0:	88c0030d 	sth	r3,12(r17)
8110cca4:	003fc306 	br	8110cbb4 <__reset+0xfb0ecbb4>
8110cca8:	8880030b 	ldhu	r2,12(r17)
8110ccac:	88c00417 	ldw	r3,16(r17)
8110ccb0:	88000115 	stw	zero,4(r17)
8110ccb4:	10bdffcc 	andi	r2,r2,63487
8110ccb8:	8880030d 	sth	r2,12(r17)
8110ccbc:	88c00015 	stw	r3,0(r17)
8110ccc0:	003fb306 	br	8110cb90 <__reset+0xfb0ecb90>
8110ccc4:	98800017 	ldw	r2,0(r19)
8110ccc8:	103fea26 	beq	r2,zero,8110cc74 <__reset+0xfb0ecc74>
8110cccc:	00c00744 	movi	r3,29
8110ccd0:	10c00226 	beq	r2,r3,8110ccdc <__sflush_r+0x1fc>
8110ccd4:	00c00584 	movi	r3,22
8110ccd8:	10c0031e 	bne	r2,r3,8110cce8 <__sflush_r+0x208>
8110ccdc:	9c000015 	stw	r16,0(r19)
8110cce0:	0005883a 	mov	r2,zero
8110cce4:	003fb306 	br	8110cbb4 <__reset+0xfb0ecbb4>
8110cce8:	88c0030b 	ldhu	r3,12(r17)
8110ccec:	3005883a 	mov	r2,r6
8110ccf0:	18c01014 	ori	r3,r3,64
8110ccf4:	88c0030d 	sth	r3,12(r17)
8110ccf8:	003fae06 	br	8110cbb4 <__reset+0xfb0ecbb4>

8110ccfc <_fflush_r>:
8110ccfc:	defffd04 	addi	sp,sp,-12
8110cd00:	dc000115 	stw	r16,4(sp)
8110cd04:	dfc00215 	stw	ra,8(sp)
8110cd08:	2021883a 	mov	r16,r4
8110cd0c:	20000226 	beq	r4,zero,8110cd18 <_fflush_r+0x1c>
8110cd10:	20800e17 	ldw	r2,56(r4)
8110cd14:	10000c26 	beq	r2,zero,8110cd48 <_fflush_r+0x4c>
8110cd18:	2880030f 	ldh	r2,12(r5)
8110cd1c:	1000051e 	bne	r2,zero,8110cd34 <_fflush_r+0x38>
8110cd20:	0005883a 	mov	r2,zero
8110cd24:	dfc00217 	ldw	ra,8(sp)
8110cd28:	dc000117 	ldw	r16,4(sp)
8110cd2c:	dec00304 	addi	sp,sp,12
8110cd30:	f800283a 	ret
8110cd34:	8009883a 	mov	r4,r16
8110cd38:	dfc00217 	ldw	ra,8(sp)
8110cd3c:	dc000117 	ldw	r16,4(sp)
8110cd40:	dec00304 	addi	sp,sp,12
8110cd44:	110cae01 	jmpi	8110cae0 <__sflush_r>
8110cd48:	d9400015 	stw	r5,0(sp)
8110cd4c:	110d0d80 	call	8110d0d8 <__sinit>
8110cd50:	d9400017 	ldw	r5,0(sp)
8110cd54:	003ff006 	br	8110cd18 <__reset+0xfb0ecd18>

8110cd58 <fflush>:
8110cd58:	20000526 	beq	r4,zero,8110cd70 <fflush+0x18>
8110cd5c:	00a044b4 	movhi	r2,33042
8110cd60:	10b8be04 	addi	r2,r2,-7432
8110cd64:	200b883a 	mov	r5,r4
8110cd68:	11000017 	ldw	r4,0(r2)
8110cd6c:	110ccfc1 	jmpi	8110ccfc <_fflush_r>
8110cd70:	00a044b4 	movhi	r2,33042
8110cd74:	10b8bd04 	addi	r2,r2,-7436
8110cd78:	11000017 	ldw	r4,0(r2)
8110cd7c:	01604474 	movhi	r5,33041
8110cd80:	29733f04 	addi	r5,r5,-13060
8110cd84:	110dadc1 	jmpi	8110dadc <_fwalk_reent>

8110cd88 <__fp_unlock>:
8110cd88:	0005883a 	mov	r2,zero
8110cd8c:	f800283a 	ret

8110cd90 <_cleanup_r>:
8110cd90:	01604474 	movhi	r5,33041
8110cd94:	29479704 	addi	r5,r5,7772
8110cd98:	110dadc1 	jmpi	8110dadc <_fwalk_reent>

8110cd9c <__sinit.part.1>:
8110cd9c:	defff704 	addi	sp,sp,-36
8110cda0:	00e04474 	movhi	r3,33041
8110cda4:	dfc00815 	stw	ra,32(sp)
8110cda8:	ddc00715 	stw	r23,28(sp)
8110cdac:	dd800615 	stw	r22,24(sp)
8110cdb0:	dd400515 	stw	r21,20(sp)
8110cdb4:	dd000415 	stw	r20,16(sp)
8110cdb8:	dcc00315 	stw	r19,12(sp)
8110cdbc:	dc800215 	stw	r18,8(sp)
8110cdc0:	dc400115 	stw	r17,4(sp)
8110cdc4:	dc000015 	stw	r16,0(sp)
8110cdc8:	18f36404 	addi	r3,r3,-12912
8110cdcc:	24000117 	ldw	r16,4(r4)
8110cdd0:	20c00f15 	stw	r3,60(r4)
8110cdd4:	2080bb04 	addi	r2,r4,748
8110cdd8:	00c000c4 	movi	r3,3
8110cddc:	20c0b915 	stw	r3,740(r4)
8110cde0:	2080ba15 	stw	r2,744(r4)
8110cde4:	2000b815 	stw	zero,736(r4)
8110cde8:	05c00204 	movi	r23,8
8110cdec:	00800104 	movi	r2,4
8110cdf0:	2025883a 	mov	r18,r4
8110cdf4:	b80d883a 	mov	r6,r23
8110cdf8:	81001704 	addi	r4,r16,92
8110cdfc:	000b883a 	mov	r5,zero
8110ce00:	80000015 	stw	zero,0(r16)
8110ce04:	80000115 	stw	zero,4(r16)
8110ce08:	80000215 	stw	zero,8(r16)
8110ce0c:	8080030d 	sth	r2,12(r16)
8110ce10:	80001915 	stw	zero,100(r16)
8110ce14:	8000038d 	sth	zero,14(r16)
8110ce18:	80000415 	stw	zero,16(r16)
8110ce1c:	80000515 	stw	zero,20(r16)
8110ce20:	80000615 	stw	zero,24(r16)
8110ce24:	110e8840 	call	8110e884 <memset>
8110ce28:	05a04474 	movhi	r22,33041
8110ce2c:	94400217 	ldw	r17,8(r18)
8110ce30:	05604474 	movhi	r21,33041
8110ce34:	05204474 	movhi	r20,33041
8110ce38:	04e04474 	movhi	r19,33041
8110ce3c:	b580cb04 	addi	r22,r22,812
8110ce40:	ad40e204 	addi	r21,r21,904
8110ce44:	a5010104 	addi	r20,r20,1028
8110ce48:	9cc11804 	addi	r19,r19,1120
8110ce4c:	85800815 	stw	r22,32(r16)
8110ce50:	85400915 	stw	r21,36(r16)
8110ce54:	85000a15 	stw	r20,40(r16)
8110ce58:	84c00b15 	stw	r19,44(r16)
8110ce5c:	84000715 	stw	r16,28(r16)
8110ce60:	00800284 	movi	r2,10
8110ce64:	8880030d 	sth	r2,12(r17)
8110ce68:	00800044 	movi	r2,1
8110ce6c:	b80d883a 	mov	r6,r23
8110ce70:	89001704 	addi	r4,r17,92
8110ce74:	000b883a 	mov	r5,zero
8110ce78:	88000015 	stw	zero,0(r17)
8110ce7c:	88000115 	stw	zero,4(r17)
8110ce80:	88000215 	stw	zero,8(r17)
8110ce84:	88001915 	stw	zero,100(r17)
8110ce88:	8880038d 	sth	r2,14(r17)
8110ce8c:	88000415 	stw	zero,16(r17)
8110ce90:	88000515 	stw	zero,20(r17)
8110ce94:	88000615 	stw	zero,24(r17)
8110ce98:	110e8840 	call	8110e884 <memset>
8110ce9c:	94000317 	ldw	r16,12(r18)
8110cea0:	00800484 	movi	r2,18
8110cea4:	8c400715 	stw	r17,28(r17)
8110cea8:	8d800815 	stw	r22,32(r17)
8110ceac:	8d400915 	stw	r21,36(r17)
8110ceb0:	8d000a15 	stw	r20,40(r17)
8110ceb4:	8cc00b15 	stw	r19,44(r17)
8110ceb8:	8080030d 	sth	r2,12(r16)
8110cebc:	00800084 	movi	r2,2
8110cec0:	80000015 	stw	zero,0(r16)
8110cec4:	80000115 	stw	zero,4(r16)
8110cec8:	80000215 	stw	zero,8(r16)
8110cecc:	80001915 	stw	zero,100(r16)
8110ced0:	8080038d 	sth	r2,14(r16)
8110ced4:	80000415 	stw	zero,16(r16)
8110ced8:	80000515 	stw	zero,20(r16)
8110cedc:	80000615 	stw	zero,24(r16)
8110cee0:	b80d883a 	mov	r6,r23
8110cee4:	000b883a 	mov	r5,zero
8110cee8:	81001704 	addi	r4,r16,92
8110ceec:	110e8840 	call	8110e884 <memset>
8110cef0:	00800044 	movi	r2,1
8110cef4:	84000715 	stw	r16,28(r16)
8110cef8:	85800815 	stw	r22,32(r16)
8110cefc:	85400915 	stw	r21,36(r16)
8110cf00:	85000a15 	stw	r20,40(r16)
8110cf04:	84c00b15 	stw	r19,44(r16)
8110cf08:	90800e15 	stw	r2,56(r18)
8110cf0c:	dfc00817 	ldw	ra,32(sp)
8110cf10:	ddc00717 	ldw	r23,28(sp)
8110cf14:	dd800617 	ldw	r22,24(sp)
8110cf18:	dd400517 	ldw	r21,20(sp)
8110cf1c:	dd000417 	ldw	r20,16(sp)
8110cf20:	dcc00317 	ldw	r19,12(sp)
8110cf24:	dc800217 	ldw	r18,8(sp)
8110cf28:	dc400117 	ldw	r17,4(sp)
8110cf2c:	dc000017 	ldw	r16,0(sp)
8110cf30:	dec00904 	addi	sp,sp,36
8110cf34:	f800283a 	ret

8110cf38 <__fp_lock>:
8110cf38:	0005883a 	mov	r2,zero
8110cf3c:	f800283a 	ret

8110cf40 <__sfmoreglue>:
8110cf40:	defffc04 	addi	sp,sp,-16
8110cf44:	dc400115 	stw	r17,4(sp)
8110cf48:	2c7fffc4 	addi	r17,r5,-1
8110cf4c:	8c401a24 	muli	r17,r17,104
8110cf50:	dc800215 	stw	r18,8(sp)
8110cf54:	2825883a 	mov	r18,r5
8110cf58:	89401d04 	addi	r5,r17,116
8110cf5c:	dc000015 	stw	r16,0(sp)
8110cf60:	dfc00315 	stw	ra,12(sp)
8110cf64:	110de380 	call	8110de38 <_malloc_r>
8110cf68:	1021883a 	mov	r16,r2
8110cf6c:	10000726 	beq	r2,zero,8110cf8c <__sfmoreglue+0x4c>
8110cf70:	11000304 	addi	r4,r2,12
8110cf74:	10000015 	stw	zero,0(r2)
8110cf78:	14800115 	stw	r18,4(r2)
8110cf7c:	11000215 	stw	r4,8(r2)
8110cf80:	89801a04 	addi	r6,r17,104
8110cf84:	000b883a 	mov	r5,zero
8110cf88:	110e8840 	call	8110e884 <memset>
8110cf8c:	8005883a 	mov	r2,r16
8110cf90:	dfc00317 	ldw	ra,12(sp)
8110cf94:	dc800217 	ldw	r18,8(sp)
8110cf98:	dc400117 	ldw	r17,4(sp)
8110cf9c:	dc000017 	ldw	r16,0(sp)
8110cfa0:	dec00404 	addi	sp,sp,16
8110cfa4:	f800283a 	ret

8110cfa8 <__sfp>:
8110cfa8:	defffb04 	addi	sp,sp,-20
8110cfac:	dc000015 	stw	r16,0(sp)
8110cfb0:	042044b4 	movhi	r16,33042
8110cfb4:	8438bd04 	addi	r16,r16,-7436
8110cfb8:	dcc00315 	stw	r19,12(sp)
8110cfbc:	2027883a 	mov	r19,r4
8110cfc0:	81000017 	ldw	r4,0(r16)
8110cfc4:	dfc00415 	stw	ra,16(sp)
8110cfc8:	dc800215 	stw	r18,8(sp)
8110cfcc:	20800e17 	ldw	r2,56(r4)
8110cfd0:	dc400115 	stw	r17,4(sp)
8110cfd4:	1000021e 	bne	r2,zero,8110cfe0 <__sfp+0x38>
8110cfd8:	110cd9c0 	call	8110cd9c <__sinit.part.1>
8110cfdc:	81000017 	ldw	r4,0(r16)
8110cfe0:	2480b804 	addi	r18,r4,736
8110cfe4:	047fffc4 	movi	r17,-1
8110cfe8:	91000117 	ldw	r4,4(r18)
8110cfec:	94000217 	ldw	r16,8(r18)
8110cff0:	213fffc4 	addi	r4,r4,-1
8110cff4:	20000a16 	blt	r4,zero,8110d020 <__sfp+0x78>
8110cff8:	8080030f 	ldh	r2,12(r16)
8110cffc:	10000c26 	beq	r2,zero,8110d030 <__sfp+0x88>
8110d000:	80c01d04 	addi	r3,r16,116
8110d004:	00000206 	br	8110d010 <__sfp+0x68>
8110d008:	18bfe60f 	ldh	r2,-104(r3)
8110d00c:	10000826 	beq	r2,zero,8110d030 <__sfp+0x88>
8110d010:	213fffc4 	addi	r4,r4,-1
8110d014:	1c3ffd04 	addi	r16,r3,-12
8110d018:	18c01a04 	addi	r3,r3,104
8110d01c:	247ffa1e 	bne	r4,r17,8110d008 <__reset+0xfb0ed008>
8110d020:	90800017 	ldw	r2,0(r18)
8110d024:	10001d26 	beq	r2,zero,8110d09c <__sfp+0xf4>
8110d028:	1025883a 	mov	r18,r2
8110d02c:	003fee06 	br	8110cfe8 <__reset+0xfb0ecfe8>
8110d030:	00bfffc4 	movi	r2,-1
8110d034:	8080038d 	sth	r2,14(r16)
8110d038:	00800044 	movi	r2,1
8110d03c:	8080030d 	sth	r2,12(r16)
8110d040:	80001915 	stw	zero,100(r16)
8110d044:	80000015 	stw	zero,0(r16)
8110d048:	80000215 	stw	zero,8(r16)
8110d04c:	80000115 	stw	zero,4(r16)
8110d050:	80000415 	stw	zero,16(r16)
8110d054:	80000515 	stw	zero,20(r16)
8110d058:	80000615 	stw	zero,24(r16)
8110d05c:	01800204 	movi	r6,8
8110d060:	000b883a 	mov	r5,zero
8110d064:	81001704 	addi	r4,r16,92
8110d068:	110e8840 	call	8110e884 <memset>
8110d06c:	8005883a 	mov	r2,r16
8110d070:	80000c15 	stw	zero,48(r16)
8110d074:	80000d15 	stw	zero,52(r16)
8110d078:	80001115 	stw	zero,68(r16)
8110d07c:	80001215 	stw	zero,72(r16)
8110d080:	dfc00417 	ldw	ra,16(sp)
8110d084:	dcc00317 	ldw	r19,12(sp)
8110d088:	dc800217 	ldw	r18,8(sp)
8110d08c:	dc400117 	ldw	r17,4(sp)
8110d090:	dc000017 	ldw	r16,0(sp)
8110d094:	dec00504 	addi	sp,sp,20
8110d098:	f800283a 	ret
8110d09c:	01400104 	movi	r5,4
8110d0a0:	9809883a 	mov	r4,r19
8110d0a4:	110cf400 	call	8110cf40 <__sfmoreglue>
8110d0a8:	90800015 	stw	r2,0(r18)
8110d0ac:	103fde1e 	bne	r2,zero,8110d028 <__reset+0xfb0ed028>
8110d0b0:	00800304 	movi	r2,12
8110d0b4:	98800015 	stw	r2,0(r19)
8110d0b8:	0005883a 	mov	r2,zero
8110d0bc:	003ff006 	br	8110d080 <__reset+0xfb0ed080>

8110d0c0 <_cleanup>:
8110d0c0:	00a044b4 	movhi	r2,33042
8110d0c4:	10b8bd04 	addi	r2,r2,-7436
8110d0c8:	11000017 	ldw	r4,0(r2)
8110d0cc:	01604474 	movhi	r5,33041
8110d0d0:	29479704 	addi	r5,r5,7772
8110d0d4:	110dadc1 	jmpi	8110dadc <_fwalk_reent>

8110d0d8 <__sinit>:
8110d0d8:	20800e17 	ldw	r2,56(r4)
8110d0dc:	10000126 	beq	r2,zero,8110d0e4 <__sinit+0xc>
8110d0e0:	f800283a 	ret
8110d0e4:	110cd9c1 	jmpi	8110cd9c <__sinit.part.1>

8110d0e8 <__sfp_lock_acquire>:
8110d0e8:	f800283a 	ret

8110d0ec <__sfp_lock_release>:
8110d0ec:	f800283a 	ret

8110d0f0 <__sinit_lock_acquire>:
8110d0f0:	f800283a 	ret

8110d0f4 <__sinit_lock_release>:
8110d0f4:	f800283a 	ret

8110d0f8 <__fp_lock_all>:
8110d0f8:	00a044b4 	movhi	r2,33042
8110d0fc:	10b8be04 	addi	r2,r2,-7432
8110d100:	11000017 	ldw	r4,0(r2)
8110d104:	01604474 	movhi	r5,33041
8110d108:	2973ce04 	addi	r5,r5,-12488
8110d10c:	110da181 	jmpi	8110da18 <_fwalk>

8110d110 <__fp_unlock_all>:
8110d110:	00a044b4 	movhi	r2,33042
8110d114:	10b8be04 	addi	r2,r2,-7432
8110d118:	11000017 	ldw	r4,0(r2)
8110d11c:	01604474 	movhi	r5,33041
8110d120:	29736204 	addi	r5,r5,-12920
8110d124:	110da181 	jmpi	8110da18 <_fwalk>

8110d128 <_malloc_trim_r>:
8110d128:	defffb04 	addi	sp,sp,-20
8110d12c:	dcc00315 	stw	r19,12(sp)
8110d130:	04e044b4 	movhi	r19,33042
8110d134:	dc800215 	stw	r18,8(sp)
8110d138:	dc400115 	stw	r17,4(sp)
8110d13c:	dc000015 	stw	r16,0(sp)
8110d140:	dfc00415 	stw	ra,16(sp)
8110d144:	2821883a 	mov	r16,r5
8110d148:	9cf2ad04 	addi	r19,r19,-13644
8110d14c:	2025883a 	mov	r18,r4
8110d150:	11154c00 	call	811154c0 <__malloc_lock>
8110d154:	98800217 	ldw	r2,8(r19)
8110d158:	14400117 	ldw	r17,4(r2)
8110d15c:	00bfff04 	movi	r2,-4
8110d160:	88a2703a 	and	r17,r17,r2
8110d164:	8c21c83a 	sub	r16,r17,r16
8110d168:	8403fbc4 	addi	r16,r16,4079
8110d16c:	8020d33a 	srli	r16,r16,12
8110d170:	0083ffc4 	movi	r2,4095
8110d174:	843fffc4 	addi	r16,r16,-1
8110d178:	8020933a 	slli	r16,r16,12
8110d17c:	1400060e 	bge	r2,r16,8110d198 <_malloc_trim_r+0x70>
8110d180:	000b883a 	mov	r5,zero
8110d184:	9009883a 	mov	r4,r18
8110d188:	11102d80 	call	811102d8 <_sbrk_r>
8110d18c:	98c00217 	ldw	r3,8(r19)
8110d190:	1c47883a 	add	r3,r3,r17
8110d194:	10c00a26 	beq	r2,r3,8110d1c0 <_malloc_trim_r+0x98>
8110d198:	9009883a 	mov	r4,r18
8110d19c:	11154e40 	call	811154e4 <__malloc_unlock>
8110d1a0:	0005883a 	mov	r2,zero
8110d1a4:	dfc00417 	ldw	ra,16(sp)
8110d1a8:	dcc00317 	ldw	r19,12(sp)
8110d1ac:	dc800217 	ldw	r18,8(sp)
8110d1b0:	dc400117 	ldw	r17,4(sp)
8110d1b4:	dc000017 	ldw	r16,0(sp)
8110d1b8:	dec00504 	addi	sp,sp,20
8110d1bc:	f800283a 	ret
8110d1c0:	040bc83a 	sub	r5,zero,r16
8110d1c4:	9009883a 	mov	r4,r18
8110d1c8:	11102d80 	call	811102d8 <_sbrk_r>
8110d1cc:	00ffffc4 	movi	r3,-1
8110d1d0:	10c00d26 	beq	r2,r3,8110d208 <_malloc_trim_r+0xe0>
8110d1d4:	00e044b4 	movhi	r3,33042
8110d1d8:	18f8f404 	addi	r3,r3,-7216
8110d1dc:	18800017 	ldw	r2,0(r3)
8110d1e0:	99000217 	ldw	r4,8(r19)
8110d1e4:	8c23c83a 	sub	r17,r17,r16
8110d1e8:	8c400054 	ori	r17,r17,1
8110d1ec:	1421c83a 	sub	r16,r2,r16
8110d1f0:	24400115 	stw	r17,4(r4)
8110d1f4:	9009883a 	mov	r4,r18
8110d1f8:	1c000015 	stw	r16,0(r3)
8110d1fc:	11154e40 	call	811154e4 <__malloc_unlock>
8110d200:	00800044 	movi	r2,1
8110d204:	003fe706 	br	8110d1a4 <__reset+0xfb0ed1a4>
8110d208:	000b883a 	mov	r5,zero
8110d20c:	9009883a 	mov	r4,r18
8110d210:	11102d80 	call	811102d8 <_sbrk_r>
8110d214:	99000217 	ldw	r4,8(r19)
8110d218:	014003c4 	movi	r5,15
8110d21c:	1107c83a 	sub	r3,r2,r4
8110d220:	28ffdd0e 	bge	r5,r3,8110d198 <__reset+0xfb0ed198>
8110d224:	016044b4 	movhi	r5,33042
8110d228:	2978c004 	addi	r5,r5,-7424
8110d22c:	29400017 	ldw	r5,0(r5)
8110d230:	18c00054 	ori	r3,r3,1
8110d234:	20c00115 	stw	r3,4(r4)
8110d238:	00e044b4 	movhi	r3,33042
8110d23c:	1145c83a 	sub	r2,r2,r5
8110d240:	18f8f404 	addi	r3,r3,-7216
8110d244:	18800015 	stw	r2,0(r3)
8110d248:	003fd306 	br	8110d198 <__reset+0xfb0ed198>

8110d24c <_free_r>:
8110d24c:	28004126 	beq	r5,zero,8110d354 <_free_r+0x108>
8110d250:	defffd04 	addi	sp,sp,-12
8110d254:	dc400115 	stw	r17,4(sp)
8110d258:	dc000015 	stw	r16,0(sp)
8110d25c:	2023883a 	mov	r17,r4
8110d260:	2821883a 	mov	r16,r5
8110d264:	dfc00215 	stw	ra,8(sp)
8110d268:	11154c00 	call	811154c0 <__malloc_lock>
8110d26c:	81ffff17 	ldw	r7,-4(r16)
8110d270:	00bfff84 	movi	r2,-2
8110d274:	012044b4 	movhi	r4,33042
8110d278:	81bffe04 	addi	r6,r16,-8
8110d27c:	3884703a 	and	r2,r7,r2
8110d280:	2132ad04 	addi	r4,r4,-13644
8110d284:	308b883a 	add	r5,r6,r2
8110d288:	2a400117 	ldw	r9,4(r5)
8110d28c:	22000217 	ldw	r8,8(r4)
8110d290:	00ffff04 	movi	r3,-4
8110d294:	48c6703a 	and	r3,r9,r3
8110d298:	2a005726 	beq	r5,r8,8110d3f8 <_free_r+0x1ac>
8110d29c:	28c00115 	stw	r3,4(r5)
8110d2a0:	39c0004c 	andi	r7,r7,1
8110d2a4:	3800091e 	bne	r7,zero,8110d2cc <_free_r+0x80>
8110d2a8:	823ffe17 	ldw	r8,-8(r16)
8110d2ac:	22400204 	addi	r9,r4,8
8110d2b0:	320dc83a 	sub	r6,r6,r8
8110d2b4:	31c00217 	ldw	r7,8(r6)
8110d2b8:	1205883a 	add	r2,r2,r8
8110d2bc:	3a406526 	beq	r7,r9,8110d454 <_free_r+0x208>
8110d2c0:	32000317 	ldw	r8,12(r6)
8110d2c4:	3a000315 	stw	r8,12(r7)
8110d2c8:	41c00215 	stw	r7,8(r8)
8110d2cc:	28cf883a 	add	r7,r5,r3
8110d2d0:	39c00117 	ldw	r7,4(r7)
8110d2d4:	39c0004c 	andi	r7,r7,1
8110d2d8:	38003a26 	beq	r7,zero,8110d3c4 <_free_r+0x178>
8110d2dc:	10c00054 	ori	r3,r2,1
8110d2e0:	30c00115 	stw	r3,4(r6)
8110d2e4:	3087883a 	add	r3,r6,r2
8110d2e8:	18800015 	stw	r2,0(r3)
8110d2ec:	00c07fc4 	movi	r3,511
8110d2f0:	18801936 	bltu	r3,r2,8110d358 <_free_r+0x10c>
8110d2f4:	1004d0fa 	srli	r2,r2,3
8110d2f8:	01c00044 	movi	r7,1
8110d2fc:	21400117 	ldw	r5,4(r4)
8110d300:	10c00044 	addi	r3,r2,1
8110d304:	18c7883a 	add	r3,r3,r3
8110d308:	1005d0ba 	srai	r2,r2,2
8110d30c:	18c7883a 	add	r3,r3,r3
8110d310:	18c7883a 	add	r3,r3,r3
8110d314:	1907883a 	add	r3,r3,r4
8110d318:	3884983a 	sll	r2,r7,r2
8110d31c:	19c00017 	ldw	r7,0(r3)
8110d320:	1a3ffe04 	addi	r8,r3,-8
8110d324:	1144b03a 	or	r2,r2,r5
8110d328:	32000315 	stw	r8,12(r6)
8110d32c:	31c00215 	stw	r7,8(r6)
8110d330:	20800115 	stw	r2,4(r4)
8110d334:	19800015 	stw	r6,0(r3)
8110d338:	39800315 	stw	r6,12(r7)
8110d33c:	8809883a 	mov	r4,r17
8110d340:	dfc00217 	ldw	ra,8(sp)
8110d344:	dc400117 	ldw	r17,4(sp)
8110d348:	dc000017 	ldw	r16,0(sp)
8110d34c:	dec00304 	addi	sp,sp,12
8110d350:	11154e41 	jmpi	811154e4 <__malloc_unlock>
8110d354:	f800283a 	ret
8110d358:	100ad27a 	srli	r5,r2,9
8110d35c:	00c00104 	movi	r3,4
8110d360:	19404a36 	bltu	r3,r5,8110d48c <_free_r+0x240>
8110d364:	100ad1ba 	srli	r5,r2,6
8110d368:	28c00e44 	addi	r3,r5,57
8110d36c:	18c7883a 	add	r3,r3,r3
8110d370:	29400e04 	addi	r5,r5,56
8110d374:	18c7883a 	add	r3,r3,r3
8110d378:	18c7883a 	add	r3,r3,r3
8110d37c:	1909883a 	add	r4,r3,r4
8110d380:	20c00017 	ldw	r3,0(r4)
8110d384:	01e044b4 	movhi	r7,33042
8110d388:	213ffe04 	addi	r4,r4,-8
8110d38c:	39f2ad04 	addi	r7,r7,-13644
8110d390:	20c04426 	beq	r4,r3,8110d4a4 <_free_r+0x258>
8110d394:	01ffff04 	movi	r7,-4
8110d398:	19400117 	ldw	r5,4(r3)
8110d39c:	29ca703a 	and	r5,r5,r7
8110d3a0:	1140022e 	bgeu	r2,r5,8110d3ac <_free_r+0x160>
8110d3a4:	18c00217 	ldw	r3,8(r3)
8110d3a8:	20fffb1e 	bne	r4,r3,8110d398 <__reset+0xfb0ed398>
8110d3ac:	19000317 	ldw	r4,12(r3)
8110d3b0:	31000315 	stw	r4,12(r6)
8110d3b4:	30c00215 	stw	r3,8(r6)
8110d3b8:	21800215 	stw	r6,8(r4)
8110d3bc:	19800315 	stw	r6,12(r3)
8110d3c0:	003fde06 	br	8110d33c <__reset+0xfb0ed33c>
8110d3c4:	29c00217 	ldw	r7,8(r5)
8110d3c8:	10c5883a 	add	r2,r2,r3
8110d3cc:	00e044b4 	movhi	r3,33042
8110d3d0:	18f2af04 	addi	r3,r3,-13636
8110d3d4:	38c03b26 	beq	r7,r3,8110d4c4 <_free_r+0x278>
8110d3d8:	2a000317 	ldw	r8,12(r5)
8110d3dc:	11400054 	ori	r5,r2,1
8110d3e0:	3087883a 	add	r3,r6,r2
8110d3e4:	3a000315 	stw	r8,12(r7)
8110d3e8:	41c00215 	stw	r7,8(r8)
8110d3ec:	31400115 	stw	r5,4(r6)
8110d3f0:	18800015 	stw	r2,0(r3)
8110d3f4:	003fbd06 	br	8110d2ec <__reset+0xfb0ed2ec>
8110d3f8:	39c0004c 	andi	r7,r7,1
8110d3fc:	10c5883a 	add	r2,r2,r3
8110d400:	3800071e 	bne	r7,zero,8110d420 <_free_r+0x1d4>
8110d404:	81fffe17 	ldw	r7,-8(r16)
8110d408:	31cdc83a 	sub	r6,r6,r7
8110d40c:	30c00317 	ldw	r3,12(r6)
8110d410:	31400217 	ldw	r5,8(r6)
8110d414:	11c5883a 	add	r2,r2,r7
8110d418:	28c00315 	stw	r3,12(r5)
8110d41c:	19400215 	stw	r5,8(r3)
8110d420:	10c00054 	ori	r3,r2,1
8110d424:	30c00115 	stw	r3,4(r6)
8110d428:	00e044b4 	movhi	r3,33042
8110d42c:	18f8c104 	addi	r3,r3,-7420
8110d430:	18c00017 	ldw	r3,0(r3)
8110d434:	21800215 	stw	r6,8(r4)
8110d438:	10ffc036 	bltu	r2,r3,8110d33c <__reset+0xfb0ed33c>
8110d43c:	00a044b4 	movhi	r2,33042
8110d440:	10b8eb04 	addi	r2,r2,-7252
8110d444:	11400017 	ldw	r5,0(r2)
8110d448:	8809883a 	mov	r4,r17
8110d44c:	110d1280 	call	8110d128 <_malloc_trim_r>
8110d450:	003fba06 	br	8110d33c <__reset+0xfb0ed33c>
8110d454:	28c9883a 	add	r4,r5,r3
8110d458:	21000117 	ldw	r4,4(r4)
8110d45c:	2100004c 	andi	r4,r4,1
8110d460:	2000391e 	bne	r4,zero,8110d548 <_free_r+0x2fc>
8110d464:	29c00217 	ldw	r7,8(r5)
8110d468:	29000317 	ldw	r4,12(r5)
8110d46c:	1885883a 	add	r2,r3,r2
8110d470:	10c00054 	ori	r3,r2,1
8110d474:	39000315 	stw	r4,12(r7)
8110d478:	21c00215 	stw	r7,8(r4)
8110d47c:	30c00115 	stw	r3,4(r6)
8110d480:	308d883a 	add	r6,r6,r2
8110d484:	30800015 	stw	r2,0(r6)
8110d488:	003fac06 	br	8110d33c <__reset+0xfb0ed33c>
8110d48c:	00c00504 	movi	r3,20
8110d490:	19401536 	bltu	r3,r5,8110d4e8 <_free_r+0x29c>
8110d494:	28c01704 	addi	r3,r5,92
8110d498:	18c7883a 	add	r3,r3,r3
8110d49c:	294016c4 	addi	r5,r5,91
8110d4a0:	003fb406 	br	8110d374 <__reset+0xfb0ed374>
8110d4a4:	280bd0ba 	srai	r5,r5,2
8110d4a8:	00c00044 	movi	r3,1
8110d4ac:	38800117 	ldw	r2,4(r7)
8110d4b0:	194a983a 	sll	r5,r3,r5
8110d4b4:	2007883a 	mov	r3,r4
8110d4b8:	2884b03a 	or	r2,r5,r2
8110d4bc:	38800115 	stw	r2,4(r7)
8110d4c0:	003fbb06 	br	8110d3b0 <__reset+0xfb0ed3b0>
8110d4c4:	21800515 	stw	r6,20(r4)
8110d4c8:	21800415 	stw	r6,16(r4)
8110d4cc:	10c00054 	ori	r3,r2,1
8110d4d0:	31c00315 	stw	r7,12(r6)
8110d4d4:	31c00215 	stw	r7,8(r6)
8110d4d8:	30c00115 	stw	r3,4(r6)
8110d4dc:	308d883a 	add	r6,r6,r2
8110d4e0:	30800015 	stw	r2,0(r6)
8110d4e4:	003f9506 	br	8110d33c <__reset+0xfb0ed33c>
8110d4e8:	00c01504 	movi	r3,84
8110d4ec:	19400536 	bltu	r3,r5,8110d504 <_free_r+0x2b8>
8110d4f0:	100ad33a 	srli	r5,r2,12
8110d4f4:	28c01bc4 	addi	r3,r5,111
8110d4f8:	18c7883a 	add	r3,r3,r3
8110d4fc:	29401b84 	addi	r5,r5,110
8110d500:	003f9c06 	br	8110d374 <__reset+0xfb0ed374>
8110d504:	00c05504 	movi	r3,340
8110d508:	19400536 	bltu	r3,r5,8110d520 <_free_r+0x2d4>
8110d50c:	100ad3fa 	srli	r5,r2,15
8110d510:	28c01e04 	addi	r3,r5,120
8110d514:	18c7883a 	add	r3,r3,r3
8110d518:	29401dc4 	addi	r5,r5,119
8110d51c:	003f9506 	br	8110d374 <__reset+0xfb0ed374>
8110d520:	00c15504 	movi	r3,1364
8110d524:	19400536 	bltu	r3,r5,8110d53c <_free_r+0x2f0>
8110d528:	100ad4ba 	srli	r5,r2,18
8110d52c:	28c01f44 	addi	r3,r5,125
8110d530:	18c7883a 	add	r3,r3,r3
8110d534:	29401f04 	addi	r5,r5,124
8110d538:	003f8e06 	br	8110d374 <__reset+0xfb0ed374>
8110d53c:	00c03f84 	movi	r3,254
8110d540:	01401f84 	movi	r5,126
8110d544:	003f8b06 	br	8110d374 <__reset+0xfb0ed374>
8110d548:	10c00054 	ori	r3,r2,1
8110d54c:	30c00115 	stw	r3,4(r6)
8110d550:	308d883a 	add	r6,r6,r2
8110d554:	30800015 	stw	r2,0(r6)
8110d558:	003f7806 	br	8110d33c <__reset+0xfb0ed33c>

8110d55c <__sfvwrite_r>:
8110d55c:	30800217 	ldw	r2,8(r6)
8110d560:	10006726 	beq	r2,zero,8110d700 <__sfvwrite_r+0x1a4>
8110d564:	28c0030b 	ldhu	r3,12(r5)
8110d568:	defff404 	addi	sp,sp,-48
8110d56c:	dd400715 	stw	r21,28(sp)
8110d570:	dd000615 	stw	r20,24(sp)
8110d574:	dc000215 	stw	r16,8(sp)
8110d578:	dfc00b15 	stw	ra,44(sp)
8110d57c:	df000a15 	stw	fp,40(sp)
8110d580:	ddc00915 	stw	r23,36(sp)
8110d584:	dd800815 	stw	r22,32(sp)
8110d588:	dcc00515 	stw	r19,20(sp)
8110d58c:	dc800415 	stw	r18,16(sp)
8110d590:	dc400315 	stw	r17,12(sp)
8110d594:	1880020c 	andi	r2,r3,8
8110d598:	2821883a 	mov	r16,r5
8110d59c:	202b883a 	mov	r21,r4
8110d5a0:	3029883a 	mov	r20,r6
8110d5a4:	10002726 	beq	r2,zero,8110d644 <__sfvwrite_r+0xe8>
8110d5a8:	28800417 	ldw	r2,16(r5)
8110d5ac:	10002526 	beq	r2,zero,8110d644 <__sfvwrite_r+0xe8>
8110d5b0:	1880008c 	andi	r2,r3,2
8110d5b4:	a4400017 	ldw	r17,0(r20)
8110d5b8:	10002a26 	beq	r2,zero,8110d664 <__sfvwrite_r+0x108>
8110d5bc:	05a00034 	movhi	r22,32768
8110d5c0:	0027883a 	mov	r19,zero
8110d5c4:	0025883a 	mov	r18,zero
8110d5c8:	b5bf0004 	addi	r22,r22,-1024
8110d5cc:	980d883a 	mov	r6,r19
8110d5d0:	a809883a 	mov	r4,r21
8110d5d4:	90004626 	beq	r18,zero,8110d6f0 <__sfvwrite_r+0x194>
8110d5d8:	900f883a 	mov	r7,r18
8110d5dc:	b480022e 	bgeu	r22,r18,8110d5e8 <__sfvwrite_r+0x8c>
8110d5e0:	01e00034 	movhi	r7,32768
8110d5e4:	39ff0004 	addi	r7,r7,-1024
8110d5e8:	80800917 	ldw	r2,36(r16)
8110d5ec:	81400717 	ldw	r5,28(r16)
8110d5f0:	103ee83a 	callr	r2
8110d5f4:	0080570e 	bge	zero,r2,8110d754 <__sfvwrite_r+0x1f8>
8110d5f8:	a0c00217 	ldw	r3,8(r20)
8110d5fc:	98a7883a 	add	r19,r19,r2
8110d600:	90a5c83a 	sub	r18,r18,r2
8110d604:	1885c83a 	sub	r2,r3,r2
8110d608:	a0800215 	stw	r2,8(r20)
8110d60c:	103fef1e 	bne	r2,zero,8110d5cc <__reset+0xfb0ed5cc>
8110d610:	0005883a 	mov	r2,zero
8110d614:	dfc00b17 	ldw	ra,44(sp)
8110d618:	df000a17 	ldw	fp,40(sp)
8110d61c:	ddc00917 	ldw	r23,36(sp)
8110d620:	dd800817 	ldw	r22,32(sp)
8110d624:	dd400717 	ldw	r21,28(sp)
8110d628:	dd000617 	ldw	r20,24(sp)
8110d62c:	dcc00517 	ldw	r19,20(sp)
8110d630:	dc800417 	ldw	r18,16(sp)
8110d634:	dc400317 	ldw	r17,12(sp)
8110d638:	dc000217 	ldw	r16,8(sp)
8110d63c:	dec00c04 	addi	sp,sp,48
8110d640:	f800283a 	ret
8110d644:	800b883a 	mov	r5,r16
8110d648:	a809883a 	mov	r4,r21
8110d64c:	110b1040 	call	8110b104 <__swsetup_r>
8110d650:	1000eb1e 	bne	r2,zero,8110da00 <__sfvwrite_r+0x4a4>
8110d654:	80c0030b 	ldhu	r3,12(r16)
8110d658:	a4400017 	ldw	r17,0(r20)
8110d65c:	1880008c 	andi	r2,r3,2
8110d660:	103fd61e 	bne	r2,zero,8110d5bc <__reset+0xfb0ed5bc>
8110d664:	1880004c 	andi	r2,r3,1
8110d668:	10003f1e 	bne	r2,zero,8110d768 <__sfvwrite_r+0x20c>
8110d66c:	0039883a 	mov	fp,zero
8110d670:	0025883a 	mov	r18,zero
8110d674:	90001a26 	beq	r18,zero,8110d6e0 <__sfvwrite_r+0x184>
8110d678:	1880800c 	andi	r2,r3,512
8110d67c:	84c00217 	ldw	r19,8(r16)
8110d680:	10002126 	beq	r2,zero,8110d708 <__sfvwrite_r+0x1ac>
8110d684:	982f883a 	mov	r23,r19
8110d688:	94c09336 	bltu	r18,r19,8110d8d8 <__sfvwrite_r+0x37c>
8110d68c:	1881200c 	andi	r2,r3,1152
8110d690:	10009e1e 	bne	r2,zero,8110d90c <__sfvwrite_r+0x3b0>
8110d694:	81000017 	ldw	r4,0(r16)
8110d698:	b80d883a 	mov	r6,r23
8110d69c:	e00b883a 	mov	r5,fp
8110d6a0:	110e7280 	call	8110e728 <memmove>
8110d6a4:	80c00217 	ldw	r3,8(r16)
8110d6a8:	81000017 	ldw	r4,0(r16)
8110d6ac:	9005883a 	mov	r2,r18
8110d6b0:	1ce7c83a 	sub	r19,r3,r19
8110d6b4:	25cf883a 	add	r7,r4,r23
8110d6b8:	84c00215 	stw	r19,8(r16)
8110d6bc:	81c00015 	stw	r7,0(r16)
8110d6c0:	a0c00217 	ldw	r3,8(r20)
8110d6c4:	e0b9883a 	add	fp,fp,r2
8110d6c8:	90a5c83a 	sub	r18,r18,r2
8110d6cc:	18a7c83a 	sub	r19,r3,r2
8110d6d0:	a4c00215 	stw	r19,8(r20)
8110d6d4:	983fce26 	beq	r19,zero,8110d610 <__reset+0xfb0ed610>
8110d6d8:	80c0030b 	ldhu	r3,12(r16)
8110d6dc:	903fe61e 	bne	r18,zero,8110d678 <__reset+0xfb0ed678>
8110d6e0:	8f000017 	ldw	fp,0(r17)
8110d6e4:	8c800117 	ldw	r18,4(r17)
8110d6e8:	8c400204 	addi	r17,r17,8
8110d6ec:	003fe106 	br	8110d674 <__reset+0xfb0ed674>
8110d6f0:	8cc00017 	ldw	r19,0(r17)
8110d6f4:	8c800117 	ldw	r18,4(r17)
8110d6f8:	8c400204 	addi	r17,r17,8
8110d6fc:	003fb306 	br	8110d5cc <__reset+0xfb0ed5cc>
8110d700:	0005883a 	mov	r2,zero
8110d704:	f800283a 	ret
8110d708:	81000017 	ldw	r4,0(r16)
8110d70c:	80800417 	ldw	r2,16(r16)
8110d710:	11005736 	bltu	r2,r4,8110d870 <__sfvwrite_r+0x314>
8110d714:	85c00517 	ldw	r23,20(r16)
8110d718:	95c05536 	bltu	r18,r23,8110d870 <__sfvwrite_r+0x314>
8110d71c:	00a00034 	movhi	r2,32768
8110d720:	10bfffc4 	addi	r2,r2,-1
8110d724:	9009883a 	mov	r4,r18
8110d728:	1480012e 	bgeu	r2,r18,8110d730 <__sfvwrite_r+0x1d4>
8110d72c:	1009883a 	mov	r4,r2
8110d730:	b80b883a 	mov	r5,r23
8110d734:	1112f700 	call	81112f70 <__divsi3>
8110d738:	15cf383a 	mul	r7,r2,r23
8110d73c:	81400717 	ldw	r5,28(r16)
8110d740:	80800917 	ldw	r2,36(r16)
8110d744:	e00d883a 	mov	r6,fp
8110d748:	a809883a 	mov	r4,r21
8110d74c:	103ee83a 	callr	r2
8110d750:	00bfdb16 	blt	zero,r2,8110d6c0 <__reset+0xfb0ed6c0>
8110d754:	8080030b 	ldhu	r2,12(r16)
8110d758:	10801014 	ori	r2,r2,64
8110d75c:	8080030d 	sth	r2,12(r16)
8110d760:	00bfffc4 	movi	r2,-1
8110d764:	003fab06 	br	8110d614 <__reset+0xfb0ed614>
8110d768:	0027883a 	mov	r19,zero
8110d76c:	0011883a 	mov	r8,zero
8110d770:	0039883a 	mov	fp,zero
8110d774:	0025883a 	mov	r18,zero
8110d778:	90001f26 	beq	r18,zero,8110d7f8 <__sfvwrite_r+0x29c>
8110d77c:	40005a26 	beq	r8,zero,8110d8e8 <__sfvwrite_r+0x38c>
8110d780:	982d883a 	mov	r22,r19
8110d784:	94c0012e 	bgeu	r18,r19,8110d78c <__sfvwrite_r+0x230>
8110d788:	902d883a 	mov	r22,r18
8110d78c:	81000017 	ldw	r4,0(r16)
8110d790:	80800417 	ldw	r2,16(r16)
8110d794:	b02f883a 	mov	r23,r22
8110d798:	81c00517 	ldw	r7,20(r16)
8110d79c:	1100032e 	bgeu	r2,r4,8110d7ac <__sfvwrite_r+0x250>
8110d7a0:	80c00217 	ldw	r3,8(r16)
8110d7a4:	38c7883a 	add	r3,r7,r3
8110d7a8:	1d801816 	blt	r3,r22,8110d80c <__sfvwrite_r+0x2b0>
8110d7ac:	b1c03e16 	blt	r22,r7,8110d8a8 <__sfvwrite_r+0x34c>
8110d7b0:	80800917 	ldw	r2,36(r16)
8110d7b4:	81400717 	ldw	r5,28(r16)
8110d7b8:	e00d883a 	mov	r6,fp
8110d7bc:	da000115 	stw	r8,4(sp)
8110d7c0:	a809883a 	mov	r4,r21
8110d7c4:	103ee83a 	callr	r2
8110d7c8:	102f883a 	mov	r23,r2
8110d7cc:	da000117 	ldw	r8,4(sp)
8110d7d0:	00bfe00e 	bge	zero,r2,8110d754 <__reset+0xfb0ed754>
8110d7d4:	9de7c83a 	sub	r19,r19,r23
8110d7d8:	98001f26 	beq	r19,zero,8110d858 <__sfvwrite_r+0x2fc>
8110d7dc:	a0800217 	ldw	r2,8(r20)
8110d7e0:	e5f9883a 	add	fp,fp,r23
8110d7e4:	95e5c83a 	sub	r18,r18,r23
8110d7e8:	15efc83a 	sub	r23,r2,r23
8110d7ec:	a5c00215 	stw	r23,8(r20)
8110d7f0:	b83f8726 	beq	r23,zero,8110d610 <__reset+0xfb0ed610>
8110d7f4:	903fe11e 	bne	r18,zero,8110d77c <__reset+0xfb0ed77c>
8110d7f8:	8f000017 	ldw	fp,0(r17)
8110d7fc:	8c800117 	ldw	r18,4(r17)
8110d800:	0011883a 	mov	r8,zero
8110d804:	8c400204 	addi	r17,r17,8
8110d808:	003fdb06 	br	8110d778 <__reset+0xfb0ed778>
8110d80c:	180d883a 	mov	r6,r3
8110d810:	e00b883a 	mov	r5,fp
8110d814:	da000115 	stw	r8,4(sp)
8110d818:	d8c00015 	stw	r3,0(sp)
8110d81c:	110e7280 	call	8110e728 <memmove>
8110d820:	d8c00017 	ldw	r3,0(sp)
8110d824:	80800017 	ldw	r2,0(r16)
8110d828:	800b883a 	mov	r5,r16
8110d82c:	a809883a 	mov	r4,r21
8110d830:	10c5883a 	add	r2,r2,r3
8110d834:	80800015 	stw	r2,0(r16)
8110d838:	d8c00015 	stw	r3,0(sp)
8110d83c:	110ccfc0 	call	8110ccfc <_fflush_r>
8110d840:	d8c00017 	ldw	r3,0(sp)
8110d844:	da000117 	ldw	r8,4(sp)
8110d848:	103fc21e 	bne	r2,zero,8110d754 <__reset+0xfb0ed754>
8110d84c:	182f883a 	mov	r23,r3
8110d850:	9de7c83a 	sub	r19,r19,r23
8110d854:	983fe11e 	bne	r19,zero,8110d7dc <__reset+0xfb0ed7dc>
8110d858:	800b883a 	mov	r5,r16
8110d85c:	a809883a 	mov	r4,r21
8110d860:	110ccfc0 	call	8110ccfc <_fflush_r>
8110d864:	103fbb1e 	bne	r2,zero,8110d754 <__reset+0xfb0ed754>
8110d868:	0011883a 	mov	r8,zero
8110d86c:	003fdb06 	br	8110d7dc <__reset+0xfb0ed7dc>
8110d870:	94c0012e 	bgeu	r18,r19,8110d878 <__sfvwrite_r+0x31c>
8110d874:	9027883a 	mov	r19,r18
8110d878:	980d883a 	mov	r6,r19
8110d87c:	e00b883a 	mov	r5,fp
8110d880:	110e7280 	call	8110e728 <memmove>
8110d884:	80800217 	ldw	r2,8(r16)
8110d888:	80c00017 	ldw	r3,0(r16)
8110d88c:	14c5c83a 	sub	r2,r2,r19
8110d890:	1cc7883a 	add	r3,r3,r19
8110d894:	80800215 	stw	r2,8(r16)
8110d898:	80c00015 	stw	r3,0(r16)
8110d89c:	10004326 	beq	r2,zero,8110d9ac <__sfvwrite_r+0x450>
8110d8a0:	9805883a 	mov	r2,r19
8110d8a4:	003f8606 	br	8110d6c0 <__reset+0xfb0ed6c0>
8110d8a8:	b00d883a 	mov	r6,r22
8110d8ac:	e00b883a 	mov	r5,fp
8110d8b0:	da000115 	stw	r8,4(sp)
8110d8b4:	110e7280 	call	8110e728 <memmove>
8110d8b8:	80800217 	ldw	r2,8(r16)
8110d8bc:	80c00017 	ldw	r3,0(r16)
8110d8c0:	da000117 	ldw	r8,4(sp)
8110d8c4:	1585c83a 	sub	r2,r2,r22
8110d8c8:	1dad883a 	add	r22,r3,r22
8110d8cc:	80800215 	stw	r2,8(r16)
8110d8d0:	85800015 	stw	r22,0(r16)
8110d8d4:	003fbf06 	br	8110d7d4 <__reset+0xfb0ed7d4>
8110d8d8:	81000017 	ldw	r4,0(r16)
8110d8dc:	9027883a 	mov	r19,r18
8110d8e0:	902f883a 	mov	r23,r18
8110d8e4:	003f6c06 	br	8110d698 <__reset+0xfb0ed698>
8110d8e8:	900d883a 	mov	r6,r18
8110d8ec:	01400284 	movi	r5,10
8110d8f0:	e009883a 	mov	r4,fp
8110d8f4:	110e6440 	call	8110e644 <memchr>
8110d8f8:	10003e26 	beq	r2,zero,8110d9f4 <__sfvwrite_r+0x498>
8110d8fc:	10800044 	addi	r2,r2,1
8110d900:	1727c83a 	sub	r19,r2,fp
8110d904:	02000044 	movi	r8,1
8110d908:	003f9d06 	br	8110d780 <__reset+0xfb0ed780>
8110d90c:	80800517 	ldw	r2,20(r16)
8110d910:	81400417 	ldw	r5,16(r16)
8110d914:	81c00017 	ldw	r7,0(r16)
8110d918:	10a7883a 	add	r19,r2,r2
8110d91c:	9885883a 	add	r2,r19,r2
8110d920:	1026d7fa 	srli	r19,r2,31
8110d924:	396dc83a 	sub	r22,r7,r5
8110d928:	b1000044 	addi	r4,r22,1
8110d92c:	9885883a 	add	r2,r19,r2
8110d930:	1027d07a 	srai	r19,r2,1
8110d934:	2485883a 	add	r2,r4,r18
8110d938:	980d883a 	mov	r6,r19
8110d93c:	9880022e 	bgeu	r19,r2,8110d948 <__sfvwrite_r+0x3ec>
8110d940:	1027883a 	mov	r19,r2
8110d944:	100d883a 	mov	r6,r2
8110d948:	18c1000c 	andi	r3,r3,1024
8110d94c:	18001c26 	beq	r3,zero,8110d9c0 <__sfvwrite_r+0x464>
8110d950:	300b883a 	mov	r5,r6
8110d954:	a809883a 	mov	r4,r21
8110d958:	110de380 	call	8110de38 <_malloc_r>
8110d95c:	102f883a 	mov	r23,r2
8110d960:	10002926 	beq	r2,zero,8110da08 <__sfvwrite_r+0x4ac>
8110d964:	81400417 	ldw	r5,16(r16)
8110d968:	b00d883a 	mov	r6,r22
8110d96c:	1009883a 	mov	r4,r2
8110d970:	1108a6c0 	call	81108a6c <memcpy>
8110d974:	8080030b 	ldhu	r2,12(r16)
8110d978:	00fedfc4 	movi	r3,-1153
8110d97c:	10c4703a 	and	r2,r2,r3
8110d980:	10802014 	ori	r2,r2,128
8110d984:	8080030d 	sth	r2,12(r16)
8110d988:	bd89883a 	add	r4,r23,r22
8110d98c:	9d8fc83a 	sub	r7,r19,r22
8110d990:	85c00415 	stw	r23,16(r16)
8110d994:	84c00515 	stw	r19,20(r16)
8110d998:	81000015 	stw	r4,0(r16)
8110d99c:	9027883a 	mov	r19,r18
8110d9a0:	81c00215 	stw	r7,8(r16)
8110d9a4:	902f883a 	mov	r23,r18
8110d9a8:	003f3b06 	br	8110d698 <__reset+0xfb0ed698>
8110d9ac:	800b883a 	mov	r5,r16
8110d9b0:	a809883a 	mov	r4,r21
8110d9b4:	110ccfc0 	call	8110ccfc <_fflush_r>
8110d9b8:	103fb926 	beq	r2,zero,8110d8a0 <__reset+0xfb0ed8a0>
8110d9bc:	003f6506 	br	8110d754 <__reset+0xfb0ed754>
8110d9c0:	a809883a 	mov	r4,r21
8110d9c4:	110fb100 	call	8110fb10 <_realloc_r>
8110d9c8:	102f883a 	mov	r23,r2
8110d9cc:	103fee1e 	bne	r2,zero,8110d988 <__reset+0xfb0ed988>
8110d9d0:	81400417 	ldw	r5,16(r16)
8110d9d4:	a809883a 	mov	r4,r21
8110d9d8:	110d24c0 	call	8110d24c <_free_r>
8110d9dc:	8080030b 	ldhu	r2,12(r16)
8110d9e0:	00ffdfc4 	movi	r3,-129
8110d9e4:	1884703a 	and	r2,r3,r2
8110d9e8:	00c00304 	movi	r3,12
8110d9ec:	a8c00015 	stw	r3,0(r21)
8110d9f0:	003f5906 	br	8110d758 <__reset+0xfb0ed758>
8110d9f4:	94c00044 	addi	r19,r18,1
8110d9f8:	02000044 	movi	r8,1
8110d9fc:	003f6006 	br	8110d780 <__reset+0xfb0ed780>
8110da00:	00bfffc4 	movi	r2,-1
8110da04:	003f0306 	br	8110d614 <__reset+0xfb0ed614>
8110da08:	00800304 	movi	r2,12
8110da0c:	a8800015 	stw	r2,0(r21)
8110da10:	8080030b 	ldhu	r2,12(r16)
8110da14:	003f5006 	br	8110d758 <__reset+0xfb0ed758>

8110da18 <_fwalk>:
8110da18:	defff704 	addi	sp,sp,-36
8110da1c:	dd000415 	stw	r20,16(sp)
8110da20:	dfc00815 	stw	ra,32(sp)
8110da24:	ddc00715 	stw	r23,28(sp)
8110da28:	dd800615 	stw	r22,24(sp)
8110da2c:	dd400515 	stw	r21,20(sp)
8110da30:	dcc00315 	stw	r19,12(sp)
8110da34:	dc800215 	stw	r18,8(sp)
8110da38:	dc400115 	stw	r17,4(sp)
8110da3c:	dc000015 	stw	r16,0(sp)
8110da40:	2500b804 	addi	r20,r4,736
8110da44:	a0002326 	beq	r20,zero,8110dad4 <_fwalk+0xbc>
8110da48:	282b883a 	mov	r21,r5
8110da4c:	002f883a 	mov	r23,zero
8110da50:	05800044 	movi	r22,1
8110da54:	04ffffc4 	movi	r19,-1
8110da58:	a4400117 	ldw	r17,4(r20)
8110da5c:	a4800217 	ldw	r18,8(r20)
8110da60:	8c7fffc4 	addi	r17,r17,-1
8110da64:	88000d16 	blt	r17,zero,8110da9c <_fwalk+0x84>
8110da68:	94000304 	addi	r16,r18,12
8110da6c:	94800384 	addi	r18,r18,14
8110da70:	8080000b 	ldhu	r2,0(r16)
8110da74:	8c7fffc4 	addi	r17,r17,-1
8110da78:	813ffd04 	addi	r4,r16,-12
8110da7c:	b080042e 	bgeu	r22,r2,8110da90 <_fwalk+0x78>
8110da80:	9080000f 	ldh	r2,0(r18)
8110da84:	14c00226 	beq	r2,r19,8110da90 <_fwalk+0x78>
8110da88:	a83ee83a 	callr	r21
8110da8c:	b8aeb03a 	or	r23,r23,r2
8110da90:	84001a04 	addi	r16,r16,104
8110da94:	94801a04 	addi	r18,r18,104
8110da98:	8cfff51e 	bne	r17,r19,8110da70 <__reset+0xfb0eda70>
8110da9c:	a5000017 	ldw	r20,0(r20)
8110daa0:	a03fed1e 	bne	r20,zero,8110da58 <__reset+0xfb0eda58>
8110daa4:	b805883a 	mov	r2,r23
8110daa8:	dfc00817 	ldw	ra,32(sp)
8110daac:	ddc00717 	ldw	r23,28(sp)
8110dab0:	dd800617 	ldw	r22,24(sp)
8110dab4:	dd400517 	ldw	r21,20(sp)
8110dab8:	dd000417 	ldw	r20,16(sp)
8110dabc:	dcc00317 	ldw	r19,12(sp)
8110dac0:	dc800217 	ldw	r18,8(sp)
8110dac4:	dc400117 	ldw	r17,4(sp)
8110dac8:	dc000017 	ldw	r16,0(sp)
8110dacc:	dec00904 	addi	sp,sp,36
8110dad0:	f800283a 	ret
8110dad4:	002f883a 	mov	r23,zero
8110dad8:	003ff206 	br	8110daa4 <__reset+0xfb0edaa4>

8110dadc <_fwalk_reent>:
8110dadc:	defff704 	addi	sp,sp,-36
8110dae0:	dd000415 	stw	r20,16(sp)
8110dae4:	dfc00815 	stw	ra,32(sp)
8110dae8:	ddc00715 	stw	r23,28(sp)
8110daec:	dd800615 	stw	r22,24(sp)
8110daf0:	dd400515 	stw	r21,20(sp)
8110daf4:	dcc00315 	stw	r19,12(sp)
8110daf8:	dc800215 	stw	r18,8(sp)
8110dafc:	dc400115 	stw	r17,4(sp)
8110db00:	dc000015 	stw	r16,0(sp)
8110db04:	2500b804 	addi	r20,r4,736
8110db08:	a0002326 	beq	r20,zero,8110db98 <_fwalk_reent+0xbc>
8110db0c:	282b883a 	mov	r21,r5
8110db10:	2027883a 	mov	r19,r4
8110db14:	002f883a 	mov	r23,zero
8110db18:	05800044 	movi	r22,1
8110db1c:	04bfffc4 	movi	r18,-1
8110db20:	a4400117 	ldw	r17,4(r20)
8110db24:	a4000217 	ldw	r16,8(r20)
8110db28:	8c7fffc4 	addi	r17,r17,-1
8110db2c:	88000c16 	blt	r17,zero,8110db60 <_fwalk_reent+0x84>
8110db30:	84000304 	addi	r16,r16,12
8110db34:	8080000b 	ldhu	r2,0(r16)
8110db38:	8c7fffc4 	addi	r17,r17,-1
8110db3c:	817ffd04 	addi	r5,r16,-12
8110db40:	b080052e 	bgeu	r22,r2,8110db58 <_fwalk_reent+0x7c>
8110db44:	8080008f 	ldh	r2,2(r16)
8110db48:	9809883a 	mov	r4,r19
8110db4c:	14800226 	beq	r2,r18,8110db58 <_fwalk_reent+0x7c>
8110db50:	a83ee83a 	callr	r21
8110db54:	b8aeb03a 	or	r23,r23,r2
8110db58:	84001a04 	addi	r16,r16,104
8110db5c:	8cbff51e 	bne	r17,r18,8110db34 <__reset+0xfb0edb34>
8110db60:	a5000017 	ldw	r20,0(r20)
8110db64:	a03fee1e 	bne	r20,zero,8110db20 <__reset+0xfb0edb20>
8110db68:	b805883a 	mov	r2,r23
8110db6c:	dfc00817 	ldw	ra,32(sp)
8110db70:	ddc00717 	ldw	r23,28(sp)
8110db74:	dd800617 	ldw	r22,24(sp)
8110db78:	dd400517 	ldw	r21,20(sp)
8110db7c:	dd000417 	ldw	r20,16(sp)
8110db80:	dcc00317 	ldw	r19,12(sp)
8110db84:	dc800217 	ldw	r18,8(sp)
8110db88:	dc400117 	ldw	r17,4(sp)
8110db8c:	dc000017 	ldw	r16,0(sp)
8110db90:	dec00904 	addi	sp,sp,36
8110db94:	f800283a 	ret
8110db98:	002f883a 	mov	r23,zero
8110db9c:	003ff206 	br	8110db68 <__reset+0xfb0edb68>

8110dba0 <_setlocale_r>:
8110dba0:	30001b26 	beq	r6,zero,8110dc10 <_setlocale_r+0x70>
8110dba4:	016044b4 	movhi	r5,33042
8110dba8:	defffe04 	addi	sp,sp,-8
8110dbac:	29708304 	addi	r5,r5,-15860
8110dbb0:	3009883a 	mov	r4,r6
8110dbb4:	dc000015 	stw	r16,0(sp)
8110dbb8:	dfc00115 	stw	ra,4(sp)
8110dbbc:	3021883a 	mov	r16,r6
8110dbc0:	11104680 	call	81110468 <strcmp>
8110dbc4:	1000061e 	bne	r2,zero,8110dbe0 <_setlocale_r+0x40>
8110dbc8:	00a044b4 	movhi	r2,33042
8110dbcc:	10b06404 	addi	r2,r2,-15984
8110dbd0:	dfc00117 	ldw	ra,4(sp)
8110dbd4:	dc000017 	ldw	r16,0(sp)
8110dbd8:	dec00204 	addi	sp,sp,8
8110dbdc:	f800283a 	ret
8110dbe0:	016044b4 	movhi	r5,33042
8110dbe4:	29706404 	addi	r5,r5,-15984
8110dbe8:	8009883a 	mov	r4,r16
8110dbec:	11104680 	call	81110468 <strcmp>
8110dbf0:	103ff526 	beq	r2,zero,8110dbc8 <__reset+0xfb0edbc8>
8110dbf4:	016044b4 	movhi	r5,33042
8110dbf8:	29706e04 	addi	r5,r5,-15944
8110dbfc:	8009883a 	mov	r4,r16
8110dc00:	11104680 	call	81110468 <strcmp>
8110dc04:	103ff026 	beq	r2,zero,8110dbc8 <__reset+0xfb0edbc8>
8110dc08:	0005883a 	mov	r2,zero
8110dc0c:	003ff006 	br	8110dbd0 <__reset+0xfb0edbd0>
8110dc10:	00a044b4 	movhi	r2,33042
8110dc14:	10b06404 	addi	r2,r2,-15984
8110dc18:	f800283a 	ret

8110dc1c <__locale_charset>:
8110dc1c:	00a044b4 	movhi	r2,33042
8110dc20:	10b29704 	addi	r2,r2,-13732
8110dc24:	f800283a 	ret

8110dc28 <__locale_mb_cur_max>:
8110dc28:	00a044b4 	movhi	r2,33042
8110dc2c:	10b8bf04 	addi	r2,r2,-7428
8110dc30:	10800017 	ldw	r2,0(r2)
8110dc34:	f800283a 	ret

8110dc38 <__locale_msgcharset>:
8110dc38:	00a044b4 	movhi	r2,33042
8110dc3c:	10b28f04 	addi	r2,r2,-13764
8110dc40:	f800283a 	ret

8110dc44 <__locale_cjk_lang>:
8110dc44:	0005883a 	mov	r2,zero
8110dc48:	f800283a 	ret

8110dc4c <_localeconv_r>:
8110dc4c:	00a044b4 	movhi	r2,33042
8110dc50:	10b29f04 	addi	r2,r2,-13700
8110dc54:	f800283a 	ret

8110dc58 <setlocale>:
8110dc58:	00a044b4 	movhi	r2,33042
8110dc5c:	10b8be04 	addi	r2,r2,-7432
8110dc60:	280d883a 	mov	r6,r5
8110dc64:	200b883a 	mov	r5,r4
8110dc68:	11000017 	ldw	r4,0(r2)
8110dc6c:	110dba01 	jmpi	8110dba0 <_setlocale_r>

8110dc70 <localeconv>:
8110dc70:	00a044b4 	movhi	r2,33042
8110dc74:	10b29f04 	addi	r2,r2,-13700
8110dc78:	f800283a 	ret

8110dc7c <__smakebuf_r>:
8110dc7c:	2880030b 	ldhu	r2,12(r5)
8110dc80:	10c0008c 	andi	r3,r2,2
8110dc84:	1800411e 	bne	r3,zero,8110dd8c <__smakebuf_r+0x110>
8110dc88:	deffec04 	addi	sp,sp,-80
8110dc8c:	dc000f15 	stw	r16,60(sp)
8110dc90:	2821883a 	mov	r16,r5
8110dc94:	2940038f 	ldh	r5,14(r5)
8110dc98:	dc401015 	stw	r17,64(sp)
8110dc9c:	dfc01315 	stw	ra,76(sp)
8110dca0:	dcc01215 	stw	r19,72(sp)
8110dca4:	dc801115 	stw	r18,68(sp)
8110dca8:	2023883a 	mov	r17,r4
8110dcac:	28001c16 	blt	r5,zero,8110dd20 <__smakebuf_r+0xa4>
8110dcb0:	d80d883a 	mov	r6,sp
8110dcb4:	11121680 	call	81112168 <_fstat_r>
8110dcb8:	10001816 	blt	r2,zero,8110dd1c <__smakebuf_r+0xa0>
8110dcbc:	d8800117 	ldw	r2,4(sp)
8110dcc0:	00e00014 	movui	r3,32768
8110dcc4:	10bc000c 	andi	r2,r2,61440
8110dcc8:	14c80020 	cmpeqi	r19,r2,8192
8110dccc:	10c03726 	beq	r2,r3,8110ddac <__smakebuf_r+0x130>
8110dcd0:	80c0030b 	ldhu	r3,12(r16)
8110dcd4:	18c20014 	ori	r3,r3,2048
8110dcd8:	80c0030d 	sth	r3,12(r16)
8110dcdc:	00c80004 	movi	r3,8192
8110dce0:	10c0521e 	bne	r2,r3,8110de2c <__smakebuf_r+0x1b0>
8110dce4:	8140038f 	ldh	r5,14(r16)
8110dce8:	8809883a 	mov	r4,r17
8110dcec:	11121c40 	call	811121c4 <_isatty_r>
8110dcf0:	10004c26 	beq	r2,zero,8110de24 <__smakebuf_r+0x1a8>
8110dcf4:	8080030b 	ldhu	r2,12(r16)
8110dcf8:	80c010c4 	addi	r3,r16,67
8110dcfc:	80c00015 	stw	r3,0(r16)
8110dd00:	10800054 	ori	r2,r2,1
8110dd04:	8080030d 	sth	r2,12(r16)
8110dd08:	00800044 	movi	r2,1
8110dd0c:	80c00415 	stw	r3,16(r16)
8110dd10:	80800515 	stw	r2,20(r16)
8110dd14:	04810004 	movi	r18,1024
8110dd18:	00000706 	br	8110dd38 <__smakebuf_r+0xbc>
8110dd1c:	8080030b 	ldhu	r2,12(r16)
8110dd20:	10c0200c 	andi	r3,r2,128
8110dd24:	18001f1e 	bne	r3,zero,8110dda4 <__smakebuf_r+0x128>
8110dd28:	04810004 	movi	r18,1024
8110dd2c:	10820014 	ori	r2,r2,2048
8110dd30:	8080030d 	sth	r2,12(r16)
8110dd34:	0027883a 	mov	r19,zero
8110dd38:	900b883a 	mov	r5,r18
8110dd3c:	8809883a 	mov	r4,r17
8110dd40:	110de380 	call	8110de38 <_malloc_r>
8110dd44:	10002c26 	beq	r2,zero,8110ddf8 <__smakebuf_r+0x17c>
8110dd48:	80c0030b 	ldhu	r3,12(r16)
8110dd4c:	01204474 	movhi	r4,33041
8110dd50:	21336404 	addi	r4,r4,-12912
8110dd54:	89000f15 	stw	r4,60(r17)
8110dd58:	18c02014 	ori	r3,r3,128
8110dd5c:	80c0030d 	sth	r3,12(r16)
8110dd60:	80800015 	stw	r2,0(r16)
8110dd64:	80800415 	stw	r2,16(r16)
8110dd68:	84800515 	stw	r18,20(r16)
8110dd6c:	98001a1e 	bne	r19,zero,8110ddd8 <__smakebuf_r+0x15c>
8110dd70:	dfc01317 	ldw	ra,76(sp)
8110dd74:	dcc01217 	ldw	r19,72(sp)
8110dd78:	dc801117 	ldw	r18,68(sp)
8110dd7c:	dc401017 	ldw	r17,64(sp)
8110dd80:	dc000f17 	ldw	r16,60(sp)
8110dd84:	dec01404 	addi	sp,sp,80
8110dd88:	f800283a 	ret
8110dd8c:	288010c4 	addi	r2,r5,67
8110dd90:	28800015 	stw	r2,0(r5)
8110dd94:	28800415 	stw	r2,16(r5)
8110dd98:	00800044 	movi	r2,1
8110dd9c:	28800515 	stw	r2,20(r5)
8110dda0:	f800283a 	ret
8110dda4:	04801004 	movi	r18,64
8110dda8:	003fe006 	br	8110dd2c <__reset+0xfb0edd2c>
8110ddac:	81000a17 	ldw	r4,40(r16)
8110ddb0:	00e04474 	movhi	r3,33041
8110ddb4:	18c10104 	addi	r3,r3,1028
8110ddb8:	20ffc51e 	bne	r4,r3,8110dcd0 <__reset+0xfb0edcd0>
8110ddbc:	8080030b 	ldhu	r2,12(r16)
8110ddc0:	04810004 	movi	r18,1024
8110ddc4:	84801315 	stw	r18,76(r16)
8110ddc8:	1484b03a 	or	r2,r2,r18
8110ddcc:	8080030d 	sth	r2,12(r16)
8110ddd0:	0027883a 	mov	r19,zero
8110ddd4:	003fd806 	br	8110dd38 <__reset+0xfb0edd38>
8110ddd8:	8140038f 	ldh	r5,14(r16)
8110dddc:	8809883a 	mov	r4,r17
8110dde0:	11121c40 	call	811121c4 <_isatty_r>
8110dde4:	103fe226 	beq	r2,zero,8110dd70 <__reset+0xfb0edd70>
8110dde8:	8080030b 	ldhu	r2,12(r16)
8110ddec:	10800054 	ori	r2,r2,1
8110ddf0:	8080030d 	sth	r2,12(r16)
8110ddf4:	003fde06 	br	8110dd70 <__reset+0xfb0edd70>
8110ddf8:	8080030b 	ldhu	r2,12(r16)
8110ddfc:	10c0800c 	andi	r3,r2,512
8110de00:	183fdb1e 	bne	r3,zero,8110dd70 <__reset+0xfb0edd70>
8110de04:	10800094 	ori	r2,r2,2
8110de08:	80c010c4 	addi	r3,r16,67
8110de0c:	8080030d 	sth	r2,12(r16)
8110de10:	00800044 	movi	r2,1
8110de14:	80c00015 	stw	r3,0(r16)
8110de18:	80c00415 	stw	r3,16(r16)
8110de1c:	80800515 	stw	r2,20(r16)
8110de20:	003fd306 	br	8110dd70 <__reset+0xfb0edd70>
8110de24:	04810004 	movi	r18,1024
8110de28:	003fc306 	br	8110dd38 <__reset+0xfb0edd38>
8110de2c:	0027883a 	mov	r19,zero
8110de30:	04810004 	movi	r18,1024
8110de34:	003fc006 	br	8110dd38 <__reset+0xfb0edd38>

8110de38 <_malloc_r>:
8110de38:	defff504 	addi	sp,sp,-44
8110de3c:	dc800315 	stw	r18,12(sp)
8110de40:	dfc00a15 	stw	ra,40(sp)
8110de44:	df000915 	stw	fp,36(sp)
8110de48:	ddc00815 	stw	r23,32(sp)
8110de4c:	dd800715 	stw	r22,28(sp)
8110de50:	dd400615 	stw	r21,24(sp)
8110de54:	dd000515 	stw	r20,20(sp)
8110de58:	dcc00415 	stw	r19,16(sp)
8110de5c:	dc400215 	stw	r17,8(sp)
8110de60:	dc000115 	stw	r16,4(sp)
8110de64:	288002c4 	addi	r2,r5,11
8110de68:	00c00584 	movi	r3,22
8110de6c:	2025883a 	mov	r18,r4
8110de70:	18807f2e 	bgeu	r3,r2,8110e070 <_malloc_r+0x238>
8110de74:	047ffe04 	movi	r17,-8
8110de78:	1462703a 	and	r17,r2,r17
8110de7c:	8800a316 	blt	r17,zero,8110e10c <_malloc_r+0x2d4>
8110de80:	8940a236 	bltu	r17,r5,8110e10c <_malloc_r+0x2d4>
8110de84:	11154c00 	call	811154c0 <__malloc_lock>
8110de88:	00807dc4 	movi	r2,503
8110de8c:	1441e92e 	bgeu	r2,r17,8110e634 <_malloc_r+0x7fc>
8110de90:	8804d27a 	srli	r2,r17,9
8110de94:	1000a126 	beq	r2,zero,8110e11c <_malloc_r+0x2e4>
8110de98:	00c00104 	movi	r3,4
8110de9c:	18811e36 	bltu	r3,r2,8110e318 <_malloc_r+0x4e0>
8110dea0:	8804d1ba 	srli	r2,r17,6
8110dea4:	12000e44 	addi	r8,r2,57
8110dea8:	11c00e04 	addi	r7,r2,56
8110deac:	4209883a 	add	r4,r8,r8
8110deb0:	04e044b4 	movhi	r19,33042
8110deb4:	2109883a 	add	r4,r4,r4
8110deb8:	9cf2ad04 	addi	r19,r19,-13644
8110debc:	2109883a 	add	r4,r4,r4
8110dec0:	9909883a 	add	r4,r19,r4
8110dec4:	24000117 	ldw	r16,4(r4)
8110dec8:	213ffe04 	addi	r4,r4,-8
8110decc:	24009726 	beq	r4,r16,8110e12c <_malloc_r+0x2f4>
8110ded0:	80800117 	ldw	r2,4(r16)
8110ded4:	01bfff04 	movi	r6,-4
8110ded8:	014003c4 	movi	r5,15
8110dedc:	1184703a 	and	r2,r2,r6
8110dee0:	1447c83a 	sub	r3,r2,r17
8110dee4:	28c00716 	blt	r5,r3,8110df04 <_malloc_r+0xcc>
8110dee8:	1800920e 	bge	r3,zero,8110e134 <_malloc_r+0x2fc>
8110deec:	84000317 	ldw	r16,12(r16)
8110def0:	24008e26 	beq	r4,r16,8110e12c <_malloc_r+0x2f4>
8110def4:	80800117 	ldw	r2,4(r16)
8110def8:	1184703a 	and	r2,r2,r6
8110defc:	1447c83a 	sub	r3,r2,r17
8110df00:	28fff90e 	bge	r5,r3,8110dee8 <__reset+0xfb0edee8>
8110df04:	3809883a 	mov	r4,r7
8110df08:	01a044b4 	movhi	r6,33042
8110df0c:	9c000417 	ldw	r16,16(r19)
8110df10:	31b2ad04 	addi	r6,r6,-13644
8110df14:	32000204 	addi	r8,r6,8
8110df18:	82013426 	beq	r16,r8,8110e3ec <_malloc_r+0x5b4>
8110df1c:	80c00117 	ldw	r3,4(r16)
8110df20:	00bfff04 	movi	r2,-4
8110df24:	188e703a 	and	r7,r3,r2
8110df28:	3c45c83a 	sub	r2,r7,r17
8110df2c:	00c003c4 	movi	r3,15
8110df30:	18811f16 	blt	r3,r2,8110e3b0 <_malloc_r+0x578>
8110df34:	32000515 	stw	r8,20(r6)
8110df38:	32000415 	stw	r8,16(r6)
8110df3c:	10007f0e 	bge	r2,zero,8110e13c <_malloc_r+0x304>
8110df40:	00807fc4 	movi	r2,511
8110df44:	11c0fd36 	bltu	r2,r7,8110e33c <_malloc_r+0x504>
8110df48:	3806d0fa 	srli	r3,r7,3
8110df4c:	01c00044 	movi	r7,1
8110df50:	30800117 	ldw	r2,4(r6)
8110df54:	19400044 	addi	r5,r3,1
8110df58:	294b883a 	add	r5,r5,r5
8110df5c:	1807d0ba 	srai	r3,r3,2
8110df60:	294b883a 	add	r5,r5,r5
8110df64:	294b883a 	add	r5,r5,r5
8110df68:	298b883a 	add	r5,r5,r6
8110df6c:	38c6983a 	sll	r3,r7,r3
8110df70:	29c00017 	ldw	r7,0(r5)
8110df74:	2a7ffe04 	addi	r9,r5,-8
8110df78:	1886b03a 	or	r3,r3,r2
8110df7c:	82400315 	stw	r9,12(r16)
8110df80:	81c00215 	stw	r7,8(r16)
8110df84:	30c00115 	stw	r3,4(r6)
8110df88:	2c000015 	stw	r16,0(r5)
8110df8c:	3c000315 	stw	r16,12(r7)
8110df90:	2005d0ba 	srai	r2,r4,2
8110df94:	01400044 	movi	r5,1
8110df98:	288a983a 	sll	r5,r5,r2
8110df9c:	19406f36 	bltu	r3,r5,8110e15c <_malloc_r+0x324>
8110dfa0:	28c4703a 	and	r2,r5,r3
8110dfa4:	10000a1e 	bne	r2,zero,8110dfd0 <_malloc_r+0x198>
8110dfa8:	00bfff04 	movi	r2,-4
8110dfac:	294b883a 	add	r5,r5,r5
8110dfb0:	2088703a 	and	r4,r4,r2
8110dfb4:	28c4703a 	and	r2,r5,r3
8110dfb8:	21000104 	addi	r4,r4,4
8110dfbc:	1000041e 	bne	r2,zero,8110dfd0 <_malloc_r+0x198>
8110dfc0:	294b883a 	add	r5,r5,r5
8110dfc4:	28c4703a 	and	r2,r5,r3
8110dfc8:	21000104 	addi	r4,r4,4
8110dfcc:	103ffc26 	beq	r2,zero,8110dfc0 <__reset+0xfb0edfc0>
8110dfd0:	02bfff04 	movi	r10,-4
8110dfd4:	024003c4 	movi	r9,15
8110dfd8:	21800044 	addi	r6,r4,1
8110dfdc:	318d883a 	add	r6,r6,r6
8110dfe0:	318d883a 	add	r6,r6,r6
8110dfe4:	318d883a 	add	r6,r6,r6
8110dfe8:	998d883a 	add	r6,r19,r6
8110dfec:	333ffe04 	addi	r12,r6,-8
8110dff0:	2017883a 	mov	r11,r4
8110dff4:	31800104 	addi	r6,r6,4
8110dff8:	34000017 	ldw	r16,0(r6)
8110dffc:	31fffd04 	addi	r7,r6,-12
8110e000:	81c0041e 	bne	r16,r7,8110e014 <_malloc_r+0x1dc>
8110e004:	0000fb06 	br	8110e3f4 <_malloc_r+0x5bc>
8110e008:	1801030e 	bge	r3,zero,8110e418 <_malloc_r+0x5e0>
8110e00c:	84000317 	ldw	r16,12(r16)
8110e010:	81c0f826 	beq	r16,r7,8110e3f4 <_malloc_r+0x5bc>
8110e014:	80800117 	ldw	r2,4(r16)
8110e018:	1284703a 	and	r2,r2,r10
8110e01c:	1447c83a 	sub	r3,r2,r17
8110e020:	48fff90e 	bge	r9,r3,8110e008 <__reset+0xfb0ee008>
8110e024:	80800317 	ldw	r2,12(r16)
8110e028:	81000217 	ldw	r4,8(r16)
8110e02c:	89400054 	ori	r5,r17,1
8110e030:	81400115 	stw	r5,4(r16)
8110e034:	20800315 	stw	r2,12(r4)
8110e038:	11000215 	stw	r4,8(r2)
8110e03c:	8463883a 	add	r17,r16,r17
8110e040:	9c400515 	stw	r17,20(r19)
8110e044:	9c400415 	stw	r17,16(r19)
8110e048:	18800054 	ori	r2,r3,1
8110e04c:	88800115 	stw	r2,4(r17)
8110e050:	8a000315 	stw	r8,12(r17)
8110e054:	8a000215 	stw	r8,8(r17)
8110e058:	88e3883a 	add	r17,r17,r3
8110e05c:	88c00015 	stw	r3,0(r17)
8110e060:	9009883a 	mov	r4,r18
8110e064:	11154e40 	call	811154e4 <__malloc_unlock>
8110e068:	80800204 	addi	r2,r16,8
8110e06c:	00001b06 	br	8110e0dc <_malloc_r+0x2a4>
8110e070:	04400404 	movi	r17,16
8110e074:	89402536 	bltu	r17,r5,8110e10c <_malloc_r+0x2d4>
8110e078:	11154c00 	call	811154c0 <__malloc_lock>
8110e07c:	00800184 	movi	r2,6
8110e080:	01000084 	movi	r4,2
8110e084:	04e044b4 	movhi	r19,33042
8110e088:	1085883a 	add	r2,r2,r2
8110e08c:	9cf2ad04 	addi	r19,r19,-13644
8110e090:	1085883a 	add	r2,r2,r2
8110e094:	9885883a 	add	r2,r19,r2
8110e098:	14000117 	ldw	r16,4(r2)
8110e09c:	10fffe04 	addi	r3,r2,-8
8110e0a0:	80c0d926 	beq	r16,r3,8110e408 <_malloc_r+0x5d0>
8110e0a4:	80c00117 	ldw	r3,4(r16)
8110e0a8:	81000317 	ldw	r4,12(r16)
8110e0ac:	00bfff04 	movi	r2,-4
8110e0b0:	1884703a 	and	r2,r3,r2
8110e0b4:	81400217 	ldw	r5,8(r16)
8110e0b8:	8085883a 	add	r2,r16,r2
8110e0bc:	10c00117 	ldw	r3,4(r2)
8110e0c0:	29000315 	stw	r4,12(r5)
8110e0c4:	21400215 	stw	r5,8(r4)
8110e0c8:	18c00054 	ori	r3,r3,1
8110e0cc:	10c00115 	stw	r3,4(r2)
8110e0d0:	9009883a 	mov	r4,r18
8110e0d4:	11154e40 	call	811154e4 <__malloc_unlock>
8110e0d8:	80800204 	addi	r2,r16,8
8110e0dc:	dfc00a17 	ldw	ra,40(sp)
8110e0e0:	df000917 	ldw	fp,36(sp)
8110e0e4:	ddc00817 	ldw	r23,32(sp)
8110e0e8:	dd800717 	ldw	r22,28(sp)
8110e0ec:	dd400617 	ldw	r21,24(sp)
8110e0f0:	dd000517 	ldw	r20,20(sp)
8110e0f4:	dcc00417 	ldw	r19,16(sp)
8110e0f8:	dc800317 	ldw	r18,12(sp)
8110e0fc:	dc400217 	ldw	r17,8(sp)
8110e100:	dc000117 	ldw	r16,4(sp)
8110e104:	dec00b04 	addi	sp,sp,44
8110e108:	f800283a 	ret
8110e10c:	00800304 	movi	r2,12
8110e110:	90800015 	stw	r2,0(r18)
8110e114:	0005883a 	mov	r2,zero
8110e118:	003ff006 	br	8110e0dc <__reset+0xfb0ee0dc>
8110e11c:	01002004 	movi	r4,128
8110e120:	02001004 	movi	r8,64
8110e124:	01c00fc4 	movi	r7,63
8110e128:	003f6106 	br	8110deb0 <__reset+0xfb0edeb0>
8110e12c:	4009883a 	mov	r4,r8
8110e130:	003f7506 	br	8110df08 <__reset+0xfb0edf08>
8110e134:	81000317 	ldw	r4,12(r16)
8110e138:	003fde06 	br	8110e0b4 <__reset+0xfb0ee0b4>
8110e13c:	81c5883a 	add	r2,r16,r7
8110e140:	11400117 	ldw	r5,4(r2)
8110e144:	9009883a 	mov	r4,r18
8110e148:	29400054 	ori	r5,r5,1
8110e14c:	11400115 	stw	r5,4(r2)
8110e150:	11154e40 	call	811154e4 <__malloc_unlock>
8110e154:	80800204 	addi	r2,r16,8
8110e158:	003fe006 	br	8110e0dc <__reset+0xfb0ee0dc>
8110e15c:	9c000217 	ldw	r16,8(r19)
8110e160:	00bfff04 	movi	r2,-4
8110e164:	85800117 	ldw	r22,4(r16)
8110e168:	b0ac703a 	and	r22,r22,r2
8110e16c:	b4400336 	bltu	r22,r17,8110e17c <_malloc_r+0x344>
8110e170:	b445c83a 	sub	r2,r22,r17
8110e174:	00c003c4 	movi	r3,15
8110e178:	18805d16 	blt	r3,r2,8110e2f0 <_malloc_r+0x4b8>
8110e17c:	05e044b4 	movhi	r23,33042
8110e180:	00a044b4 	movhi	r2,33042
8110e184:	10b8eb04 	addi	r2,r2,-7252
8110e188:	bdf8c004 	addi	r23,r23,-7424
8110e18c:	15400017 	ldw	r21,0(r2)
8110e190:	b8c00017 	ldw	r3,0(r23)
8110e194:	00bfffc4 	movi	r2,-1
8110e198:	858d883a 	add	r6,r16,r22
8110e19c:	8d6b883a 	add	r21,r17,r21
8110e1a0:	1880ea26 	beq	r3,r2,8110e54c <_malloc_r+0x714>
8110e1a4:	ad4403c4 	addi	r21,r21,4111
8110e1a8:	00bc0004 	movi	r2,-4096
8110e1ac:	a8aa703a 	and	r21,r21,r2
8110e1b0:	a80b883a 	mov	r5,r21
8110e1b4:	9009883a 	mov	r4,r18
8110e1b8:	d9800015 	stw	r6,0(sp)
8110e1bc:	11102d80 	call	811102d8 <_sbrk_r>
8110e1c0:	1029883a 	mov	r20,r2
8110e1c4:	00bfffc4 	movi	r2,-1
8110e1c8:	d9800017 	ldw	r6,0(sp)
8110e1cc:	a080e826 	beq	r20,r2,8110e570 <_malloc_r+0x738>
8110e1d0:	a180a636 	bltu	r20,r6,8110e46c <_malloc_r+0x634>
8110e1d4:	072044b4 	movhi	fp,33042
8110e1d8:	e738f404 	addi	fp,fp,-7216
8110e1dc:	e0800017 	ldw	r2,0(fp)
8110e1e0:	a887883a 	add	r3,r21,r2
8110e1e4:	e0c00015 	stw	r3,0(fp)
8110e1e8:	3500e626 	beq	r6,r20,8110e584 <_malloc_r+0x74c>
8110e1ec:	b9000017 	ldw	r4,0(r23)
8110e1f0:	00bfffc4 	movi	r2,-1
8110e1f4:	2080ee26 	beq	r4,r2,8110e5b0 <_malloc_r+0x778>
8110e1f8:	a185c83a 	sub	r2,r20,r6
8110e1fc:	10c5883a 	add	r2,r2,r3
8110e200:	e0800015 	stw	r2,0(fp)
8110e204:	a0c001cc 	andi	r3,r20,7
8110e208:	1800bc26 	beq	r3,zero,8110e4fc <_malloc_r+0x6c4>
8110e20c:	a0e9c83a 	sub	r20,r20,r3
8110e210:	00840204 	movi	r2,4104
8110e214:	a5000204 	addi	r20,r20,8
8110e218:	10c7c83a 	sub	r3,r2,r3
8110e21c:	a545883a 	add	r2,r20,r21
8110e220:	1083ffcc 	andi	r2,r2,4095
8110e224:	18abc83a 	sub	r21,r3,r2
8110e228:	a80b883a 	mov	r5,r21
8110e22c:	9009883a 	mov	r4,r18
8110e230:	11102d80 	call	811102d8 <_sbrk_r>
8110e234:	00ffffc4 	movi	r3,-1
8110e238:	10c0e126 	beq	r2,r3,8110e5c0 <_malloc_r+0x788>
8110e23c:	1505c83a 	sub	r2,r2,r20
8110e240:	1545883a 	add	r2,r2,r21
8110e244:	10800054 	ori	r2,r2,1
8110e248:	e0c00017 	ldw	r3,0(fp)
8110e24c:	9d000215 	stw	r20,8(r19)
8110e250:	a0800115 	stw	r2,4(r20)
8110e254:	a8c7883a 	add	r3,r21,r3
8110e258:	e0c00015 	stw	r3,0(fp)
8110e25c:	84c00e26 	beq	r16,r19,8110e298 <_malloc_r+0x460>
8110e260:	018003c4 	movi	r6,15
8110e264:	3580a72e 	bgeu	r6,r22,8110e504 <_malloc_r+0x6cc>
8110e268:	81400117 	ldw	r5,4(r16)
8110e26c:	013ffe04 	movi	r4,-8
8110e270:	b0bffd04 	addi	r2,r22,-12
8110e274:	1104703a 	and	r2,r2,r4
8110e278:	2900004c 	andi	r4,r5,1
8110e27c:	2088b03a 	or	r4,r4,r2
8110e280:	81000115 	stw	r4,4(r16)
8110e284:	01400144 	movi	r5,5
8110e288:	8089883a 	add	r4,r16,r2
8110e28c:	21400115 	stw	r5,4(r4)
8110e290:	21400215 	stw	r5,8(r4)
8110e294:	3080cd36 	bltu	r6,r2,8110e5cc <_malloc_r+0x794>
8110e298:	00a044b4 	movhi	r2,33042
8110e29c:	10b8ea04 	addi	r2,r2,-7256
8110e2a0:	11000017 	ldw	r4,0(r2)
8110e2a4:	20c0012e 	bgeu	r4,r3,8110e2ac <_malloc_r+0x474>
8110e2a8:	10c00015 	stw	r3,0(r2)
8110e2ac:	00a044b4 	movhi	r2,33042
8110e2b0:	10b8e904 	addi	r2,r2,-7260
8110e2b4:	11000017 	ldw	r4,0(r2)
8110e2b8:	9c000217 	ldw	r16,8(r19)
8110e2bc:	20c0012e 	bgeu	r4,r3,8110e2c4 <_malloc_r+0x48c>
8110e2c0:	10c00015 	stw	r3,0(r2)
8110e2c4:	80c00117 	ldw	r3,4(r16)
8110e2c8:	00bfff04 	movi	r2,-4
8110e2cc:	1886703a 	and	r3,r3,r2
8110e2d0:	1c45c83a 	sub	r2,r3,r17
8110e2d4:	1c400236 	bltu	r3,r17,8110e2e0 <_malloc_r+0x4a8>
8110e2d8:	00c003c4 	movi	r3,15
8110e2dc:	18800416 	blt	r3,r2,8110e2f0 <_malloc_r+0x4b8>
8110e2e0:	9009883a 	mov	r4,r18
8110e2e4:	11154e40 	call	811154e4 <__malloc_unlock>
8110e2e8:	0005883a 	mov	r2,zero
8110e2ec:	003f7b06 	br	8110e0dc <__reset+0xfb0ee0dc>
8110e2f0:	88c00054 	ori	r3,r17,1
8110e2f4:	80c00115 	stw	r3,4(r16)
8110e2f8:	8463883a 	add	r17,r16,r17
8110e2fc:	10800054 	ori	r2,r2,1
8110e300:	9c400215 	stw	r17,8(r19)
8110e304:	88800115 	stw	r2,4(r17)
8110e308:	9009883a 	mov	r4,r18
8110e30c:	11154e40 	call	811154e4 <__malloc_unlock>
8110e310:	80800204 	addi	r2,r16,8
8110e314:	003f7106 	br	8110e0dc <__reset+0xfb0ee0dc>
8110e318:	00c00504 	movi	r3,20
8110e31c:	18804a2e 	bgeu	r3,r2,8110e448 <_malloc_r+0x610>
8110e320:	00c01504 	movi	r3,84
8110e324:	18806e36 	bltu	r3,r2,8110e4e0 <_malloc_r+0x6a8>
8110e328:	8804d33a 	srli	r2,r17,12
8110e32c:	12001bc4 	addi	r8,r2,111
8110e330:	11c01b84 	addi	r7,r2,110
8110e334:	4209883a 	add	r4,r8,r8
8110e338:	003edd06 	br	8110deb0 <__reset+0xfb0edeb0>
8110e33c:	3804d27a 	srli	r2,r7,9
8110e340:	00c00104 	movi	r3,4
8110e344:	1880442e 	bgeu	r3,r2,8110e458 <_malloc_r+0x620>
8110e348:	00c00504 	movi	r3,20
8110e34c:	18808136 	bltu	r3,r2,8110e554 <_malloc_r+0x71c>
8110e350:	11401704 	addi	r5,r2,92
8110e354:	10c016c4 	addi	r3,r2,91
8110e358:	294b883a 	add	r5,r5,r5
8110e35c:	294b883a 	add	r5,r5,r5
8110e360:	294b883a 	add	r5,r5,r5
8110e364:	994b883a 	add	r5,r19,r5
8110e368:	28800017 	ldw	r2,0(r5)
8110e36c:	01a044b4 	movhi	r6,33042
8110e370:	297ffe04 	addi	r5,r5,-8
8110e374:	31b2ad04 	addi	r6,r6,-13644
8110e378:	28806526 	beq	r5,r2,8110e510 <_malloc_r+0x6d8>
8110e37c:	01bfff04 	movi	r6,-4
8110e380:	10c00117 	ldw	r3,4(r2)
8110e384:	1986703a 	and	r3,r3,r6
8110e388:	38c0022e 	bgeu	r7,r3,8110e394 <_malloc_r+0x55c>
8110e38c:	10800217 	ldw	r2,8(r2)
8110e390:	28bffb1e 	bne	r5,r2,8110e380 <__reset+0xfb0ee380>
8110e394:	11400317 	ldw	r5,12(r2)
8110e398:	98c00117 	ldw	r3,4(r19)
8110e39c:	81400315 	stw	r5,12(r16)
8110e3a0:	80800215 	stw	r2,8(r16)
8110e3a4:	2c000215 	stw	r16,8(r5)
8110e3a8:	14000315 	stw	r16,12(r2)
8110e3ac:	003ef806 	br	8110df90 <__reset+0xfb0edf90>
8110e3b0:	88c00054 	ori	r3,r17,1
8110e3b4:	80c00115 	stw	r3,4(r16)
8110e3b8:	8463883a 	add	r17,r16,r17
8110e3bc:	34400515 	stw	r17,20(r6)
8110e3c0:	34400415 	stw	r17,16(r6)
8110e3c4:	10c00054 	ori	r3,r2,1
8110e3c8:	8a000315 	stw	r8,12(r17)
8110e3cc:	8a000215 	stw	r8,8(r17)
8110e3d0:	88c00115 	stw	r3,4(r17)
8110e3d4:	88a3883a 	add	r17,r17,r2
8110e3d8:	88800015 	stw	r2,0(r17)
8110e3dc:	9009883a 	mov	r4,r18
8110e3e0:	11154e40 	call	811154e4 <__malloc_unlock>
8110e3e4:	80800204 	addi	r2,r16,8
8110e3e8:	003f3c06 	br	8110e0dc <__reset+0xfb0ee0dc>
8110e3ec:	30c00117 	ldw	r3,4(r6)
8110e3f0:	003ee706 	br	8110df90 <__reset+0xfb0edf90>
8110e3f4:	5ac00044 	addi	r11,r11,1
8110e3f8:	588000cc 	andi	r2,r11,3
8110e3fc:	31800204 	addi	r6,r6,8
8110e400:	103efd1e 	bne	r2,zero,8110dff8 <__reset+0xfb0edff8>
8110e404:	00002406 	br	8110e498 <_malloc_r+0x660>
8110e408:	14000317 	ldw	r16,12(r2)
8110e40c:	143f251e 	bne	r2,r16,8110e0a4 <__reset+0xfb0ee0a4>
8110e410:	21000084 	addi	r4,r4,2
8110e414:	003ebc06 	br	8110df08 <__reset+0xfb0edf08>
8110e418:	8085883a 	add	r2,r16,r2
8110e41c:	10c00117 	ldw	r3,4(r2)
8110e420:	81000317 	ldw	r4,12(r16)
8110e424:	81400217 	ldw	r5,8(r16)
8110e428:	18c00054 	ori	r3,r3,1
8110e42c:	10c00115 	stw	r3,4(r2)
8110e430:	29000315 	stw	r4,12(r5)
8110e434:	21400215 	stw	r5,8(r4)
8110e438:	9009883a 	mov	r4,r18
8110e43c:	11154e40 	call	811154e4 <__malloc_unlock>
8110e440:	80800204 	addi	r2,r16,8
8110e444:	003f2506 	br	8110e0dc <__reset+0xfb0ee0dc>
8110e448:	12001704 	addi	r8,r2,92
8110e44c:	11c016c4 	addi	r7,r2,91
8110e450:	4209883a 	add	r4,r8,r8
8110e454:	003e9606 	br	8110deb0 <__reset+0xfb0edeb0>
8110e458:	3804d1ba 	srli	r2,r7,6
8110e45c:	11400e44 	addi	r5,r2,57
8110e460:	10c00e04 	addi	r3,r2,56
8110e464:	294b883a 	add	r5,r5,r5
8110e468:	003fbc06 	br	8110e35c <__reset+0xfb0ee35c>
8110e46c:	84ff5926 	beq	r16,r19,8110e1d4 <__reset+0xfb0ee1d4>
8110e470:	00a044b4 	movhi	r2,33042
8110e474:	10b2ad04 	addi	r2,r2,-13644
8110e478:	14000217 	ldw	r16,8(r2)
8110e47c:	00bfff04 	movi	r2,-4
8110e480:	80c00117 	ldw	r3,4(r16)
8110e484:	1886703a 	and	r3,r3,r2
8110e488:	003f9106 	br	8110e2d0 <__reset+0xfb0ee2d0>
8110e48c:	60800217 	ldw	r2,8(r12)
8110e490:	213fffc4 	addi	r4,r4,-1
8110e494:	1300651e 	bne	r2,r12,8110e62c <_malloc_r+0x7f4>
8110e498:	208000cc 	andi	r2,r4,3
8110e49c:	633ffe04 	addi	r12,r12,-8
8110e4a0:	103ffa1e 	bne	r2,zero,8110e48c <__reset+0xfb0ee48c>
8110e4a4:	98800117 	ldw	r2,4(r19)
8110e4a8:	0146303a 	nor	r3,zero,r5
8110e4ac:	1884703a 	and	r2,r3,r2
8110e4b0:	98800115 	stw	r2,4(r19)
8110e4b4:	294b883a 	add	r5,r5,r5
8110e4b8:	117f2836 	bltu	r2,r5,8110e15c <__reset+0xfb0ee15c>
8110e4bc:	283f2726 	beq	r5,zero,8110e15c <__reset+0xfb0ee15c>
8110e4c0:	2886703a 	and	r3,r5,r2
8110e4c4:	5809883a 	mov	r4,r11
8110e4c8:	183ec31e 	bne	r3,zero,8110dfd8 <__reset+0xfb0edfd8>
8110e4cc:	294b883a 	add	r5,r5,r5
8110e4d0:	2886703a 	and	r3,r5,r2
8110e4d4:	21000104 	addi	r4,r4,4
8110e4d8:	183ffc26 	beq	r3,zero,8110e4cc <__reset+0xfb0ee4cc>
8110e4dc:	003ebe06 	br	8110dfd8 <__reset+0xfb0edfd8>
8110e4e0:	00c05504 	movi	r3,340
8110e4e4:	18801236 	bltu	r3,r2,8110e530 <_malloc_r+0x6f8>
8110e4e8:	8804d3fa 	srli	r2,r17,15
8110e4ec:	12001e04 	addi	r8,r2,120
8110e4f0:	11c01dc4 	addi	r7,r2,119
8110e4f4:	4209883a 	add	r4,r8,r8
8110e4f8:	003e6d06 	br	8110deb0 <__reset+0xfb0edeb0>
8110e4fc:	00c40004 	movi	r3,4096
8110e500:	003f4606 	br	8110e21c <__reset+0xfb0ee21c>
8110e504:	00800044 	movi	r2,1
8110e508:	a0800115 	stw	r2,4(r20)
8110e50c:	003f7406 	br	8110e2e0 <__reset+0xfb0ee2e0>
8110e510:	1805d0ba 	srai	r2,r3,2
8110e514:	01c00044 	movi	r7,1
8110e518:	30c00117 	ldw	r3,4(r6)
8110e51c:	388e983a 	sll	r7,r7,r2
8110e520:	2805883a 	mov	r2,r5
8110e524:	38c6b03a 	or	r3,r7,r3
8110e528:	30c00115 	stw	r3,4(r6)
8110e52c:	003f9b06 	br	8110e39c <__reset+0xfb0ee39c>
8110e530:	00c15504 	movi	r3,1364
8110e534:	18801a36 	bltu	r3,r2,8110e5a0 <_malloc_r+0x768>
8110e538:	8804d4ba 	srli	r2,r17,18
8110e53c:	12001f44 	addi	r8,r2,125
8110e540:	11c01f04 	addi	r7,r2,124
8110e544:	4209883a 	add	r4,r8,r8
8110e548:	003e5906 	br	8110deb0 <__reset+0xfb0edeb0>
8110e54c:	ad400404 	addi	r21,r21,16
8110e550:	003f1706 	br	8110e1b0 <__reset+0xfb0ee1b0>
8110e554:	00c01504 	movi	r3,84
8110e558:	18802336 	bltu	r3,r2,8110e5e8 <_malloc_r+0x7b0>
8110e55c:	3804d33a 	srli	r2,r7,12
8110e560:	11401bc4 	addi	r5,r2,111
8110e564:	10c01b84 	addi	r3,r2,110
8110e568:	294b883a 	add	r5,r5,r5
8110e56c:	003f7b06 	br	8110e35c <__reset+0xfb0ee35c>
8110e570:	9c000217 	ldw	r16,8(r19)
8110e574:	00bfff04 	movi	r2,-4
8110e578:	80c00117 	ldw	r3,4(r16)
8110e57c:	1886703a 	and	r3,r3,r2
8110e580:	003f5306 	br	8110e2d0 <__reset+0xfb0ee2d0>
8110e584:	3083ffcc 	andi	r2,r6,4095
8110e588:	103f181e 	bne	r2,zero,8110e1ec <__reset+0xfb0ee1ec>
8110e58c:	99000217 	ldw	r4,8(r19)
8110e590:	b545883a 	add	r2,r22,r21
8110e594:	10800054 	ori	r2,r2,1
8110e598:	20800115 	stw	r2,4(r4)
8110e59c:	003f3e06 	br	8110e298 <__reset+0xfb0ee298>
8110e5a0:	01003f84 	movi	r4,254
8110e5a4:	02001fc4 	movi	r8,127
8110e5a8:	01c01f84 	movi	r7,126
8110e5ac:	003e4006 	br	8110deb0 <__reset+0xfb0edeb0>
8110e5b0:	00a044b4 	movhi	r2,33042
8110e5b4:	10b8c004 	addi	r2,r2,-7424
8110e5b8:	15000015 	stw	r20,0(r2)
8110e5bc:	003f1106 	br	8110e204 <__reset+0xfb0ee204>
8110e5c0:	00800044 	movi	r2,1
8110e5c4:	002b883a 	mov	r21,zero
8110e5c8:	003f1f06 	br	8110e248 <__reset+0xfb0ee248>
8110e5cc:	81400204 	addi	r5,r16,8
8110e5d0:	9009883a 	mov	r4,r18
8110e5d4:	110d24c0 	call	8110d24c <_free_r>
8110e5d8:	00a044b4 	movhi	r2,33042
8110e5dc:	10b8f404 	addi	r2,r2,-7216
8110e5e0:	10c00017 	ldw	r3,0(r2)
8110e5e4:	003f2c06 	br	8110e298 <__reset+0xfb0ee298>
8110e5e8:	00c05504 	movi	r3,340
8110e5ec:	18800536 	bltu	r3,r2,8110e604 <_malloc_r+0x7cc>
8110e5f0:	3804d3fa 	srli	r2,r7,15
8110e5f4:	11401e04 	addi	r5,r2,120
8110e5f8:	10c01dc4 	addi	r3,r2,119
8110e5fc:	294b883a 	add	r5,r5,r5
8110e600:	003f5606 	br	8110e35c <__reset+0xfb0ee35c>
8110e604:	00c15504 	movi	r3,1364
8110e608:	18800536 	bltu	r3,r2,8110e620 <_malloc_r+0x7e8>
8110e60c:	3804d4ba 	srli	r2,r7,18
8110e610:	11401f44 	addi	r5,r2,125
8110e614:	10c01f04 	addi	r3,r2,124
8110e618:	294b883a 	add	r5,r5,r5
8110e61c:	003f4f06 	br	8110e35c <__reset+0xfb0ee35c>
8110e620:	01403f84 	movi	r5,254
8110e624:	00c01f84 	movi	r3,126
8110e628:	003f4c06 	br	8110e35c <__reset+0xfb0ee35c>
8110e62c:	98800117 	ldw	r2,4(r19)
8110e630:	003fa006 	br	8110e4b4 <__reset+0xfb0ee4b4>
8110e634:	8808d0fa 	srli	r4,r17,3
8110e638:	20800044 	addi	r2,r4,1
8110e63c:	1085883a 	add	r2,r2,r2
8110e640:	003e9006 	br	8110e084 <__reset+0xfb0ee084>

8110e644 <memchr>:
8110e644:	208000cc 	andi	r2,r4,3
8110e648:	280f883a 	mov	r7,r5
8110e64c:	10003426 	beq	r2,zero,8110e720 <memchr+0xdc>
8110e650:	30bfffc4 	addi	r2,r6,-1
8110e654:	30001a26 	beq	r6,zero,8110e6c0 <memchr+0x7c>
8110e658:	20c00003 	ldbu	r3,0(r4)
8110e65c:	29803fcc 	andi	r6,r5,255
8110e660:	30c0051e 	bne	r6,r3,8110e678 <memchr+0x34>
8110e664:	00001806 	br	8110e6c8 <memchr+0x84>
8110e668:	10001526 	beq	r2,zero,8110e6c0 <memchr+0x7c>
8110e66c:	20c00003 	ldbu	r3,0(r4)
8110e670:	10bfffc4 	addi	r2,r2,-1
8110e674:	30c01426 	beq	r6,r3,8110e6c8 <memchr+0x84>
8110e678:	21000044 	addi	r4,r4,1
8110e67c:	20c000cc 	andi	r3,r4,3
8110e680:	183ff91e 	bne	r3,zero,8110e668 <__reset+0xfb0ee668>
8110e684:	020000c4 	movi	r8,3
8110e688:	40801136 	bltu	r8,r2,8110e6d0 <memchr+0x8c>
8110e68c:	10000c26 	beq	r2,zero,8110e6c0 <memchr+0x7c>
8110e690:	20c00003 	ldbu	r3,0(r4)
8110e694:	29403fcc 	andi	r5,r5,255
8110e698:	28c00b26 	beq	r5,r3,8110e6c8 <memchr+0x84>
8110e69c:	20c00044 	addi	r3,r4,1
8110e6a0:	39803fcc 	andi	r6,r7,255
8110e6a4:	2089883a 	add	r4,r4,r2
8110e6a8:	00000306 	br	8110e6b8 <memchr+0x74>
8110e6ac:	18c00044 	addi	r3,r3,1
8110e6b0:	197fffc3 	ldbu	r5,-1(r3)
8110e6b4:	31400526 	beq	r6,r5,8110e6cc <memchr+0x88>
8110e6b8:	1805883a 	mov	r2,r3
8110e6bc:	20fffb1e 	bne	r4,r3,8110e6ac <__reset+0xfb0ee6ac>
8110e6c0:	0005883a 	mov	r2,zero
8110e6c4:	f800283a 	ret
8110e6c8:	2005883a 	mov	r2,r4
8110e6cc:	f800283a 	ret
8110e6d0:	28c03fcc 	andi	r3,r5,255
8110e6d4:	1812923a 	slli	r9,r3,8
8110e6d8:	02ffbff4 	movhi	r11,65279
8110e6dc:	02a02074 	movhi	r10,32897
8110e6e0:	48d2b03a 	or	r9,r9,r3
8110e6e4:	4806943a 	slli	r3,r9,16
8110e6e8:	5affbfc4 	addi	r11,r11,-257
8110e6ec:	52a02004 	addi	r10,r10,-32640
8110e6f0:	48d2b03a 	or	r9,r9,r3
8110e6f4:	20c00017 	ldw	r3,0(r4)
8110e6f8:	48c6f03a 	xor	r3,r9,r3
8110e6fc:	1acd883a 	add	r6,r3,r11
8110e700:	00c6303a 	nor	r3,zero,r3
8110e704:	30c6703a 	and	r3,r6,r3
8110e708:	1a86703a 	and	r3,r3,r10
8110e70c:	183fe01e 	bne	r3,zero,8110e690 <__reset+0xfb0ee690>
8110e710:	10bfff04 	addi	r2,r2,-4
8110e714:	21000104 	addi	r4,r4,4
8110e718:	40bff636 	bltu	r8,r2,8110e6f4 <__reset+0xfb0ee6f4>
8110e71c:	003fdb06 	br	8110e68c <__reset+0xfb0ee68c>
8110e720:	3005883a 	mov	r2,r6
8110e724:	003fd706 	br	8110e684 <__reset+0xfb0ee684>

8110e728 <memmove>:
8110e728:	2005883a 	mov	r2,r4
8110e72c:	29000b2e 	bgeu	r5,r4,8110e75c <memmove+0x34>
8110e730:	298f883a 	add	r7,r5,r6
8110e734:	21c0092e 	bgeu	r4,r7,8110e75c <memmove+0x34>
8110e738:	2187883a 	add	r3,r4,r6
8110e73c:	198bc83a 	sub	r5,r3,r6
8110e740:	30004826 	beq	r6,zero,8110e864 <memmove+0x13c>
8110e744:	39ffffc4 	addi	r7,r7,-1
8110e748:	39000003 	ldbu	r4,0(r7)
8110e74c:	18ffffc4 	addi	r3,r3,-1
8110e750:	19000005 	stb	r4,0(r3)
8110e754:	28fffb1e 	bne	r5,r3,8110e744 <__reset+0xfb0ee744>
8110e758:	f800283a 	ret
8110e75c:	00c003c4 	movi	r3,15
8110e760:	1980412e 	bgeu	r3,r6,8110e868 <memmove+0x140>
8110e764:	2886b03a 	or	r3,r5,r2
8110e768:	18c000cc 	andi	r3,r3,3
8110e76c:	1800401e 	bne	r3,zero,8110e870 <memmove+0x148>
8110e770:	33fffc04 	addi	r15,r6,-16
8110e774:	781ed13a 	srli	r15,r15,4
8110e778:	28c00104 	addi	r3,r5,4
8110e77c:	13400104 	addi	r13,r2,4
8110e780:	781c913a 	slli	r14,r15,4
8110e784:	2b000204 	addi	r12,r5,8
8110e788:	12c00204 	addi	r11,r2,8
8110e78c:	73800504 	addi	r14,r14,20
8110e790:	2a800304 	addi	r10,r5,12
8110e794:	12400304 	addi	r9,r2,12
8110e798:	2b9d883a 	add	r14,r5,r14
8110e79c:	2811883a 	mov	r8,r5
8110e7a0:	100f883a 	mov	r7,r2
8110e7a4:	41000017 	ldw	r4,0(r8)
8110e7a8:	39c00404 	addi	r7,r7,16
8110e7ac:	18c00404 	addi	r3,r3,16
8110e7b0:	393ffc15 	stw	r4,-16(r7)
8110e7b4:	193ffc17 	ldw	r4,-16(r3)
8110e7b8:	6b400404 	addi	r13,r13,16
8110e7bc:	5ac00404 	addi	r11,r11,16
8110e7c0:	693ffc15 	stw	r4,-16(r13)
8110e7c4:	61000017 	ldw	r4,0(r12)
8110e7c8:	4a400404 	addi	r9,r9,16
8110e7cc:	42000404 	addi	r8,r8,16
8110e7d0:	593ffc15 	stw	r4,-16(r11)
8110e7d4:	51000017 	ldw	r4,0(r10)
8110e7d8:	63000404 	addi	r12,r12,16
8110e7dc:	52800404 	addi	r10,r10,16
8110e7e0:	493ffc15 	stw	r4,-16(r9)
8110e7e4:	1bbfef1e 	bne	r3,r14,8110e7a4 <__reset+0xfb0ee7a4>
8110e7e8:	79000044 	addi	r4,r15,1
8110e7ec:	2008913a 	slli	r4,r4,4
8110e7f0:	328003cc 	andi	r10,r6,15
8110e7f4:	02c000c4 	movi	r11,3
8110e7f8:	1107883a 	add	r3,r2,r4
8110e7fc:	290b883a 	add	r5,r5,r4
8110e800:	5a801e2e 	bgeu	r11,r10,8110e87c <memmove+0x154>
8110e804:	1813883a 	mov	r9,r3
8110e808:	2811883a 	mov	r8,r5
8110e80c:	500f883a 	mov	r7,r10
8110e810:	41000017 	ldw	r4,0(r8)
8110e814:	4a400104 	addi	r9,r9,4
8110e818:	39ffff04 	addi	r7,r7,-4
8110e81c:	493fff15 	stw	r4,-4(r9)
8110e820:	42000104 	addi	r8,r8,4
8110e824:	59fffa36 	bltu	r11,r7,8110e810 <__reset+0xfb0ee810>
8110e828:	513fff04 	addi	r4,r10,-4
8110e82c:	2008d0ba 	srli	r4,r4,2
8110e830:	318000cc 	andi	r6,r6,3
8110e834:	21000044 	addi	r4,r4,1
8110e838:	2109883a 	add	r4,r4,r4
8110e83c:	2109883a 	add	r4,r4,r4
8110e840:	1907883a 	add	r3,r3,r4
8110e844:	290b883a 	add	r5,r5,r4
8110e848:	30000b26 	beq	r6,zero,8110e878 <memmove+0x150>
8110e84c:	198d883a 	add	r6,r3,r6
8110e850:	29c00003 	ldbu	r7,0(r5)
8110e854:	18c00044 	addi	r3,r3,1
8110e858:	29400044 	addi	r5,r5,1
8110e85c:	19ffffc5 	stb	r7,-1(r3)
8110e860:	19bffb1e 	bne	r3,r6,8110e850 <__reset+0xfb0ee850>
8110e864:	f800283a 	ret
8110e868:	1007883a 	mov	r3,r2
8110e86c:	003ff606 	br	8110e848 <__reset+0xfb0ee848>
8110e870:	1007883a 	mov	r3,r2
8110e874:	003ff506 	br	8110e84c <__reset+0xfb0ee84c>
8110e878:	f800283a 	ret
8110e87c:	500d883a 	mov	r6,r10
8110e880:	003ff106 	br	8110e848 <__reset+0xfb0ee848>

8110e884 <memset>:
8110e884:	20c000cc 	andi	r3,r4,3
8110e888:	2005883a 	mov	r2,r4
8110e88c:	18004426 	beq	r3,zero,8110e9a0 <memset+0x11c>
8110e890:	31ffffc4 	addi	r7,r6,-1
8110e894:	30004026 	beq	r6,zero,8110e998 <memset+0x114>
8110e898:	2813883a 	mov	r9,r5
8110e89c:	200d883a 	mov	r6,r4
8110e8a0:	2007883a 	mov	r3,r4
8110e8a4:	00000406 	br	8110e8b8 <memset+0x34>
8110e8a8:	3a3fffc4 	addi	r8,r7,-1
8110e8ac:	31800044 	addi	r6,r6,1
8110e8b0:	38003926 	beq	r7,zero,8110e998 <memset+0x114>
8110e8b4:	400f883a 	mov	r7,r8
8110e8b8:	18c00044 	addi	r3,r3,1
8110e8bc:	32400005 	stb	r9,0(r6)
8110e8c0:	1a0000cc 	andi	r8,r3,3
8110e8c4:	403ff81e 	bne	r8,zero,8110e8a8 <__reset+0xfb0ee8a8>
8110e8c8:	010000c4 	movi	r4,3
8110e8cc:	21c02d2e 	bgeu	r4,r7,8110e984 <memset+0x100>
8110e8d0:	29003fcc 	andi	r4,r5,255
8110e8d4:	200c923a 	slli	r6,r4,8
8110e8d8:	3108b03a 	or	r4,r6,r4
8110e8dc:	200c943a 	slli	r6,r4,16
8110e8e0:	218cb03a 	or	r6,r4,r6
8110e8e4:	010003c4 	movi	r4,15
8110e8e8:	21c0182e 	bgeu	r4,r7,8110e94c <memset+0xc8>
8110e8ec:	3b3ffc04 	addi	r12,r7,-16
8110e8f0:	6018d13a 	srli	r12,r12,4
8110e8f4:	1a000104 	addi	r8,r3,4
8110e8f8:	1ac00204 	addi	r11,r3,8
8110e8fc:	6008913a 	slli	r4,r12,4
8110e900:	1a800304 	addi	r10,r3,12
8110e904:	1813883a 	mov	r9,r3
8110e908:	21000504 	addi	r4,r4,20
8110e90c:	1909883a 	add	r4,r3,r4
8110e910:	49800015 	stw	r6,0(r9)
8110e914:	41800015 	stw	r6,0(r8)
8110e918:	59800015 	stw	r6,0(r11)
8110e91c:	51800015 	stw	r6,0(r10)
8110e920:	42000404 	addi	r8,r8,16
8110e924:	4a400404 	addi	r9,r9,16
8110e928:	5ac00404 	addi	r11,r11,16
8110e92c:	52800404 	addi	r10,r10,16
8110e930:	413ff71e 	bne	r8,r4,8110e910 <__reset+0xfb0ee910>
8110e934:	63000044 	addi	r12,r12,1
8110e938:	6018913a 	slli	r12,r12,4
8110e93c:	39c003cc 	andi	r7,r7,15
8110e940:	010000c4 	movi	r4,3
8110e944:	1b07883a 	add	r3,r3,r12
8110e948:	21c00e2e 	bgeu	r4,r7,8110e984 <memset+0x100>
8110e94c:	1813883a 	mov	r9,r3
8110e950:	3811883a 	mov	r8,r7
8110e954:	010000c4 	movi	r4,3
8110e958:	49800015 	stw	r6,0(r9)
8110e95c:	423fff04 	addi	r8,r8,-4
8110e960:	4a400104 	addi	r9,r9,4
8110e964:	223ffc36 	bltu	r4,r8,8110e958 <__reset+0xfb0ee958>
8110e968:	393fff04 	addi	r4,r7,-4
8110e96c:	2008d0ba 	srli	r4,r4,2
8110e970:	39c000cc 	andi	r7,r7,3
8110e974:	21000044 	addi	r4,r4,1
8110e978:	2109883a 	add	r4,r4,r4
8110e97c:	2109883a 	add	r4,r4,r4
8110e980:	1907883a 	add	r3,r3,r4
8110e984:	38000526 	beq	r7,zero,8110e99c <memset+0x118>
8110e988:	19cf883a 	add	r7,r3,r7
8110e98c:	19400005 	stb	r5,0(r3)
8110e990:	18c00044 	addi	r3,r3,1
8110e994:	38fffd1e 	bne	r7,r3,8110e98c <__reset+0xfb0ee98c>
8110e998:	f800283a 	ret
8110e99c:	f800283a 	ret
8110e9a0:	2007883a 	mov	r3,r4
8110e9a4:	300f883a 	mov	r7,r6
8110e9a8:	003fc706 	br	8110e8c8 <__reset+0xfb0ee8c8>

8110e9ac <_Balloc>:
8110e9ac:	20801317 	ldw	r2,76(r4)
8110e9b0:	defffc04 	addi	sp,sp,-16
8110e9b4:	dc400115 	stw	r17,4(sp)
8110e9b8:	dc000015 	stw	r16,0(sp)
8110e9bc:	dfc00315 	stw	ra,12(sp)
8110e9c0:	dc800215 	stw	r18,8(sp)
8110e9c4:	2023883a 	mov	r17,r4
8110e9c8:	2821883a 	mov	r16,r5
8110e9cc:	10000f26 	beq	r2,zero,8110ea0c <_Balloc+0x60>
8110e9d0:	8407883a 	add	r3,r16,r16
8110e9d4:	18c7883a 	add	r3,r3,r3
8110e9d8:	10c7883a 	add	r3,r2,r3
8110e9dc:	18800017 	ldw	r2,0(r3)
8110e9e0:	10001126 	beq	r2,zero,8110ea28 <_Balloc+0x7c>
8110e9e4:	11000017 	ldw	r4,0(r2)
8110e9e8:	19000015 	stw	r4,0(r3)
8110e9ec:	10000415 	stw	zero,16(r2)
8110e9f0:	10000315 	stw	zero,12(r2)
8110e9f4:	dfc00317 	ldw	ra,12(sp)
8110e9f8:	dc800217 	ldw	r18,8(sp)
8110e9fc:	dc400117 	ldw	r17,4(sp)
8110ea00:	dc000017 	ldw	r16,0(sp)
8110ea04:	dec00404 	addi	sp,sp,16
8110ea08:	f800283a 	ret
8110ea0c:	01800844 	movi	r6,33
8110ea10:	01400104 	movi	r5,4
8110ea14:	1111d980 	call	81111d98 <_calloc_r>
8110ea18:	88801315 	stw	r2,76(r17)
8110ea1c:	103fec1e 	bne	r2,zero,8110e9d0 <__reset+0xfb0ee9d0>
8110ea20:	0005883a 	mov	r2,zero
8110ea24:	003ff306 	br	8110e9f4 <__reset+0xfb0ee9f4>
8110ea28:	01400044 	movi	r5,1
8110ea2c:	2c24983a 	sll	r18,r5,r16
8110ea30:	8809883a 	mov	r4,r17
8110ea34:	91800144 	addi	r6,r18,5
8110ea38:	318d883a 	add	r6,r6,r6
8110ea3c:	318d883a 	add	r6,r6,r6
8110ea40:	1111d980 	call	81111d98 <_calloc_r>
8110ea44:	103ff626 	beq	r2,zero,8110ea20 <__reset+0xfb0eea20>
8110ea48:	14000115 	stw	r16,4(r2)
8110ea4c:	14800215 	stw	r18,8(r2)
8110ea50:	003fe606 	br	8110e9ec <__reset+0xfb0ee9ec>

8110ea54 <_Bfree>:
8110ea54:	28000826 	beq	r5,zero,8110ea78 <_Bfree+0x24>
8110ea58:	28c00117 	ldw	r3,4(r5)
8110ea5c:	20801317 	ldw	r2,76(r4)
8110ea60:	18c7883a 	add	r3,r3,r3
8110ea64:	18c7883a 	add	r3,r3,r3
8110ea68:	10c5883a 	add	r2,r2,r3
8110ea6c:	10c00017 	ldw	r3,0(r2)
8110ea70:	28c00015 	stw	r3,0(r5)
8110ea74:	11400015 	stw	r5,0(r2)
8110ea78:	f800283a 	ret

8110ea7c <__multadd>:
8110ea7c:	defffa04 	addi	sp,sp,-24
8110ea80:	dc800315 	stw	r18,12(sp)
8110ea84:	dc400215 	stw	r17,8(sp)
8110ea88:	dc000115 	stw	r16,4(sp)
8110ea8c:	2823883a 	mov	r17,r5
8110ea90:	2c000417 	ldw	r16,16(r5)
8110ea94:	dfc00515 	stw	ra,20(sp)
8110ea98:	dcc00415 	stw	r19,16(sp)
8110ea9c:	2025883a 	mov	r18,r4
8110eaa0:	29400504 	addi	r5,r5,20
8110eaa4:	0011883a 	mov	r8,zero
8110eaa8:	28c00017 	ldw	r3,0(r5)
8110eaac:	29400104 	addi	r5,r5,4
8110eab0:	42000044 	addi	r8,r8,1
8110eab4:	18bfffcc 	andi	r2,r3,65535
8110eab8:	1185383a 	mul	r2,r2,r6
8110eabc:	1806d43a 	srli	r3,r3,16
8110eac0:	11cf883a 	add	r7,r2,r7
8110eac4:	3808d43a 	srli	r4,r7,16
8110eac8:	1987383a 	mul	r3,r3,r6
8110eacc:	38bfffcc 	andi	r2,r7,65535
8110ead0:	1907883a 	add	r3,r3,r4
8110ead4:	1808943a 	slli	r4,r3,16
8110ead8:	180ed43a 	srli	r7,r3,16
8110eadc:	2085883a 	add	r2,r4,r2
8110eae0:	28bfff15 	stw	r2,-4(r5)
8110eae4:	443ff016 	blt	r8,r16,8110eaa8 <__reset+0xfb0eeaa8>
8110eae8:	38000926 	beq	r7,zero,8110eb10 <__multadd+0x94>
8110eaec:	88800217 	ldw	r2,8(r17)
8110eaf0:	80800f0e 	bge	r16,r2,8110eb30 <__multadd+0xb4>
8110eaf4:	80800144 	addi	r2,r16,5
8110eaf8:	1085883a 	add	r2,r2,r2
8110eafc:	1085883a 	add	r2,r2,r2
8110eb00:	8885883a 	add	r2,r17,r2
8110eb04:	11c00015 	stw	r7,0(r2)
8110eb08:	84000044 	addi	r16,r16,1
8110eb0c:	8c000415 	stw	r16,16(r17)
8110eb10:	8805883a 	mov	r2,r17
8110eb14:	dfc00517 	ldw	ra,20(sp)
8110eb18:	dcc00417 	ldw	r19,16(sp)
8110eb1c:	dc800317 	ldw	r18,12(sp)
8110eb20:	dc400217 	ldw	r17,8(sp)
8110eb24:	dc000117 	ldw	r16,4(sp)
8110eb28:	dec00604 	addi	sp,sp,24
8110eb2c:	f800283a 	ret
8110eb30:	89400117 	ldw	r5,4(r17)
8110eb34:	9009883a 	mov	r4,r18
8110eb38:	d9c00015 	stw	r7,0(sp)
8110eb3c:	29400044 	addi	r5,r5,1
8110eb40:	110e9ac0 	call	8110e9ac <_Balloc>
8110eb44:	89800417 	ldw	r6,16(r17)
8110eb48:	89400304 	addi	r5,r17,12
8110eb4c:	11000304 	addi	r4,r2,12
8110eb50:	31800084 	addi	r6,r6,2
8110eb54:	318d883a 	add	r6,r6,r6
8110eb58:	318d883a 	add	r6,r6,r6
8110eb5c:	1027883a 	mov	r19,r2
8110eb60:	1108a6c0 	call	81108a6c <memcpy>
8110eb64:	d9c00017 	ldw	r7,0(sp)
8110eb68:	88000a26 	beq	r17,zero,8110eb94 <__multadd+0x118>
8110eb6c:	88c00117 	ldw	r3,4(r17)
8110eb70:	90801317 	ldw	r2,76(r18)
8110eb74:	18c7883a 	add	r3,r3,r3
8110eb78:	18c7883a 	add	r3,r3,r3
8110eb7c:	10c5883a 	add	r2,r2,r3
8110eb80:	10c00017 	ldw	r3,0(r2)
8110eb84:	88c00015 	stw	r3,0(r17)
8110eb88:	14400015 	stw	r17,0(r2)
8110eb8c:	9823883a 	mov	r17,r19
8110eb90:	003fd806 	br	8110eaf4 <__reset+0xfb0eeaf4>
8110eb94:	9823883a 	mov	r17,r19
8110eb98:	003fd606 	br	8110eaf4 <__reset+0xfb0eeaf4>

8110eb9c <__s2b>:
8110eb9c:	defff904 	addi	sp,sp,-28
8110eba0:	dc400115 	stw	r17,4(sp)
8110eba4:	dc000015 	stw	r16,0(sp)
8110eba8:	2023883a 	mov	r17,r4
8110ebac:	2821883a 	mov	r16,r5
8110ebb0:	39000204 	addi	r4,r7,8
8110ebb4:	01400244 	movi	r5,9
8110ebb8:	dcc00315 	stw	r19,12(sp)
8110ebbc:	dc800215 	stw	r18,8(sp)
8110ebc0:	dfc00615 	stw	ra,24(sp)
8110ebc4:	dd400515 	stw	r21,20(sp)
8110ebc8:	dd000415 	stw	r20,16(sp)
8110ebcc:	3825883a 	mov	r18,r7
8110ebd0:	3027883a 	mov	r19,r6
8110ebd4:	1112f700 	call	81112f70 <__divsi3>
8110ebd8:	00c00044 	movi	r3,1
8110ebdc:	000b883a 	mov	r5,zero
8110ebe0:	1880030e 	bge	r3,r2,8110ebf0 <__s2b+0x54>
8110ebe4:	18c7883a 	add	r3,r3,r3
8110ebe8:	29400044 	addi	r5,r5,1
8110ebec:	18bffd16 	blt	r3,r2,8110ebe4 <__reset+0xfb0eebe4>
8110ebf0:	8809883a 	mov	r4,r17
8110ebf4:	110e9ac0 	call	8110e9ac <_Balloc>
8110ebf8:	d8c00717 	ldw	r3,28(sp)
8110ebfc:	10c00515 	stw	r3,20(r2)
8110ec00:	00c00044 	movi	r3,1
8110ec04:	10c00415 	stw	r3,16(r2)
8110ec08:	00c00244 	movi	r3,9
8110ec0c:	1cc0210e 	bge	r3,r19,8110ec94 <__s2b+0xf8>
8110ec10:	80eb883a 	add	r21,r16,r3
8110ec14:	a829883a 	mov	r20,r21
8110ec18:	84e1883a 	add	r16,r16,r19
8110ec1c:	a1c00007 	ldb	r7,0(r20)
8110ec20:	01800284 	movi	r6,10
8110ec24:	a5000044 	addi	r20,r20,1
8110ec28:	100b883a 	mov	r5,r2
8110ec2c:	39fff404 	addi	r7,r7,-48
8110ec30:	8809883a 	mov	r4,r17
8110ec34:	110ea7c0 	call	8110ea7c <__multadd>
8110ec38:	a43ff81e 	bne	r20,r16,8110ec1c <__reset+0xfb0eec1c>
8110ec3c:	ace1883a 	add	r16,r21,r19
8110ec40:	843ffe04 	addi	r16,r16,-8
8110ec44:	9c800a0e 	bge	r19,r18,8110ec70 <__s2b+0xd4>
8110ec48:	94e5c83a 	sub	r18,r18,r19
8110ec4c:	84a5883a 	add	r18,r16,r18
8110ec50:	81c00007 	ldb	r7,0(r16)
8110ec54:	01800284 	movi	r6,10
8110ec58:	84000044 	addi	r16,r16,1
8110ec5c:	100b883a 	mov	r5,r2
8110ec60:	39fff404 	addi	r7,r7,-48
8110ec64:	8809883a 	mov	r4,r17
8110ec68:	110ea7c0 	call	8110ea7c <__multadd>
8110ec6c:	84bff81e 	bne	r16,r18,8110ec50 <__reset+0xfb0eec50>
8110ec70:	dfc00617 	ldw	ra,24(sp)
8110ec74:	dd400517 	ldw	r21,20(sp)
8110ec78:	dd000417 	ldw	r20,16(sp)
8110ec7c:	dcc00317 	ldw	r19,12(sp)
8110ec80:	dc800217 	ldw	r18,8(sp)
8110ec84:	dc400117 	ldw	r17,4(sp)
8110ec88:	dc000017 	ldw	r16,0(sp)
8110ec8c:	dec00704 	addi	sp,sp,28
8110ec90:	f800283a 	ret
8110ec94:	84000284 	addi	r16,r16,10
8110ec98:	1827883a 	mov	r19,r3
8110ec9c:	003fe906 	br	8110ec44 <__reset+0xfb0eec44>

8110eca0 <__hi0bits>:
8110eca0:	20bfffec 	andhi	r2,r4,65535
8110eca4:	1000141e 	bne	r2,zero,8110ecf8 <__hi0bits+0x58>
8110eca8:	2008943a 	slli	r4,r4,16
8110ecac:	00800404 	movi	r2,16
8110ecb0:	20ffc02c 	andhi	r3,r4,65280
8110ecb4:	1800021e 	bne	r3,zero,8110ecc0 <__hi0bits+0x20>
8110ecb8:	2008923a 	slli	r4,r4,8
8110ecbc:	10800204 	addi	r2,r2,8
8110ecc0:	20fc002c 	andhi	r3,r4,61440
8110ecc4:	1800021e 	bne	r3,zero,8110ecd0 <__hi0bits+0x30>
8110ecc8:	2008913a 	slli	r4,r4,4
8110eccc:	10800104 	addi	r2,r2,4
8110ecd0:	20f0002c 	andhi	r3,r4,49152
8110ecd4:	1800031e 	bne	r3,zero,8110ece4 <__hi0bits+0x44>
8110ecd8:	2109883a 	add	r4,r4,r4
8110ecdc:	10800084 	addi	r2,r2,2
8110ece0:	2109883a 	add	r4,r4,r4
8110ece4:	20000316 	blt	r4,zero,8110ecf4 <__hi0bits+0x54>
8110ece8:	2110002c 	andhi	r4,r4,16384
8110ecec:	2000041e 	bne	r4,zero,8110ed00 <__hi0bits+0x60>
8110ecf0:	00800804 	movi	r2,32
8110ecf4:	f800283a 	ret
8110ecf8:	0005883a 	mov	r2,zero
8110ecfc:	003fec06 	br	8110ecb0 <__reset+0xfb0eecb0>
8110ed00:	10800044 	addi	r2,r2,1
8110ed04:	f800283a 	ret

8110ed08 <__lo0bits>:
8110ed08:	20c00017 	ldw	r3,0(r4)
8110ed0c:	188001cc 	andi	r2,r3,7
8110ed10:	10000826 	beq	r2,zero,8110ed34 <__lo0bits+0x2c>
8110ed14:	1880004c 	andi	r2,r3,1
8110ed18:	1000211e 	bne	r2,zero,8110eda0 <__lo0bits+0x98>
8110ed1c:	1880008c 	andi	r2,r3,2
8110ed20:	1000211e 	bne	r2,zero,8110eda8 <__lo0bits+0xa0>
8110ed24:	1806d0ba 	srli	r3,r3,2
8110ed28:	00800084 	movi	r2,2
8110ed2c:	20c00015 	stw	r3,0(r4)
8110ed30:	f800283a 	ret
8110ed34:	18bfffcc 	andi	r2,r3,65535
8110ed38:	10001326 	beq	r2,zero,8110ed88 <__lo0bits+0x80>
8110ed3c:	0005883a 	mov	r2,zero
8110ed40:	19403fcc 	andi	r5,r3,255
8110ed44:	2800021e 	bne	r5,zero,8110ed50 <__lo0bits+0x48>
8110ed48:	1806d23a 	srli	r3,r3,8
8110ed4c:	10800204 	addi	r2,r2,8
8110ed50:	194003cc 	andi	r5,r3,15
8110ed54:	2800021e 	bne	r5,zero,8110ed60 <__lo0bits+0x58>
8110ed58:	1806d13a 	srli	r3,r3,4
8110ed5c:	10800104 	addi	r2,r2,4
8110ed60:	194000cc 	andi	r5,r3,3
8110ed64:	2800021e 	bne	r5,zero,8110ed70 <__lo0bits+0x68>
8110ed68:	1806d0ba 	srli	r3,r3,2
8110ed6c:	10800084 	addi	r2,r2,2
8110ed70:	1940004c 	andi	r5,r3,1
8110ed74:	2800081e 	bne	r5,zero,8110ed98 <__lo0bits+0x90>
8110ed78:	1806d07a 	srli	r3,r3,1
8110ed7c:	1800051e 	bne	r3,zero,8110ed94 <__lo0bits+0x8c>
8110ed80:	00800804 	movi	r2,32
8110ed84:	f800283a 	ret
8110ed88:	1806d43a 	srli	r3,r3,16
8110ed8c:	00800404 	movi	r2,16
8110ed90:	003feb06 	br	8110ed40 <__reset+0xfb0eed40>
8110ed94:	10800044 	addi	r2,r2,1
8110ed98:	20c00015 	stw	r3,0(r4)
8110ed9c:	f800283a 	ret
8110eda0:	0005883a 	mov	r2,zero
8110eda4:	f800283a 	ret
8110eda8:	1806d07a 	srli	r3,r3,1
8110edac:	00800044 	movi	r2,1
8110edb0:	20c00015 	stw	r3,0(r4)
8110edb4:	f800283a 	ret

8110edb8 <__i2b>:
8110edb8:	defffd04 	addi	sp,sp,-12
8110edbc:	dc000015 	stw	r16,0(sp)
8110edc0:	04000044 	movi	r16,1
8110edc4:	dc400115 	stw	r17,4(sp)
8110edc8:	2823883a 	mov	r17,r5
8110edcc:	800b883a 	mov	r5,r16
8110edd0:	dfc00215 	stw	ra,8(sp)
8110edd4:	110e9ac0 	call	8110e9ac <_Balloc>
8110edd8:	14400515 	stw	r17,20(r2)
8110eddc:	14000415 	stw	r16,16(r2)
8110ede0:	dfc00217 	ldw	ra,8(sp)
8110ede4:	dc400117 	ldw	r17,4(sp)
8110ede8:	dc000017 	ldw	r16,0(sp)
8110edec:	dec00304 	addi	sp,sp,12
8110edf0:	f800283a 	ret

8110edf4 <__multiply>:
8110edf4:	defffa04 	addi	sp,sp,-24
8110edf8:	dcc00315 	stw	r19,12(sp)
8110edfc:	dc800215 	stw	r18,8(sp)
8110ee00:	34c00417 	ldw	r19,16(r6)
8110ee04:	2c800417 	ldw	r18,16(r5)
8110ee08:	dd000415 	stw	r20,16(sp)
8110ee0c:	dc400115 	stw	r17,4(sp)
8110ee10:	dfc00515 	stw	ra,20(sp)
8110ee14:	dc000015 	stw	r16,0(sp)
8110ee18:	2829883a 	mov	r20,r5
8110ee1c:	3023883a 	mov	r17,r6
8110ee20:	94c0050e 	bge	r18,r19,8110ee38 <__multiply+0x44>
8110ee24:	9007883a 	mov	r3,r18
8110ee28:	3029883a 	mov	r20,r6
8110ee2c:	9825883a 	mov	r18,r19
8110ee30:	2823883a 	mov	r17,r5
8110ee34:	1827883a 	mov	r19,r3
8110ee38:	a0800217 	ldw	r2,8(r20)
8110ee3c:	94e1883a 	add	r16,r18,r19
8110ee40:	a1400117 	ldw	r5,4(r20)
8110ee44:	1400010e 	bge	r2,r16,8110ee4c <__multiply+0x58>
8110ee48:	29400044 	addi	r5,r5,1
8110ee4c:	110e9ac0 	call	8110e9ac <_Balloc>
8110ee50:	8415883a 	add	r10,r16,r16
8110ee54:	12c00504 	addi	r11,r2,20
8110ee58:	5295883a 	add	r10,r10,r10
8110ee5c:	5a95883a 	add	r10,r11,r10
8110ee60:	5807883a 	mov	r3,r11
8110ee64:	5a80032e 	bgeu	r11,r10,8110ee74 <__multiply+0x80>
8110ee68:	18000015 	stw	zero,0(r3)
8110ee6c:	18c00104 	addi	r3,r3,4
8110ee70:	1abffd36 	bltu	r3,r10,8110ee68 <__reset+0xfb0eee68>
8110ee74:	9ce7883a 	add	r19,r19,r19
8110ee78:	94a5883a 	add	r18,r18,r18
8110ee7c:	89800504 	addi	r6,r17,20
8110ee80:	9ce7883a 	add	r19,r19,r19
8110ee84:	a3400504 	addi	r13,r20,20
8110ee88:	94a5883a 	add	r18,r18,r18
8110ee8c:	34d9883a 	add	r12,r6,r19
8110ee90:	6c93883a 	add	r9,r13,r18
8110ee94:	3300422e 	bgeu	r6,r12,8110efa0 <__multiply+0x1ac>
8110ee98:	37c00017 	ldw	ra,0(r6)
8110ee9c:	fbffffcc 	andi	r15,ra,65535
8110eea0:	78001b26 	beq	r15,zero,8110ef10 <__multiply+0x11c>
8110eea4:	5811883a 	mov	r8,r11
8110eea8:	681d883a 	mov	r14,r13
8110eeac:	000f883a 	mov	r7,zero
8110eeb0:	71000017 	ldw	r4,0(r14)
8110eeb4:	40c00017 	ldw	r3,0(r8)
8110eeb8:	73800104 	addi	r14,r14,4
8110eebc:	217fffcc 	andi	r5,r4,65535
8110eec0:	2bcb383a 	mul	r5,r5,r15
8110eec4:	2008d43a 	srli	r4,r4,16
8110eec8:	1c7fffcc 	andi	r17,r3,65535
8110eecc:	2c4b883a 	add	r5,r5,r17
8110eed0:	29cb883a 	add	r5,r5,r7
8110eed4:	23c9383a 	mul	r4,r4,r15
8110eed8:	1806d43a 	srli	r3,r3,16
8110eedc:	280ed43a 	srli	r7,r5,16
8110eee0:	297fffcc 	andi	r5,r5,65535
8110eee4:	20c7883a 	add	r3,r4,r3
8110eee8:	19c7883a 	add	r3,r3,r7
8110eeec:	1808943a 	slli	r4,r3,16
8110eef0:	4023883a 	mov	r17,r8
8110eef4:	180ed43a 	srli	r7,r3,16
8110eef8:	214ab03a 	or	r5,r4,r5
8110eefc:	41400015 	stw	r5,0(r8)
8110ef00:	42000104 	addi	r8,r8,4
8110ef04:	727fea36 	bltu	r14,r9,8110eeb0 <__reset+0xfb0eeeb0>
8110ef08:	89c00115 	stw	r7,4(r17)
8110ef0c:	37c00017 	ldw	ra,0(r6)
8110ef10:	f83ed43a 	srli	ra,ra,16
8110ef14:	f8001f26 	beq	ra,zero,8110ef94 <__multiply+0x1a0>
8110ef18:	58c00017 	ldw	r3,0(r11)
8110ef1c:	681d883a 	mov	r14,r13
8110ef20:	581f883a 	mov	r15,r11
8110ef24:	1811883a 	mov	r8,r3
8110ef28:	5825883a 	mov	r18,r11
8110ef2c:	000f883a 	mov	r7,zero
8110ef30:	00000106 	br	8110ef38 <__multiply+0x144>
8110ef34:	8825883a 	mov	r18,r17
8110ef38:	7140000b 	ldhu	r5,0(r14)
8110ef3c:	4010d43a 	srli	r8,r8,16
8110ef40:	193fffcc 	andi	r4,r3,65535
8110ef44:	2fcb383a 	mul	r5,r5,ra
8110ef48:	7bc00104 	addi	r15,r15,4
8110ef4c:	73800104 	addi	r14,r14,4
8110ef50:	2a0b883a 	add	r5,r5,r8
8110ef54:	29cb883a 	add	r5,r5,r7
8110ef58:	2806943a 	slli	r3,r5,16
8110ef5c:	94400104 	addi	r17,r18,4
8110ef60:	280ad43a 	srli	r5,r5,16
8110ef64:	1908b03a 	or	r4,r3,r4
8110ef68:	793fff15 	stw	r4,-4(r15)
8110ef6c:	70ffff17 	ldw	r3,-4(r14)
8110ef70:	8a000017 	ldw	r8,0(r17)
8110ef74:	1806d43a 	srli	r3,r3,16
8110ef78:	413fffcc 	andi	r4,r8,65535
8110ef7c:	1fc7383a 	mul	r3,r3,ra
8110ef80:	1907883a 	add	r3,r3,r4
8110ef84:	1947883a 	add	r3,r3,r5
8110ef88:	180ed43a 	srli	r7,r3,16
8110ef8c:	727fe936 	bltu	r14,r9,8110ef34 <__reset+0xfb0eef34>
8110ef90:	90c00115 	stw	r3,4(r18)
8110ef94:	31800104 	addi	r6,r6,4
8110ef98:	5ac00104 	addi	r11,r11,4
8110ef9c:	333fbe36 	bltu	r6,r12,8110ee98 <__reset+0xfb0eee98>
8110efa0:	0400090e 	bge	zero,r16,8110efc8 <__multiply+0x1d4>
8110efa4:	50ffff17 	ldw	r3,-4(r10)
8110efa8:	52bfff04 	addi	r10,r10,-4
8110efac:	18000326 	beq	r3,zero,8110efbc <__multiply+0x1c8>
8110efb0:	00000506 	br	8110efc8 <__multiply+0x1d4>
8110efb4:	50c00017 	ldw	r3,0(r10)
8110efb8:	1800031e 	bne	r3,zero,8110efc8 <__multiply+0x1d4>
8110efbc:	843fffc4 	addi	r16,r16,-1
8110efc0:	52bfff04 	addi	r10,r10,-4
8110efc4:	803ffb1e 	bne	r16,zero,8110efb4 <__reset+0xfb0eefb4>
8110efc8:	14000415 	stw	r16,16(r2)
8110efcc:	dfc00517 	ldw	ra,20(sp)
8110efd0:	dd000417 	ldw	r20,16(sp)
8110efd4:	dcc00317 	ldw	r19,12(sp)
8110efd8:	dc800217 	ldw	r18,8(sp)
8110efdc:	dc400117 	ldw	r17,4(sp)
8110efe0:	dc000017 	ldw	r16,0(sp)
8110efe4:	dec00604 	addi	sp,sp,24
8110efe8:	f800283a 	ret

8110efec <__pow5mult>:
8110efec:	defffa04 	addi	sp,sp,-24
8110eff0:	dcc00315 	stw	r19,12(sp)
8110eff4:	dc000015 	stw	r16,0(sp)
8110eff8:	dfc00515 	stw	ra,20(sp)
8110effc:	dd000415 	stw	r20,16(sp)
8110f000:	dc800215 	stw	r18,8(sp)
8110f004:	dc400115 	stw	r17,4(sp)
8110f008:	308000cc 	andi	r2,r6,3
8110f00c:	3021883a 	mov	r16,r6
8110f010:	2027883a 	mov	r19,r4
8110f014:	10002f1e 	bne	r2,zero,8110f0d4 <__pow5mult+0xe8>
8110f018:	2825883a 	mov	r18,r5
8110f01c:	8021d0ba 	srai	r16,r16,2
8110f020:	80001a26 	beq	r16,zero,8110f08c <__pow5mult+0xa0>
8110f024:	9c401217 	ldw	r17,72(r19)
8110f028:	8800061e 	bne	r17,zero,8110f044 <__pow5mult+0x58>
8110f02c:	00003406 	br	8110f100 <__pow5mult+0x114>
8110f030:	8021d07a 	srai	r16,r16,1
8110f034:	80001526 	beq	r16,zero,8110f08c <__pow5mult+0xa0>
8110f038:	88800017 	ldw	r2,0(r17)
8110f03c:	10001c26 	beq	r2,zero,8110f0b0 <__pow5mult+0xc4>
8110f040:	1023883a 	mov	r17,r2
8110f044:	8080004c 	andi	r2,r16,1
8110f048:	103ff926 	beq	r2,zero,8110f030 <__reset+0xfb0ef030>
8110f04c:	880d883a 	mov	r6,r17
8110f050:	900b883a 	mov	r5,r18
8110f054:	9809883a 	mov	r4,r19
8110f058:	110edf40 	call	8110edf4 <__multiply>
8110f05c:	90001b26 	beq	r18,zero,8110f0cc <__pow5mult+0xe0>
8110f060:	91000117 	ldw	r4,4(r18)
8110f064:	98c01317 	ldw	r3,76(r19)
8110f068:	8021d07a 	srai	r16,r16,1
8110f06c:	2109883a 	add	r4,r4,r4
8110f070:	2109883a 	add	r4,r4,r4
8110f074:	1907883a 	add	r3,r3,r4
8110f078:	19000017 	ldw	r4,0(r3)
8110f07c:	91000015 	stw	r4,0(r18)
8110f080:	1c800015 	stw	r18,0(r3)
8110f084:	1025883a 	mov	r18,r2
8110f088:	803feb1e 	bne	r16,zero,8110f038 <__reset+0xfb0ef038>
8110f08c:	9005883a 	mov	r2,r18
8110f090:	dfc00517 	ldw	ra,20(sp)
8110f094:	dd000417 	ldw	r20,16(sp)
8110f098:	dcc00317 	ldw	r19,12(sp)
8110f09c:	dc800217 	ldw	r18,8(sp)
8110f0a0:	dc400117 	ldw	r17,4(sp)
8110f0a4:	dc000017 	ldw	r16,0(sp)
8110f0a8:	dec00604 	addi	sp,sp,24
8110f0ac:	f800283a 	ret
8110f0b0:	880d883a 	mov	r6,r17
8110f0b4:	880b883a 	mov	r5,r17
8110f0b8:	9809883a 	mov	r4,r19
8110f0bc:	110edf40 	call	8110edf4 <__multiply>
8110f0c0:	88800015 	stw	r2,0(r17)
8110f0c4:	10000015 	stw	zero,0(r2)
8110f0c8:	003fdd06 	br	8110f040 <__reset+0xfb0ef040>
8110f0cc:	1025883a 	mov	r18,r2
8110f0d0:	003fd706 	br	8110f030 <__reset+0xfb0ef030>
8110f0d4:	10bfffc4 	addi	r2,r2,-1
8110f0d8:	1085883a 	add	r2,r2,r2
8110f0dc:	00e044b4 	movhi	r3,33042
8110f0e0:	18f08604 	addi	r3,r3,-15848
8110f0e4:	1085883a 	add	r2,r2,r2
8110f0e8:	1885883a 	add	r2,r3,r2
8110f0ec:	11800017 	ldw	r6,0(r2)
8110f0f0:	000f883a 	mov	r7,zero
8110f0f4:	110ea7c0 	call	8110ea7c <__multadd>
8110f0f8:	1025883a 	mov	r18,r2
8110f0fc:	003fc706 	br	8110f01c <__reset+0xfb0ef01c>
8110f100:	05000044 	movi	r20,1
8110f104:	a00b883a 	mov	r5,r20
8110f108:	9809883a 	mov	r4,r19
8110f10c:	110e9ac0 	call	8110e9ac <_Balloc>
8110f110:	1023883a 	mov	r17,r2
8110f114:	00809c44 	movi	r2,625
8110f118:	88800515 	stw	r2,20(r17)
8110f11c:	8d000415 	stw	r20,16(r17)
8110f120:	9c401215 	stw	r17,72(r19)
8110f124:	88000015 	stw	zero,0(r17)
8110f128:	003fc606 	br	8110f044 <__reset+0xfb0ef044>

8110f12c <__lshift>:
8110f12c:	defff904 	addi	sp,sp,-28
8110f130:	dd400515 	stw	r21,20(sp)
8110f134:	dcc00315 	stw	r19,12(sp)
8110f138:	302bd17a 	srai	r21,r6,5
8110f13c:	2cc00417 	ldw	r19,16(r5)
8110f140:	28800217 	ldw	r2,8(r5)
8110f144:	dd000415 	stw	r20,16(sp)
8110f148:	ace7883a 	add	r19,r21,r19
8110f14c:	dc800215 	stw	r18,8(sp)
8110f150:	dc400115 	stw	r17,4(sp)
8110f154:	dc000015 	stw	r16,0(sp)
8110f158:	dfc00615 	stw	ra,24(sp)
8110f15c:	9c000044 	addi	r16,r19,1
8110f160:	2823883a 	mov	r17,r5
8110f164:	3029883a 	mov	r20,r6
8110f168:	2025883a 	mov	r18,r4
8110f16c:	29400117 	ldw	r5,4(r5)
8110f170:	1400030e 	bge	r2,r16,8110f180 <__lshift+0x54>
8110f174:	1085883a 	add	r2,r2,r2
8110f178:	29400044 	addi	r5,r5,1
8110f17c:	143ffd16 	blt	r2,r16,8110f174 <__reset+0xfb0ef174>
8110f180:	9009883a 	mov	r4,r18
8110f184:	110e9ac0 	call	8110e9ac <_Balloc>
8110f188:	10c00504 	addi	r3,r2,20
8110f18c:	0540070e 	bge	zero,r21,8110f1ac <__lshift+0x80>
8110f190:	ad6b883a 	add	r21,r21,r21
8110f194:	ad6b883a 	add	r21,r21,r21
8110f198:	1809883a 	mov	r4,r3
8110f19c:	1d47883a 	add	r3,r3,r21
8110f1a0:	20000015 	stw	zero,0(r4)
8110f1a4:	21000104 	addi	r4,r4,4
8110f1a8:	193ffd1e 	bne	r3,r4,8110f1a0 <__reset+0xfb0ef1a0>
8110f1ac:	8a000417 	ldw	r8,16(r17)
8110f1b0:	89000504 	addi	r4,r17,20
8110f1b4:	a18007cc 	andi	r6,r20,31
8110f1b8:	4211883a 	add	r8,r8,r8
8110f1bc:	4211883a 	add	r8,r8,r8
8110f1c0:	2211883a 	add	r8,r4,r8
8110f1c4:	30002326 	beq	r6,zero,8110f254 <__lshift+0x128>
8110f1c8:	02400804 	movi	r9,32
8110f1cc:	4993c83a 	sub	r9,r9,r6
8110f1d0:	000b883a 	mov	r5,zero
8110f1d4:	21c00017 	ldw	r7,0(r4)
8110f1d8:	1815883a 	mov	r10,r3
8110f1dc:	18c00104 	addi	r3,r3,4
8110f1e0:	398e983a 	sll	r7,r7,r6
8110f1e4:	21000104 	addi	r4,r4,4
8110f1e8:	394ab03a 	or	r5,r7,r5
8110f1ec:	197fff15 	stw	r5,-4(r3)
8110f1f0:	217fff17 	ldw	r5,-4(r4)
8110f1f4:	2a4ad83a 	srl	r5,r5,r9
8110f1f8:	223ff636 	bltu	r4,r8,8110f1d4 <__reset+0xfb0ef1d4>
8110f1fc:	51400115 	stw	r5,4(r10)
8110f200:	28001a1e 	bne	r5,zero,8110f26c <__lshift+0x140>
8110f204:	843fffc4 	addi	r16,r16,-1
8110f208:	14000415 	stw	r16,16(r2)
8110f20c:	88000826 	beq	r17,zero,8110f230 <__lshift+0x104>
8110f210:	89000117 	ldw	r4,4(r17)
8110f214:	90c01317 	ldw	r3,76(r18)
8110f218:	2109883a 	add	r4,r4,r4
8110f21c:	2109883a 	add	r4,r4,r4
8110f220:	1907883a 	add	r3,r3,r4
8110f224:	19000017 	ldw	r4,0(r3)
8110f228:	89000015 	stw	r4,0(r17)
8110f22c:	1c400015 	stw	r17,0(r3)
8110f230:	dfc00617 	ldw	ra,24(sp)
8110f234:	dd400517 	ldw	r21,20(sp)
8110f238:	dd000417 	ldw	r20,16(sp)
8110f23c:	dcc00317 	ldw	r19,12(sp)
8110f240:	dc800217 	ldw	r18,8(sp)
8110f244:	dc400117 	ldw	r17,4(sp)
8110f248:	dc000017 	ldw	r16,0(sp)
8110f24c:	dec00704 	addi	sp,sp,28
8110f250:	f800283a 	ret
8110f254:	21400017 	ldw	r5,0(r4)
8110f258:	18c00104 	addi	r3,r3,4
8110f25c:	21000104 	addi	r4,r4,4
8110f260:	197fff15 	stw	r5,-4(r3)
8110f264:	223ffb36 	bltu	r4,r8,8110f254 <__reset+0xfb0ef254>
8110f268:	003fe606 	br	8110f204 <__reset+0xfb0ef204>
8110f26c:	9c000084 	addi	r16,r19,2
8110f270:	003fe406 	br	8110f204 <__reset+0xfb0ef204>

8110f274 <__mcmp>:
8110f274:	20800417 	ldw	r2,16(r4)
8110f278:	28c00417 	ldw	r3,16(r5)
8110f27c:	10c5c83a 	sub	r2,r2,r3
8110f280:	1000111e 	bne	r2,zero,8110f2c8 <__mcmp+0x54>
8110f284:	18c7883a 	add	r3,r3,r3
8110f288:	18c7883a 	add	r3,r3,r3
8110f28c:	21000504 	addi	r4,r4,20
8110f290:	29400504 	addi	r5,r5,20
8110f294:	20c5883a 	add	r2,r4,r3
8110f298:	28cb883a 	add	r5,r5,r3
8110f29c:	00000106 	br	8110f2a4 <__mcmp+0x30>
8110f2a0:	20800a2e 	bgeu	r4,r2,8110f2cc <__mcmp+0x58>
8110f2a4:	10bfff04 	addi	r2,r2,-4
8110f2a8:	297fff04 	addi	r5,r5,-4
8110f2ac:	11800017 	ldw	r6,0(r2)
8110f2b0:	28c00017 	ldw	r3,0(r5)
8110f2b4:	30fffa26 	beq	r6,r3,8110f2a0 <__reset+0xfb0ef2a0>
8110f2b8:	30c00236 	bltu	r6,r3,8110f2c4 <__mcmp+0x50>
8110f2bc:	00800044 	movi	r2,1
8110f2c0:	f800283a 	ret
8110f2c4:	00bfffc4 	movi	r2,-1
8110f2c8:	f800283a 	ret
8110f2cc:	0005883a 	mov	r2,zero
8110f2d0:	f800283a 	ret

8110f2d4 <__mdiff>:
8110f2d4:	28c00417 	ldw	r3,16(r5)
8110f2d8:	30800417 	ldw	r2,16(r6)
8110f2dc:	defffa04 	addi	sp,sp,-24
8110f2e0:	dcc00315 	stw	r19,12(sp)
8110f2e4:	dc800215 	stw	r18,8(sp)
8110f2e8:	dfc00515 	stw	ra,20(sp)
8110f2ec:	dd000415 	stw	r20,16(sp)
8110f2f0:	dc400115 	stw	r17,4(sp)
8110f2f4:	dc000015 	stw	r16,0(sp)
8110f2f8:	1887c83a 	sub	r3,r3,r2
8110f2fc:	2825883a 	mov	r18,r5
8110f300:	3027883a 	mov	r19,r6
8110f304:	1800141e 	bne	r3,zero,8110f358 <__mdiff+0x84>
8110f308:	1085883a 	add	r2,r2,r2
8110f30c:	1085883a 	add	r2,r2,r2
8110f310:	2a000504 	addi	r8,r5,20
8110f314:	34000504 	addi	r16,r6,20
8110f318:	4087883a 	add	r3,r8,r2
8110f31c:	8085883a 	add	r2,r16,r2
8110f320:	00000106 	br	8110f328 <__mdiff+0x54>
8110f324:	40c0592e 	bgeu	r8,r3,8110f48c <__mdiff+0x1b8>
8110f328:	18ffff04 	addi	r3,r3,-4
8110f32c:	10bfff04 	addi	r2,r2,-4
8110f330:	19c00017 	ldw	r7,0(r3)
8110f334:	11400017 	ldw	r5,0(r2)
8110f338:	397ffa26 	beq	r7,r5,8110f324 <__reset+0xfb0ef324>
8110f33c:	3940592e 	bgeu	r7,r5,8110f4a4 <__mdiff+0x1d0>
8110f340:	9005883a 	mov	r2,r18
8110f344:	4023883a 	mov	r17,r8
8110f348:	9825883a 	mov	r18,r19
8110f34c:	05000044 	movi	r20,1
8110f350:	1027883a 	mov	r19,r2
8110f354:	00000406 	br	8110f368 <__mdiff+0x94>
8110f358:	18005616 	blt	r3,zero,8110f4b4 <__mdiff+0x1e0>
8110f35c:	34400504 	addi	r17,r6,20
8110f360:	2c000504 	addi	r16,r5,20
8110f364:	0029883a 	mov	r20,zero
8110f368:	91400117 	ldw	r5,4(r18)
8110f36c:	110e9ac0 	call	8110e9ac <_Balloc>
8110f370:	92400417 	ldw	r9,16(r18)
8110f374:	9b000417 	ldw	r12,16(r19)
8110f378:	12c00504 	addi	r11,r2,20
8110f37c:	4a51883a 	add	r8,r9,r9
8110f380:	6319883a 	add	r12,r12,r12
8110f384:	4211883a 	add	r8,r8,r8
8110f388:	6319883a 	add	r12,r12,r12
8110f38c:	15000315 	stw	r20,12(r2)
8110f390:	8211883a 	add	r8,r16,r8
8110f394:	8b19883a 	add	r12,r17,r12
8110f398:	0007883a 	mov	r3,zero
8110f39c:	81400017 	ldw	r5,0(r16)
8110f3a0:	89c00017 	ldw	r7,0(r17)
8110f3a4:	59800104 	addi	r6,r11,4
8110f3a8:	293fffcc 	andi	r4,r5,65535
8110f3ac:	20c7883a 	add	r3,r4,r3
8110f3b0:	393fffcc 	andi	r4,r7,65535
8110f3b4:	1909c83a 	sub	r4,r3,r4
8110f3b8:	280ad43a 	srli	r5,r5,16
8110f3bc:	380ed43a 	srli	r7,r7,16
8110f3c0:	2007d43a 	srai	r3,r4,16
8110f3c4:	213fffcc 	andi	r4,r4,65535
8110f3c8:	29cbc83a 	sub	r5,r5,r7
8110f3cc:	28c7883a 	add	r3,r5,r3
8110f3d0:	180a943a 	slli	r5,r3,16
8110f3d4:	8c400104 	addi	r17,r17,4
8110f3d8:	84000104 	addi	r16,r16,4
8110f3dc:	2908b03a 	or	r4,r5,r4
8110f3e0:	59000015 	stw	r4,0(r11)
8110f3e4:	1807d43a 	srai	r3,r3,16
8110f3e8:	3015883a 	mov	r10,r6
8110f3ec:	3017883a 	mov	r11,r6
8110f3f0:	8b3fea36 	bltu	r17,r12,8110f39c <__reset+0xfb0ef39c>
8110f3f4:	8200162e 	bgeu	r16,r8,8110f450 <__mdiff+0x17c>
8110f3f8:	8017883a 	mov	r11,r16
8110f3fc:	59400017 	ldw	r5,0(r11)
8110f400:	31800104 	addi	r6,r6,4
8110f404:	5ac00104 	addi	r11,r11,4
8110f408:	293fffcc 	andi	r4,r5,65535
8110f40c:	20c7883a 	add	r3,r4,r3
8110f410:	280ed43a 	srli	r7,r5,16
8110f414:	180bd43a 	srai	r5,r3,16
8110f418:	193fffcc 	andi	r4,r3,65535
8110f41c:	3947883a 	add	r3,r7,r5
8110f420:	180a943a 	slli	r5,r3,16
8110f424:	1807d43a 	srai	r3,r3,16
8110f428:	2908b03a 	or	r4,r5,r4
8110f42c:	313fff15 	stw	r4,-4(r6)
8110f430:	5a3ff236 	bltu	r11,r8,8110f3fc <__reset+0xfb0ef3fc>
8110f434:	0406303a 	nor	r3,zero,r16
8110f438:	1a07883a 	add	r3,r3,r8
8110f43c:	1806d0ba 	srli	r3,r3,2
8110f440:	18c00044 	addi	r3,r3,1
8110f444:	18c7883a 	add	r3,r3,r3
8110f448:	18c7883a 	add	r3,r3,r3
8110f44c:	50d5883a 	add	r10,r10,r3
8110f450:	50ffff04 	addi	r3,r10,-4
8110f454:	2000041e 	bne	r4,zero,8110f468 <__mdiff+0x194>
8110f458:	18ffff04 	addi	r3,r3,-4
8110f45c:	19000017 	ldw	r4,0(r3)
8110f460:	4a7fffc4 	addi	r9,r9,-1
8110f464:	203ffc26 	beq	r4,zero,8110f458 <__reset+0xfb0ef458>
8110f468:	12400415 	stw	r9,16(r2)
8110f46c:	dfc00517 	ldw	ra,20(sp)
8110f470:	dd000417 	ldw	r20,16(sp)
8110f474:	dcc00317 	ldw	r19,12(sp)
8110f478:	dc800217 	ldw	r18,8(sp)
8110f47c:	dc400117 	ldw	r17,4(sp)
8110f480:	dc000017 	ldw	r16,0(sp)
8110f484:	dec00604 	addi	sp,sp,24
8110f488:	f800283a 	ret
8110f48c:	000b883a 	mov	r5,zero
8110f490:	110e9ac0 	call	8110e9ac <_Balloc>
8110f494:	00c00044 	movi	r3,1
8110f498:	10c00415 	stw	r3,16(r2)
8110f49c:	10000515 	stw	zero,20(r2)
8110f4a0:	003ff206 	br	8110f46c <__reset+0xfb0ef46c>
8110f4a4:	8023883a 	mov	r17,r16
8110f4a8:	0029883a 	mov	r20,zero
8110f4ac:	4021883a 	mov	r16,r8
8110f4b0:	003fad06 	br	8110f368 <__reset+0xfb0ef368>
8110f4b4:	9005883a 	mov	r2,r18
8110f4b8:	94400504 	addi	r17,r18,20
8110f4bc:	9c000504 	addi	r16,r19,20
8110f4c0:	9825883a 	mov	r18,r19
8110f4c4:	05000044 	movi	r20,1
8110f4c8:	1027883a 	mov	r19,r2
8110f4cc:	003fa606 	br	8110f368 <__reset+0xfb0ef368>

8110f4d0 <__ulp>:
8110f4d0:	295ffc2c 	andhi	r5,r5,32752
8110f4d4:	00bf3034 	movhi	r2,64704
8110f4d8:	2887883a 	add	r3,r5,r2
8110f4dc:	00c0020e 	bge	zero,r3,8110f4e8 <__ulp+0x18>
8110f4e0:	0005883a 	mov	r2,zero
8110f4e4:	f800283a 	ret
8110f4e8:	00c7c83a 	sub	r3,zero,r3
8110f4ec:	1807d53a 	srai	r3,r3,20
8110f4f0:	008004c4 	movi	r2,19
8110f4f4:	10c00b0e 	bge	r2,r3,8110f524 <__ulp+0x54>
8110f4f8:	18bffb04 	addi	r2,r3,-20
8110f4fc:	01000784 	movi	r4,30
8110f500:	0007883a 	mov	r3,zero
8110f504:	20800516 	blt	r4,r2,8110f51c <__ulp+0x4c>
8110f508:	010007c4 	movi	r4,31
8110f50c:	2089c83a 	sub	r4,r4,r2
8110f510:	00800044 	movi	r2,1
8110f514:	1104983a 	sll	r2,r2,r4
8110f518:	f800283a 	ret
8110f51c:	00800044 	movi	r2,1
8110f520:	f800283a 	ret
8110f524:	01400234 	movhi	r5,8
8110f528:	28c7d83a 	sra	r3,r5,r3
8110f52c:	0005883a 	mov	r2,zero
8110f530:	f800283a 	ret

8110f534 <__b2d>:
8110f534:	defffa04 	addi	sp,sp,-24
8110f538:	dc000015 	stw	r16,0(sp)
8110f53c:	24000417 	ldw	r16,16(r4)
8110f540:	dc400115 	stw	r17,4(sp)
8110f544:	24400504 	addi	r17,r4,20
8110f548:	8421883a 	add	r16,r16,r16
8110f54c:	8421883a 	add	r16,r16,r16
8110f550:	8c21883a 	add	r16,r17,r16
8110f554:	dc800215 	stw	r18,8(sp)
8110f558:	84bfff17 	ldw	r18,-4(r16)
8110f55c:	dd000415 	stw	r20,16(sp)
8110f560:	dcc00315 	stw	r19,12(sp)
8110f564:	9009883a 	mov	r4,r18
8110f568:	2829883a 	mov	r20,r5
8110f56c:	dfc00515 	stw	ra,20(sp)
8110f570:	110eca00 	call	8110eca0 <__hi0bits>
8110f574:	00c00804 	movi	r3,32
8110f578:	1889c83a 	sub	r4,r3,r2
8110f57c:	a1000015 	stw	r4,0(r20)
8110f580:	01000284 	movi	r4,10
8110f584:	84ffff04 	addi	r19,r16,-4
8110f588:	20801216 	blt	r4,r2,8110f5d4 <__b2d+0xa0>
8110f58c:	018002c4 	movi	r6,11
8110f590:	308dc83a 	sub	r6,r6,r2
8110f594:	9186d83a 	srl	r3,r18,r6
8110f598:	18cffc34 	orhi	r3,r3,16368
8110f59c:	8cc0212e 	bgeu	r17,r19,8110f624 <__b2d+0xf0>
8110f5a0:	813ffe17 	ldw	r4,-8(r16)
8110f5a4:	218cd83a 	srl	r6,r4,r6
8110f5a8:	10800544 	addi	r2,r2,21
8110f5ac:	9084983a 	sll	r2,r18,r2
8110f5b0:	1184b03a 	or	r2,r2,r6
8110f5b4:	dfc00517 	ldw	ra,20(sp)
8110f5b8:	dd000417 	ldw	r20,16(sp)
8110f5bc:	dcc00317 	ldw	r19,12(sp)
8110f5c0:	dc800217 	ldw	r18,8(sp)
8110f5c4:	dc400117 	ldw	r17,4(sp)
8110f5c8:	dc000017 	ldw	r16,0(sp)
8110f5cc:	dec00604 	addi	sp,sp,24
8110f5d0:	f800283a 	ret
8110f5d4:	8cc00f2e 	bgeu	r17,r19,8110f614 <__b2d+0xe0>
8110f5d8:	117ffd44 	addi	r5,r2,-11
8110f5dc:	80bffe17 	ldw	r2,-8(r16)
8110f5e0:	28000e26 	beq	r5,zero,8110f61c <__b2d+0xe8>
8110f5e4:	1949c83a 	sub	r4,r3,r5
8110f5e8:	9164983a 	sll	r18,r18,r5
8110f5ec:	1106d83a 	srl	r3,r2,r4
8110f5f0:	81bffe04 	addi	r6,r16,-8
8110f5f4:	948ffc34 	orhi	r18,r18,16368
8110f5f8:	90c6b03a 	or	r3,r18,r3
8110f5fc:	89800e2e 	bgeu	r17,r6,8110f638 <__b2d+0x104>
8110f600:	81bffd17 	ldw	r6,-12(r16)
8110f604:	1144983a 	sll	r2,r2,r5
8110f608:	310ad83a 	srl	r5,r6,r4
8110f60c:	2884b03a 	or	r2,r5,r2
8110f610:	003fe806 	br	8110f5b4 <__reset+0xfb0ef5b4>
8110f614:	10bffd44 	addi	r2,r2,-11
8110f618:	1000041e 	bne	r2,zero,8110f62c <__b2d+0xf8>
8110f61c:	90cffc34 	orhi	r3,r18,16368
8110f620:	003fe406 	br	8110f5b4 <__reset+0xfb0ef5b4>
8110f624:	000d883a 	mov	r6,zero
8110f628:	003fdf06 	br	8110f5a8 <__reset+0xfb0ef5a8>
8110f62c:	90a4983a 	sll	r18,r18,r2
8110f630:	0005883a 	mov	r2,zero
8110f634:	003ff906 	br	8110f61c <__reset+0xfb0ef61c>
8110f638:	1144983a 	sll	r2,r2,r5
8110f63c:	003fdd06 	br	8110f5b4 <__reset+0xfb0ef5b4>

8110f640 <__d2b>:
8110f640:	defff804 	addi	sp,sp,-32
8110f644:	dc000215 	stw	r16,8(sp)
8110f648:	3021883a 	mov	r16,r6
8110f64c:	dc400315 	stw	r17,12(sp)
8110f650:	8022907a 	slli	r17,r16,1
8110f654:	dd000615 	stw	r20,24(sp)
8110f658:	2829883a 	mov	r20,r5
8110f65c:	01400044 	movi	r5,1
8110f660:	dcc00515 	stw	r19,20(sp)
8110f664:	dc800415 	stw	r18,16(sp)
8110f668:	dfc00715 	stw	ra,28(sp)
8110f66c:	3825883a 	mov	r18,r7
8110f670:	8822d57a 	srli	r17,r17,21
8110f674:	110e9ac0 	call	8110e9ac <_Balloc>
8110f678:	1027883a 	mov	r19,r2
8110f67c:	00800434 	movhi	r2,16
8110f680:	10bfffc4 	addi	r2,r2,-1
8110f684:	808c703a 	and	r6,r16,r2
8110f688:	88000126 	beq	r17,zero,8110f690 <__d2b+0x50>
8110f68c:	31800434 	orhi	r6,r6,16
8110f690:	d9800015 	stw	r6,0(sp)
8110f694:	a0002426 	beq	r20,zero,8110f728 <__d2b+0xe8>
8110f698:	d9000104 	addi	r4,sp,4
8110f69c:	dd000115 	stw	r20,4(sp)
8110f6a0:	110ed080 	call	8110ed08 <__lo0bits>
8110f6a4:	d8c00017 	ldw	r3,0(sp)
8110f6a8:	10002f1e 	bne	r2,zero,8110f768 <__d2b+0x128>
8110f6ac:	d9000117 	ldw	r4,4(sp)
8110f6b0:	99000515 	stw	r4,20(r19)
8110f6b4:	1821003a 	cmpeq	r16,r3,zero
8110f6b8:	01000084 	movi	r4,2
8110f6bc:	2421c83a 	sub	r16,r4,r16
8110f6c0:	98c00615 	stw	r3,24(r19)
8110f6c4:	9c000415 	stw	r16,16(r19)
8110f6c8:	88001f1e 	bne	r17,zero,8110f748 <__d2b+0x108>
8110f6cc:	10bef384 	addi	r2,r2,-1074
8110f6d0:	90800015 	stw	r2,0(r18)
8110f6d4:	00900034 	movhi	r2,16384
8110f6d8:	10bfffc4 	addi	r2,r2,-1
8110f6dc:	8085883a 	add	r2,r16,r2
8110f6e0:	1085883a 	add	r2,r2,r2
8110f6e4:	1085883a 	add	r2,r2,r2
8110f6e8:	9885883a 	add	r2,r19,r2
8110f6ec:	11000517 	ldw	r4,20(r2)
8110f6f0:	8020917a 	slli	r16,r16,5
8110f6f4:	110eca00 	call	8110eca0 <__hi0bits>
8110f6f8:	d8c00817 	ldw	r3,32(sp)
8110f6fc:	8085c83a 	sub	r2,r16,r2
8110f700:	18800015 	stw	r2,0(r3)
8110f704:	9805883a 	mov	r2,r19
8110f708:	dfc00717 	ldw	ra,28(sp)
8110f70c:	dd000617 	ldw	r20,24(sp)
8110f710:	dcc00517 	ldw	r19,20(sp)
8110f714:	dc800417 	ldw	r18,16(sp)
8110f718:	dc400317 	ldw	r17,12(sp)
8110f71c:	dc000217 	ldw	r16,8(sp)
8110f720:	dec00804 	addi	sp,sp,32
8110f724:	f800283a 	ret
8110f728:	d809883a 	mov	r4,sp
8110f72c:	110ed080 	call	8110ed08 <__lo0bits>
8110f730:	d8c00017 	ldw	r3,0(sp)
8110f734:	04000044 	movi	r16,1
8110f738:	9c000415 	stw	r16,16(r19)
8110f73c:	98c00515 	stw	r3,20(r19)
8110f740:	10800804 	addi	r2,r2,32
8110f744:	883fe126 	beq	r17,zero,8110f6cc <__reset+0xfb0ef6cc>
8110f748:	00c00d44 	movi	r3,53
8110f74c:	8c7ef344 	addi	r17,r17,-1075
8110f750:	88a3883a 	add	r17,r17,r2
8110f754:	1885c83a 	sub	r2,r3,r2
8110f758:	d8c00817 	ldw	r3,32(sp)
8110f75c:	94400015 	stw	r17,0(r18)
8110f760:	18800015 	stw	r2,0(r3)
8110f764:	003fe706 	br	8110f704 <__reset+0xfb0ef704>
8110f768:	01000804 	movi	r4,32
8110f76c:	2089c83a 	sub	r4,r4,r2
8110f770:	1908983a 	sll	r4,r3,r4
8110f774:	d9400117 	ldw	r5,4(sp)
8110f778:	1886d83a 	srl	r3,r3,r2
8110f77c:	2148b03a 	or	r4,r4,r5
8110f780:	99000515 	stw	r4,20(r19)
8110f784:	d8c00015 	stw	r3,0(sp)
8110f788:	003fca06 	br	8110f6b4 <__reset+0xfb0ef6b4>

8110f78c <__ratio>:
8110f78c:	defff904 	addi	sp,sp,-28
8110f790:	dc400315 	stw	r17,12(sp)
8110f794:	2823883a 	mov	r17,r5
8110f798:	d9400104 	addi	r5,sp,4
8110f79c:	dfc00615 	stw	ra,24(sp)
8110f7a0:	dcc00515 	stw	r19,20(sp)
8110f7a4:	dc800415 	stw	r18,16(sp)
8110f7a8:	2027883a 	mov	r19,r4
8110f7ac:	dc000215 	stw	r16,8(sp)
8110f7b0:	110f5340 	call	8110f534 <__b2d>
8110f7b4:	d80b883a 	mov	r5,sp
8110f7b8:	8809883a 	mov	r4,r17
8110f7bc:	1025883a 	mov	r18,r2
8110f7c0:	1821883a 	mov	r16,r3
8110f7c4:	110f5340 	call	8110f534 <__b2d>
8110f7c8:	8a000417 	ldw	r8,16(r17)
8110f7cc:	99000417 	ldw	r4,16(r19)
8110f7d0:	d9400117 	ldw	r5,4(sp)
8110f7d4:	2209c83a 	sub	r4,r4,r8
8110f7d8:	2010917a 	slli	r8,r4,5
8110f7dc:	d9000017 	ldw	r4,0(sp)
8110f7e0:	2909c83a 	sub	r4,r5,r4
8110f7e4:	4109883a 	add	r4,r8,r4
8110f7e8:	01000e0e 	bge	zero,r4,8110f824 <__ratio+0x98>
8110f7ec:	2008953a 	slli	r4,r4,20
8110f7f0:	2421883a 	add	r16,r4,r16
8110f7f4:	100d883a 	mov	r6,r2
8110f7f8:	180f883a 	mov	r7,r3
8110f7fc:	9009883a 	mov	r4,r18
8110f800:	800b883a 	mov	r5,r16
8110f804:	11139d00 	call	811139d0 <__divdf3>
8110f808:	dfc00617 	ldw	ra,24(sp)
8110f80c:	dcc00517 	ldw	r19,20(sp)
8110f810:	dc800417 	ldw	r18,16(sp)
8110f814:	dc400317 	ldw	r17,12(sp)
8110f818:	dc000217 	ldw	r16,8(sp)
8110f81c:	dec00704 	addi	sp,sp,28
8110f820:	f800283a 	ret
8110f824:	2008953a 	slli	r4,r4,20
8110f828:	1907c83a 	sub	r3,r3,r4
8110f82c:	003ff106 	br	8110f7f4 <__reset+0xfb0ef7f4>

8110f830 <_mprec_log10>:
8110f830:	defffe04 	addi	sp,sp,-8
8110f834:	dc000015 	stw	r16,0(sp)
8110f838:	dfc00115 	stw	ra,4(sp)
8110f83c:	008005c4 	movi	r2,23
8110f840:	2021883a 	mov	r16,r4
8110f844:	11000d0e 	bge	r2,r4,8110f87c <_mprec_log10+0x4c>
8110f848:	0005883a 	mov	r2,zero
8110f84c:	00cffc34 	movhi	r3,16368
8110f850:	843fffc4 	addi	r16,r16,-1
8110f854:	000d883a 	mov	r6,zero
8110f858:	01d00934 	movhi	r7,16420
8110f85c:	1009883a 	mov	r4,r2
8110f860:	180b883a 	mov	r5,r3
8110f864:	1107f400 	call	81107f40 <__muldf3>
8110f868:	803ff91e 	bne	r16,zero,8110f850 <__reset+0xfb0ef850>
8110f86c:	dfc00117 	ldw	ra,4(sp)
8110f870:	dc000017 	ldw	r16,0(sp)
8110f874:	dec00204 	addi	sp,sp,8
8110f878:	f800283a 	ret
8110f87c:	202090fa 	slli	r16,r4,3
8110f880:	00a044b4 	movhi	r2,33042
8110f884:	10b09d04 	addi	r2,r2,-15756
8110f888:	1421883a 	add	r16,r2,r16
8110f88c:	80800017 	ldw	r2,0(r16)
8110f890:	80c00117 	ldw	r3,4(r16)
8110f894:	dfc00117 	ldw	ra,4(sp)
8110f898:	dc000017 	ldw	r16,0(sp)
8110f89c:	dec00204 	addi	sp,sp,8
8110f8a0:	f800283a 	ret

8110f8a4 <__copybits>:
8110f8a4:	297fffc4 	addi	r5,r5,-1
8110f8a8:	280fd17a 	srai	r7,r5,5
8110f8ac:	30c00417 	ldw	r3,16(r6)
8110f8b0:	30800504 	addi	r2,r6,20
8110f8b4:	39c00044 	addi	r7,r7,1
8110f8b8:	18c7883a 	add	r3,r3,r3
8110f8bc:	39cf883a 	add	r7,r7,r7
8110f8c0:	18c7883a 	add	r3,r3,r3
8110f8c4:	39cf883a 	add	r7,r7,r7
8110f8c8:	10c7883a 	add	r3,r2,r3
8110f8cc:	21cf883a 	add	r7,r4,r7
8110f8d0:	10c00d2e 	bgeu	r2,r3,8110f908 <__copybits+0x64>
8110f8d4:	200b883a 	mov	r5,r4
8110f8d8:	12000017 	ldw	r8,0(r2)
8110f8dc:	29400104 	addi	r5,r5,4
8110f8e0:	10800104 	addi	r2,r2,4
8110f8e4:	2a3fff15 	stw	r8,-4(r5)
8110f8e8:	10fffb36 	bltu	r2,r3,8110f8d8 <__reset+0xfb0ef8d8>
8110f8ec:	1985c83a 	sub	r2,r3,r6
8110f8f0:	10bffac4 	addi	r2,r2,-21
8110f8f4:	1004d0ba 	srli	r2,r2,2
8110f8f8:	10800044 	addi	r2,r2,1
8110f8fc:	1085883a 	add	r2,r2,r2
8110f900:	1085883a 	add	r2,r2,r2
8110f904:	2089883a 	add	r4,r4,r2
8110f908:	21c0032e 	bgeu	r4,r7,8110f918 <__copybits+0x74>
8110f90c:	20000015 	stw	zero,0(r4)
8110f910:	21000104 	addi	r4,r4,4
8110f914:	21fffd36 	bltu	r4,r7,8110f90c <__reset+0xfb0ef90c>
8110f918:	f800283a 	ret

8110f91c <__any_on>:
8110f91c:	20c00417 	ldw	r3,16(r4)
8110f920:	2805d17a 	srai	r2,r5,5
8110f924:	21000504 	addi	r4,r4,20
8110f928:	18800d0e 	bge	r3,r2,8110f960 <__any_on+0x44>
8110f92c:	18c7883a 	add	r3,r3,r3
8110f930:	18c7883a 	add	r3,r3,r3
8110f934:	20c7883a 	add	r3,r4,r3
8110f938:	20c0192e 	bgeu	r4,r3,8110f9a0 <__any_on+0x84>
8110f93c:	18bfff17 	ldw	r2,-4(r3)
8110f940:	18ffff04 	addi	r3,r3,-4
8110f944:	1000041e 	bne	r2,zero,8110f958 <__any_on+0x3c>
8110f948:	20c0142e 	bgeu	r4,r3,8110f99c <__any_on+0x80>
8110f94c:	18ffff04 	addi	r3,r3,-4
8110f950:	19400017 	ldw	r5,0(r3)
8110f954:	283ffc26 	beq	r5,zero,8110f948 <__reset+0xfb0ef948>
8110f958:	00800044 	movi	r2,1
8110f95c:	f800283a 	ret
8110f960:	10c00a0e 	bge	r2,r3,8110f98c <__any_on+0x70>
8110f964:	1085883a 	add	r2,r2,r2
8110f968:	1085883a 	add	r2,r2,r2
8110f96c:	294007cc 	andi	r5,r5,31
8110f970:	2087883a 	add	r3,r4,r2
8110f974:	283ff026 	beq	r5,zero,8110f938 <__reset+0xfb0ef938>
8110f978:	19800017 	ldw	r6,0(r3)
8110f97c:	3144d83a 	srl	r2,r6,r5
8110f980:	114a983a 	sll	r5,r2,r5
8110f984:	317ff41e 	bne	r6,r5,8110f958 <__reset+0xfb0ef958>
8110f988:	003feb06 	br	8110f938 <__reset+0xfb0ef938>
8110f98c:	1085883a 	add	r2,r2,r2
8110f990:	1085883a 	add	r2,r2,r2
8110f994:	2087883a 	add	r3,r4,r2
8110f998:	003fe706 	br	8110f938 <__reset+0xfb0ef938>
8110f99c:	f800283a 	ret
8110f9a0:	0005883a 	mov	r2,zero
8110f9a4:	f800283a 	ret

8110f9a8 <_putc_r>:
8110f9a8:	defffc04 	addi	sp,sp,-16
8110f9ac:	dc000215 	stw	r16,8(sp)
8110f9b0:	dfc00315 	stw	ra,12(sp)
8110f9b4:	2021883a 	mov	r16,r4
8110f9b8:	20000226 	beq	r4,zero,8110f9c4 <_putc_r+0x1c>
8110f9bc:	20800e17 	ldw	r2,56(r4)
8110f9c0:	10001b26 	beq	r2,zero,8110fa30 <_putc_r+0x88>
8110f9c4:	30800217 	ldw	r2,8(r6)
8110f9c8:	10bfffc4 	addi	r2,r2,-1
8110f9cc:	30800215 	stw	r2,8(r6)
8110f9d0:	10000a16 	blt	r2,zero,8110f9fc <_putc_r+0x54>
8110f9d4:	30800017 	ldw	r2,0(r6)
8110f9d8:	11400005 	stb	r5,0(r2)
8110f9dc:	30800017 	ldw	r2,0(r6)
8110f9e0:	10c00044 	addi	r3,r2,1
8110f9e4:	30c00015 	stw	r3,0(r6)
8110f9e8:	10800003 	ldbu	r2,0(r2)
8110f9ec:	dfc00317 	ldw	ra,12(sp)
8110f9f0:	dc000217 	ldw	r16,8(sp)
8110f9f4:	dec00404 	addi	sp,sp,16
8110f9f8:	f800283a 	ret
8110f9fc:	30c00617 	ldw	r3,24(r6)
8110fa00:	10c00616 	blt	r2,r3,8110fa1c <_putc_r+0x74>
8110fa04:	30800017 	ldw	r2,0(r6)
8110fa08:	00c00284 	movi	r3,10
8110fa0c:	11400005 	stb	r5,0(r2)
8110fa10:	30800017 	ldw	r2,0(r6)
8110fa14:	11400003 	ldbu	r5,0(r2)
8110fa18:	28fff11e 	bne	r5,r3,8110f9e0 <__reset+0xfb0ef9e0>
8110fa1c:	8009883a 	mov	r4,r16
8110fa20:	dfc00317 	ldw	ra,12(sp)
8110fa24:	dc000217 	ldw	r16,8(sp)
8110fa28:	dec00404 	addi	sp,sp,16
8110fa2c:	1111b8c1 	jmpi	81111b8c <__swbuf_r>
8110fa30:	d9400015 	stw	r5,0(sp)
8110fa34:	d9800115 	stw	r6,4(sp)
8110fa38:	110d0d80 	call	8110d0d8 <__sinit>
8110fa3c:	d9800117 	ldw	r6,4(sp)
8110fa40:	d9400017 	ldw	r5,0(sp)
8110fa44:	003fdf06 	br	8110f9c4 <__reset+0xfb0ef9c4>

8110fa48 <putc>:
8110fa48:	00a044b4 	movhi	r2,33042
8110fa4c:	defffc04 	addi	sp,sp,-16
8110fa50:	10b8be04 	addi	r2,r2,-7432
8110fa54:	dc000115 	stw	r16,4(sp)
8110fa58:	14000017 	ldw	r16,0(r2)
8110fa5c:	dc400215 	stw	r17,8(sp)
8110fa60:	dfc00315 	stw	ra,12(sp)
8110fa64:	2023883a 	mov	r17,r4
8110fa68:	80000226 	beq	r16,zero,8110fa74 <putc+0x2c>
8110fa6c:	80800e17 	ldw	r2,56(r16)
8110fa70:	10001a26 	beq	r2,zero,8110fadc <putc+0x94>
8110fa74:	28800217 	ldw	r2,8(r5)
8110fa78:	10bfffc4 	addi	r2,r2,-1
8110fa7c:	28800215 	stw	r2,8(r5)
8110fa80:	10000b16 	blt	r2,zero,8110fab0 <putc+0x68>
8110fa84:	28800017 	ldw	r2,0(r5)
8110fa88:	14400005 	stb	r17,0(r2)
8110fa8c:	28800017 	ldw	r2,0(r5)
8110fa90:	10c00044 	addi	r3,r2,1
8110fa94:	28c00015 	stw	r3,0(r5)
8110fa98:	10800003 	ldbu	r2,0(r2)
8110fa9c:	dfc00317 	ldw	ra,12(sp)
8110faa0:	dc400217 	ldw	r17,8(sp)
8110faa4:	dc000117 	ldw	r16,4(sp)
8110faa8:	dec00404 	addi	sp,sp,16
8110faac:	f800283a 	ret
8110fab0:	28c00617 	ldw	r3,24(r5)
8110fab4:	10c00e16 	blt	r2,r3,8110faf0 <putc+0xa8>
8110fab8:	28800017 	ldw	r2,0(r5)
8110fabc:	01000284 	movi	r4,10
8110fac0:	14400005 	stb	r17,0(r2)
8110fac4:	28800017 	ldw	r2,0(r5)
8110fac8:	10c00003 	ldbu	r3,0(r2)
8110facc:	193ff01e 	bne	r3,r4,8110fa90 <__reset+0xfb0efa90>
8110fad0:	280d883a 	mov	r6,r5
8110fad4:	180b883a 	mov	r5,r3
8110fad8:	00000706 	br	8110faf8 <putc+0xb0>
8110fadc:	8009883a 	mov	r4,r16
8110fae0:	d9400015 	stw	r5,0(sp)
8110fae4:	110d0d80 	call	8110d0d8 <__sinit>
8110fae8:	d9400017 	ldw	r5,0(sp)
8110faec:	003fe106 	br	8110fa74 <__reset+0xfb0efa74>
8110faf0:	280d883a 	mov	r6,r5
8110faf4:	880b883a 	mov	r5,r17
8110faf8:	8009883a 	mov	r4,r16
8110fafc:	dfc00317 	ldw	ra,12(sp)
8110fb00:	dc400217 	ldw	r17,8(sp)
8110fb04:	dc000117 	ldw	r16,4(sp)
8110fb08:	dec00404 	addi	sp,sp,16
8110fb0c:	1111b8c1 	jmpi	81111b8c <__swbuf_r>

8110fb10 <_realloc_r>:
8110fb10:	defff604 	addi	sp,sp,-40
8110fb14:	dc800215 	stw	r18,8(sp)
8110fb18:	dfc00915 	stw	ra,36(sp)
8110fb1c:	df000815 	stw	fp,32(sp)
8110fb20:	ddc00715 	stw	r23,28(sp)
8110fb24:	dd800615 	stw	r22,24(sp)
8110fb28:	dd400515 	stw	r21,20(sp)
8110fb2c:	dd000415 	stw	r20,16(sp)
8110fb30:	dcc00315 	stw	r19,12(sp)
8110fb34:	dc400115 	stw	r17,4(sp)
8110fb38:	dc000015 	stw	r16,0(sp)
8110fb3c:	3025883a 	mov	r18,r6
8110fb40:	2800b726 	beq	r5,zero,8110fe20 <_realloc_r+0x310>
8110fb44:	282b883a 	mov	r21,r5
8110fb48:	2029883a 	mov	r20,r4
8110fb4c:	11154c00 	call	811154c0 <__malloc_lock>
8110fb50:	a8bfff17 	ldw	r2,-4(r21)
8110fb54:	043fff04 	movi	r16,-4
8110fb58:	90c002c4 	addi	r3,r18,11
8110fb5c:	01000584 	movi	r4,22
8110fb60:	acfffe04 	addi	r19,r21,-8
8110fb64:	1420703a 	and	r16,r2,r16
8110fb68:	20c0332e 	bgeu	r4,r3,8110fc38 <_realloc_r+0x128>
8110fb6c:	047ffe04 	movi	r17,-8
8110fb70:	1c62703a 	and	r17,r3,r17
8110fb74:	8807883a 	mov	r3,r17
8110fb78:	88005816 	blt	r17,zero,8110fcdc <_realloc_r+0x1cc>
8110fb7c:	8c805736 	bltu	r17,r18,8110fcdc <_realloc_r+0x1cc>
8110fb80:	80c0300e 	bge	r16,r3,8110fc44 <_realloc_r+0x134>
8110fb84:	072044b4 	movhi	fp,33042
8110fb88:	e732ad04 	addi	fp,fp,-13644
8110fb8c:	e1c00217 	ldw	r7,8(fp)
8110fb90:	9c09883a 	add	r4,r19,r16
8110fb94:	22000117 	ldw	r8,4(r4)
8110fb98:	21c06326 	beq	r4,r7,8110fd28 <_realloc_r+0x218>
8110fb9c:	017fff84 	movi	r5,-2
8110fba0:	414a703a 	and	r5,r8,r5
8110fba4:	214b883a 	add	r5,r4,r5
8110fba8:	29800117 	ldw	r6,4(r5)
8110fbac:	3180004c 	andi	r6,r6,1
8110fbb0:	30003f26 	beq	r6,zero,8110fcb0 <_realloc_r+0x1a0>
8110fbb4:	1080004c 	andi	r2,r2,1
8110fbb8:	10008326 	beq	r2,zero,8110fdc8 <_realloc_r+0x2b8>
8110fbbc:	900b883a 	mov	r5,r18
8110fbc0:	a009883a 	mov	r4,r20
8110fbc4:	110de380 	call	8110de38 <_malloc_r>
8110fbc8:	1025883a 	mov	r18,r2
8110fbcc:	10011e26 	beq	r2,zero,81110048 <_realloc_r+0x538>
8110fbd0:	a93fff17 	ldw	r4,-4(r21)
8110fbd4:	10fffe04 	addi	r3,r2,-8
8110fbd8:	00bfff84 	movi	r2,-2
8110fbdc:	2084703a 	and	r2,r4,r2
8110fbe0:	9885883a 	add	r2,r19,r2
8110fbe4:	1880ee26 	beq	r3,r2,8110ffa0 <_realloc_r+0x490>
8110fbe8:	81bfff04 	addi	r6,r16,-4
8110fbec:	00800904 	movi	r2,36
8110fbf0:	1180b836 	bltu	r2,r6,8110fed4 <_realloc_r+0x3c4>
8110fbf4:	00c004c4 	movi	r3,19
8110fbf8:	19809636 	bltu	r3,r6,8110fe54 <_realloc_r+0x344>
8110fbfc:	9005883a 	mov	r2,r18
8110fc00:	a807883a 	mov	r3,r21
8110fc04:	19000017 	ldw	r4,0(r3)
8110fc08:	11000015 	stw	r4,0(r2)
8110fc0c:	19000117 	ldw	r4,4(r3)
8110fc10:	11000115 	stw	r4,4(r2)
8110fc14:	18c00217 	ldw	r3,8(r3)
8110fc18:	10c00215 	stw	r3,8(r2)
8110fc1c:	a80b883a 	mov	r5,r21
8110fc20:	a009883a 	mov	r4,r20
8110fc24:	110d24c0 	call	8110d24c <_free_r>
8110fc28:	a009883a 	mov	r4,r20
8110fc2c:	11154e40 	call	811154e4 <__malloc_unlock>
8110fc30:	9005883a 	mov	r2,r18
8110fc34:	00001206 	br	8110fc80 <_realloc_r+0x170>
8110fc38:	00c00404 	movi	r3,16
8110fc3c:	1823883a 	mov	r17,r3
8110fc40:	003fce06 	br	8110fb7c <__reset+0xfb0efb7c>
8110fc44:	a825883a 	mov	r18,r21
8110fc48:	8445c83a 	sub	r2,r16,r17
8110fc4c:	00c003c4 	movi	r3,15
8110fc50:	18802636 	bltu	r3,r2,8110fcec <_realloc_r+0x1dc>
8110fc54:	99800117 	ldw	r6,4(r19)
8110fc58:	9c07883a 	add	r3,r19,r16
8110fc5c:	3180004c 	andi	r6,r6,1
8110fc60:	3420b03a 	or	r16,r6,r16
8110fc64:	9c000115 	stw	r16,4(r19)
8110fc68:	18800117 	ldw	r2,4(r3)
8110fc6c:	10800054 	ori	r2,r2,1
8110fc70:	18800115 	stw	r2,4(r3)
8110fc74:	a009883a 	mov	r4,r20
8110fc78:	11154e40 	call	811154e4 <__malloc_unlock>
8110fc7c:	9005883a 	mov	r2,r18
8110fc80:	dfc00917 	ldw	ra,36(sp)
8110fc84:	df000817 	ldw	fp,32(sp)
8110fc88:	ddc00717 	ldw	r23,28(sp)
8110fc8c:	dd800617 	ldw	r22,24(sp)
8110fc90:	dd400517 	ldw	r21,20(sp)
8110fc94:	dd000417 	ldw	r20,16(sp)
8110fc98:	dcc00317 	ldw	r19,12(sp)
8110fc9c:	dc800217 	ldw	r18,8(sp)
8110fca0:	dc400117 	ldw	r17,4(sp)
8110fca4:	dc000017 	ldw	r16,0(sp)
8110fca8:	dec00a04 	addi	sp,sp,40
8110fcac:	f800283a 	ret
8110fcb0:	017fff04 	movi	r5,-4
8110fcb4:	414a703a 	and	r5,r8,r5
8110fcb8:	814d883a 	add	r6,r16,r5
8110fcbc:	30c01f16 	blt	r6,r3,8110fd3c <_realloc_r+0x22c>
8110fcc0:	20800317 	ldw	r2,12(r4)
8110fcc4:	20c00217 	ldw	r3,8(r4)
8110fcc8:	a825883a 	mov	r18,r21
8110fccc:	3021883a 	mov	r16,r6
8110fcd0:	18800315 	stw	r2,12(r3)
8110fcd4:	10c00215 	stw	r3,8(r2)
8110fcd8:	003fdb06 	br	8110fc48 <__reset+0xfb0efc48>
8110fcdc:	00800304 	movi	r2,12
8110fce0:	a0800015 	stw	r2,0(r20)
8110fce4:	0005883a 	mov	r2,zero
8110fce8:	003fe506 	br	8110fc80 <__reset+0xfb0efc80>
8110fcec:	98c00117 	ldw	r3,4(r19)
8110fcf0:	9c4b883a 	add	r5,r19,r17
8110fcf4:	11000054 	ori	r4,r2,1
8110fcf8:	18c0004c 	andi	r3,r3,1
8110fcfc:	1c62b03a 	or	r17,r3,r17
8110fd00:	9c400115 	stw	r17,4(r19)
8110fd04:	29000115 	stw	r4,4(r5)
8110fd08:	2885883a 	add	r2,r5,r2
8110fd0c:	10c00117 	ldw	r3,4(r2)
8110fd10:	29400204 	addi	r5,r5,8
8110fd14:	a009883a 	mov	r4,r20
8110fd18:	18c00054 	ori	r3,r3,1
8110fd1c:	10c00115 	stw	r3,4(r2)
8110fd20:	110d24c0 	call	8110d24c <_free_r>
8110fd24:	003fd306 	br	8110fc74 <__reset+0xfb0efc74>
8110fd28:	017fff04 	movi	r5,-4
8110fd2c:	414a703a 	and	r5,r8,r5
8110fd30:	89800404 	addi	r6,r17,16
8110fd34:	8151883a 	add	r8,r16,r5
8110fd38:	4180590e 	bge	r8,r6,8110fea0 <_realloc_r+0x390>
8110fd3c:	1080004c 	andi	r2,r2,1
8110fd40:	103f9e1e 	bne	r2,zero,8110fbbc <__reset+0xfb0efbbc>
8110fd44:	adbffe17 	ldw	r22,-8(r21)
8110fd48:	00bfff04 	movi	r2,-4
8110fd4c:	9dadc83a 	sub	r22,r19,r22
8110fd50:	b1800117 	ldw	r6,4(r22)
8110fd54:	3084703a 	and	r2,r6,r2
8110fd58:	20002026 	beq	r4,zero,8110fddc <_realloc_r+0x2cc>
8110fd5c:	80af883a 	add	r23,r16,r2
8110fd60:	b96f883a 	add	r23,r23,r5
8110fd64:	21c05f26 	beq	r4,r7,8110fee4 <_realloc_r+0x3d4>
8110fd68:	b8c01c16 	blt	r23,r3,8110fddc <_realloc_r+0x2cc>
8110fd6c:	20800317 	ldw	r2,12(r4)
8110fd70:	20c00217 	ldw	r3,8(r4)
8110fd74:	81bfff04 	addi	r6,r16,-4
8110fd78:	01000904 	movi	r4,36
8110fd7c:	18800315 	stw	r2,12(r3)
8110fd80:	10c00215 	stw	r3,8(r2)
8110fd84:	b0c00217 	ldw	r3,8(r22)
8110fd88:	b0800317 	ldw	r2,12(r22)
8110fd8c:	b4800204 	addi	r18,r22,8
8110fd90:	18800315 	stw	r2,12(r3)
8110fd94:	10c00215 	stw	r3,8(r2)
8110fd98:	21801b36 	bltu	r4,r6,8110fe08 <_realloc_r+0x2f8>
8110fd9c:	008004c4 	movi	r2,19
8110fda0:	1180352e 	bgeu	r2,r6,8110fe78 <_realloc_r+0x368>
8110fda4:	a8800017 	ldw	r2,0(r21)
8110fda8:	b0800215 	stw	r2,8(r22)
8110fdac:	a8800117 	ldw	r2,4(r21)
8110fdb0:	b0800315 	stw	r2,12(r22)
8110fdb4:	008006c4 	movi	r2,27
8110fdb8:	11807f36 	bltu	r2,r6,8110ffb8 <_realloc_r+0x4a8>
8110fdbc:	b0800404 	addi	r2,r22,16
8110fdc0:	ad400204 	addi	r21,r21,8
8110fdc4:	00002d06 	br	8110fe7c <_realloc_r+0x36c>
8110fdc8:	adbffe17 	ldw	r22,-8(r21)
8110fdcc:	00bfff04 	movi	r2,-4
8110fdd0:	9dadc83a 	sub	r22,r19,r22
8110fdd4:	b1000117 	ldw	r4,4(r22)
8110fdd8:	2084703a 	and	r2,r4,r2
8110fddc:	b03f7726 	beq	r22,zero,8110fbbc <__reset+0xfb0efbbc>
8110fde0:	80af883a 	add	r23,r16,r2
8110fde4:	b8ff7516 	blt	r23,r3,8110fbbc <__reset+0xfb0efbbc>
8110fde8:	b0800317 	ldw	r2,12(r22)
8110fdec:	b0c00217 	ldw	r3,8(r22)
8110fdf0:	81bfff04 	addi	r6,r16,-4
8110fdf4:	01000904 	movi	r4,36
8110fdf8:	18800315 	stw	r2,12(r3)
8110fdfc:	10c00215 	stw	r3,8(r2)
8110fe00:	b4800204 	addi	r18,r22,8
8110fe04:	21bfe52e 	bgeu	r4,r6,8110fd9c <__reset+0xfb0efd9c>
8110fe08:	a80b883a 	mov	r5,r21
8110fe0c:	9009883a 	mov	r4,r18
8110fe10:	110e7280 	call	8110e728 <memmove>
8110fe14:	b821883a 	mov	r16,r23
8110fe18:	b027883a 	mov	r19,r22
8110fe1c:	003f8a06 	br	8110fc48 <__reset+0xfb0efc48>
8110fe20:	300b883a 	mov	r5,r6
8110fe24:	dfc00917 	ldw	ra,36(sp)
8110fe28:	df000817 	ldw	fp,32(sp)
8110fe2c:	ddc00717 	ldw	r23,28(sp)
8110fe30:	dd800617 	ldw	r22,24(sp)
8110fe34:	dd400517 	ldw	r21,20(sp)
8110fe38:	dd000417 	ldw	r20,16(sp)
8110fe3c:	dcc00317 	ldw	r19,12(sp)
8110fe40:	dc800217 	ldw	r18,8(sp)
8110fe44:	dc400117 	ldw	r17,4(sp)
8110fe48:	dc000017 	ldw	r16,0(sp)
8110fe4c:	dec00a04 	addi	sp,sp,40
8110fe50:	110de381 	jmpi	8110de38 <_malloc_r>
8110fe54:	a8c00017 	ldw	r3,0(r21)
8110fe58:	90c00015 	stw	r3,0(r18)
8110fe5c:	a8c00117 	ldw	r3,4(r21)
8110fe60:	90c00115 	stw	r3,4(r18)
8110fe64:	00c006c4 	movi	r3,27
8110fe68:	19804536 	bltu	r3,r6,8110ff80 <_realloc_r+0x470>
8110fe6c:	90800204 	addi	r2,r18,8
8110fe70:	a8c00204 	addi	r3,r21,8
8110fe74:	003f6306 	br	8110fc04 <__reset+0xfb0efc04>
8110fe78:	9005883a 	mov	r2,r18
8110fe7c:	a8c00017 	ldw	r3,0(r21)
8110fe80:	b821883a 	mov	r16,r23
8110fe84:	b027883a 	mov	r19,r22
8110fe88:	10c00015 	stw	r3,0(r2)
8110fe8c:	a8c00117 	ldw	r3,4(r21)
8110fe90:	10c00115 	stw	r3,4(r2)
8110fe94:	a8c00217 	ldw	r3,8(r21)
8110fe98:	10c00215 	stw	r3,8(r2)
8110fe9c:	003f6a06 	br	8110fc48 <__reset+0xfb0efc48>
8110fea0:	9c67883a 	add	r19,r19,r17
8110fea4:	4445c83a 	sub	r2,r8,r17
8110fea8:	e4c00215 	stw	r19,8(fp)
8110feac:	10800054 	ori	r2,r2,1
8110feb0:	98800115 	stw	r2,4(r19)
8110feb4:	a8bfff17 	ldw	r2,-4(r21)
8110feb8:	a009883a 	mov	r4,r20
8110febc:	1080004c 	andi	r2,r2,1
8110fec0:	1462b03a 	or	r17,r2,r17
8110fec4:	ac7fff15 	stw	r17,-4(r21)
8110fec8:	11154e40 	call	811154e4 <__malloc_unlock>
8110fecc:	a805883a 	mov	r2,r21
8110fed0:	003f6b06 	br	8110fc80 <__reset+0xfb0efc80>
8110fed4:	a80b883a 	mov	r5,r21
8110fed8:	9009883a 	mov	r4,r18
8110fedc:	110e7280 	call	8110e728 <memmove>
8110fee0:	003f4e06 	br	8110fc1c <__reset+0xfb0efc1c>
8110fee4:	89000404 	addi	r4,r17,16
8110fee8:	b93fbc16 	blt	r23,r4,8110fddc <__reset+0xfb0efddc>
8110feec:	b0800317 	ldw	r2,12(r22)
8110fef0:	b0c00217 	ldw	r3,8(r22)
8110fef4:	81bfff04 	addi	r6,r16,-4
8110fef8:	01000904 	movi	r4,36
8110fefc:	18800315 	stw	r2,12(r3)
8110ff00:	10c00215 	stw	r3,8(r2)
8110ff04:	b4800204 	addi	r18,r22,8
8110ff08:	21804336 	bltu	r4,r6,81110018 <_realloc_r+0x508>
8110ff0c:	008004c4 	movi	r2,19
8110ff10:	11803f2e 	bgeu	r2,r6,81110010 <_realloc_r+0x500>
8110ff14:	a8800017 	ldw	r2,0(r21)
8110ff18:	b0800215 	stw	r2,8(r22)
8110ff1c:	a8800117 	ldw	r2,4(r21)
8110ff20:	b0800315 	stw	r2,12(r22)
8110ff24:	008006c4 	movi	r2,27
8110ff28:	11803f36 	bltu	r2,r6,81110028 <_realloc_r+0x518>
8110ff2c:	b0800404 	addi	r2,r22,16
8110ff30:	ad400204 	addi	r21,r21,8
8110ff34:	a8c00017 	ldw	r3,0(r21)
8110ff38:	10c00015 	stw	r3,0(r2)
8110ff3c:	a8c00117 	ldw	r3,4(r21)
8110ff40:	10c00115 	stw	r3,4(r2)
8110ff44:	a8c00217 	ldw	r3,8(r21)
8110ff48:	10c00215 	stw	r3,8(r2)
8110ff4c:	b447883a 	add	r3,r22,r17
8110ff50:	bc45c83a 	sub	r2,r23,r17
8110ff54:	e0c00215 	stw	r3,8(fp)
8110ff58:	10800054 	ori	r2,r2,1
8110ff5c:	18800115 	stw	r2,4(r3)
8110ff60:	b0800117 	ldw	r2,4(r22)
8110ff64:	a009883a 	mov	r4,r20
8110ff68:	1080004c 	andi	r2,r2,1
8110ff6c:	1462b03a 	or	r17,r2,r17
8110ff70:	b4400115 	stw	r17,4(r22)
8110ff74:	11154e40 	call	811154e4 <__malloc_unlock>
8110ff78:	9005883a 	mov	r2,r18
8110ff7c:	003f4006 	br	8110fc80 <__reset+0xfb0efc80>
8110ff80:	a8c00217 	ldw	r3,8(r21)
8110ff84:	90c00215 	stw	r3,8(r18)
8110ff88:	a8c00317 	ldw	r3,12(r21)
8110ff8c:	90c00315 	stw	r3,12(r18)
8110ff90:	30801126 	beq	r6,r2,8110ffd8 <_realloc_r+0x4c8>
8110ff94:	90800404 	addi	r2,r18,16
8110ff98:	a8c00404 	addi	r3,r21,16
8110ff9c:	003f1906 	br	8110fc04 <__reset+0xfb0efc04>
8110ffa0:	90ffff17 	ldw	r3,-4(r18)
8110ffa4:	00bfff04 	movi	r2,-4
8110ffa8:	a825883a 	mov	r18,r21
8110ffac:	1884703a 	and	r2,r3,r2
8110ffb0:	80a1883a 	add	r16,r16,r2
8110ffb4:	003f2406 	br	8110fc48 <__reset+0xfb0efc48>
8110ffb8:	a8800217 	ldw	r2,8(r21)
8110ffbc:	b0800415 	stw	r2,16(r22)
8110ffc0:	a8800317 	ldw	r2,12(r21)
8110ffc4:	b0800515 	stw	r2,20(r22)
8110ffc8:	31000a26 	beq	r6,r4,8110fff4 <_realloc_r+0x4e4>
8110ffcc:	b0800604 	addi	r2,r22,24
8110ffd0:	ad400404 	addi	r21,r21,16
8110ffd4:	003fa906 	br	8110fe7c <__reset+0xfb0efe7c>
8110ffd8:	a9000417 	ldw	r4,16(r21)
8110ffdc:	90800604 	addi	r2,r18,24
8110ffe0:	a8c00604 	addi	r3,r21,24
8110ffe4:	91000415 	stw	r4,16(r18)
8110ffe8:	a9000517 	ldw	r4,20(r21)
8110ffec:	91000515 	stw	r4,20(r18)
8110fff0:	003f0406 	br	8110fc04 <__reset+0xfb0efc04>
8110fff4:	a8c00417 	ldw	r3,16(r21)
8110fff8:	ad400604 	addi	r21,r21,24
8110fffc:	b0800804 	addi	r2,r22,32
81110000:	b0c00615 	stw	r3,24(r22)
81110004:	a8ffff17 	ldw	r3,-4(r21)
81110008:	b0c00715 	stw	r3,28(r22)
8111000c:	003f9b06 	br	8110fe7c <__reset+0xfb0efe7c>
81110010:	9005883a 	mov	r2,r18
81110014:	003fc706 	br	8110ff34 <__reset+0xfb0eff34>
81110018:	a80b883a 	mov	r5,r21
8111001c:	9009883a 	mov	r4,r18
81110020:	110e7280 	call	8110e728 <memmove>
81110024:	003fc906 	br	8110ff4c <__reset+0xfb0eff4c>
81110028:	a8800217 	ldw	r2,8(r21)
8111002c:	b0800415 	stw	r2,16(r22)
81110030:	a8800317 	ldw	r2,12(r21)
81110034:	b0800515 	stw	r2,20(r22)
81110038:	31000726 	beq	r6,r4,81110058 <_realloc_r+0x548>
8111003c:	b0800604 	addi	r2,r22,24
81110040:	ad400404 	addi	r21,r21,16
81110044:	003fbb06 	br	8110ff34 <__reset+0xfb0eff34>
81110048:	a009883a 	mov	r4,r20
8111004c:	11154e40 	call	811154e4 <__malloc_unlock>
81110050:	0005883a 	mov	r2,zero
81110054:	003f0a06 	br	8110fc80 <__reset+0xfb0efc80>
81110058:	a8c00417 	ldw	r3,16(r21)
8111005c:	ad400604 	addi	r21,r21,24
81110060:	b0800804 	addi	r2,r22,32
81110064:	b0c00615 	stw	r3,24(r22)
81110068:	a8ffff17 	ldw	r3,-4(r21)
8111006c:	b0c00715 	stw	r3,28(r22)
81110070:	003fb006 	br	8110ff34 <__reset+0xfb0eff34>

81110074 <lflush>:
81110074:	2080030b 	ldhu	r2,12(r4)
81110078:	00c00244 	movi	r3,9
8111007c:	1080024c 	andi	r2,r2,9
81110080:	10c00226 	beq	r2,r3,8111008c <lflush+0x18>
81110084:	0005883a 	mov	r2,zero
81110088:	f800283a 	ret
8111008c:	110cd581 	jmpi	8110cd58 <fflush>

81110090 <__srefill_r>:
81110090:	defffc04 	addi	sp,sp,-16
81110094:	dc400115 	stw	r17,4(sp)
81110098:	dc000015 	stw	r16,0(sp)
8111009c:	dfc00315 	stw	ra,12(sp)
811100a0:	dc800215 	stw	r18,8(sp)
811100a4:	2023883a 	mov	r17,r4
811100a8:	2821883a 	mov	r16,r5
811100ac:	20000226 	beq	r4,zero,811100b8 <__srefill_r+0x28>
811100b0:	20800e17 	ldw	r2,56(r4)
811100b4:	10003c26 	beq	r2,zero,811101a8 <__srefill_r+0x118>
811100b8:	80c0030b 	ldhu	r3,12(r16)
811100bc:	1908000c 	andi	r4,r3,8192
811100c0:	1805883a 	mov	r2,r3
811100c4:	2000071e 	bne	r4,zero,811100e4 <__srefill_r+0x54>
811100c8:	81001917 	ldw	r4,100(r16)
811100cc:	18880014 	ori	r2,r3,8192
811100d0:	00f7ffc4 	movi	r3,-8193
811100d4:	20c8703a 	and	r4,r4,r3
811100d8:	8080030d 	sth	r2,12(r16)
811100dc:	1007883a 	mov	r3,r2
811100e0:	81001915 	stw	r4,100(r16)
811100e4:	80000115 	stw	zero,4(r16)
811100e8:	1100080c 	andi	r4,r2,32
811100ec:	2000571e 	bne	r4,zero,8111024c <__srefill_r+0x1bc>
811100f0:	1100010c 	andi	r4,r2,4
811100f4:	20001f26 	beq	r4,zero,81110174 <__srefill_r+0xe4>
811100f8:	81400c17 	ldw	r5,48(r16)
811100fc:	28000826 	beq	r5,zero,81110120 <__srefill_r+0x90>
81110100:	80801004 	addi	r2,r16,64
81110104:	28800226 	beq	r5,r2,81110110 <__srefill_r+0x80>
81110108:	8809883a 	mov	r4,r17
8111010c:	110d24c0 	call	8110d24c <_free_r>
81110110:	80800f17 	ldw	r2,60(r16)
81110114:	80000c15 	stw	zero,48(r16)
81110118:	80800115 	stw	r2,4(r16)
8111011c:	1000391e 	bne	r2,zero,81110204 <__srefill_r+0x174>
81110120:	80800417 	ldw	r2,16(r16)
81110124:	10004b26 	beq	r2,zero,81110254 <__srefill_r+0x1c4>
81110128:	8480030b 	ldhu	r18,12(r16)
8111012c:	908000cc 	andi	r2,r18,3
81110130:	10001f1e 	bne	r2,zero,811101b0 <__srefill_r+0x120>
81110134:	81800417 	ldw	r6,16(r16)
81110138:	80800817 	ldw	r2,32(r16)
8111013c:	81c00517 	ldw	r7,20(r16)
81110140:	81400717 	ldw	r5,28(r16)
81110144:	81800015 	stw	r6,0(r16)
81110148:	8809883a 	mov	r4,r17
8111014c:	103ee83a 	callr	r2
81110150:	80800115 	stw	r2,4(r16)
81110154:	00800e0e 	bge	zero,r2,81110190 <__srefill_r+0x100>
81110158:	0005883a 	mov	r2,zero
8111015c:	dfc00317 	ldw	ra,12(sp)
81110160:	dc800217 	ldw	r18,8(sp)
81110164:	dc400117 	ldw	r17,4(sp)
81110168:	dc000017 	ldw	r16,0(sp)
8111016c:	dec00404 	addi	sp,sp,16
81110170:	f800283a 	ret
81110174:	1100040c 	andi	r4,r2,16
81110178:	20003026 	beq	r4,zero,8111023c <__srefill_r+0x1ac>
8111017c:	1080020c 	andi	r2,r2,8
81110180:	1000241e 	bne	r2,zero,81110214 <__srefill_r+0x184>
81110184:	18c00114 	ori	r3,r3,4
81110188:	80c0030d 	sth	r3,12(r16)
8111018c:	003fe406 	br	81110120 <__reset+0xfb0f0120>
81110190:	80c0030b 	ldhu	r3,12(r16)
81110194:	1000161e 	bne	r2,zero,811101f0 <__srefill_r+0x160>
81110198:	18c00814 	ori	r3,r3,32
8111019c:	00bfffc4 	movi	r2,-1
811101a0:	80c0030d 	sth	r3,12(r16)
811101a4:	003fed06 	br	8111015c <__reset+0xfb0f015c>
811101a8:	110d0d80 	call	8110d0d8 <__sinit>
811101ac:	003fc206 	br	811100b8 <__reset+0xfb0f00b8>
811101b0:	00a044b4 	movhi	r2,33042
811101b4:	10b8bd04 	addi	r2,r2,-7436
811101b8:	11000017 	ldw	r4,0(r2)
811101bc:	01604474 	movhi	r5,33041
811101c0:	00800044 	movi	r2,1
811101c4:	29401d04 	addi	r5,r5,116
811101c8:	8080030d 	sth	r2,12(r16)
811101cc:	110da180 	call	8110da18 <_fwalk>
811101d0:	00800244 	movi	r2,9
811101d4:	8480030d 	sth	r18,12(r16)
811101d8:	9480024c 	andi	r18,r18,9
811101dc:	90bfd51e 	bne	r18,r2,81110134 <__reset+0xfb0f0134>
811101e0:	800b883a 	mov	r5,r16
811101e4:	8809883a 	mov	r4,r17
811101e8:	110cae00 	call	8110cae0 <__sflush_r>
811101ec:	003fd106 	br	81110134 <__reset+0xfb0f0134>
811101f0:	18c01014 	ori	r3,r3,64
811101f4:	80000115 	stw	zero,4(r16)
811101f8:	00bfffc4 	movi	r2,-1
811101fc:	80c0030d 	sth	r3,12(r16)
81110200:	003fd606 	br	8111015c <__reset+0xfb0f015c>
81110204:	80c00e17 	ldw	r3,56(r16)
81110208:	0005883a 	mov	r2,zero
8111020c:	80c00015 	stw	r3,0(r16)
81110210:	003fd206 	br	8111015c <__reset+0xfb0f015c>
81110214:	800b883a 	mov	r5,r16
81110218:	8809883a 	mov	r4,r17
8111021c:	110ccfc0 	call	8110ccfc <_fflush_r>
81110220:	10000a1e 	bne	r2,zero,8111024c <__srefill_r+0x1bc>
81110224:	8080030b 	ldhu	r2,12(r16)
81110228:	00fffdc4 	movi	r3,-9
8111022c:	80000215 	stw	zero,8(r16)
81110230:	1886703a 	and	r3,r3,r2
81110234:	80000615 	stw	zero,24(r16)
81110238:	003fd206 	br	81110184 <__reset+0xfb0f0184>
8111023c:	00800244 	movi	r2,9
81110240:	88800015 	stw	r2,0(r17)
81110244:	18c01014 	ori	r3,r3,64
81110248:	80c0030d 	sth	r3,12(r16)
8111024c:	00bfffc4 	movi	r2,-1
81110250:	003fc206 	br	8111015c <__reset+0xfb0f015c>
81110254:	800b883a 	mov	r5,r16
81110258:	8809883a 	mov	r4,r17
8111025c:	110dc7c0 	call	8110dc7c <__smakebuf_r>
81110260:	003fb106 	br	81110128 <__reset+0xfb0f0128>

81110264 <__fpclassifyd>:
81110264:	00a00034 	movhi	r2,32768
81110268:	10bfffc4 	addi	r2,r2,-1
8111026c:	2884703a 	and	r2,r5,r2
81110270:	10000726 	beq	r2,zero,81110290 <__fpclassifyd+0x2c>
81110274:	00fffc34 	movhi	r3,65520
81110278:	019ff834 	movhi	r6,32736
8111027c:	28c7883a 	add	r3,r5,r3
81110280:	31bfffc4 	addi	r6,r6,-1
81110284:	30c00536 	bltu	r6,r3,8111029c <__fpclassifyd+0x38>
81110288:	00800104 	movi	r2,4
8111028c:	f800283a 	ret
81110290:	2000021e 	bne	r4,zero,8111029c <__fpclassifyd+0x38>
81110294:	00800084 	movi	r2,2
81110298:	f800283a 	ret
8111029c:	00dffc34 	movhi	r3,32752
811102a0:	019ff834 	movhi	r6,32736
811102a4:	28cb883a 	add	r5,r5,r3
811102a8:	31bfffc4 	addi	r6,r6,-1
811102ac:	317ff62e 	bgeu	r6,r5,81110288 <__reset+0xfb0f0288>
811102b0:	01400434 	movhi	r5,16
811102b4:	297fffc4 	addi	r5,r5,-1
811102b8:	28800236 	bltu	r5,r2,811102c4 <__fpclassifyd+0x60>
811102bc:	008000c4 	movi	r2,3
811102c0:	f800283a 	ret
811102c4:	10c00226 	beq	r2,r3,811102d0 <__fpclassifyd+0x6c>
811102c8:	0005883a 	mov	r2,zero
811102cc:	f800283a 	ret
811102d0:	2005003a 	cmpeq	r2,r4,zero
811102d4:	f800283a 	ret

811102d8 <_sbrk_r>:
811102d8:	defffd04 	addi	sp,sp,-12
811102dc:	dc000015 	stw	r16,0(sp)
811102e0:	042044b4 	movhi	r16,33042
811102e4:	dc400115 	stw	r17,4(sp)
811102e8:	8438ec04 	addi	r16,r16,-7248
811102ec:	2023883a 	mov	r17,r4
811102f0:	2809883a 	mov	r4,r5
811102f4:	dfc00215 	stw	ra,8(sp)
811102f8:	80000015 	stw	zero,0(r16)
811102fc:	11156a40 	call	811156a4 <sbrk>
81110300:	00ffffc4 	movi	r3,-1
81110304:	10c00526 	beq	r2,r3,8111031c <_sbrk_r+0x44>
81110308:	dfc00217 	ldw	ra,8(sp)
8111030c:	dc400117 	ldw	r17,4(sp)
81110310:	dc000017 	ldw	r16,0(sp)
81110314:	dec00304 	addi	sp,sp,12
81110318:	f800283a 	ret
8111031c:	80c00017 	ldw	r3,0(r16)
81110320:	183ff926 	beq	r3,zero,81110308 <__reset+0xfb0f0308>
81110324:	88c00015 	stw	r3,0(r17)
81110328:	003ff706 	br	81110308 <__reset+0xfb0f0308>

8111032c <__sread>:
8111032c:	defffe04 	addi	sp,sp,-8
81110330:	dc000015 	stw	r16,0(sp)
81110334:	2821883a 	mov	r16,r5
81110338:	2940038f 	ldh	r5,14(r5)
8111033c:	dfc00115 	stw	ra,4(sp)
81110340:	11122780 	call	81112278 <_read_r>
81110344:	10000716 	blt	r2,zero,81110364 <__sread+0x38>
81110348:	80c01417 	ldw	r3,80(r16)
8111034c:	1887883a 	add	r3,r3,r2
81110350:	80c01415 	stw	r3,80(r16)
81110354:	dfc00117 	ldw	ra,4(sp)
81110358:	dc000017 	ldw	r16,0(sp)
8111035c:	dec00204 	addi	sp,sp,8
81110360:	f800283a 	ret
81110364:	80c0030b 	ldhu	r3,12(r16)
81110368:	18fbffcc 	andi	r3,r3,61439
8111036c:	80c0030d 	sth	r3,12(r16)
81110370:	dfc00117 	ldw	ra,4(sp)
81110374:	dc000017 	ldw	r16,0(sp)
81110378:	dec00204 	addi	sp,sp,8
8111037c:	f800283a 	ret

81110380 <__seofread>:
81110380:	0005883a 	mov	r2,zero
81110384:	f800283a 	ret

81110388 <__swrite>:
81110388:	2880030b 	ldhu	r2,12(r5)
8111038c:	defffb04 	addi	sp,sp,-20
81110390:	dcc00315 	stw	r19,12(sp)
81110394:	dc800215 	stw	r18,8(sp)
81110398:	dc400115 	stw	r17,4(sp)
8111039c:	dc000015 	stw	r16,0(sp)
811103a0:	dfc00415 	stw	ra,16(sp)
811103a4:	10c0400c 	andi	r3,r2,256
811103a8:	2821883a 	mov	r16,r5
811103ac:	2023883a 	mov	r17,r4
811103b0:	3025883a 	mov	r18,r6
811103b4:	3827883a 	mov	r19,r7
811103b8:	18000526 	beq	r3,zero,811103d0 <__swrite+0x48>
811103bc:	2940038f 	ldh	r5,14(r5)
811103c0:	01c00084 	movi	r7,2
811103c4:	000d883a 	mov	r6,zero
811103c8:	11122180 	call	81112218 <_lseek_r>
811103cc:	8080030b 	ldhu	r2,12(r16)
811103d0:	8140038f 	ldh	r5,14(r16)
811103d4:	10bbffcc 	andi	r2,r2,61439
811103d8:	980f883a 	mov	r7,r19
811103dc:	900d883a 	mov	r6,r18
811103e0:	8809883a 	mov	r4,r17
811103e4:	8080030d 	sth	r2,12(r16)
811103e8:	dfc00417 	ldw	ra,16(sp)
811103ec:	dcc00317 	ldw	r19,12(sp)
811103f0:	dc800217 	ldw	r18,8(sp)
811103f4:	dc400117 	ldw	r17,4(sp)
811103f8:	dc000017 	ldw	r16,0(sp)
811103fc:	dec00504 	addi	sp,sp,20
81110400:	1111ce41 	jmpi	81111ce4 <_write_r>

81110404 <__sseek>:
81110404:	defffe04 	addi	sp,sp,-8
81110408:	dc000015 	stw	r16,0(sp)
8111040c:	2821883a 	mov	r16,r5
81110410:	2940038f 	ldh	r5,14(r5)
81110414:	dfc00115 	stw	ra,4(sp)
81110418:	11122180 	call	81112218 <_lseek_r>
8111041c:	00ffffc4 	movi	r3,-1
81110420:	10c00826 	beq	r2,r3,81110444 <__sseek+0x40>
81110424:	80c0030b 	ldhu	r3,12(r16)
81110428:	80801415 	stw	r2,80(r16)
8111042c:	18c40014 	ori	r3,r3,4096
81110430:	80c0030d 	sth	r3,12(r16)
81110434:	dfc00117 	ldw	ra,4(sp)
81110438:	dc000017 	ldw	r16,0(sp)
8111043c:	dec00204 	addi	sp,sp,8
81110440:	f800283a 	ret
81110444:	80c0030b 	ldhu	r3,12(r16)
81110448:	18fbffcc 	andi	r3,r3,61439
8111044c:	80c0030d 	sth	r3,12(r16)
81110450:	dfc00117 	ldw	ra,4(sp)
81110454:	dc000017 	ldw	r16,0(sp)
81110458:	dec00204 	addi	sp,sp,8
8111045c:	f800283a 	ret

81110460 <__sclose>:
81110460:	2940038f 	ldh	r5,14(r5)
81110464:	1111d441 	jmpi	81111d44 <_close_r>

81110468 <strcmp>:
81110468:	2144b03a 	or	r2,r4,r5
8111046c:	108000cc 	andi	r2,r2,3
81110470:	1000171e 	bne	r2,zero,811104d0 <strcmp+0x68>
81110474:	20800017 	ldw	r2,0(r4)
81110478:	28c00017 	ldw	r3,0(r5)
8111047c:	10c0141e 	bne	r2,r3,811104d0 <strcmp+0x68>
81110480:	027fbff4 	movhi	r9,65279
81110484:	4a7fbfc4 	addi	r9,r9,-257
81110488:	0086303a 	nor	r3,zero,r2
8111048c:	02202074 	movhi	r8,32897
81110490:	1245883a 	add	r2,r2,r9
81110494:	42202004 	addi	r8,r8,-32640
81110498:	10c4703a 	and	r2,r2,r3
8111049c:	1204703a 	and	r2,r2,r8
811104a0:	10000226 	beq	r2,zero,811104ac <strcmp+0x44>
811104a4:	00002306 	br	81110534 <strcmp+0xcc>
811104a8:	1000221e 	bne	r2,zero,81110534 <strcmp+0xcc>
811104ac:	21000104 	addi	r4,r4,4
811104b0:	20c00017 	ldw	r3,0(r4)
811104b4:	29400104 	addi	r5,r5,4
811104b8:	29800017 	ldw	r6,0(r5)
811104bc:	1a4f883a 	add	r7,r3,r9
811104c0:	00c4303a 	nor	r2,zero,r3
811104c4:	3884703a 	and	r2,r7,r2
811104c8:	1204703a 	and	r2,r2,r8
811104cc:	19bff626 	beq	r3,r6,811104a8 <__reset+0xfb0f04a8>
811104d0:	20800003 	ldbu	r2,0(r4)
811104d4:	10c03fcc 	andi	r3,r2,255
811104d8:	18c0201c 	xori	r3,r3,128
811104dc:	18ffe004 	addi	r3,r3,-128
811104e0:	18000c26 	beq	r3,zero,81110514 <strcmp+0xac>
811104e4:	29800007 	ldb	r6,0(r5)
811104e8:	19800326 	beq	r3,r6,811104f8 <strcmp+0x90>
811104ec:	00001306 	br	8111053c <strcmp+0xd4>
811104f0:	29800007 	ldb	r6,0(r5)
811104f4:	11800b1e 	bne	r2,r6,81110524 <strcmp+0xbc>
811104f8:	21000044 	addi	r4,r4,1
811104fc:	20c00003 	ldbu	r3,0(r4)
81110500:	29400044 	addi	r5,r5,1
81110504:	18803fcc 	andi	r2,r3,255
81110508:	1080201c 	xori	r2,r2,128
8111050c:	10bfe004 	addi	r2,r2,-128
81110510:	103ff71e 	bne	r2,zero,811104f0 <__reset+0xfb0f04f0>
81110514:	0007883a 	mov	r3,zero
81110518:	28800003 	ldbu	r2,0(r5)
8111051c:	1885c83a 	sub	r2,r3,r2
81110520:	f800283a 	ret
81110524:	28800003 	ldbu	r2,0(r5)
81110528:	18c03fcc 	andi	r3,r3,255
8111052c:	1885c83a 	sub	r2,r3,r2
81110530:	f800283a 	ret
81110534:	0005883a 	mov	r2,zero
81110538:	f800283a 	ret
8111053c:	10c03fcc 	andi	r3,r2,255
81110540:	003ff506 	br	81110518 <__reset+0xfb0f0518>

81110544 <__sprint_r.part.0>:
81110544:	28801917 	ldw	r2,100(r5)
81110548:	defff604 	addi	sp,sp,-40
8111054c:	dd400515 	stw	r21,20(sp)
81110550:	dfc00915 	stw	ra,36(sp)
81110554:	df000815 	stw	fp,32(sp)
81110558:	ddc00715 	stw	r23,28(sp)
8111055c:	dd800615 	stw	r22,24(sp)
81110560:	dd000415 	stw	r20,16(sp)
81110564:	dcc00315 	stw	r19,12(sp)
81110568:	dc800215 	stw	r18,8(sp)
8111056c:	dc400115 	stw	r17,4(sp)
81110570:	dc000015 	stw	r16,0(sp)
81110574:	1088000c 	andi	r2,r2,8192
81110578:	302b883a 	mov	r21,r6
8111057c:	10002e26 	beq	r2,zero,81110638 <__sprint_r.part.0+0xf4>
81110580:	30800217 	ldw	r2,8(r6)
81110584:	35800017 	ldw	r22,0(r6)
81110588:	10002926 	beq	r2,zero,81110630 <__sprint_r.part.0+0xec>
8111058c:	2827883a 	mov	r19,r5
81110590:	2029883a 	mov	r20,r4
81110594:	b5c00104 	addi	r23,r22,4
81110598:	04bfffc4 	movi	r18,-1
8111059c:	bc400017 	ldw	r17,0(r23)
811105a0:	b4000017 	ldw	r16,0(r22)
811105a4:	0039883a 	mov	fp,zero
811105a8:	8822d0ba 	srli	r17,r17,2
811105ac:	8800031e 	bne	r17,zero,811105bc <__sprint_r.part.0+0x78>
811105b0:	00001806 	br	81110614 <__sprint_r.part.0+0xd0>
811105b4:	84000104 	addi	r16,r16,4
811105b8:	8f001526 	beq	r17,fp,81110610 <__sprint_r.part.0+0xcc>
811105bc:	81400017 	ldw	r5,0(r16)
811105c0:	980d883a 	mov	r6,r19
811105c4:	a009883a 	mov	r4,r20
811105c8:	11120c40 	call	811120c4 <_fputwc_r>
811105cc:	e7000044 	addi	fp,fp,1
811105d0:	14bff81e 	bne	r2,r18,811105b4 <__reset+0xfb0f05b4>
811105d4:	9005883a 	mov	r2,r18
811105d8:	a8000215 	stw	zero,8(r21)
811105dc:	a8000115 	stw	zero,4(r21)
811105e0:	dfc00917 	ldw	ra,36(sp)
811105e4:	df000817 	ldw	fp,32(sp)
811105e8:	ddc00717 	ldw	r23,28(sp)
811105ec:	dd800617 	ldw	r22,24(sp)
811105f0:	dd400517 	ldw	r21,20(sp)
811105f4:	dd000417 	ldw	r20,16(sp)
811105f8:	dcc00317 	ldw	r19,12(sp)
811105fc:	dc800217 	ldw	r18,8(sp)
81110600:	dc400117 	ldw	r17,4(sp)
81110604:	dc000017 	ldw	r16,0(sp)
81110608:	dec00a04 	addi	sp,sp,40
8111060c:	f800283a 	ret
81110610:	a8800217 	ldw	r2,8(r21)
81110614:	8c63883a 	add	r17,r17,r17
81110618:	8c63883a 	add	r17,r17,r17
8111061c:	1445c83a 	sub	r2,r2,r17
81110620:	a8800215 	stw	r2,8(r21)
81110624:	b5800204 	addi	r22,r22,8
81110628:	bdc00204 	addi	r23,r23,8
8111062c:	103fdb1e 	bne	r2,zero,8111059c <__reset+0xfb0f059c>
81110630:	0005883a 	mov	r2,zero
81110634:	003fe806 	br	811105d8 <__reset+0xfb0f05d8>
81110638:	110d55c0 	call	8110d55c <__sfvwrite_r>
8111063c:	003fe606 	br	811105d8 <__reset+0xfb0f05d8>

81110640 <__sprint_r>:
81110640:	30c00217 	ldw	r3,8(r6)
81110644:	18000126 	beq	r3,zero,8111064c <__sprint_r+0xc>
81110648:	11105441 	jmpi	81110544 <__sprint_r.part.0>
8111064c:	30000115 	stw	zero,4(r6)
81110650:	0005883a 	mov	r2,zero
81110654:	f800283a 	ret

81110658 <___vfiprintf_internal_r>:
81110658:	deffc904 	addi	sp,sp,-220
8111065c:	df003515 	stw	fp,212(sp)
81110660:	dd003115 	stw	r20,196(sp)
81110664:	dfc03615 	stw	ra,216(sp)
81110668:	ddc03415 	stw	r23,208(sp)
8111066c:	dd803315 	stw	r22,204(sp)
81110670:	dd403215 	stw	r21,200(sp)
81110674:	dcc03015 	stw	r19,192(sp)
81110678:	dc802f15 	stw	r18,188(sp)
8111067c:	dc402e15 	stw	r17,184(sp)
81110680:	dc002d15 	stw	r16,180(sp)
81110684:	d9002015 	stw	r4,128(sp)
81110688:	d9c02215 	stw	r7,136(sp)
8111068c:	2829883a 	mov	r20,r5
81110690:	3039883a 	mov	fp,r6
81110694:	20000226 	beq	r4,zero,811106a0 <___vfiprintf_internal_r+0x48>
81110698:	20800e17 	ldw	r2,56(r4)
8111069c:	1000cf26 	beq	r2,zero,811109dc <___vfiprintf_internal_r+0x384>
811106a0:	a080030b 	ldhu	r2,12(r20)
811106a4:	10c8000c 	andi	r3,r2,8192
811106a8:	1800061e 	bne	r3,zero,811106c4 <___vfiprintf_internal_r+0x6c>
811106ac:	a1001917 	ldw	r4,100(r20)
811106b0:	00f7ffc4 	movi	r3,-8193
811106b4:	10880014 	ori	r2,r2,8192
811106b8:	20c6703a 	and	r3,r4,r3
811106bc:	a080030d 	sth	r2,12(r20)
811106c0:	a0c01915 	stw	r3,100(r20)
811106c4:	10c0020c 	andi	r3,r2,8
811106c8:	1800a926 	beq	r3,zero,81110970 <___vfiprintf_internal_r+0x318>
811106cc:	a0c00417 	ldw	r3,16(r20)
811106d0:	1800a726 	beq	r3,zero,81110970 <___vfiprintf_internal_r+0x318>
811106d4:	1080068c 	andi	r2,r2,26
811106d8:	00c00284 	movi	r3,10
811106dc:	10c0ac26 	beq	r2,r3,81110990 <___vfiprintf_internal_r+0x338>
811106e0:	da801a04 	addi	r10,sp,104
811106e4:	da801e15 	stw	r10,120(sp)
811106e8:	d8801e17 	ldw	r2,120(sp)
811106ec:	da8019c4 	addi	r10,sp,103
811106f0:	05a044b4 	movhi	r22,33042
811106f4:	05e044b4 	movhi	r23,33042
811106f8:	da801f15 	stw	r10,124(sp)
811106fc:	1295c83a 	sub	r10,r2,r10
81110700:	b5b0d304 	addi	r22,r22,-15540
81110704:	bdf0cf04 	addi	r23,r23,-15556
81110708:	dec01a15 	stw	sp,104(sp)
8111070c:	d8001c15 	stw	zero,112(sp)
81110710:	d8001b15 	stw	zero,108(sp)
81110714:	d8002615 	stw	zero,152(sp)
81110718:	d8002315 	stw	zero,140(sp)
8111071c:	da802715 	stw	r10,156(sp)
81110720:	d811883a 	mov	r8,sp
81110724:	dd002115 	stw	r20,132(sp)
81110728:	e021883a 	mov	r16,fp
8111072c:	80800007 	ldb	r2,0(r16)
81110730:	1003ea26 	beq	r2,zero,811116dc <___vfiprintf_internal_r+0x1084>
81110734:	00c00944 	movi	r3,37
81110738:	8025883a 	mov	r18,r16
8111073c:	10c0021e 	bne	r2,r3,81110748 <___vfiprintf_internal_r+0xf0>
81110740:	00001606 	br	8111079c <___vfiprintf_internal_r+0x144>
81110744:	10c00326 	beq	r2,r3,81110754 <___vfiprintf_internal_r+0xfc>
81110748:	94800044 	addi	r18,r18,1
8111074c:	90800007 	ldb	r2,0(r18)
81110750:	103ffc1e 	bne	r2,zero,81110744 <__reset+0xfb0f0744>
81110754:	9423c83a 	sub	r17,r18,r16
81110758:	88001026 	beq	r17,zero,8111079c <___vfiprintf_internal_r+0x144>
8111075c:	d8c01c17 	ldw	r3,112(sp)
81110760:	d8801b17 	ldw	r2,108(sp)
81110764:	44000015 	stw	r16,0(r8)
81110768:	88c7883a 	add	r3,r17,r3
8111076c:	10800044 	addi	r2,r2,1
81110770:	44400115 	stw	r17,4(r8)
81110774:	d8c01c15 	stw	r3,112(sp)
81110778:	d8801b15 	stw	r2,108(sp)
8111077c:	010001c4 	movi	r4,7
81110780:	2080760e 	bge	r4,r2,8111095c <___vfiprintf_internal_r+0x304>
81110784:	1803821e 	bne	r3,zero,81111590 <___vfiprintf_internal_r+0xf38>
81110788:	da802317 	ldw	r10,140(sp)
8111078c:	d8001b15 	stw	zero,108(sp)
81110790:	d811883a 	mov	r8,sp
81110794:	5455883a 	add	r10,r10,r17
81110798:	da802315 	stw	r10,140(sp)
8111079c:	90800007 	ldb	r2,0(r18)
811107a0:	10044626 	beq	r2,zero,811118bc <___vfiprintf_internal_r+0x1264>
811107a4:	90c00047 	ldb	r3,1(r18)
811107a8:	94000044 	addi	r16,r18,1
811107ac:	d8001d85 	stb	zero,118(sp)
811107b0:	0009883a 	mov	r4,zero
811107b4:	000f883a 	mov	r7,zero
811107b8:	027fffc4 	movi	r9,-1
811107bc:	0023883a 	mov	r17,zero
811107c0:	0029883a 	mov	r20,zero
811107c4:	01401604 	movi	r5,88
811107c8:	01800244 	movi	r6,9
811107cc:	03400a84 	movi	r13,42
811107d0:	03001b04 	movi	r12,108
811107d4:	84000044 	addi	r16,r16,1
811107d8:	18bff804 	addi	r2,r3,-32
811107dc:	28827336 	bltu	r5,r2,811111ac <___vfiprintf_internal_r+0xb54>
811107e0:	100490ba 	slli	r2,r2,2
811107e4:	02a04474 	movhi	r10,33041
811107e8:	5281fe04 	addi	r10,r10,2040
811107ec:	1285883a 	add	r2,r2,r10
811107f0:	10800017 	ldw	r2,0(r2)
811107f4:	1000683a 	jmp	r2
811107f8:	81110ee0 	cmpeqi	r4,r16,17467
811107fc:	811111ac 	andhi	r4,r16,17478
81110800:	811111ac 	andhi	r4,r16,17478
81110804:	81110f00 	call	881110f0 <__reset+0x20f10f0>
81110808:	811111ac 	andhi	r4,r16,17478
8111080c:	811111ac 	andhi	r4,r16,17478
81110810:	811111ac 	andhi	r4,r16,17478
81110814:	811111ac 	andhi	r4,r16,17478
81110818:	811111ac 	andhi	r4,r16,17478
8111081c:	811111ac 	andhi	r4,r16,17478
81110820:	811110e8 	cmpgeui	r4,r16,17475
81110824:	81111104 	addi	r4,r16,17476
81110828:	811111ac 	andhi	r4,r16,17478
8111082c:	811109ec 	andhi	r4,r16,17447
81110830:	81111114 	ori	r4,r16,17476
81110834:	811111ac 	andhi	r4,r16,17478
81110838:	81110f0c 	andi	r4,r16,17468
8111083c:	81110f18 	cmpnei	r4,r16,17468
81110840:	81110f18 	cmpnei	r4,r16,17468
81110844:	81110f18 	cmpnei	r4,r16,17468
81110848:	81110f18 	cmpnei	r4,r16,17468
8111084c:	81110f18 	cmpnei	r4,r16,17468
81110850:	81110f18 	cmpnei	r4,r16,17468
81110854:	81110f18 	cmpnei	r4,r16,17468
81110858:	81110f18 	cmpnei	r4,r16,17468
8111085c:	81110f18 	cmpnei	r4,r16,17468
81110860:	811111ac 	andhi	r4,r16,17478
81110864:	811111ac 	andhi	r4,r16,17478
81110868:	811111ac 	andhi	r4,r16,17478
8111086c:	811111ac 	andhi	r4,r16,17478
81110870:	811111ac 	andhi	r4,r16,17478
81110874:	811111ac 	andhi	r4,r16,17478
81110878:	811111ac 	andhi	r4,r16,17478
8111087c:	811111ac 	andhi	r4,r16,17478
81110880:	811111ac 	andhi	r4,r16,17478
81110884:	811111ac 	andhi	r4,r16,17478
81110888:	81110f44 	addi	r4,r16,17469
8111088c:	811111ac 	andhi	r4,r16,17478
81110890:	811111ac 	andhi	r4,r16,17478
81110894:	811111ac 	andhi	r4,r16,17478
81110898:	811111ac 	andhi	r4,r16,17478
8111089c:	811111ac 	andhi	r4,r16,17478
811108a0:	811111ac 	andhi	r4,r16,17478
811108a4:	811111ac 	andhi	r4,r16,17478
811108a8:	811111ac 	andhi	r4,r16,17478
811108ac:	811111ac 	andhi	r4,r16,17478
811108b0:	811111ac 	andhi	r4,r16,17478
811108b4:	81110f7c 	xorhi	r4,r16,17469
811108b8:	811111ac 	andhi	r4,r16,17478
811108bc:	811111ac 	andhi	r4,r16,17478
811108c0:	811111ac 	andhi	r4,r16,17478
811108c4:	811111ac 	andhi	r4,r16,17478
811108c8:	811111ac 	andhi	r4,r16,17478
811108cc:	81110fd4 	ori	r4,r16,17471
811108d0:	811111ac 	andhi	r4,r16,17478
811108d4:	811111ac 	andhi	r4,r16,17478
811108d8:	81111044 	addi	r4,r16,17473
811108dc:	811111ac 	andhi	r4,r16,17478
811108e0:	811111ac 	andhi	r4,r16,17478
811108e4:	811111ac 	andhi	r4,r16,17478
811108e8:	811111ac 	andhi	r4,r16,17478
811108ec:	811111ac 	andhi	r4,r16,17478
811108f0:	811111ac 	andhi	r4,r16,17478
811108f4:	811111ac 	andhi	r4,r16,17478
811108f8:	811111ac 	andhi	r4,r16,17478
811108fc:	811111ac 	andhi	r4,r16,17478
81110900:	811111ac 	andhi	r4,r16,17478
81110904:	81110df0 	cmpltui	r4,r16,17463
81110908:	81110e1c 	xori	r4,r16,17464
8111090c:	811111ac 	andhi	r4,r16,17478
81110910:	811111ac 	andhi	r4,r16,17478
81110914:	811111ac 	andhi	r4,r16,17478
81110918:	81111154 	ori	r4,r16,17477
8111091c:	81110e1c 	xori	r4,r16,17464
81110920:	811111ac 	andhi	r4,r16,17478
81110924:	811111ac 	andhi	r4,r16,17478
81110928:	81110cb0 	cmpltui	r4,r16,17458
8111092c:	811111ac 	andhi	r4,r16,17478
81110930:	81110cc0 	call	881110cc <__reset+0x20f10cc>
81110934:	81110cfc 	xorhi	r4,r16,17459
81110938:	811109f8 	rdprs	r4,r16,17447
8111093c:	81110ca4 	muli	r4,r16,17458
81110940:	811111ac 	andhi	r4,r16,17478
81110944:	81111080 	call	88111108 <__reset+0x20f1108>
81110948:	811111ac 	andhi	r4,r16,17478
8111094c:	811110d8 	cmpnei	r4,r16,17475
81110950:	811111ac 	andhi	r4,r16,17478
81110954:	811111ac 	andhi	r4,r16,17478
81110958:	81110d9c 	xori	r4,r16,17462
8111095c:	42000204 	addi	r8,r8,8
81110960:	da802317 	ldw	r10,140(sp)
81110964:	5455883a 	add	r10,r10,r17
81110968:	da802315 	stw	r10,140(sp)
8111096c:	003f8b06 	br	8111079c <__reset+0xfb0f079c>
81110970:	d9002017 	ldw	r4,128(sp)
81110974:	a00b883a 	mov	r5,r20
81110978:	110b1040 	call	8110b104 <__swsetup_r>
8111097c:	1003b11e 	bne	r2,zero,81111844 <___vfiprintf_internal_r+0x11ec>
81110980:	a080030b 	ldhu	r2,12(r20)
81110984:	00c00284 	movi	r3,10
81110988:	1080068c 	andi	r2,r2,26
8111098c:	10ff541e 	bne	r2,r3,811106e0 <__reset+0xfb0f06e0>
81110990:	a080038f 	ldh	r2,14(r20)
81110994:	103f5216 	blt	r2,zero,811106e0 <__reset+0xfb0f06e0>
81110998:	d9c02217 	ldw	r7,136(sp)
8111099c:	d9002017 	ldw	r4,128(sp)
811109a0:	e00d883a 	mov	r6,fp
811109a4:	a00b883a 	mov	r5,r20
811109a8:	1111ad00 	call	81111ad0 <__sbprintf>
811109ac:	dfc03617 	ldw	ra,216(sp)
811109b0:	df003517 	ldw	fp,212(sp)
811109b4:	ddc03417 	ldw	r23,208(sp)
811109b8:	dd803317 	ldw	r22,204(sp)
811109bc:	dd403217 	ldw	r21,200(sp)
811109c0:	dd003117 	ldw	r20,196(sp)
811109c4:	dcc03017 	ldw	r19,192(sp)
811109c8:	dc802f17 	ldw	r18,188(sp)
811109cc:	dc402e17 	ldw	r17,184(sp)
811109d0:	dc002d17 	ldw	r16,180(sp)
811109d4:	dec03704 	addi	sp,sp,220
811109d8:	f800283a 	ret
811109dc:	110d0d80 	call	8110d0d8 <__sinit>
811109e0:	003f2f06 	br	811106a0 <__reset+0xfb0f06a0>
811109e4:	0463c83a 	sub	r17,zero,r17
811109e8:	d8802215 	stw	r2,136(sp)
811109ec:	a5000114 	ori	r20,r20,4
811109f0:	80c00007 	ldb	r3,0(r16)
811109f4:	003f7706 	br	811107d4 <__reset+0xfb0f07d4>
811109f8:	00800c04 	movi	r2,48
811109fc:	da802217 	ldw	r10,136(sp)
81110a00:	d8801d05 	stb	r2,116(sp)
81110a04:	00801e04 	movi	r2,120
81110a08:	d8801d45 	stb	r2,117(sp)
81110a0c:	d8001d85 	stb	zero,118(sp)
81110a10:	50c00104 	addi	r3,r10,4
81110a14:	54800017 	ldw	r18,0(r10)
81110a18:	0027883a 	mov	r19,zero
81110a1c:	a0800094 	ori	r2,r20,2
81110a20:	48030b16 	blt	r9,zero,81111650 <___vfiprintf_internal_r+0xff8>
81110a24:	00bfdfc4 	movi	r2,-129
81110a28:	a096703a 	and	r11,r20,r2
81110a2c:	d8c02215 	stw	r3,136(sp)
81110a30:	5d000094 	ori	r20,r11,2
81110a34:	90032b1e 	bne	r18,zero,811116e4 <___vfiprintf_internal_r+0x108c>
81110a38:	00a044b4 	movhi	r2,33042
81110a3c:	10b06f04 	addi	r2,r2,-15940
81110a40:	d8802615 	stw	r2,152(sp)
81110a44:	0039883a 	mov	fp,zero
81110a48:	48017b1e 	bne	r9,zero,81111038 <___vfiprintf_internal_r+0x9e0>
81110a4c:	0013883a 	mov	r9,zero
81110a50:	0027883a 	mov	r19,zero
81110a54:	dd401a04 	addi	r21,sp,104
81110a58:	4825883a 	mov	r18,r9
81110a5c:	4cc0010e 	bge	r9,r19,81110a64 <___vfiprintf_internal_r+0x40c>
81110a60:	9825883a 	mov	r18,r19
81110a64:	e7003fcc 	andi	fp,fp,255
81110a68:	e700201c 	xori	fp,fp,128
81110a6c:	e73fe004 	addi	fp,fp,-128
81110a70:	e0000126 	beq	fp,zero,81110a78 <___vfiprintf_internal_r+0x420>
81110a74:	94800044 	addi	r18,r18,1
81110a78:	a380008c 	andi	r14,r20,2
81110a7c:	70000126 	beq	r14,zero,81110a84 <___vfiprintf_internal_r+0x42c>
81110a80:	94800084 	addi	r18,r18,2
81110a84:	a700210c 	andi	fp,r20,132
81110a88:	e001df1e 	bne	fp,zero,81111208 <___vfiprintf_internal_r+0xbb0>
81110a8c:	8c87c83a 	sub	r3,r17,r18
81110a90:	00c1dd0e 	bge	zero,r3,81111208 <___vfiprintf_internal_r+0xbb0>
81110a94:	01c00404 	movi	r7,16
81110a98:	d8801c17 	ldw	r2,112(sp)
81110a9c:	38c3ad0e 	bge	r7,r3,81111954 <___vfiprintf_internal_r+0x12fc>
81110aa0:	02a044b4 	movhi	r10,33042
81110aa4:	52b0d304 	addi	r10,r10,-15540
81110aa8:	dc002915 	stw	r16,164(sp)
81110aac:	d9801b17 	ldw	r6,108(sp)
81110ab0:	da802415 	stw	r10,144(sp)
81110ab4:	03c001c4 	movi	r15,7
81110ab8:	da402515 	stw	r9,148(sp)
81110abc:	db802815 	stw	r14,160(sp)
81110ac0:	1821883a 	mov	r16,r3
81110ac4:	00000506 	br	81110adc <___vfiprintf_internal_r+0x484>
81110ac8:	31400084 	addi	r5,r6,2
81110acc:	42000204 	addi	r8,r8,8
81110ad0:	200d883a 	mov	r6,r4
81110ad4:	843ffc04 	addi	r16,r16,-16
81110ad8:	3c000d0e 	bge	r7,r16,81110b10 <___vfiprintf_internal_r+0x4b8>
81110adc:	10800404 	addi	r2,r2,16
81110ae0:	31000044 	addi	r4,r6,1
81110ae4:	45800015 	stw	r22,0(r8)
81110ae8:	41c00115 	stw	r7,4(r8)
81110aec:	d8801c15 	stw	r2,112(sp)
81110af0:	d9001b15 	stw	r4,108(sp)
81110af4:	793ff40e 	bge	r15,r4,81110ac8 <__reset+0xfb0f0ac8>
81110af8:	1001b51e 	bne	r2,zero,811111d0 <___vfiprintf_internal_r+0xb78>
81110afc:	843ffc04 	addi	r16,r16,-16
81110b00:	000d883a 	mov	r6,zero
81110b04:	01400044 	movi	r5,1
81110b08:	d811883a 	mov	r8,sp
81110b0c:	3c3ff316 	blt	r7,r16,81110adc <__reset+0xfb0f0adc>
81110b10:	8007883a 	mov	r3,r16
81110b14:	da402517 	ldw	r9,148(sp)
81110b18:	db802817 	ldw	r14,160(sp)
81110b1c:	dc002917 	ldw	r16,164(sp)
81110b20:	da802417 	ldw	r10,144(sp)
81110b24:	1885883a 	add	r2,r3,r2
81110b28:	40c00115 	stw	r3,4(r8)
81110b2c:	42800015 	stw	r10,0(r8)
81110b30:	d8801c15 	stw	r2,112(sp)
81110b34:	d9401b15 	stw	r5,108(sp)
81110b38:	00c001c4 	movi	r3,7
81110b3c:	19426016 	blt	r3,r5,811114c0 <___vfiprintf_internal_r+0xe68>
81110b40:	d8c01d87 	ldb	r3,118(sp)
81110b44:	42000204 	addi	r8,r8,8
81110b48:	29000044 	addi	r4,r5,1
81110b4c:	1801b31e 	bne	r3,zero,8111121c <___vfiprintf_internal_r+0xbc4>
81110b50:	7001c026 	beq	r14,zero,81111254 <___vfiprintf_internal_r+0xbfc>
81110b54:	d8c01d04 	addi	r3,sp,116
81110b58:	10800084 	addi	r2,r2,2
81110b5c:	40c00015 	stw	r3,0(r8)
81110b60:	00c00084 	movi	r3,2
81110b64:	40c00115 	stw	r3,4(r8)
81110b68:	d8801c15 	stw	r2,112(sp)
81110b6c:	d9001b15 	stw	r4,108(sp)
81110b70:	00c001c4 	movi	r3,7
81110b74:	1902650e 	bge	r3,r4,8111150c <___vfiprintf_internal_r+0xeb4>
81110b78:	10029a1e 	bne	r2,zero,811115e4 <___vfiprintf_internal_r+0xf8c>
81110b7c:	00c02004 	movi	r3,128
81110b80:	01000044 	movi	r4,1
81110b84:	000b883a 	mov	r5,zero
81110b88:	d811883a 	mov	r8,sp
81110b8c:	e0c1b31e 	bne	fp,r3,8111125c <___vfiprintf_internal_r+0xc04>
81110b90:	8cb9c83a 	sub	fp,r17,r18
81110b94:	0701b10e 	bge	zero,fp,8111125c <___vfiprintf_internal_r+0xc04>
81110b98:	01c00404 	movi	r7,16
81110b9c:	3f03890e 	bge	r7,fp,811119c4 <___vfiprintf_internal_r+0x136c>
81110ba0:	00e044b4 	movhi	r3,33042
81110ba4:	18f0cf04 	addi	r3,r3,-15556
81110ba8:	d8c02415 	stw	r3,144(sp)
81110bac:	8007883a 	mov	r3,r16
81110bb0:	034001c4 	movi	r13,7
81110bb4:	e021883a 	mov	r16,fp
81110bb8:	da402515 	stw	r9,148(sp)
81110bbc:	1839883a 	mov	fp,r3
81110bc0:	00000506 	br	81110bd8 <___vfiprintf_internal_r+0x580>
81110bc4:	29800084 	addi	r6,r5,2
81110bc8:	42000204 	addi	r8,r8,8
81110bcc:	180b883a 	mov	r5,r3
81110bd0:	843ffc04 	addi	r16,r16,-16
81110bd4:	3c000d0e 	bge	r7,r16,81110c0c <___vfiprintf_internal_r+0x5b4>
81110bd8:	10800404 	addi	r2,r2,16
81110bdc:	28c00044 	addi	r3,r5,1
81110be0:	45c00015 	stw	r23,0(r8)
81110be4:	41c00115 	stw	r7,4(r8)
81110be8:	d8801c15 	stw	r2,112(sp)
81110bec:	d8c01b15 	stw	r3,108(sp)
81110bf0:	68fff40e 	bge	r13,r3,81110bc4 <__reset+0xfb0f0bc4>
81110bf4:	1002241e 	bne	r2,zero,81111488 <___vfiprintf_internal_r+0xe30>
81110bf8:	843ffc04 	addi	r16,r16,-16
81110bfc:	01800044 	movi	r6,1
81110c00:	000b883a 	mov	r5,zero
81110c04:	d811883a 	mov	r8,sp
81110c08:	3c3ff316 	blt	r7,r16,81110bd8 <__reset+0xfb0f0bd8>
81110c0c:	da402517 	ldw	r9,148(sp)
81110c10:	e007883a 	mov	r3,fp
81110c14:	8039883a 	mov	fp,r16
81110c18:	1821883a 	mov	r16,r3
81110c1c:	d8c02417 	ldw	r3,144(sp)
81110c20:	1705883a 	add	r2,r2,fp
81110c24:	47000115 	stw	fp,4(r8)
81110c28:	40c00015 	stw	r3,0(r8)
81110c2c:	d8801c15 	stw	r2,112(sp)
81110c30:	d9801b15 	stw	r6,108(sp)
81110c34:	00c001c4 	movi	r3,7
81110c38:	19827616 	blt	r3,r6,81111614 <___vfiprintf_internal_r+0xfbc>
81110c3c:	4cf9c83a 	sub	fp,r9,r19
81110c40:	42000204 	addi	r8,r8,8
81110c44:	31000044 	addi	r4,r6,1
81110c48:	300b883a 	mov	r5,r6
81110c4c:	07018516 	blt	zero,fp,81111264 <___vfiprintf_internal_r+0xc0c>
81110c50:	9885883a 	add	r2,r19,r2
81110c54:	45400015 	stw	r21,0(r8)
81110c58:	44c00115 	stw	r19,4(r8)
81110c5c:	d8801c15 	stw	r2,112(sp)
81110c60:	d9001b15 	stw	r4,108(sp)
81110c64:	00c001c4 	movi	r3,7
81110c68:	1901dd0e 	bge	r3,r4,811113e0 <___vfiprintf_internal_r+0xd88>
81110c6c:	1002401e 	bne	r2,zero,81111570 <___vfiprintf_internal_r+0xf18>
81110c70:	d8001b15 	stw	zero,108(sp)
81110c74:	a2c0010c 	andi	r11,r20,4
81110c78:	58000226 	beq	r11,zero,81110c84 <___vfiprintf_internal_r+0x62c>
81110c7c:	8ca7c83a 	sub	r19,r17,r18
81110c80:	04c2f216 	blt	zero,r19,8111184c <___vfiprintf_internal_r+0x11f4>
81110c84:	8c80010e 	bge	r17,r18,81110c8c <___vfiprintf_internal_r+0x634>
81110c88:	9023883a 	mov	r17,r18
81110c8c:	da802317 	ldw	r10,140(sp)
81110c90:	5455883a 	add	r10,r10,r17
81110c94:	da802315 	stw	r10,140(sp)
81110c98:	d8001b15 	stw	zero,108(sp)
81110c9c:	d811883a 	mov	r8,sp
81110ca0:	003ea206 	br	8111072c <__reset+0xfb0f072c>
81110ca4:	a5000814 	ori	r20,r20,32
81110ca8:	80c00007 	ldb	r3,0(r16)
81110cac:	003ec906 	br	811107d4 <__reset+0xfb0f07d4>
81110cb0:	80c00007 	ldb	r3,0(r16)
81110cb4:	1b030926 	beq	r3,r12,811118dc <___vfiprintf_internal_r+0x1284>
81110cb8:	a5000414 	ori	r20,r20,16
81110cbc:	003ec506 	br	811107d4 <__reset+0xfb0f07d4>
81110cc0:	21003fcc 	andi	r4,r4,255
81110cc4:	20035e1e 	bne	r4,zero,81111a40 <___vfiprintf_internal_r+0x13e8>
81110cc8:	a080080c 	andi	r2,r20,32
81110ccc:	1002a526 	beq	r2,zero,81111764 <___vfiprintf_internal_r+0x110c>
81110cd0:	da802217 	ldw	r10,136(sp)
81110cd4:	50800017 	ldw	r2,0(r10)
81110cd8:	da802317 	ldw	r10,140(sp)
81110cdc:	5007d7fa 	srai	r3,r10,31
81110ce0:	da802217 	ldw	r10,136(sp)
81110ce4:	10c00115 	stw	r3,4(r2)
81110ce8:	52800104 	addi	r10,r10,4
81110cec:	da802215 	stw	r10,136(sp)
81110cf0:	da802317 	ldw	r10,140(sp)
81110cf4:	12800015 	stw	r10,0(r2)
81110cf8:	003e8c06 	br	8111072c <__reset+0xfb0f072c>
81110cfc:	21003fcc 	andi	r4,r4,255
81110d00:	2003511e 	bne	r4,zero,81111a48 <___vfiprintf_internal_r+0x13f0>
81110d04:	a080080c 	andi	r2,r20,32
81110d08:	1000a126 	beq	r2,zero,81110f90 <___vfiprintf_internal_r+0x938>
81110d0c:	da802217 	ldw	r10,136(sp)
81110d10:	d8001d85 	stb	zero,118(sp)
81110d14:	50800204 	addi	r2,r10,8
81110d18:	54800017 	ldw	r18,0(r10)
81110d1c:	54c00117 	ldw	r19,4(r10)
81110d20:	4802b416 	blt	r9,zero,811117f4 <___vfiprintf_internal_r+0x119c>
81110d24:	013fdfc4 	movi	r4,-129
81110d28:	94c6b03a 	or	r3,r18,r19
81110d2c:	d8802215 	stw	r2,136(sp)
81110d30:	a128703a 	and	r20,r20,r4
81110d34:	1800a226 	beq	r3,zero,81110fc0 <___vfiprintf_internal_r+0x968>
81110d38:	0039883a 	mov	fp,zero
81110d3c:	dd401a04 	addi	r21,sp,104
81110d40:	9006d0fa 	srli	r3,r18,3
81110d44:	9808977a 	slli	r4,r19,29
81110d48:	9826d0fa 	srli	r19,r19,3
81110d4c:	948001cc 	andi	r18,r18,7
81110d50:	90800c04 	addi	r2,r18,48
81110d54:	ad7fffc4 	addi	r21,r21,-1
81110d58:	20e4b03a 	or	r18,r4,r3
81110d5c:	a8800005 	stb	r2,0(r21)
81110d60:	94c6b03a 	or	r3,r18,r19
81110d64:	183ff61e 	bne	r3,zero,81110d40 <__reset+0xfb0f0d40>
81110d68:	a0c0004c 	andi	r3,r20,1
81110d6c:	18005926 	beq	r3,zero,81110ed4 <___vfiprintf_internal_r+0x87c>
81110d70:	10803fcc 	andi	r2,r2,255
81110d74:	1080201c 	xori	r2,r2,128
81110d78:	10bfe004 	addi	r2,r2,-128
81110d7c:	00c00c04 	movi	r3,48
81110d80:	10c05426 	beq	r2,r3,81110ed4 <___vfiprintf_internal_r+0x87c>
81110d84:	da801e17 	ldw	r10,120(sp)
81110d88:	a8bfffc4 	addi	r2,r21,-1
81110d8c:	a8ffffc5 	stb	r3,-1(r21)
81110d90:	50a7c83a 	sub	r19,r10,r2
81110d94:	102b883a 	mov	r21,r2
81110d98:	003f2f06 	br	81110a58 <__reset+0xfb0f0a58>
81110d9c:	21003fcc 	andi	r4,r4,255
81110da0:	2003421e 	bne	r4,zero,81111aac <___vfiprintf_internal_r+0x1454>
81110da4:	00a044b4 	movhi	r2,33042
81110da8:	10b06f04 	addi	r2,r2,-15940
81110dac:	d8802615 	stw	r2,152(sp)
81110db0:	a080080c 	andi	r2,r20,32
81110db4:	1000aa26 	beq	r2,zero,81111060 <___vfiprintf_internal_r+0xa08>
81110db8:	da802217 	ldw	r10,136(sp)
81110dbc:	54800017 	ldw	r18,0(r10)
81110dc0:	54c00117 	ldw	r19,4(r10)
81110dc4:	52800204 	addi	r10,r10,8
81110dc8:	da802215 	stw	r10,136(sp)
81110dcc:	a080004c 	andi	r2,r20,1
81110dd0:	1001d226 	beq	r2,zero,8111151c <___vfiprintf_internal_r+0xec4>
81110dd4:	94c4b03a 	or	r2,r18,r19
81110dd8:	1002351e 	bne	r2,zero,811116b0 <___vfiprintf_internal_r+0x1058>
81110ddc:	d8001d85 	stb	zero,118(sp)
81110de0:	48022216 	blt	r9,zero,8111166c <___vfiprintf_internal_r+0x1014>
81110de4:	00bfdfc4 	movi	r2,-129
81110de8:	a0a8703a 	and	r20,r20,r2
81110dec:	003f1506 	br	81110a44 <__reset+0xfb0f0a44>
81110df0:	da802217 	ldw	r10,136(sp)
81110df4:	04800044 	movi	r18,1
81110df8:	d8001d85 	stb	zero,118(sp)
81110dfc:	50800017 	ldw	r2,0(r10)
81110e00:	52800104 	addi	r10,r10,4
81110e04:	da802215 	stw	r10,136(sp)
81110e08:	d8801005 	stb	r2,64(sp)
81110e0c:	9027883a 	mov	r19,r18
81110e10:	dd401004 	addi	r21,sp,64
81110e14:	0013883a 	mov	r9,zero
81110e18:	003f1706 	br	81110a78 <__reset+0xfb0f0a78>
81110e1c:	21003fcc 	andi	r4,r4,255
81110e20:	2003201e 	bne	r4,zero,81111aa4 <___vfiprintf_internal_r+0x144c>
81110e24:	a080080c 	andi	r2,r20,32
81110e28:	10004b26 	beq	r2,zero,81110f58 <___vfiprintf_internal_r+0x900>
81110e2c:	da802217 	ldw	r10,136(sp)
81110e30:	50800117 	ldw	r2,4(r10)
81110e34:	54800017 	ldw	r18,0(r10)
81110e38:	52800204 	addi	r10,r10,8
81110e3c:	da802215 	stw	r10,136(sp)
81110e40:	1027883a 	mov	r19,r2
81110e44:	10022c16 	blt	r2,zero,811116f8 <___vfiprintf_internal_r+0x10a0>
81110e48:	df001d83 	ldbu	fp,118(sp)
81110e4c:	48007216 	blt	r9,zero,81111018 <___vfiprintf_internal_r+0x9c0>
81110e50:	00ffdfc4 	movi	r3,-129
81110e54:	94c4b03a 	or	r2,r18,r19
81110e58:	a0e8703a 	and	r20,r20,r3
81110e5c:	1000cc26 	beq	r2,zero,81111190 <___vfiprintf_internal_r+0xb38>
81110e60:	98021026 	beq	r19,zero,811116a4 <___vfiprintf_internal_r+0x104c>
81110e64:	dc402415 	stw	r17,144(sp)
81110e68:	dc002515 	stw	r16,148(sp)
81110e6c:	9823883a 	mov	r17,r19
81110e70:	9021883a 	mov	r16,r18
81110e74:	dd401a04 	addi	r21,sp,104
81110e78:	4825883a 	mov	r18,r9
81110e7c:	4027883a 	mov	r19,r8
81110e80:	8009883a 	mov	r4,r16
81110e84:	880b883a 	mov	r5,r17
81110e88:	01800284 	movi	r6,10
81110e8c:	000f883a 	mov	r7,zero
81110e90:	1112a380 	call	81112a38 <__umoddi3>
81110e94:	10800c04 	addi	r2,r2,48
81110e98:	ad7fffc4 	addi	r21,r21,-1
81110e9c:	8009883a 	mov	r4,r16
81110ea0:	880b883a 	mov	r5,r17
81110ea4:	a8800005 	stb	r2,0(r21)
81110ea8:	01800284 	movi	r6,10
81110eac:	000f883a 	mov	r7,zero
81110eb0:	11124c00 	call	811124c0 <__udivdi3>
81110eb4:	1021883a 	mov	r16,r2
81110eb8:	10c4b03a 	or	r2,r2,r3
81110ebc:	1823883a 	mov	r17,r3
81110ec0:	103fef1e 	bne	r2,zero,81110e80 <__reset+0xfb0f0e80>
81110ec4:	dc402417 	ldw	r17,144(sp)
81110ec8:	dc002517 	ldw	r16,148(sp)
81110ecc:	9013883a 	mov	r9,r18
81110ed0:	9811883a 	mov	r8,r19
81110ed4:	da801e17 	ldw	r10,120(sp)
81110ed8:	5567c83a 	sub	r19,r10,r21
81110edc:	003ede06 	br	81110a58 <__reset+0xfb0f0a58>
81110ee0:	38803fcc 	andi	r2,r7,255
81110ee4:	1080201c 	xori	r2,r2,128
81110ee8:	10bfe004 	addi	r2,r2,-128
81110eec:	1002371e 	bne	r2,zero,811117cc <___vfiprintf_internal_r+0x1174>
81110ef0:	01000044 	movi	r4,1
81110ef4:	01c00804 	movi	r7,32
81110ef8:	80c00007 	ldb	r3,0(r16)
81110efc:	003e3506 	br	811107d4 <__reset+0xfb0f07d4>
81110f00:	a5000054 	ori	r20,r20,1
81110f04:	80c00007 	ldb	r3,0(r16)
81110f08:	003e3206 	br	811107d4 <__reset+0xfb0f07d4>
81110f0c:	a5002014 	ori	r20,r20,128
81110f10:	80c00007 	ldb	r3,0(r16)
81110f14:	003e2f06 	br	811107d4 <__reset+0xfb0f07d4>
81110f18:	8015883a 	mov	r10,r16
81110f1c:	0023883a 	mov	r17,zero
81110f20:	18bff404 	addi	r2,r3,-48
81110f24:	50c00007 	ldb	r3,0(r10)
81110f28:	8c4002a4 	muli	r17,r17,10
81110f2c:	84000044 	addi	r16,r16,1
81110f30:	8015883a 	mov	r10,r16
81110f34:	1463883a 	add	r17,r2,r17
81110f38:	18bff404 	addi	r2,r3,-48
81110f3c:	30bff92e 	bgeu	r6,r2,81110f24 <__reset+0xfb0f0f24>
81110f40:	003e2506 	br	811107d8 <__reset+0xfb0f07d8>
81110f44:	21003fcc 	andi	r4,r4,255
81110f48:	2002d41e 	bne	r4,zero,81111a9c <___vfiprintf_internal_r+0x1444>
81110f4c:	a5000414 	ori	r20,r20,16
81110f50:	a080080c 	andi	r2,r20,32
81110f54:	103fb51e 	bne	r2,zero,81110e2c <__reset+0xfb0f0e2c>
81110f58:	a080040c 	andi	r2,r20,16
81110f5c:	1001f826 	beq	r2,zero,81111740 <___vfiprintf_internal_r+0x10e8>
81110f60:	da802217 	ldw	r10,136(sp)
81110f64:	54800017 	ldw	r18,0(r10)
81110f68:	52800104 	addi	r10,r10,4
81110f6c:	da802215 	stw	r10,136(sp)
81110f70:	9027d7fa 	srai	r19,r18,31
81110f74:	9805883a 	mov	r2,r19
81110f78:	003fb206 	br	81110e44 <__reset+0xfb0f0e44>
81110f7c:	21003fcc 	andi	r4,r4,255
81110f80:	2002c41e 	bne	r4,zero,81111a94 <___vfiprintf_internal_r+0x143c>
81110f84:	a5000414 	ori	r20,r20,16
81110f88:	a080080c 	andi	r2,r20,32
81110f8c:	103f5f1e 	bne	r2,zero,81110d0c <__reset+0xfb0f0d0c>
81110f90:	a080040c 	andi	r2,r20,16
81110f94:	10020f26 	beq	r2,zero,811117d4 <___vfiprintf_internal_r+0x117c>
81110f98:	da802217 	ldw	r10,136(sp)
81110f9c:	d8001d85 	stb	zero,118(sp)
81110fa0:	0027883a 	mov	r19,zero
81110fa4:	50800104 	addi	r2,r10,4
81110fa8:	54800017 	ldw	r18,0(r10)
81110fac:	48021116 	blt	r9,zero,811117f4 <___vfiprintf_internal_r+0x119c>
81110fb0:	00ffdfc4 	movi	r3,-129
81110fb4:	d8802215 	stw	r2,136(sp)
81110fb8:	a0e8703a 	and	r20,r20,r3
81110fbc:	903f5e1e 	bne	r18,zero,81110d38 <__reset+0xfb0f0d38>
81110fc0:	0039883a 	mov	fp,zero
81110fc4:	4802a626 	beq	r9,zero,81111a60 <___vfiprintf_internal_r+0x1408>
81110fc8:	0025883a 	mov	r18,zero
81110fcc:	0027883a 	mov	r19,zero
81110fd0:	003f5a06 	br	81110d3c <__reset+0xfb0f0d3c>
81110fd4:	21003fcc 	andi	r4,r4,255
81110fd8:	20029f1e 	bne	r4,zero,81111a58 <___vfiprintf_internal_r+0x1400>
81110fdc:	a5000414 	ori	r20,r20,16
81110fe0:	a080080c 	andi	r2,r20,32
81110fe4:	10005e1e 	bne	r2,zero,81111160 <___vfiprintf_internal_r+0xb08>
81110fe8:	a080040c 	andi	r2,r20,16
81110fec:	1001a21e 	bne	r2,zero,81111678 <___vfiprintf_internal_r+0x1020>
81110ff0:	a080100c 	andi	r2,r20,64
81110ff4:	d8001d85 	stb	zero,118(sp)
81110ff8:	da802217 	ldw	r10,136(sp)
81110ffc:	1002231e 	bne	r2,zero,8111188c <___vfiprintf_internal_r+0x1234>
81111000:	50800104 	addi	r2,r10,4
81111004:	54800017 	ldw	r18,0(r10)
81111008:	0027883a 	mov	r19,zero
8111100c:	4801a00e 	bge	r9,zero,81111690 <___vfiprintf_internal_r+0x1038>
81111010:	d8802215 	stw	r2,136(sp)
81111014:	0039883a 	mov	fp,zero
81111018:	94c4b03a 	or	r2,r18,r19
8111101c:	103f901e 	bne	r2,zero,81110e60 <__reset+0xfb0f0e60>
81111020:	00800044 	movi	r2,1
81111024:	10803fcc 	andi	r2,r2,255
81111028:	00c00044 	movi	r3,1
8111102c:	10c05926 	beq	r2,r3,81111194 <___vfiprintf_internal_r+0xb3c>
81111030:	00c00084 	movi	r3,2
81111034:	10ffe41e 	bne	r2,r3,81110fc8 <__reset+0xfb0f0fc8>
81111038:	0025883a 	mov	r18,zero
8111103c:	0027883a 	mov	r19,zero
81111040:	00013d06 	br	81111538 <___vfiprintf_internal_r+0xee0>
81111044:	21003fcc 	andi	r4,r4,255
81111048:	2002811e 	bne	r4,zero,81111a50 <___vfiprintf_internal_r+0x13f8>
8111104c:	00a044b4 	movhi	r2,33042
81111050:	10b06a04 	addi	r2,r2,-15960
81111054:	d8802615 	stw	r2,152(sp)
81111058:	a080080c 	andi	r2,r20,32
8111105c:	103f561e 	bne	r2,zero,81110db8 <__reset+0xfb0f0db8>
81111060:	a080040c 	andi	r2,r20,16
81111064:	1001d126 	beq	r2,zero,811117ac <___vfiprintf_internal_r+0x1154>
81111068:	da802217 	ldw	r10,136(sp)
8111106c:	0027883a 	mov	r19,zero
81111070:	54800017 	ldw	r18,0(r10)
81111074:	52800104 	addi	r10,r10,4
81111078:	da802215 	stw	r10,136(sp)
8111107c:	003f5306 	br	81110dcc <__reset+0xfb0f0dcc>
81111080:	da802217 	ldw	r10,136(sp)
81111084:	d8001d85 	stb	zero,118(sp)
81111088:	55400017 	ldw	r21,0(r10)
8111108c:	50c00104 	addi	r3,r10,4
81111090:	a8024226 	beq	r21,zero,8111199c <___vfiprintf_internal_r+0x1344>
81111094:	48021816 	blt	r9,zero,811118f8 <___vfiprintf_internal_r+0x12a0>
81111098:	480d883a 	mov	r6,r9
8111109c:	000b883a 	mov	r5,zero
811110a0:	a809883a 	mov	r4,r21
811110a4:	d8c02a15 	stw	r3,168(sp)
811110a8:	da002b15 	stw	r8,172(sp)
811110ac:	da402c15 	stw	r9,176(sp)
811110b0:	110e6440 	call	8110e644 <memchr>
811110b4:	d8c02a17 	ldw	r3,168(sp)
811110b8:	da002b17 	ldw	r8,172(sp)
811110bc:	da402c17 	ldw	r9,176(sp)
811110c0:	10024826 	beq	r2,zero,811119e4 <___vfiprintf_internal_r+0x138c>
811110c4:	1567c83a 	sub	r19,r2,r21
811110c8:	df001d83 	ldbu	fp,118(sp)
811110cc:	d8c02215 	stw	r3,136(sp)
811110d0:	0013883a 	mov	r9,zero
811110d4:	003e6006 	br	81110a58 <__reset+0xfb0f0a58>
811110d8:	21003fcc 	andi	r4,r4,255
811110dc:	203fc026 	beq	r4,zero,81110fe0 <__reset+0xfb0f0fe0>
811110e0:	d9c01d85 	stb	r7,118(sp)
811110e4:	003fbe06 	br	81110fe0 <__reset+0xfb0f0fe0>
811110e8:	da802217 	ldw	r10,136(sp)
811110ec:	54400017 	ldw	r17,0(r10)
811110f0:	50800104 	addi	r2,r10,4
811110f4:	883e3b16 	blt	r17,zero,811109e4 <__reset+0xfb0f09e4>
811110f8:	d8802215 	stw	r2,136(sp)
811110fc:	80c00007 	ldb	r3,0(r16)
81111100:	003db406 	br	811107d4 <__reset+0xfb0f07d4>
81111104:	01000044 	movi	r4,1
81111108:	01c00ac4 	movi	r7,43
8111110c:	80c00007 	ldb	r3,0(r16)
81111110:	003db006 	br	811107d4 <__reset+0xfb0f07d4>
81111114:	80c00007 	ldb	r3,0(r16)
81111118:	82800044 	addi	r10,r16,1
8111111c:	1b423c26 	beq	r3,r13,81111a10 <___vfiprintf_internal_r+0x13b8>
81111120:	18bff404 	addi	r2,r3,-48
81111124:	0013883a 	mov	r9,zero
81111128:	30822b36 	bltu	r6,r2,811119d8 <___vfiprintf_internal_r+0x1380>
8111112c:	50c00007 	ldb	r3,0(r10)
81111130:	4a4002a4 	muli	r9,r9,10
81111134:	54000044 	addi	r16,r10,1
81111138:	8015883a 	mov	r10,r16
8111113c:	4893883a 	add	r9,r9,r2
81111140:	18bff404 	addi	r2,r3,-48
81111144:	30bff92e 	bgeu	r6,r2,8111112c <__reset+0xfb0f112c>
81111148:	483da30e 	bge	r9,zero,811107d8 <__reset+0xfb0f07d8>
8111114c:	027fffc4 	movi	r9,-1
81111150:	003da106 	br	811107d8 <__reset+0xfb0f07d8>
81111154:	a5001014 	ori	r20,r20,64
81111158:	80c00007 	ldb	r3,0(r16)
8111115c:	003d9d06 	br	811107d4 <__reset+0xfb0f07d4>
81111160:	da802217 	ldw	r10,136(sp)
81111164:	d8001d85 	stb	zero,118(sp)
81111168:	50c00204 	addi	r3,r10,8
8111116c:	54800017 	ldw	r18,0(r10)
81111170:	54c00117 	ldw	r19,4(r10)
81111174:	4801ca16 	blt	r9,zero,811118a0 <___vfiprintf_internal_r+0x1248>
81111178:	013fdfc4 	movi	r4,-129
8111117c:	94c4b03a 	or	r2,r18,r19
81111180:	d8c02215 	stw	r3,136(sp)
81111184:	a128703a 	and	r20,r20,r4
81111188:	0039883a 	mov	fp,zero
8111118c:	103f341e 	bne	r2,zero,81110e60 <__reset+0xfb0f0e60>
81111190:	483e2e26 	beq	r9,zero,81110a4c <__reset+0xfb0f0a4c>
81111194:	0025883a 	mov	r18,zero
81111198:	94800c04 	addi	r18,r18,48
8111119c:	dc8019c5 	stb	r18,103(sp)
811111a0:	dcc02717 	ldw	r19,156(sp)
811111a4:	dd4019c4 	addi	r21,sp,103
811111a8:	003e2b06 	br	81110a58 <__reset+0xfb0f0a58>
811111ac:	21003fcc 	andi	r4,r4,255
811111b0:	2002361e 	bne	r4,zero,81111a8c <___vfiprintf_internal_r+0x1434>
811111b4:	1801c126 	beq	r3,zero,811118bc <___vfiprintf_internal_r+0x1264>
811111b8:	04800044 	movi	r18,1
811111bc:	d8c01005 	stb	r3,64(sp)
811111c0:	d8001d85 	stb	zero,118(sp)
811111c4:	9027883a 	mov	r19,r18
811111c8:	dd401004 	addi	r21,sp,64
811111cc:	003f1106 	br	81110e14 <__reset+0xfb0f0e14>
811111d0:	d9402117 	ldw	r5,132(sp)
811111d4:	d9002017 	ldw	r4,128(sp)
811111d8:	d9801a04 	addi	r6,sp,104
811111dc:	d9c02b15 	stw	r7,172(sp)
811111e0:	dbc02a15 	stw	r15,168(sp)
811111e4:	11105440 	call	81110544 <__sprint_r.part.0>
811111e8:	d9c02b17 	ldw	r7,172(sp)
811111ec:	dbc02a17 	ldw	r15,168(sp)
811111f0:	10006d1e 	bne	r2,zero,811113a8 <___vfiprintf_internal_r+0xd50>
811111f4:	d9801b17 	ldw	r6,108(sp)
811111f8:	d8801c17 	ldw	r2,112(sp)
811111fc:	d811883a 	mov	r8,sp
81111200:	31400044 	addi	r5,r6,1
81111204:	003e3306 	br	81110ad4 <__reset+0xfb0f0ad4>
81111208:	d9401b17 	ldw	r5,108(sp)
8111120c:	d8801c17 	ldw	r2,112(sp)
81111210:	29000044 	addi	r4,r5,1
81111214:	d8c01d87 	ldb	r3,118(sp)
81111218:	183e4d26 	beq	r3,zero,81110b50 <__reset+0xfb0f0b50>
8111121c:	00c00044 	movi	r3,1
81111220:	d9401d84 	addi	r5,sp,118
81111224:	10c5883a 	add	r2,r2,r3
81111228:	41400015 	stw	r5,0(r8)
8111122c:	40c00115 	stw	r3,4(r8)
81111230:	d8801c15 	stw	r2,112(sp)
81111234:	d9001b15 	stw	r4,108(sp)
81111238:	014001c4 	movi	r5,7
8111123c:	2900a90e 	bge	r5,r4,811114e4 <___vfiprintf_internal_r+0xe8c>
81111240:	1000da1e 	bne	r2,zero,811115ac <___vfiprintf_internal_r+0xf54>
81111244:	7000ab1e 	bne	r14,zero,811114f4 <___vfiprintf_internal_r+0xe9c>
81111248:	000b883a 	mov	r5,zero
8111124c:	1809883a 	mov	r4,r3
81111250:	d811883a 	mov	r8,sp
81111254:	00c02004 	movi	r3,128
81111258:	e0fe4d26 	beq	fp,r3,81110b90 <__reset+0xfb0f0b90>
8111125c:	4cf9c83a 	sub	fp,r9,r19
81111260:	073e7b0e 	bge	zero,fp,81110c50 <__reset+0xfb0f0c50>
81111264:	01c00404 	movi	r7,16
81111268:	3f01900e 	bge	r7,fp,811118ac <___vfiprintf_internal_r+0x1254>
8111126c:	00e044b4 	movhi	r3,33042
81111270:	18f0cf04 	addi	r3,r3,-15556
81111274:	d8c02415 	stw	r3,144(sp)
81111278:	034001c4 	movi	r13,7
8111127c:	00000506 	br	81111294 <___vfiprintf_internal_r+0xc3c>
81111280:	29000084 	addi	r4,r5,2
81111284:	42000204 	addi	r8,r8,8
81111288:	180b883a 	mov	r5,r3
8111128c:	e73ffc04 	addi	fp,fp,-16
81111290:	3f000d0e 	bge	r7,fp,811112c8 <___vfiprintf_internal_r+0xc70>
81111294:	10800404 	addi	r2,r2,16
81111298:	28c00044 	addi	r3,r5,1
8111129c:	45c00015 	stw	r23,0(r8)
811112a0:	41c00115 	stw	r7,4(r8)
811112a4:	d8801c15 	stw	r2,112(sp)
811112a8:	d8c01b15 	stw	r3,108(sp)
811112ac:	68fff40e 	bge	r13,r3,81111280 <__reset+0xfb0f1280>
811112b0:	1000101e 	bne	r2,zero,811112f4 <___vfiprintf_internal_r+0xc9c>
811112b4:	e73ffc04 	addi	fp,fp,-16
811112b8:	01000044 	movi	r4,1
811112bc:	000b883a 	mov	r5,zero
811112c0:	d811883a 	mov	r8,sp
811112c4:	3f3ff316 	blt	r7,fp,81111294 <__reset+0xfb0f1294>
811112c8:	da802417 	ldw	r10,144(sp)
811112cc:	1705883a 	add	r2,r2,fp
811112d0:	47000115 	stw	fp,4(r8)
811112d4:	42800015 	stw	r10,0(r8)
811112d8:	d8801c15 	stw	r2,112(sp)
811112dc:	d9001b15 	stw	r4,108(sp)
811112e0:	00c001c4 	movi	r3,7
811112e4:	19003616 	blt	r3,r4,811113c0 <___vfiprintf_internal_r+0xd68>
811112e8:	42000204 	addi	r8,r8,8
811112ec:	21000044 	addi	r4,r4,1
811112f0:	003e5706 	br	81110c50 <__reset+0xfb0f0c50>
811112f4:	d9402117 	ldw	r5,132(sp)
811112f8:	d9002017 	ldw	r4,128(sp)
811112fc:	d9801a04 	addi	r6,sp,104
81111300:	d9c02b15 	stw	r7,172(sp)
81111304:	db402a15 	stw	r13,168(sp)
81111308:	11105440 	call	81110544 <__sprint_r.part.0>
8111130c:	d9c02b17 	ldw	r7,172(sp)
81111310:	db402a17 	ldw	r13,168(sp)
81111314:	1000241e 	bne	r2,zero,811113a8 <___vfiprintf_internal_r+0xd50>
81111318:	d9401b17 	ldw	r5,108(sp)
8111131c:	d8801c17 	ldw	r2,112(sp)
81111320:	d811883a 	mov	r8,sp
81111324:	29000044 	addi	r4,r5,1
81111328:	003fd806 	br	8111128c <__reset+0xfb0f128c>
8111132c:	d9401b17 	ldw	r5,108(sp)
81111330:	00e044b4 	movhi	r3,33042
81111334:	18f0d304 	addi	r3,r3,-15540
81111338:	d8c02415 	stw	r3,144(sp)
8111133c:	29400044 	addi	r5,r5,1
81111340:	d8c02417 	ldw	r3,144(sp)
81111344:	14c5883a 	add	r2,r2,r19
81111348:	44c00115 	stw	r19,4(r8)
8111134c:	40c00015 	stw	r3,0(r8)
81111350:	d8801c15 	stw	r2,112(sp)
81111354:	d9401b15 	stw	r5,108(sp)
81111358:	00c001c4 	movi	r3,7
8111135c:	1940070e 	bge	r3,r5,8111137c <___vfiprintf_internal_r+0xd24>
81111360:	103e4826 	beq	r2,zero,81110c84 <__reset+0xfb0f0c84>
81111364:	d9402117 	ldw	r5,132(sp)
81111368:	d9002017 	ldw	r4,128(sp)
8111136c:	d9801a04 	addi	r6,sp,104
81111370:	11105440 	call	81110544 <__sprint_r.part.0>
81111374:	10000c1e 	bne	r2,zero,811113a8 <___vfiprintf_internal_r+0xd50>
81111378:	d8801c17 	ldw	r2,112(sp)
8111137c:	8c80010e 	bge	r17,r18,81111384 <___vfiprintf_internal_r+0xd2c>
81111380:	9023883a 	mov	r17,r18
81111384:	da802317 	ldw	r10,140(sp)
81111388:	5455883a 	add	r10,r10,r17
8111138c:	da802315 	stw	r10,140(sp)
81111390:	103e4126 	beq	r2,zero,81110c98 <__reset+0xfb0f0c98>
81111394:	d9402117 	ldw	r5,132(sp)
81111398:	d9002017 	ldw	r4,128(sp)
8111139c:	d9801a04 	addi	r6,sp,104
811113a0:	11105440 	call	81110544 <__sprint_r.part.0>
811113a4:	103e3c26 	beq	r2,zero,81110c98 <__reset+0xfb0f0c98>
811113a8:	dd002117 	ldw	r20,132(sp)
811113ac:	a080030b 	ldhu	r2,12(r20)
811113b0:	1080100c 	andi	r2,r2,64
811113b4:	1001231e 	bne	r2,zero,81111844 <___vfiprintf_internal_r+0x11ec>
811113b8:	d8802317 	ldw	r2,140(sp)
811113bc:	003d7b06 	br	811109ac <__reset+0xfb0f09ac>
811113c0:	1000991e 	bne	r2,zero,81111628 <___vfiprintf_internal_r+0xfd0>
811113c4:	00c00044 	movi	r3,1
811113c8:	9805883a 	mov	r2,r19
811113cc:	dd400015 	stw	r21,0(sp)
811113d0:	dcc00115 	stw	r19,4(sp)
811113d4:	dcc01c15 	stw	r19,112(sp)
811113d8:	d8c01b15 	stw	r3,108(sp)
811113dc:	d811883a 	mov	r8,sp
811113e0:	42000204 	addi	r8,r8,8
811113e4:	a2c0010c 	andi	r11,r20,4
811113e8:	583fe426 	beq	r11,zero,8111137c <__reset+0xfb0f137c>
811113ec:	8ca7c83a 	sub	r19,r17,r18
811113f0:	04ffe20e 	bge	zero,r19,8111137c <__reset+0xfb0f137c>
811113f4:	01c00404 	movi	r7,16
811113f8:	3cffcc0e 	bge	r7,r19,8111132c <__reset+0xfb0f132c>
811113fc:	02a044b4 	movhi	r10,33042
81111400:	52b0d304 	addi	r10,r10,-15540
81111404:	d9001b17 	ldw	r4,108(sp)
81111408:	da802415 	stw	r10,144(sp)
8111140c:	382b883a 	mov	r21,r7
81111410:	050001c4 	movi	r20,7
81111414:	df002017 	ldw	fp,128(sp)
81111418:	00000506 	br	81111430 <___vfiprintf_internal_r+0xdd8>
8111141c:	21400084 	addi	r5,r4,2
81111420:	42000204 	addi	r8,r8,8
81111424:	1809883a 	mov	r4,r3
81111428:	9cfffc04 	addi	r19,r19,-16
8111142c:	acffc40e 	bge	r21,r19,81111340 <__reset+0xfb0f1340>
81111430:	10800404 	addi	r2,r2,16
81111434:	20c00044 	addi	r3,r4,1
81111438:	45800015 	stw	r22,0(r8)
8111143c:	45400115 	stw	r21,4(r8)
81111440:	d8801c15 	stw	r2,112(sp)
81111444:	d8c01b15 	stw	r3,108(sp)
81111448:	a0fff40e 	bge	r20,r3,8111141c <__reset+0xfb0f141c>
8111144c:	1000041e 	bne	r2,zero,81111460 <___vfiprintf_internal_r+0xe08>
81111450:	01400044 	movi	r5,1
81111454:	0009883a 	mov	r4,zero
81111458:	d811883a 	mov	r8,sp
8111145c:	003ff206 	br	81111428 <__reset+0xfb0f1428>
81111460:	d9402117 	ldw	r5,132(sp)
81111464:	d9801a04 	addi	r6,sp,104
81111468:	e009883a 	mov	r4,fp
8111146c:	11105440 	call	81110544 <__sprint_r.part.0>
81111470:	103fcd1e 	bne	r2,zero,811113a8 <__reset+0xfb0f13a8>
81111474:	d9001b17 	ldw	r4,108(sp)
81111478:	d8801c17 	ldw	r2,112(sp)
8111147c:	d811883a 	mov	r8,sp
81111480:	21400044 	addi	r5,r4,1
81111484:	003fe806 	br	81111428 <__reset+0xfb0f1428>
81111488:	d9402117 	ldw	r5,132(sp)
8111148c:	d9002017 	ldw	r4,128(sp)
81111490:	d9801a04 	addi	r6,sp,104
81111494:	d9c02b15 	stw	r7,172(sp)
81111498:	db402a15 	stw	r13,168(sp)
8111149c:	11105440 	call	81110544 <__sprint_r.part.0>
811114a0:	d9c02b17 	ldw	r7,172(sp)
811114a4:	db402a17 	ldw	r13,168(sp)
811114a8:	103fbf1e 	bne	r2,zero,811113a8 <__reset+0xfb0f13a8>
811114ac:	d9401b17 	ldw	r5,108(sp)
811114b0:	d8801c17 	ldw	r2,112(sp)
811114b4:	d811883a 	mov	r8,sp
811114b8:	29800044 	addi	r6,r5,1
811114bc:	003dc406 	br	81110bd0 <__reset+0xfb0f0bd0>
811114c0:	1000d21e 	bne	r2,zero,8111180c <___vfiprintf_internal_r+0x11b4>
811114c4:	d8c01d87 	ldb	r3,118(sp)
811114c8:	18009526 	beq	r3,zero,81111720 <___vfiprintf_internal_r+0x10c8>
811114cc:	00800044 	movi	r2,1
811114d0:	d8c01d84 	addi	r3,sp,118
811114d4:	1009883a 	mov	r4,r2
811114d8:	d8c00015 	stw	r3,0(sp)
811114dc:	d8800115 	stw	r2,4(sp)
811114e0:	d811883a 	mov	r8,sp
811114e4:	200b883a 	mov	r5,r4
811114e8:	42000204 	addi	r8,r8,8
811114ec:	21000044 	addi	r4,r4,1
811114f0:	003d9706 	br	81110b50 <__reset+0xfb0f0b50>
811114f4:	d9001d04 	addi	r4,sp,116
811114f8:	00800084 	movi	r2,2
811114fc:	d9000015 	stw	r4,0(sp)
81111500:	d8800115 	stw	r2,4(sp)
81111504:	1809883a 	mov	r4,r3
81111508:	d811883a 	mov	r8,sp
8111150c:	200b883a 	mov	r5,r4
81111510:	42000204 	addi	r8,r8,8
81111514:	21000044 	addi	r4,r4,1
81111518:	003f4e06 	br	81111254 <__reset+0xfb0f1254>
8111151c:	d8001d85 	stb	zero,118(sp)
81111520:	48005016 	blt	r9,zero,81111664 <___vfiprintf_internal_r+0x100c>
81111524:	00ffdfc4 	movi	r3,-129
81111528:	94c4b03a 	or	r2,r18,r19
8111152c:	a0e8703a 	and	r20,r20,r3
81111530:	103d4426 	beq	r2,zero,81110a44 <__reset+0xfb0f0a44>
81111534:	0039883a 	mov	fp,zero
81111538:	d9002617 	ldw	r4,152(sp)
8111153c:	dd401a04 	addi	r21,sp,104
81111540:	908003cc 	andi	r2,r18,15
81111544:	9806973a 	slli	r3,r19,28
81111548:	2085883a 	add	r2,r4,r2
8111154c:	9024d13a 	srli	r18,r18,4
81111550:	10800003 	ldbu	r2,0(r2)
81111554:	9826d13a 	srli	r19,r19,4
81111558:	ad7fffc4 	addi	r21,r21,-1
8111155c:	1ca4b03a 	or	r18,r3,r18
81111560:	a8800005 	stb	r2,0(r21)
81111564:	94c4b03a 	or	r2,r18,r19
81111568:	103ff51e 	bne	r2,zero,81111540 <__reset+0xfb0f1540>
8111156c:	003e5906 	br	81110ed4 <__reset+0xfb0f0ed4>
81111570:	d9402117 	ldw	r5,132(sp)
81111574:	d9002017 	ldw	r4,128(sp)
81111578:	d9801a04 	addi	r6,sp,104
8111157c:	11105440 	call	81110544 <__sprint_r.part.0>
81111580:	103f891e 	bne	r2,zero,811113a8 <__reset+0xfb0f13a8>
81111584:	d8801c17 	ldw	r2,112(sp)
81111588:	d811883a 	mov	r8,sp
8111158c:	003f9506 	br	811113e4 <__reset+0xfb0f13e4>
81111590:	d9402117 	ldw	r5,132(sp)
81111594:	d9002017 	ldw	r4,128(sp)
81111598:	d9801a04 	addi	r6,sp,104
8111159c:	11105440 	call	81110544 <__sprint_r.part.0>
811115a0:	103f811e 	bne	r2,zero,811113a8 <__reset+0xfb0f13a8>
811115a4:	d811883a 	mov	r8,sp
811115a8:	003ced06 	br	81110960 <__reset+0xfb0f0960>
811115ac:	d9402117 	ldw	r5,132(sp)
811115b0:	d9002017 	ldw	r4,128(sp)
811115b4:	d9801a04 	addi	r6,sp,104
811115b8:	da402c15 	stw	r9,176(sp)
811115bc:	db802a15 	stw	r14,168(sp)
811115c0:	11105440 	call	81110544 <__sprint_r.part.0>
811115c4:	da402c17 	ldw	r9,176(sp)
811115c8:	db802a17 	ldw	r14,168(sp)
811115cc:	103f761e 	bne	r2,zero,811113a8 <__reset+0xfb0f13a8>
811115d0:	d9401b17 	ldw	r5,108(sp)
811115d4:	d8801c17 	ldw	r2,112(sp)
811115d8:	d811883a 	mov	r8,sp
811115dc:	29000044 	addi	r4,r5,1
811115e0:	003d5b06 	br	81110b50 <__reset+0xfb0f0b50>
811115e4:	d9402117 	ldw	r5,132(sp)
811115e8:	d9002017 	ldw	r4,128(sp)
811115ec:	d9801a04 	addi	r6,sp,104
811115f0:	da402c15 	stw	r9,176(sp)
811115f4:	11105440 	call	81110544 <__sprint_r.part.0>
811115f8:	da402c17 	ldw	r9,176(sp)
811115fc:	103f6a1e 	bne	r2,zero,811113a8 <__reset+0xfb0f13a8>
81111600:	d9401b17 	ldw	r5,108(sp)
81111604:	d8801c17 	ldw	r2,112(sp)
81111608:	d811883a 	mov	r8,sp
8111160c:	29000044 	addi	r4,r5,1
81111610:	003f1006 	br	81111254 <__reset+0xfb0f1254>
81111614:	1000c31e 	bne	r2,zero,81111924 <___vfiprintf_internal_r+0x12cc>
81111618:	01000044 	movi	r4,1
8111161c:	000b883a 	mov	r5,zero
81111620:	d811883a 	mov	r8,sp
81111624:	003f0d06 	br	8111125c <__reset+0xfb0f125c>
81111628:	d9402117 	ldw	r5,132(sp)
8111162c:	d9002017 	ldw	r4,128(sp)
81111630:	d9801a04 	addi	r6,sp,104
81111634:	11105440 	call	81110544 <__sprint_r.part.0>
81111638:	103f5b1e 	bne	r2,zero,811113a8 <__reset+0xfb0f13a8>
8111163c:	d9001b17 	ldw	r4,108(sp)
81111640:	d8801c17 	ldw	r2,112(sp)
81111644:	d811883a 	mov	r8,sp
81111648:	21000044 	addi	r4,r4,1
8111164c:	003d8006 	br	81110c50 <__reset+0xfb0f0c50>
81111650:	012044b4 	movhi	r4,33042
81111654:	21306f04 	addi	r4,r4,-15940
81111658:	d9002615 	stw	r4,152(sp)
8111165c:	d8c02215 	stw	r3,136(sp)
81111660:	1029883a 	mov	r20,r2
81111664:	94c4b03a 	or	r2,r18,r19
81111668:	103fb21e 	bne	r2,zero,81111534 <__reset+0xfb0f1534>
8111166c:	0039883a 	mov	fp,zero
81111670:	00800084 	movi	r2,2
81111674:	003e6b06 	br	81111024 <__reset+0xfb0f1024>
81111678:	da802217 	ldw	r10,136(sp)
8111167c:	d8001d85 	stb	zero,118(sp)
81111680:	0027883a 	mov	r19,zero
81111684:	50800104 	addi	r2,r10,4
81111688:	54800017 	ldw	r18,0(r10)
8111168c:	483e6016 	blt	r9,zero,81111010 <__reset+0xfb0f1010>
81111690:	00ffdfc4 	movi	r3,-129
81111694:	d8802215 	stw	r2,136(sp)
81111698:	a0e8703a 	and	r20,r20,r3
8111169c:	0039883a 	mov	fp,zero
811116a0:	903ebb26 	beq	r18,zero,81111190 <__reset+0xfb0f1190>
811116a4:	00800244 	movi	r2,9
811116a8:	14bdee36 	bltu	r2,r18,81110e64 <__reset+0xfb0f0e64>
811116ac:	003eba06 	br	81111198 <__reset+0xfb0f1198>
811116b0:	00800c04 	movi	r2,48
811116b4:	d8c01d45 	stb	r3,117(sp)
811116b8:	d8801d05 	stb	r2,116(sp)
811116bc:	d8001d85 	stb	zero,118(sp)
811116c0:	a0c00094 	ori	r3,r20,2
811116c4:	4800a916 	blt	r9,zero,8111196c <___vfiprintf_internal_r+0x1314>
811116c8:	00bfdfc4 	movi	r2,-129
811116cc:	a096703a 	and	r11,r20,r2
811116d0:	5d000094 	ori	r20,r11,2
811116d4:	0039883a 	mov	fp,zero
811116d8:	003f9706 	br	81111538 <__reset+0xfb0f1538>
811116dc:	8025883a 	mov	r18,r16
811116e0:	003c2e06 	br	8111079c <__reset+0xfb0f079c>
811116e4:	00a044b4 	movhi	r2,33042
811116e8:	10b06f04 	addi	r2,r2,-15940
811116ec:	0039883a 	mov	fp,zero
811116f0:	d8802615 	stw	r2,152(sp)
811116f4:	003f9006 	br	81111538 <__reset+0xfb0f1538>
811116f8:	04a5c83a 	sub	r18,zero,r18
811116fc:	07000b44 	movi	fp,45
81111700:	9004c03a 	cmpne	r2,r18,zero
81111704:	04e7c83a 	sub	r19,zero,r19
81111708:	df001d85 	stb	fp,118(sp)
8111170c:	98a7c83a 	sub	r19,r19,r2
81111710:	48009f16 	blt	r9,zero,81111990 <___vfiprintf_internal_r+0x1338>
81111714:	00bfdfc4 	movi	r2,-129
81111718:	a0a8703a 	and	r20,r20,r2
8111171c:	003dd006 	br	81110e60 <__reset+0xfb0f0e60>
81111720:	70004c26 	beq	r14,zero,81111854 <___vfiprintf_internal_r+0x11fc>
81111724:	00800084 	movi	r2,2
81111728:	d8c01d04 	addi	r3,sp,116
8111172c:	d8c00015 	stw	r3,0(sp)
81111730:	d8800115 	stw	r2,4(sp)
81111734:	01000044 	movi	r4,1
81111738:	d811883a 	mov	r8,sp
8111173c:	003f7306 	br	8111150c <__reset+0xfb0f150c>
81111740:	a080100c 	andi	r2,r20,64
81111744:	da802217 	ldw	r10,136(sp)
81111748:	103e0626 	beq	r2,zero,81110f64 <__reset+0xfb0f0f64>
8111174c:	5480000f 	ldh	r18,0(r10)
81111750:	52800104 	addi	r10,r10,4
81111754:	da802215 	stw	r10,136(sp)
81111758:	9027d7fa 	srai	r19,r18,31
8111175c:	9805883a 	mov	r2,r19
81111760:	003db806 	br	81110e44 <__reset+0xfb0f0e44>
81111764:	a080040c 	andi	r2,r20,16
81111768:	1000091e 	bne	r2,zero,81111790 <___vfiprintf_internal_r+0x1138>
8111176c:	a2c0100c 	andi	r11,r20,64
81111770:	58000726 	beq	r11,zero,81111790 <___vfiprintf_internal_r+0x1138>
81111774:	da802217 	ldw	r10,136(sp)
81111778:	50800017 	ldw	r2,0(r10)
8111177c:	52800104 	addi	r10,r10,4
81111780:	da802215 	stw	r10,136(sp)
81111784:	da802317 	ldw	r10,140(sp)
81111788:	1280000d 	sth	r10,0(r2)
8111178c:	003be706 	br	8111072c <__reset+0xfb0f072c>
81111790:	da802217 	ldw	r10,136(sp)
81111794:	50800017 	ldw	r2,0(r10)
81111798:	52800104 	addi	r10,r10,4
8111179c:	da802215 	stw	r10,136(sp)
811117a0:	da802317 	ldw	r10,140(sp)
811117a4:	12800015 	stw	r10,0(r2)
811117a8:	003be006 	br	8111072c <__reset+0xfb0f072c>
811117ac:	a080100c 	andi	r2,r20,64
811117b0:	da802217 	ldw	r10,136(sp)
811117b4:	10003026 	beq	r2,zero,81111878 <___vfiprintf_internal_r+0x1220>
811117b8:	5480000b 	ldhu	r18,0(r10)
811117bc:	52800104 	addi	r10,r10,4
811117c0:	0027883a 	mov	r19,zero
811117c4:	da802215 	stw	r10,136(sp)
811117c8:	003d8006 	br	81110dcc <__reset+0xfb0f0dcc>
811117cc:	80c00007 	ldb	r3,0(r16)
811117d0:	003c0006 	br	811107d4 <__reset+0xfb0f07d4>
811117d4:	a080100c 	andi	r2,r20,64
811117d8:	d8001d85 	stb	zero,118(sp)
811117dc:	da802217 	ldw	r10,136(sp)
811117e0:	1000201e 	bne	r2,zero,81111864 <___vfiprintf_internal_r+0x120c>
811117e4:	50800104 	addi	r2,r10,4
811117e8:	54800017 	ldw	r18,0(r10)
811117ec:	0027883a 	mov	r19,zero
811117f0:	483def0e 	bge	r9,zero,81110fb0 <__reset+0xfb0f0fb0>
811117f4:	94c6b03a 	or	r3,r18,r19
811117f8:	d8802215 	stw	r2,136(sp)
811117fc:	183d4e1e 	bne	r3,zero,81110d38 <__reset+0xfb0f0d38>
81111800:	0039883a 	mov	fp,zero
81111804:	0005883a 	mov	r2,zero
81111808:	003e0606 	br	81111024 <__reset+0xfb0f1024>
8111180c:	d9402117 	ldw	r5,132(sp)
81111810:	d9002017 	ldw	r4,128(sp)
81111814:	d9801a04 	addi	r6,sp,104
81111818:	da402c15 	stw	r9,176(sp)
8111181c:	db802a15 	stw	r14,168(sp)
81111820:	11105440 	call	81110544 <__sprint_r.part.0>
81111824:	da402c17 	ldw	r9,176(sp)
81111828:	db802a17 	ldw	r14,168(sp)
8111182c:	103ede1e 	bne	r2,zero,811113a8 <__reset+0xfb0f13a8>
81111830:	d9401b17 	ldw	r5,108(sp)
81111834:	d8801c17 	ldw	r2,112(sp)
81111838:	d811883a 	mov	r8,sp
8111183c:	29000044 	addi	r4,r5,1
81111840:	003e7406 	br	81111214 <__reset+0xfb0f1214>
81111844:	00bfffc4 	movi	r2,-1
81111848:	003c5806 	br	811109ac <__reset+0xfb0f09ac>
8111184c:	d811883a 	mov	r8,sp
81111850:	003ee806 	br	811113f4 <__reset+0xfb0f13f4>
81111854:	000b883a 	mov	r5,zero
81111858:	01000044 	movi	r4,1
8111185c:	d811883a 	mov	r8,sp
81111860:	003e7c06 	br	81111254 <__reset+0xfb0f1254>
81111864:	50800104 	addi	r2,r10,4
81111868:	5480000b 	ldhu	r18,0(r10)
8111186c:	0027883a 	mov	r19,zero
81111870:	483dcf0e 	bge	r9,zero,81110fb0 <__reset+0xfb0f0fb0>
81111874:	003fdf06 	br	811117f4 <__reset+0xfb0f17f4>
81111878:	54800017 	ldw	r18,0(r10)
8111187c:	52800104 	addi	r10,r10,4
81111880:	0027883a 	mov	r19,zero
81111884:	da802215 	stw	r10,136(sp)
81111888:	003d5006 	br	81110dcc <__reset+0xfb0f0dcc>
8111188c:	50800104 	addi	r2,r10,4
81111890:	5480000b 	ldhu	r18,0(r10)
81111894:	0027883a 	mov	r19,zero
81111898:	483f7d0e 	bge	r9,zero,81111690 <__reset+0xfb0f1690>
8111189c:	003ddc06 	br	81111010 <__reset+0xfb0f1010>
811118a0:	d8c02215 	stw	r3,136(sp)
811118a4:	0039883a 	mov	fp,zero
811118a8:	003ddb06 	br	81111018 <__reset+0xfb0f1018>
811118ac:	02a044b4 	movhi	r10,33042
811118b0:	52b0cf04 	addi	r10,r10,-15556
811118b4:	da802415 	stw	r10,144(sp)
811118b8:	003e8306 	br	811112c8 <__reset+0xfb0f12c8>
811118bc:	d8801c17 	ldw	r2,112(sp)
811118c0:	dd002117 	ldw	r20,132(sp)
811118c4:	103eb926 	beq	r2,zero,811113ac <__reset+0xfb0f13ac>
811118c8:	d9002017 	ldw	r4,128(sp)
811118cc:	d9801a04 	addi	r6,sp,104
811118d0:	a00b883a 	mov	r5,r20
811118d4:	11105440 	call	81110544 <__sprint_r.part.0>
811118d8:	003eb406 	br	811113ac <__reset+0xfb0f13ac>
811118dc:	80c00043 	ldbu	r3,1(r16)
811118e0:	a5000814 	ori	r20,r20,32
811118e4:	84000044 	addi	r16,r16,1
811118e8:	18c03fcc 	andi	r3,r3,255
811118ec:	18c0201c 	xori	r3,r3,128
811118f0:	18ffe004 	addi	r3,r3,-128
811118f4:	003bb706 	br	811107d4 <__reset+0xfb0f07d4>
811118f8:	a809883a 	mov	r4,r21
811118fc:	d8c02a15 	stw	r3,168(sp)
81111900:	da002b15 	stw	r8,172(sp)
81111904:	1108d9c0 	call	81108d9c <strlen>
81111908:	d8c02a17 	ldw	r3,168(sp)
8111190c:	1027883a 	mov	r19,r2
81111910:	df001d83 	ldbu	fp,118(sp)
81111914:	d8c02215 	stw	r3,136(sp)
81111918:	0013883a 	mov	r9,zero
8111191c:	da002b17 	ldw	r8,172(sp)
81111920:	003c4d06 	br	81110a58 <__reset+0xfb0f0a58>
81111924:	d9402117 	ldw	r5,132(sp)
81111928:	d9002017 	ldw	r4,128(sp)
8111192c:	d9801a04 	addi	r6,sp,104
81111930:	da402c15 	stw	r9,176(sp)
81111934:	11105440 	call	81110544 <__sprint_r.part.0>
81111938:	da402c17 	ldw	r9,176(sp)
8111193c:	103e9a1e 	bne	r2,zero,811113a8 <__reset+0xfb0f13a8>
81111940:	d9401b17 	ldw	r5,108(sp)
81111944:	d8801c17 	ldw	r2,112(sp)
81111948:	d811883a 	mov	r8,sp
8111194c:	29000044 	addi	r4,r5,1
81111950:	003e4206 	br	8111125c <__reset+0xfb0f125c>
81111954:	d9401b17 	ldw	r5,108(sp)
81111958:	012044b4 	movhi	r4,33042
8111195c:	2130d304 	addi	r4,r4,-15540
81111960:	d9002415 	stw	r4,144(sp)
81111964:	29400044 	addi	r5,r5,1
81111968:	003c6d06 	br	81110b20 <__reset+0xfb0f0b20>
8111196c:	0039883a 	mov	fp,zero
81111970:	00800084 	movi	r2,2
81111974:	10803fcc 	andi	r2,r2,255
81111978:	01000044 	movi	r4,1
8111197c:	11001e26 	beq	r2,r4,811119f8 <___vfiprintf_internal_r+0x13a0>
81111980:	01000084 	movi	r4,2
81111984:	11001e1e 	bne	r2,r4,81111a00 <___vfiprintf_internal_r+0x13a8>
81111988:	1829883a 	mov	r20,r3
8111198c:	003eea06 	br	81111538 <__reset+0xfb0f1538>
81111990:	a007883a 	mov	r3,r20
81111994:	00800044 	movi	r2,1
81111998:	003ff606 	br	81111974 <__reset+0xfb0f1974>
8111199c:	00800184 	movi	r2,6
811119a0:	1240012e 	bgeu	r2,r9,811119a8 <___vfiprintf_internal_r+0x1350>
811119a4:	1013883a 	mov	r9,r2
811119a8:	4827883a 	mov	r19,r9
811119ac:	4825883a 	mov	r18,r9
811119b0:	48001516 	blt	r9,zero,81111a08 <___vfiprintf_internal_r+0x13b0>
811119b4:	056044b4 	movhi	r21,33042
811119b8:	d8c02215 	stw	r3,136(sp)
811119bc:	ad707404 	addi	r21,r21,-15920
811119c0:	003d1406 	br	81110e14 <__reset+0xfb0f0e14>
811119c4:	02a044b4 	movhi	r10,33042
811119c8:	52b0cf04 	addi	r10,r10,-15556
811119cc:	da802415 	stw	r10,144(sp)
811119d0:	200d883a 	mov	r6,r4
811119d4:	003c9106 	br	81110c1c <__reset+0xfb0f0c1c>
811119d8:	5021883a 	mov	r16,r10
811119dc:	0013883a 	mov	r9,zero
811119e0:	003b7d06 	br	811107d8 <__reset+0xfb0f07d8>
811119e4:	4827883a 	mov	r19,r9
811119e8:	df001d83 	ldbu	fp,118(sp)
811119ec:	d8c02215 	stw	r3,136(sp)
811119f0:	0013883a 	mov	r9,zero
811119f4:	003c1806 	br	81110a58 <__reset+0xfb0f0a58>
811119f8:	1829883a 	mov	r20,r3
811119fc:	003d1806 	br	81110e60 <__reset+0xfb0f0e60>
81111a00:	1829883a 	mov	r20,r3
81111a04:	003ccd06 	br	81110d3c <__reset+0xfb0f0d3c>
81111a08:	0025883a 	mov	r18,zero
81111a0c:	003fe906 	br	811119b4 <__reset+0xfb0f19b4>
81111a10:	d8802217 	ldw	r2,136(sp)
81111a14:	80c00043 	ldbu	r3,1(r16)
81111a18:	5021883a 	mov	r16,r10
81111a1c:	12400017 	ldw	r9,0(r2)
81111a20:	10800104 	addi	r2,r2,4
81111a24:	d8802215 	stw	r2,136(sp)
81111a28:	483faf0e 	bge	r9,zero,811118e8 <__reset+0xfb0f18e8>
81111a2c:	18c03fcc 	andi	r3,r3,255
81111a30:	18c0201c 	xori	r3,r3,128
81111a34:	027fffc4 	movi	r9,-1
81111a38:	18ffe004 	addi	r3,r3,-128
81111a3c:	003b6506 	br	811107d4 <__reset+0xfb0f07d4>
81111a40:	d9c01d85 	stb	r7,118(sp)
81111a44:	003ca006 	br	81110cc8 <__reset+0xfb0f0cc8>
81111a48:	d9c01d85 	stb	r7,118(sp)
81111a4c:	003cad06 	br	81110d04 <__reset+0xfb0f0d04>
81111a50:	d9c01d85 	stb	r7,118(sp)
81111a54:	003d7d06 	br	8111104c <__reset+0xfb0f104c>
81111a58:	d9c01d85 	stb	r7,118(sp)
81111a5c:	003d5f06 	br	81110fdc <__reset+0xfb0f0fdc>
81111a60:	a080004c 	andi	r2,r20,1
81111a64:	0039883a 	mov	fp,zero
81111a68:	10000526 	beq	r2,zero,81111a80 <___vfiprintf_internal_r+0x1428>
81111a6c:	00800c04 	movi	r2,48
81111a70:	d88019c5 	stb	r2,103(sp)
81111a74:	dcc02717 	ldw	r19,156(sp)
81111a78:	dd4019c4 	addi	r21,sp,103
81111a7c:	003bf606 	br	81110a58 <__reset+0xfb0f0a58>
81111a80:	0027883a 	mov	r19,zero
81111a84:	dd401a04 	addi	r21,sp,104
81111a88:	003bf306 	br	81110a58 <__reset+0xfb0f0a58>
81111a8c:	d9c01d85 	stb	r7,118(sp)
81111a90:	003dc806 	br	811111b4 <__reset+0xfb0f11b4>
81111a94:	d9c01d85 	stb	r7,118(sp)
81111a98:	003d3a06 	br	81110f84 <__reset+0xfb0f0f84>
81111a9c:	d9c01d85 	stb	r7,118(sp)
81111aa0:	003d2a06 	br	81110f4c <__reset+0xfb0f0f4c>
81111aa4:	d9c01d85 	stb	r7,118(sp)
81111aa8:	003cde06 	br	81110e24 <__reset+0xfb0f0e24>
81111aac:	d9c01d85 	stb	r7,118(sp)
81111ab0:	003cbc06 	br	81110da4 <__reset+0xfb0f0da4>

81111ab4 <__vfiprintf_internal>:
81111ab4:	00a044b4 	movhi	r2,33042
81111ab8:	10b8be04 	addi	r2,r2,-7432
81111abc:	300f883a 	mov	r7,r6
81111ac0:	280d883a 	mov	r6,r5
81111ac4:	200b883a 	mov	r5,r4
81111ac8:	11000017 	ldw	r4,0(r2)
81111acc:	11106581 	jmpi	81110658 <___vfiprintf_internal_r>

81111ad0 <__sbprintf>:
81111ad0:	2880030b 	ldhu	r2,12(r5)
81111ad4:	2ac01917 	ldw	r11,100(r5)
81111ad8:	2a80038b 	ldhu	r10,14(r5)
81111adc:	2a400717 	ldw	r9,28(r5)
81111ae0:	2a000917 	ldw	r8,36(r5)
81111ae4:	defee204 	addi	sp,sp,-1144
81111ae8:	00c10004 	movi	r3,1024
81111aec:	dc011a15 	stw	r16,1128(sp)
81111af0:	10bfff4c 	andi	r2,r2,65533
81111af4:	2821883a 	mov	r16,r5
81111af8:	d8cb883a 	add	r5,sp,r3
81111afc:	dc811c15 	stw	r18,1136(sp)
81111b00:	dc411b15 	stw	r17,1132(sp)
81111b04:	dfc11d15 	stw	ra,1140(sp)
81111b08:	2025883a 	mov	r18,r4
81111b0c:	d881030d 	sth	r2,1036(sp)
81111b10:	dac11915 	stw	r11,1124(sp)
81111b14:	da81038d 	sth	r10,1038(sp)
81111b18:	da410715 	stw	r9,1052(sp)
81111b1c:	da010915 	stw	r8,1060(sp)
81111b20:	dec10015 	stw	sp,1024(sp)
81111b24:	dec10415 	stw	sp,1040(sp)
81111b28:	d8c10215 	stw	r3,1032(sp)
81111b2c:	d8c10515 	stw	r3,1044(sp)
81111b30:	d8010615 	stw	zero,1048(sp)
81111b34:	11106580 	call	81110658 <___vfiprintf_internal_r>
81111b38:	1023883a 	mov	r17,r2
81111b3c:	10000416 	blt	r2,zero,81111b50 <__sbprintf+0x80>
81111b40:	d9410004 	addi	r5,sp,1024
81111b44:	9009883a 	mov	r4,r18
81111b48:	110ccfc0 	call	8110ccfc <_fflush_r>
81111b4c:	10000d1e 	bne	r2,zero,81111b84 <__sbprintf+0xb4>
81111b50:	d881030b 	ldhu	r2,1036(sp)
81111b54:	1080100c 	andi	r2,r2,64
81111b58:	10000326 	beq	r2,zero,81111b68 <__sbprintf+0x98>
81111b5c:	8080030b 	ldhu	r2,12(r16)
81111b60:	10801014 	ori	r2,r2,64
81111b64:	8080030d 	sth	r2,12(r16)
81111b68:	8805883a 	mov	r2,r17
81111b6c:	dfc11d17 	ldw	ra,1140(sp)
81111b70:	dc811c17 	ldw	r18,1136(sp)
81111b74:	dc411b17 	ldw	r17,1132(sp)
81111b78:	dc011a17 	ldw	r16,1128(sp)
81111b7c:	dec11e04 	addi	sp,sp,1144
81111b80:	f800283a 	ret
81111b84:	047fffc4 	movi	r17,-1
81111b88:	003ff106 	br	81111b50 <__reset+0xfb0f1b50>

81111b8c <__swbuf_r>:
81111b8c:	defffb04 	addi	sp,sp,-20
81111b90:	dcc00315 	stw	r19,12(sp)
81111b94:	dc800215 	stw	r18,8(sp)
81111b98:	dc000015 	stw	r16,0(sp)
81111b9c:	dfc00415 	stw	ra,16(sp)
81111ba0:	dc400115 	stw	r17,4(sp)
81111ba4:	2025883a 	mov	r18,r4
81111ba8:	2827883a 	mov	r19,r5
81111bac:	3021883a 	mov	r16,r6
81111bb0:	20000226 	beq	r4,zero,81111bbc <__swbuf_r+0x30>
81111bb4:	20800e17 	ldw	r2,56(r4)
81111bb8:	10004226 	beq	r2,zero,81111cc4 <__swbuf_r+0x138>
81111bbc:	80800617 	ldw	r2,24(r16)
81111bc0:	8100030b 	ldhu	r4,12(r16)
81111bc4:	80800215 	stw	r2,8(r16)
81111bc8:	2080020c 	andi	r2,r4,8
81111bcc:	10003626 	beq	r2,zero,81111ca8 <__swbuf_r+0x11c>
81111bd0:	80c00417 	ldw	r3,16(r16)
81111bd4:	18003426 	beq	r3,zero,81111ca8 <__swbuf_r+0x11c>
81111bd8:	2088000c 	andi	r2,r4,8192
81111bdc:	9c403fcc 	andi	r17,r19,255
81111be0:	10001a26 	beq	r2,zero,81111c4c <__swbuf_r+0xc0>
81111be4:	80800017 	ldw	r2,0(r16)
81111be8:	81000517 	ldw	r4,20(r16)
81111bec:	10c7c83a 	sub	r3,r2,r3
81111bf0:	1900200e 	bge	r3,r4,81111c74 <__swbuf_r+0xe8>
81111bf4:	18c00044 	addi	r3,r3,1
81111bf8:	81000217 	ldw	r4,8(r16)
81111bfc:	11400044 	addi	r5,r2,1
81111c00:	81400015 	stw	r5,0(r16)
81111c04:	213fffc4 	addi	r4,r4,-1
81111c08:	81000215 	stw	r4,8(r16)
81111c0c:	14c00005 	stb	r19,0(r2)
81111c10:	80800517 	ldw	r2,20(r16)
81111c14:	10c01e26 	beq	r2,r3,81111c90 <__swbuf_r+0x104>
81111c18:	8080030b 	ldhu	r2,12(r16)
81111c1c:	1080004c 	andi	r2,r2,1
81111c20:	10000226 	beq	r2,zero,81111c2c <__swbuf_r+0xa0>
81111c24:	00800284 	movi	r2,10
81111c28:	88801926 	beq	r17,r2,81111c90 <__swbuf_r+0x104>
81111c2c:	8805883a 	mov	r2,r17
81111c30:	dfc00417 	ldw	ra,16(sp)
81111c34:	dcc00317 	ldw	r19,12(sp)
81111c38:	dc800217 	ldw	r18,8(sp)
81111c3c:	dc400117 	ldw	r17,4(sp)
81111c40:	dc000017 	ldw	r16,0(sp)
81111c44:	dec00504 	addi	sp,sp,20
81111c48:	f800283a 	ret
81111c4c:	81401917 	ldw	r5,100(r16)
81111c50:	00b7ffc4 	movi	r2,-8193
81111c54:	21080014 	ori	r4,r4,8192
81111c58:	2884703a 	and	r2,r5,r2
81111c5c:	80801915 	stw	r2,100(r16)
81111c60:	80800017 	ldw	r2,0(r16)
81111c64:	8100030d 	sth	r4,12(r16)
81111c68:	81000517 	ldw	r4,20(r16)
81111c6c:	10c7c83a 	sub	r3,r2,r3
81111c70:	193fe016 	blt	r3,r4,81111bf4 <__reset+0xfb0f1bf4>
81111c74:	800b883a 	mov	r5,r16
81111c78:	9009883a 	mov	r4,r18
81111c7c:	110ccfc0 	call	8110ccfc <_fflush_r>
81111c80:	1000071e 	bne	r2,zero,81111ca0 <__swbuf_r+0x114>
81111c84:	80800017 	ldw	r2,0(r16)
81111c88:	00c00044 	movi	r3,1
81111c8c:	003fda06 	br	81111bf8 <__reset+0xfb0f1bf8>
81111c90:	800b883a 	mov	r5,r16
81111c94:	9009883a 	mov	r4,r18
81111c98:	110ccfc0 	call	8110ccfc <_fflush_r>
81111c9c:	103fe326 	beq	r2,zero,81111c2c <__reset+0xfb0f1c2c>
81111ca0:	00bfffc4 	movi	r2,-1
81111ca4:	003fe206 	br	81111c30 <__reset+0xfb0f1c30>
81111ca8:	800b883a 	mov	r5,r16
81111cac:	9009883a 	mov	r4,r18
81111cb0:	110b1040 	call	8110b104 <__swsetup_r>
81111cb4:	103ffa1e 	bne	r2,zero,81111ca0 <__reset+0xfb0f1ca0>
81111cb8:	8100030b 	ldhu	r4,12(r16)
81111cbc:	80c00417 	ldw	r3,16(r16)
81111cc0:	003fc506 	br	81111bd8 <__reset+0xfb0f1bd8>
81111cc4:	110d0d80 	call	8110d0d8 <__sinit>
81111cc8:	003fbc06 	br	81111bbc <__reset+0xfb0f1bbc>

81111ccc <__swbuf>:
81111ccc:	00a044b4 	movhi	r2,33042
81111cd0:	10b8be04 	addi	r2,r2,-7432
81111cd4:	280d883a 	mov	r6,r5
81111cd8:	200b883a 	mov	r5,r4
81111cdc:	11000017 	ldw	r4,0(r2)
81111ce0:	1111b8c1 	jmpi	81111b8c <__swbuf_r>

81111ce4 <_write_r>:
81111ce4:	defffd04 	addi	sp,sp,-12
81111ce8:	2805883a 	mov	r2,r5
81111cec:	dc000015 	stw	r16,0(sp)
81111cf0:	042044b4 	movhi	r16,33042
81111cf4:	dc400115 	stw	r17,4(sp)
81111cf8:	300b883a 	mov	r5,r6
81111cfc:	8438ec04 	addi	r16,r16,-7248
81111d00:	2023883a 	mov	r17,r4
81111d04:	380d883a 	mov	r6,r7
81111d08:	1009883a 	mov	r4,r2
81111d0c:	dfc00215 	stw	ra,8(sp)
81111d10:	80000015 	stw	zero,0(r16)
81111d14:	11159640 	call	81115964 <write>
81111d18:	00ffffc4 	movi	r3,-1
81111d1c:	10c00526 	beq	r2,r3,81111d34 <_write_r+0x50>
81111d20:	dfc00217 	ldw	ra,8(sp)
81111d24:	dc400117 	ldw	r17,4(sp)
81111d28:	dc000017 	ldw	r16,0(sp)
81111d2c:	dec00304 	addi	sp,sp,12
81111d30:	f800283a 	ret
81111d34:	80c00017 	ldw	r3,0(r16)
81111d38:	183ff926 	beq	r3,zero,81111d20 <__reset+0xfb0f1d20>
81111d3c:	88c00015 	stw	r3,0(r17)
81111d40:	003ff706 	br	81111d20 <__reset+0xfb0f1d20>

81111d44 <_close_r>:
81111d44:	defffd04 	addi	sp,sp,-12
81111d48:	dc000015 	stw	r16,0(sp)
81111d4c:	042044b4 	movhi	r16,33042
81111d50:	dc400115 	stw	r17,4(sp)
81111d54:	8438ec04 	addi	r16,r16,-7248
81111d58:	2023883a 	mov	r17,r4
81111d5c:	2809883a 	mov	r4,r5
81111d60:	dfc00215 	stw	ra,8(sp)
81111d64:	80000015 	stw	zero,0(r16)
81111d68:	111504c0 	call	8111504c <close>
81111d6c:	00ffffc4 	movi	r3,-1
81111d70:	10c00526 	beq	r2,r3,81111d88 <_close_r+0x44>
81111d74:	dfc00217 	ldw	ra,8(sp)
81111d78:	dc400117 	ldw	r17,4(sp)
81111d7c:	dc000017 	ldw	r16,0(sp)
81111d80:	dec00304 	addi	sp,sp,12
81111d84:	f800283a 	ret
81111d88:	80c00017 	ldw	r3,0(r16)
81111d8c:	183ff926 	beq	r3,zero,81111d74 <__reset+0xfb0f1d74>
81111d90:	88c00015 	stw	r3,0(r17)
81111d94:	003ff706 	br	81111d74 <__reset+0xfb0f1d74>

81111d98 <_calloc_r>:
81111d98:	298b383a 	mul	r5,r5,r6
81111d9c:	defffe04 	addi	sp,sp,-8
81111da0:	dfc00115 	stw	ra,4(sp)
81111da4:	dc000015 	stw	r16,0(sp)
81111da8:	110de380 	call	8110de38 <_malloc_r>
81111dac:	10002926 	beq	r2,zero,81111e54 <_calloc_r+0xbc>
81111db0:	11bfff17 	ldw	r6,-4(r2)
81111db4:	1021883a 	mov	r16,r2
81111db8:	00bfff04 	movi	r2,-4
81111dbc:	308c703a 	and	r6,r6,r2
81111dc0:	00c00904 	movi	r3,36
81111dc4:	308d883a 	add	r6,r6,r2
81111dc8:	19801636 	bltu	r3,r6,81111e24 <_calloc_r+0x8c>
81111dcc:	008004c4 	movi	r2,19
81111dd0:	11800b2e 	bgeu	r2,r6,81111e00 <_calloc_r+0x68>
81111dd4:	80000015 	stw	zero,0(r16)
81111dd8:	80000115 	stw	zero,4(r16)
81111ddc:	008006c4 	movi	r2,27
81111de0:	11801a2e 	bgeu	r2,r6,81111e4c <_calloc_r+0xb4>
81111de4:	80000215 	stw	zero,8(r16)
81111de8:	80000315 	stw	zero,12(r16)
81111dec:	30c0151e 	bne	r6,r3,81111e44 <_calloc_r+0xac>
81111df0:	80000415 	stw	zero,16(r16)
81111df4:	80800604 	addi	r2,r16,24
81111df8:	80000515 	stw	zero,20(r16)
81111dfc:	00000106 	br	81111e04 <_calloc_r+0x6c>
81111e00:	8005883a 	mov	r2,r16
81111e04:	10000015 	stw	zero,0(r2)
81111e08:	10000115 	stw	zero,4(r2)
81111e0c:	10000215 	stw	zero,8(r2)
81111e10:	8005883a 	mov	r2,r16
81111e14:	dfc00117 	ldw	ra,4(sp)
81111e18:	dc000017 	ldw	r16,0(sp)
81111e1c:	dec00204 	addi	sp,sp,8
81111e20:	f800283a 	ret
81111e24:	000b883a 	mov	r5,zero
81111e28:	8009883a 	mov	r4,r16
81111e2c:	110e8840 	call	8110e884 <memset>
81111e30:	8005883a 	mov	r2,r16
81111e34:	dfc00117 	ldw	ra,4(sp)
81111e38:	dc000017 	ldw	r16,0(sp)
81111e3c:	dec00204 	addi	sp,sp,8
81111e40:	f800283a 	ret
81111e44:	80800404 	addi	r2,r16,16
81111e48:	003fee06 	br	81111e04 <__reset+0xfb0f1e04>
81111e4c:	80800204 	addi	r2,r16,8
81111e50:	003fec06 	br	81111e04 <__reset+0xfb0f1e04>
81111e54:	0005883a 	mov	r2,zero
81111e58:	003fee06 	br	81111e14 <__reset+0xfb0f1e14>

81111e5c <_fclose_r>:
81111e5c:	28003926 	beq	r5,zero,81111f44 <_fclose_r+0xe8>
81111e60:	defffc04 	addi	sp,sp,-16
81111e64:	dc400115 	stw	r17,4(sp)
81111e68:	dc000015 	stw	r16,0(sp)
81111e6c:	dfc00315 	stw	ra,12(sp)
81111e70:	dc800215 	stw	r18,8(sp)
81111e74:	2023883a 	mov	r17,r4
81111e78:	2821883a 	mov	r16,r5
81111e7c:	20000226 	beq	r4,zero,81111e88 <_fclose_r+0x2c>
81111e80:	20800e17 	ldw	r2,56(r4)
81111e84:	10002726 	beq	r2,zero,81111f24 <_fclose_r+0xc8>
81111e88:	8080030f 	ldh	r2,12(r16)
81111e8c:	1000071e 	bne	r2,zero,81111eac <_fclose_r+0x50>
81111e90:	0005883a 	mov	r2,zero
81111e94:	dfc00317 	ldw	ra,12(sp)
81111e98:	dc800217 	ldw	r18,8(sp)
81111e9c:	dc400117 	ldw	r17,4(sp)
81111ea0:	dc000017 	ldw	r16,0(sp)
81111ea4:	dec00404 	addi	sp,sp,16
81111ea8:	f800283a 	ret
81111eac:	800b883a 	mov	r5,r16
81111eb0:	8809883a 	mov	r4,r17
81111eb4:	110cae00 	call	8110cae0 <__sflush_r>
81111eb8:	1025883a 	mov	r18,r2
81111ebc:	80800b17 	ldw	r2,44(r16)
81111ec0:	10000426 	beq	r2,zero,81111ed4 <_fclose_r+0x78>
81111ec4:	81400717 	ldw	r5,28(r16)
81111ec8:	8809883a 	mov	r4,r17
81111ecc:	103ee83a 	callr	r2
81111ed0:	10001616 	blt	r2,zero,81111f2c <_fclose_r+0xd0>
81111ed4:	8080030b 	ldhu	r2,12(r16)
81111ed8:	1080200c 	andi	r2,r2,128
81111edc:	1000151e 	bne	r2,zero,81111f34 <_fclose_r+0xd8>
81111ee0:	81400c17 	ldw	r5,48(r16)
81111ee4:	28000526 	beq	r5,zero,81111efc <_fclose_r+0xa0>
81111ee8:	80801004 	addi	r2,r16,64
81111eec:	28800226 	beq	r5,r2,81111ef8 <_fclose_r+0x9c>
81111ef0:	8809883a 	mov	r4,r17
81111ef4:	110d24c0 	call	8110d24c <_free_r>
81111ef8:	80000c15 	stw	zero,48(r16)
81111efc:	81401117 	ldw	r5,68(r16)
81111f00:	28000326 	beq	r5,zero,81111f10 <_fclose_r+0xb4>
81111f04:	8809883a 	mov	r4,r17
81111f08:	110d24c0 	call	8110d24c <_free_r>
81111f0c:	80001115 	stw	zero,68(r16)
81111f10:	110d0e80 	call	8110d0e8 <__sfp_lock_acquire>
81111f14:	8000030d 	sth	zero,12(r16)
81111f18:	110d0ec0 	call	8110d0ec <__sfp_lock_release>
81111f1c:	9005883a 	mov	r2,r18
81111f20:	003fdc06 	br	81111e94 <__reset+0xfb0f1e94>
81111f24:	110d0d80 	call	8110d0d8 <__sinit>
81111f28:	003fd706 	br	81111e88 <__reset+0xfb0f1e88>
81111f2c:	04bfffc4 	movi	r18,-1
81111f30:	003fe806 	br	81111ed4 <__reset+0xfb0f1ed4>
81111f34:	81400417 	ldw	r5,16(r16)
81111f38:	8809883a 	mov	r4,r17
81111f3c:	110d24c0 	call	8110d24c <_free_r>
81111f40:	003fe706 	br	81111ee0 <__reset+0xfb0f1ee0>
81111f44:	0005883a 	mov	r2,zero
81111f48:	f800283a 	ret

81111f4c <fclose>:
81111f4c:	00a044b4 	movhi	r2,33042
81111f50:	10b8be04 	addi	r2,r2,-7432
81111f54:	200b883a 	mov	r5,r4
81111f58:	11000017 	ldw	r4,0(r2)
81111f5c:	1111e5c1 	jmpi	81111e5c <_fclose_r>

81111f60 <__fputwc>:
81111f60:	defff804 	addi	sp,sp,-32
81111f64:	dcc00415 	stw	r19,16(sp)
81111f68:	dc800315 	stw	r18,12(sp)
81111f6c:	dc000115 	stw	r16,4(sp)
81111f70:	dfc00715 	stw	ra,28(sp)
81111f74:	dd400615 	stw	r21,24(sp)
81111f78:	dd000515 	stw	r20,20(sp)
81111f7c:	dc400215 	stw	r17,8(sp)
81111f80:	2027883a 	mov	r19,r4
81111f84:	2825883a 	mov	r18,r5
81111f88:	3021883a 	mov	r16,r6
81111f8c:	110dc280 	call	8110dc28 <__locale_mb_cur_max>
81111f90:	00c00044 	movi	r3,1
81111f94:	10c03e26 	beq	r2,r3,81112090 <__fputwc+0x130>
81111f98:	81c01704 	addi	r7,r16,92
81111f9c:	900d883a 	mov	r6,r18
81111fa0:	d80b883a 	mov	r5,sp
81111fa4:	9809883a 	mov	r4,r19
81111fa8:	11122d80 	call	811122d8 <_wcrtomb_r>
81111fac:	1029883a 	mov	r20,r2
81111fb0:	00bfffc4 	movi	r2,-1
81111fb4:	a0802026 	beq	r20,r2,81112038 <__fputwc+0xd8>
81111fb8:	d9400003 	ldbu	r5,0(sp)
81111fbc:	a0001c26 	beq	r20,zero,81112030 <__fputwc+0xd0>
81111fc0:	0023883a 	mov	r17,zero
81111fc4:	05400284 	movi	r21,10
81111fc8:	00000906 	br	81111ff0 <__fputwc+0x90>
81111fcc:	80800017 	ldw	r2,0(r16)
81111fd0:	11400005 	stb	r5,0(r2)
81111fd4:	80c00017 	ldw	r3,0(r16)
81111fd8:	18c00044 	addi	r3,r3,1
81111fdc:	80c00015 	stw	r3,0(r16)
81111fe0:	8c400044 	addi	r17,r17,1
81111fe4:	dc45883a 	add	r2,sp,r17
81111fe8:	8d00112e 	bgeu	r17,r20,81112030 <__fputwc+0xd0>
81111fec:	11400003 	ldbu	r5,0(r2)
81111ff0:	80c00217 	ldw	r3,8(r16)
81111ff4:	18ffffc4 	addi	r3,r3,-1
81111ff8:	80c00215 	stw	r3,8(r16)
81111ffc:	183ff30e 	bge	r3,zero,81111fcc <__reset+0xfb0f1fcc>
81112000:	80800617 	ldw	r2,24(r16)
81112004:	18801916 	blt	r3,r2,8111206c <__fputwc+0x10c>
81112008:	80800017 	ldw	r2,0(r16)
8111200c:	11400005 	stb	r5,0(r2)
81112010:	80800017 	ldw	r2,0(r16)
81112014:	10c00003 	ldbu	r3,0(r2)
81112018:	10800044 	addi	r2,r2,1
8111201c:	1d402326 	beq	r3,r21,811120ac <__fputwc+0x14c>
81112020:	80800015 	stw	r2,0(r16)
81112024:	8c400044 	addi	r17,r17,1
81112028:	dc45883a 	add	r2,sp,r17
8111202c:	8d3fef36 	bltu	r17,r20,81111fec <__reset+0xfb0f1fec>
81112030:	9005883a 	mov	r2,r18
81112034:	00000406 	br	81112048 <__fputwc+0xe8>
81112038:	80c0030b 	ldhu	r3,12(r16)
8111203c:	a005883a 	mov	r2,r20
81112040:	18c01014 	ori	r3,r3,64
81112044:	80c0030d 	sth	r3,12(r16)
81112048:	dfc00717 	ldw	ra,28(sp)
8111204c:	dd400617 	ldw	r21,24(sp)
81112050:	dd000517 	ldw	r20,20(sp)
81112054:	dcc00417 	ldw	r19,16(sp)
81112058:	dc800317 	ldw	r18,12(sp)
8111205c:	dc400217 	ldw	r17,8(sp)
81112060:	dc000117 	ldw	r16,4(sp)
81112064:	dec00804 	addi	sp,sp,32
81112068:	f800283a 	ret
8111206c:	800d883a 	mov	r6,r16
81112070:	29403fcc 	andi	r5,r5,255
81112074:	9809883a 	mov	r4,r19
81112078:	1111b8c0 	call	81111b8c <__swbuf_r>
8111207c:	10bfffe0 	cmpeqi	r2,r2,-1
81112080:	10803fcc 	andi	r2,r2,255
81112084:	103fd626 	beq	r2,zero,81111fe0 <__reset+0xfb0f1fe0>
81112088:	00bfffc4 	movi	r2,-1
8111208c:	003fee06 	br	81112048 <__reset+0xfb0f2048>
81112090:	90ffffc4 	addi	r3,r18,-1
81112094:	01003f84 	movi	r4,254
81112098:	20ffbf36 	bltu	r4,r3,81111f98 <__reset+0xfb0f1f98>
8111209c:	900b883a 	mov	r5,r18
811120a0:	dc800005 	stb	r18,0(sp)
811120a4:	1029883a 	mov	r20,r2
811120a8:	003fc506 	br	81111fc0 <__reset+0xfb0f1fc0>
811120ac:	800d883a 	mov	r6,r16
811120b0:	a80b883a 	mov	r5,r21
811120b4:	9809883a 	mov	r4,r19
811120b8:	1111b8c0 	call	81111b8c <__swbuf_r>
811120bc:	10bfffe0 	cmpeqi	r2,r2,-1
811120c0:	003fef06 	br	81112080 <__reset+0xfb0f2080>

811120c4 <_fputwc_r>:
811120c4:	3080030b 	ldhu	r2,12(r6)
811120c8:	10c8000c 	andi	r3,r2,8192
811120cc:	1800051e 	bne	r3,zero,811120e4 <_fputwc_r+0x20>
811120d0:	30c01917 	ldw	r3,100(r6)
811120d4:	10880014 	ori	r2,r2,8192
811120d8:	3080030d 	sth	r2,12(r6)
811120dc:	18880014 	ori	r2,r3,8192
811120e0:	30801915 	stw	r2,100(r6)
811120e4:	1111f601 	jmpi	81111f60 <__fputwc>

811120e8 <fputwc>:
811120e8:	00a044b4 	movhi	r2,33042
811120ec:	defffc04 	addi	sp,sp,-16
811120f0:	10b8be04 	addi	r2,r2,-7432
811120f4:	dc000115 	stw	r16,4(sp)
811120f8:	14000017 	ldw	r16,0(r2)
811120fc:	dc400215 	stw	r17,8(sp)
81112100:	dfc00315 	stw	ra,12(sp)
81112104:	2023883a 	mov	r17,r4
81112108:	80000226 	beq	r16,zero,81112114 <fputwc+0x2c>
8111210c:	80800e17 	ldw	r2,56(r16)
81112110:	10001026 	beq	r2,zero,81112154 <fputwc+0x6c>
81112114:	2880030b 	ldhu	r2,12(r5)
81112118:	10c8000c 	andi	r3,r2,8192
8111211c:	1800051e 	bne	r3,zero,81112134 <fputwc+0x4c>
81112120:	28c01917 	ldw	r3,100(r5)
81112124:	10880014 	ori	r2,r2,8192
81112128:	2880030d 	sth	r2,12(r5)
8111212c:	18880014 	ori	r2,r3,8192
81112130:	28801915 	stw	r2,100(r5)
81112134:	280d883a 	mov	r6,r5
81112138:	8009883a 	mov	r4,r16
8111213c:	880b883a 	mov	r5,r17
81112140:	dfc00317 	ldw	ra,12(sp)
81112144:	dc400217 	ldw	r17,8(sp)
81112148:	dc000117 	ldw	r16,4(sp)
8111214c:	dec00404 	addi	sp,sp,16
81112150:	1111f601 	jmpi	81111f60 <__fputwc>
81112154:	8009883a 	mov	r4,r16
81112158:	d9400015 	stw	r5,0(sp)
8111215c:	110d0d80 	call	8110d0d8 <__sinit>
81112160:	d9400017 	ldw	r5,0(sp)
81112164:	003feb06 	br	81112114 <__reset+0xfb0f2114>

81112168 <_fstat_r>:
81112168:	defffd04 	addi	sp,sp,-12
8111216c:	2805883a 	mov	r2,r5
81112170:	dc000015 	stw	r16,0(sp)
81112174:	042044b4 	movhi	r16,33042
81112178:	dc400115 	stw	r17,4(sp)
8111217c:	8438ec04 	addi	r16,r16,-7248
81112180:	2023883a 	mov	r17,r4
81112184:	300b883a 	mov	r5,r6
81112188:	1009883a 	mov	r4,r2
8111218c:	dfc00215 	stw	ra,8(sp)
81112190:	80000015 	stw	zero,0(r16)
81112194:	11151a40 	call	811151a4 <fstat>
81112198:	00ffffc4 	movi	r3,-1
8111219c:	10c00526 	beq	r2,r3,811121b4 <_fstat_r+0x4c>
811121a0:	dfc00217 	ldw	ra,8(sp)
811121a4:	dc400117 	ldw	r17,4(sp)
811121a8:	dc000017 	ldw	r16,0(sp)
811121ac:	dec00304 	addi	sp,sp,12
811121b0:	f800283a 	ret
811121b4:	80c00017 	ldw	r3,0(r16)
811121b8:	183ff926 	beq	r3,zero,811121a0 <__reset+0xfb0f21a0>
811121bc:	88c00015 	stw	r3,0(r17)
811121c0:	003ff706 	br	811121a0 <__reset+0xfb0f21a0>

811121c4 <_isatty_r>:
811121c4:	defffd04 	addi	sp,sp,-12
811121c8:	dc000015 	stw	r16,0(sp)
811121cc:	042044b4 	movhi	r16,33042
811121d0:	dc400115 	stw	r17,4(sp)
811121d4:	8438ec04 	addi	r16,r16,-7248
811121d8:	2023883a 	mov	r17,r4
811121dc:	2809883a 	mov	r4,r5
811121e0:	dfc00215 	stw	ra,8(sp)
811121e4:	80000015 	stw	zero,0(r16)
811121e8:	11152900 	call	81115290 <isatty>
811121ec:	00ffffc4 	movi	r3,-1
811121f0:	10c00526 	beq	r2,r3,81112208 <_isatty_r+0x44>
811121f4:	dfc00217 	ldw	ra,8(sp)
811121f8:	dc400117 	ldw	r17,4(sp)
811121fc:	dc000017 	ldw	r16,0(sp)
81112200:	dec00304 	addi	sp,sp,12
81112204:	f800283a 	ret
81112208:	80c00017 	ldw	r3,0(r16)
8111220c:	183ff926 	beq	r3,zero,811121f4 <__reset+0xfb0f21f4>
81112210:	88c00015 	stw	r3,0(r17)
81112214:	003ff706 	br	811121f4 <__reset+0xfb0f21f4>

81112218 <_lseek_r>:
81112218:	defffd04 	addi	sp,sp,-12
8111221c:	2805883a 	mov	r2,r5
81112220:	dc000015 	stw	r16,0(sp)
81112224:	042044b4 	movhi	r16,33042
81112228:	dc400115 	stw	r17,4(sp)
8111222c:	300b883a 	mov	r5,r6
81112230:	8438ec04 	addi	r16,r16,-7248
81112234:	2023883a 	mov	r17,r4
81112238:	380d883a 	mov	r6,r7
8111223c:	1009883a 	mov	r4,r2
81112240:	dfc00215 	stw	ra,8(sp)
81112244:	80000015 	stw	zero,0(r16)
81112248:	11153700 	call	81115370 <lseek>
8111224c:	00ffffc4 	movi	r3,-1
81112250:	10c00526 	beq	r2,r3,81112268 <_lseek_r+0x50>
81112254:	dfc00217 	ldw	ra,8(sp)
81112258:	dc400117 	ldw	r17,4(sp)
8111225c:	dc000017 	ldw	r16,0(sp)
81112260:	dec00304 	addi	sp,sp,12
81112264:	f800283a 	ret
81112268:	80c00017 	ldw	r3,0(r16)
8111226c:	183ff926 	beq	r3,zero,81112254 <__reset+0xfb0f2254>
81112270:	88c00015 	stw	r3,0(r17)
81112274:	003ff706 	br	81112254 <__reset+0xfb0f2254>

81112278 <_read_r>:
81112278:	defffd04 	addi	sp,sp,-12
8111227c:	2805883a 	mov	r2,r5
81112280:	dc000015 	stw	r16,0(sp)
81112284:	042044b4 	movhi	r16,33042
81112288:	dc400115 	stw	r17,4(sp)
8111228c:	300b883a 	mov	r5,r6
81112290:	8438ec04 	addi	r16,r16,-7248
81112294:	2023883a 	mov	r17,r4
81112298:	380d883a 	mov	r6,r7
8111229c:	1009883a 	mov	r4,r2
811122a0:	dfc00215 	stw	ra,8(sp)
811122a4:	80000015 	stw	zero,0(r16)
811122a8:	11155440 	call	81115544 <read>
811122ac:	00ffffc4 	movi	r3,-1
811122b0:	10c00526 	beq	r2,r3,811122c8 <_read_r+0x50>
811122b4:	dfc00217 	ldw	ra,8(sp)
811122b8:	dc400117 	ldw	r17,4(sp)
811122bc:	dc000017 	ldw	r16,0(sp)
811122c0:	dec00304 	addi	sp,sp,12
811122c4:	f800283a 	ret
811122c8:	80c00017 	ldw	r3,0(r16)
811122cc:	183ff926 	beq	r3,zero,811122b4 <__reset+0xfb0f22b4>
811122d0:	88c00015 	stw	r3,0(r17)
811122d4:	003ff706 	br	811122b4 <__reset+0xfb0f22b4>

811122d8 <_wcrtomb_r>:
811122d8:	defff604 	addi	sp,sp,-40
811122dc:	00a044b4 	movhi	r2,33042
811122e0:	dc800815 	stw	r18,32(sp)
811122e4:	dc400715 	stw	r17,28(sp)
811122e8:	dc000615 	stw	r16,24(sp)
811122ec:	10b8c204 	addi	r2,r2,-7416
811122f0:	dfc00915 	stw	ra,36(sp)
811122f4:	2021883a 	mov	r16,r4
811122f8:	3823883a 	mov	r17,r7
811122fc:	14800017 	ldw	r18,0(r2)
81112300:	28001426 	beq	r5,zero,81112354 <_wcrtomb_r+0x7c>
81112304:	d9400415 	stw	r5,16(sp)
81112308:	d9800515 	stw	r6,20(sp)
8111230c:	110dc1c0 	call	8110dc1c <__locale_charset>
81112310:	d9800517 	ldw	r6,20(sp)
81112314:	d9400417 	ldw	r5,16(sp)
81112318:	100f883a 	mov	r7,r2
8111231c:	dc400015 	stw	r17,0(sp)
81112320:	8009883a 	mov	r4,r16
81112324:	903ee83a 	callr	r18
81112328:	00ffffc4 	movi	r3,-1
8111232c:	10c0031e 	bne	r2,r3,8111233c <_wcrtomb_r+0x64>
81112330:	88000015 	stw	zero,0(r17)
81112334:	00c02284 	movi	r3,138
81112338:	80c00015 	stw	r3,0(r16)
8111233c:	dfc00917 	ldw	ra,36(sp)
81112340:	dc800817 	ldw	r18,32(sp)
81112344:	dc400717 	ldw	r17,28(sp)
81112348:	dc000617 	ldw	r16,24(sp)
8111234c:	dec00a04 	addi	sp,sp,40
81112350:	f800283a 	ret
81112354:	110dc1c0 	call	8110dc1c <__locale_charset>
81112358:	100f883a 	mov	r7,r2
8111235c:	dc400015 	stw	r17,0(sp)
81112360:	000d883a 	mov	r6,zero
81112364:	d9400104 	addi	r5,sp,4
81112368:	8009883a 	mov	r4,r16
8111236c:	903ee83a 	callr	r18
81112370:	003fed06 	br	81112328 <__reset+0xfb0f2328>

81112374 <wcrtomb>:
81112374:	defff604 	addi	sp,sp,-40
81112378:	00a044b4 	movhi	r2,33042
8111237c:	dc800615 	stw	r18,24(sp)
81112380:	dc400515 	stw	r17,20(sp)
81112384:	10b8be04 	addi	r2,r2,-7432
81112388:	dfc00915 	stw	ra,36(sp)
8111238c:	dd000815 	stw	r20,32(sp)
81112390:	dcc00715 	stw	r19,28(sp)
81112394:	dc000415 	stw	r16,16(sp)
81112398:	3025883a 	mov	r18,r6
8111239c:	14400017 	ldw	r17,0(r2)
811123a0:	20001926 	beq	r4,zero,81112408 <wcrtomb+0x94>
811123a4:	00a044b4 	movhi	r2,33042
811123a8:	10b8c204 	addi	r2,r2,-7416
811123ac:	15000017 	ldw	r20,0(r2)
811123b0:	2021883a 	mov	r16,r4
811123b4:	2827883a 	mov	r19,r5
811123b8:	110dc1c0 	call	8110dc1c <__locale_charset>
811123bc:	100f883a 	mov	r7,r2
811123c0:	dc800015 	stw	r18,0(sp)
811123c4:	980d883a 	mov	r6,r19
811123c8:	800b883a 	mov	r5,r16
811123cc:	8809883a 	mov	r4,r17
811123d0:	a03ee83a 	callr	r20
811123d4:	00ffffc4 	movi	r3,-1
811123d8:	10c0031e 	bne	r2,r3,811123e8 <wcrtomb+0x74>
811123dc:	90000015 	stw	zero,0(r18)
811123e0:	00c02284 	movi	r3,138
811123e4:	88c00015 	stw	r3,0(r17)
811123e8:	dfc00917 	ldw	ra,36(sp)
811123ec:	dd000817 	ldw	r20,32(sp)
811123f0:	dcc00717 	ldw	r19,28(sp)
811123f4:	dc800617 	ldw	r18,24(sp)
811123f8:	dc400517 	ldw	r17,20(sp)
811123fc:	dc000417 	ldw	r16,16(sp)
81112400:	dec00a04 	addi	sp,sp,40
81112404:	f800283a 	ret
81112408:	00a044b4 	movhi	r2,33042
8111240c:	10b8c204 	addi	r2,r2,-7416
81112410:	14000017 	ldw	r16,0(r2)
81112414:	110dc1c0 	call	8110dc1c <__locale_charset>
81112418:	100f883a 	mov	r7,r2
8111241c:	dc800015 	stw	r18,0(sp)
81112420:	000d883a 	mov	r6,zero
81112424:	d9400104 	addi	r5,sp,4
81112428:	8809883a 	mov	r4,r17
8111242c:	803ee83a 	callr	r16
81112430:	003fe806 	br	811123d4 <__reset+0xfb0f23d4>

81112434 <__ascii_wctomb>:
81112434:	28000526 	beq	r5,zero,8111244c <__ascii_wctomb+0x18>
81112438:	00803fc4 	movi	r2,255
8111243c:	11800536 	bltu	r2,r6,81112454 <__ascii_wctomb+0x20>
81112440:	29800005 	stb	r6,0(r5)
81112444:	00800044 	movi	r2,1
81112448:	f800283a 	ret
8111244c:	0005883a 	mov	r2,zero
81112450:	f800283a 	ret
81112454:	00802284 	movi	r2,138
81112458:	20800015 	stw	r2,0(r4)
8111245c:	00bfffc4 	movi	r2,-1
81112460:	f800283a 	ret

81112464 <_wctomb_r>:
81112464:	00a044b4 	movhi	r2,33042
81112468:	defff904 	addi	sp,sp,-28
8111246c:	10b8c204 	addi	r2,r2,-7416
81112470:	dfc00615 	stw	ra,24(sp)
81112474:	dc400515 	stw	r17,20(sp)
81112478:	dc000415 	stw	r16,16(sp)
8111247c:	3823883a 	mov	r17,r7
81112480:	14000017 	ldw	r16,0(r2)
81112484:	d9000115 	stw	r4,4(sp)
81112488:	d9400215 	stw	r5,8(sp)
8111248c:	d9800315 	stw	r6,12(sp)
81112490:	110dc1c0 	call	8110dc1c <__locale_charset>
81112494:	d9800317 	ldw	r6,12(sp)
81112498:	d9400217 	ldw	r5,8(sp)
8111249c:	d9000117 	ldw	r4,4(sp)
811124a0:	100f883a 	mov	r7,r2
811124a4:	dc400015 	stw	r17,0(sp)
811124a8:	803ee83a 	callr	r16
811124ac:	dfc00617 	ldw	ra,24(sp)
811124b0:	dc400517 	ldw	r17,20(sp)
811124b4:	dc000417 	ldw	r16,16(sp)
811124b8:	dec00704 	addi	sp,sp,28
811124bc:	f800283a 	ret

811124c0 <__udivdi3>:
811124c0:	defff504 	addi	sp,sp,-44
811124c4:	dcc00415 	stw	r19,16(sp)
811124c8:	dc000115 	stw	r16,4(sp)
811124cc:	dfc00a15 	stw	ra,40(sp)
811124d0:	df000915 	stw	fp,36(sp)
811124d4:	ddc00815 	stw	r23,32(sp)
811124d8:	dd800715 	stw	r22,28(sp)
811124dc:	dd400615 	stw	r21,24(sp)
811124e0:	dd000515 	stw	r20,20(sp)
811124e4:	dc800315 	stw	r18,12(sp)
811124e8:	dc400215 	stw	r17,8(sp)
811124ec:	2027883a 	mov	r19,r4
811124f0:	2821883a 	mov	r16,r5
811124f4:	3800411e 	bne	r7,zero,811125fc <__udivdi3+0x13c>
811124f8:	3023883a 	mov	r17,r6
811124fc:	2025883a 	mov	r18,r4
81112500:	2980522e 	bgeu	r5,r6,8111264c <__udivdi3+0x18c>
81112504:	00bfffd4 	movui	r2,65535
81112508:	282d883a 	mov	r22,r5
8111250c:	1180a836 	bltu	r2,r6,811127b0 <__udivdi3+0x2f0>
81112510:	00803fc4 	movi	r2,255
81112514:	1185803a 	cmpltu	r2,r2,r6
81112518:	100490fa 	slli	r2,r2,3
8111251c:	3086d83a 	srl	r3,r6,r2
81112520:	012044b4 	movhi	r4,33042
81112524:	213023c4 	addi	r4,r4,-16241
81112528:	20c7883a 	add	r3,r4,r3
8111252c:	18c00003 	ldbu	r3,0(r3)
81112530:	1885883a 	add	r2,r3,r2
81112534:	00c00804 	movi	r3,32
81112538:	1887c83a 	sub	r3,r3,r2
8111253c:	18000526 	beq	r3,zero,81112554 <__udivdi3+0x94>
81112540:	80e0983a 	sll	r16,r16,r3
81112544:	9884d83a 	srl	r2,r19,r2
81112548:	30e2983a 	sll	r17,r6,r3
8111254c:	98e4983a 	sll	r18,r19,r3
81112550:	142cb03a 	or	r22,r2,r16
81112554:	882ad43a 	srli	r21,r17,16
81112558:	b009883a 	mov	r4,r22
8111255c:	8d3fffcc 	andi	r20,r17,65535
81112560:	a80b883a 	mov	r5,r21
81112564:	11130cc0 	call	811130cc <__umodsi3>
81112568:	b009883a 	mov	r4,r22
8111256c:	a80b883a 	mov	r5,r21
81112570:	1027883a 	mov	r19,r2
81112574:	11130680 	call	81113068 <__udivsi3>
81112578:	102d883a 	mov	r22,r2
8111257c:	9826943a 	slli	r19,r19,16
81112580:	9004d43a 	srli	r2,r18,16
81112584:	a5a1383a 	mul	r16,r20,r22
81112588:	14c4b03a 	or	r2,r2,r19
8111258c:	1400052e 	bgeu	r2,r16,811125a4 <__udivdi3+0xe4>
81112590:	1445883a 	add	r2,r2,r17
81112594:	b0ffffc4 	addi	r3,r22,-1
81112598:	14400136 	bltu	r2,r17,811125a0 <__udivdi3+0xe0>
8111259c:	14012336 	bltu	r2,r16,81112a2c <__udivdi3+0x56c>
811125a0:	182d883a 	mov	r22,r3
811125a4:	1421c83a 	sub	r16,r2,r16
811125a8:	a80b883a 	mov	r5,r21
811125ac:	8009883a 	mov	r4,r16
811125b0:	11130cc0 	call	811130cc <__umodsi3>
811125b4:	1027883a 	mov	r19,r2
811125b8:	a80b883a 	mov	r5,r21
811125bc:	8009883a 	mov	r4,r16
811125c0:	11130680 	call	81113068 <__udivsi3>
811125c4:	9826943a 	slli	r19,r19,16
811125c8:	a0a9383a 	mul	r20,r20,r2
811125cc:	94bfffcc 	andi	r18,r18,65535
811125d0:	94e4b03a 	or	r18,r18,r19
811125d4:	9500052e 	bgeu	r18,r20,811125ec <__udivdi3+0x12c>
811125d8:	8ca5883a 	add	r18,r17,r18
811125dc:	10ffffc4 	addi	r3,r2,-1
811125e0:	9440f136 	bltu	r18,r17,811129a8 <__udivdi3+0x4e8>
811125e4:	9500f02e 	bgeu	r18,r20,811129a8 <__udivdi3+0x4e8>
811125e8:	10bfff84 	addi	r2,r2,-2
811125ec:	b00c943a 	slli	r6,r22,16
811125f0:	0007883a 	mov	r3,zero
811125f4:	3084b03a 	or	r2,r6,r2
811125f8:	00005906 	br	81112760 <__udivdi3+0x2a0>
811125fc:	29c05636 	bltu	r5,r7,81112758 <__udivdi3+0x298>
81112600:	00bfffd4 	movui	r2,65535
81112604:	11c0622e 	bgeu	r2,r7,81112790 <__udivdi3+0x2d0>
81112608:	00804034 	movhi	r2,256
8111260c:	10bfffc4 	addi	r2,r2,-1
81112610:	11c0ee36 	bltu	r2,r7,811129cc <__udivdi3+0x50c>
81112614:	00800404 	movi	r2,16
81112618:	3886d83a 	srl	r3,r7,r2
8111261c:	012044b4 	movhi	r4,33042
81112620:	213023c4 	addi	r4,r4,-16241
81112624:	20c7883a 	add	r3,r4,r3
81112628:	18c00003 	ldbu	r3,0(r3)
8111262c:	05400804 	movi	r21,32
81112630:	1885883a 	add	r2,r3,r2
81112634:	a8abc83a 	sub	r21,r21,r2
81112638:	a800621e 	bne	r21,zero,811127c4 <__udivdi3+0x304>
8111263c:	3c00e936 	bltu	r7,r16,811129e4 <__udivdi3+0x524>
81112640:	9985403a 	cmpgeu	r2,r19,r6
81112644:	0007883a 	mov	r3,zero
81112648:	00004506 	br	81112760 <__udivdi3+0x2a0>
8111264c:	3000041e 	bne	r6,zero,81112660 <__udivdi3+0x1a0>
81112650:	000b883a 	mov	r5,zero
81112654:	01000044 	movi	r4,1
81112658:	11130680 	call	81113068 <__udivsi3>
8111265c:	1023883a 	mov	r17,r2
81112660:	00bfffd4 	movui	r2,65535
81112664:	14404e2e 	bgeu	r2,r17,811127a0 <__udivdi3+0x2e0>
81112668:	00804034 	movhi	r2,256
8111266c:	10bfffc4 	addi	r2,r2,-1
81112670:	1440d836 	bltu	r2,r17,811129d4 <__udivdi3+0x514>
81112674:	00800404 	movi	r2,16
81112678:	8886d83a 	srl	r3,r17,r2
8111267c:	012044b4 	movhi	r4,33042
81112680:	213023c4 	addi	r4,r4,-16241
81112684:	20c7883a 	add	r3,r4,r3
81112688:	18c00003 	ldbu	r3,0(r3)
8111268c:	1885883a 	add	r2,r3,r2
81112690:	00c00804 	movi	r3,32
81112694:	1887c83a 	sub	r3,r3,r2
81112698:	18008f1e 	bne	r3,zero,811128d8 <__udivdi3+0x418>
8111269c:	882ad43a 	srli	r21,r17,16
811126a0:	8461c83a 	sub	r16,r16,r17
811126a4:	8d3fffcc 	andi	r20,r17,65535
811126a8:	00c00044 	movi	r3,1
811126ac:	8009883a 	mov	r4,r16
811126b0:	a80b883a 	mov	r5,r21
811126b4:	d8c00015 	stw	r3,0(sp)
811126b8:	11130cc0 	call	811130cc <__umodsi3>
811126bc:	8009883a 	mov	r4,r16
811126c0:	a80b883a 	mov	r5,r21
811126c4:	1027883a 	mov	r19,r2
811126c8:	11130680 	call	81113068 <__udivsi3>
811126cc:	9826943a 	slli	r19,r19,16
811126d0:	9008d43a 	srli	r4,r18,16
811126d4:	1521383a 	mul	r16,r2,r20
811126d8:	102d883a 	mov	r22,r2
811126dc:	24c8b03a 	or	r4,r4,r19
811126e0:	d8c00017 	ldw	r3,0(sp)
811126e4:	2400052e 	bgeu	r4,r16,811126fc <__udivdi3+0x23c>
811126e8:	2449883a 	add	r4,r4,r17
811126ec:	b0bfffc4 	addi	r2,r22,-1
811126f0:	24400136 	bltu	r4,r17,811126f8 <__udivdi3+0x238>
811126f4:	2400ca36 	bltu	r4,r16,81112a20 <__udivdi3+0x560>
811126f8:	102d883a 	mov	r22,r2
811126fc:	2421c83a 	sub	r16,r4,r16
81112700:	a80b883a 	mov	r5,r21
81112704:	8009883a 	mov	r4,r16
81112708:	d8c00015 	stw	r3,0(sp)
8111270c:	11130cc0 	call	811130cc <__umodsi3>
81112710:	1027883a 	mov	r19,r2
81112714:	a80b883a 	mov	r5,r21
81112718:	8009883a 	mov	r4,r16
8111271c:	11130680 	call	81113068 <__udivsi3>
81112720:	9826943a 	slli	r19,r19,16
81112724:	1529383a 	mul	r20,r2,r20
81112728:	94bfffcc 	andi	r18,r18,65535
8111272c:	94e4b03a 	or	r18,r18,r19
81112730:	d8c00017 	ldw	r3,0(sp)
81112734:	9500052e 	bgeu	r18,r20,8111274c <__udivdi3+0x28c>
81112738:	8ca5883a 	add	r18,r17,r18
8111273c:	113fffc4 	addi	r4,r2,-1
81112740:	94409736 	bltu	r18,r17,811129a0 <__udivdi3+0x4e0>
81112744:	9500962e 	bgeu	r18,r20,811129a0 <__udivdi3+0x4e0>
81112748:	10bfff84 	addi	r2,r2,-2
8111274c:	b00c943a 	slli	r6,r22,16
81112750:	3084b03a 	or	r2,r6,r2
81112754:	00000206 	br	81112760 <__udivdi3+0x2a0>
81112758:	0007883a 	mov	r3,zero
8111275c:	0005883a 	mov	r2,zero
81112760:	dfc00a17 	ldw	ra,40(sp)
81112764:	df000917 	ldw	fp,36(sp)
81112768:	ddc00817 	ldw	r23,32(sp)
8111276c:	dd800717 	ldw	r22,28(sp)
81112770:	dd400617 	ldw	r21,24(sp)
81112774:	dd000517 	ldw	r20,20(sp)
81112778:	dcc00417 	ldw	r19,16(sp)
8111277c:	dc800317 	ldw	r18,12(sp)
81112780:	dc400217 	ldw	r17,8(sp)
81112784:	dc000117 	ldw	r16,4(sp)
81112788:	dec00b04 	addi	sp,sp,44
8111278c:	f800283a 	ret
81112790:	00803fc4 	movi	r2,255
81112794:	11c5803a 	cmpltu	r2,r2,r7
81112798:	100490fa 	slli	r2,r2,3
8111279c:	003f9e06 	br	81112618 <__reset+0xfb0f2618>
811127a0:	00803fc4 	movi	r2,255
811127a4:	1445803a 	cmpltu	r2,r2,r17
811127a8:	100490fa 	slli	r2,r2,3
811127ac:	003fb206 	br	81112678 <__reset+0xfb0f2678>
811127b0:	00804034 	movhi	r2,256
811127b4:	10bfffc4 	addi	r2,r2,-1
811127b8:	11808836 	bltu	r2,r6,811129dc <__udivdi3+0x51c>
811127bc:	00800404 	movi	r2,16
811127c0:	003f5606 	br	8111251c <__reset+0xfb0f251c>
811127c4:	30aed83a 	srl	r23,r6,r2
811127c8:	3d4e983a 	sll	r7,r7,r21
811127cc:	80acd83a 	srl	r22,r16,r2
811127d0:	9884d83a 	srl	r2,r19,r2
811127d4:	3deeb03a 	or	r23,r7,r23
811127d8:	b824d43a 	srli	r18,r23,16
811127dc:	8560983a 	sll	r16,r16,r21
811127e0:	b009883a 	mov	r4,r22
811127e4:	900b883a 	mov	r5,r18
811127e8:	3568983a 	sll	r20,r6,r21
811127ec:	1420b03a 	or	r16,r2,r16
811127f0:	11130cc0 	call	811130cc <__umodsi3>
811127f4:	b009883a 	mov	r4,r22
811127f8:	900b883a 	mov	r5,r18
811127fc:	1023883a 	mov	r17,r2
81112800:	11130680 	call	81113068 <__udivsi3>
81112804:	8808943a 	slli	r4,r17,16
81112808:	bf3fffcc 	andi	fp,r23,65535
8111280c:	8006d43a 	srli	r3,r16,16
81112810:	e0a3383a 	mul	r17,fp,r2
81112814:	100d883a 	mov	r6,r2
81112818:	1906b03a 	or	r3,r3,r4
8111281c:	1c40042e 	bgeu	r3,r17,81112830 <__udivdi3+0x370>
81112820:	1dc7883a 	add	r3,r3,r23
81112824:	10bfffc4 	addi	r2,r2,-1
81112828:	1dc0752e 	bgeu	r3,r23,81112a00 <__udivdi3+0x540>
8111282c:	100d883a 	mov	r6,r2
81112830:	1c63c83a 	sub	r17,r3,r17
81112834:	900b883a 	mov	r5,r18
81112838:	8809883a 	mov	r4,r17
8111283c:	d9800015 	stw	r6,0(sp)
81112840:	11130cc0 	call	811130cc <__umodsi3>
81112844:	102d883a 	mov	r22,r2
81112848:	8809883a 	mov	r4,r17
8111284c:	900b883a 	mov	r5,r18
81112850:	11130680 	call	81113068 <__udivsi3>
81112854:	b02c943a 	slli	r22,r22,16
81112858:	e089383a 	mul	r4,fp,r2
8111285c:	843fffcc 	andi	r16,r16,65535
81112860:	85a0b03a 	or	r16,r16,r22
81112864:	d9800017 	ldw	r6,0(sp)
81112868:	8100042e 	bgeu	r16,r4,8111287c <__udivdi3+0x3bc>
8111286c:	85e1883a 	add	r16,r16,r23
81112870:	10ffffc4 	addi	r3,r2,-1
81112874:	85c05e2e 	bgeu	r16,r23,811129f0 <__udivdi3+0x530>
81112878:	1805883a 	mov	r2,r3
8111287c:	300c943a 	slli	r6,r6,16
81112880:	a17fffcc 	andi	r5,r20,65535
81112884:	a028d43a 	srli	r20,r20,16
81112888:	3084b03a 	or	r2,r6,r2
8111288c:	10ffffcc 	andi	r3,r2,65535
81112890:	100cd43a 	srli	r6,r2,16
81112894:	194f383a 	mul	r7,r3,r5
81112898:	1d07383a 	mul	r3,r3,r20
8111289c:	314b383a 	mul	r5,r6,r5
811128a0:	3810d43a 	srli	r8,r7,16
811128a4:	8121c83a 	sub	r16,r16,r4
811128a8:	1947883a 	add	r3,r3,r5
811128ac:	40c7883a 	add	r3,r8,r3
811128b0:	350d383a 	mul	r6,r6,r20
811128b4:	1940022e 	bgeu	r3,r5,811128c0 <__udivdi3+0x400>
811128b8:	01000074 	movhi	r4,1
811128bc:	310d883a 	add	r6,r6,r4
811128c0:	1828d43a 	srli	r20,r3,16
811128c4:	a18d883a 	add	r6,r20,r6
811128c8:	81803e36 	bltu	r16,r6,811129c4 <__udivdi3+0x504>
811128cc:	81803826 	beq	r16,r6,811129b0 <__udivdi3+0x4f0>
811128d0:	0007883a 	mov	r3,zero
811128d4:	003fa206 	br	81112760 <__reset+0xfb0f2760>
811128d8:	88e2983a 	sll	r17,r17,r3
811128dc:	80a8d83a 	srl	r20,r16,r2
811128e0:	80e0983a 	sll	r16,r16,r3
811128e4:	882ad43a 	srli	r21,r17,16
811128e8:	9884d83a 	srl	r2,r19,r2
811128ec:	a009883a 	mov	r4,r20
811128f0:	a80b883a 	mov	r5,r21
811128f4:	142eb03a 	or	r23,r2,r16
811128f8:	98e4983a 	sll	r18,r19,r3
811128fc:	11130cc0 	call	811130cc <__umodsi3>
81112900:	a009883a 	mov	r4,r20
81112904:	a80b883a 	mov	r5,r21
81112908:	1021883a 	mov	r16,r2
8111290c:	11130680 	call	81113068 <__udivsi3>
81112910:	1039883a 	mov	fp,r2
81112914:	8d3fffcc 	andi	r20,r17,65535
81112918:	8020943a 	slli	r16,r16,16
8111291c:	b804d43a 	srli	r2,r23,16
81112920:	a72d383a 	mul	r22,r20,fp
81112924:	1404b03a 	or	r2,r2,r16
81112928:	1580062e 	bgeu	r2,r22,81112944 <__udivdi3+0x484>
8111292c:	1445883a 	add	r2,r2,r17
81112930:	e0ffffc4 	addi	r3,fp,-1
81112934:	14403836 	bltu	r2,r17,81112a18 <__udivdi3+0x558>
81112938:	1580372e 	bgeu	r2,r22,81112a18 <__udivdi3+0x558>
8111293c:	e73fff84 	addi	fp,fp,-2
81112940:	1445883a 	add	r2,r2,r17
81112944:	15adc83a 	sub	r22,r2,r22
81112948:	a80b883a 	mov	r5,r21
8111294c:	b009883a 	mov	r4,r22
81112950:	11130cc0 	call	811130cc <__umodsi3>
81112954:	1027883a 	mov	r19,r2
81112958:	b009883a 	mov	r4,r22
8111295c:	a80b883a 	mov	r5,r21
81112960:	11130680 	call	81113068 <__udivsi3>
81112964:	9826943a 	slli	r19,r19,16
81112968:	a0a1383a 	mul	r16,r20,r2
8111296c:	b93fffcc 	andi	r4,r23,65535
81112970:	24c8b03a 	or	r4,r4,r19
81112974:	2400062e 	bgeu	r4,r16,81112990 <__udivdi3+0x4d0>
81112978:	2449883a 	add	r4,r4,r17
8111297c:	10ffffc4 	addi	r3,r2,-1
81112980:	24402336 	bltu	r4,r17,81112a10 <__udivdi3+0x550>
81112984:	2400222e 	bgeu	r4,r16,81112a10 <__udivdi3+0x550>
81112988:	10bfff84 	addi	r2,r2,-2
8111298c:	2449883a 	add	r4,r4,r17
81112990:	e038943a 	slli	fp,fp,16
81112994:	2421c83a 	sub	r16,r4,r16
81112998:	e086b03a 	or	r3,fp,r2
8111299c:	003f4306 	br	811126ac <__reset+0xfb0f26ac>
811129a0:	2005883a 	mov	r2,r4
811129a4:	003f6906 	br	8111274c <__reset+0xfb0f274c>
811129a8:	1805883a 	mov	r2,r3
811129ac:	003f0f06 	br	811125ec <__reset+0xfb0f25ec>
811129b0:	1806943a 	slli	r3,r3,16
811129b4:	9d66983a 	sll	r19,r19,r21
811129b8:	39ffffcc 	andi	r7,r7,65535
811129bc:	19c7883a 	add	r3,r3,r7
811129c0:	98ffc32e 	bgeu	r19,r3,811128d0 <__reset+0xfb0f28d0>
811129c4:	10bfffc4 	addi	r2,r2,-1
811129c8:	003fc106 	br	811128d0 <__reset+0xfb0f28d0>
811129cc:	00800604 	movi	r2,24
811129d0:	003f1106 	br	81112618 <__reset+0xfb0f2618>
811129d4:	00800604 	movi	r2,24
811129d8:	003f2706 	br	81112678 <__reset+0xfb0f2678>
811129dc:	00800604 	movi	r2,24
811129e0:	003ece06 	br	8111251c <__reset+0xfb0f251c>
811129e4:	0007883a 	mov	r3,zero
811129e8:	00800044 	movi	r2,1
811129ec:	003f5c06 	br	81112760 <__reset+0xfb0f2760>
811129f0:	813fa12e 	bgeu	r16,r4,81112878 <__reset+0xfb0f2878>
811129f4:	10bfff84 	addi	r2,r2,-2
811129f8:	85e1883a 	add	r16,r16,r23
811129fc:	003f9f06 	br	8111287c <__reset+0xfb0f287c>
81112a00:	1c7f8a2e 	bgeu	r3,r17,8111282c <__reset+0xfb0f282c>
81112a04:	31bfff84 	addi	r6,r6,-2
81112a08:	1dc7883a 	add	r3,r3,r23
81112a0c:	003f8806 	br	81112830 <__reset+0xfb0f2830>
81112a10:	1805883a 	mov	r2,r3
81112a14:	003fde06 	br	81112990 <__reset+0xfb0f2990>
81112a18:	1839883a 	mov	fp,r3
81112a1c:	003fc906 	br	81112944 <__reset+0xfb0f2944>
81112a20:	b5bfff84 	addi	r22,r22,-2
81112a24:	2449883a 	add	r4,r4,r17
81112a28:	003f3406 	br	811126fc <__reset+0xfb0f26fc>
81112a2c:	b5bfff84 	addi	r22,r22,-2
81112a30:	1445883a 	add	r2,r2,r17
81112a34:	003edb06 	br	811125a4 <__reset+0xfb0f25a4>

81112a38 <__umoddi3>:
81112a38:	defff404 	addi	sp,sp,-48
81112a3c:	df000a15 	stw	fp,40(sp)
81112a40:	dc400315 	stw	r17,12(sp)
81112a44:	dc000215 	stw	r16,8(sp)
81112a48:	dfc00b15 	stw	ra,44(sp)
81112a4c:	ddc00915 	stw	r23,36(sp)
81112a50:	dd800815 	stw	r22,32(sp)
81112a54:	dd400715 	stw	r21,28(sp)
81112a58:	dd000615 	stw	r20,24(sp)
81112a5c:	dcc00515 	stw	r19,20(sp)
81112a60:	dc800415 	stw	r18,16(sp)
81112a64:	2021883a 	mov	r16,r4
81112a68:	2823883a 	mov	r17,r5
81112a6c:	2839883a 	mov	fp,r5
81112a70:	38003c1e 	bne	r7,zero,81112b64 <__umoddi3+0x12c>
81112a74:	3027883a 	mov	r19,r6
81112a78:	2029883a 	mov	r20,r4
81112a7c:	2980512e 	bgeu	r5,r6,81112bc4 <__umoddi3+0x18c>
81112a80:	00bfffd4 	movui	r2,65535
81112a84:	11809a36 	bltu	r2,r6,81112cf0 <__umoddi3+0x2b8>
81112a88:	01003fc4 	movi	r4,255
81112a8c:	2189803a 	cmpltu	r4,r4,r6
81112a90:	200890fa 	slli	r4,r4,3
81112a94:	3104d83a 	srl	r2,r6,r4
81112a98:	00e044b4 	movhi	r3,33042
81112a9c:	18f023c4 	addi	r3,r3,-16241
81112aa0:	1885883a 	add	r2,r3,r2
81112aa4:	10c00003 	ldbu	r3,0(r2)
81112aa8:	00800804 	movi	r2,32
81112aac:	1909883a 	add	r4,r3,r4
81112ab0:	1125c83a 	sub	r18,r2,r4
81112ab4:	90000526 	beq	r18,zero,81112acc <__umoddi3+0x94>
81112ab8:	8ca2983a 	sll	r17,r17,r18
81112abc:	8108d83a 	srl	r4,r16,r4
81112ac0:	34a6983a 	sll	r19,r6,r18
81112ac4:	84a8983a 	sll	r20,r16,r18
81112ac8:	2478b03a 	or	fp,r4,r17
81112acc:	982ed43a 	srli	r23,r19,16
81112ad0:	e009883a 	mov	r4,fp
81112ad4:	9dbfffcc 	andi	r22,r19,65535
81112ad8:	b80b883a 	mov	r5,r23
81112adc:	11130cc0 	call	811130cc <__umodsi3>
81112ae0:	e009883a 	mov	r4,fp
81112ae4:	b80b883a 	mov	r5,r23
81112ae8:	102b883a 	mov	r21,r2
81112aec:	11130680 	call	81113068 <__udivsi3>
81112af0:	a806943a 	slli	r3,r21,16
81112af4:	a008d43a 	srli	r4,r20,16
81112af8:	b085383a 	mul	r2,r22,r2
81112afc:	20c8b03a 	or	r4,r4,r3
81112b00:	2080032e 	bgeu	r4,r2,81112b10 <__umoddi3+0xd8>
81112b04:	24c9883a 	add	r4,r4,r19
81112b08:	24c00136 	bltu	r4,r19,81112b10 <__umoddi3+0xd8>
81112b0c:	20811036 	bltu	r4,r2,81112f50 <__umoddi3+0x518>
81112b10:	20abc83a 	sub	r21,r4,r2
81112b14:	b80b883a 	mov	r5,r23
81112b18:	a809883a 	mov	r4,r21
81112b1c:	11130cc0 	call	811130cc <__umodsi3>
81112b20:	1023883a 	mov	r17,r2
81112b24:	b80b883a 	mov	r5,r23
81112b28:	a809883a 	mov	r4,r21
81112b2c:	11130680 	call	81113068 <__udivsi3>
81112b30:	8822943a 	slli	r17,r17,16
81112b34:	b085383a 	mul	r2,r22,r2
81112b38:	a0ffffcc 	andi	r3,r20,65535
81112b3c:	1c46b03a 	or	r3,r3,r17
81112b40:	1880042e 	bgeu	r3,r2,81112b54 <__umoddi3+0x11c>
81112b44:	1cc7883a 	add	r3,r3,r19
81112b48:	1cc00236 	bltu	r3,r19,81112b54 <__umoddi3+0x11c>
81112b4c:	1880012e 	bgeu	r3,r2,81112b54 <__umoddi3+0x11c>
81112b50:	1cc7883a 	add	r3,r3,r19
81112b54:	1885c83a 	sub	r2,r3,r2
81112b58:	1484d83a 	srl	r2,r2,r18
81112b5c:	0007883a 	mov	r3,zero
81112b60:	00004f06 	br	81112ca0 <__umoddi3+0x268>
81112b64:	29c04c36 	bltu	r5,r7,81112c98 <__umoddi3+0x260>
81112b68:	00bfffd4 	movui	r2,65535
81112b6c:	11c0582e 	bgeu	r2,r7,81112cd0 <__umoddi3+0x298>
81112b70:	00804034 	movhi	r2,256
81112b74:	10bfffc4 	addi	r2,r2,-1
81112b78:	11c0e736 	bltu	r2,r7,81112f18 <__umoddi3+0x4e0>
81112b7c:	01000404 	movi	r4,16
81112b80:	3904d83a 	srl	r2,r7,r4
81112b84:	00e044b4 	movhi	r3,33042
81112b88:	18f023c4 	addi	r3,r3,-16241
81112b8c:	1885883a 	add	r2,r3,r2
81112b90:	14c00003 	ldbu	r19,0(r2)
81112b94:	00c00804 	movi	r3,32
81112b98:	9927883a 	add	r19,r19,r4
81112b9c:	1ce9c83a 	sub	r20,r3,r19
81112ba0:	a000581e 	bne	r20,zero,81112d04 <__umoddi3+0x2cc>
81112ba4:	3c400136 	bltu	r7,r17,81112bac <__umoddi3+0x174>
81112ba8:	8180eb36 	bltu	r16,r6,81112f58 <__umoddi3+0x520>
81112bac:	8185c83a 	sub	r2,r16,r6
81112bb0:	89e3c83a 	sub	r17,r17,r7
81112bb4:	8089803a 	cmpltu	r4,r16,r2
81112bb8:	8939c83a 	sub	fp,r17,r4
81112bbc:	e007883a 	mov	r3,fp
81112bc0:	00003706 	br	81112ca0 <__umoddi3+0x268>
81112bc4:	3000041e 	bne	r6,zero,81112bd8 <__umoddi3+0x1a0>
81112bc8:	000b883a 	mov	r5,zero
81112bcc:	01000044 	movi	r4,1
81112bd0:	11130680 	call	81113068 <__udivsi3>
81112bd4:	1027883a 	mov	r19,r2
81112bd8:	00bfffd4 	movui	r2,65535
81112bdc:	14c0402e 	bgeu	r2,r19,81112ce0 <__umoddi3+0x2a8>
81112be0:	00804034 	movhi	r2,256
81112be4:	10bfffc4 	addi	r2,r2,-1
81112be8:	14c0cd36 	bltu	r2,r19,81112f20 <__umoddi3+0x4e8>
81112bec:	00800404 	movi	r2,16
81112bf0:	9886d83a 	srl	r3,r19,r2
81112bf4:	012044b4 	movhi	r4,33042
81112bf8:	213023c4 	addi	r4,r4,-16241
81112bfc:	20c7883a 	add	r3,r4,r3
81112c00:	18c00003 	ldbu	r3,0(r3)
81112c04:	1887883a 	add	r3,r3,r2
81112c08:	00800804 	movi	r2,32
81112c0c:	10e5c83a 	sub	r18,r2,r3
81112c10:	9000901e 	bne	r18,zero,81112e54 <__umoddi3+0x41c>
81112c14:	982cd43a 	srli	r22,r19,16
81112c18:	8ce3c83a 	sub	r17,r17,r19
81112c1c:	9d7fffcc 	andi	r21,r19,65535
81112c20:	b00b883a 	mov	r5,r22
81112c24:	8809883a 	mov	r4,r17
81112c28:	11130cc0 	call	811130cc <__umodsi3>
81112c2c:	8809883a 	mov	r4,r17
81112c30:	b00b883a 	mov	r5,r22
81112c34:	1021883a 	mov	r16,r2
81112c38:	11130680 	call	81113068 <__udivsi3>
81112c3c:	8006943a 	slli	r3,r16,16
81112c40:	a008d43a 	srli	r4,r20,16
81112c44:	1545383a 	mul	r2,r2,r21
81112c48:	20c8b03a 	or	r4,r4,r3
81112c4c:	2080042e 	bgeu	r4,r2,81112c60 <__umoddi3+0x228>
81112c50:	24c9883a 	add	r4,r4,r19
81112c54:	24c00236 	bltu	r4,r19,81112c60 <__umoddi3+0x228>
81112c58:	2080012e 	bgeu	r4,r2,81112c60 <__umoddi3+0x228>
81112c5c:	24c9883a 	add	r4,r4,r19
81112c60:	20a1c83a 	sub	r16,r4,r2
81112c64:	b00b883a 	mov	r5,r22
81112c68:	8009883a 	mov	r4,r16
81112c6c:	11130cc0 	call	811130cc <__umodsi3>
81112c70:	1023883a 	mov	r17,r2
81112c74:	b00b883a 	mov	r5,r22
81112c78:	8009883a 	mov	r4,r16
81112c7c:	11130680 	call	81113068 <__udivsi3>
81112c80:	8822943a 	slli	r17,r17,16
81112c84:	1545383a 	mul	r2,r2,r21
81112c88:	a53fffcc 	andi	r20,r20,65535
81112c8c:	a446b03a 	or	r3,r20,r17
81112c90:	18bfb02e 	bgeu	r3,r2,81112b54 <__reset+0xfb0f2b54>
81112c94:	003fab06 	br	81112b44 <__reset+0xfb0f2b44>
81112c98:	2005883a 	mov	r2,r4
81112c9c:	2807883a 	mov	r3,r5
81112ca0:	dfc00b17 	ldw	ra,44(sp)
81112ca4:	df000a17 	ldw	fp,40(sp)
81112ca8:	ddc00917 	ldw	r23,36(sp)
81112cac:	dd800817 	ldw	r22,32(sp)
81112cb0:	dd400717 	ldw	r21,28(sp)
81112cb4:	dd000617 	ldw	r20,24(sp)
81112cb8:	dcc00517 	ldw	r19,20(sp)
81112cbc:	dc800417 	ldw	r18,16(sp)
81112cc0:	dc400317 	ldw	r17,12(sp)
81112cc4:	dc000217 	ldw	r16,8(sp)
81112cc8:	dec00c04 	addi	sp,sp,48
81112ccc:	f800283a 	ret
81112cd0:	04c03fc4 	movi	r19,255
81112cd4:	99c9803a 	cmpltu	r4,r19,r7
81112cd8:	200890fa 	slli	r4,r4,3
81112cdc:	003fa806 	br	81112b80 <__reset+0xfb0f2b80>
81112ce0:	00803fc4 	movi	r2,255
81112ce4:	14c5803a 	cmpltu	r2,r2,r19
81112ce8:	100490fa 	slli	r2,r2,3
81112cec:	003fc006 	br	81112bf0 <__reset+0xfb0f2bf0>
81112cf0:	00804034 	movhi	r2,256
81112cf4:	10bfffc4 	addi	r2,r2,-1
81112cf8:	11808b36 	bltu	r2,r6,81112f28 <__umoddi3+0x4f0>
81112cfc:	01000404 	movi	r4,16
81112d00:	003f6406 	br	81112a94 <__reset+0xfb0f2a94>
81112d04:	34c4d83a 	srl	r2,r6,r19
81112d08:	3d0e983a 	sll	r7,r7,r20
81112d0c:	8cf8d83a 	srl	fp,r17,r19
81112d10:	8d10983a 	sll	r8,r17,r20
81112d14:	38aab03a 	or	r21,r7,r2
81112d18:	a82cd43a 	srli	r22,r21,16
81112d1c:	84e2d83a 	srl	r17,r16,r19
81112d20:	e009883a 	mov	r4,fp
81112d24:	b00b883a 	mov	r5,r22
81112d28:	8a22b03a 	or	r17,r17,r8
81112d2c:	3524983a 	sll	r18,r6,r20
81112d30:	11130cc0 	call	811130cc <__umodsi3>
81112d34:	e009883a 	mov	r4,fp
81112d38:	b00b883a 	mov	r5,r22
81112d3c:	102f883a 	mov	r23,r2
81112d40:	11130680 	call	81113068 <__udivsi3>
81112d44:	100d883a 	mov	r6,r2
81112d48:	b808943a 	slli	r4,r23,16
81112d4c:	aa3fffcc 	andi	r8,r21,65535
81112d50:	8804d43a 	srli	r2,r17,16
81112d54:	41af383a 	mul	r23,r8,r6
81112d58:	8520983a 	sll	r16,r16,r20
81112d5c:	1104b03a 	or	r2,r2,r4
81112d60:	15c0042e 	bgeu	r2,r23,81112d74 <__umoddi3+0x33c>
81112d64:	1545883a 	add	r2,r2,r21
81112d68:	30ffffc4 	addi	r3,r6,-1
81112d6c:	1540742e 	bgeu	r2,r21,81112f40 <__umoddi3+0x508>
81112d70:	180d883a 	mov	r6,r3
81112d74:	15efc83a 	sub	r23,r2,r23
81112d78:	b00b883a 	mov	r5,r22
81112d7c:	b809883a 	mov	r4,r23
81112d80:	d9800115 	stw	r6,4(sp)
81112d84:	da000015 	stw	r8,0(sp)
81112d88:	11130cc0 	call	811130cc <__umodsi3>
81112d8c:	b00b883a 	mov	r5,r22
81112d90:	b809883a 	mov	r4,r23
81112d94:	1039883a 	mov	fp,r2
81112d98:	11130680 	call	81113068 <__udivsi3>
81112d9c:	da000017 	ldw	r8,0(sp)
81112da0:	e038943a 	slli	fp,fp,16
81112da4:	100b883a 	mov	r5,r2
81112da8:	4089383a 	mul	r4,r8,r2
81112dac:	8a3fffcc 	andi	r8,r17,65535
81112db0:	4710b03a 	or	r8,r8,fp
81112db4:	d9800117 	ldw	r6,4(sp)
81112db8:	4100042e 	bgeu	r8,r4,81112dcc <__umoddi3+0x394>
81112dbc:	4551883a 	add	r8,r8,r21
81112dc0:	10bfffc4 	addi	r2,r2,-1
81112dc4:	45405a2e 	bgeu	r8,r21,81112f30 <__umoddi3+0x4f8>
81112dc8:	100b883a 	mov	r5,r2
81112dcc:	300c943a 	slli	r6,r6,16
81112dd0:	91ffffcc 	andi	r7,r18,65535
81112dd4:	9004d43a 	srli	r2,r18,16
81112dd8:	314cb03a 	or	r6,r6,r5
81112ddc:	317fffcc 	andi	r5,r6,65535
81112de0:	300cd43a 	srli	r6,r6,16
81112de4:	29d3383a 	mul	r9,r5,r7
81112de8:	288b383a 	mul	r5,r5,r2
81112dec:	31cf383a 	mul	r7,r6,r7
81112df0:	4806d43a 	srli	r3,r9,16
81112df4:	4111c83a 	sub	r8,r8,r4
81112df8:	29cb883a 	add	r5,r5,r7
81112dfc:	194b883a 	add	r5,r3,r5
81112e00:	3085383a 	mul	r2,r6,r2
81112e04:	29c0022e 	bgeu	r5,r7,81112e10 <__umoddi3+0x3d8>
81112e08:	00c00074 	movhi	r3,1
81112e0c:	10c5883a 	add	r2,r2,r3
81112e10:	2808d43a 	srli	r4,r5,16
81112e14:	280a943a 	slli	r5,r5,16
81112e18:	4a7fffcc 	andi	r9,r9,65535
81112e1c:	2085883a 	add	r2,r4,r2
81112e20:	2a4b883a 	add	r5,r5,r9
81112e24:	40803636 	bltu	r8,r2,81112f00 <__umoddi3+0x4c8>
81112e28:	40804d26 	beq	r8,r2,81112f60 <__umoddi3+0x528>
81112e2c:	4089c83a 	sub	r4,r8,r2
81112e30:	280f883a 	mov	r7,r5
81112e34:	81cfc83a 	sub	r7,r16,r7
81112e38:	81c7803a 	cmpltu	r3,r16,r7
81112e3c:	20c7c83a 	sub	r3,r4,r3
81112e40:	1cc4983a 	sll	r2,r3,r19
81112e44:	3d0ed83a 	srl	r7,r7,r20
81112e48:	1d06d83a 	srl	r3,r3,r20
81112e4c:	11c4b03a 	or	r2,r2,r7
81112e50:	003f9306 	br	81112ca0 <__reset+0xfb0f2ca0>
81112e54:	9ca6983a 	sll	r19,r19,r18
81112e58:	88e8d83a 	srl	r20,r17,r3
81112e5c:	80c4d83a 	srl	r2,r16,r3
81112e60:	982cd43a 	srli	r22,r19,16
81112e64:	8ca2983a 	sll	r17,r17,r18
81112e68:	a009883a 	mov	r4,r20
81112e6c:	b00b883a 	mov	r5,r22
81112e70:	1478b03a 	or	fp,r2,r17
81112e74:	11130cc0 	call	811130cc <__umodsi3>
81112e78:	a009883a 	mov	r4,r20
81112e7c:	b00b883a 	mov	r5,r22
81112e80:	1023883a 	mov	r17,r2
81112e84:	11130680 	call	81113068 <__udivsi3>
81112e88:	9d7fffcc 	andi	r21,r19,65535
81112e8c:	880a943a 	slli	r5,r17,16
81112e90:	e008d43a 	srli	r4,fp,16
81112e94:	a885383a 	mul	r2,r21,r2
81112e98:	84a8983a 	sll	r20,r16,r18
81112e9c:	2148b03a 	or	r4,r4,r5
81112ea0:	2080042e 	bgeu	r4,r2,81112eb4 <__umoddi3+0x47c>
81112ea4:	24c9883a 	add	r4,r4,r19
81112ea8:	24c00236 	bltu	r4,r19,81112eb4 <__umoddi3+0x47c>
81112eac:	2080012e 	bgeu	r4,r2,81112eb4 <__umoddi3+0x47c>
81112eb0:	24c9883a 	add	r4,r4,r19
81112eb4:	20a3c83a 	sub	r17,r4,r2
81112eb8:	b00b883a 	mov	r5,r22
81112ebc:	8809883a 	mov	r4,r17
81112ec0:	11130cc0 	call	811130cc <__umodsi3>
81112ec4:	102f883a 	mov	r23,r2
81112ec8:	8809883a 	mov	r4,r17
81112ecc:	b00b883a 	mov	r5,r22
81112ed0:	11130680 	call	81113068 <__udivsi3>
81112ed4:	b82e943a 	slli	r23,r23,16
81112ed8:	a885383a 	mul	r2,r21,r2
81112edc:	e13fffcc 	andi	r4,fp,65535
81112ee0:	25c8b03a 	or	r4,r4,r23
81112ee4:	2080042e 	bgeu	r4,r2,81112ef8 <__umoddi3+0x4c0>
81112ee8:	24c9883a 	add	r4,r4,r19
81112eec:	24c00236 	bltu	r4,r19,81112ef8 <__umoddi3+0x4c0>
81112ef0:	2080012e 	bgeu	r4,r2,81112ef8 <__umoddi3+0x4c0>
81112ef4:	24c9883a 	add	r4,r4,r19
81112ef8:	20a3c83a 	sub	r17,r4,r2
81112efc:	003f4806 	br	81112c20 <__reset+0xfb0f2c20>
81112f00:	2c8fc83a 	sub	r7,r5,r18
81112f04:	1545c83a 	sub	r2,r2,r21
81112f08:	29cb803a 	cmpltu	r5,r5,r7
81112f0c:	1145c83a 	sub	r2,r2,r5
81112f10:	4089c83a 	sub	r4,r8,r2
81112f14:	003fc706 	br	81112e34 <__reset+0xfb0f2e34>
81112f18:	01000604 	movi	r4,24
81112f1c:	003f1806 	br	81112b80 <__reset+0xfb0f2b80>
81112f20:	00800604 	movi	r2,24
81112f24:	003f3206 	br	81112bf0 <__reset+0xfb0f2bf0>
81112f28:	01000604 	movi	r4,24
81112f2c:	003ed906 	br	81112a94 <__reset+0xfb0f2a94>
81112f30:	413fa52e 	bgeu	r8,r4,81112dc8 <__reset+0xfb0f2dc8>
81112f34:	297fff84 	addi	r5,r5,-2
81112f38:	4551883a 	add	r8,r8,r21
81112f3c:	003fa306 	br	81112dcc <__reset+0xfb0f2dcc>
81112f40:	15ff8b2e 	bgeu	r2,r23,81112d70 <__reset+0xfb0f2d70>
81112f44:	31bfff84 	addi	r6,r6,-2
81112f48:	1545883a 	add	r2,r2,r21
81112f4c:	003f8906 	br	81112d74 <__reset+0xfb0f2d74>
81112f50:	24c9883a 	add	r4,r4,r19
81112f54:	003eee06 	br	81112b10 <__reset+0xfb0f2b10>
81112f58:	8005883a 	mov	r2,r16
81112f5c:	003f1706 	br	81112bbc <__reset+0xfb0f2bbc>
81112f60:	817fe736 	bltu	r16,r5,81112f00 <__reset+0xfb0f2f00>
81112f64:	280f883a 	mov	r7,r5
81112f68:	0009883a 	mov	r4,zero
81112f6c:	003fb106 	br	81112e34 <__reset+0xfb0f2e34>

81112f70 <__divsi3>:
81112f70:	20001b16 	blt	r4,zero,81112fe0 <__divsi3+0x70>
81112f74:	000f883a 	mov	r7,zero
81112f78:	28001616 	blt	r5,zero,81112fd4 <__divsi3+0x64>
81112f7c:	200d883a 	mov	r6,r4
81112f80:	29001a2e 	bgeu	r5,r4,81112fec <__divsi3+0x7c>
81112f84:	00800804 	movi	r2,32
81112f88:	00c00044 	movi	r3,1
81112f8c:	00000106 	br	81112f94 <__divsi3+0x24>
81112f90:	10000d26 	beq	r2,zero,81112fc8 <__divsi3+0x58>
81112f94:	294b883a 	add	r5,r5,r5
81112f98:	10bfffc4 	addi	r2,r2,-1
81112f9c:	18c7883a 	add	r3,r3,r3
81112fa0:	293ffb36 	bltu	r5,r4,81112f90 <__reset+0xfb0f2f90>
81112fa4:	0005883a 	mov	r2,zero
81112fa8:	18000726 	beq	r3,zero,81112fc8 <__divsi3+0x58>
81112fac:	0005883a 	mov	r2,zero
81112fb0:	31400236 	bltu	r6,r5,81112fbc <__divsi3+0x4c>
81112fb4:	314dc83a 	sub	r6,r6,r5
81112fb8:	10c4b03a 	or	r2,r2,r3
81112fbc:	1806d07a 	srli	r3,r3,1
81112fc0:	280ad07a 	srli	r5,r5,1
81112fc4:	183ffa1e 	bne	r3,zero,81112fb0 <__reset+0xfb0f2fb0>
81112fc8:	38000126 	beq	r7,zero,81112fd0 <__divsi3+0x60>
81112fcc:	0085c83a 	sub	r2,zero,r2
81112fd0:	f800283a 	ret
81112fd4:	014bc83a 	sub	r5,zero,r5
81112fd8:	39c0005c 	xori	r7,r7,1
81112fdc:	003fe706 	br	81112f7c <__reset+0xfb0f2f7c>
81112fe0:	0109c83a 	sub	r4,zero,r4
81112fe4:	01c00044 	movi	r7,1
81112fe8:	003fe306 	br	81112f78 <__reset+0xfb0f2f78>
81112fec:	00c00044 	movi	r3,1
81112ff0:	003fee06 	br	81112fac <__reset+0xfb0f2fac>

81112ff4 <__modsi3>:
81112ff4:	20001716 	blt	r4,zero,81113054 <__modsi3+0x60>
81112ff8:	000f883a 	mov	r7,zero
81112ffc:	2005883a 	mov	r2,r4
81113000:	28001216 	blt	r5,zero,8111304c <__modsi3+0x58>
81113004:	2900162e 	bgeu	r5,r4,81113060 <__modsi3+0x6c>
81113008:	01800804 	movi	r6,32
8111300c:	00c00044 	movi	r3,1
81113010:	00000106 	br	81113018 <__modsi3+0x24>
81113014:	30000a26 	beq	r6,zero,81113040 <__modsi3+0x4c>
81113018:	294b883a 	add	r5,r5,r5
8111301c:	31bfffc4 	addi	r6,r6,-1
81113020:	18c7883a 	add	r3,r3,r3
81113024:	293ffb36 	bltu	r5,r4,81113014 <__reset+0xfb0f3014>
81113028:	18000526 	beq	r3,zero,81113040 <__modsi3+0x4c>
8111302c:	1806d07a 	srli	r3,r3,1
81113030:	11400136 	bltu	r2,r5,81113038 <__modsi3+0x44>
81113034:	1145c83a 	sub	r2,r2,r5
81113038:	280ad07a 	srli	r5,r5,1
8111303c:	183ffb1e 	bne	r3,zero,8111302c <__reset+0xfb0f302c>
81113040:	38000126 	beq	r7,zero,81113048 <__modsi3+0x54>
81113044:	0085c83a 	sub	r2,zero,r2
81113048:	f800283a 	ret
8111304c:	014bc83a 	sub	r5,zero,r5
81113050:	003fec06 	br	81113004 <__reset+0xfb0f3004>
81113054:	0109c83a 	sub	r4,zero,r4
81113058:	01c00044 	movi	r7,1
8111305c:	003fe706 	br	81112ffc <__reset+0xfb0f2ffc>
81113060:	00c00044 	movi	r3,1
81113064:	003ff106 	br	8111302c <__reset+0xfb0f302c>

81113068 <__udivsi3>:
81113068:	200d883a 	mov	r6,r4
8111306c:	2900152e 	bgeu	r5,r4,811130c4 <__udivsi3+0x5c>
81113070:	28001416 	blt	r5,zero,811130c4 <__udivsi3+0x5c>
81113074:	00800804 	movi	r2,32
81113078:	00c00044 	movi	r3,1
8111307c:	00000206 	br	81113088 <__udivsi3+0x20>
81113080:	10000e26 	beq	r2,zero,811130bc <__udivsi3+0x54>
81113084:	28000516 	blt	r5,zero,8111309c <__udivsi3+0x34>
81113088:	294b883a 	add	r5,r5,r5
8111308c:	10bfffc4 	addi	r2,r2,-1
81113090:	18c7883a 	add	r3,r3,r3
81113094:	293ffa36 	bltu	r5,r4,81113080 <__reset+0xfb0f3080>
81113098:	18000826 	beq	r3,zero,811130bc <__udivsi3+0x54>
8111309c:	0005883a 	mov	r2,zero
811130a0:	31400236 	bltu	r6,r5,811130ac <__udivsi3+0x44>
811130a4:	314dc83a 	sub	r6,r6,r5
811130a8:	10c4b03a 	or	r2,r2,r3
811130ac:	1806d07a 	srli	r3,r3,1
811130b0:	280ad07a 	srli	r5,r5,1
811130b4:	183ffa1e 	bne	r3,zero,811130a0 <__reset+0xfb0f30a0>
811130b8:	f800283a 	ret
811130bc:	0005883a 	mov	r2,zero
811130c0:	f800283a 	ret
811130c4:	00c00044 	movi	r3,1
811130c8:	003ff406 	br	8111309c <__reset+0xfb0f309c>

811130cc <__umodsi3>:
811130cc:	2005883a 	mov	r2,r4
811130d0:	2900122e 	bgeu	r5,r4,8111311c <__umodsi3+0x50>
811130d4:	28001116 	blt	r5,zero,8111311c <__umodsi3+0x50>
811130d8:	01800804 	movi	r6,32
811130dc:	00c00044 	movi	r3,1
811130e0:	00000206 	br	811130ec <__umodsi3+0x20>
811130e4:	30000c26 	beq	r6,zero,81113118 <__umodsi3+0x4c>
811130e8:	28000516 	blt	r5,zero,81113100 <__umodsi3+0x34>
811130ec:	294b883a 	add	r5,r5,r5
811130f0:	31bfffc4 	addi	r6,r6,-1
811130f4:	18c7883a 	add	r3,r3,r3
811130f8:	293ffa36 	bltu	r5,r4,811130e4 <__reset+0xfb0f30e4>
811130fc:	18000626 	beq	r3,zero,81113118 <__umodsi3+0x4c>
81113100:	1806d07a 	srli	r3,r3,1
81113104:	11400136 	bltu	r2,r5,8111310c <__umodsi3+0x40>
81113108:	1145c83a 	sub	r2,r2,r5
8111310c:	280ad07a 	srli	r5,r5,1
81113110:	183ffb1e 	bne	r3,zero,81113100 <__reset+0xfb0f3100>
81113114:	f800283a 	ret
81113118:	f800283a 	ret
8111311c:	00c00044 	movi	r3,1
81113120:	003ff706 	br	81113100 <__reset+0xfb0f3100>

81113124 <__adddf3>:
81113124:	02c00434 	movhi	r11,16
81113128:	5affffc4 	addi	r11,r11,-1
8111312c:	2806d7fa 	srli	r3,r5,31
81113130:	2ad4703a 	and	r10,r5,r11
81113134:	3ad2703a 	and	r9,r7,r11
81113138:	3804d53a 	srli	r2,r7,20
8111313c:	3018d77a 	srli	r12,r6,29
81113140:	280ad53a 	srli	r5,r5,20
81113144:	501490fa 	slli	r10,r10,3
81113148:	2010d77a 	srli	r8,r4,29
8111314c:	481290fa 	slli	r9,r9,3
81113150:	380ed7fa 	srli	r7,r7,31
81113154:	defffb04 	addi	sp,sp,-20
81113158:	dc800215 	stw	r18,8(sp)
8111315c:	dc400115 	stw	r17,4(sp)
81113160:	dc000015 	stw	r16,0(sp)
81113164:	dfc00415 	stw	ra,16(sp)
81113168:	dcc00315 	stw	r19,12(sp)
8111316c:	1c803fcc 	andi	r18,r3,255
81113170:	2c01ffcc 	andi	r16,r5,2047
81113174:	5210b03a 	or	r8,r10,r8
81113178:	202290fa 	slli	r17,r4,3
8111317c:	1081ffcc 	andi	r2,r2,2047
81113180:	4b12b03a 	or	r9,r9,r12
81113184:	300c90fa 	slli	r6,r6,3
81113188:	91c07526 	beq	r18,r7,81113360 <__adddf3+0x23c>
8111318c:	8087c83a 	sub	r3,r16,r2
81113190:	00c0ab0e 	bge	zero,r3,81113440 <__adddf3+0x31c>
81113194:	10002a1e 	bne	r2,zero,81113240 <__adddf3+0x11c>
81113198:	4984b03a 	or	r2,r9,r6
8111319c:	1000961e 	bne	r2,zero,811133f8 <__adddf3+0x2d4>
811131a0:	888001cc 	andi	r2,r17,7
811131a4:	10000726 	beq	r2,zero,811131c4 <__adddf3+0xa0>
811131a8:	888003cc 	andi	r2,r17,15
811131ac:	00c00104 	movi	r3,4
811131b0:	10c00426 	beq	r2,r3,811131c4 <__adddf3+0xa0>
811131b4:	88c7883a 	add	r3,r17,r3
811131b8:	1c63803a 	cmpltu	r17,r3,r17
811131bc:	4451883a 	add	r8,r8,r17
811131c0:	1823883a 	mov	r17,r3
811131c4:	4080202c 	andhi	r2,r8,128
811131c8:	10005926 	beq	r2,zero,81113330 <__adddf3+0x20c>
811131cc:	84000044 	addi	r16,r16,1
811131d0:	0081ffc4 	movi	r2,2047
811131d4:	8080ba26 	beq	r16,r2,811134c0 <__adddf3+0x39c>
811131d8:	00bfe034 	movhi	r2,65408
811131dc:	10bfffc4 	addi	r2,r2,-1
811131e0:	4090703a 	and	r8,r8,r2
811131e4:	4004977a 	slli	r2,r8,29
811131e8:	4010927a 	slli	r8,r8,9
811131ec:	8822d0fa 	srli	r17,r17,3
811131f0:	8401ffcc 	andi	r16,r16,2047
811131f4:	4010d33a 	srli	r8,r8,12
811131f8:	9007883a 	mov	r3,r18
811131fc:	1444b03a 	or	r2,r2,r17
81113200:	8401ffcc 	andi	r16,r16,2047
81113204:	8020953a 	slli	r16,r16,20
81113208:	18c03fcc 	andi	r3,r3,255
8111320c:	01000434 	movhi	r4,16
81113210:	213fffc4 	addi	r4,r4,-1
81113214:	180697fa 	slli	r3,r3,31
81113218:	4110703a 	and	r8,r8,r4
8111321c:	4410b03a 	or	r8,r8,r16
81113220:	40c6b03a 	or	r3,r8,r3
81113224:	dfc00417 	ldw	ra,16(sp)
81113228:	dcc00317 	ldw	r19,12(sp)
8111322c:	dc800217 	ldw	r18,8(sp)
81113230:	dc400117 	ldw	r17,4(sp)
81113234:	dc000017 	ldw	r16,0(sp)
81113238:	dec00504 	addi	sp,sp,20
8111323c:	f800283a 	ret
81113240:	0081ffc4 	movi	r2,2047
81113244:	80bfd626 	beq	r16,r2,811131a0 <__reset+0xfb0f31a0>
81113248:	4a402034 	orhi	r9,r9,128
8111324c:	00800e04 	movi	r2,56
81113250:	10c09f16 	blt	r2,r3,811134d0 <__adddf3+0x3ac>
81113254:	008007c4 	movi	r2,31
81113258:	10c0c216 	blt	r2,r3,81113564 <__adddf3+0x440>
8111325c:	00800804 	movi	r2,32
81113260:	10c5c83a 	sub	r2,r2,r3
81113264:	488a983a 	sll	r5,r9,r2
81113268:	30c8d83a 	srl	r4,r6,r3
8111326c:	3084983a 	sll	r2,r6,r2
81113270:	48c6d83a 	srl	r3,r9,r3
81113274:	290cb03a 	or	r6,r5,r4
81113278:	1004c03a 	cmpne	r2,r2,zero
8111327c:	308cb03a 	or	r6,r6,r2
81113280:	898dc83a 	sub	r6,r17,r6
81113284:	89a3803a 	cmpltu	r17,r17,r6
81113288:	40d1c83a 	sub	r8,r8,r3
8111328c:	4451c83a 	sub	r8,r8,r17
81113290:	3023883a 	mov	r17,r6
81113294:	4080202c 	andhi	r2,r8,128
81113298:	10002326 	beq	r2,zero,81113328 <__adddf3+0x204>
8111329c:	04c02034 	movhi	r19,128
811132a0:	9cffffc4 	addi	r19,r19,-1
811132a4:	44e6703a 	and	r19,r8,r19
811132a8:	98007626 	beq	r19,zero,81113484 <__adddf3+0x360>
811132ac:	9809883a 	mov	r4,r19
811132b0:	11089100 	call	81108910 <__clzsi2>
811132b4:	10fffe04 	addi	r3,r2,-8
811132b8:	010007c4 	movi	r4,31
811132bc:	20c07716 	blt	r4,r3,8111349c <__adddf3+0x378>
811132c0:	00800804 	movi	r2,32
811132c4:	10c5c83a 	sub	r2,r2,r3
811132c8:	8884d83a 	srl	r2,r17,r2
811132cc:	98d0983a 	sll	r8,r19,r3
811132d0:	88e2983a 	sll	r17,r17,r3
811132d4:	1204b03a 	or	r2,r2,r8
811132d8:	1c007416 	blt	r3,r16,811134ac <__adddf3+0x388>
811132dc:	1c21c83a 	sub	r16,r3,r16
811132e0:	82000044 	addi	r8,r16,1
811132e4:	00c007c4 	movi	r3,31
811132e8:	1a009116 	blt	r3,r8,81113530 <__adddf3+0x40c>
811132ec:	00c00804 	movi	r3,32
811132f0:	1a07c83a 	sub	r3,r3,r8
811132f4:	8a08d83a 	srl	r4,r17,r8
811132f8:	88e2983a 	sll	r17,r17,r3
811132fc:	10c6983a 	sll	r3,r2,r3
81113300:	1210d83a 	srl	r8,r2,r8
81113304:	8804c03a 	cmpne	r2,r17,zero
81113308:	1906b03a 	or	r3,r3,r4
8111330c:	18a2b03a 	or	r17,r3,r2
81113310:	0021883a 	mov	r16,zero
81113314:	003fa206 	br	811131a0 <__reset+0xfb0f31a0>
81113318:	1890b03a 	or	r8,r3,r2
8111331c:	40017d26 	beq	r8,zero,81113914 <__adddf3+0x7f0>
81113320:	1011883a 	mov	r8,r2
81113324:	1823883a 	mov	r17,r3
81113328:	888001cc 	andi	r2,r17,7
8111332c:	103f9e1e 	bne	r2,zero,811131a8 <__reset+0xfb0f31a8>
81113330:	4004977a 	slli	r2,r8,29
81113334:	8822d0fa 	srli	r17,r17,3
81113338:	4010d0fa 	srli	r8,r8,3
8111333c:	9007883a 	mov	r3,r18
81113340:	1444b03a 	or	r2,r2,r17
81113344:	0101ffc4 	movi	r4,2047
81113348:	81002426 	beq	r16,r4,811133dc <__adddf3+0x2b8>
8111334c:	8120703a 	and	r16,r16,r4
81113350:	01000434 	movhi	r4,16
81113354:	213fffc4 	addi	r4,r4,-1
81113358:	4110703a 	and	r8,r8,r4
8111335c:	003fa806 	br	81113200 <__reset+0xfb0f3200>
81113360:	8089c83a 	sub	r4,r16,r2
81113364:	01005e0e 	bge	zero,r4,811134e0 <__adddf3+0x3bc>
81113368:	10002b26 	beq	r2,zero,81113418 <__adddf3+0x2f4>
8111336c:	0081ffc4 	movi	r2,2047
81113370:	80bf8b26 	beq	r16,r2,811131a0 <__reset+0xfb0f31a0>
81113374:	4a402034 	orhi	r9,r9,128
81113378:	00800e04 	movi	r2,56
8111337c:	1100a40e 	bge	r2,r4,81113610 <__adddf3+0x4ec>
81113380:	498cb03a 	or	r6,r9,r6
81113384:	300ac03a 	cmpne	r5,r6,zero
81113388:	0013883a 	mov	r9,zero
8111338c:	2c4b883a 	add	r5,r5,r17
81113390:	2c63803a 	cmpltu	r17,r5,r17
81113394:	4a11883a 	add	r8,r9,r8
81113398:	8a11883a 	add	r8,r17,r8
8111339c:	2823883a 	mov	r17,r5
811133a0:	4080202c 	andhi	r2,r8,128
811133a4:	103fe026 	beq	r2,zero,81113328 <__reset+0xfb0f3328>
811133a8:	84000044 	addi	r16,r16,1
811133ac:	0081ffc4 	movi	r2,2047
811133b0:	8080d226 	beq	r16,r2,811136fc <__adddf3+0x5d8>
811133b4:	00bfe034 	movhi	r2,65408
811133b8:	10bfffc4 	addi	r2,r2,-1
811133bc:	4090703a 	and	r8,r8,r2
811133c0:	880ad07a 	srli	r5,r17,1
811133c4:	400897fa 	slli	r4,r8,31
811133c8:	88c0004c 	andi	r3,r17,1
811133cc:	28e2b03a 	or	r17,r5,r3
811133d0:	4010d07a 	srli	r8,r8,1
811133d4:	2462b03a 	or	r17,r4,r17
811133d8:	003f7106 	br	811131a0 <__reset+0xfb0f31a0>
811133dc:	4088b03a 	or	r4,r8,r2
811133e0:	20014526 	beq	r4,zero,811138f8 <__adddf3+0x7d4>
811133e4:	01000434 	movhi	r4,16
811133e8:	42000234 	orhi	r8,r8,8
811133ec:	213fffc4 	addi	r4,r4,-1
811133f0:	4110703a 	and	r8,r8,r4
811133f4:	003f8206 	br	81113200 <__reset+0xfb0f3200>
811133f8:	18ffffc4 	addi	r3,r3,-1
811133fc:	1800491e 	bne	r3,zero,81113524 <__adddf3+0x400>
81113400:	898bc83a 	sub	r5,r17,r6
81113404:	8963803a 	cmpltu	r17,r17,r5
81113408:	4251c83a 	sub	r8,r8,r9
8111340c:	4451c83a 	sub	r8,r8,r17
81113410:	2823883a 	mov	r17,r5
81113414:	003f9f06 	br	81113294 <__reset+0xfb0f3294>
81113418:	4984b03a 	or	r2,r9,r6
8111341c:	103f6026 	beq	r2,zero,811131a0 <__reset+0xfb0f31a0>
81113420:	213fffc4 	addi	r4,r4,-1
81113424:	2000931e 	bne	r4,zero,81113674 <__adddf3+0x550>
81113428:	898d883a 	add	r6,r17,r6
8111342c:	3463803a 	cmpltu	r17,r6,r17
81113430:	4251883a 	add	r8,r8,r9
81113434:	8a11883a 	add	r8,r17,r8
81113438:	3023883a 	mov	r17,r6
8111343c:	003fd806 	br	811133a0 <__reset+0xfb0f33a0>
81113440:	1800541e 	bne	r3,zero,81113594 <__adddf3+0x470>
81113444:	80800044 	addi	r2,r16,1
81113448:	1081ffcc 	andi	r2,r2,2047
8111344c:	00c00044 	movi	r3,1
81113450:	1880a00e 	bge	r3,r2,811136d4 <__adddf3+0x5b0>
81113454:	8989c83a 	sub	r4,r17,r6
81113458:	8905803a 	cmpltu	r2,r17,r4
8111345c:	4267c83a 	sub	r19,r8,r9
81113460:	98a7c83a 	sub	r19,r19,r2
81113464:	9880202c 	andhi	r2,r19,128
81113468:	10006326 	beq	r2,zero,811135f8 <__adddf3+0x4d4>
8111346c:	3463c83a 	sub	r17,r6,r17
81113470:	4a07c83a 	sub	r3,r9,r8
81113474:	344d803a 	cmpltu	r6,r6,r17
81113478:	19a7c83a 	sub	r19,r3,r6
8111347c:	3825883a 	mov	r18,r7
81113480:	983f8a1e 	bne	r19,zero,811132ac <__reset+0xfb0f32ac>
81113484:	8809883a 	mov	r4,r17
81113488:	11089100 	call	81108910 <__clzsi2>
8111348c:	10800804 	addi	r2,r2,32
81113490:	10fffe04 	addi	r3,r2,-8
81113494:	010007c4 	movi	r4,31
81113498:	20ff890e 	bge	r4,r3,811132c0 <__reset+0xfb0f32c0>
8111349c:	10bff604 	addi	r2,r2,-40
811134a0:	8884983a 	sll	r2,r17,r2
811134a4:	0023883a 	mov	r17,zero
811134a8:	1c3f8c0e 	bge	r3,r16,811132dc <__reset+0xfb0f32dc>
811134ac:	023fe034 	movhi	r8,65408
811134b0:	423fffc4 	addi	r8,r8,-1
811134b4:	80e1c83a 	sub	r16,r16,r3
811134b8:	1210703a 	and	r8,r2,r8
811134bc:	003f3806 	br	811131a0 <__reset+0xfb0f31a0>
811134c0:	9007883a 	mov	r3,r18
811134c4:	0011883a 	mov	r8,zero
811134c8:	0005883a 	mov	r2,zero
811134cc:	003f4c06 	br	81113200 <__reset+0xfb0f3200>
811134d0:	498cb03a 	or	r6,r9,r6
811134d4:	300cc03a 	cmpne	r6,r6,zero
811134d8:	0007883a 	mov	r3,zero
811134dc:	003f6806 	br	81113280 <__reset+0xfb0f3280>
811134e0:	20009c1e 	bne	r4,zero,81113754 <__adddf3+0x630>
811134e4:	80800044 	addi	r2,r16,1
811134e8:	1141ffcc 	andi	r5,r2,2047
811134ec:	01000044 	movi	r4,1
811134f0:	2140670e 	bge	r4,r5,81113690 <__adddf3+0x56c>
811134f4:	0101ffc4 	movi	r4,2047
811134f8:	11007f26 	beq	r2,r4,811136f8 <__adddf3+0x5d4>
811134fc:	898d883a 	add	r6,r17,r6
81113500:	4247883a 	add	r3,r8,r9
81113504:	3451803a 	cmpltu	r8,r6,r17
81113508:	40d1883a 	add	r8,r8,r3
8111350c:	402297fa 	slli	r17,r8,31
81113510:	300cd07a 	srli	r6,r6,1
81113514:	4010d07a 	srli	r8,r8,1
81113518:	1021883a 	mov	r16,r2
8111351c:	89a2b03a 	or	r17,r17,r6
81113520:	003f1f06 	br	811131a0 <__reset+0xfb0f31a0>
81113524:	0081ffc4 	movi	r2,2047
81113528:	80bf481e 	bne	r16,r2,8111324c <__reset+0xfb0f324c>
8111352c:	003f1c06 	br	811131a0 <__reset+0xfb0f31a0>
81113530:	843ff844 	addi	r16,r16,-31
81113534:	01000804 	movi	r4,32
81113538:	1406d83a 	srl	r3,r2,r16
8111353c:	41005026 	beq	r8,r4,81113680 <__adddf3+0x55c>
81113540:	01001004 	movi	r4,64
81113544:	2211c83a 	sub	r8,r4,r8
81113548:	1204983a 	sll	r2,r2,r8
8111354c:	88a2b03a 	or	r17,r17,r2
81113550:	8822c03a 	cmpne	r17,r17,zero
81113554:	1c62b03a 	or	r17,r3,r17
81113558:	0011883a 	mov	r8,zero
8111355c:	0021883a 	mov	r16,zero
81113560:	003f7106 	br	81113328 <__reset+0xfb0f3328>
81113564:	193ff804 	addi	r4,r3,-32
81113568:	00800804 	movi	r2,32
8111356c:	4908d83a 	srl	r4,r9,r4
81113570:	18804526 	beq	r3,r2,81113688 <__adddf3+0x564>
81113574:	00801004 	movi	r2,64
81113578:	10c5c83a 	sub	r2,r2,r3
8111357c:	4886983a 	sll	r3,r9,r2
81113580:	198cb03a 	or	r6,r3,r6
81113584:	300cc03a 	cmpne	r6,r6,zero
81113588:	218cb03a 	or	r6,r4,r6
8111358c:	0007883a 	mov	r3,zero
81113590:	003f3b06 	br	81113280 <__reset+0xfb0f3280>
81113594:	80002a26 	beq	r16,zero,81113640 <__adddf3+0x51c>
81113598:	0101ffc4 	movi	r4,2047
8111359c:	11006826 	beq	r2,r4,81113740 <__adddf3+0x61c>
811135a0:	00c7c83a 	sub	r3,zero,r3
811135a4:	42002034 	orhi	r8,r8,128
811135a8:	01000e04 	movi	r4,56
811135ac:	20c07c16 	blt	r4,r3,811137a0 <__adddf3+0x67c>
811135b0:	010007c4 	movi	r4,31
811135b4:	20c0da16 	blt	r4,r3,81113920 <__adddf3+0x7fc>
811135b8:	01000804 	movi	r4,32
811135bc:	20c9c83a 	sub	r4,r4,r3
811135c0:	4114983a 	sll	r10,r8,r4
811135c4:	88cad83a 	srl	r5,r17,r3
811135c8:	8908983a 	sll	r4,r17,r4
811135cc:	40c6d83a 	srl	r3,r8,r3
811135d0:	5162b03a 	or	r17,r10,r5
811135d4:	2008c03a 	cmpne	r4,r4,zero
811135d8:	8922b03a 	or	r17,r17,r4
811135dc:	3463c83a 	sub	r17,r6,r17
811135e0:	48c7c83a 	sub	r3,r9,r3
811135e4:	344d803a 	cmpltu	r6,r6,r17
811135e8:	1991c83a 	sub	r8,r3,r6
811135ec:	1021883a 	mov	r16,r2
811135f0:	3825883a 	mov	r18,r7
811135f4:	003f2706 	br	81113294 <__reset+0xfb0f3294>
811135f8:	24d0b03a 	or	r8,r4,r19
811135fc:	40001b1e 	bne	r8,zero,8111366c <__adddf3+0x548>
81113600:	0005883a 	mov	r2,zero
81113604:	0007883a 	mov	r3,zero
81113608:	0021883a 	mov	r16,zero
8111360c:	003f4d06 	br	81113344 <__reset+0xfb0f3344>
81113610:	008007c4 	movi	r2,31
81113614:	11003c16 	blt	r2,r4,81113708 <__adddf3+0x5e4>
81113618:	00800804 	movi	r2,32
8111361c:	1105c83a 	sub	r2,r2,r4
81113620:	488e983a 	sll	r7,r9,r2
81113624:	310ad83a 	srl	r5,r6,r4
81113628:	3084983a 	sll	r2,r6,r2
8111362c:	4912d83a 	srl	r9,r9,r4
81113630:	394ab03a 	or	r5,r7,r5
81113634:	1004c03a 	cmpne	r2,r2,zero
81113638:	288ab03a 	or	r5,r5,r2
8111363c:	003f5306 	br	8111338c <__reset+0xfb0f338c>
81113640:	4448b03a 	or	r4,r8,r17
81113644:	20003e26 	beq	r4,zero,81113740 <__adddf3+0x61c>
81113648:	00c6303a 	nor	r3,zero,r3
8111364c:	18003a1e 	bne	r3,zero,81113738 <__adddf3+0x614>
81113650:	3463c83a 	sub	r17,r6,r17
81113654:	4a07c83a 	sub	r3,r9,r8
81113658:	344d803a 	cmpltu	r6,r6,r17
8111365c:	1991c83a 	sub	r8,r3,r6
81113660:	1021883a 	mov	r16,r2
81113664:	3825883a 	mov	r18,r7
81113668:	003f0a06 	br	81113294 <__reset+0xfb0f3294>
8111366c:	2023883a 	mov	r17,r4
81113670:	003f0d06 	br	811132a8 <__reset+0xfb0f32a8>
81113674:	0081ffc4 	movi	r2,2047
81113678:	80bf3f1e 	bne	r16,r2,81113378 <__reset+0xfb0f3378>
8111367c:	003ec806 	br	811131a0 <__reset+0xfb0f31a0>
81113680:	0005883a 	mov	r2,zero
81113684:	003fb106 	br	8111354c <__reset+0xfb0f354c>
81113688:	0007883a 	mov	r3,zero
8111368c:	003fbc06 	br	81113580 <__reset+0xfb0f3580>
81113690:	4444b03a 	or	r2,r8,r17
81113694:	8000871e 	bne	r16,zero,811138b4 <__adddf3+0x790>
81113698:	1000ba26 	beq	r2,zero,81113984 <__adddf3+0x860>
8111369c:	4984b03a 	or	r2,r9,r6
811136a0:	103ebf26 	beq	r2,zero,811131a0 <__reset+0xfb0f31a0>
811136a4:	8985883a 	add	r2,r17,r6
811136a8:	4247883a 	add	r3,r8,r9
811136ac:	1451803a 	cmpltu	r8,r2,r17
811136b0:	40d1883a 	add	r8,r8,r3
811136b4:	40c0202c 	andhi	r3,r8,128
811136b8:	1023883a 	mov	r17,r2
811136bc:	183f1a26 	beq	r3,zero,81113328 <__reset+0xfb0f3328>
811136c0:	00bfe034 	movhi	r2,65408
811136c4:	10bfffc4 	addi	r2,r2,-1
811136c8:	2021883a 	mov	r16,r4
811136cc:	4090703a 	and	r8,r8,r2
811136d0:	003eb306 	br	811131a0 <__reset+0xfb0f31a0>
811136d4:	4444b03a 	or	r2,r8,r17
811136d8:	8000291e 	bne	r16,zero,81113780 <__adddf3+0x65c>
811136dc:	10004b1e 	bne	r2,zero,8111380c <__adddf3+0x6e8>
811136e0:	4990b03a 	or	r8,r9,r6
811136e4:	40008b26 	beq	r8,zero,81113914 <__adddf3+0x7f0>
811136e8:	4811883a 	mov	r8,r9
811136ec:	3023883a 	mov	r17,r6
811136f0:	3825883a 	mov	r18,r7
811136f4:	003eaa06 	br	811131a0 <__reset+0xfb0f31a0>
811136f8:	1021883a 	mov	r16,r2
811136fc:	0011883a 	mov	r8,zero
81113700:	0005883a 	mov	r2,zero
81113704:	003f0f06 	br	81113344 <__reset+0xfb0f3344>
81113708:	217ff804 	addi	r5,r4,-32
8111370c:	00800804 	movi	r2,32
81113710:	494ad83a 	srl	r5,r9,r5
81113714:	20807d26 	beq	r4,r2,8111390c <__adddf3+0x7e8>
81113718:	00801004 	movi	r2,64
8111371c:	1109c83a 	sub	r4,r2,r4
81113720:	4912983a 	sll	r9,r9,r4
81113724:	498cb03a 	or	r6,r9,r6
81113728:	300cc03a 	cmpne	r6,r6,zero
8111372c:	298ab03a 	or	r5,r5,r6
81113730:	0013883a 	mov	r9,zero
81113734:	003f1506 	br	8111338c <__reset+0xfb0f338c>
81113738:	0101ffc4 	movi	r4,2047
8111373c:	113f9a1e 	bne	r2,r4,811135a8 <__reset+0xfb0f35a8>
81113740:	4811883a 	mov	r8,r9
81113744:	3023883a 	mov	r17,r6
81113748:	1021883a 	mov	r16,r2
8111374c:	3825883a 	mov	r18,r7
81113750:	003e9306 	br	811131a0 <__reset+0xfb0f31a0>
81113754:	8000161e 	bne	r16,zero,811137b0 <__adddf3+0x68c>
81113758:	444ab03a 	or	r5,r8,r17
8111375c:	28005126 	beq	r5,zero,811138a4 <__adddf3+0x780>
81113760:	0108303a 	nor	r4,zero,r4
81113764:	20004d1e 	bne	r4,zero,8111389c <__adddf3+0x778>
81113768:	89a3883a 	add	r17,r17,r6
8111376c:	4253883a 	add	r9,r8,r9
81113770:	898d803a 	cmpltu	r6,r17,r6
81113774:	3251883a 	add	r8,r6,r9
81113778:	1021883a 	mov	r16,r2
8111377c:	003f0806 	br	811133a0 <__reset+0xfb0f33a0>
81113780:	1000301e 	bne	r2,zero,81113844 <__adddf3+0x720>
81113784:	4984b03a 	or	r2,r9,r6
81113788:	10007126 	beq	r2,zero,81113950 <__adddf3+0x82c>
8111378c:	4811883a 	mov	r8,r9
81113790:	3023883a 	mov	r17,r6
81113794:	3825883a 	mov	r18,r7
81113798:	0401ffc4 	movi	r16,2047
8111379c:	003e8006 	br	811131a0 <__reset+0xfb0f31a0>
811137a0:	4462b03a 	or	r17,r8,r17
811137a4:	8822c03a 	cmpne	r17,r17,zero
811137a8:	0007883a 	mov	r3,zero
811137ac:	003f8b06 	br	811135dc <__reset+0xfb0f35dc>
811137b0:	0141ffc4 	movi	r5,2047
811137b4:	11403b26 	beq	r2,r5,811138a4 <__adddf3+0x780>
811137b8:	0109c83a 	sub	r4,zero,r4
811137bc:	42002034 	orhi	r8,r8,128
811137c0:	01400e04 	movi	r5,56
811137c4:	29006716 	blt	r5,r4,81113964 <__adddf3+0x840>
811137c8:	014007c4 	movi	r5,31
811137cc:	29007016 	blt	r5,r4,81113990 <__adddf3+0x86c>
811137d0:	01400804 	movi	r5,32
811137d4:	290bc83a 	sub	r5,r5,r4
811137d8:	4154983a 	sll	r10,r8,r5
811137dc:	890ed83a 	srl	r7,r17,r4
811137e0:	894a983a 	sll	r5,r17,r5
811137e4:	4108d83a 	srl	r4,r8,r4
811137e8:	51e2b03a 	or	r17,r10,r7
811137ec:	280ac03a 	cmpne	r5,r5,zero
811137f0:	8962b03a 	or	r17,r17,r5
811137f4:	89a3883a 	add	r17,r17,r6
811137f8:	2253883a 	add	r9,r4,r9
811137fc:	898d803a 	cmpltu	r6,r17,r6
81113800:	3251883a 	add	r8,r6,r9
81113804:	1021883a 	mov	r16,r2
81113808:	003ee506 	br	811133a0 <__reset+0xfb0f33a0>
8111380c:	4984b03a 	or	r2,r9,r6
81113810:	103e6326 	beq	r2,zero,811131a0 <__reset+0xfb0f31a0>
81113814:	8987c83a 	sub	r3,r17,r6
81113818:	88c9803a 	cmpltu	r4,r17,r3
8111381c:	4245c83a 	sub	r2,r8,r9
81113820:	1105c83a 	sub	r2,r2,r4
81113824:	1100202c 	andhi	r4,r2,128
81113828:	203ebb26 	beq	r4,zero,81113318 <__reset+0xfb0f3318>
8111382c:	3463c83a 	sub	r17,r6,r17
81113830:	4a07c83a 	sub	r3,r9,r8
81113834:	344d803a 	cmpltu	r6,r6,r17
81113838:	1991c83a 	sub	r8,r3,r6
8111383c:	3825883a 	mov	r18,r7
81113840:	003e5706 	br	811131a0 <__reset+0xfb0f31a0>
81113844:	4984b03a 	or	r2,r9,r6
81113848:	10002e26 	beq	r2,zero,81113904 <__adddf3+0x7e0>
8111384c:	4004d0fa 	srli	r2,r8,3
81113850:	8822d0fa 	srli	r17,r17,3
81113854:	4010977a 	slli	r8,r8,29
81113858:	10c0022c 	andhi	r3,r2,8
8111385c:	4462b03a 	or	r17,r8,r17
81113860:	18000826 	beq	r3,zero,81113884 <__adddf3+0x760>
81113864:	4808d0fa 	srli	r4,r9,3
81113868:	20c0022c 	andhi	r3,r4,8
8111386c:	1800051e 	bne	r3,zero,81113884 <__adddf3+0x760>
81113870:	300cd0fa 	srli	r6,r6,3
81113874:	4806977a 	slli	r3,r9,29
81113878:	2005883a 	mov	r2,r4
8111387c:	3825883a 	mov	r18,r7
81113880:	19a2b03a 	or	r17,r3,r6
81113884:	8810d77a 	srli	r8,r17,29
81113888:	100490fa 	slli	r2,r2,3
8111388c:	882290fa 	slli	r17,r17,3
81113890:	0401ffc4 	movi	r16,2047
81113894:	4090b03a 	or	r8,r8,r2
81113898:	003e4106 	br	811131a0 <__reset+0xfb0f31a0>
8111389c:	0141ffc4 	movi	r5,2047
811138a0:	117fc71e 	bne	r2,r5,811137c0 <__reset+0xfb0f37c0>
811138a4:	4811883a 	mov	r8,r9
811138a8:	3023883a 	mov	r17,r6
811138ac:	1021883a 	mov	r16,r2
811138b0:	003e3b06 	br	811131a0 <__reset+0xfb0f31a0>
811138b4:	10002f26 	beq	r2,zero,81113974 <__adddf3+0x850>
811138b8:	4984b03a 	or	r2,r9,r6
811138bc:	10001126 	beq	r2,zero,81113904 <__adddf3+0x7e0>
811138c0:	4004d0fa 	srli	r2,r8,3
811138c4:	8822d0fa 	srli	r17,r17,3
811138c8:	4010977a 	slli	r8,r8,29
811138cc:	10c0022c 	andhi	r3,r2,8
811138d0:	4462b03a 	or	r17,r8,r17
811138d4:	183feb26 	beq	r3,zero,81113884 <__reset+0xfb0f3884>
811138d8:	4808d0fa 	srli	r4,r9,3
811138dc:	20c0022c 	andhi	r3,r4,8
811138e0:	183fe81e 	bne	r3,zero,81113884 <__reset+0xfb0f3884>
811138e4:	300cd0fa 	srli	r6,r6,3
811138e8:	4806977a 	slli	r3,r9,29
811138ec:	2005883a 	mov	r2,r4
811138f0:	19a2b03a 	or	r17,r3,r6
811138f4:	003fe306 	br	81113884 <__reset+0xfb0f3884>
811138f8:	0011883a 	mov	r8,zero
811138fc:	0005883a 	mov	r2,zero
81113900:	003e3f06 	br	81113200 <__reset+0xfb0f3200>
81113904:	0401ffc4 	movi	r16,2047
81113908:	003e2506 	br	811131a0 <__reset+0xfb0f31a0>
8111390c:	0013883a 	mov	r9,zero
81113910:	003f8406 	br	81113724 <__reset+0xfb0f3724>
81113914:	0005883a 	mov	r2,zero
81113918:	0007883a 	mov	r3,zero
8111391c:	003e8906 	br	81113344 <__reset+0xfb0f3344>
81113920:	197ff804 	addi	r5,r3,-32
81113924:	01000804 	movi	r4,32
81113928:	414ad83a 	srl	r5,r8,r5
8111392c:	19002426 	beq	r3,r4,811139c0 <__adddf3+0x89c>
81113930:	01001004 	movi	r4,64
81113934:	20c7c83a 	sub	r3,r4,r3
81113938:	40c6983a 	sll	r3,r8,r3
8111393c:	1c46b03a 	or	r3,r3,r17
81113940:	1806c03a 	cmpne	r3,r3,zero
81113944:	28e2b03a 	or	r17,r5,r3
81113948:	0007883a 	mov	r3,zero
8111394c:	003f2306 	br	811135dc <__reset+0xfb0f35dc>
81113950:	0007883a 	mov	r3,zero
81113954:	5811883a 	mov	r8,r11
81113958:	00bfffc4 	movi	r2,-1
8111395c:	0401ffc4 	movi	r16,2047
81113960:	003e7806 	br	81113344 <__reset+0xfb0f3344>
81113964:	4462b03a 	or	r17,r8,r17
81113968:	8822c03a 	cmpne	r17,r17,zero
8111396c:	0009883a 	mov	r4,zero
81113970:	003fa006 	br	811137f4 <__reset+0xfb0f37f4>
81113974:	4811883a 	mov	r8,r9
81113978:	3023883a 	mov	r17,r6
8111397c:	0401ffc4 	movi	r16,2047
81113980:	003e0706 	br	811131a0 <__reset+0xfb0f31a0>
81113984:	4811883a 	mov	r8,r9
81113988:	3023883a 	mov	r17,r6
8111398c:	003e0406 	br	811131a0 <__reset+0xfb0f31a0>
81113990:	21fff804 	addi	r7,r4,-32
81113994:	01400804 	movi	r5,32
81113998:	41ced83a 	srl	r7,r8,r7
8111399c:	21400a26 	beq	r4,r5,811139c8 <__adddf3+0x8a4>
811139a0:	01401004 	movi	r5,64
811139a4:	2909c83a 	sub	r4,r5,r4
811139a8:	4108983a 	sll	r4,r8,r4
811139ac:	2448b03a 	or	r4,r4,r17
811139b0:	2008c03a 	cmpne	r4,r4,zero
811139b4:	3922b03a 	or	r17,r7,r4
811139b8:	0009883a 	mov	r4,zero
811139bc:	003f8d06 	br	811137f4 <__reset+0xfb0f37f4>
811139c0:	0007883a 	mov	r3,zero
811139c4:	003fdd06 	br	8111393c <__reset+0xfb0f393c>
811139c8:	0009883a 	mov	r4,zero
811139cc:	003ff706 	br	811139ac <__reset+0xfb0f39ac>

811139d0 <__divdf3>:
811139d0:	defff204 	addi	sp,sp,-56
811139d4:	dd400915 	stw	r21,36(sp)
811139d8:	282ad53a 	srli	r21,r5,20
811139dc:	dd000815 	stw	r20,32(sp)
811139e0:	2828d7fa 	srli	r20,r5,31
811139e4:	dc000415 	stw	r16,16(sp)
811139e8:	04000434 	movhi	r16,16
811139ec:	df000c15 	stw	fp,48(sp)
811139f0:	843fffc4 	addi	r16,r16,-1
811139f4:	dfc00d15 	stw	ra,52(sp)
811139f8:	ddc00b15 	stw	r23,44(sp)
811139fc:	dd800a15 	stw	r22,40(sp)
81113a00:	dcc00715 	stw	r19,28(sp)
81113a04:	dc800615 	stw	r18,24(sp)
81113a08:	dc400515 	stw	r17,20(sp)
81113a0c:	ad41ffcc 	andi	r21,r21,2047
81113a10:	2c20703a 	and	r16,r5,r16
81113a14:	a7003fcc 	andi	fp,r20,255
81113a18:	a8006126 	beq	r21,zero,81113ba0 <__divdf3+0x1d0>
81113a1c:	0081ffc4 	movi	r2,2047
81113a20:	2025883a 	mov	r18,r4
81113a24:	a8803726 	beq	r21,r2,81113b04 <__divdf3+0x134>
81113a28:	80800434 	orhi	r2,r16,16
81113a2c:	100490fa 	slli	r2,r2,3
81113a30:	2020d77a 	srli	r16,r4,29
81113a34:	202490fa 	slli	r18,r4,3
81113a38:	ad7f0044 	addi	r21,r21,-1023
81113a3c:	80a0b03a 	or	r16,r16,r2
81113a40:	0027883a 	mov	r19,zero
81113a44:	0013883a 	mov	r9,zero
81113a48:	3804d53a 	srli	r2,r7,20
81113a4c:	382cd7fa 	srli	r22,r7,31
81113a50:	04400434 	movhi	r17,16
81113a54:	8c7fffc4 	addi	r17,r17,-1
81113a58:	1081ffcc 	andi	r2,r2,2047
81113a5c:	3011883a 	mov	r8,r6
81113a60:	3c62703a 	and	r17,r7,r17
81113a64:	b5c03fcc 	andi	r23,r22,255
81113a68:	10006c26 	beq	r2,zero,81113c1c <__divdf3+0x24c>
81113a6c:	00c1ffc4 	movi	r3,2047
81113a70:	10c06426 	beq	r2,r3,81113c04 <__divdf3+0x234>
81113a74:	88c00434 	orhi	r3,r17,16
81113a78:	180690fa 	slli	r3,r3,3
81113a7c:	3022d77a 	srli	r17,r6,29
81113a80:	301090fa 	slli	r8,r6,3
81113a84:	10bf0044 	addi	r2,r2,-1023
81113a88:	88e2b03a 	or	r17,r17,r3
81113a8c:	000f883a 	mov	r7,zero
81113a90:	a58cf03a 	xor	r6,r20,r22
81113a94:	3cc8b03a 	or	r4,r7,r19
81113a98:	a8abc83a 	sub	r21,r21,r2
81113a9c:	008003c4 	movi	r2,15
81113aa0:	3007883a 	mov	r3,r6
81113aa4:	34c03fcc 	andi	r19,r6,255
81113aa8:	11009036 	bltu	r2,r4,81113cec <__divdf3+0x31c>
81113aac:	200890ba 	slli	r4,r4,2
81113ab0:	00a04474 	movhi	r2,33041
81113ab4:	108eb104 	addi	r2,r2,15044
81113ab8:	2089883a 	add	r4,r4,r2
81113abc:	20800017 	ldw	r2,0(r4)
81113ac0:	1000683a 	jmp	r2
81113ac4:	81113cec 	andhi	r4,r16,17651
81113ac8:	81113b3c 	xorhi	r4,r16,17644
81113acc:	81113cdc 	xori	r4,r16,17651
81113ad0:	81113b30 	cmpltui	r4,r16,17644
81113ad4:	81113cdc 	xori	r4,r16,17651
81113ad8:	81113cb0 	cmpltui	r4,r16,17650
81113adc:	81113cdc 	xori	r4,r16,17651
81113ae0:	81113b30 	cmpltui	r4,r16,17644
81113ae4:	81113b3c 	xorhi	r4,r16,17644
81113ae8:	81113b3c 	xorhi	r4,r16,17644
81113aec:	81113cb0 	cmpltui	r4,r16,17650
81113af0:	81113b30 	cmpltui	r4,r16,17644
81113af4:	81113b20 	cmpeqi	r4,r16,17644
81113af8:	81113b20 	cmpeqi	r4,r16,17644
81113afc:	81113b20 	cmpeqi	r4,r16,17644
81113b00:	81113fd0 	cmplti	r4,r16,17663
81113b04:	2404b03a 	or	r2,r4,r16
81113b08:	1000661e 	bne	r2,zero,81113ca4 <__divdf3+0x2d4>
81113b0c:	04c00204 	movi	r19,8
81113b10:	0021883a 	mov	r16,zero
81113b14:	0025883a 	mov	r18,zero
81113b18:	02400084 	movi	r9,2
81113b1c:	003fca06 	br	81113a48 <__reset+0xfb0f3a48>
81113b20:	8023883a 	mov	r17,r16
81113b24:	9011883a 	mov	r8,r18
81113b28:	e02f883a 	mov	r23,fp
81113b2c:	480f883a 	mov	r7,r9
81113b30:	00800084 	movi	r2,2
81113b34:	3881311e 	bne	r7,r2,81113ffc <__divdf3+0x62c>
81113b38:	b827883a 	mov	r19,r23
81113b3c:	98c0004c 	andi	r3,r19,1
81113b40:	0081ffc4 	movi	r2,2047
81113b44:	000b883a 	mov	r5,zero
81113b48:	0025883a 	mov	r18,zero
81113b4c:	1004953a 	slli	r2,r2,20
81113b50:	18c03fcc 	andi	r3,r3,255
81113b54:	04400434 	movhi	r17,16
81113b58:	8c7fffc4 	addi	r17,r17,-1
81113b5c:	180697fa 	slli	r3,r3,31
81113b60:	2c4a703a 	and	r5,r5,r17
81113b64:	288ab03a 	or	r5,r5,r2
81113b68:	28c6b03a 	or	r3,r5,r3
81113b6c:	9005883a 	mov	r2,r18
81113b70:	dfc00d17 	ldw	ra,52(sp)
81113b74:	df000c17 	ldw	fp,48(sp)
81113b78:	ddc00b17 	ldw	r23,44(sp)
81113b7c:	dd800a17 	ldw	r22,40(sp)
81113b80:	dd400917 	ldw	r21,36(sp)
81113b84:	dd000817 	ldw	r20,32(sp)
81113b88:	dcc00717 	ldw	r19,28(sp)
81113b8c:	dc800617 	ldw	r18,24(sp)
81113b90:	dc400517 	ldw	r17,20(sp)
81113b94:	dc000417 	ldw	r16,16(sp)
81113b98:	dec00e04 	addi	sp,sp,56
81113b9c:	f800283a 	ret
81113ba0:	2404b03a 	or	r2,r4,r16
81113ba4:	2027883a 	mov	r19,r4
81113ba8:	10003926 	beq	r2,zero,81113c90 <__divdf3+0x2c0>
81113bac:	80012e26 	beq	r16,zero,81114068 <__divdf3+0x698>
81113bb0:	8009883a 	mov	r4,r16
81113bb4:	d9800315 	stw	r6,12(sp)
81113bb8:	d9c00215 	stw	r7,8(sp)
81113bbc:	11089100 	call	81108910 <__clzsi2>
81113bc0:	d9800317 	ldw	r6,12(sp)
81113bc4:	d9c00217 	ldw	r7,8(sp)
81113bc8:	113ffd44 	addi	r4,r2,-11
81113bcc:	00c00704 	movi	r3,28
81113bd0:	19012116 	blt	r3,r4,81114058 <__divdf3+0x688>
81113bd4:	00c00744 	movi	r3,29
81113bd8:	147ffe04 	addi	r17,r2,-8
81113bdc:	1907c83a 	sub	r3,r3,r4
81113be0:	8460983a 	sll	r16,r16,r17
81113be4:	98c6d83a 	srl	r3,r19,r3
81113be8:	9c64983a 	sll	r18,r19,r17
81113bec:	1c20b03a 	or	r16,r3,r16
81113bf0:	1080fcc4 	addi	r2,r2,1011
81113bf4:	00abc83a 	sub	r21,zero,r2
81113bf8:	0027883a 	mov	r19,zero
81113bfc:	0013883a 	mov	r9,zero
81113c00:	003f9106 	br	81113a48 <__reset+0xfb0f3a48>
81113c04:	3446b03a 	or	r3,r6,r17
81113c08:	18001f1e 	bne	r3,zero,81113c88 <__divdf3+0x2b8>
81113c0c:	0023883a 	mov	r17,zero
81113c10:	0011883a 	mov	r8,zero
81113c14:	01c00084 	movi	r7,2
81113c18:	003f9d06 	br	81113a90 <__reset+0xfb0f3a90>
81113c1c:	3446b03a 	or	r3,r6,r17
81113c20:	18001526 	beq	r3,zero,81113c78 <__divdf3+0x2a8>
81113c24:	88011b26 	beq	r17,zero,81114094 <__divdf3+0x6c4>
81113c28:	8809883a 	mov	r4,r17
81113c2c:	d9800315 	stw	r6,12(sp)
81113c30:	da400115 	stw	r9,4(sp)
81113c34:	11089100 	call	81108910 <__clzsi2>
81113c38:	d9800317 	ldw	r6,12(sp)
81113c3c:	da400117 	ldw	r9,4(sp)
81113c40:	113ffd44 	addi	r4,r2,-11
81113c44:	00c00704 	movi	r3,28
81113c48:	19010e16 	blt	r3,r4,81114084 <__divdf3+0x6b4>
81113c4c:	00c00744 	movi	r3,29
81113c50:	123ffe04 	addi	r8,r2,-8
81113c54:	1907c83a 	sub	r3,r3,r4
81113c58:	8a22983a 	sll	r17,r17,r8
81113c5c:	30c6d83a 	srl	r3,r6,r3
81113c60:	3210983a 	sll	r8,r6,r8
81113c64:	1c62b03a 	or	r17,r3,r17
81113c68:	1080fcc4 	addi	r2,r2,1011
81113c6c:	0085c83a 	sub	r2,zero,r2
81113c70:	000f883a 	mov	r7,zero
81113c74:	003f8606 	br	81113a90 <__reset+0xfb0f3a90>
81113c78:	0023883a 	mov	r17,zero
81113c7c:	0011883a 	mov	r8,zero
81113c80:	01c00044 	movi	r7,1
81113c84:	003f8206 	br	81113a90 <__reset+0xfb0f3a90>
81113c88:	01c000c4 	movi	r7,3
81113c8c:	003f8006 	br	81113a90 <__reset+0xfb0f3a90>
81113c90:	04c00104 	movi	r19,4
81113c94:	0021883a 	mov	r16,zero
81113c98:	0025883a 	mov	r18,zero
81113c9c:	02400044 	movi	r9,1
81113ca0:	003f6906 	br	81113a48 <__reset+0xfb0f3a48>
81113ca4:	04c00304 	movi	r19,12
81113ca8:	024000c4 	movi	r9,3
81113cac:	003f6606 	br	81113a48 <__reset+0xfb0f3a48>
81113cb0:	01400434 	movhi	r5,16
81113cb4:	0007883a 	mov	r3,zero
81113cb8:	297fffc4 	addi	r5,r5,-1
81113cbc:	04bfffc4 	movi	r18,-1
81113cc0:	0081ffc4 	movi	r2,2047
81113cc4:	003fa106 	br	81113b4c <__reset+0xfb0f3b4c>
81113cc8:	00c00044 	movi	r3,1
81113ccc:	1887c83a 	sub	r3,r3,r2
81113cd0:	01000e04 	movi	r4,56
81113cd4:	20c1210e 	bge	r4,r3,8111415c <__divdf3+0x78c>
81113cd8:	98c0004c 	andi	r3,r19,1
81113cdc:	0005883a 	mov	r2,zero
81113ce0:	000b883a 	mov	r5,zero
81113ce4:	0025883a 	mov	r18,zero
81113ce8:	003f9806 	br	81113b4c <__reset+0xfb0f3b4c>
81113cec:	8c00fd36 	bltu	r17,r16,811140e4 <__divdf3+0x714>
81113cf0:	8440fb26 	beq	r16,r17,811140e0 <__divdf3+0x710>
81113cf4:	8007883a 	mov	r3,r16
81113cf8:	ad7fffc4 	addi	r21,r21,-1
81113cfc:	0021883a 	mov	r16,zero
81113d00:	4004d63a 	srli	r2,r8,24
81113d04:	8822923a 	slli	r17,r17,8
81113d08:	1809883a 	mov	r4,r3
81113d0c:	402c923a 	slli	r22,r8,8
81113d10:	88b8b03a 	or	fp,r17,r2
81113d14:	e028d43a 	srli	r20,fp,16
81113d18:	d8c00015 	stw	r3,0(sp)
81113d1c:	e5ffffcc 	andi	r23,fp,65535
81113d20:	a00b883a 	mov	r5,r20
81113d24:	11130680 	call	81113068 <__udivsi3>
81113d28:	d8c00017 	ldw	r3,0(sp)
81113d2c:	a00b883a 	mov	r5,r20
81113d30:	d8800315 	stw	r2,12(sp)
81113d34:	1809883a 	mov	r4,r3
81113d38:	11130cc0 	call	811130cc <__umodsi3>
81113d3c:	d9800317 	ldw	r6,12(sp)
81113d40:	1006943a 	slli	r3,r2,16
81113d44:	9004d43a 	srli	r2,r18,16
81113d48:	b9a3383a 	mul	r17,r23,r6
81113d4c:	10c4b03a 	or	r2,r2,r3
81113d50:	1440062e 	bgeu	r2,r17,81113d6c <__divdf3+0x39c>
81113d54:	1705883a 	add	r2,r2,fp
81113d58:	30ffffc4 	addi	r3,r6,-1
81113d5c:	1700ee36 	bltu	r2,fp,81114118 <__divdf3+0x748>
81113d60:	1440ed2e 	bgeu	r2,r17,81114118 <__divdf3+0x748>
81113d64:	31bfff84 	addi	r6,r6,-2
81113d68:	1705883a 	add	r2,r2,fp
81113d6c:	1463c83a 	sub	r17,r2,r17
81113d70:	a00b883a 	mov	r5,r20
81113d74:	8809883a 	mov	r4,r17
81113d78:	d9800315 	stw	r6,12(sp)
81113d7c:	11130680 	call	81113068 <__udivsi3>
81113d80:	a00b883a 	mov	r5,r20
81113d84:	8809883a 	mov	r4,r17
81113d88:	d8800215 	stw	r2,8(sp)
81113d8c:	11130cc0 	call	811130cc <__umodsi3>
81113d90:	d9c00217 	ldw	r7,8(sp)
81113d94:	1004943a 	slli	r2,r2,16
81113d98:	94bfffcc 	andi	r18,r18,65535
81113d9c:	b9d1383a 	mul	r8,r23,r7
81113da0:	90a4b03a 	or	r18,r18,r2
81113da4:	d9800317 	ldw	r6,12(sp)
81113da8:	9200062e 	bgeu	r18,r8,81113dc4 <__divdf3+0x3f4>
81113dac:	9725883a 	add	r18,r18,fp
81113db0:	38bfffc4 	addi	r2,r7,-1
81113db4:	9700d636 	bltu	r18,fp,81114110 <__divdf3+0x740>
81113db8:	9200d52e 	bgeu	r18,r8,81114110 <__divdf3+0x740>
81113dbc:	39ffff84 	addi	r7,r7,-2
81113dc0:	9725883a 	add	r18,r18,fp
81113dc4:	3004943a 	slli	r2,r6,16
81113dc8:	b012d43a 	srli	r9,r22,16
81113dcc:	b1bfffcc 	andi	r6,r22,65535
81113dd0:	11e2b03a 	or	r17,r2,r7
81113dd4:	8806d43a 	srli	r3,r17,16
81113dd8:	893fffcc 	andi	r4,r17,65535
81113ddc:	218b383a 	mul	r5,r4,r6
81113de0:	30c5383a 	mul	r2,r6,r3
81113de4:	2249383a 	mul	r4,r4,r9
81113de8:	280ed43a 	srli	r7,r5,16
81113dec:	9225c83a 	sub	r18,r18,r8
81113df0:	2089883a 	add	r4,r4,r2
81113df4:	3909883a 	add	r4,r7,r4
81113df8:	1a47383a 	mul	r3,r3,r9
81113dfc:	2080022e 	bgeu	r4,r2,81113e08 <__divdf3+0x438>
81113e00:	00800074 	movhi	r2,1
81113e04:	1887883a 	add	r3,r3,r2
81113e08:	2004d43a 	srli	r2,r4,16
81113e0c:	2008943a 	slli	r4,r4,16
81113e10:	297fffcc 	andi	r5,r5,65535
81113e14:	10c7883a 	add	r3,r2,r3
81113e18:	2149883a 	add	r4,r4,r5
81113e1c:	90c0a536 	bltu	r18,r3,811140b4 <__divdf3+0x6e4>
81113e20:	90c0bf26 	beq	r18,r3,81114120 <__divdf3+0x750>
81113e24:	90c7c83a 	sub	r3,r18,r3
81113e28:	810fc83a 	sub	r7,r16,r4
81113e2c:	81e5803a 	cmpltu	r18,r16,r7
81113e30:	1ca5c83a 	sub	r18,r3,r18
81113e34:	e480c126 	beq	fp,r18,8111413c <__divdf3+0x76c>
81113e38:	a00b883a 	mov	r5,r20
81113e3c:	9009883a 	mov	r4,r18
81113e40:	d9800315 	stw	r6,12(sp)
81113e44:	d9c00215 	stw	r7,8(sp)
81113e48:	da400115 	stw	r9,4(sp)
81113e4c:	11130680 	call	81113068 <__udivsi3>
81113e50:	a00b883a 	mov	r5,r20
81113e54:	9009883a 	mov	r4,r18
81113e58:	d8800015 	stw	r2,0(sp)
81113e5c:	11130cc0 	call	811130cc <__umodsi3>
81113e60:	d9c00217 	ldw	r7,8(sp)
81113e64:	da000017 	ldw	r8,0(sp)
81113e68:	1006943a 	slli	r3,r2,16
81113e6c:	3804d43a 	srli	r2,r7,16
81113e70:	ba21383a 	mul	r16,r23,r8
81113e74:	d9800317 	ldw	r6,12(sp)
81113e78:	10c4b03a 	or	r2,r2,r3
81113e7c:	da400117 	ldw	r9,4(sp)
81113e80:	1400062e 	bgeu	r2,r16,81113e9c <__divdf3+0x4cc>
81113e84:	1705883a 	add	r2,r2,fp
81113e88:	40ffffc4 	addi	r3,r8,-1
81113e8c:	1700ad36 	bltu	r2,fp,81114144 <__divdf3+0x774>
81113e90:	1400ac2e 	bgeu	r2,r16,81114144 <__divdf3+0x774>
81113e94:	423fff84 	addi	r8,r8,-2
81113e98:	1705883a 	add	r2,r2,fp
81113e9c:	1421c83a 	sub	r16,r2,r16
81113ea0:	a00b883a 	mov	r5,r20
81113ea4:	8009883a 	mov	r4,r16
81113ea8:	d9800315 	stw	r6,12(sp)
81113eac:	d9c00215 	stw	r7,8(sp)
81113eb0:	da000015 	stw	r8,0(sp)
81113eb4:	da400115 	stw	r9,4(sp)
81113eb8:	11130680 	call	81113068 <__udivsi3>
81113ebc:	8009883a 	mov	r4,r16
81113ec0:	a00b883a 	mov	r5,r20
81113ec4:	1025883a 	mov	r18,r2
81113ec8:	11130cc0 	call	811130cc <__umodsi3>
81113ecc:	d9c00217 	ldw	r7,8(sp)
81113ed0:	1004943a 	slli	r2,r2,16
81113ed4:	bcaf383a 	mul	r23,r23,r18
81113ed8:	393fffcc 	andi	r4,r7,65535
81113edc:	2088b03a 	or	r4,r4,r2
81113ee0:	d9800317 	ldw	r6,12(sp)
81113ee4:	da000017 	ldw	r8,0(sp)
81113ee8:	da400117 	ldw	r9,4(sp)
81113eec:	25c0062e 	bgeu	r4,r23,81113f08 <__divdf3+0x538>
81113ef0:	2709883a 	add	r4,r4,fp
81113ef4:	90bfffc4 	addi	r2,r18,-1
81113ef8:	27009436 	bltu	r4,fp,8111414c <__divdf3+0x77c>
81113efc:	25c0932e 	bgeu	r4,r23,8111414c <__divdf3+0x77c>
81113f00:	94bfff84 	addi	r18,r18,-2
81113f04:	2709883a 	add	r4,r4,fp
81113f08:	4004943a 	slli	r2,r8,16
81113f0c:	25efc83a 	sub	r23,r4,r23
81113f10:	1490b03a 	or	r8,r2,r18
81113f14:	4008d43a 	srli	r4,r8,16
81113f18:	40ffffcc 	andi	r3,r8,65535
81113f1c:	30c5383a 	mul	r2,r6,r3
81113f20:	1a47383a 	mul	r3,r3,r9
81113f24:	310d383a 	mul	r6,r6,r4
81113f28:	100ad43a 	srli	r5,r2,16
81113f2c:	4913383a 	mul	r9,r9,r4
81113f30:	1987883a 	add	r3,r3,r6
81113f34:	28c7883a 	add	r3,r5,r3
81113f38:	1980022e 	bgeu	r3,r6,81113f44 <__divdf3+0x574>
81113f3c:	01000074 	movhi	r4,1
81113f40:	4913883a 	add	r9,r9,r4
81113f44:	1808d43a 	srli	r4,r3,16
81113f48:	1806943a 	slli	r3,r3,16
81113f4c:	10bfffcc 	andi	r2,r2,65535
81113f50:	2253883a 	add	r9,r4,r9
81113f54:	1887883a 	add	r3,r3,r2
81113f58:	ba403836 	bltu	r23,r9,8111403c <__divdf3+0x66c>
81113f5c:	ba403626 	beq	r23,r9,81114038 <__divdf3+0x668>
81113f60:	42000054 	ori	r8,r8,1
81113f64:	a880ffc4 	addi	r2,r21,1023
81113f68:	00bf570e 	bge	zero,r2,81113cc8 <__reset+0xfb0f3cc8>
81113f6c:	40c001cc 	andi	r3,r8,7
81113f70:	18000726 	beq	r3,zero,81113f90 <__divdf3+0x5c0>
81113f74:	40c003cc 	andi	r3,r8,15
81113f78:	01000104 	movi	r4,4
81113f7c:	19000426 	beq	r3,r4,81113f90 <__divdf3+0x5c0>
81113f80:	4107883a 	add	r3,r8,r4
81113f84:	1a11803a 	cmpltu	r8,r3,r8
81113f88:	8a23883a 	add	r17,r17,r8
81113f8c:	1811883a 	mov	r8,r3
81113f90:	88c0402c 	andhi	r3,r17,256
81113f94:	18000426 	beq	r3,zero,81113fa8 <__divdf3+0x5d8>
81113f98:	00ffc034 	movhi	r3,65280
81113f9c:	18ffffc4 	addi	r3,r3,-1
81113fa0:	a8810004 	addi	r2,r21,1024
81113fa4:	88e2703a 	and	r17,r17,r3
81113fa8:	00c1ff84 	movi	r3,2046
81113fac:	18bee316 	blt	r3,r2,81113b3c <__reset+0xfb0f3b3c>
81113fb0:	8824977a 	slli	r18,r17,29
81113fb4:	4010d0fa 	srli	r8,r8,3
81113fb8:	8822927a 	slli	r17,r17,9
81113fbc:	1081ffcc 	andi	r2,r2,2047
81113fc0:	9224b03a 	or	r18,r18,r8
81113fc4:	880ad33a 	srli	r5,r17,12
81113fc8:	98c0004c 	andi	r3,r19,1
81113fcc:	003edf06 	br	81113b4c <__reset+0xfb0f3b4c>
81113fd0:	8080022c 	andhi	r2,r16,8
81113fd4:	10001226 	beq	r2,zero,81114020 <__divdf3+0x650>
81113fd8:	8880022c 	andhi	r2,r17,8
81113fdc:	1000101e 	bne	r2,zero,81114020 <__divdf3+0x650>
81113fe0:	00800434 	movhi	r2,16
81113fe4:	89400234 	orhi	r5,r17,8
81113fe8:	10bfffc4 	addi	r2,r2,-1
81113fec:	b007883a 	mov	r3,r22
81113ff0:	288a703a 	and	r5,r5,r2
81113ff4:	4025883a 	mov	r18,r8
81113ff8:	003f3106 	br	81113cc0 <__reset+0xfb0f3cc0>
81113ffc:	008000c4 	movi	r2,3
81114000:	3880a626 	beq	r7,r2,8111429c <__divdf3+0x8cc>
81114004:	00800044 	movi	r2,1
81114008:	3880521e 	bne	r7,r2,81114154 <__divdf3+0x784>
8111400c:	b807883a 	mov	r3,r23
81114010:	0005883a 	mov	r2,zero
81114014:	000b883a 	mov	r5,zero
81114018:	0025883a 	mov	r18,zero
8111401c:	003ecb06 	br	81113b4c <__reset+0xfb0f3b4c>
81114020:	00800434 	movhi	r2,16
81114024:	81400234 	orhi	r5,r16,8
81114028:	10bfffc4 	addi	r2,r2,-1
8111402c:	a007883a 	mov	r3,r20
81114030:	288a703a 	and	r5,r5,r2
81114034:	003f2206 	br	81113cc0 <__reset+0xfb0f3cc0>
81114038:	183fca26 	beq	r3,zero,81113f64 <__reset+0xfb0f3f64>
8111403c:	e5ef883a 	add	r23,fp,r23
81114040:	40bfffc4 	addi	r2,r8,-1
81114044:	bf00392e 	bgeu	r23,fp,8111412c <__divdf3+0x75c>
81114048:	1011883a 	mov	r8,r2
8111404c:	ba7fc41e 	bne	r23,r9,81113f60 <__reset+0xfb0f3f60>
81114050:	b0ffc31e 	bne	r22,r3,81113f60 <__reset+0xfb0f3f60>
81114054:	003fc306 	br	81113f64 <__reset+0xfb0f3f64>
81114058:	143ff604 	addi	r16,r2,-40
8111405c:	9c20983a 	sll	r16,r19,r16
81114060:	0025883a 	mov	r18,zero
81114064:	003ee206 	br	81113bf0 <__reset+0xfb0f3bf0>
81114068:	d9800315 	stw	r6,12(sp)
8111406c:	d9c00215 	stw	r7,8(sp)
81114070:	11089100 	call	81108910 <__clzsi2>
81114074:	10800804 	addi	r2,r2,32
81114078:	d9c00217 	ldw	r7,8(sp)
8111407c:	d9800317 	ldw	r6,12(sp)
81114080:	003ed106 	br	81113bc8 <__reset+0xfb0f3bc8>
81114084:	147ff604 	addi	r17,r2,-40
81114088:	3462983a 	sll	r17,r6,r17
8111408c:	0011883a 	mov	r8,zero
81114090:	003ef506 	br	81113c68 <__reset+0xfb0f3c68>
81114094:	3009883a 	mov	r4,r6
81114098:	d9800315 	stw	r6,12(sp)
8111409c:	da400115 	stw	r9,4(sp)
811140a0:	11089100 	call	81108910 <__clzsi2>
811140a4:	10800804 	addi	r2,r2,32
811140a8:	da400117 	ldw	r9,4(sp)
811140ac:	d9800317 	ldw	r6,12(sp)
811140b0:	003ee306 	br	81113c40 <__reset+0xfb0f3c40>
811140b4:	85a1883a 	add	r16,r16,r22
811140b8:	8585803a 	cmpltu	r2,r16,r22
811140bc:	1705883a 	add	r2,r2,fp
811140c0:	14a5883a 	add	r18,r2,r18
811140c4:	88bfffc4 	addi	r2,r17,-1
811140c8:	e4800c2e 	bgeu	fp,r18,811140fc <__divdf3+0x72c>
811140cc:	90c03e36 	bltu	r18,r3,811141c8 <__divdf3+0x7f8>
811140d0:	1c806926 	beq	r3,r18,81114278 <__divdf3+0x8a8>
811140d4:	90c7c83a 	sub	r3,r18,r3
811140d8:	1023883a 	mov	r17,r2
811140dc:	003f5206 	br	81113e28 <__reset+0xfb0f3e28>
811140e0:	923f0436 	bltu	r18,r8,81113cf4 <__reset+0xfb0f3cf4>
811140e4:	800897fa 	slli	r4,r16,31
811140e8:	9004d07a 	srli	r2,r18,1
811140ec:	8006d07a 	srli	r3,r16,1
811140f0:	902097fa 	slli	r16,r18,31
811140f4:	20a4b03a 	or	r18,r4,r2
811140f8:	003f0106 	br	81113d00 <__reset+0xfb0f3d00>
811140fc:	e4bff51e 	bne	fp,r18,811140d4 <__reset+0xfb0f40d4>
81114100:	85bff22e 	bgeu	r16,r22,811140cc <__reset+0xfb0f40cc>
81114104:	e0c7c83a 	sub	r3,fp,r3
81114108:	1023883a 	mov	r17,r2
8111410c:	003f4606 	br	81113e28 <__reset+0xfb0f3e28>
81114110:	100f883a 	mov	r7,r2
81114114:	003f2b06 	br	81113dc4 <__reset+0xfb0f3dc4>
81114118:	180d883a 	mov	r6,r3
8111411c:	003f1306 	br	81113d6c <__reset+0xfb0f3d6c>
81114120:	813fe436 	bltu	r16,r4,811140b4 <__reset+0xfb0f40b4>
81114124:	0007883a 	mov	r3,zero
81114128:	003f3f06 	br	81113e28 <__reset+0xfb0f3e28>
8111412c:	ba402c36 	bltu	r23,r9,811141e0 <__divdf3+0x810>
81114130:	4dc05426 	beq	r9,r23,81114284 <__divdf3+0x8b4>
81114134:	1011883a 	mov	r8,r2
81114138:	003f8906 	br	81113f60 <__reset+0xfb0f3f60>
8111413c:	023fffc4 	movi	r8,-1
81114140:	003f8806 	br	81113f64 <__reset+0xfb0f3f64>
81114144:	1811883a 	mov	r8,r3
81114148:	003f5406 	br	81113e9c <__reset+0xfb0f3e9c>
8111414c:	1025883a 	mov	r18,r2
81114150:	003f6d06 	br	81113f08 <__reset+0xfb0f3f08>
81114154:	b827883a 	mov	r19,r23
81114158:	003f8206 	br	81113f64 <__reset+0xfb0f3f64>
8111415c:	010007c4 	movi	r4,31
81114160:	20c02616 	blt	r4,r3,811141fc <__divdf3+0x82c>
81114164:	00800804 	movi	r2,32
81114168:	10c5c83a 	sub	r2,r2,r3
8111416c:	888a983a 	sll	r5,r17,r2
81114170:	40c8d83a 	srl	r4,r8,r3
81114174:	4084983a 	sll	r2,r8,r2
81114178:	88e2d83a 	srl	r17,r17,r3
8111417c:	2906b03a 	or	r3,r5,r4
81114180:	1004c03a 	cmpne	r2,r2,zero
81114184:	1886b03a 	or	r3,r3,r2
81114188:	188001cc 	andi	r2,r3,7
8111418c:	10000726 	beq	r2,zero,811141ac <__divdf3+0x7dc>
81114190:	188003cc 	andi	r2,r3,15
81114194:	01000104 	movi	r4,4
81114198:	11000426 	beq	r2,r4,811141ac <__divdf3+0x7dc>
8111419c:	1805883a 	mov	r2,r3
811141a0:	10c00104 	addi	r3,r2,4
811141a4:	1885803a 	cmpltu	r2,r3,r2
811141a8:	88a3883a 	add	r17,r17,r2
811141ac:	8880202c 	andhi	r2,r17,128
811141b0:	10002726 	beq	r2,zero,81114250 <__divdf3+0x880>
811141b4:	98c0004c 	andi	r3,r19,1
811141b8:	00800044 	movi	r2,1
811141bc:	000b883a 	mov	r5,zero
811141c0:	0025883a 	mov	r18,zero
811141c4:	003e6106 	br	81113b4c <__reset+0xfb0f3b4c>
811141c8:	85a1883a 	add	r16,r16,r22
811141cc:	8585803a 	cmpltu	r2,r16,r22
811141d0:	1705883a 	add	r2,r2,fp
811141d4:	14a5883a 	add	r18,r2,r18
811141d8:	8c7fff84 	addi	r17,r17,-2
811141dc:	003f1106 	br	81113e24 <__reset+0xfb0f3e24>
811141e0:	b589883a 	add	r4,r22,r22
811141e4:	25ad803a 	cmpltu	r22,r4,r22
811141e8:	b739883a 	add	fp,r22,fp
811141ec:	40bfff84 	addi	r2,r8,-2
811141f0:	bf2f883a 	add	r23,r23,fp
811141f4:	202d883a 	mov	r22,r4
811141f8:	003f9306 	br	81114048 <__reset+0xfb0f4048>
811141fc:	013ff844 	movi	r4,-31
81114200:	2085c83a 	sub	r2,r4,r2
81114204:	8888d83a 	srl	r4,r17,r2
81114208:	00800804 	movi	r2,32
8111420c:	18802126 	beq	r3,r2,81114294 <__divdf3+0x8c4>
81114210:	00801004 	movi	r2,64
81114214:	10c5c83a 	sub	r2,r2,r3
81114218:	8884983a 	sll	r2,r17,r2
8111421c:	1204b03a 	or	r2,r2,r8
81114220:	1004c03a 	cmpne	r2,r2,zero
81114224:	2084b03a 	or	r2,r4,r2
81114228:	144001cc 	andi	r17,r2,7
8111422c:	88000d1e 	bne	r17,zero,81114264 <__divdf3+0x894>
81114230:	000b883a 	mov	r5,zero
81114234:	1024d0fa 	srli	r18,r2,3
81114238:	98c0004c 	andi	r3,r19,1
8111423c:	0005883a 	mov	r2,zero
81114240:	9464b03a 	or	r18,r18,r17
81114244:	003e4106 	br	81113b4c <__reset+0xfb0f3b4c>
81114248:	1007883a 	mov	r3,r2
8111424c:	0023883a 	mov	r17,zero
81114250:	880a927a 	slli	r5,r17,9
81114254:	1805883a 	mov	r2,r3
81114258:	8822977a 	slli	r17,r17,29
8111425c:	280ad33a 	srli	r5,r5,12
81114260:	003ff406 	br	81114234 <__reset+0xfb0f4234>
81114264:	10c003cc 	andi	r3,r2,15
81114268:	01000104 	movi	r4,4
8111426c:	193ff626 	beq	r3,r4,81114248 <__reset+0xfb0f4248>
81114270:	0023883a 	mov	r17,zero
81114274:	003fca06 	br	811141a0 <__reset+0xfb0f41a0>
81114278:	813fd336 	bltu	r16,r4,811141c8 <__reset+0xfb0f41c8>
8111427c:	1023883a 	mov	r17,r2
81114280:	003fa806 	br	81114124 <__reset+0xfb0f4124>
81114284:	b0ffd636 	bltu	r22,r3,811141e0 <__reset+0xfb0f41e0>
81114288:	1011883a 	mov	r8,r2
8111428c:	b0ff341e 	bne	r22,r3,81113f60 <__reset+0xfb0f3f60>
81114290:	003f3406 	br	81113f64 <__reset+0xfb0f3f64>
81114294:	0005883a 	mov	r2,zero
81114298:	003fe006 	br	8111421c <__reset+0xfb0f421c>
8111429c:	00800434 	movhi	r2,16
811142a0:	89400234 	orhi	r5,r17,8
811142a4:	10bfffc4 	addi	r2,r2,-1
811142a8:	b807883a 	mov	r3,r23
811142ac:	288a703a 	and	r5,r5,r2
811142b0:	4025883a 	mov	r18,r8
811142b4:	003e8206 	br	81113cc0 <__reset+0xfb0f3cc0>

811142b8 <__eqdf2>:
811142b8:	2804d53a 	srli	r2,r5,20
811142bc:	3806d53a 	srli	r3,r7,20
811142c0:	02000434 	movhi	r8,16
811142c4:	423fffc4 	addi	r8,r8,-1
811142c8:	1081ffcc 	andi	r2,r2,2047
811142cc:	0281ffc4 	movi	r10,2047
811142d0:	2a12703a 	and	r9,r5,r8
811142d4:	18c1ffcc 	andi	r3,r3,2047
811142d8:	3a10703a 	and	r8,r7,r8
811142dc:	280ad7fa 	srli	r5,r5,31
811142e0:	380ed7fa 	srli	r7,r7,31
811142e4:	12801026 	beq	r2,r10,81114328 <__eqdf2+0x70>
811142e8:	0281ffc4 	movi	r10,2047
811142ec:	1a800a26 	beq	r3,r10,81114318 <__eqdf2+0x60>
811142f0:	10c00226 	beq	r2,r3,811142fc <__eqdf2+0x44>
811142f4:	00800044 	movi	r2,1
811142f8:	f800283a 	ret
811142fc:	4a3ffd1e 	bne	r9,r8,811142f4 <__reset+0xfb0f42f4>
81114300:	21bffc1e 	bne	r4,r6,811142f4 <__reset+0xfb0f42f4>
81114304:	29c00c26 	beq	r5,r7,81114338 <__eqdf2+0x80>
81114308:	103ffa1e 	bne	r2,zero,811142f4 <__reset+0xfb0f42f4>
8111430c:	2244b03a 	or	r2,r4,r9
81114310:	1004c03a 	cmpne	r2,r2,zero
81114314:	f800283a 	ret
81114318:	3214b03a 	or	r10,r6,r8
8111431c:	503ff426 	beq	r10,zero,811142f0 <__reset+0xfb0f42f0>
81114320:	00800044 	movi	r2,1
81114324:	f800283a 	ret
81114328:	2254b03a 	or	r10,r4,r9
8111432c:	503fee26 	beq	r10,zero,811142e8 <__reset+0xfb0f42e8>
81114330:	00800044 	movi	r2,1
81114334:	f800283a 	ret
81114338:	0005883a 	mov	r2,zero
8111433c:	f800283a 	ret

81114340 <__gedf2>:
81114340:	2804d53a 	srli	r2,r5,20
81114344:	3806d53a 	srli	r3,r7,20
81114348:	02000434 	movhi	r8,16
8111434c:	423fffc4 	addi	r8,r8,-1
81114350:	1081ffcc 	andi	r2,r2,2047
81114354:	0241ffc4 	movi	r9,2047
81114358:	2a14703a 	and	r10,r5,r8
8111435c:	18c1ffcc 	andi	r3,r3,2047
81114360:	3a10703a 	and	r8,r7,r8
81114364:	280ad7fa 	srli	r5,r5,31
81114368:	380ed7fa 	srli	r7,r7,31
8111436c:	12401d26 	beq	r2,r9,811143e4 <__gedf2+0xa4>
81114370:	0241ffc4 	movi	r9,2047
81114374:	1a401226 	beq	r3,r9,811143c0 <__gedf2+0x80>
81114378:	1000081e 	bne	r2,zero,8111439c <__gedf2+0x5c>
8111437c:	2296b03a 	or	r11,r4,r10
81114380:	5813003a 	cmpeq	r9,r11,zero
81114384:	1800091e 	bne	r3,zero,811143ac <__gedf2+0x6c>
81114388:	3218b03a 	or	r12,r6,r8
8111438c:	6000071e 	bne	r12,zero,811143ac <__gedf2+0x6c>
81114390:	0005883a 	mov	r2,zero
81114394:	5800101e 	bne	r11,zero,811143d8 <__gedf2+0x98>
81114398:	f800283a 	ret
8111439c:	18000c1e 	bne	r3,zero,811143d0 <__gedf2+0x90>
811143a0:	3212b03a 	or	r9,r6,r8
811143a4:	48000c26 	beq	r9,zero,811143d8 <__gedf2+0x98>
811143a8:	0013883a 	mov	r9,zero
811143ac:	39c03fcc 	andi	r7,r7,255
811143b0:	48000826 	beq	r9,zero,811143d4 <__gedf2+0x94>
811143b4:	38000926 	beq	r7,zero,811143dc <__gedf2+0x9c>
811143b8:	00800044 	movi	r2,1
811143bc:	f800283a 	ret
811143c0:	3212b03a 	or	r9,r6,r8
811143c4:	483fec26 	beq	r9,zero,81114378 <__reset+0xfb0f4378>
811143c8:	00bfff84 	movi	r2,-2
811143cc:	f800283a 	ret
811143d0:	39c03fcc 	andi	r7,r7,255
811143d4:	29c00626 	beq	r5,r7,811143f0 <__gedf2+0xb0>
811143d8:	283ff726 	beq	r5,zero,811143b8 <__reset+0xfb0f43b8>
811143dc:	00bfffc4 	movi	r2,-1
811143e0:	f800283a 	ret
811143e4:	2292b03a 	or	r9,r4,r10
811143e8:	483fe126 	beq	r9,zero,81114370 <__reset+0xfb0f4370>
811143ec:	003ff606 	br	811143c8 <__reset+0xfb0f43c8>
811143f0:	18bff916 	blt	r3,r2,811143d8 <__reset+0xfb0f43d8>
811143f4:	10c00316 	blt	r2,r3,81114404 <__gedf2+0xc4>
811143f8:	42bff736 	bltu	r8,r10,811143d8 <__reset+0xfb0f43d8>
811143fc:	52000326 	beq	r10,r8,8111440c <__gedf2+0xcc>
81114400:	5200042e 	bgeu	r10,r8,81114414 <__gedf2+0xd4>
81114404:	283fec1e 	bne	r5,zero,811143b8 <__reset+0xfb0f43b8>
81114408:	003ff406 	br	811143dc <__reset+0xfb0f43dc>
8111440c:	313ff236 	bltu	r6,r4,811143d8 <__reset+0xfb0f43d8>
81114410:	21bffc36 	bltu	r4,r6,81114404 <__reset+0xfb0f4404>
81114414:	0005883a 	mov	r2,zero
81114418:	f800283a 	ret

8111441c <__ledf2>:
8111441c:	2804d53a 	srli	r2,r5,20
81114420:	3810d53a 	srli	r8,r7,20
81114424:	00c00434 	movhi	r3,16
81114428:	18ffffc4 	addi	r3,r3,-1
8111442c:	1081ffcc 	andi	r2,r2,2047
81114430:	0241ffc4 	movi	r9,2047
81114434:	28d4703a 	and	r10,r5,r3
81114438:	4201ffcc 	andi	r8,r8,2047
8111443c:	38c6703a 	and	r3,r7,r3
81114440:	280ad7fa 	srli	r5,r5,31
81114444:	380ed7fa 	srli	r7,r7,31
81114448:	12401f26 	beq	r2,r9,811144c8 <__ledf2+0xac>
8111444c:	0241ffc4 	movi	r9,2047
81114450:	42401426 	beq	r8,r9,811144a4 <__ledf2+0x88>
81114454:	1000091e 	bne	r2,zero,8111447c <__ledf2+0x60>
81114458:	2296b03a 	or	r11,r4,r10
8111445c:	5813003a 	cmpeq	r9,r11,zero
81114460:	29403fcc 	andi	r5,r5,255
81114464:	40000a1e 	bne	r8,zero,81114490 <__ledf2+0x74>
81114468:	30d8b03a 	or	r12,r6,r3
8111446c:	6000081e 	bne	r12,zero,81114490 <__ledf2+0x74>
81114470:	0005883a 	mov	r2,zero
81114474:	5800111e 	bne	r11,zero,811144bc <__ledf2+0xa0>
81114478:	f800283a 	ret
8111447c:	29403fcc 	andi	r5,r5,255
81114480:	40000c1e 	bne	r8,zero,811144b4 <__ledf2+0x98>
81114484:	30d2b03a 	or	r9,r6,r3
81114488:	48000c26 	beq	r9,zero,811144bc <__ledf2+0xa0>
8111448c:	0013883a 	mov	r9,zero
81114490:	39c03fcc 	andi	r7,r7,255
81114494:	48000826 	beq	r9,zero,811144b8 <__ledf2+0x9c>
81114498:	38001126 	beq	r7,zero,811144e0 <__ledf2+0xc4>
8111449c:	00800044 	movi	r2,1
811144a0:	f800283a 	ret
811144a4:	30d2b03a 	or	r9,r6,r3
811144a8:	483fea26 	beq	r9,zero,81114454 <__reset+0xfb0f4454>
811144ac:	00800084 	movi	r2,2
811144b0:	f800283a 	ret
811144b4:	39c03fcc 	andi	r7,r7,255
811144b8:	39400726 	beq	r7,r5,811144d8 <__ledf2+0xbc>
811144bc:	2800081e 	bne	r5,zero,811144e0 <__ledf2+0xc4>
811144c0:	00800044 	movi	r2,1
811144c4:	f800283a 	ret
811144c8:	2292b03a 	or	r9,r4,r10
811144cc:	483fdf26 	beq	r9,zero,8111444c <__reset+0xfb0f444c>
811144d0:	00800084 	movi	r2,2
811144d4:	f800283a 	ret
811144d8:	4080030e 	bge	r8,r2,811144e8 <__ledf2+0xcc>
811144dc:	383fef26 	beq	r7,zero,8111449c <__reset+0xfb0f449c>
811144e0:	00bfffc4 	movi	r2,-1
811144e4:	f800283a 	ret
811144e8:	123feb16 	blt	r2,r8,81114498 <__reset+0xfb0f4498>
811144ec:	1abff336 	bltu	r3,r10,811144bc <__reset+0xfb0f44bc>
811144f0:	50c00326 	beq	r10,r3,81114500 <__ledf2+0xe4>
811144f4:	50c0042e 	bgeu	r10,r3,81114508 <__ledf2+0xec>
811144f8:	283fe81e 	bne	r5,zero,8111449c <__reset+0xfb0f449c>
811144fc:	003ff806 	br	811144e0 <__reset+0xfb0f44e0>
81114500:	313fee36 	bltu	r6,r4,811144bc <__reset+0xfb0f44bc>
81114504:	21bffc36 	bltu	r4,r6,811144f8 <__reset+0xfb0f44f8>
81114508:	0005883a 	mov	r2,zero
8111450c:	f800283a 	ret

81114510 <__subdf3>:
81114510:	02000434 	movhi	r8,16
81114514:	423fffc4 	addi	r8,r8,-1
81114518:	defffb04 	addi	sp,sp,-20
8111451c:	2a14703a 	and	r10,r5,r8
81114520:	3812d53a 	srli	r9,r7,20
81114524:	3a10703a 	and	r8,r7,r8
81114528:	2006d77a 	srli	r3,r4,29
8111452c:	3004d77a 	srli	r2,r6,29
81114530:	dc000015 	stw	r16,0(sp)
81114534:	501490fa 	slli	r10,r10,3
81114538:	2820d53a 	srli	r16,r5,20
8111453c:	401090fa 	slli	r8,r8,3
81114540:	dc800215 	stw	r18,8(sp)
81114544:	dc400115 	stw	r17,4(sp)
81114548:	dfc00415 	stw	ra,16(sp)
8111454c:	202290fa 	slli	r17,r4,3
81114550:	dcc00315 	stw	r19,12(sp)
81114554:	4a41ffcc 	andi	r9,r9,2047
81114558:	0101ffc4 	movi	r4,2047
8111455c:	2824d7fa 	srli	r18,r5,31
81114560:	8401ffcc 	andi	r16,r16,2047
81114564:	50c6b03a 	or	r3,r10,r3
81114568:	380ed7fa 	srli	r7,r7,31
8111456c:	408ab03a 	or	r5,r8,r2
81114570:	300c90fa 	slli	r6,r6,3
81114574:	49009626 	beq	r9,r4,811147d0 <__subdf3+0x2c0>
81114578:	39c0005c 	xori	r7,r7,1
8111457c:	8245c83a 	sub	r2,r16,r9
81114580:	3c807426 	beq	r7,r18,81114754 <__subdf3+0x244>
81114584:	0080af0e 	bge	zero,r2,81114844 <__subdf3+0x334>
81114588:	48002a1e 	bne	r9,zero,81114634 <__subdf3+0x124>
8111458c:	2988b03a 	or	r4,r5,r6
81114590:	20009a1e 	bne	r4,zero,811147fc <__subdf3+0x2ec>
81114594:	888001cc 	andi	r2,r17,7
81114598:	10000726 	beq	r2,zero,811145b8 <__subdf3+0xa8>
8111459c:	888003cc 	andi	r2,r17,15
811145a0:	01000104 	movi	r4,4
811145a4:	11000426 	beq	r2,r4,811145b8 <__subdf3+0xa8>
811145a8:	890b883a 	add	r5,r17,r4
811145ac:	2c63803a 	cmpltu	r17,r5,r17
811145b0:	1c47883a 	add	r3,r3,r17
811145b4:	2823883a 	mov	r17,r5
811145b8:	1880202c 	andhi	r2,r3,128
811145bc:	10005926 	beq	r2,zero,81114724 <__subdf3+0x214>
811145c0:	84000044 	addi	r16,r16,1
811145c4:	0081ffc4 	movi	r2,2047
811145c8:	8080be26 	beq	r16,r2,811148c4 <__subdf3+0x3b4>
811145cc:	017fe034 	movhi	r5,65408
811145d0:	297fffc4 	addi	r5,r5,-1
811145d4:	1946703a 	and	r3,r3,r5
811145d8:	1804977a 	slli	r2,r3,29
811145dc:	1806927a 	slli	r3,r3,9
811145e0:	8822d0fa 	srli	r17,r17,3
811145e4:	8401ffcc 	andi	r16,r16,2047
811145e8:	180ad33a 	srli	r5,r3,12
811145ec:	9100004c 	andi	r4,r18,1
811145f0:	1444b03a 	or	r2,r2,r17
811145f4:	80c1ffcc 	andi	r3,r16,2047
811145f8:	1820953a 	slli	r16,r3,20
811145fc:	20c03fcc 	andi	r3,r4,255
81114600:	180897fa 	slli	r4,r3,31
81114604:	00c00434 	movhi	r3,16
81114608:	18ffffc4 	addi	r3,r3,-1
8111460c:	28c6703a 	and	r3,r5,r3
81114610:	1c06b03a 	or	r3,r3,r16
81114614:	1906b03a 	or	r3,r3,r4
81114618:	dfc00417 	ldw	ra,16(sp)
8111461c:	dcc00317 	ldw	r19,12(sp)
81114620:	dc800217 	ldw	r18,8(sp)
81114624:	dc400117 	ldw	r17,4(sp)
81114628:	dc000017 	ldw	r16,0(sp)
8111462c:	dec00504 	addi	sp,sp,20
81114630:	f800283a 	ret
81114634:	0101ffc4 	movi	r4,2047
81114638:	813fd626 	beq	r16,r4,81114594 <__reset+0xfb0f4594>
8111463c:	29402034 	orhi	r5,r5,128
81114640:	01000e04 	movi	r4,56
81114644:	2080a316 	blt	r4,r2,811148d4 <__subdf3+0x3c4>
81114648:	010007c4 	movi	r4,31
8111464c:	2080c616 	blt	r4,r2,81114968 <__subdf3+0x458>
81114650:	01000804 	movi	r4,32
81114654:	2089c83a 	sub	r4,r4,r2
81114658:	2910983a 	sll	r8,r5,r4
8111465c:	308ed83a 	srl	r7,r6,r2
81114660:	3108983a 	sll	r4,r6,r4
81114664:	2884d83a 	srl	r2,r5,r2
81114668:	41ccb03a 	or	r6,r8,r7
8111466c:	2008c03a 	cmpne	r4,r4,zero
81114670:	310cb03a 	or	r6,r6,r4
81114674:	898dc83a 	sub	r6,r17,r6
81114678:	89a3803a 	cmpltu	r17,r17,r6
8111467c:	1887c83a 	sub	r3,r3,r2
81114680:	1c47c83a 	sub	r3,r3,r17
81114684:	3023883a 	mov	r17,r6
81114688:	1880202c 	andhi	r2,r3,128
8111468c:	10002326 	beq	r2,zero,8111471c <__subdf3+0x20c>
81114690:	04c02034 	movhi	r19,128
81114694:	9cffffc4 	addi	r19,r19,-1
81114698:	1ce6703a 	and	r19,r3,r19
8111469c:	98007a26 	beq	r19,zero,81114888 <__subdf3+0x378>
811146a0:	9809883a 	mov	r4,r19
811146a4:	11089100 	call	81108910 <__clzsi2>
811146a8:	113ffe04 	addi	r4,r2,-8
811146ac:	00c007c4 	movi	r3,31
811146b0:	19007b16 	blt	r3,r4,811148a0 <__subdf3+0x390>
811146b4:	00800804 	movi	r2,32
811146b8:	1105c83a 	sub	r2,r2,r4
811146bc:	8884d83a 	srl	r2,r17,r2
811146c0:	9906983a 	sll	r3,r19,r4
811146c4:	8922983a 	sll	r17,r17,r4
811146c8:	10c4b03a 	or	r2,r2,r3
811146cc:	24007816 	blt	r4,r16,811148b0 <__subdf3+0x3a0>
811146d0:	2421c83a 	sub	r16,r4,r16
811146d4:	80c00044 	addi	r3,r16,1
811146d8:	010007c4 	movi	r4,31
811146dc:	20c09516 	blt	r4,r3,81114934 <__subdf3+0x424>
811146e0:	01400804 	movi	r5,32
811146e4:	28cbc83a 	sub	r5,r5,r3
811146e8:	88c8d83a 	srl	r4,r17,r3
811146ec:	8962983a 	sll	r17,r17,r5
811146f0:	114a983a 	sll	r5,r2,r5
811146f4:	10c6d83a 	srl	r3,r2,r3
811146f8:	8804c03a 	cmpne	r2,r17,zero
811146fc:	290ab03a 	or	r5,r5,r4
81114700:	28a2b03a 	or	r17,r5,r2
81114704:	0021883a 	mov	r16,zero
81114708:	003fa206 	br	81114594 <__reset+0xfb0f4594>
8111470c:	2090b03a 	or	r8,r4,r2
81114710:	40018e26 	beq	r8,zero,81114d4c <__subdf3+0x83c>
81114714:	1007883a 	mov	r3,r2
81114718:	2023883a 	mov	r17,r4
8111471c:	888001cc 	andi	r2,r17,7
81114720:	103f9e1e 	bne	r2,zero,8111459c <__reset+0xfb0f459c>
81114724:	1804977a 	slli	r2,r3,29
81114728:	8822d0fa 	srli	r17,r17,3
8111472c:	1810d0fa 	srli	r8,r3,3
81114730:	9100004c 	andi	r4,r18,1
81114734:	1444b03a 	or	r2,r2,r17
81114738:	00c1ffc4 	movi	r3,2047
8111473c:	80c02826 	beq	r16,r3,811147e0 <__subdf3+0x2d0>
81114740:	01400434 	movhi	r5,16
81114744:	297fffc4 	addi	r5,r5,-1
81114748:	80e0703a 	and	r16,r16,r3
8111474c:	414a703a 	and	r5,r8,r5
81114750:	003fa806 	br	811145f4 <__reset+0xfb0f45f4>
81114754:	0080630e 	bge	zero,r2,811148e4 <__subdf3+0x3d4>
81114758:	48003026 	beq	r9,zero,8111481c <__subdf3+0x30c>
8111475c:	0101ffc4 	movi	r4,2047
81114760:	813f8c26 	beq	r16,r4,81114594 <__reset+0xfb0f4594>
81114764:	29402034 	orhi	r5,r5,128
81114768:	01000e04 	movi	r4,56
8111476c:	2080a90e 	bge	r4,r2,81114a14 <__subdf3+0x504>
81114770:	298cb03a 	or	r6,r5,r6
81114774:	3012c03a 	cmpne	r9,r6,zero
81114778:	0005883a 	mov	r2,zero
8111477c:	4c53883a 	add	r9,r9,r17
81114780:	4c63803a 	cmpltu	r17,r9,r17
81114784:	10c7883a 	add	r3,r2,r3
81114788:	88c7883a 	add	r3,r17,r3
8111478c:	4823883a 	mov	r17,r9
81114790:	1880202c 	andhi	r2,r3,128
81114794:	1000d026 	beq	r2,zero,81114ad8 <__subdf3+0x5c8>
81114798:	84000044 	addi	r16,r16,1
8111479c:	0081ffc4 	movi	r2,2047
811147a0:	8080fe26 	beq	r16,r2,81114b9c <__subdf3+0x68c>
811147a4:	00bfe034 	movhi	r2,65408
811147a8:	10bfffc4 	addi	r2,r2,-1
811147ac:	1886703a 	and	r3,r3,r2
811147b0:	880ad07a 	srli	r5,r17,1
811147b4:	180497fa 	slli	r2,r3,31
811147b8:	8900004c 	andi	r4,r17,1
811147bc:	2922b03a 	or	r17,r5,r4
811147c0:	1806d07a 	srli	r3,r3,1
811147c4:	1462b03a 	or	r17,r2,r17
811147c8:	3825883a 	mov	r18,r7
811147cc:	003f7106 	br	81114594 <__reset+0xfb0f4594>
811147d0:	2984b03a 	or	r2,r5,r6
811147d4:	103f6826 	beq	r2,zero,81114578 <__reset+0xfb0f4578>
811147d8:	39c03fcc 	andi	r7,r7,255
811147dc:	003f6706 	br	8111457c <__reset+0xfb0f457c>
811147e0:	4086b03a 	or	r3,r8,r2
811147e4:	18015226 	beq	r3,zero,81114d30 <__subdf3+0x820>
811147e8:	00c00434 	movhi	r3,16
811147ec:	41400234 	orhi	r5,r8,8
811147f0:	18ffffc4 	addi	r3,r3,-1
811147f4:	28ca703a 	and	r5,r5,r3
811147f8:	003f7e06 	br	811145f4 <__reset+0xfb0f45f4>
811147fc:	10bfffc4 	addi	r2,r2,-1
81114800:	1000491e 	bne	r2,zero,81114928 <__subdf3+0x418>
81114804:	898fc83a 	sub	r7,r17,r6
81114808:	89e3803a 	cmpltu	r17,r17,r7
8111480c:	1947c83a 	sub	r3,r3,r5
81114810:	1c47c83a 	sub	r3,r3,r17
81114814:	3823883a 	mov	r17,r7
81114818:	003f9b06 	br	81114688 <__reset+0xfb0f4688>
8111481c:	2988b03a 	or	r4,r5,r6
81114820:	203f5c26 	beq	r4,zero,81114594 <__reset+0xfb0f4594>
81114824:	10bfffc4 	addi	r2,r2,-1
81114828:	1000931e 	bne	r2,zero,81114a78 <__subdf3+0x568>
8111482c:	898d883a 	add	r6,r17,r6
81114830:	3463803a 	cmpltu	r17,r6,r17
81114834:	1947883a 	add	r3,r3,r5
81114838:	88c7883a 	add	r3,r17,r3
8111483c:	3023883a 	mov	r17,r6
81114840:	003fd306 	br	81114790 <__reset+0xfb0f4790>
81114844:	1000541e 	bne	r2,zero,81114998 <__subdf3+0x488>
81114848:	80800044 	addi	r2,r16,1
8111484c:	1081ffcc 	andi	r2,r2,2047
81114850:	01000044 	movi	r4,1
81114854:	2080a20e 	bge	r4,r2,81114ae0 <__subdf3+0x5d0>
81114858:	8989c83a 	sub	r4,r17,r6
8111485c:	8905803a 	cmpltu	r2,r17,r4
81114860:	1967c83a 	sub	r19,r3,r5
81114864:	98a7c83a 	sub	r19,r19,r2
81114868:	9880202c 	andhi	r2,r19,128
8111486c:	10006326 	beq	r2,zero,811149fc <__subdf3+0x4ec>
81114870:	3463c83a 	sub	r17,r6,r17
81114874:	28c7c83a 	sub	r3,r5,r3
81114878:	344d803a 	cmpltu	r6,r6,r17
8111487c:	19a7c83a 	sub	r19,r3,r6
81114880:	3825883a 	mov	r18,r7
81114884:	983f861e 	bne	r19,zero,811146a0 <__reset+0xfb0f46a0>
81114888:	8809883a 	mov	r4,r17
8111488c:	11089100 	call	81108910 <__clzsi2>
81114890:	10800804 	addi	r2,r2,32
81114894:	113ffe04 	addi	r4,r2,-8
81114898:	00c007c4 	movi	r3,31
8111489c:	193f850e 	bge	r3,r4,811146b4 <__reset+0xfb0f46b4>
811148a0:	10bff604 	addi	r2,r2,-40
811148a4:	8884983a 	sll	r2,r17,r2
811148a8:	0023883a 	mov	r17,zero
811148ac:	243f880e 	bge	r4,r16,811146d0 <__reset+0xfb0f46d0>
811148b0:	00ffe034 	movhi	r3,65408
811148b4:	18ffffc4 	addi	r3,r3,-1
811148b8:	8121c83a 	sub	r16,r16,r4
811148bc:	10c6703a 	and	r3,r2,r3
811148c0:	003f3406 	br	81114594 <__reset+0xfb0f4594>
811148c4:	9100004c 	andi	r4,r18,1
811148c8:	000b883a 	mov	r5,zero
811148cc:	0005883a 	mov	r2,zero
811148d0:	003f4806 	br	811145f4 <__reset+0xfb0f45f4>
811148d4:	298cb03a 	or	r6,r5,r6
811148d8:	300cc03a 	cmpne	r6,r6,zero
811148dc:	0005883a 	mov	r2,zero
811148e0:	003f6406 	br	81114674 <__reset+0xfb0f4674>
811148e4:	10009a1e 	bne	r2,zero,81114b50 <__subdf3+0x640>
811148e8:	82400044 	addi	r9,r16,1
811148ec:	4881ffcc 	andi	r2,r9,2047
811148f0:	02800044 	movi	r10,1
811148f4:	5080670e 	bge	r10,r2,81114a94 <__subdf3+0x584>
811148f8:	0081ffc4 	movi	r2,2047
811148fc:	4880af26 	beq	r9,r2,81114bbc <__subdf3+0x6ac>
81114900:	898d883a 	add	r6,r17,r6
81114904:	1945883a 	add	r2,r3,r5
81114908:	3447803a 	cmpltu	r3,r6,r17
8111490c:	1887883a 	add	r3,r3,r2
81114910:	182297fa 	slli	r17,r3,31
81114914:	300cd07a 	srli	r6,r6,1
81114918:	1806d07a 	srli	r3,r3,1
8111491c:	4821883a 	mov	r16,r9
81114920:	89a2b03a 	or	r17,r17,r6
81114924:	003f1b06 	br	81114594 <__reset+0xfb0f4594>
81114928:	0101ffc4 	movi	r4,2047
8111492c:	813f441e 	bne	r16,r4,81114640 <__reset+0xfb0f4640>
81114930:	003f1806 	br	81114594 <__reset+0xfb0f4594>
81114934:	843ff844 	addi	r16,r16,-31
81114938:	01400804 	movi	r5,32
8111493c:	1408d83a 	srl	r4,r2,r16
81114940:	19405026 	beq	r3,r5,81114a84 <__subdf3+0x574>
81114944:	01401004 	movi	r5,64
81114948:	28c7c83a 	sub	r3,r5,r3
8111494c:	10c4983a 	sll	r2,r2,r3
81114950:	88a2b03a 	or	r17,r17,r2
81114954:	8822c03a 	cmpne	r17,r17,zero
81114958:	2462b03a 	or	r17,r4,r17
8111495c:	0007883a 	mov	r3,zero
81114960:	0021883a 	mov	r16,zero
81114964:	003f6d06 	br	8111471c <__reset+0xfb0f471c>
81114968:	11fff804 	addi	r7,r2,-32
8111496c:	01000804 	movi	r4,32
81114970:	29ced83a 	srl	r7,r5,r7
81114974:	11004526 	beq	r2,r4,81114a8c <__subdf3+0x57c>
81114978:	01001004 	movi	r4,64
8111497c:	2089c83a 	sub	r4,r4,r2
81114980:	2904983a 	sll	r2,r5,r4
81114984:	118cb03a 	or	r6,r2,r6
81114988:	300cc03a 	cmpne	r6,r6,zero
8111498c:	398cb03a 	or	r6,r7,r6
81114990:	0005883a 	mov	r2,zero
81114994:	003f3706 	br	81114674 <__reset+0xfb0f4674>
81114998:	80002a26 	beq	r16,zero,81114a44 <__subdf3+0x534>
8111499c:	0101ffc4 	movi	r4,2047
811149a0:	49006626 	beq	r9,r4,81114b3c <__subdf3+0x62c>
811149a4:	0085c83a 	sub	r2,zero,r2
811149a8:	18c02034 	orhi	r3,r3,128
811149ac:	01000e04 	movi	r4,56
811149b0:	20807e16 	blt	r4,r2,81114bac <__subdf3+0x69c>
811149b4:	010007c4 	movi	r4,31
811149b8:	2080e716 	blt	r4,r2,81114d58 <__subdf3+0x848>
811149bc:	01000804 	movi	r4,32
811149c0:	2089c83a 	sub	r4,r4,r2
811149c4:	1914983a 	sll	r10,r3,r4
811149c8:	8890d83a 	srl	r8,r17,r2
811149cc:	8908983a 	sll	r4,r17,r4
811149d0:	1884d83a 	srl	r2,r3,r2
811149d4:	5222b03a 	or	r17,r10,r8
811149d8:	2006c03a 	cmpne	r3,r4,zero
811149dc:	88e2b03a 	or	r17,r17,r3
811149e0:	3463c83a 	sub	r17,r6,r17
811149e4:	2885c83a 	sub	r2,r5,r2
811149e8:	344d803a 	cmpltu	r6,r6,r17
811149ec:	1187c83a 	sub	r3,r2,r6
811149f0:	4821883a 	mov	r16,r9
811149f4:	3825883a 	mov	r18,r7
811149f8:	003f2306 	br	81114688 <__reset+0xfb0f4688>
811149fc:	24d0b03a 	or	r8,r4,r19
81114a00:	40001b1e 	bne	r8,zero,81114a70 <__subdf3+0x560>
81114a04:	0005883a 	mov	r2,zero
81114a08:	0009883a 	mov	r4,zero
81114a0c:	0021883a 	mov	r16,zero
81114a10:	003f4906 	br	81114738 <__reset+0xfb0f4738>
81114a14:	010007c4 	movi	r4,31
81114a18:	20803a16 	blt	r4,r2,81114b04 <__subdf3+0x5f4>
81114a1c:	01000804 	movi	r4,32
81114a20:	2089c83a 	sub	r4,r4,r2
81114a24:	2912983a 	sll	r9,r5,r4
81114a28:	3090d83a 	srl	r8,r6,r2
81114a2c:	3108983a 	sll	r4,r6,r4
81114a30:	2884d83a 	srl	r2,r5,r2
81114a34:	4a12b03a 	or	r9,r9,r8
81114a38:	2008c03a 	cmpne	r4,r4,zero
81114a3c:	4912b03a 	or	r9,r9,r4
81114a40:	003f4e06 	br	8111477c <__reset+0xfb0f477c>
81114a44:	1c48b03a 	or	r4,r3,r17
81114a48:	20003c26 	beq	r4,zero,81114b3c <__subdf3+0x62c>
81114a4c:	0084303a 	nor	r2,zero,r2
81114a50:	1000381e 	bne	r2,zero,81114b34 <__subdf3+0x624>
81114a54:	3463c83a 	sub	r17,r6,r17
81114a58:	28c5c83a 	sub	r2,r5,r3
81114a5c:	344d803a 	cmpltu	r6,r6,r17
81114a60:	1187c83a 	sub	r3,r2,r6
81114a64:	4821883a 	mov	r16,r9
81114a68:	3825883a 	mov	r18,r7
81114a6c:	003f0606 	br	81114688 <__reset+0xfb0f4688>
81114a70:	2023883a 	mov	r17,r4
81114a74:	003f0906 	br	8111469c <__reset+0xfb0f469c>
81114a78:	0101ffc4 	movi	r4,2047
81114a7c:	813f3a1e 	bne	r16,r4,81114768 <__reset+0xfb0f4768>
81114a80:	003ec406 	br	81114594 <__reset+0xfb0f4594>
81114a84:	0005883a 	mov	r2,zero
81114a88:	003fb106 	br	81114950 <__reset+0xfb0f4950>
81114a8c:	0005883a 	mov	r2,zero
81114a90:	003fbc06 	br	81114984 <__reset+0xfb0f4984>
81114a94:	1c44b03a 	or	r2,r3,r17
81114a98:	80008e1e 	bne	r16,zero,81114cd4 <__subdf3+0x7c4>
81114a9c:	1000c826 	beq	r2,zero,81114dc0 <__subdf3+0x8b0>
81114aa0:	2984b03a 	or	r2,r5,r6
81114aa4:	103ebb26 	beq	r2,zero,81114594 <__reset+0xfb0f4594>
81114aa8:	8989883a 	add	r4,r17,r6
81114aac:	1945883a 	add	r2,r3,r5
81114ab0:	2447803a 	cmpltu	r3,r4,r17
81114ab4:	1887883a 	add	r3,r3,r2
81114ab8:	1880202c 	andhi	r2,r3,128
81114abc:	2023883a 	mov	r17,r4
81114ac0:	103f1626 	beq	r2,zero,8111471c <__reset+0xfb0f471c>
81114ac4:	00bfe034 	movhi	r2,65408
81114ac8:	10bfffc4 	addi	r2,r2,-1
81114acc:	5021883a 	mov	r16,r10
81114ad0:	1886703a 	and	r3,r3,r2
81114ad4:	003eaf06 	br	81114594 <__reset+0xfb0f4594>
81114ad8:	3825883a 	mov	r18,r7
81114adc:	003f0f06 	br	8111471c <__reset+0xfb0f471c>
81114ae0:	1c44b03a 	or	r2,r3,r17
81114ae4:	8000251e 	bne	r16,zero,81114b7c <__subdf3+0x66c>
81114ae8:	1000661e 	bne	r2,zero,81114c84 <__subdf3+0x774>
81114aec:	2990b03a 	or	r8,r5,r6
81114af0:	40009626 	beq	r8,zero,81114d4c <__subdf3+0x83c>
81114af4:	2807883a 	mov	r3,r5
81114af8:	3023883a 	mov	r17,r6
81114afc:	3825883a 	mov	r18,r7
81114b00:	003ea406 	br	81114594 <__reset+0xfb0f4594>
81114b04:	127ff804 	addi	r9,r2,-32
81114b08:	01000804 	movi	r4,32
81114b0c:	2a52d83a 	srl	r9,r5,r9
81114b10:	11008c26 	beq	r2,r4,81114d44 <__subdf3+0x834>
81114b14:	01001004 	movi	r4,64
81114b18:	2085c83a 	sub	r2,r4,r2
81114b1c:	2884983a 	sll	r2,r5,r2
81114b20:	118cb03a 	or	r6,r2,r6
81114b24:	300cc03a 	cmpne	r6,r6,zero
81114b28:	4992b03a 	or	r9,r9,r6
81114b2c:	0005883a 	mov	r2,zero
81114b30:	003f1206 	br	8111477c <__reset+0xfb0f477c>
81114b34:	0101ffc4 	movi	r4,2047
81114b38:	493f9c1e 	bne	r9,r4,811149ac <__reset+0xfb0f49ac>
81114b3c:	2807883a 	mov	r3,r5
81114b40:	3023883a 	mov	r17,r6
81114b44:	4821883a 	mov	r16,r9
81114b48:	3825883a 	mov	r18,r7
81114b4c:	003e9106 	br	81114594 <__reset+0xfb0f4594>
81114b50:	80001f1e 	bne	r16,zero,81114bd0 <__subdf3+0x6c0>
81114b54:	1c48b03a 	or	r4,r3,r17
81114b58:	20005a26 	beq	r4,zero,81114cc4 <__subdf3+0x7b4>
81114b5c:	0084303a 	nor	r2,zero,r2
81114b60:	1000561e 	bne	r2,zero,81114cbc <__subdf3+0x7ac>
81114b64:	89a3883a 	add	r17,r17,r6
81114b68:	1945883a 	add	r2,r3,r5
81114b6c:	898d803a 	cmpltu	r6,r17,r6
81114b70:	3087883a 	add	r3,r6,r2
81114b74:	4821883a 	mov	r16,r9
81114b78:	003f0506 	br	81114790 <__reset+0xfb0f4790>
81114b7c:	10002b1e 	bne	r2,zero,81114c2c <__subdf3+0x71c>
81114b80:	2984b03a 	or	r2,r5,r6
81114b84:	10008026 	beq	r2,zero,81114d88 <__subdf3+0x878>
81114b88:	2807883a 	mov	r3,r5
81114b8c:	3023883a 	mov	r17,r6
81114b90:	3825883a 	mov	r18,r7
81114b94:	0401ffc4 	movi	r16,2047
81114b98:	003e7e06 	br	81114594 <__reset+0xfb0f4594>
81114b9c:	3809883a 	mov	r4,r7
81114ba0:	0011883a 	mov	r8,zero
81114ba4:	0005883a 	mov	r2,zero
81114ba8:	003ee306 	br	81114738 <__reset+0xfb0f4738>
81114bac:	1c62b03a 	or	r17,r3,r17
81114bb0:	8822c03a 	cmpne	r17,r17,zero
81114bb4:	0005883a 	mov	r2,zero
81114bb8:	003f8906 	br	811149e0 <__reset+0xfb0f49e0>
81114bbc:	3809883a 	mov	r4,r7
81114bc0:	4821883a 	mov	r16,r9
81114bc4:	0011883a 	mov	r8,zero
81114bc8:	0005883a 	mov	r2,zero
81114bcc:	003eda06 	br	81114738 <__reset+0xfb0f4738>
81114bd0:	0101ffc4 	movi	r4,2047
81114bd4:	49003b26 	beq	r9,r4,81114cc4 <__subdf3+0x7b4>
81114bd8:	0085c83a 	sub	r2,zero,r2
81114bdc:	18c02034 	orhi	r3,r3,128
81114be0:	01000e04 	movi	r4,56
81114be4:	20806e16 	blt	r4,r2,81114da0 <__subdf3+0x890>
81114be8:	010007c4 	movi	r4,31
81114bec:	20807716 	blt	r4,r2,81114dcc <__subdf3+0x8bc>
81114bf0:	01000804 	movi	r4,32
81114bf4:	2089c83a 	sub	r4,r4,r2
81114bf8:	1914983a 	sll	r10,r3,r4
81114bfc:	8890d83a 	srl	r8,r17,r2
81114c00:	8908983a 	sll	r4,r17,r4
81114c04:	1884d83a 	srl	r2,r3,r2
81114c08:	5222b03a 	or	r17,r10,r8
81114c0c:	2006c03a 	cmpne	r3,r4,zero
81114c10:	88e2b03a 	or	r17,r17,r3
81114c14:	89a3883a 	add	r17,r17,r6
81114c18:	1145883a 	add	r2,r2,r5
81114c1c:	898d803a 	cmpltu	r6,r17,r6
81114c20:	3087883a 	add	r3,r6,r2
81114c24:	4821883a 	mov	r16,r9
81114c28:	003ed906 	br	81114790 <__reset+0xfb0f4790>
81114c2c:	2984b03a 	or	r2,r5,r6
81114c30:	10004226 	beq	r2,zero,81114d3c <__subdf3+0x82c>
81114c34:	1808d0fa 	srli	r4,r3,3
81114c38:	8822d0fa 	srli	r17,r17,3
81114c3c:	1806977a 	slli	r3,r3,29
81114c40:	2080022c 	andhi	r2,r4,8
81114c44:	1c62b03a 	or	r17,r3,r17
81114c48:	10000826 	beq	r2,zero,81114c6c <__subdf3+0x75c>
81114c4c:	2812d0fa 	srli	r9,r5,3
81114c50:	4880022c 	andhi	r2,r9,8
81114c54:	1000051e 	bne	r2,zero,81114c6c <__subdf3+0x75c>
81114c58:	300cd0fa 	srli	r6,r6,3
81114c5c:	2804977a 	slli	r2,r5,29
81114c60:	4809883a 	mov	r4,r9
81114c64:	3825883a 	mov	r18,r7
81114c68:	11a2b03a 	or	r17,r2,r6
81114c6c:	8806d77a 	srli	r3,r17,29
81114c70:	200890fa 	slli	r4,r4,3
81114c74:	882290fa 	slli	r17,r17,3
81114c78:	0401ffc4 	movi	r16,2047
81114c7c:	1906b03a 	or	r3,r3,r4
81114c80:	003e4406 	br	81114594 <__reset+0xfb0f4594>
81114c84:	2984b03a 	or	r2,r5,r6
81114c88:	103e4226 	beq	r2,zero,81114594 <__reset+0xfb0f4594>
81114c8c:	8989c83a 	sub	r4,r17,r6
81114c90:	8911803a 	cmpltu	r8,r17,r4
81114c94:	1945c83a 	sub	r2,r3,r5
81114c98:	1205c83a 	sub	r2,r2,r8
81114c9c:	1200202c 	andhi	r8,r2,128
81114ca0:	403e9a26 	beq	r8,zero,8111470c <__reset+0xfb0f470c>
81114ca4:	3463c83a 	sub	r17,r6,r17
81114ca8:	28c5c83a 	sub	r2,r5,r3
81114cac:	344d803a 	cmpltu	r6,r6,r17
81114cb0:	1187c83a 	sub	r3,r2,r6
81114cb4:	3825883a 	mov	r18,r7
81114cb8:	003e3606 	br	81114594 <__reset+0xfb0f4594>
81114cbc:	0101ffc4 	movi	r4,2047
81114cc0:	493fc71e 	bne	r9,r4,81114be0 <__reset+0xfb0f4be0>
81114cc4:	2807883a 	mov	r3,r5
81114cc8:	3023883a 	mov	r17,r6
81114ccc:	4821883a 	mov	r16,r9
81114cd0:	003e3006 	br	81114594 <__reset+0xfb0f4594>
81114cd4:	10003626 	beq	r2,zero,81114db0 <__subdf3+0x8a0>
81114cd8:	2984b03a 	or	r2,r5,r6
81114cdc:	10001726 	beq	r2,zero,81114d3c <__subdf3+0x82c>
81114ce0:	1808d0fa 	srli	r4,r3,3
81114ce4:	8822d0fa 	srli	r17,r17,3
81114ce8:	1806977a 	slli	r3,r3,29
81114cec:	2080022c 	andhi	r2,r4,8
81114cf0:	1c62b03a 	or	r17,r3,r17
81114cf4:	10000726 	beq	r2,zero,81114d14 <__subdf3+0x804>
81114cf8:	2812d0fa 	srli	r9,r5,3
81114cfc:	4880022c 	andhi	r2,r9,8
81114d00:	1000041e 	bne	r2,zero,81114d14 <__subdf3+0x804>
81114d04:	300cd0fa 	srli	r6,r6,3
81114d08:	2804977a 	slli	r2,r5,29
81114d0c:	4809883a 	mov	r4,r9
81114d10:	11a2b03a 	or	r17,r2,r6
81114d14:	8806d77a 	srli	r3,r17,29
81114d18:	200890fa 	slli	r4,r4,3
81114d1c:	882290fa 	slli	r17,r17,3
81114d20:	3825883a 	mov	r18,r7
81114d24:	1906b03a 	or	r3,r3,r4
81114d28:	0401ffc4 	movi	r16,2047
81114d2c:	003e1906 	br	81114594 <__reset+0xfb0f4594>
81114d30:	000b883a 	mov	r5,zero
81114d34:	0005883a 	mov	r2,zero
81114d38:	003e2e06 	br	811145f4 <__reset+0xfb0f45f4>
81114d3c:	0401ffc4 	movi	r16,2047
81114d40:	003e1406 	br	81114594 <__reset+0xfb0f4594>
81114d44:	0005883a 	mov	r2,zero
81114d48:	003f7506 	br	81114b20 <__reset+0xfb0f4b20>
81114d4c:	0005883a 	mov	r2,zero
81114d50:	0009883a 	mov	r4,zero
81114d54:	003e7806 	br	81114738 <__reset+0xfb0f4738>
81114d58:	123ff804 	addi	r8,r2,-32
81114d5c:	01000804 	movi	r4,32
81114d60:	1a10d83a 	srl	r8,r3,r8
81114d64:	11002526 	beq	r2,r4,81114dfc <__subdf3+0x8ec>
81114d68:	01001004 	movi	r4,64
81114d6c:	2085c83a 	sub	r2,r4,r2
81114d70:	1884983a 	sll	r2,r3,r2
81114d74:	1444b03a 	or	r2,r2,r17
81114d78:	1004c03a 	cmpne	r2,r2,zero
81114d7c:	40a2b03a 	or	r17,r8,r2
81114d80:	0005883a 	mov	r2,zero
81114d84:	003f1606 	br	811149e0 <__reset+0xfb0f49e0>
81114d88:	02000434 	movhi	r8,16
81114d8c:	0009883a 	mov	r4,zero
81114d90:	423fffc4 	addi	r8,r8,-1
81114d94:	00bfffc4 	movi	r2,-1
81114d98:	0401ffc4 	movi	r16,2047
81114d9c:	003e6606 	br	81114738 <__reset+0xfb0f4738>
81114da0:	1c62b03a 	or	r17,r3,r17
81114da4:	8822c03a 	cmpne	r17,r17,zero
81114da8:	0005883a 	mov	r2,zero
81114dac:	003f9906 	br	81114c14 <__reset+0xfb0f4c14>
81114db0:	2807883a 	mov	r3,r5
81114db4:	3023883a 	mov	r17,r6
81114db8:	0401ffc4 	movi	r16,2047
81114dbc:	003df506 	br	81114594 <__reset+0xfb0f4594>
81114dc0:	2807883a 	mov	r3,r5
81114dc4:	3023883a 	mov	r17,r6
81114dc8:	003df206 	br	81114594 <__reset+0xfb0f4594>
81114dcc:	123ff804 	addi	r8,r2,-32
81114dd0:	01000804 	movi	r4,32
81114dd4:	1a10d83a 	srl	r8,r3,r8
81114dd8:	11000a26 	beq	r2,r4,81114e04 <__subdf3+0x8f4>
81114ddc:	01001004 	movi	r4,64
81114de0:	2085c83a 	sub	r2,r4,r2
81114de4:	1884983a 	sll	r2,r3,r2
81114de8:	1444b03a 	or	r2,r2,r17
81114dec:	1004c03a 	cmpne	r2,r2,zero
81114df0:	40a2b03a 	or	r17,r8,r2
81114df4:	0005883a 	mov	r2,zero
81114df8:	003f8606 	br	81114c14 <__reset+0xfb0f4c14>
81114dfc:	0005883a 	mov	r2,zero
81114e00:	003fdc06 	br	81114d74 <__reset+0xfb0f4d74>
81114e04:	0005883a 	mov	r2,zero
81114e08:	003ff706 	br	81114de8 <__reset+0xfb0f4de8>

81114e0c <__fixdfsi>:
81114e0c:	280cd53a 	srli	r6,r5,20
81114e10:	00c00434 	movhi	r3,16
81114e14:	18ffffc4 	addi	r3,r3,-1
81114e18:	3181ffcc 	andi	r6,r6,2047
81114e1c:	01c0ff84 	movi	r7,1022
81114e20:	28c6703a 	and	r3,r5,r3
81114e24:	280ad7fa 	srli	r5,r5,31
81114e28:	3980120e 	bge	r7,r6,81114e74 <__fixdfsi+0x68>
81114e2c:	00810744 	movi	r2,1053
81114e30:	11800c16 	blt	r2,r6,81114e64 <__fixdfsi+0x58>
81114e34:	00810cc4 	movi	r2,1075
81114e38:	1185c83a 	sub	r2,r2,r6
81114e3c:	01c007c4 	movi	r7,31
81114e40:	18c00434 	orhi	r3,r3,16
81114e44:	38800d16 	blt	r7,r2,81114e7c <__fixdfsi+0x70>
81114e48:	31befb44 	addi	r6,r6,-1043
81114e4c:	2084d83a 	srl	r2,r4,r2
81114e50:	1986983a 	sll	r3,r3,r6
81114e54:	1884b03a 	or	r2,r3,r2
81114e58:	28000726 	beq	r5,zero,81114e78 <__fixdfsi+0x6c>
81114e5c:	0085c83a 	sub	r2,zero,r2
81114e60:	f800283a 	ret
81114e64:	00a00034 	movhi	r2,32768
81114e68:	10bfffc4 	addi	r2,r2,-1
81114e6c:	2885883a 	add	r2,r5,r2
81114e70:	f800283a 	ret
81114e74:	0005883a 	mov	r2,zero
81114e78:	f800283a 	ret
81114e7c:	008104c4 	movi	r2,1043
81114e80:	1185c83a 	sub	r2,r2,r6
81114e84:	1884d83a 	srl	r2,r3,r2
81114e88:	003ff306 	br	81114e58 <__reset+0xfb0f4e58>

81114e8c <__floatsidf>:
81114e8c:	defffd04 	addi	sp,sp,-12
81114e90:	dfc00215 	stw	ra,8(sp)
81114e94:	dc400115 	stw	r17,4(sp)
81114e98:	dc000015 	stw	r16,0(sp)
81114e9c:	20002b26 	beq	r4,zero,81114f4c <__floatsidf+0xc0>
81114ea0:	2023883a 	mov	r17,r4
81114ea4:	2020d7fa 	srli	r16,r4,31
81114ea8:	20002d16 	blt	r4,zero,81114f60 <__floatsidf+0xd4>
81114eac:	8809883a 	mov	r4,r17
81114eb0:	11089100 	call	81108910 <__clzsi2>
81114eb4:	01410784 	movi	r5,1054
81114eb8:	288bc83a 	sub	r5,r5,r2
81114ebc:	01010cc4 	movi	r4,1075
81114ec0:	2149c83a 	sub	r4,r4,r5
81114ec4:	00c007c4 	movi	r3,31
81114ec8:	1900160e 	bge	r3,r4,81114f24 <__floatsidf+0x98>
81114ecc:	00c104c4 	movi	r3,1043
81114ed0:	1947c83a 	sub	r3,r3,r5
81114ed4:	88c6983a 	sll	r3,r17,r3
81114ed8:	00800434 	movhi	r2,16
81114edc:	10bfffc4 	addi	r2,r2,-1
81114ee0:	1886703a 	and	r3,r3,r2
81114ee4:	2941ffcc 	andi	r5,r5,2047
81114ee8:	800d883a 	mov	r6,r16
81114eec:	0005883a 	mov	r2,zero
81114ef0:	280a953a 	slli	r5,r5,20
81114ef4:	31803fcc 	andi	r6,r6,255
81114ef8:	01000434 	movhi	r4,16
81114efc:	300c97fa 	slli	r6,r6,31
81114f00:	213fffc4 	addi	r4,r4,-1
81114f04:	1906703a 	and	r3,r3,r4
81114f08:	1946b03a 	or	r3,r3,r5
81114f0c:	1986b03a 	or	r3,r3,r6
81114f10:	dfc00217 	ldw	ra,8(sp)
81114f14:	dc400117 	ldw	r17,4(sp)
81114f18:	dc000017 	ldw	r16,0(sp)
81114f1c:	dec00304 	addi	sp,sp,12
81114f20:	f800283a 	ret
81114f24:	00c002c4 	movi	r3,11
81114f28:	1887c83a 	sub	r3,r3,r2
81114f2c:	88c6d83a 	srl	r3,r17,r3
81114f30:	8904983a 	sll	r2,r17,r4
81114f34:	01000434 	movhi	r4,16
81114f38:	213fffc4 	addi	r4,r4,-1
81114f3c:	2941ffcc 	andi	r5,r5,2047
81114f40:	1906703a 	and	r3,r3,r4
81114f44:	800d883a 	mov	r6,r16
81114f48:	003fe906 	br	81114ef0 <__reset+0xfb0f4ef0>
81114f4c:	000d883a 	mov	r6,zero
81114f50:	000b883a 	mov	r5,zero
81114f54:	0007883a 	mov	r3,zero
81114f58:	0005883a 	mov	r2,zero
81114f5c:	003fe406 	br	81114ef0 <__reset+0xfb0f4ef0>
81114f60:	0123c83a 	sub	r17,zero,r4
81114f64:	003fd106 	br	81114eac <__reset+0xfb0f4eac>

81114f68 <__floatunsidf>:
81114f68:	defffe04 	addi	sp,sp,-8
81114f6c:	dc000015 	stw	r16,0(sp)
81114f70:	dfc00115 	stw	ra,4(sp)
81114f74:	2021883a 	mov	r16,r4
81114f78:	20002226 	beq	r4,zero,81115004 <__floatunsidf+0x9c>
81114f7c:	11089100 	call	81108910 <__clzsi2>
81114f80:	01010784 	movi	r4,1054
81114f84:	2089c83a 	sub	r4,r4,r2
81114f88:	01810cc4 	movi	r6,1075
81114f8c:	310dc83a 	sub	r6,r6,r4
81114f90:	00c007c4 	movi	r3,31
81114f94:	1980120e 	bge	r3,r6,81114fe0 <__floatunsidf+0x78>
81114f98:	00c104c4 	movi	r3,1043
81114f9c:	1907c83a 	sub	r3,r3,r4
81114fa0:	80ca983a 	sll	r5,r16,r3
81114fa4:	00800434 	movhi	r2,16
81114fa8:	10bfffc4 	addi	r2,r2,-1
81114fac:	2101ffcc 	andi	r4,r4,2047
81114fb0:	0021883a 	mov	r16,zero
81114fb4:	288a703a 	and	r5,r5,r2
81114fb8:	2008953a 	slli	r4,r4,20
81114fbc:	00c00434 	movhi	r3,16
81114fc0:	18ffffc4 	addi	r3,r3,-1
81114fc4:	28c6703a 	and	r3,r5,r3
81114fc8:	8005883a 	mov	r2,r16
81114fcc:	1906b03a 	or	r3,r3,r4
81114fd0:	dfc00117 	ldw	ra,4(sp)
81114fd4:	dc000017 	ldw	r16,0(sp)
81114fd8:	dec00204 	addi	sp,sp,8
81114fdc:	f800283a 	ret
81114fe0:	00c002c4 	movi	r3,11
81114fe4:	188bc83a 	sub	r5,r3,r2
81114fe8:	814ad83a 	srl	r5,r16,r5
81114fec:	00c00434 	movhi	r3,16
81114ff0:	18ffffc4 	addi	r3,r3,-1
81114ff4:	81a0983a 	sll	r16,r16,r6
81114ff8:	2101ffcc 	andi	r4,r4,2047
81114ffc:	28ca703a 	and	r5,r5,r3
81115000:	003fed06 	br	81114fb8 <__reset+0xfb0f4fb8>
81115004:	0009883a 	mov	r4,zero
81115008:	000b883a 	mov	r5,zero
8111500c:	003fea06 	br	81114fb8 <__reset+0xfb0f4fb8>

81115010 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81115010:	defffe04 	addi	sp,sp,-8
81115014:	dfc00115 	stw	ra,4(sp)
81115018:	df000015 	stw	fp,0(sp)
8111501c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81115020:	d0a01317 	ldw	r2,-32692(gp)
81115024:	10000326 	beq	r2,zero,81115034 <alt_get_errno+0x24>
81115028:	d0a01317 	ldw	r2,-32692(gp)
8111502c:	103ee83a 	callr	r2
81115030:	00000106 	br	81115038 <alt_get_errno+0x28>
81115034:	d0a03704 	addi	r2,gp,-32548
}
81115038:	e037883a 	mov	sp,fp
8111503c:	dfc00117 	ldw	ra,4(sp)
81115040:	df000017 	ldw	fp,0(sp)
81115044:	dec00204 	addi	sp,sp,8
81115048:	f800283a 	ret

8111504c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
8111504c:	defffb04 	addi	sp,sp,-20
81115050:	dfc00415 	stw	ra,16(sp)
81115054:	df000315 	stw	fp,12(sp)
81115058:	df000304 	addi	fp,sp,12
8111505c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
81115060:	e0bfff17 	ldw	r2,-4(fp)
81115064:	10000616 	blt	r2,zero,81115080 <close+0x34>
81115068:	e0bfff17 	ldw	r2,-4(fp)
8111506c:	10c00324 	muli	r3,r2,12
81115070:	00a044b4 	movhi	r2,33042
81115074:	10b3b904 	addi	r2,r2,-12572
81115078:	1885883a 	add	r2,r3,r2
8111507c:	00000106 	br	81115084 <close+0x38>
81115080:	0005883a 	mov	r2,zero
81115084:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
81115088:	e0bffd17 	ldw	r2,-12(fp)
8111508c:	10001926 	beq	r2,zero,811150f4 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
81115090:	e0bffd17 	ldw	r2,-12(fp)
81115094:	10800017 	ldw	r2,0(r2)
81115098:	10800417 	ldw	r2,16(r2)
8111509c:	10000626 	beq	r2,zero,811150b8 <close+0x6c>
811150a0:	e0bffd17 	ldw	r2,-12(fp)
811150a4:	10800017 	ldw	r2,0(r2)
811150a8:	10800417 	ldw	r2,16(r2)
811150ac:	e13ffd17 	ldw	r4,-12(fp)
811150b0:	103ee83a 	callr	r2
811150b4:	00000106 	br	811150bc <close+0x70>
811150b8:	0005883a 	mov	r2,zero
811150bc:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
811150c0:	e13fff17 	ldw	r4,-4(fp)
811150c4:	11156400 	call	81115640 <alt_release_fd>
    if (rval < 0)
811150c8:	e0bffe17 	ldw	r2,-8(fp)
811150cc:	1000070e 	bge	r2,zero,811150ec <close+0xa0>
    {
      ALT_ERRNO = -rval;
811150d0:	11150100 	call	81115010 <alt_get_errno>
811150d4:	1007883a 	mov	r3,r2
811150d8:	e0bffe17 	ldw	r2,-8(fp)
811150dc:	0085c83a 	sub	r2,zero,r2
811150e0:	18800015 	stw	r2,0(r3)
      return -1;
811150e4:	00bfffc4 	movi	r2,-1
811150e8:	00000706 	br	81115108 <close+0xbc>
    }
    return 0;
811150ec:	0005883a 	mov	r2,zero
811150f0:	00000506 	br	81115108 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
811150f4:	11150100 	call	81115010 <alt_get_errno>
811150f8:	1007883a 	mov	r3,r2
811150fc:	00801444 	movi	r2,81
81115100:	18800015 	stw	r2,0(r3)
    return -1;
81115104:	00bfffc4 	movi	r2,-1
  }
}
81115108:	e037883a 	mov	sp,fp
8111510c:	dfc00117 	ldw	ra,4(sp)
81115110:	df000017 	ldw	fp,0(sp)
81115114:	dec00204 	addi	sp,sp,8
81115118:	f800283a 	ret

8111511c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
8111511c:	deffff04 	addi	sp,sp,-4
81115120:	df000015 	stw	fp,0(sp)
81115124:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
81115128:	0001883a 	nop
8111512c:	e037883a 	mov	sp,fp
81115130:	df000017 	ldw	fp,0(sp)
81115134:	dec00104 	addi	sp,sp,4
81115138:	f800283a 	ret

8111513c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
8111513c:	defffc04 	addi	sp,sp,-16
81115140:	df000315 	stw	fp,12(sp)
81115144:	df000304 	addi	fp,sp,12
81115148:	e13ffd15 	stw	r4,-12(fp)
8111514c:	e17ffe15 	stw	r5,-8(fp)
81115150:	e1bfff15 	stw	r6,-4(fp)
  return len;
81115154:	e0bfff17 	ldw	r2,-4(fp)
}
81115158:	e037883a 	mov	sp,fp
8111515c:	df000017 	ldw	fp,0(sp)
81115160:	dec00104 	addi	sp,sp,4
81115164:	f800283a 	ret

81115168 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81115168:	defffe04 	addi	sp,sp,-8
8111516c:	dfc00115 	stw	ra,4(sp)
81115170:	df000015 	stw	fp,0(sp)
81115174:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81115178:	d0a01317 	ldw	r2,-32692(gp)
8111517c:	10000326 	beq	r2,zero,8111518c <alt_get_errno+0x24>
81115180:	d0a01317 	ldw	r2,-32692(gp)
81115184:	103ee83a 	callr	r2
81115188:	00000106 	br	81115190 <alt_get_errno+0x28>
8111518c:	d0a03704 	addi	r2,gp,-32548
}
81115190:	e037883a 	mov	sp,fp
81115194:	dfc00117 	ldw	ra,4(sp)
81115198:	df000017 	ldw	fp,0(sp)
8111519c:	dec00204 	addi	sp,sp,8
811151a0:	f800283a 	ret

811151a4 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
811151a4:	defffb04 	addi	sp,sp,-20
811151a8:	dfc00415 	stw	ra,16(sp)
811151ac:	df000315 	stw	fp,12(sp)
811151b0:	df000304 	addi	fp,sp,12
811151b4:	e13ffe15 	stw	r4,-8(fp)
811151b8:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
811151bc:	e0bffe17 	ldw	r2,-8(fp)
811151c0:	10000616 	blt	r2,zero,811151dc <fstat+0x38>
811151c4:	e0bffe17 	ldw	r2,-8(fp)
811151c8:	10c00324 	muli	r3,r2,12
811151cc:	00a044b4 	movhi	r2,33042
811151d0:	10b3b904 	addi	r2,r2,-12572
811151d4:	1885883a 	add	r2,r3,r2
811151d8:	00000106 	br	811151e0 <fstat+0x3c>
811151dc:	0005883a 	mov	r2,zero
811151e0:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
811151e4:	e0bffd17 	ldw	r2,-12(fp)
811151e8:	10001026 	beq	r2,zero,8111522c <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
811151ec:	e0bffd17 	ldw	r2,-12(fp)
811151f0:	10800017 	ldw	r2,0(r2)
811151f4:	10800817 	ldw	r2,32(r2)
811151f8:	10000726 	beq	r2,zero,81115218 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
811151fc:	e0bffd17 	ldw	r2,-12(fp)
81115200:	10800017 	ldw	r2,0(r2)
81115204:	10800817 	ldw	r2,32(r2)
81115208:	e17fff17 	ldw	r5,-4(fp)
8111520c:	e13ffd17 	ldw	r4,-12(fp)
81115210:	103ee83a 	callr	r2
81115214:	00000a06 	br	81115240 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
81115218:	e0bfff17 	ldw	r2,-4(fp)
8111521c:	00c80004 	movi	r3,8192
81115220:	10c00115 	stw	r3,4(r2)
      return 0;
81115224:	0005883a 	mov	r2,zero
81115228:	00000506 	br	81115240 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
8111522c:	11151680 	call	81115168 <alt_get_errno>
81115230:	1007883a 	mov	r3,r2
81115234:	00801444 	movi	r2,81
81115238:	18800015 	stw	r2,0(r3)
    return -1;
8111523c:	00bfffc4 	movi	r2,-1
  }
}
81115240:	e037883a 	mov	sp,fp
81115244:	dfc00117 	ldw	ra,4(sp)
81115248:	df000017 	ldw	fp,0(sp)
8111524c:	dec00204 	addi	sp,sp,8
81115250:	f800283a 	ret

81115254 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81115254:	defffe04 	addi	sp,sp,-8
81115258:	dfc00115 	stw	ra,4(sp)
8111525c:	df000015 	stw	fp,0(sp)
81115260:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81115264:	d0a01317 	ldw	r2,-32692(gp)
81115268:	10000326 	beq	r2,zero,81115278 <alt_get_errno+0x24>
8111526c:	d0a01317 	ldw	r2,-32692(gp)
81115270:	103ee83a 	callr	r2
81115274:	00000106 	br	8111527c <alt_get_errno+0x28>
81115278:	d0a03704 	addi	r2,gp,-32548
}
8111527c:	e037883a 	mov	sp,fp
81115280:	dfc00117 	ldw	ra,4(sp)
81115284:	df000017 	ldw	fp,0(sp)
81115288:	dec00204 	addi	sp,sp,8
8111528c:	f800283a 	ret

81115290 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
81115290:	deffed04 	addi	sp,sp,-76
81115294:	dfc01215 	stw	ra,72(sp)
81115298:	df001115 	stw	fp,68(sp)
8111529c:	df001104 	addi	fp,sp,68
811152a0:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
811152a4:	e0bfff17 	ldw	r2,-4(fp)
811152a8:	10000616 	blt	r2,zero,811152c4 <isatty+0x34>
811152ac:	e0bfff17 	ldw	r2,-4(fp)
811152b0:	10c00324 	muli	r3,r2,12
811152b4:	00a044b4 	movhi	r2,33042
811152b8:	10b3b904 	addi	r2,r2,-12572
811152bc:	1885883a 	add	r2,r3,r2
811152c0:	00000106 	br	811152c8 <isatty+0x38>
811152c4:	0005883a 	mov	r2,zero
811152c8:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
811152cc:	e0bfef17 	ldw	r2,-68(fp)
811152d0:	10000e26 	beq	r2,zero,8111530c <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
811152d4:	e0bfef17 	ldw	r2,-68(fp)
811152d8:	10800017 	ldw	r2,0(r2)
811152dc:	10800817 	ldw	r2,32(r2)
811152e0:	1000021e 	bne	r2,zero,811152ec <isatty+0x5c>
    {
      return 1;
811152e4:	00800044 	movi	r2,1
811152e8:	00000d06 	br	81115320 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
811152ec:	e0bff004 	addi	r2,fp,-64
811152f0:	100b883a 	mov	r5,r2
811152f4:	e13fff17 	ldw	r4,-4(fp)
811152f8:	11151a40 	call	811151a4 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
811152fc:	e0bff117 	ldw	r2,-60(fp)
81115300:	10880020 	cmpeqi	r2,r2,8192
81115304:	10803fcc 	andi	r2,r2,255
81115308:	00000506 	br	81115320 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
8111530c:	11152540 	call	81115254 <alt_get_errno>
81115310:	1007883a 	mov	r3,r2
81115314:	00801444 	movi	r2,81
81115318:	18800015 	stw	r2,0(r3)
    return 0;
8111531c:	0005883a 	mov	r2,zero
  }
}
81115320:	e037883a 	mov	sp,fp
81115324:	dfc00117 	ldw	ra,4(sp)
81115328:	df000017 	ldw	fp,0(sp)
8111532c:	dec00204 	addi	sp,sp,8
81115330:	f800283a 	ret

81115334 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81115334:	defffe04 	addi	sp,sp,-8
81115338:	dfc00115 	stw	ra,4(sp)
8111533c:	df000015 	stw	fp,0(sp)
81115340:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81115344:	d0a01317 	ldw	r2,-32692(gp)
81115348:	10000326 	beq	r2,zero,81115358 <alt_get_errno+0x24>
8111534c:	d0a01317 	ldw	r2,-32692(gp)
81115350:	103ee83a 	callr	r2
81115354:	00000106 	br	8111535c <alt_get_errno+0x28>
81115358:	d0a03704 	addi	r2,gp,-32548
}
8111535c:	e037883a 	mov	sp,fp
81115360:	dfc00117 	ldw	ra,4(sp)
81115364:	df000017 	ldw	fp,0(sp)
81115368:	dec00204 	addi	sp,sp,8
8111536c:	f800283a 	ret

81115370 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
81115370:	defff904 	addi	sp,sp,-28
81115374:	dfc00615 	stw	ra,24(sp)
81115378:	df000515 	stw	fp,20(sp)
8111537c:	df000504 	addi	fp,sp,20
81115380:	e13ffd15 	stw	r4,-12(fp)
81115384:	e17ffe15 	stw	r5,-8(fp)
81115388:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
8111538c:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81115390:	e0bffd17 	ldw	r2,-12(fp)
81115394:	10000616 	blt	r2,zero,811153b0 <lseek+0x40>
81115398:	e0bffd17 	ldw	r2,-12(fp)
8111539c:	10c00324 	muli	r3,r2,12
811153a0:	00a044b4 	movhi	r2,33042
811153a4:	10b3b904 	addi	r2,r2,-12572
811153a8:	1885883a 	add	r2,r3,r2
811153ac:	00000106 	br	811153b4 <lseek+0x44>
811153b0:	0005883a 	mov	r2,zero
811153b4:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
811153b8:	e0bffc17 	ldw	r2,-16(fp)
811153bc:	10001026 	beq	r2,zero,81115400 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
811153c0:	e0bffc17 	ldw	r2,-16(fp)
811153c4:	10800017 	ldw	r2,0(r2)
811153c8:	10800717 	ldw	r2,28(r2)
811153cc:	10000926 	beq	r2,zero,811153f4 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
811153d0:	e0bffc17 	ldw	r2,-16(fp)
811153d4:	10800017 	ldw	r2,0(r2)
811153d8:	10800717 	ldw	r2,28(r2)
811153dc:	e1bfff17 	ldw	r6,-4(fp)
811153e0:	e17ffe17 	ldw	r5,-8(fp)
811153e4:	e13ffc17 	ldw	r4,-16(fp)
811153e8:	103ee83a 	callr	r2
811153ec:	e0bffb15 	stw	r2,-20(fp)
811153f0:	00000506 	br	81115408 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
811153f4:	00bfde84 	movi	r2,-134
811153f8:	e0bffb15 	stw	r2,-20(fp)
811153fc:	00000206 	br	81115408 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
81115400:	00bfebc4 	movi	r2,-81
81115404:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
81115408:	e0bffb17 	ldw	r2,-20(fp)
8111540c:	1000070e 	bge	r2,zero,8111542c <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
81115410:	11153340 	call	81115334 <alt_get_errno>
81115414:	1007883a 	mov	r3,r2
81115418:	e0bffb17 	ldw	r2,-20(fp)
8111541c:	0085c83a 	sub	r2,zero,r2
81115420:	18800015 	stw	r2,0(r3)
    rc = -1;
81115424:	00bfffc4 	movi	r2,-1
81115428:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
8111542c:	e0bffb17 	ldw	r2,-20(fp)
}
81115430:	e037883a 	mov	sp,fp
81115434:	dfc00117 	ldw	ra,4(sp)
81115438:	df000017 	ldw	fp,0(sp)
8111543c:	dec00204 	addi	sp,sp,8
81115440:	f800283a 	ret

81115444 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
81115444:	defffd04 	addi	sp,sp,-12
81115448:	dfc00215 	stw	ra,8(sp)
8111544c:	df000115 	stw	fp,4(sp)
81115450:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
81115454:	0009883a 	mov	r4,zero
81115458:	1115a900 	call	81115a90 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
8111545c:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
81115460:	1115ac80 	call	81115ac8 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
81115464:	01a044b4 	movhi	r6,33042
81115468:	31b0da04 	addi	r6,r6,-15512
8111546c:	016044b4 	movhi	r5,33042
81115470:	2970da04 	addi	r5,r5,-15512
81115474:	012044b4 	movhi	r4,33042
81115478:	2130da04 	addi	r4,r4,-15512
8111547c:	111a4600 	call	8111a460 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
81115480:	1119fac0 	call	81119fac <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
81115484:	012044b4 	movhi	r4,33042
81115488:	21280304 	addi	r4,r4,-24564
8111548c:	111ac040 	call	8111ac04 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
81115490:	d0a03817 	ldw	r2,-32544(gp)
81115494:	d0e03917 	ldw	r3,-32540(gp)
81115498:	d1203a17 	ldw	r4,-32536(gp)
8111549c:	200d883a 	mov	r6,r4
811154a0:	180b883a 	mov	r5,r3
811154a4:	1009883a 	mov	r4,r2
811154a8:	11064300 	call	81106430 <main>
811154ac:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
811154b0:	01000044 	movi	r4,1
811154b4:	111504c0 	call	8111504c <close>
  exit (result);
811154b8:	e13fff17 	ldw	r4,-4(fp)
811154bc:	111ac180 	call	8111ac18 <exit>

811154c0 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
811154c0:	defffe04 	addi	sp,sp,-8
811154c4:	df000115 	stw	fp,4(sp)
811154c8:	df000104 	addi	fp,sp,4
811154cc:	e13fff15 	stw	r4,-4(fp)
}
811154d0:	0001883a 	nop
811154d4:	e037883a 	mov	sp,fp
811154d8:	df000017 	ldw	fp,0(sp)
811154dc:	dec00104 	addi	sp,sp,4
811154e0:	f800283a 	ret

811154e4 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
811154e4:	defffe04 	addi	sp,sp,-8
811154e8:	df000115 	stw	fp,4(sp)
811154ec:	df000104 	addi	fp,sp,4
811154f0:	e13fff15 	stw	r4,-4(fp)
}
811154f4:	0001883a 	nop
811154f8:	e037883a 	mov	sp,fp
811154fc:	df000017 	ldw	fp,0(sp)
81115500:	dec00104 	addi	sp,sp,4
81115504:	f800283a 	ret

81115508 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81115508:	defffe04 	addi	sp,sp,-8
8111550c:	dfc00115 	stw	ra,4(sp)
81115510:	df000015 	stw	fp,0(sp)
81115514:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81115518:	d0a01317 	ldw	r2,-32692(gp)
8111551c:	10000326 	beq	r2,zero,8111552c <alt_get_errno+0x24>
81115520:	d0a01317 	ldw	r2,-32692(gp)
81115524:	103ee83a 	callr	r2
81115528:	00000106 	br	81115530 <alt_get_errno+0x28>
8111552c:	d0a03704 	addi	r2,gp,-32548
}
81115530:	e037883a 	mov	sp,fp
81115534:	dfc00117 	ldw	ra,4(sp)
81115538:	df000017 	ldw	fp,0(sp)
8111553c:	dec00204 	addi	sp,sp,8
81115540:	f800283a 	ret

81115544 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
81115544:	defff904 	addi	sp,sp,-28
81115548:	dfc00615 	stw	ra,24(sp)
8111554c:	df000515 	stw	fp,20(sp)
81115550:	df000504 	addi	fp,sp,20
81115554:	e13ffd15 	stw	r4,-12(fp)
81115558:	e17ffe15 	stw	r5,-8(fp)
8111555c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81115560:	e0bffd17 	ldw	r2,-12(fp)
81115564:	10000616 	blt	r2,zero,81115580 <read+0x3c>
81115568:	e0bffd17 	ldw	r2,-12(fp)
8111556c:	10c00324 	muli	r3,r2,12
81115570:	00a044b4 	movhi	r2,33042
81115574:	10b3b904 	addi	r2,r2,-12572
81115578:	1885883a 	add	r2,r3,r2
8111557c:	00000106 	br	81115584 <read+0x40>
81115580:	0005883a 	mov	r2,zero
81115584:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
81115588:	e0bffb17 	ldw	r2,-20(fp)
8111558c:	10002226 	beq	r2,zero,81115618 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
81115590:	e0bffb17 	ldw	r2,-20(fp)
81115594:	10800217 	ldw	r2,8(r2)
81115598:	108000cc 	andi	r2,r2,3
8111559c:	10800060 	cmpeqi	r2,r2,1
811155a0:	1000181e 	bne	r2,zero,81115604 <read+0xc0>
        (fd->dev->read))
811155a4:	e0bffb17 	ldw	r2,-20(fp)
811155a8:	10800017 	ldw	r2,0(r2)
811155ac:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
811155b0:	10001426 	beq	r2,zero,81115604 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
811155b4:	e0bffb17 	ldw	r2,-20(fp)
811155b8:	10800017 	ldw	r2,0(r2)
811155bc:	10800517 	ldw	r2,20(r2)
811155c0:	e0ffff17 	ldw	r3,-4(fp)
811155c4:	180d883a 	mov	r6,r3
811155c8:	e17ffe17 	ldw	r5,-8(fp)
811155cc:	e13ffb17 	ldw	r4,-20(fp)
811155d0:	103ee83a 	callr	r2
811155d4:	e0bffc15 	stw	r2,-16(fp)
811155d8:	e0bffc17 	ldw	r2,-16(fp)
811155dc:	1000070e 	bge	r2,zero,811155fc <read+0xb8>
        {
          ALT_ERRNO = -rval;
811155e0:	11155080 	call	81115508 <alt_get_errno>
811155e4:	1007883a 	mov	r3,r2
811155e8:	e0bffc17 	ldw	r2,-16(fp)
811155ec:	0085c83a 	sub	r2,zero,r2
811155f0:	18800015 	stw	r2,0(r3)
          return -1;
811155f4:	00bfffc4 	movi	r2,-1
811155f8:	00000c06 	br	8111562c <read+0xe8>
        }
        return rval;
811155fc:	e0bffc17 	ldw	r2,-16(fp)
81115600:	00000a06 	br	8111562c <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
81115604:	11155080 	call	81115508 <alt_get_errno>
81115608:	1007883a 	mov	r3,r2
8111560c:	00800344 	movi	r2,13
81115610:	18800015 	stw	r2,0(r3)
81115614:	00000406 	br	81115628 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
81115618:	11155080 	call	81115508 <alt_get_errno>
8111561c:	1007883a 	mov	r3,r2
81115620:	00801444 	movi	r2,81
81115624:	18800015 	stw	r2,0(r3)
  }
  return -1;
81115628:	00bfffc4 	movi	r2,-1
}
8111562c:	e037883a 	mov	sp,fp
81115630:	dfc00117 	ldw	ra,4(sp)
81115634:	df000017 	ldw	fp,0(sp)
81115638:	dec00204 	addi	sp,sp,8
8111563c:	f800283a 	ret

81115640 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
81115640:	defffe04 	addi	sp,sp,-8
81115644:	df000115 	stw	fp,4(sp)
81115648:	df000104 	addi	fp,sp,4
8111564c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
81115650:	e0bfff17 	ldw	r2,-4(fp)
81115654:	108000d0 	cmplti	r2,r2,3
81115658:	10000d1e 	bne	r2,zero,81115690 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
8111565c:	00a044b4 	movhi	r2,33042
81115660:	10b3b904 	addi	r2,r2,-12572
81115664:	e0ffff17 	ldw	r3,-4(fp)
81115668:	18c00324 	muli	r3,r3,12
8111566c:	10c5883a 	add	r2,r2,r3
81115670:	10800204 	addi	r2,r2,8
81115674:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
81115678:	00a044b4 	movhi	r2,33042
8111567c:	10b3b904 	addi	r2,r2,-12572
81115680:	e0ffff17 	ldw	r3,-4(fp)
81115684:	18c00324 	muli	r3,r3,12
81115688:	10c5883a 	add	r2,r2,r3
8111568c:	10000015 	stw	zero,0(r2)
  }
}
81115690:	0001883a 	nop
81115694:	e037883a 	mov	sp,fp
81115698:	df000017 	ldw	fp,0(sp)
8111569c:	dec00104 	addi	sp,sp,4
811156a0:	f800283a 	ret

811156a4 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
811156a4:	defff904 	addi	sp,sp,-28
811156a8:	df000615 	stw	fp,24(sp)
811156ac:	df000604 	addi	fp,sp,24
811156b0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811156b4:	0005303a 	rdctl	r2,status
811156b8:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811156bc:	e0fffe17 	ldw	r3,-8(fp)
811156c0:	00bfff84 	movi	r2,-2
811156c4:	1884703a 	and	r2,r3,r2
811156c8:	1001703a 	wrctl	status,r2
  
  return context;
811156cc:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
811156d0:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
811156d4:	d0a01417 	ldw	r2,-32688(gp)
811156d8:	10c000c4 	addi	r3,r2,3
811156dc:	00bfff04 	movi	r2,-4
811156e0:	1884703a 	and	r2,r3,r2
811156e4:	d0a01415 	stw	r2,-32688(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
811156e8:	d0e01417 	ldw	r3,-32688(gp)
811156ec:	e0bfff17 	ldw	r2,-4(fp)
811156f0:	1887883a 	add	r3,r3,r2
811156f4:	00a04834 	movhi	r2,33056
811156f8:	10a80004 	addi	r2,r2,-24576
811156fc:	10c0062e 	bgeu	r2,r3,81115718 <sbrk+0x74>
81115700:	e0bffb17 	ldw	r2,-20(fp)
81115704:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81115708:	e0bffa17 	ldw	r2,-24(fp)
8111570c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
81115710:	00bfffc4 	movi	r2,-1
81115714:	00000b06 	br	81115744 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
81115718:	d0a01417 	ldw	r2,-32688(gp)
8111571c:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
81115720:	d0e01417 	ldw	r3,-32688(gp)
81115724:	e0bfff17 	ldw	r2,-4(fp)
81115728:	1885883a 	add	r2,r3,r2
8111572c:	d0a01415 	stw	r2,-32688(gp)
81115730:	e0bffb17 	ldw	r2,-20(fp)
81115734:	e0bffc15 	stw	r2,-16(fp)
81115738:	e0bffc17 	ldw	r2,-16(fp)
8111573c:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
81115740:	e0bffd17 	ldw	r2,-12(fp)
} 
81115744:	e037883a 	mov	sp,fp
81115748:	df000017 	ldw	fp,0(sp)
8111574c:	dec00104 	addi	sp,sp,4
81115750:	f800283a 	ret

81115754 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
81115754:	defffa04 	addi	sp,sp,-24
81115758:	df000515 	stw	fp,20(sp)
8111575c:	df000504 	addi	fp,sp,20
81115760:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81115764:	0005303a 	rdctl	r2,status
81115768:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111576c:	e0fffc17 	ldw	r3,-16(fp)
81115770:	00bfff84 	movi	r2,-2
81115774:	1884703a 	and	r2,r3,r2
81115778:	1001703a 	wrctl	status,r2
  
  return context;
8111577c:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
81115780:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
81115784:	e0bfff17 	ldw	r2,-4(fp)
81115788:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
8111578c:	e0bffd17 	ldw	r2,-12(fp)
81115790:	10800017 	ldw	r2,0(r2)
81115794:	e0fffd17 	ldw	r3,-12(fp)
81115798:	18c00117 	ldw	r3,4(r3)
8111579c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
811157a0:	e0bffd17 	ldw	r2,-12(fp)
811157a4:	10800117 	ldw	r2,4(r2)
811157a8:	e0fffd17 	ldw	r3,-12(fp)
811157ac:	18c00017 	ldw	r3,0(r3)
811157b0:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
811157b4:	e0bffd17 	ldw	r2,-12(fp)
811157b8:	e0fffd17 	ldw	r3,-12(fp)
811157bc:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
811157c0:	e0bffd17 	ldw	r2,-12(fp)
811157c4:	e0fffd17 	ldw	r3,-12(fp)
811157c8:	10c00015 	stw	r3,0(r2)
811157cc:	e0bffb17 	ldw	r2,-20(fp)
811157d0:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811157d4:	e0bffe17 	ldw	r2,-8(fp)
811157d8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
811157dc:	0001883a 	nop
811157e0:	e037883a 	mov	sp,fp
811157e4:	df000017 	ldw	fp,0(sp)
811157e8:	dec00104 	addi	sp,sp,4
811157ec:	f800283a 	ret

811157f0 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
811157f0:	defffb04 	addi	sp,sp,-20
811157f4:	dfc00415 	stw	ra,16(sp)
811157f8:	df000315 	stw	fp,12(sp)
811157fc:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
81115800:	d0a01517 	ldw	r2,-32684(gp)
81115804:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
81115808:	d0a03c17 	ldw	r2,-32528(gp)
8111580c:	10800044 	addi	r2,r2,1
81115810:	d0a03c15 	stw	r2,-32528(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
81115814:	00002e06 	br	811158d0 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
81115818:	e0bffd17 	ldw	r2,-12(fp)
8111581c:	10800017 	ldw	r2,0(r2)
81115820:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
81115824:	e0bffd17 	ldw	r2,-12(fp)
81115828:	10800403 	ldbu	r2,16(r2)
8111582c:	10803fcc 	andi	r2,r2,255
81115830:	10000426 	beq	r2,zero,81115844 <alt_tick+0x54>
81115834:	d0a03c17 	ldw	r2,-32528(gp)
81115838:	1000021e 	bne	r2,zero,81115844 <alt_tick+0x54>
    {
      alarm->rollover = 0;
8111583c:	e0bffd17 	ldw	r2,-12(fp)
81115840:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
81115844:	e0bffd17 	ldw	r2,-12(fp)
81115848:	10800217 	ldw	r2,8(r2)
8111584c:	d0e03c17 	ldw	r3,-32528(gp)
81115850:	18801d36 	bltu	r3,r2,811158c8 <alt_tick+0xd8>
81115854:	e0bffd17 	ldw	r2,-12(fp)
81115858:	10800403 	ldbu	r2,16(r2)
8111585c:	10803fcc 	andi	r2,r2,255
81115860:	1000191e 	bne	r2,zero,811158c8 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
81115864:	e0bffd17 	ldw	r2,-12(fp)
81115868:	10800317 	ldw	r2,12(r2)
8111586c:	e0fffd17 	ldw	r3,-12(fp)
81115870:	18c00517 	ldw	r3,20(r3)
81115874:	1809883a 	mov	r4,r3
81115878:	103ee83a 	callr	r2
8111587c:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
81115880:	e0bfff17 	ldw	r2,-4(fp)
81115884:	1000031e 	bne	r2,zero,81115894 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
81115888:	e13ffd17 	ldw	r4,-12(fp)
8111588c:	11157540 	call	81115754 <alt_alarm_stop>
81115890:	00000d06 	br	811158c8 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
81115894:	e0bffd17 	ldw	r2,-12(fp)
81115898:	10c00217 	ldw	r3,8(r2)
8111589c:	e0bfff17 	ldw	r2,-4(fp)
811158a0:	1887883a 	add	r3,r3,r2
811158a4:	e0bffd17 	ldw	r2,-12(fp)
811158a8:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
811158ac:	e0bffd17 	ldw	r2,-12(fp)
811158b0:	10c00217 	ldw	r3,8(r2)
811158b4:	d0a03c17 	ldw	r2,-32528(gp)
811158b8:	1880032e 	bgeu	r3,r2,811158c8 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
811158bc:	e0bffd17 	ldw	r2,-12(fp)
811158c0:	00c00044 	movi	r3,1
811158c4:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
811158c8:	e0bffe17 	ldw	r2,-8(fp)
811158cc:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
811158d0:	e0fffd17 	ldw	r3,-12(fp)
811158d4:	d0a01504 	addi	r2,gp,-32684
811158d8:	18bfcf1e 	bne	r3,r2,81115818 <__reset+0xfb0f5818>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
811158dc:	0001883a 	nop
}
811158e0:	0001883a 	nop
811158e4:	e037883a 	mov	sp,fp
811158e8:	dfc00117 	ldw	ra,4(sp)
811158ec:	df000017 	ldw	fp,0(sp)
811158f0:	dec00204 	addi	sp,sp,8
811158f4:	f800283a 	ret

811158f8 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
811158f8:	defffd04 	addi	sp,sp,-12
811158fc:	dfc00215 	stw	ra,8(sp)
81115900:	df000115 	stw	fp,4(sp)
81115904:	df000104 	addi	fp,sp,4
81115908:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
8111590c:	e13fff17 	ldw	r4,-4(fp)
81115910:	1119d7c0 	call	81119d7c <alt_busy_sleep>
}
81115914:	e037883a 	mov	sp,fp
81115918:	dfc00117 	ldw	ra,4(sp)
8111591c:	df000017 	ldw	fp,0(sp)
81115920:	dec00204 	addi	sp,sp,8
81115924:	f800283a 	ret

81115928 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81115928:	defffe04 	addi	sp,sp,-8
8111592c:	dfc00115 	stw	ra,4(sp)
81115930:	df000015 	stw	fp,0(sp)
81115934:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81115938:	d0a01317 	ldw	r2,-32692(gp)
8111593c:	10000326 	beq	r2,zero,8111594c <alt_get_errno+0x24>
81115940:	d0a01317 	ldw	r2,-32692(gp)
81115944:	103ee83a 	callr	r2
81115948:	00000106 	br	81115950 <alt_get_errno+0x28>
8111594c:	d0a03704 	addi	r2,gp,-32548
}
81115950:	e037883a 	mov	sp,fp
81115954:	dfc00117 	ldw	ra,4(sp)
81115958:	df000017 	ldw	fp,0(sp)
8111595c:	dec00204 	addi	sp,sp,8
81115960:	f800283a 	ret

81115964 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
81115964:	defff904 	addi	sp,sp,-28
81115968:	dfc00615 	stw	ra,24(sp)
8111596c:	df000515 	stw	fp,20(sp)
81115970:	df000504 	addi	fp,sp,20
81115974:	e13ffd15 	stw	r4,-12(fp)
81115978:	e17ffe15 	stw	r5,-8(fp)
8111597c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81115980:	e0bffd17 	ldw	r2,-12(fp)
81115984:	10000616 	blt	r2,zero,811159a0 <write+0x3c>
81115988:	e0bffd17 	ldw	r2,-12(fp)
8111598c:	10c00324 	muli	r3,r2,12
81115990:	00a044b4 	movhi	r2,33042
81115994:	10b3b904 	addi	r2,r2,-12572
81115998:	1885883a 	add	r2,r3,r2
8111599c:	00000106 	br	811159a4 <write+0x40>
811159a0:	0005883a 	mov	r2,zero
811159a4:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
811159a8:	e0bffb17 	ldw	r2,-20(fp)
811159ac:	10002126 	beq	r2,zero,81115a34 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
811159b0:	e0bffb17 	ldw	r2,-20(fp)
811159b4:	10800217 	ldw	r2,8(r2)
811159b8:	108000cc 	andi	r2,r2,3
811159bc:	10001826 	beq	r2,zero,81115a20 <write+0xbc>
811159c0:	e0bffb17 	ldw	r2,-20(fp)
811159c4:	10800017 	ldw	r2,0(r2)
811159c8:	10800617 	ldw	r2,24(r2)
811159cc:	10001426 	beq	r2,zero,81115a20 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
811159d0:	e0bffb17 	ldw	r2,-20(fp)
811159d4:	10800017 	ldw	r2,0(r2)
811159d8:	10800617 	ldw	r2,24(r2)
811159dc:	e0ffff17 	ldw	r3,-4(fp)
811159e0:	180d883a 	mov	r6,r3
811159e4:	e17ffe17 	ldw	r5,-8(fp)
811159e8:	e13ffb17 	ldw	r4,-20(fp)
811159ec:	103ee83a 	callr	r2
811159f0:	e0bffc15 	stw	r2,-16(fp)
811159f4:	e0bffc17 	ldw	r2,-16(fp)
811159f8:	1000070e 	bge	r2,zero,81115a18 <write+0xb4>
      {
        ALT_ERRNO = -rval;
811159fc:	11159280 	call	81115928 <alt_get_errno>
81115a00:	1007883a 	mov	r3,r2
81115a04:	e0bffc17 	ldw	r2,-16(fp)
81115a08:	0085c83a 	sub	r2,zero,r2
81115a0c:	18800015 	stw	r2,0(r3)
        return -1;
81115a10:	00bfffc4 	movi	r2,-1
81115a14:	00000c06 	br	81115a48 <write+0xe4>
      }
      return rval;
81115a18:	e0bffc17 	ldw	r2,-16(fp)
81115a1c:	00000a06 	br	81115a48 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
81115a20:	11159280 	call	81115928 <alt_get_errno>
81115a24:	1007883a 	mov	r3,r2
81115a28:	00800344 	movi	r2,13
81115a2c:	18800015 	stw	r2,0(r3)
81115a30:	00000406 	br	81115a44 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
81115a34:	11159280 	call	81115928 <alt_get_errno>
81115a38:	1007883a 	mov	r3,r2
81115a3c:	00801444 	movi	r2,81
81115a40:	18800015 	stw	r2,0(r3)
  }
  return -1;
81115a44:	00bfffc4 	movi	r2,-1
}
81115a48:	e037883a 	mov	sp,fp
81115a4c:	dfc00117 	ldw	ra,4(sp)
81115a50:	df000017 	ldw	fp,0(sp)
81115a54:	dec00204 	addi	sp,sp,8
81115a58:	f800283a 	ret

81115a5c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
81115a5c:	defffd04 	addi	sp,sp,-12
81115a60:	dfc00215 	stw	ra,8(sp)
81115a64:	df000115 	stw	fp,4(sp)
81115a68:	df000104 	addi	fp,sp,4
81115a6c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
81115a70:	d1601004 	addi	r5,gp,-32704
81115a74:	e13fff17 	ldw	r4,-4(fp)
81115a78:	1119f080 	call	81119f08 <alt_dev_llist_insert>
}
81115a7c:	e037883a 	mov	sp,fp
81115a80:	dfc00117 	ldw	ra,4(sp)
81115a84:	df000017 	ldw	fp,0(sp)
81115a88:	dec00204 	addi	sp,sp,8
81115a8c:	f800283a 	ret

81115a90 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
81115a90:	defffd04 	addi	sp,sp,-12
81115a94:	dfc00215 	stw	ra,8(sp)
81115a98:	df000115 	stw	fp,4(sp)
81115a9c:	df000104 	addi	fp,sp,4
81115aa0:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
81115aa4:	111a9980 	call	8111a998 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
81115aa8:	00800044 	movi	r2,1
81115aac:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
81115ab0:	0001883a 	nop
81115ab4:	e037883a 	mov	sp,fp
81115ab8:	dfc00117 	ldw	ra,4(sp)
81115abc:	df000017 	ldw	fp,0(sp)
81115ac0:	dec00204 	addi	sp,sp,8
81115ac4:	f800283a 	ret

81115ac8 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
81115ac8:	defffe04 	addi	sp,sp,-8
81115acc:	dfc00115 	stw	ra,4(sp)
81115ad0:	df000015 	stw	fp,0(sp)
81115ad4:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
81115ad8:	01c0fa04 	movi	r7,1000
81115adc:	018000c4 	movi	r6,3
81115ae0:	000b883a 	mov	r5,zero
81115ae4:	01200034 	movhi	r4,32768
81115ae8:	21011004 	addi	r4,r4,1088
81115aec:	11174500 	call	81117450 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1US, timer_1us);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
81115af0:	01800084 	movi	r6,2
81115af4:	000b883a 	mov	r5,zero
81115af8:	012044b4 	movhi	r4,33042
81115afc:	21342304 	addi	r4,r4,-12148
81115b00:	1115d400 	call	81115d40 <altera_avalon_jtag_uart_init>
81115b04:	012044b4 	movhi	r4,33042
81115b08:	21341904 	addi	r4,r4,-12188
81115b0c:	1115a5c0 	call	81115a5c <alt_dev_reg>
    ALTERA_AVALON_SGDMA_INIT ( SGDMA_RX, sgdma_rx);
81115b10:	01800044 	movi	r6,1
81115b14:	000b883a 	mov	r5,zero
81115b18:	012044b4 	movhi	r4,33042
81115b1c:	21383104 	addi	r4,r4,-7996
81115b20:	11173300 	call	81117330 <alt_avalon_sgdma_init>
    ALTERA_AVALON_SGDMA_INIT ( SGDMA_TX, sgdma_tx);
81115b24:	000d883a 	mov	r6,zero
81115b28:	000b883a 	mov	r5,zero
81115b2c:	012044b4 	movhi	r4,33042
81115b30:	21383d04 	addi	r4,r4,-7948
81115b34:	11173300 	call	81117330 <alt_avalon_sgdma_init>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
81115b38:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( RS232_UART, rs232_uart);
81115b3c:	01800184 	movi	r6,6
81115b40:	000b883a 	mov	r5,zero
81115b44:	012044b4 	movhi	r4,33042
81115b48:	21385304 	addi	r4,r4,-7860
81115b4c:	11175dc0 	call	811175dc <altera_avalon_uart_init>
81115b50:	012044b4 	movhi	r4,33042
81115b54:	21384904 	addi	r4,r4,-7900
81115b58:	1115a5c0 	call	81115a5c <alt_dev_reg>
    ALTERA_ETH_TSE_INIT ( TSE_MAC, tse_mac);
81115b5c:	0001883a 	nop
    ALTERA_MSGDMA_INIT ( DMA_DDR_M1, dma_DDR_M1);
81115b60:	00a044b4 	movhi	r2,33042
81115b64:	10b87a04 	addi	r2,r2,-7704
81115b68:	10c00717 	ldw	r3,28(r2)
81115b6c:	00a044b4 	movhi	r2,33042
81115b70:	10b87a04 	addi	r2,r2,-7704
81115b74:	10800817 	ldw	r2,32(r2)
81115b78:	100d883a 	mov	r6,r2
81115b7c:	180b883a 	mov	r5,r3
81115b80:	012044b4 	movhi	r4,33042
81115b84:	21387a04 	addi	r4,r4,-7704
81115b88:	11199a00 	call	811199a0 <alt_msgdma_init>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M2, dma_DDR_M2);
81115b8c:	00a044b4 	movhi	r2,33042
81115b90:	10b89204 	addi	r2,r2,-7608
81115b94:	10c00717 	ldw	r3,28(r2)
81115b98:	00a044b4 	movhi	r2,33042
81115b9c:	10b89204 	addi	r2,r2,-7608
81115ba0:	10800817 	ldw	r2,32(r2)
81115ba4:	100d883a 	mov	r6,r2
81115ba8:	180b883a 	mov	r5,r3
81115bac:	012044b4 	movhi	r4,33042
81115bb0:	21389204 	addi	r4,r4,-7608
81115bb4:	11199a00 	call	811199a0 <alt_msgdma_init>
    ALTERA_UP_SD_CARD_AVALON_INTERFACE_INIT ( ALTERA_UP_SD_CARD_AVALON_INTERFACE_0, Altera_UP_SD_Card_Avalon_Interface_0);
81115bb8:	012044b4 	movhi	r4,33042
81115bbc:	2138aa04 	addi	r4,r4,-7512
81115bc0:	1115a5c0 	call	81115a5c <alt_dev_reg>
}
81115bc4:	0001883a 	nop
81115bc8:	e037883a 	mov	sp,fp
81115bcc:	dfc00117 	ldw	ra,4(sp)
81115bd0:	df000017 	ldw	fp,0(sp)
81115bd4:	dec00204 	addi	sp,sp,8
81115bd8:	f800283a 	ret

81115bdc <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
81115bdc:	defffa04 	addi	sp,sp,-24
81115be0:	dfc00515 	stw	ra,20(sp)
81115be4:	df000415 	stw	fp,16(sp)
81115be8:	df000404 	addi	fp,sp,16
81115bec:	e13ffd15 	stw	r4,-12(fp)
81115bf0:	e17ffe15 	stw	r5,-8(fp)
81115bf4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
81115bf8:	e0bffd17 	ldw	r2,-12(fp)
81115bfc:	10800017 	ldw	r2,0(r2)
81115c00:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
81115c04:	e0bffc17 	ldw	r2,-16(fp)
81115c08:	10c00a04 	addi	r3,r2,40
81115c0c:	e0bffd17 	ldw	r2,-12(fp)
81115c10:	10800217 	ldw	r2,8(r2)
81115c14:	100f883a 	mov	r7,r2
81115c18:	e1bfff17 	ldw	r6,-4(fp)
81115c1c:	e17ffe17 	ldw	r5,-8(fp)
81115c20:	1809883a 	mov	r4,r3
81115c24:	11162040 	call	81116204 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
81115c28:	e037883a 	mov	sp,fp
81115c2c:	dfc00117 	ldw	ra,4(sp)
81115c30:	df000017 	ldw	fp,0(sp)
81115c34:	dec00204 	addi	sp,sp,8
81115c38:	f800283a 	ret

81115c3c <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
81115c3c:	defffa04 	addi	sp,sp,-24
81115c40:	dfc00515 	stw	ra,20(sp)
81115c44:	df000415 	stw	fp,16(sp)
81115c48:	df000404 	addi	fp,sp,16
81115c4c:	e13ffd15 	stw	r4,-12(fp)
81115c50:	e17ffe15 	stw	r5,-8(fp)
81115c54:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
81115c58:	e0bffd17 	ldw	r2,-12(fp)
81115c5c:	10800017 	ldw	r2,0(r2)
81115c60:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
81115c64:	e0bffc17 	ldw	r2,-16(fp)
81115c68:	10c00a04 	addi	r3,r2,40
81115c6c:	e0bffd17 	ldw	r2,-12(fp)
81115c70:	10800217 	ldw	r2,8(r2)
81115c74:	100f883a 	mov	r7,r2
81115c78:	e1bfff17 	ldw	r6,-4(fp)
81115c7c:	e17ffe17 	ldw	r5,-8(fp)
81115c80:	1809883a 	mov	r4,r3
81115c84:	11164200 	call	81116420 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
81115c88:	e037883a 	mov	sp,fp
81115c8c:	dfc00117 	ldw	ra,4(sp)
81115c90:	df000017 	ldw	fp,0(sp)
81115c94:	dec00204 	addi	sp,sp,8
81115c98:	f800283a 	ret

81115c9c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
81115c9c:	defffc04 	addi	sp,sp,-16
81115ca0:	dfc00315 	stw	ra,12(sp)
81115ca4:	df000215 	stw	fp,8(sp)
81115ca8:	df000204 	addi	fp,sp,8
81115cac:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
81115cb0:	e0bfff17 	ldw	r2,-4(fp)
81115cb4:	10800017 	ldw	r2,0(r2)
81115cb8:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
81115cbc:	e0bffe17 	ldw	r2,-8(fp)
81115cc0:	10c00a04 	addi	r3,r2,40
81115cc4:	e0bfff17 	ldw	r2,-4(fp)
81115cc8:	10800217 	ldw	r2,8(r2)
81115ccc:	100b883a 	mov	r5,r2
81115cd0:	1809883a 	mov	r4,r3
81115cd4:	11160ac0 	call	811160ac <altera_avalon_jtag_uart_close>
}
81115cd8:	e037883a 	mov	sp,fp
81115cdc:	dfc00117 	ldw	ra,4(sp)
81115ce0:	df000017 	ldw	fp,0(sp)
81115ce4:	dec00204 	addi	sp,sp,8
81115ce8:	f800283a 	ret

81115cec <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
81115cec:	defffa04 	addi	sp,sp,-24
81115cf0:	dfc00515 	stw	ra,20(sp)
81115cf4:	df000415 	stw	fp,16(sp)
81115cf8:	df000404 	addi	fp,sp,16
81115cfc:	e13ffd15 	stw	r4,-12(fp)
81115d00:	e17ffe15 	stw	r5,-8(fp)
81115d04:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
81115d08:	e0bffd17 	ldw	r2,-12(fp)
81115d0c:	10800017 	ldw	r2,0(r2)
81115d10:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
81115d14:	e0bffc17 	ldw	r2,-16(fp)
81115d18:	10800a04 	addi	r2,r2,40
81115d1c:	e1bfff17 	ldw	r6,-4(fp)
81115d20:	e17ffe17 	ldw	r5,-8(fp)
81115d24:	1009883a 	mov	r4,r2
81115d28:	11161140 	call	81116114 <altera_avalon_jtag_uart_ioctl>
}
81115d2c:	e037883a 	mov	sp,fp
81115d30:	dfc00117 	ldw	ra,4(sp)
81115d34:	df000017 	ldw	fp,0(sp)
81115d38:	dec00204 	addi	sp,sp,8
81115d3c:	f800283a 	ret

81115d40 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
81115d40:	defffa04 	addi	sp,sp,-24
81115d44:	dfc00515 	stw	ra,20(sp)
81115d48:	df000415 	stw	fp,16(sp)
81115d4c:	df000404 	addi	fp,sp,16
81115d50:	e13ffd15 	stw	r4,-12(fp)
81115d54:	e17ffe15 	stw	r5,-8(fp)
81115d58:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
81115d5c:	e0bffd17 	ldw	r2,-12(fp)
81115d60:	00c00044 	movi	r3,1
81115d64:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
81115d68:	e0bffd17 	ldw	r2,-12(fp)
81115d6c:	10800017 	ldw	r2,0(r2)
81115d70:	10800104 	addi	r2,r2,4
81115d74:	1007883a 	mov	r3,r2
81115d78:	e0bffd17 	ldw	r2,-12(fp)
81115d7c:	10800817 	ldw	r2,32(r2)
81115d80:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
81115d84:	e0bffe17 	ldw	r2,-8(fp)
81115d88:	e0ffff17 	ldw	r3,-4(fp)
81115d8c:	d8000015 	stw	zero,0(sp)
81115d90:	e1fffd17 	ldw	r7,-12(fp)
81115d94:	01a04474 	movhi	r6,33041
81115d98:	31978004 	addi	r6,r6,24064
81115d9c:	180b883a 	mov	r5,r3
81115da0:	1009883a 	mov	r4,r2
81115da4:	111a0fc0 	call	8111a0fc <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
81115da8:	e0bffd17 	ldw	r2,-12(fp)
81115dac:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
81115db0:	e0bffd17 	ldw	r2,-12(fp)
81115db4:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81115db8:	d0e03b17 	ldw	r3,-32532(gp)
81115dbc:	e1fffd17 	ldw	r7,-12(fp)
81115dc0:	01a04474 	movhi	r6,33041
81115dc4:	31980304 	addi	r6,r6,24588
81115dc8:	180b883a 	mov	r5,r3
81115dcc:	1009883a 	mov	r4,r2
81115dd0:	1119c500 	call	81119c50 <alt_alarm_start>
81115dd4:	1000040e 	bge	r2,zero,81115de8 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
81115dd8:	e0fffd17 	ldw	r3,-12(fp)
81115ddc:	00a00034 	movhi	r2,32768
81115de0:	10bfffc4 	addi	r2,r2,-1
81115de4:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
81115de8:	0001883a 	nop
81115dec:	e037883a 	mov	sp,fp
81115df0:	dfc00117 	ldw	ra,4(sp)
81115df4:	df000017 	ldw	fp,0(sp)
81115df8:	dec00204 	addi	sp,sp,8
81115dfc:	f800283a 	ret

81115e00 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
81115e00:	defff804 	addi	sp,sp,-32
81115e04:	df000715 	stw	fp,28(sp)
81115e08:	df000704 	addi	fp,sp,28
81115e0c:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
81115e10:	e0bfff17 	ldw	r2,-4(fp)
81115e14:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
81115e18:	e0bffb17 	ldw	r2,-20(fp)
81115e1c:	10800017 	ldw	r2,0(r2)
81115e20:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
81115e24:	e0bffc17 	ldw	r2,-16(fp)
81115e28:	10800104 	addi	r2,r2,4
81115e2c:	10800037 	ldwio	r2,0(r2)
81115e30:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
81115e34:	e0bffd17 	ldw	r2,-12(fp)
81115e38:	1080c00c 	andi	r2,r2,768
81115e3c:	10006d26 	beq	r2,zero,81115ff4 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
81115e40:	e0bffd17 	ldw	r2,-12(fp)
81115e44:	1080400c 	andi	r2,r2,256
81115e48:	10003526 	beq	r2,zero,81115f20 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
81115e4c:	00800074 	movhi	r2,1
81115e50:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81115e54:	e0bffb17 	ldw	r2,-20(fp)
81115e58:	10800a17 	ldw	r2,40(r2)
81115e5c:	10800044 	addi	r2,r2,1
81115e60:	1081ffcc 	andi	r2,r2,2047
81115e64:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
81115e68:	e0bffb17 	ldw	r2,-20(fp)
81115e6c:	10c00b17 	ldw	r3,44(r2)
81115e70:	e0bffe17 	ldw	r2,-8(fp)
81115e74:	18801526 	beq	r3,r2,81115ecc <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
81115e78:	e0bffc17 	ldw	r2,-16(fp)
81115e7c:	10800037 	ldwio	r2,0(r2)
81115e80:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
81115e84:	e0bff917 	ldw	r2,-28(fp)
81115e88:	10a0000c 	andi	r2,r2,32768
81115e8c:	10001126 	beq	r2,zero,81115ed4 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
81115e90:	e0bffb17 	ldw	r2,-20(fp)
81115e94:	10800a17 	ldw	r2,40(r2)
81115e98:	e0fff917 	ldw	r3,-28(fp)
81115e9c:	1809883a 	mov	r4,r3
81115ea0:	e0fffb17 	ldw	r3,-20(fp)
81115ea4:	1885883a 	add	r2,r3,r2
81115ea8:	10800e04 	addi	r2,r2,56
81115eac:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81115eb0:	e0bffb17 	ldw	r2,-20(fp)
81115eb4:	10800a17 	ldw	r2,40(r2)
81115eb8:	10800044 	addi	r2,r2,1
81115ebc:	10c1ffcc 	andi	r3,r2,2047
81115ec0:	e0bffb17 	ldw	r2,-20(fp)
81115ec4:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
81115ec8:	003fe206 	br	81115e54 <__reset+0xfb0f5e54>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
81115ecc:	0001883a 	nop
81115ed0:	00000106 	br	81115ed8 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
81115ed4:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
81115ed8:	e0bff917 	ldw	r2,-28(fp)
81115edc:	10bfffec 	andhi	r2,r2,65535
81115ee0:	10000f26 	beq	r2,zero,81115f20 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
81115ee4:	e0bffb17 	ldw	r2,-20(fp)
81115ee8:	10c00817 	ldw	r3,32(r2)
81115eec:	00bfff84 	movi	r2,-2
81115ef0:	1886703a 	and	r3,r3,r2
81115ef4:	e0bffb17 	ldw	r2,-20(fp)
81115ef8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
81115efc:	e0bffc17 	ldw	r2,-16(fp)
81115f00:	10800104 	addi	r2,r2,4
81115f04:	1007883a 	mov	r3,r2
81115f08:	e0bffb17 	ldw	r2,-20(fp)
81115f0c:	10800817 	ldw	r2,32(r2)
81115f10:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
81115f14:	e0bffc17 	ldw	r2,-16(fp)
81115f18:	10800104 	addi	r2,r2,4
81115f1c:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
81115f20:	e0bffd17 	ldw	r2,-12(fp)
81115f24:	1080800c 	andi	r2,r2,512
81115f28:	103fbe26 	beq	r2,zero,81115e24 <__reset+0xfb0f5e24>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
81115f2c:	e0bffd17 	ldw	r2,-12(fp)
81115f30:	1004d43a 	srli	r2,r2,16
81115f34:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
81115f38:	00001406 	br	81115f8c <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
81115f3c:	e0bffc17 	ldw	r2,-16(fp)
81115f40:	e0fffb17 	ldw	r3,-20(fp)
81115f44:	18c00d17 	ldw	r3,52(r3)
81115f48:	e13ffb17 	ldw	r4,-20(fp)
81115f4c:	20c7883a 	add	r3,r4,r3
81115f50:	18c20e04 	addi	r3,r3,2104
81115f54:	18c00003 	ldbu	r3,0(r3)
81115f58:	18c03fcc 	andi	r3,r3,255
81115f5c:	18c0201c 	xori	r3,r3,128
81115f60:	18ffe004 	addi	r3,r3,-128
81115f64:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81115f68:	e0bffb17 	ldw	r2,-20(fp)
81115f6c:	10800d17 	ldw	r2,52(r2)
81115f70:	10800044 	addi	r2,r2,1
81115f74:	10c1ffcc 	andi	r3,r2,2047
81115f78:	e0bffb17 	ldw	r2,-20(fp)
81115f7c:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
81115f80:	e0bffa17 	ldw	r2,-24(fp)
81115f84:	10bfffc4 	addi	r2,r2,-1
81115f88:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
81115f8c:	e0bffa17 	ldw	r2,-24(fp)
81115f90:	10000526 	beq	r2,zero,81115fa8 <altera_avalon_jtag_uart_irq+0x1a8>
81115f94:	e0bffb17 	ldw	r2,-20(fp)
81115f98:	10c00d17 	ldw	r3,52(r2)
81115f9c:	e0bffb17 	ldw	r2,-20(fp)
81115fa0:	10800c17 	ldw	r2,48(r2)
81115fa4:	18bfe51e 	bne	r3,r2,81115f3c <__reset+0xfb0f5f3c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
81115fa8:	e0bffa17 	ldw	r2,-24(fp)
81115fac:	103f9d26 	beq	r2,zero,81115e24 <__reset+0xfb0f5e24>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81115fb0:	e0bffb17 	ldw	r2,-20(fp)
81115fb4:	10c00817 	ldw	r3,32(r2)
81115fb8:	00bfff44 	movi	r2,-3
81115fbc:	1886703a 	and	r3,r3,r2
81115fc0:	e0bffb17 	ldw	r2,-20(fp)
81115fc4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81115fc8:	e0bffb17 	ldw	r2,-20(fp)
81115fcc:	10800017 	ldw	r2,0(r2)
81115fd0:	10800104 	addi	r2,r2,4
81115fd4:	1007883a 	mov	r3,r2
81115fd8:	e0bffb17 	ldw	r2,-20(fp)
81115fdc:	10800817 	ldw	r2,32(r2)
81115fe0:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
81115fe4:	e0bffc17 	ldw	r2,-16(fp)
81115fe8:	10800104 	addi	r2,r2,4
81115fec:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
81115ff0:	003f8c06 	br	81115e24 <__reset+0xfb0f5e24>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
81115ff4:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
81115ff8:	0001883a 	nop
81115ffc:	e037883a 	mov	sp,fp
81116000:	df000017 	ldw	fp,0(sp)
81116004:	dec00104 	addi	sp,sp,4
81116008:	f800283a 	ret

8111600c <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
8111600c:	defff804 	addi	sp,sp,-32
81116010:	df000715 	stw	fp,28(sp)
81116014:	df000704 	addi	fp,sp,28
81116018:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
8111601c:	e0bffb17 	ldw	r2,-20(fp)
81116020:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
81116024:	e0bff917 	ldw	r2,-28(fp)
81116028:	10800017 	ldw	r2,0(r2)
8111602c:	10800104 	addi	r2,r2,4
81116030:	10800037 	ldwio	r2,0(r2)
81116034:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
81116038:	e0bffa17 	ldw	r2,-24(fp)
8111603c:	1081000c 	andi	r2,r2,1024
81116040:	10000b26 	beq	r2,zero,81116070 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
81116044:	e0bff917 	ldw	r2,-28(fp)
81116048:	10800017 	ldw	r2,0(r2)
8111604c:	10800104 	addi	r2,r2,4
81116050:	1007883a 	mov	r3,r2
81116054:	e0bff917 	ldw	r2,-28(fp)
81116058:	10800817 	ldw	r2,32(r2)
8111605c:	10810014 	ori	r2,r2,1024
81116060:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
81116064:	e0bff917 	ldw	r2,-28(fp)
81116068:	10000915 	stw	zero,36(r2)
8111606c:	00000a06 	br	81116098 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
81116070:	e0bff917 	ldw	r2,-28(fp)
81116074:	10c00917 	ldw	r3,36(r2)
81116078:	00a00034 	movhi	r2,32768
8111607c:	10bfff04 	addi	r2,r2,-4
81116080:	10c00536 	bltu	r2,r3,81116098 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
81116084:	e0bff917 	ldw	r2,-28(fp)
81116088:	10800917 	ldw	r2,36(r2)
8111608c:	10c00044 	addi	r3,r2,1
81116090:	e0bff917 	ldw	r2,-28(fp)
81116094:	10c00915 	stw	r3,36(r2)
81116098:	d0a03b17 	ldw	r2,-32532(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
8111609c:	e037883a 	mov	sp,fp
811160a0:	df000017 	ldw	fp,0(sp)
811160a4:	dec00104 	addi	sp,sp,4
811160a8:	f800283a 	ret

811160ac <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
811160ac:	defffd04 	addi	sp,sp,-12
811160b0:	df000215 	stw	fp,8(sp)
811160b4:	df000204 	addi	fp,sp,8
811160b8:	e13ffe15 	stw	r4,-8(fp)
811160bc:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
811160c0:	00000506 	br	811160d8 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
811160c4:	e0bfff17 	ldw	r2,-4(fp)
811160c8:	1090000c 	andi	r2,r2,16384
811160cc:	10000226 	beq	r2,zero,811160d8 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
811160d0:	00bffd44 	movi	r2,-11
811160d4:	00000b06 	br	81116104 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
811160d8:	e0bffe17 	ldw	r2,-8(fp)
811160dc:	10c00d17 	ldw	r3,52(r2)
811160e0:	e0bffe17 	ldw	r2,-8(fp)
811160e4:	10800c17 	ldw	r2,48(r2)
811160e8:	18800526 	beq	r3,r2,81116100 <altera_avalon_jtag_uart_close+0x54>
811160ec:	e0bffe17 	ldw	r2,-8(fp)
811160f0:	10c00917 	ldw	r3,36(r2)
811160f4:	e0bffe17 	ldw	r2,-8(fp)
811160f8:	10800117 	ldw	r2,4(r2)
811160fc:	18bff136 	bltu	r3,r2,811160c4 <__reset+0xfb0f60c4>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
81116100:	0005883a 	mov	r2,zero
}
81116104:	e037883a 	mov	sp,fp
81116108:	df000017 	ldw	fp,0(sp)
8111610c:	dec00104 	addi	sp,sp,4
81116110:	f800283a 	ret

81116114 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
81116114:	defffa04 	addi	sp,sp,-24
81116118:	df000515 	stw	fp,20(sp)
8111611c:	df000504 	addi	fp,sp,20
81116120:	e13ffd15 	stw	r4,-12(fp)
81116124:	e17ffe15 	stw	r5,-8(fp)
81116128:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
8111612c:	00bff9c4 	movi	r2,-25
81116130:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
81116134:	e0bffe17 	ldw	r2,-8(fp)
81116138:	10da8060 	cmpeqi	r3,r2,27137
8111613c:	1800031e 	bne	r3,zero,8111614c <altera_avalon_jtag_uart_ioctl+0x38>
81116140:	109a80a0 	cmpeqi	r2,r2,27138
81116144:	1000181e 	bne	r2,zero,811161a8 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
81116148:	00002906 	br	811161f0 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
8111614c:	e0bffd17 	ldw	r2,-12(fp)
81116150:	10c00117 	ldw	r3,4(r2)
81116154:	00a00034 	movhi	r2,32768
81116158:	10bfffc4 	addi	r2,r2,-1
8111615c:	18802126 	beq	r3,r2,811161e4 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
81116160:	e0bfff17 	ldw	r2,-4(fp)
81116164:	10800017 	ldw	r2,0(r2)
81116168:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
8111616c:	e0bffc17 	ldw	r2,-16(fp)
81116170:	10800090 	cmplti	r2,r2,2
81116174:	1000061e 	bne	r2,zero,81116190 <altera_avalon_jtag_uart_ioctl+0x7c>
81116178:	e0fffc17 	ldw	r3,-16(fp)
8111617c:	00a00034 	movhi	r2,32768
81116180:	10bfffc4 	addi	r2,r2,-1
81116184:	18800226 	beq	r3,r2,81116190 <altera_avalon_jtag_uart_ioctl+0x7c>
81116188:	e0bffc17 	ldw	r2,-16(fp)
8111618c:	00000206 	br	81116198 <altera_avalon_jtag_uart_ioctl+0x84>
81116190:	00a00034 	movhi	r2,32768
81116194:	10bfff84 	addi	r2,r2,-2
81116198:	e0fffd17 	ldw	r3,-12(fp)
8111619c:	18800115 	stw	r2,4(r3)
      rc = 0;
811161a0:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
811161a4:	00000f06 	br	811161e4 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
811161a8:	e0bffd17 	ldw	r2,-12(fp)
811161ac:	10c00117 	ldw	r3,4(r2)
811161b0:	00a00034 	movhi	r2,32768
811161b4:	10bfffc4 	addi	r2,r2,-1
811161b8:	18800c26 	beq	r3,r2,811161ec <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
811161bc:	e0bffd17 	ldw	r2,-12(fp)
811161c0:	10c00917 	ldw	r3,36(r2)
811161c4:	e0bffd17 	ldw	r2,-12(fp)
811161c8:	10800117 	ldw	r2,4(r2)
811161cc:	1885803a 	cmpltu	r2,r3,r2
811161d0:	10c03fcc 	andi	r3,r2,255
811161d4:	e0bfff17 	ldw	r2,-4(fp)
811161d8:	10c00015 	stw	r3,0(r2)
      rc = 0;
811161dc:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
811161e0:	00000206 	br	811161ec <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
811161e4:	0001883a 	nop
811161e8:	00000106 	br	811161f0 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
811161ec:	0001883a 	nop

  default:
    break;
  }

  return rc;
811161f0:	e0bffb17 	ldw	r2,-20(fp)
}
811161f4:	e037883a 	mov	sp,fp
811161f8:	df000017 	ldw	fp,0(sp)
811161fc:	dec00104 	addi	sp,sp,4
81116200:	f800283a 	ret

81116204 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
81116204:	defff304 	addi	sp,sp,-52
81116208:	dfc00c15 	stw	ra,48(sp)
8111620c:	df000b15 	stw	fp,44(sp)
81116210:	df000b04 	addi	fp,sp,44
81116214:	e13ffc15 	stw	r4,-16(fp)
81116218:	e17ffd15 	stw	r5,-12(fp)
8111621c:	e1bffe15 	stw	r6,-8(fp)
81116220:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
81116224:	e0bffd17 	ldw	r2,-12(fp)
81116228:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
8111622c:	00004706 	br	8111634c <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
81116230:	e0bffc17 	ldw	r2,-16(fp)
81116234:	10800a17 	ldw	r2,40(r2)
81116238:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
8111623c:	e0bffc17 	ldw	r2,-16(fp)
81116240:	10800b17 	ldw	r2,44(r2)
81116244:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
81116248:	e0fff717 	ldw	r3,-36(fp)
8111624c:	e0bff817 	ldw	r2,-32(fp)
81116250:	18800536 	bltu	r3,r2,81116268 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
81116254:	e0fff717 	ldw	r3,-36(fp)
81116258:	e0bff817 	ldw	r2,-32(fp)
8111625c:	1885c83a 	sub	r2,r3,r2
81116260:	e0bff615 	stw	r2,-40(fp)
81116264:	00000406 	br	81116278 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
81116268:	00c20004 	movi	r3,2048
8111626c:	e0bff817 	ldw	r2,-32(fp)
81116270:	1885c83a 	sub	r2,r3,r2
81116274:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
81116278:	e0bff617 	ldw	r2,-40(fp)
8111627c:	10001e26 	beq	r2,zero,811162f8 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
81116280:	e0fffe17 	ldw	r3,-8(fp)
81116284:	e0bff617 	ldw	r2,-40(fp)
81116288:	1880022e 	bgeu	r3,r2,81116294 <altera_avalon_jtag_uart_read+0x90>
        n = space;
8111628c:	e0bffe17 	ldw	r2,-8(fp)
81116290:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
81116294:	e0bffc17 	ldw	r2,-16(fp)
81116298:	10c00e04 	addi	r3,r2,56
8111629c:	e0bff817 	ldw	r2,-32(fp)
811162a0:	1885883a 	add	r2,r3,r2
811162a4:	e1bff617 	ldw	r6,-40(fp)
811162a8:	100b883a 	mov	r5,r2
811162ac:	e13ff517 	ldw	r4,-44(fp)
811162b0:	1108a6c0 	call	81108a6c <memcpy>
      ptr   += n;
811162b4:	e0fff517 	ldw	r3,-44(fp)
811162b8:	e0bff617 	ldw	r2,-40(fp)
811162bc:	1885883a 	add	r2,r3,r2
811162c0:	e0bff515 	stw	r2,-44(fp)
      space -= n;
811162c4:	e0fffe17 	ldw	r3,-8(fp)
811162c8:	e0bff617 	ldw	r2,-40(fp)
811162cc:	1885c83a 	sub	r2,r3,r2
811162d0:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
811162d4:	e0fff817 	ldw	r3,-32(fp)
811162d8:	e0bff617 	ldw	r2,-40(fp)
811162dc:	1885883a 	add	r2,r3,r2
811162e0:	10c1ffcc 	andi	r3,r2,2047
811162e4:	e0bffc17 	ldw	r2,-16(fp)
811162e8:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
811162ec:	e0bffe17 	ldw	r2,-8(fp)
811162f0:	00bfcf16 	blt	zero,r2,81116230 <__reset+0xfb0f6230>
811162f4:	00000106 	br	811162fc <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
811162f8:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
811162fc:	e0fff517 	ldw	r3,-44(fp)
81116300:	e0bffd17 	ldw	r2,-12(fp)
81116304:	1880141e 	bne	r3,r2,81116358 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
81116308:	e0bfff17 	ldw	r2,-4(fp)
8111630c:	1090000c 	andi	r2,r2,16384
81116310:	1000131e 	bne	r2,zero,81116360 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
81116314:	0001883a 	nop
81116318:	e0bffc17 	ldw	r2,-16(fp)
8111631c:	10c00a17 	ldw	r3,40(r2)
81116320:	e0bff717 	ldw	r2,-36(fp)
81116324:	1880051e 	bne	r3,r2,8111633c <altera_avalon_jtag_uart_read+0x138>
81116328:	e0bffc17 	ldw	r2,-16(fp)
8111632c:	10c00917 	ldw	r3,36(r2)
81116330:	e0bffc17 	ldw	r2,-16(fp)
81116334:	10800117 	ldw	r2,4(r2)
81116338:	18bff736 	bltu	r3,r2,81116318 <__reset+0xfb0f6318>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
8111633c:	e0bffc17 	ldw	r2,-16(fp)
81116340:	10c00a17 	ldw	r3,40(r2)
81116344:	e0bff717 	ldw	r2,-36(fp)
81116348:	18800726 	beq	r3,r2,81116368 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
8111634c:	e0bffe17 	ldw	r2,-8(fp)
81116350:	00bfb716 	blt	zero,r2,81116230 <__reset+0xfb0f6230>
81116354:	00000506 	br	8111636c <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
81116358:	0001883a 	nop
8111635c:	00000306 	br	8111636c <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
81116360:	0001883a 	nop
81116364:	00000106 	br	8111636c <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
81116368:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
8111636c:	e0fff517 	ldw	r3,-44(fp)
81116370:	e0bffd17 	ldw	r2,-12(fp)
81116374:	18801826 	beq	r3,r2,811163d8 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81116378:	0005303a 	rdctl	r2,status
8111637c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81116380:	e0fffb17 	ldw	r3,-20(fp)
81116384:	00bfff84 	movi	r2,-2
81116388:	1884703a 	and	r2,r3,r2
8111638c:	1001703a 	wrctl	status,r2
  
  return context;
81116390:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
81116394:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
81116398:	e0bffc17 	ldw	r2,-16(fp)
8111639c:	10800817 	ldw	r2,32(r2)
811163a0:	10c00054 	ori	r3,r2,1
811163a4:	e0bffc17 	ldw	r2,-16(fp)
811163a8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
811163ac:	e0bffc17 	ldw	r2,-16(fp)
811163b0:	10800017 	ldw	r2,0(r2)
811163b4:	10800104 	addi	r2,r2,4
811163b8:	1007883a 	mov	r3,r2
811163bc:	e0bffc17 	ldw	r2,-16(fp)
811163c0:	10800817 	ldw	r2,32(r2)
811163c4:	18800035 	stwio	r2,0(r3)
811163c8:	e0bffa17 	ldw	r2,-24(fp)
811163cc:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811163d0:	e0bff917 	ldw	r2,-28(fp)
811163d4:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
811163d8:	e0fff517 	ldw	r3,-44(fp)
811163dc:	e0bffd17 	ldw	r2,-12(fp)
811163e0:	18800426 	beq	r3,r2,811163f4 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
811163e4:	e0fff517 	ldw	r3,-44(fp)
811163e8:	e0bffd17 	ldw	r2,-12(fp)
811163ec:	1885c83a 	sub	r2,r3,r2
811163f0:	00000606 	br	8111640c <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
811163f4:	e0bfff17 	ldw	r2,-4(fp)
811163f8:	1090000c 	andi	r2,r2,16384
811163fc:	10000226 	beq	r2,zero,81116408 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
81116400:	00bffd44 	movi	r2,-11
81116404:	00000106 	br	8111640c <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
81116408:	00bffec4 	movi	r2,-5
}
8111640c:	e037883a 	mov	sp,fp
81116410:	dfc00117 	ldw	ra,4(sp)
81116414:	df000017 	ldw	fp,0(sp)
81116418:	dec00204 	addi	sp,sp,8
8111641c:	f800283a 	ret

81116420 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
81116420:	defff304 	addi	sp,sp,-52
81116424:	dfc00c15 	stw	ra,48(sp)
81116428:	df000b15 	stw	fp,44(sp)
8111642c:	df000b04 	addi	fp,sp,44
81116430:	e13ffc15 	stw	r4,-16(fp)
81116434:	e17ffd15 	stw	r5,-12(fp)
81116438:	e1bffe15 	stw	r6,-8(fp)
8111643c:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
81116440:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
81116444:	e0bffd17 	ldw	r2,-12(fp)
81116448:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
8111644c:	00003706 	br	8111652c <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
81116450:	e0bffc17 	ldw	r2,-16(fp)
81116454:	10800c17 	ldw	r2,48(r2)
81116458:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
8111645c:	e0bffc17 	ldw	r2,-16(fp)
81116460:	10800d17 	ldw	r2,52(r2)
81116464:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
81116468:	e0fff917 	ldw	r3,-28(fp)
8111646c:	e0bff517 	ldw	r2,-44(fp)
81116470:	1880062e 	bgeu	r3,r2,8111648c <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
81116474:	e0fff517 	ldw	r3,-44(fp)
81116478:	e0bff917 	ldw	r2,-28(fp)
8111647c:	1885c83a 	sub	r2,r3,r2
81116480:	10bfffc4 	addi	r2,r2,-1
81116484:	e0bff615 	stw	r2,-40(fp)
81116488:	00000b06 	br	811164b8 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
8111648c:	e0bff517 	ldw	r2,-44(fp)
81116490:	10000526 	beq	r2,zero,811164a8 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
81116494:	00c20004 	movi	r3,2048
81116498:	e0bff917 	ldw	r2,-28(fp)
8111649c:	1885c83a 	sub	r2,r3,r2
811164a0:	e0bff615 	stw	r2,-40(fp)
811164a4:	00000406 	br	811164b8 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
811164a8:	00c1ffc4 	movi	r3,2047
811164ac:	e0bff917 	ldw	r2,-28(fp)
811164b0:	1885c83a 	sub	r2,r3,r2
811164b4:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
811164b8:	e0bff617 	ldw	r2,-40(fp)
811164bc:	10001e26 	beq	r2,zero,81116538 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
811164c0:	e0fffe17 	ldw	r3,-8(fp)
811164c4:	e0bff617 	ldw	r2,-40(fp)
811164c8:	1880022e 	bgeu	r3,r2,811164d4 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
811164cc:	e0bffe17 	ldw	r2,-8(fp)
811164d0:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
811164d4:	e0bffc17 	ldw	r2,-16(fp)
811164d8:	10c20e04 	addi	r3,r2,2104
811164dc:	e0bff917 	ldw	r2,-28(fp)
811164e0:	1885883a 	add	r2,r3,r2
811164e4:	e1bff617 	ldw	r6,-40(fp)
811164e8:	e17ffd17 	ldw	r5,-12(fp)
811164ec:	1009883a 	mov	r4,r2
811164f0:	1108a6c0 	call	81108a6c <memcpy>
      ptr   += n;
811164f4:	e0fffd17 	ldw	r3,-12(fp)
811164f8:	e0bff617 	ldw	r2,-40(fp)
811164fc:	1885883a 	add	r2,r3,r2
81116500:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
81116504:	e0fffe17 	ldw	r3,-8(fp)
81116508:	e0bff617 	ldw	r2,-40(fp)
8111650c:	1885c83a 	sub	r2,r3,r2
81116510:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81116514:	e0fff917 	ldw	r3,-28(fp)
81116518:	e0bff617 	ldw	r2,-40(fp)
8111651c:	1885883a 	add	r2,r3,r2
81116520:	10c1ffcc 	andi	r3,r2,2047
81116524:	e0bffc17 	ldw	r2,-16(fp)
81116528:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
8111652c:	e0bffe17 	ldw	r2,-8(fp)
81116530:	00bfc716 	blt	zero,r2,81116450 <__reset+0xfb0f6450>
81116534:	00000106 	br	8111653c <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
81116538:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111653c:	0005303a 	rdctl	r2,status
81116540:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81116544:	e0fffb17 	ldw	r3,-20(fp)
81116548:	00bfff84 	movi	r2,-2
8111654c:	1884703a 	and	r2,r3,r2
81116550:	1001703a 	wrctl	status,r2
  
  return context;
81116554:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
81116558:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
8111655c:	e0bffc17 	ldw	r2,-16(fp)
81116560:	10800817 	ldw	r2,32(r2)
81116564:	10c00094 	ori	r3,r2,2
81116568:	e0bffc17 	ldw	r2,-16(fp)
8111656c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81116570:	e0bffc17 	ldw	r2,-16(fp)
81116574:	10800017 	ldw	r2,0(r2)
81116578:	10800104 	addi	r2,r2,4
8111657c:	1007883a 	mov	r3,r2
81116580:	e0bffc17 	ldw	r2,-16(fp)
81116584:	10800817 	ldw	r2,32(r2)
81116588:	18800035 	stwio	r2,0(r3)
8111658c:	e0bffa17 	ldw	r2,-24(fp)
81116590:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81116594:	e0bff817 	ldw	r2,-32(fp)
81116598:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
8111659c:	e0bffe17 	ldw	r2,-8(fp)
811165a0:	0080100e 	bge	zero,r2,811165e4 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
811165a4:	e0bfff17 	ldw	r2,-4(fp)
811165a8:	1090000c 	andi	r2,r2,16384
811165ac:	1000101e 	bne	r2,zero,811165f0 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
811165b0:	0001883a 	nop
811165b4:	e0bffc17 	ldw	r2,-16(fp)
811165b8:	10c00d17 	ldw	r3,52(r2)
811165bc:	e0bff517 	ldw	r2,-44(fp)
811165c0:	1880051e 	bne	r3,r2,811165d8 <altera_avalon_jtag_uart_write+0x1b8>
811165c4:	e0bffc17 	ldw	r2,-16(fp)
811165c8:	10c00917 	ldw	r3,36(r2)
811165cc:	e0bffc17 	ldw	r2,-16(fp)
811165d0:	10800117 	ldw	r2,4(r2)
811165d4:	18bff736 	bltu	r3,r2,811165b4 <__reset+0xfb0f65b4>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
811165d8:	e0bffc17 	ldw	r2,-16(fp)
811165dc:	10800917 	ldw	r2,36(r2)
811165e0:	1000051e 	bne	r2,zero,811165f8 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
811165e4:	e0bffe17 	ldw	r2,-8(fp)
811165e8:	00bfd016 	blt	zero,r2,8111652c <__reset+0xfb0f652c>
811165ec:	00000306 	br	811165fc <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
811165f0:	0001883a 	nop
811165f4:	00000106 	br	811165fc <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
811165f8:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
811165fc:	e0fffd17 	ldw	r3,-12(fp)
81116600:	e0bff717 	ldw	r2,-36(fp)
81116604:	18800426 	beq	r3,r2,81116618 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
81116608:	e0fffd17 	ldw	r3,-12(fp)
8111660c:	e0bff717 	ldw	r2,-36(fp)
81116610:	1885c83a 	sub	r2,r3,r2
81116614:	00000606 	br	81116630 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
81116618:	e0bfff17 	ldw	r2,-4(fp)
8111661c:	1090000c 	andi	r2,r2,16384
81116620:	10000226 	beq	r2,zero,8111662c <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
81116624:	00bffd44 	movi	r2,-11
81116628:	00000106 	br	81116630 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
8111662c:	00bffec4 	movi	r2,-5
}
81116630:	e037883a 	mov	sp,fp
81116634:	dfc00117 	ldw	ra,4(sp)
81116638:	df000017 	ldw	fp,0(sp)
8111663c:	dec00204 	addi	sp,sp,8
81116640:	f800283a 	ret

81116644 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81116644:	defffe04 	addi	sp,sp,-8
81116648:	dfc00115 	stw	ra,4(sp)
8111664c:	df000015 	stw	fp,0(sp)
81116650:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81116654:	d0a01317 	ldw	r2,-32692(gp)
81116658:	10000326 	beq	r2,zero,81116668 <alt_get_errno+0x24>
8111665c:	d0a01317 	ldw	r2,-32692(gp)
81116660:	103ee83a 	callr	r2
81116664:	00000106 	br	8111666c <alt_get_errno+0x28>
81116668:	d0a03704 	addi	r2,gp,-32548
}
8111666c:	e037883a 	mov	sp,fp
81116670:	dfc00117 	ldw	ra,4(sp)
81116674:	df000017 	ldw	fp,0(sp)
81116678:	dec00204 	addi	sp,sp,8
8111667c:	f800283a 	ret

81116680 <alt_avalon_sgdma_do_async_transfer>:
 * - 0 for success, or various errors defined in <errno.h>
 */
int alt_avalon_sgdma_do_async_transfer(
  alt_sgdma_dev *dev,
  alt_sgdma_descriptor *desc)
{
81116680:	defffc04 	addi	sp,sp,-16
81116684:	df000315 	stw	fp,12(sp)
81116688:	df000304 	addi	fp,sp,12
8111668c:	e13ffe15 	stw	r4,-8(fp)
81116690:	e17fff15 	stw	r5,-4(fp)
  alt_u32 control;

  /* Return with error immediately if controller is busy */
  if( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
81116694:	e0bffe17 	ldw	r2,-8(fp)
81116698:	10800317 	ldw	r2,12(r2)
8111669c:	10800037 	ldwio	r2,0(r2)
811166a0:	1080040c 	andi	r2,r2,16
811166a4:	10000226 	beq	r2,zero,811166b0 <alt_avalon_sgdma_do_async_transfer+0x30>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) ) {
    return -EBUSY;
811166a8:	00bffc04 	movi	r2,-16
811166ac:	00003906 	br	81116794 <alt_avalon_sgdma_do_async_transfer+0x114>
  }

  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
811166b0:	e0bffe17 	ldw	r2,-8(fp)
811166b4:	10800317 	ldw	r2,12(r2)
811166b8:	10800404 	addi	r2,r2,16
811166bc:	e0fffe17 	ldw	r3,-8(fp)
811166c0:	18c00317 	ldw	r3,12(r3)
811166c4:	18c00404 	addi	r3,r3,16
811166c8:	19000037 	ldwio	r4,0(r3)
811166cc:	00fff7c4 	movi	r3,-33
811166d0:	20c6703a 	and	r3,r4,r3
811166d4:	10c00035 	stwio	r3,0(r2)

  /*
   * Clear any (previous) status register information
   * that might occlude our error checking later.
   */
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
811166d8:	e0bffe17 	ldw	r2,-8(fp)
811166dc:	10800317 	ldw	r2,12(r2)
811166e0:	00c03fc4 	movi	r3,255
811166e4:	10c00035 	stwio	r3,0(r2)

  /* Point the controller at the descriptor */
  IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER(dev->base, (alt_u32) desc);
811166e8:	e0bffe17 	ldw	r2,-8(fp)
811166ec:	10800317 	ldw	r2,12(r2)
811166f0:	10800804 	addi	r2,r2,32
811166f4:	e0ffff17 	ldw	r3,-4(fp)
811166f8:	10c00035 	stwio	r3,0(r2)
   *  - Stop on an error with any particular descriptor
   *  - Include any control register bits registered with along with
   *    the callback routine (effectively, interrupts are controlled
   *    via the control bits set during callback-register time).
   */
  if(dev->callback) {
811166fc:	e0bffe17 	ldw	r2,-8(fp)
81116700:	10800917 	ldw	r2,36(r2)
81116704:	10001126 	beq	r2,zero,8111674c <alt_avalon_sgdma_do_async_transfer+0xcc>
    control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
81116708:	e0bffe17 	ldw	r2,-8(fp)
8111670c:	10800317 	ldw	r2,12(r2)
81116710:	10800404 	addi	r2,r2,16
81116714:	10800037 	ldwio	r2,0(r2)
81116718:	e0bffd15 	stw	r2,-12(fp)

    control |= (dev->chain_control                          |
8111671c:	e0bffe17 	ldw	r2,-8(fp)
81116720:	10c00b17 	ldw	r3,44(r2)
81116724:	e0bffd17 	ldw	r2,-12(fp)
81116728:	1884b03a 	or	r2,r3,r2
8111672c:	10801814 	ori	r2,r2,96
81116730:	e0bffd15 	stw	r2,-12(fp)
                ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK         |
                ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK  );

    IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
81116734:	e0bffe17 	ldw	r2,-8(fp)
81116738:	10800317 	ldw	r2,12(r2)
8111673c:	10800404 	addi	r2,r2,16
81116740:	e0fffd17 	ldw	r3,-12(fp)
81116744:	10c00035 	stwio	r3,0(r2)
81116748:	00001106 	br	81116790 <alt_avalon_sgdma_do_async_transfer+0x110>
   *   - Run
   *   - Stop on an error with any particular descriptor
   *   - Disable interrupt generation
   */
  else {
    control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
8111674c:	e0bffe17 	ldw	r2,-8(fp)
81116750:	10800317 	ldw	r2,12(r2)
81116754:	10800404 	addi	r2,r2,16
81116758:	10800037 	ldwio	r2,0(r2)
8111675c:	e0bffd15 	stw	r2,-12(fp)

    control |= (ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK         |
81116760:	e0bffd17 	ldw	r2,-12(fp)
81116764:	10801814 	ori	r2,r2,96
81116768:	e0bffd15 	stw	r2,-12(fp)
                ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK );
    control &= ~ALTERA_AVALON_SGDMA_CONTROL_IE_GLOBAL_MSK;
8111676c:	e0fffd17 	ldw	r3,-12(fp)
81116770:	00bffbc4 	movi	r2,-17
81116774:	1884703a 	and	r2,r3,r2
81116778:	e0bffd15 	stw	r2,-12(fp)

    IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
8111677c:	e0bffe17 	ldw	r2,-8(fp)
81116780:	10800317 	ldw	r2,12(r2)
81116784:	10800404 	addi	r2,r2,16
81116788:	e0fffd17 	ldw	r3,-12(fp)
8111678c:	10c00035 	stwio	r3,0(r2)

  /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
  return 0;
81116790:	0005883a 	mov	r2,zero
}
81116794:	e037883a 	mov	sp,fp
81116798:	df000017 	ldw	fp,0(sp)
8111679c:	dec00104 	addi	sp,sp,4
811167a0:	f800283a 	ret

811167a4 <alt_avalon_sgdma_do_sync_transfer>:
 * - status: Content of SGDMA status register.
 */
alt_u8 alt_avalon_sgdma_do_sync_transfer(
  alt_sgdma_dev *dev,
  alt_sgdma_descriptor *desc)
{
811167a4:	defffc04 	addi	sp,sp,-16
811167a8:	df000315 	stw	fp,12(sp)
811167ac:	df000304 	addi	fp,sp,12
811167b0:	e13ffe15 	stw	r4,-8(fp)
811167b4:	e17fff15 	stw	r5,-4(fp)
  alt_u8 status;

  /* Wait for any pending transfers to complete */
  while ( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
811167b8:	0001883a 	nop
811167bc:	e0bffe17 	ldw	r2,-8(fp)
811167c0:	10800317 	ldw	r2,12(r2)
811167c4:	10800037 	ldwio	r2,0(r2)
811167c8:	1080040c 	andi	r2,r2,16
811167cc:	103ffb1e 	bne	r2,zero,811167bc <__reset+0xfb0f67bc>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) );


  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
811167d0:	e0bffe17 	ldw	r2,-8(fp)
811167d4:	10800317 	ldw	r2,12(r2)
811167d8:	10800404 	addi	r2,r2,16
811167dc:	e0fffe17 	ldw	r3,-8(fp)
811167e0:	18c00317 	ldw	r3,12(r3)
811167e4:	18c00404 	addi	r3,r3,16
811167e8:	19000037 	ldwio	r4,0(r3)
811167ec:	00fff7c4 	movi	r3,-33
811167f0:	20c6703a 	and	r3,r4,r3
811167f4:	10c00035 	stwio	r3,0(r2)

  /*
   * Clear any (previous) status register information
   * that might occlude our error checking later.
   */
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
811167f8:	e0bffe17 	ldw	r2,-8(fp)
811167fc:	10800317 	ldw	r2,12(r2)
81116800:	00c03fc4 	movi	r3,255
81116804:	10c00035 	stwio	r3,0(r2)

  /* Point the controller at the descriptor */
  IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER(dev->base, (alt_u32) desc);
81116808:	e0bffe17 	ldw	r2,-8(fp)
8111680c:	10800317 	ldw	r2,12(r2)
81116810:	10800804 	addi	r2,r2,32
81116814:	e0ffff17 	ldw	r3,-4(fp)
81116818:	10c00035 	stwio	r3,0(r2)
   * Set up SGDMA controller to:
   * - Disable interrupt generation
   * - Run once a valid descriptor is written to controller
   * - Stop on an error with any particular descriptor
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
8111681c:	e0bffe17 	ldw	r2,-8(fp)
81116820:	10800317 	ldw	r2,12(r2)
81116824:	10800404 	addi	r2,r2,16
81116828:	e0fffe17 	ldw	r3,-8(fp)
8111682c:	18c00317 	ldw	r3,12(r3)
81116830:	18c00404 	addi	r3,r3,16
81116834:	18c00037 	ldwio	r3,0(r3)
81116838:	18c01814 	ori	r3,r3,96
8111683c:	10c00035 	stwio	r3,0(r2)
    (ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK |
     ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK | 
     IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base)) );

  /* Wait for the descriptor (chain) to complete */
  while ( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
81116840:	0001883a 	nop
81116844:	e0bffe17 	ldw	r2,-8(fp)
81116848:	10800317 	ldw	r2,12(r2)
8111684c:	10800037 	ldwio	r2,0(r2)
81116850:	1080040c 	andi	r2,r2,16
81116854:	103ffb1e 	bne	r2,zero,81116844 <__reset+0xfb0f6844>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) );

  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 
81116858:	e0bffe17 	ldw	r2,-8(fp)
8111685c:	10800317 	ldw	r2,12(r2)
81116860:	10800404 	addi	r2,r2,16
81116864:	e0fffe17 	ldw	r3,-8(fp)
81116868:	18c00317 	ldw	r3,12(r3)
8111686c:	18c00404 	addi	r3,r3,16
81116870:	19000037 	ldwio	r4,0(r3)
81116874:	00fff7c4 	movi	r3,-33
81116878:	20c6703a 	and	r3,r4,r3
8111687c:	10c00035 	stwio	r3,0(r2)
    (IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base) &
     ~ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK) );

  /* Get & clear status register contents */
  status = IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base);
81116880:	e0bffe17 	ldw	r2,-8(fp)
81116884:	10800317 	ldw	r2,12(r2)
81116888:	10800037 	ldwio	r2,0(r2)
8111688c:	e0bffd05 	stb	r2,-12(fp)
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
81116890:	e0bffe17 	ldw	r2,-8(fp)
81116894:	10800317 	ldw	r2,12(r2)
81116898:	00c03fc4 	movi	r3,255
8111689c:	10c00035 	stwio	r3,0(r2)

  return status;
811168a0:	e0bffd03 	ldbu	r2,-12(fp)
}
811168a4:	e037883a 	mov	sp,fp
811168a8:	df000017 	ldw	fp,0(sp)
811168ac:	dec00104 	addi	sp,sp,4
811168b0:	f800283a 	ret

811168b4 <alt_avalon_sgdma_construct_mem_to_mem_desc>:
  alt_u32              *read_addr,
  alt_u32              *write_addr,
  alt_u16               length,
  int                   read_fixed,
  int                   write_fixed)
{
811168b4:	defff404 	addi	sp,sp,-48
811168b8:	dfc00b15 	stw	ra,44(sp)
811168bc:	df000a15 	stw	fp,40(sp)
811168c0:	df000a04 	addi	fp,sp,40
811168c4:	e13ffb15 	stw	r4,-20(fp)
811168c8:	e17ffc15 	stw	r5,-16(fp)
811168cc:	e1bffd15 	stw	r6,-12(fp)
811168d0:	e1fffe15 	stw	r7,-8(fp)
811168d4:	e0800217 	ldw	r2,8(fp)
811168d8:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_mem_to_mem_desc_burst(desc, next, read_addr, 
811168dc:	e0bfff0b 	ldhu	r2,-4(fp)
811168e0:	d8000415 	stw	zero,16(sp)
811168e4:	d8000315 	stw	zero,12(sp)
811168e8:	e0c00417 	ldw	r3,16(fp)
811168ec:	d8c00215 	stw	r3,8(sp)
811168f0:	e0c00317 	ldw	r3,12(fp)
811168f4:	d8c00115 	stw	r3,4(sp)
811168f8:	d8800015 	stw	r2,0(sp)
811168fc:	e1fffe17 	ldw	r7,-8(fp)
81116900:	e1bffd17 	ldw	r6,-12(fp)
81116904:	e17ffc17 	ldw	r5,-16(fp)
81116908:	e13ffb17 	ldw	r4,-20(fp)
8111690c:	11169280 	call	81116928 <alt_avalon_sgdma_construct_mem_to_mem_desc_burst>
    write_addr, length, read_fixed, write_fixed, 0, 0);
}
81116910:	0001883a 	nop
81116914:	e037883a 	mov	sp,fp
81116918:	dfc00117 	ldw	ra,4(sp)
8111691c:	df000017 	ldw	fp,0(sp)
81116920:	dec00204 	addi	sp,sp,8
81116924:	f800283a 	ret

81116928 <alt_avalon_sgdma_construct_mem_to_mem_desc_burst>:
  alt_u16               length,
  int                   read_fixed,
  int                   write_fixed,
  int                   read_burst,
  int                   write_burst)
{
81116928:	defff204 	addi	sp,sp,-56
8111692c:	dfc00d15 	stw	ra,52(sp)
81116930:	df000c15 	stw	fp,48(sp)
81116934:	df000c04 	addi	fp,sp,48
81116938:	e13ffb15 	stw	r4,-20(fp)
8111693c:	e17ffc15 	stw	r5,-16(fp)
81116940:	e1bffd15 	stw	r6,-12(fp)
81116944:	e1fffe15 	stw	r7,-8(fp)
81116948:	e0800217 	ldw	r2,8(fp)
8111694c:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
81116950:	e0bfff0b 	ldhu	r2,-4(fp)
81116954:	d8000615 	stw	zero,24(sp)
81116958:	e0c00617 	ldw	r3,24(fp)
8111695c:	d8c00515 	stw	r3,20(sp)
81116960:	e0c00517 	ldw	r3,20(fp)
81116964:	d8c00415 	stw	r3,16(sp)
81116968:	e0c00417 	ldw	r3,16(fp)
8111696c:	d8c00315 	stw	r3,12(sp)
81116970:	e0c00317 	ldw	r3,12(fp)
81116974:	d8c00215 	stw	r3,8(sp)
81116978:	d8000115 	stw	zero,4(sp)
8111697c:	d8800015 	stw	r2,0(sp)
81116980:	e1fffe17 	ldw	r7,-8(fp)
81116984:	e1bffd17 	ldw	r6,-12(fp)
81116988:	e17ffc17 	ldw	r5,-16(fp)
8111698c:	e13ffb17 	ldw	r4,-20(fp)
81116990:	1116ebc0 	call	81116ebc <alt_avalon_sgdma_construct_descriptor_burst>
    read_fixed,
    write_fixed,
    read_burst,
    write_burst,
    (alt_u8) 0x0);  // Atlantic channel: N/A in mem-to-mem mode
}
81116994:	0001883a 	nop
81116998:	e037883a 	mov	sp,fp
8111699c:	dfc00117 	ldw	ra,4(sp)
811169a0:	df000017 	ldw	fp,0(sp)
811169a4:	dec00204 	addi	sp,sp,8
811169a8:	f800283a 	ret

811169ac <alt_avalon_sgdma_construct_stream_to_mem_desc>:
  alt_sgdma_descriptor *desc,
  alt_sgdma_descriptor *next,
  alt_u32              *write_addr,
  alt_u16               length_or_eop,
  int                   write_fixed)
{
811169ac:	defff804 	addi	sp,sp,-32
811169b0:	dfc00715 	stw	ra,28(sp)
811169b4:	df000615 	stw	fp,24(sp)
811169b8:	df000604 	addi	fp,sp,24
811169bc:	e13ffc15 	stw	r4,-16(fp)
811169c0:	e17ffd15 	stw	r5,-12(fp)
811169c4:	e1bffe15 	stw	r6,-8(fp)
811169c8:	3805883a 	mov	r2,r7
811169cc:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_stream_to_mem_desc_burst(desc, next, write_addr, 
811169d0:	e0ffff0b 	ldhu	r3,-4(fp)
811169d4:	d8000115 	stw	zero,4(sp)
811169d8:	e0800217 	ldw	r2,8(fp)
811169dc:	d8800015 	stw	r2,0(sp)
811169e0:	180f883a 	mov	r7,r3
811169e4:	e1bffe17 	ldw	r6,-8(fp)
811169e8:	e17ffd17 	ldw	r5,-12(fp)
811169ec:	e13ffc17 	ldw	r4,-16(fp)
811169f0:	1116a0c0 	call	81116a0c <alt_avalon_sgdma_construct_stream_to_mem_desc_burst>
    length_or_eop, write_fixed, 0);
}
811169f4:	0001883a 	nop
811169f8:	e037883a 	mov	sp,fp
811169fc:	dfc00117 	ldw	ra,4(sp)
81116a00:	df000017 	ldw	fp,0(sp)
81116a04:	dec00204 	addi	sp,sp,8
81116a08:	f800283a 	ret

81116a0c <alt_avalon_sgdma_construct_stream_to_mem_desc_burst>:
  alt_sgdma_descriptor *next,
  alt_u32              *write_addr,
  alt_u16               length_or_eop,
  int                   write_fixed,
  int                   write_burst)
{
81116a0c:	defff304 	addi	sp,sp,-52
81116a10:	dfc00c15 	stw	ra,48(sp)
81116a14:	df000b15 	stw	fp,44(sp)
81116a18:	df000b04 	addi	fp,sp,44
81116a1c:	e13ffc15 	stw	r4,-16(fp)
81116a20:	e17ffd15 	stw	r5,-12(fp)
81116a24:	e1bffe15 	stw	r6,-8(fp)
81116a28:	3805883a 	mov	r2,r7
81116a2c:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
81116a30:	e0bfff0b 	ldhu	r2,-4(fp)
81116a34:	d8000615 	stw	zero,24(sp)
81116a38:	e0c00317 	ldw	r3,12(fp)
81116a3c:	d8c00515 	stw	r3,20(sp)
81116a40:	d8000415 	stw	zero,16(sp)
81116a44:	e0c00217 	ldw	r3,8(fp)
81116a48:	d8c00315 	stw	r3,12(sp)
81116a4c:	d8000215 	stw	zero,8(sp)
81116a50:	d8000115 	stw	zero,4(sp)
81116a54:	d8800015 	stw	r2,0(sp)
81116a58:	e1fffe17 	ldw	r7,-8(fp)
81116a5c:	000d883a 	mov	r6,zero
81116a60:	e17ffd17 	ldw	r5,-12(fp)
81116a64:	e13ffc17 	ldw	r4,-16(fp)
81116a68:	1116ebc0 	call	81116ebc <alt_avalon_sgdma_construct_descriptor_burst>
    0x0,            // Read fixed: N/A in stream-to-mem mode
    write_fixed,
    0,              // Read_burst : N/A in stream-to-mem mode
    write_burst,
    (alt_u8) 0x0);  // Atlantic channel: N/A in stream-to-mem mode
}
81116a6c:	0001883a 	nop
81116a70:	e037883a 	mov	sp,fp
81116a74:	dfc00117 	ldw	ra,4(sp)
81116a78:	df000017 	ldw	fp,0(sp)
81116a7c:	dec00204 	addi	sp,sp,8
81116a80:	f800283a 	ret

81116a84 <alt_avalon_sgdma_construct_mem_to_stream_desc>:
  alt_u16               length,
  int                   read_fixed,
  int                   generate_sop,
  int                   generate_eop,
  alt_u8                atlantic_channel)
{
81116a84:	defff404 	addi	sp,sp,-48
81116a88:	dfc00b15 	stw	ra,44(sp)
81116a8c:	df000a15 	stw	fp,40(sp)
81116a90:	df000a04 	addi	fp,sp,40
81116a94:	e13ffb15 	stw	r4,-20(fp)
81116a98:	e17ffc15 	stw	r5,-16(fp)
81116a9c:	e1bffd15 	stw	r6,-12(fp)
81116aa0:	3807883a 	mov	r3,r7
81116aa4:	e0800517 	ldw	r2,20(fp)
81116aa8:	e0fffe0d 	sth	r3,-8(fp)
81116aac:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_mem_to_stream_desc_burst(desc, next, read_addr, 
81116ab0:	e0fffe0b 	ldhu	r3,-8(fp)
81116ab4:	e0bfff03 	ldbu	r2,-4(fp)
81116ab8:	d8800415 	stw	r2,16(sp)
81116abc:	d8000315 	stw	zero,12(sp)
81116ac0:	e0800417 	ldw	r2,16(fp)
81116ac4:	d8800215 	stw	r2,8(sp)
81116ac8:	e0800317 	ldw	r2,12(fp)
81116acc:	d8800115 	stw	r2,4(sp)
81116ad0:	e0800217 	ldw	r2,8(fp)
81116ad4:	d8800015 	stw	r2,0(sp)
81116ad8:	180f883a 	mov	r7,r3
81116adc:	e1bffd17 	ldw	r6,-12(fp)
81116ae0:	e17ffc17 	ldw	r5,-16(fp)
81116ae4:	e13ffb17 	ldw	r4,-20(fp)
81116ae8:	1116b040 	call	81116b04 <alt_avalon_sgdma_construct_mem_to_stream_desc_burst>
    length, read_fixed, generate_sop, generate_eop, 0, atlantic_channel);

}
81116aec:	0001883a 	nop
81116af0:	e037883a 	mov	sp,fp
81116af4:	dfc00117 	ldw	ra,4(sp)
81116af8:	df000017 	ldw	fp,0(sp)
81116afc:	dec00204 	addi	sp,sp,8
81116b00:	f800283a 	ret

81116b04 <alt_avalon_sgdma_construct_mem_to_stream_desc_burst>:
  int                   read_fixed,
  int                   generate_sop,
  int                   generate_eop,
  int                   read_burst,
  alt_u8                atlantic_channel)
{
81116b04:	defff204 	addi	sp,sp,-56
81116b08:	dfc00d15 	stw	ra,52(sp)
81116b0c:	df000c15 	stw	fp,48(sp)
81116b10:	df000c04 	addi	fp,sp,48
81116b14:	e13ffb15 	stw	r4,-20(fp)
81116b18:	e17ffc15 	stw	r5,-16(fp)
81116b1c:	e1bffd15 	stw	r6,-12(fp)
81116b20:	3807883a 	mov	r3,r7
81116b24:	e0800617 	ldw	r2,24(fp)
81116b28:	e0fffe0d 	sth	r3,-8(fp)
81116b2c:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
81116b30:	e0bffe0b 	ldhu	r2,-8(fp)
81116b34:	e0ffff03 	ldbu	r3,-4(fp)
81116b38:	d8c00615 	stw	r3,24(sp)
81116b3c:	d8000515 	stw	zero,20(sp)
81116b40:	e0c00517 	ldw	r3,20(fp)
81116b44:	d8c00415 	stw	r3,16(sp)
81116b48:	e0c00317 	ldw	r3,12(fp)
81116b4c:	d8c00315 	stw	r3,12(sp)
81116b50:	e0c00217 	ldw	r3,8(fp)
81116b54:	d8c00215 	stw	r3,8(sp)
81116b58:	e0c00417 	ldw	r3,16(fp)
81116b5c:	d8c00115 	stw	r3,4(sp)
81116b60:	d8800015 	stw	r2,0(sp)
81116b64:	000f883a 	mov	r7,zero
81116b68:	e1bffd17 	ldw	r6,-12(fp)
81116b6c:	e17ffc17 	ldw	r5,-16(fp)
81116b70:	e13ffb17 	ldw	r4,-20(fp)
81116b74:	1116ebc0 	call	81116ebc <alt_avalon_sgdma_construct_descriptor_burst>
    read_fixed,
    generate_sop,
    read_burst,
    0,                 // Write_burst : N/A in mem-to-stream mode
    atlantic_channel);
}
81116b78:	0001883a 	nop
81116b7c:	e037883a 	mov	sp,fp
81116b80:	dfc00117 	ldw	ra,4(sp)
81116b84:	df000017 	ldw	fp,0(sp)
81116b88:	dec00204 	addi	sp,sp,8
81116b8c:	f800283a 	ret

81116b90 <alt_avalon_sgdma_register_callback>:
void alt_avalon_sgdma_register_callback(
  alt_sgdma_dev *dev,
  alt_avalon_sgdma_callback callback,
  alt_u32 chain_control,
  void *context)
{
81116b90:	defffb04 	addi	sp,sp,-20
81116b94:	df000415 	stw	fp,16(sp)
81116b98:	df000404 	addi	fp,sp,16
81116b9c:	e13ffc15 	stw	r4,-16(fp)
81116ba0:	e17ffd15 	stw	r5,-12(fp)
81116ba4:	e1bffe15 	stw	r6,-8(fp)
81116ba8:	e1ffff15 	stw	r7,-4(fp)
  dev->callback         = callback;
81116bac:	e0bffc17 	ldw	r2,-16(fp)
81116bb0:	e0fffd17 	ldw	r3,-12(fp)
81116bb4:	10c00915 	stw	r3,36(r2)
  dev->callback_context = context;
81116bb8:	e0bffc17 	ldw	r2,-16(fp)
81116bbc:	e0ffff17 	ldw	r3,-4(fp)
81116bc0:	10c00a15 	stw	r3,40(r2)
  dev->chain_control    = chain_control;
81116bc4:	e0bffc17 	ldw	r2,-16(fp)
81116bc8:	e0fffe17 	ldw	r3,-8(fp)
81116bcc:	10c00b15 	stw	r3,44(r2)
}
81116bd0:	0001883a 	nop
81116bd4:	e037883a 	mov	sp,fp
81116bd8:	df000017 	ldw	fp,0(sp)
81116bdc:	dec00104 	addi	sp,sp,4
81116be0:	f800283a 	ret

81116be4 <alt_avalon_sgdma_start>:
 *
 * Arguments:
 * - *dev: Pointer to SGDMA device (instance) struct.
 */
void alt_avalon_sgdma_start(alt_sgdma_dev *dev)
{
81116be4:	defffd04 	addi	sp,sp,-12
81116be8:	df000215 	stw	fp,8(sp)
81116bec:	df000204 	addi	fp,sp,8
81116bf0:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
81116bf4:	e0bfff17 	ldw	r2,-4(fp)
81116bf8:	10800317 	ldw	r2,12(r2)
81116bfc:	10800404 	addi	r2,r2,16
81116c00:	10800037 	ldwio	r2,0(r2)
81116c04:	e0bffe15 	stw	r2,-8(fp)
  control |= ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK;
81116c08:	e0bffe17 	ldw	r2,-8(fp)
81116c0c:	10800814 	ori	r2,r2,32
81116c10:	e0bffe15 	stw	r2,-8(fp)
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
81116c14:	e0bfff17 	ldw	r2,-4(fp)
81116c18:	10800317 	ldw	r2,12(r2)
81116c1c:	10800404 	addi	r2,r2,16
81116c20:	e0fffe17 	ldw	r3,-8(fp)
81116c24:	10c00035 	stwio	r3,0(r2)
}
81116c28:	0001883a 	nop
81116c2c:	e037883a 	mov	sp,fp
81116c30:	df000017 	ldw	fp,0(sp)
81116c34:	dec00104 	addi	sp,sp,4
81116c38:	f800283a 	ret

81116c3c <alt_avalon_sgdma_stop>:
 *
 * Arguments:
 * - *dev: Pointer to SGDMA device (instance) struct
 */
void alt_avalon_sgdma_stop(alt_sgdma_dev *dev)
{
81116c3c:	defffd04 	addi	sp,sp,-12
81116c40:	df000215 	stw	fp,8(sp)
81116c44:	df000204 	addi	fp,sp,8
81116c48:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
81116c4c:	e0bfff17 	ldw	r2,-4(fp)
81116c50:	10800317 	ldw	r2,12(r2)
81116c54:	10800404 	addi	r2,r2,16
81116c58:	10800037 	ldwio	r2,0(r2)
81116c5c:	e0bffe15 	stw	r2,-8(fp)
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK;
81116c60:	e0fffe17 	ldw	r3,-8(fp)
81116c64:	00bff7c4 	movi	r2,-33
81116c68:	1884703a 	and	r2,r3,r2
81116c6c:	e0bffe15 	stw	r2,-8(fp)
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
81116c70:	e0bfff17 	ldw	r2,-4(fp)
81116c74:	10800317 	ldw	r2,12(r2)
81116c78:	10800404 	addi	r2,r2,16
81116c7c:	e0fffe17 	ldw	r3,-8(fp)
81116c80:	10c00035 	stwio	r3,0(r2)
}
81116c84:	0001883a 	nop
81116c88:	e037883a 	mov	sp,fp
81116c8c:	df000017 	ldw	fp,0(sp)
81116c90:	dec00104 	addi	sp,sp,4
81116c94:	f800283a 	ret

81116c98 <alt_avalon_sgdma_check_descriptor_status>:
 * - 0 if the descriptor is error-free, not "owned by hardware", or
 *   a previously requested transfer has appeared to have completed
 *   normally. Or, various error conditions defined in <errno.h>
 */
int alt_avalon_sgdma_check_descriptor_status(alt_sgdma_descriptor *desc)
{
81116c98:	defffe04 	addi	sp,sp,-8
81116c9c:	df000115 	stw	fp,4(sp)
81116ca0:	df000104 	addi	fp,sp,4
81116ca4:	e13fff15 	stw	r4,-4(fp)
  /* Errors take precedence */
  if( IORD_8DIRECT(&desc->status, 0) &
81116ca8:	e0bfff17 	ldw	r2,-4(fp)
81116cac:	10800784 	addi	r2,r2,30
81116cb0:	10800023 	ldbuio	r2,0(r2)
81116cb4:	10803fcc 	andi	r2,r2,255
81116cb8:	10801fcc 	andi	r2,r2,127
81116cbc:	10000226 	beq	r2,zero,81116cc8 <alt_avalon_sgdma_check_descriptor_status+0x30>
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_OVERFLOW_MSK |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_SYNC_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_UEOP_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MEOP_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MSOP_MSK ) ) {
    return -EIO;
81116cc0:	00bffec4 	movi	r2,-5
81116cc4:	00000906 	br	81116cec <alt_avalon_sgdma_check_descriptor_status+0x54>
  }

  if( IORD_8DIRECT(&desc->control, 0) &
81116cc8:	e0bfff17 	ldw	r2,-4(fp)
81116ccc:	108007c4 	addi	r2,r2,31
81116cd0:	10800023 	ldbuio	r2,0(r2)
81116cd4:	10803fcc 	andi	r2,r2,255
81116cd8:	1080200c 	andi	r2,r2,128
81116cdc:	10000226 	beq	r2,zero,81116ce8 <alt_avalon_sgdma_check_descriptor_status+0x50>
      ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK) {
    return -EINPROGRESS;
81116ce0:	00bfe244 	movi	r2,-119
81116ce4:	00000106 	br	81116cec <alt_avalon_sgdma_check_descriptor_status+0x54>
  }

    return 0;
81116ce8:	0005883a 	mov	r2,zero
}
81116cec:	e037883a 	mov	sp,fp
81116cf0:	df000017 	ldw	fp,0(sp)
81116cf4:	dec00104 	addi	sp,sp,4
81116cf8:	f800283a 	ret

81116cfc <alt_avalon_sgdma_open>:
 * Returns:
 * - Pointer to SGDMA device instance struct, or null if the device
 *   could not be opened.
 */
alt_sgdma_dev* alt_avalon_sgdma_open (const char* name)
{
81116cfc:	defffc04 	addi	sp,sp,-16
81116d00:	dfc00315 	stw	ra,12(sp)
81116d04:	df000215 	stw	fp,8(sp)
81116d08:	df000204 	addi	fp,sp,8
81116d0c:	e13fff15 	stw	r4,-4(fp)
  alt_sgdma_dev* dev;

  dev = (alt_sgdma_dev*) alt_find_dev (name, &alt_sgdma_list);
81116d10:	d1601704 	addi	r5,gp,-32676
81116d14:	e13fff17 	ldw	r4,-4(fp)
81116d18:	111a06c0 	call	8111a06c <alt_find_dev>
81116d1c:	e0bffe15 	stw	r2,-8(fp)

  if (NULL == dev) {
81116d20:	e0bffe17 	ldw	r2,-8(fp)
81116d24:	1000041e 	bne	r2,zero,81116d38 <alt_avalon_sgdma_open+0x3c>
    ALT_ERRNO = ENODEV;
81116d28:	11166440 	call	81116644 <alt_get_errno>
81116d2c:	1007883a 	mov	r3,r2
81116d30:	008004c4 	movi	r2,19
81116d34:	18800015 	stw	r2,0(r3)
  }

  return dev;
81116d38:	e0bffe17 	ldw	r2,-8(fp)
}
81116d3c:	e037883a 	mov	sp,fp
81116d40:	dfc00117 	ldw	ra,4(sp)
81116d44:	df000017 	ldw	fp,0(sp)
81116d48:	dec00204 	addi	sp,sp,8
81116d4c:	f800283a 	ret

81116d50 <alt_avalon_sgdma_construct_descriptor>:
  alt_u16               length_or_eop,
  int                   generate_eop,
  int                   read_fixed,
  int                   write_fixed_or_sop,
  alt_u8                atlantic_channel)
{
81116d50:	defff104 	addi	sp,sp,-60
81116d54:	dfc00e15 	stw	ra,56(sp)
81116d58:	df000d15 	stw	fp,52(sp)
81116d5c:	df000d04 	addi	fp,sp,52
81116d60:	e13ffa15 	stw	r4,-24(fp)
81116d64:	e17ffb15 	stw	r5,-20(fp)
81116d68:	e1bffc15 	stw	r6,-16(fp)
81116d6c:	e1fffd15 	stw	r7,-12(fp)
81116d70:	e0c00217 	ldw	r3,8(fp)
81116d74:	e0800617 	ldw	r2,24(fp)
81116d78:	e0fffe0d 	sth	r3,-8(fp)
81116d7c:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(desc, next, read_addr, 
81116d80:	e0bffe0b 	ldhu	r2,-8(fp)
81116d84:	e0ffff03 	ldbu	r3,-4(fp)
81116d88:	d8c00615 	stw	r3,24(sp)
81116d8c:	d8000515 	stw	zero,20(sp)
81116d90:	d8000415 	stw	zero,16(sp)
81116d94:	e0c00517 	ldw	r3,20(fp)
81116d98:	d8c00315 	stw	r3,12(sp)
81116d9c:	e0c00417 	ldw	r3,16(fp)
81116da0:	d8c00215 	stw	r3,8(sp)
81116da4:	e0c00317 	ldw	r3,12(fp)
81116da8:	d8c00115 	stw	r3,4(sp)
81116dac:	d8800015 	stw	r2,0(sp)
81116db0:	e1fffd17 	ldw	r7,-12(fp)
81116db4:	e1bffc17 	ldw	r6,-16(fp)
81116db8:	e17ffb17 	ldw	r5,-20(fp)
81116dbc:	e13ffa17 	ldw	r4,-24(fp)
81116dc0:	1116ebc0 	call	81116ebc <alt_avalon_sgdma_construct_descriptor_burst>
    write_addr, length_or_eop, generate_eop, read_fixed, write_fixed_or_sop, 
    0, 0, atlantic_channel);
}
81116dc4:	0001883a 	nop
81116dc8:	e037883a 	mov	sp,fp
81116dcc:	dfc00117 	ldw	ra,4(sp)
81116dd0:	df000017 	ldw	fp,0(sp)
81116dd4:	dec00204 	addi	sp,sp,8
81116dd8:	f800283a 	ret

81116ddc <alt_avalon_sgdma_enable_desc_poll>:
 *
 * Returns:
 * - None
 */
void alt_avalon_sgdma_enable_desc_poll(alt_sgdma_dev *dev, alt_u32 frequency)
{
81116ddc:	defffc04 	addi	sp,sp,-16
81116de0:	df000315 	stw	fp,12(sp)
81116de4:	df000304 	addi	fp,sp,12
81116de8:	e13ffe15 	stw	r4,-8(fp)
81116dec:	e17fff15 	stw	r5,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
81116df0:	e0bffe17 	ldw	r2,-8(fp)
81116df4:	10800317 	ldw	r2,12(r2)
81116df8:	10800404 	addi	r2,r2,16
81116dfc:	10800037 	ldwio	r2,0(r2)
81116e00:	e0bffd15 	stw	r2,-12(fp)
  /* Clear descriptor polling frequency */
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK;
81116e04:	e0fffd17 	ldw	r3,-12(fp)
81116e08:	00a00434 	movhi	r2,32784
81116e0c:	10bfffc4 	addi	r2,r2,-1
81116e10:	1884703a 	and	r2,r3,r2
81116e14:	e0bffd15 	stw	r2,-12(fp)
  
  control |= ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK | 
            ((frequency << ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_OFST) & 
81116e18:	e0bfff17 	ldw	r2,-4(fp)
81116e1c:	1004953a 	slli	r2,r2,20
81116e20:	10dffc2c 	andhi	r3,r2,32752

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
  /* Clear descriptor polling frequency */
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK;
  
  control |= ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK | 
81116e24:	e0bffd17 	ldw	r2,-12(fp)
81116e28:	1884b03a 	or	r2,r3,r2
81116e2c:	10800134 	orhi	r2,r2,4
81116e30:	e0bffd15 	stw	r2,-12(fp)
            ((frequency << ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_OFST) & 
            ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK);
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
81116e34:	e0bffe17 	ldw	r2,-8(fp)
81116e38:	10800317 	ldw	r2,12(r2)
81116e3c:	10800404 	addi	r2,r2,16
81116e40:	e0fffd17 	ldw	r3,-12(fp)
81116e44:	10c00035 	stwio	r3,0(r2)
  
  return;
81116e48:	0001883a 	nop
}
81116e4c:	e037883a 	mov	sp,fp
81116e50:	df000017 	ldw	fp,0(sp)
81116e54:	dec00104 	addi	sp,sp,4
81116e58:	f800283a 	ret

81116e5c <alt_avalon_sgdma_disable_desc_poll>:
 *
 * Returns:
 * - None
 */
void alt_avalon_sgdma_disable_desc_poll(alt_sgdma_dev *dev)
{
81116e5c:	defffd04 	addi	sp,sp,-12
81116e60:	df000215 	stw	fp,8(sp)
81116e64:	df000204 	addi	fp,sp,8
81116e68:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
81116e6c:	e0bfff17 	ldw	r2,-4(fp)
81116e70:	10800317 	ldw	r2,12(r2)
81116e74:	10800404 	addi	r2,r2,16
81116e78:	10800037 	ldwio	r2,0(r2)
81116e7c:	e0bffe15 	stw	r2,-8(fp)
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK;
81116e80:	e0fffe17 	ldw	r3,-8(fp)
81116e84:	00bfff34 	movhi	r2,65532
81116e88:	10bfffc4 	addi	r2,r2,-1
81116e8c:	1884703a 	and	r2,r3,r2
81116e90:	e0bffe15 	stw	r2,-8(fp)

  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
81116e94:	e0bfff17 	ldw	r2,-4(fp)
81116e98:	10800317 	ldw	r2,12(r2)
81116e9c:	10800404 	addi	r2,r2,16
81116ea0:	e0fffe17 	ldw	r3,-8(fp)
81116ea4:	10c00035 	stwio	r3,0(r2)
  
  return;
81116ea8:	0001883a 	nop
}
81116eac:	e037883a 	mov	sp,fp
81116eb0:	df000017 	ldw	fp,0(sp)
81116eb4:	dec00104 	addi	sp,sp,4
81116eb8:	f800283a 	ret

81116ebc <alt_avalon_sgdma_construct_descriptor_burst>:
  int                   read_fixed,
  int                   write_fixed_or_sop,
  int                   read_burst,
  int                   write_burst,
  alt_u8                atlantic_channel)
{
81116ebc:	defff804 	addi	sp,sp,-32
81116ec0:	dfc00715 	stw	ra,28(sp)
81116ec4:	df000615 	stw	fp,24(sp)
81116ec8:	df000604 	addi	fp,sp,24
81116ecc:	e13ffa15 	stw	r4,-24(fp)
81116ed0:	e17ffb15 	stw	r5,-20(fp)
81116ed4:	e1bffc15 	stw	r6,-16(fp)
81116ed8:	e1fffd15 	stw	r7,-12(fp)
81116edc:	e0c00217 	ldw	r3,8(fp)
81116ee0:	e0800817 	ldw	r2,32(fp)
81116ee4:	e0fffe0d 	sth	r3,-8(fp)
81116ee8:	e0bfff05 	stb	r2,-4(fp)
   * The SGDMA controller from continuing to process the chain. This is
   * done as a single IO write to bypass cache, without flushing
   * the entire descriptor, since only the 8-bit descriptor status must
   * be flushed.
   */
  IOWR_8DIRECT(&next->control, 0,
81116eec:	e0bffb17 	ldw	r2,-20(fp)
81116ef0:	108007c4 	addi	r2,r2,31
81116ef4:	e0fffb17 	ldw	r3,-20(fp)
81116ef8:	18c007c3 	ldbu	r3,31(r3)
81116efc:	19003fcc 	andi	r4,r3,255
81116f00:	00ffdfc4 	movi	r3,-129
81116f04:	20c6703a 	and	r3,r4,r3
81116f08:	10c00025 	stbio	r3,0(r2)
    (next->control & ~ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK));

  desc->read_addr                = read_addr;
81116f0c:	e0bffa17 	ldw	r2,-24(fp)
81116f10:	e0fffc17 	ldw	r3,-16(fp)
81116f14:	19403fcc 	andi	r5,r3,255
81116f18:	10c00003 	ldbu	r3,0(r2)
81116f1c:	1806703a 	and	r3,r3,zero
81116f20:	1809883a 	mov	r4,r3
81116f24:	2807883a 	mov	r3,r5
81116f28:	20c6b03a 	or	r3,r4,r3
81116f2c:	10c00005 	stb	r3,0(r2)
81116f30:	e0fffc17 	ldw	r3,-16(fp)
81116f34:	1806d23a 	srli	r3,r3,8
81116f38:	19403fcc 	andi	r5,r3,255
81116f3c:	10c00043 	ldbu	r3,1(r2)
81116f40:	1806703a 	and	r3,r3,zero
81116f44:	1809883a 	mov	r4,r3
81116f48:	2807883a 	mov	r3,r5
81116f4c:	20c6b03a 	or	r3,r4,r3
81116f50:	10c00045 	stb	r3,1(r2)
81116f54:	e0fffc17 	ldw	r3,-16(fp)
81116f58:	1806d43a 	srli	r3,r3,16
81116f5c:	19403fcc 	andi	r5,r3,255
81116f60:	10c00083 	ldbu	r3,2(r2)
81116f64:	1806703a 	and	r3,r3,zero
81116f68:	1809883a 	mov	r4,r3
81116f6c:	2807883a 	mov	r3,r5
81116f70:	20c6b03a 	or	r3,r4,r3
81116f74:	10c00085 	stb	r3,2(r2)
81116f78:	e0fffc17 	ldw	r3,-16(fp)
81116f7c:	180ad63a 	srli	r5,r3,24
81116f80:	10c000c3 	ldbu	r3,3(r2)
81116f84:	1806703a 	and	r3,r3,zero
81116f88:	1809883a 	mov	r4,r3
81116f8c:	2807883a 	mov	r3,r5
81116f90:	20c6b03a 	or	r3,r4,r3
81116f94:	10c000c5 	stb	r3,3(r2)
  desc->write_addr               = write_addr;
81116f98:	e0bffa17 	ldw	r2,-24(fp)
81116f9c:	e0fffd17 	ldw	r3,-12(fp)
81116fa0:	19403fcc 	andi	r5,r3,255
81116fa4:	10c00203 	ldbu	r3,8(r2)
81116fa8:	1806703a 	and	r3,r3,zero
81116fac:	1809883a 	mov	r4,r3
81116fb0:	2807883a 	mov	r3,r5
81116fb4:	20c6b03a 	or	r3,r4,r3
81116fb8:	10c00205 	stb	r3,8(r2)
81116fbc:	e0fffd17 	ldw	r3,-12(fp)
81116fc0:	1806d23a 	srli	r3,r3,8
81116fc4:	19403fcc 	andi	r5,r3,255
81116fc8:	10c00243 	ldbu	r3,9(r2)
81116fcc:	1806703a 	and	r3,r3,zero
81116fd0:	1809883a 	mov	r4,r3
81116fd4:	2807883a 	mov	r3,r5
81116fd8:	20c6b03a 	or	r3,r4,r3
81116fdc:	10c00245 	stb	r3,9(r2)
81116fe0:	e0fffd17 	ldw	r3,-12(fp)
81116fe4:	1806d43a 	srli	r3,r3,16
81116fe8:	19403fcc 	andi	r5,r3,255
81116fec:	10c00283 	ldbu	r3,10(r2)
81116ff0:	1806703a 	and	r3,r3,zero
81116ff4:	1809883a 	mov	r4,r3
81116ff8:	2807883a 	mov	r3,r5
81116ffc:	20c6b03a 	or	r3,r4,r3
81117000:	10c00285 	stb	r3,10(r2)
81117004:	e0fffd17 	ldw	r3,-12(fp)
81117008:	180ad63a 	srli	r5,r3,24
8111700c:	10c002c3 	ldbu	r3,11(r2)
81117010:	1806703a 	and	r3,r3,zero
81117014:	1809883a 	mov	r4,r3
81117018:	2807883a 	mov	r3,r5
8111701c:	20c6b03a 	or	r3,r4,r3
81117020:	10c002c5 	stb	r3,11(r2)
  desc->next                     = (alt_u32 *) next;
81117024:	e0bffa17 	ldw	r2,-24(fp)
81117028:	e0fffb17 	ldw	r3,-20(fp)
8111702c:	19403fcc 	andi	r5,r3,255
81117030:	10c00403 	ldbu	r3,16(r2)
81117034:	1806703a 	and	r3,r3,zero
81117038:	1809883a 	mov	r4,r3
8111703c:	2807883a 	mov	r3,r5
81117040:	20c6b03a 	or	r3,r4,r3
81117044:	10c00405 	stb	r3,16(r2)
81117048:	e0fffb17 	ldw	r3,-20(fp)
8111704c:	1806d23a 	srli	r3,r3,8
81117050:	19403fcc 	andi	r5,r3,255
81117054:	10c00443 	ldbu	r3,17(r2)
81117058:	1806703a 	and	r3,r3,zero
8111705c:	1809883a 	mov	r4,r3
81117060:	2807883a 	mov	r3,r5
81117064:	20c6b03a 	or	r3,r4,r3
81117068:	10c00445 	stb	r3,17(r2)
8111706c:	e0fffb17 	ldw	r3,-20(fp)
81117070:	1806d43a 	srli	r3,r3,16
81117074:	19403fcc 	andi	r5,r3,255
81117078:	10c00483 	ldbu	r3,18(r2)
8111707c:	1806703a 	and	r3,r3,zero
81117080:	1809883a 	mov	r4,r3
81117084:	2807883a 	mov	r3,r5
81117088:	20c6b03a 	or	r3,r4,r3
8111708c:	10c00485 	stb	r3,18(r2)
81117090:	e0fffb17 	ldw	r3,-20(fp)
81117094:	180ad63a 	srli	r5,r3,24
81117098:	10c004c3 	ldbu	r3,19(r2)
8111709c:	1806703a 	and	r3,r3,zero
811170a0:	1809883a 	mov	r4,r3
811170a4:	2807883a 	mov	r3,r5
811170a8:	20c6b03a 	or	r3,r4,r3
811170ac:	10c004c5 	stb	r3,19(r2)
  desc->read_addr_pad            = 0x0;
811170b0:	e0bffa17 	ldw	r2,-24(fp)
811170b4:	10c00103 	ldbu	r3,4(r2)
811170b8:	1806703a 	and	r3,r3,zero
811170bc:	10c00105 	stb	r3,4(r2)
811170c0:	10c00143 	ldbu	r3,5(r2)
811170c4:	1806703a 	and	r3,r3,zero
811170c8:	10c00145 	stb	r3,5(r2)
811170cc:	10c00183 	ldbu	r3,6(r2)
811170d0:	1806703a 	and	r3,r3,zero
811170d4:	10c00185 	stb	r3,6(r2)
811170d8:	10c001c3 	ldbu	r3,7(r2)
811170dc:	1806703a 	and	r3,r3,zero
811170e0:	10c001c5 	stb	r3,7(r2)
  desc->write_addr_pad           = 0x0;
811170e4:	e0bffa17 	ldw	r2,-24(fp)
811170e8:	10c00303 	ldbu	r3,12(r2)
811170ec:	1806703a 	and	r3,r3,zero
811170f0:	10c00305 	stb	r3,12(r2)
811170f4:	10c00343 	ldbu	r3,13(r2)
811170f8:	1806703a 	and	r3,r3,zero
811170fc:	10c00345 	stb	r3,13(r2)
81117100:	10c00383 	ldbu	r3,14(r2)
81117104:	1806703a 	and	r3,r3,zero
81117108:	10c00385 	stb	r3,14(r2)
8111710c:	10c003c3 	ldbu	r3,15(r2)
81117110:	1806703a 	and	r3,r3,zero
81117114:	10c003c5 	stb	r3,15(r2)
  desc->next_pad                 = 0x0;
81117118:	e0bffa17 	ldw	r2,-24(fp)
8111711c:	10c00503 	ldbu	r3,20(r2)
81117120:	1806703a 	and	r3,r3,zero
81117124:	10c00505 	stb	r3,20(r2)
81117128:	10c00543 	ldbu	r3,21(r2)
8111712c:	1806703a 	and	r3,r3,zero
81117130:	10c00545 	stb	r3,21(r2)
81117134:	10c00583 	ldbu	r3,22(r2)
81117138:	1806703a 	and	r3,r3,zero
8111713c:	10c00585 	stb	r3,22(r2)
81117140:	10c005c3 	ldbu	r3,23(r2)
81117144:	1806703a 	and	r3,r3,zero
81117148:	10c005c5 	stb	r3,23(r2)
  desc->bytes_to_transfer        = length_or_eop;
8111714c:	e0bffa17 	ldw	r2,-24(fp)
81117150:	e0fffe17 	ldw	r3,-8(fp)
81117154:	19403fcc 	andi	r5,r3,255
81117158:	10c00603 	ldbu	r3,24(r2)
8111715c:	1806703a 	and	r3,r3,zero
81117160:	1809883a 	mov	r4,r3
81117164:	2807883a 	mov	r3,r5
81117168:	20c6b03a 	or	r3,r4,r3
8111716c:	10c00605 	stb	r3,24(r2)
81117170:	e0fffe17 	ldw	r3,-8(fp)
81117174:	1806d23a 	srli	r3,r3,8
81117178:	19403fcc 	andi	r5,r3,255
8111717c:	10c00643 	ldbu	r3,25(r2)
81117180:	1806703a 	and	r3,r3,zero
81117184:	1809883a 	mov	r4,r3
81117188:	2807883a 	mov	r3,r5
8111718c:	20c6b03a 	or	r3,r4,r3
81117190:	10c00645 	stb	r3,25(r2)
  desc->actual_bytes_transferred = 0;
81117194:	e0bffa17 	ldw	r2,-24(fp)
81117198:	10c00703 	ldbu	r3,28(r2)
8111719c:	1806703a 	and	r3,r3,zero
811171a0:	10c00705 	stb	r3,28(r2)
811171a4:	10c00743 	ldbu	r3,29(r2)
811171a8:	1806703a 	and	r3,r3,zero
811171ac:	10c00745 	stb	r3,29(r2)
  desc->status                   = 0x0;
811171b0:	e0bffa17 	ldw	r2,-24(fp)
811171b4:	10000785 	stb	zero,30(r2)

  /* SGDMA burst not currently supported */
  desc->read_burst               = read_burst;
811171b8:	e0800617 	ldw	r2,24(fp)
811171bc:	1007883a 	mov	r3,r2
811171c0:	e0bffa17 	ldw	r2,-24(fp)
811171c4:	10c00685 	stb	r3,26(r2)
  desc->write_burst              = write_burst;
811171c8:	e0800717 	ldw	r2,28(fp)
811171cc:	1007883a 	mov	r3,r2
811171d0:	e0bffa17 	ldw	r2,-24(fp)
811171d4:	10c006c5 	stb	r3,27(r2)
   * Note that this step is performed after all other descriptor information
   * has been filled out so that, if the controller already happens to be
   * pointing at this descriptor, it will not run (via the "owned by hardware"
   * bit) until all other descriptor information has been set up.
   */
  desc->control = (
811171d8:	e0800317 	ldw	r2,12(fp)
811171dc:	10000226 	beq	r2,zero,811171e8 <alt_avalon_sgdma_construct_descriptor_burst+0x32c>
811171e0:	00bfe044 	movi	r2,-127
811171e4:	00000106 	br	811171ec <alt_avalon_sgdma_construct_descriptor_burst+0x330>
811171e8:	00bfe004 	movi	r2,-128
811171ec:	e0c00417 	ldw	r3,16(fp)
811171f0:	18000226 	beq	r3,zero,811171fc <alt_avalon_sgdma_construct_descriptor_burst+0x340>
811171f4:	00c00084 	movi	r3,2
811171f8:	00000106 	br	81117200 <alt_avalon_sgdma_construct_descriptor_burst+0x344>
811171fc:	0007883a 	mov	r3,zero
81117200:	10c4b03a 	or	r2,r2,r3
81117204:	1007883a 	mov	r3,r2
81117208:	e0800517 	ldw	r2,20(fp)
8111720c:	10000226 	beq	r2,zero,81117218 <alt_avalon_sgdma_construct_descriptor_burst+0x35c>
81117210:	00800104 	movi	r2,4
81117214:	00000106 	br	8111721c <alt_avalon_sgdma_construct_descriptor_burst+0x360>
81117218:	0005883a 	mov	r2,zero
8111721c:	1884b03a 	or	r2,r3,r2
81117220:	1007883a 	mov	r3,r2
81117224:	e0bfff03 	ldbu	r2,-4(fp)
81117228:	10000426 	beq	r2,zero,8111723c <alt_avalon_sgdma_construct_descriptor_burst+0x380>
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_GENERATE_EOP_MSK : 0x0)        |
    (read_fixed ?
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_READ_FIXED_ADDRESS_MSK : 0x0)  |
    (write_fixed_or_sop ?
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_WRITE_FIXED_ADDRESS_MSK : 0x0) |
    (atlantic_channel ? ( (atlantic_channel & 0x0F) << 3) : 0)
8111722c:	e0bfff03 	ldbu	r2,-4(fp)
81117230:	108003cc 	andi	r2,r2,15
81117234:	100490fa 	slli	r2,r2,3
81117238:	00000106 	br	81117240 <alt_avalon_sgdma_construct_descriptor_burst+0x384>
   * Note that this step is performed after all other descriptor information
   * has been filled out so that, if the controller already happens to be
   * pointing at this descriptor, it will not run (via the "owned by hardware"
   * bit) until all other descriptor information has been set up.
   */
  desc->control = (
8111723c:	0005883a 	mov	r2,zero
81117240:	1884b03a 	or	r2,r3,r2
81117244:	1007883a 	mov	r3,r2
81117248:	e0bffa17 	ldw	r2,-24(fp)
8111724c:	10c007c5 	stb	r3,31(r2)
  /*
   * Flush completed buffer out of cache. This is done rather than
   * individual cache-bypassed writes to take advantage of any
   * burst-capabilities in the memory we're writing to.
   */
  alt_dcache_flush(desc, sizeof(alt_sgdma_descriptor));
81117250:	01400804 	movi	r5,32
81117254:	e13ffa17 	ldw	r4,-24(fp)
81117258:	1119ea40 	call	81119ea4 <alt_dcache_flush>
}
8111725c:	0001883a 	nop
81117260:	e037883a 	mov	sp,fp
81117264:	dfc00117 	ldw	ra,4(sp)
81117268:	df000017 	ldw	fp,0(sp)
8111726c:	dec00204 	addi	sp,sp,8
81117270:	f800283a 	ret

81117274 <alt_avalon_sgdma_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_sgdma_irq(void *context)
#else
static void alt_avalon_sgdma_irq(void *context, alt_u32 id)
#endif
{
81117274:	defff904 	addi	sp,sp,-28
81117278:	dfc00615 	stw	ra,24(sp)
8111727c:	df000515 	stw	fp,20(sp)
81117280:	df000504 	addi	fp,sp,20
81117284:	e13fff15 	stw	r4,-4(fp)
  alt_sgdma_dev *dev = (alt_sgdma_dev *) context;
81117288:	e0bfff17 	ldw	r2,-4(fp)
8111728c:	e0bffb15 	stw	r2,-20(fp)
   * Note: This is explicitly done before calling user interrupt-handling
   * code rather than after; if user ISR code initiates another SGDMA
   * transfer which completes quickly, reading the control register after
   * the callback routine may result in a lost interrupt.
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 
81117290:	e0bffb17 	ldw	r2,-20(fp)
81117294:	10800317 	ldw	r2,12(r2)
81117298:	10800404 	addi	r2,r2,16
8111729c:	e0fffb17 	ldw	r3,-20(fp)
811172a0:	18c00317 	ldw	r3,12(r3)
811172a4:	18c00404 	addi	r3,r3,16
811172a8:	18c00037 	ldwio	r3,0(r3)
811172ac:	18e00034 	orhi	r3,r3,32768
811172b0:	10c00035 	stwio	r3,0(r2)
    IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base) | 0x80000000);
  
  /* Dummy read to ensure IRQ is negated before the ISR returns */
  IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
811172b4:	e0bffb17 	ldw	r2,-20(fp)
811172b8:	10800317 	ldw	r2,12(r2)
811172bc:	10800404 	addi	r2,r2,16
811172c0:	10800037 	ldwio	r2,0(r2)
   * Other interrupts are explicitly disabled if callbacks
   * are registered because there is no guarantee that they are 
   * preemption-safe. This allows the driver to support 
   * interrupt preemption.
   */
  if(dev->callback) {
811172c4:	e0bffb17 	ldw	r2,-20(fp)
811172c8:	10800917 	ldw	r2,36(r2)
811172cc:	10001226 	beq	r2,zero,81117318 <alt_avalon_sgdma_irq+0xa4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811172d0:	0005303a 	rdctl	r2,status
811172d4:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811172d8:	e0fffd17 	ldw	r3,-12(fp)
811172dc:	00bfff84 	movi	r2,-2
811172e0:	1884703a 	and	r2,r3,r2
811172e4:	1001703a 	wrctl	status,r2
  
  return context;
811172e8:	e0bffd17 	ldw	r2,-12(fp)
    cpu_sr = alt_irq_disable_all();
811172ec:	e0bffc15 	stw	r2,-16(fp)
    (dev->callback)(dev->callback_context);
811172f0:	e0bffb17 	ldw	r2,-20(fp)
811172f4:	10800917 	ldw	r2,36(r2)
811172f8:	e0fffb17 	ldw	r3,-20(fp)
811172fc:	18c00a17 	ldw	r3,40(r3)
81117300:	1809883a 	mov	r4,r3
81117304:	103ee83a 	callr	r2
81117308:	e0bffc17 	ldw	r2,-16(fp)
8111730c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81117310:	e0bffe17 	ldw	r2,-8(fp)
81117314:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(cpu_sr);
  }
}
81117318:	0001883a 	nop
8111731c:	e037883a 	mov	sp,fp
81117320:	dfc00117 	ldw	ra,4(sp)
81117324:	df000017 	ldw	fp,0(sp)
81117328:	dec00204 	addi	sp,sp,8
8111732c:	f800283a 	ret

81117330 <alt_avalon_sgdma_init>:
 * This routine disables interrupts, future descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_avalon_sgdma_init (alt_sgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
81117330:	defffa04 	addi	sp,sp,-24
81117334:	dfc00515 	stw	ra,20(sp)
81117338:	df000415 	stw	fp,16(sp)
8111733c:	df000404 	addi	fp,sp,16
81117340:	e13ffd15 	stw	r4,-12(fp)
81117344:	e17ffe15 	stw	r5,-8(fp)
81117348:	e1bfff15 	stw	r6,-4(fp)

  /* 
   * Halt any current transactions (reset the device)
   * SW reset is written twice per SGDMA documentation 
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
8111734c:	e0bffd17 	ldw	r2,-12(fp)
81117350:	10800317 	ldw	r2,12(r2)
81117354:	10800404 	addi	r2,r2,16
81117358:	00c00074 	movhi	r3,1
8111735c:	10c00035 	stwio	r3,0(r2)
    ALTERA_AVALON_SGDMA_CONTROL_SOFTWARERESET_MSK);
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
81117360:	e0bffd17 	ldw	r2,-12(fp)
81117364:	10800317 	ldw	r2,12(r2)
81117368:	10800404 	addi	r2,r2,16
8111736c:	00c00074 	movhi	r3,1
81117370:	10c00035 	stwio	r3,0(r2)

  /*
   * Disable interrupts, halt future descriptor processing,
   * and clear status register content
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 0x0);
81117374:	e0bffd17 	ldw	r2,-12(fp)
81117378:	10800317 	ldw	r2,12(r2)
8111737c:	10800404 	addi	r2,r2,16
81117380:	0007883a 	mov	r3,zero
81117384:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
81117388:	e0bffd17 	ldw	r2,-12(fp)
8111738c:	10800317 	ldw	r2,12(r2)
81117390:	00c03fc4 	movi	r3,255
81117394:	10c00035 	stwio	r3,0(r2)

  /* Register this instance of the SGDMA controller with HAL */
  alt_dev_llist_insert((alt_dev_llist*) dev, &alt_sgdma_list);
81117398:	d1601704 	addi	r5,gp,-32676
8111739c:	e13ffd17 	ldw	r4,-12(fp)
811173a0:	1119f080 	call	81119f08 <alt_dev_llist_insert>

  /* Install IRQ handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(ic_id, irq, alt_avalon_sgdma_irq, dev, 0x0);
811173a4:	d8000015 	stw	zero,0(sp)
811173a8:	e1fffd17 	ldw	r7,-12(fp)
811173ac:	01a04474 	movhi	r6,33041
811173b0:	319c9d04 	addi	r6,r6,29300
811173b4:	e17fff17 	ldw	r5,-4(fp)
811173b8:	e13ffe17 	ldw	r4,-8(fp)
811173bc:	111a0fc0 	call	8111a0fc <alt_ic_isr_register>
#else
  alt_irq_register(irq, dev, alt_avalon_sgdma_irq);
#endif  
}
811173c0:	0001883a 	nop
811173c4:	e037883a 	mov	sp,fp
811173c8:	dfc00117 	ldw	ra,4(sp)
811173cc:	df000017 	ldw	fp,0(sp)
811173d0:	dec00204 	addi	sp,sp,8
811173d4:	f800283a 	ret

811173d8 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
811173d8:	defffa04 	addi	sp,sp,-24
811173dc:	dfc00515 	stw	ra,20(sp)
811173e0:	df000415 	stw	fp,16(sp)
811173e4:	df000404 	addi	fp,sp,16
811173e8:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
811173ec:	0007883a 	mov	r3,zero
811173f0:	e0bfff17 	ldw	r2,-4(fp)
811173f4:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
811173f8:	e0bfff17 	ldw	r2,-4(fp)
811173fc:	10800104 	addi	r2,r2,4
81117400:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81117404:	0005303a 	rdctl	r2,status
81117408:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111740c:	e0fffd17 	ldw	r3,-12(fp)
81117410:	00bfff84 	movi	r2,-2
81117414:	1884703a 	and	r2,r3,r2
81117418:	1001703a 	wrctl	status,r2
  
  return context;
8111741c:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
81117420:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
81117424:	11157f00 	call	811157f0 <alt_tick>
81117428:	e0bffc17 	ldw	r2,-16(fp)
8111742c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81117430:	e0bffe17 	ldw	r2,-8(fp)
81117434:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
81117438:	0001883a 	nop
8111743c:	e037883a 	mov	sp,fp
81117440:	dfc00117 	ldw	ra,4(sp)
81117444:	df000017 	ldw	fp,0(sp)
81117448:	dec00204 	addi	sp,sp,8
8111744c:	f800283a 	ret

81117450 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
81117450:	defff804 	addi	sp,sp,-32
81117454:	dfc00715 	stw	ra,28(sp)
81117458:	df000615 	stw	fp,24(sp)
8111745c:	df000604 	addi	fp,sp,24
81117460:	e13ffc15 	stw	r4,-16(fp)
81117464:	e17ffd15 	stw	r5,-12(fp)
81117468:	e1bffe15 	stw	r6,-8(fp)
8111746c:	e1ffff15 	stw	r7,-4(fp)
81117470:	e0bfff17 	ldw	r2,-4(fp)
81117474:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
81117478:	d0a03b17 	ldw	r2,-32532(gp)
8111747c:	1000021e 	bne	r2,zero,81117488 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
81117480:	e0bffb17 	ldw	r2,-20(fp)
81117484:	d0a03b15 	stw	r2,-32532(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
81117488:	e0bffc17 	ldw	r2,-16(fp)
8111748c:	10800104 	addi	r2,r2,4
81117490:	00c001c4 	movi	r3,7
81117494:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
81117498:	d8000015 	stw	zero,0(sp)
8111749c:	e1fffc17 	ldw	r7,-16(fp)
811174a0:	01a04474 	movhi	r6,33041
811174a4:	319cf604 	addi	r6,r6,29656
811174a8:	e17ffe17 	ldw	r5,-8(fp)
811174ac:	e13ffd17 	ldw	r4,-12(fp)
811174b0:	111a0fc0 	call	8111a0fc <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
811174b4:	0001883a 	nop
811174b8:	e037883a 	mov	sp,fp
811174bc:	dfc00117 	ldw	ra,4(sp)
811174c0:	df000017 	ldw	fp,0(sp)
811174c4:	dec00204 	addi	sp,sp,8
811174c8:	f800283a 	ret

811174cc <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
811174cc:	defffa04 	addi	sp,sp,-24
811174d0:	dfc00515 	stw	ra,20(sp)
811174d4:	df000415 	stw	fp,16(sp)
811174d8:	df000404 	addi	fp,sp,16
811174dc:	e13ffd15 	stw	r4,-12(fp)
811174e0:	e17ffe15 	stw	r5,-8(fp)
811174e4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
811174e8:	e0bffd17 	ldw	r2,-12(fp)
811174ec:	10800017 	ldw	r2,0(r2)
811174f0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
811174f4:	e0bffc17 	ldw	r2,-16(fp)
811174f8:	10c00a04 	addi	r3,r2,40
811174fc:	e0bffd17 	ldw	r2,-12(fp)
81117500:	10800217 	ldw	r2,8(r2)
81117504:	100f883a 	mov	r7,r2
81117508:	e1bfff17 	ldw	r6,-4(fp)
8111750c:	e17ffe17 	ldw	r5,-8(fp)
81117510:	1809883a 	mov	r4,r3
81117514:	11179e00 	call	811179e0 <altera_avalon_uart_read>
      fd->fd_flags);
}
81117518:	e037883a 	mov	sp,fp
8111751c:	dfc00117 	ldw	ra,4(sp)
81117520:	df000017 	ldw	fp,0(sp)
81117524:	dec00204 	addi	sp,sp,8
81117528:	f800283a 	ret

8111752c <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
8111752c:	defffa04 	addi	sp,sp,-24
81117530:	dfc00515 	stw	ra,20(sp)
81117534:	df000415 	stw	fp,16(sp)
81117538:	df000404 	addi	fp,sp,16
8111753c:	e13ffd15 	stw	r4,-12(fp)
81117540:	e17ffe15 	stw	r5,-8(fp)
81117544:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
81117548:	e0bffd17 	ldw	r2,-12(fp)
8111754c:	10800017 	ldw	r2,0(r2)
81117550:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
81117554:	e0bffc17 	ldw	r2,-16(fp)
81117558:	10c00a04 	addi	r3,r2,40
8111755c:	e0bffd17 	ldw	r2,-12(fp)
81117560:	10800217 	ldw	r2,8(r2)
81117564:	100f883a 	mov	r7,r2
81117568:	e1bfff17 	ldw	r6,-4(fp)
8111756c:	e17ffe17 	ldw	r5,-8(fp)
81117570:	1809883a 	mov	r4,r3
81117574:	1117bf80 	call	81117bf8 <altera_avalon_uart_write>
      fd->fd_flags);
}
81117578:	e037883a 	mov	sp,fp
8111757c:	dfc00117 	ldw	ra,4(sp)
81117580:	df000017 	ldw	fp,0(sp)
81117584:	dec00204 	addi	sp,sp,8
81117588:	f800283a 	ret

8111758c <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
8111758c:	defffc04 	addi	sp,sp,-16
81117590:	dfc00315 	stw	ra,12(sp)
81117594:	df000215 	stw	fp,8(sp)
81117598:	df000204 	addi	fp,sp,8
8111759c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
811175a0:	e0bfff17 	ldw	r2,-4(fp)
811175a4:	10800017 	ldw	r2,0(r2)
811175a8:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
811175ac:	e0bffe17 	ldw	r2,-8(fp)
811175b0:	10c00a04 	addi	r3,r2,40
811175b4:	e0bfff17 	ldw	r2,-4(fp)
811175b8:	10800217 	ldw	r2,8(r2)
811175bc:	100b883a 	mov	r5,r2
811175c0:	1809883a 	mov	r4,r3
811175c4:	11179500 	call	81117950 <altera_avalon_uart_close>
}
811175c8:	e037883a 	mov	sp,fp
811175cc:	dfc00117 	ldw	ra,4(sp)
811175d0:	df000017 	ldw	fp,0(sp)
811175d4:	dec00204 	addi	sp,sp,8
811175d8:	f800283a 	ret

811175dc <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
811175dc:	defff804 	addi	sp,sp,-32
811175e0:	dfc00715 	stw	ra,28(sp)
811175e4:	df000615 	stw	fp,24(sp)
811175e8:	df000604 	addi	fp,sp,24
811175ec:	e13ffd15 	stw	r4,-12(fp)
811175f0:	e17ffe15 	stw	r5,-8(fp)
811175f4:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
811175f8:	e0bffd17 	ldw	r2,-12(fp)
811175fc:	10800017 	ldw	r2,0(r2)
81117600:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
81117604:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
81117608:	1000041e 	bne	r2,zero,8111761c <altera_avalon_uart_init+0x40>
8111760c:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
81117610:	1000021e 	bne	r2,zero,8111761c <altera_avalon_uart_init+0x40>
81117614:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
81117618:	10000226 	beq	r2,zero,81117624 <altera_avalon_uart_init+0x48>
8111761c:	00800044 	movi	r2,1
81117620:	00000106 	br	81117628 <altera_avalon_uart_init+0x4c>
81117624:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
81117628:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
8111762c:	e0bffc17 	ldw	r2,-16(fp)
81117630:	10000f1e 	bne	r2,zero,81117670 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
81117634:	e0bffd17 	ldw	r2,-12(fp)
81117638:	00c32004 	movi	r3,3200
8111763c:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
81117640:	e0bffb17 	ldw	r2,-20(fp)
81117644:	10800304 	addi	r2,r2,12
81117648:	e0fffd17 	ldw	r3,-12(fp)
8111764c:	18c00117 	ldw	r3,4(r3)
81117650:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
81117654:	d8000015 	stw	zero,0(sp)
81117658:	e1fffd17 	ldw	r7,-12(fp)
8111765c:	01a04474 	movhi	r6,33041
81117660:	319da204 	addi	r6,r6,30344
81117664:	e17fff17 	ldw	r5,-4(fp)
81117668:	e13ffe17 	ldw	r4,-8(fp)
8111766c:	111a0fc0 	call	8111a0fc <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
81117670:	0001883a 	nop
81117674:	e037883a 	mov	sp,fp
81117678:	dfc00117 	ldw	ra,4(sp)
8111767c:	df000017 	ldw	fp,0(sp)
81117680:	dec00204 	addi	sp,sp,8
81117684:	f800283a 	ret

81117688 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
81117688:	defffa04 	addi	sp,sp,-24
8111768c:	dfc00515 	stw	ra,20(sp)
81117690:	df000415 	stw	fp,16(sp)
81117694:	df000404 	addi	fp,sp,16
81117698:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
8111769c:	e0bfff17 	ldw	r2,-4(fp)
811176a0:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
811176a4:	e0bffc17 	ldw	r2,-16(fp)
811176a8:	10800017 	ldw	r2,0(r2)
811176ac:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
811176b0:	e0bffd17 	ldw	r2,-12(fp)
811176b4:	10800204 	addi	r2,r2,8
811176b8:	10800037 	ldwio	r2,0(r2)
811176bc:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
811176c0:	e0bffd17 	ldw	r2,-12(fp)
811176c4:	10800204 	addi	r2,r2,8
811176c8:	0007883a 	mov	r3,zero
811176cc:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
811176d0:	e0bffd17 	ldw	r2,-12(fp)
811176d4:	10800204 	addi	r2,r2,8
811176d8:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
811176dc:	e0bffe17 	ldw	r2,-8(fp)
811176e0:	1080200c 	andi	r2,r2,128
811176e4:	10000326 	beq	r2,zero,811176f4 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
811176e8:	e17ffe17 	ldw	r5,-8(fp)
811176ec:	e13ffc17 	ldw	r4,-16(fp)
811176f0:	11177240 	call	81117724 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
811176f4:	e0bffe17 	ldw	r2,-8(fp)
811176f8:	1081100c 	andi	r2,r2,1088
811176fc:	10000326 	beq	r2,zero,8111770c <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
81117700:	e17ffe17 	ldw	r5,-8(fp)
81117704:	e13ffc17 	ldw	r4,-16(fp)
81117708:	11178080 	call	81117808 <altera_avalon_uart_txirq>
  }
  

}
8111770c:	0001883a 	nop
81117710:	e037883a 	mov	sp,fp
81117714:	dfc00117 	ldw	ra,4(sp)
81117718:	df000017 	ldw	fp,0(sp)
8111771c:	dec00204 	addi	sp,sp,8
81117720:	f800283a 	ret

81117724 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
81117724:	defffc04 	addi	sp,sp,-16
81117728:	df000315 	stw	fp,12(sp)
8111772c:	df000304 	addi	fp,sp,12
81117730:	e13ffe15 	stw	r4,-8(fp)
81117734:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
81117738:	e0bfff17 	ldw	r2,-4(fp)
8111773c:	108000cc 	andi	r2,r2,3
81117740:	10002c1e 	bne	r2,zero,811177f4 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
81117744:	e0bffe17 	ldw	r2,-8(fp)
81117748:	10800317 	ldw	r2,12(r2)
8111774c:	e0bffe17 	ldw	r2,-8(fp)
81117750:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
81117754:	e0bffe17 	ldw	r2,-8(fp)
81117758:	10800317 	ldw	r2,12(r2)
8111775c:	10800044 	addi	r2,r2,1
81117760:	10800fcc 	andi	r2,r2,63
81117764:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
81117768:	e0bffe17 	ldw	r2,-8(fp)
8111776c:	10800317 	ldw	r2,12(r2)
81117770:	e0fffe17 	ldw	r3,-8(fp)
81117774:	18c00017 	ldw	r3,0(r3)
81117778:	18c00037 	ldwio	r3,0(r3)
8111777c:	1809883a 	mov	r4,r3
81117780:	e0fffe17 	ldw	r3,-8(fp)
81117784:	1885883a 	add	r2,r3,r2
81117788:	10800704 	addi	r2,r2,28
8111778c:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
81117790:	e0bffe17 	ldw	r2,-8(fp)
81117794:	e0fffd17 	ldw	r3,-12(fp)
81117798:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
8111779c:	e0bffe17 	ldw	r2,-8(fp)
811177a0:	10800317 	ldw	r2,12(r2)
811177a4:	10800044 	addi	r2,r2,1
811177a8:	10800fcc 	andi	r2,r2,63
811177ac:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
811177b0:	e0bffe17 	ldw	r2,-8(fp)
811177b4:	10c00217 	ldw	r3,8(r2)
811177b8:	e0bffd17 	ldw	r2,-12(fp)
811177bc:	18800e1e 	bne	r3,r2,811177f8 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
811177c0:	e0bffe17 	ldw	r2,-8(fp)
811177c4:	10c00117 	ldw	r3,4(r2)
811177c8:	00bfdfc4 	movi	r2,-129
811177cc:	1886703a 	and	r3,r3,r2
811177d0:	e0bffe17 	ldw	r2,-8(fp)
811177d4:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
811177d8:	e0bffe17 	ldw	r2,-8(fp)
811177dc:	10800017 	ldw	r2,0(r2)
811177e0:	10800304 	addi	r2,r2,12
811177e4:	e0fffe17 	ldw	r3,-8(fp)
811177e8:	18c00117 	ldw	r3,4(r3)
811177ec:	10c00035 	stwio	r3,0(r2)
811177f0:	00000106 	br	811177f8 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
811177f4:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
811177f8:	e037883a 	mov	sp,fp
811177fc:	df000017 	ldw	fp,0(sp)
81117800:	dec00104 	addi	sp,sp,4
81117804:	f800283a 	ret

81117808 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
81117808:	defffb04 	addi	sp,sp,-20
8111780c:	df000415 	stw	fp,16(sp)
81117810:	df000404 	addi	fp,sp,16
81117814:	e13ffc15 	stw	r4,-16(fp)
81117818:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
8111781c:	e0bffc17 	ldw	r2,-16(fp)
81117820:	10c00417 	ldw	r3,16(r2)
81117824:	e0bffc17 	ldw	r2,-16(fp)
81117828:	10800517 	ldw	r2,20(r2)
8111782c:	18803226 	beq	r3,r2,811178f8 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
81117830:	e0bffc17 	ldw	r2,-16(fp)
81117834:	10800617 	ldw	r2,24(r2)
81117838:	1080008c 	andi	r2,r2,2
8111783c:	10000326 	beq	r2,zero,8111784c <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
81117840:	e0bffd17 	ldw	r2,-12(fp)
81117844:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
81117848:	10001d26 	beq	r2,zero,811178c0 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
8111784c:	e0bffc17 	ldw	r2,-16(fp)
81117850:	10800417 	ldw	r2,16(r2)
81117854:	e0bffc17 	ldw	r2,-16(fp)
81117858:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
8111785c:	e0bffc17 	ldw	r2,-16(fp)
81117860:	10800017 	ldw	r2,0(r2)
81117864:	10800104 	addi	r2,r2,4
81117868:	e0fffc17 	ldw	r3,-16(fp)
8111786c:	18c00417 	ldw	r3,16(r3)
81117870:	e13ffc17 	ldw	r4,-16(fp)
81117874:	20c7883a 	add	r3,r4,r3
81117878:	18c01704 	addi	r3,r3,92
8111787c:	18c00003 	ldbu	r3,0(r3)
81117880:	18c03fcc 	andi	r3,r3,255
81117884:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
81117888:	e0bffc17 	ldw	r2,-16(fp)
8111788c:	10800417 	ldw	r2,16(r2)
81117890:	10800044 	addi	r2,r2,1
81117894:	e0fffc17 	ldw	r3,-16(fp)
81117898:	18800415 	stw	r2,16(r3)
8111789c:	10c00fcc 	andi	r3,r2,63
811178a0:	e0bffc17 	ldw	r2,-16(fp)
811178a4:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
811178a8:	e0bffc17 	ldw	r2,-16(fp)
811178ac:	10800117 	ldw	r2,4(r2)
811178b0:	10c01014 	ori	r3,r2,64
811178b4:	e0bffc17 	ldw	r2,-16(fp)
811178b8:	10c00115 	stw	r3,4(r2)
811178bc:	00000e06 	br	811178f8 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
811178c0:	e0bffc17 	ldw	r2,-16(fp)
811178c4:	10800017 	ldw	r2,0(r2)
811178c8:	10800204 	addi	r2,r2,8
811178cc:	10800037 	ldwio	r2,0(r2)
811178d0:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
811178d4:	e0bffd17 	ldw	r2,-12(fp)
811178d8:	1082000c 	andi	r2,r2,2048
811178dc:	1000061e 	bne	r2,zero,811178f8 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
811178e0:	e0bffc17 	ldw	r2,-16(fp)
811178e4:	10c00117 	ldw	r3,4(r2)
811178e8:	00bfefc4 	movi	r2,-65
811178ec:	1886703a 	and	r3,r3,r2
811178f0:	e0bffc17 	ldw	r2,-16(fp)
811178f4:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
811178f8:	e0bffc17 	ldw	r2,-16(fp)
811178fc:	10c00417 	ldw	r3,16(r2)
81117900:	e0bffc17 	ldw	r2,-16(fp)
81117904:	10800517 	ldw	r2,20(r2)
81117908:	1880061e 	bne	r3,r2,81117924 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
8111790c:	e0bffc17 	ldw	r2,-16(fp)
81117910:	10c00117 	ldw	r3,4(r2)
81117914:	00beefc4 	movi	r2,-1089
81117918:	1886703a 	and	r3,r3,r2
8111791c:	e0bffc17 	ldw	r2,-16(fp)
81117920:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81117924:	e0bffc17 	ldw	r2,-16(fp)
81117928:	10800017 	ldw	r2,0(r2)
8111792c:	10800304 	addi	r2,r2,12
81117930:	e0fffc17 	ldw	r3,-16(fp)
81117934:	18c00117 	ldw	r3,4(r3)
81117938:	10c00035 	stwio	r3,0(r2)
}
8111793c:	0001883a 	nop
81117940:	e037883a 	mov	sp,fp
81117944:	df000017 	ldw	fp,0(sp)
81117948:	dec00104 	addi	sp,sp,4
8111794c:	f800283a 	ret

81117950 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
81117950:	defffd04 	addi	sp,sp,-12
81117954:	df000215 	stw	fp,8(sp)
81117958:	df000204 	addi	fp,sp,8
8111795c:	e13ffe15 	stw	r4,-8(fp)
81117960:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
81117964:	00000506 	br	8111797c <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
81117968:	e0bfff17 	ldw	r2,-4(fp)
8111796c:	1090000c 	andi	r2,r2,16384
81117970:	10000226 	beq	r2,zero,8111797c <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
81117974:	00bffd44 	movi	r2,-11
81117978:	00000606 	br	81117994 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
8111797c:	e0bffe17 	ldw	r2,-8(fp)
81117980:	10c00417 	ldw	r3,16(r2)
81117984:	e0bffe17 	ldw	r2,-8(fp)
81117988:	10800517 	ldw	r2,20(r2)
8111798c:	18bff61e 	bne	r3,r2,81117968 <__reset+0xfb0f7968>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
81117990:	0005883a 	mov	r2,zero
}
81117994:	e037883a 	mov	sp,fp
81117998:	df000017 	ldw	fp,0(sp)
8111799c:	dec00104 	addi	sp,sp,4
811179a0:	f800283a 	ret

811179a4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
811179a4:	defffe04 	addi	sp,sp,-8
811179a8:	dfc00115 	stw	ra,4(sp)
811179ac:	df000015 	stw	fp,0(sp)
811179b0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
811179b4:	d0a01317 	ldw	r2,-32692(gp)
811179b8:	10000326 	beq	r2,zero,811179c8 <alt_get_errno+0x24>
811179bc:	d0a01317 	ldw	r2,-32692(gp)
811179c0:	103ee83a 	callr	r2
811179c4:	00000106 	br	811179cc <alt_get_errno+0x28>
811179c8:	d0a03704 	addi	r2,gp,-32548
}
811179cc:	e037883a 	mov	sp,fp
811179d0:	dfc00117 	ldw	ra,4(sp)
811179d4:	df000017 	ldw	fp,0(sp)
811179d8:	dec00204 	addi	sp,sp,8
811179dc:	f800283a 	ret

811179e0 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
811179e0:	defff204 	addi	sp,sp,-56
811179e4:	dfc00d15 	stw	ra,52(sp)
811179e8:	df000c15 	stw	fp,48(sp)
811179ec:	df000c04 	addi	fp,sp,48
811179f0:	e13ffc15 	stw	r4,-16(fp)
811179f4:	e17ffd15 	stw	r5,-12(fp)
811179f8:	e1bffe15 	stw	r6,-8(fp)
811179fc:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
81117a00:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
81117a04:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
81117a08:	e0bfff17 	ldw	r2,-4(fp)
81117a0c:	1090000c 	andi	r2,r2,16384
81117a10:	1005003a 	cmpeq	r2,r2,zero
81117a14:	10803fcc 	andi	r2,r2,255
81117a18:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
81117a1c:	00001306 	br	81117a6c <altera_avalon_uart_read+0x8c>
    {
      count++;
81117a20:	e0bff517 	ldw	r2,-44(fp)
81117a24:	10800044 	addi	r2,r2,1
81117a28:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
81117a2c:	e0bffd17 	ldw	r2,-12(fp)
81117a30:	10c00044 	addi	r3,r2,1
81117a34:	e0fffd15 	stw	r3,-12(fp)
81117a38:	e0fffc17 	ldw	r3,-16(fp)
81117a3c:	18c00217 	ldw	r3,8(r3)
81117a40:	e13ffc17 	ldw	r4,-16(fp)
81117a44:	20c7883a 	add	r3,r4,r3
81117a48:	18c00704 	addi	r3,r3,28
81117a4c:	18c00003 	ldbu	r3,0(r3)
81117a50:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
81117a54:	e0bffc17 	ldw	r2,-16(fp)
81117a58:	10800217 	ldw	r2,8(r2)
81117a5c:	10800044 	addi	r2,r2,1
81117a60:	10c00fcc 	andi	r3,r2,63
81117a64:	e0bffc17 	ldw	r2,-16(fp)
81117a68:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
81117a6c:	e0fff517 	ldw	r3,-44(fp)
81117a70:	e0bffe17 	ldw	r2,-8(fp)
81117a74:	1880050e 	bge	r3,r2,81117a8c <altera_avalon_uart_read+0xac>
81117a78:	e0bffc17 	ldw	r2,-16(fp)
81117a7c:	10c00217 	ldw	r3,8(r2)
81117a80:	e0bffc17 	ldw	r2,-16(fp)
81117a84:	10800317 	ldw	r2,12(r2)
81117a88:	18bfe51e 	bne	r3,r2,81117a20 <__reset+0xfb0f7a20>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
81117a8c:	e0bff517 	ldw	r2,-44(fp)
81117a90:	1000251e 	bne	r2,zero,81117b28 <altera_avalon_uart_read+0x148>
81117a94:	e0bffc17 	ldw	r2,-16(fp)
81117a98:	10c00217 	ldw	r3,8(r2)
81117a9c:	e0bffc17 	ldw	r2,-16(fp)
81117aa0:	10800317 	ldw	r2,12(r2)
81117aa4:	1880201e 	bne	r3,r2,81117b28 <altera_avalon_uart_read+0x148>
    {
      if (!block)
81117aa8:	e0bff617 	ldw	r2,-40(fp)
81117aac:	1000071e 	bne	r2,zero,81117acc <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
81117ab0:	11179a40 	call	811179a4 <alt_get_errno>
81117ab4:	1007883a 	mov	r3,r2
81117ab8:	008002c4 	movi	r2,11
81117abc:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
81117ac0:	00800044 	movi	r2,1
81117ac4:	e0bff405 	stb	r2,-48(fp)
        break;
81117ac8:	00001b06 	br	81117b38 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81117acc:	0005303a 	rdctl	r2,status
81117ad0:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81117ad4:	e0fff917 	ldw	r3,-28(fp)
81117ad8:	00bfff84 	movi	r2,-2
81117adc:	1884703a 	and	r2,r3,r2
81117ae0:	1001703a 	wrctl	status,r2
  
  return context;
81117ae4:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
81117ae8:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
81117aec:	e0bffc17 	ldw	r2,-16(fp)
81117af0:	10800117 	ldw	r2,4(r2)
81117af4:	10c02014 	ori	r3,r2,128
81117af8:	e0bffc17 	ldw	r2,-16(fp)
81117afc:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81117b00:	e0bffc17 	ldw	r2,-16(fp)
81117b04:	10800017 	ldw	r2,0(r2)
81117b08:	10800304 	addi	r2,r2,12
81117b0c:	e0fffc17 	ldw	r3,-16(fp)
81117b10:	18c00117 	ldw	r3,4(r3)
81117b14:	10c00035 	stwio	r3,0(r2)
81117b18:	e0bff817 	ldw	r2,-32(fp)
81117b1c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81117b20:	e0bffa17 	ldw	r2,-24(fp)
81117b24:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
81117b28:	e0bff517 	ldw	r2,-44(fp)
81117b2c:	1000021e 	bne	r2,zero,81117b38 <altera_avalon_uart_read+0x158>
81117b30:	e0bffe17 	ldw	r2,-8(fp)
81117b34:	103fcd1e 	bne	r2,zero,81117a6c <__reset+0xfb0f7a6c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81117b38:	0005303a 	rdctl	r2,status
81117b3c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81117b40:	e0fffb17 	ldw	r3,-20(fp)
81117b44:	00bfff84 	movi	r2,-2
81117b48:	1884703a 	and	r2,r3,r2
81117b4c:	1001703a 	wrctl	status,r2
  
  return context;
81117b50:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
81117b54:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
81117b58:	e0bffc17 	ldw	r2,-16(fp)
81117b5c:	10800117 	ldw	r2,4(r2)
81117b60:	10c02014 	ori	r3,r2,128
81117b64:	e0bffc17 	ldw	r2,-16(fp)
81117b68:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81117b6c:	e0bffc17 	ldw	r2,-16(fp)
81117b70:	10800017 	ldw	r2,0(r2)
81117b74:	10800304 	addi	r2,r2,12
81117b78:	e0fffc17 	ldw	r3,-16(fp)
81117b7c:	18c00117 	ldw	r3,4(r3)
81117b80:	10c00035 	stwio	r3,0(r2)
81117b84:	e0bff817 	ldw	r2,-32(fp)
81117b88:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81117b8c:	e0bff717 	ldw	r2,-36(fp)
81117b90:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
81117b94:	e0bff403 	ldbu	r2,-48(fp)
81117b98:	10000226 	beq	r2,zero,81117ba4 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
81117b9c:	00bffd44 	movi	r2,-11
81117ba0:	00000106 	br	81117ba8 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
81117ba4:	e0bff517 	ldw	r2,-44(fp)
  }
}
81117ba8:	e037883a 	mov	sp,fp
81117bac:	dfc00117 	ldw	ra,4(sp)
81117bb0:	df000017 	ldw	fp,0(sp)
81117bb4:	dec00204 	addi	sp,sp,8
81117bb8:	f800283a 	ret

81117bbc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81117bbc:	defffe04 	addi	sp,sp,-8
81117bc0:	dfc00115 	stw	ra,4(sp)
81117bc4:	df000015 	stw	fp,0(sp)
81117bc8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81117bcc:	d0a01317 	ldw	r2,-32692(gp)
81117bd0:	10000326 	beq	r2,zero,81117be0 <alt_get_errno+0x24>
81117bd4:	d0a01317 	ldw	r2,-32692(gp)
81117bd8:	103ee83a 	callr	r2
81117bdc:	00000106 	br	81117be4 <alt_get_errno+0x28>
81117be0:	d0a03704 	addi	r2,gp,-32548
}
81117be4:	e037883a 	mov	sp,fp
81117be8:	dfc00117 	ldw	ra,4(sp)
81117bec:	df000017 	ldw	fp,0(sp)
81117bf0:	dec00204 	addi	sp,sp,8
81117bf4:	f800283a 	ret

81117bf8 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
81117bf8:	defff204 	addi	sp,sp,-56
81117bfc:	dfc00d15 	stw	ra,52(sp)
81117c00:	df000c15 	stw	fp,48(sp)
81117c04:	df000c04 	addi	fp,sp,48
81117c08:	e13ffc15 	stw	r4,-16(fp)
81117c0c:	e17ffd15 	stw	r5,-12(fp)
81117c10:	e1bffe15 	stw	r6,-8(fp)
81117c14:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
81117c18:	e0bffe17 	ldw	r2,-8(fp)
81117c1c:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
81117c20:	e0bfff17 	ldw	r2,-4(fp)
81117c24:	1090000c 	andi	r2,r2,16384
81117c28:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
81117c2c:	00003c06 	br	81117d20 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
81117c30:	e0bffc17 	ldw	r2,-16(fp)
81117c34:	10800517 	ldw	r2,20(r2)
81117c38:	10800044 	addi	r2,r2,1
81117c3c:	10800fcc 	andi	r2,r2,63
81117c40:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
81117c44:	e0bffc17 	ldw	r2,-16(fp)
81117c48:	10c00417 	ldw	r3,16(r2)
81117c4c:	e0bff717 	ldw	r2,-36(fp)
81117c50:	1880221e 	bne	r3,r2,81117cdc <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
81117c54:	e0bff517 	ldw	r2,-44(fp)
81117c58:	10000526 	beq	r2,zero,81117c70 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
81117c5c:	1117bbc0 	call	81117bbc <alt_get_errno>
81117c60:	1007883a 	mov	r3,r2
81117c64:	008002c4 	movi	r2,11
81117c68:	18800015 	stw	r2,0(r3)
        break;
81117c6c:	00002e06 	br	81117d28 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81117c70:	0005303a 	rdctl	r2,status
81117c74:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81117c78:	e0fff917 	ldw	r3,-28(fp)
81117c7c:	00bfff84 	movi	r2,-2
81117c80:	1884703a 	and	r2,r3,r2
81117c84:	1001703a 	wrctl	status,r2
  
  return context;
81117c88:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
81117c8c:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
81117c90:	e0bffc17 	ldw	r2,-16(fp)
81117c94:	10800117 	ldw	r2,4(r2)
81117c98:	10c11014 	ori	r3,r2,1088
81117c9c:	e0bffc17 	ldw	r2,-16(fp)
81117ca0:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81117ca4:	e0bffc17 	ldw	r2,-16(fp)
81117ca8:	10800017 	ldw	r2,0(r2)
81117cac:	10800304 	addi	r2,r2,12
81117cb0:	e0fffc17 	ldw	r3,-16(fp)
81117cb4:	18c00117 	ldw	r3,4(r3)
81117cb8:	10c00035 	stwio	r3,0(r2)
81117cbc:	e0bff817 	ldw	r2,-32(fp)
81117cc0:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81117cc4:	e0bff617 	ldw	r2,-40(fp)
81117cc8:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
81117ccc:	e0bffc17 	ldw	r2,-16(fp)
81117cd0:	10c00417 	ldw	r3,16(r2)
81117cd4:	e0bff717 	ldw	r2,-36(fp)
81117cd8:	18bffc26 	beq	r3,r2,81117ccc <__reset+0xfb0f7ccc>
      }
    }

    count--;
81117cdc:	e0bff417 	ldw	r2,-48(fp)
81117ce0:	10bfffc4 	addi	r2,r2,-1
81117ce4:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
81117ce8:	e0bffc17 	ldw	r2,-16(fp)
81117cec:	10c00517 	ldw	r3,20(r2)
81117cf0:	e0bffd17 	ldw	r2,-12(fp)
81117cf4:	11000044 	addi	r4,r2,1
81117cf8:	e13ffd15 	stw	r4,-12(fp)
81117cfc:	10800003 	ldbu	r2,0(r2)
81117d00:	1009883a 	mov	r4,r2
81117d04:	e0bffc17 	ldw	r2,-16(fp)
81117d08:	10c5883a 	add	r2,r2,r3
81117d0c:	10801704 	addi	r2,r2,92
81117d10:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
81117d14:	e0bffc17 	ldw	r2,-16(fp)
81117d18:	e0fff717 	ldw	r3,-36(fp)
81117d1c:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
81117d20:	e0bff417 	ldw	r2,-48(fp)
81117d24:	103fc21e 	bne	r2,zero,81117c30 <__reset+0xfb0f7c30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81117d28:	0005303a 	rdctl	r2,status
81117d2c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81117d30:	e0fffb17 	ldw	r3,-20(fp)
81117d34:	00bfff84 	movi	r2,-2
81117d38:	1884703a 	and	r2,r3,r2
81117d3c:	1001703a 	wrctl	status,r2
  
  return context;
81117d40:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
81117d44:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
81117d48:	e0bffc17 	ldw	r2,-16(fp)
81117d4c:	10800117 	ldw	r2,4(r2)
81117d50:	10c11014 	ori	r3,r2,1088
81117d54:	e0bffc17 	ldw	r2,-16(fp)
81117d58:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81117d5c:	e0bffc17 	ldw	r2,-16(fp)
81117d60:	10800017 	ldw	r2,0(r2)
81117d64:	10800304 	addi	r2,r2,12
81117d68:	e0fffc17 	ldw	r3,-16(fp)
81117d6c:	18c00117 	ldw	r3,4(r3)
81117d70:	10c00035 	stwio	r3,0(r2)
81117d74:	e0bff817 	ldw	r2,-32(fp)
81117d78:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81117d7c:	e0bffa17 	ldw	r2,-24(fp)
81117d80:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
81117d84:	e0fffe17 	ldw	r3,-8(fp)
81117d88:	e0bff417 	ldw	r2,-48(fp)
81117d8c:	1885c83a 	sub	r2,r3,r2
}
81117d90:	e037883a 	mov	sp,fp
81117d94:	dfc00117 	ldw	ra,4(sp)
81117d98:	df000017 	ldw	fp,0(sp)
81117d9c:	dec00204 	addi	sp,sp,8
81117da0:	f800283a 	ret

81117da4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81117da4:	defffe04 	addi	sp,sp,-8
81117da8:	dfc00115 	stw	ra,4(sp)
81117dac:	df000015 	stw	fp,0(sp)
81117db0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81117db4:	d0a01317 	ldw	r2,-32692(gp)
81117db8:	10000326 	beq	r2,zero,81117dc8 <alt_get_errno+0x24>
81117dbc:	d0a01317 	ldw	r2,-32692(gp)
81117dc0:	103ee83a 	callr	r2
81117dc4:	00000106 	br	81117dcc <alt_get_errno+0x28>
81117dc8:	d0a03704 	addi	r2,gp,-32548
}
81117dcc:	e037883a 	mov	sp,fp
81117dd0:	dfc00117 	ldw	ra,4(sp)
81117dd4:	df000017 	ldw	fp,0(sp)
81117dd8:	dec00204 	addi	sp,sp,8
81117ddc:	f800283a 	ret

81117de0 <alt_msgdma_write_standard_descriptor>:
 */
static int alt_msgdma_write_standard_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_standard_descriptor *descriptor)
{
81117de0:	defffc04 	addi	sp,sp,-16
81117de4:	df000315 	stw	fp,12(sp)
81117de8:	df000304 	addi	fp,sp,12
81117dec:	e13ffd15 	stw	r4,-12(fp)
81117df0:	e17ffe15 	stw	r5,-8(fp)
81117df4:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
81117df8:	e0bffd17 	ldw	r2,-12(fp)
81117dfc:	10800037 	ldwio	r2,0(r2)
81117e00:	1080010c 	andi	r2,r2,4
81117e04:	10000226 	beq	r2,zero,81117e10 <alt_msgdma_write_standard_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
		is non-blocking*/
        return -ENOSPC;
81117e08:	00bff904 	movi	r2,-28
81117e0c:	00001506 	br	81117e64 <alt_msgdma_write_standard_descriptor+0x84>
    }

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base, 
81117e10:	e0bfff17 	ldw	r2,-4(fp)
81117e14:	10800017 	ldw	r2,0(r2)
81117e18:	1007883a 	mov	r3,r2
81117e1c:	e0bffe17 	ldw	r2,-8(fp)
81117e20:	10c00035 	stwio	r3,0(r2)
		(alt_u32)descriptor->read_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base, 
81117e24:	e0bffe17 	ldw	r2,-8(fp)
81117e28:	10800104 	addi	r2,r2,4
81117e2c:	e0ffff17 	ldw	r3,-4(fp)
81117e30:	18c00117 	ldw	r3,4(r3)
81117e34:	10c00035 	stwio	r3,0(r2)
	(	alt_u32)descriptor->write_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, 
81117e38:	e0bffe17 	ldw	r2,-8(fp)
81117e3c:	10800204 	addi	r2,r2,8
81117e40:	e0ffff17 	ldw	r3,-4(fp)
81117e44:	18c00217 	ldw	r3,8(r3)
81117e48:	10c00035 	stwio	r3,0(r2)
		descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(descriptor_base, 
81117e4c:	e0bffe17 	ldw	r2,-8(fp)
81117e50:	10800304 	addi	r2,r2,12
81117e54:	e0ffff17 	ldw	r3,-4(fp)
81117e58:	18c00317 	ldw	r3,12(r3)
81117e5c:	10c00035 	stwio	r3,0(r2)
		descriptor->control);
        return 0;
81117e60:	0005883a 	mov	r2,zero
}
81117e64:	e037883a 	mov	sp,fp
81117e68:	df000017 	ldw	fp,0(sp)
81117e6c:	dec00104 	addi	sp,sp,4
81117e70:	f800283a 	ret

81117e74 <alt_msgdma_write_extended_descriptor>:
 */
static int alt_msgdma_write_extended_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_extended_descriptor *descriptor)
{
81117e74:	defffc04 	addi	sp,sp,-16
81117e78:	df000315 	stw	fp,12(sp)
81117e7c:	df000304 	addi	fp,sp,12
81117e80:	e13ffd15 	stw	r4,-12(fp)
81117e84:	e17ffe15 	stw	r5,-8(fp)
81117e88:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
81117e8c:	e0bffd17 	ldw	r2,-12(fp)
81117e90:	10800037 	ldwio	r2,0(r2)
81117e94:	1080010c 	andi	r2,r2,4
81117e98:	10000226 	beq	r2,zero,81117ea4 <alt_msgdma_write_extended_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
	is non-blocking*/
        return -ENOSPC;
81117e9c:	00bff904 	movi	r2,-28
81117ea0:	00003d06 	br	81117f98 <alt_msgdma_write_extended_descriptor+0x124>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(
81117ea4:	e0bfff17 	ldw	r2,-4(fp)
81117ea8:	10800017 	ldw	r2,0(r2)
81117eac:	1007883a 	mov	r3,r2
81117eb0:	e0bffe17 	ldw	r2,-8(fp)
81117eb4:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	(alt_u32)descriptor->read_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(
81117eb8:	e0bffe17 	ldw	r2,-8(fp)
81117ebc:	10800104 	addi	r2,r2,4
81117ec0:	e0ffff17 	ldw	r3,-4(fp)
81117ec4:	18c00117 	ldw	r3,4(r3)
81117ec8:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
		(alt_u32)descriptor->write_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(
81117ecc:	e0bffe17 	ldw	r2,-8(fp)
81117ed0:	10800204 	addi	r2,r2,8
81117ed4:	e0ffff17 	ldw	r3,-4(fp)
81117ed8:	18c00217 	ldw	r3,8(r3)
81117edc:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(
81117ee0:	e0bffe17 	ldw	r2,-8(fp)
81117ee4:	10800304 	addi	r2,r2,12
81117ee8:	e0ffff17 	ldw	r3,-4(fp)
81117eec:	18c0030b 	ldhu	r3,12(r3)
81117ef0:	18ffffcc 	andi	r3,r3,65535
81117ef4:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->sequence_number);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(
81117ef8:	e0bffe17 	ldw	r2,-8(fp)
81117efc:	10800384 	addi	r2,r2,14
81117f00:	e0ffff17 	ldw	r3,-4(fp)
81117f04:	18c00383 	ldbu	r3,14(r3)
81117f08:	18c03fcc 	andi	r3,r3,255
81117f0c:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(
81117f10:	e0bffe17 	ldw	r2,-8(fp)
81117f14:	108003c4 	addi	r2,r2,15
81117f18:	e0ffff17 	ldw	r3,-4(fp)
81117f1c:	18c003c3 	ldbu	r3,15(r3)
81117f20:	18c03fcc 	andi	r3,r3,255
81117f24:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(
81117f28:	e0bffe17 	ldw	r2,-8(fp)
81117f2c:	10800404 	addi	r2,r2,16
81117f30:	e0ffff17 	ldw	r3,-4(fp)
81117f34:	18c0040b 	ldhu	r3,16(r3)
81117f38:	18ffffcc 	andi	r3,r3,65535
81117f3c:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(
81117f40:	e0bffe17 	ldw	r2,-8(fp)
81117f44:	10800484 	addi	r2,r2,18
81117f48:	e0ffff17 	ldw	r3,-4(fp)
81117f4c:	18c0048b 	ldhu	r3,18(r3)
81117f50:	18ffffcc 	andi	r3,r3,65535
81117f54:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, descriptor->read_address_high);
81117f58:	e0bffe17 	ldw	r2,-8(fp)
81117f5c:	10800504 	addi	r2,r2,20
81117f60:	e0ffff17 	ldw	r3,-4(fp)
81117f64:	18c00517 	ldw	r3,20(r3)
81117f68:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, descriptor->write_address_high);
81117f6c:	e0bffe17 	ldw	r2,-8(fp)
81117f70:	10800604 	addi	r2,r2,24
81117f74:	e0ffff17 	ldw	r3,-4(fp)
81117f78:	18c00617 	ldw	r3,24(r3)
81117f7c:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(
81117f80:	e0bffe17 	ldw	r2,-8(fp)
81117f84:	10800704 	addi	r2,r2,28
81117f88:	e0ffff17 	ldw	r3,-4(fp)
81117f8c:	18c00717 	ldw	r3,28(r3)
81117f90:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->control);
    return 0;
81117f94:	0005883a 	mov	r2,zero
}
81117f98:	e037883a 	mov	sp,fp
81117f9c:	df000017 	ldw	fp,0(sp)
81117fa0:	dec00104 	addi	sp,sp,4
81117fa4:	f800283a 	ret

81117fa8 <alt_msgdma_irq>:
 * alt_msgdma_irq()
 *
 * Interrupt handler for the Modular Scatter-Gather DMA controller.
 */
static void alt_msgdma_irq(void *context)
{
81117fa8:	defff804 	addi	sp,sp,-32
81117fac:	dfc00715 	stw	ra,28(sp)
81117fb0:	df000615 	stw	fp,24(sp)
81117fb4:	df000604 	addi	fp,sp,24
81117fb8:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev *dev = (alt_msgdma_dev *) context;
81117fbc:	e0bfff17 	ldw	r2,-4(fp)
81117fc0:	e0bffa15 	stw	r2,-24(fp)
    alt_irq_context cpu_sr;
    alt_u32 temporary_control;

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
81117fc4:	e0bffa17 	ldw	r2,-24(fp)
81117fc8:	10801783 	ldbu	r2,94(r2)
81117fcc:	10803fcc 	andi	r2,r2,255
81117fd0:	10001126 	beq	r2,zero,81118018 <alt_msgdma_irq+0x70>
    {
        temporary_control = 
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
81117fd4:	e0bffa17 	ldw	r2,-24(fp)
81117fd8:	10800617 	ldw	r2,24(r2)
81117fdc:	10800037 	ldwio	r2,0(r2)

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
    {
        temporary_control = 
81117fe0:	1007883a 	mov	r3,r2
81117fe4:	00bffdc4 	movi	r2,-9
81117fe8:	1884703a 	and	r2,r3,r2
81117fec:	e0bffb15 	stw	r2,-20(fp)
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				& ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
81117ff0:	e0bffa17 	ldw	r2,-24(fp)
81117ff4:	10800617 	ldw	r2,24(r2)
81117ff8:	e0fffb17 	ldw	r3,-20(fp)
81117ffc:	10c00035 	stwio	r3,0(r2)
        		temporary_control);
        
        /* clear the IRQ status- W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base,
81118000:	e0bffa17 	ldw	r2,-24(fp)
81118004:	10800617 	ldw	r2,24(r2)
81118008:	10800404 	addi	r2,r2,16
8111800c:	00c00044 	movi	r3,1
81118010:	10c00035 	stwio	r3,0(r2)
81118014:	00001106 	br	8111805c <alt_msgdma_irq+0xb4>
        		ALT_MSGDMA_PREFETCHER_STATUS_IRQ_SET_MASK);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
81118018:	e0bffa17 	ldw	r2,-24(fp)
8111801c:	10800317 	ldw	r2,12(r2)
81118020:	10800104 	addi	r2,r2,4
81118024:	10800037 	ldwio	r2,0(r2)
81118028:	1007883a 	mov	r3,r2
8111802c:	00bffbc4 	movi	r2,-17
81118030:	1884703a 	and	r2,r3,r2
81118034:	e0bffb15 	stw	r2,-20(fp)
    			& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
81118038:	e0bffa17 	ldw	r2,-24(fp)
8111803c:	10800317 	ldw	r2,12(r2)
81118040:	10800104 	addi	r2,r2,4
81118044:	e0fffb17 	ldw	r3,-20(fp)
81118048:	10c00035 	stwio	r3,0(r2)
    	/* clear the IRQ status */
    	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
8111804c:	e0bffa17 	ldw	r2,-24(fp)
81118050:	10800317 	ldw	r2,12(r2)
81118054:	00c08004 	movi	r3,512
81118058:	10c00035 	stwio	r3,0(r2)
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
8111805c:	e0bffa17 	ldw	r2,-24(fp)
81118060:	10800b17 	ldw	r2,44(r2)
81118064:	10001226 	beq	r2,zero,811180b0 <alt_msgdma_irq+0x108>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81118068:	0005303a 	rdctl	r2,status
8111806c:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81118070:	e0fffd17 	ldw	r3,-12(fp)
81118074:	00bfff84 	movi	r2,-2
81118078:	1884703a 	and	r2,r3,r2
8111807c:	1001703a 	wrctl	status,r2
  
  return context;
81118080:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
81118084:	e0bffc15 	stw	r2,-16(fp)
        dev->callback (dev->callback_context);
81118088:	e0bffa17 	ldw	r2,-24(fp)
8111808c:	10800b17 	ldw	r2,44(r2)
81118090:	e0fffa17 	ldw	r3,-24(fp)
81118094:	18c00c17 	ldw	r3,48(r3)
81118098:	1809883a 	mov	r4,r3
8111809c:	103ee83a 	callr	r2
811180a0:	e0bffc17 	ldw	r2,-16(fp)
811180a4:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811180a8:	e0bffe17 	ldw	r2,-8(fp)
811180ac:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
811180b0:	e0bffa17 	ldw	r2,-24(fp)
811180b4:	10801783 	ldbu	r2,94(r2)
811180b8:	10803fcc 	andi	r2,r2,255
811180bc:	10000a26 	beq	r2,zero,811180e8 <alt_msgdma_irq+0x140>
    {
    	temporary_control = 
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
811180c0:	e0bffa17 	ldw	r2,-24(fp)
811180c4:	10800617 	ldw	r2,24(r2)
811180c8:	10800037 	ldwio	r2,0(r2)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
811180cc:	10800214 	ori	r2,r2,8
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
    {
    	temporary_control = 
811180d0:	e0bffb15 	stw	r2,-20(fp)
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
    	
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
811180d4:	e0bffa17 	ldw	r2,-24(fp)
811180d8:	10800617 	ldw	r2,24(r2)
811180dc:	e0fffb17 	ldw	r3,-20(fp)
811180e0:	10c00035 	stwio	r3,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    }

    return;
811180e4:	00000c06 	br	81118118 <alt_msgdma_irq+0x170>
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
811180e8:	e0bffa17 	ldw	r2,-24(fp)
811180ec:	10800317 	ldw	r2,12(r2)
811180f0:	10800104 	addi	r2,r2,4
811180f4:	10800037 	ldwio	r2,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
811180f8:	10800414 	ori	r2,r2,16
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
811180fc:	e0bffb15 	stw	r2,-20(fp)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
81118100:	e0bffa17 	ldw	r2,-24(fp)
81118104:	10800317 	ldw	r2,12(r2)
81118108:	10800104 	addi	r2,r2,4
8111810c:	e0fffb17 	ldw	r3,-20(fp)
81118110:	10c00035 	stwio	r3,0(r2)
    }

    return;
81118114:	0001883a 	nop
}
81118118:	e037883a 	mov	sp,fp
8111811c:	dfc00117 	ldw	ra,4(sp)
81118120:	df000017 	ldw	fp,0(sp)
81118124:	dec00204 	addi	sp,sp,8
81118128:	f800283a 	ret

8111812c <alt_msgdma_construct_standard_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
8111812c:	defffb04 	addi	sp,sp,-20
81118130:	df000415 	stw	fp,16(sp)
81118134:	df000404 	addi	fp,sp,16
81118138:	e13ffc15 	stw	r4,-16(fp)
8111813c:	e17ffd15 	stw	r5,-12(fp)
81118140:	e1bffe15 	stw	r6,-8(fp)
81118144:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
81118148:	e0bffc17 	ldw	r2,-16(fp)
8111814c:	10c01217 	ldw	r3,72(r2)
81118150:	e0800117 	ldw	r2,4(fp)
81118154:	18800436 	bltu	r3,r2,81118168 <alt_msgdma_construct_standard_descriptor+0x3c>
       dev->enhanced_features != 0
81118158:	e0bffc17 	ldw	r2,-16(fp)
8111815c:	10801703 	ldbu	r2,92(r2)
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
81118160:	10803fcc 	andi	r2,r2,255
81118164:	10000226 	beq	r2,zero,81118170 <alt_msgdma_construct_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
81118168:	00bffa84 	movi	r2,-22
8111816c:	00000e06 	br	811181a8 <alt_msgdma_construct_standard_descriptor+0x7c>
    }
    descriptor->read_address = read_address;
81118170:	e0bffd17 	ldw	r2,-12(fp)
81118174:	e0fffe17 	ldw	r3,-8(fp)
81118178:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
8111817c:	e0bffd17 	ldw	r2,-12(fp)
81118180:	e0ffff17 	ldw	r3,-4(fp)
81118184:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81118188:	e0bffd17 	ldw	r2,-12(fp)
8111818c:	e0c00117 	ldw	r3,4(fp)
81118190:	10c00215 	stw	r3,8(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81118194:	e0800217 	ldw	r2,8(fp)
81118198:	10e00034 	orhi	r3,r2,32768
8111819c:	e0bffd17 	ldw	r2,-12(fp)
811181a0:	10c00315 	stw	r3,12(r2)
    
    return 0;
811181a4:	0005883a 	mov	r2,zero
}
811181a8:	e037883a 	mov	sp,fp
811181ac:	df000017 	ldw	fp,0(sp)
811181b0:	dec00104 	addi	sp,sp,4
811181b4:	f800283a 	ret

811181b8 <alt_msgdma_construct_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
811181b8:	defff604 	addi	sp,sp,-40
811181bc:	df000915 	stw	fp,36(sp)
811181c0:	df000904 	addi	fp,sp,36
811181c4:	e13ff715 	stw	r4,-36(fp)
811181c8:	e17ff815 	stw	r5,-32(fp)
811181cc:	e1bff915 	stw	r6,-28(fp)
811181d0:	e1fffa15 	stw	r7,-24(fp)
811181d4:	e1800517 	ldw	r6,20(fp)
811181d8:	e1400617 	ldw	r5,24(fp)
811181dc:	e1000717 	ldw	r4,28(fp)
811181e0:	e0c00817 	ldw	r3,32(fp)
811181e4:	e0800917 	ldw	r2,36(fp)
811181e8:	e1bffb0d 	sth	r6,-20(fp)
811181ec:	e17ffc05 	stb	r5,-16(fp)
811181f0:	e13ffd05 	stb	r4,-12(fp)
811181f4:	e0fffe0d 	sth	r3,-8(fp)
811181f8:	e0bfff0d 	sth	r2,-4(fp)
    if(dev->max_byte < length ||
811181fc:	e0bff717 	ldw	r2,-36(fp)
81118200:	10c01217 	ldw	r3,72(r2)
81118204:	e0800117 	ldw	r2,4(fp)
81118208:	18801936 	bltu	r3,r2,81118270 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
8111820c:	e13ff717 	ldw	r4,-36(fp)
81118210:	20801317 	ldw	r2,76(r4)
81118214:	20c01417 	ldw	r3,80(r4)
81118218:	e13ffe0b 	ldhu	r4,-8(fp)
8111821c:	213fffcc 	andi	r4,r4,65535
81118220:	2015883a 	mov	r10,r4
81118224:	0017883a 	mov	r11,zero
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
81118228:	1ac01136 	bltu	r3,r11,81118270 <alt_msgdma_construct_extended_descriptor+0xb8>
8111822c:	58c0011e 	bne	r11,r3,81118234 <alt_msgdma_construct_extended_descriptor+0x7c>
81118230:	12800f36 	bltu	r2,r10,81118270 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
81118234:	e13ff717 	ldw	r4,-36(fp)
81118238:	20801317 	ldw	r2,76(r4)
8111823c:	20c01417 	ldw	r3,80(r4)
81118240:	e13fff0b 	ldhu	r4,-4(fp)
81118244:	213fffcc 	andi	r4,r4,65535
81118248:	2011883a 	mov	r8,r4
8111824c:	0013883a 	mov	r9,zero
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
81118250:	1a400736 	bltu	r3,r9,81118270 <alt_msgdma_construct_extended_descriptor+0xb8>
81118254:	48c0011e 	bne	r9,r3,8111825c <alt_msgdma_construct_extended_descriptor+0xa4>
81118258:	12000536 	bltu	r2,r8,81118270 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
8111825c:	e0bff717 	ldw	r2,-36(fp)
81118260:	10801703 	ldbu	r2,92(r2)
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
81118264:	10803fcc 	andi	r2,r2,255
81118268:	10800060 	cmpeqi	r2,r2,1
8111826c:	1000021e 	bne	r2,zero,81118278 <alt_msgdma_construct_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
81118270:	00bffa84 	movi	r2,-22
81118274:	00002306 	br	81118304 <alt_msgdma_construct_extended_descriptor+0x14c>
    }
    
    descriptor->read_address_low = read_address_low;
81118278:	e0bff817 	ldw	r2,-32(fp)
8111827c:	e0fff917 	ldw	r3,-28(fp)
81118280:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_low = write_address_low;
81118284:	e0bff817 	ldw	r2,-32(fp)
81118288:	e0fffa17 	ldw	r3,-24(fp)
8111828c:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81118290:	e0bff817 	ldw	r2,-32(fp)
81118294:	e0c00117 	ldw	r3,4(fp)
81118298:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
8111829c:	e0bff817 	ldw	r2,-32(fp)
811182a0:	e0fffb0b 	ldhu	r3,-20(fp)
811182a4:	10c0030d 	sth	r3,12(r2)
    descriptor->read_burst_count = read_burst_count;
811182a8:	e0bff817 	ldw	r2,-32(fp)
811182ac:	e0fffc03 	ldbu	r3,-16(fp)
811182b0:	10c00385 	stb	r3,14(r2)
    descriptor->write_burst_count = write_burst_count;
811182b4:	e0bff817 	ldw	r2,-32(fp)
811182b8:	e0fffd03 	ldbu	r3,-12(fp)
811182bc:	10c003c5 	stb	r3,15(r2)
    descriptor->read_stride = read_stride;
811182c0:	e0bff817 	ldw	r2,-32(fp)
811182c4:	e0fffe0b 	ldhu	r3,-8(fp)
811182c8:	10c0040d 	sth	r3,16(r2)
    descriptor->write_stride = write_stride;
811182cc:	e0bff817 	ldw	r2,-32(fp)
811182d0:	e0ffff0b 	ldhu	r3,-4(fp)
811182d4:	10c0048d 	sth	r3,18(r2)
    descriptor->read_address_high = read_address_high;
811182d8:	e0bff817 	ldw	r2,-32(fp)
811182dc:	e0c00317 	ldw	r3,12(fp)
811182e0:	10c00515 	stw	r3,20(r2)
    descriptor->write_address_high = write_address_high;
811182e4:	e0bff817 	ldw	r2,-32(fp)
811182e8:	e0c00417 	ldw	r3,16(fp)
811182ec:	10c00615 	stw	r3,24(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
811182f0:	e0800217 	ldw	r2,8(fp)
811182f4:	10e00034 	orhi	r3,r2,32768
811182f8:	e0bff817 	ldw	r2,-32(fp)
811182fc:	10c00715 	stw	r3,28(r2)

  return 0 ;
81118300:	0005883a 	mov	r2,zero

}
81118304:	e037883a 	mov	sp,fp
81118308:	df000017 	ldw	fp,0(sp)
8111830c:	dec00104 	addi	sp,sp,4
81118310:	f800283a 	ret

81118314 <alt_msgdma_descriptor_async_transfer>:
 */
static int alt_msgdma_descriptor_async_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
81118314:	defff004 	addi	sp,sp,-64
81118318:	dfc00f15 	stw	ra,60(sp)
8111831c:	df000e15 	stw	fp,56(sp)
81118320:	df000e04 	addi	fp,sp,56
81118324:	e13ffd15 	stw	r4,-12(fp)
81118328:	e17ffe15 	stw	r5,-8(fp)
8111832c:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control = 0;
81118330:	e03ff315 	stw	zero,-52(fp)
    alt_irq_context context = 0;
81118334:	e03ff415 	stw	zero,-48(fp)
    alt_u16 counter = 0;
81118338:	e03ff20d 	sth	zero,-56(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
8111833c:	e0bffd17 	ldw	r2,-12(fp)
81118340:	10800317 	ldw	r2,12(r2)
81118344:	10800204 	addi	r2,r2,8
81118348:	10800037 	ldwio	r2,0(r2)
	alt_msgdma_extended_descriptor *extended_desc)
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
8111834c:	10bfffcc 	andi	r2,r2,65535
81118350:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81118354:	e0bffd17 	ldw	r2,-12(fp)
81118358:	10800317 	ldw	r2,12(r2)
8111835c:	10800204 	addi	r2,r2,8
81118360:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
81118364:	1004d43a 	srli	r2,r2,16
81118368:	e0bff615 	stw	r2,-40(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
8111836c:	e0bffd17 	ldw	r2,-12(fp)
81118370:	10800917 	ldw	r2,36(r2)
81118374:	e0fff617 	ldw	r3,-40(fp)
81118378:	1880042e 	bgeu	r3,r2,8111838c <alt_msgdma_descriptor_async_transfer+0x78>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
8111837c:	e0bffd17 	ldw	r2,-12(fp)
81118380:	10800917 	ldw	r2,36(r2)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81118384:	e0fff517 	ldw	r3,-44(fp)
81118388:	18800236 	bltu	r3,r2,81118394 <alt_msgdma_descriptor_async_transfer+0x80>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
	{
		/*at least one write or read FIFO descriptor buffer is full,
		returning so that this function is non-blocking*/
		return -ENOSPC;
8111838c:	00bff904 	movi	r2,-28
81118390:	00008f06 	br	811185d0 <alt_msgdma_descriptor_async_transfer+0x2bc>
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
81118394:	00800804 	movi	r2,32
81118398:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111839c:	0005303a 	rdctl	r2,status
811183a0:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811183a4:	e0fff717 	ldw	r3,-36(fp)
811183a8:	00bfff84 	movi	r2,-2
811183ac:	1884703a 	and	r2,r3,r2
811183b0:	1001703a 	wrctl	status,r2
  
  return context;
811183b4:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
811183b8:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
811183bc:	e0bffd17 	ldw	r2,-12(fp)
811183c0:	10800317 	ldw	r2,12(r2)
811183c4:	10800104 	addi	r2,r2,4
811183c8:	e0fff317 	ldw	r3,-52(fp)
811183cc:	10c00035 	stwio	r3,0(r2)
	/*
	* Clear any (previous) status register information
	* that might occlude our error checking later.
	*/
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
811183d0:	e0bffd17 	ldw	r2,-12(fp)
811183d4:	10800317 	ldw	r2,12(r2)
811183d8:	e0fffd17 	ldw	r3,-12(fp)
811183dc:	18c00317 	ldw	r3,12(r3)
811183e0:	18c00037 	ldwio	r3,0(r3)
811183e4:	10c00035 	stwio	r3,0(r2)
811183e8:	e0bff417 	ldw	r2,-48(fp)
811183ec:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811183f0:	e0bffc17 	ldw	r2,-16(fp)
811183f4:	1001703a 	wrctl	status,r2
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
811183f8:	e0bffe17 	ldw	r2,-8(fp)
811183fc:	10001a26 	beq	r2,zero,81118468 <alt_msgdma_descriptor_async_transfer+0x154>
81118400:	e0bfff17 	ldw	r2,-4(fp)
81118404:	1000181e 	bne	r2,zero,81118468 <alt_msgdma_descriptor_async_transfer+0x154>
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81118408:	00000d06 	br	81118440 <alt_msgdma_descriptor_async_transfer+0x12c>
		dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
8111840c:	01000044 	movi	r4,1
81118410:	1119d7c0 	call	81119d7c <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81118414:	e0bff20b 	ldhu	r2,-56(fp)
81118418:	1084e230 	cmpltui	r2,r2,5000
8111841c:	1000051e 	bne	r2,zero,81118434 <alt_msgdma_descriptor_async_transfer+0x120>
            {
                alt_printf("time out after 5 msec while waiting" 
81118420:	012044b4 	movhi	r4,33042
81118424:	21310a04 	addi	r4,r4,-15320
81118428:	111a7300 	call	8111a730 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
8111842c:	00bff084 	movi	r2,-62
81118430:	00006706 	br	811185d0 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
81118434:	e0bff20b 	ldhu	r2,-56(fp)
81118438:	10800044 	addi	r2,r2,1
8111843c:	e0bff20d 	sth	r2,-56(fp)

    if (NULL != standard_desc && NULL == extended_desc)
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81118440:	e0bffd17 	ldw	r2,-12(fp)
81118444:	10c00317 	ldw	r3,12(r2)
81118448:	e0bffd17 	ldw	r2,-12(fp)
8111844c:	10800417 	ldw	r2,16(r2)
81118450:	e1bffe17 	ldw	r6,-8(fp)
81118454:	100b883a 	mov	r5,r2
81118458:	1809883a 	mov	r4,r3
8111845c:	1117de00 	call	81117de0 <alt_msgdma_write_standard_descriptor>
81118460:	103fea1e 	bne	r2,zero,8111840c <__reset+0xfb0f840c>
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
81118464:	00001f06 	br	811184e4 <alt_msgdma_descriptor_async_transfer+0x1d0>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81118468:	e0bffe17 	ldw	r2,-8(fp)
8111846c:	10001b1e 	bne	r2,zero,811184dc <alt_msgdma_descriptor_async_transfer+0x1c8>
81118470:	e0bfff17 	ldw	r2,-4(fp)
81118474:	10001926 	beq	r2,zero,811184dc <alt_msgdma_descriptor_async_transfer+0x1c8>
    {
        counter = 0; /* reset counter */
81118478:	e03ff20d 	sth	zero,-56(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8111847c:	00000d06 	br	811184b4 <alt_msgdma_descriptor_async_transfer+0x1a0>
		dev->csr_base, 
		dev->descriptor_base, 
		extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
81118480:	01000044 	movi	r4,1
81118484:	1119d7c0 	call	81119d7c <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81118488:	e0bff20b 	ldhu	r2,-56(fp)
8111848c:	1084e230 	cmpltui	r2,r2,5000
81118490:	1000051e 	bne	r2,zero,811184a8 <alt_msgdma_descriptor_async_transfer+0x194>
            {
                alt_printf("time out after 5 msec while waiting free FIFO buffer" 
81118494:	012044b4 	movhi	r4,33042
81118498:	21312004 	addi	r4,r4,-15232
8111849c:	111a7300 	call	8111a730 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
811184a0:	00bff084 	movi	r2,-62
811184a4:	00004a06 	br	811185d0 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
811184a8:	e0bff20b 	ldhu	r2,-56(fp)
811184ac:	10800044 	addi	r2,r2,1
811184b0:	e0bff20d 	sth	r2,-56(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
811184b4:	e0bffd17 	ldw	r2,-12(fp)
811184b8:	10c00317 	ldw	r3,12(r2)
811184bc:	e0bffd17 	ldw	r2,-12(fp)
811184c0:	10800417 	ldw	r2,16(r2)
811184c4:	e1bfff17 	ldw	r6,-4(fp)
811184c8:	100b883a 	mov	r5,r2
811184cc:	1809883a 	mov	r4,r3
811184d0:	1117e740 	call	81117e74 <alt_msgdma_write_extended_descriptor>
811184d4:	103fea1e 	bne	r2,zero,81118480 <__reset+0xfb0f8480>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
811184d8:	00000206 	br	811184e4 <alt_msgdma_descriptor_async_transfer+0x1d0>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
811184dc:	00bfffc4 	movi	r2,-1
811184e0:	00003b06 	br	811185d0 <alt_msgdma_descriptor_async_transfer+0x2bc>
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
811184e4:	e0bffd17 	ldw	r2,-12(fp)
811184e8:	10800b17 	ldw	r2,44(r2)
811184ec:	10001c26 	beq	r2,zero,81118560 <alt_msgdma_descriptor_async_transfer+0x24c>
    {

        control |= (dev->control |
811184f0:	e0bffd17 	ldw	r2,-12(fp)
811184f4:	10c00d17 	ldw	r3,52(r2)
811184f8:	e0bff317 	ldw	r2,-52(fp)
811184fc:	1884b03a 	or	r2,r3,r2
81118500:	10800514 	ori	r2,r2,20
81118504:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81118508:	e0fff317 	ldw	r3,-52(fp)
8111850c:	00bff7c4 	movi	r2,-33
81118510:	1884703a 	and	r2,r3,r2
81118514:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81118518:	0005303a 	rdctl	r2,status
8111851c:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81118520:	e0fffa17 	ldw	r3,-24(fp)
81118524:	00bfff84 	movi	r2,-2
81118528:	1884703a 	and	r2,r3,r2
8111852c:	1001703a 	wrctl	status,r2
  
  return context;
81118530:	e0bffa17 	ldw	r2,-24(fp)
    /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
81118534:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81118538:	e0bffd17 	ldw	r2,-12(fp)
8111853c:	10800317 	ldw	r2,12(r2)
81118540:	10800104 	addi	r2,r2,4
81118544:	e0fff317 	ldw	r3,-52(fp)
81118548:	10c00035 	stwio	r3,0(r2)
8111854c:	e0bff417 	ldw	r2,-48(fp)
81118550:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81118554:	e0bff817 	ldw	r2,-32(fp)
81118558:	1001703a 	wrctl	status,r2
8111855c:	00001b06 	br	811185cc <alt_msgdma_descriptor_async_transfer+0x2b8>
    *   - Stop on an error with any particular descriptor
    *   - Disable interrupt generation
    */
    else
    {
        control |= (dev->control |
81118560:	e0bffd17 	ldw	r2,-12(fp)
81118564:	10c00d17 	ldw	r3,52(r2)
81118568:	e0bff317 	ldw	r2,-52(fp)
8111856c:	1884b03a 	or	r2,r3,r2
81118570:	10800114 	ori	r2,r2,4
81118574:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
81118578:	e0fff317 	ldw	r3,-52(fp)
8111857c:	00bff3c4 	movi	r2,-49
81118580:	1884703a 	and	r2,r3,r2
81118584:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81118588:	0005303a 	rdctl	r2,status
8111858c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81118590:	e0fffb17 	ldw	r3,-20(fp)
81118594:	00bfff84 	movi	r2,-2
81118598:	1884703a 	and	r2,r3,r2
8111859c:	1001703a 	wrctl	status,r2
  
  return context;
811185a0:	e0bffb17 	ldw	r2,-20(fp)
                   (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all();
811185a4:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
811185a8:	e0bffd17 	ldw	r2,-12(fp)
811185ac:	10800317 	ldw	r2,12(r2)
811185b0:	10800104 	addi	r2,r2,4
811185b4:	e0fff317 	ldw	r3,-52(fp)
811185b8:	10c00035 	stwio	r3,0(r2)
811185bc:	e0bff417 	ldw	r2,-48(fp)
811185c0:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811185c4:	e0bff917 	ldw	r2,-28(fp)
811185c8:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
     * semaphore so that other threads can access the registers.
     */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
811185cc:	0005883a 	mov	r2,zero
}
811185d0:	e037883a 	mov	sp,fp
811185d4:	dfc00117 	ldw	ra,4(sp)
811185d8:	df000017 	ldw	fp,0(sp)
811185dc:	dec00204 	addi	sp,sp,8
811185e0:	f800283a 	ret

811185e4 <alt_msgdma_descriptor_sync_transfer>:
 */
static int alt_msgdma_descriptor_sync_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
811185e4:	defff004 	addi	sp,sp,-64
811185e8:	dfc00f15 	stw	ra,60(sp)
811185ec:	df000e15 	stw	fp,56(sp)
811185f0:	df000e04 	addi	fp,sp,56
811185f4:	e13ffd15 	stw	r4,-12(fp)
811185f8:	e17ffe15 	stw	r5,-8(fp)
811185fc:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control=0;
81118600:	e03ff615 	stw	zero,-40(fp)
    alt_irq_context context=0;
81118604:	e03ff715 	stw	zero,-36(fp)
    alt_u32 csr_status = 0;
81118608:	e03ff215 	stw	zero,-56(fp)
    alt_u16 counter = 0;
8111860c:	e03ff30d 	sth	zero,-52(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81118610:	e0bffd17 	ldw	r2,-12(fp)
81118614:	10800317 	ldw	r2,12(r2)
81118618:	10800204 	addi	r2,r2,8
8111861c:	10800037 	ldwio	r2,0(r2)
{
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
81118620:	10bfffcc 	andi	r2,r2,65535
81118624:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81118628:	e0bffd17 	ldw	r2,-12(fp)
8111862c:	10800317 	ldw	r2,12(r2)
81118630:	10800204 	addi	r2,r2,8
81118634:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
81118638:	1004d43a 	srli	r2,r2,16
8111863c:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
    alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK | 
81118640:	00807804 	movi	r2,480
81118644:	e0bff815 	stw	r2,-32(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81118648:	00001906 	br	811186b0 <alt_msgdma_descriptor_sync_transfer+0xcc>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
8111864c:	01000044 	movi	r4,1
81118650:	1119d7c0 	call	81119d7c <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81118654:	e0bff30b 	ldhu	r2,-52(fp)
81118658:	1084e230 	cmpltui	r2,r2,5000
8111865c:	1000051e 	bne	r2,zero,81118674 <alt_msgdma_descriptor_sync_transfer+0x90>
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
81118660:	012044b4 	movhi	r4,33042
81118664:	21313604 	addi	r4,r4,-15144
81118668:	111a7300 	call	8111a730 <alt_printf>
				" for storing descriptor\n");
            return -ETIME;
8111866c:	00bff084 	movi	r2,-62
81118670:	0000b506 	br	81118948 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;  
81118674:	e0bff30b 	ldhu	r2,-52(fp)
81118678:	10800044 	addi	r2,r2,1
8111867c:	e0bff30d 	sth	r2,-52(fp)
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81118680:	e0bffd17 	ldw	r2,-12(fp)
81118684:	10800317 	ldw	r2,12(r2)
81118688:	10800204 	addi	r2,r2,8
8111868c:	10800037 	ldwio	r2,0(r2)
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
				" for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
81118690:	10bfffcc 	andi	r2,r2,65535
81118694:	e0bff415 	stw	r2,-48(fp)
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81118698:	e0bffd17 	ldw	r2,-12(fp)
8111869c:	10800317 	ldw	r2,12(r2)
811186a0:	10800204 	addi	r2,r2,8
811186a4:	10800037 	ldwio	r2,0(r2)
        counter++;  
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
811186a8:	1004d43a 	srli	r2,r2,16
811186ac:	e0bff515 	stw	r2,-44(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
811186b0:	e0bffd17 	ldw	r2,-12(fp)
811186b4:	10800917 	ldw	r2,36(r2)
811186b8:	e0fff517 	ldw	r3,-44(fp)
811186bc:	18bfe32e 	bgeu	r3,r2,8111864c <__reset+0xfb0f864c>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
811186c0:	e0bffd17 	ldw	r2,-12(fp)
811186c4:	10800917 	ldw	r2,36(r2)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
811186c8:	e0fff417 	ldw	r3,-48(fp)
811186cc:	18bfdf2e 	bgeu	r3,r2,8111864c <__reset+0xfb0f864c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811186d0:	0005303a 	rdctl	r2,status
811186d4:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811186d8:	e0fffc17 	ldw	r3,-16(fp)
811186dc:	00bfff84 	movi	r2,-2
811186e0:	1884703a 	and	r2,r3,r2
811186e4:	1001703a 	wrctl	status,r2
  
  return context;
811186e8:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
811186ec:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
811186f0:	e0bffd17 	ldw	r2,-12(fp)
811186f4:	10800317 	ldw	r2,12(r2)
811186f8:	10800104 	addi	r2,r2,4
811186fc:	00c00804 	movi	r3,32
81118700:	10c00035 	stwio	r3,0(r2)
        ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
81118704:	e0bffd17 	ldw	r2,-12(fp)
81118708:	10800317 	ldw	r2,12(r2)
8111870c:	e0fffd17 	ldw	r3,-12(fp)
81118710:	18c00317 	ldw	r3,12(r3)
81118714:	18c00037 	ldwio	r3,0(r3)
81118718:	10c00035 	stwio	r3,0(r2)
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
8111871c:	e0bffe17 	ldw	r2,-8(fp)
81118720:	10001b26 	beq	r2,zero,81118790 <alt_msgdma_descriptor_sync_transfer+0x1ac>
81118724:	e0bfff17 	ldw	r2,-4(fp)
81118728:	1000191e 	bne	r2,zero,81118790 <alt_msgdma_descriptor_sync_transfer+0x1ac>
    {
        counter = 0; /* reset counter */
8111872c:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81118730:	00000d06 	br	81118768 <alt_msgdma_descriptor_sync_transfer+0x184>
			dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
81118734:	01000044 	movi	r4,1
81118738:	1119d7c0 	call	81119d7c <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8111873c:	e0bff30b 	ldhu	r2,-52(fp)
81118740:	1084e230 	cmpltui	r2,r2,5000
81118744:	1000051e 	bne	r2,zero,8111875c <alt_msgdma_descriptor_sync_transfer+0x178>
            {
                alt_printf("time out after 5 msec while writing standard" 
81118748:	012044b4 	movhi	r4,33042
8111874c:	21314a04 	addi	r4,r4,-15064
81118750:	111a7300 	call	8111a730 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
81118754:	00bff084 	movi	r2,-62
81118758:	00007b06 	br	81118948 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;    
8111875c:	e0bff30b 	ldhu	r2,-52(fp)
81118760:	10800044 	addi	r2,r2,1
81118764:	e0bff30d 	sth	r2,-52(fp)
    if (NULL != standard_desc && NULL == extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81118768:	e0bffd17 	ldw	r2,-12(fp)
8111876c:	10c00317 	ldw	r3,12(r2)
81118770:	e0bffd17 	ldw	r2,-12(fp)
81118774:	10800417 	ldw	r2,16(r2)
81118778:	e1bffe17 	ldw	r6,-8(fp)
8111877c:	100b883a 	mov	r5,r2
81118780:	1809883a 	mov	r4,r3
81118784:	1117de00 	call	81117de0 <alt_msgdma_write_standard_descriptor>
81118788:	103fea1e 	bne	r2,zero,81118734 <__reset+0xfb0f8734>
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
8111878c:	00001f06 	br	8111880c <alt_msgdma_descriptor_sync_transfer+0x228>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81118790:	e0bffe17 	ldw	r2,-8(fp)
81118794:	10001b1e 	bne	r2,zero,81118804 <alt_msgdma_descriptor_sync_transfer+0x220>
81118798:	e0bfff17 	ldw	r2,-4(fp)
8111879c:	10001926 	beq	r2,zero,81118804 <alt_msgdma_descriptor_sync_transfer+0x220>
    {
        counter = 0; /* reset counter */
811187a0:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
811187a4:	00000d06 	br	811187dc <alt_msgdma_descriptor_sync_transfer+0x1f8>
			dev->csr_base, dev->descriptor_base, extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
811187a8:	01000044 	movi	r4,1
811187ac:	1119d7c0 	call	81119d7c <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
811187b0:	e0bff30b 	ldhu	r2,-52(fp)
811187b4:	1084e230 	cmpltui	r2,r2,5000
811187b8:	1000051e 	bne	r2,zero,811187d0 <alt_msgdma_descriptor_sync_transfer+0x1ec>
            {
                alt_printf("time out after 5 msec while writing extended" 
811187bc:	012044b4 	movhi	r4,33042
811187c0:	21315b04 	addi	r4,r4,-14996
811187c4:	111a7300 	call	8111a730 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
811187c8:	00bff084 	movi	r2,-62
811187cc:	00005e06 	br	81118948 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;
811187d0:	e0bff30b 	ldhu	r2,-52(fp)
811187d4:	10800044 	addi	r2,r2,1
811187d8:	e0bff30d 	sth	r2,-52(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
811187dc:	e0bffd17 	ldw	r2,-12(fp)
811187e0:	10c00317 	ldw	r3,12(r2)
811187e4:	e0bffd17 	ldw	r2,-12(fp)
811187e8:	10800417 	ldw	r2,16(r2)
811187ec:	e1bfff17 	ldw	r6,-4(fp)
811187f0:	100b883a 	mov	r5,r2
811187f4:	1809883a 	mov	r4,r3
811187f8:	1117e740 	call	81117e74 <alt_msgdma_write_extended_descriptor>
811187fc:	103fea1e 	bne	r2,zero,811187a8 <__reset+0xfb0f87a8>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81118800:	00000206 	br	8111880c <alt_msgdma_descriptor_sync_transfer+0x228>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
81118804:	00bfffc4 	movi	r2,-1
81118808:	00004f06 	br	81118948 <alt_msgdma_descriptor_sync_transfer+0x364>
    * Set up msgdma controller to:
    * - Disable interrupt generation
    * - Run once a valid descriptor is written to controller
    * - Stop on an error with any particular descriptor
    */
     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
8111880c:	e0bffd17 	ldw	r2,-12(fp)
81118810:	10800317 	ldw	r2,12(r2)
81118814:	10800104 	addi	r2,r2,4
81118818:	e0fffd17 	ldw	r3,-12(fp)
8111881c:	19000d17 	ldw	r4,52(r3)
81118820:	00fff2c4 	movi	r3,-53
81118824:	20c6703a 	and	r3,r4,r3
81118828:	18c00114 	ori	r3,r3,4
8111882c:	10c00035 	stwio	r3,0(r2)
81118830:	e0bff717 	ldw	r2,-36(fp)
81118834:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81118838:	e0bff917 	ldw	r2,-28(fp)
8111883c:	1001703a 	wrctl	status,r2
		(~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
		(~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK)) ;
	 
	alt_irq_enable_all(context);
     
    counter = 0; /* reset counter */ 
81118840:	e03ff30d 	sth	zero,-52(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
81118844:	e0bffd17 	ldw	r2,-12(fp)
81118848:	10800317 	ldw	r2,12(r2)
8111884c:	10800037 	ldwio	r2,0(r2)
81118850:	e0bff215 	stw	r2,-56(fp)
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
81118854:	00001106 	br	8111889c <alt_msgdma_descriptor_sync_transfer+0x2b8>
    {
        alt_busy_sleep(1); /* delay 1us */
81118858:	01000044 	movi	r4,1
8111885c:	1119d7c0 	call	81119d7c <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81118860:	e0bff30b 	ldhu	r2,-52(fp)
81118864:	1084e230 	cmpltui	r2,r2,5000
81118868:	1000051e 	bne	r2,zero,81118880 <alt_msgdma_descriptor_sync_transfer+0x29c>
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
8111886c:	012044b4 	movhi	r4,33042
81118870:	21316c04 	addi	r4,r4,-14928
81118874:	111a7300 	call	8111a730 <alt_printf>
			* Now that access to the registers is complete, release the registers
			* semaphore so that other threads can access the registers.
			*/
			ALT_SEM_POST (dev->regs_lock);
			
            return -ETIME;
81118878:	00bff084 	movi	r2,-62
8111887c:	00003206 	br	81118948 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;
81118880:	e0bff30b 	ldhu	r2,-52(fp)
81118884:	10800044 	addi	r2,r2,1
81118888:	e0bff30d 	sth	r2,-52(fp)
        csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
8111888c:	e0bffd17 	ldw	r2,-12(fp)
81118890:	10800317 	ldw	r2,12(r2)
81118894:	10800037 	ldwio	r2,0(r2)
81118898:	e0bff215 	stw	r2,-56(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
8111889c:	e0fff217 	ldw	r3,-56(fp)
811188a0:	e0bff817 	ldw	r2,-32(fp)
811188a4:	1884703a 	and	r2,r3,r2
811188a8:	1000031e 	bne	r2,zero,811188b8 <alt_msgdma_descriptor_sync_transfer+0x2d4>
811188ac:	e0bff217 	ldw	r2,-56(fp)
811188b0:	1080004c 	andi	r2,r2,1
811188b4:	103fe81e 	bne	r2,zero,81118858 <__reset+0xfb0f8858>
    }
    

    /*Errors or conditions causing the dispatcher stopping issuing read/write 
      commands to masters*/
    if(0 != (csr_status & error))
811188b8:	e0fff217 	ldw	r3,-56(fp)
811188bc:	e0bff817 	ldw	r2,-32(fp)
811188c0:	1884703a 	and	r2,r3,r2
811188c4:	10000226 	beq	r2,zero,811188d0 <alt_msgdma_descriptor_sync_transfer+0x2ec>
		* Now that access to the registers is complete, release the registers
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        return error;
811188c8:	e0bff817 	ldw	r2,-32(fp)
811188cc:	00001e06 	br	81118948 <alt_msgdma_descriptor_sync_transfer+0x364>
    }

    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) | 
811188d0:	e0bffd17 	ldw	r2,-12(fp)
811188d4:	10800317 	ldw	r2,12(r2)
811188d8:	10800104 	addi	r2,r2,4
811188dc:	10800037 	ldwio	r2,0(r2)
811188e0:	10800814 	ori	r2,r2,32
811188e4:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811188e8:	0005303a 	rdctl	r2,status
811188ec:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811188f0:	e0fffa17 	ldw	r3,-24(fp)
811188f4:	00bfff84 	movi	r2,-2
811188f8:	1884703a 	and	r2,r3,r2
811188fc:	1001703a 	wrctl	status,r2
  
  return context;
81118900:	e0bffa17 	ldw	r2,-24(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();  
81118904:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81118908:	e0bffd17 	ldw	r2,-12(fp)
8111890c:	10800317 	ldw	r2,12(r2)
81118910:	10800104 	addi	r2,r2,4
81118914:	e0fff617 	ldw	r3,-40(fp)
81118918:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
8111891c:	e0bffd17 	ldw	r2,-12(fp)
81118920:	10800317 	ldw	r2,12(r2)
81118924:	e0fffd17 	ldw	r3,-12(fp)
81118928:	18c00317 	ldw	r3,12(r3)
8111892c:	18c00037 	ldwio	r3,0(r3)
81118930:	10c00035 	stwio	r3,0(r2)
81118934:	e0bff717 	ldw	r2,-36(fp)
81118938:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111893c:	e0bffb17 	ldw	r2,-20(fp)
81118940:	1001703a 	wrctl	status,r2
	* Now that access to the registers is complete, release the registers
	* semaphore so that other threads can access the registers.
	*/
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
81118944:	0005883a 	mov	r2,zero

}
81118948:	e037883a 	mov	sp,fp
8111894c:	dfc00117 	ldw	ra,4(sp)
81118950:	df000017 	ldw	fp,0(sp)
81118954:	dec00204 	addi	sp,sp,8
81118958:	f800283a 	ret

8111895c <alt_msgdma_construct_standard_st_to_mm_descriptor>:
 */
int alt_msgdma_construct_standard_st_to_mm_descriptor (
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *write_address, alt_u32 length, alt_u32 control)
{
8111895c:	defff804 	addi	sp,sp,-32
81118960:	dfc00715 	stw	ra,28(sp)
81118964:	df000615 	stw	fp,24(sp)
81118968:	df000604 	addi	fp,sp,24
8111896c:	e13ffc15 	stw	r4,-16(fp)
81118970:	e17ffd15 	stw	r5,-12(fp)
81118974:	e1bffe15 	stw	r6,-8(fp)
81118978:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, NULL, 
8111897c:	e0800217 	ldw	r2,8(fp)
81118980:	d8800115 	stw	r2,4(sp)
81118984:	e0bfff17 	ldw	r2,-4(fp)
81118988:	d8800015 	stw	r2,0(sp)
8111898c:	e1fffe17 	ldw	r7,-8(fp)
81118990:	000d883a 	mov	r6,zero
81118994:	e17ffd17 	ldw	r5,-12(fp)
81118998:	e13ffc17 	ldw	r4,-16(fp)
8111899c:	111812c0 	call	8111812c <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
811189a0:	e037883a 	mov	sp,fp
811189a4:	dfc00117 	ldw	ra,4(sp)
811189a8:	df000017 	ldw	fp,0(sp)
811189ac:	dec00204 	addi	sp,sp,8
811189b0:	f800283a 	ret

811189b4 <alt_msgdma_construct_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address,
	alt_u32 length,
	alt_u32 control)
{
811189b4:	defff804 	addi	sp,sp,-32
811189b8:	dfc00715 	stw	ra,28(sp)
811189bc:	df000615 	stw	fp,24(sp)
811189c0:	df000604 	addi	fp,sp,24
811189c4:	e13ffc15 	stw	r4,-16(fp)
811189c8:	e17ffd15 	stw	r5,-12(fp)
811189cc:	e1bffe15 	stw	r6,-8(fp)
811189d0:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
811189d4:	e0800217 	ldw	r2,8(fp)
811189d8:	d8800115 	stw	r2,4(sp)
811189dc:	e0bfff17 	ldw	r2,-4(fp)
811189e0:	d8800015 	stw	r2,0(sp)
811189e4:	000f883a 	mov	r7,zero
811189e8:	e1bffe17 	ldw	r6,-8(fp)
811189ec:	e17ffd17 	ldw	r5,-12(fp)
811189f0:	e13ffc17 	ldw	r4,-16(fp)
811189f4:	111812c0 	call	8111812c <alt_msgdma_construct_standard_descriptor>
            NULL, length, control);

}
811189f8:	e037883a 	mov	sp,fp
811189fc:	dfc00117 	ldw	ra,4(sp)
81118a00:	df000017 	ldw	fp,0(sp)
81118a04:	dec00204 	addi	sp,sp,8
81118a08:	f800283a 	ret

81118a0c <alt_msgdma_construct_standard_mm_to_mm_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
81118a0c:	defff804 	addi	sp,sp,-32
81118a10:	dfc00715 	stw	ra,28(sp)
81118a14:	df000615 	stw	fp,24(sp)
81118a18:	df000604 	addi	fp,sp,24
81118a1c:	e13ffc15 	stw	r4,-16(fp)
81118a20:	e17ffd15 	stw	r5,-12(fp)
81118a24:	e1bffe15 	stw	r6,-8(fp)
81118a28:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
81118a2c:	e0800317 	ldw	r2,12(fp)
81118a30:	d8800115 	stw	r2,4(sp)
81118a34:	e0800217 	ldw	r2,8(fp)
81118a38:	d8800015 	stw	r2,0(sp)
81118a3c:	e1ffff17 	ldw	r7,-4(fp)
81118a40:	e1bffe17 	ldw	r6,-8(fp)
81118a44:	e17ffd17 	ldw	r5,-12(fp)
81118a48:	e13ffc17 	ldw	r4,-16(fp)
81118a4c:	111812c0 	call	8111812c <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
81118a50:	e037883a 	mov	sp,fp
81118a54:	dfc00117 	ldw	ra,4(sp)
81118a58:	df000017 	ldw	fp,0(sp)
81118a5c:	dec00204 	addi	sp,sp,8
81118a60:	f800283a 	ret

81118a64 <alt_msgdma_construct_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 write_burst_count, 
	alt_u16 write_stride)
{
81118a64:	deffee04 	addi	sp,sp,-72
81118a68:	dfc01115 	stw	ra,68(sp)
81118a6c:	df001015 	stw	fp,64(sp)
81118a70:	df001004 	addi	fp,sp,64
81118a74:	e13ff915 	stw	r4,-28(fp)
81118a78:	e17ffa15 	stw	r5,-24(fp)
81118a7c:	e1bffb15 	stw	r6,-20(fp)
81118a80:	e1fffc15 	stw	r7,-16(fp)
81118a84:	e1000317 	ldw	r4,12(fp)
81118a88:	e0c00417 	ldw	r3,16(fp)
81118a8c:	e0800517 	ldw	r2,20(fp)
81118a90:	e13ffd0d 	sth	r4,-12(fp)
81118a94:	e0fffe05 	stb	r3,-8(fp)
81118a98:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
81118a9c:	e0bffd0b 	ldhu	r2,-12(fp)
81118aa0:	e0fffe03 	ldbu	r3,-8(fp)
81118aa4:	e13fff0b 	ldhu	r4,-4(fp)
81118aa8:	d9000815 	stw	r4,32(sp)
81118aac:	d8000715 	stw	zero,28(sp)
81118ab0:	d8c00615 	stw	r3,24(sp)
81118ab4:	d8000515 	stw	zero,20(sp)
81118ab8:	d8800415 	stw	r2,16(sp)
81118abc:	d8000315 	stw	zero,12(sp)
81118ac0:	d8000215 	stw	zero,8(sp)
81118ac4:	e0800217 	ldw	r2,8(fp)
81118ac8:	d8800115 	stw	r2,4(sp)
81118acc:	e0bffc17 	ldw	r2,-16(fp)
81118ad0:	d8800015 	stw	r2,0(sp)
81118ad4:	e1fffb17 	ldw	r7,-20(fp)
81118ad8:	000d883a 	mov	r6,zero
81118adc:	e17ffa17 	ldw	r5,-24(fp)
81118ae0:	e13ff917 	ldw	r4,-28(fp)
81118ae4:	11181b80 	call	811181b8 <alt_msgdma_construct_extended_descriptor>
            NULL, write_address, length, control, NULL, NULL, sequence_number, 0,
            write_burst_count, 0, write_stride);
}
81118ae8:	e037883a 	mov	sp,fp
81118aec:	dfc00117 	ldw	ra,4(sp)
81118af0:	df000017 	ldw	fp,0(sp)
81118af4:	dec00204 	addi	sp,sp,8
81118af8:	f800283a 	ret

81118afc <alt_msgdma_construct_extended_mm_to_st_descriptor>:
	alt_u32 length,
	alt_u32 control,
	alt_u16 sequence_number,
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
81118afc:	deffee04 	addi	sp,sp,-72
81118b00:	dfc01115 	stw	ra,68(sp)
81118b04:	df001015 	stw	fp,64(sp)
81118b08:	df001004 	addi	fp,sp,64
81118b0c:	e13ff915 	stw	r4,-28(fp)
81118b10:	e17ffa15 	stw	r5,-24(fp)
81118b14:	e1bffb15 	stw	r6,-20(fp)
81118b18:	e1fffc15 	stw	r7,-16(fp)
81118b1c:	e1000317 	ldw	r4,12(fp)
81118b20:	e0c00417 	ldw	r3,16(fp)
81118b24:	e0800517 	ldw	r2,20(fp)
81118b28:	e13ffd0d 	sth	r4,-12(fp)
81118b2c:	e0fffe05 	stb	r3,-8(fp)
81118b30:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, read_address, 
81118b34:	e0bffd0b 	ldhu	r2,-12(fp)
81118b38:	e0fffe03 	ldbu	r3,-8(fp)
81118b3c:	e13fff0b 	ldhu	r4,-4(fp)
81118b40:	d8000815 	stw	zero,32(sp)
81118b44:	d9000715 	stw	r4,28(sp)
81118b48:	d8000615 	stw	zero,24(sp)
81118b4c:	d8c00515 	stw	r3,20(sp)
81118b50:	d8800415 	stw	r2,16(sp)
81118b54:	d8000315 	stw	zero,12(sp)
81118b58:	d8000215 	stw	zero,8(sp)
81118b5c:	e0800217 	ldw	r2,8(fp)
81118b60:	d8800115 	stw	r2,4(sp)
81118b64:	e0bffc17 	ldw	r2,-16(fp)
81118b68:	d8800015 	stw	r2,0(sp)
81118b6c:	000f883a 	mov	r7,zero
81118b70:	e1bffb17 	ldw	r6,-20(fp)
81118b74:	e17ffa17 	ldw	r5,-24(fp)
81118b78:	e13ff917 	ldw	r4,-28(fp)
81118b7c:	11181b80 	call	811181b8 <alt_msgdma_construct_extended_descriptor>
            NULL, length, control, NULL, NULL, sequence_number, read_burst_count, 0,
            read_stride, 0);

}
81118b80:	e037883a 	mov	sp,fp
81118b84:	dfc00117 	ldw	ra,4(sp)
81118b88:	df000017 	ldw	fp,0(sp)
81118b8c:	dec00204 	addi	sp,sp,8
81118b90:	f800283a 	ret

81118b94 <alt_msgdma_construct_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
81118b94:	deffec04 	addi	sp,sp,-80
81118b98:	dfc01315 	stw	ra,76(sp)
81118b9c:	df001215 	stw	fp,72(sp)
81118ba0:	df001204 	addi	fp,sp,72
81118ba4:	e13ff715 	stw	r4,-36(fp)
81118ba8:	e17ff815 	stw	r5,-32(fp)
81118bac:	e1bff915 	stw	r6,-28(fp)
81118bb0:	e1fffa15 	stw	r7,-24(fp)
81118bb4:	e1800617 	ldw	r6,24(fp)
81118bb8:	e1400717 	ldw	r5,28(fp)
81118bbc:	e1000817 	ldw	r4,32(fp)
81118bc0:	e0c00917 	ldw	r3,36(fp)
81118bc4:	e0800a17 	ldw	r2,40(fp)
81118bc8:	e1bffb0d 	sth	r6,-20(fp)
81118bcc:	e17ffc05 	stb	r5,-16(fp)
81118bd0:	e13ffd05 	stb	r4,-12(fp)
81118bd4:	e0fffe0d 	sth	r3,-8(fp)
81118bd8:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
81118bdc:	e0bffb0b 	ldhu	r2,-20(fp)
81118be0:	e0fffc03 	ldbu	r3,-16(fp)
81118be4:	e13ffd03 	ldbu	r4,-12(fp)
81118be8:	e17ffe0b 	ldhu	r5,-8(fp)
81118bec:	e1bfff0b 	ldhu	r6,-4(fp)
81118bf0:	d9800815 	stw	r6,32(sp)
81118bf4:	d9400715 	stw	r5,28(sp)
81118bf8:	d9000615 	stw	r4,24(sp)
81118bfc:	d8c00515 	stw	r3,20(sp)
81118c00:	d8800415 	stw	r2,16(sp)
81118c04:	e0800517 	ldw	r2,20(fp)
81118c08:	d8800315 	stw	r2,12(sp)
81118c0c:	e0800417 	ldw	r2,16(fp)
81118c10:	d8800215 	stw	r2,8(sp)
81118c14:	e0800317 	ldw	r2,12(fp)
81118c18:	d8800115 	stw	r2,4(sp)
81118c1c:	e0800217 	ldw	r2,8(fp)
81118c20:	d8800015 	stw	r2,0(sp)
81118c24:	e1fffa17 	ldw	r7,-24(fp)
81118c28:	e1bff917 	ldw	r6,-28(fp)
81118c2c:	e17ff817 	ldw	r5,-32(fp)
81118c30:	e13ff717 	ldw	r4,-36(fp)
81118c34:	11181b80 	call	811181b8 <alt_msgdma_construct_extended_descriptor>
    		read_address_low, write_address_low, length, control, read_address_high, write_address_high, sequence_number,
            read_burst_count, write_burst_count, read_stride, write_stride);

}
81118c38:	e037883a 	mov	sp,fp
81118c3c:	dfc00117 	ldw	ra,4(sp)
81118c40:	df000017 	ldw	fp,0(sp)
81118c44:	dec00204 	addi	sp,sp,8
81118c48:	f800283a 	ret

81118c4c <alt_msgdma_construct_prefetcher_standard_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
81118c4c:	defffb04 	addi	sp,sp,-20
81118c50:	df000415 	stw	fp,16(sp)
81118c54:	df000404 	addi	fp,sp,16
81118c58:	e13ffc15 	stw	r4,-16(fp)
81118c5c:	e17ffd15 	stw	r5,-12(fp)
81118c60:	e1bffe15 	stw	r6,-8(fp)
81118c64:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
81118c68:	e0bffc17 	ldw	r2,-16(fp)
81118c6c:	10c01217 	ldw	r3,72(r2)
81118c70:	e0800117 	ldw	r2,4(fp)
81118c74:	18800436 	bltu	r3,r2,81118c88 <alt_msgdma_construct_prefetcher_standard_descriptor+0x3c>
       dev->enhanced_features != 0
81118c78:	e0bffc17 	ldw	r2,-16(fp)
81118c7c:	10801703 	ldbu	r2,92(r2)
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
81118c80:	10803fcc 	andi	r2,r2,255
81118c84:	10000226 	beq	r2,zero,81118c90 <alt_msgdma_construct_prefetcher_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
81118c88:	00bffa84 	movi	r2,-22
81118c8c:	00001406 	br	81118ce0 <alt_msgdma_construct_prefetcher_standard_descriptor+0x94>
    }
    descriptor->read_address = read_address;
81118c90:	e0bffd17 	ldw	r2,-12(fp)
81118c94:	e0fffe17 	ldw	r3,-8(fp)
81118c98:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
81118c9c:	e0bffd17 	ldw	r2,-12(fp)
81118ca0:	e0ffff17 	ldw	r3,-4(fp)
81118ca4:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81118ca8:	e0bffd17 	ldw	r2,-12(fp)
81118cac:	e0c00117 	ldw	r3,4(fp)
81118cb0:	10c00215 	stw	r3,8(r2)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
81118cb4:	e0fffd17 	ldw	r3,-12(fp)
81118cb8:	e0bffd17 	ldw	r2,-12(fp)
81118cbc:	10c00315 	stw	r3,12(r2)
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81118cc0:	e0c00217 	ldw	r3,8(fp)
81118cc4:	00900034 	movhi	r2,16384
81118cc8:	10bfffc4 	addi	r2,r2,-1
81118ccc:	1884703a 	and	r2,r3,r2
81118cd0:	10e00034 	orhi	r3,r2,32768
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
81118cd4:	e0bffd17 	ldw	r2,-12(fp)
81118cd8:	10c00715 	stw	r3,28(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
81118cdc:	0005883a 	mov	r2,zero
}
81118ce0:	e037883a 	mov	sp,fp
81118ce4:	df000017 	ldw	fp,0(sp)
81118ce8:	dec00104 	addi	sp,sp,4
81118cec:	f800283a 	ret

81118cf0 <alt_msgdma_construct_prefetcher_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
81118cf0:	defff404 	addi	sp,sp,-48
81118cf4:	df000b15 	stw	fp,44(sp)
81118cf8:	df000b04 	addi	fp,sp,44
81118cfc:	e13ff715 	stw	r4,-36(fp)
81118d00:	e17ff815 	stw	r5,-32(fp)
81118d04:	e1bff915 	stw	r6,-28(fp)
81118d08:	e1fffa15 	stw	r7,-24(fp)
81118d0c:	e1800517 	ldw	r6,20(fp)
81118d10:	e1400617 	ldw	r5,24(fp)
81118d14:	e1000717 	ldw	r4,28(fp)
81118d18:	e0c00817 	ldw	r3,32(fp)
81118d1c:	e0800917 	ldw	r2,36(fp)
81118d20:	e1bffb0d 	sth	r6,-20(fp)
81118d24:	e17ffc05 	stb	r5,-16(fp)
81118d28:	e13ffd05 	stb	r4,-12(fp)
81118d2c:	e0fffe0d 	sth	r3,-8(fp)
81118d30:	e0bfff0d 	sth	r2,-4(fp)
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
81118d34:	e0bff717 	ldw	r2,-36(fp)
81118d38:	10c01217 	ldw	r3,72(r2)
81118d3c:	e0800317 	ldw	r2,12(fp)
81118d40:	18801936 	bltu	r3,r2,81118da8 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
81118d44:	e13ff717 	ldw	r4,-36(fp)
81118d48:	20801317 	ldw	r2,76(r4)
81118d4c:	20c01417 	ldw	r3,80(r4)
81118d50:	e13ffe0b 	ldhu	r4,-8(fp)
81118d54:	213fffcc 	andi	r4,r4,65535
81118d58:	2015883a 	mov	r10,r4
81118d5c:	0017883a 	mov	r11,zero
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
81118d60:	1ac01136 	bltu	r3,r11,81118da8 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
81118d64:	58c0011e 	bne	r11,r3,81118d6c <alt_msgdma_construct_prefetcher_extended_descriptor+0x7c>
81118d68:	12800f36 	bltu	r2,r10,81118da8 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
81118d6c:	e13ff717 	ldw	r4,-36(fp)
81118d70:	20801317 	ldw	r2,76(r4)
81118d74:	20c01417 	ldw	r3,80(r4)
81118d78:	e13fff0b 	ldhu	r4,-4(fp)
81118d7c:	213fffcc 	andi	r4,r4,65535
81118d80:	2011883a 	mov	r8,r4
81118d84:	0013883a 	mov	r9,zero
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
81118d88:	1a400736 	bltu	r3,r9,81118da8 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
81118d8c:	48c0011e 	bne	r9,r3,81118d94 <alt_msgdma_construct_prefetcher_extended_descriptor+0xa4>
81118d90:	12000536 	bltu	r2,r8,81118da8 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
81118d94:	e0bff717 	ldw	r2,-36(fp)
81118d98:	10801703 	ldbu	r2,92(r2)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
81118d9c:	10803fcc 	andi	r2,r2,255
81118da0:	10800060 	cmpeqi	r2,r2,1
81118da4:	1000021e 	bne	r2,zero,81118db0 <alt_msgdma_construct_prefetcher_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
81118da8:	00bffa84 	movi	r2,-22
81118dac:	00003106 	br	81118e74 <alt_msgdma_construct_prefetcher_extended_descriptor+0x184>
    }
    
    descriptor->read_address_high = read_address_high;
81118db0:	e0bff817 	ldw	r2,-32(fp)
81118db4:	e0fff917 	ldw	r3,-28(fp)
81118db8:	10c00915 	stw	r3,36(r2)
    descriptor->read_address_low = read_address_low;
81118dbc:	e0bff817 	ldw	r2,-32(fp)
81118dc0:	e0fffa17 	ldw	r3,-24(fp)
81118dc4:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_high = write_address_high;
81118dc8:	e0bff817 	ldw	r2,-32(fp)
81118dcc:	e0c00117 	ldw	r3,4(fp)
81118dd0:	10c00a15 	stw	r3,40(r2)
    descriptor->write_address_low = write_address_low;
81118dd4:	e0bff817 	ldw	r2,-32(fp)
81118dd8:	e0c00217 	ldw	r3,8(fp)
81118ddc:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81118de0:	e0bff817 	ldw	r2,-32(fp)
81118de4:	e0c00317 	ldw	r3,12(fp)
81118de8:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
81118dec:	e0bff817 	ldw	r2,-32(fp)
81118df0:	e0fffb0b 	ldhu	r3,-20(fp)
81118df4:	10c0070d 	sth	r3,28(r2)
    descriptor->read_burst_count = read_burst_count;
81118df8:	e0bff817 	ldw	r2,-32(fp)
81118dfc:	e0fffc03 	ldbu	r3,-16(fp)
81118e00:	10c00785 	stb	r3,30(r2)
    descriptor->write_burst_count = write_burst_count;
81118e04:	e0bff817 	ldw	r2,-32(fp)
81118e08:	e0fffd03 	ldbu	r3,-12(fp)
81118e0c:	10c007c5 	stb	r3,31(r2)
    descriptor->read_stride = read_stride;
81118e10:	e0bff817 	ldw	r2,-32(fp)
81118e14:	e0fffe0b 	ldhu	r3,-8(fp)
81118e18:	10c0080d 	sth	r3,32(r2)
    descriptor->write_stride = write_stride;
81118e1c:	e0bff817 	ldw	r2,-32(fp)
81118e20:	e0ffff0b 	ldhu	r3,-4(fp)
81118e24:	10c0088d 	sth	r3,34(r2)
    /* have descriptor point to itself */
	node_addr.u64 = (uintptr_t)descriptor;
81118e28:	e0bff817 	ldw	r2,-32(fp)
81118e2c:	1019883a 	mov	r12,r2
81118e30:	001b883a 	mov	r13,zero
81118e34:	e33ff515 	stw	r12,-44(fp)
81118e38:	e37ff615 	stw	r13,-40(fp)
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
81118e3c:	e0fff517 	ldw	r3,-44(fp)
81118e40:	e0bff817 	ldw	r2,-32(fp)
81118e44:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
81118e48:	e0fff617 	ldw	r3,-40(fp)
81118e4c:	e0bff817 	ldw	r2,-32(fp)
81118e50:	10c00b15 	stw	r3,44(r2)
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81118e54:	e0c00417 	ldw	r3,16(fp)
81118e58:	00900034 	movhi	r2,16384
81118e5c:	10bfffc4 	addi	r2,r2,-1
81118e60:	1884703a 	and	r2,r3,r2
81118e64:	10e00034 	orhi	r3,r2,32768
	node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
81118e68:	e0bff817 	ldw	r2,-32(fp)
81118e6c:	10c00f15 	stw	r3,60(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
81118e70:	0005883a 	mov	r2,zero
}
81118e74:	e037883a 	mov	sp,fp
81118e78:	df000017 	ldw	fp,0(sp)
81118e7c:	dec00104 	addi	sp,sp,4
81118e80:	f800283a 	ret

81118e84 <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address,
	alt_u32 write_address,
	alt_u32 length,
	alt_u32 control)
{
81118e84:	defff804 	addi	sp,sp,-32
81118e88:	dfc00715 	stw	ra,28(sp)
81118e8c:	df000615 	stw	fp,24(sp)
81118e90:	df000604 	addi	fp,sp,24
81118e94:	e13ffc15 	stw	r4,-16(fp)
81118e98:	e17ffd15 	stw	r5,-12(fp)
81118e9c:	e1bffe15 	stw	r6,-8(fp)
81118ea0:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
81118ea4:	e0800317 	ldw	r2,12(fp)
81118ea8:	d8800115 	stw	r2,4(sp)
81118eac:	e0800217 	ldw	r2,8(fp)
81118eb0:	d8800015 	stw	r2,0(sp)
81118eb4:	e1ffff17 	ldw	r7,-4(fp)
81118eb8:	e1bffe17 	ldw	r6,-8(fp)
81118ebc:	e17ffd17 	ldw	r5,-12(fp)
81118ec0:	e13ffc17 	ldw	r4,-16(fp)
81118ec4:	1118c4c0 	call	81118c4c <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, write_address, length, control);
}
81118ec8:	e037883a 	mov	sp,fp
81118ecc:	dfc00117 	ldw	ra,4(sp)
81118ed0:	df000017 	ldw	fp,0(sp)
81118ed4:	dec00204 	addi	sp,sp,8
81118ed8:	f800283a 	ret

81118edc <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
81118edc:	defff804 	addi	sp,sp,-32
81118ee0:	dfc00715 	stw	ra,28(sp)
81118ee4:	df000615 	stw	fp,24(sp)
81118ee8:	df000604 	addi	fp,sp,24
81118eec:	e13ffc15 	stw	r4,-16(fp)
81118ef0:	e17ffd15 	stw	r5,-12(fp)
81118ef4:	e1bffe15 	stw	r6,-8(fp)
81118ef8:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
81118efc:	e0800217 	ldw	r2,8(fp)
81118f00:	d8800115 	stw	r2,4(sp)
81118f04:	e0bfff17 	ldw	r2,-4(fp)
81118f08:	d8800015 	stw	r2,0(sp)
81118f0c:	e1fffe17 	ldw	r7,-8(fp)
81118f10:	000d883a 	mov	r6,zero
81118f14:	e17ffd17 	ldw	r5,-12(fp)
81118f18:	e13ffc17 	ldw	r4,-16(fp)
81118f1c:	1118c4c0 	call	81118c4c <alt_msgdma_construct_prefetcher_standard_descriptor>
    		0, write_address, length, control);
}
81118f20:	e037883a 	mov	sp,fp
81118f24:	dfc00117 	ldw	ra,4(sp)
81118f28:	df000017 	ldw	fp,0(sp)
81118f2c:	dec00204 	addi	sp,sp,8
81118f30:	f800283a 	ret

81118f34 <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 read_address, 
	alt_u32 length, 
	alt_u32 control)
{
81118f34:	defff804 	addi	sp,sp,-32
81118f38:	dfc00715 	stw	ra,28(sp)
81118f3c:	df000615 	stw	fp,24(sp)
81118f40:	df000604 	addi	fp,sp,24
81118f44:	e13ffc15 	stw	r4,-16(fp)
81118f48:	e17ffd15 	stw	r5,-12(fp)
81118f4c:	e1bffe15 	stw	r6,-8(fp)
81118f50:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
81118f54:	e0800217 	ldw	r2,8(fp)
81118f58:	d8800115 	stw	r2,4(sp)
81118f5c:	e0bfff17 	ldw	r2,-4(fp)
81118f60:	d8800015 	stw	r2,0(sp)
81118f64:	000f883a 	mov	r7,zero
81118f68:	e1bffe17 	ldw	r6,-8(fp)
81118f6c:	e17ffd17 	ldw	r5,-12(fp)
81118f70:	e13ffc17 	ldw	r4,-16(fp)
81118f74:	1118c4c0 	call	81118c4c <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, 0, length, control);
}
81118f78:	e037883a 	mov	sp,fp
81118f7c:	dfc00117 	ldw	ra,4(sp)
81118f80:	df000017 	ldw	fp,0(sp)
81118f84:	dec00204 	addi	sp,sp,8
81118f88:	f800283a 	ret

81118f8c <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number,
	alt_u8 write_burst_count,
	alt_u16 write_stride)
{
81118f8c:	deffee04 	addi	sp,sp,-72
81118f90:	dfc01115 	stw	ra,68(sp)
81118f94:	df001015 	stw	fp,64(sp)
81118f98:	df001004 	addi	fp,sp,64
81118f9c:	e13ff915 	stw	r4,-28(fp)
81118fa0:	e17ffa15 	stw	r5,-24(fp)
81118fa4:	e1bffb15 	stw	r6,-20(fp)
81118fa8:	e1fffc15 	stw	r7,-16(fp)
81118fac:	e1000417 	ldw	r4,16(fp)
81118fb0:	e0c00517 	ldw	r3,20(fp)
81118fb4:	e0800617 	ldw	r2,24(fp)
81118fb8:	e13ffd0d 	sth	r4,-12(fp)
81118fbc:	e0fffe05 	stb	r3,-8(fp)
81118fc0:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor, 
81118fc4:	e0bffd0b 	ldhu	r2,-12(fp)
81118fc8:	e0fffe03 	ldbu	r3,-8(fp)
81118fcc:	e13fff0b 	ldhu	r4,-4(fp)
81118fd0:	d9000815 	stw	r4,32(sp)
81118fd4:	d8000715 	stw	zero,28(sp)
81118fd8:	d8c00615 	stw	r3,24(sp)
81118fdc:	d8000515 	stw	zero,20(sp)
81118fe0:	d8800415 	stw	r2,16(sp)
81118fe4:	e0800317 	ldw	r2,12(fp)
81118fe8:	d8800315 	stw	r2,12(sp)
81118fec:	e0800217 	ldw	r2,8(fp)
81118ff0:	d8800215 	stw	r2,8(sp)
81118ff4:	e0bffc17 	ldw	r2,-16(fp)
81118ff8:	d8800115 	stw	r2,4(sp)
81118ffc:	e0bffb17 	ldw	r2,-20(fp)
81119000:	d8800015 	stw	r2,0(sp)
81119004:	000f883a 	mov	r7,zero
81119008:	000d883a 	mov	r6,zero
8111900c:	e17ffa17 	ldw	r5,-24(fp)
81119010:	e13ff917 	ldw	r4,-28(fp)
81119014:	1118cf00 	call	81118cf0 <alt_msgdma_construct_prefetcher_extended_descriptor>
            0, 0, write_address_high, write_address_low, length, control, 
			sequence_number, 0, write_burst_count, 0, write_stride);
}
81119018:	e037883a 	mov	sp,fp
8111901c:	dfc00117 	ldw	ra,4(sp)
81119020:	df000017 	ldw	fp,0(sp)
81119024:	dec00204 	addi	sp,sp,8
81119028:	f800283a 	ret

8111902c <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
8111902c:	deffee04 	addi	sp,sp,-72
81119030:	dfc01115 	stw	ra,68(sp)
81119034:	df001015 	stw	fp,64(sp)
81119038:	df001004 	addi	fp,sp,64
8111903c:	e13ff915 	stw	r4,-28(fp)
81119040:	e17ffa15 	stw	r5,-24(fp)
81119044:	e1bffb15 	stw	r6,-20(fp)
81119048:	e1fffc15 	stw	r7,-16(fp)
8111904c:	e1000417 	ldw	r4,16(fp)
81119050:	e0c00517 	ldw	r3,20(fp)
81119054:	e0800617 	ldw	r2,24(fp)
81119058:	e13ffd0d 	sth	r4,-12(fp)
8111905c:	e0fffe05 	stb	r3,-8(fp)
81119060:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
81119064:	e0bffd0b 	ldhu	r2,-12(fp)
81119068:	e0fffe03 	ldbu	r3,-8(fp)
8111906c:	e13fff0b 	ldhu	r4,-4(fp)
81119070:	d8000815 	stw	zero,32(sp)
81119074:	d9000715 	stw	r4,28(sp)
81119078:	d8000615 	stw	zero,24(sp)
8111907c:	d8c00515 	stw	r3,20(sp)
81119080:	d8800415 	stw	r2,16(sp)
81119084:	e0800317 	ldw	r2,12(fp)
81119088:	d8800315 	stw	r2,12(sp)
8111908c:	e0800217 	ldw	r2,8(fp)
81119090:	d8800215 	stw	r2,8(sp)
81119094:	d8000115 	stw	zero,4(sp)
81119098:	d8000015 	stw	zero,0(sp)
8111909c:	e1fffc17 	ldw	r7,-16(fp)
811190a0:	e1bffb17 	ldw	r6,-20(fp)
811190a4:	e17ffa17 	ldw	r5,-24(fp)
811190a8:	e13ff917 	ldw	r4,-28(fp)
811190ac:	1118cf00 	call	81118cf0 <alt_msgdma_construct_prefetcher_extended_descriptor>
    		read_address_high, read_address_low, 0, 0, length, control, 
			sequence_number, read_burst_count, 0, read_stride, 0);
}
811190b0:	e037883a 	mov	sp,fp
811190b4:	dfc00117 	ldw	ra,4(sp)
811190b8:	df000017 	ldw	fp,0(sp)
811190bc:	dec00204 	addi	sp,sp,8
811190c0:	f800283a 	ret

811190c4 <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor>:
	alt_u16 sequence_number,
	alt_u8 read_burst_count,
	alt_u8 write_burst_count, 
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
811190c4:	deffec04 	addi	sp,sp,-80
811190c8:	dfc01315 	stw	ra,76(sp)
811190cc:	df001215 	stw	fp,72(sp)
811190d0:	df001204 	addi	fp,sp,72
811190d4:	e13ff715 	stw	r4,-36(fp)
811190d8:	e17ff815 	stw	r5,-32(fp)
811190dc:	e1bff915 	stw	r6,-28(fp)
811190e0:	e1fffa15 	stw	r7,-24(fp)
811190e4:	e1800617 	ldw	r6,24(fp)
811190e8:	e1400717 	ldw	r5,28(fp)
811190ec:	e1000817 	ldw	r4,32(fp)
811190f0:	e0c00917 	ldw	r3,36(fp)
811190f4:	e0800a17 	ldw	r2,40(fp)
811190f8:	e1bffb0d 	sth	r6,-20(fp)
811190fc:	e17ffc05 	stb	r5,-16(fp)
81119100:	e13ffd05 	stb	r4,-12(fp)
81119104:	e0fffe0d 	sth	r3,-8(fp)
81119108:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
8111910c:	e0bffb0b 	ldhu	r2,-20(fp)
81119110:	e0fffc03 	ldbu	r3,-16(fp)
81119114:	e13ffd03 	ldbu	r4,-12(fp)
81119118:	e17ffe0b 	ldhu	r5,-8(fp)
8111911c:	e1bfff0b 	ldhu	r6,-4(fp)
81119120:	d9800815 	stw	r6,32(sp)
81119124:	d9400715 	stw	r5,28(sp)
81119128:	d9000615 	stw	r4,24(sp)
8111912c:	d8c00515 	stw	r3,20(sp)
81119130:	d8800415 	stw	r2,16(sp)
81119134:	e0800517 	ldw	r2,20(fp)
81119138:	d8800315 	stw	r2,12(sp)
8111913c:	e0800417 	ldw	r2,16(fp)
81119140:	d8800215 	stw	r2,8(sp)
81119144:	e0800317 	ldw	r2,12(fp)
81119148:	d8800115 	stw	r2,4(sp)
8111914c:	e0800217 	ldw	r2,8(fp)
81119150:	d8800015 	stw	r2,0(sp)
81119154:	e1fffa17 	ldw	r7,-24(fp)
81119158:	e1bff917 	ldw	r6,-28(fp)
8111915c:	e17ff817 	ldw	r5,-32(fp)
81119160:	e13ff717 	ldw	r4,-36(fp)
81119164:	1118cf00 	call	81118cf0 <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, write_address_high, 
			write_address_low, length, control, sequence_number, 
			read_burst_count, write_burst_count, read_stride, write_stride);

}
81119168:	e037883a 	mov	sp,fp
8111916c:	dfc00117 	ldw	ra,4(sp)
81119170:	df000017 	ldw	fp,0(sp)
81119174:	dec00204 	addi	sp,sp,8
81119178:	f800283a 	ret

8111917c <alt_msgdma_prefetcher_add_standard_desc_to_list>:
 *           descriptor.next_ptr not pointing back to itslef)
 */
int alt_msgdma_prefetcher_add_standard_desc_to_list (
	alt_msgdma_prefetcher_standard_descriptor** list,
	alt_msgdma_prefetcher_standard_descriptor* descriptor)
{
8111917c:	defffc04 	addi	sp,sp,-16
81119180:	df000315 	stw	fp,12(sp)
81119184:	df000304 	addi	fp,sp,12
81119188:	e13ffe15 	stw	r4,-8(fp)
8111918c:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	
	if (descriptor == NULL)
81119190:	e0bfff17 	ldw	r2,-4(fp)
81119194:	1000021e 	bne	r2,zero,811191a0 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
81119198:	00bffa84 	movi	r2,-22
8111919c:	00002f06 	br	8111925c <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (descriptor->next_desc_ptr != (alt_u32)descriptor)
811191a0:	e0bfff17 	ldw	r2,-4(fp)
811191a4:	10c00317 	ldw	r3,12(r2)
811191a8:	e0bfff17 	ldw	r2,-4(fp)
811191ac:	18800226 	beq	r3,r2,811191b8 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x3c>
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
811191b0:	00bffa84 	movi	r2,-22
811191b4:	00002906 	br	8111925c <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == NULL)
811191b8:	e0bffe17 	ldw	r2,-8(fp)
811191bc:	10800017 	ldw	r2,0(r2)
811191c0:	1000051e 	bne	r2,zero,811191d8 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x5c>
	{
		*list = descriptor;  /* make this root-node if list is empty */
811191c4:	e0bffe17 	ldw	r2,-8(fp)
811191c8:	e0ffff17 	ldw	r3,-4(fp)
811191cc:	10c00015 	stw	r3,0(r2)
		return 0;  /* successfully added */
811191d0:	0005883a 	mov	r2,zero
811191d4:	00002106 	br	8111925c <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == descriptor)
811191d8:	e0bffe17 	ldw	r2,-8(fp)
811191dc:	10c00017 	ldw	r3,0(r2)
811191e0:	e0bfff17 	ldw	r2,-4(fp)
811191e4:	1880021e 	bne	r3,r2,811191f0 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x74>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
811191e8:	00bffa84 	movi	r2,-22
811191ec:	00001b06 	br	8111925c <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
811191f0:	e0bffe17 	ldw	r2,-8(fp)
811191f4:	10800017 	ldw	r2,0(r2)
811191f8:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
811191fc:	00000906 	br	81119224 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xa8>
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
81119200:	e0bffd17 	ldw	r2,-12(fp)
81119204:	10c00317 	ldw	r3,12(r2)
81119208:	e0bfff17 	ldw	r2,-4(fp)
8111920c:	1880021e 	bne	r3,r2,81119218 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x9c>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
81119210:	00bffa84 	movi	r2,-22
81119214:	00001106 	br	8111925c <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
81119218:	e0bffd17 	ldw	r2,-12(fp)
8111921c:	10800317 	ldw	r2,12(r2)
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		last_descr_ptr = 
81119220:	e0bffd15 	stw	r2,-12(fp)
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
81119224:	e0bffd17 	ldw	r2,-12(fp)
81119228:	10800317 	ldw	r2,12(r2)
8111922c:	e0fffe17 	ldw	r3,-8(fp)
81119230:	18c00017 	ldw	r3,0(r3)
81119234:	10fff21e 	bne	r2,r3,81119200 <__reset+0xfb0f9200>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* add this descriptor to end of list */
	last_descr_ptr->next_desc_ptr = (alt_u32)((uintptr_t)descriptor);
81119238:	e0ffff17 	ldw	r3,-4(fp)
8111923c:	e0bffd17 	ldw	r2,-12(fp)
81119240:	10c00315 	stw	r3,12(r2)
	/* ensure new last pointer points the start of the list */
	descriptor->next_desc_ptr = (alt_u32)((uintptr_t)*list);  
81119244:	e0bffe17 	ldw	r2,-8(fp)
81119248:	10800017 	ldw	r2,0(r2)
8111924c:	1007883a 	mov	r3,r2
81119250:	e0bfff17 	ldw	r2,-4(fp)
81119254:	10c00315 	stw	r3,12(r2)
	return 0; /* successfully added */
81119258:	0005883a 	mov	r2,zero
}
8111925c:	e037883a 	mov	sp,fp
81119260:	df000017 	ldw	fp,0(sp)
81119264:	dec00104 	addi	sp,sp,4
81119268:	f800283a 	ret

8111926c <alt_msgdma_prefetcher_add_extended_desc_to_list>:

int alt_msgdma_prefetcher_add_extended_desc_to_list (
	alt_msgdma_prefetcher_extended_descriptor** list,
	alt_msgdma_prefetcher_extended_descriptor* descriptor)
{
8111926c:	defff804 	addi	sp,sp,-32
81119270:	df000715 	stw	fp,28(sp)
81119274:	df000704 	addi	fp,sp,28
81119278:	e13ffe15 	stw	r4,-8(fp)
8111927c:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	msgdma_addr64 root_node_addr, next_node_addr;
	
	if (descriptor == NULL)
81119280:	e13fff17 	ldw	r4,-4(fp)
81119284:	2000021e 	bne	r4,zero,81119290 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
81119288:	00bffa84 	movi	r2,-22
8111928c:	00005906 	br	811193f4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
81119290:	e13fff17 	ldw	r4,-4(fp)
81119294:	2015883a 	mov	r10,r4
81119298:	0017883a 	mov	r11,zero
8111929c:	e2bffc15 	stw	r10,-16(fp)
811192a0:	e2fffd15 	stw	r11,-12(fp)
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
811192a4:	e13fff17 	ldw	r4,-4(fp)
811192a8:	21400317 	ldw	r5,12(r4)
811192ac:	e13ffc17 	ldw	r4,-16(fp)
811192b0:	29000626 	beq	r5,r4,811192cc <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
811192b4:	e13fff17 	ldw	r4,-4(fp)
811192b8:	21400b17 	ldw	r5,44(r4)
811192bc:	e13ffd17 	ldw	r4,-12(fp)
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
811192c0:	29000226 	beq	r5,r4,811192cc <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
811192c4:	00bffa84 	movi	r2,-22
811192c8:	00004a06 	br	811193f4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	if (*list == NULL)
811192cc:	e13ffe17 	ldw	r4,-8(fp)
811192d0:	21000017 	ldw	r4,0(r4)
811192d4:	2000051e 	bne	r4,zero,811192ec <alt_msgdma_prefetcher_add_extended_desc_to_list+0x80>
	{
		*list = descriptor;  /* make this the root-node if list is empty */
811192d8:	e0bffe17 	ldw	r2,-8(fp)
811192dc:	e0ffff17 	ldw	r3,-4(fp)
811192e0:	10c00015 	stw	r3,0(r2)
		return 0;
811192e4:	0005883a 	mov	r2,zero
811192e8:	00004206 	br	811193f4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	if (*list == descriptor)
811192ec:	e13ffe17 	ldw	r4,-8(fp)
811192f0:	21400017 	ldw	r5,0(r4)
811192f4:	e13fff17 	ldw	r4,-4(fp)
811192f8:	2900021e 	bne	r5,r4,81119304 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x98>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
811192fc:	00bffa84 	movi	r2,-22
81119300:	00003c06 	br	811193f4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
81119304:	e13ffe17 	ldw	r4,-8(fp)
81119308:	21000017 	ldw	r4,0(r4)
8111930c:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
81119310:	e13ffe17 	ldw	r4,-8(fp)
81119314:	21000017 	ldw	r4,0(r4)
81119318:	2011883a 	mov	r8,r4
8111931c:	0013883a 	mov	r9,zero
81119320:	e23ffa15 	stw	r8,-24(fp)
81119324:	e27ffb15 	stw	r9,-20(fp)
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
81119328:	00001806 	br	8111938c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x120>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* first check if descriptor already in the list */
		next_node_addr.u64 = (uintptr_t)descriptor;
8111932c:	e13fff17 	ldw	r4,-4(fp)
81119330:	200d883a 	mov	r6,r4
81119334:	000f883a 	mov	r7,zero
81119338:	e1bffc15 	stw	r6,-16(fp)
8111933c:	e1fffd15 	stw	r7,-12(fp)
		if ((last_descr_ptr->next_desc_ptr_low == next_node_addr.u32[0])
81119340:	e13ff917 	ldw	r4,-28(fp)
81119344:	21400317 	ldw	r5,12(r4)
81119348:	e13ffc17 	ldw	r4,-16(fp)
8111934c:	2900061e 	bne	r5,r4,81119368 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
			&& (last_descr_ptr->next_desc_ptr_high == next_node_addr.u32[1]))
81119350:	e13ff917 	ldw	r4,-28(fp)
81119354:	21400b17 	ldw	r5,44(r4)
81119358:	e13ffd17 	ldw	r4,-12(fp)
8111935c:	2900021e 	bne	r5,r4,81119368 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
81119360:	00bffa84 	movi	r2,-22
81119364:	00002306 	br	811193f4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
81119368:	e13ff917 	ldw	r4,-28(fp)
8111936c:	21000317 	ldw	r4,12(r4)
81119370:	e13ffc15 	stw	r4,-16(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
81119374:	e13ff917 	ldw	r4,-28(fp)
81119378:	21000b17 	ldw	r4,44(r4)
8111937c:	e13ffd15 	stw	r4,-12(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
81119380:	e13ffc17 	ldw	r4,-16(fp)
81119384:	e17ffd17 	ldw	r5,-12(fp)
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
81119388:	e13ff915 	stw	r4,-28(fp)
	last_descr_ptr = *list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8111938c:	e13ff917 	ldw	r4,-28(fp)
81119390:	21400317 	ldw	r5,12(r4)
81119394:	e13ffa17 	ldw	r4,-24(fp)
81119398:	29000426 	beq	r5,r4,811193ac <alt_msgdma_prefetcher_add_extended_desc_to_list+0x140>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
8111939c:	e13ff917 	ldw	r4,-28(fp)
811193a0:	21400b17 	ldw	r5,44(r4)
811193a4:	e13ffb17 	ldw	r4,-20(fp)
811193a8:	293fe01e 	bne	r5,r4,8111932c <__reset+0xfb0f932c>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* add this descriptor to end of list */
	next_node_addr.u64 = (uintptr_t)descriptor;
811193ac:	e13fff17 	ldw	r4,-4(fp)
811193b0:	2005883a 	mov	r2,r4
811193b4:	0007883a 	mov	r3,zero
811193b8:	e0bffc15 	stw	r2,-16(fp)
811193bc:	e0fffd15 	stw	r3,-12(fp)
	last_descr_ptr->next_desc_ptr_low = next_node_addr.u32[0];
811193c0:	e0fffc17 	ldw	r3,-16(fp)
811193c4:	e0bff917 	ldw	r2,-28(fp)
811193c8:	10c00315 	stw	r3,12(r2)
	last_descr_ptr->next_desc_ptr_high = next_node_addr.u32[1];
811193cc:	e0fffd17 	ldw	r3,-12(fp)
811193d0:	e0bff917 	ldw	r2,-28(fp)
811193d4:	10c00b15 	stw	r3,44(r2)
	/* ensure new last pointer points the beginning of the list */
	descriptor->next_desc_ptr_low = root_node_addr.u32[0];
811193d8:	e0fffa17 	ldw	r3,-24(fp)
811193dc:	e0bfff17 	ldw	r2,-4(fp)
811193e0:	10c00315 	stw	r3,12(r2)
	descriptor->next_desc_ptr_high = root_node_addr.u32[1];
811193e4:	e0fffb17 	ldw	r3,-20(fp)
811193e8:	e0bfff17 	ldw	r2,-4(fp)
811193ec:	10c00b15 	stw	r3,44(r2)
	return 0;
811193f0:	0005883a 	mov	r2,zero
}
811193f4:	e037883a 	mov	sp,fp
811193f8:	df000017 	ldw	fp,0(sp)
811193fc:	dec00104 	addi	sp,sp,4
81119400:	f800283a 	ret

81119404 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_std_list_own_by_hw_bits (
	alt_msgdma_prefetcher_standard_descriptor *list)
{
81119404:	defffc04 	addi	sp,sp,-16
81119408:	df000315 	stw	fp,12(sp)
8111940c:	df000304 	addi	fp,sp,12
81119410:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
81119414:	e03ffe15 	stw	zero,-8(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	if (list == NULL)
81119418:	e0bfff17 	ldw	r2,-4(fp)
8111941c:	1000021e 	bne	r2,zero,81119428 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
81119420:	00bffa84 	movi	r2,-22
81119424:	00001906 	br	8111948c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x88>
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
81119428:	e0bfff17 	ldw	r2,-4(fp)
8111942c:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
81119430:	00000a06 	br	8111945c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x58>
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
81119434:	e0bffd17 	ldw	r2,-12(fp)
81119438:	10800717 	ldw	r2,28(r2)
8111943c:	e0bffe15 	stw	r2,-8(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
81119440:	e0bffe17 	ldw	r2,-8(fp)
81119444:	10d00034 	orhi	r3,r2,16384
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
81119448:	e0bffd17 	ldw	r2,-12(fp)
8111944c:	10c00715 	stw	r3,28(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
81119450:	e0bffd17 	ldw	r2,-12(fp)
81119454:	10800317 	ldw	r2,12(r2)
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
81119458:	e0bffd15 	stw	r2,-12(fp)
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
8111945c:	e0bffd17 	ldw	r2,-12(fp)
81119460:	10c00317 	ldw	r3,12(r2)
81119464:	e0bfff17 	ldw	r2,-4(fp)
81119468:	18bff21e 	bne	r3,r2,81119434 <__reset+0xfb0f9434>
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
8111946c:	e0bffd17 	ldw	r2,-12(fp)
81119470:	10800717 	ldw	r2,28(r2)
81119474:	e0bffe15 	stw	r2,-8(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
81119478:	e0bffe17 	ldw	r2,-8(fp)
8111947c:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
81119480:	e0bffd17 	ldw	r2,-12(fp)
81119484:	10c00715 	stw	r3,28(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	
	return 0;
81119488:	0005883a 	mov	r2,zero
}
8111948c:	e037883a 	mov	sp,fp
81119490:	df000017 	ldw	fp,0(sp)
81119494:	dec00104 	addi	sp,sp,4
81119498:	f800283a 	ret

8111949c <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits (
	alt_msgdma_prefetcher_extended_descriptor *list)
{
8111949c:	defff804 	addi	sp,sp,-32
811194a0:	df000715 	stw	fp,28(sp)
811194a4:	df000704 	addi	fp,sp,28
811194a8:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
811194ac:	e03ffa15 	stw	zero,-24(fp)
	msgdma_addr64 root_node_addr, next_node_addr;
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	
	if (list == NULL)
811194b0:	e13fff17 	ldw	r4,-4(fp)
811194b4:	2000021e 	bne	r4,zero,811194c0 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
811194b8:	00bffa84 	movi	r2,-22
811194bc:	00002806 	br	81119560 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xc4>
	}
	
	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
811194c0:	e13fff17 	ldw	r4,-4(fp)
811194c4:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;
811194c8:	e13fff17 	ldw	r4,-4(fp)
811194cc:	2005883a 	mov	r2,r4
811194d0:	0007883a 	mov	r3,zero
811194d4:	e0bffb15 	stw	r2,-20(fp)
811194d8:	e0fffc15 	stw	r3,-16(fp)

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
811194dc:	00001006 	br	81119520 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x84>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
811194e0:	e0bff917 	ldw	r2,-28(fp)
811194e4:	10800f17 	ldw	r2,60(r2)
811194e8:	e0bffa15 	stw	r2,-24(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
811194ec:	e0bffa17 	ldw	r2,-24(fp)
811194f0:	10d00034 	orhi	r3,r2,16384
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
811194f4:	e0bff917 	ldw	r2,-28(fp)
811194f8:	10c00f15 	stw	r3,60(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
811194fc:	e0bff917 	ldw	r2,-28(fp)
81119500:	10800317 	ldw	r2,12(r2)
81119504:	e0bffd15 	stw	r2,-12(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
81119508:	e0bff917 	ldw	r2,-28(fp)
8111950c:	10800b17 	ldw	r2,44(r2)
81119510:	e0bffe15 	stw	r2,-8(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
81119514:	e0bffd17 	ldw	r2,-12(fp)
81119518:	e0fffe17 	ldw	r3,-8(fp)
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
8111951c:	e0bff915 	stw	r2,-28(fp)
	last_descr_ptr = list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
81119520:	e0bff917 	ldw	r2,-28(fp)
81119524:	10c00317 	ldw	r3,12(r2)
81119528:	e0bffb17 	ldw	r2,-20(fp)
8111952c:	18800426 	beq	r3,r2,81119540 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xa4>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
81119530:	e0bff917 	ldw	r2,-28(fp)
81119534:	10c00b17 	ldw	r3,44(r2)
81119538:	e0bffc17 	ldw	r2,-16(fp)
8111953c:	18bfe81e 	bne	r3,r2,811194e0 <__reset+0xfb0f94e0>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
81119540:	e0bff917 	ldw	r2,-28(fp)
81119544:	10800f17 	ldw	r2,60(r2)
81119548:	e0bffa15 	stw	r2,-24(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8111954c:	e0bffa17 	ldw	r2,-24(fp)
81119550:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
81119554:	e0bff917 	ldw	r2,-28(fp)
81119558:	10c00f15 	stw	r3,60(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	return 0;
8111955c:	0005883a 	mov	r2,zero
}
81119560:	e037883a 	mov	sp,fp
81119564:	df000017 	ldw	fp,0(sp)
81119568:	dec00104 	addi	sp,sp,4
8111956c:	f800283a 	ret

81119570 <alt_msgdma_start_prefetcher_with_list_addr>:
int alt_msgdma_start_prefetcher_with_list_addr (
	alt_msgdma_dev *dev,
	alt_u64  list_addr,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
81119570:	deffef04 	addi	sp,sp,-68
81119574:	df001015 	stw	fp,64(sp)
81119578:	df001004 	addi	fp,sp,64
8111957c:	e13ffb15 	stw	r4,-20(fp)
81119580:	e17ffc15 	stw	r5,-16(fp)
81119584:	e1bffd15 	stw	r6,-12(fp)
81119588:	3807883a 	mov	r3,r7
8111958c:	e0800117 	ldw	r2,4(fp)
81119590:	e0fffe05 	stb	r3,-8(fp)
81119594:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 prefetcher_ctl = 0;
81119598:	e03ff015 	stw	zero,-64(fp)
	alt_u32 dispatcher_ctl = 0;
8111959c:	e03ff115 	stw	zero,-60(fp)
	alt_irq_context context = 0;
811195a0:	e03ff215 	stw	zero,-56(fp)
	
	/* use helper struct to get easy access to hi/low address */
	msgdma_addr64 root_node_addr;
	root_node_addr.u64 = list_addr;  
811195a4:	e0bffc17 	ldw	r2,-16(fp)
811195a8:	e0bff915 	stw	r2,-28(fp)
811195ac:	e0bffd17 	ldw	r2,-12(fp)
811195b0:	e0bffa15 	stw	r2,-24(fp)
	 * semaphore. This ensures that accessing registers is thread-safe.
	 */
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* case where prefetcher already started, return busy error */ 
	prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
811195b4:	e0bffb17 	ldw	r2,-20(fp)
811195b8:	10800617 	ldw	r2,24(r2)
811195bc:	10800037 	ldwio	r2,0(r2)
811195c0:	e0bff015 	stw	r2,-64(fp)
	if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
811195c4:	e0bff017 	ldw	r2,-64(fp)
811195c8:	1080004c 	andi	r2,r2,1
811195cc:	10000226 	beq	r2,zero,811195d8 <alt_msgdma_start_prefetcher_with_list_addr+0x68>
		/* release the registers semaphore */
		ALT_SEM_POST (dev->regs_lock);
		return -EBUSY;
811195d0:	00bffc04 	movi	r2,-16
811195d4:	00009206 	br	81119820 <alt_msgdma_start_prefetcher_with_list_addr+0x2b0>
	}
		
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	   read or write masters  */
	/* stop issuing more descriptors */
	dispatcher_ctl = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
811195d8:	00800804 	movi	r2,32
811195dc:	e0bff115 	stw	r2,-60(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811195e0:	0005303a 	rdctl	r2,status
811195e4:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811195e8:	e0fff517 	ldw	r3,-44(fp)
811195ec:	00bfff84 	movi	r2,-2
811195f0:	1884703a 	and	r2,r3,r2
811195f4:	1001703a 	wrctl	status,r2
  
  return context;
811195f8:	e0bff517 	ldw	r2,-44(fp)
	
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
811195fc:	e0bff215 	stw	r2,-56(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
81119600:	e0bffb17 	ldw	r2,-20(fp)
81119604:	10800317 	ldw	r2,12(r2)
81119608:	10800104 	addi	r2,r2,4
8111960c:	e0fff117 	ldw	r3,-60(fp)
81119610:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS( dev->csr_base, 
81119614:	e0bffb17 	ldw	r2,-20(fp)
81119618:	10800317 	ldw	r2,12(r2)
8111961c:	e0fffb17 	ldw	r3,-20(fp)
81119620:	18c00317 	ldw	r3,12(r3)
81119624:	18c00037 	ldwio	r3,0(r3)
81119628:	10c00035 	stwio	r3,0(r2)
8111962c:	e0bff217 	ldw	r2,-56(fp)
81119630:	e0bff315 	stw	r2,-52(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81119634:	e0bff317 	ldw	r2,-52(fp)
81119638:	1001703a 	wrctl	status,r2
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up dispatcher to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if(dev->callback)
8111963c:	e0bffb17 	ldw	r2,-20(fp)
81119640:	10800b17 	ldw	r2,44(r2)
81119644:	10002326 	beq	r2,zero,811196d4 <alt_msgdma_start_prefetcher_with_list_addr+0x164>
	{
		dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
81119648:	e0bffb17 	ldw	r2,-20(fp)
8111964c:	10c00d17 	ldw	r3,52(r2)
81119650:	e0bff117 	ldw	r2,-60(fp)
81119654:	1884b03a 	or	r2,r3,r2
81119658:	10800514 	ori	r2,r2,20
8111965c:	e0bff115 	stw	r2,-60(fp)
				| ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
		dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81119660:	e0fff117 	ldw	r3,-60(fp)
81119664:	00bff7c4 	movi	r2,-33
81119668:	1884703a 	and	r2,r3,r2
8111966c:	e0bff115 	stw	r2,-60(fp)
		
		prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
81119670:	e0bff017 	ldw	r2,-64(fp)
81119674:	10800214 	ori	r2,r2,8
81119678:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111967c:	0005303a 	rdctl	r2,status
81119680:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81119684:	e0fff717 	ldw	r3,-36(fp)
81119688:	00bfff84 	movi	r2,-2
8111968c:	1884703a 	and	r2,r3,r2
81119690:	1001703a 	wrctl	status,r2
  
  return context;
81119694:	e0bff717 	ldw	r2,-36(fp)
	    /* making sure the read-modify-write below can't be pre-empted */
	    context = alt_irq_disable_all(); 
81119698:	e0bff215 	stw	r2,-56(fp)
	    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
8111969c:	e0bffb17 	ldw	r2,-20(fp)
811196a0:	10800317 	ldw	r2,12(r2)
811196a4:	10800104 	addi	r2,r2,4
811196a8:	e0fff117 	ldw	r3,-60(fp)
811196ac:	10c00035 	stwio	r3,0(r2)
		IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
811196b0:	e0bffb17 	ldw	r2,-20(fp)
811196b4:	10800617 	ldw	r2,24(r2)
811196b8:	e0fff017 	ldw	r3,-64(fp)
811196bc:	10c00035 	stwio	r3,0(r2)
811196c0:	e0bff217 	ldw	r2,-56(fp)
811196c4:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811196c8:	e0bff417 	ldw	r2,-48(fp)
811196cc:	1001703a 	wrctl	status,r2
811196d0:	00002306 	br	81119760 <alt_msgdma_start_prefetcher_with_list_addr+0x1f0>
	  *   - Stop on an error with any particular descriptor
	  *   - Disable interrupt generation
	  */
	 else
	 {
		 dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
811196d4:	e0bffb17 	ldw	r2,-20(fp)
811196d8:	10c00d17 	ldw	r3,52(r2)
811196dc:	e0bff117 	ldw	r2,-60(fp)
811196e0:	1884b03a 	or	r2,r3,r2
811196e4:	10800114 	ori	r2,r2,4
811196e8:	e0bff115 	stw	r2,-60(fp)
		 dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
811196ec:	e0fff117 	ldw	r3,-60(fp)
811196f0:	00bff3c4 	movi	r2,-49
811196f4:	1884703a 	and	r2,r3,r2
811196f8:	e0bff115 	stw	r2,-60(fp)
				 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
811196fc:	e0fff017 	ldw	r3,-64(fp)
81119700:	00bffdc4 	movi	r2,-9
81119704:	1884703a 	and	r2,r3,r2
81119708:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111970c:	0005303a 	rdctl	r2,status
81119710:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81119714:	e0fff817 	ldw	r3,-32(fp)
81119718:	00bfff84 	movi	r2,-2
8111971c:	1884703a 	and	r2,r3,r2
81119720:	1001703a 	wrctl	status,r2
  
  return context;
81119724:	e0bff817 	ldw	r2,-32(fp)
	     /* making sure the read-modify-write below can't be pre-empted */
	     context = alt_irq_disable_all();
81119728:	e0bff215 	stw	r2,-56(fp)
	     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
8111972c:	e0bffb17 	ldw	r2,-20(fp)
81119730:	10800317 	ldw	r2,12(r2)
81119734:	10800104 	addi	r2,r2,4
81119738:	e0fff117 	ldw	r3,-60(fp)
8111973c:	10c00035 	stwio	r3,0(r2)
	     IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
81119740:	e0bffb17 	ldw	r2,-20(fp)
81119744:	10800617 	ldw	r2,24(r2)
81119748:	e0fff017 	ldw	r3,-64(fp)
8111974c:	10c00035 	stwio	r3,0(r2)
81119750:	e0bff217 	ldw	r2,-56(fp)
81119754:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81119758:	e0bff617 	ldw	r2,-40(fp)
8111975c:	1001703a 	wrctl	status,r2
	     alt_irq_enable_all(context);
	 }   
	
	 /* set next descriptor registers to point to the list root-node */
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(dev->prefetcher_base,
81119760:	e0bffb17 	ldw	r2,-20(fp)
81119764:	10800617 	ldw	r2,24(r2)
81119768:	10800104 	addi	r2,r2,4
8111976c:	e0fff917 	ldw	r3,-28(fp)
81119770:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[0]);
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
81119774:	e0bffb17 	ldw	r2,-20(fp)
81119778:	10800617 	ldw	r2,24(r2)
8111977c:	10800204 	addi	r2,r2,8
81119780:	e0fffa17 	ldw	r3,-24(fp)
81119784:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[1]);
		
	 /* set park-mode */
	 if (park_mode_en){
81119788:	e0bffe03 	ldbu	r2,-8(fp)
8111978c:	10000426 	beq	r2,zero,811197a0 <alt_msgdma_start_prefetcher_with_list_addr+0x230>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
81119790:	e0bff017 	ldw	r2,-64(fp)
81119794:	10800414 	ori	r2,r2,16
81119798:	e0bff015 	stw	r2,-64(fp)
8111979c:	00000406 	br	811197b0 <alt_msgdma_start_prefetcher_with_list_addr+0x240>
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
811197a0:	e0fff017 	ldw	r3,-64(fp)
811197a4:	00bffbc4 	movi	r2,-17
811197a8:	1884703a 	and	r2,r3,r2
811197ac:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set poll-en */
	 if (poll_en){
811197b0:	e0bfff03 	ldbu	r2,-4(fp)
811197b4:	10000e26 	beq	r2,zero,811197f0 <alt_msgdma_start_prefetcher_with_list_addr+0x280>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
811197b8:	e0bff017 	ldw	r2,-64(fp)
811197bc:	10800094 	ori	r2,r2,2
811197c0:	e0bff015 	stw	r2,-64(fp)
		 if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
811197c4:	e0bffb17 	ldw	r2,-20(fp)
811197c8:	10800617 	ldw	r2,24(r2)
811197cc:	10800304 	addi	r2,r2,12
811197d0:	10800037 	ldwio	r2,0(r2)
811197d4:	10000a1e 	bne	r2,zero,81119800 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
				 dev->prefetcher_base) == 0){
			 /* set poll frequency to some non-zero default value */
			 IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
811197d8:	e0bffb17 	ldw	r2,-20(fp)
811197dc:	10800617 	ldw	r2,24(r2)
811197e0:	10800304 	addi	r2,r2,12
811197e4:	00c03fc4 	movi	r3,255
811197e8:	10c00035 	stwio	r3,0(r2)
811197ec:	00000406 	br	81119800 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
					 dev->prefetcher_base, 0xFF);
		 }
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_CLR_MASK; 
811197f0:	e0fff017 	ldw	r3,-64(fp)
811197f4:	00bfff44 	movi	r2,-3
811197f8:	1884703a 	and	r2,r3,r2
811197fc:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set the prefetcher run bit */
	 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_RUN_SET_MASK;
81119800:	e0bff017 	ldw	r2,-64(fp)
81119804:	10800054 	ori	r2,r2,1
81119808:	e0bff015 	stw	r2,-64(fp)
	 /* start the dma since run bit is set */
	 IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8111980c:	e0bffb17 	ldw	r2,-20(fp)
81119810:	10800617 	ldw	r2,24(r2)
81119814:	e0fff017 	ldw	r3,-64(fp)
81119818:	10c00035 	stwio	r3,0(r2)
	  * Now that access to the registers is complete, release the registers
	  * semaphore so that other threads can access the registers.
	  */
	 ALT_SEM_POST (dev->regs_lock);
	 
	 return 0;
8111981c:	0005883a 	mov	r2,zero
}
81119820:	e037883a 	mov	sp,fp
81119824:	df000017 	ldw	fp,0(sp)
81119828:	dec00104 	addi	sp,sp,4
8111982c:	f800283a 	ret

81119830 <alt_msgdma_start_prefetcher_with_std_desc_list>:
int alt_msgdma_start_prefetcher_with_std_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{	
81119830:	defff704 	addi	sp,sp,-36
81119834:	dfc00815 	stw	ra,32(sp)
81119838:	df000715 	stw	fp,28(sp)
8111983c:	dc400615 	stw	r17,24(sp)
81119840:	dc000515 	stw	r16,20(sp)
81119844:	df000704 	addi	fp,sp,28
81119848:	e13ffa15 	stw	r4,-24(fp)
8111984c:	e17ffb15 	stw	r5,-20(fp)
81119850:	3007883a 	mov	r3,r6
81119854:	3805883a 	mov	r2,r7
81119858:	e0fffc05 	stb	r3,-16(fp)
8111985c:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_std_list_own_by_hw_bits(list) != 0){
81119860:	e13ffb17 	ldw	r4,-20(fp)
81119864:	11194040 	call	81119404 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>
81119868:	10000226 	beq	r2,zero,81119874 <alt_msgdma_start_prefetcher_with_std_desc_list+0x44>
		return -EINVAL;
8111986c:	00bffa84 	movi	r2,-22
81119870:	00000b06 	br	811198a0 <alt_msgdma_start_prefetcher_with_std_desc_list+0x70>
	}
	
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list,
81119874:	e0bffb17 	ldw	r2,-20(fp)
81119878:	1021883a 	mov	r16,r2
8111987c:	0023883a 	mov	r17,zero
81119880:	e0fffc03 	ldbu	r3,-16(fp)
81119884:	e0bffd03 	ldbu	r2,-12(fp)
81119888:	d8800015 	stw	r2,0(sp)
8111988c:	180f883a 	mov	r7,r3
81119890:	800b883a 	mov	r5,r16
81119894:	880d883a 	mov	r6,r17
81119898:	e13ffa17 	ldw	r4,-24(fp)
8111989c:	11195700 	call	81119570 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
811198a0:	e6fffe04 	addi	sp,fp,-8
811198a4:	dfc00317 	ldw	ra,12(sp)
811198a8:	df000217 	ldw	fp,8(sp)
811198ac:	dc400117 	ldw	r17,4(sp)
811198b0:	dc000017 	ldw	r16,0(sp)
811198b4:	dec00404 	addi	sp,sp,16
811198b8:	f800283a 	ret

811198bc <alt_msgdma_start_prefetcher_with_extd_desc_list>:
int alt_msgdma_start_prefetcher_with_extd_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_extended_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
811198bc:	defff704 	addi	sp,sp,-36
811198c0:	dfc00815 	stw	ra,32(sp)
811198c4:	df000715 	stw	fp,28(sp)
811198c8:	dc400615 	stw	r17,24(sp)
811198cc:	dc000515 	stw	r16,20(sp)
811198d0:	df000704 	addi	fp,sp,28
811198d4:	e13ffa15 	stw	r4,-24(fp)
811198d8:	e17ffb15 	stw	r5,-20(fp)
811198dc:	3007883a 	mov	r3,r6
811198e0:	3805883a 	mov	r2,r7
811198e4:	e0fffc05 	stb	r3,-16(fp)
811198e8:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list) != 0){
811198ec:	e13ffb17 	ldw	r4,-20(fp)
811198f0:	111949c0 	call	8111949c <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>
811198f4:	10000226 	beq	r2,zero,81119900 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x44>
		return -EINVAL;
811198f8:	00bffa84 	movi	r2,-22
811198fc:	00000b06 	br	8111992c <alt_msgdma_start_prefetcher_with_extd_desc_list+0x70>
	}
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list, 
81119900:	e0bffb17 	ldw	r2,-20(fp)
81119904:	1021883a 	mov	r16,r2
81119908:	0023883a 	mov	r17,zero
8111990c:	e0fffc03 	ldbu	r3,-16(fp)
81119910:	e0bffd03 	ldbu	r2,-12(fp)
81119914:	d8800015 	stw	r2,0(sp)
81119918:	180f883a 	mov	r7,r3
8111991c:	800b883a 	mov	r5,r16
81119920:	880d883a 	mov	r6,r17
81119924:	e13ffa17 	ldw	r4,-24(fp)
81119928:	11195700 	call	81119570 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
8111992c:	e6fffe04 	addi	sp,fp,-8
81119930:	dfc00317 	ldw	ra,12(sp)
81119934:	df000217 	ldw	fp,8(sp)
81119938:	dc400117 	ldw	r17,4(sp)
8111993c:	dc000017 	ldw	r16,0(sp)
81119940:	dec00404 	addi	sp,sp,16
81119944:	f800283a 	ret

81119948 <alt_msgdma_open>:
 * Returns:
 * - Pointer to msgdma device instance structure, or null if the device
 *   could not be opened.
 */
alt_msgdma_dev* alt_msgdma_open (const char* name)
{
81119948:	defffc04 	addi	sp,sp,-16
8111994c:	dfc00315 	stw	ra,12(sp)
81119950:	df000215 	stw	fp,8(sp)
81119954:	df000204 	addi	fp,sp,8
81119958:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev* dev = NULL;
8111995c:	e03ffe15 	stw	zero,-8(fp)

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);
81119960:	d1601904 	addi	r5,gp,-32668
81119964:	e13fff17 	ldw	r4,-4(fp)
81119968:	111a06c0 	call	8111a06c <alt_find_dev>
8111996c:	e0bffe15 	stw	r2,-8(fp)

    if (NULL == dev)
81119970:	e0bffe17 	ldw	r2,-8(fp)
81119974:	1000041e 	bne	r2,zero,81119988 <alt_msgdma_open+0x40>
    {
        ALT_ERRNO = ENODEV;
81119978:	1117da40 	call	81117da4 <alt_get_errno>
8111997c:	1007883a 	mov	r3,r2
81119980:	008004c4 	movi	r2,19
81119984:	18800015 	stw	r2,0(r3)
    }

    return dev;
81119988:	e0bffe17 	ldw	r2,-8(fp)
}
8111998c:	e037883a 	mov	sp,fp
81119990:	dfc00117 	ldw	ra,4(sp)
81119994:	df000017 	ldw	fp,0(sp)
81119998:	dec00204 	addi	sp,sp,8
8111999c:	f800283a 	ret

811199a0 <alt_msgdma_init>:
 * This routine disables interrupts, descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_msgdma_init (alt_msgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
811199a0:	defff804 	addi	sp,sp,-32
811199a4:	dfc00715 	stw	ra,28(sp)
811199a8:	df000615 	stw	fp,24(sp)
811199ac:	df000604 	addi	fp,sp,24
811199b0:	e13ffd15 	stw	r4,-12(fp)
811199b4:	e17ffe15 	stw	r5,-8(fp)
811199b8:	e1bfff15 	stw	r6,-4(fp)
    extern alt_llist alt_msgdma_list;
    alt_u32 temporary_control;
    int error;

    if (dev->prefetcher_enable)
811199bc:	e0bffd17 	ldw	r2,-12(fp)
811199c0:	10801783 	ldbu	r2,94(r2)
811199c4:	10803fcc 	andi	r2,r2,255
811199c8:	10000b26 	beq	r2,zero,811199f8 <alt_msgdma_init+0x58>
    {
    	/* start prefetcher reset sequence */
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, 
811199cc:	e0bffd17 	ldw	r2,-12(fp)
811199d0:	10800617 	ldw	r2,24(r2)
811199d4:	00c00104 	movi	r3,4
811199d8:	10c00035 	stwio	r3,0(r2)
    			ALT_MSGDMA_PREFETCHER_CTRL_RESET_SET_MASK);
    	/* wait until hw clears the bit */
    	while(ALT_MSGDMA_PREFETCHER_CTRL_RESET_GET(
811199dc:	0001883a 	nop
811199e0:	e0bffd17 	ldw	r2,-12(fp)
811199e4:	10800617 	ldw	r2,24(r2)
811199e8:	10800037 	ldwio	r2,0(r2)
811199ec:	1080010c 	andi	r2,r2,4
811199f0:	1005d0ba 	srai	r2,r2,2
811199f4:	103ffa1e 	bne	r2,zero,811199e0 <__reset+0xfb0f99e0>
    }    
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
811199f8:	e0bffd17 	ldw	r2,-12(fp)
811199fc:	10800317 	ldw	r2,12(r2)
81119a00:	10800104 	addi	r2,r2,4
81119a04:	00c00084 	movi	r3,2
81119a08:	10c00035 	stwio	r3,0(r2)
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
81119a0c:	0001883a 	nop
81119a10:	e0bffd17 	ldw	r2,-12(fp)
81119a14:	10800317 	ldw	r2,12(r2)
81119a18:	10800037 	ldwio	r2,0(r2)
    		& ALTERA_MSGDMA_CSR_RESET_STATE_MASK));
81119a1c:	1080100c 	andi	r2,r2,64
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
81119a20:	103ffb1e 	bne	r2,zero,81119a10 <__reset+0xfb0f9a10>
    * Disable interrupts, halt descriptor processing,
    * and clear status register content
    */

    /* disable global interrupt */
    temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
81119a24:	e0bffd17 	ldw	r2,-12(fp)
81119a28:	10800317 	ldw	r2,12(r2)
81119a2c:	10800104 	addi	r2,r2,4
81119a30:	10800037 	ldwio	r2,0(r2)
81119a34:	1007883a 	mov	r3,r2
81119a38:	00bffbc4 	movi	r2,-17
81119a3c:	1884703a 	and	r2,r3,r2
81119a40:	e0bffb15 	stw	r2,-20(fp)
    		& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    /* stopping descriptor */
    temporary_control |= ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
81119a44:	e0bffb17 	ldw	r2,-20(fp)
81119a48:	10800814 	ori	r2,r2,32
81119a4c:	e0bffb15 	stw	r2,-20(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
81119a50:	e0bffd17 	ldw	r2,-12(fp)
81119a54:	10800317 	ldw	r2,12(r2)
81119a58:	10800104 	addi	r2,r2,4
81119a5c:	e0fffb17 	ldw	r3,-20(fp)
81119a60:	10c00035 	stwio	r3,0(r2)

    /* clear the CSR status register */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base, 
81119a64:	e0bffd17 	ldw	r2,-12(fp)
81119a68:	10800317 	ldw	r2,12(r2)
81119a6c:	e0fffd17 	ldw	r3,-12(fp)
81119a70:	18c00317 	ldw	r3,12(r3)
81119a74:	18c00037 	ldwio	r3,0(r3)
81119a78:	10c00035 	stwio	r3,0(r2)
    		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    
    if (dev->prefetcher_enable)
81119a7c:	e0bffd17 	ldw	r2,-12(fp)
81119a80:	10801783 	ldbu	r2,94(r2)
81119a84:	10803fcc 	andi	r2,r2,255
81119a88:	10000826 	beq	r2,zero,81119aac <alt_msgdma_init+0x10c>
    {
    	/* clear all status bits that are set, since theyre W1C */
    	IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base, 
81119a8c:	e0bffd17 	ldw	r2,-12(fp)
81119a90:	10800617 	ldw	r2,24(r2)
81119a94:	10800404 	addi	r2,r2,16
81119a98:	e0fffd17 	ldw	r3,-12(fp)
81119a9c:	18c00617 	ldw	r3,24(r3)
81119aa0:	18c00404 	addi	r3,r3,16
81119aa4:	18c00037 	ldwio	r3,0(r3)
81119aa8:	10c00035 	stwio	r3,0(r2)
    			IORD_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base));
    }

    /* Register this instance of the msgdma controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_msgdma_list);
81119aac:	d1601904 	addi	r5,gp,-32668
81119ab0:	e13ffd17 	ldw	r4,-12(fp)
81119ab4:	1119f080 	call	81119f08 <alt_dev_llist_insert>
81119ab8:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
81119abc:	e0bffc15 	stw	r2,-16(fp)
            
    if (!error)
81119ac0:	e0bffc17 	ldw	r2,-16(fp)
81119ac4:	1000081e 	bne	r2,zero,81119ae8 <alt_msgdma_init+0x148>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
81119ac8:	d8000015 	stw	zero,0(sp)
81119acc:	e1fffd17 	ldw	r7,-12(fp)
81119ad0:	01a04474 	movhi	r6,33041
81119ad4:	319fea04 	addi	r6,r6,32680
81119ad8:	e17fff17 	ldw	r5,-4(fp)
81119adc:	e13ffe17 	ldw	r4,-8(fp)
81119ae0:	111a0fc0 	call	8111a0fc <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }
    
    return;
81119ae4:	00000406 	br	81119af8 <alt_msgdma_init+0x158>
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
81119ae8:	012044b4 	movhi	r4,33042
81119aec:	21317e04 	addi	r4,r4,-14856
81119af0:	111a7300 	call	8111a730 <alt_printf>
    }
    
    return;
81119af4:	0001883a 	nop

}
81119af8:	e037883a 	mov	sp,fp
81119afc:	dfc00117 	ldw	ra,4(sp)
81119b00:	df000017 	ldw	fp,0(sp)
81119b04:	dec00204 	addi	sp,sp,8
81119b08:	f800283a 	ret

81119b0c <alt_msgdma_register_callback>:
void alt_msgdma_register_callback(
	alt_msgdma_dev *dev,
	alt_msgdma_callback callback,
	alt_u32 control,
	void *context)
{
81119b0c:	defffb04 	addi	sp,sp,-20
81119b10:	df000415 	stw	fp,16(sp)
81119b14:	df000404 	addi	fp,sp,16
81119b18:	e13ffc15 	stw	r4,-16(fp)
81119b1c:	e17ffd15 	stw	r5,-12(fp)
81119b20:	e1bffe15 	stw	r6,-8(fp)
81119b24:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
81119b28:	e0bffc17 	ldw	r2,-16(fp)
81119b2c:	e0fffd17 	ldw	r3,-12(fp)
81119b30:	10c00b15 	stw	r3,44(r2)
    dev->callback_context = context;
81119b34:	e0bffc17 	ldw	r2,-16(fp)
81119b38:	e0ffff17 	ldw	r3,-4(fp)
81119b3c:	10c00c15 	stw	r3,48(r2)
    dev->control          = control;
81119b40:	e0bffc17 	ldw	r2,-16(fp)
81119b44:	e0fffe17 	ldw	r3,-8(fp)
81119b48:	10c00d15 	stw	r3,52(r2)

    return ;
81119b4c:	0001883a 	nop
}
81119b50:	e037883a 	mov	sp,fp
81119b54:	df000017 	ldw	fp,0(sp)
81119b58:	dec00104 	addi	sp,sp,4
81119b5c:	f800283a 	ret

81119b60 <alt_msgdma_standard_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_standard_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
81119b60:	defffc04 	addi	sp,sp,-16
81119b64:	dfc00315 	stw	ra,12(sp)
81119b68:	df000215 	stw	fp,8(sp)
81119b6c:	df000204 	addi	fp,sp,8
81119b70:	e13ffe15 	stw	r4,-8(fp)
81119b74:	e17fff15 	stw	r5,-4(fp)
   /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
    return alt_msgdma_descriptor_async_transfer(dev, desc, NULL);
81119b78:	000d883a 	mov	r6,zero
81119b7c:	e17fff17 	ldw	r5,-4(fp)
81119b80:	e13ffe17 	ldw	r4,-8(fp)
81119b84:	11183140 	call	81118314 <alt_msgdma_descriptor_async_transfer>

}
81119b88:	e037883a 	mov	sp,fp
81119b8c:	dfc00117 	ldw	ra,4(sp)
81119b90:	df000017 	ldw	fp,0(sp)
81119b94:	dec00204 	addi	sp,sp,8
81119b98:	f800283a 	ret

81119b9c <alt_msgdma_extended_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_extended_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
81119b9c:	defffc04 	addi	sp,sp,-16
81119ba0:	dfc00315 	stw	ra,12(sp)
81119ba4:	df000215 	stw	fp,8(sp)
81119ba8:	df000204 	addi	fp,sp,8
81119bac:	e13ffe15 	stw	r4,-8(fp)
81119bb0:	e17fff15 	stw	r5,-4(fp)
    /*
    * Error detection/handling should be performed at the application
    * or callback level as appropriate.
    */
    return alt_msgdma_descriptor_async_transfer(dev, NULL, desc);
81119bb4:	e1bfff17 	ldw	r6,-4(fp)
81119bb8:	000b883a 	mov	r5,zero
81119bbc:	e13ffe17 	ldw	r4,-8(fp)
81119bc0:	11183140 	call	81118314 <alt_msgdma_descriptor_async_transfer>
}
81119bc4:	e037883a 	mov	sp,fp
81119bc8:	dfc00117 	ldw	ra,4(sp)
81119bcc:	df000017 	ldw	fp,0(sp)
81119bd0:	dec00204 	addi	sp,sp,8
81119bd4:	f800283a 	ret

81119bd8 <alt_msgdma_standard_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_standard_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
81119bd8:	defffc04 	addi	sp,sp,-16
81119bdc:	dfc00315 	stw	ra,12(sp)
81119be0:	df000215 	stw	fp,8(sp)
81119be4:	df000204 	addi	fp,sp,8
81119be8:	e13ffe15 	stw	r4,-8(fp)
81119bec:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, desc, NULL);
81119bf0:	000d883a 	mov	r6,zero
81119bf4:	e17fff17 	ldw	r5,-4(fp)
81119bf8:	e13ffe17 	ldw	r4,-8(fp)
81119bfc:	11185e40 	call	811185e4 <alt_msgdma_descriptor_sync_transfer>
}
81119c00:	e037883a 	mov	sp,fp
81119c04:	dfc00117 	ldw	ra,4(sp)
81119c08:	df000017 	ldw	fp,0(sp)
81119c0c:	dec00204 	addi	sp,sp,8
81119c10:	f800283a 	ret

81119c14 <alt_msgdma_extended_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_extended_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
81119c14:	defffc04 	addi	sp,sp,-16
81119c18:	dfc00315 	stw	ra,12(sp)
81119c1c:	df000215 	stw	fp,8(sp)
81119c20:	df000204 	addi	fp,sp,8
81119c24:	e13ffe15 	stw	r4,-8(fp)
81119c28:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, NULL, desc);
81119c2c:	e1bfff17 	ldw	r6,-4(fp)
81119c30:	000b883a 	mov	r5,zero
81119c34:	e13ffe17 	ldw	r4,-8(fp)
81119c38:	11185e40 	call	811185e4 <alt_msgdma_descriptor_sync_transfer>
}
81119c3c:	e037883a 	mov	sp,fp
81119c40:	dfc00117 	ldw	ra,4(sp)
81119c44:	df000017 	ldw	fp,0(sp)
81119c48:	dec00204 	addi	sp,sp,8
81119c4c:	f800283a 	ret

81119c50 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
81119c50:	defff504 	addi	sp,sp,-44
81119c54:	df000a15 	stw	fp,40(sp)
81119c58:	df000a04 	addi	fp,sp,40
81119c5c:	e13ffc15 	stw	r4,-16(fp)
81119c60:	e17ffd15 	stw	r5,-12(fp)
81119c64:	e1bffe15 	stw	r6,-8(fp)
81119c68:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
81119c6c:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81119c70:	d0a03b17 	ldw	r2,-32532(gp)
  
  if (alt_ticks_per_second ())
81119c74:	10003c26 	beq	r2,zero,81119d68 <alt_alarm_start+0x118>
  {
    if (alarm)
81119c78:	e0bffc17 	ldw	r2,-16(fp)
81119c7c:	10003826 	beq	r2,zero,81119d60 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
81119c80:	e0bffc17 	ldw	r2,-16(fp)
81119c84:	e0fffe17 	ldw	r3,-8(fp)
81119c88:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
81119c8c:	e0bffc17 	ldw	r2,-16(fp)
81119c90:	e0ffff17 	ldw	r3,-4(fp)
81119c94:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81119c98:	0005303a 	rdctl	r2,status
81119c9c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81119ca0:	e0fff917 	ldw	r3,-28(fp)
81119ca4:	00bfff84 	movi	r2,-2
81119ca8:	1884703a 	and	r2,r3,r2
81119cac:	1001703a 	wrctl	status,r2
  
  return context;
81119cb0:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
81119cb4:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81119cb8:	d0a03c17 	ldw	r2,-32528(gp)
      
      current_nticks = alt_nticks();
81119cbc:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
81119cc0:	e0fffd17 	ldw	r3,-12(fp)
81119cc4:	e0bff617 	ldw	r2,-40(fp)
81119cc8:	1885883a 	add	r2,r3,r2
81119ccc:	10c00044 	addi	r3,r2,1
81119cd0:	e0bffc17 	ldw	r2,-16(fp)
81119cd4:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
81119cd8:	e0bffc17 	ldw	r2,-16(fp)
81119cdc:	10c00217 	ldw	r3,8(r2)
81119ce0:	e0bff617 	ldw	r2,-40(fp)
81119ce4:	1880042e 	bgeu	r3,r2,81119cf8 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
81119ce8:	e0bffc17 	ldw	r2,-16(fp)
81119cec:	00c00044 	movi	r3,1
81119cf0:	10c00405 	stb	r3,16(r2)
81119cf4:	00000206 	br	81119d00 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
81119cf8:	e0bffc17 	ldw	r2,-16(fp)
81119cfc:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
81119d00:	e0bffc17 	ldw	r2,-16(fp)
81119d04:	d0e01504 	addi	r3,gp,-32684
81119d08:	e0fffa15 	stw	r3,-24(fp)
81119d0c:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
81119d10:	e0bffb17 	ldw	r2,-20(fp)
81119d14:	e0fffa17 	ldw	r3,-24(fp)
81119d18:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
81119d1c:	e0bffa17 	ldw	r2,-24(fp)
81119d20:	10c00017 	ldw	r3,0(r2)
81119d24:	e0bffb17 	ldw	r2,-20(fp)
81119d28:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
81119d2c:	e0bffa17 	ldw	r2,-24(fp)
81119d30:	10800017 	ldw	r2,0(r2)
81119d34:	e0fffb17 	ldw	r3,-20(fp)
81119d38:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
81119d3c:	e0bffa17 	ldw	r2,-24(fp)
81119d40:	e0fffb17 	ldw	r3,-20(fp)
81119d44:	10c00015 	stw	r3,0(r2)
81119d48:	e0bff817 	ldw	r2,-32(fp)
81119d4c:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81119d50:	e0bff717 	ldw	r2,-36(fp)
81119d54:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
81119d58:	0005883a 	mov	r2,zero
81119d5c:	00000306 	br	81119d6c <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
81119d60:	00bffa84 	movi	r2,-22
81119d64:	00000106 	br	81119d6c <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
81119d68:	00bfde84 	movi	r2,-134
  }
}
81119d6c:	e037883a 	mov	sp,fp
81119d70:	df000017 	ldw	fp,0(sp)
81119d74:	dec00104 	addi	sp,sp,4
81119d78:	f800283a 	ret

81119d7c <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
81119d7c:	defffb04 	addi	sp,sp,-20
81119d80:	df000415 	stw	fp,16(sp)
81119d84:	df000404 	addi	fp,sp,16
81119d88:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
81119d8c:	008000c4 	movi	r2,3
81119d90:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
81119d94:	e0fffd17 	ldw	r3,-12(fp)
81119d98:	008003f4 	movhi	r2,15
81119d9c:	10909004 	addi	r2,r2,16960
81119da0:	1887383a 	mul	r3,r3,r2
81119da4:	00817db4 	movhi	r2,1526
81119da8:	10b84004 	addi	r2,r2,-7936
81119dac:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
81119db0:	00a00034 	movhi	r2,32768
81119db4:	10bfffc4 	addi	r2,r2,-1
81119db8:	10c5203a 	divu	r2,r2,r3
81119dbc:	e0ffff17 	ldw	r3,-4(fp)
81119dc0:	1885203a 	divu	r2,r3,r2
81119dc4:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
81119dc8:	e0bffe17 	ldw	r2,-8(fp)
81119dcc:	10002526 	beq	r2,zero,81119e64 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
81119dd0:	e03ffc15 	stw	zero,-16(fp)
81119dd4:	00001406 	br	81119e28 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
81119dd8:	00a00034 	movhi	r2,32768
81119ddc:	10bfffc4 	addi	r2,r2,-1
81119de0:	10bfffc4 	addi	r2,r2,-1
81119de4:	103ffe1e 	bne	r2,zero,81119de0 <__reset+0xfb0f9de0>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
81119de8:	e0fffd17 	ldw	r3,-12(fp)
81119dec:	008003f4 	movhi	r2,15
81119df0:	10909004 	addi	r2,r2,16960
81119df4:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
81119df8:	00817db4 	movhi	r2,1526
81119dfc:	10b84004 	addi	r2,r2,-7936
81119e00:	10c7203a 	divu	r3,r2,r3
81119e04:	00a00034 	movhi	r2,32768
81119e08:	10bfffc4 	addi	r2,r2,-1
81119e0c:	10c5203a 	divu	r2,r2,r3
81119e10:	e0ffff17 	ldw	r3,-4(fp)
81119e14:	1885c83a 	sub	r2,r3,r2
81119e18:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
81119e1c:	e0bffc17 	ldw	r2,-16(fp)
81119e20:	10800044 	addi	r2,r2,1
81119e24:	e0bffc15 	stw	r2,-16(fp)
81119e28:	e0fffc17 	ldw	r3,-16(fp)
81119e2c:	e0bffe17 	ldw	r2,-8(fp)
81119e30:	18bfe916 	blt	r3,r2,81119dd8 <__reset+0xfb0f9dd8>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
81119e34:	e0fffd17 	ldw	r3,-12(fp)
81119e38:	008003f4 	movhi	r2,15
81119e3c:	10909004 	addi	r2,r2,16960
81119e40:	1887383a 	mul	r3,r3,r2
81119e44:	00817db4 	movhi	r2,1526
81119e48:	10b84004 	addi	r2,r2,-7936
81119e4c:	10c7203a 	divu	r3,r2,r3
81119e50:	e0bfff17 	ldw	r2,-4(fp)
81119e54:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
81119e58:	10bfffc4 	addi	r2,r2,-1
81119e5c:	103ffe1e 	bne	r2,zero,81119e58 <__reset+0xfb0f9e58>
81119e60:	00000b06 	br	81119e90 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
81119e64:	e0fffd17 	ldw	r3,-12(fp)
81119e68:	008003f4 	movhi	r2,15
81119e6c:	10909004 	addi	r2,r2,16960
81119e70:	1887383a 	mul	r3,r3,r2
81119e74:	00817db4 	movhi	r2,1526
81119e78:	10b84004 	addi	r2,r2,-7936
81119e7c:	10c7203a 	divu	r3,r2,r3
81119e80:	e0bfff17 	ldw	r2,-4(fp)
81119e84:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
81119e88:	10bfffc4 	addi	r2,r2,-1
81119e8c:	00bffe16 	blt	zero,r2,81119e88 <__reset+0xfb0f9e88>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
81119e90:	0005883a 	mov	r2,zero
}
81119e94:	e037883a 	mov	sp,fp
81119e98:	df000017 	ldw	fp,0(sp)
81119e9c:	dec00104 	addi	sp,sp,4
81119ea0:	f800283a 	ret

81119ea4 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
81119ea4:	defffd04 	addi	sp,sp,-12
81119ea8:	df000215 	stw	fp,8(sp)
81119eac:	df000204 	addi	fp,sp,8
81119eb0:	e13ffe15 	stw	r4,-8(fp)
81119eb4:	e17fff15 	stw	r5,-4(fp)
  {
    ALT_FLUSH_DATA(i);
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
81119eb8:	0001883a 	nop
81119ebc:	e037883a 	mov	sp,fp
81119ec0:	df000017 	ldw	fp,0(sp)
81119ec4:	dec00104 	addi	sp,sp,4
81119ec8:	f800283a 	ret

81119ecc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81119ecc:	defffe04 	addi	sp,sp,-8
81119ed0:	dfc00115 	stw	ra,4(sp)
81119ed4:	df000015 	stw	fp,0(sp)
81119ed8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81119edc:	d0a01317 	ldw	r2,-32692(gp)
81119ee0:	10000326 	beq	r2,zero,81119ef0 <alt_get_errno+0x24>
81119ee4:	d0a01317 	ldw	r2,-32692(gp)
81119ee8:	103ee83a 	callr	r2
81119eec:	00000106 	br	81119ef4 <alt_get_errno+0x28>
81119ef0:	d0a03704 	addi	r2,gp,-32548
}
81119ef4:	e037883a 	mov	sp,fp
81119ef8:	dfc00117 	ldw	ra,4(sp)
81119efc:	df000017 	ldw	fp,0(sp)
81119f00:	dec00204 	addi	sp,sp,8
81119f04:	f800283a 	ret

81119f08 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
81119f08:	defffa04 	addi	sp,sp,-24
81119f0c:	dfc00515 	stw	ra,20(sp)
81119f10:	df000415 	stw	fp,16(sp)
81119f14:	df000404 	addi	fp,sp,16
81119f18:	e13ffe15 	stw	r4,-8(fp)
81119f1c:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
81119f20:	e0bffe17 	ldw	r2,-8(fp)
81119f24:	10000326 	beq	r2,zero,81119f34 <alt_dev_llist_insert+0x2c>
81119f28:	e0bffe17 	ldw	r2,-8(fp)
81119f2c:	10800217 	ldw	r2,8(r2)
81119f30:	1000061e 	bne	r2,zero,81119f4c <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
81119f34:	1119ecc0 	call	81119ecc <alt_get_errno>
81119f38:	1007883a 	mov	r3,r2
81119f3c:	00800584 	movi	r2,22
81119f40:	18800015 	stw	r2,0(r3)
    return -EINVAL;
81119f44:	00bffa84 	movi	r2,-22
81119f48:	00001306 	br	81119f98 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
81119f4c:	e0bffe17 	ldw	r2,-8(fp)
81119f50:	e0ffff17 	ldw	r3,-4(fp)
81119f54:	e0fffc15 	stw	r3,-16(fp)
81119f58:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
81119f5c:	e0bffd17 	ldw	r2,-12(fp)
81119f60:	e0fffc17 	ldw	r3,-16(fp)
81119f64:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
81119f68:	e0bffc17 	ldw	r2,-16(fp)
81119f6c:	10c00017 	ldw	r3,0(r2)
81119f70:	e0bffd17 	ldw	r2,-12(fp)
81119f74:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
81119f78:	e0bffc17 	ldw	r2,-16(fp)
81119f7c:	10800017 	ldw	r2,0(r2)
81119f80:	e0fffd17 	ldw	r3,-12(fp)
81119f84:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
81119f88:	e0bffc17 	ldw	r2,-16(fp)
81119f8c:	e0fffd17 	ldw	r3,-12(fp)
81119f90:	10c00015 	stw	r3,0(r2)

  return 0;  
81119f94:	0005883a 	mov	r2,zero
}
81119f98:	e037883a 	mov	sp,fp
81119f9c:	dfc00117 	ldw	ra,4(sp)
81119fa0:	df000017 	ldw	fp,0(sp)
81119fa4:	dec00204 	addi	sp,sp,8
81119fa8:	f800283a 	ret

81119fac <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
81119fac:	defffd04 	addi	sp,sp,-12
81119fb0:	dfc00215 	stw	ra,8(sp)
81119fb4:	df000115 	stw	fp,4(sp)
81119fb8:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
81119fbc:	00a044b4 	movhi	r2,33042
81119fc0:	10abe504 	addi	r2,r2,-20588
81119fc4:	e0bfff15 	stw	r2,-4(fp)
81119fc8:	00000606 	br	81119fe4 <_do_ctors+0x38>
        (*ctor) (); 
81119fcc:	e0bfff17 	ldw	r2,-4(fp)
81119fd0:	10800017 	ldw	r2,0(r2)
81119fd4:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
81119fd8:	e0bfff17 	ldw	r2,-4(fp)
81119fdc:	10bfff04 	addi	r2,r2,-4
81119fe0:	e0bfff15 	stw	r2,-4(fp)
81119fe4:	e0ffff17 	ldw	r3,-4(fp)
81119fe8:	00a044b4 	movhi	r2,33042
81119fec:	10abe604 	addi	r2,r2,-20584
81119ff0:	18bff62e 	bgeu	r3,r2,81119fcc <__reset+0xfb0f9fcc>
        (*ctor) (); 
}
81119ff4:	0001883a 	nop
81119ff8:	e037883a 	mov	sp,fp
81119ffc:	dfc00117 	ldw	ra,4(sp)
8111a000:	df000017 	ldw	fp,0(sp)
8111a004:	dec00204 	addi	sp,sp,8
8111a008:	f800283a 	ret

8111a00c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
8111a00c:	defffd04 	addi	sp,sp,-12
8111a010:	dfc00215 	stw	ra,8(sp)
8111a014:	df000115 	stw	fp,4(sp)
8111a018:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
8111a01c:	00a044b4 	movhi	r2,33042
8111a020:	10abe504 	addi	r2,r2,-20588
8111a024:	e0bfff15 	stw	r2,-4(fp)
8111a028:	00000606 	br	8111a044 <_do_dtors+0x38>
        (*dtor) (); 
8111a02c:	e0bfff17 	ldw	r2,-4(fp)
8111a030:	10800017 	ldw	r2,0(r2)
8111a034:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
8111a038:	e0bfff17 	ldw	r2,-4(fp)
8111a03c:	10bfff04 	addi	r2,r2,-4
8111a040:	e0bfff15 	stw	r2,-4(fp)
8111a044:	e0ffff17 	ldw	r3,-4(fp)
8111a048:	00a044b4 	movhi	r2,33042
8111a04c:	10abe604 	addi	r2,r2,-20584
8111a050:	18bff62e 	bgeu	r3,r2,8111a02c <__reset+0xfb0fa02c>
        (*dtor) (); 
}
8111a054:	0001883a 	nop
8111a058:	e037883a 	mov	sp,fp
8111a05c:	dfc00117 	ldw	ra,4(sp)
8111a060:	df000017 	ldw	fp,0(sp)
8111a064:	dec00204 	addi	sp,sp,8
8111a068:	f800283a 	ret

8111a06c <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
8111a06c:	defffa04 	addi	sp,sp,-24
8111a070:	dfc00515 	stw	ra,20(sp)
8111a074:	df000415 	stw	fp,16(sp)
8111a078:	df000404 	addi	fp,sp,16
8111a07c:	e13ffe15 	stw	r4,-8(fp)
8111a080:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
8111a084:	e0bfff17 	ldw	r2,-4(fp)
8111a088:	10800017 	ldw	r2,0(r2)
8111a08c:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
8111a090:	e13ffe17 	ldw	r4,-8(fp)
8111a094:	1108d9c0 	call	81108d9c <strlen>
8111a098:	10800044 	addi	r2,r2,1
8111a09c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
8111a0a0:	00000d06 	br	8111a0d8 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
8111a0a4:	e0bffc17 	ldw	r2,-16(fp)
8111a0a8:	10800217 	ldw	r2,8(r2)
8111a0ac:	e0fffd17 	ldw	r3,-12(fp)
8111a0b0:	180d883a 	mov	r6,r3
8111a0b4:	e17ffe17 	ldw	r5,-8(fp)
8111a0b8:	1009883a 	mov	r4,r2
8111a0bc:	111ac500 	call	8111ac50 <memcmp>
8111a0c0:	1000021e 	bne	r2,zero,8111a0cc <alt_find_dev+0x60>
    {
      /* match found */

      return next;
8111a0c4:	e0bffc17 	ldw	r2,-16(fp)
8111a0c8:	00000706 	br	8111a0e8 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
8111a0cc:	e0bffc17 	ldw	r2,-16(fp)
8111a0d0:	10800017 	ldw	r2,0(r2)
8111a0d4:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
8111a0d8:	e0fffc17 	ldw	r3,-16(fp)
8111a0dc:	e0bfff17 	ldw	r2,-4(fp)
8111a0e0:	18bff01e 	bne	r3,r2,8111a0a4 <__reset+0xfb0fa0a4>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
8111a0e4:	0005883a 	mov	r2,zero
}
8111a0e8:	e037883a 	mov	sp,fp
8111a0ec:	dfc00117 	ldw	ra,4(sp)
8111a0f0:	df000017 	ldw	fp,0(sp)
8111a0f4:	dec00204 	addi	sp,sp,8
8111a0f8:	f800283a 	ret

8111a0fc <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
8111a0fc:	defff904 	addi	sp,sp,-28
8111a100:	dfc00615 	stw	ra,24(sp)
8111a104:	df000515 	stw	fp,20(sp)
8111a108:	df000504 	addi	fp,sp,20
8111a10c:	e13ffc15 	stw	r4,-16(fp)
8111a110:	e17ffd15 	stw	r5,-12(fp)
8111a114:	e1bffe15 	stw	r6,-8(fp)
8111a118:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
8111a11c:	e0800217 	ldw	r2,8(fp)
8111a120:	d8800015 	stw	r2,0(sp)
8111a124:	e1ffff17 	ldw	r7,-4(fp)
8111a128:	e1bffe17 	ldw	r6,-8(fp)
8111a12c:	e17ffd17 	ldw	r5,-12(fp)
8111a130:	e13ffc17 	ldw	r4,-16(fp)
8111a134:	111a2ac0 	call	8111a2ac <alt_iic_isr_register>
}  
8111a138:	e037883a 	mov	sp,fp
8111a13c:	dfc00117 	ldw	ra,4(sp)
8111a140:	df000017 	ldw	fp,0(sp)
8111a144:	dec00204 	addi	sp,sp,8
8111a148:	f800283a 	ret

8111a14c <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
8111a14c:	defff904 	addi	sp,sp,-28
8111a150:	df000615 	stw	fp,24(sp)
8111a154:	df000604 	addi	fp,sp,24
8111a158:	e13ffe15 	stw	r4,-8(fp)
8111a15c:	e17fff15 	stw	r5,-4(fp)
8111a160:	e0bfff17 	ldw	r2,-4(fp)
8111a164:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111a168:	0005303a 	rdctl	r2,status
8111a16c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111a170:	e0fffb17 	ldw	r3,-20(fp)
8111a174:	00bfff84 	movi	r2,-2
8111a178:	1884703a 	and	r2,r3,r2
8111a17c:	1001703a 	wrctl	status,r2
  
  return context;
8111a180:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8111a184:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
8111a188:	00c00044 	movi	r3,1
8111a18c:	e0bffa17 	ldw	r2,-24(fp)
8111a190:	1884983a 	sll	r2,r3,r2
8111a194:	1007883a 	mov	r3,r2
8111a198:	d0a03d17 	ldw	r2,-32524(gp)
8111a19c:	1884b03a 	or	r2,r3,r2
8111a1a0:	d0a03d15 	stw	r2,-32524(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8111a1a4:	d0a03d17 	ldw	r2,-32524(gp)
8111a1a8:	100170fa 	wrctl	ienable,r2
8111a1ac:	e0bffc17 	ldw	r2,-16(fp)
8111a1b0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111a1b4:	e0bffd17 	ldw	r2,-12(fp)
8111a1b8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8111a1bc:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
8111a1c0:	0001883a 	nop
}
8111a1c4:	e037883a 	mov	sp,fp
8111a1c8:	df000017 	ldw	fp,0(sp)
8111a1cc:	dec00104 	addi	sp,sp,4
8111a1d0:	f800283a 	ret

8111a1d4 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
8111a1d4:	defff904 	addi	sp,sp,-28
8111a1d8:	df000615 	stw	fp,24(sp)
8111a1dc:	df000604 	addi	fp,sp,24
8111a1e0:	e13ffe15 	stw	r4,-8(fp)
8111a1e4:	e17fff15 	stw	r5,-4(fp)
8111a1e8:	e0bfff17 	ldw	r2,-4(fp)
8111a1ec:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111a1f0:	0005303a 	rdctl	r2,status
8111a1f4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111a1f8:	e0fffb17 	ldw	r3,-20(fp)
8111a1fc:	00bfff84 	movi	r2,-2
8111a200:	1884703a 	and	r2,r3,r2
8111a204:	1001703a 	wrctl	status,r2
  
  return context;
8111a208:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8111a20c:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
8111a210:	00c00044 	movi	r3,1
8111a214:	e0bffa17 	ldw	r2,-24(fp)
8111a218:	1884983a 	sll	r2,r3,r2
8111a21c:	0084303a 	nor	r2,zero,r2
8111a220:	1007883a 	mov	r3,r2
8111a224:	d0a03d17 	ldw	r2,-32524(gp)
8111a228:	1884703a 	and	r2,r3,r2
8111a22c:	d0a03d15 	stw	r2,-32524(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8111a230:	d0a03d17 	ldw	r2,-32524(gp)
8111a234:	100170fa 	wrctl	ienable,r2
8111a238:	e0bffc17 	ldw	r2,-16(fp)
8111a23c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111a240:	e0bffd17 	ldw	r2,-12(fp)
8111a244:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8111a248:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
8111a24c:	0001883a 	nop
}
8111a250:	e037883a 	mov	sp,fp
8111a254:	df000017 	ldw	fp,0(sp)
8111a258:	dec00104 	addi	sp,sp,4
8111a25c:	f800283a 	ret

8111a260 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
8111a260:	defffc04 	addi	sp,sp,-16
8111a264:	df000315 	stw	fp,12(sp)
8111a268:	df000304 	addi	fp,sp,12
8111a26c:	e13ffe15 	stw	r4,-8(fp)
8111a270:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
8111a274:	000530fa 	rdctl	r2,ienable
8111a278:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
8111a27c:	00c00044 	movi	r3,1
8111a280:	e0bfff17 	ldw	r2,-4(fp)
8111a284:	1884983a 	sll	r2,r3,r2
8111a288:	1007883a 	mov	r3,r2
8111a28c:	e0bffd17 	ldw	r2,-12(fp)
8111a290:	1884703a 	and	r2,r3,r2
8111a294:	1004c03a 	cmpne	r2,r2,zero
8111a298:	10803fcc 	andi	r2,r2,255
}
8111a29c:	e037883a 	mov	sp,fp
8111a2a0:	df000017 	ldw	fp,0(sp)
8111a2a4:	dec00104 	addi	sp,sp,4
8111a2a8:	f800283a 	ret

8111a2ac <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
8111a2ac:	defff504 	addi	sp,sp,-44
8111a2b0:	dfc00a15 	stw	ra,40(sp)
8111a2b4:	df000915 	stw	fp,36(sp)
8111a2b8:	df000904 	addi	fp,sp,36
8111a2bc:	e13ffc15 	stw	r4,-16(fp)
8111a2c0:	e17ffd15 	stw	r5,-12(fp)
8111a2c4:	e1bffe15 	stw	r6,-8(fp)
8111a2c8:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
8111a2cc:	00bffa84 	movi	r2,-22
8111a2d0:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
8111a2d4:	e0bffd17 	ldw	r2,-12(fp)
8111a2d8:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
8111a2dc:	e0bff817 	ldw	r2,-32(fp)
8111a2e0:	10800808 	cmpgei	r2,r2,32
8111a2e4:	1000271e 	bne	r2,zero,8111a384 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111a2e8:	0005303a 	rdctl	r2,status
8111a2ec:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111a2f0:	e0fffb17 	ldw	r3,-20(fp)
8111a2f4:	00bfff84 	movi	r2,-2
8111a2f8:	1884703a 	and	r2,r3,r2
8111a2fc:	1001703a 	wrctl	status,r2
  
  return context;
8111a300:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
8111a304:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
8111a308:	00a044b4 	movhi	r2,33042
8111a30c:	10b9fe04 	addi	r2,r2,-6152
8111a310:	e0fff817 	ldw	r3,-32(fp)
8111a314:	180690fa 	slli	r3,r3,3
8111a318:	10c5883a 	add	r2,r2,r3
8111a31c:	e0fffe17 	ldw	r3,-8(fp)
8111a320:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
8111a324:	00a044b4 	movhi	r2,33042
8111a328:	10b9fe04 	addi	r2,r2,-6152
8111a32c:	e0fff817 	ldw	r3,-32(fp)
8111a330:	180690fa 	slli	r3,r3,3
8111a334:	10c5883a 	add	r2,r2,r3
8111a338:	10800104 	addi	r2,r2,4
8111a33c:	e0ffff17 	ldw	r3,-4(fp)
8111a340:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
8111a344:	e0bffe17 	ldw	r2,-8(fp)
8111a348:	10000526 	beq	r2,zero,8111a360 <alt_iic_isr_register+0xb4>
8111a34c:	e0bff817 	ldw	r2,-32(fp)
8111a350:	100b883a 	mov	r5,r2
8111a354:	e13ffc17 	ldw	r4,-16(fp)
8111a358:	111a14c0 	call	8111a14c <alt_ic_irq_enable>
8111a35c:	00000406 	br	8111a370 <alt_iic_isr_register+0xc4>
8111a360:	e0bff817 	ldw	r2,-32(fp)
8111a364:	100b883a 	mov	r5,r2
8111a368:	e13ffc17 	ldw	r4,-16(fp)
8111a36c:	111a1d40 	call	8111a1d4 <alt_ic_irq_disable>
8111a370:	e0bff715 	stw	r2,-36(fp)
8111a374:	e0bffa17 	ldw	r2,-24(fp)
8111a378:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111a37c:	e0bff917 	ldw	r2,-28(fp)
8111a380:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
8111a384:	e0bff717 	ldw	r2,-36(fp)
}
8111a388:	e037883a 	mov	sp,fp
8111a38c:	dfc00117 	ldw	ra,4(sp)
8111a390:	df000017 	ldw	fp,0(sp)
8111a394:	dec00204 	addi	sp,sp,8
8111a398:	f800283a 	ret

8111a39c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
8111a39c:	defff904 	addi	sp,sp,-28
8111a3a0:	dfc00615 	stw	ra,24(sp)
8111a3a4:	df000515 	stw	fp,20(sp)
8111a3a8:	df000504 	addi	fp,sp,20
8111a3ac:	e13ffc15 	stw	r4,-16(fp)
8111a3b0:	e17ffd15 	stw	r5,-12(fp)
8111a3b4:	e1bffe15 	stw	r6,-8(fp)
8111a3b8:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
8111a3bc:	e1bfff17 	ldw	r6,-4(fp)
8111a3c0:	e17ffe17 	ldw	r5,-8(fp)
8111a3c4:	e13ffd17 	ldw	r4,-12(fp)
8111a3c8:	111a5dc0 	call	8111a5dc <open>
8111a3cc:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
8111a3d0:	e0bffb17 	ldw	r2,-20(fp)
8111a3d4:	10001c16 	blt	r2,zero,8111a448 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
8111a3d8:	00a044b4 	movhi	r2,33042
8111a3dc:	10b3b904 	addi	r2,r2,-12572
8111a3e0:	e0fffb17 	ldw	r3,-20(fp)
8111a3e4:	18c00324 	muli	r3,r3,12
8111a3e8:	10c5883a 	add	r2,r2,r3
8111a3ec:	10c00017 	ldw	r3,0(r2)
8111a3f0:	e0bffc17 	ldw	r2,-16(fp)
8111a3f4:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
8111a3f8:	00a044b4 	movhi	r2,33042
8111a3fc:	10b3b904 	addi	r2,r2,-12572
8111a400:	e0fffb17 	ldw	r3,-20(fp)
8111a404:	18c00324 	muli	r3,r3,12
8111a408:	10c5883a 	add	r2,r2,r3
8111a40c:	10800104 	addi	r2,r2,4
8111a410:	10c00017 	ldw	r3,0(r2)
8111a414:	e0bffc17 	ldw	r2,-16(fp)
8111a418:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
8111a41c:	00a044b4 	movhi	r2,33042
8111a420:	10b3b904 	addi	r2,r2,-12572
8111a424:	e0fffb17 	ldw	r3,-20(fp)
8111a428:	18c00324 	muli	r3,r3,12
8111a42c:	10c5883a 	add	r2,r2,r3
8111a430:	10800204 	addi	r2,r2,8
8111a434:	10c00017 	ldw	r3,0(r2)
8111a438:	e0bffc17 	ldw	r2,-16(fp)
8111a43c:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
8111a440:	e13ffb17 	ldw	r4,-20(fp)
8111a444:	11156400 	call	81115640 <alt_release_fd>
  }
} 
8111a448:	0001883a 	nop
8111a44c:	e037883a 	mov	sp,fp
8111a450:	dfc00117 	ldw	ra,4(sp)
8111a454:	df000017 	ldw	fp,0(sp)
8111a458:	dec00204 	addi	sp,sp,8
8111a45c:	f800283a 	ret

8111a460 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
8111a460:	defffb04 	addi	sp,sp,-20
8111a464:	dfc00415 	stw	ra,16(sp)
8111a468:	df000315 	stw	fp,12(sp)
8111a46c:	df000304 	addi	fp,sp,12
8111a470:	e13ffd15 	stw	r4,-12(fp)
8111a474:	e17ffe15 	stw	r5,-8(fp)
8111a478:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
8111a47c:	01c07fc4 	movi	r7,511
8111a480:	01800044 	movi	r6,1
8111a484:	e17ffd17 	ldw	r5,-12(fp)
8111a488:	012044b4 	movhi	r4,33042
8111a48c:	2133bc04 	addi	r4,r4,-12560
8111a490:	111a39c0 	call	8111a39c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
8111a494:	01c07fc4 	movi	r7,511
8111a498:	000d883a 	mov	r6,zero
8111a49c:	e17ffe17 	ldw	r5,-8(fp)
8111a4a0:	012044b4 	movhi	r4,33042
8111a4a4:	2133b904 	addi	r4,r4,-12572
8111a4a8:	111a39c0 	call	8111a39c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
8111a4ac:	01c07fc4 	movi	r7,511
8111a4b0:	01800044 	movi	r6,1
8111a4b4:	e17fff17 	ldw	r5,-4(fp)
8111a4b8:	012044b4 	movhi	r4,33042
8111a4bc:	2133bf04 	addi	r4,r4,-12548
8111a4c0:	111a39c0 	call	8111a39c <alt_open_fd>
}  
8111a4c4:	0001883a 	nop
8111a4c8:	e037883a 	mov	sp,fp
8111a4cc:	dfc00117 	ldw	ra,4(sp)
8111a4d0:	df000017 	ldw	fp,0(sp)
8111a4d4:	dec00204 	addi	sp,sp,8
8111a4d8:	f800283a 	ret

8111a4dc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111a4dc:	defffe04 	addi	sp,sp,-8
8111a4e0:	dfc00115 	stw	ra,4(sp)
8111a4e4:	df000015 	stw	fp,0(sp)
8111a4e8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111a4ec:	d0a01317 	ldw	r2,-32692(gp)
8111a4f0:	10000326 	beq	r2,zero,8111a500 <alt_get_errno+0x24>
8111a4f4:	d0a01317 	ldw	r2,-32692(gp)
8111a4f8:	103ee83a 	callr	r2
8111a4fc:	00000106 	br	8111a504 <alt_get_errno+0x28>
8111a500:	d0a03704 	addi	r2,gp,-32548
}
8111a504:	e037883a 	mov	sp,fp
8111a508:	dfc00117 	ldw	ra,4(sp)
8111a50c:	df000017 	ldw	fp,0(sp)
8111a510:	dec00204 	addi	sp,sp,8
8111a514:	f800283a 	ret

8111a518 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
8111a518:	defffd04 	addi	sp,sp,-12
8111a51c:	df000215 	stw	fp,8(sp)
8111a520:	df000204 	addi	fp,sp,8
8111a524:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
8111a528:	e0bfff17 	ldw	r2,-4(fp)
8111a52c:	10800217 	ldw	r2,8(r2)
8111a530:	10d00034 	orhi	r3,r2,16384
8111a534:	e0bfff17 	ldw	r2,-4(fp)
8111a538:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
8111a53c:	e03ffe15 	stw	zero,-8(fp)
8111a540:	00001d06 	br	8111a5b8 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
8111a544:	00a044b4 	movhi	r2,33042
8111a548:	10b3b904 	addi	r2,r2,-12572
8111a54c:	e0fffe17 	ldw	r3,-8(fp)
8111a550:	18c00324 	muli	r3,r3,12
8111a554:	10c5883a 	add	r2,r2,r3
8111a558:	10c00017 	ldw	r3,0(r2)
8111a55c:	e0bfff17 	ldw	r2,-4(fp)
8111a560:	10800017 	ldw	r2,0(r2)
8111a564:	1880111e 	bne	r3,r2,8111a5ac <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8111a568:	00a044b4 	movhi	r2,33042
8111a56c:	10b3b904 	addi	r2,r2,-12572
8111a570:	e0fffe17 	ldw	r3,-8(fp)
8111a574:	18c00324 	muli	r3,r3,12
8111a578:	10c5883a 	add	r2,r2,r3
8111a57c:	10800204 	addi	r2,r2,8
8111a580:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
8111a584:	1000090e 	bge	r2,zero,8111a5ac <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
8111a588:	e0bffe17 	ldw	r2,-8(fp)
8111a58c:	10c00324 	muli	r3,r2,12
8111a590:	00a044b4 	movhi	r2,33042
8111a594:	10b3b904 	addi	r2,r2,-12572
8111a598:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8111a59c:	e0bfff17 	ldw	r2,-4(fp)
8111a5a0:	18800226 	beq	r3,r2,8111a5ac <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
8111a5a4:	00bffcc4 	movi	r2,-13
8111a5a8:	00000806 	br	8111a5cc <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
8111a5ac:	e0bffe17 	ldw	r2,-8(fp)
8111a5b0:	10800044 	addi	r2,r2,1
8111a5b4:	e0bffe15 	stw	r2,-8(fp)
8111a5b8:	d0a01217 	ldw	r2,-32696(gp)
8111a5bc:	1007883a 	mov	r3,r2
8111a5c0:	e0bffe17 	ldw	r2,-8(fp)
8111a5c4:	18bfdf2e 	bgeu	r3,r2,8111a544 <__reset+0xfb0fa544>
    }
  }
  
  /* The device is not locked */
 
  return 0;
8111a5c8:	0005883a 	mov	r2,zero
}
8111a5cc:	e037883a 	mov	sp,fp
8111a5d0:	df000017 	ldw	fp,0(sp)
8111a5d4:	dec00104 	addi	sp,sp,4
8111a5d8:	f800283a 	ret

8111a5dc <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
8111a5dc:	defff604 	addi	sp,sp,-40
8111a5e0:	dfc00915 	stw	ra,36(sp)
8111a5e4:	df000815 	stw	fp,32(sp)
8111a5e8:	df000804 	addi	fp,sp,32
8111a5ec:	e13ffd15 	stw	r4,-12(fp)
8111a5f0:	e17ffe15 	stw	r5,-8(fp)
8111a5f4:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
8111a5f8:	00bfffc4 	movi	r2,-1
8111a5fc:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
8111a600:	00bffb44 	movi	r2,-19
8111a604:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
8111a608:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
8111a60c:	d1601004 	addi	r5,gp,-32704
8111a610:	e13ffd17 	ldw	r4,-12(fp)
8111a614:	111a06c0 	call	8111a06c <alt_find_dev>
8111a618:	e0bff815 	stw	r2,-32(fp)
8111a61c:	e0bff817 	ldw	r2,-32(fp)
8111a620:	1000051e 	bne	r2,zero,8111a638 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
8111a624:	e13ffd17 	ldw	r4,-12(fp)
8111a628:	111a9bc0 	call	8111a9bc <alt_find_file>
8111a62c:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
8111a630:	00800044 	movi	r2,1
8111a634:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
8111a638:	e0bff817 	ldw	r2,-32(fp)
8111a63c:	10002926 	beq	r2,zero,8111a6e4 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
8111a640:	e13ff817 	ldw	r4,-32(fp)
8111a644:	111aac40 	call	8111aac4 <alt_get_fd>
8111a648:	e0bff915 	stw	r2,-28(fp)
8111a64c:	e0bff917 	ldw	r2,-28(fp)
8111a650:	1000030e 	bge	r2,zero,8111a660 <open+0x84>
    {
      status = index;
8111a654:	e0bff917 	ldw	r2,-28(fp)
8111a658:	e0bffa15 	stw	r2,-24(fp)
8111a65c:	00002306 	br	8111a6ec <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
8111a660:	e0bff917 	ldw	r2,-28(fp)
8111a664:	10c00324 	muli	r3,r2,12
8111a668:	00a044b4 	movhi	r2,33042
8111a66c:	10b3b904 	addi	r2,r2,-12572
8111a670:	1885883a 	add	r2,r3,r2
8111a674:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
8111a678:	e0fffe17 	ldw	r3,-8(fp)
8111a67c:	00900034 	movhi	r2,16384
8111a680:	10bfffc4 	addi	r2,r2,-1
8111a684:	1886703a 	and	r3,r3,r2
8111a688:	e0bffc17 	ldw	r2,-16(fp)
8111a68c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
8111a690:	e0bffb17 	ldw	r2,-20(fp)
8111a694:	1000051e 	bne	r2,zero,8111a6ac <open+0xd0>
8111a698:	e13ffc17 	ldw	r4,-16(fp)
8111a69c:	111a5180 	call	8111a518 <alt_file_locked>
8111a6a0:	e0bffa15 	stw	r2,-24(fp)
8111a6a4:	e0bffa17 	ldw	r2,-24(fp)
8111a6a8:	10001016 	blt	r2,zero,8111a6ec <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
8111a6ac:	e0bff817 	ldw	r2,-32(fp)
8111a6b0:	10800317 	ldw	r2,12(r2)
8111a6b4:	10000826 	beq	r2,zero,8111a6d8 <open+0xfc>
8111a6b8:	e0bff817 	ldw	r2,-32(fp)
8111a6bc:	10800317 	ldw	r2,12(r2)
8111a6c0:	e1ffff17 	ldw	r7,-4(fp)
8111a6c4:	e1bffe17 	ldw	r6,-8(fp)
8111a6c8:	e17ffd17 	ldw	r5,-12(fp)
8111a6cc:	e13ffc17 	ldw	r4,-16(fp)
8111a6d0:	103ee83a 	callr	r2
8111a6d4:	00000106 	br	8111a6dc <open+0x100>
8111a6d8:	0005883a 	mov	r2,zero
8111a6dc:	e0bffa15 	stw	r2,-24(fp)
8111a6e0:	00000206 	br	8111a6ec <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
8111a6e4:	00bffb44 	movi	r2,-19
8111a6e8:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
8111a6ec:	e0bffa17 	ldw	r2,-24(fp)
8111a6f0:	1000090e 	bge	r2,zero,8111a718 <open+0x13c>
  {
    alt_release_fd (index);  
8111a6f4:	e13ff917 	ldw	r4,-28(fp)
8111a6f8:	11156400 	call	81115640 <alt_release_fd>
    ALT_ERRNO = -status;
8111a6fc:	111a4dc0 	call	8111a4dc <alt_get_errno>
8111a700:	1007883a 	mov	r3,r2
8111a704:	e0bffa17 	ldw	r2,-24(fp)
8111a708:	0085c83a 	sub	r2,zero,r2
8111a70c:	18800015 	stw	r2,0(r3)
    return -1;
8111a710:	00bfffc4 	movi	r2,-1
8111a714:	00000106 	br	8111a71c <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
8111a718:	e0bff917 	ldw	r2,-28(fp)
}
8111a71c:	e037883a 	mov	sp,fp
8111a720:	dfc00117 	ldw	ra,4(sp)
8111a724:	df000017 	ldw	fp,0(sp)
8111a728:	dec00204 	addi	sp,sp,8
8111a72c:	f800283a 	ret

8111a730 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
8111a730:	defff204 	addi	sp,sp,-56
8111a734:	dfc00a15 	stw	ra,40(sp)
8111a738:	df000915 	stw	fp,36(sp)
8111a73c:	df000904 	addi	fp,sp,36
8111a740:	e13fff15 	stw	r4,-4(fp)
8111a744:	e1400215 	stw	r5,8(fp)
8111a748:	e1800315 	stw	r6,12(fp)
8111a74c:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
8111a750:	e0800204 	addi	r2,fp,8
8111a754:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
8111a758:	e0bfff17 	ldw	r2,-4(fp)
8111a75c:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
8111a760:	00006f06 	br	8111a920 <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
8111a764:	e0bff807 	ldb	r2,-32(fp)
8111a768:	10800960 	cmpeqi	r2,r2,37
8111a76c:	1000041e 	bne	r2,zero,8111a780 <alt_printf+0x50>
        {
            alt_putchar(c);
8111a770:	e0bff807 	ldb	r2,-32(fp)
8111a774:	1009883a 	mov	r4,r2
8111a778:	111a95c0 	call	8111a95c <alt_putchar>
8111a77c:	00006806 	br	8111a920 <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
8111a780:	e0bff717 	ldw	r2,-36(fp)
8111a784:	10c00044 	addi	r3,r2,1
8111a788:	e0fff715 	stw	r3,-36(fp)
8111a78c:	10800003 	ldbu	r2,0(r2)
8111a790:	e0bff805 	stb	r2,-32(fp)
8111a794:	e0bff807 	ldb	r2,-32(fp)
8111a798:	10006926 	beq	r2,zero,8111a940 <alt_printf+0x210>
            {
                if (c == '%')
8111a79c:	e0bff807 	ldb	r2,-32(fp)
8111a7a0:	10800958 	cmpnei	r2,r2,37
8111a7a4:	1000041e 	bne	r2,zero,8111a7b8 <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
8111a7a8:	e0bff807 	ldb	r2,-32(fp)
8111a7ac:	1009883a 	mov	r4,r2
8111a7b0:	111a95c0 	call	8111a95c <alt_putchar>
8111a7b4:	00005a06 	br	8111a920 <alt_printf+0x1f0>
                } 
                else if (c == 'c')
8111a7b8:	e0bff807 	ldb	r2,-32(fp)
8111a7bc:	108018d8 	cmpnei	r2,r2,99
8111a7c0:	1000081e 	bne	r2,zero,8111a7e4 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
8111a7c4:	e0bffe17 	ldw	r2,-8(fp)
8111a7c8:	10c00104 	addi	r3,r2,4
8111a7cc:	e0fffe15 	stw	r3,-8(fp)
8111a7d0:	10800017 	ldw	r2,0(r2)
8111a7d4:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
8111a7d8:	e13ffd17 	ldw	r4,-12(fp)
8111a7dc:	111a95c0 	call	8111a95c <alt_putchar>
8111a7e0:	00004f06 	br	8111a920 <alt_printf+0x1f0>
                }
                else if (c == 'x')
8111a7e4:	e0bff807 	ldb	r2,-32(fp)
8111a7e8:	10801e18 	cmpnei	r2,r2,120
8111a7ec:	1000341e 	bne	r2,zero,8111a8c0 <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
8111a7f0:	e0bffe17 	ldw	r2,-8(fp)
8111a7f4:	10c00104 	addi	r3,r2,4
8111a7f8:	e0fffe15 	stw	r3,-8(fp)
8111a7fc:	10800017 	ldw	r2,0(r2)
8111a800:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
8111a804:	e0bffb17 	ldw	r2,-20(fp)
8111a808:	1000031e 	bne	r2,zero,8111a818 <alt_printf+0xe8>
                    {
                        alt_putchar('0');
8111a80c:	01000c04 	movi	r4,48
8111a810:	111a95c0 	call	8111a95c <alt_putchar>
                        continue;
8111a814:	00004206 	br	8111a920 <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
8111a818:	00800704 	movi	r2,28
8111a81c:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
8111a820:	00000306 	br	8111a830 <alt_printf+0x100>
                        digit_shift -= 4;
8111a824:	e0bff917 	ldw	r2,-28(fp)
8111a828:	10bfff04 	addi	r2,r2,-4
8111a82c:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
8111a830:	00c003c4 	movi	r3,15
8111a834:	e0bff917 	ldw	r2,-28(fp)
8111a838:	1884983a 	sll	r2,r3,r2
8111a83c:	1007883a 	mov	r3,r2
8111a840:	e0bffb17 	ldw	r2,-20(fp)
8111a844:	1884703a 	and	r2,r3,r2
8111a848:	103ff626 	beq	r2,zero,8111a824 <__reset+0xfb0fa824>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
8111a84c:	00001906 	br	8111a8b4 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
8111a850:	00c003c4 	movi	r3,15
8111a854:	e0bff917 	ldw	r2,-28(fp)
8111a858:	1884983a 	sll	r2,r3,r2
8111a85c:	1007883a 	mov	r3,r2
8111a860:	e0bffb17 	ldw	r2,-20(fp)
8111a864:	1886703a 	and	r3,r3,r2
8111a868:	e0bff917 	ldw	r2,-28(fp)
8111a86c:	1884d83a 	srl	r2,r3,r2
8111a870:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
8111a874:	e0bffc17 	ldw	r2,-16(fp)
8111a878:	108002a8 	cmpgeui	r2,r2,10
8111a87c:	1000041e 	bne	r2,zero,8111a890 <alt_printf+0x160>
                            c = '0' + digit;
8111a880:	e0bffc17 	ldw	r2,-16(fp)
8111a884:	10800c04 	addi	r2,r2,48
8111a888:	e0bff805 	stb	r2,-32(fp)
8111a88c:	00000306 	br	8111a89c <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
8111a890:	e0bffc17 	ldw	r2,-16(fp)
8111a894:	108015c4 	addi	r2,r2,87
8111a898:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
8111a89c:	e0bff807 	ldb	r2,-32(fp)
8111a8a0:	1009883a 	mov	r4,r2
8111a8a4:	111a95c0 	call	8111a95c <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
8111a8a8:	e0bff917 	ldw	r2,-28(fp)
8111a8ac:	10bfff04 	addi	r2,r2,-4
8111a8b0:	e0bff915 	stw	r2,-28(fp)
8111a8b4:	e0bff917 	ldw	r2,-28(fp)
8111a8b8:	103fe50e 	bge	r2,zero,8111a850 <__reset+0xfb0fa850>
8111a8bc:	00001806 	br	8111a920 <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
8111a8c0:	e0bff807 	ldb	r2,-32(fp)
8111a8c4:	10801cd8 	cmpnei	r2,r2,115
8111a8c8:	1000151e 	bne	r2,zero,8111a920 <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
8111a8cc:	e0bffe17 	ldw	r2,-8(fp)
8111a8d0:	10c00104 	addi	r3,r2,4
8111a8d4:	e0fffe15 	stw	r3,-8(fp)
8111a8d8:	10800017 	ldw	r2,0(r2)
8111a8dc:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
8111a8e0:	00000906 	br	8111a908 <alt_printf+0x1d8>
                      alt_putchar(*s++);
8111a8e4:	e0bffa17 	ldw	r2,-24(fp)
8111a8e8:	10c00044 	addi	r3,r2,1
8111a8ec:	e0fffa15 	stw	r3,-24(fp)
8111a8f0:	10800003 	ldbu	r2,0(r2)
8111a8f4:	10803fcc 	andi	r2,r2,255
8111a8f8:	1080201c 	xori	r2,r2,128
8111a8fc:	10bfe004 	addi	r2,r2,-128
8111a900:	1009883a 	mov	r4,r2
8111a904:	111a95c0 	call	8111a95c <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
8111a908:	e0bffa17 	ldw	r2,-24(fp)
8111a90c:	10800003 	ldbu	r2,0(r2)
8111a910:	10803fcc 	andi	r2,r2,255
8111a914:	1080201c 	xori	r2,r2,128
8111a918:	10bfe004 	addi	r2,r2,-128
8111a91c:	103ff11e 	bne	r2,zero,8111a8e4 <__reset+0xfb0fa8e4>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
8111a920:	e0bff717 	ldw	r2,-36(fp)
8111a924:	10c00044 	addi	r3,r2,1
8111a928:	e0fff715 	stw	r3,-36(fp)
8111a92c:	10800003 	ldbu	r2,0(r2)
8111a930:	e0bff805 	stb	r2,-32(fp)
8111a934:	e0bff807 	ldb	r2,-32(fp)
8111a938:	103f8a1e 	bne	r2,zero,8111a764 <__reset+0xfb0fa764>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
8111a93c:	00000106 	br	8111a944 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
8111a940:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
8111a944:	0001883a 	nop
8111a948:	e037883a 	mov	sp,fp
8111a94c:	dfc00117 	ldw	ra,4(sp)
8111a950:	df000017 	ldw	fp,0(sp)
8111a954:	dec00504 	addi	sp,sp,20
8111a958:	f800283a 	ret

8111a95c <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
8111a95c:	defffd04 	addi	sp,sp,-12
8111a960:	dfc00215 	stw	ra,8(sp)
8111a964:	df000115 	stw	fp,4(sp)
8111a968:	df000104 	addi	fp,sp,4
8111a96c:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
8111a970:	d0a00917 	ldw	r2,-32732(gp)
8111a974:	10800217 	ldw	r2,8(r2)
8111a978:	100b883a 	mov	r5,r2
8111a97c:	e13fff17 	ldw	r4,-4(fp)
8111a980:	110fa480 	call	8110fa48 <putc>
#endif
#endif
}
8111a984:	e037883a 	mov	sp,fp
8111a988:	dfc00117 	ldw	ra,4(sp)
8111a98c:	df000017 	ldw	fp,0(sp)
8111a990:	dec00204 	addi	sp,sp,8
8111a994:	f800283a 	ret

8111a998 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
8111a998:	deffff04 	addi	sp,sp,-4
8111a99c:	df000015 	stw	fp,0(sp)
8111a9a0:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
8111a9a4:	000170fa 	wrctl	ienable,zero
}
8111a9a8:	0001883a 	nop
8111a9ac:	e037883a 	mov	sp,fp
8111a9b0:	df000017 	ldw	fp,0(sp)
8111a9b4:	dec00104 	addi	sp,sp,4
8111a9b8:	f800283a 	ret

8111a9bc <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
8111a9bc:	defffb04 	addi	sp,sp,-20
8111a9c0:	dfc00415 	stw	ra,16(sp)
8111a9c4:	df000315 	stw	fp,12(sp)
8111a9c8:	df000304 	addi	fp,sp,12
8111a9cc:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
8111a9d0:	d0a00e17 	ldw	r2,-32712(gp)
8111a9d4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
8111a9d8:	00003106 	br	8111aaa0 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
8111a9dc:	e0bffd17 	ldw	r2,-12(fp)
8111a9e0:	10800217 	ldw	r2,8(r2)
8111a9e4:	1009883a 	mov	r4,r2
8111a9e8:	1108d9c0 	call	81108d9c <strlen>
8111a9ec:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
8111a9f0:	e0bffd17 	ldw	r2,-12(fp)
8111a9f4:	10c00217 	ldw	r3,8(r2)
8111a9f8:	e0bffe17 	ldw	r2,-8(fp)
8111a9fc:	10bfffc4 	addi	r2,r2,-1
8111aa00:	1885883a 	add	r2,r3,r2
8111aa04:	10800003 	ldbu	r2,0(r2)
8111aa08:	10803fcc 	andi	r2,r2,255
8111aa0c:	1080201c 	xori	r2,r2,128
8111aa10:	10bfe004 	addi	r2,r2,-128
8111aa14:	10800bd8 	cmpnei	r2,r2,47
8111aa18:	1000031e 	bne	r2,zero,8111aa28 <alt_find_file+0x6c>
    {
      len -= 1;
8111aa1c:	e0bffe17 	ldw	r2,-8(fp)
8111aa20:	10bfffc4 	addi	r2,r2,-1
8111aa24:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
8111aa28:	e0bffe17 	ldw	r2,-8(fp)
8111aa2c:	e0ffff17 	ldw	r3,-4(fp)
8111aa30:	1885883a 	add	r2,r3,r2
8111aa34:	10800003 	ldbu	r2,0(r2)
8111aa38:	10803fcc 	andi	r2,r2,255
8111aa3c:	1080201c 	xori	r2,r2,128
8111aa40:	10bfe004 	addi	r2,r2,-128
8111aa44:	10800be0 	cmpeqi	r2,r2,47
8111aa48:	1000081e 	bne	r2,zero,8111aa6c <alt_find_file+0xb0>
8111aa4c:	e0bffe17 	ldw	r2,-8(fp)
8111aa50:	e0ffff17 	ldw	r3,-4(fp)
8111aa54:	1885883a 	add	r2,r3,r2
8111aa58:	10800003 	ldbu	r2,0(r2)
8111aa5c:	10803fcc 	andi	r2,r2,255
8111aa60:	1080201c 	xori	r2,r2,128
8111aa64:	10bfe004 	addi	r2,r2,-128
8111aa68:	10000a1e 	bne	r2,zero,8111aa94 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
8111aa6c:	e0bffd17 	ldw	r2,-12(fp)
8111aa70:	10800217 	ldw	r2,8(r2)
8111aa74:	e0fffe17 	ldw	r3,-8(fp)
8111aa78:	180d883a 	mov	r6,r3
8111aa7c:	e17fff17 	ldw	r5,-4(fp)
8111aa80:	1009883a 	mov	r4,r2
8111aa84:	111ac500 	call	8111ac50 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
8111aa88:	1000021e 	bne	r2,zero,8111aa94 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
8111aa8c:	e0bffd17 	ldw	r2,-12(fp)
8111aa90:	00000706 	br	8111aab0 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
8111aa94:	e0bffd17 	ldw	r2,-12(fp)
8111aa98:	10800017 	ldw	r2,0(r2)
8111aa9c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
8111aaa0:	e0fffd17 	ldw	r3,-12(fp)
8111aaa4:	d0a00e04 	addi	r2,gp,-32712
8111aaa8:	18bfcc1e 	bne	r3,r2,8111a9dc <__reset+0xfb0fa9dc>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
8111aaac:	0005883a 	mov	r2,zero
}
8111aab0:	e037883a 	mov	sp,fp
8111aab4:	dfc00117 	ldw	ra,4(sp)
8111aab8:	df000017 	ldw	fp,0(sp)
8111aabc:	dec00204 	addi	sp,sp,8
8111aac0:	f800283a 	ret

8111aac4 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
8111aac4:	defffc04 	addi	sp,sp,-16
8111aac8:	df000315 	stw	fp,12(sp)
8111aacc:	df000304 	addi	fp,sp,12
8111aad0:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
8111aad4:	00bffa04 	movi	r2,-24
8111aad8:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
8111aadc:	e03ffd15 	stw	zero,-12(fp)
8111aae0:	00001906 	br	8111ab48 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
8111aae4:	00a044b4 	movhi	r2,33042
8111aae8:	10b3b904 	addi	r2,r2,-12572
8111aaec:	e0fffd17 	ldw	r3,-12(fp)
8111aaf0:	18c00324 	muli	r3,r3,12
8111aaf4:	10c5883a 	add	r2,r2,r3
8111aaf8:	10800017 	ldw	r2,0(r2)
8111aafc:	10000f1e 	bne	r2,zero,8111ab3c <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
8111ab00:	00a044b4 	movhi	r2,33042
8111ab04:	10b3b904 	addi	r2,r2,-12572
8111ab08:	e0fffd17 	ldw	r3,-12(fp)
8111ab0c:	18c00324 	muli	r3,r3,12
8111ab10:	10c5883a 	add	r2,r2,r3
8111ab14:	e0ffff17 	ldw	r3,-4(fp)
8111ab18:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
8111ab1c:	d0e01217 	ldw	r3,-32696(gp)
8111ab20:	e0bffd17 	ldw	r2,-12(fp)
8111ab24:	1880020e 	bge	r3,r2,8111ab30 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
8111ab28:	e0bffd17 	ldw	r2,-12(fp)
8111ab2c:	d0a01215 	stw	r2,-32696(gp)
      }
      rc = i;
8111ab30:	e0bffd17 	ldw	r2,-12(fp)
8111ab34:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
8111ab38:	00000606 	br	8111ab54 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
8111ab3c:	e0bffd17 	ldw	r2,-12(fp)
8111ab40:	10800044 	addi	r2,r2,1
8111ab44:	e0bffd15 	stw	r2,-12(fp)
8111ab48:	e0bffd17 	ldw	r2,-12(fp)
8111ab4c:	10800810 	cmplti	r2,r2,32
8111ab50:	103fe41e 	bne	r2,zero,8111aae4 <__reset+0xfb0faae4>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
8111ab54:	e0bffe17 	ldw	r2,-8(fp)
}
8111ab58:	e037883a 	mov	sp,fp
8111ab5c:	df000017 	ldw	fp,0(sp)
8111ab60:	dec00104 	addi	sp,sp,4
8111ab64:	f800283a 	ret

8111ab68 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
8111ab68:	defffe04 	addi	sp,sp,-8
8111ab6c:	df000115 	stw	fp,4(sp)
8111ab70:	df000104 	addi	fp,sp,4
8111ab74:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
8111ab78:	e0bfff17 	ldw	r2,-4(fp)
8111ab7c:	10bffe84 	addi	r2,r2,-6
8111ab80:	10c00428 	cmpgeui	r3,r2,16
8111ab84:	18001a1e 	bne	r3,zero,8111abf0 <alt_exception_cause_generated_bad_addr+0x88>
8111ab88:	100690ba 	slli	r3,r2,2
8111ab8c:	00a044b4 	movhi	r2,33042
8111ab90:	10aae804 	addi	r2,r2,-21600
8111ab94:	1885883a 	add	r2,r3,r2
8111ab98:	10800017 	ldw	r2,0(r2)
8111ab9c:	1000683a 	jmp	r2
8111aba0:	8111abe0 	cmpeqi	r4,r16,18095
8111aba4:	8111abe0 	cmpeqi	r4,r16,18095
8111aba8:	8111abf0 	cmpltui	r4,r16,18095
8111abac:	8111abf0 	cmpltui	r4,r16,18095
8111abb0:	8111abf0 	cmpltui	r4,r16,18095
8111abb4:	8111abe0 	cmpeqi	r4,r16,18095
8111abb8:	8111abe8 	cmpgeui	r4,r16,18095
8111abbc:	8111abf0 	cmpltui	r4,r16,18095
8111abc0:	8111abe0 	cmpeqi	r4,r16,18095
8111abc4:	8111abe0 	cmpeqi	r4,r16,18095
8111abc8:	8111abf0 	cmpltui	r4,r16,18095
8111abcc:	8111abe0 	cmpeqi	r4,r16,18095
8111abd0:	8111abe8 	cmpgeui	r4,r16,18095
8111abd4:	8111abf0 	cmpltui	r4,r16,18095
8111abd8:	8111abf0 	cmpltui	r4,r16,18095
8111abdc:	8111abe0 	cmpeqi	r4,r16,18095
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
8111abe0:	00800044 	movi	r2,1
8111abe4:	00000306 	br	8111abf4 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
8111abe8:	0005883a 	mov	r2,zero
8111abec:	00000106 	br	8111abf4 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
8111abf0:	0005883a 	mov	r2,zero
  }
}
8111abf4:	e037883a 	mov	sp,fp
8111abf8:	df000017 	ldw	fp,0(sp)
8111abfc:	dec00104 	addi	sp,sp,4
8111ac00:	f800283a 	ret

8111ac04 <atexit>:
8111ac04:	200b883a 	mov	r5,r4
8111ac08:	000f883a 	mov	r7,zero
8111ac0c:	000d883a 	mov	r6,zero
8111ac10:	0009883a 	mov	r4,zero
8111ac14:	111accc1 	jmpi	8111accc <__register_exitproc>

8111ac18 <exit>:
8111ac18:	defffe04 	addi	sp,sp,-8
8111ac1c:	000b883a 	mov	r5,zero
8111ac20:	dc000015 	stw	r16,0(sp)
8111ac24:	dfc00115 	stw	ra,4(sp)
8111ac28:	2021883a 	mov	r16,r4
8111ac2c:	111ade40 	call	8111ade4 <__call_exitprocs>
8111ac30:	00a044b4 	movhi	r2,33042
8111ac34:	10b8bd04 	addi	r2,r2,-7436
8111ac38:	11000017 	ldw	r4,0(r2)
8111ac3c:	20800f17 	ldw	r2,60(r4)
8111ac40:	10000126 	beq	r2,zero,8111ac48 <exit+0x30>
8111ac44:	103ee83a 	callr	r2
8111ac48:	8009883a 	mov	r4,r16
8111ac4c:	111af640 	call	8111af64 <_exit>

8111ac50 <memcmp>:
8111ac50:	01c000c4 	movi	r7,3
8111ac54:	3980192e 	bgeu	r7,r6,8111acbc <memcmp+0x6c>
8111ac58:	2144b03a 	or	r2,r4,r5
8111ac5c:	11c4703a 	and	r2,r2,r7
8111ac60:	10000f26 	beq	r2,zero,8111aca0 <memcmp+0x50>
8111ac64:	20800003 	ldbu	r2,0(r4)
8111ac68:	28c00003 	ldbu	r3,0(r5)
8111ac6c:	10c0151e 	bne	r2,r3,8111acc4 <memcmp+0x74>
8111ac70:	31bfff84 	addi	r6,r6,-2
8111ac74:	01ffffc4 	movi	r7,-1
8111ac78:	00000406 	br	8111ac8c <memcmp+0x3c>
8111ac7c:	20800003 	ldbu	r2,0(r4)
8111ac80:	28c00003 	ldbu	r3,0(r5)
8111ac84:	31bfffc4 	addi	r6,r6,-1
8111ac88:	10c00e1e 	bne	r2,r3,8111acc4 <memcmp+0x74>
8111ac8c:	21000044 	addi	r4,r4,1
8111ac90:	29400044 	addi	r5,r5,1
8111ac94:	31fff91e 	bne	r6,r7,8111ac7c <__reset+0xfb0fac7c>
8111ac98:	0005883a 	mov	r2,zero
8111ac9c:	f800283a 	ret
8111aca0:	20c00017 	ldw	r3,0(r4)
8111aca4:	28800017 	ldw	r2,0(r5)
8111aca8:	18bfee1e 	bne	r3,r2,8111ac64 <__reset+0xfb0fac64>
8111acac:	31bfff04 	addi	r6,r6,-4
8111acb0:	21000104 	addi	r4,r4,4
8111acb4:	29400104 	addi	r5,r5,4
8111acb8:	39bff936 	bltu	r7,r6,8111aca0 <__reset+0xfb0faca0>
8111acbc:	303fe91e 	bne	r6,zero,8111ac64 <__reset+0xfb0fac64>
8111acc0:	003ff506 	br	8111ac98 <__reset+0xfb0fac98>
8111acc4:	10c5c83a 	sub	r2,r2,r3
8111acc8:	f800283a 	ret

8111accc <__register_exitproc>:
8111accc:	defffa04 	addi	sp,sp,-24
8111acd0:	dc000315 	stw	r16,12(sp)
8111acd4:	042044b4 	movhi	r16,33042
8111acd8:	8438bd04 	addi	r16,r16,-7436
8111acdc:	80c00017 	ldw	r3,0(r16)
8111ace0:	dc400415 	stw	r17,16(sp)
8111ace4:	dfc00515 	stw	ra,20(sp)
8111ace8:	18805217 	ldw	r2,328(r3)
8111acec:	2023883a 	mov	r17,r4
8111acf0:	10003726 	beq	r2,zero,8111add0 <__register_exitproc+0x104>
8111acf4:	10c00117 	ldw	r3,4(r2)
8111acf8:	010007c4 	movi	r4,31
8111acfc:	20c00e16 	blt	r4,r3,8111ad38 <__register_exitproc+0x6c>
8111ad00:	1a000044 	addi	r8,r3,1
8111ad04:	8800221e 	bne	r17,zero,8111ad90 <__register_exitproc+0xc4>
8111ad08:	18c00084 	addi	r3,r3,2
8111ad0c:	18c7883a 	add	r3,r3,r3
8111ad10:	18c7883a 	add	r3,r3,r3
8111ad14:	12000115 	stw	r8,4(r2)
8111ad18:	10c7883a 	add	r3,r2,r3
8111ad1c:	19400015 	stw	r5,0(r3)
8111ad20:	0005883a 	mov	r2,zero
8111ad24:	dfc00517 	ldw	ra,20(sp)
8111ad28:	dc400417 	ldw	r17,16(sp)
8111ad2c:	dc000317 	ldw	r16,12(sp)
8111ad30:	dec00604 	addi	sp,sp,24
8111ad34:	f800283a 	ret
8111ad38:	00800034 	movhi	r2,0
8111ad3c:	10800004 	addi	r2,r2,0
8111ad40:	10002626 	beq	r2,zero,8111addc <__register_exitproc+0x110>
8111ad44:	01006404 	movi	r4,400
8111ad48:	d9400015 	stw	r5,0(sp)
8111ad4c:	d9800115 	stw	r6,4(sp)
8111ad50:	d9c00215 	stw	r7,8(sp)
8111ad54:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x1100000>
8111ad58:	d9400017 	ldw	r5,0(sp)
8111ad5c:	d9800117 	ldw	r6,4(sp)
8111ad60:	d9c00217 	ldw	r7,8(sp)
8111ad64:	10001d26 	beq	r2,zero,8111addc <__register_exitproc+0x110>
8111ad68:	81000017 	ldw	r4,0(r16)
8111ad6c:	10000115 	stw	zero,4(r2)
8111ad70:	02000044 	movi	r8,1
8111ad74:	22405217 	ldw	r9,328(r4)
8111ad78:	0007883a 	mov	r3,zero
8111ad7c:	12400015 	stw	r9,0(r2)
8111ad80:	20805215 	stw	r2,328(r4)
8111ad84:	10006215 	stw	zero,392(r2)
8111ad88:	10006315 	stw	zero,396(r2)
8111ad8c:	883fde26 	beq	r17,zero,8111ad08 <__reset+0xfb0fad08>
8111ad90:	18c9883a 	add	r4,r3,r3
8111ad94:	2109883a 	add	r4,r4,r4
8111ad98:	1109883a 	add	r4,r2,r4
8111ad9c:	21802215 	stw	r6,136(r4)
8111ada0:	01800044 	movi	r6,1
8111ada4:	12406217 	ldw	r9,392(r2)
8111ada8:	30cc983a 	sll	r6,r6,r3
8111adac:	4992b03a 	or	r9,r9,r6
8111adb0:	12406215 	stw	r9,392(r2)
8111adb4:	21c04215 	stw	r7,264(r4)
8111adb8:	01000084 	movi	r4,2
8111adbc:	893fd21e 	bne	r17,r4,8111ad08 <__reset+0xfb0fad08>
8111adc0:	11006317 	ldw	r4,396(r2)
8111adc4:	218cb03a 	or	r6,r4,r6
8111adc8:	11806315 	stw	r6,396(r2)
8111adcc:	003fce06 	br	8111ad08 <__reset+0xfb0fad08>
8111add0:	18805304 	addi	r2,r3,332
8111add4:	18805215 	stw	r2,328(r3)
8111add8:	003fc606 	br	8111acf4 <__reset+0xfb0facf4>
8111addc:	00bfffc4 	movi	r2,-1
8111ade0:	003fd006 	br	8111ad24 <__reset+0xfb0fad24>

8111ade4 <__call_exitprocs>:
8111ade4:	defff504 	addi	sp,sp,-44
8111ade8:	df000915 	stw	fp,36(sp)
8111adec:	dd400615 	stw	r21,24(sp)
8111adf0:	dc800315 	stw	r18,12(sp)
8111adf4:	dfc00a15 	stw	ra,40(sp)
8111adf8:	ddc00815 	stw	r23,32(sp)
8111adfc:	dd800715 	stw	r22,28(sp)
8111ae00:	dd000515 	stw	r20,20(sp)
8111ae04:	dcc00415 	stw	r19,16(sp)
8111ae08:	dc400215 	stw	r17,8(sp)
8111ae0c:	dc000115 	stw	r16,4(sp)
8111ae10:	d9000015 	stw	r4,0(sp)
8111ae14:	2839883a 	mov	fp,r5
8111ae18:	04800044 	movi	r18,1
8111ae1c:	057fffc4 	movi	r21,-1
8111ae20:	00a044b4 	movhi	r2,33042
8111ae24:	10b8bd04 	addi	r2,r2,-7436
8111ae28:	12000017 	ldw	r8,0(r2)
8111ae2c:	45005217 	ldw	r20,328(r8)
8111ae30:	44c05204 	addi	r19,r8,328
8111ae34:	a0001c26 	beq	r20,zero,8111aea8 <__call_exitprocs+0xc4>
8111ae38:	a0800117 	ldw	r2,4(r20)
8111ae3c:	15ffffc4 	addi	r23,r2,-1
8111ae40:	b8000d16 	blt	r23,zero,8111ae78 <__call_exitprocs+0x94>
8111ae44:	14000044 	addi	r16,r2,1
8111ae48:	8421883a 	add	r16,r16,r16
8111ae4c:	8421883a 	add	r16,r16,r16
8111ae50:	84402004 	addi	r17,r16,128
8111ae54:	a463883a 	add	r17,r20,r17
8111ae58:	a421883a 	add	r16,r20,r16
8111ae5c:	e0001e26 	beq	fp,zero,8111aed8 <__call_exitprocs+0xf4>
8111ae60:	80804017 	ldw	r2,256(r16)
8111ae64:	e0801c26 	beq	fp,r2,8111aed8 <__call_exitprocs+0xf4>
8111ae68:	bdffffc4 	addi	r23,r23,-1
8111ae6c:	843fff04 	addi	r16,r16,-4
8111ae70:	8c7fff04 	addi	r17,r17,-4
8111ae74:	bd7ff91e 	bne	r23,r21,8111ae5c <__reset+0xfb0fae5c>
8111ae78:	00800034 	movhi	r2,0
8111ae7c:	10800004 	addi	r2,r2,0
8111ae80:	10000926 	beq	r2,zero,8111aea8 <__call_exitprocs+0xc4>
8111ae84:	a0800117 	ldw	r2,4(r20)
8111ae88:	1000301e 	bne	r2,zero,8111af4c <__call_exitprocs+0x168>
8111ae8c:	a0800017 	ldw	r2,0(r20)
8111ae90:	10003226 	beq	r2,zero,8111af5c <__call_exitprocs+0x178>
8111ae94:	a009883a 	mov	r4,r20
8111ae98:	98800015 	stw	r2,0(r19)
8111ae9c:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x1100000>
8111aea0:	9d000017 	ldw	r20,0(r19)
8111aea4:	a03fe41e 	bne	r20,zero,8111ae38 <__reset+0xfb0fae38>
8111aea8:	dfc00a17 	ldw	ra,40(sp)
8111aeac:	df000917 	ldw	fp,36(sp)
8111aeb0:	ddc00817 	ldw	r23,32(sp)
8111aeb4:	dd800717 	ldw	r22,28(sp)
8111aeb8:	dd400617 	ldw	r21,24(sp)
8111aebc:	dd000517 	ldw	r20,20(sp)
8111aec0:	dcc00417 	ldw	r19,16(sp)
8111aec4:	dc800317 	ldw	r18,12(sp)
8111aec8:	dc400217 	ldw	r17,8(sp)
8111aecc:	dc000117 	ldw	r16,4(sp)
8111aed0:	dec00b04 	addi	sp,sp,44
8111aed4:	f800283a 	ret
8111aed8:	a0800117 	ldw	r2,4(r20)
8111aedc:	80c00017 	ldw	r3,0(r16)
8111aee0:	10bfffc4 	addi	r2,r2,-1
8111aee4:	15c01426 	beq	r2,r23,8111af38 <__call_exitprocs+0x154>
8111aee8:	80000015 	stw	zero,0(r16)
8111aeec:	183fde26 	beq	r3,zero,8111ae68 <__reset+0xfb0fae68>
8111aef0:	95c8983a 	sll	r4,r18,r23
8111aef4:	a0806217 	ldw	r2,392(r20)
8111aef8:	a5800117 	ldw	r22,4(r20)
8111aefc:	2084703a 	and	r2,r4,r2
8111af00:	10000b26 	beq	r2,zero,8111af30 <__call_exitprocs+0x14c>
8111af04:	a0806317 	ldw	r2,396(r20)
8111af08:	2088703a 	and	r4,r4,r2
8111af0c:	20000c1e 	bne	r4,zero,8111af40 <__call_exitprocs+0x15c>
8111af10:	89400017 	ldw	r5,0(r17)
8111af14:	d9000017 	ldw	r4,0(sp)
8111af18:	183ee83a 	callr	r3
8111af1c:	a0800117 	ldw	r2,4(r20)
8111af20:	15bfbf1e 	bne	r2,r22,8111ae20 <__reset+0xfb0fae20>
8111af24:	98800017 	ldw	r2,0(r19)
8111af28:	153fcf26 	beq	r2,r20,8111ae68 <__reset+0xfb0fae68>
8111af2c:	003fbc06 	br	8111ae20 <__reset+0xfb0fae20>
8111af30:	183ee83a 	callr	r3
8111af34:	003ff906 	br	8111af1c <__reset+0xfb0faf1c>
8111af38:	a5c00115 	stw	r23,4(r20)
8111af3c:	003feb06 	br	8111aeec <__reset+0xfb0faeec>
8111af40:	89000017 	ldw	r4,0(r17)
8111af44:	183ee83a 	callr	r3
8111af48:	003ff406 	br	8111af1c <__reset+0xfb0faf1c>
8111af4c:	a0800017 	ldw	r2,0(r20)
8111af50:	a027883a 	mov	r19,r20
8111af54:	1029883a 	mov	r20,r2
8111af58:	003fb606 	br	8111ae34 <__reset+0xfb0fae34>
8111af5c:	0005883a 	mov	r2,zero
8111af60:	003ffb06 	br	8111af50 <__reset+0xfb0faf50>

8111af64 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
8111af64:	defffd04 	addi	sp,sp,-12
8111af68:	df000215 	stw	fp,8(sp)
8111af6c:	df000204 	addi	fp,sp,8
8111af70:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
8111af74:	0001883a 	nop
8111af78:	e0bfff17 	ldw	r2,-4(fp)
8111af7c:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
8111af80:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
8111af84:	10000226 	beq	r2,zero,8111af90 <_exit+0x2c>
    ALT_SIM_FAIL();
8111af88:	002af070 	cmpltui	zero,zero,43969
8111af8c:	00000106 	br	8111af94 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
8111af90:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
8111af94:	003fff06 	br	8111af94 <__reset+0xfb0faf94>
