Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Fri Nov 29 17:06:12 2024
| Host              : WD850X2TB running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file ./results/timing.rpt
| Design            : top
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                                                     1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                                                              1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           22          
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-18  Warning           Missing input or output delay                                                                          13          
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  8           
ULMTCS-1   Warning           Control Sets use limits recommend reduction                                                            1           
XDCB-5     Warning           Runtime inefficient way to find pin objects                                                            4           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                                                             1           
RTGT-1     Advisory          RAM retargeting possibility                                                                            1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.048        0.000                      0                60140        0.011        0.000                      0                60091        0.000        0.000                       0                 26458  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
clk_pl_0                                                                                             {0.000 5.000}        10.000          100.000         
clkin200_p                                                                                           {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
rgmii_rxc                                                                                            {0.000 4.000}        8.000           125.000         
system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk                                                   {0.000 4.000}        8.000           125.000         
system_i/axi_ethernet_0_refclk/inst/clk_in1                                                          {0.000 5.000}        10.000          100.000         
  clk_out1_system_axi_ethernet_0_refclk_0                                                            {0.000 1.667}        3.333           300.000         
  clk_out2_system_axi_ethernet_0_refclk_0                                                            {0.000 4.000}        8.000           125.000         
    system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk                                               {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                   3.916        0.000                      0                52111        0.011        0.000                      0                52111        3.500        0.000                       0                 23037  
clkin200_p                                                                                                 2.219        0.000                      0                 1001        0.029        0.000                      0                 1001        1.927        0.000                       0                   697  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       15.052        0.000                      0                  997        0.026        0.000                      0                  997       24.427        0.000                       0                   483  
rgmii_rxc                                                                                                  4.609        0.000                      0                 3211        0.018        0.000                      0                 3211        3.227        0.000                       0                  1313  
system_i/axi_ethernet_0_refclk/inst/clk_in1                                                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_out1_system_axi_ethernet_0_refclk_0                                                                  2.148        0.000                      0                   31        0.060        0.000                      0                   31        0.000        0.000                       0                    24  
  clk_out2_system_axi_ethernet_0_refclk_0                                                                  5.264        0.000                      0                 2038        0.031        0.000                      0                 2038        3.280        0.000                       0                   903  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_pl_0                                                                                                  49.306        0.000                      0                    8                                                                        
clk_pl_0                                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.475        0.000                      0                    8                                                                        
clk_pl_0                                                                                             rgmii_rxc                                                                                                  5.477        0.000                      0                    5                                                                        
system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk                                                   rgmii_rxc                                                                                                  0.222        0.000                      0                    5        1.564        0.000                      0                    5  
clk_pl_0                                                                                             clk_out2_system_axi_ethernet_0_refclk_0                                                                    7.398        0.000                      0                   24                                                                        
rgmii_rxc                                                                                            clk_out2_system_axi_ethernet_0_refclk_0                                                                    5.626        0.000                      0                   18                                                                        
clk_out2_system_axi_ethernet_0_refclk_0                                                              system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk                                                         0.048        0.000                      0                    5        0.782        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_pl_0                                                                                             clk_pl_0                                                                                                   8.266        0.000                      0                  591        0.105        0.000                      0                  591  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.166        0.000                      0                  100        0.136        0.000                      0                  100  
**async_default**                                                                                    rgmii_rxc                                                                                            rgmii_rxc                                                                                                  7.558        0.000                      0                    1        0.118        0.000                      0                    1  
**default**                                                                                          clk_pl_0                                                                                                                                                                                                        9.908        0.000                      0                    3                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.916ns  (required time - arrival time)
  Source:                 system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.052ns (21.590%)  route 3.821ns (78.410%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 11.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.640ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.578ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23038, routed)       1.872     2.079    system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X34Y38         FDRE                                         r  system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.174 r  system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/Q
                         net (fo=16, routed)          0.486     2.660    system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]_0[14]
    SLICE_X32Y41         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.809 r  system_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=3, routed)           0.492     3.301    <hidden>
    SLICE_X27Y42         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     3.479 f  <hidden>
                         net (fo=1, routed)           0.135     3.614    <hidden>
    SLICE_X27Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.793 f  <hidden>
                         net (fo=1, routed)           0.046     3.839    <hidden>
    SLICE_X27Y44         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     3.877 r  <hidden>
                         net (fo=7, routed)           0.386     4.263    <hidden>
    SLICE_X27Y55         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.083     4.346 r  <hidden>
                         net (fo=3, routed)           0.585     4.931    system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X35Y31         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     5.078 r  system_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.859     5.936    system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X4Y17          LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.062     5.998 r  system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.106     6.104    system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/PS8_i_1
    SLICE_X4Y15          LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     6.142 r  system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.158     6.300    system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X3Y15          LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     6.383 r  system_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.568     6.951    system_i/zynq_ultra_ps_e_0/inst/maxigp0_wready
    PS8_X0Y0             PS8                                          r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23038, routed)       1.519    11.686    system_i/zynq_ultra_ps_e_0/inst/pl_clk0
    PS8_X0Y0             PS8                                          r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.164    11.850    
                         clock uncertainty           -0.174    11.676    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.809    10.867    system_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.867    
                         arrival time                          -6.951    
  -------------------------------------------------------------------
                         slack                                  3.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.069ns (25.285%)  route 0.204ns (74.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.566ns (routing 0.578ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.640ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23038, routed)       1.566     1.733    <hidden>
    SLICE_X8Y2           FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.802 r  <hidden>
                         net (fo=37, routed)          0.204     2.006    <hidden>
    SLICE_X9Y2           RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23038, routed)       1.854     2.061    <hidden>
    SLICE_X9Y2           RAMD32                                       r  <hidden>
                         clock pessimism             -0.161     1.900    
    SLICE_X9Y2           RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.995    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK



---------------------------------------------------------------------------------------------------
From Clock:  clkin200_p
  To Clock:  clkin200_p

Setup :            0  Failing Endpoints,  Worst Slack        2.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkin200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkin200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkin200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkin200_p rise@5.000ns - clkin200_p rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.730ns (28.041%)  route 1.873ns (71.959%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns = ( 7.941 - 5.000 ) 
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.295ns, distribution 1.058ns)
  Clock Net Delay (Destination): 2.093ns (routing 1.180ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin200_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.584 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.634    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.634 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.977    clkin200
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.005 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=696, routed)         2.353     3.358    <hidden>
    SLICE_X42Y144        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.453 r  <hidden>
                         net (fo=64, routed)          0.485     3.937    <hidden>
    SLICE_X44Y160        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.111 r  <hidden>
                         net (fo=1, routed)           0.011     4.122    <hidden>
    SLICE_X44Y160        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     4.198 r  <hidden>
                         net (fo=1, routed)           0.000     4.198    <hidden>
    SLICE_X44Y160        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     4.225 r  <hidden>
                         net (fo=48, routed)          0.702     4.927    <hidden>
    SLICE_X40Y138        RAMD64E (Prop_A6LUT_SLICEM_RADR2_O)
                                                      0.116     5.043 r  <hidden>
                         net (fo=1, routed)           0.139     5.182    <hidden>
    SLICE_X40Y140        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     5.361 r  <hidden>
                         net (fo=1, routed)           0.102     5.463    <hidden>
    SLICE_X41Y140        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     5.526 r  <hidden>
                         net (fo=17, routed)          0.435     5.961    <hidden>
    SLICE_X38Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkin200_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  clkin200_p (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.403     5.482 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.522    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.522 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     5.824    clkin200
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.848 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=696, routed)         2.093     7.941    <hidden>
    SLICE_X38Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.317     8.258    
                         clock uncertainty           -0.035     8.223    
    SLICE_X38Y138        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     8.180    <hidden>
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -5.961    
  -------------------------------------------------------------------
                         slack                                  2.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkin200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkin200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkin200_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkin200_p rise@0.000ns - clkin200_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.073ns (37.030%)  route 0.124ns (62.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      2.099ns (routing 1.180ns, distribution 0.919ns)
  Clock Net Delay (Destination): 2.373ns (routing 1.295ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin200_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.403     0.482 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.522    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     0.824    clkin200
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.848 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=696, routed)         2.099     2.947    <hidden>
    SLICE_X47Y147        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y147        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     3.020 r  <hidden>
                         net (fo=11, routed)          0.124     3.144    <hidden>
    SLICE_X48Y146        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkin200_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.584 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.634    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.634 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.977    clkin200
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.005 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=696, routed)         2.373     3.377    <hidden>
    SLICE_X48Y146        FDRE                                         r  <hidden>
                         clock pessimism             -0.317     3.060    
    SLICE_X48Y146        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     3.115    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.115    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkin200_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         5.000       3.450      RAMB36_X5Y27   <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X48Y135  <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X48Y135  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.461ns (20.958%)  route 1.739ns (79.042%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -7.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.513ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.691ns (routing 0.774ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.494     5.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.691     7.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     7.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.588     8.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X39Y97         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     8.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.299     8.674    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X41Y97         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     8.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.239     9.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X38Y95         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     9.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.613     9.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                 15.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.040ns (36.139%)  route 0.071ns (63.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.333ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    4.173ns
  Clock Net Delay (Source):      0.916ns (routing 0.394ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.438ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.722     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         0.916     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X42Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.071     2.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB1
    SLICE_X42Y123        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     5.258    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.277 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.056     6.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y123        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -4.173     2.160    
    SLICE_X42Y123        RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.044     2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         50.000      48.501     BUFGCE_X0Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X42Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X42Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        4.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.180ns (5.449%)  route 3.123ns (94.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 10.779 - 8.000 ) 
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.394ns (routing 1.396ns, distribution 0.998ns)
  Clock Net Delay (Destination): 2.212ns (routing 1.267ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.519     0.519 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.519    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.329     0.848    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y0 (CLOCK_ROOT)    net (fo=1301, routed)        2.394     3.270    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X28Y77         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.368 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=282, routed)         1.313     4.681    <hidden>
    SLICE_X34Y73         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     4.763 r  <hidden>
                         net (fo=48, routed)          1.811     6.574    <hidden>
    SLICE_X34Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    E5                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     8.253 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.253    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.253 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.290     8.543    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.567 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y0 (CLOCK_ROOT)    net (fo=1301, routed)        2.212    10.779    <hidden>
    SLICE_X34Y65         FDRE                                         r  <hidden>
                         clock pessimism              0.483    11.261    
                         clock uncertainty           -0.035    11.226    
    SLICE_X34Y65         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    11.183    <hidden>
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  4.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.088ns (50.513%)  route 0.086ns (49.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      1.248ns (routing 0.714ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.793ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.128     0.128 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.128    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.128 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.149     0.277    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.294 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y0 (CLOCK_ROOT)    net (fo=1301, routed)        1.248     1.541    <hidden>
    SLICE_X37Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.580 r  <hidden>
                         net (fo=5, routed)           0.078     1.658    <hidden>
    SLICE_X37Y60         LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.049     1.707 r  <hidden>
                         net (fo=1, routed)           0.008     1.715    <hidden>
    SLICE_X37Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.189     0.501    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y0 (CLOCK_ROOT)    net (fo=1301, routed)        1.436     1.957    <hidden>
    SLICE_X37Y60         FDRE                                         r  <hidden>
                         clock pessimism             -0.306     1.651    
    SLICE_X37Y60         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.698    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     IDDRE1/C   n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y150  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y150  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
High Pulse Width  Slow    IDDRE1/C   n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y150  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       3.500         0.273       3.227      BITSLICE_RX_TX_X0Y138  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/CB



---------------------------------------------------------------------------------------------------
From Clock:  system_i/axi_ethernet_0_refclk/inst/clk_in1
  To Clock:  system_i/axi_ethernet_0_refclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/axi_ethernet_0_refclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/axi_ethernet_0_refclk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y0  system_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y0  system_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  system_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  system_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_axi_ethernet_0_refclk_0
  To Clock:  clk_out1_system_axi_ethernet_0_refclk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_ethernet_0_refclk_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_axi_ethernet_0_refclk_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_system_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_system_axi_ethernet_0_refclk_0 rise@3.333ns - clk_out1_system_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.312ns (27.635%)  route 0.817ns (72.365%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.008ns = ( 7.341 - 3.333 ) 
    Source Clock Delay      (SCD):    3.692ns
    Clock Pessimism Removal (CPR):    -0.338ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.615ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.560ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=23038, routed)       1.744     1.744    system_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.638 r  system_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.895    system_i/axi_ethernet_0_refclk/inst/clk_out1_system_axi_ethernet_0_refclk_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  system_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.769     3.692    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X38Y57         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.788 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/Q
                         net (fo=2, routed)           0.708     4.496    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[4]
    SLICE_X38Y57         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     4.596 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_inv_i_2/O
                         net (fo=1, routed)           0.051     4.647    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_inv_i_2_n_0
    SLICE_X38Y57         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.763 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_inv_i_1/O
                         net (fo=1, routed)           0.058     4.821    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_inv_i_1_n_0
    SLICE_X38Y57         FDSE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_ethernet_0_refclk_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     3.333 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=23038, routed)       1.555     4.888    system_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     5.532 r  system_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.760    system_i/axi_ethernet_0_refclk/inst/clk_out1_system_axi_ethernet_0_refclk_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.784 r  system_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.557     7.341    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X38Y57         FDSE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
                         clock pessimism             -0.338     7.003    
                         clock uncertainty           -0.061     6.942    
    SLICE_X38Y57         FDSE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.969    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv
  -------------------------------------------------------------------
                         required time                          6.969    
                         arrival time                          -4.821    
  -------------------------------------------------------------------
                         slack                                  2.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_ethernet_0_refclk_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_ethernet_0_refclk_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_system_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out1_system_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.663%)  route 0.082ns (67.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Net Delay (Source):      0.895ns (routing 0.312ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.348ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=23038, routed)       0.890     0.890    system_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.120 r  system_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.266    system_i/axi_ethernet_0_refclk/inst/clk_out1_system_axi_ethernet_0_refclk_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.283 r  system_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=22, routed)          0.895     2.178    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X38Y57         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.218 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.082     2.300    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[8]
    SLICE_X38Y57         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=23038, routed)       0.998     0.998    system_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.703 r  system_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.869    system_i/axi_ethernet_0_refclk/inst/clk_out1_system_axi_ethernet_0_refclk_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.888 r  system_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.017     1.905    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X38Y57         FDRE                                         r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                         clock pessimism              0.288     2.193    
    SLICE_X38Y57         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.240    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_axi_ethernet_0_refclk_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { system_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         3.333       1.834      BUFGCE_X0Y22            system_i/axi_ethernet_0_refclk/inst/clkout1_buf/I
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         3.333       0.000      BITSLICE_CONTROL_X0Y23  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         1.667       1.104      BITSLICE_CONTROL_X0Y23  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         1.667       1.104      BITSLICE_CONTROL_X0Y23  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_axi_ethernet_0_refclk_0
  To Clock:  clk_out2_system_axi_ethernet_0_refclk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_system_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_system_axi_ethernet_0_refclk_0 rise@8.000ns - clk_out2_system_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.234ns (9.318%)  route 2.277ns (90.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 12.224 - 8.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.985ns (routing 1.061ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.967ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=23038, routed)       1.744     1.744    system_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.638 r  system_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.901    system_i/axi_ethernet_0_refclk/inst/clk_out2_system_axi_ethernet_0_refclk_0
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.929 r  system_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=901, routed)         1.985     3.914    <hidden>
    SLICE_X15Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     4.013 r  <hidden>
                         net (fo=313, routed)         1.411     5.424    <hidden>
    SLICE_X21Y76         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     5.559 r  <hidden>
                         net (fo=86, routed)          0.866     6.425    <hidden>
    SLICE_X23Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_ethernet_0_refclk_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     8.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=23038, routed)       1.555     9.555    system_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    10.199 r  system_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    10.432    system_i/axi_ethernet_0_refclk/inst/clk_out2_system_axi_ethernet_0_refclk_0
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.456 r  system_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=901, routed)         1.768    12.224    <hidden>
    SLICE_X23Y81         FDRE                                         r  <hidden>
                         clock pessimism             -0.394    11.830    
                         clock uncertainty           -0.068    11.761    
    SLICE_X23Y81         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.072    11.689    <hidden>
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                  5.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_system_axi_ethernet_0_refclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_ethernet_0_refclk_0 rise@0.000ns - clk_out2_system_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      1.010ns (routing 0.533ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.591ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=23038, routed)       0.890     0.890    system_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.120 r  system_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.269    system_i/axi_ethernet_0_refclk/inst/clk_out2_system_axi_ethernet_0_refclk_0
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.286 r  system_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=901, routed)         1.010     2.296    <hidden>
    SLICE_X23Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y81         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.335 r  <hidden>
                         net (fo=1, routed)           0.044     2.379    <hidden>
    SLICE_X23Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=23038, routed)       0.998     0.998    system_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.703 r  system_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.873    system_i/axi_ethernet_0_refclk/inst/clk_out2_system_axi_ethernet_0_refclk_0
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.892 r  system_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=901, routed)         1.141     2.033    <hidden>
    SLICE_X23Y81         FDRE                                         r  <hidden>
                         clock pessimism              0.269     2.302    
    SLICE_X23Y81         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.348    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_axi_ethernet_0_refclk_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y154  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
Low Pulse Width   Slow    OSERDESE3/CLK  n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y154  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
High Pulse Width  Slow    OSERDESE3/CLK  n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y154  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       49.306ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.306ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.721ns  (logic 0.094ns (13.037%)  route 0.627ns (86.963%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X45Y127        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.627     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X45Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X45Y127        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                 49.306    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.475ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.475ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.552ns  (logic 0.098ns (17.754%)  route 0.454ns (82.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X45Y127        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.454     0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X45Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y128        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  9.475    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.477ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.550ns  (logic 0.096ns (17.470%)  route 0.454ns (82.530%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66                                      0.000     0.000 r  <hidden>
    SLICE_X22Y66         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  <hidden>
                         net (fo=3, routed)           0.454     0.550    <hidden>
    SLICE_X26Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X26Y67         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.027    <hidden>
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  5.477    





---------------------------------------------------------------------------------------------------
From Clock:  system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.564ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 rgmii_rxd[1]
                            (input port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.430ns  (logic 1.385ns (96.853%)  route 0.045ns (3.147%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.626ns = ( 12.626 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.332ns (routing 0.000ns, distribution 0.332ns)
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.000     3.000    
    B5                                                0.000     3.000 r  rgmii_rxd[1] (IN)
                         net (fo=0)                   0.000     3.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/I
    B5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326     3.326 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.326    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.326 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.045     3.371    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_1
    BITSLICE_RX_TX_X0Y143
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.059     4.430 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.430    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_1
    BITSLICE_RX_TX_X0Y143
                         IDDRE1                                       r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    E5                                                0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.128     4.128 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.128    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.128 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.149     4.277    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     4.294 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.332     4.626    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y143
                         IDDRE1                                       r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.626    
                         clock uncertainty           -0.025     4.601    
    BITSLICE_RX_TX_X0Y143
                         IDDRE1 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_D)
                                                      0.051     4.652    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.652    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                  0.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 rgmii_rxd[2]
                            (input port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 1.271ns (97.695%)  route 0.030ns (2.305%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -2.000ns
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 5.540 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.000    -2.000    
    F8                                                0.000    -2.000 r  rgmii_rxd[2] (IN)
                         net (fo=0)                   0.000    -2.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/I
    F8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.264    -1.736 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -1.736    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -1.736 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030    -1.706    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_2
    BITSLICE_RX_TX_X0Y138
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.007    -0.699 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.699    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_2
    BITSLICE_RX_TX_X0Y138
                         IDDRE1                                       r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    E5                                                0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.519    -3.481 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -3.481    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.481 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.329    -3.152    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.124 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.664    -2.460    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y138
                         IDDRE1                                       f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -2.460    
                         clock uncertainty            0.025    -2.435    
    BITSLICE_RX_TX_X0Y138
                         IDDRE1 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.172    -2.263    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          2.263    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  1.564    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out2_system_axi_ethernet_0_refclk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.398ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_system_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.629ns  (logic 0.097ns (15.412%)  route 0.532ns (84.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y63                                      0.000     0.000 r  <hidden>
    SLICE_X21Y63         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  <hidden>
                         net (fo=2, routed)           0.532     0.629    <hidden>
    SLICE_X19Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X19Y73         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     8.027    <hidden>
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  7.398    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  clk_out2_system_axi_ethernet_0_refclk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.626ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_system_axi_ethernet_0_refclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.401ns  (logic 0.096ns (23.931%)  route 0.305ns (76.069%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70                                      0.000     0.000 r  <hidden>
    SLICE_X31Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  <hidden>
                         net (fo=2, routed)           0.305     0.401    <hidden>
    SLICE_X29Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X29Y72         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.027    <hidden>
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  5.626    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_axi_ethernet_0_refclk_0
  To Clock:  system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out2_system_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[2]
                            (output port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@4.000ns - clk_out2_system_axi_ethernet_0_refclk_0 fall@4.000ns)
  Data Path Delay:        1.644ns  (logic 1.446ns (87.957%)  route 0.198ns (12.043%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           0.550ns
  Clock Path Skew:        2.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.752ns = ( 18.752 - 12.000 ) 
    Source Clock Delay      (SCD):    4.156ns = ( 8.156 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Net Delay (Source):      2.227ns (routing 1.061ns, distribution 1.166ns)
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_ethernet_0_refclk_0 fall edge)
                                                      4.000     4.000 f  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     4.000 f  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=23038, routed)       1.744     5.744    system_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     5.638 f  system_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     5.901    system_i/axi_ethernet_0_refclk/inst/clk_out2_system_axi_ethernet_0_refclk_0
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.929 f  system_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=901, routed)         2.227     8.156    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y151
                         OSERDESE3                                    f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y151
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.537     8.693 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.056     8.749    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_2
    BITSLICE_RX_TX_X0Y151
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.216     8.965 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.142     9.107    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_2
    A9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.693     9.800 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.800    rgmii_txd[2]
    A9                                                                r  rgmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     4.000 f  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=23038, routed)       1.555     5.555    system_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     6.199 f  system_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     6.432    system_i/axi_ethernet_0_refclk/inst/clk_out2_system_axi_ethernet_0_refclk_0
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.456 f  system_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=901, routed)         1.911     8.367    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y147
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.351     8.718 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.022     8.740    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y147
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.042     8.782 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.012     8.794    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y146
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.165     8.959 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.126     9.085    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y147
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.052    10.138 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.097    10.235    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    A7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.517    10.752 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.752    rgmii_txc
    A7                                                                f  rgmii_txc (OUT)
                         clock pessimism             -0.354    10.398    
                         output delay                -0.550     9.848    
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  0.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_system_axi_ethernet_0_refclk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[0]
                            (output port clocked by system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@-4.000ns - clk_out2_system_axi_ethernet_0_refclk_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.980ns (89.174%)  route 0.119ns (10.826%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.562ns = ( 11.562 - 4.000 ) 
    Source Clock Delay      (SCD):    4.367ns = ( 12.367 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.911ns (routing 0.967ns, distribution 0.944ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_ethernet_0_refclk_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=23038, routed)       1.555     1.555    system_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.199 r  system_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.432    system_i/axi_ethernet_0_refclk/inst/clk_out2_system_axi_ethernet_0_refclk_0
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.456 r  system_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=901, routed)         1.911     4.367    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y140
                         OSERDESE3                                    r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y140
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.342     4.709 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.022     4.731    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_0
    BITSLICE_RX_TX_X0Y140
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.127     4.858 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.097     4.955    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_0
    E9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.511     5.466 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.466    rgmii_txd[0]
    E9                                                                r  rgmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                     -4.000    -4.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000    -4.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=23038, routed)       1.744    -2.256    system_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    -2.362 r  system_i/axi_ethernet_0_refclk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -2.099    system_i/axi_ethernet_0_refclk/inst/clk_out2_system_axi_ethernet_0_refclk_0
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.071 r  system_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=901, routed)         2.234     0.163    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y147
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.556     0.719 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.056     0.775    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y147
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.061     0.836 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.062     0.898    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y146
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.264     1.162 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.374     1.536    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y147
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.195     2.731 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.140     2.871    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    A7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.691     3.562 f  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     3.562    rgmii_txc
    A7                                                                f  rgmii_txc (OUT)
                         clock pessimism              0.354     3.916    
                         clock uncertainty            0.068     3.984    
                         output delay                 0.700     4.684    
  -------------------------------------------------------------------
                         required time                         -4.684    
                         arrival time                           5.466    
  -------------------------------------------------------------------
                         slack                                  0.782    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.266ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.096ns (7.093%)  route 1.258ns (92.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.927ns = ( 11.927 - 10.000 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.640ns, distribution 1.317ns)
  Clock Net Delay (Destination): 1.760ns (routing 0.578ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23038, routed)       1.957     2.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.258     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X46Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23038, routed)       1.760    11.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.102    12.029    
                         clock uncertainty           -0.174    11.855    
    SLICE_X46Y125        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072    11.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         11.783    
                         arrival time                          -3.518    
  -------------------------------------------------------------------
                         slack                                  8.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.236%)  route 0.104ns (72.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.012ns (routing 0.326ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.368ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23038, routed)       1.012     1.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y126        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     1.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X43Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23038, routed)       1.150     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.106     1.181    
    SLICE_X43Y126        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.350ns (20.793%)  route 1.333ns (79.207%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 52.995 - 50.000 ) 
    Source Clock Delay      (SCD):    7.512ns
    Clock Pessimism Removal (CPR):    4.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.690ns (routing 0.774ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.704ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.494     5.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.690     7.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     7.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.376     7.981    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X38Y97         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     8.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.057     8.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y97         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.080     8.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.900     9.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967    51.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.539    52.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.474    57.469    
                         clock uncertainty           -0.035    57.433    
    SLICE_X42Y119        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    57.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.361    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                 48.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.622%)  route 0.102ns (72.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.310ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    4.173ns
  Clock Net Delay (Source):      0.908ns (routing 0.394ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.438ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.722     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         0.908     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X39Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.958     5.258    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.277 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.033     6.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -4.173     2.138    
    SLICE_X39Y122        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        7.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.558ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.096ns (33.019%)  route 0.195ns (66.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.474ns (routing 1.396ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.178ns (routing 1.267ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.519     0.519 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.519    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.329     0.848    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y0 (CLOCK_ROOT)    net (fo=1301, routed)        2.474     3.350    <hidden>
    SLICE_X30Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.446 f  <hidden>
                         net (fo=3, routed)           0.195     3.641    <hidden>
    SLICE_X30Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    E5                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     8.253 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.253    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.253 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.290     8.543    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.567 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y0 (CLOCK_ROOT)    net (fo=1301, routed)        2.178    10.745    <hidden>
    SLICE_X30Y76         FDCE                                         r  <hidden>
                         clock pessimism              0.562    11.306    
                         clock uncertainty           -0.035    11.271    
    SLICE_X30Y76         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    11.199    <hidden>
  -------------------------------------------------------------------
                         required time                         11.199    
                         arrival time                          -3.641    
  -------------------------------------------------------------------
                         slack                                  7.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.049%)  route 0.069ns (63.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Net Delay (Source):      1.255ns (routing 0.714ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.793ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.128     0.128 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.128    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.128 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.149     0.277    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.294 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y0 (CLOCK_ROOT)    net (fo=1301, routed)        1.255     1.548    <hidden>
    SLICE_X30Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.587 f  <hidden>
                         net (fo=3, routed)           0.069     1.656    <hidden>
    SLICE_X30Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.189     0.501    system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X0Y0 (CLOCK_ROOT)    net (fo=1301, routed)        1.409     1.929    <hidden>
    SLICE_X30Y76         FDCE                                         r  <hidden>
                         clock pessimism             -0.371     1.558    
    SLICE_X30Y76         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.538    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pl_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.908ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.908ns  (required time - arrival time)
  Source:                 fan_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_pwm
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            16.666ns  (MaxDelay Path 16.666ns)
  Data Path Delay:        4.630ns  (logic 3.204ns (69.202%)  route 1.426ns (30.798%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.640ns, distribution 1.281ns)
  Timing Exception:       MaxDelay Path 16.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23038, routed)       1.921     2.128    axi_aclk
    SLICE_X47Y96         FDRE                                         r  fan_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.224 r  fan_pwm_reg/Q
                         net (fo=1, routed)           1.426     3.650    fan_pwm_OBUF
    AA11                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.108     6.758 r  fan_pwm_OBUF_inst/O
                         net (fo=0)                   0.000     6.758    fan_pwm
    AA11                                                              r  fan_pwm (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   16.666    16.666    
                         clock pessimism              0.000    16.666    
                         output delay                -0.000    16.666    
  -------------------------------------------------------------------
                         required time                         16.666    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  9.908    





