[{"E:\\work\\prj\\seven_prj\\CF256A\\CF256A_i2cMaster\\i2cMasterCF256A_All_cpld.py": "UTF-8"}, {"E:\\work\\Saleae LLC\\i2c-analyzer\\build\\CMakeCache.txt": "ASCII"}, {"E:\\work\\Saleae LLC\\i2c-analyzer\\cmake\\ExternalAnalyzerSDK.cmake": "ASCII"}, {"E:\\work\\Saleae LLC\\i2c-analyzer\\CMakeLists.txt": "ASCII"}, {"E:\\work\\Saleae LLC\\SampleAnalyzer\\rename_analyzer.py": "ASCII"}, {"E:\\work\\Saleae LLC\\SampleAnalyzer\\build_analyzer.py": "ASCII"}, {"E:\\work\\prj\\seven_prj\\CF256A\\HP256\u62a5\u9519\\\u7b2c\u4e00\u7247-13.7K\\testData.py": "ASCII"}, {"E:\\work\\prj\\seven_prj\\CF256A\\HP256\u62a5\u9519\\\u7b2c\u4e00\u7247-13.7K\\1.txt": "ASCII"}, {"E:\\work\\prj\\seven_prj\\CF256A\\HP256\u62a5\u9519\\\u7b2c\u4e00\u7247-13.7K\\3.txt": "ASCII"}, {"E:\\work\\prj\\seven_prj\\CF256A\\HP256\u62a5\u9519\\\u7b2c\u4e00\u7247-13.7K\\2.txt": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\lx16sdram\\uart\\uart.v": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\lx16sdram\\uart\\UART.py": "ASCII"}, {"E:\\work\\prj\\seven_prj\\CF256A\\CF256A_i2cMaster\\i2cMaster111_All.py": "UTF-8"}, {"E:\\work\\prj\\seven_prj\\CF256A\\CF256A_i2cMaster\\i2cMasterCF256A_All_cpld_2.py": "UTF-8"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\migen\\migen\\test\\test_size.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\integration\\sdram_init.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\migen\\migen\\test\\test_signed.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\migen\\migen\\fhdl\\bitcontainer.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\software\\libbase\\libc.c": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\build\\lib\\misoc\\software\\bios\\boot-helper-vexriscv.S": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\cores\\vexriscv\\verilog\\src\\main\\scala\\vexriscv\\GenCoreDefault.scala": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\cores\\vexriscv\\verilog\\cpu0.yaml": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\cores\\vexriscv\\verilog\\build.sbt": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\cores\\vexriscv\\verilog\\VexRiscv.v": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\build\\lib\\misoc\\cores\\vexriscv\\verilog\\src\\main\\scala\\vexriscv\\GenCoreDefault.scala": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\cores\\sdram_settings.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\integration\\soc_core.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\integration\\soc_sdram.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\cores\\sdram_phy\\gensdrphy.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc_basesoc_xc6slx16_sdram\\software\\include\\generated\\mem.h": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\software\\bios\\sdram.c": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\cores\\vexriscv\\verilog\\README.md": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc_basesoc_xc6slx16_sdram\\gateware\\top.v": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc_basesoc_xc6slx16_sdram\\gateware\\mem.init": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc_basesoc_xc6slx16_sdram\\gateware\\top_usage.xml": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc_basesoc_xc6slx16_sdram\\gateware\\top_map.xrpt": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc_basesoc_xc6slx16_sdram\\gateware\\top.pcf": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\software\\bios\\boot.c": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\software\\bios\\main.c": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\migen\\migen\\build\\platforms\\xc6slx16_sdram.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\targets\\qm_xc6slx16_sdram.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\cores\\spi_flash_orignal.py.bak": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\litex\\soc\\cores\\spi_flash.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\build\\lib\\misoc\\cores\\spi2.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\migen\\migen\\fhdl\\specials.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\migen\\migen\\build\\platforms\\arty_s7.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\migen\\migen\\build\\platforms\\ice40_hx8k_b_evn.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\migen\\migen\\build\\platforms\\ice40_up5k_b_evn.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\migen\\migen\\build\\platforms\\icestick.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\migen\\migen\\build\\platforms\\kc705.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\migen\\migen\\build\\platforms\\lx16sdram.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\lx16sdram\\uart\\lx16sdram.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\targets\\xc6slx16_sdram.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\migen\\migen\\build\\tools.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\migen\\migen\\build\\xilinx\\vivado.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc_basesoc_kc705\\gateware\\build_top.bat": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc_basesoc_kc705\\gateware\\top.v": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc_basesoc_kc705\\gateware\\top.tcl": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\migen\\migen\\build\\xilinx\\ise.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc_basesoc_kc705\\gateware\\top.xdc": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\lx16sdram\\test_simulate\\file.vcd": "ASCII"}, {"E:\\work\\rtl8710_OK\\wifi_Firmware.txt": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\lx16sdram\\build\\top.ucf": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\lx16sdram\\uart\\build\\top.ucf": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\lx16sdram\\uart\\build\\top.pcf": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\cores\\spi_flash.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\targets\\kasli.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\targets\\kc705.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\cores\\lm32\\core.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\litex\\boards\\targets\\arty.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\litex\\boards\\targets\\netv2.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\litex\\boards\\targets\\simple.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\litex\\boards\\targets\\de1soc.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\litex\\boards\\platforms\\tinyfpga_bx.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\litex\\boards\\platforms\\sp605.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\litex\\boards\\platforms\\kcu105.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\litex\\boards\\platforms\\kc705.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\litex\\boards\\platforms\\arty.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\litex\\boards\\platforms\\ac701.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\targets\\de0nano.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\targets\\pipistrello.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\migen\\migen\\build\\platforms\\arty_a7.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\migen\\migen\\build\\platforms\\qm_xc6slx16_sdram.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\software\\bios\\boot-helper-lm32.S": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\software\\bios\\Makefile": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\software\\bios\\boot-helper-vexriscv.S": "ASCII"}, {"E:\\work\\prj\\seven_prj\\CF256A\\CF256A_i2cMaster\\data\\\u539f\u88c5\\161125A5E66MT223EXP.h": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\test\\test_i2c.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\test\\test_code_8b10b.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\test\\test_pcs_1000basex.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\test\\test_spi.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\lx16sdram\\misoc_target\\test.v": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\lx16sdram\\misoc_target\\xc6slx16_sdram.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\targets\\simple.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\lx16sdram\\uart_misoc\\lx16sdram.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\lx16sdram\\uart_misoc\\uart.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\litex\\tools\\remote\\comm_uart.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\liteusb\\liteusb\\frontend\\uart.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\litex\\litex\\soc\\cores\\uart.py": "ASCII"}, {"E:\\work\\prj\\six_prj\\201Series\\fpga\\misoc\\misoc\\interconnect\\csr_eventmanager.py": "ASCII"}]