
acm_bootloader_usage00.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08020000  08020000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000176a0  08020190  08020190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e38  08037830  08037830  00027830  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08038668  08038668  00030370  2**0
                  CONTENTS
  4 .ARM          00000008  08038668  08038668  00028668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08038670  08038670  00030370  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08038670  08038670  00028670  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08038674  08038674  00028674  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000370  20000000  08038678  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000073ac  20000370  080389e8  00030370  2**2
                  ALLOC
 10 ._user_heap_stack 00001804  2000771c  080389e8  0003771c  2**0
                  ALLOC
 11 .newsection   00000004  10000000  10000000  00040000  2**2
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030370  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003ebca  00000000  00000000  000303a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00008823  00000000  00000000  0006ef6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00002550  00000000  00000000  00077790  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00002188  00000000  00000000  00079ce0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  0002f0a9  00000000  00000000  0007be68  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0002d4ed  00000000  00000000  000aaf11  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000e3f9c  00000000  00000000  000d83fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  001bc39a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a564  00000000  00000000  001bc418  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08020190 <__do_global_dtors_aux>:
 8020190:	b510      	push	{r4, lr}
 8020192:	4c05      	ldr	r4, [pc, #20]	; (80201a8 <__do_global_dtors_aux+0x18>)
 8020194:	7823      	ldrb	r3, [r4, #0]
 8020196:	b933      	cbnz	r3, 80201a6 <__do_global_dtors_aux+0x16>
 8020198:	4b04      	ldr	r3, [pc, #16]	; (80201ac <__do_global_dtors_aux+0x1c>)
 802019a:	b113      	cbz	r3, 80201a2 <__do_global_dtors_aux+0x12>
 802019c:	4804      	ldr	r0, [pc, #16]	; (80201b0 <__do_global_dtors_aux+0x20>)
 802019e:	f3af 8000 	nop.w
 80201a2:	2301      	movs	r3, #1
 80201a4:	7023      	strb	r3, [r4, #0]
 80201a6:	bd10      	pop	{r4, pc}
 80201a8:	20000370 	.word	0x20000370
 80201ac:	00000000 	.word	0x00000000
 80201b0:	08037818 	.word	0x08037818

080201b4 <frame_dummy>:
 80201b4:	b508      	push	{r3, lr}
 80201b6:	4b03      	ldr	r3, [pc, #12]	; (80201c4 <frame_dummy+0x10>)
 80201b8:	b11b      	cbz	r3, 80201c2 <frame_dummy+0xe>
 80201ba:	4903      	ldr	r1, [pc, #12]	; (80201c8 <frame_dummy+0x14>)
 80201bc:	4803      	ldr	r0, [pc, #12]	; (80201cc <frame_dummy+0x18>)
 80201be:	f3af 8000 	nop.w
 80201c2:	bd08      	pop	{r3, pc}
 80201c4:	00000000 	.word	0x00000000
 80201c8:	20000374 	.word	0x20000374
 80201cc:	08037818 	.word	0x08037818

080201d0 <strlen>:
 80201d0:	4603      	mov	r3, r0
 80201d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80201d6:	2a00      	cmp	r2, #0
 80201d8:	d1fb      	bne.n	80201d2 <strlen+0x2>
 80201da:	1a18      	subs	r0, r3, r0
 80201dc:	3801      	subs	r0, #1
 80201de:	4770      	bx	lr

080201e0 <memchr>:
 80201e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80201e4:	2a10      	cmp	r2, #16
 80201e6:	db2b      	blt.n	8020240 <memchr+0x60>
 80201e8:	f010 0f07 	tst.w	r0, #7
 80201ec:	d008      	beq.n	8020200 <memchr+0x20>
 80201ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80201f2:	3a01      	subs	r2, #1
 80201f4:	428b      	cmp	r3, r1
 80201f6:	d02d      	beq.n	8020254 <memchr+0x74>
 80201f8:	f010 0f07 	tst.w	r0, #7
 80201fc:	b342      	cbz	r2, 8020250 <memchr+0x70>
 80201fe:	d1f6      	bne.n	80201ee <memchr+0xe>
 8020200:	b4f0      	push	{r4, r5, r6, r7}
 8020202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8020206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 802020a:	f022 0407 	bic.w	r4, r2, #7
 802020e:	f07f 0700 	mvns.w	r7, #0
 8020212:	2300      	movs	r3, #0
 8020214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8020218:	3c08      	subs	r4, #8
 802021a:	ea85 0501 	eor.w	r5, r5, r1
 802021e:	ea86 0601 	eor.w	r6, r6, r1
 8020222:	fa85 f547 	uadd8	r5, r5, r7
 8020226:	faa3 f587 	sel	r5, r3, r7
 802022a:	fa86 f647 	uadd8	r6, r6, r7
 802022e:	faa5 f687 	sel	r6, r5, r7
 8020232:	b98e      	cbnz	r6, 8020258 <memchr+0x78>
 8020234:	d1ee      	bne.n	8020214 <memchr+0x34>
 8020236:	bcf0      	pop	{r4, r5, r6, r7}
 8020238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 802023c:	f002 0207 	and.w	r2, r2, #7
 8020240:	b132      	cbz	r2, 8020250 <memchr+0x70>
 8020242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8020246:	3a01      	subs	r2, #1
 8020248:	ea83 0301 	eor.w	r3, r3, r1
 802024c:	b113      	cbz	r3, 8020254 <memchr+0x74>
 802024e:	d1f8      	bne.n	8020242 <memchr+0x62>
 8020250:	2000      	movs	r0, #0
 8020252:	4770      	bx	lr
 8020254:	3801      	subs	r0, #1
 8020256:	4770      	bx	lr
 8020258:	2d00      	cmp	r5, #0
 802025a:	bf06      	itte	eq
 802025c:	4635      	moveq	r5, r6
 802025e:	3803      	subeq	r0, #3
 8020260:	3807      	subne	r0, #7
 8020262:	f015 0f01 	tst.w	r5, #1
 8020266:	d107      	bne.n	8020278 <memchr+0x98>
 8020268:	3001      	adds	r0, #1
 802026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 802026e:	bf02      	ittt	eq
 8020270:	3001      	addeq	r0, #1
 8020272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8020276:	3001      	addeq	r0, #1
 8020278:	bcf0      	pop	{r4, r5, r6, r7}
 802027a:	3801      	subs	r0, #1
 802027c:	4770      	bx	lr
 802027e:	bf00      	nop

08020280 <__aeabi_drsub>:
 8020280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8020284:	e002      	b.n	802028c <__adddf3>
 8020286:	bf00      	nop

08020288 <__aeabi_dsub>:
 8020288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0802028c <__adddf3>:
 802028c:	b530      	push	{r4, r5, lr}
 802028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8020292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8020296:	ea94 0f05 	teq	r4, r5
 802029a:	bf08      	it	eq
 802029c:	ea90 0f02 	teqeq	r0, r2
 80202a0:	bf1f      	itttt	ne
 80202a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80202a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80202aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80202ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80202b2:	f000 80e2 	beq.w	802047a <__adddf3+0x1ee>
 80202b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80202ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80202be:	bfb8      	it	lt
 80202c0:	426d      	neglt	r5, r5
 80202c2:	dd0c      	ble.n	80202de <__adddf3+0x52>
 80202c4:	442c      	add	r4, r5
 80202c6:	ea80 0202 	eor.w	r2, r0, r2
 80202ca:	ea81 0303 	eor.w	r3, r1, r3
 80202ce:	ea82 0000 	eor.w	r0, r2, r0
 80202d2:	ea83 0101 	eor.w	r1, r3, r1
 80202d6:	ea80 0202 	eor.w	r2, r0, r2
 80202da:	ea81 0303 	eor.w	r3, r1, r3
 80202de:	2d36      	cmp	r5, #54	; 0x36
 80202e0:	bf88      	it	hi
 80202e2:	bd30      	pophi	{r4, r5, pc}
 80202e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80202e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80202ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80202f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80202f4:	d002      	beq.n	80202fc <__adddf3+0x70>
 80202f6:	4240      	negs	r0, r0
 80202f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80202fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8020300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8020304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8020308:	d002      	beq.n	8020310 <__adddf3+0x84>
 802030a:	4252      	negs	r2, r2
 802030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8020310:	ea94 0f05 	teq	r4, r5
 8020314:	f000 80a7 	beq.w	8020466 <__adddf3+0x1da>
 8020318:	f1a4 0401 	sub.w	r4, r4, #1
 802031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8020320:	db0d      	blt.n	802033e <__adddf3+0xb2>
 8020322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8020326:	fa22 f205 	lsr.w	r2, r2, r5
 802032a:	1880      	adds	r0, r0, r2
 802032c:	f141 0100 	adc.w	r1, r1, #0
 8020330:	fa03 f20e 	lsl.w	r2, r3, lr
 8020334:	1880      	adds	r0, r0, r2
 8020336:	fa43 f305 	asr.w	r3, r3, r5
 802033a:	4159      	adcs	r1, r3
 802033c:	e00e      	b.n	802035c <__adddf3+0xd0>
 802033e:	f1a5 0520 	sub.w	r5, r5, #32
 8020342:	f10e 0e20 	add.w	lr, lr, #32
 8020346:	2a01      	cmp	r2, #1
 8020348:	fa03 fc0e 	lsl.w	ip, r3, lr
 802034c:	bf28      	it	cs
 802034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8020352:	fa43 f305 	asr.w	r3, r3, r5
 8020356:	18c0      	adds	r0, r0, r3
 8020358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 802035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8020360:	d507      	bpl.n	8020372 <__adddf3+0xe6>
 8020362:	f04f 0e00 	mov.w	lr, #0
 8020366:	f1dc 0c00 	rsbs	ip, ip, #0
 802036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 802036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8020372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8020376:	d31b      	bcc.n	80203b0 <__adddf3+0x124>
 8020378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 802037c:	d30c      	bcc.n	8020398 <__adddf3+0x10c>
 802037e:	0849      	lsrs	r1, r1, #1
 8020380:	ea5f 0030 	movs.w	r0, r0, rrx
 8020384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8020388:	f104 0401 	add.w	r4, r4, #1
 802038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8020390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8020394:	f080 809a 	bcs.w	80204cc <__adddf3+0x240>
 8020398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 802039c:	bf08      	it	eq
 802039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80203a2:	f150 0000 	adcs.w	r0, r0, #0
 80203a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80203aa:	ea41 0105 	orr.w	r1, r1, r5
 80203ae:	bd30      	pop	{r4, r5, pc}
 80203b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80203b4:	4140      	adcs	r0, r0
 80203b6:	eb41 0101 	adc.w	r1, r1, r1
 80203ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80203be:	f1a4 0401 	sub.w	r4, r4, #1
 80203c2:	d1e9      	bne.n	8020398 <__adddf3+0x10c>
 80203c4:	f091 0f00 	teq	r1, #0
 80203c8:	bf04      	itt	eq
 80203ca:	4601      	moveq	r1, r0
 80203cc:	2000      	moveq	r0, #0
 80203ce:	fab1 f381 	clz	r3, r1
 80203d2:	bf08      	it	eq
 80203d4:	3320      	addeq	r3, #32
 80203d6:	f1a3 030b 	sub.w	r3, r3, #11
 80203da:	f1b3 0220 	subs.w	r2, r3, #32
 80203de:	da0c      	bge.n	80203fa <__adddf3+0x16e>
 80203e0:	320c      	adds	r2, #12
 80203e2:	dd08      	ble.n	80203f6 <__adddf3+0x16a>
 80203e4:	f102 0c14 	add.w	ip, r2, #20
 80203e8:	f1c2 020c 	rsb	r2, r2, #12
 80203ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80203f0:	fa21 f102 	lsr.w	r1, r1, r2
 80203f4:	e00c      	b.n	8020410 <__adddf3+0x184>
 80203f6:	f102 0214 	add.w	r2, r2, #20
 80203fa:	bfd8      	it	le
 80203fc:	f1c2 0c20 	rsble	ip, r2, #32
 8020400:	fa01 f102 	lsl.w	r1, r1, r2
 8020404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8020408:	bfdc      	itt	le
 802040a:	ea41 010c 	orrle.w	r1, r1, ip
 802040e:	4090      	lslle	r0, r2
 8020410:	1ae4      	subs	r4, r4, r3
 8020412:	bfa2      	ittt	ge
 8020414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8020418:	4329      	orrge	r1, r5
 802041a:	bd30      	popge	{r4, r5, pc}
 802041c:	ea6f 0404 	mvn.w	r4, r4
 8020420:	3c1f      	subs	r4, #31
 8020422:	da1c      	bge.n	802045e <__adddf3+0x1d2>
 8020424:	340c      	adds	r4, #12
 8020426:	dc0e      	bgt.n	8020446 <__adddf3+0x1ba>
 8020428:	f104 0414 	add.w	r4, r4, #20
 802042c:	f1c4 0220 	rsb	r2, r4, #32
 8020430:	fa20 f004 	lsr.w	r0, r0, r4
 8020434:	fa01 f302 	lsl.w	r3, r1, r2
 8020438:	ea40 0003 	orr.w	r0, r0, r3
 802043c:	fa21 f304 	lsr.w	r3, r1, r4
 8020440:	ea45 0103 	orr.w	r1, r5, r3
 8020444:	bd30      	pop	{r4, r5, pc}
 8020446:	f1c4 040c 	rsb	r4, r4, #12
 802044a:	f1c4 0220 	rsb	r2, r4, #32
 802044e:	fa20 f002 	lsr.w	r0, r0, r2
 8020452:	fa01 f304 	lsl.w	r3, r1, r4
 8020456:	ea40 0003 	orr.w	r0, r0, r3
 802045a:	4629      	mov	r1, r5
 802045c:	bd30      	pop	{r4, r5, pc}
 802045e:	fa21 f004 	lsr.w	r0, r1, r4
 8020462:	4629      	mov	r1, r5
 8020464:	bd30      	pop	{r4, r5, pc}
 8020466:	f094 0f00 	teq	r4, #0
 802046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 802046e:	bf06      	itte	eq
 8020470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8020474:	3401      	addeq	r4, #1
 8020476:	3d01      	subne	r5, #1
 8020478:	e74e      	b.n	8020318 <__adddf3+0x8c>
 802047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 802047e:	bf18      	it	ne
 8020480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8020484:	d029      	beq.n	80204da <__adddf3+0x24e>
 8020486:	ea94 0f05 	teq	r4, r5
 802048a:	bf08      	it	eq
 802048c:	ea90 0f02 	teqeq	r0, r2
 8020490:	d005      	beq.n	802049e <__adddf3+0x212>
 8020492:	ea54 0c00 	orrs.w	ip, r4, r0
 8020496:	bf04      	itt	eq
 8020498:	4619      	moveq	r1, r3
 802049a:	4610      	moveq	r0, r2
 802049c:	bd30      	pop	{r4, r5, pc}
 802049e:	ea91 0f03 	teq	r1, r3
 80204a2:	bf1e      	ittt	ne
 80204a4:	2100      	movne	r1, #0
 80204a6:	2000      	movne	r0, #0
 80204a8:	bd30      	popne	{r4, r5, pc}
 80204aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80204ae:	d105      	bne.n	80204bc <__adddf3+0x230>
 80204b0:	0040      	lsls	r0, r0, #1
 80204b2:	4149      	adcs	r1, r1
 80204b4:	bf28      	it	cs
 80204b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80204ba:	bd30      	pop	{r4, r5, pc}
 80204bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80204c0:	bf3c      	itt	cc
 80204c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80204c6:	bd30      	popcc	{r4, r5, pc}
 80204c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80204cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80204d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80204d4:	f04f 0000 	mov.w	r0, #0
 80204d8:	bd30      	pop	{r4, r5, pc}
 80204da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80204de:	bf1a      	itte	ne
 80204e0:	4619      	movne	r1, r3
 80204e2:	4610      	movne	r0, r2
 80204e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80204e8:	bf1c      	itt	ne
 80204ea:	460b      	movne	r3, r1
 80204ec:	4602      	movne	r2, r0
 80204ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80204f2:	bf06      	itte	eq
 80204f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80204f8:	ea91 0f03 	teqeq	r1, r3
 80204fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8020500:	bd30      	pop	{r4, r5, pc}
 8020502:	bf00      	nop

08020504 <__aeabi_ui2d>:
 8020504:	f090 0f00 	teq	r0, #0
 8020508:	bf04      	itt	eq
 802050a:	2100      	moveq	r1, #0
 802050c:	4770      	bxeq	lr
 802050e:	b530      	push	{r4, r5, lr}
 8020510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8020514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8020518:	f04f 0500 	mov.w	r5, #0
 802051c:	f04f 0100 	mov.w	r1, #0
 8020520:	e750      	b.n	80203c4 <__adddf3+0x138>
 8020522:	bf00      	nop

08020524 <__aeabi_i2d>:
 8020524:	f090 0f00 	teq	r0, #0
 8020528:	bf04      	itt	eq
 802052a:	2100      	moveq	r1, #0
 802052c:	4770      	bxeq	lr
 802052e:	b530      	push	{r4, r5, lr}
 8020530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8020534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8020538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 802053c:	bf48      	it	mi
 802053e:	4240      	negmi	r0, r0
 8020540:	f04f 0100 	mov.w	r1, #0
 8020544:	e73e      	b.n	80203c4 <__adddf3+0x138>
 8020546:	bf00      	nop

08020548 <__aeabi_f2d>:
 8020548:	0042      	lsls	r2, r0, #1
 802054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 802054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8020552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8020556:	bf1f      	itttt	ne
 8020558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 802055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8020560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8020564:	4770      	bxne	lr
 8020566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 802056a:	bf08      	it	eq
 802056c:	4770      	bxeq	lr
 802056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8020572:	bf04      	itt	eq
 8020574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8020578:	4770      	bxeq	lr
 802057a:	b530      	push	{r4, r5, lr}
 802057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8020580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8020584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8020588:	e71c      	b.n	80203c4 <__adddf3+0x138>
 802058a:	bf00      	nop

0802058c <__aeabi_ul2d>:
 802058c:	ea50 0201 	orrs.w	r2, r0, r1
 8020590:	bf08      	it	eq
 8020592:	4770      	bxeq	lr
 8020594:	b530      	push	{r4, r5, lr}
 8020596:	f04f 0500 	mov.w	r5, #0
 802059a:	e00a      	b.n	80205b2 <__aeabi_l2d+0x16>

0802059c <__aeabi_l2d>:
 802059c:	ea50 0201 	orrs.w	r2, r0, r1
 80205a0:	bf08      	it	eq
 80205a2:	4770      	bxeq	lr
 80205a4:	b530      	push	{r4, r5, lr}
 80205a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80205aa:	d502      	bpl.n	80205b2 <__aeabi_l2d+0x16>
 80205ac:	4240      	negs	r0, r0
 80205ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80205b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80205b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80205ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80205be:	f43f aed8 	beq.w	8020372 <__adddf3+0xe6>
 80205c2:	f04f 0203 	mov.w	r2, #3
 80205c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80205ca:	bf18      	it	ne
 80205cc:	3203      	addne	r2, #3
 80205ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80205d2:	bf18      	it	ne
 80205d4:	3203      	addne	r2, #3
 80205d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80205da:	f1c2 0320 	rsb	r3, r2, #32
 80205de:	fa00 fc03 	lsl.w	ip, r0, r3
 80205e2:	fa20 f002 	lsr.w	r0, r0, r2
 80205e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80205ea:	ea40 000e 	orr.w	r0, r0, lr
 80205ee:	fa21 f102 	lsr.w	r1, r1, r2
 80205f2:	4414      	add	r4, r2
 80205f4:	e6bd      	b.n	8020372 <__adddf3+0xe6>
 80205f6:	bf00      	nop

080205f8 <__aeabi_dmul>:
 80205f8:	b570      	push	{r4, r5, r6, lr}
 80205fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80205fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8020602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8020606:	bf1d      	ittte	ne
 8020608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 802060c:	ea94 0f0c 	teqne	r4, ip
 8020610:	ea95 0f0c 	teqne	r5, ip
 8020614:	f000 f8de 	bleq	80207d4 <__aeabi_dmul+0x1dc>
 8020618:	442c      	add	r4, r5
 802061a:	ea81 0603 	eor.w	r6, r1, r3
 802061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8020622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8020626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 802062a:	bf18      	it	ne
 802062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8020630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8020634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8020638:	d038      	beq.n	80206ac <__aeabi_dmul+0xb4>
 802063a:	fba0 ce02 	umull	ip, lr, r0, r2
 802063e:	f04f 0500 	mov.w	r5, #0
 8020642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8020646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 802064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 802064e:	f04f 0600 	mov.w	r6, #0
 8020652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8020656:	f09c 0f00 	teq	ip, #0
 802065a:	bf18      	it	ne
 802065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8020660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8020664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8020668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 802066c:	d204      	bcs.n	8020678 <__aeabi_dmul+0x80>
 802066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8020672:	416d      	adcs	r5, r5
 8020674:	eb46 0606 	adc.w	r6, r6, r6
 8020678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 802067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8020680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8020684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8020688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 802068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8020690:	bf88      	it	hi
 8020692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8020696:	d81e      	bhi.n	80206d6 <__aeabi_dmul+0xde>
 8020698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 802069c:	bf08      	it	eq
 802069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80206a2:	f150 0000 	adcs.w	r0, r0, #0
 80206a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80206aa:	bd70      	pop	{r4, r5, r6, pc}
 80206ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80206b0:	ea46 0101 	orr.w	r1, r6, r1
 80206b4:	ea40 0002 	orr.w	r0, r0, r2
 80206b8:	ea81 0103 	eor.w	r1, r1, r3
 80206bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80206c0:	bfc2      	ittt	gt
 80206c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80206c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80206ca:	bd70      	popgt	{r4, r5, r6, pc}
 80206cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80206d0:	f04f 0e00 	mov.w	lr, #0
 80206d4:	3c01      	subs	r4, #1
 80206d6:	f300 80ab 	bgt.w	8020830 <__aeabi_dmul+0x238>
 80206da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80206de:	bfde      	ittt	le
 80206e0:	2000      	movle	r0, #0
 80206e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80206e6:	bd70      	pople	{r4, r5, r6, pc}
 80206e8:	f1c4 0400 	rsb	r4, r4, #0
 80206ec:	3c20      	subs	r4, #32
 80206ee:	da35      	bge.n	802075c <__aeabi_dmul+0x164>
 80206f0:	340c      	adds	r4, #12
 80206f2:	dc1b      	bgt.n	802072c <__aeabi_dmul+0x134>
 80206f4:	f104 0414 	add.w	r4, r4, #20
 80206f8:	f1c4 0520 	rsb	r5, r4, #32
 80206fc:	fa00 f305 	lsl.w	r3, r0, r5
 8020700:	fa20 f004 	lsr.w	r0, r0, r4
 8020704:	fa01 f205 	lsl.w	r2, r1, r5
 8020708:	ea40 0002 	orr.w	r0, r0, r2
 802070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8020710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8020714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8020718:	fa21 f604 	lsr.w	r6, r1, r4
 802071c:	eb42 0106 	adc.w	r1, r2, r6
 8020720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8020724:	bf08      	it	eq
 8020726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 802072a:	bd70      	pop	{r4, r5, r6, pc}
 802072c:	f1c4 040c 	rsb	r4, r4, #12
 8020730:	f1c4 0520 	rsb	r5, r4, #32
 8020734:	fa00 f304 	lsl.w	r3, r0, r4
 8020738:	fa20 f005 	lsr.w	r0, r0, r5
 802073c:	fa01 f204 	lsl.w	r2, r1, r4
 8020740:	ea40 0002 	orr.w	r0, r0, r2
 8020744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8020748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 802074c:	f141 0100 	adc.w	r1, r1, #0
 8020750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8020754:	bf08      	it	eq
 8020756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 802075a:	bd70      	pop	{r4, r5, r6, pc}
 802075c:	f1c4 0520 	rsb	r5, r4, #32
 8020760:	fa00 f205 	lsl.w	r2, r0, r5
 8020764:	ea4e 0e02 	orr.w	lr, lr, r2
 8020768:	fa20 f304 	lsr.w	r3, r0, r4
 802076c:	fa01 f205 	lsl.w	r2, r1, r5
 8020770:	ea43 0302 	orr.w	r3, r3, r2
 8020774:	fa21 f004 	lsr.w	r0, r1, r4
 8020778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 802077c:	fa21 f204 	lsr.w	r2, r1, r4
 8020780:	ea20 0002 	bic.w	r0, r0, r2
 8020784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8020788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 802078c:	bf08      	it	eq
 802078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8020792:	bd70      	pop	{r4, r5, r6, pc}
 8020794:	f094 0f00 	teq	r4, #0
 8020798:	d10f      	bne.n	80207ba <__aeabi_dmul+0x1c2>
 802079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 802079e:	0040      	lsls	r0, r0, #1
 80207a0:	eb41 0101 	adc.w	r1, r1, r1
 80207a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80207a8:	bf08      	it	eq
 80207aa:	3c01      	subeq	r4, #1
 80207ac:	d0f7      	beq.n	802079e <__aeabi_dmul+0x1a6>
 80207ae:	ea41 0106 	orr.w	r1, r1, r6
 80207b2:	f095 0f00 	teq	r5, #0
 80207b6:	bf18      	it	ne
 80207b8:	4770      	bxne	lr
 80207ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80207be:	0052      	lsls	r2, r2, #1
 80207c0:	eb43 0303 	adc.w	r3, r3, r3
 80207c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80207c8:	bf08      	it	eq
 80207ca:	3d01      	subeq	r5, #1
 80207cc:	d0f7      	beq.n	80207be <__aeabi_dmul+0x1c6>
 80207ce:	ea43 0306 	orr.w	r3, r3, r6
 80207d2:	4770      	bx	lr
 80207d4:	ea94 0f0c 	teq	r4, ip
 80207d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80207dc:	bf18      	it	ne
 80207de:	ea95 0f0c 	teqne	r5, ip
 80207e2:	d00c      	beq.n	80207fe <__aeabi_dmul+0x206>
 80207e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80207e8:	bf18      	it	ne
 80207ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80207ee:	d1d1      	bne.n	8020794 <__aeabi_dmul+0x19c>
 80207f0:	ea81 0103 	eor.w	r1, r1, r3
 80207f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80207f8:	f04f 0000 	mov.w	r0, #0
 80207fc:	bd70      	pop	{r4, r5, r6, pc}
 80207fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020802:	bf06      	itte	eq
 8020804:	4610      	moveq	r0, r2
 8020806:	4619      	moveq	r1, r3
 8020808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 802080c:	d019      	beq.n	8020842 <__aeabi_dmul+0x24a>
 802080e:	ea94 0f0c 	teq	r4, ip
 8020812:	d102      	bne.n	802081a <__aeabi_dmul+0x222>
 8020814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8020818:	d113      	bne.n	8020842 <__aeabi_dmul+0x24a>
 802081a:	ea95 0f0c 	teq	r5, ip
 802081e:	d105      	bne.n	802082c <__aeabi_dmul+0x234>
 8020820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8020824:	bf1c      	itt	ne
 8020826:	4610      	movne	r0, r2
 8020828:	4619      	movne	r1, r3
 802082a:	d10a      	bne.n	8020842 <__aeabi_dmul+0x24a>
 802082c:	ea81 0103 	eor.w	r1, r1, r3
 8020830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8020834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8020838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 802083c:	f04f 0000 	mov.w	r0, #0
 8020840:	bd70      	pop	{r4, r5, r6, pc}
 8020842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8020846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 802084a:	bd70      	pop	{r4, r5, r6, pc}

0802084c <__aeabi_ddiv>:
 802084c:	b570      	push	{r4, r5, r6, lr}
 802084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8020852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8020856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 802085a:	bf1d      	ittte	ne
 802085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8020860:	ea94 0f0c 	teqne	r4, ip
 8020864:	ea95 0f0c 	teqne	r5, ip
 8020868:	f000 f8a7 	bleq	80209ba <__aeabi_ddiv+0x16e>
 802086c:	eba4 0405 	sub.w	r4, r4, r5
 8020870:	ea81 0e03 	eor.w	lr, r1, r3
 8020874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8020878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 802087c:	f000 8088 	beq.w	8020990 <__aeabi_ddiv+0x144>
 8020880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8020884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8020888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 802088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8020890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8020894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8020898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 802089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80208a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80208a4:	429d      	cmp	r5, r3
 80208a6:	bf08      	it	eq
 80208a8:	4296      	cmpeq	r6, r2
 80208aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80208ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80208b2:	d202      	bcs.n	80208ba <__aeabi_ddiv+0x6e>
 80208b4:	085b      	lsrs	r3, r3, #1
 80208b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80208ba:	1ab6      	subs	r6, r6, r2
 80208bc:	eb65 0503 	sbc.w	r5, r5, r3
 80208c0:	085b      	lsrs	r3, r3, #1
 80208c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80208c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80208ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80208ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80208d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80208d6:	bf22      	ittt	cs
 80208d8:	1ab6      	subcs	r6, r6, r2
 80208da:	4675      	movcs	r5, lr
 80208dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80208e0:	085b      	lsrs	r3, r3, #1
 80208e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80208e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80208ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80208ee:	bf22      	ittt	cs
 80208f0:	1ab6      	subcs	r6, r6, r2
 80208f2:	4675      	movcs	r5, lr
 80208f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80208f8:	085b      	lsrs	r3, r3, #1
 80208fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80208fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8020902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8020906:	bf22      	ittt	cs
 8020908:	1ab6      	subcs	r6, r6, r2
 802090a:	4675      	movcs	r5, lr
 802090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8020910:	085b      	lsrs	r3, r3, #1
 8020912:	ea4f 0232 	mov.w	r2, r2, rrx
 8020916:	ebb6 0e02 	subs.w	lr, r6, r2
 802091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 802091e:	bf22      	ittt	cs
 8020920:	1ab6      	subcs	r6, r6, r2
 8020922:	4675      	movcs	r5, lr
 8020924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8020928:	ea55 0e06 	orrs.w	lr, r5, r6
 802092c:	d018      	beq.n	8020960 <__aeabi_ddiv+0x114>
 802092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8020932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8020936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 802093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 802093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8020942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8020946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 802094a:	d1c0      	bne.n	80208ce <__aeabi_ddiv+0x82>
 802094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8020950:	d10b      	bne.n	802096a <__aeabi_ddiv+0x11e>
 8020952:	ea41 0100 	orr.w	r1, r1, r0
 8020956:	f04f 0000 	mov.w	r0, #0
 802095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 802095e:	e7b6      	b.n	80208ce <__aeabi_ddiv+0x82>
 8020960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8020964:	bf04      	itt	eq
 8020966:	4301      	orreq	r1, r0
 8020968:	2000      	moveq	r0, #0
 802096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 802096e:	bf88      	it	hi
 8020970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8020974:	f63f aeaf 	bhi.w	80206d6 <__aeabi_dmul+0xde>
 8020978:	ebb5 0c03 	subs.w	ip, r5, r3
 802097c:	bf04      	itt	eq
 802097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8020982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8020986:	f150 0000 	adcs.w	r0, r0, #0
 802098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802098e:	bd70      	pop	{r4, r5, r6, pc}
 8020990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8020994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8020998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 802099c:	bfc2      	ittt	gt
 802099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80209a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80209a6:	bd70      	popgt	{r4, r5, r6, pc}
 80209a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80209ac:	f04f 0e00 	mov.w	lr, #0
 80209b0:	3c01      	subs	r4, #1
 80209b2:	e690      	b.n	80206d6 <__aeabi_dmul+0xde>
 80209b4:	ea45 0e06 	orr.w	lr, r5, r6
 80209b8:	e68d      	b.n	80206d6 <__aeabi_dmul+0xde>
 80209ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80209be:	ea94 0f0c 	teq	r4, ip
 80209c2:	bf08      	it	eq
 80209c4:	ea95 0f0c 	teqeq	r5, ip
 80209c8:	f43f af3b 	beq.w	8020842 <__aeabi_dmul+0x24a>
 80209cc:	ea94 0f0c 	teq	r4, ip
 80209d0:	d10a      	bne.n	80209e8 <__aeabi_ddiv+0x19c>
 80209d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80209d6:	f47f af34 	bne.w	8020842 <__aeabi_dmul+0x24a>
 80209da:	ea95 0f0c 	teq	r5, ip
 80209de:	f47f af25 	bne.w	802082c <__aeabi_dmul+0x234>
 80209e2:	4610      	mov	r0, r2
 80209e4:	4619      	mov	r1, r3
 80209e6:	e72c      	b.n	8020842 <__aeabi_dmul+0x24a>
 80209e8:	ea95 0f0c 	teq	r5, ip
 80209ec:	d106      	bne.n	80209fc <__aeabi_ddiv+0x1b0>
 80209ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80209f2:	f43f aefd 	beq.w	80207f0 <__aeabi_dmul+0x1f8>
 80209f6:	4610      	mov	r0, r2
 80209f8:	4619      	mov	r1, r3
 80209fa:	e722      	b.n	8020842 <__aeabi_dmul+0x24a>
 80209fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020a00:	bf18      	it	ne
 8020a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8020a06:	f47f aec5 	bne.w	8020794 <__aeabi_dmul+0x19c>
 8020a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8020a0e:	f47f af0d 	bne.w	802082c <__aeabi_dmul+0x234>
 8020a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8020a16:	f47f aeeb 	bne.w	80207f0 <__aeabi_dmul+0x1f8>
 8020a1a:	e712      	b.n	8020842 <__aeabi_dmul+0x24a>

08020a1c <__gedf2>:
 8020a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8020a20:	e006      	b.n	8020a30 <__cmpdf2+0x4>
 8020a22:	bf00      	nop

08020a24 <__ledf2>:
 8020a24:	f04f 0c01 	mov.w	ip, #1
 8020a28:	e002      	b.n	8020a30 <__cmpdf2+0x4>
 8020a2a:	bf00      	nop

08020a2c <__cmpdf2>:
 8020a2c:	f04f 0c01 	mov.w	ip, #1
 8020a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8020a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020a40:	bf18      	it	ne
 8020a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8020a46:	d01b      	beq.n	8020a80 <__cmpdf2+0x54>
 8020a48:	b001      	add	sp, #4
 8020a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8020a4e:	bf0c      	ite	eq
 8020a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8020a54:	ea91 0f03 	teqne	r1, r3
 8020a58:	bf02      	ittt	eq
 8020a5a:	ea90 0f02 	teqeq	r0, r2
 8020a5e:	2000      	moveq	r0, #0
 8020a60:	4770      	bxeq	lr
 8020a62:	f110 0f00 	cmn.w	r0, #0
 8020a66:	ea91 0f03 	teq	r1, r3
 8020a6a:	bf58      	it	pl
 8020a6c:	4299      	cmppl	r1, r3
 8020a6e:	bf08      	it	eq
 8020a70:	4290      	cmpeq	r0, r2
 8020a72:	bf2c      	ite	cs
 8020a74:	17d8      	asrcs	r0, r3, #31
 8020a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8020a7a:	f040 0001 	orr.w	r0, r0, #1
 8020a7e:	4770      	bx	lr
 8020a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020a88:	d102      	bne.n	8020a90 <__cmpdf2+0x64>
 8020a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8020a8e:	d107      	bne.n	8020aa0 <__cmpdf2+0x74>
 8020a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020a98:	d1d6      	bne.n	8020a48 <__cmpdf2+0x1c>
 8020a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8020a9e:	d0d3      	beq.n	8020a48 <__cmpdf2+0x1c>
 8020aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8020aa4:	4770      	bx	lr
 8020aa6:	bf00      	nop

08020aa8 <__aeabi_cdrcmple>:
 8020aa8:	4684      	mov	ip, r0
 8020aaa:	4610      	mov	r0, r2
 8020aac:	4662      	mov	r2, ip
 8020aae:	468c      	mov	ip, r1
 8020ab0:	4619      	mov	r1, r3
 8020ab2:	4663      	mov	r3, ip
 8020ab4:	e000      	b.n	8020ab8 <__aeabi_cdcmpeq>
 8020ab6:	bf00      	nop

08020ab8 <__aeabi_cdcmpeq>:
 8020ab8:	b501      	push	{r0, lr}
 8020aba:	f7ff ffb7 	bl	8020a2c <__cmpdf2>
 8020abe:	2800      	cmp	r0, #0
 8020ac0:	bf48      	it	mi
 8020ac2:	f110 0f00 	cmnmi.w	r0, #0
 8020ac6:	bd01      	pop	{r0, pc}

08020ac8 <__aeabi_dcmpeq>:
 8020ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020acc:	f7ff fff4 	bl	8020ab8 <__aeabi_cdcmpeq>
 8020ad0:	bf0c      	ite	eq
 8020ad2:	2001      	moveq	r0, #1
 8020ad4:	2000      	movne	r0, #0
 8020ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8020ada:	bf00      	nop

08020adc <__aeabi_dcmplt>:
 8020adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020ae0:	f7ff ffea 	bl	8020ab8 <__aeabi_cdcmpeq>
 8020ae4:	bf34      	ite	cc
 8020ae6:	2001      	movcc	r0, #1
 8020ae8:	2000      	movcs	r0, #0
 8020aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8020aee:	bf00      	nop

08020af0 <__aeabi_dcmple>:
 8020af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020af4:	f7ff ffe0 	bl	8020ab8 <__aeabi_cdcmpeq>
 8020af8:	bf94      	ite	ls
 8020afa:	2001      	movls	r0, #1
 8020afc:	2000      	movhi	r0, #0
 8020afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b02:	bf00      	nop

08020b04 <__aeabi_dcmpge>:
 8020b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b08:	f7ff ffce 	bl	8020aa8 <__aeabi_cdrcmple>
 8020b0c:	bf94      	ite	ls
 8020b0e:	2001      	movls	r0, #1
 8020b10:	2000      	movhi	r0, #0
 8020b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b16:	bf00      	nop

08020b18 <__aeabi_dcmpgt>:
 8020b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b1c:	f7ff ffc4 	bl	8020aa8 <__aeabi_cdrcmple>
 8020b20:	bf34      	ite	cc
 8020b22:	2001      	movcc	r0, #1
 8020b24:	2000      	movcs	r0, #0
 8020b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b2a:	bf00      	nop

08020b2c <__aeabi_dcmpun>:
 8020b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020b34:	d102      	bne.n	8020b3c <__aeabi_dcmpun+0x10>
 8020b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8020b3a:	d10a      	bne.n	8020b52 <__aeabi_dcmpun+0x26>
 8020b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020b44:	d102      	bne.n	8020b4c <__aeabi_dcmpun+0x20>
 8020b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8020b4a:	d102      	bne.n	8020b52 <__aeabi_dcmpun+0x26>
 8020b4c:	f04f 0000 	mov.w	r0, #0
 8020b50:	4770      	bx	lr
 8020b52:	f04f 0001 	mov.w	r0, #1
 8020b56:	4770      	bx	lr

08020b58 <__aeabi_d2iz>:
 8020b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8020b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8020b60:	d215      	bcs.n	8020b8e <__aeabi_d2iz+0x36>
 8020b62:	d511      	bpl.n	8020b88 <__aeabi_d2iz+0x30>
 8020b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8020b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8020b6c:	d912      	bls.n	8020b94 <__aeabi_d2iz+0x3c>
 8020b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8020b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8020b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8020b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8020b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8020b82:	bf18      	it	ne
 8020b84:	4240      	negne	r0, r0
 8020b86:	4770      	bx	lr
 8020b88:	f04f 0000 	mov.w	r0, #0
 8020b8c:	4770      	bx	lr
 8020b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8020b92:	d105      	bne.n	8020ba0 <__aeabi_d2iz+0x48>
 8020b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8020b98:	bf08      	it	eq
 8020b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8020b9e:	4770      	bx	lr
 8020ba0:	f04f 0000 	mov.w	r0, #0
 8020ba4:	4770      	bx	lr
 8020ba6:	bf00      	nop

08020ba8 <__aeabi_uldivmod>:
 8020ba8:	b953      	cbnz	r3, 8020bc0 <__aeabi_uldivmod+0x18>
 8020baa:	b94a      	cbnz	r2, 8020bc0 <__aeabi_uldivmod+0x18>
 8020bac:	2900      	cmp	r1, #0
 8020bae:	bf08      	it	eq
 8020bb0:	2800      	cmpeq	r0, #0
 8020bb2:	bf1c      	itt	ne
 8020bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8020bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8020bbc:	f000 b972 	b.w	8020ea4 <__aeabi_idiv0>
 8020bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8020bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8020bc8:	f000 f806 	bl	8020bd8 <__udivmoddi4>
 8020bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020bd4:	b004      	add	sp, #16
 8020bd6:	4770      	bx	lr

08020bd8 <__udivmoddi4>:
 8020bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020bdc:	9e08      	ldr	r6, [sp, #32]
 8020bde:	4604      	mov	r4, r0
 8020be0:	4688      	mov	r8, r1
 8020be2:	2b00      	cmp	r3, #0
 8020be4:	d14b      	bne.n	8020c7e <__udivmoddi4+0xa6>
 8020be6:	428a      	cmp	r2, r1
 8020be8:	4615      	mov	r5, r2
 8020bea:	d967      	bls.n	8020cbc <__udivmoddi4+0xe4>
 8020bec:	fab2 f282 	clz	r2, r2
 8020bf0:	b14a      	cbz	r2, 8020c06 <__udivmoddi4+0x2e>
 8020bf2:	f1c2 0720 	rsb	r7, r2, #32
 8020bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8020bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8020bfe:	4095      	lsls	r5, r2
 8020c00:	ea47 0803 	orr.w	r8, r7, r3
 8020c04:	4094      	lsls	r4, r2
 8020c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8020c0a:	0c23      	lsrs	r3, r4, #16
 8020c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8020c10:	fa1f fc85 	uxth.w	ip, r5
 8020c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8020c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8020c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8020c20:	4299      	cmp	r1, r3
 8020c22:	d909      	bls.n	8020c38 <__udivmoddi4+0x60>
 8020c24:	18eb      	adds	r3, r5, r3
 8020c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8020c2a:	f080 811b 	bcs.w	8020e64 <__udivmoddi4+0x28c>
 8020c2e:	4299      	cmp	r1, r3
 8020c30:	f240 8118 	bls.w	8020e64 <__udivmoddi4+0x28c>
 8020c34:	3f02      	subs	r7, #2
 8020c36:	442b      	add	r3, r5
 8020c38:	1a5b      	subs	r3, r3, r1
 8020c3a:	b2a4      	uxth	r4, r4
 8020c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8020c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8020c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8020c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8020c4c:	45a4      	cmp	ip, r4
 8020c4e:	d909      	bls.n	8020c64 <__udivmoddi4+0x8c>
 8020c50:	192c      	adds	r4, r5, r4
 8020c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8020c56:	f080 8107 	bcs.w	8020e68 <__udivmoddi4+0x290>
 8020c5a:	45a4      	cmp	ip, r4
 8020c5c:	f240 8104 	bls.w	8020e68 <__udivmoddi4+0x290>
 8020c60:	3802      	subs	r0, #2
 8020c62:	442c      	add	r4, r5
 8020c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8020c68:	eba4 040c 	sub.w	r4, r4, ip
 8020c6c:	2700      	movs	r7, #0
 8020c6e:	b11e      	cbz	r6, 8020c78 <__udivmoddi4+0xa0>
 8020c70:	40d4      	lsrs	r4, r2
 8020c72:	2300      	movs	r3, #0
 8020c74:	e9c6 4300 	strd	r4, r3, [r6]
 8020c78:	4639      	mov	r1, r7
 8020c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020c7e:	428b      	cmp	r3, r1
 8020c80:	d909      	bls.n	8020c96 <__udivmoddi4+0xbe>
 8020c82:	2e00      	cmp	r6, #0
 8020c84:	f000 80eb 	beq.w	8020e5e <__udivmoddi4+0x286>
 8020c88:	2700      	movs	r7, #0
 8020c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8020c8e:	4638      	mov	r0, r7
 8020c90:	4639      	mov	r1, r7
 8020c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020c96:	fab3 f783 	clz	r7, r3
 8020c9a:	2f00      	cmp	r7, #0
 8020c9c:	d147      	bne.n	8020d2e <__udivmoddi4+0x156>
 8020c9e:	428b      	cmp	r3, r1
 8020ca0:	d302      	bcc.n	8020ca8 <__udivmoddi4+0xd0>
 8020ca2:	4282      	cmp	r2, r0
 8020ca4:	f200 80fa 	bhi.w	8020e9c <__udivmoddi4+0x2c4>
 8020ca8:	1a84      	subs	r4, r0, r2
 8020caa:	eb61 0303 	sbc.w	r3, r1, r3
 8020cae:	2001      	movs	r0, #1
 8020cb0:	4698      	mov	r8, r3
 8020cb2:	2e00      	cmp	r6, #0
 8020cb4:	d0e0      	beq.n	8020c78 <__udivmoddi4+0xa0>
 8020cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8020cba:	e7dd      	b.n	8020c78 <__udivmoddi4+0xa0>
 8020cbc:	b902      	cbnz	r2, 8020cc0 <__udivmoddi4+0xe8>
 8020cbe:	deff      	udf	#255	; 0xff
 8020cc0:	fab2 f282 	clz	r2, r2
 8020cc4:	2a00      	cmp	r2, #0
 8020cc6:	f040 808f 	bne.w	8020de8 <__udivmoddi4+0x210>
 8020cca:	1b49      	subs	r1, r1, r5
 8020ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8020cd0:	fa1f f885 	uxth.w	r8, r5
 8020cd4:	2701      	movs	r7, #1
 8020cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8020cda:	0c23      	lsrs	r3, r4, #16
 8020cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8020ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8020ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8020ce8:	4299      	cmp	r1, r3
 8020cea:	d907      	bls.n	8020cfc <__udivmoddi4+0x124>
 8020cec:	18eb      	adds	r3, r5, r3
 8020cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8020cf2:	d202      	bcs.n	8020cfa <__udivmoddi4+0x122>
 8020cf4:	4299      	cmp	r1, r3
 8020cf6:	f200 80cd 	bhi.w	8020e94 <__udivmoddi4+0x2bc>
 8020cfa:	4684      	mov	ip, r0
 8020cfc:	1a59      	subs	r1, r3, r1
 8020cfe:	b2a3      	uxth	r3, r4
 8020d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8020d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8020d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8020d0c:	fb08 f800 	mul.w	r8, r8, r0
 8020d10:	45a0      	cmp	r8, r4
 8020d12:	d907      	bls.n	8020d24 <__udivmoddi4+0x14c>
 8020d14:	192c      	adds	r4, r5, r4
 8020d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8020d1a:	d202      	bcs.n	8020d22 <__udivmoddi4+0x14a>
 8020d1c:	45a0      	cmp	r8, r4
 8020d1e:	f200 80b6 	bhi.w	8020e8e <__udivmoddi4+0x2b6>
 8020d22:	4618      	mov	r0, r3
 8020d24:	eba4 0408 	sub.w	r4, r4, r8
 8020d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8020d2c:	e79f      	b.n	8020c6e <__udivmoddi4+0x96>
 8020d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8020d32:	40bb      	lsls	r3, r7
 8020d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8020d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8020d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8020d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8020d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8020d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8020d4c:	4325      	orrs	r5, r4
 8020d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8020d52:	0c2c      	lsrs	r4, r5, #16
 8020d54:	fb08 3319 	mls	r3, r8, r9, r3
 8020d58:	fa1f fa8e 	uxth.w	sl, lr
 8020d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8020d60:	fb09 f40a 	mul.w	r4, r9, sl
 8020d64:	429c      	cmp	r4, r3
 8020d66:	fa02 f207 	lsl.w	r2, r2, r7
 8020d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8020d6e:	d90b      	bls.n	8020d88 <__udivmoddi4+0x1b0>
 8020d70:	eb1e 0303 	adds.w	r3, lr, r3
 8020d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8020d78:	f080 8087 	bcs.w	8020e8a <__udivmoddi4+0x2b2>
 8020d7c:	429c      	cmp	r4, r3
 8020d7e:	f240 8084 	bls.w	8020e8a <__udivmoddi4+0x2b2>
 8020d82:	f1a9 0902 	sub.w	r9, r9, #2
 8020d86:	4473      	add	r3, lr
 8020d88:	1b1b      	subs	r3, r3, r4
 8020d8a:	b2ad      	uxth	r5, r5
 8020d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8020d90:	fb08 3310 	mls	r3, r8, r0, r3
 8020d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8020d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8020d9c:	45a2      	cmp	sl, r4
 8020d9e:	d908      	bls.n	8020db2 <__udivmoddi4+0x1da>
 8020da0:	eb1e 0404 	adds.w	r4, lr, r4
 8020da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8020da8:	d26b      	bcs.n	8020e82 <__udivmoddi4+0x2aa>
 8020daa:	45a2      	cmp	sl, r4
 8020dac:	d969      	bls.n	8020e82 <__udivmoddi4+0x2aa>
 8020dae:	3802      	subs	r0, #2
 8020db0:	4474      	add	r4, lr
 8020db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8020db6:	fba0 8902 	umull	r8, r9, r0, r2
 8020dba:	eba4 040a 	sub.w	r4, r4, sl
 8020dbe:	454c      	cmp	r4, r9
 8020dc0:	46c2      	mov	sl, r8
 8020dc2:	464b      	mov	r3, r9
 8020dc4:	d354      	bcc.n	8020e70 <__udivmoddi4+0x298>
 8020dc6:	d051      	beq.n	8020e6c <__udivmoddi4+0x294>
 8020dc8:	2e00      	cmp	r6, #0
 8020dca:	d069      	beq.n	8020ea0 <__udivmoddi4+0x2c8>
 8020dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8020dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8020dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8020dd8:	40fd      	lsrs	r5, r7
 8020dda:	40fc      	lsrs	r4, r7
 8020ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8020de0:	e9c6 5400 	strd	r5, r4, [r6]
 8020de4:	2700      	movs	r7, #0
 8020de6:	e747      	b.n	8020c78 <__udivmoddi4+0xa0>
 8020de8:	f1c2 0320 	rsb	r3, r2, #32
 8020dec:	fa20 f703 	lsr.w	r7, r0, r3
 8020df0:	4095      	lsls	r5, r2
 8020df2:	fa01 f002 	lsl.w	r0, r1, r2
 8020df6:	fa21 f303 	lsr.w	r3, r1, r3
 8020dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8020dfe:	4338      	orrs	r0, r7
 8020e00:	0c01      	lsrs	r1, r0, #16
 8020e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8020e06:	fa1f f885 	uxth.w	r8, r5
 8020e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8020e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8020e12:	fb07 f308 	mul.w	r3, r7, r8
 8020e16:	428b      	cmp	r3, r1
 8020e18:	fa04 f402 	lsl.w	r4, r4, r2
 8020e1c:	d907      	bls.n	8020e2e <__udivmoddi4+0x256>
 8020e1e:	1869      	adds	r1, r5, r1
 8020e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8020e24:	d22f      	bcs.n	8020e86 <__udivmoddi4+0x2ae>
 8020e26:	428b      	cmp	r3, r1
 8020e28:	d92d      	bls.n	8020e86 <__udivmoddi4+0x2ae>
 8020e2a:	3f02      	subs	r7, #2
 8020e2c:	4429      	add	r1, r5
 8020e2e:	1acb      	subs	r3, r1, r3
 8020e30:	b281      	uxth	r1, r0
 8020e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8020e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8020e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8020e3e:	fb00 f308 	mul.w	r3, r0, r8
 8020e42:	428b      	cmp	r3, r1
 8020e44:	d907      	bls.n	8020e56 <__udivmoddi4+0x27e>
 8020e46:	1869      	adds	r1, r5, r1
 8020e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8020e4c:	d217      	bcs.n	8020e7e <__udivmoddi4+0x2a6>
 8020e4e:	428b      	cmp	r3, r1
 8020e50:	d915      	bls.n	8020e7e <__udivmoddi4+0x2a6>
 8020e52:	3802      	subs	r0, #2
 8020e54:	4429      	add	r1, r5
 8020e56:	1ac9      	subs	r1, r1, r3
 8020e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8020e5c:	e73b      	b.n	8020cd6 <__udivmoddi4+0xfe>
 8020e5e:	4637      	mov	r7, r6
 8020e60:	4630      	mov	r0, r6
 8020e62:	e709      	b.n	8020c78 <__udivmoddi4+0xa0>
 8020e64:	4607      	mov	r7, r0
 8020e66:	e6e7      	b.n	8020c38 <__udivmoddi4+0x60>
 8020e68:	4618      	mov	r0, r3
 8020e6a:	e6fb      	b.n	8020c64 <__udivmoddi4+0x8c>
 8020e6c:	4541      	cmp	r1, r8
 8020e6e:	d2ab      	bcs.n	8020dc8 <__udivmoddi4+0x1f0>
 8020e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8020e74:	eb69 020e 	sbc.w	r2, r9, lr
 8020e78:	3801      	subs	r0, #1
 8020e7a:	4613      	mov	r3, r2
 8020e7c:	e7a4      	b.n	8020dc8 <__udivmoddi4+0x1f0>
 8020e7e:	4660      	mov	r0, ip
 8020e80:	e7e9      	b.n	8020e56 <__udivmoddi4+0x27e>
 8020e82:	4618      	mov	r0, r3
 8020e84:	e795      	b.n	8020db2 <__udivmoddi4+0x1da>
 8020e86:	4667      	mov	r7, ip
 8020e88:	e7d1      	b.n	8020e2e <__udivmoddi4+0x256>
 8020e8a:	4681      	mov	r9, r0
 8020e8c:	e77c      	b.n	8020d88 <__udivmoddi4+0x1b0>
 8020e8e:	3802      	subs	r0, #2
 8020e90:	442c      	add	r4, r5
 8020e92:	e747      	b.n	8020d24 <__udivmoddi4+0x14c>
 8020e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8020e98:	442b      	add	r3, r5
 8020e9a:	e72f      	b.n	8020cfc <__udivmoddi4+0x124>
 8020e9c:	4638      	mov	r0, r7
 8020e9e:	e708      	b.n	8020cb2 <__udivmoddi4+0xda>
 8020ea0:	4637      	mov	r7, r6
 8020ea2:	e6e9      	b.n	8020c78 <__udivmoddi4+0xa0>

08020ea4 <__aeabi_idiv0>:
 8020ea4:	4770      	bx	lr
 8020ea6:	bf00      	nop

08020ea8 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8020ea8:	b580      	push	{r7, lr}
 8020eaa:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 8020eac:	4b06      	ldr	r3, [pc, #24]	; (8020ec8 <MX_CRC_Init+0x20>)
 8020eae:	4a07      	ldr	r2, [pc, #28]	; (8020ecc <MX_CRC_Init+0x24>)
 8020eb0:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8020eb2:	4805      	ldr	r0, [pc, #20]	; (8020ec8 <MX_CRC_Init+0x20>)
 8020eb4:	f002 fbe6 	bl	8023684 <HAL_CRC_Init>
 8020eb8:	4603      	mov	r3, r0
 8020eba:	2b00      	cmp	r3, #0
 8020ebc:	d001      	beq.n	8020ec2 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8020ebe:	f001 f983 	bl	80221c8 <Error_Handler>
  }

}
 8020ec2:	bf00      	nop
 8020ec4:	bd80      	pop	{r7, pc}
 8020ec6:	bf00      	nop
 8020ec8:	200013c8 	.word	0x200013c8
 8020ecc:	40023000 	.word	0x40023000

08020ed0 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8020ed0:	b480      	push	{r7}
 8020ed2:	b085      	sub	sp, #20
 8020ed4:	af00      	add	r7, sp, #0
 8020ed6:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8020ed8:	687b      	ldr	r3, [r7, #4]
 8020eda:	681b      	ldr	r3, [r3, #0]
 8020edc:	4a0b      	ldr	r2, [pc, #44]	; (8020f0c <HAL_CRC_MspInit+0x3c>)
 8020ede:	4293      	cmp	r3, r2
 8020ee0:	d10d      	bne.n	8020efe <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8020ee2:	2300      	movs	r3, #0
 8020ee4:	60fb      	str	r3, [r7, #12]
 8020ee6:	4b0a      	ldr	r3, [pc, #40]	; (8020f10 <HAL_CRC_MspInit+0x40>)
 8020ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020eea:	4a09      	ldr	r2, [pc, #36]	; (8020f10 <HAL_CRC_MspInit+0x40>)
 8020eec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8020ef0:	6313      	str	r3, [r2, #48]	; 0x30
 8020ef2:	4b07      	ldr	r3, [pc, #28]	; (8020f10 <HAL_CRC_MspInit+0x40>)
 8020ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020ef6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8020efa:	60fb      	str	r3, [r7, #12]
 8020efc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8020efe:	bf00      	nop
 8020f00:	3714      	adds	r7, #20
 8020f02:	46bd      	mov	sp, r7
 8020f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020f08:	4770      	bx	lr
 8020f0a:	bf00      	nop
 8020f0c:	40023000 	.word	0x40023000
 8020f10:	40023800 	.word	0x40023800

08020f14 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8020f14:	b580      	push	{r7, lr}
 8020f16:	b082      	sub	sp, #8
 8020f18:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8020f1a:	2300      	movs	r3, #0
 8020f1c:	607b      	str	r3, [r7, #4]
 8020f1e:	4b10      	ldr	r3, [pc, #64]	; (8020f60 <MX_DMA_Init+0x4c>)
 8020f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020f22:	4a0f      	ldr	r2, [pc, #60]	; (8020f60 <MX_DMA_Init+0x4c>)
 8020f24:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8020f28:	6313      	str	r3, [r2, #48]	; 0x30
 8020f2a:	4b0d      	ldr	r3, [pc, #52]	; (8020f60 <MX_DMA_Init+0x4c>)
 8020f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020f2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8020f32:	607b      	str	r3, [r7, #4]
 8020f34:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8020f36:	2200      	movs	r2, #0
 8020f38:	2100      	movs	r1, #0
 8020f3a:	203b      	movs	r0, #59	; 0x3b
 8020f3c:	f002 fb6a 	bl	8023614 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8020f40:	203b      	movs	r0, #59	; 0x3b
 8020f42:	f002 fb83 	bl	802364c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8020f46:	2200      	movs	r2, #0
 8020f48:	2100      	movs	r1, #0
 8020f4a:	2045      	movs	r0, #69	; 0x45
 8020f4c:	f002 fb62 	bl	8023614 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8020f50:	2045      	movs	r0, #69	; 0x45
 8020f52:	f002 fb7b 	bl	802364c <HAL_NVIC_EnableIRQ>

}
 8020f56:	bf00      	nop
 8020f58:	3708      	adds	r7, #8
 8020f5a:	46bd      	mov	sp, r7
 8020f5c:	bd80      	pop	{r7, pc}
 8020f5e:	bf00      	nop
 8020f60:	40023800 	.word	0x40023800

08020f64 <EE_Init>:
  * @param  None.
  * @retval - Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */
uint16_t EE_Init(void)
{
 8020f64:	b580      	push	{r7, lr}
 8020f66:	b08a      	sub	sp, #40	; 0x28
 8020f68:	af00      	add	r7, sp, #0
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 8020f6a:	2306      	movs	r3, #6
 8020f6c:	847b      	strh	r3, [r7, #34]	; 0x22
 8020f6e:	2306      	movs	r3, #6
 8020f70:	843b      	strh	r3, [r7, #32]
  uint16_t VarIdx = 0;
 8020f72:	2300      	movs	r3, #0
 8020f74:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t EepromStatus = 0, ReadStatus = 0;
 8020f76:	2300      	movs	r3, #0
 8020f78:	83fb      	strh	r3, [r7, #30]
 8020f7a:	2300      	movs	r3, #0
 8020f7c:	83bb      	strh	r3, [r7, #28]
  int16_t x = -1;
 8020f7e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8020f82:	84bb      	strh	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef  FlashStatus;
  uint32_t SectorError = 0;
 8020f84:	2300      	movs	r3, #0
 8020f86:	617b      	str	r3, [r7, #20]
  FLASH_EraseInitTypeDef pEraseInit;


  /* Get Page0 status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8020f88:	4b9f      	ldr	r3, [pc, #636]	; (8021208 <EE_Init+0x2a4>)
 8020f8a:	881b      	ldrh	r3, [r3, #0]
 8020f8c:	847b      	strh	r3, [r7, #34]	; 0x22
  /* Get Page1 status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8020f8e:	4b9f      	ldr	r3, [pc, #636]	; (802120c <EE_Init+0x2a8>)
 8020f90:	881b      	ldrh	r3, [r3, #0]
 8020f92:	843b      	strh	r3, [r7, #32]

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 8020f94:	2300      	movs	r3, #0
 8020f96:	603b      	str	r3, [r7, #0]
  pEraseInit.Sector = PAGE0_ID;
 8020f98:	2301      	movs	r3, #1
 8020f9a:	60bb      	str	r3, [r7, #8]
  pEraseInit.NbSectors = 1;
 8020f9c:	2301      	movs	r3, #1
 8020f9e:	60fb      	str	r3, [r7, #12]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8020fa0:	2302      	movs	r3, #2
 8020fa2:	613b      	str	r3, [r7, #16]
  
  /* Check for invalid header states and repair if necessary */
  switch (PageStatus0)
 8020fa4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8020fa6:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8020faa:	4293      	cmp	r3, r2
 8020fac:	d057      	beq.n	802105e <EE_Init+0xfa>
 8020fae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8020fb2:	4293      	cmp	r3, r2
 8020fb4:	d003      	beq.n	8020fbe <EE_Init+0x5a>
 8020fb6:	2b00      	cmp	r3, #0
 8020fb8:	f000 80f4 	beq.w	80211a4 <EE_Init+0x240>
 8020fbc:	e18d      	b.n	80212da <EE_Init+0x376>
  {
    case ERASED:
      if (PageStatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 8020fbe:	8c3b      	ldrh	r3, [r7, #32]
 8020fc0:	2b00      	cmp	r3, #0
 8020fc2:	d116      	bne.n	8020ff2 <EE_Init+0x8e>
      {
          /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8020fc4:	4890      	ldr	r0, [pc, #576]	; (8021208 <EE_Init+0x2a4>)
 8020fc6:	f000 f9a9 	bl	802131c <EE_VerifyPageFullyErased>
 8020fca:	4603      	mov	r3, r0
 8020fcc:	2b00      	cmp	r3, #0
 8020fce:	f040 818e 	bne.w	80212ee <EE_Init+0x38a>
        {
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8020fd2:	f107 0214 	add.w	r2, r7, #20
 8020fd6:	463b      	mov	r3, r7
 8020fd8:	4611      	mov	r1, r2
 8020fda:	4618      	mov	r0, r3
 8020fdc:	f003 f91c 	bl	8024218 <HAL_FLASHEx_Erase>
 8020fe0:	4603      	mov	r3, r0
 8020fe2:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8020fe4:	7efb      	ldrb	r3, [r7, #27]
 8020fe6:	2b00      	cmp	r3, #0
 8020fe8:	f000 8181 	beq.w	80212ee <EE_Init+0x38a>
          {
            return FlashStatus;
 8020fec:	7efb      	ldrb	r3, [r7, #27]
 8020fee:	b29b      	uxth	r3, r3
 8020ff0:	e185      	b.n	80212fe <EE_Init+0x39a>
          }
//          SCB_CleanInvalidateDCache_by_Addr((uint32_t*)PAGE0_BASE_ADDRESS,PAGE_SIZE);
        }
      }
      else if (PageStatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 8020ff2:	8c3b      	ldrh	r3, [r7, #32]
 8020ff4:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8020ff8:	4293      	cmp	r3, r2
 8020ffa:	d125      	bne.n	8021048 <EE_Init+0xe4>
      {
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8020ffc:	4882      	ldr	r0, [pc, #520]	; (8021208 <EE_Init+0x2a4>)
 8020ffe:	f000 f98d 	bl	802131c <EE_VerifyPageFullyErased>
 8021002:	4603      	mov	r3, r0
 8021004:	2b00      	cmp	r3, #0
 8021006:	d10e      	bne.n	8021026 <EE_Init+0xc2>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8021008:	f107 0214 	add.w	r2, r7, #20
 802100c:	463b      	mov	r3, r7
 802100e:	4611      	mov	r1, r2
 8021010:	4618      	mov	r0, r3
 8021012:	f003 f901 	bl	8024218 <HAL_FLASHEx_Erase>
 8021016:	4603      	mov	r3, r0
 8021018:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 802101a:	7efb      	ldrb	r3, [r7, #27]
 802101c:	2b00      	cmp	r3, #0
 802101e:	d002      	beq.n	8021026 <EE_Init+0xc2>
          {
            return FlashStatus;
 8021020:	7efb      	ldrb	r3, [r7, #27]
 8021022:	b29b      	uxth	r3, r3
 8021024:	e16b      	b.n	80212fe <EE_Init+0x39a>
          }
//          SCB_CleanInvalidateDCache_by_Addr((uint32_t*)PAGE0_BASE_ADDRESS,PAGE_SIZE);
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 8021026:	f04f 0200 	mov.w	r2, #0
 802102a:	f04f 0300 	mov.w	r3, #0
 802102e:	4977      	ldr	r1, [pc, #476]	; (802120c <EE_Init+0x2a8>)
 8021030:	2001      	movs	r0, #1
 8021032:	f002 ff3d 	bl	8023eb0 <HAL_FLASH_Program>
 8021036:	4603      	mov	r3, r0
 8021038:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 802103a:	7efb      	ldrb	r3, [r7, #27]
 802103c:	2b00      	cmp	r3, #0
 802103e:	f000 8156 	beq.w	80212ee <EE_Init+0x38a>
        {
          return FlashStatus;
 8021042:	7efb      	ldrb	r3, [r7, #27]
 8021044:	b29b      	uxth	r3, r3
 8021046:	e15a      	b.n	80212fe <EE_Init+0x39a>
        }
      }
      else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8021048:	f000 f9d8 	bl	80213fc <EE_Format>
 802104c:	4603      	mov	r3, r0
 802104e:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8021050:	7efb      	ldrb	r3, [r7, #27]
 8021052:	2b00      	cmp	r3, #0
 8021054:	f000 814b 	beq.w	80212ee <EE_Init+0x38a>
        {
          return FlashStatus;
 8021058:	7efb      	ldrb	r3, [r7, #27]
 802105a:	b29b      	uxth	r3, r3
 802105c:	e14f      	b.n	80212fe <EE_Init+0x39a>
        }
      }
      break;

    case RECEIVE_DATA:
      if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 802105e:	8c3b      	ldrh	r3, [r7, #32]
 8021060:	2b00      	cmp	r3, #0
 8021062:	d163      	bne.n	802112c <EE_Init+0x1c8>
      {
        /* Transfer data from Page1 to Page0 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8021064:	2300      	movs	r3, #0
 8021066:	84fb      	strh	r3, [r7, #38]	; 0x26
 8021068:	e030      	b.n	80210cc <EE_Init+0x168>
        {
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 802106a:	4b69      	ldr	r3, [pc, #420]	; (8021210 <EE_Init+0x2ac>)
 802106c:	881b      	ldrh	r3, [r3, #0]
 802106e:	b29a      	uxth	r2, r3
 8021070:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8021072:	4968      	ldr	r1, [pc, #416]	; (8021214 <EE_Init+0x2b0>)
 8021074:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8021078:	429a      	cmp	r2, r3
 802107a:	d101      	bne.n	8021080 <EE_Init+0x11c>
          {
            x = VarIdx;
 802107c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 802107e:	84bb      	strh	r3, [r7, #36]	; 0x24
          }
          if (VarIdx != x)
 8021080:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8021082:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8021086:	429a      	cmp	r2, r3
 8021088:	d01d      	beq.n	80210c6 <EE_Init+0x162>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 802108a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 802108c:	4a61      	ldr	r2, [pc, #388]	; (8021214 <EE_Init+0x2b0>)
 802108e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8021092:	4961      	ldr	r1, [pc, #388]	; (8021218 <EE_Init+0x2b4>)
 8021094:	4618      	mov	r0, r3
 8021096:	f000 f967 	bl	8021368 <EE_ReadVariable>
 802109a:	4603      	mov	r3, r0
 802109c:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 802109e:	8bbb      	ldrh	r3, [r7, #28]
 80210a0:	2b01      	cmp	r3, #1
 80210a2:	d010      	beq.n	80210c6 <EE_Init+0x162>
            {
              /* Transfer the variable to the Page0 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 80210a4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80210a6:	4a5b      	ldr	r2, [pc, #364]	; (8021214 <EE_Init+0x2b0>)
 80210a8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80210ac:	4b5a      	ldr	r3, [pc, #360]	; (8021218 <EE_Init+0x2b4>)
 80210ae:	881b      	ldrh	r3, [r3, #0]
 80210b0:	4619      	mov	r1, r3
 80210b2:	4610      	mov	r0, r2
 80210b4:	f000 fa3a 	bl	802152c <EE_VerifyPageFullWriteVariable>
 80210b8:	4603      	mov	r3, r0
 80210ba:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 80210bc:	8bfb      	ldrh	r3, [r7, #30]
 80210be:	2b00      	cmp	r3, #0
 80210c0:	d001      	beq.n	80210c6 <EE_Init+0x162>
              {
                return EepromStatus;
 80210c2:	8bfb      	ldrh	r3, [r7, #30]
 80210c4:	e11b      	b.n	80212fe <EE_Init+0x39a>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 80210c6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80210c8:	3301      	adds	r3, #1
 80210ca:	84fb      	strh	r3, [r7, #38]	; 0x26
 80210cc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80210ce:	2b02      	cmp	r3, #2
 80210d0:	d9cb      	bls.n	802106a <EE_Init+0x106>
              }
            }
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 80210d2:	f04f 0200 	mov.w	r2, #0
 80210d6:	f04f 0300 	mov.w	r3, #0
 80210da:	494b      	ldr	r1, [pc, #300]	; (8021208 <EE_Init+0x2a4>)
 80210dc:	2001      	movs	r0, #1
 80210de:	f002 fee7 	bl	8023eb0 <HAL_FLASH_Program>
 80210e2:	4603      	mov	r3, r0
 80210e4:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 80210e6:	7efb      	ldrb	r3, [r7, #27]
 80210e8:	2b00      	cmp	r3, #0
 80210ea:	d002      	beq.n	80210f2 <EE_Init+0x18e>
        {
          return FlashStatus;
 80210ec:	7efb      	ldrb	r3, [r7, #27]
 80210ee:	b29b      	uxth	r3, r3
 80210f0:	e105      	b.n	80212fe <EE_Init+0x39a>
        }
        pEraseInit.Sector = PAGE1_ID;
 80210f2:	2302      	movs	r3, #2
 80210f4:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 80210f6:	2301      	movs	r3, #1
 80210f8:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80210fa:	2302      	movs	r3, #2
 80210fc:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80210fe:	4843      	ldr	r0, [pc, #268]	; (802120c <EE_Init+0x2a8>)
 8021100:	f000 f90c 	bl	802131c <EE_VerifyPageFullyErased>
 8021104:	4603      	mov	r3, r0
 8021106:	2b00      	cmp	r3, #0
 8021108:	f040 80f3 	bne.w	80212f2 <EE_Init+0x38e>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 802110c:	f107 0214 	add.w	r2, r7, #20
 8021110:	463b      	mov	r3, r7
 8021112:	4611      	mov	r1, r2
 8021114:	4618      	mov	r0, r3
 8021116:	f003 f87f 	bl	8024218 <HAL_FLASHEx_Erase>
 802111a:	4603      	mov	r3, r0
 802111c:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 802111e:	7efb      	ldrb	r3, [r7, #27]
 8021120:	2b00      	cmp	r3, #0
 8021122:	f000 80e6 	beq.w	80212f2 <EE_Init+0x38e>
          {
            return FlashStatus;
 8021126:	7efb      	ldrb	r3, [r7, #27]
 8021128:	b29b      	uxth	r3, r3
 802112a:	e0e8      	b.n	80212fe <EE_Init+0x39a>
          }
//          SCB_CleanInvalidateDCache_by_Addr((uint32_t*)PAGE1_BASE_ADDRESS,PAGE_SIZE);
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 receive, Page1 erased */
 802112c:	8c3b      	ldrh	r3, [r7, #32]
 802112e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8021132:	4293      	cmp	r3, r2
 8021134:	d12b      	bne.n	802118e <EE_Init+0x22a>
      {
        pEraseInit.Sector = PAGE1_ID;
 8021136:	2302      	movs	r3, #2
 8021138:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 802113a:	2301      	movs	r3, #1
 802113c:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 802113e:	2302      	movs	r3, #2
 8021140:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8021142:	4832      	ldr	r0, [pc, #200]	; (802120c <EE_Init+0x2a8>)
 8021144:	f000 f8ea 	bl	802131c <EE_VerifyPageFullyErased>
 8021148:	4603      	mov	r3, r0
 802114a:	2b00      	cmp	r3, #0
 802114c:	d10e      	bne.n	802116c <EE_Init+0x208>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 802114e:	f107 0214 	add.w	r2, r7, #20
 8021152:	463b      	mov	r3, r7
 8021154:	4611      	mov	r1, r2
 8021156:	4618      	mov	r0, r3
 8021158:	f003 f85e 	bl	8024218 <HAL_FLASHEx_Erase>
 802115c:	4603      	mov	r3, r0
 802115e:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8021160:	7efb      	ldrb	r3, [r7, #27]
 8021162:	2b00      	cmp	r3, #0
 8021164:	d002      	beq.n	802116c <EE_Init+0x208>
          {
            return FlashStatus;
 8021166:	7efb      	ldrb	r3, [r7, #27]
 8021168:	b29b      	uxth	r3, r3
 802116a:	e0c8      	b.n	80212fe <EE_Init+0x39a>
          }
//          SCB_CleanInvalidateDCache_by_Addr((uint32_t*)PAGE1_BASE_ADDRESS,PAGE_SIZE);
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 802116c:	f04f 0200 	mov.w	r2, #0
 8021170:	f04f 0300 	mov.w	r3, #0
 8021174:	4924      	ldr	r1, [pc, #144]	; (8021208 <EE_Init+0x2a4>)
 8021176:	2001      	movs	r0, #1
 8021178:	f002 fe9a 	bl	8023eb0 <HAL_FLASH_Program>
 802117c:	4603      	mov	r3, r0
 802117e:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8021180:	7efb      	ldrb	r3, [r7, #27]
 8021182:	2b00      	cmp	r3, #0
 8021184:	f000 80b5 	beq.w	80212f2 <EE_Init+0x38e>
        {
          return FlashStatus;
 8021188:	7efb      	ldrb	r3, [r7, #27]
 802118a:	b29b      	uxth	r3, r3
 802118c:	e0b7      	b.n	80212fe <EE_Init+0x39a>
        }
      }
      else /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 802118e:	f000 f935 	bl	80213fc <EE_Format>
 8021192:	4603      	mov	r3, r0
 8021194:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8021196:	7efb      	ldrb	r3, [r7, #27]
 8021198:	2b00      	cmp	r3, #0
 802119a:	f000 80aa 	beq.w	80212f2 <EE_Init+0x38e>
        {
          return FlashStatus;
 802119e:	7efb      	ldrb	r3, [r7, #27]
 80211a0:	b29b      	uxth	r3, r3
 80211a2:	e0ac      	b.n	80212fe <EE_Init+0x39a>
        }
      }
      break;

    case VALID_PAGE:
      if (PageStatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 80211a4:	8c3b      	ldrh	r3, [r7, #32]
 80211a6:	2b00      	cmp	r3, #0
 80211a8:	d10a      	bne.n	80211c0 <EE_Init+0x25c>
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 80211aa:	f000 f927 	bl	80213fc <EE_Format>
 80211ae:	4603      	mov	r3, r0
 80211b0:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 80211b2:	7efb      	ldrb	r3, [r7, #27]
 80211b4:	2b00      	cmp	r3, #0
 80211b6:	f000 809e 	beq.w	80212f6 <EE_Init+0x392>
        {
          return FlashStatus;
 80211ba:	7efb      	ldrb	r3, [r7, #27]
 80211bc:	b29b      	uxth	r3, r3
 80211be:	e09e      	b.n	80212fe <EE_Init+0x39a>
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */
 80211c0:	8c3b      	ldrh	r3, [r7, #32]
 80211c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80211c6:	4293      	cmp	r3, r2
 80211c8:	d11b      	bne.n	8021202 <EE_Init+0x29e>
      {
        pEraseInit.Sector = PAGE1_ID;
 80211ca:	2302      	movs	r3, #2
 80211cc:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 80211ce:	2301      	movs	r3, #1
 80211d0:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80211d2:	2302      	movs	r3, #2
 80211d4:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80211d6:	480d      	ldr	r0, [pc, #52]	; (802120c <EE_Init+0x2a8>)
 80211d8:	f000 f8a0 	bl	802131c <EE_VerifyPageFullyErased>
 80211dc:	4603      	mov	r3, r0
 80211de:	2b00      	cmp	r3, #0
 80211e0:	f040 8089 	bne.w	80212f6 <EE_Init+0x392>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 80211e4:	f107 0214 	add.w	r2, r7, #20
 80211e8:	463b      	mov	r3, r7
 80211ea:	4611      	mov	r1, r2
 80211ec:	4618      	mov	r0, r3
 80211ee:	f003 f813 	bl	8024218 <HAL_FLASHEx_Erase>
 80211f2:	4603      	mov	r3, r0
 80211f4:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 80211f6:	7efb      	ldrb	r3, [r7, #27]
 80211f8:	2b00      	cmp	r3, #0
 80211fa:	d07c      	beq.n	80212f6 <EE_Init+0x392>
          {
            return FlashStatus;
 80211fc:	7efb      	ldrb	r3, [r7, #27]
 80211fe:	b29b      	uxth	r3, r3
 8021200:	e07d      	b.n	80212fe <EE_Init+0x39a>
        }
      }
      else /* Page0 valid, Page1 receive */
      {
        /* Transfer data from Page0 to Page1 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8021202:	2300      	movs	r3, #0
 8021204:	84fb      	strh	r3, [r7, #38]	; 0x26
 8021206:	e03a      	b.n	802127e <EE_Init+0x31a>
 8021208:	08004000 	.word	0x08004000
 802120c:	08008000 	.word	0x08008000
 8021210:	08004006 	.word	0x08004006
 8021214:	20000390 	.word	0x20000390
 8021218:	2000038c 	.word	0x2000038c
        {
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 802121c:	4b3a      	ldr	r3, [pc, #232]	; (8021308 <EE_Init+0x3a4>)
 802121e:	881b      	ldrh	r3, [r3, #0]
 8021220:	b29a      	uxth	r2, r3
 8021222:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8021224:	4939      	ldr	r1, [pc, #228]	; (802130c <EE_Init+0x3a8>)
 8021226:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 802122a:	429a      	cmp	r2, r3
 802122c:	d101      	bne.n	8021232 <EE_Init+0x2ce>
          {
            x = VarIdx;
 802122e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8021230:	84bb      	strh	r3, [r7, #36]	; 0x24
          }
          if (VarIdx != x)
 8021232:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8021234:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8021238:	429a      	cmp	r2, r3
 802123a:	d01d      	beq.n	8021278 <EE_Init+0x314>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 802123c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 802123e:	4a33      	ldr	r2, [pc, #204]	; (802130c <EE_Init+0x3a8>)
 8021240:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8021244:	4932      	ldr	r1, [pc, #200]	; (8021310 <EE_Init+0x3ac>)
 8021246:	4618      	mov	r0, r3
 8021248:	f000 f88e 	bl	8021368 <EE_ReadVariable>
 802124c:	4603      	mov	r3, r0
 802124e:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 8021250:	8bbb      	ldrh	r3, [r7, #28]
 8021252:	2b01      	cmp	r3, #1
 8021254:	d010      	beq.n	8021278 <EE_Init+0x314>
            {
              /* Transfer the variable to the Page1 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8021256:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8021258:	4a2c      	ldr	r2, [pc, #176]	; (802130c <EE_Init+0x3a8>)
 802125a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 802125e:	4b2c      	ldr	r3, [pc, #176]	; (8021310 <EE_Init+0x3ac>)
 8021260:	881b      	ldrh	r3, [r3, #0]
 8021262:	4619      	mov	r1, r3
 8021264:	4610      	mov	r0, r2
 8021266:	f000 f961 	bl	802152c <EE_VerifyPageFullWriteVariable>
 802126a:	4603      	mov	r3, r0
 802126c:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 802126e:	8bfb      	ldrh	r3, [r7, #30]
 8021270:	2b00      	cmp	r3, #0
 8021272:	d001      	beq.n	8021278 <EE_Init+0x314>
              {
                return EepromStatus;
 8021274:	8bfb      	ldrh	r3, [r7, #30]
 8021276:	e042      	b.n	80212fe <EE_Init+0x39a>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8021278:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 802127a:	3301      	adds	r3, #1
 802127c:	84fb      	strh	r3, [r7, #38]	; 0x26
 802127e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8021280:	2b02      	cmp	r3, #2
 8021282:	d9cb      	bls.n	802121c <EE_Init+0x2b8>
              }
            }
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);        
 8021284:	f04f 0200 	mov.w	r2, #0
 8021288:	f04f 0300 	mov.w	r3, #0
 802128c:	4921      	ldr	r1, [pc, #132]	; (8021314 <EE_Init+0x3b0>)
 802128e:	2001      	movs	r0, #1
 8021290:	f002 fe0e 	bl	8023eb0 <HAL_FLASH_Program>
 8021294:	4603      	mov	r3, r0
 8021296:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8021298:	7efb      	ldrb	r3, [r7, #27]
 802129a:	2b00      	cmp	r3, #0
 802129c:	d002      	beq.n	80212a4 <EE_Init+0x340>
        {
          return FlashStatus;
 802129e:	7efb      	ldrb	r3, [r7, #27]
 80212a0:	b29b      	uxth	r3, r3
 80212a2:	e02c      	b.n	80212fe <EE_Init+0x39a>
        }
        pEraseInit.Sector = PAGE0_ID;
 80212a4:	2301      	movs	r3, #1
 80212a6:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 80212a8:	2301      	movs	r3, #1
 80212aa:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80212ac:	2302      	movs	r3, #2
 80212ae:	613b      	str	r3, [r7, #16]
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 80212b0:	4819      	ldr	r0, [pc, #100]	; (8021318 <EE_Init+0x3b4>)
 80212b2:	f000 f833 	bl	802131c <EE_VerifyPageFullyErased>
 80212b6:	4603      	mov	r3, r0
 80212b8:	2b00      	cmp	r3, #0
 80212ba:	d11c      	bne.n	80212f6 <EE_Init+0x392>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 80212bc:	f107 0214 	add.w	r2, r7, #20
 80212c0:	463b      	mov	r3, r7
 80212c2:	4611      	mov	r1, r2
 80212c4:	4618      	mov	r0, r3
 80212c6:	f002 ffa7 	bl	8024218 <HAL_FLASHEx_Erase>
 80212ca:	4603      	mov	r3, r0
 80212cc:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 80212ce:	7efb      	ldrb	r3, [r7, #27]
 80212d0:	2b00      	cmp	r3, #0
 80212d2:	d010      	beq.n	80212f6 <EE_Init+0x392>
          {
            return FlashStatus;
 80212d4:	7efb      	ldrb	r3, [r7, #27]
 80212d6:	b29b      	uxth	r3, r3
 80212d8:	e011      	b.n	80212fe <EE_Init+0x39a>
      }
      break;

    default:  /* Any other state -> format eeprom */
      /* Erase both Page0 and Page1 and set Page0 as valid page */
      FlashStatus = EE_Format();
 80212da:	f000 f88f 	bl	80213fc <EE_Format>
 80212de:	4603      	mov	r3, r0
 80212e0:	76fb      	strb	r3, [r7, #27]
      /* If erase/program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 80212e2:	7efb      	ldrb	r3, [r7, #27]
 80212e4:	2b00      	cmp	r3, #0
 80212e6:	d008      	beq.n	80212fa <EE_Init+0x396>
      {
        return FlashStatus;
 80212e8:	7efb      	ldrb	r3, [r7, #27]
 80212ea:	b29b      	uxth	r3, r3
 80212ec:	e007      	b.n	80212fe <EE_Init+0x39a>
      break;
 80212ee:	bf00      	nop
 80212f0:	e004      	b.n	80212fc <EE_Init+0x398>
      break;
 80212f2:	bf00      	nop
 80212f4:	e002      	b.n	80212fc <EE_Init+0x398>
      break;
 80212f6:	bf00      	nop
 80212f8:	e000      	b.n	80212fc <EE_Init+0x398>
      }
      break;
 80212fa:	bf00      	nop
  }

  return HAL_OK;
 80212fc:	2300      	movs	r3, #0
}
 80212fe:	4618      	mov	r0, r3
 8021300:	3728      	adds	r7, #40	; 0x28
 8021302:	46bd      	mov	sp, r7
 8021304:	bd80      	pop	{r7, pc}
 8021306:	bf00      	nop
 8021308:	08008006 	.word	0x08008006
 802130c:	20000390 	.word	0x20000390
 8021310:	2000038c 	.word	0x2000038c
 8021314:	08008000 	.word	0x08008000
 8021318:	08004000 	.word	0x08004000

0802131c <EE_VerifyPageFullyErased>:
  * @retval page fully erased status:
  *           - 0: if Page not erased
  *           - 1: if Page erased
  */
uint16_t EE_VerifyPageFullyErased(uint32_t Address)
{
 802131c:	b480      	push	{r7}
 802131e:	b085      	sub	sp, #20
 8021320:	af00      	add	r7, sp, #0
 8021322:	6078      	str	r0, [r7, #4]
  uint32_t ReadStatus = 1;
 8021324:	2301      	movs	r3, #1
 8021326:	60fb      	str	r3, [r7, #12]
  uint16_t AddressValue = 0x5555;
 8021328:	f245 5355 	movw	r3, #21845	; 0x5555
 802132c:	817b      	strh	r3, [r7, #10]
    
  /* Check each active page address starting from end */
  while (Address <= PAGE0_END_ADDRESS)
 802132e:	e00d      	b.n	802134c <EE_VerifyPageFullyErased+0x30>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 8021330:	687b      	ldr	r3, [r7, #4]
 8021332:	881b      	ldrh	r3, [r3, #0]
 8021334:	817b      	strh	r3, [r7, #10]

    /* Compare the read address with the virtual address */
    if (AddressValue != ERASED)
 8021336:	897b      	ldrh	r3, [r7, #10]
 8021338:	f64f 72ff 	movw	r2, #65535	; 0xffff
 802133c:	4293      	cmp	r3, r2
 802133e:	d002      	beq.n	8021346 <EE_VerifyPageFullyErased+0x2a>
    {
      
      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 8021340:	2300      	movs	r3, #0
 8021342:	60fb      	str	r3, [r7, #12]

      break;
 8021344:	e006      	b.n	8021354 <EE_VerifyPageFullyErased+0x38>
    }
    /* Next address location */
    Address = Address + 4;
 8021346:	687b      	ldr	r3, [r7, #4]
 8021348:	3304      	adds	r3, #4
 802134a:	607b      	str	r3, [r7, #4]
  while (Address <= PAGE0_END_ADDRESS)
 802134c:	687b      	ldr	r3, [r7, #4]
 802134e:	4a05      	ldr	r2, [pc, #20]	; (8021364 <EE_VerifyPageFullyErased+0x48>)
 8021350:	4293      	cmp	r3, r2
 8021352:	d9ed      	bls.n	8021330 <EE_VerifyPageFullyErased+0x14>
  }
  
  /* Return ReadStatus value: (0: Page not erased, 1: Sector erased) */
  return ReadStatus;
 8021354:	68fb      	ldr	r3, [r7, #12]
 8021356:	b29b      	uxth	r3, r3
}
 8021358:	4618      	mov	r0, r3
 802135a:	3714      	adds	r7, #20
 802135c:	46bd      	mov	sp, r7
 802135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021362:	4770      	bx	lr
 8021364:	08007fff 	.word	0x08007fff

08021368 <EE_ReadVariable>:
  *           - 0: if variable was found
  *           - 1: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 8021368:	b580      	push	{r7, lr}
 802136a:	b086      	sub	sp, #24
 802136c:	af00      	add	r7, sp, #0
 802136e:	4603      	mov	r3, r0
 8021370:	6039      	str	r1, [r7, #0]
 8021372:	80fb      	strh	r3, [r7, #6]
  uint16_t ValidPage = PAGE0;
 8021374:	2300      	movs	r3, #0
 8021376:	81fb      	strh	r3, [r7, #14]
  uint16_t AddressValue = 0x5555, ReadStatus = 1;
 8021378:	f245 5355 	movw	r3, #21845	; 0x5555
 802137c:	81bb      	strh	r3, [r7, #12]
 802137e:	2301      	movs	r3, #1
 8021380:	82fb      	strh	r3, [r7, #22]
  uint32_t Address = EEPROM_START_ADDRESS, PageStartAddress = EEPROM_START_ADDRESS;
 8021382:	4b1c      	ldr	r3, [pc, #112]	; (80213f4 <EE_ReadVariable+0x8c>)
 8021384:	613b      	str	r3, [r7, #16]
 8021386:	4b1b      	ldr	r3, [pc, #108]	; (80213f4 <EE_ReadVariable+0x8c>)
 8021388:	60bb      	str	r3, [r7, #8]

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 802138a:	2000      	movs	r0, #0
 802138c:	f000 f888 	bl	80214a0 <EE_FindValidPage>
 8021390:	4603      	mov	r3, r0
 8021392:	81fb      	strh	r3, [r7, #14]

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8021394:	89fb      	ldrh	r3, [r7, #14]
 8021396:	2bab      	cmp	r3, #171	; 0xab
 8021398:	d101      	bne.n	802139e <EE_ReadVariable+0x36>
  {
    return  NO_VALID_PAGE;
 802139a:	23ab      	movs	r3, #171	; 0xab
 802139c:	e025      	b.n	80213ea <EE_ReadVariable+0x82>
  }

  /* Get the valid Page start Address */
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 802139e:	89fb      	ldrh	r3, [r7, #14]
 80213a0:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80213a4:	3301      	adds	r3, #1
 80213a6:	039b      	lsls	r3, r3, #14
 80213a8:	60bb      	str	r3, [r7, #8]

  /* Get the valid Page end Address */
  Address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 80213aa:	89fb      	ldrh	r3, [r7, #14]
 80213ac:	3301      	adds	r3, #1
 80213ae:	039a      	lsls	r2, r3, #14
 80213b0:	4b11      	ldr	r3, [pc, #68]	; (80213f8 <EE_ReadVariable+0x90>)
 80213b2:	4413      	add	r3, r2
 80213b4:	613b      	str	r3, [r7, #16]

  /* Check each active page address starting from end */
  while (Address > (PageStartAddress + 2))
 80213b6:	e012      	b.n	80213de <EE_ReadVariable+0x76>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 80213b8:	693b      	ldr	r3, [r7, #16]
 80213ba:	881b      	ldrh	r3, [r3, #0]
 80213bc:	81bb      	strh	r3, [r7, #12]

    /* Compare the read address with the virtual address */
    if (AddressValue == VirtAddress)
 80213be:	89ba      	ldrh	r2, [r7, #12]
 80213c0:	88fb      	ldrh	r3, [r7, #6]
 80213c2:	429a      	cmp	r2, r3
 80213c4:	d108      	bne.n	80213d8 <EE_ReadVariable+0x70>
    {
      /* Get content of Address-2 which is variable value */
      *Data = (*(__IO uint16_t*)(Address - 2));
 80213c6:	693b      	ldr	r3, [r7, #16]
 80213c8:	3b02      	subs	r3, #2
 80213ca:	881b      	ldrh	r3, [r3, #0]
 80213cc:	b29a      	uxth	r2, r3
 80213ce:	683b      	ldr	r3, [r7, #0]
 80213d0:	801a      	strh	r2, [r3, #0]

      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 80213d2:	2300      	movs	r3, #0
 80213d4:	82fb      	strh	r3, [r7, #22]

      break;
 80213d6:	e007      	b.n	80213e8 <EE_ReadVariable+0x80>
    }
    else
    {
      /* Next address location */
      Address = Address - 4;
 80213d8:	693b      	ldr	r3, [r7, #16]
 80213da:	3b04      	subs	r3, #4
 80213dc:	613b      	str	r3, [r7, #16]
  while (Address > (PageStartAddress + 2))
 80213de:	68bb      	ldr	r3, [r7, #8]
 80213e0:	3302      	adds	r3, #2
 80213e2:	693a      	ldr	r2, [r7, #16]
 80213e4:	429a      	cmp	r2, r3
 80213e6:	d8e7      	bhi.n	80213b8 <EE_ReadVariable+0x50>
    }
  }

  /* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */
  return ReadStatus;
 80213e8:	8afb      	ldrh	r3, [r7, #22]
}
 80213ea:	4618      	mov	r0, r3
 80213ec:	3718      	adds	r7, #24
 80213ee:	46bd      	mov	sp, r7
 80213f0:	bd80      	pop	{r7, pc}
 80213f2:	bf00      	nop
 80213f4:	08004000 	.word	0x08004000
 80213f8:	08003ffe 	.word	0x08003ffe

080213fc <EE_Format>:
  * @param  None
  * @retval Status of the last operation (Flash write or erase) done during
  *         EEPROM formating
  */
static HAL_StatusTypeDef EE_Format(void)
{
 80213fc:	b580      	push	{r7, lr}
 80213fe:	b088      	sub	sp, #32
 8021400:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8021402:	2300      	movs	r3, #0
 8021404:	77fb      	strb	r3, [r7, #31]
  uint32_t SectorError = 0;
 8021406:	2300      	movs	r3, #0
 8021408:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef pEraseInit;

  pEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;  
 802140a:	2300      	movs	r3, #0
 802140c:	607b      	str	r3, [r7, #4]
  pEraseInit.Sector = PAGE0_ID;
 802140e:	2301      	movs	r3, #1
 8021410:	60fb      	str	r3, [r7, #12]
  pEraseInit.NbSectors = 1;
 8021412:	2301      	movs	r3, #1
 8021414:	613b      	str	r3, [r7, #16]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8021416:	2302      	movs	r3, #2
 8021418:	617b      	str	r3, [r7, #20]
  /* Erase Page0 */
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 802141a:	481f      	ldr	r0, [pc, #124]	; (8021498 <EE_Format+0x9c>)
 802141c:	f7ff ff7e 	bl	802131c <EE_VerifyPageFullyErased>
 8021420:	4603      	mov	r3, r0
 8021422:	2b00      	cmp	r3, #0
 8021424:	d10d      	bne.n	8021442 <EE_Format+0x46>
  {
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError); 
 8021426:	f107 0218 	add.w	r2, r7, #24
 802142a:	1d3b      	adds	r3, r7, #4
 802142c:	4611      	mov	r1, r2
 802142e:	4618      	mov	r0, r3
 8021430:	f002 fef2 	bl	8024218 <HAL_FLASHEx_Erase>
 8021434:	4603      	mov	r3, r0
 8021436:	77fb      	strb	r3, [r7, #31]
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 8021438:	7ffb      	ldrb	r3, [r7, #31]
 802143a:	2b00      	cmp	r3, #0
 802143c:	d001      	beq.n	8021442 <EE_Format+0x46>
    {
      return FlashStatus;
 802143e:	7ffb      	ldrb	r3, [r7, #31]
 8021440:	e025      	b.n	802148e <EE_Format+0x92>
    }
//    SCB_CleanInvalidateDCache_by_Addr((uint32_t*)PAGE0_BASE_ADDRESS,PAGE_SIZE);
  }
  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE); 
 8021442:	f04f 0200 	mov.w	r2, #0
 8021446:	f04f 0300 	mov.w	r3, #0
 802144a:	4913      	ldr	r1, [pc, #76]	; (8021498 <EE_Format+0x9c>)
 802144c:	2001      	movs	r0, #1
 802144e:	f002 fd2f 	bl	8023eb0 <HAL_FLASH_Program>
 8021452:	4603      	mov	r3, r0
 8021454:	77fb      	strb	r3, [r7, #31]
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8021456:	7ffb      	ldrb	r3, [r7, #31]
 8021458:	2b00      	cmp	r3, #0
 802145a:	d001      	beq.n	8021460 <EE_Format+0x64>
  {
    return FlashStatus;
 802145c:	7ffb      	ldrb	r3, [r7, #31]
 802145e:	e016      	b.n	802148e <EE_Format+0x92>
  }

  pEraseInit.Sector = PAGE1_ID;
 8021460:	2302      	movs	r3, #2
 8021462:	60fb      	str	r3, [r7, #12]
  /* Erase Page1 */
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8021464:	480d      	ldr	r0, [pc, #52]	; (802149c <EE_Format+0xa0>)
 8021466:	f7ff ff59 	bl	802131c <EE_VerifyPageFullyErased>
 802146a:	4603      	mov	r3, r0
 802146c:	2b00      	cmp	r3, #0
 802146e:	d10d      	bne.n	802148c <EE_Format+0x90>
  {  
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError); 
 8021470:	f107 0218 	add.w	r2, r7, #24
 8021474:	1d3b      	adds	r3, r7, #4
 8021476:	4611      	mov	r1, r2
 8021478:	4618      	mov	r0, r3
 802147a:	f002 fecd 	bl	8024218 <HAL_FLASHEx_Erase>
 802147e:	4603      	mov	r3, r0
 8021480:	77fb      	strb	r3, [r7, #31]
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 8021482:	7ffb      	ldrb	r3, [r7, #31]
 8021484:	2b00      	cmp	r3, #0
 8021486:	d001      	beq.n	802148c <EE_Format+0x90>
    {
      return FlashStatus;
 8021488:	7ffb      	ldrb	r3, [r7, #31]
 802148a:	e000      	b.n	802148e <EE_Format+0x92>
    }
//    SCB_CleanInvalidateDCache_by_Addr((uint32_t*)PAGE1_BASE_ADDRESS,PAGE_SIZE);
  }
  
  return HAL_OK;
 802148c:	2300      	movs	r3, #0
}
 802148e:	4618      	mov	r0, r3
 8021490:	3720      	adds	r7, #32
 8021492:	46bd      	mov	sp, r7
 8021494:	bd80      	pop	{r7, pc}
 8021496:	bf00      	nop
 8021498:	08004000 	.word	0x08004000
 802149c:	08008000 	.word	0x08008000

080214a0 <EE_FindValidPage>:
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
{
 80214a0:	b480      	push	{r7}
 80214a2:	b085      	sub	sp, #20
 80214a4:	af00      	add	r7, sp, #0
 80214a6:	4603      	mov	r3, r0
 80214a8:	71fb      	strb	r3, [r7, #7]
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 80214aa:	2306      	movs	r3, #6
 80214ac:	81fb      	strh	r3, [r7, #14]
 80214ae:	2306      	movs	r3, #6
 80214b0:	81bb      	strh	r3, [r7, #12]

  /* Get Page0 actual status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 80214b2:	4b1c      	ldr	r3, [pc, #112]	; (8021524 <EE_FindValidPage+0x84>)
 80214b4:	881b      	ldrh	r3, [r3, #0]
 80214b6:	81fb      	strh	r3, [r7, #14]

  /* Get Page1 actual status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 80214b8:	4b1b      	ldr	r3, [pc, #108]	; (8021528 <EE_FindValidPage+0x88>)
 80214ba:	881b      	ldrh	r3, [r3, #0]
 80214bc:	81bb      	strh	r3, [r7, #12]

  /* Write or read operation */
  switch (Operation)
 80214be:	79fb      	ldrb	r3, [r7, #7]
 80214c0:	2b00      	cmp	r3, #0
 80214c2:	d01b      	beq.n	80214fc <EE_FindValidPage+0x5c>
 80214c4:	2b01      	cmp	r3, #1
 80214c6:	d125      	bne.n	8021514 <EE_FindValidPage+0x74>
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
      if (PageStatus1 == VALID_PAGE)
 80214c8:	89bb      	ldrh	r3, [r7, #12]
 80214ca:	2b00      	cmp	r3, #0
 80214cc:	d108      	bne.n	80214e0 <EE_FindValidPage+0x40>
      {
        /* Page0 receiving data */
        if (PageStatus0 == RECEIVE_DATA)
 80214ce:	89fb      	ldrh	r3, [r7, #14]
 80214d0:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 80214d4:	4293      	cmp	r3, r2
 80214d6:	d101      	bne.n	80214dc <EE_FindValidPage+0x3c>
        {
          return PAGE0;         /* Page0 valid */
 80214d8:	2300      	movs	r3, #0
 80214da:	e01c      	b.n	8021516 <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE1;         /* Page1 valid */
 80214dc:	2301      	movs	r3, #1
 80214de:	e01a      	b.n	8021516 <EE_FindValidPage+0x76>
        }
      }
      else if (PageStatus0 == VALID_PAGE)
 80214e0:	89fb      	ldrh	r3, [r7, #14]
 80214e2:	2b00      	cmp	r3, #0
 80214e4:	d108      	bne.n	80214f8 <EE_FindValidPage+0x58>
      {
        /* Page1 receiving data */
        if (PageStatus1 == RECEIVE_DATA)
 80214e6:	89bb      	ldrh	r3, [r7, #12]
 80214e8:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 80214ec:	4293      	cmp	r3, r2
 80214ee:	d101      	bne.n	80214f4 <EE_FindValidPage+0x54>
        {
          return PAGE1;         /* Page1 valid */
 80214f0:	2301      	movs	r3, #1
 80214f2:	e010      	b.n	8021516 <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE0;         /* Page0 valid */
 80214f4:	2300      	movs	r3, #0
 80214f6:	e00e      	b.n	8021516 <EE_FindValidPage+0x76>
        }
      }
      else
      {
        return NO_VALID_PAGE;   /* No valid Page */
 80214f8:	23ab      	movs	r3, #171	; 0xab
 80214fa:	e00c      	b.n	8021516 <EE_FindValidPage+0x76>
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (PageStatus0 == VALID_PAGE)
 80214fc:	89fb      	ldrh	r3, [r7, #14]
 80214fe:	2b00      	cmp	r3, #0
 8021500:	d101      	bne.n	8021506 <EE_FindValidPage+0x66>
      {
        return PAGE0;           /* Page0 valid */
 8021502:	2300      	movs	r3, #0
 8021504:	e007      	b.n	8021516 <EE_FindValidPage+0x76>
      }
      else if (PageStatus1 == VALID_PAGE)
 8021506:	89bb      	ldrh	r3, [r7, #12]
 8021508:	2b00      	cmp	r3, #0
 802150a:	d101      	bne.n	8021510 <EE_FindValidPage+0x70>
      {
        return PAGE1;           /* Page1 valid */
 802150c:	2301      	movs	r3, #1
 802150e:	e002      	b.n	8021516 <EE_FindValidPage+0x76>
      }
      else
      {
        return NO_VALID_PAGE ;  /* No valid Page */
 8021510:	23ab      	movs	r3, #171	; 0xab
 8021512:	e000      	b.n	8021516 <EE_FindValidPage+0x76>
      }

    default:
      return PAGE0;             /* Page0 valid */
 8021514:	2300      	movs	r3, #0
  }
}
 8021516:	4618      	mov	r0, r3
 8021518:	3714      	adds	r7, #20
 802151a:	46bd      	mov	sp, r7
 802151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021520:	4770      	bx	lr
 8021522:	bf00      	nop
 8021524:	08004000 	.word	0x08004000
 8021528:	08008000 	.word	0x08008000

0802152c <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 802152c:	b590      	push	{r4, r7, lr}
 802152e:	b087      	sub	sp, #28
 8021530:	af00      	add	r7, sp, #0
 8021532:	4603      	mov	r3, r0
 8021534:	460a      	mov	r2, r1
 8021536:	80fb      	strh	r3, [r7, #6]
 8021538:	4613      	mov	r3, r2
 802153a:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 802153c:	2300      	movs	r3, #0
 802153e:	74fb      	strb	r3, [r7, #19]
  uint16_t ValidPage = PAGE0;
 8021540:	2300      	movs	r3, #0
 8021542:	823b      	strh	r3, [r7, #16]
  uint32_t Address = EEPROM_START_ADDRESS, PageEndAddress = EEPROM_START_ADDRESS+PAGE_SIZE;
 8021544:	4b25      	ldr	r3, [pc, #148]	; (80215dc <EE_VerifyPageFullWriteVariable+0xb0>)
 8021546:	617b      	str	r3, [r7, #20]
 8021548:	4b25      	ldr	r3, [pc, #148]	; (80215e0 <EE_VerifyPageFullWriteVariable+0xb4>)
 802154a:	60fb      	str	r3, [r7, #12]

  /* Get valid Page for write operation */
  ValidPage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 802154c:	2001      	movs	r0, #1
 802154e:	f7ff ffa7 	bl	80214a0 <EE_FindValidPage>
 8021552:	4603      	mov	r3, r0
 8021554:	823b      	strh	r3, [r7, #16]
  
  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8021556:	8a3b      	ldrh	r3, [r7, #16]
 8021558:	2bab      	cmp	r3, #171	; 0xab
 802155a:	d101      	bne.n	8021560 <EE_VerifyPageFullWriteVariable+0x34>
  {
    return  NO_VALID_PAGE;
 802155c:	23ab      	movs	r3, #171	; 0xab
 802155e:	e039      	b.n	80215d4 <EE_VerifyPageFullWriteVariable+0xa8>
  }

  /* Get the valid Page start Address */
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8021560:	8a3b      	ldrh	r3, [r7, #16]
 8021562:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8021566:	3301      	adds	r3, #1
 8021568:	039b      	lsls	r3, r3, #14
 802156a:	617b      	str	r3, [r7, #20]

  /* Get the valid Page end Address */
  PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((ValidPage + 1) * PAGE_SIZE));
 802156c:	8a3b      	ldrh	r3, [r7, #16]
 802156e:	3301      	adds	r3, #1
 8021570:	039a      	lsls	r2, r3, #14
 8021572:	4b1c      	ldr	r3, [pc, #112]	; (80215e4 <EE_VerifyPageFullWriteVariable+0xb8>)
 8021574:	4413      	add	r3, r2
 8021576:	60fb      	str	r3, [r7, #12]

  /* Check each active page address starting from begining */
  while (Address < PageEndAddress)
 8021578:	e027      	b.n	80215ca <EE_VerifyPageFullWriteVariable+0x9e>
  {
    /* Verify if Address and Address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF)
 802157a:	697b      	ldr	r3, [r7, #20]
 802157c:	681b      	ldr	r3, [r3, #0]
 802157e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8021582:	d11f      	bne.n	80215c4 <EE_VerifyPageFullWriteVariable+0x98>
    {
      /* Set variable data */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address, Data);       
 8021584:	88bb      	ldrh	r3, [r7, #4]
 8021586:	f04f 0400 	mov.w	r4, #0
 802158a:	461a      	mov	r2, r3
 802158c:	4623      	mov	r3, r4
 802158e:	6979      	ldr	r1, [r7, #20]
 8021590:	2001      	movs	r0, #1
 8021592:	f002 fc8d 	bl	8023eb0 <HAL_FLASH_Program>
 8021596:	4603      	mov	r3, r0
 8021598:	74fb      	strb	r3, [r7, #19]
      /* If program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 802159a:	7cfb      	ldrb	r3, [r7, #19]
 802159c:	2b00      	cmp	r3, #0
 802159e:	d002      	beq.n	80215a6 <EE_VerifyPageFullWriteVariable+0x7a>
      {
        return FlashStatus;
 80215a0:	7cfb      	ldrb	r3, [r7, #19]
 80215a2:	b29b      	uxth	r3, r3
 80215a4:	e016      	b.n	80215d4 <EE_VerifyPageFullWriteVariable+0xa8>
      }
      /* Set variable virtual address */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address + 2, VirtAddress);       
 80215a6:	697b      	ldr	r3, [r7, #20]
 80215a8:	1c99      	adds	r1, r3, #2
 80215aa:	88fb      	ldrh	r3, [r7, #6]
 80215ac:	f04f 0400 	mov.w	r4, #0
 80215b0:	461a      	mov	r2, r3
 80215b2:	4623      	mov	r3, r4
 80215b4:	2001      	movs	r0, #1
 80215b6:	f002 fc7b 	bl	8023eb0 <HAL_FLASH_Program>
 80215ba:	4603      	mov	r3, r0
 80215bc:	74fb      	strb	r3, [r7, #19]
      /* Return program operation status */
      return FlashStatus;
 80215be:	7cfb      	ldrb	r3, [r7, #19]
 80215c0:	b29b      	uxth	r3, r3
 80215c2:	e007      	b.n	80215d4 <EE_VerifyPageFullWriteVariable+0xa8>
    }
    else
    {
      /* Next address location */
      Address = Address + 4;
 80215c4:	697b      	ldr	r3, [r7, #20]
 80215c6:	3304      	adds	r3, #4
 80215c8:	617b      	str	r3, [r7, #20]
  while (Address < PageEndAddress)
 80215ca:	697a      	ldr	r2, [r7, #20]
 80215cc:	68fb      	ldr	r3, [r7, #12]
 80215ce:	429a      	cmp	r2, r3
 80215d0:	d3d3      	bcc.n	802157a <EE_VerifyPageFullWriteVariable+0x4e>
    }
  }

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 80215d2:	2380      	movs	r3, #128	; 0x80
}
 80215d4:	4618      	mov	r0, r3
 80215d6:	371c      	adds	r7, #28
 80215d8:	46bd      	mov	sp, r7
 80215da:	bd90      	pop	{r4, r7, pc}
 80215dc:	08004000 	.word	0x08004000
 80215e0:	08008000 	.word	0x08008000
 80215e4:	08003fff 	.word	0x08003fff

080215e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80215e8:	b580      	push	{r7, lr}
 80215ea:	b08e      	sub	sp, #56	; 0x38
 80215ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80215ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80215f2:	2200      	movs	r2, #0
 80215f4:	601a      	str	r2, [r3, #0]
 80215f6:	605a      	str	r2, [r3, #4]
 80215f8:	609a      	str	r2, [r3, #8]
 80215fa:	60da      	str	r2, [r3, #12]
 80215fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80215fe:	2300      	movs	r3, #0
 8021600:	623b      	str	r3, [r7, #32]
 8021602:	4b7b      	ldr	r3, [pc, #492]	; (80217f0 <MX_GPIO_Init+0x208>)
 8021604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021606:	4a7a      	ldr	r2, [pc, #488]	; (80217f0 <MX_GPIO_Init+0x208>)
 8021608:	f043 0310 	orr.w	r3, r3, #16
 802160c:	6313      	str	r3, [r2, #48]	; 0x30
 802160e:	4b78      	ldr	r3, [pc, #480]	; (80217f0 <MX_GPIO_Init+0x208>)
 8021610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021612:	f003 0310 	and.w	r3, r3, #16
 8021616:	623b      	str	r3, [r7, #32]
 8021618:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 802161a:	2300      	movs	r3, #0
 802161c:	61fb      	str	r3, [r7, #28]
 802161e:	4b74      	ldr	r3, [pc, #464]	; (80217f0 <MX_GPIO_Init+0x208>)
 8021620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021622:	4a73      	ldr	r2, [pc, #460]	; (80217f0 <MX_GPIO_Init+0x208>)
 8021624:	f043 0302 	orr.w	r3, r3, #2
 8021628:	6313      	str	r3, [r2, #48]	; 0x30
 802162a:	4b71      	ldr	r3, [pc, #452]	; (80217f0 <MX_GPIO_Init+0x208>)
 802162c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802162e:	f003 0302 	and.w	r3, r3, #2
 8021632:	61fb      	str	r3, [r7, #28]
 8021634:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8021636:	2300      	movs	r3, #0
 8021638:	61bb      	str	r3, [r7, #24]
 802163a:	4b6d      	ldr	r3, [pc, #436]	; (80217f0 <MX_GPIO_Init+0x208>)
 802163c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802163e:	4a6c      	ldr	r2, [pc, #432]	; (80217f0 <MX_GPIO_Init+0x208>)
 8021640:	f043 0304 	orr.w	r3, r3, #4
 8021644:	6313      	str	r3, [r2, #48]	; 0x30
 8021646:	4b6a      	ldr	r3, [pc, #424]	; (80217f0 <MX_GPIO_Init+0x208>)
 8021648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802164a:	f003 0304 	and.w	r3, r3, #4
 802164e:	61bb      	str	r3, [r7, #24]
 8021650:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8021652:	2300      	movs	r3, #0
 8021654:	617b      	str	r3, [r7, #20]
 8021656:	4b66      	ldr	r3, [pc, #408]	; (80217f0 <MX_GPIO_Init+0x208>)
 8021658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802165a:	4a65      	ldr	r2, [pc, #404]	; (80217f0 <MX_GPIO_Init+0x208>)
 802165c:	f043 0301 	orr.w	r3, r3, #1
 8021660:	6313      	str	r3, [r2, #48]	; 0x30
 8021662:	4b63      	ldr	r3, [pc, #396]	; (80217f0 <MX_GPIO_Init+0x208>)
 8021664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021666:	f003 0301 	and.w	r3, r3, #1
 802166a:	617b      	str	r3, [r7, #20]
 802166c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 802166e:	2300      	movs	r3, #0
 8021670:	613b      	str	r3, [r7, #16]
 8021672:	4b5f      	ldr	r3, [pc, #380]	; (80217f0 <MX_GPIO_Init+0x208>)
 8021674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021676:	4a5e      	ldr	r2, [pc, #376]	; (80217f0 <MX_GPIO_Init+0x208>)
 8021678:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802167c:	6313      	str	r3, [r2, #48]	; 0x30
 802167e:	4b5c      	ldr	r3, [pc, #368]	; (80217f0 <MX_GPIO_Init+0x208>)
 8021680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021682:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8021686:	613b      	str	r3, [r7, #16]
 8021688:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 802168a:	2300      	movs	r3, #0
 802168c:	60fb      	str	r3, [r7, #12]
 802168e:	4b58      	ldr	r3, [pc, #352]	; (80217f0 <MX_GPIO_Init+0x208>)
 8021690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021692:	4a57      	ldr	r2, [pc, #348]	; (80217f0 <MX_GPIO_Init+0x208>)
 8021694:	f043 0308 	orr.w	r3, r3, #8
 8021698:	6313      	str	r3, [r2, #48]	; 0x30
 802169a:	4b55      	ldr	r3, [pc, #340]	; (80217f0 <MX_GPIO_Init+0x208>)
 802169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802169e:	f003 0308 	and.w	r3, r3, #8
 80216a2:	60fb      	str	r3, [r7, #12]
 80216a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80216a6:	2300      	movs	r3, #0
 80216a8:	60bb      	str	r3, [r7, #8]
 80216aa:	4b51      	ldr	r3, [pc, #324]	; (80217f0 <MX_GPIO_Init+0x208>)
 80216ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80216ae:	4a50      	ldr	r2, [pc, #320]	; (80217f0 <MX_GPIO_Init+0x208>)
 80216b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80216b4:	6313      	str	r3, [r2, #48]	; 0x30
 80216b6:	4b4e      	ldr	r3, [pc, #312]	; (80217f0 <MX_GPIO_Init+0x208>)
 80216b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80216ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80216be:	60bb      	str	r3, [r7, #8]
 80216c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80216c2:	2300      	movs	r3, #0
 80216c4:	607b      	str	r3, [r7, #4]
 80216c6:	4b4a      	ldr	r3, [pc, #296]	; (80217f0 <MX_GPIO_Init+0x208>)
 80216c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80216ca:	4a49      	ldr	r2, [pc, #292]	; (80217f0 <MX_GPIO_Init+0x208>)
 80216cc:	f043 0320 	orr.w	r3, r3, #32
 80216d0:	6313      	str	r3, [r2, #48]	; 0x30
 80216d2:	4b47      	ldr	r3, [pc, #284]	; (80217f0 <MX_GPIO_Init+0x208>)
 80216d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80216d6:	f003 0320 	and.w	r3, r3, #32
 80216da:	607b      	str	r3, [r7, #4]
 80216dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DISP_CMD_Pin|DISP_RST_Pin|USB_PWR_EN_Pin|RESET_MB_Pin, GPIO_PIN_RESET);
 80216de:	2200      	movs	r2, #0
 80216e0:	f648 0103 	movw	r1, #34819	; 0x8803
 80216e4:	4843      	ldr	r0, [pc, #268]	; (80217f4 <MX_GPIO_Init+0x20c>)
 80216e6:	f003 f965 	bl	80249b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DISP_SID_Pin|DISP_SCK_Pin|DISP_CS_Pin, GPIO_PIN_RESET);
 80216ea:	2200      	movs	r2, #0
 80216ec:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 80216f0:	4841      	ldr	r0, [pc, #260]	; (80217f8 <MX_GPIO_Init+0x210>)
 80216f2:	f003 f95f 	bl	80249b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESP32_EN_GPIO_Port, ESP32_EN_Pin, GPIO_PIN_RESET);
 80216f6:	2200      	movs	r2, #0
 80216f8:	2110      	movs	r1, #16
 80216fa:	4840      	ldr	r0, [pc, #256]	; (80217fc <MX_GPIO_Init+0x214>)
 80216fc:	f003 f95a 	bl	80249b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, TEC_ONOFF_Pin|TEC_CURDIR_Pin, GPIO_PIN_RESET);
 8021700:	2200      	movs	r2, #0
 8021702:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8021706:	483e      	ldr	r0, [pc, #248]	; (8021800 <MX_GPIO_Init+0x218>)
 8021708:	f003 f954 	bl	80249b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = ALERT2_TMP275_Pin|ALERT1_TMP275_Pin|ALERT3_TMP275_Pin|ALERT0_TMP275_Pin
 802170c:	f244 037c 	movw	r3, #16508	; 0x407c
 8021710:	627b      	str	r3, [r7, #36]	; 0x24
                          |ALERT4_TMP275_Pin|INT_VCNL4200_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8021712:	4b3c      	ldr	r3, [pc, #240]	; (8021804 <MX_GPIO_Init+0x21c>)
 8021714:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021716:	2300      	movs	r3, #0
 8021718:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 802171a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802171e:	4619      	mov	r1, r3
 8021720:	4834      	ldr	r0, [pc, #208]	; (80217f4 <MX_GPIO_Init+0x20c>)
 8021722:	f002 fe9b 	bl	802445c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DISP_CMD_Pin|DISP_RST_Pin|USB_PWR_EN_Pin|RESET_MB_Pin;
 8021726:	f648 0303 	movw	r3, #34819	; 0x8803
 802172a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802172c:	2301      	movs	r3, #1
 802172e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021730:	2300      	movs	r3, #0
 8021732:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021734:	2300      	movs	r3, #0
 8021736:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8021738:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802173c:	4619      	mov	r1, r3
 802173e:	482d      	ldr	r0, [pc, #180]	; (80217f4 <MX_GPIO_Init+0x20c>)
 8021740:	f002 fe8c 	bl	802445c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DISP_SID_Pin|DISP_SCK_Pin|DISP_CS_Pin;
 8021744:	f44f 73d0 	mov.w	r3, #416	; 0x1a0
 8021748:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802174a:	2301      	movs	r3, #1
 802174c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802174e:	2300      	movs	r3, #0
 8021750:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021752:	2300      	movs	r3, #0
 8021754:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8021756:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802175a:	4619      	mov	r1, r3
 802175c:	4826      	ldr	r0, [pc, #152]	; (80217f8 <MX_GPIO_Init+0x210>)
 802175e:	f002 fe7d 	bl	802445c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BTN2_Pin|BTN1_Pin|BTN5_Pin;
 8021762:	2358      	movs	r3, #88	; 0x58
 8021764:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8021766:	2300      	movs	r3, #0
 8021768:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802176a:	2300      	movs	r3, #0
 802176c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802176e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8021772:	4619      	mov	r1, r3
 8021774:	4820      	ldr	r0, [pc, #128]	; (80217f8 <MX_GPIO_Init+0x210>)
 8021776:	f002 fe71 	bl	802445c <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = BTN4_Pin|BTN3_Pin;
 802177a:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 802177e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8021780:	2300      	movs	r3, #0
 8021782:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021784:	2300      	movs	r3, #0
 8021786:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8021788:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802178c:	4619      	mov	r1, r3
 802178e:	481e      	ldr	r0, [pc, #120]	; (8021808 <MX_GPIO_Init+0x220>)
 8021790:	f002 fe64 	bl	802445c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8021794:	2302      	movs	r3, #2
 8021796:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8021798:	2300      	movs	r3, #0
 802179a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802179c:	2300      	movs	r3, #0
 802179e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 80217a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80217a4:	4619      	mov	r1, r3
 80217a6:	4815      	ldr	r0, [pc, #84]	; (80217fc <MX_GPIO_Init+0x214>)
 80217a8:	f002 fe58 	bl	802445c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ESP32_EN_Pin;
 80217ac:	2310      	movs	r3, #16
 80217ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80217b0:	2301      	movs	r3, #1
 80217b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80217b4:	2300      	movs	r3, #0
 80217b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80217b8:	2300      	movs	r3, #0
 80217ba:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ESP32_EN_GPIO_Port, &GPIO_InitStruct);
 80217bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80217c0:	4619      	mov	r1, r3
 80217c2:	480e      	ldr	r0, [pc, #56]	; (80217fc <MX_GPIO_Init+0x214>)
 80217c4:	f002 fe4a 	bl	802445c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = TEC_ONOFF_Pin|TEC_CURDIR_Pin;
 80217c8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80217cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80217ce:	2301      	movs	r3, #1
 80217d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80217d2:	2300      	movs	r3, #0
 80217d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80217d6:	2300      	movs	r3, #0
 80217d8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80217da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80217de:	4619      	mov	r1, r3
 80217e0:	4807      	ldr	r0, [pc, #28]	; (8021800 <MX_GPIO_Init+0x218>)
 80217e2:	f002 fe3b 	bl	802445c <HAL_GPIO_Init>

}
 80217e6:	bf00      	nop
 80217e8:	3738      	adds	r7, #56	; 0x38
 80217ea:	46bd      	mov	sp, r7
 80217ec:	bd80      	pop	{r7, pc}
 80217ee:	bf00      	nop
 80217f0:	40023800 	.word	0x40023800
 80217f4:	40021000 	.word	0x40021000
 80217f8:	40020400 	.word	0x40020400
 80217fc:	40020c00 	.word	0x40020c00
 8021800:	40021400 	.word	0x40021400
 8021804:	10110000 	.word	0x10110000
 8021808:	40021800 	.word	0x40021800

0802180c <MX_GPIO_DeInit>:

/* USER CODE BEGIN 2 */
void MX_GPIO_DeInit(void) {
 802180c:	b580      	push	{r7, lr}
 802180e:	b088      	sub	sp, #32
 8021810:	af00      	add	r7, sp, #0
	HAL_GPIO_DeInit(GPIOB,
 8021812:	f44f 71fc 	mov.w	r1, #504	; 0x1f8
 8021816:	4847      	ldr	r0, [pc, #284]	; (8021934 <MX_GPIO_DeInit+0x128>)
 8021818:	f002 ffba 	bl	8024790 <HAL_GPIO_DeInit>
			DISP_SID_Pin | DISP_SCK_Pin | DISP_CS_Pin | BTN2_Pin | BTN1_Pin
					| BTN5_Pin);
	HAL_GPIO_DeInit(GPIOD, uSD_Detect_Pin | ESP32_EN_Pin);
 802181c:	2112      	movs	r1, #18
 802181e:	4846      	ldr	r0, [pc, #280]	; (8021938 <MX_GPIO_DeInit+0x12c>)
 8021820:	f002 ffb6 	bl	8024790 <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(GPIOE,
 8021824:	f64c 017f 	movw	r1, #51327	; 0xc87f
 8021828:	4844      	ldr	r0, [pc, #272]	; (802193c <MX_GPIO_DeInit+0x130>)
 802182a:	f002 ffb1 	bl	8024790 <HAL_GPIO_DeInit>
			ALERT2_TMP275_Pin | ALERT1_TMP275_Pin | ALERT3_TMP275_Pin
					| ALERT0_TMP275_Pin | ALERT4_TMP275_Pin | INT_VCNL4200_Pin
					| DISP_CMD_Pin | DISP_RST_Pin | USB_PWR_EN_Pin
					| RESET_MB_Pin);
	HAL_GPIO_DeInit(GPIOF, TEC_ONOFF_Pin | TEC_CURDIR_Pin);
 802182e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8021832:	4843      	ldr	r0, [pc, #268]	; (8021940 <MX_GPIO_DeInit+0x134>)
 8021834:	f002 ffac 	bl	8024790 <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(GPIOG, BTN4_Pin | BTN3_Pin);
 8021838:	f44f 4110 	mov.w	r1, #36864	; 0x9000
 802183c:	4841      	ldr	r0, [pc, #260]	; (8021944 <MX_GPIO_DeInit+0x138>)
 802183e:	f002 ffa7 	bl	8024790 <HAL_GPIO_DeInit>
	HAL_GPIO_Init(GPIOH, GPIO_PIN_8 | GPIO_PIN_7);
 8021842:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8021846:	4840      	ldr	r0, [pc, #256]	; (8021948 <MX_GPIO_DeInit+0x13c>)
 8021848:	f002 fe08 	bl	802445c <HAL_GPIO_Init>
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 802184c:	2300      	movs	r3, #0
 802184e:	61fb      	str	r3, [r7, #28]
 8021850:	4b3e      	ldr	r3, [pc, #248]	; (802194c <MX_GPIO_DeInit+0x140>)
 8021852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021854:	4a3d      	ldr	r2, [pc, #244]	; (802194c <MX_GPIO_DeInit+0x140>)
 8021856:	f043 0310 	orr.w	r3, r3, #16
 802185a:	6313      	str	r3, [r2, #48]	; 0x30
 802185c:	4b3b      	ldr	r3, [pc, #236]	; (802194c <MX_GPIO_DeInit+0x140>)
 802185e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021860:	f003 0310 	and.w	r3, r3, #16
 8021864:	61fb      	str	r3, [r7, #28]
 8021866:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8021868:	2300      	movs	r3, #0
 802186a:	61bb      	str	r3, [r7, #24]
 802186c:	4b37      	ldr	r3, [pc, #220]	; (802194c <MX_GPIO_DeInit+0x140>)
 802186e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021870:	4a36      	ldr	r2, [pc, #216]	; (802194c <MX_GPIO_DeInit+0x140>)
 8021872:	f043 0302 	orr.w	r3, r3, #2
 8021876:	6313      	str	r3, [r2, #48]	; 0x30
 8021878:	4b34      	ldr	r3, [pc, #208]	; (802194c <MX_GPIO_DeInit+0x140>)
 802187a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802187c:	f003 0302 	and.w	r3, r3, #2
 8021880:	61bb      	str	r3, [r7, #24]
 8021882:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8021884:	2300      	movs	r3, #0
 8021886:	617b      	str	r3, [r7, #20]
 8021888:	4b30      	ldr	r3, [pc, #192]	; (802194c <MX_GPIO_DeInit+0x140>)
 802188a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802188c:	4a2f      	ldr	r2, [pc, #188]	; (802194c <MX_GPIO_DeInit+0x140>)
 802188e:	f043 0304 	orr.w	r3, r3, #4
 8021892:	6313      	str	r3, [r2, #48]	; 0x30
 8021894:	4b2d      	ldr	r3, [pc, #180]	; (802194c <MX_GPIO_DeInit+0x140>)
 8021896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021898:	f003 0304 	and.w	r3, r3, #4
 802189c:	617b      	str	r3, [r7, #20]
 802189e:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80218a0:	2300      	movs	r3, #0
 80218a2:	613b      	str	r3, [r7, #16]
 80218a4:	4b29      	ldr	r3, [pc, #164]	; (802194c <MX_GPIO_DeInit+0x140>)
 80218a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80218a8:	4a28      	ldr	r2, [pc, #160]	; (802194c <MX_GPIO_DeInit+0x140>)
 80218aa:	f043 0301 	orr.w	r3, r3, #1
 80218ae:	6313      	str	r3, [r2, #48]	; 0x30
 80218b0:	4b26      	ldr	r3, [pc, #152]	; (802194c <MX_GPIO_DeInit+0x140>)
 80218b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80218b4:	f003 0301 	and.w	r3, r3, #1
 80218b8:	613b      	str	r3, [r7, #16]
 80218ba:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 80218bc:	2300      	movs	r3, #0
 80218be:	60fb      	str	r3, [r7, #12]
 80218c0:	4b22      	ldr	r3, [pc, #136]	; (802194c <MX_GPIO_DeInit+0x140>)
 80218c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80218c4:	4a21      	ldr	r2, [pc, #132]	; (802194c <MX_GPIO_DeInit+0x140>)
 80218c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80218ca:	6313      	str	r3, [r2, #48]	; 0x30
 80218cc:	4b1f      	ldr	r3, [pc, #124]	; (802194c <MX_GPIO_DeInit+0x140>)
 80218ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80218d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80218d4:	60fb      	str	r3, [r7, #12]
 80218d6:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80218d8:	2300      	movs	r3, #0
 80218da:	60bb      	str	r3, [r7, #8]
 80218dc:	4b1b      	ldr	r3, [pc, #108]	; (802194c <MX_GPIO_DeInit+0x140>)
 80218de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80218e0:	4a1a      	ldr	r2, [pc, #104]	; (802194c <MX_GPIO_DeInit+0x140>)
 80218e2:	f043 0308 	orr.w	r3, r3, #8
 80218e6:	6313      	str	r3, [r2, #48]	; 0x30
 80218e8:	4b18      	ldr	r3, [pc, #96]	; (802194c <MX_GPIO_DeInit+0x140>)
 80218ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80218ec:	f003 0308 	and.w	r3, r3, #8
 80218f0:	60bb      	str	r3, [r7, #8]
 80218f2:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80218f4:	2300      	movs	r3, #0
 80218f6:	607b      	str	r3, [r7, #4]
 80218f8:	4b14      	ldr	r3, [pc, #80]	; (802194c <MX_GPIO_DeInit+0x140>)
 80218fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80218fc:	4a13      	ldr	r2, [pc, #76]	; (802194c <MX_GPIO_DeInit+0x140>)
 80218fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8021902:	6313      	str	r3, [r2, #48]	; 0x30
 8021904:	4b11      	ldr	r3, [pc, #68]	; (802194c <MX_GPIO_DeInit+0x140>)
 8021906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021908:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802190c:	607b      	str	r3, [r7, #4]
 802190e:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8021910:	2300      	movs	r3, #0
 8021912:	603b      	str	r3, [r7, #0]
 8021914:	4b0d      	ldr	r3, [pc, #52]	; (802194c <MX_GPIO_DeInit+0x140>)
 8021916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021918:	4a0c      	ldr	r2, [pc, #48]	; (802194c <MX_GPIO_DeInit+0x140>)
 802191a:	f043 0320 	orr.w	r3, r3, #32
 802191e:	6313      	str	r3, [r2, #48]	; 0x30
 8021920:	4b0a      	ldr	r3, [pc, #40]	; (802194c <MX_GPIO_DeInit+0x140>)
 8021922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021924:	f003 0320 	and.w	r3, r3, #32
 8021928:	603b      	str	r3, [r7, #0]
 802192a:	683b      	ldr	r3, [r7, #0]

}
 802192c:	bf00      	nop
 802192e:	3720      	adds	r7, #32
 8021930:	46bd      	mov	sp, r7
 8021932:	bd80      	pop	{r7, pc}
 8021934:	40020400 	.word	0x40020400
 8021938:	40020c00 	.word	0x40020c00
 802193c:	40021000 	.word	0x40021000
 8021940:	40021400 	.word	0x40021400
 8021944:	40021800 	.word	0x40021800
 8021948:	40021c00 	.word	0x40021c00
 802194c:	40023800 	.word	0x40023800

08021950 <draw_text>:
#include "st7565.h"
#include "graphics.h"
/*
 *
 */
bounding_box_t draw_text(char *string, unsigned char x, unsigned char y, unsigned char *font, unsigned char spacing,unsigned char inv) {
 8021950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021954:	b08a      	sub	sp, #40	; 0x28
 8021956:	af02      	add	r7, sp, #8
 8021958:	60f8      	str	r0, [r7, #12]
 802195a:	607b      	str	r3, [r7, #4]
 802195c:	460b      	mov	r3, r1
 802195e:	72fb      	strb	r3, [r7, #11]
 8021960:	4613      	mov	r3, r2
 8021962:	72bb      	strb	r3, [r7, #10]
	bounding_box_t ret;
	bounding_box_t tmp;

	ret.x1 = x;
 8021964:	7afb      	ldrb	r3, [r7, #11]
 8021966:	763b      	strb	r3, [r7, #24]
	ret.y1 = y;
 8021968:	7abb      	ldrb	r3, [r7, #10]
 802196a:	767b      	strb	r3, [r7, #25]
	draw_fill(x, y, x+text_width(string, font, spacing), y+text_height(string, font), inv);
 802196c:	7afd      	ldrb	r5, [r7, #11]
 802196e:	7abe      	ldrb	r6, [r7, #10]
 8021970:	7afc      	ldrb	r4, [r7, #11]
 8021972:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8021976:	461a      	mov	r2, r3
 8021978:	6879      	ldr	r1, [r7, #4]
 802197a:	68f8      	ldr	r0, [r7, #12]
 802197c:	f000 f917 	bl	8021bae <text_width>
 8021980:	4603      	mov	r3, r0
 8021982:	eb04 0803 	add.w	r8, r4, r3
 8021986:	7abc      	ldrb	r4, [r7, #10]
 8021988:	6879      	ldr	r1, [r7, #4]
 802198a:	68f8      	ldr	r0, [r7, #12]
 802198c:	f000 f902 	bl	8021b94 <text_height>
 8021990:	4603      	mov	r3, r0
 8021992:	18e2      	adds	r2, r4, r3
 8021994:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8021998:	9300      	str	r3, [sp, #0]
 802199a:	4613      	mov	r3, r2
 802199c:	4642      	mov	r2, r8
 802199e:	4631      	mov	r1, r6
 80219a0:	4628      	mov	r0, r5
 80219a2:	f000 f95e 	bl	8021c62 <draw_fill>

	spacing += 1;
 80219a6:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80219aa:	3301      	adds	r3, #1
 80219ac:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38

	// BUG: As we move right between chars we don't actually wipe the space
	while (*string != 0) {
 80219b0:	e012      	b.n	80219d8 <draw_text+0x88>
		tmp = draw_char(*string++, x, y, font,inv);
 80219b2:	68fb      	ldr	r3, [r7, #12]
 80219b4:	1c5a      	adds	r2, r3, #1
 80219b6:	60fa      	str	r2, [r7, #12]
 80219b8:	7818      	ldrb	r0, [r3, #0]
 80219ba:	7aba      	ldrb	r2, [r7, #10]
 80219bc:	7af9      	ldrb	r1, [r7, #11]
 80219be:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80219c2:	9300      	str	r3, [sp, #0]
 80219c4:	687b      	ldr	r3, [r7, #4]
 80219c6:	f000 f823 	bl	8021a10 <draw_char>
 80219ca:	4603      	mov	r3, r0
 80219cc:	617b      	str	r3, [r7, #20]

		// Leave a single space between characters
		x = tmp.x2 + spacing;
 80219ce:	7dba      	ldrb	r2, [r7, #22]
 80219d0:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80219d4:	4413      	add	r3, r2
 80219d6:	72fb      	strb	r3, [r7, #11]
	while (*string != 0) {
 80219d8:	68fb      	ldr	r3, [r7, #12]
 80219da:	781b      	ldrb	r3, [r3, #0]
 80219dc:	2b00      	cmp	r3, #0
 80219de:	d1e8      	bne.n	80219b2 <draw_text+0x62>
	}

	ret.x2 = tmp.x2;
 80219e0:	7dbb      	ldrb	r3, [r7, #22]
 80219e2:	76bb      	strb	r3, [r7, #26]
	ret.y2 = tmp.y2;
 80219e4:	7dfb      	ldrb	r3, [r7, #23]
 80219e6:	76fb      	strb	r3, [r7, #27]

	return ret;
 80219e8:	69bb      	ldr	r3, [r7, #24]
 80219ea:	61fb      	str	r3, [r7, #28]
 80219ec:	2300      	movs	r3, #0
 80219ee:	7f3a      	ldrb	r2, [r7, #28]
 80219f0:	f362 0307 	bfi	r3, r2, #0, #8
 80219f4:	7f7a      	ldrb	r2, [r7, #29]
 80219f6:	f362 230f 	bfi	r3, r2, #8, #8
 80219fa:	7fba      	ldrb	r2, [r7, #30]
 80219fc:	f362 4317 	bfi	r3, r2, #16, #8
 8021a00:	7ffa      	ldrb	r2, [r7, #31]
 8021a02:	f362 631f 	bfi	r3, r2, #24, #8
}
 8021a06:	4618      	mov	r0, r3
 8021a08:	3720      	adds	r7, #32
 8021a0a:	46bd      	mov	sp, r7
 8021a0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08021a10 <draw_char>:
/*
 *
 */
bounding_box_t draw_char(unsigned char c, unsigned char x, unsigned char y, unsigned char *font,unsigned char inv) {
 8021a10:	b580      	push	{r7, lr}
 8021a12:	b086      	sub	sp, #24
 8021a14:	af00      	add	r7, sp, #0
 8021a16:	603b      	str	r3, [r7, #0]
 8021a18:	4603      	mov	r3, r0
 8021a1a:	71fb      	strb	r3, [r7, #7]
 8021a1c:	460b      	mov	r3, r1
 8021a1e:	71bb      	strb	r3, [r7, #6]
 8021a20:	4613      	mov	r3, r2
 8021a22:	717b      	strb	r3, [r7, #5]
	unsigned short pos;
	unsigned char width;
	bounding_box_t ret;

	ret.x1 = x;
 8021a24:	79bb      	ldrb	r3, [r7, #6]
 8021a26:	723b      	strb	r3, [r7, #8]
	ret.y1 = y;
 8021a28:	797b      	ldrb	r3, [r7, #5]
 8021a2a:	727b      	strb	r3, [r7, #9]
	ret.x2 = x;
 8021a2c:	79bb      	ldrb	r3, [r7, #6]
 8021a2e:	72bb      	strb	r3, [r7, #10]
	ret.y2 = y;
 8021a30:	797b      	ldrb	r3, [r7, #5]
 8021a32:	72fb      	strb	r3, [r7, #11]

	// Read first byte, should be 0x01 for proportional
	if (font[FONT_HEADER_TYPE] != FONT_TYPE_PROPORTIONAL) return ret;
 8021a34:	683b      	ldr	r3, [r7, #0]
 8021a36:	781b      	ldrb	r3, [r3, #0]
 8021a38:	2b01      	cmp	r3, #1
 8021a3a:	d002      	beq.n	8021a42 <draw_char+0x32>
 8021a3c:	68bb      	ldr	r3, [r7, #8]
 8021a3e:	60fb      	str	r3, [r7, #12]
 8021a40:	e097      	b.n	8021b72 <draw_char+0x162>

	// Check second byte, should be 0x02 for "vertical ceiling"
	if (font[FONT_HEADER_ORIENTATION] != FONT_ORIENTATION_VERTICAL_CEILING) return ret;
 8021a42:	683b      	ldr	r3, [r7, #0]
 8021a44:	3301      	adds	r3, #1
 8021a46:	781b      	ldrb	r3, [r3, #0]
 8021a48:	2b02      	cmp	r3, #2
 8021a4a:	d002      	beq.n	8021a52 <draw_char+0x42>
 8021a4c:	68bb      	ldr	r3, [r7, #8]
 8021a4e:	60fb      	str	r3, [r7, #12]
 8021a50:	e08f      	b.n	8021b72 <draw_char+0x162>

	// Check that font start + number of bitmaps contains c
	if (!(c >= font[FONT_HEADER_START] && c <= font[FONT_HEADER_START] + font[FONT_HEADER_LETTERS])) return ret;
 8021a52:	683b      	ldr	r3, [r7, #0]
 8021a54:	3302      	adds	r3, #2
 8021a56:	781b      	ldrb	r3, [r3, #0]
 8021a58:	79fa      	ldrb	r2, [r7, #7]
 8021a5a:	429a      	cmp	r2, r3
 8021a5c:	d30a      	bcc.n	8021a74 <draw_char+0x64>
 8021a5e:	79fa      	ldrb	r2, [r7, #7]
 8021a60:	683b      	ldr	r3, [r7, #0]
 8021a62:	3302      	adds	r3, #2
 8021a64:	781b      	ldrb	r3, [r3, #0]
 8021a66:	4619      	mov	r1, r3
 8021a68:	683b      	ldr	r3, [r7, #0]
 8021a6a:	3303      	adds	r3, #3
 8021a6c:	781b      	ldrb	r3, [r3, #0]
 8021a6e:	440b      	add	r3, r1
 8021a70:	429a      	cmp	r2, r3
 8021a72:	dd02      	ble.n	8021a7a <draw_char+0x6a>
 8021a74:	68bb      	ldr	r3, [r7, #8]
 8021a76:	60fb      	str	r3, [r7, #12]
 8021a78:	e07b      	b.n	8021b72 <draw_char+0x162>

	// Adjust for start position of font vs. the char passed
	c -= font[FONT_HEADER_START];
 8021a7a:	683b      	ldr	r3, [r7, #0]
 8021a7c:	3302      	adds	r3, #2
 8021a7e:	781b      	ldrb	r3, [r3, #0]
 8021a80:	79fa      	ldrb	r2, [r7, #7]
 8021a82:	1ad3      	subs	r3, r2, r3
 8021a84:	71fb      	strb	r3, [r7, #7]

	// Work out where in the array the character is
	pos = font[c * FONT_HEADER_START + 5];
 8021a86:	79fb      	ldrb	r3, [r7, #7]
 8021a88:	005b      	lsls	r3, r3, #1
 8021a8a:	3305      	adds	r3, #5
 8021a8c:	683a      	ldr	r2, [r7, #0]
 8021a8e:	4413      	add	r3, r2
 8021a90:	781b      	ldrb	r3, [r3, #0]
 8021a92:	82fb      	strh	r3, [r7, #22]
	pos <<= 8;
 8021a94:	8afb      	ldrh	r3, [r7, #22]
 8021a96:	021b      	lsls	r3, r3, #8
 8021a98:	82fb      	strh	r3, [r7, #22]
	pos |= font[c * FONT_HEADER_START + 6];
 8021a9a:	79fb      	ldrb	r3, [r7, #7]
 8021a9c:	005b      	lsls	r3, r3, #1
 8021a9e:	3306      	adds	r3, #6
 8021aa0:	683a      	ldr	r2, [r7, #0]
 8021aa2:	4413      	add	r3, r2
 8021aa4:	781b      	ldrb	r3, [r3, #0]
 8021aa6:	b29a      	uxth	r2, r3
 8021aa8:	8afb      	ldrh	r3, [r7, #22]
 8021aaa:	4313      	orrs	r3, r2
 8021aac:	82fb      	strh	r3, [r7, #22]

	// Read first byte from this position, this gives letter width
	width = font[pos];
 8021aae:	8afb      	ldrh	r3, [r7, #22]
 8021ab0:	683a      	ldr	r2, [r7, #0]
 8021ab2:	4413      	add	r3, r2
 8021ab4:	781b      	ldrb	r3, [r3, #0]
 8021ab6:	74fb      	strb	r3, [r7, #19]

	// Draw left to right
	unsigned char i;
	for (i = 0; i < width; i++) {
 8021ab8:	2300      	movs	r3, #0
 8021aba:	757b      	strb	r3, [r7, #21]
 8021abc:	e045      	b.n	8021b4a <draw_char+0x13a>

		// Draw top to bottom
		for (unsigned char j = 0; j < font[FONT_HEADER_HEIGHT]; j++) {
 8021abe:	2300      	movs	r3, #0
 8021ac0:	753b      	strb	r3, [r7, #20]
 8021ac2:	e039      	b.n	8021b38 <draw_char+0x128>
			// Increment one data byte every 8 bits, or
			// at the start of a new column  HiTech optimizes
			// the modulo, so no need to try and avoid it.
			if (j % 8 == 0) pos++;
 8021ac4:	7d3b      	ldrb	r3, [r7, #20]
 8021ac6:	f003 0307 	and.w	r3, r3, #7
 8021aca:	b2db      	uxtb	r3, r3
 8021acc:	2b00      	cmp	r3, #0
 8021ace:	d102      	bne.n	8021ad6 <draw_char+0xc6>
 8021ad0:	8afb      	ldrh	r3, [r7, #22]
 8021ad2:	3301      	adds	r3, #1
 8021ad4:	82fb      	strh	r3, [r7, #22]

			if (font[pos] & 1 << (j % 8)) {
 8021ad6:	8afb      	ldrh	r3, [r7, #22]
 8021ad8:	683a      	ldr	r2, [r7, #0]
 8021ada:	4413      	add	r3, r2
 8021adc:	781b      	ldrb	r3, [r3, #0]
 8021ade:	461a      	mov	r2, r3
 8021ae0:	7d3b      	ldrb	r3, [r7, #20]
 8021ae2:	f003 0307 	and.w	r3, r3, #7
 8021ae6:	fa42 f303 	asr.w	r3, r2, r3
 8021aea:	f003 0301 	and.w	r3, r3, #1
 8021aee:	2b00      	cmp	r3, #0
 8021af0:	d012      	beq.n	8021b18 <draw_char+0x108>
				glcd_pixel(x + i, y + j, !inv);
 8021af2:	79ba      	ldrb	r2, [r7, #6]
 8021af4:	7d7b      	ldrb	r3, [r7, #21]
 8021af6:	4413      	add	r3, r2
 8021af8:	b2d8      	uxtb	r0, r3
 8021afa:	797a      	ldrb	r2, [r7, #5]
 8021afc:	7d3b      	ldrb	r3, [r7, #20]
 8021afe:	4413      	add	r3, r2
 8021b00:	b2d9      	uxtb	r1, r3
 8021b02:	f897 3020 	ldrb.w	r3, [r7, #32]
 8021b06:	2b00      	cmp	r3, #0
 8021b08:	bf0c      	ite	eq
 8021b0a:	2301      	moveq	r3, #1
 8021b0c:	2300      	movne	r3, #0
 8021b0e:	b2db      	uxtb	r3, r3
 8021b10:	461a      	mov	r2, r3
 8021b12:	f000 fe8f 	bl	8022834 <glcd_pixel>
 8021b16:	e00c      	b.n	8021b32 <draw_char+0x122>
			} else {
				glcd_pixel(x + i, y + j, inv);
 8021b18:	79ba      	ldrb	r2, [r7, #6]
 8021b1a:	7d7b      	ldrb	r3, [r7, #21]
 8021b1c:	4413      	add	r3, r2
 8021b1e:	b2d8      	uxtb	r0, r3
 8021b20:	797a      	ldrb	r2, [r7, #5]
 8021b22:	7d3b      	ldrb	r3, [r7, #20]
 8021b24:	4413      	add	r3, r2
 8021b26:	b2db      	uxtb	r3, r3
 8021b28:	f897 2020 	ldrb.w	r2, [r7, #32]
 8021b2c:	4619      	mov	r1, r3
 8021b2e:	f000 fe81 	bl	8022834 <glcd_pixel>
		for (unsigned char j = 0; j < font[FONT_HEADER_HEIGHT]; j++) {
 8021b32:	7d3b      	ldrb	r3, [r7, #20]
 8021b34:	3301      	adds	r3, #1
 8021b36:	753b      	strb	r3, [r7, #20]
 8021b38:	683b      	ldr	r3, [r7, #0]
 8021b3a:	3304      	adds	r3, #4
 8021b3c:	781b      	ldrb	r3, [r3, #0]
 8021b3e:	7d3a      	ldrb	r2, [r7, #20]
 8021b40:	429a      	cmp	r2, r3
 8021b42:	d3bf      	bcc.n	8021ac4 <draw_char+0xb4>
	for (i = 0; i < width; i++) {
 8021b44:	7d7b      	ldrb	r3, [r7, #21]
 8021b46:	3301      	adds	r3, #1
 8021b48:	757b      	strb	r3, [r7, #21]
 8021b4a:	7d7a      	ldrb	r2, [r7, #21]
 8021b4c:	7cfb      	ldrb	r3, [r7, #19]
 8021b4e:	429a      	cmp	r2, r3
 8021b50:	d3b5      	bcc.n	8021abe <draw_char+0xae>
			}
		}
	}

	ret.x2 = ret.x1 + width - 1;
 8021b52:	7a3a      	ldrb	r2, [r7, #8]
 8021b54:	7cfb      	ldrb	r3, [r7, #19]
 8021b56:	4413      	add	r3, r2
 8021b58:	b2db      	uxtb	r3, r3
 8021b5a:	3b01      	subs	r3, #1
 8021b5c:	b2db      	uxtb	r3, r3
 8021b5e:	72bb      	strb	r3, [r7, #10]
	// TODO: Return the actual height drawn, rather than the height of the
	//		 font.
	//ret.y2 = ret.y1 + height;
	ret.y2 = ret.y1 + font[FONT_HEADER_HEIGHT];
 8021b60:	7a7a      	ldrb	r2, [r7, #9]
 8021b62:	683b      	ldr	r3, [r7, #0]
 8021b64:	3304      	adds	r3, #4
 8021b66:	781b      	ldrb	r3, [r3, #0]
 8021b68:	4413      	add	r3, r2
 8021b6a:	b2db      	uxtb	r3, r3
 8021b6c:	72fb      	strb	r3, [r7, #11]

	return ret;
 8021b6e:	68bb      	ldr	r3, [r7, #8]
 8021b70:	60fb      	str	r3, [r7, #12]
 8021b72:	2300      	movs	r3, #0
 8021b74:	7b3a      	ldrb	r2, [r7, #12]
 8021b76:	f362 0307 	bfi	r3, r2, #0, #8
 8021b7a:	7b7a      	ldrb	r2, [r7, #13]
 8021b7c:	f362 230f 	bfi	r3, r2, #8, #8
 8021b80:	7bba      	ldrb	r2, [r7, #14]
 8021b82:	f362 4317 	bfi	r3, r2, #16, #8
 8021b86:	7bfa      	ldrb	r2, [r7, #15]
 8021b88:	f362 631f 	bfi	r3, r2, #24, #8
}
 8021b8c:	4618      	mov	r0, r3
 8021b8e:	3718      	adds	r7, #24
 8021b90:	46bd      	mov	sp, r7
 8021b92:	bd80      	pop	{r7, pc}

08021b94 <text_height>:
/*
 *
 */
unsigned char text_height(unsigned char *string, unsigned char *font) {
 8021b94:	b480      	push	{r7}
 8021b96:	b083      	sub	sp, #12
 8021b98:	af00      	add	r7, sp, #0
 8021b9a:	6078      	str	r0, [r7, #4]
 8021b9c:	6039      	str	r1, [r7, #0]
	// TODO: Possibly work out the actual pixel height.  Letters with
	//       descenders (like 'g') are taller than letters without (like 'k')

	// Height is stored in the header
	return font[FONT_HEADER_HEIGHT];
 8021b9e:	683b      	ldr	r3, [r7, #0]
 8021ba0:	791b      	ldrb	r3, [r3, #4]
}
 8021ba2:	4618      	mov	r0, r3
 8021ba4:	370c      	adds	r7, #12
 8021ba6:	46bd      	mov	sp, r7
 8021ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021bac:	4770      	bx	lr

08021bae <text_width>:
/*
 *
 */
unsigned char text_width(unsigned char *string, unsigned char *font, unsigned char spacing) {
 8021bae:	b480      	push	{r7}
 8021bb0:	b087      	sub	sp, #28
 8021bb2:	af00      	add	r7, sp, #0
 8021bb4:	60f8      	str	r0, [r7, #12]
 8021bb6:	60b9      	str	r1, [r7, #8]
 8021bb8:	4613      	mov	r3, r2
 8021bba:	71fb      	strb	r3, [r7, #7]
	unsigned char width = 0;
 8021bbc:	2300      	movs	r3, #0
 8021bbe:	75fb      	strb	r3, [r7, #23]
	unsigned char c;

	// TODO: Implement for fixed width fonts

	// Check font type, should be 0x01 for proportional
	if (font[FONT_HEADER_TYPE] != FONT_TYPE_PROPORTIONAL) return 0;
 8021bc0:	68bb      	ldr	r3, [r7, #8]
 8021bc2:	781b      	ldrb	r3, [r3, #0]
 8021bc4:	2b01      	cmp	r3, #1
 8021bc6:	d03e      	beq.n	8021c46 <text_width+0x98>
 8021bc8:	2300      	movs	r3, #0
 8021bca:	e044      	b.n	8021c56 <text_width+0xa8>

	while (*string != 0) {
		c = *string++;
 8021bcc:	68fb      	ldr	r3, [r7, #12]
 8021bce:	1c5a      	adds	r2, r3, #1
 8021bd0:	60fa      	str	r2, [r7, #12]
 8021bd2:	781b      	ldrb	r3, [r3, #0]
 8021bd4:	75bb      	strb	r3, [r7, #22]

		// Check that font start + number of bitmaps contains c
		// TODO: Should we continue here but add 0 to width?
		if (!(c >= font[FONT_HEADER_START] && c <= font[FONT_HEADER_START] + font[FONT_HEADER_LETTERS])) return 0;
 8021bd6:	68bb      	ldr	r3, [r7, #8]
 8021bd8:	3302      	adds	r3, #2
 8021bda:	781b      	ldrb	r3, [r3, #0]
 8021bdc:	7dba      	ldrb	r2, [r7, #22]
 8021bde:	429a      	cmp	r2, r3
 8021be0:	d30a      	bcc.n	8021bf8 <text_width+0x4a>
 8021be2:	7dba      	ldrb	r2, [r7, #22]
 8021be4:	68bb      	ldr	r3, [r7, #8]
 8021be6:	3302      	adds	r3, #2
 8021be8:	781b      	ldrb	r3, [r3, #0]
 8021bea:	4619      	mov	r1, r3
 8021bec:	68bb      	ldr	r3, [r7, #8]
 8021bee:	3303      	adds	r3, #3
 8021bf0:	781b      	ldrb	r3, [r3, #0]
 8021bf2:	440b      	add	r3, r1
 8021bf4:	429a      	cmp	r2, r3
 8021bf6:	dd01      	ble.n	8021bfc <text_width+0x4e>
 8021bf8:	2300      	movs	r3, #0
 8021bfa:	e02c      	b.n	8021c56 <text_width+0xa8>

		// Adjust for start position of font vs. the char passed
		c -= font[FONT_HEADER_START];
 8021bfc:	68bb      	ldr	r3, [r7, #8]
 8021bfe:	3302      	adds	r3, #2
 8021c00:	781b      	ldrb	r3, [r3, #0]
 8021c02:	7dba      	ldrb	r2, [r7, #22]
 8021c04:	1ad3      	subs	r3, r2, r3
 8021c06:	75bb      	strb	r3, [r7, #22]

		// Work out where in the array the character is
		pos = font[c * FONT_HEADER_START + 5];
 8021c08:	7dbb      	ldrb	r3, [r7, #22]
 8021c0a:	005b      	lsls	r3, r3, #1
 8021c0c:	3305      	adds	r3, #5
 8021c0e:	68ba      	ldr	r2, [r7, #8]
 8021c10:	4413      	add	r3, r2
 8021c12:	781b      	ldrb	r3, [r3, #0]
 8021c14:	82bb      	strh	r3, [r7, #20]
		pos <<= 8;
 8021c16:	8abb      	ldrh	r3, [r7, #20]
 8021c18:	021b      	lsls	r3, r3, #8
 8021c1a:	82bb      	strh	r3, [r7, #20]
		pos |= font[c * FONT_HEADER_START + 6];
 8021c1c:	7dbb      	ldrb	r3, [r7, #22]
 8021c1e:	005b      	lsls	r3, r3, #1
 8021c20:	3306      	adds	r3, #6
 8021c22:	68ba      	ldr	r2, [r7, #8]
 8021c24:	4413      	add	r3, r2
 8021c26:	781b      	ldrb	r3, [r3, #0]
 8021c28:	b29a      	uxth	r2, r3
 8021c2a:	8abb      	ldrh	r3, [r7, #20]
 8021c2c:	4313      	orrs	r3, r2
 8021c2e:	82bb      	strh	r3, [r7, #20]

		// Read first byte from this position, this gives letter width
		width += font[pos];
 8021c30:	8abb      	ldrh	r3, [r7, #20]
 8021c32:	68ba      	ldr	r2, [r7, #8]
 8021c34:	4413      	add	r3, r2
 8021c36:	781a      	ldrb	r2, [r3, #0]
 8021c38:	7dfb      	ldrb	r3, [r7, #23]
 8021c3a:	4413      	add	r3, r2
 8021c3c:	75fb      	strb	r3, [r7, #23]

		// Allow for space between letters
		width += spacing;
 8021c3e:	7dfa      	ldrb	r2, [r7, #23]
 8021c40:	79fb      	ldrb	r3, [r7, #7]
 8021c42:	4413      	add	r3, r2
 8021c44:	75fb      	strb	r3, [r7, #23]
	while (*string != 0) {
 8021c46:	68fb      	ldr	r3, [r7, #12]
 8021c48:	781b      	ldrb	r3, [r3, #0]
 8021c4a:	2b00      	cmp	r3, #0
 8021c4c:	d1be      	bne.n	8021bcc <text_width+0x1e>
	}

	// The last letter wont have a space after it
	return width - spacing;
 8021c4e:	7dfa      	ldrb	r2, [r7, #23]
 8021c50:	79fb      	ldrb	r3, [r7, #7]
 8021c52:	1ad3      	subs	r3, r2, r3
 8021c54:	b2db      	uxtb	r3, r3
}
 8021c56:	4618      	mov	r0, r3
 8021c58:	371c      	adds	r7, #28
 8021c5a:	46bd      	mov	sp, r7
 8021c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021c60:	4770      	bx	lr

08021c62 <draw_fill>:
}
/*
 *
 */
void draw_fill(int x1, int y1, int x2, int y2, char colour)
{
 8021c62:	b580      	push	{r7, lr}
 8021c64:	b088      	sub	sp, #32
 8021c66:	af02      	add	r7, sp, #8
 8021c68:	60f8      	str	r0, [r7, #12]
 8021c6a:	60b9      	str	r1, [r7, #8]
 8021c6c:	607a      	str	r2, [r7, #4]
 8021c6e:	603b      	str	r3, [r7, #0]
	for(int i=y1;i<y2;i++)
 8021c70:	68bb      	ldr	r3, [r7, #8]
 8021c72:	617b      	str	r3, [r7, #20]
 8021c74:	e00b      	b.n	8021c8e <draw_fill+0x2c>
		draw_line(x1, i, x2,i, colour);
 8021c76:	f897 3020 	ldrb.w	r3, [r7, #32]
 8021c7a:	9300      	str	r3, [sp, #0]
 8021c7c:	697b      	ldr	r3, [r7, #20]
 8021c7e:	687a      	ldr	r2, [r7, #4]
 8021c80:	6979      	ldr	r1, [r7, #20]
 8021c82:	68f8      	ldr	r0, [r7, #12]
 8021c84:	f000 f80b 	bl	8021c9e <draw_line>
	for(int i=y1;i<y2;i++)
 8021c88:	697b      	ldr	r3, [r7, #20]
 8021c8a:	3301      	adds	r3, #1
 8021c8c:	617b      	str	r3, [r7, #20]
 8021c8e:	697a      	ldr	r2, [r7, #20]
 8021c90:	683b      	ldr	r3, [r7, #0]
 8021c92:	429a      	cmp	r2, r3
 8021c94:	dbef      	blt.n	8021c76 <draw_fill+0x14>
}
 8021c96:	bf00      	nop
 8021c98:	3718      	adds	r7, #24
 8021c9a:	46bd      	mov	sp, r7
 8021c9c:	bd80      	pop	{r7, pc}

08021c9e <draw_line>:
// Implementation of Bresenham's line algorithm
//
// This code credit Tom Ootjers, originally obtained from:
// http://tinyurl.com/czok7vx
void draw_line(int x1, int y1, int x2, int y2, char colour)
{
 8021c9e:	b580      	push	{r7, lr}
 8021ca0:	b092      	sub	sp, #72	; 0x48
 8021ca2:	af00      	add	r7, sp, #0
 8021ca4:	60f8      	str	r0, [r7, #12]
 8021ca6:	60b9      	str	r1, [r7, #8]
 8021ca8:	607a      	str	r2, [r7, #4]
 8021caa:	603b      	str	r3, [r7, #0]
	int xinc1, yinc1, den, num, numadd, numpixels, curpixel, xinc2, yinc2;

	int deltax = abs(x2 - x1);    	// The difference between the x's
 8021cac:	687a      	ldr	r2, [r7, #4]
 8021cae:	68fb      	ldr	r3, [r7, #12]
 8021cb0:	1ad3      	subs	r3, r2, r3
 8021cb2:	2b00      	cmp	r3, #0
 8021cb4:	bfb8      	it	lt
 8021cb6:	425b      	neglt	r3, r3
 8021cb8:	61bb      	str	r3, [r7, #24]
	int deltay = abs(y2 - y1);    	// The difference between the y's
 8021cba:	683a      	ldr	r2, [r7, #0]
 8021cbc:	68bb      	ldr	r3, [r7, #8]
 8021cbe:	1ad3      	subs	r3, r2, r3
 8021cc0:	2b00      	cmp	r3, #0
 8021cc2:	bfb8      	it	lt
 8021cc4:	425b      	neglt	r3, r3
 8021cc6:	617b      	str	r3, [r7, #20]
	int x = x1;                   	// Start x off at the first pixel
 8021cc8:	68fb      	ldr	r3, [r7, #12]
 8021cca:	623b      	str	r3, [r7, #32]
	int y = y1;                   	// Start y off at the first pixel
 8021ccc:	68bb      	ldr	r3, [r7, #8]
 8021cce:	61fb      	str	r3, [r7, #28]

	if (x2 >= x1) {             	// The x-values are increasing
 8021cd0:	687a      	ldr	r2, [r7, #4]
 8021cd2:	68fb      	ldr	r3, [r7, #12]
 8021cd4:	429a      	cmp	r2, r3
 8021cd6:	db04      	blt.n	8021ce2 <draw_line+0x44>
	  xinc1 = 1;
 8021cd8:	2301      	movs	r3, #1
 8021cda:	647b      	str	r3, [r7, #68]	; 0x44
	  xinc2 = 1;
 8021cdc:	2301      	movs	r3, #1
 8021cde:	62bb      	str	r3, [r7, #40]	; 0x28
 8021ce0:	e005      	b.n	8021cee <draw_line+0x50>

    } else {          	         	// The x-values are decreasing
	  xinc1 = -1;
 8021ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8021ce6:	647b      	str	r3, [r7, #68]	; 0x44
	  xinc2 = -1;
 8021ce8:	f04f 33ff 	mov.w	r3, #4294967295
 8021cec:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	if (y2 >= y1)       	      	// The y-values are increasing
 8021cee:	683a      	ldr	r2, [r7, #0]
 8021cf0:	68bb      	ldr	r3, [r7, #8]
 8021cf2:	429a      	cmp	r2, r3
 8021cf4:	db04      	blt.n	8021d00 <draw_line+0x62>
	{
	  yinc1 = 1;
 8021cf6:	2301      	movs	r3, #1
 8021cf8:	643b      	str	r3, [r7, #64]	; 0x40
	  yinc2 = 1;
 8021cfa:	2301      	movs	r3, #1
 8021cfc:	627b      	str	r3, [r7, #36]	; 0x24
 8021cfe:	e005      	b.n	8021d0c <draw_line+0x6e>
	}
	else                    	  	// The y-values are decreasing
	{
	  yinc1 = -1;
 8021d00:	f04f 33ff 	mov.w	r3, #4294967295
 8021d04:	643b      	str	r3, [r7, #64]	; 0x40
	  yinc2 = -1;
 8021d06:	f04f 33ff 	mov.w	r3, #4294967295
 8021d0a:	627b      	str	r3, [r7, #36]	; 0x24
	}

	if (deltax >= deltay)     		// There is at least one x-value for every y-value
 8021d0c:	69ba      	ldr	r2, [r7, #24]
 8021d0e:	697b      	ldr	r3, [r7, #20]
 8021d10:	429a      	cmp	r2, r3
 8021d12:	db0f      	blt.n	8021d34 <draw_line+0x96>
	{
	  xinc1 = 0;              		// Don't change the x when numerator >= denominator
 8021d14:	2300      	movs	r3, #0
 8021d16:	647b      	str	r3, [r7, #68]	; 0x44
	  yinc2 = 0;              		// Don't change the y for every iteration
 8021d18:	2300      	movs	r3, #0
 8021d1a:	627b      	str	r3, [r7, #36]	; 0x24
	  den = deltax;
 8021d1c:	69bb      	ldr	r3, [r7, #24]
 8021d1e:	63fb      	str	r3, [r7, #60]	; 0x3c
	  num = deltax / 2;
 8021d20:	69bb      	ldr	r3, [r7, #24]
 8021d22:	0fda      	lsrs	r2, r3, #31
 8021d24:	4413      	add	r3, r2
 8021d26:	105b      	asrs	r3, r3, #1
 8021d28:	63bb      	str	r3, [r7, #56]	; 0x38
	  numadd = deltay;
 8021d2a:	697b      	ldr	r3, [r7, #20]
 8021d2c:	637b      	str	r3, [r7, #52]	; 0x34
	  numpixels = deltax;     		// There are more x-values than y-values
 8021d2e:	69bb      	ldr	r3, [r7, #24]
 8021d30:	633b      	str	r3, [r7, #48]	; 0x30
 8021d32:	e00e      	b.n	8021d52 <draw_line+0xb4>
	}
	else                      		// There is at least one y-value for every x-value
	{
	  xinc2 = 0;              		// Don't change the x for every iteration
 8021d34:	2300      	movs	r3, #0
 8021d36:	62bb      	str	r3, [r7, #40]	; 0x28
	  yinc1 = 0;              		// Don't change the y when numerator >= denominator
 8021d38:	2300      	movs	r3, #0
 8021d3a:	643b      	str	r3, [r7, #64]	; 0x40
	  den = deltay;
 8021d3c:	697b      	ldr	r3, [r7, #20]
 8021d3e:	63fb      	str	r3, [r7, #60]	; 0x3c
	  num = deltay / 2;
 8021d40:	697b      	ldr	r3, [r7, #20]
 8021d42:	0fda      	lsrs	r2, r3, #31
 8021d44:	4413      	add	r3, r2
 8021d46:	105b      	asrs	r3, r3, #1
 8021d48:	63bb      	str	r3, [r7, #56]	; 0x38
	  numadd = deltax;
 8021d4a:	69bb      	ldr	r3, [r7, #24]
 8021d4c:	637b      	str	r3, [r7, #52]	; 0x34
	  numpixels = deltay;     		// There are more y-values than x-values
 8021d4e:	697b      	ldr	r3, [r7, #20]
 8021d50:	633b      	str	r3, [r7, #48]	; 0x30
	}

	for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8021d52:	2300      	movs	r3, #0
 8021d54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8021d56:	e027      	b.n	8021da8 <draw_line+0x10a>
	{
	  glcd_pixel(x, y, colour);    	// Draw the current pixel
 8021d58:	6a3b      	ldr	r3, [r7, #32]
 8021d5a:	b2db      	uxtb	r3, r3
 8021d5c:	69fa      	ldr	r2, [r7, #28]
 8021d5e:	b2d1      	uxtb	r1, r2
 8021d60:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8021d64:	4618      	mov	r0, r3
 8021d66:	f000 fd65 	bl	8022834 <glcd_pixel>
	  num += numadd;          		// Increase the numerator by the top of the fraction
 8021d6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8021d6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021d6e:	4413      	add	r3, r2
 8021d70:	63bb      	str	r3, [r7, #56]	; 0x38
	  if (num >= den)         		// Check if numerator >= denominator
 8021d72:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8021d74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8021d76:	429a      	cmp	r2, r3
 8021d78:	db0b      	blt.n	8021d92 <draw_line+0xf4>
	  {
		num -= den;           		// Calculate the new numerator value
 8021d7a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8021d7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8021d7e:	1ad3      	subs	r3, r2, r3
 8021d80:	63bb      	str	r3, [r7, #56]	; 0x38
		x += xinc1;           		// Change the x as appropriate
 8021d82:	6a3a      	ldr	r2, [r7, #32]
 8021d84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8021d86:	4413      	add	r3, r2
 8021d88:	623b      	str	r3, [r7, #32]
		y += yinc1;           		// Change the y as appropriate
 8021d8a:	69fa      	ldr	r2, [r7, #28]
 8021d8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8021d8e:	4413      	add	r3, r2
 8021d90:	61fb      	str	r3, [r7, #28]
	  }
	  x += xinc2;             		// Change the x as appropriate
 8021d92:	6a3a      	ldr	r2, [r7, #32]
 8021d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021d96:	4413      	add	r3, r2
 8021d98:	623b      	str	r3, [r7, #32]
	  y += yinc2;             		// Change the y as appropriate
 8021d9a:	69fa      	ldr	r2, [r7, #28]
 8021d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021d9e:	4413      	add	r3, r2
 8021da0:	61fb      	str	r3, [r7, #28]
	for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8021da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021da4:	3301      	adds	r3, #1
 8021da6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8021da8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021dac:	429a      	cmp	r2, r3
 8021dae:	ddd3      	ble.n	8021d58 <draw_line+0xba>
	}
}
 8021db0:	bf00      	nop
 8021db2:	3748      	adds	r7, #72	; 0x48
 8021db4:	46bd      	mov	sp, r7
 8021db6:	bd80      	pop	{r7, pc}

08021db8 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8021db8:	b580      	push	{r7, lr}
 8021dba:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 8021dbc:	4b12      	ldr	r3, [pc, #72]	; (8021e08 <MX_I2C3_Init+0x50>)
 8021dbe:	4a13      	ldr	r2, [pc, #76]	; (8021e0c <MX_I2C3_Init+0x54>)
 8021dc0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8021dc2:	4b11      	ldr	r3, [pc, #68]	; (8021e08 <MX_I2C3_Init+0x50>)
 8021dc4:	4a12      	ldr	r2, [pc, #72]	; (8021e10 <MX_I2C3_Init+0x58>)
 8021dc6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8021dc8:	4b0f      	ldr	r3, [pc, #60]	; (8021e08 <MX_I2C3_Init+0x50>)
 8021dca:	2200      	movs	r2, #0
 8021dcc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8021dce:	4b0e      	ldr	r3, [pc, #56]	; (8021e08 <MX_I2C3_Init+0x50>)
 8021dd0:	2200      	movs	r2, #0
 8021dd2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8021dd4:	4b0c      	ldr	r3, [pc, #48]	; (8021e08 <MX_I2C3_Init+0x50>)
 8021dd6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8021dda:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8021ddc:	4b0a      	ldr	r3, [pc, #40]	; (8021e08 <MX_I2C3_Init+0x50>)
 8021dde:	2200      	movs	r2, #0
 8021de0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8021de2:	4b09      	ldr	r3, [pc, #36]	; (8021e08 <MX_I2C3_Init+0x50>)
 8021de4:	2200      	movs	r2, #0
 8021de6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8021de8:	4b07      	ldr	r3, [pc, #28]	; (8021e08 <MX_I2C3_Init+0x50>)
 8021dea:	2200      	movs	r2, #0
 8021dec:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8021dee:	4b06      	ldr	r3, [pc, #24]	; (8021e08 <MX_I2C3_Init+0x50>)
 8021df0:	2200      	movs	r2, #0
 8021df2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8021df4:	4804      	ldr	r0, [pc, #16]	; (8021e08 <MX_I2C3_Init+0x50>)
 8021df6:	f004 fae7 	bl	80263c8 <HAL_I2C_Init>
 8021dfa:	4603      	mov	r3, r0
 8021dfc:	2b00      	cmp	r3, #0
 8021dfe:	d001      	beq.n	8021e04 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8021e00:	f000 f9e2 	bl	80221c8 <Error_Handler>
  }

}
 8021e04:	bf00      	nop
 8021e06:	bd80      	pop	{r7, pc}
 8021e08:	200013d0 	.word	0x200013d0
 8021e0c:	40005c00 	.word	0x40005c00
 8021e10:	000186a0 	.word	0x000186a0

08021e14 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8021e14:	b580      	push	{r7, lr}
 8021e16:	b08a      	sub	sp, #40	; 0x28
 8021e18:	af00      	add	r7, sp, #0
 8021e1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021e1c:	f107 0314 	add.w	r3, r7, #20
 8021e20:	2200      	movs	r2, #0
 8021e22:	601a      	str	r2, [r3, #0]
 8021e24:	605a      	str	r2, [r3, #4]
 8021e26:	609a      	str	r2, [r3, #8]
 8021e28:	60da      	str	r2, [r3, #12]
 8021e2a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8021e2c:	687b      	ldr	r3, [r7, #4]
 8021e2e:	681b      	ldr	r3, [r3, #0]
 8021e30:	4a19      	ldr	r2, [pc, #100]	; (8021e98 <HAL_I2C_MspInit+0x84>)
 8021e32:	4293      	cmp	r3, r2
 8021e34:	d12c      	bne.n	8021e90 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8021e36:	2300      	movs	r3, #0
 8021e38:	613b      	str	r3, [r7, #16]
 8021e3a:	4b18      	ldr	r3, [pc, #96]	; (8021e9c <HAL_I2C_MspInit+0x88>)
 8021e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021e3e:	4a17      	ldr	r2, [pc, #92]	; (8021e9c <HAL_I2C_MspInit+0x88>)
 8021e40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8021e44:	6313      	str	r3, [r2, #48]	; 0x30
 8021e46:	4b15      	ldr	r3, [pc, #84]	; (8021e9c <HAL_I2C_MspInit+0x88>)
 8021e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021e4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8021e4e:	613b      	str	r3, [r7, #16]
 8021e50:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PH8     ------> I2C3_SDA
    PH7     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 8021e52:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8021e56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8021e58:	2312      	movs	r3, #18
 8021e5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8021e5c:	2301      	movs	r3, #1
 8021e5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021e60:	2303      	movs	r3, #3
 8021e62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8021e64:	2304      	movs	r3, #4
 8021e66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8021e68:	f107 0314 	add.w	r3, r7, #20
 8021e6c:	4619      	mov	r1, r3
 8021e6e:	480c      	ldr	r0, [pc, #48]	; (8021ea0 <HAL_I2C_MspInit+0x8c>)
 8021e70:	f002 faf4 	bl	802445c <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8021e74:	2300      	movs	r3, #0
 8021e76:	60fb      	str	r3, [r7, #12]
 8021e78:	4b08      	ldr	r3, [pc, #32]	; (8021e9c <HAL_I2C_MspInit+0x88>)
 8021e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021e7c:	4a07      	ldr	r2, [pc, #28]	; (8021e9c <HAL_I2C_MspInit+0x88>)
 8021e7e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8021e82:	6413      	str	r3, [r2, #64]	; 0x40
 8021e84:	4b05      	ldr	r3, [pc, #20]	; (8021e9c <HAL_I2C_MspInit+0x88>)
 8021e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021e88:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8021e8c:	60fb      	str	r3, [r7, #12]
 8021e8e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8021e90:	bf00      	nop
 8021e92:	3728      	adds	r7, #40	; 0x28
 8021e94:	46bd      	mov	sp, r7
 8021e96:	bd80      	pop	{r7, pc}
 8021e98:	40005c00 	.word	0x40005c00
 8021e9c:	40023800 	.word	0x40023800
 8021ea0:	40021c00 	.word	0x40021c00

08021ea4 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8021ea4:	b580      	push	{r7, lr}
 8021ea6:	af00      	add	r7, sp, #0

  hiwdg.Instance = IWDG;
 8021ea8:	4b09      	ldr	r3, [pc, #36]	; (8021ed0 <MX_IWDG_Init+0x2c>)
 8021eaa:	4a0a      	ldr	r2, [pc, #40]	; (8021ed4 <MX_IWDG_Init+0x30>)
 8021eac:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8021eae:	4b08      	ldr	r3, [pc, #32]	; (8021ed0 <MX_IWDG_Init+0x2c>)
 8021eb0:	2206      	movs	r2, #6
 8021eb2:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 8021eb4:	4b06      	ldr	r3, [pc, #24]	; (8021ed0 <MX_IWDG_Init+0x2c>)
 8021eb6:	f640 72ff 	movw	r2, #4095	; 0xfff
 8021eba:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8021ebc:	4804      	ldr	r0, [pc, #16]	; (8021ed0 <MX_IWDG_Init+0x2c>)
 8021ebe:	f004 fbbb 	bl	8026638 <HAL_IWDG_Init>
 8021ec2:	4603      	mov	r3, r0
 8021ec4:	2b00      	cmp	r3, #0
 8021ec6:	d001      	beq.n	8021ecc <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8021ec8:	f000 f97e 	bl	80221c8 <Error_Handler>
  }

}
 8021ecc:	bf00      	nop
 8021ece:	bd80      	pop	{r7, pc}
 8021ed0:	20001424 	.word	0x20001424
 8021ed4:	40003000 	.word	0x40003000

08021ed8 <Peripherials_DeInit>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Peripherials_DeInit(void) {
 8021ed8:	b580      	push	{r7, lr}
 8021eda:	af00      	add	r7, sp, #0
//	BSP_SD_DeInit();
//	FATFS_DeInit();
	MX_FATFS_DeInit();
 8021edc:	f00c fb68 	bl	802e5b0 <MX_FATFS_DeInit>
	HAL_UART_DeInit(&huart2);HAL_UART_MspDeInit(&huart2);
 8021ee0:	480c      	ldr	r0, [pc, #48]	; (8021f14 <Peripherials_DeInit+0x3c>)
 8021ee2:	f008 fdda 	bl	802aa9a <HAL_UART_DeInit>
 8021ee6:	480b      	ldr	r0, [pc, #44]	; (8021f14 <Peripherials_DeInit+0x3c>)
 8021ee8:	f001 f9f4 	bl	80232d4 <HAL_UART_MspDeInit>
	HAL_UART_DeInit(&huart3);HAL_UART_MspDeInit(&huart3);
 8021eec:	480a      	ldr	r0, [pc, #40]	; (8021f18 <Peripherials_DeInit+0x40>)
 8021eee:	f008 fdd4 	bl	802aa9a <HAL_UART_DeInit>
 8021ef2:	4809      	ldr	r0, [pc, #36]	; (8021f18 <Peripherials_DeInit+0x40>)
 8021ef4:	f001 f9ee 	bl	80232d4 <HAL_UART_MspDeInit>
	BSP_SD_DeInit();
 8021ef8:	f00c fc0c 	bl	802e714 <BSP_SD_DeInit>
	MX_USB_HOST_DeInit();
 8021efc:	f012 fb38 	bl	8034570 <MX_USB_HOST_DeInit>
	MX_GPIO_DeInit();
 8021f00:	f7ff fc84 	bl	802180c <MX_GPIO_DeInit>
	__HAL_IWDG_RELOAD_COUNTER(&hiwdg);
 8021f04:	4b05      	ldr	r3, [pc, #20]	; (8021f1c <Peripherials_DeInit+0x44>)
 8021f06:	681b      	ldr	r3, [r3, #0]
 8021f08:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8021f0c:	601a      	str	r2, [r3, #0]
}
 8021f0e:	bf00      	nop
 8021f10:	bd80      	pop	{r7, pc}
 8021f12:	bf00      	nop
 8021f14:	20001660 	.word	0x20001660
 8021f18:	20001620 	.word	0x20001620
 8021f1c:	20001424 	.word	0x20001424

08021f20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8021f20:	b580      	push	{r7, lr}
 8021f22:	b09e      	sub	sp, #120	; 0x78
 8021f24:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8021f26:	f001 fa37 	bl	8023398 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8021f2a:	f000 f8b7 	bl	802209c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8021f2e:	f7ff fb5b 	bl	80215e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8021f32:	f7fe ffef 	bl	8020f14 <MX_DMA_Init>
  MX_I2C3_Init();
 8021f36:	f7ff ff3f 	bl	8021db8 <MX_I2C3_Init>
  MX_TIM4_Init();
 8021f3a:	f001 f817 	bl	8022f6c <MX_TIM4_Init>
  MX_RTC_Init();
 8021f3e:	f000 fa0d 	bl	802235c <MX_RTC_Init>
  MX_SDIO_SD_Init();
 8021f42:	f000 fa7b 	bl	802243c <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8021f46:	f00c fb13 	bl	802e570 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8021f4a:	f011 fe29 	bl	8033ba0 <MX_USB_DEVICE_Init>
  MX_USART2_UART_Init();
 8021f4e:	f001 f8df 	bl	8023110 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8021f52:	f001 f907 	bl	8023164 <MX_USART3_UART_Init>
  MX_USB_HOST_Init();
 8021f56:	f012 fb17 	bl	8034588 <MX_USB_HOST_Init>
  MX_CRC_Init();
 8021f5a:	f7fe ffa5 	bl	8020ea8 <MX_CRC_Init>
  MX_IWDG_Init();
 8021f5e:	f7ff ffa1 	bl	8021ea4 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
	RetargetInit(&huart3);
 8021f62:	4842      	ldr	r0, [pc, #264]	; (802206c <main+0x14c>)
 8021f64:	f000 f934 	bl	80221d0 <RetargetInit>
	/////////////////////////////////////////
	HAL_Delay(1000);
 8021f68:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8021f6c:	f001 fa56 	bl	802341c <HAL_Delay>
	//////////////////////init LCD

	glcd_init(128,64);
 8021f70:	2140      	movs	r1, #64	; 0x40
 8021f72:	2080      	movs	r0, #128	; 0x80
 8021f74:	f000 fde4 	bl	8022b40 <glcd_init>
	glcd_flip_screen(XLR_YTB);
 8021f78:	2000      	movs	r0, #0
 8021f7a:	f000 fe55 	bl	8022c28 <glcd_flip_screen>
	HAL_Delay(2000);
 8021f7e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8021f82:	f001 fa4b 	bl	802341c <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	char tmpstr[100];
	uint8_t counter=0;
 8021f86:	2300      	movs	r3, #0
 8021f88:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	uint16_t Data;
	 printf("Start application.%x\n\r",sharedmem);
 8021f8c:	4b38      	ldr	r3, [pc, #224]	; (8022070 <main+0x150>)
 8021f8e:	681b      	ldr	r3, [r3, #0]
 8021f90:	4619      	mov	r1, r3
 8021f92:	4838      	ldr	r0, [pc, #224]	; (8022074 <main+0x154>)
 8021f94:	f013 fb7e 	bl	8035694 <iprintf>
	 HAL_FLASH_Unlock();
 8021f98:	f001 ffde 	bl	8023f58 <HAL_FLASH_Unlock>
	 HAL_Delay(200);
 8021f9c:	20c8      	movs	r0, #200	; 0xc8
 8021f9e:	f001 fa3d 	bl	802341c <HAL_Delay>
	 EE_Init();
 8021fa2:	f7fe ffdf 	bl	8020f64 <EE_Init>
	 HAL_Delay(200);
 8021fa6:	20c8      	movs	r0, #200	; 0xc8
 8021fa8:	f001 fa38 	bl	802341c <HAL_Delay>
	 EE_ReadVariable(VirtAddVarTab[0], &Data);
 8021fac:	4b32      	ldr	r3, [pc, #200]	; (8022078 <main+0x158>)
 8021fae:	881b      	ldrh	r3, [r3, #0]
 8021fb0:	1dba      	adds	r2, r7, #6
 8021fb2:	4611      	mov	r1, r2
 8021fb4:	4618      	mov	r0, r3
 8021fb6:	f7ff f9d7 	bl	8021368 <EE_ReadVariable>
	 HAL_FLASH_Lock();
 8021fba:	f001 ffef 	bl	8023f9c <HAL_FLASH_Lock>
	 printf("Application version:%d\n\r",Data);
 8021fbe:	88fb      	ldrh	r3, [r7, #6]
 8021fc0:	4619      	mov	r1, r3
 8021fc2:	482e      	ldr	r0, [pc, #184]	; (802207c <main+0x15c>)
 8021fc4:	f013 fb66 	bl	8035694 <iprintf>
	while (1)
  {
		HAL_IWDG_Refresh(&hiwdg);
 8021fc8:	482d      	ldr	r0, [pc, #180]	; (8022080 <main+0x160>)
 8021fca:	f004 fb6e 	bl	80266aa <HAL_IWDG_Refresh>
		printf("Start application versionb(%d):%d\n\r",Data,counter);
 8021fce:	88fb      	ldrh	r3, [r7, #6]
 8021fd0:	4619      	mov	r1, r3
 8021fd2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8021fd6:	461a      	mov	r2, r3
 8021fd8:	482a      	ldr	r0, [pc, #168]	; (8022084 <main+0x164>)
 8021fda:	f013 fb5b 	bl	8035694 <iprintf>
	 sprintf(tmpstr,"Start application%d",counter++);
 8021fde:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8021fe2:	1c5a      	adds	r2, r3, #1
 8021fe4:	f887 206f 	strb.w	r2, [r7, #111]	; 0x6f
 8021fe8:	461a      	mov	r2, r3
 8021fea:	f107 0308 	add.w	r3, r7, #8
 8021fee:	4926      	ldr	r1, [pc, #152]	; (8022088 <main+0x168>)
 8021ff0:	4618      	mov	r0, r3
 8021ff2:	f013 fc39 	bl	8035868 <siprintf>
	draw_text(tmpstr,0,0 , Tahoma8, 1,0);
 8021ff6:	f107 0008 	add.w	r0, r7, #8
 8021ffa:	2300      	movs	r3, #0
 8021ffc:	9301      	str	r3, [sp, #4]
 8021ffe:	2301      	movs	r3, #1
 8022000:	9300      	str	r3, [sp, #0]
 8022002:	4b22      	ldr	r3, [pc, #136]	; (802208c <main+0x16c>)
 8022004:	2200      	movs	r2, #0
 8022006:	2100      	movs	r1, #0
 8022008:	f7ff fca2 	bl	8021950 <draw_text>
	glcd_refresh();
 802200c:	f000 fcec 	bl	80229e8 <glcd_refresh>
//	  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
//	 	 HAL_Delay(2000);
//	 HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_4);

//	 	HAL_Delay(2000);
	if(IS_BTN_PRESSED())
 8022010:	2110      	movs	r1, #16
 8022012:	481f      	ldr	r0, [pc, #124]	; (8022090 <main+0x170>)
 8022014:	f002 fcb6 	bl	8024984 <HAL_GPIO_ReadPin>
 8022018:	4603      	mov	r3, r0
 802201a:	2b00      	cmp	r3, #0
 802201c:	d10b      	bne.n	8022036 <main+0x116>
	{
		////set shared memory
		sharedmem=2;
 802201e:	4b14      	ldr	r3, [pc, #80]	; (8022070 <main+0x150>)
 8022020:	2202      	movs	r2, #2
 8022022:	601a      	str	r2, [r3, #0]
		Peripherials_DeInit();
 8022024:	f7ff ff58 	bl	8021ed8 <Peripherials_DeInit>
		HAL_Delay(100);
 8022028:	2064      	movs	r0, #100	; 0x64
 802202a:	f001 f9f7 	bl	802341c <HAL_Delay>
		SCB->AIRCR= 0x05FA0000 | (uint32_t)0x04; //system reset
 802202e:	4b19      	ldr	r3, [pc, #100]	; (8022094 <main+0x174>)
 8022030:	4a19      	ldr	r2, [pc, #100]	; (8022098 <main+0x178>)
 8022032:	60da      	str	r2, [r3, #12]
				while(1);
 8022034:	e7fe      	b.n	8022034 <main+0x114>

	}
	if(IS_BTN_PRESSED1())
 8022036:	2108      	movs	r1, #8
 8022038:	4815      	ldr	r0, [pc, #84]	; (8022090 <main+0x170>)
 802203a:	f002 fca3 	bl	8024984 <HAL_GPIO_ReadPin>
 802203e:	4603      	mov	r3, r0
 8022040:	2b00      	cmp	r3, #0
 8022042:	d10b      	bne.n	802205c <main+0x13c>
	{
		sharedmem=4;
 8022044:	4b0a      	ldr	r3, [pc, #40]	; (8022070 <main+0x150>)
 8022046:	2204      	movs	r2, #4
 8022048:	601a      	str	r2, [r3, #0]
		Peripherials_DeInit();
 802204a:	f7ff ff45 	bl	8021ed8 <Peripherials_DeInit>
		HAL_Delay(100);
 802204e:	2064      	movs	r0, #100	; 0x64
 8022050:	f001 f9e4 	bl	802341c <HAL_Delay>
		SCB->AIRCR= 0x05FA0000 | (uint32_t)0x04; //system reset
 8022054:	4b0f      	ldr	r3, [pc, #60]	; (8022094 <main+0x174>)
 8022056:	4a10      	ldr	r2, [pc, #64]	; (8022098 <main+0x178>)
 8022058:	60da      	str	r2, [r3, #12]
				while(1);
 802205a:	e7fe      	b.n	802205a <main+0x13a>
	}
	HAL_Delay(500);
 802205c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8022060:	f001 f9dc 	bl	802341c <HAL_Delay>
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8022064:	f012 fab6 	bl	80345d4 <MX_USB_HOST_Process>
		HAL_IWDG_Refresh(&hiwdg);
 8022068:	e7ae      	b.n	8021fc8 <main+0xa8>
 802206a:	bf00      	nop
 802206c:	20001620 	.word	0x20001620
 8022070:	10000000 	.word	0x10000000
 8022074:	08037830 	.word	0x08037830
 8022078:	20000390 	.word	0x20000390
 802207c:	08037848 	.word	0x08037848
 8022080:	20001424 	.word	0x20001424
 8022084:	08037864 	.word	0x08037864
 8022088:	08037888 	.word	0x08037888
 802208c:	08037ed8 	.word	0x08037ed8
 8022090:	40020400 	.word	0x40020400
 8022094:	e000ed00 	.word	0xe000ed00
 8022098:	05fa0004 	.word	0x05fa0004

0802209c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 802209c:	b580      	push	{r7, lr}
 802209e:	b098      	sub	sp, #96	; 0x60
 80220a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80220a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80220a6:	2230      	movs	r2, #48	; 0x30
 80220a8:	2100      	movs	r1, #0
 80220aa:	4618      	mov	r0, r3
 80220ac:	f012 fde5 	bl	8034c7a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80220b0:	f107 031c 	add.w	r3, r7, #28
 80220b4:	2200      	movs	r2, #0
 80220b6:	601a      	str	r2, [r3, #0]
 80220b8:	605a      	str	r2, [r3, #4]
 80220ba:	609a      	str	r2, [r3, #8]
 80220bc:	60da      	str	r2, [r3, #12]
 80220be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80220c0:	f107 030c 	add.w	r3, r7, #12
 80220c4:	2200      	movs	r2, #0
 80220c6:	601a      	str	r2, [r3, #0]
 80220c8:	605a      	str	r2, [r3, #4]
 80220ca:	609a      	str	r2, [r3, #8]
 80220cc:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80220ce:	2300      	movs	r3, #0
 80220d0:	60bb      	str	r3, [r7, #8]
 80220d2:	4b32      	ldr	r3, [pc, #200]	; (802219c <SystemClock_Config+0x100>)
 80220d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80220d6:	4a31      	ldr	r2, [pc, #196]	; (802219c <SystemClock_Config+0x100>)
 80220d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80220dc:	6413      	str	r3, [r2, #64]	; 0x40
 80220de:	4b2f      	ldr	r3, [pc, #188]	; (802219c <SystemClock_Config+0x100>)
 80220e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80220e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80220e6:	60bb      	str	r3, [r7, #8]
 80220e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80220ea:	2300      	movs	r3, #0
 80220ec:	607b      	str	r3, [r7, #4]
 80220ee:	4b2c      	ldr	r3, [pc, #176]	; (80221a0 <SystemClock_Config+0x104>)
 80220f0:	681b      	ldr	r3, [r3, #0]
 80220f2:	4a2b      	ldr	r2, [pc, #172]	; (80221a0 <SystemClock_Config+0x104>)
 80220f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80220f8:	6013      	str	r3, [r2, #0]
 80220fa:	4b29      	ldr	r3, [pc, #164]	; (80221a0 <SystemClock_Config+0x104>)
 80220fc:	681b      	ldr	r3, [r3, #0]
 80220fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8022102:	607b      	str	r3, [r7, #4]
 8022104:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
 8022106:	230d      	movs	r3, #13
 8022108:	633b      	str	r3, [r7, #48]	; 0x30
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 802210a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802210e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8022110:	2301      	movs	r3, #1
 8022112:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8022114:	2301      	movs	r3, #1
 8022116:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8022118:	2302      	movs	r3, #2
 802211a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 802211c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8022120:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8022122:	2319      	movs	r3, #25
 8022124:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8022126:	f44f 73a8 	mov.w	r3, #336	; 0x150
 802212a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 802212c:	2302      	movs	r3, #2
 802212e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8022130:	2307      	movs	r3, #7
 8022132:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8022134:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8022138:	4618      	mov	r0, r3
 802213a:	f005 fc49 	bl	80279d0 <HAL_RCC_OscConfig>
 802213e:	4603      	mov	r3, r0
 8022140:	2b00      	cmp	r3, #0
 8022142:	d001      	beq.n	8022148 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8022144:	f000 f840 	bl	80221c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8022148:	230f      	movs	r3, #15
 802214a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 802214c:	2302      	movs	r3, #2
 802214e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8022150:	2300      	movs	r3, #0
 8022152:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8022154:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8022158:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 802215a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 802215e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8022160:	f107 031c 	add.w	r3, r7, #28
 8022164:	2105      	movs	r1, #5
 8022166:	4618      	mov	r0, r3
 8022168:	f005 fea2 	bl	8027eb0 <HAL_RCC_ClockConfig>
 802216c:	4603      	mov	r3, r0
 802216e:	2b00      	cmp	r3, #0
 8022170:	d001      	beq.n	8022176 <SystemClock_Config+0xda>
  {
    Error_Handler();
 8022172:	f000 f829 	bl	80221c8 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8022176:	2302      	movs	r3, #2
 8022178:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 802217a:	f44f 7380 	mov.w	r3, #256	; 0x100
 802217e:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8022180:	f107 030c 	add.w	r3, r7, #12
 8022184:	4618      	mov	r0, r3
 8022186:	f006 f891 	bl	80282ac <HAL_RCCEx_PeriphCLKConfig>
 802218a:	4603      	mov	r3, r0
 802218c:	2b00      	cmp	r3, #0
 802218e:	d001      	beq.n	8022194 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 8022190:	f000 f81a 	bl	80221c8 <Error_Handler>
  }
}
 8022194:	bf00      	nop
 8022196:	3760      	adds	r7, #96	; 0x60
 8022198:	46bd      	mov	sp, r7
 802219a:	bd80      	pop	{r7, pc}
 802219c:	40023800 	.word	0x40023800
 80221a0:	40007000 	.word	0x40007000

080221a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80221a4:	b580      	push	{r7, lr}
 80221a6:	b082      	sub	sp, #8
 80221a8:	af00      	add	r7, sp, #0
 80221aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80221ac:	687b      	ldr	r3, [r7, #4]
 80221ae:	681b      	ldr	r3, [r3, #0]
 80221b0:	4a04      	ldr	r2, [pc, #16]	; (80221c4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80221b2:	4293      	cmp	r3, r2
 80221b4:	d101      	bne.n	80221ba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80221b6:	f001 f911 	bl	80233dc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80221ba:	bf00      	nop
 80221bc:	3708      	adds	r7, #8
 80221be:	46bd      	mov	sp, r7
 80221c0:	bd80      	pop	{r7, pc}
 80221c2:	bf00      	nop
 80221c4:	40010000 	.word	0x40010000

080221c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80221c8:	b480      	push	{r7}
 80221ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80221cc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80221ce:	e7fe      	b.n	80221ce <Error_Handler+0x6>

080221d0 <RetargetInit>:
#define STDIN_FILENO 0
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;
void RetargetInit(UART_HandleTypeDef *huart) {
 80221d0:	b580      	push	{r7, lr}
 80221d2:	b082      	sub	sp, #8
 80221d4:	af00      	add	r7, sp, #0
 80221d6:	6078      	str	r0, [r7, #4]
	gHuart = huart;
 80221d8:	4a07      	ldr	r2, [pc, #28]	; (80221f8 <RetargetInit+0x28>)
 80221da:	687b      	ldr	r3, [r7, #4]
 80221dc:	6013      	str	r3, [r2, #0]
	/* Disable I/O buffering for STDOUT stream, so that
	 * chars are sent out as soon as they are printed. */
	setvbuf(stdout, NULL, _IONBF, 0);
 80221de:	4b07      	ldr	r3, [pc, #28]	; (80221fc <RetargetInit+0x2c>)
 80221e0:	681b      	ldr	r3, [r3, #0]
 80221e2:	6898      	ldr	r0, [r3, #8]
 80221e4:	2300      	movs	r3, #0
 80221e6:	2202      	movs	r2, #2
 80221e8:	2100      	movs	r1, #0
 80221ea:	f013 fa8f 	bl	803570c <setvbuf>
}
 80221ee:	bf00      	nop
 80221f0:	3708      	adds	r7, #8
 80221f2:	46bd      	mov	sp, r7
 80221f4:	bd80      	pop	{r7, pc}
 80221f6:	bf00      	nop
 80221f8:	20001430 	.word	0x20001430
 80221fc:	200001a0 	.word	0x200001a0

08022200 <_isatty>:

int _isatty(int fd) {
 8022200:	b580      	push	{r7, lr}
 8022202:	b082      	sub	sp, #8
 8022204:	af00      	add	r7, sp, #0
 8022206:	6078      	str	r0, [r7, #4]
	if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8022208:	687b      	ldr	r3, [r7, #4]
 802220a:	2b00      	cmp	r3, #0
 802220c:	db04      	blt.n	8022218 <_isatty+0x18>
 802220e:	687b      	ldr	r3, [r7, #4]
 8022210:	2b02      	cmp	r3, #2
 8022212:	dc01      	bgt.n	8022218 <_isatty+0x18>
		return 1;
 8022214:	2301      	movs	r3, #1
 8022216:	e005      	b.n	8022224 <_isatty+0x24>

	errno = EBADF;
 8022218:	f012 fcea 	bl	8034bf0 <__errno>
 802221c:	4602      	mov	r2, r0
 802221e:	2309      	movs	r3, #9
 8022220:	6013      	str	r3, [r2, #0]
	return 0;
 8022222:	2300      	movs	r3, #0
}
 8022224:	4618      	mov	r0, r3
 8022226:	3708      	adds	r7, #8
 8022228:	46bd      	mov	sp, r7
 802222a:	bd80      	pop	{r7, pc}

0802222c <_write>:

int _write(int fd, char *ptr, int len) {
 802222c:	b580      	push	{r7, lr}
 802222e:	b086      	sub	sp, #24
 8022230:	af00      	add	r7, sp, #0
 8022232:	60f8      	str	r0, [r7, #12]
 8022234:	60b9      	str	r1, [r7, #8]
 8022236:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;

	if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8022238:	68fb      	ldr	r3, [r7, #12]
 802223a:	2b01      	cmp	r3, #1
 802223c:	d002      	beq.n	8022244 <_write+0x18>
 802223e:	68fb      	ldr	r3, [r7, #12]
 8022240:	2b02      	cmp	r3, #2
 8022242:	d111      	bne.n	8022268 <_write+0x3c>
		hstatus = HAL_UART_Transmit(gHuart, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8022244:	4b0e      	ldr	r3, [pc, #56]	; (8022280 <_write+0x54>)
 8022246:	6818      	ldr	r0, [r3, #0]
 8022248:	687b      	ldr	r3, [r7, #4]
 802224a:	b29a      	uxth	r2, r3
 802224c:	f04f 33ff 	mov.w	r3, #4294967295
 8022250:	68b9      	ldr	r1, [r7, #8]
 8022252:	f008 fc4e 	bl	802aaf2 <HAL_UART_Transmit>
 8022256:	4603      	mov	r3, r0
 8022258:	75fb      	strb	r3, [r7, #23]
		if (hstatus == HAL_OK)
 802225a:	7dfb      	ldrb	r3, [r7, #23]
 802225c:	2b00      	cmp	r3, #0
 802225e:	d101      	bne.n	8022264 <_write+0x38>
			return len;
 8022260:	687b      	ldr	r3, [r7, #4]
 8022262:	e008      	b.n	8022276 <_write+0x4a>
		else
			return EIO;
 8022264:	2305      	movs	r3, #5
 8022266:	e006      	b.n	8022276 <_write+0x4a>
	}
	errno = EBADF;
 8022268:	f012 fcc2 	bl	8034bf0 <__errno>
 802226c:	4602      	mov	r2, r0
 802226e:	2309      	movs	r3, #9
 8022270:	6013      	str	r3, [r2, #0]
	return -1;
 8022272:	f04f 33ff 	mov.w	r3, #4294967295
}
 8022276:	4618      	mov	r0, r3
 8022278:	3718      	adds	r7, #24
 802227a:	46bd      	mov	sp, r7
 802227c:	bd80      	pop	{r7, pc}
 802227e:	bf00      	nop
 8022280:	20001430 	.word	0x20001430

08022284 <_close>:

int _close(int fd) {
 8022284:	b580      	push	{r7, lr}
 8022286:	b082      	sub	sp, #8
 8022288:	af00      	add	r7, sp, #0
 802228a:	6078      	str	r0, [r7, #4]
	if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 802228c:	687b      	ldr	r3, [r7, #4]
 802228e:	2b00      	cmp	r3, #0
 8022290:	db04      	blt.n	802229c <_close+0x18>
 8022292:	687b      	ldr	r3, [r7, #4]
 8022294:	2b02      	cmp	r3, #2
 8022296:	dc01      	bgt.n	802229c <_close+0x18>
		return 0;
 8022298:	2300      	movs	r3, #0
 802229a:	e006      	b.n	80222aa <_close+0x26>

	errno = EBADF;
 802229c:	f012 fca8 	bl	8034bf0 <__errno>
 80222a0:	4602      	mov	r2, r0
 80222a2:	2309      	movs	r3, #9
 80222a4:	6013      	str	r3, [r2, #0]
	return -1;
 80222a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80222aa:	4618      	mov	r0, r3
 80222ac:	3708      	adds	r7, #8
 80222ae:	46bd      	mov	sp, r7
 80222b0:	bd80      	pop	{r7, pc}

080222b2 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 80222b2:	b580      	push	{r7, lr}
 80222b4:	b084      	sub	sp, #16
 80222b6:	af00      	add	r7, sp, #0
 80222b8:	60f8      	str	r0, [r7, #12]
 80222ba:	60b9      	str	r1, [r7, #8]
 80222bc:	607a      	str	r2, [r7, #4]
	(void) fd;
	(void) ptr;
	(void) dir;

	errno = EBADF;
 80222be:	f012 fc97 	bl	8034bf0 <__errno>
 80222c2:	4602      	mov	r2, r0
 80222c4:	2309      	movs	r3, #9
 80222c6:	6013      	str	r3, [r2, #0]
	return -1;
 80222c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80222cc:	4618      	mov	r0, r3
 80222ce:	3710      	adds	r7, #16
 80222d0:	46bd      	mov	sp, r7
 80222d2:	bd80      	pop	{r7, pc}

080222d4 <_read>:

int _read(int fd, char *ptr, int len) {
 80222d4:	b580      	push	{r7, lr}
 80222d6:	b086      	sub	sp, #24
 80222d8:	af00      	add	r7, sp, #0
 80222da:	60f8      	str	r0, [r7, #12]
 80222dc:	60b9      	str	r1, [r7, #8]
 80222de:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;

	if (fd == STDIN_FILENO) {
 80222e0:	68fb      	ldr	r3, [r7, #12]
 80222e2:	2b00      	cmp	r3, #0
 80222e4:	d110      	bne.n	8022308 <_read+0x34>
		hstatus = HAL_UART_Receive(gHuart, (uint8_t*) ptr, 1, HAL_MAX_DELAY);
 80222e6:	4b0e      	ldr	r3, [pc, #56]	; (8022320 <_read+0x4c>)
 80222e8:	6818      	ldr	r0, [r3, #0]
 80222ea:	f04f 33ff 	mov.w	r3, #4294967295
 80222ee:	2201      	movs	r2, #1
 80222f0:	68b9      	ldr	r1, [r7, #8]
 80222f2:	f008 fc97 	bl	802ac24 <HAL_UART_Receive>
 80222f6:	4603      	mov	r3, r0
 80222f8:	75fb      	strb	r3, [r7, #23]
		if (hstatus == HAL_OK)
 80222fa:	7dfb      	ldrb	r3, [r7, #23]
 80222fc:	2b00      	cmp	r3, #0
 80222fe:	d101      	bne.n	8022304 <_read+0x30>
			return 1;
 8022300:	2301      	movs	r3, #1
 8022302:	e008      	b.n	8022316 <_read+0x42>
		else
			return EIO;
 8022304:	2305      	movs	r3, #5
 8022306:	e006      	b.n	8022316 <_read+0x42>
	}
	errno = EBADF;
 8022308:	f012 fc72 	bl	8034bf0 <__errno>
 802230c:	4602      	mov	r2, r0
 802230e:	2309      	movs	r3, #9
 8022310:	6013      	str	r3, [r2, #0]
	return -1;
 8022312:	f04f 33ff 	mov.w	r3, #4294967295
}
 8022316:	4618      	mov	r0, r3
 8022318:	3718      	adds	r7, #24
 802231a:	46bd      	mov	sp, r7
 802231c:	bd80      	pop	{r7, pc}
 802231e:	bf00      	nop
 8022320:	20001430 	.word	0x20001430

08022324 <_fstat>:

int _fstat(int fd, struct stat *st) {
 8022324:	b580      	push	{r7, lr}
 8022326:	b082      	sub	sp, #8
 8022328:	af00      	add	r7, sp, #0
 802232a:	6078      	str	r0, [r7, #4]
 802232c:	6039      	str	r1, [r7, #0]
	if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 802232e:	687b      	ldr	r3, [r7, #4]
 8022330:	2b00      	cmp	r3, #0
 8022332:	db08      	blt.n	8022346 <_fstat+0x22>
 8022334:	687b      	ldr	r3, [r7, #4]
 8022336:	2b02      	cmp	r3, #2
 8022338:	dc05      	bgt.n	8022346 <_fstat+0x22>
		st->st_mode = S_IFCHR;
 802233a:	683b      	ldr	r3, [r7, #0]
 802233c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8022340:	605a      	str	r2, [r3, #4]
		return 0;
 8022342:	2300      	movs	r3, #0
 8022344:	e005      	b.n	8022352 <_fstat+0x2e>
	}

	errno = EBADF;
 8022346:	f012 fc53 	bl	8034bf0 <__errno>
 802234a:	4602      	mov	r2, r0
 802234c:	2309      	movs	r3, #9
 802234e:	6013      	str	r3, [r2, #0]
	return 0;
 8022350:	2300      	movs	r3, #0
}
 8022352:	4618      	mov	r0, r3
 8022354:	3708      	adds	r7, #8
 8022356:	46bd      	mov	sp, r7
 8022358:	bd80      	pop	{r7, pc}
	...

0802235c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 802235c:	b580      	push	{r7, lr}
 802235e:	b086      	sub	sp, #24
 8022360:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 8022362:	1d3b      	adds	r3, r7, #4
 8022364:	2200      	movs	r2, #0
 8022366:	601a      	str	r2, [r3, #0]
 8022368:	605a      	str	r2, [r3, #4]
 802236a:	609a      	str	r2, [r3, #8]
 802236c:	60da      	str	r2, [r3, #12]
 802236e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8022370:	2300      	movs	r3, #0
 8022372:	603b      	str	r3, [r7, #0]

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8022374:	4b24      	ldr	r3, [pc, #144]	; (8022408 <MX_RTC_Init+0xac>)
 8022376:	4a25      	ldr	r2, [pc, #148]	; (802240c <MX_RTC_Init+0xb0>)
 8022378:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 802237a:	4b23      	ldr	r3, [pc, #140]	; (8022408 <MX_RTC_Init+0xac>)
 802237c:	2200      	movs	r2, #0
 802237e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8022380:	4b21      	ldr	r3, [pc, #132]	; (8022408 <MX_RTC_Init+0xac>)
 8022382:	227f      	movs	r2, #127	; 0x7f
 8022384:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8022386:	4b20      	ldr	r3, [pc, #128]	; (8022408 <MX_RTC_Init+0xac>)
 8022388:	22ff      	movs	r2, #255	; 0xff
 802238a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 802238c:	4b1e      	ldr	r3, [pc, #120]	; (8022408 <MX_RTC_Init+0xac>)
 802238e:	2200      	movs	r2, #0
 8022390:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8022392:	4b1d      	ldr	r3, [pc, #116]	; (8022408 <MX_RTC_Init+0xac>)
 8022394:	2200      	movs	r2, #0
 8022396:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8022398:	4b1b      	ldr	r3, [pc, #108]	; (8022408 <MX_RTC_Init+0xac>)
 802239a:	2200      	movs	r2, #0
 802239c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 802239e:	481a      	ldr	r0, [pc, #104]	; (8022408 <MX_RTC_Init+0xac>)
 80223a0:	f006 f866 	bl	8028470 <HAL_RTC_Init>
 80223a4:	4603      	mov	r3, r0
 80223a6:	2b00      	cmp	r3, #0
 80223a8:	d001      	beq.n	80223ae <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80223aa:	f7ff ff0d 	bl	80221c8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 80223ae:	2300      	movs	r3, #0
 80223b0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 80223b2:	2300      	movs	r3, #0
 80223b4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 80223b6:	2300      	movs	r3, #0
 80223b8:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80223ba:	2300      	movs	r3, #0
 80223bc:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80223be:	2300      	movs	r3, #0
 80223c0:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80223c2:	1d3b      	adds	r3, r7, #4
 80223c4:	2200      	movs	r2, #0
 80223c6:	4619      	mov	r1, r3
 80223c8:	480f      	ldr	r0, [pc, #60]	; (8022408 <MX_RTC_Init+0xac>)
 80223ca:	f006 f8e2 	bl	8028592 <HAL_RTC_SetTime>
 80223ce:	4603      	mov	r3, r0
 80223d0:	2b00      	cmp	r3, #0
 80223d2:	d001      	beq.n	80223d8 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80223d4:	f7ff fef8 	bl	80221c8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SUNDAY;
 80223d8:	2307      	movs	r3, #7
 80223da:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_AUGUST;
 80223dc:	2308      	movs	r3, #8
 80223de:	707b      	strb	r3, [r7, #1]
  sDate.Date = 2;
 80223e0:	2302      	movs	r3, #2
 80223e2:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 20;
 80223e4:	2314      	movs	r3, #20
 80223e6:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80223e8:	463b      	mov	r3, r7
 80223ea:	2200      	movs	r2, #0
 80223ec:	4619      	mov	r1, r3
 80223ee:	4806      	ldr	r0, [pc, #24]	; (8022408 <MX_RTC_Init+0xac>)
 80223f0:	f006 f98c 	bl	802870c <HAL_RTC_SetDate>
 80223f4:	4603      	mov	r3, r0
 80223f6:	2b00      	cmp	r3, #0
 80223f8:	d001      	beq.n	80223fe <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80223fa:	f7ff fee5 	bl	80221c8 <Error_Handler>
  }

}
 80223fe:	bf00      	nop
 8022400:	3718      	adds	r7, #24
 8022402:	46bd      	mov	sp, r7
 8022404:	bd80      	pop	{r7, pc}
 8022406:	bf00      	nop
 8022408:	20001434 	.word	0x20001434
 802240c:	40002800 	.word	0x40002800

08022410 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8022410:	b480      	push	{r7}
 8022412:	b083      	sub	sp, #12
 8022414:	af00      	add	r7, sp, #0
 8022416:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8022418:	687b      	ldr	r3, [r7, #4]
 802241a:	681b      	ldr	r3, [r3, #0]
 802241c:	4a05      	ldr	r2, [pc, #20]	; (8022434 <HAL_RTC_MspInit+0x24>)
 802241e:	4293      	cmp	r3, r2
 8022420:	d102      	bne.n	8022428 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8022422:	4b05      	ldr	r3, [pc, #20]	; (8022438 <HAL_RTC_MspInit+0x28>)
 8022424:	2201      	movs	r2, #1
 8022426:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8022428:	bf00      	nop
 802242a:	370c      	adds	r7, #12
 802242c:	46bd      	mov	sp, r7
 802242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022432:	4770      	bx	lr
 8022434:	40002800 	.word	0x40002800
 8022438:	42470e3c 	.word	0x42470e3c

0802243c <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_tx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 802243c:	b480      	push	{r7}
 802243e:	af00      	add	r7, sp, #0

  hsd.Instance = SDIO;
 8022440:	4b0c      	ldr	r3, [pc, #48]	; (8022474 <MX_SDIO_SD_Init+0x38>)
 8022442:	4a0d      	ldr	r2, [pc, #52]	; (8022478 <MX_SDIO_SD_Init+0x3c>)
 8022444:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8022446:	4b0b      	ldr	r3, [pc, #44]	; (8022474 <MX_SDIO_SD_Init+0x38>)
 8022448:	2200      	movs	r2, #0
 802244a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 802244c:	4b09      	ldr	r3, [pc, #36]	; (8022474 <MX_SDIO_SD_Init+0x38>)
 802244e:	2200      	movs	r2, #0
 8022450:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8022452:	4b08      	ldr	r3, [pc, #32]	; (8022474 <MX_SDIO_SD_Init+0x38>)
 8022454:	2200      	movs	r2, #0
 8022456:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8022458:	4b06      	ldr	r3, [pc, #24]	; (8022474 <MX_SDIO_SD_Init+0x38>)
 802245a:	2200      	movs	r2, #0
 802245c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 802245e:	4b05      	ldr	r3, [pc, #20]	; (8022474 <MX_SDIO_SD_Init+0x38>)
 8022460:	2200      	movs	r2, #0
 8022462:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 3;
 8022464:	4b03      	ldr	r3, [pc, #12]	; (8022474 <MX_SDIO_SD_Init+0x38>)
 8022466:	2203      	movs	r2, #3
 8022468:	619a      	str	r2, [r3, #24]

}
 802246a:	bf00      	nop
 802246c:	46bd      	mov	sp, r7
 802246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022472:	4770      	bx	lr
 8022474:	20001514 	.word	0x20001514
 8022478:	40012c00 	.word	0x40012c00

0802247c <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 802247c:	b580      	push	{r7, lr}
 802247e:	b08a      	sub	sp, #40	; 0x28
 8022480:	af00      	add	r7, sp, #0
 8022482:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8022484:	f107 0314 	add.w	r3, r7, #20
 8022488:	2200      	movs	r2, #0
 802248a:	601a      	str	r2, [r3, #0]
 802248c:	605a      	str	r2, [r3, #4]
 802248e:	609a      	str	r2, [r3, #8]
 8022490:	60da      	str	r2, [r3, #12]
 8022492:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8022494:	687b      	ldr	r3, [r7, #4]
 8022496:	681b      	ldr	r3, [r3, #0]
 8022498:	4a68      	ldr	r2, [pc, #416]	; (802263c <HAL_SD_MspInit+0x1c0>)
 802249a:	4293      	cmp	r3, r2
 802249c:	f040 80c9 	bne.w	8022632 <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80224a0:	2300      	movs	r3, #0
 80224a2:	613b      	str	r3, [r7, #16]
 80224a4:	4b66      	ldr	r3, [pc, #408]	; (8022640 <HAL_SD_MspInit+0x1c4>)
 80224a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80224a8:	4a65      	ldr	r2, [pc, #404]	; (8022640 <HAL_SD_MspInit+0x1c4>)
 80224aa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80224ae:	6453      	str	r3, [r2, #68]	; 0x44
 80224b0:	4b63      	ldr	r3, [pc, #396]	; (8022640 <HAL_SD_MspInit+0x1c4>)
 80224b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80224b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80224b8:	613b      	str	r3, [r7, #16]
 80224ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80224bc:	2300      	movs	r3, #0
 80224be:	60fb      	str	r3, [r7, #12]
 80224c0:	4b5f      	ldr	r3, [pc, #380]	; (8022640 <HAL_SD_MspInit+0x1c4>)
 80224c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80224c4:	4a5e      	ldr	r2, [pc, #376]	; (8022640 <HAL_SD_MspInit+0x1c4>)
 80224c6:	f043 0304 	orr.w	r3, r3, #4
 80224ca:	6313      	str	r3, [r2, #48]	; 0x30
 80224cc:	4b5c      	ldr	r3, [pc, #368]	; (8022640 <HAL_SD_MspInit+0x1c4>)
 80224ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80224d0:	f003 0304 	and.w	r3, r3, #4
 80224d4:	60fb      	str	r3, [r7, #12]
 80224d6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80224d8:	2300      	movs	r3, #0
 80224da:	60bb      	str	r3, [r7, #8]
 80224dc:	4b58      	ldr	r3, [pc, #352]	; (8022640 <HAL_SD_MspInit+0x1c4>)
 80224de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80224e0:	4a57      	ldr	r2, [pc, #348]	; (8022640 <HAL_SD_MspInit+0x1c4>)
 80224e2:	f043 0308 	orr.w	r3, r3, #8
 80224e6:	6313      	str	r3, [r2, #48]	; 0x30
 80224e8:	4b55      	ldr	r3, [pc, #340]	; (8022640 <HAL_SD_MspInit+0x1c4>)
 80224ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80224ec:	f003 0308 	and.w	r3, r3, #8
 80224f0:	60bb      	str	r3, [r7, #8]
 80224f2:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    PC8     ------> SDIO_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_8;
 80224f4:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 80224f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80224fa:	2302      	movs	r3, #2
 80224fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80224fe:	2300      	movs	r3, #0
 8022500:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8022502:	2303      	movs	r3, #3
 8022504:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8022506:	230c      	movs	r3, #12
 8022508:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802250a:	f107 0314 	add.w	r3, r7, #20
 802250e:	4619      	mov	r1, r3
 8022510:	484c      	ldr	r0, [pc, #304]	; (8022644 <HAL_SD_MspInit+0x1c8>)
 8022512:	f001 ffa3 	bl	802445c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8022516:	2304      	movs	r3, #4
 8022518:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802251a:	2302      	movs	r3, #2
 802251c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802251e:	2300      	movs	r3, #0
 8022520:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8022522:	2303      	movs	r3, #3
 8022524:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8022526:	230c      	movs	r3, #12
 8022528:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 802252a:	f107 0314 	add.w	r3, r7, #20
 802252e:	4619      	mov	r1, r3
 8022530:	4845      	ldr	r0, [pc, #276]	; (8022648 <HAL_SD_MspInit+0x1cc>)
 8022532:	f001 ff93 	bl	802445c <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8022536:	4b45      	ldr	r3, [pc, #276]	; (802264c <HAL_SD_MspInit+0x1d0>)
 8022538:	4a45      	ldr	r2, [pc, #276]	; (8022650 <HAL_SD_MspInit+0x1d4>)
 802253a:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 802253c:	4b43      	ldr	r3, [pc, #268]	; (802264c <HAL_SD_MspInit+0x1d0>)
 802253e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8022542:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8022544:	4b41      	ldr	r3, [pc, #260]	; (802264c <HAL_SD_MspInit+0x1d0>)
 8022546:	2200      	movs	r2, #0
 8022548:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 802254a:	4b40      	ldr	r3, [pc, #256]	; (802264c <HAL_SD_MspInit+0x1d0>)
 802254c:	2200      	movs	r2, #0
 802254e:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8022550:	4b3e      	ldr	r3, [pc, #248]	; (802264c <HAL_SD_MspInit+0x1d0>)
 8022552:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8022556:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8022558:	4b3c      	ldr	r3, [pc, #240]	; (802264c <HAL_SD_MspInit+0x1d0>)
 802255a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 802255e:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8022560:	4b3a      	ldr	r3, [pc, #232]	; (802264c <HAL_SD_MspInit+0x1d0>)
 8022562:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8022566:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8022568:	4b38      	ldr	r3, [pc, #224]	; (802264c <HAL_SD_MspInit+0x1d0>)
 802256a:	2220      	movs	r2, #32
 802256c:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 802256e:	4b37      	ldr	r3, [pc, #220]	; (802264c <HAL_SD_MspInit+0x1d0>)
 8022570:	2200      	movs	r2, #0
 8022572:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8022574:	4b35      	ldr	r3, [pc, #212]	; (802264c <HAL_SD_MspInit+0x1d0>)
 8022576:	2204      	movs	r2, #4
 8022578:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 802257a:	4b34      	ldr	r3, [pc, #208]	; (802264c <HAL_SD_MspInit+0x1d0>)
 802257c:	2203      	movs	r2, #3
 802257e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8022580:	4b32      	ldr	r3, [pc, #200]	; (802264c <HAL_SD_MspInit+0x1d0>)
 8022582:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8022586:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8022588:	4b30      	ldr	r3, [pc, #192]	; (802264c <HAL_SD_MspInit+0x1d0>)
 802258a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 802258e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8022590:	482e      	ldr	r0, [pc, #184]	; (802264c <HAL_SD_MspInit+0x1d0>)
 8022592:	f001 f893 	bl	80236bc <HAL_DMA_Init>
 8022596:	4603      	mov	r3, r0
 8022598:	2b00      	cmp	r3, #0
 802259a:	d001      	beq.n	80225a0 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 802259c:	f7ff fe14 	bl	80221c8 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 80225a0:	687b      	ldr	r3, [r7, #4]
 80225a2:	4a2a      	ldr	r2, [pc, #168]	; (802264c <HAL_SD_MspInit+0x1d0>)
 80225a4:	641a      	str	r2, [r3, #64]	; 0x40
 80225a6:	4a29      	ldr	r2, [pc, #164]	; (802264c <HAL_SD_MspInit+0x1d0>)
 80225a8:	687b      	ldr	r3, [r7, #4]
 80225aa:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80225ac:	4b29      	ldr	r3, [pc, #164]	; (8022654 <HAL_SD_MspInit+0x1d8>)
 80225ae:	4a2a      	ldr	r2, [pc, #168]	; (8022658 <HAL_SD_MspInit+0x1dc>)
 80225b0:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80225b2:	4b28      	ldr	r3, [pc, #160]	; (8022654 <HAL_SD_MspInit+0x1d8>)
 80225b4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80225b8:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80225ba:	4b26      	ldr	r3, [pc, #152]	; (8022654 <HAL_SD_MspInit+0x1d8>)
 80225bc:	2240      	movs	r2, #64	; 0x40
 80225be:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80225c0:	4b24      	ldr	r3, [pc, #144]	; (8022654 <HAL_SD_MspInit+0x1d8>)
 80225c2:	2200      	movs	r2, #0
 80225c4:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80225c6:	4b23      	ldr	r3, [pc, #140]	; (8022654 <HAL_SD_MspInit+0x1d8>)
 80225c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80225cc:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80225ce:	4b21      	ldr	r3, [pc, #132]	; (8022654 <HAL_SD_MspInit+0x1d8>)
 80225d0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80225d4:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80225d6:	4b1f      	ldr	r3, [pc, #124]	; (8022654 <HAL_SD_MspInit+0x1d8>)
 80225d8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80225dc:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80225de:	4b1d      	ldr	r3, [pc, #116]	; (8022654 <HAL_SD_MspInit+0x1d8>)
 80225e0:	2220      	movs	r2, #32
 80225e2:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80225e4:	4b1b      	ldr	r3, [pc, #108]	; (8022654 <HAL_SD_MspInit+0x1d8>)
 80225e6:	2200      	movs	r2, #0
 80225e8:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80225ea:	4b1a      	ldr	r3, [pc, #104]	; (8022654 <HAL_SD_MspInit+0x1d8>)
 80225ec:	2204      	movs	r2, #4
 80225ee:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80225f0:	4b18      	ldr	r3, [pc, #96]	; (8022654 <HAL_SD_MspInit+0x1d8>)
 80225f2:	2203      	movs	r2, #3
 80225f4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80225f6:	4b17      	ldr	r3, [pc, #92]	; (8022654 <HAL_SD_MspInit+0x1d8>)
 80225f8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80225fc:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80225fe:	4b15      	ldr	r3, [pc, #84]	; (8022654 <HAL_SD_MspInit+0x1d8>)
 8022600:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8022604:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8022606:	4813      	ldr	r0, [pc, #76]	; (8022654 <HAL_SD_MspInit+0x1d8>)
 8022608:	f001 f858 	bl	80236bc <HAL_DMA_Init>
 802260c:	4603      	mov	r3, r0
 802260e:	2b00      	cmp	r3, #0
 8022610:	d001      	beq.n	8022616 <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 8022612:	f7ff fdd9 	bl	80221c8 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8022616:	687b      	ldr	r3, [r7, #4]
 8022618:	4a0e      	ldr	r2, [pc, #56]	; (8022654 <HAL_SD_MspInit+0x1d8>)
 802261a:	63da      	str	r2, [r3, #60]	; 0x3c
 802261c:	4a0d      	ldr	r2, [pc, #52]	; (8022654 <HAL_SD_MspInit+0x1d8>)
 802261e:	687b      	ldr	r3, [r7, #4]
 8022620:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8022622:	2200      	movs	r2, #0
 8022624:	2100      	movs	r1, #0
 8022626:	2031      	movs	r0, #49	; 0x31
 8022628:	f000 fff4 	bl	8023614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 802262c:	2031      	movs	r0, #49	; 0x31
 802262e:	f001 f80d 	bl	802364c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8022632:	bf00      	nop
 8022634:	3728      	adds	r7, #40	; 0x28
 8022636:	46bd      	mov	sp, r7
 8022638:	bd80      	pop	{r7, pc}
 802263a:	bf00      	nop
 802263c:	40012c00 	.word	0x40012c00
 8022640:	40023800 	.word	0x40023800
 8022644:	40020800 	.word	0x40020800
 8022648:	40020c00 	.word	0x40020c00
 802264c:	20001454 	.word	0x20001454
 8022650:	40026458 	.word	0x40026458
 8022654:	200014b4 	.word	0x200014b4
 8022658:	400264a0 	.word	0x400264a0

0802265c <HAL_SD_MspDeInit>:

void HAL_SD_MspDeInit(SD_HandleTypeDef* sdHandle)
{
 802265c:	b580      	push	{r7, lr}
 802265e:	b082      	sub	sp, #8
 8022660:	af00      	add	r7, sp, #0
 8022662:	6078      	str	r0, [r7, #4]

  if(sdHandle->Instance==SDIO)
 8022664:	687b      	ldr	r3, [r7, #4]
 8022666:	681b      	ldr	r3, [r3, #0]
 8022668:	4a11      	ldr	r2, [pc, #68]	; (80226b0 <HAL_SD_MspDeInit+0x54>)
 802266a:	4293      	cmp	r3, r2
 802266c:	d11b      	bne.n	80226a6 <HAL_SD_MspDeInit+0x4a>
  {
  /* USER CODE BEGIN SDIO_MspDeInit 0 */

  /* USER CODE END SDIO_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SDIO_CLK_DISABLE();
 802266e:	4b11      	ldr	r3, [pc, #68]	; (80226b4 <HAL_SD_MspDeInit+0x58>)
 8022670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022672:	4a10      	ldr	r2, [pc, #64]	; (80226b4 <HAL_SD_MspDeInit+0x58>)
 8022674:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8022678:	6453      	str	r3, [r2, #68]	; 0x44
    /**SDIO GPIO Configuration
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    PC8     ------> SDIO_D0
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12|GPIO_PIN_8);
 802267a:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 802267e:	480e      	ldr	r0, [pc, #56]	; (80226b8 <HAL_SD_MspDeInit+0x5c>)
 8022680:	f002 f886 	bl	8024790 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 8022684:	2104      	movs	r1, #4
 8022686:	480d      	ldr	r0, [pc, #52]	; (80226bc <HAL_SD_MspDeInit+0x60>)
 8022688:	f002 f882 	bl	8024790 <HAL_GPIO_DeInit>

    /* SDIO DMA DeInit */
    HAL_DMA_DeInit(sdHandle->hdmarx);
 802268c:	687b      	ldr	r3, [r7, #4]
 802268e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022690:	4618      	mov	r0, r3
 8022692:	f001 f8c1 	bl	8023818 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(sdHandle->hdmatx);
 8022696:	687b      	ldr	r3, [r7, #4]
 8022698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802269a:	4618      	mov	r0, r3
 802269c:	f001 f8bc 	bl	8023818 <HAL_DMA_DeInit>

    /* SDIO interrupt Deinit */
    HAL_NVIC_DisableIRQ(SDIO_IRQn);
 80226a0:	2031      	movs	r0, #49	; 0x31
 80226a2:	f000 ffe1 	bl	8023668 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SDIO_MspDeInit 1 */

  /* USER CODE END SDIO_MspDeInit 1 */
  }
}
 80226a6:	bf00      	nop
 80226a8:	3708      	adds	r7, #8
 80226aa:	46bd      	mov	sp, r7
 80226ac:	bd80      	pop	{r7, pc}
 80226ae:	bf00      	nop
 80226b0:	40012c00 	.word	0x40012c00
 80226b4:	40023800 	.word	0x40023800
 80226b8:	40020800 	.word	0x40020800
 80226bc:	40020c00 	.word	0x40020c00

080226c0 <st7567_usdelay>:
unsigned char *glcd_buffer;

#ifdef ST7565_DIRTY_PAGES
unsigned char glcd_dirty_pages;
#endif
void st7567_usdelay(uint16_t delay) {
 80226c0:	b480      	push	{r7}
 80226c2:	b085      	sub	sp, #20
 80226c4:	af00      	add	r7, sp, #0
 80226c6:	4603      	mov	r3, r0
 80226c8:	80fb      	strh	r3, [r7, #6]
	uint16_t t = (uint16_t) delay;
 80226ca:	88fb      	ldrh	r3, [r7, #6]
 80226cc:	81fb      	strh	r3, [r7, #14]
	while (t) {
 80226ce:	e003      	b.n	80226d8 <st7567_usdelay+0x18>
		__asm("nop");
 80226d0:	bf00      	nop
		t--;
 80226d2:	89fb      	ldrh	r3, [r7, #14]
 80226d4:	3b01      	subs	r3, #1
 80226d6:	81fb      	strh	r3, [r7, #14]
	while (t) {
 80226d8:	89fb      	ldrh	r3, [r7, #14]
 80226da:	2b00      	cmp	r3, #0
 80226dc:	d1f8      	bne.n	80226d0 <st7567_usdelay+0x10>
	}
}
 80226de:	bf00      	nop
 80226e0:	3714      	adds	r7, #20
 80226e2:	46bd      	mov	sp, r7
 80226e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80226e8:	4770      	bx	lr
	...

080226ec <glcd_data>:
/*
 * SPI emulation
 * send data
 */
void glcd_data(uint8_t data) {
 80226ec:	b580      	push	{r7, lr}
 80226ee:	b084      	sub	sp, #16
 80226f0:	af00      	add	r7, sp, #0
 80226f2:	4603      	mov	r3, r0
 80226f4:	71fb      	strb	r3, [r7, #7]

	uint8_t bits = 0x80;
 80226f6:	2380      	movs	r3, #128	; 0x80
 80226f8:	73fb      	strb	r3, [r7, #15]
	ST7567_CMD_SET;
 80226fa:	2201      	movs	r2, #1
 80226fc:	2102      	movs	r1, #2
 80226fe:	4822      	ldr	r0, [pc, #136]	; (8022788 <glcd_data+0x9c>)
 8022700:	f002 f958 	bl	80249b4 <HAL_GPIO_WritePin>
	ST7567_SCLK_RESET;
 8022704:	2200      	movs	r2, #0
 8022706:	2120      	movs	r1, #32
 8022708:	4820      	ldr	r0, [pc, #128]	; (802278c <glcd_data+0xa0>)
 802270a:	f002 f953 	bl	80249b4 <HAL_GPIO_WritePin>
	ST7567_CS_RESET;
 802270e:	2200      	movs	r2, #0
 8022710:	2180      	movs	r1, #128	; 0x80
 8022712:	481e      	ldr	r0, [pc, #120]	; (802278c <glcd_data+0xa0>)
 8022714:	f002 f94e 	bl	80249b4 <HAL_GPIO_WritePin>

	while (bits) {
 8022718:	e025      	b.n	8022766 <glcd_data+0x7a>
		ST7567_SCLK_RESET;
 802271a:	2200      	movs	r2, #0
 802271c:	2120      	movs	r1, #32
 802271e:	481b      	ldr	r0, [pc, #108]	; (802278c <glcd_data+0xa0>)
 8022720:	f002 f948 	bl	80249b4 <HAL_GPIO_WritePin>
		st7567_usdelay(1);
 8022724:	2001      	movs	r0, #1
 8022726:	f7ff ffcb 	bl	80226c0 <st7567_usdelay>
		if (data & bits)
 802272a:	79fa      	ldrb	r2, [r7, #7]
 802272c:	7bfb      	ldrb	r3, [r7, #15]
 802272e:	4013      	ands	r3, r2
 8022730:	b2db      	uxtb	r3, r3
 8022732:	2b00      	cmp	r3, #0
 8022734:	d006      	beq.n	8022744 <glcd_data+0x58>
			ST7567_SID_SET;
 8022736:	2201      	movs	r2, #1
 8022738:	f44f 7180 	mov.w	r1, #256	; 0x100
 802273c:	4813      	ldr	r0, [pc, #76]	; (802278c <glcd_data+0xa0>)
 802273e:	f002 f939 	bl	80249b4 <HAL_GPIO_WritePin>
 8022742:	e005      	b.n	8022750 <glcd_data+0x64>
		else
			ST7567_SID_RESET;
 8022744:	2200      	movs	r2, #0
 8022746:	f44f 7180 	mov.w	r1, #256	; 0x100
 802274a:	4810      	ldr	r0, [pc, #64]	; (802278c <glcd_data+0xa0>)
 802274c:	f002 f932 	bl	80249b4 <HAL_GPIO_WritePin>
		ST7567_SCLK_SET;
 8022750:	2201      	movs	r2, #1
 8022752:	2120      	movs	r1, #32
 8022754:	480d      	ldr	r0, [pc, #52]	; (802278c <glcd_data+0xa0>)
 8022756:	f002 f92d 	bl	80249b4 <HAL_GPIO_WritePin>
		st7567_usdelay(1);
 802275a:	2001      	movs	r0, #1
 802275c:	f7ff ffb0 	bl	80226c0 <st7567_usdelay>
		bits >>= 1;
 8022760:	7bfb      	ldrb	r3, [r7, #15]
 8022762:	085b      	lsrs	r3, r3, #1
 8022764:	73fb      	strb	r3, [r7, #15]
	while (bits) {
 8022766:	7bfb      	ldrb	r3, [r7, #15]
 8022768:	2b00      	cmp	r3, #0
 802276a:	d1d6      	bne.n	802271a <glcd_data+0x2e>
	}
	ST7567_CS_SET;
 802276c:	2201      	movs	r2, #1
 802276e:	2180      	movs	r1, #128	; 0x80
 8022770:	4806      	ldr	r0, [pc, #24]	; (802278c <glcd_data+0xa0>)
 8022772:	f002 f91f 	bl	80249b4 <HAL_GPIO_WritePin>
	ST7567_CMD_RESET;
 8022776:	2200      	movs	r2, #0
 8022778:	2102      	movs	r1, #2
 802277a:	4803      	ldr	r0, [pc, #12]	; (8022788 <glcd_data+0x9c>)
 802277c:	f002 f91a 	bl	80249b4 <HAL_GPIO_WritePin>

}
 8022780:	bf00      	nop
 8022782:	3710      	adds	r7, #16
 8022784:	46bd      	mov	sp, r7
 8022786:	bd80      	pop	{r7, pc}
 8022788:	40021000 	.word	0x40021000
 802278c:	40020400 	.word	0x40020400

08022790 <glcd_command>:

void glcd_command(uint8_t command) {
 8022790:	b580      	push	{r7, lr}
 8022792:	b084      	sub	sp, #16
 8022794:	af00      	add	r7, sp, #0
 8022796:	4603      	mov	r3, r0
 8022798:	71fb      	strb	r3, [r7, #7]

	uint8_t bits = 0x80;
 802279a:	2380      	movs	r3, #128	; 0x80
 802279c:	73fb      	strb	r3, [r7, #15]
	ST7567_CMD_RESET;
 802279e:	2200      	movs	r2, #0
 80227a0:	2102      	movs	r1, #2
 80227a2:	4822      	ldr	r0, [pc, #136]	; (802282c <glcd_command+0x9c>)
 80227a4:	f002 f906 	bl	80249b4 <HAL_GPIO_WritePin>
	ST7567_SCLK_RESET;
 80227a8:	2200      	movs	r2, #0
 80227aa:	2120      	movs	r1, #32
 80227ac:	4820      	ldr	r0, [pc, #128]	; (8022830 <glcd_command+0xa0>)
 80227ae:	f002 f901 	bl	80249b4 <HAL_GPIO_WritePin>
	ST7567_CS_RESET;
 80227b2:	2200      	movs	r2, #0
 80227b4:	2180      	movs	r1, #128	; 0x80
 80227b6:	481e      	ldr	r0, [pc, #120]	; (8022830 <glcd_command+0xa0>)
 80227b8:	f002 f8fc 	bl	80249b4 <HAL_GPIO_WritePin>

	while (bits) {
 80227bc:	e025      	b.n	802280a <glcd_command+0x7a>
		ST7567_SCLK_RESET;
 80227be:	2200      	movs	r2, #0
 80227c0:	2120      	movs	r1, #32
 80227c2:	481b      	ldr	r0, [pc, #108]	; (8022830 <glcd_command+0xa0>)
 80227c4:	f002 f8f6 	bl	80249b4 <HAL_GPIO_WritePin>
		st7567_usdelay(1);
 80227c8:	2001      	movs	r0, #1
 80227ca:	f7ff ff79 	bl	80226c0 <st7567_usdelay>
		if (command & bits)
 80227ce:	79fa      	ldrb	r2, [r7, #7]
 80227d0:	7bfb      	ldrb	r3, [r7, #15]
 80227d2:	4013      	ands	r3, r2
 80227d4:	b2db      	uxtb	r3, r3
 80227d6:	2b00      	cmp	r3, #0
 80227d8:	d006      	beq.n	80227e8 <glcd_command+0x58>
			ST7567_SID_SET;
 80227da:	2201      	movs	r2, #1
 80227dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80227e0:	4813      	ldr	r0, [pc, #76]	; (8022830 <glcd_command+0xa0>)
 80227e2:	f002 f8e7 	bl	80249b4 <HAL_GPIO_WritePin>
 80227e6:	e005      	b.n	80227f4 <glcd_command+0x64>
		else
			ST7567_SID_RESET;
 80227e8:	2200      	movs	r2, #0
 80227ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80227ee:	4810      	ldr	r0, [pc, #64]	; (8022830 <glcd_command+0xa0>)
 80227f0:	f002 f8e0 	bl	80249b4 <HAL_GPIO_WritePin>
		ST7567_SCLK_SET;
 80227f4:	2201      	movs	r2, #1
 80227f6:	2120      	movs	r1, #32
 80227f8:	480d      	ldr	r0, [pc, #52]	; (8022830 <glcd_command+0xa0>)
 80227fa:	f002 f8db 	bl	80249b4 <HAL_GPIO_WritePin>
		st7567_usdelay(1);
 80227fe:	2001      	movs	r0, #1
 8022800:	f7ff ff5e 	bl	80226c0 <st7567_usdelay>
		bits >>= 1;
 8022804:	7bfb      	ldrb	r3, [r7, #15]
 8022806:	085b      	lsrs	r3, r3, #1
 8022808:	73fb      	strb	r3, [r7, #15]
	while (bits) {
 802280a:	7bfb      	ldrb	r3, [r7, #15]
 802280c:	2b00      	cmp	r3, #0
 802280e:	d1d6      	bne.n	80227be <glcd_command+0x2e>
	}
	ST7567_CS_SET;
 8022810:	2201      	movs	r2, #1
 8022812:	2180      	movs	r1, #128	; 0x80
 8022814:	4806      	ldr	r0, [pc, #24]	; (8022830 <glcd_command+0xa0>)
 8022816:	f002 f8cd 	bl	80249b4 <HAL_GPIO_WritePin>
	ST7567_CMD_SET;
 802281a:	2201      	movs	r2, #1
 802281c:	2102      	movs	r1, #2
 802281e:	4803      	ldr	r0, [pc, #12]	; (802282c <glcd_command+0x9c>)
 8022820:	f002 f8c8 	bl	80249b4 <HAL_GPIO_WritePin>
}
 8022824:	bf00      	nop
 8022826:	3710      	adds	r7, #16
 8022828:	46bd      	mov	sp, r7
 802282a:	bd80      	pop	{r7, pc}
 802282c:	40021000 	.word	0x40021000
 8022830:	40020400 	.word	0x40020400

08022834 <glcd_pixel>:
/*
 *
 */
void glcd_pixel(unsigned char x, unsigned char y, unsigned char colour) {
 8022834:	b480      	push	{r7}
 8022836:	b085      	sub	sp, #20
 8022838:	af00      	add	r7, sp, #0
 802283a:	4603      	mov	r3, r0
 802283c:	71fb      	strb	r3, [r7, #7]
 802283e:	460b      	mov	r3, r1
 8022840:	71bb      	strb	r3, [r7, #6]
 8022842:	4613      	mov	r3, r2
 8022844:	717b      	strb	r3, [r7, #5]
//		return;

//	// Real screen coordinates are 0-63, not 1-64.
//	x -= 1;
//	y -= 1;
	if (glcd_flipped == 0 || glcd_flipped == 1) {
 8022846:	4b46      	ldr	r3, [pc, #280]	; (8022960 <glcd_pixel+0x12c>)
 8022848:	781b      	ldrb	r3, [r3, #0]
 802284a:	2b00      	cmp	r3, #0
 802284c:	d003      	beq.n	8022856 <glcd_pixel+0x22>
 802284e:	4b44      	ldr	r3, [pc, #272]	; (8022960 <glcd_pixel+0x12c>)
 8022850:	781b      	ldrb	r3, [r3, #0]
 8022852:	2b01      	cmp	r3, #1
 8022854:	d13d      	bne.n	80228d2 <glcd_pixel+0x9e>
		unsigned short array_pos = x + ((y / 8) * glcd_width);
 8022856:	79fb      	ldrb	r3, [r7, #7]
 8022858:	b29a      	uxth	r2, r3
 802285a:	79bb      	ldrb	r3, [r7, #6]
 802285c:	08db      	lsrs	r3, r3, #3
 802285e:	b2db      	uxtb	r3, r3
 8022860:	b299      	uxth	r1, r3
 8022862:	4b40      	ldr	r3, [pc, #256]	; (8022964 <glcd_pixel+0x130>)
 8022864:	881b      	ldrh	r3, [r3, #0]
 8022866:	fb11 f303 	smulbb	r3, r1, r3
 802286a:	b29b      	uxth	r3, r3
 802286c:	4413      	add	r3, r2
 802286e:	81bb      	strh	r3, [r7, #12]
#ifdef ST7565_DIRTY_PAGES
	#warning ** ST7565_DIRTY_PAGES enabled, only changed pages will be written to the GLCD **
		glcd_dirty_pages |= 1 << (array_pos / 128);
	#endif

		if (colour) {
 8022870:	797b      	ldrb	r3, [r7, #5]
 8022872:	2b00      	cmp	r3, #0
 8022874:	d015      	beq.n	80228a2 <glcd_pixel+0x6e>
			glcd_buffer[array_pos] |= 1 << (y % 8);
 8022876:	4b3c      	ldr	r3, [pc, #240]	; (8022968 <glcd_pixel+0x134>)
 8022878:	681a      	ldr	r2, [r3, #0]
 802287a:	89bb      	ldrh	r3, [r7, #12]
 802287c:	4413      	add	r3, r2
 802287e:	781b      	ldrb	r3, [r3, #0]
 8022880:	b25a      	sxtb	r2, r3
 8022882:	79bb      	ldrb	r3, [r7, #6]
 8022884:	f003 0307 	and.w	r3, r3, #7
 8022888:	2101      	movs	r1, #1
 802288a:	fa01 f303 	lsl.w	r3, r1, r3
 802288e:	b25b      	sxtb	r3, r3
 8022890:	4313      	orrs	r3, r2
 8022892:	b259      	sxtb	r1, r3
 8022894:	4b34      	ldr	r3, [pc, #208]	; (8022968 <glcd_pixel+0x134>)
 8022896:	681a      	ldr	r2, [r3, #0]
 8022898:	89bb      	ldrh	r3, [r7, #12]
 802289a:	4413      	add	r3, r2
 802289c:	b2ca      	uxtb	r2, r1
 802289e:	701a      	strb	r2, [r3, #0]
	if (glcd_flipped == 0 || glcd_flipped == 1) {
 80228a0:	e058      	b.n	8022954 <glcd_pixel+0x120>
		} else {
			glcd_buffer[array_pos] &= 0xFF ^ 1 << (y % 8);
 80228a2:	4b31      	ldr	r3, [pc, #196]	; (8022968 <glcd_pixel+0x134>)
 80228a4:	681a      	ldr	r2, [r3, #0]
 80228a6:	89bb      	ldrh	r3, [r7, #12]
 80228a8:	4413      	add	r3, r2
 80228aa:	781b      	ldrb	r3, [r3, #0]
 80228ac:	b25a      	sxtb	r2, r3
 80228ae:	79bb      	ldrb	r3, [r7, #6]
 80228b0:	f003 0307 	and.w	r3, r3, #7
 80228b4:	2101      	movs	r1, #1
 80228b6:	fa01 f303 	lsl.w	r3, r1, r3
 80228ba:	b25b      	sxtb	r3, r3
 80228bc:	43db      	mvns	r3, r3
 80228be:	b25b      	sxtb	r3, r3
 80228c0:	4013      	ands	r3, r2
 80228c2:	b259      	sxtb	r1, r3
 80228c4:	4b28      	ldr	r3, [pc, #160]	; (8022968 <glcd_pixel+0x134>)
 80228c6:	681a      	ldr	r2, [r3, #0]
 80228c8:	89bb      	ldrh	r3, [r7, #12]
 80228ca:	4413      	add	r3, r2
 80228cc:	b2ca      	uxtb	r2, r1
 80228ce:	701a      	strb	r2, [r3, #0]
	if (glcd_flipped == 0 || glcd_flipped == 1) {
 80228d0:	e040      	b.n	8022954 <glcd_pixel+0x120>
		}
	} else {
		unsigned short array_pos = (x / 8 + (y * glcd_width) / 8);
 80228d2:	79fb      	ldrb	r3, [r7, #7]
 80228d4:	08db      	lsrs	r3, r3, #3
 80228d6:	b2db      	uxtb	r3, r3
 80228d8:	b29a      	uxth	r2, r3
 80228da:	79bb      	ldrb	r3, [r7, #6]
 80228dc:	4921      	ldr	r1, [pc, #132]	; (8022964 <glcd_pixel+0x130>)
 80228de:	8809      	ldrh	r1, [r1, #0]
 80228e0:	fb01 f303 	mul.w	r3, r1, r3
 80228e4:	2b00      	cmp	r3, #0
 80228e6:	da00      	bge.n	80228ea <glcd_pixel+0xb6>
 80228e8:	3307      	adds	r3, #7
 80228ea:	10db      	asrs	r3, r3, #3
 80228ec:	b29b      	uxth	r3, r3
 80228ee:	4413      	add	r3, r2
 80228f0:	81fb      	strh	r3, [r7, #14]
		if (colour) {
 80228f2:	797b      	ldrb	r3, [r7, #5]
 80228f4:	2b00      	cmp	r3, #0
 80228f6:	d015      	beq.n	8022924 <glcd_pixel+0xf0>
			glcd_buffer[array_pos] |= 1 << (x % 8);
 80228f8:	4b1b      	ldr	r3, [pc, #108]	; (8022968 <glcd_pixel+0x134>)
 80228fa:	681a      	ldr	r2, [r3, #0]
 80228fc:	89fb      	ldrh	r3, [r7, #14]
 80228fe:	4413      	add	r3, r2
 8022900:	781b      	ldrb	r3, [r3, #0]
 8022902:	b25a      	sxtb	r2, r3
 8022904:	79fb      	ldrb	r3, [r7, #7]
 8022906:	f003 0307 	and.w	r3, r3, #7
 802290a:	2101      	movs	r1, #1
 802290c:	fa01 f303 	lsl.w	r3, r1, r3
 8022910:	b25b      	sxtb	r3, r3
 8022912:	4313      	orrs	r3, r2
 8022914:	b259      	sxtb	r1, r3
 8022916:	4b14      	ldr	r3, [pc, #80]	; (8022968 <glcd_pixel+0x134>)
 8022918:	681a      	ldr	r2, [r3, #0]
 802291a:	89fb      	ldrh	r3, [r7, #14]
 802291c:	4413      	add	r3, r2
 802291e:	b2ca      	uxtb	r2, r1
 8022920:	701a      	strb	r2, [r3, #0]
		} else {
			glcd_buffer[array_pos] &= 0xFF ^ (1 << (x % 8));
		}
	}
}
 8022922:	e017      	b.n	8022954 <glcd_pixel+0x120>
			glcd_buffer[array_pos] &= 0xFF ^ (1 << (x % 8));
 8022924:	4b10      	ldr	r3, [pc, #64]	; (8022968 <glcd_pixel+0x134>)
 8022926:	681a      	ldr	r2, [r3, #0]
 8022928:	89fb      	ldrh	r3, [r7, #14]
 802292a:	4413      	add	r3, r2
 802292c:	781b      	ldrb	r3, [r3, #0]
 802292e:	b25a      	sxtb	r2, r3
 8022930:	79fb      	ldrb	r3, [r7, #7]
 8022932:	f003 0307 	and.w	r3, r3, #7
 8022936:	2101      	movs	r1, #1
 8022938:	fa01 f303 	lsl.w	r3, r1, r3
 802293c:	b25b      	sxtb	r3, r3
 802293e:	43db      	mvns	r3, r3
 8022940:	b25b      	sxtb	r3, r3
 8022942:	4013      	ands	r3, r2
 8022944:	b259      	sxtb	r1, r3
 8022946:	4b08      	ldr	r3, [pc, #32]	; (8022968 <glcd_pixel+0x134>)
 8022948:	681a      	ldr	r2, [r3, #0]
 802294a:	89fb      	ldrh	r3, [r7, #14]
 802294c:	4413      	add	r3, r2
 802294e:	b2ca      	uxtb	r2, r1
 8022950:	701a      	strb	r2, [r3, #0]
}
 8022952:	e7ff      	b.n	8022954 <glcd_pixel+0x120>
 8022954:	bf00      	nop
 8022956:	3714      	adds	r7, #20
 8022958:	46bd      	mov	sp, r7
 802295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802295e:	4770      	bx	lr
 8022960:	20000396 	.word	0x20000396
 8022964:	2000159c 	.word	0x2000159c
 8022968:	20001598 	.word	0x20001598

0802296c <glcd_blank>:

void glcd_blank() {
 802296c:	b580      	push	{r7, lr}
 802296e:	b084      	sub	sp, #16
 8022970:	af00      	add	r7, sp, #0
	// Reset the internal buffer
	for (int n = 1; n <= (SCREEN_WIDTH * SCREEN_HEIGHT / 8) - 1; n++) {
 8022972:	2301      	movs	r3, #1
 8022974:	60fb      	str	r3, [r7, #12]
 8022976:	e008      	b.n	802298a <glcd_blank+0x1e>
		glcd_buffer[n] = 0;
 8022978:	4b1a      	ldr	r3, [pc, #104]	; (80229e4 <glcd_blank+0x78>)
 802297a:	681a      	ldr	r2, [r3, #0]
 802297c:	68fb      	ldr	r3, [r7, #12]
 802297e:	4413      	add	r3, r2
 8022980:	2200      	movs	r2, #0
 8022982:	701a      	strb	r2, [r3, #0]
	for (int n = 1; n <= (SCREEN_WIDTH * SCREEN_HEIGHT / 8) - 1; n++) {
 8022984:	68fb      	ldr	r3, [r7, #12]
 8022986:	3301      	adds	r3, #1
 8022988:	60fb      	str	r3, [r7, #12]
 802298a:	68fb      	ldr	r3, [r7, #12]
 802298c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8022990:	dbf2      	blt.n	8022978 <glcd_blank+0xc>
	}

	// Clear the actual screen
	for (int y = 0; y < 8; y++) {
 8022992:	2300      	movs	r3, #0
 8022994:	60bb      	str	r3, [r7, #8]
 8022996:	e01d      	b.n	80229d4 <glcd_blank+0x68>
		glcd_command(GLCD_CMD_SET_PAGE | y);
 8022998:	68bb      	ldr	r3, [r7, #8]
 802299a:	b25b      	sxtb	r3, r3
 802299c:	f063 034f 	orn	r3, r3, #79	; 0x4f
 80229a0:	b25b      	sxtb	r3, r3
 80229a2:	b2db      	uxtb	r3, r3
 80229a4:	4618      	mov	r0, r3
 80229a6:	f7ff fef3 	bl	8022790 <glcd_command>

		// Reset column to 0 (the left side)
		glcd_command(GLCD_CMD_COLUMN_LOWER);
 80229aa:	2000      	movs	r0, #0
 80229ac:	f7ff fef0 	bl	8022790 <glcd_command>
		glcd_command(GLCD_CMD_COLUMN_UPPER);
 80229b0:	2010      	movs	r0, #16
 80229b2:	f7ff feed 	bl	8022790 <glcd_command>

		// We iterate to 132 as the internal buffer is 65*132, not
		// 64*124.
		for (int x = 0; x < 132; x++) {
 80229b6:	2300      	movs	r3, #0
 80229b8:	607b      	str	r3, [r7, #4]
 80229ba:	e005      	b.n	80229c8 <glcd_blank+0x5c>
			glcd_data(0x00);
 80229bc:	2000      	movs	r0, #0
 80229be:	f7ff fe95 	bl	80226ec <glcd_data>
		for (int x = 0; x < 132; x++) {
 80229c2:	687b      	ldr	r3, [r7, #4]
 80229c4:	3301      	adds	r3, #1
 80229c6:	607b      	str	r3, [r7, #4]
 80229c8:	687b      	ldr	r3, [r7, #4]
 80229ca:	2b83      	cmp	r3, #131	; 0x83
 80229cc:	ddf6      	ble.n	80229bc <glcd_blank+0x50>
	for (int y = 0; y < 8; y++) {
 80229ce:	68bb      	ldr	r3, [r7, #8]
 80229d0:	3301      	adds	r3, #1
 80229d2:	60bb      	str	r3, [r7, #8]
 80229d4:	68bb      	ldr	r3, [r7, #8]
 80229d6:	2b07      	cmp	r3, #7
 80229d8:	ddde      	ble.n	8022998 <glcd_blank+0x2c>
		}
	}
}
 80229da:	bf00      	nop
 80229dc:	3710      	adds	r7, #16
 80229de:	46bd      	mov	sp, r7
 80229e0:	bd80      	pop	{r7, pc}
 80229e2:	bf00      	nop
 80229e4:	20001598 	.word	0x20001598

080229e8 <glcd_refresh>:

void glcd_refresh() {
 80229e8:	b580      	push	{r7, lr}
 80229ea:	b084      	sub	sp, #16
 80229ec:	af00      	add	r7, sp, #0
	for (int y = 0; y < 8; y++) {
 80229ee:	2300      	movs	r3, #0
 80229f0:	60fb      	str	r3, [r7, #12]
 80229f2:	e05b      	b.n	8022aac <glcd_refresh+0xc4>
#ifdef ST7565_DIRTY_PAGES
        // Only copy this page if it is marked as "dirty"
        if (!(glcd_dirty_pages & (1 << y))) continue;
#endif

		glcd_command(GLCD_CMD_SET_PAGE | y);
 80229f4:	68fb      	ldr	r3, [r7, #12]
 80229f6:	b25b      	sxtb	r3, r3
 80229f8:	f063 034f 	orn	r3, r3, #79	; 0x4f
 80229fc:	b25b      	sxtb	r3, r3
 80229fe:	b2db      	uxtb	r3, r3
 8022a00:	4618      	mov	r0, r3
 8022a02:	f7ff fec5 	bl	8022790 <glcd_command>
		// pixels differently, the ST7565_REVERSE define allows this to
		// be controlled if necessary.
#ifdef ST7565_REVERSE
		if (!glcd_flipped) {
#else
		if (glcd_flipped == 0 || glcd_flipped == 2) {
 8022a06:	4b2d      	ldr	r3, [pc, #180]	; (8022abc <glcd_refresh+0xd4>)
 8022a08:	781b      	ldrb	r3, [r3, #0]
 8022a0a:	2b00      	cmp	r3, #0
 8022a0c:	d003      	beq.n	8022a16 <glcd_refresh+0x2e>
 8022a0e:	4b2b      	ldr	r3, [pc, #172]	; (8022abc <glcd_refresh+0xd4>)
 8022a10:	781b      	ldrb	r3, [r3, #0]
 8022a12:	2b02      	cmp	r3, #2
 8022a14:	d103      	bne.n	8022a1e <glcd_refresh+0x36>
#endif
			glcd_command(GLCD_CMD_COLUMN_LOWER | 4);
 8022a16:	2004      	movs	r0, #4
 8022a18:	f7ff feba 	bl	8022790 <glcd_command>
 8022a1c:	e002      	b.n	8022a24 <glcd_refresh+0x3c>
		} else {
			glcd_command(GLCD_CMD_COLUMN_LOWER);
 8022a1e:	2000      	movs	r0, #0
 8022a20:	f7ff feb6 	bl	8022790 <glcd_command>
		}
		glcd_command(GLCD_CMD_COLUMN_UPPER);
 8022a24:	2010      	movs	r0, #16
 8022a26:	f7ff feb3 	bl	8022790 <glcd_command>
		if (glcd_flipped == 0 || glcd_flipped == 1) {
 8022a2a:	4b24      	ldr	r3, [pc, #144]	; (8022abc <glcd_refresh+0xd4>)
 8022a2c:	781b      	ldrb	r3, [r3, #0]
 8022a2e:	2b00      	cmp	r3, #0
 8022a30:	d003      	beq.n	8022a3a <glcd_refresh+0x52>
 8022a32:	4b22      	ldr	r3, [pc, #136]	; (8022abc <glcd_refresh+0xd4>)
 8022a34:	781b      	ldrb	r3, [r3, #0]
 8022a36:	2b01      	cmp	r3, #1
 8022a38:	d118      	bne.n	8022a6c <glcd_refresh+0x84>
			for (int x = 0; x < 128; x++) {
 8022a3a:	2300      	movs	r3, #0
 8022a3c:	60bb      	str	r3, [r7, #8]
 8022a3e:	e011      	b.n	8022a64 <glcd_refresh+0x7c>
				glcd_data(glcd_buffer[y * glcd_width + x]);
 8022a40:	4b1f      	ldr	r3, [pc, #124]	; (8022ac0 <glcd_refresh+0xd8>)
 8022a42:	681b      	ldr	r3, [r3, #0]
 8022a44:	4a1f      	ldr	r2, [pc, #124]	; (8022ac4 <glcd_refresh+0xdc>)
 8022a46:	8812      	ldrh	r2, [r2, #0]
 8022a48:	4611      	mov	r1, r2
 8022a4a:	68fa      	ldr	r2, [r7, #12]
 8022a4c:	fb02 f101 	mul.w	r1, r2, r1
 8022a50:	68ba      	ldr	r2, [r7, #8]
 8022a52:	440a      	add	r2, r1
 8022a54:	4413      	add	r3, r2
 8022a56:	781b      	ldrb	r3, [r3, #0]
 8022a58:	4618      	mov	r0, r3
 8022a5a:	f7ff fe47 	bl	80226ec <glcd_data>
			for (int x = 0; x < 128; x++) {
 8022a5e:	68bb      	ldr	r3, [r7, #8]
 8022a60:	3301      	adds	r3, #1
 8022a62:	60bb      	str	r3, [r7, #8]
 8022a64:	68bb      	ldr	r3, [r7, #8]
 8022a66:	2b7f      	cmp	r3, #127	; 0x7f
 8022a68:	ddea      	ble.n	8022a40 <glcd_refresh+0x58>
 8022a6a:	e01c      	b.n	8022aa6 <glcd_refresh+0xbe>
			}
		} else {
			for (int x = 0; x < 128; x++) {
 8022a6c:	2300      	movs	r3, #0
 8022a6e:	607b      	str	r3, [r7, #4]
 8022a70:	e016      	b.n	8022aa0 <glcd_refresh+0xb8>
				glcd_data(glcd_buffer[y + x * glcd_width / 8]);
 8022a72:	4b13      	ldr	r3, [pc, #76]	; (8022ac0 <glcd_refresh+0xd8>)
 8022a74:	681a      	ldr	r2, [r3, #0]
 8022a76:	4b13      	ldr	r3, [pc, #76]	; (8022ac4 <glcd_refresh+0xdc>)
 8022a78:	881b      	ldrh	r3, [r3, #0]
 8022a7a:	4619      	mov	r1, r3
 8022a7c:	687b      	ldr	r3, [r7, #4]
 8022a7e:	fb03 f301 	mul.w	r3, r3, r1
 8022a82:	2b00      	cmp	r3, #0
 8022a84:	da00      	bge.n	8022a88 <glcd_refresh+0xa0>
 8022a86:	3307      	adds	r3, #7
 8022a88:	10db      	asrs	r3, r3, #3
 8022a8a:	4619      	mov	r1, r3
 8022a8c:	68fb      	ldr	r3, [r7, #12]
 8022a8e:	440b      	add	r3, r1
 8022a90:	4413      	add	r3, r2
 8022a92:	781b      	ldrb	r3, [r3, #0]
 8022a94:	4618      	mov	r0, r3
 8022a96:	f7ff fe29 	bl	80226ec <glcd_data>
			for (int x = 0; x < 128; x++) {
 8022a9a:	687b      	ldr	r3, [r7, #4]
 8022a9c:	3301      	adds	r3, #1
 8022a9e:	607b      	str	r3, [r7, #4]
 8022aa0:	687b      	ldr	r3, [r7, #4]
 8022aa2:	2b7f      	cmp	r3, #127	; 0x7f
 8022aa4:	dde5      	ble.n	8022a72 <glcd_refresh+0x8a>
	for (int y = 0; y < 8; y++) {
 8022aa6:	68fb      	ldr	r3, [r7, #12]
 8022aa8:	3301      	adds	r3, #1
 8022aaa:	60fb      	str	r3, [r7, #12]
 8022aac:	68fb      	ldr	r3, [r7, #12]
 8022aae:	2b07      	cmp	r3, #7
 8022ab0:	dda0      	ble.n	80229f4 <glcd_refresh+0xc>
#ifdef ST7565_DIRTY_PAGES
    // All pages have now been updated, reset the indicator.
    glcd_dirty_pages = 0;
#endif

}
 8022ab2:	bf00      	nop
 8022ab4:	3710      	adds	r7, #16
 8022ab6:	46bd      	mov	sp, r7
 8022ab8:	bd80      	pop	{r7, pc}
 8022aba:	bf00      	nop
 8022abc:	20000396 	.word	0x20000396
 8022ac0:	20001598 	.word	0x20001598
 8022ac4:	2000159c 	.word	0x2000159c

08022ac8 <glcd_backlight>:
/*
 *
 */
void glcd_backlight(uint8_t brightness) {
 8022ac8:	b580      	push	{r7, lr}
 8022aca:	b08a      	sub	sp, #40	; 0x28
 8022acc:	af00      	add	r7, sp, #0
 8022ace:	4603      	mov	r3, r0
 8022ad0:	71fb      	strb	r3, [r7, #7]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8022ad2:	f107 030c 	add.w	r3, r7, #12
 8022ad6:	2200      	movs	r2, #0
 8022ad8:	601a      	str	r2, [r3, #0]
 8022ada:	605a      	str	r2, [r3, #4]
 8022adc:	609a      	str	r2, [r3, #8]
 8022ade:	60da      	str	r2, [r3, #12]
 8022ae0:	611a      	str	r2, [r3, #16]
 8022ae2:	615a      	str	r2, [r3, #20]
 8022ae4:	619a      	str	r2, [r3, #24]
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8022ae6:	2360      	movs	r3, #96	; 0x60
 8022ae8:	60fb      	str	r3, [r7, #12]
	sConfigOC.Pulse = (uint16_t) (__HAL_TIM_GET_AUTORELOAD(&DISP_BACK_TIMER)
 8022aea:	4b13      	ldr	r3, [pc, #76]	; (8022b38 <glcd_backlight+0x70>)
 8022aec:	681b      	ldr	r3, [r3, #0]
 8022aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8022af0:	b29a      	uxth	r2, r3
 8022af2:	79fb      	ldrb	r3, [r7, #7]
 8022af4:	b29b      	uxth	r3, r3
 8022af6:	fb12 f303 	smulbb	r3, r2, r3
 8022afa:	b29b      	uxth	r3, r3
			* brightness) / 100;
 8022afc:	4a0f      	ldr	r2, [pc, #60]	; (8022b3c <glcd_backlight+0x74>)
 8022afe:	fba2 2303 	umull	r2, r3, r2, r3
 8022b02:	095b      	lsrs	r3, r3, #5
 8022b04:	b29b      	uxth	r3, r3
	sConfigOC.Pulse = (uint16_t) (__HAL_TIM_GET_AUTORELOAD(&DISP_BACK_TIMER)
 8022b06:	613b      	str	r3, [r7, #16]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8022b08:	2302      	movs	r3, #2
 8022b0a:	617b      	str	r3, [r7, #20]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8022b0c:	2300      	movs	r3, #0
 8022b0e:	61fb      	str	r3, [r7, #28]
	if (HAL_TIM_PWM_ConfigChannel(&DISP_BACK_TIMER, &sConfigOC,
 8022b10:	f107 030c 	add.w	r3, r7, #12
 8022b14:	220c      	movs	r2, #12
 8022b16:	4619      	mov	r1, r3
 8022b18:	4807      	ldr	r0, [pc, #28]	; (8022b38 <glcd_backlight+0x70>)
 8022b1a:	f007 fa2b 	bl	8029f74 <HAL_TIM_PWM_ConfigChannel>
 8022b1e:	4603      	mov	r3, r0
 8022b20:	2b00      	cmp	r3, #0
 8022b22:	d001      	beq.n	8022b28 <glcd_backlight+0x60>
	DISP_BACK_CHANNEL) != HAL_OK) {
		Error_Handler();
 8022b24:	f7ff fb50 	bl	80221c8 <Error_Handler>
	}
	HAL_TIM_PWM_Start(&DISP_BACK_TIMER, DISP_BACK_CHANNEL);
 8022b28:	210c      	movs	r1, #12
 8022b2a:	4803      	ldr	r0, [pc, #12]	; (8022b38 <glcd_backlight+0x70>)
 8022b2c:	f007 f8dc 	bl	8029ce8 <HAL_TIM_PWM_Start>
}
 8022b30:	bf00      	nop
 8022b32:	3728      	adds	r7, #40	; 0x28
 8022b34:	46bd      	mov	sp, r7
 8022b36:	bd80      	pop	{r7, pc}
 8022b38:	200015e0 	.word	0x200015e0
 8022b3c:	51eb851f 	.word	0x51eb851f

08022b40 <glcd_init>:
/*
 *
 */
void glcd_init(uint16_t width, uint16_t height) {
 8022b40:	b580      	push	{r7, lr}
 8022b42:	b082      	sub	sp, #8
 8022b44:	af00      	add	r7, sp, #0
 8022b46:	4603      	mov	r3, r0
 8022b48:	460a      	mov	r2, r1
 8022b4a:	80fb      	strh	r3, [r7, #6]
 8022b4c:	4613      	mov	r3, r2
 8022b4e:	80bb      	strh	r3, [r7, #4]
//	unsigned char glcd_buffer[SCREEN_WIDTH * SCREEN_HEIGHT / 8];
	free(glcd_buffer);
 8022b50:	4b30      	ldr	r3, [pc, #192]	; (8022c14 <glcd_init+0xd4>)
 8022b52:	681b      	ldr	r3, [r3, #0]
 8022b54:	4618      	mov	r0, r3
 8022b56:	f012 f87d 	bl	8034c54 <free>
	glcd_width = width;
 8022b5a:	4a2f      	ldr	r2, [pc, #188]	; (8022c18 <glcd_init+0xd8>)
 8022b5c:	88fb      	ldrh	r3, [r7, #6]
 8022b5e:	8013      	strh	r3, [r2, #0]
	glcd_height = height;
 8022b60:	4a2e      	ldr	r2, [pc, #184]	; (8022c1c <glcd_init+0xdc>)
 8022b62:	88bb      	ldrh	r3, [r7, #4]
 8022b64:	8013      	strh	r3, [r2, #0]
	glcd_buffer = malloc(
			(sizeof(unsigned char)) * (size_t) glcd_width
 8022b66:	4b2c      	ldr	r3, [pc, #176]	; (8022c18 <glcd_init+0xd8>)
 8022b68:	881b      	ldrh	r3, [r3, #0]
 8022b6a:	461a      	mov	r2, r3
					* (size_t) glcd_height);
 8022b6c:	4b2b      	ldr	r3, [pc, #172]	; (8022c1c <glcd_init+0xdc>)
 8022b6e:	881b      	ldrh	r3, [r3, #0]
	glcd_buffer = malloc(
 8022b70:	fb03 f302 	mul.w	r3, r3, r2
 8022b74:	4618      	mov	r0, r3
 8022b76:	f012 f865 	bl	8034c44 <malloc>
 8022b7a:	4603      	mov	r3, r0
 8022b7c:	461a      	mov	r2, r3
 8022b7e:	4b25      	ldr	r3, [pc, #148]	; (8022c14 <glcd_init+0xd4>)
 8022b80:	601a      	str	r2, [r3, #0]

	// Select the chip
	ST7567_CS_RESET;
 8022b82:	2200      	movs	r2, #0
 8022b84:	2180      	movs	r1, #128	; 0x80
 8022b86:	4826      	ldr	r0, [pc, #152]	; (8022c20 <glcd_init+0xe0>)
 8022b88:	f001 ff14 	bl	80249b4 <HAL_GPIO_WritePin>

	ST7567_RST_RESET;
 8022b8c:	2200      	movs	r2, #0
 8022b8e:	2101      	movs	r1, #1
 8022b90:	4824      	ldr	r0, [pc, #144]	; (8022c24 <glcd_init+0xe4>)
 8022b92:	f001 ff0f 	bl	80249b4 <HAL_GPIO_WritePin>

	// Datasheet says "wait for power to stabilise" but gives
	// no specific time!
	HAL_Delay(50);
 8022b96:	2032      	movs	r0, #50	; 0x32
 8022b98:	f000 fc40 	bl	802341c <HAL_Delay>

	ST7567_RST_SET;
 8022b9c:	2201      	movs	r2, #1
 8022b9e:	2101      	movs	r1, #1
 8022ba0:	4820      	ldr	r0, [pc, #128]	; (8022c24 <glcd_init+0xe4>)
 8022ba2:	f001 ff07 	bl	80249b4 <HAL_GPIO_WritePin>
	//software reset
	glcd_command(GLCD_CMD_RESET);
 8022ba6:	20e2      	movs	r0, #226	; 0xe2
 8022ba8:	f7ff fdf2 	bl	8022790 <glcd_command>
	// Set LCD bias to 1/9th
	glcd_command(GLCD_CMD_BIAS_7);
 8022bac:	20a3      	movs	r0, #163	; 0xa3
 8022bae:	f7ff fdef 	bl	8022790 <glcd_command>

	// Horizontal output direction (ADC segment driver selection)
	glcd_command(GLCD_CMD_HORIZONTAL_REVERSE);
 8022bb2:	20a1      	movs	r0, #161	; 0xa1
 8022bb4:	f7ff fdec 	bl	8022790 <glcd_command>

	// Vertical output direction (common output mode selection)
	glcd_command(GLCD_CMD_VERTICAL_REVERSE);
 8022bb8:	20c8      	movs	r0, #200	; 0xc8
 8022bba:	f7ff fde9 	bl	8022790 <glcd_command>

	// Set internal resistor.  A suitable middle value is used as
	// the default.
	glcd_command(GLCD_CMD_RESISTOR | 0x04);
 8022bbe:	2024      	movs	r0, #36	; 0x24
 8022bc0:	f7ff fde6 	bl	8022790 <glcd_command>

	// Power control setting (datasheet step 7)
	// Note: Skipping straight to 0x7 works with my hardware.
	glcd_command(GLCD_CMD_POWER_CONTROL | 0x4);
 8022bc4:	202c      	movs	r0, #44	; 0x2c
 8022bc6:	f7ff fde3 	bl	8022790 <glcd_command>
	//	DelayMs(50);
	glcd_command(GLCD_CMD_POWER_CONTROL | 0x6);
 8022bca:	202e      	movs	r0, #46	; 0x2e
 8022bcc:	f7ff fde0 	bl	8022790 <glcd_command>
	//	DelayMs(50);
	glcd_command(GLCD_CMD_POWER_CONTROL | 0x7);
 8022bd0:	202f      	movs	r0, #47	; 0x2f
 8022bd2:	f7ff fddd 	bl	8022790 <glcd_command>
	//	DelayMs(10);

	// Volume set (brightness control).  A middle value is used here
	// also.
	glcd_command(GLCD_CMD_VOLUME_MODE);
 8022bd6:	2081      	movs	r0, #129	; 0x81
 8022bd8:	f7ff fdda 	bl	8022790 <glcd_command>
	glcd_command(0x10);
 8022bdc:	2010      	movs	r0, #16
 8022bde:	f7ff fdd7 	bl	8022790 <glcd_command>

	// Reset start position to the top
	glcd_command(GLCD_CMD_DISPLAY_START);
 8022be2:	2040      	movs	r0, #64	; 0x40
 8022be4:	f7ff fdd4 	bl	8022790 <glcd_command>

	// Turn the display on
	glcd_command(GLCD_CMD_DISPLAY_ON);
 8022be8:	20af      	movs	r0, #175	; 0xaf
 8022bea:	f7ff fdd1 	bl	8022790 <glcd_command>

	// Unselect the chip
	ST7567_CS_SET;
 8022bee:	2201      	movs	r2, #1
 8022bf0:	2180      	movs	r1, #128	; 0x80
 8022bf2:	480b      	ldr	r0, [pc, #44]	; (8022c20 <glcd_init+0xe0>)
 8022bf4:	f001 fede 	bl	80249b4 <HAL_GPIO_WritePin>
	glcd_blank();
 8022bf8:	f7ff feb8 	bl	802296c <glcd_blank>
	glcd_backlight(50);
 8022bfc:	2032      	movs	r0, #50	; 0x32
 8022bfe:	f7ff ff63 	bl	8022ac8 <glcd_backlight>
	glcd_contrast(4, 16);
 8022c02:	2110      	movs	r1, #16
 8022c04:	2004      	movs	r0, #4
 8022c06:	f000 f851 	bl	8022cac <glcd_contrast>
}
 8022c0a:	bf00      	nop
 8022c0c:	3708      	adds	r7, #8
 8022c0e:	46bd      	mov	sp, r7
 8022c10:	bd80      	pop	{r7, pc}
 8022c12:	bf00      	nop
 8022c14:	20001598 	.word	0x20001598
 8022c18:	2000159c 	.word	0x2000159c
 8022c1c:	2000159e 	.word	0x2000159e
 8022c20:	40020400 	.word	0x40020400
 8022c24:	40021000 	.word	0x40021000

08022c28 <glcd_flip_screen>:
/*
 *  flip screen
 *  flip=1, R->L and B->T
 *  flip=0, L->R and T->B
 */
void glcd_flip_screen(unsigned char flip) {
 8022c28:	b580      	push	{r7, lr}
 8022c2a:	b082      	sub	sp, #8
 8022c2c:	af00      	add	r7, sp, #0
 8022c2e:	4603      	mov	r3, r0
 8022c30:	71fb      	strb	r3, [r7, #7]
	switch (flip) {
 8022c32:	79fb      	ldrb	r3, [r7, #7]
 8022c34:	2b03      	cmp	r3, #3
 8022c36:	d833      	bhi.n	8022ca0 <glcd_flip_screen+0x78>
 8022c38:	a201      	add	r2, pc, #4	; (adr r2, 8022c40 <glcd_flip_screen+0x18>)
 8022c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8022c3e:	bf00      	nop
 8022c40:	08022c51 	.word	0x08022c51
 8022c44:	08022c65 	.word	0x08022c65
 8022c48:	08022c79 	.word	0x08022c79
 8022c4c:	08022c8d 	.word	0x08022c8d
	case XLR_YTB:	//X=L->R,	y=T->B,	position(0,0)=(L,T)
		glcd_command(GLCD_CMD_HORIZONTAL_REVERSE);
 8022c50:	20a1      	movs	r0, #161	; 0xa1
 8022c52:	f7ff fd9d 	bl	8022790 <glcd_command>
		glcd_command(GLCD_CMD_VERTICAL_NORMAL);
 8022c56:	20c0      	movs	r0, #192	; 0xc0
 8022c58:	f7ff fd9a 	bl	8022790 <glcd_command>
		glcd_flipped = 0;
 8022c5c:	4b12      	ldr	r3, [pc, #72]	; (8022ca8 <glcd_flip_screen+0x80>)
 8022c5e:	2200      	movs	r2, #0
 8022c60:	701a      	strb	r2, [r3, #0]
		break;
 8022c62:	e01d      	b.n	8022ca0 <glcd_flip_screen+0x78>
	case XRL_YBT:	//X=R->L,	Y=B->T,	position(0,0)=(R,B)
		glcd_command(GLCD_CMD_HORIZONTAL_NORMAL);
 8022c64:	20a0      	movs	r0, #160	; 0xa0
 8022c66:	f7ff fd93 	bl	8022790 <glcd_command>
		glcd_command(GLCD_CMD_VERTICAL_REVERSE);
 8022c6a:	20c8      	movs	r0, #200	; 0xc8
 8022c6c:	f7ff fd90 	bl	8022790 <glcd_command>
		glcd_flipped = 1;
 8022c70:	4b0d      	ldr	r3, [pc, #52]	; (8022ca8 <glcd_flip_screen+0x80>)
 8022c72:	2201      	movs	r2, #1
 8022c74:	701a      	strb	r2, [r3, #0]
		break;
 8022c76:	e013      	b.n	8022ca0 <glcd_flip_screen+0x78>
	case XBT_YLR:	//X=B->T,	Y=L->R,	position(0,0)=(B,L)
		glcd_command(GLCD_CMD_HORIZONTAL_REVERSE);
 8022c78:	20a1      	movs	r0, #161	; 0xa1
 8022c7a:	f7ff fd89 	bl	8022790 <glcd_command>
		glcd_command(GLCD_CMD_VERTICAL_REVERSE);
 8022c7e:	20c8      	movs	r0, #200	; 0xc8
 8022c80:	f7ff fd86 	bl	8022790 <glcd_command>
		glcd_flipped = 2;
 8022c84:	4b08      	ldr	r3, [pc, #32]	; (8022ca8 <glcd_flip_screen+0x80>)
 8022c86:	2202      	movs	r2, #2
 8022c88:	701a      	strb	r2, [r3, #0]
		break;
 8022c8a:	e009      	b.n	8022ca0 <glcd_flip_screen+0x78>
	case XTB_YRL:	//X=T->B,	Y=R->L,	position(0,0)=(T,R)
		glcd_command(GLCD_CMD_HORIZONTAL_NORMAL);
 8022c8c:	20a0      	movs	r0, #160	; 0xa0
 8022c8e:	f7ff fd7f 	bl	8022790 <glcd_command>
		glcd_command(GLCD_CMD_VERTICAL_NORMAL);
 8022c92:	20c0      	movs	r0, #192	; 0xc0
 8022c94:	f7ff fd7c 	bl	8022790 <glcd_command>
		glcd_flipped = 3;
 8022c98:	4b03      	ldr	r3, [pc, #12]	; (8022ca8 <glcd_flip_screen+0x80>)
 8022c9a:	2203      	movs	r2, #3
 8022c9c:	701a      	strb	r2, [r3, #0]
		break;
 8022c9e:	bf00      	nop
	}
}
 8022ca0:	bf00      	nop
 8022ca2:	3708      	adds	r7, #8
 8022ca4:	46bd      	mov	sp, r7
 8022ca6:	bd80      	pop	{r7, pc}
 8022ca8:	20000396 	.word	0x20000396

08022cac <glcd_contrast>:
	glcd_refresh();
}
/*
 *  set contrast of st7565
 */
void glcd_contrast(char resistor_ratio, char contrast) {
 8022cac:	b580      	push	{r7, lr}
 8022cae:	b082      	sub	sp, #8
 8022cb0:	af00      	add	r7, sp, #0
 8022cb2:	4603      	mov	r3, r0
 8022cb4:	460a      	mov	r2, r1
 8022cb6:	71fb      	strb	r3, [r7, #7]
 8022cb8:	4613      	mov	r3, r2
 8022cba:	71bb      	strb	r3, [r7, #6]
	if (resistor_ratio > 7 || contrast > 63)
 8022cbc:	79fb      	ldrb	r3, [r7, #7]
 8022cbe:	2b07      	cmp	r3, #7
 8022cc0:	d811      	bhi.n	8022ce6 <glcd_contrast+0x3a>
 8022cc2:	79bb      	ldrb	r3, [r7, #6]
 8022cc4:	2b3f      	cmp	r3, #63	; 0x3f
 8022cc6:	d80e      	bhi.n	8022ce6 <glcd_contrast+0x3a>
		return;

	glcd_command(GLCD_CMD_RESISTOR | resistor_ratio);
 8022cc8:	79fb      	ldrb	r3, [r7, #7]
 8022cca:	f043 0320 	orr.w	r3, r3, #32
 8022cce:	b2db      	uxtb	r3, r3
 8022cd0:	4618      	mov	r0, r3
 8022cd2:	f7ff fd5d 	bl	8022790 <glcd_command>
	glcd_command(GLCD_CMD_VOLUME_MODE);
 8022cd6:	2081      	movs	r0, #129	; 0x81
 8022cd8:	f7ff fd5a 	bl	8022790 <glcd_command>
	glcd_command(contrast);
 8022cdc:	79bb      	ldrb	r3, [r7, #6]
 8022cde:	4618      	mov	r0, r3
 8022ce0:	f7ff fd56 	bl	8022790 <glcd_command>
 8022ce4:	e000      	b.n	8022ce8 <glcd_contrast+0x3c>
		return;
 8022ce6:	bf00      	nop
}
 8022ce8:	3708      	adds	r7, #8
 8022cea:	46bd      	mov	sp, r7
 8022cec:	bd80      	pop	{r7, pc}
	...

08022cf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8022cf0:	b480      	push	{r7}
 8022cf2:	b083      	sub	sp, #12
 8022cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8022cf6:	2300      	movs	r3, #0
 8022cf8:	607b      	str	r3, [r7, #4]
 8022cfa:	4b10      	ldr	r3, [pc, #64]	; (8022d3c <HAL_MspInit+0x4c>)
 8022cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022cfe:	4a0f      	ldr	r2, [pc, #60]	; (8022d3c <HAL_MspInit+0x4c>)
 8022d00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8022d04:	6453      	str	r3, [r2, #68]	; 0x44
 8022d06:	4b0d      	ldr	r3, [pc, #52]	; (8022d3c <HAL_MspInit+0x4c>)
 8022d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022d0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8022d0e:	607b      	str	r3, [r7, #4]
 8022d10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8022d12:	2300      	movs	r3, #0
 8022d14:	603b      	str	r3, [r7, #0]
 8022d16:	4b09      	ldr	r3, [pc, #36]	; (8022d3c <HAL_MspInit+0x4c>)
 8022d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022d1a:	4a08      	ldr	r2, [pc, #32]	; (8022d3c <HAL_MspInit+0x4c>)
 8022d1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8022d20:	6413      	str	r3, [r2, #64]	; 0x40
 8022d22:	4b06      	ldr	r3, [pc, #24]	; (8022d3c <HAL_MspInit+0x4c>)
 8022d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8022d2a:	603b      	str	r3, [r7, #0]
 8022d2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8022d2e:	bf00      	nop
 8022d30:	370c      	adds	r7, #12
 8022d32:	46bd      	mov	sp, r7
 8022d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022d38:	4770      	bx	lr
 8022d3a:	bf00      	nop
 8022d3c:	40023800 	.word	0x40023800

08022d40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8022d40:	b580      	push	{r7, lr}
 8022d42:	b08c      	sub	sp, #48	; 0x30
 8022d44:	af00      	add	r7, sp, #0
 8022d46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8022d48:	2300      	movs	r3, #0
 8022d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8022d4c:	2300      	movs	r3, #0
 8022d4e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8022d50:	2200      	movs	r2, #0
 8022d52:	6879      	ldr	r1, [r7, #4]
 8022d54:	2019      	movs	r0, #25
 8022d56:	f000 fc5d 	bl	8023614 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8022d5a:	2019      	movs	r0, #25
 8022d5c:	f000 fc76 	bl	802364c <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8022d60:	2300      	movs	r3, #0
 8022d62:	60fb      	str	r3, [r7, #12]
 8022d64:	4b1f      	ldr	r3, [pc, #124]	; (8022de4 <HAL_InitTick+0xa4>)
 8022d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022d68:	4a1e      	ldr	r2, [pc, #120]	; (8022de4 <HAL_InitTick+0xa4>)
 8022d6a:	f043 0301 	orr.w	r3, r3, #1
 8022d6e:	6453      	str	r3, [r2, #68]	; 0x44
 8022d70:	4b1c      	ldr	r3, [pc, #112]	; (8022de4 <HAL_InitTick+0xa4>)
 8022d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022d74:	f003 0301 	and.w	r3, r3, #1
 8022d78:	60fb      	str	r3, [r7, #12]
 8022d7a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8022d7c:	f107 0210 	add.w	r2, r7, #16
 8022d80:	f107 0314 	add.w	r3, r7, #20
 8022d84:	4611      	mov	r1, r2
 8022d86:	4618      	mov	r0, r3
 8022d88:	f005 fa5e 	bl	8028248 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8022d8c:	f005 fa48 	bl	8028220 <HAL_RCC_GetPCLK2Freq>
 8022d90:	4603      	mov	r3, r0
 8022d92:	005b      	lsls	r3, r3, #1
 8022d94:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8022d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022d98:	4a13      	ldr	r2, [pc, #76]	; (8022de8 <HAL_InitTick+0xa8>)
 8022d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8022d9e:	0c9b      	lsrs	r3, r3, #18
 8022da0:	3b01      	subs	r3, #1
 8022da2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8022da4:	4b11      	ldr	r3, [pc, #68]	; (8022dec <HAL_InitTick+0xac>)
 8022da6:	4a12      	ldr	r2, [pc, #72]	; (8022df0 <HAL_InitTick+0xb0>)
 8022da8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8022daa:	4b10      	ldr	r3, [pc, #64]	; (8022dec <HAL_InitTick+0xac>)
 8022dac:	f240 32e7 	movw	r2, #999	; 0x3e7
 8022db0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8022db2:	4a0e      	ldr	r2, [pc, #56]	; (8022dec <HAL_InitTick+0xac>)
 8022db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8022db6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8022db8:	4b0c      	ldr	r3, [pc, #48]	; (8022dec <HAL_InitTick+0xac>)
 8022dba:	2200      	movs	r2, #0
 8022dbc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8022dbe:	4b0b      	ldr	r3, [pc, #44]	; (8022dec <HAL_InitTick+0xac>)
 8022dc0:	2200      	movs	r2, #0
 8022dc2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8022dc4:	4809      	ldr	r0, [pc, #36]	; (8022dec <HAL_InitTick+0xac>)
 8022dc6:	f006 ff0a 	bl	8029bde <HAL_TIM_Base_Init>
 8022dca:	4603      	mov	r3, r0
 8022dcc:	2b00      	cmp	r3, #0
 8022dce:	d104      	bne.n	8022dda <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8022dd0:	4806      	ldr	r0, [pc, #24]	; (8022dec <HAL_InitTick+0xac>)
 8022dd2:	f006 ff2f 	bl	8029c34 <HAL_TIM_Base_Start_IT>
 8022dd6:	4603      	mov	r3, r0
 8022dd8:	e000      	b.n	8022ddc <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8022dda:	2301      	movs	r3, #1
}
 8022ddc:	4618      	mov	r0, r3
 8022dde:	3730      	adds	r7, #48	; 0x30
 8022de0:	46bd      	mov	sp, r7
 8022de2:	bd80      	pop	{r7, pc}
 8022de4:	40023800 	.word	0x40023800
 8022de8:	431bde83 	.word	0x431bde83
 8022dec:	200015a0 	.word	0x200015a0
 8022df0:	40010000 	.word	0x40010000

08022df4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8022df4:	b480      	push	{r7}
 8022df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8022df8:	e7fe      	b.n	8022df8 <NMI_Handler+0x4>

08022dfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8022dfa:	b480      	push	{r7}
 8022dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8022dfe:	e7fe      	b.n	8022dfe <HardFault_Handler+0x4>

08022e00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8022e00:	b480      	push	{r7}
 8022e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8022e04:	e7fe      	b.n	8022e04 <MemManage_Handler+0x4>

08022e06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8022e06:	b480      	push	{r7}
 8022e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8022e0a:	e7fe      	b.n	8022e0a <BusFault_Handler+0x4>

08022e0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8022e0c:	b480      	push	{r7}
 8022e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8022e10:	e7fe      	b.n	8022e10 <UsageFault_Handler+0x4>

08022e12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8022e12:	b480      	push	{r7}
 8022e14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8022e16:	bf00      	nop
 8022e18:	46bd      	mov	sp, r7
 8022e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022e1e:	4770      	bx	lr

08022e20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8022e20:	b480      	push	{r7}
 8022e22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8022e24:	bf00      	nop
 8022e26:	46bd      	mov	sp, r7
 8022e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022e2c:	4770      	bx	lr

08022e2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8022e2e:	b480      	push	{r7}
 8022e30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8022e32:	bf00      	nop
 8022e34:	46bd      	mov	sp, r7
 8022e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022e3a:	4770      	bx	lr

08022e3c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8022e3c:	b580      	push	{r7, lr}
 8022e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8022e40:	4802      	ldr	r0, [pc, #8]	; (8022e4c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8022e42:	f006 ff8f 	bl	8029d64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8022e46:	bf00      	nop
 8022e48:	bd80      	pop	{r7, pc}
 8022e4a:	bf00      	nop
 8022e4c:	200015a0 	.word	0x200015a0

08022e50 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8022e50:	b580      	push	{r7, lr}
 8022e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8022e54:	4802      	ldr	r0, [pc, #8]	; (8022e60 <USART2_IRQHandler+0x10>)
 8022e56:	f007 ff8b 	bl	802ad70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8022e5a:	bf00      	nop
 8022e5c:	bd80      	pop	{r7, pc}
 8022e5e:	bf00      	nop
 8022e60:	20001660 	.word	0x20001660

08022e64 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8022e64:	b580      	push	{r7, lr}
 8022e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8022e68:	4802      	ldr	r0, [pc, #8]	; (8022e74 <USART3_IRQHandler+0x10>)
 8022e6a:	f007 ff81 	bl	802ad70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8022e6e:	bf00      	nop
 8022e70:	bd80      	pop	{r7, pc}
 8022e72:	bf00      	nop
 8022e74:	20001620 	.word	0x20001620

08022e78 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8022e78:	b580      	push	{r7, lr}
 8022e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8022e7c:	4802      	ldr	r0, [pc, #8]	; (8022e88 <SDIO_IRQHandler+0x10>)
 8022e7e:	f005 ffe9 	bl	8028e54 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8022e82:	bf00      	nop
 8022e84:	bd80      	pop	{r7, pc}
 8022e86:	bf00      	nop
 8022e88:	20001514 	.word	0x20001514

08022e8c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8022e8c:	b580      	push	{r7, lr}
 8022e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8022e90:	4802      	ldr	r0, [pc, #8]	; (8022e9c <DMA2_Stream3_IRQHandler+0x10>)
 8022e92:	f000 fd99 	bl	80239c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8022e96:	bf00      	nop
 8022e98:	bd80      	pop	{r7, pc}
 8022e9a:	bf00      	nop
 8022e9c:	20001454 	.word	0x20001454

08022ea0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8022ea0:	b580      	push	{r7, lr}
 8022ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8022ea4:	4802      	ldr	r0, [pc, #8]	; (8022eb0 <OTG_FS_IRQHandler+0x10>)
 8022ea6:	f003 fd60 	bl	802696a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8022eaa:	bf00      	nop
 8022eac:	bd80      	pop	{r7, pc}
 8022eae:	bf00      	nop
 8022eb0:	20006c74 	.word	0x20006c74

08022eb4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8022eb4:	b580      	push	{r7, lr}
 8022eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8022eb8:	4802      	ldr	r0, [pc, #8]	; (8022ec4 <DMA2_Stream6_IRQHandler+0x10>)
 8022eba:	f000 fd85 	bl	80239c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8022ebe:	bf00      	nop
 8022ec0:	bd80      	pop	{r7, pc}
 8022ec2:	bf00      	nop
 8022ec4:	200014b4 	.word	0x200014b4

08022ec8 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8022ec8:	b580      	push	{r7, lr}
 8022eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8022ecc:	4802      	ldr	r0, [pc, #8]	; (8022ed8 <OTG_HS_IRQHandler+0x10>)
 8022ece:	f002 f819 	bl	8024f04 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8022ed2:	bf00      	nop
 8022ed4:	bd80      	pop	{r7, pc}
 8022ed6:	bf00      	nop
 8022ed8:	20007454 	.word	0x20007454

08022edc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8022edc:	b580      	push	{r7, lr}
 8022ede:	b086      	sub	sp, #24
 8022ee0:	af00      	add	r7, sp, #0
 8022ee2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8022ee4:	4a14      	ldr	r2, [pc, #80]	; (8022f38 <_sbrk+0x5c>)
 8022ee6:	4b15      	ldr	r3, [pc, #84]	; (8022f3c <_sbrk+0x60>)
 8022ee8:	1ad3      	subs	r3, r2, r3
 8022eea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8022eec:	697b      	ldr	r3, [r7, #20]
 8022eee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8022ef0:	4b13      	ldr	r3, [pc, #76]	; (8022f40 <_sbrk+0x64>)
 8022ef2:	681b      	ldr	r3, [r3, #0]
 8022ef4:	2b00      	cmp	r3, #0
 8022ef6:	d102      	bne.n	8022efe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8022ef8:	4b11      	ldr	r3, [pc, #68]	; (8022f40 <_sbrk+0x64>)
 8022efa:	4a12      	ldr	r2, [pc, #72]	; (8022f44 <_sbrk+0x68>)
 8022efc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8022efe:	4b10      	ldr	r3, [pc, #64]	; (8022f40 <_sbrk+0x64>)
 8022f00:	681a      	ldr	r2, [r3, #0]
 8022f02:	687b      	ldr	r3, [r7, #4]
 8022f04:	4413      	add	r3, r2
 8022f06:	693a      	ldr	r2, [r7, #16]
 8022f08:	429a      	cmp	r2, r3
 8022f0a:	d207      	bcs.n	8022f1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8022f0c:	f011 fe70 	bl	8034bf0 <__errno>
 8022f10:	4602      	mov	r2, r0
 8022f12:	230c      	movs	r3, #12
 8022f14:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8022f16:	f04f 33ff 	mov.w	r3, #4294967295
 8022f1a:	e009      	b.n	8022f30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8022f1c:	4b08      	ldr	r3, [pc, #32]	; (8022f40 <_sbrk+0x64>)
 8022f1e:	681b      	ldr	r3, [r3, #0]
 8022f20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8022f22:	4b07      	ldr	r3, [pc, #28]	; (8022f40 <_sbrk+0x64>)
 8022f24:	681a      	ldr	r2, [r3, #0]
 8022f26:	687b      	ldr	r3, [r7, #4]
 8022f28:	4413      	add	r3, r2
 8022f2a:	4a05      	ldr	r2, [pc, #20]	; (8022f40 <_sbrk+0x64>)
 8022f2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8022f2e:	68fb      	ldr	r3, [r7, #12]
}
 8022f30:	4618      	mov	r0, r3
 8022f32:	3718      	adds	r7, #24
 8022f34:	46bd      	mov	sp, r7
 8022f36:	bd80      	pop	{r7, pc}
 8022f38:	20020000 	.word	0x20020000
 8022f3c:	00001000 	.word	0x00001000
 8022f40:	20000398 	.word	0x20000398
 8022f44:	20007720 	.word	0x20007720

08022f48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8022f48:	b480      	push	{r7}
 8022f4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8022f4c:	4b06      	ldr	r3, [pc, #24]	; (8022f68 <SystemInit+0x20>)
 8022f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8022f52:	4a05      	ldr	r2, [pc, #20]	; (8022f68 <SystemInit+0x20>)
 8022f54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8022f58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  //SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
#endif
}
 8022f5c:	bf00      	nop
 8022f5e:	46bd      	mov	sp, r7
 8022f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022f64:	4770      	bx	lr
 8022f66:	bf00      	nop
 8022f68:	e000ed00 	.word	0xe000ed00

08022f6c <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8022f6c:	b580      	push	{r7, lr}
 8022f6e:	b08e      	sub	sp, #56	; 0x38
 8022f70:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8022f72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8022f76:	2200      	movs	r2, #0
 8022f78:	601a      	str	r2, [r3, #0]
 8022f7a:	605a      	str	r2, [r3, #4]
 8022f7c:	609a      	str	r2, [r3, #8]
 8022f7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8022f80:	f107 0320 	add.w	r3, r7, #32
 8022f84:	2200      	movs	r2, #0
 8022f86:	601a      	str	r2, [r3, #0]
 8022f88:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8022f8a:	1d3b      	adds	r3, r7, #4
 8022f8c:	2200      	movs	r2, #0
 8022f8e:	601a      	str	r2, [r3, #0]
 8022f90:	605a      	str	r2, [r3, #4]
 8022f92:	609a      	str	r2, [r3, #8]
 8022f94:	60da      	str	r2, [r3, #12]
 8022f96:	611a      	str	r2, [r3, #16]
 8022f98:	615a      	str	r2, [r3, #20]
 8022f9a:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8022f9c:	4b2c      	ldr	r3, [pc, #176]	; (8023050 <MX_TIM4_Init+0xe4>)
 8022f9e:	4a2d      	ldr	r2, [pc, #180]	; (8023054 <MX_TIM4_Init+0xe8>)
 8022fa0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 42-1;
 8022fa2:	4b2b      	ldr	r3, [pc, #172]	; (8023050 <MX_TIM4_Init+0xe4>)
 8022fa4:	2229      	movs	r2, #41	; 0x29
 8022fa6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8022fa8:	4b29      	ldr	r3, [pc, #164]	; (8023050 <MX_TIM4_Init+0xe4>)
 8022faa:	2200      	movs	r2, #0
 8022fac:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 500-1;
 8022fae:	4b28      	ldr	r3, [pc, #160]	; (8023050 <MX_TIM4_Init+0xe4>)
 8022fb0:	f240 12f3 	movw	r2, #499	; 0x1f3
 8022fb4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8022fb6:	4b26      	ldr	r3, [pc, #152]	; (8023050 <MX_TIM4_Init+0xe4>)
 8022fb8:	2200      	movs	r2, #0
 8022fba:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8022fbc:	4b24      	ldr	r3, [pc, #144]	; (8023050 <MX_TIM4_Init+0xe4>)
 8022fbe:	2200      	movs	r2, #0
 8022fc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8022fc2:	4823      	ldr	r0, [pc, #140]	; (8023050 <MX_TIM4_Init+0xe4>)
 8022fc4:	f006 fe0b 	bl	8029bde <HAL_TIM_Base_Init>
 8022fc8:	4603      	mov	r3, r0
 8022fca:	2b00      	cmp	r3, #0
 8022fcc:	d001      	beq.n	8022fd2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8022fce:	f7ff f8fb 	bl	80221c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8022fd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8022fd6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8022fd8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8022fdc:	4619      	mov	r1, r3
 8022fde:	481c      	ldr	r0, [pc, #112]	; (8023050 <MX_TIM4_Init+0xe4>)
 8022fe0:	f007 f88e 	bl	802a100 <HAL_TIM_ConfigClockSource>
 8022fe4:	4603      	mov	r3, r0
 8022fe6:	2b00      	cmp	r3, #0
 8022fe8:	d001      	beq.n	8022fee <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8022fea:	f7ff f8ed 	bl	80221c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8022fee:	4818      	ldr	r0, [pc, #96]	; (8023050 <MX_TIM4_Init+0xe4>)
 8022ff0:	f006 fe44 	bl	8029c7c <HAL_TIM_PWM_Init>
 8022ff4:	4603      	mov	r3, r0
 8022ff6:	2b00      	cmp	r3, #0
 8022ff8:	d001      	beq.n	8022ffe <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8022ffa:	f7ff f8e5 	bl	80221c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8022ffe:	2300      	movs	r3, #0
 8023000:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8023002:	2300      	movs	r3, #0
 8023004:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8023006:	f107 0320 	add.w	r3, r7, #32
 802300a:	4619      	mov	r1, r3
 802300c:	4810      	ldr	r0, [pc, #64]	; (8023050 <MX_TIM4_Init+0xe4>)
 802300e:	f007 fc67 	bl	802a8e0 <HAL_TIMEx_MasterConfigSynchronization>
 8023012:	4603      	mov	r3, r0
 8023014:	2b00      	cmp	r3, #0
 8023016:	d001      	beq.n	802301c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8023018:	f7ff f8d6 	bl	80221c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 802301c:	2360      	movs	r3, #96	; 0x60
 802301e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 250-1;
 8023020:	23f9      	movs	r3, #249	; 0xf9
 8023022:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8023024:	2302      	movs	r3, #2
 8023026:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8023028:	2300      	movs	r3, #0
 802302a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 802302c:	1d3b      	adds	r3, r7, #4
 802302e:	220c      	movs	r2, #12
 8023030:	4619      	mov	r1, r3
 8023032:	4807      	ldr	r0, [pc, #28]	; (8023050 <MX_TIM4_Init+0xe4>)
 8023034:	f006 ff9e 	bl	8029f74 <HAL_TIM_PWM_ConfigChannel>
 8023038:	4603      	mov	r3, r0
 802303a:	2b00      	cmp	r3, #0
 802303c:	d001      	beq.n	8023042 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 802303e:	f7ff f8c3 	bl	80221c8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 8023042:	4803      	ldr	r0, [pc, #12]	; (8023050 <MX_TIM4_Init+0xe4>)
 8023044:	f000 f82a 	bl	802309c <HAL_TIM_MspPostInit>

}
 8023048:	bf00      	nop
 802304a:	3738      	adds	r7, #56	; 0x38
 802304c:	46bd      	mov	sp, r7
 802304e:	bd80      	pop	{r7, pc}
 8023050:	200015e0 	.word	0x200015e0
 8023054:	40000800 	.word	0x40000800

08023058 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8023058:	b480      	push	{r7}
 802305a:	b085      	sub	sp, #20
 802305c:	af00      	add	r7, sp, #0
 802305e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8023060:	687b      	ldr	r3, [r7, #4]
 8023062:	681b      	ldr	r3, [r3, #0]
 8023064:	4a0b      	ldr	r2, [pc, #44]	; (8023094 <HAL_TIM_Base_MspInit+0x3c>)
 8023066:	4293      	cmp	r3, r2
 8023068:	d10d      	bne.n	8023086 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 802306a:	2300      	movs	r3, #0
 802306c:	60fb      	str	r3, [r7, #12]
 802306e:	4b0a      	ldr	r3, [pc, #40]	; (8023098 <HAL_TIM_Base_MspInit+0x40>)
 8023070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023072:	4a09      	ldr	r2, [pc, #36]	; (8023098 <HAL_TIM_Base_MspInit+0x40>)
 8023074:	f043 0304 	orr.w	r3, r3, #4
 8023078:	6413      	str	r3, [r2, #64]	; 0x40
 802307a:	4b07      	ldr	r3, [pc, #28]	; (8023098 <HAL_TIM_Base_MspInit+0x40>)
 802307c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802307e:	f003 0304 	and.w	r3, r3, #4
 8023082:	60fb      	str	r3, [r7, #12]
 8023084:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8023086:	bf00      	nop
 8023088:	3714      	adds	r7, #20
 802308a:	46bd      	mov	sp, r7
 802308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023090:	4770      	bx	lr
 8023092:	bf00      	nop
 8023094:	40000800 	.word	0x40000800
 8023098:	40023800 	.word	0x40023800

0802309c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 802309c:	b580      	push	{r7, lr}
 802309e:	b088      	sub	sp, #32
 80230a0:	af00      	add	r7, sp, #0
 80230a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80230a4:	f107 030c 	add.w	r3, r7, #12
 80230a8:	2200      	movs	r2, #0
 80230aa:	601a      	str	r2, [r3, #0]
 80230ac:	605a      	str	r2, [r3, #4]
 80230ae:	609a      	str	r2, [r3, #8]
 80230b0:	60da      	str	r2, [r3, #12]
 80230b2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 80230b4:	687b      	ldr	r3, [r7, #4]
 80230b6:	681b      	ldr	r3, [r3, #0]
 80230b8:	4a12      	ldr	r2, [pc, #72]	; (8023104 <HAL_TIM_MspPostInit+0x68>)
 80230ba:	4293      	cmp	r3, r2
 80230bc:	d11e      	bne.n	80230fc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80230be:	2300      	movs	r3, #0
 80230c0:	60bb      	str	r3, [r7, #8]
 80230c2:	4b11      	ldr	r3, [pc, #68]	; (8023108 <HAL_TIM_MspPostInit+0x6c>)
 80230c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80230c6:	4a10      	ldr	r2, [pc, #64]	; (8023108 <HAL_TIM_MspPostInit+0x6c>)
 80230c8:	f043 0302 	orr.w	r3, r3, #2
 80230cc:	6313      	str	r3, [r2, #48]	; 0x30
 80230ce:	4b0e      	ldr	r3, [pc, #56]	; (8023108 <HAL_TIM_MspPostInit+0x6c>)
 80230d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80230d2:	f003 0302 	and.w	r3, r3, #2
 80230d6:	60bb      	str	r3, [r7, #8]
 80230d8:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = DISP_LEDA_Pin;
 80230da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80230de:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80230e0:	2302      	movs	r3, #2
 80230e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80230e4:	2300      	movs	r3, #0
 80230e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80230e8:	2300      	movs	r3, #0
 80230ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80230ec:	2302      	movs	r3, #2
 80230ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISP_LEDA_GPIO_Port, &GPIO_InitStruct);
 80230f0:	f107 030c 	add.w	r3, r7, #12
 80230f4:	4619      	mov	r1, r3
 80230f6:	4805      	ldr	r0, [pc, #20]	; (802310c <HAL_TIM_MspPostInit+0x70>)
 80230f8:	f001 f9b0 	bl	802445c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80230fc:	bf00      	nop
 80230fe:	3720      	adds	r7, #32
 8023100:	46bd      	mov	sp, r7
 8023102:	bd80      	pop	{r7, pc}
 8023104:	40000800 	.word	0x40000800
 8023108:	40023800 	.word	0x40023800
 802310c:	40020400 	.word	0x40020400

08023110 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8023110:	b580      	push	{r7, lr}
 8023112:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8023114:	4b11      	ldr	r3, [pc, #68]	; (802315c <MX_USART2_UART_Init+0x4c>)
 8023116:	4a12      	ldr	r2, [pc, #72]	; (8023160 <MX_USART2_UART_Init+0x50>)
 8023118:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 802311a:	4b10      	ldr	r3, [pc, #64]	; (802315c <MX_USART2_UART_Init+0x4c>)
 802311c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8023120:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8023122:	4b0e      	ldr	r3, [pc, #56]	; (802315c <MX_USART2_UART_Init+0x4c>)
 8023124:	2200      	movs	r2, #0
 8023126:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8023128:	4b0c      	ldr	r3, [pc, #48]	; (802315c <MX_USART2_UART_Init+0x4c>)
 802312a:	2200      	movs	r2, #0
 802312c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 802312e:	4b0b      	ldr	r3, [pc, #44]	; (802315c <MX_USART2_UART_Init+0x4c>)
 8023130:	2200      	movs	r2, #0
 8023132:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8023134:	4b09      	ldr	r3, [pc, #36]	; (802315c <MX_USART2_UART_Init+0x4c>)
 8023136:	220c      	movs	r2, #12
 8023138:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 802313a:	4b08      	ldr	r3, [pc, #32]	; (802315c <MX_USART2_UART_Init+0x4c>)
 802313c:	2200      	movs	r2, #0
 802313e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8023140:	4b06      	ldr	r3, [pc, #24]	; (802315c <MX_USART2_UART_Init+0x4c>)
 8023142:	2200      	movs	r2, #0
 8023144:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8023146:	4805      	ldr	r0, [pc, #20]	; (802315c <MX_USART2_UART_Init+0x4c>)
 8023148:	f007 fc5a 	bl	802aa00 <HAL_UART_Init>
 802314c:	4603      	mov	r3, r0
 802314e:	2b00      	cmp	r3, #0
 8023150:	d001      	beq.n	8023156 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8023152:	f7ff f839 	bl	80221c8 <Error_Handler>
  }

}
 8023156:	bf00      	nop
 8023158:	bd80      	pop	{r7, pc}
 802315a:	bf00      	nop
 802315c:	20001660 	.word	0x20001660
 8023160:	40004400 	.word	0x40004400

08023164 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8023164:	b580      	push	{r7, lr}
 8023166:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8023168:	4b11      	ldr	r3, [pc, #68]	; (80231b0 <MX_USART3_UART_Init+0x4c>)
 802316a:	4a12      	ldr	r2, [pc, #72]	; (80231b4 <MX_USART3_UART_Init+0x50>)
 802316c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 802316e:	4b10      	ldr	r3, [pc, #64]	; (80231b0 <MX_USART3_UART_Init+0x4c>)
 8023170:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8023174:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8023176:	4b0e      	ldr	r3, [pc, #56]	; (80231b0 <MX_USART3_UART_Init+0x4c>)
 8023178:	2200      	movs	r2, #0
 802317a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 802317c:	4b0c      	ldr	r3, [pc, #48]	; (80231b0 <MX_USART3_UART_Init+0x4c>)
 802317e:	2200      	movs	r2, #0
 8023180:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8023182:	4b0b      	ldr	r3, [pc, #44]	; (80231b0 <MX_USART3_UART_Init+0x4c>)
 8023184:	2200      	movs	r2, #0
 8023186:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8023188:	4b09      	ldr	r3, [pc, #36]	; (80231b0 <MX_USART3_UART_Init+0x4c>)
 802318a:	220c      	movs	r2, #12
 802318c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 802318e:	4b08      	ldr	r3, [pc, #32]	; (80231b0 <MX_USART3_UART_Init+0x4c>)
 8023190:	2200      	movs	r2, #0
 8023192:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8023194:	4b06      	ldr	r3, [pc, #24]	; (80231b0 <MX_USART3_UART_Init+0x4c>)
 8023196:	2200      	movs	r2, #0
 8023198:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 802319a:	4805      	ldr	r0, [pc, #20]	; (80231b0 <MX_USART3_UART_Init+0x4c>)
 802319c:	f007 fc30 	bl	802aa00 <HAL_UART_Init>
 80231a0:	4603      	mov	r3, r0
 80231a2:	2b00      	cmp	r3, #0
 80231a4:	d001      	beq.n	80231aa <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80231a6:	f7ff f80f 	bl	80221c8 <Error_Handler>
  }

}
 80231aa:	bf00      	nop
 80231ac:	bd80      	pop	{r7, pc}
 80231ae:	bf00      	nop
 80231b0:	20001620 	.word	0x20001620
 80231b4:	40004800 	.word	0x40004800

080231b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80231b8:	b580      	push	{r7, lr}
 80231ba:	b08c      	sub	sp, #48	; 0x30
 80231bc:	af00      	add	r7, sp, #0
 80231be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80231c0:	f107 031c 	add.w	r3, r7, #28
 80231c4:	2200      	movs	r2, #0
 80231c6:	601a      	str	r2, [r3, #0]
 80231c8:	605a      	str	r2, [r3, #4]
 80231ca:	609a      	str	r2, [r3, #8]
 80231cc:	60da      	str	r2, [r3, #12]
 80231ce:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80231d0:	687b      	ldr	r3, [r7, #4]
 80231d2:	681b      	ldr	r3, [r3, #0]
 80231d4:	4a3a      	ldr	r2, [pc, #232]	; (80232c0 <HAL_UART_MspInit+0x108>)
 80231d6:	4293      	cmp	r3, r2
 80231d8:	d134      	bne.n	8023244 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80231da:	2300      	movs	r3, #0
 80231dc:	61bb      	str	r3, [r7, #24]
 80231de:	4b39      	ldr	r3, [pc, #228]	; (80232c4 <HAL_UART_MspInit+0x10c>)
 80231e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80231e2:	4a38      	ldr	r2, [pc, #224]	; (80232c4 <HAL_UART_MspInit+0x10c>)
 80231e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80231e8:	6413      	str	r3, [r2, #64]	; 0x40
 80231ea:	4b36      	ldr	r3, [pc, #216]	; (80232c4 <HAL_UART_MspInit+0x10c>)
 80231ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80231ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80231f2:	61bb      	str	r3, [r7, #24]
 80231f4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80231f6:	2300      	movs	r3, #0
 80231f8:	617b      	str	r3, [r7, #20]
 80231fa:	4b32      	ldr	r3, [pc, #200]	; (80232c4 <HAL_UART_MspInit+0x10c>)
 80231fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80231fe:	4a31      	ldr	r2, [pc, #196]	; (80232c4 <HAL_UART_MspInit+0x10c>)
 8023200:	f043 0308 	orr.w	r3, r3, #8
 8023204:	6313      	str	r3, [r2, #48]	; 0x30
 8023206:	4b2f      	ldr	r3, [pc, #188]	; (80232c4 <HAL_UART_MspInit+0x10c>)
 8023208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802320a:	f003 0308 	and.w	r3, r3, #8
 802320e:	617b      	str	r3, [r7, #20]
 8023210:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD6     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 8023212:	2360      	movs	r3, #96	; 0x60
 8023214:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8023216:	2302      	movs	r3, #2
 8023218:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802321a:	2300      	movs	r3, #0
 802321c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802321e:	2303      	movs	r3, #3
 8023220:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8023222:	2307      	movs	r3, #7
 8023224:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8023226:	f107 031c 	add.w	r3, r7, #28
 802322a:	4619      	mov	r1, r3
 802322c:	4826      	ldr	r0, [pc, #152]	; (80232c8 <HAL_UART_MspInit+0x110>)
 802322e:	f001 f915 	bl	802445c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8023232:	2200      	movs	r2, #0
 8023234:	2100      	movs	r1, #0
 8023236:	2026      	movs	r0, #38	; 0x26
 8023238:	f000 f9ec 	bl	8023614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 802323c:	2026      	movs	r0, #38	; 0x26
 802323e:	f000 fa05 	bl	802364c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8023242:	e039      	b.n	80232b8 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART3)
 8023244:	687b      	ldr	r3, [r7, #4]
 8023246:	681b      	ldr	r3, [r3, #0]
 8023248:	4a20      	ldr	r2, [pc, #128]	; (80232cc <HAL_UART_MspInit+0x114>)
 802324a:	4293      	cmp	r3, r2
 802324c:	d134      	bne.n	80232b8 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART3_CLK_ENABLE();
 802324e:	2300      	movs	r3, #0
 8023250:	613b      	str	r3, [r7, #16]
 8023252:	4b1c      	ldr	r3, [pc, #112]	; (80232c4 <HAL_UART_MspInit+0x10c>)
 8023254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023256:	4a1b      	ldr	r2, [pc, #108]	; (80232c4 <HAL_UART_MspInit+0x10c>)
 8023258:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 802325c:	6413      	str	r3, [r2, #64]	; 0x40
 802325e:	4b19      	ldr	r3, [pc, #100]	; (80232c4 <HAL_UART_MspInit+0x10c>)
 8023260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023262:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8023266:	613b      	str	r3, [r7, #16]
 8023268:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802326a:	2300      	movs	r3, #0
 802326c:	60fb      	str	r3, [r7, #12]
 802326e:	4b15      	ldr	r3, [pc, #84]	; (80232c4 <HAL_UART_MspInit+0x10c>)
 8023270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023272:	4a14      	ldr	r2, [pc, #80]	; (80232c4 <HAL_UART_MspInit+0x10c>)
 8023274:	f043 0302 	orr.w	r3, r3, #2
 8023278:	6313      	str	r3, [r2, #48]	; 0x30
 802327a:	4b12      	ldr	r3, [pc, #72]	; (80232c4 <HAL_UART_MspInit+0x10c>)
 802327c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802327e:	f003 0302 	and.w	r3, r3, #2
 8023282:	60fb      	str	r3, [r7, #12]
 8023284:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8023286:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 802328a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802328c:	2302      	movs	r3, #2
 802328e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8023290:	2300      	movs	r3, #0
 8023292:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8023294:	2303      	movs	r3, #3
 8023296:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8023298:	2307      	movs	r3, #7
 802329a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802329c:	f107 031c 	add.w	r3, r7, #28
 80232a0:	4619      	mov	r1, r3
 80232a2:	480b      	ldr	r0, [pc, #44]	; (80232d0 <HAL_UART_MspInit+0x118>)
 80232a4:	f001 f8da 	bl	802445c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80232a8:	2200      	movs	r2, #0
 80232aa:	2100      	movs	r1, #0
 80232ac:	2027      	movs	r0, #39	; 0x27
 80232ae:	f000 f9b1 	bl	8023614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80232b2:	2027      	movs	r0, #39	; 0x27
 80232b4:	f000 f9ca 	bl	802364c <HAL_NVIC_EnableIRQ>
}
 80232b8:	bf00      	nop
 80232ba:	3730      	adds	r7, #48	; 0x30
 80232bc:	46bd      	mov	sp, r7
 80232be:	bd80      	pop	{r7, pc}
 80232c0:	40004400 	.word	0x40004400
 80232c4:	40023800 	.word	0x40023800
 80232c8:	40020c00 	.word	0x40020c00
 80232cc:	40004800 	.word	0x40004800
 80232d0:	40020400 	.word	0x40020400

080232d4 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80232d4:	b580      	push	{r7, lr}
 80232d6:	b082      	sub	sp, #8
 80232d8:	af00      	add	r7, sp, #0
 80232da:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 80232dc:	687b      	ldr	r3, [r7, #4]
 80232de:	681b      	ldr	r3, [r3, #0]
 80232e0:	4a13      	ldr	r2, [pc, #76]	; (8023330 <HAL_UART_MspDeInit+0x5c>)
 80232e2:	4293      	cmp	r3, r2
 80232e4:	d10d      	bne.n	8023302 <HAL_UART_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 80232e6:	4b13      	ldr	r3, [pc, #76]	; (8023334 <HAL_UART_MspDeInit+0x60>)
 80232e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80232ea:	4a12      	ldr	r2, [pc, #72]	; (8023334 <HAL_UART_MspDeInit+0x60>)
 80232ec:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80232f0:	6413      	str	r3, [r2, #64]	; 0x40

    /**USART2 GPIO Configuration
    PD6     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_6|GPIO_PIN_5);
 80232f2:	2160      	movs	r1, #96	; 0x60
 80232f4:	4810      	ldr	r0, [pc, #64]	; (8023338 <HAL_UART_MspDeInit+0x64>)
 80232f6:	f001 fa4b 	bl	8024790 <HAL_GPIO_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80232fa:	2026      	movs	r0, #38	; 0x26
 80232fc:	f000 f9b4 	bl	8023668 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
}
 8023300:	e012      	b.n	8023328 <HAL_UART_MspDeInit+0x54>
  else if(uartHandle->Instance==USART3)
 8023302:	687b      	ldr	r3, [r7, #4]
 8023304:	681b      	ldr	r3, [r3, #0]
 8023306:	4a0d      	ldr	r2, [pc, #52]	; (802333c <HAL_UART_MspDeInit+0x68>)
 8023308:	4293      	cmp	r3, r2
 802330a:	d10d      	bne.n	8023328 <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART3_CLK_DISABLE();
 802330c:	4b09      	ldr	r3, [pc, #36]	; (8023334 <HAL_UART_MspDeInit+0x60>)
 802330e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023310:	4a08      	ldr	r2, [pc, #32]	; (8023334 <HAL_UART_MspDeInit+0x60>)
 8023312:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8023316:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 8023318:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 802331c:	4808      	ldr	r0, [pc, #32]	; (8023340 <HAL_UART_MspDeInit+0x6c>)
 802331e:	f001 fa37 	bl	8024790 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 8023322:	2027      	movs	r0, #39	; 0x27
 8023324:	f000 f9a0 	bl	8023668 <HAL_NVIC_DisableIRQ>
}
 8023328:	bf00      	nop
 802332a:	3708      	adds	r7, #8
 802332c:	46bd      	mov	sp, r7
 802332e:	bd80      	pop	{r7, pc}
 8023330:	40004400 	.word	0x40004400
 8023334:	40023800 	.word	0x40023800
 8023338:	40020c00 	.word	0x40020c00
 802333c:	40004800 	.word	0x40004800
 8023340:	40020400 	.word	0x40020400

08023344 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8023344:	f8df d034 	ldr.w	sp, [pc, #52]	; 802337c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8023348:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 802334a:	e003      	b.n	8023354 <LoopCopyDataInit>

0802334c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 802334c:	4b0c      	ldr	r3, [pc, #48]	; (8023380 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 802334e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8023350:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8023352:	3104      	adds	r1, #4

08023354 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8023354:	480b      	ldr	r0, [pc, #44]	; (8023384 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8023356:	4b0c      	ldr	r3, [pc, #48]	; (8023388 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8023358:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 802335a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 802335c:	d3f6      	bcc.n	802334c <CopyDataInit>
  ldr  r2, =_sbss
 802335e:	4a0b      	ldr	r2, [pc, #44]	; (802338c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8023360:	e002      	b.n	8023368 <LoopFillZerobss>

08023362 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8023362:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8023364:	f842 3b04 	str.w	r3, [r2], #4

08023368 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8023368:	4b09      	ldr	r3, [pc, #36]	; (8023390 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 802336a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 802336c:	d3f9      	bcc.n	8023362 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 802336e:	f7ff fdeb 	bl	8022f48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8023372:	f011 fc43 	bl	8034bfc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8023376:	f7fe fdd3 	bl	8021f20 <main>
  bx  lr    
 802337a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 802337c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8023380:	08038678 	.word	0x08038678
  ldr  r0, =_sdata
 8023384:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8023388:	20000370 	.word	0x20000370
  ldr  r2, =_sbss
 802338c:	20000370 	.word	0x20000370
  ldr  r3, = _ebss
 8023390:	2000771c 	.word	0x2000771c

08023394 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8023394:	e7fe      	b.n	8023394 <ADC_IRQHandler>
	...

08023398 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8023398:	b580      	push	{r7, lr}
 802339a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 802339c:	4b0e      	ldr	r3, [pc, #56]	; (80233d8 <HAL_Init+0x40>)
 802339e:	681b      	ldr	r3, [r3, #0]
 80233a0:	4a0d      	ldr	r2, [pc, #52]	; (80233d8 <HAL_Init+0x40>)
 80233a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80233a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80233a8:	4b0b      	ldr	r3, [pc, #44]	; (80233d8 <HAL_Init+0x40>)
 80233aa:	681b      	ldr	r3, [r3, #0]
 80233ac:	4a0a      	ldr	r2, [pc, #40]	; (80233d8 <HAL_Init+0x40>)
 80233ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80233b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80233b4:	4b08      	ldr	r3, [pc, #32]	; (80233d8 <HAL_Init+0x40>)
 80233b6:	681b      	ldr	r3, [r3, #0]
 80233b8:	4a07      	ldr	r2, [pc, #28]	; (80233d8 <HAL_Init+0x40>)
 80233ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80233be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80233c0:	2003      	movs	r0, #3
 80233c2:	f000 f91c 	bl	80235fe <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80233c6:	2000      	movs	r0, #0
 80233c8:	f7ff fcba 	bl	8022d40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80233cc:	f7ff fc90 	bl	8022cf0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80233d0:	2300      	movs	r3, #0
}
 80233d2:	4618      	mov	r0, r3
 80233d4:	bd80      	pop	{r7, pc}
 80233d6:	bf00      	nop
 80233d8:	40023c00 	.word	0x40023c00

080233dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80233dc:	b480      	push	{r7}
 80233de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80233e0:	4b06      	ldr	r3, [pc, #24]	; (80233fc <HAL_IncTick+0x20>)
 80233e2:	781b      	ldrb	r3, [r3, #0]
 80233e4:	461a      	mov	r2, r3
 80233e6:	4b06      	ldr	r3, [pc, #24]	; (8023400 <HAL_IncTick+0x24>)
 80233e8:	681b      	ldr	r3, [r3, #0]
 80233ea:	4413      	add	r3, r2
 80233ec:	4a04      	ldr	r2, [pc, #16]	; (8023400 <HAL_IncTick+0x24>)
 80233ee:	6013      	str	r3, [r2, #0]
}
 80233f0:	bf00      	nop
 80233f2:	46bd      	mov	sp, r7
 80233f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80233f8:	4770      	bx	lr
 80233fa:	bf00      	nop
 80233fc:	20000008 	.word	0x20000008
 8023400:	200016a0 	.word	0x200016a0

08023404 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8023404:	b480      	push	{r7}
 8023406:	af00      	add	r7, sp, #0
  return uwTick;
 8023408:	4b03      	ldr	r3, [pc, #12]	; (8023418 <HAL_GetTick+0x14>)
 802340a:	681b      	ldr	r3, [r3, #0]
}
 802340c:	4618      	mov	r0, r3
 802340e:	46bd      	mov	sp, r7
 8023410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023414:	4770      	bx	lr
 8023416:	bf00      	nop
 8023418:	200016a0 	.word	0x200016a0

0802341c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 802341c:	b580      	push	{r7, lr}
 802341e:	b084      	sub	sp, #16
 8023420:	af00      	add	r7, sp, #0
 8023422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8023424:	f7ff ffee 	bl	8023404 <HAL_GetTick>
 8023428:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 802342a:	687b      	ldr	r3, [r7, #4]
 802342c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 802342e:	68fb      	ldr	r3, [r7, #12]
 8023430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8023434:	d005      	beq.n	8023442 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8023436:	4b09      	ldr	r3, [pc, #36]	; (802345c <HAL_Delay+0x40>)
 8023438:	781b      	ldrb	r3, [r3, #0]
 802343a:	461a      	mov	r2, r3
 802343c:	68fb      	ldr	r3, [r7, #12]
 802343e:	4413      	add	r3, r2
 8023440:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8023442:	bf00      	nop
 8023444:	f7ff ffde 	bl	8023404 <HAL_GetTick>
 8023448:	4602      	mov	r2, r0
 802344a:	68bb      	ldr	r3, [r7, #8]
 802344c:	1ad3      	subs	r3, r2, r3
 802344e:	68fa      	ldr	r2, [r7, #12]
 8023450:	429a      	cmp	r2, r3
 8023452:	d8f7      	bhi.n	8023444 <HAL_Delay+0x28>
  {
  }
}
 8023454:	bf00      	nop
 8023456:	3710      	adds	r7, #16
 8023458:	46bd      	mov	sp, r7
 802345a:	bd80      	pop	{r7, pc}
 802345c:	20000008 	.word	0x20000008

08023460 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8023460:	b480      	push	{r7}
 8023462:	b085      	sub	sp, #20
 8023464:	af00      	add	r7, sp, #0
 8023466:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8023468:	687b      	ldr	r3, [r7, #4]
 802346a:	f003 0307 	and.w	r3, r3, #7
 802346e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8023470:	4b0c      	ldr	r3, [pc, #48]	; (80234a4 <__NVIC_SetPriorityGrouping+0x44>)
 8023472:	68db      	ldr	r3, [r3, #12]
 8023474:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8023476:	68ba      	ldr	r2, [r7, #8]
 8023478:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 802347c:	4013      	ands	r3, r2
 802347e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8023480:	68fb      	ldr	r3, [r7, #12]
 8023482:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8023484:	68bb      	ldr	r3, [r7, #8]
 8023486:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8023488:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 802348c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8023490:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8023492:	4a04      	ldr	r2, [pc, #16]	; (80234a4 <__NVIC_SetPriorityGrouping+0x44>)
 8023494:	68bb      	ldr	r3, [r7, #8]
 8023496:	60d3      	str	r3, [r2, #12]
}
 8023498:	bf00      	nop
 802349a:	3714      	adds	r7, #20
 802349c:	46bd      	mov	sp, r7
 802349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80234a2:	4770      	bx	lr
 80234a4:	e000ed00 	.word	0xe000ed00

080234a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80234a8:	b480      	push	{r7}
 80234aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80234ac:	4b04      	ldr	r3, [pc, #16]	; (80234c0 <__NVIC_GetPriorityGrouping+0x18>)
 80234ae:	68db      	ldr	r3, [r3, #12]
 80234b0:	0a1b      	lsrs	r3, r3, #8
 80234b2:	f003 0307 	and.w	r3, r3, #7
}
 80234b6:	4618      	mov	r0, r3
 80234b8:	46bd      	mov	sp, r7
 80234ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80234be:	4770      	bx	lr
 80234c0:	e000ed00 	.word	0xe000ed00

080234c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80234c4:	b480      	push	{r7}
 80234c6:	b083      	sub	sp, #12
 80234c8:	af00      	add	r7, sp, #0
 80234ca:	4603      	mov	r3, r0
 80234cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80234ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80234d2:	2b00      	cmp	r3, #0
 80234d4:	db0b      	blt.n	80234ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80234d6:	79fb      	ldrb	r3, [r7, #7]
 80234d8:	f003 021f 	and.w	r2, r3, #31
 80234dc:	4907      	ldr	r1, [pc, #28]	; (80234fc <__NVIC_EnableIRQ+0x38>)
 80234de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80234e2:	095b      	lsrs	r3, r3, #5
 80234e4:	2001      	movs	r0, #1
 80234e6:	fa00 f202 	lsl.w	r2, r0, r2
 80234ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80234ee:	bf00      	nop
 80234f0:	370c      	adds	r7, #12
 80234f2:	46bd      	mov	sp, r7
 80234f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80234f8:	4770      	bx	lr
 80234fa:	bf00      	nop
 80234fc:	e000e100 	.word	0xe000e100

08023500 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8023500:	b480      	push	{r7}
 8023502:	b083      	sub	sp, #12
 8023504:	af00      	add	r7, sp, #0
 8023506:	4603      	mov	r3, r0
 8023508:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 802350a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802350e:	2b00      	cmp	r3, #0
 8023510:	db10      	blt.n	8023534 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8023512:	79fb      	ldrb	r3, [r7, #7]
 8023514:	f003 021f 	and.w	r2, r3, #31
 8023518:	4909      	ldr	r1, [pc, #36]	; (8023540 <__NVIC_DisableIRQ+0x40>)
 802351a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802351e:	095b      	lsrs	r3, r3, #5
 8023520:	2001      	movs	r0, #1
 8023522:	fa00 f202 	lsl.w	r2, r0, r2
 8023526:	3320      	adds	r3, #32
 8023528:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 802352c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8023530:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8023534:	bf00      	nop
 8023536:	370c      	adds	r7, #12
 8023538:	46bd      	mov	sp, r7
 802353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802353e:	4770      	bx	lr
 8023540:	e000e100 	.word	0xe000e100

08023544 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8023544:	b480      	push	{r7}
 8023546:	b083      	sub	sp, #12
 8023548:	af00      	add	r7, sp, #0
 802354a:	4603      	mov	r3, r0
 802354c:	6039      	str	r1, [r7, #0]
 802354e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8023550:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8023554:	2b00      	cmp	r3, #0
 8023556:	db0a      	blt.n	802356e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8023558:	683b      	ldr	r3, [r7, #0]
 802355a:	b2da      	uxtb	r2, r3
 802355c:	490c      	ldr	r1, [pc, #48]	; (8023590 <__NVIC_SetPriority+0x4c>)
 802355e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8023562:	0112      	lsls	r2, r2, #4
 8023564:	b2d2      	uxtb	r2, r2
 8023566:	440b      	add	r3, r1
 8023568:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 802356c:	e00a      	b.n	8023584 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 802356e:	683b      	ldr	r3, [r7, #0]
 8023570:	b2da      	uxtb	r2, r3
 8023572:	4908      	ldr	r1, [pc, #32]	; (8023594 <__NVIC_SetPriority+0x50>)
 8023574:	79fb      	ldrb	r3, [r7, #7]
 8023576:	f003 030f 	and.w	r3, r3, #15
 802357a:	3b04      	subs	r3, #4
 802357c:	0112      	lsls	r2, r2, #4
 802357e:	b2d2      	uxtb	r2, r2
 8023580:	440b      	add	r3, r1
 8023582:	761a      	strb	r2, [r3, #24]
}
 8023584:	bf00      	nop
 8023586:	370c      	adds	r7, #12
 8023588:	46bd      	mov	sp, r7
 802358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802358e:	4770      	bx	lr
 8023590:	e000e100 	.word	0xe000e100
 8023594:	e000ed00 	.word	0xe000ed00

08023598 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8023598:	b480      	push	{r7}
 802359a:	b089      	sub	sp, #36	; 0x24
 802359c:	af00      	add	r7, sp, #0
 802359e:	60f8      	str	r0, [r7, #12]
 80235a0:	60b9      	str	r1, [r7, #8]
 80235a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80235a4:	68fb      	ldr	r3, [r7, #12]
 80235a6:	f003 0307 	and.w	r3, r3, #7
 80235aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80235ac:	69fb      	ldr	r3, [r7, #28]
 80235ae:	f1c3 0307 	rsb	r3, r3, #7
 80235b2:	2b04      	cmp	r3, #4
 80235b4:	bf28      	it	cs
 80235b6:	2304      	movcs	r3, #4
 80235b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80235ba:	69fb      	ldr	r3, [r7, #28]
 80235bc:	3304      	adds	r3, #4
 80235be:	2b06      	cmp	r3, #6
 80235c0:	d902      	bls.n	80235c8 <NVIC_EncodePriority+0x30>
 80235c2:	69fb      	ldr	r3, [r7, #28]
 80235c4:	3b03      	subs	r3, #3
 80235c6:	e000      	b.n	80235ca <NVIC_EncodePriority+0x32>
 80235c8:	2300      	movs	r3, #0
 80235ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80235cc:	f04f 32ff 	mov.w	r2, #4294967295
 80235d0:	69bb      	ldr	r3, [r7, #24]
 80235d2:	fa02 f303 	lsl.w	r3, r2, r3
 80235d6:	43da      	mvns	r2, r3
 80235d8:	68bb      	ldr	r3, [r7, #8]
 80235da:	401a      	ands	r2, r3
 80235dc:	697b      	ldr	r3, [r7, #20]
 80235de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80235e0:	f04f 31ff 	mov.w	r1, #4294967295
 80235e4:	697b      	ldr	r3, [r7, #20]
 80235e6:	fa01 f303 	lsl.w	r3, r1, r3
 80235ea:	43d9      	mvns	r1, r3
 80235ec:	687b      	ldr	r3, [r7, #4]
 80235ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80235f0:	4313      	orrs	r3, r2
         );
}
 80235f2:	4618      	mov	r0, r3
 80235f4:	3724      	adds	r7, #36	; 0x24
 80235f6:	46bd      	mov	sp, r7
 80235f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80235fc:	4770      	bx	lr

080235fe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80235fe:	b580      	push	{r7, lr}
 8023600:	b082      	sub	sp, #8
 8023602:	af00      	add	r7, sp, #0
 8023604:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8023606:	6878      	ldr	r0, [r7, #4]
 8023608:	f7ff ff2a 	bl	8023460 <__NVIC_SetPriorityGrouping>
}
 802360c:	bf00      	nop
 802360e:	3708      	adds	r7, #8
 8023610:	46bd      	mov	sp, r7
 8023612:	bd80      	pop	{r7, pc}

08023614 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8023614:	b580      	push	{r7, lr}
 8023616:	b086      	sub	sp, #24
 8023618:	af00      	add	r7, sp, #0
 802361a:	4603      	mov	r3, r0
 802361c:	60b9      	str	r1, [r7, #8]
 802361e:	607a      	str	r2, [r7, #4]
 8023620:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8023622:	2300      	movs	r3, #0
 8023624:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8023626:	f7ff ff3f 	bl	80234a8 <__NVIC_GetPriorityGrouping>
 802362a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 802362c:	687a      	ldr	r2, [r7, #4]
 802362e:	68b9      	ldr	r1, [r7, #8]
 8023630:	6978      	ldr	r0, [r7, #20]
 8023632:	f7ff ffb1 	bl	8023598 <NVIC_EncodePriority>
 8023636:	4602      	mov	r2, r0
 8023638:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802363c:	4611      	mov	r1, r2
 802363e:	4618      	mov	r0, r3
 8023640:	f7ff ff80 	bl	8023544 <__NVIC_SetPriority>
}
 8023644:	bf00      	nop
 8023646:	3718      	adds	r7, #24
 8023648:	46bd      	mov	sp, r7
 802364a:	bd80      	pop	{r7, pc}

0802364c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 802364c:	b580      	push	{r7, lr}
 802364e:	b082      	sub	sp, #8
 8023650:	af00      	add	r7, sp, #0
 8023652:	4603      	mov	r3, r0
 8023654:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8023656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802365a:	4618      	mov	r0, r3
 802365c:	f7ff ff32 	bl	80234c4 <__NVIC_EnableIRQ>
}
 8023660:	bf00      	nop
 8023662:	3708      	adds	r7, #8
 8023664:	46bd      	mov	sp, r7
 8023666:	bd80      	pop	{r7, pc}

08023668 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8023668:	b580      	push	{r7, lr}
 802366a:	b082      	sub	sp, #8
 802366c:	af00      	add	r7, sp, #0
 802366e:	4603      	mov	r3, r0
 8023670:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8023672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8023676:	4618      	mov	r0, r3
 8023678:	f7ff ff42 	bl	8023500 <__NVIC_DisableIRQ>
}
 802367c:	bf00      	nop
 802367e:	3708      	adds	r7, #8
 8023680:	46bd      	mov	sp, r7
 8023682:	bd80      	pop	{r7, pc}

08023684 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8023684:	b580      	push	{r7, lr}
 8023686:	b082      	sub	sp, #8
 8023688:	af00      	add	r7, sp, #0
 802368a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 802368c:	687b      	ldr	r3, [r7, #4]
 802368e:	2b00      	cmp	r3, #0
 8023690:	d101      	bne.n	8023696 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8023692:	2301      	movs	r3, #1
 8023694:	e00e      	b.n	80236b4 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8023696:	687b      	ldr	r3, [r7, #4]
 8023698:	795b      	ldrb	r3, [r3, #5]
 802369a:	b2db      	uxtb	r3, r3
 802369c:	2b00      	cmp	r3, #0
 802369e:	d105      	bne.n	80236ac <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80236a0:	687b      	ldr	r3, [r7, #4]
 80236a2:	2200      	movs	r2, #0
 80236a4:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80236a6:	6878      	ldr	r0, [r7, #4]
 80236a8:	f7fd fc12 	bl	8020ed0 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80236ac:	687b      	ldr	r3, [r7, #4]
 80236ae:	2201      	movs	r2, #1
 80236b0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80236b2:	2300      	movs	r3, #0
}
 80236b4:	4618      	mov	r0, r3
 80236b6:	3708      	adds	r7, #8
 80236b8:	46bd      	mov	sp, r7
 80236ba:	bd80      	pop	{r7, pc}

080236bc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80236bc:	b580      	push	{r7, lr}
 80236be:	b086      	sub	sp, #24
 80236c0:	af00      	add	r7, sp, #0
 80236c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80236c4:	2300      	movs	r3, #0
 80236c6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80236c8:	f7ff fe9c 	bl	8023404 <HAL_GetTick>
 80236cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80236ce:	687b      	ldr	r3, [r7, #4]
 80236d0:	2b00      	cmp	r3, #0
 80236d2:	d101      	bne.n	80236d8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80236d4:	2301      	movs	r3, #1
 80236d6:	e099      	b.n	802380c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80236d8:	687b      	ldr	r3, [r7, #4]
 80236da:	2200      	movs	r2, #0
 80236dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80236e0:	687b      	ldr	r3, [r7, #4]
 80236e2:	2202      	movs	r2, #2
 80236e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80236e8:	687b      	ldr	r3, [r7, #4]
 80236ea:	681b      	ldr	r3, [r3, #0]
 80236ec:	681a      	ldr	r2, [r3, #0]
 80236ee:	687b      	ldr	r3, [r7, #4]
 80236f0:	681b      	ldr	r3, [r3, #0]
 80236f2:	f022 0201 	bic.w	r2, r2, #1
 80236f6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80236f8:	e00f      	b.n	802371a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80236fa:	f7ff fe83 	bl	8023404 <HAL_GetTick>
 80236fe:	4602      	mov	r2, r0
 8023700:	693b      	ldr	r3, [r7, #16]
 8023702:	1ad3      	subs	r3, r2, r3
 8023704:	2b05      	cmp	r3, #5
 8023706:	d908      	bls.n	802371a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8023708:	687b      	ldr	r3, [r7, #4]
 802370a:	2220      	movs	r2, #32
 802370c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 802370e:	687b      	ldr	r3, [r7, #4]
 8023710:	2203      	movs	r2, #3
 8023712:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8023716:	2303      	movs	r3, #3
 8023718:	e078      	b.n	802380c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 802371a:	687b      	ldr	r3, [r7, #4]
 802371c:	681b      	ldr	r3, [r3, #0]
 802371e:	681b      	ldr	r3, [r3, #0]
 8023720:	f003 0301 	and.w	r3, r3, #1
 8023724:	2b00      	cmp	r3, #0
 8023726:	d1e8      	bne.n	80236fa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8023728:	687b      	ldr	r3, [r7, #4]
 802372a:	681b      	ldr	r3, [r3, #0]
 802372c:	681b      	ldr	r3, [r3, #0]
 802372e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8023730:	697a      	ldr	r2, [r7, #20]
 8023732:	4b38      	ldr	r3, [pc, #224]	; (8023814 <HAL_DMA_Init+0x158>)
 8023734:	4013      	ands	r3, r2
 8023736:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8023738:	687b      	ldr	r3, [r7, #4]
 802373a:	685a      	ldr	r2, [r3, #4]
 802373c:	687b      	ldr	r3, [r7, #4]
 802373e:	689b      	ldr	r3, [r3, #8]
 8023740:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8023742:	687b      	ldr	r3, [r7, #4]
 8023744:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8023746:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8023748:	687b      	ldr	r3, [r7, #4]
 802374a:	691b      	ldr	r3, [r3, #16]
 802374c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 802374e:	687b      	ldr	r3, [r7, #4]
 8023750:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8023752:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8023754:	687b      	ldr	r3, [r7, #4]
 8023756:	699b      	ldr	r3, [r3, #24]
 8023758:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 802375a:	687b      	ldr	r3, [r7, #4]
 802375c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 802375e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8023760:	687b      	ldr	r3, [r7, #4]
 8023762:	6a1b      	ldr	r3, [r3, #32]
 8023764:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8023766:	697a      	ldr	r2, [r7, #20]
 8023768:	4313      	orrs	r3, r2
 802376a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 802376c:	687b      	ldr	r3, [r7, #4]
 802376e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8023770:	2b04      	cmp	r3, #4
 8023772:	d107      	bne.n	8023784 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8023774:	687b      	ldr	r3, [r7, #4]
 8023776:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8023778:	687b      	ldr	r3, [r7, #4]
 802377a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802377c:	4313      	orrs	r3, r2
 802377e:	697a      	ldr	r2, [r7, #20]
 8023780:	4313      	orrs	r3, r2
 8023782:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8023784:	687b      	ldr	r3, [r7, #4]
 8023786:	681b      	ldr	r3, [r3, #0]
 8023788:	697a      	ldr	r2, [r7, #20]
 802378a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 802378c:	687b      	ldr	r3, [r7, #4]
 802378e:	681b      	ldr	r3, [r3, #0]
 8023790:	695b      	ldr	r3, [r3, #20]
 8023792:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8023794:	697b      	ldr	r3, [r7, #20]
 8023796:	f023 0307 	bic.w	r3, r3, #7
 802379a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 802379c:	687b      	ldr	r3, [r7, #4]
 802379e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80237a0:	697a      	ldr	r2, [r7, #20]
 80237a2:	4313      	orrs	r3, r2
 80237a4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80237a6:	687b      	ldr	r3, [r7, #4]
 80237a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80237aa:	2b04      	cmp	r3, #4
 80237ac:	d117      	bne.n	80237de <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80237ae:	687b      	ldr	r3, [r7, #4]
 80237b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80237b2:	697a      	ldr	r2, [r7, #20]
 80237b4:	4313      	orrs	r3, r2
 80237b6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80237b8:	687b      	ldr	r3, [r7, #4]
 80237ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80237bc:	2b00      	cmp	r3, #0
 80237be:	d00e      	beq.n	80237de <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80237c0:	6878      	ldr	r0, [r7, #4]
 80237c2:	f000 fafb 	bl	8023dbc <DMA_CheckFifoParam>
 80237c6:	4603      	mov	r3, r0
 80237c8:	2b00      	cmp	r3, #0
 80237ca:	d008      	beq.n	80237de <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80237cc:	687b      	ldr	r3, [r7, #4]
 80237ce:	2240      	movs	r2, #64	; 0x40
 80237d0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80237d2:	687b      	ldr	r3, [r7, #4]
 80237d4:	2201      	movs	r2, #1
 80237d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80237da:	2301      	movs	r3, #1
 80237dc:	e016      	b.n	802380c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80237de:	687b      	ldr	r3, [r7, #4]
 80237e0:	681b      	ldr	r3, [r3, #0]
 80237e2:	697a      	ldr	r2, [r7, #20]
 80237e4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80237e6:	6878      	ldr	r0, [r7, #4]
 80237e8:	f000 fab2 	bl	8023d50 <DMA_CalcBaseAndBitshift>
 80237ec:	4603      	mov	r3, r0
 80237ee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80237f0:	687b      	ldr	r3, [r7, #4]
 80237f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80237f4:	223f      	movs	r2, #63	; 0x3f
 80237f6:	409a      	lsls	r2, r3
 80237f8:	68fb      	ldr	r3, [r7, #12]
 80237fa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80237fc:	687b      	ldr	r3, [r7, #4]
 80237fe:	2200      	movs	r2, #0
 8023800:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8023802:	687b      	ldr	r3, [r7, #4]
 8023804:	2201      	movs	r2, #1
 8023806:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 802380a:	2300      	movs	r3, #0
}
 802380c:	4618      	mov	r0, r3
 802380e:	3718      	adds	r7, #24
 8023810:	46bd      	mov	sp, r7
 8023812:	bd80      	pop	{r7, pc}
 8023814:	f010803f 	.word	0xf010803f

08023818 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8023818:	b580      	push	{r7, lr}
 802381a:	b084      	sub	sp, #16
 802381c:	af00      	add	r7, sp, #0
 802381e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8023820:	687b      	ldr	r3, [r7, #4]
 8023822:	2b00      	cmp	r3, #0
 8023824:	d101      	bne.n	802382a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8023826:	2301      	movs	r3, #1
 8023828:	e050      	b.n	80238cc <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 802382a:	687b      	ldr	r3, [r7, #4]
 802382c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8023830:	b2db      	uxtb	r3, r3
 8023832:	2b02      	cmp	r3, #2
 8023834:	d101      	bne.n	802383a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8023836:	2302      	movs	r3, #2
 8023838:	e048      	b.n	80238cc <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 802383a:	687b      	ldr	r3, [r7, #4]
 802383c:	681b      	ldr	r3, [r3, #0]
 802383e:	681a      	ldr	r2, [r3, #0]
 8023840:	687b      	ldr	r3, [r7, #4]
 8023842:	681b      	ldr	r3, [r3, #0]
 8023844:	f022 0201 	bic.w	r2, r2, #1
 8023848:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 802384a:	687b      	ldr	r3, [r7, #4]
 802384c:	681b      	ldr	r3, [r3, #0]
 802384e:	2200      	movs	r2, #0
 8023850:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8023852:	687b      	ldr	r3, [r7, #4]
 8023854:	681b      	ldr	r3, [r3, #0]
 8023856:	2200      	movs	r2, #0
 8023858:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 802385a:	687b      	ldr	r3, [r7, #4]
 802385c:	681b      	ldr	r3, [r3, #0]
 802385e:	2200      	movs	r2, #0
 8023860:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8023862:	687b      	ldr	r3, [r7, #4]
 8023864:	681b      	ldr	r3, [r3, #0]
 8023866:	2200      	movs	r2, #0
 8023868:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 802386a:	687b      	ldr	r3, [r7, #4]
 802386c:	681b      	ldr	r3, [r3, #0]
 802386e:	2200      	movs	r2, #0
 8023870:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8023872:	687b      	ldr	r3, [r7, #4]
 8023874:	681b      	ldr	r3, [r3, #0]
 8023876:	2221      	movs	r2, #33	; 0x21
 8023878:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 802387a:	6878      	ldr	r0, [r7, #4]
 802387c:	f000 fa68 	bl	8023d50 <DMA_CalcBaseAndBitshift>
 8023880:	4603      	mov	r3, r0
 8023882:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8023884:	687b      	ldr	r3, [r7, #4]
 8023886:	2200      	movs	r2, #0
 8023888:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 802388a:	687b      	ldr	r3, [r7, #4]
 802388c:	2200      	movs	r2, #0
 802388e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8023890:	687b      	ldr	r3, [r7, #4]
 8023892:	2200      	movs	r2, #0
 8023894:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8023896:	687b      	ldr	r3, [r7, #4]
 8023898:	2200      	movs	r2, #0
 802389a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 802389c:	687b      	ldr	r3, [r7, #4]
 802389e:	2200      	movs	r2, #0
 80238a0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80238a2:	687b      	ldr	r3, [r7, #4]
 80238a4:	2200      	movs	r2, #0
 80238a6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80238a8:	687b      	ldr	r3, [r7, #4]
 80238aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80238ac:	223f      	movs	r2, #63	; 0x3f
 80238ae:	409a      	lsls	r2, r3
 80238b0:	68fb      	ldr	r3, [r7, #12]
 80238b2:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80238b4:	687b      	ldr	r3, [r7, #4]
 80238b6:	2200      	movs	r2, #0
 80238b8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80238ba:	687b      	ldr	r3, [r7, #4]
 80238bc:	2200      	movs	r2, #0
 80238be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80238c2:	687b      	ldr	r3, [r7, #4]
 80238c4:	2200      	movs	r2, #0
 80238c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80238ca:	2300      	movs	r3, #0
}
 80238cc:	4618      	mov	r0, r3
 80238ce:	3710      	adds	r7, #16
 80238d0:	46bd      	mov	sp, r7
 80238d2:	bd80      	pop	{r7, pc}

080238d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80238d4:	b580      	push	{r7, lr}
 80238d6:	b086      	sub	sp, #24
 80238d8:	af00      	add	r7, sp, #0
 80238da:	60f8      	str	r0, [r7, #12]
 80238dc:	60b9      	str	r1, [r7, #8]
 80238de:	607a      	str	r2, [r7, #4]
 80238e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80238e2:	2300      	movs	r3, #0
 80238e4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80238e6:	68fb      	ldr	r3, [r7, #12]
 80238e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80238ea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80238ec:	68fb      	ldr	r3, [r7, #12]
 80238ee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80238f2:	2b01      	cmp	r3, #1
 80238f4:	d101      	bne.n	80238fa <HAL_DMA_Start_IT+0x26>
 80238f6:	2302      	movs	r3, #2
 80238f8:	e040      	b.n	802397c <HAL_DMA_Start_IT+0xa8>
 80238fa:	68fb      	ldr	r3, [r7, #12]
 80238fc:	2201      	movs	r2, #1
 80238fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8023902:	68fb      	ldr	r3, [r7, #12]
 8023904:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8023908:	b2db      	uxtb	r3, r3
 802390a:	2b01      	cmp	r3, #1
 802390c:	d12f      	bne.n	802396e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 802390e:	68fb      	ldr	r3, [r7, #12]
 8023910:	2202      	movs	r2, #2
 8023912:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8023916:	68fb      	ldr	r3, [r7, #12]
 8023918:	2200      	movs	r2, #0
 802391a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 802391c:	683b      	ldr	r3, [r7, #0]
 802391e:	687a      	ldr	r2, [r7, #4]
 8023920:	68b9      	ldr	r1, [r7, #8]
 8023922:	68f8      	ldr	r0, [r7, #12]
 8023924:	f000 f9e6 	bl	8023cf4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8023928:	68fb      	ldr	r3, [r7, #12]
 802392a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802392c:	223f      	movs	r2, #63	; 0x3f
 802392e:	409a      	lsls	r2, r3
 8023930:	693b      	ldr	r3, [r7, #16]
 8023932:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8023934:	68fb      	ldr	r3, [r7, #12]
 8023936:	681b      	ldr	r3, [r3, #0]
 8023938:	681a      	ldr	r2, [r3, #0]
 802393a:	68fb      	ldr	r3, [r7, #12]
 802393c:	681b      	ldr	r3, [r3, #0]
 802393e:	f042 0216 	orr.w	r2, r2, #22
 8023942:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8023944:	68fb      	ldr	r3, [r7, #12]
 8023946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023948:	2b00      	cmp	r3, #0
 802394a:	d007      	beq.n	802395c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 802394c:	68fb      	ldr	r3, [r7, #12]
 802394e:	681b      	ldr	r3, [r3, #0]
 8023950:	681a      	ldr	r2, [r3, #0]
 8023952:	68fb      	ldr	r3, [r7, #12]
 8023954:	681b      	ldr	r3, [r3, #0]
 8023956:	f042 0208 	orr.w	r2, r2, #8
 802395a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 802395c:	68fb      	ldr	r3, [r7, #12]
 802395e:	681b      	ldr	r3, [r3, #0]
 8023960:	681a      	ldr	r2, [r3, #0]
 8023962:	68fb      	ldr	r3, [r7, #12]
 8023964:	681b      	ldr	r3, [r3, #0]
 8023966:	f042 0201 	orr.w	r2, r2, #1
 802396a:	601a      	str	r2, [r3, #0]
 802396c:	e005      	b.n	802397a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 802396e:	68fb      	ldr	r3, [r7, #12]
 8023970:	2200      	movs	r2, #0
 8023972:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8023976:	2302      	movs	r3, #2
 8023978:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 802397a:	7dfb      	ldrb	r3, [r7, #23]
}
 802397c:	4618      	mov	r0, r3
 802397e:	3718      	adds	r7, #24
 8023980:	46bd      	mov	sp, r7
 8023982:	bd80      	pop	{r7, pc}

08023984 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8023984:	b480      	push	{r7}
 8023986:	b083      	sub	sp, #12
 8023988:	af00      	add	r7, sp, #0
 802398a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 802398c:	687b      	ldr	r3, [r7, #4]
 802398e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8023992:	b2db      	uxtb	r3, r3
 8023994:	2b02      	cmp	r3, #2
 8023996:	d004      	beq.n	80239a2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8023998:	687b      	ldr	r3, [r7, #4]
 802399a:	2280      	movs	r2, #128	; 0x80
 802399c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 802399e:	2301      	movs	r3, #1
 80239a0:	e00c      	b.n	80239bc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80239a2:	687b      	ldr	r3, [r7, #4]
 80239a4:	2205      	movs	r2, #5
 80239a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80239aa:	687b      	ldr	r3, [r7, #4]
 80239ac:	681b      	ldr	r3, [r3, #0]
 80239ae:	681a      	ldr	r2, [r3, #0]
 80239b0:	687b      	ldr	r3, [r7, #4]
 80239b2:	681b      	ldr	r3, [r3, #0]
 80239b4:	f022 0201 	bic.w	r2, r2, #1
 80239b8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80239ba:	2300      	movs	r3, #0
}
 80239bc:	4618      	mov	r0, r3
 80239be:	370c      	adds	r7, #12
 80239c0:	46bd      	mov	sp, r7
 80239c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80239c6:	4770      	bx	lr

080239c8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80239c8:	b580      	push	{r7, lr}
 80239ca:	b086      	sub	sp, #24
 80239cc:	af00      	add	r7, sp, #0
 80239ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80239d0:	2300      	movs	r3, #0
 80239d2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80239d4:	4b92      	ldr	r3, [pc, #584]	; (8023c20 <HAL_DMA_IRQHandler+0x258>)
 80239d6:	681b      	ldr	r3, [r3, #0]
 80239d8:	4a92      	ldr	r2, [pc, #584]	; (8023c24 <HAL_DMA_IRQHandler+0x25c>)
 80239da:	fba2 2303 	umull	r2, r3, r2, r3
 80239de:	0a9b      	lsrs	r3, r3, #10
 80239e0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80239e2:	687b      	ldr	r3, [r7, #4]
 80239e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80239e6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80239e8:	693b      	ldr	r3, [r7, #16]
 80239ea:	681b      	ldr	r3, [r3, #0]
 80239ec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80239ee:	687b      	ldr	r3, [r7, #4]
 80239f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80239f2:	2208      	movs	r2, #8
 80239f4:	409a      	lsls	r2, r3
 80239f6:	68fb      	ldr	r3, [r7, #12]
 80239f8:	4013      	ands	r3, r2
 80239fa:	2b00      	cmp	r3, #0
 80239fc:	d01a      	beq.n	8023a34 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80239fe:	687b      	ldr	r3, [r7, #4]
 8023a00:	681b      	ldr	r3, [r3, #0]
 8023a02:	681b      	ldr	r3, [r3, #0]
 8023a04:	f003 0304 	and.w	r3, r3, #4
 8023a08:	2b00      	cmp	r3, #0
 8023a0a:	d013      	beq.n	8023a34 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8023a0c:	687b      	ldr	r3, [r7, #4]
 8023a0e:	681b      	ldr	r3, [r3, #0]
 8023a10:	681a      	ldr	r2, [r3, #0]
 8023a12:	687b      	ldr	r3, [r7, #4]
 8023a14:	681b      	ldr	r3, [r3, #0]
 8023a16:	f022 0204 	bic.w	r2, r2, #4
 8023a1a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8023a1c:	687b      	ldr	r3, [r7, #4]
 8023a1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023a20:	2208      	movs	r2, #8
 8023a22:	409a      	lsls	r2, r3
 8023a24:	693b      	ldr	r3, [r7, #16]
 8023a26:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8023a28:	687b      	ldr	r3, [r7, #4]
 8023a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8023a2c:	f043 0201 	orr.w	r2, r3, #1
 8023a30:	687b      	ldr	r3, [r7, #4]
 8023a32:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8023a34:	687b      	ldr	r3, [r7, #4]
 8023a36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023a38:	2201      	movs	r2, #1
 8023a3a:	409a      	lsls	r2, r3
 8023a3c:	68fb      	ldr	r3, [r7, #12]
 8023a3e:	4013      	ands	r3, r2
 8023a40:	2b00      	cmp	r3, #0
 8023a42:	d012      	beq.n	8023a6a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8023a44:	687b      	ldr	r3, [r7, #4]
 8023a46:	681b      	ldr	r3, [r3, #0]
 8023a48:	695b      	ldr	r3, [r3, #20]
 8023a4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8023a4e:	2b00      	cmp	r3, #0
 8023a50:	d00b      	beq.n	8023a6a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8023a52:	687b      	ldr	r3, [r7, #4]
 8023a54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023a56:	2201      	movs	r2, #1
 8023a58:	409a      	lsls	r2, r3
 8023a5a:	693b      	ldr	r3, [r7, #16]
 8023a5c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8023a5e:	687b      	ldr	r3, [r7, #4]
 8023a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8023a62:	f043 0202 	orr.w	r2, r3, #2
 8023a66:	687b      	ldr	r3, [r7, #4]
 8023a68:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8023a6a:	687b      	ldr	r3, [r7, #4]
 8023a6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023a6e:	2204      	movs	r2, #4
 8023a70:	409a      	lsls	r2, r3
 8023a72:	68fb      	ldr	r3, [r7, #12]
 8023a74:	4013      	ands	r3, r2
 8023a76:	2b00      	cmp	r3, #0
 8023a78:	d012      	beq.n	8023aa0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8023a7a:	687b      	ldr	r3, [r7, #4]
 8023a7c:	681b      	ldr	r3, [r3, #0]
 8023a7e:	681b      	ldr	r3, [r3, #0]
 8023a80:	f003 0302 	and.w	r3, r3, #2
 8023a84:	2b00      	cmp	r3, #0
 8023a86:	d00b      	beq.n	8023aa0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8023a88:	687b      	ldr	r3, [r7, #4]
 8023a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023a8c:	2204      	movs	r2, #4
 8023a8e:	409a      	lsls	r2, r3
 8023a90:	693b      	ldr	r3, [r7, #16]
 8023a92:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8023a94:	687b      	ldr	r3, [r7, #4]
 8023a96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8023a98:	f043 0204 	orr.w	r2, r3, #4
 8023a9c:	687b      	ldr	r3, [r7, #4]
 8023a9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8023aa0:	687b      	ldr	r3, [r7, #4]
 8023aa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023aa4:	2210      	movs	r2, #16
 8023aa6:	409a      	lsls	r2, r3
 8023aa8:	68fb      	ldr	r3, [r7, #12]
 8023aaa:	4013      	ands	r3, r2
 8023aac:	2b00      	cmp	r3, #0
 8023aae:	d043      	beq.n	8023b38 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8023ab0:	687b      	ldr	r3, [r7, #4]
 8023ab2:	681b      	ldr	r3, [r3, #0]
 8023ab4:	681b      	ldr	r3, [r3, #0]
 8023ab6:	f003 0308 	and.w	r3, r3, #8
 8023aba:	2b00      	cmp	r3, #0
 8023abc:	d03c      	beq.n	8023b38 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8023abe:	687b      	ldr	r3, [r7, #4]
 8023ac0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023ac2:	2210      	movs	r2, #16
 8023ac4:	409a      	lsls	r2, r3
 8023ac6:	693b      	ldr	r3, [r7, #16]
 8023ac8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8023aca:	687b      	ldr	r3, [r7, #4]
 8023acc:	681b      	ldr	r3, [r3, #0]
 8023ace:	681b      	ldr	r3, [r3, #0]
 8023ad0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8023ad4:	2b00      	cmp	r3, #0
 8023ad6:	d018      	beq.n	8023b0a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8023ad8:	687b      	ldr	r3, [r7, #4]
 8023ada:	681b      	ldr	r3, [r3, #0]
 8023adc:	681b      	ldr	r3, [r3, #0]
 8023ade:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8023ae2:	2b00      	cmp	r3, #0
 8023ae4:	d108      	bne.n	8023af8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8023ae6:	687b      	ldr	r3, [r7, #4]
 8023ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023aea:	2b00      	cmp	r3, #0
 8023aec:	d024      	beq.n	8023b38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8023aee:	687b      	ldr	r3, [r7, #4]
 8023af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023af2:	6878      	ldr	r0, [r7, #4]
 8023af4:	4798      	blx	r3
 8023af6:	e01f      	b.n	8023b38 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8023af8:	687b      	ldr	r3, [r7, #4]
 8023afa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8023afc:	2b00      	cmp	r3, #0
 8023afe:	d01b      	beq.n	8023b38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8023b00:	687b      	ldr	r3, [r7, #4]
 8023b02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8023b04:	6878      	ldr	r0, [r7, #4]
 8023b06:	4798      	blx	r3
 8023b08:	e016      	b.n	8023b38 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8023b0a:	687b      	ldr	r3, [r7, #4]
 8023b0c:	681b      	ldr	r3, [r3, #0]
 8023b0e:	681b      	ldr	r3, [r3, #0]
 8023b10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8023b14:	2b00      	cmp	r3, #0
 8023b16:	d107      	bne.n	8023b28 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8023b18:	687b      	ldr	r3, [r7, #4]
 8023b1a:	681b      	ldr	r3, [r3, #0]
 8023b1c:	681a      	ldr	r2, [r3, #0]
 8023b1e:	687b      	ldr	r3, [r7, #4]
 8023b20:	681b      	ldr	r3, [r3, #0]
 8023b22:	f022 0208 	bic.w	r2, r2, #8
 8023b26:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8023b28:	687b      	ldr	r3, [r7, #4]
 8023b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023b2c:	2b00      	cmp	r3, #0
 8023b2e:	d003      	beq.n	8023b38 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8023b30:	687b      	ldr	r3, [r7, #4]
 8023b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023b34:	6878      	ldr	r0, [r7, #4]
 8023b36:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8023b38:	687b      	ldr	r3, [r7, #4]
 8023b3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023b3c:	2220      	movs	r2, #32
 8023b3e:	409a      	lsls	r2, r3
 8023b40:	68fb      	ldr	r3, [r7, #12]
 8023b42:	4013      	ands	r3, r2
 8023b44:	2b00      	cmp	r3, #0
 8023b46:	f000 808e 	beq.w	8023c66 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8023b4a:	687b      	ldr	r3, [r7, #4]
 8023b4c:	681b      	ldr	r3, [r3, #0]
 8023b4e:	681b      	ldr	r3, [r3, #0]
 8023b50:	f003 0310 	and.w	r3, r3, #16
 8023b54:	2b00      	cmp	r3, #0
 8023b56:	f000 8086 	beq.w	8023c66 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8023b5a:	687b      	ldr	r3, [r7, #4]
 8023b5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023b5e:	2220      	movs	r2, #32
 8023b60:	409a      	lsls	r2, r3
 8023b62:	693b      	ldr	r3, [r7, #16]
 8023b64:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8023b66:	687b      	ldr	r3, [r7, #4]
 8023b68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8023b6c:	b2db      	uxtb	r3, r3
 8023b6e:	2b05      	cmp	r3, #5
 8023b70:	d136      	bne.n	8023be0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8023b72:	687b      	ldr	r3, [r7, #4]
 8023b74:	681b      	ldr	r3, [r3, #0]
 8023b76:	681a      	ldr	r2, [r3, #0]
 8023b78:	687b      	ldr	r3, [r7, #4]
 8023b7a:	681b      	ldr	r3, [r3, #0]
 8023b7c:	f022 0216 	bic.w	r2, r2, #22
 8023b80:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8023b82:	687b      	ldr	r3, [r7, #4]
 8023b84:	681b      	ldr	r3, [r3, #0]
 8023b86:	695a      	ldr	r2, [r3, #20]
 8023b88:	687b      	ldr	r3, [r7, #4]
 8023b8a:	681b      	ldr	r3, [r3, #0]
 8023b8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8023b90:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8023b92:	687b      	ldr	r3, [r7, #4]
 8023b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023b96:	2b00      	cmp	r3, #0
 8023b98:	d103      	bne.n	8023ba2 <HAL_DMA_IRQHandler+0x1da>
 8023b9a:	687b      	ldr	r3, [r7, #4]
 8023b9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8023b9e:	2b00      	cmp	r3, #0
 8023ba0:	d007      	beq.n	8023bb2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8023ba2:	687b      	ldr	r3, [r7, #4]
 8023ba4:	681b      	ldr	r3, [r3, #0]
 8023ba6:	681a      	ldr	r2, [r3, #0]
 8023ba8:	687b      	ldr	r3, [r7, #4]
 8023baa:	681b      	ldr	r3, [r3, #0]
 8023bac:	f022 0208 	bic.w	r2, r2, #8
 8023bb0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8023bb2:	687b      	ldr	r3, [r7, #4]
 8023bb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023bb6:	223f      	movs	r2, #63	; 0x3f
 8023bb8:	409a      	lsls	r2, r3
 8023bba:	693b      	ldr	r3, [r7, #16]
 8023bbc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8023bbe:	687b      	ldr	r3, [r7, #4]
 8023bc0:	2200      	movs	r2, #0
 8023bc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8023bc6:	687b      	ldr	r3, [r7, #4]
 8023bc8:	2201      	movs	r2, #1
 8023bca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8023bce:	687b      	ldr	r3, [r7, #4]
 8023bd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8023bd2:	2b00      	cmp	r3, #0
 8023bd4:	d07d      	beq.n	8023cd2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8023bd6:	687b      	ldr	r3, [r7, #4]
 8023bd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8023bda:	6878      	ldr	r0, [r7, #4]
 8023bdc:	4798      	blx	r3
        }
        return;
 8023bde:	e078      	b.n	8023cd2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8023be0:	687b      	ldr	r3, [r7, #4]
 8023be2:	681b      	ldr	r3, [r3, #0]
 8023be4:	681b      	ldr	r3, [r3, #0]
 8023be6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8023bea:	2b00      	cmp	r3, #0
 8023bec:	d01c      	beq.n	8023c28 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8023bee:	687b      	ldr	r3, [r7, #4]
 8023bf0:	681b      	ldr	r3, [r3, #0]
 8023bf2:	681b      	ldr	r3, [r3, #0]
 8023bf4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8023bf8:	2b00      	cmp	r3, #0
 8023bfa:	d108      	bne.n	8023c0e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8023bfc:	687b      	ldr	r3, [r7, #4]
 8023bfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8023c00:	2b00      	cmp	r3, #0
 8023c02:	d030      	beq.n	8023c66 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8023c04:	687b      	ldr	r3, [r7, #4]
 8023c06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8023c08:	6878      	ldr	r0, [r7, #4]
 8023c0a:	4798      	blx	r3
 8023c0c:	e02b      	b.n	8023c66 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8023c0e:	687b      	ldr	r3, [r7, #4]
 8023c10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023c12:	2b00      	cmp	r3, #0
 8023c14:	d027      	beq.n	8023c66 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8023c16:	687b      	ldr	r3, [r7, #4]
 8023c18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023c1a:	6878      	ldr	r0, [r7, #4]
 8023c1c:	4798      	blx	r3
 8023c1e:	e022      	b.n	8023c66 <HAL_DMA_IRQHandler+0x29e>
 8023c20:	20000000 	.word	0x20000000
 8023c24:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8023c28:	687b      	ldr	r3, [r7, #4]
 8023c2a:	681b      	ldr	r3, [r3, #0]
 8023c2c:	681b      	ldr	r3, [r3, #0]
 8023c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8023c32:	2b00      	cmp	r3, #0
 8023c34:	d10f      	bne.n	8023c56 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8023c36:	687b      	ldr	r3, [r7, #4]
 8023c38:	681b      	ldr	r3, [r3, #0]
 8023c3a:	681a      	ldr	r2, [r3, #0]
 8023c3c:	687b      	ldr	r3, [r7, #4]
 8023c3e:	681b      	ldr	r3, [r3, #0]
 8023c40:	f022 0210 	bic.w	r2, r2, #16
 8023c44:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8023c46:	687b      	ldr	r3, [r7, #4]
 8023c48:	2200      	movs	r2, #0
 8023c4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8023c4e:	687b      	ldr	r3, [r7, #4]
 8023c50:	2201      	movs	r2, #1
 8023c52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8023c56:	687b      	ldr	r3, [r7, #4]
 8023c58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023c5a:	2b00      	cmp	r3, #0
 8023c5c:	d003      	beq.n	8023c66 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8023c5e:	687b      	ldr	r3, [r7, #4]
 8023c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023c62:	6878      	ldr	r0, [r7, #4]
 8023c64:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8023c66:	687b      	ldr	r3, [r7, #4]
 8023c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8023c6a:	2b00      	cmp	r3, #0
 8023c6c:	d032      	beq.n	8023cd4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8023c6e:	687b      	ldr	r3, [r7, #4]
 8023c70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8023c72:	f003 0301 	and.w	r3, r3, #1
 8023c76:	2b00      	cmp	r3, #0
 8023c78:	d022      	beq.n	8023cc0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8023c7a:	687b      	ldr	r3, [r7, #4]
 8023c7c:	2205      	movs	r2, #5
 8023c7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8023c82:	687b      	ldr	r3, [r7, #4]
 8023c84:	681b      	ldr	r3, [r3, #0]
 8023c86:	681a      	ldr	r2, [r3, #0]
 8023c88:	687b      	ldr	r3, [r7, #4]
 8023c8a:	681b      	ldr	r3, [r3, #0]
 8023c8c:	f022 0201 	bic.w	r2, r2, #1
 8023c90:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8023c92:	68bb      	ldr	r3, [r7, #8]
 8023c94:	3301      	adds	r3, #1
 8023c96:	60bb      	str	r3, [r7, #8]
 8023c98:	697a      	ldr	r2, [r7, #20]
 8023c9a:	429a      	cmp	r2, r3
 8023c9c:	d307      	bcc.n	8023cae <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8023c9e:	687b      	ldr	r3, [r7, #4]
 8023ca0:	681b      	ldr	r3, [r3, #0]
 8023ca2:	681b      	ldr	r3, [r3, #0]
 8023ca4:	f003 0301 	and.w	r3, r3, #1
 8023ca8:	2b00      	cmp	r3, #0
 8023caa:	d1f2      	bne.n	8023c92 <HAL_DMA_IRQHandler+0x2ca>
 8023cac:	e000      	b.n	8023cb0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8023cae:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8023cb0:	687b      	ldr	r3, [r7, #4]
 8023cb2:	2200      	movs	r2, #0
 8023cb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8023cb8:	687b      	ldr	r3, [r7, #4]
 8023cba:	2201      	movs	r2, #1
 8023cbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8023cc0:	687b      	ldr	r3, [r7, #4]
 8023cc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8023cc4:	2b00      	cmp	r3, #0
 8023cc6:	d005      	beq.n	8023cd4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8023cc8:	687b      	ldr	r3, [r7, #4]
 8023cca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8023ccc:	6878      	ldr	r0, [r7, #4]
 8023cce:	4798      	blx	r3
 8023cd0:	e000      	b.n	8023cd4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8023cd2:	bf00      	nop
    }
  }
}
 8023cd4:	3718      	adds	r7, #24
 8023cd6:	46bd      	mov	sp, r7
 8023cd8:	bd80      	pop	{r7, pc}
 8023cda:	bf00      	nop

08023cdc <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8023cdc:	b480      	push	{r7}
 8023cde:	b083      	sub	sp, #12
 8023ce0:	af00      	add	r7, sp, #0
 8023ce2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8023ce4:	687b      	ldr	r3, [r7, #4]
 8023ce6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8023ce8:	4618      	mov	r0, r3
 8023cea:	370c      	adds	r7, #12
 8023cec:	46bd      	mov	sp, r7
 8023cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023cf2:	4770      	bx	lr

08023cf4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8023cf4:	b480      	push	{r7}
 8023cf6:	b085      	sub	sp, #20
 8023cf8:	af00      	add	r7, sp, #0
 8023cfa:	60f8      	str	r0, [r7, #12]
 8023cfc:	60b9      	str	r1, [r7, #8]
 8023cfe:	607a      	str	r2, [r7, #4]
 8023d00:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8023d02:	68fb      	ldr	r3, [r7, #12]
 8023d04:	681b      	ldr	r3, [r3, #0]
 8023d06:	681a      	ldr	r2, [r3, #0]
 8023d08:	68fb      	ldr	r3, [r7, #12]
 8023d0a:	681b      	ldr	r3, [r3, #0]
 8023d0c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8023d10:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8023d12:	68fb      	ldr	r3, [r7, #12]
 8023d14:	681b      	ldr	r3, [r3, #0]
 8023d16:	683a      	ldr	r2, [r7, #0]
 8023d18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8023d1a:	68fb      	ldr	r3, [r7, #12]
 8023d1c:	689b      	ldr	r3, [r3, #8]
 8023d1e:	2b40      	cmp	r3, #64	; 0x40
 8023d20:	d108      	bne.n	8023d34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8023d22:	68fb      	ldr	r3, [r7, #12]
 8023d24:	681b      	ldr	r3, [r3, #0]
 8023d26:	687a      	ldr	r2, [r7, #4]
 8023d28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8023d2a:	68fb      	ldr	r3, [r7, #12]
 8023d2c:	681b      	ldr	r3, [r3, #0]
 8023d2e:	68ba      	ldr	r2, [r7, #8]
 8023d30:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8023d32:	e007      	b.n	8023d44 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8023d34:	68fb      	ldr	r3, [r7, #12]
 8023d36:	681b      	ldr	r3, [r3, #0]
 8023d38:	68ba      	ldr	r2, [r7, #8]
 8023d3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8023d3c:	68fb      	ldr	r3, [r7, #12]
 8023d3e:	681b      	ldr	r3, [r3, #0]
 8023d40:	687a      	ldr	r2, [r7, #4]
 8023d42:	60da      	str	r2, [r3, #12]
}
 8023d44:	bf00      	nop
 8023d46:	3714      	adds	r7, #20
 8023d48:	46bd      	mov	sp, r7
 8023d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023d4e:	4770      	bx	lr

08023d50 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8023d50:	b480      	push	{r7}
 8023d52:	b085      	sub	sp, #20
 8023d54:	af00      	add	r7, sp, #0
 8023d56:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8023d58:	687b      	ldr	r3, [r7, #4]
 8023d5a:	681b      	ldr	r3, [r3, #0]
 8023d5c:	b2db      	uxtb	r3, r3
 8023d5e:	3b10      	subs	r3, #16
 8023d60:	4a14      	ldr	r2, [pc, #80]	; (8023db4 <DMA_CalcBaseAndBitshift+0x64>)
 8023d62:	fba2 2303 	umull	r2, r3, r2, r3
 8023d66:	091b      	lsrs	r3, r3, #4
 8023d68:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8023d6a:	4a13      	ldr	r2, [pc, #76]	; (8023db8 <DMA_CalcBaseAndBitshift+0x68>)
 8023d6c:	68fb      	ldr	r3, [r7, #12]
 8023d6e:	4413      	add	r3, r2
 8023d70:	781b      	ldrb	r3, [r3, #0]
 8023d72:	461a      	mov	r2, r3
 8023d74:	687b      	ldr	r3, [r7, #4]
 8023d76:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8023d78:	68fb      	ldr	r3, [r7, #12]
 8023d7a:	2b03      	cmp	r3, #3
 8023d7c:	d909      	bls.n	8023d92 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8023d7e:	687b      	ldr	r3, [r7, #4]
 8023d80:	681b      	ldr	r3, [r3, #0]
 8023d82:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8023d86:	f023 0303 	bic.w	r3, r3, #3
 8023d8a:	1d1a      	adds	r2, r3, #4
 8023d8c:	687b      	ldr	r3, [r7, #4]
 8023d8e:	659a      	str	r2, [r3, #88]	; 0x58
 8023d90:	e007      	b.n	8023da2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8023d92:	687b      	ldr	r3, [r7, #4]
 8023d94:	681b      	ldr	r3, [r3, #0]
 8023d96:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8023d9a:	f023 0303 	bic.w	r3, r3, #3
 8023d9e:	687a      	ldr	r2, [r7, #4]
 8023da0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8023da2:	687b      	ldr	r3, [r7, #4]
 8023da4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8023da6:	4618      	mov	r0, r3
 8023da8:	3714      	adds	r7, #20
 8023daa:	46bd      	mov	sp, r7
 8023dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023db0:	4770      	bx	lr
 8023db2:	bf00      	nop
 8023db4:	aaaaaaab 	.word	0xaaaaaaab
 8023db8:	08038374 	.word	0x08038374

08023dbc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8023dbc:	b480      	push	{r7}
 8023dbe:	b085      	sub	sp, #20
 8023dc0:	af00      	add	r7, sp, #0
 8023dc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8023dc4:	2300      	movs	r3, #0
 8023dc6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8023dc8:	687b      	ldr	r3, [r7, #4]
 8023dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8023dcc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8023dce:	687b      	ldr	r3, [r7, #4]
 8023dd0:	699b      	ldr	r3, [r3, #24]
 8023dd2:	2b00      	cmp	r3, #0
 8023dd4:	d11f      	bne.n	8023e16 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8023dd6:	68bb      	ldr	r3, [r7, #8]
 8023dd8:	2b03      	cmp	r3, #3
 8023dda:	d855      	bhi.n	8023e88 <DMA_CheckFifoParam+0xcc>
 8023ddc:	a201      	add	r2, pc, #4	; (adr r2, 8023de4 <DMA_CheckFifoParam+0x28>)
 8023dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023de2:	bf00      	nop
 8023de4:	08023df5 	.word	0x08023df5
 8023de8:	08023e07 	.word	0x08023e07
 8023dec:	08023df5 	.word	0x08023df5
 8023df0:	08023e89 	.word	0x08023e89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8023df4:	687b      	ldr	r3, [r7, #4]
 8023df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023df8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8023dfc:	2b00      	cmp	r3, #0
 8023dfe:	d045      	beq.n	8023e8c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8023e00:	2301      	movs	r3, #1
 8023e02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8023e04:	e042      	b.n	8023e8c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8023e06:	687b      	ldr	r3, [r7, #4]
 8023e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023e0a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8023e0e:	d13f      	bne.n	8023e90 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8023e10:	2301      	movs	r3, #1
 8023e12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8023e14:	e03c      	b.n	8023e90 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8023e16:	687b      	ldr	r3, [r7, #4]
 8023e18:	699b      	ldr	r3, [r3, #24]
 8023e1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8023e1e:	d121      	bne.n	8023e64 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8023e20:	68bb      	ldr	r3, [r7, #8]
 8023e22:	2b03      	cmp	r3, #3
 8023e24:	d836      	bhi.n	8023e94 <DMA_CheckFifoParam+0xd8>
 8023e26:	a201      	add	r2, pc, #4	; (adr r2, 8023e2c <DMA_CheckFifoParam+0x70>)
 8023e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023e2c:	08023e3d 	.word	0x08023e3d
 8023e30:	08023e43 	.word	0x08023e43
 8023e34:	08023e3d 	.word	0x08023e3d
 8023e38:	08023e55 	.word	0x08023e55
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8023e3c:	2301      	movs	r3, #1
 8023e3e:	73fb      	strb	r3, [r7, #15]
      break;
 8023e40:	e02f      	b.n	8023ea2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8023e42:	687b      	ldr	r3, [r7, #4]
 8023e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023e46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8023e4a:	2b00      	cmp	r3, #0
 8023e4c:	d024      	beq.n	8023e98 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8023e4e:	2301      	movs	r3, #1
 8023e50:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8023e52:	e021      	b.n	8023e98 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8023e54:	687b      	ldr	r3, [r7, #4]
 8023e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023e58:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8023e5c:	d11e      	bne.n	8023e9c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8023e5e:	2301      	movs	r3, #1
 8023e60:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8023e62:	e01b      	b.n	8023e9c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8023e64:	68bb      	ldr	r3, [r7, #8]
 8023e66:	2b02      	cmp	r3, #2
 8023e68:	d902      	bls.n	8023e70 <DMA_CheckFifoParam+0xb4>
 8023e6a:	2b03      	cmp	r3, #3
 8023e6c:	d003      	beq.n	8023e76 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8023e6e:	e018      	b.n	8023ea2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8023e70:	2301      	movs	r3, #1
 8023e72:	73fb      	strb	r3, [r7, #15]
      break;
 8023e74:	e015      	b.n	8023ea2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8023e76:	687b      	ldr	r3, [r7, #4]
 8023e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023e7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8023e7e:	2b00      	cmp	r3, #0
 8023e80:	d00e      	beq.n	8023ea0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8023e82:	2301      	movs	r3, #1
 8023e84:	73fb      	strb	r3, [r7, #15]
      break;
 8023e86:	e00b      	b.n	8023ea0 <DMA_CheckFifoParam+0xe4>
      break;
 8023e88:	bf00      	nop
 8023e8a:	e00a      	b.n	8023ea2 <DMA_CheckFifoParam+0xe6>
      break;
 8023e8c:	bf00      	nop
 8023e8e:	e008      	b.n	8023ea2 <DMA_CheckFifoParam+0xe6>
      break;
 8023e90:	bf00      	nop
 8023e92:	e006      	b.n	8023ea2 <DMA_CheckFifoParam+0xe6>
      break;
 8023e94:	bf00      	nop
 8023e96:	e004      	b.n	8023ea2 <DMA_CheckFifoParam+0xe6>
      break;
 8023e98:	bf00      	nop
 8023e9a:	e002      	b.n	8023ea2 <DMA_CheckFifoParam+0xe6>
      break;   
 8023e9c:	bf00      	nop
 8023e9e:	e000      	b.n	8023ea2 <DMA_CheckFifoParam+0xe6>
      break;
 8023ea0:	bf00      	nop
    }
  } 
  
  return status; 
 8023ea2:	7bfb      	ldrb	r3, [r7, #15]
}
 8023ea4:	4618      	mov	r0, r3
 8023ea6:	3714      	adds	r7, #20
 8023ea8:	46bd      	mov	sp, r7
 8023eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023eae:	4770      	bx	lr

08023eb0 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8023eb0:	b580      	push	{r7, lr}
 8023eb2:	b086      	sub	sp, #24
 8023eb4:	af00      	add	r7, sp, #0
 8023eb6:	60f8      	str	r0, [r7, #12]
 8023eb8:	60b9      	str	r1, [r7, #8]
 8023eba:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8023ebe:	2301      	movs	r3, #1
 8023ec0:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8023ec2:	4b23      	ldr	r3, [pc, #140]	; (8023f50 <HAL_FLASH_Program+0xa0>)
 8023ec4:	7e1b      	ldrb	r3, [r3, #24]
 8023ec6:	2b01      	cmp	r3, #1
 8023ec8:	d101      	bne.n	8023ece <HAL_FLASH_Program+0x1e>
 8023eca:	2302      	movs	r3, #2
 8023ecc:	e03b      	b.n	8023f46 <HAL_FLASH_Program+0x96>
 8023ece:	4b20      	ldr	r3, [pc, #128]	; (8023f50 <HAL_FLASH_Program+0xa0>)
 8023ed0:	2201      	movs	r2, #1
 8023ed2:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8023ed4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8023ed8:	f000 f870 	bl	8023fbc <FLASH_WaitForLastOperation>
 8023edc:	4603      	mov	r3, r0
 8023ede:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8023ee0:	7dfb      	ldrb	r3, [r7, #23]
 8023ee2:	2b00      	cmp	r3, #0
 8023ee4:	d12b      	bne.n	8023f3e <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8023ee6:	68fb      	ldr	r3, [r7, #12]
 8023ee8:	2b00      	cmp	r3, #0
 8023eea:	d105      	bne.n	8023ef8 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8023eec:	783b      	ldrb	r3, [r7, #0]
 8023eee:	4619      	mov	r1, r3
 8023ef0:	68b8      	ldr	r0, [r7, #8]
 8023ef2:	f000 f919 	bl	8024128 <FLASH_Program_Byte>
 8023ef6:	e016      	b.n	8023f26 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8023ef8:	68fb      	ldr	r3, [r7, #12]
 8023efa:	2b01      	cmp	r3, #1
 8023efc:	d105      	bne.n	8023f0a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8023efe:	883b      	ldrh	r3, [r7, #0]
 8023f00:	4619      	mov	r1, r3
 8023f02:	68b8      	ldr	r0, [r7, #8]
 8023f04:	f000 f8ec 	bl	80240e0 <FLASH_Program_HalfWord>
 8023f08:	e00d      	b.n	8023f26 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8023f0a:	68fb      	ldr	r3, [r7, #12]
 8023f0c:	2b02      	cmp	r3, #2
 8023f0e:	d105      	bne.n	8023f1c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8023f10:	683b      	ldr	r3, [r7, #0]
 8023f12:	4619      	mov	r1, r3
 8023f14:	68b8      	ldr	r0, [r7, #8]
 8023f16:	f000 f8c1 	bl	802409c <FLASH_Program_Word>
 8023f1a:	e004      	b.n	8023f26 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8023f1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8023f20:	68b8      	ldr	r0, [r7, #8]
 8023f22:	f000 f88b 	bl	802403c <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8023f26:	f24c 3050 	movw	r0, #50000	; 0xc350
 8023f2a:	f000 f847 	bl	8023fbc <FLASH_WaitForLastOperation>
 8023f2e:	4603      	mov	r3, r0
 8023f30:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8023f32:	4b08      	ldr	r3, [pc, #32]	; (8023f54 <HAL_FLASH_Program+0xa4>)
 8023f34:	691b      	ldr	r3, [r3, #16]
 8023f36:	4a07      	ldr	r2, [pc, #28]	; (8023f54 <HAL_FLASH_Program+0xa4>)
 8023f38:	f023 0301 	bic.w	r3, r3, #1
 8023f3c:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8023f3e:	4b04      	ldr	r3, [pc, #16]	; (8023f50 <HAL_FLASH_Program+0xa0>)
 8023f40:	2200      	movs	r2, #0
 8023f42:	761a      	strb	r2, [r3, #24]
  
  return status;
 8023f44:	7dfb      	ldrb	r3, [r7, #23]
}
 8023f46:	4618      	mov	r0, r3
 8023f48:	3718      	adds	r7, #24
 8023f4a:	46bd      	mov	sp, r7
 8023f4c:	bd80      	pop	{r7, pc}
 8023f4e:	bf00      	nop
 8023f50:	200016a4 	.word	0x200016a4
 8023f54:	40023c00 	.word	0x40023c00

08023f58 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8023f58:	b480      	push	{r7}
 8023f5a:	b083      	sub	sp, #12
 8023f5c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8023f5e:	2300      	movs	r3, #0
 8023f60:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8023f62:	4b0b      	ldr	r3, [pc, #44]	; (8023f90 <HAL_FLASH_Unlock+0x38>)
 8023f64:	691b      	ldr	r3, [r3, #16]
 8023f66:	2b00      	cmp	r3, #0
 8023f68:	da0b      	bge.n	8023f82 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8023f6a:	4b09      	ldr	r3, [pc, #36]	; (8023f90 <HAL_FLASH_Unlock+0x38>)
 8023f6c:	4a09      	ldr	r2, [pc, #36]	; (8023f94 <HAL_FLASH_Unlock+0x3c>)
 8023f6e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8023f70:	4b07      	ldr	r3, [pc, #28]	; (8023f90 <HAL_FLASH_Unlock+0x38>)
 8023f72:	4a09      	ldr	r2, [pc, #36]	; (8023f98 <HAL_FLASH_Unlock+0x40>)
 8023f74:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8023f76:	4b06      	ldr	r3, [pc, #24]	; (8023f90 <HAL_FLASH_Unlock+0x38>)
 8023f78:	691b      	ldr	r3, [r3, #16]
 8023f7a:	2b00      	cmp	r3, #0
 8023f7c:	da01      	bge.n	8023f82 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8023f7e:	2301      	movs	r3, #1
 8023f80:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8023f82:	79fb      	ldrb	r3, [r7, #7]
}
 8023f84:	4618      	mov	r0, r3
 8023f86:	370c      	adds	r7, #12
 8023f88:	46bd      	mov	sp, r7
 8023f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023f8e:	4770      	bx	lr
 8023f90:	40023c00 	.word	0x40023c00
 8023f94:	45670123 	.word	0x45670123
 8023f98:	cdef89ab 	.word	0xcdef89ab

08023f9c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8023f9c:	b480      	push	{r7}
 8023f9e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8023fa0:	4b05      	ldr	r3, [pc, #20]	; (8023fb8 <HAL_FLASH_Lock+0x1c>)
 8023fa2:	691b      	ldr	r3, [r3, #16]
 8023fa4:	4a04      	ldr	r2, [pc, #16]	; (8023fb8 <HAL_FLASH_Lock+0x1c>)
 8023fa6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8023faa:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8023fac:	2300      	movs	r3, #0
}
 8023fae:	4618      	mov	r0, r3
 8023fb0:	46bd      	mov	sp, r7
 8023fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023fb6:	4770      	bx	lr
 8023fb8:	40023c00 	.word	0x40023c00

08023fbc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8023fbc:	b580      	push	{r7, lr}
 8023fbe:	b084      	sub	sp, #16
 8023fc0:	af00      	add	r7, sp, #0
 8023fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8023fc4:	2300      	movs	r3, #0
 8023fc6:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8023fc8:	4b1a      	ldr	r3, [pc, #104]	; (8024034 <FLASH_WaitForLastOperation+0x78>)
 8023fca:	2200      	movs	r2, #0
 8023fcc:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8023fce:	f7ff fa19 	bl	8023404 <HAL_GetTick>
 8023fd2:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8023fd4:	e010      	b.n	8023ff8 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8023fd6:	687b      	ldr	r3, [r7, #4]
 8023fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8023fdc:	d00c      	beq.n	8023ff8 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8023fde:	687b      	ldr	r3, [r7, #4]
 8023fe0:	2b00      	cmp	r3, #0
 8023fe2:	d007      	beq.n	8023ff4 <FLASH_WaitForLastOperation+0x38>
 8023fe4:	f7ff fa0e 	bl	8023404 <HAL_GetTick>
 8023fe8:	4602      	mov	r2, r0
 8023fea:	68fb      	ldr	r3, [r7, #12]
 8023fec:	1ad3      	subs	r3, r2, r3
 8023fee:	687a      	ldr	r2, [r7, #4]
 8023ff0:	429a      	cmp	r2, r3
 8023ff2:	d201      	bcs.n	8023ff8 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8023ff4:	2303      	movs	r3, #3
 8023ff6:	e019      	b.n	802402c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8023ff8:	4b0f      	ldr	r3, [pc, #60]	; (8024038 <FLASH_WaitForLastOperation+0x7c>)
 8023ffa:	68db      	ldr	r3, [r3, #12]
 8023ffc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8024000:	2b00      	cmp	r3, #0
 8024002:	d1e8      	bne.n	8023fd6 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8024004:	4b0c      	ldr	r3, [pc, #48]	; (8024038 <FLASH_WaitForLastOperation+0x7c>)
 8024006:	68db      	ldr	r3, [r3, #12]
 8024008:	f003 0301 	and.w	r3, r3, #1
 802400c:	2b00      	cmp	r3, #0
 802400e:	d002      	beq.n	8024016 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8024010:	4b09      	ldr	r3, [pc, #36]	; (8024038 <FLASH_WaitForLastOperation+0x7c>)
 8024012:	2201      	movs	r2, #1
 8024014:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8024016:	4b08      	ldr	r3, [pc, #32]	; (8024038 <FLASH_WaitForLastOperation+0x7c>)
 8024018:	68db      	ldr	r3, [r3, #12]
 802401a:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 802401e:	2b00      	cmp	r3, #0
 8024020:	d003      	beq.n	802402a <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8024022:	f000 f8a3 	bl	802416c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8024026:	2301      	movs	r3, #1
 8024028:	e000      	b.n	802402c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 802402a:	2300      	movs	r3, #0
  
}  
 802402c:	4618      	mov	r0, r3
 802402e:	3710      	adds	r7, #16
 8024030:	46bd      	mov	sp, r7
 8024032:	bd80      	pop	{r7, pc}
 8024034:	200016a4 	.word	0x200016a4
 8024038:	40023c00 	.word	0x40023c00

0802403c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 802403c:	b490      	push	{r4, r7}
 802403e:	b084      	sub	sp, #16
 8024040:	af00      	add	r7, sp, #0
 8024042:	60f8      	str	r0, [r7, #12]
 8024044:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8024048:	4b13      	ldr	r3, [pc, #76]	; (8024098 <FLASH_Program_DoubleWord+0x5c>)
 802404a:	691b      	ldr	r3, [r3, #16]
 802404c:	4a12      	ldr	r2, [pc, #72]	; (8024098 <FLASH_Program_DoubleWord+0x5c>)
 802404e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8024052:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8024054:	4b10      	ldr	r3, [pc, #64]	; (8024098 <FLASH_Program_DoubleWord+0x5c>)
 8024056:	691b      	ldr	r3, [r3, #16]
 8024058:	4a0f      	ldr	r2, [pc, #60]	; (8024098 <FLASH_Program_DoubleWord+0x5c>)
 802405a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 802405e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8024060:	4b0d      	ldr	r3, [pc, #52]	; (8024098 <FLASH_Program_DoubleWord+0x5c>)
 8024062:	691b      	ldr	r3, [r3, #16]
 8024064:	4a0c      	ldr	r2, [pc, #48]	; (8024098 <FLASH_Program_DoubleWord+0x5c>)
 8024066:	f043 0301 	orr.w	r3, r3, #1
 802406a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 802406c:	68fb      	ldr	r3, [r7, #12]
 802406e:	683a      	ldr	r2, [r7, #0]
 8024070:	601a      	str	r2, [r3, #0]
 8024072:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8024076:	e9d7 1200 	ldrd	r1, r2, [r7]
 802407a:	f04f 0300 	mov.w	r3, #0
 802407e:	f04f 0400 	mov.w	r4, #0
 8024082:	0013      	movs	r3, r2
 8024084:	2400      	movs	r4, #0
 8024086:	68fa      	ldr	r2, [r7, #12]
 8024088:	3204      	adds	r2, #4
 802408a:	6013      	str	r3, [r2, #0]
}
 802408c:	bf00      	nop
 802408e:	3710      	adds	r7, #16
 8024090:	46bd      	mov	sp, r7
 8024092:	bc90      	pop	{r4, r7}
 8024094:	4770      	bx	lr
 8024096:	bf00      	nop
 8024098:	40023c00 	.word	0x40023c00

0802409c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 802409c:	b480      	push	{r7}
 802409e:	b083      	sub	sp, #12
 80240a0:	af00      	add	r7, sp, #0
 80240a2:	6078      	str	r0, [r7, #4]
 80240a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80240a6:	4b0d      	ldr	r3, [pc, #52]	; (80240dc <FLASH_Program_Word+0x40>)
 80240a8:	691b      	ldr	r3, [r3, #16]
 80240aa:	4a0c      	ldr	r2, [pc, #48]	; (80240dc <FLASH_Program_Word+0x40>)
 80240ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80240b0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80240b2:	4b0a      	ldr	r3, [pc, #40]	; (80240dc <FLASH_Program_Word+0x40>)
 80240b4:	691b      	ldr	r3, [r3, #16]
 80240b6:	4a09      	ldr	r2, [pc, #36]	; (80240dc <FLASH_Program_Word+0x40>)
 80240b8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80240bc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80240be:	4b07      	ldr	r3, [pc, #28]	; (80240dc <FLASH_Program_Word+0x40>)
 80240c0:	691b      	ldr	r3, [r3, #16]
 80240c2:	4a06      	ldr	r2, [pc, #24]	; (80240dc <FLASH_Program_Word+0x40>)
 80240c4:	f043 0301 	orr.w	r3, r3, #1
 80240c8:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80240ca:	687b      	ldr	r3, [r7, #4]
 80240cc:	683a      	ldr	r2, [r7, #0]
 80240ce:	601a      	str	r2, [r3, #0]
}
 80240d0:	bf00      	nop
 80240d2:	370c      	adds	r7, #12
 80240d4:	46bd      	mov	sp, r7
 80240d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80240da:	4770      	bx	lr
 80240dc:	40023c00 	.word	0x40023c00

080240e0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80240e0:	b480      	push	{r7}
 80240e2:	b083      	sub	sp, #12
 80240e4:	af00      	add	r7, sp, #0
 80240e6:	6078      	str	r0, [r7, #4]
 80240e8:	460b      	mov	r3, r1
 80240ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80240ec:	4b0d      	ldr	r3, [pc, #52]	; (8024124 <FLASH_Program_HalfWord+0x44>)
 80240ee:	691b      	ldr	r3, [r3, #16]
 80240f0:	4a0c      	ldr	r2, [pc, #48]	; (8024124 <FLASH_Program_HalfWord+0x44>)
 80240f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80240f6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80240f8:	4b0a      	ldr	r3, [pc, #40]	; (8024124 <FLASH_Program_HalfWord+0x44>)
 80240fa:	691b      	ldr	r3, [r3, #16]
 80240fc:	4a09      	ldr	r2, [pc, #36]	; (8024124 <FLASH_Program_HalfWord+0x44>)
 80240fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8024102:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8024104:	4b07      	ldr	r3, [pc, #28]	; (8024124 <FLASH_Program_HalfWord+0x44>)
 8024106:	691b      	ldr	r3, [r3, #16]
 8024108:	4a06      	ldr	r2, [pc, #24]	; (8024124 <FLASH_Program_HalfWord+0x44>)
 802410a:	f043 0301 	orr.w	r3, r3, #1
 802410e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8024110:	687b      	ldr	r3, [r7, #4]
 8024112:	887a      	ldrh	r2, [r7, #2]
 8024114:	801a      	strh	r2, [r3, #0]
}
 8024116:	bf00      	nop
 8024118:	370c      	adds	r7, #12
 802411a:	46bd      	mov	sp, r7
 802411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024120:	4770      	bx	lr
 8024122:	bf00      	nop
 8024124:	40023c00 	.word	0x40023c00

08024128 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8024128:	b480      	push	{r7}
 802412a:	b083      	sub	sp, #12
 802412c:	af00      	add	r7, sp, #0
 802412e:	6078      	str	r0, [r7, #4]
 8024130:	460b      	mov	r3, r1
 8024132:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8024134:	4b0c      	ldr	r3, [pc, #48]	; (8024168 <FLASH_Program_Byte+0x40>)
 8024136:	691b      	ldr	r3, [r3, #16]
 8024138:	4a0b      	ldr	r2, [pc, #44]	; (8024168 <FLASH_Program_Byte+0x40>)
 802413a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 802413e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8024140:	4b09      	ldr	r3, [pc, #36]	; (8024168 <FLASH_Program_Byte+0x40>)
 8024142:	4a09      	ldr	r2, [pc, #36]	; (8024168 <FLASH_Program_Byte+0x40>)
 8024144:	691b      	ldr	r3, [r3, #16]
 8024146:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8024148:	4b07      	ldr	r3, [pc, #28]	; (8024168 <FLASH_Program_Byte+0x40>)
 802414a:	691b      	ldr	r3, [r3, #16]
 802414c:	4a06      	ldr	r2, [pc, #24]	; (8024168 <FLASH_Program_Byte+0x40>)
 802414e:	f043 0301 	orr.w	r3, r3, #1
 8024152:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8024154:	687b      	ldr	r3, [r7, #4]
 8024156:	78fa      	ldrb	r2, [r7, #3]
 8024158:	701a      	strb	r2, [r3, #0]
}
 802415a:	bf00      	nop
 802415c:	370c      	adds	r7, #12
 802415e:	46bd      	mov	sp, r7
 8024160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024164:	4770      	bx	lr
 8024166:	bf00      	nop
 8024168:	40023c00 	.word	0x40023c00

0802416c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 802416c:	b480      	push	{r7}
 802416e:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8024170:	4b27      	ldr	r3, [pc, #156]	; (8024210 <FLASH_SetErrorCode+0xa4>)
 8024172:	68db      	ldr	r3, [r3, #12]
 8024174:	f003 0310 	and.w	r3, r3, #16
 8024178:	2b00      	cmp	r3, #0
 802417a:	d008      	beq.n	802418e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 802417c:	4b25      	ldr	r3, [pc, #148]	; (8024214 <FLASH_SetErrorCode+0xa8>)
 802417e:	69db      	ldr	r3, [r3, #28]
 8024180:	f043 0310 	orr.w	r3, r3, #16
 8024184:	4a23      	ldr	r2, [pc, #140]	; (8024214 <FLASH_SetErrorCode+0xa8>)
 8024186:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8024188:	4b21      	ldr	r3, [pc, #132]	; (8024210 <FLASH_SetErrorCode+0xa4>)
 802418a:	2210      	movs	r2, #16
 802418c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 802418e:	4b20      	ldr	r3, [pc, #128]	; (8024210 <FLASH_SetErrorCode+0xa4>)
 8024190:	68db      	ldr	r3, [r3, #12]
 8024192:	f003 0320 	and.w	r3, r3, #32
 8024196:	2b00      	cmp	r3, #0
 8024198:	d008      	beq.n	80241ac <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 802419a:	4b1e      	ldr	r3, [pc, #120]	; (8024214 <FLASH_SetErrorCode+0xa8>)
 802419c:	69db      	ldr	r3, [r3, #28]
 802419e:	f043 0308 	orr.w	r3, r3, #8
 80241a2:	4a1c      	ldr	r2, [pc, #112]	; (8024214 <FLASH_SetErrorCode+0xa8>)
 80241a4:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80241a6:	4b1a      	ldr	r3, [pc, #104]	; (8024210 <FLASH_SetErrorCode+0xa4>)
 80241a8:	2220      	movs	r2, #32
 80241aa:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80241ac:	4b18      	ldr	r3, [pc, #96]	; (8024210 <FLASH_SetErrorCode+0xa4>)
 80241ae:	68db      	ldr	r3, [r3, #12]
 80241b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80241b4:	2b00      	cmp	r3, #0
 80241b6:	d008      	beq.n	80241ca <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80241b8:	4b16      	ldr	r3, [pc, #88]	; (8024214 <FLASH_SetErrorCode+0xa8>)
 80241ba:	69db      	ldr	r3, [r3, #28]
 80241bc:	f043 0304 	orr.w	r3, r3, #4
 80241c0:	4a14      	ldr	r2, [pc, #80]	; (8024214 <FLASH_SetErrorCode+0xa8>)
 80241c2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80241c4:	4b12      	ldr	r3, [pc, #72]	; (8024210 <FLASH_SetErrorCode+0xa4>)
 80241c6:	2240      	movs	r2, #64	; 0x40
 80241c8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80241ca:	4b11      	ldr	r3, [pc, #68]	; (8024210 <FLASH_SetErrorCode+0xa4>)
 80241cc:	68db      	ldr	r3, [r3, #12]
 80241ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80241d2:	2b00      	cmp	r3, #0
 80241d4:	d008      	beq.n	80241e8 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80241d6:	4b0f      	ldr	r3, [pc, #60]	; (8024214 <FLASH_SetErrorCode+0xa8>)
 80241d8:	69db      	ldr	r3, [r3, #28]
 80241da:	f043 0302 	orr.w	r3, r3, #2
 80241de:	4a0d      	ldr	r2, [pc, #52]	; (8024214 <FLASH_SetErrorCode+0xa8>)
 80241e0:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80241e2:	4b0b      	ldr	r3, [pc, #44]	; (8024210 <FLASH_SetErrorCode+0xa4>)
 80241e4:	2280      	movs	r2, #128	; 0x80
 80241e6:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80241e8:	4b09      	ldr	r3, [pc, #36]	; (8024210 <FLASH_SetErrorCode+0xa4>)
 80241ea:	68db      	ldr	r3, [r3, #12]
 80241ec:	f003 0302 	and.w	r3, r3, #2
 80241f0:	2b00      	cmp	r3, #0
 80241f2:	d008      	beq.n	8024206 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80241f4:	4b07      	ldr	r3, [pc, #28]	; (8024214 <FLASH_SetErrorCode+0xa8>)
 80241f6:	69db      	ldr	r3, [r3, #28]
 80241f8:	f043 0320 	orr.w	r3, r3, #32
 80241fc:	4a05      	ldr	r2, [pc, #20]	; (8024214 <FLASH_SetErrorCode+0xa8>)
 80241fe:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8024200:	4b03      	ldr	r3, [pc, #12]	; (8024210 <FLASH_SetErrorCode+0xa4>)
 8024202:	2202      	movs	r2, #2
 8024204:	60da      	str	r2, [r3, #12]
  }
}
 8024206:	bf00      	nop
 8024208:	46bd      	mov	sp, r7
 802420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802420e:	4770      	bx	lr
 8024210:	40023c00 	.word	0x40023c00
 8024214:	200016a4 	.word	0x200016a4

08024218 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8024218:	b580      	push	{r7, lr}
 802421a:	b084      	sub	sp, #16
 802421c:	af00      	add	r7, sp, #0
 802421e:	6078      	str	r0, [r7, #4]
 8024220:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8024222:	2301      	movs	r3, #1
 8024224:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8024226:	2300      	movs	r3, #0
 8024228:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 802422a:	4b31      	ldr	r3, [pc, #196]	; (80242f0 <HAL_FLASHEx_Erase+0xd8>)
 802422c:	7e1b      	ldrb	r3, [r3, #24]
 802422e:	2b01      	cmp	r3, #1
 8024230:	d101      	bne.n	8024236 <HAL_FLASHEx_Erase+0x1e>
 8024232:	2302      	movs	r3, #2
 8024234:	e058      	b.n	80242e8 <HAL_FLASHEx_Erase+0xd0>
 8024236:	4b2e      	ldr	r3, [pc, #184]	; (80242f0 <HAL_FLASHEx_Erase+0xd8>)
 8024238:	2201      	movs	r2, #1
 802423a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 802423c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8024240:	f7ff febc 	bl	8023fbc <FLASH_WaitForLastOperation>
 8024244:	4603      	mov	r3, r0
 8024246:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8024248:	7bfb      	ldrb	r3, [r7, #15]
 802424a:	2b00      	cmp	r3, #0
 802424c:	d148      	bne.n	80242e0 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 802424e:	683b      	ldr	r3, [r7, #0]
 8024250:	f04f 32ff 	mov.w	r2, #4294967295
 8024254:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8024256:	687b      	ldr	r3, [r7, #4]
 8024258:	681b      	ldr	r3, [r3, #0]
 802425a:	2b01      	cmp	r3, #1
 802425c:	d115      	bne.n	802428a <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 802425e:	687b      	ldr	r3, [r7, #4]
 8024260:	691b      	ldr	r3, [r3, #16]
 8024262:	b2da      	uxtb	r2, r3
 8024264:	687b      	ldr	r3, [r7, #4]
 8024266:	685b      	ldr	r3, [r3, #4]
 8024268:	4619      	mov	r1, r3
 802426a:	4610      	mov	r0, r2
 802426c:	f000 f844 	bl	80242f8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8024270:	f24c 3050 	movw	r0, #50000	; 0xc350
 8024274:	f7ff fea2 	bl	8023fbc <FLASH_WaitForLastOperation>
 8024278:	4603      	mov	r3, r0
 802427a:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 802427c:	4b1d      	ldr	r3, [pc, #116]	; (80242f4 <HAL_FLASHEx_Erase+0xdc>)
 802427e:	691b      	ldr	r3, [r3, #16]
 8024280:	4a1c      	ldr	r2, [pc, #112]	; (80242f4 <HAL_FLASHEx_Erase+0xdc>)
 8024282:	f023 0304 	bic.w	r3, r3, #4
 8024286:	6113      	str	r3, [r2, #16]
 8024288:	e028      	b.n	80242dc <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 802428a:	687b      	ldr	r3, [r7, #4]
 802428c:	689b      	ldr	r3, [r3, #8]
 802428e:	60bb      	str	r3, [r7, #8]
 8024290:	e01c      	b.n	80242cc <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8024292:	687b      	ldr	r3, [r7, #4]
 8024294:	691b      	ldr	r3, [r3, #16]
 8024296:	b2db      	uxtb	r3, r3
 8024298:	4619      	mov	r1, r3
 802429a:	68b8      	ldr	r0, [r7, #8]
 802429c:	f000 f850 	bl	8024340 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80242a0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80242a4:	f7ff fe8a 	bl	8023fbc <FLASH_WaitForLastOperation>
 80242a8:	4603      	mov	r3, r0
 80242aa:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80242ac:	4b11      	ldr	r3, [pc, #68]	; (80242f4 <HAL_FLASHEx_Erase+0xdc>)
 80242ae:	691b      	ldr	r3, [r3, #16]
 80242b0:	4a10      	ldr	r2, [pc, #64]	; (80242f4 <HAL_FLASHEx_Erase+0xdc>)
 80242b2:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80242b6:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 80242b8:	7bfb      	ldrb	r3, [r7, #15]
 80242ba:	2b00      	cmp	r3, #0
 80242bc:	d003      	beq.n	80242c6 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80242be:	683b      	ldr	r3, [r7, #0]
 80242c0:	68ba      	ldr	r2, [r7, #8]
 80242c2:	601a      	str	r2, [r3, #0]
          break;
 80242c4:	e00a      	b.n	80242dc <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80242c6:	68bb      	ldr	r3, [r7, #8]
 80242c8:	3301      	adds	r3, #1
 80242ca:	60bb      	str	r3, [r7, #8]
 80242cc:	687b      	ldr	r3, [r7, #4]
 80242ce:	68da      	ldr	r2, [r3, #12]
 80242d0:	687b      	ldr	r3, [r7, #4]
 80242d2:	689b      	ldr	r3, [r3, #8]
 80242d4:	4413      	add	r3, r2
 80242d6:	68ba      	ldr	r2, [r7, #8]
 80242d8:	429a      	cmp	r2, r3
 80242da:	d3da      	bcc.n	8024292 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 80242dc:	f000 f878 	bl	80243d0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80242e0:	4b03      	ldr	r3, [pc, #12]	; (80242f0 <HAL_FLASHEx_Erase+0xd8>)
 80242e2:	2200      	movs	r2, #0
 80242e4:	761a      	strb	r2, [r3, #24]

  return status;
 80242e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80242e8:	4618      	mov	r0, r3
 80242ea:	3710      	adds	r7, #16
 80242ec:	46bd      	mov	sp, r7
 80242ee:	bd80      	pop	{r7, pc}
 80242f0:	200016a4 	.word	0x200016a4
 80242f4:	40023c00 	.word	0x40023c00

080242f8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80242f8:	b480      	push	{r7}
 80242fa:	b083      	sub	sp, #12
 80242fc:	af00      	add	r7, sp, #0
 80242fe:	4603      	mov	r3, r0
 8024300:	6039      	str	r1, [r7, #0]
 8024302:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8024304:	4b0d      	ldr	r3, [pc, #52]	; (802433c <FLASH_MassErase+0x44>)
 8024306:	691b      	ldr	r3, [r3, #16]
 8024308:	4a0c      	ldr	r2, [pc, #48]	; (802433c <FLASH_MassErase+0x44>)
 802430a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 802430e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8024310:	4b0a      	ldr	r3, [pc, #40]	; (802433c <FLASH_MassErase+0x44>)
 8024312:	691b      	ldr	r3, [r3, #16]
 8024314:	4a09      	ldr	r2, [pc, #36]	; (802433c <FLASH_MassErase+0x44>)
 8024316:	f043 0304 	orr.w	r3, r3, #4
 802431a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 802431c:	4b07      	ldr	r3, [pc, #28]	; (802433c <FLASH_MassErase+0x44>)
 802431e:	691a      	ldr	r2, [r3, #16]
 8024320:	79fb      	ldrb	r3, [r7, #7]
 8024322:	021b      	lsls	r3, r3, #8
 8024324:	4313      	orrs	r3, r2
 8024326:	4a05      	ldr	r2, [pc, #20]	; (802433c <FLASH_MassErase+0x44>)
 8024328:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 802432c:	6113      	str	r3, [r2, #16]
}
 802432e:	bf00      	nop
 8024330:	370c      	adds	r7, #12
 8024332:	46bd      	mov	sp, r7
 8024334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024338:	4770      	bx	lr
 802433a:	bf00      	nop
 802433c:	40023c00 	.word	0x40023c00

08024340 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8024340:	b480      	push	{r7}
 8024342:	b085      	sub	sp, #20
 8024344:	af00      	add	r7, sp, #0
 8024346:	6078      	str	r0, [r7, #4]
 8024348:	460b      	mov	r3, r1
 802434a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 802434c:	2300      	movs	r3, #0
 802434e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8024350:	78fb      	ldrb	r3, [r7, #3]
 8024352:	2b00      	cmp	r3, #0
 8024354:	d102      	bne.n	802435c <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8024356:	2300      	movs	r3, #0
 8024358:	60fb      	str	r3, [r7, #12]
 802435a:	e010      	b.n	802437e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 802435c:	78fb      	ldrb	r3, [r7, #3]
 802435e:	2b01      	cmp	r3, #1
 8024360:	d103      	bne.n	802436a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8024362:	f44f 7380 	mov.w	r3, #256	; 0x100
 8024366:	60fb      	str	r3, [r7, #12]
 8024368:	e009      	b.n	802437e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 802436a:	78fb      	ldrb	r3, [r7, #3]
 802436c:	2b02      	cmp	r3, #2
 802436e:	d103      	bne.n	8024378 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8024370:	f44f 7300 	mov.w	r3, #512	; 0x200
 8024374:	60fb      	str	r3, [r7, #12]
 8024376:	e002      	b.n	802437e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8024378:	f44f 7340 	mov.w	r3, #768	; 0x300
 802437c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 802437e:	4b13      	ldr	r3, [pc, #76]	; (80243cc <FLASH_Erase_Sector+0x8c>)
 8024380:	691b      	ldr	r3, [r3, #16]
 8024382:	4a12      	ldr	r2, [pc, #72]	; (80243cc <FLASH_Erase_Sector+0x8c>)
 8024384:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8024388:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 802438a:	4b10      	ldr	r3, [pc, #64]	; (80243cc <FLASH_Erase_Sector+0x8c>)
 802438c:	691a      	ldr	r2, [r3, #16]
 802438e:	490f      	ldr	r1, [pc, #60]	; (80243cc <FLASH_Erase_Sector+0x8c>)
 8024390:	68fb      	ldr	r3, [r7, #12]
 8024392:	4313      	orrs	r3, r2
 8024394:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8024396:	4b0d      	ldr	r3, [pc, #52]	; (80243cc <FLASH_Erase_Sector+0x8c>)
 8024398:	691b      	ldr	r3, [r3, #16]
 802439a:	4a0c      	ldr	r2, [pc, #48]	; (80243cc <FLASH_Erase_Sector+0x8c>)
 802439c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80243a0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80243a2:	4b0a      	ldr	r3, [pc, #40]	; (80243cc <FLASH_Erase_Sector+0x8c>)
 80243a4:	691a      	ldr	r2, [r3, #16]
 80243a6:	687b      	ldr	r3, [r7, #4]
 80243a8:	00db      	lsls	r3, r3, #3
 80243aa:	4313      	orrs	r3, r2
 80243ac:	4a07      	ldr	r2, [pc, #28]	; (80243cc <FLASH_Erase_Sector+0x8c>)
 80243ae:	f043 0302 	orr.w	r3, r3, #2
 80243b2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80243b4:	4b05      	ldr	r3, [pc, #20]	; (80243cc <FLASH_Erase_Sector+0x8c>)
 80243b6:	691b      	ldr	r3, [r3, #16]
 80243b8:	4a04      	ldr	r2, [pc, #16]	; (80243cc <FLASH_Erase_Sector+0x8c>)
 80243ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80243be:	6113      	str	r3, [r2, #16]
}
 80243c0:	bf00      	nop
 80243c2:	3714      	adds	r7, #20
 80243c4:	46bd      	mov	sp, r7
 80243c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80243ca:	4770      	bx	lr
 80243cc:	40023c00 	.word	0x40023c00

080243d0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80243d0:	b480      	push	{r7}
 80243d2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 80243d4:	4b20      	ldr	r3, [pc, #128]	; (8024458 <FLASH_FlushCaches+0x88>)
 80243d6:	681b      	ldr	r3, [r3, #0]
 80243d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80243dc:	2b00      	cmp	r3, #0
 80243de:	d017      	beq.n	8024410 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80243e0:	4b1d      	ldr	r3, [pc, #116]	; (8024458 <FLASH_FlushCaches+0x88>)
 80243e2:	681b      	ldr	r3, [r3, #0]
 80243e4:	4a1c      	ldr	r2, [pc, #112]	; (8024458 <FLASH_FlushCaches+0x88>)
 80243e6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80243ea:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80243ec:	4b1a      	ldr	r3, [pc, #104]	; (8024458 <FLASH_FlushCaches+0x88>)
 80243ee:	681b      	ldr	r3, [r3, #0]
 80243f0:	4a19      	ldr	r2, [pc, #100]	; (8024458 <FLASH_FlushCaches+0x88>)
 80243f2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80243f6:	6013      	str	r3, [r2, #0]
 80243f8:	4b17      	ldr	r3, [pc, #92]	; (8024458 <FLASH_FlushCaches+0x88>)
 80243fa:	681b      	ldr	r3, [r3, #0]
 80243fc:	4a16      	ldr	r2, [pc, #88]	; (8024458 <FLASH_FlushCaches+0x88>)
 80243fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8024402:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8024404:	4b14      	ldr	r3, [pc, #80]	; (8024458 <FLASH_FlushCaches+0x88>)
 8024406:	681b      	ldr	r3, [r3, #0]
 8024408:	4a13      	ldr	r2, [pc, #76]	; (8024458 <FLASH_FlushCaches+0x88>)
 802440a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 802440e:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8024410:	4b11      	ldr	r3, [pc, #68]	; (8024458 <FLASH_FlushCaches+0x88>)
 8024412:	681b      	ldr	r3, [r3, #0]
 8024414:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8024418:	2b00      	cmp	r3, #0
 802441a:	d017      	beq.n	802444c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 802441c:	4b0e      	ldr	r3, [pc, #56]	; (8024458 <FLASH_FlushCaches+0x88>)
 802441e:	681b      	ldr	r3, [r3, #0]
 8024420:	4a0d      	ldr	r2, [pc, #52]	; (8024458 <FLASH_FlushCaches+0x88>)
 8024422:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8024426:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8024428:	4b0b      	ldr	r3, [pc, #44]	; (8024458 <FLASH_FlushCaches+0x88>)
 802442a:	681b      	ldr	r3, [r3, #0]
 802442c:	4a0a      	ldr	r2, [pc, #40]	; (8024458 <FLASH_FlushCaches+0x88>)
 802442e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8024432:	6013      	str	r3, [r2, #0]
 8024434:	4b08      	ldr	r3, [pc, #32]	; (8024458 <FLASH_FlushCaches+0x88>)
 8024436:	681b      	ldr	r3, [r3, #0]
 8024438:	4a07      	ldr	r2, [pc, #28]	; (8024458 <FLASH_FlushCaches+0x88>)
 802443a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 802443e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8024440:	4b05      	ldr	r3, [pc, #20]	; (8024458 <FLASH_FlushCaches+0x88>)
 8024442:	681b      	ldr	r3, [r3, #0]
 8024444:	4a04      	ldr	r2, [pc, #16]	; (8024458 <FLASH_FlushCaches+0x88>)
 8024446:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 802444a:	6013      	str	r3, [r2, #0]
  }
}
 802444c:	bf00      	nop
 802444e:	46bd      	mov	sp, r7
 8024450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024454:	4770      	bx	lr
 8024456:	bf00      	nop
 8024458:	40023c00 	.word	0x40023c00

0802445c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 802445c:	b480      	push	{r7}
 802445e:	b089      	sub	sp, #36	; 0x24
 8024460:	af00      	add	r7, sp, #0
 8024462:	6078      	str	r0, [r7, #4]
 8024464:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8024466:	2300      	movs	r3, #0
 8024468:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 802446a:	2300      	movs	r3, #0
 802446c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 802446e:	2300      	movs	r3, #0
 8024470:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8024472:	2300      	movs	r3, #0
 8024474:	61fb      	str	r3, [r7, #28]
 8024476:	e16b      	b.n	8024750 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8024478:	2201      	movs	r2, #1
 802447a:	69fb      	ldr	r3, [r7, #28]
 802447c:	fa02 f303 	lsl.w	r3, r2, r3
 8024480:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8024482:	683b      	ldr	r3, [r7, #0]
 8024484:	681b      	ldr	r3, [r3, #0]
 8024486:	697a      	ldr	r2, [r7, #20]
 8024488:	4013      	ands	r3, r2
 802448a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 802448c:	693a      	ldr	r2, [r7, #16]
 802448e:	697b      	ldr	r3, [r7, #20]
 8024490:	429a      	cmp	r2, r3
 8024492:	f040 815a 	bne.w	802474a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8024496:	683b      	ldr	r3, [r7, #0]
 8024498:	685b      	ldr	r3, [r3, #4]
 802449a:	2b01      	cmp	r3, #1
 802449c:	d00b      	beq.n	80244b6 <HAL_GPIO_Init+0x5a>
 802449e:	683b      	ldr	r3, [r7, #0]
 80244a0:	685b      	ldr	r3, [r3, #4]
 80244a2:	2b02      	cmp	r3, #2
 80244a4:	d007      	beq.n	80244b6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80244a6:	683b      	ldr	r3, [r7, #0]
 80244a8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80244aa:	2b11      	cmp	r3, #17
 80244ac:	d003      	beq.n	80244b6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80244ae:	683b      	ldr	r3, [r7, #0]
 80244b0:	685b      	ldr	r3, [r3, #4]
 80244b2:	2b12      	cmp	r3, #18
 80244b4:	d130      	bne.n	8024518 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80244b6:	687b      	ldr	r3, [r7, #4]
 80244b8:	689b      	ldr	r3, [r3, #8]
 80244ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80244bc:	69fb      	ldr	r3, [r7, #28]
 80244be:	005b      	lsls	r3, r3, #1
 80244c0:	2203      	movs	r2, #3
 80244c2:	fa02 f303 	lsl.w	r3, r2, r3
 80244c6:	43db      	mvns	r3, r3
 80244c8:	69ba      	ldr	r2, [r7, #24]
 80244ca:	4013      	ands	r3, r2
 80244cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80244ce:	683b      	ldr	r3, [r7, #0]
 80244d0:	68da      	ldr	r2, [r3, #12]
 80244d2:	69fb      	ldr	r3, [r7, #28]
 80244d4:	005b      	lsls	r3, r3, #1
 80244d6:	fa02 f303 	lsl.w	r3, r2, r3
 80244da:	69ba      	ldr	r2, [r7, #24]
 80244dc:	4313      	orrs	r3, r2
 80244de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80244e0:	687b      	ldr	r3, [r7, #4]
 80244e2:	69ba      	ldr	r2, [r7, #24]
 80244e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80244e6:	687b      	ldr	r3, [r7, #4]
 80244e8:	685b      	ldr	r3, [r3, #4]
 80244ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80244ec:	2201      	movs	r2, #1
 80244ee:	69fb      	ldr	r3, [r7, #28]
 80244f0:	fa02 f303 	lsl.w	r3, r2, r3
 80244f4:	43db      	mvns	r3, r3
 80244f6:	69ba      	ldr	r2, [r7, #24]
 80244f8:	4013      	ands	r3, r2
 80244fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80244fc:	683b      	ldr	r3, [r7, #0]
 80244fe:	685b      	ldr	r3, [r3, #4]
 8024500:	091b      	lsrs	r3, r3, #4
 8024502:	f003 0201 	and.w	r2, r3, #1
 8024506:	69fb      	ldr	r3, [r7, #28]
 8024508:	fa02 f303 	lsl.w	r3, r2, r3
 802450c:	69ba      	ldr	r2, [r7, #24]
 802450e:	4313      	orrs	r3, r2
 8024510:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8024512:	687b      	ldr	r3, [r7, #4]
 8024514:	69ba      	ldr	r2, [r7, #24]
 8024516:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8024518:	687b      	ldr	r3, [r7, #4]
 802451a:	68db      	ldr	r3, [r3, #12]
 802451c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 802451e:	69fb      	ldr	r3, [r7, #28]
 8024520:	005b      	lsls	r3, r3, #1
 8024522:	2203      	movs	r2, #3
 8024524:	fa02 f303 	lsl.w	r3, r2, r3
 8024528:	43db      	mvns	r3, r3
 802452a:	69ba      	ldr	r2, [r7, #24]
 802452c:	4013      	ands	r3, r2
 802452e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8024530:	683b      	ldr	r3, [r7, #0]
 8024532:	689a      	ldr	r2, [r3, #8]
 8024534:	69fb      	ldr	r3, [r7, #28]
 8024536:	005b      	lsls	r3, r3, #1
 8024538:	fa02 f303 	lsl.w	r3, r2, r3
 802453c:	69ba      	ldr	r2, [r7, #24]
 802453e:	4313      	orrs	r3, r2
 8024540:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8024542:	687b      	ldr	r3, [r7, #4]
 8024544:	69ba      	ldr	r2, [r7, #24]
 8024546:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8024548:	683b      	ldr	r3, [r7, #0]
 802454a:	685b      	ldr	r3, [r3, #4]
 802454c:	2b02      	cmp	r3, #2
 802454e:	d003      	beq.n	8024558 <HAL_GPIO_Init+0xfc>
 8024550:	683b      	ldr	r3, [r7, #0]
 8024552:	685b      	ldr	r3, [r3, #4]
 8024554:	2b12      	cmp	r3, #18
 8024556:	d123      	bne.n	80245a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8024558:	69fb      	ldr	r3, [r7, #28]
 802455a:	08da      	lsrs	r2, r3, #3
 802455c:	687b      	ldr	r3, [r7, #4]
 802455e:	3208      	adds	r2, #8
 8024560:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8024564:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8024566:	69fb      	ldr	r3, [r7, #28]
 8024568:	f003 0307 	and.w	r3, r3, #7
 802456c:	009b      	lsls	r3, r3, #2
 802456e:	220f      	movs	r2, #15
 8024570:	fa02 f303 	lsl.w	r3, r2, r3
 8024574:	43db      	mvns	r3, r3
 8024576:	69ba      	ldr	r2, [r7, #24]
 8024578:	4013      	ands	r3, r2
 802457a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 802457c:	683b      	ldr	r3, [r7, #0]
 802457e:	691a      	ldr	r2, [r3, #16]
 8024580:	69fb      	ldr	r3, [r7, #28]
 8024582:	f003 0307 	and.w	r3, r3, #7
 8024586:	009b      	lsls	r3, r3, #2
 8024588:	fa02 f303 	lsl.w	r3, r2, r3
 802458c:	69ba      	ldr	r2, [r7, #24]
 802458e:	4313      	orrs	r3, r2
 8024590:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8024592:	69fb      	ldr	r3, [r7, #28]
 8024594:	08da      	lsrs	r2, r3, #3
 8024596:	687b      	ldr	r3, [r7, #4]
 8024598:	3208      	adds	r2, #8
 802459a:	69b9      	ldr	r1, [r7, #24]
 802459c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80245a0:	687b      	ldr	r3, [r7, #4]
 80245a2:	681b      	ldr	r3, [r3, #0]
 80245a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80245a6:	69fb      	ldr	r3, [r7, #28]
 80245a8:	005b      	lsls	r3, r3, #1
 80245aa:	2203      	movs	r2, #3
 80245ac:	fa02 f303 	lsl.w	r3, r2, r3
 80245b0:	43db      	mvns	r3, r3
 80245b2:	69ba      	ldr	r2, [r7, #24]
 80245b4:	4013      	ands	r3, r2
 80245b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80245b8:	683b      	ldr	r3, [r7, #0]
 80245ba:	685b      	ldr	r3, [r3, #4]
 80245bc:	f003 0203 	and.w	r2, r3, #3
 80245c0:	69fb      	ldr	r3, [r7, #28]
 80245c2:	005b      	lsls	r3, r3, #1
 80245c4:	fa02 f303 	lsl.w	r3, r2, r3
 80245c8:	69ba      	ldr	r2, [r7, #24]
 80245ca:	4313      	orrs	r3, r2
 80245cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80245ce:	687b      	ldr	r3, [r7, #4]
 80245d0:	69ba      	ldr	r2, [r7, #24]
 80245d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80245d4:	683b      	ldr	r3, [r7, #0]
 80245d6:	685b      	ldr	r3, [r3, #4]
 80245d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80245dc:	2b00      	cmp	r3, #0
 80245de:	f000 80b4 	beq.w	802474a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80245e2:	2300      	movs	r3, #0
 80245e4:	60fb      	str	r3, [r7, #12]
 80245e6:	4b5f      	ldr	r3, [pc, #380]	; (8024764 <HAL_GPIO_Init+0x308>)
 80245e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80245ea:	4a5e      	ldr	r2, [pc, #376]	; (8024764 <HAL_GPIO_Init+0x308>)
 80245ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80245f0:	6453      	str	r3, [r2, #68]	; 0x44
 80245f2:	4b5c      	ldr	r3, [pc, #368]	; (8024764 <HAL_GPIO_Init+0x308>)
 80245f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80245f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80245fa:	60fb      	str	r3, [r7, #12]
 80245fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80245fe:	4a5a      	ldr	r2, [pc, #360]	; (8024768 <HAL_GPIO_Init+0x30c>)
 8024600:	69fb      	ldr	r3, [r7, #28]
 8024602:	089b      	lsrs	r3, r3, #2
 8024604:	3302      	adds	r3, #2
 8024606:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802460a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 802460c:	69fb      	ldr	r3, [r7, #28]
 802460e:	f003 0303 	and.w	r3, r3, #3
 8024612:	009b      	lsls	r3, r3, #2
 8024614:	220f      	movs	r2, #15
 8024616:	fa02 f303 	lsl.w	r3, r2, r3
 802461a:	43db      	mvns	r3, r3
 802461c:	69ba      	ldr	r2, [r7, #24]
 802461e:	4013      	ands	r3, r2
 8024620:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8024622:	687b      	ldr	r3, [r7, #4]
 8024624:	4a51      	ldr	r2, [pc, #324]	; (802476c <HAL_GPIO_Init+0x310>)
 8024626:	4293      	cmp	r3, r2
 8024628:	d02b      	beq.n	8024682 <HAL_GPIO_Init+0x226>
 802462a:	687b      	ldr	r3, [r7, #4]
 802462c:	4a50      	ldr	r2, [pc, #320]	; (8024770 <HAL_GPIO_Init+0x314>)
 802462e:	4293      	cmp	r3, r2
 8024630:	d025      	beq.n	802467e <HAL_GPIO_Init+0x222>
 8024632:	687b      	ldr	r3, [r7, #4]
 8024634:	4a4f      	ldr	r2, [pc, #316]	; (8024774 <HAL_GPIO_Init+0x318>)
 8024636:	4293      	cmp	r3, r2
 8024638:	d01f      	beq.n	802467a <HAL_GPIO_Init+0x21e>
 802463a:	687b      	ldr	r3, [r7, #4]
 802463c:	4a4e      	ldr	r2, [pc, #312]	; (8024778 <HAL_GPIO_Init+0x31c>)
 802463e:	4293      	cmp	r3, r2
 8024640:	d019      	beq.n	8024676 <HAL_GPIO_Init+0x21a>
 8024642:	687b      	ldr	r3, [r7, #4]
 8024644:	4a4d      	ldr	r2, [pc, #308]	; (802477c <HAL_GPIO_Init+0x320>)
 8024646:	4293      	cmp	r3, r2
 8024648:	d013      	beq.n	8024672 <HAL_GPIO_Init+0x216>
 802464a:	687b      	ldr	r3, [r7, #4]
 802464c:	4a4c      	ldr	r2, [pc, #304]	; (8024780 <HAL_GPIO_Init+0x324>)
 802464e:	4293      	cmp	r3, r2
 8024650:	d00d      	beq.n	802466e <HAL_GPIO_Init+0x212>
 8024652:	687b      	ldr	r3, [r7, #4]
 8024654:	4a4b      	ldr	r2, [pc, #300]	; (8024784 <HAL_GPIO_Init+0x328>)
 8024656:	4293      	cmp	r3, r2
 8024658:	d007      	beq.n	802466a <HAL_GPIO_Init+0x20e>
 802465a:	687b      	ldr	r3, [r7, #4]
 802465c:	4a4a      	ldr	r2, [pc, #296]	; (8024788 <HAL_GPIO_Init+0x32c>)
 802465e:	4293      	cmp	r3, r2
 8024660:	d101      	bne.n	8024666 <HAL_GPIO_Init+0x20a>
 8024662:	2307      	movs	r3, #7
 8024664:	e00e      	b.n	8024684 <HAL_GPIO_Init+0x228>
 8024666:	2308      	movs	r3, #8
 8024668:	e00c      	b.n	8024684 <HAL_GPIO_Init+0x228>
 802466a:	2306      	movs	r3, #6
 802466c:	e00a      	b.n	8024684 <HAL_GPIO_Init+0x228>
 802466e:	2305      	movs	r3, #5
 8024670:	e008      	b.n	8024684 <HAL_GPIO_Init+0x228>
 8024672:	2304      	movs	r3, #4
 8024674:	e006      	b.n	8024684 <HAL_GPIO_Init+0x228>
 8024676:	2303      	movs	r3, #3
 8024678:	e004      	b.n	8024684 <HAL_GPIO_Init+0x228>
 802467a:	2302      	movs	r3, #2
 802467c:	e002      	b.n	8024684 <HAL_GPIO_Init+0x228>
 802467e:	2301      	movs	r3, #1
 8024680:	e000      	b.n	8024684 <HAL_GPIO_Init+0x228>
 8024682:	2300      	movs	r3, #0
 8024684:	69fa      	ldr	r2, [r7, #28]
 8024686:	f002 0203 	and.w	r2, r2, #3
 802468a:	0092      	lsls	r2, r2, #2
 802468c:	4093      	lsls	r3, r2
 802468e:	69ba      	ldr	r2, [r7, #24]
 8024690:	4313      	orrs	r3, r2
 8024692:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8024694:	4934      	ldr	r1, [pc, #208]	; (8024768 <HAL_GPIO_Init+0x30c>)
 8024696:	69fb      	ldr	r3, [r7, #28]
 8024698:	089b      	lsrs	r3, r3, #2
 802469a:	3302      	adds	r3, #2
 802469c:	69ba      	ldr	r2, [r7, #24]
 802469e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80246a2:	4b3a      	ldr	r3, [pc, #232]	; (802478c <HAL_GPIO_Init+0x330>)
 80246a4:	681b      	ldr	r3, [r3, #0]
 80246a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80246a8:	693b      	ldr	r3, [r7, #16]
 80246aa:	43db      	mvns	r3, r3
 80246ac:	69ba      	ldr	r2, [r7, #24]
 80246ae:	4013      	ands	r3, r2
 80246b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80246b2:	683b      	ldr	r3, [r7, #0]
 80246b4:	685b      	ldr	r3, [r3, #4]
 80246b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80246ba:	2b00      	cmp	r3, #0
 80246bc:	d003      	beq.n	80246c6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80246be:	69ba      	ldr	r2, [r7, #24]
 80246c0:	693b      	ldr	r3, [r7, #16]
 80246c2:	4313      	orrs	r3, r2
 80246c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80246c6:	4a31      	ldr	r2, [pc, #196]	; (802478c <HAL_GPIO_Init+0x330>)
 80246c8:	69bb      	ldr	r3, [r7, #24]
 80246ca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80246cc:	4b2f      	ldr	r3, [pc, #188]	; (802478c <HAL_GPIO_Init+0x330>)
 80246ce:	685b      	ldr	r3, [r3, #4]
 80246d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80246d2:	693b      	ldr	r3, [r7, #16]
 80246d4:	43db      	mvns	r3, r3
 80246d6:	69ba      	ldr	r2, [r7, #24]
 80246d8:	4013      	ands	r3, r2
 80246da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80246dc:	683b      	ldr	r3, [r7, #0]
 80246de:	685b      	ldr	r3, [r3, #4]
 80246e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80246e4:	2b00      	cmp	r3, #0
 80246e6:	d003      	beq.n	80246f0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80246e8:	69ba      	ldr	r2, [r7, #24]
 80246ea:	693b      	ldr	r3, [r7, #16]
 80246ec:	4313      	orrs	r3, r2
 80246ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80246f0:	4a26      	ldr	r2, [pc, #152]	; (802478c <HAL_GPIO_Init+0x330>)
 80246f2:	69bb      	ldr	r3, [r7, #24]
 80246f4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80246f6:	4b25      	ldr	r3, [pc, #148]	; (802478c <HAL_GPIO_Init+0x330>)
 80246f8:	689b      	ldr	r3, [r3, #8]
 80246fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80246fc:	693b      	ldr	r3, [r7, #16]
 80246fe:	43db      	mvns	r3, r3
 8024700:	69ba      	ldr	r2, [r7, #24]
 8024702:	4013      	ands	r3, r2
 8024704:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8024706:	683b      	ldr	r3, [r7, #0]
 8024708:	685b      	ldr	r3, [r3, #4]
 802470a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 802470e:	2b00      	cmp	r3, #0
 8024710:	d003      	beq.n	802471a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8024712:	69ba      	ldr	r2, [r7, #24]
 8024714:	693b      	ldr	r3, [r7, #16]
 8024716:	4313      	orrs	r3, r2
 8024718:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 802471a:	4a1c      	ldr	r2, [pc, #112]	; (802478c <HAL_GPIO_Init+0x330>)
 802471c:	69bb      	ldr	r3, [r7, #24]
 802471e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8024720:	4b1a      	ldr	r3, [pc, #104]	; (802478c <HAL_GPIO_Init+0x330>)
 8024722:	68db      	ldr	r3, [r3, #12]
 8024724:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8024726:	693b      	ldr	r3, [r7, #16]
 8024728:	43db      	mvns	r3, r3
 802472a:	69ba      	ldr	r2, [r7, #24]
 802472c:	4013      	ands	r3, r2
 802472e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8024730:	683b      	ldr	r3, [r7, #0]
 8024732:	685b      	ldr	r3, [r3, #4]
 8024734:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8024738:	2b00      	cmp	r3, #0
 802473a:	d003      	beq.n	8024744 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 802473c:	69ba      	ldr	r2, [r7, #24]
 802473e:	693b      	ldr	r3, [r7, #16]
 8024740:	4313      	orrs	r3, r2
 8024742:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8024744:	4a11      	ldr	r2, [pc, #68]	; (802478c <HAL_GPIO_Init+0x330>)
 8024746:	69bb      	ldr	r3, [r7, #24]
 8024748:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 802474a:	69fb      	ldr	r3, [r7, #28]
 802474c:	3301      	adds	r3, #1
 802474e:	61fb      	str	r3, [r7, #28]
 8024750:	69fb      	ldr	r3, [r7, #28]
 8024752:	2b0f      	cmp	r3, #15
 8024754:	f67f ae90 	bls.w	8024478 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8024758:	bf00      	nop
 802475a:	3724      	adds	r7, #36	; 0x24
 802475c:	46bd      	mov	sp, r7
 802475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024762:	4770      	bx	lr
 8024764:	40023800 	.word	0x40023800
 8024768:	40013800 	.word	0x40013800
 802476c:	40020000 	.word	0x40020000
 8024770:	40020400 	.word	0x40020400
 8024774:	40020800 	.word	0x40020800
 8024778:	40020c00 	.word	0x40020c00
 802477c:	40021000 	.word	0x40021000
 8024780:	40021400 	.word	0x40021400
 8024784:	40021800 	.word	0x40021800
 8024788:	40021c00 	.word	0x40021c00
 802478c:	40013c00 	.word	0x40013c00

08024790 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8024790:	b480      	push	{r7}
 8024792:	b087      	sub	sp, #28
 8024794:	af00      	add	r7, sp, #0
 8024796:	6078      	str	r0, [r7, #4]
 8024798:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 802479a:	2300      	movs	r3, #0
 802479c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 802479e:	2300      	movs	r3, #0
 80247a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80247a2:	2300      	movs	r3, #0
 80247a4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80247a6:	2300      	movs	r3, #0
 80247a8:	617b      	str	r3, [r7, #20]
 80247aa:	e0cd      	b.n	8024948 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80247ac:	2201      	movs	r2, #1
 80247ae:	697b      	ldr	r3, [r7, #20]
 80247b0:	fa02 f303 	lsl.w	r3, r2, r3
 80247b4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80247b6:	683a      	ldr	r2, [r7, #0]
 80247b8:	693b      	ldr	r3, [r7, #16]
 80247ba:	4013      	ands	r3, r2
 80247bc:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80247be:	68fa      	ldr	r2, [r7, #12]
 80247c0:	693b      	ldr	r3, [r7, #16]
 80247c2:	429a      	cmp	r2, r3
 80247c4:	f040 80bd 	bne.w	8024942 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80247c8:	4a64      	ldr	r2, [pc, #400]	; (802495c <HAL_GPIO_DeInit+0x1cc>)
 80247ca:	697b      	ldr	r3, [r7, #20]
 80247cc:	089b      	lsrs	r3, r3, #2
 80247ce:	3302      	adds	r3, #2
 80247d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80247d4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80247d6:	697b      	ldr	r3, [r7, #20]
 80247d8:	f003 0303 	and.w	r3, r3, #3
 80247dc:	009b      	lsls	r3, r3, #2
 80247de:	220f      	movs	r2, #15
 80247e0:	fa02 f303 	lsl.w	r3, r2, r3
 80247e4:	68ba      	ldr	r2, [r7, #8]
 80247e6:	4013      	ands	r3, r2
 80247e8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80247ea:	687b      	ldr	r3, [r7, #4]
 80247ec:	4a5c      	ldr	r2, [pc, #368]	; (8024960 <HAL_GPIO_DeInit+0x1d0>)
 80247ee:	4293      	cmp	r3, r2
 80247f0:	d02b      	beq.n	802484a <HAL_GPIO_DeInit+0xba>
 80247f2:	687b      	ldr	r3, [r7, #4]
 80247f4:	4a5b      	ldr	r2, [pc, #364]	; (8024964 <HAL_GPIO_DeInit+0x1d4>)
 80247f6:	4293      	cmp	r3, r2
 80247f8:	d025      	beq.n	8024846 <HAL_GPIO_DeInit+0xb6>
 80247fa:	687b      	ldr	r3, [r7, #4]
 80247fc:	4a5a      	ldr	r2, [pc, #360]	; (8024968 <HAL_GPIO_DeInit+0x1d8>)
 80247fe:	4293      	cmp	r3, r2
 8024800:	d01f      	beq.n	8024842 <HAL_GPIO_DeInit+0xb2>
 8024802:	687b      	ldr	r3, [r7, #4]
 8024804:	4a59      	ldr	r2, [pc, #356]	; (802496c <HAL_GPIO_DeInit+0x1dc>)
 8024806:	4293      	cmp	r3, r2
 8024808:	d019      	beq.n	802483e <HAL_GPIO_DeInit+0xae>
 802480a:	687b      	ldr	r3, [r7, #4]
 802480c:	4a58      	ldr	r2, [pc, #352]	; (8024970 <HAL_GPIO_DeInit+0x1e0>)
 802480e:	4293      	cmp	r3, r2
 8024810:	d013      	beq.n	802483a <HAL_GPIO_DeInit+0xaa>
 8024812:	687b      	ldr	r3, [r7, #4]
 8024814:	4a57      	ldr	r2, [pc, #348]	; (8024974 <HAL_GPIO_DeInit+0x1e4>)
 8024816:	4293      	cmp	r3, r2
 8024818:	d00d      	beq.n	8024836 <HAL_GPIO_DeInit+0xa6>
 802481a:	687b      	ldr	r3, [r7, #4]
 802481c:	4a56      	ldr	r2, [pc, #344]	; (8024978 <HAL_GPIO_DeInit+0x1e8>)
 802481e:	4293      	cmp	r3, r2
 8024820:	d007      	beq.n	8024832 <HAL_GPIO_DeInit+0xa2>
 8024822:	687b      	ldr	r3, [r7, #4]
 8024824:	4a55      	ldr	r2, [pc, #340]	; (802497c <HAL_GPIO_DeInit+0x1ec>)
 8024826:	4293      	cmp	r3, r2
 8024828:	d101      	bne.n	802482e <HAL_GPIO_DeInit+0x9e>
 802482a:	2307      	movs	r3, #7
 802482c:	e00e      	b.n	802484c <HAL_GPIO_DeInit+0xbc>
 802482e:	2308      	movs	r3, #8
 8024830:	e00c      	b.n	802484c <HAL_GPIO_DeInit+0xbc>
 8024832:	2306      	movs	r3, #6
 8024834:	e00a      	b.n	802484c <HAL_GPIO_DeInit+0xbc>
 8024836:	2305      	movs	r3, #5
 8024838:	e008      	b.n	802484c <HAL_GPIO_DeInit+0xbc>
 802483a:	2304      	movs	r3, #4
 802483c:	e006      	b.n	802484c <HAL_GPIO_DeInit+0xbc>
 802483e:	2303      	movs	r3, #3
 8024840:	e004      	b.n	802484c <HAL_GPIO_DeInit+0xbc>
 8024842:	2302      	movs	r3, #2
 8024844:	e002      	b.n	802484c <HAL_GPIO_DeInit+0xbc>
 8024846:	2301      	movs	r3, #1
 8024848:	e000      	b.n	802484c <HAL_GPIO_DeInit+0xbc>
 802484a:	2300      	movs	r3, #0
 802484c:	697a      	ldr	r2, [r7, #20]
 802484e:	f002 0203 	and.w	r2, r2, #3
 8024852:	0092      	lsls	r2, r2, #2
 8024854:	4093      	lsls	r3, r2
 8024856:	68ba      	ldr	r2, [r7, #8]
 8024858:	429a      	cmp	r2, r3
 802485a:	d132      	bne.n	80248c2 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 802485c:	4b48      	ldr	r3, [pc, #288]	; (8024980 <HAL_GPIO_DeInit+0x1f0>)
 802485e:	681a      	ldr	r2, [r3, #0]
 8024860:	68fb      	ldr	r3, [r7, #12]
 8024862:	43db      	mvns	r3, r3
 8024864:	4946      	ldr	r1, [pc, #280]	; (8024980 <HAL_GPIO_DeInit+0x1f0>)
 8024866:	4013      	ands	r3, r2
 8024868:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 802486a:	4b45      	ldr	r3, [pc, #276]	; (8024980 <HAL_GPIO_DeInit+0x1f0>)
 802486c:	685a      	ldr	r2, [r3, #4]
 802486e:	68fb      	ldr	r3, [r7, #12]
 8024870:	43db      	mvns	r3, r3
 8024872:	4943      	ldr	r1, [pc, #268]	; (8024980 <HAL_GPIO_DeInit+0x1f0>)
 8024874:	4013      	ands	r3, r2
 8024876:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8024878:	4b41      	ldr	r3, [pc, #260]	; (8024980 <HAL_GPIO_DeInit+0x1f0>)
 802487a:	689a      	ldr	r2, [r3, #8]
 802487c:	68fb      	ldr	r3, [r7, #12]
 802487e:	43db      	mvns	r3, r3
 8024880:	493f      	ldr	r1, [pc, #252]	; (8024980 <HAL_GPIO_DeInit+0x1f0>)
 8024882:	4013      	ands	r3, r2
 8024884:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8024886:	4b3e      	ldr	r3, [pc, #248]	; (8024980 <HAL_GPIO_DeInit+0x1f0>)
 8024888:	68da      	ldr	r2, [r3, #12]
 802488a:	68fb      	ldr	r3, [r7, #12]
 802488c:	43db      	mvns	r3, r3
 802488e:	493c      	ldr	r1, [pc, #240]	; (8024980 <HAL_GPIO_DeInit+0x1f0>)
 8024890:	4013      	ands	r3, r2
 8024892:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8024894:	697b      	ldr	r3, [r7, #20]
 8024896:	f003 0303 	and.w	r3, r3, #3
 802489a:	009b      	lsls	r3, r3, #2
 802489c:	220f      	movs	r2, #15
 802489e:	fa02 f303 	lsl.w	r3, r2, r3
 80248a2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80248a4:	4a2d      	ldr	r2, [pc, #180]	; (802495c <HAL_GPIO_DeInit+0x1cc>)
 80248a6:	697b      	ldr	r3, [r7, #20]
 80248a8:	089b      	lsrs	r3, r3, #2
 80248aa:	3302      	adds	r3, #2
 80248ac:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80248b0:	68bb      	ldr	r3, [r7, #8]
 80248b2:	43da      	mvns	r2, r3
 80248b4:	4829      	ldr	r0, [pc, #164]	; (802495c <HAL_GPIO_DeInit+0x1cc>)
 80248b6:	697b      	ldr	r3, [r7, #20]
 80248b8:	089b      	lsrs	r3, r3, #2
 80248ba:	400a      	ands	r2, r1
 80248bc:	3302      	adds	r3, #2
 80248be:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80248c2:	687b      	ldr	r3, [r7, #4]
 80248c4:	681a      	ldr	r2, [r3, #0]
 80248c6:	697b      	ldr	r3, [r7, #20]
 80248c8:	005b      	lsls	r3, r3, #1
 80248ca:	2103      	movs	r1, #3
 80248cc:	fa01 f303 	lsl.w	r3, r1, r3
 80248d0:	43db      	mvns	r3, r3
 80248d2:	401a      	ands	r2, r3
 80248d4:	687b      	ldr	r3, [r7, #4]
 80248d6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80248d8:	697b      	ldr	r3, [r7, #20]
 80248da:	08da      	lsrs	r2, r3, #3
 80248dc:	687b      	ldr	r3, [r7, #4]
 80248de:	3208      	adds	r2, #8
 80248e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80248e4:	697b      	ldr	r3, [r7, #20]
 80248e6:	f003 0307 	and.w	r3, r3, #7
 80248ea:	009b      	lsls	r3, r3, #2
 80248ec:	220f      	movs	r2, #15
 80248ee:	fa02 f303 	lsl.w	r3, r2, r3
 80248f2:	43db      	mvns	r3, r3
 80248f4:	697a      	ldr	r2, [r7, #20]
 80248f6:	08d2      	lsrs	r2, r2, #3
 80248f8:	4019      	ands	r1, r3
 80248fa:	687b      	ldr	r3, [r7, #4]
 80248fc:	3208      	adds	r2, #8
 80248fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8024902:	687b      	ldr	r3, [r7, #4]
 8024904:	68da      	ldr	r2, [r3, #12]
 8024906:	697b      	ldr	r3, [r7, #20]
 8024908:	005b      	lsls	r3, r3, #1
 802490a:	2103      	movs	r1, #3
 802490c:	fa01 f303 	lsl.w	r3, r1, r3
 8024910:	43db      	mvns	r3, r3
 8024912:	401a      	ands	r2, r3
 8024914:	687b      	ldr	r3, [r7, #4]
 8024916:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8024918:	687b      	ldr	r3, [r7, #4]
 802491a:	685a      	ldr	r2, [r3, #4]
 802491c:	2101      	movs	r1, #1
 802491e:	697b      	ldr	r3, [r7, #20]
 8024920:	fa01 f303 	lsl.w	r3, r1, r3
 8024924:	43db      	mvns	r3, r3
 8024926:	401a      	ands	r2, r3
 8024928:	687b      	ldr	r3, [r7, #4]
 802492a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 802492c:	687b      	ldr	r3, [r7, #4]
 802492e:	689a      	ldr	r2, [r3, #8]
 8024930:	697b      	ldr	r3, [r7, #20]
 8024932:	005b      	lsls	r3, r3, #1
 8024934:	2103      	movs	r1, #3
 8024936:	fa01 f303 	lsl.w	r3, r1, r3
 802493a:	43db      	mvns	r3, r3
 802493c:	401a      	ands	r2, r3
 802493e:	687b      	ldr	r3, [r7, #4]
 8024940:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8024942:	697b      	ldr	r3, [r7, #20]
 8024944:	3301      	adds	r3, #1
 8024946:	617b      	str	r3, [r7, #20]
 8024948:	697b      	ldr	r3, [r7, #20]
 802494a:	2b0f      	cmp	r3, #15
 802494c:	f67f af2e 	bls.w	80247ac <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8024950:	bf00      	nop
 8024952:	371c      	adds	r7, #28
 8024954:	46bd      	mov	sp, r7
 8024956:	f85d 7b04 	ldr.w	r7, [sp], #4
 802495a:	4770      	bx	lr
 802495c:	40013800 	.word	0x40013800
 8024960:	40020000 	.word	0x40020000
 8024964:	40020400 	.word	0x40020400
 8024968:	40020800 	.word	0x40020800
 802496c:	40020c00 	.word	0x40020c00
 8024970:	40021000 	.word	0x40021000
 8024974:	40021400 	.word	0x40021400
 8024978:	40021800 	.word	0x40021800
 802497c:	40021c00 	.word	0x40021c00
 8024980:	40013c00 	.word	0x40013c00

08024984 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8024984:	b480      	push	{r7}
 8024986:	b085      	sub	sp, #20
 8024988:	af00      	add	r7, sp, #0
 802498a:	6078      	str	r0, [r7, #4]
 802498c:	460b      	mov	r3, r1
 802498e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8024990:	687b      	ldr	r3, [r7, #4]
 8024992:	691a      	ldr	r2, [r3, #16]
 8024994:	887b      	ldrh	r3, [r7, #2]
 8024996:	4013      	ands	r3, r2
 8024998:	2b00      	cmp	r3, #0
 802499a:	d002      	beq.n	80249a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 802499c:	2301      	movs	r3, #1
 802499e:	73fb      	strb	r3, [r7, #15]
 80249a0:	e001      	b.n	80249a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80249a2:	2300      	movs	r3, #0
 80249a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80249a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80249a8:	4618      	mov	r0, r3
 80249aa:	3714      	adds	r7, #20
 80249ac:	46bd      	mov	sp, r7
 80249ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80249b2:	4770      	bx	lr

080249b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80249b4:	b480      	push	{r7}
 80249b6:	b083      	sub	sp, #12
 80249b8:	af00      	add	r7, sp, #0
 80249ba:	6078      	str	r0, [r7, #4]
 80249bc:	460b      	mov	r3, r1
 80249be:	807b      	strh	r3, [r7, #2]
 80249c0:	4613      	mov	r3, r2
 80249c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80249c4:	787b      	ldrb	r3, [r7, #1]
 80249c6:	2b00      	cmp	r3, #0
 80249c8:	d003      	beq.n	80249d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80249ca:	887a      	ldrh	r2, [r7, #2]
 80249cc:	687b      	ldr	r3, [r7, #4]
 80249ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80249d0:	e003      	b.n	80249da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80249d2:	887b      	ldrh	r3, [r7, #2]
 80249d4:	041a      	lsls	r2, r3, #16
 80249d6:	687b      	ldr	r3, [r7, #4]
 80249d8:	619a      	str	r2, [r3, #24]
}
 80249da:	bf00      	nop
 80249dc:	370c      	adds	r7, #12
 80249de:	46bd      	mov	sp, r7
 80249e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80249e4:	4770      	bx	lr

080249e6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80249e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80249e8:	b08f      	sub	sp, #60	; 0x3c
 80249ea:	af0a      	add	r7, sp, #40	; 0x28
 80249ec:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80249ee:	687b      	ldr	r3, [r7, #4]
 80249f0:	2b00      	cmp	r3, #0
 80249f2:	d101      	bne.n	80249f8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80249f4:	2301      	movs	r3, #1
 80249f6:	e054      	b.n	8024aa2 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80249f8:	687b      	ldr	r3, [r7, #4]
 80249fa:	681b      	ldr	r3, [r3, #0]
 80249fc:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80249fe:	687b      	ldr	r3, [r7, #4]
 8024a00:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8024a04:	b2db      	uxtb	r3, r3
 8024a06:	2b00      	cmp	r3, #0
 8024a08:	d106      	bne.n	8024a18 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8024a0a:	687b      	ldr	r3, [r7, #4]
 8024a0c:	2200      	movs	r2, #0
 8024a0e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8024a12:	6878      	ldr	r0, [r7, #4]
 8024a14:	f00f fe16 	bl	8034644 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8024a18:	687b      	ldr	r3, [r7, #4]
 8024a1a:	2203      	movs	r2, #3
 8024a1c:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8024a20:	68fb      	ldr	r3, [r7, #12]
 8024a22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8024a24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8024a28:	2b00      	cmp	r3, #0
 8024a2a:	d102      	bne.n	8024a32 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8024a2c:	687b      	ldr	r3, [r7, #4]
 8024a2e:	2200      	movs	r2, #0
 8024a30:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8024a32:	687b      	ldr	r3, [r7, #4]
 8024a34:	681b      	ldr	r3, [r3, #0]
 8024a36:	4618      	mov	r0, r3
 8024a38:	f007 fde5 	bl	802c606 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8024a3c:	687b      	ldr	r3, [r7, #4]
 8024a3e:	681b      	ldr	r3, [r3, #0]
 8024a40:	603b      	str	r3, [r7, #0]
 8024a42:	687e      	ldr	r6, [r7, #4]
 8024a44:	466d      	mov	r5, sp
 8024a46:	f106 0410 	add.w	r4, r6, #16
 8024a4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8024a4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8024a4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8024a50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8024a52:	e894 0003 	ldmia.w	r4, {r0, r1}
 8024a56:	e885 0003 	stmia.w	r5, {r0, r1}
 8024a5a:	1d33      	adds	r3, r6, #4
 8024a5c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8024a5e:	6838      	ldr	r0, [r7, #0]
 8024a60:	f007 fcbc 	bl	802c3dc <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8024a64:	687b      	ldr	r3, [r7, #4]
 8024a66:	681b      	ldr	r3, [r3, #0]
 8024a68:	2101      	movs	r1, #1
 8024a6a:	4618      	mov	r0, r3
 8024a6c:	f007 fddc 	bl	802c628 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8024a70:	687b      	ldr	r3, [r7, #4]
 8024a72:	681b      	ldr	r3, [r3, #0]
 8024a74:	603b      	str	r3, [r7, #0]
 8024a76:	687e      	ldr	r6, [r7, #4]
 8024a78:	466d      	mov	r5, sp
 8024a7a:	f106 0410 	add.w	r4, r6, #16
 8024a7e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8024a80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8024a82:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8024a84:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8024a86:	e894 0003 	ldmia.w	r4, {r0, r1}
 8024a8a:	e885 0003 	stmia.w	r5, {r0, r1}
 8024a8e:	1d33      	adds	r3, r6, #4
 8024a90:	cb0e      	ldmia	r3, {r1, r2, r3}
 8024a92:	6838      	ldr	r0, [r7, #0]
 8024a94:	f008 ffc8 	bl	802da28 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8024a98:	687b      	ldr	r3, [r7, #4]
 8024a9a:	2201      	movs	r2, #1
 8024a9c:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8024aa0:	2300      	movs	r3, #0
}
 8024aa2:	4618      	mov	r0, r3
 8024aa4:	3714      	adds	r7, #20
 8024aa6:	46bd      	mov	sp, r7
 8024aa8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08024aaa <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8024aaa:	b590      	push	{r4, r7, lr}
 8024aac:	b089      	sub	sp, #36	; 0x24
 8024aae:	af04      	add	r7, sp, #16
 8024ab0:	6078      	str	r0, [r7, #4]
 8024ab2:	4608      	mov	r0, r1
 8024ab4:	4611      	mov	r1, r2
 8024ab6:	461a      	mov	r2, r3
 8024ab8:	4603      	mov	r3, r0
 8024aba:	70fb      	strb	r3, [r7, #3]
 8024abc:	460b      	mov	r3, r1
 8024abe:	70bb      	strb	r3, [r7, #2]
 8024ac0:	4613      	mov	r3, r2
 8024ac2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8024ac4:	687b      	ldr	r3, [r7, #4]
 8024ac6:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8024aca:	2b01      	cmp	r3, #1
 8024acc:	d101      	bne.n	8024ad2 <HAL_HCD_HC_Init+0x28>
 8024ace:	2302      	movs	r3, #2
 8024ad0:	e07f      	b.n	8024bd2 <HAL_HCD_HC_Init+0x128>
 8024ad2:	687b      	ldr	r3, [r7, #4]
 8024ad4:	2201      	movs	r2, #1
 8024ad6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8024ada:	78fa      	ldrb	r2, [r7, #3]
 8024adc:	6879      	ldr	r1, [r7, #4]
 8024ade:	4613      	mov	r3, r2
 8024ae0:	009b      	lsls	r3, r3, #2
 8024ae2:	4413      	add	r3, r2
 8024ae4:	00db      	lsls	r3, r3, #3
 8024ae6:	440b      	add	r3, r1
 8024ae8:	333d      	adds	r3, #61	; 0x3d
 8024aea:	2200      	movs	r2, #0
 8024aec:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8024aee:	78fa      	ldrb	r2, [r7, #3]
 8024af0:	6879      	ldr	r1, [r7, #4]
 8024af2:	4613      	mov	r3, r2
 8024af4:	009b      	lsls	r3, r3, #2
 8024af6:	4413      	add	r3, r2
 8024af8:	00db      	lsls	r3, r3, #3
 8024afa:	440b      	add	r3, r1
 8024afc:	3338      	adds	r3, #56	; 0x38
 8024afe:	787a      	ldrb	r2, [r7, #1]
 8024b00:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8024b02:	78fa      	ldrb	r2, [r7, #3]
 8024b04:	6879      	ldr	r1, [r7, #4]
 8024b06:	4613      	mov	r3, r2
 8024b08:	009b      	lsls	r3, r3, #2
 8024b0a:	4413      	add	r3, r2
 8024b0c:	00db      	lsls	r3, r3, #3
 8024b0e:	440b      	add	r3, r1
 8024b10:	3340      	adds	r3, #64	; 0x40
 8024b12:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8024b14:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8024b16:	78fa      	ldrb	r2, [r7, #3]
 8024b18:	6879      	ldr	r1, [r7, #4]
 8024b1a:	4613      	mov	r3, r2
 8024b1c:	009b      	lsls	r3, r3, #2
 8024b1e:	4413      	add	r3, r2
 8024b20:	00db      	lsls	r3, r3, #3
 8024b22:	440b      	add	r3, r1
 8024b24:	3339      	adds	r3, #57	; 0x39
 8024b26:	78fa      	ldrb	r2, [r7, #3]
 8024b28:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8024b2a:	78fa      	ldrb	r2, [r7, #3]
 8024b2c:	6879      	ldr	r1, [r7, #4]
 8024b2e:	4613      	mov	r3, r2
 8024b30:	009b      	lsls	r3, r3, #2
 8024b32:	4413      	add	r3, r2
 8024b34:	00db      	lsls	r3, r3, #3
 8024b36:	440b      	add	r3, r1
 8024b38:	333f      	adds	r3, #63	; 0x3f
 8024b3a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8024b3e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8024b40:	78fa      	ldrb	r2, [r7, #3]
 8024b42:	78bb      	ldrb	r3, [r7, #2]
 8024b44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8024b48:	b2d8      	uxtb	r0, r3
 8024b4a:	6879      	ldr	r1, [r7, #4]
 8024b4c:	4613      	mov	r3, r2
 8024b4e:	009b      	lsls	r3, r3, #2
 8024b50:	4413      	add	r3, r2
 8024b52:	00db      	lsls	r3, r3, #3
 8024b54:	440b      	add	r3, r1
 8024b56:	333a      	adds	r3, #58	; 0x3a
 8024b58:	4602      	mov	r2, r0
 8024b5a:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8024b5c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8024b60:	2b00      	cmp	r3, #0
 8024b62:	da0a      	bge.n	8024b7a <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8024b64:	78fa      	ldrb	r2, [r7, #3]
 8024b66:	6879      	ldr	r1, [r7, #4]
 8024b68:	4613      	mov	r3, r2
 8024b6a:	009b      	lsls	r3, r3, #2
 8024b6c:	4413      	add	r3, r2
 8024b6e:	00db      	lsls	r3, r3, #3
 8024b70:	440b      	add	r3, r1
 8024b72:	333b      	adds	r3, #59	; 0x3b
 8024b74:	2201      	movs	r2, #1
 8024b76:	701a      	strb	r2, [r3, #0]
 8024b78:	e009      	b.n	8024b8e <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8024b7a:	78fa      	ldrb	r2, [r7, #3]
 8024b7c:	6879      	ldr	r1, [r7, #4]
 8024b7e:	4613      	mov	r3, r2
 8024b80:	009b      	lsls	r3, r3, #2
 8024b82:	4413      	add	r3, r2
 8024b84:	00db      	lsls	r3, r3, #3
 8024b86:	440b      	add	r3, r1
 8024b88:	333b      	adds	r3, #59	; 0x3b
 8024b8a:	2200      	movs	r2, #0
 8024b8c:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8024b8e:	78fa      	ldrb	r2, [r7, #3]
 8024b90:	6879      	ldr	r1, [r7, #4]
 8024b92:	4613      	mov	r3, r2
 8024b94:	009b      	lsls	r3, r3, #2
 8024b96:	4413      	add	r3, r2
 8024b98:	00db      	lsls	r3, r3, #3
 8024b9a:	440b      	add	r3, r1
 8024b9c:	333c      	adds	r3, #60	; 0x3c
 8024b9e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8024ba2:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8024ba4:	687b      	ldr	r3, [r7, #4]
 8024ba6:	6818      	ldr	r0, [r3, #0]
 8024ba8:	787c      	ldrb	r4, [r7, #1]
 8024baa:	78ba      	ldrb	r2, [r7, #2]
 8024bac:	78f9      	ldrb	r1, [r7, #3]
 8024bae:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8024bb0:	9302      	str	r3, [sp, #8]
 8024bb2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8024bb6:	9301      	str	r3, [sp, #4]
 8024bb8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8024bbc:	9300      	str	r3, [sp, #0]
 8024bbe:	4623      	mov	r3, r4
 8024bc0:	f009 f8b4 	bl	802dd2c <USB_HC_Init>
 8024bc4:	4603      	mov	r3, r0
 8024bc6:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8024bc8:	687b      	ldr	r3, [r7, #4]
 8024bca:	2200      	movs	r2, #0
 8024bcc:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8024bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8024bd2:	4618      	mov	r0, r3
 8024bd4:	3714      	adds	r7, #20
 8024bd6:	46bd      	mov	sp, r7
 8024bd8:	bd90      	pop	{r4, r7, pc}

08024bda <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8024bda:	b580      	push	{r7, lr}
 8024bdc:	b084      	sub	sp, #16
 8024bde:	af00      	add	r7, sp, #0
 8024be0:	6078      	str	r0, [r7, #4]
 8024be2:	460b      	mov	r3, r1
 8024be4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8024be6:	2300      	movs	r3, #0
 8024be8:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8024bea:	687b      	ldr	r3, [r7, #4]
 8024bec:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8024bf0:	2b01      	cmp	r3, #1
 8024bf2:	d101      	bne.n	8024bf8 <HAL_HCD_HC_Halt+0x1e>
 8024bf4:	2302      	movs	r3, #2
 8024bf6:	e00f      	b.n	8024c18 <HAL_HCD_HC_Halt+0x3e>
 8024bf8:	687b      	ldr	r3, [r7, #4]
 8024bfa:	2201      	movs	r2, #1
 8024bfc:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8024c00:	687b      	ldr	r3, [r7, #4]
 8024c02:	681b      	ldr	r3, [r3, #0]
 8024c04:	78fa      	ldrb	r2, [r7, #3]
 8024c06:	4611      	mov	r1, r2
 8024c08:	4618      	mov	r0, r3
 8024c0a:	f009 faf0 	bl	802e1ee <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8024c0e:	687b      	ldr	r3, [r7, #4]
 8024c10:	2200      	movs	r2, #0
 8024c12:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8024c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8024c18:	4618      	mov	r0, r3
 8024c1a:	3710      	adds	r7, #16
 8024c1c:	46bd      	mov	sp, r7
 8024c1e:	bd80      	pop	{r7, pc}

08024c20 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8024c20:	b580      	push	{r7, lr}
 8024c22:	b082      	sub	sp, #8
 8024c24:	af00      	add	r7, sp, #0
 8024c26:	6078      	str	r0, [r7, #4]
 8024c28:	4608      	mov	r0, r1
 8024c2a:	4611      	mov	r1, r2
 8024c2c:	461a      	mov	r2, r3
 8024c2e:	4603      	mov	r3, r0
 8024c30:	70fb      	strb	r3, [r7, #3]
 8024c32:	460b      	mov	r3, r1
 8024c34:	70bb      	strb	r3, [r7, #2]
 8024c36:	4613      	mov	r3, r2
 8024c38:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8024c3a:	78fa      	ldrb	r2, [r7, #3]
 8024c3c:	6879      	ldr	r1, [r7, #4]
 8024c3e:	4613      	mov	r3, r2
 8024c40:	009b      	lsls	r3, r3, #2
 8024c42:	4413      	add	r3, r2
 8024c44:	00db      	lsls	r3, r3, #3
 8024c46:	440b      	add	r3, r1
 8024c48:	333b      	adds	r3, #59	; 0x3b
 8024c4a:	78ba      	ldrb	r2, [r7, #2]
 8024c4c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8024c4e:	78fa      	ldrb	r2, [r7, #3]
 8024c50:	6879      	ldr	r1, [r7, #4]
 8024c52:	4613      	mov	r3, r2
 8024c54:	009b      	lsls	r3, r3, #2
 8024c56:	4413      	add	r3, r2
 8024c58:	00db      	lsls	r3, r3, #3
 8024c5a:	440b      	add	r3, r1
 8024c5c:	333f      	adds	r3, #63	; 0x3f
 8024c5e:	787a      	ldrb	r2, [r7, #1]
 8024c60:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8024c62:	7c3b      	ldrb	r3, [r7, #16]
 8024c64:	2b00      	cmp	r3, #0
 8024c66:	d114      	bne.n	8024c92 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8024c68:	78fa      	ldrb	r2, [r7, #3]
 8024c6a:	6879      	ldr	r1, [r7, #4]
 8024c6c:	4613      	mov	r3, r2
 8024c6e:	009b      	lsls	r3, r3, #2
 8024c70:	4413      	add	r3, r2
 8024c72:	00db      	lsls	r3, r3, #3
 8024c74:	440b      	add	r3, r1
 8024c76:	3342      	adds	r3, #66	; 0x42
 8024c78:	2203      	movs	r2, #3
 8024c7a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8024c7c:	78fa      	ldrb	r2, [r7, #3]
 8024c7e:	6879      	ldr	r1, [r7, #4]
 8024c80:	4613      	mov	r3, r2
 8024c82:	009b      	lsls	r3, r3, #2
 8024c84:	4413      	add	r3, r2
 8024c86:	00db      	lsls	r3, r3, #3
 8024c88:	440b      	add	r3, r1
 8024c8a:	333d      	adds	r3, #61	; 0x3d
 8024c8c:	7f3a      	ldrb	r2, [r7, #28]
 8024c8e:	701a      	strb	r2, [r3, #0]
 8024c90:	e009      	b.n	8024ca6 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8024c92:	78fa      	ldrb	r2, [r7, #3]
 8024c94:	6879      	ldr	r1, [r7, #4]
 8024c96:	4613      	mov	r3, r2
 8024c98:	009b      	lsls	r3, r3, #2
 8024c9a:	4413      	add	r3, r2
 8024c9c:	00db      	lsls	r3, r3, #3
 8024c9e:	440b      	add	r3, r1
 8024ca0:	3342      	adds	r3, #66	; 0x42
 8024ca2:	2202      	movs	r2, #2
 8024ca4:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8024ca6:	787b      	ldrb	r3, [r7, #1]
 8024ca8:	2b03      	cmp	r3, #3
 8024caa:	f200 80d6 	bhi.w	8024e5a <HAL_HCD_HC_SubmitRequest+0x23a>
 8024cae:	a201      	add	r2, pc, #4	; (adr r2, 8024cb4 <HAL_HCD_HC_SubmitRequest+0x94>)
 8024cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8024cb4:	08024cc5 	.word	0x08024cc5
 8024cb8:	08024e45 	.word	0x08024e45
 8024cbc:	08024d31 	.word	0x08024d31
 8024cc0:	08024dbb 	.word	0x08024dbb
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8024cc4:	7c3b      	ldrb	r3, [r7, #16]
 8024cc6:	2b01      	cmp	r3, #1
 8024cc8:	f040 80c9 	bne.w	8024e5e <HAL_HCD_HC_SubmitRequest+0x23e>
 8024ccc:	78bb      	ldrb	r3, [r7, #2]
 8024cce:	2b00      	cmp	r3, #0
 8024cd0:	f040 80c5 	bne.w	8024e5e <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (length == 0U)
 8024cd4:	8b3b      	ldrh	r3, [r7, #24]
 8024cd6:	2b00      	cmp	r3, #0
 8024cd8:	d109      	bne.n	8024cee <HAL_HCD_HC_SubmitRequest+0xce>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8024cda:	78fa      	ldrb	r2, [r7, #3]
 8024cdc:	6879      	ldr	r1, [r7, #4]
 8024cde:	4613      	mov	r3, r2
 8024ce0:	009b      	lsls	r3, r3, #2
 8024ce2:	4413      	add	r3, r2
 8024ce4:	00db      	lsls	r3, r3, #3
 8024ce6:	440b      	add	r3, r1
 8024ce8:	3351      	adds	r3, #81	; 0x51
 8024cea:	2201      	movs	r2, #1
 8024cec:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8024cee:	78fa      	ldrb	r2, [r7, #3]
 8024cf0:	6879      	ldr	r1, [r7, #4]
 8024cf2:	4613      	mov	r3, r2
 8024cf4:	009b      	lsls	r3, r3, #2
 8024cf6:	4413      	add	r3, r2
 8024cf8:	00db      	lsls	r3, r3, #3
 8024cfa:	440b      	add	r3, r1
 8024cfc:	3351      	adds	r3, #81	; 0x51
 8024cfe:	781b      	ldrb	r3, [r3, #0]
 8024d00:	2b00      	cmp	r3, #0
 8024d02:	d10a      	bne.n	8024d1a <HAL_HCD_HC_SubmitRequest+0xfa>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8024d04:	78fa      	ldrb	r2, [r7, #3]
 8024d06:	6879      	ldr	r1, [r7, #4]
 8024d08:	4613      	mov	r3, r2
 8024d0a:	009b      	lsls	r3, r3, #2
 8024d0c:	4413      	add	r3, r2
 8024d0e:	00db      	lsls	r3, r3, #3
 8024d10:	440b      	add	r3, r1
 8024d12:	3342      	adds	r3, #66	; 0x42
 8024d14:	2200      	movs	r2, #0
 8024d16:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8024d18:	e0a1      	b.n	8024e5e <HAL_HCD_HC_SubmitRequest+0x23e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8024d1a:	78fa      	ldrb	r2, [r7, #3]
 8024d1c:	6879      	ldr	r1, [r7, #4]
 8024d1e:	4613      	mov	r3, r2
 8024d20:	009b      	lsls	r3, r3, #2
 8024d22:	4413      	add	r3, r2
 8024d24:	00db      	lsls	r3, r3, #3
 8024d26:	440b      	add	r3, r1
 8024d28:	3342      	adds	r3, #66	; 0x42
 8024d2a:	2202      	movs	r2, #2
 8024d2c:	701a      	strb	r2, [r3, #0]
      break;
 8024d2e:	e096      	b.n	8024e5e <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8024d30:	78bb      	ldrb	r3, [r7, #2]
 8024d32:	2b00      	cmp	r3, #0
 8024d34:	d120      	bne.n	8024d78 <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8024d36:	78fa      	ldrb	r2, [r7, #3]
 8024d38:	6879      	ldr	r1, [r7, #4]
 8024d3a:	4613      	mov	r3, r2
 8024d3c:	009b      	lsls	r3, r3, #2
 8024d3e:	4413      	add	r3, r2
 8024d40:	00db      	lsls	r3, r3, #3
 8024d42:	440b      	add	r3, r1
 8024d44:	3351      	adds	r3, #81	; 0x51
 8024d46:	781b      	ldrb	r3, [r3, #0]
 8024d48:	2b00      	cmp	r3, #0
 8024d4a:	d10a      	bne.n	8024d62 <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8024d4c:	78fa      	ldrb	r2, [r7, #3]
 8024d4e:	6879      	ldr	r1, [r7, #4]
 8024d50:	4613      	mov	r3, r2
 8024d52:	009b      	lsls	r3, r3, #2
 8024d54:	4413      	add	r3, r2
 8024d56:	00db      	lsls	r3, r3, #3
 8024d58:	440b      	add	r3, r1
 8024d5a:	3342      	adds	r3, #66	; 0x42
 8024d5c:	2200      	movs	r2, #0
 8024d5e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8024d60:	e07e      	b.n	8024e60 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8024d62:	78fa      	ldrb	r2, [r7, #3]
 8024d64:	6879      	ldr	r1, [r7, #4]
 8024d66:	4613      	mov	r3, r2
 8024d68:	009b      	lsls	r3, r3, #2
 8024d6a:	4413      	add	r3, r2
 8024d6c:	00db      	lsls	r3, r3, #3
 8024d6e:	440b      	add	r3, r1
 8024d70:	3342      	adds	r3, #66	; 0x42
 8024d72:	2202      	movs	r2, #2
 8024d74:	701a      	strb	r2, [r3, #0]
      break;
 8024d76:	e073      	b.n	8024e60 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8024d78:	78fa      	ldrb	r2, [r7, #3]
 8024d7a:	6879      	ldr	r1, [r7, #4]
 8024d7c:	4613      	mov	r3, r2
 8024d7e:	009b      	lsls	r3, r3, #2
 8024d80:	4413      	add	r3, r2
 8024d82:	00db      	lsls	r3, r3, #3
 8024d84:	440b      	add	r3, r1
 8024d86:	3350      	adds	r3, #80	; 0x50
 8024d88:	781b      	ldrb	r3, [r3, #0]
 8024d8a:	2b00      	cmp	r3, #0
 8024d8c:	d10a      	bne.n	8024da4 <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8024d8e:	78fa      	ldrb	r2, [r7, #3]
 8024d90:	6879      	ldr	r1, [r7, #4]
 8024d92:	4613      	mov	r3, r2
 8024d94:	009b      	lsls	r3, r3, #2
 8024d96:	4413      	add	r3, r2
 8024d98:	00db      	lsls	r3, r3, #3
 8024d9a:	440b      	add	r3, r1
 8024d9c:	3342      	adds	r3, #66	; 0x42
 8024d9e:	2200      	movs	r2, #0
 8024da0:	701a      	strb	r2, [r3, #0]
      break;
 8024da2:	e05d      	b.n	8024e60 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8024da4:	78fa      	ldrb	r2, [r7, #3]
 8024da6:	6879      	ldr	r1, [r7, #4]
 8024da8:	4613      	mov	r3, r2
 8024daa:	009b      	lsls	r3, r3, #2
 8024dac:	4413      	add	r3, r2
 8024dae:	00db      	lsls	r3, r3, #3
 8024db0:	440b      	add	r3, r1
 8024db2:	3342      	adds	r3, #66	; 0x42
 8024db4:	2202      	movs	r2, #2
 8024db6:	701a      	strb	r2, [r3, #0]
      break;
 8024db8:	e052      	b.n	8024e60 <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8024dba:	78bb      	ldrb	r3, [r7, #2]
 8024dbc:	2b00      	cmp	r3, #0
 8024dbe:	d120      	bne.n	8024e02 <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8024dc0:	78fa      	ldrb	r2, [r7, #3]
 8024dc2:	6879      	ldr	r1, [r7, #4]
 8024dc4:	4613      	mov	r3, r2
 8024dc6:	009b      	lsls	r3, r3, #2
 8024dc8:	4413      	add	r3, r2
 8024dca:	00db      	lsls	r3, r3, #3
 8024dcc:	440b      	add	r3, r1
 8024dce:	3351      	adds	r3, #81	; 0x51
 8024dd0:	781b      	ldrb	r3, [r3, #0]
 8024dd2:	2b00      	cmp	r3, #0
 8024dd4:	d10a      	bne.n	8024dec <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8024dd6:	78fa      	ldrb	r2, [r7, #3]
 8024dd8:	6879      	ldr	r1, [r7, #4]
 8024dda:	4613      	mov	r3, r2
 8024ddc:	009b      	lsls	r3, r3, #2
 8024dde:	4413      	add	r3, r2
 8024de0:	00db      	lsls	r3, r3, #3
 8024de2:	440b      	add	r3, r1
 8024de4:	3342      	adds	r3, #66	; 0x42
 8024de6:	2200      	movs	r2, #0
 8024de8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8024dea:	e039      	b.n	8024e60 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8024dec:	78fa      	ldrb	r2, [r7, #3]
 8024dee:	6879      	ldr	r1, [r7, #4]
 8024df0:	4613      	mov	r3, r2
 8024df2:	009b      	lsls	r3, r3, #2
 8024df4:	4413      	add	r3, r2
 8024df6:	00db      	lsls	r3, r3, #3
 8024df8:	440b      	add	r3, r1
 8024dfa:	3342      	adds	r3, #66	; 0x42
 8024dfc:	2202      	movs	r2, #2
 8024dfe:	701a      	strb	r2, [r3, #0]
      break;
 8024e00:	e02e      	b.n	8024e60 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8024e02:	78fa      	ldrb	r2, [r7, #3]
 8024e04:	6879      	ldr	r1, [r7, #4]
 8024e06:	4613      	mov	r3, r2
 8024e08:	009b      	lsls	r3, r3, #2
 8024e0a:	4413      	add	r3, r2
 8024e0c:	00db      	lsls	r3, r3, #3
 8024e0e:	440b      	add	r3, r1
 8024e10:	3350      	adds	r3, #80	; 0x50
 8024e12:	781b      	ldrb	r3, [r3, #0]
 8024e14:	2b00      	cmp	r3, #0
 8024e16:	d10a      	bne.n	8024e2e <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8024e18:	78fa      	ldrb	r2, [r7, #3]
 8024e1a:	6879      	ldr	r1, [r7, #4]
 8024e1c:	4613      	mov	r3, r2
 8024e1e:	009b      	lsls	r3, r3, #2
 8024e20:	4413      	add	r3, r2
 8024e22:	00db      	lsls	r3, r3, #3
 8024e24:	440b      	add	r3, r1
 8024e26:	3342      	adds	r3, #66	; 0x42
 8024e28:	2200      	movs	r2, #0
 8024e2a:	701a      	strb	r2, [r3, #0]
      break;
 8024e2c:	e018      	b.n	8024e60 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8024e2e:	78fa      	ldrb	r2, [r7, #3]
 8024e30:	6879      	ldr	r1, [r7, #4]
 8024e32:	4613      	mov	r3, r2
 8024e34:	009b      	lsls	r3, r3, #2
 8024e36:	4413      	add	r3, r2
 8024e38:	00db      	lsls	r3, r3, #3
 8024e3a:	440b      	add	r3, r1
 8024e3c:	3342      	adds	r3, #66	; 0x42
 8024e3e:	2202      	movs	r2, #2
 8024e40:	701a      	strb	r2, [r3, #0]
      break;
 8024e42:	e00d      	b.n	8024e60 <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8024e44:	78fa      	ldrb	r2, [r7, #3]
 8024e46:	6879      	ldr	r1, [r7, #4]
 8024e48:	4613      	mov	r3, r2
 8024e4a:	009b      	lsls	r3, r3, #2
 8024e4c:	4413      	add	r3, r2
 8024e4e:	00db      	lsls	r3, r3, #3
 8024e50:	440b      	add	r3, r1
 8024e52:	3342      	adds	r3, #66	; 0x42
 8024e54:	2200      	movs	r2, #0
 8024e56:	701a      	strb	r2, [r3, #0]
      break;
 8024e58:	e002      	b.n	8024e60 <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 8024e5a:	bf00      	nop
 8024e5c:	e000      	b.n	8024e60 <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 8024e5e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8024e60:	78fa      	ldrb	r2, [r7, #3]
 8024e62:	6879      	ldr	r1, [r7, #4]
 8024e64:	4613      	mov	r3, r2
 8024e66:	009b      	lsls	r3, r3, #2
 8024e68:	4413      	add	r3, r2
 8024e6a:	00db      	lsls	r3, r3, #3
 8024e6c:	440b      	add	r3, r1
 8024e6e:	3344      	adds	r3, #68	; 0x44
 8024e70:	697a      	ldr	r2, [r7, #20]
 8024e72:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8024e74:	78fa      	ldrb	r2, [r7, #3]
 8024e76:	8b39      	ldrh	r1, [r7, #24]
 8024e78:	6878      	ldr	r0, [r7, #4]
 8024e7a:	4613      	mov	r3, r2
 8024e7c:	009b      	lsls	r3, r3, #2
 8024e7e:	4413      	add	r3, r2
 8024e80:	00db      	lsls	r3, r3, #3
 8024e82:	4403      	add	r3, r0
 8024e84:	3348      	adds	r3, #72	; 0x48
 8024e86:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8024e88:	78fa      	ldrb	r2, [r7, #3]
 8024e8a:	6879      	ldr	r1, [r7, #4]
 8024e8c:	4613      	mov	r3, r2
 8024e8e:	009b      	lsls	r3, r3, #2
 8024e90:	4413      	add	r3, r2
 8024e92:	00db      	lsls	r3, r3, #3
 8024e94:	440b      	add	r3, r1
 8024e96:	335c      	adds	r3, #92	; 0x5c
 8024e98:	2200      	movs	r2, #0
 8024e9a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8024e9c:	78fa      	ldrb	r2, [r7, #3]
 8024e9e:	6879      	ldr	r1, [r7, #4]
 8024ea0:	4613      	mov	r3, r2
 8024ea2:	009b      	lsls	r3, r3, #2
 8024ea4:	4413      	add	r3, r2
 8024ea6:	00db      	lsls	r3, r3, #3
 8024ea8:	440b      	add	r3, r1
 8024eaa:	334c      	adds	r3, #76	; 0x4c
 8024eac:	2200      	movs	r2, #0
 8024eae:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8024eb0:	78fa      	ldrb	r2, [r7, #3]
 8024eb2:	6879      	ldr	r1, [r7, #4]
 8024eb4:	4613      	mov	r3, r2
 8024eb6:	009b      	lsls	r3, r3, #2
 8024eb8:	4413      	add	r3, r2
 8024eba:	00db      	lsls	r3, r3, #3
 8024ebc:	440b      	add	r3, r1
 8024ebe:	3339      	adds	r3, #57	; 0x39
 8024ec0:	78fa      	ldrb	r2, [r7, #3]
 8024ec2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8024ec4:	78fa      	ldrb	r2, [r7, #3]
 8024ec6:	6879      	ldr	r1, [r7, #4]
 8024ec8:	4613      	mov	r3, r2
 8024eca:	009b      	lsls	r3, r3, #2
 8024ecc:	4413      	add	r3, r2
 8024ece:	00db      	lsls	r3, r3, #3
 8024ed0:	440b      	add	r3, r1
 8024ed2:	335d      	adds	r3, #93	; 0x5d
 8024ed4:	2200      	movs	r2, #0
 8024ed6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8024ed8:	687b      	ldr	r3, [r7, #4]
 8024eda:	6818      	ldr	r0, [r3, #0]
 8024edc:	78fa      	ldrb	r2, [r7, #3]
 8024ede:	4613      	mov	r3, r2
 8024ee0:	009b      	lsls	r3, r3, #2
 8024ee2:	4413      	add	r3, r2
 8024ee4:	00db      	lsls	r3, r3, #3
 8024ee6:	3338      	adds	r3, #56	; 0x38
 8024ee8:	687a      	ldr	r2, [r7, #4]
 8024eea:	18d1      	adds	r1, r2, r3
 8024eec:	687b      	ldr	r3, [r7, #4]
 8024eee:	691b      	ldr	r3, [r3, #16]
 8024ef0:	b2db      	uxtb	r3, r3
 8024ef2:	461a      	mov	r2, r3
 8024ef4:	f009 f824 	bl	802df40 <USB_HC_StartXfer>
 8024ef8:	4603      	mov	r3, r0
}
 8024efa:	4618      	mov	r0, r3
 8024efc:	3708      	adds	r7, #8
 8024efe:	46bd      	mov	sp, r7
 8024f00:	bd80      	pop	{r7, pc}
 8024f02:	bf00      	nop

08024f04 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8024f04:	b580      	push	{r7, lr}
 8024f06:	b086      	sub	sp, #24
 8024f08:	af00      	add	r7, sp, #0
 8024f0a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8024f0c:	687b      	ldr	r3, [r7, #4]
 8024f0e:	681b      	ldr	r3, [r3, #0]
 8024f10:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8024f12:	693b      	ldr	r3, [r7, #16]
 8024f14:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8024f16:	687b      	ldr	r3, [r7, #4]
 8024f18:	681b      	ldr	r3, [r3, #0]
 8024f1a:	4618      	mov	r0, r3
 8024f1c:	f008 fcc0 	bl	802d8a0 <USB_GetMode>
 8024f20:	4603      	mov	r3, r0
 8024f22:	2b01      	cmp	r3, #1
 8024f24:	f040 80ef 	bne.w	8025106 <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8024f28:	687b      	ldr	r3, [r7, #4]
 8024f2a:	681b      	ldr	r3, [r3, #0]
 8024f2c:	4618      	mov	r0, r3
 8024f2e:	f008 fc24 	bl	802d77a <USB_ReadInterrupts>
 8024f32:	4603      	mov	r3, r0
 8024f34:	2b00      	cmp	r3, #0
 8024f36:	f000 80e5 	beq.w	8025104 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8024f3a:	687b      	ldr	r3, [r7, #4]
 8024f3c:	681b      	ldr	r3, [r3, #0]
 8024f3e:	4618      	mov	r0, r3
 8024f40:	f008 fc1b 	bl	802d77a <USB_ReadInterrupts>
 8024f44:	4603      	mov	r3, r0
 8024f46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8024f4a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8024f4e:	d104      	bne.n	8024f5a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8024f50:	687b      	ldr	r3, [r7, #4]
 8024f52:	681b      	ldr	r3, [r3, #0]
 8024f54:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8024f58:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8024f5a:	687b      	ldr	r3, [r7, #4]
 8024f5c:	681b      	ldr	r3, [r3, #0]
 8024f5e:	4618      	mov	r0, r3
 8024f60:	f008 fc0b 	bl	802d77a <USB_ReadInterrupts>
 8024f64:	4603      	mov	r3, r0
 8024f66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8024f6a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8024f6e:	d104      	bne.n	8024f7a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8024f70:	687b      	ldr	r3, [r7, #4]
 8024f72:	681b      	ldr	r3, [r3, #0]
 8024f74:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8024f78:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8024f7a:	687b      	ldr	r3, [r7, #4]
 8024f7c:	681b      	ldr	r3, [r3, #0]
 8024f7e:	4618      	mov	r0, r3
 8024f80:	f008 fbfb 	bl	802d77a <USB_ReadInterrupts>
 8024f84:	4603      	mov	r3, r0
 8024f86:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8024f8a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8024f8e:	d104      	bne.n	8024f9a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8024f90:	687b      	ldr	r3, [r7, #4]
 8024f92:	681b      	ldr	r3, [r3, #0]
 8024f94:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8024f98:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8024f9a:	687b      	ldr	r3, [r7, #4]
 8024f9c:	681b      	ldr	r3, [r3, #0]
 8024f9e:	4618      	mov	r0, r3
 8024fa0:	f008 fbeb 	bl	802d77a <USB_ReadInterrupts>
 8024fa4:	4603      	mov	r3, r0
 8024fa6:	f003 0302 	and.w	r3, r3, #2
 8024faa:	2b02      	cmp	r3, #2
 8024fac:	d103      	bne.n	8024fb6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8024fae:	687b      	ldr	r3, [r7, #4]
 8024fb0:	681b      	ldr	r3, [r3, #0]
 8024fb2:	2202      	movs	r2, #2
 8024fb4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8024fb6:	687b      	ldr	r3, [r7, #4]
 8024fb8:	681b      	ldr	r3, [r3, #0]
 8024fba:	4618      	mov	r0, r3
 8024fbc:	f008 fbdd 	bl	802d77a <USB_ReadInterrupts>
 8024fc0:	4603      	mov	r3, r0
 8024fc2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8024fc6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8024fca:	d115      	bne.n	8024ff8 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8024fcc:	687b      	ldr	r3, [r7, #4]
 8024fce:	681b      	ldr	r3, [r3, #0]
 8024fd0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8024fd4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8024fd6:	68fb      	ldr	r3, [r7, #12]
 8024fd8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8024fdc:	681b      	ldr	r3, [r3, #0]
 8024fde:	f003 0301 	and.w	r3, r3, #1
 8024fe2:	2b00      	cmp	r3, #0
 8024fe4:	d108      	bne.n	8024ff8 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8024fe6:	6878      	ldr	r0, [r7, #4]
 8024fe8:	f00f fb98 	bl	803471c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8024fec:	687b      	ldr	r3, [r7, #4]
 8024fee:	681b      	ldr	r3, [r3, #0]
 8024ff0:	2101      	movs	r1, #1
 8024ff2:	4618      	mov	r0, r3
 8024ff4:	f008 fdd4 	bl	802dba0 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8024ff8:	687b      	ldr	r3, [r7, #4]
 8024ffa:	681b      	ldr	r3, [r3, #0]
 8024ffc:	4618      	mov	r0, r3
 8024ffe:	f008 fbbc 	bl	802d77a <USB_ReadInterrupts>
 8025002:	4603      	mov	r3, r0
 8025004:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8025008:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 802500c:	d102      	bne.n	8025014 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 802500e:	6878      	ldr	r0, [r7, #4]
 8025010:	f001 f966 	bl	80262e0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8025014:	687b      	ldr	r3, [r7, #4]
 8025016:	681b      	ldr	r3, [r3, #0]
 8025018:	4618      	mov	r0, r3
 802501a:	f008 fbae 	bl	802d77a <USB_ReadInterrupts>
 802501e:	4603      	mov	r3, r0
 8025020:	f003 0308 	and.w	r3, r3, #8
 8025024:	2b08      	cmp	r3, #8
 8025026:	d106      	bne.n	8025036 <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8025028:	6878      	ldr	r0, [r7, #4]
 802502a:	f00f fb5b 	bl	80346e4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 802502e:	687b      	ldr	r3, [r7, #4]
 8025030:	681b      	ldr	r3, [r3, #0]
 8025032:	2208      	movs	r2, #8
 8025034:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8025036:	687b      	ldr	r3, [r7, #4]
 8025038:	681b      	ldr	r3, [r3, #0]
 802503a:	4618      	mov	r0, r3
 802503c:	f008 fb9d 	bl	802d77a <USB_ReadInterrupts>
 8025040:	4603      	mov	r3, r0
 8025042:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8025046:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 802504a:	d138      	bne.n	80250be <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 802504c:	687b      	ldr	r3, [r7, #4]
 802504e:	681b      	ldr	r3, [r3, #0]
 8025050:	4618      	mov	r0, r3
 8025052:	f009 f8bb 	bl	802e1cc <USB_HC_ReadInterrupt>
 8025056:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8025058:	2300      	movs	r3, #0
 802505a:	617b      	str	r3, [r7, #20]
 802505c:	e025      	b.n	80250aa <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 802505e:	697b      	ldr	r3, [r7, #20]
 8025060:	f003 030f 	and.w	r3, r3, #15
 8025064:	68ba      	ldr	r2, [r7, #8]
 8025066:	fa22 f303 	lsr.w	r3, r2, r3
 802506a:	f003 0301 	and.w	r3, r3, #1
 802506e:	2b00      	cmp	r3, #0
 8025070:	d018      	beq.n	80250a4 <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8025072:	697b      	ldr	r3, [r7, #20]
 8025074:	015a      	lsls	r2, r3, #5
 8025076:	68fb      	ldr	r3, [r7, #12]
 8025078:	4413      	add	r3, r2
 802507a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802507e:	681b      	ldr	r3, [r3, #0]
 8025080:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8025084:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8025088:	d106      	bne.n	8025098 <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 802508a:	697b      	ldr	r3, [r7, #20]
 802508c:	b2db      	uxtb	r3, r3
 802508e:	4619      	mov	r1, r3
 8025090:	6878      	ldr	r0, [r7, #4]
 8025092:	f000 f8cf 	bl	8025234 <HCD_HC_IN_IRQHandler>
 8025096:	e005      	b.n	80250a4 <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8025098:	697b      	ldr	r3, [r7, #20]
 802509a:	b2db      	uxtb	r3, r3
 802509c:	4619      	mov	r1, r3
 802509e:	6878      	ldr	r0, [r7, #4]
 80250a0:	f000 fcfd 	bl	8025a9e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80250a4:	697b      	ldr	r3, [r7, #20]
 80250a6:	3301      	adds	r3, #1
 80250a8:	617b      	str	r3, [r7, #20]
 80250aa:	687b      	ldr	r3, [r7, #4]
 80250ac:	689b      	ldr	r3, [r3, #8]
 80250ae:	697a      	ldr	r2, [r7, #20]
 80250b0:	429a      	cmp	r2, r3
 80250b2:	d3d4      	bcc.n	802505e <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80250b4:	687b      	ldr	r3, [r7, #4]
 80250b6:	681b      	ldr	r3, [r3, #0]
 80250b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80250bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80250be:	687b      	ldr	r3, [r7, #4]
 80250c0:	681b      	ldr	r3, [r3, #0]
 80250c2:	4618      	mov	r0, r3
 80250c4:	f008 fb59 	bl	802d77a <USB_ReadInterrupts>
 80250c8:	4603      	mov	r3, r0
 80250ca:	f003 0310 	and.w	r3, r3, #16
 80250ce:	2b10      	cmp	r3, #16
 80250d0:	d101      	bne.n	80250d6 <HAL_HCD_IRQHandler+0x1d2>
 80250d2:	2301      	movs	r3, #1
 80250d4:	e000      	b.n	80250d8 <HAL_HCD_IRQHandler+0x1d4>
 80250d6:	2300      	movs	r3, #0
 80250d8:	2b00      	cmp	r3, #0
 80250da:	d014      	beq.n	8025106 <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80250dc:	687b      	ldr	r3, [r7, #4]
 80250de:	681b      	ldr	r3, [r3, #0]
 80250e0:	699a      	ldr	r2, [r3, #24]
 80250e2:	687b      	ldr	r3, [r7, #4]
 80250e4:	681b      	ldr	r3, [r3, #0]
 80250e6:	f022 0210 	bic.w	r2, r2, #16
 80250ea:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80250ec:	6878      	ldr	r0, [r7, #4]
 80250ee:	f001 f84b 	bl	8026188 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80250f2:	687b      	ldr	r3, [r7, #4]
 80250f4:	681b      	ldr	r3, [r3, #0]
 80250f6:	699a      	ldr	r2, [r3, #24]
 80250f8:	687b      	ldr	r3, [r7, #4]
 80250fa:	681b      	ldr	r3, [r3, #0]
 80250fc:	f042 0210 	orr.w	r2, r2, #16
 8025100:	619a      	str	r2, [r3, #24]
 8025102:	e000      	b.n	8025106 <HAL_HCD_IRQHandler+0x202>
      return;
 8025104:	bf00      	nop
    }
  }
}
 8025106:	3718      	adds	r7, #24
 8025108:	46bd      	mov	sp, r7
 802510a:	bd80      	pop	{r7, pc}

0802510c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 802510c:	b580      	push	{r7, lr}
 802510e:	b082      	sub	sp, #8
 8025110:	af00      	add	r7, sp, #0
 8025112:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8025114:	687b      	ldr	r3, [r7, #4]
 8025116:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 802511a:	2b01      	cmp	r3, #1
 802511c:	d101      	bne.n	8025122 <HAL_HCD_Start+0x16>
 802511e:	2302      	movs	r3, #2
 8025120:	e013      	b.n	802514a <HAL_HCD_Start+0x3e>
 8025122:	687b      	ldr	r3, [r7, #4]
 8025124:	2201      	movs	r2, #1
 8025126:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 802512a:	687b      	ldr	r3, [r7, #4]
 802512c:	681b      	ldr	r3, [r3, #0]
 802512e:	4618      	mov	r0, r3
 8025130:	f007 fa58 	bl	802c5e4 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8025134:	687b      	ldr	r3, [r7, #4]
 8025136:	681b      	ldr	r3, [r3, #0]
 8025138:	2101      	movs	r1, #1
 802513a:	4618      	mov	r0, r3
 802513c:	f008 fd94 	bl	802dc68 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8025140:	687b      	ldr	r3, [r7, #4]
 8025142:	2200      	movs	r2, #0
 8025144:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8025148:	2300      	movs	r3, #0
}
 802514a:	4618      	mov	r0, r3
 802514c:	3708      	adds	r7, #8
 802514e:	46bd      	mov	sp, r7
 8025150:	bd80      	pop	{r7, pc}

08025152 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8025152:	b580      	push	{r7, lr}
 8025154:	b082      	sub	sp, #8
 8025156:	af00      	add	r7, sp, #0
 8025158:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 802515a:	687b      	ldr	r3, [r7, #4]
 802515c:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8025160:	2b01      	cmp	r3, #1
 8025162:	d101      	bne.n	8025168 <HAL_HCD_Stop+0x16>
 8025164:	2302      	movs	r3, #2
 8025166:	e00d      	b.n	8025184 <HAL_HCD_Stop+0x32>
 8025168:	687b      	ldr	r3, [r7, #4]
 802516a:	2201      	movs	r2, #1
 802516c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8025170:	687b      	ldr	r3, [r7, #4]
 8025172:	681b      	ldr	r3, [r3, #0]
 8025174:	4618      	mov	r0, r3
 8025176:	f009 f975 	bl	802e464 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 802517a:	687b      	ldr	r3, [r7, #4]
 802517c:	2200      	movs	r2, #0
 802517e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8025182:	2300      	movs	r3, #0
}
 8025184:	4618      	mov	r0, r3
 8025186:	3708      	adds	r7, #8
 8025188:	46bd      	mov	sp, r7
 802518a:	bd80      	pop	{r7, pc}

0802518c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 802518c:	b580      	push	{r7, lr}
 802518e:	b082      	sub	sp, #8
 8025190:	af00      	add	r7, sp, #0
 8025192:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8025194:	687b      	ldr	r3, [r7, #4]
 8025196:	681b      	ldr	r3, [r3, #0]
 8025198:	4618      	mov	r0, r3
 802519a:	f008 fd3b 	bl	802dc14 <USB_ResetPort>
 802519e:	4603      	mov	r3, r0
}
 80251a0:	4618      	mov	r0, r3
 80251a2:	3708      	adds	r7, #8
 80251a4:	46bd      	mov	sp, r7
 80251a6:	bd80      	pop	{r7, pc}

080251a8 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80251a8:	b480      	push	{r7}
 80251aa:	b083      	sub	sp, #12
 80251ac:	af00      	add	r7, sp, #0
 80251ae:	6078      	str	r0, [r7, #4]
 80251b0:	460b      	mov	r3, r1
 80251b2:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80251b4:	78fa      	ldrb	r2, [r7, #3]
 80251b6:	6879      	ldr	r1, [r7, #4]
 80251b8:	4613      	mov	r3, r2
 80251ba:	009b      	lsls	r3, r3, #2
 80251bc:	4413      	add	r3, r2
 80251be:	00db      	lsls	r3, r3, #3
 80251c0:	440b      	add	r3, r1
 80251c2:	335c      	adds	r3, #92	; 0x5c
 80251c4:	781b      	ldrb	r3, [r3, #0]
}
 80251c6:	4618      	mov	r0, r3
 80251c8:	370c      	adds	r7, #12
 80251ca:	46bd      	mov	sp, r7
 80251cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80251d0:	4770      	bx	lr

080251d2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80251d2:	b480      	push	{r7}
 80251d4:	b083      	sub	sp, #12
 80251d6:	af00      	add	r7, sp, #0
 80251d8:	6078      	str	r0, [r7, #4]
 80251da:	460b      	mov	r3, r1
 80251dc:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80251de:	78fa      	ldrb	r2, [r7, #3]
 80251e0:	6879      	ldr	r1, [r7, #4]
 80251e2:	4613      	mov	r3, r2
 80251e4:	009b      	lsls	r3, r3, #2
 80251e6:	4413      	add	r3, r2
 80251e8:	00db      	lsls	r3, r3, #3
 80251ea:	440b      	add	r3, r1
 80251ec:	334c      	adds	r3, #76	; 0x4c
 80251ee:	681b      	ldr	r3, [r3, #0]
}
 80251f0:	4618      	mov	r0, r3
 80251f2:	370c      	adds	r7, #12
 80251f4:	46bd      	mov	sp, r7
 80251f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80251fa:	4770      	bx	lr

080251fc <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80251fc:	b580      	push	{r7, lr}
 80251fe:	b082      	sub	sp, #8
 8025200:	af00      	add	r7, sp, #0
 8025202:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8025204:	687b      	ldr	r3, [r7, #4]
 8025206:	681b      	ldr	r3, [r3, #0]
 8025208:	4618      	mov	r0, r3
 802520a:	f008 fd7d 	bl	802dd08 <USB_GetCurrentFrame>
 802520e:	4603      	mov	r3, r0
}
 8025210:	4618      	mov	r0, r3
 8025212:	3708      	adds	r7, #8
 8025214:	46bd      	mov	sp, r7
 8025216:	bd80      	pop	{r7, pc}

08025218 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8025218:	b580      	push	{r7, lr}
 802521a:	b082      	sub	sp, #8
 802521c:	af00      	add	r7, sp, #0
 802521e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8025220:	687b      	ldr	r3, [r7, #4]
 8025222:	681b      	ldr	r3, [r3, #0]
 8025224:	4618      	mov	r0, r3
 8025226:	f008 fd58 	bl	802dcda <USB_GetHostSpeed>
 802522a:	4603      	mov	r3, r0
}
 802522c:	4618      	mov	r0, r3
 802522e:	3708      	adds	r7, #8
 8025230:	46bd      	mov	sp, r7
 8025232:	bd80      	pop	{r7, pc}

08025234 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8025234:	b580      	push	{r7, lr}
 8025236:	b086      	sub	sp, #24
 8025238:	af00      	add	r7, sp, #0
 802523a:	6078      	str	r0, [r7, #4]
 802523c:	460b      	mov	r3, r1
 802523e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8025240:	687b      	ldr	r3, [r7, #4]
 8025242:	681b      	ldr	r3, [r3, #0]
 8025244:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8025246:	697b      	ldr	r3, [r7, #20]
 8025248:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 802524a:	78fb      	ldrb	r3, [r7, #3]
 802524c:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 802524e:	68fb      	ldr	r3, [r7, #12]
 8025250:	015a      	lsls	r2, r3, #5
 8025252:	693b      	ldr	r3, [r7, #16]
 8025254:	4413      	add	r3, r2
 8025256:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802525a:	689b      	ldr	r3, [r3, #8]
 802525c:	f003 0304 	and.w	r3, r3, #4
 8025260:	2b04      	cmp	r3, #4
 8025262:	d119      	bne.n	8025298 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8025264:	68fb      	ldr	r3, [r7, #12]
 8025266:	015a      	lsls	r2, r3, #5
 8025268:	693b      	ldr	r3, [r7, #16]
 802526a:	4413      	add	r3, r2
 802526c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025270:	461a      	mov	r2, r3
 8025272:	2304      	movs	r3, #4
 8025274:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8025276:	68fb      	ldr	r3, [r7, #12]
 8025278:	015a      	lsls	r2, r3, #5
 802527a:	693b      	ldr	r3, [r7, #16]
 802527c:	4413      	add	r3, r2
 802527e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025282:	68db      	ldr	r3, [r3, #12]
 8025284:	68fa      	ldr	r2, [r7, #12]
 8025286:	0151      	lsls	r1, r2, #5
 8025288:	693a      	ldr	r2, [r7, #16]
 802528a:	440a      	add	r2, r1
 802528c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8025290:	f043 0302 	orr.w	r3, r3, #2
 8025294:	60d3      	str	r3, [r2, #12]
 8025296:	e0ce      	b.n	8025436 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8025298:	68fb      	ldr	r3, [r7, #12]
 802529a:	015a      	lsls	r2, r3, #5
 802529c:	693b      	ldr	r3, [r7, #16]
 802529e:	4413      	add	r3, r2
 80252a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80252a4:	689b      	ldr	r3, [r3, #8]
 80252a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80252aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80252ae:	d12c      	bne.n	802530a <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80252b0:	68fb      	ldr	r3, [r7, #12]
 80252b2:	015a      	lsls	r2, r3, #5
 80252b4:	693b      	ldr	r3, [r7, #16]
 80252b6:	4413      	add	r3, r2
 80252b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80252bc:	461a      	mov	r2, r3
 80252be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80252c2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80252c4:	6879      	ldr	r1, [r7, #4]
 80252c6:	68fa      	ldr	r2, [r7, #12]
 80252c8:	4613      	mov	r3, r2
 80252ca:	009b      	lsls	r3, r3, #2
 80252cc:	4413      	add	r3, r2
 80252ce:	00db      	lsls	r3, r3, #3
 80252d0:	440b      	add	r3, r1
 80252d2:	335d      	adds	r3, #93	; 0x5d
 80252d4:	2207      	movs	r2, #7
 80252d6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80252d8:	68fb      	ldr	r3, [r7, #12]
 80252da:	015a      	lsls	r2, r3, #5
 80252dc:	693b      	ldr	r3, [r7, #16]
 80252de:	4413      	add	r3, r2
 80252e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80252e4:	68db      	ldr	r3, [r3, #12]
 80252e6:	68fa      	ldr	r2, [r7, #12]
 80252e8:	0151      	lsls	r1, r2, #5
 80252ea:	693a      	ldr	r2, [r7, #16]
 80252ec:	440a      	add	r2, r1
 80252ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80252f2:	f043 0302 	orr.w	r3, r3, #2
 80252f6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80252f8:	687b      	ldr	r3, [r7, #4]
 80252fa:	681b      	ldr	r3, [r3, #0]
 80252fc:	68fa      	ldr	r2, [r7, #12]
 80252fe:	b2d2      	uxtb	r2, r2
 8025300:	4611      	mov	r1, r2
 8025302:	4618      	mov	r0, r3
 8025304:	f008 ff73 	bl	802e1ee <USB_HC_Halt>
 8025308:	e095      	b.n	8025436 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 802530a:	68fb      	ldr	r3, [r7, #12]
 802530c:	015a      	lsls	r2, r3, #5
 802530e:	693b      	ldr	r3, [r7, #16]
 8025310:	4413      	add	r3, r2
 8025312:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025316:	689b      	ldr	r3, [r3, #8]
 8025318:	f003 0320 	and.w	r3, r3, #32
 802531c:	2b20      	cmp	r3, #32
 802531e:	d109      	bne.n	8025334 <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8025320:	68fb      	ldr	r3, [r7, #12]
 8025322:	015a      	lsls	r2, r3, #5
 8025324:	693b      	ldr	r3, [r7, #16]
 8025326:	4413      	add	r3, r2
 8025328:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802532c:	461a      	mov	r2, r3
 802532e:	2320      	movs	r3, #32
 8025330:	6093      	str	r3, [r2, #8]
 8025332:	e080      	b.n	8025436 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8025334:	68fb      	ldr	r3, [r7, #12]
 8025336:	015a      	lsls	r2, r3, #5
 8025338:	693b      	ldr	r3, [r7, #16]
 802533a:	4413      	add	r3, r2
 802533c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025340:	689b      	ldr	r3, [r3, #8]
 8025342:	f003 0308 	and.w	r3, r3, #8
 8025346:	2b08      	cmp	r3, #8
 8025348:	d134      	bne.n	80253b4 <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 802534a:	68fb      	ldr	r3, [r7, #12]
 802534c:	015a      	lsls	r2, r3, #5
 802534e:	693b      	ldr	r3, [r7, #16]
 8025350:	4413      	add	r3, r2
 8025352:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025356:	68db      	ldr	r3, [r3, #12]
 8025358:	68fa      	ldr	r2, [r7, #12]
 802535a:	0151      	lsls	r1, r2, #5
 802535c:	693a      	ldr	r2, [r7, #16]
 802535e:	440a      	add	r2, r1
 8025360:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8025364:	f043 0302 	orr.w	r3, r3, #2
 8025368:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 802536a:	6879      	ldr	r1, [r7, #4]
 802536c:	68fa      	ldr	r2, [r7, #12]
 802536e:	4613      	mov	r3, r2
 8025370:	009b      	lsls	r3, r3, #2
 8025372:	4413      	add	r3, r2
 8025374:	00db      	lsls	r3, r3, #3
 8025376:	440b      	add	r3, r1
 8025378:	335d      	adds	r3, #93	; 0x5d
 802537a:	2205      	movs	r2, #5
 802537c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 802537e:	68fb      	ldr	r3, [r7, #12]
 8025380:	015a      	lsls	r2, r3, #5
 8025382:	693b      	ldr	r3, [r7, #16]
 8025384:	4413      	add	r3, r2
 8025386:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802538a:	461a      	mov	r2, r3
 802538c:	2310      	movs	r3, #16
 802538e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8025390:	68fb      	ldr	r3, [r7, #12]
 8025392:	015a      	lsls	r2, r3, #5
 8025394:	693b      	ldr	r3, [r7, #16]
 8025396:	4413      	add	r3, r2
 8025398:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802539c:	461a      	mov	r2, r3
 802539e:	2308      	movs	r3, #8
 80253a0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80253a2:	687b      	ldr	r3, [r7, #4]
 80253a4:	681b      	ldr	r3, [r3, #0]
 80253a6:	68fa      	ldr	r2, [r7, #12]
 80253a8:	b2d2      	uxtb	r2, r2
 80253aa:	4611      	mov	r1, r2
 80253ac:	4618      	mov	r0, r3
 80253ae:	f008 ff1e 	bl	802e1ee <USB_HC_Halt>
 80253b2:	e040      	b.n	8025436 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80253b4:	68fb      	ldr	r3, [r7, #12]
 80253b6:	015a      	lsls	r2, r3, #5
 80253b8:	693b      	ldr	r3, [r7, #16]
 80253ba:	4413      	add	r3, r2
 80253bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80253c0:	689b      	ldr	r3, [r3, #8]
 80253c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80253c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80253ca:	d134      	bne.n	8025436 <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80253cc:	68fb      	ldr	r3, [r7, #12]
 80253ce:	015a      	lsls	r2, r3, #5
 80253d0:	693b      	ldr	r3, [r7, #16]
 80253d2:	4413      	add	r3, r2
 80253d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80253d8:	68db      	ldr	r3, [r3, #12]
 80253da:	68fa      	ldr	r2, [r7, #12]
 80253dc:	0151      	lsls	r1, r2, #5
 80253de:	693a      	ldr	r2, [r7, #16]
 80253e0:	440a      	add	r2, r1
 80253e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80253e6:	f043 0302 	orr.w	r3, r3, #2
 80253ea:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80253ec:	687b      	ldr	r3, [r7, #4]
 80253ee:	681b      	ldr	r3, [r3, #0]
 80253f0:	68fa      	ldr	r2, [r7, #12]
 80253f2:	b2d2      	uxtb	r2, r2
 80253f4:	4611      	mov	r1, r2
 80253f6:	4618      	mov	r0, r3
 80253f8:	f008 fef9 	bl	802e1ee <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80253fc:	68fb      	ldr	r3, [r7, #12]
 80253fe:	015a      	lsls	r2, r3, #5
 8025400:	693b      	ldr	r3, [r7, #16]
 8025402:	4413      	add	r3, r2
 8025404:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025408:	461a      	mov	r2, r3
 802540a:	2310      	movs	r3, #16
 802540c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 802540e:	6879      	ldr	r1, [r7, #4]
 8025410:	68fa      	ldr	r2, [r7, #12]
 8025412:	4613      	mov	r3, r2
 8025414:	009b      	lsls	r3, r3, #2
 8025416:	4413      	add	r3, r2
 8025418:	00db      	lsls	r3, r3, #3
 802541a:	440b      	add	r3, r1
 802541c:	335d      	adds	r3, #93	; 0x5d
 802541e:	2208      	movs	r2, #8
 8025420:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8025422:	68fb      	ldr	r3, [r7, #12]
 8025424:	015a      	lsls	r2, r3, #5
 8025426:	693b      	ldr	r3, [r7, #16]
 8025428:	4413      	add	r3, r2
 802542a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802542e:	461a      	mov	r2, r3
 8025430:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8025434:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8025436:	68fb      	ldr	r3, [r7, #12]
 8025438:	015a      	lsls	r2, r3, #5
 802543a:	693b      	ldr	r3, [r7, #16]
 802543c:	4413      	add	r3, r2
 802543e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025442:	689b      	ldr	r3, [r3, #8]
 8025444:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8025448:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 802544c:	d122      	bne.n	8025494 <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 802544e:	68fb      	ldr	r3, [r7, #12]
 8025450:	015a      	lsls	r2, r3, #5
 8025452:	693b      	ldr	r3, [r7, #16]
 8025454:	4413      	add	r3, r2
 8025456:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802545a:	68db      	ldr	r3, [r3, #12]
 802545c:	68fa      	ldr	r2, [r7, #12]
 802545e:	0151      	lsls	r1, r2, #5
 8025460:	693a      	ldr	r2, [r7, #16]
 8025462:	440a      	add	r2, r1
 8025464:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8025468:	f043 0302 	orr.w	r3, r3, #2
 802546c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 802546e:	687b      	ldr	r3, [r7, #4]
 8025470:	681b      	ldr	r3, [r3, #0]
 8025472:	68fa      	ldr	r2, [r7, #12]
 8025474:	b2d2      	uxtb	r2, r2
 8025476:	4611      	mov	r1, r2
 8025478:	4618      	mov	r0, r3
 802547a:	f008 feb8 	bl	802e1ee <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 802547e:	68fb      	ldr	r3, [r7, #12]
 8025480:	015a      	lsls	r2, r3, #5
 8025482:	693b      	ldr	r3, [r7, #16]
 8025484:	4413      	add	r3, r2
 8025486:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802548a:	461a      	mov	r2, r3
 802548c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8025490:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8025492:	e300      	b.n	8025a96 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8025494:	68fb      	ldr	r3, [r7, #12]
 8025496:	015a      	lsls	r2, r3, #5
 8025498:	693b      	ldr	r3, [r7, #16]
 802549a:	4413      	add	r3, r2
 802549c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80254a0:	689b      	ldr	r3, [r3, #8]
 80254a2:	f003 0301 	and.w	r3, r3, #1
 80254a6:	2b01      	cmp	r3, #1
 80254a8:	f040 80fd 	bne.w	80256a6 <HCD_HC_IN_IRQHandler+0x472>
    if (hhcd->Init.dma_enable != 0U)
 80254ac:	687b      	ldr	r3, [r7, #4]
 80254ae:	691b      	ldr	r3, [r3, #16]
 80254b0:	2b00      	cmp	r3, #0
 80254b2:	d01b      	beq.n	80254ec <HCD_HC_IN_IRQHandler+0x2b8>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80254b4:	6879      	ldr	r1, [r7, #4]
 80254b6:	68fa      	ldr	r2, [r7, #12]
 80254b8:	4613      	mov	r3, r2
 80254ba:	009b      	lsls	r3, r3, #2
 80254bc:	4413      	add	r3, r2
 80254be:	00db      	lsls	r3, r3, #3
 80254c0:	440b      	add	r3, r1
 80254c2:	3348      	adds	r3, #72	; 0x48
 80254c4:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80254c6:	68fb      	ldr	r3, [r7, #12]
 80254c8:	0159      	lsls	r1, r3, #5
 80254ca:	693b      	ldr	r3, [r7, #16]
 80254cc:	440b      	add	r3, r1
 80254ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80254d2:	691b      	ldr	r3, [r3, #16]
 80254d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80254d8:	1ad1      	subs	r1, r2, r3
 80254da:	6878      	ldr	r0, [r7, #4]
 80254dc:	68fa      	ldr	r2, [r7, #12]
 80254de:	4613      	mov	r3, r2
 80254e0:	009b      	lsls	r3, r3, #2
 80254e2:	4413      	add	r3, r2
 80254e4:	00db      	lsls	r3, r3, #3
 80254e6:	4403      	add	r3, r0
 80254e8:	334c      	adds	r3, #76	; 0x4c
 80254ea:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80254ec:	6879      	ldr	r1, [r7, #4]
 80254ee:	68fa      	ldr	r2, [r7, #12]
 80254f0:	4613      	mov	r3, r2
 80254f2:	009b      	lsls	r3, r3, #2
 80254f4:	4413      	add	r3, r2
 80254f6:	00db      	lsls	r3, r3, #3
 80254f8:	440b      	add	r3, r1
 80254fa:	335d      	adds	r3, #93	; 0x5d
 80254fc:	2201      	movs	r2, #1
 80254fe:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8025500:	6879      	ldr	r1, [r7, #4]
 8025502:	68fa      	ldr	r2, [r7, #12]
 8025504:	4613      	mov	r3, r2
 8025506:	009b      	lsls	r3, r3, #2
 8025508:	4413      	add	r3, r2
 802550a:	00db      	lsls	r3, r3, #3
 802550c:	440b      	add	r3, r1
 802550e:	3358      	adds	r3, #88	; 0x58
 8025510:	2200      	movs	r2, #0
 8025512:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8025514:	68fb      	ldr	r3, [r7, #12]
 8025516:	015a      	lsls	r2, r3, #5
 8025518:	693b      	ldr	r3, [r7, #16]
 802551a:	4413      	add	r3, r2
 802551c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025520:	461a      	mov	r2, r3
 8025522:	2301      	movs	r3, #1
 8025524:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8025526:	6879      	ldr	r1, [r7, #4]
 8025528:	68fa      	ldr	r2, [r7, #12]
 802552a:	4613      	mov	r3, r2
 802552c:	009b      	lsls	r3, r3, #2
 802552e:	4413      	add	r3, r2
 8025530:	00db      	lsls	r3, r3, #3
 8025532:	440b      	add	r3, r1
 8025534:	333f      	adds	r3, #63	; 0x3f
 8025536:	781b      	ldrb	r3, [r3, #0]
 8025538:	2b00      	cmp	r3, #0
 802553a:	d00a      	beq.n	8025552 <HCD_HC_IN_IRQHandler+0x31e>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 802553c:	6879      	ldr	r1, [r7, #4]
 802553e:	68fa      	ldr	r2, [r7, #12]
 8025540:	4613      	mov	r3, r2
 8025542:	009b      	lsls	r3, r3, #2
 8025544:	4413      	add	r3, r2
 8025546:	00db      	lsls	r3, r3, #3
 8025548:	440b      	add	r3, r1
 802554a:	333f      	adds	r3, #63	; 0x3f
 802554c:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 802554e:	2b02      	cmp	r3, #2
 8025550:	d121      	bne.n	8025596 <HCD_HC_IN_IRQHandler+0x362>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8025552:	68fb      	ldr	r3, [r7, #12]
 8025554:	015a      	lsls	r2, r3, #5
 8025556:	693b      	ldr	r3, [r7, #16]
 8025558:	4413      	add	r3, r2
 802555a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802555e:	68db      	ldr	r3, [r3, #12]
 8025560:	68fa      	ldr	r2, [r7, #12]
 8025562:	0151      	lsls	r1, r2, #5
 8025564:	693a      	ldr	r2, [r7, #16]
 8025566:	440a      	add	r2, r1
 8025568:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802556c:	f043 0302 	orr.w	r3, r3, #2
 8025570:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025572:	687b      	ldr	r3, [r7, #4]
 8025574:	681b      	ldr	r3, [r3, #0]
 8025576:	68fa      	ldr	r2, [r7, #12]
 8025578:	b2d2      	uxtb	r2, r2
 802557a:	4611      	mov	r1, r2
 802557c:	4618      	mov	r0, r3
 802557e:	f008 fe36 	bl	802e1ee <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8025582:	68fb      	ldr	r3, [r7, #12]
 8025584:	015a      	lsls	r2, r3, #5
 8025586:	693b      	ldr	r3, [r7, #16]
 8025588:	4413      	add	r3, r2
 802558a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802558e:	461a      	mov	r2, r3
 8025590:	2310      	movs	r3, #16
 8025592:	6093      	str	r3, [r2, #8]
 8025594:	e070      	b.n	8025678 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8025596:	6879      	ldr	r1, [r7, #4]
 8025598:	68fa      	ldr	r2, [r7, #12]
 802559a:	4613      	mov	r3, r2
 802559c:	009b      	lsls	r3, r3, #2
 802559e:	4413      	add	r3, r2
 80255a0:	00db      	lsls	r3, r3, #3
 80255a2:	440b      	add	r3, r1
 80255a4:	333f      	adds	r3, #63	; 0x3f
 80255a6:	781b      	ldrb	r3, [r3, #0]
 80255a8:	2b03      	cmp	r3, #3
 80255aa:	d12a      	bne.n	8025602 <HCD_HC_IN_IRQHandler+0x3ce>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80255ac:	68fb      	ldr	r3, [r7, #12]
 80255ae:	015a      	lsls	r2, r3, #5
 80255b0:	693b      	ldr	r3, [r7, #16]
 80255b2:	4413      	add	r3, r2
 80255b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80255b8:	681b      	ldr	r3, [r3, #0]
 80255ba:	68fa      	ldr	r2, [r7, #12]
 80255bc:	0151      	lsls	r1, r2, #5
 80255be:	693a      	ldr	r2, [r7, #16]
 80255c0:	440a      	add	r2, r1
 80255c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80255c6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80255ca:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80255cc:	6879      	ldr	r1, [r7, #4]
 80255ce:	68fa      	ldr	r2, [r7, #12]
 80255d0:	4613      	mov	r3, r2
 80255d2:	009b      	lsls	r3, r3, #2
 80255d4:	4413      	add	r3, r2
 80255d6:	00db      	lsls	r3, r3, #3
 80255d8:	440b      	add	r3, r1
 80255da:	335c      	adds	r3, #92	; 0x5c
 80255dc:	2201      	movs	r2, #1
 80255de:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80255e0:	68fb      	ldr	r3, [r7, #12]
 80255e2:	b2d8      	uxtb	r0, r3
 80255e4:	6879      	ldr	r1, [r7, #4]
 80255e6:	68fa      	ldr	r2, [r7, #12]
 80255e8:	4613      	mov	r3, r2
 80255ea:	009b      	lsls	r3, r3, #2
 80255ec:	4413      	add	r3, r2
 80255ee:	00db      	lsls	r3, r3, #3
 80255f0:	440b      	add	r3, r1
 80255f2:	335c      	adds	r3, #92	; 0x5c
 80255f4:	781b      	ldrb	r3, [r3, #0]
 80255f6:	461a      	mov	r2, r3
 80255f8:	4601      	mov	r1, r0
 80255fa:	6878      	ldr	r0, [r7, #4]
 80255fc:	f00f f89c 	bl	8034738 <HAL_HCD_HC_NotifyURBChange_Callback>
 8025600:	e03a      	b.n	8025678 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8025602:	6879      	ldr	r1, [r7, #4]
 8025604:	68fa      	ldr	r2, [r7, #12]
 8025606:	4613      	mov	r3, r2
 8025608:	009b      	lsls	r3, r3, #2
 802560a:	4413      	add	r3, r2
 802560c:	00db      	lsls	r3, r3, #3
 802560e:	440b      	add	r3, r1
 8025610:	333f      	adds	r3, #63	; 0x3f
 8025612:	781b      	ldrb	r3, [r3, #0]
 8025614:	2b01      	cmp	r3, #1
 8025616:	d12f      	bne.n	8025678 <HCD_HC_IN_IRQHandler+0x444>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8025618:	6879      	ldr	r1, [r7, #4]
 802561a:	68fa      	ldr	r2, [r7, #12]
 802561c:	4613      	mov	r3, r2
 802561e:	009b      	lsls	r3, r3, #2
 8025620:	4413      	add	r3, r2
 8025622:	00db      	lsls	r3, r3, #3
 8025624:	440b      	add	r3, r1
 8025626:	335c      	adds	r3, #92	; 0x5c
 8025628:	2201      	movs	r2, #1
 802562a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 802562c:	6879      	ldr	r1, [r7, #4]
 802562e:	68fa      	ldr	r2, [r7, #12]
 8025630:	4613      	mov	r3, r2
 8025632:	009b      	lsls	r3, r3, #2
 8025634:	4413      	add	r3, r2
 8025636:	00db      	lsls	r3, r3, #3
 8025638:	440b      	add	r3, r1
 802563a:	3350      	adds	r3, #80	; 0x50
 802563c:	781b      	ldrb	r3, [r3, #0]
 802563e:	f083 0301 	eor.w	r3, r3, #1
 8025642:	b2d8      	uxtb	r0, r3
 8025644:	6879      	ldr	r1, [r7, #4]
 8025646:	68fa      	ldr	r2, [r7, #12]
 8025648:	4613      	mov	r3, r2
 802564a:	009b      	lsls	r3, r3, #2
 802564c:	4413      	add	r3, r2
 802564e:	00db      	lsls	r3, r3, #3
 8025650:	440b      	add	r3, r1
 8025652:	3350      	adds	r3, #80	; 0x50
 8025654:	4602      	mov	r2, r0
 8025656:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8025658:	68fb      	ldr	r3, [r7, #12]
 802565a:	b2d8      	uxtb	r0, r3
 802565c:	6879      	ldr	r1, [r7, #4]
 802565e:	68fa      	ldr	r2, [r7, #12]
 8025660:	4613      	mov	r3, r2
 8025662:	009b      	lsls	r3, r3, #2
 8025664:	4413      	add	r3, r2
 8025666:	00db      	lsls	r3, r3, #3
 8025668:	440b      	add	r3, r1
 802566a:	335c      	adds	r3, #92	; 0x5c
 802566c:	781b      	ldrb	r3, [r3, #0]
 802566e:	461a      	mov	r2, r3
 8025670:	4601      	mov	r1, r0
 8025672:	6878      	ldr	r0, [r7, #4]
 8025674:	f00f f860 	bl	8034738 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8025678:	6879      	ldr	r1, [r7, #4]
 802567a:	68fa      	ldr	r2, [r7, #12]
 802567c:	4613      	mov	r3, r2
 802567e:	009b      	lsls	r3, r3, #2
 8025680:	4413      	add	r3, r2
 8025682:	00db      	lsls	r3, r3, #3
 8025684:	440b      	add	r3, r1
 8025686:	3350      	adds	r3, #80	; 0x50
 8025688:	781b      	ldrb	r3, [r3, #0]
 802568a:	f083 0301 	eor.w	r3, r3, #1
 802568e:	b2d8      	uxtb	r0, r3
 8025690:	6879      	ldr	r1, [r7, #4]
 8025692:	68fa      	ldr	r2, [r7, #12]
 8025694:	4613      	mov	r3, r2
 8025696:	009b      	lsls	r3, r3, #2
 8025698:	4413      	add	r3, r2
 802569a:	00db      	lsls	r3, r3, #3
 802569c:	440b      	add	r3, r1
 802569e:	3350      	adds	r3, #80	; 0x50
 80256a0:	4602      	mov	r2, r0
 80256a2:	701a      	strb	r2, [r3, #0]
}
 80256a4:	e1f7      	b.n	8025a96 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80256a6:	68fb      	ldr	r3, [r7, #12]
 80256a8:	015a      	lsls	r2, r3, #5
 80256aa:	693b      	ldr	r3, [r7, #16]
 80256ac:	4413      	add	r3, r2
 80256ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80256b2:	689b      	ldr	r3, [r3, #8]
 80256b4:	f003 0302 	and.w	r3, r3, #2
 80256b8:	2b02      	cmp	r3, #2
 80256ba:	f040 811a 	bne.w	80258f2 <HCD_HC_IN_IRQHandler+0x6be>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80256be:	68fb      	ldr	r3, [r7, #12]
 80256c0:	015a      	lsls	r2, r3, #5
 80256c2:	693b      	ldr	r3, [r7, #16]
 80256c4:	4413      	add	r3, r2
 80256c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80256ca:	68db      	ldr	r3, [r3, #12]
 80256cc:	68fa      	ldr	r2, [r7, #12]
 80256ce:	0151      	lsls	r1, r2, #5
 80256d0:	693a      	ldr	r2, [r7, #16]
 80256d2:	440a      	add	r2, r1
 80256d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80256d8:	f023 0302 	bic.w	r3, r3, #2
 80256dc:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80256de:	6879      	ldr	r1, [r7, #4]
 80256e0:	68fa      	ldr	r2, [r7, #12]
 80256e2:	4613      	mov	r3, r2
 80256e4:	009b      	lsls	r3, r3, #2
 80256e6:	4413      	add	r3, r2
 80256e8:	00db      	lsls	r3, r3, #3
 80256ea:	440b      	add	r3, r1
 80256ec:	335d      	adds	r3, #93	; 0x5d
 80256ee:	781b      	ldrb	r3, [r3, #0]
 80256f0:	2b01      	cmp	r3, #1
 80256f2:	d10a      	bne.n	802570a <HCD_HC_IN_IRQHandler+0x4d6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80256f4:	6879      	ldr	r1, [r7, #4]
 80256f6:	68fa      	ldr	r2, [r7, #12]
 80256f8:	4613      	mov	r3, r2
 80256fa:	009b      	lsls	r3, r3, #2
 80256fc:	4413      	add	r3, r2
 80256fe:	00db      	lsls	r3, r3, #3
 8025700:	440b      	add	r3, r1
 8025702:	335c      	adds	r3, #92	; 0x5c
 8025704:	2201      	movs	r2, #1
 8025706:	701a      	strb	r2, [r3, #0]
 8025708:	e0d9      	b.n	80258be <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 802570a:	6879      	ldr	r1, [r7, #4]
 802570c:	68fa      	ldr	r2, [r7, #12]
 802570e:	4613      	mov	r3, r2
 8025710:	009b      	lsls	r3, r3, #2
 8025712:	4413      	add	r3, r2
 8025714:	00db      	lsls	r3, r3, #3
 8025716:	440b      	add	r3, r1
 8025718:	335d      	adds	r3, #93	; 0x5d
 802571a:	781b      	ldrb	r3, [r3, #0]
 802571c:	2b05      	cmp	r3, #5
 802571e:	d10a      	bne.n	8025736 <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8025720:	6879      	ldr	r1, [r7, #4]
 8025722:	68fa      	ldr	r2, [r7, #12]
 8025724:	4613      	mov	r3, r2
 8025726:	009b      	lsls	r3, r3, #2
 8025728:	4413      	add	r3, r2
 802572a:	00db      	lsls	r3, r3, #3
 802572c:	440b      	add	r3, r1
 802572e:	335c      	adds	r3, #92	; 0x5c
 8025730:	2205      	movs	r2, #5
 8025732:	701a      	strb	r2, [r3, #0]
 8025734:	e0c3      	b.n	80258be <HCD_HC_IN_IRQHandler+0x68a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8025736:	6879      	ldr	r1, [r7, #4]
 8025738:	68fa      	ldr	r2, [r7, #12]
 802573a:	4613      	mov	r3, r2
 802573c:	009b      	lsls	r3, r3, #2
 802573e:	4413      	add	r3, r2
 8025740:	00db      	lsls	r3, r3, #3
 8025742:	440b      	add	r3, r1
 8025744:	335d      	adds	r3, #93	; 0x5d
 8025746:	781b      	ldrb	r3, [r3, #0]
 8025748:	2b06      	cmp	r3, #6
 802574a:	d00a      	beq.n	8025762 <HCD_HC_IN_IRQHandler+0x52e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 802574c:	6879      	ldr	r1, [r7, #4]
 802574e:	68fa      	ldr	r2, [r7, #12]
 8025750:	4613      	mov	r3, r2
 8025752:	009b      	lsls	r3, r3, #2
 8025754:	4413      	add	r3, r2
 8025756:	00db      	lsls	r3, r3, #3
 8025758:	440b      	add	r3, r1
 802575a:	335d      	adds	r3, #93	; 0x5d
 802575c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 802575e:	2b08      	cmp	r3, #8
 8025760:	d156      	bne.n	8025810 <HCD_HC_IN_IRQHandler+0x5dc>
      hhcd->hc[ch_num].ErrCnt++;
 8025762:	6879      	ldr	r1, [r7, #4]
 8025764:	68fa      	ldr	r2, [r7, #12]
 8025766:	4613      	mov	r3, r2
 8025768:	009b      	lsls	r3, r3, #2
 802576a:	4413      	add	r3, r2
 802576c:	00db      	lsls	r3, r3, #3
 802576e:	440b      	add	r3, r1
 8025770:	3358      	adds	r3, #88	; 0x58
 8025772:	681b      	ldr	r3, [r3, #0]
 8025774:	1c59      	adds	r1, r3, #1
 8025776:	6878      	ldr	r0, [r7, #4]
 8025778:	68fa      	ldr	r2, [r7, #12]
 802577a:	4613      	mov	r3, r2
 802577c:	009b      	lsls	r3, r3, #2
 802577e:	4413      	add	r3, r2
 8025780:	00db      	lsls	r3, r3, #3
 8025782:	4403      	add	r3, r0
 8025784:	3358      	adds	r3, #88	; 0x58
 8025786:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8025788:	6879      	ldr	r1, [r7, #4]
 802578a:	68fa      	ldr	r2, [r7, #12]
 802578c:	4613      	mov	r3, r2
 802578e:	009b      	lsls	r3, r3, #2
 8025790:	4413      	add	r3, r2
 8025792:	00db      	lsls	r3, r3, #3
 8025794:	440b      	add	r3, r1
 8025796:	3358      	adds	r3, #88	; 0x58
 8025798:	681b      	ldr	r3, [r3, #0]
 802579a:	2b03      	cmp	r3, #3
 802579c:	d914      	bls.n	80257c8 <HCD_HC_IN_IRQHandler+0x594>
        hhcd->hc[ch_num].ErrCnt = 0U;
 802579e:	6879      	ldr	r1, [r7, #4]
 80257a0:	68fa      	ldr	r2, [r7, #12]
 80257a2:	4613      	mov	r3, r2
 80257a4:	009b      	lsls	r3, r3, #2
 80257a6:	4413      	add	r3, r2
 80257a8:	00db      	lsls	r3, r3, #3
 80257aa:	440b      	add	r3, r1
 80257ac:	3358      	adds	r3, #88	; 0x58
 80257ae:	2200      	movs	r2, #0
 80257b0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80257b2:	6879      	ldr	r1, [r7, #4]
 80257b4:	68fa      	ldr	r2, [r7, #12]
 80257b6:	4613      	mov	r3, r2
 80257b8:	009b      	lsls	r3, r3, #2
 80257ba:	4413      	add	r3, r2
 80257bc:	00db      	lsls	r3, r3, #3
 80257be:	440b      	add	r3, r1
 80257c0:	335c      	adds	r3, #92	; 0x5c
 80257c2:	2204      	movs	r2, #4
 80257c4:	701a      	strb	r2, [r3, #0]
 80257c6:	e009      	b.n	80257dc <HCD_HC_IN_IRQHandler+0x5a8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80257c8:	6879      	ldr	r1, [r7, #4]
 80257ca:	68fa      	ldr	r2, [r7, #12]
 80257cc:	4613      	mov	r3, r2
 80257ce:	009b      	lsls	r3, r3, #2
 80257d0:	4413      	add	r3, r2
 80257d2:	00db      	lsls	r3, r3, #3
 80257d4:	440b      	add	r3, r1
 80257d6:	335c      	adds	r3, #92	; 0x5c
 80257d8:	2202      	movs	r2, #2
 80257da:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80257dc:	68fb      	ldr	r3, [r7, #12]
 80257de:	015a      	lsls	r2, r3, #5
 80257e0:	693b      	ldr	r3, [r7, #16]
 80257e2:	4413      	add	r3, r2
 80257e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80257e8:	681b      	ldr	r3, [r3, #0]
 80257ea:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80257ec:	68bb      	ldr	r3, [r7, #8]
 80257ee:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80257f2:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80257f4:	68bb      	ldr	r3, [r7, #8]
 80257f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80257fa:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80257fc:	68fb      	ldr	r3, [r7, #12]
 80257fe:	015a      	lsls	r2, r3, #5
 8025800:	693b      	ldr	r3, [r7, #16]
 8025802:	4413      	add	r3, r2
 8025804:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025808:	461a      	mov	r2, r3
 802580a:	68bb      	ldr	r3, [r7, #8]
 802580c:	6013      	str	r3, [r2, #0]
 802580e:	e056      	b.n	80258be <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8025810:	6879      	ldr	r1, [r7, #4]
 8025812:	68fa      	ldr	r2, [r7, #12]
 8025814:	4613      	mov	r3, r2
 8025816:	009b      	lsls	r3, r3, #2
 8025818:	4413      	add	r3, r2
 802581a:	00db      	lsls	r3, r3, #3
 802581c:	440b      	add	r3, r1
 802581e:	335d      	adds	r3, #93	; 0x5d
 8025820:	781b      	ldrb	r3, [r3, #0]
 8025822:	2b03      	cmp	r3, #3
 8025824:	d123      	bne.n	802586e <HCD_HC_IN_IRQHandler+0x63a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8025826:	6879      	ldr	r1, [r7, #4]
 8025828:	68fa      	ldr	r2, [r7, #12]
 802582a:	4613      	mov	r3, r2
 802582c:	009b      	lsls	r3, r3, #2
 802582e:	4413      	add	r3, r2
 8025830:	00db      	lsls	r3, r3, #3
 8025832:	440b      	add	r3, r1
 8025834:	335c      	adds	r3, #92	; 0x5c
 8025836:	2202      	movs	r2, #2
 8025838:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 802583a:	68fb      	ldr	r3, [r7, #12]
 802583c:	015a      	lsls	r2, r3, #5
 802583e:	693b      	ldr	r3, [r7, #16]
 8025840:	4413      	add	r3, r2
 8025842:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025846:	681b      	ldr	r3, [r3, #0]
 8025848:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 802584a:	68bb      	ldr	r3, [r7, #8]
 802584c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8025850:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8025852:	68bb      	ldr	r3, [r7, #8]
 8025854:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8025858:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 802585a:	68fb      	ldr	r3, [r7, #12]
 802585c:	015a      	lsls	r2, r3, #5
 802585e:	693b      	ldr	r3, [r7, #16]
 8025860:	4413      	add	r3, r2
 8025862:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025866:	461a      	mov	r2, r3
 8025868:	68bb      	ldr	r3, [r7, #8]
 802586a:	6013      	str	r3, [r2, #0]
 802586c:	e027      	b.n	80258be <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 802586e:	6879      	ldr	r1, [r7, #4]
 8025870:	68fa      	ldr	r2, [r7, #12]
 8025872:	4613      	mov	r3, r2
 8025874:	009b      	lsls	r3, r3, #2
 8025876:	4413      	add	r3, r2
 8025878:	00db      	lsls	r3, r3, #3
 802587a:	440b      	add	r3, r1
 802587c:	335d      	adds	r3, #93	; 0x5d
 802587e:	781b      	ldrb	r3, [r3, #0]
 8025880:	2b07      	cmp	r3, #7
 8025882:	d11c      	bne.n	80258be <HCD_HC_IN_IRQHandler+0x68a>
      hhcd->hc[ch_num].ErrCnt++;
 8025884:	6879      	ldr	r1, [r7, #4]
 8025886:	68fa      	ldr	r2, [r7, #12]
 8025888:	4613      	mov	r3, r2
 802588a:	009b      	lsls	r3, r3, #2
 802588c:	4413      	add	r3, r2
 802588e:	00db      	lsls	r3, r3, #3
 8025890:	440b      	add	r3, r1
 8025892:	3358      	adds	r3, #88	; 0x58
 8025894:	681b      	ldr	r3, [r3, #0]
 8025896:	1c59      	adds	r1, r3, #1
 8025898:	6878      	ldr	r0, [r7, #4]
 802589a:	68fa      	ldr	r2, [r7, #12]
 802589c:	4613      	mov	r3, r2
 802589e:	009b      	lsls	r3, r3, #2
 80258a0:	4413      	add	r3, r2
 80258a2:	00db      	lsls	r3, r3, #3
 80258a4:	4403      	add	r3, r0
 80258a6:	3358      	adds	r3, #88	; 0x58
 80258a8:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 80258aa:	6879      	ldr	r1, [r7, #4]
 80258ac:	68fa      	ldr	r2, [r7, #12]
 80258ae:	4613      	mov	r3, r2
 80258b0:	009b      	lsls	r3, r3, #2
 80258b2:	4413      	add	r3, r2
 80258b4:	00db      	lsls	r3, r3, #3
 80258b6:	440b      	add	r3, r1
 80258b8:	335c      	adds	r3, #92	; 0x5c
 80258ba:	2204      	movs	r2, #4
 80258bc:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80258be:	68fb      	ldr	r3, [r7, #12]
 80258c0:	015a      	lsls	r2, r3, #5
 80258c2:	693b      	ldr	r3, [r7, #16]
 80258c4:	4413      	add	r3, r2
 80258c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80258ca:	461a      	mov	r2, r3
 80258cc:	2302      	movs	r3, #2
 80258ce:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80258d0:	68fb      	ldr	r3, [r7, #12]
 80258d2:	b2d8      	uxtb	r0, r3
 80258d4:	6879      	ldr	r1, [r7, #4]
 80258d6:	68fa      	ldr	r2, [r7, #12]
 80258d8:	4613      	mov	r3, r2
 80258da:	009b      	lsls	r3, r3, #2
 80258dc:	4413      	add	r3, r2
 80258de:	00db      	lsls	r3, r3, #3
 80258e0:	440b      	add	r3, r1
 80258e2:	335c      	adds	r3, #92	; 0x5c
 80258e4:	781b      	ldrb	r3, [r3, #0]
 80258e6:	461a      	mov	r2, r3
 80258e8:	4601      	mov	r1, r0
 80258ea:	6878      	ldr	r0, [r7, #4]
 80258ec:	f00e ff24 	bl	8034738 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80258f0:	e0d1      	b.n	8025a96 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80258f2:	68fb      	ldr	r3, [r7, #12]
 80258f4:	015a      	lsls	r2, r3, #5
 80258f6:	693b      	ldr	r3, [r7, #16]
 80258f8:	4413      	add	r3, r2
 80258fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80258fe:	689b      	ldr	r3, [r3, #8]
 8025900:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8025904:	2b80      	cmp	r3, #128	; 0x80
 8025906:	d13e      	bne.n	8025986 <HCD_HC_IN_IRQHandler+0x752>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8025908:	68fb      	ldr	r3, [r7, #12]
 802590a:	015a      	lsls	r2, r3, #5
 802590c:	693b      	ldr	r3, [r7, #16]
 802590e:	4413      	add	r3, r2
 8025910:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025914:	68db      	ldr	r3, [r3, #12]
 8025916:	68fa      	ldr	r2, [r7, #12]
 8025918:	0151      	lsls	r1, r2, #5
 802591a:	693a      	ldr	r2, [r7, #16]
 802591c:	440a      	add	r2, r1
 802591e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8025922:	f043 0302 	orr.w	r3, r3, #2
 8025926:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8025928:	6879      	ldr	r1, [r7, #4]
 802592a:	68fa      	ldr	r2, [r7, #12]
 802592c:	4613      	mov	r3, r2
 802592e:	009b      	lsls	r3, r3, #2
 8025930:	4413      	add	r3, r2
 8025932:	00db      	lsls	r3, r3, #3
 8025934:	440b      	add	r3, r1
 8025936:	3358      	adds	r3, #88	; 0x58
 8025938:	681b      	ldr	r3, [r3, #0]
 802593a:	1c59      	adds	r1, r3, #1
 802593c:	6878      	ldr	r0, [r7, #4]
 802593e:	68fa      	ldr	r2, [r7, #12]
 8025940:	4613      	mov	r3, r2
 8025942:	009b      	lsls	r3, r3, #2
 8025944:	4413      	add	r3, r2
 8025946:	00db      	lsls	r3, r3, #3
 8025948:	4403      	add	r3, r0
 802594a:	3358      	adds	r3, #88	; 0x58
 802594c:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 802594e:	6879      	ldr	r1, [r7, #4]
 8025950:	68fa      	ldr	r2, [r7, #12]
 8025952:	4613      	mov	r3, r2
 8025954:	009b      	lsls	r3, r3, #2
 8025956:	4413      	add	r3, r2
 8025958:	00db      	lsls	r3, r3, #3
 802595a:	440b      	add	r3, r1
 802595c:	335d      	adds	r3, #93	; 0x5d
 802595e:	2206      	movs	r2, #6
 8025960:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025962:	687b      	ldr	r3, [r7, #4]
 8025964:	681b      	ldr	r3, [r3, #0]
 8025966:	68fa      	ldr	r2, [r7, #12]
 8025968:	b2d2      	uxtb	r2, r2
 802596a:	4611      	mov	r1, r2
 802596c:	4618      	mov	r0, r3
 802596e:	f008 fc3e 	bl	802e1ee <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8025972:	68fb      	ldr	r3, [r7, #12]
 8025974:	015a      	lsls	r2, r3, #5
 8025976:	693b      	ldr	r3, [r7, #16]
 8025978:	4413      	add	r3, r2
 802597a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802597e:	461a      	mov	r2, r3
 8025980:	2380      	movs	r3, #128	; 0x80
 8025982:	6093      	str	r3, [r2, #8]
}
 8025984:	e087      	b.n	8025a96 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8025986:	68fb      	ldr	r3, [r7, #12]
 8025988:	015a      	lsls	r2, r3, #5
 802598a:	693b      	ldr	r3, [r7, #16]
 802598c:	4413      	add	r3, r2
 802598e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025992:	689b      	ldr	r3, [r3, #8]
 8025994:	f003 0310 	and.w	r3, r3, #16
 8025998:	2b10      	cmp	r3, #16
 802599a:	d17c      	bne.n	8025a96 <HCD_HC_IN_IRQHandler+0x862>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 802599c:	6879      	ldr	r1, [r7, #4]
 802599e:	68fa      	ldr	r2, [r7, #12]
 80259a0:	4613      	mov	r3, r2
 80259a2:	009b      	lsls	r3, r3, #2
 80259a4:	4413      	add	r3, r2
 80259a6:	00db      	lsls	r3, r3, #3
 80259a8:	440b      	add	r3, r1
 80259aa:	333f      	adds	r3, #63	; 0x3f
 80259ac:	781b      	ldrb	r3, [r3, #0]
 80259ae:	2b03      	cmp	r3, #3
 80259b0:	d122      	bne.n	80259f8 <HCD_HC_IN_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80259b2:	6879      	ldr	r1, [r7, #4]
 80259b4:	68fa      	ldr	r2, [r7, #12]
 80259b6:	4613      	mov	r3, r2
 80259b8:	009b      	lsls	r3, r3, #2
 80259ba:	4413      	add	r3, r2
 80259bc:	00db      	lsls	r3, r3, #3
 80259be:	440b      	add	r3, r1
 80259c0:	3358      	adds	r3, #88	; 0x58
 80259c2:	2200      	movs	r2, #0
 80259c4:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80259c6:	68fb      	ldr	r3, [r7, #12]
 80259c8:	015a      	lsls	r2, r3, #5
 80259ca:	693b      	ldr	r3, [r7, #16]
 80259cc:	4413      	add	r3, r2
 80259ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80259d2:	68db      	ldr	r3, [r3, #12]
 80259d4:	68fa      	ldr	r2, [r7, #12]
 80259d6:	0151      	lsls	r1, r2, #5
 80259d8:	693a      	ldr	r2, [r7, #16]
 80259da:	440a      	add	r2, r1
 80259dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80259e0:	f043 0302 	orr.w	r3, r3, #2
 80259e4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80259e6:	687b      	ldr	r3, [r7, #4]
 80259e8:	681b      	ldr	r3, [r3, #0]
 80259ea:	68fa      	ldr	r2, [r7, #12]
 80259ec:	b2d2      	uxtb	r2, r2
 80259ee:	4611      	mov	r1, r2
 80259f0:	4618      	mov	r0, r3
 80259f2:	f008 fbfc 	bl	802e1ee <USB_HC_Halt>
 80259f6:	e045      	b.n	8025a84 <HCD_HC_IN_IRQHandler+0x850>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80259f8:	6879      	ldr	r1, [r7, #4]
 80259fa:	68fa      	ldr	r2, [r7, #12]
 80259fc:	4613      	mov	r3, r2
 80259fe:	009b      	lsls	r3, r3, #2
 8025a00:	4413      	add	r3, r2
 8025a02:	00db      	lsls	r3, r3, #3
 8025a04:	440b      	add	r3, r1
 8025a06:	333f      	adds	r3, #63	; 0x3f
 8025a08:	781b      	ldrb	r3, [r3, #0]
 8025a0a:	2b00      	cmp	r3, #0
 8025a0c:	d00a      	beq.n	8025a24 <HCD_HC_IN_IRQHandler+0x7f0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8025a0e:	6879      	ldr	r1, [r7, #4]
 8025a10:	68fa      	ldr	r2, [r7, #12]
 8025a12:	4613      	mov	r3, r2
 8025a14:	009b      	lsls	r3, r3, #2
 8025a16:	4413      	add	r3, r2
 8025a18:	00db      	lsls	r3, r3, #3
 8025a1a:	440b      	add	r3, r1
 8025a1c:	333f      	adds	r3, #63	; 0x3f
 8025a1e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8025a20:	2b02      	cmp	r3, #2
 8025a22:	d12f      	bne.n	8025a84 <HCD_HC_IN_IRQHandler+0x850>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8025a24:	6879      	ldr	r1, [r7, #4]
 8025a26:	68fa      	ldr	r2, [r7, #12]
 8025a28:	4613      	mov	r3, r2
 8025a2a:	009b      	lsls	r3, r3, #2
 8025a2c:	4413      	add	r3, r2
 8025a2e:	00db      	lsls	r3, r3, #3
 8025a30:	440b      	add	r3, r1
 8025a32:	3358      	adds	r3, #88	; 0x58
 8025a34:	2200      	movs	r2, #0
 8025a36:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8025a38:	687b      	ldr	r3, [r7, #4]
 8025a3a:	691b      	ldr	r3, [r3, #16]
 8025a3c:	2b00      	cmp	r3, #0
 8025a3e:	d121      	bne.n	8025a84 <HCD_HC_IN_IRQHandler+0x850>
        hhcd->hc[ch_num].state = HC_NAK;
 8025a40:	6879      	ldr	r1, [r7, #4]
 8025a42:	68fa      	ldr	r2, [r7, #12]
 8025a44:	4613      	mov	r3, r2
 8025a46:	009b      	lsls	r3, r3, #2
 8025a48:	4413      	add	r3, r2
 8025a4a:	00db      	lsls	r3, r3, #3
 8025a4c:	440b      	add	r3, r1
 8025a4e:	335d      	adds	r3, #93	; 0x5d
 8025a50:	2203      	movs	r2, #3
 8025a52:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8025a54:	68fb      	ldr	r3, [r7, #12]
 8025a56:	015a      	lsls	r2, r3, #5
 8025a58:	693b      	ldr	r3, [r7, #16]
 8025a5a:	4413      	add	r3, r2
 8025a5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025a60:	68db      	ldr	r3, [r3, #12]
 8025a62:	68fa      	ldr	r2, [r7, #12]
 8025a64:	0151      	lsls	r1, r2, #5
 8025a66:	693a      	ldr	r2, [r7, #16]
 8025a68:	440a      	add	r2, r1
 8025a6a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8025a6e:	f043 0302 	orr.w	r3, r3, #2
 8025a72:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025a74:	687b      	ldr	r3, [r7, #4]
 8025a76:	681b      	ldr	r3, [r3, #0]
 8025a78:	68fa      	ldr	r2, [r7, #12]
 8025a7a:	b2d2      	uxtb	r2, r2
 8025a7c:	4611      	mov	r1, r2
 8025a7e:	4618      	mov	r0, r3
 8025a80:	f008 fbb5 	bl	802e1ee <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8025a84:	68fb      	ldr	r3, [r7, #12]
 8025a86:	015a      	lsls	r2, r3, #5
 8025a88:	693b      	ldr	r3, [r7, #16]
 8025a8a:	4413      	add	r3, r2
 8025a8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025a90:	461a      	mov	r2, r3
 8025a92:	2310      	movs	r3, #16
 8025a94:	6093      	str	r3, [r2, #8]
}
 8025a96:	bf00      	nop
 8025a98:	3718      	adds	r7, #24
 8025a9a:	46bd      	mov	sp, r7
 8025a9c:	bd80      	pop	{r7, pc}

08025a9e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8025a9e:	b580      	push	{r7, lr}
 8025aa0:	b086      	sub	sp, #24
 8025aa2:	af00      	add	r7, sp, #0
 8025aa4:	6078      	str	r0, [r7, #4]
 8025aa6:	460b      	mov	r3, r1
 8025aa8:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8025aaa:	687b      	ldr	r3, [r7, #4]
 8025aac:	681b      	ldr	r3, [r3, #0]
 8025aae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8025ab0:	697b      	ldr	r3, [r7, #20]
 8025ab2:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8025ab4:	78fb      	ldrb	r3, [r7, #3]
 8025ab6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8025ab8:	68fb      	ldr	r3, [r7, #12]
 8025aba:	015a      	lsls	r2, r3, #5
 8025abc:	693b      	ldr	r3, [r7, #16]
 8025abe:	4413      	add	r3, r2
 8025ac0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025ac4:	689b      	ldr	r3, [r3, #8]
 8025ac6:	f003 0304 	and.w	r3, r3, #4
 8025aca:	2b04      	cmp	r3, #4
 8025acc:	d119      	bne.n	8025b02 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8025ace:	68fb      	ldr	r3, [r7, #12]
 8025ad0:	015a      	lsls	r2, r3, #5
 8025ad2:	693b      	ldr	r3, [r7, #16]
 8025ad4:	4413      	add	r3, r2
 8025ad6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025ada:	461a      	mov	r2, r3
 8025adc:	2304      	movs	r3, #4
 8025ade:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8025ae0:	68fb      	ldr	r3, [r7, #12]
 8025ae2:	015a      	lsls	r2, r3, #5
 8025ae4:	693b      	ldr	r3, [r7, #16]
 8025ae6:	4413      	add	r3, r2
 8025ae8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025aec:	68db      	ldr	r3, [r3, #12]
 8025aee:	68fa      	ldr	r2, [r7, #12]
 8025af0:	0151      	lsls	r1, r2, #5
 8025af2:	693a      	ldr	r2, [r7, #16]
 8025af4:	440a      	add	r2, r1
 8025af6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8025afa:	f043 0302 	orr.w	r3, r3, #2
 8025afe:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8025b00:	e33e      	b.n	8026180 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8025b02:	68fb      	ldr	r3, [r7, #12]
 8025b04:	015a      	lsls	r2, r3, #5
 8025b06:	693b      	ldr	r3, [r7, #16]
 8025b08:	4413      	add	r3, r2
 8025b0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025b0e:	689b      	ldr	r3, [r3, #8]
 8025b10:	f003 0320 	and.w	r3, r3, #32
 8025b14:	2b20      	cmp	r3, #32
 8025b16:	d141      	bne.n	8025b9c <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8025b18:	68fb      	ldr	r3, [r7, #12]
 8025b1a:	015a      	lsls	r2, r3, #5
 8025b1c:	693b      	ldr	r3, [r7, #16]
 8025b1e:	4413      	add	r3, r2
 8025b20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025b24:	461a      	mov	r2, r3
 8025b26:	2320      	movs	r3, #32
 8025b28:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8025b2a:	6879      	ldr	r1, [r7, #4]
 8025b2c:	68fa      	ldr	r2, [r7, #12]
 8025b2e:	4613      	mov	r3, r2
 8025b30:	009b      	lsls	r3, r3, #2
 8025b32:	4413      	add	r3, r2
 8025b34:	00db      	lsls	r3, r3, #3
 8025b36:	440b      	add	r3, r1
 8025b38:	333d      	adds	r3, #61	; 0x3d
 8025b3a:	781b      	ldrb	r3, [r3, #0]
 8025b3c:	2b01      	cmp	r3, #1
 8025b3e:	f040 831f 	bne.w	8026180 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8025b42:	6879      	ldr	r1, [r7, #4]
 8025b44:	68fa      	ldr	r2, [r7, #12]
 8025b46:	4613      	mov	r3, r2
 8025b48:	009b      	lsls	r3, r3, #2
 8025b4a:	4413      	add	r3, r2
 8025b4c:	00db      	lsls	r3, r3, #3
 8025b4e:	440b      	add	r3, r1
 8025b50:	333d      	adds	r3, #61	; 0x3d
 8025b52:	2200      	movs	r2, #0
 8025b54:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8025b56:	6879      	ldr	r1, [r7, #4]
 8025b58:	68fa      	ldr	r2, [r7, #12]
 8025b5a:	4613      	mov	r3, r2
 8025b5c:	009b      	lsls	r3, r3, #2
 8025b5e:	4413      	add	r3, r2
 8025b60:	00db      	lsls	r3, r3, #3
 8025b62:	440b      	add	r3, r1
 8025b64:	335c      	adds	r3, #92	; 0x5c
 8025b66:	2202      	movs	r2, #2
 8025b68:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8025b6a:	68fb      	ldr	r3, [r7, #12]
 8025b6c:	015a      	lsls	r2, r3, #5
 8025b6e:	693b      	ldr	r3, [r7, #16]
 8025b70:	4413      	add	r3, r2
 8025b72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025b76:	68db      	ldr	r3, [r3, #12]
 8025b78:	68fa      	ldr	r2, [r7, #12]
 8025b7a:	0151      	lsls	r1, r2, #5
 8025b7c:	693a      	ldr	r2, [r7, #16]
 8025b7e:	440a      	add	r2, r1
 8025b80:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8025b84:	f043 0302 	orr.w	r3, r3, #2
 8025b88:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025b8a:	687b      	ldr	r3, [r7, #4]
 8025b8c:	681b      	ldr	r3, [r3, #0]
 8025b8e:	68fa      	ldr	r2, [r7, #12]
 8025b90:	b2d2      	uxtb	r2, r2
 8025b92:	4611      	mov	r1, r2
 8025b94:	4618      	mov	r0, r3
 8025b96:	f008 fb2a 	bl	802e1ee <USB_HC_Halt>
}
 8025b9a:	e2f1      	b.n	8026180 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8025b9c:	68fb      	ldr	r3, [r7, #12]
 8025b9e:	015a      	lsls	r2, r3, #5
 8025ba0:	693b      	ldr	r3, [r7, #16]
 8025ba2:	4413      	add	r3, r2
 8025ba4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025ba8:	689b      	ldr	r3, [r3, #8]
 8025baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8025bae:	2b40      	cmp	r3, #64	; 0x40
 8025bb0:	d13f      	bne.n	8025c32 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8025bb2:	6879      	ldr	r1, [r7, #4]
 8025bb4:	68fa      	ldr	r2, [r7, #12]
 8025bb6:	4613      	mov	r3, r2
 8025bb8:	009b      	lsls	r3, r3, #2
 8025bba:	4413      	add	r3, r2
 8025bbc:	00db      	lsls	r3, r3, #3
 8025bbe:	440b      	add	r3, r1
 8025bc0:	335d      	adds	r3, #93	; 0x5d
 8025bc2:	2204      	movs	r2, #4
 8025bc4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8025bc6:	6879      	ldr	r1, [r7, #4]
 8025bc8:	68fa      	ldr	r2, [r7, #12]
 8025bca:	4613      	mov	r3, r2
 8025bcc:	009b      	lsls	r3, r3, #2
 8025bce:	4413      	add	r3, r2
 8025bd0:	00db      	lsls	r3, r3, #3
 8025bd2:	440b      	add	r3, r1
 8025bd4:	333d      	adds	r3, #61	; 0x3d
 8025bd6:	2201      	movs	r2, #1
 8025bd8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8025bda:	6879      	ldr	r1, [r7, #4]
 8025bdc:	68fa      	ldr	r2, [r7, #12]
 8025bde:	4613      	mov	r3, r2
 8025be0:	009b      	lsls	r3, r3, #2
 8025be2:	4413      	add	r3, r2
 8025be4:	00db      	lsls	r3, r3, #3
 8025be6:	440b      	add	r3, r1
 8025be8:	3358      	adds	r3, #88	; 0x58
 8025bea:	2200      	movs	r2, #0
 8025bec:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8025bee:	68fb      	ldr	r3, [r7, #12]
 8025bf0:	015a      	lsls	r2, r3, #5
 8025bf2:	693b      	ldr	r3, [r7, #16]
 8025bf4:	4413      	add	r3, r2
 8025bf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025bfa:	68db      	ldr	r3, [r3, #12]
 8025bfc:	68fa      	ldr	r2, [r7, #12]
 8025bfe:	0151      	lsls	r1, r2, #5
 8025c00:	693a      	ldr	r2, [r7, #16]
 8025c02:	440a      	add	r2, r1
 8025c04:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8025c08:	f043 0302 	orr.w	r3, r3, #2
 8025c0c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025c0e:	687b      	ldr	r3, [r7, #4]
 8025c10:	681b      	ldr	r3, [r3, #0]
 8025c12:	68fa      	ldr	r2, [r7, #12]
 8025c14:	b2d2      	uxtb	r2, r2
 8025c16:	4611      	mov	r1, r2
 8025c18:	4618      	mov	r0, r3
 8025c1a:	f008 fae8 	bl	802e1ee <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8025c1e:	68fb      	ldr	r3, [r7, #12]
 8025c20:	015a      	lsls	r2, r3, #5
 8025c22:	693b      	ldr	r3, [r7, #16]
 8025c24:	4413      	add	r3, r2
 8025c26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025c2a:	461a      	mov	r2, r3
 8025c2c:	2340      	movs	r3, #64	; 0x40
 8025c2e:	6093      	str	r3, [r2, #8]
}
 8025c30:	e2a6      	b.n	8026180 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8025c32:	68fb      	ldr	r3, [r7, #12]
 8025c34:	015a      	lsls	r2, r3, #5
 8025c36:	693b      	ldr	r3, [r7, #16]
 8025c38:	4413      	add	r3, r2
 8025c3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025c3e:	689b      	ldr	r3, [r3, #8]
 8025c40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8025c44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8025c48:	d122      	bne.n	8025c90 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8025c4a:	68fb      	ldr	r3, [r7, #12]
 8025c4c:	015a      	lsls	r2, r3, #5
 8025c4e:	693b      	ldr	r3, [r7, #16]
 8025c50:	4413      	add	r3, r2
 8025c52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025c56:	68db      	ldr	r3, [r3, #12]
 8025c58:	68fa      	ldr	r2, [r7, #12]
 8025c5a:	0151      	lsls	r1, r2, #5
 8025c5c:	693a      	ldr	r2, [r7, #16]
 8025c5e:	440a      	add	r2, r1
 8025c60:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8025c64:	f043 0302 	orr.w	r3, r3, #2
 8025c68:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025c6a:	687b      	ldr	r3, [r7, #4]
 8025c6c:	681b      	ldr	r3, [r3, #0]
 8025c6e:	68fa      	ldr	r2, [r7, #12]
 8025c70:	b2d2      	uxtb	r2, r2
 8025c72:	4611      	mov	r1, r2
 8025c74:	4618      	mov	r0, r3
 8025c76:	f008 faba 	bl	802e1ee <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8025c7a:	68fb      	ldr	r3, [r7, #12]
 8025c7c:	015a      	lsls	r2, r3, #5
 8025c7e:	693b      	ldr	r3, [r7, #16]
 8025c80:	4413      	add	r3, r2
 8025c82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025c86:	461a      	mov	r2, r3
 8025c88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8025c8c:	6093      	str	r3, [r2, #8]
}
 8025c8e:	e277      	b.n	8026180 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8025c90:	68fb      	ldr	r3, [r7, #12]
 8025c92:	015a      	lsls	r2, r3, #5
 8025c94:	693b      	ldr	r3, [r7, #16]
 8025c96:	4413      	add	r3, r2
 8025c98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025c9c:	689b      	ldr	r3, [r3, #8]
 8025c9e:	f003 0301 	and.w	r3, r3, #1
 8025ca2:	2b01      	cmp	r3, #1
 8025ca4:	d135      	bne.n	8025d12 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8025ca6:	6879      	ldr	r1, [r7, #4]
 8025ca8:	68fa      	ldr	r2, [r7, #12]
 8025caa:	4613      	mov	r3, r2
 8025cac:	009b      	lsls	r3, r3, #2
 8025cae:	4413      	add	r3, r2
 8025cb0:	00db      	lsls	r3, r3, #3
 8025cb2:	440b      	add	r3, r1
 8025cb4:	3358      	adds	r3, #88	; 0x58
 8025cb6:	2200      	movs	r2, #0
 8025cb8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8025cba:	68fb      	ldr	r3, [r7, #12]
 8025cbc:	015a      	lsls	r2, r3, #5
 8025cbe:	693b      	ldr	r3, [r7, #16]
 8025cc0:	4413      	add	r3, r2
 8025cc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025cc6:	68db      	ldr	r3, [r3, #12]
 8025cc8:	68fa      	ldr	r2, [r7, #12]
 8025cca:	0151      	lsls	r1, r2, #5
 8025ccc:	693a      	ldr	r2, [r7, #16]
 8025cce:	440a      	add	r2, r1
 8025cd0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8025cd4:	f043 0302 	orr.w	r3, r3, #2
 8025cd8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025cda:	687b      	ldr	r3, [r7, #4]
 8025cdc:	681b      	ldr	r3, [r3, #0]
 8025cde:	68fa      	ldr	r2, [r7, #12]
 8025ce0:	b2d2      	uxtb	r2, r2
 8025ce2:	4611      	mov	r1, r2
 8025ce4:	4618      	mov	r0, r3
 8025ce6:	f008 fa82 	bl	802e1ee <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8025cea:	68fb      	ldr	r3, [r7, #12]
 8025cec:	015a      	lsls	r2, r3, #5
 8025cee:	693b      	ldr	r3, [r7, #16]
 8025cf0:	4413      	add	r3, r2
 8025cf2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025cf6:	461a      	mov	r2, r3
 8025cf8:	2301      	movs	r3, #1
 8025cfa:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8025cfc:	6879      	ldr	r1, [r7, #4]
 8025cfe:	68fa      	ldr	r2, [r7, #12]
 8025d00:	4613      	mov	r3, r2
 8025d02:	009b      	lsls	r3, r3, #2
 8025d04:	4413      	add	r3, r2
 8025d06:	00db      	lsls	r3, r3, #3
 8025d08:	440b      	add	r3, r1
 8025d0a:	335d      	adds	r3, #93	; 0x5d
 8025d0c:	2201      	movs	r2, #1
 8025d0e:	701a      	strb	r2, [r3, #0]
}
 8025d10:	e236      	b.n	8026180 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8025d12:	68fb      	ldr	r3, [r7, #12]
 8025d14:	015a      	lsls	r2, r3, #5
 8025d16:	693b      	ldr	r3, [r7, #16]
 8025d18:	4413      	add	r3, r2
 8025d1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025d1e:	689b      	ldr	r3, [r3, #8]
 8025d20:	f003 0308 	and.w	r3, r3, #8
 8025d24:	2b08      	cmp	r3, #8
 8025d26:	d12b      	bne.n	8025d80 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8025d28:	68fb      	ldr	r3, [r7, #12]
 8025d2a:	015a      	lsls	r2, r3, #5
 8025d2c:	693b      	ldr	r3, [r7, #16]
 8025d2e:	4413      	add	r3, r2
 8025d30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025d34:	461a      	mov	r2, r3
 8025d36:	2308      	movs	r3, #8
 8025d38:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8025d3a:	68fb      	ldr	r3, [r7, #12]
 8025d3c:	015a      	lsls	r2, r3, #5
 8025d3e:	693b      	ldr	r3, [r7, #16]
 8025d40:	4413      	add	r3, r2
 8025d42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025d46:	68db      	ldr	r3, [r3, #12]
 8025d48:	68fa      	ldr	r2, [r7, #12]
 8025d4a:	0151      	lsls	r1, r2, #5
 8025d4c:	693a      	ldr	r2, [r7, #16]
 8025d4e:	440a      	add	r2, r1
 8025d50:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8025d54:	f043 0302 	orr.w	r3, r3, #2
 8025d58:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025d5a:	687b      	ldr	r3, [r7, #4]
 8025d5c:	681b      	ldr	r3, [r3, #0]
 8025d5e:	68fa      	ldr	r2, [r7, #12]
 8025d60:	b2d2      	uxtb	r2, r2
 8025d62:	4611      	mov	r1, r2
 8025d64:	4618      	mov	r0, r3
 8025d66:	f008 fa42 	bl	802e1ee <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8025d6a:	6879      	ldr	r1, [r7, #4]
 8025d6c:	68fa      	ldr	r2, [r7, #12]
 8025d6e:	4613      	mov	r3, r2
 8025d70:	009b      	lsls	r3, r3, #2
 8025d72:	4413      	add	r3, r2
 8025d74:	00db      	lsls	r3, r3, #3
 8025d76:	440b      	add	r3, r1
 8025d78:	335d      	adds	r3, #93	; 0x5d
 8025d7a:	2205      	movs	r2, #5
 8025d7c:	701a      	strb	r2, [r3, #0]
}
 8025d7e:	e1ff      	b.n	8026180 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8025d80:	68fb      	ldr	r3, [r7, #12]
 8025d82:	015a      	lsls	r2, r3, #5
 8025d84:	693b      	ldr	r3, [r7, #16]
 8025d86:	4413      	add	r3, r2
 8025d88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025d8c:	689b      	ldr	r3, [r3, #8]
 8025d8e:	f003 0310 	and.w	r3, r3, #16
 8025d92:	2b10      	cmp	r3, #16
 8025d94:	d155      	bne.n	8025e42 <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8025d96:	6879      	ldr	r1, [r7, #4]
 8025d98:	68fa      	ldr	r2, [r7, #12]
 8025d9a:	4613      	mov	r3, r2
 8025d9c:	009b      	lsls	r3, r3, #2
 8025d9e:	4413      	add	r3, r2
 8025da0:	00db      	lsls	r3, r3, #3
 8025da2:	440b      	add	r3, r1
 8025da4:	3358      	adds	r3, #88	; 0x58
 8025da6:	2200      	movs	r2, #0
 8025da8:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8025daa:	6879      	ldr	r1, [r7, #4]
 8025dac:	68fa      	ldr	r2, [r7, #12]
 8025dae:	4613      	mov	r3, r2
 8025db0:	009b      	lsls	r3, r3, #2
 8025db2:	4413      	add	r3, r2
 8025db4:	00db      	lsls	r3, r3, #3
 8025db6:	440b      	add	r3, r1
 8025db8:	335d      	adds	r3, #93	; 0x5d
 8025dba:	2203      	movs	r2, #3
 8025dbc:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8025dbe:	6879      	ldr	r1, [r7, #4]
 8025dc0:	68fa      	ldr	r2, [r7, #12]
 8025dc2:	4613      	mov	r3, r2
 8025dc4:	009b      	lsls	r3, r3, #2
 8025dc6:	4413      	add	r3, r2
 8025dc8:	00db      	lsls	r3, r3, #3
 8025dca:	440b      	add	r3, r1
 8025dcc:	333d      	adds	r3, #61	; 0x3d
 8025dce:	781b      	ldrb	r3, [r3, #0]
 8025dd0:	2b00      	cmp	r3, #0
 8025dd2:	d114      	bne.n	8025dfe <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8025dd4:	6879      	ldr	r1, [r7, #4]
 8025dd6:	68fa      	ldr	r2, [r7, #12]
 8025dd8:	4613      	mov	r3, r2
 8025dda:	009b      	lsls	r3, r3, #2
 8025ddc:	4413      	add	r3, r2
 8025dde:	00db      	lsls	r3, r3, #3
 8025de0:	440b      	add	r3, r1
 8025de2:	333c      	adds	r3, #60	; 0x3c
 8025de4:	781b      	ldrb	r3, [r3, #0]
 8025de6:	2b00      	cmp	r3, #0
 8025de8:	d109      	bne.n	8025dfe <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8025dea:	6879      	ldr	r1, [r7, #4]
 8025dec:	68fa      	ldr	r2, [r7, #12]
 8025dee:	4613      	mov	r3, r2
 8025df0:	009b      	lsls	r3, r3, #2
 8025df2:	4413      	add	r3, r2
 8025df4:	00db      	lsls	r3, r3, #3
 8025df6:	440b      	add	r3, r1
 8025df8:	333d      	adds	r3, #61	; 0x3d
 8025dfa:	2201      	movs	r2, #1
 8025dfc:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8025dfe:	68fb      	ldr	r3, [r7, #12]
 8025e00:	015a      	lsls	r2, r3, #5
 8025e02:	693b      	ldr	r3, [r7, #16]
 8025e04:	4413      	add	r3, r2
 8025e06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025e0a:	68db      	ldr	r3, [r3, #12]
 8025e0c:	68fa      	ldr	r2, [r7, #12]
 8025e0e:	0151      	lsls	r1, r2, #5
 8025e10:	693a      	ldr	r2, [r7, #16]
 8025e12:	440a      	add	r2, r1
 8025e14:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8025e18:	f043 0302 	orr.w	r3, r3, #2
 8025e1c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025e1e:	687b      	ldr	r3, [r7, #4]
 8025e20:	681b      	ldr	r3, [r3, #0]
 8025e22:	68fa      	ldr	r2, [r7, #12]
 8025e24:	b2d2      	uxtb	r2, r2
 8025e26:	4611      	mov	r1, r2
 8025e28:	4618      	mov	r0, r3
 8025e2a:	f008 f9e0 	bl	802e1ee <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8025e2e:	68fb      	ldr	r3, [r7, #12]
 8025e30:	015a      	lsls	r2, r3, #5
 8025e32:	693b      	ldr	r3, [r7, #16]
 8025e34:	4413      	add	r3, r2
 8025e36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025e3a:	461a      	mov	r2, r3
 8025e3c:	2310      	movs	r3, #16
 8025e3e:	6093      	str	r3, [r2, #8]
}
 8025e40:	e19e      	b.n	8026180 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8025e42:	68fb      	ldr	r3, [r7, #12]
 8025e44:	015a      	lsls	r2, r3, #5
 8025e46:	693b      	ldr	r3, [r7, #16]
 8025e48:	4413      	add	r3, r2
 8025e4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025e4e:	689b      	ldr	r3, [r3, #8]
 8025e50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8025e54:	2b80      	cmp	r3, #128	; 0x80
 8025e56:	d12b      	bne.n	8025eb0 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8025e58:	68fb      	ldr	r3, [r7, #12]
 8025e5a:	015a      	lsls	r2, r3, #5
 8025e5c:	693b      	ldr	r3, [r7, #16]
 8025e5e:	4413      	add	r3, r2
 8025e60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025e64:	68db      	ldr	r3, [r3, #12]
 8025e66:	68fa      	ldr	r2, [r7, #12]
 8025e68:	0151      	lsls	r1, r2, #5
 8025e6a:	693a      	ldr	r2, [r7, #16]
 8025e6c:	440a      	add	r2, r1
 8025e6e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8025e72:	f043 0302 	orr.w	r3, r3, #2
 8025e76:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025e78:	687b      	ldr	r3, [r7, #4]
 8025e7a:	681b      	ldr	r3, [r3, #0]
 8025e7c:	68fa      	ldr	r2, [r7, #12]
 8025e7e:	b2d2      	uxtb	r2, r2
 8025e80:	4611      	mov	r1, r2
 8025e82:	4618      	mov	r0, r3
 8025e84:	f008 f9b3 	bl	802e1ee <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8025e88:	6879      	ldr	r1, [r7, #4]
 8025e8a:	68fa      	ldr	r2, [r7, #12]
 8025e8c:	4613      	mov	r3, r2
 8025e8e:	009b      	lsls	r3, r3, #2
 8025e90:	4413      	add	r3, r2
 8025e92:	00db      	lsls	r3, r3, #3
 8025e94:	440b      	add	r3, r1
 8025e96:	335d      	adds	r3, #93	; 0x5d
 8025e98:	2206      	movs	r2, #6
 8025e9a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8025e9c:	68fb      	ldr	r3, [r7, #12]
 8025e9e:	015a      	lsls	r2, r3, #5
 8025ea0:	693b      	ldr	r3, [r7, #16]
 8025ea2:	4413      	add	r3, r2
 8025ea4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025ea8:	461a      	mov	r2, r3
 8025eaa:	2380      	movs	r3, #128	; 0x80
 8025eac:	6093      	str	r3, [r2, #8]
}
 8025eae:	e167      	b.n	8026180 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8025eb0:	68fb      	ldr	r3, [r7, #12]
 8025eb2:	015a      	lsls	r2, r3, #5
 8025eb4:	693b      	ldr	r3, [r7, #16]
 8025eb6:	4413      	add	r3, r2
 8025eb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025ebc:	689b      	ldr	r3, [r3, #8]
 8025ebe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8025ec2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8025ec6:	d135      	bne.n	8025f34 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8025ec8:	68fb      	ldr	r3, [r7, #12]
 8025eca:	015a      	lsls	r2, r3, #5
 8025ecc:	693b      	ldr	r3, [r7, #16]
 8025ece:	4413      	add	r3, r2
 8025ed0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025ed4:	68db      	ldr	r3, [r3, #12]
 8025ed6:	68fa      	ldr	r2, [r7, #12]
 8025ed8:	0151      	lsls	r1, r2, #5
 8025eda:	693a      	ldr	r2, [r7, #16]
 8025edc:	440a      	add	r2, r1
 8025ede:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8025ee2:	f043 0302 	orr.w	r3, r3, #2
 8025ee6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025ee8:	687b      	ldr	r3, [r7, #4]
 8025eea:	681b      	ldr	r3, [r3, #0]
 8025eec:	68fa      	ldr	r2, [r7, #12]
 8025eee:	b2d2      	uxtb	r2, r2
 8025ef0:	4611      	mov	r1, r2
 8025ef2:	4618      	mov	r0, r3
 8025ef4:	f008 f97b 	bl	802e1ee <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8025ef8:	68fb      	ldr	r3, [r7, #12]
 8025efa:	015a      	lsls	r2, r3, #5
 8025efc:	693b      	ldr	r3, [r7, #16]
 8025efe:	4413      	add	r3, r2
 8025f00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025f04:	461a      	mov	r2, r3
 8025f06:	2310      	movs	r3, #16
 8025f08:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8025f0a:	68fb      	ldr	r3, [r7, #12]
 8025f0c:	015a      	lsls	r2, r3, #5
 8025f0e:	693b      	ldr	r3, [r7, #16]
 8025f10:	4413      	add	r3, r2
 8025f12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025f16:	461a      	mov	r2, r3
 8025f18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8025f1c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8025f1e:	6879      	ldr	r1, [r7, #4]
 8025f20:	68fa      	ldr	r2, [r7, #12]
 8025f22:	4613      	mov	r3, r2
 8025f24:	009b      	lsls	r3, r3, #2
 8025f26:	4413      	add	r3, r2
 8025f28:	00db      	lsls	r3, r3, #3
 8025f2a:	440b      	add	r3, r1
 8025f2c:	335d      	adds	r3, #93	; 0x5d
 8025f2e:	2208      	movs	r2, #8
 8025f30:	701a      	strb	r2, [r3, #0]
}
 8025f32:	e125      	b.n	8026180 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8025f34:	68fb      	ldr	r3, [r7, #12]
 8025f36:	015a      	lsls	r2, r3, #5
 8025f38:	693b      	ldr	r3, [r7, #16]
 8025f3a:	4413      	add	r3, r2
 8025f3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025f40:	689b      	ldr	r3, [r3, #8]
 8025f42:	f003 0302 	and.w	r3, r3, #2
 8025f46:	2b02      	cmp	r3, #2
 8025f48:	f040 811a 	bne.w	8026180 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8025f4c:	68fb      	ldr	r3, [r7, #12]
 8025f4e:	015a      	lsls	r2, r3, #5
 8025f50:	693b      	ldr	r3, [r7, #16]
 8025f52:	4413      	add	r3, r2
 8025f54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025f58:	68db      	ldr	r3, [r3, #12]
 8025f5a:	68fa      	ldr	r2, [r7, #12]
 8025f5c:	0151      	lsls	r1, r2, #5
 8025f5e:	693a      	ldr	r2, [r7, #16]
 8025f60:	440a      	add	r2, r1
 8025f62:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8025f66:	f023 0302 	bic.w	r3, r3, #2
 8025f6a:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8025f6c:	6879      	ldr	r1, [r7, #4]
 8025f6e:	68fa      	ldr	r2, [r7, #12]
 8025f70:	4613      	mov	r3, r2
 8025f72:	009b      	lsls	r3, r3, #2
 8025f74:	4413      	add	r3, r2
 8025f76:	00db      	lsls	r3, r3, #3
 8025f78:	440b      	add	r3, r1
 8025f7a:	335d      	adds	r3, #93	; 0x5d
 8025f7c:	781b      	ldrb	r3, [r3, #0]
 8025f7e:	2b01      	cmp	r3, #1
 8025f80:	d137      	bne.n	8025ff2 <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8025f82:	6879      	ldr	r1, [r7, #4]
 8025f84:	68fa      	ldr	r2, [r7, #12]
 8025f86:	4613      	mov	r3, r2
 8025f88:	009b      	lsls	r3, r3, #2
 8025f8a:	4413      	add	r3, r2
 8025f8c:	00db      	lsls	r3, r3, #3
 8025f8e:	440b      	add	r3, r1
 8025f90:	335c      	adds	r3, #92	; 0x5c
 8025f92:	2201      	movs	r2, #1
 8025f94:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8025f96:	6879      	ldr	r1, [r7, #4]
 8025f98:	68fa      	ldr	r2, [r7, #12]
 8025f9a:	4613      	mov	r3, r2
 8025f9c:	009b      	lsls	r3, r3, #2
 8025f9e:	4413      	add	r3, r2
 8025fa0:	00db      	lsls	r3, r3, #3
 8025fa2:	440b      	add	r3, r1
 8025fa4:	333f      	adds	r3, #63	; 0x3f
 8025fa6:	781b      	ldrb	r3, [r3, #0]
 8025fa8:	2b02      	cmp	r3, #2
 8025faa:	d00b      	beq.n	8025fc4 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8025fac:	6879      	ldr	r1, [r7, #4]
 8025fae:	68fa      	ldr	r2, [r7, #12]
 8025fb0:	4613      	mov	r3, r2
 8025fb2:	009b      	lsls	r3, r3, #2
 8025fb4:	4413      	add	r3, r2
 8025fb6:	00db      	lsls	r3, r3, #3
 8025fb8:	440b      	add	r3, r1
 8025fba:	333f      	adds	r3, #63	; 0x3f
 8025fbc:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8025fbe:	2b03      	cmp	r3, #3
 8025fc0:	f040 80c5 	bne.w	802614e <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8025fc4:	6879      	ldr	r1, [r7, #4]
 8025fc6:	68fa      	ldr	r2, [r7, #12]
 8025fc8:	4613      	mov	r3, r2
 8025fca:	009b      	lsls	r3, r3, #2
 8025fcc:	4413      	add	r3, r2
 8025fce:	00db      	lsls	r3, r3, #3
 8025fd0:	440b      	add	r3, r1
 8025fd2:	3351      	adds	r3, #81	; 0x51
 8025fd4:	781b      	ldrb	r3, [r3, #0]
 8025fd6:	f083 0301 	eor.w	r3, r3, #1
 8025fda:	b2d8      	uxtb	r0, r3
 8025fdc:	6879      	ldr	r1, [r7, #4]
 8025fde:	68fa      	ldr	r2, [r7, #12]
 8025fe0:	4613      	mov	r3, r2
 8025fe2:	009b      	lsls	r3, r3, #2
 8025fe4:	4413      	add	r3, r2
 8025fe6:	00db      	lsls	r3, r3, #3
 8025fe8:	440b      	add	r3, r1
 8025fea:	3351      	adds	r3, #81	; 0x51
 8025fec:	4602      	mov	r2, r0
 8025fee:	701a      	strb	r2, [r3, #0]
 8025ff0:	e0ad      	b.n	802614e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8025ff2:	6879      	ldr	r1, [r7, #4]
 8025ff4:	68fa      	ldr	r2, [r7, #12]
 8025ff6:	4613      	mov	r3, r2
 8025ff8:	009b      	lsls	r3, r3, #2
 8025ffa:	4413      	add	r3, r2
 8025ffc:	00db      	lsls	r3, r3, #3
 8025ffe:	440b      	add	r3, r1
 8026000:	335d      	adds	r3, #93	; 0x5d
 8026002:	781b      	ldrb	r3, [r3, #0]
 8026004:	2b03      	cmp	r3, #3
 8026006:	d10a      	bne.n	802601e <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8026008:	6879      	ldr	r1, [r7, #4]
 802600a:	68fa      	ldr	r2, [r7, #12]
 802600c:	4613      	mov	r3, r2
 802600e:	009b      	lsls	r3, r3, #2
 8026010:	4413      	add	r3, r2
 8026012:	00db      	lsls	r3, r3, #3
 8026014:	440b      	add	r3, r1
 8026016:	335c      	adds	r3, #92	; 0x5c
 8026018:	2202      	movs	r2, #2
 802601a:	701a      	strb	r2, [r3, #0]
 802601c:	e097      	b.n	802614e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 802601e:	6879      	ldr	r1, [r7, #4]
 8026020:	68fa      	ldr	r2, [r7, #12]
 8026022:	4613      	mov	r3, r2
 8026024:	009b      	lsls	r3, r3, #2
 8026026:	4413      	add	r3, r2
 8026028:	00db      	lsls	r3, r3, #3
 802602a:	440b      	add	r3, r1
 802602c:	335d      	adds	r3, #93	; 0x5d
 802602e:	781b      	ldrb	r3, [r3, #0]
 8026030:	2b04      	cmp	r3, #4
 8026032:	d10a      	bne.n	802604a <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8026034:	6879      	ldr	r1, [r7, #4]
 8026036:	68fa      	ldr	r2, [r7, #12]
 8026038:	4613      	mov	r3, r2
 802603a:	009b      	lsls	r3, r3, #2
 802603c:	4413      	add	r3, r2
 802603e:	00db      	lsls	r3, r3, #3
 8026040:	440b      	add	r3, r1
 8026042:	335c      	adds	r3, #92	; 0x5c
 8026044:	2202      	movs	r2, #2
 8026046:	701a      	strb	r2, [r3, #0]
 8026048:	e081      	b.n	802614e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 802604a:	6879      	ldr	r1, [r7, #4]
 802604c:	68fa      	ldr	r2, [r7, #12]
 802604e:	4613      	mov	r3, r2
 8026050:	009b      	lsls	r3, r3, #2
 8026052:	4413      	add	r3, r2
 8026054:	00db      	lsls	r3, r3, #3
 8026056:	440b      	add	r3, r1
 8026058:	335d      	adds	r3, #93	; 0x5d
 802605a:	781b      	ldrb	r3, [r3, #0]
 802605c:	2b05      	cmp	r3, #5
 802605e:	d10a      	bne.n	8026076 <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8026060:	6879      	ldr	r1, [r7, #4]
 8026062:	68fa      	ldr	r2, [r7, #12]
 8026064:	4613      	mov	r3, r2
 8026066:	009b      	lsls	r3, r3, #2
 8026068:	4413      	add	r3, r2
 802606a:	00db      	lsls	r3, r3, #3
 802606c:	440b      	add	r3, r1
 802606e:	335c      	adds	r3, #92	; 0x5c
 8026070:	2205      	movs	r2, #5
 8026072:	701a      	strb	r2, [r3, #0]
 8026074:	e06b      	b.n	802614e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8026076:	6879      	ldr	r1, [r7, #4]
 8026078:	68fa      	ldr	r2, [r7, #12]
 802607a:	4613      	mov	r3, r2
 802607c:	009b      	lsls	r3, r3, #2
 802607e:	4413      	add	r3, r2
 8026080:	00db      	lsls	r3, r3, #3
 8026082:	440b      	add	r3, r1
 8026084:	335d      	adds	r3, #93	; 0x5d
 8026086:	781b      	ldrb	r3, [r3, #0]
 8026088:	2b06      	cmp	r3, #6
 802608a:	d00a      	beq.n	80260a2 <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 802608c:	6879      	ldr	r1, [r7, #4]
 802608e:	68fa      	ldr	r2, [r7, #12]
 8026090:	4613      	mov	r3, r2
 8026092:	009b      	lsls	r3, r3, #2
 8026094:	4413      	add	r3, r2
 8026096:	00db      	lsls	r3, r3, #3
 8026098:	440b      	add	r3, r1
 802609a:	335d      	adds	r3, #93	; 0x5d
 802609c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 802609e:	2b08      	cmp	r3, #8
 80260a0:	d155      	bne.n	802614e <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 80260a2:	6879      	ldr	r1, [r7, #4]
 80260a4:	68fa      	ldr	r2, [r7, #12]
 80260a6:	4613      	mov	r3, r2
 80260a8:	009b      	lsls	r3, r3, #2
 80260aa:	4413      	add	r3, r2
 80260ac:	00db      	lsls	r3, r3, #3
 80260ae:	440b      	add	r3, r1
 80260b0:	3358      	adds	r3, #88	; 0x58
 80260b2:	681b      	ldr	r3, [r3, #0]
 80260b4:	1c59      	adds	r1, r3, #1
 80260b6:	6878      	ldr	r0, [r7, #4]
 80260b8:	68fa      	ldr	r2, [r7, #12]
 80260ba:	4613      	mov	r3, r2
 80260bc:	009b      	lsls	r3, r3, #2
 80260be:	4413      	add	r3, r2
 80260c0:	00db      	lsls	r3, r3, #3
 80260c2:	4403      	add	r3, r0
 80260c4:	3358      	adds	r3, #88	; 0x58
 80260c6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80260c8:	6879      	ldr	r1, [r7, #4]
 80260ca:	68fa      	ldr	r2, [r7, #12]
 80260cc:	4613      	mov	r3, r2
 80260ce:	009b      	lsls	r3, r3, #2
 80260d0:	4413      	add	r3, r2
 80260d2:	00db      	lsls	r3, r3, #3
 80260d4:	440b      	add	r3, r1
 80260d6:	3358      	adds	r3, #88	; 0x58
 80260d8:	681b      	ldr	r3, [r3, #0]
 80260da:	2b03      	cmp	r3, #3
 80260dc:	d914      	bls.n	8026108 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80260de:	6879      	ldr	r1, [r7, #4]
 80260e0:	68fa      	ldr	r2, [r7, #12]
 80260e2:	4613      	mov	r3, r2
 80260e4:	009b      	lsls	r3, r3, #2
 80260e6:	4413      	add	r3, r2
 80260e8:	00db      	lsls	r3, r3, #3
 80260ea:	440b      	add	r3, r1
 80260ec:	3358      	adds	r3, #88	; 0x58
 80260ee:	2200      	movs	r2, #0
 80260f0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80260f2:	6879      	ldr	r1, [r7, #4]
 80260f4:	68fa      	ldr	r2, [r7, #12]
 80260f6:	4613      	mov	r3, r2
 80260f8:	009b      	lsls	r3, r3, #2
 80260fa:	4413      	add	r3, r2
 80260fc:	00db      	lsls	r3, r3, #3
 80260fe:	440b      	add	r3, r1
 8026100:	335c      	adds	r3, #92	; 0x5c
 8026102:	2204      	movs	r2, #4
 8026104:	701a      	strb	r2, [r3, #0]
 8026106:	e009      	b.n	802611c <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8026108:	6879      	ldr	r1, [r7, #4]
 802610a:	68fa      	ldr	r2, [r7, #12]
 802610c:	4613      	mov	r3, r2
 802610e:	009b      	lsls	r3, r3, #2
 8026110:	4413      	add	r3, r2
 8026112:	00db      	lsls	r3, r3, #3
 8026114:	440b      	add	r3, r1
 8026116:	335c      	adds	r3, #92	; 0x5c
 8026118:	2202      	movs	r2, #2
 802611a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 802611c:	68fb      	ldr	r3, [r7, #12]
 802611e:	015a      	lsls	r2, r3, #5
 8026120:	693b      	ldr	r3, [r7, #16]
 8026122:	4413      	add	r3, r2
 8026124:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8026128:	681b      	ldr	r3, [r3, #0]
 802612a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 802612c:	68bb      	ldr	r3, [r7, #8]
 802612e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8026132:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8026134:	68bb      	ldr	r3, [r7, #8]
 8026136:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802613a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 802613c:	68fb      	ldr	r3, [r7, #12]
 802613e:	015a      	lsls	r2, r3, #5
 8026140:	693b      	ldr	r3, [r7, #16]
 8026142:	4413      	add	r3, r2
 8026144:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8026148:	461a      	mov	r2, r3
 802614a:	68bb      	ldr	r3, [r7, #8]
 802614c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 802614e:	68fb      	ldr	r3, [r7, #12]
 8026150:	015a      	lsls	r2, r3, #5
 8026152:	693b      	ldr	r3, [r7, #16]
 8026154:	4413      	add	r3, r2
 8026156:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802615a:	461a      	mov	r2, r3
 802615c:	2302      	movs	r3, #2
 802615e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8026160:	68fb      	ldr	r3, [r7, #12]
 8026162:	b2d8      	uxtb	r0, r3
 8026164:	6879      	ldr	r1, [r7, #4]
 8026166:	68fa      	ldr	r2, [r7, #12]
 8026168:	4613      	mov	r3, r2
 802616a:	009b      	lsls	r3, r3, #2
 802616c:	4413      	add	r3, r2
 802616e:	00db      	lsls	r3, r3, #3
 8026170:	440b      	add	r3, r1
 8026172:	335c      	adds	r3, #92	; 0x5c
 8026174:	781b      	ldrb	r3, [r3, #0]
 8026176:	461a      	mov	r2, r3
 8026178:	4601      	mov	r1, r0
 802617a:	6878      	ldr	r0, [r7, #4]
 802617c:	f00e fadc 	bl	8034738 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8026180:	bf00      	nop
 8026182:	3718      	adds	r7, #24
 8026184:	46bd      	mov	sp, r7
 8026186:	bd80      	pop	{r7, pc}

08026188 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8026188:	b580      	push	{r7, lr}
 802618a:	b08a      	sub	sp, #40	; 0x28
 802618c:	af00      	add	r7, sp, #0
 802618e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8026190:	687b      	ldr	r3, [r7, #4]
 8026192:	681b      	ldr	r3, [r3, #0]
 8026194:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8026196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026198:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 802619a:	687b      	ldr	r3, [r7, #4]
 802619c:	681b      	ldr	r3, [r3, #0]
 802619e:	6a1b      	ldr	r3, [r3, #32]
 80261a0:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 80261a2:	69fb      	ldr	r3, [r7, #28]
 80261a4:	f003 030f 	and.w	r3, r3, #15
 80261a8:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80261aa:	69fb      	ldr	r3, [r7, #28]
 80261ac:	0c5b      	lsrs	r3, r3, #17
 80261ae:	f003 030f 	and.w	r3, r3, #15
 80261b2:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80261b4:	69fb      	ldr	r3, [r7, #28]
 80261b6:	091b      	lsrs	r3, r3, #4
 80261b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80261bc:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80261be:	697b      	ldr	r3, [r7, #20]
 80261c0:	2b02      	cmp	r3, #2
 80261c2:	d003      	beq.n	80261cc <HCD_RXQLVL_IRQHandler+0x44>
 80261c4:	2b05      	cmp	r3, #5
 80261c6:	f000 8082 	beq.w	80262ce <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80261ca:	e083      	b.n	80262d4 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80261cc:	693b      	ldr	r3, [r7, #16]
 80261ce:	2b00      	cmp	r3, #0
 80261d0:	d07f      	beq.n	80262d2 <HCD_RXQLVL_IRQHandler+0x14a>
 80261d2:	6879      	ldr	r1, [r7, #4]
 80261d4:	69ba      	ldr	r2, [r7, #24]
 80261d6:	4613      	mov	r3, r2
 80261d8:	009b      	lsls	r3, r3, #2
 80261da:	4413      	add	r3, r2
 80261dc:	00db      	lsls	r3, r3, #3
 80261de:	440b      	add	r3, r1
 80261e0:	3344      	adds	r3, #68	; 0x44
 80261e2:	681b      	ldr	r3, [r3, #0]
 80261e4:	2b00      	cmp	r3, #0
 80261e6:	d074      	beq.n	80262d2 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 80261e8:	687b      	ldr	r3, [r7, #4]
 80261ea:	6818      	ldr	r0, [r3, #0]
 80261ec:	6879      	ldr	r1, [r7, #4]
 80261ee:	69ba      	ldr	r2, [r7, #24]
 80261f0:	4613      	mov	r3, r2
 80261f2:	009b      	lsls	r3, r3, #2
 80261f4:	4413      	add	r3, r2
 80261f6:	00db      	lsls	r3, r3, #3
 80261f8:	440b      	add	r3, r1
 80261fa:	3344      	adds	r3, #68	; 0x44
 80261fc:	681b      	ldr	r3, [r3, #0]
 80261fe:	693a      	ldr	r2, [r7, #16]
 8026200:	b292      	uxth	r2, r2
 8026202:	4619      	mov	r1, r3
 8026204:	f007 f954 	bl	802d4b0 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8026208:	6879      	ldr	r1, [r7, #4]
 802620a:	69ba      	ldr	r2, [r7, #24]
 802620c:	4613      	mov	r3, r2
 802620e:	009b      	lsls	r3, r3, #2
 8026210:	4413      	add	r3, r2
 8026212:	00db      	lsls	r3, r3, #3
 8026214:	440b      	add	r3, r1
 8026216:	3344      	adds	r3, #68	; 0x44
 8026218:	681a      	ldr	r2, [r3, #0]
 802621a:	693b      	ldr	r3, [r7, #16]
 802621c:	18d1      	adds	r1, r2, r3
 802621e:	6878      	ldr	r0, [r7, #4]
 8026220:	69ba      	ldr	r2, [r7, #24]
 8026222:	4613      	mov	r3, r2
 8026224:	009b      	lsls	r3, r3, #2
 8026226:	4413      	add	r3, r2
 8026228:	00db      	lsls	r3, r3, #3
 802622a:	4403      	add	r3, r0
 802622c:	3344      	adds	r3, #68	; 0x44
 802622e:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8026230:	6879      	ldr	r1, [r7, #4]
 8026232:	69ba      	ldr	r2, [r7, #24]
 8026234:	4613      	mov	r3, r2
 8026236:	009b      	lsls	r3, r3, #2
 8026238:	4413      	add	r3, r2
 802623a:	00db      	lsls	r3, r3, #3
 802623c:	440b      	add	r3, r1
 802623e:	334c      	adds	r3, #76	; 0x4c
 8026240:	681a      	ldr	r2, [r3, #0]
 8026242:	693b      	ldr	r3, [r7, #16]
 8026244:	18d1      	adds	r1, r2, r3
 8026246:	6878      	ldr	r0, [r7, #4]
 8026248:	69ba      	ldr	r2, [r7, #24]
 802624a:	4613      	mov	r3, r2
 802624c:	009b      	lsls	r3, r3, #2
 802624e:	4413      	add	r3, r2
 8026250:	00db      	lsls	r3, r3, #3
 8026252:	4403      	add	r3, r0
 8026254:	334c      	adds	r3, #76	; 0x4c
 8026256:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8026258:	69bb      	ldr	r3, [r7, #24]
 802625a:	015a      	lsls	r2, r3, #5
 802625c:	6a3b      	ldr	r3, [r7, #32]
 802625e:	4413      	add	r3, r2
 8026260:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8026264:	691a      	ldr	r2, [r3, #16]
 8026266:	4b1d      	ldr	r3, [pc, #116]	; (80262dc <HCD_RXQLVL_IRQHandler+0x154>)
 8026268:	4013      	ands	r3, r2
 802626a:	2b00      	cmp	r3, #0
 802626c:	d031      	beq.n	80262d2 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 802626e:	69bb      	ldr	r3, [r7, #24]
 8026270:	015a      	lsls	r2, r3, #5
 8026272:	6a3b      	ldr	r3, [r7, #32]
 8026274:	4413      	add	r3, r2
 8026276:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802627a:	681b      	ldr	r3, [r3, #0]
 802627c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 802627e:	68fb      	ldr	r3, [r7, #12]
 8026280:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8026284:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8026286:	68fb      	ldr	r3, [r7, #12]
 8026288:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802628c:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 802628e:	69bb      	ldr	r3, [r7, #24]
 8026290:	015a      	lsls	r2, r3, #5
 8026292:	6a3b      	ldr	r3, [r7, #32]
 8026294:	4413      	add	r3, r2
 8026296:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802629a:	461a      	mov	r2, r3
 802629c:	68fb      	ldr	r3, [r7, #12]
 802629e:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 80262a0:	6879      	ldr	r1, [r7, #4]
 80262a2:	69ba      	ldr	r2, [r7, #24]
 80262a4:	4613      	mov	r3, r2
 80262a6:	009b      	lsls	r3, r3, #2
 80262a8:	4413      	add	r3, r2
 80262aa:	00db      	lsls	r3, r3, #3
 80262ac:	440b      	add	r3, r1
 80262ae:	3350      	adds	r3, #80	; 0x50
 80262b0:	781b      	ldrb	r3, [r3, #0]
 80262b2:	f083 0301 	eor.w	r3, r3, #1
 80262b6:	b2d8      	uxtb	r0, r3
 80262b8:	6879      	ldr	r1, [r7, #4]
 80262ba:	69ba      	ldr	r2, [r7, #24]
 80262bc:	4613      	mov	r3, r2
 80262be:	009b      	lsls	r3, r3, #2
 80262c0:	4413      	add	r3, r2
 80262c2:	00db      	lsls	r3, r3, #3
 80262c4:	440b      	add	r3, r1
 80262c6:	3350      	adds	r3, #80	; 0x50
 80262c8:	4602      	mov	r2, r0
 80262ca:	701a      	strb	r2, [r3, #0]
      break;
 80262cc:	e001      	b.n	80262d2 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 80262ce:	bf00      	nop
 80262d0:	e000      	b.n	80262d4 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 80262d2:	bf00      	nop
  }
}
 80262d4:	bf00      	nop
 80262d6:	3728      	adds	r7, #40	; 0x28
 80262d8:	46bd      	mov	sp, r7
 80262da:	bd80      	pop	{r7, pc}
 80262dc:	1ff80000 	.word	0x1ff80000

080262e0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80262e0:	b580      	push	{r7, lr}
 80262e2:	b086      	sub	sp, #24
 80262e4:	af00      	add	r7, sp, #0
 80262e6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80262e8:	687b      	ldr	r3, [r7, #4]
 80262ea:	681b      	ldr	r3, [r3, #0]
 80262ec:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80262ee:	697b      	ldr	r3, [r7, #20]
 80262f0:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80262f2:	693b      	ldr	r3, [r7, #16]
 80262f4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80262f8:	681b      	ldr	r3, [r3, #0]
 80262fa:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80262fc:	693b      	ldr	r3, [r7, #16]
 80262fe:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8026302:	681b      	ldr	r3, [r3, #0]
 8026304:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8026306:	68bb      	ldr	r3, [r7, #8]
 8026308:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 802630c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 802630e:	68fb      	ldr	r3, [r7, #12]
 8026310:	f003 0302 	and.w	r3, r3, #2
 8026314:	2b02      	cmp	r3, #2
 8026316:	d10b      	bne.n	8026330 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8026318:	68fb      	ldr	r3, [r7, #12]
 802631a:	f003 0301 	and.w	r3, r3, #1
 802631e:	2b01      	cmp	r3, #1
 8026320:	d102      	bne.n	8026328 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8026322:	6878      	ldr	r0, [r7, #4]
 8026324:	f00e f9ec 	bl	8034700 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8026328:	68bb      	ldr	r3, [r7, #8]
 802632a:	f043 0302 	orr.w	r3, r3, #2
 802632e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8026330:	68fb      	ldr	r3, [r7, #12]
 8026332:	f003 0308 	and.w	r3, r3, #8
 8026336:	2b08      	cmp	r3, #8
 8026338:	d132      	bne.n	80263a0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 802633a:	68bb      	ldr	r3, [r7, #8]
 802633c:	f043 0308 	orr.w	r3, r3, #8
 8026340:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8026342:	68fb      	ldr	r3, [r7, #12]
 8026344:	f003 0304 	and.w	r3, r3, #4
 8026348:	2b04      	cmp	r3, #4
 802634a:	d126      	bne.n	802639a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 802634c:	687b      	ldr	r3, [r7, #4]
 802634e:	699b      	ldr	r3, [r3, #24]
 8026350:	2b02      	cmp	r3, #2
 8026352:	d113      	bne.n	802637c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8026354:	68fb      	ldr	r3, [r7, #12]
 8026356:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 802635a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 802635e:	d106      	bne.n	802636e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8026360:	687b      	ldr	r3, [r7, #4]
 8026362:	681b      	ldr	r3, [r3, #0]
 8026364:	2102      	movs	r1, #2
 8026366:	4618      	mov	r0, r3
 8026368:	f007 fc1a 	bl	802dba0 <USB_InitFSLSPClkSel>
 802636c:	e011      	b.n	8026392 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 802636e:	687b      	ldr	r3, [r7, #4]
 8026370:	681b      	ldr	r3, [r3, #0]
 8026372:	2101      	movs	r1, #1
 8026374:	4618      	mov	r0, r3
 8026376:	f007 fc13 	bl	802dba0 <USB_InitFSLSPClkSel>
 802637a:	e00a      	b.n	8026392 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 802637c:	687b      	ldr	r3, [r7, #4]
 802637e:	68db      	ldr	r3, [r3, #12]
 8026380:	2b01      	cmp	r3, #1
 8026382:	d106      	bne.n	8026392 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8026384:	693b      	ldr	r3, [r7, #16]
 8026386:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802638a:	461a      	mov	r2, r3
 802638c:	f64e 2360 	movw	r3, #60000	; 0xea60
 8026390:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8026392:	6878      	ldr	r0, [r7, #4]
 8026394:	f00e f9de 	bl	8034754 <HAL_HCD_PortEnabled_Callback>
 8026398:	e002      	b.n	80263a0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 802639a:	6878      	ldr	r0, [r7, #4]
 802639c:	f00e f9e8 	bl	8034770 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80263a0:	68fb      	ldr	r3, [r7, #12]
 80263a2:	f003 0320 	and.w	r3, r3, #32
 80263a6:	2b20      	cmp	r3, #32
 80263a8:	d103      	bne.n	80263b2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80263aa:	68bb      	ldr	r3, [r7, #8]
 80263ac:	f043 0320 	orr.w	r3, r3, #32
 80263b0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80263b2:	693b      	ldr	r3, [r7, #16]
 80263b4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80263b8:	461a      	mov	r2, r3
 80263ba:	68bb      	ldr	r3, [r7, #8]
 80263bc:	6013      	str	r3, [r2, #0]
}
 80263be:	bf00      	nop
 80263c0:	3718      	adds	r7, #24
 80263c2:	46bd      	mov	sp, r7
 80263c4:	bd80      	pop	{r7, pc}
	...

080263c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80263c8:	b580      	push	{r7, lr}
 80263ca:	b084      	sub	sp, #16
 80263cc:	af00      	add	r7, sp, #0
 80263ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80263d0:	687b      	ldr	r3, [r7, #4]
 80263d2:	2b00      	cmp	r3, #0
 80263d4:	d101      	bne.n	80263da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80263d6:	2301      	movs	r3, #1
 80263d8:	e11f      	b.n	802661a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80263da:	687b      	ldr	r3, [r7, #4]
 80263dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80263e0:	b2db      	uxtb	r3, r3
 80263e2:	2b00      	cmp	r3, #0
 80263e4:	d106      	bne.n	80263f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80263e6:	687b      	ldr	r3, [r7, #4]
 80263e8:	2200      	movs	r2, #0
 80263ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80263ee:	6878      	ldr	r0, [r7, #4]
 80263f0:	f7fb fd10 	bl	8021e14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80263f4:	687b      	ldr	r3, [r7, #4]
 80263f6:	2224      	movs	r2, #36	; 0x24
 80263f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80263fc:	687b      	ldr	r3, [r7, #4]
 80263fe:	681b      	ldr	r3, [r3, #0]
 8026400:	681a      	ldr	r2, [r3, #0]
 8026402:	687b      	ldr	r3, [r7, #4]
 8026404:	681b      	ldr	r3, [r3, #0]
 8026406:	f022 0201 	bic.w	r2, r2, #1
 802640a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 802640c:	687b      	ldr	r3, [r7, #4]
 802640e:	681b      	ldr	r3, [r3, #0]
 8026410:	681a      	ldr	r2, [r3, #0]
 8026412:	687b      	ldr	r3, [r7, #4]
 8026414:	681b      	ldr	r3, [r3, #0]
 8026416:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 802641a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 802641c:	687b      	ldr	r3, [r7, #4]
 802641e:	681b      	ldr	r3, [r3, #0]
 8026420:	681a      	ldr	r2, [r3, #0]
 8026422:	687b      	ldr	r3, [r7, #4]
 8026424:	681b      	ldr	r3, [r3, #0]
 8026426:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 802642a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 802642c:	f001 fee4 	bl	80281f8 <HAL_RCC_GetPCLK1Freq>
 8026430:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8026432:	687b      	ldr	r3, [r7, #4]
 8026434:	685b      	ldr	r3, [r3, #4]
 8026436:	4a7b      	ldr	r2, [pc, #492]	; (8026624 <HAL_I2C_Init+0x25c>)
 8026438:	4293      	cmp	r3, r2
 802643a:	d807      	bhi.n	802644c <HAL_I2C_Init+0x84>
 802643c:	68fb      	ldr	r3, [r7, #12]
 802643e:	4a7a      	ldr	r2, [pc, #488]	; (8026628 <HAL_I2C_Init+0x260>)
 8026440:	4293      	cmp	r3, r2
 8026442:	bf94      	ite	ls
 8026444:	2301      	movls	r3, #1
 8026446:	2300      	movhi	r3, #0
 8026448:	b2db      	uxtb	r3, r3
 802644a:	e006      	b.n	802645a <HAL_I2C_Init+0x92>
 802644c:	68fb      	ldr	r3, [r7, #12]
 802644e:	4a77      	ldr	r2, [pc, #476]	; (802662c <HAL_I2C_Init+0x264>)
 8026450:	4293      	cmp	r3, r2
 8026452:	bf94      	ite	ls
 8026454:	2301      	movls	r3, #1
 8026456:	2300      	movhi	r3, #0
 8026458:	b2db      	uxtb	r3, r3
 802645a:	2b00      	cmp	r3, #0
 802645c:	d001      	beq.n	8026462 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 802645e:	2301      	movs	r3, #1
 8026460:	e0db      	b.n	802661a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8026462:	68fb      	ldr	r3, [r7, #12]
 8026464:	4a72      	ldr	r2, [pc, #456]	; (8026630 <HAL_I2C_Init+0x268>)
 8026466:	fba2 2303 	umull	r2, r3, r2, r3
 802646a:	0c9b      	lsrs	r3, r3, #18
 802646c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 802646e:	687b      	ldr	r3, [r7, #4]
 8026470:	681b      	ldr	r3, [r3, #0]
 8026472:	685b      	ldr	r3, [r3, #4]
 8026474:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8026478:	687b      	ldr	r3, [r7, #4]
 802647a:	681b      	ldr	r3, [r3, #0]
 802647c:	68ba      	ldr	r2, [r7, #8]
 802647e:	430a      	orrs	r2, r1
 8026480:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8026482:	687b      	ldr	r3, [r7, #4]
 8026484:	681b      	ldr	r3, [r3, #0]
 8026486:	6a1b      	ldr	r3, [r3, #32]
 8026488:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 802648c:	687b      	ldr	r3, [r7, #4]
 802648e:	685b      	ldr	r3, [r3, #4]
 8026490:	4a64      	ldr	r2, [pc, #400]	; (8026624 <HAL_I2C_Init+0x25c>)
 8026492:	4293      	cmp	r3, r2
 8026494:	d802      	bhi.n	802649c <HAL_I2C_Init+0xd4>
 8026496:	68bb      	ldr	r3, [r7, #8]
 8026498:	3301      	adds	r3, #1
 802649a:	e009      	b.n	80264b0 <HAL_I2C_Init+0xe8>
 802649c:	68bb      	ldr	r3, [r7, #8]
 802649e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80264a2:	fb02 f303 	mul.w	r3, r2, r3
 80264a6:	4a63      	ldr	r2, [pc, #396]	; (8026634 <HAL_I2C_Init+0x26c>)
 80264a8:	fba2 2303 	umull	r2, r3, r2, r3
 80264ac:	099b      	lsrs	r3, r3, #6
 80264ae:	3301      	adds	r3, #1
 80264b0:	687a      	ldr	r2, [r7, #4]
 80264b2:	6812      	ldr	r2, [r2, #0]
 80264b4:	430b      	orrs	r3, r1
 80264b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80264b8:	687b      	ldr	r3, [r7, #4]
 80264ba:	681b      	ldr	r3, [r3, #0]
 80264bc:	69db      	ldr	r3, [r3, #28]
 80264be:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80264c2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80264c6:	687b      	ldr	r3, [r7, #4]
 80264c8:	685b      	ldr	r3, [r3, #4]
 80264ca:	4956      	ldr	r1, [pc, #344]	; (8026624 <HAL_I2C_Init+0x25c>)
 80264cc:	428b      	cmp	r3, r1
 80264ce:	d80d      	bhi.n	80264ec <HAL_I2C_Init+0x124>
 80264d0:	68fb      	ldr	r3, [r7, #12]
 80264d2:	1e59      	subs	r1, r3, #1
 80264d4:	687b      	ldr	r3, [r7, #4]
 80264d6:	685b      	ldr	r3, [r3, #4]
 80264d8:	005b      	lsls	r3, r3, #1
 80264da:	fbb1 f3f3 	udiv	r3, r1, r3
 80264de:	3301      	adds	r3, #1
 80264e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80264e4:	2b04      	cmp	r3, #4
 80264e6:	bf38      	it	cc
 80264e8:	2304      	movcc	r3, #4
 80264ea:	e04f      	b.n	802658c <HAL_I2C_Init+0x1c4>
 80264ec:	687b      	ldr	r3, [r7, #4]
 80264ee:	689b      	ldr	r3, [r3, #8]
 80264f0:	2b00      	cmp	r3, #0
 80264f2:	d111      	bne.n	8026518 <HAL_I2C_Init+0x150>
 80264f4:	68fb      	ldr	r3, [r7, #12]
 80264f6:	1e58      	subs	r0, r3, #1
 80264f8:	687b      	ldr	r3, [r7, #4]
 80264fa:	6859      	ldr	r1, [r3, #4]
 80264fc:	460b      	mov	r3, r1
 80264fe:	005b      	lsls	r3, r3, #1
 8026500:	440b      	add	r3, r1
 8026502:	fbb0 f3f3 	udiv	r3, r0, r3
 8026506:	3301      	adds	r3, #1
 8026508:	f3c3 030b 	ubfx	r3, r3, #0, #12
 802650c:	2b00      	cmp	r3, #0
 802650e:	bf0c      	ite	eq
 8026510:	2301      	moveq	r3, #1
 8026512:	2300      	movne	r3, #0
 8026514:	b2db      	uxtb	r3, r3
 8026516:	e012      	b.n	802653e <HAL_I2C_Init+0x176>
 8026518:	68fb      	ldr	r3, [r7, #12]
 802651a:	1e58      	subs	r0, r3, #1
 802651c:	687b      	ldr	r3, [r7, #4]
 802651e:	6859      	ldr	r1, [r3, #4]
 8026520:	460b      	mov	r3, r1
 8026522:	009b      	lsls	r3, r3, #2
 8026524:	440b      	add	r3, r1
 8026526:	0099      	lsls	r1, r3, #2
 8026528:	440b      	add	r3, r1
 802652a:	fbb0 f3f3 	udiv	r3, r0, r3
 802652e:	3301      	adds	r3, #1
 8026530:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8026534:	2b00      	cmp	r3, #0
 8026536:	bf0c      	ite	eq
 8026538:	2301      	moveq	r3, #1
 802653a:	2300      	movne	r3, #0
 802653c:	b2db      	uxtb	r3, r3
 802653e:	2b00      	cmp	r3, #0
 8026540:	d001      	beq.n	8026546 <HAL_I2C_Init+0x17e>
 8026542:	2301      	movs	r3, #1
 8026544:	e022      	b.n	802658c <HAL_I2C_Init+0x1c4>
 8026546:	687b      	ldr	r3, [r7, #4]
 8026548:	689b      	ldr	r3, [r3, #8]
 802654a:	2b00      	cmp	r3, #0
 802654c:	d10e      	bne.n	802656c <HAL_I2C_Init+0x1a4>
 802654e:	68fb      	ldr	r3, [r7, #12]
 8026550:	1e58      	subs	r0, r3, #1
 8026552:	687b      	ldr	r3, [r7, #4]
 8026554:	6859      	ldr	r1, [r3, #4]
 8026556:	460b      	mov	r3, r1
 8026558:	005b      	lsls	r3, r3, #1
 802655a:	440b      	add	r3, r1
 802655c:	fbb0 f3f3 	udiv	r3, r0, r3
 8026560:	3301      	adds	r3, #1
 8026562:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8026566:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802656a:	e00f      	b.n	802658c <HAL_I2C_Init+0x1c4>
 802656c:	68fb      	ldr	r3, [r7, #12]
 802656e:	1e58      	subs	r0, r3, #1
 8026570:	687b      	ldr	r3, [r7, #4]
 8026572:	6859      	ldr	r1, [r3, #4]
 8026574:	460b      	mov	r3, r1
 8026576:	009b      	lsls	r3, r3, #2
 8026578:	440b      	add	r3, r1
 802657a:	0099      	lsls	r1, r3, #2
 802657c:	440b      	add	r3, r1
 802657e:	fbb0 f3f3 	udiv	r3, r0, r3
 8026582:	3301      	adds	r3, #1
 8026584:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8026588:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 802658c:	6879      	ldr	r1, [r7, #4]
 802658e:	6809      	ldr	r1, [r1, #0]
 8026590:	4313      	orrs	r3, r2
 8026592:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8026594:	687b      	ldr	r3, [r7, #4]
 8026596:	681b      	ldr	r3, [r3, #0]
 8026598:	681b      	ldr	r3, [r3, #0]
 802659a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 802659e:	687b      	ldr	r3, [r7, #4]
 80265a0:	69da      	ldr	r2, [r3, #28]
 80265a2:	687b      	ldr	r3, [r7, #4]
 80265a4:	6a1b      	ldr	r3, [r3, #32]
 80265a6:	431a      	orrs	r2, r3
 80265a8:	687b      	ldr	r3, [r7, #4]
 80265aa:	681b      	ldr	r3, [r3, #0]
 80265ac:	430a      	orrs	r2, r1
 80265ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80265b0:	687b      	ldr	r3, [r7, #4]
 80265b2:	681b      	ldr	r3, [r3, #0]
 80265b4:	689b      	ldr	r3, [r3, #8]
 80265b6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80265ba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80265be:	687a      	ldr	r2, [r7, #4]
 80265c0:	6911      	ldr	r1, [r2, #16]
 80265c2:	687a      	ldr	r2, [r7, #4]
 80265c4:	68d2      	ldr	r2, [r2, #12]
 80265c6:	4311      	orrs	r1, r2
 80265c8:	687a      	ldr	r2, [r7, #4]
 80265ca:	6812      	ldr	r2, [r2, #0]
 80265cc:	430b      	orrs	r3, r1
 80265ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80265d0:	687b      	ldr	r3, [r7, #4]
 80265d2:	681b      	ldr	r3, [r3, #0]
 80265d4:	68db      	ldr	r3, [r3, #12]
 80265d6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80265da:	687b      	ldr	r3, [r7, #4]
 80265dc:	695a      	ldr	r2, [r3, #20]
 80265de:	687b      	ldr	r3, [r7, #4]
 80265e0:	699b      	ldr	r3, [r3, #24]
 80265e2:	431a      	orrs	r2, r3
 80265e4:	687b      	ldr	r3, [r7, #4]
 80265e6:	681b      	ldr	r3, [r3, #0]
 80265e8:	430a      	orrs	r2, r1
 80265ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80265ec:	687b      	ldr	r3, [r7, #4]
 80265ee:	681b      	ldr	r3, [r3, #0]
 80265f0:	681a      	ldr	r2, [r3, #0]
 80265f2:	687b      	ldr	r3, [r7, #4]
 80265f4:	681b      	ldr	r3, [r3, #0]
 80265f6:	f042 0201 	orr.w	r2, r2, #1
 80265fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80265fc:	687b      	ldr	r3, [r7, #4]
 80265fe:	2200      	movs	r2, #0
 8026600:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8026602:	687b      	ldr	r3, [r7, #4]
 8026604:	2220      	movs	r2, #32
 8026606:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 802660a:	687b      	ldr	r3, [r7, #4]
 802660c:	2200      	movs	r2, #0
 802660e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8026610:	687b      	ldr	r3, [r7, #4]
 8026612:	2200      	movs	r2, #0
 8026614:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8026618:	2300      	movs	r3, #0
}
 802661a:	4618      	mov	r0, r3
 802661c:	3710      	adds	r7, #16
 802661e:	46bd      	mov	sp, r7
 8026620:	bd80      	pop	{r7, pc}
 8026622:	bf00      	nop
 8026624:	000186a0 	.word	0x000186a0
 8026628:	001e847f 	.word	0x001e847f
 802662c:	003d08ff 	.word	0x003d08ff
 8026630:	431bde83 	.word	0x431bde83
 8026634:	10624dd3 	.word	0x10624dd3

08026638 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8026638:	b580      	push	{r7, lr}
 802663a:	b084      	sub	sp, #16
 802663c:	af00      	add	r7, sp, #0
 802663e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8026640:	687b      	ldr	r3, [r7, #4]
 8026642:	2b00      	cmp	r3, #0
 8026644:	d101      	bne.n	802664a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8026646:	2301      	movs	r3, #1
 8026648:	e02b      	b.n	80266a2 <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 802664a:	687b      	ldr	r3, [r7, #4]
 802664c:	681b      	ldr	r3, [r3, #0]
 802664e:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8026652:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8026654:	687b      	ldr	r3, [r7, #4]
 8026656:	681b      	ldr	r3, [r3, #0]
 8026658:	f245 5255 	movw	r2, #21845	; 0x5555
 802665c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 802665e:	687b      	ldr	r3, [r7, #4]
 8026660:	681b      	ldr	r3, [r3, #0]
 8026662:	687a      	ldr	r2, [r7, #4]
 8026664:	6852      	ldr	r2, [r2, #4]
 8026666:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8026668:	687b      	ldr	r3, [r7, #4]
 802666a:	681b      	ldr	r3, [r3, #0]
 802666c:	687a      	ldr	r2, [r7, #4]
 802666e:	6892      	ldr	r2, [r2, #8]
 8026670:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8026672:	f7fc fec7 	bl	8023404 <HAL_GetTick>
 8026676:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8026678:	e008      	b.n	802668c <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 802667a:	f7fc fec3 	bl	8023404 <HAL_GetTick>
 802667e:	4602      	mov	r2, r0
 8026680:	68fb      	ldr	r3, [r7, #12]
 8026682:	1ad3      	subs	r3, r2, r3
 8026684:	2b30      	cmp	r3, #48	; 0x30
 8026686:	d901      	bls.n	802668c <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8026688:	2303      	movs	r3, #3
 802668a:	e00a      	b.n	80266a2 <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != 0x00u)
 802668c:	687b      	ldr	r3, [r7, #4]
 802668e:	681b      	ldr	r3, [r3, #0]
 8026690:	68db      	ldr	r3, [r3, #12]
 8026692:	2b00      	cmp	r3, #0
 8026694:	d1f1      	bne.n	802667a <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8026696:	687b      	ldr	r3, [r7, #4]
 8026698:	681b      	ldr	r3, [r3, #0]
 802669a:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 802669e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80266a0:	2300      	movs	r3, #0
}
 80266a2:	4618      	mov	r0, r3
 80266a4:	3710      	adds	r7, #16
 80266a6:	46bd      	mov	sp, r7
 80266a8:	bd80      	pop	{r7, pc}

080266aa <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80266aa:	b480      	push	{r7}
 80266ac:	b083      	sub	sp, #12
 80266ae:	af00      	add	r7, sp, #0
 80266b0:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80266b2:	687b      	ldr	r3, [r7, #4]
 80266b4:	681b      	ldr	r3, [r3, #0]
 80266b6:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80266ba:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80266bc:	2300      	movs	r3, #0
}
 80266be:	4618      	mov	r0, r3
 80266c0:	370c      	adds	r7, #12
 80266c2:	46bd      	mov	sp, r7
 80266c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80266c8:	4770      	bx	lr

080266ca <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80266ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 80266cc:	b08f      	sub	sp, #60	; 0x3c
 80266ce:	af0a      	add	r7, sp, #40	; 0x28
 80266d0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80266d2:	687b      	ldr	r3, [r7, #4]
 80266d4:	2b00      	cmp	r3, #0
 80266d6:	d101      	bne.n	80266dc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80266d8:	2301      	movs	r3, #1
 80266da:	e10f      	b.n	80268fc <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80266dc:	687b      	ldr	r3, [r7, #4]
 80266de:	681b      	ldr	r3, [r3, #0]
 80266e0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80266e2:	687b      	ldr	r3, [r7, #4]
 80266e4:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80266e8:	b2db      	uxtb	r3, r3
 80266ea:	2b00      	cmp	r3, #0
 80266ec:	d106      	bne.n	80266fc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80266ee:	687b      	ldr	r3, [r7, #4]
 80266f0:	2200      	movs	r2, #0
 80266f2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80266f6:	6878      	ldr	r0, [r7, #4]
 80266f8:	f00d fc30 	bl	8033f5c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80266fc:	687b      	ldr	r3, [r7, #4]
 80266fe:	2203      	movs	r2, #3
 8026700:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8026704:	68bb      	ldr	r3, [r7, #8]
 8026706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8026708:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802670c:	2b00      	cmp	r3, #0
 802670e:	d102      	bne.n	8026716 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8026710:	687b      	ldr	r3, [r7, #4]
 8026712:	2200      	movs	r2, #0
 8026714:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8026716:	687b      	ldr	r3, [r7, #4]
 8026718:	681b      	ldr	r3, [r3, #0]
 802671a:	4618      	mov	r0, r3
 802671c:	f005 ff73 	bl	802c606 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8026720:	687b      	ldr	r3, [r7, #4]
 8026722:	681b      	ldr	r3, [r3, #0]
 8026724:	603b      	str	r3, [r7, #0]
 8026726:	687e      	ldr	r6, [r7, #4]
 8026728:	466d      	mov	r5, sp
 802672a:	f106 0410 	add.w	r4, r6, #16
 802672e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8026730:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8026732:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8026734:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8026736:	e894 0003 	ldmia.w	r4, {r0, r1}
 802673a:	e885 0003 	stmia.w	r5, {r0, r1}
 802673e:	1d33      	adds	r3, r6, #4
 8026740:	cb0e      	ldmia	r3, {r1, r2, r3}
 8026742:	6838      	ldr	r0, [r7, #0]
 8026744:	f005 fe4a 	bl	802c3dc <USB_CoreInit>
 8026748:	4603      	mov	r3, r0
 802674a:	2b00      	cmp	r3, #0
 802674c:	d005      	beq.n	802675a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 802674e:	687b      	ldr	r3, [r7, #4]
 8026750:	2202      	movs	r2, #2
 8026752:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8026756:	2301      	movs	r3, #1
 8026758:	e0d0      	b.n	80268fc <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 802675a:	687b      	ldr	r3, [r7, #4]
 802675c:	681b      	ldr	r3, [r3, #0]
 802675e:	2100      	movs	r1, #0
 8026760:	4618      	mov	r0, r3
 8026762:	f005 ff61 	bl	802c628 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8026766:	2300      	movs	r3, #0
 8026768:	73fb      	strb	r3, [r7, #15]
 802676a:	e04a      	b.n	8026802 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 802676c:	7bfa      	ldrb	r2, [r7, #15]
 802676e:	6879      	ldr	r1, [r7, #4]
 8026770:	4613      	mov	r3, r2
 8026772:	00db      	lsls	r3, r3, #3
 8026774:	1a9b      	subs	r3, r3, r2
 8026776:	009b      	lsls	r3, r3, #2
 8026778:	440b      	add	r3, r1
 802677a:	333d      	adds	r3, #61	; 0x3d
 802677c:	2201      	movs	r2, #1
 802677e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8026780:	7bfa      	ldrb	r2, [r7, #15]
 8026782:	6879      	ldr	r1, [r7, #4]
 8026784:	4613      	mov	r3, r2
 8026786:	00db      	lsls	r3, r3, #3
 8026788:	1a9b      	subs	r3, r3, r2
 802678a:	009b      	lsls	r3, r3, #2
 802678c:	440b      	add	r3, r1
 802678e:	333c      	adds	r3, #60	; 0x3c
 8026790:	7bfa      	ldrb	r2, [r7, #15]
 8026792:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8026794:	7bfa      	ldrb	r2, [r7, #15]
 8026796:	7bfb      	ldrb	r3, [r7, #15]
 8026798:	b298      	uxth	r0, r3
 802679a:	6879      	ldr	r1, [r7, #4]
 802679c:	4613      	mov	r3, r2
 802679e:	00db      	lsls	r3, r3, #3
 80267a0:	1a9b      	subs	r3, r3, r2
 80267a2:	009b      	lsls	r3, r3, #2
 80267a4:	440b      	add	r3, r1
 80267a6:	3342      	adds	r3, #66	; 0x42
 80267a8:	4602      	mov	r2, r0
 80267aa:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80267ac:	7bfa      	ldrb	r2, [r7, #15]
 80267ae:	6879      	ldr	r1, [r7, #4]
 80267b0:	4613      	mov	r3, r2
 80267b2:	00db      	lsls	r3, r3, #3
 80267b4:	1a9b      	subs	r3, r3, r2
 80267b6:	009b      	lsls	r3, r3, #2
 80267b8:	440b      	add	r3, r1
 80267ba:	333f      	adds	r3, #63	; 0x3f
 80267bc:	2200      	movs	r2, #0
 80267be:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80267c0:	7bfa      	ldrb	r2, [r7, #15]
 80267c2:	6879      	ldr	r1, [r7, #4]
 80267c4:	4613      	mov	r3, r2
 80267c6:	00db      	lsls	r3, r3, #3
 80267c8:	1a9b      	subs	r3, r3, r2
 80267ca:	009b      	lsls	r3, r3, #2
 80267cc:	440b      	add	r3, r1
 80267ce:	3344      	adds	r3, #68	; 0x44
 80267d0:	2200      	movs	r2, #0
 80267d2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80267d4:	7bfa      	ldrb	r2, [r7, #15]
 80267d6:	6879      	ldr	r1, [r7, #4]
 80267d8:	4613      	mov	r3, r2
 80267da:	00db      	lsls	r3, r3, #3
 80267dc:	1a9b      	subs	r3, r3, r2
 80267de:	009b      	lsls	r3, r3, #2
 80267e0:	440b      	add	r3, r1
 80267e2:	3348      	adds	r3, #72	; 0x48
 80267e4:	2200      	movs	r2, #0
 80267e6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80267e8:	7bfa      	ldrb	r2, [r7, #15]
 80267ea:	6879      	ldr	r1, [r7, #4]
 80267ec:	4613      	mov	r3, r2
 80267ee:	00db      	lsls	r3, r3, #3
 80267f0:	1a9b      	subs	r3, r3, r2
 80267f2:	009b      	lsls	r3, r3, #2
 80267f4:	440b      	add	r3, r1
 80267f6:	3350      	adds	r3, #80	; 0x50
 80267f8:	2200      	movs	r2, #0
 80267fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80267fc:	7bfb      	ldrb	r3, [r7, #15]
 80267fe:	3301      	adds	r3, #1
 8026800:	73fb      	strb	r3, [r7, #15]
 8026802:	7bfa      	ldrb	r2, [r7, #15]
 8026804:	687b      	ldr	r3, [r7, #4]
 8026806:	685b      	ldr	r3, [r3, #4]
 8026808:	429a      	cmp	r2, r3
 802680a:	d3af      	bcc.n	802676c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 802680c:	2300      	movs	r3, #0
 802680e:	73fb      	strb	r3, [r7, #15]
 8026810:	e044      	b.n	802689c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8026812:	7bfa      	ldrb	r2, [r7, #15]
 8026814:	6879      	ldr	r1, [r7, #4]
 8026816:	4613      	mov	r3, r2
 8026818:	00db      	lsls	r3, r3, #3
 802681a:	1a9b      	subs	r3, r3, r2
 802681c:	009b      	lsls	r3, r3, #2
 802681e:	440b      	add	r3, r1
 8026820:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8026824:	2200      	movs	r2, #0
 8026826:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8026828:	7bfa      	ldrb	r2, [r7, #15]
 802682a:	6879      	ldr	r1, [r7, #4]
 802682c:	4613      	mov	r3, r2
 802682e:	00db      	lsls	r3, r3, #3
 8026830:	1a9b      	subs	r3, r3, r2
 8026832:	009b      	lsls	r3, r3, #2
 8026834:	440b      	add	r3, r1
 8026836:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 802683a:	7bfa      	ldrb	r2, [r7, #15]
 802683c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 802683e:	7bfa      	ldrb	r2, [r7, #15]
 8026840:	6879      	ldr	r1, [r7, #4]
 8026842:	4613      	mov	r3, r2
 8026844:	00db      	lsls	r3, r3, #3
 8026846:	1a9b      	subs	r3, r3, r2
 8026848:	009b      	lsls	r3, r3, #2
 802684a:	440b      	add	r3, r1
 802684c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8026850:	2200      	movs	r2, #0
 8026852:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8026854:	7bfa      	ldrb	r2, [r7, #15]
 8026856:	6879      	ldr	r1, [r7, #4]
 8026858:	4613      	mov	r3, r2
 802685a:	00db      	lsls	r3, r3, #3
 802685c:	1a9b      	subs	r3, r3, r2
 802685e:	009b      	lsls	r3, r3, #2
 8026860:	440b      	add	r3, r1
 8026862:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8026866:	2200      	movs	r2, #0
 8026868:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 802686a:	7bfa      	ldrb	r2, [r7, #15]
 802686c:	6879      	ldr	r1, [r7, #4]
 802686e:	4613      	mov	r3, r2
 8026870:	00db      	lsls	r3, r3, #3
 8026872:	1a9b      	subs	r3, r3, r2
 8026874:	009b      	lsls	r3, r3, #2
 8026876:	440b      	add	r3, r1
 8026878:	f503 7302 	add.w	r3, r3, #520	; 0x208
 802687c:	2200      	movs	r2, #0
 802687e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8026880:	7bfa      	ldrb	r2, [r7, #15]
 8026882:	6879      	ldr	r1, [r7, #4]
 8026884:	4613      	mov	r3, r2
 8026886:	00db      	lsls	r3, r3, #3
 8026888:	1a9b      	subs	r3, r3, r2
 802688a:	009b      	lsls	r3, r3, #2
 802688c:	440b      	add	r3, r1
 802688e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8026892:	2200      	movs	r2, #0
 8026894:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8026896:	7bfb      	ldrb	r3, [r7, #15]
 8026898:	3301      	adds	r3, #1
 802689a:	73fb      	strb	r3, [r7, #15]
 802689c:	7bfa      	ldrb	r2, [r7, #15]
 802689e:	687b      	ldr	r3, [r7, #4]
 80268a0:	685b      	ldr	r3, [r3, #4]
 80268a2:	429a      	cmp	r2, r3
 80268a4:	d3b5      	bcc.n	8026812 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80268a6:	687b      	ldr	r3, [r7, #4]
 80268a8:	681b      	ldr	r3, [r3, #0]
 80268aa:	603b      	str	r3, [r7, #0]
 80268ac:	687e      	ldr	r6, [r7, #4]
 80268ae:	466d      	mov	r5, sp
 80268b0:	f106 0410 	add.w	r4, r6, #16
 80268b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80268b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80268b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80268ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80268bc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80268c0:	e885 0003 	stmia.w	r5, {r0, r1}
 80268c4:	1d33      	adds	r3, r6, #4
 80268c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80268c8:	6838      	ldr	r0, [r7, #0]
 80268ca:	f005 fed7 	bl	802c67c <USB_DevInit>
 80268ce:	4603      	mov	r3, r0
 80268d0:	2b00      	cmp	r3, #0
 80268d2:	d005      	beq.n	80268e0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80268d4:	687b      	ldr	r3, [r7, #4]
 80268d6:	2202      	movs	r2, #2
 80268d8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80268dc:	2301      	movs	r3, #1
 80268de:	e00d      	b.n	80268fc <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80268e0:	687b      	ldr	r3, [r7, #4]
 80268e2:	2200      	movs	r2, #0
 80268e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80268e8:	687b      	ldr	r3, [r7, #4]
 80268ea:	2201      	movs	r2, #1
 80268ec:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80268f0:	687b      	ldr	r3, [r7, #4]
 80268f2:	681b      	ldr	r3, [r3, #0]
 80268f4:	4618      	mov	r0, r3
 80268f6:	f006 ff1f 	bl	802d738 <USB_DevDisconnect>

  return HAL_OK;
 80268fa:	2300      	movs	r3, #0
}
 80268fc:	4618      	mov	r0, r3
 80268fe:	3714      	adds	r7, #20
 8026900:	46bd      	mov	sp, r7
 8026902:	bdf0      	pop	{r4, r5, r6, r7, pc}

08026904 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8026904:	b580      	push	{r7, lr}
 8026906:	b084      	sub	sp, #16
 8026908:	af00      	add	r7, sp, #0
 802690a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 802690c:	687b      	ldr	r3, [r7, #4]
 802690e:	681b      	ldr	r3, [r3, #0]
 8026910:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8026912:	687b      	ldr	r3, [r7, #4]
 8026914:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8026918:	2b01      	cmp	r3, #1
 802691a:	d101      	bne.n	8026920 <HAL_PCD_Start+0x1c>
 802691c:	2302      	movs	r3, #2
 802691e:	e020      	b.n	8026962 <HAL_PCD_Start+0x5e>
 8026920:	687b      	ldr	r3, [r7, #4]
 8026922:	2201      	movs	r2, #1
 8026924:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8026928:	687b      	ldr	r3, [r7, #4]
 802692a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802692c:	2b01      	cmp	r3, #1
 802692e:	d109      	bne.n	8026944 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8026930:	687b      	ldr	r3, [r7, #4]
 8026932:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8026934:	2b01      	cmp	r3, #1
 8026936:	d005      	beq.n	8026944 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8026938:	68fb      	ldr	r3, [r7, #12]
 802693a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802693c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8026940:	68fb      	ldr	r3, [r7, #12]
 8026942:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8026944:	687b      	ldr	r3, [r7, #4]
 8026946:	681b      	ldr	r3, [r3, #0]
 8026948:	4618      	mov	r0, r3
 802694a:	f005 fe4b 	bl	802c5e4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 802694e:	687b      	ldr	r3, [r7, #4]
 8026950:	681b      	ldr	r3, [r3, #0]
 8026952:	4618      	mov	r0, r3
 8026954:	f006 fecf 	bl	802d6f6 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8026958:	687b      	ldr	r3, [r7, #4]
 802695a:	2200      	movs	r2, #0
 802695c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8026960:	2300      	movs	r3, #0
}
 8026962:	4618      	mov	r0, r3
 8026964:	3710      	adds	r7, #16
 8026966:	46bd      	mov	sp, r7
 8026968:	bd80      	pop	{r7, pc}

0802696a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 802696a:	b590      	push	{r4, r7, lr}
 802696c:	b08d      	sub	sp, #52	; 0x34
 802696e:	af00      	add	r7, sp, #0
 8026970:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8026972:	687b      	ldr	r3, [r7, #4]
 8026974:	681b      	ldr	r3, [r3, #0]
 8026976:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8026978:	6a3b      	ldr	r3, [r7, #32]
 802697a:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 802697c:	687b      	ldr	r3, [r7, #4]
 802697e:	681b      	ldr	r3, [r3, #0]
 8026980:	4618      	mov	r0, r3
 8026982:	f006 ff8d 	bl	802d8a0 <USB_GetMode>
 8026986:	4603      	mov	r3, r0
 8026988:	2b00      	cmp	r3, #0
 802698a:	f040 839d 	bne.w	80270c8 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 802698e:	687b      	ldr	r3, [r7, #4]
 8026990:	681b      	ldr	r3, [r3, #0]
 8026992:	4618      	mov	r0, r3
 8026994:	f006 fef1 	bl	802d77a <USB_ReadInterrupts>
 8026998:	4603      	mov	r3, r0
 802699a:	2b00      	cmp	r3, #0
 802699c:	f000 8393 	beq.w	80270c6 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80269a0:	687b      	ldr	r3, [r7, #4]
 80269a2:	681b      	ldr	r3, [r3, #0]
 80269a4:	4618      	mov	r0, r3
 80269a6:	f006 fee8 	bl	802d77a <USB_ReadInterrupts>
 80269aa:	4603      	mov	r3, r0
 80269ac:	f003 0302 	and.w	r3, r3, #2
 80269b0:	2b02      	cmp	r3, #2
 80269b2:	d107      	bne.n	80269c4 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80269b4:	687b      	ldr	r3, [r7, #4]
 80269b6:	681b      	ldr	r3, [r3, #0]
 80269b8:	695a      	ldr	r2, [r3, #20]
 80269ba:	687b      	ldr	r3, [r7, #4]
 80269bc:	681b      	ldr	r3, [r3, #0]
 80269be:	f002 0202 	and.w	r2, r2, #2
 80269c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80269c4:	687b      	ldr	r3, [r7, #4]
 80269c6:	681b      	ldr	r3, [r3, #0]
 80269c8:	4618      	mov	r0, r3
 80269ca:	f006 fed6 	bl	802d77a <USB_ReadInterrupts>
 80269ce:	4603      	mov	r3, r0
 80269d0:	f003 0310 	and.w	r3, r3, #16
 80269d4:	2b10      	cmp	r3, #16
 80269d6:	d161      	bne.n	8026a9c <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80269d8:	687b      	ldr	r3, [r7, #4]
 80269da:	681b      	ldr	r3, [r3, #0]
 80269dc:	699a      	ldr	r2, [r3, #24]
 80269de:	687b      	ldr	r3, [r7, #4]
 80269e0:	681b      	ldr	r3, [r3, #0]
 80269e2:	f022 0210 	bic.w	r2, r2, #16
 80269e6:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80269e8:	6a3b      	ldr	r3, [r7, #32]
 80269ea:	6a1b      	ldr	r3, [r3, #32]
 80269ec:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80269ee:	69bb      	ldr	r3, [r7, #24]
 80269f0:	f003 020f 	and.w	r2, r3, #15
 80269f4:	4613      	mov	r3, r2
 80269f6:	00db      	lsls	r3, r3, #3
 80269f8:	1a9b      	subs	r3, r3, r2
 80269fa:	009b      	lsls	r3, r3, #2
 80269fc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8026a00:	687a      	ldr	r2, [r7, #4]
 8026a02:	4413      	add	r3, r2
 8026a04:	3304      	adds	r3, #4
 8026a06:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8026a08:	69bb      	ldr	r3, [r7, #24]
 8026a0a:	0c5b      	lsrs	r3, r3, #17
 8026a0c:	f003 030f 	and.w	r3, r3, #15
 8026a10:	2b02      	cmp	r3, #2
 8026a12:	d124      	bne.n	8026a5e <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8026a14:	69ba      	ldr	r2, [r7, #24]
 8026a16:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8026a1a:	4013      	ands	r3, r2
 8026a1c:	2b00      	cmp	r3, #0
 8026a1e:	d035      	beq.n	8026a8c <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8026a20:	697b      	ldr	r3, [r7, #20]
 8026a22:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8026a24:	69bb      	ldr	r3, [r7, #24]
 8026a26:	091b      	lsrs	r3, r3, #4
 8026a28:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8026a2a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8026a2e:	b29b      	uxth	r3, r3
 8026a30:	461a      	mov	r2, r3
 8026a32:	6a38      	ldr	r0, [r7, #32]
 8026a34:	f006 fd3c 	bl	802d4b0 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8026a38:	697b      	ldr	r3, [r7, #20]
 8026a3a:	68da      	ldr	r2, [r3, #12]
 8026a3c:	69bb      	ldr	r3, [r7, #24]
 8026a3e:	091b      	lsrs	r3, r3, #4
 8026a40:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8026a44:	441a      	add	r2, r3
 8026a46:	697b      	ldr	r3, [r7, #20]
 8026a48:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8026a4a:	697b      	ldr	r3, [r7, #20]
 8026a4c:	699a      	ldr	r2, [r3, #24]
 8026a4e:	69bb      	ldr	r3, [r7, #24]
 8026a50:	091b      	lsrs	r3, r3, #4
 8026a52:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8026a56:	441a      	add	r2, r3
 8026a58:	697b      	ldr	r3, [r7, #20]
 8026a5a:	619a      	str	r2, [r3, #24]
 8026a5c:	e016      	b.n	8026a8c <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8026a5e:	69bb      	ldr	r3, [r7, #24]
 8026a60:	0c5b      	lsrs	r3, r3, #17
 8026a62:	f003 030f 	and.w	r3, r3, #15
 8026a66:	2b06      	cmp	r3, #6
 8026a68:	d110      	bne.n	8026a8c <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8026a6a:	687b      	ldr	r3, [r7, #4]
 8026a6c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8026a70:	2208      	movs	r2, #8
 8026a72:	4619      	mov	r1, r3
 8026a74:	6a38      	ldr	r0, [r7, #32]
 8026a76:	f006 fd1b 	bl	802d4b0 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8026a7a:	697b      	ldr	r3, [r7, #20]
 8026a7c:	699a      	ldr	r2, [r3, #24]
 8026a7e:	69bb      	ldr	r3, [r7, #24]
 8026a80:	091b      	lsrs	r3, r3, #4
 8026a82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8026a86:	441a      	add	r2, r3
 8026a88:	697b      	ldr	r3, [r7, #20]
 8026a8a:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8026a8c:	687b      	ldr	r3, [r7, #4]
 8026a8e:	681b      	ldr	r3, [r3, #0]
 8026a90:	699a      	ldr	r2, [r3, #24]
 8026a92:	687b      	ldr	r3, [r7, #4]
 8026a94:	681b      	ldr	r3, [r3, #0]
 8026a96:	f042 0210 	orr.w	r2, r2, #16
 8026a9a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8026a9c:	687b      	ldr	r3, [r7, #4]
 8026a9e:	681b      	ldr	r3, [r3, #0]
 8026aa0:	4618      	mov	r0, r3
 8026aa2:	f006 fe6a 	bl	802d77a <USB_ReadInterrupts>
 8026aa6:	4603      	mov	r3, r0
 8026aa8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8026aac:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8026ab0:	d16e      	bne.n	8026b90 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8026ab2:	2300      	movs	r3, #0
 8026ab4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8026ab6:	687b      	ldr	r3, [r7, #4]
 8026ab8:	681b      	ldr	r3, [r3, #0]
 8026aba:	4618      	mov	r0, r3
 8026abc:	f006 fe70 	bl	802d7a0 <USB_ReadDevAllOutEpInterrupt>
 8026ac0:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8026ac2:	e062      	b.n	8026b8a <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8026ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026ac6:	f003 0301 	and.w	r3, r3, #1
 8026aca:	2b00      	cmp	r3, #0
 8026acc:	d057      	beq.n	8026b7e <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8026ace:	687b      	ldr	r3, [r7, #4]
 8026ad0:	681b      	ldr	r3, [r3, #0]
 8026ad2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8026ad4:	b2d2      	uxtb	r2, r2
 8026ad6:	4611      	mov	r1, r2
 8026ad8:	4618      	mov	r0, r3
 8026ada:	f006 fe95 	bl	802d808 <USB_ReadDevOutEPInterrupt>
 8026ade:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8026ae0:	693b      	ldr	r3, [r7, #16]
 8026ae2:	f003 0301 	and.w	r3, r3, #1
 8026ae6:	2b00      	cmp	r3, #0
 8026ae8:	d00c      	beq.n	8026b04 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8026aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026aec:	015a      	lsls	r2, r3, #5
 8026aee:	69fb      	ldr	r3, [r7, #28]
 8026af0:	4413      	add	r3, r2
 8026af2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8026af6:	461a      	mov	r2, r3
 8026af8:	2301      	movs	r3, #1
 8026afa:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8026afc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8026afe:	6878      	ldr	r0, [r7, #4]
 8026b00:	f000 fdb0 	bl	8027664 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8026b04:	693b      	ldr	r3, [r7, #16]
 8026b06:	f003 0308 	and.w	r3, r3, #8
 8026b0a:	2b00      	cmp	r3, #0
 8026b0c:	d00c      	beq.n	8026b28 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8026b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026b10:	015a      	lsls	r2, r3, #5
 8026b12:	69fb      	ldr	r3, [r7, #28]
 8026b14:	4413      	add	r3, r2
 8026b16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8026b1a:	461a      	mov	r2, r3
 8026b1c:	2308      	movs	r3, #8
 8026b1e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8026b20:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8026b22:	6878      	ldr	r0, [r7, #4]
 8026b24:	f000 feaa 	bl	802787c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8026b28:	693b      	ldr	r3, [r7, #16]
 8026b2a:	f003 0310 	and.w	r3, r3, #16
 8026b2e:	2b00      	cmp	r3, #0
 8026b30:	d008      	beq.n	8026b44 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8026b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026b34:	015a      	lsls	r2, r3, #5
 8026b36:	69fb      	ldr	r3, [r7, #28]
 8026b38:	4413      	add	r3, r2
 8026b3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8026b3e:	461a      	mov	r2, r3
 8026b40:	2310      	movs	r3, #16
 8026b42:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8026b44:	693b      	ldr	r3, [r7, #16]
 8026b46:	f003 0320 	and.w	r3, r3, #32
 8026b4a:	2b00      	cmp	r3, #0
 8026b4c:	d008      	beq.n	8026b60 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8026b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026b50:	015a      	lsls	r2, r3, #5
 8026b52:	69fb      	ldr	r3, [r7, #28]
 8026b54:	4413      	add	r3, r2
 8026b56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8026b5a:	461a      	mov	r2, r3
 8026b5c:	2320      	movs	r3, #32
 8026b5e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8026b60:	693b      	ldr	r3, [r7, #16]
 8026b62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8026b66:	2b00      	cmp	r3, #0
 8026b68:	d009      	beq.n	8026b7e <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8026b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026b6c:	015a      	lsls	r2, r3, #5
 8026b6e:	69fb      	ldr	r3, [r7, #28]
 8026b70:	4413      	add	r3, r2
 8026b72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8026b76:	461a      	mov	r2, r3
 8026b78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8026b7c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8026b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026b80:	3301      	adds	r3, #1
 8026b82:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8026b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026b86:	085b      	lsrs	r3, r3, #1
 8026b88:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8026b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026b8c:	2b00      	cmp	r3, #0
 8026b8e:	d199      	bne.n	8026ac4 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8026b90:	687b      	ldr	r3, [r7, #4]
 8026b92:	681b      	ldr	r3, [r3, #0]
 8026b94:	4618      	mov	r0, r3
 8026b96:	f006 fdf0 	bl	802d77a <USB_ReadInterrupts>
 8026b9a:	4603      	mov	r3, r0
 8026b9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8026ba0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8026ba4:	f040 80c0 	bne.w	8026d28 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8026ba8:	687b      	ldr	r3, [r7, #4]
 8026baa:	681b      	ldr	r3, [r3, #0]
 8026bac:	4618      	mov	r0, r3
 8026bae:	f006 fe11 	bl	802d7d4 <USB_ReadDevAllInEpInterrupt>
 8026bb2:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8026bb4:	2300      	movs	r3, #0
 8026bb6:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8026bb8:	e0b2      	b.n	8026d20 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8026bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026bbc:	f003 0301 	and.w	r3, r3, #1
 8026bc0:	2b00      	cmp	r3, #0
 8026bc2:	f000 80a7 	beq.w	8026d14 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8026bc6:	687b      	ldr	r3, [r7, #4]
 8026bc8:	681b      	ldr	r3, [r3, #0]
 8026bca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8026bcc:	b2d2      	uxtb	r2, r2
 8026bce:	4611      	mov	r1, r2
 8026bd0:	4618      	mov	r0, r3
 8026bd2:	f006 fe37 	bl	802d844 <USB_ReadDevInEPInterrupt>
 8026bd6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8026bd8:	693b      	ldr	r3, [r7, #16]
 8026bda:	f003 0301 	and.w	r3, r3, #1
 8026bde:	2b00      	cmp	r3, #0
 8026be0:	d057      	beq.n	8026c92 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8026be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026be4:	f003 030f 	and.w	r3, r3, #15
 8026be8:	2201      	movs	r2, #1
 8026bea:	fa02 f303 	lsl.w	r3, r2, r3
 8026bee:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8026bf0:	69fb      	ldr	r3, [r7, #28]
 8026bf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8026bf6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8026bf8:	68fb      	ldr	r3, [r7, #12]
 8026bfa:	43db      	mvns	r3, r3
 8026bfc:	69f9      	ldr	r1, [r7, #28]
 8026bfe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8026c02:	4013      	ands	r3, r2
 8026c04:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8026c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026c08:	015a      	lsls	r2, r3, #5
 8026c0a:	69fb      	ldr	r3, [r7, #28]
 8026c0c:	4413      	add	r3, r2
 8026c0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8026c12:	461a      	mov	r2, r3
 8026c14:	2301      	movs	r3, #1
 8026c16:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8026c18:	687b      	ldr	r3, [r7, #4]
 8026c1a:	691b      	ldr	r3, [r3, #16]
 8026c1c:	2b01      	cmp	r3, #1
 8026c1e:	d132      	bne.n	8026c86 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8026c20:	6879      	ldr	r1, [r7, #4]
 8026c22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8026c24:	4613      	mov	r3, r2
 8026c26:	00db      	lsls	r3, r3, #3
 8026c28:	1a9b      	subs	r3, r3, r2
 8026c2a:	009b      	lsls	r3, r3, #2
 8026c2c:	440b      	add	r3, r1
 8026c2e:	3348      	adds	r3, #72	; 0x48
 8026c30:	6819      	ldr	r1, [r3, #0]
 8026c32:	6878      	ldr	r0, [r7, #4]
 8026c34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8026c36:	4613      	mov	r3, r2
 8026c38:	00db      	lsls	r3, r3, #3
 8026c3a:	1a9b      	subs	r3, r3, r2
 8026c3c:	009b      	lsls	r3, r3, #2
 8026c3e:	4403      	add	r3, r0
 8026c40:	3344      	adds	r3, #68	; 0x44
 8026c42:	681b      	ldr	r3, [r3, #0]
 8026c44:	4419      	add	r1, r3
 8026c46:	6878      	ldr	r0, [r7, #4]
 8026c48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8026c4a:	4613      	mov	r3, r2
 8026c4c:	00db      	lsls	r3, r3, #3
 8026c4e:	1a9b      	subs	r3, r3, r2
 8026c50:	009b      	lsls	r3, r3, #2
 8026c52:	4403      	add	r3, r0
 8026c54:	3348      	adds	r3, #72	; 0x48
 8026c56:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8026c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026c5a:	2b00      	cmp	r3, #0
 8026c5c:	d113      	bne.n	8026c86 <HAL_PCD_IRQHandler+0x31c>
 8026c5e:	6879      	ldr	r1, [r7, #4]
 8026c60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8026c62:	4613      	mov	r3, r2
 8026c64:	00db      	lsls	r3, r3, #3
 8026c66:	1a9b      	subs	r3, r3, r2
 8026c68:	009b      	lsls	r3, r3, #2
 8026c6a:	440b      	add	r3, r1
 8026c6c:	3350      	adds	r3, #80	; 0x50
 8026c6e:	681b      	ldr	r3, [r3, #0]
 8026c70:	2b00      	cmp	r3, #0
 8026c72:	d108      	bne.n	8026c86 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8026c74:	687b      	ldr	r3, [r7, #4]
 8026c76:	6818      	ldr	r0, [r3, #0]
 8026c78:	687b      	ldr	r3, [r7, #4]
 8026c7a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8026c7e:	461a      	mov	r2, r3
 8026c80:	2101      	movs	r1, #1
 8026c82:	f006 fe3f 	bl	802d904 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8026c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026c88:	b2db      	uxtb	r3, r3
 8026c8a:	4619      	mov	r1, r3
 8026c8c:	6878      	ldr	r0, [r7, #4]
 8026c8e:	f00d f9f4 	bl	803407a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8026c92:	693b      	ldr	r3, [r7, #16]
 8026c94:	f003 0308 	and.w	r3, r3, #8
 8026c98:	2b00      	cmp	r3, #0
 8026c9a:	d008      	beq.n	8026cae <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8026c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026c9e:	015a      	lsls	r2, r3, #5
 8026ca0:	69fb      	ldr	r3, [r7, #28]
 8026ca2:	4413      	add	r3, r2
 8026ca4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8026ca8:	461a      	mov	r2, r3
 8026caa:	2308      	movs	r3, #8
 8026cac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8026cae:	693b      	ldr	r3, [r7, #16]
 8026cb0:	f003 0310 	and.w	r3, r3, #16
 8026cb4:	2b00      	cmp	r3, #0
 8026cb6:	d008      	beq.n	8026cca <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8026cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026cba:	015a      	lsls	r2, r3, #5
 8026cbc:	69fb      	ldr	r3, [r7, #28]
 8026cbe:	4413      	add	r3, r2
 8026cc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8026cc4:	461a      	mov	r2, r3
 8026cc6:	2310      	movs	r3, #16
 8026cc8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8026cca:	693b      	ldr	r3, [r7, #16]
 8026ccc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8026cd0:	2b00      	cmp	r3, #0
 8026cd2:	d008      	beq.n	8026ce6 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8026cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026cd6:	015a      	lsls	r2, r3, #5
 8026cd8:	69fb      	ldr	r3, [r7, #28]
 8026cda:	4413      	add	r3, r2
 8026cdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8026ce0:	461a      	mov	r2, r3
 8026ce2:	2340      	movs	r3, #64	; 0x40
 8026ce4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8026ce6:	693b      	ldr	r3, [r7, #16]
 8026ce8:	f003 0302 	and.w	r3, r3, #2
 8026cec:	2b00      	cmp	r3, #0
 8026cee:	d008      	beq.n	8026d02 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8026cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026cf2:	015a      	lsls	r2, r3, #5
 8026cf4:	69fb      	ldr	r3, [r7, #28]
 8026cf6:	4413      	add	r3, r2
 8026cf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8026cfc:	461a      	mov	r2, r3
 8026cfe:	2302      	movs	r3, #2
 8026d00:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8026d02:	693b      	ldr	r3, [r7, #16]
 8026d04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8026d08:	2b00      	cmp	r3, #0
 8026d0a:	d003      	beq.n	8026d14 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8026d0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8026d0e:	6878      	ldr	r0, [r7, #4]
 8026d10:	f000 fc1b 	bl	802754a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8026d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026d16:	3301      	adds	r3, #1
 8026d18:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8026d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026d1c:	085b      	lsrs	r3, r3, #1
 8026d1e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8026d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026d22:	2b00      	cmp	r3, #0
 8026d24:	f47f af49 	bne.w	8026bba <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8026d28:	687b      	ldr	r3, [r7, #4]
 8026d2a:	681b      	ldr	r3, [r3, #0]
 8026d2c:	4618      	mov	r0, r3
 8026d2e:	f006 fd24 	bl	802d77a <USB_ReadInterrupts>
 8026d32:	4603      	mov	r3, r0
 8026d34:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8026d38:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8026d3c:	d122      	bne.n	8026d84 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8026d3e:	69fb      	ldr	r3, [r7, #28]
 8026d40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8026d44:	685b      	ldr	r3, [r3, #4]
 8026d46:	69fa      	ldr	r2, [r7, #28]
 8026d48:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8026d4c:	f023 0301 	bic.w	r3, r3, #1
 8026d50:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8026d52:	687b      	ldr	r3, [r7, #4]
 8026d54:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8026d58:	2b01      	cmp	r3, #1
 8026d5a:	d108      	bne.n	8026d6e <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8026d5c:	687b      	ldr	r3, [r7, #4]
 8026d5e:	2200      	movs	r2, #0
 8026d60:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8026d64:	2100      	movs	r1, #0
 8026d66:	6878      	ldr	r0, [r7, #4]
 8026d68:	f000 fe26 	bl	80279b8 <HAL_PCDEx_LPM_Callback>
 8026d6c:	e002      	b.n	8026d74 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8026d6e:	6878      	ldr	r0, [r7, #4]
 8026d70:	f00d f9fa 	bl	8034168 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8026d74:	687b      	ldr	r3, [r7, #4]
 8026d76:	681b      	ldr	r3, [r3, #0]
 8026d78:	695a      	ldr	r2, [r3, #20]
 8026d7a:	687b      	ldr	r3, [r7, #4]
 8026d7c:	681b      	ldr	r3, [r3, #0]
 8026d7e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8026d82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8026d84:	687b      	ldr	r3, [r7, #4]
 8026d86:	681b      	ldr	r3, [r3, #0]
 8026d88:	4618      	mov	r0, r3
 8026d8a:	f006 fcf6 	bl	802d77a <USB_ReadInterrupts>
 8026d8e:	4603      	mov	r3, r0
 8026d90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8026d94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8026d98:	d112      	bne.n	8026dc0 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8026d9a:	69fb      	ldr	r3, [r7, #28]
 8026d9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8026da0:	689b      	ldr	r3, [r3, #8]
 8026da2:	f003 0301 	and.w	r3, r3, #1
 8026da6:	2b01      	cmp	r3, #1
 8026da8:	d102      	bne.n	8026db0 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8026daa:	6878      	ldr	r0, [r7, #4]
 8026dac:	f00d f9b6 	bl	803411c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8026db0:	687b      	ldr	r3, [r7, #4]
 8026db2:	681b      	ldr	r3, [r3, #0]
 8026db4:	695a      	ldr	r2, [r3, #20]
 8026db6:	687b      	ldr	r3, [r7, #4]
 8026db8:	681b      	ldr	r3, [r3, #0]
 8026dba:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8026dbe:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8026dc0:	687b      	ldr	r3, [r7, #4]
 8026dc2:	681b      	ldr	r3, [r3, #0]
 8026dc4:	4618      	mov	r0, r3
 8026dc6:	f006 fcd8 	bl	802d77a <USB_ReadInterrupts>
 8026dca:	4603      	mov	r3, r0
 8026dcc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8026dd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8026dd4:	f040 80c7 	bne.w	8026f66 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8026dd8:	69fb      	ldr	r3, [r7, #28]
 8026dda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8026dde:	685b      	ldr	r3, [r3, #4]
 8026de0:	69fa      	ldr	r2, [r7, #28]
 8026de2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8026de6:	f023 0301 	bic.w	r3, r3, #1
 8026dea:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8026dec:	687b      	ldr	r3, [r7, #4]
 8026dee:	681b      	ldr	r3, [r3, #0]
 8026df0:	2110      	movs	r1, #16
 8026df2:	4618      	mov	r0, r3
 8026df4:	f005 fda6 	bl	802c944 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8026df8:	2300      	movs	r3, #0
 8026dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8026dfc:	e056      	b.n	8026eac <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8026dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8026e00:	015a      	lsls	r2, r3, #5
 8026e02:	69fb      	ldr	r3, [r7, #28]
 8026e04:	4413      	add	r3, r2
 8026e06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8026e0a:	461a      	mov	r2, r3
 8026e0c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8026e10:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8026e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8026e14:	015a      	lsls	r2, r3, #5
 8026e16:	69fb      	ldr	r3, [r7, #28]
 8026e18:	4413      	add	r3, r2
 8026e1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8026e1e:	681b      	ldr	r3, [r3, #0]
 8026e20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8026e22:	0151      	lsls	r1, r2, #5
 8026e24:	69fa      	ldr	r2, [r7, #28]
 8026e26:	440a      	add	r2, r1
 8026e28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8026e2c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8026e30:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8026e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8026e34:	015a      	lsls	r2, r3, #5
 8026e36:	69fb      	ldr	r3, [r7, #28]
 8026e38:	4413      	add	r3, r2
 8026e3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8026e3e:	681b      	ldr	r3, [r3, #0]
 8026e40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8026e42:	0151      	lsls	r1, r2, #5
 8026e44:	69fa      	ldr	r2, [r7, #28]
 8026e46:	440a      	add	r2, r1
 8026e48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8026e4c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8026e50:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8026e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8026e54:	015a      	lsls	r2, r3, #5
 8026e56:	69fb      	ldr	r3, [r7, #28]
 8026e58:	4413      	add	r3, r2
 8026e5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8026e5e:	461a      	mov	r2, r3
 8026e60:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8026e64:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8026e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8026e68:	015a      	lsls	r2, r3, #5
 8026e6a:	69fb      	ldr	r3, [r7, #28]
 8026e6c:	4413      	add	r3, r2
 8026e6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8026e72:	681b      	ldr	r3, [r3, #0]
 8026e74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8026e76:	0151      	lsls	r1, r2, #5
 8026e78:	69fa      	ldr	r2, [r7, #28]
 8026e7a:	440a      	add	r2, r1
 8026e7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8026e80:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8026e84:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8026e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8026e88:	015a      	lsls	r2, r3, #5
 8026e8a:	69fb      	ldr	r3, [r7, #28]
 8026e8c:	4413      	add	r3, r2
 8026e8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8026e92:	681b      	ldr	r3, [r3, #0]
 8026e94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8026e96:	0151      	lsls	r1, r2, #5
 8026e98:	69fa      	ldr	r2, [r7, #28]
 8026e9a:	440a      	add	r2, r1
 8026e9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8026ea0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8026ea4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8026ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8026ea8:	3301      	adds	r3, #1
 8026eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8026eac:	687b      	ldr	r3, [r7, #4]
 8026eae:	685b      	ldr	r3, [r3, #4]
 8026eb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8026eb2:	429a      	cmp	r2, r3
 8026eb4:	d3a3      	bcc.n	8026dfe <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8026eb6:	69fb      	ldr	r3, [r7, #28]
 8026eb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8026ebc:	69db      	ldr	r3, [r3, #28]
 8026ebe:	69fa      	ldr	r2, [r7, #28]
 8026ec0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8026ec4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8026ec8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8026eca:	687b      	ldr	r3, [r7, #4]
 8026ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8026ece:	2b00      	cmp	r3, #0
 8026ed0:	d016      	beq.n	8026f00 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8026ed2:	69fb      	ldr	r3, [r7, #28]
 8026ed4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8026ed8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8026edc:	69fa      	ldr	r2, [r7, #28]
 8026ede:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8026ee2:	f043 030b 	orr.w	r3, r3, #11
 8026ee6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8026eea:	69fb      	ldr	r3, [r7, #28]
 8026eec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8026ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8026ef2:	69fa      	ldr	r2, [r7, #28]
 8026ef4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8026ef8:	f043 030b 	orr.w	r3, r3, #11
 8026efc:	6453      	str	r3, [r2, #68]	; 0x44
 8026efe:	e015      	b.n	8026f2c <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8026f00:	69fb      	ldr	r3, [r7, #28]
 8026f02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8026f06:	695b      	ldr	r3, [r3, #20]
 8026f08:	69fa      	ldr	r2, [r7, #28]
 8026f0a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8026f0e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8026f12:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8026f16:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8026f18:	69fb      	ldr	r3, [r7, #28]
 8026f1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8026f1e:	691b      	ldr	r3, [r3, #16]
 8026f20:	69fa      	ldr	r2, [r7, #28]
 8026f22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8026f26:	f043 030b 	orr.w	r3, r3, #11
 8026f2a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8026f2c:	69fb      	ldr	r3, [r7, #28]
 8026f2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8026f32:	681b      	ldr	r3, [r3, #0]
 8026f34:	69fa      	ldr	r2, [r7, #28]
 8026f36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8026f3a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8026f3e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8026f40:	687b      	ldr	r3, [r7, #4]
 8026f42:	6818      	ldr	r0, [r3, #0]
 8026f44:	687b      	ldr	r3, [r7, #4]
 8026f46:	691b      	ldr	r3, [r3, #16]
 8026f48:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8026f4a:	687b      	ldr	r3, [r7, #4]
 8026f4c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8026f50:	461a      	mov	r2, r3
 8026f52:	f006 fcd7 	bl	802d904 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8026f56:	687b      	ldr	r3, [r7, #4]
 8026f58:	681b      	ldr	r3, [r3, #0]
 8026f5a:	695a      	ldr	r2, [r3, #20]
 8026f5c:	687b      	ldr	r3, [r7, #4]
 8026f5e:	681b      	ldr	r3, [r3, #0]
 8026f60:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8026f64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8026f66:	687b      	ldr	r3, [r7, #4]
 8026f68:	681b      	ldr	r3, [r3, #0]
 8026f6a:	4618      	mov	r0, r3
 8026f6c:	f006 fc05 	bl	802d77a <USB_ReadInterrupts>
 8026f70:	4603      	mov	r3, r0
 8026f72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8026f76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8026f7a:	d124      	bne.n	8026fc6 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8026f7c:	687b      	ldr	r3, [r7, #4]
 8026f7e:	681b      	ldr	r3, [r3, #0]
 8026f80:	4618      	mov	r0, r3
 8026f82:	f006 fc9b 	bl	802d8bc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8026f86:	687b      	ldr	r3, [r7, #4]
 8026f88:	681b      	ldr	r3, [r3, #0]
 8026f8a:	4618      	mov	r0, r3
 8026f8c:	f005 fd3b 	bl	802ca06 <USB_GetDevSpeed>
 8026f90:	4603      	mov	r3, r0
 8026f92:	461a      	mov	r2, r3
 8026f94:	687b      	ldr	r3, [r7, #4]
 8026f96:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8026f98:	687b      	ldr	r3, [r7, #4]
 8026f9a:	681c      	ldr	r4, [r3, #0]
 8026f9c:	f001 f920 	bl	80281e0 <HAL_RCC_GetHCLKFreq>
 8026fa0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8026fa2:	687b      	ldr	r3, [r7, #4]
 8026fa4:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8026fa6:	b2db      	uxtb	r3, r3
 8026fa8:	461a      	mov	r2, r3
 8026faa:	4620      	mov	r0, r4
 8026fac:	f005 fa78 	bl	802c4a0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8026fb0:	6878      	ldr	r0, [r7, #4]
 8026fb2:	f00d f88a 	bl	80340ca <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8026fb6:	687b      	ldr	r3, [r7, #4]
 8026fb8:	681b      	ldr	r3, [r3, #0]
 8026fba:	695a      	ldr	r2, [r3, #20]
 8026fbc:	687b      	ldr	r3, [r7, #4]
 8026fbe:	681b      	ldr	r3, [r3, #0]
 8026fc0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8026fc4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8026fc6:	687b      	ldr	r3, [r7, #4]
 8026fc8:	681b      	ldr	r3, [r3, #0]
 8026fca:	4618      	mov	r0, r3
 8026fcc:	f006 fbd5 	bl	802d77a <USB_ReadInterrupts>
 8026fd0:	4603      	mov	r3, r0
 8026fd2:	f003 0308 	and.w	r3, r3, #8
 8026fd6:	2b08      	cmp	r3, #8
 8026fd8:	d10a      	bne.n	8026ff0 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8026fda:	6878      	ldr	r0, [r7, #4]
 8026fdc:	f00d f867 	bl	80340ae <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8026fe0:	687b      	ldr	r3, [r7, #4]
 8026fe2:	681b      	ldr	r3, [r3, #0]
 8026fe4:	695a      	ldr	r2, [r3, #20]
 8026fe6:	687b      	ldr	r3, [r7, #4]
 8026fe8:	681b      	ldr	r3, [r3, #0]
 8026fea:	f002 0208 	and.w	r2, r2, #8
 8026fee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8026ff0:	687b      	ldr	r3, [r7, #4]
 8026ff2:	681b      	ldr	r3, [r3, #0]
 8026ff4:	4618      	mov	r0, r3
 8026ff6:	f006 fbc0 	bl	802d77a <USB_ReadInterrupts>
 8026ffa:	4603      	mov	r3, r0
 8026ffc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8027000:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8027004:	d10f      	bne.n	8027026 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8027006:	2300      	movs	r3, #0
 8027008:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 802700a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802700c:	b2db      	uxtb	r3, r3
 802700e:	4619      	mov	r1, r3
 8027010:	6878      	ldr	r0, [r7, #4]
 8027012:	f00d f8c9 	bl	80341a8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8027016:	687b      	ldr	r3, [r7, #4]
 8027018:	681b      	ldr	r3, [r3, #0]
 802701a:	695a      	ldr	r2, [r3, #20]
 802701c:	687b      	ldr	r3, [r7, #4]
 802701e:	681b      	ldr	r3, [r3, #0]
 8027020:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8027024:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8027026:	687b      	ldr	r3, [r7, #4]
 8027028:	681b      	ldr	r3, [r3, #0]
 802702a:	4618      	mov	r0, r3
 802702c:	f006 fba5 	bl	802d77a <USB_ReadInterrupts>
 8027030:	4603      	mov	r3, r0
 8027032:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8027036:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 802703a:	d10f      	bne.n	802705c <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 802703c:	2300      	movs	r3, #0
 802703e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8027040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027042:	b2db      	uxtb	r3, r3
 8027044:	4619      	mov	r1, r3
 8027046:	6878      	ldr	r0, [r7, #4]
 8027048:	f00d f89c 	bl	8034184 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 802704c:	687b      	ldr	r3, [r7, #4]
 802704e:	681b      	ldr	r3, [r3, #0]
 8027050:	695a      	ldr	r2, [r3, #20]
 8027052:	687b      	ldr	r3, [r7, #4]
 8027054:	681b      	ldr	r3, [r3, #0]
 8027056:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 802705a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 802705c:	687b      	ldr	r3, [r7, #4]
 802705e:	681b      	ldr	r3, [r3, #0]
 8027060:	4618      	mov	r0, r3
 8027062:	f006 fb8a 	bl	802d77a <USB_ReadInterrupts>
 8027066:	4603      	mov	r3, r0
 8027068:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 802706c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8027070:	d10a      	bne.n	8027088 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8027072:	6878      	ldr	r0, [r7, #4]
 8027074:	f00d f8aa 	bl	80341cc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8027078:	687b      	ldr	r3, [r7, #4]
 802707a:	681b      	ldr	r3, [r3, #0]
 802707c:	695a      	ldr	r2, [r3, #20]
 802707e:	687b      	ldr	r3, [r7, #4]
 8027080:	681b      	ldr	r3, [r3, #0]
 8027082:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8027086:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8027088:	687b      	ldr	r3, [r7, #4]
 802708a:	681b      	ldr	r3, [r3, #0]
 802708c:	4618      	mov	r0, r3
 802708e:	f006 fb74 	bl	802d77a <USB_ReadInterrupts>
 8027092:	4603      	mov	r3, r0
 8027094:	f003 0304 	and.w	r3, r3, #4
 8027098:	2b04      	cmp	r3, #4
 802709a:	d115      	bne.n	80270c8 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 802709c:	687b      	ldr	r3, [r7, #4]
 802709e:	681b      	ldr	r3, [r3, #0]
 80270a0:	685b      	ldr	r3, [r3, #4]
 80270a2:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80270a4:	69bb      	ldr	r3, [r7, #24]
 80270a6:	f003 0304 	and.w	r3, r3, #4
 80270aa:	2b00      	cmp	r3, #0
 80270ac:	d002      	beq.n	80270b4 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80270ae:	6878      	ldr	r0, [r7, #4]
 80270b0:	f00d f89a 	bl	80341e8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80270b4:	687b      	ldr	r3, [r7, #4]
 80270b6:	681b      	ldr	r3, [r3, #0]
 80270b8:	6859      	ldr	r1, [r3, #4]
 80270ba:	687b      	ldr	r3, [r7, #4]
 80270bc:	681b      	ldr	r3, [r3, #0]
 80270be:	69ba      	ldr	r2, [r7, #24]
 80270c0:	430a      	orrs	r2, r1
 80270c2:	605a      	str	r2, [r3, #4]
 80270c4:	e000      	b.n	80270c8 <HAL_PCD_IRQHandler+0x75e>
      return;
 80270c6:	bf00      	nop
    }
  }
}
 80270c8:	3734      	adds	r7, #52	; 0x34
 80270ca:	46bd      	mov	sp, r7
 80270cc:	bd90      	pop	{r4, r7, pc}

080270ce <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80270ce:	b580      	push	{r7, lr}
 80270d0:	b082      	sub	sp, #8
 80270d2:	af00      	add	r7, sp, #0
 80270d4:	6078      	str	r0, [r7, #4]
 80270d6:	460b      	mov	r3, r1
 80270d8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80270da:	687b      	ldr	r3, [r7, #4]
 80270dc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80270e0:	2b01      	cmp	r3, #1
 80270e2:	d101      	bne.n	80270e8 <HAL_PCD_SetAddress+0x1a>
 80270e4:	2302      	movs	r3, #2
 80270e6:	e013      	b.n	8027110 <HAL_PCD_SetAddress+0x42>
 80270e8:	687b      	ldr	r3, [r7, #4]
 80270ea:	2201      	movs	r2, #1
 80270ec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80270f0:	687b      	ldr	r3, [r7, #4]
 80270f2:	78fa      	ldrb	r2, [r7, #3]
 80270f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80270f8:	687b      	ldr	r3, [r7, #4]
 80270fa:	681b      	ldr	r3, [r3, #0]
 80270fc:	78fa      	ldrb	r2, [r7, #3]
 80270fe:	4611      	mov	r1, r2
 8027100:	4618      	mov	r0, r3
 8027102:	f006 fad2 	bl	802d6aa <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8027106:	687b      	ldr	r3, [r7, #4]
 8027108:	2200      	movs	r2, #0
 802710a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 802710e:	2300      	movs	r3, #0
}
 8027110:	4618      	mov	r0, r3
 8027112:	3708      	adds	r7, #8
 8027114:	46bd      	mov	sp, r7
 8027116:	bd80      	pop	{r7, pc}

08027118 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8027118:	b580      	push	{r7, lr}
 802711a:	b084      	sub	sp, #16
 802711c:	af00      	add	r7, sp, #0
 802711e:	6078      	str	r0, [r7, #4]
 8027120:	4608      	mov	r0, r1
 8027122:	4611      	mov	r1, r2
 8027124:	461a      	mov	r2, r3
 8027126:	4603      	mov	r3, r0
 8027128:	70fb      	strb	r3, [r7, #3]
 802712a:	460b      	mov	r3, r1
 802712c:	803b      	strh	r3, [r7, #0]
 802712e:	4613      	mov	r3, r2
 8027130:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8027132:	2300      	movs	r3, #0
 8027134:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8027136:	f997 3003 	ldrsb.w	r3, [r7, #3]
 802713a:	2b00      	cmp	r3, #0
 802713c:	da0f      	bge.n	802715e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 802713e:	78fb      	ldrb	r3, [r7, #3]
 8027140:	f003 020f 	and.w	r2, r3, #15
 8027144:	4613      	mov	r3, r2
 8027146:	00db      	lsls	r3, r3, #3
 8027148:	1a9b      	subs	r3, r3, r2
 802714a:	009b      	lsls	r3, r3, #2
 802714c:	3338      	adds	r3, #56	; 0x38
 802714e:	687a      	ldr	r2, [r7, #4]
 8027150:	4413      	add	r3, r2
 8027152:	3304      	adds	r3, #4
 8027154:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8027156:	68fb      	ldr	r3, [r7, #12]
 8027158:	2201      	movs	r2, #1
 802715a:	705a      	strb	r2, [r3, #1]
 802715c:	e00f      	b.n	802717e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 802715e:	78fb      	ldrb	r3, [r7, #3]
 8027160:	f003 020f 	and.w	r2, r3, #15
 8027164:	4613      	mov	r3, r2
 8027166:	00db      	lsls	r3, r3, #3
 8027168:	1a9b      	subs	r3, r3, r2
 802716a:	009b      	lsls	r3, r3, #2
 802716c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8027170:	687a      	ldr	r2, [r7, #4]
 8027172:	4413      	add	r3, r2
 8027174:	3304      	adds	r3, #4
 8027176:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8027178:	68fb      	ldr	r3, [r7, #12]
 802717a:	2200      	movs	r2, #0
 802717c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 802717e:	78fb      	ldrb	r3, [r7, #3]
 8027180:	f003 030f 	and.w	r3, r3, #15
 8027184:	b2da      	uxtb	r2, r3
 8027186:	68fb      	ldr	r3, [r7, #12]
 8027188:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 802718a:	883a      	ldrh	r2, [r7, #0]
 802718c:	68fb      	ldr	r3, [r7, #12]
 802718e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8027190:	68fb      	ldr	r3, [r7, #12]
 8027192:	78ba      	ldrb	r2, [r7, #2]
 8027194:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8027196:	68fb      	ldr	r3, [r7, #12]
 8027198:	785b      	ldrb	r3, [r3, #1]
 802719a:	2b00      	cmp	r3, #0
 802719c:	d004      	beq.n	80271a8 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 802719e:	68fb      	ldr	r3, [r7, #12]
 80271a0:	781b      	ldrb	r3, [r3, #0]
 80271a2:	b29a      	uxth	r2, r3
 80271a4:	68fb      	ldr	r3, [r7, #12]
 80271a6:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80271a8:	78bb      	ldrb	r3, [r7, #2]
 80271aa:	2b02      	cmp	r3, #2
 80271ac:	d102      	bne.n	80271b4 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80271ae:	68fb      	ldr	r3, [r7, #12]
 80271b0:	2200      	movs	r2, #0
 80271b2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80271b4:	687b      	ldr	r3, [r7, #4]
 80271b6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80271ba:	2b01      	cmp	r3, #1
 80271bc:	d101      	bne.n	80271c2 <HAL_PCD_EP_Open+0xaa>
 80271be:	2302      	movs	r3, #2
 80271c0:	e00e      	b.n	80271e0 <HAL_PCD_EP_Open+0xc8>
 80271c2:	687b      	ldr	r3, [r7, #4]
 80271c4:	2201      	movs	r2, #1
 80271c6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80271ca:	687b      	ldr	r3, [r7, #4]
 80271cc:	681b      	ldr	r3, [r3, #0]
 80271ce:	68f9      	ldr	r1, [r7, #12]
 80271d0:	4618      	mov	r0, r3
 80271d2:	f005 fc3d 	bl	802ca50 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80271d6:	687b      	ldr	r3, [r7, #4]
 80271d8:	2200      	movs	r2, #0
 80271da:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80271de:	7afb      	ldrb	r3, [r7, #11]
}
 80271e0:	4618      	mov	r0, r3
 80271e2:	3710      	adds	r7, #16
 80271e4:	46bd      	mov	sp, r7
 80271e6:	bd80      	pop	{r7, pc}

080271e8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80271e8:	b580      	push	{r7, lr}
 80271ea:	b084      	sub	sp, #16
 80271ec:	af00      	add	r7, sp, #0
 80271ee:	6078      	str	r0, [r7, #4]
 80271f0:	460b      	mov	r3, r1
 80271f2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80271f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80271f8:	2b00      	cmp	r3, #0
 80271fa:	da0f      	bge.n	802721c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80271fc:	78fb      	ldrb	r3, [r7, #3]
 80271fe:	f003 020f 	and.w	r2, r3, #15
 8027202:	4613      	mov	r3, r2
 8027204:	00db      	lsls	r3, r3, #3
 8027206:	1a9b      	subs	r3, r3, r2
 8027208:	009b      	lsls	r3, r3, #2
 802720a:	3338      	adds	r3, #56	; 0x38
 802720c:	687a      	ldr	r2, [r7, #4]
 802720e:	4413      	add	r3, r2
 8027210:	3304      	adds	r3, #4
 8027212:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8027214:	68fb      	ldr	r3, [r7, #12]
 8027216:	2201      	movs	r2, #1
 8027218:	705a      	strb	r2, [r3, #1]
 802721a:	e00f      	b.n	802723c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 802721c:	78fb      	ldrb	r3, [r7, #3]
 802721e:	f003 020f 	and.w	r2, r3, #15
 8027222:	4613      	mov	r3, r2
 8027224:	00db      	lsls	r3, r3, #3
 8027226:	1a9b      	subs	r3, r3, r2
 8027228:	009b      	lsls	r3, r3, #2
 802722a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 802722e:	687a      	ldr	r2, [r7, #4]
 8027230:	4413      	add	r3, r2
 8027232:	3304      	adds	r3, #4
 8027234:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8027236:	68fb      	ldr	r3, [r7, #12]
 8027238:	2200      	movs	r2, #0
 802723a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 802723c:	78fb      	ldrb	r3, [r7, #3]
 802723e:	f003 030f 	and.w	r3, r3, #15
 8027242:	b2da      	uxtb	r2, r3
 8027244:	68fb      	ldr	r3, [r7, #12]
 8027246:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8027248:	687b      	ldr	r3, [r7, #4]
 802724a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 802724e:	2b01      	cmp	r3, #1
 8027250:	d101      	bne.n	8027256 <HAL_PCD_EP_Close+0x6e>
 8027252:	2302      	movs	r3, #2
 8027254:	e00e      	b.n	8027274 <HAL_PCD_EP_Close+0x8c>
 8027256:	687b      	ldr	r3, [r7, #4]
 8027258:	2201      	movs	r2, #1
 802725a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 802725e:	687b      	ldr	r3, [r7, #4]
 8027260:	681b      	ldr	r3, [r3, #0]
 8027262:	68f9      	ldr	r1, [r7, #12]
 8027264:	4618      	mov	r0, r3
 8027266:	f005 fc7b 	bl	802cb60 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 802726a:	687b      	ldr	r3, [r7, #4]
 802726c:	2200      	movs	r2, #0
 802726e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8027272:	2300      	movs	r3, #0
}
 8027274:	4618      	mov	r0, r3
 8027276:	3710      	adds	r7, #16
 8027278:	46bd      	mov	sp, r7
 802727a:	bd80      	pop	{r7, pc}

0802727c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 802727c:	b580      	push	{r7, lr}
 802727e:	b086      	sub	sp, #24
 8027280:	af00      	add	r7, sp, #0
 8027282:	60f8      	str	r0, [r7, #12]
 8027284:	607a      	str	r2, [r7, #4]
 8027286:	603b      	str	r3, [r7, #0]
 8027288:	460b      	mov	r3, r1
 802728a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 802728c:	7afb      	ldrb	r3, [r7, #11]
 802728e:	f003 020f 	and.w	r2, r3, #15
 8027292:	4613      	mov	r3, r2
 8027294:	00db      	lsls	r3, r3, #3
 8027296:	1a9b      	subs	r3, r3, r2
 8027298:	009b      	lsls	r3, r3, #2
 802729a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 802729e:	68fa      	ldr	r2, [r7, #12]
 80272a0:	4413      	add	r3, r2
 80272a2:	3304      	adds	r3, #4
 80272a4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80272a6:	697b      	ldr	r3, [r7, #20]
 80272a8:	687a      	ldr	r2, [r7, #4]
 80272aa:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80272ac:	697b      	ldr	r3, [r7, #20]
 80272ae:	683a      	ldr	r2, [r7, #0]
 80272b0:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80272b2:	697b      	ldr	r3, [r7, #20]
 80272b4:	2200      	movs	r2, #0
 80272b6:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80272b8:	697b      	ldr	r3, [r7, #20]
 80272ba:	2200      	movs	r2, #0
 80272bc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80272be:	7afb      	ldrb	r3, [r7, #11]
 80272c0:	f003 030f 	and.w	r3, r3, #15
 80272c4:	b2da      	uxtb	r2, r3
 80272c6:	697b      	ldr	r3, [r7, #20]
 80272c8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80272ca:	68fb      	ldr	r3, [r7, #12]
 80272cc:	691b      	ldr	r3, [r3, #16]
 80272ce:	2b01      	cmp	r3, #1
 80272d0:	d102      	bne.n	80272d8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80272d2:	687a      	ldr	r2, [r7, #4]
 80272d4:	697b      	ldr	r3, [r7, #20]
 80272d6:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80272d8:	7afb      	ldrb	r3, [r7, #11]
 80272da:	f003 030f 	and.w	r3, r3, #15
 80272de:	2b00      	cmp	r3, #0
 80272e0:	d109      	bne.n	80272f6 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80272e2:	68fb      	ldr	r3, [r7, #12]
 80272e4:	6818      	ldr	r0, [r3, #0]
 80272e6:	68fb      	ldr	r3, [r7, #12]
 80272e8:	691b      	ldr	r3, [r3, #16]
 80272ea:	b2db      	uxtb	r3, r3
 80272ec:	461a      	mov	r2, r3
 80272ee:	6979      	ldr	r1, [r7, #20]
 80272f0:	f005 ff56 	bl	802d1a0 <USB_EP0StartXfer>
 80272f4:	e008      	b.n	8027308 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80272f6:	68fb      	ldr	r3, [r7, #12]
 80272f8:	6818      	ldr	r0, [r3, #0]
 80272fa:	68fb      	ldr	r3, [r7, #12]
 80272fc:	691b      	ldr	r3, [r3, #16]
 80272fe:	b2db      	uxtb	r3, r3
 8027300:	461a      	mov	r2, r3
 8027302:	6979      	ldr	r1, [r7, #20]
 8027304:	f005 fd08 	bl	802cd18 <USB_EPStartXfer>
  }

  return HAL_OK;
 8027308:	2300      	movs	r3, #0
}
 802730a:	4618      	mov	r0, r3
 802730c:	3718      	adds	r7, #24
 802730e:	46bd      	mov	sp, r7
 8027310:	bd80      	pop	{r7, pc}

08027312 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8027312:	b480      	push	{r7}
 8027314:	b083      	sub	sp, #12
 8027316:	af00      	add	r7, sp, #0
 8027318:	6078      	str	r0, [r7, #4]
 802731a:	460b      	mov	r3, r1
 802731c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 802731e:	78fb      	ldrb	r3, [r7, #3]
 8027320:	f003 020f 	and.w	r2, r3, #15
 8027324:	6879      	ldr	r1, [r7, #4]
 8027326:	4613      	mov	r3, r2
 8027328:	00db      	lsls	r3, r3, #3
 802732a:	1a9b      	subs	r3, r3, r2
 802732c:	009b      	lsls	r3, r3, #2
 802732e:	440b      	add	r3, r1
 8027330:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8027334:	681b      	ldr	r3, [r3, #0]
}
 8027336:	4618      	mov	r0, r3
 8027338:	370c      	adds	r7, #12
 802733a:	46bd      	mov	sp, r7
 802733c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027340:	4770      	bx	lr

08027342 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8027342:	b580      	push	{r7, lr}
 8027344:	b086      	sub	sp, #24
 8027346:	af00      	add	r7, sp, #0
 8027348:	60f8      	str	r0, [r7, #12]
 802734a:	607a      	str	r2, [r7, #4]
 802734c:	603b      	str	r3, [r7, #0]
 802734e:	460b      	mov	r3, r1
 8027350:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8027352:	7afb      	ldrb	r3, [r7, #11]
 8027354:	f003 020f 	and.w	r2, r3, #15
 8027358:	4613      	mov	r3, r2
 802735a:	00db      	lsls	r3, r3, #3
 802735c:	1a9b      	subs	r3, r3, r2
 802735e:	009b      	lsls	r3, r3, #2
 8027360:	3338      	adds	r3, #56	; 0x38
 8027362:	68fa      	ldr	r2, [r7, #12]
 8027364:	4413      	add	r3, r2
 8027366:	3304      	adds	r3, #4
 8027368:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 802736a:	697b      	ldr	r3, [r7, #20]
 802736c:	687a      	ldr	r2, [r7, #4]
 802736e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8027370:	697b      	ldr	r3, [r7, #20]
 8027372:	683a      	ldr	r2, [r7, #0]
 8027374:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8027376:	697b      	ldr	r3, [r7, #20]
 8027378:	2200      	movs	r2, #0
 802737a:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 802737c:	697b      	ldr	r3, [r7, #20]
 802737e:	2201      	movs	r2, #1
 8027380:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8027382:	7afb      	ldrb	r3, [r7, #11]
 8027384:	f003 030f 	and.w	r3, r3, #15
 8027388:	b2da      	uxtb	r2, r3
 802738a:	697b      	ldr	r3, [r7, #20]
 802738c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 802738e:	68fb      	ldr	r3, [r7, #12]
 8027390:	691b      	ldr	r3, [r3, #16]
 8027392:	2b01      	cmp	r3, #1
 8027394:	d102      	bne.n	802739c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8027396:	687a      	ldr	r2, [r7, #4]
 8027398:	697b      	ldr	r3, [r7, #20]
 802739a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 802739c:	7afb      	ldrb	r3, [r7, #11]
 802739e:	f003 030f 	and.w	r3, r3, #15
 80273a2:	2b00      	cmp	r3, #0
 80273a4:	d109      	bne.n	80273ba <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80273a6:	68fb      	ldr	r3, [r7, #12]
 80273a8:	6818      	ldr	r0, [r3, #0]
 80273aa:	68fb      	ldr	r3, [r7, #12]
 80273ac:	691b      	ldr	r3, [r3, #16]
 80273ae:	b2db      	uxtb	r3, r3
 80273b0:	461a      	mov	r2, r3
 80273b2:	6979      	ldr	r1, [r7, #20]
 80273b4:	f005 fef4 	bl	802d1a0 <USB_EP0StartXfer>
 80273b8:	e008      	b.n	80273cc <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80273ba:	68fb      	ldr	r3, [r7, #12]
 80273bc:	6818      	ldr	r0, [r3, #0]
 80273be:	68fb      	ldr	r3, [r7, #12]
 80273c0:	691b      	ldr	r3, [r3, #16]
 80273c2:	b2db      	uxtb	r3, r3
 80273c4:	461a      	mov	r2, r3
 80273c6:	6979      	ldr	r1, [r7, #20]
 80273c8:	f005 fca6 	bl	802cd18 <USB_EPStartXfer>
  }

  return HAL_OK;
 80273cc:	2300      	movs	r3, #0
}
 80273ce:	4618      	mov	r0, r3
 80273d0:	3718      	adds	r7, #24
 80273d2:	46bd      	mov	sp, r7
 80273d4:	bd80      	pop	{r7, pc}

080273d6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80273d6:	b580      	push	{r7, lr}
 80273d8:	b084      	sub	sp, #16
 80273da:	af00      	add	r7, sp, #0
 80273dc:	6078      	str	r0, [r7, #4]
 80273de:	460b      	mov	r3, r1
 80273e0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80273e2:	78fb      	ldrb	r3, [r7, #3]
 80273e4:	f003 020f 	and.w	r2, r3, #15
 80273e8:	687b      	ldr	r3, [r7, #4]
 80273ea:	685b      	ldr	r3, [r3, #4]
 80273ec:	429a      	cmp	r2, r3
 80273ee:	d901      	bls.n	80273f4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80273f0:	2301      	movs	r3, #1
 80273f2:	e050      	b.n	8027496 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80273f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80273f8:	2b00      	cmp	r3, #0
 80273fa:	da0f      	bge.n	802741c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80273fc:	78fb      	ldrb	r3, [r7, #3]
 80273fe:	f003 020f 	and.w	r2, r3, #15
 8027402:	4613      	mov	r3, r2
 8027404:	00db      	lsls	r3, r3, #3
 8027406:	1a9b      	subs	r3, r3, r2
 8027408:	009b      	lsls	r3, r3, #2
 802740a:	3338      	adds	r3, #56	; 0x38
 802740c:	687a      	ldr	r2, [r7, #4]
 802740e:	4413      	add	r3, r2
 8027410:	3304      	adds	r3, #4
 8027412:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8027414:	68fb      	ldr	r3, [r7, #12]
 8027416:	2201      	movs	r2, #1
 8027418:	705a      	strb	r2, [r3, #1]
 802741a:	e00d      	b.n	8027438 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 802741c:	78fa      	ldrb	r2, [r7, #3]
 802741e:	4613      	mov	r3, r2
 8027420:	00db      	lsls	r3, r3, #3
 8027422:	1a9b      	subs	r3, r3, r2
 8027424:	009b      	lsls	r3, r3, #2
 8027426:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 802742a:	687a      	ldr	r2, [r7, #4]
 802742c:	4413      	add	r3, r2
 802742e:	3304      	adds	r3, #4
 8027430:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8027432:	68fb      	ldr	r3, [r7, #12]
 8027434:	2200      	movs	r2, #0
 8027436:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8027438:	68fb      	ldr	r3, [r7, #12]
 802743a:	2201      	movs	r2, #1
 802743c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 802743e:	78fb      	ldrb	r3, [r7, #3]
 8027440:	f003 030f 	and.w	r3, r3, #15
 8027444:	b2da      	uxtb	r2, r3
 8027446:	68fb      	ldr	r3, [r7, #12]
 8027448:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 802744a:	687b      	ldr	r3, [r7, #4]
 802744c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8027450:	2b01      	cmp	r3, #1
 8027452:	d101      	bne.n	8027458 <HAL_PCD_EP_SetStall+0x82>
 8027454:	2302      	movs	r3, #2
 8027456:	e01e      	b.n	8027496 <HAL_PCD_EP_SetStall+0xc0>
 8027458:	687b      	ldr	r3, [r7, #4]
 802745a:	2201      	movs	r2, #1
 802745c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8027460:	687b      	ldr	r3, [r7, #4]
 8027462:	681b      	ldr	r3, [r3, #0]
 8027464:	68f9      	ldr	r1, [r7, #12]
 8027466:	4618      	mov	r0, r3
 8027468:	f006 f84b 	bl	802d502 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 802746c:	78fb      	ldrb	r3, [r7, #3]
 802746e:	f003 030f 	and.w	r3, r3, #15
 8027472:	2b00      	cmp	r3, #0
 8027474:	d10a      	bne.n	802748c <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8027476:	687b      	ldr	r3, [r7, #4]
 8027478:	6818      	ldr	r0, [r3, #0]
 802747a:	687b      	ldr	r3, [r7, #4]
 802747c:	691b      	ldr	r3, [r3, #16]
 802747e:	b2d9      	uxtb	r1, r3
 8027480:	687b      	ldr	r3, [r7, #4]
 8027482:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8027486:	461a      	mov	r2, r3
 8027488:	f006 fa3c 	bl	802d904 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 802748c:	687b      	ldr	r3, [r7, #4]
 802748e:	2200      	movs	r2, #0
 8027490:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8027494:	2300      	movs	r3, #0
}
 8027496:	4618      	mov	r0, r3
 8027498:	3710      	adds	r7, #16
 802749a:	46bd      	mov	sp, r7
 802749c:	bd80      	pop	{r7, pc}

0802749e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 802749e:	b580      	push	{r7, lr}
 80274a0:	b084      	sub	sp, #16
 80274a2:	af00      	add	r7, sp, #0
 80274a4:	6078      	str	r0, [r7, #4]
 80274a6:	460b      	mov	r3, r1
 80274a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80274aa:	78fb      	ldrb	r3, [r7, #3]
 80274ac:	f003 020f 	and.w	r2, r3, #15
 80274b0:	687b      	ldr	r3, [r7, #4]
 80274b2:	685b      	ldr	r3, [r3, #4]
 80274b4:	429a      	cmp	r2, r3
 80274b6:	d901      	bls.n	80274bc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80274b8:	2301      	movs	r3, #1
 80274ba:	e042      	b.n	8027542 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80274bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80274c0:	2b00      	cmp	r3, #0
 80274c2:	da0f      	bge.n	80274e4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80274c4:	78fb      	ldrb	r3, [r7, #3]
 80274c6:	f003 020f 	and.w	r2, r3, #15
 80274ca:	4613      	mov	r3, r2
 80274cc:	00db      	lsls	r3, r3, #3
 80274ce:	1a9b      	subs	r3, r3, r2
 80274d0:	009b      	lsls	r3, r3, #2
 80274d2:	3338      	adds	r3, #56	; 0x38
 80274d4:	687a      	ldr	r2, [r7, #4]
 80274d6:	4413      	add	r3, r2
 80274d8:	3304      	adds	r3, #4
 80274da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80274dc:	68fb      	ldr	r3, [r7, #12]
 80274de:	2201      	movs	r2, #1
 80274e0:	705a      	strb	r2, [r3, #1]
 80274e2:	e00f      	b.n	8027504 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80274e4:	78fb      	ldrb	r3, [r7, #3]
 80274e6:	f003 020f 	and.w	r2, r3, #15
 80274ea:	4613      	mov	r3, r2
 80274ec:	00db      	lsls	r3, r3, #3
 80274ee:	1a9b      	subs	r3, r3, r2
 80274f0:	009b      	lsls	r3, r3, #2
 80274f2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80274f6:	687a      	ldr	r2, [r7, #4]
 80274f8:	4413      	add	r3, r2
 80274fa:	3304      	adds	r3, #4
 80274fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80274fe:	68fb      	ldr	r3, [r7, #12]
 8027500:	2200      	movs	r2, #0
 8027502:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8027504:	68fb      	ldr	r3, [r7, #12]
 8027506:	2200      	movs	r2, #0
 8027508:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 802750a:	78fb      	ldrb	r3, [r7, #3]
 802750c:	f003 030f 	and.w	r3, r3, #15
 8027510:	b2da      	uxtb	r2, r3
 8027512:	68fb      	ldr	r3, [r7, #12]
 8027514:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8027516:	687b      	ldr	r3, [r7, #4]
 8027518:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 802751c:	2b01      	cmp	r3, #1
 802751e:	d101      	bne.n	8027524 <HAL_PCD_EP_ClrStall+0x86>
 8027520:	2302      	movs	r3, #2
 8027522:	e00e      	b.n	8027542 <HAL_PCD_EP_ClrStall+0xa4>
 8027524:	687b      	ldr	r3, [r7, #4]
 8027526:	2201      	movs	r2, #1
 8027528:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 802752c:	687b      	ldr	r3, [r7, #4]
 802752e:	681b      	ldr	r3, [r3, #0]
 8027530:	68f9      	ldr	r1, [r7, #12]
 8027532:	4618      	mov	r0, r3
 8027534:	f006 f853 	bl	802d5de <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8027538:	687b      	ldr	r3, [r7, #4]
 802753a:	2200      	movs	r2, #0
 802753c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8027540:	2300      	movs	r3, #0
}
 8027542:	4618      	mov	r0, r3
 8027544:	3710      	adds	r7, #16
 8027546:	46bd      	mov	sp, r7
 8027548:	bd80      	pop	{r7, pc}

0802754a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 802754a:	b580      	push	{r7, lr}
 802754c:	b08a      	sub	sp, #40	; 0x28
 802754e:	af02      	add	r7, sp, #8
 8027550:	6078      	str	r0, [r7, #4]
 8027552:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8027554:	687b      	ldr	r3, [r7, #4]
 8027556:	681b      	ldr	r3, [r3, #0]
 8027558:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802755a:	697b      	ldr	r3, [r7, #20]
 802755c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 802755e:	683a      	ldr	r2, [r7, #0]
 8027560:	4613      	mov	r3, r2
 8027562:	00db      	lsls	r3, r3, #3
 8027564:	1a9b      	subs	r3, r3, r2
 8027566:	009b      	lsls	r3, r3, #2
 8027568:	3338      	adds	r3, #56	; 0x38
 802756a:	687a      	ldr	r2, [r7, #4]
 802756c:	4413      	add	r3, r2
 802756e:	3304      	adds	r3, #4
 8027570:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8027572:	68fb      	ldr	r3, [r7, #12]
 8027574:	699a      	ldr	r2, [r3, #24]
 8027576:	68fb      	ldr	r3, [r7, #12]
 8027578:	695b      	ldr	r3, [r3, #20]
 802757a:	429a      	cmp	r2, r3
 802757c:	d901      	bls.n	8027582 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 802757e:	2301      	movs	r3, #1
 8027580:	e06c      	b.n	802765c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8027582:	68fb      	ldr	r3, [r7, #12]
 8027584:	695a      	ldr	r2, [r3, #20]
 8027586:	68fb      	ldr	r3, [r7, #12]
 8027588:	699b      	ldr	r3, [r3, #24]
 802758a:	1ad3      	subs	r3, r2, r3
 802758c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 802758e:	68fb      	ldr	r3, [r7, #12]
 8027590:	689b      	ldr	r3, [r3, #8]
 8027592:	69fa      	ldr	r2, [r7, #28]
 8027594:	429a      	cmp	r2, r3
 8027596:	d902      	bls.n	802759e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8027598:	68fb      	ldr	r3, [r7, #12]
 802759a:	689b      	ldr	r3, [r3, #8]
 802759c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 802759e:	69fb      	ldr	r3, [r7, #28]
 80275a0:	3303      	adds	r3, #3
 80275a2:	089b      	lsrs	r3, r3, #2
 80275a4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80275a6:	e02b      	b.n	8027600 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80275a8:	68fb      	ldr	r3, [r7, #12]
 80275aa:	695a      	ldr	r2, [r3, #20]
 80275ac:	68fb      	ldr	r3, [r7, #12]
 80275ae:	699b      	ldr	r3, [r3, #24]
 80275b0:	1ad3      	subs	r3, r2, r3
 80275b2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80275b4:	68fb      	ldr	r3, [r7, #12]
 80275b6:	689b      	ldr	r3, [r3, #8]
 80275b8:	69fa      	ldr	r2, [r7, #28]
 80275ba:	429a      	cmp	r2, r3
 80275bc:	d902      	bls.n	80275c4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80275be:	68fb      	ldr	r3, [r7, #12]
 80275c0:	689b      	ldr	r3, [r3, #8]
 80275c2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80275c4:	69fb      	ldr	r3, [r7, #28]
 80275c6:	3303      	adds	r3, #3
 80275c8:	089b      	lsrs	r3, r3, #2
 80275ca:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80275cc:	68fb      	ldr	r3, [r7, #12]
 80275ce:	68d9      	ldr	r1, [r3, #12]
 80275d0:	683b      	ldr	r3, [r7, #0]
 80275d2:	b2da      	uxtb	r2, r3
 80275d4:	69fb      	ldr	r3, [r7, #28]
 80275d6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80275d8:	687b      	ldr	r3, [r7, #4]
 80275da:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80275dc:	b2db      	uxtb	r3, r3
 80275de:	9300      	str	r3, [sp, #0]
 80275e0:	4603      	mov	r3, r0
 80275e2:	6978      	ldr	r0, [r7, #20]
 80275e4:	f005 ff2f 	bl	802d446 <USB_WritePacket>

    ep->xfer_buff  += len;
 80275e8:	68fb      	ldr	r3, [r7, #12]
 80275ea:	68da      	ldr	r2, [r3, #12]
 80275ec:	69fb      	ldr	r3, [r7, #28]
 80275ee:	441a      	add	r2, r3
 80275f0:	68fb      	ldr	r3, [r7, #12]
 80275f2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80275f4:	68fb      	ldr	r3, [r7, #12]
 80275f6:	699a      	ldr	r2, [r3, #24]
 80275f8:	69fb      	ldr	r3, [r7, #28]
 80275fa:	441a      	add	r2, r3
 80275fc:	68fb      	ldr	r3, [r7, #12]
 80275fe:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8027600:	683b      	ldr	r3, [r7, #0]
 8027602:	015a      	lsls	r2, r3, #5
 8027604:	693b      	ldr	r3, [r7, #16]
 8027606:	4413      	add	r3, r2
 8027608:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802760c:	699b      	ldr	r3, [r3, #24]
 802760e:	b29b      	uxth	r3, r3
 8027610:	69ba      	ldr	r2, [r7, #24]
 8027612:	429a      	cmp	r2, r3
 8027614:	d809      	bhi.n	802762a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8027616:	68fb      	ldr	r3, [r7, #12]
 8027618:	699a      	ldr	r2, [r3, #24]
 802761a:	68fb      	ldr	r3, [r7, #12]
 802761c:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 802761e:	429a      	cmp	r2, r3
 8027620:	d203      	bcs.n	802762a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8027622:	68fb      	ldr	r3, [r7, #12]
 8027624:	695b      	ldr	r3, [r3, #20]
 8027626:	2b00      	cmp	r3, #0
 8027628:	d1be      	bne.n	80275a8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 802762a:	68fb      	ldr	r3, [r7, #12]
 802762c:	695a      	ldr	r2, [r3, #20]
 802762e:	68fb      	ldr	r3, [r7, #12]
 8027630:	699b      	ldr	r3, [r3, #24]
 8027632:	429a      	cmp	r2, r3
 8027634:	d811      	bhi.n	802765a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8027636:	683b      	ldr	r3, [r7, #0]
 8027638:	f003 030f 	and.w	r3, r3, #15
 802763c:	2201      	movs	r2, #1
 802763e:	fa02 f303 	lsl.w	r3, r2, r3
 8027642:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8027644:	693b      	ldr	r3, [r7, #16]
 8027646:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802764a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 802764c:	68bb      	ldr	r3, [r7, #8]
 802764e:	43db      	mvns	r3, r3
 8027650:	6939      	ldr	r1, [r7, #16]
 8027652:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8027656:	4013      	ands	r3, r2
 8027658:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 802765a:	2300      	movs	r3, #0
}
 802765c:	4618      	mov	r0, r3
 802765e:	3720      	adds	r7, #32
 8027660:	46bd      	mov	sp, r7
 8027662:	bd80      	pop	{r7, pc}

08027664 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8027664:	b580      	push	{r7, lr}
 8027666:	b086      	sub	sp, #24
 8027668:	af00      	add	r7, sp, #0
 802766a:	6078      	str	r0, [r7, #4]
 802766c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 802766e:	687b      	ldr	r3, [r7, #4]
 8027670:	681b      	ldr	r3, [r3, #0]
 8027672:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8027674:	697b      	ldr	r3, [r7, #20]
 8027676:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8027678:	697b      	ldr	r3, [r7, #20]
 802767a:	333c      	adds	r3, #60	; 0x3c
 802767c:	3304      	adds	r3, #4
 802767e:	681b      	ldr	r3, [r3, #0]
 8027680:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8027682:	683b      	ldr	r3, [r7, #0]
 8027684:	015a      	lsls	r2, r3, #5
 8027686:	693b      	ldr	r3, [r7, #16]
 8027688:	4413      	add	r3, r2
 802768a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802768e:	689b      	ldr	r3, [r3, #8]
 8027690:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8027692:	687b      	ldr	r3, [r7, #4]
 8027694:	691b      	ldr	r3, [r3, #16]
 8027696:	2b01      	cmp	r3, #1
 8027698:	f040 80a0 	bne.w	80277dc <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 802769c:	68bb      	ldr	r3, [r7, #8]
 802769e:	f003 0308 	and.w	r3, r3, #8
 80276a2:	2b00      	cmp	r3, #0
 80276a4:	d015      	beq.n	80276d2 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80276a6:	68fb      	ldr	r3, [r7, #12]
 80276a8:	4a72      	ldr	r2, [pc, #456]	; (8027874 <PCD_EP_OutXfrComplete_int+0x210>)
 80276aa:	4293      	cmp	r3, r2
 80276ac:	f240 80dd 	bls.w	802786a <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80276b0:	68bb      	ldr	r3, [r7, #8]
 80276b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80276b6:	2b00      	cmp	r3, #0
 80276b8:	f000 80d7 	beq.w	802786a <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80276bc:	683b      	ldr	r3, [r7, #0]
 80276be:	015a      	lsls	r2, r3, #5
 80276c0:	693b      	ldr	r3, [r7, #16]
 80276c2:	4413      	add	r3, r2
 80276c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80276c8:	461a      	mov	r2, r3
 80276ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80276ce:	6093      	str	r3, [r2, #8]
 80276d0:	e0cb      	b.n	802786a <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80276d2:	68bb      	ldr	r3, [r7, #8]
 80276d4:	f003 0320 	and.w	r3, r3, #32
 80276d8:	2b00      	cmp	r3, #0
 80276da:	d009      	beq.n	80276f0 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80276dc:	683b      	ldr	r3, [r7, #0]
 80276de:	015a      	lsls	r2, r3, #5
 80276e0:	693b      	ldr	r3, [r7, #16]
 80276e2:	4413      	add	r3, r2
 80276e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80276e8:	461a      	mov	r2, r3
 80276ea:	2320      	movs	r3, #32
 80276ec:	6093      	str	r3, [r2, #8]
 80276ee:	e0bc      	b.n	802786a <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80276f0:	68bb      	ldr	r3, [r7, #8]
 80276f2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80276f6:	2b00      	cmp	r3, #0
 80276f8:	f040 80b7 	bne.w	802786a <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80276fc:	68fb      	ldr	r3, [r7, #12]
 80276fe:	4a5d      	ldr	r2, [pc, #372]	; (8027874 <PCD_EP_OutXfrComplete_int+0x210>)
 8027700:	4293      	cmp	r3, r2
 8027702:	d90f      	bls.n	8027724 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8027704:	68bb      	ldr	r3, [r7, #8]
 8027706:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 802770a:	2b00      	cmp	r3, #0
 802770c:	d00a      	beq.n	8027724 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 802770e:	683b      	ldr	r3, [r7, #0]
 8027710:	015a      	lsls	r2, r3, #5
 8027712:	693b      	ldr	r3, [r7, #16]
 8027714:	4413      	add	r3, r2
 8027716:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802771a:	461a      	mov	r2, r3
 802771c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8027720:	6093      	str	r3, [r2, #8]
 8027722:	e0a2      	b.n	802786a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8027724:	6879      	ldr	r1, [r7, #4]
 8027726:	683a      	ldr	r2, [r7, #0]
 8027728:	4613      	mov	r3, r2
 802772a:	00db      	lsls	r3, r3, #3
 802772c:	1a9b      	subs	r3, r3, r2
 802772e:	009b      	lsls	r3, r3, #2
 8027730:	440b      	add	r3, r1
 8027732:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8027736:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8027738:	683b      	ldr	r3, [r7, #0]
 802773a:	0159      	lsls	r1, r3, #5
 802773c:	693b      	ldr	r3, [r7, #16]
 802773e:	440b      	add	r3, r1
 8027740:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8027744:	691b      	ldr	r3, [r3, #16]
 8027746:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 802774a:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 802774c:	6878      	ldr	r0, [r7, #4]
 802774e:	683a      	ldr	r2, [r7, #0]
 8027750:	4613      	mov	r3, r2
 8027752:	00db      	lsls	r3, r3, #3
 8027754:	1a9b      	subs	r3, r3, r2
 8027756:	009b      	lsls	r3, r3, #2
 8027758:	4403      	add	r3, r0
 802775a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 802775e:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8027760:	6879      	ldr	r1, [r7, #4]
 8027762:	683a      	ldr	r2, [r7, #0]
 8027764:	4613      	mov	r3, r2
 8027766:	00db      	lsls	r3, r3, #3
 8027768:	1a9b      	subs	r3, r3, r2
 802776a:	009b      	lsls	r3, r3, #2
 802776c:	440b      	add	r3, r1
 802776e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8027772:	6819      	ldr	r1, [r3, #0]
 8027774:	6878      	ldr	r0, [r7, #4]
 8027776:	683a      	ldr	r2, [r7, #0]
 8027778:	4613      	mov	r3, r2
 802777a:	00db      	lsls	r3, r3, #3
 802777c:	1a9b      	subs	r3, r3, r2
 802777e:	009b      	lsls	r3, r3, #2
 8027780:	4403      	add	r3, r0
 8027782:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8027786:	681b      	ldr	r3, [r3, #0]
 8027788:	4419      	add	r1, r3
 802778a:	6878      	ldr	r0, [r7, #4]
 802778c:	683a      	ldr	r2, [r7, #0]
 802778e:	4613      	mov	r3, r2
 8027790:	00db      	lsls	r3, r3, #3
 8027792:	1a9b      	subs	r3, r3, r2
 8027794:	009b      	lsls	r3, r3, #2
 8027796:	4403      	add	r3, r0
 8027798:	f503 7302 	add.w	r3, r3, #520	; 0x208
 802779c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 802779e:	683b      	ldr	r3, [r7, #0]
 80277a0:	2b00      	cmp	r3, #0
 80277a2:	d114      	bne.n	80277ce <PCD_EP_OutXfrComplete_int+0x16a>
 80277a4:	6879      	ldr	r1, [r7, #4]
 80277a6:	683a      	ldr	r2, [r7, #0]
 80277a8:	4613      	mov	r3, r2
 80277aa:	00db      	lsls	r3, r3, #3
 80277ac:	1a9b      	subs	r3, r3, r2
 80277ae:	009b      	lsls	r3, r3, #2
 80277b0:	440b      	add	r3, r1
 80277b2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80277b6:	681b      	ldr	r3, [r3, #0]
 80277b8:	2b00      	cmp	r3, #0
 80277ba:	d108      	bne.n	80277ce <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80277bc:	687b      	ldr	r3, [r7, #4]
 80277be:	6818      	ldr	r0, [r3, #0]
 80277c0:	687b      	ldr	r3, [r7, #4]
 80277c2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80277c6:	461a      	mov	r2, r3
 80277c8:	2101      	movs	r1, #1
 80277ca:	f006 f89b 	bl	802d904 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80277ce:	683b      	ldr	r3, [r7, #0]
 80277d0:	b2db      	uxtb	r3, r3
 80277d2:	4619      	mov	r1, r3
 80277d4:	6878      	ldr	r0, [r7, #4]
 80277d6:	f00c fc35 	bl	8034044 <HAL_PCD_DataOutStageCallback>
 80277da:	e046      	b.n	802786a <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80277dc:	68fb      	ldr	r3, [r7, #12]
 80277de:	4a26      	ldr	r2, [pc, #152]	; (8027878 <PCD_EP_OutXfrComplete_int+0x214>)
 80277e0:	4293      	cmp	r3, r2
 80277e2:	d124      	bne.n	802782e <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80277e4:	68bb      	ldr	r3, [r7, #8]
 80277e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80277ea:	2b00      	cmp	r3, #0
 80277ec:	d00a      	beq.n	8027804 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80277ee:	683b      	ldr	r3, [r7, #0]
 80277f0:	015a      	lsls	r2, r3, #5
 80277f2:	693b      	ldr	r3, [r7, #16]
 80277f4:	4413      	add	r3, r2
 80277f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80277fa:	461a      	mov	r2, r3
 80277fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8027800:	6093      	str	r3, [r2, #8]
 8027802:	e032      	b.n	802786a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8027804:	68bb      	ldr	r3, [r7, #8]
 8027806:	f003 0320 	and.w	r3, r3, #32
 802780a:	2b00      	cmp	r3, #0
 802780c:	d008      	beq.n	8027820 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 802780e:	683b      	ldr	r3, [r7, #0]
 8027810:	015a      	lsls	r2, r3, #5
 8027812:	693b      	ldr	r3, [r7, #16]
 8027814:	4413      	add	r3, r2
 8027816:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802781a:	461a      	mov	r2, r3
 802781c:	2320      	movs	r3, #32
 802781e:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8027820:	683b      	ldr	r3, [r7, #0]
 8027822:	b2db      	uxtb	r3, r3
 8027824:	4619      	mov	r1, r3
 8027826:	6878      	ldr	r0, [r7, #4]
 8027828:	f00c fc0c 	bl	8034044 <HAL_PCD_DataOutStageCallback>
 802782c:	e01d      	b.n	802786a <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 802782e:	683b      	ldr	r3, [r7, #0]
 8027830:	2b00      	cmp	r3, #0
 8027832:	d114      	bne.n	802785e <PCD_EP_OutXfrComplete_int+0x1fa>
 8027834:	6879      	ldr	r1, [r7, #4]
 8027836:	683a      	ldr	r2, [r7, #0]
 8027838:	4613      	mov	r3, r2
 802783a:	00db      	lsls	r3, r3, #3
 802783c:	1a9b      	subs	r3, r3, r2
 802783e:	009b      	lsls	r3, r3, #2
 8027840:	440b      	add	r3, r1
 8027842:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8027846:	681b      	ldr	r3, [r3, #0]
 8027848:	2b00      	cmp	r3, #0
 802784a:	d108      	bne.n	802785e <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 802784c:	687b      	ldr	r3, [r7, #4]
 802784e:	6818      	ldr	r0, [r3, #0]
 8027850:	687b      	ldr	r3, [r7, #4]
 8027852:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8027856:	461a      	mov	r2, r3
 8027858:	2100      	movs	r1, #0
 802785a:	f006 f853 	bl	802d904 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 802785e:	683b      	ldr	r3, [r7, #0]
 8027860:	b2db      	uxtb	r3, r3
 8027862:	4619      	mov	r1, r3
 8027864:	6878      	ldr	r0, [r7, #4]
 8027866:	f00c fbed 	bl	8034044 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 802786a:	2300      	movs	r3, #0
}
 802786c:	4618      	mov	r0, r3
 802786e:	3718      	adds	r7, #24
 8027870:	46bd      	mov	sp, r7
 8027872:	bd80      	pop	{r7, pc}
 8027874:	4f54300a 	.word	0x4f54300a
 8027878:	4f54310a 	.word	0x4f54310a

0802787c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 802787c:	b580      	push	{r7, lr}
 802787e:	b086      	sub	sp, #24
 8027880:	af00      	add	r7, sp, #0
 8027882:	6078      	str	r0, [r7, #4]
 8027884:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8027886:	687b      	ldr	r3, [r7, #4]
 8027888:	681b      	ldr	r3, [r3, #0]
 802788a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802788c:	697b      	ldr	r3, [r7, #20]
 802788e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8027890:	697b      	ldr	r3, [r7, #20]
 8027892:	333c      	adds	r3, #60	; 0x3c
 8027894:	3304      	adds	r3, #4
 8027896:	681b      	ldr	r3, [r3, #0]
 8027898:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 802789a:	683b      	ldr	r3, [r7, #0]
 802789c:	015a      	lsls	r2, r3, #5
 802789e:	693b      	ldr	r3, [r7, #16]
 80278a0:	4413      	add	r3, r2
 80278a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80278a6:	689b      	ldr	r3, [r3, #8]
 80278a8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80278aa:	68fb      	ldr	r3, [r7, #12]
 80278ac:	4a15      	ldr	r2, [pc, #84]	; (8027904 <PCD_EP_OutSetupPacket_int+0x88>)
 80278ae:	4293      	cmp	r3, r2
 80278b0:	d90e      	bls.n	80278d0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80278b2:	68bb      	ldr	r3, [r7, #8]
 80278b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80278b8:	2b00      	cmp	r3, #0
 80278ba:	d009      	beq.n	80278d0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80278bc:	683b      	ldr	r3, [r7, #0]
 80278be:	015a      	lsls	r2, r3, #5
 80278c0:	693b      	ldr	r3, [r7, #16]
 80278c2:	4413      	add	r3, r2
 80278c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80278c8:	461a      	mov	r2, r3
 80278ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80278ce:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80278d0:	6878      	ldr	r0, [r7, #4]
 80278d2:	f00c fba5 	bl	8034020 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80278d6:	68fb      	ldr	r3, [r7, #12]
 80278d8:	4a0a      	ldr	r2, [pc, #40]	; (8027904 <PCD_EP_OutSetupPacket_int+0x88>)
 80278da:	4293      	cmp	r3, r2
 80278dc:	d90c      	bls.n	80278f8 <PCD_EP_OutSetupPacket_int+0x7c>
 80278de:	687b      	ldr	r3, [r7, #4]
 80278e0:	691b      	ldr	r3, [r3, #16]
 80278e2:	2b01      	cmp	r3, #1
 80278e4:	d108      	bne.n	80278f8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80278e6:	687b      	ldr	r3, [r7, #4]
 80278e8:	6818      	ldr	r0, [r3, #0]
 80278ea:	687b      	ldr	r3, [r7, #4]
 80278ec:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80278f0:	461a      	mov	r2, r3
 80278f2:	2101      	movs	r1, #1
 80278f4:	f006 f806 	bl	802d904 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80278f8:	2300      	movs	r3, #0
}
 80278fa:	4618      	mov	r0, r3
 80278fc:	3718      	adds	r7, #24
 80278fe:	46bd      	mov	sp, r7
 8027900:	bd80      	pop	{r7, pc}
 8027902:	bf00      	nop
 8027904:	4f54300a 	.word	0x4f54300a

08027908 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8027908:	b480      	push	{r7}
 802790a:	b085      	sub	sp, #20
 802790c:	af00      	add	r7, sp, #0
 802790e:	6078      	str	r0, [r7, #4]
 8027910:	460b      	mov	r3, r1
 8027912:	70fb      	strb	r3, [r7, #3]
 8027914:	4613      	mov	r3, r2
 8027916:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8027918:	687b      	ldr	r3, [r7, #4]
 802791a:	681b      	ldr	r3, [r3, #0]
 802791c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802791e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8027920:	78fb      	ldrb	r3, [r7, #3]
 8027922:	2b00      	cmp	r3, #0
 8027924:	d107      	bne.n	8027936 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8027926:	883b      	ldrh	r3, [r7, #0]
 8027928:	0419      	lsls	r1, r3, #16
 802792a:	687b      	ldr	r3, [r7, #4]
 802792c:	681b      	ldr	r3, [r3, #0]
 802792e:	68ba      	ldr	r2, [r7, #8]
 8027930:	430a      	orrs	r2, r1
 8027932:	629a      	str	r2, [r3, #40]	; 0x28
 8027934:	e028      	b.n	8027988 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8027936:	687b      	ldr	r3, [r7, #4]
 8027938:	681b      	ldr	r3, [r3, #0]
 802793a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802793c:	0c1b      	lsrs	r3, r3, #16
 802793e:	68ba      	ldr	r2, [r7, #8]
 8027940:	4413      	add	r3, r2
 8027942:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8027944:	2300      	movs	r3, #0
 8027946:	73fb      	strb	r3, [r7, #15]
 8027948:	e00d      	b.n	8027966 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 802794a:	687b      	ldr	r3, [r7, #4]
 802794c:	681a      	ldr	r2, [r3, #0]
 802794e:	7bfb      	ldrb	r3, [r7, #15]
 8027950:	3340      	adds	r3, #64	; 0x40
 8027952:	009b      	lsls	r3, r3, #2
 8027954:	4413      	add	r3, r2
 8027956:	685b      	ldr	r3, [r3, #4]
 8027958:	0c1b      	lsrs	r3, r3, #16
 802795a:	68ba      	ldr	r2, [r7, #8]
 802795c:	4413      	add	r3, r2
 802795e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8027960:	7bfb      	ldrb	r3, [r7, #15]
 8027962:	3301      	adds	r3, #1
 8027964:	73fb      	strb	r3, [r7, #15]
 8027966:	7bfa      	ldrb	r2, [r7, #15]
 8027968:	78fb      	ldrb	r3, [r7, #3]
 802796a:	3b01      	subs	r3, #1
 802796c:	429a      	cmp	r2, r3
 802796e:	d3ec      	bcc.n	802794a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8027970:	883b      	ldrh	r3, [r7, #0]
 8027972:	0418      	lsls	r0, r3, #16
 8027974:	687b      	ldr	r3, [r7, #4]
 8027976:	6819      	ldr	r1, [r3, #0]
 8027978:	78fb      	ldrb	r3, [r7, #3]
 802797a:	3b01      	subs	r3, #1
 802797c:	68ba      	ldr	r2, [r7, #8]
 802797e:	4302      	orrs	r2, r0
 8027980:	3340      	adds	r3, #64	; 0x40
 8027982:	009b      	lsls	r3, r3, #2
 8027984:	440b      	add	r3, r1
 8027986:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8027988:	2300      	movs	r3, #0
}
 802798a:	4618      	mov	r0, r3
 802798c:	3714      	adds	r7, #20
 802798e:	46bd      	mov	sp, r7
 8027990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027994:	4770      	bx	lr

08027996 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8027996:	b480      	push	{r7}
 8027998:	b083      	sub	sp, #12
 802799a:	af00      	add	r7, sp, #0
 802799c:	6078      	str	r0, [r7, #4]
 802799e:	460b      	mov	r3, r1
 80279a0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80279a2:	687b      	ldr	r3, [r7, #4]
 80279a4:	681b      	ldr	r3, [r3, #0]
 80279a6:	887a      	ldrh	r2, [r7, #2]
 80279a8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80279aa:	2300      	movs	r3, #0
}
 80279ac:	4618      	mov	r0, r3
 80279ae:	370c      	adds	r7, #12
 80279b0:	46bd      	mov	sp, r7
 80279b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80279b6:	4770      	bx	lr

080279b8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80279b8:	b480      	push	{r7}
 80279ba:	b083      	sub	sp, #12
 80279bc:	af00      	add	r7, sp, #0
 80279be:	6078      	str	r0, [r7, #4]
 80279c0:	460b      	mov	r3, r1
 80279c2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80279c4:	bf00      	nop
 80279c6:	370c      	adds	r7, #12
 80279c8:	46bd      	mov	sp, r7
 80279ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80279ce:	4770      	bx	lr

080279d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80279d0:	b580      	push	{r7, lr}
 80279d2:	b086      	sub	sp, #24
 80279d4:	af00      	add	r7, sp, #0
 80279d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80279d8:	687b      	ldr	r3, [r7, #4]
 80279da:	2b00      	cmp	r3, #0
 80279dc:	d101      	bne.n	80279e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80279de:	2301      	movs	r3, #1
 80279e0:	e25b      	b.n	8027e9a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80279e2:	687b      	ldr	r3, [r7, #4]
 80279e4:	681b      	ldr	r3, [r3, #0]
 80279e6:	f003 0301 	and.w	r3, r3, #1
 80279ea:	2b00      	cmp	r3, #0
 80279ec:	d075      	beq.n	8027ada <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80279ee:	4ba3      	ldr	r3, [pc, #652]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 80279f0:	689b      	ldr	r3, [r3, #8]
 80279f2:	f003 030c 	and.w	r3, r3, #12
 80279f6:	2b04      	cmp	r3, #4
 80279f8:	d00c      	beq.n	8027a14 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80279fa:	4ba0      	ldr	r3, [pc, #640]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 80279fc:	689b      	ldr	r3, [r3, #8]
 80279fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8027a02:	2b08      	cmp	r3, #8
 8027a04:	d112      	bne.n	8027a2c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8027a06:	4b9d      	ldr	r3, [pc, #628]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027a08:	685b      	ldr	r3, [r3, #4]
 8027a0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8027a0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8027a12:	d10b      	bne.n	8027a2c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8027a14:	4b99      	ldr	r3, [pc, #612]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027a16:	681b      	ldr	r3, [r3, #0]
 8027a18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8027a1c:	2b00      	cmp	r3, #0
 8027a1e:	d05b      	beq.n	8027ad8 <HAL_RCC_OscConfig+0x108>
 8027a20:	687b      	ldr	r3, [r7, #4]
 8027a22:	685b      	ldr	r3, [r3, #4]
 8027a24:	2b00      	cmp	r3, #0
 8027a26:	d157      	bne.n	8027ad8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8027a28:	2301      	movs	r3, #1
 8027a2a:	e236      	b.n	8027e9a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8027a2c:	687b      	ldr	r3, [r7, #4]
 8027a2e:	685b      	ldr	r3, [r3, #4]
 8027a30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8027a34:	d106      	bne.n	8027a44 <HAL_RCC_OscConfig+0x74>
 8027a36:	4b91      	ldr	r3, [pc, #580]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027a38:	681b      	ldr	r3, [r3, #0]
 8027a3a:	4a90      	ldr	r2, [pc, #576]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027a3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8027a40:	6013      	str	r3, [r2, #0]
 8027a42:	e01d      	b.n	8027a80 <HAL_RCC_OscConfig+0xb0>
 8027a44:	687b      	ldr	r3, [r7, #4]
 8027a46:	685b      	ldr	r3, [r3, #4]
 8027a48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8027a4c:	d10c      	bne.n	8027a68 <HAL_RCC_OscConfig+0x98>
 8027a4e:	4b8b      	ldr	r3, [pc, #556]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027a50:	681b      	ldr	r3, [r3, #0]
 8027a52:	4a8a      	ldr	r2, [pc, #552]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027a54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8027a58:	6013      	str	r3, [r2, #0]
 8027a5a:	4b88      	ldr	r3, [pc, #544]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027a5c:	681b      	ldr	r3, [r3, #0]
 8027a5e:	4a87      	ldr	r2, [pc, #540]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027a60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8027a64:	6013      	str	r3, [r2, #0]
 8027a66:	e00b      	b.n	8027a80 <HAL_RCC_OscConfig+0xb0>
 8027a68:	4b84      	ldr	r3, [pc, #528]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027a6a:	681b      	ldr	r3, [r3, #0]
 8027a6c:	4a83      	ldr	r2, [pc, #524]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027a6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8027a72:	6013      	str	r3, [r2, #0]
 8027a74:	4b81      	ldr	r3, [pc, #516]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027a76:	681b      	ldr	r3, [r3, #0]
 8027a78:	4a80      	ldr	r2, [pc, #512]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027a7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8027a7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8027a80:	687b      	ldr	r3, [r7, #4]
 8027a82:	685b      	ldr	r3, [r3, #4]
 8027a84:	2b00      	cmp	r3, #0
 8027a86:	d013      	beq.n	8027ab0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8027a88:	f7fb fcbc 	bl	8023404 <HAL_GetTick>
 8027a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8027a8e:	e008      	b.n	8027aa2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8027a90:	f7fb fcb8 	bl	8023404 <HAL_GetTick>
 8027a94:	4602      	mov	r2, r0
 8027a96:	693b      	ldr	r3, [r7, #16]
 8027a98:	1ad3      	subs	r3, r2, r3
 8027a9a:	2b64      	cmp	r3, #100	; 0x64
 8027a9c:	d901      	bls.n	8027aa2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8027a9e:	2303      	movs	r3, #3
 8027aa0:	e1fb      	b.n	8027e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8027aa2:	4b76      	ldr	r3, [pc, #472]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027aa4:	681b      	ldr	r3, [r3, #0]
 8027aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8027aaa:	2b00      	cmp	r3, #0
 8027aac:	d0f0      	beq.n	8027a90 <HAL_RCC_OscConfig+0xc0>
 8027aae:	e014      	b.n	8027ada <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8027ab0:	f7fb fca8 	bl	8023404 <HAL_GetTick>
 8027ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8027ab6:	e008      	b.n	8027aca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8027ab8:	f7fb fca4 	bl	8023404 <HAL_GetTick>
 8027abc:	4602      	mov	r2, r0
 8027abe:	693b      	ldr	r3, [r7, #16]
 8027ac0:	1ad3      	subs	r3, r2, r3
 8027ac2:	2b64      	cmp	r3, #100	; 0x64
 8027ac4:	d901      	bls.n	8027aca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8027ac6:	2303      	movs	r3, #3
 8027ac8:	e1e7      	b.n	8027e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8027aca:	4b6c      	ldr	r3, [pc, #432]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027acc:	681b      	ldr	r3, [r3, #0]
 8027ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8027ad2:	2b00      	cmp	r3, #0
 8027ad4:	d1f0      	bne.n	8027ab8 <HAL_RCC_OscConfig+0xe8>
 8027ad6:	e000      	b.n	8027ada <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8027ad8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8027ada:	687b      	ldr	r3, [r7, #4]
 8027adc:	681b      	ldr	r3, [r3, #0]
 8027ade:	f003 0302 	and.w	r3, r3, #2
 8027ae2:	2b00      	cmp	r3, #0
 8027ae4:	d063      	beq.n	8027bae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8027ae6:	4b65      	ldr	r3, [pc, #404]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027ae8:	689b      	ldr	r3, [r3, #8]
 8027aea:	f003 030c 	and.w	r3, r3, #12
 8027aee:	2b00      	cmp	r3, #0
 8027af0:	d00b      	beq.n	8027b0a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8027af2:	4b62      	ldr	r3, [pc, #392]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027af4:	689b      	ldr	r3, [r3, #8]
 8027af6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8027afa:	2b08      	cmp	r3, #8
 8027afc:	d11c      	bne.n	8027b38 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8027afe:	4b5f      	ldr	r3, [pc, #380]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027b00:	685b      	ldr	r3, [r3, #4]
 8027b02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8027b06:	2b00      	cmp	r3, #0
 8027b08:	d116      	bne.n	8027b38 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8027b0a:	4b5c      	ldr	r3, [pc, #368]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027b0c:	681b      	ldr	r3, [r3, #0]
 8027b0e:	f003 0302 	and.w	r3, r3, #2
 8027b12:	2b00      	cmp	r3, #0
 8027b14:	d005      	beq.n	8027b22 <HAL_RCC_OscConfig+0x152>
 8027b16:	687b      	ldr	r3, [r7, #4]
 8027b18:	68db      	ldr	r3, [r3, #12]
 8027b1a:	2b01      	cmp	r3, #1
 8027b1c:	d001      	beq.n	8027b22 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8027b1e:	2301      	movs	r3, #1
 8027b20:	e1bb      	b.n	8027e9a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8027b22:	4b56      	ldr	r3, [pc, #344]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027b24:	681b      	ldr	r3, [r3, #0]
 8027b26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8027b2a:	687b      	ldr	r3, [r7, #4]
 8027b2c:	691b      	ldr	r3, [r3, #16]
 8027b2e:	00db      	lsls	r3, r3, #3
 8027b30:	4952      	ldr	r1, [pc, #328]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027b32:	4313      	orrs	r3, r2
 8027b34:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8027b36:	e03a      	b.n	8027bae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8027b38:	687b      	ldr	r3, [r7, #4]
 8027b3a:	68db      	ldr	r3, [r3, #12]
 8027b3c:	2b00      	cmp	r3, #0
 8027b3e:	d020      	beq.n	8027b82 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8027b40:	4b4f      	ldr	r3, [pc, #316]	; (8027c80 <HAL_RCC_OscConfig+0x2b0>)
 8027b42:	2201      	movs	r2, #1
 8027b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8027b46:	f7fb fc5d 	bl	8023404 <HAL_GetTick>
 8027b4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8027b4c:	e008      	b.n	8027b60 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8027b4e:	f7fb fc59 	bl	8023404 <HAL_GetTick>
 8027b52:	4602      	mov	r2, r0
 8027b54:	693b      	ldr	r3, [r7, #16]
 8027b56:	1ad3      	subs	r3, r2, r3
 8027b58:	2b02      	cmp	r3, #2
 8027b5a:	d901      	bls.n	8027b60 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8027b5c:	2303      	movs	r3, #3
 8027b5e:	e19c      	b.n	8027e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8027b60:	4b46      	ldr	r3, [pc, #280]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027b62:	681b      	ldr	r3, [r3, #0]
 8027b64:	f003 0302 	and.w	r3, r3, #2
 8027b68:	2b00      	cmp	r3, #0
 8027b6a:	d0f0      	beq.n	8027b4e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8027b6c:	4b43      	ldr	r3, [pc, #268]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027b6e:	681b      	ldr	r3, [r3, #0]
 8027b70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8027b74:	687b      	ldr	r3, [r7, #4]
 8027b76:	691b      	ldr	r3, [r3, #16]
 8027b78:	00db      	lsls	r3, r3, #3
 8027b7a:	4940      	ldr	r1, [pc, #256]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027b7c:	4313      	orrs	r3, r2
 8027b7e:	600b      	str	r3, [r1, #0]
 8027b80:	e015      	b.n	8027bae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8027b82:	4b3f      	ldr	r3, [pc, #252]	; (8027c80 <HAL_RCC_OscConfig+0x2b0>)
 8027b84:	2200      	movs	r2, #0
 8027b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8027b88:	f7fb fc3c 	bl	8023404 <HAL_GetTick>
 8027b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8027b8e:	e008      	b.n	8027ba2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8027b90:	f7fb fc38 	bl	8023404 <HAL_GetTick>
 8027b94:	4602      	mov	r2, r0
 8027b96:	693b      	ldr	r3, [r7, #16]
 8027b98:	1ad3      	subs	r3, r2, r3
 8027b9a:	2b02      	cmp	r3, #2
 8027b9c:	d901      	bls.n	8027ba2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8027b9e:	2303      	movs	r3, #3
 8027ba0:	e17b      	b.n	8027e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8027ba2:	4b36      	ldr	r3, [pc, #216]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027ba4:	681b      	ldr	r3, [r3, #0]
 8027ba6:	f003 0302 	and.w	r3, r3, #2
 8027baa:	2b00      	cmp	r3, #0
 8027bac:	d1f0      	bne.n	8027b90 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8027bae:	687b      	ldr	r3, [r7, #4]
 8027bb0:	681b      	ldr	r3, [r3, #0]
 8027bb2:	f003 0308 	and.w	r3, r3, #8
 8027bb6:	2b00      	cmp	r3, #0
 8027bb8:	d030      	beq.n	8027c1c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8027bba:	687b      	ldr	r3, [r7, #4]
 8027bbc:	695b      	ldr	r3, [r3, #20]
 8027bbe:	2b00      	cmp	r3, #0
 8027bc0:	d016      	beq.n	8027bf0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8027bc2:	4b30      	ldr	r3, [pc, #192]	; (8027c84 <HAL_RCC_OscConfig+0x2b4>)
 8027bc4:	2201      	movs	r2, #1
 8027bc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8027bc8:	f7fb fc1c 	bl	8023404 <HAL_GetTick>
 8027bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8027bce:	e008      	b.n	8027be2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8027bd0:	f7fb fc18 	bl	8023404 <HAL_GetTick>
 8027bd4:	4602      	mov	r2, r0
 8027bd6:	693b      	ldr	r3, [r7, #16]
 8027bd8:	1ad3      	subs	r3, r2, r3
 8027bda:	2b02      	cmp	r3, #2
 8027bdc:	d901      	bls.n	8027be2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8027bde:	2303      	movs	r3, #3
 8027be0:	e15b      	b.n	8027e9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8027be2:	4b26      	ldr	r3, [pc, #152]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027be4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8027be6:	f003 0302 	and.w	r3, r3, #2
 8027bea:	2b00      	cmp	r3, #0
 8027bec:	d0f0      	beq.n	8027bd0 <HAL_RCC_OscConfig+0x200>
 8027bee:	e015      	b.n	8027c1c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8027bf0:	4b24      	ldr	r3, [pc, #144]	; (8027c84 <HAL_RCC_OscConfig+0x2b4>)
 8027bf2:	2200      	movs	r2, #0
 8027bf4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8027bf6:	f7fb fc05 	bl	8023404 <HAL_GetTick>
 8027bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8027bfc:	e008      	b.n	8027c10 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8027bfe:	f7fb fc01 	bl	8023404 <HAL_GetTick>
 8027c02:	4602      	mov	r2, r0
 8027c04:	693b      	ldr	r3, [r7, #16]
 8027c06:	1ad3      	subs	r3, r2, r3
 8027c08:	2b02      	cmp	r3, #2
 8027c0a:	d901      	bls.n	8027c10 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8027c0c:	2303      	movs	r3, #3
 8027c0e:	e144      	b.n	8027e9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8027c10:	4b1a      	ldr	r3, [pc, #104]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027c12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8027c14:	f003 0302 	and.w	r3, r3, #2
 8027c18:	2b00      	cmp	r3, #0
 8027c1a:	d1f0      	bne.n	8027bfe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8027c1c:	687b      	ldr	r3, [r7, #4]
 8027c1e:	681b      	ldr	r3, [r3, #0]
 8027c20:	f003 0304 	and.w	r3, r3, #4
 8027c24:	2b00      	cmp	r3, #0
 8027c26:	f000 80a0 	beq.w	8027d6a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8027c2a:	2300      	movs	r3, #0
 8027c2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8027c2e:	4b13      	ldr	r3, [pc, #76]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8027c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8027c36:	2b00      	cmp	r3, #0
 8027c38:	d10f      	bne.n	8027c5a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8027c3a:	2300      	movs	r3, #0
 8027c3c:	60bb      	str	r3, [r7, #8]
 8027c3e:	4b0f      	ldr	r3, [pc, #60]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8027c42:	4a0e      	ldr	r2, [pc, #56]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027c44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8027c48:	6413      	str	r3, [r2, #64]	; 0x40
 8027c4a:	4b0c      	ldr	r3, [pc, #48]	; (8027c7c <HAL_RCC_OscConfig+0x2ac>)
 8027c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8027c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8027c52:	60bb      	str	r3, [r7, #8]
 8027c54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8027c56:	2301      	movs	r3, #1
 8027c58:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8027c5a:	4b0b      	ldr	r3, [pc, #44]	; (8027c88 <HAL_RCC_OscConfig+0x2b8>)
 8027c5c:	681b      	ldr	r3, [r3, #0]
 8027c5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8027c62:	2b00      	cmp	r3, #0
 8027c64:	d121      	bne.n	8027caa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8027c66:	4b08      	ldr	r3, [pc, #32]	; (8027c88 <HAL_RCC_OscConfig+0x2b8>)
 8027c68:	681b      	ldr	r3, [r3, #0]
 8027c6a:	4a07      	ldr	r2, [pc, #28]	; (8027c88 <HAL_RCC_OscConfig+0x2b8>)
 8027c6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8027c70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8027c72:	f7fb fbc7 	bl	8023404 <HAL_GetTick>
 8027c76:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8027c78:	e011      	b.n	8027c9e <HAL_RCC_OscConfig+0x2ce>
 8027c7a:	bf00      	nop
 8027c7c:	40023800 	.word	0x40023800
 8027c80:	42470000 	.word	0x42470000
 8027c84:	42470e80 	.word	0x42470e80
 8027c88:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8027c8c:	f7fb fbba 	bl	8023404 <HAL_GetTick>
 8027c90:	4602      	mov	r2, r0
 8027c92:	693b      	ldr	r3, [r7, #16]
 8027c94:	1ad3      	subs	r3, r2, r3
 8027c96:	2b02      	cmp	r3, #2
 8027c98:	d901      	bls.n	8027c9e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8027c9a:	2303      	movs	r3, #3
 8027c9c:	e0fd      	b.n	8027e9a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8027c9e:	4b81      	ldr	r3, [pc, #516]	; (8027ea4 <HAL_RCC_OscConfig+0x4d4>)
 8027ca0:	681b      	ldr	r3, [r3, #0]
 8027ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8027ca6:	2b00      	cmp	r3, #0
 8027ca8:	d0f0      	beq.n	8027c8c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8027caa:	687b      	ldr	r3, [r7, #4]
 8027cac:	689b      	ldr	r3, [r3, #8]
 8027cae:	2b01      	cmp	r3, #1
 8027cb0:	d106      	bne.n	8027cc0 <HAL_RCC_OscConfig+0x2f0>
 8027cb2:	4b7d      	ldr	r3, [pc, #500]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8027cb6:	4a7c      	ldr	r2, [pc, #496]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027cb8:	f043 0301 	orr.w	r3, r3, #1
 8027cbc:	6713      	str	r3, [r2, #112]	; 0x70
 8027cbe:	e01c      	b.n	8027cfa <HAL_RCC_OscConfig+0x32a>
 8027cc0:	687b      	ldr	r3, [r7, #4]
 8027cc2:	689b      	ldr	r3, [r3, #8]
 8027cc4:	2b05      	cmp	r3, #5
 8027cc6:	d10c      	bne.n	8027ce2 <HAL_RCC_OscConfig+0x312>
 8027cc8:	4b77      	ldr	r3, [pc, #476]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8027ccc:	4a76      	ldr	r2, [pc, #472]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027cce:	f043 0304 	orr.w	r3, r3, #4
 8027cd2:	6713      	str	r3, [r2, #112]	; 0x70
 8027cd4:	4b74      	ldr	r3, [pc, #464]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027cd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8027cd8:	4a73      	ldr	r2, [pc, #460]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027cda:	f043 0301 	orr.w	r3, r3, #1
 8027cde:	6713      	str	r3, [r2, #112]	; 0x70
 8027ce0:	e00b      	b.n	8027cfa <HAL_RCC_OscConfig+0x32a>
 8027ce2:	4b71      	ldr	r3, [pc, #452]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8027ce6:	4a70      	ldr	r2, [pc, #448]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027ce8:	f023 0301 	bic.w	r3, r3, #1
 8027cec:	6713      	str	r3, [r2, #112]	; 0x70
 8027cee:	4b6e      	ldr	r3, [pc, #440]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8027cf2:	4a6d      	ldr	r2, [pc, #436]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027cf4:	f023 0304 	bic.w	r3, r3, #4
 8027cf8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8027cfa:	687b      	ldr	r3, [r7, #4]
 8027cfc:	689b      	ldr	r3, [r3, #8]
 8027cfe:	2b00      	cmp	r3, #0
 8027d00:	d015      	beq.n	8027d2e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8027d02:	f7fb fb7f 	bl	8023404 <HAL_GetTick>
 8027d06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8027d08:	e00a      	b.n	8027d20 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8027d0a:	f7fb fb7b 	bl	8023404 <HAL_GetTick>
 8027d0e:	4602      	mov	r2, r0
 8027d10:	693b      	ldr	r3, [r7, #16]
 8027d12:	1ad3      	subs	r3, r2, r3
 8027d14:	f241 3288 	movw	r2, #5000	; 0x1388
 8027d18:	4293      	cmp	r3, r2
 8027d1a:	d901      	bls.n	8027d20 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8027d1c:	2303      	movs	r3, #3
 8027d1e:	e0bc      	b.n	8027e9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8027d20:	4b61      	ldr	r3, [pc, #388]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8027d24:	f003 0302 	and.w	r3, r3, #2
 8027d28:	2b00      	cmp	r3, #0
 8027d2a:	d0ee      	beq.n	8027d0a <HAL_RCC_OscConfig+0x33a>
 8027d2c:	e014      	b.n	8027d58 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8027d2e:	f7fb fb69 	bl	8023404 <HAL_GetTick>
 8027d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8027d34:	e00a      	b.n	8027d4c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8027d36:	f7fb fb65 	bl	8023404 <HAL_GetTick>
 8027d3a:	4602      	mov	r2, r0
 8027d3c:	693b      	ldr	r3, [r7, #16]
 8027d3e:	1ad3      	subs	r3, r2, r3
 8027d40:	f241 3288 	movw	r2, #5000	; 0x1388
 8027d44:	4293      	cmp	r3, r2
 8027d46:	d901      	bls.n	8027d4c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8027d48:	2303      	movs	r3, #3
 8027d4a:	e0a6      	b.n	8027e9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8027d4c:	4b56      	ldr	r3, [pc, #344]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8027d50:	f003 0302 	and.w	r3, r3, #2
 8027d54:	2b00      	cmp	r3, #0
 8027d56:	d1ee      	bne.n	8027d36 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8027d58:	7dfb      	ldrb	r3, [r7, #23]
 8027d5a:	2b01      	cmp	r3, #1
 8027d5c:	d105      	bne.n	8027d6a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8027d5e:	4b52      	ldr	r3, [pc, #328]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8027d62:	4a51      	ldr	r2, [pc, #324]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027d64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8027d68:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8027d6a:	687b      	ldr	r3, [r7, #4]
 8027d6c:	699b      	ldr	r3, [r3, #24]
 8027d6e:	2b00      	cmp	r3, #0
 8027d70:	f000 8092 	beq.w	8027e98 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8027d74:	4b4c      	ldr	r3, [pc, #304]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027d76:	689b      	ldr	r3, [r3, #8]
 8027d78:	f003 030c 	and.w	r3, r3, #12
 8027d7c:	2b08      	cmp	r3, #8
 8027d7e:	d05c      	beq.n	8027e3a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8027d80:	687b      	ldr	r3, [r7, #4]
 8027d82:	699b      	ldr	r3, [r3, #24]
 8027d84:	2b02      	cmp	r3, #2
 8027d86:	d141      	bne.n	8027e0c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8027d88:	4b48      	ldr	r3, [pc, #288]	; (8027eac <HAL_RCC_OscConfig+0x4dc>)
 8027d8a:	2200      	movs	r2, #0
 8027d8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8027d8e:	f7fb fb39 	bl	8023404 <HAL_GetTick>
 8027d92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8027d94:	e008      	b.n	8027da8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8027d96:	f7fb fb35 	bl	8023404 <HAL_GetTick>
 8027d9a:	4602      	mov	r2, r0
 8027d9c:	693b      	ldr	r3, [r7, #16]
 8027d9e:	1ad3      	subs	r3, r2, r3
 8027da0:	2b02      	cmp	r3, #2
 8027da2:	d901      	bls.n	8027da8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8027da4:	2303      	movs	r3, #3
 8027da6:	e078      	b.n	8027e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8027da8:	4b3f      	ldr	r3, [pc, #252]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027daa:	681b      	ldr	r3, [r3, #0]
 8027dac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8027db0:	2b00      	cmp	r3, #0
 8027db2:	d1f0      	bne.n	8027d96 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8027db4:	687b      	ldr	r3, [r7, #4]
 8027db6:	69da      	ldr	r2, [r3, #28]
 8027db8:	687b      	ldr	r3, [r7, #4]
 8027dba:	6a1b      	ldr	r3, [r3, #32]
 8027dbc:	431a      	orrs	r2, r3
 8027dbe:	687b      	ldr	r3, [r7, #4]
 8027dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8027dc2:	019b      	lsls	r3, r3, #6
 8027dc4:	431a      	orrs	r2, r3
 8027dc6:	687b      	ldr	r3, [r7, #4]
 8027dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8027dca:	085b      	lsrs	r3, r3, #1
 8027dcc:	3b01      	subs	r3, #1
 8027dce:	041b      	lsls	r3, r3, #16
 8027dd0:	431a      	orrs	r2, r3
 8027dd2:	687b      	ldr	r3, [r7, #4]
 8027dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8027dd6:	061b      	lsls	r3, r3, #24
 8027dd8:	4933      	ldr	r1, [pc, #204]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027dda:	4313      	orrs	r3, r2
 8027ddc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8027dde:	4b33      	ldr	r3, [pc, #204]	; (8027eac <HAL_RCC_OscConfig+0x4dc>)
 8027de0:	2201      	movs	r2, #1
 8027de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8027de4:	f7fb fb0e 	bl	8023404 <HAL_GetTick>
 8027de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8027dea:	e008      	b.n	8027dfe <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8027dec:	f7fb fb0a 	bl	8023404 <HAL_GetTick>
 8027df0:	4602      	mov	r2, r0
 8027df2:	693b      	ldr	r3, [r7, #16]
 8027df4:	1ad3      	subs	r3, r2, r3
 8027df6:	2b02      	cmp	r3, #2
 8027df8:	d901      	bls.n	8027dfe <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8027dfa:	2303      	movs	r3, #3
 8027dfc:	e04d      	b.n	8027e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8027dfe:	4b2a      	ldr	r3, [pc, #168]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027e00:	681b      	ldr	r3, [r3, #0]
 8027e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8027e06:	2b00      	cmp	r3, #0
 8027e08:	d0f0      	beq.n	8027dec <HAL_RCC_OscConfig+0x41c>
 8027e0a:	e045      	b.n	8027e98 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8027e0c:	4b27      	ldr	r3, [pc, #156]	; (8027eac <HAL_RCC_OscConfig+0x4dc>)
 8027e0e:	2200      	movs	r2, #0
 8027e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8027e12:	f7fb faf7 	bl	8023404 <HAL_GetTick>
 8027e16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8027e18:	e008      	b.n	8027e2c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8027e1a:	f7fb faf3 	bl	8023404 <HAL_GetTick>
 8027e1e:	4602      	mov	r2, r0
 8027e20:	693b      	ldr	r3, [r7, #16]
 8027e22:	1ad3      	subs	r3, r2, r3
 8027e24:	2b02      	cmp	r3, #2
 8027e26:	d901      	bls.n	8027e2c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8027e28:	2303      	movs	r3, #3
 8027e2a:	e036      	b.n	8027e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8027e2c:	4b1e      	ldr	r3, [pc, #120]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027e2e:	681b      	ldr	r3, [r3, #0]
 8027e30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8027e34:	2b00      	cmp	r3, #0
 8027e36:	d1f0      	bne.n	8027e1a <HAL_RCC_OscConfig+0x44a>
 8027e38:	e02e      	b.n	8027e98 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8027e3a:	687b      	ldr	r3, [r7, #4]
 8027e3c:	699b      	ldr	r3, [r3, #24]
 8027e3e:	2b01      	cmp	r3, #1
 8027e40:	d101      	bne.n	8027e46 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8027e42:	2301      	movs	r3, #1
 8027e44:	e029      	b.n	8027e9a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8027e46:	4b18      	ldr	r3, [pc, #96]	; (8027ea8 <HAL_RCC_OscConfig+0x4d8>)
 8027e48:	685b      	ldr	r3, [r3, #4]
 8027e4a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8027e4c:	68fb      	ldr	r3, [r7, #12]
 8027e4e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8027e52:	687b      	ldr	r3, [r7, #4]
 8027e54:	69db      	ldr	r3, [r3, #28]
 8027e56:	429a      	cmp	r2, r3
 8027e58:	d11c      	bne.n	8027e94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8027e5a:	68fb      	ldr	r3, [r7, #12]
 8027e5c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8027e60:	687b      	ldr	r3, [r7, #4]
 8027e62:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8027e64:	429a      	cmp	r2, r3
 8027e66:	d115      	bne.n	8027e94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8027e68:	68fa      	ldr	r2, [r7, #12]
 8027e6a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8027e6e:	4013      	ands	r3, r2
 8027e70:	687a      	ldr	r2, [r7, #4]
 8027e72:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8027e74:	4293      	cmp	r3, r2
 8027e76:	d10d      	bne.n	8027e94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8027e78:	68fb      	ldr	r3, [r7, #12]
 8027e7a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8027e7e:	687b      	ldr	r3, [r7, #4]
 8027e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8027e82:	429a      	cmp	r2, r3
 8027e84:	d106      	bne.n	8027e94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8027e86:	68fb      	ldr	r3, [r7, #12]
 8027e88:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8027e8c:	687b      	ldr	r3, [r7, #4]
 8027e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8027e90:	429a      	cmp	r2, r3
 8027e92:	d001      	beq.n	8027e98 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8027e94:	2301      	movs	r3, #1
 8027e96:	e000      	b.n	8027e9a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8027e98:	2300      	movs	r3, #0
}
 8027e9a:	4618      	mov	r0, r3
 8027e9c:	3718      	adds	r7, #24
 8027e9e:	46bd      	mov	sp, r7
 8027ea0:	bd80      	pop	{r7, pc}
 8027ea2:	bf00      	nop
 8027ea4:	40007000 	.word	0x40007000
 8027ea8:	40023800 	.word	0x40023800
 8027eac:	42470060 	.word	0x42470060

08027eb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8027eb0:	b580      	push	{r7, lr}
 8027eb2:	b084      	sub	sp, #16
 8027eb4:	af00      	add	r7, sp, #0
 8027eb6:	6078      	str	r0, [r7, #4]
 8027eb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8027eba:	687b      	ldr	r3, [r7, #4]
 8027ebc:	2b00      	cmp	r3, #0
 8027ebe:	d101      	bne.n	8027ec4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8027ec0:	2301      	movs	r3, #1
 8027ec2:	e0cc      	b.n	802805e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8027ec4:	4b68      	ldr	r3, [pc, #416]	; (8028068 <HAL_RCC_ClockConfig+0x1b8>)
 8027ec6:	681b      	ldr	r3, [r3, #0]
 8027ec8:	f003 030f 	and.w	r3, r3, #15
 8027ecc:	683a      	ldr	r2, [r7, #0]
 8027ece:	429a      	cmp	r2, r3
 8027ed0:	d90c      	bls.n	8027eec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8027ed2:	4b65      	ldr	r3, [pc, #404]	; (8028068 <HAL_RCC_ClockConfig+0x1b8>)
 8027ed4:	683a      	ldr	r2, [r7, #0]
 8027ed6:	b2d2      	uxtb	r2, r2
 8027ed8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8027eda:	4b63      	ldr	r3, [pc, #396]	; (8028068 <HAL_RCC_ClockConfig+0x1b8>)
 8027edc:	681b      	ldr	r3, [r3, #0]
 8027ede:	f003 030f 	and.w	r3, r3, #15
 8027ee2:	683a      	ldr	r2, [r7, #0]
 8027ee4:	429a      	cmp	r2, r3
 8027ee6:	d001      	beq.n	8027eec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8027ee8:	2301      	movs	r3, #1
 8027eea:	e0b8      	b.n	802805e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8027eec:	687b      	ldr	r3, [r7, #4]
 8027eee:	681b      	ldr	r3, [r3, #0]
 8027ef0:	f003 0302 	and.w	r3, r3, #2
 8027ef4:	2b00      	cmp	r3, #0
 8027ef6:	d020      	beq.n	8027f3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8027ef8:	687b      	ldr	r3, [r7, #4]
 8027efa:	681b      	ldr	r3, [r3, #0]
 8027efc:	f003 0304 	and.w	r3, r3, #4
 8027f00:	2b00      	cmp	r3, #0
 8027f02:	d005      	beq.n	8027f10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8027f04:	4b59      	ldr	r3, [pc, #356]	; (802806c <HAL_RCC_ClockConfig+0x1bc>)
 8027f06:	689b      	ldr	r3, [r3, #8]
 8027f08:	4a58      	ldr	r2, [pc, #352]	; (802806c <HAL_RCC_ClockConfig+0x1bc>)
 8027f0a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8027f0e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8027f10:	687b      	ldr	r3, [r7, #4]
 8027f12:	681b      	ldr	r3, [r3, #0]
 8027f14:	f003 0308 	and.w	r3, r3, #8
 8027f18:	2b00      	cmp	r3, #0
 8027f1a:	d005      	beq.n	8027f28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8027f1c:	4b53      	ldr	r3, [pc, #332]	; (802806c <HAL_RCC_ClockConfig+0x1bc>)
 8027f1e:	689b      	ldr	r3, [r3, #8]
 8027f20:	4a52      	ldr	r2, [pc, #328]	; (802806c <HAL_RCC_ClockConfig+0x1bc>)
 8027f22:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8027f26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8027f28:	4b50      	ldr	r3, [pc, #320]	; (802806c <HAL_RCC_ClockConfig+0x1bc>)
 8027f2a:	689b      	ldr	r3, [r3, #8]
 8027f2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8027f30:	687b      	ldr	r3, [r7, #4]
 8027f32:	689b      	ldr	r3, [r3, #8]
 8027f34:	494d      	ldr	r1, [pc, #308]	; (802806c <HAL_RCC_ClockConfig+0x1bc>)
 8027f36:	4313      	orrs	r3, r2
 8027f38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8027f3a:	687b      	ldr	r3, [r7, #4]
 8027f3c:	681b      	ldr	r3, [r3, #0]
 8027f3e:	f003 0301 	and.w	r3, r3, #1
 8027f42:	2b00      	cmp	r3, #0
 8027f44:	d044      	beq.n	8027fd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8027f46:	687b      	ldr	r3, [r7, #4]
 8027f48:	685b      	ldr	r3, [r3, #4]
 8027f4a:	2b01      	cmp	r3, #1
 8027f4c:	d107      	bne.n	8027f5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8027f4e:	4b47      	ldr	r3, [pc, #284]	; (802806c <HAL_RCC_ClockConfig+0x1bc>)
 8027f50:	681b      	ldr	r3, [r3, #0]
 8027f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8027f56:	2b00      	cmp	r3, #0
 8027f58:	d119      	bne.n	8027f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8027f5a:	2301      	movs	r3, #1
 8027f5c:	e07f      	b.n	802805e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8027f5e:	687b      	ldr	r3, [r7, #4]
 8027f60:	685b      	ldr	r3, [r3, #4]
 8027f62:	2b02      	cmp	r3, #2
 8027f64:	d003      	beq.n	8027f6e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8027f66:	687b      	ldr	r3, [r7, #4]
 8027f68:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8027f6a:	2b03      	cmp	r3, #3
 8027f6c:	d107      	bne.n	8027f7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8027f6e:	4b3f      	ldr	r3, [pc, #252]	; (802806c <HAL_RCC_ClockConfig+0x1bc>)
 8027f70:	681b      	ldr	r3, [r3, #0]
 8027f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8027f76:	2b00      	cmp	r3, #0
 8027f78:	d109      	bne.n	8027f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8027f7a:	2301      	movs	r3, #1
 8027f7c:	e06f      	b.n	802805e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8027f7e:	4b3b      	ldr	r3, [pc, #236]	; (802806c <HAL_RCC_ClockConfig+0x1bc>)
 8027f80:	681b      	ldr	r3, [r3, #0]
 8027f82:	f003 0302 	and.w	r3, r3, #2
 8027f86:	2b00      	cmp	r3, #0
 8027f88:	d101      	bne.n	8027f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8027f8a:	2301      	movs	r3, #1
 8027f8c:	e067      	b.n	802805e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8027f8e:	4b37      	ldr	r3, [pc, #220]	; (802806c <HAL_RCC_ClockConfig+0x1bc>)
 8027f90:	689b      	ldr	r3, [r3, #8]
 8027f92:	f023 0203 	bic.w	r2, r3, #3
 8027f96:	687b      	ldr	r3, [r7, #4]
 8027f98:	685b      	ldr	r3, [r3, #4]
 8027f9a:	4934      	ldr	r1, [pc, #208]	; (802806c <HAL_RCC_ClockConfig+0x1bc>)
 8027f9c:	4313      	orrs	r3, r2
 8027f9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8027fa0:	f7fb fa30 	bl	8023404 <HAL_GetTick>
 8027fa4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8027fa6:	e00a      	b.n	8027fbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8027fa8:	f7fb fa2c 	bl	8023404 <HAL_GetTick>
 8027fac:	4602      	mov	r2, r0
 8027fae:	68fb      	ldr	r3, [r7, #12]
 8027fb0:	1ad3      	subs	r3, r2, r3
 8027fb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8027fb6:	4293      	cmp	r3, r2
 8027fb8:	d901      	bls.n	8027fbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8027fba:	2303      	movs	r3, #3
 8027fbc:	e04f      	b.n	802805e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8027fbe:	4b2b      	ldr	r3, [pc, #172]	; (802806c <HAL_RCC_ClockConfig+0x1bc>)
 8027fc0:	689b      	ldr	r3, [r3, #8]
 8027fc2:	f003 020c 	and.w	r2, r3, #12
 8027fc6:	687b      	ldr	r3, [r7, #4]
 8027fc8:	685b      	ldr	r3, [r3, #4]
 8027fca:	009b      	lsls	r3, r3, #2
 8027fcc:	429a      	cmp	r2, r3
 8027fce:	d1eb      	bne.n	8027fa8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8027fd0:	4b25      	ldr	r3, [pc, #148]	; (8028068 <HAL_RCC_ClockConfig+0x1b8>)
 8027fd2:	681b      	ldr	r3, [r3, #0]
 8027fd4:	f003 030f 	and.w	r3, r3, #15
 8027fd8:	683a      	ldr	r2, [r7, #0]
 8027fda:	429a      	cmp	r2, r3
 8027fdc:	d20c      	bcs.n	8027ff8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8027fde:	4b22      	ldr	r3, [pc, #136]	; (8028068 <HAL_RCC_ClockConfig+0x1b8>)
 8027fe0:	683a      	ldr	r2, [r7, #0]
 8027fe2:	b2d2      	uxtb	r2, r2
 8027fe4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8027fe6:	4b20      	ldr	r3, [pc, #128]	; (8028068 <HAL_RCC_ClockConfig+0x1b8>)
 8027fe8:	681b      	ldr	r3, [r3, #0]
 8027fea:	f003 030f 	and.w	r3, r3, #15
 8027fee:	683a      	ldr	r2, [r7, #0]
 8027ff0:	429a      	cmp	r2, r3
 8027ff2:	d001      	beq.n	8027ff8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8027ff4:	2301      	movs	r3, #1
 8027ff6:	e032      	b.n	802805e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8027ff8:	687b      	ldr	r3, [r7, #4]
 8027ffa:	681b      	ldr	r3, [r3, #0]
 8027ffc:	f003 0304 	and.w	r3, r3, #4
 8028000:	2b00      	cmp	r3, #0
 8028002:	d008      	beq.n	8028016 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8028004:	4b19      	ldr	r3, [pc, #100]	; (802806c <HAL_RCC_ClockConfig+0x1bc>)
 8028006:	689b      	ldr	r3, [r3, #8]
 8028008:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 802800c:	687b      	ldr	r3, [r7, #4]
 802800e:	68db      	ldr	r3, [r3, #12]
 8028010:	4916      	ldr	r1, [pc, #88]	; (802806c <HAL_RCC_ClockConfig+0x1bc>)
 8028012:	4313      	orrs	r3, r2
 8028014:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8028016:	687b      	ldr	r3, [r7, #4]
 8028018:	681b      	ldr	r3, [r3, #0]
 802801a:	f003 0308 	and.w	r3, r3, #8
 802801e:	2b00      	cmp	r3, #0
 8028020:	d009      	beq.n	8028036 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8028022:	4b12      	ldr	r3, [pc, #72]	; (802806c <HAL_RCC_ClockConfig+0x1bc>)
 8028024:	689b      	ldr	r3, [r3, #8]
 8028026:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 802802a:	687b      	ldr	r3, [r7, #4]
 802802c:	691b      	ldr	r3, [r3, #16]
 802802e:	00db      	lsls	r3, r3, #3
 8028030:	490e      	ldr	r1, [pc, #56]	; (802806c <HAL_RCC_ClockConfig+0x1bc>)
 8028032:	4313      	orrs	r3, r2
 8028034:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8028036:	f000 f821 	bl	802807c <HAL_RCC_GetSysClockFreq>
 802803a:	4601      	mov	r1, r0
 802803c:	4b0b      	ldr	r3, [pc, #44]	; (802806c <HAL_RCC_ClockConfig+0x1bc>)
 802803e:	689b      	ldr	r3, [r3, #8]
 8028040:	091b      	lsrs	r3, r3, #4
 8028042:	f003 030f 	and.w	r3, r3, #15
 8028046:	4a0a      	ldr	r2, [pc, #40]	; (8028070 <HAL_RCC_ClockConfig+0x1c0>)
 8028048:	5cd3      	ldrb	r3, [r2, r3]
 802804a:	fa21 f303 	lsr.w	r3, r1, r3
 802804e:	4a09      	ldr	r2, [pc, #36]	; (8028074 <HAL_RCC_ClockConfig+0x1c4>)
 8028050:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8028052:	4b09      	ldr	r3, [pc, #36]	; (8028078 <HAL_RCC_ClockConfig+0x1c8>)
 8028054:	681b      	ldr	r3, [r3, #0]
 8028056:	4618      	mov	r0, r3
 8028058:	f7fa fe72 	bl	8022d40 <HAL_InitTick>

  return HAL_OK;
 802805c:	2300      	movs	r3, #0
}
 802805e:	4618      	mov	r0, r3
 8028060:	3710      	adds	r7, #16
 8028062:	46bd      	mov	sp, r7
 8028064:	bd80      	pop	{r7, pc}
 8028066:	bf00      	nop
 8028068:	40023c00 	.word	0x40023c00
 802806c:	40023800 	.word	0x40023800
 8028070:	08037ec0 	.word	0x08037ec0
 8028074:	20000000 	.word	0x20000000
 8028078:	20000004 	.word	0x20000004

0802807c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 802807c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802807e:	b085      	sub	sp, #20
 8028080:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8028082:	2300      	movs	r3, #0
 8028084:	607b      	str	r3, [r7, #4]
 8028086:	2300      	movs	r3, #0
 8028088:	60fb      	str	r3, [r7, #12]
 802808a:	2300      	movs	r3, #0
 802808c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 802808e:	2300      	movs	r3, #0
 8028090:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8028092:	4b50      	ldr	r3, [pc, #320]	; (80281d4 <HAL_RCC_GetSysClockFreq+0x158>)
 8028094:	689b      	ldr	r3, [r3, #8]
 8028096:	f003 030c 	and.w	r3, r3, #12
 802809a:	2b04      	cmp	r3, #4
 802809c:	d007      	beq.n	80280ae <HAL_RCC_GetSysClockFreq+0x32>
 802809e:	2b08      	cmp	r3, #8
 80280a0:	d008      	beq.n	80280b4 <HAL_RCC_GetSysClockFreq+0x38>
 80280a2:	2b00      	cmp	r3, #0
 80280a4:	f040 808d 	bne.w	80281c2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80280a8:	4b4b      	ldr	r3, [pc, #300]	; (80281d8 <HAL_RCC_GetSysClockFreq+0x15c>)
 80280aa:	60bb      	str	r3, [r7, #8]
       break;
 80280ac:	e08c      	b.n	80281c8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80280ae:	4b4b      	ldr	r3, [pc, #300]	; (80281dc <HAL_RCC_GetSysClockFreq+0x160>)
 80280b0:	60bb      	str	r3, [r7, #8]
      break;
 80280b2:	e089      	b.n	80281c8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80280b4:	4b47      	ldr	r3, [pc, #284]	; (80281d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80280b6:	685b      	ldr	r3, [r3, #4]
 80280b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80280bc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80280be:	4b45      	ldr	r3, [pc, #276]	; (80281d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80280c0:	685b      	ldr	r3, [r3, #4]
 80280c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80280c6:	2b00      	cmp	r3, #0
 80280c8:	d023      	beq.n	8028112 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80280ca:	4b42      	ldr	r3, [pc, #264]	; (80281d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80280cc:	685b      	ldr	r3, [r3, #4]
 80280ce:	099b      	lsrs	r3, r3, #6
 80280d0:	f04f 0400 	mov.w	r4, #0
 80280d4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80280d8:	f04f 0200 	mov.w	r2, #0
 80280dc:	ea03 0501 	and.w	r5, r3, r1
 80280e0:	ea04 0602 	and.w	r6, r4, r2
 80280e4:	4a3d      	ldr	r2, [pc, #244]	; (80281dc <HAL_RCC_GetSysClockFreq+0x160>)
 80280e6:	fb02 f106 	mul.w	r1, r2, r6
 80280ea:	2200      	movs	r2, #0
 80280ec:	fb02 f205 	mul.w	r2, r2, r5
 80280f0:	440a      	add	r2, r1
 80280f2:	493a      	ldr	r1, [pc, #232]	; (80281dc <HAL_RCC_GetSysClockFreq+0x160>)
 80280f4:	fba5 0101 	umull	r0, r1, r5, r1
 80280f8:	1853      	adds	r3, r2, r1
 80280fa:	4619      	mov	r1, r3
 80280fc:	687b      	ldr	r3, [r7, #4]
 80280fe:	f04f 0400 	mov.w	r4, #0
 8028102:	461a      	mov	r2, r3
 8028104:	4623      	mov	r3, r4
 8028106:	f7f8 fd4f 	bl	8020ba8 <__aeabi_uldivmod>
 802810a:	4603      	mov	r3, r0
 802810c:	460c      	mov	r4, r1
 802810e:	60fb      	str	r3, [r7, #12]
 8028110:	e049      	b.n	80281a6 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8028112:	4b30      	ldr	r3, [pc, #192]	; (80281d4 <HAL_RCC_GetSysClockFreq+0x158>)
 8028114:	685b      	ldr	r3, [r3, #4]
 8028116:	099b      	lsrs	r3, r3, #6
 8028118:	f04f 0400 	mov.w	r4, #0
 802811c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8028120:	f04f 0200 	mov.w	r2, #0
 8028124:	ea03 0501 	and.w	r5, r3, r1
 8028128:	ea04 0602 	and.w	r6, r4, r2
 802812c:	4629      	mov	r1, r5
 802812e:	4632      	mov	r2, r6
 8028130:	f04f 0300 	mov.w	r3, #0
 8028134:	f04f 0400 	mov.w	r4, #0
 8028138:	0154      	lsls	r4, r2, #5
 802813a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 802813e:	014b      	lsls	r3, r1, #5
 8028140:	4619      	mov	r1, r3
 8028142:	4622      	mov	r2, r4
 8028144:	1b49      	subs	r1, r1, r5
 8028146:	eb62 0206 	sbc.w	r2, r2, r6
 802814a:	f04f 0300 	mov.w	r3, #0
 802814e:	f04f 0400 	mov.w	r4, #0
 8028152:	0194      	lsls	r4, r2, #6
 8028154:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8028158:	018b      	lsls	r3, r1, #6
 802815a:	1a5b      	subs	r3, r3, r1
 802815c:	eb64 0402 	sbc.w	r4, r4, r2
 8028160:	f04f 0100 	mov.w	r1, #0
 8028164:	f04f 0200 	mov.w	r2, #0
 8028168:	00e2      	lsls	r2, r4, #3
 802816a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 802816e:	00d9      	lsls	r1, r3, #3
 8028170:	460b      	mov	r3, r1
 8028172:	4614      	mov	r4, r2
 8028174:	195b      	adds	r3, r3, r5
 8028176:	eb44 0406 	adc.w	r4, r4, r6
 802817a:	f04f 0100 	mov.w	r1, #0
 802817e:	f04f 0200 	mov.w	r2, #0
 8028182:	02a2      	lsls	r2, r4, #10
 8028184:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8028188:	0299      	lsls	r1, r3, #10
 802818a:	460b      	mov	r3, r1
 802818c:	4614      	mov	r4, r2
 802818e:	4618      	mov	r0, r3
 8028190:	4621      	mov	r1, r4
 8028192:	687b      	ldr	r3, [r7, #4]
 8028194:	f04f 0400 	mov.w	r4, #0
 8028198:	461a      	mov	r2, r3
 802819a:	4623      	mov	r3, r4
 802819c:	f7f8 fd04 	bl	8020ba8 <__aeabi_uldivmod>
 80281a0:	4603      	mov	r3, r0
 80281a2:	460c      	mov	r4, r1
 80281a4:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80281a6:	4b0b      	ldr	r3, [pc, #44]	; (80281d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80281a8:	685b      	ldr	r3, [r3, #4]
 80281aa:	0c1b      	lsrs	r3, r3, #16
 80281ac:	f003 0303 	and.w	r3, r3, #3
 80281b0:	3301      	adds	r3, #1
 80281b2:	005b      	lsls	r3, r3, #1
 80281b4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80281b6:	68fa      	ldr	r2, [r7, #12]
 80281b8:	683b      	ldr	r3, [r7, #0]
 80281ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80281be:	60bb      	str	r3, [r7, #8]
      break;
 80281c0:	e002      	b.n	80281c8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80281c2:	4b05      	ldr	r3, [pc, #20]	; (80281d8 <HAL_RCC_GetSysClockFreq+0x15c>)
 80281c4:	60bb      	str	r3, [r7, #8]
      break;
 80281c6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80281c8:	68bb      	ldr	r3, [r7, #8]
}
 80281ca:	4618      	mov	r0, r3
 80281cc:	3714      	adds	r7, #20
 80281ce:	46bd      	mov	sp, r7
 80281d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80281d2:	bf00      	nop
 80281d4:	40023800 	.word	0x40023800
 80281d8:	00f42400 	.word	0x00f42400
 80281dc:	017d7840 	.word	0x017d7840

080281e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80281e0:	b480      	push	{r7}
 80281e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80281e4:	4b03      	ldr	r3, [pc, #12]	; (80281f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80281e6:	681b      	ldr	r3, [r3, #0]
}
 80281e8:	4618      	mov	r0, r3
 80281ea:	46bd      	mov	sp, r7
 80281ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80281f0:	4770      	bx	lr
 80281f2:	bf00      	nop
 80281f4:	20000000 	.word	0x20000000

080281f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80281f8:	b580      	push	{r7, lr}
 80281fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80281fc:	f7ff fff0 	bl	80281e0 <HAL_RCC_GetHCLKFreq>
 8028200:	4601      	mov	r1, r0
 8028202:	4b05      	ldr	r3, [pc, #20]	; (8028218 <HAL_RCC_GetPCLK1Freq+0x20>)
 8028204:	689b      	ldr	r3, [r3, #8]
 8028206:	0a9b      	lsrs	r3, r3, #10
 8028208:	f003 0307 	and.w	r3, r3, #7
 802820c:	4a03      	ldr	r2, [pc, #12]	; (802821c <HAL_RCC_GetPCLK1Freq+0x24>)
 802820e:	5cd3      	ldrb	r3, [r2, r3]
 8028210:	fa21 f303 	lsr.w	r3, r1, r3
}
 8028214:	4618      	mov	r0, r3
 8028216:	bd80      	pop	{r7, pc}
 8028218:	40023800 	.word	0x40023800
 802821c:	08037ed0 	.word	0x08037ed0

08028220 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8028220:	b580      	push	{r7, lr}
 8028222:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8028224:	f7ff ffdc 	bl	80281e0 <HAL_RCC_GetHCLKFreq>
 8028228:	4601      	mov	r1, r0
 802822a:	4b05      	ldr	r3, [pc, #20]	; (8028240 <HAL_RCC_GetPCLK2Freq+0x20>)
 802822c:	689b      	ldr	r3, [r3, #8]
 802822e:	0b5b      	lsrs	r3, r3, #13
 8028230:	f003 0307 	and.w	r3, r3, #7
 8028234:	4a03      	ldr	r2, [pc, #12]	; (8028244 <HAL_RCC_GetPCLK2Freq+0x24>)
 8028236:	5cd3      	ldrb	r3, [r2, r3]
 8028238:	fa21 f303 	lsr.w	r3, r1, r3
}
 802823c:	4618      	mov	r0, r3
 802823e:	bd80      	pop	{r7, pc}
 8028240:	40023800 	.word	0x40023800
 8028244:	08037ed0 	.word	0x08037ed0

08028248 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8028248:	b480      	push	{r7}
 802824a:	b083      	sub	sp, #12
 802824c:	af00      	add	r7, sp, #0
 802824e:	6078      	str	r0, [r7, #4]
 8028250:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8028252:	687b      	ldr	r3, [r7, #4]
 8028254:	220f      	movs	r2, #15
 8028256:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8028258:	4b12      	ldr	r3, [pc, #72]	; (80282a4 <HAL_RCC_GetClockConfig+0x5c>)
 802825a:	689b      	ldr	r3, [r3, #8]
 802825c:	f003 0203 	and.w	r2, r3, #3
 8028260:	687b      	ldr	r3, [r7, #4]
 8028262:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8028264:	4b0f      	ldr	r3, [pc, #60]	; (80282a4 <HAL_RCC_GetClockConfig+0x5c>)
 8028266:	689b      	ldr	r3, [r3, #8]
 8028268:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 802826c:	687b      	ldr	r3, [r7, #4]
 802826e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8028270:	4b0c      	ldr	r3, [pc, #48]	; (80282a4 <HAL_RCC_GetClockConfig+0x5c>)
 8028272:	689b      	ldr	r3, [r3, #8]
 8028274:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8028278:	687b      	ldr	r3, [r7, #4]
 802827a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 802827c:	4b09      	ldr	r3, [pc, #36]	; (80282a4 <HAL_RCC_GetClockConfig+0x5c>)
 802827e:	689b      	ldr	r3, [r3, #8]
 8028280:	08db      	lsrs	r3, r3, #3
 8028282:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8028286:	687b      	ldr	r3, [r7, #4]
 8028288:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 802828a:	4b07      	ldr	r3, [pc, #28]	; (80282a8 <HAL_RCC_GetClockConfig+0x60>)
 802828c:	681b      	ldr	r3, [r3, #0]
 802828e:	f003 020f 	and.w	r2, r3, #15
 8028292:	683b      	ldr	r3, [r7, #0]
 8028294:	601a      	str	r2, [r3, #0]
}
 8028296:	bf00      	nop
 8028298:	370c      	adds	r7, #12
 802829a:	46bd      	mov	sp, r7
 802829c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80282a0:	4770      	bx	lr
 80282a2:	bf00      	nop
 80282a4:	40023800 	.word	0x40023800
 80282a8:	40023c00 	.word	0x40023c00

080282ac <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80282ac:	b580      	push	{r7, lr}
 80282ae:	b086      	sub	sp, #24
 80282b0:	af00      	add	r7, sp, #0
 80282b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80282b4:	2300      	movs	r3, #0
 80282b6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80282b8:	2300      	movs	r3, #0
 80282ba:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80282bc:	687b      	ldr	r3, [r7, #4]
 80282be:	681b      	ldr	r3, [r3, #0]
 80282c0:	f003 0301 	and.w	r3, r3, #1
 80282c4:	2b00      	cmp	r3, #0
 80282c6:	d105      	bne.n	80282d4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80282c8:	687b      	ldr	r3, [r7, #4]
 80282ca:	681b      	ldr	r3, [r3, #0]
 80282cc:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80282d0:	2b00      	cmp	r3, #0
 80282d2:	d035      	beq.n	8028340 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80282d4:	4b62      	ldr	r3, [pc, #392]	; (8028460 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80282d6:	2200      	movs	r2, #0
 80282d8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80282da:	f7fb f893 	bl	8023404 <HAL_GetTick>
 80282de:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80282e0:	e008      	b.n	80282f4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80282e2:	f7fb f88f 	bl	8023404 <HAL_GetTick>
 80282e6:	4602      	mov	r2, r0
 80282e8:	697b      	ldr	r3, [r7, #20]
 80282ea:	1ad3      	subs	r3, r2, r3
 80282ec:	2b02      	cmp	r3, #2
 80282ee:	d901      	bls.n	80282f4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80282f0:	2303      	movs	r3, #3
 80282f2:	e0b0      	b.n	8028456 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80282f4:	4b5b      	ldr	r3, [pc, #364]	; (8028464 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80282f6:	681b      	ldr	r3, [r3, #0]
 80282f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80282fc:	2b00      	cmp	r3, #0
 80282fe:	d1f0      	bne.n	80282e2 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8028300:	687b      	ldr	r3, [r7, #4]
 8028302:	685b      	ldr	r3, [r3, #4]
 8028304:	019a      	lsls	r2, r3, #6
 8028306:	687b      	ldr	r3, [r7, #4]
 8028308:	689b      	ldr	r3, [r3, #8]
 802830a:	071b      	lsls	r3, r3, #28
 802830c:	4955      	ldr	r1, [pc, #340]	; (8028464 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802830e:	4313      	orrs	r3, r2
 8028310:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8028314:	4b52      	ldr	r3, [pc, #328]	; (8028460 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8028316:	2201      	movs	r2, #1
 8028318:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 802831a:	f7fb f873 	bl	8023404 <HAL_GetTick>
 802831e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8028320:	e008      	b.n	8028334 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8028322:	f7fb f86f 	bl	8023404 <HAL_GetTick>
 8028326:	4602      	mov	r2, r0
 8028328:	697b      	ldr	r3, [r7, #20]
 802832a:	1ad3      	subs	r3, r2, r3
 802832c:	2b02      	cmp	r3, #2
 802832e:	d901      	bls.n	8028334 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8028330:	2303      	movs	r3, #3
 8028332:	e090      	b.n	8028456 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8028334:	4b4b      	ldr	r3, [pc, #300]	; (8028464 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8028336:	681b      	ldr	r3, [r3, #0]
 8028338:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 802833c:	2b00      	cmp	r3, #0
 802833e:	d0f0      	beq.n	8028322 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8028340:	687b      	ldr	r3, [r7, #4]
 8028342:	681b      	ldr	r3, [r3, #0]
 8028344:	f003 0302 	and.w	r3, r3, #2
 8028348:	2b00      	cmp	r3, #0
 802834a:	f000 8083 	beq.w	8028454 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 802834e:	2300      	movs	r3, #0
 8028350:	60fb      	str	r3, [r7, #12]
 8028352:	4b44      	ldr	r3, [pc, #272]	; (8028464 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8028354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8028356:	4a43      	ldr	r2, [pc, #268]	; (8028464 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8028358:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802835c:	6413      	str	r3, [r2, #64]	; 0x40
 802835e:	4b41      	ldr	r3, [pc, #260]	; (8028464 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8028360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8028362:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8028366:	60fb      	str	r3, [r7, #12]
 8028368:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 802836a:	4b3f      	ldr	r3, [pc, #252]	; (8028468 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 802836c:	681b      	ldr	r3, [r3, #0]
 802836e:	4a3e      	ldr	r2, [pc, #248]	; (8028468 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8028370:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8028374:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8028376:	f7fb f845 	bl	8023404 <HAL_GetTick>
 802837a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 802837c:	e008      	b.n	8028390 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 802837e:	f7fb f841 	bl	8023404 <HAL_GetTick>
 8028382:	4602      	mov	r2, r0
 8028384:	697b      	ldr	r3, [r7, #20]
 8028386:	1ad3      	subs	r3, r2, r3
 8028388:	2b02      	cmp	r3, #2
 802838a:	d901      	bls.n	8028390 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 802838c:	2303      	movs	r3, #3
 802838e:	e062      	b.n	8028456 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8028390:	4b35      	ldr	r3, [pc, #212]	; (8028468 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8028392:	681b      	ldr	r3, [r3, #0]
 8028394:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8028398:	2b00      	cmp	r3, #0
 802839a:	d0f0      	beq.n	802837e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 802839c:	4b31      	ldr	r3, [pc, #196]	; (8028464 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802839e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80283a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80283a4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80283a6:	693b      	ldr	r3, [r7, #16]
 80283a8:	2b00      	cmp	r3, #0
 80283aa:	d02f      	beq.n	802840c <HAL_RCCEx_PeriphCLKConfig+0x160>
 80283ac:	687b      	ldr	r3, [r7, #4]
 80283ae:	68db      	ldr	r3, [r3, #12]
 80283b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80283b4:	693a      	ldr	r2, [r7, #16]
 80283b6:	429a      	cmp	r2, r3
 80283b8:	d028      	beq.n	802840c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80283ba:	4b2a      	ldr	r3, [pc, #168]	; (8028464 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80283bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80283be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80283c2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80283c4:	4b29      	ldr	r3, [pc, #164]	; (802846c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80283c6:	2201      	movs	r2, #1
 80283c8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80283ca:	4b28      	ldr	r3, [pc, #160]	; (802846c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80283cc:	2200      	movs	r2, #0
 80283ce:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80283d0:	4a24      	ldr	r2, [pc, #144]	; (8028464 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80283d2:	693b      	ldr	r3, [r7, #16]
 80283d4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80283d6:	4b23      	ldr	r3, [pc, #140]	; (8028464 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80283d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80283da:	f003 0301 	and.w	r3, r3, #1
 80283de:	2b01      	cmp	r3, #1
 80283e0:	d114      	bne.n	802840c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80283e2:	f7fb f80f 	bl	8023404 <HAL_GetTick>
 80283e6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80283e8:	e00a      	b.n	8028400 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80283ea:	f7fb f80b 	bl	8023404 <HAL_GetTick>
 80283ee:	4602      	mov	r2, r0
 80283f0:	697b      	ldr	r3, [r7, #20]
 80283f2:	1ad3      	subs	r3, r2, r3
 80283f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80283f8:	4293      	cmp	r3, r2
 80283fa:	d901      	bls.n	8028400 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80283fc:	2303      	movs	r3, #3
 80283fe:	e02a      	b.n	8028456 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8028400:	4b18      	ldr	r3, [pc, #96]	; (8028464 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8028402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8028404:	f003 0302 	and.w	r3, r3, #2
 8028408:	2b00      	cmp	r3, #0
 802840a:	d0ee      	beq.n	80283ea <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 802840c:	687b      	ldr	r3, [r7, #4]
 802840e:	68db      	ldr	r3, [r3, #12]
 8028410:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8028414:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8028418:	d10d      	bne.n	8028436 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 802841a:	4b12      	ldr	r3, [pc, #72]	; (8028464 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802841c:	689b      	ldr	r3, [r3, #8]
 802841e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8028422:	687b      	ldr	r3, [r7, #4]
 8028424:	68db      	ldr	r3, [r3, #12]
 8028426:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 802842a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 802842e:	490d      	ldr	r1, [pc, #52]	; (8028464 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8028430:	4313      	orrs	r3, r2
 8028432:	608b      	str	r3, [r1, #8]
 8028434:	e005      	b.n	8028442 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8028436:	4b0b      	ldr	r3, [pc, #44]	; (8028464 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8028438:	689b      	ldr	r3, [r3, #8]
 802843a:	4a0a      	ldr	r2, [pc, #40]	; (8028464 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802843c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8028440:	6093      	str	r3, [r2, #8]
 8028442:	4b08      	ldr	r3, [pc, #32]	; (8028464 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8028444:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8028446:	687b      	ldr	r3, [r7, #4]
 8028448:	68db      	ldr	r3, [r3, #12]
 802844a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 802844e:	4905      	ldr	r1, [pc, #20]	; (8028464 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8028450:	4313      	orrs	r3, r2
 8028452:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8028454:	2300      	movs	r3, #0
}
 8028456:	4618      	mov	r0, r3
 8028458:	3718      	adds	r7, #24
 802845a:	46bd      	mov	sp, r7
 802845c:	bd80      	pop	{r7, pc}
 802845e:	bf00      	nop
 8028460:	42470068 	.word	0x42470068
 8028464:	40023800 	.word	0x40023800
 8028468:	40007000 	.word	0x40007000
 802846c:	42470e40 	.word	0x42470e40

08028470 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8028470:	b580      	push	{r7, lr}
 8028472:	b082      	sub	sp, #8
 8028474:	af00      	add	r7, sp, #0
 8028476:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8028478:	687b      	ldr	r3, [r7, #4]
 802847a:	2b00      	cmp	r3, #0
 802847c:	d101      	bne.n	8028482 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 802847e:	2301      	movs	r3, #1
 8028480:	e083      	b.n	802858a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8028482:	687b      	ldr	r3, [r7, #4]
 8028484:	7f5b      	ldrb	r3, [r3, #29]
 8028486:	b2db      	uxtb	r3, r3
 8028488:	2b00      	cmp	r3, #0
 802848a:	d105      	bne.n	8028498 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 802848c:	687b      	ldr	r3, [r7, #4]
 802848e:	2200      	movs	r2, #0
 8028490:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8028492:	6878      	ldr	r0, [r7, #4]
 8028494:	f7f9 ffbc 	bl	8022410 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8028498:	687b      	ldr	r3, [r7, #4]
 802849a:	2202      	movs	r2, #2
 802849c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 802849e:	687b      	ldr	r3, [r7, #4]
 80284a0:	681b      	ldr	r3, [r3, #0]
 80284a2:	22ca      	movs	r2, #202	; 0xca
 80284a4:	625a      	str	r2, [r3, #36]	; 0x24
 80284a6:	687b      	ldr	r3, [r7, #4]
 80284a8:	681b      	ldr	r3, [r3, #0]
 80284aa:	2253      	movs	r2, #83	; 0x53
 80284ac:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80284ae:	6878      	ldr	r0, [r7, #4]
 80284b0:	f000 f9fb 	bl	80288aa <RTC_EnterInitMode>
 80284b4:	4603      	mov	r3, r0
 80284b6:	2b00      	cmp	r3, #0
 80284b8:	d008      	beq.n	80284cc <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80284ba:	687b      	ldr	r3, [r7, #4]
 80284bc:	681b      	ldr	r3, [r3, #0]
 80284be:	22ff      	movs	r2, #255	; 0xff
 80284c0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80284c2:	687b      	ldr	r3, [r7, #4]
 80284c4:	2204      	movs	r2, #4
 80284c6:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80284c8:	2301      	movs	r3, #1
 80284ca:	e05e      	b.n	802858a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80284cc:	687b      	ldr	r3, [r7, #4]
 80284ce:	681b      	ldr	r3, [r3, #0]
 80284d0:	689b      	ldr	r3, [r3, #8]
 80284d2:	687a      	ldr	r2, [r7, #4]
 80284d4:	6812      	ldr	r2, [r2, #0]
 80284d6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80284da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80284de:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80284e0:	687b      	ldr	r3, [r7, #4]
 80284e2:	681b      	ldr	r3, [r3, #0]
 80284e4:	6899      	ldr	r1, [r3, #8]
 80284e6:	687b      	ldr	r3, [r7, #4]
 80284e8:	685a      	ldr	r2, [r3, #4]
 80284ea:	687b      	ldr	r3, [r7, #4]
 80284ec:	691b      	ldr	r3, [r3, #16]
 80284ee:	431a      	orrs	r2, r3
 80284f0:	687b      	ldr	r3, [r7, #4]
 80284f2:	695b      	ldr	r3, [r3, #20]
 80284f4:	431a      	orrs	r2, r3
 80284f6:	687b      	ldr	r3, [r7, #4]
 80284f8:	681b      	ldr	r3, [r3, #0]
 80284fa:	430a      	orrs	r2, r1
 80284fc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80284fe:	687b      	ldr	r3, [r7, #4]
 8028500:	681b      	ldr	r3, [r3, #0]
 8028502:	687a      	ldr	r2, [r7, #4]
 8028504:	68d2      	ldr	r2, [r2, #12]
 8028506:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8028508:	687b      	ldr	r3, [r7, #4]
 802850a:	681b      	ldr	r3, [r3, #0]
 802850c:	6919      	ldr	r1, [r3, #16]
 802850e:	687b      	ldr	r3, [r7, #4]
 8028510:	689b      	ldr	r3, [r3, #8]
 8028512:	041a      	lsls	r2, r3, #16
 8028514:	687b      	ldr	r3, [r7, #4]
 8028516:	681b      	ldr	r3, [r3, #0]
 8028518:	430a      	orrs	r2, r1
 802851a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 802851c:	687b      	ldr	r3, [r7, #4]
 802851e:	681b      	ldr	r3, [r3, #0]
 8028520:	68da      	ldr	r2, [r3, #12]
 8028522:	687b      	ldr	r3, [r7, #4]
 8028524:	681b      	ldr	r3, [r3, #0]
 8028526:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 802852a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 802852c:	687b      	ldr	r3, [r7, #4]
 802852e:	681b      	ldr	r3, [r3, #0]
 8028530:	689b      	ldr	r3, [r3, #8]
 8028532:	f003 0320 	and.w	r3, r3, #32
 8028536:	2b00      	cmp	r3, #0
 8028538:	d10e      	bne.n	8028558 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 802853a:	6878      	ldr	r0, [r7, #4]
 802853c:	f000 f98d 	bl	802885a <HAL_RTC_WaitForSynchro>
 8028540:	4603      	mov	r3, r0
 8028542:	2b00      	cmp	r3, #0
 8028544:	d008      	beq.n	8028558 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8028546:	687b      	ldr	r3, [r7, #4]
 8028548:	681b      	ldr	r3, [r3, #0]
 802854a:	22ff      	movs	r2, #255	; 0xff
 802854c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 802854e:	687b      	ldr	r3, [r7, #4]
 8028550:	2204      	movs	r2, #4
 8028552:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8028554:	2301      	movs	r3, #1
 8028556:	e018      	b.n	802858a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8028558:	687b      	ldr	r3, [r7, #4]
 802855a:	681b      	ldr	r3, [r3, #0]
 802855c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 802855e:	687b      	ldr	r3, [r7, #4]
 8028560:	681b      	ldr	r3, [r3, #0]
 8028562:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8028566:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8028568:	687b      	ldr	r3, [r7, #4]
 802856a:	681b      	ldr	r3, [r3, #0]
 802856c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 802856e:	687b      	ldr	r3, [r7, #4]
 8028570:	699a      	ldr	r2, [r3, #24]
 8028572:	687b      	ldr	r3, [r7, #4]
 8028574:	681b      	ldr	r3, [r3, #0]
 8028576:	430a      	orrs	r2, r1
 8028578:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 802857a:	687b      	ldr	r3, [r7, #4]
 802857c:	681b      	ldr	r3, [r3, #0]
 802857e:	22ff      	movs	r2, #255	; 0xff
 8028580:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8028582:	687b      	ldr	r3, [r7, #4]
 8028584:	2201      	movs	r2, #1
 8028586:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8028588:	2300      	movs	r3, #0
  }
}
 802858a:	4618      	mov	r0, r3
 802858c:	3708      	adds	r7, #8
 802858e:	46bd      	mov	sp, r7
 8028590:	bd80      	pop	{r7, pc}

08028592 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8028592:	b590      	push	{r4, r7, lr}
 8028594:	b087      	sub	sp, #28
 8028596:	af00      	add	r7, sp, #0
 8028598:	60f8      	str	r0, [r7, #12]
 802859a:	60b9      	str	r1, [r7, #8]
 802859c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 802859e:	2300      	movs	r3, #0
 80285a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80285a2:	68fb      	ldr	r3, [r7, #12]
 80285a4:	7f1b      	ldrb	r3, [r3, #28]
 80285a6:	2b01      	cmp	r3, #1
 80285a8:	d101      	bne.n	80285ae <HAL_RTC_SetTime+0x1c>
 80285aa:	2302      	movs	r3, #2
 80285ac:	e0aa      	b.n	8028704 <HAL_RTC_SetTime+0x172>
 80285ae:	68fb      	ldr	r3, [r7, #12]
 80285b0:	2201      	movs	r2, #1
 80285b2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80285b4:	68fb      	ldr	r3, [r7, #12]
 80285b6:	2202      	movs	r2, #2
 80285b8:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80285ba:	687b      	ldr	r3, [r7, #4]
 80285bc:	2b00      	cmp	r3, #0
 80285be:	d126      	bne.n	802860e <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80285c0:	68fb      	ldr	r3, [r7, #12]
 80285c2:	681b      	ldr	r3, [r3, #0]
 80285c4:	689b      	ldr	r3, [r3, #8]
 80285c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80285ca:	2b00      	cmp	r3, #0
 80285cc:	d102      	bne.n	80285d4 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80285ce:	68bb      	ldr	r3, [r7, #8]
 80285d0:	2200      	movs	r2, #0
 80285d2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80285d4:	68bb      	ldr	r3, [r7, #8]
 80285d6:	781b      	ldrb	r3, [r3, #0]
 80285d8:	4618      	mov	r0, r3
 80285da:	f000 f992 	bl	8028902 <RTC_ByteToBcd2>
 80285de:	4603      	mov	r3, r0
 80285e0:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80285e2:	68bb      	ldr	r3, [r7, #8]
 80285e4:	785b      	ldrb	r3, [r3, #1]
 80285e6:	4618      	mov	r0, r3
 80285e8:	f000 f98b 	bl	8028902 <RTC_ByteToBcd2>
 80285ec:	4603      	mov	r3, r0
 80285ee:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80285f0:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80285f2:	68bb      	ldr	r3, [r7, #8]
 80285f4:	789b      	ldrb	r3, [r3, #2]
 80285f6:	4618      	mov	r0, r3
 80285f8:	f000 f983 	bl	8028902 <RTC_ByteToBcd2>
 80285fc:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80285fe:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8028602:	68bb      	ldr	r3, [r7, #8]
 8028604:	78db      	ldrb	r3, [r3, #3]
 8028606:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8028608:	4313      	orrs	r3, r2
 802860a:	617b      	str	r3, [r7, #20]
 802860c:	e018      	b.n	8028640 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 802860e:	68fb      	ldr	r3, [r7, #12]
 8028610:	681b      	ldr	r3, [r3, #0]
 8028612:	689b      	ldr	r3, [r3, #8]
 8028614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8028618:	2b00      	cmp	r3, #0
 802861a:	d102      	bne.n	8028622 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 802861c:	68bb      	ldr	r3, [r7, #8]
 802861e:	2200      	movs	r2, #0
 8028620:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8028622:	68bb      	ldr	r3, [r7, #8]
 8028624:	781b      	ldrb	r3, [r3, #0]
 8028626:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8028628:	68bb      	ldr	r3, [r7, #8]
 802862a:	785b      	ldrb	r3, [r3, #1]
 802862c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 802862e:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8028630:	68ba      	ldr	r2, [r7, #8]
 8028632:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8028634:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8028636:	68bb      	ldr	r3, [r7, #8]
 8028638:	78db      	ldrb	r3, [r3, #3]
 802863a:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 802863c:	4313      	orrs	r3, r2
 802863e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8028640:	68fb      	ldr	r3, [r7, #12]
 8028642:	681b      	ldr	r3, [r3, #0]
 8028644:	22ca      	movs	r2, #202	; 0xca
 8028646:	625a      	str	r2, [r3, #36]	; 0x24
 8028648:	68fb      	ldr	r3, [r7, #12]
 802864a:	681b      	ldr	r3, [r3, #0]
 802864c:	2253      	movs	r2, #83	; 0x53
 802864e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8028650:	68f8      	ldr	r0, [r7, #12]
 8028652:	f000 f92a 	bl	80288aa <RTC_EnterInitMode>
 8028656:	4603      	mov	r3, r0
 8028658:	2b00      	cmp	r3, #0
 802865a:	d00b      	beq.n	8028674 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 802865c:	68fb      	ldr	r3, [r7, #12]
 802865e:	681b      	ldr	r3, [r3, #0]
 8028660:	22ff      	movs	r2, #255	; 0xff
 8028662:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8028664:	68fb      	ldr	r3, [r7, #12]
 8028666:	2204      	movs	r2, #4
 8028668:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 802866a:	68fb      	ldr	r3, [r7, #12]
 802866c:	2200      	movs	r2, #0
 802866e:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8028670:	2301      	movs	r3, #1
 8028672:	e047      	b.n	8028704 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8028674:	68fb      	ldr	r3, [r7, #12]
 8028676:	681a      	ldr	r2, [r3, #0]
 8028678:	697b      	ldr	r3, [r7, #20]
 802867a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 802867e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8028682:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8028684:	68fb      	ldr	r3, [r7, #12]
 8028686:	681b      	ldr	r3, [r3, #0]
 8028688:	689a      	ldr	r2, [r3, #8]
 802868a:	68fb      	ldr	r3, [r7, #12]
 802868c:	681b      	ldr	r3, [r3, #0]
 802868e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8028692:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8028694:	68fb      	ldr	r3, [r7, #12]
 8028696:	681b      	ldr	r3, [r3, #0]
 8028698:	6899      	ldr	r1, [r3, #8]
 802869a:	68bb      	ldr	r3, [r7, #8]
 802869c:	68da      	ldr	r2, [r3, #12]
 802869e:	68bb      	ldr	r3, [r7, #8]
 80286a0:	691b      	ldr	r3, [r3, #16]
 80286a2:	431a      	orrs	r2, r3
 80286a4:	68fb      	ldr	r3, [r7, #12]
 80286a6:	681b      	ldr	r3, [r3, #0]
 80286a8:	430a      	orrs	r2, r1
 80286aa:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80286ac:	68fb      	ldr	r3, [r7, #12]
 80286ae:	681b      	ldr	r3, [r3, #0]
 80286b0:	68da      	ldr	r2, [r3, #12]
 80286b2:	68fb      	ldr	r3, [r7, #12]
 80286b4:	681b      	ldr	r3, [r3, #0]
 80286b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80286ba:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80286bc:	68fb      	ldr	r3, [r7, #12]
 80286be:	681b      	ldr	r3, [r3, #0]
 80286c0:	689b      	ldr	r3, [r3, #8]
 80286c2:	f003 0320 	and.w	r3, r3, #32
 80286c6:	2b00      	cmp	r3, #0
 80286c8:	d111      	bne.n	80286ee <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80286ca:	68f8      	ldr	r0, [r7, #12]
 80286cc:	f000 f8c5 	bl	802885a <HAL_RTC_WaitForSynchro>
 80286d0:	4603      	mov	r3, r0
 80286d2:	2b00      	cmp	r3, #0
 80286d4:	d00b      	beq.n	80286ee <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80286d6:	68fb      	ldr	r3, [r7, #12]
 80286d8:	681b      	ldr	r3, [r3, #0]
 80286da:	22ff      	movs	r2, #255	; 0xff
 80286dc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80286de:	68fb      	ldr	r3, [r7, #12]
 80286e0:	2204      	movs	r2, #4
 80286e2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80286e4:	68fb      	ldr	r3, [r7, #12]
 80286e6:	2200      	movs	r2, #0
 80286e8:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80286ea:	2301      	movs	r3, #1
 80286ec:	e00a      	b.n	8028704 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80286ee:	68fb      	ldr	r3, [r7, #12]
 80286f0:	681b      	ldr	r3, [r3, #0]
 80286f2:	22ff      	movs	r2, #255	; 0xff
 80286f4:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80286f6:	68fb      	ldr	r3, [r7, #12]
 80286f8:	2201      	movs	r2, #1
 80286fa:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80286fc:	68fb      	ldr	r3, [r7, #12]
 80286fe:	2200      	movs	r2, #0
 8028700:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8028702:	2300      	movs	r3, #0
  }
}
 8028704:	4618      	mov	r0, r3
 8028706:	371c      	adds	r7, #28
 8028708:	46bd      	mov	sp, r7
 802870a:	bd90      	pop	{r4, r7, pc}

0802870c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 802870c:	b590      	push	{r4, r7, lr}
 802870e:	b087      	sub	sp, #28
 8028710:	af00      	add	r7, sp, #0
 8028712:	60f8      	str	r0, [r7, #12]
 8028714:	60b9      	str	r1, [r7, #8]
 8028716:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8028718:	2300      	movs	r3, #0
 802871a:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 802871c:	68fb      	ldr	r3, [r7, #12]
 802871e:	7f1b      	ldrb	r3, [r3, #28]
 8028720:	2b01      	cmp	r3, #1
 8028722:	d101      	bne.n	8028728 <HAL_RTC_SetDate+0x1c>
 8028724:	2302      	movs	r3, #2
 8028726:	e094      	b.n	8028852 <HAL_RTC_SetDate+0x146>
 8028728:	68fb      	ldr	r3, [r7, #12]
 802872a:	2201      	movs	r2, #1
 802872c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 802872e:	68fb      	ldr	r3, [r7, #12]
 8028730:	2202      	movs	r2, #2
 8028732:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8028734:	687b      	ldr	r3, [r7, #4]
 8028736:	2b00      	cmp	r3, #0
 8028738:	d10e      	bne.n	8028758 <HAL_RTC_SetDate+0x4c>
 802873a:	68bb      	ldr	r3, [r7, #8]
 802873c:	785b      	ldrb	r3, [r3, #1]
 802873e:	f003 0310 	and.w	r3, r3, #16
 8028742:	2b00      	cmp	r3, #0
 8028744:	d008      	beq.n	8028758 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8028746:	68bb      	ldr	r3, [r7, #8]
 8028748:	785b      	ldrb	r3, [r3, #1]
 802874a:	f023 0310 	bic.w	r3, r3, #16
 802874e:	b2db      	uxtb	r3, r3
 8028750:	330a      	adds	r3, #10
 8028752:	b2da      	uxtb	r2, r3
 8028754:	68bb      	ldr	r3, [r7, #8]
 8028756:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8028758:	687b      	ldr	r3, [r7, #4]
 802875a:	2b00      	cmp	r3, #0
 802875c:	d11c      	bne.n	8028798 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 802875e:	68bb      	ldr	r3, [r7, #8]
 8028760:	78db      	ldrb	r3, [r3, #3]
 8028762:	4618      	mov	r0, r3
 8028764:	f000 f8cd 	bl	8028902 <RTC_ByteToBcd2>
 8028768:	4603      	mov	r3, r0
 802876a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 802876c:	68bb      	ldr	r3, [r7, #8]
 802876e:	785b      	ldrb	r3, [r3, #1]
 8028770:	4618      	mov	r0, r3
 8028772:	f000 f8c6 	bl	8028902 <RTC_ByteToBcd2>
 8028776:	4603      	mov	r3, r0
 8028778:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 802877a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 802877c:	68bb      	ldr	r3, [r7, #8]
 802877e:	789b      	ldrb	r3, [r3, #2]
 8028780:	4618      	mov	r0, r3
 8028782:	f000 f8be 	bl	8028902 <RTC_ByteToBcd2>
 8028786:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8028788:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 802878c:	68bb      	ldr	r3, [r7, #8]
 802878e:	781b      	ldrb	r3, [r3, #0]
 8028790:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8028792:	4313      	orrs	r3, r2
 8028794:	617b      	str	r3, [r7, #20]
 8028796:	e00e      	b.n	80287b6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8028798:	68bb      	ldr	r3, [r7, #8]
 802879a:	78db      	ldrb	r3, [r3, #3]
 802879c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 802879e:	68bb      	ldr	r3, [r7, #8]
 80287a0:	785b      	ldrb	r3, [r3, #1]
 80287a2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80287a4:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80287a6:	68ba      	ldr	r2, [r7, #8]
 80287a8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80287aa:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80287ac:	68bb      	ldr	r3, [r7, #8]
 80287ae:	781b      	ldrb	r3, [r3, #0]
 80287b0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80287b2:	4313      	orrs	r3, r2
 80287b4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80287b6:	68fb      	ldr	r3, [r7, #12]
 80287b8:	681b      	ldr	r3, [r3, #0]
 80287ba:	22ca      	movs	r2, #202	; 0xca
 80287bc:	625a      	str	r2, [r3, #36]	; 0x24
 80287be:	68fb      	ldr	r3, [r7, #12]
 80287c0:	681b      	ldr	r3, [r3, #0]
 80287c2:	2253      	movs	r2, #83	; 0x53
 80287c4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80287c6:	68f8      	ldr	r0, [r7, #12]
 80287c8:	f000 f86f 	bl	80288aa <RTC_EnterInitMode>
 80287cc:	4603      	mov	r3, r0
 80287ce:	2b00      	cmp	r3, #0
 80287d0:	d00b      	beq.n	80287ea <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80287d2:	68fb      	ldr	r3, [r7, #12]
 80287d4:	681b      	ldr	r3, [r3, #0]
 80287d6:	22ff      	movs	r2, #255	; 0xff
 80287d8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80287da:	68fb      	ldr	r3, [r7, #12]
 80287dc:	2204      	movs	r2, #4
 80287de:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80287e0:	68fb      	ldr	r3, [r7, #12]
 80287e2:	2200      	movs	r2, #0
 80287e4:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80287e6:	2301      	movs	r3, #1
 80287e8:	e033      	b.n	8028852 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80287ea:	68fb      	ldr	r3, [r7, #12]
 80287ec:	681a      	ldr	r2, [r3, #0]
 80287ee:	697b      	ldr	r3, [r7, #20]
 80287f0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80287f4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80287f8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80287fa:	68fb      	ldr	r3, [r7, #12]
 80287fc:	681b      	ldr	r3, [r3, #0]
 80287fe:	68da      	ldr	r2, [r3, #12]
 8028800:	68fb      	ldr	r3, [r7, #12]
 8028802:	681b      	ldr	r3, [r3, #0]
 8028804:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8028808:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 802880a:	68fb      	ldr	r3, [r7, #12]
 802880c:	681b      	ldr	r3, [r3, #0]
 802880e:	689b      	ldr	r3, [r3, #8]
 8028810:	f003 0320 	and.w	r3, r3, #32
 8028814:	2b00      	cmp	r3, #0
 8028816:	d111      	bne.n	802883c <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8028818:	68f8      	ldr	r0, [r7, #12]
 802881a:	f000 f81e 	bl	802885a <HAL_RTC_WaitForSynchro>
 802881e:	4603      	mov	r3, r0
 8028820:	2b00      	cmp	r3, #0
 8028822:	d00b      	beq.n	802883c <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8028824:	68fb      	ldr	r3, [r7, #12]
 8028826:	681b      	ldr	r3, [r3, #0]
 8028828:	22ff      	movs	r2, #255	; 0xff
 802882a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 802882c:	68fb      	ldr	r3, [r7, #12]
 802882e:	2204      	movs	r2, #4
 8028830:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8028832:	68fb      	ldr	r3, [r7, #12]
 8028834:	2200      	movs	r2, #0
 8028836:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8028838:	2301      	movs	r3, #1
 802883a:	e00a      	b.n	8028852 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 802883c:	68fb      	ldr	r3, [r7, #12]
 802883e:	681b      	ldr	r3, [r3, #0]
 8028840:	22ff      	movs	r2, #255	; 0xff
 8028842:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8028844:	68fb      	ldr	r3, [r7, #12]
 8028846:	2201      	movs	r2, #1
 8028848:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 802884a:	68fb      	ldr	r3, [r7, #12]
 802884c:	2200      	movs	r2, #0
 802884e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8028850:	2300      	movs	r3, #0
  }
}
 8028852:	4618      	mov	r0, r3
 8028854:	371c      	adds	r7, #28
 8028856:	46bd      	mov	sp, r7
 8028858:	bd90      	pop	{r4, r7, pc}

0802885a <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 802885a:	b580      	push	{r7, lr}
 802885c:	b084      	sub	sp, #16
 802885e:	af00      	add	r7, sp, #0
 8028860:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8028862:	2300      	movs	r3, #0
 8028864:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8028866:	687b      	ldr	r3, [r7, #4]
 8028868:	681b      	ldr	r3, [r3, #0]
 802886a:	68da      	ldr	r2, [r3, #12]
 802886c:	687b      	ldr	r3, [r7, #4]
 802886e:	681b      	ldr	r3, [r3, #0]
 8028870:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8028874:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8028876:	f7fa fdc5 	bl	8023404 <HAL_GetTick>
 802887a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 802887c:	e009      	b.n	8028892 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 802887e:	f7fa fdc1 	bl	8023404 <HAL_GetTick>
 8028882:	4602      	mov	r2, r0
 8028884:	68fb      	ldr	r3, [r7, #12]
 8028886:	1ad3      	subs	r3, r2, r3
 8028888:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802888c:	d901      	bls.n	8028892 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 802888e:	2303      	movs	r3, #3
 8028890:	e007      	b.n	80288a2 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8028892:	687b      	ldr	r3, [r7, #4]
 8028894:	681b      	ldr	r3, [r3, #0]
 8028896:	68db      	ldr	r3, [r3, #12]
 8028898:	f003 0320 	and.w	r3, r3, #32
 802889c:	2b00      	cmp	r3, #0
 802889e:	d0ee      	beq.n	802887e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80288a0:	2300      	movs	r3, #0
}
 80288a2:	4618      	mov	r0, r3
 80288a4:	3710      	adds	r7, #16
 80288a6:	46bd      	mov	sp, r7
 80288a8:	bd80      	pop	{r7, pc}

080288aa <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80288aa:	b580      	push	{r7, lr}
 80288ac:	b084      	sub	sp, #16
 80288ae:	af00      	add	r7, sp, #0
 80288b0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80288b2:	2300      	movs	r3, #0
 80288b4:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80288b6:	687b      	ldr	r3, [r7, #4]
 80288b8:	681b      	ldr	r3, [r3, #0]
 80288ba:	68db      	ldr	r3, [r3, #12]
 80288bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80288c0:	2b00      	cmp	r3, #0
 80288c2:	d119      	bne.n	80288f8 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80288c4:	687b      	ldr	r3, [r7, #4]
 80288c6:	681b      	ldr	r3, [r3, #0]
 80288c8:	f04f 32ff 	mov.w	r2, #4294967295
 80288cc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80288ce:	f7fa fd99 	bl	8023404 <HAL_GetTick>
 80288d2:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80288d4:	e009      	b.n	80288ea <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80288d6:	f7fa fd95 	bl	8023404 <HAL_GetTick>
 80288da:	4602      	mov	r2, r0
 80288dc:	68fb      	ldr	r3, [r7, #12]
 80288de:	1ad3      	subs	r3, r2, r3
 80288e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80288e4:	d901      	bls.n	80288ea <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80288e6:	2303      	movs	r3, #3
 80288e8:	e007      	b.n	80288fa <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80288ea:	687b      	ldr	r3, [r7, #4]
 80288ec:	681b      	ldr	r3, [r3, #0]
 80288ee:	68db      	ldr	r3, [r3, #12]
 80288f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80288f4:	2b00      	cmp	r3, #0
 80288f6:	d0ee      	beq.n	80288d6 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80288f8:	2300      	movs	r3, #0
}
 80288fa:	4618      	mov	r0, r3
 80288fc:	3710      	adds	r7, #16
 80288fe:	46bd      	mov	sp, r7
 8028900:	bd80      	pop	{r7, pc}

08028902 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8028902:	b480      	push	{r7}
 8028904:	b085      	sub	sp, #20
 8028906:	af00      	add	r7, sp, #0
 8028908:	4603      	mov	r3, r0
 802890a:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 802890c:	2300      	movs	r3, #0
 802890e:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8028910:	e005      	b.n	802891e <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8028912:	68fb      	ldr	r3, [r7, #12]
 8028914:	3301      	adds	r3, #1
 8028916:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8028918:	79fb      	ldrb	r3, [r7, #7]
 802891a:	3b0a      	subs	r3, #10
 802891c:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 802891e:	79fb      	ldrb	r3, [r7, #7]
 8028920:	2b09      	cmp	r3, #9
 8028922:	d8f6      	bhi.n	8028912 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8028924:	68fb      	ldr	r3, [r7, #12]
 8028926:	b2db      	uxtb	r3, r3
 8028928:	011b      	lsls	r3, r3, #4
 802892a:	b2da      	uxtb	r2, r3
 802892c:	79fb      	ldrb	r3, [r7, #7]
 802892e:	4313      	orrs	r3, r2
 8028930:	b2db      	uxtb	r3, r3
}
 8028932:	4618      	mov	r0, r3
 8028934:	3714      	adds	r7, #20
 8028936:	46bd      	mov	sp, r7
 8028938:	f85d 7b04 	ldr.w	r7, [sp], #4
 802893c:	4770      	bx	lr

0802893e <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 802893e:	b580      	push	{r7, lr}
 8028940:	b082      	sub	sp, #8
 8028942:	af00      	add	r7, sp, #0
 8028944:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8028946:	687b      	ldr	r3, [r7, #4]
 8028948:	2b00      	cmp	r3, #0
 802894a:	d101      	bne.n	8028950 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 802894c:	2301      	movs	r3, #1
 802894e:	e022      	b.n	8028996 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8028950:	687b      	ldr	r3, [r7, #4]
 8028952:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8028956:	b2db      	uxtb	r3, r3
 8028958:	2b00      	cmp	r3, #0
 802895a:	d105      	bne.n	8028968 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 802895c:	687b      	ldr	r3, [r7, #4]
 802895e:	2200      	movs	r2, #0
 8028960:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8028962:	6878      	ldr	r0, [r7, #4]
 8028964:	f7f9 fd8a 	bl	802247c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8028968:	687b      	ldr	r3, [r7, #4]
 802896a:	2203      	movs	r2, #3
 802896c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8028970:	6878      	ldr	r0, [r7, #4]
 8028972:	f000 f815 	bl	80289a0 <HAL_SD_InitCard>
 8028976:	4603      	mov	r3, r0
 8028978:	2b00      	cmp	r3, #0
 802897a:	d001      	beq.n	8028980 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 802897c:	2301      	movs	r3, #1
 802897e:	e00a      	b.n	8028996 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8028980:	687b      	ldr	r3, [r7, #4]
 8028982:	2200      	movs	r2, #0
 8028984:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8028986:	687b      	ldr	r3, [r7, #4]
 8028988:	2200      	movs	r2, #0
 802898a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 802898c:	687b      	ldr	r3, [r7, #4]
 802898e:	2201      	movs	r2, #1
 8028990:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8028994:	2300      	movs	r3, #0
}
 8028996:	4618      	mov	r0, r3
 8028998:	3708      	adds	r7, #8
 802899a:	46bd      	mov	sp, r7
 802899c:	bd80      	pop	{r7, pc}
	...

080289a0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80289a0:	b5b0      	push	{r4, r5, r7, lr}
 80289a2:	b08e      	sub	sp, #56	; 0x38
 80289a4:	af04      	add	r7, sp, #16
 80289a6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80289a8:	2300      	movs	r3, #0
 80289aa:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80289ac:	2300      	movs	r3, #0
 80289ae:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80289b0:	2300      	movs	r3, #0
 80289b2:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80289b4:	2300      	movs	r3, #0
 80289b6:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80289b8:	2300      	movs	r3, #0
 80289ba:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80289bc:	2376      	movs	r3, #118	; 0x76
 80289be:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80289c0:	687b      	ldr	r3, [r7, #4]
 80289c2:	681d      	ldr	r5, [r3, #0]
 80289c4:	466c      	mov	r4, sp
 80289c6:	f107 0314 	add.w	r3, r7, #20
 80289ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80289ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80289d2:	f107 0308 	add.w	r3, r7, #8
 80289d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80289d8:	4628      	mov	r0, r5
 80289da:	f002 ffcf 	bl	802b97c <SDIO_Init>
 80289de:	4603      	mov	r3, r0
 80289e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80289e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80289e8:	2b00      	cmp	r3, #0
 80289ea:	d001      	beq.n	80289f0 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80289ec:	2301      	movs	r3, #1
 80289ee:	e031      	b.n	8028a54 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80289f0:	4b1a      	ldr	r3, [pc, #104]	; (8028a5c <HAL_SD_InitCard+0xbc>)
 80289f2:	2200      	movs	r2, #0
 80289f4:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80289f6:	687b      	ldr	r3, [r7, #4]
 80289f8:	681b      	ldr	r3, [r3, #0]
 80289fa:	4618      	mov	r0, r3
 80289fc:	f003 f807 	bl	802ba0e <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8028a00:	4b16      	ldr	r3, [pc, #88]	; (8028a5c <HAL_SD_InitCard+0xbc>)
 8028a02:	2201      	movs	r2, #1
 8028a04:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8028a06:	6878      	ldr	r0, [r7, #4]
 8028a08:	f000 ff80 	bl	802990c <SD_PowerON>
 8028a0c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8028a0e:	6a3b      	ldr	r3, [r7, #32]
 8028a10:	2b00      	cmp	r3, #0
 8028a12:	d00b      	beq.n	8028a2c <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8028a14:	687b      	ldr	r3, [r7, #4]
 8028a16:	2201      	movs	r2, #1
 8028a18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8028a1c:	687b      	ldr	r3, [r7, #4]
 8028a1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8028a20:	6a3b      	ldr	r3, [r7, #32]
 8028a22:	431a      	orrs	r2, r3
 8028a24:	687b      	ldr	r3, [r7, #4]
 8028a26:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8028a28:	2301      	movs	r3, #1
 8028a2a:	e013      	b.n	8028a54 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8028a2c:	6878      	ldr	r0, [r7, #4]
 8028a2e:	f000 fe9f 	bl	8029770 <SD_InitCard>
 8028a32:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8028a34:	6a3b      	ldr	r3, [r7, #32]
 8028a36:	2b00      	cmp	r3, #0
 8028a38:	d00b      	beq.n	8028a52 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8028a3a:	687b      	ldr	r3, [r7, #4]
 8028a3c:	2201      	movs	r2, #1
 8028a3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8028a42:	687b      	ldr	r3, [r7, #4]
 8028a44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8028a46:	6a3b      	ldr	r3, [r7, #32]
 8028a48:	431a      	orrs	r2, r3
 8028a4a:	687b      	ldr	r3, [r7, #4]
 8028a4c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8028a4e:	2301      	movs	r3, #1
 8028a50:	e000      	b.n	8028a54 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8028a52:	2300      	movs	r3, #0
}
 8028a54:	4618      	mov	r0, r3
 8028a56:	3728      	adds	r7, #40	; 0x28
 8028a58:	46bd      	mov	sp, r7
 8028a5a:	bdb0      	pop	{r4, r5, r7, pc}
 8028a5c:	422580a0 	.word	0x422580a0

08028a60 <HAL_SD_DeInit>:
  * @brief  De-Initializes the SD card.
  * @param  hsd: Pointer to SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_DeInit(SD_HandleTypeDef *hsd)
{
 8028a60:	b580      	push	{r7, lr}
 8028a62:	b082      	sub	sp, #8
 8028a64:	af00      	add	r7, sp, #0
 8028a66:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8028a68:	687b      	ldr	r3, [r7, #4]
 8028a6a:	2b00      	cmp	r3, #0
 8028a6c:	d101      	bne.n	8028a72 <HAL_SD_DeInit+0x12>
  {
    return HAL_ERROR;
 8028a6e:	2301      	movs	r3, #1
 8028a70:	e011      	b.n	8028a96 <HAL_SD_DeInit+0x36>
  }

  /* Check the parameters */
  assert_param(IS_SDIO_ALL_INSTANCE(hsd->Instance));

  hsd->State = HAL_SD_STATE_BUSY;
 8028a72:	687b      	ldr	r3, [r7, #4]
 8028a74:	2203      	movs	r2, #3
 8028a76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Set SD power state to off */
  SD_PowerOFF(hsd);
 8028a7a:	6878      	ldr	r0, [r7, #4]
 8028a7c:	f000 ffd4 	bl	8029a28 <SD_PowerOFF>

  /* DeInit the low level hardware */
  hsd->MspDeInitCallback(hsd);
#else
  /* De-Initialize the MSP layer */
  HAL_SD_MspDeInit(hsd);
 8028a80:	6878      	ldr	r0, [r7, #4]
 8028a82:	f7f9 fdeb 	bl	802265c <HAL_SD_MspDeInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */

  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8028a86:	687b      	ldr	r3, [r7, #4]
 8028a88:	2200      	movs	r2, #0
 8028a8a:	639a      	str	r2, [r3, #56]	; 0x38
  hsd->State = HAL_SD_STATE_RESET;
 8028a8c:	687b      	ldr	r3, [r7, #4]
 8028a8e:	2200      	movs	r2, #0
 8028a90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8028a94:	2300      	movs	r3, #0
}
 8028a96:	4618      	mov	r0, r3
 8028a98:	3708      	adds	r7, #8
 8028a9a:	46bd      	mov	sp, r7
 8028a9c:	bd80      	pop	{r7, pc}
	...

08028aa0 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8028aa0:	b580      	push	{r7, lr}
 8028aa2:	b08c      	sub	sp, #48	; 0x30
 8028aa4:	af00      	add	r7, sp, #0
 8028aa6:	60f8      	str	r0, [r7, #12]
 8028aa8:	60b9      	str	r1, [r7, #8]
 8028aaa:	607a      	str	r2, [r7, #4]
 8028aac:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8028aae:	687b      	ldr	r3, [r7, #4]
 8028ab0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8028ab2:	68bb      	ldr	r3, [r7, #8]
 8028ab4:	2b00      	cmp	r3, #0
 8028ab6:	d107      	bne.n	8028ac8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8028ab8:	68fb      	ldr	r3, [r7, #12]
 8028aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028abc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8028ac0:	68fb      	ldr	r3, [r7, #12]
 8028ac2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8028ac4:	2301      	movs	r3, #1
 8028ac6:	e0c9      	b.n	8028c5c <HAL_SD_ReadBlocks_DMA+0x1bc>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8028ac8:	68fb      	ldr	r3, [r7, #12]
 8028aca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8028ace:	b2db      	uxtb	r3, r3
 8028ad0:	2b01      	cmp	r3, #1
 8028ad2:	f040 80c2 	bne.w	8028c5a <HAL_SD_ReadBlocks_DMA+0x1ba>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8028ad6:	68fb      	ldr	r3, [r7, #12]
 8028ad8:	2200      	movs	r2, #0
 8028ada:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8028adc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8028ade:	683b      	ldr	r3, [r7, #0]
 8028ae0:	441a      	add	r2, r3
 8028ae2:	68fb      	ldr	r3, [r7, #12]
 8028ae4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8028ae6:	429a      	cmp	r2, r3
 8028ae8:	d907      	bls.n	8028afa <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8028aea:	68fb      	ldr	r3, [r7, #12]
 8028aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028aee:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8028af2:	68fb      	ldr	r3, [r7, #12]
 8028af4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8028af6:	2301      	movs	r3, #1
 8028af8:	e0b0      	b.n	8028c5c <HAL_SD_ReadBlocks_DMA+0x1bc>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8028afa:	68fb      	ldr	r3, [r7, #12]
 8028afc:	2203      	movs	r2, #3
 8028afe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8028b02:	68fb      	ldr	r3, [r7, #12]
 8028b04:	681b      	ldr	r3, [r3, #0]
 8028b06:	2200      	movs	r2, #0
 8028b08:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8028b0a:	68fb      	ldr	r3, [r7, #12]
 8028b0c:	681b      	ldr	r3, [r3, #0]
 8028b0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8028b10:	68fa      	ldr	r2, [r7, #12]
 8028b12:	6812      	ldr	r2, [r2, #0]
 8028b14:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8028b18:	f043 0302 	orr.w	r3, r3, #2
 8028b1c:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8028b1e:	68fb      	ldr	r3, [r7, #12]
 8028b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8028b22:	4a50      	ldr	r2, [pc, #320]	; (8028c64 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 8028b24:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8028b26:	68fb      	ldr	r3, [r7, #12]
 8028b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8028b2a:	4a4f      	ldr	r2, [pc, #316]	; (8028c68 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 8028b2c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8028b2e:	68fb      	ldr	r3, [r7, #12]
 8028b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8028b32:	2200      	movs	r2, #0
 8028b34:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8028b36:	68fb      	ldr	r3, [r7, #12]
 8028b38:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8028b3a:	68fb      	ldr	r3, [r7, #12]
 8028b3c:	681b      	ldr	r3, [r3, #0]
 8028b3e:	3380      	adds	r3, #128	; 0x80
 8028b40:	4619      	mov	r1, r3
 8028b42:	68ba      	ldr	r2, [r7, #8]
 8028b44:	683b      	ldr	r3, [r7, #0]
 8028b46:	025b      	lsls	r3, r3, #9
 8028b48:	089b      	lsrs	r3, r3, #2
 8028b4a:	f7fa fec3 	bl	80238d4 <HAL_DMA_Start_IT>
 8028b4e:	4603      	mov	r3, r0
 8028b50:	2b00      	cmp	r3, #0
 8028b52:	d017      	beq.n	8028b84 <HAL_SD_ReadBlocks_DMA+0xe4>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8028b54:	68fb      	ldr	r3, [r7, #12]
 8028b56:	681b      	ldr	r3, [r3, #0]
 8028b58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8028b5a:	68fb      	ldr	r3, [r7, #12]
 8028b5c:	681b      	ldr	r3, [r3, #0]
 8028b5e:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8028b62:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8028b64:	68fb      	ldr	r3, [r7, #12]
 8028b66:	681b      	ldr	r3, [r3, #0]
 8028b68:	4a40      	ldr	r2, [pc, #256]	; (8028c6c <HAL_SD_ReadBlocks_DMA+0x1cc>)
 8028b6a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8028b6c:	68fb      	ldr	r3, [r7, #12]
 8028b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028b70:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8028b74:	68fb      	ldr	r3, [r7, #12]
 8028b76:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8028b78:	68fb      	ldr	r3, [r7, #12]
 8028b7a:	2201      	movs	r2, #1
 8028b7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8028b80:	2301      	movs	r3, #1
 8028b82:	e06b      	b.n	8028c5c <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8028b84:	4b3a      	ldr	r3, [pc, #232]	; (8028c70 <HAL_SD_ReadBlocks_DMA+0x1d0>)
 8028b86:	2201      	movs	r2, #1
 8028b88:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8028b8a:	68fb      	ldr	r3, [r7, #12]
 8028b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8028b8e:	2b01      	cmp	r3, #1
 8028b90:	d002      	beq.n	8028b98 <HAL_SD_ReadBlocks_DMA+0xf8>
      {
        add *= 512U;
 8028b92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8028b94:	025b      	lsls	r3, r3, #9
 8028b96:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8028b98:	68fb      	ldr	r3, [r7, #12]
 8028b9a:	681b      	ldr	r3, [r3, #0]
 8028b9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8028ba0:	4618      	mov	r0, r3
 8028ba2:	f002 ffd5 	bl	802bb50 <SDMMC_CmdBlockLength>
 8028ba6:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 8028ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028baa:	2b00      	cmp	r3, #0
 8028bac:	d00f      	beq.n	8028bce <HAL_SD_ReadBlocks_DMA+0x12e>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8028bae:	68fb      	ldr	r3, [r7, #12]
 8028bb0:	681b      	ldr	r3, [r3, #0]
 8028bb2:	4a2e      	ldr	r2, [pc, #184]	; (8028c6c <HAL_SD_ReadBlocks_DMA+0x1cc>)
 8028bb4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8028bb6:	68fb      	ldr	r3, [r7, #12]
 8028bb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8028bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028bbc:	431a      	orrs	r2, r3
 8028bbe:	68fb      	ldr	r3, [r7, #12]
 8028bc0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8028bc2:	68fb      	ldr	r3, [r7, #12]
 8028bc4:	2201      	movs	r2, #1
 8028bc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 8028bca:	2301      	movs	r3, #1
 8028bcc:	e046      	b.n	8028c5c <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8028bce:	f04f 33ff 	mov.w	r3, #4294967295
 8028bd2:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8028bd4:	683b      	ldr	r3, [r7, #0]
 8028bd6:	025b      	lsls	r3, r3, #9
 8028bd8:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8028bda:	2390      	movs	r3, #144	; 0x90
 8028bdc:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8028bde:	2302      	movs	r3, #2
 8028be0:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8028be2:	2300      	movs	r3, #0
 8028be4:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8028be6:	2301      	movs	r3, #1
 8028be8:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8028bea:	68fb      	ldr	r3, [r7, #12]
 8028bec:	681b      	ldr	r3, [r3, #0]
 8028bee:	f107 0210 	add.w	r2, r7, #16
 8028bf2:	4611      	mov	r1, r2
 8028bf4:	4618      	mov	r0, r3
 8028bf6:	f002 ff7f 	bl	802baf8 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8028bfa:	683b      	ldr	r3, [r7, #0]
 8028bfc:	2b01      	cmp	r3, #1
 8028bfe:	d90a      	bls.n	8028c16 <HAL_SD_ReadBlocks_DMA+0x176>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8028c00:	68fb      	ldr	r3, [r7, #12]
 8028c02:	2282      	movs	r2, #130	; 0x82
 8028c04:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8028c06:	68fb      	ldr	r3, [r7, #12]
 8028c08:	681b      	ldr	r3, [r3, #0]
 8028c0a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8028c0c:	4618      	mov	r0, r3
 8028c0e:	f002 ffe3 	bl	802bbd8 <SDMMC_CmdReadMultiBlock>
 8028c12:	62f8      	str	r0, [r7, #44]	; 0x2c
 8028c14:	e009      	b.n	8028c2a <HAL_SD_ReadBlocks_DMA+0x18a>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8028c16:	68fb      	ldr	r3, [r7, #12]
 8028c18:	2281      	movs	r2, #129	; 0x81
 8028c1a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8028c1c:	68fb      	ldr	r3, [r7, #12]
 8028c1e:	681b      	ldr	r3, [r3, #0]
 8028c20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8028c22:	4618      	mov	r0, r3
 8028c24:	f002 ffb6 	bl	802bb94 <SDMMC_CmdReadSingleBlock>
 8028c28:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8028c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028c2c:	2b00      	cmp	r3, #0
 8028c2e:	d012      	beq.n	8028c56 <HAL_SD_ReadBlocks_DMA+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8028c30:	68fb      	ldr	r3, [r7, #12]
 8028c32:	681b      	ldr	r3, [r3, #0]
 8028c34:	4a0d      	ldr	r2, [pc, #52]	; (8028c6c <HAL_SD_ReadBlocks_DMA+0x1cc>)
 8028c36:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8028c38:	68fb      	ldr	r3, [r7, #12]
 8028c3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8028c3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028c3e:	431a      	orrs	r2, r3
 8028c40:	68fb      	ldr	r3, [r7, #12]
 8028c42:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8028c44:	68fb      	ldr	r3, [r7, #12]
 8028c46:	2201      	movs	r2, #1
 8028c48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8028c4c:	68fb      	ldr	r3, [r7, #12]
 8028c4e:	2200      	movs	r2, #0
 8028c50:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8028c52:	2301      	movs	r3, #1
 8028c54:	e002      	b.n	8028c5c <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      return HAL_OK;
 8028c56:	2300      	movs	r3, #0
 8028c58:	e000      	b.n	8028c5c <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
  }
  else
  {
    return HAL_BUSY;
 8028c5a:	2302      	movs	r3, #2
  }
}
 8028c5c:	4618      	mov	r0, r3
 8028c5e:	3730      	adds	r7, #48	; 0x30
 8028c60:	46bd      	mov	sp, r7
 8028c62:	bd80      	pop	{r7, pc}
 8028c64:	0802957f 	.word	0x0802957f
 8028c68:	080295f1 	.word	0x080295f1
 8028c6c:	004005ff 	.word	0x004005ff
 8028c70:	4225858c 	.word	0x4225858c

08028c74 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8028c74:	b580      	push	{r7, lr}
 8028c76:	b08c      	sub	sp, #48	; 0x30
 8028c78:	af00      	add	r7, sp, #0
 8028c7a:	60f8      	str	r0, [r7, #12]
 8028c7c:	60b9      	str	r1, [r7, #8]
 8028c7e:	607a      	str	r2, [r7, #4]
 8028c80:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8028c82:	687b      	ldr	r3, [r7, #4]
 8028c84:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8028c86:	68bb      	ldr	r3, [r7, #8]
 8028c88:	2b00      	cmp	r3, #0
 8028c8a:	d107      	bne.n	8028c9c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8028c8c:	68fb      	ldr	r3, [r7, #12]
 8028c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028c90:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8028c94:	68fb      	ldr	r3, [r7, #12]
 8028c96:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8028c98:	2301      	movs	r3, #1
 8028c9a:	e0ce      	b.n	8028e3a <HAL_SD_WriteBlocks_DMA+0x1c6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8028c9c:	68fb      	ldr	r3, [r7, #12]
 8028c9e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8028ca2:	b2db      	uxtb	r3, r3
 8028ca4:	2b01      	cmp	r3, #1
 8028ca6:	f040 80c7 	bne.w	8028e38 <HAL_SD_WriteBlocks_DMA+0x1c4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8028caa:	68fb      	ldr	r3, [r7, #12]
 8028cac:	2200      	movs	r2, #0
 8028cae:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8028cb0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8028cb2:	683b      	ldr	r3, [r7, #0]
 8028cb4:	441a      	add	r2, r3
 8028cb6:	68fb      	ldr	r3, [r7, #12]
 8028cb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8028cba:	429a      	cmp	r2, r3
 8028cbc:	d907      	bls.n	8028cce <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8028cbe:	68fb      	ldr	r3, [r7, #12]
 8028cc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028cc2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8028cc6:	68fb      	ldr	r3, [r7, #12]
 8028cc8:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8028cca:	2301      	movs	r3, #1
 8028ccc:	e0b5      	b.n	8028e3a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8028cce:	68fb      	ldr	r3, [r7, #12]
 8028cd0:	2203      	movs	r2, #3
 8028cd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8028cd6:	68fb      	ldr	r3, [r7, #12]
 8028cd8:	681b      	ldr	r3, [r3, #0]
 8028cda:	2200      	movs	r2, #0
 8028cdc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8028cde:	68fb      	ldr	r3, [r7, #12]
 8028ce0:	681b      	ldr	r3, [r3, #0]
 8028ce2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8028ce4:	68fa      	ldr	r2, [r7, #12]
 8028ce6:	6812      	ldr	r2, [r2, #0]
 8028ce8:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8028cec:	f043 0302 	orr.w	r3, r3, #2
 8028cf0:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8028cf2:	68fb      	ldr	r3, [r7, #12]
 8028cf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8028cf6:	4a53      	ldr	r2, [pc, #332]	; (8028e44 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 8028cf8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8028cfa:	68fb      	ldr	r3, [r7, #12]
 8028cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8028cfe:	4a52      	ldr	r2, [pc, #328]	; (8028e48 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 8028d00:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8028d02:	68fb      	ldr	r3, [r7, #12]
 8028d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8028d06:	2200      	movs	r2, #0
 8028d08:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8028d0a:	68fb      	ldr	r3, [r7, #12]
 8028d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8028d0e:	2b01      	cmp	r3, #1
 8028d10:	d002      	beq.n	8028d18 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8028d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8028d14:	025b      	lsls	r3, r3, #9
 8028d16:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8028d18:	68fb      	ldr	r3, [r7, #12]
 8028d1a:	681b      	ldr	r3, [r3, #0]
 8028d1c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8028d20:	4618      	mov	r0, r3
 8028d22:	f002 ff15 	bl	802bb50 <SDMMC_CmdBlockLength>
 8028d26:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8028d28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028d2a:	2b00      	cmp	r3, #0
 8028d2c:	d00f      	beq.n	8028d4e <HAL_SD_WriteBlocks_DMA+0xda>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8028d2e:	68fb      	ldr	r3, [r7, #12]
 8028d30:	681b      	ldr	r3, [r3, #0]
 8028d32:	4a46      	ldr	r2, [pc, #280]	; (8028e4c <HAL_SD_WriteBlocks_DMA+0x1d8>)
 8028d34:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8028d36:	68fb      	ldr	r3, [r7, #12]
 8028d38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8028d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028d3c:	431a      	orrs	r2, r3
 8028d3e:	68fb      	ldr	r3, [r7, #12]
 8028d40:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8028d42:	68fb      	ldr	r3, [r7, #12]
 8028d44:	2201      	movs	r2, #1
 8028d46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8028d4a:	2301      	movs	r3, #1
 8028d4c:	e075      	b.n	8028e3a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8028d4e:	683b      	ldr	r3, [r7, #0]
 8028d50:	2b01      	cmp	r3, #1
 8028d52:	d90a      	bls.n	8028d6a <HAL_SD_WriteBlocks_DMA+0xf6>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8028d54:	68fb      	ldr	r3, [r7, #12]
 8028d56:	22a0      	movs	r2, #160	; 0xa0
 8028d58:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8028d5a:	68fb      	ldr	r3, [r7, #12]
 8028d5c:	681b      	ldr	r3, [r3, #0]
 8028d5e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8028d60:	4618      	mov	r0, r3
 8028d62:	f002 ff7d 	bl	802bc60 <SDMMC_CmdWriteMultiBlock>
 8028d66:	62f8      	str	r0, [r7, #44]	; 0x2c
 8028d68:	e009      	b.n	8028d7e <HAL_SD_WriteBlocks_DMA+0x10a>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8028d6a:	68fb      	ldr	r3, [r7, #12]
 8028d6c:	2290      	movs	r2, #144	; 0x90
 8028d6e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8028d70:	68fb      	ldr	r3, [r7, #12]
 8028d72:	681b      	ldr	r3, [r3, #0]
 8028d74:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8028d76:	4618      	mov	r0, r3
 8028d78:	f002 ff50 	bl	802bc1c <SDMMC_CmdWriteSingleBlock>
 8028d7c:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8028d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028d80:	2b00      	cmp	r3, #0
 8028d82:	d012      	beq.n	8028daa <HAL_SD_WriteBlocks_DMA+0x136>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8028d84:	68fb      	ldr	r3, [r7, #12]
 8028d86:	681b      	ldr	r3, [r3, #0]
 8028d88:	4a30      	ldr	r2, [pc, #192]	; (8028e4c <HAL_SD_WriteBlocks_DMA+0x1d8>)
 8028d8a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8028d8c:	68fb      	ldr	r3, [r7, #12]
 8028d8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8028d90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028d92:	431a      	orrs	r2, r3
 8028d94:	68fb      	ldr	r3, [r7, #12]
 8028d96:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8028d98:	68fb      	ldr	r3, [r7, #12]
 8028d9a:	2201      	movs	r2, #1
 8028d9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8028da0:	68fb      	ldr	r3, [r7, #12]
 8028da2:	2200      	movs	r2, #0
 8028da4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8028da6:	2301      	movs	r3, #1
 8028da8:	e047      	b.n	8028e3a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8028daa:	4b29      	ldr	r3, [pc, #164]	; (8028e50 <HAL_SD_WriteBlocks_DMA+0x1dc>)
 8028dac:	2201      	movs	r2, #1
 8028dae:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8028db0:	68fb      	ldr	r3, [r7, #12]
 8028db2:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8028db4:	68b9      	ldr	r1, [r7, #8]
 8028db6:	68fb      	ldr	r3, [r7, #12]
 8028db8:	681b      	ldr	r3, [r3, #0]
 8028dba:	3380      	adds	r3, #128	; 0x80
 8028dbc:	461a      	mov	r2, r3
 8028dbe:	683b      	ldr	r3, [r7, #0]
 8028dc0:	025b      	lsls	r3, r3, #9
 8028dc2:	089b      	lsrs	r3, r3, #2
 8028dc4:	f7fa fd86 	bl	80238d4 <HAL_DMA_Start_IT>
 8028dc8:	4603      	mov	r3, r0
 8028dca:	2b00      	cmp	r3, #0
 8028dcc:	d01c      	beq.n	8028e08 <HAL_SD_WriteBlocks_DMA+0x194>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8028dce:	68fb      	ldr	r3, [r7, #12]
 8028dd0:	681b      	ldr	r3, [r3, #0]
 8028dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8028dd4:	68fa      	ldr	r2, [r7, #12]
 8028dd6:	6812      	ldr	r2, [r2, #0]
 8028dd8:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 8028ddc:	f023 0302 	bic.w	r3, r3, #2
 8028de0:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8028de2:	68fb      	ldr	r3, [r7, #12]
 8028de4:	681b      	ldr	r3, [r3, #0]
 8028de6:	4a19      	ldr	r2, [pc, #100]	; (8028e4c <HAL_SD_WriteBlocks_DMA+0x1d8>)
 8028de8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8028dea:	68fb      	ldr	r3, [r7, #12]
 8028dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028dee:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8028df2:	68fb      	ldr	r3, [r7, #12]
 8028df4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8028df6:	68fb      	ldr	r3, [r7, #12]
 8028df8:	2201      	movs	r2, #1
 8028dfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8028dfe:	68fb      	ldr	r3, [r7, #12]
 8028e00:	2200      	movs	r2, #0
 8028e02:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8028e04:	2301      	movs	r3, #1
 8028e06:	e018      	b.n	8028e3a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8028e08:	f04f 33ff 	mov.w	r3, #4294967295
 8028e0c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8028e0e:	683b      	ldr	r3, [r7, #0]
 8028e10:	025b      	lsls	r3, r3, #9
 8028e12:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8028e14:	2390      	movs	r3, #144	; 0x90
 8028e16:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8028e18:	2300      	movs	r3, #0
 8028e1a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8028e1c:	2300      	movs	r3, #0
 8028e1e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8028e20:	2301      	movs	r3, #1
 8028e22:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8028e24:	68fb      	ldr	r3, [r7, #12]
 8028e26:	681b      	ldr	r3, [r3, #0]
 8028e28:	f107 0210 	add.w	r2, r7, #16
 8028e2c:	4611      	mov	r1, r2
 8028e2e:	4618      	mov	r0, r3
 8028e30:	f002 fe62 	bl	802baf8 <SDIO_ConfigData>

      return HAL_OK;
 8028e34:	2300      	movs	r3, #0
 8028e36:	e000      	b.n	8028e3a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
  }
  else
  {
    return HAL_BUSY;
 8028e38:	2302      	movs	r3, #2
  }
}
 8028e3a:	4618      	mov	r0, r3
 8028e3c:	3730      	adds	r7, #48	; 0x30
 8028e3e:	46bd      	mov	sp, r7
 8028e40:	bd80      	pop	{r7, pc}
 8028e42:	bf00      	nop
 8028e44:	08029555 	.word	0x08029555
 8028e48:	080295f1 	.word	0x080295f1
 8028e4c:	004005ff 	.word	0x004005ff
 8028e50:	4225858c 	.word	0x4225858c

08028e54 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8028e54:	b580      	push	{r7, lr}
 8028e56:	b084      	sub	sp, #16
 8028e58:	af00      	add	r7, sp, #0
 8028e5a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8028e5c:	687b      	ldr	r3, [r7, #4]
 8028e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028e60:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8028e62:	687b      	ldr	r3, [r7, #4]
 8028e64:	681b      	ldr	r3, [r3, #0]
 8028e66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8028e68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8028e6c:	2b00      	cmp	r3, #0
 8028e6e:	d008      	beq.n	8028e82 <HAL_SD_IRQHandler+0x2e>
 8028e70:	68fb      	ldr	r3, [r7, #12]
 8028e72:	f003 0308 	and.w	r3, r3, #8
 8028e76:	2b00      	cmp	r3, #0
 8028e78:	d003      	beq.n	8028e82 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8028e7a:	6878      	ldr	r0, [r7, #4]
 8028e7c:	f000 fe09 	bl	8029a92 <SD_Read_IT>
 8028e80:	e165      	b.n	802914e <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8028e82:	687b      	ldr	r3, [r7, #4]
 8028e84:	681b      	ldr	r3, [r3, #0]
 8028e86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8028e88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8028e8c:	2b00      	cmp	r3, #0
 8028e8e:	f000 808f 	beq.w	8028fb0 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8028e92:	687b      	ldr	r3, [r7, #4]
 8028e94:	681b      	ldr	r3, [r3, #0]
 8028e96:	f44f 7280 	mov.w	r2, #256	; 0x100
 8028e9a:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8028e9c:	687b      	ldr	r3, [r7, #4]
 8028e9e:	681b      	ldr	r3, [r3, #0]
 8028ea0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8028ea2:	687a      	ldr	r2, [r7, #4]
 8028ea4:	6812      	ldr	r2, [r2, #0]
 8028ea6:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 8028eaa:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8028eae:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8028eb0:	687b      	ldr	r3, [r7, #4]
 8028eb2:	681b      	ldr	r3, [r3, #0]
 8028eb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8028eb6:	687b      	ldr	r3, [r7, #4]
 8028eb8:	681b      	ldr	r3, [r3, #0]
 8028eba:	f022 0201 	bic.w	r2, r2, #1
 8028ebe:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8028ec0:	68fb      	ldr	r3, [r7, #12]
 8028ec2:	f003 0308 	and.w	r3, r3, #8
 8028ec6:	2b00      	cmp	r3, #0
 8028ec8:	d039      	beq.n	8028f3e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8028eca:	68fb      	ldr	r3, [r7, #12]
 8028ecc:	f003 0302 	and.w	r3, r3, #2
 8028ed0:	2b00      	cmp	r3, #0
 8028ed2:	d104      	bne.n	8028ede <HAL_SD_IRQHandler+0x8a>
 8028ed4:	68fb      	ldr	r3, [r7, #12]
 8028ed6:	f003 0320 	and.w	r3, r3, #32
 8028eda:	2b00      	cmp	r3, #0
 8028edc:	d011      	beq.n	8028f02 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8028ede:	687b      	ldr	r3, [r7, #4]
 8028ee0:	681b      	ldr	r3, [r3, #0]
 8028ee2:	4618      	mov	r0, r3
 8028ee4:	f002 fede 	bl	802bca4 <SDMMC_CmdStopTransfer>
 8028ee8:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8028eea:	68bb      	ldr	r3, [r7, #8]
 8028eec:	2b00      	cmp	r3, #0
 8028eee:	d008      	beq.n	8028f02 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8028ef0:	687b      	ldr	r3, [r7, #4]
 8028ef2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8028ef4:	68bb      	ldr	r3, [r7, #8]
 8028ef6:	431a      	orrs	r2, r3
 8028ef8:	687b      	ldr	r3, [r7, #4]
 8028efa:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8028efc:	6878      	ldr	r0, [r7, #4]
 8028efe:	f000 f92f 	bl	8029160 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8028f02:	687b      	ldr	r3, [r7, #4]
 8028f04:	681b      	ldr	r3, [r3, #0]
 8028f06:	f240 523a 	movw	r2, #1338	; 0x53a
 8028f0a:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8028f0c:	687b      	ldr	r3, [r7, #4]
 8028f0e:	2201      	movs	r2, #1
 8028f10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8028f14:	687b      	ldr	r3, [r7, #4]
 8028f16:	2200      	movs	r2, #0
 8028f18:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8028f1a:	68fb      	ldr	r3, [r7, #12]
 8028f1c:	f003 0301 	and.w	r3, r3, #1
 8028f20:	2b00      	cmp	r3, #0
 8028f22:	d104      	bne.n	8028f2e <HAL_SD_IRQHandler+0xda>
 8028f24:	68fb      	ldr	r3, [r7, #12]
 8028f26:	f003 0302 	and.w	r3, r3, #2
 8028f2a:	2b00      	cmp	r3, #0
 8028f2c:	d003      	beq.n	8028f36 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8028f2e:	6878      	ldr	r0, [r7, #4]
 8028f30:	f005 fbcc 	bl	802e6cc <HAL_SD_RxCpltCallback>
 8028f34:	e10b      	b.n	802914e <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8028f36:	6878      	ldr	r0, [r7, #4]
 8028f38:	f005 fbbe 	bl	802e6b8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8028f3c:	e107      	b.n	802914e <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8028f3e:	68fb      	ldr	r3, [r7, #12]
 8028f40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8028f44:	2b00      	cmp	r3, #0
 8028f46:	f000 8102 	beq.w	802914e <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8028f4a:	68fb      	ldr	r3, [r7, #12]
 8028f4c:	f003 0320 	and.w	r3, r3, #32
 8028f50:	2b00      	cmp	r3, #0
 8028f52:	d011      	beq.n	8028f78 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8028f54:	687b      	ldr	r3, [r7, #4]
 8028f56:	681b      	ldr	r3, [r3, #0]
 8028f58:	4618      	mov	r0, r3
 8028f5a:	f002 fea3 	bl	802bca4 <SDMMC_CmdStopTransfer>
 8028f5e:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8028f60:	68bb      	ldr	r3, [r7, #8]
 8028f62:	2b00      	cmp	r3, #0
 8028f64:	d008      	beq.n	8028f78 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8028f66:	687b      	ldr	r3, [r7, #4]
 8028f68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8028f6a:	68bb      	ldr	r3, [r7, #8]
 8028f6c:	431a      	orrs	r2, r3
 8028f6e:	687b      	ldr	r3, [r7, #4]
 8028f70:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8028f72:	6878      	ldr	r0, [r7, #4]
 8028f74:	f000 f8f4 	bl	8029160 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8028f78:	68fb      	ldr	r3, [r7, #12]
 8028f7a:	f003 0301 	and.w	r3, r3, #1
 8028f7e:	2b00      	cmp	r3, #0
 8028f80:	f040 80e5 	bne.w	802914e <HAL_SD_IRQHandler+0x2fa>
 8028f84:	68fb      	ldr	r3, [r7, #12]
 8028f86:	f003 0302 	and.w	r3, r3, #2
 8028f8a:	2b00      	cmp	r3, #0
 8028f8c:	f040 80df 	bne.w	802914e <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8028f90:	687b      	ldr	r3, [r7, #4]
 8028f92:	681b      	ldr	r3, [r3, #0]
 8028f94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8028f96:	687b      	ldr	r3, [r7, #4]
 8028f98:	681b      	ldr	r3, [r3, #0]
 8028f9a:	f022 0208 	bic.w	r2, r2, #8
 8028f9e:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8028fa0:	687b      	ldr	r3, [r7, #4]
 8028fa2:	2201      	movs	r2, #1
 8028fa4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8028fa8:	6878      	ldr	r0, [r7, #4]
 8028faa:	f005 fb85 	bl	802e6b8 <HAL_SD_TxCpltCallback>
}
 8028fae:	e0ce      	b.n	802914e <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8028fb0:	687b      	ldr	r3, [r7, #4]
 8028fb2:	681b      	ldr	r3, [r3, #0]
 8028fb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8028fb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8028fba:	2b00      	cmp	r3, #0
 8028fbc:	d008      	beq.n	8028fd0 <HAL_SD_IRQHandler+0x17c>
 8028fbe:	68fb      	ldr	r3, [r7, #12]
 8028fc0:	f003 0308 	and.w	r3, r3, #8
 8028fc4:	2b00      	cmp	r3, #0
 8028fc6:	d003      	beq.n	8028fd0 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8028fc8:	6878      	ldr	r0, [r7, #4]
 8028fca:	f000 fdb3 	bl	8029b34 <SD_Write_IT>
 8028fce:	e0be      	b.n	802914e <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8028fd0:	687b      	ldr	r3, [r7, #4]
 8028fd2:	681b      	ldr	r3, [r3, #0]
 8028fd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8028fd6:	f240 233a 	movw	r3, #570	; 0x23a
 8028fda:	4013      	ands	r3, r2
 8028fdc:	2b00      	cmp	r3, #0
 8028fde:	f000 80b6 	beq.w	802914e <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8028fe2:	687b      	ldr	r3, [r7, #4]
 8028fe4:	681b      	ldr	r3, [r3, #0]
 8028fe6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8028fe8:	f003 0302 	and.w	r3, r3, #2
 8028fec:	2b00      	cmp	r3, #0
 8028fee:	d005      	beq.n	8028ffc <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8028ff0:	687b      	ldr	r3, [r7, #4]
 8028ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028ff4:	f043 0202 	orr.w	r2, r3, #2
 8028ff8:	687b      	ldr	r3, [r7, #4]
 8028ffa:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8028ffc:	687b      	ldr	r3, [r7, #4]
 8028ffe:	681b      	ldr	r3, [r3, #0]
 8029000:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8029002:	f003 0308 	and.w	r3, r3, #8
 8029006:	2b00      	cmp	r3, #0
 8029008:	d005      	beq.n	8029016 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 802900a:	687b      	ldr	r3, [r7, #4]
 802900c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802900e:	f043 0208 	orr.w	r2, r3, #8
 8029012:	687b      	ldr	r3, [r7, #4]
 8029014:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8029016:	687b      	ldr	r3, [r7, #4]
 8029018:	681b      	ldr	r3, [r3, #0]
 802901a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802901c:	f003 0320 	and.w	r3, r3, #32
 8029020:	2b00      	cmp	r3, #0
 8029022:	d005      	beq.n	8029030 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8029024:	687b      	ldr	r3, [r7, #4]
 8029026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8029028:	f043 0220 	orr.w	r2, r3, #32
 802902c:	687b      	ldr	r3, [r7, #4]
 802902e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8029030:	687b      	ldr	r3, [r7, #4]
 8029032:	681b      	ldr	r3, [r3, #0]
 8029034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8029036:	f003 0310 	and.w	r3, r3, #16
 802903a:	2b00      	cmp	r3, #0
 802903c:	d005      	beq.n	802904a <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 802903e:	687b      	ldr	r3, [r7, #4]
 8029040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8029042:	f043 0210 	orr.w	r2, r3, #16
 8029046:	687b      	ldr	r3, [r7, #4]
 8029048:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 802904a:	687b      	ldr	r3, [r7, #4]
 802904c:	681b      	ldr	r3, [r3, #0]
 802904e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8029050:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8029054:	2b00      	cmp	r3, #0
 8029056:	d005      	beq.n	8029064 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8029058:	687b      	ldr	r3, [r7, #4]
 802905a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802905c:	f043 0208 	orr.w	r2, r3, #8
 8029060:	687b      	ldr	r3, [r7, #4]
 8029062:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8029064:	687b      	ldr	r3, [r7, #4]
 8029066:	681b      	ldr	r3, [r3, #0]
 8029068:	f240 723a 	movw	r2, #1850	; 0x73a
 802906c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 802906e:	687b      	ldr	r3, [r7, #4]
 8029070:	681b      	ldr	r3, [r3, #0]
 8029072:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8029074:	687a      	ldr	r2, [r7, #4]
 8029076:	6812      	ldr	r2, [r2, #0]
 8029078:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 802907c:	f023 0302 	bic.w	r3, r3, #2
 8029080:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8029082:	687b      	ldr	r3, [r7, #4]
 8029084:	681b      	ldr	r3, [r3, #0]
 8029086:	4618      	mov	r0, r3
 8029088:	f002 fe0c 	bl	802bca4 <SDMMC_CmdStopTransfer>
 802908c:	4602      	mov	r2, r0
 802908e:	687b      	ldr	r3, [r7, #4]
 8029090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8029092:	431a      	orrs	r2, r3
 8029094:	687b      	ldr	r3, [r7, #4]
 8029096:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8029098:	68fb      	ldr	r3, [r7, #12]
 802909a:	f003 0308 	and.w	r3, r3, #8
 802909e:	2b00      	cmp	r3, #0
 80290a0:	d00a      	beq.n	80290b8 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80290a2:	687b      	ldr	r3, [r7, #4]
 80290a4:	2201      	movs	r2, #1
 80290a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80290aa:	687b      	ldr	r3, [r7, #4]
 80290ac:	2200      	movs	r2, #0
 80290ae:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80290b0:	6878      	ldr	r0, [r7, #4]
 80290b2:	f000 f855 	bl	8029160 <HAL_SD_ErrorCallback>
}
 80290b6:	e04a      	b.n	802914e <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80290b8:	68fb      	ldr	r3, [r7, #12]
 80290ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80290be:	2b00      	cmp	r3, #0
 80290c0:	d045      	beq.n	802914e <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80290c2:	68fb      	ldr	r3, [r7, #12]
 80290c4:	f003 0310 	and.w	r3, r3, #16
 80290c8:	2b00      	cmp	r3, #0
 80290ca:	d104      	bne.n	80290d6 <HAL_SD_IRQHandler+0x282>
 80290cc:	68fb      	ldr	r3, [r7, #12]
 80290ce:	f003 0320 	and.w	r3, r3, #32
 80290d2:	2b00      	cmp	r3, #0
 80290d4:	d011      	beq.n	80290fa <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80290d6:	687b      	ldr	r3, [r7, #4]
 80290d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80290da:	4a1f      	ldr	r2, [pc, #124]	; (8029158 <HAL_SD_IRQHandler+0x304>)
 80290dc:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80290de:	687b      	ldr	r3, [r7, #4]
 80290e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80290e2:	4618      	mov	r0, r3
 80290e4:	f7fa fc4e 	bl	8023984 <HAL_DMA_Abort_IT>
 80290e8:	4603      	mov	r3, r0
 80290ea:	2b00      	cmp	r3, #0
 80290ec:	d02f      	beq.n	802914e <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 80290ee:	687b      	ldr	r3, [r7, #4]
 80290f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80290f2:	4618      	mov	r0, r3
 80290f4:	f000 face 	bl	8029694 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80290f8:	e029      	b.n	802914e <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80290fa:	68fb      	ldr	r3, [r7, #12]
 80290fc:	f003 0301 	and.w	r3, r3, #1
 8029100:	2b00      	cmp	r3, #0
 8029102:	d104      	bne.n	802910e <HAL_SD_IRQHandler+0x2ba>
 8029104:	68fb      	ldr	r3, [r7, #12]
 8029106:	f003 0302 	and.w	r3, r3, #2
 802910a:	2b00      	cmp	r3, #0
 802910c:	d011      	beq.n	8029132 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 802910e:	687b      	ldr	r3, [r7, #4]
 8029110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8029112:	4a12      	ldr	r2, [pc, #72]	; (802915c <HAL_SD_IRQHandler+0x308>)
 8029114:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8029116:	687b      	ldr	r3, [r7, #4]
 8029118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802911a:	4618      	mov	r0, r3
 802911c:	f7fa fc32 	bl	8023984 <HAL_DMA_Abort_IT>
 8029120:	4603      	mov	r3, r0
 8029122:	2b00      	cmp	r3, #0
 8029124:	d013      	beq.n	802914e <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8029126:	687b      	ldr	r3, [r7, #4]
 8029128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802912a:	4618      	mov	r0, r3
 802912c:	f000 fae9 	bl	8029702 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8029130:	e00d      	b.n	802914e <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8029132:	687b      	ldr	r3, [r7, #4]
 8029134:	2200      	movs	r2, #0
 8029136:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8029138:	687b      	ldr	r3, [r7, #4]
 802913a:	2201      	movs	r2, #1
 802913c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8029140:	687b      	ldr	r3, [r7, #4]
 8029142:	2200      	movs	r2, #0
 8029144:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8029146:	6878      	ldr	r0, [r7, #4]
 8029148:	f005 faac 	bl	802e6a4 <HAL_SD_AbortCallback>
}
 802914c:	e7ff      	b.n	802914e <HAL_SD_IRQHandler+0x2fa>
 802914e:	bf00      	nop
 8029150:	3710      	adds	r7, #16
 8029152:	46bd      	mov	sp, r7
 8029154:	bd80      	pop	{r7, pc}
 8029156:	bf00      	nop
 8029158:	08029695 	.word	0x08029695
 802915c:	08029703 	.word	0x08029703

08029160 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8029160:	b480      	push	{r7}
 8029162:	b083      	sub	sp, #12
 8029164:	af00      	add	r7, sp, #0
 8029166:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8029168:	bf00      	nop
 802916a:	370c      	adds	r7, #12
 802916c:	46bd      	mov	sp, r7
 802916e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029172:	4770      	bx	lr

08029174 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8029174:	b480      	push	{r7}
 8029176:	b083      	sub	sp, #12
 8029178:	af00      	add	r7, sp, #0
 802917a:	6078      	str	r0, [r7, #4]
 802917c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 802917e:	687b      	ldr	r3, [r7, #4]
 8029180:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8029182:	0f9b      	lsrs	r3, r3, #30
 8029184:	b2da      	uxtb	r2, r3
 8029186:	683b      	ldr	r3, [r7, #0]
 8029188:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 802918a:	687b      	ldr	r3, [r7, #4]
 802918c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 802918e:	0e9b      	lsrs	r3, r3, #26
 8029190:	b2db      	uxtb	r3, r3
 8029192:	f003 030f 	and.w	r3, r3, #15
 8029196:	b2da      	uxtb	r2, r3
 8029198:	683b      	ldr	r3, [r7, #0]
 802919a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 802919c:	687b      	ldr	r3, [r7, #4]
 802919e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80291a0:	0e1b      	lsrs	r3, r3, #24
 80291a2:	b2db      	uxtb	r3, r3
 80291a4:	f003 0303 	and.w	r3, r3, #3
 80291a8:	b2da      	uxtb	r2, r3
 80291aa:	683b      	ldr	r3, [r7, #0]
 80291ac:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80291ae:	687b      	ldr	r3, [r7, #4]
 80291b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80291b2:	0c1b      	lsrs	r3, r3, #16
 80291b4:	b2da      	uxtb	r2, r3
 80291b6:	683b      	ldr	r3, [r7, #0]
 80291b8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80291ba:	687b      	ldr	r3, [r7, #4]
 80291bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80291be:	0a1b      	lsrs	r3, r3, #8
 80291c0:	b2da      	uxtb	r2, r3
 80291c2:	683b      	ldr	r3, [r7, #0]
 80291c4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80291c6:	687b      	ldr	r3, [r7, #4]
 80291c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80291ca:	b2da      	uxtb	r2, r3
 80291cc:	683b      	ldr	r3, [r7, #0]
 80291ce:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80291d0:	687b      	ldr	r3, [r7, #4]
 80291d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80291d4:	0d1b      	lsrs	r3, r3, #20
 80291d6:	b29a      	uxth	r2, r3
 80291d8:	683b      	ldr	r3, [r7, #0]
 80291da:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80291dc:	687b      	ldr	r3, [r7, #4]
 80291de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80291e0:	0c1b      	lsrs	r3, r3, #16
 80291e2:	b2db      	uxtb	r3, r3
 80291e4:	f003 030f 	and.w	r3, r3, #15
 80291e8:	b2da      	uxtb	r2, r3
 80291ea:	683b      	ldr	r3, [r7, #0]
 80291ec:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80291ee:	687b      	ldr	r3, [r7, #4]
 80291f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80291f2:	0bdb      	lsrs	r3, r3, #15
 80291f4:	b2db      	uxtb	r3, r3
 80291f6:	f003 0301 	and.w	r3, r3, #1
 80291fa:	b2da      	uxtb	r2, r3
 80291fc:	683b      	ldr	r3, [r7, #0]
 80291fe:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8029200:	687b      	ldr	r3, [r7, #4]
 8029202:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8029204:	0b9b      	lsrs	r3, r3, #14
 8029206:	b2db      	uxtb	r3, r3
 8029208:	f003 0301 	and.w	r3, r3, #1
 802920c:	b2da      	uxtb	r2, r3
 802920e:	683b      	ldr	r3, [r7, #0]
 8029210:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8029212:	687b      	ldr	r3, [r7, #4]
 8029214:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8029216:	0b5b      	lsrs	r3, r3, #13
 8029218:	b2db      	uxtb	r3, r3
 802921a:	f003 0301 	and.w	r3, r3, #1
 802921e:	b2da      	uxtb	r2, r3
 8029220:	683b      	ldr	r3, [r7, #0]
 8029222:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8029224:	687b      	ldr	r3, [r7, #4]
 8029226:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8029228:	0b1b      	lsrs	r3, r3, #12
 802922a:	b2db      	uxtb	r3, r3
 802922c:	f003 0301 	and.w	r3, r3, #1
 8029230:	b2da      	uxtb	r2, r3
 8029232:	683b      	ldr	r3, [r7, #0]
 8029234:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8029236:	683b      	ldr	r3, [r7, #0]
 8029238:	2200      	movs	r2, #0
 802923a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 802923c:	687b      	ldr	r3, [r7, #4]
 802923e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8029240:	2b00      	cmp	r3, #0
 8029242:	d163      	bne.n	802930c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8029244:	687b      	ldr	r3, [r7, #4]
 8029246:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8029248:	009a      	lsls	r2, r3, #2
 802924a:	f640 73fc 	movw	r3, #4092	; 0xffc
 802924e:	4013      	ands	r3, r2
 8029250:	687a      	ldr	r2, [r7, #4]
 8029252:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8029254:	0f92      	lsrs	r2, r2, #30
 8029256:	431a      	orrs	r2, r3
 8029258:	683b      	ldr	r3, [r7, #0]
 802925a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 802925c:	687b      	ldr	r3, [r7, #4]
 802925e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8029260:	0edb      	lsrs	r3, r3, #27
 8029262:	b2db      	uxtb	r3, r3
 8029264:	f003 0307 	and.w	r3, r3, #7
 8029268:	b2da      	uxtb	r2, r3
 802926a:	683b      	ldr	r3, [r7, #0]
 802926c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 802926e:	687b      	ldr	r3, [r7, #4]
 8029270:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8029272:	0e1b      	lsrs	r3, r3, #24
 8029274:	b2db      	uxtb	r3, r3
 8029276:	f003 0307 	and.w	r3, r3, #7
 802927a:	b2da      	uxtb	r2, r3
 802927c:	683b      	ldr	r3, [r7, #0]
 802927e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8029280:	687b      	ldr	r3, [r7, #4]
 8029282:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8029284:	0d5b      	lsrs	r3, r3, #21
 8029286:	b2db      	uxtb	r3, r3
 8029288:	f003 0307 	and.w	r3, r3, #7
 802928c:	b2da      	uxtb	r2, r3
 802928e:	683b      	ldr	r3, [r7, #0]
 8029290:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8029292:	687b      	ldr	r3, [r7, #4]
 8029294:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8029296:	0c9b      	lsrs	r3, r3, #18
 8029298:	b2db      	uxtb	r3, r3
 802929a:	f003 0307 	and.w	r3, r3, #7
 802929e:	b2da      	uxtb	r2, r3
 80292a0:	683b      	ldr	r3, [r7, #0]
 80292a2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80292a4:	687b      	ldr	r3, [r7, #4]
 80292a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80292a8:	0bdb      	lsrs	r3, r3, #15
 80292aa:	b2db      	uxtb	r3, r3
 80292ac:	f003 0307 	and.w	r3, r3, #7
 80292b0:	b2da      	uxtb	r2, r3
 80292b2:	683b      	ldr	r3, [r7, #0]
 80292b4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80292b6:	683b      	ldr	r3, [r7, #0]
 80292b8:	691b      	ldr	r3, [r3, #16]
 80292ba:	1c5a      	adds	r2, r3, #1
 80292bc:	687b      	ldr	r3, [r7, #4]
 80292be:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80292c0:	683b      	ldr	r3, [r7, #0]
 80292c2:	7e1b      	ldrb	r3, [r3, #24]
 80292c4:	b2db      	uxtb	r3, r3
 80292c6:	f003 0307 	and.w	r3, r3, #7
 80292ca:	3302      	adds	r3, #2
 80292cc:	2201      	movs	r2, #1
 80292ce:	fa02 f303 	lsl.w	r3, r2, r3
 80292d2:	687a      	ldr	r2, [r7, #4]
 80292d4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80292d6:	fb02 f203 	mul.w	r2, r2, r3
 80292da:	687b      	ldr	r3, [r7, #4]
 80292dc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80292de:	683b      	ldr	r3, [r7, #0]
 80292e0:	7a1b      	ldrb	r3, [r3, #8]
 80292e2:	b2db      	uxtb	r3, r3
 80292e4:	f003 030f 	and.w	r3, r3, #15
 80292e8:	2201      	movs	r2, #1
 80292ea:	409a      	lsls	r2, r3
 80292ec:	687b      	ldr	r3, [r7, #4]
 80292ee:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80292f0:	687b      	ldr	r3, [r7, #4]
 80292f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80292f4:	687a      	ldr	r2, [r7, #4]
 80292f6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80292f8:	0a52      	lsrs	r2, r2, #9
 80292fa:	fb02 f203 	mul.w	r2, r2, r3
 80292fe:	687b      	ldr	r3, [r7, #4]
 8029300:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8029302:	687b      	ldr	r3, [r7, #4]
 8029304:	f44f 7200 	mov.w	r2, #512	; 0x200
 8029308:	661a      	str	r2, [r3, #96]	; 0x60
 802930a:	e031      	b.n	8029370 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 802930c:	687b      	ldr	r3, [r7, #4]
 802930e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8029310:	2b01      	cmp	r3, #1
 8029312:	d11d      	bne.n	8029350 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8029314:	687b      	ldr	r3, [r7, #4]
 8029316:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8029318:	041b      	lsls	r3, r3, #16
 802931a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 802931e:	687b      	ldr	r3, [r7, #4]
 8029320:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8029322:	0c1b      	lsrs	r3, r3, #16
 8029324:	431a      	orrs	r2, r3
 8029326:	683b      	ldr	r3, [r7, #0]
 8029328:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 802932a:	683b      	ldr	r3, [r7, #0]
 802932c:	691b      	ldr	r3, [r3, #16]
 802932e:	3301      	adds	r3, #1
 8029330:	029a      	lsls	r2, r3, #10
 8029332:	687b      	ldr	r3, [r7, #4]
 8029334:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8029336:	687b      	ldr	r3, [r7, #4]
 8029338:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 802933a:	687b      	ldr	r3, [r7, #4]
 802933c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 802933e:	687b      	ldr	r3, [r7, #4]
 8029340:	f44f 7200 	mov.w	r2, #512	; 0x200
 8029344:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8029346:	687b      	ldr	r3, [r7, #4]
 8029348:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 802934a:	687b      	ldr	r3, [r7, #4]
 802934c:	661a      	str	r2, [r3, #96]	; 0x60
 802934e:	e00f      	b.n	8029370 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8029350:	687b      	ldr	r3, [r7, #4]
 8029352:	681b      	ldr	r3, [r3, #0]
 8029354:	4a58      	ldr	r2, [pc, #352]	; (80294b8 <HAL_SD_GetCardCSD+0x344>)
 8029356:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8029358:	687b      	ldr	r3, [r7, #4]
 802935a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802935c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8029360:	687b      	ldr	r3, [r7, #4]
 8029362:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8029364:	687b      	ldr	r3, [r7, #4]
 8029366:	2201      	movs	r2, #1
 8029368:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 802936c:	2301      	movs	r3, #1
 802936e:	e09d      	b.n	80294ac <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8029370:	687b      	ldr	r3, [r7, #4]
 8029372:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8029374:	0b9b      	lsrs	r3, r3, #14
 8029376:	b2db      	uxtb	r3, r3
 8029378:	f003 0301 	and.w	r3, r3, #1
 802937c:	b2da      	uxtb	r2, r3
 802937e:	683b      	ldr	r3, [r7, #0]
 8029380:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8029382:	687b      	ldr	r3, [r7, #4]
 8029384:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8029386:	09db      	lsrs	r3, r3, #7
 8029388:	b2db      	uxtb	r3, r3
 802938a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 802938e:	b2da      	uxtb	r2, r3
 8029390:	683b      	ldr	r3, [r7, #0]
 8029392:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8029394:	687b      	ldr	r3, [r7, #4]
 8029396:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8029398:	b2db      	uxtb	r3, r3
 802939a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 802939e:	b2da      	uxtb	r2, r3
 80293a0:	683b      	ldr	r3, [r7, #0]
 80293a2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80293a4:	687b      	ldr	r3, [r7, #4]
 80293a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80293a8:	0fdb      	lsrs	r3, r3, #31
 80293aa:	b2da      	uxtb	r2, r3
 80293ac:	683b      	ldr	r3, [r7, #0]
 80293ae:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80293b0:	687b      	ldr	r3, [r7, #4]
 80293b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80293b4:	0f5b      	lsrs	r3, r3, #29
 80293b6:	b2db      	uxtb	r3, r3
 80293b8:	f003 0303 	and.w	r3, r3, #3
 80293bc:	b2da      	uxtb	r2, r3
 80293be:	683b      	ldr	r3, [r7, #0]
 80293c0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80293c2:	687b      	ldr	r3, [r7, #4]
 80293c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80293c6:	0e9b      	lsrs	r3, r3, #26
 80293c8:	b2db      	uxtb	r3, r3
 80293ca:	f003 0307 	and.w	r3, r3, #7
 80293ce:	b2da      	uxtb	r2, r3
 80293d0:	683b      	ldr	r3, [r7, #0]
 80293d2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80293d4:	687b      	ldr	r3, [r7, #4]
 80293d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80293d8:	0d9b      	lsrs	r3, r3, #22
 80293da:	b2db      	uxtb	r3, r3
 80293dc:	f003 030f 	and.w	r3, r3, #15
 80293e0:	b2da      	uxtb	r2, r3
 80293e2:	683b      	ldr	r3, [r7, #0]
 80293e4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80293e6:	687b      	ldr	r3, [r7, #4]
 80293e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80293ea:	0d5b      	lsrs	r3, r3, #21
 80293ec:	b2db      	uxtb	r3, r3
 80293ee:	f003 0301 	and.w	r3, r3, #1
 80293f2:	b2da      	uxtb	r2, r3
 80293f4:	683b      	ldr	r3, [r7, #0]
 80293f6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80293fa:	683b      	ldr	r3, [r7, #0]
 80293fc:	2200      	movs	r2, #0
 80293fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8029402:	687b      	ldr	r3, [r7, #4]
 8029404:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8029406:	0c1b      	lsrs	r3, r3, #16
 8029408:	b2db      	uxtb	r3, r3
 802940a:	f003 0301 	and.w	r3, r3, #1
 802940e:	b2da      	uxtb	r2, r3
 8029410:	683b      	ldr	r3, [r7, #0]
 8029412:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8029416:	687b      	ldr	r3, [r7, #4]
 8029418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802941a:	0bdb      	lsrs	r3, r3, #15
 802941c:	b2db      	uxtb	r3, r3
 802941e:	f003 0301 	and.w	r3, r3, #1
 8029422:	b2da      	uxtb	r2, r3
 8029424:	683b      	ldr	r3, [r7, #0]
 8029426:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 802942a:	687b      	ldr	r3, [r7, #4]
 802942c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802942e:	0b9b      	lsrs	r3, r3, #14
 8029430:	b2db      	uxtb	r3, r3
 8029432:	f003 0301 	and.w	r3, r3, #1
 8029436:	b2da      	uxtb	r2, r3
 8029438:	683b      	ldr	r3, [r7, #0]
 802943a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 802943e:	687b      	ldr	r3, [r7, #4]
 8029440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8029442:	0b5b      	lsrs	r3, r3, #13
 8029444:	b2db      	uxtb	r3, r3
 8029446:	f003 0301 	and.w	r3, r3, #1
 802944a:	b2da      	uxtb	r2, r3
 802944c:	683b      	ldr	r3, [r7, #0]
 802944e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8029452:	687b      	ldr	r3, [r7, #4]
 8029454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8029456:	0b1b      	lsrs	r3, r3, #12
 8029458:	b2db      	uxtb	r3, r3
 802945a:	f003 0301 	and.w	r3, r3, #1
 802945e:	b2da      	uxtb	r2, r3
 8029460:	683b      	ldr	r3, [r7, #0]
 8029462:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8029466:	687b      	ldr	r3, [r7, #4]
 8029468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802946a:	0a9b      	lsrs	r3, r3, #10
 802946c:	b2db      	uxtb	r3, r3
 802946e:	f003 0303 	and.w	r3, r3, #3
 8029472:	b2da      	uxtb	r2, r3
 8029474:	683b      	ldr	r3, [r7, #0]
 8029476:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 802947a:	687b      	ldr	r3, [r7, #4]
 802947c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802947e:	0a1b      	lsrs	r3, r3, #8
 8029480:	b2db      	uxtb	r3, r3
 8029482:	f003 0303 	and.w	r3, r3, #3
 8029486:	b2da      	uxtb	r2, r3
 8029488:	683b      	ldr	r3, [r7, #0]
 802948a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 802948e:	687b      	ldr	r3, [r7, #4]
 8029490:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8029492:	085b      	lsrs	r3, r3, #1
 8029494:	b2db      	uxtb	r3, r3
 8029496:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 802949a:	b2da      	uxtb	r2, r3
 802949c:	683b      	ldr	r3, [r7, #0]
 802949e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80294a2:	683b      	ldr	r3, [r7, #0]
 80294a4:	2201      	movs	r2, #1
 80294a6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80294aa:	2300      	movs	r3, #0
}
 80294ac:	4618      	mov	r0, r3
 80294ae:	370c      	adds	r7, #12
 80294b0:	46bd      	mov	sp, r7
 80294b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80294b6:	4770      	bx	lr
 80294b8:	004005ff 	.word	0x004005ff

080294bc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80294bc:	b480      	push	{r7}
 80294be:	b083      	sub	sp, #12
 80294c0:	af00      	add	r7, sp, #0
 80294c2:	6078      	str	r0, [r7, #4]
 80294c4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80294c6:	687b      	ldr	r3, [r7, #4]
 80294c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80294ca:	683b      	ldr	r3, [r7, #0]
 80294cc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80294ce:	687b      	ldr	r3, [r7, #4]
 80294d0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80294d2:	683b      	ldr	r3, [r7, #0]
 80294d4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80294d6:	687b      	ldr	r3, [r7, #4]
 80294d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80294da:	683b      	ldr	r3, [r7, #0]
 80294dc:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80294de:	687b      	ldr	r3, [r7, #4]
 80294e0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80294e2:	683b      	ldr	r3, [r7, #0]
 80294e4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80294e6:	687b      	ldr	r3, [r7, #4]
 80294e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80294ea:	683b      	ldr	r3, [r7, #0]
 80294ec:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80294ee:	687b      	ldr	r3, [r7, #4]
 80294f0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80294f2:	683b      	ldr	r3, [r7, #0]
 80294f4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80294f6:	687b      	ldr	r3, [r7, #4]
 80294f8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80294fa:	683b      	ldr	r3, [r7, #0]
 80294fc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80294fe:	687b      	ldr	r3, [r7, #4]
 8029500:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8029502:	683b      	ldr	r3, [r7, #0]
 8029504:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8029506:	2300      	movs	r3, #0
}
 8029508:	4618      	mov	r0, r3
 802950a:	370c      	adds	r7, #12
 802950c:	46bd      	mov	sp, r7
 802950e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029512:	4770      	bx	lr

08029514 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8029514:	b580      	push	{r7, lr}
 8029516:	b086      	sub	sp, #24
 8029518:	af00      	add	r7, sp, #0
 802951a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 802951c:	2300      	movs	r3, #0
 802951e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8029520:	f107 030c 	add.w	r3, r7, #12
 8029524:	4619      	mov	r1, r3
 8029526:	6878      	ldr	r0, [r7, #4]
 8029528:	f000 fa8b 	bl	8029a42 <SD_SendStatus>
 802952c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 802952e:	697b      	ldr	r3, [r7, #20]
 8029530:	2b00      	cmp	r3, #0
 8029532:	d005      	beq.n	8029540 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8029534:	687b      	ldr	r3, [r7, #4]
 8029536:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8029538:	697b      	ldr	r3, [r7, #20]
 802953a:	431a      	orrs	r2, r3
 802953c:	687b      	ldr	r3, [r7, #4]
 802953e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8029540:	68fb      	ldr	r3, [r7, #12]
 8029542:	0a5b      	lsrs	r3, r3, #9
 8029544:	f003 030f 	and.w	r3, r3, #15
 8029548:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 802954a:	693b      	ldr	r3, [r7, #16]
}
 802954c:	4618      	mov	r0, r3
 802954e:	3718      	adds	r7, #24
 8029550:	46bd      	mov	sp, r7
 8029552:	bd80      	pop	{r7, pc}

08029554 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8029554:	b480      	push	{r7}
 8029556:	b085      	sub	sp, #20
 8029558:	af00      	add	r7, sp, #0
 802955a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 802955c:	687b      	ldr	r3, [r7, #4]
 802955e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8029560:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8029562:	68fb      	ldr	r3, [r7, #12]
 8029564:	681b      	ldr	r3, [r3, #0]
 8029566:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8029568:	68fb      	ldr	r3, [r7, #12]
 802956a:	681b      	ldr	r3, [r3, #0]
 802956c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8029570:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8029572:	bf00      	nop
 8029574:	3714      	adds	r7, #20
 8029576:	46bd      	mov	sp, r7
 8029578:	f85d 7b04 	ldr.w	r7, [sp], #4
 802957c:	4770      	bx	lr

0802957e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 802957e:	b580      	push	{r7, lr}
 8029580:	b084      	sub	sp, #16
 8029582:	af00      	add	r7, sp, #0
 8029584:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8029586:	687b      	ldr	r3, [r7, #4]
 8029588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802958a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 802958c:	68fb      	ldr	r3, [r7, #12]
 802958e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8029590:	2b82      	cmp	r3, #130	; 0x82
 8029592:	d111      	bne.n	80295b8 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8029594:	68fb      	ldr	r3, [r7, #12]
 8029596:	681b      	ldr	r3, [r3, #0]
 8029598:	4618      	mov	r0, r3
 802959a:	f002 fb83 	bl	802bca4 <SDMMC_CmdStopTransfer>
 802959e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80295a0:	68bb      	ldr	r3, [r7, #8]
 80295a2:	2b00      	cmp	r3, #0
 80295a4:	d008      	beq.n	80295b8 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80295a6:	68fb      	ldr	r3, [r7, #12]
 80295a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80295aa:	68bb      	ldr	r3, [r7, #8]
 80295ac:	431a      	orrs	r2, r3
 80295ae:	68fb      	ldr	r3, [r7, #12]
 80295b0:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80295b2:	68f8      	ldr	r0, [r7, #12]
 80295b4:	f7ff fdd4 	bl	8029160 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80295b8:	68fb      	ldr	r3, [r7, #12]
 80295ba:	681b      	ldr	r3, [r3, #0]
 80295bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80295be:	68fb      	ldr	r3, [r7, #12]
 80295c0:	681b      	ldr	r3, [r3, #0]
 80295c2:	f022 0208 	bic.w	r2, r2, #8
 80295c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80295c8:	68fb      	ldr	r3, [r7, #12]
 80295ca:	681b      	ldr	r3, [r3, #0]
 80295cc:	f240 523a 	movw	r2, #1338	; 0x53a
 80295d0:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 80295d2:	68fb      	ldr	r3, [r7, #12]
 80295d4:	2201      	movs	r2, #1
 80295d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80295da:	68fb      	ldr	r3, [r7, #12]
 80295dc:	2200      	movs	r2, #0
 80295de:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 80295e0:	68f8      	ldr	r0, [r7, #12]
 80295e2:	f005 f873 	bl	802e6cc <HAL_SD_RxCpltCallback>
#endif
}
 80295e6:	bf00      	nop
 80295e8:	3710      	adds	r7, #16
 80295ea:	46bd      	mov	sp, r7
 80295ec:	bd80      	pop	{r7, pc}
	...

080295f0 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80295f0:	b580      	push	{r7, lr}
 80295f2:	b086      	sub	sp, #24
 80295f4:	af00      	add	r7, sp, #0
 80295f6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80295f8:	687b      	ldr	r3, [r7, #4]
 80295fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80295fc:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80295fe:	6878      	ldr	r0, [r7, #4]
 8029600:	f7fa fb6c 	bl	8023cdc <HAL_DMA_GetError>
 8029604:	4603      	mov	r3, r0
 8029606:	2b02      	cmp	r3, #2
 8029608:	d03e      	beq.n	8029688 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 802960a:	697b      	ldr	r3, [r7, #20]
 802960c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802960e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8029610:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8029612:	697b      	ldr	r3, [r7, #20]
 8029614:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8029616:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8029618:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 802961a:	693b      	ldr	r3, [r7, #16]
 802961c:	2b01      	cmp	r3, #1
 802961e:	d002      	beq.n	8029626 <SD_DMAError+0x36>
 8029620:	68fb      	ldr	r3, [r7, #12]
 8029622:	2b01      	cmp	r3, #1
 8029624:	d12d      	bne.n	8029682 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8029626:	697b      	ldr	r3, [r7, #20]
 8029628:	681b      	ldr	r3, [r3, #0]
 802962a:	4a19      	ldr	r2, [pc, #100]	; (8029690 <SD_DMAError+0xa0>)
 802962c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 802962e:	697b      	ldr	r3, [r7, #20]
 8029630:	681b      	ldr	r3, [r3, #0]
 8029632:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8029634:	697b      	ldr	r3, [r7, #20]
 8029636:	681b      	ldr	r3, [r3, #0]
 8029638:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 802963c:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 802963e:	697b      	ldr	r3, [r7, #20]
 8029640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8029642:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8029646:	697b      	ldr	r3, [r7, #20]
 8029648:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 802964a:	6978      	ldr	r0, [r7, #20]
 802964c:	f7ff ff62 	bl	8029514 <HAL_SD_GetCardState>
 8029650:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8029652:	68bb      	ldr	r3, [r7, #8]
 8029654:	2b06      	cmp	r3, #6
 8029656:	d002      	beq.n	802965e <SD_DMAError+0x6e>
 8029658:	68bb      	ldr	r3, [r7, #8]
 802965a:	2b05      	cmp	r3, #5
 802965c:	d10a      	bne.n	8029674 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 802965e:	697b      	ldr	r3, [r7, #20]
 8029660:	681b      	ldr	r3, [r3, #0]
 8029662:	4618      	mov	r0, r3
 8029664:	f002 fb1e 	bl	802bca4 <SDMMC_CmdStopTransfer>
 8029668:	4602      	mov	r2, r0
 802966a:	697b      	ldr	r3, [r7, #20]
 802966c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802966e:	431a      	orrs	r2, r3
 8029670:	697b      	ldr	r3, [r7, #20]
 8029672:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8029674:	697b      	ldr	r3, [r7, #20]
 8029676:	2201      	movs	r2, #1
 8029678:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 802967c:	697b      	ldr	r3, [r7, #20]
 802967e:	2200      	movs	r2, #0
 8029680:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8029682:	6978      	ldr	r0, [r7, #20]
 8029684:	f7ff fd6c 	bl	8029160 <HAL_SD_ErrorCallback>
#endif
  }
}
 8029688:	bf00      	nop
 802968a:	3718      	adds	r7, #24
 802968c:	46bd      	mov	sp, r7
 802968e:	bd80      	pop	{r7, pc}
 8029690:	004005ff 	.word	0x004005ff

08029694 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8029694:	b580      	push	{r7, lr}
 8029696:	b084      	sub	sp, #16
 8029698:	af00      	add	r7, sp, #0
 802969a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 802969c:	687b      	ldr	r3, [r7, #4]
 802969e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80296a0:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80296a2:	68fb      	ldr	r3, [r7, #12]
 80296a4:	681b      	ldr	r3, [r3, #0]
 80296a6:	f240 523a 	movw	r2, #1338	; 0x53a
 80296aa:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80296ac:	68f8      	ldr	r0, [r7, #12]
 80296ae:	f7ff ff31 	bl	8029514 <HAL_SD_GetCardState>
 80296b2:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80296b4:	68fb      	ldr	r3, [r7, #12]
 80296b6:	2201      	movs	r2, #1
 80296b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80296bc:	68fb      	ldr	r3, [r7, #12]
 80296be:	2200      	movs	r2, #0
 80296c0:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80296c2:	68bb      	ldr	r3, [r7, #8]
 80296c4:	2b06      	cmp	r3, #6
 80296c6:	d002      	beq.n	80296ce <SD_DMATxAbort+0x3a>
 80296c8:	68bb      	ldr	r3, [r7, #8]
 80296ca:	2b05      	cmp	r3, #5
 80296cc:	d10a      	bne.n	80296e4 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80296ce:	68fb      	ldr	r3, [r7, #12]
 80296d0:	681b      	ldr	r3, [r3, #0]
 80296d2:	4618      	mov	r0, r3
 80296d4:	f002 fae6 	bl	802bca4 <SDMMC_CmdStopTransfer>
 80296d8:	4602      	mov	r2, r0
 80296da:	68fb      	ldr	r3, [r7, #12]
 80296dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80296de:	431a      	orrs	r2, r3
 80296e0:	68fb      	ldr	r3, [r7, #12]
 80296e2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80296e4:	68fb      	ldr	r3, [r7, #12]
 80296e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80296e8:	2b00      	cmp	r3, #0
 80296ea:	d103      	bne.n	80296f4 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80296ec:	68f8      	ldr	r0, [r7, #12]
 80296ee:	f004 ffd9 	bl	802e6a4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80296f2:	e002      	b.n	80296fa <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80296f4:	68f8      	ldr	r0, [r7, #12]
 80296f6:	f7ff fd33 	bl	8029160 <HAL_SD_ErrorCallback>
}
 80296fa:	bf00      	nop
 80296fc:	3710      	adds	r7, #16
 80296fe:	46bd      	mov	sp, r7
 8029700:	bd80      	pop	{r7, pc}

08029702 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8029702:	b580      	push	{r7, lr}
 8029704:	b084      	sub	sp, #16
 8029706:	af00      	add	r7, sp, #0
 8029708:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 802970a:	687b      	ldr	r3, [r7, #4]
 802970c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802970e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8029710:	68fb      	ldr	r3, [r7, #12]
 8029712:	681b      	ldr	r3, [r3, #0]
 8029714:	f240 523a 	movw	r2, #1338	; 0x53a
 8029718:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 802971a:	68f8      	ldr	r0, [r7, #12]
 802971c:	f7ff fefa 	bl	8029514 <HAL_SD_GetCardState>
 8029720:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8029722:	68fb      	ldr	r3, [r7, #12]
 8029724:	2201      	movs	r2, #1
 8029726:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 802972a:	68fb      	ldr	r3, [r7, #12]
 802972c:	2200      	movs	r2, #0
 802972e:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8029730:	68bb      	ldr	r3, [r7, #8]
 8029732:	2b06      	cmp	r3, #6
 8029734:	d002      	beq.n	802973c <SD_DMARxAbort+0x3a>
 8029736:	68bb      	ldr	r3, [r7, #8]
 8029738:	2b05      	cmp	r3, #5
 802973a:	d10a      	bne.n	8029752 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 802973c:	68fb      	ldr	r3, [r7, #12]
 802973e:	681b      	ldr	r3, [r3, #0]
 8029740:	4618      	mov	r0, r3
 8029742:	f002 faaf 	bl	802bca4 <SDMMC_CmdStopTransfer>
 8029746:	4602      	mov	r2, r0
 8029748:	68fb      	ldr	r3, [r7, #12]
 802974a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802974c:	431a      	orrs	r2, r3
 802974e:	68fb      	ldr	r3, [r7, #12]
 8029750:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8029752:	68fb      	ldr	r3, [r7, #12]
 8029754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8029756:	2b00      	cmp	r3, #0
 8029758:	d103      	bne.n	8029762 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 802975a:	68f8      	ldr	r0, [r7, #12]
 802975c:	f004 ffa2 	bl	802e6a4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8029760:	e002      	b.n	8029768 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8029762:	68f8      	ldr	r0, [r7, #12]
 8029764:	f7ff fcfc 	bl	8029160 <HAL_SD_ErrorCallback>
}
 8029768:	bf00      	nop
 802976a:	3710      	adds	r7, #16
 802976c:	46bd      	mov	sp, r7
 802976e:	bd80      	pop	{r7, pc}

08029770 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8029770:	b5b0      	push	{r4, r5, r7, lr}
 8029772:	b094      	sub	sp, #80	; 0x50
 8029774:	af04      	add	r7, sp, #16
 8029776:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8029778:	2301      	movs	r3, #1
 802977a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 802977c:	687b      	ldr	r3, [r7, #4]
 802977e:	681b      	ldr	r3, [r3, #0]
 8029780:	4618      	mov	r0, r3
 8029782:	f002 f961 	bl	802ba48 <SDIO_GetPowerState>
 8029786:	4603      	mov	r3, r0
 8029788:	2b00      	cmp	r3, #0
 802978a:	d102      	bne.n	8029792 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 802978c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8029790:	e0b7      	b.n	8029902 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8029792:	687b      	ldr	r3, [r7, #4]
 8029794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8029796:	2b03      	cmp	r3, #3
 8029798:	d02f      	beq.n	80297fa <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 802979a:	687b      	ldr	r3, [r7, #4]
 802979c:	681b      	ldr	r3, [r3, #0]
 802979e:	4618      	mov	r0, r3
 80297a0:	f002 fb47 	bl	802be32 <SDMMC_CmdSendCID>
 80297a4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80297a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80297a8:	2b00      	cmp	r3, #0
 80297aa:	d001      	beq.n	80297b0 <SD_InitCard+0x40>
    {
      return errorstate;
 80297ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80297ae:	e0a8      	b.n	8029902 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80297b0:	687b      	ldr	r3, [r7, #4]
 80297b2:	681b      	ldr	r3, [r3, #0]
 80297b4:	2100      	movs	r1, #0
 80297b6:	4618      	mov	r0, r3
 80297b8:	f002 f98b 	bl	802bad2 <SDIO_GetResponse>
 80297bc:	4602      	mov	r2, r0
 80297be:	687b      	ldr	r3, [r7, #4]
 80297c0:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80297c2:	687b      	ldr	r3, [r7, #4]
 80297c4:	681b      	ldr	r3, [r3, #0]
 80297c6:	2104      	movs	r1, #4
 80297c8:	4618      	mov	r0, r3
 80297ca:	f002 f982 	bl	802bad2 <SDIO_GetResponse>
 80297ce:	4602      	mov	r2, r0
 80297d0:	687b      	ldr	r3, [r7, #4]
 80297d2:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80297d4:	687b      	ldr	r3, [r7, #4]
 80297d6:	681b      	ldr	r3, [r3, #0]
 80297d8:	2108      	movs	r1, #8
 80297da:	4618      	mov	r0, r3
 80297dc:	f002 f979 	bl	802bad2 <SDIO_GetResponse>
 80297e0:	4602      	mov	r2, r0
 80297e2:	687b      	ldr	r3, [r7, #4]
 80297e4:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80297e6:	687b      	ldr	r3, [r7, #4]
 80297e8:	681b      	ldr	r3, [r3, #0]
 80297ea:	210c      	movs	r1, #12
 80297ec:	4618      	mov	r0, r3
 80297ee:	f002 f970 	bl	802bad2 <SDIO_GetResponse>
 80297f2:	4602      	mov	r2, r0
 80297f4:	687b      	ldr	r3, [r7, #4]
 80297f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80297fa:	687b      	ldr	r3, [r7, #4]
 80297fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80297fe:	2b03      	cmp	r3, #3
 8029800:	d00d      	beq.n	802981e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8029802:	687b      	ldr	r3, [r7, #4]
 8029804:	681b      	ldr	r3, [r3, #0]
 8029806:	f107 020e 	add.w	r2, r7, #14
 802980a:	4611      	mov	r1, r2
 802980c:	4618      	mov	r0, r3
 802980e:	f002 fb4d 	bl	802beac <SDMMC_CmdSetRelAdd>
 8029812:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8029814:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8029816:	2b00      	cmp	r3, #0
 8029818:	d001      	beq.n	802981e <SD_InitCard+0xae>
    {
      return errorstate;
 802981a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802981c:	e071      	b.n	8029902 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 802981e:	687b      	ldr	r3, [r7, #4]
 8029820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8029822:	2b03      	cmp	r3, #3
 8029824:	d036      	beq.n	8029894 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8029826:	89fb      	ldrh	r3, [r7, #14]
 8029828:	461a      	mov	r2, r3
 802982a:	687b      	ldr	r3, [r7, #4]
 802982c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 802982e:	687b      	ldr	r3, [r7, #4]
 8029830:	681a      	ldr	r2, [r3, #0]
 8029832:	687b      	ldr	r3, [r7, #4]
 8029834:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8029836:	041b      	lsls	r3, r3, #16
 8029838:	4619      	mov	r1, r3
 802983a:	4610      	mov	r0, r2
 802983c:	f002 fb17 	bl	802be6e <SDMMC_CmdSendCSD>
 8029840:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8029842:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8029844:	2b00      	cmp	r3, #0
 8029846:	d001      	beq.n	802984c <SD_InitCard+0xdc>
    {
      return errorstate;
 8029848:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802984a:	e05a      	b.n	8029902 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 802984c:	687b      	ldr	r3, [r7, #4]
 802984e:	681b      	ldr	r3, [r3, #0]
 8029850:	2100      	movs	r1, #0
 8029852:	4618      	mov	r0, r3
 8029854:	f002 f93d 	bl	802bad2 <SDIO_GetResponse>
 8029858:	4602      	mov	r2, r0
 802985a:	687b      	ldr	r3, [r7, #4]
 802985c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 802985e:	687b      	ldr	r3, [r7, #4]
 8029860:	681b      	ldr	r3, [r3, #0]
 8029862:	2104      	movs	r1, #4
 8029864:	4618      	mov	r0, r3
 8029866:	f002 f934 	bl	802bad2 <SDIO_GetResponse>
 802986a:	4602      	mov	r2, r0
 802986c:	687b      	ldr	r3, [r7, #4]
 802986e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8029870:	687b      	ldr	r3, [r7, #4]
 8029872:	681b      	ldr	r3, [r3, #0]
 8029874:	2108      	movs	r1, #8
 8029876:	4618      	mov	r0, r3
 8029878:	f002 f92b 	bl	802bad2 <SDIO_GetResponse>
 802987c:	4602      	mov	r2, r0
 802987e:	687b      	ldr	r3, [r7, #4]
 8029880:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8029882:	687b      	ldr	r3, [r7, #4]
 8029884:	681b      	ldr	r3, [r3, #0]
 8029886:	210c      	movs	r1, #12
 8029888:	4618      	mov	r0, r3
 802988a:	f002 f922 	bl	802bad2 <SDIO_GetResponse>
 802988e:	4602      	mov	r2, r0
 8029890:	687b      	ldr	r3, [r7, #4]
 8029892:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8029894:	687b      	ldr	r3, [r7, #4]
 8029896:	681b      	ldr	r3, [r3, #0]
 8029898:	2104      	movs	r1, #4
 802989a:	4618      	mov	r0, r3
 802989c:	f002 f919 	bl	802bad2 <SDIO_GetResponse>
 80298a0:	4603      	mov	r3, r0
 80298a2:	0d1a      	lsrs	r2, r3, #20
 80298a4:	687b      	ldr	r3, [r7, #4]
 80298a6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80298a8:	f107 0310 	add.w	r3, r7, #16
 80298ac:	4619      	mov	r1, r3
 80298ae:	6878      	ldr	r0, [r7, #4]
 80298b0:	f7ff fc60 	bl	8029174 <HAL_SD_GetCardCSD>
 80298b4:	4603      	mov	r3, r0
 80298b6:	2b00      	cmp	r3, #0
 80298b8:	d002      	beq.n	80298c0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80298ba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80298be:	e020      	b.n	8029902 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80298c0:	687b      	ldr	r3, [r7, #4]
 80298c2:	6819      	ldr	r1, [r3, #0]
 80298c4:	687b      	ldr	r3, [r7, #4]
 80298c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80298c8:	041b      	lsls	r3, r3, #16
 80298ca:	f04f 0400 	mov.w	r4, #0
 80298ce:	461a      	mov	r2, r3
 80298d0:	4623      	mov	r3, r4
 80298d2:	4608      	mov	r0, r1
 80298d4:	f002 fa08 	bl	802bce8 <SDMMC_CmdSelDesel>
 80298d8:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80298da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80298dc:	2b00      	cmp	r3, #0
 80298de:	d001      	beq.n	80298e4 <SD_InitCard+0x174>
  {
    return errorstate;
 80298e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80298e2:	e00e      	b.n	8029902 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80298e4:	687b      	ldr	r3, [r7, #4]
 80298e6:	681d      	ldr	r5, [r3, #0]
 80298e8:	687b      	ldr	r3, [r7, #4]
 80298ea:	466c      	mov	r4, sp
 80298ec:	f103 0210 	add.w	r2, r3, #16
 80298f0:	ca07      	ldmia	r2, {r0, r1, r2}
 80298f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80298f6:	3304      	adds	r3, #4
 80298f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80298fa:	4628      	mov	r0, r5
 80298fc:	f002 f83e 	bl	802b97c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8029900:	2300      	movs	r3, #0
}
 8029902:	4618      	mov	r0, r3
 8029904:	3740      	adds	r7, #64	; 0x40
 8029906:	46bd      	mov	sp, r7
 8029908:	bdb0      	pop	{r4, r5, r7, pc}
	...

0802990c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 802990c:	b580      	push	{r7, lr}
 802990e:	b086      	sub	sp, #24
 8029910:	af00      	add	r7, sp, #0
 8029912:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8029914:	2300      	movs	r3, #0
 8029916:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8029918:	2300      	movs	r3, #0
 802991a:	617b      	str	r3, [r7, #20]
 802991c:	2300      	movs	r3, #0
 802991e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8029920:	687b      	ldr	r3, [r7, #4]
 8029922:	681b      	ldr	r3, [r3, #0]
 8029924:	4618      	mov	r0, r3
 8029926:	f002 fa02 	bl	802bd2e <SDMMC_CmdGoIdleState>
 802992a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 802992c:	68fb      	ldr	r3, [r7, #12]
 802992e:	2b00      	cmp	r3, #0
 8029930:	d001      	beq.n	8029936 <SD_PowerON+0x2a>
  {
    return errorstate;
 8029932:	68fb      	ldr	r3, [r7, #12]
 8029934:	e072      	b.n	8029a1c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8029936:	687b      	ldr	r3, [r7, #4]
 8029938:	681b      	ldr	r3, [r3, #0]
 802993a:	4618      	mov	r0, r3
 802993c:	f002 fa15 	bl	802bd6a <SDMMC_CmdOperCond>
 8029940:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8029942:	68fb      	ldr	r3, [r7, #12]
 8029944:	2b00      	cmp	r3, #0
 8029946:	d00d      	beq.n	8029964 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8029948:	687b      	ldr	r3, [r7, #4]
 802994a:	2200      	movs	r2, #0
 802994c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 802994e:	687b      	ldr	r3, [r7, #4]
 8029950:	681b      	ldr	r3, [r3, #0]
 8029952:	4618      	mov	r0, r3
 8029954:	f002 f9eb 	bl	802bd2e <SDMMC_CmdGoIdleState>
 8029958:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 802995a:	68fb      	ldr	r3, [r7, #12]
 802995c:	2b00      	cmp	r3, #0
 802995e:	d004      	beq.n	802996a <SD_PowerON+0x5e>
    {
      return errorstate;
 8029960:	68fb      	ldr	r3, [r7, #12]
 8029962:	e05b      	b.n	8029a1c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8029964:	687b      	ldr	r3, [r7, #4]
 8029966:	2201      	movs	r2, #1
 8029968:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 802996a:	687b      	ldr	r3, [r7, #4]
 802996c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802996e:	2b01      	cmp	r3, #1
 8029970:	d137      	bne.n	80299e2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8029972:	687b      	ldr	r3, [r7, #4]
 8029974:	681b      	ldr	r3, [r3, #0]
 8029976:	2100      	movs	r1, #0
 8029978:	4618      	mov	r0, r3
 802997a:	f002 fa15 	bl	802bda8 <SDMMC_CmdAppCommand>
 802997e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8029980:	68fb      	ldr	r3, [r7, #12]
 8029982:	2b00      	cmp	r3, #0
 8029984:	d02d      	beq.n	80299e2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8029986:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 802998a:	e047      	b.n	8029a1c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 802998c:	687b      	ldr	r3, [r7, #4]
 802998e:	681b      	ldr	r3, [r3, #0]
 8029990:	2100      	movs	r1, #0
 8029992:	4618      	mov	r0, r3
 8029994:	f002 fa08 	bl	802bda8 <SDMMC_CmdAppCommand>
 8029998:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 802999a:	68fb      	ldr	r3, [r7, #12]
 802999c:	2b00      	cmp	r3, #0
 802999e:	d001      	beq.n	80299a4 <SD_PowerON+0x98>
    {
      return errorstate;
 80299a0:	68fb      	ldr	r3, [r7, #12]
 80299a2:	e03b      	b.n	8029a1c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80299a4:	687b      	ldr	r3, [r7, #4]
 80299a6:	681b      	ldr	r3, [r3, #0]
 80299a8:	491e      	ldr	r1, [pc, #120]	; (8029a24 <SD_PowerON+0x118>)
 80299aa:	4618      	mov	r0, r3
 80299ac:	f002 fa1e 	bl	802bdec <SDMMC_CmdAppOperCommand>
 80299b0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80299b2:	68fb      	ldr	r3, [r7, #12]
 80299b4:	2b00      	cmp	r3, #0
 80299b6:	d002      	beq.n	80299be <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80299b8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80299bc:	e02e      	b.n	8029a1c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80299be:	687b      	ldr	r3, [r7, #4]
 80299c0:	681b      	ldr	r3, [r3, #0]
 80299c2:	2100      	movs	r1, #0
 80299c4:	4618      	mov	r0, r3
 80299c6:	f002 f884 	bl	802bad2 <SDIO_GetResponse>
 80299ca:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80299cc:	697b      	ldr	r3, [r7, #20]
 80299ce:	0fdb      	lsrs	r3, r3, #31
 80299d0:	2b01      	cmp	r3, #1
 80299d2:	d101      	bne.n	80299d8 <SD_PowerON+0xcc>
 80299d4:	2301      	movs	r3, #1
 80299d6:	e000      	b.n	80299da <SD_PowerON+0xce>
 80299d8:	2300      	movs	r3, #0
 80299da:	613b      	str	r3, [r7, #16]

    count++;
 80299dc:	68bb      	ldr	r3, [r7, #8]
 80299de:	3301      	adds	r3, #1
 80299e0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80299e2:	68bb      	ldr	r3, [r7, #8]
 80299e4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80299e8:	4293      	cmp	r3, r2
 80299ea:	d802      	bhi.n	80299f2 <SD_PowerON+0xe6>
 80299ec:	693b      	ldr	r3, [r7, #16]
 80299ee:	2b00      	cmp	r3, #0
 80299f0:	d0cc      	beq.n	802998c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80299f2:	68bb      	ldr	r3, [r7, #8]
 80299f4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80299f8:	4293      	cmp	r3, r2
 80299fa:	d902      	bls.n	8029a02 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80299fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8029a00:	e00c      	b.n	8029a1c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8029a02:	697b      	ldr	r3, [r7, #20]
 8029a04:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8029a08:	2b00      	cmp	r3, #0
 8029a0a:	d003      	beq.n	8029a14 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8029a0c:	687b      	ldr	r3, [r7, #4]
 8029a0e:	2201      	movs	r2, #1
 8029a10:	645a      	str	r2, [r3, #68]	; 0x44
 8029a12:	e002      	b.n	8029a1a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8029a14:	687b      	ldr	r3, [r7, #4]
 8029a16:	2200      	movs	r2, #0
 8029a18:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8029a1a:	2300      	movs	r3, #0
}
 8029a1c:	4618      	mov	r0, r3
 8029a1e:	3718      	adds	r7, #24
 8029a20:	46bd      	mov	sp, r7
 8029a22:	bd80      	pop	{r7, pc}
 8029a24:	c1100000 	.word	0xc1100000

08029a28 <SD_PowerOFF>:
  * @brief  Turns the SDIO output signals off.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
static void SD_PowerOFF(SD_HandleTypeDef *hsd)
{
 8029a28:	b580      	push	{r7, lr}
 8029a2a:	b082      	sub	sp, #8
 8029a2c:	af00      	add	r7, sp, #0
 8029a2e:	6078      	str	r0, [r7, #4]
  /* Set Power State to OFF */
  (void)SDIO_PowerState_OFF(hsd->Instance);
 8029a30:	687b      	ldr	r3, [r7, #4]
 8029a32:	681b      	ldr	r3, [r3, #0]
 8029a34:	4618      	mov	r0, r3
 8029a36:	f001 fff9 	bl	802ba2c <SDIO_PowerState_OFF>
}
 8029a3a:	bf00      	nop
 8029a3c:	3708      	adds	r7, #8
 8029a3e:	46bd      	mov	sp, r7
 8029a40:	bd80      	pop	{r7, pc}

08029a42 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8029a42:	b580      	push	{r7, lr}
 8029a44:	b084      	sub	sp, #16
 8029a46:	af00      	add	r7, sp, #0
 8029a48:	6078      	str	r0, [r7, #4]
 8029a4a:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8029a4c:	683b      	ldr	r3, [r7, #0]
 8029a4e:	2b00      	cmp	r3, #0
 8029a50:	d102      	bne.n	8029a58 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8029a52:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8029a56:	e018      	b.n	8029a8a <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8029a58:	687b      	ldr	r3, [r7, #4]
 8029a5a:	681a      	ldr	r2, [r3, #0]
 8029a5c:	687b      	ldr	r3, [r7, #4]
 8029a5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8029a60:	041b      	lsls	r3, r3, #16
 8029a62:	4619      	mov	r1, r3
 8029a64:	4610      	mov	r0, r2
 8029a66:	f002 fa42 	bl	802beee <SDMMC_CmdSendStatus>
 8029a6a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8029a6c:	68fb      	ldr	r3, [r7, #12]
 8029a6e:	2b00      	cmp	r3, #0
 8029a70:	d001      	beq.n	8029a76 <SD_SendStatus+0x34>
  {
    return errorstate;
 8029a72:	68fb      	ldr	r3, [r7, #12]
 8029a74:	e009      	b.n	8029a8a <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8029a76:	687b      	ldr	r3, [r7, #4]
 8029a78:	681b      	ldr	r3, [r3, #0]
 8029a7a:	2100      	movs	r1, #0
 8029a7c:	4618      	mov	r0, r3
 8029a7e:	f002 f828 	bl	802bad2 <SDIO_GetResponse>
 8029a82:	4602      	mov	r2, r0
 8029a84:	683b      	ldr	r3, [r7, #0]
 8029a86:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8029a88:	2300      	movs	r3, #0
}
 8029a8a:	4618      	mov	r0, r3
 8029a8c:	3710      	adds	r7, #16
 8029a8e:	46bd      	mov	sp, r7
 8029a90:	bd80      	pop	{r7, pc}

08029a92 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8029a92:	b580      	push	{r7, lr}
 8029a94:	b086      	sub	sp, #24
 8029a96:	af00      	add	r7, sp, #0
 8029a98:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8029a9a:	687b      	ldr	r3, [r7, #4]
 8029a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8029a9e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8029aa0:	687b      	ldr	r3, [r7, #4]
 8029aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8029aa4:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8029aa6:	693b      	ldr	r3, [r7, #16]
 8029aa8:	2b00      	cmp	r3, #0
 8029aaa:	d03f      	beq.n	8029b2c <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8029aac:	2300      	movs	r3, #0
 8029aae:	617b      	str	r3, [r7, #20]
 8029ab0:	e033      	b.n	8029b1a <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8029ab2:	687b      	ldr	r3, [r7, #4]
 8029ab4:	681b      	ldr	r3, [r3, #0]
 8029ab6:	4618      	mov	r0, r3
 8029ab8:	f001 ff8b 	bl	802b9d2 <SDIO_ReadFIFO>
 8029abc:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8029abe:	68bb      	ldr	r3, [r7, #8]
 8029ac0:	b2da      	uxtb	r2, r3
 8029ac2:	68fb      	ldr	r3, [r7, #12]
 8029ac4:	701a      	strb	r2, [r3, #0]
      tmp++;
 8029ac6:	68fb      	ldr	r3, [r7, #12]
 8029ac8:	3301      	adds	r3, #1
 8029aca:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8029acc:	693b      	ldr	r3, [r7, #16]
 8029ace:	3b01      	subs	r3, #1
 8029ad0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8029ad2:	68bb      	ldr	r3, [r7, #8]
 8029ad4:	0a1b      	lsrs	r3, r3, #8
 8029ad6:	b2da      	uxtb	r2, r3
 8029ad8:	68fb      	ldr	r3, [r7, #12]
 8029ada:	701a      	strb	r2, [r3, #0]
      tmp++;
 8029adc:	68fb      	ldr	r3, [r7, #12]
 8029ade:	3301      	adds	r3, #1
 8029ae0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8029ae2:	693b      	ldr	r3, [r7, #16]
 8029ae4:	3b01      	subs	r3, #1
 8029ae6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8029ae8:	68bb      	ldr	r3, [r7, #8]
 8029aea:	0c1b      	lsrs	r3, r3, #16
 8029aec:	b2da      	uxtb	r2, r3
 8029aee:	68fb      	ldr	r3, [r7, #12]
 8029af0:	701a      	strb	r2, [r3, #0]
      tmp++;
 8029af2:	68fb      	ldr	r3, [r7, #12]
 8029af4:	3301      	adds	r3, #1
 8029af6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8029af8:	693b      	ldr	r3, [r7, #16]
 8029afa:	3b01      	subs	r3, #1
 8029afc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8029afe:	68bb      	ldr	r3, [r7, #8]
 8029b00:	0e1b      	lsrs	r3, r3, #24
 8029b02:	b2da      	uxtb	r2, r3
 8029b04:	68fb      	ldr	r3, [r7, #12]
 8029b06:	701a      	strb	r2, [r3, #0]
      tmp++;
 8029b08:	68fb      	ldr	r3, [r7, #12]
 8029b0a:	3301      	adds	r3, #1
 8029b0c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8029b0e:	693b      	ldr	r3, [r7, #16]
 8029b10:	3b01      	subs	r3, #1
 8029b12:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8029b14:	697b      	ldr	r3, [r7, #20]
 8029b16:	3301      	adds	r3, #1
 8029b18:	617b      	str	r3, [r7, #20]
 8029b1a:	697b      	ldr	r3, [r7, #20]
 8029b1c:	2b07      	cmp	r3, #7
 8029b1e:	d9c8      	bls.n	8029ab2 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8029b20:	687b      	ldr	r3, [r7, #4]
 8029b22:	68fa      	ldr	r2, [r7, #12]
 8029b24:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8029b26:	687b      	ldr	r3, [r7, #4]
 8029b28:	693a      	ldr	r2, [r7, #16]
 8029b2a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8029b2c:	bf00      	nop
 8029b2e:	3718      	adds	r7, #24
 8029b30:	46bd      	mov	sp, r7
 8029b32:	bd80      	pop	{r7, pc}

08029b34 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8029b34:	b580      	push	{r7, lr}
 8029b36:	b086      	sub	sp, #24
 8029b38:	af00      	add	r7, sp, #0
 8029b3a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8029b3c:	687b      	ldr	r3, [r7, #4]
 8029b3e:	6a1b      	ldr	r3, [r3, #32]
 8029b40:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8029b42:	687b      	ldr	r3, [r7, #4]
 8029b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8029b46:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8029b48:	693b      	ldr	r3, [r7, #16]
 8029b4a:	2b00      	cmp	r3, #0
 8029b4c:	d043      	beq.n	8029bd6 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8029b4e:	2300      	movs	r3, #0
 8029b50:	617b      	str	r3, [r7, #20]
 8029b52:	e037      	b.n	8029bc4 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8029b54:	68fb      	ldr	r3, [r7, #12]
 8029b56:	781b      	ldrb	r3, [r3, #0]
 8029b58:	60bb      	str	r3, [r7, #8]
      tmp++;
 8029b5a:	68fb      	ldr	r3, [r7, #12]
 8029b5c:	3301      	adds	r3, #1
 8029b5e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8029b60:	693b      	ldr	r3, [r7, #16]
 8029b62:	3b01      	subs	r3, #1
 8029b64:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8029b66:	68fb      	ldr	r3, [r7, #12]
 8029b68:	781b      	ldrb	r3, [r3, #0]
 8029b6a:	021a      	lsls	r2, r3, #8
 8029b6c:	68bb      	ldr	r3, [r7, #8]
 8029b6e:	4313      	orrs	r3, r2
 8029b70:	60bb      	str	r3, [r7, #8]
      tmp++;
 8029b72:	68fb      	ldr	r3, [r7, #12]
 8029b74:	3301      	adds	r3, #1
 8029b76:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8029b78:	693b      	ldr	r3, [r7, #16]
 8029b7a:	3b01      	subs	r3, #1
 8029b7c:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8029b7e:	68fb      	ldr	r3, [r7, #12]
 8029b80:	781b      	ldrb	r3, [r3, #0]
 8029b82:	041a      	lsls	r2, r3, #16
 8029b84:	68bb      	ldr	r3, [r7, #8]
 8029b86:	4313      	orrs	r3, r2
 8029b88:	60bb      	str	r3, [r7, #8]
      tmp++;
 8029b8a:	68fb      	ldr	r3, [r7, #12]
 8029b8c:	3301      	adds	r3, #1
 8029b8e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8029b90:	693b      	ldr	r3, [r7, #16]
 8029b92:	3b01      	subs	r3, #1
 8029b94:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8029b96:	68fb      	ldr	r3, [r7, #12]
 8029b98:	781b      	ldrb	r3, [r3, #0]
 8029b9a:	061a      	lsls	r2, r3, #24
 8029b9c:	68bb      	ldr	r3, [r7, #8]
 8029b9e:	4313      	orrs	r3, r2
 8029ba0:	60bb      	str	r3, [r7, #8]
      tmp++;
 8029ba2:	68fb      	ldr	r3, [r7, #12]
 8029ba4:	3301      	adds	r3, #1
 8029ba6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8029ba8:	693b      	ldr	r3, [r7, #16]
 8029baa:	3b01      	subs	r3, #1
 8029bac:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8029bae:	687b      	ldr	r3, [r7, #4]
 8029bb0:	681b      	ldr	r3, [r3, #0]
 8029bb2:	f107 0208 	add.w	r2, r7, #8
 8029bb6:	4611      	mov	r1, r2
 8029bb8:	4618      	mov	r0, r3
 8029bba:	f001 ff17 	bl	802b9ec <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8029bbe:	697b      	ldr	r3, [r7, #20]
 8029bc0:	3301      	adds	r3, #1
 8029bc2:	617b      	str	r3, [r7, #20]
 8029bc4:	697b      	ldr	r3, [r7, #20]
 8029bc6:	2b07      	cmp	r3, #7
 8029bc8:	d9c4      	bls.n	8029b54 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8029bca:	687b      	ldr	r3, [r7, #4]
 8029bcc:	68fa      	ldr	r2, [r7, #12]
 8029bce:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8029bd0:	687b      	ldr	r3, [r7, #4]
 8029bd2:	693a      	ldr	r2, [r7, #16]
 8029bd4:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8029bd6:	bf00      	nop
 8029bd8:	3718      	adds	r7, #24
 8029bda:	46bd      	mov	sp, r7
 8029bdc:	bd80      	pop	{r7, pc}

08029bde <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8029bde:	b580      	push	{r7, lr}
 8029be0:	b082      	sub	sp, #8
 8029be2:	af00      	add	r7, sp, #0
 8029be4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8029be6:	687b      	ldr	r3, [r7, #4]
 8029be8:	2b00      	cmp	r3, #0
 8029bea:	d101      	bne.n	8029bf0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8029bec:	2301      	movs	r3, #1
 8029bee:	e01d      	b.n	8029c2c <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8029bf0:	687b      	ldr	r3, [r7, #4]
 8029bf2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8029bf6:	b2db      	uxtb	r3, r3
 8029bf8:	2b00      	cmp	r3, #0
 8029bfa:	d106      	bne.n	8029c0a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8029bfc:	687b      	ldr	r3, [r7, #4]
 8029bfe:	2200      	movs	r2, #0
 8029c00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8029c04:	6878      	ldr	r0, [r7, #4]
 8029c06:	f7f9 fa27 	bl	8023058 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8029c0a:	687b      	ldr	r3, [r7, #4]
 8029c0c:	2202      	movs	r2, #2
 8029c0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8029c12:	687b      	ldr	r3, [r7, #4]
 8029c14:	681a      	ldr	r2, [r3, #0]
 8029c16:	687b      	ldr	r3, [r7, #4]
 8029c18:	3304      	adds	r3, #4
 8029c1a:	4619      	mov	r1, r3
 8029c1c:	4610      	mov	r0, r2
 8029c1e:	f000 fb4f 	bl	802a2c0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8029c22:	687b      	ldr	r3, [r7, #4]
 8029c24:	2201      	movs	r2, #1
 8029c26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8029c2a:	2300      	movs	r3, #0
}
 8029c2c:	4618      	mov	r0, r3
 8029c2e:	3708      	adds	r7, #8
 8029c30:	46bd      	mov	sp, r7
 8029c32:	bd80      	pop	{r7, pc}

08029c34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8029c34:	b480      	push	{r7}
 8029c36:	b085      	sub	sp, #20
 8029c38:	af00      	add	r7, sp, #0
 8029c3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8029c3c:	687b      	ldr	r3, [r7, #4]
 8029c3e:	681b      	ldr	r3, [r3, #0]
 8029c40:	68da      	ldr	r2, [r3, #12]
 8029c42:	687b      	ldr	r3, [r7, #4]
 8029c44:	681b      	ldr	r3, [r3, #0]
 8029c46:	f042 0201 	orr.w	r2, r2, #1
 8029c4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8029c4c:	687b      	ldr	r3, [r7, #4]
 8029c4e:	681b      	ldr	r3, [r3, #0]
 8029c50:	689b      	ldr	r3, [r3, #8]
 8029c52:	f003 0307 	and.w	r3, r3, #7
 8029c56:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8029c58:	68fb      	ldr	r3, [r7, #12]
 8029c5a:	2b06      	cmp	r3, #6
 8029c5c:	d007      	beq.n	8029c6e <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8029c5e:	687b      	ldr	r3, [r7, #4]
 8029c60:	681b      	ldr	r3, [r3, #0]
 8029c62:	681a      	ldr	r2, [r3, #0]
 8029c64:	687b      	ldr	r3, [r7, #4]
 8029c66:	681b      	ldr	r3, [r3, #0]
 8029c68:	f042 0201 	orr.w	r2, r2, #1
 8029c6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8029c6e:	2300      	movs	r3, #0
}
 8029c70:	4618      	mov	r0, r3
 8029c72:	3714      	adds	r7, #20
 8029c74:	46bd      	mov	sp, r7
 8029c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029c7a:	4770      	bx	lr

08029c7c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8029c7c:	b580      	push	{r7, lr}
 8029c7e:	b082      	sub	sp, #8
 8029c80:	af00      	add	r7, sp, #0
 8029c82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8029c84:	687b      	ldr	r3, [r7, #4]
 8029c86:	2b00      	cmp	r3, #0
 8029c88:	d101      	bne.n	8029c8e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8029c8a:	2301      	movs	r3, #1
 8029c8c:	e01d      	b.n	8029cca <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8029c8e:	687b      	ldr	r3, [r7, #4]
 8029c90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8029c94:	b2db      	uxtb	r3, r3
 8029c96:	2b00      	cmp	r3, #0
 8029c98:	d106      	bne.n	8029ca8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8029c9a:	687b      	ldr	r3, [r7, #4]
 8029c9c:	2200      	movs	r2, #0
 8029c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8029ca2:	6878      	ldr	r0, [r7, #4]
 8029ca4:	f000 f815 	bl	8029cd2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8029ca8:	687b      	ldr	r3, [r7, #4]
 8029caa:	2202      	movs	r2, #2
 8029cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8029cb0:	687b      	ldr	r3, [r7, #4]
 8029cb2:	681a      	ldr	r2, [r3, #0]
 8029cb4:	687b      	ldr	r3, [r7, #4]
 8029cb6:	3304      	adds	r3, #4
 8029cb8:	4619      	mov	r1, r3
 8029cba:	4610      	mov	r0, r2
 8029cbc:	f000 fb00 	bl	802a2c0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8029cc0:	687b      	ldr	r3, [r7, #4]
 8029cc2:	2201      	movs	r2, #1
 8029cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8029cc8:	2300      	movs	r3, #0
}
 8029cca:	4618      	mov	r0, r3
 8029ccc:	3708      	adds	r7, #8
 8029cce:	46bd      	mov	sp, r7
 8029cd0:	bd80      	pop	{r7, pc}

08029cd2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8029cd2:	b480      	push	{r7}
 8029cd4:	b083      	sub	sp, #12
 8029cd6:	af00      	add	r7, sp, #0
 8029cd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8029cda:	bf00      	nop
 8029cdc:	370c      	adds	r7, #12
 8029cde:	46bd      	mov	sp, r7
 8029ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029ce4:	4770      	bx	lr
	...

08029ce8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8029ce8:	b580      	push	{r7, lr}
 8029cea:	b084      	sub	sp, #16
 8029cec:	af00      	add	r7, sp, #0
 8029cee:	6078      	str	r0, [r7, #4]
 8029cf0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8029cf2:	687b      	ldr	r3, [r7, #4]
 8029cf4:	681b      	ldr	r3, [r3, #0]
 8029cf6:	2201      	movs	r2, #1
 8029cf8:	6839      	ldr	r1, [r7, #0]
 8029cfa:	4618      	mov	r0, r3
 8029cfc:	f000 fdca 	bl	802a894 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8029d00:	687b      	ldr	r3, [r7, #4]
 8029d02:	681b      	ldr	r3, [r3, #0]
 8029d04:	4a15      	ldr	r2, [pc, #84]	; (8029d5c <HAL_TIM_PWM_Start+0x74>)
 8029d06:	4293      	cmp	r3, r2
 8029d08:	d004      	beq.n	8029d14 <HAL_TIM_PWM_Start+0x2c>
 8029d0a:	687b      	ldr	r3, [r7, #4]
 8029d0c:	681b      	ldr	r3, [r3, #0]
 8029d0e:	4a14      	ldr	r2, [pc, #80]	; (8029d60 <HAL_TIM_PWM_Start+0x78>)
 8029d10:	4293      	cmp	r3, r2
 8029d12:	d101      	bne.n	8029d18 <HAL_TIM_PWM_Start+0x30>
 8029d14:	2301      	movs	r3, #1
 8029d16:	e000      	b.n	8029d1a <HAL_TIM_PWM_Start+0x32>
 8029d18:	2300      	movs	r3, #0
 8029d1a:	2b00      	cmp	r3, #0
 8029d1c:	d007      	beq.n	8029d2e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8029d1e:	687b      	ldr	r3, [r7, #4]
 8029d20:	681b      	ldr	r3, [r3, #0]
 8029d22:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8029d24:	687b      	ldr	r3, [r7, #4]
 8029d26:	681b      	ldr	r3, [r3, #0]
 8029d28:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8029d2c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8029d2e:	687b      	ldr	r3, [r7, #4]
 8029d30:	681b      	ldr	r3, [r3, #0]
 8029d32:	689b      	ldr	r3, [r3, #8]
 8029d34:	f003 0307 	and.w	r3, r3, #7
 8029d38:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8029d3a:	68fb      	ldr	r3, [r7, #12]
 8029d3c:	2b06      	cmp	r3, #6
 8029d3e:	d007      	beq.n	8029d50 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8029d40:	687b      	ldr	r3, [r7, #4]
 8029d42:	681b      	ldr	r3, [r3, #0]
 8029d44:	681a      	ldr	r2, [r3, #0]
 8029d46:	687b      	ldr	r3, [r7, #4]
 8029d48:	681b      	ldr	r3, [r3, #0]
 8029d4a:	f042 0201 	orr.w	r2, r2, #1
 8029d4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8029d50:	2300      	movs	r3, #0
}
 8029d52:	4618      	mov	r0, r3
 8029d54:	3710      	adds	r7, #16
 8029d56:	46bd      	mov	sp, r7
 8029d58:	bd80      	pop	{r7, pc}
 8029d5a:	bf00      	nop
 8029d5c:	40010000 	.word	0x40010000
 8029d60:	40010400 	.word	0x40010400

08029d64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8029d64:	b580      	push	{r7, lr}
 8029d66:	b082      	sub	sp, #8
 8029d68:	af00      	add	r7, sp, #0
 8029d6a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8029d6c:	687b      	ldr	r3, [r7, #4]
 8029d6e:	681b      	ldr	r3, [r3, #0]
 8029d70:	691b      	ldr	r3, [r3, #16]
 8029d72:	f003 0302 	and.w	r3, r3, #2
 8029d76:	2b02      	cmp	r3, #2
 8029d78:	d122      	bne.n	8029dc0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8029d7a:	687b      	ldr	r3, [r7, #4]
 8029d7c:	681b      	ldr	r3, [r3, #0]
 8029d7e:	68db      	ldr	r3, [r3, #12]
 8029d80:	f003 0302 	and.w	r3, r3, #2
 8029d84:	2b02      	cmp	r3, #2
 8029d86:	d11b      	bne.n	8029dc0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8029d88:	687b      	ldr	r3, [r7, #4]
 8029d8a:	681b      	ldr	r3, [r3, #0]
 8029d8c:	f06f 0202 	mvn.w	r2, #2
 8029d90:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8029d92:	687b      	ldr	r3, [r7, #4]
 8029d94:	2201      	movs	r2, #1
 8029d96:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8029d98:	687b      	ldr	r3, [r7, #4]
 8029d9a:	681b      	ldr	r3, [r3, #0]
 8029d9c:	699b      	ldr	r3, [r3, #24]
 8029d9e:	f003 0303 	and.w	r3, r3, #3
 8029da2:	2b00      	cmp	r3, #0
 8029da4:	d003      	beq.n	8029dae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8029da6:	6878      	ldr	r0, [r7, #4]
 8029da8:	f000 fa6b 	bl	802a282 <HAL_TIM_IC_CaptureCallback>
 8029dac:	e005      	b.n	8029dba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8029dae:	6878      	ldr	r0, [r7, #4]
 8029db0:	f000 fa5d 	bl	802a26e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8029db4:	6878      	ldr	r0, [r7, #4]
 8029db6:	f000 fa6e 	bl	802a296 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8029dba:	687b      	ldr	r3, [r7, #4]
 8029dbc:	2200      	movs	r2, #0
 8029dbe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8029dc0:	687b      	ldr	r3, [r7, #4]
 8029dc2:	681b      	ldr	r3, [r3, #0]
 8029dc4:	691b      	ldr	r3, [r3, #16]
 8029dc6:	f003 0304 	and.w	r3, r3, #4
 8029dca:	2b04      	cmp	r3, #4
 8029dcc:	d122      	bne.n	8029e14 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8029dce:	687b      	ldr	r3, [r7, #4]
 8029dd0:	681b      	ldr	r3, [r3, #0]
 8029dd2:	68db      	ldr	r3, [r3, #12]
 8029dd4:	f003 0304 	and.w	r3, r3, #4
 8029dd8:	2b04      	cmp	r3, #4
 8029dda:	d11b      	bne.n	8029e14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8029ddc:	687b      	ldr	r3, [r7, #4]
 8029dde:	681b      	ldr	r3, [r3, #0]
 8029de0:	f06f 0204 	mvn.w	r2, #4
 8029de4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8029de6:	687b      	ldr	r3, [r7, #4]
 8029de8:	2202      	movs	r2, #2
 8029dea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8029dec:	687b      	ldr	r3, [r7, #4]
 8029dee:	681b      	ldr	r3, [r3, #0]
 8029df0:	699b      	ldr	r3, [r3, #24]
 8029df2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8029df6:	2b00      	cmp	r3, #0
 8029df8:	d003      	beq.n	8029e02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8029dfa:	6878      	ldr	r0, [r7, #4]
 8029dfc:	f000 fa41 	bl	802a282 <HAL_TIM_IC_CaptureCallback>
 8029e00:	e005      	b.n	8029e0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8029e02:	6878      	ldr	r0, [r7, #4]
 8029e04:	f000 fa33 	bl	802a26e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8029e08:	6878      	ldr	r0, [r7, #4]
 8029e0a:	f000 fa44 	bl	802a296 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8029e0e:	687b      	ldr	r3, [r7, #4]
 8029e10:	2200      	movs	r2, #0
 8029e12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8029e14:	687b      	ldr	r3, [r7, #4]
 8029e16:	681b      	ldr	r3, [r3, #0]
 8029e18:	691b      	ldr	r3, [r3, #16]
 8029e1a:	f003 0308 	and.w	r3, r3, #8
 8029e1e:	2b08      	cmp	r3, #8
 8029e20:	d122      	bne.n	8029e68 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8029e22:	687b      	ldr	r3, [r7, #4]
 8029e24:	681b      	ldr	r3, [r3, #0]
 8029e26:	68db      	ldr	r3, [r3, #12]
 8029e28:	f003 0308 	and.w	r3, r3, #8
 8029e2c:	2b08      	cmp	r3, #8
 8029e2e:	d11b      	bne.n	8029e68 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8029e30:	687b      	ldr	r3, [r7, #4]
 8029e32:	681b      	ldr	r3, [r3, #0]
 8029e34:	f06f 0208 	mvn.w	r2, #8
 8029e38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8029e3a:	687b      	ldr	r3, [r7, #4]
 8029e3c:	2204      	movs	r2, #4
 8029e3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8029e40:	687b      	ldr	r3, [r7, #4]
 8029e42:	681b      	ldr	r3, [r3, #0]
 8029e44:	69db      	ldr	r3, [r3, #28]
 8029e46:	f003 0303 	and.w	r3, r3, #3
 8029e4a:	2b00      	cmp	r3, #0
 8029e4c:	d003      	beq.n	8029e56 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8029e4e:	6878      	ldr	r0, [r7, #4]
 8029e50:	f000 fa17 	bl	802a282 <HAL_TIM_IC_CaptureCallback>
 8029e54:	e005      	b.n	8029e62 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8029e56:	6878      	ldr	r0, [r7, #4]
 8029e58:	f000 fa09 	bl	802a26e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8029e5c:	6878      	ldr	r0, [r7, #4]
 8029e5e:	f000 fa1a 	bl	802a296 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8029e62:	687b      	ldr	r3, [r7, #4]
 8029e64:	2200      	movs	r2, #0
 8029e66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8029e68:	687b      	ldr	r3, [r7, #4]
 8029e6a:	681b      	ldr	r3, [r3, #0]
 8029e6c:	691b      	ldr	r3, [r3, #16]
 8029e6e:	f003 0310 	and.w	r3, r3, #16
 8029e72:	2b10      	cmp	r3, #16
 8029e74:	d122      	bne.n	8029ebc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8029e76:	687b      	ldr	r3, [r7, #4]
 8029e78:	681b      	ldr	r3, [r3, #0]
 8029e7a:	68db      	ldr	r3, [r3, #12]
 8029e7c:	f003 0310 	and.w	r3, r3, #16
 8029e80:	2b10      	cmp	r3, #16
 8029e82:	d11b      	bne.n	8029ebc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8029e84:	687b      	ldr	r3, [r7, #4]
 8029e86:	681b      	ldr	r3, [r3, #0]
 8029e88:	f06f 0210 	mvn.w	r2, #16
 8029e8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8029e8e:	687b      	ldr	r3, [r7, #4]
 8029e90:	2208      	movs	r2, #8
 8029e92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8029e94:	687b      	ldr	r3, [r7, #4]
 8029e96:	681b      	ldr	r3, [r3, #0]
 8029e98:	69db      	ldr	r3, [r3, #28]
 8029e9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8029e9e:	2b00      	cmp	r3, #0
 8029ea0:	d003      	beq.n	8029eaa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8029ea2:	6878      	ldr	r0, [r7, #4]
 8029ea4:	f000 f9ed 	bl	802a282 <HAL_TIM_IC_CaptureCallback>
 8029ea8:	e005      	b.n	8029eb6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8029eaa:	6878      	ldr	r0, [r7, #4]
 8029eac:	f000 f9df 	bl	802a26e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8029eb0:	6878      	ldr	r0, [r7, #4]
 8029eb2:	f000 f9f0 	bl	802a296 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8029eb6:	687b      	ldr	r3, [r7, #4]
 8029eb8:	2200      	movs	r2, #0
 8029eba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8029ebc:	687b      	ldr	r3, [r7, #4]
 8029ebe:	681b      	ldr	r3, [r3, #0]
 8029ec0:	691b      	ldr	r3, [r3, #16]
 8029ec2:	f003 0301 	and.w	r3, r3, #1
 8029ec6:	2b01      	cmp	r3, #1
 8029ec8:	d10e      	bne.n	8029ee8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8029eca:	687b      	ldr	r3, [r7, #4]
 8029ecc:	681b      	ldr	r3, [r3, #0]
 8029ece:	68db      	ldr	r3, [r3, #12]
 8029ed0:	f003 0301 	and.w	r3, r3, #1
 8029ed4:	2b01      	cmp	r3, #1
 8029ed6:	d107      	bne.n	8029ee8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8029ed8:	687b      	ldr	r3, [r7, #4]
 8029eda:	681b      	ldr	r3, [r3, #0]
 8029edc:	f06f 0201 	mvn.w	r2, #1
 8029ee0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8029ee2:	6878      	ldr	r0, [r7, #4]
 8029ee4:	f7f8 f95e 	bl	80221a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8029ee8:	687b      	ldr	r3, [r7, #4]
 8029eea:	681b      	ldr	r3, [r3, #0]
 8029eec:	691b      	ldr	r3, [r3, #16]
 8029eee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8029ef2:	2b80      	cmp	r3, #128	; 0x80
 8029ef4:	d10e      	bne.n	8029f14 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8029ef6:	687b      	ldr	r3, [r7, #4]
 8029ef8:	681b      	ldr	r3, [r3, #0]
 8029efa:	68db      	ldr	r3, [r3, #12]
 8029efc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8029f00:	2b80      	cmp	r3, #128	; 0x80
 8029f02:	d107      	bne.n	8029f14 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8029f04:	687b      	ldr	r3, [r7, #4]
 8029f06:	681b      	ldr	r3, [r3, #0]
 8029f08:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8029f0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8029f0e:	6878      	ldr	r0, [r7, #4]
 8029f10:	f000 fd6c 	bl	802a9ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8029f14:	687b      	ldr	r3, [r7, #4]
 8029f16:	681b      	ldr	r3, [r3, #0]
 8029f18:	691b      	ldr	r3, [r3, #16]
 8029f1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8029f1e:	2b40      	cmp	r3, #64	; 0x40
 8029f20:	d10e      	bne.n	8029f40 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8029f22:	687b      	ldr	r3, [r7, #4]
 8029f24:	681b      	ldr	r3, [r3, #0]
 8029f26:	68db      	ldr	r3, [r3, #12]
 8029f28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8029f2c:	2b40      	cmp	r3, #64	; 0x40
 8029f2e:	d107      	bne.n	8029f40 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8029f30:	687b      	ldr	r3, [r7, #4]
 8029f32:	681b      	ldr	r3, [r3, #0]
 8029f34:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8029f38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8029f3a:	6878      	ldr	r0, [r7, #4]
 8029f3c:	f000 f9b5 	bl	802a2aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8029f40:	687b      	ldr	r3, [r7, #4]
 8029f42:	681b      	ldr	r3, [r3, #0]
 8029f44:	691b      	ldr	r3, [r3, #16]
 8029f46:	f003 0320 	and.w	r3, r3, #32
 8029f4a:	2b20      	cmp	r3, #32
 8029f4c:	d10e      	bne.n	8029f6c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8029f4e:	687b      	ldr	r3, [r7, #4]
 8029f50:	681b      	ldr	r3, [r3, #0]
 8029f52:	68db      	ldr	r3, [r3, #12]
 8029f54:	f003 0320 	and.w	r3, r3, #32
 8029f58:	2b20      	cmp	r3, #32
 8029f5a:	d107      	bne.n	8029f6c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8029f5c:	687b      	ldr	r3, [r7, #4]
 8029f5e:	681b      	ldr	r3, [r3, #0]
 8029f60:	f06f 0220 	mvn.w	r2, #32
 8029f64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8029f66:	6878      	ldr	r0, [r7, #4]
 8029f68:	f000 fd36 	bl	802a9d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8029f6c:	bf00      	nop
 8029f6e:	3708      	adds	r7, #8
 8029f70:	46bd      	mov	sp, r7
 8029f72:	bd80      	pop	{r7, pc}

08029f74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8029f74:	b580      	push	{r7, lr}
 8029f76:	b084      	sub	sp, #16
 8029f78:	af00      	add	r7, sp, #0
 8029f7a:	60f8      	str	r0, [r7, #12]
 8029f7c:	60b9      	str	r1, [r7, #8]
 8029f7e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8029f80:	68fb      	ldr	r3, [r7, #12]
 8029f82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8029f86:	2b01      	cmp	r3, #1
 8029f88:	d101      	bne.n	8029f8e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8029f8a:	2302      	movs	r3, #2
 8029f8c:	e0b4      	b.n	802a0f8 <HAL_TIM_PWM_ConfigChannel+0x184>
 8029f8e:	68fb      	ldr	r3, [r7, #12]
 8029f90:	2201      	movs	r2, #1
 8029f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8029f96:	68fb      	ldr	r3, [r7, #12]
 8029f98:	2202      	movs	r2, #2
 8029f9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8029f9e:	687b      	ldr	r3, [r7, #4]
 8029fa0:	2b0c      	cmp	r3, #12
 8029fa2:	f200 809f 	bhi.w	802a0e4 <HAL_TIM_PWM_ConfigChannel+0x170>
 8029fa6:	a201      	add	r2, pc, #4	; (adr r2, 8029fac <HAL_TIM_PWM_ConfigChannel+0x38>)
 8029fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8029fac:	08029fe1 	.word	0x08029fe1
 8029fb0:	0802a0e5 	.word	0x0802a0e5
 8029fb4:	0802a0e5 	.word	0x0802a0e5
 8029fb8:	0802a0e5 	.word	0x0802a0e5
 8029fbc:	0802a021 	.word	0x0802a021
 8029fc0:	0802a0e5 	.word	0x0802a0e5
 8029fc4:	0802a0e5 	.word	0x0802a0e5
 8029fc8:	0802a0e5 	.word	0x0802a0e5
 8029fcc:	0802a063 	.word	0x0802a063
 8029fd0:	0802a0e5 	.word	0x0802a0e5
 8029fd4:	0802a0e5 	.word	0x0802a0e5
 8029fd8:	0802a0e5 	.word	0x0802a0e5
 8029fdc:	0802a0a3 	.word	0x0802a0a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8029fe0:	68fb      	ldr	r3, [r7, #12]
 8029fe2:	681b      	ldr	r3, [r3, #0]
 8029fe4:	68b9      	ldr	r1, [r7, #8]
 8029fe6:	4618      	mov	r0, r3
 8029fe8:	f000 fa0a 	bl	802a400 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8029fec:	68fb      	ldr	r3, [r7, #12]
 8029fee:	681b      	ldr	r3, [r3, #0]
 8029ff0:	699a      	ldr	r2, [r3, #24]
 8029ff2:	68fb      	ldr	r3, [r7, #12]
 8029ff4:	681b      	ldr	r3, [r3, #0]
 8029ff6:	f042 0208 	orr.w	r2, r2, #8
 8029ffa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8029ffc:	68fb      	ldr	r3, [r7, #12]
 8029ffe:	681b      	ldr	r3, [r3, #0]
 802a000:	699a      	ldr	r2, [r3, #24]
 802a002:	68fb      	ldr	r3, [r7, #12]
 802a004:	681b      	ldr	r3, [r3, #0]
 802a006:	f022 0204 	bic.w	r2, r2, #4
 802a00a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 802a00c:	68fb      	ldr	r3, [r7, #12]
 802a00e:	681b      	ldr	r3, [r3, #0]
 802a010:	6999      	ldr	r1, [r3, #24]
 802a012:	68bb      	ldr	r3, [r7, #8]
 802a014:	691a      	ldr	r2, [r3, #16]
 802a016:	68fb      	ldr	r3, [r7, #12]
 802a018:	681b      	ldr	r3, [r3, #0]
 802a01a:	430a      	orrs	r2, r1
 802a01c:	619a      	str	r2, [r3, #24]
      break;
 802a01e:	e062      	b.n	802a0e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 802a020:	68fb      	ldr	r3, [r7, #12]
 802a022:	681b      	ldr	r3, [r3, #0]
 802a024:	68b9      	ldr	r1, [r7, #8]
 802a026:	4618      	mov	r0, r3
 802a028:	f000 fa5a 	bl	802a4e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 802a02c:	68fb      	ldr	r3, [r7, #12]
 802a02e:	681b      	ldr	r3, [r3, #0]
 802a030:	699a      	ldr	r2, [r3, #24]
 802a032:	68fb      	ldr	r3, [r7, #12]
 802a034:	681b      	ldr	r3, [r3, #0]
 802a036:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 802a03a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 802a03c:	68fb      	ldr	r3, [r7, #12]
 802a03e:	681b      	ldr	r3, [r3, #0]
 802a040:	699a      	ldr	r2, [r3, #24]
 802a042:	68fb      	ldr	r3, [r7, #12]
 802a044:	681b      	ldr	r3, [r3, #0]
 802a046:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 802a04a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 802a04c:	68fb      	ldr	r3, [r7, #12]
 802a04e:	681b      	ldr	r3, [r3, #0]
 802a050:	6999      	ldr	r1, [r3, #24]
 802a052:	68bb      	ldr	r3, [r7, #8]
 802a054:	691b      	ldr	r3, [r3, #16]
 802a056:	021a      	lsls	r2, r3, #8
 802a058:	68fb      	ldr	r3, [r7, #12]
 802a05a:	681b      	ldr	r3, [r3, #0]
 802a05c:	430a      	orrs	r2, r1
 802a05e:	619a      	str	r2, [r3, #24]
      break;
 802a060:	e041      	b.n	802a0e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 802a062:	68fb      	ldr	r3, [r7, #12]
 802a064:	681b      	ldr	r3, [r3, #0]
 802a066:	68b9      	ldr	r1, [r7, #8]
 802a068:	4618      	mov	r0, r3
 802a06a:	f000 faaf 	bl	802a5cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 802a06e:	68fb      	ldr	r3, [r7, #12]
 802a070:	681b      	ldr	r3, [r3, #0]
 802a072:	69da      	ldr	r2, [r3, #28]
 802a074:	68fb      	ldr	r3, [r7, #12]
 802a076:	681b      	ldr	r3, [r3, #0]
 802a078:	f042 0208 	orr.w	r2, r2, #8
 802a07c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 802a07e:	68fb      	ldr	r3, [r7, #12]
 802a080:	681b      	ldr	r3, [r3, #0]
 802a082:	69da      	ldr	r2, [r3, #28]
 802a084:	68fb      	ldr	r3, [r7, #12]
 802a086:	681b      	ldr	r3, [r3, #0]
 802a088:	f022 0204 	bic.w	r2, r2, #4
 802a08c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 802a08e:	68fb      	ldr	r3, [r7, #12]
 802a090:	681b      	ldr	r3, [r3, #0]
 802a092:	69d9      	ldr	r1, [r3, #28]
 802a094:	68bb      	ldr	r3, [r7, #8]
 802a096:	691a      	ldr	r2, [r3, #16]
 802a098:	68fb      	ldr	r3, [r7, #12]
 802a09a:	681b      	ldr	r3, [r3, #0]
 802a09c:	430a      	orrs	r2, r1
 802a09e:	61da      	str	r2, [r3, #28]
      break;
 802a0a0:	e021      	b.n	802a0e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 802a0a2:	68fb      	ldr	r3, [r7, #12]
 802a0a4:	681b      	ldr	r3, [r3, #0]
 802a0a6:	68b9      	ldr	r1, [r7, #8]
 802a0a8:	4618      	mov	r0, r3
 802a0aa:	f000 fb03 	bl	802a6b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 802a0ae:	68fb      	ldr	r3, [r7, #12]
 802a0b0:	681b      	ldr	r3, [r3, #0]
 802a0b2:	69da      	ldr	r2, [r3, #28]
 802a0b4:	68fb      	ldr	r3, [r7, #12]
 802a0b6:	681b      	ldr	r3, [r3, #0]
 802a0b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 802a0bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 802a0be:	68fb      	ldr	r3, [r7, #12]
 802a0c0:	681b      	ldr	r3, [r3, #0]
 802a0c2:	69da      	ldr	r2, [r3, #28]
 802a0c4:	68fb      	ldr	r3, [r7, #12]
 802a0c6:	681b      	ldr	r3, [r3, #0]
 802a0c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 802a0cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 802a0ce:	68fb      	ldr	r3, [r7, #12]
 802a0d0:	681b      	ldr	r3, [r3, #0]
 802a0d2:	69d9      	ldr	r1, [r3, #28]
 802a0d4:	68bb      	ldr	r3, [r7, #8]
 802a0d6:	691b      	ldr	r3, [r3, #16]
 802a0d8:	021a      	lsls	r2, r3, #8
 802a0da:	68fb      	ldr	r3, [r7, #12]
 802a0dc:	681b      	ldr	r3, [r3, #0]
 802a0de:	430a      	orrs	r2, r1
 802a0e0:	61da      	str	r2, [r3, #28]
      break;
 802a0e2:	e000      	b.n	802a0e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 802a0e4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 802a0e6:	68fb      	ldr	r3, [r7, #12]
 802a0e8:	2201      	movs	r2, #1
 802a0ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 802a0ee:	68fb      	ldr	r3, [r7, #12]
 802a0f0:	2200      	movs	r2, #0
 802a0f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 802a0f6:	2300      	movs	r3, #0
}
 802a0f8:	4618      	mov	r0, r3
 802a0fa:	3710      	adds	r7, #16
 802a0fc:	46bd      	mov	sp, r7
 802a0fe:	bd80      	pop	{r7, pc}

0802a100 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 802a100:	b580      	push	{r7, lr}
 802a102:	b084      	sub	sp, #16
 802a104:	af00      	add	r7, sp, #0
 802a106:	6078      	str	r0, [r7, #4]
 802a108:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 802a10a:	687b      	ldr	r3, [r7, #4]
 802a10c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 802a110:	2b01      	cmp	r3, #1
 802a112:	d101      	bne.n	802a118 <HAL_TIM_ConfigClockSource+0x18>
 802a114:	2302      	movs	r3, #2
 802a116:	e0a6      	b.n	802a266 <HAL_TIM_ConfigClockSource+0x166>
 802a118:	687b      	ldr	r3, [r7, #4]
 802a11a:	2201      	movs	r2, #1
 802a11c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 802a120:	687b      	ldr	r3, [r7, #4]
 802a122:	2202      	movs	r2, #2
 802a124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 802a128:	687b      	ldr	r3, [r7, #4]
 802a12a:	681b      	ldr	r3, [r3, #0]
 802a12c:	689b      	ldr	r3, [r3, #8]
 802a12e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 802a130:	68fb      	ldr	r3, [r7, #12]
 802a132:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 802a136:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 802a138:	68fb      	ldr	r3, [r7, #12]
 802a13a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 802a13e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 802a140:	687b      	ldr	r3, [r7, #4]
 802a142:	681b      	ldr	r3, [r3, #0]
 802a144:	68fa      	ldr	r2, [r7, #12]
 802a146:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 802a148:	683b      	ldr	r3, [r7, #0]
 802a14a:	681b      	ldr	r3, [r3, #0]
 802a14c:	2b40      	cmp	r3, #64	; 0x40
 802a14e:	d067      	beq.n	802a220 <HAL_TIM_ConfigClockSource+0x120>
 802a150:	2b40      	cmp	r3, #64	; 0x40
 802a152:	d80b      	bhi.n	802a16c <HAL_TIM_ConfigClockSource+0x6c>
 802a154:	2b10      	cmp	r3, #16
 802a156:	d073      	beq.n	802a240 <HAL_TIM_ConfigClockSource+0x140>
 802a158:	2b10      	cmp	r3, #16
 802a15a:	d802      	bhi.n	802a162 <HAL_TIM_ConfigClockSource+0x62>
 802a15c:	2b00      	cmp	r3, #0
 802a15e:	d06f      	beq.n	802a240 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 802a160:	e078      	b.n	802a254 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 802a162:	2b20      	cmp	r3, #32
 802a164:	d06c      	beq.n	802a240 <HAL_TIM_ConfigClockSource+0x140>
 802a166:	2b30      	cmp	r3, #48	; 0x30
 802a168:	d06a      	beq.n	802a240 <HAL_TIM_ConfigClockSource+0x140>
      break;
 802a16a:	e073      	b.n	802a254 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 802a16c:	2b70      	cmp	r3, #112	; 0x70
 802a16e:	d00d      	beq.n	802a18c <HAL_TIM_ConfigClockSource+0x8c>
 802a170:	2b70      	cmp	r3, #112	; 0x70
 802a172:	d804      	bhi.n	802a17e <HAL_TIM_ConfigClockSource+0x7e>
 802a174:	2b50      	cmp	r3, #80	; 0x50
 802a176:	d033      	beq.n	802a1e0 <HAL_TIM_ConfigClockSource+0xe0>
 802a178:	2b60      	cmp	r3, #96	; 0x60
 802a17a:	d041      	beq.n	802a200 <HAL_TIM_ConfigClockSource+0x100>
      break;
 802a17c:	e06a      	b.n	802a254 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 802a17e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802a182:	d066      	beq.n	802a252 <HAL_TIM_ConfigClockSource+0x152>
 802a184:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 802a188:	d017      	beq.n	802a1ba <HAL_TIM_ConfigClockSource+0xba>
      break;
 802a18a:	e063      	b.n	802a254 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 802a18c:	687b      	ldr	r3, [r7, #4]
 802a18e:	6818      	ldr	r0, [r3, #0]
 802a190:	683b      	ldr	r3, [r7, #0]
 802a192:	6899      	ldr	r1, [r3, #8]
 802a194:	683b      	ldr	r3, [r7, #0]
 802a196:	685a      	ldr	r2, [r3, #4]
 802a198:	683b      	ldr	r3, [r7, #0]
 802a19a:	68db      	ldr	r3, [r3, #12]
 802a19c:	f000 fb5a 	bl	802a854 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 802a1a0:	687b      	ldr	r3, [r7, #4]
 802a1a2:	681b      	ldr	r3, [r3, #0]
 802a1a4:	689b      	ldr	r3, [r3, #8]
 802a1a6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 802a1a8:	68fb      	ldr	r3, [r7, #12]
 802a1aa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 802a1ae:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 802a1b0:	687b      	ldr	r3, [r7, #4]
 802a1b2:	681b      	ldr	r3, [r3, #0]
 802a1b4:	68fa      	ldr	r2, [r7, #12]
 802a1b6:	609a      	str	r2, [r3, #8]
      break;
 802a1b8:	e04c      	b.n	802a254 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 802a1ba:	687b      	ldr	r3, [r7, #4]
 802a1bc:	6818      	ldr	r0, [r3, #0]
 802a1be:	683b      	ldr	r3, [r7, #0]
 802a1c0:	6899      	ldr	r1, [r3, #8]
 802a1c2:	683b      	ldr	r3, [r7, #0]
 802a1c4:	685a      	ldr	r2, [r3, #4]
 802a1c6:	683b      	ldr	r3, [r7, #0]
 802a1c8:	68db      	ldr	r3, [r3, #12]
 802a1ca:	f000 fb43 	bl	802a854 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 802a1ce:	687b      	ldr	r3, [r7, #4]
 802a1d0:	681b      	ldr	r3, [r3, #0]
 802a1d2:	689a      	ldr	r2, [r3, #8]
 802a1d4:	687b      	ldr	r3, [r7, #4]
 802a1d6:	681b      	ldr	r3, [r3, #0]
 802a1d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 802a1dc:	609a      	str	r2, [r3, #8]
      break;
 802a1de:	e039      	b.n	802a254 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 802a1e0:	687b      	ldr	r3, [r7, #4]
 802a1e2:	6818      	ldr	r0, [r3, #0]
 802a1e4:	683b      	ldr	r3, [r7, #0]
 802a1e6:	6859      	ldr	r1, [r3, #4]
 802a1e8:	683b      	ldr	r3, [r7, #0]
 802a1ea:	68db      	ldr	r3, [r3, #12]
 802a1ec:	461a      	mov	r2, r3
 802a1ee:	f000 fab7 	bl	802a760 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 802a1f2:	687b      	ldr	r3, [r7, #4]
 802a1f4:	681b      	ldr	r3, [r3, #0]
 802a1f6:	2150      	movs	r1, #80	; 0x50
 802a1f8:	4618      	mov	r0, r3
 802a1fa:	f000 fb10 	bl	802a81e <TIM_ITRx_SetConfig>
      break;
 802a1fe:	e029      	b.n	802a254 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 802a200:	687b      	ldr	r3, [r7, #4]
 802a202:	6818      	ldr	r0, [r3, #0]
 802a204:	683b      	ldr	r3, [r7, #0]
 802a206:	6859      	ldr	r1, [r3, #4]
 802a208:	683b      	ldr	r3, [r7, #0]
 802a20a:	68db      	ldr	r3, [r3, #12]
 802a20c:	461a      	mov	r2, r3
 802a20e:	f000 fad6 	bl	802a7be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 802a212:	687b      	ldr	r3, [r7, #4]
 802a214:	681b      	ldr	r3, [r3, #0]
 802a216:	2160      	movs	r1, #96	; 0x60
 802a218:	4618      	mov	r0, r3
 802a21a:	f000 fb00 	bl	802a81e <TIM_ITRx_SetConfig>
      break;
 802a21e:	e019      	b.n	802a254 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 802a220:	687b      	ldr	r3, [r7, #4]
 802a222:	6818      	ldr	r0, [r3, #0]
 802a224:	683b      	ldr	r3, [r7, #0]
 802a226:	6859      	ldr	r1, [r3, #4]
 802a228:	683b      	ldr	r3, [r7, #0]
 802a22a:	68db      	ldr	r3, [r3, #12]
 802a22c:	461a      	mov	r2, r3
 802a22e:	f000 fa97 	bl	802a760 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 802a232:	687b      	ldr	r3, [r7, #4]
 802a234:	681b      	ldr	r3, [r3, #0]
 802a236:	2140      	movs	r1, #64	; 0x40
 802a238:	4618      	mov	r0, r3
 802a23a:	f000 faf0 	bl	802a81e <TIM_ITRx_SetConfig>
      break;
 802a23e:	e009      	b.n	802a254 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 802a240:	687b      	ldr	r3, [r7, #4]
 802a242:	681a      	ldr	r2, [r3, #0]
 802a244:	683b      	ldr	r3, [r7, #0]
 802a246:	681b      	ldr	r3, [r3, #0]
 802a248:	4619      	mov	r1, r3
 802a24a:	4610      	mov	r0, r2
 802a24c:	f000 fae7 	bl	802a81e <TIM_ITRx_SetConfig>
      break;
 802a250:	e000      	b.n	802a254 <HAL_TIM_ConfigClockSource+0x154>
      break;
 802a252:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 802a254:	687b      	ldr	r3, [r7, #4]
 802a256:	2201      	movs	r2, #1
 802a258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 802a25c:	687b      	ldr	r3, [r7, #4]
 802a25e:	2200      	movs	r2, #0
 802a260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 802a264:	2300      	movs	r3, #0
}
 802a266:	4618      	mov	r0, r3
 802a268:	3710      	adds	r7, #16
 802a26a:	46bd      	mov	sp, r7
 802a26c:	bd80      	pop	{r7, pc}

0802a26e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 802a26e:	b480      	push	{r7}
 802a270:	b083      	sub	sp, #12
 802a272:	af00      	add	r7, sp, #0
 802a274:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 802a276:	bf00      	nop
 802a278:	370c      	adds	r7, #12
 802a27a:	46bd      	mov	sp, r7
 802a27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a280:	4770      	bx	lr

0802a282 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 802a282:	b480      	push	{r7}
 802a284:	b083      	sub	sp, #12
 802a286:	af00      	add	r7, sp, #0
 802a288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 802a28a:	bf00      	nop
 802a28c:	370c      	adds	r7, #12
 802a28e:	46bd      	mov	sp, r7
 802a290:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a294:	4770      	bx	lr

0802a296 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 802a296:	b480      	push	{r7}
 802a298:	b083      	sub	sp, #12
 802a29a:	af00      	add	r7, sp, #0
 802a29c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 802a29e:	bf00      	nop
 802a2a0:	370c      	adds	r7, #12
 802a2a2:	46bd      	mov	sp, r7
 802a2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a2a8:	4770      	bx	lr

0802a2aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 802a2aa:	b480      	push	{r7}
 802a2ac:	b083      	sub	sp, #12
 802a2ae:	af00      	add	r7, sp, #0
 802a2b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 802a2b2:	bf00      	nop
 802a2b4:	370c      	adds	r7, #12
 802a2b6:	46bd      	mov	sp, r7
 802a2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a2bc:	4770      	bx	lr
	...

0802a2c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 802a2c0:	b480      	push	{r7}
 802a2c2:	b085      	sub	sp, #20
 802a2c4:	af00      	add	r7, sp, #0
 802a2c6:	6078      	str	r0, [r7, #4]
 802a2c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 802a2ca:	687b      	ldr	r3, [r7, #4]
 802a2cc:	681b      	ldr	r3, [r3, #0]
 802a2ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 802a2d0:	687b      	ldr	r3, [r7, #4]
 802a2d2:	4a40      	ldr	r2, [pc, #256]	; (802a3d4 <TIM_Base_SetConfig+0x114>)
 802a2d4:	4293      	cmp	r3, r2
 802a2d6:	d013      	beq.n	802a300 <TIM_Base_SetConfig+0x40>
 802a2d8:	687b      	ldr	r3, [r7, #4]
 802a2da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 802a2de:	d00f      	beq.n	802a300 <TIM_Base_SetConfig+0x40>
 802a2e0:	687b      	ldr	r3, [r7, #4]
 802a2e2:	4a3d      	ldr	r2, [pc, #244]	; (802a3d8 <TIM_Base_SetConfig+0x118>)
 802a2e4:	4293      	cmp	r3, r2
 802a2e6:	d00b      	beq.n	802a300 <TIM_Base_SetConfig+0x40>
 802a2e8:	687b      	ldr	r3, [r7, #4]
 802a2ea:	4a3c      	ldr	r2, [pc, #240]	; (802a3dc <TIM_Base_SetConfig+0x11c>)
 802a2ec:	4293      	cmp	r3, r2
 802a2ee:	d007      	beq.n	802a300 <TIM_Base_SetConfig+0x40>
 802a2f0:	687b      	ldr	r3, [r7, #4]
 802a2f2:	4a3b      	ldr	r2, [pc, #236]	; (802a3e0 <TIM_Base_SetConfig+0x120>)
 802a2f4:	4293      	cmp	r3, r2
 802a2f6:	d003      	beq.n	802a300 <TIM_Base_SetConfig+0x40>
 802a2f8:	687b      	ldr	r3, [r7, #4]
 802a2fa:	4a3a      	ldr	r2, [pc, #232]	; (802a3e4 <TIM_Base_SetConfig+0x124>)
 802a2fc:	4293      	cmp	r3, r2
 802a2fe:	d108      	bne.n	802a312 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 802a300:	68fb      	ldr	r3, [r7, #12]
 802a302:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 802a306:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 802a308:	683b      	ldr	r3, [r7, #0]
 802a30a:	685b      	ldr	r3, [r3, #4]
 802a30c:	68fa      	ldr	r2, [r7, #12]
 802a30e:	4313      	orrs	r3, r2
 802a310:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 802a312:	687b      	ldr	r3, [r7, #4]
 802a314:	4a2f      	ldr	r2, [pc, #188]	; (802a3d4 <TIM_Base_SetConfig+0x114>)
 802a316:	4293      	cmp	r3, r2
 802a318:	d02b      	beq.n	802a372 <TIM_Base_SetConfig+0xb2>
 802a31a:	687b      	ldr	r3, [r7, #4]
 802a31c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 802a320:	d027      	beq.n	802a372 <TIM_Base_SetConfig+0xb2>
 802a322:	687b      	ldr	r3, [r7, #4]
 802a324:	4a2c      	ldr	r2, [pc, #176]	; (802a3d8 <TIM_Base_SetConfig+0x118>)
 802a326:	4293      	cmp	r3, r2
 802a328:	d023      	beq.n	802a372 <TIM_Base_SetConfig+0xb2>
 802a32a:	687b      	ldr	r3, [r7, #4]
 802a32c:	4a2b      	ldr	r2, [pc, #172]	; (802a3dc <TIM_Base_SetConfig+0x11c>)
 802a32e:	4293      	cmp	r3, r2
 802a330:	d01f      	beq.n	802a372 <TIM_Base_SetConfig+0xb2>
 802a332:	687b      	ldr	r3, [r7, #4]
 802a334:	4a2a      	ldr	r2, [pc, #168]	; (802a3e0 <TIM_Base_SetConfig+0x120>)
 802a336:	4293      	cmp	r3, r2
 802a338:	d01b      	beq.n	802a372 <TIM_Base_SetConfig+0xb2>
 802a33a:	687b      	ldr	r3, [r7, #4]
 802a33c:	4a29      	ldr	r2, [pc, #164]	; (802a3e4 <TIM_Base_SetConfig+0x124>)
 802a33e:	4293      	cmp	r3, r2
 802a340:	d017      	beq.n	802a372 <TIM_Base_SetConfig+0xb2>
 802a342:	687b      	ldr	r3, [r7, #4]
 802a344:	4a28      	ldr	r2, [pc, #160]	; (802a3e8 <TIM_Base_SetConfig+0x128>)
 802a346:	4293      	cmp	r3, r2
 802a348:	d013      	beq.n	802a372 <TIM_Base_SetConfig+0xb2>
 802a34a:	687b      	ldr	r3, [r7, #4]
 802a34c:	4a27      	ldr	r2, [pc, #156]	; (802a3ec <TIM_Base_SetConfig+0x12c>)
 802a34e:	4293      	cmp	r3, r2
 802a350:	d00f      	beq.n	802a372 <TIM_Base_SetConfig+0xb2>
 802a352:	687b      	ldr	r3, [r7, #4]
 802a354:	4a26      	ldr	r2, [pc, #152]	; (802a3f0 <TIM_Base_SetConfig+0x130>)
 802a356:	4293      	cmp	r3, r2
 802a358:	d00b      	beq.n	802a372 <TIM_Base_SetConfig+0xb2>
 802a35a:	687b      	ldr	r3, [r7, #4]
 802a35c:	4a25      	ldr	r2, [pc, #148]	; (802a3f4 <TIM_Base_SetConfig+0x134>)
 802a35e:	4293      	cmp	r3, r2
 802a360:	d007      	beq.n	802a372 <TIM_Base_SetConfig+0xb2>
 802a362:	687b      	ldr	r3, [r7, #4]
 802a364:	4a24      	ldr	r2, [pc, #144]	; (802a3f8 <TIM_Base_SetConfig+0x138>)
 802a366:	4293      	cmp	r3, r2
 802a368:	d003      	beq.n	802a372 <TIM_Base_SetConfig+0xb2>
 802a36a:	687b      	ldr	r3, [r7, #4]
 802a36c:	4a23      	ldr	r2, [pc, #140]	; (802a3fc <TIM_Base_SetConfig+0x13c>)
 802a36e:	4293      	cmp	r3, r2
 802a370:	d108      	bne.n	802a384 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 802a372:	68fb      	ldr	r3, [r7, #12]
 802a374:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 802a378:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 802a37a:	683b      	ldr	r3, [r7, #0]
 802a37c:	68db      	ldr	r3, [r3, #12]
 802a37e:	68fa      	ldr	r2, [r7, #12]
 802a380:	4313      	orrs	r3, r2
 802a382:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 802a384:	68fb      	ldr	r3, [r7, #12]
 802a386:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 802a38a:	683b      	ldr	r3, [r7, #0]
 802a38c:	695b      	ldr	r3, [r3, #20]
 802a38e:	4313      	orrs	r3, r2
 802a390:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 802a392:	687b      	ldr	r3, [r7, #4]
 802a394:	68fa      	ldr	r2, [r7, #12]
 802a396:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 802a398:	683b      	ldr	r3, [r7, #0]
 802a39a:	689a      	ldr	r2, [r3, #8]
 802a39c:	687b      	ldr	r3, [r7, #4]
 802a39e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 802a3a0:	683b      	ldr	r3, [r7, #0]
 802a3a2:	681a      	ldr	r2, [r3, #0]
 802a3a4:	687b      	ldr	r3, [r7, #4]
 802a3a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 802a3a8:	687b      	ldr	r3, [r7, #4]
 802a3aa:	4a0a      	ldr	r2, [pc, #40]	; (802a3d4 <TIM_Base_SetConfig+0x114>)
 802a3ac:	4293      	cmp	r3, r2
 802a3ae:	d003      	beq.n	802a3b8 <TIM_Base_SetConfig+0xf8>
 802a3b0:	687b      	ldr	r3, [r7, #4]
 802a3b2:	4a0c      	ldr	r2, [pc, #48]	; (802a3e4 <TIM_Base_SetConfig+0x124>)
 802a3b4:	4293      	cmp	r3, r2
 802a3b6:	d103      	bne.n	802a3c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 802a3b8:	683b      	ldr	r3, [r7, #0]
 802a3ba:	691a      	ldr	r2, [r3, #16]
 802a3bc:	687b      	ldr	r3, [r7, #4]
 802a3be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 802a3c0:	687b      	ldr	r3, [r7, #4]
 802a3c2:	2201      	movs	r2, #1
 802a3c4:	615a      	str	r2, [r3, #20]
}
 802a3c6:	bf00      	nop
 802a3c8:	3714      	adds	r7, #20
 802a3ca:	46bd      	mov	sp, r7
 802a3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a3d0:	4770      	bx	lr
 802a3d2:	bf00      	nop
 802a3d4:	40010000 	.word	0x40010000
 802a3d8:	40000400 	.word	0x40000400
 802a3dc:	40000800 	.word	0x40000800
 802a3e0:	40000c00 	.word	0x40000c00
 802a3e4:	40010400 	.word	0x40010400
 802a3e8:	40014000 	.word	0x40014000
 802a3ec:	40014400 	.word	0x40014400
 802a3f0:	40014800 	.word	0x40014800
 802a3f4:	40001800 	.word	0x40001800
 802a3f8:	40001c00 	.word	0x40001c00
 802a3fc:	40002000 	.word	0x40002000

0802a400 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 802a400:	b480      	push	{r7}
 802a402:	b087      	sub	sp, #28
 802a404:	af00      	add	r7, sp, #0
 802a406:	6078      	str	r0, [r7, #4]
 802a408:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 802a40a:	687b      	ldr	r3, [r7, #4]
 802a40c:	6a1b      	ldr	r3, [r3, #32]
 802a40e:	f023 0201 	bic.w	r2, r3, #1
 802a412:	687b      	ldr	r3, [r7, #4]
 802a414:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 802a416:	687b      	ldr	r3, [r7, #4]
 802a418:	6a1b      	ldr	r3, [r3, #32]
 802a41a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802a41c:	687b      	ldr	r3, [r7, #4]
 802a41e:	685b      	ldr	r3, [r3, #4]
 802a420:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 802a422:	687b      	ldr	r3, [r7, #4]
 802a424:	699b      	ldr	r3, [r3, #24]
 802a426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 802a428:	68fb      	ldr	r3, [r7, #12]
 802a42a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 802a42e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 802a430:	68fb      	ldr	r3, [r7, #12]
 802a432:	f023 0303 	bic.w	r3, r3, #3
 802a436:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 802a438:	683b      	ldr	r3, [r7, #0]
 802a43a:	681b      	ldr	r3, [r3, #0]
 802a43c:	68fa      	ldr	r2, [r7, #12]
 802a43e:	4313      	orrs	r3, r2
 802a440:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 802a442:	697b      	ldr	r3, [r7, #20]
 802a444:	f023 0302 	bic.w	r3, r3, #2
 802a448:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 802a44a:	683b      	ldr	r3, [r7, #0]
 802a44c:	689b      	ldr	r3, [r3, #8]
 802a44e:	697a      	ldr	r2, [r7, #20]
 802a450:	4313      	orrs	r3, r2
 802a452:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 802a454:	687b      	ldr	r3, [r7, #4]
 802a456:	4a20      	ldr	r2, [pc, #128]	; (802a4d8 <TIM_OC1_SetConfig+0xd8>)
 802a458:	4293      	cmp	r3, r2
 802a45a:	d003      	beq.n	802a464 <TIM_OC1_SetConfig+0x64>
 802a45c:	687b      	ldr	r3, [r7, #4]
 802a45e:	4a1f      	ldr	r2, [pc, #124]	; (802a4dc <TIM_OC1_SetConfig+0xdc>)
 802a460:	4293      	cmp	r3, r2
 802a462:	d10c      	bne.n	802a47e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 802a464:	697b      	ldr	r3, [r7, #20]
 802a466:	f023 0308 	bic.w	r3, r3, #8
 802a46a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 802a46c:	683b      	ldr	r3, [r7, #0]
 802a46e:	68db      	ldr	r3, [r3, #12]
 802a470:	697a      	ldr	r2, [r7, #20]
 802a472:	4313      	orrs	r3, r2
 802a474:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 802a476:	697b      	ldr	r3, [r7, #20]
 802a478:	f023 0304 	bic.w	r3, r3, #4
 802a47c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802a47e:	687b      	ldr	r3, [r7, #4]
 802a480:	4a15      	ldr	r2, [pc, #84]	; (802a4d8 <TIM_OC1_SetConfig+0xd8>)
 802a482:	4293      	cmp	r3, r2
 802a484:	d003      	beq.n	802a48e <TIM_OC1_SetConfig+0x8e>
 802a486:	687b      	ldr	r3, [r7, #4]
 802a488:	4a14      	ldr	r2, [pc, #80]	; (802a4dc <TIM_OC1_SetConfig+0xdc>)
 802a48a:	4293      	cmp	r3, r2
 802a48c:	d111      	bne.n	802a4b2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 802a48e:	693b      	ldr	r3, [r7, #16]
 802a490:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 802a494:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 802a496:	693b      	ldr	r3, [r7, #16]
 802a498:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 802a49c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 802a49e:	683b      	ldr	r3, [r7, #0]
 802a4a0:	695b      	ldr	r3, [r3, #20]
 802a4a2:	693a      	ldr	r2, [r7, #16]
 802a4a4:	4313      	orrs	r3, r2
 802a4a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 802a4a8:	683b      	ldr	r3, [r7, #0]
 802a4aa:	699b      	ldr	r3, [r3, #24]
 802a4ac:	693a      	ldr	r2, [r7, #16]
 802a4ae:	4313      	orrs	r3, r2
 802a4b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802a4b2:	687b      	ldr	r3, [r7, #4]
 802a4b4:	693a      	ldr	r2, [r7, #16]
 802a4b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 802a4b8:	687b      	ldr	r3, [r7, #4]
 802a4ba:	68fa      	ldr	r2, [r7, #12]
 802a4bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 802a4be:	683b      	ldr	r3, [r7, #0]
 802a4c0:	685a      	ldr	r2, [r3, #4]
 802a4c2:	687b      	ldr	r3, [r7, #4]
 802a4c4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 802a4c6:	687b      	ldr	r3, [r7, #4]
 802a4c8:	697a      	ldr	r2, [r7, #20]
 802a4ca:	621a      	str	r2, [r3, #32]
}
 802a4cc:	bf00      	nop
 802a4ce:	371c      	adds	r7, #28
 802a4d0:	46bd      	mov	sp, r7
 802a4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a4d6:	4770      	bx	lr
 802a4d8:	40010000 	.word	0x40010000
 802a4dc:	40010400 	.word	0x40010400

0802a4e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 802a4e0:	b480      	push	{r7}
 802a4e2:	b087      	sub	sp, #28
 802a4e4:	af00      	add	r7, sp, #0
 802a4e6:	6078      	str	r0, [r7, #4]
 802a4e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 802a4ea:	687b      	ldr	r3, [r7, #4]
 802a4ec:	6a1b      	ldr	r3, [r3, #32]
 802a4ee:	f023 0210 	bic.w	r2, r3, #16
 802a4f2:	687b      	ldr	r3, [r7, #4]
 802a4f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 802a4f6:	687b      	ldr	r3, [r7, #4]
 802a4f8:	6a1b      	ldr	r3, [r3, #32]
 802a4fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802a4fc:	687b      	ldr	r3, [r7, #4]
 802a4fe:	685b      	ldr	r3, [r3, #4]
 802a500:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 802a502:	687b      	ldr	r3, [r7, #4]
 802a504:	699b      	ldr	r3, [r3, #24]
 802a506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 802a508:	68fb      	ldr	r3, [r7, #12]
 802a50a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 802a50e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 802a510:	68fb      	ldr	r3, [r7, #12]
 802a512:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 802a516:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 802a518:	683b      	ldr	r3, [r7, #0]
 802a51a:	681b      	ldr	r3, [r3, #0]
 802a51c:	021b      	lsls	r3, r3, #8
 802a51e:	68fa      	ldr	r2, [r7, #12]
 802a520:	4313      	orrs	r3, r2
 802a522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 802a524:	697b      	ldr	r3, [r7, #20]
 802a526:	f023 0320 	bic.w	r3, r3, #32
 802a52a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 802a52c:	683b      	ldr	r3, [r7, #0]
 802a52e:	689b      	ldr	r3, [r3, #8]
 802a530:	011b      	lsls	r3, r3, #4
 802a532:	697a      	ldr	r2, [r7, #20]
 802a534:	4313      	orrs	r3, r2
 802a536:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 802a538:	687b      	ldr	r3, [r7, #4]
 802a53a:	4a22      	ldr	r2, [pc, #136]	; (802a5c4 <TIM_OC2_SetConfig+0xe4>)
 802a53c:	4293      	cmp	r3, r2
 802a53e:	d003      	beq.n	802a548 <TIM_OC2_SetConfig+0x68>
 802a540:	687b      	ldr	r3, [r7, #4]
 802a542:	4a21      	ldr	r2, [pc, #132]	; (802a5c8 <TIM_OC2_SetConfig+0xe8>)
 802a544:	4293      	cmp	r3, r2
 802a546:	d10d      	bne.n	802a564 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 802a548:	697b      	ldr	r3, [r7, #20]
 802a54a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 802a54e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 802a550:	683b      	ldr	r3, [r7, #0]
 802a552:	68db      	ldr	r3, [r3, #12]
 802a554:	011b      	lsls	r3, r3, #4
 802a556:	697a      	ldr	r2, [r7, #20]
 802a558:	4313      	orrs	r3, r2
 802a55a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 802a55c:	697b      	ldr	r3, [r7, #20]
 802a55e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 802a562:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802a564:	687b      	ldr	r3, [r7, #4]
 802a566:	4a17      	ldr	r2, [pc, #92]	; (802a5c4 <TIM_OC2_SetConfig+0xe4>)
 802a568:	4293      	cmp	r3, r2
 802a56a:	d003      	beq.n	802a574 <TIM_OC2_SetConfig+0x94>
 802a56c:	687b      	ldr	r3, [r7, #4]
 802a56e:	4a16      	ldr	r2, [pc, #88]	; (802a5c8 <TIM_OC2_SetConfig+0xe8>)
 802a570:	4293      	cmp	r3, r2
 802a572:	d113      	bne.n	802a59c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 802a574:	693b      	ldr	r3, [r7, #16]
 802a576:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 802a57a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 802a57c:	693b      	ldr	r3, [r7, #16]
 802a57e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 802a582:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 802a584:	683b      	ldr	r3, [r7, #0]
 802a586:	695b      	ldr	r3, [r3, #20]
 802a588:	009b      	lsls	r3, r3, #2
 802a58a:	693a      	ldr	r2, [r7, #16]
 802a58c:	4313      	orrs	r3, r2
 802a58e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 802a590:	683b      	ldr	r3, [r7, #0]
 802a592:	699b      	ldr	r3, [r3, #24]
 802a594:	009b      	lsls	r3, r3, #2
 802a596:	693a      	ldr	r2, [r7, #16]
 802a598:	4313      	orrs	r3, r2
 802a59a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802a59c:	687b      	ldr	r3, [r7, #4]
 802a59e:	693a      	ldr	r2, [r7, #16]
 802a5a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 802a5a2:	687b      	ldr	r3, [r7, #4]
 802a5a4:	68fa      	ldr	r2, [r7, #12]
 802a5a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 802a5a8:	683b      	ldr	r3, [r7, #0]
 802a5aa:	685a      	ldr	r2, [r3, #4]
 802a5ac:	687b      	ldr	r3, [r7, #4]
 802a5ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 802a5b0:	687b      	ldr	r3, [r7, #4]
 802a5b2:	697a      	ldr	r2, [r7, #20]
 802a5b4:	621a      	str	r2, [r3, #32]
}
 802a5b6:	bf00      	nop
 802a5b8:	371c      	adds	r7, #28
 802a5ba:	46bd      	mov	sp, r7
 802a5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a5c0:	4770      	bx	lr
 802a5c2:	bf00      	nop
 802a5c4:	40010000 	.word	0x40010000
 802a5c8:	40010400 	.word	0x40010400

0802a5cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 802a5cc:	b480      	push	{r7}
 802a5ce:	b087      	sub	sp, #28
 802a5d0:	af00      	add	r7, sp, #0
 802a5d2:	6078      	str	r0, [r7, #4]
 802a5d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 802a5d6:	687b      	ldr	r3, [r7, #4]
 802a5d8:	6a1b      	ldr	r3, [r3, #32]
 802a5da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 802a5de:	687b      	ldr	r3, [r7, #4]
 802a5e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 802a5e2:	687b      	ldr	r3, [r7, #4]
 802a5e4:	6a1b      	ldr	r3, [r3, #32]
 802a5e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802a5e8:	687b      	ldr	r3, [r7, #4]
 802a5ea:	685b      	ldr	r3, [r3, #4]
 802a5ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 802a5ee:	687b      	ldr	r3, [r7, #4]
 802a5f0:	69db      	ldr	r3, [r3, #28]
 802a5f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 802a5f4:	68fb      	ldr	r3, [r7, #12]
 802a5f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 802a5fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 802a5fc:	68fb      	ldr	r3, [r7, #12]
 802a5fe:	f023 0303 	bic.w	r3, r3, #3
 802a602:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 802a604:	683b      	ldr	r3, [r7, #0]
 802a606:	681b      	ldr	r3, [r3, #0]
 802a608:	68fa      	ldr	r2, [r7, #12]
 802a60a:	4313      	orrs	r3, r2
 802a60c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 802a60e:	697b      	ldr	r3, [r7, #20]
 802a610:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 802a614:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 802a616:	683b      	ldr	r3, [r7, #0]
 802a618:	689b      	ldr	r3, [r3, #8]
 802a61a:	021b      	lsls	r3, r3, #8
 802a61c:	697a      	ldr	r2, [r7, #20]
 802a61e:	4313      	orrs	r3, r2
 802a620:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 802a622:	687b      	ldr	r3, [r7, #4]
 802a624:	4a21      	ldr	r2, [pc, #132]	; (802a6ac <TIM_OC3_SetConfig+0xe0>)
 802a626:	4293      	cmp	r3, r2
 802a628:	d003      	beq.n	802a632 <TIM_OC3_SetConfig+0x66>
 802a62a:	687b      	ldr	r3, [r7, #4]
 802a62c:	4a20      	ldr	r2, [pc, #128]	; (802a6b0 <TIM_OC3_SetConfig+0xe4>)
 802a62e:	4293      	cmp	r3, r2
 802a630:	d10d      	bne.n	802a64e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 802a632:	697b      	ldr	r3, [r7, #20]
 802a634:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 802a638:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 802a63a:	683b      	ldr	r3, [r7, #0]
 802a63c:	68db      	ldr	r3, [r3, #12]
 802a63e:	021b      	lsls	r3, r3, #8
 802a640:	697a      	ldr	r2, [r7, #20]
 802a642:	4313      	orrs	r3, r2
 802a644:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 802a646:	697b      	ldr	r3, [r7, #20]
 802a648:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 802a64c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802a64e:	687b      	ldr	r3, [r7, #4]
 802a650:	4a16      	ldr	r2, [pc, #88]	; (802a6ac <TIM_OC3_SetConfig+0xe0>)
 802a652:	4293      	cmp	r3, r2
 802a654:	d003      	beq.n	802a65e <TIM_OC3_SetConfig+0x92>
 802a656:	687b      	ldr	r3, [r7, #4]
 802a658:	4a15      	ldr	r2, [pc, #84]	; (802a6b0 <TIM_OC3_SetConfig+0xe4>)
 802a65a:	4293      	cmp	r3, r2
 802a65c:	d113      	bne.n	802a686 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 802a65e:	693b      	ldr	r3, [r7, #16]
 802a660:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 802a664:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 802a666:	693b      	ldr	r3, [r7, #16]
 802a668:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 802a66c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 802a66e:	683b      	ldr	r3, [r7, #0]
 802a670:	695b      	ldr	r3, [r3, #20]
 802a672:	011b      	lsls	r3, r3, #4
 802a674:	693a      	ldr	r2, [r7, #16]
 802a676:	4313      	orrs	r3, r2
 802a678:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 802a67a:	683b      	ldr	r3, [r7, #0]
 802a67c:	699b      	ldr	r3, [r3, #24]
 802a67e:	011b      	lsls	r3, r3, #4
 802a680:	693a      	ldr	r2, [r7, #16]
 802a682:	4313      	orrs	r3, r2
 802a684:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802a686:	687b      	ldr	r3, [r7, #4]
 802a688:	693a      	ldr	r2, [r7, #16]
 802a68a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 802a68c:	687b      	ldr	r3, [r7, #4]
 802a68e:	68fa      	ldr	r2, [r7, #12]
 802a690:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 802a692:	683b      	ldr	r3, [r7, #0]
 802a694:	685a      	ldr	r2, [r3, #4]
 802a696:	687b      	ldr	r3, [r7, #4]
 802a698:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 802a69a:	687b      	ldr	r3, [r7, #4]
 802a69c:	697a      	ldr	r2, [r7, #20]
 802a69e:	621a      	str	r2, [r3, #32]
}
 802a6a0:	bf00      	nop
 802a6a2:	371c      	adds	r7, #28
 802a6a4:	46bd      	mov	sp, r7
 802a6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a6aa:	4770      	bx	lr
 802a6ac:	40010000 	.word	0x40010000
 802a6b0:	40010400 	.word	0x40010400

0802a6b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 802a6b4:	b480      	push	{r7}
 802a6b6:	b087      	sub	sp, #28
 802a6b8:	af00      	add	r7, sp, #0
 802a6ba:	6078      	str	r0, [r7, #4]
 802a6bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 802a6be:	687b      	ldr	r3, [r7, #4]
 802a6c0:	6a1b      	ldr	r3, [r3, #32]
 802a6c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 802a6c6:	687b      	ldr	r3, [r7, #4]
 802a6c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 802a6ca:	687b      	ldr	r3, [r7, #4]
 802a6cc:	6a1b      	ldr	r3, [r3, #32]
 802a6ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802a6d0:	687b      	ldr	r3, [r7, #4]
 802a6d2:	685b      	ldr	r3, [r3, #4]
 802a6d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 802a6d6:	687b      	ldr	r3, [r7, #4]
 802a6d8:	69db      	ldr	r3, [r3, #28]
 802a6da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 802a6dc:	68fb      	ldr	r3, [r7, #12]
 802a6de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 802a6e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 802a6e4:	68fb      	ldr	r3, [r7, #12]
 802a6e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 802a6ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 802a6ec:	683b      	ldr	r3, [r7, #0]
 802a6ee:	681b      	ldr	r3, [r3, #0]
 802a6f0:	021b      	lsls	r3, r3, #8
 802a6f2:	68fa      	ldr	r2, [r7, #12]
 802a6f4:	4313      	orrs	r3, r2
 802a6f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 802a6f8:	693b      	ldr	r3, [r7, #16]
 802a6fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 802a6fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 802a700:	683b      	ldr	r3, [r7, #0]
 802a702:	689b      	ldr	r3, [r3, #8]
 802a704:	031b      	lsls	r3, r3, #12
 802a706:	693a      	ldr	r2, [r7, #16]
 802a708:	4313      	orrs	r3, r2
 802a70a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802a70c:	687b      	ldr	r3, [r7, #4]
 802a70e:	4a12      	ldr	r2, [pc, #72]	; (802a758 <TIM_OC4_SetConfig+0xa4>)
 802a710:	4293      	cmp	r3, r2
 802a712:	d003      	beq.n	802a71c <TIM_OC4_SetConfig+0x68>
 802a714:	687b      	ldr	r3, [r7, #4]
 802a716:	4a11      	ldr	r2, [pc, #68]	; (802a75c <TIM_OC4_SetConfig+0xa8>)
 802a718:	4293      	cmp	r3, r2
 802a71a:	d109      	bne.n	802a730 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 802a71c:	697b      	ldr	r3, [r7, #20]
 802a71e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 802a722:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 802a724:	683b      	ldr	r3, [r7, #0]
 802a726:	695b      	ldr	r3, [r3, #20]
 802a728:	019b      	lsls	r3, r3, #6
 802a72a:	697a      	ldr	r2, [r7, #20]
 802a72c:	4313      	orrs	r3, r2
 802a72e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802a730:	687b      	ldr	r3, [r7, #4]
 802a732:	697a      	ldr	r2, [r7, #20]
 802a734:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 802a736:	687b      	ldr	r3, [r7, #4]
 802a738:	68fa      	ldr	r2, [r7, #12]
 802a73a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 802a73c:	683b      	ldr	r3, [r7, #0]
 802a73e:	685a      	ldr	r2, [r3, #4]
 802a740:	687b      	ldr	r3, [r7, #4]
 802a742:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 802a744:	687b      	ldr	r3, [r7, #4]
 802a746:	693a      	ldr	r2, [r7, #16]
 802a748:	621a      	str	r2, [r3, #32]
}
 802a74a:	bf00      	nop
 802a74c:	371c      	adds	r7, #28
 802a74e:	46bd      	mov	sp, r7
 802a750:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a754:	4770      	bx	lr
 802a756:	bf00      	nop
 802a758:	40010000 	.word	0x40010000
 802a75c:	40010400 	.word	0x40010400

0802a760 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 802a760:	b480      	push	{r7}
 802a762:	b087      	sub	sp, #28
 802a764:	af00      	add	r7, sp, #0
 802a766:	60f8      	str	r0, [r7, #12]
 802a768:	60b9      	str	r1, [r7, #8]
 802a76a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 802a76c:	68fb      	ldr	r3, [r7, #12]
 802a76e:	6a1b      	ldr	r3, [r3, #32]
 802a770:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 802a772:	68fb      	ldr	r3, [r7, #12]
 802a774:	6a1b      	ldr	r3, [r3, #32]
 802a776:	f023 0201 	bic.w	r2, r3, #1
 802a77a:	68fb      	ldr	r3, [r7, #12]
 802a77c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 802a77e:	68fb      	ldr	r3, [r7, #12]
 802a780:	699b      	ldr	r3, [r3, #24]
 802a782:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 802a784:	693b      	ldr	r3, [r7, #16]
 802a786:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 802a78a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 802a78c:	687b      	ldr	r3, [r7, #4]
 802a78e:	011b      	lsls	r3, r3, #4
 802a790:	693a      	ldr	r2, [r7, #16]
 802a792:	4313      	orrs	r3, r2
 802a794:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 802a796:	697b      	ldr	r3, [r7, #20]
 802a798:	f023 030a 	bic.w	r3, r3, #10
 802a79c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 802a79e:	697a      	ldr	r2, [r7, #20]
 802a7a0:	68bb      	ldr	r3, [r7, #8]
 802a7a2:	4313      	orrs	r3, r2
 802a7a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 802a7a6:	68fb      	ldr	r3, [r7, #12]
 802a7a8:	693a      	ldr	r2, [r7, #16]
 802a7aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 802a7ac:	68fb      	ldr	r3, [r7, #12]
 802a7ae:	697a      	ldr	r2, [r7, #20]
 802a7b0:	621a      	str	r2, [r3, #32]
}
 802a7b2:	bf00      	nop
 802a7b4:	371c      	adds	r7, #28
 802a7b6:	46bd      	mov	sp, r7
 802a7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a7bc:	4770      	bx	lr

0802a7be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 802a7be:	b480      	push	{r7}
 802a7c0:	b087      	sub	sp, #28
 802a7c2:	af00      	add	r7, sp, #0
 802a7c4:	60f8      	str	r0, [r7, #12]
 802a7c6:	60b9      	str	r1, [r7, #8]
 802a7c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 802a7ca:	68fb      	ldr	r3, [r7, #12]
 802a7cc:	6a1b      	ldr	r3, [r3, #32]
 802a7ce:	f023 0210 	bic.w	r2, r3, #16
 802a7d2:	68fb      	ldr	r3, [r7, #12]
 802a7d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 802a7d6:	68fb      	ldr	r3, [r7, #12]
 802a7d8:	699b      	ldr	r3, [r3, #24]
 802a7da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 802a7dc:	68fb      	ldr	r3, [r7, #12]
 802a7de:	6a1b      	ldr	r3, [r3, #32]
 802a7e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 802a7e2:	697b      	ldr	r3, [r7, #20]
 802a7e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 802a7e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 802a7ea:	687b      	ldr	r3, [r7, #4]
 802a7ec:	031b      	lsls	r3, r3, #12
 802a7ee:	697a      	ldr	r2, [r7, #20]
 802a7f0:	4313      	orrs	r3, r2
 802a7f2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 802a7f4:	693b      	ldr	r3, [r7, #16]
 802a7f6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 802a7fa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 802a7fc:	68bb      	ldr	r3, [r7, #8]
 802a7fe:	011b      	lsls	r3, r3, #4
 802a800:	693a      	ldr	r2, [r7, #16]
 802a802:	4313      	orrs	r3, r2
 802a804:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 802a806:	68fb      	ldr	r3, [r7, #12]
 802a808:	697a      	ldr	r2, [r7, #20]
 802a80a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 802a80c:	68fb      	ldr	r3, [r7, #12]
 802a80e:	693a      	ldr	r2, [r7, #16]
 802a810:	621a      	str	r2, [r3, #32]
}
 802a812:	bf00      	nop
 802a814:	371c      	adds	r7, #28
 802a816:	46bd      	mov	sp, r7
 802a818:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a81c:	4770      	bx	lr

0802a81e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 802a81e:	b480      	push	{r7}
 802a820:	b085      	sub	sp, #20
 802a822:	af00      	add	r7, sp, #0
 802a824:	6078      	str	r0, [r7, #4]
 802a826:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 802a828:	687b      	ldr	r3, [r7, #4]
 802a82a:	689b      	ldr	r3, [r3, #8]
 802a82c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 802a82e:	68fb      	ldr	r3, [r7, #12]
 802a830:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 802a834:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 802a836:	683a      	ldr	r2, [r7, #0]
 802a838:	68fb      	ldr	r3, [r7, #12]
 802a83a:	4313      	orrs	r3, r2
 802a83c:	f043 0307 	orr.w	r3, r3, #7
 802a840:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 802a842:	687b      	ldr	r3, [r7, #4]
 802a844:	68fa      	ldr	r2, [r7, #12]
 802a846:	609a      	str	r2, [r3, #8]
}
 802a848:	bf00      	nop
 802a84a:	3714      	adds	r7, #20
 802a84c:	46bd      	mov	sp, r7
 802a84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a852:	4770      	bx	lr

0802a854 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 802a854:	b480      	push	{r7}
 802a856:	b087      	sub	sp, #28
 802a858:	af00      	add	r7, sp, #0
 802a85a:	60f8      	str	r0, [r7, #12]
 802a85c:	60b9      	str	r1, [r7, #8]
 802a85e:	607a      	str	r2, [r7, #4]
 802a860:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 802a862:	68fb      	ldr	r3, [r7, #12]
 802a864:	689b      	ldr	r3, [r3, #8]
 802a866:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 802a868:	697b      	ldr	r3, [r7, #20]
 802a86a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 802a86e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 802a870:	683b      	ldr	r3, [r7, #0]
 802a872:	021a      	lsls	r2, r3, #8
 802a874:	687b      	ldr	r3, [r7, #4]
 802a876:	431a      	orrs	r2, r3
 802a878:	68bb      	ldr	r3, [r7, #8]
 802a87a:	4313      	orrs	r3, r2
 802a87c:	697a      	ldr	r2, [r7, #20]
 802a87e:	4313      	orrs	r3, r2
 802a880:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 802a882:	68fb      	ldr	r3, [r7, #12]
 802a884:	697a      	ldr	r2, [r7, #20]
 802a886:	609a      	str	r2, [r3, #8]
}
 802a888:	bf00      	nop
 802a88a:	371c      	adds	r7, #28
 802a88c:	46bd      	mov	sp, r7
 802a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a892:	4770      	bx	lr

0802a894 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 802a894:	b480      	push	{r7}
 802a896:	b087      	sub	sp, #28
 802a898:	af00      	add	r7, sp, #0
 802a89a:	60f8      	str	r0, [r7, #12]
 802a89c:	60b9      	str	r1, [r7, #8]
 802a89e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 802a8a0:	68bb      	ldr	r3, [r7, #8]
 802a8a2:	f003 031f 	and.w	r3, r3, #31
 802a8a6:	2201      	movs	r2, #1
 802a8a8:	fa02 f303 	lsl.w	r3, r2, r3
 802a8ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 802a8ae:	68fb      	ldr	r3, [r7, #12]
 802a8b0:	6a1a      	ldr	r2, [r3, #32]
 802a8b2:	697b      	ldr	r3, [r7, #20]
 802a8b4:	43db      	mvns	r3, r3
 802a8b6:	401a      	ands	r2, r3
 802a8b8:	68fb      	ldr	r3, [r7, #12]
 802a8ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 802a8bc:	68fb      	ldr	r3, [r7, #12]
 802a8be:	6a1a      	ldr	r2, [r3, #32]
 802a8c0:	68bb      	ldr	r3, [r7, #8]
 802a8c2:	f003 031f 	and.w	r3, r3, #31
 802a8c6:	6879      	ldr	r1, [r7, #4]
 802a8c8:	fa01 f303 	lsl.w	r3, r1, r3
 802a8cc:	431a      	orrs	r2, r3
 802a8ce:	68fb      	ldr	r3, [r7, #12]
 802a8d0:	621a      	str	r2, [r3, #32]
}
 802a8d2:	bf00      	nop
 802a8d4:	371c      	adds	r7, #28
 802a8d6:	46bd      	mov	sp, r7
 802a8d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a8dc:	4770      	bx	lr
	...

0802a8e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 802a8e0:	b480      	push	{r7}
 802a8e2:	b085      	sub	sp, #20
 802a8e4:	af00      	add	r7, sp, #0
 802a8e6:	6078      	str	r0, [r7, #4]
 802a8e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 802a8ea:	687b      	ldr	r3, [r7, #4]
 802a8ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 802a8f0:	2b01      	cmp	r3, #1
 802a8f2:	d101      	bne.n	802a8f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 802a8f4:	2302      	movs	r3, #2
 802a8f6:	e05a      	b.n	802a9ae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 802a8f8:	687b      	ldr	r3, [r7, #4]
 802a8fa:	2201      	movs	r2, #1
 802a8fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 802a900:	687b      	ldr	r3, [r7, #4]
 802a902:	2202      	movs	r2, #2
 802a904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 802a908:	687b      	ldr	r3, [r7, #4]
 802a90a:	681b      	ldr	r3, [r3, #0]
 802a90c:	685b      	ldr	r3, [r3, #4]
 802a90e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 802a910:	687b      	ldr	r3, [r7, #4]
 802a912:	681b      	ldr	r3, [r3, #0]
 802a914:	689b      	ldr	r3, [r3, #8]
 802a916:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 802a918:	68fb      	ldr	r3, [r7, #12]
 802a91a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 802a91e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 802a920:	683b      	ldr	r3, [r7, #0]
 802a922:	681b      	ldr	r3, [r3, #0]
 802a924:	68fa      	ldr	r2, [r7, #12]
 802a926:	4313      	orrs	r3, r2
 802a928:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 802a92a:	687b      	ldr	r3, [r7, #4]
 802a92c:	681b      	ldr	r3, [r3, #0]
 802a92e:	68fa      	ldr	r2, [r7, #12]
 802a930:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 802a932:	687b      	ldr	r3, [r7, #4]
 802a934:	681b      	ldr	r3, [r3, #0]
 802a936:	4a21      	ldr	r2, [pc, #132]	; (802a9bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 802a938:	4293      	cmp	r3, r2
 802a93a:	d022      	beq.n	802a982 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802a93c:	687b      	ldr	r3, [r7, #4]
 802a93e:	681b      	ldr	r3, [r3, #0]
 802a940:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 802a944:	d01d      	beq.n	802a982 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802a946:	687b      	ldr	r3, [r7, #4]
 802a948:	681b      	ldr	r3, [r3, #0]
 802a94a:	4a1d      	ldr	r2, [pc, #116]	; (802a9c0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 802a94c:	4293      	cmp	r3, r2
 802a94e:	d018      	beq.n	802a982 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802a950:	687b      	ldr	r3, [r7, #4]
 802a952:	681b      	ldr	r3, [r3, #0]
 802a954:	4a1b      	ldr	r2, [pc, #108]	; (802a9c4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 802a956:	4293      	cmp	r3, r2
 802a958:	d013      	beq.n	802a982 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802a95a:	687b      	ldr	r3, [r7, #4]
 802a95c:	681b      	ldr	r3, [r3, #0]
 802a95e:	4a1a      	ldr	r2, [pc, #104]	; (802a9c8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 802a960:	4293      	cmp	r3, r2
 802a962:	d00e      	beq.n	802a982 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802a964:	687b      	ldr	r3, [r7, #4]
 802a966:	681b      	ldr	r3, [r3, #0]
 802a968:	4a18      	ldr	r2, [pc, #96]	; (802a9cc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 802a96a:	4293      	cmp	r3, r2
 802a96c:	d009      	beq.n	802a982 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802a96e:	687b      	ldr	r3, [r7, #4]
 802a970:	681b      	ldr	r3, [r3, #0]
 802a972:	4a17      	ldr	r2, [pc, #92]	; (802a9d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 802a974:	4293      	cmp	r3, r2
 802a976:	d004      	beq.n	802a982 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802a978:	687b      	ldr	r3, [r7, #4]
 802a97a:	681b      	ldr	r3, [r3, #0]
 802a97c:	4a15      	ldr	r2, [pc, #84]	; (802a9d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 802a97e:	4293      	cmp	r3, r2
 802a980:	d10c      	bne.n	802a99c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 802a982:	68bb      	ldr	r3, [r7, #8]
 802a984:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 802a988:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 802a98a:	683b      	ldr	r3, [r7, #0]
 802a98c:	685b      	ldr	r3, [r3, #4]
 802a98e:	68ba      	ldr	r2, [r7, #8]
 802a990:	4313      	orrs	r3, r2
 802a992:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 802a994:	687b      	ldr	r3, [r7, #4]
 802a996:	681b      	ldr	r3, [r3, #0]
 802a998:	68ba      	ldr	r2, [r7, #8]
 802a99a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 802a99c:	687b      	ldr	r3, [r7, #4]
 802a99e:	2201      	movs	r2, #1
 802a9a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 802a9a4:	687b      	ldr	r3, [r7, #4]
 802a9a6:	2200      	movs	r2, #0
 802a9a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 802a9ac:	2300      	movs	r3, #0
}
 802a9ae:	4618      	mov	r0, r3
 802a9b0:	3714      	adds	r7, #20
 802a9b2:	46bd      	mov	sp, r7
 802a9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a9b8:	4770      	bx	lr
 802a9ba:	bf00      	nop
 802a9bc:	40010000 	.word	0x40010000
 802a9c0:	40000400 	.word	0x40000400
 802a9c4:	40000800 	.word	0x40000800
 802a9c8:	40000c00 	.word	0x40000c00
 802a9cc:	40010400 	.word	0x40010400
 802a9d0:	40014000 	.word	0x40014000
 802a9d4:	40001800 	.word	0x40001800

0802a9d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 802a9d8:	b480      	push	{r7}
 802a9da:	b083      	sub	sp, #12
 802a9dc:	af00      	add	r7, sp, #0
 802a9de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 802a9e0:	bf00      	nop
 802a9e2:	370c      	adds	r7, #12
 802a9e4:	46bd      	mov	sp, r7
 802a9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a9ea:	4770      	bx	lr

0802a9ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 802a9ec:	b480      	push	{r7}
 802a9ee:	b083      	sub	sp, #12
 802a9f0:	af00      	add	r7, sp, #0
 802a9f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 802a9f4:	bf00      	nop
 802a9f6:	370c      	adds	r7, #12
 802a9f8:	46bd      	mov	sp, r7
 802a9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a9fe:	4770      	bx	lr

0802aa00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 802aa00:	b580      	push	{r7, lr}
 802aa02:	b082      	sub	sp, #8
 802aa04:	af00      	add	r7, sp, #0
 802aa06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 802aa08:	687b      	ldr	r3, [r7, #4]
 802aa0a:	2b00      	cmp	r3, #0
 802aa0c:	d101      	bne.n	802aa12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 802aa0e:	2301      	movs	r3, #1
 802aa10:	e03f      	b.n	802aa92 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 802aa12:	687b      	ldr	r3, [r7, #4]
 802aa14:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 802aa18:	b2db      	uxtb	r3, r3
 802aa1a:	2b00      	cmp	r3, #0
 802aa1c:	d106      	bne.n	802aa2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 802aa1e:	687b      	ldr	r3, [r7, #4]
 802aa20:	2200      	movs	r2, #0
 802aa22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 802aa26:	6878      	ldr	r0, [r7, #4]
 802aa28:	f7f8 fbc6 	bl	80231b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 802aa2c:	687b      	ldr	r3, [r7, #4]
 802aa2e:	2224      	movs	r2, #36	; 0x24
 802aa30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 802aa34:	687b      	ldr	r3, [r7, #4]
 802aa36:	681b      	ldr	r3, [r3, #0]
 802aa38:	68da      	ldr	r2, [r3, #12]
 802aa3a:	687b      	ldr	r3, [r7, #4]
 802aa3c:	681b      	ldr	r3, [r3, #0]
 802aa3e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 802aa42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 802aa44:	6878      	ldr	r0, [r7, #4]
 802aa46:	f000 fc1d 	bl	802b284 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 802aa4a:	687b      	ldr	r3, [r7, #4]
 802aa4c:	681b      	ldr	r3, [r3, #0]
 802aa4e:	691a      	ldr	r2, [r3, #16]
 802aa50:	687b      	ldr	r3, [r7, #4]
 802aa52:	681b      	ldr	r3, [r3, #0]
 802aa54:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 802aa58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 802aa5a:	687b      	ldr	r3, [r7, #4]
 802aa5c:	681b      	ldr	r3, [r3, #0]
 802aa5e:	695a      	ldr	r2, [r3, #20]
 802aa60:	687b      	ldr	r3, [r7, #4]
 802aa62:	681b      	ldr	r3, [r3, #0]
 802aa64:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 802aa68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 802aa6a:	687b      	ldr	r3, [r7, #4]
 802aa6c:	681b      	ldr	r3, [r3, #0]
 802aa6e:	68da      	ldr	r2, [r3, #12]
 802aa70:	687b      	ldr	r3, [r7, #4]
 802aa72:	681b      	ldr	r3, [r3, #0]
 802aa74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 802aa78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 802aa7a:	687b      	ldr	r3, [r7, #4]
 802aa7c:	2200      	movs	r2, #0
 802aa7e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 802aa80:	687b      	ldr	r3, [r7, #4]
 802aa82:	2220      	movs	r2, #32
 802aa84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 802aa88:	687b      	ldr	r3, [r7, #4]
 802aa8a:	2220      	movs	r2, #32
 802aa8c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 802aa90:	2300      	movs	r3, #0
}
 802aa92:	4618      	mov	r0, r3
 802aa94:	3708      	adds	r7, #8
 802aa96:	46bd      	mov	sp, r7
 802aa98:	bd80      	pop	{r7, pc}

0802aa9a <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 802aa9a:	b580      	push	{r7, lr}
 802aa9c:	b082      	sub	sp, #8
 802aa9e:	af00      	add	r7, sp, #0
 802aaa0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 802aaa2:	687b      	ldr	r3, [r7, #4]
 802aaa4:	2b00      	cmp	r3, #0
 802aaa6:	d101      	bne.n	802aaac <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 802aaa8:	2301      	movs	r3, #1
 802aaaa:	e01e      	b.n	802aaea <HAL_UART_DeInit+0x50>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 802aaac:	687b      	ldr	r3, [r7, #4]
 802aaae:	2224      	movs	r2, #36	; 0x24
 802aab0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 802aab4:	687b      	ldr	r3, [r7, #4]
 802aab6:	681b      	ldr	r3, [r3, #0]
 802aab8:	68da      	ldr	r2, [r3, #12]
 802aaba:	687b      	ldr	r3, [r7, #4]
 802aabc:	681b      	ldr	r3, [r3, #0]
 802aabe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 802aac2:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 802aac4:	6878      	ldr	r0, [r7, #4]
 802aac6:	f7f8 fc05 	bl	80232d4 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 802aaca:	687b      	ldr	r3, [r7, #4]
 802aacc:	2200      	movs	r2, #0
 802aace:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 802aad0:	687b      	ldr	r3, [r7, #4]
 802aad2:	2200      	movs	r2, #0
 802aad4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 802aad8:	687b      	ldr	r3, [r7, #4]
 802aada:	2200      	movs	r2, #0
 802aadc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 802aae0:	687b      	ldr	r3, [r7, #4]
 802aae2:	2200      	movs	r2, #0
 802aae4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 802aae8:	2300      	movs	r3, #0
}
 802aaea:	4618      	mov	r0, r3
 802aaec:	3708      	adds	r7, #8
 802aaee:	46bd      	mov	sp, r7
 802aaf0:	bd80      	pop	{r7, pc}

0802aaf2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 802aaf2:	b580      	push	{r7, lr}
 802aaf4:	b088      	sub	sp, #32
 802aaf6:	af02      	add	r7, sp, #8
 802aaf8:	60f8      	str	r0, [r7, #12]
 802aafa:	60b9      	str	r1, [r7, #8]
 802aafc:	603b      	str	r3, [r7, #0]
 802aafe:	4613      	mov	r3, r2
 802ab00:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 802ab02:	2300      	movs	r3, #0
 802ab04:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 802ab06:	68fb      	ldr	r3, [r7, #12]
 802ab08:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 802ab0c:	b2db      	uxtb	r3, r3
 802ab0e:	2b20      	cmp	r3, #32
 802ab10:	f040 8083 	bne.w	802ac1a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 802ab14:	68bb      	ldr	r3, [r7, #8]
 802ab16:	2b00      	cmp	r3, #0
 802ab18:	d002      	beq.n	802ab20 <HAL_UART_Transmit+0x2e>
 802ab1a:	88fb      	ldrh	r3, [r7, #6]
 802ab1c:	2b00      	cmp	r3, #0
 802ab1e:	d101      	bne.n	802ab24 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 802ab20:	2301      	movs	r3, #1
 802ab22:	e07b      	b.n	802ac1c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 802ab24:	68fb      	ldr	r3, [r7, #12]
 802ab26:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 802ab2a:	2b01      	cmp	r3, #1
 802ab2c:	d101      	bne.n	802ab32 <HAL_UART_Transmit+0x40>
 802ab2e:	2302      	movs	r3, #2
 802ab30:	e074      	b.n	802ac1c <HAL_UART_Transmit+0x12a>
 802ab32:	68fb      	ldr	r3, [r7, #12]
 802ab34:	2201      	movs	r2, #1
 802ab36:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 802ab3a:	68fb      	ldr	r3, [r7, #12]
 802ab3c:	2200      	movs	r2, #0
 802ab3e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 802ab40:	68fb      	ldr	r3, [r7, #12]
 802ab42:	2221      	movs	r2, #33	; 0x21
 802ab44:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 802ab48:	f7f8 fc5c 	bl	8023404 <HAL_GetTick>
 802ab4c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 802ab4e:	68fb      	ldr	r3, [r7, #12]
 802ab50:	88fa      	ldrh	r2, [r7, #6]
 802ab52:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 802ab54:	68fb      	ldr	r3, [r7, #12]
 802ab56:	88fa      	ldrh	r2, [r7, #6]
 802ab58:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 802ab5a:	68fb      	ldr	r3, [r7, #12]
 802ab5c:	2200      	movs	r2, #0
 802ab5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 802ab62:	e042      	b.n	802abea <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 802ab64:	68fb      	ldr	r3, [r7, #12]
 802ab66:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 802ab68:	b29b      	uxth	r3, r3
 802ab6a:	3b01      	subs	r3, #1
 802ab6c:	b29a      	uxth	r2, r3
 802ab6e:	68fb      	ldr	r3, [r7, #12]
 802ab70:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 802ab72:	68fb      	ldr	r3, [r7, #12]
 802ab74:	689b      	ldr	r3, [r3, #8]
 802ab76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802ab7a:	d122      	bne.n	802abc2 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 802ab7c:	683b      	ldr	r3, [r7, #0]
 802ab7e:	9300      	str	r3, [sp, #0]
 802ab80:	697b      	ldr	r3, [r7, #20]
 802ab82:	2200      	movs	r2, #0
 802ab84:	2180      	movs	r1, #128	; 0x80
 802ab86:	68f8      	ldr	r0, [r7, #12]
 802ab88:	f000 fa10 	bl	802afac <UART_WaitOnFlagUntilTimeout>
 802ab8c:	4603      	mov	r3, r0
 802ab8e:	2b00      	cmp	r3, #0
 802ab90:	d001      	beq.n	802ab96 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 802ab92:	2303      	movs	r3, #3
 802ab94:	e042      	b.n	802ac1c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 802ab96:	68bb      	ldr	r3, [r7, #8]
 802ab98:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 802ab9a:	693b      	ldr	r3, [r7, #16]
 802ab9c:	881b      	ldrh	r3, [r3, #0]
 802ab9e:	461a      	mov	r2, r3
 802aba0:	68fb      	ldr	r3, [r7, #12]
 802aba2:	681b      	ldr	r3, [r3, #0]
 802aba4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 802aba8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 802abaa:	68fb      	ldr	r3, [r7, #12]
 802abac:	691b      	ldr	r3, [r3, #16]
 802abae:	2b00      	cmp	r3, #0
 802abb0:	d103      	bne.n	802abba <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 802abb2:	68bb      	ldr	r3, [r7, #8]
 802abb4:	3302      	adds	r3, #2
 802abb6:	60bb      	str	r3, [r7, #8]
 802abb8:	e017      	b.n	802abea <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 802abba:	68bb      	ldr	r3, [r7, #8]
 802abbc:	3301      	adds	r3, #1
 802abbe:	60bb      	str	r3, [r7, #8]
 802abc0:	e013      	b.n	802abea <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 802abc2:	683b      	ldr	r3, [r7, #0]
 802abc4:	9300      	str	r3, [sp, #0]
 802abc6:	697b      	ldr	r3, [r7, #20]
 802abc8:	2200      	movs	r2, #0
 802abca:	2180      	movs	r1, #128	; 0x80
 802abcc:	68f8      	ldr	r0, [r7, #12]
 802abce:	f000 f9ed 	bl	802afac <UART_WaitOnFlagUntilTimeout>
 802abd2:	4603      	mov	r3, r0
 802abd4:	2b00      	cmp	r3, #0
 802abd6:	d001      	beq.n	802abdc <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 802abd8:	2303      	movs	r3, #3
 802abda:	e01f      	b.n	802ac1c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 802abdc:	68bb      	ldr	r3, [r7, #8]
 802abde:	1c5a      	adds	r2, r3, #1
 802abe0:	60ba      	str	r2, [r7, #8]
 802abe2:	781a      	ldrb	r2, [r3, #0]
 802abe4:	68fb      	ldr	r3, [r7, #12]
 802abe6:	681b      	ldr	r3, [r3, #0]
 802abe8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 802abea:	68fb      	ldr	r3, [r7, #12]
 802abec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 802abee:	b29b      	uxth	r3, r3
 802abf0:	2b00      	cmp	r3, #0
 802abf2:	d1b7      	bne.n	802ab64 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 802abf4:	683b      	ldr	r3, [r7, #0]
 802abf6:	9300      	str	r3, [sp, #0]
 802abf8:	697b      	ldr	r3, [r7, #20]
 802abfa:	2200      	movs	r2, #0
 802abfc:	2140      	movs	r1, #64	; 0x40
 802abfe:	68f8      	ldr	r0, [r7, #12]
 802ac00:	f000 f9d4 	bl	802afac <UART_WaitOnFlagUntilTimeout>
 802ac04:	4603      	mov	r3, r0
 802ac06:	2b00      	cmp	r3, #0
 802ac08:	d001      	beq.n	802ac0e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 802ac0a:	2303      	movs	r3, #3
 802ac0c:	e006      	b.n	802ac1c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 802ac0e:	68fb      	ldr	r3, [r7, #12]
 802ac10:	2220      	movs	r2, #32
 802ac12:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 802ac16:	2300      	movs	r3, #0
 802ac18:	e000      	b.n	802ac1c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 802ac1a:	2302      	movs	r3, #2
  }
}
 802ac1c:	4618      	mov	r0, r3
 802ac1e:	3718      	adds	r7, #24
 802ac20:	46bd      	mov	sp, r7
 802ac22:	bd80      	pop	{r7, pc}

0802ac24 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 802ac24:	b580      	push	{r7, lr}
 802ac26:	b088      	sub	sp, #32
 802ac28:	af02      	add	r7, sp, #8
 802ac2a:	60f8      	str	r0, [r7, #12]
 802ac2c:	60b9      	str	r1, [r7, #8]
 802ac2e:	603b      	str	r3, [r7, #0]
 802ac30:	4613      	mov	r3, r2
 802ac32:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 802ac34:	2300      	movs	r3, #0
 802ac36:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 802ac38:	68fb      	ldr	r3, [r7, #12]
 802ac3a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 802ac3e:	b2db      	uxtb	r3, r3
 802ac40:	2b20      	cmp	r3, #32
 802ac42:	f040 8090 	bne.w	802ad66 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 802ac46:	68bb      	ldr	r3, [r7, #8]
 802ac48:	2b00      	cmp	r3, #0
 802ac4a:	d002      	beq.n	802ac52 <HAL_UART_Receive+0x2e>
 802ac4c:	88fb      	ldrh	r3, [r7, #6]
 802ac4e:	2b00      	cmp	r3, #0
 802ac50:	d101      	bne.n	802ac56 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 802ac52:	2301      	movs	r3, #1
 802ac54:	e088      	b.n	802ad68 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 802ac56:	68fb      	ldr	r3, [r7, #12]
 802ac58:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 802ac5c:	2b01      	cmp	r3, #1
 802ac5e:	d101      	bne.n	802ac64 <HAL_UART_Receive+0x40>
 802ac60:	2302      	movs	r3, #2
 802ac62:	e081      	b.n	802ad68 <HAL_UART_Receive+0x144>
 802ac64:	68fb      	ldr	r3, [r7, #12]
 802ac66:	2201      	movs	r2, #1
 802ac68:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 802ac6c:	68fb      	ldr	r3, [r7, #12]
 802ac6e:	2200      	movs	r2, #0
 802ac70:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 802ac72:	68fb      	ldr	r3, [r7, #12]
 802ac74:	2222      	movs	r2, #34	; 0x22
 802ac76:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 802ac7a:	f7f8 fbc3 	bl	8023404 <HAL_GetTick>
 802ac7e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 802ac80:	68fb      	ldr	r3, [r7, #12]
 802ac82:	88fa      	ldrh	r2, [r7, #6]
 802ac84:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 802ac86:	68fb      	ldr	r3, [r7, #12]
 802ac88:	88fa      	ldrh	r2, [r7, #6]
 802ac8a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 802ac8c:	68fb      	ldr	r3, [r7, #12]
 802ac8e:	2200      	movs	r2, #0
 802ac90:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 802ac94:	e05c      	b.n	802ad50 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 802ac96:	68fb      	ldr	r3, [r7, #12]
 802ac98:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 802ac9a:	b29b      	uxth	r3, r3
 802ac9c:	3b01      	subs	r3, #1
 802ac9e:	b29a      	uxth	r2, r3
 802aca0:	68fb      	ldr	r3, [r7, #12]
 802aca2:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 802aca4:	68fb      	ldr	r3, [r7, #12]
 802aca6:	689b      	ldr	r3, [r3, #8]
 802aca8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802acac:	d12b      	bne.n	802ad06 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 802acae:	683b      	ldr	r3, [r7, #0]
 802acb0:	9300      	str	r3, [sp, #0]
 802acb2:	697b      	ldr	r3, [r7, #20]
 802acb4:	2200      	movs	r2, #0
 802acb6:	2120      	movs	r1, #32
 802acb8:	68f8      	ldr	r0, [r7, #12]
 802acba:	f000 f977 	bl	802afac <UART_WaitOnFlagUntilTimeout>
 802acbe:	4603      	mov	r3, r0
 802acc0:	2b00      	cmp	r3, #0
 802acc2:	d001      	beq.n	802acc8 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 802acc4:	2303      	movs	r3, #3
 802acc6:	e04f      	b.n	802ad68 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 802acc8:	68bb      	ldr	r3, [r7, #8]
 802acca:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 802accc:	68fb      	ldr	r3, [r7, #12]
 802acce:	691b      	ldr	r3, [r3, #16]
 802acd0:	2b00      	cmp	r3, #0
 802acd2:	d10c      	bne.n	802acee <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 802acd4:	68fb      	ldr	r3, [r7, #12]
 802acd6:	681b      	ldr	r3, [r3, #0]
 802acd8:	685b      	ldr	r3, [r3, #4]
 802acda:	b29b      	uxth	r3, r3
 802acdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 802ace0:	b29a      	uxth	r2, r3
 802ace2:	693b      	ldr	r3, [r7, #16]
 802ace4:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 802ace6:	68bb      	ldr	r3, [r7, #8]
 802ace8:	3302      	adds	r3, #2
 802acea:	60bb      	str	r3, [r7, #8]
 802acec:	e030      	b.n	802ad50 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 802acee:	68fb      	ldr	r3, [r7, #12]
 802acf0:	681b      	ldr	r3, [r3, #0]
 802acf2:	685b      	ldr	r3, [r3, #4]
 802acf4:	b29b      	uxth	r3, r3
 802acf6:	b2db      	uxtb	r3, r3
 802acf8:	b29a      	uxth	r2, r3
 802acfa:	693b      	ldr	r3, [r7, #16]
 802acfc:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 802acfe:	68bb      	ldr	r3, [r7, #8]
 802ad00:	3301      	adds	r3, #1
 802ad02:	60bb      	str	r3, [r7, #8]
 802ad04:	e024      	b.n	802ad50 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 802ad06:	683b      	ldr	r3, [r7, #0]
 802ad08:	9300      	str	r3, [sp, #0]
 802ad0a:	697b      	ldr	r3, [r7, #20]
 802ad0c:	2200      	movs	r2, #0
 802ad0e:	2120      	movs	r1, #32
 802ad10:	68f8      	ldr	r0, [r7, #12]
 802ad12:	f000 f94b 	bl	802afac <UART_WaitOnFlagUntilTimeout>
 802ad16:	4603      	mov	r3, r0
 802ad18:	2b00      	cmp	r3, #0
 802ad1a:	d001      	beq.n	802ad20 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 802ad1c:	2303      	movs	r3, #3
 802ad1e:	e023      	b.n	802ad68 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 802ad20:	68fb      	ldr	r3, [r7, #12]
 802ad22:	691b      	ldr	r3, [r3, #16]
 802ad24:	2b00      	cmp	r3, #0
 802ad26:	d108      	bne.n	802ad3a <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 802ad28:	68fb      	ldr	r3, [r7, #12]
 802ad2a:	681b      	ldr	r3, [r3, #0]
 802ad2c:	6859      	ldr	r1, [r3, #4]
 802ad2e:	68bb      	ldr	r3, [r7, #8]
 802ad30:	1c5a      	adds	r2, r3, #1
 802ad32:	60ba      	str	r2, [r7, #8]
 802ad34:	b2ca      	uxtb	r2, r1
 802ad36:	701a      	strb	r2, [r3, #0]
 802ad38:	e00a      	b.n	802ad50 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 802ad3a:	68fb      	ldr	r3, [r7, #12]
 802ad3c:	681b      	ldr	r3, [r3, #0]
 802ad3e:	685b      	ldr	r3, [r3, #4]
 802ad40:	b2da      	uxtb	r2, r3
 802ad42:	68bb      	ldr	r3, [r7, #8]
 802ad44:	1c59      	adds	r1, r3, #1
 802ad46:	60b9      	str	r1, [r7, #8]
 802ad48:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 802ad4c:	b2d2      	uxtb	r2, r2
 802ad4e:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 802ad50:	68fb      	ldr	r3, [r7, #12]
 802ad52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 802ad54:	b29b      	uxth	r3, r3
 802ad56:	2b00      	cmp	r3, #0
 802ad58:	d19d      	bne.n	802ac96 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 802ad5a:	68fb      	ldr	r3, [r7, #12]
 802ad5c:	2220      	movs	r2, #32
 802ad5e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 802ad62:	2300      	movs	r3, #0
 802ad64:	e000      	b.n	802ad68 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 802ad66:	2302      	movs	r3, #2
  }
}
 802ad68:	4618      	mov	r0, r3
 802ad6a:	3718      	adds	r7, #24
 802ad6c:	46bd      	mov	sp, r7
 802ad6e:	bd80      	pop	{r7, pc}

0802ad70 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 802ad70:	b580      	push	{r7, lr}
 802ad72:	b088      	sub	sp, #32
 802ad74:	af00      	add	r7, sp, #0
 802ad76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 802ad78:	687b      	ldr	r3, [r7, #4]
 802ad7a:	681b      	ldr	r3, [r3, #0]
 802ad7c:	681b      	ldr	r3, [r3, #0]
 802ad7e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 802ad80:	687b      	ldr	r3, [r7, #4]
 802ad82:	681b      	ldr	r3, [r3, #0]
 802ad84:	68db      	ldr	r3, [r3, #12]
 802ad86:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 802ad88:	687b      	ldr	r3, [r7, #4]
 802ad8a:	681b      	ldr	r3, [r3, #0]
 802ad8c:	695b      	ldr	r3, [r3, #20]
 802ad8e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 802ad90:	2300      	movs	r3, #0
 802ad92:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 802ad94:	2300      	movs	r3, #0
 802ad96:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 802ad98:	69fb      	ldr	r3, [r7, #28]
 802ad9a:	f003 030f 	and.w	r3, r3, #15
 802ad9e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 802ada0:	693b      	ldr	r3, [r7, #16]
 802ada2:	2b00      	cmp	r3, #0
 802ada4:	d10d      	bne.n	802adc2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 802ada6:	69fb      	ldr	r3, [r7, #28]
 802ada8:	f003 0320 	and.w	r3, r3, #32
 802adac:	2b00      	cmp	r3, #0
 802adae:	d008      	beq.n	802adc2 <HAL_UART_IRQHandler+0x52>
 802adb0:	69bb      	ldr	r3, [r7, #24]
 802adb2:	f003 0320 	and.w	r3, r3, #32
 802adb6:	2b00      	cmp	r3, #0
 802adb8:	d003      	beq.n	802adc2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 802adba:	6878      	ldr	r0, [r7, #4]
 802adbc:	f000 f9e0 	bl	802b180 <UART_Receive_IT>
      return;
 802adc0:	e0d1      	b.n	802af66 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 802adc2:	693b      	ldr	r3, [r7, #16]
 802adc4:	2b00      	cmp	r3, #0
 802adc6:	f000 80b0 	beq.w	802af2a <HAL_UART_IRQHandler+0x1ba>
 802adca:	697b      	ldr	r3, [r7, #20]
 802adcc:	f003 0301 	and.w	r3, r3, #1
 802add0:	2b00      	cmp	r3, #0
 802add2:	d105      	bne.n	802ade0 <HAL_UART_IRQHandler+0x70>
 802add4:	69bb      	ldr	r3, [r7, #24]
 802add6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 802adda:	2b00      	cmp	r3, #0
 802addc:	f000 80a5 	beq.w	802af2a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 802ade0:	69fb      	ldr	r3, [r7, #28]
 802ade2:	f003 0301 	and.w	r3, r3, #1
 802ade6:	2b00      	cmp	r3, #0
 802ade8:	d00a      	beq.n	802ae00 <HAL_UART_IRQHandler+0x90>
 802adea:	69bb      	ldr	r3, [r7, #24]
 802adec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802adf0:	2b00      	cmp	r3, #0
 802adf2:	d005      	beq.n	802ae00 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 802adf4:	687b      	ldr	r3, [r7, #4]
 802adf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802adf8:	f043 0201 	orr.w	r2, r3, #1
 802adfc:	687b      	ldr	r3, [r7, #4]
 802adfe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 802ae00:	69fb      	ldr	r3, [r7, #28]
 802ae02:	f003 0304 	and.w	r3, r3, #4
 802ae06:	2b00      	cmp	r3, #0
 802ae08:	d00a      	beq.n	802ae20 <HAL_UART_IRQHandler+0xb0>
 802ae0a:	697b      	ldr	r3, [r7, #20]
 802ae0c:	f003 0301 	and.w	r3, r3, #1
 802ae10:	2b00      	cmp	r3, #0
 802ae12:	d005      	beq.n	802ae20 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 802ae14:	687b      	ldr	r3, [r7, #4]
 802ae16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802ae18:	f043 0202 	orr.w	r2, r3, #2
 802ae1c:	687b      	ldr	r3, [r7, #4]
 802ae1e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 802ae20:	69fb      	ldr	r3, [r7, #28]
 802ae22:	f003 0302 	and.w	r3, r3, #2
 802ae26:	2b00      	cmp	r3, #0
 802ae28:	d00a      	beq.n	802ae40 <HAL_UART_IRQHandler+0xd0>
 802ae2a:	697b      	ldr	r3, [r7, #20]
 802ae2c:	f003 0301 	and.w	r3, r3, #1
 802ae30:	2b00      	cmp	r3, #0
 802ae32:	d005      	beq.n	802ae40 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 802ae34:	687b      	ldr	r3, [r7, #4]
 802ae36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802ae38:	f043 0204 	orr.w	r2, r3, #4
 802ae3c:	687b      	ldr	r3, [r7, #4]
 802ae3e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 802ae40:	69fb      	ldr	r3, [r7, #28]
 802ae42:	f003 0308 	and.w	r3, r3, #8
 802ae46:	2b00      	cmp	r3, #0
 802ae48:	d00f      	beq.n	802ae6a <HAL_UART_IRQHandler+0xfa>
 802ae4a:	69bb      	ldr	r3, [r7, #24]
 802ae4c:	f003 0320 	and.w	r3, r3, #32
 802ae50:	2b00      	cmp	r3, #0
 802ae52:	d104      	bne.n	802ae5e <HAL_UART_IRQHandler+0xee>
 802ae54:	697b      	ldr	r3, [r7, #20]
 802ae56:	f003 0301 	and.w	r3, r3, #1
 802ae5a:	2b00      	cmp	r3, #0
 802ae5c:	d005      	beq.n	802ae6a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 802ae5e:	687b      	ldr	r3, [r7, #4]
 802ae60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802ae62:	f043 0208 	orr.w	r2, r3, #8
 802ae66:	687b      	ldr	r3, [r7, #4]
 802ae68:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 802ae6a:	687b      	ldr	r3, [r7, #4]
 802ae6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802ae6e:	2b00      	cmp	r3, #0
 802ae70:	d078      	beq.n	802af64 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 802ae72:	69fb      	ldr	r3, [r7, #28]
 802ae74:	f003 0320 	and.w	r3, r3, #32
 802ae78:	2b00      	cmp	r3, #0
 802ae7a:	d007      	beq.n	802ae8c <HAL_UART_IRQHandler+0x11c>
 802ae7c:	69bb      	ldr	r3, [r7, #24]
 802ae7e:	f003 0320 	and.w	r3, r3, #32
 802ae82:	2b00      	cmp	r3, #0
 802ae84:	d002      	beq.n	802ae8c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 802ae86:	6878      	ldr	r0, [r7, #4]
 802ae88:	f000 f97a 	bl	802b180 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 802ae8c:	687b      	ldr	r3, [r7, #4]
 802ae8e:	681b      	ldr	r3, [r3, #0]
 802ae90:	695b      	ldr	r3, [r3, #20]
 802ae92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802ae96:	2b40      	cmp	r3, #64	; 0x40
 802ae98:	bf0c      	ite	eq
 802ae9a:	2301      	moveq	r3, #1
 802ae9c:	2300      	movne	r3, #0
 802ae9e:	b2db      	uxtb	r3, r3
 802aea0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 802aea2:	687b      	ldr	r3, [r7, #4]
 802aea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802aea6:	f003 0308 	and.w	r3, r3, #8
 802aeaa:	2b00      	cmp	r3, #0
 802aeac:	d102      	bne.n	802aeb4 <HAL_UART_IRQHandler+0x144>
 802aeae:	68fb      	ldr	r3, [r7, #12]
 802aeb0:	2b00      	cmp	r3, #0
 802aeb2:	d031      	beq.n	802af18 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 802aeb4:	6878      	ldr	r0, [r7, #4]
 802aeb6:	f000 f8c3 	bl	802b040 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802aeba:	687b      	ldr	r3, [r7, #4]
 802aebc:	681b      	ldr	r3, [r3, #0]
 802aebe:	695b      	ldr	r3, [r3, #20]
 802aec0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802aec4:	2b40      	cmp	r3, #64	; 0x40
 802aec6:	d123      	bne.n	802af10 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 802aec8:	687b      	ldr	r3, [r7, #4]
 802aeca:	681b      	ldr	r3, [r3, #0]
 802aecc:	695a      	ldr	r2, [r3, #20]
 802aece:	687b      	ldr	r3, [r7, #4]
 802aed0:	681b      	ldr	r3, [r3, #0]
 802aed2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802aed6:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 802aed8:	687b      	ldr	r3, [r7, #4]
 802aeda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802aedc:	2b00      	cmp	r3, #0
 802aede:	d013      	beq.n	802af08 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 802aee0:	687b      	ldr	r3, [r7, #4]
 802aee2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802aee4:	4a21      	ldr	r2, [pc, #132]	; (802af6c <HAL_UART_IRQHandler+0x1fc>)
 802aee6:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 802aee8:	687b      	ldr	r3, [r7, #4]
 802aeea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802aeec:	4618      	mov	r0, r3
 802aeee:	f7f8 fd49 	bl	8023984 <HAL_DMA_Abort_IT>
 802aef2:	4603      	mov	r3, r0
 802aef4:	2b00      	cmp	r3, #0
 802aef6:	d016      	beq.n	802af26 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 802aef8:	687b      	ldr	r3, [r7, #4]
 802aefa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802aefc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802aefe:	687a      	ldr	r2, [r7, #4]
 802af00:	6b52      	ldr	r2, [r2, #52]	; 0x34
 802af02:	4610      	mov	r0, r2
 802af04:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802af06:	e00e      	b.n	802af26 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 802af08:	6878      	ldr	r0, [r7, #4]
 802af0a:	f000 f845 	bl	802af98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802af0e:	e00a      	b.n	802af26 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 802af10:	6878      	ldr	r0, [r7, #4]
 802af12:	f000 f841 	bl	802af98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802af16:	e006      	b.n	802af26 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 802af18:	6878      	ldr	r0, [r7, #4]
 802af1a:	f000 f83d 	bl	802af98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 802af1e:	687b      	ldr	r3, [r7, #4]
 802af20:	2200      	movs	r2, #0
 802af22:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 802af24:	e01e      	b.n	802af64 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802af26:	bf00      	nop
    return;
 802af28:	e01c      	b.n	802af64 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 802af2a:	69fb      	ldr	r3, [r7, #28]
 802af2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802af30:	2b00      	cmp	r3, #0
 802af32:	d008      	beq.n	802af46 <HAL_UART_IRQHandler+0x1d6>
 802af34:	69bb      	ldr	r3, [r7, #24]
 802af36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802af3a:	2b00      	cmp	r3, #0
 802af3c:	d003      	beq.n	802af46 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 802af3e:	6878      	ldr	r0, [r7, #4]
 802af40:	f000 f8b0 	bl	802b0a4 <UART_Transmit_IT>
    return;
 802af44:	e00f      	b.n	802af66 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 802af46:	69fb      	ldr	r3, [r7, #28]
 802af48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802af4c:	2b00      	cmp	r3, #0
 802af4e:	d00a      	beq.n	802af66 <HAL_UART_IRQHandler+0x1f6>
 802af50:	69bb      	ldr	r3, [r7, #24]
 802af52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802af56:	2b00      	cmp	r3, #0
 802af58:	d005      	beq.n	802af66 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 802af5a:	6878      	ldr	r0, [r7, #4]
 802af5c:	f000 f8f8 	bl	802b150 <UART_EndTransmit_IT>
    return;
 802af60:	bf00      	nop
 802af62:	e000      	b.n	802af66 <HAL_UART_IRQHandler+0x1f6>
    return;
 802af64:	bf00      	nop
  }
}
 802af66:	3720      	adds	r7, #32
 802af68:	46bd      	mov	sp, r7
 802af6a:	bd80      	pop	{r7, pc}
 802af6c:	0802b07d 	.word	0x0802b07d

0802af70 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 802af70:	b480      	push	{r7}
 802af72:	b083      	sub	sp, #12
 802af74:	af00      	add	r7, sp, #0
 802af76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 802af78:	bf00      	nop
 802af7a:	370c      	adds	r7, #12
 802af7c:	46bd      	mov	sp, r7
 802af7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802af82:	4770      	bx	lr

0802af84 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 802af84:	b480      	push	{r7}
 802af86:	b083      	sub	sp, #12
 802af88:	af00      	add	r7, sp, #0
 802af8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 802af8c:	bf00      	nop
 802af8e:	370c      	adds	r7, #12
 802af90:	46bd      	mov	sp, r7
 802af92:	f85d 7b04 	ldr.w	r7, [sp], #4
 802af96:	4770      	bx	lr

0802af98 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 802af98:	b480      	push	{r7}
 802af9a:	b083      	sub	sp, #12
 802af9c:	af00      	add	r7, sp, #0
 802af9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 802afa0:	bf00      	nop
 802afa2:	370c      	adds	r7, #12
 802afa4:	46bd      	mov	sp, r7
 802afa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802afaa:	4770      	bx	lr

0802afac <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 802afac:	b580      	push	{r7, lr}
 802afae:	b084      	sub	sp, #16
 802afb0:	af00      	add	r7, sp, #0
 802afb2:	60f8      	str	r0, [r7, #12]
 802afb4:	60b9      	str	r1, [r7, #8]
 802afb6:	603b      	str	r3, [r7, #0]
 802afb8:	4613      	mov	r3, r2
 802afba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 802afbc:	e02c      	b.n	802b018 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 802afbe:	69bb      	ldr	r3, [r7, #24]
 802afc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 802afc4:	d028      	beq.n	802b018 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 802afc6:	69bb      	ldr	r3, [r7, #24]
 802afc8:	2b00      	cmp	r3, #0
 802afca:	d007      	beq.n	802afdc <UART_WaitOnFlagUntilTimeout+0x30>
 802afcc:	f7f8 fa1a 	bl	8023404 <HAL_GetTick>
 802afd0:	4602      	mov	r2, r0
 802afd2:	683b      	ldr	r3, [r7, #0]
 802afd4:	1ad3      	subs	r3, r2, r3
 802afd6:	69ba      	ldr	r2, [r7, #24]
 802afd8:	429a      	cmp	r2, r3
 802afda:	d21d      	bcs.n	802b018 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 802afdc:	68fb      	ldr	r3, [r7, #12]
 802afde:	681b      	ldr	r3, [r3, #0]
 802afe0:	68da      	ldr	r2, [r3, #12]
 802afe2:	68fb      	ldr	r3, [r7, #12]
 802afe4:	681b      	ldr	r3, [r3, #0]
 802afe6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 802afea:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802afec:	68fb      	ldr	r3, [r7, #12]
 802afee:	681b      	ldr	r3, [r3, #0]
 802aff0:	695a      	ldr	r2, [r3, #20]
 802aff2:	68fb      	ldr	r3, [r7, #12]
 802aff4:	681b      	ldr	r3, [r3, #0]
 802aff6:	f022 0201 	bic.w	r2, r2, #1
 802affa:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 802affc:	68fb      	ldr	r3, [r7, #12]
 802affe:	2220      	movs	r2, #32
 802b000:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 802b004:	68fb      	ldr	r3, [r7, #12]
 802b006:	2220      	movs	r2, #32
 802b008:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 802b00c:	68fb      	ldr	r3, [r7, #12]
 802b00e:	2200      	movs	r2, #0
 802b010:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 802b014:	2303      	movs	r3, #3
 802b016:	e00f      	b.n	802b038 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 802b018:	68fb      	ldr	r3, [r7, #12]
 802b01a:	681b      	ldr	r3, [r3, #0]
 802b01c:	681a      	ldr	r2, [r3, #0]
 802b01e:	68bb      	ldr	r3, [r7, #8]
 802b020:	4013      	ands	r3, r2
 802b022:	68ba      	ldr	r2, [r7, #8]
 802b024:	429a      	cmp	r2, r3
 802b026:	bf0c      	ite	eq
 802b028:	2301      	moveq	r3, #1
 802b02a:	2300      	movne	r3, #0
 802b02c:	b2db      	uxtb	r3, r3
 802b02e:	461a      	mov	r2, r3
 802b030:	79fb      	ldrb	r3, [r7, #7]
 802b032:	429a      	cmp	r2, r3
 802b034:	d0c3      	beq.n	802afbe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 802b036:	2300      	movs	r3, #0
}
 802b038:	4618      	mov	r0, r3
 802b03a:	3710      	adds	r7, #16
 802b03c:	46bd      	mov	sp, r7
 802b03e:	bd80      	pop	{r7, pc}

0802b040 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 802b040:	b480      	push	{r7}
 802b042:	b083      	sub	sp, #12
 802b044:	af00      	add	r7, sp, #0
 802b046:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 802b048:	687b      	ldr	r3, [r7, #4]
 802b04a:	681b      	ldr	r3, [r3, #0]
 802b04c:	68da      	ldr	r2, [r3, #12]
 802b04e:	687b      	ldr	r3, [r7, #4]
 802b050:	681b      	ldr	r3, [r3, #0]
 802b052:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 802b056:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802b058:	687b      	ldr	r3, [r7, #4]
 802b05a:	681b      	ldr	r3, [r3, #0]
 802b05c:	695a      	ldr	r2, [r3, #20]
 802b05e:	687b      	ldr	r3, [r7, #4]
 802b060:	681b      	ldr	r3, [r3, #0]
 802b062:	f022 0201 	bic.w	r2, r2, #1
 802b066:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 802b068:	687b      	ldr	r3, [r7, #4]
 802b06a:	2220      	movs	r2, #32
 802b06c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 802b070:	bf00      	nop
 802b072:	370c      	adds	r7, #12
 802b074:	46bd      	mov	sp, r7
 802b076:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b07a:	4770      	bx	lr

0802b07c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 802b07c:	b580      	push	{r7, lr}
 802b07e:	b084      	sub	sp, #16
 802b080:	af00      	add	r7, sp, #0
 802b082:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 802b084:	687b      	ldr	r3, [r7, #4]
 802b086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802b088:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 802b08a:	68fb      	ldr	r3, [r7, #12]
 802b08c:	2200      	movs	r2, #0
 802b08e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 802b090:	68fb      	ldr	r3, [r7, #12]
 802b092:	2200      	movs	r2, #0
 802b094:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 802b096:	68f8      	ldr	r0, [r7, #12]
 802b098:	f7ff ff7e 	bl	802af98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 802b09c:	bf00      	nop
 802b09e:	3710      	adds	r7, #16
 802b0a0:	46bd      	mov	sp, r7
 802b0a2:	bd80      	pop	{r7, pc}

0802b0a4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 802b0a4:	b480      	push	{r7}
 802b0a6:	b085      	sub	sp, #20
 802b0a8:	af00      	add	r7, sp, #0
 802b0aa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 802b0ac:	687b      	ldr	r3, [r7, #4]
 802b0ae:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 802b0b2:	b2db      	uxtb	r3, r3
 802b0b4:	2b21      	cmp	r3, #33	; 0x21
 802b0b6:	d144      	bne.n	802b142 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 802b0b8:	687b      	ldr	r3, [r7, #4]
 802b0ba:	689b      	ldr	r3, [r3, #8]
 802b0bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802b0c0:	d11a      	bne.n	802b0f8 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 802b0c2:	687b      	ldr	r3, [r7, #4]
 802b0c4:	6a1b      	ldr	r3, [r3, #32]
 802b0c6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 802b0c8:	68fb      	ldr	r3, [r7, #12]
 802b0ca:	881b      	ldrh	r3, [r3, #0]
 802b0cc:	461a      	mov	r2, r3
 802b0ce:	687b      	ldr	r3, [r7, #4]
 802b0d0:	681b      	ldr	r3, [r3, #0]
 802b0d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 802b0d6:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 802b0d8:	687b      	ldr	r3, [r7, #4]
 802b0da:	691b      	ldr	r3, [r3, #16]
 802b0dc:	2b00      	cmp	r3, #0
 802b0de:	d105      	bne.n	802b0ec <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 802b0e0:	687b      	ldr	r3, [r7, #4]
 802b0e2:	6a1b      	ldr	r3, [r3, #32]
 802b0e4:	1c9a      	adds	r2, r3, #2
 802b0e6:	687b      	ldr	r3, [r7, #4]
 802b0e8:	621a      	str	r2, [r3, #32]
 802b0ea:	e00e      	b.n	802b10a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 802b0ec:	687b      	ldr	r3, [r7, #4]
 802b0ee:	6a1b      	ldr	r3, [r3, #32]
 802b0f0:	1c5a      	adds	r2, r3, #1
 802b0f2:	687b      	ldr	r3, [r7, #4]
 802b0f4:	621a      	str	r2, [r3, #32]
 802b0f6:	e008      	b.n	802b10a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 802b0f8:	687b      	ldr	r3, [r7, #4]
 802b0fa:	6a1b      	ldr	r3, [r3, #32]
 802b0fc:	1c59      	adds	r1, r3, #1
 802b0fe:	687a      	ldr	r2, [r7, #4]
 802b100:	6211      	str	r1, [r2, #32]
 802b102:	781a      	ldrb	r2, [r3, #0]
 802b104:	687b      	ldr	r3, [r7, #4]
 802b106:	681b      	ldr	r3, [r3, #0]
 802b108:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 802b10a:	687b      	ldr	r3, [r7, #4]
 802b10c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 802b10e:	b29b      	uxth	r3, r3
 802b110:	3b01      	subs	r3, #1
 802b112:	b29b      	uxth	r3, r3
 802b114:	687a      	ldr	r2, [r7, #4]
 802b116:	4619      	mov	r1, r3
 802b118:	84d1      	strh	r1, [r2, #38]	; 0x26
 802b11a:	2b00      	cmp	r3, #0
 802b11c:	d10f      	bne.n	802b13e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 802b11e:	687b      	ldr	r3, [r7, #4]
 802b120:	681b      	ldr	r3, [r3, #0]
 802b122:	68da      	ldr	r2, [r3, #12]
 802b124:	687b      	ldr	r3, [r7, #4]
 802b126:	681b      	ldr	r3, [r3, #0]
 802b128:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 802b12c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 802b12e:	687b      	ldr	r3, [r7, #4]
 802b130:	681b      	ldr	r3, [r3, #0]
 802b132:	68da      	ldr	r2, [r3, #12]
 802b134:	687b      	ldr	r3, [r7, #4]
 802b136:	681b      	ldr	r3, [r3, #0]
 802b138:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 802b13c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 802b13e:	2300      	movs	r3, #0
 802b140:	e000      	b.n	802b144 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 802b142:	2302      	movs	r3, #2
  }
}
 802b144:	4618      	mov	r0, r3
 802b146:	3714      	adds	r7, #20
 802b148:	46bd      	mov	sp, r7
 802b14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b14e:	4770      	bx	lr

0802b150 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 802b150:	b580      	push	{r7, lr}
 802b152:	b082      	sub	sp, #8
 802b154:	af00      	add	r7, sp, #0
 802b156:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 802b158:	687b      	ldr	r3, [r7, #4]
 802b15a:	681b      	ldr	r3, [r3, #0]
 802b15c:	68da      	ldr	r2, [r3, #12]
 802b15e:	687b      	ldr	r3, [r7, #4]
 802b160:	681b      	ldr	r3, [r3, #0]
 802b162:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802b166:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 802b168:	687b      	ldr	r3, [r7, #4]
 802b16a:	2220      	movs	r2, #32
 802b16c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 802b170:	6878      	ldr	r0, [r7, #4]
 802b172:	f7ff fefd 	bl	802af70 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 802b176:	2300      	movs	r3, #0
}
 802b178:	4618      	mov	r0, r3
 802b17a:	3708      	adds	r7, #8
 802b17c:	46bd      	mov	sp, r7
 802b17e:	bd80      	pop	{r7, pc}

0802b180 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 802b180:	b580      	push	{r7, lr}
 802b182:	b084      	sub	sp, #16
 802b184:	af00      	add	r7, sp, #0
 802b186:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 802b188:	687b      	ldr	r3, [r7, #4]
 802b18a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 802b18e:	b2db      	uxtb	r3, r3
 802b190:	2b22      	cmp	r3, #34	; 0x22
 802b192:	d171      	bne.n	802b278 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 802b194:	687b      	ldr	r3, [r7, #4]
 802b196:	689b      	ldr	r3, [r3, #8]
 802b198:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802b19c:	d123      	bne.n	802b1e6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 802b19e:	687b      	ldr	r3, [r7, #4]
 802b1a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802b1a2:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 802b1a4:	687b      	ldr	r3, [r7, #4]
 802b1a6:	691b      	ldr	r3, [r3, #16]
 802b1a8:	2b00      	cmp	r3, #0
 802b1aa:	d10e      	bne.n	802b1ca <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 802b1ac:	687b      	ldr	r3, [r7, #4]
 802b1ae:	681b      	ldr	r3, [r3, #0]
 802b1b0:	685b      	ldr	r3, [r3, #4]
 802b1b2:	b29b      	uxth	r3, r3
 802b1b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 802b1b8:	b29a      	uxth	r2, r3
 802b1ba:	68fb      	ldr	r3, [r7, #12]
 802b1bc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 802b1be:	687b      	ldr	r3, [r7, #4]
 802b1c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802b1c2:	1c9a      	adds	r2, r3, #2
 802b1c4:	687b      	ldr	r3, [r7, #4]
 802b1c6:	629a      	str	r2, [r3, #40]	; 0x28
 802b1c8:	e029      	b.n	802b21e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 802b1ca:	687b      	ldr	r3, [r7, #4]
 802b1cc:	681b      	ldr	r3, [r3, #0]
 802b1ce:	685b      	ldr	r3, [r3, #4]
 802b1d0:	b29b      	uxth	r3, r3
 802b1d2:	b2db      	uxtb	r3, r3
 802b1d4:	b29a      	uxth	r2, r3
 802b1d6:	68fb      	ldr	r3, [r7, #12]
 802b1d8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 802b1da:	687b      	ldr	r3, [r7, #4]
 802b1dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802b1de:	1c5a      	adds	r2, r3, #1
 802b1e0:	687b      	ldr	r3, [r7, #4]
 802b1e2:	629a      	str	r2, [r3, #40]	; 0x28
 802b1e4:	e01b      	b.n	802b21e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 802b1e6:	687b      	ldr	r3, [r7, #4]
 802b1e8:	691b      	ldr	r3, [r3, #16]
 802b1ea:	2b00      	cmp	r3, #0
 802b1ec:	d10a      	bne.n	802b204 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 802b1ee:	687b      	ldr	r3, [r7, #4]
 802b1f0:	681b      	ldr	r3, [r3, #0]
 802b1f2:	6858      	ldr	r0, [r3, #4]
 802b1f4:	687b      	ldr	r3, [r7, #4]
 802b1f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802b1f8:	1c59      	adds	r1, r3, #1
 802b1fa:	687a      	ldr	r2, [r7, #4]
 802b1fc:	6291      	str	r1, [r2, #40]	; 0x28
 802b1fe:	b2c2      	uxtb	r2, r0
 802b200:	701a      	strb	r2, [r3, #0]
 802b202:	e00c      	b.n	802b21e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 802b204:	687b      	ldr	r3, [r7, #4]
 802b206:	681b      	ldr	r3, [r3, #0]
 802b208:	685b      	ldr	r3, [r3, #4]
 802b20a:	b2da      	uxtb	r2, r3
 802b20c:	687b      	ldr	r3, [r7, #4]
 802b20e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802b210:	1c58      	adds	r0, r3, #1
 802b212:	6879      	ldr	r1, [r7, #4]
 802b214:	6288      	str	r0, [r1, #40]	; 0x28
 802b216:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 802b21a:	b2d2      	uxtb	r2, r2
 802b21c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 802b21e:	687b      	ldr	r3, [r7, #4]
 802b220:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 802b222:	b29b      	uxth	r3, r3
 802b224:	3b01      	subs	r3, #1
 802b226:	b29b      	uxth	r3, r3
 802b228:	687a      	ldr	r2, [r7, #4]
 802b22a:	4619      	mov	r1, r3
 802b22c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 802b22e:	2b00      	cmp	r3, #0
 802b230:	d120      	bne.n	802b274 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 802b232:	687b      	ldr	r3, [r7, #4]
 802b234:	681b      	ldr	r3, [r3, #0]
 802b236:	68da      	ldr	r2, [r3, #12]
 802b238:	687b      	ldr	r3, [r7, #4]
 802b23a:	681b      	ldr	r3, [r3, #0]
 802b23c:	f022 0220 	bic.w	r2, r2, #32
 802b240:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 802b242:	687b      	ldr	r3, [r7, #4]
 802b244:	681b      	ldr	r3, [r3, #0]
 802b246:	68da      	ldr	r2, [r3, #12]
 802b248:	687b      	ldr	r3, [r7, #4]
 802b24a:	681b      	ldr	r3, [r3, #0]
 802b24c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 802b250:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 802b252:	687b      	ldr	r3, [r7, #4]
 802b254:	681b      	ldr	r3, [r3, #0]
 802b256:	695a      	ldr	r2, [r3, #20]
 802b258:	687b      	ldr	r3, [r7, #4]
 802b25a:	681b      	ldr	r3, [r3, #0]
 802b25c:	f022 0201 	bic.w	r2, r2, #1
 802b260:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 802b262:	687b      	ldr	r3, [r7, #4]
 802b264:	2220      	movs	r2, #32
 802b266:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 802b26a:	6878      	ldr	r0, [r7, #4]
 802b26c:	f7ff fe8a 	bl	802af84 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 802b270:	2300      	movs	r3, #0
 802b272:	e002      	b.n	802b27a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 802b274:	2300      	movs	r3, #0
 802b276:	e000      	b.n	802b27a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 802b278:	2302      	movs	r3, #2
  }
}
 802b27a:	4618      	mov	r0, r3
 802b27c:	3710      	adds	r7, #16
 802b27e:	46bd      	mov	sp, r7
 802b280:	bd80      	pop	{r7, pc}
	...

0802b284 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 802b284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802b288:	b085      	sub	sp, #20
 802b28a:	af00      	add	r7, sp, #0
 802b28c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 802b28e:	687b      	ldr	r3, [r7, #4]
 802b290:	681b      	ldr	r3, [r3, #0]
 802b292:	691b      	ldr	r3, [r3, #16]
 802b294:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 802b298:	687b      	ldr	r3, [r7, #4]
 802b29a:	68da      	ldr	r2, [r3, #12]
 802b29c:	687b      	ldr	r3, [r7, #4]
 802b29e:	681b      	ldr	r3, [r3, #0]
 802b2a0:	430a      	orrs	r2, r1
 802b2a2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 802b2a4:	687b      	ldr	r3, [r7, #4]
 802b2a6:	689a      	ldr	r2, [r3, #8]
 802b2a8:	687b      	ldr	r3, [r7, #4]
 802b2aa:	691b      	ldr	r3, [r3, #16]
 802b2ac:	431a      	orrs	r2, r3
 802b2ae:	687b      	ldr	r3, [r7, #4]
 802b2b0:	695b      	ldr	r3, [r3, #20]
 802b2b2:	431a      	orrs	r2, r3
 802b2b4:	687b      	ldr	r3, [r7, #4]
 802b2b6:	69db      	ldr	r3, [r3, #28]
 802b2b8:	4313      	orrs	r3, r2
 802b2ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 802b2bc:	687b      	ldr	r3, [r7, #4]
 802b2be:	681b      	ldr	r3, [r3, #0]
 802b2c0:	68db      	ldr	r3, [r3, #12]
 802b2c2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 802b2c6:	f023 030c 	bic.w	r3, r3, #12
 802b2ca:	687a      	ldr	r2, [r7, #4]
 802b2cc:	6812      	ldr	r2, [r2, #0]
 802b2ce:	68f9      	ldr	r1, [r7, #12]
 802b2d0:	430b      	orrs	r3, r1
 802b2d2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 802b2d4:	687b      	ldr	r3, [r7, #4]
 802b2d6:	681b      	ldr	r3, [r3, #0]
 802b2d8:	695b      	ldr	r3, [r3, #20]
 802b2da:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 802b2de:	687b      	ldr	r3, [r7, #4]
 802b2e0:	699a      	ldr	r2, [r3, #24]
 802b2e2:	687b      	ldr	r3, [r7, #4]
 802b2e4:	681b      	ldr	r3, [r3, #0]
 802b2e6:	430a      	orrs	r2, r1
 802b2e8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 802b2ea:	687b      	ldr	r3, [r7, #4]
 802b2ec:	69db      	ldr	r3, [r3, #28]
 802b2ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 802b2f2:	f040 818b 	bne.w	802b60c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 802b2f6:	687b      	ldr	r3, [r7, #4]
 802b2f8:	681b      	ldr	r3, [r3, #0]
 802b2fa:	4ac1      	ldr	r2, [pc, #772]	; (802b600 <UART_SetConfig+0x37c>)
 802b2fc:	4293      	cmp	r3, r2
 802b2fe:	d005      	beq.n	802b30c <UART_SetConfig+0x88>
 802b300:	687b      	ldr	r3, [r7, #4]
 802b302:	681b      	ldr	r3, [r3, #0]
 802b304:	4abf      	ldr	r2, [pc, #764]	; (802b604 <UART_SetConfig+0x380>)
 802b306:	4293      	cmp	r3, r2
 802b308:	f040 80bd 	bne.w	802b486 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 802b30c:	f7fc ff88 	bl	8028220 <HAL_RCC_GetPCLK2Freq>
 802b310:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 802b312:	68bb      	ldr	r3, [r7, #8]
 802b314:	461d      	mov	r5, r3
 802b316:	f04f 0600 	mov.w	r6, #0
 802b31a:	46a8      	mov	r8, r5
 802b31c:	46b1      	mov	r9, r6
 802b31e:	eb18 0308 	adds.w	r3, r8, r8
 802b322:	eb49 0409 	adc.w	r4, r9, r9
 802b326:	4698      	mov	r8, r3
 802b328:	46a1      	mov	r9, r4
 802b32a:	eb18 0805 	adds.w	r8, r8, r5
 802b32e:	eb49 0906 	adc.w	r9, r9, r6
 802b332:	f04f 0100 	mov.w	r1, #0
 802b336:	f04f 0200 	mov.w	r2, #0
 802b33a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 802b33e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 802b342:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 802b346:	4688      	mov	r8, r1
 802b348:	4691      	mov	r9, r2
 802b34a:	eb18 0005 	adds.w	r0, r8, r5
 802b34e:	eb49 0106 	adc.w	r1, r9, r6
 802b352:	687b      	ldr	r3, [r7, #4]
 802b354:	685b      	ldr	r3, [r3, #4]
 802b356:	461d      	mov	r5, r3
 802b358:	f04f 0600 	mov.w	r6, #0
 802b35c:	196b      	adds	r3, r5, r5
 802b35e:	eb46 0406 	adc.w	r4, r6, r6
 802b362:	461a      	mov	r2, r3
 802b364:	4623      	mov	r3, r4
 802b366:	f7f5 fc1f 	bl	8020ba8 <__aeabi_uldivmod>
 802b36a:	4603      	mov	r3, r0
 802b36c:	460c      	mov	r4, r1
 802b36e:	461a      	mov	r2, r3
 802b370:	4ba5      	ldr	r3, [pc, #660]	; (802b608 <UART_SetConfig+0x384>)
 802b372:	fba3 2302 	umull	r2, r3, r3, r2
 802b376:	095b      	lsrs	r3, r3, #5
 802b378:	ea4f 1803 	mov.w	r8, r3, lsl #4
 802b37c:	68bb      	ldr	r3, [r7, #8]
 802b37e:	461d      	mov	r5, r3
 802b380:	f04f 0600 	mov.w	r6, #0
 802b384:	46a9      	mov	r9, r5
 802b386:	46b2      	mov	sl, r6
 802b388:	eb19 0309 	adds.w	r3, r9, r9
 802b38c:	eb4a 040a 	adc.w	r4, sl, sl
 802b390:	4699      	mov	r9, r3
 802b392:	46a2      	mov	sl, r4
 802b394:	eb19 0905 	adds.w	r9, r9, r5
 802b398:	eb4a 0a06 	adc.w	sl, sl, r6
 802b39c:	f04f 0100 	mov.w	r1, #0
 802b3a0:	f04f 0200 	mov.w	r2, #0
 802b3a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 802b3a8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 802b3ac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 802b3b0:	4689      	mov	r9, r1
 802b3b2:	4692      	mov	sl, r2
 802b3b4:	eb19 0005 	adds.w	r0, r9, r5
 802b3b8:	eb4a 0106 	adc.w	r1, sl, r6
 802b3bc:	687b      	ldr	r3, [r7, #4]
 802b3be:	685b      	ldr	r3, [r3, #4]
 802b3c0:	461d      	mov	r5, r3
 802b3c2:	f04f 0600 	mov.w	r6, #0
 802b3c6:	196b      	adds	r3, r5, r5
 802b3c8:	eb46 0406 	adc.w	r4, r6, r6
 802b3cc:	461a      	mov	r2, r3
 802b3ce:	4623      	mov	r3, r4
 802b3d0:	f7f5 fbea 	bl	8020ba8 <__aeabi_uldivmod>
 802b3d4:	4603      	mov	r3, r0
 802b3d6:	460c      	mov	r4, r1
 802b3d8:	461a      	mov	r2, r3
 802b3da:	4b8b      	ldr	r3, [pc, #556]	; (802b608 <UART_SetConfig+0x384>)
 802b3dc:	fba3 1302 	umull	r1, r3, r3, r2
 802b3e0:	095b      	lsrs	r3, r3, #5
 802b3e2:	2164      	movs	r1, #100	; 0x64
 802b3e4:	fb01 f303 	mul.w	r3, r1, r3
 802b3e8:	1ad3      	subs	r3, r2, r3
 802b3ea:	00db      	lsls	r3, r3, #3
 802b3ec:	3332      	adds	r3, #50	; 0x32
 802b3ee:	4a86      	ldr	r2, [pc, #536]	; (802b608 <UART_SetConfig+0x384>)
 802b3f0:	fba2 2303 	umull	r2, r3, r2, r3
 802b3f4:	095b      	lsrs	r3, r3, #5
 802b3f6:	005b      	lsls	r3, r3, #1
 802b3f8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 802b3fc:	4498      	add	r8, r3
 802b3fe:	68bb      	ldr	r3, [r7, #8]
 802b400:	461d      	mov	r5, r3
 802b402:	f04f 0600 	mov.w	r6, #0
 802b406:	46a9      	mov	r9, r5
 802b408:	46b2      	mov	sl, r6
 802b40a:	eb19 0309 	adds.w	r3, r9, r9
 802b40e:	eb4a 040a 	adc.w	r4, sl, sl
 802b412:	4699      	mov	r9, r3
 802b414:	46a2      	mov	sl, r4
 802b416:	eb19 0905 	adds.w	r9, r9, r5
 802b41a:	eb4a 0a06 	adc.w	sl, sl, r6
 802b41e:	f04f 0100 	mov.w	r1, #0
 802b422:	f04f 0200 	mov.w	r2, #0
 802b426:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 802b42a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 802b42e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 802b432:	4689      	mov	r9, r1
 802b434:	4692      	mov	sl, r2
 802b436:	eb19 0005 	adds.w	r0, r9, r5
 802b43a:	eb4a 0106 	adc.w	r1, sl, r6
 802b43e:	687b      	ldr	r3, [r7, #4]
 802b440:	685b      	ldr	r3, [r3, #4]
 802b442:	461d      	mov	r5, r3
 802b444:	f04f 0600 	mov.w	r6, #0
 802b448:	196b      	adds	r3, r5, r5
 802b44a:	eb46 0406 	adc.w	r4, r6, r6
 802b44e:	461a      	mov	r2, r3
 802b450:	4623      	mov	r3, r4
 802b452:	f7f5 fba9 	bl	8020ba8 <__aeabi_uldivmod>
 802b456:	4603      	mov	r3, r0
 802b458:	460c      	mov	r4, r1
 802b45a:	461a      	mov	r2, r3
 802b45c:	4b6a      	ldr	r3, [pc, #424]	; (802b608 <UART_SetConfig+0x384>)
 802b45e:	fba3 1302 	umull	r1, r3, r3, r2
 802b462:	095b      	lsrs	r3, r3, #5
 802b464:	2164      	movs	r1, #100	; 0x64
 802b466:	fb01 f303 	mul.w	r3, r1, r3
 802b46a:	1ad3      	subs	r3, r2, r3
 802b46c:	00db      	lsls	r3, r3, #3
 802b46e:	3332      	adds	r3, #50	; 0x32
 802b470:	4a65      	ldr	r2, [pc, #404]	; (802b608 <UART_SetConfig+0x384>)
 802b472:	fba2 2303 	umull	r2, r3, r2, r3
 802b476:	095b      	lsrs	r3, r3, #5
 802b478:	f003 0207 	and.w	r2, r3, #7
 802b47c:	687b      	ldr	r3, [r7, #4]
 802b47e:	681b      	ldr	r3, [r3, #0]
 802b480:	4442      	add	r2, r8
 802b482:	609a      	str	r2, [r3, #8]
 802b484:	e26f      	b.n	802b966 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 802b486:	f7fc feb7 	bl	80281f8 <HAL_RCC_GetPCLK1Freq>
 802b48a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 802b48c:	68bb      	ldr	r3, [r7, #8]
 802b48e:	461d      	mov	r5, r3
 802b490:	f04f 0600 	mov.w	r6, #0
 802b494:	46a8      	mov	r8, r5
 802b496:	46b1      	mov	r9, r6
 802b498:	eb18 0308 	adds.w	r3, r8, r8
 802b49c:	eb49 0409 	adc.w	r4, r9, r9
 802b4a0:	4698      	mov	r8, r3
 802b4a2:	46a1      	mov	r9, r4
 802b4a4:	eb18 0805 	adds.w	r8, r8, r5
 802b4a8:	eb49 0906 	adc.w	r9, r9, r6
 802b4ac:	f04f 0100 	mov.w	r1, #0
 802b4b0:	f04f 0200 	mov.w	r2, #0
 802b4b4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 802b4b8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 802b4bc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 802b4c0:	4688      	mov	r8, r1
 802b4c2:	4691      	mov	r9, r2
 802b4c4:	eb18 0005 	adds.w	r0, r8, r5
 802b4c8:	eb49 0106 	adc.w	r1, r9, r6
 802b4cc:	687b      	ldr	r3, [r7, #4]
 802b4ce:	685b      	ldr	r3, [r3, #4]
 802b4d0:	461d      	mov	r5, r3
 802b4d2:	f04f 0600 	mov.w	r6, #0
 802b4d6:	196b      	adds	r3, r5, r5
 802b4d8:	eb46 0406 	adc.w	r4, r6, r6
 802b4dc:	461a      	mov	r2, r3
 802b4de:	4623      	mov	r3, r4
 802b4e0:	f7f5 fb62 	bl	8020ba8 <__aeabi_uldivmod>
 802b4e4:	4603      	mov	r3, r0
 802b4e6:	460c      	mov	r4, r1
 802b4e8:	461a      	mov	r2, r3
 802b4ea:	4b47      	ldr	r3, [pc, #284]	; (802b608 <UART_SetConfig+0x384>)
 802b4ec:	fba3 2302 	umull	r2, r3, r3, r2
 802b4f0:	095b      	lsrs	r3, r3, #5
 802b4f2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 802b4f6:	68bb      	ldr	r3, [r7, #8]
 802b4f8:	461d      	mov	r5, r3
 802b4fa:	f04f 0600 	mov.w	r6, #0
 802b4fe:	46a9      	mov	r9, r5
 802b500:	46b2      	mov	sl, r6
 802b502:	eb19 0309 	adds.w	r3, r9, r9
 802b506:	eb4a 040a 	adc.w	r4, sl, sl
 802b50a:	4699      	mov	r9, r3
 802b50c:	46a2      	mov	sl, r4
 802b50e:	eb19 0905 	adds.w	r9, r9, r5
 802b512:	eb4a 0a06 	adc.w	sl, sl, r6
 802b516:	f04f 0100 	mov.w	r1, #0
 802b51a:	f04f 0200 	mov.w	r2, #0
 802b51e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 802b522:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 802b526:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 802b52a:	4689      	mov	r9, r1
 802b52c:	4692      	mov	sl, r2
 802b52e:	eb19 0005 	adds.w	r0, r9, r5
 802b532:	eb4a 0106 	adc.w	r1, sl, r6
 802b536:	687b      	ldr	r3, [r7, #4]
 802b538:	685b      	ldr	r3, [r3, #4]
 802b53a:	461d      	mov	r5, r3
 802b53c:	f04f 0600 	mov.w	r6, #0
 802b540:	196b      	adds	r3, r5, r5
 802b542:	eb46 0406 	adc.w	r4, r6, r6
 802b546:	461a      	mov	r2, r3
 802b548:	4623      	mov	r3, r4
 802b54a:	f7f5 fb2d 	bl	8020ba8 <__aeabi_uldivmod>
 802b54e:	4603      	mov	r3, r0
 802b550:	460c      	mov	r4, r1
 802b552:	461a      	mov	r2, r3
 802b554:	4b2c      	ldr	r3, [pc, #176]	; (802b608 <UART_SetConfig+0x384>)
 802b556:	fba3 1302 	umull	r1, r3, r3, r2
 802b55a:	095b      	lsrs	r3, r3, #5
 802b55c:	2164      	movs	r1, #100	; 0x64
 802b55e:	fb01 f303 	mul.w	r3, r1, r3
 802b562:	1ad3      	subs	r3, r2, r3
 802b564:	00db      	lsls	r3, r3, #3
 802b566:	3332      	adds	r3, #50	; 0x32
 802b568:	4a27      	ldr	r2, [pc, #156]	; (802b608 <UART_SetConfig+0x384>)
 802b56a:	fba2 2303 	umull	r2, r3, r2, r3
 802b56e:	095b      	lsrs	r3, r3, #5
 802b570:	005b      	lsls	r3, r3, #1
 802b572:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 802b576:	4498      	add	r8, r3
 802b578:	68bb      	ldr	r3, [r7, #8]
 802b57a:	461d      	mov	r5, r3
 802b57c:	f04f 0600 	mov.w	r6, #0
 802b580:	46a9      	mov	r9, r5
 802b582:	46b2      	mov	sl, r6
 802b584:	eb19 0309 	adds.w	r3, r9, r9
 802b588:	eb4a 040a 	adc.w	r4, sl, sl
 802b58c:	4699      	mov	r9, r3
 802b58e:	46a2      	mov	sl, r4
 802b590:	eb19 0905 	adds.w	r9, r9, r5
 802b594:	eb4a 0a06 	adc.w	sl, sl, r6
 802b598:	f04f 0100 	mov.w	r1, #0
 802b59c:	f04f 0200 	mov.w	r2, #0
 802b5a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 802b5a4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 802b5a8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 802b5ac:	4689      	mov	r9, r1
 802b5ae:	4692      	mov	sl, r2
 802b5b0:	eb19 0005 	adds.w	r0, r9, r5
 802b5b4:	eb4a 0106 	adc.w	r1, sl, r6
 802b5b8:	687b      	ldr	r3, [r7, #4]
 802b5ba:	685b      	ldr	r3, [r3, #4]
 802b5bc:	461d      	mov	r5, r3
 802b5be:	f04f 0600 	mov.w	r6, #0
 802b5c2:	196b      	adds	r3, r5, r5
 802b5c4:	eb46 0406 	adc.w	r4, r6, r6
 802b5c8:	461a      	mov	r2, r3
 802b5ca:	4623      	mov	r3, r4
 802b5cc:	f7f5 faec 	bl	8020ba8 <__aeabi_uldivmod>
 802b5d0:	4603      	mov	r3, r0
 802b5d2:	460c      	mov	r4, r1
 802b5d4:	461a      	mov	r2, r3
 802b5d6:	4b0c      	ldr	r3, [pc, #48]	; (802b608 <UART_SetConfig+0x384>)
 802b5d8:	fba3 1302 	umull	r1, r3, r3, r2
 802b5dc:	095b      	lsrs	r3, r3, #5
 802b5de:	2164      	movs	r1, #100	; 0x64
 802b5e0:	fb01 f303 	mul.w	r3, r1, r3
 802b5e4:	1ad3      	subs	r3, r2, r3
 802b5e6:	00db      	lsls	r3, r3, #3
 802b5e8:	3332      	adds	r3, #50	; 0x32
 802b5ea:	4a07      	ldr	r2, [pc, #28]	; (802b608 <UART_SetConfig+0x384>)
 802b5ec:	fba2 2303 	umull	r2, r3, r2, r3
 802b5f0:	095b      	lsrs	r3, r3, #5
 802b5f2:	f003 0207 	and.w	r2, r3, #7
 802b5f6:	687b      	ldr	r3, [r7, #4]
 802b5f8:	681b      	ldr	r3, [r3, #0]
 802b5fa:	4442      	add	r2, r8
 802b5fc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 802b5fe:	e1b2      	b.n	802b966 <UART_SetConfig+0x6e2>
 802b600:	40011000 	.word	0x40011000
 802b604:	40011400 	.word	0x40011400
 802b608:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 802b60c:	687b      	ldr	r3, [r7, #4]
 802b60e:	681b      	ldr	r3, [r3, #0]
 802b610:	4ad7      	ldr	r2, [pc, #860]	; (802b970 <UART_SetConfig+0x6ec>)
 802b612:	4293      	cmp	r3, r2
 802b614:	d005      	beq.n	802b622 <UART_SetConfig+0x39e>
 802b616:	687b      	ldr	r3, [r7, #4]
 802b618:	681b      	ldr	r3, [r3, #0]
 802b61a:	4ad6      	ldr	r2, [pc, #856]	; (802b974 <UART_SetConfig+0x6f0>)
 802b61c:	4293      	cmp	r3, r2
 802b61e:	f040 80d1 	bne.w	802b7c4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 802b622:	f7fc fdfd 	bl	8028220 <HAL_RCC_GetPCLK2Freq>
 802b626:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 802b628:	68bb      	ldr	r3, [r7, #8]
 802b62a:	469a      	mov	sl, r3
 802b62c:	f04f 0b00 	mov.w	fp, #0
 802b630:	46d0      	mov	r8, sl
 802b632:	46d9      	mov	r9, fp
 802b634:	eb18 0308 	adds.w	r3, r8, r8
 802b638:	eb49 0409 	adc.w	r4, r9, r9
 802b63c:	4698      	mov	r8, r3
 802b63e:	46a1      	mov	r9, r4
 802b640:	eb18 080a 	adds.w	r8, r8, sl
 802b644:	eb49 090b 	adc.w	r9, r9, fp
 802b648:	f04f 0100 	mov.w	r1, #0
 802b64c:	f04f 0200 	mov.w	r2, #0
 802b650:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 802b654:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 802b658:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 802b65c:	4688      	mov	r8, r1
 802b65e:	4691      	mov	r9, r2
 802b660:	eb1a 0508 	adds.w	r5, sl, r8
 802b664:	eb4b 0609 	adc.w	r6, fp, r9
 802b668:	687b      	ldr	r3, [r7, #4]
 802b66a:	685b      	ldr	r3, [r3, #4]
 802b66c:	4619      	mov	r1, r3
 802b66e:	f04f 0200 	mov.w	r2, #0
 802b672:	f04f 0300 	mov.w	r3, #0
 802b676:	f04f 0400 	mov.w	r4, #0
 802b67a:	0094      	lsls	r4, r2, #2
 802b67c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 802b680:	008b      	lsls	r3, r1, #2
 802b682:	461a      	mov	r2, r3
 802b684:	4623      	mov	r3, r4
 802b686:	4628      	mov	r0, r5
 802b688:	4631      	mov	r1, r6
 802b68a:	f7f5 fa8d 	bl	8020ba8 <__aeabi_uldivmod>
 802b68e:	4603      	mov	r3, r0
 802b690:	460c      	mov	r4, r1
 802b692:	461a      	mov	r2, r3
 802b694:	4bb8      	ldr	r3, [pc, #736]	; (802b978 <UART_SetConfig+0x6f4>)
 802b696:	fba3 2302 	umull	r2, r3, r3, r2
 802b69a:	095b      	lsrs	r3, r3, #5
 802b69c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 802b6a0:	68bb      	ldr	r3, [r7, #8]
 802b6a2:	469b      	mov	fp, r3
 802b6a4:	f04f 0c00 	mov.w	ip, #0
 802b6a8:	46d9      	mov	r9, fp
 802b6aa:	46e2      	mov	sl, ip
 802b6ac:	eb19 0309 	adds.w	r3, r9, r9
 802b6b0:	eb4a 040a 	adc.w	r4, sl, sl
 802b6b4:	4699      	mov	r9, r3
 802b6b6:	46a2      	mov	sl, r4
 802b6b8:	eb19 090b 	adds.w	r9, r9, fp
 802b6bc:	eb4a 0a0c 	adc.w	sl, sl, ip
 802b6c0:	f04f 0100 	mov.w	r1, #0
 802b6c4:	f04f 0200 	mov.w	r2, #0
 802b6c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 802b6cc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 802b6d0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 802b6d4:	4689      	mov	r9, r1
 802b6d6:	4692      	mov	sl, r2
 802b6d8:	eb1b 0509 	adds.w	r5, fp, r9
 802b6dc:	eb4c 060a 	adc.w	r6, ip, sl
 802b6e0:	687b      	ldr	r3, [r7, #4]
 802b6e2:	685b      	ldr	r3, [r3, #4]
 802b6e4:	4619      	mov	r1, r3
 802b6e6:	f04f 0200 	mov.w	r2, #0
 802b6ea:	f04f 0300 	mov.w	r3, #0
 802b6ee:	f04f 0400 	mov.w	r4, #0
 802b6f2:	0094      	lsls	r4, r2, #2
 802b6f4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 802b6f8:	008b      	lsls	r3, r1, #2
 802b6fa:	461a      	mov	r2, r3
 802b6fc:	4623      	mov	r3, r4
 802b6fe:	4628      	mov	r0, r5
 802b700:	4631      	mov	r1, r6
 802b702:	f7f5 fa51 	bl	8020ba8 <__aeabi_uldivmod>
 802b706:	4603      	mov	r3, r0
 802b708:	460c      	mov	r4, r1
 802b70a:	461a      	mov	r2, r3
 802b70c:	4b9a      	ldr	r3, [pc, #616]	; (802b978 <UART_SetConfig+0x6f4>)
 802b70e:	fba3 1302 	umull	r1, r3, r3, r2
 802b712:	095b      	lsrs	r3, r3, #5
 802b714:	2164      	movs	r1, #100	; 0x64
 802b716:	fb01 f303 	mul.w	r3, r1, r3
 802b71a:	1ad3      	subs	r3, r2, r3
 802b71c:	011b      	lsls	r3, r3, #4
 802b71e:	3332      	adds	r3, #50	; 0x32
 802b720:	4a95      	ldr	r2, [pc, #596]	; (802b978 <UART_SetConfig+0x6f4>)
 802b722:	fba2 2303 	umull	r2, r3, r2, r3
 802b726:	095b      	lsrs	r3, r3, #5
 802b728:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 802b72c:	4498      	add	r8, r3
 802b72e:	68bb      	ldr	r3, [r7, #8]
 802b730:	469b      	mov	fp, r3
 802b732:	f04f 0c00 	mov.w	ip, #0
 802b736:	46d9      	mov	r9, fp
 802b738:	46e2      	mov	sl, ip
 802b73a:	eb19 0309 	adds.w	r3, r9, r9
 802b73e:	eb4a 040a 	adc.w	r4, sl, sl
 802b742:	4699      	mov	r9, r3
 802b744:	46a2      	mov	sl, r4
 802b746:	eb19 090b 	adds.w	r9, r9, fp
 802b74a:	eb4a 0a0c 	adc.w	sl, sl, ip
 802b74e:	f04f 0100 	mov.w	r1, #0
 802b752:	f04f 0200 	mov.w	r2, #0
 802b756:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 802b75a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 802b75e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 802b762:	4689      	mov	r9, r1
 802b764:	4692      	mov	sl, r2
 802b766:	eb1b 0509 	adds.w	r5, fp, r9
 802b76a:	eb4c 060a 	adc.w	r6, ip, sl
 802b76e:	687b      	ldr	r3, [r7, #4]
 802b770:	685b      	ldr	r3, [r3, #4]
 802b772:	4619      	mov	r1, r3
 802b774:	f04f 0200 	mov.w	r2, #0
 802b778:	f04f 0300 	mov.w	r3, #0
 802b77c:	f04f 0400 	mov.w	r4, #0
 802b780:	0094      	lsls	r4, r2, #2
 802b782:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 802b786:	008b      	lsls	r3, r1, #2
 802b788:	461a      	mov	r2, r3
 802b78a:	4623      	mov	r3, r4
 802b78c:	4628      	mov	r0, r5
 802b78e:	4631      	mov	r1, r6
 802b790:	f7f5 fa0a 	bl	8020ba8 <__aeabi_uldivmod>
 802b794:	4603      	mov	r3, r0
 802b796:	460c      	mov	r4, r1
 802b798:	461a      	mov	r2, r3
 802b79a:	4b77      	ldr	r3, [pc, #476]	; (802b978 <UART_SetConfig+0x6f4>)
 802b79c:	fba3 1302 	umull	r1, r3, r3, r2
 802b7a0:	095b      	lsrs	r3, r3, #5
 802b7a2:	2164      	movs	r1, #100	; 0x64
 802b7a4:	fb01 f303 	mul.w	r3, r1, r3
 802b7a8:	1ad3      	subs	r3, r2, r3
 802b7aa:	011b      	lsls	r3, r3, #4
 802b7ac:	3332      	adds	r3, #50	; 0x32
 802b7ae:	4a72      	ldr	r2, [pc, #456]	; (802b978 <UART_SetConfig+0x6f4>)
 802b7b0:	fba2 2303 	umull	r2, r3, r2, r3
 802b7b4:	095b      	lsrs	r3, r3, #5
 802b7b6:	f003 020f 	and.w	r2, r3, #15
 802b7ba:	687b      	ldr	r3, [r7, #4]
 802b7bc:	681b      	ldr	r3, [r3, #0]
 802b7be:	4442      	add	r2, r8
 802b7c0:	609a      	str	r2, [r3, #8]
 802b7c2:	e0d0      	b.n	802b966 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 802b7c4:	f7fc fd18 	bl	80281f8 <HAL_RCC_GetPCLK1Freq>
 802b7c8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 802b7ca:	68bb      	ldr	r3, [r7, #8]
 802b7cc:	469a      	mov	sl, r3
 802b7ce:	f04f 0b00 	mov.w	fp, #0
 802b7d2:	46d0      	mov	r8, sl
 802b7d4:	46d9      	mov	r9, fp
 802b7d6:	eb18 0308 	adds.w	r3, r8, r8
 802b7da:	eb49 0409 	adc.w	r4, r9, r9
 802b7de:	4698      	mov	r8, r3
 802b7e0:	46a1      	mov	r9, r4
 802b7e2:	eb18 080a 	adds.w	r8, r8, sl
 802b7e6:	eb49 090b 	adc.w	r9, r9, fp
 802b7ea:	f04f 0100 	mov.w	r1, #0
 802b7ee:	f04f 0200 	mov.w	r2, #0
 802b7f2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 802b7f6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 802b7fa:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 802b7fe:	4688      	mov	r8, r1
 802b800:	4691      	mov	r9, r2
 802b802:	eb1a 0508 	adds.w	r5, sl, r8
 802b806:	eb4b 0609 	adc.w	r6, fp, r9
 802b80a:	687b      	ldr	r3, [r7, #4]
 802b80c:	685b      	ldr	r3, [r3, #4]
 802b80e:	4619      	mov	r1, r3
 802b810:	f04f 0200 	mov.w	r2, #0
 802b814:	f04f 0300 	mov.w	r3, #0
 802b818:	f04f 0400 	mov.w	r4, #0
 802b81c:	0094      	lsls	r4, r2, #2
 802b81e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 802b822:	008b      	lsls	r3, r1, #2
 802b824:	461a      	mov	r2, r3
 802b826:	4623      	mov	r3, r4
 802b828:	4628      	mov	r0, r5
 802b82a:	4631      	mov	r1, r6
 802b82c:	f7f5 f9bc 	bl	8020ba8 <__aeabi_uldivmod>
 802b830:	4603      	mov	r3, r0
 802b832:	460c      	mov	r4, r1
 802b834:	461a      	mov	r2, r3
 802b836:	4b50      	ldr	r3, [pc, #320]	; (802b978 <UART_SetConfig+0x6f4>)
 802b838:	fba3 2302 	umull	r2, r3, r3, r2
 802b83c:	095b      	lsrs	r3, r3, #5
 802b83e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 802b842:	68bb      	ldr	r3, [r7, #8]
 802b844:	469b      	mov	fp, r3
 802b846:	f04f 0c00 	mov.w	ip, #0
 802b84a:	46d9      	mov	r9, fp
 802b84c:	46e2      	mov	sl, ip
 802b84e:	eb19 0309 	adds.w	r3, r9, r9
 802b852:	eb4a 040a 	adc.w	r4, sl, sl
 802b856:	4699      	mov	r9, r3
 802b858:	46a2      	mov	sl, r4
 802b85a:	eb19 090b 	adds.w	r9, r9, fp
 802b85e:	eb4a 0a0c 	adc.w	sl, sl, ip
 802b862:	f04f 0100 	mov.w	r1, #0
 802b866:	f04f 0200 	mov.w	r2, #0
 802b86a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 802b86e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 802b872:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 802b876:	4689      	mov	r9, r1
 802b878:	4692      	mov	sl, r2
 802b87a:	eb1b 0509 	adds.w	r5, fp, r9
 802b87e:	eb4c 060a 	adc.w	r6, ip, sl
 802b882:	687b      	ldr	r3, [r7, #4]
 802b884:	685b      	ldr	r3, [r3, #4]
 802b886:	4619      	mov	r1, r3
 802b888:	f04f 0200 	mov.w	r2, #0
 802b88c:	f04f 0300 	mov.w	r3, #0
 802b890:	f04f 0400 	mov.w	r4, #0
 802b894:	0094      	lsls	r4, r2, #2
 802b896:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 802b89a:	008b      	lsls	r3, r1, #2
 802b89c:	461a      	mov	r2, r3
 802b89e:	4623      	mov	r3, r4
 802b8a0:	4628      	mov	r0, r5
 802b8a2:	4631      	mov	r1, r6
 802b8a4:	f7f5 f980 	bl	8020ba8 <__aeabi_uldivmod>
 802b8a8:	4603      	mov	r3, r0
 802b8aa:	460c      	mov	r4, r1
 802b8ac:	461a      	mov	r2, r3
 802b8ae:	4b32      	ldr	r3, [pc, #200]	; (802b978 <UART_SetConfig+0x6f4>)
 802b8b0:	fba3 1302 	umull	r1, r3, r3, r2
 802b8b4:	095b      	lsrs	r3, r3, #5
 802b8b6:	2164      	movs	r1, #100	; 0x64
 802b8b8:	fb01 f303 	mul.w	r3, r1, r3
 802b8bc:	1ad3      	subs	r3, r2, r3
 802b8be:	011b      	lsls	r3, r3, #4
 802b8c0:	3332      	adds	r3, #50	; 0x32
 802b8c2:	4a2d      	ldr	r2, [pc, #180]	; (802b978 <UART_SetConfig+0x6f4>)
 802b8c4:	fba2 2303 	umull	r2, r3, r2, r3
 802b8c8:	095b      	lsrs	r3, r3, #5
 802b8ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 802b8ce:	4498      	add	r8, r3
 802b8d0:	68bb      	ldr	r3, [r7, #8]
 802b8d2:	469b      	mov	fp, r3
 802b8d4:	f04f 0c00 	mov.w	ip, #0
 802b8d8:	46d9      	mov	r9, fp
 802b8da:	46e2      	mov	sl, ip
 802b8dc:	eb19 0309 	adds.w	r3, r9, r9
 802b8e0:	eb4a 040a 	adc.w	r4, sl, sl
 802b8e4:	4699      	mov	r9, r3
 802b8e6:	46a2      	mov	sl, r4
 802b8e8:	eb19 090b 	adds.w	r9, r9, fp
 802b8ec:	eb4a 0a0c 	adc.w	sl, sl, ip
 802b8f0:	f04f 0100 	mov.w	r1, #0
 802b8f4:	f04f 0200 	mov.w	r2, #0
 802b8f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 802b8fc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 802b900:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 802b904:	4689      	mov	r9, r1
 802b906:	4692      	mov	sl, r2
 802b908:	eb1b 0509 	adds.w	r5, fp, r9
 802b90c:	eb4c 060a 	adc.w	r6, ip, sl
 802b910:	687b      	ldr	r3, [r7, #4]
 802b912:	685b      	ldr	r3, [r3, #4]
 802b914:	4619      	mov	r1, r3
 802b916:	f04f 0200 	mov.w	r2, #0
 802b91a:	f04f 0300 	mov.w	r3, #0
 802b91e:	f04f 0400 	mov.w	r4, #0
 802b922:	0094      	lsls	r4, r2, #2
 802b924:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 802b928:	008b      	lsls	r3, r1, #2
 802b92a:	461a      	mov	r2, r3
 802b92c:	4623      	mov	r3, r4
 802b92e:	4628      	mov	r0, r5
 802b930:	4631      	mov	r1, r6
 802b932:	f7f5 f939 	bl	8020ba8 <__aeabi_uldivmod>
 802b936:	4603      	mov	r3, r0
 802b938:	460c      	mov	r4, r1
 802b93a:	461a      	mov	r2, r3
 802b93c:	4b0e      	ldr	r3, [pc, #56]	; (802b978 <UART_SetConfig+0x6f4>)
 802b93e:	fba3 1302 	umull	r1, r3, r3, r2
 802b942:	095b      	lsrs	r3, r3, #5
 802b944:	2164      	movs	r1, #100	; 0x64
 802b946:	fb01 f303 	mul.w	r3, r1, r3
 802b94a:	1ad3      	subs	r3, r2, r3
 802b94c:	011b      	lsls	r3, r3, #4
 802b94e:	3332      	adds	r3, #50	; 0x32
 802b950:	4a09      	ldr	r2, [pc, #36]	; (802b978 <UART_SetConfig+0x6f4>)
 802b952:	fba2 2303 	umull	r2, r3, r2, r3
 802b956:	095b      	lsrs	r3, r3, #5
 802b958:	f003 020f 	and.w	r2, r3, #15
 802b95c:	687b      	ldr	r3, [r7, #4]
 802b95e:	681b      	ldr	r3, [r3, #0]
 802b960:	4442      	add	r2, r8
 802b962:	609a      	str	r2, [r3, #8]
}
 802b964:	e7ff      	b.n	802b966 <UART_SetConfig+0x6e2>
 802b966:	bf00      	nop
 802b968:	3714      	adds	r7, #20
 802b96a:	46bd      	mov	sp, r7
 802b96c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802b970:	40011000 	.word	0x40011000
 802b974:	40011400 	.word	0x40011400
 802b978:	51eb851f 	.word	0x51eb851f

0802b97c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 802b97c:	b084      	sub	sp, #16
 802b97e:	b480      	push	{r7}
 802b980:	b085      	sub	sp, #20
 802b982:	af00      	add	r7, sp, #0
 802b984:	6078      	str	r0, [r7, #4]
 802b986:	f107 001c 	add.w	r0, r7, #28
 802b98a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 802b98e:	2300      	movs	r3, #0
 802b990:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 802b992:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 802b994:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 802b996:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 802b998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 802b99a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 802b99c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 802b99e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 802b9a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 802b9a2:	431a      	orrs	r2, r3
             Init.ClockDiv
 802b9a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 802b9a6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 802b9a8:	68fa      	ldr	r2, [r7, #12]
 802b9aa:	4313      	orrs	r3, r2
 802b9ac:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 802b9ae:	687b      	ldr	r3, [r7, #4]
 802b9b0:	685b      	ldr	r3, [r3, #4]
 802b9b2:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 802b9b6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 802b9ba:	68fa      	ldr	r2, [r7, #12]
 802b9bc:	431a      	orrs	r2, r3
 802b9be:	687b      	ldr	r3, [r7, #4]
 802b9c0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 802b9c2:	2300      	movs	r3, #0
}
 802b9c4:	4618      	mov	r0, r3
 802b9c6:	3714      	adds	r7, #20
 802b9c8:	46bd      	mov	sp, r7
 802b9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b9ce:	b004      	add	sp, #16
 802b9d0:	4770      	bx	lr

0802b9d2 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 802b9d2:	b480      	push	{r7}
 802b9d4:	b083      	sub	sp, #12
 802b9d6:	af00      	add	r7, sp, #0
 802b9d8:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 802b9da:	687b      	ldr	r3, [r7, #4]
 802b9dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 802b9e0:	4618      	mov	r0, r3
 802b9e2:	370c      	adds	r7, #12
 802b9e4:	46bd      	mov	sp, r7
 802b9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b9ea:	4770      	bx	lr

0802b9ec <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 802b9ec:	b480      	push	{r7}
 802b9ee:	b083      	sub	sp, #12
 802b9f0:	af00      	add	r7, sp, #0
 802b9f2:	6078      	str	r0, [r7, #4]
 802b9f4:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 802b9f6:	683b      	ldr	r3, [r7, #0]
 802b9f8:	681a      	ldr	r2, [r3, #0]
 802b9fa:	687b      	ldr	r3, [r7, #4]
 802b9fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 802ba00:	2300      	movs	r3, #0
}
 802ba02:	4618      	mov	r0, r3
 802ba04:	370c      	adds	r7, #12
 802ba06:	46bd      	mov	sp, r7
 802ba08:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ba0c:	4770      	bx	lr

0802ba0e <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 802ba0e:	b580      	push	{r7, lr}
 802ba10:	b082      	sub	sp, #8
 802ba12:	af00      	add	r7, sp, #0
 802ba14:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 802ba16:	687b      	ldr	r3, [r7, #4]
 802ba18:	2203      	movs	r2, #3
 802ba1a:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 802ba1c:	2002      	movs	r0, #2
 802ba1e:	f7f7 fcfd 	bl	802341c <HAL_Delay>
  
  return HAL_OK;
 802ba22:	2300      	movs	r3, #0
}
 802ba24:	4618      	mov	r0, r3
 802ba26:	3708      	adds	r7, #8
 802ba28:	46bd      	mov	sp, r7
 802ba2a:	bd80      	pop	{r7, pc}

0802ba2c <SDIO_PowerState_OFF>:
  * @brief  Set SDMMC Power state to OFF. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_OFF(SDIO_TypeDef *SDIOx)
{
 802ba2c:	b480      	push	{r7}
 802ba2e:	b083      	sub	sp, #12
 802ba30:	af00      	add	r7, sp, #0
 802ba32:	6078      	str	r0, [r7, #4]
  /* Set power state to OFF */
  SDIOx->POWER = (uint32_t)0x00000000;
 802ba34:	687b      	ldr	r3, [r7, #4]
 802ba36:	2200      	movs	r2, #0
 802ba38:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;
 802ba3a:	2300      	movs	r3, #0
}
 802ba3c:	4618      	mov	r0, r3
 802ba3e:	370c      	adds	r7, #12
 802ba40:	46bd      	mov	sp, r7
 802ba42:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ba46:	4770      	bx	lr

0802ba48 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 802ba48:	b480      	push	{r7}
 802ba4a:	b083      	sub	sp, #12
 802ba4c:	af00      	add	r7, sp, #0
 802ba4e:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 802ba50:	687b      	ldr	r3, [r7, #4]
 802ba52:	681b      	ldr	r3, [r3, #0]
 802ba54:	f003 0303 	and.w	r3, r3, #3
}
 802ba58:	4618      	mov	r0, r3
 802ba5a:	370c      	adds	r7, #12
 802ba5c:	46bd      	mov	sp, r7
 802ba5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ba62:	4770      	bx	lr

0802ba64 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 802ba64:	b480      	push	{r7}
 802ba66:	b085      	sub	sp, #20
 802ba68:	af00      	add	r7, sp, #0
 802ba6a:	6078      	str	r0, [r7, #4]
 802ba6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 802ba6e:	2300      	movs	r3, #0
 802ba70:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 802ba72:	683b      	ldr	r3, [r7, #0]
 802ba74:	681a      	ldr	r2, [r3, #0]
 802ba76:	687b      	ldr	r3, [r7, #4]
 802ba78:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 802ba7a:	683b      	ldr	r3, [r7, #0]
 802ba7c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 802ba7e:	683b      	ldr	r3, [r7, #0]
 802ba80:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 802ba82:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 802ba84:	683b      	ldr	r3, [r7, #0]
 802ba86:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 802ba88:	431a      	orrs	r2, r3
                       Command->CPSM);
 802ba8a:	683b      	ldr	r3, [r7, #0]
 802ba8c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 802ba8e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 802ba90:	68fa      	ldr	r2, [r7, #12]
 802ba92:	4313      	orrs	r3, r2
 802ba94:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 802ba96:	687b      	ldr	r3, [r7, #4]
 802ba98:	68db      	ldr	r3, [r3, #12]
 802ba9a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 802ba9e:	f023 030f 	bic.w	r3, r3, #15
 802baa2:	68fa      	ldr	r2, [r7, #12]
 802baa4:	431a      	orrs	r2, r3
 802baa6:	687b      	ldr	r3, [r7, #4]
 802baa8:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 802baaa:	2300      	movs	r3, #0
}
 802baac:	4618      	mov	r0, r3
 802baae:	3714      	adds	r7, #20
 802bab0:	46bd      	mov	sp, r7
 802bab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bab6:	4770      	bx	lr

0802bab8 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 802bab8:	b480      	push	{r7}
 802baba:	b083      	sub	sp, #12
 802babc:	af00      	add	r7, sp, #0
 802babe:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 802bac0:	687b      	ldr	r3, [r7, #4]
 802bac2:	691b      	ldr	r3, [r3, #16]
 802bac4:	b2db      	uxtb	r3, r3
}
 802bac6:	4618      	mov	r0, r3
 802bac8:	370c      	adds	r7, #12
 802baca:	46bd      	mov	sp, r7
 802bacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bad0:	4770      	bx	lr

0802bad2 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 802bad2:	b480      	push	{r7}
 802bad4:	b085      	sub	sp, #20
 802bad6:	af00      	add	r7, sp, #0
 802bad8:	6078      	str	r0, [r7, #4]
 802bada:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 802badc:	687b      	ldr	r3, [r7, #4]
 802bade:	3314      	adds	r3, #20
 802bae0:	461a      	mov	r2, r3
 802bae2:	683b      	ldr	r3, [r7, #0]
 802bae4:	4413      	add	r3, r2
 802bae6:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 802bae8:	68fb      	ldr	r3, [r7, #12]
 802baea:	681b      	ldr	r3, [r3, #0]
}  
 802baec:	4618      	mov	r0, r3
 802baee:	3714      	adds	r7, #20
 802baf0:	46bd      	mov	sp, r7
 802baf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802baf6:	4770      	bx	lr

0802baf8 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 802baf8:	b480      	push	{r7}
 802bafa:	b085      	sub	sp, #20
 802bafc:	af00      	add	r7, sp, #0
 802bafe:	6078      	str	r0, [r7, #4]
 802bb00:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 802bb02:	2300      	movs	r3, #0
 802bb04:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 802bb06:	683b      	ldr	r3, [r7, #0]
 802bb08:	681a      	ldr	r2, [r3, #0]
 802bb0a:	687b      	ldr	r3, [r7, #4]
 802bb0c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 802bb0e:	683b      	ldr	r3, [r7, #0]
 802bb10:	685a      	ldr	r2, [r3, #4]
 802bb12:	687b      	ldr	r3, [r7, #4]
 802bb14:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 802bb16:	683b      	ldr	r3, [r7, #0]
 802bb18:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 802bb1a:	683b      	ldr	r3, [r7, #0]
 802bb1c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 802bb1e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 802bb20:	683b      	ldr	r3, [r7, #0]
 802bb22:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 802bb24:	431a      	orrs	r2, r3
                       Data->DPSM);
 802bb26:	683b      	ldr	r3, [r7, #0]
 802bb28:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 802bb2a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 802bb2c:	68fa      	ldr	r2, [r7, #12]
 802bb2e:	4313      	orrs	r3, r2
 802bb30:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 802bb32:	687b      	ldr	r3, [r7, #4]
 802bb34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802bb36:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 802bb3a:	68fb      	ldr	r3, [r7, #12]
 802bb3c:	431a      	orrs	r2, r3
 802bb3e:	687b      	ldr	r3, [r7, #4]
 802bb40:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 802bb42:	2300      	movs	r3, #0

}
 802bb44:	4618      	mov	r0, r3
 802bb46:	3714      	adds	r7, #20
 802bb48:	46bd      	mov	sp, r7
 802bb4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bb4e:	4770      	bx	lr

0802bb50 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 802bb50:	b580      	push	{r7, lr}
 802bb52:	b088      	sub	sp, #32
 802bb54:	af00      	add	r7, sp, #0
 802bb56:	6078      	str	r0, [r7, #4]
 802bb58:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 802bb5a:	683b      	ldr	r3, [r7, #0]
 802bb5c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 802bb5e:	2310      	movs	r3, #16
 802bb60:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 802bb62:	2340      	movs	r3, #64	; 0x40
 802bb64:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802bb66:	2300      	movs	r3, #0
 802bb68:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802bb6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802bb6e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 802bb70:	f107 0308 	add.w	r3, r7, #8
 802bb74:	4619      	mov	r1, r3
 802bb76:	6878      	ldr	r0, [r7, #4]
 802bb78:	f7ff ff74 	bl	802ba64 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 802bb7c:	f241 3288 	movw	r2, #5000	; 0x1388
 802bb80:	2110      	movs	r1, #16
 802bb82:	6878      	ldr	r0, [r7, #4]
 802bb84:	f000 f9fe 	bl	802bf84 <SDMMC_GetCmdResp1>
 802bb88:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802bb8a:	69fb      	ldr	r3, [r7, #28]
}
 802bb8c:	4618      	mov	r0, r3
 802bb8e:	3720      	adds	r7, #32
 802bb90:	46bd      	mov	sp, r7
 802bb92:	bd80      	pop	{r7, pc}

0802bb94 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 802bb94:	b580      	push	{r7, lr}
 802bb96:	b088      	sub	sp, #32
 802bb98:	af00      	add	r7, sp, #0
 802bb9a:	6078      	str	r0, [r7, #4]
 802bb9c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 802bb9e:	683b      	ldr	r3, [r7, #0]
 802bba0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 802bba2:	2311      	movs	r3, #17
 802bba4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 802bba6:	2340      	movs	r3, #64	; 0x40
 802bba8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802bbaa:	2300      	movs	r3, #0
 802bbac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802bbae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802bbb2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 802bbb4:	f107 0308 	add.w	r3, r7, #8
 802bbb8:	4619      	mov	r1, r3
 802bbba:	6878      	ldr	r0, [r7, #4]
 802bbbc:	f7ff ff52 	bl	802ba64 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 802bbc0:	f241 3288 	movw	r2, #5000	; 0x1388
 802bbc4:	2111      	movs	r1, #17
 802bbc6:	6878      	ldr	r0, [r7, #4]
 802bbc8:	f000 f9dc 	bl	802bf84 <SDMMC_GetCmdResp1>
 802bbcc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802bbce:	69fb      	ldr	r3, [r7, #28]
}
 802bbd0:	4618      	mov	r0, r3
 802bbd2:	3720      	adds	r7, #32
 802bbd4:	46bd      	mov	sp, r7
 802bbd6:	bd80      	pop	{r7, pc}

0802bbd8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 802bbd8:	b580      	push	{r7, lr}
 802bbda:	b088      	sub	sp, #32
 802bbdc:	af00      	add	r7, sp, #0
 802bbde:	6078      	str	r0, [r7, #4]
 802bbe0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 802bbe2:	683b      	ldr	r3, [r7, #0]
 802bbe4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 802bbe6:	2312      	movs	r3, #18
 802bbe8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 802bbea:	2340      	movs	r3, #64	; 0x40
 802bbec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802bbee:	2300      	movs	r3, #0
 802bbf0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802bbf2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802bbf6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 802bbf8:	f107 0308 	add.w	r3, r7, #8
 802bbfc:	4619      	mov	r1, r3
 802bbfe:	6878      	ldr	r0, [r7, #4]
 802bc00:	f7ff ff30 	bl	802ba64 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 802bc04:	f241 3288 	movw	r2, #5000	; 0x1388
 802bc08:	2112      	movs	r1, #18
 802bc0a:	6878      	ldr	r0, [r7, #4]
 802bc0c:	f000 f9ba 	bl	802bf84 <SDMMC_GetCmdResp1>
 802bc10:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802bc12:	69fb      	ldr	r3, [r7, #28]
}
 802bc14:	4618      	mov	r0, r3
 802bc16:	3720      	adds	r7, #32
 802bc18:	46bd      	mov	sp, r7
 802bc1a:	bd80      	pop	{r7, pc}

0802bc1c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 802bc1c:	b580      	push	{r7, lr}
 802bc1e:	b088      	sub	sp, #32
 802bc20:	af00      	add	r7, sp, #0
 802bc22:	6078      	str	r0, [r7, #4]
 802bc24:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 802bc26:	683b      	ldr	r3, [r7, #0]
 802bc28:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 802bc2a:	2318      	movs	r3, #24
 802bc2c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 802bc2e:	2340      	movs	r3, #64	; 0x40
 802bc30:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802bc32:	2300      	movs	r3, #0
 802bc34:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802bc36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802bc3a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 802bc3c:	f107 0308 	add.w	r3, r7, #8
 802bc40:	4619      	mov	r1, r3
 802bc42:	6878      	ldr	r0, [r7, #4]
 802bc44:	f7ff ff0e 	bl	802ba64 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 802bc48:	f241 3288 	movw	r2, #5000	; 0x1388
 802bc4c:	2118      	movs	r1, #24
 802bc4e:	6878      	ldr	r0, [r7, #4]
 802bc50:	f000 f998 	bl	802bf84 <SDMMC_GetCmdResp1>
 802bc54:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802bc56:	69fb      	ldr	r3, [r7, #28]
}
 802bc58:	4618      	mov	r0, r3
 802bc5a:	3720      	adds	r7, #32
 802bc5c:	46bd      	mov	sp, r7
 802bc5e:	bd80      	pop	{r7, pc}

0802bc60 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 802bc60:	b580      	push	{r7, lr}
 802bc62:	b088      	sub	sp, #32
 802bc64:	af00      	add	r7, sp, #0
 802bc66:	6078      	str	r0, [r7, #4]
 802bc68:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 802bc6a:	683b      	ldr	r3, [r7, #0]
 802bc6c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 802bc6e:	2319      	movs	r3, #25
 802bc70:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 802bc72:	2340      	movs	r3, #64	; 0x40
 802bc74:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802bc76:	2300      	movs	r3, #0
 802bc78:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802bc7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802bc7e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 802bc80:	f107 0308 	add.w	r3, r7, #8
 802bc84:	4619      	mov	r1, r3
 802bc86:	6878      	ldr	r0, [r7, #4]
 802bc88:	f7ff feec 	bl	802ba64 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 802bc8c:	f241 3288 	movw	r2, #5000	; 0x1388
 802bc90:	2119      	movs	r1, #25
 802bc92:	6878      	ldr	r0, [r7, #4]
 802bc94:	f000 f976 	bl	802bf84 <SDMMC_GetCmdResp1>
 802bc98:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802bc9a:	69fb      	ldr	r3, [r7, #28]
}
 802bc9c:	4618      	mov	r0, r3
 802bc9e:	3720      	adds	r7, #32
 802bca0:	46bd      	mov	sp, r7
 802bca2:	bd80      	pop	{r7, pc}

0802bca4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 802bca4:	b580      	push	{r7, lr}
 802bca6:	b088      	sub	sp, #32
 802bca8:	af00      	add	r7, sp, #0
 802bcaa:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 802bcac:	2300      	movs	r3, #0
 802bcae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 802bcb0:	230c      	movs	r3, #12
 802bcb2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 802bcb4:	2340      	movs	r3, #64	; 0x40
 802bcb6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802bcb8:	2300      	movs	r3, #0
 802bcba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802bcbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802bcc0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 802bcc2:	f107 0308 	add.w	r3, r7, #8
 802bcc6:	4619      	mov	r1, r3
 802bcc8:	6878      	ldr	r0, [r7, #4]
 802bcca:	f7ff fecb 	bl	802ba64 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 802bcce:	4a05      	ldr	r2, [pc, #20]	; (802bce4 <SDMMC_CmdStopTransfer+0x40>)
 802bcd0:	210c      	movs	r1, #12
 802bcd2:	6878      	ldr	r0, [r7, #4]
 802bcd4:	f000 f956 	bl	802bf84 <SDMMC_GetCmdResp1>
 802bcd8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802bcda:	69fb      	ldr	r3, [r7, #28]
}
 802bcdc:	4618      	mov	r0, r3
 802bcde:	3720      	adds	r7, #32
 802bce0:	46bd      	mov	sp, r7
 802bce2:	bd80      	pop	{r7, pc}
 802bce4:	05f5e100 	.word	0x05f5e100

0802bce8 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 802bce8:	b580      	push	{r7, lr}
 802bcea:	b08a      	sub	sp, #40	; 0x28
 802bcec:	af00      	add	r7, sp, #0
 802bcee:	60f8      	str	r0, [r7, #12]
 802bcf0:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 802bcf4:	683b      	ldr	r3, [r7, #0]
 802bcf6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 802bcf8:	2307      	movs	r3, #7
 802bcfa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 802bcfc:	2340      	movs	r3, #64	; 0x40
 802bcfe:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802bd00:	2300      	movs	r3, #0
 802bd02:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802bd04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802bd08:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 802bd0a:	f107 0310 	add.w	r3, r7, #16
 802bd0e:	4619      	mov	r1, r3
 802bd10:	68f8      	ldr	r0, [r7, #12]
 802bd12:	f7ff fea7 	bl	802ba64 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 802bd16:	f241 3288 	movw	r2, #5000	; 0x1388
 802bd1a:	2107      	movs	r1, #7
 802bd1c:	68f8      	ldr	r0, [r7, #12]
 802bd1e:	f000 f931 	bl	802bf84 <SDMMC_GetCmdResp1>
 802bd22:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 802bd24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 802bd26:	4618      	mov	r0, r3
 802bd28:	3728      	adds	r7, #40	; 0x28
 802bd2a:	46bd      	mov	sp, r7
 802bd2c:	bd80      	pop	{r7, pc}

0802bd2e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 802bd2e:	b580      	push	{r7, lr}
 802bd30:	b088      	sub	sp, #32
 802bd32:	af00      	add	r7, sp, #0
 802bd34:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 802bd36:	2300      	movs	r3, #0
 802bd38:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 802bd3a:	2300      	movs	r3, #0
 802bd3c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 802bd3e:	2300      	movs	r3, #0
 802bd40:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802bd42:	2300      	movs	r3, #0
 802bd44:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802bd46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802bd4a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 802bd4c:	f107 0308 	add.w	r3, r7, #8
 802bd50:	4619      	mov	r1, r3
 802bd52:	6878      	ldr	r0, [r7, #4]
 802bd54:	f7ff fe86 	bl	802ba64 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 802bd58:	6878      	ldr	r0, [r7, #4]
 802bd5a:	f000 f8eb 	bl	802bf34 <SDMMC_GetCmdError>
 802bd5e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802bd60:	69fb      	ldr	r3, [r7, #28]
}
 802bd62:	4618      	mov	r0, r3
 802bd64:	3720      	adds	r7, #32
 802bd66:	46bd      	mov	sp, r7
 802bd68:	bd80      	pop	{r7, pc}

0802bd6a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 802bd6a:	b580      	push	{r7, lr}
 802bd6c:	b088      	sub	sp, #32
 802bd6e:	af00      	add	r7, sp, #0
 802bd70:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 802bd72:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 802bd76:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 802bd78:	2308      	movs	r3, #8
 802bd7a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 802bd7c:	2340      	movs	r3, #64	; 0x40
 802bd7e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802bd80:	2300      	movs	r3, #0
 802bd82:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802bd84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802bd88:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 802bd8a:	f107 0308 	add.w	r3, r7, #8
 802bd8e:	4619      	mov	r1, r3
 802bd90:	6878      	ldr	r0, [r7, #4]
 802bd92:	f7ff fe67 	bl	802ba64 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 802bd96:	6878      	ldr	r0, [r7, #4]
 802bd98:	f000 fad4 	bl	802c344 <SDMMC_GetCmdResp7>
 802bd9c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802bd9e:	69fb      	ldr	r3, [r7, #28]
}
 802bda0:	4618      	mov	r0, r3
 802bda2:	3720      	adds	r7, #32
 802bda4:	46bd      	mov	sp, r7
 802bda6:	bd80      	pop	{r7, pc}

0802bda8 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 802bda8:	b580      	push	{r7, lr}
 802bdaa:	b088      	sub	sp, #32
 802bdac:	af00      	add	r7, sp, #0
 802bdae:	6078      	str	r0, [r7, #4]
 802bdb0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 802bdb2:	683b      	ldr	r3, [r7, #0]
 802bdb4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 802bdb6:	2337      	movs	r3, #55	; 0x37
 802bdb8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 802bdba:	2340      	movs	r3, #64	; 0x40
 802bdbc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802bdbe:	2300      	movs	r3, #0
 802bdc0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802bdc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802bdc6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 802bdc8:	f107 0308 	add.w	r3, r7, #8
 802bdcc:	4619      	mov	r1, r3
 802bdce:	6878      	ldr	r0, [r7, #4]
 802bdd0:	f7ff fe48 	bl	802ba64 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 802bdd4:	f241 3288 	movw	r2, #5000	; 0x1388
 802bdd8:	2137      	movs	r1, #55	; 0x37
 802bdda:	6878      	ldr	r0, [r7, #4]
 802bddc:	f000 f8d2 	bl	802bf84 <SDMMC_GetCmdResp1>
 802bde0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802bde2:	69fb      	ldr	r3, [r7, #28]
}
 802bde4:	4618      	mov	r0, r3
 802bde6:	3720      	adds	r7, #32
 802bde8:	46bd      	mov	sp, r7
 802bdea:	bd80      	pop	{r7, pc}

0802bdec <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 802bdec:	b580      	push	{r7, lr}
 802bdee:	b088      	sub	sp, #32
 802bdf0:	af00      	add	r7, sp, #0
 802bdf2:	6078      	str	r0, [r7, #4]
 802bdf4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 802bdf6:	683b      	ldr	r3, [r7, #0]
 802bdf8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802bdfc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 802be00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 802be02:	2329      	movs	r3, #41	; 0x29
 802be04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 802be06:	2340      	movs	r3, #64	; 0x40
 802be08:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802be0a:	2300      	movs	r3, #0
 802be0c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802be0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802be12:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 802be14:	f107 0308 	add.w	r3, r7, #8
 802be18:	4619      	mov	r1, r3
 802be1a:	6878      	ldr	r0, [r7, #4]
 802be1c:	f7ff fe22 	bl	802ba64 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 802be20:	6878      	ldr	r0, [r7, #4]
 802be22:	f000 f9e1 	bl	802c1e8 <SDMMC_GetCmdResp3>
 802be26:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802be28:	69fb      	ldr	r3, [r7, #28]
}
 802be2a:	4618      	mov	r0, r3
 802be2c:	3720      	adds	r7, #32
 802be2e:	46bd      	mov	sp, r7
 802be30:	bd80      	pop	{r7, pc}

0802be32 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 802be32:	b580      	push	{r7, lr}
 802be34:	b088      	sub	sp, #32
 802be36:	af00      	add	r7, sp, #0
 802be38:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 802be3a:	2300      	movs	r3, #0
 802be3c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 802be3e:	2302      	movs	r3, #2
 802be40:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 802be42:	23c0      	movs	r3, #192	; 0xc0
 802be44:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802be46:	2300      	movs	r3, #0
 802be48:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802be4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802be4e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 802be50:	f107 0308 	add.w	r3, r7, #8
 802be54:	4619      	mov	r1, r3
 802be56:	6878      	ldr	r0, [r7, #4]
 802be58:	f7ff fe04 	bl	802ba64 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 802be5c:	6878      	ldr	r0, [r7, #4]
 802be5e:	f000 f97d 	bl	802c15c <SDMMC_GetCmdResp2>
 802be62:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802be64:	69fb      	ldr	r3, [r7, #28]
}
 802be66:	4618      	mov	r0, r3
 802be68:	3720      	adds	r7, #32
 802be6a:	46bd      	mov	sp, r7
 802be6c:	bd80      	pop	{r7, pc}

0802be6e <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 802be6e:	b580      	push	{r7, lr}
 802be70:	b088      	sub	sp, #32
 802be72:	af00      	add	r7, sp, #0
 802be74:	6078      	str	r0, [r7, #4]
 802be76:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 802be78:	683b      	ldr	r3, [r7, #0]
 802be7a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 802be7c:	2309      	movs	r3, #9
 802be7e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 802be80:	23c0      	movs	r3, #192	; 0xc0
 802be82:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802be84:	2300      	movs	r3, #0
 802be86:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802be88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802be8c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 802be8e:	f107 0308 	add.w	r3, r7, #8
 802be92:	4619      	mov	r1, r3
 802be94:	6878      	ldr	r0, [r7, #4]
 802be96:	f7ff fde5 	bl	802ba64 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 802be9a:	6878      	ldr	r0, [r7, #4]
 802be9c:	f000 f95e 	bl	802c15c <SDMMC_GetCmdResp2>
 802bea0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802bea2:	69fb      	ldr	r3, [r7, #28]
}
 802bea4:	4618      	mov	r0, r3
 802bea6:	3720      	adds	r7, #32
 802bea8:	46bd      	mov	sp, r7
 802beaa:	bd80      	pop	{r7, pc}

0802beac <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 802beac:	b580      	push	{r7, lr}
 802beae:	b088      	sub	sp, #32
 802beb0:	af00      	add	r7, sp, #0
 802beb2:	6078      	str	r0, [r7, #4]
 802beb4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 802beb6:	2300      	movs	r3, #0
 802beb8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 802beba:	2303      	movs	r3, #3
 802bebc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 802bebe:	2340      	movs	r3, #64	; 0x40
 802bec0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802bec2:	2300      	movs	r3, #0
 802bec4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802bec6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802beca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 802becc:	f107 0308 	add.w	r3, r7, #8
 802bed0:	4619      	mov	r1, r3
 802bed2:	6878      	ldr	r0, [r7, #4]
 802bed4:	f7ff fdc6 	bl	802ba64 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 802bed8:	683a      	ldr	r2, [r7, #0]
 802beda:	2103      	movs	r1, #3
 802bedc:	6878      	ldr	r0, [r7, #4]
 802bede:	f000 f9bd 	bl	802c25c <SDMMC_GetCmdResp6>
 802bee2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802bee4:	69fb      	ldr	r3, [r7, #28]
}
 802bee6:	4618      	mov	r0, r3
 802bee8:	3720      	adds	r7, #32
 802beea:	46bd      	mov	sp, r7
 802beec:	bd80      	pop	{r7, pc}

0802beee <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 802beee:	b580      	push	{r7, lr}
 802bef0:	b088      	sub	sp, #32
 802bef2:	af00      	add	r7, sp, #0
 802bef4:	6078      	str	r0, [r7, #4]
 802bef6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 802bef8:	683b      	ldr	r3, [r7, #0]
 802befa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 802befc:	230d      	movs	r3, #13
 802befe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 802bf00:	2340      	movs	r3, #64	; 0x40
 802bf02:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 802bf04:	2300      	movs	r3, #0
 802bf06:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802bf08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802bf0c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 802bf0e:	f107 0308 	add.w	r3, r7, #8
 802bf12:	4619      	mov	r1, r3
 802bf14:	6878      	ldr	r0, [r7, #4]
 802bf16:	f7ff fda5 	bl	802ba64 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 802bf1a:	f241 3288 	movw	r2, #5000	; 0x1388
 802bf1e:	210d      	movs	r1, #13
 802bf20:	6878      	ldr	r0, [r7, #4]
 802bf22:	f000 f82f 	bl	802bf84 <SDMMC_GetCmdResp1>
 802bf26:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802bf28:	69fb      	ldr	r3, [r7, #28]
}
 802bf2a:	4618      	mov	r0, r3
 802bf2c:	3720      	adds	r7, #32
 802bf2e:	46bd      	mov	sp, r7
 802bf30:	bd80      	pop	{r7, pc}
	...

0802bf34 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 802bf34:	b490      	push	{r4, r7}
 802bf36:	b082      	sub	sp, #8
 802bf38:	af00      	add	r7, sp, #0
 802bf3a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 802bf3c:	4b0f      	ldr	r3, [pc, #60]	; (802bf7c <SDMMC_GetCmdError+0x48>)
 802bf3e:	681b      	ldr	r3, [r3, #0]
 802bf40:	4a0f      	ldr	r2, [pc, #60]	; (802bf80 <SDMMC_GetCmdError+0x4c>)
 802bf42:	fba2 2303 	umull	r2, r3, r2, r3
 802bf46:	0a5b      	lsrs	r3, r3, #9
 802bf48:	f241 3288 	movw	r2, #5000	; 0x1388
 802bf4c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 802bf50:	4623      	mov	r3, r4
 802bf52:	1e5c      	subs	r4, r3, #1
 802bf54:	2b00      	cmp	r3, #0
 802bf56:	d102      	bne.n	802bf5e <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 802bf58:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 802bf5c:	e009      	b.n	802bf72 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 802bf5e:	687b      	ldr	r3, [r7, #4]
 802bf60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802bf62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802bf66:	2b00      	cmp	r3, #0
 802bf68:	d0f2      	beq.n	802bf50 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 802bf6a:	687b      	ldr	r3, [r7, #4]
 802bf6c:	22c5      	movs	r2, #197	; 0xc5
 802bf6e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 802bf70:	2300      	movs	r3, #0
}
 802bf72:	4618      	mov	r0, r3
 802bf74:	3708      	adds	r7, #8
 802bf76:	46bd      	mov	sp, r7
 802bf78:	bc90      	pop	{r4, r7}
 802bf7a:	4770      	bx	lr
 802bf7c:	20000000 	.word	0x20000000
 802bf80:	10624dd3 	.word	0x10624dd3

0802bf84 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 802bf84:	b590      	push	{r4, r7, lr}
 802bf86:	b087      	sub	sp, #28
 802bf88:	af00      	add	r7, sp, #0
 802bf8a:	60f8      	str	r0, [r7, #12]
 802bf8c:	460b      	mov	r3, r1
 802bf8e:	607a      	str	r2, [r7, #4]
 802bf90:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 802bf92:	4b6f      	ldr	r3, [pc, #444]	; (802c150 <SDMMC_GetCmdResp1+0x1cc>)
 802bf94:	681b      	ldr	r3, [r3, #0]
 802bf96:	4a6f      	ldr	r2, [pc, #444]	; (802c154 <SDMMC_GetCmdResp1+0x1d0>)
 802bf98:	fba2 2303 	umull	r2, r3, r2, r3
 802bf9c:	0a5b      	lsrs	r3, r3, #9
 802bf9e:	687a      	ldr	r2, [r7, #4]
 802bfa0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 802bfa4:	4623      	mov	r3, r4
 802bfa6:	1e5c      	subs	r4, r3, #1
 802bfa8:	2b00      	cmp	r3, #0
 802bfaa:	d102      	bne.n	802bfb2 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 802bfac:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 802bfb0:	e0c9      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 802bfb2:	68fb      	ldr	r3, [r7, #12]
 802bfb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802bfb6:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 802bfb8:	697b      	ldr	r3, [r7, #20]
 802bfba:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 802bfbe:	2b00      	cmp	r3, #0
 802bfc0:	d0f0      	beq.n	802bfa4 <SDMMC_GetCmdResp1+0x20>
 802bfc2:	697b      	ldr	r3, [r7, #20]
 802bfc4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 802bfc8:	2b00      	cmp	r3, #0
 802bfca:	d1eb      	bne.n	802bfa4 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 802bfcc:	68fb      	ldr	r3, [r7, #12]
 802bfce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802bfd0:	f003 0304 	and.w	r3, r3, #4
 802bfd4:	2b00      	cmp	r3, #0
 802bfd6:	d004      	beq.n	802bfe2 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 802bfd8:	68fb      	ldr	r3, [r7, #12]
 802bfda:	2204      	movs	r2, #4
 802bfdc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 802bfde:	2304      	movs	r3, #4
 802bfe0:	e0b1      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 802bfe2:	68fb      	ldr	r3, [r7, #12]
 802bfe4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802bfe6:	f003 0301 	and.w	r3, r3, #1
 802bfea:	2b00      	cmp	r3, #0
 802bfec:	d004      	beq.n	802bff8 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 802bfee:	68fb      	ldr	r3, [r7, #12]
 802bff0:	2201      	movs	r2, #1
 802bff2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 802bff4:	2301      	movs	r3, #1
 802bff6:	e0a6      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 802bff8:	68fb      	ldr	r3, [r7, #12]
 802bffa:	22c5      	movs	r2, #197	; 0xc5
 802bffc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 802bffe:	68f8      	ldr	r0, [r7, #12]
 802c000:	f7ff fd5a 	bl	802bab8 <SDIO_GetCommandResponse>
 802c004:	4603      	mov	r3, r0
 802c006:	461a      	mov	r2, r3
 802c008:	7afb      	ldrb	r3, [r7, #11]
 802c00a:	4293      	cmp	r3, r2
 802c00c:	d001      	beq.n	802c012 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 802c00e:	2301      	movs	r3, #1
 802c010:	e099      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 802c012:	2100      	movs	r1, #0
 802c014:	68f8      	ldr	r0, [r7, #12]
 802c016:	f7ff fd5c 	bl	802bad2 <SDIO_GetResponse>
 802c01a:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 802c01c:	693a      	ldr	r2, [r7, #16]
 802c01e:	4b4e      	ldr	r3, [pc, #312]	; (802c158 <SDMMC_GetCmdResp1+0x1d4>)
 802c020:	4013      	ands	r3, r2
 802c022:	2b00      	cmp	r3, #0
 802c024:	d101      	bne.n	802c02a <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 802c026:	2300      	movs	r3, #0
 802c028:	e08d      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 802c02a:	693b      	ldr	r3, [r7, #16]
 802c02c:	2b00      	cmp	r3, #0
 802c02e:	da02      	bge.n	802c036 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 802c030:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 802c034:	e087      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 802c036:	693b      	ldr	r3, [r7, #16]
 802c038:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 802c03c:	2b00      	cmp	r3, #0
 802c03e:	d001      	beq.n	802c044 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 802c040:	2340      	movs	r3, #64	; 0x40
 802c042:	e080      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 802c044:	693b      	ldr	r3, [r7, #16]
 802c046:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 802c04a:	2b00      	cmp	r3, #0
 802c04c:	d001      	beq.n	802c052 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 802c04e:	2380      	movs	r3, #128	; 0x80
 802c050:	e079      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 802c052:	693b      	ldr	r3, [r7, #16]
 802c054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802c058:	2b00      	cmp	r3, #0
 802c05a:	d002      	beq.n	802c062 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 802c05c:	f44f 7380 	mov.w	r3, #256	; 0x100
 802c060:	e071      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 802c062:	693b      	ldr	r3, [r7, #16]
 802c064:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 802c068:	2b00      	cmp	r3, #0
 802c06a:	d002      	beq.n	802c072 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 802c06c:	f44f 7300 	mov.w	r3, #512	; 0x200
 802c070:	e069      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 802c072:	693b      	ldr	r3, [r7, #16]
 802c074:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 802c078:	2b00      	cmp	r3, #0
 802c07a:	d002      	beq.n	802c082 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 802c07c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802c080:	e061      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 802c082:	693b      	ldr	r3, [r7, #16]
 802c084:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 802c088:	2b00      	cmp	r3, #0
 802c08a:	d002      	beq.n	802c092 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 802c08c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 802c090:	e059      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 802c092:	693b      	ldr	r3, [r7, #16]
 802c094:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 802c098:	2b00      	cmp	r3, #0
 802c09a:	d002      	beq.n	802c0a2 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 802c09c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 802c0a0:	e051      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 802c0a2:	693b      	ldr	r3, [r7, #16]
 802c0a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 802c0a8:	2b00      	cmp	r3, #0
 802c0aa:	d002      	beq.n	802c0b2 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 802c0ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 802c0b0:	e049      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 802c0b2:	693b      	ldr	r3, [r7, #16]
 802c0b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 802c0b8:	2b00      	cmp	r3, #0
 802c0ba:	d002      	beq.n	802c0c2 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 802c0bc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 802c0c0:	e041      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 802c0c2:	693b      	ldr	r3, [r7, #16]
 802c0c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 802c0c8:	2b00      	cmp	r3, #0
 802c0ca:	d002      	beq.n	802c0d2 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 802c0cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 802c0d0:	e039      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 802c0d2:	693b      	ldr	r3, [r7, #16]
 802c0d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 802c0d8:	2b00      	cmp	r3, #0
 802c0da:	d002      	beq.n	802c0e2 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 802c0dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 802c0e0:	e031      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 802c0e2:	693b      	ldr	r3, [r7, #16]
 802c0e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802c0e8:	2b00      	cmp	r3, #0
 802c0ea:	d002      	beq.n	802c0f2 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 802c0ec:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802c0f0:	e029      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 802c0f2:	693b      	ldr	r3, [r7, #16]
 802c0f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 802c0f8:	2b00      	cmp	r3, #0
 802c0fa:	d002      	beq.n	802c102 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 802c0fc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 802c100:	e021      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 802c102:	693b      	ldr	r3, [r7, #16]
 802c104:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 802c108:	2b00      	cmp	r3, #0
 802c10a:	d002      	beq.n	802c112 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 802c10c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802c110:	e019      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 802c112:	693b      	ldr	r3, [r7, #16]
 802c114:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 802c118:	2b00      	cmp	r3, #0
 802c11a:	d002      	beq.n	802c122 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 802c11c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 802c120:	e011      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 802c122:	693b      	ldr	r3, [r7, #16]
 802c124:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 802c128:	2b00      	cmp	r3, #0
 802c12a:	d002      	beq.n	802c132 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 802c12c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 802c130:	e009      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 802c132:	693b      	ldr	r3, [r7, #16]
 802c134:	f003 0308 	and.w	r3, r3, #8
 802c138:	2b00      	cmp	r3, #0
 802c13a:	d002      	beq.n	802c142 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 802c13c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 802c140:	e001      	b.n	802c146 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 802c142:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 802c146:	4618      	mov	r0, r3
 802c148:	371c      	adds	r7, #28
 802c14a:	46bd      	mov	sp, r7
 802c14c:	bd90      	pop	{r4, r7, pc}
 802c14e:	bf00      	nop
 802c150:	20000000 	.word	0x20000000
 802c154:	10624dd3 	.word	0x10624dd3
 802c158:	fdffe008 	.word	0xfdffe008

0802c15c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 802c15c:	b490      	push	{r4, r7}
 802c15e:	b084      	sub	sp, #16
 802c160:	af00      	add	r7, sp, #0
 802c162:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 802c164:	4b1e      	ldr	r3, [pc, #120]	; (802c1e0 <SDMMC_GetCmdResp2+0x84>)
 802c166:	681b      	ldr	r3, [r3, #0]
 802c168:	4a1e      	ldr	r2, [pc, #120]	; (802c1e4 <SDMMC_GetCmdResp2+0x88>)
 802c16a:	fba2 2303 	umull	r2, r3, r2, r3
 802c16e:	0a5b      	lsrs	r3, r3, #9
 802c170:	f241 3288 	movw	r2, #5000	; 0x1388
 802c174:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 802c178:	4623      	mov	r3, r4
 802c17a:	1e5c      	subs	r4, r3, #1
 802c17c:	2b00      	cmp	r3, #0
 802c17e:	d102      	bne.n	802c186 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 802c180:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 802c184:	e026      	b.n	802c1d4 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 802c186:	687b      	ldr	r3, [r7, #4]
 802c188:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802c18a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 802c18c:	68fb      	ldr	r3, [r7, #12]
 802c18e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 802c192:	2b00      	cmp	r3, #0
 802c194:	d0f0      	beq.n	802c178 <SDMMC_GetCmdResp2+0x1c>
 802c196:	68fb      	ldr	r3, [r7, #12]
 802c198:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 802c19c:	2b00      	cmp	r3, #0
 802c19e:	d1eb      	bne.n	802c178 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 802c1a0:	687b      	ldr	r3, [r7, #4]
 802c1a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802c1a4:	f003 0304 	and.w	r3, r3, #4
 802c1a8:	2b00      	cmp	r3, #0
 802c1aa:	d004      	beq.n	802c1b6 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 802c1ac:	687b      	ldr	r3, [r7, #4]
 802c1ae:	2204      	movs	r2, #4
 802c1b0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 802c1b2:	2304      	movs	r3, #4
 802c1b4:	e00e      	b.n	802c1d4 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 802c1b6:	687b      	ldr	r3, [r7, #4]
 802c1b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802c1ba:	f003 0301 	and.w	r3, r3, #1
 802c1be:	2b00      	cmp	r3, #0
 802c1c0:	d004      	beq.n	802c1cc <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 802c1c2:	687b      	ldr	r3, [r7, #4]
 802c1c4:	2201      	movs	r2, #1
 802c1c6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 802c1c8:	2301      	movs	r3, #1
 802c1ca:	e003      	b.n	802c1d4 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 802c1cc:	687b      	ldr	r3, [r7, #4]
 802c1ce:	22c5      	movs	r2, #197	; 0xc5
 802c1d0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 802c1d2:	2300      	movs	r3, #0
}
 802c1d4:	4618      	mov	r0, r3
 802c1d6:	3710      	adds	r7, #16
 802c1d8:	46bd      	mov	sp, r7
 802c1da:	bc90      	pop	{r4, r7}
 802c1dc:	4770      	bx	lr
 802c1de:	bf00      	nop
 802c1e0:	20000000 	.word	0x20000000
 802c1e4:	10624dd3 	.word	0x10624dd3

0802c1e8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 802c1e8:	b490      	push	{r4, r7}
 802c1ea:	b084      	sub	sp, #16
 802c1ec:	af00      	add	r7, sp, #0
 802c1ee:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 802c1f0:	4b18      	ldr	r3, [pc, #96]	; (802c254 <SDMMC_GetCmdResp3+0x6c>)
 802c1f2:	681b      	ldr	r3, [r3, #0]
 802c1f4:	4a18      	ldr	r2, [pc, #96]	; (802c258 <SDMMC_GetCmdResp3+0x70>)
 802c1f6:	fba2 2303 	umull	r2, r3, r2, r3
 802c1fa:	0a5b      	lsrs	r3, r3, #9
 802c1fc:	f241 3288 	movw	r2, #5000	; 0x1388
 802c200:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 802c204:	4623      	mov	r3, r4
 802c206:	1e5c      	subs	r4, r3, #1
 802c208:	2b00      	cmp	r3, #0
 802c20a:	d102      	bne.n	802c212 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 802c20c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 802c210:	e01b      	b.n	802c24a <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 802c212:	687b      	ldr	r3, [r7, #4]
 802c214:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802c216:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 802c218:	68fb      	ldr	r3, [r7, #12]
 802c21a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 802c21e:	2b00      	cmp	r3, #0
 802c220:	d0f0      	beq.n	802c204 <SDMMC_GetCmdResp3+0x1c>
 802c222:	68fb      	ldr	r3, [r7, #12]
 802c224:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 802c228:	2b00      	cmp	r3, #0
 802c22a:	d1eb      	bne.n	802c204 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 802c22c:	687b      	ldr	r3, [r7, #4]
 802c22e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802c230:	f003 0304 	and.w	r3, r3, #4
 802c234:	2b00      	cmp	r3, #0
 802c236:	d004      	beq.n	802c242 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 802c238:	687b      	ldr	r3, [r7, #4]
 802c23a:	2204      	movs	r2, #4
 802c23c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 802c23e:	2304      	movs	r3, #4
 802c240:	e003      	b.n	802c24a <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 802c242:	687b      	ldr	r3, [r7, #4]
 802c244:	22c5      	movs	r2, #197	; 0xc5
 802c246:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 802c248:	2300      	movs	r3, #0
}
 802c24a:	4618      	mov	r0, r3
 802c24c:	3710      	adds	r7, #16
 802c24e:	46bd      	mov	sp, r7
 802c250:	bc90      	pop	{r4, r7}
 802c252:	4770      	bx	lr
 802c254:	20000000 	.word	0x20000000
 802c258:	10624dd3 	.word	0x10624dd3

0802c25c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 802c25c:	b590      	push	{r4, r7, lr}
 802c25e:	b087      	sub	sp, #28
 802c260:	af00      	add	r7, sp, #0
 802c262:	60f8      	str	r0, [r7, #12]
 802c264:	460b      	mov	r3, r1
 802c266:	607a      	str	r2, [r7, #4]
 802c268:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 802c26a:	4b34      	ldr	r3, [pc, #208]	; (802c33c <SDMMC_GetCmdResp6+0xe0>)
 802c26c:	681b      	ldr	r3, [r3, #0]
 802c26e:	4a34      	ldr	r2, [pc, #208]	; (802c340 <SDMMC_GetCmdResp6+0xe4>)
 802c270:	fba2 2303 	umull	r2, r3, r2, r3
 802c274:	0a5b      	lsrs	r3, r3, #9
 802c276:	f241 3288 	movw	r2, #5000	; 0x1388
 802c27a:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 802c27e:	4623      	mov	r3, r4
 802c280:	1e5c      	subs	r4, r3, #1
 802c282:	2b00      	cmp	r3, #0
 802c284:	d102      	bne.n	802c28c <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 802c286:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 802c28a:	e052      	b.n	802c332 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 802c28c:	68fb      	ldr	r3, [r7, #12]
 802c28e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802c290:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 802c292:	697b      	ldr	r3, [r7, #20]
 802c294:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 802c298:	2b00      	cmp	r3, #0
 802c29a:	d0f0      	beq.n	802c27e <SDMMC_GetCmdResp6+0x22>
 802c29c:	697b      	ldr	r3, [r7, #20]
 802c29e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 802c2a2:	2b00      	cmp	r3, #0
 802c2a4:	d1eb      	bne.n	802c27e <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 802c2a6:	68fb      	ldr	r3, [r7, #12]
 802c2a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802c2aa:	f003 0304 	and.w	r3, r3, #4
 802c2ae:	2b00      	cmp	r3, #0
 802c2b0:	d004      	beq.n	802c2bc <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 802c2b2:	68fb      	ldr	r3, [r7, #12]
 802c2b4:	2204      	movs	r2, #4
 802c2b6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 802c2b8:	2304      	movs	r3, #4
 802c2ba:	e03a      	b.n	802c332 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 802c2bc:	68fb      	ldr	r3, [r7, #12]
 802c2be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802c2c0:	f003 0301 	and.w	r3, r3, #1
 802c2c4:	2b00      	cmp	r3, #0
 802c2c6:	d004      	beq.n	802c2d2 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 802c2c8:	68fb      	ldr	r3, [r7, #12]
 802c2ca:	2201      	movs	r2, #1
 802c2cc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 802c2ce:	2301      	movs	r3, #1
 802c2d0:	e02f      	b.n	802c332 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 802c2d2:	68f8      	ldr	r0, [r7, #12]
 802c2d4:	f7ff fbf0 	bl	802bab8 <SDIO_GetCommandResponse>
 802c2d8:	4603      	mov	r3, r0
 802c2da:	461a      	mov	r2, r3
 802c2dc:	7afb      	ldrb	r3, [r7, #11]
 802c2de:	4293      	cmp	r3, r2
 802c2e0:	d001      	beq.n	802c2e6 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 802c2e2:	2301      	movs	r3, #1
 802c2e4:	e025      	b.n	802c332 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 802c2e6:	68fb      	ldr	r3, [r7, #12]
 802c2e8:	22c5      	movs	r2, #197	; 0xc5
 802c2ea:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 802c2ec:	2100      	movs	r1, #0
 802c2ee:	68f8      	ldr	r0, [r7, #12]
 802c2f0:	f7ff fbef 	bl	802bad2 <SDIO_GetResponse>
 802c2f4:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 802c2f6:	693b      	ldr	r3, [r7, #16]
 802c2f8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 802c2fc:	2b00      	cmp	r3, #0
 802c2fe:	d106      	bne.n	802c30e <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 802c300:	693b      	ldr	r3, [r7, #16]
 802c302:	0c1b      	lsrs	r3, r3, #16
 802c304:	b29a      	uxth	r2, r3
 802c306:	687b      	ldr	r3, [r7, #4]
 802c308:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 802c30a:	2300      	movs	r3, #0
 802c30c:	e011      	b.n	802c332 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 802c30e:	693b      	ldr	r3, [r7, #16]
 802c310:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 802c314:	2b00      	cmp	r3, #0
 802c316:	d002      	beq.n	802c31e <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 802c318:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 802c31c:	e009      	b.n	802c332 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 802c31e:	693b      	ldr	r3, [r7, #16]
 802c320:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 802c324:	2b00      	cmp	r3, #0
 802c326:	d002      	beq.n	802c32e <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 802c328:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 802c32c:	e001      	b.n	802c332 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 802c32e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 802c332:	4618      	mov	r0, r3
 802c334:	371c      	adds	r7, #28
 802c336:	46bd      	mov	sp, r7
 802c338:	bd90      	pop	{r4, r7, pc}
 802c33a:	bf00      	nop
 802c33c:	20000000 	.word	0x20000000
 802c340:	10624dd3 	.word	0x10624dd3

0802c344 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 802c344:	b490      	push	{r4, r7}
 802c346:	b084      	sub	sp, #16
 802c348:	af00      	add	r7, sp, #0
 802c34a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 802c34c:	4b21      	ldr	r3, [pc, #132]	; (802c3d4 <SDMMC_GetCmdResp7+0x90>)
 802c34e:	681b      	ldr	r3, [r3, #0]
 802c350:	4a21      	ldr	r2, [pc, #132]	; (802c3d8 <SDMMC_GetCmdResp7+0x94>)
 802c352:	fba2 2303 	umull	r2, r3, r2, r3
 802c356:	0a5b      	lsrs	r3, r3, #9
 802c358:	f241 3288 	movw	r2, #5000	; 0x1388
 802c35c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 802c360:	4623      	mov	r3, r4
 802c362:	1e5c      	subs	r4, r3, #1
 802c364:	2b00      	cmp	r3, #0
 802c366:	d102      	bne.n	802c36e <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 802c368:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 802c36c:	e02c      	b.n	802c3c8 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 802c36e:	687b      	ldr	r3, [r7, #4]
 802c370:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802c372:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 802c374:	68fb      	ldr	r3, [r7, #12]
 802c376:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 802c37a:	2b00      	cmp	r3, #0
 802c37c:	d0f0      	beq.n	802c360 <SDMMC_GetCmdResp7+0x1c>
 802c37e:	68fb      	ldr	r3, [r7, #12]
 802c380:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 802c384:	2b00      	cmp	r3, #0
 802c386:	d1eb      	bne.n	802c360 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 802c388:	687b      	ldr	r3, [r7, #4]
 802c38a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802c38c:	f003 0304 	and.w	r3, r3, #4
 802c390:	2b00      	cmp	r3, #0
 802c392:	d004      	beq.n	802c39e <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 802c394:	687b      	ldr	r3, [r7, #4]
 802c396:	2204      	movs	r2, #4
 802c398:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 802c39a:	2304      	movs	r3, #4
 802c39c:	e014      	b.n	802c3c8 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 802c39e:	687b      	ldr	r3, [r7, #4]
 802c3a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802c3a2:	f003 0301 	and.w	r3, r3, #1
 802c3a6:	2b00      	cmp	r3, #0
 802c3a8:	d004      	beq.n	802c3b4 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 802c3aa:	687b      	ldr	r3, [r7, #4]
 802c3ac:	2201      	movs	r2, #1
 802c3ae:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 802c3b0:	2301      	movs	r3, #1
 802c3b2:	e009      	b.n	802c3c8 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 802c3b4:	687b      	ldr	r3, [r7, #4]
 802c3b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802c3b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802c3bc:	2b00      	cmp	r3, #0
 802c3be:	d002      	beq.n	802c3c6 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 802c3c0:	687b      	ldr	r3, [r7, #4]
 802c3c2:	2240      	movs	r2, #64	; 0x40
 802c3c4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 802c3c6:	2300      	movs	r3, #0
  
}
 802c3c8:	4618      	mov	r0, r3
 802c3ca:	3710      	adds	r7, #16
 802c3cc:	46bd      	mov	sp, r7
 802c3ce:	bc90      	pop	{r4, r7}
 802c3d0:	4770      	bx	lr
 802c3d2:	bf00      	nop
 802c3d4:	20000000 	.word	0x20000000
 802c3d8:	10624dd3 	.word	0x10624dd3

0802c3dc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 802c3dc:	b084      	sub	sp, #16
 802c3de:	b580      	push	{r7, lr}
 802c3e0:	b084      	sub	sp, #16
 802c3e2:	af00      	add	r7, sp, #0
 802c3e4:	6078      	str	r0, [r7, #4]
 802c3e6:	f107 001c 	add.w	r0, r7, #28
 802c3ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 802c3ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802c3f0:	2b01      	cmp	r3, #1
 802c3f2:	d122      	bne.n	802c43a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 802c3f4:	687b      	ldr	r3, [r7, #4]
 802c3f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c3f8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 802c3fc:	687b      	ldr	r3, [r7, #4]
 802c3fe:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 802c400:	687b      	ldr	r3, [r7, #4]
 802c402:	68db      	ldr	r3, [r3, #12]
 802c404:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 802c408:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 802c40c:	687a      	ldr	r2, [r7, #4]
 802c40e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 802c410:	687b      	ldr	r3, [r7, #4]
 802c412:	68db      	ldr	r3, [r3, #12]
 802c414:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 802c418:	687b      	ldr	r3, [r7, #4]
 802c41a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 802c41c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802c41e:	2b01      	cmp	r3, #1
 802c420:	d105      	bne.n	802c42e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 802c422:	687b      	ldr	r3, [r7, #4]
 802c424:	68db      	ldr	r3, [r3, #12]
 802c426:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 802c42a:	687b      	ldr	r3, [r7, #4]
 802c42c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 802c42e:	6878      	ldr	r0, [r7, #4]
 802c430:	f001 fac6 	bl	802d9c0 <USB_CoreReset>
 802c434:	4603      	mov	r3, r0
 802c436:	73fb      	strb	r3, [r7, #15]
 802c438:	e01a      	b.n	802c470 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 802c43a:	687b      	ldr	r3, [r7, #4]
 802c43c:	68db      	ldr	r3, [r3, #12]
 802c43e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 802c442:	687b      	ldr	r3, [r7, #4]
 802c444:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 802c446:	6878      	ldr	r0, [r7, #4]
 802c448:	f001 faba 	bl	802d9c0 <USB_CoreReset>
 802c44c:	4603      	mov	r3, r0
 802c44e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 802c450:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802c452:	2b00      	cmp	r3, #0
 802c454:	d106      	bne.n	802c464 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 802c456:	687b      	ldr	r3, [r7, #4]
 802c458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c45a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 802c45e:	687b      	ldr	r3, [r7, #4]
 802c460:	639a      	str	r2, [r3, #56]	; 0x38
 802c462:	e005      	b.n	802c470 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 802c464:	687b      	ldr	r3, [r7, #4]
 802c466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c468:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 802c46c:	687b      	ldr	r3, [r7, #4]
 802c46e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 802c470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c472:	2b01      	cmp	r3, #1
 802c474:	d10b      	bne.n	802c48e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 802c476:	687b      	ldr	r3, [r7, #4]
 802c478:	689b      	ldr	r3, [r3, #8]
 802c47a:	f043 0206 	orr.w	r2, r3, #6
 802c47e:	687b      	ldr	r3, [r7, #4]
 802c480:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 802c482:	687b      	ldr	r3, [r7, #4]
 802c484:	689b      	ldr	r3, [r3, #8]
 802c486:	f043 0220 	orr.w	r2, r3, #32
 802c48a:	687b      	ldr	r3, [r7, #4]
 802c48c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 802c48e:	7bfb      	ldrb	r3, [r7, #15]
}
 802c490:	4618      	mov	r0, r3
 802c492:	3710      	adds	r7, #16
 802c494:	46bd      	mov	sp, r7
 802c496:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 802c49a:	b004      	add	sp, #16
 802c49c:	4770      	bx	lr
	...

0802c4a0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 802c4a0:	b480      	push	{r7}
 802c4a2:	b087      	sub	sp, #28
 802c4a4:	af00      	add	r7, sp, #0
 802c4a6:	60f8      	str	r0, [r7, #12]
 802c4a8:	60b9      	str	r1, [r7, #8]
 802c4aa:	4613      	mov	r3, r2
 802c4ac:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 802c4ae:	79fb      	ldrb	r3, [r7, #7]
 802c4b0:	2b02      	cmp	r3, #2
 802c4b2:	d165      	bne.n	802c580 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 802c4b4:	68bb      	ldr	r3, [r7, #8]
 802c4b6:	4a41      	ldr	r2, [pc, #260]	; (802c5bc <USB_SetTurnaroundTime+0x11c>)
 802c4b8:	4293      	cmp	r3, r2
 802c4ba:	d906      	bls.n	802c4ca <USB_SetTurnaroundTime+0x2a>
 802c4bc:	68bb      	ldr	r3, [r7, #8]
 802c4be:	4a40      	ldr	r2, [pc, #256]	; (802c5c0 <USB_SetTurnaroundTime+0x120>)
 802c4c0:	4293      	cmp	r3, r2
 802c4c2:	d802      	bhi.n	802c4ca <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 802c4c4:	230f      	movs	r3, #15
 802c4c6:	617b      	str	r3, [r7, #20]
 802c4c8:	e062      	b.n	802c590 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 802c4ca:	68bb      	ldr	r3, [r7, #8]
 802c4cc:	4a3c      	ldr	r2, [pc, #240]	; (802c5c0 <USB_SetTurnaroundTime+0x120>)
 802c4ce:	4293      	cmp	r3, r2
 802c4d0:	d906      	bls.n	802c4e0 <USB_SetTurnaroundTime+0x40>
 802c4d2:	68bb      	ldr	r3, [r7, #8]
 802c4d4:	4a3b      	ldr	r2, [pc, #236]	; (802c5c4 <USB_SetTurnaroundTime+0x124>)
 802c4d6:	4293      	cmp	r3, r2
 802c4d8:	d802      	bhi.n	802c4e0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 802c4da:	230e      	movs	r3, #14
 802c4dc:	617b      	str	r3, [r7, #20]
 802c4de:	e057      	b.n	802c590 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 802c4e0:	68bb      	ldr	r3, [r7, #8]
 802c4e2:	4a38      	ldr	r2, [pc, #224]	; (802c5c4 <USB_SetTurnaroundTime+0x124>)
 802c4e4:	4293      	cmp	r3, r2
 802c4e6:	d906      	bls.n	802c4f6 <USB_SetTurnaroundTime+0x56>
 802c4e8:	68bb      	ldr	r3, [r7, #8]
 802c4ea:	4a37      	ldr	r2, [pc, #220]	; (802c5c8 <USB_SetTurnaroundTime+0x128>)
 802c4ec:	4293      	cmp	r3, r2
 802c4ee:	d802      	bhi.n	802c4f6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 802c4f0:	230d      	movs	r3, #13
 802c4f2:	617b      	str	r3, [r7, #20]
 802c4f4:	e04c      	b.n	802c590 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 802c4f6:	68bb      	ldr	r3, [r7, #8]
 802c4f8:	4a33      	ldr	r2, [pc, #204]	; (802c5c8 <USB_SetTurnaroundTime+0x128>)
 802c4fa:	4293      	cmp	r3, r2
 802c4fc:	d906      	bls.n	802c50c <USB_SetTurnaroundTime+0x6c>
 802c4fe:	68bb      	ldr	r3, [r7, #8]
 802c500:	4a32      	ldr	r2, [pc, #200]	; (802c5cc <USB_SetTurnaroundTime+0x12c>)
 802c502:	4293      	cmp	r3, r2
 802c504:	d802      	bhi.n	802c50c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 802c506:	230c      	movs	r3, #12
 802c508:	617b      	str	r3, [r7, #20]
 802c50a:	e041      	b.n	802c590 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 802c50c:	68bb      	ldr	r3, [r7, #8]
 802c50e:	4a2f      	ldr	r2, [pc, #188]	; (802c5cc <USB_SetTurnaroundTime+0x12c>)
 802c510:	4293      	cmp	r3, r2
 802c512:	d906      	bls.n	802c522 <USB_SetTurnaroundTime+0x82>
 802c514:	68bb      	ldr	r3, [r7, #8]
 802c516:	4a2e      	ldr	r2, [pc, #184]	; (802c5d0 <USB_SetTurnaroundTime+0x130>)
 802c518:	4293      	cmp	r3, r2
 802c51a:	d802      	bhi.n	802c522 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 802c51c:	230b      	movs	r3, #11
 802c51e:	617b      	str	r3, [r7, #20]
 802c520:	e036      	b.n	802c590 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 802c522:	68bb      	ldr	r3, [r7, #8]
 802c524:	4a2a      	ldr	r2, [pc, #168]	; (802c5d0 <USB_SetTurnaroundTime+0x130>)
 802c526:	4293      	cmp	r3, r2
 802c528:	d906      	bls.n	802c538 <USB_SetTurnaroundTime+0x98>
 802c52a:	68bb      	ldr	r3, [r7, #8]
 802c52c:	4a29      	ldr	r2, [pc, #164]	; (802c5d4 <USB_SetTurnaroundTime+0x134>)
 802c52e:	4293      	cmp	r3, r2
 802c530:	d802      	bhi.n	802c538 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 802c532:	230a      	movs	r3, #10
 802c534:	617b      	str	r3, [r7, #20]
 802c536:	e02b      	b.n	802c590 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 802c538:	68bb      	ldr	r3, [r7, #8]
 802c53a:	4a26      	ldr	r2, [pc, #152]	; (802c5d4 <USB_SetTurnaroundTime+0x134>)
 802c53c:	4293      	cmp	r3, r2
 802c53e:	d906      	bls.n	802c54e <USB_SetTurnaroundTime+0xae>
 802c540:	68bb      	ldr	r3, [r7, #8]
 802c542:	4a25      	ldr	r2, [pc, #148]	; (802c5d8 <USB_SetTurnaroundTime+0x138>)
 802c544:	4293      	cmp	r3, r2
 802c546:	d802      	bhi.n	802c54e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 802c548:	2309      	movs	r3, #9
 802c54a:	617b      	str	r3, [r7, #20]
 802c54c:	e020      	b.n	802c590 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 802c54e:	68bb      	ldr	r3, [r7, #8]
 802c550:	4a21      	ldr	r2, [pc, #132]	; (802c5d8 <USB_SetTurnaroundTime+0x138>)
 802c552:	4293      	cmp	r3, r2
 802c554:	d906      	bls.n	802c564 <USB_SetTurnaroundTime+0xc4>
 802c556:	68bb      	ldr	r3, [r7, #8]
 802c558:	4a20      	ldr	r2, [pc, #128]	; (802c5dc <USB_SetTurnaroundTime+0x13c>)
 802c55a:	4293      	cmp	r3, r2
 802c55c:	d802      	bhi.n	802c564 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 802c55e:	2308      	movs	r3, #8
 802c560:	617b      	str	r3, [r7, #20]
 802c562:	e015      	b.n	802c590 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 802c564:	68bb      	ldr	r3, [r7, #8]
 802c566:	4a1d      	ldr	r2, [pc, #116]	; (802c5dc <USB_SetTurnaroundTime+0x13c>)
 802c568:	4293      	cmp	r3, r2
 802c56a:	d906      	bls.n	802c57a <USB_SetTurnaroundTime+0xda>
 802c56c:	68bb      	ldr	r3, [r7, #8]
 802c56e:	4a1c      	ldr	r2, [pc, #112]	; (802c5e0 <USB_SetTurnaroundTime+0x140>)
 802c570:	4293      	cmp	r3, r2
 802c572:	d802      	bhi.n	802c57a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 802c574:	2307      	movs	r3, #7
 802c576:	617b      	str	r3, [r7, #20]
 802c578:	e00a      	b.n	802c590 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 802c57a:	2306      	movs	r3, #6
 802c57c:	617b      	str	r3, [r7, #20]
 802c57e:	e007      	b.n	802c590 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 802c580:	79fb      	ldrb	r3, [r7, #7]
 802c582:	2b00      	cmp	r3, #0
 802c584:	d102      	bne.n	802c58c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 802c586:	2309      	movs	r3, #9
 802c588:	617b      	str	r3, [r7, #20]
 802c58a:	e001      	b.n	802c590 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 802c58c:	2309      	movs	r3, #9
 802c58e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 802c590:	68fb      	ldr	r3, [r7, #12]
 802c592:	68db      	ldr	r3, [r3, #12]
 802c594:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 802c598:	68fb      	ldr	r3, [r7, #12]
 802c59a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 802c59c:	68fb      	ldr	r3, [r7, #12]
 802c59e:	68da      	ldr	r2, [r3, #12]
 802c5a0:	697b      	ldr	r3, [r7, #20]
 802c5a2:	029b      	lsls	r3, r3, #10
 802c5a4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 802c5a8:	431a      	orrs	r2, r3
 802c5aa:	68fb      	ldr	r3, [r7, #12]
 802c5ac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 802c5ae:	2300      	movs	r3, #0
}
 802c5b0:	4618      	mov	r0, r3
 802c5b2:	371c      	adds	r7, #28
 802c5b4:	46bd      	mov	sp, r7
 802c5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c5ba:	4770      	bx	lr
 802c5bc:	00d8acbf 	.word	0x00d8acbf
 802c5c0:	00e4e1bf 	.word	0x00e4e1bf
 802c5c4:	00f423ff 	.word	0x00f423ff
 802c5c8:	0106737f 	.word	0x0106737f
 802c5cc:	011a499f 	.word	0x011a499f
 802c5d0:	01312cff 	.word	0x01312cff
 802c5d4:	014ca43f 	.word	0x014ca43f
 802c5d8:	016e35ff 	.word	0x016e35ff
 802c5dc:	01a6ab1f 	.word	0x01a6ab1f
 802c5e0:	01e847ff 	.word	0x01e847ff

0802c5e4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 802c5e4:	b480      	push	{r7}
 802c5e6:	b083      	sub	sp, #12
 802c5e8:	af00      	add	r7, sp, #0
 802c5ea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 802c5ec:	687b      	ldr	r3, [r7, #4]
 802c5ee:	689b      	ldr	r3, [r3, #8]
 802c5f0:	f043 0201 	orr.w	r2, r3, #1
 802c5f4:	687b      	ldr	r3, [r7, #4]
 802c5f6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 802c5f8:	2300      	movs	r3, #0
}
 802c5fa:	4618      	mov	r0, r3
 802c5fc:	370c      	adds	r7, #12
 802c5fe:	46bd      	mov	sp, r7
 802c600:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c604:	4770      	bx	lr

0802c606 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 802c606:	b480      	push	{r7}
 802c608:	b083      	sub	sp, #12
 802c60a:	af00      	add	r7, sp, #0
 802c60c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 802c60e:	687b      	ldr	r3, [r7, #4]
 802c610:	689b      	ldr	r3, [r3, #8]
 802c612:	f023 0201 	bic.w	r2, r3, #1
 802c616:	687b      	ldr	r3, [r7, #4]
 802c618:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 802c61a:	2300      	movs	r3, #0
}
 802c61c:	4618      	mov	r0, r3
 802c61e:	370c      	adds	r7, #12
 802c620:	46bd      	mov	sp, r7
 802c622:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c626:	4770      	bx	lr

0802c628 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 802c628:	b580      	push	{r7, lr}
 802c62a:	b082      	sub	sp, #8
 802c62c:	af00      	add	r7, sp, #0
 802c62e:	6078      	str	r0, [r7, #4]
 802c630:	460b      	mov	r3, r1
 802c632:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 802c634:	687b      	ldr	r3, [r7, #4]
 802c636:	68db      	ldr	r3, [r3, #12]
 802c638:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 802c63c:	687b      	ldr	r3, [r7, #4]
 802c63e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 802c640:	78fb      	ldrb	r3, [r7, #3]
 802c642:	2b01      	cmp	r3, #1
 802c644:	d106      	bne.n	802c654 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 802c646:	687b      	ldr	r3, [r7, #4]
 802c648:	68db      	ldr	r3, [r3, #12]
 802c64a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 802c64e:	687b      	ldr	r3, [r7, #4]
 802c650:	60da      	str	r2, [r3, #12]
 802c652:	e00b      	b.n	802c66c <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 802c654:	78fb      	ldrb	r3, [r7, #3]
 802c656:	2b00      	cmp	r3, #0
 802c658:	d106      	bne.n	802c668 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 802c65a:	687b      	ldr	r3, [r7, #4]
 802c65c:	68db      	ldr	r3, [r3, #12]
 802c65e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 802c662:	687b      	ldr	r3, [r7, #4]
 802c664:	60da      	str	r2, [r3, #12]
 802c666:	e001      	b.n	802c66c <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 802c668:	2301      	movs	r3, #1
 802c66a:	e003      	b.n	802c674 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 802c66c:	2032      	movs	r0, #50	; 0x32
 802c66e:	f7f6 fed5 	bl	802341c <HAL_Delay>

  return HAL_OK;
 802c672:	2300      	movs	r3, #0
}
 802c674:	4618      	mov	r0, r3
 802c676:	3708      	adds	r7, #8
 802c678:	46bd      	mov	sp, r7
 802c67a:	bd80      	pop	{r7, pc}

0802c67c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 802c67c:	b084      	sub	sp, #16
 802c67e:	b580      	push	{r7, lr}
 802c680:	b086      	sub	sp, #24
 802c682:	af00      	add	r7, sp, #0
 802c684:	6078      	str	r0, [r7, #4]
 802c686:	f107 0024 	add.w	r0, r7, #36	; 0x24
 802c68a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 802c68e:	2300      	movs	r3, #0
 802c690:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802c692:	687b      	ldr	r3, [r7, #4]
 802c694:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 802c696:	2300      	movs	r3, #0
 802c698:	613b      	str	r3, [r7, #16]
 802c69a:	e009      	b.n	802c6b0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 802c69c:	687a      	ldr	r2, [r7, #4]
 802c69e:	693b      	ldr	r3, [r7, #16]
 802c6a0:	3340      	adds	r3, #64	; 0x40
 802c6a2:	009b      	lsls	r3, r3, #2
 802c6a4:	4413      	add	r3, r2
 802c6a6:	2200      	movs	r2, #0
 802c6a8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 802c6aa:	693b      	ldr	r3, [r7, #16]
 802c6ac:	3301      	adds	r3, #1
 802c6ae:	613b      	str	r3, [r7, #16]
 802c6b0:	693b      	ldr	r3, [r7, #16]
 802c6b2:	2b0e      	cmp	r3, #14
 802c6b4:	d9f2      	bls.n	802c69c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 802c6b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802c6b8:	2b00      	cmp	r3, #0
 802c6ba:	d11c      	bne.n	802c6f6 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 802c6bc:	68fb      	ldr	r3, [r7, #12]
 802c6be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802c6c2:	685b      	ldr	r3, [r3, #4]
 802c6c4:	68fa      	ldr	r2, [r7, #12]
 802c6c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 802c6ca:	f043 0302 	orr.w	r3, r3, #2
 802c6ce:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 802c6d0:	687b      	ldr	r3, [r7, #4]
 802c6d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c6d4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 802c6d8:	687b      	ldr	r3, [r7, #4]
 802c6da:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 802c6dc:	687b      	ldr	r3, [r7, #4]
 802c6de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c6e0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 802c6e4:	687b      	ldr	r3, [r7, #4]
 802c6e6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 802c6e8:	687b      	ldr	r3, [r7, #4]
 802c6ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c6ec:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 802c6f0:	687b      	ldr	r3, [r7, #4]
 802c6f2:	639a      	str	r2, [r3, #56]	; 0x38
 802c6f4:	e00b      	b.n	802c70e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 802c6f6:	687b      	ldr	r3, [r7, #4]
 802c6f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c6fa:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 802c6fe:	687b      	ldr	r3, [r7, #4]
 802c700:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 802c702:	687b      	ldr	r3, [r7, #4]
 802c704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c706:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 802c70a:	687b      	ldr	r3, [r7, #4]
 802c70c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 802c70e:	68fb      	ldr	r3, [r7, #12]
 802c710:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 802c714:	461a      	mov	r2, r3
 802c716:	2300      	movs	r3, #0
 802c718:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 802c71a:	68fb      	ldr	r3, [r7, #12]
 802c71c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802c720:	4619      	mov	r1, r3
 802c722:	68fb      	ldr	r3, [r7, #12]
 802c724:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802c728:	461a      	mov	r2, r3
 802c72a:	680b      	ldr	r3, [r1, #0]
 802c72c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 802c72e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802c730:	2b01      	cmp	r3, #1
 802c732:	d10c      	bne.n	802c74e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 802c734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802c736:	2b00      	cmp	r3, #0
 802c738:	d104      	bne.n	802c744 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 802c73a:	2100      	movs	r1, #0
 802c73c:	6878      	ldr	r0, [r7, #4]
 802c73e:	f000 f949 	bl	802c9d4 <USB_SetDevSpeed>
 802c742:	e008      	b.n	802c756 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 802c744:	2101      	movs	r1, #1
 802c746:	6878      	ldr	r0, [r7, #4]
 802c748:	f000 f944 	bl	802c9d4 <USB_SetDevSpeed>
 802c74c:	e003      	b.n	802c756 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 802c74e:	2103      	movs	r1, #3
 802c750:	6878      	ldr	r0, [r7, #4]
 802c752:	f000 f93f 	bl	802c9d4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 802c756:	2110      	movs	r1, #16
 802c758:	6878      	ldr	r0, [r7, #4]
 802c75a:	f000 f8f3 	bl	802c944 <USB_FlushTxFifo>
 802c75e:	4603      	mov	r3, r0
 802c760:	2b00      	cmp	r3, #0
 802c762:	d001      	beq.n	802c768 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 802c764:	2301      	movs	r3, #1
 802c766:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 802c768:	6878      	ldr	r0, [r7, #4]
 802c76a:	f000 f911 	bl	802c990 <USB_FlushRxFifo>
 802c76e:	4603      	mov	r3, r0
 802c770:	2b00      	cmp	r3, #0
 802c772:	d001      	beq.n	802c778 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 802c774:	2301      	movs	r3, #1
 802c776:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 802c778:	68fb      	ldr	r3, [r7, #12]
 802c77a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802c77e:	461a      	mov	r2, r3
 802c780:	2300      	movs	r3, #0
 802c782:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 802c784:	68fb      	ldr	r3, [r7, #12]
 802c786:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802c78a:	461a      	mov	r2, r3
 802c78c:	2300      	movs	r3, #0
 802c78e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 802c790:	68fb      	ldr	r3, [r7, #12]
 802c792:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802c796:	461a      	mov	r2, r3
 802c798:	2300      	movs	r3, #0
 802c79a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 802c79c:	2300      	movs	r3, #0
 802c79e:	613b      	str	r3, [r7, #16]
 802c7a0:	e043      	b.n	802c82a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 802c7a2:	693b      	ldr	r3, [r7, #16]
 802c7a4:	015a      	lsls	r2, r3, #5
 802c7a6:	68fb      	ldr	r3, [r7, #12]
 802c7a8:	4413      	add	r3, r2
 802c7aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802c7ae:	681b      	ldr	r3, [r3, #0]
 802c7b0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802c7b4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802c7b8:	d118      	bne.n	802c7ec <USB_DevInit+0x170>
    {
      if (i == 0U)
 802c7ba:	693b      	ldr	r3, [r7, #16]
 802c7bc:	2b00      	cmp	r3, #0
 802c7be:	d10a      	bne.n	802c7d6 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 802c7c0:	693b      	ldr	r3, [r7, #16]
 802c7c2:	015a      	lsls	r2, r3, #5
 802c7c4:	68fb      	ldr	r3, [r7, #12]
 802c7c6:	4413      	add	r3, r2
 802c7c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802c7cc:	461a      	mov	r2, r3
 802c7ce:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 802c7d2:	6013      	str	r3, [r2, #0]
 802c7d4:	e013      	b.n	802c7fe <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 802c7d6:	693b      	ldr	r3, [r7, #16]
 802c7d8:	015a      	lsls	r2, r3, #5
 802c7da:	68fb      	ldr	r3, [r7, #12]
 802c7dc:	4413      	add	r3, r2
 802c7de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802c7e2:	461a      	mov	r2, r3
 802c7e4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 802c7e8:	6013      	str	r3, [r2, #0]
 802c7ea:	e008      	b.n	802c7fe <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 802c7ec:	693b      	ldr	r3, [r7, #16]
 802c7ee:	015a      	lsls	r2, r3, #5
 802c7f0:	68fb      	ldr	r3, [r7, #12]
 802c7f2:	4413      	add	r3, r2
 802c7f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802c7f8:	461a      	mov	r2, r3
 802c7fa:	2300      	movs	r3, #0
 802c7fc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 802c7fe:	693b      	ldr	r3, [r7, #16]
 802c800:	015a      	lsls	r2, r3, #5
 802c802:	68fb      	ldr	r3, [r7, #12]
 802c804:	4413      	add	r3, r2
 802c806:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802c80a:	461a      	mov	r2, r3
 802c80c:	2300      	movs	r3, #0
 802c80e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 802c810:	693b      	ldr	r3, [r7, #16]
 802c812:	015a      	lsls	r2, r3, #5
 802c814:	68fb      	ldr	r3, [r7, #12]
 802c816:	4413      	add	r3, r2
 802c818:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802c81c:	461a      	mov	r2, r3
 802c81e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 802c822:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 802c824:	693b      	ldr	r3, [r7, #16]
 802c826:	3301      	adds	r3, #1
 802c828:	613b      	str	r3, [r7, #16]
 802c82a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802c82c:	693a      	ldr	r2, [r7, #16]
 802c82e:	429a      	cmp	r2, r3
 802c830:	d3b7      	bcc.n	802c7a2 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 802c832:	2300      	movs	r3, #0
 802c834:	613b      	str	r3, [r7, #16]
 802c836:	e043      	b.n	802c8c0 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 802c838:	693b      	ldr	r3, [r7, #16]
 802c83a:	015a      	lsls	r2, r3, #5
 802c83c:	68fb      	ldr	r3, [r7, #12]
 802c83e:	4413      	add	r3, r2
 802c840:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802c844:	681b      	ldr	r3, [r3, #0]
 802c846:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802c84a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802c84e:	d118      	bne.n	802c882 <USB_DevInit+0x206>
    {
      if (i == 0U)
 802c850:	693b      	ldr	r3, [r7, #16]
 802c852:	2b00      	cmp	r3, #0
 802c854:	d10a      	bne.n	802c86c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 802c856:	693b      	ldr	r3, [r7, #16]
 802c858:	015a      	lsls	r2, r3, #5
 802c85a:	68fb      	ldr	r3, [r7, #12]
 802c85c:	4413      	add	r3, r2
 802c85e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802c862:	461a      	mov	r2, r3
 802c864:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 802c868:	6013      	str	r3, [r2, #0]
 802c86a:	e013      	b.n	802c894 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 802c86c:	693b      	ldr	r3, [r7, #16]
 802c86e:	015a      	lsls	r2, r3, #5
 802c870:	68fb      	ldr	r3, [r7, #12]
 802c872:	4413      	add	r3, r2
 802c874:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802c878:	461a      	mov	r2, r3
 802c87a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 802c87e:	6013      	str	r3, [r2, #0]
 802c880:	e008      	b.n	802c894 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 802c882:	693b      	ldr	r3, [r7, #16]
 802c884:	015a      	lsls	r2, r3, #5
 802c886:	68fb      	ldr	r3, [r7, #12]
 802c888:	4413      	add	r3, r2
 802c88a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802c88e:	461a      	mov	r2, r3
 802c890:	2300      	movs	r3, #0
 802c892:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 802c894:	693b      	ldr	r3, [r7, #16]
 802c896:	015a      	lsls	r2, r3, #5
 802c898:	68fb      	ldr	r3, [r7, #12]
 802c89a:	4413      	add	r3, r2
 802c89c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802c8a0:	461a      	mov	r2, r3
 802c8a2:	2300      	movs	r3, #0
 802c8a4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 802c8a6:	693b      	ldr	r3, [r7, #16]
 802c8a8:	015a      	lsls	r2, r3, #5
 802c8aa:	68fb      	ldr	r3, [r7, #12]
 802c8ac:	4413      	add	r3, r2
 802c8ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802c8b2:	461a      	mov	r2, r3
 802c8b4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 802c8b8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 802c8ba:	693b      	ldr	r3, [r7, #16]
 802c8bc:	3301      	adds	r3, #1
 802c8be:	613b      	str	r3, [r7, #16]
 802c8c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802c8c2:	693a      	ldr	r2, [r7, #16]
 802c8c4:	429a      	cmp	r2, r3
 802c8c6:	d3b7      	bcc.n	802c838 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 802c8c8:	68fb      	ldr	r3, [r7, #12]
 802c8ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802c8ce:	691b      	ldr	r3, [r3, #16]
 802c8d0:	68fa      	ldr	r2, [r7, #12]
 802c8d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 802c8d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 802c8da:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 802c8dc:	687b      	ldr	r3, [r7, #4]
 802c8de:	2200      	movs	r2, #0
 802c8e0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 802c8e2:	687b      	ldr	r3, [r7, #4]
 802c8e4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 802c8e8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 802c8ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802c8ec:	2b00      	cmp	r3, #0
 802c8ee:	d105      	bne.n	802c8fc <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 802c8f0:	687b      	ldr	r3, [r7, #4]
 802c8f2:	699b      	ldr	r3, [r3, #24]
 802c8f4:	f043 0210 	orr.w	r2, r3, #16
 802c8f8:	687b      	ldr	r3, [r7, #4]
 802c8fa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 802c8fc:	687b      	ldr	r3, [r7, #4]
 802c8fe:	699a      	ldr	r2, [r3, #24]
 802c900:	4b0f      	ldr	r3, [pc, #60]	; (802c940 <USB_DevInit+0x2c4>)
 802c902:	4313      	orrs	r3, r2
 802c904:	687a      	ldr	r2, [r7, #4]
 802c906:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 802c908:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802c90a:	2b00      	cmp	r3, #0
 802c90c:	d005      	beq.n	802c91a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 802c90e:	687b      	ldr	r3, [r7, #4]
 802c910:	699b      	ldr	r3, [r3, #24]
 802c912:	f043 0208 	orr.w	r2, r3, #8
 802c916:	687b      	ldr	r3, [r7, #4]
 802c918:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 802c91a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802c91c:	2b01      	cmp	r3, #1
 802c91e:	d107      	bne.n	802c930 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 802c920:	687b      	ldr	r3, [r7, #4]
 802c922:	699b      	ldr	r3, [r3, #24]
 802c924:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802c928:	f043 0304 	orr.w	r3, r3, #4
 802c92c:	687a      	ldr	r2, [r7, #4]
 802c92e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 802c930:	7dfb      	ldrb	r3, [r7, #23]
}
 802c932:	4618      	mov	r0, r3
 802c934:	3718      	adds	r7, #24
 802c936:	46bd      	mov	sp, r7
 802c938:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 802c93c:	b004      	add	sp, #16
 802c93e:	4770      	bx	lr
 802c940:	803c3800 	.word	0x803c3800

0802c944 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 802c944:	b480      	push	{r7}
 802c946:	b085      	sub	sp, #20
 802c948:	af00      	add	r7, sp, #0
 802c94a:	6078      	str	r0, [r7, #4]
 802c94c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 802c94e:	2300      	movs	r3, #0
 802c950:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 802c952:	683b      	ldr	r3, [r7, #0]
 802c954:	019b      	lsls	r3, r3, #6
 802c956:	f043 0220 	orr.w	r2, r3, #32
 802c95a:	687b      	ldr	r3, [r7, #4]
 802c95c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 802c95e:	68fb      	ldr	r3, [r7, #12]
 802c960:	3301      	adds	r3, #1
 802c962:	60fb      	str	r3, [r7, #12]
 802c964:	68fb      	ldr	r3, [r7, #12]
 802c966:	4a09      	ldr	r2, [pc, #36]	; (802c98c <USB_FlushTxFifo+0x48>)
 802c968:	4293      	cmp	r3, r2
 802c96a:	d901      	bls.n	802c970 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 802c96c:	2303      	movs	r3, #3
 802c96e:	e006      	b.n	802c97e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 802c970:	687b      	ldr	r3, [r7, #4]
 802c972:	691b      	ldr	r3, [r3, #16]
 802c974:	f003 0320 	and.w	r3, r3, #32
 802c978:	2b20      	cmp	r3, #32
 802c97a:	d0f0      	beq.n	802c95e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 802c97c:	2300      	movs	r3, #0
}
 802c97e:	4618      	mov	r0, r3
 802c980:	3714      	adds	r7, #20
 802c982:	46bd      	mov	sp, r7
 802c984:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c988:	4770      	bx	lr
 802c98a:	bf00      	nop
 802c98c:	00030d40 	.word	0x00030d40

0802c990 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 802c990:	b480      	push	{r7}
 802c992:	b085      	sub	sp, #20
 802c994:	af00      	add	r7, sp, #0
 802c996:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 802c998:	2300      	movs	r3, #0
 802c99a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 802c99c:	687b      	ldr	r3, [r7, #4]
 802c99e:	2210      	movs	r2, #16
 802c9a0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 802c9a2:	68fb      	ldr	r3, [r7, #12]
 802c9a4:	3301      	adds	r3, #1
 802c9a6:	60fb      	str	r3, [r7, #12]
 802c9a8:	68fb      	ldr	r3, [r7, #12]
 802c9aa:	4a09      	ldr	r2, [pc, #36]	; (802c9d0 <USB_FlushRxFifo+0x40>)
 802c9ac:	4293      	cmp	r3, r2
 802c9ae:	d901      	bls.n	802c9b4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 802c9b0:	2303      	movs	r3, #3
 802c9b2:	e006      	b.n	802c9c2 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 802c9b4:	687b      	ldr	r3, [r7, #4]
 802c9b6:	691b      	ldr	r3, [r3, #16]
 802c9b8:	f003 0310 	and.w	r3, r3, #16
 802c9bc:	2b10      	cmp	r3, #16
 802c9be:	d0f0      	beq.n	802c9a2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 802c9c0:	2300      	movs	r3, #0
}
 802c9c2:	4618      	mov	r0, r3
 802c9c4:	3714      	adds	r7, #20
 802c9c6:	46bd      	mov	sp, r7
 802c9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c9cc:	4770      	bx	lr
 802c9ce:	bf00      	nop
 802c9d0:	00030d40 	.word	0x00030d40

0802c9d4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 802c9d4:	b480      	push	{r7}
 802c9d6:	b085      	sub	sp, #20
 802c9d8:	af00      	add	r7, sp, #0
 802c9da:	6078      	str	r0, [r7, #4]
 802c9dc:	460b      	mov	r3, r1
 802c9de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802c9e0:	687b      	ldr	r3, [r7, #4]
 802c9e2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 802c9e4:	68fb      	ldr	r3, [r7, #12]
 802c9e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802c9ea:	681a      	ldr	r2, [r3, #0]
 802c9ec:	78fb      	ldrb	r3, [r7, #3]
 802c9ee:	68f9      	ldr	r1, [r7, #12]
 802c9f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802c9f4:	4313      	orrs	r3, r2
 802c9f6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 802c9f8:	2300      	movs	r3, #0
}
 802c9fa:	4618      	mov	r0, r3
 802c9fc:	3714      	adds	r7, #20
 802c9fe:	46bd      	mov	sp, r7
 802ca00:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ca04:	4770      	bx	lr

0802ca06 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 802ca06:	b480      	push	{r7}
 802ca08:	b087      	sub	sp, #28
 802ca0a:	af00      	add	r7, sp, #0
 802ca0c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802ca0e:	687b      	ldr	r3, [r7, #4]
 802ca10:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 802ca12:	693b      	ldr	r3, [r7, #16]
 802ca14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802ca18:	689b      	ldr	r3, [r3, #8]
 802ca1a:	f003 0306 	and.w	r3, r3, #6
 802ca1e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 802ca20:	68fb      	ldr	r3, [r7, #12]
 802ca22:	2b00      	cmp	r3, #0
 802ca24:	d102      	bne.n	802ca2c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 802ca26:	2300      	movs	r3, #0
 802ca28:	75fb      	strb	r3, [r7, #23]
 802ca2a:	e00a      	b.n	802ca42 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 802ca2c:	68fb      	ldr	r3, [r7, #12]
 802ca2e:	2b02      	cmp	r3, #2
 802ca30:	d002      	beq.n	802ca38 <USB_GetDevSpeed+0x32>
 802ca32:	68fb      	ldr	r3, [r7, #12]
 802ca34:	2b06      	cmp	r3, #6
 802ca36:	d102      	bne.n	802ca3e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 802ca38:	2302      	movs	r3, #2
 802ca3a:	75fb      	strb	r3, [r7, #23]
 802ca3c:	e001      	b.n	802ca42 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 802ca3e:	230f      	movs	r3, #15
 802ca40:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 802ca42:	7dfb      	ldrb	r3, [r7, #23]
}
 802ca44:	4618      	mov	r0, r3
 802ca46:	371c      	adds	r7, #28
 802ca48:	46bd      	mov	sp, r7
 802ca4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ca4e:	4770      	bx	lr

0802ca50 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 802ca50:	b480      	push	{r7}
 802ca52:	b085      	sub	sp, #20
 802ca54:	af00      	add	r7, sp, #0
 802ca56:	6078      	str	r0, [r7, #4]
 802ca58:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802ca5a:	687b      	ldr	r3, [r7, #4]
 802ca5c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 802ca5e:	683b      	ldr	r3, [r7, #0]
 802ca60:	781b      	ldrb	r3, [r3, #0]
 802ca62:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 802ca64:	683b      	ldr	r3, [r7, #0]
 802ca66:	785b      	ldrb	r3, [r3, #1]
 802ca68:	2b01      	cmp	r3, #1
 802ca6a:	d13a      	bne.n	802cae2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 802ca6c:	68fb      	ldr	r3, [r7, #12]
 802ca6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802ca72:	69da      	ldr	r2, [r3, #28]
 802ca74:	683b      	ldr	r3, [r7, #0]
 802ca76:	781b      	ldrb	r3, [r3, #0]
 802ca78:	f003 030f 	and.w	r3, r3, #15
 802ca7c:	2101      	movs	r1, #1
 802ca7e:	fa01 f303 	lsl.w	r3, r1, r3
 802ca82:	b29b      	uxth	r3, r3
 802ca84:	68f9      	ldr	r1, [r7, #12]
 802ca86:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802ca8a:	4313      	orrs	r3, r2
 802ca8c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 802ca8e:	68bb      	ldr	r3, [r7, #8]
 802ca90:	015a      	lsls	r2, r3, #5
 802ca92:	68fb      	ldr	r3, [r7, #12]
 802ca94:	4413      	add	r3, r2
 802ca96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802ca9a:	681b      	ldr	r3, [r3, #0]
 802ca9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 802caa0:	2b00      	cmp	r3, #0
 802caa2:	d155      	bne.n	802cb50 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 802caa4:	68bb      	ldr	r3, [r7, #8]
 802caa6:	015a      	lsls	r2, r3, #5
 802caa8:	68fb      	ldr	r3, [r7, #12]
 802caaa:	4413      	add	r3, r2
 802caac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cab0:	681a      	ldr	r2, [r3, #0]
 802cab2:	683b      	ldr	r3, [r7, #0]
 802cab4:	689b      	ldr	r3, [r3, #8]
 802cab6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 802caba:	683b      	ldr	r3, [r7, #0]
 802cabc:	78db      	ldrb	r3, [r3, #3]
 802cabe:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 802cac0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 802cac2:	68bb      	ldr	r3, [r7, #8]
 802cac4:	059b      	lsls	r3, r3, #22
 802cac6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 802cac8:	4313      	orrs	r3, r2
 802caca:	68ba      	ldr	r2, [r7, #8]
 802cacc:	0151      	lsls	r1, r2, #5
 802cace:	68fa      	ldr	r2, [r7, #12]
 802cad0:	440a      	add	r2, r1
 802cad2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802cad6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802cada:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802cade:	6013      	str	r3, [r2, #0]
 802cae0:	e036      	b.n	802cb50 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 802cae2:	68fb      	ldr	r3, [r7, #12]
 802cae4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802cae8:	69da      	ldr	r2, [r3, #28]
 802caea:	683b      	ldr	r3, [r7, #0]
 802caec:	781b      	ldrb	r3, [r3, #0]
 802caee:	f003 030f 	and.w	r3, r3, #15
 802caf2:	2101      	movs	r1, #1
 802caf4:	fa01 f303 	lsl.w	r3, r1, r3
 802caf8:	041b      	lsls	r3, r3, #16
 802cafa:	68f9      	ldr	r1, [r7, #12]
 802cafc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802cb00:	4313      	orrs	r3, r2
 802cb02:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 802cb04:	68bb      	ldr	r3, [r7, #8]
 802cb06:	015a      	lsls	r2, r3, #5
 802cb08:	68fb      	ldr	r3, [r7, #12]
 802cb0a:	4413      	add	r3, r2
 802cb0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802cb10:	681b      	ldr	r3, [r3, #0]
 802cb12:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 802cb16:	2b00      	cmp	r3, #0
 802cb18:	d11a      	bne.n	802cb50 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 802cb1a:	68bb      	ldr	r3, [r7, #8]
 802cb1c:	015a      	lsls	r2, r3, #5
 802cb1e:	68fb      	ldr	r3, [r7, #12]
 802cb20:	4413      	add	r3, r2
 802cb22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802cb26:	681a      	ldr	r2, [r3, #0]
 802cb28:	683b      	ldr	r3, [r7, #0]
 802cb2a:	689b      	ldr	r3, [r3, #8]
 802cb2c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 802cb30:	683b      	ldr	r3, [r7, #0]
 802cb32:	78db      	ldrb	r3, [r3, #3]
 802cb34:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 802cb36:	430b      	orrs	r3, r1
 802cb38:	4313      	orrs	r3, r2
 802cb3a:	68ba      	ldr	r2, [r7, #8]
 802cb3c:	0151      	lsls	r1, r2, #5
 802cb3e:	68fa      	ldr	r2, [r7, #12]
 802cb40:	440a      	add	r2, r1
 802cb42:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802cb46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802cb4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802cb4e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 802cb50:	2300      	movs	r3, #0
}
 802cb52:	4618      	mov	r0, r3
 802cb54:	3714      	adds	r7, #20
 802cb56:	46bd      	mov	sp, r7
 802cb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 802cb5c:	4770      	bx	lr
	...

0802cb60 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 802cb60:	b480      	push	{r7}
 802cb62:	b085      	sub	sp, #20
 802cb64:	af00      	add	r7, sp, #0
 802cb66:	6078      	str	r0, [r7, #4]
 802cb68:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802cb6a:	687b      	ldr	r3, [r7, #4]
 802cb6c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 802cb6e:	683b      	ldr	r3, [r7, #0]
 802cb70:	781b      	ldrb	r3, [r3, #0]
 802cb72:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 802cb74:	683b      	ldr	r3, [r7, #0]
 802cb76:	785b      	ldrb	r3, [r3, #1]
 802cb78:	2b01      	cmp	r3, #1
 802cb7a:	d161      	bne.n	802cc40 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 802cb7c:	68bb      	ldr	r3, [r7, #8]
 802cb7e:	015a      	lsls	r2, r3, #5
 802cb80:	68fb      	ldr	r3, [r7, #12]
 802cb82:	4413      	add	r3, r2
 802cb84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cb88:	681b      	ldr	r3, [r3, #0]
 802cb8a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802cb8e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802cb92:	d11f      	bne.n	802cbd4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 802cb94:	68bb      	ldr	r3, [r7, #8]
 802cb96:	015a      	lsls	r2, r3, #5
 802cb98:	68fb      	ldr	r3, [r7, #12]
 802cb9a:	4413      	add	r3, r2
 802cb9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cba0:	681b      	ldr	r3, [r3, #0]
 802cba2:	68ba      	ldr	r2, [r7, #8]
 802cba4:	0151      	lsls	r1, r2, #5
 802cba6:	68fa      	ldr	r2, [r7, #12]
 802cba8:	440a      	add	r2, r1
 802cbaa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802cbae:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 802cbb2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 802cbb4:	68bb      	ldr	r3, [r7, #8]
 802cbb6:	015a      	lsls	r2, r3, #5
 802cbb8:	68fb      	ldr	r3, [r7, #12]
 802cbba:	4413      	add	r3, r2
 802cbbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cbc0:	681b      	ldr	r3, [r3, #0]
 802cbc2:	68ba      	ldr	r2, [r7, #8]
 802cbc4:	0151      	lsls	r1, r2, #5
 802cbc6:	68fa      	ldr	r2, [r7, #12]
 802cbc8:	440a      	add	r2, r1
 802cbca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802cbce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802cbd2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 802cbd4:	68fb      	ldr	r3, [r7, #12]
 802cbd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802cbda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 802cbdc:	683b      	ldr	r3, [r7, #0]
 802cbde:	781b      	ldrb	r3, [r3, #0]
 802cbe0:	f003 030f 	and.w	r3, r3, #15
 802cbe4:	2101      	movs	r1, #1
 802cbe6:	fa01 f303 	lsl.w	r3, r1, r3
 802cbea:	b29b      	uxth	r3, r3
 802cbec:	43db      	mvns	r3, r3
 802cbee:	68f9      	ldr	r1, [r7, #12]
 802cbf0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802cbf4:	4013      	ands	r3, r2
 802cbf6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 802cbf8:	68fb      	ldr	r3, [r7, #12]
 802cbfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802cbfe:	69da      	ldr	r2, [r3, #28]
 802cc00:	683b      	ldr	r3, [r7, #0]
 802cc02:	781b      	ldrb	r3, [r3, #0]
 802cc04:	f003 030f 	and.w	r3, r3, #15
 802cc08:	2101      	movs	r1, #1
 802cc0a:	fa01 f303 	lsl.w	r3, r1, r3
 802cc0e:	b29b      	uxth	r3, r3
 802cc10:	43db      	mvns	r3, r3
 802cc12:	68f9      	ldr	r1, [r7, #12]
 802cc14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802cc18:	4013      	ands	r3, r2
 802cc1a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 802cc1c:	68bb      	ldr	r3, [r7, #8]
 802cc1e:	015a      	lsls	r2, r3, #5
 802cc20:	68fb      	ldr	r3, [r7, #12]
 802cc22:	4413      	add	r3, r2
 802cc24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cc28:	681a      	ldr	r2, [r3, #0]
 802cc2a:	68bb      	ldr	r3, [r7, #8]
 802cc2c:	0159      	lsls	r1, r3, #5
 802cc2e:	68fb      	ldr	r3, [r7, #12]
 802cc30:	440b      	add	r3, r1
 802cc32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cc36:	4619      	mov	r1, r3
 802cc38:	4b35      	ldr	r3, [pc, #212]	; (802cd10 <USB_DeactivateEndpoint+0x1b0>)
 802cc3a:	4013      	ands	r3, r2
 802cc3c:	600b      	str	r3, [r1, #0]
 802cc3e:	e060      	b.n	802cd02 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 802cc40:	68bb      	ldr	r3, [r7, #8]
 802cc42:	015a      	lsls	r2, r3, #5
 802cc44:	68fb      	ldr	r3, [r7, #12]
 802cc46:	4413      	add	r3, r2
 802cc48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802cc4c:	681b      	ldr	r3, [r3, #0]
 802cc4e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802cc52:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802cc56:	d11f      	bne.n	802cc98 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 802cc58:	68bb      	ldr	r3, [r7, #8]
 802cc5a:	015a      	lsls	r2, r3, #5
 802cc5c:	68fb      	ldr	r3, [r7, #12]
 802cc5e:	4413      	add	r3, r2
 802cc60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802cc64:	681b      	ldr	r3, [r3, #0]
 802cc66:	68ba      	ldr	r2, [r7, #8]
 802cc68:	0151      	lsls	r1, r2, #5
 802cc6a:	68fa      	ldr	r2, [r7, #12]
 802cc6c:	440a      	add	r2, r1
 802cc6e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802cc72:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 802cc76:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 802cc78:	68bb      	ldr	r3, [r7, #8]
 802cc7a:	015a      	lsls	r2, r3, #5
 802cc7c:	68fb      	ldr	r3, [r7, #12]
 802cc7e:	4413      	add	r3, r2
 802cc80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802cc84:	681b      	ldr	r3, [r3, #0]
 802cc86:	68ba      	ldr	r2, [r7, #8]
 802cc88:	0151      	lsls	r1, r2, #5
 802cc8a:	68fa      	ldr	r2, [r7, #12]
 802cc8c:	440a      	add	r2, r1
 802cc8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802cc92:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802cc96:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 802cc98:	68fb      	ldr	r3, [r7, #12]
 802cc9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802cc9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 802cca0:	683b      	ldr	r3, [r7, #0]
 802cca2:	781b      	ldrb	r3, [r3, #0]
 802cca4:	f003 030f 	and.w	r3, r3, #15
 802cca8:	2101      	movs	r1, #1
 802ccaa:	fa01 f303 	lsl.w	r3, r1, r3
 802ccae:	041b      	lsls	r3, r3, #16
 802ccb0:	43db      	mvns	r3, r3
 802ccb2:	68f9      	ldr	r1, [r7, #12]
 802ccb4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802ccb8:	4013      	ands	r3, r2
 802ccba:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 802ccbc:	68fb      	ldr	r3, [r7, #12]
 802ccbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802ccc2:	69da      	ldr	r2, [r3, #28]
 802ccc4:	683b      	ldr	r3, [r7, #0]
 802ccc6:	781b      	ldrb	r3, [r3, #0]
 802ccc8:	f003 030f 	and.w	r3, r3, #15
 802cccc:	2101      	movs	r1, #1
 802ccce:	fa01 f303 	lsl.w	r3, r1, r3
 802ccd2:	041b      	lsls	r3, r3, #16
 802ccd4:	43db      	mvns	r3, r3
 802ccd6:	68f9      	ldr	r1, [r7, #12]
 802ccd8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802ccdc:	4013      	ands	r3, r2
 802ccde:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 802cce0:	68bb      	ldr	r3, [r7, #8]
 802cce2:	015a      	lsls	r2, r3, #5
 802cce4:	68fb      	ldr	r3, [r7, #12]
 802cce6:	4413      	add	r3, r2
 802cce8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802ccec:	681a      	ldr	r2, [r3, #0]
 802ccee:	68bb      	ldr	r3, [r7, #8]
 802ccf0:	0159      	lsls	r1, r3, #5
 802ccf2:	68fb      	ldr	r3, [r7, #12]
 802ccf4:	440b      	add	r3, r1
 802ccf6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802ccfa:	4619      	mov	r1, r3
 802ccfc:	4b05      	ldr	r3, [pc, #20]	; (802cd14 <USB_DeactivateEndpoint+0x1b4>)
 802ccfe:	4013      	ands	r3, r2
 802cd00:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 802cd02:	2300      	movs	r3, #0
}
 802cd04:	4618      	mov	r0, r3
 802cd06:	3714      	adds	r7, #20
 802cd08:	46bd      	mov	sp, r7
 802cd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802cd0e:	4770      	bx	lr
 802cd10:	ec337800 	.word	0xec337800
 802cd14:	eff37800 	.word	0xeff37800

0802cd18 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 802cd18:	b580      	push	{r7, lr}
 802cd1a:	b08a      	sub	sp, #40	; 0x28
 802cd1c:	af02      	add	r7, sp, #8
 802cd1e:	60f8      	str	r0, [r7, #12]
 802cd20:	60b9      	str	r1, [r7, #8]
 802cd22:	4613      	mov	r3, r2
 802cd24:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802cd26:	68fb      	ldr	r3, [r7, #12]
 802cd28:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 802cd2a:	68bb      	ldr	r3, [r7, #8]
 802cd2c:	781b      	ldrb	r3, [r3, #0]
 802cd2e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 802cd30:	68bb      	ldr	r3, [r7, #8]
 802cd32:	785b      	ldrb	r3, [r3, #1]
 802cd34:	2b01      	cmp	r3, #1
 802cd36:	f040 815c 	bne.w	802cff2 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 802cd3a:	68bb      	ldr	r3, [r7, #8]
 802cd3c:	695b      	ldr	r3, [r3, #20]
 802cd3e:	2b00      	cmp	r3, #0
 802cd40:	d132      	bne.n	802cda8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 802cd42:	69bb      	ldr	r3, [r7, #24]
 802cd44:	015a      	lsls	r2, r3, #5
 802cd46:	69fb      	ldr	r3, [r7, #28]
 802cd48:	4413      	add	r3, r2
 802cd4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cd4e:	691b      	ldr	r3, [r3, #16]
 802cd50:	69ba      	ldr	r2, [r7, #24]
 802cd52:	0151      	lsls	r1, r2, #5
 802cd54:	69fa      	ldr	r2, [r7, #28]
 802cd56:	440a      	add	r2, r1
 802cd58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802cd5c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 802cd60:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 802cd64:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 802cd66:	69bb      	ldr	r3, [r7, #24]
 802cd68:	015a      	lsls	r2, r3, #5
 802cd6a:	69fb      	ldr	r3, [r7, #28]
 802cd6c:	4413      	add	r3, r2
 802cd6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cd72:	691b      	ldr	r3, [r3, #16]
 802cd74:	69ba      	ldr	r2, [r7, #24]
 802cd76:	0151      	lsls	r1, r2, #5
 802cd78:	69fa      	ldr	r2, [r7, #28]
 802cd7a:	440a      	add	r2, r1
 802cd7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802cd80:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 802cd84:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 802cd86:	69bb      	ldr	r3, [r7, #24]
 802cd88:	015a      	lsls	r2, r3, #5
 802cd8a:	69fb      	ldr	r3, [r7, #28]
 802cd8c:	4413      	add	r3, r2
 802cd8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cd92:	691b      	ldr	r3, [r3, #16]
 802cd94:	69ba      	ldr	r2, [r7, #24]
 802cd96:	0151      	lsls	r1, r2, #5
 802cd98:	69fa      	ldr	r2, [r7, #28]
 802cd9a:	440a      	add	r2, r1
 802cd9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802cda0:	0cdb      	lsrs	r3, r3, #19
 802cda2:	04db      	lsls	r3, r3, #19
 802cda4:	6113      	str	r3, [r2, #16]
 802cda6:	e074      	b.n	802ce92 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 802cda8:	69bb      	ldr	r3, [r7, #24]
 802cdaa:	015a      	lsls	r2, r3, #5
 802cdac:	69fb      	ldr	r3, [r7, #28]
 802cdae:	4413      	add	r3, r2
 802cdb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cdb4:	691b      	ldr	r3, [r3, #16]
 802cdb6:	69ba      	ldr	r2, [r7, #24]
 802cdb8:	0151      	lsls	r1, r2, #5
 802cdba:	69fa      	ldr	r2, [r7, #28]
 802cdbc:	440a      	add	r2, r1
 802cdbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802cdc2:	0cdb      	lsrs	r3, r3, #19
 802cdc4:	04db      	lsls	r3, r3, #19
 802cdc6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 802cdc8:	69bb      	ldr	r3, [r7, #24]
 802cdca:	015a      	lsls	r2, r3, #5
 802cdcc:	69fb      	ldr	r3, [r7, #28]
 802cdce:	4413      	add	r3, r2
 802cdd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cdd4:	691b      	ldr	r3, [r3, #16]
 802cdd6:	69ba      	ldr	r2, [r7, #24]
 802cdd8:	0151      	lsls	r1, r2, #5
 802cdda:	69fa      	ldr	r2, [r7, #28]
 802cddc:	440a      	add	r2, r1
 802cdde:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802cde2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 802cde6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 802cdea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 802cdec:	69bb      	ldr	r3, [r7, #24]
 802cdee:	015a      	lsls	r2, r3, #5
 802cdf0:	69fb      	ldr	r3, [r7, #28]
 802cdf2:	4413      	add	r3, r2
 802cdf4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cdf8:	691a      	ldr	r2, [r3, #16]
 802cdfa:	68bb      	ldr	r3, [r7, #8]
 802cdfc:	6959      	ldr	r1, [r3, #20]
 802cdfe:	68bb      	ldr	r3, [r7, #8]
 802ce00:	689b      	ldr	r3, [r3, #8]
 802ce02:	440b      	add	r3, r1
 802ce04:	1e59      	subs	r1, r3, #1
 802ce06:	68bb      	ldr	r3, [r7, #8]
 802ce08:	689b      	ldr	r3, [r3, #8]
 802ce0a:	fbb1 f3f3 	udiv	r3, r1, r3
 802ce0e:	04d9      	lsls	r1, r3, #19
 802ce10:	4b9d      	ldr	r3, [pc, #628]	; (802d088 <USB_EPStartXfer+0x370>)
 802ce12:	400b      	ands	r3, r1
 802ce14:	69b9      	ldr	r1, [r7, #24]
 802ce16:	0148      	lsls	r0, r1, #5
 802ce18:	69f9      	ldr	r1, [r7, #28]
 802ce1a:	4401      	add	r1, r0
 802ce1c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 802ce20:	4313      	orrs	r3, r2
 802ce22:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 802ce24:	69bb      	ldr	r3, [r7, #24]
 802ce26:	015a      	lsls	r2, r3, #5
 802ce28:	69fb      	ldr	r3, [r7, #28]
 802ce2a:	4413      	add	r3, r2
 802ce2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802ce30:	691a      	ldr	r2, [r3, #16]
 802ce32:	68bb      	ldr	r3, [r7, #8]
 802ce34:	695b      	ldr	r3, [r3, #20]
 802ce36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 802ce3a:	69b9      	ldr	r1, [r7, #24]
 802ce3c:	0148      	lsls	r0, r1, #5
 802ce3e:	69f9      	ldr	r1, [r7, #28]
 802ce40:	4401      	add	r1, r0
 802ce42:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 802ce46:	4313      	orrs	r3, r2
 802ce48:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 802ce4a:	68bb      	ldr	r3, [r7, #8]
 802ce4c:	78db      	ldrb	r3, [r3, #3]
 802ce4e:	2b01      	cmp	r3, #1
 802ce50:	d11f      	bne.n	802ce92 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 802ce52:	69bb      	ldr	r3, [r7, #24]
 802ce54:	015a      	lsls	r2, r3, #5
 802ce56:	69fb      	ldr	r3, [r7, #28]
 802ce58:	4413      	add	r3, r2
 802ce5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802ce5e:	691b      	ldr	r3, [r3, #16]
 802ce60:	69ba      	ldr	r2, [r7, #24]
 802ce62:	0151      	lsls	r1, r2, #5
 802ce64:	69fa      	ldr	r2, [r7, #28]
 802ce66:	440a      	add	r2, r1
 802ce68:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802ce6c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 802ce70:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 802ce72:	69bb      	ldr	r3, [r7, #24]
 802ce74:	015a      	lsls	r2, r3, #5
 802ce76:	69fb      	ldr	r3, [r7, #28]
 802ce78:	4413      	add	r3, r2
 802ce7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802ce7e:	691b      	ldr	r3, [r3, #16]
 802ce80:	69ba      	ldr	r2, [r7, #24]
 802ce82:	0151      	lsls	r1, r2, #5
 802ce84:	69fa      	ldr	r2, [r7, #28]
 802ce86:	440a      	add	r2, r1
 802ce88:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802ce8c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 802ce90:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 802ce92:	79fb      	ldrb	r3, [r7, #7]
 802ce94:	2b01      	cmp	r3, #1
 802ce96:	d14b      	bne.n	802cf30 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 802ce98:	68bb      	ldr	r3, [r7, #8]
 802ce9a:	691b      	ldr	r3, [r3, #16]
 802ce9c:	2b00      	cmp	r3, #0
 802ce9e:	d009      	beq.n	802ceb4 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 802cea0:	69bb      	ldr	r3, [r7, #24]
 802cea2:	015a      	lsls	r2, r3, #5
 802cea4:	69fb      	ldr	r3, [r7, #28]
 802cea6:	4413      	add	r3, r2
 802cea8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802ceac:	461a      	mov	r2, r3
 802ceae:	68bb      	ldr	r3, [r7, #8]
 802ceb0:	691b      	ldr	r3, [r3, #16]
 802ceb2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 802ceb4:	68bb      	ldr	r3, [r7, #8]
 802ceb6:	78db      	ldrb	r3, [r3, #3]
 802ceb8:	2b01      	cmp	r3, #1
 802ceba:	d128      	bne.n	802cf0e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 802cebc:	69fb      	ldr	r3, [r7, #28]
 802cebe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802cec2:	689b      	ldr	r3, [r3, #8]
 802cec4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802cec8:	2b00      	cmp	r3, #0
 802ceca:	d110      	bne.n	802ceee <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 802cecc:	69bb      	ldr	r3, [r7, #24]
 802cece:	015a      	lsls	r2, r3, #5
 802ced0:	69fb      	ldr	r3, [r7, #28]
 802ced2:	4413      	add	r3, r2
 802ced4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802ced8:	681b      	ldr	r3, [r3, #0]
 802ceda:	69ba      	ldr	r2, [r7, #24]
 802cedc:	0151      	lsls	r1, r2, #5
 802cede:	69fa      	ldr	r2, [r7, #28]
 802cee0:	440a      	add	r2, r1
 802cee2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802cee6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 802ceea:	6013      	str	r3, [r2, #0]
 802ceec:	e00f      	b.n	802cf0e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 802ceee:	69bb      	ldr	r3, [r7, #24]
 802cef0:	015a      	lsls	r2, r3, #5
 802cef2:	69fb      	ldr	r3, [r7, #28]
 802cef4:	4413      	add	r3, r2
 802cef6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cefa:	681b      	ldr	r3, [r3, #0]
 802cefc:	69ba      	ldr	r2, [r7, #24]
 802cefe:	0151      	lsls	r1, r2, #5
 802cf00:	69fa      	ldr	r2, [r7, #28]
 802cf02:	440a      	add	r2, r1
 802cf04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802cf08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802cf0c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 802cf0e:	69bb      	ldr	r3, [r7, #24]
 802cf10:	015a      	lsls	r2, r3, #5
 802cf12:	69fb      	ldr	r3, [r7, #28]
 802cf14:	4413      	add	r3, r2
 802cf16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cf1a:	681b      	ldr	r3, [r3, #0]
 802cf1c:	69ba      	ldr	r2, [r7, #24]
 802cf1e:	0151      	lsls	r1, r2, #5
 802cf20:	69fa      	ldr	r2, [r7, #28]
 802cf22:	440a      	add	r2, r1
 802cf24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802cf28:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 802cf2c:	6013      	str	r3, [r2, #0]
 802cf2e:	e12f      	b.n	802d190 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 802cf30:	69bb      	ldr	r3, [r7, #24]
 802cf32:	015a      	lsls	r2, r3, #5
 802cf34:	69fb      	ldr	r3, [r7, #28]
 802cf36:	4413      	add	r3, r2
 802cf38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cf3c:	681b      	ldr	r3, [r3, #0]
 802cf3e:	69ba      	ldr	r2, [r7, #24]
 802cf40:	0151      	lsls	r1, r2, #5
 802cf42:	69fa      	ldr	r2, [r7, #28]
 802cf44:	440a      	add	r2, r1
 802cf46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802cf4a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 802cf4e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 802cf50:	68bb      	ldr	r3, [r7, #8]
 802cf52:	78db      	ldrb	r3, [r3, #3]
 802cf54:	2b01      	cmp	r3, #1
 802cf56:	d015      	beq.n	802cf84 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 802cf58:	68bb      	ldr	r3, [r7, #8]
 802cf5a:	695b      	ldr	r3, [r3, #20]
 802cf5c:	2b00      	cmp	r3, #0
 802cf5e:	f000 8117 	beq.w	802d190 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 802cf62:	69fb      	ldr	r3, [r7, #28]
 802cf64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802cf68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 802cf6a:	68bb      	ldr	r3, [r7, #8]
 802cf6c:	781b      	ldrb	r3, [r3, #0]
 802cf6e:	f003 030f 	and.w	r3, r3, #15
 802cf72:	2101      	movs	r1, #1
 802cf74:	fa01 f303 	lsl.w	r3, r1, r3
 802cf78:	69f9      	ldr	r1, [r7, #28]
 802cf7a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802cf7e:	4313      	orrs	r3, r2
 802cf80:	634b      	str	r3, [r1, #52]	; 0x34
 802cf82:	e105      	b.n	802d190 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 802cf84:	69fb      	ldr	r3, [r7, #28]
 802cf86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802cf8a:	689b      	ldr	r3, [r3, #8]
 802cf8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802cf90:	2b00      	cmp	r3, #0
 802cf92:	d110      	bne.n	802cfb6 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 802cf94:	69bb      	ldr	r3, [r7, #24]
 802cf96:	015a      	lsls	r2, r3, #5
 802cf98:	69fb      	ldr	r3, [r7, #28]
 802cf9a:	4413      	add	r3, r2
 802cf9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cfa0:	681b      	ldr	r3, [r3, #0]
 802cfa2:	69ba      	ldr	r2, [r7, #24]
 802cfa4:	0151      	lsls	r1, r2, #5
 802cfa6:	69fa      	ldr	r2, [r7, #28]
 802cfa8:	440a      	add	r2, r1
 802cfaa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802cfae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 802cfb2:	6013      	str	r3, [r2, #0]
 802cfb4:	e00f      	b.n	802cfd6 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 802cfb6:	69bb      	ldr	r3, [r7, #24]
 802cfb8:	015a      	lsls	r2, r3, #5
 802cfba:	69fb      	ldr	r3, [r7, #28]
 802cfbc:	4413      	add	r3, r2
 802cfbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cfc2:	681b      	ldr	r3, [r3, #0]
 802cfc4:	69ba      	ldr	r2, [r7, #24]
 802cfc6:	0151      	lsls	r1, r2, #5
 802cfc8:	69fa      	ldr	r2, [r7, #28]
 802cfca:	440a      	add	r2, r1
 802cfcc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802cfd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802cfd4:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 802cfd6:	68bb      	ldr	r3, [r7, #8]
 802cfd8:	68d9      	ldr	r1, [r3, #12]
 802cfda:	68bb      	ldr	r3, [r7, #8]
 802cfdc:	781a      	ldrb	r2, [r3, #0]
 802cfde:	68bb      	ldr	r3, [r7, #8]
 802cfe0:	695b      	ldr	r3, [r3, #20]
 802cfe2:	b298      	uxth	r0, r3
 802cfe4:	79fb      	ldrb	r3, [r7, #7]
 802cfe6:	9300      	str	r3, [sp, #0]
 802cfe8:	4603      	mov	r3, r0
 802cfea:	68f8      	ldr	r0, [r7, #12]
 802cfec:	f000 fa2b 	bl	802d446 <USB_WritePacket>
 802cff0:	e0ce      	b.n	802d190 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 802cff2:	69bb      	ldr	r3, [r7, #24]
 802cff4:	015a      	lsls	r2, r3, #5
 802cff6:	69fb      	ldr	r3, [r7, #28]
 802cff8:	4413      	add	r3, r2
 802cffa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802cffe:	691b      	ldr	r3, [r3, #16]
 802d000:	69ba      	ldr	r2, [r7, #24]
 802d002:	0151      	lsls	r1, r2, #5
 802d004:	69fa      	ldr	r2, [r7, #28]
 802d006:	440a      	add	r2, r1
 802d008:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d00c:	0cdb      	lsrs	r3, r3, #19
 802d00e:	04db      	lsls	r3, r3, #19
 802d010:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 802d012:	69bb      	ldr	r3, [r7, #24]
 802d014:	015a      	lsls	r2, r3, #5
 802d016:	69fb      	ldr	r3, [r7, #28]
 802d018:	4413      	add	r3, r2
 802d01a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d01e:	691b      	ldr	r3, [r3, #16]
 802d020:	69ba      	ldr	r2, [r7, #24]
 802d022:	0151      	lsls	r1, r2, #5
 802d024:	69fa      	ldr	r2, [r7, #28]
 802d026:	440a      	add	r2, r1
 802d028:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d02c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 802d030:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 802d034:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 802d036:	68bb      	ldr	r3, [r7, #8]
 802d038:	695b      	ldr	r3, [r3, #20]
 802d03a:	2b00      	cmp	r3, #0
 802d03c:	d126      	bne.n	802d08c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 802d03e:	69bb      	ldr	r3, [r7, #24]
 802d040:	015a      	lsls	r2, r3, #5
 802d042:	69fb      	ldr	r3, [r7, #28]
 802d044:	4413      	add	r3, r2
 802d046:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d04a:	691a      	ldr	r2, [r3, #16]
 802d04c:	68bb      	ldr	r3, [r7, #8]
 802d04e:	689b      	ldr	r3, [r3, #8]
 802d050:	f3c3 0312 	ubfx	r3, r3, #0, #19
 802d054:	69b9      	ldr	r1, [r7, #24]
 802d056:	0148      	lsls	r0, r1, #5
 802d058:	69f9      	ldr	r1, [r7, #28]
 802d05a:	4401      	add	r1, r0
 802d05c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 802d060:	4313      	orrs	r3, r2
 802d062:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 802d064:	69bb      	ldr	r3, [r7, #24]
 802d066:	015a      	lsls	r2, r3, #5
 802d068:	69fb      	ldr	r3, [r7, #28]
 802d06a:	4413      	add	r3, r2
 802d06c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d070:	691b      	ldr	r3, [r3, #16]
 802d072:	69ba      	ldr	r2, [r7, #24]
 802d074:	0151      	lsls	r1, r2, #5
 802d076:	69fa      	ldr	r2, [r7, #28]
 802d078:	440a      	add	r2, r1
 802d07a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d07e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 802d082:	6113      	str	r3, [r2, #16]
 802d084:	e036      	b.n	802d0f4 <USB_EPStartXfer+0x3dc>
 802d086:	bf00      	nop
 802d088:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 802d08c:	68bb      	ldr	r3, [r7, #8]
 802d08e:	695a      	ldr	r2, [r3, #20]
 802d090:	68bb      	ldr	r3, [r7, #8]
 802d092:	689b      	ldr	r3, [r3, #8]
 802d094:	4413      	add	r3, r2
 802d096:	1e5a      	subs	r2, r3, #1
 802d098:	68bb      	ldr	r3, [r7, #8]
 802d09a:	689b      	ldr	r3, [r3, #8]
 802d09c:	fbb2 f3f3 	udiv	r3, r2, r3
 802d0a0:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 802d0a2:	69bb      	ldr	r3, [r7, #24]
 802d0a4:	015a      	lsls	r2, r3, #5
 802d0a6:	69fb      	ldr	r3, [r7, #28]
 802d0a8:	4413      	add	r3, r2
 802d0aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d0ae:	691a      	ldr	r2, [r3, #16]
 802d0b0:	8afb      	ldrh	r3, [r7, #22]
 802d0b2:	04d9      	lsls	r1, r3, #19
 802d0b4:	4b39      	ldr	r3, [pc, #228]	; (802d19c <USB_EPStartXfer+0x484>)
 802d0b6:	400b      	ands	r3, r1
 802d0b8:	69b9      	ldr	r1, [r7, #24]
 802d0ba:	0148      	lsls	r0, r1, #5
 802d0bc:	69f9      	ldr	r1, [r7, #28]
 802d0be:	4401      	add	r1, r0
 802d0c0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 802d0c4:	4313      	orrs	r3, r2
 802d0c6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 802d0c8:	69bb      	ldr	r3, [r7, #24]
 802d0ca:	015a      	lsls	r2, r3, #5
 802d0cc:	69fb      	ldr	r3, [r7, #28]
 802d0ce:	4413      	add	r3, r2
 802d0d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d0d4:	691a      	ldr	r2, [r3, #16]
 802d0d6:	68bb      	ldr	r3, [r7, #8]
 802d0d8:	689b      	ldr	r3, [r3, #8]
 802d0da:	8af9      	ldrh	r1, [r7, #22]
 802d0dc:	fb01 f303 	mul.w	r3, r1, r3
 802d0e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 802d0e4:	69b9      	ldr	r1, [r7, #24]
 802d0e6:	0148      	lsls	r0, r1, #5
 802d0e8:	69f9      	ldr	r1, [r7, #28]
 802d0ea:	4401      	add	r1, r0
 802d0ec:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 802d0f0:	4313      	orrs	r3, r2
 802d0f2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 802d0f4:	79fb      	ldrb	r3, [r7, #7]
 802d0f6:	2b01      	cmp	r3, #1
 802d0f8:	d10d      	bne.n	802d116 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 802d0fa:	68bb      	ldr	r3, [r7, #8]
 802d0fc:	68db      	ldr	r3, [r3, #12]
 802d0fe:	2b00      	cmp	r3, #0
 802d100:	d009      	beq.n	802d116 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 802d102:	68bb      	ldr	r3, [r7, #8]
 802d104:	68d9      	ldr	r1, [r3, #12]
 802d106:	69bb      	ldr	r3, [r7, #24]
 802d108:	015a      	lsls	r2, r3, #5
 802d10a:	69fb      	ldr	r3, [r7, #28]
 802d10c:	4413      	add	r3, r2
 802d10e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d112:	460a      	mov	r2, r1
 802d114:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 802d116:	68bb      	ldr	r3, [r7, #8]
 802d118:	78db      	ldrb	r3, [r3, #3]
 802d11a:	2b01      	cmp	r3, #1
 802d11c:	d128      	bne.n	802d170 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 802d11e:	69fb      	ldr	r3, [r7, #28]
 802d120:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d124:	689b      	ldr	r3, [r3, #8]
 802d126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802d12a:	2b00      	cmp	r3, #0
 802d12c:	d110      	bne.n	802d150 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 802d12e:	69bb      	ldr	r3, [r7, #24]
 802d130:	015a      	lsls	r2, r3, #5
 802d132:	69fb      	ldr	r3, [r7, #28]
 802d134:	4413      	add	r3, r2
 802d136:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d13a:	681b      	ldr	r3, [r3, #0]
 802d13c:	69ba      	ldr	r2, [r7, #24]
 802d13e:	0151      	lsls	r1, r2, #5
 802d140:	69fa      	ldr	r2, [r7, #28]
 802d142:	440a      	add	r2, r1
 802d144:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d148:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 802d14c:	6013      	str	r3, [r2, #0]
 802d14e:	e00f      	b.n	802d170 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 802d150:	69bb      	ldr	r3, [r7, #24]
 802d152:	015a      	lsls	r2, r3, #5
 802d154:	69fb      	ldr	r3, [r7, #28]
 802d156:	4413      	add	r3, r2
 802d158:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d15c:	681b      	ldr	r3, [r3, #0]
 802d15e:	69ba      	ldr	r2, [r7, #24]
 802d160:	0151      	lsls	r1, r2, #5
 802d162:	69fa      	ldr	r2, [r7, #28]
 802d164:	440a      	add	r2, r1
 802d166:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d16a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802d16e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 802d170:	69bb      	ldr	r3, [r7, #24]
 802d172:	015a      	lsls	r2, r3, #5
 802d174:	69fb      	ldr	r3, [r7, #28]
 802d176:	4413      	add	r3, r2
 802d178:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d17c:	681b      	ldr	r3, [r3, #0]
 802d17e:	69ba      	ldr	r2, [r7, #24]
 802d180:	0151      	lsls	r1, r2, #5
 802d182:	69fa      	ldr	r2, [r7, #28]
 802d184:	440a      	add	r2, r1
 802d186:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d18a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 802d18e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 802d190:	2300      	movs	r3, #0
}
 802d192:	4618      	mov	r0, r3
 802d194:	3720      	adds	r7, #32
 802d196:	46bd      	mov	sp, r7
 802d198:	bd80      	pop	{r7, pc}
 802d19a:	bf00      	nop
 802d19c:	1ff80000 	.word	0x1ff80000

0802d1a0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 802d1a0:	b480      	push	{r7}
 802d1a2:	b087      	sub	sp, #28
 802d1a4:	af00      	add	r7, sp, #0
 802d1a6:	60f8      	str	r0, [r7, #12]
 802d1a8:	60b9      	str	r1, [r7, #8]
 802d1aa:	4613      	mov	r3, r2
 802d1ac:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d1ae:	68fb      	ldr	r3, [r7, #12]
 802d1b0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 802d1b2:	68bb      	ldr	r3, [r7, #8]
 802d1b4:	781b      	ldrb	r3, [r3, #0]
 802d1b6:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 802d1b8:	68bb      	ldr	r3, [r7, #8]
 802d1ba:	785b      	ldrb	r3, [r3, #1]
 802d1bc:	2b01      	cmp	r3, #1
 802d1be:	f040 80cd 	bne.w	802d35c <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 802d1c2:	68bb      	ldr	r3, [r7, #8]
 802d1c4:	695b      	ldr	r3, [r3, #20]
 802d1c6:	2b00      	cmp	r3, #0
 802d1c8:	d132      	bne.n	802d230 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 802d1ca:	693b      	ldr	r3, [r7, #16]
 802d1cc:	015a      	lsls	r2, r3, #5
 802d1ce:	697b      	ldr	r3, [r7, #20]
 802d1d0:	4413      	add	r3, r2
 802d1d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d1d6:	691b      	ldr	r3, [r3, #16]
 802d1d8:	693a      	ldr	r2, [r7, #16]
 802d1da:	0151      	lsls	r1, r2, #5
 802d1dc:	697a      	ldr	r2, [r7, #20]
 802d1de:	440a      	add	r2, r1
 802d1e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d1e4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 802d1e8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 802d1ec:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 802d1ee:	693b      	ldr	r3, [r7, #16]
 802d1f0:	015a      	lsls	r2, r3, #5
 802d1f2:	697b      	ldr	r3, [r7, #20]
 802d1f4:	4413      	add	r3, r2
 802d1f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d1fa:	691b      	ldr	r3, [r3, #16]
 802d1fc:	693a      	ldr	r2, [r7, #16]
 802d1fe:	0151      	lsls	r1, r2, #5
 802d200:	697a      	ldr	r2, [r7, #20]
 802d202:	440a      	add	r2, r1
 802d204:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d208:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 802d20c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 802d20e:	693b      	ldr	r3, [r7, #16]
 802d210:	015a      	lsls	r2, r3, #5
 802d212:	697b      	ldr	r3, [r7, #20]
 802d214:	4413      	add	r3, r2
 802d216:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d21a:	691b      	ldr	r3, [r3, #16]
 802d21c:	693a      	ldr	r2, [r7, #16]
 802d21e:	0151      	lsls	r1, r2, #5
 802d220:	697a      	ldr	r2, [r7, #20]
 802d222:	440a      	add	r2, r1
 802d224:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d228:	0cdb      	lsrs	r3, r3, #19
 802d22a:	04db      	lsls	r3, r3, #19
 802d22c:	6113      	str	r3, [r2, #16]
 802d22e:	e04e      	b.n	802d2ce <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 802d230:	693b      	ldr	r3, [r7, #16]
 802d232:	015a      	lsls	r2, r3, #5
 802d234:	697b      	ldr	r3, [r7, #20]
 802d236:	4413      	add	r3, r2
 802d238:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d23c:	691b      	ldr	r3, [r3, #16]
 802d23e:	693a      	ldr	r2, [r7, #16]
 802d240:	0151      	lsls	r1, r2, #5
 802d242:	697a      	ldr	r2, [r7, #20]
 802d244:	440a      	add	r2, r1
 802d246:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d24a:	0cdb      	lsrs	r3, r3, #19
 802d24c:	04db      	lsls	r3, r3, #19
 802d24e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 802d250:	693b      	ldr	r3, [r7, #16]
 802d252:	015a      	lsls	r2, r3, #5
 802d254:	697b      	ldr	r3, [r7, #20]
 802d256:	4413      	add	r3, r2
 802d258:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d25c:	691b      	ldr	r3, [r3, #16]
 802d25e:	693a      	ldr	r2, [r7, #16]
 802d260:	0151      	lsls	r1, r2, #5
 802d262:	697a      	ldr	r2, [r7, #20]
 802d264:	440a      	add	r2, r1
 802d266:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d26a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 802d26e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 802d272:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 802d274:	68bb      	ldr	r3, [r7, #8]
 802d276:	695a      	ldr	r2, [r3, #20]
 802d278:	68bb      	ldr	r3, [r7, #8]
 802d27a:	689b      	ldr	r3, [r3, #8]
 802d27c:	429a      	cmp	r2, r3
 802d27e:	d903      	bls.n	802d288 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 802d280:	68bb      	ldr	r3, [r7, #8]
 802d282:	689a      	ldr	r2, [r3, #8]
 802d284:	68bb      	ldr	r3, [r7, #8]
 802d286:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 802d288:	693b      	ldr	r3, [r7, #16]
 802d28a:	015a      	lsls	r2, r3, #5
 802d28c:	697b      	ldr	r3, [r7, #20]
 802d28e:	4413      	add	r3, r2
 802d290:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d294:	691b      	ldr	r3, [r3, #16]
 802d296:	693a      	ldr	r2, [r7, #16]
 802d298:	0151      	lsls	r1, r2, #5
 802d29a:	697a      	ldr	r2, [r7, #20]
 802d29c:	440a      	add	r2, r1
 802d29e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d2a2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 802d2a6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 802d2a8:	693b      	ldr	r3, [r7, #16]
 802d2aa:	015a      	lsls	r2, r3, #5
 802d2ac:	697b      	ldr	r3, [r7, #20]
 802d2ae:	4413      	add	r3, r2
 802d2b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d2b4:	691a      	ldr	r2, [r3, #16]
 802d2b6:	68bb      	ldr	r3, [r7, #8]
 802d2b8:	695b      	ldr	r3, [r3, #20]
 802d2ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 802d2be:	6939      	ldr	r1, [r7, #16]
 802d2c0:	0148      	lsls	r0, r1, #5
 802d2c2:	6979      	ldr	r1, [r7, #20]
 802d2c4:	4401      	add	r1, r0
 802d2c6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 802d2ca:	4313      	orrs	r3, r2
 802d2cc:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 802d2ce:	79fb      	ldrb	r3, [r7, #7]
 802d2d0:	2b01      	cmp	r3, #1
 802d2d2:	d11e      	bne.n	802d312 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 802d2d4:	68bb      	ldr	r3, [r7, #8]
 802d2d6:	691b      	ldr	r3, [r3, #16]
 802d2d8:	2b00      	cmp	r3, #0
 802d2da:	d009      	beq.n	802d2f0 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 802d2dc:	693b      	ldr	r3, [r7, #16]
 802d2de:	015a      	lsls	r2, r3, #5
 802d2e0:	697b      	ldr	r3, [r7, #20]
 802d2e2:	4413      	add	r3, r2
 802d2e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d2e8:	461a      	mov	r2, r3
 802d2ea:	68bb      	ldr	r3, [r7, #8]
 802d2ec:	691b      	ldr	r3, [r3, #16]
 802d2ee:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 802d2f0:	693b      	ldr	r3, [r7, #16]
 802d2f2:	015a      	lsls	r2, r3, #5
 802d2f4:	697b      	ldr	r3, [r7, #20]
 802d2f6:	4413      	add	r3, r2
 802d2f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d2fc:	681b      	ldr	r3, [r3, #0]
 802d2fe:	693a      	ldr	r2, [r7, #16]
 802d300:	0151      	lsls	r1, r2, #5
 802d302:	697a      	ldr	r2, [r7, #20]
 802d304:	440a      	add	r2, r1
 802d306:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d30a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 802d30e:	6013      	str	r3, [r2, #0]
 802d310:	e092      	b.n	802d438 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 802d312:	693b      	ldr	r3, [r7, #16]
 802d314:	015a      	lsls	r2, r3, #5
 802d316:	697b      	ldr	r3, [r7, #20]
 802d318:	4413      	add	r3, r2
 802d31a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d31e:	681b      	ldr	r3, [r3, #0]
 802d320:	693a      	ldr	r2, [r7, #16]
 802d322:	0151      	lsls	r1, r2, #5
 802d324:	697a      	ldr	r2, [r7, #20]
 802d326:	440a      	add	r2, r1
 802d328:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d32c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 802d330:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 802d332:	68bb      	ldr	r3, [r7, #8]
 802d334:	695b      	ldr	r3, [r3, #20]
 802d336:	2b00      	cmp	r3, #0
 802d338:	d07e      	beq.n	802d438 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 802d33a:	697b      	ldr	r3, [r7, #20]
 802d33c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d340:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 802d342:	68bb      	ldr	r3, [r7, #8]
 802d344:	781b      	ldrb	r3, [r3, #0]
 802d346:	f003 030f 	and.w	r3, r3, #15
 802d34a:	2101      	movs	r1, #1
 802d34c:	fa01 f303 	lsl.w	r3, r1, r3
 802d350:	6979      	ldr	r1, [r7, #20]
 802d352:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802d356:	4313      	orrs	r3, r2
 802d358:	634b      	str	r3, [r1, #52]	; 0x34
 802d35a:	e06d      	b.n	802d438 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 802d35c:	693b      	ldr	r3, [r7, #16]
 802d35e:	015a      	lsls	r2, r3, #5
 802d360:	697b      	ldr	r3, [r7, #20]
 802d362:	4413      	add	r3, r2
 802d364:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d368:	691b      	ldr	r3, [r3, #16]
 802d36a:	693a      	ldr	r2, [r7, #16]
 802d36c:	0151      	lsls	r1, r2, #5
 802d36e:	697a      	ldr	r2, [r7, #20]
 802d370:	440a      	add	r2, r1
 802d372:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d376:	0cdb      	lsrs	r3, r3, #19
 802d378:	04db      	lsls	r3, r3, #19
 802d37a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 802d37c:	693b      	ldr	r3, [r7, #16]
 802d37e:	015a      	lsls	r2, r3, #5
 802d380:	697b      	ldr	r3, [r7, #20]
 802d382:	4413      	add	r3, r2
 802d384:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d388:	691b      	ldr	r3, [r3, #16]
 802d38a:	693a      	ldr	r2, [r7, #16]
 802d38c:	0151      	lsls	r1, r2, #5
 802d38e:	697a      	ldr	r2, [r7, #20]
 802d390:	440a      	add	r2, r1
 802d392:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d396:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 802d39a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 802d39e:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 802d3a0:	68bb      	ldr	r3, [r7, #8]
 802d3a2:	695b      	ldr	r3, [r3, #20]
 802d3a4:	2b00      	cmp	r3, #0
 802d3a6:	d003      	beq.n	802d3b0 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 802d3a8:	68bb      	ldr	r3, [r7, #8]
 802d3aa:	689a      	ldr	r2, [r3, #8]
 802d3ac:	68bb      	ldr	r3, [r7, #8]
 802d3ae:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 802d3b0:	693b      	ldr	r3, [r7, #16]
 802d3b2:	015a      	lsls	r2, r3, #5
 802d3b4:	697b      	ldr	r3, [r7, #20]
 802d3b6:	4413      	add	r3, r2
 802d3b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d3bc:	691b      	ldr	r3, [r3, #16]
 802d3be:	693a      	ldr	r2, [r7, #16]
 802d3c0:	0151      	lsls	r1, r2, #5
 802d3c2:	697a      	ldr	r2, [r7, #20]
 802d3c4:	440a      	add	r2, r1
 802d3c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d3ca:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 802d3ce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 802d3d0:	693b      	ldr	r3, [r7, #16]
 802d3d2:	015a      	lsls	r2, r3, #5
 802d3d4:	697b      	ldr	r3, [r7, #20]
 802d3d6:	4413      	add	r3, r2
 802d3d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d3dc:	691a      	ldr	r2, [r3, #16]
 802d3de:	68bb      	ldr	r3, [r7, #8]
 802d3e0:	689b      	ldr	r3, [r3, #8]
 802d3e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 802d3e6:	6939      	ldr	r1, [r7, #16]
 802d3e8:	0148      	lsls	r0, r1, #5
 802d3ea:	6979      	ldr	r1, [r7, #20]
 802d3ec:	4401      	add	r1, r0
 802d3ee:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 802d3f2:	4313      	orrs	r3, r2
 802d3f4:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 802d3f6:	79fb      	ldrb	r3, [r7, #7]
 802d3f8:	2b01      	cmp	r3, #1
 802d3fa:	d10d      	bne.n	802d418 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 802d3fc:	68bb      	ldr	r3, [r7, #8]
 802d3fe:	68db      	ldr	r3, [r3, #12]
 802d400:	2b00      	cmp	r3, #0
 802d402:	d009      	beq.n	802d418 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 802d404:	68bb      	ldr	r3, [r7, #8]
 802d406:	68d9      	ldr	r1, [r3, #12]
 802d408:	693b      	ldr	r3, [r7, #16]
 802d40a:	015a      	lsls	r2, r3, #5
 802d40c:	697b      	ldr	r3, [r7, #20]
 802d40e:	4413      	add	r3, r2
 802d410:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d414:	460a      	mov	r2, r1
 802d416:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 802d418:	693b      	ldr	r3, [r7, #16]
 802d41a:	015a      	lsls	r2, r3, #5
 802d41c:	697b      	ldr	r3, [r7, #20]
 802d41e:	4413      	add	r3, r2
 802d420:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d424:	681b      	ldr	r3, [r3, #0]
 802d426:	693a      	ldr	r2, [r7, #16]
 802d428:	0151      	lsls	r1, r2, #5
 802d42a:	697a      	ldr	r2, [r7, #20]
 802d42c:	440a      	add	r2, r1
 802d42e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d432:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 802d436:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 802d438:	2300      	movs	r3, #0
}
 802d43a:	4618      	mov	r0, r3
 802d43c:	371c      	adds	r7, #28
 802d43e:	46bd      	mov	sp, r7
 802d440:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d444:	4770      	bx	lr

0802d446 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 802d446:	b480      	push	{r7}
 802d448:	b089      	sub	sp, #36	; 0x24
 802d44a:	af00      	add	r7, sp, #0
 802d44c:	60f8      	str	r0, [r7, #12]
 802d44e:	60b9      	str	r1, [r7, #8]
 802d450:	4611      	mov	r1, r2
 802d452:	461a      	mov	r2, r3
 802d454:	460b      	mov	r3, r1
 802d456:	71fb      	strb	r3, [r7, #7]
 802d458:	4613      	mov	r3, r2
 802d45a:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d45c:	68fb      	ldr	r3, [r7, #12]
 802d45e:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 802d460:	68bb      	ldr	r3, [r7, #8]
 802d462:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 802d464:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 802d468:	2b00      	cmp	r3, #0
 802d46a:	d11a      	bne.n	802d4a2 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 802d46c:	88bb      	ldrh	r3, [r7, #4]
 802d46e:	3303      	adds	r3, #3
 802d470:	089b      	lsrs	r3, r3, #2
 802d472:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 802d474:	2300      	movs	r3, #0
 802d476:	61bb      	str	r3, [r7, #24]
 802d478:	e00f      	b.n	802d49a <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 802d47a:	79fb      	ldrb	r3, [r7, #7]
 802d47c:	031a      	lsls	r2, r3, #12
 802d47e:	697b      	ldr	r3, [r7, #20]
 802d480:	4413      	add	r3, r2
 802d482:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 802d486:	461a      	mov	r2, r3
 802d488:	69fb      	ldr	r3, [r7, #28]
 802d48a:	681b      	ldr	r3, [r3, #0]
 802d48c:	6013      	str	r3, [r2, #0]
      pSrc++;
 802d48e:	69fb      	ldr	r3, [r7, #28]
 802d490:	3304      	adds	r3, #4
 802d492:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 802d494:	69bb      	ldr	r3, [r7, #24]
 802d496:	3301      	adds	r3, #1
 802d498:	61bb      	str	r3, [r7, #24]
 802d49a:	69ba      	ldr	r2, [r7, #24]
 802d49c:	693b      	ldr	r3, [r7, #16]
 802d49e:	429a      	cmp	r2, r3
 802d4a0:	d3eb      	bcc.n	802d47a <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 802d4a2:	2300      	movs	r3, #0
}
 802d4a4:	4618      	mov	r0, r3
 802d4a6:	3724      	adds	r7, #36	; 0x24
 802d4a8:	46bd      	mov	sp, r7
 802d4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d4ae:	4770      	bx	lr

0802d4b0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 802d4b0:	b480      	push	{r7}
 802d4b2:	b089      	sub	sp, #36	; 0x24
 802d4b4:	af00      	add	r7, sp, #0
 802d4b6:	60f8      	str	r0, [r7, #12]
 802d4b8:	60b9      	str	r1, [r7, #8]
 802d4ba:	4613      	mov	r3, r2
 802d4bc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d4be:	68fb      	ldr	r3, [r7, #12]
 802d4c0:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 802d4c2:	68bb      	ldr	r3, [r7, #8]
 802d4c4:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 802d4c6:	88fb      	ldrh	r3, [r7, #6]
 802d4c8:	3303      	adds	r3, #3
 802d4ca:	089b      	lsrs	r3, r3, #2
 802d4cc:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 802d4ce:	2300      	movs	r3, #0
 802d4d0:	61bb      	str	r3, [r7, #24]
 802d4d2:	e00b      	b.n	802d4ec <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 802d4d4:	697b      	ldr	r3, [r7, #20]
 802d4d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 802d4da:	681a      	ldr	r2, [r3, #0]
 802d4dc:	69fb      	ldr	r3, [r7, #28]
 802d4de:	601a      	str	r2, [r3, #0]
    pDest++;
 802d4e0:	69fb      	ldr	r3, [r7, #28]
 802d4e2:	3304      	adds	r3, #4
 802d4e4:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 802d4e6:	69bb      	ldr	r3, [r7, #24]
 802d4e8:	3301      	adds	r3, #1
 802d4ea:	61bb      	str	r3, [r7, #24]
 802d4ec:	69ba      	ldr	r2, [r7, #24]
 802d4ee:	693b      	ldr	r3, [r7, #16]
 802d4f0:	429a      	cmp	r2, r3
 802d4f2:	d3ef      	bcc.n	802d4d4 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 802d4f4:	69fb      	ldr	r3, [r7, #28]
}
 802d4f6:	4618      	mov	r0, r3
 802d4f8:	3724      	adds	r7, #36	; 0x24
 802d4fa:	46bd      	mov	sp, r7
 802d4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d500:	4770      	bx	lr

0802d502 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 802d502:	b480      	push	{r7}
 802d504:	b085      	sub	sp, #20
 802d506:	af00      	add	r7, sp, #0
 802d508:	6078      	str	r0, [r7, #4]
 802d50a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d50c:	687b      	ldr	r3, [r7, #4]
 802d50e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 802d510:	683b      	ldr	r3, [r7, #0]
 802d512:	781b      	ldrb	r3, [r3, #0]
 802d514:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 802d516:	683b      	ldr	r3, [r7, #0]
 802d518:	785b      	ldrb	r3, [r3, #1]
 802d51a:	2b01      	cmp	r3, #1
 802d51c:	d12c      	bne.n	802d578 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 802d51e:	68bb      	ldr	r3, [r7, #8]
 802d520:	015a      	lsls	r2, r3, #5
 802d522:	68fb      	ldr	r3, [r7, #12]
 802d524:	4413      	add	r3, r2
 802d526:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d52a:	681b      	ldr	r3, [r3, #0]
 802d52c:	2b00      	cmp	r3, #0
 802d52e:	db12      	blt.n	802d556 <USB_EPSetStall+0x54>
 802d530:	68bb      	ldr	r3, [r7, #8]
 802d532:	2b00      	cmp	r3, #0
 802d534:	d00f      	beq.n	802d556 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 802d536:	68bb      	ldr	r3, [r7, #8]
 802d538:	015a      	lsls	r2, r3, #5
 802d53a:	68fb      	ldr	r3, [r7, #12]
 802d53c:	4413      	add	r3, r2
 802d53e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d542:	681b      	ldr	r3, [r3, #0]
 802d544:	68ba      	ldr	r2, [r7, #8]
 802d546:	0151      	lsls	r1, r2, #5
 802d548:	68fa      	ldr	r2, [r7, #12]
 802d54a:	440a      	add	r2, r1
 802d54c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d550:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 802d554:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 802d556:	68bb      	ldr	r3, [r7, #8]
 802d558:	015a      	lsls	r2, r3, #5
 802d55a:	68fb      	ldr	r3, [r7, #12]
 802d55c:	4413      	add	r3, r2
 802d55e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d562:	681b      	ldr	r3, [r3, #0]
 802d564:	68ba      	ldr	r2, [r7, #8]
 802d566:	0151      	lsls	r1, r2, #5
 802d568:	68fa      	ldr	r2, [r7, #12]
 802d56a:	440a      	add	r2, r1
 802d56c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d570:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 802d574:	6013      	str	r3, [r2, #0]
 802d576:	e02b      	b.n	802d5d0 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 802d578:	68bb      	ldr	r3, [r7, #8]
 802d57a:	015a      	lsls	r2, r3, #5
 802d57c:	68fb      	ldr	r3, [r7, #12]
 802d57e:	4413      	add	r3, r2
 802d580:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d584:	681b      	ldr	r3, [r3, #0]
 802d586:	2b00      	cmp	r3, #0
 802d588:	db12      	blt.n	802d5b0 <USB_EPSetStall+0xae>
 802d58a:	68bb      	ldr	r3, [r7, #8]
 802d58c:	2b00      	cmp	r3, #0
 802d58e:	d00f      	beq.n	802d5b0 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 802d590:	68bb      	ldr	r3, [r7, #8]
 802d592:	015a      	lsls	r2, r3, #5
 802d594:	68fb      	ldr	r3, [r7, #12]
 802d596:	4413      	add	r3, r2
 802d598:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d59c:	681b      	ldr	r3, [r3, #0]
 802d59e:	68ba      	ldr	r2, [r7, #8]
 802d5a0:	0151      	lsls	r1, r2, #5
 802d5a2:	68fa      	ldr	r2, [r7, #12]
 802d5a4:	440a      	add	r2, r1
 802d5a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d5aa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 802d5ae:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 802d5b0:	68bb      	ldr	r3, [r7, #8]
 802d5b2:	015a      	lsls	r2, r3, #5
 802d5b4:	68fb      	ldr	r3, [r7, #12]
 802d5b6:	4413      	add	r3, r2
 802d5b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d5bc:	681b      	ldr	r3, [r3, #0]
 802d5be:	68ba      	ldr	r2, [r7, #8]
 802d5c0:	0151      	lsls	r1, r2, #5
 802d5c2:	68fa      	ldr	r2, [r7, #12]
 802d5c4:	440a      	add	r2, r1
 802d5c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d5ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 802d5ce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 802d5d0:	2300      	movs	r3, #0
}
 802d5d2:	4618      	mov	r0, r3
 802d5d4:	3714      	adds	r7, #20
 802d5d6:	46bd      	mov	sp, r7
 802d5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d5dc:	4770      	bx	lr

0802d5de <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 802d5de:	b480      	push	{r7}
 802d5e0:	b085      	sub	sp, #20
 802d5e2:	af00      	add	r7, sp, #0
 802d5e4:	6078      	str	r0, [r7, #4]
 802d5e6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d5e8:	687b      	ldr	r3, [r7, #4]
 802d5ea:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 802d5ec:	683b      	ldr	r3, [r7, #0]
 802d5ee:	781b      	ldrb	r3, [r3, #0]
 802d5f0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 802d5f2:	683b      	ldr	r3, [r7, #0]
 802d5f4:	785b      	ldrb	r3, [r3, #1]
 802d5f6:	2b01      	cmp	r3, #1
 802d5f8:	d128      	bne.n	802d64c <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 802d5fa:	68bb      	ldr	r3, [r7, #8]
 802d5fc:	015a      	lsls	r2, r3, #5
 802d5fe:	68fb      	ldr	r3, [r7, #12]
 802d600:	4413      	add	r3, r2
 802d602:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d606:	681b      	ldr	r3, [r3, #0]
 802d608:	68ba      	ldr	r2, [r7, #8]
 802d60a:	0151      	lsls	r1, r2, #5
 802d60c:	68fa      	ldr	r2, [r7, #12]
 802d60e:	440a      	add	r2, r1
 802d610:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d614:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 802d618:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 802d61a:	683b      	ldr	r3, [r7, #0]
 802d61c:	78db      	ldrb	r3, [r3, #3]
 802d61e:	2b03      	cmp	r3, #3
 802d620:	d003      	beq.n	802d62a <USB_EPClearStall+0x4c>
 802d622:	683b      	ldr	r3, [r7, #0]
 802d624:	78db      	ldrb	r3, [r3, #3]
 802d626:	2b02      	cmp	r3, #2
 802d628:	d138      	bne.n	802d69c <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 802d62a:	68bb      	ldr	r3, [r7, #8]
 802d62c:	015a      	lsls	r2, r3, #5
 802d62e:	68fb      	ldr	r3, [r7, #12]
 802d630:	4413      	add	r3, r2
 802d632:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d636:	681b      	ldr	r3, [r3, #0]
 802d638:	68ba      	ldr	r2, [r7, #8]
 802d63a:	0151      	lsls	r1, r2, #5
 802d63c:	68fa      	ldr	r2, [r7, #12]
 802d63e:	440a      	add	r2, r1
 802d640:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d644:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802d648:	6013      	str	r3, [r2, #0]
 802d64a:	e027      	b.n	802d69c <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 802d64c:	68bb      	ldr	r3, [r7, #8]
 802d64e:	015a      	lsls	r2, r3, #5
 802d650:	68fb      	ldr	r3, [r7, #12]
 802d652:	4413      	add	r3, r2
 802d654:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d658:	681b      	ldr	r3, [r3, #0]
 802d65a:	68ba      	ldr	r2, [r7, #8]
 802d65c:	0151      	lsls	r1, r2, #5
 802d65e:	68fa      	ldr	r2, [r7, #12]
 802d660:	440a      	add	r2, r1
 802d662:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d666:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 802d66a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 802d66c:	683b      	ldr	r3, [r7, #0]
 802d66e:	78db      	ldrb	r3, [r3, #3]
 802d670:	2b03      	cmp	r3, #3
 802d672:	d003      	beq.n	802d67c <USB_EPClearStall+0x9e>
 802d674:	683b      	ldr	r3, [r7, #0]
 802d676:	78db      	ldrb	r3, [r3, #3]
 802d678:	2b02      	cmp	r3, #2
 802d67a:	d10f      	bne.n	802d69c <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 802d67c:	68bb      	ldr	r3, [r7, #8]
 802d67e:	015a      	lsls	r2, r3, #5
 802d680:	68fb      	ldr	r3, [r7, #12]
 802d682:	4413      	add	r3, r2
 802d684:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d688:	681b      	ldr	r3, [r3, #0]
 802d68a:	68ba      	ldr	r2, [r7, #8]
 802d68c:	0151      	lsls	r1, r2, #5
 802d68e:	68fa      	ldr	r2, [r7, #12]
 802d690:	440a      	add	r2, r1
 802d692:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d696:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802d69a:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 802d69c:	2300      	movs	r3, #0
}
 802d69e:	4618      	mov	r0, r3
 802d6a0:	3714      	adds	r7, #20
 802d6a2:	46bd      	mov	sp, r7
 802d6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d6a8:	4770      	bx	lr

0802d6aa <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 802d6aa:	b480      	push	{r7}
 802d6ac:	b085      	sub	sp, #20
 802d6ae:	af00      	add	r7, sp, #0
 802d6b0:	6078      	str	r0, [r7, #4]
 802d6b2:	460b      	mov	r3, r1
 802d6b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d6b6:	687b      	ldr	r3, [r7, #4]
 802d6b8:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 802d6ba:	68fb      	ldr	r3, [r7, #12]
 802d6bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d6c0:	681b      	ldr	r3, [r3, #0]
 802d6c2:	68fa      	ldr	r2, [r7, #12]
 802d6c4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 802d6c8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 802d6cc:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 802d6ce:	68fb      	ldr	r3, [r7, #12]
 802d6d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d6d4:	681a      	ldr	r2, [r3, #0]
 802d6d6:	78fb      	ldrb	r3, [r7, #3]
 802d6d8:	011b      	lsls	r3, r3, #4
 802d6da:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 802d6de:	68f9      	ldr	r1, [r7, #12]
 802d6e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802d6e4:	4313      	orrs	r3, r2
 802d6e6:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 802d6e8:	2300      	movs	r3, #0
}
 802d6ea:	4618      	mov	r0, r3
 802d6ec:	3714      	adds	r7, #20
 802d6ee:	46bd      	mov	sp, r7
 802d6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d6f4:	4770      	bx	lr

0802d6f6 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 802d6f6:	b480      	push	{r7}
 802d6f8:	b085      	sub	sp, #20
 802d6fa:	af00      	add	r7, sp, #0
 802d6fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d6fe:	687b      	ldr	r3, [r7, #4]
 802d700:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 802d702:	68fb      	ldr	r3, [r7, #12]
 802d704:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 802d708:	681b      	ldr	r3, [r3, #0]
 802d70a:	68fa      	ldr	r2, [r7, #12]
 802d70c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 802d710:	f023 0303 	bic.w	r3, r3, #3
 802d714:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 802d716:	68fb      	ldr	r3, [r7, #12]
 802d718:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d71c:	685b      	ldr	r3, [r3, #4]
 802d71e:	68fa      	ldr	r2, [r7, #12]
 802d720:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 802d724:	f023 0302 	bic.w	r3, r3, #2
 802d728:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 802d72a:	2300      	movs	r3, #0
}
 802d72c:	4618      	mov	r0, r3
 802d72e:	3714      	adds	r7, #20
 802d730:	46bd      	mov	sp, r7
 802d732:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d736:	4770      	bx	lr

0802d738 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 802d738:	b480      	push	{r7}
 802d73a:	b085      	sub	sp, #20
 802d73c:	af00      	add	r7, sp, #0
 802d73e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d740:	687b      	ldr	r3, [r7, #4]
 802d742:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 802d744:	68fb      	ldr	r3, [r7, #12]
 802d746:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 802d74a:	681b      	ldr	r3, [r3, #0]
 802d74c:	68fa      	ldr	r2, [r7, #12]
 802d74e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 802d752:	f023 0303 	bic.w	r3, r3, #3
 802d756:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 802d758:	68fb      	ldr	r3, [r7, #12]
 802d75a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d75e:	685b      	ldr	r3, [r3, #4]
 802d760:	68fa      	ldr	r2, [r7, #12]
 802d762:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 802d766:	f043 0302 	orr.w	r3, r3, #2
 802d76a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 802d76c:	2300      	movs	r3, #0
}
 802d76e:	4618      	mov	r0, r3
 802d770:	3714      	adds	r7, #20
 802d772:	46bd      	mov	sp, r7
 802d774:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d778:	4770      	bx	lr

0802d77a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 802d77a:	b480      	push	{r7}
 802d77c:	b085      	sub	sp, #20
 802d77e:	af00      	add	r7, sp, #0
 802d780:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 802d782:	687b      	ldr	r3, [r7, #4]
 802d784:	695b      	ldr	r3, [r3, #20]
 802d786:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 802d788:	687b      	ldr	r3, [r7, #4]
 802d78a:	699b      	ldr	r3, [r3, #24]
 802d78c:	68fa      	ldr	r2, [r7, #12]
 802d78e:	4013      	ands	r3, r2
 802d790:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 802d792:	68fb      	ldr	r3, [r7, #12]
}
 802d794:	4618      	mov	r0, r3
 802d796:	3714      	adds	r7, #20
 802d798:	46bd      	mov	sp, r7
 802d79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d79e:	4770      	bx	lr

0802d7a0 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 802d7a0:	b480      	push	{r7}
 802d7a2:	b085      	sub	sp, #20
 802d7a4:	af00      	add	r7, sp, #0
 802d7a6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d7a8:	687b      	ldr	r3, [r7, #4]
 802d7aa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 802d7ac:	68fb      	ldr	r3, [r7, #12]
 802d7ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d7b2:	699b      	ldr	r3, [r3, #24]
 802d7b4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 802d7b6:	68fb      	ldr	r3, [r7, #12]
 802d7b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d7bc:	69db      	ldr	r3, [r3, #28]
 802d7be:	68ba      	ldr	r2, [r7, #8]
 802d7c0:	4013      	ands	r3, r2
 802d7c2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 802d7c4:	68bb      	ldr	r3, [r7, #8]
 802d7c6:	0c1b      	lsrs	r3, r3, #16
}
 802d7c8:	4618      	mov	r0, r3
 802d7ca:	3714      	adds	r7, #20
 802d7cc:	46bd      	mov	sp, r7
 802d7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d7d2:	4770      	bx	lr

0802d7d4 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 802d7d4:	b480      	push	{r7}
 802d7d6:	b085      	sub	sp, #20
 802d7d8:	af00      	add	r7, sp, #0
 802d7da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d7dc:	687b      	ldr	r3, [r7, #4]
 802d7de:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 802d7e0:	68fb      	ldr	r3, [r7, #12]
 802d7e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d7e6:	699b      	ldr	r3, [r3, #24]
 802d7e8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 802d7ea:	68fb      	ldr	r3, [r7, #12]
 802d7ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d7f0:	69db      	ldr	r3, [r3, #28]
 802d7f2:	68ba      	ldr	r2, [r7, #8]
 802d7f4:	4013      	ands	r3, r2
 802d7f6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 802d7f8:	68bb      	ldr	r3, [r7, #8]
 802d7fa:	b29b      	uxth	r3, r3
}
 802d7fc:	4618      	mov	r0, r3
 802d7fe:	3714      	adds	r7, #20
 802d800:	46bd      	mov	sp, r7
 802d802:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d806:	4770      	bx	lr

0802d808 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 802d808:	b480      	push	{r7}
 802d80a:	b085      	sub	sp, #20
 802d80c:	af00      	add	r7, sp, #0
 802d80e:	6078      	str	r0, [r7, #4]
 802d810:	460b      	mov	r3, r1
 802d812:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d814:	687b      	ldr	r3, [r7, #4]
 802d816:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 802d818:	78fb      	ldrb	r3, [r7, #3]
 802d81a:	015a      	lsls	r2, r3, #5
 802d81c:	68fb      	ldr	r3, [r7, #12]
 802d81e:	4413      	add	r3, r2
 802d820:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d824:	689b      	ldr	r3, [r3, #8]
 802d826:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 802d828:	68fb      	ldr	r3, [r7, #12]
 802d82a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d82e:	695b      	ldr	r3, [r3, #20]
 802d830:	68ba      	ldr	r2, [r7, #8]
 802d832:	4013      	ands	r3, r2
 802d834:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 802d836:	68bb      	ldr	r3, [r7, #8]
}
 802d838:	4618      	mov	r0, r3
 802d83a:	3714      	adds	r7, #20
 802d83c:	46bd      	mov	sp, r7
 802d83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d842:	4770      	bx	lr

0802d844 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 802d844:	b480      	push	{r7}
 802d846:	b087      	sub	sp, #28
 802d848:	af00      	add	r7, sp, #0
 802d84a:	6078      	str	r0, [r7, #4]
 802d84c:	460b      	mov	r3, r1
 802d84e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d850:	687b      	ldr	r3, [r7, #4]
 802d852:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 802d854:	697b      	ldr	r3, [r7, #20]
 802d856:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d85a:	691b      	ldr	r3, [r3, #16]
 802d85c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 802d85e:	697b      	ldr	r3, [r7, #20]
 802d860:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d864:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802d866:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 802d868:	78fb      	ldrb	r3, [r7, #3]
 802d86a:	f003 030f 	and.w	r3, r3, #15
 802d86e:	68fa      	ldr	r2, [r7, #12]
 802d870:	fa22 f303 	lsr.w	r3, r2, r3
 802d874:	01db      	lsls	r3, r3, #7
 802d876:	b2db      	uxtb	r3, r3
 802d878:	693a      	ldr	r2, [r7, #16]
 802d87a:	4313      	orrs	r3, r2
 802d87c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 802d87e:	78fb      	ldrb	r3, [r7, #3]
 802d880:	015a      	lsls	r2, r3, #5
 802d882:	697b      	ldr	r3, [r7, #20]
 802d884:	4413      	add	r3, r2
 802d886:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d88a:	689b      	ldr	r3, [r3, #8]
 802d88c:	693a      	ldr	r2, [r7, #16]
 802d88e:	4013      	ands	r3, r2
 802d890:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 802d892:	68bb      	ldr	r3, [r7, #8]
}
 802d894:	4618      	mov	r0, r3
 802d896:	371c      	adds	r7, #28
 802d898:	46bd      	mov	sp, r7
 802d89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d89e:	4770      	bx	lr

0802d8a0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 802d8a0:	b480      	push	{r7}
 802d8a2:	b083      	sub	sp, #12
 802d8a4:	af00      	add	r7, sp, #0
 802d8a6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 802d8a8:	687b      	ldr	r3, [r7, #4]
 802d8aa:	695b      	ldr	r3, [r3, #20]
 802d8ac:	f003 0301 	and.w	r3, r3, #1
}
 802d8b0:	4618      	mov	r0, r3
 802d8b2:	370c      	adds	r7, #12
 802d8b4:	46bd      	mov	sp, r7
 802d8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d8ba:	4770      	bx	lr

0802d8bc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 802d8bc:	b480      	push	{r7}
 802d8be:	b085      	sub	sp, #20
 802d8c0:	af00      	add	r7, sp, #0
 802d8c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d8c4:	687b      	ldr	r3, [r7, #4]
 802d8c6:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 802d8c8:	68fb      	ldr	r3, [r7, #12]
 802d8ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d8ce:	681b      	ldr	r3, [r3, #0]
 802d8d0:	68fa      	ldr	r2, [r7, #12]
 802d8d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d8d6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 802d8da:	f023 0307 	bic.w	r3, r3, #7
 802d8de:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 802d8e0:	68fb      	ldr	r3, [r7, #12]
 802d8e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d8e6:	685b      	ldr	r3, [r3, #4]
 802d8e8:	68fa      	ldr	r2, [r7, #12]
 802d8ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 802d8ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802d8f2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 802d8f4:	2300      	movs	r3, #0
}
 802d8f6:	4618      	mov	r0, r3
 802d8f8:	3714      	adds	r7, #20
 802d8fa:	46bd      	mov	sp, r7
 802d8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d900:	4770      	bx	lr
	...

0802d904 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 802d904:	b480      	push	{r7}
 802d906:	b087      	sub	sp, #28
 802d908:	af00      	add	r7, sp, #0
 802d90a:	60f8      	str	r0, [r7, #12]
 802d90c:	460b      	mov	r3, r1
 802d90e:	607a      	str	r2, [r7, #4]
 802d910:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d912:	68fb      	ldr	r3, [r7, #12]
 802d914:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 802d916:	68fb      	ldr	r3, [r7, #12]
 802d918:	333c      	adds	r3, #60	; 0x3c
 802d91a:	3304      	adds	r3, #4
 802d91c:	681b      	ldr	r3, [r3, #0]
 802d91e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 802d920:	693b      	ldr	r3, [r7, #16]
 802d922:	4a26      	ldr	r2, [pc, #152]	; (802d9bc <USB_EP0_OutStart+0xb8>)
 802d924:	4293      	cmp	r3, r2
 802d926:	d90a      	bls.n	802d93e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 802d928:	697b      	ldr	r3, [r7, #20]
 802d92a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d92e:	681b      	ldr	r3, [r3, #0]
 802d930:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802d934:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802d938:	d101      	bne.n	802d93e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 802d93a:	2300      	movs	r3, #0
 802d93c:	e037      	b.n	802d9ae <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 802d93e:	697b      	ldr	r3, [r7, #20]
 802d940:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d944:	461a      	mov	r2, r3
 802d946:	2300      	movs	r3, #0
 802d948:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 802d94a:	697b      	ldr	r3, [r7, #20]
 802d94c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d950:	691b      	ldr	r3, [r3, #16]
 802d952:	697a      	ldr	r2, [r7, #20]
 802d954:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d958:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 802d95c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 802d95e:	697b      	ldr	r3, [r7, #20]
 802d960:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d964:	691b      	ldr	r3, [r3, #16]
 802d966:	697a      	ldr	r2, [r7, #20]
 802d968:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d96c:	f043 0318 	orr.w	r3, r3, #24
 802d970:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 802d972:	697b      	ldr	r3, [r7, #20]
 802d974:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d978:	691b      	ldr	r3, [r3, #16]
 802d97a:	697a      	ldr	r2, [r7, #20]
 802d97c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d980:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 802d984:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 802d986:	7afb      	ldrb	r3, [r7, #11]
 802d988:	2b01      	cmp	r3, #1
 802d98a:	d10f      	bne.n	802d9ac <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 802d98c:	697b      	ldr	r3, [r7, #20]
 802d98e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d992:	461a      	mov	r2, r3
 802d994:	687b      	ldr	r3, [r7, #4]
 802d996:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 802d998:	697b      	ldr	r3, [r7, #20]
 802d99a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d99e:	681b      	ldr	r3, [r3, #0]
 802d9a0:	697a      	ldr	r2, [r7, #20]
 802d9a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d9a6:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 802d9aa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 802d9ac:	2300      	movs	r3, #0
}
 802d9ae:	4618      	mov	r0, r3
 802d9b0:	371c      	adds	r7, #28
 802d9b2:	46bd      	mov	sp, r7
 802d9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d9b8:	4770      	bx	lr
 802d9ba:	bf00      	nop
 802d9bc:	4f54300a 	.word	0x4f54300a

0802d9c0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 802d9c0:	b480      	push	{r7}
 802d9c2:	b085      	sub	sp, #20
 802d9c4:	af00      	add	r7, sp, #0
 802d9c6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 802d9c8:	2300      	movs	r3, #0
 802d9ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 802d9cc:	68fb      	ldr	r3, [r7, #12]
 802d9ce:	3301      	adds	r3, #1
 802d9d0:	60fb      	str	r3, [r7, #12]
 802d9d2:	68fb      	ldr	r3, [r7, #12]
 802d9d4:	4a13      	ldr	r2, [pc, #76]	; (802da24 <USB_CoreReset+0x64>)
 802d9d6:	4293      	cmp	r3, r2
 802d9d8:	d901      	bls.n	802d9de <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 802d9da:	2303      	movs	r3, #3
 802d9dc:	e01b      	b.n	802da16 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 802d9de:	687b      	ldr	r3, [r7, #4]
 802d9e0:	691b      	ldr	r3, [r3, #16]
 802d9e2:	2b00      	cmp	r3, #0
 802d9e4:	daf2      	bge.n	802d9cc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 802d9e6:	2300      	movs	r3, #0
 802d9e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 802d9ea:	687b      	ldr	r3, [r7, #4]
 802d9ec:	691b      	ldr	r3, [r3, #16]
 802d9ee:	f043 0201 	orr.w	r2, r3, #1
 802d9f2:	687b      	ldr	r3, [r7, #4]
 802d9f4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 802d9f6:	68fb      	ldr	r3, [r7, #12]
 802d9f8:	3301      	adds	r3, #1
 802d9fa:	60fb      	str	r3, [r7, #12]
 802d9fc:	68fb      	ldr	r3, [r7, #12]
 802d9fe:	4a09      	ldr	r2, [pc, #36]	; (802da24 <USB_CoreReset+0x64>)
 802da00:	4293      	cmp	r3, r2
 802da02:	d901      	bls.n	802da08 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 802da04:	2303      	movs	r3, #3
 802da06:	e006      	b.n	802da16 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 802da08:	687b      	ldr	r3, [r7, #4]
 802da0a:	691b      	ldr	r3, [r3, #16]
 802da0c:	f003 0301 	and.w	r3, r3, #1
 802da10:	2b01      	cmp	r3, #1
 802da12:	d0f0      	beq.n	802d9f6 <USB_CoreReset+0x36>

  return HAL_OK;
 802da14:	2300      	movs	r3, #0
}
 802da16:	4618      	mov	r0, r3
 802da18:	3714      	adds	r7, #20
 802da1a:	46bd      	mov	sp, r7
 802da1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802da20:	4770      	bx	lr
 802da22:	bf00      	nop
 802da24:	00030d40 	.word	0x00030d40

0802da28 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 802da28:	b084      	sub	sp, #16
 802da2a:	b580      	push	{r7, lr}
 802da2c:	b084      	sub	sp, #16
 802da2e:	af00      	add	r7, sp, #0
 802da30:	6078      	str	r0, [r7, #4]
 802da32:	f107 001c 	add.w	r0, r7, #28
 802da36:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 802da3a:	687b      	ldr	r3, [r7, #4]
 802da3c:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 802da3e:	68bb      	ldr	r3, [r7, #8]
 802da40:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 802da44:	461a      	mov	r2, r3
 802da46:	2300      	movs	r3, #0
 802da48:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 802da4a:	687b      	ldr	r3, [r7, #4]
 802da4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802da4e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 802da52:	687b      	ldr	r3, [r7, #4]
 802da54:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 802da56:	687b      	ldr	r3, [r7, #4]
 802da58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802da5a:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 802da5e:	687b      	ldr	r3, [r7, #4]
 802da60:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 802da62:	687b      	ldr	r3, [r7, #4]
 802da64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802da66:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 802da6a:	687b      	ldr	r3, [r7, #4]
 802da6c:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 802da6e:	687b      	ldr	r3, [r7, #4]
 802da70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802da72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802da76:	2b00      	cmp	r3, #0
 802da78:	d018      	beq.n	802daac <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 802da7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802da7c:	2b01      	cmp	r3, #1
 802da7e:	d10a      	bne.n	802da96 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 802da80:	68bb      	ldr	r3, [r7, #8]
 802da82:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802da86:	681b      	ldr	r3, [r3, #0]
 802da88:	68ba      	ldr	r2, [r7, #8]
 802da8a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 802da8e:	f043 0304 	orr.w	r3, r3, #4
 802da92:	6013      	str	r3, [r2, #0]
 802da94:	e014      	b.n	802dac0 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 802da96:	68bb      	ldr	r3, [r7, #8]
 802da98:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802da9c:	681b      	ldr	r3, [r3, #0]
 802da9e:	68ba      	ldr	r2, [r7, #8]
 802daa0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 802daa4:	f023 0304 	bic.w	r3, r3, #4
 802daa8:	6013      	str	r3, [r2, #0]
 802daaa:	e009      	b.n	802dac0 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 802daac:	68bb      	ldr	r3, [r7, #8]
 802daae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802dab2:	681b      	ldr	r3, [r3, #0]
 802dab4:	68ba      	ldr	r2, [r7, #8]
 802dab6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 802daba:	f023 0304 	bic.w	r3, r3, #4
 802dabe:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 802dac0:	2110      	movs	r1, #16
 802dac2:	6878      	ldr	r0, [r7, #4]
 802dac4:	f7fe ff3e 	bl	802c944 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 802dac8:	6878      	ldr	r0, [r7, #4]
 802daca:	f7fe ff61 	bl	802c990 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 802dace:	2300      	movs	r3, #0
 802dad0:	60fb      	str	r3, [r7, #12]
 802dad2:	e015      	b.n	802db00 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 802dad4:	68fb      	ldr	r3, [r7, #12]
 802dad6:	015a      	lsls	r2, r3, #5
 802dad8:	68bb      	ldr	r3, [r7, #8]
 802dada:	4413      	add	r3, r2
 802dadc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802dae0:	461a      	mov	r2, r3
 802dae2:	f04f 33ff 	mov.w	r3, #4294967295
 802dae6:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 802dae8:	68fb      	ldr	r3, [r7, #12]
 802daea:	015a      	lsls	r2, r3, #5
 802daec:	68bb      	ldr	r3, [r7, #8]
 802daee:	4413      	add	r3, r2
 802daf0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802daf4:	461a      	mov	r2, r3
 802daf6:	2300      	movs	r3, #0
 802daf8:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 802dafa:	68fb      	ldr	r3, [r7, #12]
 802dafc:	3301      	adds	r3, #1
 802dafe:	60fb      	str	r3, [r7, #12]
 802db00:	6a3b      	ldr	r3, [r7, #32]
 802db02:	68fa      	ldr	r2, [r7, #12]
 802db04:	429a      	cmp	r2, r3
 802db06:	d3e5      	bcc.n	802dad4 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 802db08:	2101      	movs	r1, #1
 802db0a:	6878      	ldr	r0, [r7, #4]
 802db0c:	f000 f8ac 	bl	802dc68 <USB_DriveVbus>

  HAL_Delay(200U);
 802db10:	20c8      	movs	r0, #200	; 0xc8
 802db12:	f7f5 fc83 	bl	802341c <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 802db16:	687b      	ldr	r3, [r7, #4]
 802db18:	2200      	movs	r2, #0
 802db1a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 802db1c:	687b      	ldr	r3, [r7, #4]
 802db1e:	f04f 32ff 	mov.w	r2, #4294967295
 802db22:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 802db24:	687b      	ldr	r3, [r7, #4]
 802db26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802db28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802db2c:	2b00      	cmp	r3, #0
 802db2e:	d00b      	beq.n	802db48 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 802db30:	687b      	ldr	r3, [r7, #4]
 802db32:	f44f 7200 	mov.w	r2, #512	; 0x200
 802db36:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 802db38:	687b      	ldr	r3, [r7, #4]
 802db3a:	4a14      	ldr	r2, [pc, #80]	; (802db8c <USB_HostInit+0x164>)
 802db3c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 802db3e:	687b      	ldr	r3, [r7, #4]
 802db40:	4a13      	ldr	r2, [pc, #76]	; (802db90 <USB_HostInit+0x168>)
 802db42:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 802db46:	e009      	b.n	802db5c <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 802db48:	687b      	ldr	r3, [r7, #4]
 802db4a:	2280      	movs	r2, #128	; 0x80
 802db4c:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 802db4e:	687b      	ldr	r3, [r7, #4]
 802db50:	4a10      	ldr	r2, [pc, #64]	; (802db94 <USB_HostInit+0x16c>)
 802db52:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 802db54:	687b      	ldr	r3, [r7, #4]
 802db56:	4a10      	ldr	r2, [pc, #64]	; (802db98 <USB_HostInit+0x170>)
 802db58:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 802db5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802db5e:	2b00      	cmp	r3, #0
 802db60:	d105      	bne.n	802db6e <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 802db62:	687b      	ldr	r3, [r7, #4]
 802db64:	699b      	ldr	r3, [r3, #24]
 802db66:	f043 0210 	orr.w	r2, r3, #16
 802db6a:	687b      	ldr	r3, [r7, #4]
 802db6c:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 802db6e:	687b      	ldr	r3, [r7, #4]
 802db70:	699a      	ldr	r2, [r3, #24]
 802db72:	4b0a      	ldr	r3, [pc, #40]	; (802db9c <USB_HostInit+0x174>)
 802db74:	4313      	orrs	r3, r2
 802db76:	687a      	ldr	r2, [r7, #4]
 802db78:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 802db7a:	2300      	movs	r3, #0
}
 802db7c:	4618      	mov	r0, r3
 802db7e:	3710      	adds	r7, #16
 802db80:	46bd      	mov	sp, r7
 802db82:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 802db86:	b004      	add	sp, #16
 802db88:	4770      	bx	lr
 802db8a:	bf00      	nop
 802db8c:	01000200 	.word	0x01000200
 802db90:	00e00300 	.word	0x00e00300
 802db94:	00600080 	.word	0x00600080
 802db98:	004000e0 	.word	0x004000e0
 802db9c:	a3200008 	.word	0xa3200008

0802dba0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 802dba0:	b480      	push	{r7}
 802dba2:	b085      	sub	sp, #20
 802dba4:	af00      	add	r7, sp, #0
 802dba6:	6078      	str	r0, [r7, #4]
 802dba8:	460b      	mov	r3, r1
 802dbaa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802dbac:	687b      	ldr	r3, [r7, #4]
 802dbae:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 802dbb0:	68fb      	ldr	r3, [r7, #12]
 802dbb2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802dbb6:	681b      	ldr	r3, [r3, #0]
 802dbb8:	68fa      	ldr	r2, [r7, #12]
 802dbba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 802dbbe:	f023 0303 	bic.w	r3, r3, #3
 802dbc2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 802dbc4:	68fb      	ldr	r3, [r7, #12]
 802dbc6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802dbca:	681a      	ldr	r2, [r3, #0]
 802dbcc:	78fb      	ldrb	r3, [r7, #3]
 802dbce:	f003 0303 	and.w	r3, r3, #3
 802dbd2:	68f9      	ldr	r1, [r7, #12]
 802dbd4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 802dbd8:	4313      	orrs	r3, r2
 802dbda:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 802dbdc:	78fb      	ldrb	r3, [r7, #3]
 802dbde:	2b01      	cmp	r3, #1
 802dbe0:	d107      	bne.n	802dbf2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 802dbe2:	68fb      	ldr	r3, [r7, #12]
 802dbe4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802dbe8:	461a      	mov	r2, r3
 802dbea:	f64b 3380 	movw	r3, #48000	; 0xbb80
 802dbee:	6053      	str	r3, [r2, #4]
 802dbf0:	e009      	b.n	802dc06 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 802dbf2:	78fb      	ldrb	r3, [r7, #3]
 802dbf4:	2b02      	cmp	r3, #2
 802dbf6:	d106      	bne.n	802dc06 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 802dbf8:	68fb      	ldr	r3, [r7, #12]
 802dbfa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802dbfe:	461a      	mov	r2, r3
 802dc00:	f241 7370 	movw	r3, #6000	; 0x1770
 802dc04:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 802dc06:	2300      	movs	r3, #0
}
 802dc08:	4618      	mov	r0, r3
 802dc0a:	3714      	adds	r7, #20
 802dc0c:	46bd      	mov	sp, r7
 802dc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dc12:	4770      	bx	lr

0802dc14 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 802dc14:	b580      	push	{r7, lr}
 802dc16:	b084      	sub	sp, #16
 802dc18:	af00      	add	r7, sp, #0
 802dc1a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802dc1c:	687b      	ldr	r3, [r7, #4]
 802dc1e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 802dc20:	2300      	movs	r3, #0
 802dc22:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 802dc24:	68fb      	ldr	r3, [r7, #12]
 802dc26:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 802dc2a:	681b      	ldr	r3, [r3, #0]
 802dc2c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 802dc2e:	68bb      	ldr	r3, [r7, #8]
 802dc30:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 802dc34:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 802dc36:	68bb      	ldr	r3, [r7, #8]
 802dc38:	68fa      	ldr	r2, [r7, #12]
 802dc3a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 802dc3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802dc42:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 802dc44:	2064      	movs	r0, #100	; 0x64
 802dc46:	f7f5 fbe9 	bl	802341c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 802dc4a:	68bb      	ldr	r3, [r7, #8]
 802dc4c:	68fa      	ldr	r2, [r7, #12]
 802dc4e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 802dc52:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 802dc56:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 802dc58:	200a      	movs	r0, #10
 802dc5a:	f7f5 fbdf 	bl	802341c <HAL_Delay>

  return HAL_OK;
 802dc5e:	2300      	movs	r3, #0
}
 802dc60:	4618      	mov	r0, r3
 802dc62:	3710      	adds	r7, #16
 802dc64:	46bd      	mov	sp, r7
 802dc66:	bd80      	pop	{r7, pc}

0802dc68 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 802dc68:	b480      	push	{r7}
 802dc6a:	b085      	sub	sp, #20
 802dc6c:	af00      	add	r7, sp, #0
 802dc6e:	6078      	str	r0, [r7, #4]
 802dc70:	460b      	mov	r3, r1
 802dc72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802dc74:	687b      	ldr	r3, [r7, #4]
 802dc76:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 802dc78:	2300      	movs	r3, #0
 802dc7a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 802dc7c:	68fb      	ldr	r3, [r7, #12]
 802dc7e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 802dc82:	681b      	ldr	r3, [r3, #0]
 802dc84:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 802dc86:	68bb      	ldr	r3, [r7, #8]
 802dc88:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 802dc8c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 802dc8e:	68bb      	ldr	r3, [r7, #8]
 802dc90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802dc94:	2b00      	cmp	r3, #0
 802dc96:	d109      	bne.n	802dcac <USB_DriveVbus+0x44>
 802dc98:	78fb      	ldrb	r3, [r7, #3]
 802dc9a:	2b01      	cmp	r3, #1
 802dc9c:	d106      	bne.n	802dcac <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 802dc9e:	68bb      	ldr	r3, [r7, #8]
 802dca0:	68fa      	ldr	r2, [r7, #12]
 802dca2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 802dca6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 802dcaa:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 802dcac:	68bb      	ldr	r3, [r7, #8]
 802dcae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802dcb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802dcb6:	d109      	bne.n	802dccc <USB_DriveVbus+0x64>
 802dcb8:	78fb      	ldrb	r3, [r7, #3]
 802dcba:	2b00      	cmp	r3, #0
 802dcbc:	d106      	bne.n	802dccc <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 802dcbe:	68bb      	ldr	r3, [r7, #8]
 802dcc0:	68fa      	ldr	r2, [r7, #12]
 802dcc2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 802dcc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 802dcca:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 802dccc:	2300      	movs	r3, #0
}
 802dcce:	4618      	mov	r0, r3
 802dcd0:	3714      	adds	r7, #20
 802dcd2:	46bd      	mov	sp, r7
 802dcd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dcd8:	4770      	bx	lr

0802dcda <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 802dcda:	b480      	push	{r7}
 802dcdc:	b085      	sub	sp, #20
 802dcde:	af00      	add	r7, sp, #0
 802dce0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802dce2:	687b      	ldr	r3, [r7, #4]
 802dce4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 802dce6:	2300      	movs	r3, #0
 802dce8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 802dcea:	68fb      	ldr	r3, [r7, #12]
 802dcec:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 802dcf0:	681b      	ldr	r3, [r3, #0]
 802dcf2:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 802dcf4:	68bb      	ldr	r3, [r7, #8]
 802dcf6:	0c5b      	lsrs	r3, r3, #17
 802dcf8:	f003 0303 	and.w	r3, r3, #3
}
 802dcfc:	4618      	mov	r0, r3
 802dcfe:	3714      	adds	r7, #20
 802dd00:	46bd      	mov	sp, r7
 802dd02:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dd06:	4770      	bx	lr

0802dd08 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 802dd08:	b480      	push	{r7}
 802dd0a:	b085      	sub	sp, #20
 802dd0c:	af00      	add	r7, sp, #0
 802dd0e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802dd10:	687b      	ldr	r3, [r7, #4]
 802dd12:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 802dd14:	68fb      	ldr	r3, [r7, #12]
 802dd16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802dd1a:	689b      	ldr	r3, [r3, #8]
 802dd1c:	b29b      	uxth	r3, r3
}
 802dd1e:	4618      	mov	r0, r3
 802dd20:	3714      	adds	r7, #20
 802dd22:	46bd      	mov	sp, r7
 802dd24:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dd28:	4770      	bx	lr
	...

0802dd2c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 802dd2c:	b480      	push	{r7}
 802dd2e:	b087      	sub	sp, #28
 802dd30:	af00      	add	r7, sp, #0
 802dd32:	6078      	str	r0, [r7, #4]
 802dd34:	4608      	mov	r0, r1
 802dd36:	4611      	mov	r1, r2
 802dd38:	461a      	mov	r2, r3
 802dd3a:	4603      	mov	r3, r0
 802dd3c:	70fb      	strb	r3, [r7, #3]
 802dd3e:	460b      	mov	r3, r1
 802dd40:	70bb      	strb	r3, [r7, #2]
 802dd42:	4613      	mov	r3, r2
 802dd44:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 802dd46:	2300      	movs	r3, #0
 802dd48:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802dd4a:	687b      	ldr	r3, [r7, #4]
 802dd4c:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 802dd4e:	78fb      	ldrb	r3, [r7, #3]
 802dd50:	015a      	lsls	r2, r3, #5
 802dd52:	68bb      	ldr	r3, [r7, #8]
 802dd54:	4413      	add	r3, r2
 802dd56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802dd5a:	461a      	mov	r2, r3
 802dd5c:	f04f 33ff 	mov.w	r3, #4294967295
 802dd60:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 802dd62:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 802dd66:	2b03      	cmp	r3, #3
 802dd68:	d87e      	bhi.n	802de68 <USB_HC_Init+0x13c>
 802dd6a:	a201      	add	r2, pc, #4	; (adr r2, 802dd70 <USB_HC_Init+0x44>)
 802dd6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802dd70:	0802dd81 	.word	0x0802dd81
 802dd74:	0802de2b 	.word	0x0802de2b
 802dd78:	0802dd81 	.word	0x0802dd81
 802dd7c:	0802dded 	.word	0x0802dded
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 802dd80:	78fb      	ldrb	r3, [r7, #3]
 802dd82:	015a      	lsls	r2, r3, #5
 802dd84:	68bb      	ldr	r3, [r7, #8]
 802dd86:	4413      	add	r3, r2
 802dd88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802dd8c:	461a      	mov	r2, r3
 802dd8e:	f240 439d 	movw	r3, #1181	; 0x49d
 802dd92:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 802dd94:	f997 3002 	ldrsb.w	r3, [r7, #2]
 802dd98:	2b00      	cmp	r3, #0
 802dd9a:	da10      	bge.n	802ddbe <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 802dd9c:	78fb      	ldrb	r3, [r7, #3]
 802dd9e:	015a      	lsls	r2, r3, #5
 802dda0:	68bb      	ldr	r3, [r7, #8]
 802dda2:	4413      	add	r3, r2
 802dda4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802dda8:	68db      	ldr	r3, [r3, #12]
 802ddaa:	78fa      	ldrb	r2, [r7, #3]
 802ddac:	0151      	lsls	r1, r2, #5
 802ddae:	68ba      	ldr	r2, [r7, #8]
 802ddb0:	440a      	add	r2, r1
 802ddb2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802ddb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802ddba:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 802ddbc:	e057      	b.n	802de6e <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 802ddbe:	687b      	ldr	r3, [r7, #4]
 802ddc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802ddc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802ddc6:	2b00      	cmp	r3, #0
 802ddc8:	d051      	beq.n	802de6e <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 802ddca:	78fb      	ldrb	r3, [r7, #3]
 802ddcc:	015a      	lsls	r2, r3, #5
 802ddce:	68bb      	ldr	r3, [r7, #8]
 802ddd0:	4413      	add	r3, r2
 802ddd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802ddd6:	68db      	ldr	r3, [r3, #12]
 802ddd8:	78fa      	ldrb	r2, [r7, #3]
 802ddda:	0151      	lsls	r1, r2, #5
 802dddc:	68ba      	ldr	r2, [r7, #8]
 802ddde:	440a      	add	r2, r1
 802dde0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802dde4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 802dde8:	60d3      	str	r3, [r2, #12]
      break;
 802ddea:	e040      	b.n	802de6e <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 802ddec:	78fb      	ldrb	r3, [r7, #3]
 802ddee:	015a      	lsls	r2, r3, #5
 802ddf0:	68bb      	ldr	r3, [r7, #8]
 802ddf2:	4413      	add	r3, r2
 802ddf4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802ddf8:	461a      	mov	r2, r3
 802ddfa:	f240 639d 	movw	r3, #1693	; 0x69d
 802ddfe:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 802de00:	f997 3002 	ldrsb.w	r3, [r7, #2]
 802de04:	2b00      	cmp	r3, #0
 802de06:	da34      	bge.n	802de72 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 802de08:	78fb      	ldrb	r3, [r7, #3]
 802de0a:	015a      	lsls	r2, r3, #5
 802de0c:	68bb      	ldr	r3, [r7, #8]
 802de0e:	4413      	add	r3, r2
 802de10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802de14:	68db      	ldr	r3, [r3, #12]
 802de16:	78fa      	ldrb	r2, [r7, #3]
 802de18:	0151      	lsls	r1, r2, #5
 802de1a:	68ba      	ldr	r2, [r7, #8]
 802de1c:	440a      	add	r2, r1
 802de1e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802de22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802de26:	60d3      	str	r3, [r2, #12]
      }

      break;
 802de28:	e023      	b.n	802de72 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 802de2a:	78fb      	ldrb	r3, [r7, #3]
 802de2c:	015a      	lsls	r2, r3, #5
 802de2e:	68bb      	ldr	r3, [r7, #8]
 802de30:	4413      	add	r3, r2
 802de32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802de36:	461a      	mov	r2, r3
 802de38:	f240 2325 	movw	r3, #549	; 0x225
 802de3c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 802de3e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 802de42:	2b00      	cmp	r3, #0
 802de44:	da17      	bge.n	802de76 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 802de46:	78fb      	ldrb	r3, [r7, #3]
 802de48:	015a      	lsls	r2, r3, #5
 802de4a:	68bb      	ldr	r3, [r7, #8]
 802de4c:	4413      	add	r3, r2
 802de4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802de52:	68db      	ldr	r3, [r3, #12]
 802de54:	78fa      	ldrb	r2, [r7, #3]
 802de56:	0151      	lsls	r1, r2, #5
 802de58:	68ba      	ldr	r2, [r7, #8]
 802de5a:	440a      	add	r2, r1
 802de5c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802de60:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 802de64:	60d3      	str	r3, [r2, #12]
      }
      break;
 802de66:	e006      	b.n	802de76 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 802de68:	2301      	movs	r3, #1
 802de6a:	75fb      	strb	r3, [r7, #23]
      break;
 802de6c:	e004      	b.n	802de78 <USB_HC_Init+0x14c>
      break;
 802de6e:	bf00      	nop
 802de70:	e002      	b.n	802de78 <USB_HC_Init+0x14c>
      break;
 802de72:	bf00      	nop
 802de74:	e000      	b.n	802de78 <USB_HC_Init+0x14c>
      break;
 802de76:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 802de78:	68bb      	ldr	r3, [r7, #8]
 802de7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802de7e:	699a      	ldr	r2, [r3, #24]
 802de80:	78fb      	ldrb	r3, [r7, #3]
 802de82:	f003 030f 	and.w	r3, r3, #15
 802de86:	2101      	movs	r1, #1
 802de88:	fa01 f303 	lsl.w	r3, r1, r3
 802de8c:	68b9      	ldr	r1, [r7, #8]
 802de8e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 802de92:	4313      	orrs	r3, r2
 802de94:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 802de96:	687b      	ldr	r3, [r7, #4]
 802de98:	699b      	ldr	r3, [r3, #24]
 802de9a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 802de9e:	687b      	ldr	r3, [r7, #4]
 802dea0:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 802dea2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 802dea6:	2b00      	cmp	r3, #0
 802dea8:	da03      	bge.n	802deb2 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 802deaa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 802deae:	613b      	str	r3, [r7, #16]
 802deb0:	e001      	b.n	802deb6 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 802deb2:	2300      	movs	r3, #0
 802deb4:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 802deb6:	f897 3020 	ldrb.w	r3, [r7, #32]
 802deba:	2b02      	cmp	r3, #2
 802debc:	d103      	bne.n	802dec6 <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 802debe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 802dec2:	60fb      	str	r3, [r7, #12]
 802dec4:	e001      	b.n	802deca <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 802dec6:	2300      	movs	r3, #0
 802dec8:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 802deca:	787b      	ldrb	r3, [r7, #1]
 802decc:	059b      	lsls	r3, r3, #22
 802dece:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 802ded2:	78bb      	ldrb	r3, [r7, #2]
 802ded4:	02db      	lsls	r3, r3, #11
 802ded6:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 802deda:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 802dedc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 802dee0:	049b      	lsls	r3, r3, #18
 802dee2:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 802dee6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 802dee8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 802deea:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 802deee:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 802def0:	693b      	ldr	r3, [r7, #16]
 802def2:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 802def4:	78fb      	ldrb	r3, [r7, #3]
 802def6:	0159      	lsls	r1, r3, #5
 802def8:	68bb      	ldr	r3, [r7, #8]
 802defa:	440b      	add	r3, r1
 802defc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802df00:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 802df02:	68fb      	ldr	r3, [r7, #12]
 802df04:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 802df06:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 802df08:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 802df0c:	2b03      	cmp	r3, #3
 802df0e:	d10f      	bne.n	802df30 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 802df10:	78fb      	ldrb	r3, [r7, #3]
 802df12:	015a      	lsls	r2, r3, #5
 802df14:	68bb      	ldr	r3, [r7, #8]
 802df16:	4413      	add	r3, r2
 802df18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802df1c:	681b      	ldr	r3, [r3, #0]
 802df1e:	78fa      	ldrb	r2, [r7, #3]
 802df20:	0151      	lsls	r1, r2, #5
 802df22:	68ba      	ldr	r2, [r7, #8]
 802df24:	440a      	add	r2, r1
 802df26:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802df2a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 802df2e:	6013      	str	r3, [r2, #0]
  }

  return ret;
 802df30:	7dfb      	ldrb	r3, [r7, #23]
}
 802df32:	4618      	mov	r0, r3
 802df34:	371c      	adds	r7, #28
 802df36:	46bd      	mov	sp, r7
 802df38:	f85d 7b04 	ldr.w	r7, [sp], #4
 802df3c:	4770      	bx	lr
 802df3e:	bf00      	nop

0802df40 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 802df40:	b580      	push	{r7, lr}
 802df42:	b08c      	sub	sp, #48	; 0x30
 802df44:	af02      	add	r7, sp, #8
 802df46:	60f8      	str	r0, [r7, #12]
 802df48:	60b9      	str	r1, [r7, #8]
 802df4a:	4613      	mov	r3, r2
 802df4c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802df4e:	68fb      	ldr	r3, [r7, #12]
 802df50:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 802df52:	68bb      	ldr	r3, [r7, #8]
 802df54:	785b      	ldrb	r3, [r3, #1]
 802df56:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 802df58:	f44f 7380 	mov.w	r3, #256	; 0x100
 802df5c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 802df5e:	68fb      	ldr	r3, [r7, #12]
 802df60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802df62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802df66:	2b00      	cmp	r3, #0
 802df68:	d028      	beq.n	802dfbc <USB_HC_StartXfer+0x7c>
 802df6a:	68bb      	ldr	r3, [r7, #8]
 802df6c:	791b      	ldrb	r3, [r3, #4]
 802df6e:	2b00      	cmp	r3, #0
 802df70:	d124      	bne.n	802dfbc <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 802df72:	79fb      	ldrb	r3, [r7, #7]
 802df74:	2b00      	cmp	r3, #0
 802df76:	d10b      	bne.n	802df90 <USB_HC_StartXfer+0x50>
 802df78:	68bb      	ldr	r3, [r7, #8]
 802df7a:	795b      	ldrb	r3, [r3, #5]
 802df7c:	2b01      	cmp	r3, #1
 802df7e:	d107      	bne.n	802df90 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 802df80:	68bb      	ldr	r3, [r7, #8]
 802df82:	785b      	ldrb	r3, [r3, #1]
 802df84:	4619      	mov	r1, r3
 802df86:	68f8      	ldr	r0, [r7, #12]
 802df88:	f000 fa30 	bl	802e3ec <USB_DoPing>
      return HAL_OK;
 802df8c:	2300      	movs	r3, #0
 802df8e:	e114      	b.n	802e1ba <USB_HC_StartXfer+0x27a>
    }
    else if (dma == 1U)
 802df90:	79fb      	ldrb	r3, [r7, #7]
 802df92:	2b01      	cmp	r3, #1
 802df94:	d112      	bne.n	802dfbc <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 802df96:	69fb      	ldr	r3, [r7, #28]
 802df98:	015a      	lsls	r2, r3, #5
 802df9a:	6a3b      	ldr	r3, [r7, #32]
 802df9c:	4413      	add	r3, r2
 802df9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802dfa2:	68db      	ldr	r3, [r3, #12]
 802dfa4:	69fa      	ldr	r2, [r7, #28]
 802dfa6:	0151      	lsls	r1, r2, #5
 802dfa8:	6a3a      	ldr	r2, [r7, #32]
 802dfaa:	440a      	add	r2, r1
 802dfac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802dfb0:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 802dfb4:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 802dfb6:	68bb      	ldr	r3, [r7, #8]
 802dfb8:	2200      	movs	r2, #0
 802dfba:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 802dfbc:	68bb      	ldr	r3, [r7, #8]
 802dfbe:	691b      	ldr	r3, [r3, #16]
 802dfc0:	2b00      	cmp	r3, #0
 802dfc2:	d018      	beq.n	802dff6 <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 802dfc4:	68bb      	ldr	r3, [r7, #8]
 802dfc6:	691b      	ldr	r3, [r3, #16]
 802dfc8:	68ba      	ldr	r2, [r7, #8]
 802dfca:	8912      	ldrh	r2, [r2, #8]
 802dfcc:	4413      	add	r3, r2
 802dfce:	3b01      	subs	r3, #1
 802dfd0:	68ba      	ldr	r2, [r7, #8]
 802dfd2:	8912      	ldrh	r2, [r2, #8]
 802dfd4:	fbb3 f3f2 	udiv	r3, r3, r2
 802dfd8:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 802dfda:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 802dfdc:	8b7b      	ldrh	r3, [r7, #26]
 802dfde:	429a      	cmp	r2, r3
 802dfe0:	d90b      	bls.n	802dffa <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 802dfe2:	8b7b      	ldrh	r3, [r7, #26]
 802dfe4:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 802dfe6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 802dfe8:	68ba      	ldr	r2, [r7, #8]
 802dfea:	8912      	ldrh	r2, [r2, #8]
 802dfec:	fb02 f203 	mul.w	r2, r2, r3
 802dff0:	68bb      	ldr	r3, [r7, #8]
 802dff2:	611a      	str	r2, [r3, #16]
 802dff4:	e001      	b.n	802dffa <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 802dff6:	2301      	movs	r3, #1
 802dff8:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 802dffa:	68bb      	ldr	r3, [r7, #8]
 802dffc:	78db      	ldrb	r3, [r3, #3]
 802dffe:	2b00      	cmp	r3, #0
 802e000:	d006      	beq.n	802e010 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 802e002:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 802e004:	68ba      	ldr	r2, [r7, #8]
 802e006:	8912      	ldrh	r2, [r2, #8]
 802e008:	fb02 f203 	mul.w	r2, r2, r3
 802e00c:	68bb      	ldr	r3, [r7, #8]
 802e00e:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 802e010:	68bb      	ldr	r3, [r7, #8]
 802e012:	691b      	ldr	r3, [r3, #16]
 802e014:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 802e018:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 802e01a:	04d9      	lsls	r1, r3, #19
 802e01c:	4b69      	ldr	r3, [pc, #420]	; (802e1c4 <USB_HC_StartXfer+0x284>)
 802e01e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 802e020:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 802e022:	68bb      	ldr	r3, [r7, #8]
 802e024:	7a9b      	ldrb	r3, [r3, #10]
 802e026:	075b      	lsls	r3, r3, #29
 802e028:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 802e02c:	69f9      	ldr	r1, [r7, #28]
 802e02e:	0148      	lsls	r0, r1, #5
 802e030:	6a39      	ldr	r1, [r7, #32]
 802e032:	4401      	add	r1, r0
 802e034:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 802e038:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 802e03a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 802e03c:	79fb      	ldrb	r3, [r7, #7]
 802e03e:	2b00      	cmp	r3, #0
 802e040:	d009      	beq.n	802e056 <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 802e042:	68bb      	ldr	r3, [r7, #8]
 802e044:	68d9      	ldr	r1, [r3, #12]
 802e046:	69fb      	ldr	r3, [r7, #28]
 802e048:	015a      	lsls	r2, r3, #5
 802e04a:	6a3b      	ldr	r3, [r7, #32]
 802e04c:	4413      	add	r3, r2
 802e04e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e052:	460a      	mov	r2, r1
 802e054:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 802e056:	6a3b      	ldr	r3, [r7, #32]
 802e058:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802e05c:	689b      	ldr	r3, [r3, #8]
 802e05e:	f003 0301 	and.w	r3, r3, #1
 802e062:	2b00      	cmp	r3, #0
 802e064:	bf0c      	ite	eq
 802e066:	2301      	moveq	r3, #1
 802e068:	2300      	movne	r3, #0
 802e06a:	b2db      	uxtb	r3, r3
 802e06c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 802e06e:	69fb      	ldr	r3, [r7, #28]
 802e070:	015a      	lsls	r2, r3, #5
 802e072:	6a3b      	ldr	r3, [r7, #32]
 802e074:	4413      	add	r3, r2
 802e076:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e07a:	681b      	ldr	r3, [r3, #0]
 802e07c:	69fa      	ldr	r2, [r7, #28]
 802e07e:	0151      	lsls	r1, r2, #5
 802e080:	6a3a      	ldr	r2, [r7, #32]
 802e082:	440a      	add	r2, r1
 802e084:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802e088:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 802e08c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 802e08e:	69fb      	ldr	r3, [r7, #28]
 802e090:	015a      	lsls	r2, r3, #5
 802e092:	6a3b      	ldr	r3, [r7, #32]
 802e094:	4413      	add	r3, r2
 802e096:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e09a:	681a      	ldr	r2, [r3, #0]
 802e09c:	7e7b      	ldrb	r3, [r7, #25]
 802e09e:	075b      	lsls	r3, r3, #29
 802e0a0:	69f9      	ldr	r1, [r7, #28]
 802e0a2:	0148      	lsls	r0, r1, #5
 802e0a4:	6a39      	ldr	r1, [r7, #32]
 802e0a6:	4401      	add	r1, r0
 802e0a8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 802e0ac:	4313      	orrs	r3, r2
 802e0ae:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 802e0b0:	69fb      	ldr	r3, [r7, #28]
 802e0b2:	015a      	lsls	r2, r3, #5
 802e0b4:	6a3b      	ldr	r3, [r7, #32]
 802e0b6:	4413      	add	r3, r2
 802e0b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e0bc:	681b      	ldr	r3, [r3, #0]
 802e0be:	4a42      	ldr	r2, [pc, #264]	; (802e1c8 <USB_HC_StartXfer+0x288>)
 802e0c0:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 802e0c2:	4b41      	ldr	r3, [pc, #260]	; (802e1c8 <USB_HC_StartXfer+0x288>)
 802e0c4:	681b      	ldr	r3, [r3, #0]
 802e0c6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 802e0ca:	4a3f      	ldr	r2, [pc, #252]	; (802e1c8 <USB_HC_StartXfer+0x288>)
 802e0cc:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 802e0ce:	68bb      	ldr	r3, [r7, #8]
 802e0d0:	78db      	ldrb	r3, [r3, #3]
 802e0d2:	2b00      	cmp	r3, #0
 802e0d4:	d006      	beq.n	802e0e4 <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 802e0d6:	4b3c      	ldr	r3, [pc, #240]	; (802e1c8 <USB_HC_StartXfer+0x288>)
 802e0d8:	681b      	ldr	r3, [r3, #0]
 802e0da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802e0de:	4a3a      	ldr	r2, [pc, #232]	; (802e1c8 <USB_HC_StartXfer+0x288>)
 802e0e0:	6013      	str	r3, [r2, #0]
 802e0e2:	e005      	b.n	802e0f0 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 802e0e4:	4b38      	ldr	r3, [pc, #224]	; (802e1c8 <USB_HC_StartXfer+0x288>)
 802e0e6:	681b      	ldr	r3, [r3, #0]
 802e0e8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 802e0ec:	4a36      	ldr	r2, [pc, #216]	; (802e1c8 <USB_HC_StartXfer+0x288>)
 802e0ee:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 802e0f0:	4b35      	ldr	r3, [pc, #212]	; (802e1c8 <USB_HC_StartXfer+0x288>)
 802e0f2:	681b      	ldr	r3, [r3, #0]
 802e0f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802e0f8:	4a33      	ldr	r2, [pc, #204]	; (802e1c8 <USB_HC_StartXfer+0x288>)
 802e0fa:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 802e0fc:	69fb      	ldr	r3, [r7, #28]
 802e0fe:	015a      	lsls	r2, r3, #5
 802e100:	6a3b      	ldr	r3, [r7, #32]
 802e102:	4413      	add	r3, r2
 802e104:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e108:	461a      	mov	r2, r3
 802e10a:	4b2f      	ldr	r3, [pc, #188]	; (802e1c8 <USB_HC_StartXfer+0x288>)
 802e10c:	681b      	ldr	r3, [r3, #0]
 802e10e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 802e110:	79fb      	ldrb	r3, [r7, #7]
 802e112:	2b00      	cmp	r3, #0
 802e114:	d001      	beq.n	802e11a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 802e116:	2300      	movs	r3, #0
 802e118:	e04f      	b.n	802e1ba <USB_HC_StartXfer+0x27a>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 802e11a:	68bb      	ldr	r3, [r7, #8]
 802e11c:	78db      	ldrb	r3, [r3, #3]
 802e11e:	2b00      	cmp	r3, #0
 802e120:	d14a      	bne.n	802e1b8 <USB_HC_StartXfer+0x278>
 802e122:	68bb      	ldr	r3, [r7, #8]
 802e124:	691b      	ldr	r3, [r3, #16]
 802e126:	2b00      	cmp	r3, #0
 802e128:	d046      	beq.n	802e1b8 <USB_HC_StartXfer+0x278>
  {
    switch (hc->ep_type)
 802e12a:	68bb      	ldr	r3, [r7, #8]
 802e12c:	79db      	ldrb	r3, [r3, #7]
 802e12e:	2b03      	cmp	r3, #3
 802e130:	d830      	bhi.n	802e194 <USB_HC_StartXfer+0x254>
 802e132:	a201      	add	r2, pc, #4	; (adr r2, 802e138 <USB_HC_StartXfer+0x1f8>)
 802e134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802e138:	0802e149 	.word	0x0802e149
 802e13c:	0802e16d 	.word	0x0802e16d
 802e140:	0802e149 	.word	0x0802e149
 802e144:	0802e16d 	.word	0x0802e16d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 802e148:	68bb      	ldr	r3, [r7, #8]
 802e14a:	691b      	ldr	r3, [r3, #16]
 802e14c:	3303      	adds	r3, #3
 802e14e:	089b      	lsrs	r3, r3, #2
 802e150:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 802e152:	8afa      	ldrh	r2, [r7, #22]
 802e154:	68fb      	ldr	r3, [r7, #12]
 802e156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802e158:	b29b      	uxth	r3, r3
 802e15a:	429a      	cmp	r2, r3
 802e15c:	d91c      	bls.n	802e198 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 802e15e:	68fb      	ldr	r3, [r7, #12]
 802e160:	699b      	ldr	r3, [r3, #24]
 802e162:	f043 0220 	orr.w	r2, r3, #32
 802e166:	68fb      	ldr	r3, [r7, #12]
 802e168:	619a      	str	r2, [r3, #24]
        }
        break;
 802e16a:	e015      	b.n	802e198 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 802e16c:	68bb      	ldr	r3, [r7, #8]
 802e16e:	691b      	ldr	r3, [r3, #16]
 802e170:	3303      	adds	r3, #3
 802e172:	089b      	lsrs	r3, r3, #2
 802e174:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 802e176:	8afa      	ldrh	r2, [r7, #22]
 802e178:	6a3b      	ldr	r3, [r7, #32]
 802e17a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802e17e:	691b      	ldr	r3, [r3, #16]
 802e180:	b29b      	uxth	r3, r3
 802e182:	429a      	cmp	r2, r3
 802e184:	d90a      	bls.n	802e19c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 802e186:	68fb      	ldr	r3, [r7, #12]
 802e188:	699b      	ldr	r3, [r3, #24]
 802e18a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 802e18e:	68fb      	ldr	r3, [r7, #12]
 802e190:	619a      	str	r2, [r3, #24]
        }
        break;
 802e192:	e003      	b.n	802e19c <USB_HC_StartXfer+0x25c>

      default:
        break;
 802e194:	bf00      	nop
 802e196:	e002      	b.n	802e19e <USB_HC_StartXfer+0x25e>
        break;
 802e198:	bf00      	nop
 802e19a:	e000      	b.n	802e19e <USB_HC_StartXfer+0x25e>
        break;
 802e19c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 802e19e:	68bb      	ldr	r3, [r7, #8]
 802e1a0:	68d9      	ldr	r1, [r3, #12]
 802e1a2:	68bb      	ldr	r3, [r7, #8]
 802e1a4:	785a      	ldrb	r2, [r3, #1]
 802e1a6:	68bb      	ldr	r3, [r7, #8]
 802e1a8:	691b      	ldr	r3, [r3, #16]
 802e1aa:	b298      	uxth	r0, r3
 802e1ac:	2300      	movs	r3, #0
 802e1ae:	9300      	str	r3, [sp, #0]
 802e1b0:	4603      	mov	r3, r0
 802e1b2:	68f8      	ldr	r0, [r7, #12]
 802e1b4:	f7ff f947 	bl	802d446 <USB_WritePacket>
  }

  return HAL_OK;
 802e1b8:	2300      	movs	r3, #0
}
 802e1ba:	4618      	mov	r0, r3
 802e1bc:	3728      	adds	r7, #40	; 0x28
 802e1be:	46bd      	mov	sp, r7
 802e1c0:	bd80      	pop	{r7, pc}
 802e1c2:	bf00      	nop
 802e1c4:	1ff80000 	.word	0x1ff80000
 802e1c8:	2000039c 	.word	0x2000039c

0802e1cc <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 802e1cc:	b480      	push	{r7}
 802e1ce:	b085      	sub	sp, #20
 802e1d0:	af00      	add	r7, sp, #0
 802e1d2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802e1d4:	687b      	ldr	r3, [r7, #4]
 802e1d6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 802e1d8:	68fb      	ldr	r3, [r7, #12]
 802e1da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802e1de:	695b      	ldr	r3, [r3, #20]
 802e1e0:	b29b      	uxth	r3, r3
}
 802e1e2:	4618      	mov	r0, r3
 802e1e4:	3714      	adds	r7, #20
 802e1e6:	46bd      	mov	sp, r7
 802e1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e1ec:	4770      	bx	lr

0802e1ee <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 802e1ee:	b480      	push	{r7}
 802e1f0:	b087      	sub	sp, #28
 802e1f2:	af00      	add	r7, sp, #0
 802e1f4:	6078      	str	r0, [r7, #4]
 802e1f6:	460b      	mov	r3, r1
 802e1f8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802e1fa:	687b      	ldr	r3, [r7, #4]
 802e1fc:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 802e1fe:	78fb      	ldrb	r3, [r7, #3]
 802e200:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 802e202:	2300      	movs	r3, #0
 802e204:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 802e206:	68fb      	ldr	r3, [r7, #12]
 802e208:	015a      	lsls	r2, r3, #5
 802e20a:	693b      	ldr	r3, [r7, #16]
 802e20c:	4413      	add	r3, r2
 802e20e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e212:	681b      	ldr	r3, [r3, #0]
 802e214:	0c9b      	lsrs	r3, r3, #18
 802e216:	f003 0303 	and.w	r3, r3, #3
 802e21a:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 802e21c:	68bb      	ldr	r3, [r7, #8]
 802e21e:	2b00      	cmp	r3, #0
 802e220:	d002      	beq.n	802e228 <USB_HC_Halt+0x3a>
 802e222:	68bb      	ldr	r3, [r7, #8]
 802e224:	2b02      	cmp	r3, #2
 802e226:	d16c      	bne.n	802e302 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 802e228:	68fb      	ldr	r3, [r7, #12]
 802e22a:	015a      	lsls	r2, r3, #5
 802e22c:	693b      	ldr	r3, [r7, #16]
 802e22e:	4413      	add	r3, r2
 802e230:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e234:	681b      	ldr	r3, [r3, #0]
 802e236:	68fa      	ldr	r2, [r7, #12]
 802e238:	0151      	lsls	r1, r2, #5
 802e23a:	693a      	ldr	r2, [r7, #16]
 802e23c:	440a      	add	r2, r1
 802e23e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802e242:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802e246:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 802e248:	687b      	ldr	r3, [r7, #4]
 802e24a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802e24c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 802e250:	2b00      	cmp	r3, #0
 802e252:	d143      	bne.n	802e2dc <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 802e254:	68fb      	ldr	r3, [r7, #12]
 802e256:	015a      	lsls	r2, r3, #5
 802e258:	693b      	ldr	r3, [r7, #16]
 802e25a:	4413      	add	r3, r2
 802e25c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e260:	681b      	ldr	r3, [r3, #0]
 802e262:	68fa      	ldr	r2, [r7, #12]
 802e264:	0151      	lsls	r1, r2, #5
 802e266:	693a      	ldr	r2, [r7, #16]
 802e268:	440a      	add	r2, r1
 802e26a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802e26e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802e272:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 802e274:	68fb      	ldr	r3, [r7, #12]
 802e276:	015a      	lsls	r2, r3, #5
 802e278:	693b      	ldr	r3, [r7, #16]
 802e27a:	4413      	add	r3, r2
 802e27c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e280:	681b      	ldr	r3, [r3, #0]
 802e282:	68fa      	ldr	r2, [r7, #12]
 802e284:	0151      	lsls	r1, r2, #5
 802e286:	693a      	ldr	r2, [r7, #16]
 802e288:	440a      	add	r2, r1
 802e28a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802e28e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802e292:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 802e294:	68fb      	ldr	r3, [r7, #12]
 802e296:	015a      	lsls	r2, r3, #5
 802e298:	693b      	ldr	r3, [r7, #16]
 802e29a:	4413      	add	r3, r2
 802e29c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e2a0:	681b      	ldr	r3, [r3, #0]
 802e2a2:	68fa      	ldr	r2, [r7, #12]
 802e2a4:	0151      	lsls	r1, r2, #5
 802e2a6:	693a      	ldr	r2, [r7, #16]
 802e2a8:	440a      	add	r2, r1
 802e2aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802e2ae:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 802e2b2:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 802e2b4:	697b      	ldr	r3, [r7, #20]
 802e2b6:	3301      	adds	r3, #1
 802e2b8:	617b      	str	r3, [r7, #20]
 802e2ba:	697b      	ldr	r3, [r7, #20]
 802e2bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802e2c0:	d81d      	bhi.n	802e2fe <USB_HC_Halt+0x110>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 802e2c2:	68fb      	ldr	r3, [r7, #12]
 802e2c4:	015a      	lsls	r2, r3, #5
 802e2c6:	693b      	ldr	r3, [r7, #16]
 802e2c8:	4413      	add	r3, r2
 802e2ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e2ce:	681b      	ldr	r3, [r3, #0]
 802e2d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802e2d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802e2d8:	d0ec      	beq.n	802e2b4 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 802e2da:	e080      	b.n	802e3de <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 802e2dc:	68fb      	ldr	r3, [r7, #12]
 802e2de:	015a      	lsls	r2, r3, #5
 802e2e0:	693b      	ldr	r3, [r7, #16]
 802e2e2:	4413      	add	r3, r2
 802e2e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e2e8:	681b      	ldr	r3, [r3, #0]
 802e2ea:	68fa      	ldr	r2, [r7, #12]
 802e2ec:	0151      	lsls	r1, r2, #5
 802e2ee:	693a      	ldr	r2, [r7, #16]
 802e2f0:	440a      	add	r2, r1
 802e2f2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802e2f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802e2fa:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 802e2fc:	e06f      	b.n	802e3de <USB_HC_Halt+0x1f0>
          break;
 802e2fe:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 802e300:	e06d      	b.n	802e3de <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 802e302:	68fb      	ldr	r3, [r7, #12]
 802e304:	015a      	lsls	r2, r3, #5
 802e306:	693b      	ldr	r3, [r7, #16]
 802e308:	4413      	add	r3, r2
 802e30a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e30e:	681b      	ldr	r3, [r3, #0]
 802e310:	68fa      	ldr	r2, [r7, #12]
 802e312:	0151      	lsls	r1, r2, #5
 802e314:	693a      	ldr	r2, [r7, #16]
 802e316:	440a      	add	r2, r1
 802e318:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802e31c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802e320:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 802e322:	693b      	ldr	r3, [r7, #16]
 802e324:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802e328:	691b      	ldr	r3, [r3, #16]
 802e32a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 802e32e:	2b00      	cmp	r3, #0
 802e330:	d143      	bne.n	802e3ba <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 802e332:	68fb      	ldr	r3, [r7, #12]
 802e334:	015a      	lsls	r2, r3, #5
 802e336:	693b      	ldr	r3, [r7, #16]
 802e338:	4413      	add	r3, r2
 802e33a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e33e:	681b      	ldr	r3, [r3, #0]
 802e340:	68fa      	ldr	r2, [r7, #12]
 802e342:	0151      	lsls	r1, r2, #5
 802e344:	693a      	ldr	r2, [r7, #16]
 802e346:	440a      	add	r2, r1
 802e348:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802e34c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802e350:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 802e352:	68fb      	ldr	r3, [r7, #12]
 802e354:	015a      	lsls	r2, r3, #5
 802e356:	693b      	ldr	r3, [r7, #16]
 802e358:	4413      	add	r3, r2
 802e35a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e35e:	681b      	ldr	r3, [r3, #0]
 802e360:	68fa      	ldr	r2, [r7, #12]
 802e362:	0151      	lsls	r1, r2, #5
 802e364:	693a      	ldr	r2, [r7, #16]
 802e366:	440a      	add	r2, r1
 802e368:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802e36c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802e370:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 802e372:	68fb      	ldr	r3, [r7, #12]
 802e374:	015a      	lsls	r2, r3, #5
 802e376:	693b      	ldr	r3, [r7, #16]
 802e378:	4413      	add	r3, r2
 802e37a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e37e:	681b      	ldr	r3, [r3, #0]
 802e380:	68fa      	ldr	r2, [r7, #12]
 802e382:	0151      	lsls	r1, r2, #5
 802e384:	693a      	ldr	r2, [r7, #16]
 802e386:	440a      	add	r2, r1
 802e388:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802e38c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 802e390:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 802e392:	697b      	ldr	r3, [r7, #20]
 802e394:	3301      	adds	r3, #1
 802e396:	617b      	str	r3, [r7, #20]
 802e398:	697b      	ldr	r3, [r7, #20]
 802e39a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802e39e:	d81d      	bhi.n	802e3dc <USB_HC_Halt+0x1ee>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 802e3a0:	68fb      	ldr	r3, [r7, #12]
 802e3a2:	015a      	lsls	r2, r3, #5
 802e3a4:	693b      	ldr	r3, [r7, #16]
 802e3a6:	4413      	add	r3, r2
 802e3a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e3ac:	681b      	ldr	r3, [r3, #0]
 802e3ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802e3b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802e3b6:	d0ec      	beq.n	802e392 <USB_HC_Halt+0x1a4>
 802e3b8:	e011      	b.n	802e3de <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 802e3ba:	68fb      	ldr	r3, [r7, #12]
 802e3bc:	015a      	lsls	r2, r3, #5
 802e3be:	693b      	ldr	r3, [r7, #16]
 802e3c0:	4413      	add	r3, r2
 802e3c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e3c6:	681b      	ldr	r3, [r3, #0]
 802e3c8:	68fa      	ldr	r2, [r7, #12]
 802e3ca:	0151      	lsls	r1, r2, #5
 802e3cc:	693a      	ldr	r2, [r7, #16]
 802e3ce:	440a      	add	r2, r1
 802e3d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802e3d4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802e3d8:	6013      	str	r3, [r2, #0]
 802e3da:	e000      	b.n	802e3de <USB_HC_Halt+0x1f0>
          break;
 802e3dc:	bf00      	nop
    }
  }

  return HAL_OK;
 802e3de:	2300      	movs	r3, #0
}
 802e3e0:	4618      	mov	r0, r3
 802e3e2:	371c      	adds	r7, #28
 802e3e4:	46bd      	mov	sp, r7
 802e3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e3ea:	4770      	bx	lr

0802e3ec <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 802e3ec:	b480      	push	{r7}
 802e3ee:	b087      	sub	sp, #28
 802e3f0:	af00      	add	r7, sp, #0
 802e3f2:	6078      	str	r0, [r7, #4]
 802e3f4:	460b      	mov	r3, r1
 802e3f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802e3f8:	687b      	ldr	r3, [r7, #4]
 802e3fa:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 802e3fc:	78fb      	ldrb	r3, [r7, #3]
 802e3fe:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 802e400:	2301      	movs	r3, #1
 802e402:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 802e404:	68fb      	ldr	r3, [r7, #12]
 802e406:	04da      	lsls	r2, r3, #19
 802e408:	4b15      	ldr	r3, [pc, #84]	; (802e460 <USB_DoPing+0x74>)
 802e40a:	4013      	ands	r3, r2
 802e40c:	693a      	ldr	r2, [r7, #16]
 802e40e:	0151      	lsls	r1, r2, #5
 802e410:	697a      	ldr	r2, [r7, #20]
 802e412:	440a      	add	r2, r1
 802e414:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802e418:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802e41c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 802e41e:	693b      	ldr	r3, [r7, #16]
 802e420:	015a      	lsls	r2, r3, #5
 802e422:	697b      	ldr	r3, [r7, #20]
 802e424:	4413      	add	r3, r2
 802e426:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e42a:	681b      	ldr	r3, [r3, #0]
 802e42c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 802e42e:	68bb      	ldr	r3, [r7, #8]
 802e430:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 802e434:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 802e436:	68bb      	ldr	r3, [r7, #8]
 802e438:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802e43c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 802e43e:	693b      	ldr	r3, [r7, #16]
 802e440:	015a      	lsls	r2, r3, #5
 802e442:	697b      	ldr	r3, [r7, #20]
 802e444:	4413      	add	r3, r2
 802e446:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e44a:	461a      	mov	r2, r3
 802e44c:	68bb      	ldr	r3, [r7, #8]
 802e44e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 802e450:	2300      	movs	r3, #0
}
 802e452:	4618      	mov	r0, r3
 802e454:	371c      	adds	r7, #28
 802e456:	46bd      	mov	sp, r7
 802e458:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e45c:	4770      	bx	lr
 802e45e:	bf00      	nop
 802e460:	1ff80000 	.word	0x1ff80000

0802e464 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 802e464:	b580      	push	{r7, lr}
 802e466:	b086      	sub	sp, #24
 802e468:	af00      	add	r7, sp, #0
 802e46a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802e46c:	687b      	ldr	r3, [r7, #4]
 802e46e:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 802e470:	2300      	movs	r3, #0
 802e472:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 802e474:	6878      	ldr	r0, [r7, #4]
 802e476:	f7fe f8c6 	bl	802c606 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 802e47a:	2110      	movs	r1, #16
 802e47c:	6878      	ldr	r0, [r7, #4]
 802e47e:	f7fe fa61 	bl	802c944 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 802e482:	6878      	ldr	r0, [r7, #4]
 802e484:	f7fe fa84 	bl	802c990 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 802e488:	2300      	movs	r3, #0
 802e48a:	613b      	str	r3, [r7, #16]
 802e48c:	e01f      	b.n	802e4ce <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 802e48e:	693b      	ldr	r3, [r7, #16]
 802e490:	015a      	lsls	r2, r3, #5
 802e492:	68fb      	ldr	r3, [r7, #12]
 802e494:	4413      	add	r3, r2
 802e496:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e49a:	681b      	ldr	r3, [r3, #0]
 802e49c:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 802e49e:	68bb      	ldr	r3, [r7, #8]
 802e4a0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802e4a4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 802e4a6:	68bb      	ldr	r3, [r7, #8]
 802e4a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802e4ac:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 802e4ae:	68bb      	ldr	r3, [r7, #8]
 802e4b0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 802e4b4:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 802e4b6:	693b      	ldr	r3, [r7, #16]
 802e4b8:	015a      	lsls	r2, r3, #5
 802e4ba:	68fb      	ldr	r3, [r7, #12]
 802e4bc:	4413      	add	r3, r2
 802e4be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e4c2:	461a      	mov	r2, r3
 802e4c4:	68bb      	ldr	r3, [r7, #8]
 802e4c6:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 802e4c8:	693b      	ldr	r3, [r7, #16]
 802e4ca:	3301      	adds	r3, #1
 802e4cc:	613b      	str	r3, [r7, #16]
 802e4ce:	693b      	ldr	r3, [r7, #16]
 802e4d0:	2b0f      	cmp	r3, #15
 802e4d2:	d9dc      	bls.n	802e48e <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 802e4d4:	2300      	movs	r3, #0
 802e4d6:	613b      	str	r3, [r7, #16]
 802e4d8:	e034      	b.n	802e544 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 802e4da:	693b      	ldr	r3, [r7, #16]
 802e4dc:	015a      	lsls	r2, r3, #5
 802e4de:	68fb      	ldr	r3, [r7, #12]
 802e4e0:	4413      	add	r3, r2
 802e4e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e4e6:	681b      	ldr	r3, [r3, #0]
 802e4e8:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 802e4ea:	68bb      	ldr	r3, [r7, #8]
 802e4ec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802e4f0:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 802e4f2:	68bb      	ldr	r3, [r7, #8]
 802e4f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802e4f8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 802e4fa:	68bb      	ldr	r3, [r7, #8]
 802e4fc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 802e500:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 802e502:	693b      	ldr	r3, [r7, #16]
 802e504:	015a      	lsls	r2, r3, #5
 802e506:	68fb      	ldr	r3, [r7, #12]
 802e508:	4413      	add	r3, r2
 802e50a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e50e:	461a      	mov	r2, r3
 802e510:	68bb      	ldr	r3, [r7, #8]
 802e512:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 802e514:	697b      	ldr	r3, [r7, #20]
 802e516:	3301      	adds	r3, #1
 802e518:	617b      	str	r3, [r7, #20]
 802e51a:	697b      	ldr	r3, [r7, #20]
 802e51c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802e520:	d80c      	bhi.n	802e53c <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 802e522:	693b      	ldr	r3, [r7, #16]
 802e524:	015a      	lsls	r2, r3, #5
 802e526:	68fb      	ldr	r3, [r7, #12]
 802e528:	4413      	add	r3, r2
 802e52a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802e52e:	681b      	ldr	r3, [r3, #0]
 802e530:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802e534:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802e538:	d0ec      	beq.n	802e514 <USB_StopHost+0xb0>
 802e53a:	e000      	b.n	802e53e <USB_StopHost+0xda>
        break;
 802e53c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 802e53e:	693b      	ldr	r3, [r7, #16]
 802e540:	3301      	adds	r3, #1
 802e542:	613b      	str	r3, [r7, #16]
 802e544:	693b      	ldr	r3, [r7, #16]
 802e546:	2b0f      	cmp	r3, #15
 802e548:	d9c7      	bls.n	802e4da <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 802e54a:	68fb      	ldr	r3, [r7, #12]
 802e54c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802e550:	461a      	mov	r2, r3
 802e552:	f04f 33ff 	mov.w	r3, #4294967295
 802e556:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 802e558:	687b      	ldr	r3, [r7, #4]
 802e55a:	f04f 32ff 	mov.w	r2, #4294967295
 802e55e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 802e560:	6878      	ldr	r0, [r7, #4]
 802e562:	f7fe f83f 	bl	802c5e4 <USB_EnableGlobalInt>

  return HAL_OK;
 802e566:	2300      	movs	r3, #0
}
 802e568:	4618      	mov	r0, r3
 802e56a:	3718      	adds	r7, #24
 802e56c:	46bd      	mov	sp, r7
 802e56e:	bd80      	pop	{r7, pc}

0802e570 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 802e570:	b580      	push	{r7, lr}
 802e572:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 802e574:	4908      	ldr	r1, [pc, #32]	; (802e598 <MX_FATFS_Init+0x28>)
 802e576:	4809      	ldr	r0, [pc, #36]	; (802e59c <MX_FATFS_Init+0x2c>)
 802e578:	f005 fabc 	bl	8033af4 <FATFS_LinkDriver>
 802e57c:	4603      	mov	r3, r0
 802e57e:	461a      	mov	r2, r3
 802e580:	4b07      	ldr	r3, [pc, #28]	; (802e5a0 <MX_FATFS_Init+0x30>)
 802e582:	701a      	strb	r2, [r3, #0]
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 802e584:	4907      	ldr	r1, [pc, #28]	; (802e5a4 <MX_FATFS_Init+0x34>)
 802e586:	4808      	ldr	r0, [pc, #32]	; (802e5a8 <MX_FATFS_Init+0x38>)
 802e588:	f005 fab4 	bl	8033af4 <FATFS_LinkDriver>
 802e58c:	4603      	mov	r3, r0
 802e58e:	461a      	mov	r2, r3
 802e590:	4b06      	ldr	r3, [pc, #24]	; (802e5ac <MX_FATFS_Init+0x3c>)
 802e592:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 802e594:	bf00      	nop
 802e596:	bd80      	pop	{r7, pc}
 802e598:	200016cc 	.word	0x200016cc
 802e59c:	0803837c 	.word	0x0803837c
 802e5a0:	200016c4 	.word	0x200016c4
 802e5a4:	200016c8 	.word	0x200016c8
 802e5a8:	08038390 	.word	0x08038390
 802e5ac:	200057a0 	.word	0x200057a0

0802e5b0 <MX_FATFS_DeInit>:
  /* USER CODE END get_fattime */
}

/* USER CODE BEGIN Application */
void MX_FATFS_DeInit(void)
{
 802e5b0:	b580      	push	{r7, lr}
 802e5b2:	af00      	add	r7, sp, #0
	FATFS_UnLinkDriver(SDPath);
 802e5b4:	4804      	ldr	r0, [pc, #16]	; (802e5c8 <MX_FATFS_DeInit+0x18>)
 802e5b6:	f005 fae5 	bl	8033b84 <FATFS_UnLinkDriver>
	FATFS_UnLinkDriver(USBHPath);
 802e5ba:	4804      	ldr	r0, [pc, #16]	; (802e5cc <MX_FATFS_DeInit+0x1c>)
 802e5bc:	f005 fae2 	bl	8033b84 <FATFS_UnLinkDriver>
	BSP_SD_DeInit();
 802e5c0:	f000 f8a8 	bl	802e714 <BSP_SD_DeInit>
}
 802e5c4:	bf00      	nop
 802e5c6:	bd80      	pop	{r7, pc}
 802e5c8:	200016cc 	.word	0x200016cc
 802e5cc:	200016c8 	.word	0x200016c8

0802e5d0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 802e5d0:	b580      	push	{r7, lr}
 802e5d2:	b082      	sub	sp, #8
 802e5d4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 802e5d6:	2300      	movs	r3, #0
 802e5d8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 802e5da:	f000 f888 	bl	802e6ee <BSP_SD_IsDetected>
 802e5de:	4603      	mov	r3, r0
 802e5e0:	2b01      	cmp	r3, #1
 802e5e2:	d001      	beq.n	802e5e8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 802e5e4:	2301      	movs	r3, #1
 802e5e6:	e005      	b.n	802e5f4 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 802e5e8:	4804      	ldr	r0, [pc, #16]	; (802e5fc <BSP_SD_Init+0x2c>)
 802e5ea:	f7fa f9a8 	bl	802893e <HAL_SD_Init>
 802e5ee:	4603      	mov	r3, r0
 802e5f0:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 802e5f2:	79fb      	ldrb	r3, [r7, #7]
}
 802e5f4:	4618      	mov	r0, r3
 802e5f6:	3708      	adds	r7, #8
 802e5f8:	46bd      	mov	sp, r7
 802e5fa:	bd80      	pop	{r7, pc}
 802e5fc:	20001514 	.word	0x20001514

0802e600 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 802e600:	b580      	push	{r7, lr}
 802e602:	b086      	sub	sp, #24
 802e604:	af00      	add	r7, sp, #0
 802e606:	60f8      	str	r0, [r7, #12]
 802e608:	60b9      	str	r1, [r7, #8]
 802e60a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 802e60c:	2300      	movs	r3, #0
 802e60e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 802e610:	687b      	ldr	r3, [r7, #4]
 802e612:	68ba      	ldr	r2, [r7, #8]
 802e614:	68f9      	ldr	r1, [r7, #12]
 802e616:	4806      	ldr	r0, [pc, #24]	; (802e630 <BSP_SD_ReadBlocks_DMA+0x30>)
 802e618:	f7fa fa42 	bl	8028aa0 <HAL_SD_ReadBlocks_DMA>
 802e61c:	4603      	mov	r3, r0
 802e61e:	2b00      	cmp	r3, #0
 802e620:	d001      	beq.n	802e626 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 802e622:	2301      	movs	r3, #1
 802e624:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 802e626:	7dfb      	ldrb	r3, [r7, #23]
}
 802e628:	4618      	mov	r0, r3
 802e62a:	3718      	adds	r7, #24
 802e62c:	46bd      	mov	sp, r7
 802e62e:	bd80      	pop	{r7, pc}
 802e630:	20001514 	.word	0x20001514

0802e634 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 802e634:	b580      	push	{r7, lr}
 802e636:	b086      	sub	sp, #24
 802e638:	af00      	add	r7, sp, #0
 802e63a:	60f8      	str	r0, [r7, #12]
 802e63c:	60b9      	str	r1, [r7, #8]
 802e63e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 802e640:	2300      	movs	r3, #0
 802e642:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 802e644:	687b      	ldr	r3, [r7, #4]
 802e646:	68ba      	ldr	r2, [r7, #8]
 802e648:	68f9      	ldr	r1, [r7, #12]
 802e64a:	4806      	ldr	r0, [pc, #24]	; (802e664 <BSP_SD_WriteBlocks_DMA+0x30>)
 802e64c:	f7fa fb12 	bl	8028c74 <HAL_SD_WriteBlocks_DMA>
 802e650:	4603      	mov	r3, r0
 802e652:	2b00      	cmp	r3, #0
 802e654:	d001      	beq.n	802e65a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 802e656:	2301      	movs	r3, #1
 802e658:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 802e65a:	7dfb      	ldrb	r3, [r7, #23]
}
 802e65c:	4618      	mov	r0, r3
 802e65e:	3718      	adds	r7, #24
 802e660:	46bd      	mov	sp, r7
 802e662:	bd80      	pop	{r7, pc}
 802e664:	20001514 	.word	0x20001514

0802e668 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 802e668:	b580      	push	{r7, lr}
 802e66a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 802e66c:	4805      	ldr	r0, [pc, #20]	; (802e684 <BSP_SD_GetCardState+0x1c>)
 802e66e:	f7fa ff51 	bl	8029514 <HAL_SD_GetCardState>
 802e672:	4603      	mov	r3, r0
 802e674:	2b04      	cmp	r3, #4
 802e676:	bf14      	ite	ne
 802e678:	2301      	movne	r3, #1
 802e67a:	2300      	moveq	r3, #0
 802e67c:	b2db      	uxtb	r3, r3
}
 802e67e:	4618      	mov	r0, r3
 802e680:	bd80      	pop	{r7, pc}
 802e682:	bf00      	nop
 802e684:	20001514 	.word	0x20001514

0802e688 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 802e688:	b580      	push	{r7, lr}
 802e68a:	b082      	sub	sp, #8
 802e68c:	af00      	add	r7, sp, #0
 802e68e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 802e690:	6879      	ldr	r1, [r7, #4]
 802e692:	4803      	ldr	r0, [pc, #12]	; (802e6a0 <BSP_SD_GetCardInfo+0x18>)
 802e694:	f7fa ff12 	bl	80294bc <HAL_SD_GetCardInfo>
}
 802e698:	bf00      	nop
 802e69a:	3708      	adds	r7, #8
 802e69c:	46bd      	mov	sp, r7
 802e69e:	bd80      	pop	{r7, pc}
 802e6a0:	20001514 	.word	0x20001514

0802e6a4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 802e6a4:	b580      	push	{r7, lr}
 802e6a6:	b082      	sub	sp, #8
 802e6a8:	af00      	add	r7, sp, #0
 802e6aa:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 802e6ac:	f000 f818 	bl	802e6e0 <BSP_SD_AbortCallback>
}
 802e6b0:	bf00      	nop
 802e6b2:	3708      	adds	r7, #8
 802e6b4:	46bd      	mov	sp, r7
 802e6b6:	bd80      	pop	{r7, pc}

0802e6b8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 802e6b8:	b580      	push	{r7, lr}
 802e6ba:	b082      	sub	sp, #8
 802e6bc:	af00      	add	r7, sp, #0
 802e6be:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 802e6c0:	f000 f9fe 	bl	802eac0 <BSP_SD_WriteCpltCallback>
}
 802e6c4:	bf00      	nop
 802e6c6:	3708      	adds	r7, #8
 802e6c8:	46bd      	mov	sp, r7
 802e6ca:	bd80      	pop	{r7, pc}

0802e6cc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 802e6cc:	b580      	push	{r7, lr}
 802e6ce:	b082      	sub	sp, #8
 802e6d0:	af00      	add	r7, sp, #0
 802e6d2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 802e6d4:	f000 fa00 	bl	802ead8 <BSP_SD_ReadCpltCallback>
}
 802e6d8:	bf00      	nop
 802e6da:	3708      	adds	r7, #8
 802e6dc:	46bd      	mov	sp, r7
 802e6de:	bd80      	pop	{r7, pc}

0802e6e0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 802e6e0:	b480      	push	{r7}
 802e6e2:	af00      	add	r7, sp, #0

}
 802e6e4:	bf00      	nop
 802e6e6:	46bd      	mov	sp, r7
 802e6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e6ec:	4770      	bx	lr

0802e6ee <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 802e6ee:	b580      	push	{r7, lr}
 802e6f0:	b082      	sub	sp, #8
 802e6f2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 802e6f4:	2301      	movs	r3, #1
 802e6f6:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 802e6f8:	f000 f862 	bl	802e7c0 <BSP_PlatformIsDetected>
 802e6fc:	4603      	mov	r3, r0
 802e6fe:	2b00      	cmp	r3, #0
 802e700:	d101      	bne.n	802e706 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 802e702:	2300      	movs	r3, #0
 802e704:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 802e706:	79fb      	ldrb	r3, [r7, #7]
 802e708:	b2db      	uxtb	r3, r3
}
 802e70a:	4618      	mov	r0, r3
 802e70c:	3708      	adds	r7, #8
 802e70e:	46bd      	mov	sp, r7
 802e710:	bd80      	pop	{r7, pc}
	...

0802e714 <BSP_SD_DeInit>:

/* USER CODE BEGIN AdditionalCode */
/* user code can be inserted here */
uint8_t BSP_SD_DeInit(void)
{
 802e714:	b580      	push	{r7, lr}
 802e716:	af00      	add	r7, sp, #0
    /* HAL SD de-initialization */
    HAL_SD_DeInit(&hsd);
 802e718:	4827      	ldr	r0, [pc, #156]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e71a:	f7fa f9a1 	bl	8028a60 <HAL_SD_DeInit>

    /* Msp SD de-initialization */
    HAL_SD_MspDeInit(&hsd);
 802e71e:	4826      	ldr	r0, [pc, #152]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e720:	f7f3 ff9c 	bl	802265c <HAL_SD_MspDeInit>

    /* SDMMC Reset */
    __HAL_RCC_SDIO_FORCE_RESET();
 802e724:	4b25      	ldr	r3, [pc, #148]	; (802e7bc <BSP_SD_DeInit+0xa8>)
 802e726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802e728:	4a24      	ldr	r2, [pc, #144]	; (802e7bc <BSP_SD_DeInit+0xa8>)
 802e72a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 802e72e:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_RCC_SDIO_RELEASE_RESET();
 802e730:	4b22      	ldr	r3, [pc, #136]	; (802e7bc <BSP_SD_DeInit+0xa8>)
 802e732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802e734:	4a21      	ldr	r2, [pc, #132]	; (802e7bc <BSP_SD_DeInit+0xa8>)
 802e736:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 802e73a:	6253      	str	r3, [r2, #36]	; 0x24

    /* Misc */
    hsd.State               = HAL_SD_STATE_RESET;
 802e73c:	4b1e      	ldr	r3, [pc, #120]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e73e:	2200      	movs	r2, #0
 802e740:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd.Context             = 0;
 802e744:	4b1c      	ldr	r3, [pc, #112]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e746:	2200      	movs	r2, #0
 802e748:	631a      	str	r2, [r3, #48]	; 0x30
    hsd.ErrorCode           = 0;
 802e74a:	4b1b      	ldr	r3, [pc, #108]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e74c:	2200      	movs	r2, #0
 802e74e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd.SdCard.CardType     = 0;
 802e750:	4b19      	ldr	r3, [pc, #100]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e752:	2200      	movs	r2, #0
 802e754:	645a      	str	r2, [r3, #68]	; 0x44
    hsd.SdCard.CardVersion  = 0;
 802e756:	4b18      	ldr	r3, [pc, #96]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e758:	2200      	movs	r2, #0
 802e75a:	649a      	str	r2, [r3, #72]	; 0x48
    hsd.SdCard.Class        = 0;
 802e75c:	4b16      	ldr	r3, [pc, #88]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e75e:	2200      	movs	r2, #0
 802e760:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd.SdCard.RelCardAdd   = 0;
 802e762:	4b15      	ldr	r3, [pc, #84]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e764:	2200      	movs	r2, #0
 802e766:	651a      	str	r2, [r3, #80]	; 0x50
    hsd.SdCard.BlockNbr     = 0;
 802e768:	4b13      	ldr	r3, [pc, #76]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e76a:	2200      	movs	r2, #0
 802e76c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd.SdCard.BlockSize    = 0;
 802e76e:	4b12      	ldr	r3, [pc, #72]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e770:	2200      	movs	r2, #0
 802e772:	659a      	str	r2, [r3, #88]	; 0x58
    hsd.SdCard.LogBlockNbr  = 0;
 802e774:	4b10      	ldr	r3, [pc, #64]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e776:	2200      	movs	r2, #0
 802e778:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd.SdCard.LogBlockSize = 0;
 802e77a:	4b0f      	ldr	r3, [pc, #60]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e77c:	2200      	movs	r2, #0
 802e77e:	661a      	str	r2, [r3, #96]	; 0x60
    hsd.CSD[0]              = 0;
 802e780:	4b0d      	ldr	r3, [pc, #52]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e782:	2200      	movs	r2, #0
 802e784:	665a      	str	r2, [r3, #100]	; 0x64
    hsd.CSD[1]              = 0;
 802e786:	4b0c      	ldr	r3, [pc, #48]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e788:	2200      	movs	r2, #0
 802e78a:	669a      	str	r2, [r3, #104]	; 0x68
    hsd.CSD[2]              = 0;
 802e78c:	4b0a      	ldr	r3, [pc, #40]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e78e:	2200      	movs	r2, #0
 802e790:	66da      	str	r2, [r3, #108]	; 0x6c
    hsd.CSD[3]              = 0;
 802e792:	4b09      	ldr	r3, [pc, #36]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e794:	2200      	movs	r2, #0
 802e796:	671a      	str	r2, [r3, #112]	; 0x70
    hsd.CID[0]              = 0;
 802e798:	4b07      	ldr	r3, [pc, #28]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e79a:	2200      	movs	r2, #0
 802e79c:	675a      	str	r2, [r3, #116]	; 0x74
    hsd.CID[1]              = 0;
 802e79e:	4b06      	ldr	r3, [pc, #24]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e7a0:	2200      	movs	r2, #0
 802e7a2:	679a      	str	r2, [r3, #120]	; 0x78
    hsd.CID[2]              = 0;
 802e7a4:	4b04      	ldr	r3, [pc, #16]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e7a6:	2200      	movs	r2, #0
 802e7a8:	67da      	str	r2, [r3, #124]	; 0x7c
    hsd.CID[3]              = 0;
 802e7aa:	4b03      	ldr	r3, [pc, #12]	; (802e7b8 <BSP_SD_DeInit+0xa4>)
 802e7ac:	2200      	movs	r2, #0
 802e7ae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return MSD_OK;
 802e7b2:	2300      	movs	r3, #0
}
 802e7b4:	4618      	mov	r0, r3
 802e7b6:	bd80      	pop	{r7, pc}
 802e7b8:	20001514 	.word	0x20001514
 802e7bc:	40023800 	.word	0x40023800

0802e7c0 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 802e7c0:	b580      	push	{r7, lr}
 802e7c2:	b082      	sub	sp, #8
 802e7c4:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 802e7c6:	2301      	movs	r3, #1
 802e7c8:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 802e7ca:	2102      	movs	r1, #2
 802e7cc:	4806      	ldr	r0, [pc, #24]	; (802e7e8 <BSP_PlatformIsDetected+0x28>)
 802e7ce:	f7f6 f8d9 	bl	8024984 <HAL_GPIO_ReadPin>
 802e7d2:	4603      	mov	r3, r0
 802e7d4:	2b00      	cmp	r3, #0
 802e7d6:	d001      	beq.n	802e7dc <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 802e7d8:	2300      	movs	r3, #0
 802e7da:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 802e7dc:	79fb      	ldrb	r3, [r7, #7]
}
 802e7de:	4618      	mov	r0, r3
 802e7e0:	3708      	adds	r7, #8
 802e7e2:	46bd      	mov	sp, r7
 802e7e4:	bd80      	pop	{r7, pc}
 802e7e6:	bf00      	nop
 802e7e8:	40020c00 	.word	0x40020c00

0802e7ec <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 802e7ec:	b580      	push	{r7, lr}
 802e7ee:	b084      	sub	sp, #16
 802e7f0:	af00      	add	r7, sp, #0
 802e7f2:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 802e7f4:	f7f4 fe06 	bl	8023404 <HAL_GetTick>
 802e7f8:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 802e7fa:	e006      	b.n	802e80a <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 802e7fc:	f7ff ff34 	bl	802e668 <BSP_SD_GetCardState>
 802e800:	4603      	mov	r3, r0
 802e802:	2b00      	cmp	r3, #0
 802e804:	d101      	bne.n	802e80a <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 802e806:	2300      	movs	r3, #0
 802e808:	e009      	b.n	802e81e <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 802e80a:	f7f4 fdfb 	bl	8023404 <HAL_GetTick>
 802e80e:	4602      	mov	r2, r0
 802e810:	68fb      	ldr	r3, [r7, #12]
 802e812:	1ad3      	subs	r3, r2, r3
 802e814:	687a      	ldr	r2, [r7, #4]
 802e816:	429a      	cmp	r2, r3
 802e818:	d8f0      	bhi.n	802e7fc <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 802e81a:	f04f 33ff 	mov.w	r3, #4294967295
}
 802e81e:	4618      	mov	r0, r3
 802e820:	3710      	adds	r7, #16
 802e822:	46bd      	mov	sp, r7
 802e824:	bd80      	pop	{r7, pc}
	...

0802e828 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 802e828:	b580      	push	{r7, lr}
 802e82a:	b082      	sub	sp, #8
 802e82c:	af00      	add	r7, sp, #0
 802e82e:	4603      	mov	r3, r0
 802e830:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 802e832:	4b0b      	ldr	r3, [pc, #44]	; (802e860 <SD_CheckStatus+0x38>)
 802e834:	2201      	movs	r2, #1
 802e836:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 802e838:	f7ff ff16 	bl	802e668 <BSP_SD_GetCardState>
 802e83c:	4603      	mov	r3, r0
 802e83e:	2b00      	cmp	r3, #0
 802e840:	d107      	bne.n	802e852 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 802e842:	4b07      	ldr	r3, [pc, #28]	; (802e860 <SD_CheckStatus+0x38>)
 802e844:	781b      	ldrb	r3, [r3, #0]
 802e846:	b2db      	uxtb	r3, r3
 802e848:	f023 0301 	bic.w	r3, r3, #1
 802e84c:	b2da      	uxtb	r2, r3
 802e84e:	4b04      	ldr	r3, [pc, #16]	; (802e860 <SD_CheckStatus+0x38>)
 802e850:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 802e852:	4b03      	ldr	r3, [pc, #12]	; (802e860 <SD_CheckStatus+0x38>)
 802e854:	781b      	ldrb	r3, [r3, #0]
 802e856:	b2db      	uxtb	r3, r3
}
 802e858:	4618      	mov	r0, r3
 802e85a:	3708      	adds	r7, #8
 802e85c:	46bd      	mov	sp, r7
 802e85e:	bd80      	pop	{r7, pc}
 802e860:	20000009 	.word	0x20000009

0802e864 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 802e864:	b580      	push	{r7, lr}
 802e866:	b082      	sub	sp, #8
 802e868:	af00      	add	r7, sp, #0
 802e86a:	4603      	mov	r3, r0
 802e86c:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 802e86e:	f7ff feaf 	bl	802e5d0 <BSP_SD_Init>
 802e872:	4603      	mov	r3, r0
 802e874:	2b00      	cmp	r3, #0
 802e876:	d107      	bne.n	802e888 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 802e878:	79fb      	ldrb	r3, [r7, #7]
 802e87a:	4618      	mov	r0, r3
 802e87c:	f7ff ffd4 	bl	802e828 <SD_CheckStatus>
 802e880:	4603      	mov	r3, r0
 802e882:	461a      	mov	r2, r3
 802e884:	4b04      	ldr	r3, [pc, #16]	; (802e898 <SD_initialize+0x34>)
 802e886:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 802e888:	4b03      	ldr	r3, [pc, #12]	; (802e898 <SD_initialize+0x34>)
 802e88a:	781b      	ldrb	r3, [r3, #0]
 802e88c:	b2db      	uxtb	r3, r3
}
 802e88e:	4618      	mov	r0, r3
 802e890:	3708      	adds	r7, #8
 802e892:	46bd      	mov	sp, r7
 802e894:	bd80      	pop	{r7, pc}
 802e896:	bf00      	nop
 802e898:	20000009 	.word	0x20000009

0802e89c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 802e89c:	b580      	push	{r7, lr}
 802e89e:	b082      	sub	sp, #8
 802e8a0:	af00      	add	r7, sp, #0
 802e8a2:	4603      	mov	r3, r0
 802e8a4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 802e8a6:	79fb      	ldrb	r3, [r7, #7]
 802e8a8:	4618      	mov	r0, r3
 802e8aa:	f7ff ffbd 	bl	802e828 <SD_CheckStatus>
 802e8ae:	4603      	mov	r3, r0
}
 802e8b0:	4618      	mov	r0, r3
 802e8b2:	3708      	adds	r7, #8
 802e8b4:	46bd      	mov	sp, r7
 802e8b6:	bd80      	pop	{r7, pc}

0802e8b8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 802e8b8:	b580      	push	{r7, lr}
 802e8ba:	b086      	sub	sp, #24
 802e8bc:	af00      	add	r7, sp, #0
 802e8be:	60b9      	str	r1, [r7, #8]
 802e8c0:	607a      	str	r2, [r7, #4]
 802e8c2:	603b      	str	r3, [r7, #0]
 802e8c4:	4603      	mov	r3, r0
 802e8c6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 802e8c8:	2301      	movs	r3, #1
 802e8ca:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 802e8cc:	f247 5030 	movw	r0, #30000	; 0x7530
 802e8d0:	f7ff ff8c 	bl	802e7ec <SD_CheckStatusWithTimeout>
 802e8d4:	4603      	mov	r3, r0
 802e8d6:	2b00      	cmp	r3, #0
 802e8d8:	da01      	bge.n	802e8de <SD_read+0x26>
  {
    return res;
 802e8da:	7dfb      	ldrb	r3, [r7, #23]
 802e8dc:	e03b      	b.n	802e956 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 802e8de:	683a      	ldr	r2, [r7, #0]
 802e8e0:	6879      	ldr	r1, [r7, #4]
 802e8e2:	68b8      	ldr	r0, [r7, #8]
 802e8e4:	f7ff fe8c 	bl	802e600 <BSP_SD_ReadBlocks_DMA>
 802e8e8:	4603      	mov	r3, r0
 802e8ea:	2b00      	cmp	r3, #0
 802e8ec:	d132      	bne.n	802e954 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 802e8ee:	4b1c      	ldr	r3, [pc, #112]	; (802e960 <SD_read+0xa8>)
 802e8f0:	2200      	movs	r2, #0
 802e8f2:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 802e8f4:	f7f4 fd86 	bl	8023404 <HAL_GetTick>
 802e8f8:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 802e8fa:	bf00      	nop
 802e8fc:	4b18      	ldr	r3, [pc, #96]	; (802e960 <SD_read+0xa8>)
 802e8fe:	681b      	ldr	r3, [r3, #0]
 802e900:	2b00      	cmp	r3, #0
 802e902:	d108      	bne.n	802e916 <SD_read+0x5e>
 802e904:	f7f4 fd7e 	bl	8023404 <HAL_GetTick>
 802e908:	4602      	mov	r2, r0
 802e90a:	693b      	ldr	r3, [r7, #16]
 802e90c:	1ad3      	subs	r3, r2, r3
 802e90e:	f247 522f 	movw	r2, #29999	; 0x752f
 802e912:	4293      	cmp	r3, r2
 802e914:	d9f2      	bls.n	802e8fc <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 802e916:	4b12      	ldr	r3, [pc, #72]	; (802e960 <SD_read+0xa8>)
 802e918:	681b      	ldr	r3, [r3, #0]
 802e91a:	2b00      	cmp	r3, #0
 802e91c:	d102      	bne.n	802e924 <SD_read+0x6c>
      {
        res = RES_ERROR;
 802e91e:	2301      	movs	r3, #1
 802e920:	75fb      	strb	r3, [r7, #23]
 802e922:	e017      	b.n	802e954 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 802e924:	4b0e      	ldr	r3, [pc, #56]	; (802e960 <SD_read+0xa8>)
 802e926:	2200      	movs	r2, #0
 802e928:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 802e92a:	f7f4 fd6b 	bl	8023404 <HAL_GetTick>
 802e92e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 802e930:	e007      	b.n	802e942 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 802e932:	f7ff fe99 	bl	802e668 <BSP_SD_GetCardState>
 802e936:	4603      	mov	r3, r0
 802e938:	2b00      	cmp	r3, #0
 802e93a:	d102      	bne.n	802e942 <SD_read+0x8a>
          {
            res = RES_OK;
 802e93c:	2300      	movs	r3, #0
 802e93e:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 802e940:	e008      	b.n	802e954 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 802e942:	f7f4 fd5f 	bl	8023404 <HAL_GetTick>
 802e946:	4602      	mov	r2, r0
 802e948:	693b      	ldr	r3, [r7, #16]
 802e94a:	1ad3      	subs	r3, r2, r3
 802e94c:	f247 522f 	movw	r2, #29999	; 0x752f
 802e950:	4293      	cmp	r3, r2
 802e952:	d9ee      	bls.n	802e932 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 802e954:	7dfb      	ldrb	r3, [r7, #23]
}
 802e956:	4618      	mov	r0, r3
 802e958:	3718      	adds	r7, #24
 802e95a:	46bd      	mov	sp, r7
 802e95c:	bd80      	pop	{r7, pc}
 802e95e:	bf00      	nop
 802e960:	200003a4 	.word	0x200003a4

0802e964 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 802e964:	b580      	push	{r7, lr}
 802e966:	b086      	sub	sp, #24
 802e968:	af00      	add	r7, sp, #0
 802e96a:	60b9      	str	r1, [r7, #8]
 802e96c:	607a      	str	r2, [r7, #4]
 802e96e:	603b      	str	r3, [r7, #0]
 802e970:	4603      	mov	r3, r0
 802e972:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 802e974:	2301      	movs	r3, #1
 802e976:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 802e978:	4b24      	ldr	r3, [pc, #144]	; (802ea0c <SD_write+0xa8>)
 802e97a:	2200      	movs	r2, #0
 802e97c:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 802e97e:	f247 5030 	movw	r0, #30000	; 0x7530
 802e982:	f7ff ff33 	bl	802e7ec <SD_CheckStatusWithTimeout>
 802e986:	4603      	mov	r3, r0
 802e988:	2b00      	cmp	r3, #0
 802e98a:	da01      	bge.n	802e990 <SD_write+0x2c>
  {
    return res;
 802e98c:	7dfb      	ldrb	r3, [r7, #23]
 802e98e:	e038      	b.n	802ea02 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 802e990:	683a      	ldr	r2, [r7, #0]
 802e992:	6879      	ldr	r1, [r7, #4]
 802e994:	68b8      	ldr	r0, [r7, #8]
 802e996:	f7ff fe4d 	bl	802e634 <BSP_SD_WriteBlocks_DMA>
 802e99a:	4603      	mov	r3, r0
 802e99c:	2b00      	cmp	r3, #0
 802e99e:	d12f      	bne.n	802ea00 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 802e9a0:	f7f4 fd30 	bl	8023404 <HAL_GetTick>
 802e9a4:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 802e9a6:	bf00      	nop
 802e9a8:	4b18      	ldr	r3, [pc, #96]	; (802ea0c <SD_write+0xa8>)
 802e9aa:	681b      	ldr	r3, [r3, #0]
 802e9ac:	2b00      	cmp	r3, #0
 802e9ae:	d108      	bne.n	802e9c2 <SD_write+0x5e>
 802e9b0:	f7f4 fd28 	bl	8023404 <HAL_GetTick>
 802e9b4:	4602      	mov	r2, r0
 802e9b6:	693b      	ldr	r3, [r7, #16]
 802e9b8:	1ad3      	subs	r3, r2, r3
 802e9ba:	f247 522f 	movw	r2, #29999	; 0x752f
 802e9be:	4293      	cmp	r3, r2
 802e9c0:	d9f2      	bls.n	802e9a8 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 802e9c2:	4b12      	ldr	r3, [pc, #72]	; (802ea0c <SD_write+0xa8>)
 802e9c4:	681b      	ldr	r3, [r3, #0]
 802e9c6:	2b00      	cmp	r3, #0
 802e9c8:	d102      	bne.n	802e9d0 <SD_write+0x6c>
      {
        res = RES_ERROR;
 802e9ca:	2301      	movs	r3, #1
 802e9cc:	75fb      	strb	r3, [r7, #23]
 802e9ce:	e017      	b.n	802ea00 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 802e9d0:	4b0e      	ldr	r3, [pc, #56]	; (802ea0c <SD_write+0xa8>)
 802e9d2:	2200      	movs	r2, #0
 802e9d4:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 802e9d6:	f7f4 fd15 	bl	8023404 <HAL_GetTick>
 802e9da:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 802e9dc:	e007      	b.n	802e9ee <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 802e9de:	f7ff fe43 	bl	802e668 <BSP_SD_GetCardState>
 802e9e2:	4603      	mov	r3, r0
 802e9e4:	2b00      	cmp	r3, #0
 802e9e6:	d102      	bne.n	802e9ee <SD_write+0x8a>
          {
            res = RES_OK;
 802e9e8:	2300      	movs	r3, #0
 802e9ea:	75fb      	strb	r3, [r7, #23]
            break;
 802e9ec:	e008      	b.n	802ea00 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 802e9ee:	f7f4 fd09 	bl	8023404 <HAL_GetTick>
 802e9f2:	4602      	mov	r2, r0
 802e9f4:	693b      	ldr	r3, [r7, #16]
 802e9f6:	1ad3      	subs	r3, r2, r3
 802e9f8:	f247 522f 	movw	r2, #29999	; 0x752f
 802e9fc:	4293      	cmp	r3, r2
 802e9fe:	d9ee      	bls.n	802e9de <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 802ea00:	7dfb      	ldrb	r3, [r7, #23]
}
 802ea02:	4618      	mov	r0, r3
 802ea04:	3718      	adds	r7, #24
 802ea06:	46bd      	mov	sp, r7
 802ea08:	bd80      	pop	{r7, pc}
 802ea0a:	bf00      	nop
 802ea0c:	200003a0 	.word	0x200003a0

0802ea10 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 802ea10:	b580      	push	{r7, lr}
 802ea12:	b08c      	sub	sp, #48	; 0x30
 802ea14:	af00      	add	r7, sp, #0
 802ea16:	4603      	mov	r3, r0
 802ea18:	603a      	str	r2, [r7, #0]
 802ea1a:	71fb      	strb	r3, [r7, #7]
 802ea1c:	460b      	mov	r3, r1
 802ea1e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 802ea20:	2301      	movs	r3, #1
 802ea22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 802ea26:	4b25      	ldr	r3, [pc, #148]	; (802eabc <SD_ioctl+0xac>)
 802ea28:	781b      	ldrb	r3, [r3, #0]
 802ea2a:	b2db      	uxtb	r3, r3
 802ea2c:	f003 0301 	and.w	r3, r3, #1
 802ea30:	2b00      	cmp	r3, #0
 802ea32:	d001      	beq.n	802ea38 <SD_ioctl+0x28>
 802ea34:	2303      	movs	r3, #3
 802ea36:	e03c      	b.n	802eab2 <SD_ioctl+0xa2>

  switch (cmd)
 802ea38:	79bb      	ldrb	r3, [r7, #6]
 802ea3a:	2b03      	cmp	r3, #3
 802ea3c:	d834      	bhi.n	802eaa8 <SD_ioctl+0x98>
 802ea3e:	a201      	add	r2, pc, #4	; (adr r2, 802ea44 <SD_ioctl+0x34>)
 802ea40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802ea44:	0802ea55 	.word	0x0802ea55
 802ea48:	0802ea5d 	.word	0x0802ea5d
 802ea4c:	0802ea75 	.word	0x0802ea75
 802ea50:	0802ea8f 	.word	0x0802ea8f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 802ea54:	2300      	movs	r3, #0
 802ea56:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 802ea5a:	e028      	b.n	802eaae <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 802ea5c:	f107 030c 	add.w	r3, r7, #12
 802ea60:	4618      	mov	r0, r3
 802ea62:	f7ff fe11 	bl	802e688 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 802ea66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802ea68:	683b      	ldr	r3, [r7, #0]
 802ea6a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 802ea6c:	2300      	movs	r3, #0
 802ea6e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 802ea72:	e01c      	b.n	802eaae <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 802ea74:	f107 030c 	add.w	r3, r7, #12
 802ea78:	4618      	mov	r0, r3
 802ea7a:	f7ff fe05 	bl	802e688 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 802ea7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802ea80:	b29a      	uxth	r2, r3
 802ea82:	683b      	ldr	r3, [r7, #0]
 802ea84:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 802ea86:	2300      	movs	r3, #0
 802ea88:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 802ea8c:	e00f      	b.n	802eaae <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 802ea8e:	f107 030c 	add.w	r3, r7, #12
 802ea92:	4618      	mov	r0, r3
 802ea94:	f7ff fdf8 	bl	802e688 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 802ea98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802ea9a:	0a5a      	lsrs	r2, r3, #9
 802ea9c:	683b      	ldr	r3, [r7, #0]
 802ea9e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 802eaa0:	2300      	movs	r3, #0
 802eaa2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 802eaa6:	e002      	b.n	802eaae <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 802eaa8:	2304      	movs	r3, #4
 802eaaa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 802eaae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 802eab2:	4618      	mov	r0, r3
 802eab4:	3730      	adds	r7, #48	; 0x30
 802eab6:	46bd      	mov	sp, r7
 802eab8:	bd80      	pop	{r7, pc}
 802eaba:	bf00      	nop
 802eabc:	20000009 	.word	0x20000009

0802eac0 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 802eac0:	b480      	push	{r7}
 802eac2:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 802eac4:	4b03      	ldr	r3, [pc, #12]	; (802ead4 <BSP_SD_WriteCpltCallback+0x14>)
 802eac6:	2201      	movs	r2, #1
 802eac8:	601a      	str	r2, [r3, #0]
}
 802eaca:	bf00      	nop
 802eacc:	46bd      	mov	sp, r7
 802eace:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ead2:	4770      	bx	lr
 802ead4:	200003a0 	.word	0x200003a0

0802ead8 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 802ead8:	b480      	push	{r7}
 802eada:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 802eadc:	4b03      	ldr	r3, [pc, #12]	; (802eaec <BSP_SD_ReadCpltCallback+0x14>)
 802eade:	2201      	movs	r2, #1
 802eae0:	601a      	str	r2, [r3, #0]
}
 802eae2:	bf00      	nop
 802eae4:	46bd      	mov	sp, r7
 802eae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802eaea:	4770      	bx	lr
 802eaec:	200003a4 	.word	0x200003a4

0802eaf0 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 802eaf0:	b480      	push	{r7}
 802eaf2:	b083      	sub	sp, #12
 802eaf4:	af00      	add	r7, sp, #0
 802eaf6:	4603      	mov	r3, r0
 802eaf8:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 802eafa:	2300      	movs	r3, #0
}
 802eafc:	4618      	mov	r0, r3
 802eafe:	370c      	adds	r7, #12
 802eb00:	46bd      	mov	sp, r7
 802eb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 802eb06:	4770      	bx	lr

0802eb08 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 802eb08:	b580      	push	{r7, lr}
 802eb0a:	b084      	sub	sp, #16
 802eb0c:	af00      	add	r7, sp, #0
 802eb0e:	4603      	mov	r3, r0
 802eb10:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 802eb12:	2301      	movs	r3, #1
 802eb14:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 802eb16:	79fb      	ldrb	r3, [r7, #7]
 802eb18:	4619      	mov	r1, r3
 802eb1a:	4808      	ldr	r0, [pc, #32]	; (802eb3c <USBH_status+0x34>)
 802eb1c:	f002 fbc4 	bl	80312a8 <USBH_MSC_UnitIsReady>
 802eb20:	4603      	mov	r3, r0
 802eb22:	2b00      	cmp	r3, #0
 802eb24:	d002      	beq.n	802eb2c <USBH_status+0x24>
  {
    res = RES_OK;
 802eb26:	2300      	movs	r3, #0
 802eb28:	73fb      	strb	r3, [r7, #15]
 802eb2a:	e001      	b.n	802eb30 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 802eb2c:	2301      	movs	r3, #1
 802eb2e:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 802eb30:	7bfb      	ldrb	r3, [r7, #15]
}
 802eb32:	4618      	mov	r0, r3
 802eb34:	3710      	adds	r7, #16
 802eb36:	46bd      	mov	sp, r7
 802eb38:	bd80      	pop	{r7, pc}
 802eb3a:	bf00      	nop
 802eb3c:	2000707c 	.word	0x2000707c

0802eb40 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 802eb40:	b580      	push	{r7, lr}
 802eb42:	b094      	sub	sp, #80	; 0x50
 802eb44:	af02      	add	r7, sp, #8
 802eb46:	60b9      	str	r1, [r7, #8]
 802eb48:	607a      	str	r2, [r7, #4]
 802eb4a:	603b      	str	r3, [r7, #0]
 802eb4c:	4603      	mov	r3, r0
 802eb4e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 802eb50:	2301      	movs	r3, #1
 802eb52:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;
  USBH_StatusTypeDef  status = USBH_OK;
 802eb56:	2300      	movs	r3, #0
 802eb58:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

  if (((DWORD)buff & 3) && (((HCD_HandleTypeDef *)hUSB_Host.pData)->Init.dma_enable))
 802eb5c:	68bb      	ldr	r3, [r7, #8]
 802eb5e:	f003 0303 	and.w	r3, r3, #3
 802eb62:	2b00      	cmp	r3, #0
 802eb64:	d02d      	beq.n	802ebc2 <USBH_read+0x82>
 802eb66:	4b34      	ldr	r3, [pc, #208]	; (802ec38 <USBH_read+0xf8>)
 802eb68:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 802eb6c:	691b      	ldr	r3, [r3, #16]
 802eb6e:	2b00      	cmp	r3, #0
 802eb70:	d027      	beq.n	802ebc2 <USBH_read+0x82>
  {
    while ((count--)&&(status == USBH_OK))
 802eb72:	e01a      	b.n	802ebaa <USBH_read+0x6a>
    {
      status = USBH_MSC_Read(&hUSB_Host, lun, sector + count, (uint8_t *)scratch, 1);
 802eb74:	687a      	ldr	r2, [r7, #4]
 802eb76:	683b      	ldr	r3, [r7, #0]
 802eb78:	441a      	add	r2, r3
 802eb7a:	7bf9      	ldrb	r1, [r7, #15]
 802eb7c:	2301      	movs	r3, #1
 802eb7e:	9300      	str	r3, [sp, #0]
 802eb80:	4b2e      	ldr	r3, [pc, #184]	; (802ec3c <USBH_read+0xfc>)
 802eb82:	482d      	ldr	r0, [pc, #180]	; (802ec38 <USBH_read+0xf8>)
 802eb84:	f002 fbda 	bl	803133c <USBH_MSC_Read>
 802eb88:	4603      	mov	r3, r0
 802eb8a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

      if(status == USBH_OK)
 802eb8e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 802eb92:	2b00      	cmp	r3, #0
 802eb94:	d113      	bne.n	802ebbe <USBH_read+0x7e>
      {
        memcpy (&buff[count * _MAX_SS] ,scratch, _MAX_SS);
 802eb96:	683b      	ldr	r3, [r7, #0]
 802eb98:	031b      	lsls	r3, r3, #12
 802eb9a:	68ba      	ldr	r2, [r7, #8]
 802eb9c:	4413      	add	r3, r2
 802eb9e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 802eba2:	4926      	ldr	r1, [pc, #152]	; (802ec3c <USBH_read+0xfc>)
 802eba4:	4618      	mov	r0, r3
 802eba6:	f006 f85d 	bl	8034c64 <memcpy>
    while ((count--)&&(status == USBH_OK))
 802ebaa:	683b      	ldr	r3, [r7, #0]
 802ebac:	1e5a      	subs	r2, r3, #1
 802ebae:	603a      	str	r2, [r7, #0]
 802ebb0:	2b00      	cmp	r3, #0
 802ebb2:	d012      	beq.n	802ebda <USBH_read+0x9a>
 802ebb4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 802ebb8:	2b00      	cmp	r3, #0
 802ebba:	d0db      	beq.n	802eb74 <USBH_read+0x34>
  if (((DWORD)buff & 3) && (((HCD_HandleTypeDef *)hUSB_Host.pData)->Init.dma_enable))
 802ebbc:	e00d      	b.n	802ebda <USBH_read+0x9a>
      }
      else
      {
        break;
 802ebbe:	bf00      	nop
  if (((DWORD)buff & 3) && (((HCD_HandleTypeDef *)hUSB_Host.pData)->Init.dma_enable))
 802ebc0:	e00b      	b.n	802ebda <USBH_read+0x9a>
      }
    }
  }
  else
  {
    status = USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count);
 802ebc2:	7bf9      	ldrb	r1, [r7, #15]
 802ebc4:	683b      	ldr	r3, [r7, #0]
 802ebc6:	9300      	str	r3, [sp, #0]
 802ebc8:	68bb      	ldr	r3, [r7, #8]
 802ebca:	687a      	ldr	r2, [r7, #4]
 802ebcc:	481a      	ldr	r0, [pc, #104]	; (802ec38 <USBH_read+0xf8>)
 802ebce:	f002 fbb5 	bl	803133c <USBH_MSC_Read>
 802ebd2:	4603      	mov	r3, r0
 802ebd4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 802ebd8:	e000      	b.n	802ebdc <USBH_read+0x9c>
  if (((DWORD)buff & 3) && (((HCD_HandleTypeDef *)hUSB_Host.pData)->Init.dma_enable))
 802ebda:	bf00      	nop
  }

  if(status == USBH_OK)
 802ebdc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 802ebe0:	2b00      	cmp	r3, #0
 802ebe2:	d103      	bne.n	802ebec <USBH_read+0xac>
  {
    res = RES_OK;
 802ebe4:	2300      	movs	r3, #0
 802ebe6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 802ebea:	e01e      	b.n	802ec2a <USBH_read+0xea>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 802ebec:	f107 0210 	add.w	r2, r7, #16
 802ebf0:	7bfb      	ldrb	r3, [r7, #15]
 802ebf2:	4619      	mov	r1, r3
 802ebf4:	4810      	ldr	r0, [pc, #64]	; (802ec38 <USBH_read+0xf8>)
 802ebf6:	f002 fb7d 	bl	80312f4 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 802ebfa:	7f7b      	ldrb	r3, [r7, #29]
 802ebfc:	2b28      	cmp	r3, #40	; 0x28
 802ebfe:	d003      	beq.n	802ec08 <USBH_read+0xc8>
 802ec00:	2b3a      	cmp	r3, #58	; 0x3a
 802ec02:	d001      	beq.n	802ec08 <USBH_read+0xc8>
 802ec04:	2b04      	cmp	r3, #4
 802ec06:	d10c      	bne.n	802ec22 <USBH_read+0xe2>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
 802ec08:	480d      	ldr	r0, [pc, #52]	; (802ec40 <USBH_read+0x100>)
 802ec0a:	f006 fd43 	bl	8035694 <iprintf>
 802ec0e:	480d      	ldr	r0, [pc, #52]	; (802ec44 <USBH_read+0x104>)
 802ec10:	f006 fd40 	bl	8035694 <iprintf>
 802ec14:	200a      	movs	r0, #10
 802ec16:	f006 fd55 	bl	80356c4 <putchar>
      res = RES_NOTRDY;
 802ec1a:	2303      	movs	r3, #3
 802ec1c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 802ec20:	e003      	b.n	802ec2a <USBH_read+0xea>

    default:
      res = RES_ERROR;
 802ec22:	2301      	movs	r3, #1
 802ec24:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 802ec28:	bf00      	nop
    }
  }

  return res;
 802ec2a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 802ec2e:	4618      	mov	r0, r3
 802ec30:	3748      	adds	r7, #72	; 0x48
 802ec32:	46bd      	mov	sp, r7
 802ec34:	bd80      	pop	{r7, pc}
 802ec36:	bf00      	nop
 802ec38:	2000707c 	.word	0x2000707c
 802ec3c:	200003a8 	.word	0x200003a8
 802ec40:	0803789c 	.word	0x0803789c
 802ec44:	080378a4 	.word	0x080378a4

0802ec48 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 802ec48:	b580      	push	{r7, lr}
 802ec4a:	b094      	sub	sp, #80	; 0x50
 802ec4c:	af02      	add	r7, sp, #8
 802ec4e:	60b9      	str	r1, [r7, #8]
 802ec50:	607a      	str	r2, [r7, #4]
 802ec52:	603b      	str	r3, [r7, #0]
 802ec54:	4603      	mov	r3, r0
 802ec56:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 802ec58:	2301      	movs	r3, #1
 802ec5a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;
  USBH_StatusTypeDef  status = USBH_OK;
 802ec5e:	2300      	movs	r3, #0
 802ec60:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

  if (((DWORD)buff & 3) && (((HCD_HandleTypeDef *)hUSB_Host.pData)->Init.dma_enable))
 802ec64:	68bb      	ldr	r3, [r7, #8]
 802ec66:	f003 0303 	and.w	r3, r3, #3
 802ec6a:	2b00      	cmp	r3, #0
 802ec6c:	d029      	beq.n	802ecc2 <USBH_write+0x7a>
 802ec6e:	4b3a      	ldr	r3, [pc, #232]	; (802ed58 <USBH_write+0x110>)
 802ec70:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 802ec74:	691b      	ldr	r3, [r3, #16]
 802ec76:	2b00      	cmp	r3, #0
 802ec78:	d023      	beq.n	802ecc2 <USBH_write+0x7a>
  {

    while (count--)
 802ec7a:	e01a      	b.n	802ecb2 <USBH_write+0x6a>
    {
      memcpy (scratch, &buff[count * _MAX_SS], _MAX_SS);
 802ec7c:	683b      	ldr	r3, [r7, #0]
 802ec7e:	031b      	lsls	r3, r3, #12
 802ec80:	68ba      	ldr	r2, [r7, #8]
 802ec82:	4413      	add	r3, r2
 802ec84:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 802ec88:	4619      	mov	r1, r3
 802ec8a:	4834      	ldr	r0, [pc, #208]	; (802ed5c <USBH_write+0x114>)
 802ec8c:	f005 ffea 	bl	8034c64 <memcpy>

      status = USBH_MSC_Write(&hUSB_Host, lun, sector + count, (BYTE *)scratch, 1) ;
 802ec90:	687a      	ldr	r2, [r7, #4]
 802ec92:	683b      	ldr	r3, [r7, #0]
 802ec94:	441a      	add	r2, r3
 802ec96:	7bf9      	ldrb	r1, [r7, #15]
 802ec98:	2301      	movs	r3, #1
 802ec9a:	9300      	str	r3, [sp, #0]
 802ec9c:	4b2f      	ldr	r3, [pc, #188]	; (802ed5c <USBH_write+0x114>)
 802ec9e:	482e      	ldr	r0, [pc, #184]	; (802ed58 <USBH_write+0x110>)
 802eca0:	f002 fbb5 	bl	803140e <USBH_MSC_Write>
 802eca4:	4603      	mov	r3, r0
 802eca6:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
      if(status == USBH_FAIL)
 802ecaa:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 802ecae:	2b02      	cmp	r3, #2
 802ecb0:	d005      	beq.n	802ecbe <USBH_write+0x76>
    while (count--)
 802ecb2:	683b      	ldr	r3, [r7, #0]
 802ecb4:	1e5a      	subs	r2, r3, #1
 802ecb6:	603a      	str	r2, [r7, #0]
 802ecb8:	2b00      	cmp	r3, #0
 802ecba:	d1df      	bne.n	802ec7c <USBH_write+0x34>
  if (((DWORD)buff & 3) && (((HCD_HandleTypeDef *)hUSB_Host.pData)->Init.dma_enable))
 802ecbc:	e00c      	b.n	802ecd8 <USBH_write+0x90>
      {
        break;
 802ecbe:	bf00      	nop
  if (((DWORD)buff & 3) && (((HCD_HandleTypeDef *)hUSB_Host.pData)->Init.dma_enable))
 802ecc0:	e00a      	b.n	802ecd8 <USBH_write+0x90>
      }
    }
  }
  else
  {
    status = USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count);
 802ecc2:	7bf9      	ldrb	r1, [r7, #15]
 802ecc4:	683b      	ldr	r3, [r7, #0]
 802ecc6:	9300      	str	r3, [sp, #0]
 802ecc8:	68bb      	ldr	r3, [r7, #8]
 802ecca:	687a      	ldr	r2, [r7, #4]
 802eccc:	4822      	ldr	r0, [pc, #136]	; (802ed58 <USBH_write+0x110>)
 802ecce:	f002 fb9e 	bl	803140e <USBH_MSC_Write>
 802ecd2:	4603      	mov	r3, r0
 802ecd4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  }

  if(status == USBH_OK)
 802ecd8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 802ecdc:	2b00      	cmp	r3, #0
 802ecde:	d103      	bne.n	802ece8 <USBH_write+0xa0>
  {
    res = RES_OK;
 802ece0:	2300      	movs	r3, #0
 802ece2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 802ece6:	e031      	b.n	802ed4c <USBH_write+0x104>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 802ece8:	f107 0210 	add.w	r2, r7, #16
 802ecec:	7bfb      	ldrb	r3, [r7, #15]
 802ecee:	4619      	mov	r1, r3
 802ecf0:	4819      	ldr	r0, [pc, #100]	; (802ed58 <USBH_write+0x110>)
 802ecf2:	f002 faff 	bl	80312f4 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 802ecf6:	7f7b      	ldrb	r3, [r7, #29]
 802ecf8:	2b27      	cmp	r3, #39	; 0x27
 802ecfa:	d009      	beq.n	802ed10 <USBH_write+0xc8>
 802ecfc:	2b27      	cmp	r3, #39	; 0x27
 802ecfe:	dc02      	bgt.n	802ed06 <USBH_write+0xbe>
 802ed00:	2b04      	cmp	r3, #4
 802ed02:	d012      	beq.n	802ed2a <USBH_write+0xe2>
 802ed04:	e01e      	b.n	802ed44 <USBH_write+0xfc>
 802ed06:	2b28      	cmp	r3, #40	; 0x28
 802ed08:	d00f      	beq.n	802ed2a <USBH_write+0xe2>
 802ed0a:	2b3a      	cmp	r3, #58	; 0x3a
 802ed0c:	d00d      	beq.n	802ed2a <USBH_write+0xe2>
 802ed0e:	e019      	b.n	802ed44 <USBH_write+0xfc>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
 802ed10:	4813      	ldr	r0, [pc, #76]	; (802ed60 <USBH_write+0x118>)
 802ed12:	f006 fcbf 	bl	8035694 <iprintf>
 802ed16:	4813      	ldr	r0, [pc, #76]	; (802ed64 <USBH_write+0x11c>)
 802ed18:	f006 fcbc 	bl	8035694 <iprintf>
 802ed1c:	200a      	movs	r0, #10
 802ed1e:	f006 fcd1 	bl	80356c4 <putchar>
      res = RES_WRPRT;
 802ed22:	2302      	movs	r3, #2
 802ed24:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 802ed28:	e010      	b.n	802ed4c <USBH_write+0x104>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
 802ed2a:	480d      	ldr	r0, [pc, #52]	; (802ed60 <USBH_write+0x118>)
 802ed2c:	f006 fcb2 	bl	8035694 <iprintf>
 802ed30:	480d      	ldr	r0, [pc, #52]	; (802ed68 <USBH_write+0x120>)
 802ed32:	f006 fcaf 	bl	8035694 <iprintf>
 802ed36:	200a      	movs	r0, #10
 802ed38:	f006 fcc4 	bl	80356c4 <putchar>
      res = RES_NOTRDY;
 802ed3c:	2303      	movs	r3, #3
 802ed3e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 802ed42:	e003      	b.n	802ed4c <USBH_write+0x104>

    default:
      res = RES_ERROR;
 802ed44:	2301      	movs	r3, #1
 802ed46:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 802ed4a:	bf00      	nop
    }
  }

  return res;
 802ed4c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 802ed50:	4618      	mov	r0, r3
 802ed52:	3748      	adds	r7, #72	; 0x48
 802ed54:	46bd      	mov	sp, r7
 802ed56:	bd80      	pop	{r7, pc}
 802ed58:	2000707c 	.word	0x2000707c
 802ed5c:	200003a8 	.word	0x200003a8
 802ed60:	0803789c 	.word	0x0803789c
 802ed64:	080378bc 	.word	0x080378bc
 802ed68:	080378a4 	.word	0x080378a4

0802ed6c <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 802ed6c:	b580      	push	{r7, lr}
 802ed6e:	b090      	sub	sp, #64	; 0x40
 802ed70:	af00      	add	r7, sp, #0
 802ed72:	4603      	mov	r3, r0
 802ed74:	603a      	str	r2, [r7, #0]
 802ed76:	71fb      	strb	r3, [r7, #7]
 802ed78:	460b      	mov	r3, r1
 802ed7a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 802ed7c:	2301      	movs	r3, #1
 802ed7e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 802ed82:	79bb      	ldrb	r3, [r7, #6]
 802ed84:	2b03      	cmp	r3, #3
 802ed86:	d852      	bhi.n	802ee2e <USBH_ioctl+0xc2>
 802ed88:	a201      	add	r2, pc, #4	; (adr r2, 802ed90 <USBH_ioctl+0x24>)
 802ed8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802ed8e:	bf00      	nop
 802ed90:	0802eda1 	.word	0x0802eda1
 802ed94:	0802eda9 	.word	0x0802eda9
 802ed98:	0802edd3 	.word	0x0802edd3
 802ed9c:	0802edff 	.word	0x0802edff
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 802eda0:	2300      	movs	r3, #0
 802eda2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 802eda6:	e045      	b.n	802ee34 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 802eda8:	f107 0208 	add.w	r2, r7, #8
 802edac:	79fb      	ldrb	r3, [r7, #7]
 802edae:	4619      	mov	r1, r3
 802edb0:	4823      	ldr	r0, [pc, #140]	; (802ee40 <USBH_ioctl+0xd4>)
 802edb2:	f002 fa9f 	bl	80312f4 <USBH_MSC_GetLUNInfo>
 802edb6:	4603      	mov	r3, r0
 802edb8:	2b00      	cmp	r3, #0
 802edba:	d106      	bne.n	802edca <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 802edbc:	68fa      	ldr	r2, [r7, #12]
 802edbe:	683b      	ldr	r3, [r7, #0]
 802edc0:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 802edc2:	2300      	movs	r3, #0
 802edc4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 802edc8:	e034      	b.n	802ee34 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 802edca:	2301      	movs	r3, #1
 802edcc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 802edd0:	e030      	b.n	802ee34 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 802edd2:	f107 0208 	add.w	r2, r7, #8
 802edd6:	79fb      	ldrb	r3, [r7, #7]
 802edd8:	4619      	mov	r1, r3
 802edda:	4819      	ldr	r0, [pc, #100]	; (802ee40 <USBH_ioctl+0xd4>)
 802eddc:	f002 fa8a 	bl	80312f4 <USBH_MSC_GetLUNInfo>
 802ede0:	4603      	mov	r3, r0
 802ede2:	2b00      	cmp	r3, #0
 802ede4:	d107      	bne.n	802edf6 <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 802ede6:	8a3b      	ldrh	r3, [r7, #16]
 802ede8:	461a      	mov	r2, r3
 802edea:	683b      	ldr	r3, [r7, #0]
 802edec:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 802edee:	2300      	movs	r3, #0
 802edf0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 802edf4:	e01e      	b.n	802ee34 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 802edf6:	2301      	movs	r3, #1
 802edf8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 802edfc:	e01a      	b.n	802ee34 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 802edfe:	f107 0208 	add.w	r2, r7, #8
 802ee02:	79fb      	ldrb	r3, [r7, #7]
 802ee04:	4619      	mov	r1, r3
 802ee06:	480e      	ldr	r0, [pc, #56]	; (802ee40 <USBH_ioctl+0xd4>)
 802ee08:	f002 fa74 	bl	80312f4 <USBH_MSC_GetLUNInfo>
 802ee0c:	4603      	mov	r3, r0
 802ee0e:	2b00      	cmp	r3, #0
 802ee10:	d109      	bne.n	802ee26 <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 802ee12:	8a3b      	ldrh	r3, [r7, #16]
 802ee14:	0a5b      	lsrs	r3, r3, #9
 802ee16:	b29b      	uxth	r3, r3
 802ee18:	461a      	mov	r2, r3
 802ee1a:	683b      	ldr	r3, [r7, #0]
 802ee1c:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 802ee1e:	2300      	movs	r3, #0
 802ee20:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 802ee24:	e006      	b.n	802ee34 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 802ee26:	2301      	movs	r3, #1
 802ee28:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 802ee2c:	e002      	b.n	802ee34 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 802ee2e:	2304      	movs	r3, #4
 802ee30:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 802ee34:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 802ee38:	4618      	mov	r0, r3
 802ee3a:	3740      	adds	r7, #64	; 0x40
 802ee3c:	46bd      	mov	sp, r7
 802ee3e:	bd80      	pop	{r7, pc}
 802ee40:	2000707c 	.word	0x2000707c

0802ee44 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 802ee44:	b580      	push	{r7, lr}
 802ee46:	b084      	sub	sp, #16
 802ee48:	af00      	add	r7, sp, #0
 802ee4a:	6078      	str	r0, [r7, #4]
 802ee4c:	460b      	mov	r3, r1
 802ee4e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 802ee50:	f44f 7007 	mov.w	r0, #540	; 0x21c
 802ee54:	f005 fef6 	bl	8034c44 <malloc>
 802ee58:	4603      	mov	r3, r0
 802ee5a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 802ee5c:	68fb      	ldr	r3, [r7, #12]
 802ee5e:	2b00      	cmp	r3, #0
 802ee60:	d105      	bne.n	802ee6e <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 802ee62:	687b      	ldr	r3, [r7, #4]
 802ee64:	2200      	movs	r2, #0
 802ee66:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 802ee6a:	2302      	movs	r3, #2
 802ee6c:	e066      	b.n	802ef3c <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 802ee6e:	687b      	ldr	r3, [r7, #4]
 802ee70:	68fa      	ldr	r2, [r7, #12]
 802ee72:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 802ee76:	687b      	ldr	r3, [r7, #4]
 802ee78:	7c1b      	ldrb	r3, [r3, #16]
 802ee7a:	2b00      	cmp	r3, #0
 802ee7c:	d119      	bne.n	802eeb2 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 802ee7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 802ee82:	2202      	movs	r2, #2
 802ee84:	2181      	movs	r1, #129	; 0x81
 802ee86:	6878      	ldr	r0, [r7, #4]
 802ee88:	f005 fa23 	bl	80342d2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 802ee8c:	687b      	ldr	r3, [r7, #4]
 802ee8e:	2201      	movs	r2, #1
 802ee90:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 802ee92:	f44f 7300 	mov.w	r3, #512	; 0x200
 802ee96:	2202      	movs	r2, #2
 802ee98:	2101      	movs	r1, #1
 802ee9a:	6878      	ldr	r0, [r7, #4]
 802ee9c:	f005 fa19 	bl	80342d2 <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 802eea0:	687b      	ldr	r3, [r7, #4]
 802eea2:	2201      	movs	r2, #1
 802eea4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 802eea8:	687b      	ldr	r3, [r7, #4]
 802eeaa:	2210      	movs	r2, #16
 802eeac:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 802eeb0:	e016      	b.n	802eee0 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 802eeb2:	2340      	movs	r3, #64	; 0x40
 802eeb4:	2202      	movs	r2, #2
 802eeb6:	2181      	movs	r1, #129	; 0x81
 802eeb8:	6878      	ldr	r0, [r7, #4]
 802eeba:	f005 fa0a 	bl	80342d2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 802eebe:	687b      	ldr	r3, [r7, #4]
 802eec0:	2201      	movs	r2, #1
 802eec2:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 802eec4:	2340      	movs	r3, #64	; 0x40
 802eec6:	2202      	movs	r2, #2
 802eec8:	2101      	movs	r1, #1
 802eeca:	6878      	ldr	r0, [r7, #4]
 802eecc:	f005 fa01 	bl	80342d2 <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 802eed0:	687b      	ldr	r3, [r7, #4]
 802eed2:	2201      	movs	r2, #1
 802eed4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 802eed8:	687b      	ldr	r3, [r7, #4]
 802eeda:	2210      	movs	r2, #16
 802eedc:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 802eee0:	2308      	movs	r3, #8
 802eee2:	2203      	movs	r2, #3
 802eee4:	2182      	movs	r1, #130	; 0x82
 802eee6:	6878      	ldr	r0, [r7, #4]
 802eee8:	f005 f9f3 	bl	80342d2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 802eeec:	687b      	ldr	r3, [r7, #4]
 802eeee:	2201      	movs	r2, #1
 802eef0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 802eef4:	687b      	ldr	r3, [r7, #4]
 802eef6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 802eefa:	681b      	ldr	r3, [r3, #0]
 802eefc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 802eefe:	68fb      	ldr	r3, [r7, #12]
 802ef00:	2200      	movs	r2, #0
 802ef02:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 802ef06:	68fb      	ldr	r3, [r7, #12]
 802ef08:	2200      	movs	r2, #0
 802ef0a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 802ef0e:	687b      	ldr	r3, [r7, #4]
 802ef10:	7c1b      	ldrb	r3, [r3, #16]
 802ef12:	2b00      	cmp	r3, #0
 802ef14:	d109      	bne.n	802ef2a <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 802ef16:	68fb      	ldr	r3, [r7, #12]
 802ef18:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 802ef1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 802ef20:	2101      	movs	r1, #1
 802ef22:	6878      	ldr	r0, [r7, #4]
 802ef24:	f005 fac4 	bl	80344b0 <USBD_LL_PrepareReceive>
 802ef28:	e007      	b.n	802ef3a <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 802ef2a:	68fb      	ldr	r3, [r7, #12]
 802ef2c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 802ef30:	2340      	movs	r3, #64	; 0x40
 802ef32:	2101      	movs	r1, #1
 802ef34:	6878      	ldr	r0, [r7, #4]
 802ef36:	f005 fabb 	bl	80344b0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 802ef3a:	2300      	movs	r3, #0
}
 802ef3c:	4618      	mov	r0, r3
 802ef3e:	3710      	adds	r7, #16
 802ef40:	46bd      	mov	sp, r7
 802ef42:	bd80      	pop	{r7, pc}

0802ef44 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 802ef44:	b580      	push	{r7, lr}
 802ef46:	b084      	sub	sp, #16
 802ef48:	af00      	add	r7, sp, #0
 802ef4a:	6078      	str	r0, [r7, #4]
 802ef4c:	460b      	mov	r3, r1
 802ef4e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 802ef50:	2300      	movs	r3, #0
 802ef52:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 802ef54:	2181      	movs	r1, #129	; 0x81
 802ef56:	6878      	ldr	r0, [r7, #4]
 802ef58:	f005 f9e1 	bl	803431e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 802ef5c:	687b      	ldr	r3, [r7, #4]
 802ef5e:	2200      	movs	r2, #0
 802ef60:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 802ef62:	2101      	movs	r1, #1
 802ef64:	6878      	ldr	r0, [r7, #4]
 802ef66:	f005 f9da 	bl	803431e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 802ef6a:	687b      	ldr	r3, [r7, #4]
 802ef6c:	2200      	movs	r2, #0
 802ef6e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 802ef72:	2182      	movs	r1, #130	; 0x82
 802ef74:	6878      	ldr	r0, [r7, #4]
 802ef76:	f005 f9d2 	bl	803431e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 802ef7a:	687b      	ldr	r3, [r7, #4]
 802ef7c:	2200      	movs	r2, #0
 802ef7e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 802ef82:	687b      	ldr	r3, [r7, #4]
 802ef84:	2200      	movs	r2, #0
 802ef86:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 802ef8a:	687b      	ldr	r3, [r7, #4]
 802ef8c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 802ef90:	2b00      	cmp	r3, #0
 802ef92:	d00e      	beq.n	802efb2 <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 802ef94:	687b      	ldr	r3, [r7, #4]
 802ef96:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 802ef9a:	685b      	ldr	r3, [r3, #4]
 802ef9c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 802ef9e:	687b      	ldr	r3, [r7, #4]
 802efa0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 802efa4:	4618      	mov	r0, r3
 802efa6:	f005 fe55 	bl	8034c54 <free>
    pdev->pClassData = NULL;
 802efaa:	687b      	ldr	r3, [r7, #4]
 802efac:	2200      	movs	r2, #0
 802efae:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 802efb2:	7bfb      	ldrb	r3, [r7, #15]
}
 802efb4:	4618      	mov	r0, r3
 802efb6:	3710      	adds	r7, #16
 802efb8:	46bd      	mov	sp, r7
 802efba:	bd80      	pop	{r7, pc}

0802efbc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 802efbc:	b580      	push	{r7, lr}
 802efbe:	b086      	sub	sp, #24
 802efc0:	af00      	add	r7, sp, #0
 802efc2:	6078      	str	r0, [r7, #4]
 802efc4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 802efc6:	687b      	ldr	r3, [r7, #4]
 802efc8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 802efcc:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 802efce:	2300      	movs	r3, #0
 802efd0:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 802efd2:	2300      	movs	r3, #0
 802efd4:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 802efd6:	2300      	movs	r3, #0
 802efd8:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 802efda:	683b      	ldr	r3, [r7, #0]
 802efdc:	781b      	ldrb	r3, [r3, #0]
 802efde:	f003 0360 	and.w	r3, r3, #96	; 0x60
 802efe2:	2b00      	cmp	r3, #0
 802efe4:	d03a      	beq.n	802f05c <USBD_CDC_Setup+0xa0>
 802efe6:	2b20      	cmp	r3, #32
 802efe8:	f040 8097 	bne.w	802f11a <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 802efec:	683b      	ldr	r3, [r7, #0]
 802efee:	88db      	ldrh	r3, [r3, #6]
 802eff0:	2b00      	cmp	r3, #0
 802eff2:	d029      	beq.n	802f048 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 802eff4:	683b      	ldr	r3, [r7, #0]
 802eff6:	781b      	ldrb	r3, [r3, #0]
 802eff8:	b25b      	sxtb	r3, r3
 802effa:	2b00      	cmp	r3, #0
 802effc:	da11      	bge.n	802f022 <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 802effe:	687b      	ldr	r3, [r7, #4]
 802f000:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 802f004:	689b      	ldr	r3, [r3, #8]
 802f006:	683a      	ldr	r2, [r7, #0]
 802f008:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 802f00a:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 802f00c:	683a      	ldr	r2, [r7, #0]
 802f00e:	88d2      	ldrh	r2, [r2, #6]
 802f010:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 802f012:	6939      	ldr	r1, [r7, #16]
 802f014:	683b      	ldr	r3, [r7, #0]
 802f016:	88db      	ldrh	r3, [r3, #6]
 802f018:	461a      	mov	r2, r3
 802f01a:	6878      	ldr	r0, [r7, #4]
 802f01c:	f001 fa6d 	bl	80304fa <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 802f020:	e082      	b.n	802f128 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 802f022:	683b      	ldr	r3, [r7, #0]
 802f024:	785a      	ldrb	r2, [r3, #1]
 802f026:	693b      	ldr	r3, [r7, #16]
 802f028:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 802f02c:	683b      	ldr	r3, [r7, #0]
 802f02e:	88db      	ldrh	r3, [r3, #6]
 802f030:	b2da      	uxtb	r2, r3
 802f032:	693b      	ldr	r3, [r7, #16]
 802f034:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 802f038:	6939      	ldr	r1, [r7, #16]
 802f03a:	683b      	ldr	r3, [r7, #0]
 802f03c:	88db      	ldrh	r3, [r3, #6]
 802f03e:	461a      	mov	r2, r3
 802f040:	6878      	ldr	r0, [r7, #4]
 802f042:	f001 fa86 	bl	8030552 <USBD_CtlPrepareRx>
    break;
 802f046:	e06f      	b.n	802f128 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 802f048:	687b      	ldr	r3, [r7, #4]
 802f04a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 802f04e:	689b      	ldr	r3, [r3, #8]
 802f050:	683a      	ldr	r2, [r7, #0]
 802f052:	7850      	ldrb	r0, [r2, #1]
 802f054:	2200      	movs	r2, #0
 802f056:	6839      	ldr	r1, [r7, #0]
 802f058:	4798      	blx	r3
    break;
 802f05a:	e065      	b.n	802f128 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 802f05c:	683b      	ldr	r3, [r7, #0]
 802f05e:	785b      	ldrb	r3, [r3, #1]
 802f060:	2b0b      	cmp	r3, #11
 802f062:	d84f      	bhi.n	802f104 <USBD_CDC_Setup+0x148>
 802f064:	a201      	add	r2, pc, #4	; (adr r2, 802f06c <USBD_CDC_Setup+0xb0>)
 802f066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802f06a:	bf00      	nop
 802f06c:	0802f09d 	.word	0x0802f09d
 802f070:	0802f113 	.word	0x0802f113
 802f074:	0802f105 	.word	0x0802f105
 802f078:	0802f105 	.word	0x0802f105
 802f07c:	0802f105 	.word	0x0802f105
 802f080:	0802f105 	.word	0x0802f105
 802f084:	0802f105 	.word	0x0802f105
 802f088:	0802f105 	.word	0x0802f105
 802f08c:	0802f105 	.word	0x0802f105
 802f090:	0802f105 	.word	0x0802f105
 802f094:	0802f0c5 	.word	0x0802f0c5
 802f098:	0802f0ed 	.word	0x0802f0ed
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802f09c:	687b      	ldr	r3, [r7, #4]
 802f09e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802f0a2:	2b03      	cmp	r3, #3
 802f0a4:	d107      	bne.n	802f0b6 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 802f0a6:	f107 030c 	add.w	r3, r7, #12
 802f0aa:	2202      	movs	r2, #2
 802f0ac:	4619      	mov	r1, r3
 802f0ae:	6878      	ldr	r0, [r7, #4]
 802f0b0:	f001 fa23 	bl	80304fa <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 802f0b4:	e030      	b.n	802f118 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 802f0b6:	6839      	ldr	r1, [r7, #0]
 802f0b8:	6878      	ldr	r0, [r7, #4]
 802f0ba:	f001 f9ad 	bl	8030418 <USBD_CtlError>
        ret = USBD_FAIL;
 802f0be:	2303      	movs	r3, #3
 802f0c0:	75fb      	strb	r3, [r7, #23]
      break;
 802f0c2:	e029      	b.n	802f118 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802f0c4:	687b      	ldr	r3, [r7, #4]
 802f0c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802f0ca:	2b03      	cmp	r3, #3
 802f0cc:	d107      	bne.n	802f0de <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 802f0ce:	f107 030f 	add.w	r3, r7, #15
 802f0d2:	2201      	movs	r2, #1
 802f0d4:	4619      	mov	r1, r3
 802f0d6:	6878      	ldr	r0, [r7, #4]
 802f0d8:	f001 fa0f 	bl	80304fa <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 802f0dc:	e01c      	b.n	802f118 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 802f0de:	6839      	ldr	r1, [r7, #0]
 802f0e0:	6878      	ldr	r0, [r7, #4]
 802f0e2:	f001 f999 	bl	8030418 <USBD_CtlError>
        ret = USBD_FAIL;
 802f0e6:	2303      	movs	r3, #3
 802f0e8:	75fb      	strb	r3, [r7, #23]
      break;
 802f0ea:	e015      	b.n	802f118 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 802f0ec:	687b      	ldr	r3, [r7, #4]
 802f0ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802f0f2:	2b03      	cmp	r3, #3
 802f0f4:	d00f      	beq.n	802f116 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 802f0f6:	6839      	ldr	r1, [r7, #0]
 802f0f8:	6878      	ldr	r0, [r7, #4]
 802f0fa:	f001 f98d 	bl	8030418 <USBD_CtlError>
        ret = USBD_FAIL;
 802f0fe:	2303      	movs	r3, #3
 802f100:	75fb      	strb	r3, [r7, #23]
      }
      break;
 802f102:	e008      	b.n	802f116 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 802f104:	6839      	ldr	r1, [r7, #0]
 802f106:	6878      	ldr	r0, [r7, #4]
 802f108:	f001 f986 	bl	8030418 <USBD_CtlError>
      ret = USBD_FAIL;
 802f10c:	2303      	movs	r3, #3
 802f10e:	75fb      	strb	r3, [r7, #23]
      break;
 802f110:	e002      	b.n	802f118 <USBD_CDC_Setup+0x15c>
      break;
 802f112:	bf00      	nop
 802f114:	e008      	b.n	802f128 <USBD_CDC_Setup+0x16c>
      break;
 802f116:	bf00      	nop
    }
    break;
 802f118:	e006      	b.n	802f128 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 802f11a:	6839      	ldr	r1, [r7, #0]
 802f11c:	6878      	ldr	r0, [r7, #4]
 802f11e:	f001 f97b 	bl	8030418 <USBD_CtlError>
    ret = USBD_FAIL;
 802f122:	2303      	movs	r3, #3
 802f124:	75fb      	strb	r3, [r7, #23]
    break;
 802f126:	bf00      	nop
  }

  return (uint8_t)ret;
 802f128:	7dfb      	ldrb	r3, [r7, #23]
}
 802f12a:	4618      	mov	r0, r3
 802f12c:	3718      	adds	r7, #24
 802f12e:	46bd      	mov	sp, r7
 802f130:	bd80      	pop	{r7, pc}
 802f132:	bf00      	nop

0802f134 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 802f134:	b580      	push	{r7, lr}
 802f136:	b084      	sub	sp, #16
 802f138:	af00      	add	r7, sp, #0
 802f13a:	6078      	str	r0, [r7, #4]
 802f13c:	460b      	mov	r3, r1
 802f13e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 802f140:	687b      	ldr	r3, [r7, #4]
 802f142:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 802f146:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 802f148:	687b      	ldr	r3, [r7, #4]
 802f14a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 802f14e:	2b00      	cmp	r3, #0
 802f150:	d101      	bne.n	802f156 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 802f152:	2303      	movs	r3, #3
 802f154:	e049      	b.n	802f1ea <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 802f156:	687b      	ldr	r3, [r7, #4]
 802f158:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 802f15c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 802f15e:	78fa      	ldrb	r2, [r7, #3]
 802f160:	6879      	ldr	r1, [r7, #4]
 802f162:	4613      	mov	r3, r2
 802f164:	009b      	lsls	r3, r3, #2
 802f166:	4413      	add	r3, r2
 802f168:	009b      	lsls	r3, r3, #2
 802f16a:	440b      	add	r3, r1
 802f16c:	3318      	adds	r3, #24
 802f16e:	681b      	ldr	r3, [r3, #0]
 802f170:	2b00      	cmp	r3, #0
 802f172:	d029      	beq.n	802f1c8 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 802f174:	78fa      	ldrb	r2, [r7, #3]
 802f176:	6879      	ldr	r1, [r7, #4]
 802f178:	4613      	mov	r3, r2
 802f17a:	009b      	lsls	r3, r3, #2
 802f17c:	4413      	add	r3, r2
 802f17e:	009b      	lsls	r3, r3, #2
 802f180:	440b      	add	r3, r1
 802f182:	3318      	adds	r3, #24
 802f184:	681a      	ldr	r2, [r3, #0]
 802f186:	78f9      	ldrb	r1, [r7, #3]
 802f188:	68f8      	ldr	r0, [r7, #12]
 802f18a:	460b      	mov	r3, r1
 802f18c:	00db      	lsls	r3, r3, #3
 802f18e:	1a5b      	subs	r3, r3, r1
 802f190:	009b      	lsls	r3, r3, #2
 802f192:	4403      	add	r3, r0
 802f194:	3344      	adds	r3, #68	; 0x44
 802f196:	681b      	ldr	r3, [r3, #0]
 802f198:	fbb2 f1f3 	udiv	r1, r2, r3
 802f19c:	fb03 f301 	mul.w	r3, r3, r1
 802f1a0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 802f1a2:	2b00      	cmp	r3, #0
 802f1a4:	d110      	bne.n	802f1c8 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 802f1a6:	78fa      	ldrb	r2, [r7, #3]
 802f1a8:	6879      	ldr	r1, [r7, #4]
 802f1aa:	4613      	mov	r3, r2
 802f1ac:	009b      	lsls	r3, r3, #2
 802f1ae:	4413      	add	r3, r2
 802f1b0:	009b      	lsls	r3, r3, #2
 802f1b2:	440b      	add	r3, r1
 802f1b4:	3318      	adds	r3, #24
 802f1b6:	2200      	movs	r2, #0
 802f1b8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 802f1ba:	78f9      	ldrb	r1, [r7, #3]
 802f1bc:	2300      	movs	r3, #0
 802f1be:	2200      	movs	r2, #0
 802f1c0:	6878      	ldr	r0, [r7, #4]
 802f1c2:	f005 f954 	bl	803446e <USBD_LL_Transmit>
 802f1c6:	e00f      	b.n	802f1e8 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 802f1c8:	68bb      	ldr	r3, [r7, #8]
 802f1ca:	2200      	movs	r2, #0
 802f1cc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 802f1d0:	687b      	ldr	r3, [r7, #4]
 802f1d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 802f1d6:	691b      	ldr	r3, [r3, #16]
 802f1d8:	68ba      	ldr	r2, [r7, #8]
 802f1da:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 802f1de:	68ba      	ldr	r2, [r7, #8]
 802f1e0:	f502 7104 	add.w	r1, r2, #528	; 0x210
 802f1e4:	78fa      	ldrb	r2, [r7, #3]
 802f1e6:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 802f1e8:	2300      	movs	r3, #0
}
 802f1ea:	4618      	mov	r0, r3
 802f1ec:	3710      	adds	r7, #16
 802f1ee:	46bd      	mov	sp, r7
 802f1f0:	bd80      	pop	{r7, pc}

0802f1f2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 802f1f2:	b580      	push	{r7, lr}
 802f1f4:	b084      	sub	sp, #16
 802f1f6:	af00      	add	r7, sp, #0
 802f1f8:	6078      	str	r0, [r7, #4]
 802f1fa:	460b      	mov	r3, r1
 802f1fc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 802f1fe:	687b      	ldr	r3, [r7, #4]
 802f200:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 802f204:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 802f206:	687b      	ldr	r3, [r7, #4]
 802f208:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 802f20c:	2b00      	cmp	r3, #0
 802f20e:	d101      	bne.n	802f214 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 802f210:	2303      	movs	r3, #3
 802f212:	e015      	b.n	802f240 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 802f214:	78fb      	ldrb	r3, [r7, #3]
 802f216:	4619      	mov	r1, r3
 802f218:	6878      	ldr	r0, [r7, #4]
 802f21a:	f005 f96a 	bl	80344f2 <USBD_LL_GetRxDataSize>
 802f21e:	4602      	mov	r2, r0
 802f220:	68fb      	ldr	r3, [r7, #12]
 802f222:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 802f226:	687b      	ldr	r3, [r7, #4]
 802f228:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 802f22c:	68db      	ldr	r3, [r3, #12]
 802f22e:	68fa      	ldr	r2, [r7, #12]
 802f230:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 802f234:	68fa      	ldr	r2, [r7, #12]
 802f236:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 802f23a:	4611      	mov	r1, r2
 802f23c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 802f23e:	2300      	movs	r3, #0
}
 802f240:	4618      	mov	r0, r3
 802f242:	3710      	adds	r7, #16
 802f244:	46bd      	mov	sp, r7
 802f246:	bd80      	pop	{r7, pc}

0802f248 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 802f248:	b580      	push	{r7, lr}
 802f24a:	b084      	sub	sp, #16
 802f24c:	af00      	add	r7, sp, #0
 802f24e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 802f250:	687b      	ldr	r3, [r7, #4]
 802f252:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 802f256:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 802f258:	687b      	ldr	r3, [r7, #4]
 802f25a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 802f25e:	2b00      	cmp	r3, #0
 802f260:	d015      	beq.n	802f28e <USBD_CDC_EP0_RxReady+0x46>
 802f262:	68fb      	ldr	r3, [r7, #12]
 802f264:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 802f268:	2bff      	cmp	r3, #255	; 0xff
 802f26a:	d010      	beq.n	802f28e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 802f26c:	687b      	ldr	r3, [r7, #4]
 802f26e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 802f272:	689b      	ldr	r3, [r3, #8]
 802f274:	68fa      	ldr	r2, [r7, #12]
 802f276:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 802f27a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 802f27c:	68fa      	ldr	r2, [r7, #12]
 802f27e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 802f282:	b292      	uxth	r2, r2
 802f284:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 802f286:	68fb      	ldr	r3, [r7, #12]
 802f288:	22ff      	movs	r2, #255	; 0xff
 802f28a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 802f28e:	2300      	movs	r3, #0
}
 802f290:	4618      	mov	r0, r3
 802f292:	3710      	adds	r7, #16
 802f294:	46bd      	mov	sp, r7
 802f296:	bd80      	pop	{r7, pc}

0802f298 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 802f298:	b480      	push	{r7}
 802f29a:	b083      	sub	sp, #12
 802f29c:	af00      	add	r7, sp, #0
 802f29e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 802f2a0:	687b      	ldr	r3, [r7, #4]
 802f2a2:	2243      	movs	r2, #67	; 0x43
 802f2a4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 802f2a6:	4b03      	ldr	r3, [pc, #12]	; (802f2b4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 802f2a8:	4618      	mov	r0, r3
 802f2aa:	370c      	adds	r7, #12
 802f2ac:	46bd      	mov	sp, r7
 802f2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f2b2:	4770      	bx	lr
 802f2b4:	20000094 	.word	0x20000094

0802f2b8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 802f2b8:	b480      	push	{r7}
 802f2ba:	b083      	sub	sp, #12
 802f2bc:	af00      	add	r7, sp, #0
 802f2be:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 802f2c0:	687b      	ldr	r3, [r7, #4]
 802f2c2:	2243      	movs	r2, #67	; 0x43
 802f2c4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 802f2c6:	4b03      	ldr	r3, [pc, #12]	; (802f2d4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 802f2c8:	4618      	mov	r0, r3
 802f2ca:	370c      	adds	r7, #12
 802f2cc:	46bd      	mov	sp, r7
 802f2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f2d2:	4770      	bx	lr
 802f2d4:	20000050 	.word	0x20000050

0802f2d8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 802f2d8:	b480      	push	{r7}
 802f2da:	b083      	sub	sp, #12
 802f2dc:	af00      	add	r7, sp, #0
 802f2de:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 802f2e0:	687b      	ldr	r3, [r7, #4]
 802f2e2:	2243      	movs	r2, #67	; 0x43
 802f2e4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 802f2e6:	4b03      	ldr	r3, [pc, #12]	; (802f2f4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 802f2e8:	4618      	mov	r0, r3
 802f2ea:	370c      	adds	r7, #12
 802f2ec:	46bd      	mov	sp, r7
 802f2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f2f2:	4770      	bx	lr
 802f2f4:	200000d8 	.word	0x200000d8

0802f2f8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 802f2f8:	b480      	push	{r7}
 802f2fa:	b083      	sub	sp, #12
 802f2fc:	af00      	add	r7, sp, #0
 802f2fe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 802f300:	687b      	ldr	r3, [r7, #4]
 802f302:	220a      	movs	r2, #10
 802f304:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 802f306:	4b03      	ldr	r3, [pc, #12]	; (802f314 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 802f308:	4618      	mov	r0, r3
 802f30a:	370c      	adds	r7, #12
 802f30c:	46bd      	mov	sp, r7
 802f30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f312:	4770      	bx	lr
 802f314:	2000000c 	.word	0x2000000c

0802f318 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 802f318:	b480      	push	{r7}
 802f31a:	b083      	sub	sp, #12
 802f31c:	af00      	add	r7, sp, #0
 802f31e:	6078      	str	r0, [r7, #4]
 802f320:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 802f322:	683b      	ldr	r3, [r7, #0]
 802f324:	2b00      	cmp	r3, #0
 802f326:	d101      	bne.n	802f32c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 802f328:	2303      	movs	r3, #3
 802f32a:	e004      	b.n	802f336 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 802f32c:	687b      	ldr	r3, [r7, #4]
 802f32e:	683a      	ldr	r2, [r7, #0]
 802f330:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 802f334:	2300      	movs	r3, #0
}
 802f336:	4618      	mov	r0, r3
 802f338:	370c      	adds	r7, #12
 802f33a:	46bd      	mov	sp, r7
 802f33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f340:	4770      	bx	lr

0802f342 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 802f342:	b480      	push	{r7}
 802f344:	b087      	sub	sp, #28
 802f346:	af00      	add	r7, sp, #0
 802f348:	60f8      	str	r0, [r7, #12]
 802f34a:	60b9      	str	r1, [r7, #8]
 802f34c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 802f34e:	68fb      	ldr	r3, [r7, #12]
 802f350:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 802f354:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 802f356:	697b      	ldr	r3, [r7, #20]
 802f358:	68ba      	ldr	r2, [r7, #8]
 802f35a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 802f35e:	697b      	ldr	r3, [r7, #20]
 802f360:	687a      	ldr	r2, [r7, #4]
 802f362:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 802f366:	2300      	movs	r3, #0
}
 802f368:	4618      	mov	r0, r3
 802f36a:	371c      	adds	r7, #28
 802f36c:	46bd      	mov	sp, r7
 802f36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f372:	4770      	bx	lr

0802f374 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 802f374:	b480      	push	{r7}
 802f376:	b085      	sub	sp, #20
 802f378:	af00      	add	r7, sp, #0
 802f37a:	6078      	str	r0, [r7, #4]
 802f37c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 802f37e:	687b      	ldr	r3, [r7, #4]
 802f380:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 802f384:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 802f386:	68fb      	ldr	r3, [r7, #12]
 802f388:	683a      	ldr	r2, [r7, #0]
 802f38a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 802f38e:	2300      	movs	r3, #0
}
 802f390:	4618      	mov	r0, r3
 802f392:	3714      	adds	r7, #20
 802f394:	46bd      	mov	sp, r7
 802f396:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f39a:	4770      	bx	lr

0802f39c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 802f39c:	b580      	push	{r7, lr}
 802f39e:	b084      	sub	sp, #16
 802f3a0:	af00      	add	r7, sp, #0
 802f3a2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 802f3a4:	687b      	ldr	r3, [r7, #4]
 802f3a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 802f3aa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 802f3ac:	687b      	ldr	r3, [r7, #4]
 802f3ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 802f3b2:	2b00      	cmp	r3, #0
 802f3b4:	d101      	bne.n	802f3ba <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 802f3b6:	2303      	movs	r3, #3
 802f3b8:	e016      	b.n	802f3e8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 802f3ba:	687b      	ldr	r3, [r7, #4]
 802f3bc:	7c1b      	ldrb	r3, [r3, #16]
 802f3be:	2b00      	cmp	r3, #0
 802f3c0:	d109      	bne.n	802f3d6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 802f3c2:	68fb      	ldr	r3, [r7, #12]
 802f3c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 802f3c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 802f3cc:	2101      	movs	r1, #1
 802f3ce:	6878      	ldr	r0, [r7, #4]
 802f3d0:	f005 f86e 	bl	80344b0 <USBD_LL_PrepareReceive>
 802f3d4:	e007      	b.n	802f3e6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 802f3d6:	68fb      	ldr	r3, [r7, #12]
 802f3d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 802f3dc:	2340      	movs	r3, #64	; 0x40
 802f3de:	2101      	movs	r1, #1
 802f3e0:	6878      	ldr	r0, [r7, #4]
 802f3e2:	f005 f865 	bl	80344b0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 802f3e6:	2300      	movs	r3, #0
}
 802f3e8:	4618      	mov	r0, r3
 802f3ea:	3710      	adds	r7, #16
 802f3ec:	46bd      	mov	sp, r7
 802f3ee:	bd80      	pop	{r7, pc}

0802f3f0 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 802f3f0:	b580      	push	{r7, lr}
 802f3f2:	b086      	sub	sp, #24
 802f3f4:	af00      	add	r7, sp, #0
 802f3f6:	60f8      	str	r0, [r7, #12]
 802f3f8:	60b9      	str	r1, [r7, #8]
 802f3fa:	4613      	mov	r3, r2
 802f3fc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 802f3fe:	68fb      	ldr	r3, [r7, #12]
 802f400:	2b00      	cmp	r3, #0
 802f402:	d101      	bne.n	802f408 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 802f404:	2303      	movs	r3, #3
 802f406:	e025      	b.n	802f454 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 802f408:	68fb      	ldr	r3, [r7, #12]
 802f40a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f40e:	2b00      	cmp	r3, #0
 802f410:	d003      	beq.n	802f41a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 802f412:	68fb      	ldr	r3, [r7, #12]
 802f414:	2200      	movs	r2, #0
 802f416:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 802f41a:	68fb      	ldr	r3, [r7, #12]
 802f41c:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 802f420:	2b00      	cmp	r3, #0
 802f422:	d003      	beq.n	802f42c <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 802f424:	68fb      	ldr	r3, [r7, #12]
 802f426:	2200      	movs	r2, #0
 802f428:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 802f42c:	68bb      	ldr	r3, [r7, #8]
 802f42e:	2b00      	cmp	r3, #0
 802f430:	d003      	beq.n	802f43a <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 802f432:	68fb      	ldr	r3, [r7, #12]
 802f434:	68ba      	ldr	r2, [r7, #8]
 802f436:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 802f43a:	68fb      	ldr	r3, [r7, #12]
 802f43c:	2201      	movs	r2, #1
 802f43e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 802f442:	68fb      	ldr	r3, [r7, #12]
 802f444:	79fa      	ldrb	r2, [r7, #7]
 802f446:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 802f448:	68f8      	ldr	r0, [r7, #12]
 802f44a:	f004 fedb 	bl	8034204 <USBD_LL_Init>
 802f44e:	4603      	mov	r3, r0
 802f450:	75fb      	strb	r3, [r7, #23]

  return ret;
 802f452:	7dfb      	ldrb	r3, [r7, #23]
}
 802f454:	4618      	mov	r0, r3
 802f456:	3718      	adds	r7, #24
 802f458:	46bd      	mov	sp, r7
 802f45a:	bd80      	pop	{r7, pc}

0802f45c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 802f45c:	b580      	push	{r7, lr}
 802f45e:	b084      	sub	sp, #16
 802f460:	af00      	add	r7, sp, #0
 802f462:	6078      	str	r0, [r7, #4]
 802f464:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 802f466:	2300      	movs	r3, #0
 802f468:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 802f46a:	683b      	ldr	r3, [r7, #0]
 802f46c:	2b00      	cmp	r3, #0
 802f46e:	d101      	bne.n	802f474 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 802f470:	2303      	movs	r3, #3
 802f472:	e010      	b.n	802f496 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 802f474:	687b      	ldr	r3, [r7, #4]
 802f476:	683a      	ldr	r2, [r7, #0]
 802f478:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 802f47c:	687b      	ldr	r3, [r7, #4]
 802f47e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802f484:	f107 020e 	add.w	r2, r7, #14
 802f488:	4610      	mov	r0, r2
 802f48a:	4798      	blx	r3
 802f48c:	4602      	mov	r2, r0
 802f48e:	687b      	ldr	r3, [r7, #4]
 802f490:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 802f494:	2300      	movs	r3, #0
}
 802f496:	4618      	mov	r0, r3
 802f498:	3710      	adds	r7, #16
 802f49a:	46bd      	mov	sp, r7
 802f49c:	bd80      	pop	{r7, pc}

0802f49e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 802f49e:	b580      	push	{r7, lr}
 802f4a0:	b082      	sub	sp, #8
 802f4a2:	af00      	add	r7, sp, #0
 802f4a4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 802f4a6:	6878      	ldr	r0, [r7, #4]
 802f4a8:	f004 fef8 	bl	803429c <USBD_LL_Start>
 802f4ac:	4603      	mov	r3, r0
}
 802f4ae:	4618      	mov	r0, r3
 802f4b0:	3708      	adds	r7, #8
 802f4b2:	46bd      	mov	sp, r7
 802f4b4:	bd80      	pop	{r7, pc}

0802f4b6 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 802f4b6:	b480      	push	{r7}
 802f4b8:	b083      	sub	sp, #12
 802f4ba:	af00      	add	r7, sp, #0
 802f4bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 802f4be:	2300      	movs	r3, #0
}
 802f4c0:	4618      	mov	r0, r3
 802f4c2:	370c      	adds	r7, #12
 802f4c4:	46bd      	mov	sp, r7
 802f4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f4ca:	4770      	bx	lr

0802f4cc <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 802f4cc:	b580      	push	{r7, lr}
 802f4ce:	b084      	sub	sp, #16
 802f4d0:	af00      	add	r7, sp, #0
 802f4d2:	6078      	str	r0, [r7, #4]
 802f4d4:	460b      	mov	r3, r1
 802f4d6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 802f4d8:	2303      	movs	r3, #3
 802f4da:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 802f4dc:	687b      	ldr	r3, [r7, #4]
 802f4de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f4e2:	2b00      	cmp	r3, #0
 802f4e4:	d009      	beq.n	802f4fa <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 802f4e6:	687b      	ldr	r3, [r7, #4]
 802f4e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f4ec:	681b      	ldr	r3, [r3, #0]
 802f4ee:	78fa      	ldrb	r2, [r7, #3]
 802f4f0:	4611      	mov	r1, r2
 802f4f2:	6878      	ldr	r0, [r7, #4]
 802f4f4:	4798      	blx	r3
 802f4f6:	4603      	mov	r3, r0
 802f4f8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 802f4fa:	7bfb      	ldrb	r3, [r7, #15]
}
 802f4fc:	4618      	mov	r0, r3
 802f4fe:	3710      	adds	r7, #16
 802f500:	46bd      	mov	sp, r7
 802f502:	bd80      	pop	{r7, pc}

0802f504 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 802f504:	b580      	push	{r7, lr}
 802f506:	b082      	sub	sp, #8
 802f508:	af00      	add	r7, sp, #0
 802f50a:	6078      	str	r0, [r7, #4]
 802f50c:	460b      	mov	r3, r1
 802f50e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 802f510:	687b      	ldr	r3, [r7, #4]
 802f512:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f516:	2b00      	cmp	r3, #0
 802f518:	d007      	beq.n	802f52a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 802f51a:	687b      	ldr	r3, [r7, #4]
 802f51c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f520:	685b      	ldr	r3, [r3, #4]
 802f522:	78fa      	ldrb	r2, [r7, #3]
 802f524:	4611      	mov	r1, r2
 802f526:	6878      	ldr	r0, [r7, #4]
 802f528:	4798      	blx	r3
  }

  return USBD_OK;
 802f52a:	2300      	movs	r3, #0
}
 802f52c:	4618      	mov	r0, r3
 802f52e:	3708      	adds	r7, #8
 802f530:	46bd      	mov	sp, r7
 802f532:	bd80      	pop	{r7, pc}

0802f534 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 802f534:	b580      	push	{r7, lr}
 802f536:	b084      	sub	sp, #16
 802f538:	af00      	add	r7, sp, #0
 802f53a:	6078      	str	r0, [r7, #4]
 802f53c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 802f53e:	687b      	ldr	r3, [r7, #4]
 802f540:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 802f544:	6839      	ldr	r1, [r7, #0]
 802f546:	4618      	mov	r0, r3
 802f548:	f000 ff2c 	bl	80303a4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 802f54c:	687b      	ldr	r3, [r7, #4]
 802f54e:	2201      	movs	r2, #1
 802f550:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 802f554:	687b      	ldr	r3, [r7, #4]
 802f556:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 802f55a:	461a      	mov	r2, r3
 802f55c:	687b      	ldr	r3, [r7, #4]
 802f55e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 802f562:	687b      	ldr	r3, [r7, #4]
 802f564:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 802f568:	f003 031f 	and.w	r3, r3, #31
 802f56c:	2b01      	cmp	r3, #1
 802f56e:	d00e      	beq.n	802f58e <USBD_LL_SetupStage+0x5a>
 802f570:	2b01      	cmp	r3, #1
 802f572:	d302      	bcc.n	802f57a <USBD_LL_SetupStage+0x46>
 802f574:	2b02      	cmp	r3, #2
 802f576:	d014      	beq.n	802f5a2 <USBD_LL_SetupStage+0x6e>
 802f578:	e01d      	b.n	802f5b6 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 802f57a:	687b      	ldr	r3, [r7, #4]
 802f57c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 802f580:	4619      	mov	r1, r3
 802f582:	6878      	ldr	r0, [r7, #4]
 802f584:	f000 fa18 	bl	802f9b8 <USBD_StdDevReq>
 802f588:	4603      	mov	r3, r0
 802f58a:	73fb      	strb	r3, [r7, #15]
      break;
 802f58c:	e020      	b.n	802f5d0 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 802f58e:	687b      	ldr	r3, [r7, #4]
 802f590:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 802f594:	4619      	mov	r1, r3
 802f596:	6878      	ldr	r0, [r7, #4]
 802f598:	f000 fa7c 	bl	802fa94 <USBD_StdItfReq>
 802f59c:	4603      	mov	r3, r0
 802f59e:	73fb      	strb	r3, [r7, #15]
      break;
 802f5a0:	e016      	b.n	802f5d0 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 802f5a2:	687b      	ldr	r3, [r7, #4]
 802f5a4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 802f5a8:	4619      	mov	r1, r3
 802f5aa:	6878      	ldr	r0, [r7, #4]
 802f5ac:	f000 fab8 	bl	802fb20 <USBD_StdEPReq>
 802f5b0:	4603      	mov	r3, r0
 802f5b2:	73fb      	strb	r3, [r7, #15]
      break;
 802f5b4:	e00c      	b.n	802f5d0 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 802f5b6:	687b      	ldr	r3, [r7, #4]
 802f5b8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 802f5bc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 802f5c0:	b2db      	uxtb	r3, r3
 802f5c2:	4619      	mov	r1, r3
 802f5c4:	6878      	ldr	r0, [r7, #4]
 802f5c6:	f004 fec9 	bl	803435c <USBD_LL_StallEP>
 802f5ca:	4603      	mov	r3, r0
 802f5cc:	73fb      	strb	r3, [r7, #15]
      break;
 802f5ce:	bf00      	nop
  }

  return ret;
 802f5d0:	7bfb      	ldrb	r3, [r7, #15]
}
 802f5d2:	4618      	mov	r0, r3
 802f5d4:	3710      	adds	r7, #16
 802f5d6:	46bd      	mov	sp, r7
 802f5d8:	bd80      	pop	{r7, pc}

0802f5da <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 802f5da:	b580      	push	{r7, lr}
 802f5dc:	b086      	sub	sp, #24
 802f5de:	af00      	add	r7, sp, #0
 802f5e0:	60f8      	str	r0, [r7, #12]
 802f5e2:	460b      	mov	r3, r1
 802f5e4:	607a      	str	r2, [r7, #4]
 802f5e6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 802f5e8:	7afb      	ldrb	r3, [r7, #11]
 802f5ea:	2b00      	cmp	r3, #0
 802f5ec:	d137      	bne.n	802f65e <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 802f5ee:	68fb      	ldr	r3, [r7, #12]
 802f5f0:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 802f5f4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 802f5f6:	68fb      	ldr	r3, [r7, #12]
 802f5f8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 802f5fc:	2b03      	cmp	r3, #3
 802f5fe:	d14a      	bne.n	802f696 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 802f600:	693b      	ldr	r3, [r7, #16]
 802f602:	689a      	ldr	r2, [r3, #8]
 802f604:	693b      	ldr	r3, [r7, #16]
 802f606:	68db      	ldr	r3, [r3, #12]
 802f608:	429a      	cmp	r2, r3
 802f60a:	d913      	bls.n	802f634 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 802f60c:	693b      	ldr	r3, [r7, #16]
 802f60e:	689a      	ldr	r2, [r3, #8]
 802f610:	693b      	ldr	r3, [r7, #16]
 802f612:	68db      	ldr	r3, [r3, #12]
 802f614:	1ad2      	subs	r2, r2, r3
 802f616:	693b      	ldr	r3, [r7, #16]
 802f618:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 802f61a:	693b      	ldr	r3, [r7, #16]
 802f61c:	68da      	ldr	r2, [r3, #12]
 802f61e:	693b      	ldr	r3, [r7, #16]
 802f620:	689b      	ldr	r3, [r3, #8]
 802f622:	4293      	cmp	r3, r2
 802f624:	bf28      	it	cs
 802f626:	4613      	movcs	r3, r2
 802f628:	461a      	mov	r2, r3
 802f62a:	6879      	ldr	r1, [r7, #4]
 802f62c:	68f8      	ldr	r0, [r7, #12]
 802f62e:	f000 ffad 	bl	803058c <USBD_CtlContinueRx>
 802f632:	e030      	b.n	802f696 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 802f634:	68fb      	ldr	r3, [r7, #12]
 802f636:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f63a:	691b      	ldr	r3, [r3, #16]
 802f63c:	2b00      	cmp	r3, #0
 802f63e:	d00a      	beq.n	802f656 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 802f640:	68fb      	ldr	r3, [r7, #12]
 802f642:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 802f646:	2b03      	cmp	r3, #3
 802f648:	d105      	bne.n	802f656 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 802f64a:	68fb      	ldr	r3, [r7, #12]
 802f64c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f650:	691b      	ldr	r3, [r3, #16]
 802f652:	68f8      	ldr	r0, [r7, #12]
 802f654:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 802f656:	68f8      	ldr	r0, [r7, #12]
 802f658:	f000 ffa9 	bl	80305ae <USBD_CtlSendStatus>
 802f65c:	e01b      	b.n	802f696 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 802f65e:	68fb      	ldr	r3, [r7, #12]
 802f660:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f664:	699b      	ldr	r3, [r3, #24]
 802f666:	2b00      	cmp	r3, #0
 802f668:	d013      	beq.n	802f692 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 802f66a:	68fb      	ldr	r3, [r7, #12]
 802f66c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 802f670:	2b03      	cmp	r3, #3
 802f672:	d10e      	bne.n	802f692 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 802f674:	68fb      	ldr	r3, [r7, #12]
 802f676:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f67a:	699b      	ldr	r3, [r3, #24]
 802f67c:	7afa      	ldrb	r2, [r7, #11]
 802f67e:	4611      	mov	r1, r2
 802f680:	68f8      	ldr	r0, [r7, #12]
 802f682:	4798      	blx	r3
 802f684:	4603      	mov	r3, r0
 802f686:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 802f688:	7dfb      	ldrb	r3, [r7, #23]
 802f68a:	2b00      	cmp	r3, #0
 802f68c:	d003      	beq.n	802f696 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 802f68e:	7dfb      	ldrb	r3, [r7, #23]
 802f690:	e002      	b.n	802f698 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 802f692:	2303      	movs	r3, #3
 802f694:	e000      	b.n	802f698 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 802f696:	2300      	movs	r3, #0
}
 802f698:	4618      	mov	r0, r3
 802f69a:	3718      	adds	r7, #24
 802f69c:	46bd      	mov	sp, r7
 802f69e:	bd80      	pop	{r7, pc}

0802f6a0 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 802f6a0:	b580      	push	{r7, lr}
 802f6a2:	b086      	sub	sp, #24
 802f6a4:	af00      	add	r7, sp, #0
 802f6a6:	60f8      	str	r0, [r7, #12]
 802f6a8:	460b      	mov	r3, r1
 802f6aa:	607a      	str	r2, [r7, #4]
 802f6ac:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 802f6ae:	7afb      	ldrb	r3, [r7, #11]
 802f6b0:	2b00      	cmp	r3, #0
 802f6b2:	d16a      	bne.n	802f78a <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 802f6b4:	68fb      	ldr	r3, [r7, #12]
 802f6b6:	3314      	adds	r3, #20
 802f6b8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 802f6ba:	68fb      	ldr	r3, [r7, #12]
 802f6bc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 802f6c0:	2b02      	cmp	r3, #2
 802f6c2:	d155      	bne.n	802f770 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 802f6c4:	693b      	ldr	r3, [r7, #16]
 802f6c6:	689a      	ldr	r2, [r3, #8]
 802f6c8:	693b      	ldr	r3, [r7, #16]
 802f6ca:	68db      	ldr	r3, [r3, #12]
 802f6cc:	429a      	cmp	r2, r3
 802f6ce:	d914      	bls.n	802f6fa <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 802f6d0:	693b      	ldr	r3, [r7, #16]
 802f6d2:	689a      	ldr	r2, [r3, #8]
 802f6d4:	693b      	ldr	r3, [r7, #16]
 802f6d6:	68db      	ldr	r3, [r3, #12]
 802f6d8:	1ad2      	subs	r2, r2, r3
 802f6da:	693b      	ldr	r3, [r7, #16]
 802f6dc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 802f6de:	693b      	ldr	r3, [r7, #16]
 802f6e0:	689b      	ldr	r3, [r3, #8]
 802f6e2:	461a      	mov	r2, r3
 802f6e4:	6879      	ldr	r1, [r7, #4]
 802f6e6:	68f8      	ldr	r0, [r7, #12]
 802f6e8:	f000 ff22 	bl	8030530 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 802f6ec:	2300      	movs	r3, #0
 802f6ee:	2200      	movs	r2, #0
 802f6f0:	2100      	movs	r1, #0
 802f6f2:	68f8      	ldr	r0, [r7, #12]
 802f6f4:	f004 fedc 	bl	80344b0 <USBD_LL_PrepareReceive>
 802f6f8:	e03a      	b.n	802f770 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 802f6fa:	693b      	ldr	r3, [r7, #16]
 802f6fc:	68da      	ldr	r2, [r3, #12]
 802f6fe:	693b      	ldr	r3, [r7, #16]
 802f700:	689b      	ldr	r3, [r3, #8]
 802f702:	429a      	cmp	r2, r3
 802f704:	d11c      	bne.n	802f740 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 802f706:	693b      	ldr	r3, [r7, #16]
 802f708:	685a      	ldr	r2, [r3, #4]
 802f70a:	693b      	ldr	r3, [r7, #16]
 802f70c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 802f70e:	429a      	cmp	r2, r3
 802f710:	d316      	bcc.n	802f740 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 802f712:	693b      	ldr	r3, [r7, #16]
 802f714:	685a      	ldr	r2, [r3, #4]
 802f716:	68fb      	ldr	r3, [r7, #12]
 802f718:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 802f71c:	429a      	cmp	r2, r3
 802f71e:	d20f      	bcs.n	802f740 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 802f720:	2200      	movs	r2, #0
 802f722:	2100      	movs	r1, #0
 802f724:	68f8      	ldr	r0, [r7, #12]
 802f726:	f000 ff03 	bl	8030530 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 802f72a:	68fb      	ldr	r3, [r7, #12]
 802f72c:	2200      	movs	r2, #0
 802f72e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 802f732:	2300      	movs	r3, #0
 802f734:	2200      	movs	r2, #0
 802f736:	2100      	movs	r1, #0
 802f738:	68f8      	ldr	r0, [r7, #12]
 802f73a:	f004 feb9 	bl	80344b0 <USBD_LL_PrepareReceive>
 802f73e:	e017      	b.n	802f770 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 802f740:	68fb      	ldr	r3, [r7, #12]
 802f742:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f746:	68db      	ldr	r3, [r3, #12]
 802f748:	2b00      	cmp	r3, #0
 802f74a:	d00a      	beq.n	802f762 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 802f74c:	68fb      	ldr	r3, [r7, #12]
 802f74e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 802f752:	2b03      	cmp	r3, #3
 802f754:	d105      	bne.n	802f762 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 802f756:	68fb      	ldr	r3, [r7, #12]
 802f758:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f75c:	68db      	ldr	r3, [r3, #12]
 802f75e:	68f8      	ldr	r0, [r7, #12]
 802f760:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 802f762:	2180      	movs	r1, #128	; 0x80
 802f764:	68f8      	ldr	r0, [r7, #12]
 802f766:	f004 fdf9 	bl	803435c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 802f76a:	68f8      	ldr	r0, [r7, #12]
 802f76c:	f000 ff32 	bl	80305d4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 802f770:	68fb      	ldr	r3, [r7, #12]
 802f772:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 802f776:	2b01      	cmp	r3, #1
 802f778:	d123      	bne.n	802f7c2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 802f77a:	68f8      	ldr	r0, [r7, #12]
 802f77c:	f7ff fe9b 	bl	802f4b6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 802f780:	68fb      	ldr	r3, [r7, #12]
 802f782:	2200      	movs	r2, #0
 802f784:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 802f788:	e01b      	b.n	802f7c2 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 802f78a:	68fb      	ldr	r3, [r7, #12]
 802f78c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f790:	695b      	ldr	r3, [r3, #20]
 802f792:	2b00      	cmp	r3, #0
 802f794:	d013      	beq.n	802f7be <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 802f796:	68fb      	ldr	r3, [r7, #12]
 802f798:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 802f79c:	2b03      	cmp	r3, #3
 802f79e:	d10e      	bne.n	802f7be <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 802f7a0:	68fb      	ldr	r3, [r7, #12]
 802f7a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f7a6:	695b      	ldr	r3, [r3, #20]
 802f7a8:	7afa      	ldrb	r2, [r7, #11]
 802f7aa:	4611      	mov	r1, r2
 802f7ac:	68f8      	ldr	r0, [r7, #12]
 802f7ae:	4798      	blx	r3
 802f7b0:	4603      	mov	r3, r0
 802f7b2:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 802f7b4:	7dfb      	ldrb	r3, [r7, #23]
 802f7b6:	2b00      	cmp	r3, #0
 802f7b8:	d003      	beq.n	802f7c2 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 802f7ba:	7dfb      	ldrb	r3, [r7, #23]
 802f7bc:	e002      	b.n	802f7c4 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 802f7be:	2303      	movs	r3, #3
 802f7c0:	e000      	b.n	802f7c4 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 802f7c2:	2300      	movs	r3, #0
}
 802f7c4:	4618      	mov	r0, r3
 802f7c6:	3718      	adds	r7, #24
 802f7c8:	46bd      	mov	sp, r7
 802f7ca:	bd80      	pop	{r7, pc}

0802f7cc <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 802f7cc:	b580      	push	{r7, lr}
 802f7ce:	b082      	sub	sp, #8
 802f7d0:	af00      	add	r7, sp, #0
 802f7d2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 802f7d4:	687b      	ldr	r3, [r7, #4]
 802f7d6:	2201      	movs	r2, #1
 802f7d8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 802f7dc:	687b      	ldr	r3, [r7, #4]
 802f7de:	2200      	movs	r2, #0
 802f7e0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 802f7e4:	687b      	ldr	r3, [r7, #4]
 802f7e6:	2200      	movs	r2, #0
 802f7e8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 802f7ea:	687b      	ldr	r3, [r7, #4]
 802f7ec:	2200      	movs	r2, #0
 802f7ee:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 802f7f2:	687b      	ldr	r3, [r7, #4]
 802f7f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 802f7f8:	2b00      	cmp	r3, #0
 802f7fa:	d009      	beq.n	802f810 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 802f7fc:	687b      	ldr	r3, [r7, #4]
 802f7fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f802:	685b      	ldr	r3, [r3, #4]
 802f804:	687a      	ldr	r2, [r7, #4]
 802f806:	6852      	ldr	r2, [r2, #4]
 802f808:	b2d2      	uxtb	r2, r2
 802f80a:	4611      	mov	r1, r2
 802f80c:	6878      	ldr	r0, [r7, #4]
 802f80e:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 802f810:	2340      	movs	r3, #64	; 0x40
 802f812:	2200      	movs	r2, #0
 802f814:	2100      	movs	r1, #0
 802f816:	6878      	ldr	r0, [r7, #4]
 802f818:	f004 fd5b 	bl	80342d2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 802f81c:	687b      	ldr	r3, [r7, #4]
 802f81e:	2201      	movs	r2, #1
 802f820:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 802f824:	687b      	ldr	r3, [r7, #4]
 802f826:	2240      	movs	r2, #64	; 0x40
 802f828:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 802f82c:	2340      	movs	r3, #64	; 0x40
 802f82e:	2200      	movs	r2, #0
 802f830:	2180      	movs	r1, #128	; 0x80
 802f832:	6878      	ldr	r0, [r7, #4]
 802f834:	f004 fd4d 	bl	80342d2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 802f838:	687b      	ldr	r3, [r7, #4]
 802f83a:	2201      	movs	r2, #1
 802f83c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 802f83e:	687b      	ldr	r3, [r7, #4]
 802f840:	2240      	movs	r2, #64	; 0x40
 802f842:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 802f844:	2300      	movs	r3, #0
}
 802f846:	4618      	mov	r0, r3
 802f848:	3708      	adds	r7, #8
 802f84a:	46bd      	mov	sp, r7
 802f84c:	bd80      	pop	{r7, pc}

0802f84e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 802f84e:	b480      	push	{r7}
 802f850:	b083      	sub	sp, #12
 802f852:	af00      	add	r7, sp, #0
 802f854:	6078      	str	r0, [r7, #4]
 802f856:	460b      	mov	r3, r1
 802f858:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 802f85a:	687b      	ldr	r3, [r7, #4]
 802f85c:	78fa      	ldrb	r2, [r7, #3]
 802f85e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 802f860:	2300      	movs	r3, #0
}
 802f862:	4618      	mov	r0, r3
 802f864:	370c      	adds	r7, #12
 802f866:	46bd      	mov	sp, r7
 802f868:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f86c:	4770      	bx	lr

0802f86e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 802f86e:	b480      	push	{r7}
 802f870:	b083      	sub	sp, #12
 802f872:	af00      	add	r7, sp, #0
 802f874:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 802f876:	687b      	ldr	r3, [r7, #4]
 802f878:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 802f87c:	687b      	ldr	r3, [r7, #4]
 802f87e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 802f882:	687b      	ldr	r3, [r7, #4]
 802f884:	2204      	movs	r2, #4
 802f886:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 802f88a:	2300      	movs	r3, #0
}
 802f88c:	4618      	mov	r0, r3
 802f88e:	370c      	adds	r7, #12
 802f890:	46bd      	mov	sp, r7
 802f892:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f896:	4770      	bx	lr

0802f898 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 802f898:	b480      	push	{r7}
 802f89a:	b083      	sub	sp, #12
 802f89c:	af00      	add	r7, sp, #0
 802f89e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 802f8a0:	687b      	ldr	r3, [r7, #4]
 802f8a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802f8a6:	2b04      	cmp	r3, #4
 802f8a8:	d105      	bne.n	802f8b6 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 802f8aa:	687b      	ldr	r3, [r7, #4]
 802f8ac:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 802f8b0:	687b      	ldr	r3, [r7, #4]
 802f8b2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 802f8b6:	2300      	movs	r3, #0
}
 802f8b8:	4618      	mov	r0, r3
 802f8ba:	370c      	adds	r7, #12
 802f8bc:	46bd      	mov	sp, r7
 802f8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f8c2:	4770      	bx	lr

0802f8c4 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 802f8c4:	b580      	push	{r7, lr}
 802f8c6:	b082      	sub	sp, #8
 802f8c8:	af00      	add	r7, sp, #0
 802f8ca:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802f8cc:	687b      	ldr	r3, [r7, #4]
 802f8ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802f8d2:	2b03      	cmp	r3, #3
 802f8d4:	d10b      	bne.n	802f8ee <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 802f8d6:	687b      	ldr	r3, [r7, #4]
 802f8d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f8dc:	69db      	ldr	r3, [r3, #28]
 802f8de:	2b00      	cmp	r3, #0
 802f8e0:	d005      	beq.n	802f8ee <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 802f8e2:	687b      	ldr	r3, [r7, #4]
 802f8e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f8e8:	69db      	ldr	r3, [r3, #28]
 802f8ea:	6878      	ldr	r0, [r7, #4]
 802f8ec:	4798      	blx	r3
    }
  }

  return USBD_OK;
 802f8ee:	2300      	movs	r3, #0
}
 802f8f0:	4618      	mov	r0, r3
 802f8f2:	3708      	adds	r7, #8
 802f8f4:	46bd      	mov	sp, r7
 802f8f6:	bd80      	pop	{r7, pc}

0802f8f8 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 802f8f8:	b480      	push	{r7}
 802f8fa:	b083      	sub	sp, #12
 802f8fc:	af00      	add	r7, sp, #0
 802f8fe:	6078      	str	r0, [r7, #4]
 802f900:	460b      	mov	r3, r1
 802f902:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 802f904:	2300      	movs	r3, #0
}
 802f906:	4618      	mov	r0, r3
 802f908:	370c      	adds	r7, #12
 802f90a:	46bd      	mov	sp, r7
 802f90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f910:	4770      	bx	lr

0802f912 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 802f912:	b480      	push	{r7}
 802f914:	b083      	sub	sp, #12
 802f916:	af00      	add	r7, sp, #0
 802f918:	6078      	str	r0, [r7, #4]
 802f91a:	460b      	mov	r3, r1
 802f91c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 802f91e:	2300      	movs	r3, #0
}
 802f920:	4618      	mov	r0, r3
 802f922:	370c      	adds	r7, #12
 802f924:	46bd      	mov	sp, r7
 802f926:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f92a:	4770      	bx	lr

0802f92c <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 802f92c:	b480      	push	{r7}
 802f92e:	b083      	sub	sp, #12
 802f930:	af00      	add	r7, sp, #0
 802f932:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 802f934:	2300      	movs	r3, #0
}
 802f936:	4618      	mov	r0, r3
 802f938:	370c      	adds	r7, #12
 802f93a:	46bd      	mov	sp, r7
 802f93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f940:	4770      	bx	lr

0802f942 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 802f942:	b580      	push	{r7, lr}
 802f944:	b082      	sub	sp, #8
 802f946:	af00      	add	r7, sp, #0
 802f948:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 802f94a:	687b      	ldr	r3, [r7, #4]
 802f94c:	2201      	movs	r2, #1
 802f94e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 802f952:	687b      	ldr	r3, [r7, #4]
 802f954:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f958:	2b00      	cmp	r3, #0
 802f95a:	d009      	beq.n	802f970 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 802f95c:	687b      	ldr	r3, [r7, #4]
 802f95e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f962:	685b      	ldr	r3, [r3, #4]
 802f964:	687a      	ldr	r2, [r7, #4]
 802f966:	6852      	ldr	r2, [r2, #4]
 802f968:	b2d2      	uxtb	r2, r2
 802f96a:	4611      	mov	r1, r2
 802f96c:	6878      	ldr	r0, [r7, #4]
 802f96e:	4798      	blx	r3
  }

  return USBD_OK;
 802f970:	2300      	movs	r3, #0
}
 802f972:	4618      	mov	r0, r3
 802f974:	3708      	adds	r7, #8
 802f976:	46bd      	mov	sp, r7
 802f978:	bd80      	pop	{r7, pc}

0802f97a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 802f97a:	b480      	push	{r7}
 802f97c:	b087      	sub	sp, #28
 802f97e:	af00      	add	r7, sp, #0
 802f980:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 802f982:	687b      	ldr	r3, [r7, #4]
 802f984:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 802f986:	697b      	ldr	r3, [r7, #20]
 802f988:	781b      	ldrb	r3, [r3, #0]
 802f98a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 802f98c:	697b      	ldr	r3, [r7, #20]
 802f98e:	3301      	adds	r3, #1
 802f990:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 802f992:	697b      	ldr	r3, [r7, #20]
 802f994:	781b      	ldrb	r3, [r3, #0]
 802f996:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 802f998:	8a3b      	ldrh	r3, [r7, #16]
 802f99a:	021b      	lsls	r3, r3, #8
 802f99c:	b21a      	sxth	r2, r3
 802f99e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 802f9a2:	4313      	orrs	r3, r2
 802f9a4:	b21b      	sxth	r3, r3
 802f9a6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 802f9a8:	89fb      	ldrh	r3, [r7, #14]
}
 802f9aa:	4618      	mov	r0, r3
 802f9ac:	371c      	adds	r7, #28
 802f9ae:	46bd      	mov	sp, r7
 802f9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f9b4:	4770      	bx	lr
	...

0802f9b8 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 802f9b8:	b580      	push	{r7, lr}
 802f9ba:	b084      	sub	sp, #16
 802f9bc:	af00      	add	r7, sp, #0
 802f9be:	6078      	str	r0, [r7, #4]
 802f9c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 802f9c2:	2300      	movs	r3, #0
 802f9c4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 802f9c6:	683b      	ldr	r3, [r7, #0]
 802f9c8:	781b      	ldrb	r3, [r3, #0]
 802f9ca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 802f9ce:	2b20      	cmp	r3, #32
 802f9d0:	d004      	beq.n	802f9dc <USBD_StdDevReq+0x24>
 802f9d2:	2b40      	cmp	r3, #64	; 0x40
 802f9d4:	d002      	beq.n	802f9dc <USBD_StdDevReq+0x24>
 802f9d6:	2b00      	cmp	r3, #0
 802f9d8:	d00a      	beq.n	802f9f0 <USBD_StdDevReq+0x38>
 802f9da:	e050      	b.n	802fa7e <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 802f9dc:	687b      	ldr	r3, [r7, #4]
 802f9de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f9e2:	689b      	ldr	r3, [r3, #8]
 802f9e4:	6839      	ldr	r1, [r7, #0]
 802f9e6:	6878      	ldr	r0, [r7, #4]
 802f9e8:	4798      	blx	r3
 802f9ea:	4603      	mov	r3, r0
 802f9ec:	73fb      	strb	r3, [r7, #15]
    break;
 802f9ee:	e04b      	b.n	802fa88 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 802f9f0:	683b      	ldr	r3, [r7, #0]
 802f9f2:	785b      	ldrb	r3, [r3, #1]
 802f9f4:	2b09      	cmp	r3, #9
 802f9f6:	d83c      	bhi.n	802fa72 <USBD_StdDevReq+0xba>
 802f9f8:	a201      	add	r2, pc, #4	; (adr r2, 802fa00 <USBD_StdDevReq+0x48>)
 802f9fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802f9fe:	bf00      	nop
 802fa00:	0802fa55 	.word	0x0802fa55
 802fa04:	0802fa69 	.word	0x0802fa69
 802fa08:	0802fa73 	.word	0x0802fa73
 802fa0c:	0802fa5f 	.word	0x0802fa5f
 802fa10:	0802fa73 	.word	0x0802fa73
 802fa14:	0802fa33 	.word	0x0802fa33
 802fa18:	0802fa29 	.word	0x0802fa29
 802fa1c:	0802fa73 	.word	0x0802fa73
 802fa20:	0802fa4b 	.word	0x0802fa4b
 802fa24:	0802fa3d 	.word	0x0802fa3d
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 802fa28:	6839      	ldr	r1, [r7, #0]
 802fa2a:	6878      	ldr	r0, [r7, #4]
 802fa2c:	f000 f9ce 	bl	802fdcc <USBD_GetDescriptor>
      break;
 802fa30:	e024      	b.n	802fa7c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 802fa32:	6839      	ldr	r1, [r7, #0]
 802fa34:	6878      	ldr	r0, [r7, #4]
 802fa36:	f000 fb33 	bl	80300a0 <USBD_SetAddress>
      break;
 802fa3a:	e01f      	b.n	802fa7c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 802fa3c:	6839      	ldr	r1, [r7, #0]
 802fa3e:	6878      	ldr	r0, [r7, #4]
 802fa40:	f000 fb70 	bl	8030124 <USBD_SetConfig>
 802fa44:	4603      	mov	r3, r0
 802fa46:	73fb      	strb	r3, [r7, #15]
      break;
 802fa48:	e018      	b.n	802fa7c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 802fa4a:	6839      	ldr	r1, [r7, #0]
 802fa4c:	6878      	ldr	r0, [r7, #4]
 802fa4e:	f000 fc0d 	bl	803026c <USBD_GetConfig>
      break;
 802fa52:	e013      	b.n	802fa7c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 802fa54:	6839      	ldr	r1, [r7, #0]
 802fa56:	6878      	ldr	r0, [r7, #4]
 802fa58:	f000 fc3c 	bl	80302d4 <USBD_GetStatus>
      break;
 802fa5c:	e00e      	b.n	802fa7c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 802fa5e:	6839      	ldr	r1, [r7, #0]
 802fa60:	6878      	ldr	r0, [r7, #4]
 802fa62:	f000 fc6a 	bl	803033a <USBD_SetFeature>
      break;
 802fa66:	e009      	b.n	802fa7c <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 802fa68:	6839      	ldr	r1, [r7, #0]
 802fa6a:	6878      	ldr	r0, [r7, #4]
 802fa6c:	f000 fc79 	bl	8030362 <USBD_ClrFeature>
      break;
 802fa70:	e004      	b.n	802fa7c <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 802fa72:	6839      	ldr	r1, [r7, #0]
 802fa74:	6878      	ldr	r0, [r7, #4]
 802fa76:	f000 fccf 	bl	8030418 <USBD_CtlError>
      break;
 802fa7a:	bf00      	nop
    }
    break;
 802fa7c:	e004      	b.n	802fa88 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 802fa7e:	6839      	ldr	r1, [r7, #0]
 802fa80:	6878      	ldr	r0, [r7, #4]
 802fa82:	f000 fcc9 	bl	8030418 <USBD_CtlError>
    break;
 802fa86:	bf00      	nop
  }

  return ret;
 802fa88:	7bfb      	ldrb	r3, [r7, #15]
}
 802fa8a:	4618      	mov	r0, r3
 802fa8c:	3710      	adds	r7, #16
 802fa8e:	46bd      	mov	sp, r7
 802fa90:	bd80      	pop	{r7, pc}
 802fa92:	bf00      	nop

0802fa94 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 802fa94:	b580      	push	{r7, lr}
 802fa96:	b084      	sub	sp, #16
 802fa98:	af00      	add	r7, sp, #0
 802fa9a:	6078      	str	r0, [r7, #4]
 802fa9c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 802fa9e:	2300      	movs	r3, #0
 802faa0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 802faa2:	683b      	ldr	r3, [r7, #0]
 802faa4:	781b      	ldrb	r3, [r3, #0]
 802faa6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 802faaa:	2b20      	cmp	r3, #32
 802faac:	d003      	beq.n	802fab6 <USBD_StdItfReq+0x22>
 802faae:	2b40      	cmp	r3, #64	; 0x40
 802fab0:	d001      	beq.n	802fab6 <USBD_StdItfReq+0x22>
 802fab2:	2b00      	cmp	r3, #0
 802fab4:	d12a      	bne.n	802fb0c <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 802fab6:	687b      	ldr	r3, [r7, #4]
 802fab8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802fabc:	3b01      	subs	r3, #1
 802fabe:	2b02      	cmp	r3, #2
 802fac0:	d81d      	bhi.n	802fafe <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 802fac2:	683b      	ldr	r3, [r7, #0]
 802fac4:	889b      	ldrh	r3, [r3, #4]
 802fac6:	b2db      	uxtb	r3, r3
 802fac8:	2b01      	cmp	r3, #1
 802faca:	d813      	bhi.n	802faf4 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 802facc:	687b      	ldr	r3, [r7, #4]
 802face:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802fad2:	689b      	ldr	r3, [r3, #8]
 802fad4:	6839      	ldr	r1, [r7, #0]
 802fad6:	6878      	ldr	r0, [r7, #4]
 802fad8:	4798      	blx	r3
 802fada:	4603      	mov	r3, r0
 802fadc:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 802fade:	683b      	ldr	r3, [r7, #0]
 802fae0:	88db      	ldrh	r3, [r3, #6]
 802fae2:	2b00      	cmp	r3, #0
 802fae4:	d110      	bne.n	802fb08 <USBD_StdItfReq+0x74>
 802fae6:	7bfb      	ldrb	r3, [r7, #15]
 802fae8:	2b00      	cmp	r3, #0
 802faea:	d10d      	bne.n	802fb08 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 802faec:	6878      	ldr	r0, [r7, #4]
 802faee:	f000 fd5e 	bl	80305ae <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 802faf2:	e009      	b.n	802fb08 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 802faf4:	6839      	ldr	r1, [r7, #0]
 802faf6:	6878      	ldr	r0, [r7, #4]
 802faf8:	f000 fc8e 	bl	8030418 <USBD_CtlError>
      break;
 802fafc:	e004      	b.n	802fb08 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 802fafe:	6839      	ldr	r1, [r7, #0]
 802fb00:	6878      	ldr	r0, [r7, #4]
 802fb02:	f000 fc89 	bl	8030418 <USBD_CtlError>
      break;
 802fb06:	e000      	b.n	802fb0a <USBD_StdItfReq+0x76>
      break;
 802fb08:	bf00      	nop
    }
    break;
 802fb0a:	e004      	b.n	802fb16 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 802fb0c:	6839      	ldr	r1, [r7, #0]
 802fb0e:	6878      	ldr	r0, [r7, #4]
 802fb10:	f000 fc82 	bl	8030418 <USBD_CtlError>
    break;
 802fb14:	bf00      	nop
  }

  return ret;
 802fb16:	7bfb      	ldrb	r3, [r7, #15]
}
 802fb18:	4618      	mov	r0, r3
 802fb1a:	3710      	adds	r7, #16
 802fb1c:	46bd      	mov	sp, r7
 802fb1e:	bd80      	pop	{r7, pc}

0802fb20 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 802fb20:	b580      	push	{r7, lr}
 802fb22:	b084      	sub	sp, #16
 802fb24:	af00      	add	r7, sp, #0
 802fb26:	6078      	str	r0, [r7, #4]
 802fb28:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 802fb2a:	2300      	movs	r3, #0
 802fb2c:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 802fb2e:	683b      	ldr	r3, [r7, #0]
 802fb30:	889b      	ldrh	r3, [r3, #4]
 802fb32:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 802fb34:	683b      	ldr	r3, [r7, #0]
 802fb36:	781b      	ldrb	r3, [r3, #0]
 802fb38:	f003 0360 	and.w	r3, r3, #96	; 0x60
 802fb3c:	2b20      	cmp	r3, #32
 802fb3e:	d004      	beq.n	802fb4a <USBD_StdEPReq+0x2a>
 802fb40:	2b40      	cmp	r3, #64	; 0x40
 802fb42:	d002      	beq.n	802fb4a <USBD_StdEPReq+0x2a>
 802fb44:	2b00      	cmp	r3, #0
 802fb46:	d00a      	beq.n	802fb5e <USBD_StdEPReq+0x3e>
 802fb48:	e135      	b.n	802fdb6 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 802fb4a:	687b      	ldr	r3, [r7, #4]
 802fb4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802fb50:	689b      	ldr	r3, [r3, #8]
 802fb52:	6839      	ldr	r1, [r7, #0]
 802fb54:	6878      	ldr	r0, [r7, #4]
 802fb56:	4798      	blx	r3
 802fb58:	4603      	mov	r3, r0
 802fb5a:	73fb      	strb	r3, [r7, #15]
    break;
 802fb5c:	e130      	b.n	802fdc0 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 802fb5e:	683b      	ldr	r3, [r7, #0]
 802fb60:	785b      	ldrb	r3, [r3, #1]
 802fb62:	2b01      	cmp	r3, #1
 802fb64:	d03e      	beq.n	802fbe4 <USBD_StdEPReq+0xc4>
 802fb66:	2b03      	cmp	r3, #3
 802fb68:	d002      	beq.n	802fb70 <USBD_StdEPReq+0x50>
 802fb6a:	2b00      	cmp	r3, #0
 802fb6c:	d077      	beq.n	802fc5e <USBD_StdEPReq+0x13e>
 802fb6e:	e11c      	b.n	802fdaa <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 802fb70:	687b      	ldr	r3, [r7, #4]
 802fb72:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802fb76:	2b02      	cmp	r3, #2
 802fb78:	d002      	beq.n	802fb80 <USBD_StdEPReq+0x60>
 802fb7a:	2b03      	cmp	r3, #3
 802fb7c:	d015      	beq.n	802fbaa <USBD_StdEPReq+0x8a>
 802fb7e:	e02b      	b.n	802fbd8 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 802fb80:	7bbb      	ldrb	r3, [r7, #14]
 802fb82:	2b00      	cmp	r3, #0
 802fb84:	d00c      	beq.n	802fba0 <USBD_StdEPReq+0x80>
 802fb86:	7bbb      	ldrb	r3, [r7, #14]
 802fb88:	2b80      	cmp	r3, #128	; 0x80
 802fb8a:	d009      	beq.n	802fba0 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 802fb8c:	7bbb      	ldrb	r3, [r7, #14]
 802fb8e:	4619      	mov	r1, r3
 802fb90:	6878      	ldr	r0, [r7, #4]
 802fb92:	f004 fbe3 	bl	803435c <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 802fb96:	2180      	movs	r1, #128	; 0x80
 802fb98:	6878      	ldr	r0, [r7, #4]
 802fb9a:	f004 fbdf 	bl	803435c <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 802fb9e:	e020      	b.n	802fbe2 <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 802fba0:	6839      	ldr	r1, [r7, #0]
 802fba2:	6878      	ldr	r0, [r7, #4]
 802fba4:	f000 fc38 	bl	8030418 <USBD_CtlError>
        break;
 802fba8:	e01b      	b.n	802fbe2 <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 802fbaa:	683b      	ldr	r3, [r7, #0]
 802fbac:	885b      	ldrh	r3, [r3, #2]
 802fbae:	2b00      	cmp	r3, #0
 802fbb0:	d10e      	bne.n	802fbd0 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 802fbb2:	7bbb      	ldrb	r3, [r7, #14]
 802fbb4:	2b00      	cmp	r3, #0
 802fbb6:	d00b      	beq.n	802fbd0 <USBD_StdEPReq+0xb0>
 802fbb8:	7bbb      	ldrb	r3, [r7, #14]
 802fbba:	2b80      	cmp	r3, #128	; 0x80
 802fbbc:	d008      	beq.n	802fbd0 <USBD_StdEPReq+0xb0>
 802fbbe:	683b      	ldr	r3, [r7, #0]
 802fbc0:	88db      	ldrh	r3, [r3, #6]
 802fbc2:	2b00      	cmp	r3, #0
 802fbc4:	d104      	bne.n	802fbd0 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 802fbc6:	7bbb      	ldrb	r3, [r7, #14]
 802fbc8:	4619      	mov	r1, r3
 802fbca:	6878      	ldr	r0, [r7, #4]
 802fbcc:	f004 fbc6 	bl	803435c <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 802fbd0:	6878      	ldr	r0, [r7, #4]
 802fbd2:	f000 fcec 	bl	80305ae <USBD_CtlSendStatus>

        break;
 802fbd6:	e004      	b.n	802fbe2 <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 802fbd8:	6839      	ldr	r1, [r7, #0]
 802fbda:	6878      	ldr	r0, [r7, #4]
 802fbdc:	f000 fc1c 	bl	8030418 <USBD_CtlError>
        break;
 802fbe0:	bf00      	nop
      }
      break;
 802fbe2:	e0e7      	b.n	802fdb4 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 802fbe4:	687b      	ldr	r3, [r7, #4]
 802fbe6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802fbea:	2b02      	cmp	r3, #2
 802fbec:	d002      	beq.n	802fbf4 <USBD_StdEPReq+0xd4>
 802fbee:	2b03      	cmp	r3, #3
 802fbf0:	d015      	beq.n	802fc1e <USBD_StdEPReq+0xfe>
 802fbf2:	e02d      	b.n	802fc50 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 802fbf4:	7bbb      	ldrb	r3, [r7, #14]
 802fbf6:	2b00      	cmp	r3, #0
 802fbf8:	d00c      	beq.n	802fc14 <USBD_StdEPReq+0xf4>
 802fbfa:	7bbb      	ldrb	r3, [r7, #14]
 802fbfc:	2b80      	cmp	r3, #128	; 0x80
 802fbfe:	d009      	beq.n	802fc14 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 802fc00:	7bbb      	ldrb	r3, [r7, #14]
 802fc02:	4619      	mov	r1, r3
 802fc04:	6878      	ldr	r0, [r7, #4]
 802fc06:	f004 fba9 	bl	803435c <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 802fc0a:	2180      	movs	r1, #128	; 0x80
 802fc0c:	6878      	ldr	r0, [r7, #4]
 802fc0e:	f004 fba5 	bl	803435c <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 802fc12:	e023      	b.n	802fc5c <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 802fc14:	6839      	ldr	r1, [r7, #0]
 802fc16:	6878      	ldr	r0, [r7, #4]
 802fc18:	f000 fbfe 	bl	8030418 <USBD_CtlError>
        break;
 802fc1c:	e01e      	b.n	802fc5c <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 802fc1e:	683b      	ldr	r3, [r7, #0]
 802fc20:	885b      	ldrh	r3, [r3, #2]
 802fc22:	2b00      	cmp	r3, #0
 802fc24:	d119      	bne.n	802fc5a <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 802fc26:	7bbb      	ldrb	r3, [r7, #14]
 802fc28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 802fc2c:	2b00      	cmp	r3, #0
 802fc2e:	d004      	beq.n	802fc3a <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 802fc30:	7bbb      	ldrb	r3, [r7, #14]
 802fc32:	4619      	mov	r1, r3
 802fc34:	6878      	ldr	r0, [r7, #4]
 802fc36:	f004 fbb0 	bl	803439a <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 802fc3a:	6878      	ldr	r0, [r7, #4]
 802fc3c:	f000 fcb7 	bl	80305ae <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 802fc40:	687b      	ldr	r3, [r7, #4]
 802fc42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802fc46:	689b      	ldr	r3, [r3, #8]
 802fc48:	6839      	ldr	r1, [r7, #0]
 802fc4a:	6878      	ldr	r0, [r7, #4]
 802fc4c:	4798      	blx	r3
        }
        break;
 802fc4e:	e004      	b.n	802fc5a <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 802fc50:	6839      	ldr	r1, [r7, #0]
 802fc52:	6878      	ldr	r0, [r7, #4]
 802fc54:	f000 fbe0 	bl	8030418 <USBD_CtlError>
        break;
 802fc58:	e000      	b.n	802fc5c <USBD_StdEPReq+0x13c>
        break;
 802fc5a:	bf00      	nop
      }
      break;
 802fc5c:	e0aa      	b.n	802fdb4 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 802fc5e:	687b      	ldr	r3, [r7, #4]
 802fc60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802fc64:	2b02      	cmp	r3, #2
 802fc66:	d002      	beq.n	802fc6e <USBD_StdEPReq+0x14e>
 802fc68:	2b03      	cmp	r3, #3
 802fc6a:	d032      	beq.n	802fcd2 <USBD_StdEPReq+0x1b2>
 802fc6c:	e097      	b.n	802fd9e <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 802fc6e:	7bbb      	ldrb	r3, [r7, #14]
 802fc70:	2b00      	cmp	r3, #0
 802fc72:	d007      	beq.n	802fc84 <USBD_StdEPReq+0x164>
 802fc74:	7bbb      	ldrb	r3, [r7, #14]
 802fc76:	2b80      	cmp	r3, #128	; 0x80
 802fc78:	d004      	beq.n	802fc84 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 802fc7a:	6839      	ldr	r1, [r7, #0]
 802fc7c:	6878      	ldr	r0, [r7, #4]
 802fc7e:	f000 fbcb 	bl	8030418 <USBD_CtlError>
          break;
 802fc82:	e091      	b.n	802fda8 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 802fc84:	f997 300e 	ldrsb.w	r3, [r7, #14]
 802fc88:	2b00      	cmp	r3, #0
 802fc8a:	da0b      	bge.n	802fca4 <USBD_StdEPReq+0x184>
 802fc8c:	7bbb      	ldrb	r3, [r7, #14]
 802fc8e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 802fc92:	4613      	mov	r3, r2
 802fc94:	009b      	lsls	r3, r3, #2
 802fc96:	4413      	add	r3, r2
 802fc98:	009b      	lsls	r3, r3, #2
 802fc9a:	3310      	adds	r3, #16
 802fc9c:	687a      	ldr	r2, [r7, #4]
 802fc9e:	4413      	add	r3, r2
 802fca0:	3304      	adds	r3, #4
 802fca2:	e00b      	b.n	802fcbc <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 802fca4:	7bbb      	ldrb	r3, [r7, #14]
 802fca6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 802fcaa:	4613      	mov	r3, r2
 802fcac:	009b      	lsls	r3, r3, #2
 802fcae:	4413      	add	r3, r2
 802fcb0:	009b      	lsls	r3, r3, #2
 802fcb2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 802fcb6:	687a      	ldr	r2, [r7, #4]
 802fcb8:	4413      	add	r3, r2
 802fcba:	3304      	adds	r3, #4
 802fcbc:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 802fcbe:	68bb      	ldr	r3, [r7, #8]
 802fcc0:	2200      	movs	r2, #0
 802fcc2:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 802fcc4:	68bb      	ldr	r3, [r7, #8]
 802fcc6:	2202      	movs	r2, #2
 802fcc8:	4619      	mov	r1, r3
 802fcca:	6878      	ldr	r0, [r7, #4]
 802fccc:	f000 fc15 	bl	80304fa <USBD_CtlSendData>
        break;
 802fcd0:	e06a      	b.n	802fda8 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 802fcd2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 802fcd6:	2b00      	cmp	r3, #0
 802fcd8:	da11      	bge.n	802fcfe <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 802fcda:	7bbb      	ldrb	r3, [r7, #14]
 802fcdc:	f003 020f 	and.w	r2, r3, #15
 802fce0:	6879      	ldr	r1, [r7, #4]
 802fce2:	4613      	mov	r3, r2
 802fce4:	009b      	lsls	r3, r3, #2
 802fce6:	4413      	add	r3, r2
 802fce8:	009b      	lsls	r3, r3, #2
 802fcea:	440b      	add	r3, r1
 802fcec:	3324      	adds	r3, #36	; 0x24
 802fcee:	881b      	ldrh	r3, [r3, #0]
 802fcf0:	2b00      	cmp	r3, #0
 802fcf2:	d117      	bne.n	802fd24 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 802fcf4:	6839      	ldr	r1, [r7, #0]
 802fcf6:	6878      	ldr	r0, [r7, #4]
 802fcf8:	f000 fb8e 	bl	8030418 <USBD_CtlError>
            break;
 802fcfc:	e054      	b.n	802fda8 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 802fcfe:	7bbb      	ldrb	r3, [r7, #14]
 802fd00:	f003 020f 	and.w	r2, r3, #15
 802fd04:	6879      	ldr	r1, [r7, #4]
 802fd06:	4613      	mov	r3, r2
 802fd08:	009b      	lsls	r3, r3, #2
 802fd0a:	4413      	add	r3, r2
 802fd0c:	009b      	lsls	r3, r3, #2
 802fd0e:	440b      	add	r3, r1
 802fd10:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 802fd14:	881b      	ldrh	r3, [r3, #0]
 802fd16:	2b00      	cmp	r3, #0
 802fd18:	d104      	bne.n	802fd24 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 802fd1a:	6839      	ldr	r1, [r7, #0]
 802fd1c:	6878      	ldr	r0, [r7, #4]
 802fd1e:	f000 fb7b 	bl	8030418 <USBD_CtlError>
            break;
 802fd22:	e041      	b.n	802fda8 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 802fd24:	f997 300e 	ldrsb.w	r3, [r7, #14]
 802fd28:	2b00      	cmp	r3, #0
 802fd2a:	da0b      	bge.n	802fd44 <USBD_StdEPReq+0x224>
 802fd2c:	7bbb      	ldrb	r3, [r7, #14]
 802fd2e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 802fd32:	4613      	mov	r3, r2
 802fd34:	009b      	lsls	r3, r3, #2
 802fd36:	4413      	add	r3, r2
 802fd38:	009b      	lsls	r3, r3, #2
 802fd3a:	3310      	adds	r3, #16
 802fd3c:	687a      	ldr	r2, [r7, #4]
 802fd3e:	4413      	add	r3, r2
 802fd40:	3304      	adds	r3, #4
 802fd42:	e00b      	b.n	802fd5c <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 802fd44:	7bbb      	ldrb	r3, [r7, #14]
 802fd46:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 802fd4a:	4613      	mov	r3, r2
 802fd4c:	009b      	lsls	r3, r3, #2
 802fd4e:	4413      	add	r3, r2
 802fd50:	009b      	lsls	r3, r3, #2
 802fd52:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 802fd56:	687a      	ldr	r2, [r7, #4]
 802fd58:	4413      	add	r3, r2
 802fd5a:	3304      	adds	r3, #4
 802fd5c:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 802fd5e:	7bbb      	ldrb	r3, [r7, #14]
 802fd60:	2b00      	cmp	r3, #0
 802fd62:	d002      	beq.n	802fd6a <USBD_StdEPReq+0x24a>
 802fd64:	7bbb      	ldrb	r3, [r7, #14]
 802fd66:	2b80      	cmp	r3, #128	; 0x80
 802fd68:	d103      	bne.n	802fd72 <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 802fd6a:	68bb      	ldr	r3, [r7, #8]
 802fd6c:	2200      	movs	r2, #0
 802fd6e:	601a      	str	r2, [r3, #0]
 802fd70:	e00e      	b.n	802fd90 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 802fd72:	7bbb      	ldrb	r3, [r7, #14]
 802fd74:	4619      	mov	r1, r3
 802fd76:	6878      	ldr	r0, [r7, #4]
 802fd78:	f004 fb2e 	bl	80343d8 <USBD_LL_IsStallEP>
 802fd7c:	4603      	mov	r3, r0
 802fd7e:	2b00      	cmp	r3, #0
 802fd80:	d003      	beq.n	802fd8a <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 802fd82:	68bb      	ldr	r3, [r7, #8]
 802fd84:	2201      	movs	r2, #1
 802fd86:	601a      	str	r2, [r3, #0]
 802fd88:	e002      	b.n	802fd90 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 802fd8a:	68bb      	ldr	r3, [r7, #8]
 802fd8c:	2200      	movs	r2, #0
 802fd8e:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 802fd90:	68bb      	ldr	r3, [r7, #8]
 802fd92:	2202      	movs	r2, #2
 802fd94:	4619      	mov	r1, r3
 802fd96:	6878      	ldr	r0, [r7, #4]
 802fd98:	f000 fbaf 	bl	80304fa <USBD_CtlSendData>
          break;
 802fd9c:	e004      	b.n	802fda8 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 802fd9e:	6839      	ldr	r1, [r7, #0]
 802fda0:	6878      	ldr	r0, [r7, #4]
 802fda2:	f000 fb39 	bl	8030418 <USBD_CtlError>
        break;
 802fda6:	bf00      	nop
      }
      break;
 802fda8:	e004      	b.n	802fdb4 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 802fdaa:	6839      	ldr	r1, [r7, #0]
 802fdac:	6878      	ldr	r0, [r7, #4]
 802fdae:	f000 fb33 	bl	8030418 <USBD_CtlError>
      break;
 802fdb2:	bf00      	nop
    }
    break;
 802fdb4:	e004      	b.n	802fdc0 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 802fdb6:	6839      	ldr	r1, [r7, #0]
 802fdb8:	6878      	ldr	r0, [r7, #4]
 802fdba:	f000 fb2d 	bl	8030418 <USBD_CtlError>
    break;
 802fdbe:	bf00      	nop
  }

  return ret;
 802fdc0:	7bfb      	ldrb	r3, [r7, #15]
}
 802fdc2:	4618      	mov	r0, r3
 802fdc4:	3710      	adds	r7, #16
 802fdc6:	46bd      	mov	sp, r7
 802fdc8:	bd80      	pop	{r7, pc}
	...

0802fdcc <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 802fdcc:	b580      	push	{r7, lr}
 802fdce:	b084      	sub	sp, #16
 802fdd0:	af00      	add	r7, sp, #0
 802fdd2:	6078      	str	r0, [r7, #4]
 802fdd4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 802fdd6:	2300      	movs	r3, #0
 802fdd8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 802fdda:	2300      	movs	r3, #0
 802fddc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 802fdde:	2300      	movs	r3, #0
 802fde0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 802fde2:	683b      	ldr	r3, [r7, #0]
 802fde4:	885b      	ldrh	r3, [r3, #2]
 802fde6:	0a1b      	lsrs	r3, r3, #8
 802fde8:	b29b      	uxth	r3, r3
 802fdea:	3b01      	subs	r3, #1
 802fdec:	2b06      	cmp	r3, #6
 802fdee:	f200 8128 	bhi.w	8030042 <USBD_GetDescriptor+0x276>
 802fdf2:	a201      	add	r2, pc, #4	; (adr r2, 802fdf8 <USBD_GetDescriptor+0x2c>)
 802fdf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802fdf8:	0802fe15 	.word	0x0802fe15
 802fdfc:	0802fe2d 	.word	0x0802fe2d
 802fe00:	0802fe6d 	.word	0x0802fe6d
 802fe04:	08030043 	.word	0x08030043
 802fe08:	08030043 	.word	0x08030043
 802fe0c:	0802ffe3 	.word	0x0802ffe3
 802fe10:	0803000f 	.word	0x0803000f
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 802fe14:	687b      	ldr	r3, [r7, #4]
 802fe16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802fe1a:	681b      	ldr	r3, [r3, #0]
 802fe1c:	687a      	ldr	r2, [r7, #4]
 802fe1e:	7c12      	ldrb	r2, [r2, #16]
 802fe20:	f107 0108 	add.w	r1, r7, #8
 802fe24:	4610      	mov	r0, r2
 802fe26:	4798      	blx	r3
 802fe28:	60f8      	str	r0, [r7, #12]
    break;
 802fe2a:	e112      	b.n	8030052 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 802fe2c:	687b      	ldr	r3, [r7, #4]
 802fe2e:	7c1b      	ldrb	r3, [r3, #16]
 802fe30:	2b00      	cmp	r3, #0
 802fe32:	d10d      	bne.n	802fe50 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 802fe34:	687b      	ldr	r3, [r7, #4]
 802fe36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802fe3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802fe3c:	f107 0208 	add.w	r2, r7, #8
 802fe40:	4610      	mov	r0, r2
 802fe42:	4798      	blx	r3
 802fe44:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 802fe46:	68fb      	ldr	r3, [r7, #12]
 802fe48:	3301      	adds	r3, #1
 802fe4a:	2202      	movs	r2, #2
 802fe4c:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 802fe4e:	e100      	b.n	8030052 <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 802fe50:	687b      	ldr	r3, [r7, #4]
 802fe52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802fe56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802fe58:	f107 0208 	add.w	r2, r7, #8
 802fe5c:	4610      	mov	r0, r2
 802fe5e:	4798      	blx	r3
 802fe60:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 802fe62:	68fb      	ldr	r3, [r7, #12]
 802fe64:	3301      	adds	r3, #1
 802fe66:	2202      	movs	r2, #2
 802fe68:	701a      	strb	r2, [r3, #0]
    break;
 802fe6a:	e0f2      	b.n	8030052 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 802fe6c:	683b      	ldr	r3, [r7, #0]
 802fe6e:	885b      	ldrh	r3, [r3, #2]
 802fe70:	b2db      	uxtb	r3, r3
 802fe72:	2b05      	cmp	r3, #5
 802fe74:	f200 80ac 	bhi.w	802ffd0 <USBD_GetDescriptor+0x204>
 802fe78:	a201      	add	r2, pc, #4	; (adr r2, 802fe80 <USBD_GetDescriptor+0xb4>)
 802fe7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802fe7e:	bf00      	nop
 802fe80:	0802fe99 	.word	0x0802fe99
 802fe84:	0802fecd 	.word	0x0802fecd
 802fe88:	0802ff01 	.word	0x0802ff01
 802fe8c:	0802ff35 	.word	0x0802ff35
 802fe90:	0802ff69 	.word	0x0802ff69
 802fe94:	0802ff9d 	.word	0x0802ff9d
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 802fe98:	687b      	ldr	r3, [r7, #4]
 802fe9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802fe9e:	685b      	ldr	r3, [r3, #4]
 802fea0:	2b00      	cmp	r3, #0
 802fea2:	d00b      	beq.n	802febc <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 802fea4:	687b      	ldr	r3, [r7, #4]
 802fea6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802feaa:	685b      	ldr	r3, [r3, #4]
 802feac:	687a      	ldr	r2, [r7, #4]
 802feae:	7c12      	ldrb	r2, [r2, #16]
 802feb0:	f107 0108 	add.w	r1, r7, #8
 802feb4:	4610      	mov	r0, r2
 802feb6:	4798      	blx	r3
 802feb8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 802feba:	e091      	b.n	802ffe0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 802febc:	6839      	ldr	r1, [r7, #0]
 802febe:	6878      	ldr	r0, [r7, #4]
 802fec0:	f000 faaa 	bl	8030418 <USBD_CtlError>
        err++;
 802fec4:	7afb      	ldrb	r3, [r7, #11]
 802fec6:	3301      	adds	r3, #1
 802fec8:	72fb      	strb	r3, [r7, #11]
      break;
 802feca:	e089      	b.n	802ffe0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 802fecc:	687b      	ldr	r3, [r7, #4]
 802fece:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802fed2:	689b      	ldr	r3, [r3, #8]
 802fed4:	2b00      	cmp	r3, #0
 802fed6:	d00b      	beq.n	802fef0 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 802fed8:	687b      	ldr	r3, [r7, #4]
 802feda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802fede:	689b      	ldr	r3, [r3, #8]
 802fee0:	687a      	ldr	r2, [r7, #4]
 802fee2:	7c12      	ldrb	r2, [r2, #16]
 802fee4:	f107 0108 	add.w	r1, r7, #8
 802fee8:	4610      	mov	r0, r2
 802feea:	4798      	blx	r3
 802feec:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 802feee:	e077      	b.n	802ffe0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 802fef0:	6839      	ldr	r1, [r7, #0]
 802fef2:	6878      	ldr	r0, [r7, #4]
 802fef4:	f000 fa90 	bl	8030418 <USBD_CtlError>
        err++;
 802fef8:	7afb      	ldrb	r3, [r7, #11]
 802fefa:	3301      	adds	r3, #1
 802fefc:	72fb      	strb	r3, [r7, #11]
      break;
 802fefe:	e06f      	b.n	802ffe0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 802ff00:	687b      	ldr	r3, [r7, #4]
 802ff02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802ff06:	68db      	ldr	r3, [r3, #12]
 802ff08:	2b00      	cmp	r3, #0
 802ff0a:	d00b      	beq.n	802ff24 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 802ff0c:	687b      	ldr	r3, [r7, #4]
 802ff0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802ff12:	68db      	ldr	r3, [r3, #12]
 802ff14:	687a      	ldr	r2, [r7, #4]
 802ff16:	7c12      	ldrb	r2, [r2, #16]
 802ff18:	f107 0108 	add.w	r1, r7, #8
 802ff1c:	4610      	mov	r0, r2
 802ff1e:	4798      	blx	r3
 802ff20:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 802ff22:	e05d      	b.n	802ffe0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 802ff24:	6839      	ldr	r1, [r7, #0]
 802ff26:	6878      	ldr	r0, [r7, #4]
 802ff28:	f000 fa76 	bl	8030418 <USBD_CtlError>
        err++;
 802ff2c:	7afb      	ldrb	r3, [r7, #11]
 802ff2e:	3301      	adds	r3, #1
 802ff30:	72fb      	strb	r3, [r7, #11]
      break;
 802ff32:	e055      	b.n	802ffe0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 802ff34:	687b      	ldr	r3, [r7, #4]
 802ff36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802ff3a:	691b      	ldr	r3, [r3, #16]
 802ff3c:	2b00      	cmp	r3, #0
 802ff3e:	d00b      	beq.n	802ff58 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 802ff40:	687b      	ldr	r3, [r7, #4]
 802ff42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802ff46:	691b      	ldr	r3, [r3, #16]
 802ff48:	687a      	ldr	r2, [r7, #4]
 802ff4a:	7c12      	ldrb	r2, [r2, #16]
 802ff4c:	f107 0108 	add.w	r1, r7, #8
 802ff50:	4610      	mov	r0, r2
 802ff52:	4798      	blx	r3
 802ff54:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 802ff56:	e043      	b.n	802ffe0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 802ff58:	6839      	ldr	r1, [r7, #0]
 802ff5a:	6878      	ldr	r0, [r7, #4]
 802ff5c:	f000 fa5c 	bl	8030418 <USBD_CtlError>
        err++;
 802ff60:	7afb      	ldrb	r3, [r7, #11]
 802ff62:	3301      	adds	r3, #1
 802ff64:	72fb      	strb	r3, [r7, #11]
      break;
 802ff66:	e03b      	b.n	802ffe0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 802ff68:	687b      	ldr	r3, [r7, #4]
 802ff6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802ff6e:	695b      	ldr	r3, [r3, #20]
 802ff70:	2b00      	cmp	r3, #0
 802ff72:	d00b      	beq.n	802ff8c <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 802ff74:	687b      	ldr	r3, [r7, #4]
 802ff76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802ff7a:	695b      	ldr	r3, [r3, #20]
 802ff7c:	687a      	ldr	r2, [r7, #4]
 802ff7e:	7c12      	ldrb	r2, [r2, #16]
 802ff80:	f107 0108 	add.w	r1, r7, #8
 802ff84:	4610      	mov	r0, r2
 802ff86:	4798      	blx	r3
 802ff88:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 802ff8a:	e029      	b.n	802ffe0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 802ff8c:	6839      	ldr	r1, [r7, #0]
 802ff8e:	6878      	ldr	r0, [r7, #4]
 802ff90:	f000 fa42 	bl	8030418 <USBD_CtlError>
        err++;
 802ff94:	7afb      	ldrb	r3, [r7, #11]
 802ff96:	3301      	adds	r3, #1
 802ff98:	72fb      	strb	r3, [r7, #11]
      break;
 802ff9a:	e021      	b.n	802ffe0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 802ff9c:	687b      	ldr	r3, [r7, #4]
 802ff9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802ffa2:	699b      	ldr	r3, [r3, #24]
 802ffa4:	2b00      	cmp	r3, #0
 802ffa6:	d00b      	beq.n	802ffc0 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 802ffa8:	687b      	ldr	r3, [r7, #4]
 802ffaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802ffae:	699b      	ldr	r3, [r3, #24]
 802ffb0:	687a      	ldr	r2, [r7, #4]
 802ffb2:	7c12      	ldrb	r2, [r2, #16]
 802ffb4:	f107 0108 	add.w	r1, r7, #8
 802ffb8:	4610      	mov	r0, r2
 802ffba:	4798      	blx	r3
 802ffbc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 802ffbe:	e00f      	b.n	802ffe0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 802ffc0:	6839      	ldr	r1, [r7, #0]
 802ffc2:	6878      	ldr	r0, [r7, #4]
 802ffc4:	f000 fa28 	bl	8030418 <USBD_CtlError>
        err++;
 802ffc8:	7afb      	ldrb	r3, [r7, #11]
 802ffca:	3301      	adds	r3, #1
 802ffcc:	72fb      	strb	r3, [r7, #11]
      break;
 802ffce:	e007      	b.n	802ffe0 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 802ffd0:	6839      	ldr	r1, [r7, #0]
 802ffd2:	6878      	ldr	r0, [r7, #4]
 802ffd4:	f000 fa20 	bl	8030418 <USBD_CtlError>
      err++;
 802ffd8:	7afb      	ldrb	r3, [r7, #11]
 802ffda:	3301      	adds	r3, #1
 802ffdc:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 802ffde:	bf00      	nop
    }
    break;
 802ffe0:	e037      	b.n	8030052 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 802ffe2:	687b      	ldr	r3, [r7, #4]
 802ffe4:	7c1b      	ldrb	r3, [r3, #16]
 802ffe6:	2b00      	cmp	r3, #0
 802ffe8:	d109      	bne.n	802fffe <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 802ffea:	687b      	ldr	r3, [r7, #4]
 802ffec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802fff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802fff2:	f107 0208 	add.w	r2, r7, #8
 802fff6:	4610      	mov	r0, r2
 802fff8:	4798      	blx	r3
 802fffa:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 802fffc:	e029      	b.n	8030052 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 802fffe:	6839      	ldr	r1, [r7, #0]
 8030000:	6878      	ldr	r0, [r7, #4]
 8030002:	f000 fa09 	bl	8030418 <USBD_CtlError>
      err++;
 8030006:	7afb      	ldrb	r3, [r7, #11]
 8030008:	3301      	adds	r3, #1
 803000a:	72fb      	strb	r3, [r7, #11]
    break;
 803000c:	e021      	b.n	8030052 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 803000e:	687b      	ldr	r3, [r7, #4]
 8030010:	7c1b      	ldrb	r3, [r3, #16]
 8030012:	2b00      	cmp	r3, #0
 8030014:	d10d      	bne.n	8030032 <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8030016:	687b      	ldr	r3, [r7, #4]
 8030018:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 803001c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 803001e:	f107 0208 	add.w	r2, r7, #8
 8030022:	4610      	mov	r0, r2
 8030024:	4798      	blx	r3
 8030026:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8030028:	68fb      	ldr	r3, [r7, #12]
 803002a:	3301      	adds	r3, #1
 803002c:	2207      	movs	r2, #7
 803002e:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8030030:	e00f      	b.n	8030052 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8030032:	6839      	ldr	r1, [r7, #0]
 8030034:	6878      	ldr	r0, [r7, #4]
 8030036:	f000 f9ef 	bl	8030418 <USBD_CtlError>
      err++;
 803003a:	7afb      	ldrb	r3, [r7, #11]
 803003c:	3301      	adds	r3, #1
 803003e:	72fb      	strb	r3, [r7, #11]
    break;
 8030040:	e007      	b.n	8030052 <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 8030042:	6839      	ldr	r1, [r7, #0]
 8030044:	6878      	ldr	r0, [r7, #4]
 8030046:	f000 f9e7 	bl	8030418 <USBD_CtlError>
    err++;
 803004a:	7afb      	ldrb	r3, [r7, #11]
 803004c:	3301      	adds	r3, #1
 803004e:	72fb      	strb	r3, [r7, #11]
    break;
 8030050:	bf00      	nop
  }

  if (err != 0U)
 8030052:	7afb      	ldrb	r3, [r7, #11]
 8030054:	2b00      	cmp	r3, #0
 8030056:	d11e      	bne.n	8030096 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8030058:	683b      	ldr	r3, [r7, #0]
 803005a:	88db      	ldrh	r3, [r3, #6]
 803005c:	2b00      	cmp	r3, #0
 803005e:	d016      	beq.n	803008e <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 8030060:	893b      	ldrh	r3, [r7, #8]
 8030062:	2b00      	cmp	r3, #0
 8030064:	d00e      	beq.n	8030084 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 8030066:	683b      	ldr	r3, [r7, #0]
 8030068:	88da      	ldrh	r2, [r3, #6]
 803006a:	893b      	ldrh	r3, [r7, #8]
 803006c:	4293      	cmp	r3, r2
 803006e:	bf28      	it	cs
 8030070:	4613      	movcs	r3, r2
 8030072:	b29b      	uxth	r3, r3
 8030074:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8030076:	893b      	ldrh	r3, [r7, #8]
 8030078:	461a      	mov	r2, r3
 803007a:	68f9      	ldr	r1, [r7, #12]
 803007c:	6878      	ldr	r0, [r7, #4]
 803007e:	f000 fa3c 	bl	80304fa <USBD_CtlSendData>
 8030082:	e009      	b.n	8030098 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8030084:	6839      	ldr	r1, [r7, #0]
 8030086:	6878      	ldr	r0, [r7, #4]
 8030088:	f000 f9c6 	bl	8030418 <USBD_CtlError>
 803008c:	e004      	b.n	8030098 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 803008e:	6878      	ldr	r0, [r7, #4]
 8030090:	f000 fa8d 	bl	80305ae <USBD_CtlSendStatus>
 8030094:	e000      	b.n	8030098 <USBD_GetDescriptor+0x2cc>
    return;
 8030096:	bf00      	nop
    }
  }
}
 8030098:	3710      	adds	r7, #16
 803009a:	46bd      	mov	sp, r7
 803009c:	bd80      	pop	{r7, pc}
 803009e:	bf00      	nop

080300a0 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80300a0:	b580      	push	{r7, lr}
 80300a2:	b084      	sub	sp, #16
 80300a4:	af00      	add	r7, sp, #0
 80300a6:	6078      	str	r0, [r7, #4]
 80300a8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80300aa:	683b      	ldr	r3, [r7, #0]
 80300ac:	889b      	ldrh	r3, [r3, #4]
 80300ae:	2b00      	cmp	r3, #0
 80300b0:	d130      	bne.n	8030114 <USBD_SetAddress+0x74>
 80300b2:	683b      	ldr	r3, [r7, #0]
 80300b4:	88db      	ldrh	r3, [r3, #6]
 80300b6:	2b00      	cmp	r3, #0
 80300b8:	d12c      	bne.n	8030114 <USBD_SetAddress+0x74>
 80300ba:	683b      	ldr	r3, [r7, #0]
 80300bc:	885b      	ldrh	r3, [r3, #2]
 80300be:	2b7f      	cmp	r3, #127	; 0x7f
 80300c0:	d828      	bhi.n	8030114 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80300c2:	683b      	ldr	r3, [r7, #0]
 80300c4:	885b      	ldrh	r3, [r3, #2]
 80300c6:	b2db      	uxtb	r3, r3
 80300c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80300cc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80300ce:	687b      	ldr	r3, [r7, #4]
 80300d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80300d4:	2b03      	cmp	r3, #3
 80300d6:	d104      	bne.n	80300e2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80300d8:	6839      	ldr	r1, [r7, #0]
 80300da:	6878      	ldr	r0, [r7, #4]
 80300dc:	f000 f99c 	bl	8030418 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80300e0:	e01c      	b.n	803011c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80300e2:	687b      	ldr	r3, [r7, #4]
 80300e4:	7bfa      	ldrb	r2, [r7, #15]
 80300e6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80300ea:	7bfb      	ldrb	r3, [r7, #15]
 80300ec:	4619      	mov	r1, r3
 80300ee:	6878      	ldr	r0, [r7, #4]
 80300f0:	f004 f99e 	bl	8034430 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80300f4:	6878      	ldr	r0, [r7, #4]
 80300f6:	f000 fa5a 	bl	80305ae <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80300fa:	7bfb      	ldrb	r3, [r7, #15]
 80300fc:	2b00      	cmp	r3, #0
 80300fe:	d004      	beq.n	803010a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8030100:	687b      	ldr	r3, [r7, #4]
 8030102:	2202      	movs	r2, #2
 8030104:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8030108:	e008      	b.n	803011c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 803010a:	687b      	ldr	r3, [r7, #4]
 803010c:	2201      	movs	r2, #1
 803010e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8030112:	e003      	b.n	803011c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8030114:	6839      	ldr	r1, [r7, #0]
 8030116:	6878      	ldr	r0, [r7, #4]
 8030118:	f000 f97e 	bl	8030418 <USBD_CtlError>
  }
}
 803011c:	bf00      	nop
 803011e:	3710      	adds	r7, #16
 8030120:	46bd      	mov	sp, r7
 8030122:	bd80      	pop	{r7, pc}

08030124 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8030124:	b580      	push	{r7, lr}
 8030126:	b084      	sub	sp, #16
 8030128:	af00      	add	r7, sp, #0
 803012a:	6078      	str	r0, [r7, #4]
 803012c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 803012e:	2300      	movs	r3, #0
 8030130:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8030132:	683b      	ldr	r3, [r7, #0]
 8030134:	885b      	ldrh	r3, [r3, #2]
 8030136:	b2da      	uxtb	r2, r3
 8030138:	4b4b      	ldr	r3, [pc, #300]	; (8030268 <USBD_SetConfig+0x144>)
 803013a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 803013c:	4b4a      	ldr	r3, [pc, #296]	; (8030268 <USBD_SetConfig+0x144>)
 803013e:	781b      	ldrb	r3, [r3, #0]
 8030140:	2b01      	cmp	r3, #1
 8030142:	d905      	bls.n	8030150 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8030144:	6839      	ldr	r1, [r7, #0]
 8030146:	6878      	ldr	r0, [r7, #4]
 8030148:	f000 f966 	bl	8030418 <USBD_CtlError>
    return USBD_FAIL;
 803014c:	2303      	movs	r3, #3
 803014e:	e087      	b.n	8030260 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8030150:	687b      	ldr	r3, [r7, #4]
 8030152:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8030156:	2b02      	cmp	r3, #2
 8030158:	d002      	beq.n	8030160 <USBD_SetConfig+0x3c>
 803015a:	2b03      	cmp	r3, #3
 803015c:	d025      	beq.n	80301aa <USBD_SetConfig+0x86>
 803015e:	e071      	b.n	8030244 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8030160:	4b41      	ldr	r3, [pc, #260]	; (8030268 <USBD_SetConfig+0x144>)
 8030162:	781b      	ldrb	r3, [r3, #0]
 8030164:	2b00      	cmp	r3, #0
 8030166:	d01c      	beq.n	80301a2 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8030168:	4b3f      	ldr	r3, [pc, #252]	; (8030268 <USBD_SetConfig+0x144>)
 803016a:	781b      	ldrb	r3, [r3, #0]
 803016c:	461a      	mov	r2, r3
 803016e:	687b      	ldr	r3, [r7, #4]
 8030170:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 8030172:	4b3d      	ldr	r3, [pc, #244]	; (8030268 <USBD_SetConfig+0x144>)
 8030174:	781b      	ldrb	r3, [r3, #0]
 8030176:	4619      	mov	r1, r3
 8030178:	6878      	ldr	r0, [r7, #4]
 803017a:	f7ff f9a7 	bl	802f4cc <USBD_SetClassConfig>
 803017e:	4603      	mov	r3, r0
 8030180:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 8030182:	7bfb      	ldrb	r3, [r7, #15]
 8030184:	2b00      	cmp	r3, #0
 8030186:	d004      	beq.n	8030192 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8030188:	6839      	ldr	r1, [r7, #0]
 803018a:	6878      	ldr	r0, [r7, #4]
 803018c:	f000 f944 	bl	8030418 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8030190:	e065      	b.n	803025e <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8030192:	6878      	ldr	r0, [r7, #4]
 8030194:	f000 fa0b 	bl	80305ae <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8030198:	687b      	ldr	r3, [r7, #4]
 803019a:	2203      	movs	r2, #3
 803019c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 80301a0:	e05d      	b.n	803025e <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 80301a2:	6878      	ldr	r0, [r7, #4]
 80301a4:	f000 fa03 	bl	80305ae <USBD_CtlSendStatus>
    break;
 80301a8:	e059      	b.n	803025e <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 80301aa:	4b2f      	ldr	r3, [pc, #188]	; (8030268 <USBD_SetConfig+0x144>)
 80301ac:	781b      	ldrb	r3, [r3, #0]
 80301ae:	2b00      	cmp	r3, #0
 80301b0:	d112      	bne.n	80301d8 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 80301b2:	687b      	ldr	r3, [r7, #4]
 80301b4:	2202      	movs	r2, #2
 80301b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 80301ba:	4b2b      	ldr	r3, [pc, #172]	; (8030268 <USBD_SetConfig+0x144>)
 80301bc:	781b      	ldrb	r3, [r3, #0]
 80301be:	461a      	mov	r2, r3
 80301c0:	687b      	ldr	r3, [r7, #4]
 80301c2:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80301c4:	4b28      	ldr	r3, [pc, #160]	; (8030268 <USBD_SetConfig+0x144>)
 80301c6:	781b      	ldrb	r3, [r3, #0]
 80301c8:	4619      	mov	r1, r3
 80301ca:	6878      	ldr	r0, [r7, #4]
 80301cc:	f7ff f99a 	bl	802f504 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 80301d0:	6878      	ldr	r0, [r7, #4]
 80301d2:	f000 f9ec 	bl	80305ae <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 80301d6:	e042      	b.n	803025e <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 80301d8:	4b23      	ldr	r3, [pc, #140]	; (8030268 <USBD_SetConfig+0x144>)
 80301da:	781b      	ldrb	r3, [r3, #0]
 80301dc:	461a      	mov	r2, r3
 80301de:	687b      	ldr	r3, [r7, #4]
 80301e0:	685b      	ldr	r3, [r3, #4]
 80301e2:	429a      	cmp	r2, r3
 80301e4:	d02a      	beq.n	803023c <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80301e6:	687b      	ldr	r3, [r7, #4]
 80301e8:	685b      	ldr	r3, [r3, #4]
 80301ea:	b2db      	uxtb	r3, r3
 80301ec:	4619      	mov	r1, r3
 80301ee:	6878      	ldr	r0, [r7, #4]
 80301f0:	f7ff f988 	bl	802f504 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 80301f4:	4b1c      	ldr	r3, [pc, #112]	; (8030268 <USBD_SetConfig+0x144>)
 80301f6:	781b      	ldrb	r3, [r3, #0]
 80301f8:	461a      	mov	r2, r3
 80301fa:	687b      	ldr	r3, [r7, #4]
 80301fc:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 80301fe:	4b1a      	ldr	r3, [pc, #104]	; (8030268 <USBD_SetConfig+0x144>)
 8030200:	781b      	ldrb	r3, [r3, #0]
 8030202:	4619      	mov	r1, r3
 8030204:	6878      	ldr	r0, [r7, #4]
 8030206:	f7ff f961 	bl	802f4cc <USBD_SetClassConfig>
 803020a:	4603      	mov	r3, r0
 803020c:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 803020e:	7bfb      	ldrb	r3, [r7, #15]
 8030210:	2b00      	cmp	r3, #0
 8030212:	d00f      	beq.n	8030234 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8030214:	6839      	ldr	r1, [r7, #0]
 8030216:	6878      	ldr	r0, [r7, #4]
 8030218:	f000 f8fe 	bl	8030418 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 803021c:	687b      	ldr	r3, [r7, #4]
 803021e:	685b      	ldr	r3, [r3, #4]
 8030220:	b2db      	uxtb	r3, r3
 8030222:	4619      	mov	r1, r3
 8030224:	6878      	ldr	r0, [r7, #4]
 8030226:	f7ff f96d 	bl	802f504 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 803022a:	687b      	ldr	r3, [r7, #4]
 803022c:	2202      	movs	r2, #2
 803022e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8030232:	e014      	b.n	803025e <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8030234:	6878      	ldr	r0, [r7, #4]
 8030236:	f000 f9ba 	bl	80305ae <USBD_CtlSendStatus>
    break;
 803023a:	e010      	b.n	803025e <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 803023c:	6878      	ldr	r0, [r7, #4]
 803023e:	f000 f9b6 	bl	80305ae <USBD_CtlSendStatus>
    break;
 8030242:	e00c      	b.n	803025e <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8030244:	6839      	ldr	r1, [r7, #0]
 8030246:	6878      	ldr	r0, [r7, #4]
 8030248:	f000 f8e6 	bl	8030418 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 803024c:	4b06      	ldr	r3, [pc, #24]	; (8030268 <USBD_SetConfig+0x144>)
 803024e:	781b      	ldrb	r3, [r3, #0]
 8030250:	4619      	mov	r1, r3
 8030252:	6878      	ldr	r0, [r7, #4]
 8030254:	f7ff f956 	bl	802f504 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8030258:	2303      	movs	r3, #3
 803025a:	73fb      	strb	r3, [r7, #15]
    break;
 803025c:	bf00      	nop
  }

  return ret;
 803025e:	7bfb      	ldrb	r3, [r7, #15]
}
 8030260:	4618      	mov	r0, r3
 8030262:	3710      	adds	r7, #16
 8030264:	46bd      	mov	sp, r7
 8030266:	bd80      	pop	{r7, pc}
 8030268:	200013a8 	.word	0x200013a8

0803026c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 803026c:	b580      	push	{r7, lr}
 803026e:	b082      	sub	sp, #8
 8030270:	af00      	add	r7, sp, #0
 8030272:	6078      	str	r0, [r7, #4]
 8030274:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8030276:	683b      	ldr	r3, [r7, #0]
 8030278:	88db      	ldrh	r3, [r3, #6]
 803027a:	2b01      	cmp	r3, #1
 803027c:	d004      	beq.n	8030288 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 803027e:	6839      	ldr	r1, [r7, #0]
 8030280:	6878      	ldr	r0, [r7, #4]
 8030282:	f000 f8c9 	bl	8030418 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 8030286:	e021      	b.n	80302cc <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8030288:	687b      	ldr	r3, [r7, #4]
 803028a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 803028e:	2b01      	cmp	r3, #1
 8030290:	db17      	blt.n	80302c2 <USBD_GetConfig+0x56>
 8030292:	2b02      	cmp	r3, #2
 8030294:	dd02      	ble.n	803029c <USBD_GetConfig+0x30>
 8030296:	2b03      	cmp	r3, #3
 8030298:	d00b      	beq.n	80302b2 <USBD_GetConfig+0x46>
 803029a:	e012      	b.n	80302c2 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 803029c:	687b      	ldr	r3, [r7, #4]
 803029e:	2200      	movs	r2, #0
 80302a0:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80302a2:	687b      	ldr	r3, [r7, #4]
 80302a4:	3308      	adds	r3, #8
 80302a6:	2201      	movs	r2, #1
 80302a8:	4619      	mov	r1, r3
 80302aa:	6878      	ldr	r0, [r7, #4]
 80302ac:	f000 f925 	bl	80304fa <USBD_CtlSendData>
      break;
 80302b0:	e00c      	b.n	80302cc <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80302b2:	687b      	ldr	r3, [r7, #4]
 80302b4:	3304      	adds	r3, #4
 80302b6:	2201      	movs	r2, #1
 80302b8:	4619      	mov	r1, r3
 80302ba:	6878      	ldr	r0, [r7, #4]
 80302bc:	f000 f91d 	bl	80304fa <USBD_CtlSendData>
      break;
 80302c0:	e004      	b.n	80302cc <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 80302c2:	6839      	ldr	r1, [r7, #0]
 80302c4:	6878      	ldr	r0, [r7, #4]
 80302c6:	f000 f8a7 	bl	8030418 <USBD_CtlError>
      break;
 80302ca:	bf00      	nop
}
 80302cc:	bf00      	nop
 80302ce:	3708      	adds	r7, #8
 80302d0:	46bd      	mov	sp, r7
 80302d2:	bd80      	pop	{r7, pc}

080302d4 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80302d4:	b580      	push	{r7, lr}
 80302d6:	b082      	sub	sp, #8
 80302d8:	af00      	add	r7, sp, #0
 80302da:	6078      	str	r0, [r7, #4]
 80302dc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80302de:	687b      	ldr	r3, [r7, #4]
 80302e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80302e4:	3b01      	subs	r3, #1
 80302e6:	2b02      	cmp	r3, #2
 80302e8:	d81e      	bhi.n	8030328 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 80302ea:	683b      	ldr	r3, [r7, #0]
 80302ec:	88db      	ldrh	r3, [r3, #6]
 80302ee:	2b02      	cmp	r3, #2
 80302f0:	d004      	beq.n	80302fc <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 80302f2:	6839      	ldr	r1, [r7, #0]
 80302f4:	6878      	ldr	r0, [r7, #4]
 80302f6:	f000 f88f 	bl	8030418 <USBD_CtlError>
      break;
 80302fa:	e01a      	b.n	8030332 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80302fc:	687b      	ldr	r3, [r7, #4]
 80302fe:	2201      	movs	r2, #1
 8030300:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 8030302:	687b      	ldr	r3, [r7, #4]
 8030304:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8030308:	2b00      	cmp	r3, #0
 803030a:	d005      	beq.n	8030318 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 803030c:	687b      	ldr	r3, [r7, #4]
 803030e:	68db      	ldr	r3, [r3, #12]
 8030310:	f043 0202 	orr.w	r2, r3, #2
 8030314:	687b      	ldr	r3, [r7, #4]
 8030316:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8030318:	687b      	ldr	r3, [r7, #4]
 803031a:	330c      	adds	r3, #12
 803031c:	2202      	movs	r2, #2
 803031e:	4619      	mov	r1, r3
 8030320:	6878      	ldr	r0, [r7, #4]
 8030322:	f000 f8ea 	bl	80304fa <USBD_CtlSendData>
    break;
 8030326:	e004      	b.n	8030332 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8030328:	6839      	ldr	r1, [r7, #0]
 803032a:	6878      	ldr	r0, [r7, #4]
 803032c:	f000 f874 	bl	8030418 <USBD_CtlError>
    break;
 8030330:	bf00      	nop
  }
}
 8030332:	bf00      	nop
 8030334:	3708      	adds	r7, #8
 8030336:	46bd      	mov	sp, r7
 8030338:	bd80      	pop	{r7, pc}

0803033a <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 803033a:	b580      	push	{r7, lr}
 803033c:	b082      	sub	sp, #8
 803033e:	af00      	add	r7, sp, #0
 8030340:	6078      	str	r0, [r7, #4]
 8030342:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8030344:	683b      	ldr	r3, [r7, #0]
 8030346:	885b      	ldrh	r3, [r3, #2]
 8030348:	2b01      	cmp	r3, #1
 803034a:	d106      	bne.n	803035a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 803034c:	687b      	ldr	r3, [r7, #4]
 803034e:	2201      	movs	r2, #1
 8030350:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8030354:	6878      	ldr	r0, [r7, #4]
 8030356:	f000 f92a 	bl	80305ae <USBD_CtlSendStatus>
  }
}
 803035a:	bf00      	nop
 803035c:	3708      	adds	r7, #8
 803035e:	46bd      	mov	sp, r7
 8030360:	bd80      	pop	{r7, pc}

08030362 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8030362:	b580      	push	{r7, lr}
 8030364:	b082      	sub	sp, #8
 8030366:	af00      	add	r7, sp, #0
 8030368:	6078      	str	r0, [r7, #4]
 803036a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 803036c:	687b      	ldr	r3, [r7, #4]
 803036e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8030372:	3b01      	subs	r3, #1
 8030374:	2b02      	cmp	r3, #2
 8030376:	d80b      	bhi.n	8030390 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8030378:	683b      	ldr	r3, [r7, #0]
 803037a:	885b      	ldrh	r3, [r3, #2]
 803037c:	2b01      	cmp	r3, #1
 803037e:	d10c      	bne.n	803039a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8030380:	687b      	ldr	r3, [r7, #4]
 8030382:	2200      	movs	r2, #0
 8030384:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8030388:	6878      	ldr	r0, [r7, #4]
 803038a:	f000 f910 	bl	80305ae <USBD_CtlSendStatus>
      }
      break;
 803038e:	e004      	b.n	803039a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8030390:	6839      	ldr	r1, [r7, #0]
 8030392:	6878      	ldr	r0, [r7, #4]
 8030394:	f000 f840 	bl	8030418 <USBD_CtlError>
      break;
 8030398:	e000      	b.n	803039c <USBD_ClrFeature+0x3a>
      break;
 803039a:	bf00      	nop
  }
}
 803039c:	bf00      	nop
 803039e:	3708      	adds	r7, #8
 80303a0:	46bd      	mov	sp, r7
 80303a2:	bd80      	pop	{r7, pc}

080303a4 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80303a4:	b580      	push	{r7, lr}
 80303a6:	b084      	sub	sp, #16
 80303a8:	af00      	add	r7, sp, #0
 80303aa:	6078      	str	r0, [r7, #4]
 80303ac:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80303ae:	683b      	ldr	r3, [r7, #0]
 80303b0:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80303b2:	68fb      	ldr	r3, [r7, #12]
 80303b4:	781a      	ldrb	r2, [r3, #0]
 80303b6:	687b      	ldr	r3, [r7, #4]
 80303b8:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80303ba:	68fb      	ldr	r3, [r7, #12]
 80303bc:	3301      	adds	r3, #1
 80303be:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80303c0:	68fb      	ldr	r3, [r7, #12]
 80303c2:	781a      	ldrb	r2, [r3, #0]
 80303c4:	687b      	ldr	r3, [r7, #4]
 80303c6:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80303c8:	68fb      	ldr	r3, [r7, #12]
 80303ca:	3301      	adds	r3, #1
 80303cc:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80303ce:	68f8      	ldr	r0, [r7, #12]
 80303d0:	f7ff fad3 	bl	802f97a <SWAPBYTE>
 80303d4:	4603      	mov	r3, r0
 80303d6:	461a      	mov	r2, r3
 80303d8:	687b      	ldr	r3, [r7, #4]
 80303da:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80303dc:	68fb      	ldr	r3, [r7, #12]
 80303de:	3301      	adds	r3, #1
 80303e0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80303e2:	68fb      	ldr	r3, [r7, #12]
 80303e4:	3301      	adds	r3, #1
 80303e6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80303e8:	68f8      	ldr	r0, [r7, #12]
 80303ea:	f7ff fac6 	bl	802f97a <SWAPBYTE>
 80303ee:	4603      	mov	r3, r0
 80303f0:	461a      	mov	r2, r3
 80303f2:	687b      	ldr	r3, [r7, #4]
 80303f4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80303f6:	68fb      	ldr	r3, [r7, #12]
 80303f8:	3301      	adds	r3, #1
 80303fa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80303fc:	68fb      	ldr	r3, [r7, #12]
 80303fe:	3301      	adds	r3, #1
 8030400:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8030402:	68f8      	ldr	r0, [r7, #12]
 8030404:	f7ff fab9 	bl	802f97a <SWAPBYTE>
 8030408:	4603      	mov	r3, r0
 803040a:	461a      	mov	r2, r3
 803040c:	687b      	ldr	r3, [r7, #4]
 803040e:	80da      	strh	r2, [r3, #6]
}
 8030410:	bf00      	nop
 8030412:	3710      	adds	r7, #16
 8030414:	46bd      	mov	sp, r7
 8030416:	bd80      	pop	{r7, pc}

08030418 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8030418:	b580      	push	{r7, lr}
 803041a:	b082      	sub	sp, #8
 803041c:	af00      	add	r7, sp, #0
 803041e:	6078      	str	r0, [r7, #4]
 8030420:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8030422:	2180      	movs	r1, #128	; 0x80
 8030424:	6878      	ldr	r0, [r7, #4]
 8030426:	f003 ff99 	bl	803435c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 803042a:	2100      	movs	r1, #0
 803042c:	6878      	ldr	r0, [r7, #4]
 803042e:	f003 ff95 	bl	803435c <USBD_LL_StallEP>
}
 8030432:	bf00      	nop
 8030434:	3708      	adds	r7, #8
 8030436:	46bd      	mov	sp, r7
 8030438:	bd80      	pop	{r7, pc}

0803043a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 803043a:	b580      	push	{r7, lr}
 803043c:	b086      	sub	sp, #24
 803043e:	af00      	add	r7, sp, #0
 8030440:	60f8      	str	r0, [r7, #12]
 8030442:	60b9      	str	r1, [r7, #8]
 8030444:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8030446:	2300      	movs	r3, #0
 8030448:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 803044a:	68fb      	ldr	r3, [r7, #12]
 803044c:	2b00      	cmp	r3, #0
 803044e:	d036      	beq.n	80304be <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8030450:	68fb      	ldr	r3, [r7, #12]
 8030452:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8030454:	6938      	ldr	r0, [r7, #16]
 8030456:	f000 f836 	bl	80304c6 <USBD_GetLen>
 803045a:	4603      	mov	r3, r0
 803045c:	3301      	adds	r3, #1
 803045e:	b29b      	uxth	r3, r3
 8030460:	005b      	lsls	r3, r3, #1
 8030462:	b29a      	uxth	r2, r3
 8030464:	687b      	ldr	r3, [r7, #4]
 8030466:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8030468:	7dfb      	ldrb	r3, [r7, #23]
 803046a:	68ba      	ldr	r2, [r7, #8]
 803046c:	4413      	add	r3, r2
 803046e:	687a      	ldr	r2, [r7, #4]
 8030470:	7812      	ldrb	r2, [r2, #0]
 8030472:	701a      	strb	r2, [r3, #0]
  idx++;
 8030474:	7dfb      	ldrb	r3, [r7, #23]
 8030476:	3301      	adds	r3, #1
 8030478:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 803047a:	7dfb      	ldrb	r3, [r7, #23]
 803047c:	68ba      	ldr	r2, [r7, #8]
 803047e:	4413      	add	r3, r2
 8030480:	2203      	movs	r2, #3
 8030482:	701a      	strb	r2, [r3, #0]
  idx++;
 8030484:	7dfb      	ldrb	r3, [r7, #23]
 8030486:	3301      	adds	r3, #1
 8030488:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 803048a:	e013      	b.n	80304b4 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 803048c:	7dfb      	ldrb	r3, [r7, #23]
 803048e:	68ba      	ldr	r2, [r7, #8]
 8030490:	4413      	add	r3, r2
 8030492:	693a      	ldr	r2, [r7, #16]
 8030494:	7812      	ldrb	r2, [r2, #0]
 8030496:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8030498:	693b      	ldr	r3, [r7, #16]
 803049a:	3301      	adds	r3, #1
 803049c:	613b      	str	r3, [r7, #16]
    idx++;
 803049e:	7dfb      	ldrb	r3, [r7, #23]
 80304a0:	3301      	adds	r3, #1
 80304a2:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80304a4:	7dfb      	ldrb	r3, [r7, #23]
 80304a6:	68ba      	ldr	r2, [r7, #8]
 80304a8:	4413      	add	r3, r2
 80304aa:	2200      	movs	r2, #0
 80304ac:	701a      	strb	r2, [r3, #0]
    idx++;
 80304ae:	7dfb      	ldrb	r3, [r7, #23]
 80304b0:	3301      	adds	r3, #1
 80304b2:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80304b4:	693b      	ldr	r3, [r7, #16]
 80304b6:	781b      	ldrb	r3, [r3, #0]
 80304b8:	2b00      	cmp	r3, #0
 80304ba:	d1e7      	bne.n	803048c <USBD_GetString+0x52>
 80304bc:	e000      	b.n	80304c0 <USBD_GetString+0x86>
    return;
 80304be:	bf00      	nop
  }
}
 80304c0:	3718      	adds	r7, #24
 80304c2:	46bd      	mov	sp, r7
 80304c4:	bd80      	pop	{r7, pc}

080304c6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80304c6:	b480      	push	{r7}
 80304c8:	b085      	sub	sp, #20
 80304ca:	af00      	add	r7, sp, #0
 80304cc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80304ce:	2300      	movs	r3, #0
 80304d0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80304d2:	687b      	ldr	r3, [r7, #4]
 80304d4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80304d6:	e005      	b.n	80304e4 <USBD_GetLen+0x1e>
  {
    len++;
 80304d8:	7bfb      	ldrb	r3, [r7, #15]
 80304da:	3301      	adds	r3, #1
 80304dc:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80304de:	68bb      	ldr	r3, [r7, #8]
 80304e0:	3301      	adds	r3, #1
 80304e2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80304e4:	68bb      	ldr	r3, [r7, #8]
 80304e6:	781b      	ldrb	r3, [r3, #0]
 80304e8:	2b00      	cmp	r3, #0
 80304ea:	d1f5      	bne.n	80304d8 <USBD_GetLen+0x12>
  }

  return len;
 80304ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80304ee:	4618      	mov	r0, r3
 80304f0:	3714      	adds	r7, #20
 80304f2:	46bd      	mov	sp, r7
 80304f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80304f8:	4770      	bx	lr

080304fa <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80304fa:	b580      	push	{r7, lr}
 80304fc:	b084      	sub	sp, #16
 80304fe:	af00      	add	r7, sp, #0
 8030500:	60f8      	str	r0, [r7, #12]
 8030502:	60b9      	str	r1, [r7, #8]
 8030504:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8030506:	68fb      	ldr	r3, [r7, #12]
 8030508:	2202      	movs	r2, #2
 803050a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 803050e:	68fb      	ldr	r3, [r7, #12]
 8030510:	687a      	ldr	r2, [r7, #4]
 8030512:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8030514:	68fb      	ldr	r3, [r7, #12]
 8030516:	687a      	ldr	r2, [r7, #4]
 8030518:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 803051a:	687b      	ldr	r3, [r7, #4]
 803051c:	68ba      	ldr	r2, [r7, #8]
 803051e:	2100      	movs	r1, #0
 8030520:	68f8      	ldr	r0, [r7, #12]
 8030522:	f003 ffa4 	bl	803446e <USBD_LL_Transmit>

  return USBD_OK;
 8030526:	2300      	movs	r3, #0
}
 8030528:	4618      	mov	r0, r3
 803052a:	3710      	adds	r7, #16
 803052c:	46bd      	mov	sp, r7
 803052e:	bd80      	pop	{r7, pc}

08030530 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8030530:	b580      	push	{r7, lr}
 8030532:	b084      	sub	sp, #16
 8030534:	af00      	add	r7, sp, #0
 8030536:	60f8      	str	r0, [r7, #12]
 8030538:	60b9      	str	r1, [r7, #8]
 803053a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 803053c:	687b      	ldr	r3, [r7, #4]
 803053e:	68ba      	ldr	r2, [r7, #8]
 8030540:	2100      	movs	r1, #0
 8030542:	68f8      	ldr	r0, [r7, #12]
 8030544:	f003 ff93 	bl	803446e <USBD_LL_Transmit>

  return USBD_OK;
 8030548:	2300      	movs	r3, #0
}
 803054a:	4618      	mov	r0, r3
 803054c:	3710      	adds	r7, #16
 803054e:	46bd      	mov	sp, r7
 8030550:	bd80      	pop	{r7, pc}

08030552 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8030552:	b580      	push	{r7, lr}
 8030554:	b084      	sub	sp, #16
 8030556:	af00      	add	r7, sp, #0
 8030558:	60f8      	str	r0, [r7, #12]
 803055a:	60b9      	str	r1, [r7, #8]
 803055c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 803055e:	68fb      	ldr	r3, [r7, #12]
 8030560:	2203      	movs	r2, #3
 8030562:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8030566:	68fb      	ldr	r3, [r7, #12]
 8030568:	687a      	ldr	r2, [r7, #4]
 803056a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 803056e:	68fb      	ldr	r3, [r7, #12]
 8030570:	687a      	ldr	r2, [r7, #4]
 8030572:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8030576:	687b      	ldr	r3, [r7, #4]
 8030578:	68ba      	ldr	r2, [r7, #8]
 803057a:	2100      	movs	r1, #0
 803057c:	68f8      	ldr	r0, [r7, #12]
 803057e:	f003 ff97 	bl	80344b0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8030582:	2300      	movs	r3, #0
}
 8030584:	4618      	mov	r0, r3
 8030586:	3710      	adds	r7, #16
 8030588:	46bd      	mov	sp, r7
 803058a:	bd80      	pop	{r7, pc}

0803058c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 803058c:	b580      	push	{r7, lr}
 803058e:	b084      	sub	sp, #16
 8030590:	af00      	add	r7, sp, #0
 8030592:	60f8      	str	r0, [r7, #12]
 8030594:	60b9      	str	r1, [r7, #8]
 8030596:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8030598:	687b      	ldr	r3, [r7, #4]
 803059a:	68ba      	ldr	r2, [r7, #8]
 803059c:	2100      	movs	r1, #0
 803059e:	68f8      	ldr	r0, [r7, #12]
 80305a0:	f003 ff86 	bl	80344b0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80305a4:	2300      	movs	r3, #0
}
 80305a6:	4618      	mov	r0, r3
 80305a8:	3710      	adds	r7, #16
 80305aa:	46bd      	mov	sp, r7
 80305ac:	bd80      	pop	{r7, pc}

080305ae <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80305ae:	b580      	push	{r7, lr}
 80305b0:	b082      	sub	sp, #8
 80305b2:	af00      	add	r7, sp, #0
 80305b4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80305b6:	687b      	ldr	r3, [r7, #4]
 80305b8:	2204      	movs	r2, #4
 80305ba:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80305be:	2300      	movs	r3, #0
 80305c0:	2200      	movs	r2, #0
 80305c2:	2100      	movs	r1, #0
 80305c4:	6878      	ldr	r0, [r7, #4]
 80305c6:	f003 ff52 	bl	803446e <USBD_LL_Transmit>

  return USBD_OK;
 80305ca:	2300      	movs	r3, #0
}
 80305cc:	4618      	mov	r0, r3
 80305ce:	3708      	adds	r7, #8
 80305d0:	46bd      	mov	sp, r7
 80305d2:	bd80      	pop	{r7, pc}

080305d4 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80305d4:	b580      	push	{r7, lr}
 80305d6:	b082      	sub	sp, #8
 80305d8:	af00      	add	r7, sp, #0
 80305da:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80305dc:	687b      	ldr	r3, [r7, #4]
 80305de:	2205      	movs	r2, #5
 80305e0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80305e4:	2300      	movs	r3, #0
 80305e6:	2200      	movs	r2, #0
 80305e8:	2100      	movs	r1, #0
 80305ea:	6878      	ldr	r0, [r7, #4]
 80305ec:	f003 ff60 	bl	80344b0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80305f0:	2300      	movs	r3, #0
}
 80305f2:	4618      	mov	r0, r3
 80305f4:	3708      	adds	r7, #8
 80305f6:	46bd      	mov	sp, r7
 80305f8:	bd80      	pop	{r7, pc}

080305fa <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80305fa:	b590      	push	{r4, r7, lr}
 80305fc:	b089      	sub	sp, #36	; 0x24
 80305fe:	af04      	add	r7, sp, #16
 8030600:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 8030602:	687b      	ldr	r3, [r7, #4]
 8030604:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8030608:	7919      	ldrb	r1, [r3, #4]
 803060a:	2350      	movs	r3, #80	; 0x50
 803060c:	2206      	movs	r2, #6
 803060e:	6878      	ldr	r0, [r7, #4]
 8030610:	f001 fe28 	bl	8032264 <USBH_FindInterface>
 8030614:	4603      	mov	r3, r0
 8030616:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 8030618:	7bfb      	ldrb	r3, [r7, #15]
 803061a:	2bff      	cmp	r3, #255	; 0xff
 803061c:	d002      	beq.n	8030624 <USBH_MSC_InterfaceInit+0x2a>
 803061e:	7bfb      	ldrb	r3, [r7, #15]
 8030620:	2b01      	cmp	r3, #1
 8030622:	d901      	bls.n	8030628 <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8030624:	2302      	movs	r3, #2
 8030626:	e0ef      	b.n	8030808 <USBH_MSC_InterfaceInit+0x20e>
  }

  status = USBH_SelectInterface(phost, interface);
 8030628:	7bfb      	ldrb	r3, [r7, #15]
 803062a:	4619      	mov	r1, r3
 803062c:	6878      	ldr	r0, [r7, #4]
 803062e:	f001 fdb1 	bl	8032194 <USBH_SelectInterface>
 8030632:	4603      	mov	r3, r0
 8030634:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8030636:	7bbb      	ldrb	r3, [r7, #14]
 8030638:	2b00      	cmp	r3, #0
 803063a:	d001      	beq.n	8030640 <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 803063c:	2302      	movs	r3, #2
 803063e:	e0e3      	b.n	8030808 <USBH_MSC_InterfaceInit+0x20e>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 8030640:	687b      	ldr	r3, [r7, #4]
 8030642:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8030646:	f44f 7080 	mov.w	r0, #256	; 0x100
 803064a:	f004 fafb 	bl	8034c44 <malloc>
 803064e:	4603      	mov	r3, r0
 8030650:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8030652:	687b      	ldr	r3, [r7, #4]
 8030654:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8030658:	69db      	ldr	r3, [r3, #28]
 803065a:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 803065c:	68bb      	ldr	r3, [r7, #8]
 803065e:	2b00      	cmp	r3, #0
 8030660:	d101      	bne.n	8030666 <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 8030662:	2302      	movs	r3, #2
 8030664:	e0d0      	b.n	8030808 <USBH_MSC_InterfaceInit+0x20e>
  }

  /* Initialize msc handler */
  USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 8030666:	f44f 7280 	mov.w	r2, #256	; 0x100
 803066a:	2100      	movs	r1, #0
 803066c:	68b8      	ldr	r0, [r7, #8]
 803066e:	f004 fb04 	bl	8034c7a <memset>

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8030672:	7bfb      	ldrb	r3, [r7, #15]
 8030674:	687a      	ldr	r2, [r7, #4]
 8030676:	211a      	movs	r1, #26
 8030678:	fb01 f303 	mul.w	r3, r1, r3
 803067c:	4413      	add	r3, r2
 803067e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8030682:	781b      	ldrb	r3, [r3, #0]
 8030684:	b25b      	sxtb	r3, r3
 8030686:	2b00      	cmp	r3, #0
 8030688:	da16      	bge.n	80306b8 <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 803068a:	7bfb      	ldrb	r3, [r7, #15]
 803068c:	687a      	ldr	r2, [r7, #4]
 803068e:	211a      	movs	r1, #26
 8030690:	fb01 f303 	mul.w	r3, r1, r3
 8030694:	4413      	add	r3, r2
 8030696:	f203 334e 	addw	r3, r3, #846	; 0x34e
 803069a:	781a      	ldrb	r2, [r3, #0]
 803069c:	68bb      	ldr	r3, [r7, #8]
 803069e:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80306a0:	7bfb      	ldrb	r3, [r7, #15]
 80306a2:	687a      	ldr	r2, [r7, #4]
 80306a4:	211a      	movs	r1, #26
 80306a6:	fb01 f303 	mul.w	r3, r1, r3
 80306aa:	4413      	add	r3, r2
 80306ac:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80306b0:	881a      	ldrh	r2, [r3, #0]
 80306b2:	68bb      	ldr	r3, [r7, #8]
 80306b4:	815a      	strh	r2, [r3, #10]
 80306b6:	e015      	b.n	80306e4 <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 80306b8:	7bfb      	ldrb	r3, [r7, #15]
 80306ba:	687a      	ldr	r2, [r7, #4]
 80306bc:	211a      	movs	r1, #26
 80306be:	fb01 f303 	mul.w	r3, r1, r3
 80306c2:	4413      	add	r3, r2
 80306c4:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80306c8:	781a      	ldrb	r2, [r3, #0]
 80306ca:	68bb      	ldr	r3, [r7, #8]
 80306cc:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80306ce:	7bfb      	ldrb	r3, [r7, #15]
 80306d0:	687a      	ldr	r2, [r7, #4]
 80306d2:	211a      	movs	r1, #26
 80306d4:	fb01 f303 	mul.w	r3, r1, r3
 80306d8:	4413      	add	r3, r2
 80306da:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80306de:	881a      	ldrh	r2, [r3, #0]
 80306e0:	68bb      	ldr	r3, [r7, #8]
 80306e2:	811a      	strh	r2, [r3, #8]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80306e4:	7bfb      	ldrb	r3, [r7, #15]
 80306e6:	687a      	ldr	r2, [r7, #4]
 80306e8:	211a      	movs	r1, #26
 80306ea:	fb01 f303 	mul.w	r3, r1, r3
 80306ee:	4413      	add	r3, r2
 80306f0:	f203 3356 	addw	r3, r3, #854	; 0x356
 80306f4:	781b      	ldrb	r3, [r3, #0]
 80306f6:	b25b      	sxtb	r3, r3
 80306f8:	2b00      	cmp	r3, #0
 80306fa:	da16      	bge.n	803072a <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 80306fc:	7bfb      	ldrb	r3, [r7, #15]
 80306fe:	687a      	ldr	r2, [r7, #4]
 8030700:	211a      	movs	r1, #26
 8030702:	fb01 f303 	mul.w	r3, r1, r3
 8030706:	4413      	add	r3, r2
 8030708:	f203 3356 	addw	r3, r3, #854	; 0x356
 803070c:	781a      	ldrb	r2, [r3, #0]
 803070e:	68bb      	ldr	r3, [r7, #8]
 8030710:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8030712:	7bfb      	ldrb	r3, [r7, #15]
 8030714:	687a      	ldr	r2, [r7, #4]
 8030716:	211a      	movs	r1, #26
 8030718:	fb01 f303 	mul.w	r3, r1, r3
 803071c:	4413      	add	r3, r2
 803071e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8030722:	881a      	ldrh	r2, [r3, #0]
 8030724:	68bb      	ldr	r3, [r7, #8]
 8030726:	815a      	strh	r2, [r3, #10]
 8030728:	e015      	b.n	8030756 <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 803072a:	7bfb      	ldrb	r3, [r7, #15]
 803072c:	687a      	ldr	r2, [r7, #4]
 803072e:	211a      	movs	r1, #26
 8030730:	fb01 f303 	mul.w	r3, r1, r3
 8030734:	4413      	add	r3, r2
 8030736:	f203 3356 	addw	r3, r3, #854	; 0x356
 803073a:	781a      	ldrb	r2, [r3, #0]
 803073c:	68bb      	ldr	r3, [r7, #8]
 803073e:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8030740:	7bfb      	ldrb	r3, [r7, #15]
 8030742:	687a      	ldr	r2, [r7, #4]
 8030744:	211a      	movs	r1, #26
 8030746:	fb01 f303 	mul.w	r3, r1, r3
 803074a:	4413      	add	r3, r2
 803074c:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8030750:	881a      	ldrh	r2, [r3, #0]
 8030752:	68bb      	ldr	r3, [r7, #8]
 8030754:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 8030756:	68bb      	ldr	r3, [r7, #8]
 8030758:	2200      	movs	r2, #0
 803075a:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 803075c:	68bb      	ldr	r3, [r7, #8]
 803075e:	2200      	movs	r2, #0
 8030760:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 8030762:	68bb      	ldr	r3, [r7, #8]
 8030764:	2200      	movs	r2, #0
 8030766:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 8030768:	68bb      	ldr	r3, [r7, #8]
 803076a:	799b      	ldrb	r3, [r3, #6]
 803076c:	4619      	mov	r1, r3
 803076e:	6878      	ldr	r0, [r7, #4]
 8030770:	f003 f911 	bl	8033996 <USBH_AllocPipe>
 8030774:	4603      	mov	r3, r0
 8030776:	461a      	mov	r2, r3
 8030778:	68bb      	ldr	r3, [r7, #8]
 803077a:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 803077c:	68bb      	ldr	r3, [r7, #8]
 803077e:	79db      	ldrb	r3, [r3, #7]
 8030780:	4619      	mov	r1, r3
 8030782:	6878      	ldr	r0, [r7, #4]
 8030784:	f003 f907 	bl	8033996 <USBH_AllocPipe>
 8030788:	4603      	mov	r3, r0
 803078a:	461a      	mov	r2, r3
 803078c:	68bb      	ldr	r3, [r7, #8]
 803078e:	711a      	strb	r2, [r3, #4]

  USBH_MSC_BOT_Init(phost);
 8030790:	6878      	ldr	r0, [r7, #4]
 8030792:	f000 fee1 	bl	8031558 <USBH_MSC_BOT_Init>

  /* Open the new channels */
  USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 8030796:	68bb      	ldr	r3, [r7, #8]
 8030798:	7959      	ldrb	r1, [r3, #5]
 803079a:	68bb      	ldr	r3, [r7, #8]
 803079c:	7998      	ldrb	r0, [r3, #6]
 803079e:	687b      	ldr	r3, [r7, #4]
 80307a0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80307a4:	687b      	ldr	r3, [r7, #4]
 80307a6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80307aa:	68ba      	ldr	r2, [r7, #8]
 80307ac:	8912      	ldrh	r2, [r2, #8]
 80307ae:	9202      	str	r2, [sp, #8]
 80307b0:	2202      	movs	r2, #2
 80307b2:	9201      	str	r2, [sp, #4]
 80307b4:	9300      	str	r3, [sp, #0]
 80307b6:	4623      	mov	r3, r4
 80307b8:	4602      	mov	r2, r0
 80307ba:	6878      	ldr	r0, [r7, #4]
 80307bc:	f003 f8bc 	bl	8033938 <USBH_OpenPipe>
                phost->device.address, phost->device.speed,
                USB_EP_TYPE_BULK, MSC_Handle->OutEpSize);

  USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 80307c0:	68bb      	ldr	r3, [r7, #8]
 80307c2:	7919      	ldrb	r1, [r3, #4]
 80307c4:	68bb      	ldr	r3, [r7, #8]
 80307c6:	79d8      	ldrb	r0, [r3, #7]
 80307c8:	687b      	ldr	r3, [r7, #4]
 80307ca:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80307ce:	687b      	ldr	r3, [r7, #4]
 80307d0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80307d4:	68ba      	ldr	r2, [r7, #8]
 80307d6:	8952      	ldrh	r2, [r2, #10]
 80307d8:	9202      	str	r2, [sp, #8]
 80307da:	2202      	movs	r2, #2
 80307dc:	9201      	str	r2, [sp, #4]
 80307de:	9300      	str	r3, [sp, #0]
 80307e0:	4623      	mov	r3, r4
 80307e2:	4602      	mov	r2, r0
 80307e4:	6878      	ldr	r0, [r7, #4]
 80307e6:	f003 f8a7 	bl	8033938 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                MSC_Handle->InEpSize);

  USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 80307ea:	68bb      	ldr	r3, [r7, #8]
 80307ec:	791b      	ldrb	r3, [r3, #4]
 80307ee:	2200      	movs	r2, #0
 80307f0:	4619      	mov	r1, r3
 80307f2:	6878      	ldr	r0, [r7, #4]
 80307f4:	f004 f942 	bl	8034a7c <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 80307f8:	68bb      	ldr	r3, [r7, #8]
 80307fa:	795b      	ldrb	r3, [r3, #5]
 80307fc:	2200      	movs	r2, #0
 80307fe:	4619      	mov	r1, r3
 8030800:	6878      	ldr	r0, [r7, #4]
 8030802:	f004 f93b 	bl	8034a7c <USBH_LL_SetToggle>

  return USBH_OK;
 8030806:	2300      	movs	r3, #0
}
 8030808:	4618      	mov	r0, r3
 803080a:	3714      	adds	r7, #20
 803080c:	46bd      	mov	sp, r7
 803080e:	bd90      	pop	{r4, r7, pc}

08030810 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8030810:	b580      	push	{r7, lr}
 8030812:	b084      	sub	sp, #16
 8030814:	af00      	add	r7, sp, #0
 8030816:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8030818:	687b      	ldr	r3, [r7, #4]
 803081a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 803081e:	69db      	ldr	r3, [r3, #28]
 8030820:	60fb      	str	r3, [r7, #12]

  if (MSC_Handle->OutPipe)
 8030822:	68fb      	ldr	r3, [r7, #12]
 8030824:	795b      	ldrb	r3, [r3, #5]
 8030826:	2b00      	cmp	r3, #0
 8030828:	d00e      	beq.n	8030848 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 803082a:	68fb      	ldr	r3, [r7, #12]
 803082c:	795b      	ldrb	r3, [r3, #5]
 803082e:	4619      	mov	r1, r3
 8030830:	6878      	ldr	r0, [r7, #4]
 8030832:	f003 f8a0 	bl	8033976 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->OutPipe);
 8030836:	68fb      	ldr	r3, [r7, #12]
 8030838:	795b      	ldrb	r3, [r3, #5]
 803083a:	4619      	mov	r1, r3
 803083c:	6878      	ldr	r0, [r7, #4]
 803083e:	f003 f8cb 	bl	80339d8 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 8030842:	68fb      	ldr	r3, [r7, #12]
 8030844:	2200      	movs	r2, #0
 8030846:	715a      	strb	r2, [r3, #5]
  }

  if (MSC_Handle->InPipe)
 8030848:	68fb      	ldr	r3, [r7, #12]
 803084a:	791b      	ldrb	r3, [r3, #4]
 803084c:	2b00      	cmp	r3, #0
 803084e:	d00e      	beq.n	803086e <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 8030850:	68fb      	ldr	r3, [r7, #12]
 8030852:	791b      	ldrb	r3, [r3, #4]
 8030854:	4619      	mov	r1, r3
 8030856:	6878      	ldr	r0, [r7, #4]
 8030858:	f003 f88d 	bl	8033976 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->InPipe);
 803085c:	68fb      	ldr	r3, [r7, #12]
 803085e:	791b      	ldrb	r3, [r3, #4]
 8030860:	4619      	mov	r1, r3
 8030862:	6878      	ldr	r0, [r7, #4]
 8030864:	f003 f8b8 	bl	80339d8 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 8030868:	68fb      	ldr	r3, [r7, #12]
 803086a:	2200      	movs	r2, #0
 803086c:	711a      	strb	r2, [r3, #4]
  }

  if (phost->pActiveClass->pData)
 803086e:	687b      	ldr	r3, [r7, #4]
 8030870:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8030874:	69db      	ldr	r3, [r3, #28]
 8030876:	2b00      	cmp	r3, #0
 8030878:	d00b      	beq.n	8030892 <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 803087a:	687b      	ldr	r3, [r7, #4]
 803087c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8030880:	69db      	ldr	r3, [r3, #28]
 8030882:	4618      	mov	r0, r3
 8030884:	f004 f9e6 	bl	8034c54 <free>
    phost->pActiveClass->pData = 0U;
 8030888:	687b      	ldr	r3, [r7, #4]
 803088a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 803088e:	2200      	movs	r2, #0
 8030890:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8030892:	2300      	movs	r3, #0
}
 8030894:	4618      	mov	r0, r3
 8030896:	3710      	adds	r7, #16
 8030898:	46bd      	mov	sp, r7
 803089a:	bd80      	pop	{r7, pc}

0803089c <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 803089c:	b580      	push	{r7, lr}
 803089e:	b084      	sub	sp, #16
 80308a0:	af00      	add	r7, sp, #0
 80308a2:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80308a4:	687b      	ldr	r3, [r7, #4]
 80308a6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80308aa:	69db      	ldr	r3, [r3, #28]
 80308ac:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 80308ae:	2301      	movs	r3, #1
 80308b0:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 80308b2:	68bb      	ldr	r3, [r7, #8]
 80308b4:	7b9b      	ldrb	r3, [r3, #14]
 80308b6:	2b02      	cmp	r3, #2
 80308b8:	d004      	beq.n	80308c4 <USBH_MSC_ClassRequest+0x28>
 80308ba:	2b03      	cmp	r3, #3
 80308bc:	d047      	beq.n	803094e <USBH_MSC_ClassRequest+0xb2>
 80308be:	2b00      	cmp	r3, #0
 80308c0:	d000      	beq.n	80308c4 <USBH_MSC_ClassRequest+0x28>
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
      }
      break;

    default:
      break;
 80308c2:	e053      	b.n	803096c <USBH_MSC_ClassRequest+0xd0>
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 80308c4:	68bb      	ldr	r3, [r7, #8]
 80308c6:	4619      	mov	r1, r3
 80308c8:	6878      	ldr	r0, [r7, #4]
 80308ca:	f000 fe26 	bl	803151a <USBH_MSC_BOT_REQ_GetMaxLUN>
 80308ce:	4603      	mov	r3, r0
 80308d0:	73fb      	strb	r3, [r7, #15]
      if (status == USBH_NOT_SUPPORTED)
 80308d2:	7bfb      	ldrb	r3, [r7, #15]
 80308d4:	2b03      	cmp	r3, #3
 80308d6:	d104      	bne.n	80308e2 <USBH_MSC_ClassRequest+0x46>
        MSC_Handle->max_lun = 0U;
 80308d8:	68bb      	ldr	r3, [r7, #8]
 80308da:	2200      	movs	r2, #0
 80308dc:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 80308de:	2300      	movs	r3, #0
 80308e0:	73fb      	strb	r3, [r7, #15]
      if (status == USBH_OK)
 80308e2:	7bfb      	ldrb	r3, [r7, #15]
 80308e4:	2b00      	cmp	r3, #0
 80308e6:	d13e      	bne.n	8030966 <USBH_MSC_ClassRequest+0xca>
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 80308e8:	68bb      	ldr	r3, [r7, #8]
 80308ea:	781b      	ldrb	r3, [r3, #0]
 80308ec:	2b02      	cmp	r3, #2
 80308ee:	d804      	bhi.n	80308fa <USBH_MSC_ClassRequest+0x5e>
 80308f0:	68bb      	ldr	r3, [r7, #8]
 80308f2:	781b      	ldrb	r3, [r3, #0]
 80308f4:	3301      	adds	r3, #1
 80308f6:	b2da      	uxtb	r2, r3
 80308f8:	e000      	b.n	80308fc <USBH_MSC_ClassRequest+0x60>
 80308fa:	2202      	movs	r2, #2
 80308fc:	68bb      	ldr	r3, [r7, #8]
 80308fe:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);
 8030900:	68bb      	ldr	r3, [r7, #8]
 8030902:	781b      	ldrb	r3, [r3, #0]
 8030904:	4619      	mov	r1, r3
 8030906:	481c      	ldr	r0, [pc, #112]	; (8030978 <USBH_MSC_ClassRequest+0xdc>)
 8030908:	f004 fec4 	bl	8035694 <iprintf>
 803090c:	200a      	movs	r0, #10
 803090e:	f004 fed9 	bl	80356c4 <putchar>
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8030912:	2300      	movs	r3, #0
 8030914:	73bb      	strb	r3, [r7, #14]
 8030916:	e014      	b.n	8030942 <USBH_MSC_ClassRequest+0xa6>
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 8030918:	7bbb      	ldrb	r3, [r7, #14]
 803091a:	68ba      	ldr	r2, [r7, #8]
 803091c:	2134      	movs	r1, #52	; 0x34
 803091e:	fb01 f303 	mul.w	r3, r1, r3
 8030922:	4413      	add	r3, r2
 8030924:	3392      	adds	r3, #146	; 0x92
 8030926:	2202      	movs	r2, #2
 8030928:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 803092a:	7bbb      	ldrb	r3, [r7, #14]
 803092c:	68ba      	ldr	r2, [r7, #8]
 803092e:	2134      	movs	r1, #52	; 0x34
 8030930:	fb01 f303 	mul.w	r3, r1, r3
 8030934:	4413      	add	r3, r2
 8030936:	33c1      	adds	r3, #193	; 0xc1
 8030938:	2200      	movs	r2, #0
 803093a:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 803093c:	7bbb      	ldrb	r3, [r7, #14]
 803093e:	3301      	adds	r3, #1
 8030940:	73bb      	strb	r3, [r7, #14]
 8030942:	68bb      	ldr	r3, [r7, #8]
 8030944:	781b      	ldrb	r3, [r3, #0]
 8030946:	7bba      	ldrb	r2, [r7, #14]
 8030948:	429a      	cmp	r2, r3
 803094a:	d3e5      	bcc.n	8030918 <USBH_MSC_ClassRequest+0x7c>
      break;
 803094c:	e00b      	b.n	8030966 <USBH_MSC_ClassRequest+0xca>
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 803094e:	2100      	movs	r1, #0
 8030950:	6878      	ldr	r0, [r7, #4]
 8030952:	f002 fbb0 	bl	80330b6 <USBH_ClrFeature>
 8030956:	4603      	mov	r3, r0
 8030958:	2b00      	cmp	r3, #0
 803095a:	d106      	bne.n	803096a <USBH_MSC_ClassRequest+0xce>
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 803095c:	68bb      	ldr	r3, [r7, #8]
 803095e:	7bda      	ldrb	r2, [r3, #15]
 8030960:	68bb      	ldr	r3, [r7, #8]
 8030962:	739a      	strb	r2, [r3, #14]
      break;
 8030964:	e001      	b.n	803096a <USBH_MSC_ClassRequest+0xce>
      break;
 8030966:	bf00      	nop
 8030968:	e000      	b.n	803096c <USBH_MSC_ClassRequest+0xd0>
      break;
 803096a:	bf00      	nop
  }

  return status;
 803096c:	7bfb      	ldrb	r3, [r7, #15]
}
 803096e:	4618      	mov	r0, r3
 8030970:	3710      	adds	r7, #16
 8030972:	46bd      	mov	sp, r7
 8030974:	bd80      	pop	{r7, pc}
 8030976:	bf00      	nop
 8030978:	080378e0 	.word	0x080378e0

0803097c <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 803097c:	b580      	push	{r7, lr}
 803097e:	b086      	sub	sp, #24
 8030980:	af00      	add	r7, sp, #0
 8030982:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8030984:	687b      	ldr	r3, [r7, #4]
 8030986:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 803098a:	69db      	ldr	r3, [r3, #28]
 803098c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 803098e:	2301      	movs	r3, #1
 8030990:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 8030992:	2301      	movs	r3, #1
 8030994:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 8030996:	2301      	movs	r3, #1
 8030998:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 803099a:	693b      	ldr	r3, [r7, #16]
 803099c:	7b1b      	ldrb	r3, [r3, #12]
 803099e:	2b00      	cmp	r3, #0
 80309a0:	d003      	beq.n	80309aa <USBH_MSC_Process+0x2e>
 80309a2:	2b01      	cmp	r3, #1
 80309a4:	f000 8355 	beq.w	8031052 <USBH_MSC_Process+0x6d6>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 80309a8:	e356      	b.n	8031058 <USBH_MSC_Process+0x6dc>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 80309aa:	693b      	ldr	r3, [r7, #16]
 80309ac:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 80309b0:	693b      	ldr	r3, [r7, #16]
 80309b2:	781b      	ldrb	r3, [r3, #0]
 80309b4:	b29b      	uxth	r3, r3
 80309b6:	429a      	cmp	r2, r3
 80309b8:	f080 8333 	bcs.w	8031022 <USBH_MSC_Process+0x6a6>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 80309bc:	693b      	ldr	r3, [r7, #16]
 80309be:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80309c2:	4619      	mov	r1, r3
 80309c4:	693a      	ldr	r2, [r7, #16]
 80309c6:	2334      	movs	r3, #52	; 0x34
 80309c8:	fb03 f301 	mul.w	r3, r3, r1
 80309cc:	4413      	add	r3, r2
 80309ce:	3391      	adds	r3, #145	; 0x91
 80309d0:	2201      	movs	r2, #1
 80309d2:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 80309d4:	693b      	ldr	r3, [r7, #16]
 80309d6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80309da:	4619      	mov	r1, r3
 80309dc:	693a      	ldr	r2, [r7, #16]
 80309de:	2334      	movs	r3, #52	; 0x34
 80309e0:	fb03 f301 	mul.w	r3, r3, r1
 80309e4:	4413      	add	r3, r2
 80309e6:	3390      	adds	r3, #144	; 0x90
 80309e8:	781b      	ldrb	r3, [r3, #0]
 80309ea:	2b08      	cmp	r3, #8
 80309ec:	f200 8327 	bhi.w	803103e <USBH_MSC_Process+0x6c2>
 80309f0:	a201      	add	r2, pc, #4	; (adr r2, 80309f8 <USBH_MSC_Process+0x7c>)
 80309f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80309f6:	bf00      	nop
 80309f8:	08030a1d 	.word	0x08030a1d
 80309fc:	0803103f 	.word	0x0803103f
 8030a00:	08030b65 	.word	0x08030b65
 8030a04:	08030d19 	.word	0x08030d19
 8030a08:	08030a57 	.word	0x08030a57
 8030a0c:	08030e85 	.word	0x08030e85
 8030a10:	0803103f 	.word	0x0803103f
 8030a14:	0803103f 	.word	0x0803103f
 8030a18:	08031011 	.word	0x08031011
            USBH_UsrLog("LUN #%d: ", MSC_Handle->current_lun);
 8030a1c:	693b      	ldr	r3, [r7, #16]
 8030a1e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030a22:	4619      	mov	r1, r3
 8030a24:	48b6      	ldr	r0, [pc, #728]	; (8030d00 <USBH_MSC_Process+0x384>)
 8030a26:	f004 fe35 	bl	8035694 <iprintf>
 8030a2a:	200a      	movs	r0, #10
 8030a2c:	f004 fe4a 	bl	80356c4 <putchar>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 8030a30:	693b      	ldr	r3, [r7, #16]
 8030a32:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030a36:	4619      	mov	r1, r3
 8030a38:	693a      	ldr	r2, [r7, #16]
 8030a3a:	2334      	movs	r3, #52	; 0x34
 8030a3c:	fb03 f301 	mul.w	r3, r3, r1
 8030a40:	4413      	add	r3, r2
 8030a42:	3390      	adds	r3, #144	; 0x90
 8030a44:	2204      	movs	r2, #4
 8030a46:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 8030a48:	687b      	ldr	r3, [r7, #4]
 8030a4a:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8030a4e:	693b      	ldr	r3, [r7, #16]
 8030a50:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 8030a54:	e2fc      	b.n	8031050 <USBH_MSC_Process+0x6d4>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 8030a56:	693b      	ldr	r3, [r7, #16]
 8030a58:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030a5c:	b2d9      	uxtb	r1, r3
 8030a5e:	693b      	ldr	r3, [r7, #16]
 8030a60:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030a64:	461a      	mov	r2, r3
 8030a66:	2334      	movs	r3, #52	; 0x34
 8030a68:	fb03 f302 	mul.w	r3, r3, r2
 8030a6c:	3398      	adds	r3, #152	; 0x98
 8030a6e:	693a      	ldr	r2, [r7, #16]
 8030a70:	4413      	add	r3, r2
 8030a72:	3307      	adds	r3, #7
 8030a74:	461a      	mov	r2, r3
 8030a76:	6878      	ldr	r0, [r7, #4]
 8030a78:	f001 f890 	bl	8031b9c <USBH_MSC_SCSI_Inquiry>
 8030a7c:	4603      	mov	r3, r0
 8030a7e:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8030a80:	7bfb      	ldrb	r3, [r7, #15]
 8030a82:	2b00      	cmp	r3, #0
 8030a84:	d141      	bne.n	8030b0a <USBH_MSC_Process+0x18e>
              USBH_UsrLog("Inquiry Vendor  : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.vendor_id);
 8030a86:	693b      	ldr	r3, [r7, #16]
 8030a88:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030a8c:	461a      	mov	r2, r3
 8030a8e:	2334      	movs	r3, #52	; 0x34
 8030a90:	fb03 f302 	mul.w	r3, r3, r2
 8030a94:	3398      	adds	r3, #152	; 0x98
 8030a96:	693a      	ldr	r2, [r7, #16]
 8030a98:	4413      	add	r3, r2
 8030a9a:	330a      	adds	r3, #10
 8030a9c:	4619      	mov	r1, r3
 8030a9e:	4899      	ldr	r0, [pc, #612]	; (8030d04 <USBH_MSC_Process+0x388>)
 8030aa0:	f004 fdf8 	bl	8035694 <iprintf>
 8030aa4:	200a      	movs	r0, #10
 8030aa6:	f004 fe0d 	bl	80356c4 <putchar>
              USBH_UsrLog("Inquiry Product : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.product_id);
 8030aaa:	693b      	ldr	r3, [r7, #16]
 8030aac:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030ab0:	461a      	mov	r2, r3
 8030ab2:	2334      	movs	r3, #52	; 0x34
 8030ab4:	fb03 f302 	mul.w	r3, r3, r2
 8030ab8:	33a0      	adds	r3, #160	; 0xa0
 8030aba:	693a      	ldr	r2, [r7, #16]
 8030abc:	4413      	add	r3, r2
 8030abe:	330b      	adds	r3, #11
 8030ac0:	4619      	mov	r1, r3
 8030ac2:	4891      	ldr	r0, [pc, #580]	; (8030d08 <USBH_MSC_Process+0x38c>)
 8030ac4:	f004 fde6 	bl	8035694 <iprintf>
 8030ac8:	200a      	movs	r0, #10
 8030aca:	f004 fdfb 	bl	80356c4 <putchar>
              USBH_UsrLog("Inquiry Version : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.revision_id);
 8030ace:	693b      	ldr	r3, [r7, #16]
 8030ad0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030ad4:	461a      	mov	r2, r3
 8030ad6:	2334      	movs	r3, #52	; 0x34
 8030ad8:	fb03 f302 	mul.w	r3, r3, r2
 8030adc:	33b0      	adds	r3, #176	; 0xb0
 8030ade:	693a      	ldr	r2, [r7, #16]
 8030ae0:	4413      	add	r3, r2
 8030ae2:	330c      	adds	r3, #12
 8030ae4:	4619      	mov	r1, r3
 8030ae6:	4889      	ldr	r0, [pc, #548]	; (8030d0c <USBH_MSC_Process+0x390>)
 8030ae8:	f004 fdd4 	bl	8035694 <iprintf>
 8030aec:	200a      	movs	r0, #10
 8030aee:	f004 fde9 	bl	80356c4 <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8030af2:	693b      	ldr	r3, [r7, #16]
 8030af4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030af8:	4619      	mov	r1, r3
 8030afa:	693a      	ldr	r2, [r7, #16]
 8030afc:	2334      	movs	r3, #52	; 0x34
 8030afe:	fb03 f301 	mul.w	r3, r3, r1
 8030b02:	4413      	add	r3, r2
 8030b04:	3390      	adds	r3, #144	; 0x90
 8030b06:	2202      	movs	r2, #2
 8030b08:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 8030b0a:	7bfb      	ldrb	r3, [r7, #15]
 8030b0c:	2b02      	cmp	r3, #2
 8030b0e:	d10c      	bne.n	8030b2a <USBH_MSC_Process+0x1ae>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8030b10:	693b      	ldr	r3, [r7, #16]
 8030b12:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030b16:	4619      	mov	r1, r3
 8030b18:	693a      	ldr	r2, [r7, #16]
 8030b1a:	2334      	movs	r3, #52	; 0x34
 8030b1c:	fb03 f301 	mul.w	r3, r3, r1
 8030b20:	4413      	add	r3, r2
 8030b22:	3390      	adds	r3, #144	; 0x90
 8030b24:	2205      	movs	r2, #5
 8030b26:	701a      	strb	r2, [r3, #0]
            break;
 8030b28:	e28b      	b.n	8031042 <USBH_MSC_Process+0x6c6>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8030b2a:	7bfb      	ldrb	r3, [r7, #15]
 8030b2c:	2b04      	cmp	r3, #4
 8030b2e:	f040 8288 	bne.w	8031042 <USBH_MSC_Process+0x6c6>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8030b32:	693b      	ldr	r3, [r7, #16]
 8030b34:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030b38:	4619      	mov	r1, r3
 8030b3a:	693a      	ldr	r2, [r7, #16]
 8030b3c:	2334      	movs	r3, #52	; 0x34
 8030b3e:	fb03 f301 	mul.w	r3, r3, r1
 8030b42:	4413      	add	r3, r2
 8030b44:	3390      	adds	r3, #144	; 0x90
 8030b46:	2201      	movs	r2, #1
 8030b48:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8030b4a:	693b      	ldr	r3, [r7, #16]
 8030b4c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030b50:	4619      	mov	r1, r3
 8030b52:	693a      	ldr	r2, [r7, #16]
 8030b54:	2334      	movs	r3, #52	; 0x34
 8030b56:	fb03 f301 	mul.w	r3, r3, r1
 8030b5a:	4413      	add	r3, r2
 8030b5c:	3391      	adds	r3, #145	; 0x91
 8030b5e:	2202      	movs	r2, #2
 8030b60:	701a      	strb	r2, [r3, #0]
            break;
 8030b62:	e26e      	b.n	8031042 <USBH_MSC_Process+0x6c6>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 8030b64:	693b      	ldr	r3, [r7, #16]
 8030b66:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030b6a:	b2db      	uxtb	r3, r3
 8030b6c:	4619      	mov	r1, r3
 8030b6e:	6878      	ldr	r0, [r7, #4]
 8030b70:	f000 ff56 	bl	8031a20 <USBH_MSC_SCSI_TestUnitReady>
 8030b74:	4603      	mov	r3, r0
 8030b76:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 8030b78:	7bbb      	ldrb	r3, [r7, #14]
 8030b7a:	2b00      	cmp	r3, #0
 8030b7c:	d14f      	bne.n	8030c1e <USBH_MSC_Process+0x2a2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 8030b7e:	693b      	ldr	r3, [r7, #16]
 8030b80:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030b84:	4619      	mov	r1, r3
 8030b86:	693a      	ldr	r2, [r7, #16]
 8030b88:	2334      	movs	r3, #52	; 0x34
 8030b8a:	fb03 f301 	mul.w	r3, r3, r1
 8030b8e:	4413      	add	r3, r2
 8030b90:	3392      	adds	r3, #146	; 0x92
 8030b92:	781b      	ldrb	r3, [r3, #0]
 8030b94:	2b00      	cmp	r3, #0
 8030b96:	d012      	beq.n	8030bbe <USBH_MSC_Process+0x242>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8030b98:	693b      	ldr	r3, [r7, #16]
 8030b9a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030b9e:	4619      	mov	r1, r3
 8030ba0:	693a      	ldr	r2, [r7, #16]
 8030ba2:	2334      	movs	r3, #52	; 0x34
 8030ba4:	fb03 f301 	mul.w	r3, r3, r1
 8030ba8:	4413      	add	r3, r2
 8030baa:	33c1      	adds	r3, #193	; 0xc1
 8030bac:	2201      	movs	r2, #1
 8030bae:	701a      	strb	r2, [r3, #0]
                USBH_UsrLog("MSC Device ready");
 8030bb0:	4857      	ldr	r0, [pc, #348]	; (8030d10 <USBH_MSC_Process+0x394>)
 8030bb2:	f004 fd6f 	bl	8035694 <iprintf>
 8030bb6:	200a      	movs	r0, #10
 8030bb8:	f004 fd84 	bl	80356c4 <putchar>
 8030bbc:	e00b      	b.n	8030bd6 <USBH_MSC_Process+0x25a>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8030bbe:	693b      	ldr	r3, [r7, #16]
 8030bc0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030bc4:	4619      	mov	r1, r3
 8030bc6:	693a      	ldr	r2, [r7, #16]
 8030bc8:	2334      	movs	r3, #52	; 0x34
 8030bca:	fb03 f301 	mul.w	r3, r3, r1
 8030bce:	4413      	add	r3, r2
 8030bd0:	33c1      	adds	r3, #193	; 0xc1
 8030bd2:	2200      	movs	r2, #0
 8030bd4:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 8030bd6:	693b      	ldr	r3, [r7, #16]
 8030bd8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030bdc:	4619      	mov	r1, r3
 8030bde:	693a      	ldr	r2, [r7, #16]
 8030be0:	2334      	movs	r3, #52	; 0x34
 8030be2:	fb03 f301 	mul.w	r3, r3, r1
 8030be6:	4413      	add	r3, r2
 8030be8:	3390      	adds	r3, #144	; 0x90
 8030bea:	2203      	movs	r2, #3
 8030bec:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8030bee:	693b      	ldr	r3, [r7, #16]
 8030bf0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030bf4:	4619      	mov	r1, r3
 8030bf6:	693a      	ldr	r2, [r7, #16]
 8030bf8:	2334      	movs	r3, #52	; 0x34
 8030bfa:	fb03 f301 	mul.w	r3, r3, r1
 8030bfe:	4413      	add	r3, r2
 8030c00:	3391      	adds	r3, #145	; 0x91
 8030c02:	2200      	movs	r2, #0
 8030c04:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 8030c06:	693b      	ldr	r3, [r7, #16]
 8030c08:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030c0c:	4619      	mov	r1, r3
 8030c0e:	693a      	ldr	r2, [r7, #16]
 8030c10:	2334      	movs	r3, #52	; 0x34
 8030c12:	fb03 f301 	mul.w	r3, r3, r1
 8030c16:	4413      	add	r3, r2
 8030c18:	3392      	adds	r3, #146	; 0x92
 8030c1a:	2200      	movs	r2, #0
 8030c1c:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 8030c1e:	7bbb      	ldrb	r3, [r7, #14]
 8030c20:	2b02      	cmp	r3, #2
 8030c22:	d150      	bne.n	8030cc6 <USBH_MSC_Process+0x34a>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 8030c24:	693b      	ldr	r3, [r7, #16]
 8030c26:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030c2a:	4619      	mov	r1, r3
 8030c2c:	693a      	ldr	r2, [r7, #16]
 8030c2e:	2334      	movs	r3, #52	; 0x34
 8030c30:	fb03 f301 	mul.w	r3, r3, r1
 8030c34:	4413      	add	r3, r2
 8030c36:	3392      	adds	r3, #146	; 0x92
 8030c38:	781b      	ldrb	r3, [r3, #0]
 8030c3a:	2b02      	cmp	r3, #2
 8030c3c:	d012      	beq.n	8030c64 <USBH_MSC_Process+0x2e8>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8030c3e:	693b      	ldr	r3, [r7, #16]
 8030c40:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030c44:	4619      	mov	r1, r3
 8030c46:	693a      	ldr	r2, [r7, #16]
 8030c48:	2334      	movs	r3, #52	; 0x34
 8030c4a:	fb03 f301 	mul.w	r3, r3, r1
 8030c4e:	4413      	add	r3, r2
 8030c50:	33c1      	adds	r3, #193	; 0xc1
 8030c52:	2201      	movs	r2, #1
 8030c54:	701a      	strb	r2, [r3, #0]
                USBH_UsrLog("MSC Device NOT ready");
 8030c56:	482f      	ldr	r0, [pc, #188]	; (8030d14 <USBH_MSC_Process+0x398>)
 8030c58:	f004 fd1c 	bl	8035694 <iprintf>
 8030c5c:	200a      	movs	r0, #10
 8030c5e:	f004 fd31 	bl	80356c4 <putchar>
 8030c62:	e00b      	b.n	8030c7c <USBH_MSC_Process+0x300>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8030c64:	693b      	ldr	r3, [r7, #16]
 8030c66:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030c6a:	4619      	mov	r1, r3
 8030c6c:	693a      	ldr	r2, [r7, #16]
 8030c6e:	2334      	movs	r3, #52	; 0x34
 8030c70:	fb03 f301 	mul.w	r3, r3, r1
 8030c74:	4413      	add	r3, r2
 8030c76:	33c1      	adds	r3, #193	; 0xc1
 8030c78:	2200      	movs	r2, #0
 8030c7a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8030c7c:	693b      	ldr	r3, [r7, #16]
 8030c7e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030c82:	4619      	mov	r1, r3
 8030c84:	693a      	ldr	r2, [r7, #16]
 8030c86:	2334      	movs	r3, #52	; 0x34
 8030c88:	fb03 f301 	mul.w	r3, r3, r1
 8030c8c:	4413      	add	r3, r2
 8030c8e:	3390      	adds	r3, #144	; 0x90
 8030c90:	2205      	movs	r2, #5
 8030c92:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8030c94:	693b      	ldr	r3, [r7, #16]
 8030c96:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030c9a:	4619      	mov	r1, r3
 8030c9c:	693a      	ldr	r2, [r7, #16]
 8030c9e:	2334      	movs	r3, #52	; 0x34
 8030ca0:	fb03 f301 	mul.w	r3, r3, r1
 8030ca4:	4413      	add	r3, r2
 8030ca6:	3391      	adds	r3, #145	; 0x91
 8030ca8:	2201      	movs	r2, #1
 8030caa:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 8030cac:	693b      	ldr	r3, [r7, #16]
 8030cae:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030cb2:	4619      	mov	r1, r3
 8030cb4:	693a      	ldr	r2, [r7, #16]
 8030cb6:	2334      	movs	r3, #52	; 0x34
 8030cb8:	fb03 f301 	mul.w	r3, r3, r1
 8030cbc:	4413      	add	r3, r2
 8030cbe:	3392      	adds	r3, #146	; 0x92
 8030cc0:	2202      	movs	r2, #2
 8030cc2:	701a      	strb	r2, [r3, #0]
            break;
 8030cc4:	e1bf      	b.n	8031046 <USBH_MSC_Process+0x6ca>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 8030cc6:	7bbb      	ldrb	r3, [r7, #14]
 8030cc8:	2b04      	cmp	r3, #4
 8030cca:	f040 81bc 	bne.w	8031046 <USBH_MSC_Process+0x6ca>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8030cce:	693b      	ldr	r3, [r7, #16]
 8030cd0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030cd4:	4619      	mov	r1, r3
 8030cd6:	693a      	ldr	r2, [r7, #16]
 8030cd8:	2334      	movs	r3, #52	; 0x34
 8030cda:	fb03 f301 	mul.w	r3, r3, r1
 8030cde:	4413      	add	r3, r2
 8030ce0:	3390      	adds	r3, #144	; 0x90
 8030ce2:	2201      	movs	r2, #1
 8030ce4:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8030ce6:	693b      	ldr	r3, [r7, #16]
 8030ce8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030cec:	4619      	mov	r1, r3
 8030cee:	693a      	ldr	r2, [r7, #16]
 8030cf0:	2334      	movs	r3, #52	; 0x34
 8030cf2:	fb03 f301 	mul.w	r3, r3, r1
 8030cf6:	4413      	add	r3, r2
 8030cf8:	3391      	adds	r3, #145	; 0x91
 8030cfa:	2202      	movs	r2, #2
 8030cfc:	701a      	strb	r2, [r3, #0]
            break;
 8030cfe:	e1a2      	b.n	8031046 <USBH_MSC_Process+0x6ca>
 8030d00:	080378fc 	.word	0x080378fc
 8030d04:	08037908 	.word	0x08037908
 8030d08:	08037920 	.word	0x08037920
 8030d0c:	08037938 	.word	0x08037938
 8030d10:	08037950 	.word	0x08037950
 8030d14:	08037964 	.word	0x08037964
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 8030d18:	693b      	ldr	r3, [r7, #16]
 8030d1a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030d1e:	b2d9      	uxtb	r1, r3
 8030d20:	693b      	ldr	r3, [r7, #16]
 8030d22:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030d26:	461a      	mov	r2, r3
 8030d28:	2334      	movs	r3, #52	; 0x34
 8030d2a:	fb03 f302 	mul.w	r3, r3, r2
 8030d2e:	3390      	adds	r3, #144	; 0x90
 8030d30:	693a      	ldr	r2, [r7, #16]
 8030d32:	4413      	add	r3, r2
 8030d34:	3304      	adds	r3, #4
 8030d36:	461a      	mov	r2, r3
 8030d38:	6878      	ldr	r0, [r7, #4]
 8030d3a:	f000 feb4 	bl	8031aa6 <USBH_MSC_SCSI_ReadCapacity>
 8030d3e:	4603      	mov	r3, r0
 8030d40:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8030d42:	7bfb      	ldrb	r3, [r7, #15]
 8030d44:	2b00      	cmp	r3, #0
 8030d46:	d170      	bne.n	8030e2a <USBH_MSC_Process+0x4ae>
              if (MSC_Handle->unit[MSC_Handle->current_lun].state_changed == 1U)
 8030d48:	693b      	ldr	r3, [r7, #16]
 8030d4a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030d4e:	4619      	mov	r1, r3
 8030d50:	693a      	ldr	r2, [r7, #16]
 8030d52:	2334      	movs	r3, #52	; 0x34
 8030d54:	fb03 f301 	mul.w	r3, r3, r1
 8030d58:	4413      	add	r3, r2
 8030d5a:	33c1      	adds	r3, #193	; 0xc1
 8030d5c:	781b      	ldrb	r3, [r3, #0]
 8030d5e:	2b01      	cmp	r3, #1
 8030d60:	d142      	bne.n	8030de8 <USBH_MSC_Process+0x46c>
                USBH_UsrLog("MSC Device capacity : %lu Bytes", \
 8030d62:	693b      	ldr	r3, [r7, #16]
 8030d64:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030d68:	4619      	mov	r1, r3
 8030d6a:	693a      	ldr	r2, [r7, #16]
 8030d6c:	2334      	movs	r3, #52	; 0x34
 8030d6e:	fb03 f301 	mul.w	r3, r3, r1
 8030d72:	4413      	add	r3, r2
 8030d74:	3394      	adds	r3, #148	; 0x94
 8030d76:	681b      	ldr	r3, [r3, #0]
 8030d78:	693a      	ldr	r2, [r7, #16]
 8030d7a:	f8b2 20f8 	ldrh.w	r2, [r2, #248]	; 0xf8
 8030d7e:	4610      	mov	r0, r2
 8030d80:	6939      	ldr	r1, [r7, #16]
 8030d82:	2234      	movs	r2, #52	; 0x34
 8030d84:	fb02 f200 	mul.w	r2, r2, r0
 8030d88:	440a      	add	r2, r1
 8030d8a:	3298      	adds	r2, #152	; 0x98
 8030d8c:	8812      	ldrh	r2, [r2, #0]
 8030d8e:	fb02 f303 	mul.w	r3, r2, r3
 8030d92:	4619      	mov	r1, r3
 8030d94:	48b3      	ldr	r0, [pc, #716]	; (8031064 <USBH_MSC_Process+0x6e8>)
 8030d96:	f004 fc7d 	bl	8035694 <iprintf>
 8030d9a:	200a      	movs	r0, #10
 8030d9c:	f004 fc92 	bl	80356c4 <putchar>
                USBH_UsrLog("Block number : %lu", (int32_t)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_nbr));
 8030da0:	693b      	ldr	r3, [r7, #16]
 8030da2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030da6:	4619      	mov	r1, r3
 8030da8:	693a      	ldr	r2, [r7, #16]
 8030daa:	2334      	movs	r3, #52	; 0x34
 8030dac:	fb03 f301 	mul.w	r3, r3, r1
 8030db0:	4413      	add	r3, r2
 8030db2:	3394      	adds	r3, #148	; 0x94
 8030db4:	681b      	ldr	r3, [r3, #0]
 8030db6:	4619      	mov	r1, r3
 8030db8:	48ab      	ldr	r0, [pc, #684]	; (8031068 <USBH_MSC_Process+0x6ec>)
 8030dba:	f004 fc6b 	bl	8035694 <iprintf>
 8030dbe:	200a      	movs	r0, #10
 8030dc0:	f004 fc80 	bl	80356c4 <putchar>
                USBH_UsrLog("Block Size   : %lu", (int32_t)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_size));
 8030dc4:	693b      	ldr	r3, [r7, #16]
 8030dc6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030dca:	4619      	mov	r1, r3
 8030dcc:	693a      	ldr	r2, [r7, #16]
 8030dce:	2334      	movs	r3, #52	; 0x34
 8030dd0:	fb03 f301 	mul.w	r3, r3, r1
 8030dd4:	4413      	add	r3, r2
 8030dd6:	3398      	adds	r3, #152	; 0x98
 8030dd8:	881b      	ldrh	r3, [r3, #0]
 8030dda:	4619      	mov	r1, r3
 8030ddc:	48a3      	ldr	r0, [pc, #652]	; (803106c <USBH_MSC_Process+0x6f0>)
 8030dde:	f004 fc59 	bl	8035694 <iprintf>
 8030de2:	200a      	movs	r0, #10
 8030de4:	f004 fc6e 	bl	80356c4 <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8030de8:	693b      	ldr	r3, [r7, #16]
 8030dea:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030dee:	4619      	mov	r1, r3
 8030df0:	693a      	ldr	r2, [r7, #16]
 8030df2:	2334      	movs	r3, #52	; 0x34
 8030df4:	fb03 f301 	mul.w	r3, r3, r1
 8030df8:	4413      	add	r3, r2
 8030dfa:	3390      	adds	r3, #144	; 0x90
 8030dfc:	2201      	movs	r2, #1
 8030dfe:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8030e00:	693b      	ldr	r3, [r7, #16]
 8030e02:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030e06:	4619      	mov	r1, r3
 8030e08:	693a      	ldr	r2, [r7, #16]
 8030e0a:	2334      	movs	r3, #52	; 0x34
 8030e0c:	fb03 f301 	mul.w	r3, r3, r1
 8030e10:	4413      	add	r3, r2
 8030e12:	3391      	adds	r3, #145	; 0x91
 8030e14:	2200      	movs	r2, #0
 8030e16:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 8030e18:	693b      	ldr	r3, [r7, #16]
 8030e1a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030e1e:	3301      	adds	r3, #1
 8030e20:	b29a      	uxth	r2, r3
 8030e22:	693b      	ldr	r3, [r7, #16]
 8030e24:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 8030e28:	e10f      	b.n	803104a <USBH_MSC_Process+0x6ce>
            else if (scsi_status == USBH_FAIL)
 8030e2a:	7bfb      	ldrb	r3, [r7, #15]
 8030e2c:	2b02      	cmp	r3, #2
 8030e2e:	d10c      	bne.n	8030e4a <USBH_MSC_Process+0x4ce>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8030e30:	693b      	ldr	r3, [r7, #16]
 8030e32:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030e36:	4619      	mov	r1, r3
 8030e38:	693a      	ldr	r2, [r7, #16]
 8030e3a:	2334      	movs	r3, #52	; 0x34
 8030e3c:	fb03 f301 	mul.w	r3, r3, r1
 8030e40:	4413      	add	r3, r2
 8030e42:	3390      	adds	r3, #144	; 0x90
 8030e44:	2205      	movs	r2, #5
 8030e46:	701a      	strb	r2, [r3, #0]
            break;
 8030e48:	e0ff      	b.n	803104a <USBH_MSC_Process+0x6ce>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8030e4a:	7bfb      	ldrb	r3, [r7, #15]
 8030e4c:	2b04      	cmp	r3, #4
 8030e4e:	f040 80fc 	bne.w	803104a <USBH_MSC_Process+0x6ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8030e52:	693b      	ldr	r3, [r7, #16]
 8030e54:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030e58:	4619      	mov	r1, r3
 8030e5a:	693a      	ldr	r2, [r7, #16]
 8030e5c:	2334      	movs	r3, #52	; 0x34
 8030e5e:	fb03 f301 	mul.w	r3, r3, r1
 8030e62:	4413      	add	r3, r2
 8030e64:	3390      	adds	r3, #144	; 0x90
 8030e66:	2201      	movs	r2, #1
 8030e68:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8030e6a:	693b      	ldr	r3, [r7, #16]
 8030e6c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030e70:	4619      	mov	r1, r3
 8030e72:	693a      	ldr	r2, [r7, #16]
 8030e74:	2334      	movs	r3, #52	; 0x34
 8030e76:	fb03 f301 	mul.w	r3, r3, r1
 8030e7a:	4413      	add	r3, r2
 8030e7c:	3391      	adds	r3, #145	; 0x91
 8030e7e:	2202      	movs	r2, #2
 8030e80:	701a      	strb	r2, [r3, #0]
            break;
 8030e82:	e0e2      	b.n	803104a <USBH_MSC_Process+0x6ce>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 8030e84:	693b      	ldr	r3, [r7, #16]
 8030e86:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030e8a:	b2d9      	uxtb	r1, r3
 8030e8c:	693b      	ldr	r3, [r7, #16]
 8030e8e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030e92:	461a      	mov	r2, r3
 8030e94:	2334      	movs	r3, #52	; 0x34
 8030e96:	fb03 f302 	mul.w	r3, r3, r2
 8030e9a:	3398      	adds	r3, #152	; 0x98
 8030e9c:	693a      	ldr	r2, [r7, #16]
 8030e9e:	4413      	add	r3, r2
 8030ea0:	3304      	adds	r3, #4
 8030ea2:	461a      	mov	r2, r3
 8030ea4:	6878      	ldr	r0, [r7, #4]
 8030ea6:	f000 ff1e 	bl	8031ce6 <USBH_MSC_SCSI_RequestSense>
 8030eaa:	4603      	mov	r3, r0
 8030eac:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8030eae:	7bfb      	ldrb	r3, [r7, #15]
 8030eb0:	2b00      	cmp	r3, #0
 8030eb2:	d17b      	bne.n	8030fac <USBH_MSC_Process+0x630>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8030eb4:	693b      	ldr	r3, [r7, #16]
 8030eb6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030eba:	4619      	mov	r1, r3
 8030ebc:	693a      	ldr	r2, [r7, #16]
 8030ebe:	2334      	movs	r3, #52	; 0x34
 8030ec0:	fb03 f301 	mul.w	r3, r3, r1
 8030ec4:	4413      	add	r3, r2
 8030ec6:	339c      	adds	r3, #156	; 0x9c
 8030ec8:	781b      	ldrb	r3, [r3, #0]
 8030eca:	2b06      	cmp	r3, #6
 8030ecc:	d00c      	beq.n	8030ee8 <USBH_MSC_Process+0x56c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 8030ece:	693b      	ldr	r3, [r7, #16]
 8030ed0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030ed4:	4619      	mov	r1, r3
 8030ed6:	693a      	ldr	r2, [r7, #16]
 8030ed8:	2334      	movs	r3, #52	; 0x34
 8030eda:	fb03 f301 	mul.w	r3, r3, r1
 8030ede:	4413      	add	r3, r2
 8030ee0:	339c      	adds	r3, #156	; 0x9c
 8030ee2:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8030ee4:	2b02      	cmp	r3, #2
 8030ee6:	d117      	bne.n	8030f18 <USBH_MSC_Process+0x59c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 8030ee8:	687b      	ldr	r3, [r7, #4]
 8030eea:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8030eee:	693b      	ldr	r3, [r7, #16]
 8030ef0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8030ef4:	1ad3      	subs	r3, r2, r3
 8030ef6:	f242 720f 	movw	r2, #9999	; 0x270f
 8030efa:	4293      	cmp	r3, r2
 8030efc:	d80c      	bhi.n	8030f18 <USBH_MSC_Process+0x59c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8030efe:	693b      	ldr	r3, [r7, #16]
 8030f00:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030f04:	4619      	mov	r1, r3
 8030f06:	693a      	ldr	r2, [r7, #16]
 8030f08:	2334      	movs	r3, #52	; 0x34
 8030f0a:	fb03 f301 	mul.w	r3, r3, r1
 8030f0e:	4413      	add	r3, r2
 8030f10:	3390      	adds	r3, #144	; 0x90
 8030f12:	2202      	movs	r2, #2
 8030f14:	701a      	strb	r2, [r3, #0]
                  break;
 8030f16:	e09b      	b.n	8031050 <USBH_MSC_Process+0x6d4>
              USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.key);
 8030f18:	693b      	ldr	r3, [r7, #16]
 8030f1a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030f1e:	4619      	mov	r1, r3
 8030f20:	693a      	ldr	r2, [r7, #16]
 8030f22:	2334      	movs	r3, #52	; 0x34
 8030f24:	fb03 f301 	mul.w	r3, r3, r1
 8030f28:	4413      	add	r3, r2
 8030f2a:	339c      	adds	r3, #156	; 0x9c
 8030f2c:	781b      	ldrb	r3, [r3, #0]
 8030f2e:	4619      	mov	r1, r3
 8030f30:	484f      	ldr	r0, [pc, #316]	; (8031070 <USBH_MSC_Process+0x6f4>)
 8030f32:	f004 fbaf 	bl	8035694 <iprintf>
 8030f36:	200a      	movs	r0, #10
 8030f38:	f004 fbc4 	bl	80356c4 <putchar>
              USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.asc);
 8030f3c:	693b      	ldr	r3, [r7, #16]
 8030f3e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030f42:	4619      	mov	r1, r3
 8030f44:	693a      	ldr	r2, [r7, #16]
 8030f46:	2334      	movs	r3, #52	; 0x34
 8030f48:	fb03 f301 	mul.w	r3, r3, r1
 8030f4c:	4413      	add	r3, r2
 8030f4e:	339d      	adds	r3, #157	; 0x9d
 8030f50:	781b      	ldrb	r3, [r3, #0]
 8030f52:	4619      	mov	r1, r3
 8030f54:	4847      	ldr	r0, [pc, #284]	; (8031074 <USBH_MSC_Process+0x6f8>)
 8030f56:	f004 fb9d 	bl	8035694 <iprintf>
 8030f5a:	200a      	movs	r0, #10
 8030f5c:	f004 fbb2 	bl	80356c4 <putchar>
              USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.ascq);
 8030f60:	693b      	ldr	r3, [r7, #16]
 8030f62:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030f66:	4619      	mov	r1, r3
 8030f68:	693a      	ldr	r2, [r7, #16]
 8030f6a:	2334      	movs	r3, #52	; 0x34
 8030f6c:	fb03 f301 	mul.w	r3, r3, r1
 8030f70:	4413      	add	r3, r2
 8030f72:	339e      	adds	r3, #158	; 0x9e
 8030f74:	781b      	ldrb	r3, [r3, #0]
 8030f76:	4619      	mov	r1, r3
 8030f78:	483f      	ldr	r0, [pc, #252]	; (8031078 <USBH_MSC_Process+0x6fc>)
 8030f7a:	f004 fb8b 	bl	8035694 <iprintf>
 8030f7e:	200a      	movs	r0, #10
 8030f80:	f004 fba0 	bl	80356c4 <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8030f84:	693b      	ldr	r3, [r7, #16]
 8030f86:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030f8a:	4619      	mov	r1, r3
 8030f8c:	693a      	ldr	r2, [r7, #16]
 8030f8e:	2334      	movs	r3, #52	; 0x34
 8030f90:	fb03 f301 	mul.w	r3, r3, r1
 8030f94:	4413      	add	r3, r2
 8030f96:	3390      	adds	r3, #144	; 0x90
 8030f98:	2201      	movs	r2, #1
 8030f9a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 8030f9c:	693b      	ldr	r3, [r7, #16]
 8030f9e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030fa2:	3301      	adds	r3, #1
 8030fa4:	b29a      	uxth	r2, r3
 8030fa6:	693b      	ldr	r3, [r7, #16]
 8030fa8:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 8030fac:	7bfb      	ldrb	r3, [r7, #15]
 8030fae:	2b02      	cmp	r3, #2
 8030fb0:	d112      	bne.n	8030fd8 <USBH_MSC_Process+0x65c>
              USBH_UsrLog("MSC Device NOT ready");
 8030fb2:	4832      	ldr	r0, [pc, #200]	; (803107c <USBH_MSC_Process+0x700>)
 8030fb4:	f004 fb6e 	bl	8035694 <iprintf>
 8030fb8:	200a      	movs	r0, #10
 8030fba:	f004 fb83 	bl	80356c4 <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 8030fbe:	693b      	ldr	r3, [r7, #16]
 8030fc0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030fc4:	4619      	mov	r1, r3
 8030fc6:	693a      	ldr	r2, [r7, #16]
 8030fc8:	2334      	movs	r3, #52	; 0x34
 8030fca:	fb03 f301 	mul.w	r3, r3, r1
 8030fce:	4413      	add	r3, r2
 8030fd0:	3390      	adds	r3, #144	; 0x90
 8030fd2:	2208      	movs	r2, #8
 8030fd4:	701a      	strb	r2, [r3, #0]
            break;
 8030fd6:	e03a      	b.n	803104e <USBH_MSC_Process+0x6d2>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8030fd8:	7bfb      	ldrb	r3, [r7, #15]
 8030fda:	2b04      	cmp	r3, #4
 8030fdc:	d137      	bne.n	803104e <USBH_MSC_Process+0x6d2>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8030fde:	693b      	ldr	r3, [r7, #16]
 8030fe0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030fe4:	4619      	mov	r1, r3
 8030fe6:	693a      	ldr	r2, [r7, #16]
 8030fe8:	2334      	movs	r3, #52	; 0x34
 8030fea:	fb03 f301 	mul.w	r3, r3, r1
 8030fee:	4413      	add	r3, r2
 8030ff0:	3390      	adds	r3, #144	; 0x90
 8030ff2:	2201      	movs	r2, #1
 8030ff4:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8030ff6:	693b      	ldr	r3, [r7, #16]
 8030ff8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8030ffc:	4619      	mov	r1, r3
 8030ffe:	693a      	ldr	r2, [r7, #16]
 8031000:	2334      	movs	r3, #52	; 0x34
 8031002:	fb03 f301 	mul.w	r3, r3, r1
 8031006:	4413      	add	r3, r2
 8031008:	3391      	adds	r3, #145	; 0x91
 803100a:	2202      	movs	r2, #2
 803100c:	701a      	strb	r2, [r3, #0]
            break;
 803100e:	e01e      	b.n	803104e <USBH_MSC_Process+0x6d2>
            MSC_Handle->current_lun++;
 8031010:	693b      	ldr	r3, [r7, #16]
 8031012:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8031016:	3301      	adds	r3, #1
 8031018:	b29a      	uxth	r2, r3
 803101a:	693b      	ldr	r3, [r7, #16]
 803101c:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 8031020:	e016      	b.n	8031050 <USBH_MSC_Process+0x6d4>
        MSC_Handle->current_lun = 0U;
 8031022:	693b      	ldr	r3, [r7, #16]
 8031024:	2200      	movs	r2, #0
 8031026:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 803102a:	693b      	ldr	r3, [r7, #16]
 803102c:	2201      	movs	r2, #1
 803102e:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8031030:	687b      	ldr	r3, [r7, #4]
 8031032:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8031036:	2102      	movs	r1, #2
 8031038:	6878      	ldr	r0, [r7, #4]
 803103a:	4798      	blx	r3
      break;
 803103c:	e00c      	b.n	8031058 <USBH_MSC_Process+0x6dc>
            break;
 803103e:	bf00      	nop
 8031040:	e00a      	b.n	8031058 <USBH_MSC_Process+0x6dc>
            break;
 8031042:	bf00      	nop
 8031044:	e008      	b.n	8031058 <USBH_MSC_Process+0x6dc>
            break;
 8031046:	bf00      	nop
 8031048:	e006      	b.n	8031058 <USBH_MSC_Process+0x6dc>
            break;
 803104a:	bf00      	nop
 803104c:	e004      	b.n	8031058 <USBH_MSC_Process+0x6dc>
            break;
 803104e:	bf00      	nop
      break;
 8031050:	e002      	b.n	8031058 <USBH_MSC_Process+0x6dc>
      error = USBH_OK;
 8031052:	2300      	movs	r3, #0
 8031054:	75fb      	strb	r3, [r7, #23]
      break;
 8031056:	bf00      	nop
  }
  return error;
 8031058:	7dfb      	ldrb	r3, [r7, #23]
}
 803105a:	4618      	mov	r0, r3
 803105c:	3718      	adds	r7, #24
 803105e:	46bd      	mov	sp, r7
 8031060:	bd80      	pop	{r7, pc}
 8031062:	bf00      	nop
 8031064:	0803797c 	.word	0x0803797c
 8031068:	0803799c 	.word	0x0803799c
 803106c:	080379b0 	.word	0x080379b0
 8031070:	080379c4 	.word	0x080379c4
 8031074:	080379d4 	.word	0x080379d4
 8031078:	080379f0 	.word	0x080379f0
 803107c:	08037964 	.word	0x08037964

08031080 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8031080:	b480      	push	{r7}
 8031082:	b083      	sub	sp, #12
 8031084:	af00      	add	r7, sp, #0
 8031086:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8031088:	2300      	movs	r3, #0
}
 803108a:	4618      	mov	r0, r3
 803108c:	370c      	adds	r7, #12
 803108e:	46bd      	mov	sp, r7
 8031090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031094:	4770      	bx	lr
	...

08031098 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8031098:	b580      	push	{r7, lr}
 803109a:	b088      	sub	sp, #32
 803109c:	af02      	add	r7, sp, #8
 803109e:	6078      	str	r0, [r7, #4]
 80310a0:	460b      	mov	r3, r1
 80310a2:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80310a4:	687b      	ldr	r3, [r7, #4]
 80310a6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80310aa:	69db      	ldr	r3, [r3, #28]
 80310ac:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 80310ae:	2301      	movs	r3, #1
 80310b0:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 80310b2:	2301      	movs	r3, #1
 80310b4:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 80310b6:	78fb      	ldrb	r3, [r7, #3]
 80310b8:	693a      	ldr	r2, [r7, #16]
 80310ba:	2134      	movs	r1, #52	; 0x34
 80310bc:	fb01 f303 	mul.w	r3, r1, r3
 80310c0:	4413      	add	r3, r2
 80310c2:	3390      	adds	r3, #144	; 0x90
 80310c4:	781b      	ldrb	r3, [r3, #0]
 80310c6:	2b06      	cmp	r3, #6
 80310c8:	d004      	beq.n	80310d4 <USBH_MSC_RdWrProcess+0x3c>
 80310ca:	2b07      	cmp	r3, #7
 80310cc:	d038      	beq.n	8031140 <USBH_MSC_RdWrProcess+0xa8>
 80310ce:	2b05      	cmp	r3, #5
 80310d0:	d06b      	beq.n	80311aa <USBH_MSC_RdWrProcess+0x112>
#endif
#endif
      break;

    default:
      break;
 80310d2:	e0db      	b.n	803128c <USBH_MSC_RdWrProcess+0x1f4>
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 80310d4:	78f9      	ldrb	r1, [r7, #3]
 80310d6:	2300      	movs	r3, #0
 80310d8:	9300      	str	r3, [sp, #0]
 80310da:	2300      	movs	r3, #0
 80310dc:	2200      	movs	r2, #0
 80310de:	6878      	ldr	r0, [r7, #4]
 80310e0:	f000 fee5 	bl	8031eae <USBH_MSC_SCSI_Read>
 80310e4:	4603      	mov	r3, r0
 80310e6:	73fb      	strb	r3, [r7, #15]
      if (scsi_status == USBH_OK)
 80310e8:	7bfb      	ldrb	r3, [r7, #15]
 80310ea:	2b00      	cmp	r3, #0
 80310ec:	d10b      	bne.n	8031106 <USBH_MSC_RdWrProcess+0x6e>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 80310ee:	78fb      	ldrb	r3, [r7, #3]
 80310f0:	693a      	ldr	r2, [r7, #16]
 80310f2:	2134      	movs	r1, #52	; 0x34
 80310f4:	fb01 f303 	mul.w	r3, r1, r3
 80310f8:	4413      	add	r3, r2
 80310fa:	3390      	adds	r3, #144	; 0x90
 80310fc:	2201      	movs	r2, #1
 80310fe:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 8031100:	2300      	movs	r3, #0
 8031102:	75fb      	strb	r3, [r7, #23]
      break;
 8031104:	e0bd      	b.n	8031282 <USBH_MSC_RdWrProcess+0x1ea>
      else if (scsi_status == USBH_FAIL)
 8031106:	7bfb      	ldrb	r3, [r7, #15]
 8031108:	2b02      	cmp	r3, #2
 803110a:	d109      	bne.n	8031120 <USBH_MSC_RdWrProcess+0x88>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 803110c:	78fb      	ldrb	r3, [r7, #3]
 803110e:	693a      	ldr	r2, [r7, #16]
 8031110:	2134      	movs	r1, #52	; 0x34
 8031112:	fb01 f303 	mul.w	r3, r1, r3
 8031116:	4413      	add	r3, r2
 8031118:	3390      	adds	r3, #144	; 0x90
 803111a:	2205      	movs	r2, #5
 803111c:	701a      	strb	r2, [r3, #0]
      break;
 803111e:	e0b0      	b.n	8031282 <USBH_MSC_RdWrProcess+0x1ea>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8031120:	7bfb      	ldrb	r3, [r7, #15]
 8031122:	2b04      	cmp	r3, #4
 8031124:	f040 80ad 	bne.w	8031282 <USBH_MSC_RdWrProcess+0x1ea>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8031128:	78fb      	ldrb	r3, [r7, #3]
 803112a:	693a      	ldr	r2, [r7, #16]
 803112c:	2134      	movs	r1, #52	; 0x34
 803112e:	fb01 f303 	mul.w	r3, r1, r3
 8031132:	4413      	add	r3, r2
 8031134:	3390      	adds	r3, #144	; 0x90
 8031136:	2208      	movs	r2, #8
 8031138:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 803113a:	2302      	movs	r3, #2
 803113c:	75fb      	strb	r3, [r7, #23]
      break;
 803113e:	e0a0      	b.n	8031282 <USBH_MSC_RdWrProcess+0x1ea>
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 8031140:	78f9      	ldrb	r1, [r7, #3]
 8031142:	2300      	movs	r3, #0
 8031144:	9300      	str	r3, [sp, #0]
 8031146:	2300      	movs	r3, #0
 8031148:	2200      	movs	r2, #0
 803114a:	6878      	ldr	r0, [r7, #4]
 803114c:	f000 fe44 	bl	8031dd8 <USBH_MSC_SCSI_Write>
 8031150:	4603      	mov	r3, r0
 8031152:	73fb      	strb	r3, [r7, #15]
      if (scsi_status == USBH_OK)
 8031154:	7bfb      	ldrb	r3, [r7, #15]
 8031156:	2b00      	cmp	r3, #0
 8031158:	d10b      	bne.n	8031172 <USBH_MSC_RdWrProcess+0xda>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 803115a:	78fb      	ldrb	r3, [r7, #3]
 803115c:	693a      	ldr	r2, [r7, #16]
 803115e:	2134      	movs	r1, #52	; 0x34
 8031160:	fb01 f303 	mul.w	r3, r1, r3
 8031164:	4413      	add	r3, r2
 8031166:	3390      	adds	r3, #144	; 0x90
 8031168:	2201      	movs	r2, #1
 803116a:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 803116c:	2300      	movs	r3, #0
 803116e:	75fb      	strb	r3, [r7, #23]
      break;
 8031170:	e089      	b.n	8031286 <USBH_MSC_RdWrProcess+0x1ee>
      else if (scsi_status == USBH_FAIL)
 8031172:	7bfb      	ldrb	r3, [r7, #15]
 8031174:	2b02      	cmp	r3, #2
 8031176:	d109      	bne.n	803118c <USBH_MSC_RdWrProcess+0xf4>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8031178:	78fb      	ldrb	r3, [r7, #3]
 803117a:	693a      	ldr	r2, [r7, #16]
 803117c:	2134      	movs	r1, #52	; 0x34
 803117e:	fb01 f303 	mul.w	r3, r1, r3
 8031182:	4413      	add	r3, r2
 8031184:	3390      	adds	r3, #144	; 0x90
 8031186:	2205      	movs	r2, #5
 8031188:	701a      	strb	r2, [r3, #0]
      break;
 803118a:	e07c      	b.n	8031286 <USBH_MSC_RdWrProcess+0x1ee>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 803118c:	7bfb      	ldrb	r3, [r7, #15]
 803118e:	2b04      	cmp	r3, #4
 8031190:	d179      	bne.n	8031286 <USBH_MSC_RdWrProcess+0x1ee>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8031192:	78fb      	ldrb	r3, [r7, #3]
 8031194:	693a      	ldr	r2, [r7, #16]
 8031196:	2134      	movs	r1, #52	; 0x34
 8031198:	fb01 f303 	mul.w	r3, r1, r3
 803119c:	4413      	add	r3, r2
 803119e:	3390      	adds	r3, #144	; 0x90
 80311a0:	2208      	movs	r2, #8
 80311a2:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 80311a4:	2302      	movs	r3, #2
 80311a6:	75fb      	strb	r3, [r7, #23]
      break;
 80311a8:	e06d      	b.n	8031286 <USBH_MSC_RdWrProcess+0x1ee>
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 80311aa:	78fb      	ldrb	r3, [r7, #3]
 80311ac:	2234      	movs	r2, #52	; 0x34
 80311ae:	fb02 f303 	mul.w	r3, r2, r3
 80311b2:	3398      	adds	r3, #152	; 0x98
 80311b4:	693a      	ldr	r2, [r7, #16]
 80311b6:	4413      	add	r3, r2
 80311b8:	1d1a      	adds	r2, r3, #4
 80311ba:	78fb      	ldrb	r3, [r7, #3]
 80311bc:	4619      	mov	r1, r3
 80311be:	6878      	ldr	r0, [r7, #4]
 80311c0:	f000 fd91 	bl	8031ce6 <USBH_MSC_SCSI_RequestSense>
 80311c4:	4603      	mov	r3, r0
 80311c6:	73fb      	strb	r3, [r7, #15]
      if (scsi_status == USBH_OK)
 80311c8:	7bfb      	ldrb	r3, [r7, #15]
 80311ca:	2b00      	cmp	r3, #0
 80311cc:	d140      	bne.n	8031250 <USBH_MSC_RdWrProcess+0x1b8>
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
 80311ce:	78fb      	ldrb	r3, [r7, #3]
 80311d0:	693a      	ldr	r2, [r7, #16]
 80311d2:	2134      	movs	r1, #52	; 0x34
 80311d4:	fb01 f303 	mul.w	r3, r1, r3
 80311d8:	4413      	add	r3, r2
 80311da:	339c      	adds	r3, #156	; 0x9c
 80311dc:	781b      	ldrb	r3, [r3, #0]
 80311de:	4619      	mov	r1, r3
 80311e0:	482d      	ldr	r0, [pc, #180]	; (8031298 <USBH_MSC_RdWrProcess+0x200>)
 80311e2:	f004 fa57 	bl	8035694 <iprintf>
 80311e6:	200a      	movs	r0, #10
 80311e8:	f004 fa6c 	bl	80356c4 <putchar>
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
 80311ec:	78fb      	ldrb	r3, [r7, #3]
 80311ee:	693a      	ldr	r2, [r7, #16]
 80311f0:	2134      	movs	r1, #52	; 0x34
 80311f2:	fb01 f303 	mul.w	r3, r1, r3
 80311f6:	4413      	add	r3, r2
 80311f8:	339d      	adds	r3, #157	; 0x9d
 80311fa:	781b      	ldrb	r3, [r3, #0]
 80311fc:	4619      	mov	r1, r3
 80311fe:	4827      	ldr	r0, [pc, #156]	; (803129c <USBH_MSC_RdWrProcess+0x204>)
 8031200:	f004 fa48 	bl	8035694 <iprintf>
 8031204:	200a      	movs	r0, #10
 8031206:	f004 fa5d 	bl	80356c4 <putchar>
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
 803120a:	78fb      	ldrb	r3, [r7, #3]
 803120c:	693a      	ldr	r2, [r7, #16]
 803120e:	2134      	movs	r1, #52	; 0x34
 8031210:	fb01 f303 	mul.w	r3, r1, r3
 8031214:	4413      	add	r3, r2
 8031216:	339e      	adds	r3, #158	; 0x9e
 8031218:	781b      	ldrb	r3, [r3, #0]
 803121a:	4619      	mov	r1, r3
 803121c:	4820      	ldr	r0, [pc, #128]	; (80312a0 <USBH_MSC_RdWrProcess+0x208>)
 803121e:	f004 fa39 	bl	8035694 <iprintf>
 8031222:	200a      	movs	r0, #10
 8031224:	f004 fa4e 	bl	80356c4 <putchar>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8031228:	78fb      	ldrb	r3, [r7, #3]
 803122a:	693a      	ldr	r2, [r7, #16]
 803122c:	2134      	movs	r1, #52	; 0x34
 803122e:	fb01 f303 	mul.w	r3, r1, r3
 8031232:	4413      	add	r3, r2
 8031234:	3390      	adds	r3, #144	; 0x90
 8031236:	2201      	movs	r2, #1
 8031238:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 803123a:	78fb      	ldrb	r3, [r7, #3]
 803123c:	693a      	ldr	r2, [r7, #16]
 803123e:	2134      	movs	r1, #52	; 0x34
 8031240:	fb01 f303 	mul.w	r3, r1, r3
 8031244:	4413      	add	r3, r2
 8031246:	3391      	adds	r3, #145	; 0x91
 8031248:	2202      	movs	r2, #2
 803124a:	701a      	strb	r2, [r3, #0]
        error = USBH_FAIL;
 803124c:	2302      	movs	r3, #2
 803124e:	75fb      	strb	r3, [r7, #23]
      if (scsi_status == USBH_FAIL)
 8031250:	7bfb      	ldrb	r3, [r7, #15]
 8031252:	2b02      	cmp	r3, #2
 8031254:	d106      	bne.n	8031264 <USBH_MSC_RdWrProcess+0x1cc>
        USBH_UsrLog("MSC Device NOT ready");
 8031256:	4813      	ldr	r0, [pc, #76]	; (80312a4 <USBH_MSC_RdWrProcess+0x20c>)
 8031258:	f004 fa1c 	bl	8035694 <iprintf>
 803125c:	200a      	movs	r0, #10
 803125e:	f004 fa31 	bl	80356c4 <putchar>
      break;
 8031262:	e012      	b.n	803128a <USBH_MSC_RdWrProcess+0x1f2>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8031264:	7bfb      	ldrb	r3, [r7, #15]
 8031266:	2b04      	cmp	r3, #4
 8031268:	d10f      	bne.n	803128a <USBH_MSC_RdWrProcess+0x1f2>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 803126a:	78fb      	ldrb	r3, [r7, #3]
 803126c:	693a      	ldr	r2, [r7, #16]
 803126e:	2134      	movs	r1, #52	; 0x34
 8031270:	fb01 f303 	mul.w	r3, r1, r3
 8031274:	4413      	add	r3, r2
 8031276:	3390      	adds	r3, #144	; 0x90
 8031278:	2208      	movs	r2, #8
 803127a:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 803127c:	2302      	movs	r3, #2
 803127e:	75fb      	strb	r3, [r7, #23]
      break;
 8031280:	e003      	b.n	803128a <USBH_MSC_RdWrProcess+0x1f2>
      break;
 8031282:	bf00      	nop
 8031284:	e002      	b.n	803128c <USBH_MSC_RdWrProcess+0x1f4>
      break;
 8031286:	bf00      	nop
 8031288:	e000      	b.n	803128c <USBH_MSC_RdWrProcess+0x1f4>
      break;
 803128a:	bf00      	nop

  }
  return error;
 803128c:	7dfb      	ldrb	r3, [r7, #23]
}
 803128e:	4618      	mov	r0, r3
 8031290:	3718      	adds	r7, #24
 8031292:	46bd      	mov	sp, r7
 8031294:	bd80      	pop	{r7, pc}
 8031296:	bf00      	nop
 8031298:	080379c4 	.word	0x080379c4
 803129c:	080379d4 	.word	0x080379d4
 80312a0:	080379f0 	.word	0x080379f0
 80312a4:	08037964 	.word	0x08037964

080312a8 <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 80312a8:	b480      	push	{r7}
 80312aa:	b085      	sub	sp, #20
 80312ac:	af00      	add	r7, sp, #0
 80312ae:	6078      	str	r0, [r7, #4]
 80312b0:	460b      	mov	r3, r1
 80312b2:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80312b4:	687b      	ldr	r3, [r7, #4]
 80312b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80312ba:	69db      	ldr	r3, [r3, #28]
 80312bc:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 80312be:	687b      	ldr	r3, [r7, #4]
 80312c0:	781b      	ldrb	r3, [r3, #0]
 80312c2:	b2db      	uxtb	r3, r3
 80312c4:	2b0b      	cmp	r3, #11
 80312c6:	d10c      	bne.n	80312e2 <USBH_MSC_UnitIsReady+0x3a>
 80312c8:	78fb      	ldrb	r3, [r7, #3]
 80312ca:	68ba      	ldr	r2, [r7, #8]
 80312cc:	2134      	movs	r1, #52	; 0x34
 80312ce:	fb01 f303 	mul.w	r3, r1, r3
 80312d2:	4413      	add	r3, r2
 80312d4:	3391      	adds	r3, #145	; 0x91
 80312d6:	781b      	ldrb	r3, [r3, #0]
 80312d8:	2b00      	cmp	r3, #0
 80312da:	d102      	bne.n	80312e2 <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 80312dc:	2301      	movs	r3, #1
 80312de:	73fb      	strb	r3, [r7, #15]
 80312e0:	e001      	b.n	80312e6 <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 80312e2:	2300      	movs	r3, #0
 80312e4:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 80312e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80312e8:	4618      	mov	r0, r3
 80312ea:	3714      	adds	r7, #20
 80312ec:	46bd      	mov	sp, r7
 80312ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80312f2:	4770      	bx	lr

080312f4 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 80312f4:	b580      	push	{r7, lr}
 80312f6:	b086      	sub	sp, #24
 80312f8:	af00      	add	r7, sp, #0
 80312fa:	60f8      	str	r0, [r7, #12]
 80312fc:	460b      	mov	r3, r1
 80312fe:	607a      	str	r2, [r7, #4]
 8031300:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8031302:	68fb      	ldr	r3, [r7, #12]
 8031304:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8031308:	69db      	ldr	r3, [r3, #28]
 803130a:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 803130c:	68fb      	ldr	r3, [r7, #12]
 803130e:	781b      	ldrb	r3, [r3, #0]
 8031310:	b2db      	uxtb	r3, r3
 8031312:	2b0b      	cmp	r3, #11
 8031314:	d10d      	bne.n	8031332 <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 8031316:	7afb      	ldrb	r3, [r7, #11]
 8031318:	2234      	movs	r2, #52	; 0x34
 803131a:	fb02 f303 	mul.w	r3, r2, r3
 803131e:	3390      	adds	r3, #144	; 0x90
 8031320:	697a      	ldr	r2, [r7, #20]
 8031322:	4413      	add	r3, r2
 8031324:	2234      	movs	r2, #52	; 0x34
 8031326:	4619      	mov	r1, r3
 8031328:	6878      	ldr	r0, [r7, #4]
 803132a:	f003 fc9b 	bl	8034c64 <memcpy>
    return USBH_OK;
 803132e:	2300      	movs	r3, #0
 8031330:	e000      	b.n	8031334 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 8031332:	2302      	movs	r3, #2
  }
}
 8031334:	4618      	mov	r0, r3
 8031336:	3718      	adds	r7, #24
 8031338:	46bd      	mov	sp, r7
 803133a:	bd80      	pop	{r7, pc}

0803133c <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 803133c:	b580      	push	{r7, lr}
 803133e:	b088      	sub	sp, #32
 8031340:	af02      	add	r7, sp, #8
 8031342:	60f8      	str	r0, [r7, #12]
 8031344:	607a      	str	r2, [r7, #4]
 8031346:	603b      	str	r3, [r7, #0]
 8031348:	460b      	mov	r3, r1
 803134a:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 803134c:	68fb      	ldr	r3, [r7, #12]
 803134e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8031352:	69db      	ldr	r3, [r3, #28]
 8031354:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 8031356:	68fb      	ldr	r3, [r7, #12]
 8031358:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 803135c:	b2db      	uxtb	r3, r3
 803135e:	2b00      	cmp	r3, #0
 8031360:	d00e      	beq.n	8031380 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 8031362:	68fb      	ldr	r3, [r7, #12]
 8031364:	781b      	ldrb	r3, [r3, #0]
 8031366:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 8031368:	2b0b      	cmp	r3, #11
 803136a:	d109      	bne.n	8031380 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 803136c:	7afb      	ldrb	r3, [r7, #11]
 803136e:	697a      	ldr	r2, [r7, #20]
 8031370:	2134      	movs	r1, #52	; 0x34
 8031372:	fb01 f303 	mul.w	r3, r1, r3
 8031376:	4413      	add	r3, r2
 8031378:	3390      	adds	r3, #144	; 0x90
 803137a:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 803137c:	2b01      	cmp	r3, #1
 803137e:	d001      	beq.n	8031384 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 8031380:	2302      	movs	r3, #2
 8031382:	e040      	b.n	8031406 <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 8031384:	697b      	ldr	r3, [r7, #20]
 8031386:	2206      	movs	r2, #6
 8031388:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 803138a:	7afb      	ldrb	r3, [r7, #11]
 803138c:	697a      	ldr	r2, [r7, #20]
 803138e:	2134      	movs	r1, #52	; 0x34
 8031390:	fb01 f303 	mul.w	r3, r1, r3
 8031394:	4413      	add	r3, r2
 8031396:	3390      	adds	r3, #144	; 0x90
 8031398:	2206      	movs	r2, #6
 803139a:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 803139c:	7afb      	ldrb	r3, [r7, #11]
 803139e:	b29a      	uxth	r2, r3
 80313a0:	697b      	ldr	r3, [r7, #20]
 80313a2:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 80313a6:	7af9      	ldrb	r1, [r7, #11]
 80313a8:	6a3b      	ldr	r3, [r7, #32]
 80313aa:	9300      	str	r3, [sp, #0]
 80313ac:	683b      	ldr	r3, [r7, #0]
 80313ae:	687a      	ldr	r2, [r7, #4]
 80313b0:	68f8      	ldr	r0, [r7, #12]
 80313b2:	f000 fd7c 	bl	8031eae <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 80313b6:	68fb      	ldr	r3, [r7, #12]
 80313b8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80313bc:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 80313be:	e016      	b.n	80313ee <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 80313c0:	68fb      	ldr	r3, [r7, #12]
 80313c2:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 80313c6:	693b      	ldr	r3, [r7, #16]
 80313c8:	1ad2      	subs	r2, r2, r3
 80313ca:	6a3b      	ldr	r3, [r7, #32]
 80313cc:	f242 7110 	movw	r1, #10000	; 0x2710
 80313d0:	fb01 f303 	mul.w	r3, r1, r3
 80313d4:	429a      	cmp	r2, r3
 80313d6:	d805      	bhi.n	80313e4 <USBH_MSC_Read+0xa8>
 80313d8:	68fb      	ldr	r3, [r7, #12]
 80313da:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80313de:	b2db      	uxtb	r3, r3
 80313e0:	2b00      	cmp	r3, #0
 80313e2:	d104      	bne.n	80313ee <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 80313e4:	697b      	ldr	r3, [r7, #20]
 80313e6:	2201      	movs	r2, #1
 80313e8:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 80313ea:	2302      	movs	r3, #2
 80313ec:	e00b      	b.n	8031406 <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 80313ee:	7afb      	ldrb	r3, [r7, #11]
 80313f0:	4619      	mov	r1, r3
 80313f2:	68f8      	ldr	r0, [r7, #12]
 80313f4:	f7ff fe50 	bl	8031098 <USBH_MSC_RdWrProcess>
 80313f8:	4603      	mov	r3, r0
 80313fa:	2b01      	cmp	r3, #1
 80313fc:	d0e0      	beq.n	80313c0 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 80313fe:	697b      	ldr	r3, [r7, #20]
 8031400:	2201      	movs	r2, #1
 8031402:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 8031404:	2300      	movs	r3, #0
}
 8031406:	4618      	mov	r0, r3
 8031408:	3718      	adds	r7, #24
 803140a:	46bd      	mov	sp, r7
 803140c:	bd80      	pop	{r7, pc}

0803140e <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 803140e:	b580      	push	{r7, lr}
 8031410:	b088      	sub	sp, #32
 8031412:	af02      	add	r7, sp, #8
 8031414:	60f8      	str	r0, [r7, #12]
 8031416:	607a      	str	r2, [r7, #4]
 8031418:	603b      	str	r3, [r7, #0]
 803141a:	460b      	mov	r3, r1
 803141c:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 803141e:	68fb      	ldr	r3, [r7, #12]
 8031420:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8031424:	69db      	ldr	r3, [r3, #28]
 8031426:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 8031428:	68fb      	ldr	r3, [r7, #12]
 803142a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 803142e:	b2db      	uxtb	r3, r3
 8031430:	2b00      	cmp	r3, #0
 8031432:	d00e      	beq.n	8031452 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 8031434:	68fb      	ldr	r3, [r7, #12]
 8031436:	781b      	ldrb	r3, [r3, #0]
 8031438:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 803143a:	2b0b      	cmp	r3, #11
 803143c:	d109      	bne.n	8031452 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 803143e:	7afb      	ldrb	r3, [r7, #11]
 8031440:	697a      	ldr	r2, [r7, #20]
 8031442:	2134      	movs	r1, #52	; 0x34
 8031444:	fb01 f303 	mul.w	r3, r1, r3
 8031448:	4413      	add	r3, r2
 803144a:	3390      	adds	r3, #144	; 0x90
 803144c:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 803144e:	2b01      	cmp	r3, #1
 8031450:	d001      	beq.n	8031456 <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 8031452:	2302      	movs	r3, #2
 8031454:	e040      	b.n	80314d8 <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 8031456:	697b      	ldr	r3, [r7, #20]
 8031458:	2207      	movs	r2, #7
 803145a:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 803145c:	7afb      	ldrb	r3, [r7, #11]
 803145e:	697a      	ldr	r2, [r7, #20]
 8031460:	2134      	movs	r1, #52	; 0x34
 8031462:	fb01 f303 	mul.w	r3, r1, r3
 8031466:	4413      	add	r3, r2
 8031468:	3390      	adds	r3, #144	; 0x90
 803146a:	2207      	movs	r2, #7
 803146c:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 803146e:	7afb      	ldrb	r3, [r7, #11]
 8031470:	b29a      	uxth	r2, r3
 8031472:	697b      	ldr	r3, [r7, #20]
 8031474:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 8031478:	7af9      	ldrb	r1, [r7, #11]
 803147a:	6a3b      	ldr	r3, [r7, #32]
 803147c:	9300      	str	r3, [sp, #0]
 803147e:	683b      	ldr	r3, [r7, #0]
 8031480:	687a      	ldr	r2, [r7, #4]
 8031482:	68f8      	ldr	r0, [r7, #12]
 8031484:	f000 fca8 	bl	8031dd8 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 8031488:	68fb      	ldr	r3, [r7, #12]
 803148a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 803148e:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8031490:	e016      	b.n	80314c0 <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 8031492:	68fb      	ldr	r3, [r7, #12]
 8031494:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8031498:	693b      	ldr	r3, [r7, #16]
 803149a:	1ad2      	subs	r2, r2, r3
 803149c:	6a3b      	ldr	r3, [r7, #32]
 803149e:	f242 7110 	movw	r1, #10000	; 0x2710
 80314a2:	fb01 f303 	mul.w	r3, r1, r3
 80314a6:	429a      	cmp	r2, r3
 80314a8:	d805      	bhi.n	80314b6 <USBH_MSC_Write+0xa8>
 80314aa:	68fb      	ldr	r3, [r7, #12]
 80314ac:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80314b0:	b2db      	uxtb	r3, r3
 80314b2:	2b00      	cmp	r3, #0
 80314b4:	d104      	bne.n	80314c0 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 80314b6:	697b      	ldr	r3, [r7, #20]
 80314b8:	2201      	movs	r2, #1
 80314ba:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 80314bc:	2302      	movs	r3, #2
 80314be:	e00b      	b.n	80314d8 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 80314c0:	7afb      	ldrb	r3, [r7, #11]
 80314c2:	4619      	mov	r1, r3
 80314c4:	68f8      	ldr	r0, [r7, #12]
 80314c6:	f7ff fde7 	bl	8031098 <USBH_MSC_RdWrProcess>
 80314ca:	4603      	mov	r3, r0
 80314cc:	2b01      	cmp	r3, #1
 80314ce:	d0e0      	beq.n	8031492 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 80314d0:	697b      	ldr	r3, [r7, #20]
 80314d2:	2201      	movs	r2, #1
 80314d4:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 80314d6:	2300      	movs	r3, #0
}
 80314d8:	4618      	mov	r0, r3
 80314da:	3718      	adds	r7, #24
 80314dc:	46bd      	mov	sp, r7
 80314de:	bd80      	pop	{r7, pc}

080314e0 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 80314e0:	b580      	push	{r7, lr}
 80314e2:	b082      	sub	sp, #8
 80314e4:	af00      	add	r7, sp, #0
 80314e6:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 80314e8:	687b      	ldr	r3, [r7, #4]
 80314ea:	2221      	movs	r2, #33	; 0x21
 80314ec:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 80314ee:	687b      	ldr	r3, [r7, #4]
 80314f0:	22ff      	movs	r2, #255	; 0xff
 80314f2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80314f4:	687b      	ldr	r3, [r7, #4]
 80314f6:	2200      	movs	r2, #0
 80314f8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80314fa:	687b      	ldr	r3, [r7, #4]
 80314fc:	2200      	movs	r2, #0
 80314fe:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 8031500:	687b      	ldr	r3, [r7, #4]
 8031502:	2200      	movs	r2, #0
 8031504:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 8031506:	2200      	movs	r2, #0
 8031508:	2100      	movs	r1, #0
 803150a:	6878      	ldr	r0, [r7, #4]
 803150c:	f001 ffb3 	bl	8033476 <USBH_CtlReq>
 8031510:	4603      	mov	r3, r0
}
 8031512:	4618      	mov	r0, r3
 8031514:	3708      	adds	r7, #8
 8031516:	46bd      	mov	sp, r7
 8031518:	bd80      	pop	{r7, pc}

0803151a <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 803151a:	b580      	push	{r7, lr}
 803151c:	b082      	sub	sp, #8
 803151e:	af00      	add	r7, sp, #0
 8031520:	6078      	str	r0, [r7, #4]
 8031522:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 8031524:	687b      	ldr	r3, [r7, #4]
 8031526:	22a1      	movs	r2, #161	; 0xa1
 8031528:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 803152a:	687b      	ldr	r3, [r7, #4]
 803152c:	22fe      	movs	r2, #254	; 0xfe
 803152e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8031530:	687b      	ldr	r3, [r7, #4]
 8031532:	2200      	movs	r2, #0
 8031534:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8031536:	687b      	ldr	r3, [r7, #4]
 8031538:	2200      	movs	r2, #0
 803153a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 803153c:	687b      	ldr	r3, [r7, #4]
 803153e:	2201      	movs	r2, #1
 8031540:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 8031542:	2201      	movs	r2, #1
 8031544:	6839      	ldr	r1, [r7, #0]
 8031546:	6878      	ldr	r0, [r7, #4]
 8031548:	f001 ff95 	bl	8033476 <USBH_CtlReq>
 803154c:	4603      	mov	r3, r0
}
 803154e:	4618      	mov	r0, r3
 8031550:	3708      	adds	r7, #8
 8031552:	46bd      	mov	sp, r7
 8031554:	bd80      	pop	{r7, pc}
	...

08031558 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 8031558:	b480      	push	{r7}
 803155a:	b085      	sub	sp, #20
 803155c:	af00      	add	r7, sp, #0
 803155e:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8031560:	687b      	ldr	r3, [r7, #4]
 8031562:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8031566:	69db      	ldr	r3, [r3, #28]
 8031568:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 803156a:	68fb      	ldr	r3, [r7, #12]
 803156c:	4a09      	ldr	r2, [pc, #36]	; (8031594 <USBH_MSC_BOT_Init+0x3c>)
 803156e:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 8031570:	68fb      	ldr	r3, [r7, #12]
 8031572:	4a09      	ldr	r2, [pc, #36]	; (8031598 <USBH_MSC_BOT_Init+0x40>)
 8031574:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 8031576:	68fb      	ldr	r3, [r7, #12]
 8031578:	2201      	movs	r2, #1
 803157a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 803157e:	68fb      	ldr	r3, [r7, #12]
 8031580:	2201      	movs	r2, #1
 8031582:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 8031586:	2300      	movs	r3, #0
}
 8031588:	4618      	mov	r0, r3
 803158a:	3714      	adds	r7, #20
 803158c:	46bd      	mov	sp, r7
 803158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031592:	4770      	bx	lr
 8031594:	43425355 	.word	0x43425355
 8031598:	20304050 	.word	0x20304050

0803159c <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 803159c:	b580      	push	{r7, lr}
 803159e:	b088      	sub	sp, #32
 80315a0:	af02      	add	r7, sp, #8
 80315a2:	6078      	str	r0, [r7, #4]
 80315a4:	460b      	mov	r3, r1
 80315a6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 80315a8:	2301      	movs	r3, #1
 80315aa:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 80315ac:	2301      	movs	r3, #1
 80315ae:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 80315b0:	2301      	movs	r3, #1
 80315b2:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80315b4:	2300      	movs	r3, #0
 80315b6:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80315b8:	687b      	ldr	r3, [r7, #4]
 80315ba:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80315be:	69db      	ldr	r3, [r3, #28]
 80315c0:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 80315c2:	2300      	movs	r3, #0
 80315c4:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 80315c6:	693b      	ldr	r3, [r7, #16]
 80315c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80315cc:	3b01      	subs	r3, #1
 80315ce:	2b0a      	cmp	r3, #10
 80315d0:	f200 81a1 	bhi.w	8031916 <USBH_MSC_BOT_Process+0x37a>
 80315d4:	a201      	add	r2, pc, #4	; (adr r2, 80315dc <USBH_MSC_BOT_Process+0x40>)
 80315d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80315da:	bf00      	nop
 80315dc:	08031609 	.word	0x08031609
 80315e0:	08031633 	.word	0x08031633
 80315e4:	0803169d 	.word	0x0803169d
 80315e8:	080316bb 	.word	0x080316bb
 80315ec:	0803173f 	.word	0x0803173f
 80315f0:	08031763 	.word	0x08031763
 80315f4:	080317fd 	.word	0x080317fd
 80315f8:	08031819 	.word	0x08031819
 80315fc:	0803186b 	.word	0x0803186b
 8031600:	0803189b 	.word	0x0803189b
 8031604:	080318fd 	.word	0x080318fd
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 8031608:	693b      	ldr	r3, [r7, #16]
 803160a:	78fa      	ldrb	r2, [r7, #3]
 803160c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 8031610:	693b      	ldr	r3, [r7, #16]
 8031612:	2202      	movs	r2, #2
 8031614:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 8031618:	693b      	ldr	r3, [r7, #16]
 803161a:	f103 0154 	add.w	r1, r3, #84	; 0x54
 803161e:	693b      	ldr	r3, [r7, #16]
 8031620:	795a      	ldrb	r2, [r3, #5]
 8031622:	2301      	movs	r3, #1
 8031624:	9300      	str	r3, [sp, #0]
 8031626:	4613      	mov	r3, r2
 8031628:	221f      	movs	r2, #31
 803162a:	6878      	ldr	r0, [r7, #4]
 803162c:	f002 f941 	bl	80338b2 <USBH_BulkSendData>
                        BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 8031630:	e180      	b.n	8031934 <USBH_MSC_BOT_Process+0x398>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 8031632:	693b      	ldr	r3, [r7, #16]
 8031634:	795b      	ldrb	r3, [r3, #5]
 8031636:	4619      	mov	r1, r3
 8031638:	6878      	ldr	r0, [r7, #4]
 803163a:	f003 f9f5 	bl	8034a28 <USBH_LL_GetURBState>
 803163e:	4603      	mov	r3, r0
 8031640:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8031642:	7d3b      	ldrb	r3, [r7, #20]
 8031644:	2b01      	cmp	r3, #1
 8031646:	d118      	bne.n	803167a <USBH_MSC_BOT_Process+0xde>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 8031648:	693b      	ldr	r3, [r7, #16]
 803164a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 803164c:	2b00      	cmp	r3, #0
 803164e:	d00f      	beq.n	8031670 <USBH_MSC_BOT_Process+0xd4>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 8031650:	693b      	ldr	r3, [r7, #16]
 8031652:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8031656:	b25b      	sxtb	r3, r3
 8031658:	2b00      	cmp	r3, #0
 803165a:	da04      	bge.n	8031666 <USBH_MSC_BOT_Process+0xca>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 803165c:	693b      	ldr	r3, [r7, #16]
 803165e:	2203      	movs	r2, #3
 8031660:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8031664:	e159      	b.n	803191a <USBH_MSC_BOT_Process+0x37e>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 8031666:	693b      	ldr	r3, [r7, #16]
 8031668:	2205      	movs	r2, #5
 803166a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 803166e:	e154      	b.n	803191a <USBH_MSC_BOT_Process+0x37e>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8031670:	693b      	ldr	r3, [r7, #16]
 8031672:	2207      	movs	r2, #7
 8031674:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8031678:	e14f      	b.n	803191a <USBH_MSC_BOT_Process+0x37e>
      else if (URB_Status == USBH_URB_NOTREADY)
 803167a:	7d3b      	ldrb	r3, [r7, #20]
 803167c:	2b02      	cmp	r3, #2
 803167e:	d104      	bne.n	803168a <USBH_MSC_BOT_Process+0xee>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8031680:	693b      	ldr	r3, [r7, #16]
 8031682:	2201      	movs	r2, #1
 8031684:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8031688:	e147      	b.n	803191a <USBH_MSC_BOT_Process+0x37e>
        if (URB_Status == USBH_URB_STALL)
 803168a:	7d3b      	ldrb	r3, [r7, #20]
 803168c:	2b05      	cmp	r3, #5
 803168e:	f040 8144 	bne.w	803191a <USBH_MSC_BOT_Process+0x37e>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 8031692:	693b      	ldr	r3, [r7, #16]
 8031694:	220a      	movs	r2, #10
 8031696:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 803169a:	e13e      	b.n	803191a <USBH_MSC_BOT_Process+0x37e>

    case BOT_DATA_IN:
      /* Send first packet */
      USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 803169c:	693b      	ldr	r3, [r7, #16]
 803169e:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80316a2:	693b      	ldr	r3, [r7, #16]
 80316a4:	895a      	ldrh	r2, [r3, #10]
 80316a6:	693b      	ldr	r3, [r7, #16]
 80316a8:	791b      	ldrb	r3, [r3, #4]
 80316aa:	6878      	ldr	r0, [r7, #4]
 80316ac:	f002 f926 	bl	80338fc <USBH_BulkReceiveData>
                           MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 80316b0:	693b      	ldr	r3, [r7, #16]
 80316b2:	2204      	movs	r2, #4
 80316b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 80316b8:	e13c      	b.n	8031934 <USBH_MSC_BOT_Process+0x398>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 80316ba:	693b      	ldr	r3, [r7, #16]
 80316bc:	791b      	ldrb	r3, [r3, #4]
 80316be:	4619      	mov	r1, r3
 80316c0:	6878      	ldr	r0, [r7, #4]
 80316c2:	f003 f9b1 	bl	8034a28 <USBH_LL_GetURBState>
 80316c6:	4603      	mov	r3, r0
 80316c8:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 80316ca:	7d3b      	ldrb	r3, [r7, #20]
 80316cc:	2b01      	cmp	r3, #1
 80316ce:	d12d      	bne.n	803172c <USBH_MSC_BOT_Process+0x190>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 80316d0:	693b      	ldr	r3, [r7, #16]
 80316d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80316d4:	693a      	ldr	r2, [r7, #16]
 80316d6:	8952      	ldrh	r2, [r2, #10]
 80316d8:	4293      	cmp	r3, r2
 80316da:	d910      	bls.n	80316fe <USBH_MSC_BOT_Process+0x162>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 80316dc:	693b      	ldr	r3, [r7, #16]
 80316de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80316e2:	693a      	ldr	r2, [r7, #16]
 80316e4:	8952      	ldrh	r2, [r2, #10]
 80316e6:	441a      	add	r2, r3
 80316e8:	693b      	ldr	r3, [r7, #16]
 80316ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 80316ee:	693b      	ldr	r3, [r7, #16]
 80316f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80316f2:	693a      	ldr	r2, [r7, #16]
 80316f4:	8952      	ldrh	r2, [r2, #10]
 80316f6:	1a9a      	subs	r2, r3, r2
 80316f8:	693b      	ldr	r3, [r7, #16]
 80316fa:	65da      	str	r2, [r3, #92]	; 0x5c
 80316fc:	e002      	b.n	8031704 <USBH_MSC_BOT_Process+0x168>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 80316fe:	693b      	ldr	r3, [r7, #16]
 8031700:	2200      	movs	r2, #0
 8031702:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 8031704:	693b      	ldr	r3, [r7, #16]
 8031706:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8031708:	2b00      	cmp	r3, #0
 803170a:	d00a      	beq.n	8031722 <USBH_MSC_BOT_Process+0x186>
        {
          /* Send next packet */
          USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 803170c:	693b      	ldr	r3, [r7, #16]
 803170e:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8031712:	693b      	ldr	r3, [r7, #16]
 8031714:	895a      	ldrh	r2, [r3, #10]
 8031716:	693b      	ldr	r3, [r7, #16]
 8031718:	791b      	ldrb	r3, [r3, #4]
 803171a:	6878      	ldr	r0, [r7, #4]
 803171c:	f002 f8ee 	bl	80338fc <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 8031720:	e0fd      	b.n	803191e <USBH_MSC_BOT_Process+0x382>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 8031722:	693b      	ldr	r3, [r7, #16]
 8031724:	2207      	movs	r2, #7
 8031726:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 803172a:	e0f8      	b.n	803191e <USBH_MSC_BOT_Process+0x382>
      else if (URB_Status == USBH_URB_STALL)
 803172c:	7d3b      	ldrb	r3, [r7, #20]
 803172e:	2b05      	cmp	r3, #5
 8031730:	f040 80f5 	bne.w	803191e <USBH_MSC_BOT_Process+0x382>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8031734:	693b      	ldr	r3, [r7, #16]
 8031736:	2209      	movs	r2, #9
 8031738:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 803173c:	e0ef      	b.n	803191e <USBH_MSC_BOT_Process+0x382>

    case BOT_DATA_OUT:

      USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 803173e:	693b      	ldr	r3, [r7, #16]
 8031740:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8031744:	693b      	ldr	r3, [r7, #16]
 8031746:	891a      	ldrh	r2, [r3, #8]
 8031748:	693b      	ldr	r3, [r7, #16]
 803174a:	7958      	ldrb	r0, [r3, #5]
 803174c:	2301      	movs	r3, #1
 803174e:	9300      	str	r3, [sp, #0]
 8031750:	4603      	mov	r3, r0
 8031752:	6878      	ldr	r0, [r7, #4]
 8031754:	f002 f8ad 	bl	80338b2 <USBH_BulkSendData>
                        MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 8031758:	693b      	ldr	r3, [r7, #16]
 803175a:	2206      	movs	r2, #6
 803175c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8031760:	e0e8      	b.n	8031934 <USBH_MSC_BOT_Process+0x398>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 8031762:	693b      	ldr	r3, [r7, #16]
 8031764:	795b      	ldrb	r3, [r3, #5]
 8031766:	4619      	mov	r1, r3
 8031768:	6878      	ldr	r0, [r7, #4]
 803176a:	f003 f95d 	bl	8034a28 <USBH_LL_GetURBState>
 803176e:	4603      	mov	r3, r0
 8031770:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8031772:	7d3b      	ldrb	r3, [r7, #20]
 8031774:	2b01      	cmp	r3, #1
 8031776:	d130      	bne.n	80317da <USBH_MSC_BOT_Process+0x23e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 8031778:	693b      	ldr	r3, [r7, #16]
 803177a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 803177c:	693a      	ldr	r2, [r7, #16]
 803177e:	8912      	ldrh	r2, [r2, #8]
 8031780:	4293      	cmp	r3, r2
 8031782:	d910      	bls.n	80317a6 <USBH_MSC_BOT_Process+0x20a>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 8031784:	693b      	ldr	r3, [r7, #16]
 8031786:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 803178a:	693a      	ldr	r2, [r7, #16]
 803178c:	8912      	ldrh	r2, [r2, #8]
 803178e:	441a      	add	r2, r3
 8031790:	693b      	ldr	r3, [r7, #16]
 8031792:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 8031796:	693b      	ldr	r3, [r7, #16]
 8031798:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 803179a:	693a      	ldr	r2, [r7, #16]
 803179c:	8912      	ldrh	r2, [r2, #8]
 803179e:	1a9a      	subs	r2, r3, r2
 80317a0:	693b      	ldr	r3, [r7, #16]
 80317a2:	65da      	str	r2, [r3, #92]	; 0x5c
 80317a4:	e002      	b.n	80317ac <USBH_MSC_BOT_Process+0x210>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 80317a6:	693b      	ldr	r3, [r7, #16]
 80317a8:	2200      	movs	r2, #0
 80317aa:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 80317ac:	693b      	ldr	r3, [r7, #16]
 80317ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80317b0:	2b00      	cmp	r3, #0
 80317b2:	d00d      	beq.n	80317d0 <USBH_MSC_BOT_Process+0x234>
        {
          USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 80317b4:	693b      	ldr	r3, [r7, #16]
 80317b6:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80317ba:	693b      	ldr	r3, [r7, #16]
 80317bc:	891a      	ldrh	r2, [r3, #8]
 80317be:	693b      	ldr	r3, [r7, #16]
 80317c0:	7958      	ldrb	r0, [r3, #5]
 80317c2:	2301      	movs	r3, #1
 80317c4:	9300      	str	r3, [sp, #0]
 80317c6:	4603      	mov	r3, r0
 80317c8:	6878      	ldr	r0, [r7, #4]
 80317ca:	f002 f872 	bl	80338b2 <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 80317ce:	e0a8      	b.n	8031922 <USBH_MSC_BOT_Process+0x386>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 80317d0:	693b      	ldr	r3, [r7, #16]
 80317d2:	2207      	movs	r2, #7
 80317d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80317d8:	e0a3      	b.n	8031922 <USBH_MSC_BOT_Process+0x386>
      else if (URB_Status == USBH_URB_NOTREADY)
 80317da:	7d3b      	ldrb	r3, [r7, #20]
 80317dc:	2b02      	cmp	r3, #2
 80317de:	d104      	bne.n	80317ea <USBH_MSC_BOT_Process+0x24e>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 80317e0:	693b      	ldr	r3, [r7, #16]
 80317e2:	2205      	movs	r2, #5
 80317e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80317e8:	e09b      	b.n	8031922 <USBH_MSC_BOT_Process+0x386>
      else if (URB_Status == USBH_URB_STALL)
 80317ea:	7d3b      	ldrb	r3, [r7, #20]
 80317ec:	2b05      	cmp	r3, #5
 80317ee:	f040 8098 	bne.w	8031922 <USBH_MSC_BOT_Process+0x386>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 80317f2:	693b      	ldr	r3, [r7, #16]
 80317f4:	220a      	movs	r2, #10
 80317f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80317fa:	e092      	b.n	8031922 <USBH_MSC_BOT_Process+0x386>

    case BOT_RECEIVE_CSW:

      USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 80317fc:	693b      	ldr	r3, [r7, #16]
 80317fe:	f103 0178 	add.w	r1, r3, #120	; 0x78
 8031802:	693b      	ldr	r3, [r7, #16]
 8031804:	791b      	ldrb	r3, [r3, #4]
 8031806:	220d      	movs	r2, #13
 8031808:	6878      	ldr	r0, [r7, #4]
 803180a:	f002 f877 	bl	80338fc <USBH_BulkReceiveData>
                           BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 803180e:	693b      	ldr	r3, [r7, #16]
 8031810:	2208      	movs	r2, #8
 8031812:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8031816:	e08d      	b.n	8031934 <USBH_MSC_BOT_Process+0x398>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 8031818:	693b      	ldr	r3, [r7, #16]
 803181a:	791b      	ldrb	r3, [r3, #4]
 803181c:	4619      	mov	r1, r3
 803181e:	6878      	ldr	r0, [r7, #4]
 8031820:	f003 f902 	bl	8034a28 <USBH_LL_GetURBState>
 8031824:	4603      	mov	r3, r0
 8031826:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 8031828:	7d3b      	ldrb	r3, [r7, #20]
 803182a:	2b01      	cmp	r3, #1
 803182c:	d115      	bne.n	803185a <USBH_MSC_BOT_Process+0x2be>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 803182e:	693b      	ldr	r3, [r7, #16]
 8031830:	2201      	movs	r2, #1
 8031832:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 8031836:	693b      	ldr	r3, [r7, #16]
 8031838:	2201      	movs	r2, #1
 803183a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 803183e:	6878      	ldr	r0, [r7, #4]
 8031840:	f000 f8aa 	bl	8031998 <USBH_MSC_DecodeCSW>
 8031844:	4603      	mov	r3, r0
 8031846:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 8031848:	7d7b      	ldrb	r3, [r7, #21]
 803184a:	2b00      	cmp	r3, #0
 803184c:	d102      	bne.n	8031854 <USBH_MSC_BOT_Process+0x2b8>
        {
          status = USBH_OK;
 803184e:	2300      	movs	r3, #0
 8031850:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 8031852:	e068      	b.n	8031926 <USBH_MSC_BOT_Process+0x38a>
          status = USBH_FAIL;
 8031854:	2302      	movs	r3, #2
 8031856:	75fb      	strb	r3, [r7, #23]
      break;
 8031858:	e065      	b.n	8031926 <USBH_MSC_BOT_Process+0x38a>
      else if (URB_Status == USBH_URB_STALL)
 803185a:	7d3b      	ldrb	r3, [r7, #20]
 803185c:	2b05      	cmp	r3, #5
 803185e:	d162      	bne.n	8031926 <USBH_MSC_BOT_Process+0x38a>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8031860:	693b      	ldr	r3, [r7, #16]
 8031862:	2209      	movs	r2, #9
 8031864:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8031868:	e05d      	b.n	8031926 <USBH_MSC_BOT_Process+0x38a>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 803186a:	78fb      	ldrb	r3, [r7, #3]
 803186c:	2200      	movs	r2, #0
 803186e:	4619      	mov	r1, r3
 8031870:	6878      	ldr	r0, [r7, #4]
 8031872:	f000 f865 	bl	8031940 <USBH_MSC_BOT_Abort>
 8031876:	4603      	mov	r3, r0
 8031878:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 803187a:	7dbb      	ldrb	r3, [r7, #22]
 803187c:	2b00      	cmp	r3, #0
 803187e:	d104      	bne.n	803188a <USBH_MSC_BOT_Process+0x2ee>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8031880:	693b      	ldr	r3, [r7, #16]
 8031882:	2207      	movs	r2, #7
 8031884:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 8031888:	e04f      	b.n	803192a <USBH_MSC_BOT_Process+0x38e>
      else if (error == USBH_UNRECOVERED_ERROR)
 803188a:	7dbb      	ldrb	r3, [r7, #22]
 803188c:	2b04      	cmp	r3, #4
 803188e:	d14c      	bne.n	803192a <USBH_MSC_BOT_Process+0x38e>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 8031890:	693b      	ldr	r3, [r7, #16]
 8031892:	220b      	movs	r2, #11
 8031894:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8031898:	e047      	b.n	803192a <USBH_MSC_BOT_Process+0x38e>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 803189a:	78fb      	ldrb	r3, [r7, #3]
 803189c:	2201      	movs	r2, #1
 803189e:	4619      	mov	r1, r3
 80318a0:	6878      	ldr	r0, [r7, #4]
 80318a2:	f000 f84d 	bl	8031940 <USBH_MSC_BOT_Abort>
 80318a6:	4603      	mov	r3, r0
 80318a8:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 80318aa:	7dbb      	ldrb	r3, [r7, #22]
 80318ac:	2b00      	cmp	r3, #0
 80318ae:	d11d      	bne.n	80318ec <USBH_MSC_BOT_Process+0x350>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 80318b0:	693b      	ldr	r3, [r7, #16]
 80318b2:	795b      	ldrb	r3, [r3, #5]
 80318b4:	4619      	mov	r1, r3
 80318b6:	6878      	ldr	r0, [r7, #4]
 80318b8:	f003 f913 	bl	8034ae2 <USBH_LL_GetToggle>
 80318bc:	4603      	mov	r3, r0
 80318be:	73fb      	strb	r3, [r7, #15]
        USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 80318c0:	693b      	ldr	r3, [r7, #16]
 80318c2:	7959      	ldrb	r1, [r3, #5]
 80318c4:	7bfb      	ldrb	r3, [r7, #15]
 80318c6:	f1c3 0301 	rsb	r3, r3, #1
 80318ca:	b2db      	uxtb	r3, r3
 80318cc:	461a      	mov	r2, r3
 80318ce:	6878      	ldr	r0, [r7, #4]
 80318d0:	f003 f8d4 	bl	8034a7c <USBH_LL_SetToggle>
        USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 80318d4:	693b      	ldr	r3, [r7, #16]
 80318d6:	791b      	ldrb	r3, [r3, #4]
 80318d8:	2200      	movs	r2, #0
 80318da:	4619      	mov	r1, r3
 80318dc:	6878      	ldr	r0, [r7, #4]
 80318de:	f003 f8cd 	bl	8034a7c <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 80318e2:	693b      	ldr	r3, [r7, #16]
 80318e4:	2209      	movs	r2, #9
 80318e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 80318ea:	e020      	b.n	803192e <USBH_MSC_BOT_Process+0x392>
        if (error == USBH_UNRECOVERED_ERROR)
 80318ec:	7dbb      	ldrb	r3, [r7, #22]
 80318ee:	2b04      	cmp	r3, #4
 80318f0:	d11d      	bne.n	803192e <USBH_MSC_BOT_Process+0x392>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 80318f2:	693b      	ldr	r3, [r7, #16]
 80318f4:	220b      	movs	r2, #11
 80318f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80318fa:	e018      	b.n	803192e <USBH_MSC_BOT_Process+0x392>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 80318fc:	6878      	ldr	r0, [r7, #4]
 80318fe:	f7ff fdef 	bl	80314e0 <USBH_MSC_BOT_REQ_Reset>
 8031902:	4603      	mov	r3, r0
 8031904:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 8031906:	7dfb      	ldrb	r3, [r7, #23]
 8031908:	2b00      	cmp	r3, #0
 803190a:	d112      	bne.n	8031932 <USBH_MSC_BOT_Process+0x396>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 803190c:	693b      	ldr	r3, [r7, #16]
 803190e:	2201      	movs	r2, #1
 8031910:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 8031914:	e00d      	b.n	8031932 <USBH_MSC_BOT_Process+0x396>

    default:
      break;
 8031916:	bf00      	nop
 8031918:	e00c      	b.n	8031934 <USBH_MSC_BOT_Process+0x398>
      break;
 803191a:	bf00      	nop
 803191c:	e00a      	b.n	8031934 <USBH_MSC_BOT_Process+0x398>
      break;
 803191e:	bf00      	nop
 8031920:	e008      	b.n	8031934 <USBH_MSC_BOT_Process+0x398>
      break;
 8031922:	bf00      	nop
 8031924:	e006      	b.n	8031934 <USBH_MSC_BOT_Process+0x398>
      break;
 8031926:	bf00      	nop
 8031928:	e004      	b.n	8031934 <USBH_MSC_BOT_Process+0x398>
      break;
 803192a:	bf00      	nop
 803192c:	e002      	b.n	8031934 <USBH_MSC_BOT_Process+0x398>
      break;
 803192e:	bf00      	nop
 8031930:	e000      	b.n	8031934 <USBH_MSC_BOT_Process+0x398>
      break;
 8031932:	bf00      	nop
  }
  return status;
 8031934:	7dfb      	ldrb	r3, [r7, #23]
}
 8031936:	4618      	mov	r0, r3
 8031938:	3718      	adds	r7, #24
 803193a:	46bd      	mov	sp, r7
 803193c:	bd80      	pop	{r7, pc}
 803193e:	bf00      	nop

08031940 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 8031940:	b580      	push	{r7, lr}
 8031942:	b084      	sub	sp, #16
 8031944:	af00      	add	r7, sp, #0
 8031946:	6078      	str	r0, [r7, #4]
 8031948:	460b      	mov	r3, r1
 803194a:	70fb      	strb	r3, [r7, #3]
 803194c:	4613      	mov	r3, r2
 803194e:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 8031950:	2302      	movs	r3, #2
 8031952:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8031954:	687b      	ldr	r3, [r7, #4]
 8031956:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 803195a:	69db      	ldr	r3, [r3, #28]
 803195c:	60bb      	str	r3, [r7, #8]

  switch (dir)
 803195e:	78bb      	ldrb	r3, [r7, #2]
 8031960:	2b00      	cmp	r3, #0
 8031962:	d002      	beq.n	803196a <USBH_MSC_BOT_Abort+0x2a>
 8031964:	2b01      	cmp	r3, #1
 8031966:	d009      	beq.n	803197c <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 8031968:	e011      	b.n	803198e <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 803196a:	68bb      	ldr	r3, [r7, #8]
 803196c:	79db      	ldrb	r3, [r3, #7]
 803196e:	4619      	mov	r1, r3
 8031970:	6878      	ldr	r0, [r7, #4]
 8031972:	f001 fba0 	bl	80330b6 <USBH_ClrFeature>
 8031976:	4603      	mov	r3, r0
 8031978:	73fb      	strb	r3, [r7, #15]
      break;
 803197a:	e008      	b.n	803198e <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 803197c:	68bb      	ldr	r3, [r7, #8]
 803197e:	799b      	ldrb	r3, [r3, #6]
 8031980:	4619      	mov	r1, r3
 8031982:	6878      	ldr	r0, [r7, #4]
 8031984:	f001 fb97 	bl	80330b6 <USBH_ClrFeature>
 8031988:	4603      	mov	r3, r0
 803198a:	73fb      	strb	r3, [r7, #15]
      break;
 803198c:	bf00      	nop
  }
  return status;
 803198e:	7bfb      	ldrb	r3, [r7, #15]
}
 8031990:	4618      	mov	r0, r3
 8031992:	3710      	adds	r7, #16
 8031994:	46bd      	mov	sp, r7
 8031996:	bd80      	pop	{r7, pc}

08031998 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 8031998:	b580      	push	{r7, lr}
 803199a:	b084      	sub	sp, #16
 803199c:	af00      	add	r7, sp, #0
 803199e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80319a0:	687b      	ldr	r3, [r7, #4]
 80319a2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80319a6:	69db      	ldr	r3, [r3, #28]
 80319a8:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 80319aa:	2301      	movs	r3, #1
 80319ac:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 80319ae:	68bb      	ldr	r3, [r7, #8]
 80319b0:	791b      	ldrb	r3, [r3, #4]
 80319b2:	4619      	mov	r1, r3
 80319b4:	6878      	ldr	r0, [r7, #4]
 80319b6:	f002 ffa5 	bl	8034904 <USBH_LL_GetLastXferSize>
 80319ba:	4603      	mov	r3, r0
 80319bc:	2b0d      	cmp	r3, #13
 80319be:	d002      	beq.n	80319c6 <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 80319c0:	2302      	movs	r3, #2
 80319c2:	73fb      	strb	r3, [r7, #15]
 80319c4:	e024      	b.n	8031a10 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 80319c6:	68bb      	ldr	r3, [r7, #8]
 80319c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80319ca:	4a14      	ldr	r2, [pc, #80]	; (8031a1c <USBH_MSC_DecodeCSW+0x84>)
 80319cc:	4293      	cmp	r3, r2
 80319ce:	d11d      	bne.n	8031a0c <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 80319d0:	68bb      	ldr	r3, [r7, #8]
 80319d2:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80319d4:	68bb      	ldr	r3, [r7, #8]
 80319d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80319d8:	429a      	cmp	r2, r3
 80319da:	d119      	bne.n	8031a10 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 80319dc:	68bb      	ldr	r3, [r7, #8]
 80319de:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80319e2:	2b00      	cmp	r3, #0
 80319e4:	d102      	bne.n	80319ec <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 80319e6:	2300      	movs	r3, #0
 80319e8:	73fb      	strb	r3, [r7, #15]
 80319ea:	e011      	b.n	8031a10 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 80319ec:	68bb      	ldr	r3, [r7, #8]
 80319ee:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80319f2:	2b01      	cmp	r3, #1
 80319f4:	d102      	bne.n	80319fc <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 80319f6:	2301      	movs	r3, #1
 80319f8:	73fb      	strb	r3, [r7, #15]
 80319fa:	e009      	b.n	8031a10 <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 80319fc:	68bb      	ldr	r3, [r7, #8]
 80319fe:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8031a02:	2b02      	cmp	r3, #2
 8031a04:	d104      	bne.n	8031a10 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 8031a06:	2302      	movs	r3, #2
 8031a08:	73fb      	strb	r3, [r7, #15]
 8031a0a:	e001      	b.n	8031a10 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 8031a0c:	2302      	movs	r3, #2
 8031a0e:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 8031a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8031a12:	4618      	mov	r0, r3
 8031a14:	3710      	adds	r7, #16
 8031a16:	46bd      	mov	sp, r7
 8031a18:	bd80      	pop	{r7, pc}
 8031a1a:	bf00      	nop
 8031a1c:	53425355 	.word	0x53425355

08031a20 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 8031a20:	b580      	push	{r7, lr}
 8031a22:	b084      	sub	sp, #16
 8031a24:	af00      	add	r7, sp, #0
 8031a26:	6078      	str	r0, [r7, #4]
 8031a28:	460b      	mov	r3, r1
 8031a2a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8031a2c:	2302      	movs	r3, #2
 8031a2e:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8031a30:	687b      	ldr	r3, [r7, #4]
 8031a32:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8031a36:	69db      	ldr	r3, [r3, #28]
 8031a38:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 8031a3a:	68bb      	ldr	r3, [r7, #8]
 8031a3c:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8031a40:	2b01      	cmp	r3, #1
 8031a42:	d002      	beq.n	8031a4a <USBH_MSC_SCSI_TestUnitReady+0x2a>
 8031a44:	2b02      	cmp	r3, #2
 8031a46:	d021      	beq.n	8031a8c <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8031a48:	e028      	b.n	8031a9c <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 8031a4a:	68bb      	ldr	r3, [r7, #8]
 8031a4c:	2200      	movs	r2, #0
 8031a4e:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8031a50:	68bb      	ldr	r3, [r7, #8]
 8031a52:	2200      	movs	r2, #0
 8031a54:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8031a58:	68bb      	ldr	r3, [r7, #8]
 8031a5a:	220a      	movs	r2, #10
 8031a5c:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8031a60:	68bb      	ldr	r3, [r7, #8]
 8031a62:	3363      	adds	r3, #99	; 0x63
 8031a64:	2210      	movs	r2, #16
 8031a66:	2100      	movs	r1, #0
 8031a68:	4618      	mov	r0, r3
 8031a6a:	f003 f906 	bl	8034c7a <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 8031a6e:	68bb      	ldr	r3, [r7, #8]
 8031a70:	2200      	movs	r2, #0
 8031a72:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8031a76:	68bb      	ldr	r3, [r7, #8]
 8031a78:	2201      	movs	r2, #1
 8031a7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8031a7e:	68bb      	ldr	r3, [r7, #8]
 8031a80:	2202      	movs	r2, #2
 8031a82:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 8031a86:	2301      	movs	r3, #1
 8031a88:	73fb      	strb	r3, [r7, #15]
      break;
 8031a8a:	e007      	b.n	8031a9c <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 8031a8c:	78fb      	ldrb	r3, [r7, #3]
 8031a8e:	4619      	mov	r1, r3
 8031a90:	6878      	ldr	r0, [r7, #4]
 8031a92:	f7ff fd83 	bl	803159c <USBH_MSC_BOT_Process>
 8031a96:	4603      	mov	r3, r0
 8031a98:	73fb      	strb	r3, [r7, #15]
      break;
 8031a9a:	bf00      	nop
  }

  return error;
 8031a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8031a9e:	4618      	mov	r0, r3
 8031aa0:	3710      	adds	r7, #16
 8031aa2:	46bd      	mov	sp, r7
 8031aa4:	bd80      	pop	{r7, pc}

08031aa6 <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 8031aa6:	b580      	push	{r7, lr}
 8031aa8:	b086      	sub	sp, #24
 8031aaa:	af00      	add	r7, sp, #0
 8031aac:	60f8      	str	r0, [r7, #12]
 8031aae:	460b      	mov	r3, r1
 8031ab0:	607a      	str	r2, [r7, #4]
 8031ab2:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 8031ab4:	2301      	movs	r3, #1
 8031ab6:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8031ab8:	68fb      	ldr	r3, [r7, #12]
 8031aba:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8031abe:	69db      	ldr	r3, [r3, #28]
 8031ac0:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8031ac2:	693b      	ldr	r3, [r7, #16]
 8031ac4:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8031ac8:	2b01      	cmp	r3, #1
 8031aca:	d002      	beq.n	8031ad2 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 8031acc:	2b02      	cmp	r3, #2
 8031ace:	d027      	beq.n	8031b20 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 8031ad0:	e05f      	b.n	8031b92 <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 8031ad2:	693b      	ldr	r3, [r7, #16]
 8031ad4:	2208      	movs	r2, #8
 8031ad6:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8031ad8:	693b      	ldr	r3, [r7, #16]
 8031ada:	2280      	movs	r2, #128	; 0x80
 8031adc:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8031ae0:	693b      	ldr	r3, [r7, #16]
 8031ae2:	220a      	movs	r2, #10
 8031ae4:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8031ae8:	693b      	ldr	r3, [r7, #16]
 8031aea:	3363      	adds	r3, #99	; 0x63
 8031aec:	2210      	movs	r2, #16
 8031aee:	2100      	movs	r1, #0
 8031af0:	4618      	mov	r0, r3
 8031af2:	f003 f8c2 	bl	8034c7a <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 8031af6:	693b      	ldr	r3, [r7, #16]
 8031af8:	2225      	movs	r2, #37	; 0x25
 8031afa:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8031afe:	693b      	ldr	r3, [r7, #16]
 8031b00:	2201      	movs	r2, #1
 8031b02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8031b06:	693b      	ldr	r3, [r7, #16]
 8031b08:	2202      	movs	r2, #2
 8031b0a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8031b0e:	693b      	ldr	r3, [r7, #16]
 8031b10:	f103 0210 	add.w	r2, r3, #16
 8031b14:	693b      	ldr	r3, [r7, #16]
 8031b16:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8031b1a:	2301      	movs	r3, #1
 8031b1c:	75fb      	strb	r3, [r7, #23]
      break;
 8031b1e:	e038      	b.n	8031b92 <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 8031b20:	7afb      	ldrb	r3, [r7, #11]
 8031b22:	4619      	mov	r1, r3
 8031b24:	68f8      	ldr	r0, [r7, #12]
 8031b26:	f7ff fd39 	bl	803159c <USBH_MSC_BOT_Process>
 8031b2a:	4603      	mov	r3, r0
 8031b2c:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8031b2e:	7dfb      	ldrb	r3, [r7, #23]
 8031b30:	2b00      	cmp	r3, #0
 8031b32:	d12d      	bne.n	8031b90 <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8031b34:	693b      	ldr	r3, [r7, #16]
 8031b36:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8031b3a:	3303      	adds	r3, #3
 8031b3c:	781b      	ldrb	r3, [r3, #0]
 8031b3e:	461a      	mov	r2, r3
 8031b40:	693b      	ldr	r3, [r7, #16]
 8031b42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8031b46:	3302      	adds	r3, #2
 8031b48:	781b      	ldrb	r3, [r3, #0]
 8031b4a:	021b      	lsls	r3, r3, #8
 8031b4c:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8031b4e:	693b      	ldr	r3, [r7, #16]
 8031b50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8031b54:	3301      	adds	r3, #1
 8031b56:	781b      	ldrb	r3, [r3, #0]
 8031b58:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8031b5a:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8031b5c:	693b      	ldr	r3, [r7, #16]
 8031b5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8031b62:	781b      	ldrb	r3, [r3, #0]
 8031b64:	061b      	lsls	r3, r3, #24
 8031b66:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8031b68:	687b      	ldr	r3, [r7, #4]
 8031b6a:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 8031b6c:	693b      	ldr	r3, [r7, #16]
 8031b6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8031b72:	3307      	adds	r3, #7
 8031b74:	781b      	ldrb	r3, [r3, #0]
 8031b76:	b29a      	uxth	r2, r3
 8031b78:	693b      	ldr	r3, [r7, #16]
 8031b7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8031b7e:	3306      	adds	r3, #6
 8031b80:	781b      	ldrb	r3, [r3, #0]
 8031b82:	b29b      	uxth	r3, r3
 8031b84:	021b      	lsls	r3, r3, #8
 8031b86:	b29b      	uxth	r3, r3
 8031b88:	4313      	orrs	r3, r2
 8031b8a:	b29a      	uxth	r2, r3
 8031b8c:	687b      	ldr	r3, [r7, #4]
 8031b8e:	809a      	strh	r2, [r3, #4]
      break;
 8031b90:	bf00      	nop
  }

  return error;
 8031b92:	7dfb      	ldrb	r3, [r7, #23]
}
 8031b94:	4618      	mov	r0, r3
 8031b96:	3718      	adds	r7, #24
 8031b98:	46bd      	mov	sp, r7
 8031b9a:	bd80      	pop	{r7, pc}

08031b9c <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 8031b9c:	b580      	push	{r7, lr}
 8031b9e:	b086      	sub	sp, #24
 8031ba0:	af00      	add	r7, sp, #0
 8031ba2:	60f8      	str	r0, [r7, #12]
 8031ba4:	460b      	mov	r3, r1
 8031ba6:	607a      	str	r2, [r7, #4]
 8031ba8:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 8031baa:	2302      	movs	r3, #2
 8031bac:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8031bae:	68fb      	ldr	r3, [r7, #12]
 8031bb0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8031bb4:	69db      	ldr	r3, [r3, #28]
 8031bb6:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8031bb8:	693b      	ldr	r3, [r7, #16]
 8031bba:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8031bbe:	2b01      	cmp	r3, #1
 8031bc0:	d002      	beq.n	8031bc8 <USBH_MSC_SCSI_Inquiry+0x2c>
 8031bc2:	2b02      	cmp	r3, #2
 8031bc4:	d03d      	beq.n	8031c42 <USBH_MSC_SCSI_Inquiry+0xa6>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 8031bc6:	e089      	b.n	8031cdc <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 8031bc8:	693b      	ldr	r3, [r7, #16]
 8031bca:	2224      	movs	r2, #36	; 0x24
 8031bcc:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8031bce:	693b      	ldr	r3, [r7, #16]
 8031bd0:	2280      	movs	r2, #128	; 0x80
 8031bd2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8031bd6:	693b      	ldr	r3, [r7, #16]
 8031bd8:	220a      	movs	r2, #10
 8031bda:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 8031bde:	693b      	ldr	r3, [r7, #16]
 8031be0:	3363      	adds	r3, #99	; 0x63
 8031be2:	220a      	movs	r2, #10
 8031be4:	2100      	movs	r1, #0
 8031be6:	4618      	mov	r0, r3
 8031be8:	f003 f847 	bl	8034c7a <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 8031bec:	693b      	ldr	r3, [r7, #16]
 8031bee:	2212      	movs	r2, #18
 8031bf0:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 8031bf4:	7afb      	ldrb	r3, [r7, #11]
 8031bf6:	015b      	lsls	r3, r3, #5
 8031bf8:	b2da      	uxtb	r2, r3
 8031bfa:	693b      	ldr	r3, [r7, #16]
 8031bfc:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 8031c00:	693b      	ldr	r3, [r7, #16]
 8031c02:	2200      	movs	r2, #0
 8031c04:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 8031c08:	693b      	ldr	r3, [r7, #16]
 8031c0a:	2200      	movs	r2, #0
 8031c0c:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 8031c10:	693b      	ldr	r3, [r7, #16]
 8031c12:	2224      	movs	r2, #36	; 0x24
 8031c14:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 8031c18:	693b      	ldr	r3, [r7, #16]
 8031c1a:	2200      	movs	r2, #0
 8031c1c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8031c20:	693b      	ldr	r3, [r7, #16]
 8031c22:	2201      	movs	r2, #1
 8031c24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8031c28:	693b      	ldr	r3, [r7, #16]
 8031c2a:	2202      	movs	r2, #2
 8031c2c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8031c30:	693b      	ldr	r3, [r7, #16]
 8031c32:	f103 0210 	add.w	r2, r3, #16
 8031c36:	693b      	ldr	r3, [r7, #16]
 8031c38:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8031c3c:	2301      	movs	r3, #1
 8031c3e:	75fb      	strb	r3, [r7, #23]
      break;
 8031c40:	e04c      	b.n	8031cdc <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 8031c42:	7afb      	ldrb	r3, [r7, #11]
 8031c44:	4619      	mov	r1, r3
 8031c46:	68f8      	ldr	r0, [r7, #12]
 8031c48:	f7ff fca8 	bl	803159c <USBH_MSC_BOT_Process>
 8031c4c:	4603      	mov	r3, r0
 8031c4e:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8031c50:	7dfb      	ldrb	r3, [r7, #23]
 8031c52:	2b00      	cmp	r3, #0
 8031c54:	d141      	bne.n	8031cda <USBH_MSC_SCSI_Inquiry+0x13e>
        USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 8031c56:	2222      	movs	r2, #34	; 0x22
 8031c58:	2100      	movs	r1, #0
 8031c5a:	6878      	ldr	r0, [r7, #4]
 8031c5c:	f003 f80d 	bl	8034c7a <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 8031c60:	693b      	ldr	r3, [r7, #16]
 8031c62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8031c66:	781b      	ldrb	r3, [r3, #0]
 8031c68:	f003 031f 	and.w	r3, r3, #31
 8031c6c:	b2da      	uxtb	r2, r3
 8031c6e:	687b      	ldr	r3, [r7, #4]
 8031c70:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 8031c72:	693b      	ldr	r3, [r7, #16]
 8031c74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8031c78:	781b      	ldrb	r3, [r3, #0]
 8031c7a:	095b      	lsrs	r3, r3, #5
 8031c7c:	b2da      	uxtb	r2, r3
 8031c7e:	687b      	ldr	r3, [r7, #4]
 8031c80:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 8031c82:	693b      	ldr	r3, [r7, #16]
 8031c84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8031c88:	3301      	adds	r3, #1
 8031c8a:	781b      	ldrb	r3, [r3, #0]
 8031c8c:	b25b      	sxtb	r3, r3
 8031c8e:	2b00      	cmp	r3, #0
 8031c90:	da03      	bge.n	8031c9a <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 8031c92:	687b      	ldr	r3, [r7, #4]
 8031c94:	2201      	movs	r2, #1
 8031c96:	709a      	strb	r2, [r3, #2]
 8031c98:	e002      	b.n	8031ca0 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 8031c9a:	687b      	ldr	r3, [r7, #4]
 8031c9c:	2200      	movs	r2, #0
 8031c9e:	709a      	strb	r2, [r3, #2]
        USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 8031ca0:	687b      	ldr	r3, [r7, #4]
 8031ca2:	1cd8      	adds	r0, r3, #3
 8031ca4:	693b      	ldr	r3, [r7, #16]
 8031ca6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8031caa:	3308      	adds	r3, #8
 8031cac:	2208      	movs	r2, #8
 8031cae:	4619      	mov	r1, r3
 8031cb0:	f002 ffd8 	bl	8034c64 <memcpy>
        USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 8031cb4:	687b      	ldr	r3, [r7, #4]
 8031cb6:	f103 000c 	add.w	r0, r3, #12
 8031cba:	693b      	ldr	r3, [r7, #16]
 8031cbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8031cc0:	3310      	adds	r3, #16
 8031cc2:	2210      	movs	r2, #16
 8031cc4:	4619      	mov	r1, r3
 8031cc6:	f002 ffcd 	bl	8034c64 <memcpy>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 8031cca:	687b      	ldr	r3, [r7, #4]
 8031ccc:	331d      	adds	r3, #29
 8031cce:	693a      	ldr	r2, [r7, #16]
 8031cd0:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8031cd4:	3220      	adds	r2, #32
 8031cd6:	6812      	ldr	r2, [r2, #0]
 8031cd8:	601a      	str	r2, [r3, #0]
      break;
 8031cda:	bf00      	nop
  }

  return error;
 8031cdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8031cde:	4618      	mov	r0, r3
 8031ce0:	3718      	adds	r7, #24
 8031ce2:	46bd      	mov	sp, r7
 8031ce4:	bd80      	pop	{r7, pc}

08031ce6 <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 8031ce6:	b580      	push	{r7, lr}
 8031ce8:	b086      	sub	sp, #24
 8031cea:	af00      	add	r7, sp, #0
 8031cec:	60f8      	str	r0, [r7, #12]
 8031cee:	460b      	mov	r3, r1
 8031cf0:	607a      	str	r2, [r7, #4]
 8031cf2:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8031cf4:	2302      	movs	r3, #2
 8031cf6:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8031cf8:	68fb      	ldr	r3, [r7, #12]
 8031cfa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8031cfe:	69db      	ldr	r3, [r3, #28]
 8031d00:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8031d02:	693b      	ldr	r3, [r7, #16]
 8031d04:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8031d08:	2b01      	cmp	r3, #1
 8031d0a:	d002      	beq.n	8031d12 <USBH_MSC_SCSI_RequestSense+0x2c>
 8031d0c:	2b02      	cmp	r3, #2
 8031d0e:	d03d      	beq.n	8031d8c <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 8031d10:	e05d      	b.n	8031dce <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 8031d12:	693b      	ldr	r3, [r7, #16]
 8031d14:	220e      	movs	r2, #14
 8031d16:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8031d18:	693b      	ldr	r3, [r7, #16]
 8031d1a:	2280      	movs	r2, #128	; 0x80
 8031d1c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8031d20:	693b      	ldr	r3, [r7, #16]
 8031d22:	220a      	movs	r2, #10
 8031d24:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8031d28:	693b      	ldr	r3, [r7, #16]
 8031d2a:	3363      	adds	r3, #99	; 0x63
 8031d2c:	2210      	movs	r2, #16
 8031d2e:	2100      	movs	r1, #0
 8031d30:	4618      	mov	r0, r3
 8031d32:	f002 ffa2 	bl	8034c7a <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 8031d36:	693b      	ldr	r3, [r7, #16]
 8031d38:	2203      	movs	r2, #3
 8031d3a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 8031d3e:	7afb      	ldrb	r3, [r7, #11]
 8031d40:	015b      	lsls	r3, r3, #5
 8031d42:	b2da      	uxtb	r2, r3
 8031d44:	693b      	ldr	r3, [r7, #16]
 8031d46:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 8031d4a:	693b      	ldr	r3, [r7, #16]
 8031d4c:	2200      	movs	r2, #0
 8031d4e:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 8031d52:	693b      	ldr	r3, [r7, #16]
 8031d54:	2200      	movs	r2, #0
 8031d56:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 8031d5a:	693b      	ldr	r3, [r7, #16]
 8031d5c:	220e      	movs	r2, #14
 8031d5e:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 8031d62:	693b      	ldr	r3, [r7, #16]
 8031d64:	2200      	movs	r2, #0
 8031d66:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8031d6a:	693b      	ldr	r3, [r7, #16]
 8031d6c:	2201      	movs	r2, #1
 8031d6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8031d72:	693b      	ldr	r3, [r7, #16]
 8031d74:	2202      	movs	r2, #2
 8031d76:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8031d7a:	693b      	ldr	r3, [r7, #16]
 8031d7c:	f103 0210 	add.w	r2, r3, #16
 8031d80:	693b      	ldr	r3, [r7, #16]
 8031d82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8031d86:	2301      	movs	r3, #1
 8031d88:	75fb      	strb	r3, [r7, #23]
      break;
 8031d8a:	e020      	b.n	8031dce <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 8031d8c:	7afb      	ldrb	r3, [r7, #11]
 8031d8e:	4619      	mov	r1, r3
 8031d90:	68f8      	ldr	r0, [r7, #12]
 8031d92:	f7ff fc03 	bl	803159c <USBH_MSC_BOT_Process>
 8031d96:	4603      	mov	r3, r0
 8031d98:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8031d9a:	7dfb      	ldrb	r3, [r7, #23]
 8031d9c:	2b00      	cmp	r3, #0
 8031d9e:	d115      	bne.n	8031dcc <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 8031da0:	693b      	ldr	r3, [r7, #16]
 8031da2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8031da6:	3302      	adds	r3, #2
 8031da8:	781b      	ldrb	r3, [r3, #0]
 8031daa:	f003 030f 	and.w	r3, r3, #15
 8031dae:	b2da      	uxtb	r2, r3
 8031db0:	687b      	ldr	r3, [r7, #4]
 8031db2:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 8031db4:	693b      	ldr	r3, [r7, #16]
 8031db6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8031dba:	7b1a      	ldrb	r2, [r3, #12]
 8031dbc:	687b      	ldr	r3, [r7, #4]
 8031dbe:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 8031dc0:	693b      	ldr	r3, [r7, #16]
 8031dc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8031dc6:	7b5a      	ldrb	r2, [r3, #13]
 8031dc8:	687b      	ldr	r3, [r7, #4]
 8031dca:	709a      	strb	r2, [r3, #2]
      break;
 8031dcc:	bf00      	nop
  }

  return error;
 8031dce:	7dfb      	ldrb	r3, [r7, #23]
}
 8031dd0:	4618      	mov	r0, r3
 8031dd2:	3718      	adds	r7, #24
 8031dd4:	46bd      	mov	sp, r7
 8031dd6:	bd80      	pop	{r7, pc}

08031dd8 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 8031dd8:	b580      	push	{r7, lr}
 8031dda:	b086      	sub	sp, #24
 8031ddc:	af00      	add	r7, sp, #0
 8031dde:	60f8      	str	r0, [r7, #12]
 8031de0:	607a      	str	r2, [r7, #4]
 8031de2:	603b      	str	r3, [r7, #0]
 8031de4:	460b      	mov	r3, r1
 8031de6:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8031de8:	2302      	movs	r3, #2
 8031dea:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8031dec:	68fb      	ldr	r3, [r7, #12]
 8031dee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8031df2:	69db      	ldr	r3, [r3, #28]
 8031df4:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8031df6:	693b      	ldr	r3, [r7, #16]
 8031df8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8031dfc:	2b01      	cmp	r3, #1
 8031dfe:	d002      	beq.n	8031e06 <USBH_MSC_SCSI_Write+0x2e>
 8031e00:	2b02      	cmp	r3, #2
 8031e02:	d047      	beq.n	8031e94 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8031e04:	e04e      	b.n	8031ea4 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 8031e06:	693b      	ldr	r3, [r7, #16]
 8031e08:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 8031e0c:	461a      	mov	r2, r3
 8031e0e:	6a3b      	ldr	r3, [r7, #32]
 8031e10:	fb03 f202 	mul.w	r2, r3, r2
 8031e14:	693b      	ldr	r3, [r7, #16]
 8031e16:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8031e18:	693b      	ldr	r3, [r7, #16]
 8031e1a:	2200      	movs	r2, #0
 8031e1c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8031e20:	693b      	ldr	r3, [r7, #16]
 8031e22:	220a      	movs	r2, #10
 8031e24:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8031e28:	693b      	ldr	r3, [r7, #16]
 8031e2a:	3363      	adds	r3, #99	; 0x63
 8031e2c:	2210      	movs	r2, #16
 8031e2e:	2100      	movs	r1, #0
 8031e30:	4618      	mov	r0, r3
 8031e32:	f002 ff22 	bl	8034c7a <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 8031e36:	693b      	ldr	r3, [r7, #16]
 8031e38:	222a      	movs	r2, #42	; 0x2a
 8031e3a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 8031e3e:	79fa      	ldrb	r2, [r7, #7]
 8031e40:	693b      	ldr	r3, [r7, #16]
 8031e42:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 8031e46:	79ba      	ldrb	r2, [r7, #6]
 8031e48:	693b      	ldr	r3, [r7, #16]
 8031e4a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 8031e4e:	797a      	ldrb	r2, [r7, #5]
 8031e50:	693b      	ldr	r3, [r7, #16]
 8031e52:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 8031e56:	1d3b      	adds	r3, r7, #4
 8031e58:	781a      	ldrb	r2, [r3, #0]
 8031e5a:	693b      	ldr	r3, [r7, #16]
 8031e5c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 8031e60:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8031e64:	693b      	ldr	r3, [r7, #16]
 8031e66:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 8031e6a:	f107 0320 	add.w	r3, r7, #32
 8031e6e:	781a      	ldrb	r2, [r3, #0]
 8031e70:	693b      	ldr	r3, [r7, #16]
 8031e72:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8031e76:	693b      	ldr	r3, [r7, #16]
 8031e78:	2201      	movs	r2, #1
 8031e7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8031e7e:	693b      	ldr	r3, [r7, #16]
 8031e80:	2202      	movs	r2, #2
 8031e82:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 8031e86:	693b      	ldr	r3, [r7, #16]
 8031e88:	683a      	ldr	r2, [r7, #0]
 8031e8a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8031e8e:	2301      	movs	r3, #1
 8031e90:	75fb      	strb	r3, [r7, #23]
      break;
 8031e92:	e007      	b.n	8031ea4 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 8031e94:	7afb      	ldrb	r3, [r7, #11]
 8031e96:	4619      	mov	r1, r3
 8031e98:	68f8      	ldr	r0, [r7, #12]
 8031e9a:	f7ff fb7f 	bl	803159c <USBH_MSC_BOT_Process>
 8031e9e:	4603      	mov	r3, r0
 8031ea0:	75fb      	strb	r3, [r7, #23]
      break;
 8031ea2:	bf00      	nop
  }

  return error;
 8031ea4:	7dfb      	ldrb	r3, [r7, #23]
}
 8031ea6:	4618      	mov	r0, r3
 8031ea8:	3718      	adds	r7, #24
 8031eaa:	46bd      	mov	sp, r7
 8031eac:	bd80      	pop	{r7, pc}

08031eae <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 8031eae:	b580      	push	{r7, lr}
 8031eb0:	b086      	sub	sp, #24
 8031eb2:	af00      	add	r7, sp, #0
 8031eb4:	60f8      	str	r0, [r7, #12]
 8031eb6:	607a      	str	r2, [r7, #4]
 8031eb8:	603b      	str	r3, [r7, #0]
 8031eba:	460b      	mov	r3, r1
 8031ebc:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8031ebe:	2302      	movs	r3, #2
 8031ec0:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8031ec2:	68fb      	ldr	r3, [r7, #12]
 8031ec4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8031ec8:	69db      	ldr	r3, [r3, #28]
 8031eca:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8031ecc:	693b      	ldr	r3, [r7, #16]
 8031ece:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8031ed2:	2b01      	cmp	r3, #1
 8031ed4:	d002      	beq.n	8031edc <USBH_MSC_SCSI_Read+0x2e>
 8031ed6:	2b02      	cmp	r3, #2
 8031ed8:	d047      	beq.n	8031f6a <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8031eda:	e04e      	b.n	8031f7a <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 8031edc:	693b      	ldr	r3, [r7, #16]
 8031ede:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 8031ee2:	461a      	mov	r2, r3
 8031ee4:	6a3b      	ldr	r3, [r7, #32]
 8031ee6:	fb03 f202 	mul.w	r2, r3, r2
 8031eea:	693b      	ldr	r3, [r7, #16]
 8031eec:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8031eee:	693b      	ldr	r3, [r7, #16]
 8031ef0:	2280      	movs	r2, #128	; 0x80
 8031ef2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8031ef6:	693b      	ldr	r3, [r7, #16]
 8031ef8:	220a      	movs	r2, #10
 8031efa:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8031efe:	693b      	ldr	r3, [r7, #16]
 8031f00:	3363      	adds	r3, #99	; 0x63
 8031f02:	2210      	movs	r2, #16
 8031f04:	2100      	movs	r1, #0
 8031f06:	4618      	mov	r0, r3
 8031f08:	f002 feb7 	bl	8034c7a <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 8031f0c:	693b      	ldr	r3, [r7, #16]
 8031f0e:	2228      	movs	r2, #40	; 0x28
 8031f10:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 8031f14:	79fa      	ldrb	r2, [r7, #7]
 8031f16:	693b      	ldr	r3, [r7, #16]
 8031f18:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 8031f1c:	79ba      	ldrb	r2, [r7, #6]
 8031f1e:	693b      	ldr	r3, [r7, #16]
 8031f20:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 8031f24:	797a      	ldrb	r2, [r7, #5]
 8031f26:	693b      	ldr	r3, [r7, #16]
 8031f28:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 8031f2c:	1d3b      	adds	r3, r7, #4
 8031f2e:	781a      	ldrb	r2, [r3, #0]
 8031f30:	693b      	ldr	r3, [r7, #16]
 8031f32:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 8031f36:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8031f3a:	693b      	ldr	r3, [r7, #16]
 8031f3c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 8031f40:	f107 0320 	add.w	r3, r7, #32
 8031f44:	781a      	ldrb	r2, [r3, #0]
 8031f46:	693b      	ldr	r3, [r7, #16]
 8031f48:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8031f4c:	693b      	ldr	r3, [r7, #16]
 8031f4e:	2201      	movs	r2, #1
 8031f50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8031f54:	693b      	ldr	r3, [r7, #16]
 8031f56:	2202      	movs	r2, #2
 8031f58:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 8031f5c:	693b      	ldr	r3, [r7, #16]
 8031f5e:	683a      	ldr	r2, [r7, #0]
 8031f60:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8031f64:	2301      	movs	r3, #1
 8031f66:	75fb      	strb	r3, [r7, #23]
      break;
 8031f68:	e007      	b.n	8031f7a <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 8031f6a:	7afb      	ldrb	r3, [r7, #11]
 8031f6c:	4619      	mov	r1, r3
 8031f6e:	68f8      	ldr	r0, [r7, #12]
 8031f70:	f7ff fb14 	bl	803159c <USBH_MSC_BOT_Process>
 8031f74:	4603      	mov	r3, r0
 8031f76:	75fb      	strb	r3, [r7, #23]
      break;
 8031f78:	bf00      	nop
  }

  return error;
 8031f7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8031f7c:	4618      	mov	r0, r3
 8031f7e:	3718      	adds	r7, #24
 8031f80:	46bd      	mov	sp, r7
 8031f82:	bd80      	pop	{r7, pc}

08031f84 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8031f84:	b580      	push	{r7, lr}
 8031f86:	b084      	sub	sp, #16
 8031f88:	af00      	add	r7, sp, #0
 8031f8a:	60f8      	str	r0, [r7, #12]
 8031f8c:	60b9      	str	r1, [r7, #8]
 8031f8e:	4613      	mov	r3, r2
 8031f90:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8031f92:	68fb      	ldr	r3, [r7, #12]
 8031f94:	2b00      	cmp	r3, #0
 8031f96:	d10a      	bne.n	8031fae <USBH_Init+0x2a>
  {
    USBH_ErrLog("Invalid Host handle");
 8031f98:	481c      	ldr	r0, [pc, #112]	; (803200c <USBH_Init+0x88>)
 8031f9a:	f003 fb7b 	bl	8035694 <iprintf>
 8031f9e:	481c      	ldr	r0, [pc, #112]	; (8032010 <USBH_Init+0x8c>)
 8031fa0:	f003 fb78 	bl	8035694 <iprintf>
 8031fa4:	200a      	movs	r0, #10
 8031fa6:	f003 fb8d 	bl	80356c4 <putchar>
    return USBH_FAIL;
 8031faa:	2302      	movs	r3, #2
 8031fac:	e029      	b.n	8032002 <USBH_Init+0x7e>
  }

  /* Set DRiver ID */
  phost->id = id;
 8031fae:	68fb      	ldr	r3, [r7, #12]
 8031fb0:	79fa      	ldrb	r2, [r7, #7]
 8031fb2:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8031fb6:	68fb      	ldr	r3, [r7, #12]
 8031fb8:	2200      	movs	r2, #0
 8031fba:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8031fbe:	68fb      	ldr	r3, [r7, #12]
 8031fc0:	2200      	movs	r2, #0
 8031fc2:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8031fc6:	68f8      	ldr	r0, [r7, #12]
 8031fc8:	f000 f850 	bl	803206c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8031fcc:	68fb      	ldr	r3, [r7, #12]
 8031fce:	2200      	movs	r2, #0
 8031fd0:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8031fd4:	68fb      	ldr	r3, [r7, #12]
 8031fd6:	2200      	movs	r2, #0
 8031fd8:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8031fdc:	68fb      	ldr	r3, [r7, #12]
 8031fde:	2200      	movs	r2, #0
 8031fe0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8031fe4:	68fb      	ldr	r3, [r7, #12]
 8031fe6:	2200      	movs	r2, #0
 8031fe8:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8031fec:	68bb      	ldr	r3, [r7, #8]
 8031fee:	2b00      	cmp	r3, #0
 8031ff0:	d003      	beq.n	8031ffa <USBH_Init+0x76>
  {
    phost->pUser = pUsrFunc;
 8031ff2:	68fb      	ldr	r3, [r7, #12]
 8031ff4:	68ba      	ldr	r2, [r7, #8]
 8031ff6:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8031ffa:	68f8      	ldr	r0, [r7, #12]
 8031ffc:	f002 fbc6 	bl	803478c <USBH_LL_Init>

  return USBH_OK;
 8032000:	2300      	movs	r3, #0
}
 8032002:	4618      	mov	r0, r3
 8032004:	3710      	adds	r7, #16
 8032006:	46bd      	mov	sp, r7
 8032008:	bd80      	pop	{r7, pc}
 803200a:	bf00      	nop
 803200c:	08037a14 	.word	0x08037a14
 8032010:	08037a1c 	.word	0x08037a1c

08032014 <USBH_DeInit>:
  *         De-Initialize the Host portion of the driver.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_DeInit(USBH_HandleTypeDef *phost)
{
 8032014:	b580      	push	{r7, lr}
 8032016:	b082      	sub	sp, #8
 8032018:	af00      	add	r7, sp, #0
 803201a:	6078      	str	r0, [r7, #4]
  DeInitStateMachine(phost);
 803201c:	6878      	ldr	r0, [r7, #4]
 803201e:	f000 f825 	bl	803206c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8032022:	687b      	ldr	r3, [r7, #4]
 8032024:	2200      	movs	r2, #0
 8032026:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 803202a:	687b      	ldr	r3, [r7, #4]
 803202c:	2200      	movs	r2, #0
 803202e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8032032:	687b      	ldr	r3, [r7, #4]
 8032034:	2200      	movs	r2, #0
 8032036:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 803203a:	687b      	ldr	r3, [r7, #4]
 803203c:	2200      	movs	r2, #0
 803203e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
  phost->device.RstCnt = 0U;
 8032042:	687b      	ldr	r3, [r7, #4]
 8032044:	2200      	movs	r2, #0
 8032046:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 803204a:	687b      	ldr	r3, [r7, #4]
 803204c:	2200      	movs	r2, #0
 803204e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if (phost->pData != NULL)
 8032052:	687b      	ldr	r3, [r7, #4]
 8032054:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8032058:	2b00      	cmp	r3, #0
 803205a:	d002      	beq.n	8032062 <USBH_DeInit+0x4e>
  {
    USBH_LL_Stop(phost);
 803205c:	6878      	ldr	r0, [r7, #4]
 803205e:	f002 fbf6 	bl	803484e <USBH_LL_Stop>
  }

  return USBH_OK;
 8032062:	2300      	movs	r3, #0
}
 8032064:	4618      	mov	r0, r3
 8032066:	3708      	adds	r7, #8
 8032068:	46bd      	mov	sp, r7
 803206a:	bd80      	pop	{r7, pc}

0803206c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 803206c:	b480      	push	{r7}
 803206e:	b085      	sub	sp, #20
 8032070:	af00      	add	r7, sp, #0
 8032072:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8032074:	2300      	movs	r3, #0
 8032076:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8032078:	2300      	movs	r3, #0
 803207a:	60fb      	str	r3, [r7, #12]
 803207c:	e009      	b.n	8032092 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 803207e:	687a      	ldr	r2, [r7, #4]
 8032080:	68fb      	ldr	r3, [r7, #12]
 8032082:	33e0      	adds	r3, #224	; 0xe0
 8032084:	009b      	lsls	r3, r3, #2
 8032086:	4413      	add	r3, r2
 8032088:	2200      	movs	r2, #0
 803208a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 803208c:	68fb      	ldr	r3, [r7, #12]
 803208e:	3301      	adds	r3, #1
 8032090:	60fb      	str	r3, [r7, #12]
 8032092:	68fb      	ldr	r3, [r7, #12]
 8032094:	2b0e      	cmp	r3, #14
 8032096:	d9f2      	bls.n	803207e <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8032098:	2300      	movs	r3, #0
 803209a:	60fb      	str	r3, [r7, #12]
 803209c:	e009      	b.n	80320b2 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 803209e:	687a      	ldr	r2, [r7, #4]
 80320a0:	68fb      	ldr	r3, [r7, #12]
 80320a2:	4413      	add	r3, r2
 80320a4:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80320a8:	2200      	movs	r2, #0
 80320aa:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80320ac:	68fb      	ldr	r3, [r7, #12]
 80320ae:	3301      	adds	r3, #1
 80320b0:	60fb      	str	r3, [r7, #12]
 80320b2:	68fb      	ldr	r3, [r7, #12]
 80320b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80320b8:	d3f1      	bcc.n	803209e <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80320ba:	687b      	ldr	r3, [r7, #4]
 80320bc:	2200      	movs	r2, #0
 80320be:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80320c0:	687b      	ldr	r3, [r7, #4]
 80320c2:	2200      	movs	r2, #0
 80320c4:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80320c6:	687b      	ldr	r3, [r7, #4]
 80320c8:	2201      	movs	r2, #1
 80320ca:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80320cc:	687b      	ldr	r3, [r7, #4]
 80320ce:	2200      	movs	r2, #0
 80320d0:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 80320d4:	687b      	ldr	r3, [r7, #4]
 80320d6:	2201      	movs	r2, #1
 80320d8:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80320da:	687b      	ldr	r3, [r7, #4]
 80320dc:	2240      	movs	r2, #64	; 0x40
 80320de:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80320e0:	687b      	ldr	r3, [r7, #4]
 80320e2:	2200      	movs	r2, #0
 80320e4:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80320e6:	687b      	ldr	r3, [r7, #4]
 80320e8:	2200      	movs	r2, #0
 80320ea:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 80320ee:	687b      	ldr	r3, [r7, #4]
 80320f0:	2201      	movs	r2, #1
 80320f2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 80320f6:	687b      	ldr	r3, [r7, #4]
 80320f8:	2200      	movs	r2, #0
 80320fa:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 80320fe:	687b      	ldr	r3, [r7, #4]
 8032100:	2200      	movs	r2, #0
 8032102:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8032106:	2300      	movs	r3, #0
}
 8032108:	4618      	mov	r0, r3
 803210a:	3714      	adds	r7, #20
 803210c:	46bd      	mov	sp, r7
 803210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032112:	4770      	bx	lr

08032114 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8032114:	b580      	push	{r7, lr}
 8032116:	b084      	sub	sp, #16
 8032118:	af00      	add	r7, sp, #0
 803211a:	6078      	str	r0, [r7, #4]
 803211c:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 803211e:	2300      	movs	r3, #0
 8032120:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8032122:	683b      	ldr	r3, [r7, #0]
 8032124:	2b00      	cmp	r3, #0
 8032126:	d01f      	beq.n	8032168 <USBH_RegisterClass+0x54>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8032128:	687b      	ldr	r3, [r7, #4]
 803212a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 803212e:	2b00      	cmp	r3, #0
 8032130:	d10e      	bne.n	8032150 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8032132:	687b      	ldr	r3, [r7, #4]
 8032134:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8032138:	1c59      	adds	r1, r3, #1
 803213a:	687a      	ldr	r2, [r7, #4]
 803213c:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8032140:	687a      	ldr	r2, [r7, #4]
 8032142:	33de      	adds	r3, #222	; 0xde
 8032144:	6839      	ldr	r1, [r7, #0]
 8032146:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 803214a:	2300      	movs	r3, #0
 803214c:	73fb      	strb	r3, [r7, #15]
 803214e:	e016      	b.n	803217e <USBH_RegisterClass+0x6a>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
 8032150:	480d      	ldr	r0, [pc, #52]	; (8032188 <USBH_RegisterClass+0x74>)
 8032152:	f003 fa9f 	bl	8035694 <iprintf>
 8032156:	480d      	ldr	r0, [pc, #52]	; (803218c <USBH_RegisterClass+0x78>)
 8032158:	f003 fa9c 	bl	8035694 <iprintf>
 803215c:	200a      	movs	r0, #10
 803215e:	f003 fab1 	bl	80356c4 <putchar>
      status = USBH_FAIL;
 8032162:	2302      	movs	r3, #2
 8032164:	73fb      	strb	r3, [r7, #15]
 8032166:	e00a      	b.n	803217e <USBH_RegisterClass+0x6a>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
 8032168:	4807      	ldr	r0, [pc, #28]	; (8032188 <USBH_RegisterClass+0x74>)
 803216a:	f003 fa93 	bl	8035694 <iprintf>
 803216e:	4808      	ldr	r0, [pc, #32]	; (8032190 <USBH_RegisterClass+0x7c>)
 8032170:	f003 fa90 	bl	8035694 <iprintf>
 8032174:	200a      	movs	r0, #10
 8032176:	f003 faa5 	bl	80356c4 <putchar>
    status = USBH_FAIL;
 803217a:	2302      	movs	r3, #2
 803217c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 803217e:	7bfb      	ldrb	r3, [r7, #15]
}
 8032180:	4618      	mov	r0, r3
 8032182:	3710      	adds	r7, #16
 8032184:	46bd      	mov	sp, r7
 8032186:	bd80      	pop	{r7, pc}
 8032188:	08037a14 	.word	0x08037a14
 803218c:	08037a30 	.word	0x08037a30
 8032190:	08037a4c 	.word	0x08037a4c

08032194 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8032194:	b580      	push	{r7, lr}
 8032196:	b084      	sub	sp, #16
 8032198:	af00      	add	r7, sp, #0
 803219a:	6078      	str	r0, [r7, #4]
 803219c:	460b      	mov	r3, r1
 803219e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80321a0:	2300      	movs	r3, #0
 80321a2:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80321a4:	687b      	ldr	r3, [r7, #4]
 80321a6:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 80321aa:	78fa      	ldrb	r2, [r7, #3]
 80321ac:	429a      	cmp	r2, r3
 80321ae:	d23c      	bcs.n	803222a <USBH_SelectInterface+0x96>
  {
    phost->device.current_interface = interface;
 80321b0:	687b      	ldr	r3, [r7, #4]
 80321b2:	78fa      	ldrb	r2, [r7, #3]
 80321b4:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
    USBH_UsrLog("Switching to Interface (#%d)", interface);
 80321b8:	78fb      	ldrb	r3, [r7, #3]
 80321ba:	4619      	mov	r1, r3
 80321bc:	4823      	ldr	r0, [pc, #140]	; (803224c <USBH_SelectInterface+0xb8>)
 80321be:	f003 fa69 	bl	8035694 <iprintf>
 80321c2:	200a      	movs	r0, #10
 80321c4:	f003 fa7e 	bl	80356c4 <putchar>
    USBH_UsrLog("Class    : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass);
 80321c8:	78fb      	ldrb	r3, [r7, #3]
 80321ca:	687a      	ldr	r2, [r7, #4]
 80321cc:	211a      	movs	r1, #26
 80321ce:	fb01 f303 	mul.w	r3, r1, r3
 80321d2:	4413      	add	r3, r2
 80321d4:	f203 3347 	addw	r3, r3, #839	; 0x347
 80321d8:	781b      	ldrb	r3, [r3, #0]
 80321da:	4619      	mov	r1, r3
 80321dc:	481c      	ldr	r0, [pc, #112]	; (8032250 <USBH_SelectInterface+0xbc>)
 80321de:	f003 fa59 	bl	8035694 <iprintf>
 80321e2:	200a      	movs	r0, #10
 80321e4:	f003 fa6e 	bl	80356c4 <putchar>
    USBH_UsrLog("SubClass : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceSubClass);
 80321e8:	78fb      	ldrb	r3, [r7, #3]
 80321ea:	687a      	ldr	r2, [r7, #4]
 80321ec:	211a      	movs	r1, #26
 80321ee:	fb01 f303 	mul.w	r3, r1, r3
 80321f2:	4413      	add	r3, r2
 80321f4:	f503 7352 	add.w	r3, r3, #840	; 0x348
 80321f8:	781b      	ldrb	r3, [r3, #0]
 80321fa:	4619      	mov	r1, r3
 80321fc:	4815      	ldr	r0, [pc, #84]	; (8032254 <USBH_SelectInterface+0xc0>)
 80321fe:	f003 fa49 	bl	8035694 <iprintf>
 8032202:	200a      	movs	r0, #10
 8032204:	f003 fa5e 	bl	80356c4 <putchar>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
 8032208:	78fb      	ldrb	r3, [r7, #3]
 803220a:	687a      	ldr	r2, [r7, #4]
 803220c:	211a      	movs	r1, #26
 803220e:	fb01 f303 	mul.w	r3, r1, r3
 8032212:	4413      	add	r3, r2
 8032214:	f203 3349 	addw	r3, r3, #841	; 0x349
 8032218:	781b      	ldrb	r3, [r3, #0]
 803221a:	4619      	mov	r1, r3
 803221c:	480e      	ldr	r0, [pc, #56]	; (8032258 <USBH_SelectInterface+0xc4>)
 803221e:	f003 fa39 	bl	8035694 <iprintf>
 8032222:	200a      	movs	r0, #10
 8032224:	f003 fa4e 	bl	80356c4 <putchar>
 8032228:	e00a      	b.n	8032240 <USBH_SelectInterface+0xac>
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
 803222a:	480c      	ldr	r0, [pc, #48]	; (803225c <USBH_SelectInterface+0xc8>)
 803222c:	f003 fa32 	bl	8035694 <iprintf>
 8032230:	480b      	ldr	r0, [pc, #44]	; (8032260 <USBH_SelectInterface+0xcc>)
 8032232:	f003 fa2f 	bl	8035694 <iprintf>
 8032236:	200a      	movs	r0, #10
 8032238:	f003 fa44 	bl	80356c4 <putchar>
    status = USBH_FAIL;
 803223c:	2302      	movs	r3, #2
 803223e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8032240:	7bfb      	ldrb	r3, [r7, #15]
}
 8032242:	4618      	mov	r0, r3
 8032244:	3710      	adds	r7, #16
 8032246:	46bd      	mov	sp, r7
 8032248:	bd80      	pop	{r7, pc}
 803224a:	bf00      	nop
 803224c:	08037a64 	.word	0x08037a64
 8032250:	08037a84 	.word	0x08037a84
 8032254:	08037a94 	.word	0x08037a94
 8032258:	08037aa4 	.word	0x08037aa4
 803225c:	08037a14 	.word	0x08037a14
 8032260:	08037ab4 	.word	0x08037ab4

08032264 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8032264:	b480      	push	{r7}
 8032266:	b087      	sub	sp, #28
 8032268:	af00      	add	r7, sp, #0
 803226a:	6078      	str	r0, [r7, #4]
 803226c:	4608      	mov	r0, r1
 803226e:	4611      	mov	r1, r2
 8032270:	461a      	mov	r2, r3
 8032272:	4603      	mov	r3, r0
 8032274:	70fb      	strb	r3, [r7, #3]
 8032276:	460b      	mov	r3, r1
 8032278:	70bb      	strb	r3, [r7, #2]
 803227a:	4613      	mov	r3, r2
 803227c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 803227e:	2300      	movs	r3, #0
 8032280:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8032282:	2300      	movs	r3, #0
 8032284:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8032286:	687b      	ldr	r3, [r7, #4]
 8032288:	f503 734e 	add.w	r3, r3, #824	; 0x338
 803228c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 803228e:	e025      	b.n	80322dc <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8032290:	7dfb      	ldrb	r3, [r7, #23]
 8032292:	221a      	movs	r2, #26
 8032294:	fb02 f303 	mul.w	r3, r2, r3
 8032298:	3308      	adds	r3, #8
 803229a:	68fa      	ldr	r2, [r7, #12]
 803229c:	4413      	add	r3, r2
 803229e:	3302      	adds	r3, #2
 80322a0:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80322a2:	693b      	ldr	r3, [r7, #16]
 80322a4:	795b      	ldrb	r3, [r3, #5]
 80322a6:	78fa      	ldrb	r2, [r7, #3]
 80322a8:	429a      	cmp	r2, r3
 80322aa:	d002      	beq.n	80322b2 <USBH_FindInterface+0x4e>
 80322ac:	78fb      	ldrb	r3, [r7, #3]
 80322ae:	2bff      	cmp	r3, #255	; 0xff
 80322b0:	d111      	bne.n	80322d6 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80322b2:	693b      	ldr	r3, [r7, #16]
 80322b4:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80322b6:	78ba      	ldrb	r2, [r7, #2]
 80322b8:	429a      	cmp	r2, r3
 80322ba:	d002      	beq.n	80322c2 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80322bc:	78bb      	ldrb	r3, [r7, #2]
 80322be:	2bff      	cmp	r3, #255	; 0xff
 80322c0:	d109      	bne.n	80322d6 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80322c2:	693b      	ldr	r3, [r7, #16]
 80322c4:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80322c6:	787a      	ldrb	r2, [r7, #1]
 80322c8:	429a      	cmp	r2, r3
 80322ca:	d002      	beq.n	80322d2 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80322cc:	787b      	ldrb	r3, [r7, #1]
 80322ce:	2bff      	cmp	r3, #255	; 0xff
 80322d0:	d101      	bne.n	80322d6 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80322d2:	7dfb      	ldrb	r3, [r7, #23]
 80322d4:	e006      	b.n	80322e4 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80322d6:	7dfb      	ldrb	r3, [r7, #23]
 80322d8:	3301      	adds	r3, #1
 80322da:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80322dc:	7dfb      	ldrb	r3, [r7, #23]
 80322de:	2b01      	cmp	r3, #1
 80322e0:	d9d6      	bls.n	8032290 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80322e2:	23ff      	movs	r3, #255	; 0xff
}
 80322e4:	4618      	mov	r0, r3
 80322e6:	371c      	adds	r7, #28
 80322e8:	46bd      	mov	sp, r7
 80322ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80322ee:	4770      	bx	lr

080322f0 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 80322f0:	b580      	push	{r7, lr}
 80322f2:	b082      	sub	sp, #8
 80322f4:	af00      	add	r7, sp, #0
 80322f6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80322f8:	6878      	ldr	r0, [r7, #4]
 80322fa:	f002 fa8d 	bl	8034818 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 80322fe:	2101      	movs	r1, #1
 8032300:	6878      	ldr	r0, [r7, #4]
 8032302:	f002 fba4 	bl	8034a4e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8032306:	2300      	movs	r3, #0
}
 8032308:	4618      	mov	r0, r3
 803230a:	3708      	adds	r7, #8
 803230c:	46bd      	mov	sp, r7
 803230e:	bd80      	pop	{r7, pc}

08032310 <USBH_Stop>:
  *         Stop the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Stop(USBH_HandleTypeDef *phost)
{
 8032310:	b580      	push	{r7, lr}
 8032312:	b082      	sub	sp, #8
 8032314:	af00      	add	r7, sp, #0
 8032316:	6078      	str	r0, [r7, #4]
  /* DeActivate VBUS on the port */
  USBH_LL_DriverVBUS(phost, FALSE);
 8032318:	2100      	movs	r1, #0
 803231a:	6878      	ldr	r0, [r7, #4]
 803231c:	f002 fb97 	bl	8034a4e <USBH_LL_DriverVBUS>

  /* Stop and cleanup the low level driver  */
  USBH_LL_Stop(phost);
 8032320:	6878      	ldr	r0, [r7, #4]
 8032322:	f002 fa94 	bl	803484e <USBH_LL_Stop>

  /* Free Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8032326:	687b      	ldr	r3, [r7, #4]
 8032328:	791b      	ldrb	r3, [r3, #4]
 803232a:	4619      	mov	r1, r3
 803232c:	6878      	ldr	r0, [r7, #4]
 803232e:	f001 fb53 	bl	80339d8 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8032332:	687b      	ldr	r3, [r7, #4]
 8032334:	795b      	ldrb	r3, [r3, #5]
 8032336:	4619      	mov	r1, r3
 8032338:	6878      	ldr	r0, [r7, #4]
 803233a:	f001 fb4d 	bl	80339d8 <USBH_FreePipe>

  return USBH_OK;
 803233e:	2300      	movs	r3, #0
}
 8032340:	4618      	mov	r0, r3
 8032342:	3708      	adds	r7, #8
 8032344:	46bd      	mov	sp, r7
 8032346:	bd80      	pop	{r7, pc}

08032348 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8032348:	b580      	push	{r7, lr}
 803234a:	b088      	sub	sp, #32
 803234c:	af04      	add	r7, sp, #16
 803234e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8032350:	2302      	movs	r3, #2
 8032352:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8032354:	2300      	movs	r3, #0
 8032356:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8032358:	687b      	ldr	r3, [r7, #4]
 803235a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 803235e:	b2db      	uxtb	r3, r3
 8032360:	2b01      	cmp	r3, #1
 8032362:	d102      	bne.n	803236a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8032364:	687b      	ldr	r3, [r7, #4]
 8032366:	2203      	movs	r2, #3
 8032368:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 803236a:	687b      	ldr	r3, [r7, #4]
 803236c:	781b      	ldrb	r3, [r3, #0]
 803236e:	b2db      	uxtb	r3, r3
 8032370:	2b0b      	cmp	r3, #11
 8032372:	f200 822b 	bhi.w	80327cc <USBH_Process+0x484>
 8032376:	a201      	add	r2, pc, #4	; (adr r2, 803237c <USBH_Process+0x34>)
 8032378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 803237c:	080323ad 	.word	0x080323ad
 8032380:	080323eb 	.word	0x080323eb
 8032384:	0803246b 	.word	0x0803246b
 8032388:	0803275b 	.word	0x0803275b
 803238c:	080327cd 	.word	0x080327cd
 8032390:	0803250f 	.word	0x0803250f
 8032394:	080326dd 	.word	0x080326dd
 8032398:	0803255d 	.word	0x0803255d
 803239c:	0803257d 	.word	0x0803257d
 80323a0:	080325a9 	.word	0x080325a9
 80323a4:	080325e3 	.word	0x080325e3
 80323a8:	08032743 	.word	0x08032743
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 80323ac:	687b      	ldr	r3, [r7, #4]
 80323ae:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80323b2:	b2db      	uxtb	r3, r3
 80323b4:	2b00      	cmp	r3, #0
 80323b6:	f000 820b 	beq.w	80327d0 <USBH_Process+0x488>
      {
        USBH_UsrLog("USB Device Connected");
 80323ba:	48b9      	ldr	r0, [pc, #740]	; (80326a0 <USBH_Process+0x358>)
 80323bc:	f003 f96a 	bl	8035694 <iprintf>
 80323c0:	200a      	movs	r0, #10
 80323c2:	f003 f97f 	bl	80356c4 <putchar>

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80323c6:	687b      	ldr	r3, [r7, #4]
 80323c8:	2201      	movs	r2, #1
 80323ca:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80323cc:	20c8      	movs	r0, #200	; 0xc8
 80323ce:	f002 fbbb 	bl	8034b48 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 80323d2:	6878      	ldr	r0, [r7, #4]
 80323d4:	f002 fa7b 	bl	80348ce <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80323d8:	687b      	ldr	r3, [r7, #4]
 80323da:	2200      	movs	r2, #0
 80323dc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 80323e0:	687b      	ldr	r3, [r7, #4]
 80323e2:	2200      	movs	r2, #0
 80323e4:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80323e8:	e1f2      	b.n	80327d0 <USBH_Process+0x488>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80323ea:	687b      	ldr	r3, [r7, #4]
 80323ec:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 80323f0:	2b01      	cmp	r3, #1
 80323f2:	d10d      	bne.n	8032410 <USBH_Process+0xc8>
      {
        USBH_UsrLog("USB Device Reset Completed");
 80323f4:	48ab      	ldr	r0, [pc, #684]	; (80326a4 <USBH_Process+0x35c>)
 80323f6:	f003 f94d 	bl	8035694 <iprintf>
 80323fa:	200a      	movs	r0, #10
 80323fc:	f003 f962 	bl	80356c4 <putchar>
        phost->device.RstCnt = 0U;
 8032400:	687b      	ldr	r3, [r7, #4]
 8032402:	2200      	movs	r2, #0
 8032404:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8032408:	687b      	ldr	r3, [r7, #4]
 803240a:	2202      	movs	r2, #2
 803240c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 803240e:	e1ec      	b.n	80327ea <USBH_Process+0x4a2>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8032410:	687b      	ldr	r3, [r7, #4]
 8032412:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8032416:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 803241a:	d91a      	bls.n	8032452 <USBH_Process+0x10a>
          phost->device.RstCnt++;
 803241c:	687b      	ldr	r3, [r7, #4]
 803241e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8032422:	3301      	adds	r3, #1
 8032424:	b2da      	uxtb	r2, r3
 8032426:	687b      	ldr	r3, [r7, #4]
 8032428:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 803242c:	687b      	ldr	r3, [r7, #4]
 803242e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8032432:	2b03      	cmp	r3, #3
 8032434:	d909      	bls.n	803244a <USBH_Process+0x102>
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
 8032436:	489c      	ldr	r0, [pc, #624]	; (80326a8 <USBH_Process+0x360>)
 8032438:	f003 f92c 	bl	8035694 <iprintf>
 803243c:	200a      	movs	r0, #10
 803243e:	f003 f941 	bl	80356c4 <putchar>
            phost->gState = HOST_ABORT_STATE;
 8032442:	687b      	ldr	r3, [r7, #4]
 8032444:	220d      	movs	r2, #13
 8032446:	701a      	strb	r2, [r3, #0]
      break;
 8032448:	e1cf      	b.n	80327ea <USBH_Process+0x4a2>
            phost->gState = HOST_IDLE;
 803244a:	687b      	ldr	r3, [r7, #4]
 803244c:	2200      	movs	r2, #0
 803244e:	701a      	strb	r2, [r3, #0]
      break;
 8032450:	e1cb      	b.n	80327ea <USBH_Process+0x4a2>
          phost->Timeout += 10U;
 8032452:	687b      	ldr	r3, [r7, #4]
 8032454:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8032458:	f103 020a 	add.w	r2, r3, #10
 803245c:	687b      	ldr	r3, [r7, #4]
 803245e:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8032462:	200a      	movs	r0, #10
 8032464:	f002 fb70 	bl	8034b48 <USBH_Delay>
      break;
 8032468:	e1bf      	b.n	80327ea <USBH_Process+0x4a2>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 803246a:	687b      	ldr	r3, [r7, #4]
 803246c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8032470:	2b00      	cmp	r3, #0
 8032472:	d005      	beq.n	8032480 <USBH_Process+0x138>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8032474:	687b      	ldr	r3, [r7, #4]
 8032476:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 803247a:	2104      	movs	r1, #4
 803247c:	6878      	ldr	r0, [r7, #4]
 803247e:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8032480:	2064      	movs	r0, #100	; 0x64
 8032482:	f002 fb61 	bl	8034b48 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8032486:	6878      	ldr	r0, [r7, #4]
 8032488:	f002 f9fc 	bl	8034884 <USBH_LL_GetSpeed>
 803248c:	4603      	mov	r3, r0
 803248e:	461a      	mov	r2, r3
 8032490:	687b      	ldr	r3, [r7, #4]
 8032492:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8032496:	687b      	ldr	r3, [r7, #4]
 8032498:	2205      	movs	r2, #5
 803249a:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 803249c:	2100      	movs	r1, #0
 803249e:	6878      	ldr	r0, [r7, #4]
 80324a0:	f001 fa79 	bl	8033996 <USBH_AllocPipe>
 80324a4:	4603      	mov	r3, r0
 80324a6:	461a      	mov	r2, r3
 80324a8:	687b      	ldr	r3, [r7, #4]
 80324aa:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80324ac:	2180      	movs	r1, #128	; 0x80
 80324ae:	6878      	ldr	r0, [r7, #4]
 80324b0:	f001 fa71 	bl	8033996 <USBH_AllocPipe>
 80324b4:	4603      	mov	r3, r0
 80324b6:	461a      	mov	r2, r3
 80324b8:	687b      	ldr	r3, [r7, #4]
 80324ba:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80324bc:	687b      	ldr	r3, [r7, #4]
 80324be:	7919      	ldrb	r1, [r3, #4]
 80324c0:	687b      	ldr	r3, [r7, #4]
 80324c2:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80324c6:	687b      	ldr	r3, [r7, #4]
 80324c8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80324cc:	687a      	ldr	r2, [r7, #4]
 80324ce:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80324d0:	b292      	uxth	r2, r2
 80324d2:	9202      	str	r2, [sp, #8]
 80324d4:	2200      	movs	r2, #0
 80324d6:	9201      	str	r2, [sp, #4]
 80324d8:	9300      	str	r3, [sp, #0]
 80324da:	4603      	mov	r3, r0
 80324dc:	2280      	movs	r2, #128	; 0x80
 80324de:	6878      	ldr	r0, [r7, #4]
 80324e0:	f001 fa2a 	bl	8033938 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80324e4:	687b      	ldr	r3, [r7, #4]
 80324e6:	7959      	ldrb	r1, [r3, #5]
 80324e8:	687b      	ldr	r3, [r7, #4]
 80324ea:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80324ee:	687b      	ldr	r3, [r7, #4]
 80324f0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80324f4:	687a      	ldr	r2, [r7, #4]
 80324f6:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80324f8:	b292      	uxth	r2, r2
 80324fa:	9202      	str	r2, [sp, #8]
 80324fc:	2200      	movs	r2, #0
 80324fe:	9201      	str	r2, [sp, #4]
 8032500:	9300      	str	r3, [sp, #0]
 8032502:	4603      	mov	r3, r0
 8032504:	2200      	movs	r2, #0
 8032506:	6878      	ldr	r0, [r7, #4]
 8032508:	f001 fa16 	bl	8033938 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 803250c:	e16d      	b.n	80327ea <USBH_Process+0x4a2>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 803250e:	6878      	ldr	r0, [r7, #4]
 8032510:	f000 f97a 	bl	8032808 <USBH_HandleEnum>
 8032514:	4603      	mov	r3, r0
 8032516:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8032518:	7bbb      	ldrb	r3, [r7, #14]
 803251a:	b2db      	uxtb	r3, r3
 803251c:	2b00      	cmp	r3, #0
 803251e:	f040 8159 	bne.w	80327d4 <USBH_Process+0x48c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");
 8032522:	4862      	ldr	r0, [pc, #392]	; (80326ac <USBH_Process+0x364>)
 8032524:	f003 f8b6 	bl	8035694 <iprintf>
 8032528:	200a      	movs	r0, #10
 803252a:	f003 f8cb 	bl	80356c4 <putchar>

        phost->device.current_interface = 0U;
 803252e:	687b      	ldr	r3, [r7, #4]
 8032530:	2200      	movs	r2, #0
 8032532:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8032536:	687b      	ldr	r3, [r7, #4]
 8032538:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 803253c:	2b01      	cmp	r3, #1
 803253e:	d109      	bne.n	8032554 <USBH_Process+0x20c>
        {
          USBH_UsrLog("This device has only 1 configuration.");
 8032540:	485b      	ldr	r0, [pc, #364]	; (80326b0 <USBH_Process+0x368>)
 8032542:	f003 f8a7 	bl	8035694 <iprintf>
 8032546:	200a      	movs	r0, #10
 8032548:	f003 f8bc 	bl	80356c4 <putchar>
          phost->gState = HOST_SET_CONFIGURATION;
 803254c:	687b      	ldr	r3, [r7, #4]
 803254e:	2208      	movs	r2, #8
 8032550:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8032552:	e13f      	b.n	80327d4 <USBH_Process+0x48c>
          phost->gState = HOST_INPUT;
 8032554:	687b      	ldr	r3, [r7, #4]
 8032556:	2207      	movs	r2, #7
 8032558:	701a      	strb	r2, [r3, #0]
      break;
 803255a:	e13b      	b.n	80327d4 <USBH_Process+0x48c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 803255c:	687b      	ldr	r3, [r7, #4]
 803255e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8032562:	2b00      	cmp	r3, #0
 8032564:	f000 8138 	beq.w	80327d8 <USBH_Process+0x490>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8032568:	687b      	ldr	r3, [r7, #4]
 803256a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 803256e:	2101      	movs	r1, #1
 8032570:	6878      	ldr	r0, [r7, #4]
 8032572:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8032574:	687b      	ldr	r3, [r7, #4]
 8032576:	2208      	movs	r2, #8
 8032578:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 803257a:	e12d      	b.n	80327d8 <USBH_Process+0x490>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 803257c:	687b      	ldr	r3, [r7, #4]
 803257e:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8032582:	b29b      	uxth	r3, r3
 8032584:	4619      	mov	r1, r3
 8032586:	6878      	ldr	r0, [r7, #4]
 8032588:	f000 fd4e 	bl	8033028 <USBH_SetCfg>
 803258c:	4603      	mov	r3, r0
 803258e:	2b00      	cmp	r3, #0
 8032590:	f040 8124 	bne.w	80327dc <USBH_Process+0x494>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8032594:	687b      	ldr	r3, [r7, #4]
 8032596:	2209      	movs	r2, #9
 8032598:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
 803259a:	4846      	ldr	r0, [pc, #280]	; (80326b4 <USBH_Process+0x36c>)
 803259c:	f003 f87a 	bl	8035694 <iprintf>
 80325a0:	200a      	movs	r0, #10
 80325a2:	f003 f88f 	bl	80356c4 <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80325a6:	e119      	b.n	80327dc <USBH_Process+0x494>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 80325a8:	687b      	ldr	r3, [r7, #4]
 80325aa:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 80325ae:	f003 0320 	and.w	r3, r3, #32
 80325b2:	2b00      	cmp	r3, #0
 80325b4:	d011      	beq.n	80325da <USBH_Process+0x292>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 80325b6:	2101      	movs	r1, #1
 80325b8:	6878      	ldr	r0, [r7, #4]
 80325ba:	f000 fd58 	bl	803306e <USBH_SetFeature>
 80325be:	4603      	mov	r3, r0
 80325c0:	2b00      	cmp	r3, #0
 80325c2:	f040 810d 	bne.w	80327e0 <USBH_Process+0x498>
        {
          USBH_UsrLog("Device remote wakeup enabled");
 80325c6:	483c      	ldr	r0, [pc, #240]	; (80326b8 <USBH_Process+0x370>)
 80325c8:	f003 f864 	bl	8035694 <iprintf>
 80325cc:	200a      	movs	r0, #10
 80325ce:	f003 f879 	bl	80356c4 <putchar>
          phost->gState = HOST_CHECK_CLASS;
 80325d2:	687b      	ldr	r3, [r7, #4]
 80325d4:	220a      	movs	r2, #10
 80325d6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80325d8:	e102      	b.n	80327e0 <USBH_Process+0x498>
        phost->gState = HOST_CHECK_CLASS;
 80325da:	687b      	ldr	r3, [r7, #4]
 80325dc:	220a      	movs	r2, #10
 80325de:	701a      	strb	r2, [r3, #0]
      break;
 80325e0:	e0fe      	b.n	80327e0 <USBH_Process+0x498>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80325e2:	687b      	ldr	r3, [r7, #4]
 80325e4:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80325e8:	2b00      	cmp	r3, #0
 80325ea:	d106      	bne.n	80325fa <USBH_Process+0x2b2>
      {
        USBH_UsrLog("No Class has been registered.");
 80325ec:	4833      	ldr	r0, [pc, #204]	; (80326bc <USBH_Process+0x374>)
 80325ee:	f003 f851 	bl	8035694 <iprintf>
 80325f2:	200a      	movs	r0, #10
 80325f4:	f003 f866 	bl	80356c4 <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80325f8:	e0f7      	b.n	80327ea <USBH_Process+0x4a2>
        phost->pActiveClass = NULL;
 80325fa:	687b      	ldr	r3, [r7, #4]
 80325fc:	2200      	movs	r2, #0
 80325fe:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8032602:	2300      	movs	r3, #0
 8032604:	73fb      	strb	r3, [r7, #15]
 8032606:	e016      	b.n	8032636 <USBH_Process+0x2ee>
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8032608:	7bfa      	ldrb	r2, [r7, #15]
 803260a:	687b      	ldr	r3, [r7, #4]
 803260c:	32de      	adds	r2, #222	; 0xde
 803260e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8032612:	791a      	ldrb	r2, [r3, #4]
 8032614:	687b      	ldr	r3, [r7, #4]
 8032616:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 803261a:	429a      	cmp	r2, r3
 803261c:	d108      	bne.n	8032630 <USBH_Process+0x2e8>
            phost->pActiveClass = phost->pClass[idx];
 803261e:	7bfa      	ldrb	r2, [r7, #15]
 8032620:	687b      	ldr	r3, [r7, #4]
 8032622:	32de      	adds	r2, #222	; 0xde
 8032624:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8032628:	687b      	ldr	r3, [r7, #4]
 803262a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 803262e:	e005      	b.n	803263c <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8032630:	7bfb      	ldrb	r3, [r7, #15]
 8032632:	3301      	adds	r3, #1
 8032634:	73fb      	strb	r3, [r7, #15]
 8032636:	7bfb      	ldrb	r3, [r7, #15]
 8032638:	2b00      	cmp	r3, #0
 803263a:	d0e5      	beq.n	8032608 <USBH_Process+0x2c0>
        if (phost->pActiveClass != NULL)
 803263c:	687b      	ldr	r3, [r7, #4]
 803263e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8032642:	2b00      	cmp	r3, #0
 8032644:	d040      	beq.n	80326c8 <USBH_Process+0x380>
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8032646:	687b      	ldr	r3, [r7, #4]
 8032648:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 803264c:	689b      	ldr	r3, [r3, #8]
 803264e:	6878      	ldr	r0, [r7, #4]
 8032650:	4798      	blx	r3
 8032652:	4603      	mov	r3, r0
 8032654:	2b00      	cmp	r3, #0
 8032656:	d114      	bne.n	8032682 <USBH_Process+0x33a>
            phost->gState = HOST_CLASS_REQUEST;
 8032658:	687b      	ldr	r3, [r7, #4]
 803265a:	2206      	movs	r2, #6
 803265c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);
 803265e:	687b      	ldr	r3, [r7, #4]
 8032660:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8032664:	681b      	ldr	r3, [r3, #0]
 8032666:	4619      	mov	r1, r3
 8032668:	4815      	ldr	r0, [pc, #84]	; (80326c0 <USBH_Process+0x378>)
 803266a:	f003 f813 	bl	8035694 <iprintf>
 803266e:	200a      	movs	r0, #10
 8032670:	f003 f828 	bl	80356c4 <putchar>
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8032674:	687b      	ldr	r3, [r7, #4]
 8032676:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 803267a:	2103      	movs	r1, #3
 803267c:	6878      	ldr	r0, [r7, #4]
 803267e:	4798      	blx	r3
      break;
 8032680:	e0b3      	b.n	80327ea <USBH_Process+0x4a2>
            phost->gState = HOST_ABORT_STATE;
 8032682:	687b      	ldr	r3, [r7, #4]
 8032684:	220d      	movs	r2, #13
 8032686:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
 8032688:	687b      	ldr	r3, [r7, #4]
 803268a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 803268e:	681b      	ldr	r3, [r3, #0]
 8032690:	4619      	mov	r1, r3
 8032692:	480c      	ldr	r0, [pc, #48]	; (80326c4 <USBH_Process+0x37c>)
 8032694:	f002 fffe 	bl	8035694 <iprintf>
 8032698:	200a      	movs	r0, #10
 803269a:	f003 f813 	bl	80356c4 <putchar>
      break;
 803269e:	e0a4      	b.n	80327ea <USBH_Process+0x4a2>
 80326a0:	08037ad4 	.word	0x08037ad4
 80326a4:	08037aec 	.word	0x08037aec
 80326a8:	08037b08 	.word	0x08037b08
 80326ac:	08037b34 	.word	0x08037b34
 80326b0:	08037b48 	.word	0x08037b48
 80326b4:	08037b70 	.word	0x08037b70
 80326b8:	08037b8c 	.word	0x08037b8c
 80326bc:	08037bac 	.word	0x08037bac
 80326c0:	08037bcc 	.word	0x08037bcc
 80326c4:	08037be0 	.word	0x08037be0
          phost->gState = HOST_ABORT_STATE;
 80326c8:	687b      	ldr	r3, [r7, #4]
 80326ca:	220d      	movs	r2, #13
 80326cc:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
 80326ce:	4849      	ldr	r0, [pc, #292]	; (80327f4 <USBH_Process+0x4ac>)
 80326d0:	f002 ffe0 	bl	8035694 <iprintf>
 80326d4:	200a      	movs	r0, #10
 80326d6:	f002 fff5 	bl	80356c4 <putchar>
      break;
 80326da:	e086      	b.n	80327ea <USBH_Process+0x4a2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80326dc:	687b      	ldr	r3, [r7, #4]
 80326de:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80326e2:	2b00      	cmp	r3, #0
 80326e4:	d020      	beq.n	8032728 <USBH_Process+0x3e0>
      {
        status = phost->pActiveClass->Requests(phost);
 80326e6:	687b      	ldr	r3, [r7, #4]
 80326e8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80326ec:	691b      	ldr	r3, [r3, #16]
 80326ee:	6878      	ldr	r0, [r7, #4]
 80326f0:	4798      	blx	r3
 80326f2:	4603      	mov	r3, r0
 80326f4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80326f6:	7bbb      	ldrb	r3, [r7, #14]
 80326f8:	b2db      	uxtb	r3, r3
 80326fa:	2b00      	cmp	r3, #0
 80326fc:	d103      	bne.n	8032706 <USBH_Process+0x3be>
        {
          phost->gState = HOST_CLASS;
 80326fe:	687b      	ldr	r3, [r7, #4]
 8032700:	220b      	movs	r2, #11
 8032702:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8032704:	e06e      	b.n	80327e4 <USBH_Process+0x49c>
        else if (status == USBH_FAIL)
 8032706:	7bbb      	ldrb	r3, [r7, #14]
 8032708:	b2db      	uxtb	r3, r3
 803270a:	2b02      	cmp	r3, #2
 803270c:	d16a      	bne.n	80327e4 <USBH_Process+0x49c>
          phost->gState = HOST_ABORT_STATE;
 803270e:	687b      	ldr	r3, [r7, #4]
 8032710:	220d      	movs	r2, #13
 8032712:	701a      	strb	r2, [r3, #0]
          USBH_ErrLog("Device not responding Please Unplug.");
 8032714:	4838      	ldr	r0, [pc, #224]	; (80327f8 <USBH_Process+0x4b0>)
 8032716:	f002 ffbd 	bl	8035694 <iprintf>
 803271a:	4838      	ldr	r0, [pc, #224]	; (80327fc <USBH_Process+0x4b4>)
 803271c:	f002 ffba 	bl	8035694 <iprintf>
 8032720:	200a      	movs	r0, #10
 8032722:	f002 ffcf 	bl	80356c4 <putchar>
      break;
 8032726:	e05d      	b.n	80327e4 <USBH_Process+0x49c>
        phost->gState = HOST_ABORT_STATE;
 8032728:	687b      	ldr	r3, [r7, #4]
 803272a:	220d      	movs	r2, #13
 803272c:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
 803272e:	4832      	ldr	r0, [pc, #200]	; (80327f8 <USBH_Process+0x4b0>)
 8032730:	f002 ffb0 	bl	8035694 <iprintf>
 8032734:	4832      	ldr	r0, [pc, #200]	; (8032800 <USBH_Process+0x4b8>)
 8032736:	f002 ffad 	bl	8035694 <iprintf>
 803273a:	200a      	movs	r0, #10
 803273c:	f002 ffc2 	bl	80356c4 <putchar>
      break;
 8032740:	e050      	b.n	80327e4 <USBH_Process+0x49c>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8032742:	687b      	ldr	r3, [r7, #4]
 8032744:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8032748:	2b00      	cmp	r3, #0
 803274a:	d04d      	beq.n	80327e8 <USBH_Process+0x4a0>
      {
        phost->pActiveClass->BgndProcess(phost);
 803274c:	687b      	ldr	r3, [r7, #4]
 803274e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8032752:	695b      	ldr	r3, [r3, #20]
 8032754:	6878      	ldr	r0, [r7, #4]
 8032756:	4798      	blx	r3
      }
      break;
 8032758:	e046      	b.n	80327e8 <USBH_Process+0x4a0>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 803275a:	687b      	ldr	r3, [r7, #4]
 803275c:	2200      	movs	r2, #0
 803275e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 8032762:	6878      	ldr	r0, [r7, #4]
 8032764:	f7ff fc82 	bl	803206c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8032768:	687b      	ldr	r3, [r7, #4]
 803276a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 803276e:	2b00      	cmp	r3, #0
 8032770:	d009      	beq.n	8032786 <USBH_Process+0x43e>
      {
        phost->pActiveClass->DeInit(phost);
 8032772:	687b      	ldr	r3, [r7, #4]
 8032774:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8032778:	68db      	ldr	r3, [r3, #12]
 803277a:	6878      	ldr	r0, [r7, #4]
 803277c:	4798      	blx	r3
        phost->pActiveClass = NULL;
 803277e:	687b      	ldr	r3, [r7, #4]
 8032780:	2200      	movs	r2, #0
 8032782:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8032786:	687b      	ldr	r3, [r7, #4]
 8032788:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 803278c:	2b00      	cmp	r3, #0
 803278e:	d005      	beq.n	803279c <USBH_Process+0x454>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8032790:	687b      	ldr	r3, [r7, #4]
 8032792:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8032796:	2105      	movs	r1, #5
 8032798:	6878      	ldr	r0, [r7, #4]
 803279a:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");
 803279c:	4819      	ldr	r0, [pc, #100]	; (8032804 <USBH_Process+0x4bc>)
 803279e:	f002 ff79 	bl	8035694 <iprintf>
 80327a2:	200a      	movs	r0, #10
 80327a4:	f002 ff8e 	bl	80356c4 <putchar>

      if (phost->device.is_ReEnumerated == 1U)
 80327a8:	687b      	ldr	r3, [r7, #4]
 80327aa:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 80327ae:	b2db      	uxtb	r3, r3
 80327b0:	2b01      	cmp	r3, #1
 80327b2:	d107      	bne.n	80327c4 <USBH_Process+0x47c>
      {
        phost->device.is_ReEnumerated = 0U;
 80327b4:	687b      	ldr	r3, [r7, #4]
 80327b6:	2200      	movs	r2, #0
 80327b8:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 80327bc:	6878      	ldr	r0, [r7, #4]
 80327be:	f7ff fd97 	bl	80322f0 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80327c2:	e012      	b.n	80327ea <USBH_Process+0x4a2>
        USBH_LL_Start(phost);
 80327c4:	6878      	ldr	r0, [r7, #4]
 80327c6:	f002 f827 	bl	8034818 <USBH_LL_Start>
      break;
 80327ca:	e00e      	b.n	80327ea <USBH_Process+0x4a2>

    case HOST_ABORT_STATE:
    default :
      break;
 80327cc:	bf00      	nop
 80327ce:	e00c      	b.n	80327ea <USBH_Process+0x4a2>
      break;
 80327d0:	bf00      	nop
 80327d2:	e00a      	b.n	80327ea <USBH_Process+0x4a2>
      break;
 80327d4:	bf00      	nop
 80327d6:	e008      	b.n	80327ea <USBH_Process+0x4a2>
    break;
 80327d8:	bf00      	nop
 80327da:	e006      	b.n	80327ea <USBH_Process+0x4a2>
      break;
 80327dc:	bf00      	nop
 80327de:	e004      	b.n	80327ea <USBH_Process+0x4a2>
      break;
 80327e0:	bf00      	nop
 80327e2:	e002      	b.n	80327ea <USBH_Process+0x4a2>
      break;
 80327e4:	bf00      	nop
 80327e6:	e000      	b.n	80327ea <USBH_Process+0x4a2>
      break;
 80327e8:	bf00      	nop
  }
  return USBH_OK;
 80327ea:	2300      	movs	r3, #0
}
 80327ec:	4618      	mov	r0, r3
 80327ee:	3710      	adds	r7, #16
 80327f0:	46bd      	mov	sp, r7
 80327f2:	bd80      	pop	{r7, pc}
 80327f4:	08037c00 	.word	0x08037c00
 80327f8:	08037a14 	.word	0x08037a14
 80327fc:	08037c28 	.word	0x08037c28
 8032800:	08037c50 	.word	0x08037c50
 8032804:	08037c68 	.word	0x08037c68

08032808 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8032808:	b580      	push	{r7, lr}
 803280a:	b088      	sub	sp, #32
 803280c:	af04      	add	r7, sp, #16
 803280e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8032810:	2301      	movs	r3, #1
 8032812:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8032814:	2301      	movs	r3, #1
 8032816:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8032818:	687b      	ldr	r3, [r7, #4]
 803281a:	785b      	ldrb	r3, [r3, #1]
 803281c:	2b07      	cmp	r3, #7
 803281e:	f200 8280 	bhi.w	8032d22 <USBH_HandleEnum+0x51a>
 8032822:	a201      	add	r2, pc, #4	; (adr r2, 8032828 <USBH_HandleEnum+0x20>)
 8032824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8032828:	08032849 	.word	0x08032849
 803282c:	08032925 	.word	0x08032925
 8032830:	080329d5 	.word	0x080329d5
 8032834:	08032a95 	.word	0x08032a95
 8032838:	08032b1d 	.word	0x08032b1d
 803283c:	08032bd1 	.word	0x08032bd1
 8032840:	08032c45 	.word	0x08032c45
 8032844:	08032cb7 	.word	0x08032cb7
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8032848:	2108      	movs	r1, #8
 803284a:	6878      	ldr	r0, [r7, #4]
 803284c:	f000 fb1c 	bl	8032e88 <USBH_Get_DevDesc>
 8032850:	4603      	mov	r3, r0
 8032852:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8032854:	7bbb      	ldrb	r3, [r7, #14]
 8032856:	2b00      	cmp	r3, #0
 8032858:	d130      	bne.n	80328bc <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 803285a:	687b      	ldr	r3, [r7, #4]
 803285c:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8032860:	687b      	ldr	r3, [r7, #4]
 8032862:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8032864:	687b      	ldr	r3, [r7, #4]
 8032866:	2201      	movs	r2, #1
 8032868:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 803286a:	687b      	ldr	r3, [r7, #4]
 803286c:	7919      	ldrb	r1, [r3, #4]
 803286e:	687b      	ldr	r3, [r7, #4]
 8032870:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8032874:	687b      	ldr	r3, [r7, #4]
 8032876:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 803287a:	687a      	ldr	r2, [r7, #4]
 803287c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 803287e:	b292      	uxth	r2, r2
 8032880:	9202      	str	r2, [sp, #8]
 8032882:	2200      	movs	r2, #0
 8032884:	9201      	str	r2, [sp, #4]
 8032886:	9300      	str	r3, [sp, #0]
 8032888:	4603      	mov	r3, r0
 803288a:	2280      	movs	r2, #128	; 0x80
 803288c:	6878      	ldr	r0, [r7, #4]
 803288e:	f001 f853 	bl	8033938 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8032892:	687b      	ldr	r3, [r7, #4]
 8032894:	7959      	ldrb	r1, [r3, #5]
 8032896:	687b      	ldr	r3, [r7, #4]
 8032898:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 803289c:	687b      	ldr	r3, [r7, #4]
 803289e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80328a2:	687a      	ldr	r2, [r7, #4]
 80328a4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80328a6:	b292      	uxth	r2, r2
 80328a8:	9202      	str	r2, [sp, #8]
 80328aa:	2200      	movs	r2, #0
 80328ac:	9201      	str	r2, [sp, #4]
 80328ae:	9300      	str	r3, [sp, #0]
 80328b0:	4603      	mov	r3, r0
 80328b2:	2200      	movs	r2, #0
 80328b4:	6878      	ldr	r0, [r7, #4]
 80328b6:	f001 f83f 	bl	8033938 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80328ba:	e234      	b.n	8032d26 <USBH_HandleEnum+0x51e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80328bc:	7bbb      	ldrb	r3, [r7, #14]
 80328be:	2b03      	cmp	r3, #3
 80328c0:	f040 8231 	bne.w	8032d26 <USBH_HandleEnum+0x51e>
        USBH_ErrLog("Control error: Get Device Descriptor request failed");
 80328c4:	48b9      	ldr	r0, [pc, #740]	; (8032bac <USBH_HandleEnum+0x3a4>)
 80328c6:	f002 fee5 	bl	8035694 <iprintf>
 80328ca:	48b9      	ldr	r0, [pc, #740]	; (8032bb0 <USBH_HandleEnum+0x3a8>)
 80328cc:	f002 fee2 	bl	8035694 <iprintf>
 80328d0:	200a      	movs	r0, #10
 80328d2:	f002 fef7 	bl	80356c4 <putchar>
        phost->device.EnumCnt++;
 80328d6:	687b      	ldr	r3, [r7, #4]
 80328d8:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80328dc:	3301      	adds	r3, #1
 80328de:	b2da      	uxtb	r2, r3
 80328e0:	687b      	ldr	r3, [r7, #4]
 80328e2:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80328e6:	687b      	ldr	r3, [r7, #4]
 80328e8:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80328ec:	2b03      	cmp	r3, #3
 80328ee:	d909      	bls.n	8032904 <USBH_HandleEnum+0xfc>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 80328f0:	48b0      	ldr	r0, [pc, #704]	; (8032bb4 <USBH_HandleEnum+0x3ac>)
 80328f2:	f002 fecf 	bl	8035694 <iprintf>
 80328f6:	200a      	movs	r0, #10
 80328f8:	f002 fee4 	bl	80356c4 <putchar>
          phost->gState = HOST_ABORT_STATE;
 80328fc:	687b      	ldr	r3, [r7, #4]
 80328fe:	220d      	movs	r2, #13
 8032900:	701a      	strb	r2, [r3, #0]
      break;
 8032902:	e210      	b.n	8032d26 <USBH_HandleEnum+0x51e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8032904:	687b      	ldr	r3, [r7, #4]
 8032906:	795b      	ldrb	r3, [r3, #5]
 8032908:	4619      	mov	r1, r3
 803290a:	6878      	ldr	r0, [r7, #4]
 803290c:	f001 f864 	bl	80339d8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8032910:	687b      	ldr	r3, [r7, #4]
 8032912:	791b      	ldrb	r3, [r3, #4]
 8032914:	4619      	mov	r1, r3
 8032916:	6878      	ldr	r0, [r7, #4]
 8032918:	f001 f85e 	bl	80339d8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 803291c:	687b      	ldr	r3, [r7, #4]
 803291e:	2200      	movs	r2, #0
 8032920:	701a      	strb	r2, [r3, #0]
      break;
 8032922:	e200      	b.n	8032d26 <USBH_HandleEnum+0x51e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8032924:	2112      	movs	r1, #18
 8032926:	6878      	ldr	r0, [r7, #4]
 8032928:	f000 faae 	bl	8032e88 <USBH_Get_DevDesc>
 803292c:	4603      	mov	r3, r0
 803292e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8032930:	7bbb      	ldrb	r3, [r7, #14]
 8032932:	2b00      	cmp	r3, #0
 8032934:	d117      	bne.n	8032966 <USBH_HandleEnum+0x15e>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
 8032936:	687b      	ldr	r3, [r7, #4]
 8032938:	f8b3 3330 	ldrh.w	r3, [r3, #816]	; 0x330
 803293c:	4619      	mov	r1, r3
 803293e:	489e      	ldr	r0, [pc, #632]	; (8032bb8 <USBH_HandleEnum+0x3b0>)
 8032940:	f002 fea8 	bl	8035694 <iprintf>
 8032944:	200a      	movs	r0, #10
 8032946:	f002 febd 	bl	80356c4 <putchar>
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);
 803294a:	687b      	ldr	r3, [r7, #4]
 803294c:	f8b3 332e 	ldrh.w	r3, [r3, #814]	; 0x32e
 8032950:	4619      	mov	r1, r3
 8032952:	489a      	ldr	r0, [pc, #616]	; (8032bbc <USBH_HandleEnum+0x3b4>)
 8032954:	f002 fe9e 	bl	8035694 <iprintf>
 8032958:	200a      	movs	r0, #10
 803295a:	f002 feb3 	bl	80356c4 <putchar>

        phost->EnumState = ENUM_SET_ADDR;
 803295e:	687b      	ldr	r3, [r7, #4]
 8032960:	2202      	movs	r2, #2
 8032962:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8032964:	e1e1      	b.n	8032d2a <USBH_HandleEnum+0x522>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8032966:	7bbb      	ldrb	r3, [r7, #14]
 8032968:	2b03      	cmp	r3, #3
 803296a:	f040 81de 	bne.w	8032d2a <USBH_HandleEnum+0x522>
        USBH_ErrLog("Control error: Get Full Device Descriptor request failed");
 803296e:	488f      	ldr	r0, [pc, #572]	; (8032bac <USBH_HandleEnum+0x3a4>)
 8032970:	f002 fe90 	bl	8035694 <iprintf>
 8032974:	4892      	ldr	r0, [pc, #584]	; (8032bc0 <USBH_HandleEnum+0x3b8>)
 8032976:	f002 fe8d 	bl	8035694 <iprintf>
 803297a:	200a      	movs	r0, #10
 803297c:	f002 fea2 	bl	80356c4 <putchar>
        phost->device.EnumCnt++;
 8032980:	687b      	ldr	r3, [r7, #4]
 8032982:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8032986:	3301      	adds	r3, #1
 8032988:	b2da      	uxtb	r2, r3
 803298a:	687b      	ldr	r3, [r7, #4]
 803298c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8032990:	687b      	ldr	r3, [r7, #4]
 8032992:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8032996:	2b03      	cmp	r3, #3
 8032998:	d909      	bls.n	80329ae <USBH_HandleEnum+0x1a6>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 803299a:	4886      	ldr	r0, [pc, #536]	; (8032bb4 <USBH_HandleEnum+0x3ac>)
 803299c:	f002 fe7a 	bl	8035694 <iprintf>
 80329a0:	200a      	movs	r0, #10
 80329a2:	f002 fe8f 	bl	80356c4 <putchar>
          phost->gState = HOST_ABORT_STATE;
 80329a6:	687b      	ldr	r3, [r7, #4]
 80329a8:	220d      	movs	r2, #13
 80329aa:	701a      	strb	r2, [r3, #0]
      break;
 80329ac:	e1bd      	b.n	8032d2a <USBH_HandleEnum+0x522>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80329ae:	687b      	ldr	r3, [r7, #4]
 80329b0:	795b      	ldrb	r3, [r3, #5]
 80329b2:	4619      	mov	r1, r3
 80329b4:	6878      	ldr	r0, [r7, #4]
 80329b6:	f001 f80f 	bl	80339d8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80329ba:	687b      	ldr	r3, [r7, #4]
 80329bc:	791b      	ldrb	r3, [r3, #4]
 80329be:	4619      	mov	r1, r3
 80329c0:	6878      	ldr	r0, [r7, #4]
 80329c2:	f001 f809 	bl	80339d8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80329c6:	687b      	ldr	r3, [r7, #4]
 80329c8:	2200      	movs	r2, #0
 80329ca:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80329cc:	687b      	ldr	r3, [r7, #4]
 80329ce:	2200      	movs	r2, #0
 80329d0:	701a      	strb	r2, [r3, #0]
      break;
 80329d2:	e1aa      	b.n	8032d2a <USBH_HandleEnum+0x522>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80329d4:	2101      	movs	r1, #1
 80329d6:	6878      	ldr	r0, [r7, #4]
 80329d8:	f000 fb02 	bl	8032fe0 <USBH_SetAddress>
 80329dc:	4603      	mov	r3, r0
 80329de:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80329e0:	7bbb      	ldrb	r3, [r7, #14]
 80329e2:	2b00      	cmp	r3, #0
 80329e4:	d13c      	bne.n	8032a60 <USBH_HandleEnum+0x258>
      {
        USBH_Delay(2U);
 80329e6:	2002      	movs	r0, #2
 80329e8:	f002 f8ae 	bl	8034b48 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80329ec:	687b      	ldr	r3, [r7, #4]
 80329ee:	2201      	movs	r2, #1
 80329f0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
 80329f4:	687b      	ldr	r3, [r7, #4]
 80329f6:	f893 331c 	ldrb.w	r3, [r3, #796]	; 0x31c
 80329fa:	4619      	mov	r1, r3
 80329fc:	4871      	ldr	r0, [pc, #452]	; (8032bc4 <USBH_HandleEnum+0x3bc>)
 80329fe:	f002 fe49 	bl	8035694 <iprintf>
 8032a02:	200a      	movs	r0, #10
 8032a04:	f002 fe5e 	bl	80356c4 <putchar>
        phost->EnumState = ENUM_GET_CFG_DESC;
 8032a08:	687b      	ldr	r3, [r7, #4]
 8032a0a:	2203      	movs	r2, #3
 8032a0c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8032a0e:	687b      	ldr	r3, [r7, #4]
 8032a10:	7919      	ldrb	r1, [r3, #4]
 8032a12:	687b      	ldr	r3, [r7, #4]
 8032a14:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8032a18:	687b      	ldr	r3, [r7, #4]
 8032a1a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8032a1e:	687a      	ldr	r2, [r7, #4]
 8032a20:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8032a22:	b292      	uxth	r2, r2
 8032a24:	9202      	str	r2, [sp, #8]
 8032a26:	2200      	movs	r2, #0
 8032a28:	9201      	str	r2, [sp, #4]
 8032a2a:	9300      	str	r3, [sp, #0]
 8032a2c:	4603      	mov	r3, r0
 8032a2e:	2280      	movs	r2, #128	; 0x80
 8032a30:	6878      	ldr	r0, [r7, #4]
 8032a32:	f000 ff81 	bl	8033938 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8032a36:	687b      	ldr	r3, [r7, #4]
 8032a38:	7959      	ldrb	r1, [r3, #5]
 8032a3a:	687b      	ldr	r3, [r7, #4]
 8032a3c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8032a40:	687b      	ldr	r3, [r7, #4]
 8032a42:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8032a46:	687a      	ldr	r2, [r7, #4]
 8032a48:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8032a4a:	b292      	uxth	r2, r2
 8032a4c:	9202      	str	r2, [sp, #8]
 8032a4e:	2200      	movs	r2, #0
 8032a50:	9201      	str	r2, [sp, #4]
 8032a52:	9300      	str	r3, [sp, #0]
 8032a54:	4603      	mov	r3, r0
 8032a56:	2200      	movs	r2, #0
 8032a58:	6878      	ldr	r0, [r7, #4]
 8032a5a:	f000 ff6d 	bl	8033938 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8032a5e:	e166      	b.n	8032d2e <USBH_HandleEnum+0x526>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8032a60:	7bbb      	ldrb	r3, [r7, #14]
 8032a62:	2b03      	cmp	r3, #3
 8032a64:	f040 8163 	bne.w	8032d2e <USBH_HandleEnum+0x526>
        USBH_ErrLog("Control error: Device Set Address request failed");
 8032a68:	4850      	ldr	r0, [pc, #320]	; (8032bac <USBH_HandleEnum+0x3a4>)
 8032a6a:	f002 fe13 	bl	8035694 <iprintf>
 8032a6e:	4856      	ldr	r0, [pc, #344]	; (8032bc8 <USBH_HandleEnum+0x3c0>)
 8032a70:	f002 fe10 	bl	8035694 <iprintf>
 8032a74:	200a      	movs	r0, #10
 8032a76:	f002 fe25 	bl	80356c4 <putchar>
        USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 8032a7a:	484e      	ldr	r0, [pc, #312]	; (8032bb4 <USBH_HandleEnum+0x3ac>)
 8032a7c:	f002 fe0a 	bl	8035694 <iprintf>
 8032a80:	200a      	movs	r0, #10
 8032a82:	f002 fe1f 	bl	80356c4 <putchar>
        phost->gState = HOST_ABORT_STATE;
 8032a86:	687b      	ldr	r3, [r7, #4]
 8032a88:	220d      	movs	r2, #13
 8032a8a:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8032a8c:	687b      	ldr	r3, [r7, #4]
 8032a8e:	2200      	movs	r2, #0
 8032a90:	705a      	strb	r2, [r3, #1]
      break;
 8032a92:	e14c      	b.n	8032d2e <USBH_HandleEnum+0x526>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8032a94:	2109      	movs	r1, #9
 8032a96:	6878      	ldr	r0, [r7, #4]
 8032a98:	f000 fa1e 	bl	8032ed8 <USBH_Get_CfgDesc>
 8032a9c:	4603      	mov	r3, r0
 8032a9e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8032aa0:	7bbb      	ldrb	r3, [r7, #14]
 8032aa2:	2b00      	cmp	r3, #0
 8032aa4:	d103      	bne.n	8032aae <USBH_HandleEnum+0x2a6>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8032aa6:	687b      	ldr	r3, [r7, #4]
 8032aa8:	2204      	movs	r2, #4
 8032aaa:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8032aac:	e141      	b.n	8032d32 <USBH_HandleEnum+0x52a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8032aae:	7bbb      	ldrb	r3, [r7, #14]
 8032ab0:	2b03      	cmp	r3, #3
 8032ab2:	f040 813e 	bne.w	8032d32 <USBH_HandleEnum+0x52a>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 8032ab6:	483d      	ldr	r0, [pc, #244]	; (8032bac <USBH_HandleEnum+0x3a4>)
 8032ab8:	f002 fdec 	bl	8035694 <iprintf>
 8032abc:	4843      	ldr	r0, [pc, #268]	; (8032bcc <USBH_HandleEnum+0x3c4>)
 8032abe:	f002 fde9 	bl	8035694 <iprintf>
 8032ac2:	200a      	movs	r0, #10
 8032ac4:	f002 fdfe 	bl	80356c4 <putchar>
        phost->device.EnumCnt++;
 8032ac8:	687b      	ldr	r3, [r7, #4]
 8032aca:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8032ace:	3301      	adds	r3, #1
 8032ad0:	b2da      	uxtb	r2, r3
 8032ad2:	687b      	ldr	r3, [r7, #4]
 8032ad4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8032ad8:	687b      	ldr	r3, [r7, #4]
 8032ada:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8032ade:	2b03      	cmp	r3, #3
 8032ae0:	d909      	bls.n	8032af6 <USBH_HandleEnum+0x2ee>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 8032ae2:	4834      	ldr	r0, [pc, #208]	; (8032bb4 <USBH_HandleEnum+0x3ac>)
 8032ae4:	f002 fdd6 	bl	8035694 <iprintf>
 8032ae8:	200a      	movs	r0, #10
 8032aea:	f002 fdeb 	bl	80356c4 <putchar>
          phost->gState = HOST_ABORT_STATE;
 8032aee:	687b      	ldr	r3, [r7, #4]
 8032af0:	220d      	movs	r2, #13
 8032af2:	701a      	strb	r2, [r3, #0]
      break;
 8032af4:	e11d      	b.n	8032d32 <USBH_HandleEnum+0x52a>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8032af6:	687b      	ldr	r3, [r7, #4]
 8032af8:	795b      	ldrb	r3, [r3, #5]
 8032afa:	4619      	mov	r1, r3
 8032afc:	6878      	ldr	r0, [r7, #4]
 8032afe:	f000 ff6b 	bl	80339d8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8032b02:	687b      	ldr	r3, [r7, #4]
 8032b04:	791b      	ldrb	r3, [r3, #4]
 8032b06:	4619      	mov	r1, r3
 8032b08:	6878      	ldr	r0, [r7, #4]
 8032b0a:	f000 ff65 	bl	80339d8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8032b0e:	687b      	ldr	r3, [r7, #4]
 8032b10:	2200      	movs	r2, #0
 8032b12:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8032b14:	687b      	ldr	r3, [r7, #4]
 8032b16:	2200      	movs	r2, #0
 8032b18:	701a      	strb	r2, [r3, #0]
      break;
 8032b1a:	e10a      	b.n	8032d32 <USBH_HandleEnum+0x52a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8032b1c:	687b      	ldr	r3, [r7, #4]
 8032b1e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8032b22:	4619      	mov	r1, r3
 8032b24:	6878      	ldr	r0, [r7, #4]
 8032b26:	f000 f9d7 	bl	8032ed8 <USBH_Get_CfgDesc>
 8032b2a:	4603      	mov	r3, r0
 8032b2c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8032b2e:	7bbb      	ldrb	r3, [r7, #14]
 8032b30:	2b00      	cmp	r3, #0
 8032b32:	d103      	bne.n	8032b3c <USBH_HandleEnum+0x334>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8032b34:	687b      	ldr	r3, [r7, #4]
 8032b36:	2205      	movs	r2, #5
 8032b38:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8032b3a:	e0fc      	b.n	8032d36 <USBH_HandleEnum+0x52e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8032b3c:	7bbb      	ldrb	r3, [r7, #14]
 8032b3e:	2b03      	cmp	r3, #3
 8032b40:	f040 80f9 	bne.w	8032d36 <USBH_HandleEnum+0x52e>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 8032b44:	4819      	ldr	r0, [pc, #100]	; (8032bac <USBH_HandleEnum+0x3a4>)
 8032b46:	f002 fda5 	bl	8035694 <iprintf>
 8032b4a:	4820      	ldr	r0, [pc, #128]	; (8032bcc <USBH_HandleEnum+0x3c4>)
 8032b4c:	f002 fda2 	bl	8035694 <iprintf>
 8032b50:	200a      	movs	r0, #10
 8032b52:	f002 fdb7 	bl	80356c4 <putchar>
        phost->device.EnumCnt++;
 8032b56:	687b      	ldr	r3, [r7, #4]
 8032b58:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8032b5c:	3301      	adds	r3, #1
 8032b5e:	b2da      	uxtb	r2, r3
 8032b60:	687b      	ldr	r3, [r7, #4]
 8032b62:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8032b66:	687b      	ldr	r3, [r7, #4]
 8032b68:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8032b6c:	2b03      	cmp	r3, #3
 8032b6e:	d909      	bls.n	8032b84 <USBH_HandleEnum+0x37c>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 8032b70:	4810      	ldr	r0, [pc, #64]	; (8032bb4 <USBH_HandleEnum+0x3ac>)
 8032b72:	f002 fd8f 	bl	8035694 <iprintf>
 8032b76:	200a      	movs	r0, #10
 8032b78:	f002 fda4 	bl	80356c4 <putchar>
          phost->gState = HOST_ABORT_STATE;
 8032b7c:	687b      	ldr	r3, [r7, #4]
 8032b7e:	220d      	movs	r2, #13
 8032b80:	701a      	strb	r2, [r3, #0]
      break;
 8032b82:	e0d8      	b.n	8032d36 <USBH_HandleEnum+0x52e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8032b84:	687b      	ldr	r3, [r7, #4]
 8032b86:	795b      	ldrb	r3, [r3, #5]
 8032b88:	4619      	mov	r1, r3
 8032b8a:	6878      	ldr	r0, [r7, #4]
 8032b8c:	f000 ff24 	bl	80339d8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8032b90:	687b      	ldr	r3, [r7, #4]
 8032b92:	791b      	ldrb	r3, [r3, #4]
 8032b94:	4619      	mov	r1, r3
 8032b96:	6878      	ldr	r0, [r7, #4]
 8032b98:	f000 ff1e 	bl	80339d8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8032b9c:	687b      	ldr	r3, [r7, #4]
 8032b9e:	2200      	movs	r2, #0
 8032ba0:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8032ba2:	687b      	ldr	r3, [r7, #4]
 8032ba4:	2200      	movs	r2, #0
 8032ba6:	701a      	strb	r2, [r3, #0]
      break;
 8032ba8:	e0c5      	b.n	8032d36 <USBH_HandleEnum+0x52e>
 8032baa:	bf00      	nop
 8032bac:	08037a14 	.word	0x08037a14
 8032bb0:	08037c80 	.word	0x08037c80
 8032bb4:	08037cb4 	.word	0x08037cb4
 8032bb8:	08037cf4 	.word	0x08037cf4
 8032bbc:	08037d00 	.word	0x08037d00
 8032bc0:	08037d0c 	.word	0x08037d0c
 8032bc4:	08037d48 	.word	0x08037d48
 8032bc8:	08037d60 	.word	0x08037d60
 8032bcc:	08037d94 	.word	0x08037d94

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8032bd0:	687b      	ldr	r3, [r7, #4]
 8032bd2:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8032bd6:	2b00      	cmp	r3, #0
 8032bd8:	d02a      	beq.n	8032c30 <USBH_HandleEnum+0x428>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8032bda:	687b      	ldr	r3, [r7, #4]
 8032bdc:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8032be0:	687b      	ldr	r3, [r7, #4]
 8032be2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8032be6:	23ff      	movs	r3, #255	; 0xff
 8032be8:	6878      	ldr	r0, [r7, #4]
 8032bea:	f000 f999 	bl	8032f20 <USBH_Get_StringDesc>
 8032bee:	4603      	mov	r3, r0
 8032bf0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8032bf2:	7bbb      	ldrb	r3, [r7, #14]
 8032bf4:	2b00      	cmp	r3, #0
 8032bf6:	d10d      	bne.n	8032c14 <USBH_HandleEnum+0x40c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
 8032bf8:	687b      	ldr	r3, [r7, #4]
 8032bfa:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8032bfe:	4619      	mov	r1, r3
 8032c00:	4853      	ldr	r0, [pc, #332]	; (8032d50 <USBH_HandleEnum+0x548>)
 8032c02:	f002 fd47 	bl	8035694 <iprintf>
 8032c06:	200a      	movs	r0, #10
 8032c08:	f002 fd5c 	bl	80356c4 <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8032c0c:	687b      	ldr	r3, [r7, #4]
 8032c0e:	2206      	movs	r2, #6
 8032c10:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8032c12:	e092      	b.n	8032d3a <USBH_HandleEnum+0x532>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8032c14:	7bbb      	ldrb	r3, [r7, #14]
 8032c16:	2b03      	cmp	r3, #3
 8032c18:	f040 808f 	bne.w	8032d3a <USBH_HandleEnum+0x532>
          USBH_UsrLog("Manufacturer : N/A");
 8032c1c:	484d      	ldr	r0, [pc, #308]	; (8032d54 <USBH_HandleEnum+0x54c>)
 8032c1e:	f002 fd39 	bl	8035694 <iprintf>
 8032c22:	200a      	movs	r0, #10
 8032c24:	f002 fd4e 	bl	80356c4 <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8032c28:	687b      	ldr	r3, [r7, #4]
 8032c2a:	2206      	movs	r2, #6
 8032c2c:	705a      	strb	r2, [r3, #1]
      break;
 8032c2e:	e084      	b.n	8032d3a <USBH_HandleEnum+0x532>
        USBH_UsrLog("Manufacturer : N/A");
 8032c30:	4848      	ldr	r0, [pc, #288]	; (8032d54 <USBH_HandleEnum+0x54c>)
 8032c32:	f002 fd2f 	bl	8035694 <iprintf>
 8032c36:	200a      	movs	r0, #10
 8032c38:	f002 fd44 	bl	80356c4 <putchar>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8032c3c:	687b      	ldr	r3, [r7, #4]
 8032c3e:	2206      	movs	r2, #6
 8032c40:	705a      	strb	r2, [r3, #1]
      break;
 8032c42:	e07a      	b.n	8032d3a <USBH_HandleEnum+0x532>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8032c44:	687b      	ldr	r3, [r7, #4]
 8032c46:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8032c4a:	2b00      	cmp	r3, #0
 8032c4c:	d029      	beq.n	8032ca2 <USBH_HandleEnum+0x49a>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8032c4e:	687b      	ldr	r3, [r7, #4]
 8032c50:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8032c54:	687b      	ldr	r3, [r7, #4]
 8032c56:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8032c5a:	23ff      	movs	r3, #255	; 0xff
 8032c5c:	6878      	ldr	r0, [r7, #4]
 8032c5e:	f000 f95f 	bl	8032f20 <USBH_Get_StringDesc>
 8032c62:	4603      	mov	r3, r0
 8032c64:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8032c66:	7bbb      	ldrb	r3, [r7, #14]
 8032c68:	2b00      	cmp	r3, #0
 8032c6a:	d10d      	bne.n	8032c88 <USBH_HandleEnum+0x480>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
 8032c6c:	687b      	ldr	r3, [r7, #4]
 8032c6e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8032c72:	4619      	mov	r1, r3
 8032c74:	4838      	ldr	r0, [pc, #224]	; (8032d58 <USBH_HandleEnum+0x550>)
 8032c76:	f002 fd0d 	bl	8035694 <iprintf>
 8032c7a:	200a      	movs	r0, #10
 8032c7c:	f002 fd22 	bl	80356c4 <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8032c80:	687b      	ldr	r3, [r7, #4]
 8032c82:	2207      	movs	r2, #7
 8032c84:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8032c86:	e05a      	b.n	8032d3e <USBH_HandleEnum+0x536>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8032c88:	7bbb      	ldrb	r3, [r7, #14]
 8032c8a:	2b03      	cmp	r3, #3
 8032c8c:	d157      	bne.n	8032d3e <USBH_HandleEnum+0x536>
          USBH_UsrLog("Product : N/A");
 8032c8e:	4833      	ldr	r0, [pc, #204]	; (8032d5c <USBH_HandleEnum+0x554>)
 8032c90:	f002 fd00 	bl	8035694 <iprintf>
 8032c94:	200a      	movs	r0, #10
 8032c96:	f002 fd15 	bl	80356c4 <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8032c9a:	687b      	ldr	r3, [r7, #4]
 8032c9c:	2207      	movs	r2, #7
 8032c9e:	705a      	strb	r2, [r3, #1]
      break;
 8032ca0:	e04d      	b.n	8032d3e <USBH_HandleEnum+0x536>
        USBH_UsrLog("Product : N/A");
 8032ca2:	482e      	ldr	r0, [pc, #184]	; (8032d5c <USBH_HandleEnum+0x554>)
 8032ca4:	f002 fcf6 	bl	8035694 <iprintf>
 8032ca8:	200a      	movs	r0, #10
 8032caa:	f002 fd0b 	bl	80356c4 <putchar>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8032cae:	687b      	ldr	r3, [r7, #4]
 8032cb0:	2207      	movs	r2, #7
 8032cb2:	705a      	strb	r2, [r3, #1]
      break;
 8032cb4:	e043      	b.n	8032d3e <USBH_HandleEnum+0x536>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8032cb6:	687b      	ldr	r3, [r7, #4]
 8032cb8:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8032cbc:	2b00      	cmp	r3, #0
 8032cbe:	d027      	beq.n	8032d10 <USBH_HandleEnum+0x508>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8032cc0:	687b      	ldr	r3, [r7, #4]
 8032cc2:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8032cc6:	687b      	ldr	r3, [r7, #4]
 8032cc8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8032ccc:	23ff      	movs	r3, #255	; 0xff
 8032cce:	6878      	ldr	r0, [r7, #4]
 8032cd0:	f000 f926 	bl	8032f20 <USBH_Get_StringDesc>
 8032cd4:	4603      	mov	r3, r0
 8032cd6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8032cd8:	7bbb      	ldrb	r3, [r7, #14]
 8032cda:	2b00      	cmp	r3, #0
 8032cdc:	d10c      	bne.n	8032cf8 <USBH_HandleEnum+0x4f0>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
 8032cde:	687b      	ldr	r3, [r7, #4]
 8032ce0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8032ce4:	4619      	mov	r1, r3
 8032ce6:	481e      	ldr	r0, [pc, #120]	; (8032d60 <USBH_HandleEnum+0x558>)
 8032ce8:	f002 fcd4 	bl	8035694 <iprintf>
 8032cec:	200a      	movs	r0, #10
 8032cee:	f002 fce9 	bl	80356c4 <putchar>
          Status = USBH_OK;
 8032cf2:	2300      	movs	r3, #0
 8032cf4:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8032cf6:	e024      	b.n	8032d42 <USBH_HandleEnum+0x53a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8032cf8:	7bbb      	ldrb	r3, [r7, #14]
 8032cfa:	2b03      	cmp	r3, #3
 8032cfc:	d121      	bne.n	8032d42 <USBH_HandleEnum+0x53a>
          USBH_UsrLog("Serial Number : N/A");
 8032cfe:	4819      	ldr	r0, [pc, #100]	; (8032d64 <USBH_HandleEnum+0x55c>)
 8032d00:	f002 fcc8 	bl	8035694 <iprintf>
 8032d04:	200a      	movs	r0, #10
 8032d06:	f002 fcdd 	bl	80356c4 <putchar>
          Status = USBH_OK;
 8032d0a:	2300      	movs	r3, #0
 8032d0c:	73fb      	strb	r3, [r7, #15]
      break;
 8032d0e:	e018      	b.n	8032d42 <USBH_HandleEnum+0x53a>
        USBH_UsrLog("Serial Number : N/A");
 8032d10:	4814      	ldr	r0, [pc, #80]	; (8032d64 <USBH_HandleEnum+0x55c>)
 8032d12:	f002 fcbf 	bl	8035694 <iprintf>
 8032d16:	200a      	movs	r0, #10
 8032d18:	f002 fcd4 	bl	80356c4 <putchar>
        Status = USBH_OK;
 8032d1c:	2300      	movs	r3, #0
 8032d1e:	73fb      	strb	r3, [r7, #15]
      break;
 8032d20:	e00f      	b.n	8032d42 <USBH_HandleEnum+0x53a>

    default:
      break;
 8032d22:	bf00      	nop
 8032d24:	e00e      	b.n	8032d44 <USBH_HandleEnum+0x53c>
      break;
 8032d26:	bf00      	nop
 8032d28:	e00c      	b.n	8032d44 <USBH_HandleEnum+0x53c>
      break;
 8032d2a:	bf00      	nop
 8032d2c:	e00a      	b.n	8032d44 <USBH_HandleEnum+0x53c>
      break;
 8032d2e:	bf00      	nop
 8032d30:	e008      	b.n	8032d44 <USBH_HandleEnum+0x53c>
      break;
 8032d32:	bf00      	nop
 8032d34:	e006      	b.n	8032d44 <USBH_HandleEnum+0x53c>
      break;
 8032d36:	bf00      	nop
 8032d38:	e004      	b.n	8032d44 <USBH_HandleEnum+0x53c>
      break;
 8032d3a:	bf00      	nop
 8032d3c:	e002      	b.n	8032d44 <USBH_HandleEnum+0x53c>
      break;
 8032d3e:	bf00      	nop
 8032d40:	e000      	b.n	8032d44 <USBH_HandleEnum+0x53c>
      break;
 8032d42:	bf00      	nop
  }
  return Status;
 8032d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8032d46:	4618      	mov	r0, r3
 8032d48:	3710      	adds	r7, #16
 8032d4a:	46bd      	mov	sp, r7
 8032d4c:	bd80      	pop	{r7, pc}
 8032d4e:	bf00      	nop
 8032d50:	08037dd8 	.word	0x08037dd8
 8032d54:	08037dec 	.word	0x08037dec
 8032d58:	08037e00 	.word	0x08037e00
 8032d5c:	08037e10 	.word	0x08037e10
 8032d60:	08037e20 	.word	0x08037e20
 8032d64:	08037e34 	.word	0x08037e34

08032d68 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8032d68:	b480      	push	{r7}
 8032d6a:	b083      	sub	sp, #12
 8032d6c:	af00      	add	r7, sp, #0
 8032d6e:	6078      	str	r0, [r7, #4]
 8032d70:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8032d72:	687b      	ldr	r3, [r7, #4]
 8032d74:	683a      	ldr	r2, [r7, #0]
 8032d76:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8032d7a:	bf00      	nop
 8032d7c:	370c      	adds	r7, #12
 8032d7e:	46bd      	mov	sp, r7
 8032d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032d84:	4770      	bx	lr

08032d86 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8032d86:	b580      	push	{r7, lr}
 8032d88:	b082      	sub	sp, #8
 8032d8a:	af00      	add	r7, sp, #0
 8032d8c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8032d8e:	687b      	ldr	r3, [r7, #4]
 8032d90:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8032d94:	1c5a      	adds	r2, r3, #1
 8032d96:	687b      	ldr	r3, [r7, #4]
 8032d98:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8032d9c:	6878      	ldr	r0, [r7, #4]
 8032d9e:	f000 f804 	bl	8032daa <USBH_HandleSof>
}
 8032da2:	bf00      	nop
 8032da4:	3708      	adds	r7, #8
 8032da6:	46bd      	mov	sp, r7
 8032da8:	bd80      	pop	{r7, pc}

08032daa <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8032daa:	b580      	push	{r7, lr}
 8032dac:	b082      	sub	sp, #8
 8032dae:	af00      	add	r7, sp, #0
 8032db0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8032db2:	687b      	ldr	r3, [r7, #4]
 8032db4:	781b      	ldrb	r3, [r3, #0]
 8032db6:	b2db      	uxtb	r3, r3
 8032db8:	2b0b      	cmp	r3, #11
 8032dba:	d10a      	bne.n	8032dd2 <USBH_HandleSof+0x28>
 8032dbc:	687b      	ldr	r3, [r7, #4]
 8032dbe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8032dc2:	2b00      	cmp	r3, #0
 8032dc4:	d005      	beq.n	8032dd2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8032dc6:	687b      	ldr	r3, [r7, #4]
 8032dc8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8032dcc:	699b      	ldr	r3, [r3, #24]
 8032dce:	6878      	ldr	r0, [r7, #4]
 8032dd0:	4798      	blx	r3
  }
}
 8032dd2:	bf00      	nop
 8032dd4:	3708      	adds	r7, #8
 8032dd6:	46bd      	mov	sp, r7
 8032dd8:	bd80      	pop	{r7, pc}

08032dda <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8032dda:	b480      	push	{r7}
 8032ddc:	b083      	sub	sp, #12
 8032dde:	af00      	add	r7, sp, #0
 8032de0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8032de2:	687b      	ldr	r3, [r7, #4]
 8032de4:	2201      	movs	r2, #1
 8032de6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 8032dea:	bf00      	nop
}
 8032dec:	370c      	adds	r7, #12
 8032dee:	46bd      	mov	sp, r7
 8032df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032df4:	4770      	bx	lr

08032df6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8032df6:	b480      	push	{r7}
 8032df8:	b083      	sub	sp, #12
 8032dfa:	af00      	add	r7, sp, #0
 8032dfc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8032dfe:	687b      	ldr	r3, [r7, #4]
 8032e00:	2200      	movs	r2, #0
 8032e02:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8032e06:	bf00      	nop
}
 8032e08:	370c      	adds	r7, #12
 8032e0a:	46bd      	mov	sp, r7
 8032e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032e10:	4770      	bx	lr

08032e12 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8032e12:	b480      	push	{r7}
 8032e14:	b083      	sub	sp, #12
 8032e16:	af00      	add	r7, sp, #0
 8032e18:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8032e1a:	687b      	ldr	r3, [r7, #4]
 8032e1c:	2201      	movs	r2, #1
 8032e1e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8032e22:	687b      	ldr	r3, [r7, #4]
 8032e24:	2200      	movs	r2, #0
 8032e26:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8032e2a:	687b      	ldr	r3, [r7, #4]
 8032e2c:	2200      	movs	r2, #0
 8032e2e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8032e32:	2300      	movs	r3, #0
}
 8032e34:	4618      	mov	r0, r3
 8032e36:	370c      	adds	r7, #12
 8032e38:	46bd      	mov	sp, r7
 8032e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032e3e:	4770      	bx	lr

08032e40 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8032e40:	b580      	push	{r7, lr}
 8032e42:	b082      	sub	sp, #8
 8032e44:	af00      	add	r7, sp, #0
 8032e46:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8032e48:	687b      	ldr	r3, [r7, #4]
 8032e4a:	2201      	movs	r2, #1
 8032e4c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8032e50:	687b      	ldr	r3, [r7, #4]
 8032e52:	2200      	movs	r2, #0
 8032e54:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8032e58:	687b      	ldr	r3, [r7, #4]
 8032e5a:	2200      	movs	r2, #0
 8032e5c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8032e60:	6878      	ldr	r0, [r7, #4]
 8032e62:	f001 fcf4 	bl	803484e <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8032e66:	687b      	ldr	r3, [r7, #4]
 8032e68:	791b      	ldrb	r3, [r3, #4]
 8032e6a:	4619      	mov	r1, r3
 8032e6c:	6878      	ldr	r0, [r7, #4]
 8032e6e:	f000 fdb3 	bl	80339d8 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8032e72:	687b      	ldr	r3, [r7, #4]
 8032e74:	795b      	ldrb	r3, [r3, #5]
 8032e76:	4619      	mov	r1, r3
 8032e78:	6878      	ldr	r0, [r7, #4]
 8032e7a:	f000 fdad 	bl	80339d8 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8032e7e:	2300      	movs	r3, #0
}
 8032e80:	4618      	mov	r0, r3
 8032e82:	3708      	adds	r7, #8
 8032e84:	46bd      	mov	sp, r7
 8032e86:	bd80      	pop	{r7, pc}

08032e88 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8032e88:	b580      	push	{r7, lr}
 8032e8a:	b086      	sub	sp, #24
 8032e8c:	af02      	add	r7, sp, #8
 8032e8e:	6078      	str	r0, [r7, #4]
 8032e90:	460b      	mov	r3, r1
 8032e92:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8032e94:	687b      	ldr	r3, [r7, #4]
 8032e96:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8032e9a:	78fb      	ldrb	r3, [r7, #3]
 8032e9c:	b29b      	uxth	r3, r3
 8032e9e:	9300      	str	r3, [sp, #0]
 8032ea0:	4613      	mov	r3, r2
 8032ea2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8032ea6:	2100      	movs	r1, #0
 8032ea8:	6878      	ldr	r0, [r7, #4]
 8032eaa:	f000 f864 	bl	8032f76 <USBH_GetDescriptor>
 8032eae:	4603      	mov	r3, r0
 8032eb0:	73fb      	strb	r3, [r7, #15]
 8032eb2:	7bfb      	ldrb	r3, [r7, #15]
 8032eb4:	2b00      	cmp	r3, #0
 8032eb6:	d10a      	bne.n	8032ece <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8032eb8:	687b      	ldr	r3, [r7, #4]
 8032eba:	f203 3026 	addw	r0, r3, #806	; 0x326
 8032ebe:	687b      	ldr	r3, [r7, #4]
 8032ec0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8032ec4:	78fa      	ldrb	r2, [r7, #3]
 8032ec6:	b292      	uxth	r2, r2
 8032ec8:	4619      	mov	r1, r3
 8032eca:	f000 f918 	bl	80330fe <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8032ece:	7bfb      	ldrb	r3, [r7, #15]
}
 8032ed0:	4618      	mov	r0, r3
 8032ed2:	3710      	adds	r7, #16
 8032ed4:	46bd      	mov	sp, r7
 8032ed6:	bd80      	pop	{r7, pc}

08032ed8 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8032ed8:	b580      	push	{r7, lr}
 8032eda:	b086      	sub	sp, #24
 8032edc:	af02      	add	r7, sp, #8
 8032ede:	6078      	str	r0, [r7, #4]
 8032ee0:	460b      	mov	r3, r1
 8032ee2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 8032ee4:	687b      	ldr	r3, [r7, #4]
 8032ee6:	331c      	adds	r3, #28
 8032ee8:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8032eea:	887b      	ldrh	r3, [r7, #2]
 8032eec:	9300      	str	r3, [sp, #0]
 8032eee:	68fb      	ldr	r3, [r7, #12]
 8032ef0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8032ef4:	2100      	movs	r1, #0
 8032ef6:	6878      	ldr	r0, [r7, #4]
 8032ef8:	f000 f83d 	bl	8032f76 <USBH_GetDescriptor>
 8032efc:	4603      	mov	r3, r0
 8032efe:	72fb      	strb	r3, [r7, #11]
 8032f00:	7afb      	ldrb	r3, [r7, #11]
 8032f02:	2b00      	cmp	r3, #0
 8032f04:	d107      	bne.n	8032f16 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 8032f06:	687b      	ldr	r3, [r7, #4]
 8032f08:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8032f0c:	887a      	ldrh	r2, [r7, #2]
 8032f0e:	68f9      	ldr	r1, [r7, #12]
 8032f10:	4618      	mov	r0, r3
 8032f12:	f000 f964 	bl	80331de <USBH_ParseCfgDesc>
  }

  return status;
 8032f16:	7afb      	ldrb	r3, [r7, #11]
}
 8032f18:	4618      	mov	r0, r3
 8032f1a:	3710      	adds	r7, #16
 8032f1c:	46bd      	mov	sp, r7
 8032f1e:	bd80      	pop	{r7, pc}

08032f20 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8032f20:	b580      	push	{r7, lr}
 8032f22:	b088      	sub	sp, #32
 8032f24:	af02      	add	r7, sp, #8
 8032f26:	60f8      	str	r0, [r7, #12]
 8032f28:	607a      	str	r2, [r7, #4]
 8032f2a:	461a      	mov	r2, r3
 8032f2c:	460b      	mov	r3, r1
 8032f2e:	72fb      	strb	r3, [r7, #11]
 8032f30:	4613      	mov	r3, r2
 8032f32:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8032f34:	7afb      	ldrb	r3, [r7, #11]
 8032f36:	b29b      	uxth	r3, r3
 8032f38:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8032f3c:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8032f3e:	68fb      	ldr	r3, [r7, #12]
 8032f40:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8032f44:	893b      	ldrh	r3, [r7, #8]
 8032f46:	9300      	str	r3, [sp, #0]
 8032f48:	460b      	mov	r3, r1
 8032f4a:	2100      	movs	r1, #0
 8032f4c:	68f8      	ldr	r0, [r7, #12]
 8032f4e:	f000 f812 	bl	8032f76 <USBH_GetDescriptor>
 8032f52:	4603      	mov	r3, r0
 8032f54:	75fb      	strb	r3, [r7, #23]
 8032f56:	7dfb      	ldrb	r3, [r7, #23]
 8032f58:	2b00      	cmp	r3, #0
 8032f5a:	d107      	bne.n	8032f6c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8032f5c:	68fb      	ldr	r3, [r7, #12]
 8032f5e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8032f62:	893a      	ldrh	r2, [r7, #8]
 8032f64:	6879      	ldr	r1, [r7, #4]
 8032f66:	4618      	mov	r0, r3
 8032f68:	f000 fa37 	bl	80333da <USBH_ParseStringDesc>
  }

  return status;
 8032f6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8032f6e:	4618      	mov	r0, r3
 8032f70:	3718      	adds	r7, #24
 8032f72:	46bd      	mov	sp, r7
 8032f74:	bd80      	pop	{r7, pc}

08032f76 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8032f76:	b580      	push	{r7, lr}
 8032f78:	b084      	sub	sp, #16
 8032f7a:	af00      	add	r7, sp, #0
 8032f7c:	60f8      	str	r0, [r7, #12]
 8032f7e:	607b      	str	r3, [r7, #4]
 8032f80:	460b      	mov	r3, r1
 8032f82:	72fb      	strb	r3, [r7, #11]
 8032f84:	4613      	mov	r3, r2
 8032f86:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8032f88:	68fb      	ldr	r3, [r7, #12]
 8032f8a:	789b      	ldrb	r3, [r3, #2]
 8032f8c:	2b01      	cmp	r3, #1
 8032f8e:	d11c      	bne.n	8032fca <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8032f90:	7afb      	ldrb	r3, [r7, #11]
 8032f92:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8032f96:	b2da      	uxtb	r2, r3
 8032f98:	68fb      	ldr	r3, [r7, #12]
 8032f9a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8032f9c:	68fb      	ldr	r3, [r7, #12]
 8032f9e:	2206      	movs	r2, #6
 8032fa0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8032fa2:	68fb      	ldr	r3, [r7, #12]
 8032fa4:	893a      	ldrh	r2, [r7, #8]
 8032fa6:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8032fa8:	893b      	ldrh	r3, [r7, #8]
 8032faa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8032fae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8032fb2:	d104      	bne.n	8032fbe <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8032fb4:	68fb      	ldr	r3, [r7, #12]
 8032fb6:	f240 4209 	movw	r2, #1033	; 0x409
 8032fba:	829a      	strh	r2, [r3, #20]
 8032fbc:	e002      	b.n	8032fc4 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8032fbe:	68fb      	ldr	r3, [r7, #12]
 8032fc0:	2200      	movs	r2, #0
 8032fc2:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8032fc4:	68fb      	ldr	r3, [r7, #12]
 8032fc6:	8b3a      	ldrh	r2, [r7, #24]
 8032fc8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8032fca:	8b3b      	ldrh	r3, [r7, #24]
 8032fcc:	461a      	mov	r2, r3
 8032fce:	6879      	ldr	r1, [r7, #4]
 8032fd0:	68f8      	ldr	r0, [r7, #12]
 8032fd2:	f000 fa50 	bl	8033476 <USBH_CtlReq>
 8032fd6:	4603      	mov	r3, r0
}
 8032fd8:	4618      	mov	r0, r3
 8032fda:	3710      	adds	r7, #16
 8032fdc:	46bd      	mov	sp, r7
 8032fde:	bd80      	pop	{r7, pc}

08032fe0 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8032fe0:	b580      	push	{r7, lr}
 8032fe2:	b082      	sub	sp, #8
 8032fe4:	af00      	add	r7, sp, #0
 8032fe6:	6078      	str	r0, [r7, #4]
 8032fe8:	460b      	mov	r3, r1
 8032fea:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8032fec:	687b      	ldr	r3, [r7, #4]
 8032fee:	789b      	ldrb	r3, [r3, #2]
 8032ff0:	2b01      	cmp	r3, #1
 8032ff2:	d10f      	bne.n	8033014 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8032ff4:	687b      	ldr	r3, [r7, #4]
 8032ff6:	2200      	movs	r2, #0
 8032ff8:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8032ffa:	687b      	ldr	r3, [r7, #4]
 8032ffc:	2205      	movs	r2, #5
 8032ffe:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8033000:	78fb      	ldrb	r3, [r7, #3]
 8033002:	b29a      	uxth	r2, r3
 8033004:	687b      	ldr	r3, [r7, #4]
 8033006:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8033008:	687b      	ldr	r3, [r7, #4]
 803300a:	2200      	movs	r2, #0
 803300c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 803300e:	687b      	ldr	r3, [r7, #4]
 8033010:	2200      	movs	r2, #0
 8033012:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8033014:	2200      	movs	r2, #0
 8033016:	2100      	movs	r1, #0
 8033018:	6878      	ldr	r0, [r7, #4]
 803301a:	f000 fa2c 	bl	8033476 <USBH_CtlReq>
 803301e:	4603      	mov	r3, r0
}
 8033020:	4618      	mov	r0, r3
 8033022:	3708      	adds	r7, #8
 8033024:	46bd      	mov	sp, r7
 8033026:	bd80      	pop	{r7, pc}

08033028 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8033028:	b580      	push	{r7, lr}
 803302a:	b082      	sub	sp, #8
 803302c:	af00      	add	r7, sp, #0
 803302e:	6078      	str	r0, [r7, #4]
 8033030:	460b      	mov	r3, r1
 8033032:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8033034:	687b      	ldr	r3, [r7, #4]
 8033036:	789b      	ldrb	r3, [r3, #2]
 8033038:	2b01      	cmp	r3, #1
 803303a:	d10e      	bne.n	803305a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 803303c:	687b      	ldr	r3, [r7, #4]
 803303e:	2200      	movs	r2, #0
 8033040:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8033042:	687b      	ldr	r3, [r7, #4]
 8033044:	2209      	movs	r2, #9
 8033046:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8033048:	687b      	ldr	r3, [r7, #4]
 803304a:	887a      	ldrh	r2, [r7, #2]
 803304c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 803304e:	687b      	ldr	r3, [r7, #4]
 8033050:	2200      	movs	r2, #0
 8033052:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8033054:	687b      	ldr	r3, [r7, #4]
 8033056:	2200      	movs	r2, #0
 8033058:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 803305a:	2200      	movs	r2, #0
 803305c:	2100      	movs	r1, #0
 803305e:	6878      	ldr	r0, [r7, #4]
 8033060:	f000 fa09 	bl	8033476 <USBH_CtlReq>
 8033064:	4603      	mov	r3, r0
}
 8033066:	4618      	mov	r0, r3
 8033068:	3708      	adds	r7, #8
 803306a:	46bd      	mov	sp, r7
 803306c:	bd80      	pop	{r7, pc}

0803306e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 803306e:	b580      	push	{r7, lr}
 8033070:	b082      	sub	sp, #8
 8033072:	af00      	add	r7, sp, #0
 8033074:	6078      	str	r0, [r7, #4]
 8033076:	460b      	mov	r3, r1
 8033078:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 803307a:	687b      	ldr	r3, [r7, #4]
 803307c:	789b      	ldrb	r3, [r3, #2]
 803307e:	2b01      	cmp	r3, #1
 8033080:	d10f      	bne.n	80330a2 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8033082:	687b      	ldr	r3, [r7, #4]
 8033084:	2200      	movs	r2, #0
 8033086:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8033088:	687b      	ldr	r3, [r7, #4]
 803308a:	2203      	movs	r2, #3
 803308c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 803308e:	78fb      	ldrb	r3, [r7, #3]
 8033090:	b29a      	uxth	r2, r3
 8033092:	687b      	ldr	r3, [r7, #4]
 8033094:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8033096:	687b      	ldr	r3, [r7, #4]
 8033098:	2200      	movs	r2, #0
 803309a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 803309c:	687b      	ldr	r3, [r7, #4]
 803309e:	2200      	movs	r2, #0
 80330a0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80330a2:	2200      	movs	r2, #0
 80330a4:	2100      	movs	r1, #0
 80330a6:	6878      	ldr	r0, [r7, #4]
 80330a8:	f000 f9e5 	bl	8033476 <USBH_CtlReq>
 80330ac:	4603      	mov	r3, r0
}
 80330ae:	4618      	mov	r0, r3
 80330b0:	3708      	adds	r7, #8
 80330b2:	46bd      	mov	sp, r7
 80330b4:	bd80      	pop	{r7, pc}

080330b6 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80330b6:	b580      	push	{r7, lr}
 80330b8:	b082      	sub	sp, #8
 80330ba:	af00      	add	r7, sp, #0
 80330bc:	6078      	str	r0, [r7, #4]
 80330be:	460b      	mov	r3, r1
 80330c0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80330c2:	687b      	ldr	r3, [r7, #4]
 80330c4:	789b      	ldrb	r3, [r3, #2]
 80330c6:	2b01      	cmp	r3, #1
 80330c8:	d10f      	bne.n	80330ea <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80330ca:	687b      	ldr	r3, [r7, #4]
 80330cc:	2202      	movs	r2, #2
 80330ce:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80330d0:	687b      	ldr	r3, [r7, #4]
 80330d2:	2201      	movs	r2, #1
 80330d4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80330d6:	687b      	ldr	r3, [r7, #4]
 80330d8:	2200      	movs	r2, #0
 80330da:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80330dc:	78fb      	ldrb	r3, [r7, #3]
 80330de:	b29a      	uxth	r2, r3
 80330e0:	687b      	ldr	r3, [r7, #4]
 80330e2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80330e4:	687b      	ldr	r3, [r7, #4]
 80330e6:	2200      	movs	r2, #0
 80330e8:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 80330ea:	2200      	movs	r2, #0
 80330ec:	2100      	movs	r1, #0
 80330ee:	6878      	ldr	r0, [r7, #4]
 80330f0:	f000 f9c1 	bl	8033476 <USBH_CtlReq>
 80330f4:	4603      	mov	r3, r0
}
 80330f6:	4618      	mov	r0, r3
 80330f8:	3708      	adds	r7, #8
 80330fa:	46bd      	mov	sp, r7
 80330fc:	bd80      	pop	{r7, pc}

080330fe <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 80330fe:	b480      	push	{r7}
 8033100:	b085      	sub	sp, #20
 8033102:	af00      	add	r7, sp, #0
 8033104:	60f8      	str	r0, [r7, #12]
 8033106:	60b9      	str	r1, [r7, #8]
 8033108:	4613      	mov	r3, r2
 803310a:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 803310c:	68bb      	ldr	r3, [r7, #8]
 803310e:	781a      	ldrb	r2, [r3, #0]
 8033110:	68fb      	ldr	r3, [r7, #12]
 8033112:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8033114:	68bb      	ldr	r3, [r7, #8]
 8033116:	785a      	ldrb	r2, [r3, #1]
 8033118:	68fb      	ldr	r3, [r7, #12]
 803311a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 803311c:	68bb      	ldr	r3, [r7, #8]
 803311e:	3302      	adds	r3, #2
 8033120:	781b      	ldrb	r3, [r3, #0]
 8033122:	b29a      	uxth	r2, r3
 8033124:	68bb      	ldr	r3, [r7, #8]
 8033126:	3303      	adds	r3, #3
 8033128:	781b      	ldrb	r3, [r3, #0]
 803312a:	b29b      	uxth	r3, r3
 803312c:	021b      	lsls	r3, r3, #8
 803312e:	b29b      	uxth	r3, r3
 8033130:	4313      	orrs	r3, r2
 8033132:	b29a      	uxth	r2, r3
 8033134:	68fb      	ldr	r3, [r7, #12]
 8033136:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8033138:	68bb      	ldr	r3, [r7, #8]
 803313a:	791a      	ldrb	r2, [r3, #4]
 803313c:	68fb      	ldr	r3, [r7, #12]
 803313e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8033140:	68bb      	ldr	r3, [r7, #8]
 8033142:	795a      	ldrb	r2, [r3, #5]
 8033144:	68fb      	ldr	r3, [r7, #12]
 8033146:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8033148:	68bb      	ldr	r3, [r7, #8]
 803314a:	799a      	ldrb	r2, [r3, #6]
 803314c:	68fb      	ldr	r3, [r7, #12]
 803314e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8033150:	68bb      	ldr	r3, [r7, #8]
 8033152:	79da      	ldrb	r2, [r3, #7]
 8033154:	68fb      	ldr	r3, [r7, #12]
 8033156:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8033158:	88fb      	ldrh	r3, [r7, #6]
 803315a:	2b08      	cmp	r3, #8
 803315c:	d939      	bls.n	80331d2 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 803315e:	68bb      	ldr	r3, [r7, #8]
 8033160:	3308      	adds	r3, #8
 8033162:	781b      	ldrb	r3, [r3, #0]
 8033164:	b29a      	uxth	r2, r3
 8033166:	68bb      	ldr	r3, [r7, #8]
 8033168:	3309      	adds	r3, #9
 803316a:	781b      	ldrb	r3, [r3, #0]
 803316c:	b29b      	uxth	r3, r3
 803316e:	021b      	lsls	r3, r3, #8
 8033170:	b29b      	uxth	r3, r3
 8033172:	4313      	orrs	r3, r2
 8033174:	b29a      	uxth	r2, r3
 8033176:	68fb      	ldr	r3, [r7, #12]
 8033178:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 803317a:	68bb      	ldr	r3, [r7, #8]
 803317c:	330a      	adds	r3, #10
 803317e:	781b      	ldrb	r3, [r3, #0]
 8033180:	b29a      	uxth	r2, r3
 8033182:	68bb      	ldr	r3, [r7, #8]
 8033184:	330b      	adds	r3, #11
 8033186:	781b      	ldrb	r3, [r3, #0]
 8033188:	b29b      	uxth	r3, r3
 803318a:	021b      	lsls	r3, r3, #8
 803318c:	b29b      	uxth	r3, r3
 803318e:	4313      	orrs	r3, r2
 8033190:	b29a      	uxth	r2, r3
 8033192:	68fb      	ldr	r3, [r7, #12]
 8033194:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8033196:	68bb      	ldr	r3, [r7, #8]
 8033198:	330c      	adds	r3, #12
 803319a:	781b      	ldrb	r3, [r3, #0]
 803319c:	b29a      	uxth	r2, r3
 803319e:	68bb      	ldr	r3, [r7, #8]
 80331a0:	330d      	adds	r3, #13
 80331a2:	781b      	ldrb	r3, [r3, #0]
 80331a4:	b29b      	uxth	r3, r3
 80331a6:	021b      	lsls	r3, r3, #8
 80331a8:	b29b      	uxth	r3, r3
 80331aa:	4313      	orrs	r3, r2
 80331ac:	b29a      	uxth	r2, r3
 80331ae:	68fb      	ldr	r3, [r7, #12]
 80331b0:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 80331b2:	68bb      	ldr	r3, [r7, #8]
 80331b4:	7b9a      	ldrb	r2, [r3, #14]
 80331b6:	68fb      	ldr	r3, [r7, #12]
 80331b8:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 80331ba:	68bb      	ldr	r3, [r7, #8]
 80331bc:	7bda      	ldrb	r2, [r3, #15]
 80331be:	68fb      	ldr	r3, [r7, #12]
 80331c0:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80331c2:	68bb      	ldr	r3, [r7, #8]
 80331c4:	7c1a      	ldrb	r2, [r3, #16]
 80331c6:	68fb      	ldr	r3, [r7, #12]
 80331c8:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80331ca:	68bb      	ldr	r3, [r7, #8]
 80331cc:	7c5a      	ldrb	r2, [r3, #17]
 80331ce:	68fb      	ldr	r3, [r7, #12]
 80331d0:	745a      	strb	r2, [r3, #17]
  }
}
 80331d2:	bf00      	nop
 80331d4:	3714      	adds	r7, #20
 80331d6:	46bd      	mov	sp, r7
 80331d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80331dc:	4770      	bx	lr

080331de <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 80331de:	b580      	push	{r7, lr}
 80331e0:	b08a      	sub	sp, #40	; 0x28
 80331e2:	af00      	add	r7, sp, #0
 80331e4:	60f8      	str	r0, [r7, #12]
 80331e6:	60b9      	str	r1, [r7, #8]
 80331e8:	4613      	mov	r3, r2
 80331ea:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80331ec:	68bb      	ldr	r3, [r7, #8]
 80331ee:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80331f0:	2300      	movs	r3, #0
 80331f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 80331f6:	2300      	movs	r3, #0
 80331f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 80331fc:	68bb      	ldr	r3, [r7, #8]
 80331fe:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8033200:	68bb      	ldr	r3, [r7, #8]
 8033202:	781a      	ldrb	r2, [r3, #0]
 8033204:	68fb      	ldr	r3, [r7, #12]
 8033206:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8033208:	68bb      	ldr	r3, [r7, #8]
 803320a:	785a      	ldrb	r2, [r3, #1]
 803320c:	68fb      	ldr	r3, [r7, #12]
 803320e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8033210:	68bb      	ldr	r3, [r7, #8]
 8033212:	3302      	adds	r3, #2
 8033214:	781b      	ldrb	r3, [r3, #0]
 8033216:	b29a      	uxth	r2, r3
 8033218:	68bb      	ldr	r3, [r7, #8]
 803321a:	3303      	adds	r3, #3
 803321c:	781b      	ldrb	r3, [r3, #0]
 803321e:	b29b      	uxth	r3, r3
 8033220:	021b      	lsls	r3, r3, #8
 8033222:	b29b      	uxth	r3, r3
 8033224:	4313      	orrs	r3, r2
 8033226:	b29a      	uxth	r2, r3
 8033228:	68fb      	ldr	r3, [r7, #12]
 803322a:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 803322c:	68bb      	ldr	r3, [r7, #8]
 803322e:	791a      	ldrb	r2, [r3, #4]
 8033230:	68fb      	ldr	r3, [r7, #12]
 8033232:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8033234:	68bb      	ldr	r3, [r7, #8]
 8033236:	795a      	ldrb	r2, [r3, #5]
 8033238:	68fb      	ldr	r3, [r7, #12]
 803323a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 803323c:	68bb      	ldr	r3, [r7, #8]
 803323e:	799a      	ldrb	r2, [r3, #6]
 8033240:	68fb      	ldr	r3, [r7, #12]
 8033242:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8033244:	68bb      	ldr	r3, [r7, #8]
 8033246:	79da      	ldrb	r2, [r3, #7]
 8033248:	68fb      	ldr	r3, [r7, #12]
 803324a:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 803324c:	68bb      	ldr	r3, [r7, #8]
 803324e:	7a1a      	ldrb	r2, [r3, #8]
 8033250:	68fb      	ldr	r3, [r7, #12]
 8033252:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8033254:	88fb      	ldrh	r3, [r7, #6]
 8033256:	2b09      	cmp	r3, #9
 8033258:	d95f      	bls.n	803331a <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 803325a:	2309      	movs	r3, #9
 803325c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 803325e:	2300      	movs	r3, #0
 8033260:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8033262:	e051      	b.n	8033308 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8033264:	f107 0316 	add.w	r3, r7, #22
 8033268:	4619      	mov	r1, r3
 803326a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 803326c:	f000 f8e8 	bl	8033440 <USBH_GetNextDesc>
 8033270:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8033272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8033274:	785b      	ldrb	r3, [r3, #1]
 8033276:	2b04      	cmp	r3, #4
 8033278:	d146      	bne.n	8033308 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 803327a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 803327e:	221a      	movs	r2, #26
 8033280:	fb02 f303 	mul.w	r3, r2, r3
 8033284:	3308      	adds	r3, #8
 8033286:	68fa      	ldr	r2, [r7, #12]
 8033288:	4413      	add	r3, r2
 803328a:	3302      	adds	r3, #2
 803328c:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 803328e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8033290:	69f8      	ldr	r0, [r7, #28]
 8033292:	f000 f846 	bl	8033322 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8033296:	2300      	movs	r3, #0
 8033298:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 803329c:	2300      	movs	r3, #0
 803329e:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80332a0:	e022      	b.n	80332e8 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80332a2:	f107 0316 	add.w	r3, r7, #22
 80332a6:	4619      	mov	r1, r3
 80332a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80332aa:	f000 f8c9 	bl	8033440 <USBH_GetNextDesc>
 80332ae:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 80332b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80332b2:	785b      	ldrb	r3, [r3, #1]
 80332b4:	2b05      	cmp	r3, #5
 80332b6:	d117      	bne.n	80332e8 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80332b8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80332bc:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80332c0:	3201      	adds	r2, #1
 80332c2:	00d2      	lsls	r2, r2, #3
 80332c4:	211a      	movs	r1, #26
 80332c6:	fb01 f303 	mul.w	r3, r1, r3
 80332ca:	4413      	add	r3, r2
 80332cc:	3308      	adds	r3, #8
 80332ce:	68fa      	ldr	r2, [r7, #12]
 80332d0:	4413      	add	r3, r2
 80332d2:	3304      	adds	r3, #4
 80332d4:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 80332d6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80332d8:	69b8      	ldr	r0, [r7, #24]
 80332da:	f000 f851 	bl	8033380 <USBH_ParseEPDesc>
            ep_ix++;
 80332de:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80332e2:	3301      	adds	r3, #1
 80332e4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80332e8:	69fb      	ldr	r3, [r7, #28]
 80332ea:	791b      	ldrb	r3, [r3, #4]
 80332ec:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80332f0:	429a      	cmp	r2, r3
 80332f2:	d204      	bcs.n	80332fe <USBH_ParseCfgDesc+0x120>
 80332f4:	68fb      	ldr	r3, [r7, #12]
 80332f6:	885a      	ldrh	r2, [r3, #2]
 80332f8:	8afb      	ldrh	r3, [r7, #22]
 80332fa:	429a      	cmp	r2, r3
 80332fc:	d8d1      	bhi.n	80332a2 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 80332fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8033302:	3301      	adds	r3, #1
 8033304:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8033308:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 803330c:	2b01      	cmp	r3, #1
 803330e:	d804      	bhi.n	803331a <USBH_ParseCfgDesc+0x13c>
 8033310:	68fb      	ldr	r3, [r7, #12]
 8033312:	885a      	ldrh	r2, [r3, #2]
 8033314:	8afb      	ldrh	r3, [r7, #22]
 8033316:	429a      	cmp	r2, r3
 8033318:	d8a4      	bhi.n	8033264 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 803331a:	bf00      	nop
 803331c:	3728      	adds	r7, #40	; 0x28
 803331e:	46bd      	mov	sp, r7
 8033320:	bd80      	pop	{r7, pc}

08033322 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8033322:	b480      	push	{r7}
 8033324:	b083      	sub	sp, #12
 8033326:	af00      	add	r7, sp, #0
 8033328:	6078      	str	r0, [r7, #4]
 803332a:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 803332c:	683b      	ldr	r3, [r7, #0]
 803332e:	781a      	ldrb	r2, [r3, #0]
 8033330:	687b      	ldr	r3, [r7, #4]
 8033332:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8033334:	683b      	ldr	r3, [r7, #0]
 8033336:	785a      	ldrb	r2, [r3, #1]
 8033338:	687b      	ldr	r3, [r7, #4]
 803333a:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 803333c:	683b      	ldr	r3, [r7, #0]
 803333e:	789a      	ldrb	r2, [r3, #2]
 8033340:	687b      	ldr	r3, [r7, #4]
 8033342:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8033344:	683b      	ldr	r3, [r7, #0]
 8033346:	78da      	ldrb	r2, [r3, #3]
 8033348:	687b      	ldr	r3, [r7, #4]
 803334a:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 803334c:	683b      	ldr	r3, [r7, #0]
 803334e:	791a      	ldrb	r2, [r3, #4]
 8033350:	687b      	ldr	r3, [r7, #4]
 8033352:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8033354:	683b      	ldr	r3, [r7, #0]
 8033356:	795a      	ldrb	r2, [r3, #5]
 8033358:	687b      	ldr	r3, [r7, #4]
 803335a:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 803335c:	683b      	ldr	r3, [r7, #0]
 803335e:	799a      	ldrb	r2, [r3, #6]
 8033360:	687b      	ldr	r3, [r7, #4]
 8033362:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8033364:	683b      	ldr	r3, [r7, #0]
 8033366:	79da      	ldrb	r2, [r3, #7]
 8033368:	687b      	ldr	r3, [r7, #4]
 803336a:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 803336c:	683b      	ldr	r3, [r7, #0]
 803336e:	7a1a      	ldrb	r2, [r3, #8]
 8033370:	687b      	ldr	r3, [r7, #4]
 8033372:	721a      	strb	r2, [r3, #8]
}
 8033374:	bf00      	nop
 8033376:	370c      	adds	r7, #12
 8033378:	46bd      	mov	sp, r7
 803337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803337e:	4770      	bx	lr

08033380 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8033380:	b480      	push	{r7}
 8033382:	b083      	sub	sp, #12
 8033384:	af00      	add	r7, sp, #0
 8033386:	6078      	str	r0, [r7, #4]
 8033388:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 803338a:	683b      	ldr	r3, [r7, #0]
 803338c:	781a      	ldrb	r2, [r3, #0]
 803338e:	687b      	ldr	r3, [r7, #4]
 8033390:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8033392:	683b      	ldr	r3, [r7, #0]
 8033394:	785a      	ldrb	r2, [r3, #1]
 8033396:	687b      	ldr	r3, [r7, #4]
 8033398:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 803339a:	683b      	ldr	r3, [r7, #0]
 803339c:	789a      	ldrb	r2, [r3, #2]
 803339e:	687b      	ldr	r3, [r7, #4]
 80333a0:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 80333a2:	683b      	ldr	r3, [r7, #0]
 80333a4:	78da      	ldrb	r2, [r3, #3]
 80333a6:	687b      	ldr	r3, [r7, #4]
 80333a8:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 80333aa:	683b      	ldr	r3, [r7, #0]
 80333ac:	3304      	adds	r3, #4
 80333ae:	781b      	ldrb	r3, [r3, #0]
 80333b0:	b29a      	uxth	r2, r3
 80333b2:	683b      	ldr	r3, [r7, #0]
 80333b4:	3305      	adds	r3, #5
 80333b6:	781b      	ldrb	r3, [r3, #0]
 80333b8:	b29b      	uxth	r3, r3
 80333ba:	021b      	lsls	r3, r3, #8
 80333bc:	b29b      	uxth	r3, r3
 80333be:	4313      	orrs	r3, r2
 80333c0:	b29a      	uxth	r2, r3
 80333c2:	687b      	ldr	r3, [r7, #4]
 80333c4:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 80333c6:	683b      	ldr	r3, [r7, #0]
 80333c8:	799a      	ldrb	r2, [r3, #6]
 80333ca:	687b      	ldr	r3, [r7, #4]
 80333cc:	719a      	strb	r2, [r3, #6]
}
 80333ce:	bf00      	nop
 80333d0:	370c      	adds	r7, #12
 80333d2:	46bd      	mov	sp, r7
 80333d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80333d8:	4770      	bx	lr

080333da <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80333da:	b480      	push	{r7}
 80333dc:	b087      	sub	sp, #28
 80333de:	af00      	add	r7, sp, #0
 80333e0:	60f8      	str	r0, [r7, #12]
 80333e2:	60b9      	str	r1, [r7, #8]
 80333e4:	4613      	mov	r3, r2
 80333e6:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80333e8:	68fb      	ldr	r3, [r7, #12]
 80333ea:	3301      	adds	r3, #1
 80333ec:	781b      	ldrb	r3, [r3, #0]
 80333ee:	2b03      	cmp	r3, #3
 80333f0:	d120      	bne.n	8033434 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80333f2:	68fb      	ldr	r3, [r7, #12]
 80333f4:	781b      	ldrb	r3, [r3, #0]
 80333f6:	1e9a      	subs	r2, r3, #2
 80333f8:	88fb      	ldrh	r3, [r7, #6]
 80333fa:	4293      	cmp	r3, r2
 80333fc:	bf28      	it	cs
 80333fe:	4613      	movcs	r3, r2
 8033400:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8033402:	68fb      	ldr	r3, [r7, #12]
 8033404:	3302      	adds	r3, #2
 8033406:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8033408:	2300      	movs	r3, #0
 803340a:	82fb      	strh	r3, [r7, #22]
 803340c:	e00b      	b.n	8033426 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 803340e:	8afb      	ldrh	r3, [r7, #22]
 8033410:	68fa      	ldr	r2, [r7, #12]
 8033412:	4413      	add	r3, r2
 8033414:	781a      	ldrb	r2, [r3, #0]
 8033416:	68bb      	ldr	r3, [r7, #8]
 8033418:	701a      	strb	r2, [r3, #0]
      pdest++;
 803341a:	68bb      	ldr	r3, [r7, #8]
 803341c:	3301      	adds	r3, #1
 803341e:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8033420:	8afb      	ldrh	r3, [r7, #22]
 8033422:	3302      	adds	r3, #2
 8033424:	82fb      	strh	r3, [r7, #22]
 8033426:	8afa      	ldrh	r2, [r7, #22]
 8033428:	8abb      	ldrh	r3, [r7, #20]
 803342a:	429a      	cmp	r2, r3
 803342c:	d3ef      	bcc.n	803340e <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 803342e:	68bb      	ldr	r3, [r7, #8]
 8033430:	2200      	movs	r2, #0
 8033432:	701a      	strb	r2, [r3, #0]
  }
}
 8033434:	bf00      	nop
 8033436:	371c      	adds	r7, #28
 8033438:	46bd      	mov	sp, r7
 803343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803343e:	4770      	bx	lr

08033440 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8033440:	b480      	push	{r7}
 8033442:	b085      	sub	sp, #20
 8033444:	af00      	add	r7, sp, #0
 8033446:	6078      	str	r0, [r7, #4]
 8033448:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 803344a:	683b      	ldr	r3, [r7, #0]
 803344c:	881a      	ldrh	r2, [r3, #0]
 803344e:	687b      	ldr	r3, [r7, #4]
 8033450:	781b      	ldrb	r3, [r3, #0]
 8033452:	b29b      	uxth	r3, r3
 8033454:	4413      	add	r3, r2
 8033456:	b29a      	uxth	r2, r3
 8033458:	683b      	ldr	r3, [r7, #0]
 803345a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 803345c:	687b      	ldr	r3, [r7, #4]
 803345e:	781b      	ldrb	r3, [r3, #0]
 8033460:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8033462:	687b      	ldr	r3, [r7, #4]
 8033464:	4413      	add	r3, r2
 8033466:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8033468:	68fb      	ldr	r3, [r7, #12]
}
 803346a:	4618      	mov	r0, r3
 803346c:	3714      	adds	r7, #20
 803346e:	46bd      	mov	sp, r7
 8033470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033474:	4770      	bx	lr

08033476 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8033476:	b580      	push	{r7, lr}
 8033478:	b086      	sub	sp, #24
 803347a:	af00      	add	r7, sp, #0
 803347c:	60f8      	str	r0, [r7, #12]
 803347e:	60b9      	str	r1, [r7, #8]
 8033480:	4613      	mov	r3, r2
 8033482:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8033484:	2301      	movs	r3, #1
 8033486:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8033488:	68fb      	ldr	r3, [r7, #12]
 803348a:	789b      	ldrb	r3, [r3, #2]
 803348c:	2b01      	cmp	r3, #1
 803348e:	d002      	beq.n	8033496 <USBH_CtlReq+0x20>
 8033490:	2b02      	cmp	r3, #2
 8033492:	d00f      	beq.n	80334b4 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8033494:	e027      	b.n	80334e6 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8033496:	68fb      	ldr	r3, [r7, #12]
 8033498:	68ba      	ldr	r2, [r7, #8]
 803349a:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 803349c:	68fb      	ldr	r3, [r7, #12]
 803349e:	88fa      	ldrh	r2, [r7, #6]
 80334a0:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80334a2:	68fb      	ldr	r3, [r7, #12]
 80334a4:	2201      	movs	r2, #1
 80334a6:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80334a8:	68fb      	ldr	r3, [r7, #12]
 80334aa:	2202      	movs	r2, #2
 80334ac:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80334ae:	2301      	movs	r3, #1
 80334b0:	75fb      	strb	r3, [r7, #23]
      break;
 80334b2:	e018      	b.n	80334e6 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80334b4:	68f8      	ldr	r0, [r7, #12]
 80334b6:	f000 f81b 	bl	80334f0 <USBH_HandleControl>
 80334ba:	4603      	mov	r3, r0
 80334bc:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80334be:	7dfb      	ldrb	r3, [r7, #23]
 80334c0:	2b00      	cmp	r3, #0
 80334c2:	d002      	beq.n	80334ca <USBH_CtlReq+0x54>
 80334c4:	7dfb      	ldrb	r3, [r7, #23]
 80334c6:	2b03      	cmp	r3, #3
 80334c8:	d106      	bne.n	80334d8 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 80334ca:	68fb      	ldr	r3, [r7, #12]
 80334cc:	2201      	movs	r2, #1
 80334ce:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80334d0:	68fb      	ldr	r3, [r7, #12]
 80334d2:	2200      	movs	r2, #0
 80334d4:	761a      	strb	r2, [r3, #24]
      break;
 80334d6:	e005      	b.n	80334e4 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80334d8:	7dfb      	ldrb	r3, [r7, #23]
 80334da:	2b02      	cmp	r3, #2
 80334dc:	d102      	bne.n	80334e4 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80334de:	68fb      	ldr	r3, [r7, #12]
 80334e0:	2201      	movs	r2, #1
 80334e2:	709a      	strb	r2, [r3, #2]
      break;
 80334e4:	bf00      	nop
  }
  return status;
 80334e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80334e8:	4618      	mov	r0, r3
 80334ea:	3718      	adds	r7, #24
 80334ec:	46bd      	mov	sp, r7
 80334ee:	bd80      	pop	{r7, pc}

080334f0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80334f0:	b580      	push	{r7, lr}
 80334f2:	b086      	sub	sp, #24
 80334f4:	af02      	add	r7, sp, #8
 80334f6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80334f8:	2301      	movs	r3, #1
 80334fa:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80334fc:	2300      	movs	r3, #0
 80334fe:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8033500:	687b      	ldr	r3, [r7, #4]
 8033502:	7e1b      	ldrb	r3, [r3, #24]
 8033504:	3b01      	subs	r3, #1
 8033506:	2b0a      	cmp	r3, #10
 8033508:	f200 8161 	bhi.w	80337ce <USBH_HandleControl+0x2de>
 803350c:	a201      	add	r2, pc, #4	; (adr r2, 8033514 <USBH_HandleControl+0x24>)
 803350e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8033512:	bf00      	nop
 8033514:	08033541 	.word	0x08033541
 8033518:	0803355b 	.word	0x0803355b
 803351c:	080335c5 	.word	0x080335c5
 8033520:	080335eb 	.word	0x080335eb
 8033524:	08033623 	.word	0x08033623
 8033528:	0803364f 	.word	0x0803364f
 803352c:	080336a1 	.word	0x080336a1
 8033530:	080336c3 	.word	0x080336c3
 8033534:	080336ff 	.word	0x080336ff
 8033538:	08033727 	.word	0x08033727
 803353c:	08033765 	.word	0x08033765
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8033540:	687b      	ldr	r3, [r7, #4]
 8033542:	f103 0110 	add.w	r1, r3, #16
 8033546:	687b      	ldr	r3, [r7, #4]
 8033548:	795b      	ldrb	r3, [r3, #5]
 803354a:	461a      	mov	r2, r3
 803354c:	6878      	ldr	r0, [r7, #4]
 803354e:	f000 f953 	bl	80337f8 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8033552:	687b      	ldr	r3, [r7, #4]
 8033554:	2202      	movs	r2, #2
 8033556:	761a      	strb	r2, [r3, #24]
      break;
 8033558:	e144      	b.n	80337e4 <USBH_HandleControl+0x2f4>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 803355a:	687b      	ldr	r3, [r7, #4]
 803355c:	795b      	ldrb	r3, [r3, #5]
 803355e:	4619      	mov	r1, r3
 8033560:	6878      	ldr	r0, [r7, #4]
 8033562:	f001 fa61 	bl	8034a28 <USBH_LL_GetURBState>
 8033566:	4603      	mov	r3, r0
 8033568:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 803356a:	7bbb      	ldrb	r3, [r7, #14]
 803356c:	2b01      	cmp	r3, #1
 803356e:	d11e      	bne.n	80335ae <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8033570:	687b      	ldr	r3, [r7, #4]
 8033572:	7c1b      	ldrb	r3, [r3, #16]
 8033574:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8033578:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 803357a:	687b      	ldr	r3, [r7, #4]
 803357c:	8adb      	ldrh	r3, [r3, #22]
 803357e:	2b00      	cmp	r3, #0
 8033580:	d00a      	beq.n	8033598 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8033582:	7b7b      	ldrb	r3, [r7, #13]
 8033584:	2b80      	cmp	r3, #128	; 0x80
 8033586:	d103      	bne.n	8033590 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8033588:	687b      	ldr	r3, [r7, #4]
 803358a:	2203      	movs	r2, #3
 803358c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 803358e:	e120      	b.n	80337d2 <USBH_HandleControl+0x2e2>
            phost->Control.state = CTRL_DATA_OUT;
 8033590:	687b      	ldr	r3, [r7, #4]
 8033592:	2205      	movs	r2, #5
 8033594:	761a      	strb	r2, [r3, #24]
      break;
 8033596:	e11c      	b.n	80337d2 <USBH_HandleControl+0x2e2>
          if (direction == USB_D2H)
 8033598:	7b7b      	ldrb	r3, [r7, #13]
 803359a:	2b80      	cmp	r3, #128	; 0x80
 803359c:	d103      	bne.n	80335a6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 803359e:	687b      	ldr	r3, [r7, #4]
 80335a0:	2209      	movs	r2, #9
 80335a2:	761a      	strb	r2, [r3, #24]
      break;
 80335a4:	e115      	b.n	80337d2 <USBH_HandleControl+0x2e2>
            phost->Control.state = CTRL_STATUS_IN;
 80335a6:	687b      	ldr	r3, [r7, #4]
 80335a8:	2207      	movs	r2, #7
 80335aa:	761a      	strb	r2, [r3, #24]
      break;
 80335ac:	e111      	b.n	80337d2 <USBH_HandleControl+0x2e2>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80335ae:	7bbb      	ldrb	r3, [r7, #14]
 80335b0:	2b04      	cmp	r3, #4
 80335b2:	d003      	beq.n	80335bc <USBH_HandleControl+0xcc>
 80335b4:	7bbb      	ldrb	r3, [r7, #14]
 80335b6:	2b02      	cmp	r3, #2
 80335b8:	f040 810b 	bne.w	80337d2 <USBH_HandleControl+0x2e2>
          phost->Control.state = CTRL_ERROR;
 80335bc:	687b      	ldr	r3, [r7, #4]
 80335be:	220b      	movs	r2, #11
 80335c0:	761a      	strb	r2, [r3, #24]
      break;
 80335c2:	e106      	b.n	80337d2 <USBH_HandleControl+0x2e2>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80335c4:	687b      	ldr	r3, [r7, #4]
 80335c6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80335ca:	b29a      	uxth	r2, r3
 80335cc:	687b      	ldr	r3, [r7, #4]
 80335ce:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 80335d0:	687b      	ldr	r3, [r7, #4]
 80335d2:	6899      	ldr	r1, [r3, #8]
 80335d4:	687b      	ldr	r3, [r7, #4]
 80335d6:	899a      	ldrh	r2, [r3, #12]
 80335d8:	687b      	ldr	r3, [r7, #4]
 80335da:	791b      	ldrb	r3, [r3, #4]
 80335dc:	6878      	ldr	r0, [r7, #4]
 80335de:	f000 f94a 	bl	8033876 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80335e2:	687b      	ldr	r3, [r7, #4]
 80335e4:	2204      	movs	r2, #4
 80335e6:	761a      	strb	r2, [r3, #24]
      break;
 80335e8:	e0fc      	b.n	80337e4 <USBH_HandleControl+0x2f4>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80335ea:	687b      	ldr	r3, [r7, #4]
 80335ec:	791b      	ldrb	r3, [r3, #4]
 80335ee:	4619      	mov	r1, r3
 80335f0:	6878      	ldr	r0, [r7, #4]
 80335f2:	f001 fa19 	bl	8034a28 <USBH_LL_GetURBState>
 80335f6:	4603      	mov	r3, r0
 80335f8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80335fa:	7bbb      	ldrb	r3, [r7, #14]
 80335fc:	2b01      	cmp	r3, #1
 80335fe:	d102      	bne.n	8033606 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8033600:	687b      	ldr	r3, [r7, #4]
 8033602:	2209      	movs	r2, #9
 8033604:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8033606:	7bbb      	ldrb	r3, [r7, #14]
 8033608:	2b05      	cmp	r3, #5
 803360a:	d102      	bne.n	8033612 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 803360c:	2303      	movs	r3, #3
 803360e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8033610:	e0e1      	b.n	80337d6 <USBH_HandleControl+0x2e6>
        if (URB_Status == USBH_URB_ERROR)
 8033612:	7bbb      	ldrb	r3, [r7, #14]
 8033614:	2b04      	cmp	r3, #4
 8033616:	f040 80de 	bne.w	80337d6 <USBH_HandleControl+0x2e6>
          phost->Control.state = CTRL_ERROR;
 803361a:	687b      	ldr	r3, [r7, #4]
 803361c:	220b      	movs	r2, #11
 803361e:	761a      	strb	r2, [r3, #24]
      break;
 8033620:	e0d9      	b.n	80337d6 <USBH_HandleControl+0x2e6>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8033622:	687b      	ldr	r3, [r7, #4]
 8033624:	6899      	ldr	r1, [r3, #8]
 8033626:	687b      	ldr	r3, [r7, #4]
 8033628:	899a      	ldrh	r2, [r3, #12]
 803362a:	687b      	ldr	r3, [r7, #4]
 803362c:	7958      	ldrb	r0, [r3, #5]
 803362e:	2301      	movs	r3, #1
 8033630:	9300      	str	r3, [sp, #0]
 8033632:	4603      	mov	r3, r0
 8033634:	6878      	ldr	r0, [r7, #4]
 8033636:	f000 f8f9 	bl	803382c <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 803363a:	687b      	ldr	r3, [r7, #4]
 803363c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8033640:	b29a      	uxth	r2, r3
 8033642:	687b      	ldr	r3, [r7, #4]
 8033644:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8033646:	687b      	ldr	r3, [r7, #4]
 8033648:	2206      	movs	r2, #6
 803364a:	761a      	strb	r2, [r3, #24]
      break;
 803364c:	e0ca      	b.n	80337e4 <USBH_HandleControl+0x2f4>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 803364e:	687b      	ldr	r3, [r7, #4]
 8033650:	795b      	ldrb	r3, [r3, #5]
 8033652:	4619      	mov	r1, r3
 8033654:	6878      	ldr	r0, [r7, #4]
 8033656:	f001 f9e7 	bl	8034a28 <USBH_LL_GetURBState>
 803365a:	4603      	mov	r3, r0
 803365c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 803365e:	7bbb      	ldrb	r3, [r7, #14]
 8033660:	2b01      	cmp	r3, #1
 8033662:	d103      	bne.n	803366c <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8033664:	687b      	ldr	r3, [r7, #4]
 8033666:	2207      	movs	r2, #7
 8033668:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 803366a:	e0b6      	b.n	80337da <USBH_HandleControl+0x2ea>
      else if (URB_Status == USBH_URB_STALL)
 803366c:	7bbb      	ldrb	r3, [r7, #14]
 803366e:	2b05      	cmp	r3, #5
 8033670:	d105      	bne.n	803367e <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8033672:	687b      	ldr	r3, [r7, #4]
 8033674:	220c      	movs	r2, #12
 8033676:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8033678:	2303      	movs	r3, #3
 803367a:	73fb      	strb	r3, [r7, #15]
      break;
 803367c:	e0ad      	b.n	80337da <USBH_HandleControl+0x2ea>
      else if (URB_Status == USBH_URB_NOTREADY)
 803367e:	7bbb      	ldrb	r3, [r7, #14]
 8033680:	2b02      	cmp	r3, #2
 8033682:	d103      	bne.n	803368c <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8033684:	687b      	ldr	r3, [r7, #4]
 8033686:	2205      	movs	r2, #5
 8033688:	761a      	strb	r2, [r3, #24]
      break;
 803368a:	e0a6      	b.n	80337da <USBH_HandleControl+0x2ea>
        if (URB_Status == USBH_URB_ERROR)
 803368c:	7bbb      	ldrb	r3, [r7, #14]
 803368e:	2b04      	cmp	r3, #4
 8033690:	f040 80a3 	bne.w	80337da <USBH_HandleControl+0x2ea>
          phost->Control.state = CTRL_ERROR;
 8033694:	687b      	ldr	r3, [r7, #4]
 8033696:	220b      	movs	r2, #11
 8033698:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 803369a:	2302      	movs	r3, #2
 803369c:	73fb      	strb	r3, [r7, #15]
      break;
 803369e:	e09c      	b.n	80337da <USBH_HandleControl+0x2ea>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 80336a0:	687b      	ldr	r3, [r7, #4]
 80336a2:	791b      	ldrb	r3, [r3, #4]
 80336a4:	2200      	movs	r2, #0
 80336a6:	2100      	movs	r1, #0
 80336a8:	6878      	ldr	r0, [r7, #4]
 80336aa:	f000 f8e4 	bl	8033876 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80336ae:	687b      	ldr	r3, [r7, #4]
 80336b0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80336b4:	b29a      	uxth	r2, r3
 80336b6:	687b      	ldr	r3, [r7, #4]
 80336b8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80336ba:	687b      	ldr	r3, [r7, #4]
 80336bc:	2208      	movs	r2, #8
 80336be:	761a      	strb	r2, [r3, #24]

      break;
 80336c0:	e090      	b.n	80337e4 <USBH_HandleControl+0x2f4>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80336c2:	687b      	ldr	r3, [r7, #4]
 80336c4:	791b      	ldrb	r3, [r3, #4]
 80336c6:	4619      	mov	r1, r3
 80336c8:	6878      	ldr	r0, [r7, #4]
 80336ca:	f001 f9ad 	bl	8034a28 <USBH_LL_GetURBState>
 80336ce:	4603      	mov	r3, r0
 80336d0:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80336d2:	7bbb      	ldrb	r3, [r7, #14]
 80336d4:	2b01      	cmp	r3, #1
 80336d6:	d105      	bne.n	80336e4 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80336d8:	687b      	ldr	r3, [r7, #4]
 80336da:	220d      	movs	r2, #13
 80336dc:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80336de:	2300      	movs	r3, #0
 80336e0:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80336e2:	e07c      	b.n	80337de <USBH_HandleControl+0x2ee>
      else if (URB_Status == USBH_URB_ERROR)
 80336e4:	7bbb      	ldrb	r3, [r7, #14]
 80336e6:	2b04      	cmp	r3, #4
 80336e8:	d103      	bne.n	80336f2 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 80336ea:	687b      	ldr	r3, [r7, #4]
 80336ec:	220b      	movs	r2, #11
 80336ee:	761a      	strb	r2, [r3, #24]
      break;
 80336f0:	e075      	b.n	80337de <USBH_HandleControl+0x2ee>
        if (URB_Status == USBH_URB_STALL)
 80336f2:	7bbb      	ldrb	r3, [r7, #14]
 80336f4:	2b05      	cmp	r3, #5
 80336f6:	d172      	bne.n	80337de <USBH_HandleControl+0x2ee>
          status = USBH_NOT_SUPPORTED;
 80336f8:	2303      	movs	r3, #3
 80336fa:	73fb      	strb	r3, [r7, #15]
      break;
 80336fc:	e06f      	b.n	80337de <USBH_HandleControl+0x2ee>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 80336fe:	687b      	ldr	r3, [r7, #4]
 8033700:	795a      	ldrb	r2, [r3, #5]
 8033702:	2301      	movs	r3, #1
 8033704:	9300      	str	r3, [sp, #0]
 8033706:	4613      	mov	r3, r2
 8033708:	2200      	movs	r2, #0
 803370a:	2100      	movs	r1, #0
 803370c:	6878      	ldr	r0, [r7, #4]
 803370e:	f000 f88d 	bl	803382c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8033712:	687b      	ldr	r3, [r7, #4]
 8033714:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8033718:	b29a      	uxth	r2, r3
 803371a:	687b      	ldr	r3, [r7, #4]
 803371c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 803371e:	687b      	ldr	r3, [r7, #4]
 8033720:	220a      	movs	r2, #10
 8033722:	761a      	strb	r2, [r3, #24]
      break;
 8033724:	e05e      	b.n	80337e4 <USBH_HandleControl+0x2f4>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8033726:	687b      	ldr	r3, [r7, #4]
 8033728:	795b      	ldrb	r3, [r3, #5]
 803372a:	4619      	mov	r1, r3
 803372c:	6878      	ldr	r0, [r7, #4]
 803372e:	f001 f97b 	bl	8034a28 <USBH_LL_GetURBState>
 8033732:	4603      	mov	r3, r0
 8033734:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8033736:	7bbb      	ldrb	r3, [r7, #14]
 8033738:	2b01      	cmp	r3, #1
 803373a:	d105      	bne.n	8033748 <USBH_HandleControl+0x258>
      {
        status = USBH_OK;
 803373c:	2300      	movs	r3, #0
 803373e:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8033740:	687b      	ldr	r3, [r7, #4]
 8033742:	220d      	movs	r2, #13
 8033744:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8033746:	e04c      	b.n	80337e2 <USBH_HandleControl+0x2f2>
      else if (URB_Status == USBH_URB_NOTREADY)
 8033748:	7bbb      	ldrb	r3, [r7, #14]
 803374a:	2b02      	cmp	r3, #2
 803374c:	d103      	bne.n	8033756 <USBH_HandleControl+0x266>
        phost->Control.state = CTRL_STATUS_OUT;
 803374e:	687b      	ldr	r3, [r7, #4]
 8033750:	2209      	movs	r2, #9
 8033752:	761a      	strb	r2, [r3, #24]
      break;
 8033754:	e045      	b.n	80337e2 <USBH_HandleControl+0x2f2>
        if (URB_Status == USBH_URB_ERROR)
 8033756:	7bbb      	ldrb	r3, [r7, #14]
 8033758:	2b04      	cmp	r3, #4
 803375a:	d142      	bne.n	80337e2 <USBH_HandleControl+0x2f2>
          phost->Control.state = CTRL_ERROR;
 803375c:	687b      	ldr	r3, [r7, #4]
 803375e:	220b      	movs	r2, #11
 8033760:	761a      	strb	r2, [r3, #24]
      break;
 8033762:	e03e      	b.n	80337e2 <USBH_HandleControl+0x2f2>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8033764:	687b      	ldr	r3, [r7, #4]
 8033766:	7e5b      	ldrb	r3, [r3, #25]
 8033768:	3301      	adds	r3, #1
 803376a:	b2da      	uxtb	r2, r3
 803376c:	687b      	ldr	r3, [r7, #4]
 803376e:	765a      	strb	r2, [r3, #25]
 8033770:	687b      	ldr	r3, [r7, #4]
 8033772:	7e5b      	ldrb	r3, [r3, #25]
 8033774:	2b02      	cmp	r3, #2
 8033776:	d806      	bhi.n	8033786 <USBH_HandleControl+0x296>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8033778:	687b      	ldr	r3, [r7, #4]
 803377a:	2201      	movs	r2, #1
 803377c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 803377e:	687b      	ldr	r3, [r7, #4]
 8033780:	2201      	movs	r2, #1
 8033782:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8033784:	e02e      	b.n	80337e4 <USBH_HandleControl+0x2f4>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8033786:	687b      	ldr	r3, [r7, #4]
 8033788:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 803378c:	2106      	movs	r1, #6
 803378e:	6878      	ldr	r0, [r7, #4]
 8033790:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8033792:	687b      	ldr	r3, [r7, #4]
 8033794:	2200      	movs	r2, #0
 8033796:	765a      	strb	r2, [r3, #25]
        USBH_ErrLog("Control error: Device not responding");
 8033798:	4815      	ldr	r0, [pc, #84]	; (80337f0 <USBH_HandleControl+0x300>)
 803379a:	f001 ff7b 	bl	8035694 <iprintf>
 803379e:	4815      	ldr	r0, [pc, #84]	; (80337f4 <USBH_HandleControl+0x304>)
 80337a0:	f001 ff78 	bl	8035694 <iprintf>
 80337a4:	200a      	movs	r0, #10
 80337a6:	f001 ff8d 	bl	80356c4 <putchar>
        USBH_FreePipe(phost, phost->Control.pipe_out);
 80337aa:	687b      	ldr	r3, [r7, #4]
 80337ac:	795b      	ldrb	r3, [r3, #5]
 80337ae:	4619      	mov	r1, r3
 80337b0:	6878      	ldr	r0, [r7, #4]
 80337b2:	f000 f911 	bl	80339d8 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 80337b6:	687b      	ldr	r3, [r7, #4]
 80337b8:	791b      	ldrb	r3, [r3, #4]
 80337ba:	4619      	mov	r1, r3
 80337bc:	6878      	ldr	r0, [r7, #4]
 80337be:	f000 f90b 	bl	80339d8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80337c2:	687b      	ldr	r3, [r7, #4]
 80337c4:	2200      	movs	r2, #0
 80337c6:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80337c8:	2302      	movs	r3, #2
 80337ca:	73fb      	strb	r3, [r7, #15]
      break;
 80337cc:	e00a      	b.n	80337e4 <USBH_HandleControl+0x2f4>

    default:
      break;
 80337ce:	bf00      	nop
 80337d0:	e008      	b.n	80337e4 <USBH_HandleControl+0x2f4>
      break;
 80337d2:	bf00      	nop
 80337d4:	e006      	b.n	80337e4 <USBH_HandleControl+0x2f4>
      break;
 80337d6:	bf00      	nop
 80337d8:	e004      	b.n	80337e4 <USBH_HandleControl+0x2f4>
      break;
 80337da:	bf00      	nop
 80337dc:	e002      	b.n	80337e4 <USBH_HandleControl+0x2f4>
      break;
 80337de:	bf00      	nop
 80337e0:	e000      	b.n	80337e4 <USBH_HandleControl+0x2f4>
      break;
 80337e2:	bf00      	nop
  }

  return status;
 80337e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80337e6:	4618      	mov	r0, r3
 80337e8:	3710      	adds	r7, #16
 80337ea:	46bd      	mov	sp, r7
 80337ec:	bd80      	pop	{r7, pc}
 80337ee:	bf00      	nop
 80337f0:	08037e48 	.word	0x08037e48
 80337f4:	08037e50 	.word	0x08037e50

080337f8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80337f8:	b580      	push	{r7, lr}
 80337fa:	b088      	sub	sp, #32
 80337fc:	af04      	add	r7, sp, #16
 80337fe:	60f8      	str	r0, [r7, #12]
 8033800:	60b9      	str	r1, [r7, #8]
 8033802:	4613      	mov	r3, r2
 8033804:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8033806:	79f9      	ldrb	r1, [r7, #7]
 8033808:	2300      	movs	r3, #0
 803380a:	9303      	str	r3, [sp, #12]
 803380c:	2308      	movs	r3, #8
 803380e:	9302      	str	r3, [sp, #8]
 8033810:	68bb      	ldr	r3, [r7, #8]
 8033812:	9301      	str	r3, [sp, #4]
 8033814:	2300      	movs	r3, #0
 8033816:	9300      	str	r3, [sp, #0]
 8033818:	2300      	movs	r3, #0
 803381a:	2200      	movs	r2, #0
 803381c:	68f8      	ldr	r0, [r7, #12]
 803381e:	f001 f8d2 	bl	80349c6 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 8033822:	2300      	movs	r3, #0
}
 8033824:	4618      	mov	r0, r3
 8033826:	3710      	adds	r7, #16
 8033828:	46bd      	mov	sp, r7
 803382a:	bd80      	pop	{r7, pc}

0803382c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 803382c:	b580      	push	{r7, lr}
 803382e:	b088      	sub	sp, #32
 8033830:	af04      	add	r7, sp, #16
 8033832:	60f8      	str	r0, [r7, #12]
 8033834:	60b9      	str	r1, [r7, #8]
 8033836:	4611      	mov	r1, r2
 8033838:	461a      	mov	r2, r3
 803383a:	460b      	mov	r3, r1
 803383c:	80fb      	strh	r3, [r7, #6]
 803383e:	4613      	mov	r3, r2
 8033840:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8033842:	68fb      	ldr	r3, [r7, #12]
 8033844:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8033848:	2b00      	cmp	r3, #0
 803384a:	d001      	beq.n	8033850 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 803384c:	2300      	movs	r3, #0
 803384e:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8033850:	7979      	ldrb	r1, [r7, #5]
 8033852:	7e3b      	ldrb	r3, [r7, #24]
 8033854:	9303      	str	r3, [sp, #12]
 8033856:	88fb      	ldrh	r3, [r7, #6]
 8033858:	9302      	str	r3, [sp, #8]
 803385a:	68bb      	ldr	r3, [r7, #8]
 803385c:	9301      	str	r3, [sp, #4]
 803385e:	2301      	movs	r3, #1
 8033860:	9300      	str	r3, [sp, #0]
 8033862:	2300      	movs	r3, #0
 8033864:	2200      	movs	r2, #0
 8033866:	68f8      	ldr	r0, [r7, #12]
 8033868:	f001 f8ad 	bl	80349c6 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 803386c:	2300      	movs	r3, #0
}
 803386e:	4618      	mov	r0, r3
 8033870:	3710      	adds	r7, #16
 8033872:	46bd      	mov	sp, r7
 8033874:	bd80      	pop	{r7, pc}

08033876 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8033876:	b580      	push	{r7, lr}
 8033878:	b088      	sub	sp, #32
 803387a:	af04      	add	r7, sp, #16
 803387c:	60f8      	str	r0, [r7, #12]
 803387e:	60b9      	str	r1, [r7, #8]
 8033880:	4611      	mov	r1, r2
 8033882:	461a      	mov	r2, r3
 8033884:	460b      	mov	r3, r1
 8033886:	80fb      	strh	r3, [r7, #6]
 8033888:	4613      	mov	r3, r2
 803388a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 803388c:	7979      	ldrb	r1, [r7, #5]
 803388e:	2300      	movs	r3, #0
 8033890:	9303      	str	r3, [sp, #12]
 8033892:	88fb      	ldrh	r3, [r7, #6]
 8033894:	9302      	str	r3, [sp, #8]
 8033896:	68bb      	ldr	r3, [r7, #8]
 8033898:	9301      	str	r3, [sp, #4]
 803389a:	2301      	movs	r3, #1
 803389c:	9300      	str	r3, [sp, #0]
 803389e:	2300      	movs	r3, #0
 80338a0:	2201      	movs	r2, #1
 80338a2:	68f8      	ldr	r0, [r7, #12]
 80338a4:	f001 f88f 	bl	80349c6 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 80338a8:	2300      	movs	r3, #0

}
 80338aa:	4618      	mov	r0, r3
 80338ac:	3710      	adds	r7, #16
 80338ae:	46bd      	mov	sp, r7
 80338b0:	bd80      	pop	{r7, pc}

080338b2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80338b2:	b580      	push	{r7, lr}
 80338b4:	b088      	sub	sp, #32
 80338b6:	af04      	add	r7, sp, #16
 80338b8:	60f8      	str	r0, [r7, #12]
 80338ba:	60b9      	str	r1, [r7, #8]
 80338bc:	4611      	mov	r1, r2
 80338be:	461a      	mov	r2, r3
 80338c0:	460b      	mov	r3, r1
 80338c2:	80fb      	strh	r3, [r7, #6]
 80338c4:	4613      	mov	r3, r2
 80338c6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80338c8:	68fb      	ldr	r3, [r7, #12]
 80338ca:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80338ce:	2b00      	cmp	r3, #0
 80338d0:	d001      	beq.n	80338d6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80338d2:	2300      	movs	r3, #0
 80338d4:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80338d6:	7979      	ldrb	r1, [r7, #5]
 80338d8:	7e3b      	ldrb	r3, [r7, #24]
 80338da:	9303      	str	r3, [sp, #12]
 80338dc:	88fb      	ldrh	r3, [r7, #6]
 80338de:	9302      	str	r3, [sp, #8]
 80338e0:	68bb      	ldr	r3, [r7, #8]
 80338e2:	9301      	str	r3, [sp, #4]
 80338e4:	2301      	movs	r3, #1
 80338e6:	9300      	str	r3, [sp, #0]
 80338e8:	2302      	movs	r3, #2
 80338ea:	2200      	movs	r2, #0
 80338ec:	68f8      	ldr	r0, [r7, #12]
 80338ee:	f001 f86a 	bl	80349c6 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80338f2:	2300      	movs	r3, #0
}
 80338f4:	4618      	mov	r0, r3
 80338f6:	3710      	adds	r7, #16
 80338f8:	46bd      	mov	sp, r7
 80338fa:	bd80      	pop	{r7, pc}

080338fc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80338fc:	b580      	push	{r7, lr}
 80338fe:	b088      	sub	sp, #32
 8033900:	af04      	add	r7, sp, #16
 8033902:	60f8      	str	r0, [r7, #12]
 8033904:	60b9      	str	r1, [r7, #8]
 8033906:	4611      	mov	r1, r2
 8033908:	461a      	mov	r2, r3
 803390a:	460b      	mov	r3, r1
 803390c:	80fb      	strh	r3, [r7, #6]
 803390e:	4613      	mov	r3, r2
 8033910:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8033912:	7979      	ldrb	r1, [r7, #5]
 8033914:	2300      	movs	r3, #0
 8033916:	9303      	str	r3, [sp, #12]
 8033918:	88fb      	ldrh	r3, [r7, #6]
 803391a:	9302      	str	r3, [sp, #8]
 803391c:	68bb      	ldr	r3, [r7, #8]
 803391e:	9301      	str	r3, [sp, #4]
 8033920:	2301      	movs	r3, #1
 8033922:	9300      	str	r3, [sp, #0]
 8033924:	2302      	movs	r3, #2
 8033926:	2201      	movs	r2, #1
 8033928:	68f8      	ldr	r0, [r7, #12]
 803392a:	f001 f84c 	bl	80349c6 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 803392e:	2300      	movs	r3, #0
}
 8033930:	4618      	mov	r0, r3
 8033932:	3710      	adds	r7, #16
 8033934:	46bd      	mov	sp, r7
 8033936:	bd80      	pop	{r7, pc}

08033938 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8033938:	b580      	push	{r7, lr}
 803393a:	b086      	sub	sp, #24
 803393c:	af04      	add	r7, sp, #16
 803393e:	6078      	str	r0, [r7, #4]
 8033940:	4608      	mov	r0, r1
 8033942:	4611      	mov	r1, r2
 8033944:	461a      	mov	r2, r3
 8033946:	4603      	mov	r3, r0
 8033948:	70fb      	strb	r3, [r7, #3]
 803394a:	460b      	mov	r3, r1
 803394c:	70bb      	strb	r3, [r7, #2]
 803394e:	4613      	mov	r3, r2
 8033950:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8033952:	7878      	ldrb	r0, [r7, #1]
 8033954:	78ba      	ldrb	r2, [r7, #2]
 8033956:	78f9      	ldrb	r1, [r7, #3]
 8033958:	8b3b      	ldrh	r3, [r7, #24]
 803395a:	9302      	str	r3, [sp, #8]
 803395c:	7d3b      	ldrb	r3, [r7, #20]
 803395e:	9301      	str	r3, [sp, #4]
 8033960:	7c3b      	ldrb	r3, [r7, #16]
 8033962:	9300      	str	r3, [sp, #0]
 8033964:	4603      	mov	r3, r0
 8033966:	6878      	ldr	r0, [r7, #4]
 8033968:	f000 ffdf 	bl	803492a <USBH_LL_OpenPipe>

  return USBH_OK;
 803396c:	2300      	movs	r3, #0
}
 803396e:	4618      	mov	r0, r3
 8033970:	3708      	adds	r7, #8
 8033972:	46bd      	mov	sp, r7
 8033974:	bd80      	pop	{r7, pc}

08033976 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8033976:	b580      	push	{r7, lr}
 8033978:	b082      	sub	sp, #8
 803397a:	af00      	add	r7, sp, #0
 803397c:	6078      	str	r0, [r7, #4]
 803397e:	460b      	mov	r3, r1
 8033980:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8033982:	78fb      	ldrb	r3, [r7, #3]
 8033984:	4619      	mov	r1, r3
 8033986:	6878      	ldr	r0, [r7, #4]
 8033988:	f000 fffe 	bl	8034988 <USBH_LL_ClosePipe>

  return USBH_OK;
 803398c:	2300      	movs	r3, #0
}
 803398e:	4618      	mov	r0, r3
 8033990:	3708      	adds	r7, #8
 8033992:	46bd      	mov	sp, r7
 8033994:	bd80      	pop	{r7, pc}

08033996 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8033996:	b580      	push	{r7, lr}
 8033998:	b084      	sub	sp, #16
 803399a:	af00      	add	r7, sp, #0
 803399c:	6078      	str	r0, [r7, #4]
 803399e:	460b      	mov	r3, r1
 80339a0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80339a2:	6878      	ldr	r0, [r7, #4]
 80339a4:	f000 f836 	bl	8033a14 <USBH_GetFreePipe>
 80339a8:	4603      	mov	r3, r0
 80339aa:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80339ac:	89fb      	ldrh	r3, [r7, #14]
 80339ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80339b2:	4293      	cmp	r3, r2
 80339b4:	d00a      	beq.n	80339cc <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 80339b6:	78fa      	ldrb	r2, [r7, #3]
 80339b8:	89fb      	ldrh	r3, [r7, #14]
 80339ba:	f003 030f 	and.w	r3, r3, #15
 80339be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80339c2:	6879      	ldr	r1, [r7, #4]
 80339c4:	33e0      	adds	r3, #224	; 0xe0
 80339c6:	009b      	lsls	r3, r3, #2
 80339c8:	440b      	add	r3, r1
 80339ca:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80339cc:	89fb      	ldrh	r3, [r7, #14]
 80339ce:	b2db      	uxtb	r3, r3
}
 80339d0:	4618      	mov	r0, r3
 80339d2:	3710      	adds	r7, #16
 80339d4:	46bd      	mov	sp, r7
 80339d6:	bd80      	pop	{r7, pc}

080339d8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80339d8:	b480      	push	{r7}
 80339da:	b083      	sub	sp, #12
 80339dc:	af00      	add	r7, sp, #0
 80339de:	6078      	str	r0, [r7, #4]
 80339e0:	460b      	mov	r3, r1
 80339e2:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 80339e4:	78fb      	ldrb	r3, [r7, #3]
 80339e6:	2b0a      	cmp	r3, #10
 80339e8:	d80d      	bhi.n	8033a06 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80339ea:	78fb      	ldrb	r3, [r7, #3]
 80339ec:	687a      	ldr	r2, [r7, #4]
 80339ee:	33e0      	adds	r3, #224	; 0xe0
 80339f0:	009b      	lsls	r3, r3, #2
 80339f2:	4413      	add	r3, r2
 80339f4:	685a      	ldr	r2, [r3, #4]
 80339f6:	78fb      	ldrb	r3, [r7, #3]
 80339f8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80339fc:	6879      	ldr	r1, [r7, #4]
 80339fe:	33e0      	adds	r3, #224	; 0xe0
 8033a00:	009b      	lsls	r3, r3, #2
 8033a02:	440b      	add	r3, r1
 8033a04:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8033a06:	2300      	movs	r3, #0
}
 8033a08:	4618      	mov	r0, r3
 8033a0a:	370c      	adds	r7, #12
 8033a0c:	46bd      	mov	sp, r7
 8033a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033a12:	4770      	bx	lr

08033a14 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8033a14:	b480      	push	{r7}
 8033a16:	b085      	sub	sp, #20
 8033a18:	af00      	add	r7, sp, #0
 8033a1a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8033a1c:	2300      	movs	r3, #0
 8033a1e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8033a20:	2300      	movs	r3, #0
 8033a22:	73fb      	strb	r3, [r7, #15]
 8033a24:	e00f      	b.n	8033a46 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8033a26:	7bfb      	ldrb	r3, [r7, #15]
 8033a28:	687a      	ldr	r2, [r7, #4]
 8033a2a:	33e0      	adds	r3, #224	; 0xe0
 8033a2c:	009b      	lsls	r3, r3, #2
 8033a2e:	4413      	add	r3, r2
 8033a30:	685b      	ldr	r3, [r3, #4]
 8033a32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8033a36:	2b00      	cmp	r3, #0
 8033a38:	d102      	bne.n	8033a40 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8033a3a:	7bfb      	ldrb	r3, [r7, #15]
 8033a3c:	b29b      	uxth	r3, r3
 8033a3e:	e007      	b.n	8033a50 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 8033a40:	7bfb      	ldrb	r3, [r7, #15]
 8033a42:	3301      	adds	r3, #1
 8033a44:	73fb      	strb	r3, [r7, #15]
 8033a46:	7bfb      	ldrb	r3, [r7, #15]
 8033a48:	2b0a      	cmp	r3, #10
 8033a4a:	d9ec      	bls.n	8033a26 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8033a4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8033a50:	4618      	mov	r0, r3
 8033a52:	3714      	adds	r7, #20
 8033a54:	46bd      	mov	sp, r7
 8033a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033a5a:	4770      	bx	lr

08033a5c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8033a5c:	b480      	push	{r7}
 8033a5e:	b087      	sub	sp, #28
 8033a60:	af00      	add	r7, sp, #0
 8033a62:	60f8      	str	r0, [r7, #12]
 8033a64:	60b9      	str	r1, [r7, #8]
 8033a66:	4613      	mov	r3, r2
 8033a68:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8033a6a:	2301      	movs	r3, #1
 8033a6c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8033a6e:	2300      	movs	r3, #0
 8033a70:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8033a72:	4b1f      	ldr	r3, [pc, #124]	; (8033af0 <FATFS_LinkDriverEx+0x94>)
 8033a74:	7b9b      	ldrb	r3, [r3, #14]
 8033a76:	b2db      	uxtb	r3, r3
 8033a78:	2b01      	cmp	r3, #1
 8033a7a:	d831      	bhi.n	8033ae0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8033a7c:	4b1c      	ldr	r3, [pc, #112]	; (8033af0 <FATFS_LinkDriverEx+0x94>)
 8033a7e:	7b9b      	ldrb	r3, [r3, #14]
 8033a80:	b2db      	uxtb	r3, r3
 8033a82:	461a      	mov	r2, r3
 8033a84:	4b1a      	ldr	r3, [pc, #104]	; (8033af0 <FATFS_LinkDriverEx+0x94>)
 8033a86:	2100      	movs	r1, #0
 8033a88:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8033a8a:	4b19      	ldr	r3, [pc, #100]	; (8033af0 <FATFS_LinkDriverEx+0x94>)
 8033a8c:	7b9b      	ldrb	r3, [r3, #14]
 8033a8e:	b2db      	uxtb	r3, r3
 8033a90:	4a17      	ldr	r2, [pc, #92]	; (8033af0 <FATFS_LinkDriverEx+0x94>)
 8033a92:	009b      	lsls	r3, r3, #2
 8033a94:	4413      	add	r3, r2
 8033a96:	68fa      	ldr	r2, [r7, #12]
 8033a98:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8033a9a:	4b15      	ldr	r3, [pc, #84]	; (8033af0 <FATFS_LinkDriverEx+0x94>)
 8033a9c:	7b9b      	ldrb	r3, [r3, #14]
 8033a9e:	b2db      	uxtb	r3, r3
 8033aa0:	461a      	mov	r2, r3
 8033aa2:	4b13      	ldr	r3, [pc, #76]	; (8033af0 <FATFS_LinkDriverEx+0x94>)
 8033aa4:	4413      	add	r3, r2
 8033aa6:	79fa      	ldrb	r2, [r7, #7]
 8033aa8:	731a      	strb	r2, [r3, #12]
    DiskNum = disk.nbr++;
 8033aaa:	4b11      	ldr	r3, [pc, #68]	; (8033af0 <FATFS_LinkDriverEx+0x94>)
 8033aac:	7b9b      	ldrb	r3, [r3, #14]
 8033aae:	b2db      	uxtb	r3, r3
 8033ab0:	1c5a      	adds	r2, r3, #1
 8033ab2:	b2d1      	uxtb	r1, r2
 8033ab4:	4a0e      	ldr	r2, [pc, #56]	; (8033af0 <FATFS_LinkDriverEx+0x94>)
 8033ab6:	7391      	strb	r1, [r2, #14]
 8033ab8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8033aba:	7dbb      	ldrb	r3, [r7, #22]
 8033abc:	3330      	adds	r3, #48	; 0x30
 8033abe:	b2da      	uxtb	r2, r3
 8033ac0:	68bb      	ldr	r3, [r7, #8]
 8033ac2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8033ac4:	68bb      	ldr	r3, [r7, #8]
 8033ac6:	3301      	adds	r3, #1
 8033ac8:	223a      	movs	r2, #58	; 0x3a
 8033aca:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8033acc:	68bb      	ldr	r3, [r7, #8]
 8033ace:	3302      	adds	r3, #2
 8033ad0:	222f      	movs	r2, #47	; 0x2f
 8033ad2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8033ad4:	68bb      	ldr	r3, [r7, #8]
 8033ad6:	3303      	adds	r3, #3
 8033ad8:	2200      	movs	r2, #0
 8033ada:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8033adc:	2300      	movs	r3, #0
 8033ade:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8033ae0:	7dfb      	ldrb	r3, [r7, #23]
}
 8033ae2:	4618      	mov	r0, r3
 8033ae4:	371c      	adds	r7, #28
 8033ae6:	46bd      	mov	sp, r7
 8033ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033aec:	4770      	bx	lr
 8033aee:	bf00      	nop
 8033af0:	200013ac 	.word	0x200013ac

08033af4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8033af4:	b580      	push	{r7, lr}
 8033af6:	b082      	sub	sp, #8
 8033af8:	af00      	add	r7, sp, #0
 8033afa:	6078      	str	r0, [r7, #4]
 8033afc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8033afe:	2200      	movs	r2, #0
 8033b00:	6839      	ldr	r1, [r7, #0]
 8033b02:	6878      	ldr	r0, [r7, #4]
 8033b04:	f7ff ffaa 	bl	8033a5c <FATFS_LinkDriverEx>
 8033b08:	4603      	mov	r3, r0
}
 8033b0a:	4618      	mov	r0, r3
 8033b0c:	3708      	adds	r7, #8
 8033b0e:	46bd      	mov	sp, r7
 8033b10:	bd80      	pop	{r7, pc}
	...

08033b14 <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 8033b14:	b480      	push	{r7}
 8033b16:	b085      	sub	sp, #20
 8033b18:	af00      	add	r7, sp, #0
 8033b1a:	6078      	str	r0, [r7, #4]
 8033b1c:	460b      	mov	r3, r1
 8033b1e:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 8033b20:	2300      	movs	r3, #0
 8033b22:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 8033b24:	2301      	movs	r3, #1
 8033b26:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 8033b28:	4b15      	ldr	r3, [pc, #84]	; (8033b80 <FATFS_UnLinkDriverEx+0x6c>)
 8033b2a:	7b9b      	ldrb	r3, [r3, #14]
 8033b2c:	b2db      	uxtb	r3, r3
 8033b2e:	2b00      	cmp	r3, #0
 8033b30:	d01e      	beq.n	8033b70 <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 8033b32:	687b      	ldr	r3, [r7, #4]
 8033b34:	781b      	ldrb	r3, [r3, #0]
 8033b36:	3b30      	subs	r3, #48	; 0x30
 8033b38:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 8033b3a:	7bbb      	ldrb	r3, [r7, #14]
 8033b3c:	4a10      	ldr	r2, [pc, #64]	; (8033b80 <FATFS_UnLinkDriverEx+0x6c>)
 8033b3e:	009b      	lsls	r3, r3, #2
 8033b40:	4413      	add	r3, r2
 8033b42:	685b      	ldr	r3, [r3, #4]
 8033b44:	2b00      	cmp	r3, #0
 8033b46:	d013      	beq.n	8033b70 <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 8033b48:	7bbb      	ldrb	r3, [r7, #14]
 8033b4a:	4a0d      	ldr	r2, [pc, #52]	; (8033b80 <FATFS_UnLinkDriverEx+0x6c>)
 8033b4c:	009b      	lsls	r3, r3, #2
 8033b4e:	4413      	add	r3, r2
 8033b50:	2200      	movs	r2, #0
 8033b52:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 8033b54:	7bbb      	ldrb	r3, [r7, #14]
 8033b56:	4a0a      	ldr	r2, [pc, #40]	; (8033b80 <FATFS_UnLinkDriverEx+0x6c>)
 8033b58:	4413      	add	r3, r2
 8033b5a:	2200      	movs	r2, #0
 8033b5c:	731a      	strb	r2, [r3, #12]
      disk.nbr--;
 8033b5e:	4b08      	ldr	r3, [pc, #32]	; (8033b80 <FATFS_UnLinkDriverEx+0x6c>)
 8033b60:	7b9b      	ldrb	r3, [r3, #14]
 8033b62:	b2db      	uxtb	r3, r3
 8033b64:	3b01      	subs	r3, #1
 8033b66:	b2da      	uxtb	r2, r3
 8033b68:	4b05      	ldr	r3, [pc, #20]	; (8033b80 <FATFS_UnLinkDriverEx+0x6c>)
 8033b6a:	739a      	strb	r2, [r3, #14]
      ret = 0;
 8033b6c:	2300      	movs	r3, #0
 8033b6e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8033b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8033b72:	4618      	mov	r0, r3
 8033b74:	3714      	adds	r7, #20
 8033b76:	46bd      	mov	sp, r7
 8033b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033b7c:	4770      	bx	lr
 8033b7e:	bf00      	nop
 8033b80:	200013ac 	.word	0x200013ac

08033b84 <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 8033b84:	b580      	push	{r7, lr}
 8033b86:	b082      	sub	sp, #8
 8033b88:	af00      	add	r7, sp, #0
 8033b8a:	6078      	str	r0, [r7, #4]
  return FATFS_UnLinkDriverEx(path, 0);
 8033b8c:	2100      	movs	r1, #0
 8033b8e:	6878      	ldr	r0, [r7, #4]
 8033b90:	f7ff ffc0 	bl	8033b14 <FATFS_UnLinkDriverEx>
 8033b94:	4603      	mov	r3, r0
}
 8033b96:	4618      	mov	r0, r3
 8033b98:	3708      	adds	r7, #8
 8033b9a:	46bd      	mov	sp, r7
 8033b9c:	bd80      	pop	{r7, pc}
	...

08033ba0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8033ba0:	b580      	push	{r7, lr}
 8033ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8033ba4:	2200      	movs	r2, #0
 8033ba6:	4912      	ldr	r1, [pc, #72]	; (8033bf0 <MX_USB_DEVICE_Init+0x50>)
 8033ba8:	4812      	ldr	r0, [pc, #72]	; (8033bf4 <MX_USB_DEVICE_Init+0x54>)
 8033baa:	f7fb fc21 	bl	802f3f0 <USBD_Init>
 8033bae:	4603      	mov	r3, r0
 8033bb0:	2b00      	cmp	r3, #0
 8033bb2:	d001      	beq.n	8033bb8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8033bb4:	f7ee fb08 	bl	80221c8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8033bb8:	490f      	ldr	r1, [pc, #60]	; (8033bf8 <MX_USB_DEVICE_Init+0x58>)
 8033bba:	480e      	ldr	r0, [pc, #56]	; (8033bf4 <MX_USB_DEVICE_Init+0x54>)
 8033bbc:	f7fb fc4e 	bl	802f45c <USBD_RegisterClass>
 8033bc0:	4603      	mov	r3, r0
 8033bc2:	2b00      	cmp	r3, #0
 8033bc4:	d001      	beq.n	8033bca <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8033bc6:	f7ee faff 	bl	80221c8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8033bca:	490c      	ldr	r1, [pc, #48]	; (8033bfc <MX_USB_DEVICE_Init+0x5c>)
 8033bcc:	4809      	ldr	r0, [pc, #36]	; (8033bf4 <MX_USB_DEVICE_Init+0x54>)
 8033bce:	f7fb fba3 	bl	802f318 <USBD_CDC_RegisterInterface>
 8033bd2:	4603      	mov	r3, r0
 8033bd4:	2b00      	cmp	r3, #0
 8033bd6:	d001      	beq.n	8033bdc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8033bd8:	f7ee faf6 	bl	80221c8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8033bdc:	4805      	ldr	r0, [pc, #20]	; (8033bf4 <MX_USB_DEVICE_Init+0x54>)
 8033bde:	f7fb fc5e 	bl	802f49e <USBD_Start>
 8033be2:	4603      	mov	r3, r0
 8033be4:	2b00      	cmp	r3, #0
 8033be6:	d001      	beq.n	8033bec <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8033be8:	f7ee faee 	bl	80221c8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8033bec:	bf00      	nop
 8033bee:	bd80      	pop	{r7, pc}
 8033bf0:	20000150 	.word	0x20000150
 8033bf4:	200057a4 	.word	0x200057a4
 8033bf8:	20000018 	.word	0x20000018
 8033bfc:	2000013c 	.word	0x2000013c

08033c00 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8033c00:	b580      	push	{r7, lr}
 8033c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8033c04:	2200      	movs	r2, #0
 8033c06:	4905      	ldr	r1, [pc, #20]	; (8033c1c <CDC_Init_FS+0x1c>)
 8033c08:	4805      	ldr	r0, [pc, #20]	; (8033c20 <CDC_Init_FS+0x20>)
 8033c0a:	f7fb fb9a 	bl	802f342 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8033c0e:	4905      	ldr	r1, [pc, #20]	; (8033c24 <CDC_Init_FS+0x24>)
 8033c10:	4803      	ldr	r0, [pc, #12]	; (8033c20 <CDC_Init_FS+0x20>)
 8033c12:	f7fb fbaf 	bl	802f374 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8033c16:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8033c18:	4618      	mov	r0, r3
 8033c1a:	bd80      	pop	{r7, pc}
 8033c1c:	20006274 	.word	0x20006274
 8033c20:	200057a4 	.word	0x200057a4
 8033c24:	20005a74 	.word	0x20005a74

08033c28 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8033c28:	b480      	push	{r7}
 8033c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8033c2c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8033c2e:	4618      	mov	r0, r3
 8033c30:	46bd      	mov	sp, r7
 8033c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033c36:	4770      	bx	lr

08033c38 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8033c38:	b480      	push	{r7}
 8033c3a:	b083      	sub	sp, #12
 8033c3c:	af00      	add	r7, sp, #0
 8033c3e:	4603      	mov	r3, r0
 8033c40:	6039      	str	r1, [r7, #0]
 8033c42:	71fb      	strb	r3, [r7, #7]
 8033c44:	4613      	mov	r3, r2
 8033c46:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8033c48:	79fb      	ldrb	r3, [r7, #7]
 8033c4a:	2b23      	cmp	r3, #35	; 0x23
 8033c4c:	d84a      	bhi.n	8033ce4 <CDC_Control_FS+0xac>
 8033c4e:	a201      	add	r2, pc, #4	; (adr r2, 8033c54 <CDC_Control_FS+0x1c>)
 8033c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8033c54:	08033ce5 	.word	0x08033ce5
 8033c58:	08033ce5 	.word	0x08033ce5
 8033c5c:	08033ce5 	.word	0x08033ce5
 8033c60:	08033ce5 	.word	0x08033ce5
 8033c64:	08033ce5 	.word	0x08033ce5
 8033c68:	08033ce5 	.word	0x08033ce5
 8033c6c:	08033ce5 	.word	0x08033ce5
 8033c70:	08033ce5 	.word	0x08033ce5
 8033c74:	08033ce5 	.word	0x08033ce5
 8033c78:	08033ce5 	.word	0x08033ce5
 8033c7c:	08033ce5 	.word	0x08033ce5
 8033c80:	08033ce5 	.word	0x08033ce5
 8033c84:	08033ce5 	.word	0x08033ce5
 8033c88:	08033ce5 	.word	0x08033ce5
 8033c8c:	08033ce5 	.word	0x08033ce5
 8033c90:	08033ce5 	.word	0x08033ce5
 8033c94:	08033ce5 	.word	0x08033ce5
 8033c98:	08033ce5 	.word	0x08033ce5
 8033c9c:	08033ce5 	.word	0x08033ce5
 8033ca0:	08033ce5 	.word	0x08033ce5
 8033ca4:	08033ce5 	.word	0x08033ce5
 8033ca8:	08033ce5 	.word	0x08033ce5
 8033cac:	08033ce5 	.word	0x08033ce5
 8033cb0:	08033ce5 	.word	0x08033ce5
 8033cb4:	08033ce5 	.word	0x08033ce5
 8033cb8:	08033ce5 	.word	0x08033ce5
 8033cbc:	08033ce5 	.word	0x08033ce5
 8033cc0:	08033ce5 	.word	0x08033ce5
 8033cc4:	08033ce5 	.word	0x08033ce5
 8033cc8:	08033ce5 	.word	0x08033ce5
 8033ccc:	08033ce5 	.word	0x08033ce5
 8033cd0:	08033ce5 	.word	0x08033ce5
 8033cd4:	08033ce5 	.word	0x08033ce5
 8033cd8:	08033ce5 	.word	0x08033ce5
 8033cdc:	08033ce5 	.word	0x08033ce5
 8033ce0:	08033ce5 	.word	0x08033ce5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8033ce4:	bf00      	nop
  }

  return (USBD_OK);
 8033ce6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8033ce8:	4618      	mov	r0, r3
 8033cea:	370c      	adds	r7, #12
 8033cec:	46bd      	mov	sp, r7
 8033cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033cf2:	4770      	bx	lr

08033cf4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8033cf4:	b580      	push	{r7, lr}
 8033cf6:	b082      	sub	sp, #8
 8033cf8:	af00      	add	r7, sp, #0
 8033cfa:	6078      	str	r0, [r7, #4]
 8033cfc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8033cfe:	6879      	ldr	r1, [r7, #4]
 8033d00:	4805      	ldr	r0, [pc, #20]	; (8033d18 <CDC_Receive_FS+0x24>)
 8033d02:	f7fb fb37 	bl	802f374 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8033d06:	4804      	ldr	r0, [pc, #16]	; (8033d18 <CDC_Receive_FS+0x24>)
 8033d08:	f7fb fb48 	bl	802f39c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8033d0c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8033d0e:	4618      	mov	r0, r3
 8033d10:	3708      	adds	r7, #8
 8033d12:	46bd      	mov	sp, r7
 8033d14:	bd80      	pop	{r7, pc}
 8033d16:	bf00      	nop
 8033d18:	200057a4 	.word	0x200057a4

08033d1c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8033d1c:	b480      	push	{r7}
 8033d1e:	b087      	sub	sp, #28
 8033d20:	af00      	add	r7, sp, #0
 8033d22:	60f8      	str	r0, [r7, #12]
 8033d24:	60b9      	str	r1, [r7, #8]
 8033d26:	4613      	mov	r3, r2
 8033d28:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8033d2a:	2300      	movs	r3, #0
 8033d2c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8033d2e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8033d32:	4618      	mov	r0, r3
 8033d34:	371c      	adds	r7, #28
 8033d36:	46bd      	mov	sp, r7
 8033d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033d3c:	4770      	bx	lr
	...

08033d40 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8033d40:	b480      	push	{r7}
 8033d42:	b083      	sub	sp, #12
 8033d44:	af00      	add	r7, sp, #0
 8033d46:	4603      	mov	r3, r0
 8033d48:	6039      	str	r1, [r7, #0]
 8033d4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8033d4c:	683b      	ldr	r3, [r7, #0]
 8033d4e:	2212      	movs	r2, #18
 8033d50:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8033d52:	4b03      	ldr	r3, [pc, #12]	; (8033d60 <USBD_FS_DeviceDescriptor+0x20>)
}
 8033d54:	4618      	mov	r0, r3
 8033d56:	370c      	adds	r7, #12
 8033d58:	46bd      	mov	sp, r7
 8033d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033d5e:	4770      	bx	lr
 8033d60:	2000016c 	.word	0x2000016c

08033d64 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8033d64:	b480      	push	{r7}
 8033d66:	b083      	sub	sp, #12
 8033d68:	af00      	add	r7, sp, #0
 8033d6a:	4603      	mov	r3, r0
 8033d6c:	6039      	str	r1, [r7, #0]
 8033d6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8033d70:	683b      	ldr	r3, [r7, #0]
 8033d72:	2204      	movs	r2, #4
 8033d74:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8033d76:	4b03      	ldr	r3, [pc, #12]	; (8033d84 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8033d78:	4618      	mov	r0, r3
 8033d7a:	370c      	adds	r7, #12
 8033d7c:	46bd      	mov	sp, r7
 8033d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033d82:	4770      	bx	lr
 8033d84:	20000180 	.word	0x20000180

08033d88 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8033d88:	b580      	push	{r7, lr}
 8033d8a:	b082      	sub	sp, #8
 8033d8c:	af00      	add	r7, sp, #0
 8033d8e:	4603      	mov	r3, r0
 8033d90:	6039      	str	r1, [r7, #0]
 8033d92:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8033d94:	79fb      	ldrb	r3, [r7, #7]
 8033d96:	2b00      	cmp	r3, #0
 8033d98:	d105      	bne.n	8033da6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8033d9a:	683a      	ldr	r2, [r7, #0]
 8033d9c:	4907      	ldr	r1, [pc, #28]	; (8033dbc <USBD_FS_ProductStrDescriptor+0x34>)
 8033d9e:	4808      	ldr	r0, [pc, #32]	; (8033dc0 <USBD_FS_ProductStrDescriptor+0x38>)
 8033da0:	f7fc fb4b 	bl	803043a <USBD_GetString>
 8033da4:	e004      	b.n	8033db0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8033da6:	683a      	ldr	r2, [r7, #0]
 8033da8:	4904      	ldr	r1, [pc, #16]	; (8033dbc <USBD_FS_ProductStrDescriptor+0x34>)
 8033daa:	4805      	ldr	r0, [pc, #20]	; (8033dc0 <USBD_FS_ProductStrDescriptor+0x38>)
 8033dac:	f7fc fb45 	bl	803043a <USBD_GetString>
  }
  return USBD_StrDesc;
 8033db0:	4b02      	ldr	r3, [pc, #8]	; (8033dbc <USBD_FS_ProductStrDescriptor+0x34>)
}
 8033db2:	4618      	mov	r0, r3
 8033db4:	3708      	adds	r7, #8
 8033db6:	46bd      	mov	sp, r7
 8033db8:	bd80      	pop	{r7, pc}
 8033dba:	bf00      	nop
 8033dbc:	20006a74 	.word	0x20006a74
 8033dc0:	08037e78 	.word	0x08037e78

08033dc4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8033dc4:	b580      	push	{r7, lr}
 8033dc6:	b082      	sub	sp, #8
 8033dc8:	af00      	add	r7, sp, #0
 8033dca:	4603      	mov	r3, r0
 8033dcc:	6039      	str	r1, [r7, #0]
 8033dce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8033dd0:	683a      	ldr	r2, [r7, #0]
 8033dd2:	4904      	ldr	r1, [pc, #16]	; (8033de4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8033dd4:	4804      	ldr	r0, [pc, #16]	; (8033de8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8033dd6:	f7fc fb30 	bl	803043a <USBD_GetString>
  return USBD_StrDesc;
 8033dda:	4b02      	ldr	r3, [pc, #8]	; (8033de4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8033ddc:	4618      	mov	r0, r3
 8033dde:	3708      	adds	r7, #8
 8033de0:	46bd      	mov	sp, r7
 8033de2:	bd80      	pop	{r7, pc}
 8033de4:	20006a74 	.word	0x20006a74
 8033de8:	08037e90 	.word	0x08037e90

08033dec <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8033dec:	b580      	push	{r7, lr}
 8033dee:	b082      	sub	sp, #8
 8033df0:	af00      	add	r7, sp, #0
 8033df2:	4603      	mov	r3, r0
 8033df4:	6039      	str	r1, [r7, #0]
 8033df6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8033df8:	683b      	ldr	r3, [r7, #0]
 8033dfa:	221a      	movs	r2, #26
 8033dfc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8033dfe:	f000 f843 	bl	8033e88 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8033e02:	4b02      	ldr	r3, [pc, #8]	; (8033e0c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8033e04:	4618      	mov	r0, r3
 8033e06:	3708      	adds	r7, #8
 8033e08:	46bd      	mov	sp, r7
 8033e0a:	bd80      	pop	{r7, pc}
 8033e0c:	20000184 	.word	0x20000184

08033e10 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8033e10:	b580      	push	{r7, lr}
 8033e12:	b082      	sub	sp, #8
 8033e14:	af00      	add	r7, sp, #0
 8033e16:	4603      	mov	r3, r0
 8033e18:	6039      	str	r1, [r7, #0]
 8033e1a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8033e1c:	79fb      	ldrb	r3, [r7, #7]
 8033e1e:	2b00      	cmp	r3, #0
 8033e20:	d105      	bne.n	8033e2e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8033e22:	683a      	ldr	r2, [r7, #0]
 8033e24:	4907      	ldr	r1, [pc, #28]	; (8033e44 <USBD_FS_ConfigStrDescriptor+0x34>)
 8033e26:	4808      	ldr	r0, [pc, #32]	; (8033e48 <USBD_FS_ConfigStrDescriptor+0x38>)
 8033e28:	f7fc fb07 	bl	803043a <USBD_GetString>
 8033e2c:	e004      	b.n	8033e38 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8033e2e:	683a      	ldr	r2, [r7, #0]
 8033e30:	4904      	ldr	r1, [pc, #16]	; (8033e44 <USBD_FS_ConfigStrDescriptor+0x34>)
 8033e32:	4805      	ldr	r0, [pc, #20]	; (8033e48 <USBD_FS_ConfigStrDescriptor+0x38>)
 8033e34:	f7fc fb01 	bl	803043a <USBD_GetString>
  }
  return USBD_StrDesc;
 8033e38:	4b02      	ldr	r3, [pc, #8]	; (8033e44 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8033e3a:	4618      	mov	r0, r3
 8033e3c:	3708      	adds	r7, #8
 8033e3e:	46bd      	mov	sp, r7
 8033e40:	bd80      	pop	{r7, pc}
 8033e42:	bf00      	nop
 8033e44:	20006a74 	.word	0x20006a74
 8033e48:	08037ea4 	.word	0x08037ea4

08033e4c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8033e4c:	b580      	push	{r7, lr}
 8033e4e:	b082      	sub	sp, #8
 8033e50:	af00      	add	r7, sp, #0
 8033e52:	4603      	mov	r3, r0
 8033e54:	6039      	str	r1, [r7, #0]
 8033e56:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8033e58:	79fb      	ldrb	r3, [r7, #7]
 8033e5a:	2b00      	cmp	r3, #0
 8033e5c:	d105      	bne.n	8033e6a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8033e5e:	683a      	ldr	r2, [r7, #0]
 8033e60:	4907      	ldr	r1, [pc, #28]	; (8033e80 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8033e62:	4808      	ldr	r0, [pc, #32]	; (8033e84 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8033e64:	f7fc fae9 	bl	803043a <USBD_GetString>
 8033e68:	e004      	b.n	8033e74 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8033e6a:	683a      	ldr	r2, [r7, #0]
 8033e6c:	4904      	ldr	r1, [pc, #16]	; (8033e80 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8033e6e:	4805      	ldr	r0, [pc, #20]	; (8033e84 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8033e70:	f7fc fae3 	bl	803043a <USBD_GetString>
  }
  return USBD_StrDesc;
 8033e74:	4b02      	ldr	r3, [pc, #8]	; (8033e80 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8033e76:	4618      	mov	r0, r3
 8033e78:	3708      	adds	r7, #8
 8033e7a:	46bd      	mov	sp, r7
 8033e7c:	bd80      	pop	{r7, pc}
 8033e7e:	bf00      	nop
 8033e80:	20006a74 	.word	0x20006a74
 8033e84:	08037eb0 	.word	0x08037eb0

08033e88 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8033e88:	b580      	push	{r7, lr}
 8033e8a:	b084      	sub	sp, #16
 8033e8c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8033e8e:	4b0f      	ldr	r3, [pc, #60]	; (8033ecc <Get_SerialNum+0x44>)
 8033e90:	681b      	ldr	r3, [r3, #0]
 8033e92:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8033e94:	4b0e      	ldr	r3, [pc, #56]	; (8033ed0 <Get_SerialNum+0x48>)
 8033e96:	681b      	ldr	r3, [r3, #0]
 8033e98:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8033e9a:	4b0e      	ldr	r3, [pc, #56]	; (8033ed4 <Get_SerialNum+0x4c>)
 8033e9c:	681b      	ldr	r3, [r3, #0]
 8033e9e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8033ea0:	68fa      	ldr	r2, [r7, #12]
 8033ea2:	687b      	ldr	r3, [r7, #4]
 8033ea4:	4413      	add	r3, r2
 8033ea6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8033ea8:	68fb      	ldr	r3, [r7, #12]
 8033eaa:	2b00      	cmp	r3, #0
 8033eac:	d009      	beq.n	8033ec2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8033eae:	2208      	movs	r2, #8
 8033eb0:	4909      	ldr	r1, [pc, #36]	; (8033ed8 <Get_SerialNum+0x50>)
 8033eb2:	68f8      	ldr	r0, [r7, #12]
 8033eb4:	f000 f814 	bl	8033ee0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8033eb8:	2204      	movs	r2, #4
 8033eba:	4908      	ldr	r1, [pc, #32]	; (8033edc <Get_SerialNum+0x54>)
 8033ebc:	68b8      	ldr	r0, [r7, #8]
 8033ebe:	f000 f80f 	bl	8033ee0 <IntToUnicode>
  }
}
 8033ec2:	bf00      	nop
 8033ec4:	3710      	adds	r7, #16
 8033ec6:	46bd      	mov	sp, r7
 8033ec8:	bd80      	pop	{r7, pc}
 8033eca:	bf00      	nop
 8033ecc:	1fff7a10 	.word	0x1fff7a10
 8033ed0:	1fff7a14 	.word	0x1fff7a14
 8033ed4:	1fff7a18 	.word	0x1fff7a18
 8033ed8:	20000186 	.word	0x20000186
 8033edc:	20000196 	.word	0x20000196

08033ee0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8033ee0:	b480      	push	{r7}
 8033ee2:	b087      	sub	sp, #28
 8033ee4:	af00      	add	r7, sp, #0
 8033ee6:	60f8      	str	r0, [r7, #12]
 8033ee8:	60b9      	str	r1, [r7, #8]
 8033eea:	4613      	mov	r3, r2
 8033eec:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8033eee:	2300      	movs	r3, #0
 8033ef0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8033ef2:	2300      	movs	r3, #0
 8033ef4:	75fb      	strb	r3, [r7, #23]
 8033ef6:	e027      	b.n	8033f48 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8033ef8:	68fb      	ldr	r3, [r7, #12]
 8033efa:	0f1b      	lsrs	r3, r3, #28
 8033efc:	2b09      	cmp	r3, #9
 8033efe:	d80b      	bhi.n	8033f18 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8033f00:	68fb      	ldr	r3, [r7, #12]
 8033f02:	0f1b      	lsrs	r3, r3, #28
 8033f04:	b2da      	uxtb	r2, r3
 8033f06:	7dfb      	ldrb	r3, [r7, #23]
 8033f08:	005b      	lsls	r3, r3, #1
 8033f0a:	4619      	mov	r1, r3
 8033f0c:	68bb      	ldr	r3, [r7, #8]
 8033f0e:	440b      	add	r3, r1
 8033f10:	3230      	adds	r2, #48	; 0x30
 8033f12:	b2d2      	uxtb	r2, r2
 8033f14:	701a      	strb	r2, [r3, #0]
 8033f16:	e00a      	b.n	8033f2e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8033f18:	68fb      	ldr	r3, [r7, #12]
 8033f1a:	0f1b      	lsrs	r3, r3, #28
 8033f1c:	b2da      	uxtb	r2, r3
 8033f1e:	7dfb      	ldrb	r3, [r7, #23]
 8033f20:	005b      	lsls	r3, r3, #1
 8033f22:	4619      	mov	r1, r3
 8033f24:	68bb      	ldr	r3, [r7, #8]
 8033f26:	440b      	add	r3, r1
 8033f28:	3237      	adds	r2, #55	; 0x37
 8033f2a:	b2d2      	uxtb	r2, r2
 8033f2c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8033f2e:	68fb      	ldr	r3, [r7, #12]
 8033f30:	011b      	lsls	r3, r3, #4
 8033f32:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8033f34:	7dfb      	ldrb	r3, [r7, #23]
 8033f36:	005b      	lsls	r3, r3, #1
 8033f38:	3301      	adds	r3, #1
 8033f3a:	68ba      	ldr	r2, [r7, #8]
 8033f3c:	4413      	add	r3, r2
 8033f3e:	2200      	movs	r2, #0
 8033f40:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8033f42:	7dfb      	ldrb	r3, [r7, #23]
 8033f44:	3301      	adds	r3, #1
 8033f46:	75fb      	strb	r3, [r7, #23]
 8033f48:	7dfa      	ldrb	r2, [r7, #23]
 8033f4a:	79fb      	ldrb	r3, [r7, #7]
 8033f4c:	429a      	cmp	r2, r3
 8033f4e:	d3d3      	bcc.n	8033ef8 <IntToUnicode+0x18>
  }
}
 8033f50:	bf00      	nop
 8033f52:	371c      	adds	r7, #28
 8033f54:	46bd      	mov	sp, r7
 8033f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033f5a:	4770      	bx	lr

08033f5c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8033f5c:	b580      	push	{r7, lr}
 8033f5e:	b08a      	sub	sp, #40	; 0x28
 8033f60:	af00      	add	r7, sp, #0
 8033f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8033f64:	f107 0314 	add.w	r3, r7, #20
 8033f68:	2200      	movs	r2, #0
 8033f6a:	601a      	str	r2, [r3, #0]
 8033f6c:	605a      	str	r2, [r3, #4]
 8033f6e:	609a      	str	r2, [r3, #8]
 8033f70:	60da      	str	r2, [r3, #12]
 8033f72:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8033f74:	687b      	ldr	r3, [r7, #4]
 8033f76:	681b      	ldr	r3, [r3, #0]
 8033f78:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8033f7c:	d147      	bne.n	803400e <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8033f7e:	2300      	movs	r3, #0
 8033f80:	613b      	str	r3, [r7, #16]
 8033f82:	4b25      	ldr	r3, [pc, #148]	; (8034018 <HAL_PCD_MspInit+0xbc>)
 8033f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8033f86:	4a24      	ldr	r2, [pc, #144]	; (8034018 <HAL_PCD_MspInit+0xbc>)
 8033f88:	f043 0301 	orr.w	r3, r3, #1
 8033f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8033f8e:	4b22      	ldr	r3, [pc, #136]	; (8034018 <HAL_PCD_MspInit+0xbc>)
 8033f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8033f92:	f003 0301 	and.w	r3, r3, #1
 8033f96:	613b      	str	r3, [r7, #16]
 8033f98:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA9     ------> USB_OTG_FS_VBUS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 8033f9a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8033f9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8033fa0:	2302      	movs	r3, #2
 8033fa2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8033fa4:	2300      	movs	r3, #0
 8033fa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8033fa8:	2303      	movs	r3, #3
 8033faa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8033fac:	230a      	movs	r3, #10
 8033fae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8033fb0:	f107 0314 	add.w	r3, r7, #20
 8033fb4:	4619      	mov	r1, r3
 8033fb6:	4819      	ldr	r0, [pc, #100]	; (803401c <HAL_PCD_MspInit+0xc0>)
 8033fb8:	f7f0 fa50 	bl	802445c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8033fbc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8033fc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8033fc2:	2300      	movs	r3, #0
 8033fc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8033fc6:	2300      	movs	r3, #0
 8033fc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8033fca:	f107 0314 	add.w	r3, r7, #20
 8033fce:	4619      	mov	r1, r3
 8033fd0:	4812      	ldr	r0, [pc, #72]	; (803401c <HAL_PCD_MspInit+0xc0>)
 8033fd2:	f7f0 fa43 	bl	802445c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8033fd6:	4b10      	ldr	r3, [pc, #64]	; (8034018 <HAL_PCD_MspInit+0xbc>)
 8033fd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8033fda:	4a0f      	ldr	r2, [pc, #60]	; (8034018 <HAL_PCD_MspInit+0xbc>)
 8033fdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8033fe0:	6353      	str	r3, [r2, #52]	; 0x34
 8033fe2:	2300      	movs	r3, #0
 8033fe4:	60fb      	str	r3, [r7, #12]
 8033fe6:	4b0c      	ldr	r3, [pc, #48]	; (8034018 <HAL_PCD_MspInit+0xbc>)
 8033fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8033fea:	4a0b      	ldr	r2, [pc, #44]	; (8034018 <HAL_PCD_MspInit+0xbc>)
 8033fec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8033ff0:	6453      	str	r3, [r2, #68]	; 0x44
 8033ff2:	4b09      	ldr	r3, [pc, #36]	; (8034018 <HAL_PCD_MspInit+0xbc>)
 8033ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8033ff6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8033ffa:	60fb      	str	r3, [r7, #12]
 8033ffc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8033ffe:	2200      	movs	r2, #0
 8034000:	2100      	movs	r1, #0
 8034002:	2043      	movs	r0, #67	; 0x43
 8034004:	f7ef fb06 	bl	8023614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8034008:	2043      	movs	r0, #67	; 0x43
 803400a:	f7ef fb1f 	bl	802364c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 803400e:	bf00      	nop
 8034010:	3728      	adds	r7, #40	; 0x28
 8034012:	46bd      	mov	sp, r7
 8034014:	bd80      	pop	{r7, pc}
 8034016:	bf00      	nop
 8034018:	40023800 	.word	0x40023800
 803401c:	40020000 	.word	0x40020000

08034020 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8034020:	b580      	push	{r7, lr}
 8034022:	b082      	sub	sp, #8
 8034024:	af00      	add	r7, sp, #0
 8034026:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8034028:	687b      	ldr	r3, [r7, #4]
 803402a:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 803402e:	687b      	ldr	r3, [r7, #4]
 8034030:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8034034:	4619      	mov	r1, r3
 8034036:	4610      	mov	r0, r2
 8034038:	f7fb fa7c 	bl	802f534 <USBD_LL_SetupStage>
}
 803403c:	bf00      	nop
 803403e:	3708      	adds	r7, #8
 8034040:	46bd      	mov	sp, r7
 8034042:	bd80      	pop	{r7, pc}

08034044 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8034044:	b580      	push	{r7, lr}
 8034046:	b082      	sub	sp, #8
 8034048:	af00      	add	r7, sp, #0
 803404a:	6078      	str	r0, [r7, #4]
 803404c:	460b      	mov	r3, r1
 803404e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8034050:	687b      	ldr	r3, [r7, #4]
 8034052:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8034056:	78fa      	ldrb	r2, [r7, #3]
 8034058:	6879      	ldr	r1, [r7, #4]
 803405a:	4613      	mov	r3, r2
 803405c:	00db      	lsls	r3, r3, #3
 803405e:	1a9b      	subs	r3, r3, r2
 8034060:	009b      	lsls	r3, r3, #2
 8034062:	440b      	add	r3, r1
 8034064:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8034068:	681a      	ldr	r2, [r3, #0]
 803406a:	78fb      	ldrb	r3, [r7, #3]
 803406c:	4619      	mov	r1, r3
 803406e:	f7fb fab4 	bl	802f5da <USBD_LL_DataOutStage>
}
 8034072:	bf00      	nop
 8034074:	3708      	adds	r7, #8
 8034076:	46bd      	mov	sp, r7
 8034078:	bd80      	pop	{r7, pc}

0803407a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 803407a:	b580      	push	{r7, lr}
 803407c:	b082      	sub	sp, #8
 803407e:	af00      	add	r7, sp, #0
 8034080:	6078      	str	r0, [r7, #4]
 8034082:	460b      	mov	r3, r1
 8034084:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8034086:	687b      	ldr	r3, [r7, #4]
 8034088:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 803408c:	78fa      	ldrb	r2, [r7, #3]
 803408e:	6879      	ldr	r1, [r7, #4]
 8034090:	4613      	mov	r3, r2
 8034092:	00db      	lsls	r3, r3, #3
 8034094:	1a9b      	subs	r3, r3, r2
 8034096:	009b      	lsls	r3, r3, #2
 8034098:	440b      	add	r3, r1
 803409a:	3348      	adds	r3, #72	; 0x48
 803409c:	681a      	ldr	r2, [r3, #0]
 803409e:	78fb      	ldrb	r3, [r7, #3]
 80340a0:	4619      	mov	r1, r3
 80340a2:	f7fb fafd 	bl	802f6a0 <USBD_LL_DataInStage>
}
 80340a6:	bf00      	nop
 80340a8:	3708      	adds	r7, #8
 80340aa:	46bd      	mov	sp, r7
 80340ac:	bd80      	pop	{r7, pc}

080340ae <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80340ae:	b580      	push	{r7, lr}
 80340b0:	b082      	sub	sp, #8
 80340b2:	af00      	add	r7, sp, #0
 80340b4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80340b6:	687b      	ldr	r3, [r7, #4]
 80340b8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80340bc:	4618      	mov	r0, r3
 80340be:	f7fb fc01 	bl	802f8c4 <USBD_LL_SOF>
}
 80340c2:	bf00      	nop
 80340c4:	3708      	adds	r7, #8
 80340c6:	46bd      	mov	sp, r7
 80340c8:	bd80      	pop	{r7, pc}

080340ca <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80340ca:	b580      	push	{r7, lr}
 80340cc:	b084      	sub	sp, #16
 80340ce:	af00      	add	r7, sp, #0
 80340d0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80340d2:	2301      	movs	r3, #1
 80340d4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80340d6:	687b      	ldr	r3, [r7, #4]
 80340d8:	68db      	ldr	r3, [r3, #12]
 80340da:	2b00      	cmp	r3, #0
 80340dc:	d102      	bne.n	80340e4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80340de:	2300      	movs	r3, #0
 80340e0:	73fb      	strb	r3, [r7, #15]
 80340e2:	e008      	b.n	80340f6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80340e4:	687b      	ldr	r3, [r7, #4]
 80340e6:	68db      	ldr	r3, [r3, #12]
 80340e8:	2b02      	cmp	r3, #2
 80340ea:	d102      	bne.n	80340f2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80340ec:	2301      	movs	r3, #1
 80340ee:	73fb      	strb	r3, [r7, #15]
 80340f0:	e001      	b.n	80340f6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80340f2:	f7ee f869 	bl	80221c8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80340f6:	687b      	ldr	r3, [r7, #4]
 80340f8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80340fc:	7bfa      	ldrb	r2, [r7, #15]
 80340fe:	4611      	mov	r1, r2
 8034100:	4618      	mov	r0, r3
 8034102:	f7fb fba4 	bl	802f84e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8034106:	687b      	ldr	r3, [r7, #4]
 8034108:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 803410c:	4618      	mov	r0, r3
 803410e:	f7fb fb5d 	bl	802f7cc <USBD_LL_Reset>
}
 8034112:	bf00      	nop
 8034114:	3710      	adds	r7, #16
 8034116:	46bd      	mov	sp, r7
 8034118:	bd80      	pop	{r7, pc}
	...

0803411c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 803411c:	b580      	push	{r7, lr}
 803411e:	b082      	sub	sp, #8
 8034120:	af00      	add	r7, sp, #0
 8034122:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8034124:	687b      	ldr	r3, [r7, #4]
 8034126:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 803412a:	4618      	mov	r0, r3
 803412c:	f7fb fb9f 	bl	802f86e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8034130:	687b      	ldr	r3, [r7, #4]
 8034132:	681b      	ldr	r3, [r3, #0]
 8034134:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8034138:	681b      	ldr	r3, [r3, #0]
 803413a:	687a      	ldr	r2, [r7, #4]
 803413c:	6812      	ldr	r2, [r2, #0]
 803413e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8034142:	f043 0301 	orr.w	r3, r3, #1
 8034146:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8034148:	687b      	ldr	r3, [r7, #4]
 803414a:	6a1b      	ldr	r3, [r3, #32]
 803414c:	2b00      	cmp	r3, #0
 803414e:	d005      	beq.n	803415c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8034150:	4b04      	ldr	r3, [pc, #16]	; (8034164 <HAL_PCD_SuspendCallback+0x48>)
 8034152:	691b      	ldr	r3, [r3, #16]
 8034154:	4a03      	ldr	r2, [pc, #12]	; (8034164 <HAL_PCD_SuspendCallback+0x48>)
 8034156:	f043 0306 	orr.w	r3, r3, #6
 803415a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 803415c:	bf00      	nop
 803415e:	3708      	adds	r7, #8
 8034160:	46bd      	mov	sp, r7
 8034162:	bd80      	pop	{r7, pc}
 8034164:	e000ed00 	.word	0xe000ed00

08034168 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8034168:	b580      	push	{r7, lr}
 803416a:	b082      	sub	sp, #8
 803416c:	af00      	add	r7, sp, #0
 803416e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8034170:	687b      	ldr	r3, [r7, #4]
 8034172:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8034176:	4618      	mov	r0, r3
 8034178:	f7fb fb8e 	bl	802f898 <USBD_LL_Resume>
}
 803417c:	bf00      	nop
 803417e:	3708      	adds	r7, #8
 8034180:	46bd      	mov	sp, r7
 8034182:	bd80      	pop	{r7, pc}

08034184 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8034184:	b580      	push	{r7, lr}
 8034186:	b082      	sub	sp, #8
 8034188:	af00      	add	r7, sp, #0
 803418a:	6078      	str	r0, [r7, #4]
 803418c:	460b      	mov	r3, r1
 803418e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8034190:	687b      	ldr	r3, [r7, #4]
 8034192:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8034196:	78fa      	ldrb	r2, [r7, #3]
 8034198:	4611      	mov	r1, r2
 803419a:	4618      	mov	r0, r3
 803419c:	f7fb fbb9 	bl	802f912 <USBD_LL_IsoOUTIncomplete>
}
 80341a0:	bf00      	nop
 80341a2:	3708      	adds	r7, #8
 80341a4:	46bd      	mov	sp, r7
 80341a6:	bd80      	pop	{r7, pc}

080341a8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80341a8:	b580      	push	{r7, lr}
 80341aa:	b082      	sub	sp, #8
 80341ac:	af00      	add	r7, sp, #0
 80341ae:	6078      	str	r0, [r7, #4]
 80341b0:	460b      	mov	r3, r1
 80341b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80341b4:	687b      	ldr	r3, [r7, #4]
 80341b6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80341ba:	78fa      	ldrb	r2, [r7, #3]
 80341bc:	4611      	mov	r1, r2
 80341be:	4618      	mov	r0, r3
 80341c0:	f7fb fb9a 	bl	802f8f8 <USBD_LL_IsoINIncomplete>
}
 80341c4:	bf00      	nop
 80341c6:	3708      	adds	r7, #8
 80341c8:	46bd      	mov	sp, r7
 80341ca:	bd80      	pop	{r7, pc}

080341cc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80341cc:	b580      	push	{r7, lr}
 80341ce:	b082      	sub	sp, #8
 80341d0:	af00      	add	r7, sp, #0
 80341d2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80341d4:	687b      	ldr	r3, [r7, #4]
 80341d6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80341da:	4618      	mov	r0, r3
 80341dc:	f7fb fba6 	bl	802f92c <USBD_LL_DevConnected>
}
 80341e0:	bf00      	nop
 80341e2:	3708      	adds	r7, #8
 80341e4:	46bd      	mov	sp, r7
 80341e6:	bd80      	pop	{r7, pc}

080341e8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80341e8:	b580      	push	{r7, lr}
 80341ea:	b082      	sub	sp, #8
 80341ec:	af00      	add	r7, sp, #0
 80341ee:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80341f0:	687b      	ldr	r3, [r7, #4]
 80341f2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80341f6:	4618      	mov	r0, r3
 80341f8:	f7fb fba3 	bl	802f942 <USBD_LL_DevDisconnected>
}
 80341fc:	bf00      	nop
 80341fe:	3708      	adds	r7, #8
 8034200:	46bd      	mov	sp, r7
 8034202:	bd80      	pop	{r7, pc}

08034204 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8034204:	b580      	push	{r7, lr}
 8034206:	b082      	sub	sp, #8
 8034208:	af00      	add	r7, sp, #0
 803420a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 803420c:	687b      	ldr	r3, [r7, #4]
 803420e:	781b      	ldrb	r3, [r3, #0]
 8034210:	2b00      	cmp	r3, #0
 8034212:	d13c      	bne.n	803428e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8034214:	4a20      	ldr	r2, [pc, #128]	; (8034298 <USBD_LL_Init+0x94>)
 8034216:	687b      	ldr	r3, [r7, #4]
 8034218:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 803421c:	687b      	ldr	r3, [r7, #4]
 803421e:	4a1e      	ldr	r2, [pc, #120]	; (8034298 <USBD_LL_Init+0x94>)
 8034220:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8034224:	4b1c      	ldr	r3, [pc, #112]	; (8034298 <USBD_LL_Init+0x94>)
 8034226:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 803422a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 803422c:	4b1a      	ldr	r3, [pc, #104]	; (8034298 <USBD_LL_Init+0x94>)
 803422e:	2204      	movs	r2, #4
 8034230:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8034232:	4b19      	ldr	r3, [pc, #100]	; (8034298 <USBD_LL_Init+0x94>)
 8034234:	2202      	movs	r2, #2
 8034236:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8034238:	4b17      	ldr	r3, [pc, #92]	; (8034298 <USBD_LL_Init+0x94>)
 803423a:	2200      	movs	r2, #0
 803423c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 803423e:	4b16      	ldr	r3, [pc, #88]	; (8034298 <USBD_LL_Init+0x94>)
 8034240:	2202      	movs	r2, #2
 8034242:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8034244:	4b14      	ldr	r3, [pc, #80]	; (8034298 <USBD_LL_Init+0x94>)
 8034246:	2200      	movs	r2, #0
 8034248:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 803424a:	4b13      	ldr	r3, [pc, #76]	; (8034298 <USBD_LL_Init+0x94>)
 803424c:	2200      	movs	r2, #0
 803424e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8034250:	4b11      	ldr	r3, [pc, #68]	; (8034298 <USBD_LL_Init+0x94>)
 8034252:	2200      	movs	r2, #0
 8034254:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8034256:	4b10      	ldr	r3, [pc, #64]	; (8034298 <USBD_LL_Init+0x94>)
 8034258:	2201      	movs	r2, #1
 803425a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 803425c:	4b0e      	ldr	r3, [pc, #56]	; (8034298 <USBD_LL_Init+0x94>)
 803425e:	2200      	movs	r2, #0
 8034260:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8034262:	480d      	ldr	r0, [pc, #52]	; (8034298 <USBD_LL_Init+0x94>)
 8034264:	f7f2 fa31 	bl	80266ca <HAL_PCD_Init>
 8034268:	4603      	mov	r3, r0
 803426a:	2b00      	cmp	r3, #0
 803426c:	d001      	beq.n	8034272 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 803426e:	f7ed ffab 	bl	80221c8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8034272:	2180      	movs	r1, #128	; 0x80
 8034274:	4808      	ldr	r0, [pc, #32]	; (8034298 <USBD_LL_Init+0x94>)
 8034276:	f7f3 fb8e 	bl	8027996 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 803427a:	2240      	movs	r2, #64	; 0x40
 803427c:	2100      	movs	r1, #0
 803427e:	4806      	ldr	r0, [pc, #24]	; (8034298 <USBD_LL_Init+0x94>)
 8034280:	f7f3 fb42 	bl	8027908 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8034284:	2280      	movs	r2, #128	; 0x80
 8034286:	2101      	movs	r1, #1
 8034288:	4803      	ldr	r0, [pc, #12]	; (8034298 <USBD_LL_Init+0x94>)
 803428a:	f7f3 fb3d 	bl	8027908 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 803428e:	2300      	movs	r3, #0
}
 8034290:	4618      	mov	r0, r3
 8034292:	3708      	adds	r7, #8
 8034294:	46bd      	mov	sp, r7
 8034296:	bd80      	pop	{r7, pc}
 8034298:	20006c74 	.word	0x20006c74

0803429c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 803429c:	b580      	push	{r7, lr}
 803429e:	b084      	sub	sp, #16
 80342a0:	af00      	add	r7, sp, #0
 80342a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80342a4:	2300      	movs	r3, #0
 80342a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80342a8:	2300      	movs	r3, #0
 80342aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80342ac:	687b      	ldr	r3, [r7, #4]
 80342ae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80342b2:	4618      	mov	r0, r3
 80342b4:	f7f2 fb26 	bl	8026904 <HAL_PCD_Start>
 80342b8:	4603      	mov	r3, r0
 80342ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80342bc:	7bfb      	ldrb	r3, [r7, #15]
 80342be:	4618      	mov	r0, r3
 80342c0:	f000 f92a 	bl	8034518 <USBD_Get_USB_Status>
 80342c4:	4603      	mov	r3, r0
 80342c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80342c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80342ca:	4618      	mov	r0, r3
 80342cc:	3710      	adds	r7, #16
 80342ce:	46bd      	mov	sp, r7
 80342d0:	bd80      	pop	{r7, pc}

080342d2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80342d2:	b580      	push	{r7, lr}
 80342d4:	b084      	sub	sp, #16
 80342d6:	af00      	add	r7, sp, #0
 80342d8:	6078      	str	r0, [r7, #4]
 80342da:	4608      	mov	r0, r1
 80342dc:	4611      	mov	r1, r2
 80342de:	461a      	mov	r2, r3
 80342e0:	4603      	mov	r3, r0
 80342e2:	70fb      	strb	r3, [r7, #3]
 80342e4:	460b      	mov	r3, r1
 80342e6:	70bb      	strb	r3, [r7, #2]
 80342e8:	4613      	mov	r3, r2
 80342ea:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80342ec:	2300      	movs	r3, #0
 80342ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80342f0:	2300      	movs	r3, #0
 80342f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80342f4:	687b      	ldr	r3, [r7, #4]
 80342f6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80342fa:	78bb      	ldrb	r3, [r7, #2]
 80342fc:	883a      	ldrh	r2, [r7, #0]
 80342fe:	78f9      	ldrb	r1, [r7, #3]
 8034300:	f7f2 ff0a 	bl	8027118 <HAL_PCD_EP_Open>
 8034304:	4603      	mov	r3, r0
 8034306:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8034308:	7bfb      	ldrb	r3, [r7, #15]
 803430a:	4618      	mov	r0, r3
 803430c:	f000 f904 	bl	8034518 <USBD_Get_USB_Status>
 8034310:	4603      	mov	r3, r0
 8034312:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8034314:	7bbb      	ldrb	r3, [r7, #14]
}
 8034316:	4618      	mov	r0, r3
 8034318:	3710      	adds	r7, #16
 803431a:	46bd      	mov	sp, r7
 803431c:	bd80      	pop	{r7, pc}

0803431e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 803431e:	b580      	push	{r7, lr}
 8034320:	b084      	sub	sp, #16
 8034322:	af00      	add	r7, sp, #0
 8034324:	6078      	str	r0, [r7, #4]
 8034326:	460b      	mov	r3, r1
 8034328:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 803432a:	2300      	movs	r3, #0
 803432c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 803432e:	2300      	movs	r3, #0
 8034330:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8034332:	687b      	ldr	r3, [r7, #4]
 8034334:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8034338:	78fa      	ldrb	r2, [r7, #3]
 803433a:	4611      	mov	r1, r2
 803433c:	4618      	mov	r0, r3
 803433e:	f7f2 ff53 	bl	80271e8 <HAL_PCD_EP_Close>
 8034342:	4603      	mov	r3, r0
 8034344:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8034346:	7bfb      	ldrb	r3, [r7, #15]
 8034348:	4618      	mov	r0, r3
 803434a:	f000 f8e5 	bl	8034518 <USBD_Get_USB_Status>
 803434e:	4603      	mov	r3, r0
 8034350:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8034352:	7bbb      	ldrb	r3, [r7, #14]
}
 8034354:	4618      	mov	r0, r3
 8034356:	3710      	adds	r7, #16
 8034358:	46bd      	mov	sp, r7
 803435a:	bd80      	pop	{r7, pc}

0803435c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 803435c:	b580      	push	{r7, lr}
 803435e:	b084      	sub	sp, #16
 8034360:	af00      	add	r7, sp, #0
 8034362:	6078      	str	r0, [r7, #4]
 8034364:	460b      	mov	r3, r1
 8034366:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8034368:	2300      	movs	r3, #0
 803436a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 803436c:	2300      	movs	r3, #0
 803436e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8034370:	687b      	ldr	r3, [r7, #4]
 8034372:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8034376:	78fa      	ldrb	r2, [r7, #3]
 8034378:	4611      	mov	r1, r2
 803437a:	4618      	mov	r0, r3
 803437c:	f7f3 f82b 	bl	80273d6 <HAL_PCD_EP_SetStall>
 8034380:	4603      	mov	r3, r0
 8034382:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8034384:	7bfb      	ldrb	r3, [r7, #15]
 8034386:	4618      	mov	r0, r3
 8034388:	f000 f8c6 	bl	8034518 <USBD_Get_USB_Status>
 803438c:	4603      	mov	r3, r0
 803438e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8034390:	7bbb      	ldrb	r3, [r7, #14]
}
 8034392:	4618      	mov	r0, r3
 8034394:	3710      	adds	r7, #16
 8034396:	46bd      	mov	sp, r7
 8034398:	bd80      	pop	{r7, pc}

0803439a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 803439a:	b580      	push	{r7, lr}
 803439c:	b084      	sub	sp, #16
 803439e:	af00      	add	r7, sp, #0
 80343a0:	6078      	str	r0, [r7, #4]
 80343a2:	460b      	mov	r3, r1
 80343a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80343a6:	2300      	movs	r3, #0
 80343a8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80343aa:	2300      	movs	r3, #0
 80343ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80343ae:	687b      	ldr	r3, [r7, #4]
 80343b0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80343b4:	78fa      	ldrb	r2, [r7, #3]
 80343b6:	4611      	mov	r1, r2
 80343b8:	4618      	mov	r0, r3
 80343ba:	f7f3 f870 	bl	802749e <HAL_PCD_EP_ClrStall>
 80343be:	4603      	mov	r3, r0
 80343c0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80343c2:	7bfb      	ldrb	r3, [r7, #15]
 80343c4:	4618      	mov	r0, r3
 80343c6:	f000 f8a7 	bl	8034518 <USBD_Get_USB_Status>
 80343ca:	4603      	mov	r3, r0
 80343cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80343ce:	7bbb      	ldrb	r3, [r7, #14]
}
 80343d0:	4618      	mov	r0, r3
 80343d2:	3710      	adds	r7, #16
 80343d4:	46bd      	mov	sp, r7
 80343d6:	bd80      	pop	{r7, pc}

080343d8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80343d8:	b480      	push	{r7}
 80343da:	b085      	sub	sp, #20
 80343dc:	af00      	add	r7, sp, #0
 80343de:	6078      	str	r0, [r7, #4]
 80343e0:	460b      	mov	r3, r1
 80343e2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80343e4:	687b      	ldr	r3, [r7, #4]
 80343e6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80343ea:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80343ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80343f0:	2b00      	cmp	r3, #0
 80343f2:	da0b      	bge.n	803440c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80343f4:	78fb      	ldrb	r3, [r7, #3]
 80343f6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80343fa:	68f9      	ldr	r1, [r7, #12]
 80343fc:	4613      	mov	r3, r2
 80343fe:	00db      	lsls	r3, r3, #3
 8034400:	1a9b      	subs	r3, r3, r2
 8034402:	009b      	lsls	r3, r3, #2
 8034404:	440b      	add	r3, r1
 8034406:	333e      	adds	r3, #62	; 0x3e
 8034408:	781b      	ldrb	r3, [r3, #0]
 803440a:	e00b      	b.n	8034424 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 803440c:	78fb      	ldrb	r3, [r7, #3]
 803440e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8034412:	68f9      	ldr	r1, [r7, #12]
 8034414:	4613      	mov	r3, r2
 8034416:	00db      	lsls	r3, r3, #3
 8034418:	1a9b      	subs	r3, r3, r2
 803441a:	009b      	lsls	r3, r3, #2
 803441c:	440b      	add	r3, r1
 803441e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8034422:	781b      	ldrb	r3, [r3, #0]
  }
}
 8034424:	4618      	mov	r0, r3
 8034426:	3714      	adds	r7, #20
 8034428:	46bd      	mov	sp, r7
 803442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803442e:	4770      	bx	lr

08034430 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8034430:	b580      	push	{r7, lr}
 8034432:	b084      	sub	sp, #16
 8034434:	af00      	add	r7, sp, #0
 8034436:	6078      	str	r0, [r7, #4]
 8034438:	460b      	mov	r3, r1
 803443a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 803443c:	2300      	movs	r3, #0
 803443e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8034440:	2300      	movs	r3, #0
 8034442:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8034444:	687b      	ldr	r3, [r7, #4]
 8034446:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 803444a:	78fa      	ldrb	r2, [r7, #3]
 803444c:	4611      	mov	r1, r2
 803444e:	4618      	mov	r0, r3
 8034450:	f7f2 fe3d 	bl	80270ce <HAL_PCD_SetAddress>
 8034454:	4603      	mov	r3, r0
 8034456:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8034458:	7bfb      	ldrb	r3, [r7, #15]
 803445a:	4618      	mov	r0, r3
 803445c:	f000 f85c 	bl	8034518 <USBD_Get_USB_Status>
 8034460:	4603      	mov	r3, r0
 8034462:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8034464:	7bbb      	ldrb	r3, [r7, #14]
}
 8034466:	4618      	mov	r0, r3
 8034468:	3710      	adds	r7, #16
 803446a:	46bd      	mov	sp, r7
 803446c:	bd80      	pop	{r7, pc}

0803446e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 803446e:	b580      	push	{r7, lr}
 8034470:	b086      	sub	sp, #24
 8034472:	af00      	add	r7, sp, #0
 8034474:	60f8      	str	r0, [r7, #12]
 8034476:	607a      	str	r2, [r7, #4]
 8034478:	603b      	str	r3, [r7, #0]
 803447a:	460b      	mov	r3, r1
 803447c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 803447e:	2300      	movs	r3, #0
 8034480:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8034482:	2300      	movs	r3, #0
 8034484:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8034486:	68fb      	ldr	r3, [r7, #12]
 8034488:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 803448c:	7af9      	ldrb	r1, [r7, #11]
 803448e:	683b      	ldr	r3, [r7, #0]
 8034490:	687a      	ldr	r2, [r7, #4]
 8034492:	f7f2 ff56 	bl	8027342 <HAL_PCD_EP_Transmit>
 8034496:	4603      	mov	r3, r0
 8034498:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 803449a:	7dfb      	ldrb	r3, [r7, #23]
 803449c:	4618      	mov	r0, r3
 803449e:	f000 f83b 	bl	8034518 <USBD_Get_USB_Status>
 80344a2:	4603      	mov	r3, r0
 80344a4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80344a6:	7dbb      	ldrb	r3, [r7, #22]
}
 80344a8:	4618      	mov	r0, r3
 80344aa:	3718      	adds	r7, #24
 80344ac:	46bd      	mov	sp, r7
 80344ae:	bd80      	pop	{r7, pc}

080344b0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80344b0:	b580      	push	{r7, lr}
 80344b2:	b086      	sub	sp, #24
 80344b4:	af00      	add	r7, sp, #0
 80344b6:	60f8      	str	r0, [r7, #12]
 80344b8:	607a      	str	r2, [r7, #4]
 80344ba:	603b      	str	r3, [r7, #0]
 80344bc:	460b      	mov	r3, r1
 80344be:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80344c0:	2300      	movs	r3, #0
 80344c2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80344c4:	2300      	movs	r3, #0
 80344c6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80344c8:	68fb      	ldr	r3, [r7, #12]
 80344ca:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80344ce:	7af9      	ldrb	r1, [r7, #11]
 80344d0:	683b      	ldr	r3, [r7, #0]
 80344d2:	687a      	ldr	r2, [r7, #4]
 80344d4:	f7f2 fed2 	bl	802727c <HAL_PCD_EP_Receive>
 80344d8:	4603      	mov	r3, r0
 80344da:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80344dc:	7dfb      	ldrb	r3, [r7, #23]
 80344de:	4618      	mov	r0, r3
 80344e0:	f000 f81a 	bl	8034518 <USBD_Get_USB_Status>
 80344e4:	4603      	mov	r3, r0
 80344e6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80344e8:	7dbb      	ldrb	r3, [r7, #22]
}
 80344ea:	4618      	mov	r0, r3
 80344ec:	3718      	adds	r7, #24
 80344ee:	46bd      	mov	sp, r7
 80344f0:	bd80      	pop	{r7, pc}

080344f2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80344f2:	b580      	push	{r7, lr}
 80344f4:	b082      	sub	sp, #8
 80344f6:	af00      	add	r7, sp, #0
 80344f8:	6078      	str	r0, [r7, #4]
 80344fa:	460b      	mov	r3, r1
 80344fc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80344fe:	687b      	ldr	r3, [r7, #4]
 8034500:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8034504:	78fa      	ldrb	r2, [r7, #3]
 8034506:	4611      	mov	r1, r2
 8034508:	4618      	mov	r0, r3
 803450a:	f7f2 ff02 	bl	8027312 <HAL_PCD_EP_GetRxCount>
 803450e:	4603      	mov	r3, r0
}
 8034510:	4618      	mov	r0, r3
 8034512:	3708      	adds	r7, #8
 8034514:	46bd      	mov	sp, r7
 8034516:	bd80      	pop	{r7, pc}

08034518 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8034518:	b480      	push	{r7}
 803451a:	b085      	sub	sp, #20
 803451c:	af00      	add	r7, sp, #0
 803451e:	4603      	mov	r3, r0
 8034520:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8034522:	2300      	movs	r3, #0
 8034524:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8034526:	79fb      	ldrb	r3, [r7, #7]
 8034528:	2b03      	cmp	r3, #3
 803452a:	d817      	bhi.n	803455c <USBD_Get_USB_Status+0x44>
 803452c:	a201      	add	r2, pc, #4	; (adr r2, 8034534 <USBD_Get_USB_Status+0x1c>)
 803452e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8034532:	bf00      	nop
 8034534:	08034545 	.word	0x08034545
 8034538:	0803454b 	.word	0x0803454b
 803453c:	08034551 	.word	0x08034551
 8034540:	08034557 	.word	0x08034557
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8034544:	2300      	movs	r3, #0
 8034546:	73fb      	strb	r3, [r7, #15]
    break;
 8034548:	e00b      	b.n	8034562 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 803454a:	2303      	movs	r3, #3
 803454c:	73fb      	strb	r3, [r7, #15]
    break;
 803454e:	e008      	b.n	8034562 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8034550:	2301      	movs	r3, #1
 8034552:	73fb      	strb	r3, [r7, #15]
    break;
 8034554:	e005      	b.n	8034562 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8034556:	2303      	movs	r3, #3
 8034558:	73fb      	strb	r3, [r7, #15]
    break;
 803455a:	e002      	b.n	8034562 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 803455c:	2303      	movs	r3, #3
 803455e:	73fb      	strb	r3, [r7, #15]
    break;
 8034560:	bf00      	nop
  }
  return usb_status;
 8034562:	7bfb      	ldrb	r3, [r7, #15]
}
 8034564:	4618      	mov	r0, r3
 8034566:	3714      	adds	r7, #20
 8034568:	46bd      	mov	sp, r7
 803456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803456e:	4770      	bx	lr

08034570 <MX_USB_HOST_DeInit>:
/*
 * -- Insert your external function declaration here --
 */
/* USER CODE BEGIN 1 */
void MX_USB_HOST_DeInit(void)
{
 8034570:	b580      	push	{r7, lr}
 8034572:	af00      	add	r7, sp, #0
	USBH_Stop(&hUsbHostHS);
 8034574:	4803      	ldr	r0, [pc, #12]	; (8034584 <MX_USB_HOST_DeInit+0x14>)
 8034576:	f7fd fecb 	bl	8032310 <USBH_Stop>
	USBH_DeInit(&hUsbHostHS);
 803457a:	4802      	ldr	r0, [pc, #8]	; (8034584 <MX_USB_HOST_DeInit+0x14>)
 803457c:	f7fd fd4a 	bl	8032014 <USBH_DeInit>

}
 8034580:	bf00      	nop
 8034582:	bd80      	pop	{r7, pc}
 8034584:	2000707c 	.word	0x2000707c

08034588 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8034588:	b580      	push	{r7, lr}
 803458a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS) != USBH_OK)
 803458c:	2200      	movs	r2, #0
 803458e:	490e      	ldr	r1, [pc, #56]	; (80345c8 <MX_USB_HOST_Init+0x40>)
 8034590:	480e      	ldr	r0, [pc, #56]	; (80345cc <MX_USB_HOST_Init+0x44>)
 8034592:	f7fd fcf7 	bl	8031f84 <USBH_Init>
 8034596:	4603      	mov	r3, r0
 8034598:	2b00      	cmp	r3, #0
 803459a:	d001      	beq.n	80345a0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 803459c:	f7ed fe14 	bl	80221c8 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostHS, USBH_MSC_CLASS) != USBH_OK)
 80345a0:	490b      	ldr	r1, [pc, #44]	; (80345d0 <MX_USB_HOST_Init+0x48>)
 80345a2:	480a      	ldr	r0, [pc, #40]	; (80345cc <MX_USB_HOST_Init+0x44>)
 80345a4:	f7fd fdb6 	bl	8032114 <USBH_RegisterClass>
 80345a8:	4603      	mov	r3, r0
 80345aa:	2b00      	cmp	r3, #0
 80345ac:	d001      	beq.n	80345b2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80345ae:	f7ed fe0b 	bl	80221c8 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostHS) != USBH_OK)
 80345b2:	4806      	ldr	r0, [pc, #24]	; (80345cc <MX_USB_HOST_Init+0x44>)
 80345b4:	f7fd fe9c 	bl	80322f0 <USBH_Start>
 80345b8:	4603      	mov	r3, r0
 80345ba:	2b00      	cmp	r3, #0
 80345bc:	d001      	beq.n	80345c2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80345be:	f7ed fe03 	bl	80221c8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80345c2:	bf00      	nop
 80345c4:	bd80      	pop	{r7, pc}
 80345c6:	bf00      	nop
 80345c8:	080345e9 	.word	0x080345e9
 80345cc:	2000707c 	.word	0x2000707c
 80345d0:	2000011c 	.word	0x2000011c

080345d4 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80345d4:	b580      	push	{r7, lr}
 80345d6:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostHS);
 80345d8:	4802      	ldr	r0, [pc, #8]	; (80345e4 <MX_USB_HOST_Process+0x10>)
 80345da:	f7fd feb5 	bl	8032348 <USBH_Process>
}
 80345de:	bf00      	nop
 80345e0:	bd80      	pop	{r7, pc}
 80345e2:	bf00      	nop
 80345e4:	2000707c 	.word	0x2000707c

080345e8 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80345e8:	b480      	push	{r7}
 80345ea:	b083      	sub	sp, #12
 80345ec:	af00      	add	r7, sp, #0
 80345ee:	6078      	str	r0, [r7, #4]
 80345f0:	460b      	mov	r3, r1
 80345f2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80345f4:	78fb      	ldrb	r3, [r7, #3]
 80345f6:	3b01      	subs	r3, #1
 80345f8:	2b04      	cmp	r3, #4
 80345fa:	d819      	bhi.n	8034630 <USBH_UserProcess+0x48>
 80345fc:	a201      	add	r2, pc, #4	; (adr r2, 8034604 <USBH_UserProcess+0x1c>)
 80345fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8034602:	bf00      	nop
 8034604:	08034631 	.word	0x08034631
 8034608:	08034621 	.word	0x08034621
 803460c:	08034631 	.word	0x08034631
 8034610:	08034629 	.word	0x08034629
 8034614:	08034619 	.word	0x08034619
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8034618:	4b09      	ldr	r3, [pc, #36]	; (8034640 <USBH_UserProcess+0x58>)
 803461a:	2203      	movs	r2, #3
 803461c:	701a      	strb	r2, [r3, #0]
  break;
 803461e:	e008      	b.n	8034632 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8034620:	4b07      	ldr	r3, [pc, #28]	; (8034640 <USBH_UserProcess+0x58>)
 8034622:	2202      	movs	r2, #2
 8034624:	701a      	strb	r2, [r3, #0]
  break;
 8034626:	e004      	b.n	8034632 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8034628:	4b05      	ldr	r3, [pc, #20]	; (8034640 <USBH_UserProcess+0x58>)
 803462a:	2201      	movs	r2, #1
 803462c:	701a      	strb	r2, [r3, #0]
  break;
 803462e:	e000      	b.n	8034632 <USBH_UserProcess+0x4a>

  default:
  break;
 8034630:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8034632:	bf00      	nop
 8034634:	370c      	adds	r7, #12
 8034636:	46bd      	mov	sp, r7
 8034638:	f85d 7b04 	ldr.w	r7, [sp], #4
 803463c:	4770      	bx	lr
 803463e:	bf00      	nop
 8034640:	200013bc 	.word	0x200013bc

08034644 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8034644:	b580      	push	{r7, lr}
 8034646:	b08a      	sub	sp, #40	; 0x28
 8034648:	af00      	add	r7, sp, #0
 803464a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 803464c:	f107 0314 	add.w	r3, r7, #20
 8034650:	2200      	movs	r2, #0
 8034652:	601a      	str	r2, [r3, #0]
 8034654:	605a      	str	r2, [r3, #4]
 8034656:	609a      	str	r2, [r3, #8]
 8034658:	60da      	str	r2, [r3, #12]
 803465a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_HS)
 803465c:	687b      	ldr	r3, [r7, #4]
 803465e:	681b      	ldr	r3, [r3, #0]
 8034660:	4a1d      	ldr	r2, [pc, #116]	; (80346d8 <HAL_HCD_MspInit+0x94>)
 8034662:	4293      	cmp	r3, r2
 8034664:	d134      	bne.n	80346d0 <HAL_HCD_MspInit+0x8c>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8034666:	2300      	movs	r3, #0
 8034668:	613b      	str	r3, [r7, #16]
 803466a:	4b1c      	ldr	r3, [pc, #112]	; (80346dc <HAL_HCD_MspInit+0x98>)
 803466c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 803466e:	4a1b      	ldr	r2, [pc, #108]	; (80346dc <HAL_HCD_MspInit+0x98>)
 8034670:	f043 0302 	orr.w	r3, r3, #2
 8034674:	6313      	str	r3, [r2, #48]	; 0x30
 8034676:	4b19      	ldr	r3, [pc, #100]	; (80346dc <HAL_HCD_MspInit+0x98>)
 8034678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 803467a:	f003 0302 	and.w	r3, r3, #2
 803467e:	613b      	str	r3, [r7, #16]
 8034680:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_HS GPIO Configuration
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8034682:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8034686:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8034688:	2302      	movs	r3, #2
 803468a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 803468c:	2300      	movs	r3, #0
 803468e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8034690:	2303      	movs	r3, #3
 8034692:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8034694:	230c      	movs	r3, #12
 8034696:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8034698:	f107 0314 	add.w	r3, r7, #20
 803469c:	4619      	mov	r1, r3
 803469e:	4810      	ldr	r0, [pc, #64]	; (80346e0 <HAL_HCD_MspInit+0x9c>)
 80346a0:	f7ef fedc 	bl	802445c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80346a4:	2300      	movs	r3, #0
 80346a6:	60fb      	str	r3, [r7, #12]
 80346a8:	4b0c      	ldr	r3, [pc, #48]	; (80346dc <HAL_HCD_MspInit+0x98>)
 80346aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80346ac:	4a0b      	ldr	r2, [pc, #44]	; (80346dc <HAL_HCD_MspInit+0x98>)
 80346ae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80346b2:	6313      	str	r3, [r2, #48]	; 0x30
 80346b4:	4b09      	ldr	r3, [pc, #36]	; (80346dc <HAL_HCD_MspInit+0x98>)
 80346b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80346b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80346bc:	60fb      	str	r3, [r7, #12]
 80346be:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 80346c0:	2200      	movs	r2, #0
 80346c2:	2100      	movs	r1, #0
 80346c4:	204d      	movs	r0, #77	; 0x4d
 80346c6:	f7ee ffa5 	bl	8023614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 80346ca:	204d      	movs	r0, #77	; 0x4d
 80346cc:	f7ee ffbe 	bl	802364c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 80346d0:	bf00      	nop
 80346d2:	3728      	adds	r7, #40	; 0x28
 80346d4:	46bd      	mov	sp, r7
 80346d6:	bd80      	pop	{r7, pc}
 80346d8:	40040000 	.word	0x40040000
 80346dc:	40023800 	.word	0x40023800
 80346e0:	40020400 	.word	0x40020400

080346e4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80346e4:	b580      	push	{r7, lr}
 80346e6:	b082      	sub	sp, #8
 80346e8:	af00      	add	r7, sp, #0
 80346ea:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80346ec:	687b      	ldr	r3, [r7, #4]
 80346ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80346f2:	4618      	mov	r0, r3
 80346f4:	f7fe fb47 	bl	8032d86 <USBH_LL_IncTimer>
}
 80346f8:	bf00      	nop
 80346fa:	3708      	adds	r7, #8
 80346fc:	46bd      	mov	sp, r7
 80346fe:	bd80      	pop	{r7, pc}

08034700 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8034700:	b580      	push	{r7, lr}
 8034702:	b082      	sub	sp, #8
 8034704:	af00      	add	r7, sp, #0
 8034706:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8034708:	687b      	ldr	r3, [r7, #4]
 803470a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 803470e:	4618      	mov	r0, r3
 8034710:	f7fe fb7f 	bl	8032e12 <USBH_LL_Connect>
}
 8034714:	bf00      	nop
 8034716:	3708      	adds	r7, #8
 8034718:	46bd      	mov	sp, r7
 803471a:	bd80      	pop	{r7, pc}

0803471c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 803471c:	b580      	push	{r7, lr}
 803471e:	b082      	sub	sp, #8
 8034720:	af00      	add	r7, sp, #0
 8034722:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8034724:	687b      	ldr	r3, [r7, #4]
 8034726:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 803472a:	4618      	mov	r0, r3
 803472c:	f7fe fb88 	bl	8032e40 <USBH_LL_Disconnect>
}
 8034730:	bf00      	nop
 8034732:	3708      	adds	r7, #8
 8034734:	46bd      	mov	sp, r7
 8034736:	bd80      	pop	{r7, pc}

08034738 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8034738:	b480      	push	{r7}
 803473a:	b083      	sub	sp, #12
 803473c:	af00      	add	r7, sp, #0
 803473e:	6078      	str	r0, [r7, #4]
 8034740:	460b      	mov	r3, r1
 8034742:	70fb      	strb	r3, [r7, #3]
 8034744:	4613      	mov	r3, r2
 8034746:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8034748:	bf00      	nop
 803474a:	370c      	adds	r7, #12
 803474c:	46bd      	mov	sp, r7
 803474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8034752:	4770      	bx	lr

08034754 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8034754:	b580      	push	{r7, lr}
 8034756:	b082      	sub	sp, #8
 8034758:	af00      	add	r7, sp, #0
 803475a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 803475c:	687b      	ldr	r3, [r7, #4]
 803475e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8034762:	4618      	mov	r0, r3
 8034764:	f7fe fb39 	bl	8032dda <USBH_LL_PortEnabled>
}
 8034768:	bf00      	nop
 803476a:	3708      	adds	r7, #8
 803476c:	46bd      	mov	sp, r7
 803476e:	bd80      	pop	{r7, pc}

08034770 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8034770:	b580      	push	{r7, lr}
 8034772:	b082      	sub	sp, #8
 8034774:	af00      	add	r7, sp, #0
 8034776:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8034778:	687b      	ldr	r3, [r7, #4]
 803477a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 803477e:	4618      	mov	r0, r3
 8034780:	f7fe fb39 	bl	8032df6 <USBH_LL_PortDisabled>
}
 8034784:	bf00      	nop
 8034786:	3708      	adds	r7, #8
 8034788:	46bd      	mov	sp, r7
 803478a:	bd80      	pop	{r7, pc}

0803478c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 803478c:	b580      	push	{r7, lr}
 803478e:	b082      	sub	sp, #8
 8034790:	af00      	add	r7, sp, #0
 8034792:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 8034794:	687b      	ldr	r3, [r7, #4]
 8034796:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 803479a:	2b00      	cmp	r3, #0
 803479c:	d132      	bne.n	8034804 <USBH_LL_Init+0x78>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 803479e:	4a1c      	ldr	r2, [pc, #112]	; (8034810 <USBH_LL_Init+0x84>)
 80347a0:	687b      	ldr	r3, [r7, #4]
 80347a2:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_HS;
 80347a6:	687b      	ldr	r3, [r7, #4]
 80347a8:	4a19      	ldr	r2, [pc, #100]	; (8034810 <USBH_LL_Init+0x84>)
 80347aa:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 80347ae:	4b18      	ldr	r3, [pc, #96]	; (8034810 <USBH_LL_Init+0x84>)
 80347b0:	4a18      	ldr	r2, [pc, #96]	; (8034814 <USBH_LL_Init+0x88>)
 80347b2:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 80347b4:	4b16      	ldr	r3, [pc, #88]	; (8034810 <USBH_LL_Init+0x84>)
 80347b6:	220c      	movs	r2, #12
 80347b8:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 80347ba:	4b15      	ldr	r3, [pc, #84]	; (8034810 <USBH_LL_Init+0x84>)
 80347bc:	2201      	movs	r2, #1
 80347be:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_HS.Init.dma_enable = ENABLE;
 80347c0:	4b13      	ldr	r3, [pc, #76]	; (8034810 <USBH_LL_Init+0x84>)
 80347c2:	2201      	movs	r2, #1
 80347c4:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 80347c6:	4b12      	ldr	r3, [pc, #72]	; (8034810 <USBH_LL_Init+0x84>)
 80347c8:	2202      	movs	r2, #2
 80347ca:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 80347cc:	4b10      	ldr	r3, [pc, #64]	; (8034810 <USBH_LL_Init+0x84>)
 80347ce:	2200      	movs	r2, #0
 80347d0:	61da      	str	r2, [r3, #28]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 80347d2:	4b0f      	ldr	r3, [pc, #60]	; (8034810 <USBH_LL_Init+0x84>)
 80347d4:	2200      	movs	r2, #0
 80347d6:	621a      	str	r2, [r3, #32]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 80347d8:	4b0d      	ldr	r3, [pc, #52]	; (8034810 <USBH_LL_Init+0x84>)
 80347da:	2200      	movs	r2, #0
 80347dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 80347de:	4b0c      	ldr	r3, [pc, #48]	; (8034810 <USBH_LL_Init+0x84>)
 80347e0:	2200      	movs	r2, #0
 80347e2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 80347e4:	480a      	ldr	r0, [pc, #40]	; (8034810 <USBH_LL_Init+0x84>)
 80347e6:	f7f0 f8fe 	bl	80249e6 <HAL_HCD_Init>
 80347ea:	4603      	mov	r3, r0
 80347ec:	2b00      	cmp	r3, #0
 80347ee:	d001      	beq.n	80347f4 <USBH_LL_Init+0x68>
  {
    Error_Handler( );
 80347f0:	f7ed fcea 	bl	80221c8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 80347f4:	4806      	ldr	r0, [pc, #24]	; (8034810 <USBH_LL_Init+0x84>)
 80347f6:	f7f0 fd01 	bl	80251fc <HAL_HCD_GetCurrentFrame>
 80347fa:	4603      	mov	r3, r0
 80347fc:	4619      	mov	r1, r3
 80347fe:	6878      	ldr	r0, [r7, #4]
 8034800:	f7fe fab2 	bl	8032d68 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8034804:	2300      	movs	r3, #0
}
 8034806:	4618      	mov	r0, r3
 8034808:	3708      	adds	r7, #8
 803480a:	46bd      	mov	sp, r7
 803480c:	bd80      	pop	{r7, pc}
 803480e:	bf00      	nop
 8034810:	20007454 	.word	0x20007454
 8034814:	40040000 	.word	0x40040000

08034818 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8034818:	b580      	push	{r7, lr}
 803481a:	b084      	sub	sp, #16
 803481c:	af00      	add	r7, sp, #0
 803481e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8034820:	2300      	movs	r3, #0
 8034822:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8034824:	2300      	movs	r3, #0
 8034826:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8034828:	687b      	ldr	r3, [r7, #4]
 803482a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 803482e:	4618      	mov	r0, r3
 8034830:	f7f0 fc6c 	bl	802510c <HAL_HCD_Start>
 8034834:	4603      	mov	r3, r0
 8034836:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8034838:	7bfb      	ldrb	r3, [r7, #15]
 803483a:	4618      	mov	r0, r3
 803483c:	f000 f990 	bl	8034b60 <USBH_Get_USB_Status>
 8034840:	4603      	mov	r3, r0
 8034842:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8034844:	7bbb      	ldrb	r3, [r7, #14]
}
 8034846:	4618      	mov	r0, r3
 8034848:	3710      	adds	r7, #16
 803484a:	46bd      	mov	sp, r7
 803484c:	bd80      	pop	{r7, pc}

0803484e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 803484e:	b580      	push	{r7, lr}
 8034850:	b084      	sub	sp, #16
 8034852:	af00      	add	r7, sp, #0
 8034854:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8034856:	2300      	movs	r3, #0
 8034858:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 803485a:	2300      	movs	r3, #0
 803485c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 803485e:	687b      	ldr	r3, [r7, #4]
 8034860:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8034864:	4618      	mov	r0, r3
 8034866:	f7f0 fc74 	bl	8025152 <HAL_HCD_Stop>
 803486a:	4603      	mov	r3, r0
 803486c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 803486e:	7bfb      	ldrb	r3, [r7, #15]
 8034870:	4618      	mov	r0, r3
 8034872:	f000 f975 	bl	8034b60 <USBH_Get_USB_Status>
 8034876:	4603      	mov	r3, r0
 8034878:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 803487a:	7bbb      	ldrb	r3, [r7, #14]
}
 803487c:	4618      	mov	r0, r3
 803487e:	3710      	adds	r7, #16
 8034880:	46bd      	mov	sp, r7
 8034882:	bd80      	pop	{r7, pc}

08034884 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8034884:	b580      	push	{r7, lr}
 8034886:	b084      	sub	sp, #16
 8034888:	af00      	add	r7, sp, #0
 803488a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 803488c:	2301      	movs	r3, #1
 803488e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8034890:	687b      	ldr	r3, [r7, #4]
 8034892:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8034896:	4618      	mov	r0, r3
 8034898:	f7f0 fcbe 	bl	8025218 <HAL_HCD_GetCurrentSpeed>
 803489c:	4603      	mov	r3, r0
 803489e:	2b01      	cmp	r3, #1
 80348a0:	d007      	beq.n	80348b2 <USBH_LL_GetSpeed+0x2e>
 80348a2:	2b01      	cmp	r3, #1
 80348a4:	d302      	bcc.n	80348ac <USBH_LL_GetSpeed+0x28>
 80348a6:	2b02      	cmp	r3, #2
 80348a8:	d006      	beq.n	80348b8 <USBH_LL_GetSpeed+0x34>
 80348aa:	e008      	b.n	80348be <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80348ac:	2300      	movs	r3, #0
 80348ae:	73fb      	strb	r3, [r7, #15]
    break;
 80348b0:	e008      	b.n	80348c4 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 80348b2:	2301      	movs	r3, #1
 80348b4:	73fb      	strb	r3, [r7, #15]
    break;
 80348b6:	e005      	b.n	80348c4 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 80348b8:	2302      	movs	r3, #2
 80348ba:	73fb      	strb	r3, [r7, #15]
    break;
 80348bc:	e002      	b.n	80348c4 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 80348be:	2301      	movs	r3, #1
 80348c0:	73fb      	strb	r3, [r7, #15]
    break;
 80348c2:	bf00      	nop
  }
  return  speed;
 80348c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80348c6:	4618      	mov	r0, r3
 80348c8:	3710      	adds	r7, #16
 80348ca:	46bd      	mov	sp, r7
 80348cc:	bd80      	pop	{r7, pc}

080348ce <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80348ce:	b580      	push	{r7, lr}
 80348d0:	b084      	sub	sp, #16
 80348d2:	af00      	add	r7, sp, #0
 80348d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80348d6:	2300      	movs	r3, #0
 80348d8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80348da:	2300      	movs	r3, #0
 80348dc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80348de:	687b      	ldr	r3, [r7, #4]
 80348e0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80348e4:	4618      	mov	r0, r3
 80348e6:	f7f0 fc51 	bl	802518c <HAL_HCD_ResetPort>
 80348ea:	4603      	mov	r3, r0
 80348ec:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80348ee:	7bfb      	ldrb	r3, [r7, #15]
 80348f0:	4618      	mov	r0, r3
 80348f2:	f000 f935 	bl	8034b60 <USBH_Get_USB_Status>
 80348f6:	4603      	mov	r3, r0
 80348f8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80348fa:	7bbb      	ldrb	r3, [r7, #14]
}
 80348fc:	4618      	mov	r0, r3
 80348fe:	3710      	adds	r7, #16
 8034900:	46bd      	mov	sp, r7
 8034902:	bd80      	pop	{r7, pc}

08034904 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8034904:	b580      	push	{r7, lr}
 8034906:	b082      	sub	sp, #8
 8034908:	af00      	add	r7, sp, #0
 803490a:	6078      	str	r0, [r7, #4]
 803490c:	460b      	mov	r3, r1
 803490e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8034910:	687b      	ldr	r3, [r7, #4]
 8034912:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8034916:	78fa      	ldrb	r2, [r7, #3]
 8034918:	4611      	mov	r1, r2
 803491a:	4618      	mov	r0, r3
 803491c:	f7f0 fc59 	bl	80251d2 <HAL_HCD_HC_GetXferCount>
 8034920:	4603      	mov	r3, r0
}
 8034922:	4618      	mov	r0, r3
 8034924:	3708      	adds	r7, #8
 8034926:	46bd      	mov	sp, r7
 8034928:	bd80      	pop	{r7, pc}

0803492a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 803492a:	b590      	push	{r4, r7, lr}
 803492c:	b089      	sub	sp, #36	; 0x24
 803492e:	af04      	add	r7, sp, #16
 8034930:	6078      	str	r0, [r7, #4]
 8034932:	4608      	mov	r0, r1
 8034934:	4611      	mov	r1, r2
 8034936:	461a      	mov	r2, r3
 8034938:	4603      	mov	r3, r0
 803493a:	70fb      	strb	r3, [r7, #3]
 803493c:	460b      	mov	r3, r1
 803493e:	70bb      	strb	r3, [r7, #2]
 8034940:	4613      	mov	r3, r2
 8034942:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8034944:	2300      	movs	r3, #0
 8034946:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8034948:	2300      	movs	r3, #0
 803494a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 803494c:	687b      	ldr	r3, [r7, #4]
 803494e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8034952:	787c      	ldrb	r4, [r7, #1]
 8034954:	78ba      	ldrb	r2, [r7, #2]
 8034956:	78f9      	ldrb	r1, [r7, #3]
 8034958:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 803495a:	9302      	str	r3, [sp, #8]
 803495c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8034960:	9301      	str	r3, [sp, #4]
 8034962:	f897 3020 	ldrb.w	r3, [r7, #32]
 8034966:	9300      	str	r3, [sp, #0]
 8034968:	4623      	mov	r3, r4
 803496a:	f7f0 f89e 	bl	8024aaa <HAL_HCD_HC_Init>
 803496e:	4603      	mov	r3, r0
 8034970:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8034972:	7bfb      	ldrb	r3, [r7, #15]
 8034974:	4618      	mov	r0, r3
 8034976:	f000 f8f3 	bl	8034b60 <USBH_Get_USB_Status>
 803497a:	4603      	mov	r3, r0
 803497c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 803497e:	7bbb      	ldrb	r3, [r7, #14]
}
 8034980:	4618      	mov	r0, r3
 8034982:	3714      	adds	r7, #20
 8034984:	46bd      	mov	sp, r7
 8034986:	bd90      	pop	{r4, r7, pc}

08034988 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8034988:	b580      	push	{r7, lr}
 803498a:	b084      	sub	sp, #16
 803498c:	af00      	add	r7, sp, #0
 803498e:	6078      	str	r0, [r7, #4]
 8034990:	460b      	mov	r3, r1
 8034992:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8034994:	2300      	movs	r3, #0
 8034996:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8034998:	2300      	movs	r3, #0
 803499a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 803499c:	687b      	ldr	r3, [r7, #4]
 803499e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80349a2:	78fa      	ldrb	r2, [r7, #3]
 80349a4:	4611      	mov	r1, r2
 80349a6:	4618      	mov	r0, r3
 80349a8:	f7f0 f917 	bl	8024bda <HAL_HCD_HC_Halt>
 80349ac:	4603      	mov	r3, r0
 80349ae:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80349b0:	7bfb      	ldrb	r3, [r7, #15]
 80349b2:	4618      	mov	r0, r3
 80349b4:	f000 f8d4 	bl	8034b60 <USBH_Get_USB_Status>
 80349b8:	4603      	mov	r3, r0
 80349ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80349bc:	7bbb      	ldrb	r3, [r7, #14]
}
 80349be:	4618      	mov	r0, r3
 80349c0:	3710      	adds	r7, #16
 80349c2:	46bd      	mov	sp, r7
 80349c4:	bd80      	pop	{r7, pc}

080349c6 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80349c6:	b590      	push	{r4, r7, lr}
 80349c8:	b089      	sub	sp, #36	; 0x24
 80349ca:	af04      	add	r7, sp, #16
 80349cc:	6078      	str	r0, [r7, #4]
 80349ce:	4608      	mov	r0, r1
 80349d0:	4611      	mov	r1, r2
 80349d2:	461a      	mov	r2, r3
 80349d4:	4603      	mov	r3, r0
 80349d6:	70fb      	strb	r3, [r7, #3]
 80349d8:	460b      	mov	r3, r1
 80349da:	70bb      	strb	r3, [r7, #2]
 80349dc:	4613      	mov	r3, r2
 80349de:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80349e0:	2300      	movs	r3, #0
 80349e2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80349e4:	2300      	movs	r3, #0
 80349e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80349e8:	687b      	ldr	r3, [r7, #4]
 80349ea:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80349ee:	787c      	ldrb	r4, [r7, #1]
 80349f0:	78ba      	ldrb	r2, [r7, #2]
 80349f2:	78f9      	ldrb	r1, [r7, #3]
 80349f4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80349f8:	9303      	str	r3, [sp, #12]
 80349fa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80349fc:	9302      	str	r3, [sp, #8]
 80349fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8034a00:	9301      	str	r3, [sp, #4]
 8034a02:	f897 3020 	ldrb.w	r3, [r7, #32]
 8034a06:	9300      	str	r3, [sp, #0]
 8034a08:	4623      	mov	r3, r4
 8034a0a:	f7f0 f909 	bl	8024c20 <HAL_HCD_HC_SubmitRequest>
 8034a0e:	4603      	mov	r3, r0
 8034a10:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8034a12:	7bfb      	ldrb	r3, [r7, #15]
 8034a14:	4618      	mov	r0, r3
 8034a16:	f000 f8a3 	bl	8034b60 <USBH_Get_USB_Status>
 8034a1a:	4603      	mov	r3, r0
 8034a1c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8034a1e:	7bbb      	ldrb	r3, [r7, #14]
}
 8034a20:	4618      	mov	r0, r3
 8034a22:	3714      	adds	r7, #20
 8034a24:	46bd      	mov	sp, r7
 8034a26:	bd90      	pop	{r4, r7, pc}

08034a28 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8034a28:	b580      	push	{r7, lr}
 8034a2a:	b082      	sub	sp, #8
 8034a2c:	af00      	add	r7, sp, #0
 8034a2e:	6078      	str	r0, [r7, #4]
 8034a30:	460b      	mov	r3, r1
 8034a32:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8034a34:	687b      	ldr	r3, [r7, #4]
 8034a36:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8034a3a:	78fa      	ldrb	r2, [r7, #3]
 8034a3c:	4611      	mov	r1, r2
 8034a3e:	4618      	mov	r0, r3
 8034a40:	f7f0 fbb2 	bl	80251a8 <HAL_HCD_HC_GetURBState>
 8034a44:	4603      	mov	r3, r0
}
 8034a46:	4618      	mov	r0, r3
 8034a48:	3708      	adds	r7, #8
 8034a4a:	46bd      	mov	sp, r7
 8034a4c:	bd80      	pop	{r7, pc}

08034a4e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8034a4e:	b580      	push	{r7, lr}
 8034a50:	b082      	sub	sp, #8
 8034a52:	af00      	add	r7, sp, #0
 8034a54:	6078      	str	r0, [r7, #4]
 8034a56:	460b      	mov	r3, r1
 8034a58:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_HS) {
 8034a5a:	687b      	ldr	r3, [r7, #4]
 8034a5c:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8034a60:	2b00      	cmp	r3, #0
 8034a62:	d103      	bne.n	8034a6c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusHS(state);
 8034a64:	78fb      	ldrb	r3, [r7, #3]
 8034a66:	4618      	mov	r0, r3
 8034a68:	f000 f8a6 	bl	8034bb8 <MX_DriverVbusHS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8034a6c:	20c8      	movs	r0, #200	; 0xc8
 8034a6e:	f7ee fcd5 	bl	802341c <HAL_Delay>
  return USBH_OK;
 8034a72:	2300      	movs	r3, #0
}
 8034a74:	4618      	mov	r0, r3
 8034a76:	3708      	adds	r7, #8
 8034a78:	46bd      	mov	sp, r7
 8034a7a:	bd80      	pop	{r7, pc}

08034a7c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8034a7c:	b480      	push	{r7}
 8034a7e:	b085      	sub	sp, #20
 8034a80:	af00      	add	r7, sp, #0
 8034a82:	6078      	str	r0, [r7, #4]
 8034a84:	460b      	mov	r3, r1
 8034a86:	70fb      	strb	r3, [r7, #3]
 8034a88:	4613      	mov	r3, r2
 8034a8a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8034a8c:	687b      	ldr	r3, [r7, #4]
 8034a8e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8034a92:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8034a94:	78fa      	ldrb	r2, [r7, #3]
 8034a96:	68f9      	ldr	r1, [r7, #12]
 8034a98:	4613      	mov	r3, r2
 8034a9a:	009b      	lsls	r3, r3, #2
 8034a9c:	4413      	add	r3, r2
 8034a9e:	00db      	lsls	r3, r3, #3
 8034aa0:	440b      	add	r3, r1
 8034aa2:	333b      	adds	r3, #59	; 0x3b
 8034aa4:	781b      	ldrb	r3, [r3, #0]
 8034aa6:	2b00      	cmp	r3, #0
 8034aa8:	d00a      	beq.n	8034ac0 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8034aaa:	78fa      	ldrb	r2, [r7, #3]
 8034aac:	68f9      	ldr	r1, [r7, #12]
 8034aae:	4613      	mov	r3, r2
 8034ab0:	009b      	lsls	r3, r3, #2
 8034ab2:	4413      	add	r3, r2
 8034ab4:	00db      	lsls	r3, r3, #3
 8034ab6:	440b      	add	r3, r1
 8034ab8:	3350      	adds	r3, #80	; 0x50
 8034aba:	78ba      	ldrb	r2, [r7, #2]
 8034abc:	701a      	strb	r2, [r3, #0]
 8034abe:	e009      	b.n	8034ad4 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8034ac0:	78fa      	ldrb	r2, [r7, #3]
 8034ac2:	68f9      	ldr	r1, [r7, #12]
 8034ac4:	4613      	mov	r3, r2
 8034ac6:	009b      	lsls	r3, r3, #2
 8034ac8:	4413      	add	r3, r2
 8034aca:	00db      	lsls	r3, r3, #3
 8034acc:	440b      	add	r3, r1
 8034ace:	3351      	adds	r3, #81	; 0x51
 8034ad0:	78ba      	ldrb	r2, [r7, #2]
 8034ad2:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8034ad4:	2300      	movs	r3, #0
}
 8034ad6:	4618      	mov	r0, r3
 8034ad8:	3714      	adds	r7, #20
 8034ada:	46bd      	mov	sp, r7
 8034adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8034ae0:	4770      	bx	lr

08034ae2 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8034ae2:	b480      	push	{r7}
 8034ae4:	b085      	sub	sp, #20
 8034ae6:	af00      	add	r7, sp, #0
 8034ae8:	6078      	str	r0, [r7, #4]
 8034aea:	460b      	mov	r3, r1
 8034aec:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 8034aee:	2300      	movs	r3, #0
 8034af0:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8034af2:	687b      	ldr	r3, [r7, #4]
 8034af4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8034af8:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 8034afa:	78fa      	ldrb	r2, [r7, #3]
 8034afc:	68b9      	ldr	r1, [r7, #8]
 8034afe:	4613      	mov	r3, r2
 8034b00:	009b      	lsls	r3, r3, #2
 8034b02:	4413      	add	r3, r2
 8034b04:	00db      	lsls	r3, r3, #3
 8034b06:	440b      	add	r3, r1
 8034b08:	333b      	adds	r3, #59	; 0x3b
 8034b0a:	781b      	ldrb	r3, [r3, #0]
 8034b0c:	2b00      	cmp	r3, #0
 8034b0e:	d00a      	beq.n	8034b26 <USBH_LL_GetToggle+0x44>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 8034b10:	78fa      	ldrb	r2, [r7, #3]
 8034b12:	68b9      	ldr	r1, [r7, #8]
 8034b14:	4613      	mov	r3, r2
 8034b16:	009b      	lsls	r3, r3, #2
 8034b18:	4413      	add	r3, r2
 8034b1a:	00db      	lsls	r3, r3, #3
 8034b1c:	440b      	add	r3, r1
 8034b1e:	3350      	adds	r3, #80	; 0x50
 8034b20:	781b      	ldrb	r3, [r3, #0]
 8034b22:	73fb      	strb	r3, [r7, #15]
 8034b24:	e009      	b.n	8034b3a <USBH_LL_GetToggle+0x58>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 8034b26:	78fa      	ldrb	r2, [r7, #3]
 8034b28:	68b9      	ldr	r1, [r7, #8]
 8034b2a:	4613      	mov	r3, r2
 8034b2c:	009b      	lsls	r3, r3, #2
 8034b2e:	4413      	add	r3, r2
 8034b30:	00db      	lsls	r3, r3, #3
 8034b32:	440b      	add	r3, r1
 8034b34:	3351      	adds	r3, #81	; 0x51
 8034b36:	781b      	ldrb	r3, [r3, #0]
 8034b38:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 8034b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8034b3c:	4618      	mov	r0, r3
 8034b3e:	3714      	adds	r7, #20
 8034b40:	46bd      	mov	sp, r7
 8034b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8034b46:	4770      	bx	lr

08034b48 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8034b48:	b580      	push	{r7, lr}
 8034b4a:	b082      	sub	sp, #8
 8034b4c:	af00      	add	r7, sp, #0
 8034b4e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8034b50:	6878      	ldr	r0, [r7, #4]
 8034b52:	f7ee fc63 	bl	802341c <HAL_Delay>
}
 8034b56:	bf00      	nop
 8034b58:	3708      	adds	r7, #8
 8034b5a:	46bd      	mov	sp, r7
 8034b5c:	bd80      	pop	{r7, pc}
	...

08034b60 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8034b60:	b480      	push	{r7}
 8034b62:	b085      	sub	sp, #20
 8034b64:	af00      	add	r7, sp, #0
 8034b66:	4603      	mov	r3, r0
 8034b68:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8034b6a:	2300      	movs	r3, #0
 8034b6c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8034b6e:	79fb      	ldrb	r3, [r7, #7]
 8034b70:	2b03      	cmp	r3, #3
 8034b72:	d817      	bhi.n	8034ba4 <USBH_Get_USB_Status+0x44>
 8034b74:	a201      	add	r2, pc, #4	; (adr r2, 8034b7c <USBH_Get_USB_Status+0x1c>)
 8034b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8034b7a:	bf00      	nop
 8034b7c:	08034b8d 	.word	0x08034b8d
 8034b80:	08034b93 	.word	0x08034b93
 8034b84:	08034b99 	.word	0x08034b99
 8034b88:	08034b9f 	.word	0x08034b9f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8034b8c:	2300      	movs	r3, #0
 8034b8e:	73fb      	strb	r3, [r7, #15]
    break;
 8034b90:	e00b      	b.n	8034baa <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8034b92:	2302      	movs	r3, #2
 8034b94:	73fb      	strb	r3, [r7, #15]
    break;
 8034b96:	e008      	b.n	8034baa <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8034b98:	2301      	movs	r3, #1
 8034b9a:	73fb      	strb	r3, [r7, #15]
    break;
 8034b9c:	e005      	b.n	8034baa <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8034b9e:	2302      	movs	r3, #2
 8034ba0:	73fb      	strb	r3, [r7, #15]
    break;
 8034ba2:	e002      	b.n	8034baa <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8034ba4:	2302      	movs	r3, #2
 8034ba6:	73fb      	strb	r3, [r7, #15]
    break;
 8034ba8:	bf00      	nop
  }
  return usb_status;
 8034baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8034bac:	4618      	mov	r0, r3
 8034bae:	3714      	adds	r7, #20
 8034bb0:	46bd      	mov	sp, r7
 8034bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8034bb6:	4770      	bx	lr

08034bb8 <MX_DriverVbusHS>:
  *          This parameter can be one of the these values:
  *          - 1 : VBUS Active
  *          - 0 : VBUS Inactive
  */
void MX_DriverVbusHS(uint8_t state)
{
 8034bb8:	b580      	push	{r7, lr}
 8034bba:	b084      	sub	sp, #16
 8034bbc:	af00      	add	r7, sp, #0
 8034bbe:	4603      	mov	r3, r0
 8034bc0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8034bc2:	79fb      	ldrb	r3, [r7, #7]
 8034bc4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_HS */
  if(state == 0)
 8034bc6:	79fb      	ldrb	r3, [r7, #7]
 8034bc8:	2b00      	cmp	r3, #0
 8034bca:	d102      	bne.n	8034bd2 <MX_DriverVbusHS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 8034bcc:	2301      	movs	r3, #1
 8034bce:	73fb      	strb	r3, [r7, #15]
 8034bd0:	e001      	b.n	8034bd6 <MX_DriverVbusHS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8034bd2:	2300      	movs	r3, #0
 8034bd4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_HS */
  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_11,(GPIO_PinState)data);
 8034bd6:	7bfb      	ldrb	r3, [r7, #15]
 8034bd8:	461a      	mov	r2, r3
 8034bda:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8034bde:	4803      	ldr	r0, [pc, #12]	; (8034bec <MX_DriverVbusHS+0x34>)
 8034be0:	f7ef fee8 	bl	80249b4 <HAL_GPIO_WritePin>
}
 8034be4:	bf00      	nop
 8034be6:	3710      	adds	r7, #16
 8034be8:	46bd      	mov	sp, r7
 8034bea:	bd80      	pop	{r7, pc}
 8034bec:	40021000 	.word	0x40021000

08034bf0 <__errno>:
 8034bf0:	4b01      	ldr	r3, [pc, #4]	; (8034bf8 <__errno+0x8>)
 8034bf2:	6818      	ldr	r0, [r3, #0]
 8034bf4:	4770      	bx	lr
 8034bf6:	bf00      	nop
 8034bf8:	200001a0 	.word	0x200001a0

08034bfc <__libc_init_array>:
 8034bfc:	b570      	push	{r4, r5, r6, lr}
 8034bfe:	4e0d      	ldr	r6, [pc, #52]	; (8034c34 <__libc_init_array+0x38>)
 8034c00:	4c0d      	ldr	r4, [pc, #52]	; (8034c38 <__libc_init_array+0x3c>)
 8034c02:	1ba4      	subs	r4, r4, r6
 8034c04:	10a4      	asrs	r4, r4, #2
 8034c06:	2500      	movs	r5, #0
 8034c08:	42a5      	cmp	r5, r4
 8034c0a:	d109      	bne.n	8034c20 <__libc_init_array+0x24>
 8034c0c:	4e0b      	ldr	r6, [pc, #44]	; (8034c3c <__libc_init_array+0x40>)
 8034c0e:	4c0c      	ldr	r4, [pc, #48]	; (8034c40 <__libc_init_array+0x44>)
 8034c10:	f002 fe02 	bl	8037818 <_init>
 8034c14:	1ba4      	subs	r4, r4, r6
 8034c16:	10a4      	asrs	r4, r4, #2
 8034c18:	2500      	movs	r5, #0
 8034c1a:	42a5      	cmp	r5, r4
 8034c1c:	d105      	bne.n	8034c2a <__libc_init_array+0x2e>
 8034c1e:	bd70      	pop	{r4, r5, r6, pc}
 8034c20:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8034c24:	4798      	blx	r3
 8034c26:	3501      	adds	r5, #1
 8034c28:	e7ee      	b.n	8034c08 <__libc_init_array+0xc>
 8034c2a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8034c2e:	4798      	blx	r3
 8034c30:	3501      	adds	r5, #1
 8034c32:	e7f2      	b.n	8034c1a <__libc_init_array+0x1e>
 8034c34:	08038670 	.word	0x08038670
 8034c38:	08038670 	.word	0x08038670
 8034c3c:	08038670 	.word	0x08038670
 8034c40:	08038674 	.word	0x08038674

08034c44 <malloc>:
 8034c44:	4b02      	ldr	r3, [pc, #8]	; (8034c50 <malloc+0xc>)
 8034c46:	4601      	mov	r1, r0
 8034c48:	6818      	ldr	r0, [r3, #0]
 8034c4a:	f000 b86d 	b.w	8034d28 <_malloc_r>
 8034c4e:	bf00      	nop
 8034c50:	200001a0 	.word	0x200001a0

08034c54 <free>:
 8034c54:	4b02      	ldr	r3, [pc, #8]	; (8034c60 <free+0xc>)
 8034c56:	4601      	mov	r1, r0
 8034c58:	6818      	ldr	r0, [r3, #0]
 8034c5a:	f000 b817 	b.w	8034c8c <_free_r>
 8034c5e:	bf00      	nop
 8034c60:	200001a0 	.word	0x200001a0

08034c64 <memcpy>:
 8034c64:	b510      	push	{r4, lr}
 8034c66:	1e43      	subs	r3, r0, #1
 8034c68:	440a      	add	r2, r1
 8034c6a:	4291      	cmp	r1, r2
 8034c6c:	d100      	bne.n	8034c70 <memcpy+0xc>
 8034c6e:	bd10      	pop	{r4, pc}
 8034c70:	f811 4b01 	ldrb.w	r4, [r1], #1
 8034c74:	f803 4f01 	strb.w	r4, [r3, #1]!
 8034c78:	e7f7      	b.n	8034c6a <memcpy+0x6>

08034c7a <memset>:
 8034c7a:	4402      	add	r2, r0
 8034c7c:	4603      	mov	r3, r0
 8034c7e:	4293      	cmp	r3, r2
 8034c80:	d100      	bne.n	8034c84 <memset+0xa>
 8034c82:	4770      	bx	lr
 8034c84:	f803 1b01 	strb.w	r1, [r3], #1
 8034c88:	e7f9      	b.n	8034c7e <memset+0x4>
	...

08034c8c <_free_r>:
 8034c8c:	b538      	push	{r3, r4, r5, lr}
 8034c8e:	4605      	mov	r5, r0
 8034c90:	2900      	cmp	r1, #0
 8034c92:	d045      	beq.n	8034d20 <_free_r+0x94>
 8034c94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8034c98:	1f0c      	subs	r4, r1, #4
 8034c9a:	2b00      	cmp	r3, #0
 8034c9c:	bfb8      	it	lt
 8034c9e:	18e4      	addlt	r4, r4, r3
 8034ca0:	f001 fe32 	bl	8036908 <__malloc_lock>
 8034ca4:	4a1f      	ldr	r2, [pc, #124]	; (8034d24 <_free_r+0x98>)
 8034ca6:	6813      	ldr	r3, [r2, #0]
 8034ca8:	4610      	mov	r0, r2
 8034caa:	b933      	cbnz	r3, 8034cba <_free_r+0x2e>
 8034cac:	6063      	str	r3, [r4, #4]
 8034cae:	6014      	str	r4, [r2, #0]
 8034cb0:	4628      	mov	r0, r5
 8034cb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8034cb6:	f001 be28 	b.w	803690a <__malloc_unlock>
 8034cba:	42a3      	cmp	r3, r4
 8034cbc:	d90c      	bls.n	8034cd8 <_free_r+0x4c>
 8034cbe:	6821      	ldr	r1, [r4, #0]
 8034cc0:	1862      	adds	r2, r4, r1
 8034cc2:	4293      	cmp	r3, r2
 8034cc4:	bf04      	itt	eq
 8034cc6:	681a      	ldreq	r2, [r3, #0]
 8034cc8:	685b      	ldreq	r3, [r3, #4]
 8034cca:	6063      	str	r3, [r4, #4]
 8034ccc:	bf04      	itt	eq
 8034cce:	1852      	addeq	r2, r2, r1
 8034cd0:	6022      	streq	r2, [r4, #0]
 8034cd2:	6004      	str	r4, [r0, #0]
 8034cd4:	e7ec      	b.n	8034cb0 <_free_r+0x24>
 8034cd6:	4613      	mov	r3, r2
 8034cd8:	685a      	ldr	r2, [r3, #4]
 8034cda:	b10a      	cbz	r2, 8034ce0 <_free_r+0x54>
 8034cdc:	42a2      	cmp	r2, r4
 8034cde:	d9fa      	bls.n	8034cd6 <_free_r+0x4a>
 8034ce0:	6819      	ldr	r1, [r3, #0]
 8034ce2:	1858      	adds	r0, r3, r1
 8034ce4:	42a0      	cmp	r0, r4
 8034ce6:	d10b      	bne.n	8034d00 <_free_r+0x74>
 8034ce8:	6820      	ldr	r0, [r4, #0]
 8034cea:	4401      	add	r1, r0
 8034cec:	1858      	adds	r0, r3, r1
 8034cee:	4282      	cmp	r2, r0
 8034cf0:	6019      	str	r1, [r3, #0]
 8034cf2:	d1dd      	bne.n	8034cb0 <_free_r+0x24>
 8034cf4:	6810      	ldr	r0, [r2, #0]
 8034cf6:	6852      	ldr	r2, [r2, #4]
 8034cf8:	605a      	str	r2, [r3, #4]
 8034cfa:	4401      	add	r1, r0
 8034cfc:	6019      	str	r1, [r3, #0]
 8034cfe:	e7d7      	b.n	8034cb0 <_free_r+0x24>
 8034d00:	d902      	bls.n	8034d08 <_free_r+0x7c>
 8034d02:	230c      	movs	r3, #12
 8034d04:	602b      	str	r3, [r5, #0]
 8034d06:	e7d3      	b.n	8034cb0 <_free_r+0x24>
 8034d08:	6820      	ldr	r0, [r4, #0]
 8034d0a:	1821      	adds	r1, r4, r0
 8034d0c:	428a      	cmp	r2, r1
 8034d0e:	bf04      	itt	eq
 8034d10:	6811      	ldreq	r1, [r2, #0]
 8034d12:	6852      	ldreq	r2, [r2, #4]
 8034d14:	6062      	str	r2, [r4, #4]
 8034d16:	bf04      	itt	eq
 8034d18:	1809      	addeq	r1, r1, r0
 8034d1a:	6021      	streq	r1, [r4, #0]
 8034d1c:	605c      	str	r4, [r3, #4]
 8034d1e:	e7c7      	b.n	8034cb0 <_free_r+0x24>
 8034d20:	bd38      	pop	{r3, r4, r5, pc}
 8034d22:	bf00      	nop
 8034d24:	200013c0 	.word	0x200013c0

08034d28 <_malloc_r>:
 8034d28:	b570      	push	{r4, r5, r6, lr}
 8034d2a:	1ccd      	adds	r5, r1, #3
 8034d2c:	f025 0503 	bic.w	r5, r5, #3
 8034d30:	3508      	adds	r5, #8
 8034d32:	2d0c      	cmp	r5, #12
 8034d34:	bf38      	it	cc
 8034d36:	250c      	movcc	r5, #12
 8034d38:	2d00      	cmp	r5, #0
 8034d3a:	4606      	mov	r6, r0
 8034d3c:	db01      	blt.n	8034d42 <_malloc_r+0x1a>
 8034d3e:	42a9      	cmp	r1, r5
 8034d40:	d903      	bls.n	8034d4a <_malloc_r+0x22>
 8034d42:	230c      	movs	r3, #12
 8034d44:	6033      	str	r3, [r6, #0]
 8034d46:	2000      	movs	r0, #0
 8034d48:	bd70      	pop	{r4, r5, r6, pc}
 8034d4a:	f001 fddd 	bl	8036908 <__malloc_lock>
 8034d4e:	4a21      	ldr	r2, [pc, #132]	; (8034dd4 <_malloc_r+0xac>)
 8034d50:	6814      	ldr	r4, [r2, #0]
 8034d52:	4621      	mov	r1, r4
 8034d54:	b991      	cbnz	r1, 8034d7c <_malloc_r+0x54>
 8034d56:	4c20      	ldr	r4, [pc, #128]	; (8034dd8 <_malloc_r+0xb0>)
 8034d58:	6823      	ldr	r3, [r4, #0]
 8034d5a:	b91b      	cbnz	r3, 8034d64 <_malloc_r+0x3c>
 8034d5c:	4630      	mov	r0, r6
 8034d5e:	f000 fcc5 	bl	80356ec <_sbrk_r>
 8034d62:	6020      	str	r0, [r4, #0]
 8034d64:	4629      	mov	r1, r5
 8034d66:	4630      	mov	r0, r6
 8034d68:	f000 fcc0 	bl	80356ec <_sbrk_r>
 8034d6c:	1c43      	adds	r3, r0, #1
 8034d6e:	d124      	bne.n	8034dba <_malloc_r+0x92>
 8034d70:	230c      	movs	r3, #12
 8034d72:	6033      	str	r3, [r6, #0]
 8034d74:	4630      	mov	r0, r6
 8034d76:	f001 fdc8 	bl	803690a <__malloc_unlock>
 8034d7a:	e7e4      	b.n	8034d46 <_malloc_r+0x1e>
 8034d7c:	680b      	ldr	r3, [r1, #0]
 8034d7e:	1b5b      	subs	r3, r3, r5
 8034d80:	d418      	bmi.n	8034db4 <_malloc_r+0x8c>
 8034d82:	2b0b      	cmp	r3, #11
 8034d84:	d90f      	bls.n	8034da6 <_malloc_r+0x7e>
 8034d86:	600b      	str	r3, [r1, #0]
 8034d88:	50cd      	str	r5, [r1, r3]
 8034d8a:	18cc      	adds	r4, r1, r3
 8034d8c:	4630      	mov	r0, r6
 8034d8e:	f001 fdbc 	bl	803690a <__malloc_unlock>
 8034d92:	f104 000b 	add.w	r0, r4, #11
 8034d96:	1d23      	adds	r3, r4, #4
 8034d98:	f020 0007 	bic.w	r0, r0, #7
 8034d9c:	1ac3      	subs	r3, r0, r3
 8034d9e:	d0d3      	beq.n	8034d48 <_malloc_r+0x20>
 8034da0:	425a      	negs	r2, r3
 8034da2:	50e2      	str	r2, [r4, r3]
 8034da4:	e7d0      	b.n	8034d48 <_malloc_r+0x20>
 8034da6:	428c      	cmp	r4, r1
 8034da8:	684b      	ldr	r3, [r1, #4]
 8034daa:	bf16      	itet	ne
 8034dac:	6063      	strne	r3, [r4, #4]
 8034dae:	6013      	streq	r3, [r2, #0]
 8034db0:	460c      	movne	r4, r1
 8034db2:	e7eb      	b.n	8034d8c <_malloc_r+0x64>
 8034db4:	460c      	mov	r4, r1
 8034db6:	6849      	ldr	r1, [r1, #4]
 8034db8:	e7cc      	b.n	8034d54 <_malloc_r+0x2c>
 8034dba:	1cc4      	adds	r4, r0, #3
 8034dbc:	f024 0403 	bic.w	r4, r4, #3
 8034dc0:	42a0      	cmp	r0, r4
 8034dc2:	d005      	beq.n	8034dd0 <_malloc_r+0xa8>
 8034dc4:	1a21      	subs	r1, r4, r0
 8034dc6:	4630      	mov	r0, r6
 8034dc8:	f000 fc90 	bl	80356ec <_sbrk_r>
 8034dcc:	3001      	adds	r0, #1
 8034dce:	d0cf      	beq.n	8034d70 <_malloc_r+0x48>
 8034dd0:	6025      	str	r5, [r4, #0]
 8034dd2:	e7db      	b.n	8034d8c <_malloc_r+0x64>
 8034dd4:	200013c0 	.word	0x200013c0
 8034dd8:	200013c4 	.word	0x200013c4

08034ddc <__cvt>:
 8034ddc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8034de0:	ec55 4b10 	vmov	r4, r5, d0
 8034de4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8034de6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8034dea:	2d00      	cmp	r5, #0
 8034dec:	460e      	mov	r6, r1
 8034dee:	4691      	mov	r9, r2
 8034df0:	4619      	mov	r1, r3
 8034df2:	bfb8      	it	lt
 8034df4:	4622      	movlt	r2, r4
 8034df6:	462b      	mov	r3, r5
 8034df8:	f027 0720 	bic.w	r7, r7, #32
 8034dfc:	bfbb      	ittet	lt
 8034dfe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8034e02:	461d      	movlt	r5, r3
 8034e04:	2300      	movge	r3, #0
 8034e06:	232d      	movlt	r3, #45	; 0x2d
 8034e08:	bfb8      	it	lt
 8034e0a:	4614      	movlt	r4, r2
 8034e0c:	2f46      	cmp	r7, #70	; 0x46
 8034e0e:	700b      	strb	r3, [r1, #0]
 8034e10:	d004      	beq.n	8034e1c <__cvt+0x40>
 8034e12:	2f45      	cmp	r7, #69	; 0x45
 8034e14:	d100      	bne.n	8034e18 <__cvt+0x3c>
 8034e16:	3601      	adds	r6, #1
 8034e18:	2102      	movs	r1, #2
 8034e1a:	e000      	b.n	8034e1e <__cvt+0x42>
 8034e1c:	2103      	movs	r1, #3
 8034e1e:	ab03      	add	r3, sp, #12
 8034e20:	9301      	str	r3, [sp, #4]
 8034e22:	ab02      	add	r3, sp, #8
 8034e24:	9300      	str	r3, [sp, #0]
 8034e26:	4632      	mov	r2, r6
 8034e28:	4653      	mov	r3, sl
 8034e2a:	ec45 4b10 	vmov	d0, r4, r5
 8034e2e:	f000 fdc7 	bl	80359c0 <_dtoa_r>
 8034e32:	2f47      	cmp	r7, #71	; 0x47
 8034e34:	4680      	mov	r8, r0
 8034e36:	d102      	bne.n	8034e3e <__cvt+0x62>
 8034e38:	f019 0f01 	tst.w	r9, #1
 8034e3c:	d026      	beq.n	8034e8c <__cvt+0xb0>
 8034e3e:	2f46      	cmp	r7, #70	; 0x46
 8034e40:	eb08 0906 	add.w	r9, r8, r6
 8034e44:	d111      	bne.n	8034e6a <__cvt+0x8e>
 8034e46:	f898 3000 	ldrb.w	r3, [r8]
 8034e4a:	2b30      	cmp	r3, #48	; 0x30
 8034e4c:	d10a      	bne.n	8034e64 <__cvt+0x88>
 8034e4e:	2200      	movs	r2, #0
 8034e50:	2300      	movs	r3, #0
 8034e52:	4620      	mov	r0, r4
 8034e54:	4629      	mov	r1, r5
 8034e56:	f7eb fe37 	bl	8020ac8 <__aeabi_dcmpeq>
 8034e5a:	b918      	cbnz	r0, 8034e64 <__cvt+0x88>
 8034e5c:	f1c6 0601 	rsb	r6, r6, #1
 8034e60:	f8ca 6000 	str.w	r6, [sl]
 8034e64:	f8da 3000 	ldr.w	r3, [sl]
 8034e68:	4499      	add	r9, r3
 8034e6a:	2200      	movs	r2, #0
 8034e6c:	2300      	movs	r3, #0
 8034e6e:	4620      	mov	r0, r4
 8034e70:	4629      	mov	r1, r5
 8034e72:	f7eb fe29 	bl	8020ac8 <__aeabi_dcmpeq>
 8034e76:	b938      	cbnz	r0, 8034e88 <__cvt+0xac>
 8034e78:	2230      	movs	r2, #48	; 0x30
 8034e7a:	9b03      	ldr	r3, [sp, #12]
 8034e7c:	454b      	cmp	r3, r9
 8034e7e:	d205      	bcs.n	8034e8c <__cvt+0xb0>
 8034e80:	1c59      	adds	r1, r3, #1
 8034e82:	9103      	str	r1, [sp, #12]
 8034e84:	701a      	strb	r2, [r3, #0]
 8034e86:	e7f8      	b.n	8034e7a <__cvt+0x9e>
 8034e88:	f8cd 900c 	str.w	r9, [sp, #12]
 8034e8c:	9b03      	ldr	r3, [sp, #12]
 8034e8e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8034e90:	eba3 0308 	sub.w	r3, r3, r8
 8034e94:	4640      	mov	r0, r8
 8034e96:	6013      	str	r3, [r2, #0]
 8034e98:	b004      	add	sp, #16
 8034e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08034e9e <__exponent>:
 8034e9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8034ea0:	2900      	cmp	r1, #0
 8034ea2:	4604      	mov	r4, r0
 8034ea4:	bfba      	itte	lt
 8034ea6:	4249      	neglt	r1, r1
 8034ea8:	232d      	movlt	r3, #45	; 0x2d
 8034eaa:	232b      	movge	r3, #43	; 0x2b
 8034eac:	2909      	cmp	r1, #9
 8034eae:	f804 2b02 	strb.w	r2, [r4], #2
 8034eb2:	7043      	strb	r3, [r0, #1]
 8034eb4:	dd20      	ble.n	8034ef8 <__exponent+0x5a>
 8034eb6:	f10d 0307 	add.w	r3, sp, #7
 8034eba:	461f      	mov	r7, r3
 8034ebc:	260a      	movs	r6, #10
 8034ebe:	fb91 f5f6 	sdiv	r5, r1, r6
 8034ec2:	fb06 1115 	mls	r1, r6, r5, r1
 8034ec6:	3130      	adds	r1, #48	; 0x30
 8034ec8:	2d09      	cmp	r5, #9
 8034eca:	f803 1c01 	strb.w	r1, [r3, #-1]
 8034ece:	f103 32ff 	add.w	r2, r3, #4294967295
 8034ed2:	4629      	mov	r1, r5
 8034ed4:	dc09      	bgt.n	8034eea <__exponent+0x4c>
 8034ed6:	3130      	adds	r1, #48	; 0x30
 8034ed8:	3b02      	subs	r3, #2
 8034eda:	f802 1c01 	strb.w	r1, [r2, #-1]
 8034ede:	42bb      	cmp	r3, r7
 8034ee0:	4622      	mov	r2, r4
 8034ee2:	d304      	bcc.n	8034eee <__exponent+0x50>
 8034ee4:	1a10      	subs	r0, r2, r0
 8034ee6:	b003      	add	sp, #12
 8034ee8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8034eea:	4613      	mov	r3, r2
 8034eec:	e7e7      	b.n	8034ebe <__exponent+0x20>
 8034eee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8034ef2:	f804 2b01 	strb.w	r2, [r4], #1
 8034ef6:	e7f2      	b.n	8034ede <__exponent+0x40>
 8034ef8:	2330      	movs	r3, #48	; 0x30
 8034efa:	4419      	add	r1, r3
 8034efc:	7083      	strb	r3, [r0, #2]
 8034efe:	1d02      	adds	r2, r0, #4
 8034f00:	70c1      	strb	r1, [r0, #3]
 8034f02:	e7ef      	b.n	8034ee4 <__exponent+0x46>

08034f04 <_printf_float>:
 8034f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8034f08:	b08d      	sub	sp, #52	; 0x34
 8034f0a:	460c      	mov	r4, r1
 8034f0c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8034f10:	4616      	mov	r6, r2
 8034f12:	461f      	mov	r7, r3
 8034f14:	4605      	mov	r5, r0
 8034f16:	f001 fc85 	bl	8036824 <_localeconv_r>
 8034f1a:	6803      	ldr	r3, [r0, #0]
 8034f1c:	9304      	str	r3, [sp, #16]
 8034f1e:	4618      	mov	r0, r3
 8034f20:	f7eb f956 	bl	80201d0 <strlen>
 8034f24:	2300      	movs	r3, #0
 8034f26:	930a      	str	r3, [sp, #40]	; 0x28
 8034f28:	f8d8 3000 	ldr.w	r3, [r8]
 8034f2c:	9005      	str	r0, [sp, #20]
 8034f2e:	3307      	adds	r3, #7
 8034f30:	f023 0307 	bic.w	r3, r3, #7
 8034f34:	f103 0208 	add.w	r2, r3, #8
 8034f38:	f894 a018 	ldrb.w	sl, [r4, #24]
 8034f3c:	f8d4 b000 	ldr.w	fp, [r4]
 8034f40:	f8c8 2000 	str.w	r2, [r8]
 8034f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8034f48:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8034f4c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8034f50:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8034f54:	9307      	str	r3, [sp, #28]
 8034f56:	f8cd 8018 	str.w	r8, [sp, #24]
 8034f5a:	f04f 32ff 	mov.w	r2, #4294967295
 8034f5e:	4ba7      	ldr	r3, [pc, #668]	; (80351fc <_printf_float+0x2f8>)
 8034f60:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8034f64:	f7eb fde2 	bl	8020b2c <__aeabi_dcmpun>
 8034f68:	bb70      	cbnz	r0, 8034fc8 <_printf_float+0xc4>
 8034f6a:	f04f 32ff 	mov.w	r2, #4294967295
 8034f6e:	4ba3      	ldr	r3, [pc, #652]	; (80351fc <_printf_float+0x2f8>)
 8034f70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8034f74:	f7eb fdbc 	bl	8020af0 <__aeabi_dcmple>
 8034f78:	bb30      	cbnz	r0, 8034fc8 <_printf_float+0xc4>
 8034f7a:	2200      	movs	r2, #0
 8034f7c:	2300      	movs	r3, #0
 8034f7e:	4640      	mov	r0, r8
 8034f80:	4649      	mov	r1, r9
 8034f82:	f7eb fdab 	bl	8020adc <__aeabi_dcmplt>
 8034f86:	b110      	cbz	r0, 8034f8e <_printf_float+0x8a>
 8034f88:	232d      	movs	r3, #45	; 0x2d
 8034f8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8034f8e:	4a9c      	ldr	r2, [pc, #624]	; (8035200 <_printf_float+0x2fc>)
 8034f90:	4b9c      	ldr	r3, [pc, #624]	; (8035204 <_printf_float+0x300>)
 8034f92:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8034f96:	bf8c      	ite	hi
 8034f98:	4690      	movhi	r8, r2
 8034f9a:	4698      	movls	r8, r3
 8034f9c:	2303      	movs	r3, #3
 8034f9e:	f02b 0204 	bic.w	r2, fp, #4
 8034fa2:	6123      	str	r3, [r4, #16]
 8034fa4:	6022      	str	r2, [r4, #0]
 8034fa6:	f04f 0900 	mov.w	r9, #0
 8034faa:	9700      	str	r7, [sp, #0]
 8034fac:	4633      	mov	r3, r6
 8034fae:	aa0b      	add	r2, sp, #44	; 0x2c
 8034fb0:	4621      	mov	r1, r4
 8034fb2:	4628      	mov	r0, r5
 8034fb4:	f000 f9e6 	bl	8035384 <_printf_common>
 8034fb8:	3001      	adds	r0, #1
 8034fba:	f040 808d 	bne.w	80350d8 <_printf_float+0x1d4>
 8034fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8034fc2:	b00d      	add	sp, #52	; 0x34
 8034fc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8034fc8:	4642      	mov	r2, r8
 8034fca:	464b      	mov	r3, r9
 8034fcc:	4640      	mov	r0, r8
 8034fce:	4649      	mov	r1, r9
 8034fd0:	f7eb fdac 	bl	8020b2c <__aeabi_dcmpun>
 8034fd4:	b110      	cbz	r0, 8034fdc <_printf_float+0xd8>
 8034fd6:	4a8c      	ldr	r2, [pc, #560]	; (8035208 <_printf_float+0x304>)
 8034fd8:	4b8c      	ldr	r3, [pc, #560]	; (803520c <_printf_float+0x308>)
 8034fda:	e7da      	b.n	8034f92 <_printf_float+0x8e>
 8034fdc:	6861      	ldr	r1, [r4, #4]
 8034fde:	1c4b      	adds	r3, r1, #1
 8034fe0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8034fe4:	a80a      	add	r0, sp, #40	; 0x28
 8034fe6:	d13e      	bne.n	8035066 <_printf_float+0x162>
 8034fe8:	2306      	movs	r3, #6
 8034fea:	6063      	str	r3, [r4, #4]
 8034fec:	2300      	movs	r3, #0
 8034fee:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8034ff2:	ab09      	add	r3, sp, #36	; 0x24
 8034ff4:	9300      	str	r3, [sp, #0]
 8034ff6:	ec49 8b10 	vmov	d0, r8, r9
 8034ffa:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8034ffe:	6022      	str	r2, [r4, #0]
 8035000:	f8cd a004 	str.w	sl, [sp, #4]
 8035004:	6861      	ldr	r1, [r4, #4]
 8035006:	4628      	mov	r0, r5
 8035008:	f7ff fee8 	bl	8034ddc <__cvt>
 803500c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8035010:	2b47      	cmp	r3, #71	; 0x47
 8035012:	4680      	mov	r8, r0
 8035014:	d109      	bne.n	803502a <_printf_float+0x126>
 8035016:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8035018:	1cd8      	adds	r0, r3, #3
 803501a:	db02      	blt.n	8035022 <_printf_float+0x11e>
 803501c:	6862      	ldr	r2, [r4, #4]
 803501e:	4293      	cmp	r3, r2
 8035020:	dd47      	ble.n	80350b2 <_printf_float+0x1ae>
 8035022:	f1aa 0a02 	sub.w	sl, sl, #2
 8035026:	fa5f fa8a 	uxtb.w	sl, sl
 803502a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 803502e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8035030:	d824      	bhi.n	803507c <_printf_float+0x178>
 8035032:	3901      	subs	r1, #1
 8035034:	4652      	mov	r2, sl
 8035036:	f104 0050 	add.w	r0, r4, #80	; 0x50
 803503a:	9109      	str	r1, [sp, #36]	; 0x24
 803503c:	f7ff ff2f 	bl	8034e9e <__exponent>
 8035040:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8035042:	1813      	adds	r3, r2, r0
 8035044:	2a01      	cmp	r2, #1
 8035046:	4681      	mov	r9, r0
 8035048:	6123      	str	r3, [r4, #16]
 803504a:	dc02      	bgt.n	8035052 <_printf_float+0x14e>
 803504c:	6822      	ldr	r2, [r4, #0]
 803504e:	07d1      	lsls	r1, r2, #31
 8035050:	d501      	bpl.n	8035056 <_printf_float+0x152>
 8035052:	3301      	adds	r3, #1
 8035054:	6123      	str	r3, [r4, #16]
 8035056:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 803505a:	2b00      	cmp	r3, #0
 803505c:	d0a5      	beq.n	8034faa <_printf_float+0xa6>
 803505e:	232d      	movs	r3, #45	; 0x2d
 8035060:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8035064:	e7a1      	b.n	8034faa <_printf_float+0xa6>
 8035066:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 803506a:	f000 8177 	beq.w	803535c <_printf_float+0x458>
 803506e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8035072:	d1bb      	bne.n	8034fec <_printf_float+0xe8>
 8035074:	2900      	cmp	r1, #0
 8035076:	d1b9      	bne.n	8034fec <_printf_float+0xe8>
 8035078:	2301      	movs	r3, #1
 803507a:	e7b6      	b.n	8034fea <_printf_float+0xe6>
 803507c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8035080:	d119      	bne.n	80350b6 <_printf_float+0x1b2>
 8035082:	2900      	cmp	r1, #0
 8035084:	6863      	ldr	r3, [r4, #4]
 8035086:	dd0c      	ble.n	80350a2 <_printf_float+0x19e>
 8035088:	6121      	str	r1, [r4, #16]
 803508a:	b913      	cbnz	r3, 8035092 <_printf_float+0x18e>
 803508c:	6822      	ldr	r2, [r4, #0]
 803508e:	07d2      	lsls	r2, r2, #31
 8035090:	d502      	bpl.n	8035098 <_printf_float+0x194>
 8035092:	3301      	adds	r3, #1
 8035094:	440b      	add	r3, r1
 8035096:	6123      	str	r3, [r4, #16]
 8035098:	9b09      	ldr	r3, [sp, #36]	; 0x24
 803509a:	65a3      	str	r3, [r4, #88]	; 0x58
 803509c:	f04f 0900 	mov.w	r9, #0
 80350a0:	e7d9      	b.n	8035056 <_printf_float+0x152>
 80350a2:	b913      	cbnz	r3, 80350aa <_printf_float+0x1a6>
 80350a4:	6822      	ldr	r2, [r4, #0]
 80350a6:	07d0      	lsls	r0, r2, #31
 80350a8:	d501      	bpl.n	80350ae <_printf_float+0x1aa>
 80350aa:	3302      	adds	r3, #2
 80350ac:	e7f3      	b.n	8035096 <_printf_float+0x192>
 80350ae:	2301      	movs	r3, #1
 80350b0:	e7f1      	b.n	8035096 <_printf_float+0x192>
 80350b2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80350b6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80350ba:	4293      	cmp	r3, r2
 80350bc:	db05      	blt.n	80350ca <_printf_float+0x1c6>
 80350be:	6822      	ldr	r2, [r4, #0]
 80350c0:	6123      	str	r3, [r4, #16]
 80350c2:	07d1      	lsls	r1, r2, #31
 80350c4:	d5e8      	bpl.n	8035098 <_printf_float+0x194>
 80350c6:	3301      	adds	r3, #1
 80350c8:	e7e5      	b.n	8035096 <_printf_float+0x192>
 80350ca:	2b00      	cmp	r3, #0
 80350cc:	bfd4      	ite	le
 80350ce:	f1c3 0302 	rsble	r3, r3, #2
 80350d2:	2301      	movgt	r3, #1
 80350d4:	4413      	add	r3, r2
 80350d6:	e7de      	b.n	8035096 <_printf_float+0x192>
 80350d8:	6823      	ldr	r3, [r4, #0]
 80350da:	055a      	lsls	r2, r3, #21
 80350dc:	d407      	bmi.n	80350ee <_printf_float+0x1ea>
 80350de:	6923      	ldr	r3, [r4, #16]
 80350e0:	4642      	mov	r2, r8
 80350e2:	4631      	mov	r1, r6
 80350e4:	4628      	mov	r0, r5
 80350e6:	47b8      	blx	r7
 80350e8:	3001      	adds	r0, #1
 80350ea:	d12b      	bne.n	8035144 <_printf_float+0x240>
 80350ec:	e767      	b.n	8034fbe <_printf_float+0xba>
 80350ee:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80350f2:	f240 80dc 	bls.w	80352ae <_printf_float+0x3aa>
 80350f6:	2200      	movs	r2, #0
 80350f8:	2300      	movs	r3, #0
 80350fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80350fe:	f7eb fce3 	bl	8020ac8 <__aeabi_dcmpeq>
 8035102:	2800      	cmp	r0, #0
 8035104:	d033      	beq.n	803516e <_printf_float+0x26a>
 8035106:	2301      	movs	r3, #1
 8035108:	4a41      	ldr	r2, [pc, #260]	; (8035210 <_printf_float+0x30c>)
 803510a:	4631      	mov	r1, r6
 803510c:	4628      	mov	r0, r5
 803510e:	47b8      	blx	r7
 8035110:	3001      	adds	r0, #1
 8035112:	f43f af54 	beq.w	8034fbe <_printf_float+0xba>
 8035116:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 803511a:	429a      	cmp	r2, r3
 803511c:	db02      	blt.n	8035124 <_printf_float+0x220>
 803511e:	6823      	ldr	r3, [r4, #0]
 8035120:	07d8      	lsls	r0, r3, #31
 8035122:	d50f      	bpl.n	8035144 <_printf_float+0x240>
 8035124:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8035128:	4631      	mov	r1, r6
 803512a:	4628      	mov	r0, r5
 803512c:	47b8      	blx	r7
 803512e:	3001      	adds	r0, #1
 8035130:	f43f af45 	beq.w	8034fbe <_printf_float+0xba>
 8035134:	f04f 0800 	mov.w	r8, #0
 8035138:	f104 091a 	add.w	r9, r4, #26
 803513c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 803513e:	3b01      	subs	r3, #1
 8035140:	4543      	cmp	r3, r8
 8035142:	dc09      	bgt.n	8035158 <_printf_float+0x254>
 8035144:	6823      	ldr	r3, [r4, #0]
 8035146:	079b      	lsls	r3, r3, #30
 8035148:	f100 8103 	bmi.w	8035352 <_printf_float+0x44e>
 803514c:	68e0      	ldr	r0, [r4, #12]
 803514e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8035150:	4298      	cmp	r0, r3
 8035152:	bfb8      	it	lt
 8035154:	4618      	movlt	r0, r3
 8035156:	e734      	b.n	8034fc2 <_printf_float+0xbe>
 8035158:	2301      	movs	r3, #1
 803515a:	464a      	mov	r2, r9
 803515c:	4631      	mov	r1, r6
 803515e:	4628      	mov	r0, r5
 8035160:	47b8      	blx	r7
 8035162:	3001      	adds	r0, #1
 8035164:	f43f af2b 	beq.w	8034fbe <_printf_float+0xba>
 8035168:	f108 0801 	add.w	r8, r8, #1
 803516c:	e7e6      	b.n	803513c <_printf_float+0x238>
 803516e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8035170:	2b00      	cmp	r3, #0
 8035172:	dc2b      	bgt.n	80351cc <_printf_float+0x2c8>
 8035174:	2301      	movs	r3, #1
 8035176:	4a26      	ldr	r2, [pc, #152]	; (8035210 <_printf_float+0x30c>)
 8035178:	4631      	mov	r1, r6
 803517a:	4628      	mov	r0, r5
 803517c:	47b8      	blx	r7
 803517e:	3001      	adds	r0, #1
 8035180:	f43f af1d 	beq.w	8034fbe <_printf_float+0xba>
 8035184:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8035186:	b923      	cbnz	r3, 8035192 <_printf_float+0x28e>
 8035188:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 803518a:	b913      	cbnz	r3, 8035192 <_printf_float+0x28e>
 803518c:	6823      	ldr	r3, [r4, #0]
 803518e:	07d9      	lsls	r1, r3, #31
 8035190:	d5d8      	bpl.n	8035144 <_printf_float+0x240>
 8035192:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8035196:	4631      	mov	r1, r6
 8035198:	4628      	mov	r0, r5
 803519a:	47b8      	blx	r7
 803519c:	3001      	adds	r0, #1
 803519e:	f43f af0e 	beq.w	8034fbe <_printf_float+0xba>
 80351a2:	f04f 0900 	mov.w	r9, #0
 80351a6:	f104 0a1a 	add.w	sl, r4, #26
 80351aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80351ac:	425b      	negs	r3, r3
 80351ae:	454b      	cmp	r3, r9
 80351b0:	dc01      	bgt.n	80351b6 <_printf_float+0x2b2>
 80351b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80351b4:	e794      	b.n	80350e0 <_printf_float+0x1dc>
 80351b6:	2301      	movs	r3, #1
 80351b8:	4652      	mov	r2, sl
 80351ba:	4631      	mov	r1, r6
 80351bc:	4628      	mov	r0, r5
 80351be:	47b8      	blx	r7
 80351c0:	3001      	adds	r0, #1
 80351c2:	f43f aefc 	beq.w	8034fbe <_printf_float+0xba>
 80351c6:	f109 0901 	add.w	r9, r9, #1
 80351ca:	e7ee      	b.n	80351aa <_printf_float+0x2a6>
 80351cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80351ce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80351d0:	429a      	cmp	r2, r3
 80351d2:	bfa8      	it	ge
 80351d4:	461a      	movge	r2, r3
 80351d6:	2a00      	cmp	r2, #0
 80351d8:	4691      	mov	r9, r2
 80351da:	dd07      	ble.n	80351ec <_printf_float+0x2e8>
 80351dc:	4613      	mov	r3, r2
 80351de:	4631      	mov	r1, r6
 80351e0:	4642      	mov	r2, r8
 80351e2:	4628      	mov	r0, r5
 80351e4:	47b8      	blx	r7
 80351e6:	3001      	adds	r0, #1
 80351e8:	f43f aee9 	beq.w	8034fbe <_printf_float+0xba>
 80351ec:	f104 031a 	add.w	r3, r4, #26
 80351f0:	f04f 0b00 	mov.w	fp, #0
 80351f4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80351f8:	9306      	str	r3, [sp, #24]
 80351fa:	e015      	b.n	8035228 <_printf_float+0x324>
 80351fc:	7fefffff 	.word	0x7fefffff
 8035200:	080383ac 	.word	0x080383ac
 8035204:	080383a8 	.word	0x080383a8
 8035208:	080383b4 	.word	0x080383b4
 803520c:	080383b0 	.word	0x080383b0
 8035210:	080383b8 	.word	0x080383b8
 8035214:	2301      	movs	r3, #1
 8035216:	9a06      	ldr	r2, [sp, #24]
 8035218:	4631      	mov	r1, r6
 803521a:	4628      	mov	r0, r5
 803521c:	47b8      	blx	r7
 803521e:	3001      	adds	r0, #1
 8035220:	f43f aecd 	beq.w	8034fbe <_printf_float+0xba>
 8035224:	f10b 0b01 	add.w	fp, fp, #1
 8035228:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 803522c:	ebaa 0309 	sub.w	r3, sl, r9
 8035230:	455b      	cmp	r3, fp
 8035232:	dcef      	bgt.n	8035214 <_printf_float+0x310>
 8035234:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8035238:	429a      	cmp	r2, r3
 803523a:	44d0      	add	r8, sl
 803523c:	db15      	blt.n	803526a <_printf_float+0x366>
 803523e:	6823      	ldr	r3, [r4, #0]
 8035240:	07da      	lsls	r2, r3, #31
 8035242:	d412      	bmi.n	803526a <_printf_float+0x366>
 8035244:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8035246:	9909      	ldr	r1, [sp, #36]	; 0x24
 8035248:	eba3 020a 	sub.w	r2, r3, sl
 803524c:	eba3 0a01 	sub.w	sl, r3, r1
 8035250:	4592      	cmp	sl, r2
 8035252:	bfa8      	it	ge
 8035254:	4692      	movge	sl, r2
 8035256:	f1ba 0f00 	cmp.w	sl, #0
 803525a:	dc0e      	bgt.n	803527a <_printf_float+0x376>
 803525c:	f04f 0800 	mov.w	r8, #0
 8035260:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8035264:	f104 091a 	add.w	r9, r4, #26
 8035268:	e019      	b.n	803529e <_printf_float+0x39a>
 803526a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 803526e:	4631      	mov	r1, r6
 8035270:	4628      	mov	r0, r5
 8035272:	47b8      	blx	r7
 8035274:	3001      	adds	r0, #1
 8035276:	d1e5      	bne.n	8035244 <_printf_float+0x340>
 8035278:	e6a1      	b.n	8034fbe <_printf_float+0xba>
 803527a:	4653      	mov	r3, sl
 803527c:	4642      	mov	r2, r8
 803527e:	4631      	mov	r1, r6
 8035280:	4628      	mov	r0, r5
 8035282:	47b8      	blx	r7
 8035284:	3001      	adds	r0, #1
 8035286:	d1e9      	bne.n	803525c <_printf_float+0x358>
 8035288:	e699      	b.n	8034fbe <_printf_float+0xba>
 803528a:	2301      	movs	r3, #1
 803528c:	464a      	mov	r2, r9
 803528e:	4631      	mov	r1, r6
 8035290:	4628      	mov	r0, r5
 8035292:	47b8      	blx	r7
 8035294:	3001      	adds	r0, #1
 8035296:	f43f ae92 	beq.w	8034fbe <_printf_float+0xba>
 803529a:	f108 0801 	add.w	r8, r8, #1
 803529e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80352a2:	1a9b      	subs	r3, r3, r2
 80352a4:	eba3 030a 	sub.w	r3, r3, sl
 80352a8:	4543      	cmp	r3, r8
 80352aa:	dcee      	bgt.n	803528a <_printf_float+0x386>
 80352ac:	e74a      	b.n	8035144 <_printf_float+0x240>
 80352ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80352b0:	2a01      	cmp	r2, #1
 80352b2:	dc01      	bgt.n	80352b8 <_printf_float+0x3b4>
 80352b4:	07db      	lsls	r3, r3, #31
 80352b6:	d53a      	bpl.n	803532e <_printf_float+0x42a>
 80352b8:	2301      	movs	r3, #1
 80352ba:	4642      	mov	r2, r8
 80352bc:	4631      	mov	r1, r6
 80352be:	4628      	mov	r0, r5
 80352c0:	47b8      	blx	r7
 80352c2:	3001      	adds	r0, #1
 80352c4:	f43f ae7b 	beq.w	8034fbe <_printf_float+0xba>
 80352c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80352cc:	4631      	mov	r1, r6
 80352ce:	4628      	mov	r0, r5
 80352d0:	47b8      	blx	r7
 80352d2:	3001      	adds	r0, #1
 80352d4:	f108 0801 	add.w	r8, r8, #1
 80352d8:	f43f ae71 	beq.w	8034fbe <_printf_float+0xba>
 80352dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80352de:	2200      	movs	r2, #0
 80352e0:	f103 3aff 	add.w	sl, r3, #4294967295
 80352e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80352e8:	2300      	movs	r3, #0
 80352ea:	f7eb fbed 	bl	8020ac8 <__aeabi_dcmpeq>
 80352ee:	b9c8      	cbnz	r0, 8035324 <_printf_float+0x420>
 80352f0:	4653      	mov	r3, sl
 80352f2:	4642      	mov	r2, r8
 80352f4:	4631      	mov	r1, r6
 80352f6:	4628      	mov	r0, r5
 80352f8:	47b8      	blx	r7
 80352fa:	3001      	adds	r0, #1
 80352fc:	d10e      	bne.n	803531c <_printf_float+0x418>
 80352fe:	e65e      	b.n	8034fbe <_printf_float+0xba>
 8035300:	2301      	movs	r3, #1
 8035302:	4652      	mov	r2, sl
 8035304:	4631      	mov	r1, r6
 8035306:	4628      	mov	r0, r5
 8035308:	47b8      	blx	r7
 803530a:	3001      	adds	r0, #1
 803530c:	f43f ae57 	beq.w	8034fbe <_printf_float+0xba>
 8035310:	f108 0801 	add.w	r8, r8, #1
 8035314:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8035316:	3b01      	subs	r3, #1
 8035318:	4543      	cmp	r3, r8
 803531a:	dcf1      	bgt.n	8035300 <_printf_float+0x3fc>
 803531c:	464b      	mov	r3, r9
 803531e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8035322:	e6de      	b.n	80350e2 <_printf_float+0x1de>
 8035324:	f04f 0800 	mov.w	r8, #0
 8035328:	f104 0a1a 	add.w	sl, r4, #26
 803532c:	e7f2      	b.n	8035314 <_printf_float+0x410>
 803532e:	2301      	movs	r3, #1
 8035330:	e7df      	b.n	80352f2 <_printf_float+0x3ee>
 8035332:	2301      	movs	r3, #1
 8035334:	464a      	mov	r2, r9
 8035336:	4631      	mov	r1, r6
 8035338:	4628      	mov	r0, r5
 803533a:	47b8      	blx	r7
 803533c:	3001      	adds	r0, #1
 803533e:	f43f ae3e 	beq.w	8034fbe <_printf_float+0xba>
 8035342:	f108 0801 	add.w	r8, r8, #1
 8035346:	68e3      	ldr	r3, [r4, #12]
 8035348:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 803534a:	1a9b      	subs	r3, r3, r2
 803534c:	4543      	cmp	r3, r8
 803534e:	dcf0      	bgt.n	8035332 <_printf_float+0x42e>
 8035350:	e6fc      	b.n	803514c <_printf_float+0x248>
 8035352:	f04f 0800 	mov.w	r8, #0
 8035356:	f104 0919 	add.w	r9, r4, #25
 803535a:	e7f4      	b.n	8035346 <_printf_float+0x442>
 803535c:	2900      	cmp	r1, #0
 803535e:	f43f ae8b 	beq.w	8035078 <_printf_float+0x174>
 8035362:	2300      	movs	r3, #0
 8035364:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8035368:	ab09      	add	r3, sp, #36	; 0x24
 803536a:	9300      	str	r3, [sp, #0]
 803536c:	ec49 8b10 	vmov	d0, r8, r9
 8035370:	6022      	str	r2, [r4, #0]
 8035372:	f8cd a004 	str.w	sl, [sp, #4]
 8035376:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 803537a:	4628      	mov	r0, r5
 803537c:	f7ff fd2e 	bl	8034ddc <__cvt>
 8035380:	4680      	mov	r8, r0
 8035382:	e648      	b.n	8035016 <_printf_float+0x112>

08035384 <_printf_common>:
 8035384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8035388:	4691      	mov	r9, r2
 803538a:	461f      	mov	r7, r3
 803538c:	688a      	ldr	r2, [r1, #8]
 803538e:	690b      	ldr	r3, [r1, #16]
 8035390:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8035394:	4293      	cmp	r3, r2
 8035396:	bfb8      	it	lt
 8035398:	4613      	movlt	r3, r2
 803539a:	f8c9 3000 	str.w	r3, [r9]
 803539e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80353a2:	4606      	mov	r6, r0
 80353a4:	460c      	mov	r4, r1
 80353a6:	b112      	cbz	r2, 80353ae <_printf_common+0x2a>
 80353a8:	3301      	adds	r3, #1
 80353aa:	f8c9 3000 	str.w	r3, [r9]
 80353ae:	6823      	ldr	r3, [r4, #0]
 80353b0:	0699      	lsls	r1, r3, #26
 80353b2:	bf42      	ittt	mi
 80353b4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80353b8:	3302      	addmi	r3, #2
 80353ba:	f8c9 3000 	strmi.w	r3, [r9]
 80353be:	6825      	ldr	r5, [r4, #0]
 80353c0:	f015 0506 	ands.w	r5, r5, #6
 80353c4:	d107      	bne.n	80353d6 <_printf_common+0x52>
 80353c6:	f104 0a19 	add.w	sl, r4, #25
 80353ca:	68e3      	ldr	r3, [r4, #12]
 80353cc:	f8d9 2000 	ldr.w	r2, [r9]
 80353d0:	1a9b      	subs	r3, r3, r2
 80353d2:	42ab      	cmp	r3, r5
 80353d4:	dc28      	bgt.n	8035428 <_printf_common+0xa4>
 80353d6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80353da:	6822      	ldr	r2, [r4, #0]
 80353dc:	3300      	adds	r3, #0
 80353de:	bf18      	it	ne
 80353e0:	2301      	movne	r3, #1
 80353e2:	0692      	lsls	r2, r2, #26
 80353e4:	d42d      	bmi.n	8035442 <_printf_common+0xbe>
 80353e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80353ea:	4639      	mov	r1, r7
 80353ec:	4630      	mov	r0, r6
 80353ee:	47c0      	blx	r8
 80353f0:	3001      	adds	r0, #1
 80353f2:	d020      	beq.n	8035436 <_printf_common+0xb2>
 80353f4:	6823      	ldr	r3, [r4, #0]
 80353f6:	68e5      	ldr	r5, [r4, #12]
 80353f8:	f8d9 2000 	ldr.w	r2, [r9]
 80353fc:	f003 0306 	and.w	r3, r3, #6
 8035400:	2b04      	cmp	r3, #4
 8035402:	bf08      	it	eq
 8035404:	1aad      	subeq	r5, r5, r2
 8035406:	68a3      	ldr	r3, [r4, #8]
 8035408:	6922      	ldr	r2, [r4, #16]
 803540a:	bf0c      	ite	eq
 803540c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8035410:	2500      	movne	r5, #0
 8035412:	4293      	cmp	r3, r2
 8035414:	bfc4      	itt	gt
 8035416:	1a9b      	subgt	r3, r3, r2
 8035418:	18ed      	addgt	r5, r5, r3
 803541a:	f04f 0900 	mov.w	r9, #0
 803541e:	341a      	adds	r4, #26
 8035420:	454d      	cmp	r5, r9
 8035422:	d11a      	bne.n	803545a <_printf_common+0xd6>
 8035424:	2000      	movs	r0, #0
 8035426:	e008      	b.n	803543a <_printf_common+0xb6>
 8035428:	2301      	movs	r3, #1
 803542a:	4652      	mov	r2, sl
 803542c:	4639      	mov	r1, r7
 803542e:	4630      	mov	r0, r6
 8035430:	47c0      	blx	r8
 8035432:	3001      	adds	r0, #1
 8035434:	d103      	bne.n	803543e <_printf_common+0xba>
 8035436:	f04f 30ff 	mov.w	r0, #4294967295
 803543a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 803543e:	3501      	adds	r5, #1
 8035440:	e7c3      	b.n	80353ca <_printf_common+0x46>
 8035442:	18e1      	adds	r1, r4, r3
 8035444:	1c5a      	adds	r2, r3, #1
 8035446:	2030      	movs	r0, #48	; 0x30
 8035448:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 803544c:	4422      	add	r2, r4
 803544e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8035452:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8035456:	3302      	adds	r3, #2
 8035458:	e7c5      	b.n	80353e6 <_printf_common+0x62>
 803545a:	2301      	movs	r3, #1
 803545c:	4622      	mov	r2, r4
 803545e:	4639      	mov	r1, r7
 8035460:	4630      	mov	r0, r6
 8035462:	47c0      	blx	r8
 8035464:	3001      	adds	r0, #1
 8035466:	d0e6      	beq.n	8035436 <_printf_common+0xb2>
 8035468:	f109 0901 	add.w	r9, r9, #1
 803546c:	e7d8      	b.n	8035420 <_printf_common+0x9c>
	...

08035470 <_printf_i>:
 8035470:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8035474:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8035478:	460c      	mov	r4, r1
 803547a:	7e09      	ldrb	r1, [r1, #24]
 803547c:	b085      	sub	sp, #20
 803547e:	296e      	cmp	r1, #110	; 0x6e
 8035480:	4617      	mov	r7, r2
 8035482:	4606      	mov	r6, r0
 8035484:	4698      	mov	r8, r3
 8035486:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8035488:	f000 80b3 	beq.w	80355f2 <_printf_i+0x182>
 803548c:	d822      	bhi.n	80354d4 <_printf_i+0x64>
 803548e:	2963      	cmp	r1, #99	; 0x63
 8035490:	d036      	beq.n	8035500 <_printf_i+0x90>
 8035492:	d80a      	bhi.n	80354aa <_printf_i+0x3a>
 8035494:	2900      	cmp	r1, #0
 8035496:	f000 80b9 	beq.w	803560c <_printf_i+0x19c>
 803549a:	2958      	cmp	r1, #88	; 0x58
 803549c:	f000 8083 	beq.w	80355a6 <_printf_i+0x136>
 80354a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80354a4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80354a8:	e032      	b.n	8035510 <_printf_i+0xa0>
 80354aa:	2964      	cmp	r1, #100	; 0x64
 80354ac:	d001      	beq.n	80354b2 <_printf_i+0x42>
 80354ae:	2969      	cmp	r1, #105	; 0x69
 80354b0:	d1f6      	bne.n	80354a0 <_printf_i+0x30>
 80354b2:	6820      	ldr	r0, [r4, #0]
 80354b4:	6813      	ldr	r3, [r2, #0]
 80354b6:	0605      	lsls	r5, r0, #24
 80354b8:	f103 0104 	add.w	r1, r3, #4
 80354bc:	d52a      	bpl.n	8035514 <_printf_i+0xa4>
 80354be:	681b      	ldr	r3, [r3, #0]
 80354c0:	6011      	str	r1, [r2, #0]
 80354c2:	2b00      	cmp	r3, #0
 80354c4:	da03      	bge.n	80354ce <_printf_i+0x5e>
 80354c6:	222d      	movs	r2, #45	; 0x2d
 80354c8:	425b      	negs	r3, r3
 80354ca:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80354ce:	486f      	ldr	r0, [pc, #444]	; (803568c <_printf_i+0x21c>)
 80354d0:	220a      	movs	r2, #10
 80354d2:	e039      	b.n	8035548 <_printf_i+0xd8>
 80354d4:	2973      	cmp	r1, #115	; 0x73
 80354d6:	f000 809d 	beq.w	8035614 <_printf_i+0x1a4>
 80354da:	d808      	bhi.n	80354ee <_printf_i+0x7e>
 80354dc:	296f      	cmp	r1, #111	; 0x6f
 80354de:	d020      	beq.n	8035522 <_printf_i+0xb2>
 80354e0:	2970      	cmp	r1, #112	; 0x70
 80354e2:	d1dd      	bne.n	80354a0 <_printf_i+0x30>
 80354e4:	6823      	ldr	r3, [r4, #0]
 80354e6:	f043 0320 	orr.w	r3, r3, #32
 80354ea:	6023      	str	r3, [r4, #0]
 80354ec:	e003      	b.n	80354f6 <_printf_i+0x86>
 80354ee:	2975      	cmp	r1, #117	; 0x75
 80354f0:	d017      	beq.n	8035522 <_printf_i+0xb2>
 80354f2:	2978      	cmp	r1, #120	; 0x78
 80354f4:	d1d4      	bne.n	80354a0 <_printf_i+0x30>
 80354f6:	2378      	movs	r3, #120	; 0x78
 80354f8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80354fc:	4864      	ldr	r0, [pc, #400]	; (8035690 <_printf_i+0x220>)
 80354fe:	e055      	b.n	80355ac <_printf_i+0x13c>
 8035500:	6813      	ldr	r3, [r2, #0]
 8035502:	1d19      	adds	r1, r3, #4
 8035504:	681b      	ldr	r3, [r3, #0]
 8035506:	6011      	str	r1, [r2, #0]
 8035508:	f104 0542 	add.w	r5, r4, #66	; 0x42
 803550c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8035510:	2301      	movs	r3, #1
 8035512:	e08c      	b.n	803562e <_printf_i+0x1be>
 8035514:	681b      	ldr	r3, [r3, #0]
 8035516:	6011      	str	r1, [r2, #0]
 8035518:	f010 0f40 	tst.w	r0, #64	; 0x40
 803551c:	bf18      	it	ne
 803551e:	b21b      	sxthne	r3, r3
 8035520:	e7cf      	b.n	80354c2 <_printf_i+0x52>
 8035522:	6813      	ldr	r3, [r2, #0]
 8035524:	6825      	ldr	r5, [r4, #0]
 8035526:	1d18      	adds	r0, r3, #4
 8035528:	6010      	str	r0, [r2, #0]
 803552a:	0628      	lsls	r0, r5, #24
 803552c:	d501      	bpl.n	8035532 <_printf_i+0xc2>
 803552e:	681b      	ldr	r3, [r3, #0]
 8035530:	e002      	b.n	8035538 <_printf_i+0xc8>
 8035532:	0668      	lsls	r0, r5, #25
 8035534:	d5fb      	bpl.n	803552e <_printf_i+0xbe>
 8035536:	881b      	ldrh	r3, [r3, #0]
 8035538:	4854      	ldr	r0, [pc, #336]	; (803568c <_printf_i+0x21c>)
 803553a:	296f      	cmp	r1, #111	; 0x6f
 803553c:	bf14      	ite	ne
 803553e:	220a      	movne	r2, #10
 8035540:	2208      	moveq	r2, #8
 8035542:	2100      	movs	r1, #0
 8035544:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8035548:	6865      	ldr	r5, [r4, #4]
 803554a:	60a5      	str	r5, [r4, #8]
 803554c:	2d00      	cmp	r5, #0
 803554e:	f2c0 8095 	blt.w	803567c <_printf_i+0x20c>
 8035552:	6821      	ldr	r1, [r4, #0]
 8035554:	f021 0104 	bic.w	r1, r1, #4
 8035558:	6021      	str	r1, [r4, #0]
 803555a:	2b00      	cmp	r3, #0
 803555c:	d13d      	bne.n	80355da <_printf_i+0x16a>
 803555e:	2d00      	cmp	r5, #0
 8035560:	f040 808e 	bne.w	8035680 <_printf_i+0x210>
 8035564:	4665      	mov	r5, ip
 8035566:	2a08      	cmp	r2, #8
 8035568:	d10b      	bne.n	8035582 <_printf_i+0x112>
 803556a:	6823      	ldr	r3, [r4, #0]
 803556c:	07db      	lsls	r3, r3, #31
 803556e:	d508      	bpl.n	8035582 <_printf_i+0x112>
 8035570:	6923      	ldr	r3, [r4, #16]
 8035572:	6862      	ldr	r2, [r4, #4]
 8035574:	429a      	cmp	r2, r3
 8035576:	bfde      	ittt	le
 8035578:	2330      	movle	r3, #48	; 0x30
 803557a:	f805 3c01 	strble.w	r3, [r5, #-1]
 803557e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8035582:	ebac 0305 	sub.w	r3, ip, r5
 8035586:	6123      	str	r3, [r4, #16]
 8035588:	f8cd 8000 	str.w	r8, [sp]
 803558c:	463b      	mov	r3, r7
 803558e:	aa03      	add	r2, sp, #12
 8035590:	4621      	mov	r1, r4
 8035592:	4630      	mov	r0, r6
 8035594:	f7ff fef6 	bl	8035384 <_printf_common>
 8035598:	3001      	adds	r0, #1
 803559a:	d14d      	bne.n	8035638 <_printf_i+0x1c8>
 803559c:	f04f 30ff 	mov.w	r0, #4294967295
 80355a0:	b005      	add	sp, #20
 80355a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80355a6:	4839      	ldr	r0, [pc, #228]	; (803568c <_printf_i+0x21c>)
 80355a8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80355ac:	6813      	ldr	r3, [r2, #0]
 80355ae:	6821      	ldr	r1, [r4, #0]
 80355b0:	1d1d      	adds	r5, r3, #4
 80355b2:	681b      	ldr	r3, [r3, #0]
 80355b4:	6015      	str	r5, [r2, #0]
 80355b6:	060a      	lsls	r2, r1, #24
 80355b8:	d50b      	bpl.n	80355d2 <_printf_i+0x162>
 80355ba:	07ca      	lsls	r2, r1, #31
 80355bc:	bf44      	itt	mi
 80355be:	f041 0120 	orrmi.w	r1, r1, #32
 80355c2:	6021      	strmi	r1, [r4, #0]
 80355c4:	b91b      	cbnz	r3, 80355ce <_printf_i+0x15e>
 80355c6:	6822      	ldr	r2, [r4, #0]
 80355c8:	f022 0220 	bic.w	r2, r2, #32
 80355cc:	6022      	str	r2, [r4, #0]
 80355ce:	2210      	movs	r2, #16
 80355d0:	e7b7      	b.n	8035542 <_printf_i+0xd2>
 80355d2:	064d      	lsls	r5, r1, #25
 80355d4:	bf48      	it	mi
 80355d6:	b29b      	uxthmi	r3, r3
 80355d8:	e7ef      	b.n	80355ba <_printf_i+0x14a>
 80355da:	4665      	mov	r5, ip
 80355dc:	fbb3 f1f2 	udiv	r1, r3, r2
 80355e0:	fb02 3311 	mls	r3, r2, r1, r3
 80355e4:	5cc3      	ldrb	r3, [r0, r3]
 80355e6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80355ea:	460b      	mov	r3, r1
 80355ec:	2900      	cmp	r1, #0
 80355ee:	d1f5      	bne.n	80355dc <_printf_i+0x16c>
 80355f0:	e7b9      	b.n	8035566 <_printf_i+0xf6>
 80355f2:	6813      	ldr	r3, [r2, #0]
 80355f4:	6825      	ldr	r5, [r4, #0]
 80355f6:	6961      	ldr	r1, [r4, #20]
 80355f8:	1d18      	adds	r0, r3, #4
 80355fa:	6010      	str	r0, [r2, #0]
 80355fc:	0628      	lsls	r0, r5, #24
 80355fe:	681b      	ldr	r3, [r3, #0]
 8035600:	d501      	bpl.n	8035606 <_printf_i+0x196>
 8035602:	6019      	str	r1, [r3, #0]
 8035604:	e002      	b.n	803560c <_printf_i+0x19c>
 8035606:	066a      	lsls	r2, r5, #25
 8035608:	d5fb      	bpl.n	8035602 <_printf_i+0x192>
 803560a:	8019      	strh	r1, [r3, #0]
 803560c:	2300      	movs	r3, #0
 803560e:	6123      	str	r3, [r4, #16]
 8035610:	4665      	mov	r5, ip
 8035612:	e7b9      	b.n	8035588 <_printf_i+0x118>
 8035614:	6813      	ldr	r3, [r2, #0]
 8035616:	1d19      	adds	r1, r3, #4
 8035618:	6011      	str	r1, [r2, #0]
 803561a:	681d      	ldr	r5, [r3, #0]
 803561c:	6862      	ldr	r2, [r4, #4]
 803561e:	2100      	movs	r1, #0
 8035620:	4628      	mov	r0, r5
 8035622:	f7ea fddd 	bl	80201e0 <memchr>
 8035626:	b108      	cbz	r0, 803562c <_printf_i+0x1bc>
 8035628:	1b40      	subs	r0, r0, r5
 803562a:	6060      	str	r0, [r4, #4]
 803562c:	6863      	ldr	r3, [r4, #4]
 803562e:	6123      	str	r3, [r4, #16]
 8035630:	2300      	movs	r3, #0
 8035632:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8035636:	e7a7      	b.n	8035588 <_printf_i+0x118>
 8035638:	6923      	ldr	r3, [r4, #16]
 803563a:	462a      	mov	r2, r5
 803563c:	4639      	mov	r1, r7
 803563e:	4630      	mov	r0, r6
 8035640:	47c0      	blx	r8
 8035642:	3001      	adds	r0, #1
 8035644:	d0aa      	beq.n	803559c <_printf_i+0x12c>
 8035646:	6823      	ldr	r3, [r4, #0]
 8035648:	079b      	lsls	r3, r3, #30
 803564a:	d413      	bmi.n	8035674 <_printf_i+0x204>
 803564c:	68e0      	ldr	r0, [r4, #12]
 803564e:	9b03      	ldr	r3, [sp, #12]
 8035650:	4298      	cmp	r0, r3
 8035652:	bfb8      	it	lt
 8035654:	4618      	movlt	r0, r3
 8035656:	e7a3      	b.n	80355a0 <_printf_i+0x130>
 8035658:	2301      	movs	r3, #1
 803565a:	464a      	mov	r2, r9
 803565c:	4639      	mov	r1, r7
 803565e:	4630      	mov	r0, r6
 8035660:	47c0      	blx	r8
 8035662:	3001      	adds	r0, #1
 8035664:	d09a      	beq.n	803559c <_printf_i+0x12c>
 8035666:	3501      	adds	r5, #1
 8035668:	68e3      	ldr	r3, [r4, #12]
 803566a:	9a03      	ldr	r2, [sp, #12]
 803566c:	1a9b      	subs	r3, r3, r2
 803566e:	42ab      	cmp	r3, r5
 8035670:	dcf2      	bgt.n	8035658 <_printf_i+0x1e8>
 8035672:	e7eb      	b.n	803564c <_printf_i+0x1dc>
 8035674:	2500      	movs	r5, #0
 8035676:	f104 0919 	add.w	r9, r4, #25
 803567a:	e7f5      	b.n	8035668 <_printf_i+0x1f8>
 803567c:	2b00      	cmp	r3, #0
 803567e:	d1ac      	bne.n	80355da <_printf_i+0x16a>
 8035680:	7803      	ldrb	r3, [r0, #0]
 8035682:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8035686:	f104 0542 	add.w	r5, r4, #66	; 0x42
 803568a:	e76c      	b.n	8035566 <_printf_i+0xf6>
 803568c:	080383ba 	.word	0x080383ba
 8035690:	080383cb 	.word	0x080383cb

08035694 <iprintf>:
 8035694:	b40f      	push	{r0, r1, r2, r3}
 8035696:	4b0a      	ldr	r3, [pc, #40]	; (80356c0 <iprintf+0x2c>)
 8035698:	b513      	push	{r0, r1, r4, lr}
 803569a:	681c      	ldr	r4, [r3, #0]
 803569c:	b124      	cbz	r4, 80356a8 <iprintf+0x14>
 803569e:	69a3      	ldr	r3, [r4, #24]
 80356a0:	b913      	cbnz	r3, 80356a8 <iprintf+0x14>
 80356a2:	4620      	mov	r0, r4
 80356a4:	f001 f834 	bl	8036710 <__sinit>
 80356a8:	ab05      	add	r3, sp, #20
 80356aa:	9a04      	ldr	r2, [sp, #16]
 80356ac:	68a1      	ldr	r1, [r4, #8]
 80356ae:	9301      	str	r3, [sp, #4]
 80356b0:	4620      	mov	r0, r4
 80356b2:	f001 fd91 	bl	80371d8 <_vfiprintf_r>
 80356b6:	b002      	add	sp, #8
 80356b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80356bc:	b004      	add	sp, #16
 80356be:	4770      	bx	lr
 80356c0:	200001a0 	.word	0x200001a0

080356c4 <putchar>:
 80356c4:	b538      	push	{r3, r4, r5, lr}
 80356c6:	4b08      	ldr	r3, [pc, #32]	; (80356e8 <putchar+0x24>)
 80356c8:	681c      	ldr	r4, [r3, #0]
 80356ca:	4605      	mov	r5, r0
 80356cc:	b124      	cbz	r4, 80356d8 <putchar+0x14>
 80356ce:	69a3      	ldr	r3, [r4, #24]
 80356d0:	b913      	cbnz	r3, 80356d8 <putchar+0x14>
 80356d2:	4620      	mov	r0, r4
 80356d4:	f001 f81c 	bl	8036710 <__sinit>
 80356d8:	68a2      	ldr	r2, [r4, #8]
 80356da:	4629      	mov	r1, r5
 80356dc:	4620      	mov	r0, r4
 80356de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80356e2:	f001 be8f 	b.w	8037404 <_putc_r>
 80356e6:	bf00      	nop
 80356e8:	200001a0 	.word	0x200001a0

080356ec <_sbrk_r>:
 80356ec:	b538      	push	{r3, r4, r5, lr}
 80356ee:	4c06      	ldr	r4, [pc, #24]	; (8035708 <_sbrk_r+0x1c>)
 80356f0:	2300      	movs	r3, #0
 80356f2:	4605      	mov	r5, r0
 80356f4:	4608      	mov	r0, r1
 80356f6:	6023      	str	r3, [r4, #0]
 80356f8:	f7ed fbf0 	bl	8022edc <_sbrk>
 80356fc:	1c43      	adds	r3, r0, #1
 80356fe:	d102      	bne.n	8035706 <_sbrk_r+0x1a>
 8035700:	6823      	ldr	r3, [r4, #0]
 8035702:	b103      	cbz	r3, 8035706 <_sbrk_r+0x1a>
 8035704:	602b      	str	r3, [r5, #0]
 8035706:	bd38      	pop	{r3, r4, r5, pc}
 8035708:	20007718 	.word	0x20007718

0803570c <setvbuf>:
 803570c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8035710:	461d      	mov	r5, r3
 8035712:	4b51      	ldr	r3, [pc, #324]	; (8035858 <setvbuf+0x14c>)
 8035714:	681e      	ldr	r6, [r3, #0]
 8035716:	4604      	mov	r4, r0
 8035718:	460f      	mov	r7, r1
 803571a:	4690      	mov	r8, r2
 803571c:	b126      	cbz	r6, 8035728 <setvbuf+0x1c>
 803571e:	69b3      	ldr	r3, [r6, #24]
 8035720:	b913      	cbnz	r3, 8035728 <setvbuf+0x1c>
 8035722:	4630      	mov	r0, r6
 8035724:	f000 fff4 	bl	8036710 <__sinit>
 8035728:	4b4c      	ldr	r3, [pc, #304]	; (803585c <setvbuf+0x150>)
 803572a:	429c      	cmp	r4, r3
 803572c:	d152      	bne.n	80357d4 <setvbuf+0xc8>
 803572e:	6874      	ldr	r4, [r6, #4]
 8035730:	f1b8 0f02 	cmp.w	r8, #2
 8035734:	d006      	beq.n	8035744 <setvbuf+0x38>
 8035736:	f1b8 0f01 	cmp.w	r8, #1
 803573a:	f200 8089 	bhi.w	8035850 <setvbuf+0x144>
 803573e:	2d00      	cmp	r5, #0
 8035740:	f2c0 8086 	blt.w	8035850 <setvbuf+0x144>
 8035744:	4621      	mov	r1, r4
 8035746:	4630      	mov	r0, r6
 8035748:	f000 ff78 	bl	803663c <_fflush_r>
 803574c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 803574e:	b141      	cbz	r1, 8035762 <setvbuf+0x56>
 8035750:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8035754:	4299      	cmp	r1, r3
 8035756:	d002      	beq.n	803575e <setvbuf+0x52>
 8035758:	4630      	mov	r0, r6
 803575a:	f7ff fa97 	bl	8034c8c <_free_r>
 803575e:	2300      	movs	r3, #0
 8035760:	6363      	str	r3, [r4, #52]	; 0x34
 8035762:	2300      	movs	r3, #0
 8035764:	61a3      	str	r3, [r4, #24]
 8035766:	6063      	str	r3, [r4, #4]
 8035768:	89a3      	ldrh	r3, [r4, #12]
 803576a:	061b      	lsls	r3, r3, #24
 803576c:	d503      	bpl.n	8035776 <setvbuf+0x6a>
 803576e:	6921      	ldr	r1, [r4, #16]
 8035770:	4630      	mov	r0, r6
 8035772:	f7ff fa8b 	bl	8034c8c <_free_r>
 8035776:	89a3      	ldrh	r3, [r4, #12]
 8035778:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 803577c:	f023 0303 	bic.w	r3, r3, #3
 8035780:	f1b8 0f02 	cmp.w	r8, #2
 8035784:	81a3      	strh	r3, [r4, #12]
 8035786:	d05d      	beq.n	8035844 <setvbuf+0x138>
 8035788:	ab01      	add	r3, sp, #4
 803578a:	466a      	mov	r2, sp
 803578c:	4621      	mov	r1, r4
 803578e:	4630      	mov	r0, r6
 8035790:	f001 f856 	bl	8036840 <__swhatbuf_r>
 8035794:	89a3      	ldrh	r3, [r4, #12]
 8035796:	4318      	orrs	r0, r3
 8035798:	81a0      	strh	r0, [r4, #12]
 803579a:	bb2d      	cbnz	r5, 80357e8 <setvbuf+0xdc>
 803579c:	9d00      	ldr	r5, [sp, #0]
 803579e:	4628      	mov	r0, r5
 80357a0:	f7ff fa50 	bl	8034c44 <malloc>
 80357a4:	4607      	mov	r7, r0
 80357a6:	2800      	cmp	r0, #0
 80357a8:	d14e      	bne.n	8035848 <setvbuf+0x13c>
 80357aa:	f8dd 9000 	ldr.w	r9, [sp]
 80357ae:	45a9      	cmp	r9, r5
 80357b0:	d13c      	bne.n	803582c <setvbuf+0x120>
 80357b2:	f04f 30ff 	mov.w	r0, #4294967295
 80357b6:	89a3      	ldrh	r3, [r4, #12]
 80357b8:	f043 0302 	orr.w	r3, r3, #2
 80357bc:	81a3      	strh	r3, [r4, #12]
 80357be:	2300      	movs	r3, #0
 80357c0:	60a3      	str	r3, [r4, #8]
 80357c2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80357c6:	6023      	str	r3, [r4, #0]
 80357c8:	6123      	str	r3, [r4, #16]
 80357ca:	2301      	movs	r3, #1
 80357cc:	6163      	str	r3, [r4, #20]
 80357ce:	b003      	add	sp, #12
 80357d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80357d4:	4b22      	ldr	r3, [pc, #136]	; (8035860 <setvbuf+0x154>)
 80357d6:	429c      	cmp	r4, r3
 80357d8:	d101      	bne.n	80357de <setvbuf+0xd2>
 80357da:	68b4      	ldr	r4, [r6, #8]
 80357dc:	e7a8      	b.n	8035730 <setvbuf+0x24>
 80357de:	4b21      	ldr	r3, [pc, #132]	; (8035864 <setvbuf+0x158>)
 80357e0:	429c      	cmp	r4, r3
 80357e2:	bf08      	it	eq
 80357e4:	68f4      	ldreq	r4, [r6, #12]
 80357e6:	e7a3      	b.n	8035730 <setvbuf+0x24>
 80357e8:	2f00      	cmp	r7, #0
 80357ea:	d0d8      	beq.n	803579e <setvbuf+0x92>
 80357ec:	69b3      	ldr	r3, [r6, #24]
 80357ee:	b913      	cbnz	r3, 80357f6 <setvbuf+0xea>
 80357f0:	4630      	mov	r0, r6
 80357f2:	f000 ff8d 	bl	8036710 <__sinit>
 80357f6:	f1b8 0f01 	cmp.w	r8, #1
 80357fa:	bf08      	it	eq
 80357fc:	89a3      	ldrheq	r3, [r4, #12]
 80357fe:	6027      	str	r7, [r4, #0]
 8035800:	bf04      	itt	eq
 8035802:	f043 0301 	orreq.w	r3, r3, #1
 8035806:	81a3      	strheq	r3, [r4, #12]
 8035808:	89a3      	ldrh	r3, [r4, #12]
 803580a:	f013 0008 	ands.w	r0, r3, #8
 803580e:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8035812:	d01b      	beq.n	803584c <setvbuf+0x140>
 8035814:	f013 0001 	ands.w	r0, r3, #1
 8035818:	bf18      	it	ne
 803581a:	426d      	negne	r5, r5
 803581c:	f04f 0300 	mov.w	r3, #0
 8035820:	bf1d      	ittte	ne
 8035822:	60a3      	strne	r3, [r4, #8]
 8035824:	61a5      	strne	r5, [r4, #24]
 8035826:	4618      	movne	r0, r3
 8035828:	60a5      	streq	r5, [r4, #8]
 803582a:	e7d0      	b.n	80357ce <setvbuf+0xc2>
 803582c:	4648      	mov	r0, r9
 803582e:	f7ff fa09 	bl	8034c44 <malloc>
 8035832:	4607      	mov	r7, r0
 8035834:	2800      	cmp	r0, #0
 8035836:	d0bc      	beq.n	80357b2 <setvbuf+0xa6>
 8035838:	89a3      	ldrh	r3, [r4, #12]
 803583a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 803583e:	81a3      	strh	r3, [r4, #12]
 8035840:	464d      	mov	r5, r9
 8035842:	e7d3      	b.n	80357ec <setvbuf+0xe0>
 8035844:	2000      	movs	r0, #0
 8035846:	e7b6      	b.n	80357b6 <setvbuf+0xaa>
 8035848:	46a9      	mov	r9, r5
 803584a:	e7f5      	b.n	8035838 <setvbuf+0x12c>
 803584c:	60a0      	str	r0, [r4, #8]
 803584e:	e7be      	b.n	80357ce <setvbuf+0xc2>
 8035850:	f04f 30ff 	mov.w	r0, #4294967295
 8035854:	e7bb      	b.n	80357ce <setvbuf+0xc2>
 8035856:	bf00      	nop
 8035858:	200001a0 	.word	0x200001a0
 803585c:	0803840c 	.word	0x0803840c
 8035860:	0803842c 	.word	0x0803842c
 8035864:	080383ec 	.word	0x080383ec

08035868 <siprintf>:
 8035868:	b40e      	push	{r1, r2, r3}
 803586a:	b500      	push	{lr}
 803586c:	b09c      	sub	sp, #112	; 0x70
 803586e:	ab1d      	add	r3, sp, #116	; 0x74
 8035870:	9002      	str	r0, [sp, #8]
 8035872:	9006      	str	r0, [sp, #24]
 8035874:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8035878:	4809      	ldr	r0, [pc, #36]	; (80358a0 <siprintf+0x38>)
 803587a:	9107      	str	r1, [sp, #28]
 803587c:	9104      	str	r1, [sp, #16]
 803587e:	4909      	ldr	r1, [pc, #36]	; (80358a4 <siprintf+0x3c>)
 8035880:	f853 2b04 	ldr.w	r2, [r3], #4
 8035884:	9105      	str	r1, [sp, #20]
 8035886:	6800      	ldr	r0, [r0, #0]
 8035888:	9301      	str	r3, [sp, #4]
 803588a:	a902      	add	r1, sp, #8
 803588c:	f001 fb82 	bl	8036f94 <_svfiprintf_r>
 8035890:	9b02      	ldr	r3, [sp, #8]
 8035892:	2200      	movs	r2, #0
 8035894:	701a      	strb	r2, [r3, #0]
 8035896:	b01c      	add	sp, #112	; 0x70
 8035898:	f85d eb04 	ldr.w	lr, [sp], #4
 803589c:	b003      	add	sp, #12
 803589e:	4770      	bx	lr
 80358a0:	200001a0 	.word	0x200001a0
 80358a4:	ffff0208 	.word	0xffff0208

080358a8 <quorem>:
 80358a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80358ac:	6903      	ldr	r3, [r0, #16]
 80358ae:	690c      	ldr	r4, [r1, #16]
 80358b0:	42a3      	cmp	r3, r4
 80358b2:	4680      	mov	r8, r0
 80358b4:	f2c0 8082 	blt.w	80359bc <quorem+0x114>
 80358b8:	3c01      	subs	r4, #1
 80358ba:	f101 0714 	add.w	r7, r1, #20
 80358be:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80358c2:	f100 0614 	add.w	r6, r0, #20
 80358c6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80358ca:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80358ce:	eb06 030c 	add.w	r3, r6, ip
 80358d2:	3501      	adds	r5, #1
 80358d4:	eb07 090c 	add.w	r9, r7, ip
 80358d8:	9301      	str	r3, [sp, #4]
 80358da:	fbb0 f5f5 	udiv	r5, r0, r5
 80358de:	b395      	cbz	r5, 8035946 <quorem+0x9e>
 80358e0:	f04f 0a00 	mov.w	sl, #0
 80358e4:	4638      	mov	r0, r7
 80358e6:	46b6      	mov	lr, r6
 80358e8:	46d3      	mov	fp, sl
 80358ea:	f850 2b04 	ldr.w	r2, [r0], #4
 80358ee:	b293      	uxth	r3, r2
 80358f0:	fb05 a303 	mla	r3, r5, r3, sl
 80358f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80358f8:	b29b      	uxth	r3, r3
 80358fa:	ebab 0303 	sub.w	r3, fp, r3
 80358fe:	0c12      	lsrs	r2, r2, #16
 8035900:	f8de b000 	ldr.w	fp, [lr]
 8035904:	fb05 a202 	mla	r2, r5, r2, sl
 8035908:	fa13 f38b 	uxtah	r3, r3, fp
 803590c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8035910:	fa1f fb82 	uxth.w	fp, r2
 8035914:	f8de 2000 	ldr.w	r2, [lr]
 8035918:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 803591c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8035920:	b29b      	uxth	r3, r3
 8035922:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8035926:	4581      	cmp	r9, r0
 8035928:	ea4f 4b22 	mov.w	fp, r2, asr #16
 803592c:	f84e 3b04 	str.w	r3, [lr], #4
 8035930:	d2db      	bcs.n	80358ea <quorem+0x42>
 8035932:	f856 300c 	ldr.w	r3, [r6, ip]
 8035936:	b933      	cbnz	r3, 8035946 <quorem+0x9e>
 8035938:	9b01      	ldr	r3, [sp, #4]
 803593a:	3b04      	subs	r3, #4
 803593c:	429e      	cmp	r6, r3
 803593e:	461a      	mov	r2, r3
 8035940:	d330      	bcc.n	80359a4 <quorem+0xfc>
 8035942:	f8c8 4010 	str.w	r4, [r8, #16]
 8035946:	4640      	mov	r0, r8
 8035948:	f001 f9f6 	bl	8036d38 <__mcmp>
 803594c:	2800      	cmp	r0, #0
 803594e:	db25      	blt.n	803599c <quorem+0xf4>
 8035950:	3501      	adds	r5, #1
 8035952:	4630      	mov	r0, r6
 8035954:	f04f 0c00 	mov.w	ip, #0
 8035958:	f857 2b04 	ldr.w	r2, [r7], #4
 803595c:	f8d0 e000 	ldr.w	lr, [r0]
 8035960:	b293      	uxth	r3, r2
 8035962:	ebac 0303 	sub.w	r3, ip, r3
 8035966:	0c12      	lsrs	r2, r2, #16
 8035968:	fa13 f38e 	uxtah	r3, r3, lr
 803596c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8035970:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8035974:	b29b      	uxth	r3, r3
 8035976:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 803597a:	45b9      	cmp	r9, r7
 803597c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8035980:	f840 3b04 	str.w	r3, [r0], #4
 8035984:	d2e8      	bcs.n	8035958 <quorem+0xb0>
 8035986:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 803598a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 803598e:	b92a      	cbnz	r2, 803599c <quorem+0xf4>
 8035990:	3b04      	subs	r3, #4
 8035992:	429e      	cmp	r6, r3
 8035994:	461a      	mov	r2, r3
 8035996:	d30b      	bcc.n	80359b0 <quorem+0x108>
 8035998:	f8c8 4010 	str.w	r4, [r8, #16]
 803599c:	4628      	mov	r0, r5
 803599e:	b003      	add	sp, #12
 80359a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80359a4:	6812      	ldr	r2, [r2, #0]
 80359a6:	3b04      	subs	r3, #4
 80359a8:	2a00      	cmp	r2, #0
 80359aa:	d1ca      	bne.n	8035942 <quorem+0x9a>
 80359ac:	3c01      	subs	r4, #1
 80359ae:	e7c5      	b.n	803593c <quorem+0x94>
 80359b0:	6812      	ldr	r2, [r2, #0]
 80359b2:	3b04      	subs	r3, #4
 80359b4:	2a00      	cmp	r2, #0
 80359b6:	d1ef      	bne.n	8035998 <quorem+0xf0>
 80359b8:	3c01      	subs	r4, #1
 80359ba:	e7ea      	b.n	8035992 <quorem+0xea>
 80359bc:	2000      	movs	r0, #0
 80359be:	e7ee      	b.n	803599e <quorem+0xf6>

080359c0 <_dtoa_r>:
 80359c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80359c4:	ec57 6b10 	vmov	r6, r7, d0
 80359c8:	b097      	sub	sp, #92	; 0x5c
 80359ca:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80359cc:	9106      	str	r1, [sp, #24]
 80359ce:	4604      	mov	r4, r0
 80359d0:	920b      	str	r2, [sp, #44]	; 0x2c
 80359d2:	9312      	str	r3, [sp, #72]	; 0x48
 80359d4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80359d8:	e9cd 6700 	strd	r6, r7, [sp]
 80359dc:	b93d      	cbnz	r5, 80359ee <_dtoa_r+0x2e>
 80359de:	2010      	movs	r0, #16
 80359e0:	f7ff f930 	bl	8034c44 <malloc>
 80359e4:	6260      	str	r0, [r4, #36]	; 0x24
 80359e6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80359ea:	6005      	str	r5, [r0, #0]
 80359ec:	60c5      	str	r5, [r0, #12]
 80359ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80359f0:	6819      	ldr	r1, [r3, #0]
 80359f2:	b151      	cbz	r1, 8035a0a <_dtoa_r+0x4a>
 80359f4:	685a      	ldr	r2, [r3, #4]
 80359f6:	604a      	str	r2, [r1, #4]
 80359f8:	2301      	movs	r3, #1
 80359fa:	4093      	lsls	r3, r2
 80359fc:	608b      	str	r3, [r1, #8]
 80359fe:	4620      	mov	r0, r4
 8035a00:	f000 ffb8 	bl	8036974 <_Bfree>
 8035a04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8035a06:	2200      	movs	r2, #0
 8035a08:	601a      	str	r2, [r3, #0]
 8035a0a:	1e3b      	subs	r3, r7, #0
 8035a0c:	bfbb      	ittet	lt
 8035a0e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8035a12:	9301      	strlt	r3, [sp, #4]
 8035a14:	2300      	movge	r3, #0
 8035a16:	2201      	movlt	r2, #1
 8035a18:	bfac      	ite	ge
 8035a1a:	f8c8 3000 	strge.w	r3, [r8]
 8035a1e:	f8c8 2000 	strlt.w	r2, [r8]
 8035a22:	4baf      	ldr	r3, [pc, #700]	; (8035ce0 <_dtoa_r+0x320>)
 8035a24:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8035a28:	ea33 0308 	bics.w	r3, r3, r8
 8035a2c:	d114      	bne.n	8035a58 <_dtoa_r+0x98>
 8035a2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8035a30:	f242 730f 	movw	r3, #9999	; 0x270f
 8035a34:	6013      	str	r3, [r2, #0]
 8035a36:	9b00      	ldr	r3, [sp, #0]
 8035a38:	b923      	cbnz	r3, 8035a44 <_dtoa_r+0x84>
 8035a3a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8035a3e:	2800      	cmp	r0, #0
 8035a40:	f000 8542 	beq.w	80364c8 <_dtoa_r+0xb08>
 8035a44:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8035a46:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8035cf4 <_dtoa_r+0x334>
 8035a4a:	2b00      	cmp	r3, #0
 8035a4c:	f000 8544 	beq.w	80364d8 <_dtoa_r+0xb18>
 8035a50:	f10b 0303 	add.w	r3, fp, #3
 8035a54:	f000 bd3e 	b.w	80364d4 <_dtoa_r+0xb14>
 8035a58:	e9dd 6700 	ldrd	r6, r7, [sp]
 8035a5c:	2200      	movs	r2, #0
 8035a5e:	2300      	movs	r3, #0
 8035a60:	4630      	mov	r0, r6
 8035a62:	4639      	mov	r1, r7
 8035a64:	f7eb f830 	bl	8020ac8 <__aeabi_dcmpeq>
 8035a68:	4681      	mov	r9, r0
 8035a6a:	b168      	cbz	r0, 8035a88 <_dtoa_r+0xc8>
 8035a6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8035a6e:	2301      	movs	r3, #1
 8035a70:	6013      	str	r3, [r2, #0]
 8035a72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8035a74:	2b00      	cmp	r3, #0
 8035a76:	f000 8524 	beq.w	80364c2 <_dtoa_r+0xb02>
 8035a7a:	4b9a      	ldr	r3, [pc, #616]	; (8035ce4 <_dtoa_r+0x324>)
 8035a7c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8035a7e:	f103 3bff 	add.w	fp, r3, #4294967295
 8035a82:	6013      	str	r3, [r2, #0]
 8035a84:	f000 bd28 	b.w	80364d8 <_dtoa_r+0xb18>
 8035a88:	aa14      	add	r2, sp, #80	; 0x50
 8035a8a:	a915      	add	r1, sp, #84	; 0x54
 8035a8c:	ec47 6b10 	vmov	d0, r6, r7
 8035a90:	4620      	mov	r0, r4
 8035a92:	f001 f9c8 	bl	8036e26 <__d2b>
 8035a96:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8035a9a:	9004      	str	r0, [sp, #16]
 8035a9c:	2d00      	cmp	r5, #0
 8035a9e:	d07c      	beq.n	8035b9a <_dtoa_r+0x1da>
 8035aa0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8035aa4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8035aa8:	46b2      	mov	sl, r6
 8035aaa:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8035aae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8035ab2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8035ab6:	2200      	movs	r2, #0
 8035ab8:	4b8b      	ldr	r3, [pc, #556]	; (8035ce8 <_dtoa_r+0x328>)
 8035aba:	4650      	mov	r0, sl
 8035abc:	4659      	mov	r1, fp
 8035abe:	f7ea fbe3 	bl	8020288 <__aeabi_dsub>
 8035ac2:	a381      	add	r3, pc, #516	; (adr r3, 8035cc8 <_dtoa_r+0x308>)
 8035ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8035ac8:	f7ea fd96 	bl	80205f8 <__aeabi_dmul>
 8035acc:	a380      	add	r3, pc, #512	; (adr r3, 8035cd0 <_dtoa_r+0x310>)
 8035ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8035ad2:	f7ea fbdb 	bl	802028c <__adddf3>
 8035ad6:	4606      	mov	r6, r0
 8035ad8:	4628      	mov	r0, r5
 8035ada:	460f      	mov	r7, r1
 8035adc:	f7ea fd22 	bl	8020524 <__aeabi_i2d>
 8035ae0:	a37d      	add	r3, pc, #500	; (adr r3, 8035cd8 <_dtoa_r+0x318>)
 8035ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8035ae6:	f7ea fd87 	bl	80205f8 <__aeabi_dmul>
 8035aea:	4602      	mov	r2, r0
 8035aec:	460b      	mov	r3, r1
 8035aee:	4630      	mov	r0, r6
 8035af0:	4639      	mov	r1, r7
 8035af2:	f7ea fbcb 	bl	802028c <__adddf3>
 8035af6:	4606      	mov	r6, r0
 8035af8:	460f      	mov	r7, r1
 8035afa:	f7eb f82d 	bl	8020b58 <__aeabi_d2iz>
 8035afe:	2200      	movs	r2, #0
 8035b00:	4682      	mov	sl, r0
 8035b02:	2300      	movs	r3, #0
 8035b04:	4630      	mov	r0, r6
 8035b06:	4639      	mov	r1, r7
 8035b08:	f7ea ffe8 	bl	8020adc <__aeabi_dcmplt>
 8035b0c:	b148      	cbz	r0, 8035b22 <_dtoa_r+0x162>
 8035b0e:	4650      	mov	r0, sl
 8035b10:	f7ea fd08 	bl	8020524 <__aeabi_i2d>
 8035b14:	4632      	mov	r2, r6
 8035b16:	463b      	mov	r3, r7
 8035b18:	f7ea ffd6 	bl	8020ac8 <__aeabi_dcmpeq>
 8035b1c:	b908      	cbnz	r0, 8035b22 <_dtoa_r+0x162>
 8035b1e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8035b22:	f1ba 0f16 	cmp.w	sl, #22
 8035b26:	d859      	bhi.n	8035bdc <_dtoa_r+0x21c>
 8035b28:	4970      	ldr	r1, [pc, #448]	; (8035cec <_dtoa_r+0x32c>)
 8035b2a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8035b2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8035b32:	e9d1 0100 	ldrd	r0, r1, [r1]
 8035b36:	f7ea ffef 	bl	8020b18 <__aeabi_dcmpgt>
 8035b3a:	2800      	cmp	r0, #0
 8035b3c:	d050      	beq.n	8035be0 <_dtoa_r+0x220>
 8035b3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8035b42:	2300      	movs	r3, #0
 8035b44:	930f      	str	r3, [sp, #60]	; 0x3c
 8035b46:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8035b48:	1b5d      	subs	r5, r3, r5
 8035b4a:	f1b5 0801 	subs.w	r8, r5, #1
 8035b4e:	bf49      	itett	mi
 8035b50:	f1c5 0301 	rsbmi	r3, r5, #1
 8035b54:	2300      	movpl	r3, #0
 8035b56:	9305      	strmi	r3, [sp, #20]
 8035b58:	f04f 0800 	movmi.w	r8, #0
 8035b5c:	bf58      	it	pl
 8035b5e:	9305      	strpl	r3, [sp, #20]
 8035b60:	f1ba 0f00 	cmp.w	sl, #0
 8035b64:	db3e      	blt.n	8035be4 <_dtoa_r+0x224>
 8035b66:	2300      	movs	r3, #0
 8035b68:	44d0      	add	r8, sl
 8035b6a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8035b6e:	9307      	str	r3, [sp, #28]
 8035b70:	9b06      	ldr	r3, [sp, #24]
 8035b72:	2b09      	cmp	r3, #9
 8035b74:	f200 8090 	bhi.w	8035c98 <_dtoa_r+0x2d8>
 8035b78:	2b05      	cmp	r3, #5
 8035b7a:	bfc4      	itt	gt
 8035b7c:	3b04      	subgt	r3, #4
 8035b7e:	9306      	strgt	r3, [sp, #24]
 8035b80:	9b06      	ldr	r3, [sp, #24]
 8035b82:	f1a3 0302 	sub.w	r3, r3, #2
 8035b86:	bfcc      	ite	gt
 8035b88:	2500      	movgt	r5, #0
 8035b8a:	2501      	movle	r5, #1
 8035b8c:	2b03      	cmp	r3, #3
 8035b8e:	f200 808f 	bhi.w	8035cb0 <_dtoa_r+0x2f0>
 8035b92:	e8df f003 	tbb	[pc, r3]
 8035b96:	7f7d      	.short	0x7f7d
 8035b98:	7131      	.short	0x7131
 8035b9a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8035b9e:	441d      	add	r5, r3
 8035ba0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8035ba4:	2820      	cmp	r0, #32
 8035ba6:	dd13      	ble.n	8035bd0 <_dtoa_r+0x210>
 8035ba8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8035bac:	9b00      	ldr	r3, [sp, #0]
 8035bae:	fa08 f800 	lsl.w	r8, r8, r0
 8035bb2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8035bb6:	fa23 f000 	lsr.w	r0, r3, r0
 8035bba:	ea48 0000 	orr.w	r0, r8, r0
 8035bbe:	f7ea fca1 	bl	8020504 <__aeabi_ui2d>
 8035bc2:	2301      	movs	r3, #1
 8035bc4:	4682      	mov	sl, r0
 8035bc6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8035bca:	3d01      	subs	r5, #1
 8035bcc:	9313      	str	r3, [sp, #76]	; 0x4c
 8035bce:	e772      	b.n	8035ab6 <_dtoa_r+0xf6>
 8035bd0:	9b00      	ldr	r3, [sp, #0]
 8035bd2:	f1c0 0020 	rsb	r0, r0, #32
 8035bd6:	fa03 f000 	lsl.w	r0, r3, r0
 8035bda:	e7f0      	b.n	8035bbe <_dtoa_r+0x1fe>
 8035bdc:	2301      	movs	r3, #1
 8035bde:	e7b1      	b.n	8035b44 <_dtoa_r+0x184>
 8035be0:	900f      	str	r0, [sp, #60]	; 0x3c
 8035be2:	e7b0      	b.n	8035b46 <_dtoa_r+0x186>
 8035be4:	9b05      	ldr	r3, [sp, #20]
 8035be6:	eba3 030a 	sub.w	r3, r3, sl
 8035bea:	9305      	str	r3, [sp, #20]
 8035bec:	f1ca 0300 	rsb	r3, sl, #0
 8035bf0:	9307      	str	r3, [sp, #28]
 8035bf2:	2300      	movs	r3, #0
 8035bf4:	930e      	str	r3, [sp, #56]	; 0x38
 8035bf6:	e7bb      	b.n	8035b70 <_dtoa_r+0x1b0>
 8035bf8:	2301      	movs	r3, #1
 8035bfa:	930a      	str	r3, [sp, #40]	; 0x28
 8035bfc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8035bfe:	2b00      	cmp	r3, #0
 8035c00:	dd59      	ble.n	8035cb6 <_dtoa_r+0x2f6>
 8035c02:	9302      	str	r3, [sp, #8]
 8035c04:	4699      	mov	r9, r3
 8035c06:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8035c08:	2200      	movs	r2, #0
 8035c0a:	6072      	str	r2, [r6, #4]
 8035c0c:	2204      	movs	r2, #4
 8035c0e:	f102 0014 	add.w	r0, r2, #20
 8035c12:	4298      	cmp	r0, r3
 8035c14:	6871      	ldr	r1, [r6, #4]
 8035c16:	d953      	bls.n	8035cc0 <_dtoa_r+0x300>
 8035c18:	4620      	mov	r0, r4
 8035c1a:	f000 fe77 	bl	803690c <_Balloc>
 8035c1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8035c20:	6030      	str	r0, [r6, #0]
 8035c22:	f1b9 0f0e 	cmp.w	r9, #14
 8035c26:	f8d3 b000 	ldr.w	fp, [r3]
 8035c2a:	f200 80e6 	bhi.w	8035dfa <_dtoa_r+0x43a>
 8035c2e:	2d00      	cmp	r5, #0
 8035c30:	f000 80e3 	beq.w	8035dfa <_dtoa_r+0x43a>
 8035c34:	ed9d 7b00 	vldr	d7, [sp]
 8035c38:	f1ba 0f00 	cmp.w	sl, #0
 8035c3c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8035c40:	dd74      	ble.n	8035d2c <_dtoa_r+0x36c>
 8035c42:	4a2a      	ldr	r2, [pc, #168]	; (8035cec <_dtoa_r+0x32c>)
 8035c44:	f00a 030f 	and.w	r3, sl, #15
 8035c48:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8035c4c:	ed93 7b00 	vldr	d7, [r3]
 8035c50:	ea4f 162a 	mov.w	r6, sl, asr #4
 8035c54:	06f0      	lsls	r0, r6, #27
 8035c56:	ed8d 7b08 	vstr	d7, [sp, #32]
 8035c5a:	d565      	bpl.n	8035d28 <_dtoa_r+0x368>
 8035c5c:	4b24      	ldr	r3, [pc, #144]	; (8035cf0 <_dtoa_r+0x330>)
 8035c5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8035c62:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8035c66:	f7ea fdf1 	bl	802084c <__aeabi_ddiv>
 8035c6a:	e9cd 0100 	strd	r0, r1, [sp]
 8035c6e:	f006 060f 	and.w	r6, r6, #15
 8035c72:	2503      	movs	r5, #3
 8035c74:	4f1e      	ldr	r7, [pc, #120]	; (8035cf0 <_dtoa_r+0x330>)
 8035c76:	e04c      	b.n	8035d12 <_dtoa_r+0x352>
 8035c78:	2301      	movs	r3, #1
 8035c7a:	930a      	str	r3, [sp, #40]	; 0x28
 8035c7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8035c7e:	4453      	add	r3, sl
 8035c80:	f103 0901 	add.w	r9, r3, #1
 8035c84:	9302      	str	r3, [sp, #8]
 8035c86:	464b      	mov	r3, r9
 8035c88:	2b01      	cmp	r3, #1
 8035c8a:	bfb8      	it	lt
 8035c8c:	2301      	movlt	r3, #1
 8035c8e:	e7ba      	b.n	8035c06 <_dtoa_r+0x246>
 8035c90:	2300      	movs	r3, #0
 8035c92:	e7b2      	b.n	8035bfa <_dtoa_r+0x23a>
 8035c94:	2300      	movs	r3, #0
 8035c96:	e7f0      	b.n	8035c7a <_dtoa_r+0x2ba>
 8035c98:	2501      	movs	r5, #1
 8035c9a:	2300      	movs	r3, #0
 8035c9c:	9306      	str	r3, [sp, #24]
 8035c9e:	950a      	str	r5, [sp, #40]	; 0x28
 8035ca0:	f04f 33ff 	mov.w	r3, #4294967295
 8035ca4:	9302      	str	r3, [sp, #8]
 8035ca6:	4699      	mov	r9, r3
 8035ca8:	2200      	movs	r2, #0
 8035caa:	2312      	movs	r3, #18
 8035cac:	920b      	str	r2, [sp, #44]	; 0x2c
 8035cae:	e7aa      	b.n	8035c06 <_dtoa_r+0x246>
 8035cb0:	2301      	movs	r3, #1
 8035cb2:	930a      	str	r3, [sp, #40]	; 0x28
 8035cb4:	e7f4      	b.n	8035ca0 <_dtoa_r+0x2e0>
 8035cb6:	2301      	movs	r3, #1
 8035cb8:	9302      	str	r3, [sp, #8]
 8035cba:	4699      	mov	r9, r3
 8035cbc:	461a      	mov	r2, r3
 8035cbe:	e7f5      	b.n	8035cac <_dtoa_r+0x2ec>
 8035cc0:	3101      	adds	r1, #1
 8035cc2:	6071      	str	r1, [r6, #4]
 8035cc4:	0052      	lsls	r2, r2, #1
 8035cc6:	e7a2      	b.n	8035c0e <_dtoa_r+0x24e>
 8035cc8:	636f4361 	.word	0x636f4361
 8035ccc:	3fd287a7 	.word	0x3fd287a7
 8035cd0:	8b60c8b3 	.word	0x8b60c8b3
 8035cd4:	3fc68a28 	.word	0x3fc68a28
 8035cd8:	509f79fb 	.word	0x509f79fb
 8035cdc:	3fd34413 	.word	0x3fd34413
 8035ce0:	7ff00000 	.word	0x7ff00000
 8035ce4:	080383b9 	.word	0x080383b9
 8035ce8:	3ff80000 	.word	0x3ff80000
 8035cec:	08038478 	.word	0x08038478
 8035cf0:	08038450 	.word	0x08038450
 8035cf4:	080383e5 	.word	0x080383e5
 8035cf8:	07f1      	lsls	r1, r6, #31
 8035cfa:	d508      	bpl.n	8035d0e <_dtoa_r+0x34e>
 8035cfc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8035d00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8035d04:	f7ea fc78 	bl	80205f8 <__aeabi_dmul>
 8035d08:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8035d0c:	3501      	adds	r5, #1
 8035d0e:	1076      	asrs	r6, r6, #1
 8035d10:	3708      	adds	r7, #8
 8035d12:	2e00      	cmp	r6, #0
 8035d14:	d1f0      	bne.n	8035cf8 <_dtoa_r+0x338>
 8035d16:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8035d1a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8035d1e:	f7ea fd95 	bl	802084c <__aeabi_ddiv>
 8035d22:	e9cd 0100 	strd	r0, r1, [sp]
 8035d26:	e01a      	b.n	8035d5e <_dtoa_r+0x39e>
 8035d28:	2502      	movs	r5, #2
 8035d2a:	e7a3      	b.n	8035c74 <_dtoa_r+0x2b4>
 8035d2c:	f000 80a0 	beq.w	8035e70 <_dtoa_r+0x4b0>
 8035d30:	f1ca 0600 	rsb	r6, sl, #0
 8035d34:	4b9f      	ldr	r3, [pc, #636]	; (8035fb4 <_dtoa_r+0x5f4>)
 8035d36:	4fa0      	ldr	r7, [pc, #640]	; (8035fb8 <_dtoa_r+0x5f8>)
 8035d38:	f006 020f 	and.w	r2, r6, #15
 8035d3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8035d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8035d44:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8035d48:	f7ea fc56 	bl	80205f8 <__aeabi_dmul>
 8035d4c:	e9cd 0100 	strd	r0, r1, [sp]
 8035d50:	1136      	asrs	r6, r6, #4
 8035d52:	2300      	movs	r3, #0
 8035d54:	2502      	movs	r5, #2
 8035d56:	2e00      	cmp	r6, #0
 8035d58:	d17f      	bne.n	8035e5a <_dtoa_r+0x49a>
 8035d5a:	2b00      	cmp	r3, #0
 8035d5c:	d1e1      	bne.n	8035d22 <_dtoa_r+0x362>
 8035d5e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8035d60:	2b00      	cmp	r3, #0
 8035d62:	f000 8087 	beq.w	8035e74 <_dtoa_r+0x4b4>
 8035d66:	e9dd 6700 	ldrd	r6, r7, [sp]
 8035d6a:	2200      	movs	r2, #0
 8035d6c:	4b93      	ldr	r3, [pc, #588]	; (8035fbc <_dtoa_r+0x5fc>)
 8035d6e:	4630      	mov	r0, r6
 8035d70:	4639      	mov	r1, r7
 8035d72:	f7ea feb3 	bl	8020adc <__aeabi_dcmplt>
 8035d76:	2800      	cmp	r0, #0
 8035d78:	d07c      	beq.n	8035e74 <_dtoa_r+0x4b4>
 8035d7a:	f1b9 0f00 	cmp.w	r9, #0
 8035d7e:	d079      	beq.n	8035e74 <_dtoa_r+0x4b4>
 8035d80:	9b02      	ldr	r3, [sp, #8]
 8035d82:	2b00      	cmp	r3, #0
 8035d84:	dd35      	ble.n	8035df2 <_dtoa_r+0x432>
 8035d86:	f10a 33ff 	add.w	r3, sl, #4294967295
 8035d8a:	9308      	str	r3, [sp, #32]
 8035d8c:	4639      	mov	r1, r7
 8035d8e:	2200      	movs	r2, #0
 8035d90:	4b8b      	ldr	r3, [pc, #556]	; (8035fc0 <_dtoa_r+0x600>)
 8035d92:	4630      	mov	r0, r6
 8035d94:	f7ea fc30 	bl	80205f8 <__aeabi_dmul>
 8035d98:	e9cd 0100 	strd	r0, r1, [sp]
 8035d9c:	9f02      	ldr	r7, [sp, #8]
 8035d9e:	3501      	adds	r5, #1
 8035da0:	4628      	mov	r0, r5
 8035da2:	f7ea fbbf 	bl	8020524 <__aeabi_i2d>
 8035da6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8035daa:	f7ea fc25 	bl	80205f8 <__aeabi_dmul>
 8035dae:	2200      	movs	r2, #0
 8035db0:	4b84      	ldr	r3, [pc, #528]	; (8035fc4 <_dtoa_r+0x604>)
 8035db2:	f7ea fa6b 	bl	802028c <__adddf3>
 8035db6:	4605      	mov	r5, r0
 8035db8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8035dbc:	2f00      	cmp	r7, #0
 8035dbe:	d15d      	bne.n	8035e7c <_dtoa_r+0x4bc>
 8035dc0:	2200      	movs	r2, #0
 8035dc2:	4b81      	ldr	r3, [pc, #516]	; (8035fc8 <_dtoa_r+0x608>)
 8035dc4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8035dc8:	f7ea fa5e 	bl	8020288 <__aeabi_dsub>
 8035dcc:	462a      	mov	r2, r5
 8035dce:	4633      	mov	r3, r6
 8035dd0:	e9cd 0100 	strd	r0, r1, [sp]
 8035dd4:	f7ea fea0 	bl	8020b18 <__aeabi_dcmpgt>
 8035dd8:	2800      	cmp	r0, #0
 8035dda:	f040 8288 	bne.w	80362ee <_dtoa_r+0x92e>
 8035dde:	462a      	mov	r2, r5
 8035de0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8035de4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8035de8:	f7ea fe78 	bl	8020adc <__aeabi_dcmplt>
 8035dec:	2800      	cmp	r0, #0
 8035dee:	f040 827c 	bne.w	80362ea <_dtoa_r+0x92a>
 8035df2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8035df6:	e9cd 2300 	strd	r2, r3, [sp]
 8035dfa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8035dfc:	2b00      	cmp	r3, #0
 8035dfe:	f2c0 8150 	blt.w	80360a2 <_dtoa_r+0x6e2>
 8035e02:	f1ba 0f0e 	cmp.w	sl, #14
 8035e06:	f300 814c 	bgt.w	80360a2 <_dtoa_r+0x6e2>
 8035e0a:	4b6a      	ldr	r3, [pc, #424]	; (8035fb4 <_dtoa_r+0x5f4>)
 8035e0c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8035e10:	ed93 7b00 	vldr	d7, [r3]
 8035e14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8035e16:	2b00      	cmp	r3, #0
 8035e18:	ed8d 7b02 	vstr	d7, [sp, #8]
 8035e1c:	f280 80d8 	bge.w	8035fd0 <_dtoa_r+0x610>
 8035e20:	f1b9 0f00 	cmp.w	r9, #0
 8035e24:	f300 80d4 	bgt.w	8035fd0 <_dtoa_r+0x610>
 8035e28:	f040 825e 	bne.w	80362e8 <_dtoa_r+0x928>
 8035e2c:	2200      	movs	r2, #0
 8035e2e:	4b66      	ldr	r3, [pc, #408]	; (8035fc8 <_dtoa_r+0x608>)
 8035e30:	ec51 0b17 	vmov	r0, r1, d7
 8035e34:	f7ea fbe0 	bl	80205f8 <__aeabi_dmul>
 8035e38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8035e3c:	f7ea fe62 	bl	8020b04 <__aeabi_dcmpge>
 8035e40:	464f      	mov	r7, r9
 8035e42:	464e      	mov	r6, r9
 8035e44:	2800      	cmp	r0, #0
 8035e46:	f040 8234 	bne.w	80362b2 <_dtoa_r+0x8f2>
 8035e4a:	2331      	movs	r3, #49	; 0x31
 8035e4c:	f10b 0501 	add.w	r5, fp, #1
 8035e50:	f88b 3000 	strb.w	r3, [fp]
 8035e54:	f10a 0a01 	add.w	sl, sl, #1
 8035e58:	e22f      	b.n	80362ba <_dtoa_r+0x8fa>
 8035e5a:	07f2      	lsls	r2, r6, #31
 8035e5c:	d505      	bpl.n	8035e6a <_dtoa_r+0x4aa>
 8035e5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8035e62:	f7ea fbc9 	bl	80205f8 <__aeabi_dmul>
 8035e66:	3501      	adds	r5, #1
 8035e68:	2301      	movs	r3, #1
 8035e6a:	1076      	asrs	r6, r6, #1
 8035e6c:	3708      	adds	r7, #8
 8035e6e:	e772      	b.n	8035d56 <_dtoa_r+0x396>
 8035e70:	2502      	movs	r5, #2
 8035e72:	e774      	b.n	8035d5e <_dtoa_r+0x39e>
 8035e74:	f8cd a020 	str.w	sl, [sp, #32]
 8035e78:	464f      	mov	r7, r9
 8035e7a:	e791      	b.n	8035da0 <_dtoa_r+0x3e0>
 8035e7c:	4b4d      	ldr	r3, [pc, #308]	; (8035fb4 <_dtoa_r+0x5f4>)
 8035e7e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8035e82:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8035e86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8035e88:	2b00      	cmp	r3, #0
 8035e8a:	d047      	beq.n	8035f1c <_dtoa_r+0x55c>
 8035e8c:	4602      	mov	r2, r0
 8035e8e:	460b      	mov	r3, r1
 8035e90:	2000      	movs	r0, #0
 8035e92:	494e      	ldr	r1, [pc, #312]	; (8035fcc <_dtoa_r+0x60c>)
 8035e94:	f7ea fcda 	bl	802084c <__aeabi_ddiv>
 8035e98:	462a      	mov	r2, r5
 8035e9a:	4633      	mov	r3, r6
 8035e9c:	f7ea f9f4 	bl	8020288 <__aeabi_dsub>
 8035ea0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8035ea4:	465d      	mov	r5, fp
 8035ea6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8035eaa:	f7ea fe55 	bl	8020b58 <__aeabi_d2iz>
 8035eae:	4606      	mov	r6, r0
 8035eb0:	f7ea fb38 	bl	8020524 <__aeabi_i2d>
 8035eb4:	4602      	mov	r2, r0
 8035eb6:	460b      	mov	r3, r1
 8035eb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8035ebc:	f7ea f9e4 	bl	8020288 <__aeabi_dsub>
 8035ec0:	3630      	adds	r6, #48	; 0x30
 8035ec2:	f805 6b01 	strb.w	r6, [r5], #1
 8035ec6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8035eca:	e9cd 0100 	strd	r0, r1, [sp]
 8035ece:	f7ea fe05 	bl	8020adc <__aeabi_dcmplt>
 8035ed2:	2800      	cmp	r0, #0
 8035ed4:	d163      	bne.n	8035f9e <_dtoa_r+0x5de>
 8035ed6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8035eda:	2000      	movs	r0, #0
 8035edc:	4937      	ldr	r1, [pc, #220]	; (8035fbc <_dtoa_r+0x5fc>)
 8035ede:	f7ea f9d3 	bl	8020288 <__aeabi_dsub>
 8035ee2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8035ee6:	f7ea fdf9 	bl	8020adc <__aeabi_dcmplt>
 8035eea:	2800      	cmp	r0, #0
 8035eec:	f040 80b7 	bne.w	803605e <_dtoa_r+0x69e>
 8035ef0:	eba5 030b 	sub.w	r3, r5, fp
 8035ef4:	429f      	cmp	r7, r3
 8035ef6:	f77f af7c 	ble.w	8035df2 <_dtoa_r+0x432>
 8035efa:	2200      	movs	r2, #0
 8035efc:	4b30      	ldr	r3, [pc, #192]	; (8035fc0 <_dtoa_r+0x600>)
 8035efe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8035f02:	f7ea fb79 	bl	80205f8 <__aeabi_dmul>
 8035f06:	2200      	movs	r2, #0
 8035f08:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8035f0c:	4b2c      	ldr	r3, [pc, #176]	; (8035fc0 <_dtoa_r+0x600>)
 8035f0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8035f12:	f7ea fb71 	bl	80205f8 <__aeabi_dmul>
 8035f16:	e9cd 0100 	strd	r0, r1, [sp]
 8035f1a:	e7c4      	b.n	8035ea6 <_dtoa_r+0x4e6>
 8035f1c:	462a      	mov	r2, r5
 8035f1e:	4633      	mov	r3, r6
 8035f20:	f7ea fb6a 	bl	80205f8 <__aeabi_dmul>
 8035f24:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8035f28:	eb0b 0507 	add.w	r5, fp, r7
 8035f2c:	465e      	mov	r6, fp
 8035f2e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8035f32:	f7ea fe11 	bl	8020b58 <__aeabi_d2iz>
 8035f36:	4607      	mov	r7, r0
 8035f38:	f7ea faf4 	bl	8020524 <__aeabi_i2d>
 8035f3c:	3730      	adds	r7, #48	; 0x30
 8035f3e:	4602      	mov	r2, r0
 8035f40:	460b      	mov	r3, r1
 8035f42:	e9dd 0100 	ldrd	r0, r1, [sp]
 8035f46:	f7ea f99f 	bl	8020288 <__aeabi_dsub>
 8035f4a:	f806 7b01 	strb.w	r7, [r6], #1
 8035f4e:	42ae      	cmp	r6, r5
 8035f50:	e9cd 0100 	strd	r0, r1, [sp]
 8035f54:	f04f 0200 	mov.w	r2, #0
 8035f58:	d126      	bne.n	8035fa8 <_dtoa_r+0x5e8>
 8035f5a:	4b1c      	ldr	r3, [pc, #112]	; (8035fcc <_dtoa_r+0x60c>)
 8035f5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8035f60:	f7ea f994 	bl	802028c <__adddf3>
 8035f64:	4602      	mov	r2, r0
 8035f66:	460b      	mov	r3, r1
 8035f68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8035f6c:	f7ea fdd4 	bl	8020b18 <__aeabi_dcmpgt>
 8035f70:	2800      	cmp	r0, #0
 8035f72:	d174      	bne.n	803605e <_dtoa_r+0x69e>
 8035f74:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8035f78:	2000      	movs	r0, #0
 8035f7a:	4914      	ldr	r1, [pc, #80]	; (8035fcc <_dtoa_r+0x60c>)
 8035f7c:	f7ea f984 	bl	8020288 <__aeabi_dsub>
 8035f80:	4602      	mov	r2, r0
 8035f82:	460b      	mov	r3, r1
 8035f84:	e9dd 0100 	ldrd	r0, r1, [sp]
 8035f88:	f7ea fda8 	bl	8020adc <__aeabi_dcmplt>
 8035f8c:	2800      	cmp	r0, #0
 8035f8e:	f43f af30 	beq.w	8035df2 <_dtoa_r+0x432>
 8035f92:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8035f96:	2b30      	cmp	r3, #48	; 0x30
 8035f98:	f105 32ff 	add.w	r2, r5, #4294967295
 8035f9c:	d002      	beq.n	8035fa4 <_dtoa_r+0x5e4>
 8035f9e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8035fa2:	e04a      	b.n	803603a <_dtoa_r+0x67a>
 8035fa4:	4615      	mov	r5, r2
 8035fa6:	e7f4      	b.n	8035f92 <_dtoa_r+0x5d2>
 8035fa8:	4b05      	ldr	r3, [pc, #20]	; (8035fc0 <_dtoa_r+0x600>)
 8035faa:	f7ea fb25 	bl	80205f8 <__aeabi_dmul>
 8035fae:	e9cd 0100 	strd	r0, r1, [sp]
 8035fb2:	e7bc      	b.n	8035f2e <_dtoa_r+0x56e>
 8035fb4:	08038478 	.word	0x08038478
 8035fb8:	08038450 	.word	0x08038450
 8035fbc:	3ff00000 	.word	0x3ff00000
 8035fc0:	40240000 	.word	0x40240000
 8035fc4:	401c0000 	.word	0x401c0000
 8035fc8:	40140000 	.word	0x40140000
 8035fcc:	3fe00000 	.word	0x3fe00000
 8035fd0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8035fd4:	465d      	mov	r5, fp
 8035fd6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8035fda:	4630      	mov	r0, r6
 8035fdc:	4639      	mov	r1, r7
 8035fde:	f7ea fc35 	bl	802084c <__aeabi_ddiv>
 8035fe2:	f7ea fdb9 	bl	8020b58 <__aeabi_d2iz>
 8035fe6:	4680      	mov	r8, r0
 8035fe8:	f7ea fa9c 	bl	8020524 <__aeabi_i2d>
 8035fec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8035ff0:	f7ea fb02 	bl	80205f8 <__aeabi_dmul>
 8035ff4:	4602      	mov	r2, r0
 8035ff6:	460b      	mov	r3, r1
 8035ff8:	4630      	mov	r0, r6
 8035ffa:	4639      	mov	r1, r7
 8035ffc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8036000:	f7ea f942 	bl	8020288 <__aeabi_dsub>
 8036004:	f805 6b01 	strb.w	r6, [r5], #1
 8036008:	eba5 060b 	sub.w	r6, r5, fp
 803600c:	45b1      	cmp	r9, r6
 803600e:	4602      	mov	r2, r0
 8036010:	460b      	mov	r3, r1
 8036012:	d139      	bne.n	8036088 <_dtoa_r+0x6c8>
 8036014:	f7ea f93a 	bl	802028c <__adddf3>
 8036018:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 803601c:	4606      	mov	r6, r0
 803601e:	460f      	mov	r7, r1
 8036020:	f7ea fd7a 	bl	8020b18 <__aeabi_dcmpgt>
 8036024:	b9c8      	cbnz	r0, 803605a <_dtoa_r+0x69a>
 8036026:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 803602a:	4630      	mov	r0, r6
 803602c:	4639      	mov	r1, r7
 803602e:	f7ea fd4b 	bl	8020ac8 <__aeabi_dcmpeq>
 8036032:	b110      	cbz	r0, 803603a <_dtoa_r+0x67a>
 8036034:	f018 0f01 	tst.w	r8, #1
 8036038:	d10f      	bne.n	803605a <_dtoa_r+0x69a>
 803603a:	9904      	ldr	r1, [sp, #16]
 803603c:	4620      	mov	r0, r4
 803603e:	f000 fc99 	bl	8036974 <_Bfree>
 8036042:	2300      	movs	r3, #0
 8036044:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8036046:	702b      	strb	r3, [r5, #0]
 8036048:	f10a 0301 	add.w	r3, sl, #1
 803604c:	6013      	str	r3, [r2, #0]
 803604e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8036050:	2b00      	cmp	r3, #0
 8036052:	f000 8241 	beq.w	80364d8 <_dtoa_r+0xb18>
 8036056:	601d      	str	r5, [r3, #0]
 8036058:	e23e      	b.n	80364d8 <_dtoa_r+0xb18>
 803605a:	f8cd a020 	str.w	sl, [sp, #32]
 803605e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8036062:	2a39      	cmp	r2, #57	; 0x39
 8036064:	f105 33ff 	add.w	r3, r5, #4294967295
 8036068:	d108      	bne.n	803607c <_dtoa_r+0x6bc>
 803606a:	459b      	cmp	fp, r3
 803606c:	d10a      	bne.n	8036084 <_dtoa_r+0x6c4>
 803606e:	9b08      	ldr	r3, [sp, #32]
 8036070:	3301      	adds	r3, #1
 8036072:	9308      	str	r3, [sp, #32]
 8036074:	2330      	movs	r3, #48	; 0x30
 8036076:	f88b 3000 	strb.w	r3, [fp]
 803607a:	465b      	mov	r3, fp
 803607c:	781a      	ldrb	r2, [r3, #0]
 803607e:	3201      	adds	r2, #1
 8036080:	701a      	strb	r2, [r3, #0]
 8036082:	e78c      	b.n	8035f9e <_dtoa_r+0x5de>
 8036084:	461d      	mov	r5, r3
 8036086:	e7ea      	b.n	803605e <_dtoa_r+0x69e>
 8036088:	2200      	movs	r2, #0
 803608a:	4b9b      	ldr	r3, [pc, #620]	; (80362f8 <_dtoa_r+0x938>)
 803608c:	f7ea fab4 	bl	80205f8 <__aeabi_dmul>
 8036090:	2200      	movs	r2, #0
 8036092:	2300      	movs	r3, #0
 8036094:	4606      	mov	r6, r0
 8036096:	460f      	mov	r7, r1
 8036098:	f7ea fd16 	bl	8020ac8 <__aeabi_dcmpeq>
 803609c:	2800      	cmp	r0, #0
 803609e:	d09a      	beq.n	8035fd6 <_dtoa_r+0x616>
 80360a0:	e7cb      	b.n	803603a <_dtoa_r+0x67a>
 80360a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80360a4:	2a00      	cmp	r2, #0
 80360a6:	f000 808b 	beq.w	80361c0 <_dtoa_r+0x800>
 80360aa:	9a06      	ldr	r2, [sp, #24]
 80360ac:	2a01      	cmp	r2, #1
 80360ae:	dc6e      	bgt.n	803618e <_dtoa_r+0x7ce>
 80360b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80360b2:	2a00      	cmp	r2, #0
 80360b4:	d067      	beq.n	8036186 <_dtoa_r+0x7c6>
 80360b6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80360ba:	9f07      	ldr	r7, [sp, #28]
 80360bc:	9d05      	ldr	r5, [sp, #20]
 80360be:	9a05      	ldr	r2, [sp, #20]
 80360c0:	2101      	movs	r1, #1
 80360c2:	441a      	add	r2, r3
 80360c4:	4620      	mov	r0, r4
 80360c6:	9205      	str	r2, [sp, #20]
 80360c8:	4498      	add	r8, r3
 80360ca:	f000 fcf3 	bl	8036ab4 <__i2b>
 80360ce:	4606      	mov	r6, r0
 80360d0:	2d00      	cmp	r5, #0
 80360d2:	dd0c      	ble.n	80360ee <_dtoa_r+0x72e>
 80360d4:	f1b8 0f00 	cmp.w	r8, #0
 80360d8:	dd09      	ble.n	80360ee <_dtoa_r+0x72e>
 80360da:	4545      	cmp	r5, r8
 80360dc:	9a05      	ldr	r2, [sp, #20]
 80360de:	462b      	mov	r3, r5
 80360e0:	bfa8      	it	ge
 80360e2:	4643      	movge	r3, r8
 80360e4:	1ad2      	subs	r2, r2, r3
 80360e6:	9205      	str	r2, [sp, #20]
 80360e8:	1aed      	subs	r5, r5, r3
 80360ea:	eba8 0803 	sub.w	r8, r8, r3
 80360ee:	9b07      	ldr	r3, [sp, #28]
 80360f0:	b1eb      	cbz	r3, 803612e <_dtoa_r+0x76e>
 80360f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80360f4:	2b00      	cmp	r3, #0
 80360f6:	d067      	beq.n	80361c8 <_dtoa_r+0x808>
 80360f8:	b18f      	cbz	r7, 803611e <_dtoa_r+0x75e>
 80360fa:	4631      	mov	r1, r6
 80360fc:	463a      	mov	r2, r7
 80360fe:	4620      	mov	r0, r4
 8036100:	f000 fd78 	bl	8036bf4 <__pow5mult>
 8036104:	9a04      	ldr	r2, [sp, #16]
 8036106:	4601      	mov	r1, r0
 8036108:	4606      	mov	r6, r0
 803610a:	4620      	mov	r0, r4
 803610c:	f000 fcdb 	bl	8036ac6 <__multiply>
 8036110:	9904      	ldr	r1, [sp, #16]
 8036112:	9008      	str	r0, [sp, #32]
 8036114:	4620      	mov	r0, r4
 8036116:	f000 fc2d 	bl	8036974 <_Bfree>
 803611a:	9b08      	ldr	r3, [sp, #32]
 803611c:	9304      	str	r3, [sp, #16]
 803611e:	9b07      	ldr	r3, [sp, #28]
 8036120:	1bda      	subs	r2, r3, r7
 8036122:	d004      	beq.n	803612e <_dtoa_r+0x76e>
 8036124:	9904      	ldr	r1, [sp, #16]
 8036126:	4620      	mov	r0, r4
 8036128:	f000 fd64 	bl	8036bf4 <__pow5mult>
 803612c:	9004      	str	r0, [sp, #16]
 803612e:	2101      	movs	r1, #1
 8036130:	4620      	mov	r0, r4
 8036132:	f000 fcbf 	bl	8036ab4 <__i2b>
 8036136:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8036138:	4607      	mov	r7, r0
 803613a:	2b00      	cmp	r3, #0
 803613c:	f000 81d0 	beq.w	80364e0 <_dtoa_r+0xb20>
 8036140:	461a      	mov	r2, r3
 8036142:	4601      	mov	r1, r0
 8036144:	4620      	mov	r0, r4
 8036146:	f000 fd55 	bl	8036bf4 <__pow5mult>
 803614a:	9b06      	ldr	r3, [sp, #24]
 803614c:	2b01      	cmp	r3, #1
 803614e:	4607      	mov	r7, r0
 8036150:	dc40      	bgt.n	80361d4 <_dtoa_r+0x814>
 8036152:	9b00      	ldr	r3, [sp, #0]
 8036154:	2b00      	cmp	r3, #0
 8036156:	d139      	bne.n	80361cc <_dtoa_r+0x80c>
 8036158:	9b01      	ldr	r3, [sp, #4]
 803615a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 803615e:	2b00      	cmp	r3, #0
 8036160:	d136      	bne.n	80361d0 <_dtoa_r+0x810>
 8036162:	9b01      	ldr	r3, [sp, #4]
 8036164:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8036168:	0d1b      	lsrs	r3, r3, #20
 803616a:	051b      	lsls	r3, r3, #20
 803616c:	b12b      	cbz	r3, 803617a <_dtoa_r+0x7ba>
 803616e:	9b05      	ldr	r3, [sp, #20]
 8036170:	3301      	adds	r3, #1
 8036172:	9305      	str	r3, [sp, #20]
 8036174:	f108 0801 	add.w	r8, r8, #1
 8036178:	2301      	movs	r3, #1
 803617a:	9307      	str	r3, [sp, #28]
 803617c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 803617e:	2b00      	cmp	r3, #0
 8036180:	d12a      	bne.n	80361d8 <_dtoa_r+0x818>
 8036182:	2001      	movs	r0, #1
 8036184:	e030      	b.n	80361e8 <_dtoa_r+0x828>
 8036186:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8036188:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 803618c:	e795      	b.n	80360ba <_dtoa_r+0x6fa>
 803618e:	9b07      	ldr	r3, [sp, #28]
 8036190:	f109 37ff 	add.w	r7, r9, #4294967295
 8036194:	42bb      	cmp	r3, r7
 8036196:	bfbf      	itttt	lt
 8036198:	9b07      	ldrlt	r3, [sp, #28]
 803619a:	9707      	strlt	r7, [sp, #28]
 803619c:	1afa      	sublt	r2, r7, r3
 803619e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80361a0:	bfbb      	ittet	lt
 80361a2:	189b      	addlt	r3, r3, r2
 80361a4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80361a6:	1bdf      	subge	r7, r3, r7
 80361a8:	2700      	movlt	r7, #0
 80361aa:	f1b9 0f00 	cmp.w	r9, #0
 80361ae:	bfb5      	itete	lt
 80361b0:	9b05      	ldrlt	r3, [sp, #20]
 80361b2:	9d05      	ldrge	r5, [sp, #20]
 80361b4:	eba3 0509 	sublt.w	r5, r3, r9
 80361b8:	464b      	movge	r3, r9
 80361ba:	bfb8      	it	lt
 80361bc:	2300      	movlt	r3, #0
 80361be:	e77e      	b.n	80360be <_dtoa_r+0x6fe>
 80361c0:	9f07      	ldr	r7, [sp, #28]
 80361c2:	9d05      	ldr	r5, [sp, #20]
 80361c4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80361c6:	e783      	b.n	80360d0 <_dtoa_r+0x710>
 80361c8:	9a07      	ldr	r2, [sp, #28]
 80361ca:	e7ab      	b.n	8036124 <_dtoa_r+0x764>
 80361cc:	2300      	movs	r3, #0
 80361ce:	e7d4      	b.n	803617a <_dtoa_r+0x7ba>
 80361d0:	9b00      	ldr	r3, [sp, #0]
 80361d2:	e7d2      	b.n	803617a <_dtoa_r+0x7ba>
 80361d4:	2300      	movs	r3, #0
 80361d6:	9307      	str	r3, [sp, #28]
 80361d8:	693b      	ldr	r3, [r7, #16]
 80361da:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80361de:	6918      	ldr	r0, [r3, #16]
 80361e0:	f000 fc1a 	bl	8036a18 <__hi0bits>
 80361e4:	f1c0 0020 	rsb	r0, r0, #32
 80361e8:	4440      	add	r0, r8
 80361ea:	f010 001f 	ands.w	r0, r0, #31
 80361ee:	d047      	beq.n	8036280 <_dtoa_r+0x8c0>
 80361f0:	f1c0 0320 	rsb	r3, r0, #32
 80361f4:	2b04      	cmp	r3, #4
 80361f6:	dd3b      	ble.n	8036270 <_dtoa_r+0x8b0>
 80361f8:	9b05      	ldr	r3, [sp, #20]
 80361fa:	f1c0 001c 	rsb	r0, r0, #28
 80361fe:	4403      	add	r3, r0
 8036200:	9305      	str	r3, [sp, #20]
 8036202:	4405      	add	r5, r0
 8036204:	4480      	add	r8, r0
 8036206:	9b05      	ldr	r3, [sp, #20]
 8036208:	2b00      	cmp	r3, #0
 803620a:	dd05      	ble.n	8036218 <_dtoa_r+0x858>
 803620c:	461a      	mov	r2, r3
 803620e:	9904      	ldr	r1, [sp, #16]
 8036210:	4620      	mov	r0, r4
 8036212:	f000 fd3d 	bl	8036c90 <__lshift>
 8036216:	9004      	str	r0, [sp, #16]
 8036218:	f1b8 0f00 	cmp.w	r8, #0
 803621c:	dd05      	ble.n	803622a <_dtoa_r+0x86a>
 803621e:	4639      	mov	r1, r7
 8036220:	4642      	mov	r2, r8
 8036222:	4620      	mov	r0, r4
 8036224:	f000 fd34 	bl	8036c90 <__lshift>
 8036228:	4607      	mov	r7, r0
 803622a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 803622c:	b353      	cbz	r3, 8036284 <_dtoa_r+0x8c4>
 803622e:	4639      	mov	r1, r7
 8036230:	9804      	ldr	r0, [sp, #16]
 8036232:	f000 fd81 	bl	8036d38 <__mcmp>
 8036236:	2800      	cmp	r0, #0
 8036238:	da24      	bge.n	8036284 <_dtoa_r+0x8c4>
 803623a:	2300      	movs	r3, #0
 803623c:	220a      	movs	r2, #10
 803623e:	9904      	ldr	r1, [sp, #16]
 8036240:	4620      	mov	r0, r4
 8036242:	f000 fbae 	bl	80369a2 <__multadd>
 8036246:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8036248:	9004      	str	r0, [sp, #16]
 803624a:	f10a 3aff 	add.w	sl, sl, #4294967295
 803624e:	2b00      	cmp	r3, #0
 8036250:	f000 814d 	beq.w	80364ee <_dtoa_r+0xb2e>
 8036254:	2300      	movs	r3, #0
 8036256:	4631      	mov	r1, r6
 8036258:	220a      	movs	r2, #10
 803625a:	4620      	mov	r0, r4
 803625c:	f000 fba1 	bl	80369a2 <__multadd>
 8036260:	9b02      	ldr	r3, [sp, #8]
 8036262:	2b00      	cmp	r3, #0
 8036264:	4606      	mov	r6, r0
 8036266:	dc4f      	bgt.n	8036308 <_dtoa_r+0x948>
 8036268:	9b06      	ldr	r3, [sp, #24]
 803626a:	2b02      	cmp	r3, #2
 803626c:	dd4c      	ble.n	8036308 <_dtoa_r+0x948>
 803626e:	e011      	b.n	8036294 <_dtoa_r+0x8d4>
 8036270:	d0c9      	beq.n	8036206 <_dtoa_r+0x846>
 8036272:	9a05      	ldr	r2, [sp, #20]
 8036274:	331c      	adds	r3, #28
 8036276:	441a      	add	r2, r3
 8036278:	9205      	str	r2, [sp, #20]
 803627a:	441d      	add	r5, r3
 803627c:	4498      	add	r8, r3
 803627e:	e7c2      	b.n	8036206 <_dtoa_r+0x846>
 8036280:	4603      	mov	r3, r0
 8036282:	e7f6      	b.n	8036272 <_dtoa_r+0x8b2>
 8036284:	f1b9 0f00 	cmp.w	r9, #0
 8036288:	dc38      	bgt.n	80362fc <_dtoa_r+0x93c>
 803628a:	9b06      	ldr	r3, [sp, #24]
 803628c:	2b02      	cmp	r3, #2
 803628e:	dd35      	ble.n	80362fc <_dtoa_r+0x93c>
 8036290:	f8cd 9008 	str.w	r9, [sp, #8]
 8036294:	9b02      	ldr	r3, [sp, #8]
 8036296:	b963      	cbnz	r3, 80362b2 <_dtoa_r+0x8f2>
 8036298:	4639      	mov	r1, r7
 803629a:	2205      	movs	r2, #5
 803629c:	4620      	mov	r0, r4
 803629e:	f000 fb80 	bl	80369a2 <__multadd>
 80362a2:	4601      	mov	r1, r0
 80362a4:	4607      	mov	r7, r0
 80362a6:	9804      	ldr	r0, [sp, #16]
 80362a8:	f000 fd46 	bl	8036d38 <__mcmp>
 80362ac:	2800      	cmp	r0, #0
 80362ae:	f73f adcc 	bgt.w	8035e4a <_dtoa_r+0x48a>
 80362b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80362b4:	465d      	mov	r5, fp
 80362b6:	ea6f 0a03 	mvn.w	sl, r3
 80362ba:	f04f 0900 	mov.w	r9, #0
 80362be:	4639      	mov	r1, r7
 80362c0:	4620      	mov	r0, r4
 80362c2:	f000 fb57 	bl	8036974 <_Bfree>
 80362c6:	2e00      	cmp	r6, #0
 80362c8:	f43f aeb7 	beq.w	803603a <_dtoa_r+0x67a>
 80362cc:	f1b9 0f00 	cmp.w	r9, #0
 80362d0:	d005      	beq.n	80362de <_dtoa_r+0x91e>
 80362d2:	45b1      	cmp	r9, r6
 80362d4:	d003      	beq.n	80362de <_dtoa_r+0x91e>
 80362d6:	4649      	mov	r1, r9
 80362d8:	4620      	mov	r0, r4
 80362da:	f000 fb4b 	bl	8036974 <_Bfree>
 80362de:	4631      	mov	r1, r6
 80362e0:	4620      	mov	r0, r4
 80362e2:	f000 fb47 	bl	8036974 <_Bfree>
 80362e6:	e6a8      	b.n	803603a <_dtoa_r+0x67a>
 80362e8:	2700      	movs	r7, #0
 80362ea:	463e      	mov	r6, r7
 80362ec:	e7e1      	b.n	80362b2 <_dtoa_r+0x8f2>
 80362ee:	f8dd a020 	ldr.w	sl, [sp, #32]
 80362f2:	463e      	mov	r6, r7
 80362f4:	e5a9      	b.n	8035e4a <_dtoa_r+0x48a>
 80362f6:	bf00      	nop
 80362f8:	40240000 	.word	0x40240000
 80362fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80362fe:	f8cd 9008 	str.w	r9, [sp, #8]
 8036302:	2b00      	cmp	r3, #0
 8036304:	f000 80fa 	beq.w	80364fc <_dtoa_r+0xb3c>
 8036308:	2d00      	cmp	r5, #0
 803630a:	dd05      	ble.n	8036318 <_dtoa_r+0x958>
 803630c:	4631      	mov	r1, r6
 803630e:	462a      	mov	r2, r5
 8036310:	4620      	mov	r0, r4
 8036312:	f000 fcbd 	bl	8036c90 <__lshift>
 8036316:	4606      	mov	r6, r0
 8036318:	9b07      	ldr	r3, [sp, #28]
 803631a:	2b00      	cmp	r3, #0
 803631c:	d04c      	beq.n	80363b8 <_dtoa_r+0x9f8>
 803631e:	6871      	ldr	r1, [r6, #4]
 8036320:	4620      	mov	r0, r4
 8036322:	f000 faf3 	bl	803690c <_Balloc>
 8036326:	6932      	ldr	r2, [r6, #16]
 8036328:	3202      	adds	r2, #2
 803632a:	4605      	mov	r5, r0
 803632c:	0092      	lsls	r2, r2, #2
 803632e:	f106 010c 	add.w	r1, r6, #12
 8036332:	300c      	adds	r0, #12
 8036334:	f7fe fc96 	bl	8034c64 <memcpy>
 8036338:	2201      	movs	r2, #1
 803633a:	4629      	mov	r1, r5
 803633c:	4620      	mov	r0, r4
 803633e:	f000 fca7 	bl	8036c90 <__lshift>
 8036342:	9b00      	ldr	r3, [sp, #0]
 8036344:	f8cd b014 	str.w	fp, [sp, #20]
 8036348:	f003 0301 	and.w	r3, r3, #1
 803634c:	46b1      	mov	r9, r6
 803634e:	9307      	str	r3, [sp, #28]
 8036350:	4606      	mov	r6, r0
 8036352:	4639      	mov	r1, r7
 8036354:	9804      	ldr	r0, [sp, #16]
 8036356:	f7ff faa7 	bl	80358a8 <quorem>
 803635a:	4649      	mov	r1, r9
 803635c:	4605      	mov	r5, r0
 803635e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8036362:	9804      	ldr	r0, [sp, #16]
 8036364:	f000 fce8 	bl	8036d38 <__mcmp>
 8036368:	4632      	mov	r2, r6
 803636a:	9000      	str	r0, [sp, #0]
 803636c:	4639      	mov	r1, r7
 803636e:	4620      	mov	r0, r4
 8036370:	f000 fcfc 	bl	8036d6c <__mdiff>
 8036374:	68c3      	ldr	r3, [r0, #12]
 8036376:	4602      	mov	r2, r0
 8036378:	bb03      	cbnz	r3, 80363bc <_dtoa_r+0x9fc>
 803637a:	4601      	mov	r1, r0
 803637c:	9008      	str	r0, [sp, #32]
 803637e:	9804      	ldr	r0, [sp, #16]
 8036380:	f000 fcda 	bl	8036d38 <__mcmp>
 8036384:	9a08      	ldr	r2, [sp, #32]
 8036386:	4603      	mov	r3, r0
 8036388:	4611      	mov	r1, r2
 803638a:	4620      	mov	r0, r4
 803638c:	9308      	str	r3, [sp, #32]
 803638e:	f000 faf1 	bl	8036974 <_Bfree>
 8036392:	9b08      	ldr	r3, [sp, #32]
 8036394:	b9a3      	cbnz	r3, 80363c0 <_dtoa_r+0xa00>
 8036396:	9a06      	ldr	r2, [sp, #24]
 8036398:	b992      	cbnz	r2, 80363c0 <_dtoa_r+0xa00>
 803639a:	9a07      	ldr	r2, [sp, #28]
 803639c:	b982      	cbnz	r2, 80363c0 <_dtoa_r+0xa00>
 803639e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80363a2:	d029      	beq.n	80363f8 <_dtoa_r+0xa38>
 80363a4:	9b00      	ldr	r3, [sp, #0]
 80363a6:	2b00      	cmp	r3, #0
 80363a8:	dd01      	ble.n	80363ae <_dtoa_r+0x9ee>
 80363aa:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80363ae:	9b05      	ldr	r3, [sp, #20]
 80363b0:	1c5d      	adds	r5, r3, #1
 80363b2:	f883 8000 	strb.w	r8, [r3]
 80363b6:	e782      	b.n	80362be <_dtoa_r+0x8fe>
 80363b8:	4630      	mov	r0, r6
 80363ba:	e7c2      	b.n	8036342 <_dtoa_r+0x982>
 80363bc:	2301      	movs	r3, #1
 80363be:	e7e3      	b.n	8036388 <_dtoa_r+0x9c8>
 80363c0:	9a00      	ldr	r2, [sp, #0]
 80363c2:	2a00      	cmp	r2, #0
 80363c4:	db04      	blt.n	80363d0 <_dtoa_r+0xa10>
 80363c6:	d125      	bne.n	8036414 <_dtoa_r+0xa54>
 80363c8:	9a06      	ldr	r2, [sp, #24]
 80363ca:	bb1a      	cbnz	r2, 8036414 <_dtoa_r+0xa54>
 80363cc:	9a07      	ldr	r2, [sp, #28]
 80363ce:	bb0a      	cbnz	r2, 8036414 <_dtoa_r+0xa54>
 80363d0:	2b00      	cmp	r3, #0
 80363d2:	ddec      	ble.n	80363ae <_dtoa_r+0x9ee>
 80363d4:	2201      	movs	r2, #1
 80363d6:	9904      	ldr	r1, [sp, #16]
 80363d8:	4620      	mov	r0, r4
 80363da:	f000 fc59 	bl	8036c90 <__lshift>
 80363de:	4639      	mov	r1, r7
 80363e0:	9004      	str	r0, [sp, #16]
 80363e2:	f000 fca9 	bl	8036d38 <__mcmp>
 80363e6:	2800      	cmp	r0, #0
 80363e8:	dc03      	bgt.n	80363f2 <_dtoa_r+0xa32>
 80363ea:	d1e0      	bne.n	80363ae <_dtoa_r+0x9ee>
 80363ec:	f018 0f01 	tst.w	r8, #1
 80363f0:	d0dd      	beq.n	80363ae <_dtoa_r+0x9ee>
 80363f2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80363f6:	d1d8      	bne.n	80363aa <_dtoa_r+0x9ea>
 80363f8:	9b05      	ldr	r3, [sp, #20]
 80363fa:	9a05      	ldr	r2, [sp, #20]
 80363fc:	1c5d      	adds	r5, r3, #1
 80363fe:	2339      	movs	r3, #57	; 0x39
 8036400:	7013      	strb	r3, [r2, #0]
 8036402:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8036406:	2b39      	cmp	r3, #57	; 0x39
 8036408:	f105 32ff 	add.w	r2, r5, #4294967295
 803640c:	d04f      	beq.n	80364ae <_dtoa_r+0xaee>
 803640e:	3301      	adds	r3, #1
 8036410:	7013      	strb	r3, [r2, #0]
 8036412:	e754      	b.n	80362be <_dtoa_r+0x8fe>
 8036414:	9a05      	ldr	r2, [sp, #20]
 8036416:	2b00      	cmp	r3, #0
 8036418:	f102 0501 	add.w	r5, r2, #1
 803641c:	dd06      	ble.n	803642c <_dtoa_r+0xa6c>
 803641e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8036422:	d0e9      	beq.n	80363f8 <_dtoa_r+0xa38>
 8036424:	f108 0801 	add.w	r8, r8, #1
 8036428:	9b05      	ldr	r3, [sp, #20]
 803642a:	e7c2      	b.n	80363b2 <_dtoa_r+0x9f2>
 803642c:	9a02      	ldr	r2, [sp, #8]
 803642e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8036432:	eba5 030b 	sub.w	r3, r5, fp
 8036436:	4293      	cmp	r3, r2
 8036438:	d021      	beq.n	803647e <_dtoa_r+0xabe>
 803643a:	2300      	movs	r3, #0
 803643c:	220a      	movs	r2, #10
 803643e:	9904      	ldr	r1, [sp, #16]
 8036440:	4620      	mov	r0, r4
 8036442:	f000 faae 	bl	80369a2 <__multadd>
 8036446:	45b1      	cmp	r9, r6
 8036448:	9004      	str	r0, [sp, #16]
 803644a:	f04f 0300 	mov.w	r3, #0
 803644e:	f04f 020a 	mov.w	r2, #10
 8036452:	4649      	mov	r1, r9
 8036454:	4620      	mov	r0, r4
 8036456:	d105      	bne.n	8036464 <_dtoa_r+0xaa4>
 8036458:	f000 faa3 	bl	80369a2 <__multadd>
 803645c:	4681      	mov	r9, r0
 803645e:	4606      	mov	r6, r0
 8036460:	9505      	str	r5, [sp, #20]
 8036462:	e776      	b.n	8036352 <_dtoa_r+0x992>
 8036464:	f000 fa9d 	bl	80369a2 <__multadd>
 8036468:	4631      	mov	r1, r6
 803646a:	4681      	mov	r9, r0
 803646c:	2300      	movs	r3, #0
 803646e:	220a      	movs	r2, #10
 8036470:	4620      	mov	r0, r4
 8036472:	f000 fa96 	bl	80369a2 <__multadd>
 8036476:	4606      	mov	r6, r0
 8036478:	e7f2      	b.n	8036460 <_dtoa_r+0xaa0>
 803647a:	f04f 0900 	mov.w	r9, #0
 803647e:	2201      	movs	r2, #1
 8036480:	9904      	ldr	r1, [sp, #16]
 8036482:	4620      	mov	r0, r4
 8036484:	f000 fc04 	bl	8036c90 <__lshift>
 8036488:	4639      	mov	r1, r7
 803648a:	9004      	str	r0, [sp, #16]
 803648c:	f000 fc54 	bl	8036d38 <__mcmp>
 8036490:	2800      	cmp	r0, #0
 8036492:	dcb6      	bgt.n	8036402 <_dtoa_r+0xa42>
 8036494:	d102      	bne.n	803649c <_dtoa_r+0xadc>
 8036496:	f018 0f01 	tst.w	r8, #1
 803649a:	d1b2      	bne.n	8036402 <_dtoa_r+0xa42>
 803649c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80364a0:	2b30      	cmp	r3, #48	; 0x30
 80364a2:	f105 32ff 	add.w	r2, r5, #4294967295
 80364a6:	f47f af0a 	bne.w	80362be <_dtoa_r+0x8fe>
 80364aa:	4615      	mov	r5, r2
 80364ac:	e7f6      	b.n	803649c <_dtoa_r+0xadc>
 80364ae:	4593      	cmp	fp, r2
 80364b0:	d105      	bne.n	80364be <_dtoa_r+0xafe>
 80364b2:	2331      	movs	r3, #49	; 0x31
 80364b4:	f10a 0a01 	add.w	sl, sl, #1
 80364b8:	f88b 3000 	strb.w	r3, [fp]
 80364bc:	e6ff      	b.n	80362be <_dtoa_r+0x8fe>
 80364be:	4615      	mov	r5, r2
 80364c0:	e79f      	b.n	8036402 <_dtoa_r+0xa42>
 80364c2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8036528 <_dtoa_r+0xb68>
 80364c6:	e007      	b.n	80364d8 <_dtoa_r+0xb18>
 80364c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80364ca:	f8df b060 	ldr.w	fp, [pc, #96]	; 803652c <_dtoa_r+0xb6c>
 80364ce:	b11b      	cbz	r3, 80364d8 <_dtoa_r+0xb18>
 80364d0:	f10b 0308 	add.w	r3, fp, #8
 80364d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80364d6:	6013      	str	r3, [r2, #0]
 80364d8:	4658      	mov	r0, fp
 80364da:	b017      	add	sp, #92	; 0x5c
 80364dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80364e0:	9b06      	ldr	r3, [sp, #24]
 80364e2:	2b01      	cmp	r3, #1
 80364e4:	f77f ae35 	ble.w	8036152 <_dtoa_r+0x792>
 80364e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80364ea:	9307      	str	r3, [sp, #28]
 80364ec:	e649      	b.n	8036182 <_dtoa_r+0x7c2>
 80364ee:	9b02      	ldr	r3, [sp, #8]
 80364f0:	2b00      	cmp	r3, #0
 80364f2:	dc03      	bgt.n	80364fc <_dtoa_r+0xb3c>
 80364f4:	9b06      	ldr	r3, [sp, #24]
 80364f6:	2b02      	cmp	r3, #2
 80364f8:	f73f aecc 	bgt.w	8036294 <_dtoa_r+0x8d4>
 80364fc:	465d      	mov	r5, fp
 80364fe:	4639      	mov	r1, r7
 8036500:	9804      	ldr	r0, [sp, #16]
 8036502:	f7ff f9d1 	bl	80358a8 <quorem>
 8036506:	f100 0830 	add.w	r8, r0, #48	; 0x30
 803650a:	f805 8b01 	strb.w	r8, [r5], #1
 803650e:	9a02      	ldr	r2, [sp, #8]
 8036510:	eba5 030b 	sub.w	r3, r5, fp
 8036514:	429a      	cmp	r2, r3
 8036516:	ddb0      	ble.n	803647a <_dtoa_r+0xaba>
 8036518:	2300      	movs	r3, #0
 803651a:	220a      	movs	r2, #10
 803651c:	9904      	ldr	r1, [sp, #16]
 803651e:	4620      	mov	r0, r4
 8036520:	f000 fa3f 	bl	80369a2 <__multadd>
 8036524:	9004      	str	r0, [sp, #16]
 8036526:	e7ea      	b.n	80364fe <_dtoa_r+0xb3e>
 8036528:	080383b8 	.word	0x080383b8
 803652c:	080383dc 	.word	0x080383dc

08036530 <__sflush_r>:
 8036530:	898a      	ldrh	r2, [r1, #12]
 8036532:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8036536:	4605      	mov	r5, r0
 8036538:	0710      	lsls	r0, r2, #28
 803653a:	460c      	mov	r4, r1
 803653c:	d458      	bmi.n	80365f0 <__sflush_r+0xc0>
 803653e:	684b      	ldr	r3, [r1, #4]
 8036540:	2b00      	cmp	r3, #0
 8036542:	dc05      	bgt.n	8036550 <__sflush_r+0x20>
 8036544:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8036546:	2b00      	cmp	r3, #0
 8036548:	dc02      	bgt.n	8036550 <__sflush_r+0x20>
 803654a:	2000      	movs	r0, #0
 803654c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8036550:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8036552:	2e00      	cmp	r6, #0
 8036554:	d0f9      	beq.n	803654a <__sflush_r+0x1a>
 8036556:	2300      	movs	r3, #0
 8036558:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 803655c:	682f      	ldr	r7, [r5, #0]
 803655e:	6a21      	ldr	r1, [r4, #32]
 8036560:	602b      	str	r3, [r5, #0]
 8036562:	d032      	beq.n	80365ca <__sflush_r+0x9a>
 8036564:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8036566:	89a3      	ldrh	r3, [r4, #12]
 8036568:	075a      	lsls	r2, r3, #29
 803656a:	d505      	bpl.n	8036578 <__sflush_r+0x48>
 803656c:	6863      	ldr	r3, [r4, #4]
 803656e:	1ac0      	subs	r0, r0, r3
 8036570:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8036572:	b10b      	cbz	r3, 8036578 <__sflush_r+0x48>
 8036574:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8036576:	1ac0      	subs	r0, r0, r3
 8036578:	2300      	movs	r3, #0
 803657a:	4602      	mov	r2, r0
 803657c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 803657e:	6a21      	ldr	r1, [r4, #32]
 8036580:	4628      	mov	r0, r5
 8036582:	47b0      	blx	r6
 8036584:	1c43      	adds	r3, r0, #1
 8036586:	89a3      	ldrh	r3, [r4, #12]
 8036588:	d106      	bne.n	8036598 <__sflush_r+0x68>
 803658a:	6829      	ldr	r1, [r5, #0]
 803658c:	291d      	cmp	r1, #29
 803658e:	d848      	bhi.n	8036622 <__sflush_r+0xf2>
 8036590:	4a29      	ldr	r2, [pc, #164]	; (8036638 <__sflush_r+0x108>)
 8036592:	40ca      	lsrs	r2, r1
 8036594:	07d6      	lsls	r6, r2, #31
 8036596:	d544      	bpl.n	8036622 <__sflush_r+0xf2>
 8036598:	2200      	movs	r2, #0
 803659a:	6062      	str	r2, [r4, #4]
 803659c:	04d9      	lsls	r1, r3, #19
 803659e:	6922      	ldr	r2, [r4, #16]
 80365a0:	6022      	str	r2, [r4, #0]
 80365a2:	d504      	bpl.n	80365ae <__sflush_r+0x7e>
 80365a4:	1c42      	adds	r2, r0, #1
 80365a6:	d101      	bne.n	80365ac <__sflush_r+0x7c>
 80365a8:	682b      	ldr	r3, [r5, #0]
 80365aa:	b903      	cbnz	r3, 80365ae <__sflush_r+0x7e>
 80365ac:	6560      	str	r0, [r4, #84]	; 0x54
 80365ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80365b0:	602f      	str	r7, [r5, #0]
 80365b2:	2900      	cmp	r1, #0
 80365b4:	d0c9      	beq.n	803654a <__sflush_r+0x1a>
 80365b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80365ba:	4299      	cmp	r1, r3
 80365bc:	d002      	beq.n	80365c4 <__sflush_r+0x94>
 80365be:	4628      	mov	r0, r5
 80365c0:	f7fe fb64 	bl	8034c8c <_free_r>
 80365c4:	2000      	movs	r0, #0
 80365c6:	6360      	str	r0, [r4, #52]	; 0x34
 80365c8:	e7c0      	b.n	803654c <__sflush_r+0x1c>
 80365ca:	2301      	movs	r3, #1
 80365cc:	4628      	mov	r0, r5
 80365ce:	47b0      	blx	r6
 80365d0:	1c41      	adds	r1, r0, #1
 80365d2:	d1c8      	bne.n	8036566 <__sflush_r+0x36>
 80365d4:	682b      	ldr	r3, [r5, #0]
 80365d6:	2b00      	cmp	r3, #0
 80365d8:	d0c5      	beq.n	8036566 <__sflush_r+0x36>
 80365da:	2b1d      	cmp	r3, #29
 80365dc:	d001      	beq.n	80365e2 <__sflush_r+0xb2>
 80365de:	2b16      	cmp	r3, #22
 80365e0:	d101      	bne.n	80365e6 <__sflush_r+0xb6>
 80365e2:	602f      	str	r7, [r5, #0]
 80365e4:	e7b1      	b.n	803654a <__sflush_r+0x1a>
 80365e6:	89a3      	ldrh	r3, [r4, #12]
 80365e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80365ec:	81a3      	strh	r3, [r4, #12]
 80365ee:	e7ad      	b.n	803654c <__sflush_r+0x1c>
 80365f0:	690f      	ldr	r7, [r1, #16]
 80365f2:	2f00      	cmp	r7, #0
 80365f4:	d0a9      	beq.n	803654a <__sflush_r+0x1a>
 80365f6:	0793      	lsls	r3, r2, #30
 80365f8:	680e      	ldr	r6, [r1, #0]
 80365fa:	bf08      	it	eq
 80365fc:	694b      	ldreq	r3, [r1, #20]
 80365fe:	600f      	str	r7, [r1, #0]
 8036600:	bf18      	it	ne
 8036602:	2300      	movne	r3, #0
 8036604:	eba6 0807 	sub.w	r8, r6, r7
 8036608:	608b      	str	r3, [r1, #8]
 803660a:	f1b8 0f00 	cmp.w	r8, #0
 803660e:	dd9c      	ble.n	803654a <__sflush_r+0x1a>
 8036610:	4643      	mov	r3, r8
 8036612:	463a      	mov	r2, r7
 8036614:	6a21      	ldr	r1, [r4, #32]
 8036616:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8036618:	4628      	mov	r0, r5
 803661a:	47b0      	blx	r6
 803661c:	2800      	cmp	r0, #0
 803661e:	dc06      	bgt.n	803662e <__sflush_r+0xfe>
 8036620:	89a3      	ldrh	r3, [r4, #12]
 8036622:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8036626:	81a3      	strh	r3, [r4, #12]
 8036628:	f04f 30ff 	mov.w	r0, #4294967295
 803662c:	e78e      	b.n	803654c <__sflush_r+0x1c>
 803662e:	4407      	add	r7, r0
 8036630:	eba8 0800 	sub.w	r8, r8, r0
 8036634:	e7e9      	b.n	803660a <__sflush_r+0xda>
 8036636:	bf00      	nop
 8036638:	20400001 	.word	0x20400001

0803663c <_fflush_r>:
 803663c:	b538      	push	{r3, r4, r5, lr}
 803663e:	690b      	ldr	r3, [r1, #16]
 8036640:	4605      	mov	r5, r0
 8036642:	460c      	mov	r4, r1
 8036644:	b1db      	cbz	r3, 803667e <_fflush_r+0x42>
 8036646:	b118      	cbz	r0, 8036650 <_fflush_r+0x14>
 8036648:	6983      	ldr	r3, [r0, #24]
 803664a:	b90b      	cbnz	r3, 8036650 <_fflush_r+0x14>
 803664c:	f000 f860 	bl	8036710 <__sinit>
 8036650:	4b0c      	ldr	r3, [pc, #48]	; (8036684 <_fflush_r+0x48>)
 8036652:	429c      	cmp	r4, r3
 8036654:	d109      	bne.n	803666a <_fflush_r+0x2e>
 8036656:	686c      	ldr	r4, [r5, #4]
 8036658:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 803665c:	b17b      	cbz	r3, 803667e <_fflush_r+0x42>
 803665e:	4621      	mov	r1, r4
 8036660:	4628      	mov	r0, r5
 8036662:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8036666:	f7ff bf63 	b.w	8036530 <__sflush_r>
 803666a:	4b07      	ldr	r3, [pc, #28]	; (8036688 <_fflush_r+0x4c>)
 803666c:	429c      	cmp	r4, r3
 803666e:	d101      	bne.n	8036674 <_fflush_r+0x38>
 8036670:	68ac      	ldr	r4, [r5, #8]
 8036672:	e7f1      	b.n	8036658 <_fflush_r+0x1c>
 8036674:	4b05      	ldr	r3, [pc, #20]	; (803668c <_fflush_r+0x50>)
 8036676:	429c      	cmp	r4, r3
 8036678:	bf08      	it	eq
 803667a:	68ec      	ldreq	r4, [r5, #12]
 803667c:	e7ec      	b.n	8036658 <_fflush_r+0x1c>
 803667e:	2000      	movs	r0, #0
 8036680:	bd38      	pop	{r3, r4, r5, pc}
 8036682:	bf00      	nop
 8036684:	0803840c 	.word	0x0803840c
 8036688:	0803842c 	.word	0x0803842c
 803668c:	080383ec 	.word	0x080383ec

08036690 <std>:
 8036690:	2300      	movs	r3, #0
 8036692:	b510      	push	{r4, lr}
 8036694:	4604      	mov	r4, r0
 8036696:	e9c0 3300 	strd	r3, r3, [r0]
 803669a:	6083      	str	r3, [r0, #8]
 803669c:	8181      	strh	r1, [r0, #12]
 803669e:	6643      	str	r3, [r0, #100]	; 0x64
 80366a0:	81c2      	strh	r2, [r0, #14]
 80366a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80366a6:	6183      	str	r3, [r0, #24]
 80366a8:	4619      	mov	r1, r3
 80366aa:	2208      	movs	r2, #8
 80366ac:	305c      	adds	r0, #92	; 0x5c
 80366ae:	f7fe fae4 	bl	8034c7a <memset>
 80366b2:	4b05      	ldr	r3, [pc, #20]	; (80366c8 <std+0x38>)
 80366b4:	6263      	str	r3, [r4, #36]	; 0x24
 80366b6:	4b05      	ldr	r3, [pc, #20]	; (80366cc <std+0x3c>)
 80366b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80366ba:	4b05      	ldr	r3, [pc, #20]	; (80366d0 <std+0x40>)
 80366bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80366be:	4b05      	ldr	r3, [pc, #20]	; (80366d4 <std+0x44>)
 80366c0:	6224      	str	r4, [r4, #32]
 80366c2:	6323      	str	r3, [r4, #48]	; 0x30
 80366c4:	bd10      	pop	{r4, pc}
 80366c6:	bf00      	nop
 80366c8:	08037471 	.word	0x08037471
 80366cc:	08037493 	.word	0x08037493
 80366d0:	080374cb 	.word	0x080374cb
 80366d4:	080374ef 	.word	0x080374ef

080366d8 <_cleanup_r>:
 80366d8:	4901      	ldr	r1, [pc, #4]	; (80366e0 <_cleanup_r+0x8>)
 80366da:	f000 b885 	b.w	80367e8 <_fwalk_reent>
 80366de:	bf00      	nop
 80366e0:	0803663d 	.word	0x0803663d

080366e4 <__sfmoreglue>:
 80366e4:	b570      	push	{r4, r5, r6, lr}
 80366e6:	1e4a      	subs	r2, r1, #1
 80366e8:	2568      	movs	r5, #104	; 0x68
 80366ea:	4355      	muls	r5, r2
 80366ec:	460e      	mov	r6, r1
 80366ee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80366f2:	f7fe fb19 	bl	8034d28 <_malloc_r>
 80366f6:	4604      	mov	r4, r0
 80366f8:	b140      	cbz	r0, 803670c <__sfmoreglue+0x28>
 80366fa:	2100      	movs	r1, #0
 80366fc:	e9c0 1600 	strd	r1, r6, [r0]
 8036700:	300c      	adds	r0, #12
 8036702:	60a0      	str	r0, [r4, #8]
 8036704:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8036708:	f7fe fab7 	bl	8034c7a <memset>
 803670c:	4620      	mov	r0, r4
 803670e:	bd70      	pop	{r4, r5, r6, pc}

08036710 <__sinit>:
 8036710:	6983      	ldr	r3, [r0, #24]
 8036712:	b510      	push	{r4, lr}
 8036714:	4604      	mov	r4, r0
 8036716:	bb33      	cbnz	r3, 8036766 <__sinit+0x56>
 8036718:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 803671c:	6503      	str	r3, [r0, #80]	; 0x50
 803671e:	4b12      	ldr	r3, [pc, #72]	; (8036768 <__sinit+0x58>)
 8036720:	4a12      	ldr	r2, [pc, #72]	; (803676c <__sinit+0x5c>)
 8036722:	681b      	ldr	r3, [r3, #0]
 8036724:	6282      	str	r2, [r0, #40]	; 0x28
 8036726:	4298      	cmp	r0, r3
 8036728:	bf04      	itt	eq
 803672a:	2301      	moveq	r3, #1
 803672c:	6183      	streq	r3, [r0, #24]
 803672e:	f000 f81f 	bl	8036770 <__sfp>
 8036732:	6060      	str	r0, [r4, #4]
 8036734:	4620      	mov	r0, r4
 8036736:	f000 f81b 	bl	8036770 <__sfp>
 803673a:	60a0      	str	r0, [r4, #8]
 803673c:	4620      	mov	r0, r4
 803673e:	f000 f817 	bl	8036770 <__sfp>
 8036742:	2200      	movs	r2, #0
 8036744:	60e0      	str	r0, [r4, #12]
 8036746:	2104      	movs	r1, #4
 8036748:	6860      	ldr	r0, [r4, #4]
 803674a:	f7ff ffa1 	bl	8036690 <std>
 803674e:	2201      	movs	r2, #1
 8036750:	2109      	movs	r1, #9
 8036752:	68a0      	ldr	r0, [r4, #8]
 8036754:	f7ff ff9c 	bl	8036690 <std>
 8036758:	2202      	movs	r2, #2
 803675a:	2112      	movs	r1, #18
 803675c:	68e0      	ldr	r0, [r4, #12]
 803675e:	f7ff ff97 	bl	8036690 <std>
 8036762:	2301      	movs	r3, #1
 8036764:	61a3      	str	r3, [r4, #24]
 8036766:	bd10      	pop	{r4, pc}
 8036768:	080383a4 	.word	0x080383a4
 803676c:	080366d9 	.word	0x080366d9

08036770 <__sfp>:
 8036770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8036772:	4b1b      	ldr	r3, [pc, #108]	; (80367e0 <__sfp+0x70>)
 8036774:	681e      	ldr	r6, [r3, #0]
 8036776:	69b3      	ldr	r3, [r6, #24]
 8036778:	4607      	mov	r7, r0
 803677a:	b913      	cbnz	r3, 8036782 <__sfp+0x12>
 803677c:	4630      	mov	r0, r6
 803677e:	f7ff ffc7 	bl	8036710 <__sinit>
 8036782:	3648      	adds	r6, #72	; 0x48
 8036784:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8036788:	3b01      	subs	r3, #1
 803678a:	d503      	bpl.n	8036794 <__sfp+0x24>
 803678c:	6833      	ldr	r3, [r6, #0]
 803678e:	b133      	cbz	r3, 803679e <__sfp+0x2e>
 8036790:	6836      	ldr	r6, [r6, #0]
 8036792:	e7f7      	b.n	8036784 <__sfp+0x14>
 8036794:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8036798:	b16d      	cbz	r5, 80367b6 <__sfp+0x46>
 803679a:	3468      	adds	r4, #104	; 0x68
 803679c:	e7f4      	b.n	8036788 <__sfp+0x18>
 803679e:	2104      	movs	r1, #4
 80367a0:	4638      	mov	r0, r7
 80367a2:	f7ff ff9f 	bl	80366e4 <__sfmoreglue>
 80367a6:	6030      	str	r0, [r6, #0]
 80367a8:	2800      	cmp	r0, #0
 80367aa:	d1f1      	bne.n	8036790 <__sfp+0x20>
 80367ac:	230c      	movs	r3, #12
 80367ae:	603b      	str	r3, [r7, #0]
 80367b0:	4604      	mov	r4, r0
 80367b2:	4620      	mov	r0, r4
 80367b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80367b6:	4b0b      	ldr	r3, [pc, #44]	; (80367e4 <__sfp+0x74>)
 80367b8:	6665      	str	r5, [r4, #100]	; 0x64
 80367ba:	e9c4 5500 	strd	r5, r5, [r4]
 80367be:	60a5      	str	r5, [r4, #8]
 80367c0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80367c4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80367c8:	2208      	movs	r2, #8
 80367ca:	4629      	mov	r1, r5
 80367cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80367d0:	f7fe fa53 	bl	8034c7a <memset>
 80367d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80367d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80367dc:	e7e9      	b.n	80367b2 <__sfp+0x42>
 80367de:	bf00      	nop
 80367e0:	080383a4 	.word	0x080383a4
 80367e4:	ffff0001 	.word	0xffff0001

080367e8 <_fwalk_reent>:
 80367e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80367ec:	4680      	mov	r8, r0
 80367ee:	4689      	mov	r9, r1
 80367f0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80367f4:	2600      	movs	r6, #0
 80367f6:	b914      	cbnz	r4, 80367fe <_fwalk_reent+0x16>
 80367f8:	4630      	mov	r0, r6
 80367fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80367fe:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8036802:	3f01      	subs	r7, #1
 8036804:	d501      	bpl.n	803680a <_fwalk_reent+0x22>
 8036806:	6824      	ldr	r4, [r4, #0]
 8036808:	e7f5      	b.n	80367f6 <_fwalk_reent+0xe>
 803680a:	89ab      	ldrh	r3, [r5, #12]
 803680c:	2b01      	cmp	r3, #1
 803680e:	d907      	bls.n	8036820 <_fwalk_reent+0x38>
 8036810:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8036814:	3301      	adds	r3, #1
 8036816:	d003      	beq.n	8036820 <_fwalk_reent+0x38>
 8036818:	4629      	mov	r1, r5
 803681a:	4640      	mov	r0, r8
 803681c:	47c8      	blx	r9
 803681e:	4306      	orrs	r6, r0
 8036820:	3568      	adds	r5, #104	; 0x68
 8036822:	e7ee      	b.n	8036802 <_fwalk_reent+0x1a>

08036824 <_localeconv_r>:
 8036824:	4b04      	ldr	r3, [pc, #16]	; (8036838 <_localeconv_r+0x14>)
 8036826:	681b      	ldr	r3, [r3, #0]
 8036828:	6a18      	ldr	r0, [r3, #32]
 803682a:	4b04      	ldr	r3, [pc, #16]	; (803683c <_localeconv_r+0x18>)
 803682c:	2800      	cmp	r0, #0
 803682e:	bf08      	it	eq
 8036830:	4618      	moveq	r0, r3
 8036832:	30f0      	adds	r0, #240	; 0xf0
 8036834:	4770      	bx	lr
 8036836:	bf00      	nop
 8036838:	200001a0 	.word	0x200001a0
 803683c:	20000204 	.word	0x20000204

08036840 <__swhatbuf_r>:
 8036840:	b570      	push	{r4, r5, r6, lr}
 8036842:	460e      	mov	r6, r1
 8036844:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8036848:	2900      	cmp	r1, #0
 803684a:	b096      	sub	sp, #88	; 0x58
 803684c:	4614      	mov	r4, r2
 803684e:	461d      	mov	r5, r3
 8036850:	da07      	bge.n	8036862 <__swhatbuf_r+0x22>
 8036852:	2300      	movs	r3, #0
 8036854:	602b      	str	r3, [r5, #0]
 8036856:	89b3      	ldrh	r3, [r6, #12]
 8036858:	061a      	lsls	r2, r3, #24
 803685a:	d410      	bmi.n	803687e <__swhatbuf_r+0x3e>
 803685c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8036860:	e00e      	b.n	8036880 <__swhatbuf_r+0x40>
 8036862:	466a      	mov	r2, sp
 8036864:	f000 ff2a 	bl	80376bc <_fstat_r>
 8036868:	2800      	cmp	r0, #0
 803686a:	dbf2      	blt.n	8036852 <__swhatbuf_r+0x12>
 803686c:	9a01      	ldr	r2, [sp, #4]
 803686e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8036872:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8036876:	425a      	negs	r2, r3
 8036878:	415a      	adcs	r2, r3
 803687a:	602a      	str	r2, [r5, #0]
 803687c:	e7ee      	b.n	803685c <__swhatbuf_r+0x1c>
 803687e:	2340      	movs	r3, #64	; 0x40
 8036880:	2000      	movs	r0, #0
 8036882:	6023      	str	r3, [r4, #0]
 8036884:	b016      	add	sp, #88	; 0x58
 8036886:	bd70      	pop	{r4, r5, r6, pc}

08036888 <__smakebuf_r>:
 8036888:	898b      	ldrh	r3, [r1, #12]
 803688a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 803688c:	079d      	lsls	r5, r3, #30
 803688e:	4606      	mov	r6, r0
 8036890:	460c      	mov	r4, r1
 8036892:	d507      	bpl.n	80368a4 <__smakebuf_r+0x1c>
 8036894:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8036898:	6023      	str	r3, [r4, #0]
 803689a:	6123      	str	r3, [r4, #16]
 803689c:	2301      	movs	r3, #1
 803689e:	6163      	str	r3, [r4, #20]
 80368a0:	b002      	add	sp, #8
 80368a2:	bd70      	pop	{r4, r5, r6, pc}
 80368a4:	ab01      	add	r3, sp, #4
 80368a6:	466a      	mov	r2, sp
 80368a8:	f7ff ffca 	bl	8036840 <__swhatbuf_r>
 80368ac:	9900      	ldr	r1, [sp, #0]
 80368ae:	4605      	mov	r5, r0
 80368b0:	4630      	mov	r0, r6
 80368b2:	f7fe fa39 	bl	8034d28 <_malloc_r>
 80368b6:	b948      	cbnz	r0, 80368cc <__smakebuf_r+0x44>
 80368b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80368bc:	059a      	lsls	r2, r3, #22
 80368be:	d4ef      	bmi.n	80368a0 <__smakebuf_r+0x18>
 80368c0:	f023 0303 	bic.w	r3, r3, #3
 80368c4:	f043 0302 	orr.w	r3, r3, #2
 80368c8:	81a3      	strh	r3, [r4, #12]
 80368ca:	e7e3      	b.n	8036894 <__smakebuf_r+0xc>
 80368cc:	4b0d      	ldr	r3, [pc, #52]	; (8036904 <__smakebuf_r+0x7c>)
 80368ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80368d0:	89a3      	ldrh	r3, [r4, #12]
 80368d2:	6020      	str	r0, [r4, #0]
 80368d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80368d8:	81a3      	strh	r3, [r4, #12]
 80368da:	9b00      	ldr	r3, [sp, #0]
 80368dc:	6163      	str	r3, [r4, #20]
 80368de:	9b01      	ldr	r3, [sp, #4]
 80368e0:	6120      	str	r0, [r4, #16]
 80368e2:	b15b      	cbz	r3, 80368fc <__smakebuf_r+0x74>
 80368e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80368e8:	4630      	mov	r0, r6
 80368ea:	f000 fef9 	bl	80376e0 <_isatty_r>
 80368ee:	b128      	cbz	r0, 80368fc <__smakebuf_r+0x74>
 80368f0:	89a3      	ldrh	r3, [r4, #12]
 80368f2:	f023 0303 	bic.w	r3, r3, #3
 80368f6:	f043 0301 	orr.w	r3, r3, #1
 80368fa:	81a3      	strh	r3, [r4, #12]
 80368fc:	89a3      	ldrh	r3, [r4, #12]
 80368fe:	431d      	orrs	r5, r3
 8036900:	81a5      	strh	r5, [r4, #12]
 8036902:	e7cd      	b.n	80368a0 <__smakebuf_r+0x18>
 8036904:	080366d9 	.word	0x080366d9

08036908 <__malloc_lock>:
 8036908:	4770      	bx	lr

0803690a <__malloc_unlock>:
 803690a:	4770      	bx	lr

0803690c <_Balloc>:
 803690c:	b570      	push	{r4, r5, r6, lr}
 803690e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8036910:	4604      	mov	r4, r0
 8036912:	460e      	mov	r6, r1
 8036914:	b93d      	cbnz	r5, 8036926 <_Balloc+0x1a>
 8036916:	2010      	movs	r0, #16
 8036918:	f7fe f994 	bl	8034c44 <malloc>
 803691c:	6260      	str	r0, [r4, #36]	; 0x24
 803691e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8036922:	6005      	str	r5, [r0, #0]
 8036924:	60c5      	str	r5, [r0, #12]
 8036926:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8036928:	68eb      	ldr	r3, [r5, #12]
 803692a:	b183      	cbz	r3, 803694e <_Balloc+0x42>
 803692c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 803692e:	68db      	ldr	r3, [r3, #12]
 8036930:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8036934:	b9b8      	cbnz	r0, 8036966 <_Balloc+0x5a>
 8036936:	2101      	movs	r1, #1
 8036938:	fa01 f506 	lsl.w	r5, r1, r6
 803693c:	1d6a      	adds	r2, r5, #5
 803693e:	0092      	lsls	r2, r2, #2
 8036940:	4620      	mov	r0, r4
 8036942:	f000 fabf 	bl	8036ec4 <_calloc_r>
 8036946:	b160      	cbz	r0, 8036962 <_Balloc+0x56>
 8036948:	e9c0 6501 	strd	r6, r5, [r0, #4]
 803694c:	e00e      	b.n	803696c <_Balloc+0x60>
 803694e:	2221      	movs	r2, #33	; 0x21
 8036950:	2104      	movs	r1, #4
 8036952:	4620      	mov	r0, r4
 8036954:	f000 fab6 	bl	8036ec4 <_calloc_r>
 8036958:	6a63      	ldr	r3, [r4, #36]	; 0x24
 803695a:	60e8      	str	r0, [r5, #12]
 803695c:	68db      	ldr	r3, [r3, #12]
 803695e:	2b00      	cmp	r3, #0
 8036960:	d1e4      	bne.n	803692c <_Balloc+0x20>
 8036962:	2000      	movs	r0, #0
 8036964:	bd70      	pop	{r4, r5, r6, pc}
 8036966:	6802      	ldr	r2, [r0, #0]
 8036968:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 803696c:	2300      	movs	r3, #0
 803696e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8036972:	e7f7      	b.n	8036964 <_Balloc+0x58>

08036974 <_Bfree>:
 8036974:	b570      	push	{r4, r5, r6, lr}
 8036976:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8036978:	4606      	mov	r6, r0
 803697a:	460d      	mov	r5, r1
 803697c:	b93c      	cbnz	r4, 803698e <_Bfree+0x1a>
 803697e:	2010      	movs	r0, #16
 8036980:	f7fe f960 	bl	8034c44 <malloc>
 8036984:	6270      	str	r0, [r6, #36]	; 0x24
 8036986:	e9c0 4401 	strd	r4, r4, [r0, #4]
 803698a:	6004      	str	r4, [r0, #0]
 803698c:	60c4      	str	r4, [r0, #12]
 803698e:	b13d      	cbz	r5, 80369a0 <_Bfree+0x2c>
 8036990:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8036992:	686a      	ldr	r2, [r5, #4]
 8036994:	68db      	ldr	r3, [r3, #12]
 8036996:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 803699a:	6029      	str	r1, [r5, #0]
 803699c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80369a0:	bd70      	pop	{r4, r5, r6, pc}

080369a2 <__multadd>:
 80369a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80369a6:	690d      	ldr	r5, [r1, #16]
 80369a8:	461f      	mov	r7, r3
 80369aa:	4606      	mov	r6, r0
 80369ac:	460c      	mov	r4, r1
 80369ae:	f101 0c14 	add.w	ip, r1, #20
 80369b2:	2300      	movs	r3, #0
 80369b4:	f8dc 0000 	ldr.w	r0, [ip]
 80369b8:	b281      	uxth	r1, r0
 80369ba:	fb02 7101 	mla	r1, r2, r1, r7
 80369be:	0c0f      	lsrs	r7, r1, #16
 80369c0:	0c00      	lsrs	r0, r0, #16
 80369c2:	fb02 7000 	mla	r0, r2, r0, r7
 80369c6:	b289      	uxth	r1, r1
 80369c8:	3301      	adds	r3, #1
 80369ca:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80369ce:	429d      	cmp	r5, r3
 80369d0:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80369d4:	f84c 1b04 	str.w	r1, [ip], #4
 80369d8:	dcec      	bgt.n	80369b4 <__multadd+0x12>
 80369da:	b1d7      	cbz	r7, 8036a12 <__multadd+0x70>
 80369dc:	68a3      	ldr	r3, [r4, #8]
 80369de:	42ab      	cmp	r3, r5
 80369e0:	dc12      	bgt.n	8036a08 <__multadd+0x66>
 80369e2:	6861      	ldr	r1, [r4, #4]
 80369e4:	4630      	mov	r0, r6
 80369e6:	3101      	adds	r1, #1
 80369e8:	f7ff ff90 	bl	803690c <_Balloc>
 80369ec:	6922      	ldr	r2, [r4, #16]
 80369ee:	3202      	adds	r2, #2
 80369f0:	f104 010c 	add.w	r1, r4, #12
 80369f4:	4680      	mov	r8, r0
 80369f6:	0092      	lsls	r2, r2, #2
 80369f8:	300c      	adds	r0, #12
 80369fa:	f7fe f933 	bl	8034c64 <memcpy>
 80369fe:	4621      	mov	r1, r4
 8036a00:	4630      	mov	r0, r6
 8036a02:	f7ff ffb7 	bl	8036974 <_Bfree>
 8036a06:	4644      	mov	r4, r8
 8036a08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8036a0c:	3501      	adds	r5, #1
 8036a0e:	615f      	str	r7, [r3, #20]
 8036a10:	6125      	str	r5, [r4, #16]
 8036a12:	4620      	mov	r0, r4
 8036a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08036a18 <__hi0bits>:
 8036a18:	0c02      	lsrs	r2, r0, #16
 8036a1a:	0412      	lsls	r2, r2, #16
 8036a1c:	4603      	mov	r3, r0
 8036a1e:	b9b2      	cbnz	r2, 8036a4e <__hi0bits+0x36>
 8036a20:	0403      	lsls	r3, r0, #16
 8036a22:	2010      	movs	r0, #16
 8036a24:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8036a28:	bf04      	itt	eq
 8036a2a:	021b      	lsleq	r3, r3, #8
 8036a2c:	3008      	addeq	r0, #8
 8036a2e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8036a32:	bf04      	itt	eq
 8036a34:	011b      	lsleq	r3, r3, #4
 8036a36:	3004      	addeq	r0, #4
 8036a38:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8036a3c:	bf04      	itt	eq
 8036a3e:	009b      	lsleq	r3, r3, #2
 8036a40:	3002      	addeq	r0, #2
 8036a42:	2b00      	cmp	r3, #0
 8036a44:	db06      	blt.n	8036a54 <__hi0bits+0x3c>
 8036a46:	005b      	lsls	r3, r3, #1
 8036a48:	d503      	bpl.n	8036a52 <__hi0bits+0x3a>
 8036a4a:	3001      	adds	r0, #1
 8036a4c:	4770      	bx	lr
 8036a4e:	2000      	movs	r0, #0
 8036a50:	e7e8      	b.n	8036a24 <__hi0bits+0xc>
 8036a52:	2020      	movs	r0, #32
 8036a54:	4770      	bx	lr

08036a56 <__lo0bits>:
 8036a56:	6803      	ldr	r3, [r0, #0]
 8036a58:	f013 0207 	ands.w	r2, r3, #7
 8036a5c:	4601      	mov	r1, r0
 8036a5e:	d00b      	beq.n	8036a78 <__lo0bits+0x22>
 8036a60:	07da      	lsls	r2, r3, #31
 8036a62:	d423      	bmi.n	8036aac <__lo0bits+0x56>
 8036a64:	0798      	lsls	r0, r3, #30
 8036a66:	bf49      	itett	mi
 8036a68:	085b      	lsrmi	r3, r3, #1
 8036a6a:	089b      	lsrpl	r3, r3, #2
 8036a6c:	2001      	movmi	r0, #1
 8036a6e:	600b      	strmi	r3, [r1, #0]
 8036a70:	bf5c      	itt	pl
 8036a72:	600b      	strpl	r3, [r1, #0]
 8036a74:	2002      	movpl	r0, #2
 8036a76:	4770      	bx	lr
 8036a78:	b298      	uxth	r0, r3
 8036a7a:	b9a8      	cbnz	r0, 8036aa8 <__lo0bits+0x52>
 8036a7c:	0c1b      	lsrs	r3, r3, #16
 8036a7e:	2010      	movs	r0, #16
 8036a80:	f013 0fff 	tst.w	r3, #255	; 0xff
 8036a84:	bf04      	itt	eq
 8036a86:	0a1b      	lsreq	r3, r3, #8
 8036a88:	3008      	addeq	r0, #8
 8036a8a:	071a      	lsls	r2, r3, #28
 8036a8c:	bf04      	itt	eq
 8036a8e:	091b      	lsreq	r3, r3, #4
 8036a90:	3004      	addeq	r0, #4
 8036a92:	079a      	lsls	r2, r3, #30
 8036a94:	bf04      	itt	eq
 8036a96:	089b      	lsreq	r3, r3, #2
 8036a98:	3002      	addeq	r0, #2
 8036a9a:	07da      	lsls	r2, r3, #31
 8036a9c:	d402      	bmi.n	8036aa4 <__lo0bits+0x4e>
 8036a9e:	085b      	lsrs	r3, r3, #1
 8036aa0:	d006      	beq.n	8036ab0 <__lo0bits+0x5a>
 8036aa2:	3001      	adds	r0, #1
 8036aa4:	600b      	str	r3, [r1, #0]
 8036aa6:	4770      	bx	lr
 8036aa8:	4610      	mov	r0, r2
 8036aaa:	e7e9      	b.n	8036a80 <__lo0bits+0x2a>
 8036aac:	2000      	movs	r0, #0
 8036aae:	4770      	bx	lr
 8036ab0:	2020      	movs	r0, #32
 8036ab2:	4770      	bx	lr

08036ab4 <__i2b>:
 8036ab4:	b510      	push	{r4, lr}
 8036ab6:	460c      	mov	r4, r1
 8036ab8:	2101      	movs	r1, #1
 8036aba:	f7ff ff27 	bl	803690c <_Balloc>
 8036abe:	2201      	movs	r2, #1
 8036ac0:	6144      	str	r4, [r0, #20]
 8036ac2:	6102      	str	r2, [r0, #16]
 8036ac4:	bd10      	pop	{r4, pc}

08036ac6 <__multiply>:
 8036ac6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8036aca:	4614      	mov	r4, r2
 8036acc:	690a      	ldr	r2, [r1, #16]
 8036ace:	6923      	ldr	r3, [r4, #16]
 8036ad0:	429a      	cmp	r2, r3
 8036ad2:	bfb8      	it	lt
 8036ad4:	460b      	movlt	r3, r1
 8036ad6:	4688      	mov	r8, r1
 8036ad8:	bfbc      	itt	lt
 8036ada:	46a0      	movlt	r8, r4
 8036adc:	461c      	movlt	r4, r3
 8036ade:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8036ae2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8036ae6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8036aea:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8036aee:	eb07 0609 	add.w	r6, r7, r9
 8036af2:	42b3      	cmp	r3, r6
 8036af4:	bfb8      	it	lt
 8036af6:	3101      	addlt	r1, #1
 8036af8:	f7ff ff08 	bl	803690c <_Balloc>
 8036afc:	f100 0514 	add.w	r5, r0, #20
 8036b00:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8036b04:	462b      	mov	r3, r5
 8036b06:	2200      	movs	r2, #0
 8036b08:	4573      	cmp	r3, lr
 8036b0a:	d316      	bcc.n	8036b3a <__multiply+0x74>
 8036b0c:	f104 0214 	add.w	r2, r4, #20
 8036b10:	f108 0114 	add.w	r1, r8, #20
 8036b14:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8036b18:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8036b1c:	9300      	str	r3, [sp, #0]
 8036b1e:	9b00      	ldr	r3, [sp, #0]
 8036b20:	9201      	str	r2, [sp, #4]
 8036b22:	4293      	cmp	r3, r2
 8036b24:	d80c      	bhi.n	8036b40 <__multiply+0x7a>
 8036b26:	2e00      	cmp	r6, #0
 8036b28:	dd03      	ble.n	8036b32 <__multiply+0x6c>
 8036b2a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8036b2e:	2b00      	cmp	r3, #0
 8036b30:	d05d      	beq.n	8036bee <__multiply+0x128>
 8036b32:	6106      	str	r6, [r0, #16]
 8036b34:	b003      	add	sp, #12
 8036b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8036b3a:	f843 2b04 	str.w	r2, [r3], #4
 8036b3e:	e7e3      	b.n	8036b08 <__multiply+0x42>
 8036b40:	f8b2 b000 	ldrh.w	fp, [r2]
 8036b44:	f1bb 0f00 	cmp.w	fp, #0
 8036b48:	d023      	beq.n	8036b92 <__multiply+0xcc>
 8036b4a:	4689      	mov	r9, r1
 8036b4c:	46ac      	mov	ip, r5
 8036b4e:	f04f 0800 	mov.w	r8, #0
 8036b52:	f859 4b04 	ldr.w	r4, [r9], #4
 8036b56:	f8dc a000 	ldr.w	sl, [ip]
 8036b5a:	b2a3      	uxth	r3, r4
 8036b5c:	fa1f fa8a 	uxth.w	sl, sl
 8036b60:	fb0b a303 	mla	r3, fp, r3, sl
 8036b64:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8036b68:	f8dc 4000 	ldr.w	r4, [ip]
 8036b6c:	4443      	add	r3, r8
 8036b6e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8036b72:	fb0b 840a 	mla	r4, fp, sl, r8
 8036b76:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8036b7a:	46e2      	mov	sl, ip
 8036b7c:	b29b      	uxth	r3, r3
 8036b7e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8036b82:	454f      	cmp	r7, r9
 8036b84:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8036b88:	f84a 3b04 	str.w	r3, [sl], #4
 8036b8c:	d82b      	bhi.n	8036be6 <__multiply+0x120>
 8036b8e:	f8cc 8004 	str.w	r8, [ip, #4]
 8036b92:	9b01      	ldr	r3, [sp, #4]
 8036b94:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8036b98:	3204      	adds	r2, #4
 8036b9a:	f1ba 0f00 	cmp.w	sl, #0
 8036b9e:	d020      	beq.n	8036be2 <__multiply+0x11c>
 8036ba0:	682b      	ldr	r3, [r5, #0]
 8036ba2:	4689      	mov	r9, r1
 8036ba4:	46a8      	mov	r8, r5
 8036ba6:	f04f 0b00 	mov.w	fp, #0
 8036baa:	f8b9 c000 	ldrh.w	ip, [r9]
 8036bae:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8036bb2:	fb0a 440c 	mla	r4, sl, ip, r4
 8036bb6:	445c      	add	r4, fp
 8036bb8:	46c4      	mov	ip, r8
 8036bba:	b29b      	uxth	r3, r3
 8036bbc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8036bc0:	f84c 3b04 	str.w	r3, [ip], #4
 8036bc4:	f859 3b04 	ldr.w	r3, [r9], #4
 8036bc8:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8036bcc:	0c1b      	lsrs	r3, r3, #16
 8036bce:	fb0a b303 	mla	r3, sl, r3, fp
 8036bd2:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8036bd6:	454f      	cmp	r7, r9
 8036bd8:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8036bdc:	d805      	bhi.n	8036bea <__multiply+0x124>
 8036bde:	f8c8 3004 	str.w	r3, [r8, #4]
 8036be2:	3504      	adds	r5, #4
 8036be4:	e79b      	b.n	8036b1e <__multiply+0x58>
 8036be6:	46d4      	mov	ip, sl
 8036be8:	e7b3      	b.n	8036b52 <__multiply+0x8c>
 8036bea:	46e0      	mov	r8, ip
 8036bec:	e7dd      	b.n	8036baa <__multiply+0xe4>
 8036bee:	3e01      	subs	r6, #1
 8036bf0:	e799      	b.n	8036b26 <__multiply+0x60>
	...

08036bf4 <__pow5mult>:
 8036bf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8036bf8:	4615      	mov	r5, r2
 8036bfa:	f012 0203 	ands.w	r2, r2, #3
 8036bfe:	4606      	mov	r6, r0
 8036c00:	460f      	mov	r7, r1
 8036c02:	d007      	beq.n	8036c14 <__pow5mult+0x20>
 8036c04:	3a01      	subs	r2, #1
 8036c06:	4c21      	ldr	r4, [pc, #132]	; (8036c8c <__pow5mult+0x98>)
 8036c08:	2300      	movs	r3, #0
 8036c0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8036c0e:	f7ff fec8 	bl	80369a2 <__multadd>
 8036c12:	4607      	mov	r7, r0
 8036c14:	10ad      	asrs	r5, r5, #2
 8036c16:	d035      	beq.n	8036c84 <__pow5mult+0x90>
 8036c18:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8036c1a:	b93c      	cbnz	r4, 8036c2c <__pow5mult+0x38>
 8036c1c:	2010      	movs	r0, #16
 8036c1e:	f7fe f811 	bl	8034c44 <malloc>
 8036c22:	6270      	str	r0, [r6, #36]	; 0x24
 8036c24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8036c28:	6004      	str	r4, [r0, #0]
 8036c2a:	60c4      	str	r4, [r0, #12]
 8036c2c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8036c30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8036c34:	b94c      	cbnz	r4, 8036c4a <__pow5mult+0x56>
 8036c36:	f240 2171 	movw	r1, #625	; 0x271
 8036c3a:	4630      	mov	r0, r6
 8036c3c:	f7ff ff3a 	bl	8036ab4 <__i2b>
 8036c40:	2300      	movs	r3, #0
 8036c42:	f8c8 0008 	str.w	r0, [r8, #8]
 8036c46:	4604      	mov	r4, r0
 8036c48:	6003      	str	r3, [r0, #0]
 8036c4a:	f04f 0800 	mov.w	r8, #0
 8036c4e:	07eb      	lsls	r3, r5, #31
 8036c50:	d50a      	bpl.n	8036c68 <__pow5mult+0x74>
 8036c52:	4639      	mov	r1, r7
 8036c54:	4622      	mov	r2, r4
 8036c56:	4630      	mov	r0, r6
 8036c58:	f7ff ff35 	bl	8036ac6 <__multiply>
 8036c5c:	4639      	mov	r1, r7
 8036c5e:	4681      	mov	r9, r0
 8036c60:	4630      	mov	r0, r6
 8036c62:	f7ff fe87 	bl	8036974 <_Bfree>
 8036c66:	464f      	mov	r7, r9
 8036c68:	106d      	asrs	r5, r5, #1
 8036c6a:	d00b      	beq.n	8036c84 <__pow5mult+0x90>
 8036c6c:	6820      	ldr	r0, [r4, #0]
 8036c6e:	b938      	cbnz	r0, 8036c80 <__pow5mult+0x8c>
 8036c70:	4622      	mov	r2, r4
 8036c72:	4621      	mov	r1, r4
 8036c74:	4630      	mov	r0, r6
 8036c76:	f7ff ff26 	bl	8036ac6 <__multiply>
 8036c7a:	6020      	str	r0, [r4, #0]
 8036c7c:	f8c0 8000 	str.w	r8, [r0]
 8036c80:	4604      	mov	r4, r0
 8036c82:	e7e4      	b.n	8036c4e <__pow5mult+0x5a>
 8036c84:	4638      	mov	r0, r7
 8036c86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8036c8a:	bf00      	nop
 8036c8c:	08038540 	.word	0x08038540

08036c90 <__lshift>:
 8036c90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8036c94:	460c      	mov	r4, r1
 8036c96:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8036c9a:	6923      	ldr	r3, [r4, #16]
 8036c9c:	6849      	ldr	r1, [r1, #4]
 8036c9e:	eb0a 0903 	add.w	r9, sl, r3
 8036ca2:	68a3      	ldr	r3, [r4, #8]
 8036ca4:	4607      	mov	r7, r0
 8036ca6:	4616      	mov	r6, r2
 8036ca8:	f109 0501 	add.w	r5, r9, #1
 8036cac:	42ab      	cmp	r3, r5
 8036cae:	db32      	blt.n	8036d16 <__lshift+0x86>
 8036cb0:	4638      	mov	r0, r7
 8036cb2:	f7ff fe2b 	bl	803690c <_Balloc>
 8036cb6:	2300      	movs	r3, #0
 8036cb8:	4680      	mov	r8, r0
 8036cba:	f100 0114 	add.w	r1, r0, #20
 8036cbe:	461a      	mov	r2, r3
 8036cc0:	4553      	cmp	r3, sl
 8036cc2:	db2b      	blt.n	8036d1c <__lshift+0x8c>
 8036cc4:	6920      	ldr	r0, [r4, #16]
 8036cc6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8036cca:	f104 0314 	add.w	r3, r4, #20
 8036cce:	f016 021f 	ands.w	r2, r6, #31
 8036cd2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8036cd6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8036cda:	d025      	beq.n	8036d28 <__lshift+0x98>
 8036cdc:	f1c2 0e20 	rsb	lr, r2, #32
 8036ce0:	2000      	movs	r0, #0
 8036ce2:	681e      	ldr	r6, [r3, #0]
 8036ce4:	468a      	mov	sl, r1
 8036ce6:	4096      	lsls	r6, r2
 8036ce8:	4330      	orrs	r0, r6
 8036cea:	f84a 0b04 	str.w	r0, [sl], #4
 8036cee:	f853 0b04 	ldr.w	r0, [r3], #4
 8036cf2:	459c      	cmp	ip, r3
 8036cf4:	fa20 f00e 	lsr.w	r0, r0, lr
 8036cf8:	d814      	bhi.n	8036d24 <__lshift+0x94>
 8036cfa:	6048      	str	r0, [r1, #4]
 8036cfc:	b108      	cbz	r0, 8036d02 <__lshift+0x72>
 8036cfe:	f109 0502 	add.w	r5, r9, #2
 8036d02:	3d01      	subs	r5, #1
 8036d04:	4638      	mov	r0, r7
 8036d06:	f8c8 5010 	str.w	r5, [r8, #16]
 8036d0a:	4621      	mov	r1, r4
 8036d0c:	f7ff fe32 	bl	8036974 <_Bfree>
 8036d10:	4640      	mov	r0, r8
 8036d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8036d16:	3101      	adds	r1, #1
 8036d18:	005b      	lsls	r3, r3, #1
 8036d1a:	e7c7      	b.n	8036cac <__lshift+0x1c>
 8036d1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8036d20:	3301      	adds	r3, #1
 8036d22:	e7cd      	b.n	8036cc0 <__lshift+0x30>
 8036d24:	4651      	mov	r1, sl
 8036d26:	e7dc      	b.n	8036ce2 <__lshift+0x52>
 8036d28:	3904      	subs	r1, #4
 8036d2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8036d2e:	f841 2f04 	str.w	r2, [r1, #4]!
 8036d32:	459c      	cmp	ip, r3
 8036d34:	d8f9      	bhi.n	8036d2a <__lshift+0x9a>
 8036d36:	e7e4      	b.n	8036d02 <__lshift+0x72>

08036d38 <__mcmp>:
 8036d38:	6903      	ldr	r3, [r0, #16]
 8036d3a:	690a      	ldr	r2, [r1, #16]
 8036d3c:	1a9b      	subs	r3, r3, r2
 8036d3e:	b530      	push	{r4, r5, lr}
 8036d40:	d10c      	bne.n	8036d5c <__mcmp+0x24>
 8036d42:	0092      	lsls	r2, r2, #2
 8036d44:	3014      	adds	r0, #20
 8036d46:	3114      	adds	r1, #20
 8036d48:	1884      	adds	r4, r0, r2
 8036d4a:	4411      	add	r1, r2
 8036d4c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8036d50:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8036d54:	4295      	cmp	r5, r2
 8036d56:	d003      	beq.n	8036d60 <__mcmp+0x28>
 8036d58:	d305      	bcc.n	8036d66 <__mcmp+0x2e>
 8036d5a:	2301      	movs	r3, #1
 8036d5c:	4618      	mov	r0, r3
 8036d5e:	bd30      	pop	{r4, r5, pc}
 8036d60:	42a0      	cmp	r0, r4
 8036d62:	d3f3      	bcc.n	8036d4c <__mcmp+0x14>
 8036d64:	e7fa      	b.n	8036d5c <__mcmp+0x24>
 8036d66:	f04f 33ff 	mov.w	r3, #4294967295
 8036d6a:	e7f7      	b.n	8036d5c <__mcmp+0x24>

08036d6c <__mdiff>:
 8036d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8036d70:	460d      	mov	r5, r1
 8036d72:	4607      	mov	r7, r0
 8036d74:	4611      	mov	r1, r2
 8036d76:	4628      	mov	r0, r5
 8036d78:	4614      	mov	r4, r2
 8036d7a:	f7ff ffdd 	bl	8036d38 <__mcmp>
 8036d7e:	1e06      	subs	r6, r0, #0
 8036d80:	d108      	bne.n	8036d94 <__mdiff+0x28>
 8036d82:	4631      	mov	r1, r6
 8036d84:	4638      	mov	r0, r7
 8036d86:	f7ff fdc1 	bl	803690c <_Balloc>
 8036d8a:	2301      	movs	r3, #1
 8036d8c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8036d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8036d94:	bfa4      	itt	ge
 8036d96:	4623      	movge	r3, r4
 8036d98:	462c      	movge	r4, r5
 8036d9a:	4638      	mov	r0, r7
 8036d9c:	6861      	ldr	r1, [r4, #4]
 8036d9e:	bfa6      	itte	ge
 8036da0:	461d      	movge	r5, r3
 8036da2:	2600      	movge	r6, #0
 8036da4:	2601      	movlt	r6, #1
 8036da6:	f7ff fdb1 	bl	803690c <_Balloc>
 8036daa:	692b      	ldr	r3, [r5, #16]
 8036dac:	60c6      	str	r6, [r0, #12]
 8036dae:	6926      	ldr	r6, [r4, #16]
 8036db0:	f105 0914 	add.w	r9, r5, #20
 8036db4:	f104 0214 	add.w	r2, r4, #20
 8036db8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8036dbc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8036dc0:	f100 0514 	add.w	r5, r0, #20
 8036dc4:	f04f 0e00 	mov.w	lr, #0
 8036dc8:	f852 ab04 	ldr.w	sl, [r2], #4
 8036dcc:	f859 4b04 	ldr.w	r4, [r9], #4
 8036dd0:	fa1e f18a 	uxtah	r1, lr, sl
 8036dd4:	b2a3      	uxth	r3, r4
 8036dd6:	1ac9      	subs	r1, r1, r3
 8036dd8:	0c23      	lsrs	r3, r4, #16
 8036dda:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8036dde:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8036de2:	b289      	uxth	r1, r1
 8036de4:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8036de8:	45c8      	cmp	r8, r9
 8036dea:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8036dee:	4694      	mov	ip, r2
 8036df0:	f845 3b04 	str.w	r3, [r5], #4
 8036df4:	d8e8      	bhi.n	8036dc8 <__mdiff+0x5c>
 8036df6:	45bc      	cmp	ip, r7
 8036df8:	d304      	bcc.n	8036e04 <__mdiff+0x98>
 8036dfa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8036dfe:	b183      	cbz	r3, 8036e22 <__mdiff+0xb6>
 8036e00:	6106      	str	r6, [r0, #16]
 8036e02:	e7c5      	b.n	8036d90 <__mdiff+0x24>
 8036e04:	f85c 1b04 	ldr.w	r1, [ip], #4
 8036e08:	fa1e f381 	uxtah	r3, lr, r1
 8036e0c:	141a      	asrs	r2, r3, #16
 8036e0e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8036e12:	b29b      	uxth	r3, r3
 8036e14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8036e18:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8036e1c:	f845 3b04 	str.w	r3, [r5], #4
 8036e20:	e7e9      	b.n	8036df6 <__mdiff+0x8a>
 8036e22:	3e01      	subs	r6, #1
 8036e24:	e7e9      	b.n	8036dfa <__mdiff+0x8e>

08036e26 <__d2b>:
 8036e26:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8036e2a:	460e      	mov	r6, r1
 8036e2c:	2101      	movs	r1, #1
 8036e2e:	ec59 8b10 	vmov	r8, r9, d0
 8036e32:	4615      	mov	r5, r2
 8036e34:	f7ff fd6a 	bl	803690c <_Balloc>
 8036e38:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8036e3c:	4607      	mov	r7, r0
 8036e3e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8036e42:	bb34      	cbnz	r4, 8036e92 <__d2b+0x6c>
 8036e44:	9301      	str	r3, [sp, #4]
 8036e46:	f1b8 0300 	subs.w	r3, r8, #0
 8036e4a:	d027      	beq.n	8036e9c <__d2b+0x76>
 8036e4c:	a802      	add	r0, sp, #8
 8036e4e:	f840 3d08 	str.w	r3, [r0, #-8]!
 8036e52:	f7ff fe00 	bl	8036a56 <__lo0bits>
 8036e56:	9900      	ldr	r1, [sp, #0]
 8036e58:	b1f0      	cbz	r0, 8036e98 <__d2b+0x72>
 8036e5a:	9a01      	ldr	r2, [sp, #4]
 8036e5c:	f1c0 0320 	rsb	r3, r0, #32
 8036e60:	fa02 f303 	lsl.w	r3, r2, r3
 8036e64:	430b      	orrs	r3, r1
 8036e66:	40c2      	lsrs	r2, r0
 8036e68:	617b      	str	r3, [r7, #20]
 8036e6a:	9201      	str	r2, [sp, #4]
 8036e6c:	9b01      	ldr	r3, [sp, #4]
 8036e6e:	61bb      	str	r3, [r7, #24]
 8036e70:	2b00      	cmp	r3, #0
 8036e72:	bf14      	ite	ne
 8036e74:	2102      	movne	r1, #2
 8036e76:	2101      	moveq	r1, #1
 8036e78:	6139      	str	r1, [r7, #16]
 8036e7a:	b1c4      	cbz	r4, 8036eae <__d2b+0x88>
 8036e7c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8036e80:	4404      	add	r4, r0
 8036e82:	6034      	str	r4, [r6, #0]
 8036e84:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8036e88:	6028      	str	r0, [r5, #0]
 8036e8a:	4638      	mov	r0, r7
 8036e8c:	b003      	add	sp, #12
 8036e8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8036e92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8036e96:	e7d5      	b.n	8036e44 <__d2b+0x1e>
 8036e98:	6179      	str	r1, [r7, #20]
 8036e9a:	e7e7      	b.n	8036e6c <__d2b+0x46>
 8036e9c:	a801      	add	r0, sp, #4
 8036e9e:	f7ff fdda 	bl	8036a56 <__lo0bits>
 8036ea2:	9b01      	ldr	r3, [sp, #4]
 8036ea4:	617b      	str	r3, [r7, #20]
 8036ea6:	2101      	movs	r1, #1
 8036ea8:	6139      	str	r1, [r7, #16]
 8036eaa:	3020      	adds	r0, #32
 8036eac:	e7e5      	b.n	8036e7a <__d2b+0x54>
 8036eae:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8036eb2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8036eb6:	6030      	str	r0, [r6, #0]
 8036eb8:	6918      	ldr	r0, [r3, #16]
 8036eba:	f7ff fdad 	bl	8036a18 <__hi0bits>
 8036ebe:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8036ec2:	e7e1      	b.n	8036e88 <__d2b+0x62>

08036ec4 <_calloc_r>:
 8036ec4:	b538      	push	{r3, r4, r5, lr}
 8036ec6:	fb02 f401 	mul.w	r4, r2, r1
 8036eca:	4621      	mov	r1, r4
 8036ecc:	f7fd ff2c 	bl	8034d28 <_malloc_r>
 8036ed0:	4605      	mov	r5, r0
 8036ed2:	b118      	cbz	r0, 8036edc <_calloc_r+0x18>
 8036ed4:	4622      	mov	r2, r4
 8036ed6:	2100      	movs	r1, #0
 8036ed8:	f7fd fecf 	bl	8034c7a <memset>
 8036edc:	4628      	mov	r0, r5
 8036ede:	bd38      	pop	{r3, r4, r5, pc}

08036ee0 <__ssputs_r>:
 8036ee0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8036ee4:	688e      	ldr	r6, [r1, #8]
 8036ee6:	429e      	cmp	r6, r3
 8036ee8:	4682      	mov	sl, r0
 8036eea:	460c      	mov	r4, r1
 8036eec:	4690      	mov	r8, r2
 8036eee:	4699      	mov	r9, r3
 8036ef0:	d837      	bhi.n	8036f62 <__ssputs_r+0x82>
 8036ef2:	898a      	ldrh	r2, [r1, #12]
 8036ef4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8036ef8:	d031      	beq.n	8036f5e <__ssputs_r+0x7e>
 8036efa:	6825      	ldr	r5, [r4, #0]
 8036efc:	6909      	ldr	r1, [r1, #16]
 8036efe:	1a6f      	subs	r7, r5, r1
 8036f00:	6965      	ldr	r5, [r4, #20]
 8036f02:	2302      	movs	r3, #2
 8036f04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8036f08:	fb95 f5f3 	sdiv	r5, r5, r3
 8036f0c:	f109 0301 	add.w	r3, r9, #1
 8036f10:	443b      	add	r3, r7
 8036f12:	429d      	cmp	r5, r3
 8036f14:	bf38      	it	cc
 8036f16:	461d      	movcc	r5, r3
 8036f18:	0553      	lsls	r3, r2, #21
 8036f1a:	d530      	bpl.n	8036f7e <__ssputs_r+0x9e>
 8036f1c:	4629      	mov	r1, r5
 8036f1e:	f7fd ff03 	bl	8034d28 <_malloc_r>
 8036f22:	4606      	mov	r6, r0
 8036f24:	b950      	cbnz	r0, 8036f3c <__ssputs_r+0x5c>
 8036f26:	230c      	movs	r3, #12
 8036f28:	f8ca 3000 	str.w	r3, [sl]
 8036f2c:	89a3      	ldrh	r3, [r4, #12]
 8036f2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8036f32:	81a3      	strh	r3, [r4, #12]
 8036f34:	f04f 30ff 	mov.w	r0, #4294967295
 8036f38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8036f3c:	463a      	mov	r2, r7
 8036f3e:	6921      	ldr	r1, [r4, #16]
 8036f40:	f7fd fe90 	bl	8034c64 <memcpy>
 8036f44:	89a3      	ldrh	r3, [r4, #12]
 8036f46:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8036f4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8036f4e:	81a3      	strh	r3, [r4, #12]
 8036f50:	6126      	str	r6, [r4, #16]
 8036f52:	6165      	str	r5, [r4, #20]
 8036f54:	443e      	add	r6, r7
 8036f56:	1bed      	subs	r5, r5, r7
 8036f58:	6026      	str	r6, [r4, #0]
 8036f5a:	60a5      	str	r5, [r4, #8]
 8036f5c:	464e      	mov	r6, r9
 8036f5e:	454e      	cmp	r6, r9
 8036f60:	d900      	bls.n	8036f64 <__ssputs_r+0x84>
 8036f62:	464e      	mov	r6, r9
 8036f64:	4632      	mov	r2, r6
 8036f66:	4641      	mov	r1, r8
 8036f68:	6820      	ldr	r0, [r4, #0]
 8036f6a:	f000 fbed 	bl	8037748 <memmove>
 8036f6e:	68a3      	ldr	r3, [r4, #8]
 8036f70:	1b9b      	subs	r3, r3, r6
 8036f72:	60a3      	str	r3, [r4, #8]
 8036f74:	6823      	ldr	r3, [r4, #0]
 8036f76:	441e      	add	r6, r3
 8036f78:	6026      	str	r6, [r4, #0]
 8036f7a:	2000      	movs	r0, #0
 8036f7c:	e7dc      	b.n	8036f38 <__ssputs_r+0x58>
 8036f7e:	462a      	mov	r2, r5
 8036f80:	f000 fbfb 	bl	803777a <_realloc_r>
 8036f84:	4606      	mov	r6, r0
 8036f86:	2800      	cmp	r0, #0
 8036f88:	d1e2      	bne.n	8036f50 <__ssputs_r+0x70>
 8036f8a:	6921      	ldr	r1, [r4, #16]
 8036f8c:	4650      	mov	r0, sl
 8036f8e:	f7fd fe7d 	bl	8034c8c <_free_r>
 8036f92:	e7c8      	b.n	8036f26 <__ssputs_r+0x46>

08036f94 <_svfiprintf_r>:
 8036f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8036f98:	461d      	mov	r5, r3
 8036f9a:	898b      	ldrh	r3, [r1, #12]
 8036f9c:	061f      	lsls	r7, r3, #24
 8036f9e:	b09d      	sub	sp, #116	; 0x74
 8036fa0:	4680      	mov	r8, r0
 8036fa2:	460c      	mov	r4, r1
 8036fa4:	4616      	mov	r6, r2
 8036fa6:	d50f      	bpl.n	8036fc8 <_svfiprintf_r+0x34>
 8036fa8:	690b      	ldr	r3, [r1, #16]
 8036faa:	b96b      	cbnz	r3, 8036fc8 <_svfiprintf_r+0x34>
 8036fac:	2140      	movs	r1, #64	; 0x40
 8036fae:	f7fd febb 	bl	8034d28 <_malloc_r>
 8036fb2:	6020      	str	r0, [r4, #0]
 8036fb4:	6120      	str	r0, [r4, #16]
 8036fb6:	b928      	cbnz	r0, 8036fc4 <_svfiprintf_r+0x30>
 8036fb8:	230c      	movs	r3, #12
 8036fba:	f8c8 3000 	str.w	r3, [r8]
 8036fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8036fc2:	e0c8      	b.n	8037156 <_svfiprintf_r+0x1c2>
 8036fc4:	2340      	movs	r3, #64	; 0x40
 8036fc6:	6163      	str	r3, [r4, #20]
 8036fc8:	2300      	movs	r3, #0
 8036fca:	9309      	str	r3, [sp, #36]	; 0x24
 8036fcc:	2320      	movs	r3, #32
 8036fce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8036fd2:	2330      	movs	r3, #48	; 0x30
 8036fd4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8036fd8:	9503      	str	r5, [sp, #12]
 8036fda:	f04f 0b01 	mov.w	fp, #1
 8036fde:	4637      	mov	r7, r6
 8036fe0:	463d      	mov	r5, r7
 8036fe2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8036fe6:	b10b      	cbz	r3, 8036fec <_svfiprintf_r+0x58>
 8036fe8:	2b25      	cmp	r3, #37	; 0x25
 8036fea:	d13e      	bne.n	803706a <_svfiprintf_r+0xd6>
 8036fec:	ebb7 0a06 	subs.w	sl, r7, r6
 8036ff0:	d00b      	beq.n	803700a <_svfiprintf_r+0x76>
 8036ff2:	4653      	mov	r3, sl
 8036ff4:	4632      	mov	r2, r6
 8036ff6:	4621      	mov	r1, r4
 8036ff8:	4640      	mov	r0, r8
 8036ffa:	f7ff ff71 	bl	8036ee0 <__ssputs_r>
 8036ffe:	3001      	adds	r0, #1
 8037000:	f000 80a4 	beq.w	803714c <_svfiprintf_r+0x1b8>
 8037004:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8037006:	4453      	add	r3, sl
 8037008:	9309      	str	r3, [sp, #36]	; 0x24
 803700a:	783b      	ldrb	r3, [r7, #0]
 803700c:	2b00      	cmp	r3, #0
 803700e:	f000 809d 	beq.w	803714c <_svfiprintf_r+0x1b8>
 8037012:	2300      	movs	r3, #0
 8037014:	f04f 32ff 	mov.w	r2, #4294967295
 8037018:	e9cd 2305 	strd	r2, r3, [sp, #20]
 803701c:	9304      	str	r3, [sp, #16]
 803701e:	9307      	str	r3, [sp, #28]
 8037020:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8037024:	931a      	str	r3, [sp, #104]	; 0x68
 8037026:	462f      	mov	r7, r5
 8037028:	2205      	movs	r2, #5
 803702a:	f817 1b01 	ldrb.w	r1, [r7], #1
 803702e:	4850      	ldr	r0, [pc, #320]	; (8037170 <_svfiprintf_r+0x1dc>)
 8037030:	f7e9 f8d6 	bl	80201e0 <memchr>
 8037034:	9b04      	ldr	r3, [sp, #16]
 8037036:	b9d0      	cbnz	r0, 803706e <_svfiprintf_r+0xda>
 8037038:	06d9      	lsls	r1, r3, #27
 803703a:	bf44      	itt	mi
 803703c:	2220      	movmi	r2, #32
 803703e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8037042:	071a      	lsls	r2, r3, #28
 8037044:	bf44      	itt	mi
 8037046:	222b      	movmi	r2, #43	; 0x2b
 8037048:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 803704c:	782a      	ldrb	r2, [r5, #0]
 803704e:	2a2a      	cmp	r2, #42	; 0x2a
 8037050:	d015      	beq.n	803707e <_svfiprintf_r+0xea>
 8037052:	9a07      	ldr	r2, [sp, #28]
 8037054:	462f      	mov	r7, r5
 8037056:	2000      	movs	r0, #0
 8037058:	250a      	movs	r5, #10
 803705a:	4639      	mov	r1, r7
 803705c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8037060:	3b30      	subs	r3, #48	; 0x30
 8037062:	2b09      	cmp	r3, #9
 8037064:	d94d      	bls.n	8037102 <_svfiprintf_r+0x16e>
 8037066:	b1b8      	cbz	r0, 8037098 <_svfiprintf_r+0x104>
 8037068:	e00f      	b.n	803708a <_svfiprintf_r+0xf6>
 803706a:	462f      	mov	r7, r5
 803706c:	e7b8      	b.n	8036fe0 <_svfiprintf_r+0x4c>
 803706e:	4a40      	ldr	r2, [pc, #256]	; (8037170 <_svfiprintf_r+0x1dc>)
 8037070:	1a80      	subs	r0, r0, r2
 8037072:	fa0b f000 	lsl.w	r0, fp, r0
 8037076:	4318      	orrs	r0, r3
 8037078:	9004      	str	r0, [sp, #16]
 803707a:	463d      	mov	r5, r7
 803707c:	e7d3      	b.n	8037026 <_svfiprintf_r+0x92>
 803707e:	9a03      	ldr	r2, [sp, #12]
 8037080:	1d11      	adds	r1, r2, #4
 8037082:	6812      	ldr	r2, [r2, #0]
 8037084:	9103      	str	r1, [sp, #12]
 8037086:	2a00      	cmp	r2, #0
 8037088:	db01      	blt.n	803708e <_svfiprintf_r+0xfa>
 803708a:	9207      	str	r2, [sp, #28]
 803708c:	e004      	b.n	8037098 <_svfiprintf_r+0x104>
 803708e:	4252      	negs	r2, r2
 8037090:	f043 0302 	orr.w	r3, r3, #2
 8037094:	9207      	str	r2, [sp, #28]
 8037096:	9304      	str	r3, [sp, #16]
 8037098:	783b      	ldrb	r3, [r7, #0]
 803709a:	2b2e      	cmp	r3, #46	; 0x2e
 803709c:	d10c      	bne.n	80370b8 <_svfiprintf_r+0x124>
 803709e:	787b      	ldrb	r3, [r7, #1]
 80370a0:	2b2a      	cmp	r3, #42	; 0x2a
 80370a2:	d133      	bne.n	803710c <_svfiprintf_r+0x178>
 80370a4:	9b03      	ldr	r3, [sp, #12]
 80370a6:	1d1a      	adds	r2, r3, #4
 80370a8:	681b      	ldr	r3, [r3, #0]
 80370aa:	9203      	str	r2, [sp, #12]
 80370ac:	2b00      	cmp	r3, #0
 80370ae:	bfb8      	it	lt
 80370b0:	f04f 33ff 	movlt.w	r3, #4294967295
 80370b4:	3702      	adds	r7, #2
 80370b6:	9305      	str	r3, [sp, #20]
 80370b8:	4d2e      	ldr	r5, [pc, #184]	; (8037174 <_svfiprintf_r+0x1e0>)
 80370ba:	7839      	ldrb	r1, [r7, #0]
 80370bc:	2203      	movs	r2, #3
 80370be:	4628      	mov	r0, r5
 80370c0:	f7e9 f88e 	bl	80201e0 <memchr>
 80370c4:	b138      	cbz	r0, 80370d6 <_svfiprintf_r+0x142>
 80370c6:	2340      	movs	r3, #64	; 0x40
 80370c8:	1b40      	subs	r0, r0, r5
 80370ca:	fa03 f000 	lsl.w	r0, r3, r0
 80370ce:	9b04      	ldr	r3, [sp, #16]
 80370d0:	4303      	orrs	r3, r0
 80370d2:	3701      	adds	r7, #1
 80370d4:	9304      	str	r3, [sp, #16]
 80370d6:	7839      	ldrb	r1, [r7, #0]
 80370d8:	4827      	ldr	r0, [pc, #156]	; (8037178 <_svfiprintf_r+0x1e4>)
 80370da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80370de:	2206      	movs	r2, #6
 80370e0:	1c7e      	adds	r6, r7, #1
 80370e2:	f7e9 f87d 	bl	80201e0 <memchr>
 80370e6:	2800      	cmp	r0, #0
 80370e8:	d038      	beq.n	803715c <_svfiprintf_r+0x1c8>
 80370ea:	4b24      	ldr	r3, [pc, #144]	; (803717c <_svfiprintf_r+0x1e8>)
 80370ec:	bb13      	cbnz	r3, 8037134 <_svfiprintf_r+0x1a0>
 80370ee:	9b03      	ldr	r3, [sp, #12]
 80370f0:	3307      	adds	r3, #7
 80370f2:	f023 0307 	bic.w	r3, r3, #7
 80370f6:	3308      	adds	r3, #8
 80370f8:	9303      	str	r3, [sp, #12]
 80370fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80370fc:	444b      	add	r3, r9
 80370fe:	9309      	str	r3, [sp, #36]	; 0x24
 8037100:	e76d      	b.n	8036fde <_svfiprintf_r+0x4a>
 8037102:	fb05 3202 	mla	r2, r5, r2, r3
 8037106:	2001      	movs	r0, #1
 8037108:	460f      	mov	r7, r1
 803710a:	e7a6      	b.n	803705a <_svfiprintf_r+0xc6>
 803710c:	2300      	movs	r3, #0
 803710e:	3701      	adds	r7, #1
 8037110:	9305      	str	r3, [sp, #20]
 8037112:	4619      	mov	r1, r3
 8037114:	250a      	movs	r5, #10
 8037116:	4638      	mov	r0, r7
 8037118:	f810 2b01 	ldrb.w	r2, [r0], #1
 803711c:	3a30      	subs	r2, #48	; 0x30
 803711e:	2a09      	cmp	r2, #9
 8037120:	d903      	bls.n	803712a <_svfiprintf_r+0x196>
 8037122:	2b00      	cmp	r3, #0
 8037124:	d0c8      	beq.n	80370b8 <_svfiprintf_r+0x124>
 8037126:	9105      	str	r1, [sp, #20]
 8037128:	e7c6      	b.n	80370b8 <_svfiprintf_r+0x124>
 803712a:	fb05 2101 	mla	r1, r5, r1, r2
 803712e:	2301      	movs	r3, #1
 8037130:	4607      	mov	r7, r0
 8037132:	e7f0      	b.n	8037116 <_svfiprintf_r+0x182>
 8037134:	ab03      	add	r3, sp, #12
 8037136:	9300      	str	r3, [sp, #0]
 8037138:	4622      	mov	r2, r4
 803713a:	4b11      	ldr	r3, [pc, #68]	; (8037180 <_svfiprintf_r+0x1ec>)
 803713c:	a904      	add	r1, sp, #16
 803713e:	4640      	mov	r0, r8
 8037140:	f7fd fee0 	bl	8034f04 <_printf_float>
 8037144:	f1b0 3fff 	cmp.w	r0, #4294967295
 8037148:	4681      	mov	r9, r0
 803714a:	d1d6      	bne.n	80370fa <_svfiprintf_r+0x166>
 803714c:	89a3      	ldrh	r3, [r4, #12]
 803714e:	065b      	lsls	r3, r3, #25
 8037150:	f53f af35 	bmi.w	8036fbe <_svfiprintf_r+0x2a>
 8037154:	9809      	ldr	r0, [sp, #36]	; 0x24
 8037156:	b01d      	add	sp, #116	; 0x74
 8037158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 803715c:	ab03      	add	r3, sp, #12
 803715e:	9300      	str	r3, [sp, #0]
 8037160:	4622      	mov	r2, r4
 8037162:	4b07      	ldr	r3, [pc, #28]	; (8037180 <_svfiprintf_r+0x1ec>)
 8037164:	a904      	add	r1, sp, #16
 8037166:	4640      	mov	r0, r8
 8037168:	f7fe f982 	bl	8035470 <_printf_i>
 803716c:	e7ea      	b.n	8037144 <_svfiprintf_r+0x1b0>
 803716e:	bf00      	nop
 8037170:	0803854c 	.word	0x0803854c
 8037174:	08038552 	.word	0x08038552
 8037178:	08038556 	.word	0x08038556
 803717c:	08034f05 	.word	0x08034f05
 8037180:	08036ee1 	.word	0x08036ee1

08037184 <__sfputc_r>:
 8037184:	6893      	ldr	r3, [r2, #8]
 8037186:	3b01      	subs	r3, #1
 8037188:	2b00      	cmp	r3, #0
 803718a:	b410      	push	{r4}
 803718c:	6093      	str	r3, [r2, #8]
 803718e:	da08      	bge.n	80371a2 <__sfputc_r+0x1e>
 8037190:	6994      	ldr	r4, [r2, #24]
 8037192:	42a3      	cmp	r3, r4
 8037194:	db01      	blt.n	803719a <__sfputc_r+0x16>
 8037196:	290a      	cmp	r1, #10
 8037198:	d103      	bne.n	80371a2 <__sfputc_r+0x1e>
 803719a:	f85d 4b04 	ldr.w	r4, [sp], #4
 803719e:	f000 b9ab 	b.w	80374f8 <__swbuf_r>
 80371a2:	6813      	ldr	r3, [r2, #0]
 80371a4:	1c58      	adds	r0, r3, #1
 80371a6:	6010      	str	r0, [r2, #0]
 80371a8:	7019      	strb	r1, [r3, #0]
 80371aa:	4608      	mov	r0, r1
 80371ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80371b0:	4770      	bx	lr

080371b2 <__sfputs_r>:
 80371b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80371b4:	4606      	mov	r6, r0
 80371b6:	460f      	mov	r7, r1
 80371b8:	4614      	mov	r4, r2
 80371ba:	18d5      	adds	r5, r2, r3
 80371bc:	42ac      	cmp	r4, r5
 80371be:	d101      	bne.n	80371c4 <__sfputs_r+0x12>
 80371c0:	2000      	movs	r0, #0
 80371c2:	e007      	b.n	80371d4 <__sfputs_r+0x22>
 80371c4:	463a      	mov	r2, r7
 80371c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80371ca:	4630      	mov	r0, r6
 80371cc:	f7ff ffda 	bl	8037184 <__sfputc_r>
 80371d0:	1c43      	adds	r3, r0, #1
 80371d2:	d1f3      	bne.n	80371bc <__sfputs_r+0xa>
 80371d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080371d8 <_vfiprintf_r>:
 80371d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80371dc:	460c      	mov	r4, r1
 80371de:	b09d      	sub	sp, #116	; 0x74
 80371e0:	4617      	mov	r7, r2
 80371e2:	461d      	mov	r5, r3
 80371e4:	4606      	mov	r6, r0
 80371e6:	b118      	cbz	r0, 80371f0 <_vfiprintf_r+0x18>
 80371e8:	6983      	ldr	r3, [r0, #24]
 80371ea:	b90b      	cbnz	r3, 80371f0 <_vfiprintf_r+0x18>
 80371ec:	f7ff fa90 	bl	8036710 <__sinit>
 80371f0:	4b7c      	ldr	r3, [pc, #496]	; (80373e4 <_vfiprintf_r+0x20c>)
 80371f2:	429c      	cmp	r4, r3
 80371f4:	d158      	bne.n	80372a8 <_vfiprintf_r+0xd0>
 80371f6:	6874      	ldr	r4, [r6, #4]
 80371f8:	89a3      	ldrh	r3, [r4, #12]
 80371fa:	0718      	lsls	r0, r3, #28
 80371fc:	d55e      	bpl.n	80372bc <_vfiprintf_r+0xe4>
 80371fe:	6923      	ldr	r3, [r4, #16]
 8037200:	2b00      	cmp	r3, #0
 8037202:	d05b      	beq.n	80372bc <_vfiprintf_r+0xe4>
 8037204:	2300      	movs	r3, #0
 8037206:	9309      	str	r3, [sp, #36]	; 0x24
 8037208:	2320      	movs	r3, #32
 803720a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 803720e:	2330      	movs	r3, #48	; 0x30
 8037210:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8037214:	9503      	str	r5, [sp, #12]
 8037216:	f04f 0b01 	mov.w	fp, #1
 803721a:	46b8      	mov	r8, r7
 803721c:	4645      	mov	r5, r8
 803721e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8037222:	b10b      	cbz	r3, 8037228 <_vfiprintf_r+0x50>
 8037224:	2b25      	cmp	r3, #37	; 0x25
 8037226:	d154      	bne.n	80372d2 <_vfiprintf_r+0xfa>
 8037228:	ebb8 0a07 	subs.w	sl, r8, r7
 803722c:	d00b      	beq.n	8037246 <_vfiprintf_r+0x6e>
 803722e:	4653      	mov	r3, sl
 8037230:	463a      	mov	r2, r7
 8037232:	4621      	mov	r1, r4
 8037234:	4630      	mov	r0, r6
 8037236:	f7ff ffbc 	bl	80371b2 <__sfputs_r>
 803723a:	3001      	adds	r0, #1
 803723c:	f000 80c2 	beq.w	80373c4 <_vfiprintf_r+0x1ec>
 8037240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8037242:	4453      	add	r3, sl
 8037244:	9309      	str	r3, [sp, #36]	; 0x24
 8037246:	f898 3000 	ldrb.w	r3, [r8]
 803724a:	2b00      	cmp	r3, #0
 803724c:	f000 80ba 	beq.w	80373c4 <_vfiprintf_r+0x1ec>
 8037250:	2300      	movs	r3, #0
 8037252:	f04f 32ff 	mov.w	r2, #4294967295
 8037256:	e9cd 2305 	strd	r2, r3, [sp, #20]
 803725a:	9304      	str	r3, [sp, #16]
 803725c:	9307      	str	r3, [sp, #28]
 803725e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8037262:	931a      	str	r3, [sp, #104]	; 0x68
 8037264:	46a8      	mov	r8, r5
 8037266:	2205      	movs	r2, #5
 8037268:	f818 1b01 	ldrb.w	r1, [r8], #1
 803726c:	485e      	ldr	r0, [pc, #376]	; (80373e8 <_vfiprintf_r+0x210>)
 803726e:	f7e8 ffb7 	bl	80201e0 <memchr>
 8037272:	9b04      	ldr	r3, [sp, #16]
 8037274:	bb78      	cbnz	r0, 80372d6 <_vfiprintf_r+0xfe>
 8037276:	06d9      	lsls	r1, r3, #27
 8037278:	bf44      	itt	mi
 803727a:	2220      	movmi	r2, #32
 803727c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8037280:	071a      	lsls	r2, r3, #28
 8037282:	bf44      	itt	mi
 8037284:	222b      	movmi	r2, #43	; 0x2b
 8037286:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 803728a:	782a      	ldrb	r2, [r5, #0]
 803728c:	2a2a      	cmp	r2, #42	; 0x2a
 803728e:	d02a      	beq.n	80372e6 <_vfiprintf_r+0x10e>
 8037290:	9a07      	ldr	r2, [sp, #28]
 8037292:	46a8      	mov	r8, r5
 8037294:	2000      	movs	r0, #0
 8037296:	250a      	movs	r5, #10
 8037298:	4641      	mov	r1, r8
 803729a:	f811 3b01 	ldrb.w	r3, [r1], #1
 803729e:	3b30      	subs	r3, #48	; 0x30
 80372a0:	2b09      	cmp	r3, #9
 80372a2:	d969      	bls.n	8037378 <_vfiprintf_r+0x1a0>
 80372a4:	b360      	cbz	r0, 8037300 <_vfiprintf_r+0x128>
 80372a6:	e024      	b.n	80372f2 <_vfiprintf_r+0x11a>
 80372a8:	4b50      	ldr	r3, [pc, #320]	; (80373ec <_vfiprintf_r+0x214>)
 80372aa:	429c      	cmp	r4, r3
 80372ac:	d101      	bne.n	80372b2 <_vfiprintf_r+0xda>
 80372ae:	68b4      	ldr	r4, [r6, #8]
 80372b0:	e7a2      	b.n	80371f8 <_vfiprintf_r+0x20>
 80372b2:	4b4f      	ldr	r3, [pc, #316]	; (80373f0 <_vfiprintf_r+0x218>)
 80372b4:	429c      	cmp	r4, r3
 80372b6:	bf08      	it	eq
 80372b8:	68f4      	ldreq	r4, [r6, #12]
 80372ba:	e79d      	b.n	80371f8 <_vfiprintf_r+0x20>
 80372bc:	4621      	mov	r1, r4
 80372be:	4630      	mov	r0, r6
 80372c0:	f000 f97e 	bl	80375c0 <__swsetup_r>
 80372c4:	2800      	cmp	r0, #0
 80372c6:	d09d      	beq.n	8037204 <_vfiprintf_r+0x2c>
 80372c8:	f04f 30ff 	mov.w	r0, #4294967295
 80372cc:	b01d      	add	sp, #116	; 0x74
 80372ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80372d2:	46a8      	mov	r8, r5
 80372d4:	e7a2      	b.n	803721c <_vfiprintf_r+0x44>
 80372d6:	4a44      	ldr	r2, [pc, #272]	; (80373e8 <_vfiprintf_r+0x210>)
 80372d8:	1a80      	subs	r0, r0, r2
 80372da:	fa0b f000 	lsl.w	r0, fp, r0
 80372de:	4318      	orrs	r0, r3
 80372e0:	9004      	str	r0, [sp, #16]
 80372e2:	4645      	mov	r5, r8
 80372e4:	e7be      	b.n	8037264 <_vfiprintf_r+0x8c>
 80372e6:	9a03      	ldr	r2, [sp, #12]
 80372e8:	1d11      	adds	r1, r2, #4
 80372ea:	6812      	ldr	r2, [r2, #0]
 80372ec:	9103      	str	r1, [sp, #12]
 80372ee:	2a00      	cmp	r2, #0
 80372f0:	db01      	blt.n	80372f6 <_vfiprintf_r+0x11e>
 80372f2:	9207      	str	r2, [sp, #28]
 80372f4:	e004      	b.n	8037300 <_vfiprintf_r+0x128>
 80372f6:	4252      	negs	r2, r2
 80372f8:	f043 0302 	orr.w	r3, r3, #2
 80372fc:	9207      	str	r2, [sp, #28]
 80372fe:	9304      	str	r3, [sp, #16]
 8037300:	f898 3000 	ldrb.w	r3, [r8]
 8037304:	2b2e      	cmp	r3, #46	; 0x2e
 8037306:	d10e      	bne.n	8037326 <_vfiprintf_r+0x14e>
 8037308:	f898 3001 	ldrb.w	r3, [r8, #1]
 803730c:	2b2a      	cmp	r3, #42	; 0x2a
 803730e:	d138      	bne.n	8037382 <_vfiprintf_r+0x1aa>
 8037310:	9b03      	ldr	r3, [sp, #12]
 8037312:	1d1a      	adds	r2, r3, #4
 8037314:	681b      	ldr	r3, [r3, #0]
 8037316:	9203      	str	r2, [sp, #12]
 8037318:	2b00      	cmp	r3, #0
 803731a:	bfb8      	it	lt
 803731c:	f04f 33ff 	movlt.w	r3, #4294967295
 8037320:	f108 0802 	add.w	r8, r8, #2
 8037324:	9305      	str	r3, [sp, #20]
 8037326:	4d33      	ldr	r5, [pc, #204]	; (80373f4 <_vfiprintf_r+0x21c>)
 8037328:	f898 1000 	ldrb.w	r1, [r8]
 803732c:	2203      	movs	r2, #3
 803732e:	4628      	mov	r0, r5
 8037330:	f7e8 ff56 	bl	80201e0 <memchr>
 8037334:	b140      	cbz	r0, 8037348 <_vfiprintf_r+0x170>
 8037336:	2340      	movs	r3, #64	; 0x40
 8037338:	1b40      	subs	r0, r0, r5
 803733a:	fa03 f000 	lsl.w	r0, r3, r0
 803733e:	9b04      	ldr	r3, [sp, #16]
 8037340:	4303      	orrs	r3, r0
 8037342:	f108 0801 	add.w	r8, r8, #1
 8037346:	9304      	str	r3, [sp, #16]
 8037348:	f898 1000 	ldrb.w	r1, [r8]
 803734c:	482a      	ldr	r0, [pc, #168]	; (80373f8 <_vfiprintf_r+0x220>)
 803734e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8037352:	2206      	movs	r2, #6
 8037354:	f108 0701 	add.w	r7, r8, #1
 8037358:	f7e8 ff42 	bl	80201e0 <memchr>
 803735c:	2800      	cmp	r0, #0
 803735e:	d037      	beq.n	80373d0 <_vfiprintf_r+0x1f8>
 8037360:	4b26      	ldr	r3, [pc, #152]	; (80373fc <_vfiprintf_r+0x224>)
 8037362:	bb1b      	cbnz	r3, 80373ac <_vfiprintf_r+0x1d4>
 8037364:	9b03      	ldr	r3, [sp, #12]
 8037366:	3307      	adds	r3, #7
 8037368:	f023 0307 	bic.w	r3, r3, #7
 803736c:	3308      	adds	r3, #8
 803736e:	9303      	str	r3, [sp, #12]
 8037370:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8037372:	444b      	add	r3, r9
 8037374:	9309      	str	r3, [sp, #36]	; 0x24
 8037376:	e750      	b.n	803721a <_vfiprintf_r+0x42>
 8037378:	fb05 3202 	mla	r2, r5, r2, r3
 803737c:	2001      	movs	r0, #1
 803737e:	4688      	mov	r8, r1
 8037380:	e78a      	b.n	8037298 <_vfiprintf_r+0xc0>
 8037382:	2300      	movs	r3, #0
 8037384:	f108 0801 	add.w	r8, r8, #1
 8037388:	9305      	str	r3, [sp, #20]
 803738a:	4619      	mov	r1, r3
 803738c:	250a      	movs	r5, #10
 803738e:	4640      	mov	r0, r8
 8037390:	f810 2b01 	ldrb.w	r2, [r0], #1
 8037394:	3a30      	subs	r2, #48	; 0x30
 8037396:	2a09      	cmp	r2, #9
 8037398:	d903      	bls.n	80373a2 <_vfiprintf_r+0x1ca>
 803739a:	2b00      	cmp	r3, #0
 803739c:	d0c3      	beq.n	8037326 <_vfiprintf_r+0x14e>
 803739e:	9105      	str	r1, [sp, #20]
 80373a0:	e7c1      	b.n	8037326 <_vfiprintf_r+0x14e>
 80373a2:	fb05 2101 	mla	r1, r5, r1, r2
 80373a6:	2301      	movs	r3, #1
 80373a8:	4680      	mov	r8, r0
 80373aa:	e7f0      	b.n	803738e <_vfiprintf_r+0x1b6>
 80373ac:	ab03      	add	r3, sp, #12
 80373ae:	9300      	str	r3, [sp, #0]
 80373b0:	4622      	mov	r2, r4
 80373b2:	4b13      	ldr	r3, [pc, #76]	; (8037400 <_vfiprintf_r+0x228>)
 80373b4:	a904      	add	r1, sp, #16
 80373b6:	4630      	mov	r0, r6
 80373b8:	f7fd fda4 	bl	8034f04 <_printf_float>
 80373bc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80373c0:	4681      	mov	r9, r0
 80373c2:	d1d5      	bne.n	8037370 <_vfiprintf_r+0x198>
 80373c4:	89a3      	ldrh	r3, [r4, #12]
 80373c6:	065b      	lsls	r3, r3, #25
 80373c8:	f53f af7e 	bmi.w	80372c8 <_vfiprintf_r+0xf0>
 80373cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80373ce:	e77d      	b.n	80372cc <_vfiprintf_r+0xf4>
 80373d0:	ab03      	add	r3, sp, #12
 80373d2:	9300      	str	r3, [sp, #0]
 80373d4:	4622      	mov	r2, r4
 80373d6:	4b0a      	ldr	r3, [pc, #40]	; (8037400 <_vfiprintf_r+0x228>)
 80373d8:	a904      	add	r1, sp, #16
 80373da:	4630      	mov	r0, r6
 80373dc:	f7fe f848 	bl	8035470 <_printf_i>
 80373e0:	e7ec      	b.n	80373bc <_vfiprintf_r+0x1e4>
 80373e2:	bf00      	nop
 80373e4:	0803840c 	.word	0x0803840c
 80373e8:	0803854c 	.word	0x0803854c
 80373ec:	0803842c 	.word	0x0803842c
 80373f0:	080383ec 	.word	0x080383ec
 80373f4:	08038552 	.word	0x08038552
 80373f8:	08038556 	.word	0x08038556
 80373fc:	08034f05 	.word	0x08034f05
 8037400:	080371b3 	.word	0x080371b3

08037404 <_putc_r>:
 8037404:	b570      	push	{r4, r5, r6, lr}
 8037406:	460d      	mov	r5, r1
 8037408:	4614      	mov	r4, r2
 803740a:	4606      	mov	r6, r0
 803740c:	b118      	cbz	r0, 8037416 <_putc_r+0x12>
 803740e:	6983      	ldr	r3, [r0, #24]
 8037410:	b90b      	cbnz	r3, 8037416 <_putc_r+0x12>
 8037412:	f7ff f97d 	bl	8036710 <__sinit>
 8037416:	4b13      	ldr	r3, [pc, #76]	; (8037464 <_putc_r+0x60>)
 8037418:	429c      	cmp	r4, r3
 803741a:	d112      	bne.n	8037442 <_putc_r+0x3e>
 803741c:	6874      	ldr	r4, [r6, #4]
 803741e:	68a3      	ldr	r3, [r4, #8]
 8037420:	3b01      	subs	r3, #1
 8037422:	2b00      	cmp	r3, #0
 8037424:	60a3      	str	r3, [r4, #8]
 8037426:	da16      	bge.n	8037456 <_putc_r+0x52>
 8037428:	69a2      	ldr	r2, [r4, #24]
 803742a:	4293      	cmp	r3, r2
 803742c:	db02      	blt.n	8037434 <_putc_r+0x30>
 803742e:	b2eb      	uxtb	r3, r5
 8037430:	2b0a      	cmp	r3, #10
 8037432:	d110      	bne.n	8037456 <_putc_r+0x52>
 8037434:	4622      	mov	r2, r4
 8037436:	4629      	mov	r1, r5
 8037438:	4630      	mov	r0, r6
 803743a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 803743e:	f000 b85b 	b.w	80374f8 <__swbuf_r>
 8037442:	4b09      	ldr	r3, [pc, #36]	; (8037468 <_putc_r+0x64>)
 8037444:	429c      	cmp	r4, r3
 8037446:	d101      	bne.n	803744c <_putc_r+0x48>
 8037448:	68b4      	ldr	r4, [r6, #8]
 803744a:	e7e8      	b.n	803741e <_putc_r+0x1a>
 803744c:	4b07      	ldr	r3, [pc, #28]	; (803746c <_putc_r+0x68>)
 803744e:	429c      	cmp	r4, r3
 8037450:	bf08      	it	eq
 8037452:	68f4      	ldreq	r4, [r6, #12]
 8037454:	e7e3      	b.n	803741e <_putc_r+0x1a>
 8037456:	6823      	ldr	r3, [r4, #0]
 8037458:	1c5a      	adds	r2, r3, #1
 803745a:	6022      	str	r2, [r4, #0]
 803745c:	701d      	strb	r5, [r3, #0]
 803745e:	b2e8      	uxtb	r0, r5
 8037460:	bd70      	pop	{r4, r5, r6, pc}
 8037462:	bf00      	nop
 8037464:	0803840c 	.word	0x0803840c
 8037468:	0803842c 	.word	0x0803842c
 803746c:	080383ec 	.word	0x080383ec

08037470 <__sread>:
 8037470:	b510      	push	{r4, lr}
 8037472:	460c      	mov	r4, r1
 8037474:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8037478:	f000 f9a6 	bl	80377c8 <_read_r>
 803747c:	2800      	cmp	r0, #0
 803747e:	bfab      	itete	ge
 8037480:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8037482:	89a3      	ldrhlt	r3, [r4, #12]
 8037484:	181b      	addge	r3, r3, r0
 8037486:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 803748a:	bfac      	ite	ge
 803748c:	6563      	strge	r3, [r4, #84]	; 0x54
 803748e:	81a3      	strhlt	r3, [r4, #12]
 8037490:	bd10      	pop	{r4, pc}

08037492 <__swrite>:
 8037492:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8037496:	461f      	mov	r7, r3
 8037498:	898b      	ldrh	r3, [r1, #12]
 803749a:	05db      	lsls	r3, r3, #23
 803749c:	4605      	mov	r5, r0
 803749e:	460c      	mov	r4, r1
 80374a0:	4616      	mov	r6, r2
 80374a2:	d505      	bpl.n	80374b0 <__swrite+0x1e>
 80374a4:	2302      	movs	r3, #2
 80374a6:	2200      	movs	r2, #0
 80374a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80374ac:	f000 f928 	bl	8037700 <_lseek_r>
 80374b0:	89a3      	ldrh	r3, [r4, #12]
 80374b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80374b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80374ba:	81a3      	strh	r3, [r4, #12]
 80374bc:	4632      	mov	r2, r6
 80374be:	463b      	mov	r3, r7
 80374c0:	4628      	mov	r0, r5
 80374c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80374c6:	f000 b869 	b.w	803759c <_write_r>

080374ca <__sseek>:
 80374ca:	b510      	push	{r4, lr}
 80374cc:	460c      	mov	r4, r1
 80374ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80374d2:	f000 f915 	bl	8037700 <_lseek_r>
 80374d6:	1c43      	adds	r3, r0, #1
 80374d8:	89a3      	ldrh	r3, [r4, #12]
 80374da:	bf15      	itete	ne
 80374dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80374de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80374e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80374e6:	81a3      	strheq	r3, [r4, #12]
 80374e8:	bf18      	it	ne
 80374ea:	81a3      	strhne	r3, [r4, #12]
 80374ec:	bd10      	pop	{r4, pc}

080374ee <__sclose>:
 80374ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80374f2:	f000 b8d3 	b.w	803769c <_close_r>
	...

080374f8 <__swbuf_r>:
 80374f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80374fa:	460e      	mov	r6, r1
 80374fc:	4614      	mov	r4, r2
 80374fe:	4605      	mov	r5, r0
 8037500:	b118      	cbz	r0, 803750a <__swbuf_r+0x12>
 8037502:	6983      	ldr	r3, [r0, #24]
 8037504:	b90b      	cbnz	r3, 803750a <__swbuf_r+0x12>
 8037506:	f7ff f903 	bl	8036710 <__sinit>
 803750a:	4b21      	ldr	r3, [pc, #132]	; (8037590 <__swbuf_r+0x98>)
 803750c:	429c      	cmp	r4, r3
 803750e:	d12a      	bne.n	8037566 <__swbuf_r+0x6e>
 8037510:	686c      	ldr	r4, [r5, #4]
 8037512:	69a3      	ldr	r3, [r4, #24]
 8037514:	60a3      	str	r3, [r4, #8]
 8037516:	89a3      	ldrh	r3, [r4, #12]
 8037518:	071a      	lsls	r2, r3, #28
 803751a:	d52e      	bpl.n	803757a <__swbuf_r+0x82>
 803751c:	6923      	ldr	r3, [r4, #16]
 803751e:	b363      	cbz	r3, 803757a <__swbuf_r+0x82>
 8037520:	6923      	ldr	r3, [r4, #16]
 8037522:	6820      	ldr	r0, [r4, #0]
 8037524:	1ac0      	subs	r0, r0, r3
 8037526:	6963      	ldr	r3, [r4, #20]
 8037528:	b2f6      	uxtb	r6, r6
 803752a:	4283      	cmp	r3, r0
 803752c:	4637      	mov	r7, r6
 803752e:	dc04      	bgt.n	803753a <__swbuf_r+0x42>
 8037530:	4621      	mov	r1, r4
 8037532:	4628      	mov	r0, r5
 8037534:	f7ff f882 	bl	803663c <_fflush_r>
 8037538:	bb28      	cbnz	r0, 8037586 <__swbuf_r+0x8e>
 803753a:	68a3      	ldr	r3, [r4, #8]
 803753c:	3b01      	subs	r3, #1
 803753e:	60a3      	str	r3, [r4, #8]
 8037540:	6823      	ldr	r3, [r4, #0]
 8037542:	1c5a      	adds	r2, r3, #1
 8037544:	6022      	str	r2, [r4, #0]
 8037546:	701e      	strb	r6, [r3, #0]
 8037548:	6963      	ldr	r3, [r4, #20]
 803754a:	3001      	adds	r0, #1
 803754c:	4283      	cmp	r3, r0
 803754e:	d004      	beq.n	803755a <__swbuf_r+0x62>
 8037550:	89a3      	ldrh	r3, [r4, #12]
 8037552:	07db      	lsls	r3, r3, #31
 8037554:	d519      	bpl.n	803758a <__swbuf_r+0x92>
 8037556:	2e0a      	cmp	r6, #10
 8037558:	d117      	bne.n	803758a <__swbuf_r+0x92>
 803755a:	4621      	mov	r1, r4
 803755c:	4628      	mov	r0, r5
 803755e:	f7ff f86d 	bl	803663c <_fflush_r>
 8037562:	b190      	cbz	r0, 803758a <__swbuf_r+0x92>
 8037564:	e00f      	b.n	8037586 <__swbuf_r+0x8e>
 8037566:	4b0b      	ldr	r3, [pc, #44]	; (8037594 <__swbuf_r+0x9c>)
 8037568:	429c      	cmp	r4, r3
 803756a:	d101      	bne.n	8037570 <__swbuf_r+0x78>
 803756c:	68ac      	ldr	r4, [r5, #8]
 803756e:	e7d0      	b.n	8037512 <__swbuf_r+0x1a>
 8037570:	4b09      	ldr	r3, [pc, #36]	; (8037598 <__swbuf_r+0xa0>)
 8037572:	429c      	cmp	r4, r3
 8037574:	bf08      	it	eq
 8037576:	68ec      	ldreq	r4, [r5, #12]
 8037578:	e7cb      	b.n	8037512 <__swbuf_r+0x1a>
 803757a:	4621      	mov	r1, r4
 803757c:	4628      	mov	r0, r5
 803757e:	f000 f81f 	bl	80375c0 <__swsetup_r>
 8037582:	2800      	cmp	r0, #0
 8037584:	d0cc      	beq.n	8037520 <__swbuf_r+0x28>
 8037586:	f04f 37ff 	mov.w	r7, #4294967295
 803758a:	4638      	mov	r0, r7
 803758c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 803758e:	bf00      	nop
 8037590:	0803840c 	.word	0x0803840c
 8037594:	0803842c 	.word	0x0803842c
 8037598:	080383ec 	.word	0x080383ec

0803759c <_write_r>:
 803759c:	b538      	push	{r3, r4, r5, lr}
 803759e:	4c07      	ldr	r4, [pc, #28]	; (80375bc <_write_r+0x20>)
 80375a0:	4605      	mov	r5, r0
 80375a2:	4608      	mov	r0, r1
 80375a4:	4611      	mov	r1, r2
 80375a6:	2200      	movs	r2, #0
 80375a8:	6022      	str	r2, [r4, #0]
 80375aa:	461a      	mov	r2, r3
 80375ac:	f7ea fe3e 	bl	802222c <_write>
 80375b0:	1c43      	adds	r3, r0, #1
 80375b2:	d102      	bne.n	80375ba <_write_r+0x1e>
 80375b4:	6823      	ldr	r3, [r4, #0]
 80375b6:	b103      	cbz	r3, 80375ba <_write_r+0x1e>
 80375b8:	602b      	str	r3, [r5, #0]
 80375ba:	bd38      	pop	{r3, r4, r5, pc}
 80375bc:	20007718 	.word	0x20007718

080375c0 <__swsetup_r>:
 80375c0:	4b32      	ldr	r3, [pc, #200]	; (803768c <__swsetup_r+0xcc>)
 80375c2:	b570      	push	{r4, r5, r6, lr}
 80375c4:	681d      	ldr	r5, [r3, #0]
 80375c6:	4606      	mov	r6, r0
 80375c8:	460c      	mov	r4, r1
 80375ca:	b125      	cbz	r5, 80375d6 <__swsetup_r+0x16>
 80375cc:	69ab      	ldr	r3, [r5, #24]
 80375ce:	b913      	cbnz	r3, 80375d6 <__swsetup_r+0x16>
 80375d0:	4628      	mov	r0, r5
 80375d2:	f7ff f89d 	bl	8036710 <__sinit>
 80375d6:	4b2e      	ldr	r3, [pc, #184]	; (8037690 <__swsetup_r+0xd0>)
 80375d8:	429c      	cmp	r4, r3
 80375da:	d10f      	bne.n	80375fc <__swsetup_r+0x3c>
 80375dc:	686c      	ldr	r4, [r5, #4]
 80375de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80375e2:	b29a      	uxth	r2, r3
 80375e4:	0715      	lsls	r5, r2, #28
 80375e6:	d42c      	bmi.n	8037642 <__swsetup_r+0x82>
 80375e8:	06d0      	lsls	r0, r2, #27
 80375ea:	d411      	bmi.n	8037610 <__swsetup_r+0x50>
 80375ec:	2209      	movs	r2, #9
 80375ee:	6032      	str	r2, [r6, #0]
 80375f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80375f4:	81a3      	strh	r3, [r4, #12]
 80375f6:	f04f 30ff 	mov.w	r0, #4294967295
 80375fa:	e03e      	b.n	803767a <__swsetup_r+0xba>
 80375fc:	4b25      	ldr	r3, [pc, #148]	; (8037694 <__swsetup_r+0xd4>)
 80375fe:	429c      	cmp	r4, r3
 8037600:	d101      	bne.n	8037606 <__swsetup_r+0x46>
 8037602:	68ac      	ldr	r4, [r5, #8]
 8037604:	e7eb      	b.n	80375de <__swsetup_r+0x1e>
 8037606:	4b24      	ldr	r3, [pc, #144]	; (8037698 <__swsetup_r+0xd8>)
 8037608:	429c      	cmp	r4, r3
 803760a:	bf08      	it	eq
 803760c:	68ec      	ldreq	r4, [r5, #12]
 803760e:	e7e6      	b.n	80375de <__swsetup_r+0x1e>
 8037610:	0751      	lsls	r1, r2, #29
 8037612:	d512      	bpl.n	803763a <__swsetup_r+0x7a>
 8037614:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8037616:	b141      	cbz	r1, 803762a <__swsetup_r+0x6a>
 8037618:	f104 0344 	add.w	r3, r4, #68	; 0x44
 803761c:	4299      	cmp	r1, r3
 803761e:	d002      	beq.n	8037626 <__swsetup_r+0x66>
 8037620:	4630      	mov	r0, r6
 8037622:	f7fd fb33 	bl	8034c8c <_free_r>
 8037626:	2300      	movs	r3, #0
 8037628:	6363      	str	r3, [r4, #52]	; 0x34
 803762a:	89a3      	ldrh	r3, [r4, #12]
 803762c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8037630:	81a3      	strh	r3, [r4, #12]
 8037632:	2300      	movs	r3, #0
 8037634:	6063      	str	r3, [r4, #4]
 8037636:	6923      	ldr	r3, [r4, #16]
 8037638:	6023      	str	r3, [r4, #0]
 803763a:	89a3      	ldrh	r3, [r4, #12]
 803763c:	f043 0308 	orr.w	r3, r3, #8
 8037640:	81a3      	strh	r3, [r4, #12]
 8037642:	6923      	ldr	r3, [r4, #16]
 8037644:	b94b      	cbnz	r3, 803765a <__swsetup_r+0x9a>
 8037646:	89a3      	ldrh	r3, [r4, #12]
 8037648:	f403 7320 	and.w	r3, r3, #640	; 0x280
 803764c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8037650:	d003      	beq.n	803765a <__swsetup_r+0x9a>
 8037652:	4621      	mov	r1, r4
 8037654:	4630      	mov	r0, r6
 8037656:	f7ff f917 	bl	8036888 <__smakebuf_r>
 803765a:	89a2      	ldrh	r2, [r4, #12]
 803765c:	f012 0301 	ands.w	r3, r2, #1
 8037660:	d00c      	beq.n	803767c <__swsetup_r+0xbc>
 8037662:	2300      	movs	r3, #0
 8037664:	60a3      	str	r3, [r4, #8]
 8037666:	6963      	ldr	r3, [r4, #20]
 8037668:	425b      	negs	r3, r3
 803766a:	61a3      	str	r3, [r4, #24]
 803766c:	6923      	ldr	r3, [r4, #16]
 803766e:	b953      	cbnz	r3, 8037686 <__swsetup_r+0xc6>
 8037670:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8037674:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8037678:	d1ba      	bne.n	80375f0 <__swsetup_r+0x30>
 803767a:	bd70      	pop	{r4, r5, r6, pc}
 803767c:	0792      	lsls	r2, r2, #30
 803767e:	bf58      	it	pl
 8037680:	6963      	ldrpl	r3, [r4, #20]
 8037682:	60a3      	str	r3, [r4, #8]
 8037684:	e7f2      	b.n	803766c <__swsetup_r+0xac>
 8037686:	2000      	movs	r0, #0
 8037688:	e7f7      	b.n	803767a <__swsetup_r+0xba>
 803768a:	bf00      	nop
 803768c:	200001a0 	.word	0x200001a0
 8037690:	0803840c 	.word	0x0803840c
 8037694:	0803842c 	.word	0x0803842c
 8037698:	080383ec 	.word	0x080383ec

0803769c <_close_r>:
 803769c:	b538      	push	{r3, r4, r5, lr}
 803769e:	4c06      	ldr	r4, [pc, #24]	; (80376b8 <_close_r+0x1c>)
 80376a0:	2300      	movs	r3, #0
 80376a2:	4605      	mov	r5, r0
 80376a4:	4608      	mov	r0, r1
 80376a6:	6023      	str	r3, [r4, #0]
 80376a8:	f7ea fdec 	bl	8022284 <_close>
 80376ac:	1c43      	adds	r3, r0, #1
 80376ae:	d102      	bne.n	80376b6 <_close_r+0x1a>
 80376b0:	6823      	ldr	r3, [r4, #0]
 80376b2:	b103      	cbz	r3, 80376b6 <_close_r+0x1a>
 80376b4:	602b      	str	r3, [r5, #0]
 80376b6:	bd38      	pop	{r3, r4, r5, pc}
 80376b8:	20007718 	.word	0x20007718

080376bc <_fstat_r>:
 80376bc:	b538      	push	{r3, r4, r5, lr}
 80376be:	4c07      	ldr	r4, [pc, #28]	; (80376dc <_fstat_r+0x20>)
 80376c0:	2300      	movs	r3, #0
 80376c2:	4605      	mov	r5, r0
 80376c4:	4608      	mov	r0, r1
 80376c6:	4611      	mov	r1, r2
 80376c8:	6023      	str	r3, [r4, #0]
 80376ca:	f7ea fe2b 	bl	8022324 <_fstat>
 80376ce:	1c43      	adds	r3, r0, #1
 80376d0:	d102      	bne.n	80376d8 <_fstat_r+0x1c>
 80376d2:	6823      	ldr	r3, [r4, #0]
 80376d4:	b103      	cbz	r3, 80376d8 <_fstat_r+0x1c>
 80376d6:	602b      	str	r3, [r5, #0]
 80376d8:	bd38      	pop	{r3, r4, r5, pc}
 80376da:	bf00      	nop
 80376dc:	20007718 	.word	0x20007718

080376e0 <_isatty_r>:
 80376e0:	b538      	push	{r3, r4, r5, lr}
 80376e2:	4c06      	ldr	r4, [pc, #24]	; (80376fc <_isatty_r+0x1c>)
 80376e4:	2300      	movs	r3, #0
 80376e6:	4605      	mov	r5, r0
 80376e8:	4608      	mov	r0, r1
 80376ea:	6023      	str	r3, [r4, #0]
 80376ec:	f7ea fd88 	bl	8022200 <_isatty>
 80376f0:	1c43      	adds	r3, r0, #1
 80376f2:	d102      	bne.n	80376fa <_isatty_r+0x1a>
 80376f4:	6823      	ldr	r3, [r4, #0]
 80376f6:	b103      	cbz	r3, 80376fa <_isatty_r+0x1a>
 80376f8:	602b      	str	r3, [r5, #0]
 80376fa:	bd38      	pop	{r3, r4, r5, pc}
 80376fc:	20007718 	.word	0x20007718

08037700 <_lseek_r>:
 8037700:	b538      	push	{r3, r4, r5, lr}
 8037702:	4c07      	ldr	r4, [pc, #28]	; (8037720 <_lseek_r+0x20>)
 8037704:	4605      	mov	r5, r0
 8037706:	4608      	mov	r0, r1
 8037708:	4611      	mov	r1, r2
 803770a:	2200      	movs	r2, #0
 803770c:	6022      	str	r2, [r4, #0]
 803770e:	461a      	mov	r2, r3
 8037710:	f7ea fdcf 	bl	80222b2 <_lseek>
 8037714:	1c43      	adds	r3, r0, #1
 8037716:	d102      	bne.n	803771e <_lseek_r+0x1e>
 8037718:	6823      	ldr	r3, [r4, #0]
 803771a:	b103      	cbz	r3, 803771e <_lseek_r+0x1e>
 803771c:	602b      	str	r3, [r5, #0]
 803771e:	bd38      	pop	{r3, r4, r5, pc}
 8037720:	20007718 	.word	0x20007718

08037724 <__ascii_mbtowc>:
 8037724:	b082      	sub	sp, #8
 8037726:	b901      	cbnz	r1, 803772a <__ascii_mbtowc+0x6>
 8037728:	a901      	add	r1, sp, #4
 803772a:	b142      	cbz	r2, 803773e <__ascii_mbtowc+0x1a>
 803772c:	b14b      	cbz	r3, 8037742 <__ascii_mbtowc+0x1e>
 803772e:	7813      	ldrb	r3, [r2, #0]
 8037730:	600b      	str	r3, [r1, #0]
 8037732:	7812      	ldrb	r2, [r2, #0]
 8037734:	1c10      	adds	r0, r2, #0
 8037736:	bf18      	it	ne
 8037738:	2001      	movne	r0, #1
 803773a:	b002      	add	sp, #8
 803773c:	4770      	bx	lr
 803773e:	4610      	mov	r0, r2
 8037740:	e7fb      	b.n	803773a <__ascii_mbtowc+0x16>
 8037742:	f06f 0001 	mvn.w	r0, #1
 8037746:	e7f8      	b.n	803773a <__ascii_mbtowc+0x16>

08037748 <memmove>:
 8037748:	4288      	cmp	r0, r1
 803774a:	b510      	push	{r4, lr}
 803774c:	eb01 0302 	add.w	r3, r1, r2
 8037750:	d807      	bhi.n	8037762 <memmove+0x1a>
 8037752:	1e42      	subs	r2, r0, #1
 8037754:	4299      	cmp	r1, r3
 8037756:	d00a      	beq.n	803776e <memmove+0x26>
 8037758:	f811 4b01 	ldrb.w	r4, [r1], #1
 803775c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8037760:	e7f8      	b.n	8037754 <memmove+0xc>
 8037762:	4283      	cmp	r3, r0
 8037764:	d9f5      	bls.n	8037752 <memmove+0xa>
 8037766:	1881      	adds	r1, r0, r2
 8037768:	1ad2      	subs	r2, r2, r3
 803776a:	42d3      	cmn	r3, r2
 803776c:	d100      	bne.n	8037770 <memmove+0x28>
 803776e:	bd10      	pop	{r4, pc}
 8037770:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8037774:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8037778:	e7f7      	b.n	803776a <memmove+0x22>

0803777a <_realloc_r>:
 803777a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 803777c:	4607      	mov	r7, r0
 803777e:	4614      	mov	r4, r2
 8037780:	460e      	mov	r6, r1
 8037782:	b921      	cbnz	r1, 803778e <_realloc_r+0x14>
 8037784:	4611      	mov	r1, r2
 8037786:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 803778a:	f7fd bacd 	b.w	8034d28 <_malloc_r>
 803778e:	b922      	cbnz	r2, 803779a <_realloc_r+0x20>
 8037790:	f7fd fa7c 	bl	8034c8c <_free_r>
 8037794:	4625      	mov	r5, r4
 8037796:	4628      	mov	r0, r5
 8037798:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 803779a:	f000 f834 	bl	8037806 <_malloc_usable_size_r>
 803779e:	42a0      	cmp	r0, r4
 80377a0:	d20f      	bcs.n	80377c2 <_realloc_r+0x48>
 80377a2:	4621      	mov	r1, r4
 80377a4:	4638      	mov	r0, r7
 80377a6:	f7fd fabf 	bl	8034d28 <_malloc_r>
 80377aa:	4605      	mov	r5, r0
 80377ac:	2800      	cmp	r0, #0
 80377ae:	d0f2      	beq.n	8037796 <_realloc_r+0x1c>
 80377b0:	4631      	mov	r1, r6
 80377b2:	4622      	mov	r2, r4
 80377b4:	f7fd fa56 	bl	8034c64 <memcpy>
 80377b8:	4631      	mov	r1, r6
 80377ba:	4638      	mov	r0, r7
 80377bc:	f7fd fa66 	bl	8034c8c <_free_r>
 80377c0:	e7e9      	b.n	8037796 <_realloc_r+0x1c>
 80377c2:	4635      	mov	r5, r6
 80377c4:	e7e7      	b.n	8037796 <_realloc_r+0x1c>
	...

080377c8 <_read_r>:
 80377c8:	b538      	push	{r3, r4, r5, lr}
 80377ca:	4c07      	ldr	r4, [pc, #28]	; (80377e8 <_read_r+0x20>)
 80377cc:	4605      	mov	r5, r0
 80377ce:	4608      	mov	r0, r1
 80377d0:	4611      	mov	r1, r2
 80377d2:	2200      	movs	r2, #0
 80377d4:	6022      	str	r2, [r4, #0]
 80377d6:	461a      	mov	r2, r3
 80377d8:	f7ea fd7c 	bl	80222d4 <_read>
 80377dc:	1c43      	adds	r3, r0, #1
 80377de:	d102      	bne.n	80377e6 <_read_r+0x1e>
 80377e0:	6823      	ldr	r3, [r4, #0]
 80377e2:	b103      	cbz	r3, 80377e6 <_read_r+0x1e>
 80377e4:	602b      	str	r3, [r5, #0]
 80377e6:	bd38      	pop	{r3, r4, r5, pc}
 80377e8:	20007718 	.word	0x20007718

080377ec <__ascii_wctomb>:
 80377ec:	b149      	cbz	r1, 8037802 <__ascii_wctomb+0x16>
 80377ee:	2aff      	cmp	r2, #255	; 0xff
 80377f0:	bf85      	ittet	hi
 80377f2:	238a      	movhi	r3, #138	; 0x8a
 80377f4:	6003      	strhi	r3, [r0, #0]
 80377f6:	700a      	strbls	r2, [r1, #0]
 80377f8:	f04f 30ff 	movhi.w	r0, #4294967295
 80377fc:	bf98      	it	ls
 80377fe:	2001      	movls	r0, #1
 8037800:	4770      	bx	lr
 8037802:	4608      	mov	r0, r1
 8037804:	4770      	bx	lr

08037806 <_malloc_usable_size_r>:
 8037806:	f851 3c04 	ldr.w	r3, [r1, #-4]
 803780a:	1f18      	subs	r0, r3, #4
 803780c:	2b00      	cmp	r3, #0
 803780e:	bfbc      	itt	lt
 8037810:	580b      	ldrlt	r3, [r1, r0]
 8037812:	18c0      	addlt	r0, r0, r3
 8037814:	4770      	bx	lr
	...

08037818 <_init>:
 8037818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 803781a:	bf00      	nop
 803781c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 803781e:	bc08      	pop	{r3}
 8037820:	469e      	mov	lr, r3
 8037822:	4770      	bx	lr

08037824 <_fini>:
 8037824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8037826:	bf00      	nop
 8037828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 803782a:	bc08      	pop	{r3}
 803782c:	469e      	mov	lr, r3
 803782e:	4770      	bx	lr
