<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>clarkson.edu</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>dgn_1_slv_0_2</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">/clk_wiz_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">/clk_wiz_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>slv_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Mar 31 01:49:57 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7a618e43</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7a618e43</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>dgn_1_slv_0_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Mar 31 01:49:57 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7a618e43</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>slv_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Mar 31 01:49:57 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:59d1d657</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>dgn_1_slv_0_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Mar 31 01:49:57 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:59d1d657</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>sim_type</spirit:name>
            <spirit:value>rtl</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>I_CLK_125MHZ</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>I_CLK_50MHZ</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_r</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_g</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_b</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0_1/blk_mem_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/8726/hdl/slv_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/8726/src/vga_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../initial_color.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/8726/hdl/slv_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/dgn_1_slv_0_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0_1/blk_mem_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/8726/hdl/slv_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/8726/src/vga_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../initial_color.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/8726/hdl/slv_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/dgn_1_slv_0_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">dgn_1_slv_0_2</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>slv_v1.0</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>21</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66fc532c_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e616852_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317eac78_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d43ea52_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa29033_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7771a0_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f921cbd_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f780d90_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3893ad65_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d77ab3_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8c5f2_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@295a283d_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c955fb_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eff1889_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417e4e4b_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ecf8e4_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea34b11_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ecda92c_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@319c71e5_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa39134_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc5b36a_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d332646_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61423fbe_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9e74d8_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@491f240a_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a99b58a_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c4c0d3_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23cb5d41_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a5bc29_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@449f1416_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd81127_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44890c97_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6a634c_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@581d294d_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73afce12_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a80917_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37079b54_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58515e71_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2948911a_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1657d49_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d351f6d_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d8dfdc_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f870019_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@660180b3_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64114b2_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620d57eb_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6d3f8b_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30eb8cba_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3676f116_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f610648_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@114ee708_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5468d9a9_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c545704_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c637367_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afd5d6e_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@759b14a9_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650f4122_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5699f848_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f7ae095_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49193b83_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cdc3542_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d830ccc_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529e5a8c_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734f1b1e_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63119b9c_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@371c20b8_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11fd8bde_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b39b436_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43746d22_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3593a8b1_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593da3e4_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4609ae55_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0789d0_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10665234_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb1ef_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e50ba5_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5895c0b_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0e3f9f_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513771ce_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c61179_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631836f7_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e58ba95_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6a0c72_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32874ce2_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a2024b8_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2518c9b4_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7540d747_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d619ffb_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7978bf7b_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120135a_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ecd4f58_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1d08d_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c030af1_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb4028b_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba4c30_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f65e957_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6585d7ba_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6c45f_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d208446_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a7fca9_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440ede7c_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b18753_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b6db4f_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bfcdef_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@787b593a_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fda5eb5_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44aa1129_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b81542_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716f52f8_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c7bfcb_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346a8f14_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1de33c_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624c1ad9_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745a357a_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a91bb50_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3787e4_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c55659_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45209c49_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4858bd11_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518a979b_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65240a83_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9480f06_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@605fe57f_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49712bc4_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b14ae7d_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232ebdc1_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2bf605_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6ad917_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2717f01f_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f20ea5b_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211d3bca_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9ec6bd_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b28cb11_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a1b5174_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b442119_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cd91cac_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785ef05c_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b256c0_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b6750f_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5852f278_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc7d199_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5455a80b_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29451dd6_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b25ee9_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a159266_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134a9c17_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622666c3_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10237915_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6163e2_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b23556c_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6952125b_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2086c79b_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28157df1_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40546a2_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a36f96_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87e16e2_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18b51b71_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e89dce_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2badb390_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29851d5b_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f4d9b66_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6afa7b32_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d412d33_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ce864_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2c7b0_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0e4a_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e050cf_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272e4983_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31bd204b_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f25e176_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b5ca52d_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2a233d_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c12b3a_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ba2c8a_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57517a03_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b93e4_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5313a8a0_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d85d827_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e699277_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff6ebca_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@690212c1_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296b75e4_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@400ed41a_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed72016_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1215322d_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b8c6502_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d306bfe_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d2e9a3_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7285d50e_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481e0af3_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f04b5d9_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15cc8c4b_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e9187e_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca6461c_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24334405_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@221de93c_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2d30d9_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a6f752_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a226619_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff1850a_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b2fb57_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73088b54_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1043b82e_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec7b536_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e4f3d03_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ac4290_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@996e8b_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d9ec75_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405d42ac_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d2080e_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557c1997_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed15494_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257bb1c9_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea60baa_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753480f4_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af166da_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b02681f_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76875657_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35eba2dc_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81e383b_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b448d4_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ebc07d_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc49652_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15fb5bbf_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ee5f8b_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0b2b65_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e552800_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1447d409_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d44bdfd_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a2f142_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f0a7cf0_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9da6f4_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74245859_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a83fb4_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41de1c96_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d83ef9_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d18737_ARCHIVE_LOCATION">c:/P4/ip_repo/slv_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ceba948f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="fe844f7c"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="d6d597f2"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="76937c24"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
