        In: {Clock}                        VHDL   
        In: {r_data[7:0]}                  VHDL   
        In: {r_available}                  VHDL   
       Out: {led_rgb_1[2:0]}               VHDL   
       Out: {led_rgb_2[2:0]}               VHDL   
       Out: {packet[84:0]}                 VHDL   
        In: {processing}                   VHDL   
       Out: {processed}                    VHDL   
        In: {N}                            VHDL   
       Out: {wr_uart}                      VHDL   
       Out: {w_data[7:0]}                  VHDL   
        In: {reset}                        VHDL   
  Declared: {state}                        VHDL   
  Declared: {next_state}                   VHDL   
  Declared: {packet_aux[84:0]}             VHDL   
  Declared: {length_ok}                    VHDL   
  Declared: {tags_ok}                      VHDL   
  Declared: {tags_start}                   VHDL   
  Declared: {tags_end}                     VHDL   
  Variable: {counter}                      VHDL   
  Constant: {tag_start[7:0]}               VHDL   
  Constant: {tag_end[7:0]}                 VHDL   
  Constant: {char_0[7:0]}                  VHDL   
  Constant: {char_1[7:0]}                  VHDL   

