{"sha": "089d955fa06e39ee11ffaca676d18df8a62aca21", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MDg5ZDk1NWZhMDZlMzllZTExZmZhY2E2NzZkMThkZjhhNjJhY2EyMQ==", "commit": {"author": {"name": "Joseph Myers", "email": "joseph@codesourcery.com", "date": "2016-03-12T00:00:52Z"}, "committer": {"name": "Joseph Myers", "email": "jsm28@gcc.gnu.org", "date": "2016-03-12T00:00:52Z"}, "message": "* sv.po: Update.\n\nFrom-SVN: r234153", "tree": {"sha": "919bd27153bfba8637e214f7996d16b861b5f414", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/919bd27153bfba8637e214f7996d16b861b5f414"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/089d955fa06e39ee11ffaca676d18df8a62aca21", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/089d955fa06e39ee11ffaca676d18df8a62aca21", "html_url": "https://github.com/Rust-GCC/gccrs/commit/089d955fa06e39ee11ffaca676d18df8a62aca21", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/089d955fa06e39ee11ffaca676d18df8a62aca21/comments", "author": {"login": "jsm28", "id": 10537793, "node_id": "MDQ6VXNlcjEwNTM3Nzkz", "avatar_url": "https://avatars.githubusercontent.com/u/10537793?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jsm28", "html_url": "https://github.com/jsm28", "followers_url": "https://api.github.com/users/jsm28/followers", "following_url": "https://api.github.com/users/jsm28/following{/other_user}", "gists_url": "https://api.github.com/users/jsm28/gists{/gist_id}", "starred_url": "https://api.github.com/users/jsm28/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jsm28/subscriptions", "organizations_url": "https://api.github.com/users/jsm28/orgs", "repos_url": "https://api.github.com/users/jsm28/repos", "events_url": "https://api.github.com/users/jsm28/events{/privacy}", "received_events_url": "https://api.github.com/users/jsm28/received_events", "type": "User", "site_admin": false}, "committer": {"login": "jsm28", "id": 10537793, "node_id": "MDQ6VXNlcjEwNTM3Nzkz", "avatar_url": "https://avatars.githubusercontent.com/u/10537793?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jsm28", "html_url": "https://github.com/jsm28", "followers_url": "https://api.github.com/users/jsm28/followers", "following_url": "https://api.github.com/users/jsm28/following{/other_user}", "gists_url": "https://api.github.com/users/jsm28/gists{/gist_id}", "starred_url": "https://api.github.com/users/jsm28/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jsm28/subscriptions", "organizations_url": "https://api.github.com/users/jsm28/orgs", "repos_url": "https://api.github.com/users/jsm28/repos", "events_url": "https://api.github.com/users/jsm28/events{/privacy}", "received_events_url": "https://api.github.com/users/jsm28/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "92348f098dd10358538932275a1196bd5c9caaac", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/92348f098dd10358538932275a1196bd5c9caaac", "html_url": "https://github.com/Rust-GCC/gccrs/commit/92348f098dd10358538932275a1196bd5c9caaac"}], "stats": {"total": 227, "additions": 77, "deletions": 150}, "files": [{"sha": "53059c7683bae00dfa91976089f7428b79530e14", "filename": "gcc/po/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/089d955fa06e39ee11ffaca676d18df8a62aca21/gcc%2Fpo%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/089d955fa06e39ee11ffaca676d18df8a62aca21/gcc%2Fpo%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fpo%2FChangeLog?ref=089d955fa06e39ee11ffaca676d18df8a62aca21", "patch": "@@ -1,3 +1,7 @@\n+2016-03-12  Joseph Myers  <joseph@codesourcery.com>\n+\n+\t* sv.po: Update.\n+\n 2016-03-08  Joseph Myers  <joseph@codesourcery.com>\n \n \t* sv.po: Update."}, {"sha": "4e486f88f7a7b4865e9510e703864399236f2178", "filename": "gcc/po/sv.po", "status": "modified", "additions": 73, "deletions": 150, "changes": 223, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/089d955fa06e39ee11ffaca676d18df8a62aca21/gcc%2Fpo%2Fsv.po", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/089d955fa06e39ee11ffaca676d18df8a62aca21/gcc%2Fpo%2Fsv.po", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fpo%2Fsv.po?ref=089d955fa06e39ee11ffaca676d18df8a62aca21", "patch": "@@ -10,14 +10,17 @@\n # assumed type\t\tantagen typ\n # cast\t\t\ttypkonvertering\n # kind\t\t\tsort\n+# load\t\t\tladda\n # offset\t\tavst\u00e5nd\n+# overload\t\t\u00f6verlagra\n # rank\t\t\tordning\n+# store\t\t\tlagra\n msgid \"\"\n msgstr \"\"\n \"Project-Id-Version: gcc 6.1-b20160131\\n\"\n \"Report-Msgid-Bugs-To: http://gcc.gnu.org/bugs.html\\n\"\n \"POT-Creation-Date: 2016-01-31 15:50+0000\\n\"\n-\"PO-Revision-Date: 2016-03-06 10:36+0100\\n\"\n+\"PO-Revision-Date: 2016-03-09 22:57+0100\\n\"\n \"Last-Translator: G\u00f6ran Uddeborg <goeran@uddeborg.se>\\n\"\n \"Language-Team: Swedish <tp-sv@listor.tp-sv.se>\\n\"\n \"Language: sv\\n\"\n@@ -2052,7 +2055,7 @@ msgstr \"Det maximala antalet instruktioner i redolistan som betraktas som valbar\n #: params.def:646\n #, no-c-format\n msgid \"Minimal distance between possibly conflicting store and load.\"\n-msgstr \"Minimala avst\u00e5ndet mellan lagring och l\u00e4sning som kan vara i konflikt.\"\n+msgstr \"Minimala avst\u00e5ndet mellan lagring och laddning som kan vara i konflikt.\"\n \n #: params.def:651\n #, no-c-format\n@@ -3418,7 +3421,7 @@ msgstr \"ogiltig anv\u00e4ndning av %%d, %%x eller %%x\"\n #: config/lm32/lm32.c:507\n #, c-format\n msgid \"only 0.0 can be loaded as an immediate\"\n-msgstr \"endast 0.0 kan l\u00e4sas in som en omedelbar\"\n+msgstr \"endast 0.0 kan laddas som en omedelbar\"\n \n #: config/lm32/lm32.c:577\n msgid \"bad operand\"\n@@ -3743,7 +3746,7 @@ msgstr \"Kunde inte generera addis-v\u00e4rde f\u00f6r sammanslagning\"\n \n #: config/rs6000/rs6000.c:36058\n msgid \"Unable to generate load/store offset for fusion\"\n-msgstr \"Kan inte generera load/store-avst\u00e5nd f\u00f6r sammanslagning\"\n+msgstr \"Kan inte generera ladda/lagra-avst\u00e5nd f\u00f6r sammanslagning\"\n \n #: config/rs6000/rs6000.c:36162\n msgid \"Bad GPR fusion\"\n@@ -7702,7 +7705,7 @@ msgstr \"G\u00e5 runt en h\u00e5rdvaruanomali genom att l\u00e4gga till ett antal NOP:ar f\u00f6r\n \n #: config/bfin/bfin.opt:61\n msgid \"Avoid speculative loads to work around a hardware anomaly.\"\n-msgstr \"Undvik spekulativa lastningar f\u00f6r att g\u00e5 runt en h\u00e5rdvaruanomali.\"\n+msgstr \"Undvik spekulativa laddningar f\u00f6r att g\u00e5 runt en h\u00e5rdvaruanomali.\"\n \n #: config/bfin/bfin.opt:65\n msgid \"Enabled ID based shared library.\"\n@@ -8083,7 +8086,7 @@ msgstr \"K\u00e4nda AArch64-ABI:er (att anv\u00e4ndas med flaggan -mabi=):\"\n \n #: config/aarch64/aarch64.opt:150\n msgid \"PC relative literal loads.\"\n-msgstr \"PC-relativa literala l\u00e4sningar.\"\n+msgstr \"PC-relativa literala laddningar.\"\n \n #: config/aarch64/aarch64.opt:154\n msgid \"When calculating a sqrt approximation, run fewer steps.\"\n@@ -8283,7 +8286,7 @@ msgstr \"Ange kostnaden f\u00f6r grenar (normalt 20).\"\n \n #: config/spu/spu.opt:32\n msgid \"Make sure loads and stores are not moved past DMA instructions.\"\n-msgstr \"S\u00e4kerst\u00e4ll att inl\u00e4sningar och lagringar inte flyttas f\u00f6rbi DMA-instruktioner.\"\n+msgstr \"S\u00e4kerst\u00e4ll att laddningar och lagringar inte flyttas f\u00f6rbi DMA-instruktioner.\"\n \n #: config/spu/spu.opt:36\n msgid \"volatile must be specified on any memory that is effected by DMA.\"\n@@ -8549,7 +8552,7 @@ msgstr \"Anv\u00e4nd assemblersyntax f\u00f6r UNIX.\"\n \n #: config/xtensa/xtensa.opt:23\n msgid \"Use CONST16 instruction to load constants.\"\n-msgstr \"Anv\u00e4nd CONST16-instruktioner f\u00f6r att l\u00e4sa konstanter.\"\n+msgstr \"Anv\u00e4nd CONST16-instruktioner f\u00f6r att ladda konstanter.\"\n \n #: config/xtensa/xtensa.opt:27\n msgid \"Disable position-independent code (PIC) for use in OS kernel code.\"\n@@ -9183,16 +9186,12 @@ msgid \"Support MWAITX and MONITORX built-in functions and code generation.\"\n msgstr \"St\u00f6d inbyggda MWAITX- och MONITORX-funktioner och -kodgenerering.\"\n \n #: config/i386/i386.opt:877\n-#, fuzzy\n-#| msgid \"Support AES built-in functions and code generation\"\n msgid \"Support CLZERO built-in functions and code generation.\"\n-msgstr \"St\u00f6d inbyggda AES-funktioner och -kodgenerering\"\n+msgstr \"St\u00f6d inbyggda CLZERO-funktioner och -kodgenerering.\"\n \n #: config/i386/i386.opt:881\n-#, fuzzy\n-#| msgid \"Support PCLMUL built-in functions and code generation\"\n msgid \"Support PKU built-in functions and code generation.\"\n-msgstr \"St\u00f6d inbyggda PCLMUL-funktioner och -kodgenerering\"\n+msgstr \"St\u00f6d inbyggda PKU-funktioner och -kodgenerering.\"\n \n #: config/i386/i386.opt:885\n msgid \"Use given stack-protector guard.\"\n@@ -9277,7 +9276,7 @@ msgstr \"Generera alltid l\u00e5nga anrop.\"\n \n #: config/pa/pa.opt:79\n msgid \"Emit long load/store sequences.\"\n-msgstr \"Mata ut l\u00e5nga load-/store-sekvenser.\"\n+msgstr \"Mata ut l\u00e5nga ladda/lagra-sekvenser.\"\n \n #: config/pa/pa.opt:87\n msgid \"Disable space regs.\"\n@@ -9333,7 +9332,7 @@ msgstr \"Ange den maximala storleken p\u00e5 data som \u00e4r l\u00e4mpliga f\u00f6r SDA-arean.\"\n \n #: config/v850/v850.opt:67\n msgid \"Enable the use of the short load instructions.\"\n-msgstr \"M\u00f6jligg\u00f6r anv\u00e4ndning av de korta load-instruktionerna.\"\n+msgstr \"M\u00f6jligg\u00f6r anv\u00e4ndning av de korta laddinstruktionerna.\"\n \n #: config/v850/v850.opt:71\n msgid \"Same as: -mep -mprolog-function.\"\n@@ -9661,10 +9660,8 @@ msgid \"Use hardware transactional execution instructions.\"\n msgstr \"Anv\u00e4nd transaktionsk\u00f6rningsinstruktioner i h\u00e5rdvara.\"\n \n #: config/s390/s390.opt:138\n-#, fuzzy\n-#| msgid \"hardware decimal floating point instructions not available on %s\"\n msgid \"Use hardware vector facility instructions and enable the vector ABI.\"\n-msgstr \"h\u00e5rdvaruinstruktioner f\u00f6r decimala flyttal \u00e4r inte tillg\u00e4ngliga p\u00e5 %s\"\n+msgstr \"Anv\u00e4nd instruktioner f\u00f6r vektorfunktioner i h\u00e5rdvara och aktivera vektor-ABI:et.\"\n \n #: config/s390/s390.opt:142\n msgid \"Use packed stack layout.\"\n@@ -9695,10 +9692,8 @@ msgid \"Switches off the -mstack-size= option.\"\n msgstr \"Sl\u00e5r av flaggan -mstack-size=.\"\n \n #: config/s390/s390.opt:174\n-#, fuzzy\n-#| msgid \"Generate string instructions for block moves\"\n msgid \"Use the mvcle instruction for block moves.\"\n-msgstr \"Generera str\u00e4nginstruktioner f\u00f6r blockf\u00f6rflyttningar\"\n+msgstr \"Anv\u00e4nd mvcle-instruktioner f\u00f6r blockf\u00f6rflyttningar.\"\n \n #: config/s390/s390.opt:178\n msgid \"Enable the z vector language extension providing the context-sensitive\"\n@@ -9741,22 +9736,16 @@ msgid \"Selects the type of RL78 core being targeted (g10/g13/g14).  The default\n msgstr \"V\u00e4ljer typen av RL78-k\u00e4rna att ha som m\u00e5l (g10/g13/g14).  Standard \u00e4r G14.  Om satt v\u00e4ljer det \u00e4ven st\u00f6det av h\u00e5rdvarumultiplikation att anv\u00e4nda.\"\n \n #: config/rl78/rl78.opt:77\n-#, fuzzy\n-#| msgid \"Alias for --help=target\"\n msgid \"Alias for -mcpu=g10.\"\n-msgstr \"Alias f\u00f6r --help=target\"\n+msgstr \"Alias f\u00f6r -mcpu=g10.\"\n \n #: config/rl78/rl78.opt:81\n-#, fuzzy\n-#| msgid \"Alias for --help=target\"\n msgid \"Alias for -mcpu=g13.\"\n-msgstr \"Alias f\u00f6r --help=target\"\n+msgstr \"Alias f\u00f6r -mcpu=g13.\"\n \n #: config/rl78/rl78.opt:85 config/rl78/rl78.opt:89\n-#, fuzzy\n-#| msgid \"Alias for --help=target\"\n msgid \"Alias for -mcpu=g14.\"\n-msgstr \"Alias f\u00f6r --help=target\"\n+msgstr \"Alias f\u00f6r -mcpu=g14.\"\n \n #: config/rl78/rl78.opt:93\n msgid \"Assume ES is zero throughout program execution, use ES: for read-only data.\"\n@@ -9827,10 +9816,8 @@ msgid \"Known floating-point ABIs (for use with the -mfloat-abi= option):\"\n msgstr \"K\u00e4nda flyttals-ABI:er (att anv\u00e4ndas med flaggan -mfloat-abi=):\"\n \n #: config/arm/arm.opt:127\n-#, fuzzy\n-#| msgid \"Switch on/off MIPS16 ASE on alternating functions for compiler testing\"\n msgid \"Switch ARM/Thumb modes on alternating functions for compiler testing.\"\n-msgstr \"V\u00e4xla av/p\u00e5 MIPS16 ASE mellan alternerande funktioner f\u00f6r kompilatortestning\"\n+msgstr \"V\u00e4xla ARM-/Thumb-l\u00e4gen mellan alternerande funktioner f\u00f6r kompilatortestning.\"\n \n #: config/arm/arm.opt:131\n msgid \"Specify the __fp16 floating-point format.\"\n@@ -9949,16 +9936,13 @@ msgid \"Assume loading data from flash is slower than fetching instructions.\"\n msgstr \"Anta att ladda data fr\u00e5n flash \u00e4r l\u00e5ngsammare \u00e4n att h\u00e4mta instruktioner.\"\n \n #: config/arm/arm.opt:283\n-#, fuzzy\n-#| msgid \"Assume unified syntax for Thumb inline assembly code.\"\n msgid \"Assume unified syntax for inline assembly code.\"\n-msgstr \"Anta unifierad syntax f\u00f6r Thumb-inline assemblerkod.\"\n+msgstr \"Anta unifierad syntax f\u00f6r inline:ad assemblerkod.\"\n \n-# fixme: fp = flyttal, men hur skall man skriva det. F\u00f6rkortat eller FPU?\n #: config/sparc/sparc.opt:30 config/sparc/sparc.opt:34\n #: config/visium/visium.opt:37\n msgid \"Use hardware FP.\"\n-msgstr \"Anv\u00e4nd h\u00e5rdvaru-fp.\"\n+msgstr \"Anv\u00e4nd h\u00e5rdvaruflyttal.\"\n \n #: config/sparc/sparc.opt:38 config/visium/visium.opt:41\n msgid \"Do not use hardware FP.\"\n@@ -10041,10 +10025,8 @@ msgid \"Optimize tail call instructions in assembler and linker.\"\n msgstr \"Optimera svansanropsinstruktioner i assembler och l\u00e4nkare.\"\n \n #: config/sparc/sparc.opt:118\n-#, fuzzy\n-#| msgid \"Do not generate code that can only run in supervisor mode\"\n msgid \"Do not generate code that can only run in supervisor mode (default).\"\n-msgstr \"Generera inte kod som endast kan k\u00f6ra i \u00f6vervakarl\u00e4ge\"\n+msgstr \"Generera inte kod som endast kan k\u00f6ra i \u00f6vervakarl\u00e4ge (standard).\"\n \n #: config/sparc/sparc.opt:122 config/visium/visium.opt:45\n msgid \"Use features of and schedule code for given CPU.\"\n@@ -10168,7 +10150,7 @@ msgstr \"Anv\u00e4nd 4xx:s str\u00e4ngs\u00f6knings dlmzb-instruktion.\"\n \n #: config/rs6000/rs6000.opt:165\n msgid \"Generate load/store multiple instructions.\"\n-msgstr \"Generera load/store multiple-instruktioner.\"\n+msgstr \"Generera ladda/lagra-multipla-instruktioner.\"\n \n #: config/rs6000/rs6000.opt:169\n msgid \"Generate string instructions for block moves.\"\n@@ -10188,15 +10170,15 @@ msgstr \"Anv\u00e4nd vektor-/skal\u00e4rinstruktioner (VSX).\"\n \n #: config/rs6000/rs6000.opt:240\n msgid \"Do not generate load/store with update instructions.\"\n-msgstr \"Generera inte load/store-instruktioner med uppdatering.\"\n+msgstr \"Generera inte ladda/lagra-instruktioner med uppdatering.\"\n \n #: config/rs6000/rs6000.opt:244\n msgid \"Generate load/store with update instructions.\"\n-msgstr \"Generera load/store-instruktioner med uppdatering.\"\n+msgstr \"Generera ladda/lagra-instruktioner med uppdatering.\"\n \n #: config/rs6000/rs6000.opt:252\n msgid \"Avoid generation of indexed load/store instructions when possible.\"\n-msgstr \"Undvik att generera indexerade load/store-instruktioner s\u00e5 l\u00e5ngt m\u00f6jligt.\"\n+msgstr \"Undvik att generera indexerade ladda/lagra-instruktioner s\u00e5 l\u00e5ngt m\u00f6jligt.\"\n \n #: config/rs6000/rs6000.opt:256\n msgid \"Mark __tls_get_addr calls with argument info.\"\n@@ -10483,42 +10465,32 @@ msgid \"Analyze and remove doubleword swaps from VSX computations.\"\n msgstr \"Analysera och ta bort dubbelordsbyten fr\u00e5n VSX-ber\u00e4kningar.\"\n \n #: config/rs6000/rs6000.opt:606\n-#, fuzzy\n-#| msgid \"Fuse certain integer operations together for better performance on power8\"\n msgid \"Fuse certain operations together for better performance on power9.\"\n-msgstr \"Sm\u00e4lt samman vissa heltalsoperationer f\u00f6r b\u00e4ttre prestanda p\u00e5 power8\"\n+msgstr \"Sm\u00e4lt samman vissa operationer f\u00f6r b\u00e4ttre prestanda p\u00e5 power9.\"\n \n #: config/rs6000/rs6000.opt:610 config/rs6000/rs6000.opt:614\n-#, fuzzy\n-#| msgid \"Use/do not use vector and scalar instructions added in ISA 2.07.\"\n msgid \"Use/do not use vector and scalar instructions added in ISA 3.0.\"\n-msgstr \"Anv\u00e4nd/anv\u00e4nd inte vektor och skal\u00e4ra instruktioner som lades till i ISA 2.07.\"\n+msgstr \"Anv\u00e4nd/anv\u00e4nd inte vektor- och skal\u00e4ra instruktioner som lades till i ISA 3.0.\"\n \n #: config/rs6000/rs6000.opt:618\n-#, fuzzy\n-#| msgid \"Use/do not use vector and scalar instructions added in ISA 2.07.\"\n msgid \"Use/do not use the new min/max instructions defined in ISA 3.0.\"\n-msgstr \"Anv\u00e4nd/anv\u00e4nd inte vektor och skal\u00e4ra instruktioner som lades till i ISA 2.07.\"\n+msgstr \"Anv\u00e4nd/anv\u00e4nd inte de nya min-/maxinstruktionerna som definierades i ISA 3.0.\"\n \n #: config/rs6000/rs6000.opt:622\n msgid \"Fuse medium/large code model toc references with the memory instruction.\"\n msgstr \"Sl\u00e5 samman medium/stor modellers toc-referenser med minnesinstruktionen.\"\n \n #: config/rs6000/rs6000.opt:626\n-#, fuzzy\n-#| msgid \"Generate isel instructions\"\n msgid \"Generate the integer modulo instructions.\"\n-msgstr \"Generera isel-instruktioner\"\n+msgstr \"Generera heltalsmoduloinstruktioner.\"\n \n #: config/rs6000/rs6000.opt:630\n msgid \"Enable/disable IEEE 128-bit floating point via the __float128 keyword.\"\n msgstr \"Aktivera/avaktivera IEEE 128-bitars flyttal via nyckelordet __float128.\"\n \n #: config/rs6000/rs6000.opt:634\n-#, fuzzy\n-#| msgid \"Use decimal floating point instructions\"\n msgid \"Enable/disable using IEEE 128-bit floating point instructions.\"\n-msgstr \"Anv\u00e4nd decimala flyttalsinstruktioner\"\n+msgstr \"Aktivera/avaktivera anv\u00e4ndning av IEEE 128-bitars flyttalsinstruktioner.\"\n \n #: config/rs6000/rs6000.opt:638\n msgid \"Enable/disable default conversions between __float128 & long double.\"\n@@ -11265,16 +11237,12 @@ msgid \"Valid Nios II ISA levels (for -march):\"\n msgstr \"Giltiga Nios II ISA-niv\u00e5er (f\u00f6r -march):\"\n \n #: config/nios2/nios2.opt:584\n-#, fuzzy\n-#| msgid \"Enable saturation instructions\"\n msgid \"Enable generation of R2 BMX instructions.\"\n-msgstr \"Anv\u00e4nd m\u00e4ttnads-instruktioner\"\n+msgstr \"Aktivera generering av R2 BMX-instruktioner.\"\n \n #: config/nios2/nios2.opt:588\n-#, fuzzy\n-#| msgid \"Enable saturation instructions\"\n msgid \"Enable generation of R2 CDX instructions.\"\n-msgstr \"Anv\u00e4nd m\u00e4ttnads-instruktioner\"\n+msgstr \"Anv\u00e4nd generering av R2 CDX-instruktioner.\"\n \n #: config/rx/rx.opt:29\n msgid \"Store doubles in 64 bits.\"\n@@ -11353,10 +11321,8 @@ msgid \"Enables or disables the use of the SMOVF, SMOVB, SMOVU, SUNTIL, SWHILE an\n msgstr \"Aktiverar eller avaktiverar anv\u00e4ndningen av instruktionerna SMOVF, SMOVB, SMOVU, SUNTIL, SWHILE och RMPA.  Normalt aktiverat.\"\n \n #: config/rx/rx.opt:157\n-#, fuzzy\n-#| msgid \"Always generate long calls\"\n msgid \"Always use JSR, never BSR, for calls.\"\n-msgstr \"Generera alltid l\u00e5nga anrop\"\n+msgstr \"Anv\u00e4nd alltid JSR, aldrig BSR, f\u00f6r anrop.\"\n \n #: config/visium/visium.opt:25\n msgid \"Link with libc.a and libdebug.a.\"\n@@ -11366,10 +11332,9 @@ msgstr \"L\u00e4nka med libc.a och libdebug.a.\"\n msgid \"Link with libc.a and libsim.a.\"\n msgstr \"L\u00e4nka med libc.a och libsim.a.\"\n \n-# fixme: fp = flyttal, men hur skall man skriva det. F\u00f6rkortat eller FPU?\n #: config/visium/visium.opt:33\n msgid \"Use hardware FP (default).\"\n-msgstr \"Anv\u00e4nd h\u00e5rdvaru-fp (standard).\"\n+msgstr \"Anv\u00e4nd h\u00e5rdvaruflyttal (standard).\"\n \n #: config/visium/visium.opt:65\n msgid \"Generate code for the supervisor mode (default).\"\n@@ -11425,7 +11390,7 @@ msgstr \"Anv\u00e4nd programvaruemulering av multiplikation (standard).\"\n \n #: config/microblaze/microblaze.opt:72\n msgid \"Use reorder instructions (swap and byte reversed load/store) (default).\"\n-msgstr \"Anv\u00e4nd ordnings\u00e4ndringinstruktioner (v\u00e4xlad och byte-omv\u00e4nd lastning/lagring) (standard).\"\n+msgstr \"Anv\u00e4nd ordnings\u00e4ndringinstruktioner (v\u00e4xlad och byte-omv\u00e4nd laddning/lagring) (standard).\"\n \n #: config/microblaze/microblaze.opt:76\n msgid \"Use the software emulation for divides (default).\"\n@@ -11498,10 +11463,8 @@ msgid \"Description for mxl-mode-novectors.\"\n msgstr \"Beskrivning f\u00f6r mxl-mode-novectors.\"\n \n #: config/microblaze/microblaze.opt:128\n-#, fuzzy\n-#| msgid \"Use hardware quad FP instructions\"\n msgid \"Use hardware prefetch instruction\"\n-msgstr \"Anv\u00e4nd h\u00e5rdvaruinstruktioner f\u00f6r quad fp\"\n+msgstr \"Anv\u00e4nd instruktioner f\u00f6r f\u00f6rhandsh\u00e4mtning (prefetch) i h\u00e5rdvara\"\n \n #: config/vax/vax.opt:23 config/vax/vax.opt:27\n msgid \"Target DFLOAT double precision code.\"\n@@ -12101,10 +12064,8 @@ msgid \"Specify name for 32 bit signed division function.\"\n msgstr \"Ange namnet p\u00e5 funktion f\u00f6r 32-bitars division med tecken.\"\n \n #: config/sh/sh.opt:265\n-#, fuzzy\n-#| msgid \"Generate LP64 code\"\n msgid \"Generate ELF FDPIC code.\"\n-msgstr \"Generera LP64-kod\"\n+msgstr \"Generera ELF FDPIC-kod.\"\n \n #: config/sh/sh.opt:269\n msgid \"Enable the use of 64-bit floating point registers in fmov instructions.  See -mdalign if 64-bit alignment is required.\"\n@@ -12604,7 +12565,7 @@ msgstr \"F\u00f6rhindra anv\u00e4ndningen av alla flyttalsinstruktioner i h\u00e5rdvara.\"\n \n #: config/mips/mips.opt:373\n msgid \"Optimize lui/addiu address loads.\"\n-msgstr \"Optimera adressinl\u00e4sningar lui/addiu.\"\n+msgstr \"Optimera adressladdning lui/addiu.\"\n \n #: config/mips/mips.opt:377\n msgid \"Assume all symbols have 32-bit values.\"\n@@ -12639,16 +12600,12 @@ msgid \"Enable use of odd-numbered single-precision registers.\"\n msgstr \"Aktivera anv\u00e4ndningen av udda enkelprecisionsregister.\"\n \n #: config/mips/mips.opt:417\n-#, fuzzy\n-#| msgid \"Optimize for space rather than speed\"\n msgid \"Optimize frame header.\"\n-msgstr \"Optimera f\u00f6r storlek ist\u00e4llet f\u00f6r hastighet\"\n+msgstr \"Optimera ramhuvud.\"\n \n #: config/mips/mips.opt:424\n-#, fuzzy\n-#| msgid \"Enable dead store elimination\"\n msgid \"Enable load/store bonding.\"\n-msgstr \"Aktivera eliminering av d\u00f6d lagring\"\n+msgstr \"Aktivera bindning av laddning/lagring.\"\n \n #: config/mips/mips.opt:428\n msgid \"Specify the compact branch usage policy.\"\n@@ -12719,16 +12676,12 @@ msgid \"-mmpy-option={0,1,2,3,4,5,6,7,8,9} Compile ARCv2 code with a multiplier d\n msgstr \"-mmpy-option={0,1,2,3,4,5,6,7,8,9} Kompilera ARCv2-kod med en multiplicerardesignflagga.  Flaggan 2 \u00e4r normalt p\u00e5.\"\n \n #: config/arc/arc.opt:62\n-#, fuzzy\n-#| msgid \"Enable MUL instructions\"\n msgid \"Enable DIV-REM instructions for ARCv2.\"\n-msgstr \"Anv\u00e4nd MUL-instruktioner\"\n+msgstr \"Anv\u00e4nd DIV-REM-instruktioner f\u00f6r ARCv2.\"\n \n #: config/arc/arc.opt:66\n-#, fuzzy\n-#| msgid \"Enable barrel shift instructions\"\n msgid \"Enable code density instructions for ARCv2.\"\n-msgstr \"Anv\u00e4nd barrel-shift-instruktioner\"\n+msgstr \"Anv\u00e4nd koddensitetsinstruktioner f\u00f6r ARCv2.\"\n \n #: config/arc/arc.opt:70\n msgid \"Tweak register allocation to help 16-bit instruction generation.\"\n@@ -12971,16 +12924,12 @@ msgid \"instrument with mcount calls as in the ucb code.\"\n msgstr \"instrumentera med mcount-anrop som i ucb-koden.\"\n \n #: config/arc/arc.opt:411\n-#, fuzzy\n-#| msgid \"Enable clip instructions\"\n msgid \"Enable atomic instructions.\"\n-msgstr \"Anv\u00e4nd clip-instruktioner\"\n+msgstr \"Anv\u00e4nd atom\u00e4ra instruktioner.\"\n \n #: config/arc/arc.opt:415\n-#, fuzzy\n-#| msgid \"Enable leading zero instructions\"\n msgid \"Enable double load/store instructions for ARC HS.\"\n-msgstr \"Anv\u00e4nd instruktioner f\u00f6r inledande nollor\"\n+msgstr \"Anv\u00e4nd dubbla ladda/lagra-instruktioner f\u00f6r ARC HS.\"\n \n #: java/lang.opt:122\n msgid \"Warn if deprecated empty statements are found.\"\n@@ -13091,10 +13040,9 @@ msgid \"Set the target VM version.\"\n msgstr \"Ange typen av m\u00e5l-VM-version.\"\n \n #: lto/lang.opt:28\n-#, fuzzy, c-format\n-#| msgid \"unknown pointer size model %qs\"\n+#, c-format\n msgid \"unknown linker output %qs\"\n-msgstr \"ok\u00e4nd pekarstorlekmodell %qs\"\n+msgstr \"ok\u00e4nd l\u00e4nkarutmatning %qs\"\n \n #: lto/lang.opt:47\n msgid \"Set linker output type (used internally during LTO optimization)\"\n@@ -13121,10 +13069,8 @@ msgid \"The resolution file.\"\n msgstr \"Uppl\u00f6sningsfilen.\"\n \n #: common.opt:235\n-#, fuzzy\n-#| msgid \"Enable user-defined instructions\"\n msgid \"Enable coverage-guided fuzzing code instrumentation.\"\n-msgstr \"Anv\u00e4nd anv\u00e4ndardefinierade instruktioner\"\n+msgstr \"Anv\u00e4nd t\u00e4ckningsguidad utsuddande kodinstrumentering.\"\n \n #: common.opt:302\n msgid \"Display this information.\"\n@@ -13219,10 +13165,8 @@ msgid \"Warn when attempting to free a non-heap object.\"\n msgstr \"Varna vid f\u00f6rs\u00f6k att frig\u00f6ra ett icke-heap-objekt.\"\n \n #: common.opt:602\n-#, fuzzy\n-#| msgid \"Warn when an inlined function cannot be inlined\"\n msgid \"Warn when a function cannot be expanded to HSAIL.\"\n-msgstr \"Varna n\u00e4r en inline:ad funktion inte kan inline:as\"\n+msgstr \"Varna n\u00e4r en funktion inte kan expanderas till HSAIL.\"\n \n #: common.opt:606\n msgid \"Warn when an inlined function cannot be inlined.\"\n@@ -13466,15 +13410,15 @@ msgstr \"Anv\u00e4nd profileringsinformation f\u00f6r grensannolikheter.\"\n \n #: common.opt:991\n msgid \"Perform branch target load optimization before prologue / epilogue threading.\"\n-msgstr \"Utf\u00f6r optimering av grenm\u00e5lsinl\u00e4sning f\u00f6re prolog-/epilogtr\u00e5dning.\"\n+msgstr \"Utf\u00f6r optimering av grenm\u00e5lsladdning f\u00f6re prolog-/epilogtr\u00e5dning.\"\n \n #: common.opt:995\n msgid \"Perform branch target load optimization after prologue / epilogue threading.\"\n-msgstr \"Utf\u00f6r optimering av grenm\u00e5lsinl\u00e4sning efter prolog-/epilogtr\u00e5dning.\"\n+msgstr \"Utf\u00f6r optimering av grenm\u00e5lsladdning efter prolog-/epilogtr\u00e5dning.\"\n \n #: common.opt:999\n msgid \"Restrict target load migration not to re-use registers in any basic block.\"\n-msgstr \"Begr\u00e4nsa migration av m\u00e5linl\u00e4sning till att inte \u00e5teranv\u00e4nda register i n\u00e5got grundblock.\"\n+msgstr \"Begr\u00e4nsa migration av m\u00e5lladdning till att inte \u00e5teranv\u00e4nda register i n\u00e5got grundblock.\"\n \n #: common.opt:1003\n msgid \"-fcall-saved-<register>\\tMark <register> as being preserved across functions.\"\n@@ -13489,20 +13433,16 @@ msgid \"Save registers around function calls.\"\n msgstr \"Spara register runt funktionsanrop.\"\n \n #: common.opt:1018\n-#, fuzzy\n-#| msgid \"This switch is deprecated; use -Wextra instead\"\n msgid \"This switch is deprecated; do not use.\"\n-msgstr \"Denna flagga b\u00f6r undvikas, anv\u00e4nd -Wextra ist\u00e4llet\"\n+msgstr \"Denna flagga b\u00f6r undvikas, anv\u00e4nd den inte.\"\n \n #: common.opt:1022\n msgid \"Check the return value of new in C++.\"\n msgstr \"Kontrollera returv\u00e4rdet av new i C++.\"\n \n #: common.opt:1026\n-#, fuzzy\n-#| msgid \"internal consistency failure\"\n msgid \"Perform internal consistency checkings.\"\n-msgstr \"internt konsistensfel\"\n+msgstr \"Utf\u00f6r interna konsistenskontroller.\"\n \n #: common.opt:1030\n msgid \"Looks for opportunities to reduce stack adjustments and stack references.\"\n@@ -13557,10 +13497,8 @@ msgid \"List all available debugging counters with their limits and counts.\"\n msgstr \"Lista alla tillg\u00e4ngliga fels\u00f6kningsr\u00e4knare med deras gr\u00e4nser och v\u00e4rden.\"\n \n #: common.opt:1090\n-#, fuzzy\n-#| msgid \"-fdbg-cnt=<counter>:<limit>[,<counter>:<limit>,...]\\tSet the debug counter limit.   \"\n msgid \"-fdbg-cnt=<counter>:<limit>[,<counter>:<limit>,...]\\tSet the debug counter limit.\"\n-msgstr \"-fdbg-cnt=<r\u00e4knare>:<gr\u00e4ns>[,<r\u00e4knare>:<gr\u00e4ns>,...]\\tS\u00e4tt gr\u00e4nsen f\u00f6r fels\u00f6kningsr\u00e4knare.   \"\n+msgstr \"-fdbg-cnt=<r\u00e4knare>:<gr\u00e4ns>[,<r\u00e4knare>:<gr\u00e4ns>,...]\\tS\u00e4tt gr\u00e4nsen f\u00f6r fels\u00f6kningsr\u00e4knare.\"\n \n #: common.opt:1094\n msgid \"Map one directory name to another in debug information.\"\n@@ -13667,10 +13605,8 @@ msgid \"Perform early inlining.\"\n msgstr \"Utf\u00f6r tidig inline:ing.\"\n \n #: common.opt:1237\n-#, fuzzy\n-#| msgid \"Perform DWARF2 duplicate elimination\"\n msgid \"Perform DWARF duplicate elimination.\"\n-msgstr \"Utf\u00f6r dubbletteliminering i DWARF2\"\n+msgstr \"Utf\u00f6r dubbletteliminering i DWARF.\"\n \n #: common.opt:1241\n msgid \"Perform interprocedural reduction of aggregates.\"\n@@ -13748,19 +13684,17 @@ msgstr \"Utf\u00f6r global eliminering av gemensamma deluttryck.\"\n \n #: common.opt:1337\n msgid \"Perform enhanced load motion during global common subexpression elimination.\"\n-msgstr \"Utf\u00f6r f\u00f6rb\u00e4ttrad f\u00f6rflyttning av inl\u00e4sning under global eliminering av gemensamma deluttryck.\"\n+msgstr \"Utf\u00f6r f\u00f6rb\u00e4ttrad f\u00f6rflyttning av laddning under global eliminering av gemensamma deluttryck.\"\n \n #: common.opt:1341\n msgid \"Perform store motion after global common subexpression elimination.\"\n msgstr \"Utf\u00f6r f\u00f6rflyttning av lagring efter global eliminering av gemensamma deluttryck.\"\n \n #: common.opt:1345\n msgid \"Perform redundant load after store elimination in global common subexpression\"\n-msgstr \"Utf\u00f6r eliminering av \u00f6verfl\u00f6dig inl\u00e4sning efter lagring i globala gemensamma deluttryck\"\n+msgstr \"Utf\u00f6r eliminering av \u00f6verfl\u00f6dig laddning efter lagring i globala gemensamma deluttryck\"\n \n #: common.opt:1350\n-#, fuzzy\n-#| msgid \"Perform global common subexpression elimination after register allocation\"\n msgid \"Perform global common subexpression elimination after register allocation has\"\n msgstr \"Utf\u00f6r global eliminering av gemensamma deluttryck efter registertilldelning\"\n \n@@ -13778,18 +13712,16 @@ msgstr \"Aktivera Graphite-identitetstransformation.\"\n \n #: common.opt:1380\n msgid \"Enable hoisting adjacent loads to encourage generating conditional move\"\n-msgstr \"Aktivera n\u00e4rliggande lyftningslast f\u00f6r att uppmuntra generering av villkorliga f\u00f6rflyttningar.\"\n+msgstr \"Aktivera n\u00e4rliggande lyftningsladdning f\u00f6r att uppmuntra generering av villkorliga f\u00f6rflyttningar.\"\n \n #: common.opt:1389\n msgid \"Mark all loops as parallel.\"\n msgstr \"Markera alla slingor som parallella.\"\n \n #: common.opt:1393 common.opt:1397 common.opt:1401 common.opt:1405\n #: common.opt:2388\n-#, fuzzy\n-#| msgid \"Enable loop interchange transforms.  Same as -floop-interchange\"\n msgid \"Enable loop nest transforms.  Same as -floop-nest-optimize.\"\n-msgstr \"Aktivera transformationen utbyte (interchange) i slingor.  Samma som -floop-interchange\"\n+msgstr \"Aktivera transformationer av slingutbyten.  Samma som -floop-nest-interchange.\"\n \n #: common.opt:1409\n msgid \"Enable support for GNU transactional memory.\"\n@@ -13800,10 +13732,8 @@ msgid \"Use STB_GNU_UNIQUE if supported by the assembler.\"\n msgstr \"Anv\u00e4nd STB_GNU_UNIQUE om det st\u00f6djs av assemblern.\"\n \n #: common.opt:1421\n-#, fuzzy\n-#| msgid \"Enable the ISL based loop nest optimizer\"\n msgid \"Enable the loop nest optimizer.\"\n-msgstr \"Aktevera den ISL-baserade optimeraren av slingn\u00e4stning\"\n+msgstr \"Aktivera optimeraren av slingn\u00e4stning.\"\n \n #: common.opt:1425\n msgid \"Force bitfield accesses to match their type width.\"\n@@ -13973,10 +13903,8 @@ msgid \"Generate code for functions even if they are fully inlined.\"\n msgstr \"Generera kod f\u00f6r funktioner \u00e4ven om de \u00e4r fullst\u00e4ndigt inline:ade.\"\n \n #: common.opt:1637\n-#, fuzzy\n-#| msgid \"Generate code for functions even if they are fully inlined\"\n msgid \"Generate code for static functions even if they are never called.\"\n-msgstr \"Generera kod f\u00f6r funktioner \u00e4ven om de \u00e4r fullst\u00e4ndigt inline:ade\"\n+msgstr \"Generera kod f\u00f6r statiska funktioner \u00e4ven om de aldrig anropas.\"\n \n #: common.opt:1641\n msgid \"Emit static const variables even if they are not used.\"\n@@ -14230,10 +14158,8 @@ msgid \"Enable function reordering that improves code placement.\"\n msgstr \"Aktivera omflyttning av funktioner f\u00f6r att f\u00f6rb\u00e4ttra kodplacering.\"\n \n #: common.opt:1924\n-#, fuzzy\n-#| msgid \"-frandom-seed=<number>\\tMake compile reproducible using <number>\"\n msgid \"-frandom-seed=<string>\\tMake compile reproducible using <string>.\"\n-msgstr \"-frandom-seed=<tal>\\tG\u00f6r kompileringen reproducerbar med <tal>\"\n+msgstr \"-frandom-seed=<str\u00e4ng>\\tG\u00f6r kompileringen reproducerbar med <str\u00e4ng>.\"\n \n #: common.opt:1934\n msgid \"Record gcc command line switches in the object file.\"\n@@ -14268,10 +14194,9 @@ msgid \"-freorder-blocks-algorithm=[simple|stc] Set the used basic block reorderi\n msgstr \"-freorder-blocks-algorithm=[simple|stc] S\u00e4tt algoritmen att anv\u00e4ndas f\u00f6r ordnings\u00e4ndring av grundblock.\"\n \n #: common.opt:1970\n-#, fuzzy, c-format\n-#| msgid \"unknown IRA algorithm %qs\"\n+#, c-format\n msgid \"unknown basic block reordering algorithm %qs\"\n-msgstr \"ok\u00e4nd IRA-algoritm %qs\"\n+msgstr \"ok\u00e4nd algoritm for omordning av grundblock %qs\"\n \n #: common.opt:1980\n msgid \"Reorder basic blocks and partition into hot and cold sections.\"\n@@ -14299,15 +14224,15 @@ msgstr \"Aktivera registertrycksk\u00e4nslig instruktionsschemal\u00e4ggning.\"\n \n #: common.opt:2008\n msgid \"Allow speculative motion of non-loads.\"\n-msgstr \"Till\u00e5t spekulativ f\u00f6rflyttning av icke-inl\u00e4sningar.\"\n+msgstr \"Till\u00e5t spekulativ f\u00f6rflyttning av icke-laddningar.\"\n \n #: common.opt:2012\n msgid \"Allow speculative motion of some loads.\"\n-msgstr \"Till\u00e5t spekulativ f\u00f6rflyttning av n\u00e5gra inl\u00e4sningar.\"\n+msgstr \"Till\u00e5t spekulativ f\u00f6rflyttning av n\u00e5gra laddningar.\"\n \n #: common.opt:2016\n msgid \"Allow speculative motion of more loads.\"\n-msgstr \"Till\u00e5t spekulativ f\u00f6rflyttning av fler inl\u00e4sningar.\"\n+msgstr \"Till\u00e5t spekulativ f\u00f6rflyttning av fler laddningar.\"\n \n #: common.opt:2020\n msgid \"-fsched-verbose=<number>\\tSet the verbosity level of the scheduler.\"\n@@ -14430,10 +14355,8 @@ msgid \"Split wide types into independent registers.\"\n msgstr \"Dela upp breda typer i oberoende register.\"\n \n #: common.opt:2162\n-#, fuzzy\n-#| msgid \"Enable forward propagation on trees\"\n msgid \"Enable backward propagation of use properties at the SSA level.\"\n-msgstr \"Aktivera fram\u00e5tpropagering p\u00e5 tr\u00e4d\"\n+msgstr \"Aktivera bak\u00e5tpropagering av anv\u00e4ndningsegenskaper p\u00e5 SSA-niv\u00e5n.\"\n \n #: common.opt:2166\n msgid \"Optimize conditional patterns using SSA PHI nodes.\"\n@@ -14628,7 +14551,7 @@ msgstr \"Aktivera automatisk parallellisering av slingor.\"\n \n #: common.opt:2404\n msgid \"Enable hoisting loads from conditional pointers.\"\n-msgstr \"Aktivera lyftningslast fr\u00e5n villkorliga pekare.\"\n+msgstr \"Aktivera lyftningsladdning fr\u00e5n villkorliga pekare.\"\n \n #: common.opt:2408\n msgid \"Enable SSA-PRE optimization on trees.\"\n@@ -15486,7 +15409,7 @@ msgstr \"Det g\u00e5r inte arbetsm\u00e4ngden fr\u00e5n %s.\"\n #: bt-load.c:1566\n #, gcc-internal-format\n msgid \"branch target register load optimization is not intended to be run twice\"\n-msgstr \"optimeringen av lastning av grenm\u00e5lsregister \u00e4r inte avsedd att k\u00f6ras tv\u00e5 g\u00e5nger\"\n+msgstr \"optimeringen av laddning av grenm\u00e5lsregister \u00e4r inte avsedd att k\u00f6ras tv\u00e5 g\u00e5nger\"\n \n #: builtins.c:604\n #, gcc-internal-format"}]}