#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000012f6cf18510 .scope module, "SPI_TB" "SPI_TB" 2 4;
 .timescale -9 -10;
P_0000012f6cf05dd0 .param/l "clockperiod" 1 2 10, +C4<00000000000000000000000000001010>;
RS_0000012f6cf80e98 .resolv tri, L_0000012f6cf2e650, L_0000012f6d023100;
v0000012f6cfd6f50_0 .net8 "MISO", 0 0, RS_0000012f6cf80e98;  2 drivers
RS_0000012f6cf80ec8 .resolv tri, L_0000012f6cf2da70, L_0000012f6cf2dcf0;
v0000012f6cfd5290_0 .net8 "MOSI", 0 0, RS_0000012f6cf80ec8;  2 drivers
RS_0000012f6cf80ef8 .resolv tri, L_0000012f6cf2db10, L_0000012f6d0231a0;
v0000012f6cf2e1f0_0 .net8 "SCK", 0 0, RS_0000012f6cf80ef8;  2 drivers
v0000012f6cf2e6f0_0 .var "SPCR_in", 7 0;
v0000012f6cf2e5b0_0 .var "SPDR_From_user", 7 0;
v0000012f6cf2de30_0 .var "SPIBR_in", 7 0;
v0000012f6cf2ded0_0 .net "SPIF", 0 0, v0000012f6cf23740_0;  1 drivers
RS_0000012f6cf80568 .resolv tri, L_0000012f6cf2e0b0, L_0000012f6d024b40;
v0000012f6cf2df70_0 .net8 "SS", 0 0, RS_0000012f6cf80568;  2 drivers
v0000012f6cf2e470_0 .var "SS_master", 0 0;
v0000012f6cf2e790_0 .var "S_SPCR_in", 7 0;
v0000012f6cf2e010_0 .var "S_SPDR_From_user", 7 0;
v0000012f6cf2e830_0 .net "S_SPIF", 0 0, v0000012f6cfd23f0_0;  1 drivers
v0000012f6cf2e330_0 .var "clk", 0 0;
v0000012f6cf2d930_0 .var "rst", 0 0;
S_0000012f6cea0d00 .scope module, "DUT_master" "SPI_TOP" 2 12, 3 15 0, S_0000012f6cf18510;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INOUT 1 "SS";
    .port_info 2 /INOUT 1 "MOSI";
    .port_info 3 /INOUT 1 "MISO";
    .port_info 4 /INOUT 1 "SCK";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "SS_master";
    .port_info 7 /INPUT 8 "SPCR_in";
    .port_info 8 /OUTPUT 1 "SPIF";
    .port_info 9 /INPUT 8 "SPIBR_in";
    .port_info 10 /INPUT 8 "SPDR_From_user";
P_0000012f6cf06590 .param/l "PrescalarWidth" 0 3 16, +C4<00000000000000000000000000000011>;
v0000012f6cf23600_0 .net "BRG_clr", 0 0, L_0000012f6ceefbc0;  1 drivers
v0000012f6cf245a0_0 .net "BaudRate", 0 0, L_0000012f6cf2e3d0;  1 drivers
v0000012f6cf246e0_0 .net "CPHA", 0 0, v0000012f6cf22980_0;  1 drivers
v0000012f6cf24000_0 .net "CPOL", 0 0, v0000012f6cf234c0_0;  1 drivers
v0000012f6cf23880_0 .net "Data_in", 0 0, L_0000012f6cf2e510;  1 drivers
v0000012f6cf23c40_0 .net "Data_out", 0 0, v0000012f6cf22e80_0;  1 drivers
v0000012f6cf24780_0 .net "LSBFE", 0 0, v0000012f6cf236a0_0;  1 drivers
v0000012f6cf23ce0_0 .net8 "MISO", 0 0, RS_0000012f6cf80e98;  alias, 2 drivers
v0000012f6cf23d80_0 .net8 "MOSI", 0 0, RS_0000012f6cf80ec8;  alias, 2 drivers
v0000012f6cf23ec0_0 .net "MSTR", 0 0, v0000012f6cf23920_0;  1 drivers
v0000012f6cf2b950_0 .net "M_BaudRate", 0 0, v0000012f6cf13570_0;  1 drivers
v0000012f6cf2b3b0_0 .net "M_Sample_clk", 0 0, v0000012f6cefa610_0;  1 drivers
v0000012f6cf2b6d0_0 .net "M_Shift_clk", 0 0, v0000012f6cefa6b0_0;  1 drivers
v0000012f6cf2c710_0 .net "Reg_write_en", 0 0, v0000012f6cf13bb0_0;  1 drivers
v0000012f6cf2b810_0 .net8 "SCK", 0 0, RS_0000012f6cf80ef8;  alias, 2 drivers
v0000012f6cf2c7b0_0 .net "SCK_in", 0 0, L_0000012f6cf2dbb0;  1 drivers
v0000012f6cf2b4f0_0 .net "SCK_out", 0 0, v0000012f6cefa570_0;  1 drivers
v0000012f6cf2aaf0_0 .net "SPCR_in", 7 0, v0000012f6cf2e6f0_0;  1 drivers
v0000012f6cf2ac30_0 .net "SPDR_From_user", 7 0, v0000012f6cf2e5b0_0;  1 drivers
v0000012f6cf2ae10_0 .net "SPDR_in", 7 0, L_0000012f6d020850;  1 drivers
v0000012f6cf2b1d0_0 .net "SPDR_out", 7 0, v0000012f6cf24320_0;  1 drivers
v0000012f6cf2c670_0 .net "SPDR_rd_en", 0 0, v0000012f6cf12e90_0;  1 drivers
v0000012f6cf2b8b0_0 .net "SPDR_wr_en", 0 0, v0000012f6cf12990_0;  1 drivers
v0000012f6cf2b770_0 .net "SPE", 0 0, v0000012f6cf22a20_0;  1 drivers
v0000012f6cf2c2b0_0 .net "SPIBR_in", 7 0, v0000012f6cf2de30_0;  1 drivers
v0000012f6cf2b590_0 .net "SPIF", 0 0, v0000012f6cf23740_0;  alias, 1 drivers
v0000012f6cf2c0d0_0 .net "SPISR_in", 0 0, v0000012f6cf13d90_0;  1 drivers
v0000012f6cf2bb30_0 .net "SPR", 2 0, L_0000012f6cf2e150;  1 drivers
v0000012f6cf2c210_0 .net8 "SS", 0 0, RS_0000012f6cf80568;  alias, 2 drivers
v0000012f6cf2c5d0_0 .net "SS_master", 0 0, v0000012f6cf2e470_0;  1 drivers
v0000012f6cf2be50_0 .net "S_BaudRate", 0 0, v0000012f6cef1f80_0;  1 drivers
v0000012f6cf2bd10_0 .net "S_Sample_clk", 0 0, L_0000012f6ceef530;  1 drivers
v0000012f6cf2b630_0 .net "S_Shift_clk", 0 0, L_0000012f6cef0170;  1 drivers
v0000012f6cf2b9f0_0 .net "Sample_clk", 0 0, v0000012f6cf13cf0_0;  1 drivers
v0000012f6cf2ba90_0 .net "Shift_clk", 0 0, v0000012f6cf13930_0;  1 drivers
v0000012f6cf2c170_0 .net "clk", 0 0, v0000012f6cf2e330_0;  1 drivers
v0000012f6cf2bbd0_0 .net "control_BaudRate", 0 0, v0000012f6cf140b0_0;  1 drivers
v0000012f6cf2bc70_0 .net "counter", 2 0, v0000012f6cf12350_0;  1 drivers
v0000012f6cf2aeb0_0 .net "counter_enable", 0 0, v0000012f6cf137f0_0;  1 drivers
v0000012f6cf2b450_0 .net "idle", 0 0, v0000012f6cf12a30_0;  1 drivers
v0000012f6cf2b310_0 .net "rst", 0 0, v0000012f6cf2d930_0;  1 drivers
v0000012f6cf2c350_0 .net "shifter_en", 0 0, v0000012f6cf12850_0;  1 drivers
v0000012f6cf2bdb0_0 .net "start", 0 0, v0000012f6cf14010_0;  1 drivers
S_0000012f6cea0e90 .scope module, "u_BRG" "BRG" 3 61, 4 3 0, S_0000012f6cea0d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 3 "SPR";
    .port_info 4 /OUTPUT 1 "BaudRate";
P_0000012f6cf06190 .param/l "PrescalarWidth" 0 4 4, +C4<00000000000000000000000000000011>;
v0000012f6cf13f70_0 .net "BaudRate", 0 0, L_0000012f6cf2e3d0;  alias, 1 drivers
v0000012f6cf12210_0 .net "SPR", 2 0, L_0000012f6cf2e150;  alias, 1 drivers
L_0000012f6cfd8088 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000012f6cf13250_0 .net/2u *"_ivl_0", 7 0, L_0000012f6cfd8088;  1 drivers
v0000012f6cf12cb0_0 .net "clk", 0 0, v0000012f6cf2e330_0;  alias, 1 drivers
v0000012f6cf13e30_0 .net "clr", 0 0, L_0000012f6ceefbc0;  alias, 1 drivers
v0000012f6cf13750_0 .var "counter", 7 0;
v0000012f6cf12710_0 .net "counterNext", 7 0, L_0000012f6cf2d9d0;  1 drivers
v0000012f6cf122b0_0 .net "rst", 0 0, v0000012f6cf2d930_0;  alias, 1 drivers
E_0000012f6cf05710/0 .event negedge, v0000012f6cf122b0_0;
E_0000012f6cf05710/1 .event posedge, v0000012f6cf12cb0_0;
E_0000012f6cf05710 .event/or E_0000012f6cf05710/0, E_0000012f6cf05710/1;
L_0000012f6cf2d9d0 .arith/sum 8, v0000012f6cf13750_0, L_0000012f6cfd8088;
L_0000012f6cf2e3d0 .part/v v0000012f6cf13750_0, L_0000012f6cf2e150, 1;
S_0000012f6cea78d0 .scope module, "u_Bit_counter" "Bit_counter" 3 89, 5 2 0, S_0000012f6cea0d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "BaudRate";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "counter_enable";
    .port_info 3 /OUTPUT 3 "counter";
v0000012f6cf13110_0 .net "BaudRate", 0 0, v0000012f6cf140b0_0;  alias, 1 drivers
v0000012f6cf12350_0 .var "counter", 2 0;
v0000012f6cf127b0_0 .net "counter_enable", 0 0, v0000012f6cf137f0_0;  alias, 1 drivers
v0000012f6cf13390_0 .net "rst", 0 0, v0000012f6cf2d930_0;  alias, 1 drivers
E_0000012f6cf06250/0 .event negedge, v0000012f6cf122b0_0;
E_0000012f6cf06250/1 .event posedge, v0000012f6cf13110_0;
E_0000012f6cf06250 .event/or E_0000012f6cf06250/0, E_0000012f6cf06250/1;
S_0000012f6cea7a60 .scope module, "u_Master_Slave_controller" "Master_Slave_controller" 3 129, 6 4 0, S_0000012f6cea0d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "control_BaudRate";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "SS";
    .port_info 4 /INPUT 1 "SPE";
    .port_info 5 /INPUT 1 "MSTR";
    .port_info 6 /INPUT 3 "counter";
    .port_info 7 /OUTPUT 1 "counter_enable";
    .port_info 8 /OUTPUT 1 "Reg_write_en";
    .port_info 9 /OUTPUT 1 "Shifter_en";
    .port_info 10 /OUTPUT 1 "idle";
    .port_info 11 /OUTPUT 1 "start";
    .port_info 12 /OUTPUT 1 "SPIF";
    .port_info 13 /OUTPUT 1 "BRG_clr";
    .port_info 14 /OUTPUT 1 "SPDR_wr_en";
    .port_info 15 /OUTPUT 1 "SPDR_rd_en";
P_0000012f6cea7bf0 .param/l "Idle" 1 6 23, +C4<00000000000000000000000000000001>;
P_0000012f6cea7c28 .param/l "Run" 1 6 23, +C4<00000000000000000000000000000010>;
P_0000012f6cea7c60 .param/l "Start" 1 6 23, +C4<00000000000000000000000000000000>;
P_0000012f6cea7c98 .param/l "Update" 1 6 23, +C4<00000000000000000000000000000011>;
L_0000012f6ceef920 .functor NOT 1, v0000012f6cf23920_0, C4<0>, C4<0>, C4<0>;
L_0000012f6ceef610 .functor OR 1, L_0000012f6ceef920, RS_0000012f6cf80568, C4<0>, C4<0>;
L_0000012f6cef01e0 .functor NOT 1, v0000012f6cf22a20_0, C4<0>, C4<0>, C4<0>;
L_0000012f6ceefbc0 .functor OR 1, L_0000012f6ceef610, L_0000012f6cef01e0, C4<0>, C4<0>;
v0000012f6cf13070_0 .net "BRG_clr", 0 0, L_0000012f6ceefbc0;  alias, 1 drivers
v0000012f6cf12df0_0 .net "MSTR", 0 0, v0000012f6cf23920_0;  alias, 1 drivers
v0000012f6cf13bb0_0 .var "Reg_write_en", 0 0;
v0000012f6cf12e90_0 .var "SPDR_rd_en", 0 0;
v0000012f6cf12990_0 .var "SPDR_wr_en", 0 0;
v0000012f6cf13430_0 .net "SPE", 0 0, v0000012f6cf22a20_0;  alias, 1 drivers
v0000012f6cf13d90_0 .var "SPIF", 0 0;
v0000012f6cf13ed0_0 .net8 "SS", 0 0, RS_0000012f6cf80568;  alias, 2 drivers
v0000012f6cf12850_0 .var "Shifter_en", 0 0;
v0000012f6cf132f0_0 .net *"_ivl_0", 0 0, L_0000012f6ceef920;  1 drivers
v0000012f6cf12670_0 .net *"_ivl_2", 0 0, L_0000012f6ceef610;  1 drivers
v0000012f6cf123f0_0 .net *"_ivl_4", 0 0, L_0000012f6cef01e0;  1 drivers
v0000012f6cf125d0_0 .net "clk", 0 0, v0000012f6cf2e330_0;  alias, 1 drivers
v0000012f6cf13c50_0 .net "control_BaudRate", 0 0, v0000012f6cf140b0_0;  alias, 1 drivers
v0000012f6cf128f0_0 .net "counter", 2 0, v0000012f6cf12350_0;  alias, 1 drivers
v0000012f6cf137f0_0 .var "counter_enable", 0 0;
v0000012f6cf134d0_0 .var "current_state", 1 0;
v0000012f6cf12a30_0 .var "idle", 0 0;
v0000012f6cf12490_0 .var "next_state", 1 0;
v0000012f6cf12f30_0 .net "rst", 0 0, v0000012f6cf2d930_0;  alias, 1 drivers
v0000012f6cf14010_0 .var "start", 0 0;
v0000012f6cf12fd0_0 .var "temp", 0 0;
E_0000012f6cf05a90 .event anyedge, v0000012f6cf134d0_0;
E_0000012f6cf06490 .event posedge, v0000012f6cf12cb0_0;
E_0000012f6cf062d0 .event anyedge, v0000012f6cf134d0_0, v0000012f6cf13430_0, v0000012f6cf13ed0_0, v0000012f6cf12350_0;
S_0000012f6ceb7540 .scope module, "u_Master_slave_select" "Master_slave_select" 3 111, 7 2 0, S_0000012f6cea0d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "S_BaudRate";
    .port_info 2 /INPUT 1 "BaudRate";
    .port_info 3 /INPUT 1 "M_Shift_clk";
    .port_info 4 /INPUT 1 "M_Sample_clk";
    .port_info 5 /INPUT 1 "S_Shift_clk";
    .port_info 6 /INPUT 1 "S_Sample_clk";
    .port_info 7 /INPUT 1 "idle";
    .port_info 8 /INPUT 1 "start";
    .port_info 9 /OUTPUT 1 "M_BaudRate";
    .port_info 10 /OUTPUT 1 "control_BaudRate";
    .port_info 11 /OUTPUT 1 "Shift_clk";
    .port_info 12 /OUTPUT 1 "Sample_clk";
v0000012f6cf131b0_0 .net "BaudRate", 0 0, L_0000012f6cf2e3d0;  alias, 1 drivers
v0000012f6cf12530_0 .net "MSTR", 0 0, v0000012f6cf23920_0;  alias, 1 drivers
v0000012f6cf13570_0 .var "M_BaudRate", 0 0;
v0000012f6cf12b70_0 .net "M_Sample_clk", 0 0, v0000012f6cefa610_0;  alias, 1 drivers
v0000012f6cf12c10_0 .net "M_Shift_clk", 0 0, v0000012f6cefa6b0_0;  alias, 1 drivers
v0000012f6cf13610_0 .net "S_BaudRate", 0 0, v0000012f6cef1f80_0;  alias, 1 drivers
v0000012f6cf136b0_0 .net "S_Sample_clk", 0 0, L_0000012f6ceef530;  alias, 1 drivers
v0000012f6cf13890_0 .net "S_Shift_clk", 0 0, L_0000012f6cef0170;  alias, 1 drivers
v0000012f6cf13cf0_0 .var "Sample_clk", 0 0;
v0000012f6cf13930_0 .var "Shift_clk", 0 0;
v0000012f6cf140b0_0 .var "control_BaudRate", 0 0;
v0000012f6cf139d0_0 .net "idle", 0 0, v0000012f6cf12a30_0;  alias, 1 drivers
v0000012f6cf13a70_0 .net "start", 0 0, v0000012f6cf14010_0;  alias, 1 drivers
E_0000012f6cf06310/0 .event anyedge, v0000012f6cf12df0_0, v0000012f6cf14010_0, v0000012f6cf13f70_0, v0000012f6cf12c10_0;
E_0000012f6cf06310/1 .event anyedge, v0000012f6cf12b70_0, v0000012f6cf13610_0, v0000012f6cf13890_0, v0000012f6cf136b0_0;
E_0000012f6cf06310 .event/or E_0000012f6cf06310/0, E_0000012f6cf06310/1;
S_0000012f6ceb76d0 .scope module, "u_Port_control_logic" "Port_control_logic" 3 171, 8 2 0, S_0000012f6cea0d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "SCK_out";
    .port_info 2 /INPUT 1 "Data_out";
    .port_info 3 /INPUT 1 "SS_master";
    .port_info 4 /INOUT 1 "MOSI";
    .port_info 5 /INOUT 1 "MISO";
    .port_info 6 /INOUT 1 "SCK";
    .port_info 7 /INOUT 1 "SS";
    .port_info 8 /OUTPUT 1 "SCK_in";
    .port_info 9 /OUTPUT 1 "Data_in";
L_0000012f6ce7b130 .functor NOT 1, v0000012f6cf23920_0, C4<0>, C4<0>, C4<0>;
v0000012f6cf13b10_0 .net "Data_in", 0 0, L_0000012f6cf2e510;  alias, 1 drivers
v0000012f6cefba10_0 .net "Data_out", 0 0, v0000012f6cf22e80_0;  alias, 1 drivers
v0000012f6cefa070_0 .net8 "MISO", 0 0, RS_0000012f6cf80e98;  alias, 2 drivers
v0000012f6cefa250_0 .net8 "MOSI", 0 0, RS_0000012f6cf80ec8;  alias, 2 drivers
v0000012f6cefa430_0 .net "MSTR", 0 0, v0000012f6cf23920_0;  alias, 1 drivers
v0000012f6cefb1f0_0 .net8 "SCK", 0 0, RS_0000012f6cf80ef8;  alias, 2 drivers
v0000012f6cefa7f0_0 .net "SCK_in", 0 0, L_0000012f6cf2dbb0;  alias, 1 drivers
v0000012f6cefb5b0_0 .net "SCK_out", 0 0, v0000012f6cefa570_0;  alias, 1 drivers
v0000012f6cefb790_0 .net8 "SS", 0 0, RS_0000012f6cf80568;  alias, 2 drivers
v0000012f6cefae30_0 .net "SS_master", 0 0, v0000012f6cf2e470_0;  alias, 1 drivers
o0000012f6cf80fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000012f6cefb290_0 name=_ivl_0
o0000012f6cf80fe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000012f6cefa890_0 name=_ivl_12
o0000012f6cf81018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000012f6cefb8d0_0 name=_ivl_16
o0000012f6cf81048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000012f6cefbab0_0 name=_ivl_20
v0000012f6cefbb50_0 .net *"_ivl_6", 0 0, L_0000012f6ce7b130;  1 drivers
o0000012f6cf810a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000012f6cefbbf0_0 name=_ivl_8
L_0000012f6cf2da70 .functor MUXZ 1, o0000012f6cf80fb8, v0000012f6cf22e80_0, v0000012f6cf23920_0, C4<>;
L_0000012f6cf2e510 .functor MUXZ 1, RS_0000012f6cf80ec8, RS_0000012f6cf80e98, v0000012f6cf23920_0, C4<>;
L_0000012f6cf2e650 .functor MUXZ 1, o0000012f6cf810a8, v0000012f6cf22e80_0, L_0000012f6ce7b130, C4<>;
L_0000012f6cf2e0b0 .functor MUXZ 1, o0000012f6cf80fe8, v0000012f6cf2e470_0, v0000012f6cf23920_0, C4<>;
L_0000012f6cf2db10 .functor MUXZ 1, o0000012f6cf81018, v0000012f6cefa570_0, v0000012f6cf23920_0, C4<>;
L_0000012f6cf2dbb0 .functor MUXZ 1, RS_0000012f6cf80ef8, o0000012f6cf81048, v0000012f6cf23920_0, C4<>;
S_0000012f6ce97040 .scope module, "u_SCK_control_master" "SCK_control_master" 3 189, 9 2 0, S_0000012f6cea0d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "M_BaudRate";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "SCK_out";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
v0000012f6cefabb0_0 .net "CPHA", 0 0, v0000012f6cf22980_0;  alias, 1 drivers
v0000012f6cef9d50_0 .net "CPOL", 0 0, v0000012f6cf234c0_0;  alias, 1 drivers
v0000012f6cef9df0_0 .net "M_BaudRate", 0 0, v0000012f6cf13570_0;  alias, 1 drivers
v0000012f6cefa570_0 .var "SCK_out", 0 0;
v0000012f6cefa610_0 .var "Sample_clk", 0 0;
v0000012f6cefa6b0_0 .var "Shift_clk", 0 0;
v0000012f6cefa750_0 .net "idle", 0 0, v0000012f6cf12a30_0;  alias, 1 drivers
E_0000012f6cf05750 .event anyedge, v0000012f6cf12a30_0, v0000012f6cf13570_0, v0000012f6cef9d50_0, v0000012f6cefabb0_0;
S_0000012f6ce971d0 .scope module, "u_SCK_control_slave" "SCK_control_slave" 3 101, 10 2 0, S_0000012f6cea0d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "SCK_in";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "S_BaudRate";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
L_0000012f6ceefae0 .functor NOT 1, v0000012f6cf12a30_0, C4<0>, C4<0>, C4<0>;
L_0000012f6cef0170 .functor AND 1, L_0000012f6ceefae0, v0000012f6cef1f80_0, C4<1>, C4<1>;
L_0000012f6ceefed0 .functor NOT 1, v0000012f6cf12a30_0, C4<0>, C4<0>, C4<0>;
L_0000012f6ceeff40 .functor NOT 1, v0000012f6cef1f80_0, C4<0>, C4<0>, C4<0>;
L_0000012f6ceef530 .functor AND 1, L_0000012f6ceefed0, L_0000012f6ceeff40, C4<1>, C4<1>;
v0000012f6cef19e0_0 .net "CPHA", 0 0, v0000012f6cf22980_0;  alias, 1 drivers
v0000012f6cef1ee0_0 .net "CPOL", 0 0, v0000012f6cf234c0_0;  alias, 1 drivers
v0000012f6cef1bc0_0 .net "SCK_in", 0 0, L_0000012f6cf2dbb0;  alias, 1 drivers
v0000012f6cef1f80_0 .var "S_BaudRate", 0 0;
v0000012f6cef2200_0 .net "Sample_clk", 0 0, L_0000012f6ceef530;  alias, 1 drivers
v0000012f6cef22a0_0 .net "Shift_clk", 0 0, L_0000012f6cef0170;  alias, 1 drivers
v0000012f6cef23e0_0 .net *"_ivl_0", 0 0, L_0000012f6ceefae0;  1 drivers
v0000012f6cef16c0_0 .net *"_ivl_4", 0 0, L_0000012f6ceefed0;  1 drivers
v0000012f6cef1760_0 .net *"_ivl_6", 0 0, L_0000012f6ceeff40;  1 drivers
v0000012f6cef18a0_0 .net "idle", 0 0, v0000012f6cf12a30_0;  alias, 1 drivers
E_0000012f6cf06510 .event anyedge, v0000012f6cef9d50_0, v0000012f6cefabb0_0, v0000012f6cefa7f0_0, v0000012f6cf12a30_0;
S_0000012f6ce94a60 .scope module, "u_SPCR" "SPCR" 3 201, 11 3 0, S_0000012f6cea0d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPCR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "SPE";
    .port_info 4 /OUTPUT 1 "MSTR";
    .port_info 5 /OUTPUT 1 "CPOL";
    .port_info 6 /OUTPUT 1 "CPHA";
    .port_info 7 /OUTPUT 1 "LSBFE";
v0000012f6cf22980_0 .var "CPHA", 0 0;
v0000012f6cf234c0_0 .var "CPOL", 0 0;
v0000012f6cf236a0_0 .var "LSBFE", 0 0;
v0000012f6cf23920_0 .var "MSTR", 0 0;
v0000012f6cf24640_0 .net "SPCR_in", 7 0, v0000012f6cf2e6f0_0;  alias, 1 drivers
v0000012f6cf22a20_0 .var "SPE", 0 0;
v0000012f6cf22f20_0 .net "clk", 0 0, v0000012f6cf2e330_0;  alias, 1 drivers
v0000012f6cf241e0_0 .net "rst", 0 0, v0000012f6cf2d930_0;  alias, 1 drivers
S_0000012f6ce94bf0 .scope module, "u_SPDR" "SPDR" 3 228, 12 2 0, S_0000012f6cea0d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPDR_in";
    .port_info 1 /INPUT 8 "SPDR_From_user";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /OUTPUT 8 "SPDR_out";
L_0000012f6d020850 .functor BUFZ 8, v0000012f6cf240a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000012f6cf240a0_0 .var "SPDR", 7 0;
v0000012f6cf243c0_0 .net "SPDR_From_user", 7 0, v0000012f6cf2e5b0_0;  alias, 1 drivers
v0000012f6cf239c0_0 .net "SPDR_in", 7 0, v0000012f6cf24320_0;  alias, 1 drivers
v0000012f6cf24280_0 .net "SPDR_out", 7 0, L_0000012f6d020850;  alias, 1 drivers
v0000012f6cf22d40_0 .net "SPDR_rd_en", 0 0, v0000012f6cf12e90_0;  alias, 1 drivers
v0000012f6cf23560_0 .net "clk", 0 0, v0000012f6cf2e330_0;  alias, 1 drivers
v0000012f6cf22de0_0 .net "en", 0 0, v0000012f6cf12990_0;  alias, 1 drivers
v0000012f6cf23a60_0 .net "rst", 0 0, v0000012f6cf2d930_0;  alias, 1 drivers
S_0000012f6ce8f070 .scope module, "u_SPIBR" "SPIBR" 3 220, 13 1 0, S_0000012f6cea0d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPIBR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 3 "SPR";
v0000012f6cf228e0_0 .net "SPIBR_in", 7 0, v0000012f6cf2de30_0;  alias, 1 drivers
v0000012f6cf24500_0 .net "SPR", 2 0, L_0000012f6cf2e150;  alias, 1 drivers
v0000012f6cf23b00_0 .var "SPR0", 0 0;
v0000012f6cf22ac0_0 .var "SPR1", 0 0;
v0000012f6cf22b60_0 .var "SPR2", 0 0;
v0000012f6cf23f60_0 .net "clk", 0 0, v0000012f6cf2e330_0;  alias, 1 drivers
v0000012f6cf22fc0_0 .net "rst", 0 0, v0000012f6cf2d930_0;  alias, 1 drivers
L_0000012f6cf2e150 .concat [ 1 1 1 0], v0000012f6cf23b00_0, v0000012f6cf22ac0_0, v0000012f6cf22b60_0;
S_0000012f6ce8f200 .scope module, "u_SPISR" "SPISR" 3 212, 14 3 0, S_0000012f6cea0d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "SPISR_in";
    .port_info 4 /OUTPUT 1 "SPIF";
v0000012f6cf23740_0 .var "SPIF", 0 0;
v0000012f6cf23240_0 .net "SPISR_in", 0 0, v0000012f6cf13d90_0;  alias, 1 drivers
v0000012f6cf22ca0_0 .net "clk", 0 0, v0000012f6cf2e330_0;  alias, 1 drivers
v0000012f6cf23e20_0 .net "en", 0 0, v0000012f6cf13bb0_0;  alias, 1 drivers
v0000012f6cf24140_0 .net "rst", 0 0, v0000012f6cf2d930_0;  alias, 1 drivers
S_0000012f6ce9ee80 .scope module, "u_Shifter" "Shifter" 3 71, 15 3 0, S_0000012f6cea0d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "Sample_clk";
    .port_info 2 /INPUT 1 "Shift_clk";
    .port_info 3 /INPUT 1 "Data_in";
    .port_info 4 /INPUT 1 "shifter_en";
    .port_info 5 /INPUT 1 "SPDR_wr_en";
    .port_info 6 /INPUT 1 "SPDR_rd_en";
    .port_info 7 /INPUT 8 "SPDR_in";
    .port_info 8 /OUTPUT 8 "SPDR_out";
    .port_info 9 /OUTPUT 1 "Data_out";
P_0000012f6cf06410 .param/l "DWIDTH" 0 15 3, +C4<00000000000000000000000000001000>;
v0000012f6cf237e0_0 .net "Data_in", 0 0, L_0000012f6cf2e510;  alias, 1 drivers
v0000012f6cf22e80_0 .var "Data_out", 0 0;
v0000012f6cf22c00_0 .net "SPDR_in", 7 0, L_0000012f6d020850;  alias, 1 drivers
v0000012f6cf24320_0 .var "SPDR_out", 7 0;
v0000012f6cf23ba0_0 .net "SPDR_rd_en", 0 0, v0000012f6cf12e90_0;  alias, 1 drivers
v0000012f6cf23060_0 .net "SPDR_wr_en", 0 0, v0000012f6cf12990_0;  alias, 1 drivers
v0000012f6cf23100_0 .net "Sample_clk", 0 0, v0000012f6cf13cf0_0;  alias, 1 drivers
v0000012f6cf231a0_0 .net "Shift_clk", 0 0, v0000012f6cf13930_0;  alias, 1 drivers
v0000012f6cf24460_0 .net "rst", 0 0, v0000012f6cf2d930_0;  alias, 1 drivers
v0000012f6cf232e0_0 .var "shifter_data", 7 0;
v0000012f6cf23380_0 .var "shifter_data_reg", 7 0;
v0000012f6cf23420_0 .net "shifter_en", 0 0, v0000012f6cf12850_0;  alias, 1 drivers
E_0000012f6cf06950/0 .event anyedge, v0000012f6cf12990_0, v0000012f6cf232e0_0, v0000012f6cf23380_0, v0000012f6cf12e90_0;
E_0000012f6cf06950/1 .event anyedge, v0000012f6cf24280_0;
E_0000012f6cf06950 .event/or E_0000012f6cf06950/0, E_0000012f6cf06950/1;
E_0000012f6cf07310 .event posedge, v0000012f6cf13930_0;
E_0000012f6cf06c90 .event posedge, v0000012f6cf13cf0_0;
E_0000012f6cf06850 .event negedge, v0000012f6cf122b0_0;
S_0000012f6ce9e980 .scope module, "DUT_slave" "SPI_TOP" 2 29, 3 15 0, S_0000012f6cf18510;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INOUT 1 "SS";
    .port_info 2 /INOUT 1 "MOSI";
    .port_info 3 /INOUT 1 "MISO";
    .port_info 4 /INOUT 1 "SCK";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "SS_master";
    .port_info 7 /INPUT 8 "SPCR_in";
    .port_info 8 /OUTPUT 1 "SPIF";
    .port_info 9 /INPUT 8 "SPIBR_in";
    .port_info 10 /INPUT 8 "SPDR_From_user";
P_0000012f6cf06cd0 .param/l "PrescalarWidth" 0 3 16, +C4<00000000000000000000000000000011>;
v0000012f6cfd6910_0 .net "BRG_clr", 0 0, L_0000012f6d0209a0;  1 drivers
v0000012f6cfd6190_0 .net "BaudRate", 0 0, L_0000012f6cf2dc50;  1 drivers
v0000012f6cfd6050_0 .net "CPHA", 0 0, v0000012f6cfd1950_0;  1 drivers
v0000012f6cfd5b50_0 .net "CPOL", 0 0, v0000012f6cfd2350_0;  1 drivers
v0000012f6cfd5790_0 .net "Data_in", 0 0, L_0000012f6cf2dd90;  1 drivers
v0000012f6cfd6a50_0 .net "Data_out", 0 0, v0000012f6cfd2c10_0;  1 drivers
v0000012f6cfd6d70_0 .net "LSBFE", 0 0, v0000012f6cfd19f0_0;  1 drivers
v0000012f6cfd5dd0_0 .net8 "MISO", 0 0, RS_0000012f6cf80e98;  alias, 2 drivers
v0000012f6cfd69b0_0 .net8 "MOSI", 0 0, RS_0000012f6cf80ec8;  alias, 2 drivers
v0000012f6cfd5830_0 .net "MSTR", 0 0, v0000012f6cfd1e50_0;  1 drivers
v0000012f6cfd5c90_0 .net "M_BaudRate", 0 0, v0000012f6cfc79d0_0;  1 drivers
v0000012f6cfd6af0_0 .net "M_Sample_clk", 0 0, v0000012f6cfd2170_0;  1 drivers
v0000012f6cfd5470_0 .net "M_Shift_clk", 0 0, v0000012f6cfd1590_0;  1 drivers
v0000012f6cfd6e10_0 .net "Reg_write_en", 0 0, v0000012f6cf2ad70_0;  1 drivers
v0000012f6cfd5330_0 .net8 "SCK", 0 0, RS_0000012f6cf80ef8;  alias, 2 drivers
v0000012f6cfd50b0_0 .net "SCK_in", 0 0, L_0000012f6d023ce0;  1 drivers
v0000012f6cfd58d0_0 .net "SCK_out", 0 0, v0000012f6cfc8290_0;  1 drivers
v0000012f6cfd64b0_0 .net "SPCR_in", 7 0, v0000012f6cf2e790_0;  1 drivers
v0000012f6cfd5150_0 .net "SPDR_From_user", 7 0, v0000012f6cf2e010_0;  1 drivers
v0000012f6cfd5970_0 .net "SPDR_in", 7 0, L_0000012f6d020b60;  1 drivers
v0000012f6cfd62d0_0 .net "SPDR_out", 7 0, v0000012f6cfd1090_0;  1 drivers
v0000012f6cfd6870_0 .net "SPDR_rd_en", 0 0, v0000012f6cf2b090_0;  1 drivers
v0000012f6cfd5fb0_0 .net "SPDR_wr_en", 0 0, v0000012f6cf2b130_0;  1 drivers
v0000012f6cfd55b0_0 .net "SPE", 0 0, v0000012f6cfd27b0_0;  1 drivers
L_0000012f6cfd8160 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000012f6cfd60f0_0 .net "SPIBR_in", 7 0, L_0000012f6cfd8160;  1 drivers
v0000012f6cfd51f0_0 .net "SPIF", 0 0, v0000012f6cfd23f0_0;  alias, 1 drivers
v0000012f6cfd5e70_0 .net "SPISR_in", 0 0, v0000012f6cfc7cf0_0;  1 drivers
v0000012f6cfd5650_0 .net "SPR", 2 0, L_0000012f6d024640;  1 drivers
v0000012f6cfd5a10_0 .net8 "SS", 0 0, RS_0000012f6cf80568;  alias, 2 drivers
L_0000012f6cfd8118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000012f6cfd5ab0_0 .net "SS_master", 0 0, L_0000012f6cfd8118;  1 drivers
v0000012f6cfd6370_0 .net "S_BaudRate", 0 0, v0000012f6cfd1770_0;  1 drivers
v0000012f6cfd6410_0 .net "S_Sample_clk", 0 0, L_0000012f6d0200e0;  1 drivers
v0000012f6cfd5d30_0 .net "S_Shift_clk", 0 0, L_0000012f6d020d90;  1 drivers
v0000012f6cfd5f10_0 .net "Sample_clk", 0 0, v0000012f6cfc7390_0;  1 drivers
v0000012f6cfd6550_0 .net "Shift_clk", 0 0, v0000012f6cfc8f10_0;  1 drivers
v0000012f6cfd65f0_0 .net "clk", 0 0, v0000012f6cf2e330_0;  alias, 1 drivers
v0000012f6cfd6c30_0 .net "control_BaudRate", 0 0, v0000012f6cfc7430_0;  1 drivers
v0000012f6cfd6690_0 .net "counter", 2 0, v0000012f6cf2c030_0;  1 drivers
v0000012f6cfd6730_0 .net "counter_enable", 0 0, v0000012f6cfc8330_0;  1 drivers
v0000012f6cfd53d0_0 .net "idle", 0 0, v0000012f6cfc7250_0;  1 drivers
v0000012f6cfd67d0_0 .net "rst", 0 0, v0000012f6cf2d930_0;  alias, 1 drivers
v0000012f6cfd6b90_0 .net "shifter_en", 0 0, v0000012f6cfc7a70_0;  1 drivers
v0000012f6cfd5510_0 .net "start", 0 0, v0000012f6cfc8790_0;  1 drivers
S_0000012f6ce9eb10 .scope module, "u_BRG" "BRG" 3 61, 4 3 0, S_0000012f6ce9e980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 3 "SPR";
    .port_info 4 /OUTPUT 1 "BaudRate";
P_0000012f6cf06ad0 .param/l "PrescalarWidth" 0 4 4, +C4<00000000000000000000000000000011>;
v0000012f6cf2bef0_0 .net "BaudRate", 0 0, L_0000012f6cf2dc50;  alias, 1 drivers
v0000012f6cf2aff0_0 .net "SPR", 2 0, L_0000012f6d024640;  alias, 1 drivers
L_0000012f6cfd80d0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000012f6cf2b270_0 .net/2u *"_ivl_0", 7 0, L_0000012f6cfd80d0;  1 drivers
v0000012f6cf2bf90_0 .net "clk", 0 0, v0000012f6cf2e330_0;  alias, 1 drivers
v0000012f6cf2c3f0_0 .net "clr", 0 0, L_0000012f6d0209a0;  alias, 1 drivers
v0000012f6cf2c490_0 .var "counter", 7 0;
v0000012f6cf2af50_0 .net "counterNext", 7 0, L_0000012f6cf2e290;  1 drivers
v0000012f6cf2ab90_0 .net "rst", 0 0, v0000012f6cf2d930_0;  alias, 1 drivers
L_0000012f6cf2e290 .arith/sum 8, v0000012f6cf2c490_0, L_0000012f6cfd80d0;
L_0000012f6cf2dc50 .part/v v0000012f6cf2c490_0, L_0000012f6d024640, 1;
S_0000012f6cf2c920 .scope module, "u_Bit_counter" "Bit_counter" 3 89, 5 2 0, S_0000012f6ce9e980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "BaudRate";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "counter_enable";
    .port_info 3 /OUTPUT 3 "counter";
v0000012f6cf2a910_0 .net "BaudRate", 0 0, v0000012f6cfc7430_0;  alias, 1 drivers
v0000012f6cf2c030_0 .var "counter", 2 0;
v0000012f6cf2c530_0 .net "counter_enable", 0 0, v0000012f6cfc8330_0;  alias, 1 drivers
v0000012f6cf2a9b0_0 .net "rst", 0 0, v0000012f6cf2d930_0;  alias, 1 drivers
E_0000012f6cf066d0/0 .event negedge, v0000012f6cf122b0_0;
E_0000012f6cf066d0/1 .event posedge, v0000012f6cf2a910_0;
E_0000012f6cf066d0 .event/or E_0000012f6cf066d0/0, E_0000012f6cf066d0/1;
S_0000012f6cf2d5a0 .scope module, "u_Master_Slave_controller" "Master_Slave_controller" 3 129, 6 4 0, S_0000012f6ce9e980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "control_BaudRate";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "SS";
    .port_info 4 /INPUT 1 "SPE";
    .port_info 5 /INPUT 1 "MSTR";
    .port_info 6 /INPUT 3 "counter";
    .port_info 7 /OUTPUT 1 "counter_enable";
    .port_info 8 /OUTPUT 1 "Reg_write_en";
    .port_info 9 /OUTPUT 1 "Shifter_en";
    .port_info 10 /OUTPUT 1 "idle";
    .port_info 11 /OUTPUT 1 "start";
    .port_info 12 /OUTPUT 1 "SPIF";
    .port_info 13 /OUTPUT 1 "BRG_clr";
    .port_info 14 /OUTPUT 1 "SPDR_wr_en";
    .port_info 15 /OUTPUT 1 "SPDR_rd_en";
P_0000012f6ce9eca0 .param/l "Idle" 1 6 23, +C4<00000000000000000000000000000001>;
P_0000012f6ce9ecd8 .param/l "Run" 1 6 23, +C4<00000000000000000000000000000010>;
P_0000012f6ce9ed10 .param/l "Start" 1 6 23, +C4<00000000000000000000000000000000>;
P_0000012f6ce9ed48 .param/l "Update" 1 6 23, +C4<00000000000000000000000000000011>;
L_0000012f6d0204d0 .functor NOT 1, v0000012f6cfd1e50_0, C4<0>, C4<0>, C4<0>;
L_0000012f6d020380 .functor OR 1, L_0000012f6d0204d0, RS_0000012f6cf80568, C4<0>, C4<0>;
L_0000012f6d0207e0 .functor NOT 1, v0000012f6cfd27b0_0, C4<0>, C4<0>, C4<0>;
L_0000012f6d0209a0 .functor OR 1, L_0000012f6d020380, L_0000012f6d0207e0, C4<0>, C4<0>;
v0000012f6cf2aa50_0 .net "BRG_clr", 0 0, L_0000012f6d0209a0;  alias, 1 drivers
v0000012f6cf2acd0_0 .net "MSTR", 0 0, v0000012f6cfd1e50_0;  alias, 1 drivers
v0000012f6cf2ad70_0 .var "Reg_write_en", 0 0;
v0000012f6cf2b090_0 .var "SPDR_rd_en", 0 0;
v0000012f6cf2b130_0 .var "SPDR_wr_en", 0 0;
v0000012f6cfc8d30_0 .net "SPE", 0 0, v0000012f6cfd27b0_0;  alias, 1 drivers
v0000012f6cfc7cf0_0 .var "SPIF", 0 0;
v0000012f6cfc7c50_0 .net8 "SS", 0 0, RS_0000012f6cf80568;  alias, 2 drivers
v0000012f6cfc7a70_0 .var "Shifter_en", 0 0;
v0000012f6cfc8830_0 .net *"_ivl_0", 0 0, L_0000012f6d0204d0;  1 drivers
v0000012f6cfc7b10_0 .net *"_ivl_2", 0 0, L_0000012f6d020380;  1 drivers
v0000012f6cfc88d0_0 .net *"_ivl_4", 0 0, L_0000012f6d0207e0;  1 drivers
v0000012f6cfc7bb0_0 .net "clk", 0 0, v0000012f6cf2e330_0;  alias, 1 drivers
v0000012f6cfc8970_0 .net "control_BaudRate", 0 0, v0000012f6cfc7430_0;  alias, 1 drivers
v0000012f6cfc8510_0 .net "counter", 2 0, v0000012f6cf2c030_0;  alias, 1 drivers
v0000012f6cfc8330_0 .var "counter_enable", 0 0;
v0000012f6cfc7d90_0 .var "current_state", 1 0;
v0000012f6cfc7250_0 .var "idle", 0 0;
v0000012f6cfc8c90_0 .var "next_state", 1 0;
v0000012f6cfc7e30_0 .net "rst", 0 0, v0000012f6cf2d930_0;  alias, 1 drivers
v0000012f6cfc8790_0 .var "start", 0 0;
v0000012f6cfc72f0_0 .var "temp", 0 0;
E_0000012f6cf06c10 .event anyedge, v0000012f6cfc7d90_0;
E_0000012f6cf06d10 .event anyedge, v0000012f6cfc7d90_0, v0000012f6cfc8d30_0, v0000012f6cf13ed0_0, v0000012f6cf2c030_0;
S_0000012f6cf2cdd0 .scope module, "u_Master_slave_select" "Master_slave_select" 3 111, 7 2 0, S_0000012f6ce9e980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "S_BaudRate";
    .port_info 2 /INPUT 1 "BaudRate";
    .port_info 3 /INPUT 1 "M_Shift_clk";
    .port_info 4 /INPUT 1 "M_Sample_clk";
    .port_info 5 /INPUT 1 "S_Shift_clk";
    .port_info 6 /INPUT 1 "S_Sample_clk";
    .port_info 7 /INPUT 1 "idle";
    .port_info 8 /INPUT 1 "start";
    .port_info 9 /OUTPUT 1 "M_BaudRate";
    .port_info 10 /OUTPUT 1 "control_BaudRate";
    .port_info 11 /OUTPUT 1 "Shift_clk";
    .port_info 12 /OUTPUT 1 "Sample_clk";
v0000012f6cfc8b50_0 .net "BaudRate", 0 0, L_0000012f6cf2dc50;  alias, 1 drivers
v0000012f6cfc83d0_0 .net "MSTR", 0 0, v0000012f6cfd1e50_0;  alias, 1 drivers
v0000012f6cfc79d0_0 .var "M_BaudRate", 0 0;
v0000012f6cfc8470_0 .net "M_Sample_clk", 0 0, v0000012f6cfd2170_0;  alias, 1 drivers
v0000012f6cfc7ed0_0 .net "M_Shift_clk", 0 0, v0000012f6cfd1590_0;  alias, 1 drivers
v0000012f6cfc85b0_0 .net "S_BaudRate", 0 0, v0000012f6cfd1770_0;  alias, 1 drivers
v0000012f6cfc7930_0 .net "S_Sample_clk", 0 0, L_0000012f6d0200e0;  alias, 1 drivers
v0000012f6cfc8010_0 .net "S_Shift_clk", 0 0, L_0000012f6d020d90;  alias, 1 drivers
v0000012f6cfc7390_0 .var "Sample_clk", 0 0;
v0000012f6cfc8f10_0 .var "Shift_clk", 0 0;
v0000012f6cfc7430_0 .var "control_BaudRate", 0 0;
v0000012f6cfc8e70_0 .net "idle", 0 0, v0000012f6cfc7250_0;  alias, 1 drivers
v0000012f6cfc7570_0 .net "start", 0 0, v0000012f6cfc8790_0;  alias, 1 drivers
E_0000012f6cf07090/0 .event anyedge, v0000012f6cf2acd0_0, v0000012f6cfc8790_0, v0000012f6cf2bef0_0, v0000012f6cfc7ed0_0;
E_0000012f6cf07090/1 .event anyedge, v0000012f6cfc8470_0, v0000012f6cfc85b0_0, v0000012f6cfc8010_0, v0000012f6cfc7930_0;
E_0000012f6cf07090 .event/or E_0000012f6cf07090/0, E_0000012f6cf07090/1;
S_0000012f6cf2cab0 .scope module, "u_Port_control_logic" "Port_control_logic" 3 171, 8 2 0, S_0000012f6ce9e980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "SCK_out";
    .port_info 2 /INPUT 1 "Data_out";
    .port_info 3 /INPUT 1 "SS_master";
    .port_info 4 /INOUT 1 "MOSI";
    .port_info 5 /INOUT 1 "MISO";
    .port_info 6 /INOUT 1 "SCK";
    .port_info 7 /INOUT 1 "SS";
    .port_info 8 /OUTPUT 1 "SCK_in";
    .port_info 9 /OUTPUT 1 "Data_in";
L_0000012f6d0201c0 .functor NOT 1, v0000012f6cfd1e50_0, C4<0>, C4<0>, C4<0>;
v0000012f6cfc8650_0 .net "Data_in", 0 0, L_0000012f6cf2dd90;  alias, 1 drivers
v0000012f6cfc77f0_0 .net "Data_out", 0 0, v0000012f6cfd2c10_0;  alias, 1 drivers
v0000012f6cfc8a10_0 .net8 "MISO", 0 0, RS_0000012f6cf80e98;  alias, 2 drivers
v0000012f6cfc8150_0 .net8 "MOSI", 0 0, RS_0000012f6cf80ec8;  alias, 2 drivers
v0000012f6cfc86f0_0 .net "MSTR", 0 0, v0000012f6cfd1e50_0;  alias, 1 drivers
v0000012f6cfc7f70_0 .net8 "SCK", 0 0, RS_0000012f6cf80ef8;  alias, 2 drivers
v0000012f6cfc81f0_0 .net "SCK_in", 0 0, L_0000012f6d023ce0;  alias, 1 drivers
v0000012f6cfc8ab0_0 .net "SCK_out", 0 0, v0000012f6cfc8290_0;  alias, 1 drivers
v0000012f6cfc8dd0_0 .net8 "SS", 0 0, RS_0000012f6cf80568;  alias, 2 drivers
v0000012f6cfc8bf0_0 .net "SS_master", 0 0, L_0000012f6cfd8118;  alias, 1 drivers
o0000012f6cf82f38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000012f6cfc7890_0 name=_ivl_0
o0000012f6cf82f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000012f6cfc74d0_0 name=_ivl_12
o0000012f6cf82f98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000012f6cfc7610_0 name=_ivl_16
o0000012f6cf82fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000012f6cfc7070_0 name=_ivl_20
v0000012f6cfc7110_0 .net *"_ivl_6", 0 0, L_0000012f6d0201c0;  1 drivers
o0000012f6cf83028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000012f6cfc80b0_0 name=_ivl_8
L_0000012f6cf2dcf0 .functor MUXZ 1, o0000012f6cf82f38, v0000012f6cfd2c10_0, v0000012f6cfd1e50_0, C4<>;
L_0000012f6cf2dd90 .functor MUXZ 1, RS_0000012f6cf80ec8, RS_0000012f6cf80e98, v0000012f6cfd1e50_0, C4<>;
L_0000012f6d023100 .functor MUXZ 1, o0000012f6cf83028, v0000012f6cfd2c10_0, L_0000012f6d0201c0, C4<>;
L_0000012f6d024b40 .functor MUXZ 1, o0000012f6cf82f68, L_0000012f6cfd8118, v0000012f6cfd1e50_0, C4<>;
L_0000012f6d0231a0 .functor MUXZ 1, o0000012f6cf82f98, v0000012f6cfc8290_0, v0000012f6cfd1e50_0, C4<>;
L_0000012f6d023ce0 .functor MUXZ 1, RS_0000012f6cf80ef8, o0000012f6cf82fc8, v0000012f6cfd1e50_0, C4<>;
S_0000012f6cf2cc40 .scope module, "u_SCK_control_master" "SCK_control_master" 3 189, 9 2 0, S_0000012f6ce9e980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "M_BaudRate";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "SCK_out";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
v0000012f6cfc71b0_0 .net "CPHA", 0 0, v0000012f6cfd1950_0;  alias, 1 drivers
v0000012f6cfc76b0_0 .net "CPOL", 0 0, v0000012f6cfd2350_0;  alias, 1 drivers
v0000012f6cfc7750_0 .net "M_BaudRate", 0 0, v0000012f6cfc79d0_0;  alias, 1 drivers
v0000012f6cfc8290_0 .var "SCK_out", 0 0;
v0000012f6cfd2170_0 .var "Sample_clk", 0 0;
v0000012f6cfd1590_0 .var "Shift_clk", 0 0;
v0000012f6cfd2e90_0 .net "idle", 0 0, v0000012f6cfc7250_0;  alias, 1 drivers
E_0000012f6cf06dd0 .event anyedge, v0000012f6cfc7250_0, v0000012f6cfc79d0_0, v0000012f6cfc76b0_0, v0000012f6cfc71b0_0;
S_0000012f6cf2cf60 .scope module, "u_SCK_control_slave" "SCK_control_slave" 3 101, 10 2 0, S_0000012f6ce9e980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "SCK_in";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "S_BaudRate";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
L_0000012f6d020690 .functor NOT 1, v0000012f6cfc7250_0, C4<0>, C4<0>, C4<0>;
L_0000012f6d020d90 .functor AND 1, L_0000012f6d020690, v0000012f6cfd1770_0, C4<1>, C4<1>;
L_0000012f6d0208c0 .functor NOT 1, v0000012f6cfc7250_0, C4<0>, C4<0>, C4<0>;
L_0000012f6d020930 .functor NOT 1, v0000012f6cfd1770_0, C4<0>, C4<0>, C4<0>;
L_0000012f6d0200e0 .functor AND 1, L_0000012f6d0208c0, L_0000012f6d020930, C4<1>, C4<1>;
v0000012f6cfd1c70_0 .net "CPHA", 0 0, v0000012f6cfd1950_0;  alias, 1 drivers
v0000012f6cfd1810_0 .net "CPOL", 0 0, v0000012f6cfd2350_0;  alias, 1 drivers
v0000012f6cfd2b70_0 .net "SCK_in", 0 0, L_0000012f6d023ce0;  alias, 1 drivers
v0000012f6cfd1770_0 .var "S_BaudRate", 0 0;
v0000012f6cfd2210_0 .net "Sample_clk", 0 0, L_0000012f6d0200e0;  alias, 1 drivers
v0000012f6cfd2030_0 .net "Shift_clk", 0 0, L_0000012f6d020d90;  alias, 1 drivers
v0000012f6cfd13b0_0 .net *"_ivl_0", 0 0, L_0000012f6d020690;  1 drivers
v0000012f6cfd1130_0 .net *"_ivl_4", 0 0, L_0000012f6d0208c0;  1 drivers
v0000012f6cfd18b0_0 .net *"_ivl_6", 0 0, L_0000012f6d020930;  1 drivers
v0000012f6cfd1630_0 .net "idle", 0 0, v0000012f6cfc7250_0;  alias, 1 drivers
E_0000012f6cf07250 .event anyedge, v0000012f6cfc76b0_0, v0000012f6cfc71b0_0, v0000012f6cfc81f0_0, v0000012f6cfc7250_0;
S_0000012f6cf2d0f0 .scope module, "u_SPCR" "SPCR" 3 201, 11 3 0, S_0000012f6ce9e980;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPCR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "SPE";
    .port_info 4 /OUTPUT 1 "MSTR";
    .port_info 5 /OUTPUT 1 "CPOL";
    .port_info 6 /OUTPUT 1 "CPHA";
    .port_info 7 /OUTPUT 1 "LSBFE";
v0000012f6cfd1950_0 .var "CPHA", 0 0;
v0000012f6cfd2350_0 .var "CPOL", 0 0;
v0000012f6cfd19f0_0 .var "LSBFE", 0 0;
v0000012f6cfd1e50_0 .var "MSTR", 0 0;
v0000012f6cfd1450_0 .net "SPCR_in", 7 0, v0000012f6cf2e790_0;  alias, 1 drivers
v0000012f6cfd27b0_0 .var "SPE", 0 0;
v0000012f6cfd16d0_0 .net "clk", 0 0, v0000012f6cf2e330_0;  alias, 1 drivers
v0000012f6cfd1d10_0 .net "rst", 0 0, v0000012f6cf2d930_0;  alias, 1 drivers
S_0000012f6cf2d280 .scope module, "u_SPDR" "SPDR" 3 228, 12 2 0, S_0000012f6ce9e980;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPDR_in";
    .port_info 1 /INPUT 8 "SPDR_From_user";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /OUTPUT 8 "SPDR_out";
L_0000012f6d020b60 .functor BUFZ 8, v0000012f6cfd2df0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000012f6cfd2df0_0 .var "SPDR", 7 0;
v0000012f6cfd2a30_0 .net "SPDR_From_user", 7 0, v0000012f6cf2e010_0;  alias, 1 drivers
v0000012f6cfd22b0_0 .net "SPDR_in", 7 0, v0000012f6cfd1090_0;  alias, 1 drivers
v0000012f6cfd1a90_0 .net "SPDR_out", 7 0, L_0000012f6d020b60;  alias, 1 drivers
v0000012f6cfd11d0_0 .net "SPDR_rd_en", 0 0, v0000012f6cf2b090_0;  alias, 1 drivers
v0000012f6cfd2990_0 .net "clk", 0 0, v0000012f6cf2e330_0;  alias, 1 drivers
v0000012f6cfd1ef0_0 .net "en", 0 0, v0000012f6cf2b130_0;  alias, 1 drivers
v0000012f6cfd14f0_0 .net "rst", 0 0, v0000012f6cf2d930_0;  alias, 1 drivers
S_0000012f6cf2d410 .scope module, "u_SPIBR" "SPIBR" 3 220, 13 1 0, S_0000012f6ce9e980;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPIBR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 3 "SPR";
v0000012f6cfd28f0_0 .net "SPIBR_in", 7 0, L_0000012f6cfd8160;  alias, 1 drivers
v0000012f6cfd2ad0_0 .net "SPR", 2 0, L_0000012f6d024640;  alias, 1 drivers
v0000012f6cfd1b30_0 .var "SPR0", 0 0;
v0000012f6cfd1f90_0 .var "SPR1", 0 0;
v0000012f6cfd1bd0_0 .var "SPR2", 0 0;
v0000012f6cfd1270_0 .net "clk", 0 0, v0000012f6cf2e330_0;  alias, 1 drivers
v0000012f6cfd2f30_0 .net "rst", 0 0, v0000012f6cf2d930_0;  alias, 1 drivers
L_0000012f6d024640 .concat [ 1 1 1 0], v0000012f6cfd1b30_0, v0000012f6cfd1f90_0, v0000012f6cfd1bd0_0;
S_0000012f6cf2d730 .scope module, "u_SPISR" "SPISR" 3 212, 14 3 0, S_0000012f6ce9e980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "SPISR_in";
    .port_info 4 /OUTPUT 1 "SPIF";
v0000012f6cfd23f0_0 .var "SPIF", 0 0;
v0000012f6cfd1db0_0 .net "SPISR_in", 0 0, v0000012f6cfc7cf0_0;  alias, 1 drivers
v0000012f6cfd2850_0 .net "clk", 0 0, v0000012f6cf2e330_0;  alias, 1 drivers
v0000012f6cfd20d0_0 .net "en", 0 0, v0000012f6cf2ad70_0;  alias, 1 drivers
v0000012f6cfd2490_0 .net "rst", 0 0, v0000012f6cf2d930_0;  alias, 1 drivers
S_0000012f6cfd4e50 .scope module, "u_Shifter" "Shifter" 3 71, 15 3 0, S_0000012f6ce9e980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "Sample_clk";
    .port_info 2 /INPUT 1 "Shift_clk";
    .port_info 3 /INPUT 1 "Data_in";
    .port_info 4 /INPUT 1 "shifter_en";
    .port_info 5 /INPUT 1 "SPDR_wr_en";
    .port_info 6 /INPUT 1 "SPDR_rd_en";
    .port_info 7 /INPUT 8 "SPDR_in";
    .port_info 8 /OUTPUT 8 "SPDR_out";
    .port_info 9 /OUTPUT 1 "Data_out";
P_0000012f6cf07410 .param/l "DWIDTH" 0 15 3, +C4<00000000000000000000000000001000>;
v0000012f6cfd2530_0 .net "Data_in", 0 0, L_0000012f6cf2dd90;  alias, 1 drivers
v0000012f6cfd2c10_0 .var "Data_out", 0 0;
v0000012f6cfd25d0_0 .net "SPDR_in", 7 0, L_0000012f6d020b60;  alias, 1 drivers
v0000012f6cfd1090_0 .var "SPDR_out", 7 0;
v0000012f6cfd2670_0 .net "SPDR_rd_en", 0 0, v0000012f6cf2b090_0;  alias, 1 drivers
v0000012f6cfd2710_0 .net "SPDR_wr_en", 0 0, v0000012f6cf2b130_0;  alias, 1 drivers
v0000012f6cfd2cb0_0 .net "Sample_clk", 0 0, v0000012f6cfc7390_0;  alias, 1 drivers
v0000012f6cfd1310_0 .net "Shift_clk", 0 0, v0000012f6cfc8f10_0;  alias, 1 drivers
v0000012f6cfd2d50_0 .net "rst", 0 0, v0000012f6cf2d930_0;  alias, 1 drivers
v0000012f6cfd5bf0_0 .var "shifter_data", 7 0;
v0000012f6cfd6230_0 .var "shifter_data_reg", 7 0;
v0000012f6cfd56f0_0 .net "shifter_en", 0 0, v0000012f6cfc7a70_0;  alias, 1 drivers
E_0000012f6cf06fd0/0 .event anyedge, v0000012f6cf2b130_0, v0000012f6cfd5bf0_0, v0000012f6cfd6230_0, v0000012f6cf2b090_0;
E_0000012f6cf06fd0/1 .event anyedge, v0000012f6cfd1a90_0;
E_0000012f6cf06fd0 .event/or E_0000012f6cf06fd0/0, E_0000012f6cf06fd0/1;
E_0000012f6cf06b10 .event posedge, v0000012f6cfc8f10_0;
E_0000012f6cf06f90 .event posedge, v0000012f6cfc7390_0;
S_0000012f6cfd4360 .scope task, "expect_master" "expect_master" 2 105, 2 105 0, S_0000012f6cf18510;
 .timescale -9 -10;
v0000012f6cfd6eb0_0 .var "exp_SPDR", 7 0;
TD_SPI_TB.expect_master ;
    %load/vec4 v0000012f6cf240a0_0;
    %load/vec4 v0000012f6cfd6eb0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 107 "$display", "TEST FAILED" {0 0 0};
    %vpi_call 2 108 "$display", "time=%0d: Master SPDR is 0x%h and should be 0x%h", $time, v0000012f6cf240a0_0, v0000012f6cfd6eb0_0 {0 0 0};
    %vpi_call 2 110 "$finish" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 113 "$display", "time=%0d: \011 SUCCESS: \011 Master SPDR is \011 0x%h \011 and wanted value is \011 0x%h", $time, v0000012f6cf240a0_0, v0000012f6cfd6eb0_0 {0 0 0};
T_0.1 ;
    %end;
S_0000012f6cfd4040 .scope task, "expect_slave" "expect_slave" 2 117, 2 117 0, S_0000012f6cf18510;
 .timescale -9 -10;
v0000012f6cfd6cd0_0 .var "exp_SPDR", 7 0;
TD_SPI_TB.expect_slave ;
    %load/vec4 v0000012f6cfd2df0_0;
    %load/vec4 v0000012f6cfd6cd0_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 119 "$display", "TEST FAILED" {0 0 0};
    %vpi_call 2 120 "$display", "time=%0d: Slave SPDR is 0x%h and should be 0x%h", $time, v0000012f6cfd2df0_0, v0000012f6cfd6cd0_0 {0 0 0};
    %vpi_call 2 122 "$finish" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 125 "$display", "time=%0d: \011 SUCCESS:  \011  Slave SPDR is \011 0x%h \011 and wanted value is \011 0x%h", $time, v0000012f6cfd2df0_0, v0000012f6cfd6cd0_0 {0 0 0};
T_1.3 ;
    %end;
    .scope S_0000012f6cea0e90;
T_2 ;
    %wait E_0000012f6cf05710;
    %load/vec4 v0000012f6cf122b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000012f6cf13750_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000012f6cf13e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000012f6cf13750_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000012f6cf12710_0;
    %store/vec4 v0000012f6cf13750_0, 0, 8;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000012f6ce9ee80;
T_3 ;
    %wait E_0000012f6cf06850;
    %load/vec4 v0000012f6cf24460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cf22e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000012f6cf232e0_0, 0, 8;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000012f6ce9ee80;
T_4 ;
    %wait E_0000012f6cf06c90;
    %load/vec4 v0000012f6cf23380_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000012f6cf237e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000012f6cf23380_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000012f6ce9ee80;
T_5 ;
    %wait E_0000012f6cf07310;
    %load/vec4 v0000012f6cf23420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000012f6cf23380_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000012f6cf22e80_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000012f6ce9ee80;
T_6 ;
    %wait E_0000012f6cf06950;
    %load/vec4 v0000012f6cf23060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000012f6cf232e0_0;
    %store/vec4 v0000012f6cf24320_0, 0, 8;
    %load/vec4 v0000012f6cf23380_0;
    %store/vec4 v0000012f6cf232e0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000012f6cf23ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000012f6cf22c00_0;
    %store/vec4 v0000012f6cf23380_0, 0, 8;
    %load/vec4 v0000012f6cf22c00_0;
    %store/vec4 v0000012f6cf232e0_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000012f6cf24320_0, 0, 8;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000012f6cf23380_0;
    %store/vec4 v0000012f6cf232e0_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000012f6cf24320_0, 0, 8;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000012f6cea78d0;
T_7 ;
    %wait E_0000012f6cf06250;
    %load/vec4 v0000012f6cf13390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000012f6cf12350_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000012f6cf127b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000012f6cf12350_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000012f6cf12350_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000012f6ce971d0;
T_8 ;
    %wait E_0000012f6cf06510;
    %load/vec4 v0000012f6cef1ee0_0;
    %load/vec4 v0000012f6cef19e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0000012f6cef1bc0_0;
    %store/vec4 v0000012f6cef1f80_0, 0, 1;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0000012f6cef18a0_0;
    %nor/r;
    %load/vec4 v0000012f6cef1bc0_0;
    %nor/r;
    %and;
    %store/vec4 v0000012f6cef1f80_0, 0, 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0000012f6cef1bc0_0;
    %nor/r;
    %store/vec4 v0000012f6cef1f80_0, 0, 1;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0000012f6cef18a0_0;
    %load/vec4 v0000012f6cef1bc0_0;
    %or;
    %store/vec4 v0000012f6cef1f80_0, 0, 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000012f6ceb7540;
T_9 ;
    %wait E_0000012f6cf06310;
    %load/vec4 v0000012f6cf12530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000012f6cf13a70_0;
    %inv;
    %load/vec4 v0000012f6cf131b0_0;
    %inv;
    %and;
    %store/vec4 v0000012f6cf13570_0, 0, 1;
    %load/vec4 v0000012f6cf131b0_0;
    %inv;
    %store/vec4 v0000012f6cf140b0_0, 0, 1;
    %load/vec4 v0000012f6cf12c10_0;
    %store/vec4 v0000012f6cf13930_0, 0, 1;
    %load/vec4 v0000012f6cf12b70_0;
    %store/vec4 v0000012f6cf13cf0_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000012f6cf12530_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cf13570_0, 0, 1;
    %load/vec4 v0000012f6cf13610_0;
    %store/vec4 v0000012f6cf140b0_0, 0, 1;
    %load/vec4 v0000012f6cf13890_0;
    %store/vec4 v0000012f6cf13930_0, 0, 1;
    %load/vec4 v0000012f6cf136b0_0;
    %store/vec4 v0000012f6cf13cf0_0, 0, 1;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000012f6cea7a60;
T_10 ;
    %wait E_0000012f6cf06250;
    %load/vec4 v0000012f6cf12f30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000012f6cf134d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000012f6cf12490_0;
    %assign/vec4 v0000012f6cf134d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000012f6cea7a60;
T_11 ;
    %wait E_0000012f6cf062d0;
    %load/vec4 v0000012f6cf134d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0000012f6cf13430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000012f6cf12490_0, 0, 2;
T_11.5 ;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0000012f6cf13ed0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.9, 9;
    %load/vec4 v0000012f6cf13430_0;
    %and;
T_11.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000012f6cf12490_0, 0, 2;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000012f6cf12490_0, 0, 2;
T_11.8 ;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0000012f6cf128f0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000012f6cf12490_0, 0, 2;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000012f6cf12490_0, 0, 2;
T_11.11 ;
    %jmp T_11.4;
T_11.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000012f6cf12490_0, 0, 2;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000012f6cea7a60;
T_12 ;
    %wait E_0000012f6cf06490;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f6cf12fd0_0, 0;
    %load/vec4 v0000012f6cf134d0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000012f6cf12490_0;
    %assign/vec4 v0000012f6cf134d0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000012f6cea7a60;
T_13 ;
    %wait E_0000012f6cf05a90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cf12a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cf12e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cf12990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cf12850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cf13d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cf13bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cf137f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cf14010_0, 0, 1;
    %load/vec4 v0000012f6cf134d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cf14010_0, 0, 1;
    %jmp T_13.4;
T_13.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cf12a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cf12e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cf13bb0_0, 0, 1;
    %jmp T_13.4;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cf12850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cf137f0_0, 0, 1;
    %jmp T_13.4;
T_13.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cf12a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cf12990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cf13d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cf13bb0_0, 0, 1;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000012f6ce97040;
T_14 ;
    %wait E_0000012f6cf05750;
    %load/vec4 v0000012f6cefa750_0;
    %nor/r;
    %load/vec4 v0000012f6cef9df0_0;
    %nor/r;
    %and;
    %store/vec4 v0000012f6cefa610_0, 0, 1;
    %load/vec4 v0000012f6cefa750_0;
    %nor/r;
    %load/vec4 v0000012f6cef9df0_0;
    %and;
    %store/vec4 v0000012f6cefa6b0_0, 0, 1;
    %load/vec4 v0000012f6cef9d50_0;
    %load/vec4 v0000012f6cefabb0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0000012f6cef9df0_0;
    %store/vec4 v0000012f6cefa570_0, 0, 1;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0000012f6cefa750_0;
    %nor/r;
    %load/vec4 v0000012f6cef9df0_0;
    %nor/r;
    %and;
    %store/vec4 v0000012f6cefa570_0, 0, 1;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0000012f6cef9df0_0;
    %nor/r;
    %store/vec4 v0000012f6cefa570_0, 0, 1;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0000012f6cefa750_0;
    %load/vec4 v0000012f6cef9df0_0;
    %or;
    %store/vec4 v0000012f6cefa570_0, 0, 1;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000012f6ce94a60;
T_15 ;
    %wait E_0000012f6cf05710;
    %load/vec4 v0000012f6cf241e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f6cf22a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f6cf23920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f6cf234c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f6cf22980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f6cf236a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000012f6cf24640_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000012f6cf22a20_0, 0;
    %load/vec4 v0000012f6cf24640_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0000012f6cf23920_0, 0;
    %load/vec4 v0000012f6cf24640_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0000012f6cf234c0_0, 0;
    %load/vec4 v0000012f6cf24640_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000012f6cf22980_0, 0;
    %load/vec4 v0000012f6cf24640_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000012f6cf236a0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000012f6ce8f200;
T_16 ;
    %wait E_0000012f6cf05710;
    %load/vec4 v0000012f6cf24140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f6cf23740_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000012f6cf23e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000012f6cf23240_0;
    %assign/vec4 v0000012f6cf23740_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0000012f6cf23740_0;
    %assign/vec4 v0000012f6cf23740_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000012f6ce8f070;
T_17 ;
    %wait E_0000012f6cf05710;
    %load/vec4 v0000012f6cf22fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f6cf23b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012f6cf22ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f6cf22b60_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000012f6cf228e0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000012f6cf23b00_0, 0;
    %load/vec4 v0000012f6cf228e0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000012f6cf22ac0_0, 0;
    %load/vec4 v0000012f6cf228e0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000012f6cf22b60_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000012f6ce94bf0;
T_18 ;
    %wait E_0000012f6cf05710;
    %load/vec4 v0000012f6cf23a60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000012f6cf240a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000012f6cf22de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000012f6cf239c0_0;
    %assign/vec4 v0000012f6cf240a0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0000012f6cf22d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0000012f6cf243c0_0;
    %assign/vec4 v0000012f6cf240a0_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0000012f6cf24280_0;
    %assign/vec4 v0000012f6cf240a0_0, 0;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000012f6ce9eb10;
T_19 ;
    %wait E_0000012f6cf05710;
    %load/vec4 v0000012f6cf2ab90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000012f6cf2c490_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000012f6cf2c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000012f6cf2c490_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0000012f6cf2af50_0;
    %store/vec4 v0000012f6cf2c490_0, 0, 8;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000012f6cfd4e50;
T_20 ;
    %wait E_0000012f6cf06850;
    %load/vec4 v0000012f6cfd2d50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cfd2c10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000012f6cfd5bf0_0, 0, 8;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000012f6cfd4e50;
T_21 ;
    %wait E_0000012f6cf06f90;
    %load/vec4 v0000012f6cfd6230_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000012f6cfd2530_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000012f6cfd6230_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0000012f6cfd4e50;
T_22 ;
    %wait E_0000012f6cf06b10;
    %load/vec4 v0000012f6cfd56f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000012f6cfd6230_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000012f6cfd2c10_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000012f6cfd4e50;
T_23 ;
    %wait E_0000012f6cf06fd0;
    %load/vec4 v0000012f6cfd2710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000012f6cfd5bf0_0;
    %store/vec4 v0000012f6cfd1090_0, 0, 8;
    %load/vec4 v0000012f6cfd6230_0;
    %store/vec4 v0000012f6cfd5bf0_0, 0, 8;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000012f6cfd2670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000012f6cfd25d0_0;
    %store/vec4 v0000012f6cfd6230_0, 0, 8;
    %load/vec4 v0000012f6cfd25d0_0;
    %store/vec4 v0000012f6cfd5bf0_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000012f6cfd1090_0, 0, 8;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0000012f6cfd6230_0;
    %store/vec4 v0000012f6cfd5bf0_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000012f6cfd1090_0, 0, 8;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000012f6cf2c920;
T_24 ;
    %wait E_0000012f6cf066d0;
    %load/vec4 v0000012f6cf2a9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000012f6cf2c030_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000012f6cf2c530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000012f6cf2c030_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000012f6cf2c030_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000012f6cf2cf60;
T_25 ;
    %wait E_0000012f6cf07250;
    %load/vec4 v0000012f6cfd1810_0;
    %load/vec4 v0000012f6cfd1c70_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %jmp T_25.4;
T_25.0 ;
    %load/vec4 v0000012f6cfd2b70_0;
    %store/vec4 v0000012f6cfd1770_0, 0, 1;
    %jmp T_25.4;
T_25.1 ;
    %load/vec4 v0000012f6cfd1630_0;
    %nor/r;
    %load/vec4 v0000012f6cfd2b70_0;
    %nor/r;
    %and;
    %store/vec4 v0000012f6cfd1770_0, 0, 1;
    %jmp T_25.4;
T_25.2 ;
    %load/vec4 v0000012f6cfd2b70_0;
    %nor/r;
    %store/vec4 v0000012f6cfd1770_0, 0, 1;
    %jmp T_25.4;
T_25.3 ;
    %load/vec4 v0000012f6cfd1630_0;
    %load/vec4 v0000012f6cfd2b70_0;
    %or;
    %store/vec4 v0000012f6cfd1770_0, 0, 1;
    %jmp T_25.4;
T_25.4 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000012f6cf2cdd0;
T_26 ;
    %wait E_0000012f6cf07090;
    %load/vec4 v0000012f6cfc83d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000012f6cfc7570_0;
    %inv;
    %load/vec4 v0000012f6cfc8b50_0;
    %inv;
    %and;
    %store/vec4 v0000012f6cfc79d0_0, 0, 1;
    %load/vec4 v0000012f6cfc8b50_0;
    %inv;
    %store/vec4 v0000012f6cfc7430_0, 0, 1;
    %load/vec4 v0000012f6cfc7ed0_0;
    %store/vec4 v0000012f6cfc8f10_0, 0, 1;
    %load/vec4 v0000012f6cfc8470_0;
    %store/vec4 v0000012f6cfc7390_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000012f6cfc83d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cfc79d0_0, 0, 1;
    %load/vec4 v0000012f6cfc85b0_0;
    %store/vec4 v0000012f6cfc7430_0, 0, 1;
    %load/vec4 v0000012f6cfc8010_0;
    %store/vec4 v0000012f6cfc8f10_0, 0, 1;
    %load/vec4 v0000012f6cfc7930_0;
    %store/vec4 v0000012f6cfc7390_0, 0, 1;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000012f6cf2d5a0;
T_27 ;
    %wait E_0000012f6cf066d0;
    %load/vec4 v0000012f6cfc7e30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000012f6cfc7d90_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000012f6cfc8c90_0;
    %assign/vec4 v0000012f6cfc7d90_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000012f6cf2d5a0;
T_28 ;
    %wait E_0000012f6cf06d10;
    %load/vec4 v0000012f6cfc7d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %jmp T_28.4;
T_28.0 ;
    %load/vec4 v0000012f6cfc8d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000012f6cfc8c90_0, 0, 2;
T_28.5 ;
    %jmp T_28.4;
T_28.1 ;
    %load/vec4 v0000012f6cfc7c50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.9, 9;
    %load/vec4 v0000012f6cfc8d30_0;
    %and;
T_28.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000012f6cfc8c90_0, 0, 2;
    %jmp T_28.8;
T_28.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000012f6cfc8c90_0, 0, 2;
T_28.8 ;
    %jmp T_28.4;
T_28.2 ;
    %load/vec4 v0000012f6cfc8510_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_28.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000012f6cfc8c90_0, 0, 2;
    %jmp T_28.11;
T_28.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000012f6cfc8c90_0, 0, 2;
T_28.11 ;
    %jmp T_28.4;
T_28.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000012f6cfc8c90_0, 0, 2;
    %jmp T_28.4;
T_28.4 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000012f6cf2d5a0;
T_29 ;
    %wait E_0000012f6cf06490;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f6cfc72f0_0, 0;
    %load/vec4 v0000012f6cfc7d90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0000012f6cfc8c90_0;
    %assign/vec4 v0000012f6cfc7d90_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000012f6cf2d5a0;
T_30 ;
    %wait E_0000012f6cf06c10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cfc7250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cf2b090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cf2b130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cfc7a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cfc7cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cf2ad70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cfc8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cfc8790_0, 0, 1;
    %load/vec4 v0000012f6cfc7d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %jmp T_30.4;
T_30.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cfc8790_0, 0, 1;
    %jmp T_30.4;
T_30.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cfc7250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cf2b090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cf2ad70_0, 0, 1;
    %jmp T_30.4;
T_30.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cfc7a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cfc8330_0, 0, 1;
    %jmp T_30.4;
T_30.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cfc7250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cf2b130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cfc7cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cf2ad70_0, 0, 1;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000012f6cf2cc40;
T_31 ;
    %wait E_0000012f6cf06dd0;
    %load/vec4 v0000012f6cfd2e90_0;
    %nor/r;
    %load/vec4 v0000012f6cfc7750_0;
    %nor/r;
    %and;
    %store/vec4 v0000012f6cfd2170_0, 0, 1;
    %load/vec4 v0000012f6cfd2e90_0;
    %nor/r;
    %load/vec4 v0000012f6cfc7750_0;
    %and;
    %store/vec4 v0000012f6cfd1590_0, 0, 1;
    %load/vec4 v0000012f6cfc76b0_0;
    %load/vec4 v0000012f6cfc71b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0000012f6cfc7750_0;
    %store/vec4 v0000012f6cfc8290_0, 0, 1;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0000012f6cfd2e90_0;
    %nor/r;
    %load/vec4 v0000012f6cfc7750_0;
    %nor/r;
    %and;
    %store/vec4 v0000012f6cfc8290_0, 0, 1;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0000012f6cfc7750_0;
    %nor/r;
    %store/vec4 v0000012f6cfc8290_0, 0, 1;
    %jmp T_31.4;
T_31.3 ;
    %load/vec4 v0000012f6cfd2e90_0;
    %load/vec4 v0000012f6cfc7750_0;
    %or;
    %store/vec4 v0000012f6cfc8290_0, 0, 1;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000012f6cf2d0f0;
T_32 ;
    %wait E_0000012f6cf05710;
    %load/vec4 v0000012f6cfd1d10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f6cfd27b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f6cfd1e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f6cfd2350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f6cfd1950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f6cfd19f0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000012f6cfd1450_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000012f6cfd27b0_0, 0;
    %load/vec4 v0000012f6cfd1450_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0000012f6cfd1e50_0, 0;
    %load/vec4 v0000012f6cfd1450_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0000012f6cfd2350_0, 0;
    %load/vec4 v0000012f6cfd1450_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000012f6cfd1950_0, 0;
    %load/vec4 v0000012f6cfd1450_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000012f6cfd19f0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000012f6cf2d730;
T_33 ;
    %wait E_0000012f6cf05710;
    %load/vec4 v0000012f6cfd2490_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f6cfd23f0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000012f6cfd20d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000012f6cfd1db0_0;
    %assign/vec4 v0000012f6cfd23f0_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0000012f6cfd23f0_0;
    %assign/vec4 v0000012f6cfd23f0_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000012f6cf2d410;
T_34 ;
    %wait E_0000012f6cf05710;
    %load/vec4 v0000012f6cfd2f30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f6cfd1b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012f6cfd1f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f6cfd1bd0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000012f6cfd28f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000012f6cfd1b30_0, 0;
    %load/vec4 v0000012f6cfd28f0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000012f6cfd1f90_0, 0;
    %load/vec4 v0000012f6cfd28f0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000012f6cfd1bd0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000012f6cf2d280;
T_35 ;
    %wait E_0000012f6cf05710;
    %load/vec4 v0000012f6cfd14f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000012f6cfd2df0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000012f6cfd1ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0000012f6cfd22b0_0;
    %assign/vec4 v0000012f6cfd2df0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0000012f6cfd11d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0000012f6cfd2a30_0;
    %assign/vec4 v0000012f6cfd2df0_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0000012f6cfd1a90_0;
    %assign/vec4 v0000012f6cfd2df0_0, 0;
T_35.5 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000012f6cf18510;
T_36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cf2d930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cf2e330_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0000012f6cf18510;
T_37 ;
    %delay 50, 0;
    %load/vec4 v0000012f6cf2e330_0;
    %inv;
    %store/vec4 v0000012f6cf2e330_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0000012f6cf18510;
T_38 ;
    %vpi_call 2 46 "$dumpfile", "dump2.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cf2d930_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f6cf2d930_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000012f6cf2e010_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000012f6cf2e5b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f6cf2e470_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000012f6cf2de30_0, 0, 8;
    %delay 100, 0;
    %pushi/vec4 179, 163, 8;
    %store/vec4 v0000012f6cf2e6f0_0, 0, 8;
    %pushi/vec4 163, 163, 8;
    %store/vec4 v0000012f6cf2e790_0, 0, 8;
    %pushi/vec4 227, 163, 8;
    %store/vec4 v0000012f6cf2e790_0, 0, 8;
    %pushi/vec4 243, 163, 8;
    %store/vec4 v0000012f6cf2e6f0_0, 0, 8;
    %delay 7300, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000012f6cfd6eb0_0, 0, 8;
    %fork TD_SPI_TB.expect_master, S_0000012f6cfd4360;
    %join;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000012f6cfd6cd0_0, 0, 8;
    %fork TD_SPI_TB.expect_slave, S_0000012f6cfd4040;
    %join;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0000012f6cf2e5b0_0, 0, 8;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000012f6cf2e010_0, 0, 8;
    %delay 7200, 0;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000012f6cfd6eb0_0, 0, 8;
    %fork TD_SPI_TB.expect_master, S_0000012f6cfd4360;
    %join;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0000012f6cfd6cd0_0, 0, 8;
    %fork TD_SPI_TB.expect_slave, S_0000012f6cfd4040;
    %join;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0000012f6cf2e5b0_0, 0, 8;
    %pushi/vec4 218, 0, 8;
    %store/vec4 v0000012f6cf2e010_0, 0, 8;
    %delay 7200, 0;
    %pushi/vec4 218, 0, 8;
    %store/vec4 v0000012f6cfd6eb0_0, 0, 8;
    %fork TD_SPI_TB.expect_master, S_0000012f6cfd4360;
    %join;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0000012f6cfd6cd0_0, 0, 8;
    %fork TD_SPI_TB.expect_slave, S_0000012f6cfd4040;
    %join;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0000012f6cf2e5b0_0, 0, 8;
    %pushi/vec4 172, 0, 8;
    %store/vec4 v0000012f6cf2e010_0, 0, 8;
    %delay 7200, 0;
    %pushi/vec4 172, 0, 8;
    %store/vec4 v0000012f6cfd6eb0_0, 0, 8;
    %fork TD_SPI_TB.expect_master, S_0000012f6cfd4360;
    %join;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0000012f6cfd6cd0_0, 0, 8;
    %fork TD_SPI_TB.expect_slave, S_0000012f6cfd4040;
    %join;
    %vpi_call 2 100 "$display", "TEST PASSED!" {0 0 0};
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_38;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "TestBench_v2.v";
    "./SPI_TOP.v";
    "./../BRG/BRG.v";
    "./../Bit_counter\Bit_counter.v";
    "./../Master_Slave_controller\Master_Slave_controller.v";
    "./../Master_Slave_controller\Master_slave_select.v";
    "./../Port_control_logic\Port_control_logic.v";
    "./../SCK_control\SCK_control_master.v";
    "./../SCK_control\SCK_control_slave.v";
    "./../Registers\SPCR.v";
    "./../Registers\SPDR.v";
    "./../Registers\SPIBR.v";
    "./../Registers\SPISR.v";
    "./../Shifter\Shifter.v";
