Microchip MPLAB XC8 Compiler V2.32

Linker command line:

-W-3 --edf=D:\File Install MBLAB IDE\XC8\pic\dat\en_msgs.txt -cn \
  -h+dist/default/production\UART_TX.X.production.sym \
  --cmf=dist/default/production\UART_TX.X.production.cmf -z -Q16F877A \
  -oC:\Users\levan\AppData\Local\Temp\xcAsa8o.4 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/UART_TX.X.production.map -E1 -ver=XC8 Compiler \
  --acfsm=1493 -ASTACK=0110h-016Fh -pstack=STACK -ACODE=00h-07FFhx4 \
  -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 -ACONST=00h-0FFhx32 \
  -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh -ABANK0=020h-06Fh \
  -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh -ABANK3=0190h-01EFh \
  -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02007h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k C:\Users\levan\AppData\Local\Temp\xcAsa8o.o \
  dist/default/production\UART_TX.X.production.o 

Object code version is 3.11

Machine type is 16F877A



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\levan\AppData\Local\Temp\xcAsa8o.o
                end_init                              E        E        3        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        1        0       4
dist/default/production\UART_TX.X.production.o
                cinit                                11       11        E        8       0
                intentry                              4        4        A        8       0
                config                             2007     2007        1        0       4
                text12                              275      275       12      488       0
                text11                              295      295        C      488       0
                text10                              244      244       1E      488       0
                text9                               2B2      2B2        8      488       0
                text8                               1CA      1CA       37        8       0
                text7                               2A1      2A1        9      488       0
                text6                               262      262       13      488       0
                text5                               287      287        E      488       0
                text4                               201      201       22        8       0
                text3                               109      109       46        8       0
                text2                               18E      18E       3C        8       0
                text1                                1F       1F       EA        8       0
                maintext                            14F      14F       3F        8       0
                cstackBANK0                          20       20       34       20       1
                cstackCOMMON                         70       70        A       70       1
                clrtext                             2AA      2AA        8      488       0
                bssBANK1                             A0       A0       32       A0       1
                bssCOMMON                            7A       7A        1       70       1
                strings                             223      223       21      446       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              E        E        3         0
                cinit                                11       11        E         0
                intentry                              4        4        A         0
                reset_vec                             0        0        3         0
                text12                              275      275       12         0
                text11                              295      295        C         0
                text10                              244      244       1E         0
                text9                               2B2      2B2        8         0
                text8                               1CA      1CA       37         0
                text7                               2A1      2A1        9         0
                text6                               262      262       13         0
                text5                               287      287        E         0
                text4                               201      201       22         0
                text3                               109      109       46         0
                text2                               18E      18E       3C         0
                text1                                1F       1F       EA         0
                maintext                            14F      14F       3F         0
                clrtext                             2AA      2AA        8         0

        CLASS   STRCODE        

        CLASS   STRING         
                strings                             223      223       21         0

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        A         1
                bssCOMMON                            7A       7A        1         1

        CLASS   BANK0          
                cstackBANK0                          20       20       34         1

        CLASS   BANK1          
                bssBANK1                             A0       A0       32         1

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        1         4

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  00021F  000223         8       0  CODE        2
                cstackBANK0                    000020  000034  000054        20       1  BANK0       1
                cstackCOMMON                   000070  00000B  00007B        70       1  COMMON      1
                bssBANK1                       0000A0  000032  0000D2        A0       1  BANK1       1
                strings                        000223  000021  000244       446       0  STRING      2
                text10                         000244  000076  0002BA       488       0  CODE        2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0054-006F             1C           1
        BANK1            00D2-00EF             1E           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0003              1           2
                         02BA-1FFF            800
        COMMON           007B-007D              3           1
        CONST            0003-0003              1           2
                         02BA-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0003              1           2
                         02BA-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              0054-006F             1C           1
                         00D2-00EF             1E
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-0003              1           2
                         02BA-1FFF           1D46
        STRING           0003-0003              1           2
                         02BA-1FFF            100

                                  Symbol Table

?___lwdiv                      cstackBANK0  0020
?___lwmod                      cstackBANK0  0028
?_sprintf                      cstackBANK0  002E
ClearRX_Buffer@i               cstackCOMMON 0071
HandleData@RX                  cstackCOMMON 0074
UART_Transmit@c                cstackBANK0  0020
UART_Transmit_Text@i           cstackBANK0  0022
UART_Transmit_Text@str         cstackBANK0  0023
_CREN                          (abs)        00C4
_ClearRX_Buffer                text12       0275
_HandleData                    text9        02B2
_INTCONbits                    (abs)        000B
_IO_Init                       text7        02A1
_PORTB                         (abs)        0006
_RCIE                          (abs)        0465
_RCIF                          (abs)        0065
_RCREG                         (abs)        001A
_RX_Buffer                     bssBANK1     00A0
_SPBRG                         (abs)        0099
_SPEN                          (abs)        00C7
_TRISB                         (abs)        0086
_TRISCbits                     (abs)        0087
_TRMT                          (abs)        04C1
_TXEN                          (abs)        04C5
_TXREG                         (abs)        0019
_UART_Init                     text6        0262
_UART_Transmit                 text5        0287
_UART_Transmit_Text            text4        0201
__Habs1                        abs1         0000
__Hbank0                       bank0        0000
__Hbank1                       bank1        0000
__Hbank2                       bank2        0000
__Hbank3                       bank3        0000
__HbssBANK1                    bssBANK1     0000
__HbssCOMMON                   bssCOMMON    0000
__Hcinit                       cinit        001F
__Hclrtext                     clrtext      0000
__Hcode                        code         0000
__Hcommon                      common       0000
__Hconfig                      config       2008
__HcstackBANK0                 cstackBANK0  0000
__HcstackCOMMON                cstackCOMMON 0000
__Heeprom_data                 eeprom_data  0000
__Hend_init                    end_init     0011
__Hfunctab                     functab      0000
__Hinit                        init         000E
__Hintentry                    intentry     000E
__Hmaintext                    maintext     0000
__Hpowerup                     powerup      0000
__Hram                         ram          0000
__Hreset_vec                   reset_vec    0003
__Hsfr0                        sfr0         0000
__Hsfr1                        sfr1         0000
__Hsfr2                        sfr2         0000
__Hsfr3                        sfr3         0000
__Hspace_0                     (abs)        02BA
__Hspace_1                     (abs)        00D2
__Hspace_2                     (abs)        0000
__Hspace_3                     (abs)        0000
__Hspace_4                     (abs)        400F
__Hstack                       stack        0000
__Hstrings                     strings      0000
__Htext                        text         0000
__Labs1                        abs1         0000
__Lbank0                       bank0        0000
__Lbank1                       bank1        0000
__Lbank2                       bank2        0000
__Lbank3                       bank3        0000
__LbssBANK1                    bssBANK1     0000
__LbssCOMMON                   bssCOMMON    0000
__Lcinit                       cinit        0011
__Lclrtext                     clrtext      0000
__Lcode                        code         0000
__Lcommon                      common       0000
__Lconfig                      config       0000
__LcstackBANK0                 cstackBANK0  0000
__LcstackCOMMON                cstackCOMMON 0000
__Leeprom_data                 eeprom_data  0000
__Lend_init                    end_init     000E
__Lfunctab                     functab      0000
__Linit                        init         000E
__Lintentry                    intentry     0004
__Lmaintext                    maintext     0000
__Lpowerup                     powerup      0000
__Lram                         ram          0000
__Lreset_vec                   reset_vec    0000
__Lsfr0                        sfr0         0000
__Lsfr1                        sfr1         0000
__Lsfr2                        sfr2         0000
__Lsfr3                        sfr3         0000
__Lspace_0                     (abs)        0000
__Lspace_1                     (abs)        0000
__Lspace_2                     (abs)        0000
__Lspace_3                     (abs)        0000
__Lspace_4                     (abs)        0000
__Lstack                       stack        0000
__Lstrings                     strings      0000
__Ltext                        text         0000
__S0                           (abs)        02BA
__S1                           (abs)        00D2
__S2                           (abs)        0000
__S3                           (abs)        0000
___int_sp                      stack        0000
___latbits                     (abs)        0002
___lwdiv                       text3        0109
___lwdiv@counter               cstackBANK0  0027
___lwdiv@dividend              cstackBANK0  0022
___lwdiv@divisor               cstackBANK0  0020
___lwdiv@quotient              cstackBANK0  0025
___lwmod                       text2        018E
___lwmod@counter               cstackBANK0  002D
___lwmod@dividend              cstackBANK0  002A
___lwmod@divisor               cstackBANK0  0028
___sp                          stack        0000
___stackhi                     (abs)        0000
___stacklo                     (abs)        0000
__end_of_ClearRX_Buffer        text12       0287
__end_of_HandleData            text9        02BA
__end_of_IO_Init               text7        02AA
__end_of_UART_Init             text6        0275
__end_of_UART_Transmit         text5        0295
__end_of_UART_Transmit_Text    text4        0223
__end_of___lwdiv               text3        014F
__end_of___lwmod               text2        01CA
__end_of__initialization       cinit        001B
__end_of__stringtab            strings      0229
__end_of_dpowers               strings      0233
__end_of_isr1                  text8        0201
__end_of_main                  maintext     018E
__end_of_sprintf               text1        0109
__end_ofi1_UART_Transmit       text11       02A1
__end_ofi1_UART_Transmit_Text  text10       0262
__initialization               cinit        0011
__pbssBANK1                    bssBANK1     00A0
__pbssCOMMON                   bssCOMMON    007A
__pcstackBANK0                 cstackBANK0  0020
__pcstackCOMMON                cstackCOMMON 0070
__pintentry                    intentry     0004
__pmaintext                    maintext     014F
__pstrings                     strings      0223
__ptext1                       text1        001F
__ptext10                      text10       0244
__ptext11                      text11       0295
__ptext12                      text12       0275
__ptext2                       text2        018E
__ptext3                       text3        0109
__ptext4                       text4        0201
__ptext5                       text5        0287
__ptext6                       text6        0262
__ptext7                       text7        02A1
__ptext8                       text8        01CA
__ptext9                       text9        02B2
__size_of_ClearRX_Buffer       (abs)        0000
__size_of_HandleData           (abs)        0000
__size_of_IO_Init              (abs)        0000
__size_of_UART_Init            (abs)        0000
__size_of_UART_Transmit        (abs)        0000
__size_of_UART_Transmit_Text   (abs)        0000
__size_of___lwdiv              (abs)        0000
__size_of___lwmod              (abs)        0000
__size_of_isr1                 (abs)        0000
__size_of_main                 (abs)        0000
__size_of_sprintf              (abs)        0000
__size_ofi1_UART_Transmit      (abs)        0000
__size_ofi1_UART_Transmit_Text (abs)        0000
__stringbase                   strings      0228
__stringtab                    strings      0223
_dpowers                       strings      0229
_isr1                          text8        01CA
_main                          maintext     014F
_rx_index                      bssCOMMON    007A
_sprintf                       text1        001F
btemp                          (abs)        007E
clear_ram0                     clrtext      02AA
end_of_initialization          cinit        001B
i1UART_Transmit@c              cstackCOMMON 0070
i1UART_Transmit_Text@i         cstackCOMMON 0073
i1UART_Transmit_Text@str       cstackCOMMON 0072
i1_UART_Transmit               text11       0295
i1_UART_Transmit_Text          text10       0244
interrupt_function             intentry     0004
intlevel0                      functab      0000
intlevel1                      functab      0000
intlevel2                      functab      0000
intlevel3                      functab      0000
intlevel4                      functab      0000
intlevel5                      functab      0000
isr1@ReceivedData              cstackCOMMON 0079
main@i                         cstackBANK0  0052
main@text                      cstackBANK0  003E
reset_vec                      reset_vec    0000
saved_w                        (abs)        007E
sprintf@ap                     cstackBANK0  0034
sprintf@c                      cstackBANK0  003A
sprintf@f                      cstackBANK0  002E
sprintf@flag                   cstackBANK0  0035
sprintf@prec                   cstackBANK0  0036
sprintf@sp                     cstackBANK0  0039
sprintf@val                    cstackBANK0  0037
start                          init         000E
start_initialization           cinit        0011
wtemp0                         (abs)        007E


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
newmain.c
		_UART_Init     		CODE           	0262	0000	19
		_main          		CODE           	014F	0000	63
		_HandleData    		CODE           	02B2	0000	8
		_ClearRX_Buffer		CODE           	0275	0000	18
		_UART_Transmit_Text		CODE           	0201	0000	34
		_IO_Init       		CODE           	02A1	0000	9
		_isr1          		CODE           	01CA	0000	55
		_UART_Transmit 		CODE           	0287	0000	14

newmain.c estimated size: 220

D:\File Install MBLAB IDE\XC8\pic\sources\c90\common\lwmod.c
		___lwmod       		CODE           	018E	0000	60

D:\File Install MBLAB IDE\XC8\pic\sources\c90\common\lwmod.c estimated size: 60

shared
		__stringtab    		STRING         	0223	0000	6
		_dpowers       		STRING         	0229	0000	10
		__initialization		CODE           	0011	0000	10
		i1_UART_Transmit_Text		CODE           	0244	0000	30
		i1_UART_Transmit		CODE           	0295	0000	12

shared estimated size: 68

D:\File Install MBLAB IDE\XC8\pic\sources\c90\common\doprnt.c
		_sprintf       		CODE           	001F	0000	234

D:\File Install MBLAB IDE\XC8\pic\sources\c90\common\doprnt.c estimated size: 234

D:\File Install MBLAB IDE\XC8\pic\sources\c90\common\lwdiv.c
		___lwdiv       		CODE           	0109	0000	70

D:\File Install MBLAB IDE\XC8\pic\sources\c90\common\lwdiv.c estimated size: 70

