1234
OUT[0][0][0]=146400.000000
OUT[0][1][0]=151200.000000
OUT[0][2][0]=156000.000000
OUT[0][3][0]=160800.000000
OUT[0][4][0]=165600.000000
OUT[0][5][0]=170400.000000
OUT[1][0][0]=194400.000000
OUT[1][1][0]=199200.000000
OUT[1][2][0]=204000.000000
OUT[1][3][0]=208800.000000
OUT[1][4][0]=213600.000000
OUT[1][5][0]=218400.000000
OUT[2][0][0]=242400.000000
OUT[2][1][0]=247200.000000
OUT[2][2][0]=252000.000000
OUT[2][3][0]=256800.000000
OUT[2][4][0]=261600.000000
OUT[2][5][0]=266400.000000
OUT[3][0][0]=290400.000000
OUT[3][1][0]=295200.000000
OUT[3][2][0]=300000.000000
OUT[3][3][0]=304800.000000
OUT[3][4][0]=309600.000000
OUT[3][5][0]=314400.000000
OUT[4][0][0]=338400.000000
OUT[4][1][0]=343200.000000
OUT[4][2][0]=348000.000000
OUT[4][3][0]=352800.000000
OUT[4][4][0]=357600.000000
OUT[4][5][0]=362400.000000
OUT[5][0][0]=386400.000000
OUT[5][1][0]=391200.000000
OUT[5][2][0]=396000.000000
OUT[5][3][0]=400800.000000
OUT[5][4][0]=405600.000000
OUT[5][5][0]=410400.000000

E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls\conv_core\solution1\sim\verilog>set PATH= 

E:\Exercise\FPGA\FPGA_CNN\01_mnist_cnn\hls\conv_core\solution1\sim\verilog>call D:/ProgramData/Xilinx/Vivado/2018.2/bin/xelab xil_defaultlib.apatb_Conv_top glbl -prj Conv.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/ProgramData/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s Conv  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/ProgramData/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramData/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_Conv_top glbl -prj Conv.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/ProgramData/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s Conv 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/Conv.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Conv_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/Conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/Conv_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/Conv_fadd_32ns_32bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_fadd_32ns_32bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/Conv_fcmp_32ns_32dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_fcmp_32ns_32dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/Conv_fmul_32ns_32cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_fmul_32ns_32cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/Conv_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_gmem_m_axi
INFO: [VRFC 10-311] analyzing module Conv_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module Conv_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module Conv_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module Conv_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module Conv_gmem_m_axi_throttl
INFO: [VRFC 10-311] analyzing module Conv_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module Conv_gmem_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/Conv_gmem_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/Conv_mac_muladd_1hbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_mac_muladd_1hbi_DSP48_2
INFO: [VRFC 10-311] analyzing module Conv_mac_muladd_1hbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/Conv_mul_mul_16nsfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_mul_mul_16nsfYi_DSP48_0
INFO: [VRFC 10-311] analyzing module Conv_mul_mul_16nsfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/Conv_mul_mul_16nsg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_mul_mul_16nsg8j_DSP48_1
INFO: [VRFC 10-311] analyzing module Conv_mul_mul_16nsg8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/Conv_sdiv_19s_9nseOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sdiv_19s_9nseOg_div_u
INFO: [VRFC 10-311] analyzing module Conv_sdiv_19s_9nseOg_div
INFO: [VRFC 10-311] analyzing module Conv_sdiv_19s_9nseOg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/ip/xil_defaultlib/Conv_ap_fadd_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Conv_ap_fadd_3_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/ip/xil_defaultlib/Conv_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Conv_ap_fcmp_0_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/ip/xil_defaultlib/Conv_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Conv_ap_fmul_2_max_dsp_32
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/Conv_ap_fadd_3_full_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/Conv_ap_fmul_2_max_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/Conv_ap_fcmp_0_no_dsp_32.vhd:194]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.Conv_AXILiteS_s_axi
Compiling module xil_defaultlib.Conv_gmem_m_axi_throttl_default
Compiling module xil_defaultlib.Conv_gmem_m_axi_reg_slice(N=64)
Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DATA_BITS=6...
Compiling module xil_defaultlib.Conv_gmem_m_axi_buffer(DATA_WIDT...
Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DEPTH=5,DEP...
Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DATA_BITS=2...
Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DATA_BITS=2...
Compiling module xil_defaultlib.Conv_gmem_m_axi_write(NUM_WRITE_...
Compiling module xil_defaultlib.Conv_gmem_m_axi_buffer(DATA_WIDT...
Compiling module xil_defaultlib.Conv_gmem_m_axi_reg_slice(N=34)
Compiling module xil_defaultlib.Conv_gmem_m_axi_read(NUM_READ_OU...
Compiling module xil_defaultlib.Conv_gmem_m_axi(NUM_READ_OUTSTAN...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture conv_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.Conv_ap_fadd_3_full_dsp_32 [conv_ap_fadd_3_full_dsp_32_defau...]
Compiling module xil_defaultlib.Conv_fadd_32ns_32bkb
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture conv_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.Conv_ap_fmul_2_max_dsp_32 [conv_ap_fmul_2_max_dsp_32_defaul...]
Compiling module xil_defaultlib.Conv_fmul_32ns_32cud(ID=1)
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture conv_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.Conv_ap_fcmp_0_no_dsp_32 [conv_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.Conv_fcmp_32ns_32dEe(ID=1)
Compiling module xil_defaultlib.Conv_sdiv_19s_9nseOg_div_u(in0_W...
Compiling module xil_defaultlib.Conv_sdiv_19s_9nseOg_div(in0_WID...
Compiling module xil_defaultlib.Conv_sdiv_19s_9nseOg(ID=1,NUM_ST...
Compiling module xil_defaultlib.Conv_mul_mul_16nsfYi_DSP48_0
Compiling module xil_defaultlib.Conv_mul_mul_16nsfYi(ID=1,NUM_ST...
Compiling module xil_defaultlib.Conv_mul_mul_16nsg8j_DSP48_1
Compiling module xil_defaultlib.Conv_mul_mul_16nsg8j(ID=1,NUM_ST...
Compiling module xil_defaultlib.Conv_mac_muladd_1hbi_DSP48_2
Compiling module xil_defaultlib.Conv_mac_muladd_1hbi(ID=1,NUM_ST...
Compiling module xil_defaultlib.Conv
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_Conv_top
Compiling module work.glbl
Built simulation snapshot Conv

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/xsim.dir/Conv/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 20 17:46:39 2020...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/Conv/xsim_script.tcl
# xsim {Conv} -autoloadwcfg -tclbatch {Conv.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source Conv.tcl
## run all
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32bkb_U1/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\ProgramData\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1795 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32bkb_U1/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\ProgramData\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2045 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32bkb_U1/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\ProgramData\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2295 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32bkb_U1/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\ProgramData\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2545 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32bkb_U1/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\ProgramData\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/AESL_axi_master_gmem.v: Read request address          5 exceed AXI master gmem array depth:          4
$finish called at time : 2675 ns : File "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core/solution1/sim/verilog/AESL_axi_master_gmem.v" Line 710
## quit
INFO: [Common 17-206] Exiting xsim at Thu Aug 20 17:46:46 2020...
1234
OUT[0][0][0]=146400.000000
OUT[0][1][0]=151200.000000
OUT[0][2][0]=156000.000000
OUT[0][3][0]=160800.000000
OUT[0][4][0]=165600.000000
OUT[0][5][0]=170400.000000
OUT[1][0][0]=194400.000000
OUT[1][1][0]=199200.000000
OUT[1][2][0]=204000.000000
OUT[1][3][0]=208800.000000
OUT[1][4][0]=213600.000000
OUT[1][5][0]=218400.000000
OUT[2][0][0]=242400.000000
OUT[2][1][0]=247200.000000
OUT[2][2][0]=252000.000000
OUT[2][3][0]=256800.000000
OUT[2][4][0]=261600.000000
OUT[2][5][0]=266400.000000
OUT[3][0][0]=290400.000000
OUT[3][1][0]=295200.000000
OUT[3][2][0]=300000.000000
OUT[3][3][0]=304800.000000
OUT[3][4][0]=309600.000000
OUT[3][5][0]=314400.000000
OUT[4][0][0]=338400.000000
OUT[4][1][0]=343200.000000
OUT[4][2][0]=348000.000000
OUT[4][3][0]=352800.000000
OUT[4][4][0]=357600.000000
OUT[4][5][0]=362400.000000
OUT[5][0][0]=386400.000000
OUT[5][1][0]=391200.000000
OUT[5][2][0]=396000.000000
OUT[5][3][0]=400800.000000
OUT[5][4][0]=405600.000000
OUT[5][5][0]=410400.000000
Reading D:/ProgramData/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do cosim.modelsim.scr
# 
#     set fl [open ".exit.err" w]
#     puts $fl "Elaboration errors in executing modelsim simulator"
#     close $fl
#     quit
# 
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap -c -modelsimini D:/ProgramData/Xilinx/XLib10.7/modelsim.ini 
# Copying D:/ProgramData/Xilinx/XLib10.7/modelsim.ini to modelsim.ini
# ** Warning: Copied D:/ProgramData/Xilinx/XLib10.7/modelsim.ini to modelsim.ini.
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:07 on Aug 20,2020
# vcom -work xil_defaultlib ip/xil_defaultlib/Conv_ap_fadd_3_full_dsp_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Conv_ap_fadd_3_full_dsp_32
# -- Compiling architecture Conv_ap_fadd_3_full_dsp_32_arch of Conv_ap_fadd_3_full_dsp_32
# End time: 17:50:07 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:07 on Aug 20,2020
# vcom -work xil_defaultlib ip/xil_defaultlib/Conv_ap_fcmp_0_no_dsp_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Conv_ap_fcmp_0_no_dsp_32
# -- Compiling architecture Conv_ap_fcmp_0_no_dsp_32_arch of Conv_ap_fcmp_0_no_dsp_32
# End time: 17:50:07 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:07 on Aug 20,2020
# vcom -work xil_defaultlib ip/xil_defaultlib/Conv_ap_fmul_2_max_dsp_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Conv_ap_fmul_2_max_dsp_32
# -- Compiling architecture Conv_ap_fmul_2_max_dsp_32_arch of Conv_ap_fmul_2_max_dsp_32
# End time: 17:50:07 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:07 on Aug 20,2020
# vlog -sv -work work glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:50:07 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:07 on Aug 20,2020
# vlog -sv -work work AESL_axi_master_gmem.v 
# -- Compiling module AESL_axi_master_gmem
# 
# Top level modules:
# 	AESL_axi_master_gmem
# End time: 17:50:07 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:07 on Aug 20,2020
# vlog -sv -work work AESL_axi_slave_AXILiteS.v 
# -- Compiling module AESL_axi_slave_AXILiteS
# 
# Top level modules:
# 	AESL_axi_slave_AXILiteS
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv.autotb.v 
# -- Compiling module apatb_Conv_top
# 
# Top level modules:
# 	apatb_Conv_top
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv.v 
# -- Compiling module Conv
# 
# Top level modules:
# 	Conv
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv_AXILiteS_s_axi.v 
# -- Compiling module Conv_AXILiteS_s_axi
# 
# Top level modules:
# 	Conv_AXILiteS_s_axi
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv_fadd_32ns_32bkb.v 
# -- Compiling module Conv_fadd_32ns_32bkb
# 
# Top level modules:
# 	Conv_fadd_32ns_32bkb
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv_fcmp_32ns_32dEe.v 
# -- Compiling module Conv_fcmp_32ns_32dEe
# 
# Top level modules:
# 	Conv_fcmp_32ns_32dEe
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv_fmul_32ns_32cud.v 
# -- Compiling module Conv_fmul_32ns_32cud
# 
# Top level modules:
# 	Conv_fmul_32ns_32cud
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv_gmem_m_axi.v 
# -- Compiling module Conv_gmem_m_axi
# -- Compiling module Conv_gmem_m_axi_reg_slice
# -- Compiling module Conv_gmem_m_axi_fifo
# -- Compiling module Conv_gmem_m_axi_buffer
# -- Compiling module Conv_gmem_m_axi_decoder
# -- Compiling module Conv_gmem_m_axi_throttl
# -- Compiling module Conv_gmem_m_axi_read
# -- Compiling module Conv_gmem_m_axi_write
# 
# Top level modules:
# 	Conv_gmem_m_axi
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv_mac_muladd_1hbi.v 
# -- Compiling module Conv_mac_muladd_1hbi_DSP48_2
# -- Compiling module Conv_mac_muladd_1hbi
# 
# Top level modules:
# 	Conv_mac_muladd_1hbi
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv_mul_mul_16nsfYi.v 
# -- Compiling module Conv_mul_mul_16nsfYi_DSP48_0
# -- Compiling module Conv_mul_mul_16nsfYi
# 
# Top level modules:
# 	Conv_mul_mul_16nsfYi
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv_mul_mul_16nsg8j.v 
# -- Compiling module Conv_mul_mul_16nsg8j_DSP48_1
# -- Compiling module Conv_mul_mul_16nsg8j
# 
# Top level modules:
# 	Conv_mul_mul_16nsg8j
# End time: 17:50:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:50:08 on Aug 20,2020
# vlog -sv -work work Conv_sdiv_19s_9nseOg.v 
# -- Compiling module Conv_sdiv_19s_9nseOg_div_u
# -- Compiling module Conv_sdiv_19s_9nseOg_div
# -- Compiling module Conv_sdiv_19s_9nseOg
# 
# Top level modules:
# 	Conv_sdiv_19s_9nseOg
# End time: 17:50:09 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -debugDB -t 10ps -voptargs=""+acc"" -L xil_defaultlib -L work -L unisims_ver apatb_Conv_top glbl -suppress 6630 -wlf Conv.wlf 
# Start time: 17:50:09 on Aug 20,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-143) Recognized 1 FSM in module "Conv(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "Conv_AXILiteS_s_axi(fast)".
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=35, depth=256, type=RAM at location Conv_gmem_m_axi.v:555
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=36, depth=256, type=RAM at location Conv_gmem_m_axi.v:555
# ** Note: (vopt-143) Recognized 1 FSM in module "Conv_gmem_m_axi_reg_slice(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Conv_gmem_m_axi_reg_slice(fast)".
# ** Fatal: Unexpected signal: 11.
###### D:\ProgramData\Xilinx\Vivado\2018.2\data\vhdl\src\unisims\primitive\DSP48E2.vhd(2298): END OF FILE
# ** Note: D:\ProgramData\Xilinx\Vivado\2018.2\data\vhdl\src\unisims\primitive\DSP48E2.vhd(2298): Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 211.
# ** Fatal: Unexpected signal: 11.
###### D:\ProgramData\Xilinx\Vivado\2018.2\data\vhdl\src\unisims\primitive\DSP48E1.vhd(3865): END OF FILE
# ** Note: D:\ProgramData\Xilinx\Vivado\2018.2\data\vhdl\src\unisims\primitive\DSP48E1.vhd(3865): Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 211.
# Error loading design
# Error: Error loading design
#        Executing onElabError command(s): 
#     set fl [open ".exit.err" w]
#     puts $fl "Elaboration errors in executing modelsim simulator"
#     close $fl
#     quit
# 
# End time: 17:50:16 on Aug 20,2020, Elapsed time: 0:00:07
# Errors: 2, Warnings: 0
