

================================================================
== Vitis HLS Report for 'delta_encoding'
================================================================
* Date:           Sat Jan 24 12:39:31 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        snn_delta_encoding
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    59612|    59612|  0.596 ms|  0.596 ms|  59613|  59613|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+
        |                                                         |                                              |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
        |                         Instance                        |                    Module                    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+
        |grp_delta_encoding_Pipeline_INIT_LOOP_fu_132             |delta_encoding_Pipeline_INIT_LOOP             |      786|      786|  7.860 us|  7.860 us|    785|    785|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP_fu_152  |delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP  |    58823|    58823|  0.588 ms|  0.588 ms|  58803|  58803|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 5 [1/1] (3.25ns)   --->   "%integrator = alloca i64 1" [../src/encoding.cpp:128]   --->   Operation 5 'alloca' 'integrator' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (3.25ns)   --->   "%integrator_1 = alloca i64 1" [../src/encoding.cpp:128]   --->   Operation 6 'alloca' 'integrator_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (3.25ns)   --->   "%integrator_2 = alloca i64 1" [../src/encoding.cpp:128]   --->   Operation 7 'alloca' 'integrator_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (3.25ns)   --->   "%integrator_3 = alloca i64 1" [../src/encoding.cpp:128]   --->   Operation 8 'alloca' 'integrator_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%integrator_4 = alloca i64 1" [../src/encoding.cpp:128]   --->   Operation 9 'alloca' 'integrator_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%integrator_5 = alloca i64 1" [../src/encoding.cpp:128]   --->   Operation 10 'alloca' 'integrator_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%integrator_6 = alloca i64 1" [../src/encoding.cpp:128]   --->   Operation 11 'alloca' 'integrator_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%integrator_7 = alloca i64 1" [../src/encoding.cpp:128]   --->   Operation 12 'alloca' 'integrator_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @delta_encoding_Pipeline_INIT_LOOP, i32 %integrator_7, i32 %integrator_6, i32 %integrator_5, i32 %integrator_4, i32 %integrator_3, i32 %integrator_2, i32 %integrator_1, i32 %integrator"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.90>
ST_2 : Operation 14 [1/2] (4.90ns)   --->   "%call_ln0 = call void @delta_encoding_Pipeline_INIT_LOOP, i32 %integrator_7, i32 %integrator_6, i32 %integrator_5, i32 %integrator_4, i32 %integrator_3, i32 %integrator_2, i32 %integrator_1, i32 %integrator"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.97>
ST_3 : Operation 15 [1/1] (1.00ns)   --->   "%leak_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %leak"   --->   Operation 15 'read' 'leak_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 16 [1/1] (1.00ns)   --->   "%threshold_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %threshold"   --->   Operation 16 'read' 'threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 17 [1/1] (1.00ns)   --->   "%spikes_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %spikes"   --->   Operation 17 'read' 'spikes_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 18 [1/1] (1.00ns)   --->   "%img_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img"   --->   Operation 18 'read' 'img_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%sub1_to_int = bitcast i32 %threshold_read"   --->   Operation 19 'bitcast' 'sub1_to_int' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty = trunc i32 %sub1_to_int"   --->   Operation 20 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_34 = trunc i32 %sub1_to_int"   --->   Operation 21 'trunc' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub1_to_int, i32 31"   --->   Operation 22 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.97ns)   --->   "%xor_val = xor i1 %bit_sel, i1 1"   --->   Operation 23 'xor' 'xor_val' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%sub1_neg = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_val, i31 %empty"   --->   Operation 24 'bitconcatenate' 'sub1_neg' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%sub1 = bitcast i32 %sub1_neg"   --->   Operation 25 'bitcast' 'sub1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %img_read, i32 2, i32 63"   --->   Operation 26 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP, i32 %gmem, i32 %threshold_read, i31 %empty, i23 %empty_34, i64 %spikes_read, i32 %integrator, i32 %integrator_1, i32 %integrator_2, i32 %integrator_3, i32 %integrator_4, i32 %integrator_5, i32 %integrator_6, i32 %integrator_7, i32 %leak_read, i62 %p_cast, i32 %sub1"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln115 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [../src/encoding.cpp:115]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 784, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %spikes, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %spikes, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %threshold"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %threshold, void @empty_3, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %threshold, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %leak"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %leak, void @empty_3, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %leak, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln0 = call void @delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP, i32 %gmem, i32 %threshold_read, i31 %empty, i23 %empty_34, i64 %spikes_read, i32 %integrator, i32 %integrator_1, i32 %integrator_2, i32 %integrator_3, i32 %integrator_4, i32 %integrator_5, i32 %integrator_6, i32 %integrator_7, i32 %leak_read, i62 %p_cast, i32 %sub1"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln157 = ret" [../src/encoding.cpp:157]   --->   Operation 43 'ret' 'ret_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ img]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spikes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leak]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
integrator          (alloca        ) [ 00111]
integrator_1        (alloca        ) [ 00111]
integrator_2        (alloca        ) [ 00111]
integrator_3        (alloca        ) [ 00111]
integrator_4        (alloca        ) [ 00111]
integrator_5        (alloca        ) [ 00111]
integrator_6        (alloca        ) [ 00111]
integrator_7        (alloca        ) [ 00111]
call_ln0            (call          ) [ 00000]
leak_read           (read          ) [ 00001]
threshold_read      (read          ) [ 00001]
spikes_read         (read          ) [ 00001]
img_read            (read          ) [ 00000]
sub1_to_int         (bitcast       ) [ 00000]
empty               (trunc         ) [ 00001]
empty_34            (trunc         ) [ 00001]
bit_sel             (bitselect     ) [ 00000]
xor_val             (xor           ) [ 00000]
sub1_neg            (bitconcatenate) [ 00000]
sub1                (bitcast       ) [ 00001]
p_cast              (partselect    ) [ 00001]
spectopmodule_ln115 (spectopmodule ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specbitsmap_ln0     (specbitsmap   ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specbitsmap_ln0     (specbitsmap   ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specbitsmap_ln0     (specbitsmap   ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
call_ln0            (call          ) [ 00000]
ret_ln157           (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="spikes">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spikes"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="threshold">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="leak">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leak"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delta_encoding_Pipeline_INIT_LOOP"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="integrator_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="integrator/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="integrator_1_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="integrator_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="integrator_2_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="integrator_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="integrator_3_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="integrator_3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="integrator_4_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="integrator_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="integrator_5_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="integrator_5/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="integrator_6_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="integrator_6/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="integrator_7_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="integrator_7/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="leak_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="leak_read/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="threshold_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_read/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="spikes_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="spikes_read/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="img_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_read/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_delta_encoding_Pipeline_INIT_LOOP_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="0" index="3" bw="32" slack="0"/>
<pin id="137" dir="0" index="4" bw="32" slack="0"/>
<pin id="138" dir="0" index="5" bw="32" slack="0"/>
<pin id="139" dir="0" index="6" bw="32" slack="0"/>
<pin id="140" dir="0" index="7" bw="32" slack="0"/>
<pin id="141" dir="0" index="8" bw="32" slack="0"/>
<pin id="142" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="0" index="3" bw="31" slack="0"/>
<pin id="157" dir="0" index="4" bw="23" slack="0"/>
<pin id="158" dir="0" index="5" bw="64" slack="0"/>
<pin id="159" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="14" bw="32" slack="0"/>
<pin id="168" dir="0" index="15" bw="62" slack="0"/>
<pin id="169" dir="0" index="16" bw="32" slack="0"/>
<pin id="170" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sub1_to_int_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sub1_to_int/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="empty_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="empty_34_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_34/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="bit_sel_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="xor_val_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_val/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sub1_neg_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="31" slack="0"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sub1_neg/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sub1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sub1/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="62" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="0" index="2" bw="3" slack="0"/>
<pin id="221" dir="0" index="3" bw="7" slack="0"/>
<pin id="222" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/3 "/>
</bind>
</comp>

<comp id="228" class="1005" name="leak_read_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="leak_read "/>
</bind>
</comp>

<comp id="233" class="1005" name="threshold_read_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="threshold_read "/>
</bind>
</comp>

<comp id="238" class="1005" name="spikes_read_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="spikes_read "/>
</bind>
</comp>

<comp id="243" class="1005" name="empty_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="31" slack="1"/>
<pin id="245" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="248" class="1005" name="empty_34_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="23" slack="1"/>
<pin id="250" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="empty_34 "/>
</bind>
</comp>

<comp id="253" class="1005" name="sub1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub1 "/>
</bind>
</comp>

<comp id="258" class="1005" name="p_cast_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="62" slack="1"/>
<pin id="260" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="104" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="145"><net_src comp="100" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="146"><net_src comp="96" pin="1"/><net_sink comp="132" pin=3"/></net>

<net id="147"><net_src comp="92" pin="1"/><net_sink comp="132" pin=4"/></net>

<net id="148"><net_src comp="88" pin="1"/><net_sink comp="132" pin=5"/></net>

<net id="149"><net_src comp="84" pin="1"/><net_sink comp="132" pin=6"/></net>

<net id="150"><net_src comp="80" pin="1"/><net_sink comp="132" pin=7"/></net>

<net id="151"><net_src comp="76" pin="1"/><net_sink comp="132" pin=8"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="173"><net_src comp="114" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="174"><net_src comp="120" pin="2"/><net_sink comp="152" pin=5"/></net>

<net id="175"><net_src comp="108" pin="2"/><net_sink comp="152" pin=14"/></net>

<net id="179"><net_src comp="114" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="188"><net_src comp="176" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="152" pin=4"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="176" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="198" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="180" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="152" pin=16"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="126" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="227"><net_src comp="217" pin="4"/><net_sink comp="152" pin=15"/></net>

<net id="231"><net_src comp="108" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="152" pin=14"/></net>

<net id="236"><net_src comp="114" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="241"><net_src comp="120" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="152" pin=5"/></net>

<net id="246"><net_src comp="180" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="251"><net_src comp="185" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="152" pin=4"/></net>

<net id="256"><net_src comp="212" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="152" pin=16"/></net>

<net id="261"><net_src comp="217" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="152" pin=15"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 4 }
 - Input state : 
	Port: delta_encoding : gmem | {3 4 }
	Port: delta_encoding : img | {3 }
	Port: delta_encoding : spikes | {3 }
	Port: delta_encoding : threshold | {3 }
	Port: delta_encoding : leak | {3 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		empty : 1
		empty_34 : 1
		bit_sel : 1
		xor_val : 2
		sub1_neg : 2
		sub1 : 3
		call_ln0 : 4
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   call   |       grp_delta_encoding_Pipeline_INIT_LOOP_fu_132      |    0    |    0    |    10   |    26   |
|          | grp_delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP_fu_152 |    6    | 36.6433 |   1204  |   1330  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                      xor_val_fu_198                     |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                  leak_read_read_fu_108                  |    0    |    0    |    0    |    0    |
|   read   |                threshold_read_read_fu_114               |    0    |    0    |    0    |    0    |
|          |                 spikes_read_read_fu_120                 |    0    |    0    |    0    |    0    |
|          |                   img_read_read_fu_126                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                       empty_fu_180                      |    0    |    0    |    0    |    0    |
|          |                     empty_34_fu_185                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                      bit_sel_fu_190                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                     sub1_neg_fu_204                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|partselect|                      p_cast_fu_217                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                         |    6    | 36.6433 |   1214  |   1358  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
| integrator |    1   |    0   |    0   |    0   |
|integrator_1|    1   |    0   |    0   |    0   |
|integrator_2|    1   |    0   |    0   |    0   |
|integrator_3|    1   |    0   |    0   |    0   |
|integrator_4|    1   |    0   |    0   |    0   |
|integrator_5|    1   |    0   |    0   |    0   |
|integrator_6|    1   |    0   |    0   |    0   |
|integrator_7|    1   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |    8   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   empty_34_reg_248   |   23   |
|     empty_reg_243    |   31   |
|   leak_read_reg_228  |   32   |
|    p_cast_reg_258    |   62   |
|  spikes_read_reg_238 |   64   |
|     sub1_reg_253     |   32   |
|threshold_read_reg_233|   32   |
+----------------------+--------+
|         Total        |   276  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                           Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP_fu_152 |  p2  |   2  |  32  |   64   ||    0    ||    9    |
| grp_delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP_fu_152 |  p3  |   2  |  31  |   62   ||    0    ||    9    |
| grp_delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP_fu_152 |  p4  |   2  |  23  |   46   ||    0    ||    9    |
| grp_delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP_fu_152 |  p5  |   2  |  64  |   128  ||    0    ||    9    |
| grp_delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP_fu_152 |  p14 |   2  |  32  |   64   ||    0    ||    9    |
| grp_delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP_fu_152 |  p15 |   2  |  62  |   124  ||    0    ||    9    |
| grp_delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP_fu_152 |  p16 |   2  |  32  |   64   ||    0    ||    9    |
|---------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          Total                          |      |      |      |   552  ||  11.116 ||    0    ||    63   |
|---------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |   36   |  1214  |  1358  |    -   |
|   Memory  |    8   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   11   |    0   |   63   |    -   |
|  Register |    -   |    -   |    -   |   276  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |    6   |   47   |  1490  |  1421  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
