
SamTest51.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ace4  00000000  00000000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0000ace4  0000ace4  0001ace4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009e8  20000000  0000acec  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bkupram      00000000  47000000  47000000  000209e8  2**0
                  CONTENTS
  4 .qspi         00000000  04000000  04000000  000209e8  2**0
                  CONTENTS
  5 .bss          000003c4  200009e8  0000b6d4  000209e8  2**2
                  ALLOC
  6 .stack        00010004  20000dac  0000ba98  000209e8  2**0
                  ALLOC
  7 .ARM.attributes 0000002a  00000000  00000000  000209e8  2**0
                  CONTENTS, READONLY
  8 .comment      00000059  00000000  00000000  00020a12  2**0
                  CONTENTS, READONLY
  9 .debug_info   0003a71b  00000000  00000000  00020a6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004943  00000000  00000000  0005b186  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00004d71  00000000  00000000  0005fac9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000007e0  00000000  00000000  0006483a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000868  00000000  00000000  0006501a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00028d86  00000000  00000000  00065882  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000aa1f  00000000  00000000  0008e608  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000e3344  00000000  00000000  00099027  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_frame  000028a8  00000000  00000000  0017c36c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	b0 0d 01 20 95 13 00 00 91 13 00 00 91 13 00 00     ... ............
      10:	91 13 00 00 91 13 00 00 91 13 00 00 00 00 00 00     ................
	...
      2c:	91 13 00 00 91 13 00 00 00 00 00 00 91 13 00 00     ................
      3c:	b9 04 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
      4c:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
      5c:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
      6c:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
      7c:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
      8c:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
      9c:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
      ac:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
      bc:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
      cc:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
      dc:	91 13 00 00 91 13 00 00 91 13 00 00 00 00 00 00     ................
	...
      f4:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
     104:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
     114:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
     124:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
     134:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
     144:	91 13 00 00 a9 1b 00 00 bd 1b 00 00 d1 1b 00 00     ................
     154:	e5 1b 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
     164:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
     174:	91 13 00 00 00 00 00 00 00 00 00 00 91 13 00 00     ................
     184:	91 13 00 00 91 13 00 00 91 13 00 00 00 00 00 00     ................
     194:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
     1a4:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
     1b4:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
     1c4:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
     1d4:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
     1e4:	91 13 00 00 91 13 00 00 2d 0d 00 00 91 13 00 00     ........-.......
     1f4:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
     204:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
     214:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
     224:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
     234:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
     244:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................
     254:	91 13 00 00 91 13 00 00 91 13 00 00 91 13 00 00     ................

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	200009e8 	.word	0x200009e8
     280:	00000000 	.word	0x00000000
     284:	0000acec 	.word	0x0000acec

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	0000acec 	.word	0x0000acec
     2c4:	200009ec 	.word	0x200009ec
     2c8:	0000acec 	.word	0x0000acec
     2cc:	00000000 	.word	0x00000000

000002d0 <_ZN8CAds1115C1Ev>:
//===============================================================
//  Instantiates a new ADS1015 class w/appropriate properties
//===============================================================
CAds1115::CAds1115()
{
	m_ConversionDelay = ADS1015_CONVERSIONDELAY;
     2d0:	2201      	movs	r2, #1
     2d2:	7002      	strb	r2, [r0, #0]
	m_BitShift = 4;
     2d4:	2204      	movs	r2, #4
     2d6:	7042      	strb	r2, [r0, #1]
	m_Gain = GAIN_TWOTHIRDS;					// +/- 6.144V range (limited to VDD +0.3V max!)
     2d8:	2200      	movs	r2, #0
     2da:	8042      	strh	r2, [r0, #2]
}
     2dc:	4770      	bx	lr
	...

000002e0 <_ZN8CAds111513WriteRegisterEhPhj>:
{
	Test();
}

void CAds1115::WriteRegister( uint8_t SlaveRegister, uint8_t *Data,unsigned int DataLength)
{
     2e0:	b510      	push	{r4, lr}
     2e2:	b082      	sub	sp, #8
	I2c.WriteRegisterBytes(ADS1015_ADDRESS, SlaveRegister , Data, DataLength);
     2e4:	9300      	str	r3, [sp, #0]
     2e6:	4613      	mov	r3, r2
     2e8:	460a      	mov	r2, r1
     2ea:	2148      	movs	r1, #72	; 0x48
     2ec:	4802      	ldr	r0, [pc, #8]	; (2f8 <_ZN8CAds111513WriteRegisterEhPhj+0x18>)
     2ee:	4c03      	ldr	r4, [pc, #12]	; (2fc <_ZN8CAds111513WriteRegisterEhPhj+0x1c>)
     2f0:	47a0      	blx	r4

}
     2f2:	b002      	add	sp, #8
     2f4:	bd10      	pop	{r4, pc}
     2f6:	bf00      	nop
     2f8:	20000d28 	.word	0x20000d28
     2fc:	000006ad 	.word	0x000006ad

00000300 <_ZN8CAds111512ReadRegisterEhPhh>:


bool CAds1115::ReadRegister(uint8_t Register, uint8_t *Bytes,uint8_t Size)
{
     300:	b510      	push	{r4, lr}
     302:	b082      	sub	sp, #8
	return(I2c.ReadRegToBuf((uint8_t) ADS1015_ADDRESS, Register, Bytes,  Size));
     304:	9300      	str	r3, [sp, #0]
     306:	4613      	mov	r3, r2
     308:	460a      	mov	r2, r1
     30a:	2148      	movs	r1, #72	; 0x48
     30c:	4802      	ldr	r0, [pc, #8]	; (318 <_ZN8CAds111512ReadRegisterEhPhh+0x18>)
     30e:	4c03      	ldr	r4, [pc, #12]	; (31c <_ZN8CAds111512ReadRegisterEhPhh+0x1c>)
     310:	47a0      	blx	r4

}
     312:	b002      	add	sp, #8
     314:	bd10      	pop	{r4, pc}
     316:	bf00      	nop
     318:	20000d28 	.word	0x20000d28
     31c:	000005f9 	.word	0x000005f9

00000320 <_ZN8CAds111519ReadADC_SingleEndedEh>:

//===============================================================
// Gets a single-ended ADC reading from the specified channel
//===============================================================
uint16_t CAds1115::ReadADC_SingleEnded(uint8_t channel)
{
     320:	b530      	push	{r4, r5, lr}
     322:	b083      	sub	sp, #12
     324:	4604      	mov	r4, r0
	ADS1015_REG_CONFIG_CPOL_ACTVLOW | // Alert/Rdy active low   (default val)
	ADS1015_REG_CONFIG_CMODE_TRAD   | // Traditional comparator (default val)
	ADS1015_REG_CONFIG_DR_1600SPS   | // 1600 samples per second (default)
	ADS1015_REG_CONFIG_MODE_SINGLE;   // Single-shot mode (default)

	config |= m_Gain;									 // Set PGA/voltage range
     326:	8843      	ldrh	r3, [r0, #2]

	switch (channel)									// Set single-ended input channel
     328:	2903      	cmp	r1, #3
     32a:	d803      	bhi.n	334 <_ZN8CAds111519ReadADC_SingleEndedEh+0x14>
     32c:	e8df f001 	tbb	[pc, r1]
     330:	3d362f28 	.word	0x3d362f28
	config |= m_Gain;									 // Set PGA/voltage range
     334:	f443 73c1 	orr.w	r3, r3, #386	; 0x182
     338:	f043 0301 	orr.w	r3, r3, #1
     33c:	f8ad 3004 	strh.w	r3, [sp, #4]
	case (3):
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_3;
		break;
	}

	config |= ADS1015_REG_CONFIG_OS_SINGLE;		// Set 'start single-conversion' bit
     340:	f8bd 3004 	ldrh.w	r3, [sp, #4]
     344:	ea6f 4343 	mvn.w	r3, r3, lsl #17
     348:	ea6f 4353 	mvn.w	r3, r3, lsr #17
     34c:	aa02      	add	r2, sp, #8
     34e:	f822 3d04 	strh.w	r3, [r2, #-4]!
	WriteRegister( ADS1015_REG_POINTER_CONFIG, (uint8_t*) &config,2);			// Write config register to the ADC
     352:	2302      	movs	r3, #2
     354:	2101      	movs	r1, #1
     356:	4620      	mov	r0, r4
     358:	4d17      	ldr	r5, [pc, #92]	; (3b8 <_ZN8CAds111519ReadADC_SingleEndedEh+0x98>)
     35a:	47a8      	blx	r5

	Core.delay(m_ConversionDelay);				// Wait for the conversion to complete
     35c:	7821      	ldrb	r1, [r4, #0]
     35e:	4817      	ldr	r0, [pc, #92]	; (3bc <_ZN8CAds111519ReadADC_SingleEndedEh+0x9c>)
     360:	4b17      	ldr	r3, [pc, #92]	; (3c0 <_ZN8CAds111519ReadADC_SingleEndedEh+0xa0>)
     362:	4798      	blx	r3

	// Read the conversion results  Shift 12-bit results right 4 bits for the ADS1015
	 
	ReadRegister( ADS1015_REG_POINTER_CONVERT,(uint8_t*)&RetVal,2);
     364:	2302      	movs	r3, #2
     366:	f10d 0206 	add.w	r2, sp, #6
     36a:	2100      	movs	r1, #0
     36c:	4620      	mov	r0, r4
     36e:	4d15      	ldr	r5, [pc, #84]	; (3c4 <_ZN8CAds111519ReadADC_SingleEndedEh+0xa4>)
     370:	47a8      	blx	r5
	return(RetVal >> m_BitShift);
     372:	f8bd 0006 	ldrh.w	r0, [sp, #6]
     376:	7863      	ldrb	r3, [r4, #1]
     378:	4118      	asrs	r0, r3
}
     37a:	b280      	uxth	r0, r0
     37c:	b003      	add	sp, #12
     37e:	bd30      	pop	{r4, r5, pc}
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_0;
     380:	f443 4383 	orr.w	r3, r3, #16768	; 0x4180
     384:	f043 0303 	orr.w	r3, r3, #3
     388:	f8ad 3004 	strh.w	r3, [sp, #4]
		break;
     38c:	e7d8      	b.n	340 <_ZN8CAds111519ReadADC_SingleEndedEh+0x20>
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_1;
     38e:	f443 43a3 	orr.w	r3, r3, #20864	; 0x5180
     392:	f043 0303 	orr.w	r3, r3, #3
     396:	f8ad 3004 	strh.w	r3, [sp, #4]
		break;
     39a:	e7d1      	b.n	340 <_ZN8CAds111519ReadADC_SingleEndedEh+0x20>
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_2;
     39c:	f443 43c3 	orr.w	r3, r3, #24960	; 0x6180
     3a0:	f043 0303 	orr.w	r3, r3, #3
     3a4:	f8ad 3004 	strh.w	r3, [sp, #4]
		break;
     3a8:	e7ca      	b.n	340 <_ZN8CAds111519ReadADC_SingleEndedEh+0x20>
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_3;
     3aa:	f443 43e3 	orr.w	r3, r3, #29056	; 0x7180
     3ae:	f043 0303 	orr.w	r3, r3, #3
     3b2:	f8ad 3004 	strh.w	r3, [sp, #4]
		break;
     3b6:	e7c3      	b.n	340 <_ZN8CAds111519ReadADC_SingleEndedEh+0x20>
     3b8:	000002e1 	.word	0x000002e1
     3bc:	20000b50 	.word	0x20000b50
     3c0:	0000055d 	.word	0x0000055d
     3c4:	00000301 	.word	0x00000301

000003c8 <_ZN8CAds11154TestEv>:
	}
}


void CAds1115::Test()
{
     3c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     3ca:	4607      	mov	r7, r0
	uint16_t RetVal;
	while(1)
	{
		RetVal = ReadADC_SingleEnded(0);
     3cc:	4e08      	ldr	r6, [pc, #32]	; (3f0 <_ZN8CAds11154TestEv+0x28>)
		Uart.DisplayPrintf("%u\n",RetVal);
     3ce:	4d09      	ldr	r5, [pc, #36]	; (3f4 <_ZN8CAds11154TestEv+0x2c>)
     3d0:	4c09      	ldr	r4, [pc, #36]	; (3f8 <_ZN8CAds11154TestEv+0x30>)
		RetVal = ReadADC_SingleEnded(0);
     3d2:	2100      	movs	r1, #0
     3d4:	4638      	mov	r0, r7
     3d6:	47b0      	blx	r6
		Uart.DisplayPrintf("%u\n",RetVal);
     3d8:	4602      	mov	r2, r0
     3da:	4629      	mov	r1, r5
     3dc:	4620      	mov	r0, r4
     3de:	4b07      	ldr	r3, [pc, #28]	; (3fc <_ZN8CAds11154TestEv+0x34>)
     3e0:	4798      	blx	r3
		Core.delay(1000);
     3e2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
     3e6:	4806      	ldr	r0, [pc, #24]	; (400 <_ZN8CAds11154TestEv+0x38>)
     3e8:	4b06      	ldr	r3, [pc, #24]	; (404 <_ZN8CAds11154TestEv+0x3c>)
     3ea:	4798      	blx	r3
     3ec:	e7f1      	b.n	3d2 <_ZN8CAds11154TestEv+0xa>
     3ee:	bf00      	nop
     3f0:	00000321 	.word	0x00000321
     3f4:	000095b8 	.word	0x000095b8
     3f8:	20000b80 	.word	0x20000b80
     3fc:	000011bd 	.word	0x000011bd
     400:	20000b50 	.word	0x20000b50
     404:	0000055d 	.word	0x0000055d

00000408 <_ZN8CAds11154InitEv>:
{
     408:	b508      	push	{r3, lr}
	Test();
     40a:	4b01      	ldr	r3, [pc, #4]	; (410 <_ZN8CAds11154InitEv+0x8>)
     40c:	4798      	blx	r3
     40e:	bf00      	nop
     410:	000003c9 	.word	0x000003c9

00000414 <_ZN7CAnalogC1Ev>:
extern CCore Core;
extern CPinPeripheral PinPeripheral;


// default constructor
CAnalog::CAnalog()
     414:	220a      	movs	r2, #10
     416:	6042      	str	r2, [r0, #4]
     418:	6082      	str	r2, [r0, #8]
     41a:	220c      	movs	r2, #12
     41c:	60c2      	str	r2, [r0, #12]
     41e:	6102      	str	r2, [r0, #16]
{
	m_DacEnabled[0] = false;
     420:	2200      	movs	r2, #0
     422:	7002      	strb	r2, [r0, #0]
	m_DacEnabled[1] = false;
     424:	7042      	strb	r2, [r0, #1]
} //CAnalog
     426:	4770      	bx	lr

00000428 <_ZN7CAnalogD1Ev>:

// default destructor
CAnalog::~CAnalog()
{
} //~CAnalog
     428:	4770      	bx	lr

0000042a <_Z22atomic_enter_criticalpPVm>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     42a:	f3ef 8310 	mrs	r3, PRIMASK



void atomic_enter_criticalp(uint32_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
     42e:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     430:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     432:	f3bf 8f5f 	dmb	sy
     436:	4770      	bx	lr

00000438 <_Z21atomic_leave_criticalPVm>:
     438:	f3bf 8f5f 	dmb	sy
}

void atomic_leave_critical(uint32_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
     43c:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     43e:	f383 8810 	msr	PRIMASK, r3
     442:	4770      	bx	lr

00000444 <_ZN5CCoreC1Ev>:
	_ulTickCount++;
	Core.tickReset();
}

// default constructor
CCore::CCore()
     444:	f04f 33ff 	mov.w	r3, #4294967295
     448:	6043      	str	r3, [r0, #4]
{
} //CCore
     44a:	4770      	bx	lr

0000044c <_ZN5CCoreD1Ev>:

// default destructor
CCore::~CCore()
{
} //~CCore
     44c:	4770      	bx	lr
	...

00000450 <_ZN5CCore4InitEv>:



void CCore::Init()
{
	SystemCoreClock = 120000000L;
     450:	4a07      	ldr	r2, [pc, #28]	; (470 <_ZN5CCore4InitEv+0x20>)
     452:	4b08      	ldr	r3, [pc, #32]	; (474 <_ZN5CCore4InitEv+0x24>)
     454:	601a      	str	r2, [r3, #0]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
     456:	4b08      	ldr	r3, [pc, #32]	; (478 <_ZN5CCore4InitEv+0x28>)
     458:	4a08      	ldr	r2, [pc, #32]	; (47c <_ZN5CCore4InitEv+0x2c>)
     45a:	605a      	str	r2, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     45c:	21e0      	movs	r1, #224	; 0xe0
     45e:	4a08      	ldr	r2, [pc, #32]	; (480 <_ZN5CCore4InitEv+0x30>)
     460:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
     464:	2200      	movs	r2, #0
     466:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
     468:	2207      	movs	r2, #7
     46a:	601a      	str	r2, [r3, #0]
     46c:	4770      	bx	lr
     46e:	bf00      	nop
     470:	07270e00 	.word	0x07270e00
     474:	20000038 	.word	0x20000038
     478:	e000e010 	.word	0xe000e010
     47c:	0001d4bf 	.word	0x0001d4bf
     480:	e000ed00 	.word	0xe000ed00

00000484 <_ZN5CCore9tickResetEv>:
}


void CCore::tickReset() 
{
	if (ticks == -1)
     484:	6843      	ldr	r3, [r0, #4]
     486:	f1b3 3fff 	cmp.w	r3, #4294967295
     48a:	d002      	beq.n	492 <_ZN5CCore9tickResetEv+0xe>
		return;
	ticks--;
     48c:	3b01      	subs	r3, #1
     48e:	6043      	str	r3, [r0, #4]
	if (ticks == 0)
     490:	b103      	cbz	r3, 494 <_ZN5CCore9tickResetEv+0x10>
     492:	4770      	bx	lr
  __ASM volatile ("dsb 0xF":::"memory");
     494:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
     498:	4905      	ldr	r1, [pc, #20]	; (4b0 <_ZN5CCore9tickResetEv+0x2c>)
     49a:	68ca      	ldr	r2, [r1, #12]
     49c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
     4a0:	4b04      	ldr	r3, [pc, #16]	; (4b4 <_ZN5CCore9tickResetEv+0x30>)
     4a2:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
     4a4:	60cb      	str	r3, [r1, #12]
     4a6:	f3bf 8f4f 	dsb	sy
    __NOP();
     4aa:	bf00      	nop
     4ac:	e7fd      	b.n	4aa <_ZN5CCore9tickResetEv+0x26>
     4ae:	bf00      	nop
     4b0:	e000ed00 	.word	0xe000ed00
     4b4:	05fa0004 	.word	0x05fa0004

000004b8 <SysTick_Handler>:
{
     4b8:	b508      	push	{r3, lr}
	_ulTickCount++;
     4ba:	4a04      	ldr	r2, [pc, #16]	; (4cc <SysTick_Handler+0x14>)
     4bc:	6813      	ldr	r3, [r2, #0]
     4be:	3301      	adds	r3, #1
     4c0:	6013      	str	r3, [r2, #0]
	Core.tickReset();
     4c2:	4803      	ldr	r0, [pc, #12]	; (4d0 <SysTick_Handler+0x18>)
     4c4:	4b03      	ldr	r3, [pc, #12]	; (4d4 <SysTick_Handler+0x1c>)
     4c6:	4798      	blx	r3
     4c8:	bd08      	pop	{r3, pc}
     4ca:	bf00      	nop
     4cc:	20000a04 	.word	0x20000a04
     4d0:	20000b50 	.word	0x20000b50
     4d4:	00000485 	.word	0x00000485

000004d8 <_ZN5CCore6millisEv>:


uint32_t CCore::millis( void )
{
	// todo: ensure no interrupts
	return _ulTickCount ;
     4d8:	4b01      	ldr	r3, [pc, #4]	; (4e0 <_ZN5CCore6millisEv+0x8>)
     4da:	6818      	ldr	r0, [r3, #0]
}
     4dc:	4770      	bx	lr
     4de:	bf00      	nop
     4e0:	20000a04 	.word	0x20000a04

000004e4 <_ZN5CCore6microsEv>:
// Interrupt-compatible version of micros
// Theory: repeatedly take readings of SysTick counter, millis counter and SysTick interrupt pending flag.
// When it appears that millis counter and pending is stable and SysTick hasn't rolled over, use these
// values to calculate micros. If there is a pending SysTick, add one to the millis counter in the calculation.
uint32_t CCore::micros( void )
{
     4e4:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t ticks, ticks2;
	uint32_t pend, pend2;
	uint32_t count, count2;

	ticks2  = SysTick->VAL;
     4e6:	4b1a      	ldr	r3, [pc, #104]	; (550 <_ZN5CCore6microsEv+0x6c>)
     4e8:	6898      	ldr	r0, [r3, #8]
	pend2   = !!(SCB->ICSR & SCB_ICSR_PENDSTSET_Msk)  ;
     4ea:	f503 634f 	add.w	r3, r3, #3312	; 0xcf0
     4ee:	685c      	ldr	r4, [r3, #4]
     4f0:	f3c4 6480 	ubfx	r4, r4, #26, #1
	count2  = _ulTickCount ;
     4f4:	4b17      	ldr	r3, [pc, #92]	; (554 <_ZN5CCore6microsEv+0x70>)
     4f6:	681d      	ldr	r5, [r3, #0]
	do
	{
		ticks=ticks2;
		pend=pend2;
		count=count2;
		ticks2  = SysTick->VAL;
     4f8:	f8df e054 	ldr.w	lr, [pc, #84]	; 550 <_ZN5CCore6microsEv+0x6c>
		pend2   = !!(SCB->ICSR & SCB_ICSR_PENDSTSET_Msk)  ;
     4fc:	4f16      	ldr	r7, [pc, #88]	; (558 <_ZN5CCore6microsEv+0x74>)
		count2  = _ulTickCount ;
     4fe:	461e      	mov	r6, r3
     500:	e002      	b.n	508 <_ZN5CCore6microsEv+0x24>
     502:	4615      	mov	r5, r2
     504:	461c      	mov	r4, r3
     506:	4608      	mov	r0, r1
		ticks2  = SysTick->VAL;
     508:	f8de 1008 	ldr.w	r1, [lr, #8]
		pend2   = !!(SCB->ICSR & SCB_ICSR_PENDSTSET_Msk)  ;
     50c:	687b      	ldr	r3, [r7, #4]
     50e:	f3c3 6380 	ubfx	r3, r3, #26, #1
		count2  = _ulTickCount ;
     512:	6832      	ldr	r2, [r6, #0]
	} while ((pend != pend2) || (count != count2) || (ticks < ticks2));
     514:	429c      	cmp	r4, r3
     516:	d1f4      	bne.n	502 <_ZN5CCore6microsEv+0x1e>
     518:	4295      	cmp	r5, r2
     51a:	d003      	beq.n	524 <_ZN5CCore6microsEv+0x40>
     51c:	4615      	mov	r5, r2
     51e:	461c      	mov	r4, r3
     520:	4608      	mov	r0, r1
     522:	e7f1      	b.n	508 <_ZN5CCore6microsEv+0x24>
     524:	4288      	cmp	r0, r1
     526:	d203      	bcs.n	530 <_ZN5CCore6microsEv+0x4c>
     528:	4615      	mov	r5, r2
     52a:	461c      	mov	r4, r3
     52c:	4608      	mov	r0, r1
     52e:	e7eb      	b.n	508 <_ZN5CCore6microsEv+0x24>

	return ((count+pend) * 1000) + (((SysTick->LOAD  - ticks)*(1048576/(VARIANT_MCK/1000000)))>>20) ;
     530:	4b07      	ldr	r3, [pc, #28]	; (550 <_ZN5CCore6microsEv+0x6c>)
     532:	685b      	ldr	r3, [r3, #4]
     534:	1a1b      	subs	r3, r3, r0
     536:	f242 2022 	movw	r0, #8738	; 0x2222
     53a:	fb00 f003 	mul.w	r0, r0, r3
     53e:	442c      	add	r4, r5
     540:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
     544:	fb03 f404 	mul.w	r4, r3, r4
	// this is an optimization to turn a runtime division into two compile-time divisions and
	// a runtime multiplication and shift, saving a few cycles
}
     548:	eb04 5010 	add.w	r0, r4, r0, lsr #20
     54c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     54e:	bf00      	nop
     550:	e000e010 	.word	0xe000e010
     554:	20000a04 	.word	0x20000a04
     558:	e000ed00 	.word	0xe000ed00

0000055c <_ZN5CCore5delayEm>:

void CCore::delay( uint32_t ms )
{
	if (ms == 0)
     55c:	b901      	cbnz	r1, 560 <_ZN5CCore5delayEm+0x4>
     55e:	4770      	bx	lr
{
     560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     562:	4606      	mov	r6, r0
     564:	460c      	mov	r4, r1
	{
		return;
	}

	uint32_t start = micros();
     566:	4b08      	ldr	r3, [pc, #32]	; (588 <_ZN5CCore5delayEm+0x2c>)
     568:	4798      	blx	r3
     56a:	4605      	mov	r5, r0

	while (ms > 0)
	{
//		yield();
		while (ms > 0 && (micros() - start) >= 1000)
     56c:	4f06      	ldr	r7, [pc, #24]	; (588 <_ZN5CCore5delayEm+0x2c>)
     56e:	e008      	b.n	582 <_ZN5CCore5delayEm+0x26>
     570:	4630      	mov	r0, r6
     572:	47b8      	blx	r7
     574:	1b40      	subs	r0, r0, r5
     576:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
     57a:	d302      	bcc.n	582 <_ZN5CCore5delayEm+0x26>
		{
			ms--;
     57c:	3c01      	subs	r4, #1
			start += 1000;
     57e:	f505 757a 	add.w	r5, r5, #1000	; 0x3e8
		while (ms > 0 && (micros() - start) >= 1000)
     582:	2c00      	cmp	r4, #0
     584:	d1f4      	bne.n	570 <_ZN5CCore5delayEm+0x14>
     586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     588:	000004e5 	.word	0x000004e5

0000058c <_ZN4CI2cD1Ev>:
} //CI2c

// default destructor
CI2c::~CI2c()
{
} //~CI2c
     58c:	4770      	bx	lr

0000058e <_ZN4CI2cC1EP6SERCOMhh>:



CI2c::CI2c(SERCOM * s, uint8_t pinSDA, uint8_t pinSCL)
     58e:	b410      	push	{r4}
{
  sercom = s;
     590:	6141      	str	r1, [r0, #20]
  _uc_pinSDA = pinSDA;
     592:	7602      	strb	r2, [r0, #24]
  _uc_pinSCL = pinSCL;
     594:	7643      	strb	r3, [r0, #25]
  transmissionBegun = false;
     596:	2300      	movs	r3, #0
     598:	7683      	strb	r3, [r0, #26]
  
}
     59a:	bc10      	pop	{r4}
     59c:	4770      	bx	lr
	...

000005a0 <_ZN4CI2c4initEv>:

void CI2c::init(void) 
{
     5a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     5a2:	4605      	mov	r5, r0
  //Master Mode
  sercom->initMasterWIRE(TWI_CLOCK);
     5a4:	490e      	ldr	r1, [pc, #56]	; (5e0 <_ZN4CI2c4initEv+0x40>)
     5a6:	6940      	ldr	r0, [r0, #20]
     5a8:	4b0e      	ldr	r3, [pc, #56]	; (5e4 <_ZN4CI2c4initEv+0x44>)
     5aa:	4798      	blx	r3
  sercom->enableWIRE();
     5ac:	6968      	ldr	r0, [r5, #20]
     5ae:	4b0e      	ldr	r3, [pc, #56]	; (5e8 <_ZN4CI2c4initEv+0x48>)
     5b0:	4798      	blx	r3

  PinPeripheral.SetPeripheral(_uc_pinSDA, g_APinDescription[_uc_pinSDA].ulPinType);
     5b2:	7e29      	ldrb	r1, [r5, #24]
     5b4:	4c0d      	ldr	r4, [pc, #52]	; (5ec <_ZN4CI2c4initEv+0x4c>)
     5b6:	eb01 0341 	add.w	r3, r1, r1, lsl #1
     5ba:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
     5be:	4f0c      	ldr	r7, [pc, #48]	; (5f0 <_ZN4CI2c4initEv+0x50>)
     5c0:	f993 2008 	ldrsb.w	r2, [r3, #8]
     5c4:	4638      	mov	r0, r7
     5c6:	4e0b      	ldr	r6, [pc, #44]	; (5f4 <_ZN4CI2c4initEv+0x54>)
     5c8:	47b0      	blx	r6
  PinPeripheral.SetPeripheral(_uc_pinSCL, g_APinDescription[_uc_pinSCL].ulPinType);
     5ca:	7e69      	ldrb	r1, [r5, #25]
     5cc:	eb01 0341 	add.w	r3, r1, r1, lsl #1
     5d0:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
     5d4:	f994 2008 	ldrsb.w	r2, [r4, #8]
     5d8:	4638      	mov	r0, r7
     5da:	47b0      	blx	r6
     5dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     5de:	bf00      	nop
     5e0:	000186a0 	.word	0x000186a0
     5e4:	00001b49 	.word	0x00001b49
     5e8:	000017f7 	.word	0x000017f7
     5ec:	000095bc 	.word	0x000095bc
     5f0:	20000d44 	.word	0x20000d44
     5f4:	000007c1 	.word	0x000007c1

000005f8 <_ZN4CI2c12ReadRegToBufEhhPhj>:
//   sercom->disableWIRE();
// }


bool CI2c::ReadRegToBuf(uint8_t SlaveAddress, uint8_t Register, uint8_t *Bytes, size_t Size)
{
     5f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
     5fc:	4604      	mov	r4, r0
     5fe:	460f      	mov	r7, r1
     600:	4615      	mov	r5, r2
     602:	4698      	mov	r8, r3
	// Start I2C transmission
	if ( !sercom->startTransmissionWIRE( SlaveAddress, WIRE_WRITE_FLAG ) )
     604:	2200      	movs	r2, #0
     606:	6940      	ldr	r0, [r0, #20]
     608:	4b22      	ldr	r3, [pc, #136]	; (694 <_ZN4CI2c12ReadRegToBufEhhPhj+0x9c>)
     60a:	4798      	blx	r3
     60c:	4606      	mov	r6, r0
     60e:	b170      	cbz	r0, 62e <_ZN4CI2c12ReadRegToBufEhhPhj+0x36>
	{
		sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
		return(false) ;  // Address error
	}
	if ( !sercom->sendDataMasterWIRE( Register ) )
     610:	4629      	mov	r1, r5
     612:	6960      	ldr	r0, [r4, #20]
     614:	4b20      	ldr	r3, [pc, #128]	; (698 <_ZN4CI2c12ReadRegToBufEhhPhj+0xa0>)
     616:	4798      	blx	r3
     618:	4605      	mov	r5, r0
     61a:	b178      	cbz	r0, 63c <_ZN4CI2c12ReadRegToBufEhhPhj+0x44>
	{
		sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
		return 3 ;  // Nack or error
	}
	
	 if(sercom->startTransmissionWIRE(SlaveAddress, WIRE_READ_FLAG))
     61c:	2201      	movs	r2, #1
     61e:	4639      	mov	r1, r7
     620:	6960      	ldr	r0, [r4, #20]
     622:	4b1c      	ldr	r3, [pc, #112]	; (694 <_ZN4CI2c12ReadRegToBufEhhPhj+0x9c>)
     624:	4798      	blx	r3
     626:	4606      	mov	r6, r0
     628:	b968      	cbnz	r0, 646 <_ZN4CI2c12ReadRegToBufEhhPhj+0x4e>
		 sercom->prepareNackBitWIRE();                           // Prepare NACK to stop slave transmission
		 //sercom->readDataWIRE();                               // Clear data register to send NACK
		 sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);   // Send Stop
	 }

	return(true);
     62a:	462e      	mov	r6, r5
     62c:	e003      	b.n	636 <_ZN4CI2c12ReadRegToBufEhhPhj+0x3e>
		sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
     62e:	2103      	movs	r1, #3
     630:	6960      	ldr	r0, [r4, #20]
     632:	4b1a      	ldr	r3, [pc, #104]	; (69c <_ZN4CI2c12ReadRegToBufEhhPhj+0xa4>)
     634:	4798      	blx	r3
}
     636:	4630      	mov	r0, r6
     638:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
     63c:	2103      	movs	r1, #3
     63e:	6960      	ldr	r0, [r4, #20]
     640:	4b16      	ldr	r3, [pc, #88]	; (69c <_ZN4CI2c12ReadRegToBufEhhPhj+0xa4>)
     642:	4798      	blx	r3
		return 3 ;  // Nack or error
     644:	e7f7      	b.n	636 <_ZN4CI2c12ReadRegToBufEhhPhj+0x3e>
	 Bytes[0] = sercom->readDataWIRE();
     646:	6960      	ldr	r0, [r4, #20]
     648:	4b15      	ldr	r3, [pc, #84]	; (6a0 <_ZN4CI2c12ReadRegToBufEhhPhj+0xa8>)
     64a:	4798      	blx	r3
     64c:	f888 0000 	strb.w	r0, [r8]
		 if(Size>1)
     650:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     652:	2b01      	cmp	r3, #1
     654:	d916      	bls.n	684 <_ZN4CI2c12ReadRegToBufEhhPhj+0x8c>
     656:	2701      	movs	r7, #1
     658:	463d      	mov	r5, r7
				 sercom->prepareAckBitWIRE();                          // Prepare Acknowledge
     65a:	f8df b04c 	ldr.w	fp, [pc, #76]	; 6a8 <_ZN4CI2c12ReadRegToBufEhhPhj+0xb0>
				 sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_READ); // Prepare the ACK command for the slave
     65e:	f8df a03c 	ldr.w	sl, [pc, #60]	; 69c <_ZN4CI2c12ReadRegToBufEhhPhj+0xa4>
				 Bytes[byteRead] = sercom->readDataWIRE();          // Read data and send the ACK
     662:	f8df 903c 	ldr.w	r9, [pc, #60]	; 6a0 <_ZN4CI2c12ReadRegToBufEhhPhj+0xa8>
				 sercom->prepareAckBitWIRE();                          // Prepare Acknowledge
     666:	6960      	ldr	r0, [r4, #20]
     668:	47d8      	blx	fp
				 sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_READ); // Prepare the ACK command for the slave
     66a:	2102      	movs	r1, #2
     66c:	6960      	ldr	r0, [r4, #20]
     66e:	47d0      	blx	sl
				 Bytes[byteRead] = sercom->readDataWIRE();          // Read data and send the ACK
     670:	6960      	ldr	r0, [r4, #20]
     672:	47c8      	blx	r9
     674:	f808 0007 	strb.w	r0, [r8, r7]
			 for (uint8_t byteRead = 1; byteRead < Size; ++byteRead)
     678:	3501      	adds	r5, #1
     67a:	b2ed      	uxtb	r5, r5
     67c:	462f      	mov	r7, r5
     67e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     680:	42ab      	cmp	r3, r5
     682:	d8f0      	bhi.n	666 <_ZN4CI2c12ReadRegToBufEhhPhj+0x6e>
		 sercom->prepareNackBitWIRE();                           // Prepare NACK to stop slave transmission
     684:	6960      	ldr	r0, [r4, #20]
     686:	4b07      	ldr	r3, [pc, #28]	; (6a4 <_ZN4CI2c12ReadRegToBufEhhPhj+0xac>)
     688:	4798      	blx	r3
		 sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);   // Send Stop
     68a:	2103      	movs	r1, #3
     68c:	6960      	ldr	r0, [r4, #20]
     68e:	4b03      	ldr	r3, [pc, #12]	; (69c <_ZN4CI2c12ReadRegToBufEhhPhj+0xa4>)
     690:	4798      	blx	r3
     692:	e7d0      	b.n	636 <_ZN4CI2c12ReadRegToBufEhhPhj+0x3e>
     694:	00001867 	.word	0x00001867
     698:	000018c9 	.word	0x000018c9
     69c:	0000183d 	.word	0x0000183d
     6a0:	000018ef 	.word	0x000018ef
     6a4:	00001821 	.word	0x00001821
     6a8:	0000182f 	.word	0x0000182f

000006ac <_ZN4CI2c18WriteRegisterBytesEhhPhj>:
	sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
	return(true);
}

bool CI2c::WriteRegisterBytes(uint8_t SlaveAddress,uint8_t SlaveRegister , uint8_t *Data,unsigned int DataLength)
{
     6ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     6b0:	4605      	mov	r5, r0
     6b2:	4614      	mov	r4, r2
     6b4:	461f      	mov	r7, r3
     6b6:	9e08      	ldr	r6, [sp, #32]
	if ( !sercom->startTransmissionWIRE( SlaveAddress, WIRE_WRITE_FLAG ) )		// Start I2C transmission
     6b8:	2200      	movs	r2, #0
     6ba:	6940      	ldr	r0, [r0, #20]
     6bc:	4b13      	ldr	r3, [pc, #76]	; (70c <_ZN4CI2c18WriteRegisterBytesEhhPhj+0x60>)
     6be:	4798      	blx	r3
     6c0:	4681      	mov	r9, r0
     6c2:	b1b0      	cbz	r0, 6f2 <_ZN4CI2c18WriteRegisterBytesEhhPhj+0x46>
		sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
		return(false) ;  // Address error
	}

	// Send all buffer
	sercom->sendDataMasterWIRE( SlaveRegister);
     6c4:	4621      	mov	r1, r4
     6c6:	6968      	ldr	r0, [r5, #20]
     6c8:	4b11      	ldr	r3, [pc, #68]	; (710 <_ZN4CI2c18WriteRegisterBytesEhhPhj+0x64>)
     6ca:	4798      	blx	r3
	for(uint8_t i=0;i<DataLength;i++)
     6cc:	b166      	cbz	r6, 6e8 <_ZN4CI2c18WriteRegisterBytesEhhPhj+0x3c>
     6ce:	2300      	movs	r3, #0
     6d0:	461c      	mov	r4, r3
	{
		// Trying to send data
		if ( !sercom->sendDataMasterWIRE( Data[i] ) )
     6d2:	f8df 803c 	ldr.w	r8, [pc, #60]	; 710 <_ZN4CI2c18WriteRegisterBytesEhhPhj+0x64>
     6d6:	5cf9      	ldrb	r1, [r7, r3]
     6d8:	6968      	ldr	r0, [r5, #20]
     6da:	47c0      	blx	r8
     6dc:	b180      	cbz	r0, 700 <_ZN4CI2c18WriteRegisterBytesEhhPhj+0x54>
	for(uint8_t i=0;i<DataLength;i++)
     6de:	3401      	adds	r4, #1
     6e0:	b2e4      	uxtb	r4, r4
     6e2:	4623      	mov	r3, r4
     6e4:	42b4      	cmp	r4, r6
     6e6:	d3f6      	bcc.n	6d6 <_ZN4CI2c18WriteRegisterBytesEhhPhj+0x2a>
		{
			sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
			return 3 ;  // Nack or error
		}
	}	sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
     6e8:	2103      	movs	r1, #3
     6ea:	6968      	ldr	r0, [r5, #20]
     6ec:	4b09      	ldr	r3, [pc, #36]	; (714 <_ZN4CI2c18WriteRegisterBytesEhhPhj+0x68>)
     6ee:	4798      	blx	r3
	return(true);
     6f0:	e003      	b.n	6fa <_ZN4CI2c18WriteRegisterBytesEhhPhj+0x4e>
		sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
     6f2:	2103      	movs	r1, #3
     6f4:	6968      	ldr	r0, [r5, #20]
     6f6:	4b07      	ldr	r3, [pc, #28]	; (714 <_ZN4CI2c18WriteRegisterBytesEhhPhj+0x68>)
     6f8:	4798      	blx	r3
}
     6fa:	4648      	mov	r0, r9
     6fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
     700:	2103      	movs	r1, #3
     702:	6968      	ldr	r0, [r5, #20]
     704:	4b03      	ldr	r3, [pc, #12]	; (714 <_ZN4CI2c18WriteRegisterBytesEhhPhj+0x68>)
     706:	4798      	blx	r3
			return 3 ;  // Nack or error
     708:	e7f7      	b.n	6fa <_ZN4CI2c18WriteRegisterBytesEhhPhj+0x4e>
     70a:	bf00      	nop
     70c:	00001867 	.word	0x00001867
     710:	000018c9 	.word	0x000018c9
     714:	0000183d 	.word	0x0000183d

00000718 <_ZN13CmotorControlC1Ev>:
extern CPinPeripheral PinPeripheral;

// default constructor
CmotorControl::CmotorControl()
{
} //CmotorControl
     718:	4770      	bx	lr

0000071a <_ZN13CmotorControlD1Ev>:

// default destructor
CmotorControl::~CmotorControl()
{
} //~CmotorControl
     71a:	4770      	bx	lr

0000071c <_ZN13CmotorControl4InitEv>:


void CmotorControl::Init()
{
     71c:	b508      	push	{r3, lr}
	PinPeripheral.PinMode(PIN_D10, OUTPUT); 
     71e:	2201      	movs	r2, #1
     720:	210a      	movs	r1, #10
     722:	4802      	ldr	r0, [pc, #8]	; (72c <_ZN13CmotorControl4InitEv+0x10>)
     724:	4b02      	ldr	r3, [pc, #8]	; (730 <_ZN13CmotorControl4InitEv+0x14>)
     726:	4798      	blx	r3
     728:	bd08      	pop	{r3, pc}
     72a:	bf00      	nop
     72c:	20000d44 	.word	0x20000d44
     730:	00000739 	.word	0x00000739

00000734 <_ZN14CPinPeripheralC1Ev>:
volatile uint32_t TestD;
volatile PortGroup GroupD;
// default constructor
CPinPeripheral::CPinPeripheral()
{
} //CPinPeripheral
     734:	4770      	bx	lr

00000736 <_ZN14CPinPeripheralD1Ev>:

// default destructor
CPinPeripheral::~CPinPeripheral()
{
} //~CPinPeripheral
     736:	4770      	bx	lr

00000738 <_ZN14CPinPeripheral7PinModeEmm>:

	return 0l ;
}

void CPinPeripheral::PinMode( uint32_t ulPin, uint32_t ulMode )
{
     738:	b410      	push	{r4}
// 	if ( g_APinDescription[ulPin].ulPinType == PIO_NOT_A_PIN )
// 	{
// 		return ;
// 	}

	EPortType port = g_APinDescription[ulPin].ulPort;
     73a:	4820      	ldr	r0, [pc, #128]	; (7bc <_ZN14CPinPeripheral7PinModeEmm+0x84>)
     73c:	004c      	lsls	r4, r1, #1
     73e:	1863      	adds	r3, r4, r1
     740:	f910 3033 	ldrsb.w	r3, [r0, r3, lsl #3]
	uint32_t pin = g_APinDescription[ulPin].ulPin;
     744:	440c      	add	r4, r1
     746:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
     74a:	6841      	ldr	r1, [r0, #4]
	uint32_t pinMask = (1ul << pin);
     74c:	2001      	movs	r0, #1
     74e:	4088      	lsls	r0, r1

	// Set pin mode according to chapter '22.6.3 I/O Pin Configuration'
	switch ( ulMode )
     750:	2a03      	cmp	r2, #3
     752:	d80d      	bhi.n	770 <_ZN14CPinPeripheral7PinModeEmm+0x38>
     754:	e8df f002 	tbb	[pc, r2]
     758:	1a0e2602 	.word	0x1a0e2602
	{
		case INPUT:
		// Set pin to input mode
		PORT->Group[port].PINCFG[pin].reg=(uint8_t)(PORT_PINCFG_INEN) ;
     75c:	01db      	lsls	r3, r3, #7
     75e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
     762:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
     766:	4419      	add	r1, r3
     768:	2202      	movs	r2, #2
     76a:	f881 2040 	strb.w	r2, [r1, #64]	; 0x40
		PORT->Group[port].DIRCLR.reg = pinMask ;
     76e:	6058      	str	r0, [r3, #4]

		default:
		// do nothing
		break ;
	}
}
     770:	bc10      	pop	{r4}
     772:	4770      	bx	lr
		PORT->Group[port].PINCFG[pin].reg=(uint8_t)(PORT_PINCFG_INEN|PORT_PINCFG_PULLEN) ;
     774:	01db      	lsls	r3, r3, #7
     776:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
     77a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
     77e:	4419      	add	r1, r3
     780:	2206      	movs	r2, #6
     782:	f881 2040 	strb.w	r2, [r1, #64]	; 0x40
		PORT->Group[port].DIRCLR.reg = pinMask ;
     786:	6058      	str	r0, [r3, #4]
		PORT->Group[port].OUTSET.reg = pinMask ;
     788:	6198      	str	r0, [r3, #24]
		break ;
     78a:	e7f1      	b.n	770 <_ZN14CPinPeripheral7PinModeEmm+0x38>
		PORT->Group[port].PINCFG[pin].reg=(uint8_t)(PORT_PINCFG_INEN|PORT_PINCFG_PULLEN) ;
     78c:	01db      	lsls	r3, r3, #7
     78e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
     792:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
     796:	4419      	add	r1, r3
     798:	2206      	movs	r2, #6
     79a:	f881 2040 	strb.w	r2, [r1, #64]	; 0x40
		PORT->Group[port].DIRCLR.reg = pinMask ;
     79e:	6058      	str	r0, [r3, #4]
		PORT->Group[port].OUTCLR.reg = pinMask ;
     7a0:	6158      	str	r0, [r3, #20]
		break ;
     7a2:	e7e5      	b.n	770 <_ZN14CPinPeripheral7PinModeEmm+0x38>
		PORT->Group[port].PINCFG[pin].reg=(uint8_t)(PORT_PINCFG_INEN) ;
     7a4:	01db      	lsls	r3, r3, #7
     7a6:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
     7aa:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
     7ae:	4419      	add	r1, r3
     7b0:	2202      	movs	r2, #2
     7b2:	f881 2040 	strb.w	r2, [r1, #64]	; 0x40
		PORT->Group[port].DIRSET.reg = pinMask ;
     7b6:	6098      	str	r0, [r3, #8]
}
     7b8:	e7da      	b.n	770 <_ZN14CPinPeripheral7PinModeEmm+0x38>
     7ba:	bf00      	nop
     7bc:	0000997c 	.word	0x0000997c

000007c0 <_ZN14CPinPeripheral13SetPeripheralEm9_EPioType>:
{
     7c0:	b570      	push	{r4, r5, r6, lr}
	if ( g_APinDescription[ulPin].ulPinType == PIO_NOT_A_PIN )
     7c2:	eb01 0441 	add.w	r4, r1, r1, lsl #1
     7c6:	4b43      	ldr	r3, [pc, #268]	; (8d4 <_ZN14CPinPeripheral13SetPeripheralEm9_EPioType+0x114>)
     7c8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
     7cc:	f993 3008 	ldrsb.w	r3, [r3, #8]
     7d0:	f1b3 3fff 	cmp.w	r3, #4294967295
     7d4:	d077      	beq.n	8c6 <_ZN14CPinPeripheral13SetPeripheralEm9_EPioType+0x106>
	switch ( ulPeripheral )
     7d6:	1c53      	adds	r3, r2, #1
     7d8:	2b12      	cmp	r3, #18
     7da:	d80b      	bhi.n	7f4 <_ZN14CPinPeripheral13SetPeripheralEm9_EPioType+0x34>
     7dc:	e8df f003 	tbb	[pc, r3]
     7e0:	23232376 	.word	0x23232376
     7e4:	23232323 	.word	0x23232323
     7e8:	23232323 	.word	0x23232323
     7ec:	0c232323 	.word	0x0c232323
     7f0:	0c0c      	.short	0x0c0c
     7f2:	0c          	.byte	0x0c
     7f3:	00          	.byte	0x00
	return 0l ;
     7f4:	2000      	movs	r0, #0
     7f6:	bd70      	pop	{r4, r5, r6, pc}
		if ( ulPeripheral == PIO_INPUT )
     7f8:	2a0f      	cmp	r2, #15
     7fa:	d005      	beq.n	808 <_ZN14CPinPeripheral13SetPeripheralEm9_EPioType+0x48>
			if ( ulPeripheral == PIO_INPUT_PULLUP )
     7fc:	2a10      	cmp	r2, #16
     7fe:	d008      	beq.n	812 <_ZN14CPinPeripheral13SetPeripheralEm9_EPioType+0x52>
				if ( ulPeripheral == PIO_OUTPUT )
     800:	2a11      	cmp	r2, #17
     802:	d00b      	beq.n	81c <_ZN14CPinPeripheral13SetPeripheralEm9_EPioType+0x5c>
	return 0l ;
     804:	2000      	movs	r0, #0
}
     806:	bd70      	pop	{r4, r5, r6, pc}
			PinMode( ulPin, INPUT ) ;
     808:	2200      	movs	r2, #0
     80a:	4b33      	ldr	r3, [pc, #204]	; (8d8 <_ZN14CPinPeripheral13SetPeripheralEm9_EPioType+0x118>)
     80c:	4798      	blx	r3
	return 0l ;
     80e:	2000      	movs	r0, #0
     810:	bd70      	pop	{r4, r5, r6, pc}
				PinMode( ulPin, INPUT_PULLUP ) ;
     812:	2202      	movs	r2, #2
     814:	4b30      	ldr	r3, [pc, #192]	; (8d8 <_ZN14CPinPeripheral13SetPeripheralEm9_EPioType+0x118>)
     816:	4798      	blx	r3
	return 0l ;
     818:	2000      	movs	r0, #0
     81a:	bd70      	pop	{r4, r5, r6, pc}
					PinMode( ulPin, OUTPUT ) ;
     81c:	2201      	movs	r2, #1
     81e:	4b2e      	ldr	r3, [pc, #184]	; (8d8 <_ZN14CPinPeripheral13SetPeripheralEm9_EPioType+0x118>)
     820:	4798      	blx	r3
	return 0l ;
     822:	2000      	movs	r0, #0
     824:	bd70      	pop	{r4, r5, r6, pc}
		TestD =  g_APinDescription[ulPin].ulPin;
     826:	eb01 0341 	add.w	r3, r1, r1, lsl #1
     82a:	482a      	ldr	r0, [pc, #168]	; (8d4 <_ZN14CPinPeripheral13SetPeripheralEm9_EPioType+0x114>)
     82c:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
     830:	6858      	ldr	r0, [r3, #4]
     832:	4b2a      	ldr	r3, [pc, #168]	; (8dc <_ZN14CPinPeripheral13SetPeripheralEm9_EPioType+0x11c>)
     834:	6018      	str	r0, [r3, #0]
		if ( TestD & 1 ) // is pin odd?
     836:	681b      	ldr	r3, [r3, #0]
     838:	f013 0f01 	tst.w	r3, #1
     83c:	d121      	bne.n	882 <_ZN14CPinPeripheral13SetPeripheralEm9_EPioType+0xc2>
			temp = (PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg) & PORT_PMUX_PMUXO( 0xF ) ;
     83e:	4d25      	ldr	r5, [pc, #148]	; (8d4 <_ZN14CPinPeripheral13SetPeripheralEm9_EPioType+0x114>)
     840:	004e      	lsls	r6, r1, #1
     842:	1873      	adds	r3, r6, r1
     844:	f915 3033 	ldrsb.w	r3, [r5, r3, lsl #3]
     848:	01db      	lsls	r3, r3, #7
     84a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
     84e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
     852:	eb03 0050 	add.w	r0, r3, r0, lsr #1
     856:	f890 4030 	ldrb.w	r4, [r0, #48]	; 0x30
			PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg = temp|PORT_PMUX_PMUXE( ulPeripheral ) ;
     85a:	f004 04f0 	and.w	r4, r4, #240	; 0xf0
     85e:	f002 020f 	and.w	r2, r2, #15
     862:	4322      	orrs	r2, r4
     864:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
			PORT->Group[g_APinDescription[ulPin].ulPort].PINCFG[g_APinDescription[ulPin].ulPin].reg |= PORT_PINCFG_PMUXEN | PORT_PINCFG_DRVSTR ; // Enable port mux
     868:	4431      	add	r1, r6
     86a:	eb05 05c1 	add.w	r5, r5, r1, lsl #3
     86e:	686a      	ldr	r2, [r5, #4]
     870:	4413      	add	r3, r2
     872:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
     876:	f042 0241 	orr.w	r2, r2, #65	; 0x41
     87a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	return 0l ;
     87e:	2000      	movs	r0, #0
     880:	bd70      	pop	{r4, r5, r6, pc}
			temp = (PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg) & PORT_PMUX_PMUXE( 0xF ) ;
     882:	4d14      	ldr	r5, [pc, #80]	; (8d4 <_ZN14CPinPeripheral13SetPeripheralEm9_EPioType+0x114>)
     884:	004e      	lsls	r6, r1, #1
     886:	1873      	adds	r3, r6, r1
     888:	f915 3033 	ldrsb.w	r3, [r5, r3, lsl #3]
     88c:	01db      	lsls	r3, r3, #7
     88e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
     892:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
     896:	eb03 0050 	add.w	r0, r3, r0, lsr #1
     89a:	f890 4030 	ldrb.w	r4, [r0, #48]	; 0x30
			PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg = temp|PORT_PMUX_PMUXO( ulPeripheral ) ;
     89e:	f004 040f 	and.w	r4, r4, #15
     8a2:	ea44 1202 	orr.w	r2, r4, r2, lsl #4
     8a6:	b2d2      	uxtb	r2, r2
     8a8:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
			PORT->Group[g_APinDescription[ulPin].ulPort].PINCFG[g_APinDescription[ulPin].ulPin].reg |= PORT_PINCFG_PMUXEN | PORT_PINCFG_DRVSTR;
     8ac:	4431      	add	r1, r6
     8ae:	eb05 05c1 	add.w	r5, r5, r1, lsl #3
     8b2:	686a      	ldr	r2, [r5, #4]
     8b4:	4413      	add	r3, r2
     8b6:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
     8ba:	f042 0241 	orr.w	r2, r2, #65	; 0x41
     8be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	return 0l ;
     8c2:	2000      	movs	r0, #0
     8c4:	bd70      	pop	{r4, r5, r6, pc}
		return -1 ;
     8c6:	f04f 30ff 	mov.w	r0, #4294967295
     8ca:	bd70      	pop	{r4, r5, r6, pc}
		return -1l ;
     8cc:	f04f 30ff 	mov.w	r0, #4294967295
     8d0:	bd70      	pop	{r4, r5, r6, pc}
     8d2:	bf00      	nop
     8d4:	0000997c 	.word	0x0000997c
     8d8:	00000739 	.word	0x00000739
     8dc:	20000a10 	.word	0x20000a10

000008e0 <_ZN14CPinPeripheral6SetPinEmm>:

void CPinPeripheral::SetPin( uint32_t ulPin, uint32_t ulVal )
{
	// Handle the case the pin isn't usable as PIO
	if ( g_APinDescription[ulPin].ulPinType == PIO_NOT_A_PIN )
     8e0:	eb01 0041 	add.w	r0, r1, r1, lsl #1
     8e4:	4b1c      	ldr	r3, [pc, #112]	; (958 <_ZN14CPinPeripheral6SetPinEmm+0x78>)
     8e6:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
     8ea:	f993 3008 	ldrsb.w	r3, [r3, #8]
     8ee:	f1b3 3fff 	cmp.w	r3, #4294967295
     8f2:	d029      	beq.n	948 <_ZN14CPinPeripheral6SetPinEmm+0x68>
{
     8f4:	b430      	push	{r4, r5}
	{
		return ;
	}

	EPortType port = g_APinDescription[ulPin].ulPort;
	uint32_t pin = g_APinDescription[ulPin].ulPin;
     8f6:	4d18      	ldr	r5, [pc, #96]	; (958 <_ZN14CPinPeripheral6SetPinEmm+0x78>)
     8f8:	004b      	lsls	r3, r1, #1
     8fa:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
     8fe:	6840      	ldr	r0, [r0, #4]
	uint32_t pinMask = (1ul << pin);
     900:	2401      	movs	r4, #1
     902:	4084      	lsls	r4, r0
	EPortType port = g_APinDescription[ulPin].ulPort;
     904:	4419      	add	r1, r3

	if ( (PORT->Group[port].DIRSET.reg & pinMask) == 0 ) 
     906:	f915 3031 	ldrsb.w	r3, [r5, r1, lsl #3]
     90a:	01d9      	lsls	r1, r3, #7
     90c:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
     910:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
     914:	6889      	ldr	r1, [r1, #8]
     916:	420c      	tst	r4, r1
     918:	d10e      	bne.n	938 <_ZN14CPinPeripheral6SetPinEmm+0x58>
	{
		// the pin is not an output, disable pull-up if val is LOW, otherwise enable pull-up
		PORT->Group[port].PINCFG[pin].bit.PULLEN = ((ulVal == LOW) ? 0 : 1) ;
     91a:	1c15      	adds	r5, r2, #0
     91c:	bf18      	it	ne
     91e:	2501      	movne	r5, #1
     920:	eb00 11c3 	add.w	r1, r0, r3, lsl #7
     924:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
     928:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
     92c:	f891 0040 	ldrb.w	r0, [r1, #64]	; 0x40
     930:	f365 0082 	bfi	r0, r5, #2, #1
     934:	f881 0040 	strb.w	r0, [r1, #64]	; 0x40
	}

	if( ulVal == LOW )
     938:	b13a      	cbz	r2, 94a <_ZN14CPinPeripheral6SetPinEmm+0x6a>
		PORT->Group[port].OUTCLR.reg = pinMask;
	else
		PORT->Group[port].OUTSET.reg = pinMask;
     93a:	01db      	lsls	r3, r3, #7
     93c:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
     940:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
     944:	619c      	str	r4, [r3, #24]

	return ;
}
     946:	bc30      	pop	{r4, r5}
     948:	4770      	bx	lr
		PORT->Group[port].OUTCLR.reg = pinMask;
     94a:	01db      	lsls	r3, r3, #7
     94c:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
     950:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
     954:	615c      	str	r4, [r3, #20]
     956:	e7f6      	b.n	946 <_ZN14CPinPeripheral6SetPinEmm+0x66>
     958:	0000997c 	.word	0x0000997c

0000095c <_ZN4CpwmD1Ev>:
} //Cpwm

// default destructor
Cpwm::~Cpwm()
{
} //~Cpwm
     95c:	4770      	bx	lr
	...

00000960 <_ZN4Cpwm5WriteEmm>:

// Right now, PWM output only works on the pins with hardware support.  These are defined in the appropriate
// pins_*.c file.  For the rest of the pins,  default to digital output.

void Cpwm::Write(uint32_t pin, uint32_t value)
{
     960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	PinDescription pinDesc = g_APinDescription[pin];
     964:	eb01 0641 	add.w	r6, r1, r1, lsl #1
     968:	4b7b      	ldr	r3, [pc, #492]	; (b58 <_ZN4Cpwm5WriteEmm+0x1f8>)
     96a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
     96e:	68df      	ldr	r7, [r3, #12]
	uint32_t attr = pinDesc.ulPinAttribute;

	if(attr & (PIN_ATTR_PWM_E|PIN_ATTR_PWM_F|PIN_ATTR_PWM_G))
     970:	f417 7f42 	tst.w	r7, #776	; 0x308
     974:	f000 80ca 	beq.w	b0c <_ZN4Cpwm5WriteEmm+0x1ac>
     978:	4615      	mov	r5, r2
     97a:	4604      	mov	r4, r0
	PinDescription pinDesc = g_APinDescription[pin];
     97c:	f9b3 6012 	ldrsh.w	r6, [r3, #18]
	{

		uint32_t tcNum = GetTCNumber(pinDesc.ulPWMChannel);
     980:	ea4f 2826 	mov.w	r8, r6, asr #8
		uint8_t tcChannel = GetTCChannelNumber(pinDesc.ulPWMChannel);
     984:	b2f6      	uxtb	r6, r6
		static bool tcEnabled[TCC_INST_NUM+TC_INST_NUM];

		if(attr & PIN_ATTR_PWM_E)
     986:	f017 0f08 	tst.w	r7, #8
     98a:	d157      	bne.n	a3c <_ZN4Cpwm5WriteEmm+0xdc>
			PinPeripheral.SetPeripheral(pin, PIO_TIMER);
		else if(attr & PIN_ATTR_PWM_F)
     98c:	f417 7f80 	tst.w	r7, #256	; 0x100
     990:	d159      	bne.n	a46 <_ZN4Cpwm5WriteEmm+0xe6>
			PinPeripheral.SetPeripheral(pin, PIO_TIMER_ALT);
		else if(attr & PIN_ATTR_PWM_G)
     992:	f417 7f00 	tst.w	r7, #512	; 0x200
     996:	d15b      	bne.n	a50 <_ZN4Cpwm5WriteEmm+0xf0>
			PinPeripheral.SetPeripheral(pin, PIO_TCC_PDEC);

		if (!tcEnabled[tcNum])
     998:	4b70      	ldr	r3, [pc, #448]	; (b5c <_ZN4Cpwm5WriteEmm+0x1fc>)
     99a:	f813 3008 	ldrb.w	r3, [r3, r8]
     99e:	2b00      	cmp	r3, #0
     9a0:	f040 80a3 	bne.w	aea <_ZN4Cpwm5WriteEmm+0x18a>
		{
			tcEnabled[tcNum] = true;
     9a4:	2201      	movs	r2, #1
     9a6:	4b6d      	ldr	r3, [pc, #436]	; (b5c <_ZN4Cpwm5WriteEmm+0x1fc>)
     9a8:	f803 2008 	strb.w	r2, [r3, r8]
			GCLK->PCHCTRL[GCLK_CLKCTRL_IDs[tcNum]].reg = GCLK_PCHCTRL_GEN_GCLK0_Val | (1 << GCLK_PCHCTRL_CHEN_Pos);		//use clock generator 0
     9ac:	4b6a      	ldr	r3, [pc, #424]	; (b58 <_ZN4Cpwm5WriteEmm+0x1f8>)
     9ae:	eb03 0388 	add.w	r3, r3, r8, lsl #2
     9b2:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
     9b6:	3320      	adds	r3, #32
     9b8:	2140      	movs	r1, #64	; 0x40
     9ba:	4a69      	ldr	r2, [pc, #420]	; (b60 <_ZN4Cpwm5WriteEmm+0x200>)
     9bc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			
			if (tcNum >= TCC_INST_NUM)												// Set PORT
     9c0:	f1b8 0f04 	cmp.w	r8, #4
     9c4:	d949      	bls.n	a5a <_ZN4Cpwm5WriteEmm+0xfa>
			{
				m_TCx = (Tc*) GetTC(pinDesc.ulPWMChannel);						// -- Configure TC
     9c6:	4b67      	ldr	r3, [pc, #412]	; (b64 <_ZN4Cpwm5WriteEmm+0x204>)
     9c8:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
     9cc:	6023      	str	r3, [r4, #0]
				
				m_TCx->COUNT8.CTRLA.bit.SWRST = 1;									//reset
     9ce:	681a      	ldr	r2, [r3, #0]
     9d0:	f042 0201 	orr.w	r2, r2, #1
     9d4:	601a      	str	r2, [r3, #0]
				while (m_TCx->COUNT8.SYNCBUSY.bit.SWRST);
     9d6:	6822      	ldr	r2, [r4, #0]
     9d8:	6913      	ldr	r3, [r2, #16]
     9da:	f013 0f01 	tst.w	r3, #1
     9de:	d1fb      	bne.n	9d8 <_ZN4Cpwm5WriteEmm+0x78>
				m_TCx->COUNT8.CTRLA.bit.ENABLE = 0;									// Disable TCx
     9e0:	6813      	ldr	r3, [r2, #0]
     9e2:	f36f 0341 	bfc	r3, #1, #1
     9e6:	6013      	str	r3, [r2, #0]
				while (m_TCx->COUNT8.SYNCBUSY.bit.ENABLE);
     9e8:	6822      	ldr	r2, [r4, #0]
     9ea:	6913      	ldr	r3, [r2, #16]
     9ec:	f013 0f02 	tst.w	r3, #2
     9f0:	d1fb      	bne.n	9ea <_ZN4Cpwm5WriteEmm+0x8a>
				
				m_TCx->COUNT8.CTRLA.reg = TC_CTRLA_MODE_COUNT8 | TC_CTRLA_PRESCALER_DIV256; // Set Timer counter Mode to 8 bits, normal PWM, prescaler 1/256
     9f2:	f240 6304 	movw	r3, #1540	; 0x604
     9f6:	6013      	str	r3, [r2, #0]
				m_TCx->COUNT8.WAVE.reg = TC_WAVE_WAVEGEN_NPWM;
     9f8:	6823      	ldr	r3, [r4, #0]
     9fa:	2202      	movs	r2, #2
     9fc:	731a      	strb	r2, [r3, #12]

				while (m_TCx->COUNT8.SYNCBUSY.bit.CC0);								// Set the initial value
     9fe:	6823      	ldr	r3, [r4, #0]
     a00:	691a      	ldr	r2, [r3, #16]
     a02:	f012 0f40 	tst.w	r2, #64	; 0x40
     a06:	d1fb      	bne.n	a00 <_ZN4Cpwm5WriteEmm+0xa0>
				m_TCx->COUNT8.CC[tcChannel].reg = (uint8_t) value;
     a08:	b2ed      	uxtb	r5, r5
     a0a:	4433      	add	r3, r6
     a0c:	771d      	strb	r5, [r3, #28]
				while (m_TCx->COUNT8.SYNCBUSY.bit.CC0);
     a0e:	6822      	ldr	r2, [r4, #0]
     a10:	6913      	ldr	r3, [r2, #16]
     a12:	f013 0f40 	tst.w	r3, #64	; 0x40
     a16:	d1fb      	bne.n	a10 <_ZN4Cpwm5WriteEmm+0xb0>
				m_TCx->COUNT8.PER.reg = 0xFF;											// Set PER to maximum counter value (resolution : 0xFF)
     a18:	23ff      	movs	r3, #255	; 0xff
     a1a:	76d3      	strb	r3, [r2, #27]
				while (m_TCx->COUNT8.SYNCBUSY.bit.PER);
     a1c:	6822      	ldr	r2, [r4, #0]
     a1e:	6913      	ldr	r3, [r2, #16]
     a20:	f013 0f20 	tst.w	r3, #32
     a24:	d1fb      	bne.n	a1e <_ZN4Cpwm5WriteEmm+0xbe>
				
				m_TCx->COUNT8.CTRLA.bit.ENABLE = 1;									// Enable TCx
     a26:	6813      	ldr	r3, [r2, #0]
     a28:	f043 0302 	orr.w	r3, r3, #2
     a2c:	6013      	str	r3, [r2, #0]
				while (m_TCx->COUNT8.SYNCBUSY.bit.ENABLE);
     a2e:	6822      	ldr	r2, [r4, #0]
     a30:	6913      	ldr	r3, [r2, #16]
     a32:	f013 0f02 	tst.w	r3, #2
     a36:	d1fb      	bne.n	a30 <_ZN4Cpwm5WriteEmm+0xd0>
     a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			PinPeripheral.SetPeripheral(pin, PIO_TIMER);
     a3c:	2204      	movs	r2, #4
     a3e:	484a      	ldr	r0, [pc, #296]	; (b68 <_ZN4Cpwm5WriteEmm+0x208>)
     a40:	4b4a      	ldr	r3, [pc, #296]	; (b6c <_ZN4Cpwm5WriteEmm+0x20c>)
     a42:	4798      	blx	r3
     a44:	e7a8      	b.n	998 <_ZN4Cpwm5WriteEmm+0x38>
			PinPeripheral.SetPeripheral(pin, PIO_TIMER_ALT);
     a46:	2205      	movs	r2, #5
     a48:	4847      	ldr	r0, [pc, #284]	; (b68 <_ZN4Cpwm5WriteEmm+0x208>)
     a4a:	4b48      	ldr	r3, [pc, #288]	; (b6c <_ZN4Cpwm5WriteEmm+0x20c>)
     a4c:	4798      	blx	r3
     a4e:	e7a3      	b.n	998 <_ZN4Cpwm5WriteEmm+0x38>
			PinPeripheral.SetPeripheral(pin, PIO_TCC_PDEC);
     a50:	2206      	movs	r2, #6
     a52:	4845      	ldr	r0, [pc, #276]	; (b68 <_ZN4Cpwm5WriteEmm+0x208>)
     a54:	4b45      	ldr	r3, [pc, #276]	; (b6c <_ZN4Cpwm5WriteEmm+0x20c>)
     a56:	4798      	blx	r3
     a58:	e79e      	b.n	998 <_ZN4Cpwm5WriteEmm+0x38>
			}
			else
			{
				
				 m_TCCx = (Tcc*) GetTC(pinDesc.ulPWMChannel);				// -- Configure TCC
     a5a:	4b42      	ldr	r3, [pc, #264]	; (b64 <_ZN4Cpwm5WriteEmm+0x204>)
     a5c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
     a60:	6063      	str	r3, [r4, #4]

				m_TCCx->CTRLA.bit.SWRST = 1;
     a62:	681a      	ldr	r2, [r3, #0]
     a64:	f042 0201 	orr.w	r2, r2, #1
     a68:	601a      	str	r2, [r3, #0]
				while (m_TCCx->SYNCBUSY.bit.SWRST);
     a6a:	6862      	ldr	r2, [r4, #4]
     a6c:	6893      	ldr	r3, [r2, #8]
     a6e:	f013 0f01 	tst.w	r3, #1
     a72:	d1fb      	bne.n	a6c <_ZN4Cpwm5WriteEmm+0x10c>

				
				m_TCCx->CTRLA.bit.ENABLE = 0;									// Disable TCCx
     a74:	6813      	ldr	r3, [r2, #0]
     a76:	f36f 0341 	bfc	r3, #1, #1
     a7a:	6013      	str	r3, [r2, #0]
				while (m_TCCx->SYNCBUSY.bit.ENABLE);
     a7c:	6862      	ldr	r2, [r4, #4]
     a7e:	6893      	ldr	r3, [r2, #8]
     a80:	f013 0f02 	tst.w	r3, #2
     a84:	d1fb      	bne.n	a7e <_ZN4Cpwm5WriteEmm+0x11e>
				
				m_TCCx->CTRLA.reg = TCC_CTRLA_PRESCALER_DIV256 | TCC_CTRLA_PRESCSYNC_GCLK;		// Set prescaler to 1/256
     a86:	f44f 63c0 	mov.w	r3, #1536	; 0x600
     a8a:	6013      	str	r3, [r2, #0]

				
				m_TCCx->WAVE.reg = TCC_WAVE_WAVEGEN_NPWM;											// Set TCx as normal PWM
     a8c:	6863      	ldr	r3, [r4, #4]
     a8e:	2202      	movs	r2, #2
     a90:	63da      	str	r2, [r3, #60]	; 0x3c
				while ( m_TCCx->SYNCBUSY.bit.WAVE );
     a92:	6863      	ldr	r3, [r4, #4]
     a94:	689a      	ldr	r2, [r3, #8]
     a96:	f012 0f40 	tst.w	r2, #64	; 0x40
     a9a:	d1fb      	bne.n	a94 <_ZN4Cpwm5WriteEmm+0x134>

				while (m_TCCx->SYNCBUSY.bit.CC0 || m_TCCx->SYNCBUSY.bit.CC1);
     a9c:	689a      	ldr	r2, [r3, #8]
     a9e:	f412 7f80 	tst.w	r2, #256	; 0x100
     aa2:	d1fb      	bne.n	a9c <_ZN4Cpwm5WriteEmm+0x13c>
     aa4:	689a      	ldr	r2, [r3, #8]
     aa6:	f412 7f00 	tst.w	r2, #512	; 0x200
     aaa:	d1f7      	bne.n	a9c <_ZN4Cpwm5WriteEmm+0x13c>
				
				m_TCCx->CC[tcChannel].reg = (uint32_t) value;										// Set the initial value
     aac:	3610      	adds	r6, #16
     aae:	eb03 0386 	add.w	r3, r3, r6, lsl #2
     ab2:	605d      	str	r5, [r3, #4]
				while (m_TCCx->SYNCBUSY.bit.CC0 || m_TCCx->SYNCBUSY.bit.CC1);
     ab4:	6862      	ldr	r2, [r4, #4]
     ab6:	6893      	ldr	r3, [r2, #8]
     ab8:	f413 7f80 	tst.w	r3, #256	; 0x100
     abc:	d1fb      	bne.n	ab6 <_ZN4Cpwm5WriteEmm+0x156>
     abe:	6893      	ldr	r3, [r2, #8]
     ac0:	f413 7f00 	tst.w	r3, #512	; 0x200
     ac4:	d1f7      	bne.n	ab6 <_ZN4Cpwm5WriteEmm+0x156>
				
				m_TCCx->PER.reg = 0xFF;															// Set PER to maximum counter value (resolution : 0xFF)
     ac6:	23ff      	movs	r3, #255	; 0xff
     ac8:	6413      	str	r3, [r2, #64]	; 0x40
				while (m_TCCx->SYNCBUSY.bit.PER);
     aca:	6862      	ldr	r2, [r4, #4]
     acc:	6893      	ldr	r3, [r2, #8]
     ace:	f013 0f80 	tst.w	r3, #128	; 0x80
     ad2:	d1fb      	bne.n	acc <_ZN4Cpwm5WriteEmm+0x16c>
				
				m_TCCx->CTRLA.bit.ENABLE = 1;
     ad4:	6813      	ldr	r3, [r2, #0]
     ad6:	f043 0302 	orr.w	r3, r3, #2
     ada:	6013      	str	r3, [r2, #0]
				while (m_TCCx->SYNCBUSY.bit.ENABLE);											// Enable TCCx
     adc:	6862      	ldr	r2, [r4, #4]
     ade:	6893      	ldr	r3, [r2, #8]
     ae0:	f013 0f02 	tst.w	r3, #2
     ae4:	d1fb      	bne.n	ade <_ZN4Cpwm5WriteEmm+0x17e>
     ae6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			}
		}
		else
		{
			if (tcNum >= TCC_INST_NUM)
     aea:	f1b8 0f04 	cmp.w	r8, #4
     aee:	d90f      	bls.n	b10 <_ZN4Cpwm5WriteEmm+0x1b0>
			{
				Tc* TCx = (Tc*) GetTC(pinDesc.ulPWMChannel);
     af0:	4b1c      	ldr	r3, [pc, #112]	; (b64 <_ZN4Cpwm5WriteEmm+0x204>)
     af2:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
				TCx->COUNT8.CC[tcChannel].reg = (uint8_t) value;
     af6:	b2ed      	uxtb	r5, r5
     af8:	440e      	add	r6, r1
     afa:	7735      	strb	r5, [r6, #28]
				while (TCx->COUNT8.SYNCBUSY.bit.CC0 || TCx->COUNT8.SYNCBUSY.bit.CC1);
     afc:	690b      	ldr	r3, [r1, #16]
     afe:	f013 0f40 	tst.w	r3, #64	; 0x40
     b02:	d1fb      	bne.n	afc <_ZN4Cpwm5WriteEmm+0x19c>
     b04:	690b      	ldr	r3, [r1, #16]
     b06:	f013 0f80 	tst.w	r3, #128	; 0x80
     b0a:	d1f7      	bne.n	afc <_ZN4Cpwm5WriteEmm+0x19c>
     b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			}
			else
			{
				Tcc* TCCx = (Tcc*) GetTC(pinDesc.ulPWMChannel);
     b10:	4b14      	ldr	r3, [pc, #80]	; (b64 <_ZN4Cpwm5WriteEmm+0x204>)
     b12:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
				while (TCCx->SYNCBUSY.bit.CTRLB);
     b16:	689a      	ldr	r2, [r3, #8]
     b18:	f012 0f04 	tst.w	r2, #4
     b1c:	d1fb      	bne.n	b16 <_ZN4Cpwm5WriteEmm+0x1b6>
				while (TCCx->SYNCBUSY.bit.CC0 || TCCx->SYNCBUSY.bit.CC1);
     b1e:	689a      	ldr	r2, [r3, #8]
     b20:	f412 7f80 	tst.w	r2, #256	; 0x100
     b24:	d1fb      	bne.n	b1e <_ZN4Cpwm5WriteEmm+0x1be>
     b26:	689a      	ldr	r2, [r3, #8]
     b28:	f412 7f00 	tst.w	r2, #512	; 0x200
     b2c:	d1f7      	bne.n	b1e <_ZN4Cpwm5WriteEmm+0x1be>
				TCCx->CCBUF[tcChannel].reg = (uint32_t) value;
     b2e:	361c      	adds	r6, #28
     b30:	f843 5026 	str.w	r5, [r3, r6, lsl #2]
				while (TCCx->SYNCBUSY.bit.CC0 || TCCx->SYNCBUSY.bit.CC1);
     b34:	689a      	ldr	r2, [r3, #8]
     b36:	f412 7f80 	tst.w	r2, #256	; 0x100
     b3a:	d1fb      	bne.n	b34 <_ZN4Cpwm5WriteEmm+0x1d4>
     b3c:	689a      	ldr	r2, [r3, #8]
     b3e:	f412 7f00 	tst.w	r2, #512	; 0x200
     b42:	d1f7      	bne.n	b34 <_ZN4Cpwm5WriteEmm+0x1d4>
				TCCx->CTRLBCLR.bit.LUPD = 1;
     b44:	791a      	ldrb	r2, [r3, #4]
     b46:	f042 0202 	orr.w	r2, r2, #2
     b4a:	711a      	strb	r2, [r3, #4]
				while (TCCx->SYNCBUSY.bit.CTRLB);
     b4c:	689a      	ldr	r2, [r3, #8]
     b4e:	f012 0f04 	tst.w	r2, #4
     b52:	d1fb      	bne.n	b4c <_ZN4Cpwm5WriteEmm+0x1ec>
     b54:	e7da      	b.n	b0c <_ZN4Cpwm5WriteEmm+0x1ac>
     b56:	bf00      	nop
     b58:	00009d3c 	.word	0x00009d3c
     b5c:	20000a94 	.word	0x20000a94
     b60:	40001c00 	.word	0x40001c00
     b64:	20000004 	.word	0x20000004
     b68:	20000d44 	.word	0x20000d44
     b6c:	000007c1 	.word	0x000007c1

00000b70 <_GLOBAL__sub_I_g_apTCInstances>:
void Cpwm::SetValue(uint8_t Motor)
{
//	TCCx->CC[tcChannel].reg = (uint32_t) value;										// Set the initial value
//	while (TCCx->SYNCBUSY.bit.CC0 || TCCx->SYNCBUSY.bit.CC1);
		
}
     b70:	b508      	push	{r3, lr}
Cpwm Pwm;
     b72:	4a03      	ldr	r2, [pc, #12]	; (b80 <_GLOBAL__sub_I_g_apTCInstances+0x10>)
     b74:	4903      	ldr	r1, [pc, #12]	; (b84 <_GLOBAL__sub_I_g_apTCInstances+0x14>)
     b76:	4804      	ldr	r0, [pc, #16]	; (b88 <_GLOBAL__sub_I_g_apTCInstances+0x18>)
     b78:	4b04      	ldr	r3, [pc, #16]	; (b8c <_GLOBAL__sub_I_g_apTCInstances+0x1c>)
     b7a:	4798      	blx	r3
     b7c:	bd08      	pop	{r3, pc}
     b7e:	bf00      	nop
     b80:	20000000 	.word	0x20000000
     b84:	0000095d 	.word	0x0000095d
     b88:	20000aa4 	.word	0x20000aa4
     b8c:	00001bf9 	.word	0x00001bf9

00000b90 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh>:
	 Servo_Handler(_timer2, TC_FOR_TIMER2, CHANNEL_FOR_TIMER2, INTFLAG_BIT_FOR_TIMER_2);
 }
 #endif

 void Servo_Handler(timer16_Sequence_t timer, Tc *tc, uint8_t channel, uint8_t intFlag)
 {
     b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     b94:	4605      	mov	r5, r0
     b96:	460c      	mov	r4, r1
     b98:	4616      	mov	r6, r2
     b9a:	461f      	mov	r7, r3
	 if (currentServoIndex[timer] < 0) 
     b9c:	4b5e      	ldr	r3, [pc, #376]	; (d18 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x188>)
     b9e:	5c1b      	ldrb	r3, [r3, r0]
     ba0:	f013 0f80 	tst.w	r3, #128	; 0x80
     ba4:	d122      	bne.n	bec <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x5c>
		 tc->COUNT16.COUNT.reg = (uint16_t) 0;
		 while(tc->COUNT16.SYNCBUSY.bit.COUNT);
	} 
	else 
	{
		if (SERVO_INDEX(timer, currentServoIndex[timer]) < ServoCount && SERVO(timer, currentServoIndex[timer]).Pin.isActive == true) 
     ba6:	eb00 0140 	add.w	r1, r0, r0, lsl #1
     baa:	0089      	lsls	r1, r1, #2
     bac:	4b5a      	ldr	r3, [pc, #360]	; (d18 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x188>)
     bae:	5c1a      	ldrb	r2, [r3, r0]
     bb0:	785b      	ldrb	r3, [r3, #1]
     bb2:	b2db      	uxtb	r3, r3
     bb4:	fa41 f282 	sxtab	r2, r1, r2
     bb8:	429a      	cmp	r2, r3
     bba:	da1d      	bge.n	bf8 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x68>
     bbc:	4b56      	ldr	r3, [pc, #344]	; (d18 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x188>)
     bbe:	5c1a      	ldrb	r2, [r3, r0]
     bc0:	fa41 f282 	sxtab	r2, r1, r2
     bc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
     bc8:	791b      	ldrb	r3, [r3, #4]
     bca:	f013 0f40 	tst.w	r3, #64	; 0x40
     bce:	d013      	beq.n	bf8 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x68>
		{
			PinPeripheral.SetPin(SERVO(timer, currentServoIndex[timer]).Pin.nbr, LOW);   // pulse this channel low if activated
     bd0:	4b51      	ldr	r3, [pc, #324]	; (d18 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x188>)
     bd2:	5c1a      	ldrb	r2, [r3, r0]
     bd4:	fa41 f182 	sxtab	r1, r1, r2
     bd8:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
     bdc:	7919      	ldrb	r1, [r3, #4]
     bde:	2200      	movs	r2, #0
     be0:	f001 013f 	and.w	r1, r1, #63	; 0x3f
     be4:	484d      	ldr	r0, [pc, #308]	; (d1c <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x18c>)
     be6:	4b4e      	ldr	r3, [pc, #312]	; (d20 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x190>)
     be8:	4798      	blx	r3
     bea:	e005      	b.n	bf8 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x68>
		 tc->COUNT16.COUNT.reg = (uint16_t) 0;
     bec:	2300      	movs	r3, #0
     bee:	828b      	strh	r3, [r1, #20]
		 while(tc->COUNT16.SYNCBUSY.bit.COUNT);
     bf0:	6923      	ldr	r3, [r4, #16]
     bf2:	f013 0f10 	tst.w	r3, #16
     bf6:	d1fb      	bne.n	bf0 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x60>
		}
    }

   // Select the next servo controlled by this timer
   currentServoIndex[timer]++;
     bf8:	4a47      	ldr	r2, [pc, #284]	; (d18 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x188>)
     bfa:	5d53      	ldrb	r3, [r2, r5]
     bfc:	3301      	adds	r3, #1
     bfe:	b25b      	sxtb	r3, r3
     c00:	5553      	strb	r3, [r2, r5]

   if (SERVO_INDEX(timer, currentServoIndex[timer]) < ServoCount && currentServoIndex[timer] < SERVOS_PER_TIMER) 
     c02:	eb05 0845 	add.w	r8, r5, r5, lsl #1
     c06:	ea4f 0888 	mov.w	r8, r8, lsl #2
     c0a:	5d51      	ldrb	r1, [r2, r5]
     c0c:	7853      	ldrb	r3, [r2, #1]
     c0e:	b2db      	uxtb	r3, r3
     c10:	fa48 f281 	sxtab	r2, r8, r1
     c14:	429a      	cmp	r2, r3
     c16:	da04      	bge.n	c22 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x92>
     c18:	4b3f      	ldr	r3, [pc, #252]	; (d18 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x188>)
     c1a:	5d5b      	ldrb	r3, [r3, r5]
     c1c:	b25b      	sxtb	r3, r3
     c1e:	2b0b      	cmp	r3, #11
     c20:	dd48      	ble.n	cb4 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x124>
		}
	}
	else 
	{
		// finished all channels so wait for the refresh period to expire before starting over Get the counter value
		uint16_t tcCounterValue = tc->COUNT16.COUNT.reg;
     c22:	8aa2      	ldrh	r2, [r4, #20]
     c24:	b292      	uxth	r2, r2
		while(tc->COUNT16.SYNCBUSY.bit.COUNT);
     c26:	6923      	ldr	r3, [r4, #16]
     c28:	f013 0f10 	tst.w	r3, #16
     c2c:	d1fb      	bne.n	c26 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x96>

		if (tcCounterValue + 4UL < usToTicks(REFRESH_INTERVAL)) {   // allow a few ticks to ensure the next OCR1A not missed
     c2e:	4b3d      	ldr	r3, [pc, #244]	; (d24 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x194>)
     c30:	681b      	ldr	r3, [r3, #0]
     c32:	493d      	ldr	r1, [pc, #244]	; (d28 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x198>)
     c34:	fba1 1303 	umull	r1, r3, r1, r3
     c38:	0c99      	lsrs	r1, r3, #18
     c3a:	f644 6320 	movw	r3, #20000	; 0x4e20
     c3e:	fb03 f301 	mul.w	r3, r3, r1
     c42:	099b      	lsrs	r3, r3, #6
     c44:	1d11      	adds	r1, r2, #4
     c46:	4299      	cmp	r1, r3
     c48:	d225      	bcs.n	c96 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x106>
			tc->COUNT16.CC[channel].reg = (uint16_t) usToTicks(REFRESH_INTERVAL);
     c4a:	b29b      	uxth	r3, r3
     c4c:	f106 020c 	add.w	r2, r6, #12
     c50:	eb04 0242 	add.w	r2, r4, r2, lsl #1
     c54:	8093      	strh	r3, [r2, #4]
		}
		else 
		{
			tc->COUNT16.CC[channel].reg = (uint16_t) (tcCounterValue + 4UL);   // at least REFRESH_INTERVAL has elapsed
		}
		if(channel == 0) 
     c56:	bb36      	cbnz	r6, ca6 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x116>
		{
			while(tc->COUNT16.SYNCBUSY.bit.CC0);
     c58:	6923      	ldr	r3, [r4, #16]
     c5a:	f013 0f40 	tst.w	r3, #64	; 0x40
     c5e:	d1fb      	bne.n	c58 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0xc8>
		else if(channel == 1) 
		{
			while(tc->COUNT16.SYNCBUSY.bit.CC1);
		}

		currentServoIndex[timer] = -1;   // this will get incremented at the end of the refresh period to start again at the first channel
     c60:	22ff      	movs	r2, #255	; 0xff
     c62:	4b2d      	ldr	r3, [pc, #180]	; (d18 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x188>)
     c64:	555a      	strb	r2, [r3, r5]
	}

	// Clear the interrupt
	tc->COUNT16.INTFLAG.reg = intFlag;
     c66:	72a7      	strb	r7, [r4, #10]
}
     c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		 PinPeripheral.SetPin(SERVO(timer, currentServoIndex[timer]).Pin.nbr, HIGH);   // it's an active channel so pulse it high
     c6c:	4b2a      	ldr	r3, [pc, #168]	; (d18 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x188>)
     c6e:	5d5a      	ldrb	r2, [r3, r5]
     c70:	fa48 f282 	sxtab	r2, r8, r2
     c74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
     c78:	7919      	ldrb	r1, [r3, #4]
     c7a:	2201      	movs	r2, #1
     c7c:	f001 013f 	and.w	r1, r1, #63	; 0x3f
     c80:	4826      	ldr	r0, [pc, #152]	; (d1c <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x18c>)
     c82:	4b27      	ldr	r3, [pc, #156]	; (d20 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x190>)
     c84:	4798      	blx	r3
     c86:	e01f      	b.n	cc8 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x138>
		else if(channel == 1) 
     c88:	2e01      	cmp	r6, #1
     c8a:	d1ec      	bne.n	c66 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0xd6>
			while(tc->COUNT16.SYNCBUSY.bit.CC1);
     c8c:	6923      	ldr	r3, [r4, #16]
     c8e:	f013 0f80 	tst.w	r3, #128	; 0x80
     c92:	d1fb      	bne.n	c8c <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0xfc>
     c94:	e7e7      	b.n	c66 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0xd6>
			tc->COUNT16.CC[channel].reg = (uint16_t) (tcCounterValue + 4UL);   // at least REFRESH_INTERVAL has elapsed
     c96:	3204      	adds	r2, #4
     c98:	b292      	uxth	r2, r2
     c9a:	f106 030c 	add.w	r3, r6, #12
     c9e:	eb04 0343 	add.w	r3, r4, r3, lsl #1
     ca2:	809a      	strh	r2, [r3, #4]
     ca4:	e7d7      	b.n	c56 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0xc6>
		else if(channel == 1) 
     ca6:	2e01      	cmp	r6, #1
     ca8:	d1da      	bne.n	c60 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0xd0>
			while(tc->COUNT16.SYNCBUSY.bit.CC1);
     caa:	6923      	ldr	r3, [r4, #16]
     cac:	f013 0f80 	tst.w	r3, #128	; 0x80
     cb0:	d1fb      	bne.n	caa <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x11a>
     cb2:	e7d5      	b.n	c60 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0xd0>
	   if (SERVO(timer, currentServoIndex[timer]).Pin.isActive == true) 
     cb4:	4b18      	ldr	r3, [pc, #96]	; (d18 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x188>)
     cb6:	5d5a      	ldrb	r2, [r3, r5]
     cb8:	fa48 f282 	sxtab	r2, r8, r2
     cbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
     cc0:	791b      	ldrb	r3, [r3, #4]
     cc2:	f013 0f40 	tst.w	r3, #64	; 0x40
     cc6:	d1d1      	bne.n	c6c <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0xdc>
		while (tc->COUNT16.SYNCBUSY.bit.CTRLB);
     cc8:	6923      	ldr	r3, [r4, #16]
     cca:	f013 0f04 	tst.w	r3, #4
     cce:	d1fb      	bne.n	cc8 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x138>
		tc->COUNT16.CTRLBSET.bit.CMD = TC_CTRLBSET_CMD_READSYNC_Val;
     cd0:	7963      	ldrb	r3, [r4, #5]
     cd2:	2204      	movs	r2, #4
     cd4:	f362 1347 	bfi	r3, r2, #5, #3
     cd8:	7163      	strb	r3, [r4, #5]
		while (tc->COUNT16.SYNCBUSY.bit.CTRLB);
     cda:	6923      	ldr	r3, [r4, #16]
     cdc:	f013 0f04 	tst.w	r3, #4
     ce0:	d1fb      	bne.n	cda <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x14a>
		uint16_t tcCounterValue = tc->COUNT16.COUNT.reg;
     ce2:	8aa3      	ldrh	r3, [r4, #20]
     ce4:	b29a      	uxth	r2, r3
		while(tc->COUNT16.SYNCBUSY.bit.COUNT);
     ce6:	6923      	ldr	r3, [r4, #16]
     ce8:	f013 0f10 	tst.w	r3, #16
     cec:	d1fb      	bne.n	ce6 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x156>
		tc->COUNT16.CC[channel].reg = (uint16_t) (tcCounterValue + SERVO(timer, currentServoIndex[timer]).ticks);
     cee:	4b0a      	ldr	r3, [pc, #40]	; (d18 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x188>)
     cf0:	5d59      	ldrb	r1, [r3, r5]
     cf2:	fa48 f881 	sxtab	r8, r8, r1
     cf6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
     cfa:	689b      	ldr	r3, [r3, #8]
     cfc:	4413      	add	r3, r2
     cfe:	b29b      	uxth	r3, r3
     d00:	f106 020c 	add.w	r2, r6, #12
     d04:	eb04 0242 	add.w	r2, r4, r2, lsl #1
     d08:	8093      	strh	r3, [r2, #4]
		if(channel == 0) 
     d0a:	2e00      	cmp	r6, #0
     d0c:	d1bc      	bne.n	c88 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0xf8>
			while(tc->COUNT16.SYNCBUSY.bit.CC0);
     d0e:	6923      	ldr	r3, [r4, #16]
     d10:	f013 0f40 	tst.w	r3, #64	; 0x40
     d14:	d1fb      	bne.n	d0e <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0x17e>
     d16:	e7a6      	b.n	c66 <_Z13Servo_Handler18timer16_Sequence_tP2Tchh+0xd6>
     d18:	20000aac 	.word	0x20000aac
     d1c:	20000d44 	.word	0x20000d44
     d20:	000008e1 	.word	0x000008e1
     d24:	20000038 	.word	0x20000038
     d28:	431bde83 	.word	0x431bde83

00000d2c <TC0_Handler>:
 {
     d2c:	b510      	push	{r4, lr}
	 Servo_Handler(_timer1, TC_FOR_TIMER1, CHANNEL_FOR_TIMER1, INTFLAG_BIT_FOR_TIMER_1);
     d2e:	2310      	movs	r3, #16
     d30:	2200      	movs	r2, #0
     d32:	4902      	ldr	r1, [pc, #8]	; (d3c <TC0_Handler+0x10>)
     d34:	4610      	mov	r0, r2
     d36:	4c02      	ldr	r4, [pc, #8]	; (d40 <TC0_Handler+0x14>)
     d38:	47a0      	blx	r4
     d3a:	bd10      	pop	{r4, pc}
     d3c:	40003800 	.word	0x40003800
     d40:	00000b91 	.word	0x00000b91

00000d44 <_ZN6CServoC1Ev>:


// default constructor
CServo::CServo()
{
	if (ServoCount < MAX_SERVOS) 
     d44:	4b0f      	ldr	r3, [pc, #60]	; (d84 <_ZN6CServoC1Ev+0x40>)
     d46:	785b      	ldrb	r3, [r3, #1]
     d48:	b2db      	uxtb	r3, r3
     d4a:	2b0b      	cmp	r3, #11
     d4c:	dd02      	ble.n	d54 <_ZN6CServoC1Ev+0x10>
	{
		this->servoIndex = ServoCount++;                    // assign a servo index to this instance
		servos[this->servoIndex].ticks = usToTicks(DEFAULT_PULSE_WIDTH);   // store default values
	} 
	else 
		this->servoIndex = INVALID_SERVO;  // too many servos
     d4e:	23ff      	movs	r3, #255	; 0xff
     d50:	7003      	strb	r3, [r0, #0]
     d52:	4770      	bx	lr
CServo::CServo()
     d54:	b410      	push	{r4}
		this->servoIndex = ServoCount++;                    // assign a servo index to this instance
     d56:	4b0b      	ldr	r3, [pc, #44]	; (d84 <_ZN6CServoC1Ev+0x40>)
     d58:	7859      	ldrb	r1, [r3, #1]
     d5a:	b2c9      	uxtb	r1, r1
     d5c:	1c4a      	adds	r2, r1, #1
     d5e:	b2d2      	uxtb	r2, r2
     d60:	705a      	strb	r2, [r3, #1]
     d62:	7001      	strb	r1, [r0, #0]
		servos[this->servoIndex].ticks = usToTicks(DEFAULT_PULSE_WIDTH);   // store default values
     d64:	4a08      	ldr	r2, [pc, #32]	; (d88 <_ZN6CServoC1Ev+0x44>)
     d66:	6812      	ldr	r2, [r2, #0]
     d68:	4c08      	ldr	r4, [pc, #32]	; (d8c <_ZN6CServoC1Ev+0x48>)
     d6a:	fba4 4202 	umull	r4, r2, r4, r2
     d6e:	0c94      	lsrs	r4, r2, #18
     d70:	f240 52dc 	movw	r2, #1500	; 0x5dc
     d74:	fb02 f204 	mul.w	r2, r2, r4
     d78:	0992      	lsrs	r2, r2, #6
     d7a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
     d7e:	609a      	str	r2, [r3, #8]

} //CSerVo
     d80:	bc10      	pop	{r4}
     d82:	4770      	bx	lr
     d84:	20000aac 	.word	0x20000aac
     d88:	20000038 	.word	0x20000038
     d8c:	431bde83 	.word	0x431bde83

00000d90 <_ZN6CServoD1Ev>:

// default destructor
CServo::~CServo()
{
} //~CSerVo
     d90:	4770      	bx	lr

00000d92 <_ZN4CSpiD1Ev>:
} //CSpi

// default destructor
CSpi::~CSpi()
{
} //~CSpi
     d92:	4770      	bx	lr

00000d94 <_ZN4CSpiC1EP6SERCOMhhh14SercomSpiTXPad11SercomRXPad>:
#define SPI_IMODE_EXTINT 1
#define SPI_IMODE_GLOBAL 2

const SPISettings DEFAULT_SPI_SETTINGS = SPISettings();

CSpi::CSpi(SERCOM *p_sercom, uint8_t uc_pinMISO, uint8_t uc_pinSCK, uint8_t uc_pinMOSI, SercomSpiTXPad PadTx, SercomRXPad PadRx)
     d94:	b510      	push	{r4, lr}
{
  initialized = false;
     d96:	2400      	movs	r4, #0
     d98:	7244      	strb	r4, [r0, #9]
  assert(p_sercom != NULL);
     d9a:	b161      	cbz	r1, db6 <_ZN4CSpiC1EP6SERCOMhhh14SercomSpiTXPad11SercomRXPad+0x22>
  _p_sercom = p_sercom;
     d9c:	6001      	str	r1, [r0, #0]

  // pins
  _uc_pinMiso = uc_pinMISO;
     d9e:	7102      	strb	r2, [r0, #4]
  _uc_pinSCK = uc_pinSCK;
     da0:	7183      	strb	r3, [r0, #6]
  _uc_pinMosi = uc_pinMOSI;
     da2:	f89d 3008 	ldrb.w	r3, [sp, #8]
     da6:	7143      	strb	r3, [r0, #5]

  // SERCOM pads
  _padTx=PadTx;
     da8:	f89d 300c 	ldrb.w	r3, [sp, #12]
     dac:	71c3      	strb	r3, [r0, #7]
  _padRx=PadRx;
     dae:	f89d 3010 	ldrb.w	r3, [sp, #16]
     db2:	7203      	strb	r3, [r0, #8]
}
     db4:	bd10      	pop	{r4, pc}
  assert(p_sercom != NULL);
     db6:	4b03      	ldr	r3, [pc, #12]	; (dc4 <_ZN4CSpiC1EP6SERCOMhhh14SercomSpiTXPad11SercomRXPad+0x30>)
     db8:	4a03      	ldr	r2, [pc, #12]	; (dc8 <_ZN4CSpiC1EP6SERCOMhhh14SercomSpiTXPad11SercomRXPad+0x34>)
     dba:	2125      	movs	r1, #37	; 0x25
     dbc:	4803      	ldr	r0, [pc, #12]	; (dcc <_ZN4CSpiC1EP6SERCOMhhh14SercomSpiTXPad11SercomRXPad+0x38>)
     dbe:	4c04      	ldr	r4, [pc, #16]	; (dd0 <_ZN4CSpiC1EP6SERCOMhhh14SercomSpiTXPad11SercomRXPad+0x3c>)
     dc0:	47a0      	blx	r4
     dc2:	bf00      	nop
     dc4:	0000a53c 	.word	0x0000a53c
     dc8:	0000a130 	.word	0x0000a130
     dcc:	0000a550 	.word	0x0000a550
     dd0:	000024f9 	.word	0x000024f9

00000dd4 <_GLOBAL__sub_I__ZN4CSpiC2Ev>:
  #ifndef PERIPH_SPI
    #define PERIPH_SPI           sercom4
    #define PAD_SPI_TX           SPI_PAD_2_SCK_3
    #define PAD_SPI_RX           SERCOM_RX_PAD_0
  #endif // PERIPH_SPI
  CSpi SPI (&PERIPH_SPI,  PIN_SPI_MISO,  PIN_SPI_SCK,  PIN_SPI_MOSI,  PAD_SPI_TX,  PAD_SPI_RX);
     dd4:	b508      	push	{r3, lr}
		init_AlwaysInline(clock, bitOrder, dataMode);
	}

	void init_AlwaysInline(uint32_t clock, BitOrder bitOrder, uint8_t dataMode) __attribute__((__always_inline__)) 
	{
		this->clockFreq = clock; // Clipping handled in SERCOM.cpp
     dd6:	480c      	ldr	r0, [pc, #48]	; (e08 <_GLOBAL__sub_I__ZN4CSpiC2Ev+0x34>)
     dd8:	4b0c      	ldr	r3, [pc, #48]	; (e0c <_GLOBAL__sub_I__ZN4CSpiC2Ev+0x38>)
     dda:	6003      	str	r3, [r0, #0]

		this->bitOrder = (bitOrder == MSBFIRST ? MSB_FIRST : LSB_FIRST);
     ddc:	2300      	movs	r3, #0
     dde:	7143      	strb	r3, [r0, #5]

		switch (dataMode)
		{
			case SPI_MODE0:
			this->dataMode = SERCOM_SPI_MODE_0; break;
     de0:	7103      	strb	r3, [r0, #4]
  initialized = false;
     de2:	7443      	strb	r3, [r0, #17]
  _p_sercom = p_sercom;
     de4:	4b0a      	ldr	r3, [pc, #40]	; (e10 <_GLOBAL__sub_I__ZN4CSpiC2Ev+0x3c>)
     de6:	6083      	str	r3, [r0, #8]
  _uc_pinMiso = uc_pinMISO;
     de8:	2317      	movs	r3, #23
     dea:	7303      	strb	r3, [r0, #12]
  _uc_pinSCK = uc_pinSCK;
     dec:	2319      	movs	r3, #25
     dee:	7383      	strb	r3, [r0, #14]
  _uc_pinMosi = uc_pinMOSI;
     df0:	2318      	movs	r3, #24
     df2:	7343      	strb	r3, [r0, #13]
  _padTx=PadTx;
     df4:	2302      	movs	r3, #2
     df6:	73c3      	strb	r3, [r0, #15]
  _padRx=PadRx;
     df8:	7403      	strb	r3, [r0, #16]
  CSpi SPI (&PERIPH_SPI,  PIN_SPI_MISO,  PIN_SPI_SCK,  PIN_SPI_MOSI,  PAD_SPI_TX,  PAD_SPI_RX);
     dfa:	4a06      	ldr	r2, [pc, #24]	; (e14 <_GLOBAL__sub_I__ZN4CSpiC2Ev+0x40>)
     dfc:	4906      	ldr	r1, [pc, #24]	; (e18 <_GLOBAL__sub_I__ZN4CSpiC2Ev+0x44>)
     dfe:	3008      	adds	r0, #8
     e00:	4b06      	ldr	r3, [pc, #24]	; (e1c <_GLOBAL__sub_I__ZN4CSpiC2Ev+0x48>)
     e02:	4798      	blx	r3
     e04:	bd08      	pop	{r3, pc}
     e06:	bf00      	nop
     e08:	20000b10 	.word	0x20000b10
     e0c:	003d0900 	.word	0x003d0900
     e10:	20000b5c 	.word	0x20000b5c
     e14:	20000000 	.word	0x20000000
     e18:	00000d93 	.word	0x00000d93
     e1c:	00001bf9 	.word	0x00001bf9

00000e20 <_ZN5CUartD1Ev>:
} //CUart

// default destructor
CUart::~CUart()
{
} //~CUart
     e20:	4770      	bx	lr

00000e22 <_ZN5CUartC1EP6SERCOM>:





CUart::CUart(SERCOM *_s )
     e22:	4603      	mov	r3, r0
{
	sercom = _s;
     e24:	f8c0 1180 	str.w	r1, [r0, #384]	; 0x180
	UartRecieveQue.Size = SERIAL0_RX_BUFFER_SIZE;
     e28:	22c8      	movs	r2, #200	; 0xc8
     e2a:	f8a0 2166 	strh.w	r2, [r0, #358]	; 0x166
	UartTransmitQue.Size = SERIAL0_TX_BUFFER_SIZE;
     e2e:	2296      	movs	r2, #150	; 0x96
     e30:	f8a0 2176 	strh.w	r2, [r0, #374]	; 0x176
	UartRecieveQue.Buffer = RxBuffer;
     e34:	1882      	adds	r2, r0, r2
     e36:	f8c0 2168 	str.w	r2, [r0, #360]	; 0x168
	UartTransmitQue.Buffer = TxBuffer;
     e3a:	f8c3 0178 	str.w	r0, [r3, #376]	; 0x178
}
     e3e:	4770      	bx	lr

00000e40 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh>:

void CUart::Init(unsigned long baudrate,uint8_t _pinRX, uint8_t _pinTX, SercomRXPad _padRX, SercomUartTXPad _padTX, uint8_t _pinRTS, uint8_t _pinCTS)
{
     e40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     e44:	b082      	sub	sp, #8
     e46:	4604      	mov	r4, r0
     e48:	4688      	mov	r8, r1
     e4a:	4611      	mov	r1, r2
  uint16_t config = SERIAL_8N1;
  
  	uc_pinRX = _pinRX;
     e4c:	f880 2184 	strb.w	r2, [r0, #388]	; 0x184
  	uc_pinTX = _pinTX;
     e50:	f880 3185 	strb.w	r3, [r0, #389]	; 0x185
  	uc_padRX = _padRX;
     e54:	f89d 3020 	ldrb.w	r3, [sp, #32]
     e58:	f880 3186 	strb.w	r3, [r0, #390]	; 0x186
  	uc_padTX = _padTX;
     e5c:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
     e60:	f880 3187 	strb.w	r3, [r0, #391]	; 0x187
  	uc_pinRTS = _pinRTS; 
     e64:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
     e68:	f880 3188 	strb.w	r3, [r0, #392]	; 0x188
  	uc_pinCTS = _pinCTS;
     e6c:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
     e70:	f880 3189 	strb.w	r3, [r0, #393]	; 0x189
	PinPeripheral.SetPeripheral(uc_pinRX, g_APinDescription[uc_pinRX].ulPinType);
     e74:	4d49      	ldr	r5, [pc, #292]	; (f9c <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x15c>)
     e76:	eb02 0342 	add.w	r3, r2, r2, lsl #1
     e7a:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
     e7e:	4f48      	ldr	r7, [pc, #288]	; (fa0 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x160>)
     e80:	f993 2008 	ldrsb.w	r2, [r3, #8]
     e84:	4638      	mov	r0, r7
     e86:	4e47      	ldr	r6, [pc, #284]	; (fa4 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x164>)
     e88:	47b0      	blx	r6
	PinPeripheral.SetPeripheral(uc_pinTX, g_APinDescription[uc_pinTX].ulPinType);
     e8a:	f894 1185 	ldrb.w	r1, [r4, #389]	; 0x185
     e8e:	eb01 0341 	add.w	r3, r1, r1, lsl #1
     e92:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
     e96:	f995 2008 	ldrsb.w	r2, [r5, #8]
     e9a:	4638      	mov	r0, r7
     e9c:	47b0      	blx	r6

  if (uc_padTX == UART_TX_RTS_CTS_PAD_0_2_3) 
     e9e:	f894 3187 	ldrb.w	r3, [r4, #391]	; 0x187
     ea2:	2b02      	cmp	r3, #2
     ea4:	d04d      	beq.n	f42 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x102>
	{
      PinPeripheral.SetPeripheral(uc_pinCTS, g_APinDescription[uc_pinCTS].ulPinType);
    }
  }

	if (uc_pinRTS != NO_RTS_PIN) 
     ea6:	f894 1188 	ldrb.w	r1, [r4, #392]	; 0x188
     eaa:	29ff      	cmp	r1, #255	; 0xff
     eac:	d01c      	beq.n	ee8 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0xa8>
	{
		PinPeripheral.PinMode(uc_pinRTS, OUTPUT);
     eae:	2201      	movs	r2, #1
     eb0:	483b      	ldr	r0, [pc, #236]	; (fa0 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x160>)
     eb2:	4b3d      	ldr	r3, [pc, #244]	; (fa8 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x168>)
     eb4:	4798      	blx	r3

		EPortType rtsPort = g_APinDescription[uc_pinRTS].ulPort;
     eb6:	f894 5188 	ldrb.w	r5, [r4, #392]	; 0x188
     eba:	4a38      	ldr	r2, [pc, #224]	; (f9c <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x15c>)
     ebc:	0069      	lsls	r1, r5, #1
     ebe:	194b      	adds	r3, r1, r5
		pul_outsetRTS = &PORT->Group[rtsPort].OUTSET.reg;
     ec0:	f912 0033 	ldrsb.w	r0, [r2, r3, lsl #3]
     ec4:	01c0      	lsls	r0, r0, #7
     ec6:	4b39      	ldr	r3, [pc, #228]	; (fac <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x16c>)
     ec8:	4403      	add	r3, r0
     eca:	f8c4 318c 	str.w	r3, [r4, #396]	; 0x18c
		pul_outclrRTS = &PORT->Group[rtsPort].OUTCLR.reg;
     ece:	4b38      	ldr	r3, [pc, #224]	; (fb0 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x170>)
     ed0:	4403      	add	r3, r0
     ed2:	f8c4 3190 	str.w	r3, [r4, #400]	; 0x190
		ul_pinMaskRTS = (1ul << g_APinDescription[uc_pinRTS].ulPin);
     ed6:	4429      	add	r1, r5
     ed8:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
     edc:	6851      	ldr	r1, [r2, #4]
     ede:	2201      	movs	r2, #1
     ee0:	408a      	lsls	r2, r1
     ee2:	f8c4 2194 	str.w	r2, [r4, #404]	; 0x194
		*pul_outclrRTS = ul_pinMaskRTS;
     ee6:	601a      	str	r2, [r3, #0]
	}

	  sercom->initClockNVIC();
     ee8:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
     eec:	4b31      	ldr	r3, [pc, #196]	; (fb4 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x174>)
     eee:	4798      	blx	r3

	
	if (!sercom->sercomusart_is_syncing( SERCOM_USART_SYNCBUSY_SWRST)) 
     ef0:	2101      	movs	r1, #1
     ef2:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
     ef6:	4b30      	ldr	r3, [pc, #192]	; (fb8 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x178>)
     ef8:	4798      	blx	r3
     efa:	b380      	cbz	r0, f5e <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x11e>
			sercom->SercomUsartClearCTRLA_ENABLE_bit();
			sercom->SercomUsartWaitForSync(SERCOM_USART_SYNCBUSY_ENABLE);
		}
		sercom->SercomUsartWriteCTRLAReg( SERCOM_USART_CTRLA_SWRST | mode);
	}
	sercom->SercomUsartWaitForSync( SERCOM_USART_SYNCBUSY_SWRST);
     efc:	2101      	movs	r1, #1
     efe:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
     f02:	4b2e      	ldr	r3, [pc, #184]	; (fbc <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x17c>)
     f04:	4798      	blx	r3

	sercom->initUART(UART_INT_CLOCK, SAMPLE_RATE_x16, baudrate);
     f06:	4643      	mov	r3, r8
     f08:	2201      	movs	r2, #1
     f0a:	4611      	mov	r1, r2
     f0c:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
     f10:	4d2b      	ldr	r5, [pc, #172]	; (fc0 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x180>)
     f12:	47a8      	blx	r5
	sercom->initFrame(extractCharSize(config), LSB_FIRST, extractParity(config), extractNbStopBit(config));
     f14:	2100      	movs	r1, #0
     f16:	9100      	str	r1, [sp, #0]
     f18:	2302      	movs	r3, #2
     f1a:	2201      	movs	r2, #1
     f1c:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
     f20:	4d28      	ldr	r5, [pc, #160]	; (fc4 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x184>)
     f22:	47a8      	blx	r5
	sercom->initPads(uc_padTX, uc_padRX);
     f24:	f894 2186 	ldrb.w	r2, [r4, #390]	; 0x186
     f28:	f894 1187 	ldrb.w	r1, [r4, #391]	; 0x187
     f2c:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
     f30:	4b25      	ldr	r3, [pc, #148]	; (fc8 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x188>)
     f32:	4798      	blx	r3
	sercom->enableUART();
     f34:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
     f38:	4b24      	ldr	r3, [pc, #144]	; (fcc <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x18c>)
     f3a:	4798      	blx	r3

}
     f3c:	b002      	add	sp, #8
     f3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (uc_pinCTS != NO_CTS_PIN) 
     f42:	f894 1189 	ldrb.w	r1, [r4, #393]	; 0x189
     f46:	29ff      	cmp	r1, #255	; 0xff
     f48:	d0ad      	beq.n	ea6 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x66>
      PinPeripheral.SetPeripheral(uc_pinCTS, g_APinDescription[uc_pinCTS].ulPinType);
     f4a:	eb01 0241 	add.w	r2, r1, r1, lsl #1
     f4e:	4b13      	ldr	r3, [pc, #76]	; (f9c <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x15c>)
     f50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
     f54:	f993 2008 	ldrsb.w	r2, [r3, #8]
     f58:	4638      	mov	r0, r7
     f5a:	47b0      	blx	r6
     f5c:	e7a3      	b.n	ea6 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x66>
		uint32_t mode = sercom->GetUartMode();
     f5e:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
     f62:	4b1b      	ldr	r3, [pc, #108]	; (fd0 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x190>)
     f64:	4798      	blx	r3
     f66:	4605      	mov	r5, r0
		UartDebug = mode;
     f68:	4b1a      	ldr	r3, [pc, #104]	; (fd4 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x194>)
     f6a:	6018      	str	r0, [r3, #0]
		if (sercom->SercomUsartGetCTRLAReg( SERCOM_USART_CTRLA_ENABLE)) 
     f6c:	2102      	movs	r1, #2
     f6e:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
     f72:	4b19      	ldr	r3, [pc, #100]	; (fd8 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x198>)
     f74:	4798      	blx	r3
     f76:	b930      	cbnz	r0, f86 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x146>
		sercom->SercomUsartWriteCTRLAReg( SERCOM_USART_CTRLA_SWRST | mode);
     f78:	f045 0101 	orr.w	r1, r5, #1
     f7c:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
     f80:	4b16      	ldr	r3, [pc, #88]	; (fdc <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x19c>)
     f82:	4798      	blx	r3
     f84:	e7ba      	b.n	efc <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0xbc>
			sercom->SercomUsartClearCTRLA_ENABLE_bit();
     f86:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
     f8a:	4b15      	ldr	r3, [pc, #84]	; (fe0 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x1a0>)
     f8c:	4798      	blx	r3
			sercom->SercomUsartWaitForSync(SERCOM_USART_SYNCBUSY_ENABLE);
     f8e:	2102      	movs	r1, #2
     f90:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
     f94:	4b09      	ldr	r3, [pc, #36]	; (fbc <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x17c>)
     f96:	4798      	blx	r3
     f98:	e7ee      	b.n	f78 <_ZN5CUart4InitEmhh11SercomRXPad15SercomUartTXPadhh+0x138>
     f9a:	bf00      	nop
     f9c:	0000a560 	.word	0x0000a560
     fa0:	20000d44 	.word	0x20000d44
     fa4:	000007c1 	.word	0x000007c1
     fa8:	00000739 	.word	0x00000739
     fac:	41008018 	.word	0x41008018
     fb0:	41008014 	.word	0x41008014
     fb4:	00001a95 	.word	0x00001a95
     fb8:	00001731 	.word	0x00001731
     fbc:	0000173f 	.word	0x0000173f
     fc0:	000015f5 	.word	0x000015f5
     fc4:	0000164d 	.word	0x0000164d
     fc8:	00001687 	.word	0x00001687
     fcc:	000016ad 	.word	0x000016ad
     fd0:	00001761 	.word	0x00001761
     fd4:	20000b28 	.word	0x20000b28
     fd8:	00001749 	.word	0x00001749
     fdc:	000017a5 	.word	0x000017a5
     fe0:	0000176d 	.word	0x0000176d

00000fe4 <_ZN5CUart5WriteEP11CirBuffer_th>:
	Buffer->Buffer[i] =0;
}

uint16_t CUart::Write(CirBuffer_t *Buffer,unsigned char ch)
{
	if(Buffer->m_Len < Buffer->Size)
     fe4:	8888      	ldrh	r0, [r1, #4]
     fe6:	88cb      	ldrh	r3, [r1, #6]
     fe8:	4298      	cmp	r0, r3
     fea:	da12      	bge.n	1012 <_ZN5CUart5WriteEP11CirBuffer_th+0x2e>
	{
		Buffer->Buffer[Buffer->m_Head] = ch;
     fec:	880b      	ldrh	r3, [r1, #0]
     fee:	6888      	ldr	r0, [r1, #8]
     ff0:	54c2      	strb	r2, [r0, r3]
		Buffer->m_Head++;
     ff2:	880b      	ldrh	r3, [r1, #0]
     ff4:	3301      	adds	r3, #1
     ff6:	b29b      	uxth	r3, r3
     ff8:	800b      	strh	r3, [r1, #0]
		if(Buffer->m_Head >= Buffer->Size)
     ffa:	88ca      	ldrh	r2, [r1, #6]
     ffc:	4293      	cmp	r3, r2
		Buffer->m_Head = 0;
     ffe:	bfa4      	itt	ge
    1000:	2300      	movge	r3, #0
    1002:	800b      	strhge	r3, [r1, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    1004:	b672      	cpsid	i
		__disable_irq();
		Buffer->m_Len++;
    1006:	888b      	ldrh	r3, [r1, #4]
    1008:	3301      	adds	r3, #1
    100a:	808b      	strh	r3, [r1, #4]
  __ASM volatile ("cpsie i" : : : "memory");
    100c:	b662      	cpsie	i
		__enable_irq();
		return(true);
    100e:	2001      	movs	r0, #1
    1010:	4770      	bx	lr
	}
	else
		return(false);
    1012:	2000      	movs	r0, #0
}
    1014:	4770      	bx	lr

00001016 <_ZN5CUart4ReadEP11CirBuffer_tPh>:

bool CUart::Read(CirBuffer_t *Buffer,unsigned char *Data)
{
	if(Buffer->m_Len > 0)
    1016:	888b      	ldrh	r3, [r1, #4]
    1018:	b19b      	cbz	r3, 1042 <_ZN5CUart4ReadEP11CirBuffer_tPh+0x2c>
	{
		*Data = Buffer->Buffer[Buffer->m_Tail];
    101a:	884b      	ldrh	r3, [r1, #2]
    101c:	6888      	ldr	r0, [r1, #8]
    101e:	5cc3      	ldrb	r3, [r0, r3]
    1020:	7013      	strb	r3, [r2, #0]
		Buffer->m_Tail++;
    1022:	884b      	ldrh	r3, [r1, #2]
    1024:	3301      	adds	r3, #1
    1026:	b29b      	uxth	r3, r3
    1028:	804b      	strh	r3, [r1, #2]
		if(Buffer->m_Tail >= Buffer->Size)
    102a:	88ca      	ldrh	r2, [r1, #6]
    102c:	4293      	cmp	r3, r2
		Buffer->m_Tail = 0;
    102e:	bfa4      	itt	ge
    1030:	2300      	movge	r3, #0
    1032:	804b      	strhge	r3, [r1, #2]
  __ASM volatile ("cpsid i" : : : "memory");
    1034:	b672      	cpsid	i
		__disable_irq();
		Buffer->m_Len--;
    1036:	888b      	ldrh	r3, [r1, #4]
    1038:	3b01      	subs	r3, #1
    103a:	808b      	strh	r3, [r1, #4]
  __ASM volatile ("cpsie i" : : : "memory");
    103c:	b662      	cpsie	i
		__enable_irq();
		
		return(true);
    103e:	2001      	movs	r0, #1
    1040:	4770      	bx	lr
	}
	else
		return(false);
    1042:	2000      	movs	r0, #0
}
    1044:	4770      	bx	lr
	...

00001048 <_ZN5CUart10IrqHandlerEv>:
{
    1048:	b510      	push	{r4, lr}
    104a:	b082      	sub	sp, #8
    104c:	4604      	mov	r4, r0
	if (sercom->isFrameErrorUART())
    104e:	f8d0 0180 	ldr.w	r0, [r0, #384]	; 0x180
    1052:	4b22      	ldr	r3, [pc, #136]	; (10dc <_ZN5CUart10IrqHandlerEv+0x94>)
    1054:	4798      	blx	r3
    1056:	b980      	cbnz	r0, 107a <_ZN5CUart10IrqHandlerEv+0x32>
	if (sercom->availableDataUART())
    1058:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
    105c:	4b20      	ldr	r3, [pc, #128]	; (10e0 <_ZN5CUart10IrqHandlerEv+0x98>)
    105e:	4798      	blx	r3
    1060:	b9a0      	cbnz	r0, 108c <_ZN5CUart10IrqHandlerEv+0x44>
	if (sercom->isDataRegisterEmptyUART())
    1062:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
    1066:	4b1f      	ldr	r3, [pc, #124]	; (10e4 <_ZN5CUart10IrqHandlerEv+0x9c>)
    1068:	4798      	blx	r3
    106a:	b9d0      	cbnz	r0, 10a2 <_ZN5CUart10IrqHandlerEv+0x5a>
	if (sercom->isUARTError())
    106c:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
    1070:	4b1d      	ldr	r3, [pc, #116]	; (10e8 <_ZN5CUart10IrqHandlerEv+0xa0>)
    1072:	4798      	blx	r3
    1074:	bb48      	cbnz	r0, 10ca <_ZN5CUart10IrqHandlerEv+0x82>
}
    1076:	b002      	add	sp, #8
    1078:	bd10      	pop	{r4, pc}
		sercom->readDataUART();					// frame error, next byte is invalid so read and discard it
    107a:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
    107e:	4b1b      	ldr	r3, [pc, #108]	; (10ec <_ZN5CUart10IrqHandlerEv+0xa4>)
    1080:	4798      	blx	r3
		sercom->clearFrameErrorUART();
    1082:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
    1086:	4b1a      	ldr	r3, [pc, #104]	; (10f0 <_ZN5CUart10IrqHandlerEv+0xa8>)
    1088:	4798      	blx	r3
    108a:	e7e5      	b.n	1058 <_ZN5CUart10IrqHandlerEv+0x10>
		Write(&UartRecieveQue,sercom->readDataUART());
    108c:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
    1090:	4b16      	ldr	r3, [pc, #88]	; (10ec <_ZN5CUart10IrqHandlerEv+0xa4>)
    1092:	4798      	blx	r3
    1094:	4602      	mov	r2, r0
    1096:	f504 71b0 	add.w	r1, r4, #352	; 0x160
    109a:	4620      	mov	r0, r4
    109c:	4b15      	ldr	r3, [pc, #84]	; (10f4 <_ZN5CUart10IrqHandlerEv+0xac>)
    109e:	4798      	blx	r3
    10a0:	e7df      	b.n	1062 <_ZN5CUart10IrqHandlerEv+0x1a>
		if (Read(&UartTransmitQue,&data))
    10a2:	f10d 0207 	add.w	r2, sp, #7
    10a6:	f504 71b8 	add.w	r1, r4, #368	; 0x170
    10aa:	4620      	mov	r0, r4
    10ac:	4b12      	ldr	r3, [pc, #72]	; (10f8 <_ZN5CUart10IrqHandlerEv+0xb0>)
    10ae:	4798      	blx	r3
    10b0:	b130      	cbz	r0, 10c0 <_ZN5CUart10IrqHandlerEv+0x78>
			sercom->writeDataUART(data);
    10b2:	f89d 1007 	ldrb.w	r1, [sp, #7]
    10b6:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
    10ba:	4b10      	ldr	r3, [pc, #64]	; (10fc <_ZN5CUart10IrqHandlerEv+0xb4>)
    10bc:	4798      	blx	r3
    10be:	e7d5      	b.n	106c <_ZN5CUart10IrqHandlerEv+0x24>
			sercom->disableDataRegisterEmptyInterruptUART();
    10c0:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
    10c4:	4b0e      	ldr	r3, [pc, #56]	; (1100 <_ZN5CUart10IrqHandlerEv+0xb8>)
    10c6:	4798      	blx	r3
    10c8:	e7d0      	b.n	106c <_ZN5CUart10IrqHandlerEv+0x24>
		sercom->acknowledgeUARTError();
    10ca:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
    10ce:	4b0d      	ldr	r3, [pc, #52]	; (1104 <_ZN5CUart10IrqHandlerEv+0xbc>)
    10d0:	4798      	blx	r3
		sercom->clearStatusUART();
    10d2:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
    10d6:	4b0c      	ldr	r3, [pc, #48]	; (1108 <_ZN5CUart10IrqHandlerEv+0xc0>)
    10d8:	4798      	blx	r3
}
    10da:	e7cc      	b.n	1076 <_ZN5CUart10IrqHandlerEv+0x2e>
    10dc:	000016e9 	.word	0x000016e9
    10e0:	000016cb 	.word	0x000016cb
    10e4:	000016ff 	.word	0x000016ff
    10e8:	000016d5 	.word	0x000016d5
    10ec:	00001709 	.word	0x00001709
    10f0:	000016f3 	.word	0x000016f3
    10f4:	00000fe5 	.word	0x00000fe5
    10f8:	00001017 	.word	0x00001017
    10fc:	00001711 	.word	0x00001711
    1100:	00001729 	.word	0x00001729
    1104:	000016dd 	.word	0x000016dd
    1108:	000016c3 	.word	0x000016c3

0000110c <_ZN5CUart9WriteCharEh>:
{
    110c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1110:	4604      	mov	r4, r0
    1112:	4688      	mov	r8, r1
	if (sercom->isDataRegisterEmptyUART() && Available(&UartTransmitQue) == 0) 
    1114:	f8d0 0180 	ldr.w	r0, [r0, #384]	; 0x180
    1118:	4b22      	ldr	r3, [pc, #136]	; (11a4 <_ZN5CUart9WriteCharEh+0x98>)
    111a:	4798      	blx	r3
    111c:	b110      	cbz	r0, 1124 <_ZN5CUart9WriteCharEh+0x18>
    111e:	f8b4 3174 	ldrh.w	r3, [r4, #372]	; 0x174
    1122:	b11b      	cbz	r3, 112c <_ZN5CUart9WriteCharEh+0x20>
			if (sercom->isDataRegisterEmptyUART()) 
    1124:	4e1f      	ldr	r6, [pc, #124]	; (11a4 <_ZN5CUart9WriteCharEh+0x98>)
				IrqHandler();
    1126:	4f20      	ldr	r7, [pc, #128]	; (11a8 <_ZN5CUart9WriteCharEh+0x9c>)
				uint32_t exceptionNumber = (SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk);
    1128:	4d20      	ldr	r5, [pc, #128]	; (11ac <_ZN5CUart9WriteCharEh+0xa0>)
    112a:	e00e      	b.n	114a <_ZN5CUart9WriteCharEh+0x3e>
		sercom->writeDataUART(data);
    112c:	4641      	mov	r1, r8
    112e:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
    1132:	4b1f      	ldr	r3, [pc, #124]	; (11b0 <_ZN5CUart9WriteCharEh+0xa4>)
    1134:	4798      	blx	r3
    1136:	e031      	b.n	119c <_ZN5CUart9WriteCharEh+0x90>
    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
    1138:	f003 030f 	and.w	r3, r3, #15
    113c:	3b04      	subs	r3, #4
    113e:	442b      	add	r3, r5
    1140:	7e1b      	ldrb	r3, [r3, #24]
			if (sercom->isDataRegisterEmptyUART()) 
    1142:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
    1146:	47b0      	blx	r6
    1148:	b9d8      	cbnz	r0, 1182 <_ZN5CUart9WriteCharEh+0x76>
	if(Buffer->m_Len >= Buffer->Size)
    114a:	f8b4 2174 	ldrh.w	r2, [r4, #372]	; 0x174
    114e:	f8b4 3176 	ldrh.w	r3, [r4, #374]	; 0x176
		while(IsFull(&UartTransmitQue)) 
    1152:	429a      	cmp	r2, r3
    1154:	db18      	blt.n	1188 <_ZN5CUart9WriteCharEh+0x7c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    1156:	f3ef 8310 	mrs	r3, PRIMASK
			if (interruptsEnabled) 
    115a:	f013 0f01 	tst.w	r3, #1
    115e:	d1f0      	bne.n	1142 <_ZN5CUart9WriteCharEh+0x36>
				uint32_t exceptionNumber = (SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk);
    1160:	686b      	ldr	r3, [r5, #4]
    1162:	f3c3 0308 	ubfx	r3, r3, #0, #9
				if (exceptionNumber == 0 ||  NVIC_GetPriority((IRQn_Type)(exceptionNumber - 16)) > SERCOM_NVIC_PRIORITY) 
    1166:	2b00      	cmp	r3, #0
    1168:	d0ef      	beq.n	114a <_ZN5CUart9WriteCharEh+0x3e>
    116a:	3b10      	subs	r3, #16
    116c:	b29b      	uxth	r3, r3
    116e:	b21a      	sxth	r2, r3
  if ((int32_t)(IRQn) >= 0)
    1170:	2a00      	cmp	r2, #0
    1172:	dbe1      	blt.n	1138 <_ZN5CUart9WriteCharEh+0x2c>
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
    1174:	f102 4360 	add.w	r3, r2, #3758096384	; 0xe0000000
    1178:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    117c:	f893 3300 	ldrb.w	r3, [r3, #768]	; 0x300
    1180:	e7df      	b.n	1142 <_ZN5CUart9WriteCharEh+0x36>
				IrqHandler();
    1182:	4620      	mov	r0, r4
    1184:	47b8      	blx	r7
    1186:	e7e0      	b.n	114a <_ZN5CUart9WriteCharEh+0x3e>
		Write(&UartTransmitQue, data);
    1188:	4642      	mov	r2, r8
    118a:	f504 71b8 	add.w	r1, r4, #368	; 0x170
    118e:	4620      	mov	r0, r4
    1190:	4b08      	ldr	r3, [pc, #32]	; (11b4 <_ZN5CUart9WriteCharEh+0xa8>)
    1192:	4798      	blx	r3
		sercom->enableDataRegisterEmptyInterruptUART();
    1194:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
    1198:	4b07      	ldr	r3, [pc, #28]	; (11b8 <_ZN5CUart9WriteCharEh+0xac>)
    119a:	4798      	blx	r3
}
    119c:	2001      	movs	r0, #1
    119e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    11a2:	bf00      	nop
    11a4:	000016ff 	.word	0x000016ff
    11a8:	00001049 	.word	0x00001049
    11ac:	e000ed00 	.word	0xe000ed00
    11b0:	00001711 	.word	0x00001711
    11b4:	00000fe5 	.word	0x00000fe5
    11b8:	00001721 	.word	0x00001721

000011bc <_ZN5CUart13DisplayPrintfEPKcz>:
{
    11bc:	b40e      	push	{r1, r2, r3}
    11be:	b5f0      	push	{r4, r5, r6, r7, lr}
    11c0:	b096      	sub	sp, #88	; 0x58
    11c2:	4606      	mov	r6, r0
    11c4:	aa1b      	add	r2, sp, #108	; 0x6c
    11c6:	f852 1b04 	ldr.w	r1, [r2], #4
	va_start(ap, fmt);
    11ca:	9201      	str	r2, [sp, #4]
	Len = vsprintf(buf, fmt, ap);
    11cc:	a802      	add	r0, sp, #8
    11ce:	4b0b      	ldr	r3, [pc, #44]	; (11fc <_ZN5CUart13DisplayPrintfEPKcz+0x40>)
    11d0:	4798      	blx	r3
    11d2:	b2c5      	uxtb	r5, r0
	for(i=0;i<Len;i++)
    11d4:	b16d      	cbz	r5, 11f2 <_ZN5CUart13DisplayPrintfEPKcz+0x36>
    11d6:	2300      	movs	r3, #0
    11d8:	461c      	mov	r4, r3
		WriteChar(buf[i]);
    11da:	4f09      	ldr	r7, [pc, #36]	; (1200 <_ZN5CUart13DisplayPrintfEPKcz+0x44>)
    11dc:	aa16      	add	r2, sp, #88	; 0x58
    11de:	4413      	add	r3, r2
    11e0:	f813 1c50 	ldrb.w	r1, [r3, #-80]
    11e4:	4630      	mov	r0, r6
    11e6:	47b8      	blx	r7
	for(i=0;i<Len;i++)
    11e8:	3401      	adds	r4, #1
    11ea:	b2e4      	uxtb	r4, r4
    11ec:	4623      	mov	r3, r4
    11ee:	42ac      	cmp	r4, r5
    11f0:	dbf4      	blt.n	11dc <_ZN5CUart13DisplayPrintfEPKcz+0x20>
}
    11f2:	b016      	add	sp, #88	; 0x58
    11f4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    11f8:	b003      	add	sp, #12
    11fa:	4770      	bx	lr
    11fc:	00006031 	.word	0x00006031
    1200:	0000110d 	.word	0x0000110d

00001204 <_ZN5CZumoC1Ev>:


// default constructor
CZumo::CZumo()
{
} //CZumo
    1204:	4770      	bx	lr

00001206 <_ZN5CZumoD1Ev>:

// default destructor
CZumo::~CZumo()
{
} //~CZumo
    1206:	4770      	bx	lr

00001208 <_ZN5CZumo8MainInitEv>:


void CZumo::MainInit()
{
	// Set Systick to 1ms interval, common to all Cortex-M variants
	if ( SysTick_Config( SystemCoreClock / 1000 ) )
    1208:	4b15      	ldr	r3, [pc, #84]	; (1260 <_ZN5CZumo8MainInitEv+0x58>)
    120a:	681b      	ldr	r3, [r3, #0]
    120c:	4a15      	ldr	r2, [pc, #84]	; (1264 <_ZN5CZumo8MainInitEv+0x5c>)
    120e:	fba2 2303 	umull	r2, r3, r2, r3
    1212:	099b      	lsrs	r3, r3, #6
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
    1214:	3b01      	subs	r3, #1
    1216:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    121a:	d220      	bcs.n	125e <_ZN5CZumo8MainInitEv+0x56>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
    121c:	4a12      	ldr	r2, [pc, #72]	; (1268 <_ZN5CZumo8MainInitEv+0x60>)
    121e:	6053      	str	r3, [r2, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1220:	4b12      	ldr	r3, [pc, #72]	; (126c <_ZN5CZumo8MainInitEv+0x64>)
    1222:	21e0      	movs	r1, #224	; 0xe0
    1224:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
    1228:	2100      	movs	r1, #0
    122a:	6091      	str	r1, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
    122c:	2107      	movs	r1, #7
    122e:	6011      	str	r1, [r2, #0]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1230:	22c0      	movs	r2, #192	; 0xc0
    1232:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	//  PM->APBBMASK.reg |= PM_APBBMASK_PORT ;
	//
	//  // Clock EIC for I/O interrupts
	//  PM->APBAMASK.reg |= PM_APBAMASK_EIC ;

	MCLK->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0 | MCLK_APBAMASK_SERCOM1 | MCLK_APBAMASK_TC0 | MCLK_APBAMASK_TC1;
    1236:	4b0e      	ldr	r3, [pc, #56]	; (1270 <_ZN5CZumo8MainInitEv+0x68>)
    1238:	695a      	ldr	r2, [r3, #20]
    123a:	f442 4270 	orr.w	r2, r2, #61440	; 0xf000
    123e:	615a      	str	r2, [r3, #20]
  
	MCLK->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2 | MCLK_APBBMASK_SERCOM3 | MCLK_APBBMASK_TCC0 | MCLK_APBBMASK_TCC1 | MCLK_APBBMASK_TC3 | MCLK_APBBMASK_TC2;
    1240:	699a      	ldr	r2, [r3, #24]
    1242:	f442 42fc 	orr.w	r2, r2, #32256	; 0x7e00
    1246:	619a      	str	r2, [r3, #24]
  
	MCLK->APBCMASK.reg |= MCLK_APBCMASK_TCC2 | MCLK_APBCMASK_TCC3 | MCLK_APBCMASK_TC4 | MCLK_APBCMASK_TC5;
    1248:	69da      	ldr	r2, [r3, #28]
    124a:	f042 0278 	orr.w	r2, r2, #120	; 0x78
    124e:	61da      	str	r2, [r3, #28]
  
	MCLK->APBDMASK.reg |= MCLK_APBDMASK_DAC | MCLK_APBDMASK_SERCOM4 | MCLK_APBDMASK_SERCOM5 | MCLK_APBDMASK_ADC0 | MCLK_APBDMASK_ADC1 | MCLK_APBDMASK_TCC4
		  | MCLK_APBDMASK_TC6 | MCLK_APBDMASK_TC7 | MCLK_APBDMASK_SERCOM6 | MCLK_APBDMASK_SERCOM7;
    1250:	6a1a      	ldr	r2, [r3, #32]
    1252:	ea6f 2292 	mvn.w	r2, r2, lsr #10
    1256:	ea6f 2282 	mvn.w	r2, r2, lsl #10
	MCLK->APBDMASK.reg |= MCLK_APBDMASK_DAC | MCLK_APBDMASK_SERCOM4 | MCLK_APBDMASK_SERCOM5 | MCLK_APBDMASK_ADC0 | MCLK_APBDMASK_ADC1 | MCLK_APBDMASK_TCC4
    125a:	621a      	str	r2, [r3, #32]
//   for (uint32_t ul = 0 ; ul < NUM_DIGITAL_PINS ; ul++ )
//   {
//     pinMode( ul, INPUT ) ;
//   }

    125c:	4770      	bx	lr
    125e:	e7fe      	b.n	125e <_ZN5CZumo8MainInitEv+0x56>
    1260:	20000038 	.word	0x20000038
    1264:	10624dd3 	.word	0x10624dd3
    1268:	e000e010 	.word	0xe000e010
    126c:	e000ed00 	.word	0xe000ed00
    1270:	40000800 	.word	0x40000800

00001274 <_ZN5CZumo4InitEv>:
{
    1274:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    1278:	b085      	sub	sp, #20
	MainInit();
    127a:	4b1d      	ldr	r3, [pc, #116]	; (12f0 <_ZN5CZumo4InitEv+0x7c>)
    127c:	4798      	blx	r3
	Uart.Init(115200,PIN_SERIAL1_RX, PIN_SERIAL1_TX, PAD_SERIAL1_RX, PAD_SERIAL1_TX, NO_RTS_PIN, NO_CTS_PIN);
    127e:	23ff      	movs	r3, #255	; 0xff
    1280:	9303      	str	r3, [sp, #12]
    1282:	9302      	str	r3, [sp, #8]
    1284:	2200      	movs	r2, #0
    1286:	9201      	str	r2, [sp, #4]
    1288:	2301      	movs	r3, #1
    128a:	9300      	str	r3, [sp, #0]
    128c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
    1290:	4818      	ldr	r0, [pc, #96]	; (12f4 <_ZN5CZumo4InitEv+0x80>)
    1292:	4c19      	ldr	r4, [pc, #100]	; (12f8 <_ZN5CZumo4InitEv+0x84>)
    1294:	47a0      	blx	r4
	motorControl.Init();
    1296:	4c19      	ldr	r4, [pc, #100]	; (12fc <_ZN5CZumo4InitEv+0x88>)
    1298:	4620      	mov	r0, r4
    129a:	4b19      	ldr	r3, [pc, #100]	; (1300 <_ZN5CZumo4InitEv+0x8c>)
    129c:	4798      	blx	r3
	Pwm.Write(PIN_A3,1000);
    129e:	4e19      	ldr	r6, [pc, #100]	; (1304 <_ZN5CZumo4InitEv+0x90>)
    12a0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    12a4:	2111      	movs	r1, #17
    12a6:	4630      	mov	r0, r6
    12a8:	4d17      	ldr	r5, [pc, #92]	; (1308 <_ZN5CZumo4InitEv+0x94>)
    12aa:	47a8      	blx	r5
	Pwm.Write(PIN_A4,2000);
    12ac:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
    12b0:	2112      	movs	r1, #18
    12b2:	4630      	mov	r0, r6
    12b4:	47a8      	blx	r5
	I2c.init();
    12b6:	4815      	ldr	r0, [pc, #84]	; (130c <_ZN5CZumo4InitEv+0x98>)
    12b8:	4b15      	ldr	r3, [pc, #84]	; (1310 <_ZN5CZumo4InitEv+0x9c>)
    12ba:	4798      	blx	r3
	Ads1115.Init();
    12bc:	1d20      	adds	r0, r4, #4
    12be:	4b15      	ldr	r3, [pc, #84]	; (1314 <_ZN5CZumo4InitEv+0xa0>)
    12c0:	4798      	blx	r3
		PinPeripheral.SetPin(PIN_D10,LOW);
    12c2:	f8df 9060 	ldr.w	r9, [pc, #96]	; 1324 <_ZN5CZumo4InitEv+0xb0>
    12c6:	f04f 080a 	mov.w	r8, #10
		Core.delay(1);
    12ca:	2401      	movs	r4, #1
		PinPeripheral.SetPin(PIN_D10,LOW);
    12cc:	2200      	movs	r2, #0
    12ce:	4641      	mov	r1, r8
    12d0:	4648      	mov	r0, r9
    12d2:	4f11      	ldr	r7, [pc, #68]	; (1318 <_ZN5CZumo4InitEv+0xa4>)
    12d4:	47b8      	blx	r7
		Core.delay(1);
    12d6:	4e11      	ldr	r6, [pc, #68]	; (131c <_ZN5CZumo4InitEv+0xa8>)
    12d8:	4621      	mov	r1, r4
    12da:	4630      	mov	r0, r6
    12dc:	4d10      	ldr	r5, [pc, #64]	; (1320 <_ZN5CZumo4InitEv+0xac>)
    12de:	47a8      	blx	r5
		PinPeripheral.SetPin(PIN_D10,HIGH);
    12e0:	4622      	mov	r2, r4
    12e2:	4641      	mov	r1, r8
    12e4:	4648      	mov	r0, r9
    12e6:	47b8      	blx	r7
		Core.delay(1);
    12e8:	4621      	mov	r1, r4
    12ea:	4630      	mov	r0, r6
    12ec:	47a8      	blx	r5
    12ee:	e7ed      	b.n	12cc <_ZN5CZumo4InitEv+0x58>
    12f0:	00001209 	.word	0x00001209
    12f4:	20000b80 	.word	0x20000b80
    12f8:	00000e41 	.word	0x00000e41
    12fc:	20000b2c 	.word	0x20000b2c
    1300:	0000071d 	.word	0x0000071d
    1304:	20000aa4 	.word	0x20000aa4
    1308:	00000961 	.word	0x00000961
    130c:	20000d28 	.word	0x20000d28
    1310:	000005a1 	.word	0x000005a1
    1314:	00000409 	.word	0x00000409
    1318:	000008e1 	.word	0x000008e1
    131c:	20000b50 	.word	0x20000b50
    1320:	0000055d 	.word	0x0000055d
    1324:	20000d44 	.word	0x20000d44

00001328 <_GLOBAL__sub_I_Ads1115>:
    1328:	b570      	push	{r4, r5, r6, lr}
CAds1115 Ads1115;
    132a:	4c0f      	ldr	r4, [pc, #60]	; (1368 <_GLOBAL__sub_I_Ads1115+0x40>)
    132c:	1d20      	adds	r0, r4, #4
    132e:	4b0f      	ldr	r3, [pc, #60]	; (136c <_GLOBAL__sub_I_Ads1115+0x44>)
    1330:	4798      	blx	r3
CServo Servo;
    1332:	f104 0508 	add.w	r5, r4, #8
    1336:	4628      	mov	r0, r5
    1338:	4b0d      	ldr	r3, [pc, #52]	; (1370 <_GLOBAL__sub_I_Ads1115+0x48>)
    133a:	4798      	blx	r3
    133c:	4e0d      	ldr	r6, [pc, #52]	; (1374 <_GLOBAL__sub_I_Ads1115+0x4c>)
    133e:	4632      	mov	r2, r6
    1340:	490d      	ldr	r1, [pc, #52]	; (1378 <_GLOBAL__sub_I_Ads1115+0x50>)
    1342:	4628      	mov	r0, r5
    1344:	4d0d      	ldr	r5, [pc, #52]	; (137c <_GLOBAL__sub_I_Ads1115+0x54>)
    1346:	47a8      	blx	r5
CmotorControl motorControl;
    1348:	4620      	mov	r0, r4
    134a:	4b0d      	ldr	r3, [pc, #52]	; (1380 <_GLOBAL__sub_I_Ads1115+0x58>)
    134c:	4798      	blx	r3
    134e:	4632      	mov	r2, r6
    1350:	490c      	ldr	r1, [pc, #48]	; (1384 <_GLOBAL__sub_I_Ads1115+0x5c>)
    1352:	4620      	mov	r0, r4
    1354:	47a8      	blx	r5
CAnalog Analog;
    1356:	340c      	adds	r4, #12
    1358:	4620      	mov	r0, r4
    135a:	4b0b      	ldr	r3, [pc, #44]	; (1388 <_GLOBAL__sub_I_Ads1115+0x60>)
    135c:	4798      	blx	r3
    135e:	4632      	mov	r2, r6
    1360:	490a      	ldr	r1, [pc, #40]	; (138c <_GLOBAL__sub_I_Ads1115+0x64>)
    1362:	4620      	mov	r0, r4
    1364:	47a8      	blx	r5
    1366:	bd70      	pop	{r4, r5, r6, pc}
    1368:	20000b2c 	.word	0x20000b2c
    136c:	000002d1 	.word	0x000002d1
    1370:	00000d45 	.word	0x00000d45
    1374:	20000000 	.word	0x20000000
    1378:	00000d91 	.word	0x00000d91
    137c:	00001bf9 	.word	0x00001bf9
    1380:	00000719 	.word	0x00000719
    1384:	0000071b 	.word	0x0000071b
    1388:	00000415 	.word	0x00000415
    138c:	00000429 	.word	0x00000429

00001390 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1390:	e7fe      	b.n	1390 <Dummy_Handler>
	...

00001394 <Reset_Handler>:
{
    1394:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
    1396:	4b17      	ldr	r3, [pc, #92]	; (13f4 <Reset_Handler+0x60>)
    1398:	4a17      	ldr	r2, [pc, #92]	; (13f8 <Reset_Handler+0x64>)
    139a:	429a      	cmp	r2, r3
    139c:	d010      	beq.n	13c0 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
    139e:	4b17      	ldr	r3, [pc, #92]	; (13fc <Reset_Handler+0x68>)
    13a0:	4a14      	ldr	r2, [pc, #80]	; (13f4 <Reset_Handler+0x60>)
    13a2:	429a      	cmp	r2, r3
    13a4:	d20c      	bcs.n	13c0 <Reset_Handler+0x2c>
    13a6:	3b01      	subs	r3, #1
    13a8:	1a9b      	subs	r3, r3, r2
    13aa:	f023 0303 	bic.w	r3, r3, #3
    13ae:	3304      	adds	r3, #4
    13b0:	4413      	add	r3, r2
    13b2:	4911      	ldr	r1, [pc, #68]	; (13f8 <Reset_Handler+0x64>)
                        *pDest++ = *pSrc++;
    13b4:	f851 0b04 	ldr.w	r0, [r1], #4
    13b8:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
    13bc:	429a      	cmp	r2, r3
    13be:	d1f9      	bne.n	13b4 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
    13c0:	4b0f      	ldr	r3, [pc, #60]	; (1400 <Reset_Handler+0x6c>)
    13c2:	4a10      	ldr	r2, [pc, #64]	; (1404 <Reset_Handler+0x70>)
    13c4:	429a      	cmp	r2, r3
    13c6:	d20a      	bcs.n	13de <Reset_Handler+0x4a>
    13c8:	3b01      	subs	r3, #1
    13ca:	1a9b      	subs	r3, r3, r2
    13cc:	f023 0303 	bic.w	r3, r3, #3
    13d0:	3304      	adds	r3, #4
    13d2:	4413      	add	r3, r2
                *pDest++ = 0;
    13d4:	2100      	movs	r1, #0
    13d6:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
    13da:	4293      	cmp	r3, r2
    13dc:	d1fb      	bne.n	13d6 <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    13de:	4a0a      	ldr	r2, [pc, #40]	; (1408 <Reset_Handler+0x74>)
    13e0:	4b0a      	ldr	r3, [pc, #40]	; (140c <Reset_Handler+0x78>)
    13e2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    13e6:	6093      	str	r3, [r2, #8]
        __libc_init_array();
    13e8:	4b09      	ldr	r3, [pc, #36]	; (1410 <Reset_Handler+0x7c>)
    13ea:	4798      	blx	r3
        main();
    13ec:	4b09      	ldr	r3, [pc, #36]	; (1414 <Reset_Handler+0x80>)
    13ee:	4798      	blx	r3
    13f0:	e7fe      	b.n	13f0 <Reset_Handler+0x5c>
    13f2:	bf00      	nop
    13f4:	20000000 	.word	0x20000000
    13f8:	0000acec 	.word	0x0000acec
    13fc:	200009e8 	.word	0x200009e8
    1400:	20000dac 	.word	0x20000dac
    1404:	200009e8 	.word	0x200009e8
    1408:	e000ed00 	.word	0xe000ed00
    140c:	00000000 	.word	0x00000000
    1410:	00002569 	.word	0x00002569
    1414:	00001491 	.word	0x00001491

00001418 <_read>:

unsigned char _read()
{
	unsigned char Temp;
	return(Temp);
}
    1418:	2000      	movs	r0, #0
    141a:	4770      	bx	lr

0000141c <_write>:

void _write(unsigned char Byte)
{
	
	Temp = 'a';
    141c:	2261      	movs	r2, #97	; 0x61
    141e:	4b01      	ldr	r3, [pc, #4]	; (1424 <_write+0x8>)
    1420:	701a      	strb	r2, [r3, #0]
    1422:	4770      	bx	lr
    1424:	20000d80 	.word	0x20000d80

00001428 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    1428:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    142a:	4a06      	ldr	r2, [pc, #24]	; (1444 <_sbrk+0x1c>)
    142c:	6812      	ldr	r2, [r2, #0]
    142e:	b122      	cbz	r2, 143a <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    1430:	4a04      	ldr	r2, [pc, #16]	; (1444 <_sbrk+0x1c>)
    1432:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    1434:	4403      	add	r3, r0
    1436:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
    1438:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    143a:	4903      	ldr	r1, [pc, #12]	; (1448 <_sbrk+0x20>)
    143c:	4a01      	ldr	r2, [pc, #4]	; (1444 <_sbrk+0x1c>)
    143e:	6011      	str	r1, [r2, #0]
    1440:	e7f6      	b.n	1430 <_sbrk+0x8>
    1442:	bf00      	nop
    1444:	20000b4c 	.word	0x20000b4c
    1448:	20010db0 	.word	0x20010db0

0000144c <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
    144c:	f04f 30ff 	mov.w	r0, #4294967295
    1450:	4770      	bx	lr

00001452 <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
    1452:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    1456:	604b      	str	r3, [r1, #4]

	return 0;
}
    1458:	2000      	movs	r0, #0
    145a:	4770      	bx	lr

0000145c <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
    145c:	2001      	movs	r0, #1
    145e:	4770      	bx	lr

00001460 <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
    1460:	2000      	movs	r0, #0
    1462:	4770      	bx	lr

00001464 <_exit>:

/**
 * \brief Replacement of C library of _exit
 */
extern void _exit(int status)
{
    1464:	b508      	push	{r3, lr}
	printf("Exiting with status %d.\n", status);
    1466:	4601      	mov	r1, r0
    1468:	4801      	ldr	r0, [pc, #4]	; (1470 <_exit+0xc>)
    146a:	4b02      	ldr	r3, [pc, #8]	; (1474 <_exit+0x10>)
    146c:	4798      	blx	r3
    146e:	e7fe      	b.n	146e <_exit+0xa>
    1470:	0000a920 	.word	0x0000a920
    1474:	00002655 	.word	0x00002655

00001478 <_kill>:

/**
 * \brief Replacement of C library of _kill
 */
extern void _kill(int pid, int sig)
{
    1478:	4770      	bx	lr

0000147a <_getpid>:
 * \brief Replacement of C library of _getpid
 */
extern int _getpid(void)
{
	return -1;
}
    147a:	f04f 30ff 	mov.w	r0, #4294967295
    147e:	4770      	bx	lr

00001480 <SystemInit>:
 *         Initialize the System and update the SystemCoreClock variable.
 */
void SystemInit(void)
{
        // Keep the default device state after reset
        SystemCoreClock = __SYSTEM_CLOCK;
    1480:	4a01      	ldr	r2, [pc, #4]	; (1488 <SystemInit+0x8>)
    1482:	4b02      	ldr	r3, [pc, #8]	; (148c <SystemInit+0xc>)
    1484:	601a      	str	r2, [r3, #0]
    1486:	4770      	bx	lr
    1488:	02dc6c00 	.word	0x02dc6c00
    148c:	20000038 	.word	0x20000038

00001490 <main>:
// 	//	Uart.WriteChar(Byte);
// 	
//

int main(void)
{
    1490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    /* Initialize the SAM system */
    SystemInit();
    1492:	4b0f      	ldr	r3, [pc, #60]	; (14d0 <main+0x40>)
    1494:	4798      	blx	r3
//	SystemCoreClockUpdate();
	Core.Init();
    1496:	4c0f      	ldr	r4, [pc, #60]	; (14d4 <main+0x44>)
    1498:	4620      	mov	r0, r4
    149a:	4b0f      	ldr	r3, [pc, #60]	; (14d8 <main+0x48>)
    149c:	4798      	blx	r3
    /* Replace with your application code */
    uint32_t Lastime = Core.millis();
    149e:	4620      	mov	r0, r4
    14a0:	4b0e      	ldr	r3, [pc, #56]	; (14dc <main+0x4c>)
    14a2:	4798      	blx	r3
    14a4:	4606      	mov	r6, r0
	uint32_t NowTime;
	
	Zumo.Init();
    14a6:	f104 0008 	add.w	r0, r4, #8
    14aa:	4b0d      	ldr	r3, [pc, #52]	; (14e0 <main+0x50>)
    14ac:	4798      	blx	r3
	
	while (1) 
    {
		NowTime  = Core.millis();
    14ae:	4625      	mov	r5, r4
    14b0:	4c0a      	ldr	r4, [pc, #40]	; (14dc <main+0x4c>)
		if((NowTime-Lastime) >1000)
		{
			Lastime = Core.millis();
			printf("hello");
    14b2:	4f0c      	ldr	r7, [pc, #48]	; (14e4 <main+0x54>)
		NowTime  = Core.millis();
    14b4:	4628      	mov	r0, r5
    14b6:	47a0      	blx	r4
		if((NowTime-Lastime) >1000)
    14b8:	1b80      	subs	r0, r0, r6
    14ba:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
    14be:	d9f9      	bls.n	14b4 <main+0x24>
			Lastime = Core.millis();
    14c0:	4628      	mov	r0, r5
    14c2:	47a0      	blx	r4
    14c4:	4606      	mov	r6, r0
			printf("hello");
    14c6:	4638      	mov	r0, r7
    14c8:	4b07      	ldr	r3, [pc, #28]	; (14e8 <main+0x58>)
    14ca:	4798      	blx	r3
    14cc:	e7f2      	b.n	14b4 <main+0x24>
    14ce:	bf00      	nop
    14d0:	00001481 	.word	0x00001481
    14d4:	20000b50 	.word	0x20000b50
    14d8:	00000451 	.word	0x00000451
    14dc:	000004d9 	.word	0x000004d9
    14e0:	00001275 	.word	0x00001275
    14e4:	0000a93c 	.word	0x0000a93c
    14e8:	00002655 	.word	0x00002655

000014ec <_GLOBAL__sub_I_sercom1>:
		}
	}
}
    14ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    14f0:	b085      	sub	sp, #20
SERCOM sercom1( SERCOM1 ) ;
    14f2:	4c2b      	ldr	r4, [pc, #172]	; (15a0 <_GLOBAL__sub_I_sercom1+0xb4>)
    14f4:	f104 090c 	add.w	r9, r4, #12
    14f8:	492a      	ldr	r1, [pc, #168]	; (15a4 <_GLOBAL__sub_I_sercom1+0xb8>)
    14fa:	4648      	mov	r0, r9
    14fc:	4d2a      	ldr	r5, [pc, #168]	; (15a8 <_GLOBAL__sub_I_sercom1+0xbc>)
    14fe:	47a8      	blx	r5
SERCOM sercom2( SERCOM2 ) ;
    1500:	f104 0818 	add.w	r8, r4, #24
    1504:	4929      	ldr	r1, [pc, #164]	; (15ac <_GLOBAL__sub_I_sercom1+0xc0>)
    1506:	4640      	mov	r0, r8
    1508:	47a8      	blx	r5
SERCOM sercom5( SERCOM5 ) ;
    150a:	f104 0624 	add.w	r6, r4, #36	; 0x24
    150e:	4928      	ldr	r1, [pc, #160]	; (15b0 <_GLOBAL__sub_I_sercom1+0xc4>)
    1510:	4630      	mov	r0, r6
    1512:	47a8      	blx	r5
CUart Uart(&sercom5);
    1514:	f104 0530 	add.w	r5, r4, #48	; 0x30
    1518:	4631      	mov	r1, r6
    151a:	4628      	mov	r0, r5
    151c:	4b25      	ldr	r3, [pc, #148]	; (15b4 <_GLOBAL__sub_I_sercom1+0xc8>)
    151e:	4798      	blx	r3
    1520:	4e25      	ldr	r6, [pc, #148]	; (15b8 <_GLOBAL__sub_I_sercom1+0xcc>)
    1522:	4632      	mov	r2, r6
    1524:	4925      	ldr	r1, [pc, #148]	; (15bc <_GLOBAL__sub_I_sercom1+0xd0>)
    1526:	4628      	mov	r0, r5
    1528:	4d25      	ldr	r5, [pc, #148]	; (15c0 <_GLOBAL__sub_I_sercom1+0xd4>)
    152a:	47a8      	blx	r5
CSpi Spi (&sercom1,  PIN_SPI_MISO,  PIN_SPI_SCK,  PIN_SPI_MOSI,  PAD_SPI_TX,  PAD_SPI_RX);
    152c:	f504 77e4 	add.w	r7, r4, #456	; 0x1c8
    1530:	2302      	movs	r3, #2
    1532:	9302      	str	r3, [sp, #8]
    1534:	9301      	str	r3, [sp, #4]
    1536:	2318      	movs	r3, #24
    1538:	9300      	str	r3, [sp, #0]
    153a:	2319      	movs	r3, #25
    153c:	2217      	movs	r2, #23
    153e:	4649      	mov	r1, r9
    1540:	4638      	mov	r0, r7
    1542:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 15e4 <_GLOBAL__sub_I_sercom1+0xf8>
    1546:	47c8      	blx	r9
    1548:	4632      	mov	r2, r6
    154a:	491e      	ldr	r1, [pc, #120]	; (15c4 <_GLOBAL__sub_I_sercom1+0xd8>)
    154c:	4638      	mov	r0, r7
    154e:	47a8      	blx	r5
CI2c I2c(&sercom2, PIN_WIRE_SDA, PIN_WIRE_SCL);
    1550:	f504 77ec 	add.w	r7, r4, #472	; 0x1d8
    1554:	2316      	movs	r3, #22
    1556:	2215      	movs	r2, #21
    1558:	4641      	mov	r1, r8
    155a:	4638      	mov	r0, r7
    155c:	f8df 8088 	ldr.w	r8, [pc, #136]	; 15e8 <_GLOBAL__sub_I_sercom1+0xfc>
    1560:	47c0      	blx	r8
    1562:	4632      	mov	r2, r6
    1564:	4918      	ldr	r1, [pc, #96]	; (15c8 <_GLOBAL__sub_I_sercom1+0xdc>)
    1566:	4638      	mov	r0, r7
    1568:	47a8      	blx	r5
CPinPeripheral PinPeripheral;
    156a:	f504 77fa 	add.w	r7, r4, #500	; 0x1f4
    156e:	4638      	mov	r0, r7
    1570:	4b16      	ldr	r3, [pc, #88]	; (15cc <_GLOBAL__sub_I_sercom1+0xe0>)
    1572:	4798      	blx	r3
    1574:	4632      	mov	r2, r6
    1576:	4916      	ldr	r1, [pc, #88]	; (15d0 <_GLOBAL__sub_I_sercom1+0xe4>)
    1578:	4638      	mov	r0, r7
    157a:	47a8      	blx	r5
CCore Core;
    157c:	4620      	mov	r0, r4
    157e:	4b15      	ldr	r3, [pc, #84]	; (15d4 <_GLOBAL__sub_I_sercom1+0xe8>)
    1580:	4798      	blx	r3
    1582:	4632      	mov	r2, r6
    1584:	4914      	ldr	r1, [pc, #80]	; (15d8 <_GLOBAL__sub_I_sercom1+0xec>)
    1586:	4620      	mov	r0, r4
    1588:	47a8      	blx	r5
CZumo Zumo;
    158a:	3408      	adds	r4, #8
    158c:	4620      	mov	r0, r4
    158e:	4b13      	ldr	r3, [pc, #76]	; (15dc <_GLOBAL__sub_I_sercom1+0xf0>)
    1590:	4798      	blx	r3
    1592:	4632      	mov	r2, r6
    1594:	4912      	ldr	r1, [pc, #72]	; (15e0 <_GLOBAL__sub_I_sercom1+0xf4>)
    1596:	4620      	mov	r0, r4
    1598:	47a8      	blx	r5
}
    159a:	b005      	add	sp, #20
    159c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    15a0:	20000b50 	.word	0x20000b50
    15a4:	40003400 	.word	0x40003400
    15a8:	000015ed 	.word	0x000015ed
    15ac:	41012000 	.word	0x41012000
    15b0:	43000400 	.word	0x43000400
    15b4:	00000e23 	.word	0x00000e23
    15b8:	20000000 	.word	0x20000000
    15bc:	00000e21 	.word	0x00000e21
    15c0:	00001bf9 	.word	0x00001bf9
    15c4:	00000d93 	.word	0x00000d93
    15c8:	0000058d 	.word	0x0000058d
    15cc:	00000735 	.word	0x00000735
    15d0:	00000737 	.word	0x00000737
    15d4:	00000445 	.word	0x00000445
    15d8:	0000044d 	.word	0x0000044d
    15dc:	00001205 	.word	0x00001205
    15e0:	00001207 	.word	0x00001207
    15e4:	00000d95 	.word	0x00000d95
    15e8:	0000058f 	.word	0x0000058f

000015ec <_ZN6SERCOMC1EP6Sercom>:
#define WIRE_RISE_TIME_NANOSECONDS 125
#endif

SERCOM::SERCOM(Sercom* s)
{
  m_SercomRegStruct = s;
    15ec:	6001      	str	r1, [r0, #0]
  // (MAX_SPI * 2) to retain compatibility with any interim projects that
  // might have relied on the compile-time setting.  But please, don't.
 #if SERCOM_SPI_FREQ_REF == F_CPU       // F_CPU clock = GCLK0
  clockSource = SERCOM_CLOCK_SOURCE_FCPU;
 #elif SERCOM_SPI_FREQ_REF == 48000000  // 48 MHz clock = GCLK1 (standard)
  clockSource = SERCOM_CLOCK_SOURCE_48M;
    15ee:	2201      	movs	r2, #1
    15f0:	7102      	strb	r2, [r0, #4]
 #elif SERCOM_SPI_FREQ_REF == 100000000 // 100 MHz clock = GCLK2
  clockSource = SERCOM_CLOCK_SOURCE_100M;
 #endif
}
    15f2:	4770      	bx	lr

000015f4 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem>:
/* =========================
 * ===== Sercom UART
 * =========================
*/
void SERCOM::initUART(SercomUartMode mode, SercomUartSampleRate sampleRate, uint32_t baudrate)
{
    15f4:	b470      	push	{r4, r5, r6}
  //initClockNVIC();
 // resetUART();

  //Setting the CTRLA register
  m_SercomRegStruct->USART.CTRLA.reg = SERCOM_USART_CTRLA_MODE(mode) |SERCOM_USART_CTRLA_SAMPR(sampleRate);
    15f6:	6806      	ldr	r6, [r0, #0]
    15f8:	008c      	lsls	r4, r1, #2
    15fa:	f004 041c 	and.w	r4, r4, #28
    15fe:	0355      	lsls	r5, r2, #13
    1600:	b2ad      	uxth	r5, r5
    1602:	432c      	orrs	r4, r5
    1604:	6034      	str	r4, [r6, #0]

  //Setting the Interrupt register
  TestSerc =  SERCOM_USART_INTENSET_RXC |  SERCOM_USART_INTENSET_ERROR;
    1606:	2484      	movs	r4, #132	; 0x84
    1608:	4d0e      	ldr	r5, [pc, #56]	; (1644 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x50>)
    160a:	602c      	str	r4, [r5, #0]
  m_SercomRegStruct->USART.INTENSET.reg = TestSerc;
    160c:	6805      	ldr	r5, [r0, #0]
    160e:	75ac      	strb	r4, [r5, #22]
 // sercom->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC |  SERCOM_USART_INTENSET_ERROR; //All others errors and  //Received complete


  if ( mode == UART_INT_CLOCK )
    1610:	2901      	cmp	r1, #1
    1612:	d001      	beq.n	1618 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x24>
    uint32_t baudTimes8 = (SERCOM_FREQ_REF * 8) / (sampleRateValue * baudrate);

    m_SercomRegStruct->USART.BAUD.FRAC.FP   = (baudTimes8 % 8);
    m_SercomRegStruct->USART.BAUD.FRAC.BAUD = (baudTimes8 / 8);
  }
}
    1614:	bc70      	pop	{r4, r5, r6}
    1616:	4770      	bx	lr
      sampleRateValue = 8;
    1618:	2a01      	cmp	r2, #1
    161a:	bf0c      	ite	eq
    161c:	2210      	moveq	r2, #16
    161e:	2208      	movne	r2, #8
    uint32_t baudTimes8 = (SERCOM_FREQ_REF * 8) / (sampleRateValue * baudrate);
    1620:	fb03 f202 	mul.w	r2, r3, r2
    1624:	4b08      	ldr	r3, [pc, #32]	; (1648 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x54>)
    1626:	fbb3 f3f2 	udiv	r3, r3, r2
    m_SercomRegStruct->USART.BAUD.FRAC.FP   = (baudTimes8 % 8);
    162a:	6802      	ldr	r2, [r0, #0]
    162c:	8991      	ldrh	r1, [r2, #12]
    162e:	f363 314f 	bfi	r1, r3, #13, #3
    1632:	8191      	strh	r1, [r2, #12]
    m_SercomRegStruct->USART.BAUD.FRAC.BAUD = (baudTimes8 / 8);
    1634:	6802      	ldr	r2, [r0, #0]
    1636:	f3c3 03cc 	ubfx	r3, r3, #3, #13
    163a:	8991      	ldrh	r1, [r2, #12]
    163c:	f363 010c 	bfi	r1, r3, #0, #13
    1640:	8191      	strh	r1, [r2, #12]
}
    1642:	e7e7      	b.n	1614 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x20>
    1644:	20000d48 	.word	0x20000d48
    1648:	16e36000 	.word	0x16e36000

0000164c <_ZN6SERCOM9initFrameE18SercomUartCharSize15SercomDataOrder16SercomParityMode19SercomNumberStopBit>:
void SERCOM::initFrame(SercomUartCharSize charSize, SercomDataOrder dataOrder, SercomParityMode parityMode, SercomNumberStopBit nbStopBits)
{
    164c:	b470      	push	{r4, r5, r6}
  //Setting the CTRLA register
  m_SercomRegStruct->USART.CTRLA.reg |=
    164e:	6806      	ldr	r6, [r0, #0]
    SERCOM_USART_CTRLA_FORM((parityMode == SERCOM_NO_PARITY ? 0 : 1) ) |
    dataOrder << SERCOM_USART_CTRLA_DORD_Pos;
    1650:	6835      	ldr	r5, [r6, #0]
    SERCOM_USART_CTRLA_FORM((parityMode == SERCOM_NO_PARITY ? 0 : 1) ) |
    1652:	2b02      	cmp	r3, #2
    1654:	bf14      	ite	ne
    1656:	f04f 7480 	movne.w	r4, #16777216	; 0x1000000
    165a:	2400      	moveq	r4, #0
    dataOrder << SERCOM_USART_CTRLA_DORD_Pos;
    165c:	ea45 7282 	orr.w	r2, r5, r2, lsl #30
    1660:	ea44 0402 	orr.w	r4, r4, r2
  m_SercomRegStruct->USART.CTRLA.reg |=
    1664:	6034      	str	r4, [r6, #0]

  //Setting the CTRLB register
  m_SercomRegStruct->USART.CTRLB.reg |= SERCOM_USART_CTRLB_CHSIZE(charSize) |
    1666:	6800      	ldr	r0, [r0, #0]
    nbStopBits << SERCOM_USART_CTRLB_SBMODE_Pos |
    (parityMode == SERCOM_NO_PARITY ? 0 : parityMode) <<
      SERCOM_USART_CTRLB_PMODE_Pos; //If no parity use default value
    1668:	6842      	ldr	r2, [r0, #4]
  m_SercomRegStruct->USART.CTRLB.reg |= SERCOM_USART_CTRLB_CHSIZE(charSize) |
    166a:	f001 0107 	and.w	r1, r1, #7
    166e:	f89d 400c 	ldrb.w	r4, [sp, #12]
    1672:	ea41 1184 	orr.w	r1, r1, r4, lsl #6
    (parityMode == SERCOM_NO_PARITY ? 0 : parityMode) <<
    1676:	bf14      	ite	ne
    1678:	035b      	lslne	r3, r3, #13
    167a:	2300      	moveq	r3, #0
      SERCOM_USART_CTRLB_PMODE_Pos; //If no parity use default value
    167c:	430a      	orrs	r2, r1
    167e:	431a      	orrs	r2, r3
  m_SercomRegStruct->USART.CTRLB.reg |= SERCOM_USART_CTRLB_CHSIZE(charSize) |
    1680:	6042      	str	r2, [r0, #4]
}
    1682:	bc70      	pop	{r4, r5, r6}
    1684:	4770      	bx	lr

00001686 <_ZN6SERCOM8initPadsE15SercomUartTXPad11SercomRXPad>:

void SERCOM::initPads(SercomUartTXPad txPad, SercomRXPad rxPad)
{
    1686:	b410      	push	{r4}
  //Setting the CTRLA register
  m_SercomRegStruct->USART.CTRLA.reg |= SERCOM_USART_CTRLA_TXPO(txPad) |
    1688:	6803      	ldr	r3, [r0, #0]
                             SERCOM_USART_CTRLA_RXPO(rxPad);
    168a:	681c      	ldr	r4, [r3, #0]
    168c:	0512      	lsls	r2, r2, #20
    168e:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
    1692:	4322      	orrs	r2, r4
  m_SercomRegStruct->USART.CTRLA.reg |= SERCOM_USART_CTRLA_TXPO(txPad) |
    1694:	0409      	lsls	r1, r1, #16
    1696:	f401 3140 	and.w	r1, r1, #196608	; 0x30000
                             SERCOM_USART_CTRLA_RXPO(rxPad);
    169a:	430a      	orrs	r2, r1
  m_SercomRegStruct->USART.CTRLA.reg |= SERCOM_USART_CTRLA_TXPO(txPad) |
    169c:	601a      	str	r2, [r3, #0]

  // Enable Transceiver and Receiver
  m_SercomRegStruct->USART.CTRLB.reg |= SERCOM_USART_CTRLB_TXEN | SERCOM_USART_CTRLB_RXEN ;
    169e:	6802      	ldr	r2, [r0, #0]
    16a0:	6853      	ldr	r3, [r2, #4]
    16a2:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    16a6:	6053      	str	r3, [r2, #4]
}
    16a8:	bc10      	pop	{r4}
    16aa:	4770      	bx	lr

000016ac <_ZN6SERCOM10enableUARTEv>:
}

void SERCOM::enableUART()
{
  //Setting  the enable bit to 1
  m_SercomRegStruct->USART.CTRLA.bit.ENABLE = 0x1u;
    16ac:	6802      	ldr	r2, [r0, #0]
    16ae:	6813      	ldr	r3, [r2, #0]
    16b0:	f043 0302 	orr.w	r3, r3, #2
    16b4:	6013      	str	r3, [r2, #0]

  //Wait for then enable bit from SYNCBUSY is equal to 0;
  while(m_SercomRegStruct->USART.SYNCBUSY.bit.ENABLE);
    16b6:	6802      	ldr	r2, [r0, #0]
    16b8:	69d3      	ldr	r3, [r2, #28]
    16ba:	f013 0f02 	tst.w	r3, #2
    16be:	d1fb      	bne.n	16b8 <_ZN6SERCOM10enableUARTEv+0xc>
}
    16c0:	4770      	bx	lr

000016c2 <_ZN6SERCOM15clearStatusUARTEv>:
}

void SERCOM::clearStatusUART()
{
  //Reset (with 0) the STATUS register
  m_SercomRegStruct->USART.STATUS.reg = SERCOM_USART_STATUS_RESETVALUE;
    16c2:	6803      	ldr	r3, [r0, #0]
    16c4:	2200      	movs	r2, #0
    16c6:	835a      	strh	r2, [r3, #26]
    16c8:	4770      	bx	lr

000016ca <_ZN6SERCOM17availableDataUARTEv>:
}

bool SERCOM::availableDataUART()
{
  //RXC : Receive Complete
  return m_SercomRegStruct->USART.INTFLAG.bit.RXC;
    16ca:	6803      	ldr	r3, [r0, #0]
    16cc:	7e18      	ldrb	r0, [r3, #24]
}
    16ce:	f3c0 0080 	ubfx	r0, r0, #2, #1
    16d2:	4770      	bx	lr

000016d4 <_ZN6SERCOM11isUARTErrorEv>:

bool SERCOM::isUARTError()
{
  return m_SercomRegStruct->USART.INTFLAG.bit.ERROR;
    16d4:	6803      	ldr	r3, [r0, #0]
    16d6:	7e18      	ldrb	r0, [r3, #24]
}
    16d8:	09c0      	lsrs	r0, r0, #7
    16da:	4770      	bx	lr

000016dc <_ZN6SERCOM20acknowledgeUARTErrorEv>:

void SERCOM::acknowledgeUARTError()
{
  m_SercomRegStruct->USART.INTFLAG.bit.ERROR = 1;
    16dc:	6802      	ldr	r2, [r0, #0]
    16de:	7e13      	ldrb	r3, [r2, #24]
    16e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    16e4:	7613      	strb	r3, [r2, #24]
    16e6:	4770      	bx	lr

000016e8 <_ZN6SERCOM16isFrameErrorUARTEv>:
}

bool SERCOM::isFrameErrorUART()
{
  //FERR : Frame Error
  return m_SercomRegStruct->USART.STATUS.bit.FERR;
    16e8:	6803      	ldr	r3, [r0, #0]
    16ea:	8b58      	ldrh	r0, [r3, #26]
}
    16ec:	f3c0 0040 	ubfx	r0, r0, #1, #1
    16f0:	4770      	bx	lr

000016f2 <_ZN6SERCOM19clearFrameErrorUARTEv>:

void SERCOM::clearFrameErrorUART()
{
  // clear FERR bit writing 1 status bit
  m_SercomRegStruct->USART.STATUS.bit.FERR = 1;
    16f2:	6802      	ldr	r2, [r0, #0]
    16f4:	8b53      	ldrh	r3, [r2, #26]
    16f6:	f043 0302 	orr.w	r3, r3, #2
    16fa:	8353      	strh	r3, [r2, #26]
    16fc:	4770      	bx	lr

000016fe <_ZN6SERCOM23isDataRegisterEmptyUARTEv>:
}

bool SERCOM::isDataRegisterEmptyUART()
{
  //DRE : Data Register Empty
  return m_SercomRegStruct->USART.INTFLAG.bit.DRE;
    16fe:	6803      	ldr	r3, [r0, #0]
    1700:	7e18      	ldrb	r0, [r3, #24]
}
    1702:	f000 0001 	and.w	r0, r0, #1
    1706:	4770      	bx	lr

00001708 <_ZN6SERCOM12readDataUARTEv>:

uint8_t SERCOM::readDataUART()
{
  return m_SercomRegStruct->USART.DATA.bit.DATA;
    1708:	6803      	ldr	r3, [r0, #0]
    170a:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    170c:	b2c0      	uxtb	r0, r0
    170e:	4770      	bx	lr

00001710 <_ZN6SERCOM13writeDataUARTEh>:
  return m_SercomRegStruct->USART.INTFLAG.bit.DRE;
    1710:	6802      	ldr	r2, [r0, #0]
    1712:	7e13      	ldrb	r3, [r2, #24]

int SERCOM::writeDataUART(uint8_t data)
{
  // Wait for data register to be empty
  while(!isDataRegisterEmptyUART());
    1714:	f013 0f01 	tst.w	r3, #1
    1718:	d0fb      	beq.n	1712 <_ZN6SERCOM13writeDataUARTEh+0x2>

  //Put data into DATA register
  m_SercomRegStruct->USART.DATA.reg = (uint16_t)data;
    171a:	6291      	str	r1, [r2, #40]	; 0x28
  return 1;
}
    171c:	2001      	movs	r0, #1
    171e:	4770      	bx	lr

00001720 <_ZN6SERCOM36enableDataRegisterEmptyInterruptUARTEv>:

void SERCOM::enableDataRegisterEmptyInterruptUART()
{
  m_SercomRegStruct->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    1720:	6803      	ldr	r3, [r0, #0]
    1722:	2201      	movs	r2, #1
    1724:	759a      	strb	r2, [r3, #22]
    1726:	4770      	bx	lr

00001728 <_ZN6SERCOM37disableDataRegisterEmptyInterruptUARTEv>:
}

void SERCOM::disableDataRegisterEmptyInterruptUART()
{
  m_SercomRegStruct->USART.INTENCLR.reg = SERCOM_USART_INTENCLR_DRE;
    1728:	6803      	ldr	r3, [r0, #0]
    172a:	2201      	movs	r2, #1
    172c:	751a      	strb	r2, [r3, #20]
    172e:	4770      	bx	lr

00001730 <_ZN6SERCOM22sercomusart_is_syncingEm>:
}

bool SERCOM::sercomusart_is_syncing( uint32_t reg)
{
	return (m_SercomRegStruct->USART.SYNCBUSY.reg & reg);
    1730:	6803      	ldr	r3, [r0, #0]
    1732:	69db      	ldr	r3, [r3, #28]
    1734:	420b      	tst	r3, r1
}
    1736:	bf14      	ite	ne
    1738:	2001      	movne	r0, #1
    173a:	2000      	moveq	r0, #0
    173c:	4770      	bx	lr

0000173e <_ZN6SERCOM22SercomUsartWaitForSyncEm>:
	SERCOM_CRITICAL_SECTION_LEAVE();
}

void SERCOM::SercomUsartWaitForSync( uint32_t reg)
{
	while (m_SercomRegStruct->USART.SYNCBUSY.reg & reg) 
    173e:	6802      	ldr	r2, [r0, #0]
    1740:	69d3      	ldr	r3, [r2, #28]
    1742:	420b      	tst	r3, r1
    1744:	d1fc      	bne.n	1740 <_ZN6SERCOM22SercomUsartWaitForSyncEm+0x2>
	{
	};
}
    1746:	4770      	bx	lr

00001748 <_ZN6SERCOM22SercomUsartGetCTRLARegEm>:

uint32_t SERCOM::SercomUsartGetCTRLAReg(uint32_t mask)
{
    1748:	b538      	push	{r3, r4, r5, lr}
    174a:	4605      	mov	r5, r0
    174c:	460c      	mov	r4, r1
	uint32_t tmp;
	SercomUsartWaitForSync( SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    174e:	2103      	movs	r1, #3
    1750:	4b02      	ldr	r3, [pc, #8]	; (175c <_ZN6SERCOM22SercomUsartGetCTRLARegEm+0x14>)
    1752:	4798      	blx	r3
	tmp = m_SercomRegStruct->USART.CTRLA.reg;
    1754:	682b      	ldr	r3, [r5, #0]
    1756:	6818      	ldr	r0, [r3, #0]
	tmp &= mask;
	return tmp;
}
    1758:	4020      	ands	r0, r4
    175a:	bd38      	pop	{r3, r4, r5, pc}
    175c:	0000173f 	.word	0x0000173f

00001760 <_ZN6SERCOM11GetUartModeEv>:

uint32_t SERCOM::GetUartMode()
{
	uint32_t RetVal  = m_SercomRegStruct->USART.CTRLA.reg & SERCOM_USART_CTRLA_MODE_Msk ;
    1760:	6803      	ldr	r3, [r0, #0]
    1762:	6818      	ldr	r0, [r3, #0]
	return(RetVal);
}
    1764:	f000 001c 	and.w	r0, r0, #28
    1768:	4770      	bx	lr
	...

0000176c <_ZN6SERCOM32SercomUsartClearCTRLA_ENABLE_bitEv>:



void SERCOM::SercomUsartClearCTRLA_ENABLE_bit()
{
    176c:	b538      	push	{r3, r4, r5, lr}
    176e:	4605      	mov	r5, r0
	SERCOM_CRITICAL_SECTION_ENTER();
    1770:	4c08      	ldr	r4, [pc, #32]	; (1794 <_ZN6SERCOM32SercomUsartClearCTRLA_ENABLE_bitEv+0x28>)
    1772:	4620      	mov	r0, r4
    1774:	4b08      	ldr	r3, [pc, #32]	; (1798 <_ZN6SERCOM32SercomUsartClearCTRLA_ENABLE_bitEv+0x2c>)
    1776:	4798      	blx	r3
	m_SercomRegStruct->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    1778:	682a      	ldr	r2, [r5, #0]
    177a:	6813      	ldr	r3, [r2, #0]
    177c:	f023 0302 	bic.w	r3, r3, #2
    1780:	6013      	str	r3, [r2, #0]
	SercomUsartWaitForSync( SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    1782:	2103      	movs	r1, #3
    1784:	4628      	mov	r0, r5
    1786:	4b05      	ldr	r3, [pc, #20]	; (179c <_ZN6SERCOM32SercomUsartClearCTRLA_ENABLE_bitEv+0x30>)
    1788:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
    178a:	4620      	mov	r0, r4
    178c:	4b04      	ldr	r3, [pc, #16]	; (17a0 <_ZN6SERCOM32SercomUsartClearCTRLA_ENABLE_bitEv+0x34>)
    178e:	4798      	blx	r3
    1790:	bd38      	pop	{r3, r4, r5, pc}
    1792:	bf00      	nop
    1794:	20000a0c 	.word	0x20000a0c
    1798:	0000042b 	.word	0x0000042b
    179c:	0000173f 	.word	0x0000173f
    17a0:	00000439 	.word	0x00000439

000017a4 <_ZN6SERCOM24SercomUsartWriteCTRLARegEm>:
}

void SERCOM::SercomUsartWriteCTRLAReg( uint32_t data)
{
    17a4:	b570      	push	{r4, r5, r6, lr}
    17a6:	4605      	mov	r5, r0
    17a8:	460e      	mov	r6, r1
	SERCOM_CRITICAL_SECTION_ENTER();
    17aa:	4c07      	ldr	r4, [pc, #28]	; (17c8 <_ZN6SERCOM24SercomUsartWriteCTRLARegEm+0x24>)
    17ac:	4620      	mov	r0, r4
    17ae:	4b07      	ldr	r3, [pc, #28]	; (17cc <_ZN6SERCOM24SercomUsartWriteCTRLARegEm+0x28>)
    17b0:	4798      	blx	r3
	m_SercomRegStruct->USART.CTRLA.reg = data;
    17b2:	682b      	ldr	r3, [r5, #0]
    17b4:	601e      	str	r6, [r3, #0]
	SercomUsartWaitForSync( SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    17b6:	2103      	movs	r1, #3
    17b8:	4628      	mov	r0, r5
    17ba:	4b05      	ldr	r3, [pc, #20]	; (17d0 <_ZN6SERCOM24SercomUsartWriteCTRLARegEm+0x2c>)
    17bc:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
    17be:	4620      	mov	r0, r4
    17c0:	4b04      	ldr	r3, [pc, #16]	; (17d4 <_ZN6SERCOM24SercomUsartWriteCTRLARegEm+0x30>)
    17c2:	4798      	blx	r3
    17c4:	bd70      	pop	{r4, r5, r6, pc}
    17c6:	bf00      	nop
    17c8:	20000a0c 	.word	0x20000a0c
    17cc:	0000042b 	.word	0x0000042b
    17d0:	0000173f 	.word	0x0000173f
    17d4:	00000439 	.word	0x00000439

000017d8 <_ZN6SERCOM9resetWIREEv>:
void SERCOM::resetWIRE()
{
  //I2CM OR I2CS, no matter SWRST is the same bit.

  //Setting the Software bit to 1
  m_SercomRegStruct->I2CM.CTRLA.bit.SWRST = 1;
    17d8:	6802      	ldr	r2, [r0, #0]
    17da:	6813      	ldr	r3, [r2, #0]
    17dc:	f043 0301 	orr.w	r3, r3, #1
    17e0:	6013      	str	r3, [r2, #0]

  //Wait both bits Software Reset from CTRLA and SYNCBUSY are equal to 0
  while(m_SercomRegStruct->I2CM.CTRLA.bit.SWRST || m_SercomRegStruct->I2CM.SYNCBUSY.bit.SWRST);
    17e2:	6802      	ldr	r2, [r0, #0]
    17e4:	6813      	ldr	r3, [r2, #0]
    17e6:	f013 0f01 	tst.w	r3, #1
    17ea:	d1fb      	bne.n	17e4 <_ZN6SERCOM9resetWIREEv+0xc>
    17ec:	69d3      	ldr	r3, [r2, #28]
    17ee:	f013 0f01 	tst.w	r3, #1
    17f2:	d1f7      	bne.n	17e4 <_ZN6SERCOM9resetWIREEv+0xc>
}
    17f4:	4770      	bx	lr

000017f6 <_ZN6SERCOM10enableWIREEv>:
void SERCOM::enableWIRE()
{
  // I2C Master and Slave modes share the ENABLE bit function.

  // Enable the I2C master mode
  m_SercomRegStruct->I2CM.CTRLA.bit.ENABLE = 1 ;
    17f6:	6802      	ldr	r2, [r0, #0]
    17f8:	6813      	ldr	r3, [r2, #0]
    17fa:	f043 0302 	orr.w	r3, r3, #2
    17fe:	6013      	str	r3, [r2, #0]

  while ( m_SercomRegStruct->I2CM.SYNCBUSY.bit.ENABLE != 0 )
    1800:	6802      	ldr	r2, [r0, #0]
    1802:	69d3      	ldr	r3, [r2, #28]
    1804:	f013 0f02 	tst.w	r3, #2
    1808:	d1fb      	bne.n	1802 <_ZN6SERCOM10enableWIREEv+0xc>
  {
    // Waiting the enable bit from SYNCBUSY is equal to 0;
  }

  // Setting bus idle mode
  m_SercomRegStruct->I2CM.STATUS.bit.BUSSTATE = 1 ;
    180a:	8b53      	ldrh	r3, [r2, #26]
    180c:	2101      	movs	r1, #1
    180e:	f361 1305 	bfi	r3, r1, #4, #2
    1812:	8353      	strh	r3, [r2, #26]

  while ( m_SercomRegStruct->I2CM.SYNCBUSY.bit.SYSOP != 0 )
    1814:	6802      	ldr	r2, [r0, #0]
    1816:	69d3      	ldr	r3, [r2, #28]
    1818:	f013 0f04 	tst.w	r3, #4
    181c:	d1fb      	bne.n	1816 <_ZN6SERCOM10enableWIREEv+0x20>
  {
    // Wait the SYSOP bit from SYNCBUSY coming back to 0
  }
}
    181e:	4770      	bx	lr

00001820 <_ZN6SERCOM18prepareNackBitWIREEv>:
    return true;
}

bool SERCOM::isMasterWIRE( void )
{
  return m_SercomRegStruct->I2CS.CTRLA.bit.MODE == I2C_MASTER_OPERATION;
    1820:	6803      	ldr	r3, [r0, #0]
    1822:	681a      	ldr	r2, [r3, #0]
    m_SercomRegStruct->I2CS.CTRLB.bit.ACKACT = 1;
    1824:	685a      	ldr	r2, [r3, #4]
    1826:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
    182a:	605a      	str	r2, [r3, #4]
    182c:	4770      	bx	lr

0000182e <_ZN6SERCOM17prepareAckBitWIREEv>:
  return m_SercomRegStruct->I2CS.CTRLA.bit.MODE == I2C_MASTER_OPERATION;
    182e:	6803      	ldr	r3, [r0, #0]
    1830:	681a      	ldr	r2, [r3, #0]
    m_SercomRegStruct->I2CS.CTRLB.bit.ACKACT = 0;
    1832:	685a      	ldr	r2, [r3, #4]
    1834:	f36f 4292 	bfc	r2, #18, #1
    1838:	605a      	str	r2, [r3, #4]
    183a:	4770      	bx	lr

0000183c <_ZN6SERCOM22prepareCommandBitsWireEh>:
  return m_SercomRegStruct->I2CS.CTRLA.bit.MODE == I2C_MASTER_OPERATION;
    183c:	6803      	ldr	r3, [r0, #0]
    183e:	681a      	ldr	r2, [r3, #0]
    1840:	f3c2 0282 	ubfx	r2, r2, #2, #3
  if(isMasterWIRE()) 
    1844:	2a05      	cmp	r2, #5
    1846:	d109      	bne.n	185c <_ZN6SERCOM22prepareCommandBitsWireEh+0x20>
    m_SercomRegStruct->I2CM.CTRLB.bit.CMD = cmd;
    1848:	685a      	ldr	r2, [r3, #4]
    184a:	f361 4211 	bfi	r2, r1, #16, #2
    184e:	605a      	str	r2, [r3, #4]
    while(m_SercomRegStruct->I2CM.SYNCBUSY.bit.SYSOP)
    1850:	6802      	ldr	r2, [r0, #0]
    1852:	69d3      	ldr	r3, [r2, #28]
    1854:	f013 0f04 	tst.w	r3, #4
    1858:	d1fb      	bne.n	1852 <_ZN6SERCOM22prepareCommandBitsWireEh+0x16>
    185a:	4770      	bx	lr
    m_SercomRegStruct->I2CS.CTRLB.bit.CMD = cmd;
    185c:	685a      	ldr	r2, [r3, #4]
    185e:	f361 4211 	bfi	r2, r1, #16, #2
    1862:	605a      	str	r2, [r3, #4]
    1864:	4770      	bx	lr

00001866 <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag>:
{
    1866:	b410      	push	{r4}
  address = (address << 0x1ul) | flag;
    1868:	ea42 0141 	orr.w	r1, r2, r1, lsl #1
    186c:	b2c9      	uxtb	r1, r1
  return m_SercomRegStruct->I2CS.CTRLA.bit.MODE == I2C_SLAVE_OPERATION;
}

bool SERCOM::isBusIdleWIRE( void )
{
  return m_SercomRegStruct->I2CM.STATUS.bit.BUSSTATE == WIRE_IDLE_STATE;
    186e:	6804      	ldr	r4, [r0, #0]
    1870:	e004      	b.n	187c <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag+0x16>
}

bool SERCOM::isBusOwnerWIRE( void )
{
  return m_SercomRegStruct->I2CM.STATUS.bit.BUSSTATE == WIRE_OWNER_STATE;
    1872:	8b63      	ldrh	r3, [r4, #26]
    1874:	f3c3 1301 	ubfx	r3, r3, #4, #2
   while ( !isBusIdleWIRE() && !isBusOwnerWIRE() );
    1878:	2b02      	cmp	r3, #2
    187a:	d004      	beq.n	1886 <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag+0x20>
  return m_SercomRegStruct->I2CM.STATUS.bit.BUSSTATE == WIRE_IDLE_STATE;
    187c:	8b63      	ldrh	r3, [r4, #26]
    187e:	f3c3 1301 	ubfx	r3, r3, #4, #2
   while ( !isBusIdleWIRE() && !isBusOwnerWIRE() );
    1882:	2b01      	cmp	r3, #1
    1884:	d1f5      	bne.n	1872 <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag+0xc>
  m_SercomRegStruct->I2CM.ADDR.bit.ADDR = address;
    1886:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1888:	f361 030a 	bfi	r3, r1, #0, #11
    188c:	6263      	str	r3, [r4, #36]	; 0x24
  if ( flag == WIRE_WRITE_FLAG ) // Write mode
    188e:	b962      	cbnz	r2, 18aa <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag+0x44>
    while( !m_SercomRegStruct->I2CM.INTFLAG.bit.MB )
    1890:	6802      	ldr	r2, [r0, #0]
    1892:	7e13      	ldrb	r3, [r2, #24]
    1894:	f013 0f01 	tst.w	r3, #1
    1898:	d0fb      	beq.n	1892 <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag+0x2c>
  if(m_SercomRegStruct->I2CM.STATUS.bit.RXNACK)
    189a:	6803      	ldr	r3, [r0, #0]
    189c:	8b58      	ldrh	r0, [r3, #26]
    189e:	f3c0 0080 	ubfx	r0, r0, #2, #1
    18a2:	f080 0001 	eor.w	r0, r0, #1
}
    18a6:	bc10      	pop	{r4}
    18a8:	4770      	bx	lr
    while( !m_SercomRegStruct->I2CM.INTFLAG.bit.SB )
    18aa:	6803      	ldr	r3, [r0, #0]
    18ac:	7e1a      	ldrb	r2, [r3, #24]
    18ae:	f012 0f02 	tst.w	r2, #2
    18b2:	d1f2      	bne.n	189a <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag+0x34>
        if (m_SercomRegStruct->I2CM.INTFLAG.bit.MB) {
    18b4:	7e1a      	ldrb	r2, [r3, #24]
    18b6:	f012 0f01 	tst.w	r2, #1
    18ba:	d0f7      	beq.n	18ac <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag+0x46>
            m_SercomRegStruct->I2CM.CTRLB.bit.CMD = 3; // Stop condition
    18bc:	685a      	ldr	r2, [r3, #4]
    18be:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
    18c2:	605a      	str	r2, [r3, #4]
            return false;
    18c4:	2000      	movs	r0, #0
    18c6:	e7ee      	b.n	18a6 <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag+0x40>

000018c8 <_ZN6SERCOM18sendDataMasterWIREEh>:
  m_SercomRegStruct->I2CM.DATA.bit.DATA = data;
    18c8:	6803      	ldr	r3, [r0, #0]
    18ca:	6299      	str	r1, [r3, #40]	; 0x28
  while(!m_SercomRegStruct->I2CM.INTFLAG.bit.MB) {
    18cc:	6803      	ldr	r3, [r0, #0]
    18ce:	7e1a      	ldrb	r2, [r3, #24]
    18d0:	f012 0f01 	tst.w	r2, #1
    18d4:	d105      	bne.n	18e2 <_ZN6SERCOM18sendDataMasterWIREEh+0x1a>
    if (m_SercomRegStruct->I2CM.STATUS.bit.BUSERR) {
    18d6:	8b5a      	ldrh	r2, [r3, #26]
    18d8:	f012 0f01 	tst.w	r2, #1
    18dc:	d0f7      	beq.n	18ce <_ZN6SERCOM18sendDataMasterWIREEh+0x6>
      return false;
    18de:	2000      	movs	r0, #0
}
    18e0:	4770      	bx	lr
  if(m_SercomRegStruct->I2CM.STATUS.bit.RXNACK)
    18e2:	8b58      	ldrh	r0, [r3, #26]
    18e4:	f3c0 0080 	ubfx	r0, r0, #2, #1
    18e8:	f080 0001 	eor.w	r0, r0, #1
    18ec:	4770      	bx	lr

000018ee <_ZN6SERCOM12readDataWIREEv>:
  return m_SercomRegStruct->I2CS.CTRLA.bit.MODE == I2C_MASTER_OPERATION;
    18ee:	6802      	ldr	r2, [r0, #0]
    18f0:	6813      	ldr	r3, [r2, #0]
    18f2:	f3c3 0382 	ubfx	r3, r3, #2, #3
    return m_SercomRegStruct->I2CS.INTFLAG.bit.DRDY;
}

uint8_t SERCOM::readDataWIRE( void )
{
  if(isMasterWIRE())
    18f6:	2b05      	cmp	r3, #5
    18f8:	d106      	bne.n	1908 <_ZN6SERCOM12readDataWIREEv+0x1a>
  {
    while( m_SercomRegStruct->I2CM.INTFLAG.bit.SB == 0 )
    18fa:	7e13      	ldrb	r3, [r2, #24]
    18fc:	f013 0f02 	tst.w	r3, #2
    1900:	d0fb      	beq.n	18fa <_ZN6SERCOM12readDataWIREEv+0xc>
    {
      // Waiting complete receive
    }

    return m_SercomRegStruct->I2CM.DATA.bit.DATA ;
    1902:	6a90      	ldr	r0, [r2, #40]	; 0x28
    1904:	b2c0      	uxtb	r0, r0
    1906:	4770      	bx	lr
  }
  else
  {
    return m_SercomRegStruct->I2CS.DATA.reg ;
    1908:	6a90      	ldr	r0, [r2, #40]	; 0x28
    190a:	b2c0      	uxtb	r0, r0
  }
}
    190c:	4770      	bx	lr
	...

00001910 <_ZN6SERCOM14getSercomIndexEv>:

int8_t SERCOM::getSercomIndex(void) 
{
  for(uint8_t i=0; i<(sizeof(sercomData) / sizeof(sercomData[0])); i++) 
  {
    if(m_SercomRegStruct == sercomData[i].sercomPtr) 
    1910:	6803      	ldr	r3, [r0, #0]
    1912:	4a12      	ldr	r2, [pc, #72]	; (195c <_ZN6SERCOM14getSercomIndexEv+0x4c>)
    1914:	4293      	cmp	r3, r2
    1916:	d01d      	beq.n	1954 <_ZN6SERCOM14getSercomIndexEv+0x44>
    1918:	f502 6280 	add.w	r2, r2, #1024	; 0x400
    191c:	4293      	cmp	r3, r2
    191e:	d011      	beq.n	1944 <_ZN6SERCOM14getSercomIndexEv+0x34>
    1920:	4a0f      	ldr	r2, [pc, #60]	; (1960 <_ZN6SERCOM14getSercomIndexEv+0x50>)
    1922:	4293      	cmp	r3, r2
    1924:	d010      	beq.n	1948 <_ZN6SERCOM14getSercomIndexEv+0x38>
    1926:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
    192a:	4293      	cmp	r3, r2
    192c:	d00e      	beq.n	194c <_ZN6SERCOM14getSercomIndexEv+0x3c>
    192e:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
    1932:	d00d      	beq.n	1950 <_ZN6SERCOM14getSercomIndexEv+0x40>
    1934:	4a0b      	ldr	r2, [pc, #44]	; (1964 <_ZN6SERCOM14getSercomIndexEv+0x54>)
    1936:	4293      	cmp	r3, r2
  for(uint8_t i=0; i<(sizeof(sercomData) / sizeof(sercomData[0])); i++) 
    1938:	bf08      	it	eq
    193a:	2005      	moveq	r0, #5
    if(m_SercomRegStruct == sercomData[i].sercomPtr) 
    193c:	d00b      	beq.n	1956 <_ZN6SERCOM14getSercomIndexEv+0x46>
		return i;
  }
  return -1;
    193e:	f04f 30ff 	mov.w	r0, #4294967295
}
    1942:	4770      	bx	lr
  for(uint8_t i=0; i<(sizeof(sercomData) / sizeof(sercomData[0])); i++) 
    1944:	2001      	movs	r0, #1
    1946:	e006      	b.n	1956 <_ZN6SERCOM14getSercomIndexEv+0x46>
    1948:	2002      	movs	r0, #2
    194a:	e004      	b.n	1956 <_ZN6SERCOM14getSercomIndexEv+0x46>
    194c:	2003      	movs	r0, #3
    194e:	e002      	b.n	1956 <_ZN6SERCOM14getSercomIndexEv+0x46>
    1950:	2004      	movs	r0, #4
    1952:	e000      	b.n	1956 <_ZN6SERCOM14getSercomIndexEv+0x46>
    1954:	2000      	movs	r0, #0
		return i;
    1956:	b240      	sxtb	r0, r0
    1958:	4770      	bx	lr
    195a:	bf00      	nop
    195c:	40003000 	.word	0x40003000
    1960:	41012000 	.word	0x41012000
    1964:	43000400 	.word	0x43000400

00001968 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb>:
// A dummy function for SAMD21 (compiles to nothing) is present in SERCOM.h
// so user code doesn't require a lot of conditional situations.
void SERCOM::setClockSource(int8_t idx, SercomClockSource src, bool core) 
{

  if(src == SERCOM_CLOCK_SOURCE_NO_CHANGE) return;
    1968:	2a05      	cmp	r2, #5
    196a:	d04e      	beq.n	1a0a <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0xa2>
{
    196c:	b470      	push	{r4, r5, r6}

  uint8_t clk_id = core ? sercomData[idx].id_core : sercomData[idx].id_slow;
    196e:	b31b      	cbz	r3, 19b8 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x50>
    1970:	4c39      	ldr	r4, [pc, #228]	; (1a58 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0xf0>)
    1972:	eb04 1101 	add.w	r1, r4, r1, lsl #4
    1976:	7909      	ldrb	r1, [r1, #4]

  GCLK->PCHCTRL[clk_id].bit.CHEN = 0;     // Disable timer
    1978:	460c      	mov	r4, r1
    197a:	4d38      	ldr	r5, [pc, #224]	; (1a5c <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0xf4>)
    197c:	3120      	adds	r1, #32
    197e:	f855 6021 	ldr.w	r6, [r5, r1, lsl #2]
    1982:	f36f 1686 	bfc	r6, #6, #1
    1986:	f845 6021 	str.w	r6, [r5, r1, lsl #2]
  while(GCLK->PCHCTRL[clk_id].bit.CHEN);  // Wait for disable
    198a:	462e      	mov	r6, r5
    198c:	460d      	mov	r5, r1
    198e:	f856 1025 	ldr.w	r1, [r6, r5, lsl #2]
    1992:	f011 0f40 	tst.w	r1, #64	; 0x40
    1996:	d1fa      	bne.n	198e <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x26>

  if(core) 
    1998:	2b00      	cmp	r3, #0
    199a:	d037      	beq.n	1a0c <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0xa4>
	clockSource = src; // Save SercomClockSource value
    199c:	7102      	strb	r2, [r0, #4]
	// GCLK0 = F_CPU
	// GCLK1 = 48 MHz
	// GCLK2 = 100 MHz
	// GCLK3 = XOSC32K
	// GCLK4 = 12 MHz
	if(src == SERCOM_CLOCK_SOURCE_FCPU) 
    199e:	2a00      	cmp	r2, #0
    19a0:	d049      	beq.n	1a36 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0xce>
	{
		GCLK->PCHCTRL[clk_id].reg =   GCLK_PCHCTRL_GEN_GCLK0_Val | (1 << GCLK_PCHCTRL_CHEN_Pos);
		if(core) 
			freqRef = F_CPU; // Save clock frequency value
	} 
	else if(src == SERCOM_CLOCK_SOURCE_48M) 
    19a2:	2a01      	cmp	r2, #1
    19a4:	d136      	bne.n	1a14 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0xac>
	{
		GCLK->PCHCTRL[clk_id].reg = GCLK_PCHCTRL_GEN_GCLK1_Val | (1 << GCLK_PCHCTRL_CHEN_Pos);
    19a6:	f104 0320 	add.w	r3, r4, #32
    19aa:	2141      	movs	r1, #65	; 0x41
    19ac:	4a2b      	ldr	r2, [pc, #172]	; (1a5c <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0xf4>)
    19ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		if(core) 
			freqRef = 48000000;
    19b2:	4b2b      	ldr	r3, [pc, #172]	; (1a60 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0xf8>)
    19b4:	6083      	str	r3, [r0, #8]
    19b6:	e01f      	b.n	19f8 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x90>
  uint8_t clk_id = core ? sercomData[idx].id_core : sercomData[idx].id_slow;
    19b8:	4c27      	ldr	r4, [pc, #156]	; (1a58 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0xf0>)
    19ba:	eb04 1101 	add.w	r1, r4, r1, lsl #4
    19be:	7949      	ldrb	r1, [r1, #5]
    19c0:	e7da      	b.n	1978 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x10>
	} 
	else if(src == SERCOM_CLOCK_SOURCE_100M) 
	{
		GCLK->PCHCTRL[clk_id].reg =	GCLK_PCHCTRL_GEN_GCLK2_Val | (1 << GCLK_PCHCTRL_CHEN_Pos);
    19c2:	f104 0220 	add.w	r2, r4, #32
    19c6:	2542      	movs	r5, #66	; 0x42
    19c8:	4924      	ldr	r1, [pc, #144]	; (1a5c <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0xf4>)
    19ca:	f841 5022 	str.w	r5, [r1, r2, lsl #2]
		if(core) 
    19ce:	b19b      	cbz	r3, 19f8 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x90>
			freqRef = 100000000;
    19d0:	4b24      	ldr	r3, [pc, #144]	; (1a64 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0xfc>)
    19d2:	6083      	str	r3, [r0, #8]
    19d4:	e010      	b.n	19f8 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x90>
	} 
	else if(src == SERCOM_CLOCK_SOURCE_32K) 
	{
		GCLK->PCHCTRL[clk_id].reg =	GCLK_PCHCTRL_GEN_GCLK3_Val | (1 << GCLK_PCHCTRL_CHEN_Pos);
    19d6:	f104 0220 	add.w	r2, r4, #32
    19da:	2543      	movs	r5, #67	; 0x43
    19dc:	491f      	ldr	r1, [pc, #124]	; (1a5c <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0xf4>)
    19de:	f841 5022 	str.w	r5, [r1, r2, lsl #2]
		if(core) 
    19e2:	b14b      	cbz	r3, 19f8 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x90>
			freqRef = 32768;
    19e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    19e8:	6083      	str	r3, [r0, #8]
    19ea:	e005      	b.n	19f8 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x90>
		GCLK->PCHCTRL[clk_id].reg =   GCLK_PCHCTRL_GEN_GCLK0_Val | (1 << GCLK_PCHCTRL_CHEN_Pos);
    19ec:	f104 0320 	add.w	r3, r4, #32
    19f0:	2140      	movs	r1, #64	; 0x40
    19f2:	4a1a      	ldr	r2, [pc, #104]	; (1a5c <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0xf4>)
    19f4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	    GCLK->PCHCTRL[clk_id].reg =	GCLK_PCHCTRL_GEN_GCLK4_Val | (1 << GCLK_PCHCTRL_CHEN_Pos);
		if(core) 
			freqRef = 12000000;
	}

	while(!GCLK->PCHCTRL[clk_id].bit.CHEN); // Wait for clock enable
    19f8:	4918      	ldr	r1, [pc, #96]	; (1a5c <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0xf4>)
    19fa:	f104 0220 	add.w	r2, r4, #32
    19fe:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    1a02:	f013 0f40 	tst.w	r3, #64	; 0x40
    1a06:	d0fa      	beq.n	19fe <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x96>
}
    1a08:	bc70      	pop	{r4, r5, r6}
    1a0a:	4770      	bx	lr
	if(src == SERCOM_CLOCK_SOURCE_FCPU) 
    1a0c:	2a00      	cmp	r2, #0
    1a0e:	d0ed      	beq.n	19ec <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x84>
	else if(src == SERCOM_CLOCK_SOURCE_48M) 
    1a10:	2a01      	cmp	r2, #1
    1a12:	d019      	beq.n	1a48 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0xe0>
	else if(src == SERCOM_CLOCK_SOURCE_100M) 
    1a14:	2a02      	cmp	r2, #2
    1a16:	d0d4      	beq.n	19c2 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x5a>
	else if(src == SERCOM_CLOCK_SOURCE_32K) 
    1a18:	2a03      	cmp	r2, #3
    1a1a:	d0dc      	beq.n	19d6 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x6e>
	else if(src == SERCOM_CLOCK_SOURCE_12M) 
    1a1c:	2a04      	cmp	r2, #4
    1a1e:	d1eb      	bne.n	19f8 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x90>
	    GCLK->PCHCTRL[clk_id].reg =	GCLK_PCHCTRL_GEN_GCLK4_Val | (1 << GCLK_PCHCTRL_CHEN_Pos);
    1a20:	f104 0220 	add.w	r2, r4, #32
    1a24:	2544      	movs	r5, #68	; 0x44
    1a26:	490d      	ldr	r1, [pc, #52]	; (1a5c <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0xf4>)
    1a28:	f841 5022 	str.w	r5, [r1, r2, lsl #2]
		if(core) 
    1a2c:	2b00      	cmp	r3, #0
    1a2e:	d0e3      	beq.n	19f8 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x90>
			freqRef = 12000000;
    1a30:	4b0d      	ldr	r3, [pc, #52]	; (1a68 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x100>)
    1a32:	6083      	str	r3, [r0, #8]
    1a34:	e7e0      	b.n	19f8 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x90>
		GCLK->PCHCTRL[clk_id].reg =   GCLK_PCHCTRL_GEN_GCLK0_Val | (1 << GCLK_PCHCTRL_CHEN_Pos);
    1a36:	f104 0320 	add.w	r3, r4, #32
    1a3a:	2140      	movs	r1, #64	; 0x40
    1a3c:	4a07      	ldr	r2, [pc, #28]	; (1a5c <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0xf4>)
    1a3e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			freqRef = F_CPU; // Save clock frequency value
    1a42:	4b0a      	ldr	r3, [pc, #40]	; (1a6c <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x104>)
    1a44:	6083      	str	r3, [r0, #8]
    1a46:	e7d7      	b.n	19f8 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x90>
		GCLK->PCHCTRL[clk_id].reg = GCLK_PCHCTRL_GEN_GCLK1_Val | (1 << GCLK_PCHCTRL_CHEN_Pos);
    1a48:	f104 0320 	add.w	r3, r4, #32
    1a4c:	2141      	movs	r1, #65	; 0x41
    1a4e:	4a03      	ldr	r2, [pc, #12]	; (1a5c <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0xf4>)
    1a50:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    1a54:	e7d0      	b.n	19f8 <_ZN6SERCOM14setClockSourceEa17SercomClockSourceb+0x90>
    1a56:	bf00      	nop
    1a58:	0000a944 	.word	0x0000a944
    1a5c:	40001c00 	.word	0x40001c00
    1a60:	02dc6c00 	.word	0x02dc6c00
    1a64:	05f5e100 	.word	0x05f5e100
    1a68:	00b71b00 	.word	0x00b71b00
    1a6c:	07270e00 	.word	0x07270e00

00001a70 <_ZN6SERCOM18USART_0_CLOCK_initEv>:
}

void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, uint32_t data)
{
//	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    1a70:	4b06      	ldr	r3, [pc, #24]	; (1a8c <_ZN6SERCOM18USART_0_CLOCK_initEv+0x1c>)
    1a72:	2241      	movs	r2, #65	; 0x41
    1a74:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    1a78:	2243      	movs	r2, #67	; 0x43
    1a7a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
    1a7e:	4a04      	ldr	r2, [pc, #16]	; (1a90 <_ZN6SERCOM18USART_0_CLOCK_initEv+0x20>)
    1a80:	6a13      	ldr	r3, [r2, #32]
    1a82:	f043 0302 	orr.w	r3, r3, #2
    1a86:	6213      	str	r3, [r2, #32]
    1a88:	4770      	bx	lr
    1a8a:	bf00      	nop
    1a8c:	40001c00 	.word	0x40001c00
    1a90:	40000800 	.word	0x40000800

00001a94 <_ZN6SERCOM13initClockNVICEv>:
{
    1a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1a98:	4604      	mov	r4, r0
  int8_t idx = getSercomIndex();
    1a9a:	4b25      	ldr	r3, [pc, #148]	; (1b30 <_ZN6SERCOM13initClockNVICEv+0x9c>)
    1a9c:	4798      	blx	r3
  if(idx < 0) return; // We got a problem here
    1a9e:	1e05      	subs	r5, r0, #0
    1aa0:	db43      	blt.n	1b2a <_ZN6SERCOM13initClockNVICEv+0x96>
    1aa2:	012b      	lsls	r3, r5, #4
    1aa4:	4e23      	ldr	r6, [pc, #140]	; (1b34 <_ZN6SERCOM13initClockNVICEv+0xa0>)
    1aa6:	1d9a      	adds	r2, r3, #6
    1aa8:	4432      	add	r2, r6
    1aaa:	330e      	adds	r3, #14
    1aac:	441e      	add	r6, r3
    1aae:	f8df e094 	ldr.w	lr, [pc, #148]	; 1b44 <_ZN6SERCOM13initClockNVICEv+0xb0>
    1ab2:	27e0      	movs	r7, #224	; 0xe0
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1ab4:	2001      	movs	r0, #1
    1ab6:	4920      	ldr	r1, [pc, #128]	; (1b38 <_ZN6SERCOM13initClockNVICEv+0xa4>)
    1ab8:	e01b      	b.n	1af2 <_ZN6SERCOM13initClockNVICEv+0x5e>
	USART_0_CLOCK_init();
    1aba:	4620      	mov	r0, r4
    1abc:	4b1f      	ldr	r3, [pc, #124]	; (1b3c <_ZN6SERCOM13initClockNVICEv+0xa8>)
    1abe:	4798      	blx	r3
  setClockSource(idx, clockSource, true);  // true  = core clock
    1ac0:	2301      	movs	r3, #1
    1ac2:	7922      	ldrb	r2, [r4, #4]
    1ac4:	4629      	mov	r1, r5
    1ac6:	4620      	mov	r0, r4
    1ac8:	4e1d      	ldr	r6, [pc, #116]	; (1b40 <_ZN6SERCOM13initClockNVICEv+0xac>)
    1aca:	47b0      	blx	r6
  setClockSource(idx, clockSource, false); // false = slow clock
    1acc:	2300      	movs	r3, #0
    1ace:	7922      	ldrb	r2, [r4, #4]
    1ad0:	4629      	mov	r1, r5
    1ad2:	4620      	mov	r0, r4
    1ad4:	47b0      	blx	r6
    1ad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1ada:	f003 030f 	and.w	r3, r3, #15
    1ade:	3b04      	subs	r3, #4
    1ae0:	4473      	add	r3, lr
    1ae2:	761f      	strb	r7, [r3, #24]
    NVIC_EnableIRQ(sercomData[idx].irq[i]);
    1ae4:	f9b2 3000 	ldrsh.w	r3, [r2]
  if ((int32_t)(IRQn) >= 0)
    1ae8:	2b00      	cmp	r3, #0
    1aea:	da15      	bge.n	1b18 <_ZN6SERCOM13initClockNVICEv+0x84>
    1aec:	3202      	adds	r2, #2
  for(uint8_t i=0; i<4; i++) 
    1aee:	42b2      	cmp	r2, r6
    1af0:	d0e3      	beq.n	1aba <_ZN6SERCOM13initClockNVICEv+0x26>
    NVIC_ClearPendingIRQ(sercomData[idx].irq[i]);
    1af2:	f9b2 3000 	ldrsh.w	r3, [r2]
  if ((int32_t)(IRQn) >= 0)
    1af6:	2b00      	cmp	r3, #0
    1af8:	dbef      	blt.n	1ada <_ZN6SERCOM13initClockNVICEv+0x46>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1afa:	ea4f 1c53 	mov.w	ip, r3, lsr #5
    1afe:	f003 081f 	and.w	r8, r3, #31
    1b02:	fa00 f808 	lsl.w	r8, r0, r8
    1b06:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
    1b0a:	f841 802c 	str.w	r8, [r1, ip, lsl #2]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1b0e:	440b      	add	r3, r1
    1b10:	f883 7300 	strb.w	r7, [r3, #768]	; 0x300
    NVIC_EnableIRQ(sercomData[idx].irq[i]);
    1b14:	f9b2 3000 	ldrsh.w	r3, [r2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1b18:	ea4f 1c53 	mov.w	ip, r3, lsr #5
    1b1c:	f003 031f 	and.w	r3, r3, #31
    1b20:	fa00 f303 	lsl.w	r3, r0, r3
    1b24:	f841 302c 	str.w	r3, [r1, ip, lsl #2]
    1b28:	e7e0      	b.n	1aec <_ZN6SERCOM13initClockNVICEv+0x58>
    1b2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1b2e:	bf00      	nop
    1b30:	00001911 	.word	0x00001911
    1b34:	0000a944 	.word	0x0000a944
    1b38:	e000e100 	.word	0xe000e100
    1b3c:	00001a71 	.word	0x00001a71
    1b40:	00001969 	.word	0x00001969
    1b44:	e000ed00 	.word	0xe000ed00

00001b48 <_ZN6SERCOM14initMasterWIREEm>:
{
    1b48:	b538      	push	{r3, r4, r5, lr}
    1b4a:	4605      	mov	r5, r0
    1b4c:	460c      	mov	r4, r1
  initClockNVIC() ;
    1b4e:	4b11      	ldr	r3, [pc, #68]	; (1b94 <_ZN6SERCOM14initMasterWIREEm+0x4c>)
    1b50:	4798      	blx	r3
  resetWIRE() ;
    1b52:	4628      	mov	r0, r5
    1b54:	4b10      	ldr	r3, [pc, #64]	; (1b98 <_ZN6SERCOM14initMasterWIREEm+0x50>)
    1b56:	4798      	blx	r3
  m_SercomRegStruct->I2CM.CTRLA.reg =  SERCOM_I2CM_CTRLA_MODE( I2C_MASTER_OPERATION )/* |
    1b58:	682b      	ldr	r3, [r5, #0]
    1b5a:	2214      	movs	r2, #20
    1b5c:	601a      	str	r2, [r3, #0]
  m_SercomRegStruct->I2CM.BAUD.bit.BAUD = SystemCoreClock / ( 2 * baudrate) - 5 - (((SystemCoreClock / 1000000) * WIRE_RISE_TIME_NANOSECONDS) / (2 * 1000));
    1b5e:	682a      	ldr	r2, [r5, #0]
    1b60:	4b0e      	ldr	r3, [pc, #56]	; (1b9c <_ZN6SERCOM14initMasterWIREEm+0x54>)
    1b62:	681b      	ldr	r3, [r3, #0]
    1b64:	0064      	lsls	r4, r4, #1
    1b66:	fbb3 f4f4 	udiv	r4, r3, r4
    1b6a:	490d      	ldr	r1, [pc, #52]	; (1ba0 <_ZN6SERCOM14initMasterWIREEm+0x58>)
    1b6c:	fba1 1303 	umull	r1, r3, r1, r3
    1b70:	0c9b      	lsrs	r3, r3, #18
    1b72:	ebc3 1143 	rsb	r1, r3, r3, lsl #5
    1b76:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    1b7a:	490a      	ldr	r1, [pc, #40]	; (1ba4 <_ZN6SERCOM14initMasterWIREEm+0x5c>)
    1b7c:	fba1 1303 	umull	r1, r3, r1, r3
    1b80:	eba4 13d3 	sub.w	r3, r4, r3, lsr #7
    1b84:	3b05      	subs	r3, #5
    1b86:	b2db      	uxtb	r3, r3
    1b88:	68d1      	ldr	r1, [r2, #12]
    1b8a:	f363 0107 	bfi	r1, r3, #0, #8
    1b8e:	60d1      	str	r1, [r2, #12]
    1b90:	bd38      	pop	{r3, r4, r5, pc}
    1b92:	bf00      	nop
    1b94:	00001a95 	.word	0x00001a95
    1b98:	000017d9 	.word	0x000017d9
    1b9c:	20000038 	.word	0x20000038
    1ba0:	431bde83 	.word	0x431bde83
    1ba4:	10624dd3 	.word	0x10624dd3

00001ba8 <SERCOM5_0_Handler>:
//	GCLK_CRITICAL_SECTION_LEAVE();
}


void SERCOM5_0_Handler()
{
    1ba8:	b508      	push	{r3, lr}
	Uart.IrqHandler();
    1baa:	4802      	ldr	r0, [pc, #8]	; (1bb4 <SERCOM5_0_Handler+0xc>)
    1bac:	4b02      	ldr	r3, [pc, #8]	; (1bb8 <SERCOM5_0_Handler+0x10>)
    1bae:	4798      	blx	r3
    1bb0:	bd08      	pop	{r3, pc}
    1bb2:	bf00      	nop
    1bb4:	20000b80 	.word	0x20000b80
    1bb8:	00001049 	.word	0x00001049

00001bbc <SERCOM5_1_Handler>:
}
void SERCOM5_1_Handler()
{
    1bbc:	b508      	push	{r3, lr}
	Uart.IrqHandler();
    1bbe:	4802      	ldr	r0, [pc, #8]	; (1bc8 <SERCOM5_1_Handler+0xc>)
    1bc0:	4b02      	ldr	r3, [pc, #8]	; (1bcc <SERCOM5_1_Handler+0x10>)
    1bc2:	4798      	blx	r3
    1bc4:	bd08      	pop	{r3, pc}
    1bc6:	bf00      	nop
    1bc8:	20000b80 	.word	0x20000b80
    1bcc:	00001049 	.word	0x00001049

00001bd0 <SERCOM5_2_Handler>:
}
void SERCOM5_2_Handler()
{
    1bd0:	b508      	push	{r3, lr}
	Uart.IrqHandler();
    1bd2:	4802      	ldr	r0, [pc, #8]	; (1bdc <SERCOM5_2_Handler+0xc>)
    1bd4:	4b02      	ldr	r3, [pc, #8]	; (1be0 <SERCOM5_2_Handler+0x10>)
    1bd6:	4798      	blx	r3
    1bd8:	bd08      	pop	{r3, pc}
    1bda:	bf00      	nop
    1bdc:	20000b80 	.word	0x20000b80
    1be0:	00001049 	.word	0x00001049

00001be4 <SERCOM5_3_Handler>:
}
void SERCOM5_3_Handler()
{
    1be4:	b508      	push	{r3, lr}
	Uart.IrqHandler();
    1be6:	4802      	ldr	r0, [pc, #8]	; (1bf0 <SERCOM5_3_Handler+0xc>)
    1be8:	4b02      	ldr	r3, [pc, #8]	; (1bf4 <SERCOM5_3_Handler+0x10>)
    1bea:	4798      	blx	r3
    1bec:	bd08      	pop	{r3, pc}
    1bee:	bf00      	nop
    1bf0:	20000b80 	.word	0x20000b80
    1bf4:	00001049 	.word	0x00001049

00001bf8 <__aeabi_atexit>:
    1bf8:	460b      	mov	r3, r1
    1bfa:	4601      	mov	r1, r0
    1bfc:	4618      	mov	r0, r3
    1bfe:	f000 bc99 	b.w	2534 <__cxa_atexit>
    1c02:	bf00      	nop

00001c04 <__aeabi_drsub>:
    1c04:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    1c08:	e002      	b.n	1c10 <__adddf3>
    1c0a:	bf00      	nop

00001c0c <__aeabi_dsub>:
    1c0c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00001c10 <__adddf3>:
    1c10:	b530      	push	{r4, r5, lr}
    1c12:	ea4f 0441 	mov.w	r4, r1, lsl #1
    1c16:	ea4f 0543 	mov.w	r5, r3, lsl #1
    1c1a:	ea94 0f05 	teq	r4, r5
    1c1e:	bf08      	it	eq
    1c20:	ea90 0f02 	teqeq	r0, r2
    1c24:	bf1f      	itttt	ne
    1c26:	ea54 0c00 	orrsne.w	ip, r4, r0
    1c2a:	ea55 0c02 	orrsne.w	ip, r5, r2
    1c2e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    1c32:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    1c36:	f000 80e2 	beq.w	1dfe <__adddf3+0x1ee>
    1c3a:	ea4f 5454 	mov.w	r4, r4, lsr #21
    1c3e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    1c42:	bfb8      	it	lt
    1c44:	426d      	neglt	r5, r5
    1c46:	dd0c      	ble.n	1c62 <__adddf3+0x52>
    1c48:	442c      	add	r4, r5
    1c4a:	ea80 0202 	eor.w	r2, r0, r2
    1c4e:	ea81 0303 	eor.w	r3, r1, r3
    1c52:	ea82 0000 	eor.w	r0, r2, r0
    1c56:	ea83 0101 	eor.w	r1, r3, r1
    1c5a:	ea80 0202 	eor.w	r2, r0, r2
    1c5e:	ea81 0303 	eor.w	r3, r1, r3
    1c62:	2d36      	cmp	r5, #54	; 0x36
    1c64:	bf88      	it	hi
    1c66:	bd30      	pophi	{r4, r5, pc}
    1c68:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    1c6c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    1c70:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    1c74:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    1c78:	d002      	beq.n	1c80 <__adddf3+0x70>
    1c7a:	4240      	negs	r0, r0
    1c7c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    1c80:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    1c84:	ea4f 3303 	mov.w	r3, r3, lsl #12
    1c88:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    1c8c:	d002      	beq.n	1c94 <__adddf3+0x84>
    1c8e:	4252      	negs	r2, r2
    1c90:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1c94:	ea94 0f05 	teq	r4, r5
    1c98:	f000 80a7 	beq.w	1dea <__adddf3+0x1da>
    1c9c:	f1a4 0401 	sub.w	r4, r4, #1
    1ca0:	f1d5 0e20 	rsbs	lr, r5, #32
    1ca4:	db0d      	blt.n	1cc2 <__adddf3+0xb2>
    1ca6:	fa02 fc0e 	lsl.w	ip, r2, lr
    1caa:	fa22 f205 	lsr.w	r2, r2, r5
    1cae:	1880      	adds	r0, r0, r2
    1cb0:	f141 0100 	adc.w	r1, r1, #0
    1cb4:	fa03 f20e 	lsl.w	r2, r3, lr
    1cb8:	1880      	adds	r0, r0, r2
    1cba:	fa43 f305 	asr.w	r3, r3, r5
    1cbe:	4159      	adcs	r1, r3
    1cc0:	e00e      	b.n	1ce0 <__adddf3+0xd0>
    1cc2:	f1a5 0520 	sub.w	r5, r5, #32
    1cc6:	f10e 0e20 	add.w	lr, lr, #32
    1cca:	2a01      	cmp	r2, #1
    1ccc:	fa03 fc0e 	lsl.w	ip, r3, lr
    1cd0:	bf28      	it	cs
    1cd2:	f04c 0c02 	orrcs.w	ip, ip, #2
    1cd6:	fa43 f305 	asr.w	r3, r3, r5
    1cda:	18c0      	adds	r0, r0, r3
    1cdc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    1ce0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    1ce4:	d507      	bpl.n	1cf6 <__adddf3+0xe6>
    1ce6:	f04f 0e00 	mov.w	lr, #0
    1cea:	f1dc 0c00 	rsbs	ip, ip, #0
    1cee:	eb7e 0000 	sbcs.w	r0, lr, r0
    1cf2:	eb6e 0101 	sbc.w	r1, lr, r1
    1cf6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    1cfa:	d31b      	bcc.n	1d34 <__adddf3+0x124>
    1cfc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    1d00:	d30c      	bcc.n	1d1c <__adddf3+0x10c>
    1d02:	0849      	lsrs	r1, r1, #1
    1d04:	ea5f 0030 	movs.w	r0, r0, rrx
    1d08:	ea4f 0c3c 	mov.w	ip, ip, rrx
    1d0c:	f104 0401 	add.w	r4, r4, #1
    1d10:	ea4f 5244 	mov.w	r2, r4, lsl #21
    1d14:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    1d18:	f080 809a 	bcs.w	1e50 <__adddf3+0x240>
    1d1c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    1d20:	bf08      	it	eq
    1d22:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    1d26:	f150 0000 	adcs.w	r0, r0, #0
    1d2a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    1d2e:	ea41 0105 	orr.w	r1, r1, r5
    1d32:	bd30      	pop	{r4, r5, pc}
    1d34:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    1d38:	4140      	adcs	r0, r0
    1d3a:	eb41 0101 	adc.w	r1, r1, r1
    1d3e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    1d42:	f1a4 0401 	sub.w	r4, r4, #1
    1d46:	d1e9      	bne.n	1d1c <__adddf3+0x10c>
    1d48:	f091 0f00 	teq	r1, #0
    1d4c:	bf04      	itt	eq
    1d4e:	4601      	moveq	r1, r0
    1d50:	2000      	moveq	r0, #0
    1d52:	fab1 f381 	clz	r3, r1
    1d56:	bf08      	it	eq
    1d58:	3320      	addeq	r3, #32
    1d5a:	f1a3 030b 	sub.w	r3, r3, #11
    1d5e:	f1b3 0220 	subs.w	r2, r3, #32
    1d62:	da0c      	bge.n	1d7e <__adddf3+0x16e>
    1d64:	320c      	adds	r2, #12
    1d66:	dd08      	ble.n	1d7a <__adddf3+0x16a>
    1d68:	f102 0c14 	add.w	ip, r2, #20
    1d6c:	f1c2 020c 	rsb	r2, r2, #12
    1d70:	fa01 f00c 	lsl.w	r0, r1, ip
    1d74:	fa21 f102 	lsr.w	r1, r1, r2
    1d78:	e00c      	b.n	1d94 <__adddf3+0x184>
    1d7a:	f102 0214 	add.w	r2, r2, #20
    1d7e:	bfd8      	it	le
    1d80:	f1c2 0c20 	rsble	ip, r2, #32
    1d84:	fa01 f102 	lsl.w	r1, r1, r2
    1d88:	fa20 fc0c 	lsr.w	ip, r0, ip
    1d8c:	bfdc      	itt	le
    1d8e:	ea41 010c 	orrle.w	r1, r1, ip
    1d92:	4090      	lslle	r0, r2
    1d94:	1ae4      	subs	r4, r4, r3
    1d96:	bfa2      	ittt	ge
    1d98:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    1d9c:	4329      	orrge	r1, r5
    1d9e:	bd30      	popge	{r4, r5, pc}
    1da0:	ea6f 0404 	mvn.w	r4, r4
    1da4:	3c1f      	subs	r4, #31
    1da6:	da1c      	bge.n	1de2 <__adddf3+0x1d2>
    1da8:	340c      	adds	r4, #12
    1daa:	dc0e      	bgt.n	1dca <__adddf3+0x1ba>
    1dac:	f104 0414 	add.w	r4, r4, #20
    1db0:	f1c4 0220 	rsb	r2, r4, #32
    1db4:	fa20 f004 	lsr.w	r0, r0, r4
    1db8:	fa01 f302 	lsl.w	r3, r1, r2
    1dbc:	ea40 0003 	orr.w	r0, r0, r3
    1dc0:	fa21 f304 	lsr.w	r3, r1, r4
    1dc4:	ea45 0103 	orr.w	r1, r5, r3
    1dc8:	bd30      	pop	{r4, r5, pc}
    1dca:	f1c4 040c 	rsb	r4, r4, #12
    1dce:	f1c4 0220 	rsb	r2, r4, #32
    1dd2:	fa20 f002 	lsr.w	r0, r0, r2
    1dd6:	fa01 f304 	lsl.w	r3, r1, r4
    1dda:	ea40 0003 	orr.w	r0, r0, r3
    1dde:	4629      	mov	r1, r5
    1de0:	bd30      	pop	{r4, r5, pc}
    1de2:	fa21 f004 	lsr.w	r0, r1, r4
    1de6:	4629      	mov	r1, r5
    1de8:	bd30      	pop	{r4, r5, pc}
    1dea:	f094 0f00 	teq	r4, #0
    1dee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    1df2:	bf06      	itte	eq
    1df4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    1df8:	3401      	addeq	r4, #1
    1dfa:	3d01      	subne	r5, #1
    1dfc:	e74e      	b.n	1c9c <__adddf3+0x8c>
    1dfe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    1e02:	bf18      	it	ne
    1e04:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    1e08:	d029      	beq.n	1e5e <__adddf3+0x24e>
    1e0a:	ea94 0f05 	teq	r4, r5
    1e0e:	bf08      	it	eq
    1e10:	ea90 0f02 	teqeq	r0, r2
    1e14:	d005      	beq.n	1e22 <__adddf3+0x212>
    1e16:	ea54 0c00 	orrs.w	ip, r4, r0
    1e1a:	bf04      	itt	eq
    1e1c:	4619      	moveq	r1, r3
    1e1e:	4610      	moveq	r0, r2
    1e20:	bd30      	pop	{r4, r5, pc}
    1e22:	ea91 0f03 	teq	r1, r3
    1e26:	bf1e      	ittt	ne
    1e28:	2100      	movne	r1, #0
    1e2a:	2000      	movne	r0, #0
    1e2c:	bd30      	popne	{r4, r5, pc}
    1e2e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    1e32:	d105      	bne.n	1e40 <__adddf3+0x230>
    1e34:	0040      	lsls	r0, r0, #1
    1e36:	4149      	adcs	r1, r1
    1e38:	bf28      	it	cs
    1e3a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    1e3e:	bd30      	pop	{r4, r5, pc}
    1e40:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    1e44:	bf3c      	itt	cc
    1e46:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    1e4a:	bd30      	popcc	{r4, r5, pc}
    1e4c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    1e50:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    1e54:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    1e58:	f04f 0000 	mov.w	r0, #0
    1e5c:	bd30      	pop	{r4, r5, pc}
    1e5e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    1e62:	bf1a      	itte	ne
    1e64:	4619      	movne	r1, r3
    1e66:	4610      	movne	r0, r2
    1e68:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    1e6c:	bf1c      	itt	ne
    1e6e:	460b      	movne	r3, r1
    1e70:	4602      	movne	r2, r0
    1e72:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    1e76:	bf06      	itte	eq
    1e78:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    1e7c:	ea91 0f03 	teqeq	r1, r3
    1e80:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    1e84:	bd30      	pop	{r4, r5, pc}
    1e86:	bf00      	nop

00001e88 <__aeabi_ui2d>:
    1e88:	f090 0f00 	teq	r0, #0
    1e8c:	bf04      	itt	eq
    1e8e:	2100      	moveq	r1, #0
    1e90:	4770      	bxeq	lr
    1e92:	b530      	push	{r4, r5, lr}
    1e94:	f44f 6480 	mov.w	r4, #1024	; 0x400
    1e98:	f104 0432 	add.w	r4, r4, #50	; 0x32
    1e9c:	f04f 0500 	mov.w	r5, #0
    1ea0:	f04f 0100 	mov.w	r1, #0
    1ea4:	e750      	b.n	1d48 <__adddf3+0x138>
    1ea6:	bf00      	nop

00001ea8 <__aeabi_i2d>:
    1ea8:	f090 0f00 	teq	r0, #0
    1eac:	bf04      	itt	eq
    1eae:	2100      	moveq	r1, #0
    1eb0:	4770      	bxeq	lr
    1eb2:	b530      	push	{r4, r5, lr}
    1eb4:	f44f 6480 	mov.w	r4, #1024	; 0x400
    1eb8:	f104 0432 	add.w	r4, r4, #50	; 0x32
    1ebc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    1ec0:	bf48      	it	mi
    1ec2:	4240      	negmi	r0, r0
    1ec4:	f04f 0100 	mov.w	r1, #0
    1ec8:	e73e      	b.n	1d48 <__adddf3+0x138>
    1eca:	bf00      	nop

00001ecc <__aeabi_f2d>:
    1ecc:	0042      	lsls	r2, r0, #1
    1ece:	ea4f 01e2 	mov.w	r1, r2, asr #3
    1ed2:	ea4f 0131 	mov.w	r1, r1, rrx
    1ed6:	ea4f 7002 	mov.w	r0, r2, lsl #28
    1eda:	bf1f      	itttt	ne
    1edc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    1ee0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    1ee4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    1ee8:	4770      	bxne	lr
    1eea:	f092 0f00 	teq	r2, #0
    1eee:	bf14      	ite	ne
    1ef0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    1ef4:	4770      	bxeq	lr
    1ef6:	b530      	push	{r4, r5, lr}
    1ef8:	f44f 7460 	mov.w	r4, #896	; 0x380
    1efc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    1f00:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    1f04:	e720      	b.n	1d48 <__adddf3+0x138>
    1f06:	bf00      	nop

00001f08 <__aeabi_ul2d>:
    1f08:	ea50 0201 	orrs.w	r2, r0, r1
    1f0c:	bf08      	it	eq
    1f0e:	4770      	bxeq	lr
    1f10:	b530      	push	{r4, r5, lr}
    1f12:	f04f 0500 	mov.w	r5, #0
    1f16:	e00a      	b.n	1f2e <__aeabi_l2d+0x16>

00001f18 <__aeabi_l2d>:
    1f18:	ea50 0201 	orrs.w	r2, r0, r1
    1f1c:	bf08      	it	eq
    1f1e:	4770      	bxeq	lr
    1f20:	b530      	push	{r4, r5, lr}
    1f22:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    1f26:	d502      	bpl.n	1f2e <__aeabi_l2d+0x16>
    1f28:	4240      	negs	r0, r0
    1f2a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    1f2e:	f44f 6480 	mov.w	r4, #1024	; 0x400
    1f32:	f104 0432 	add.w	r4, r4, #50	; 0x32
    1f36:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    1f3a:	f43f aedc 	beq.w	1cf6 <__adddf3+0xe6>
    1f3e:	f04f 0203 	mov.w	r2, #3
    1f42:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    1f46:	bf18      	it	ne
    1f48:	3203      	addne	r2, #3
    1f4a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    1f4e:	bf18      	it	ne
    1f50:	3203      	addne	r2, #3
    1f52:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    1f56:	f1c2 0320 	rsb	r3, r2, #32
    1f5a:	fa00 fc03 	lsl.w	ip, r0, r3
    1f5e:	fa20 f002 	lsr.w	r0, r0, r2
    1f62:	fa01 fe03 	lsl.w	lr, r1, r3
    1f66:	ea40 000e 	orr.w	r0, r0, lr
    1f6a:	fa21 f102 	lsr.w	r1, r1, r2
    1f6e:	4414      	add	r4, r2
    1f70:	e6c1      	b.n	1cf6 <__adddf3+0xe6>
    1f72:	bf00      	nop

00001f74 <__aeabi_dmul>:
    1f74:	b570      	push	{r4, r5, r6, lr}
    1f76:	f04f 0cff 	mov.w	ip, #255	; 0xff
    1f7a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    1f7e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    1f82:	bf1d      	ittte	ne
    1f84:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    1f88:	ea94 0f0c 	teqne	r4, ip
    1f8c:	ea95 0f0c 	teqne	r5, ip
    1f90:	f000 f8de 	bleq	2150 <__aeabi_dmul+0x1dc>
    1f94:	442c      	add	r4, r5
    1f96:	ea81 0603 	eor.w	r6, r1, r3
    1f9a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    1f9e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    1fa2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    1fa6:	bf18      	it	ne
    1fa8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    1fac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    1fb0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    1fb4:	d038      	beq.n	2028 <__aeabi_dmul+0xb4>
    1fb6:	fba0 ce02 	umull	ip, lr, r0, r2
    1fba:	f04f 0500 	mov.w	r5, #0
    1fbe:	fbe1 e502 	umlal	lr, r5, r1, r2
    1fc2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    1fc6:	fbe0 e503 	umlal	lr, r5, r0, r3
    1fca:	f04f 0600 	mov.w	r6, #0
    1fce:	fbe1 5603 	umlal	r5, r6, r1, r3
    1fd2:	f09c 0f00 	teq	ip, #0
    1fd6:	bf18      	it	ne
    1fd8:	f04e 0e01 	orrne.w	lr, lr, #1
    1fdc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    1fe0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    1fe4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    1fe8:	d204      	bcs.n	1ff4 <__aeabi_dmul+0x80>
    1fea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    1fee:	416d      	adcs	r5, r5
    1ff0:	eb46 0606 	adc.w	r6, r6, r6
    1ff4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    1ff8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    1ffc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    2000:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    2004:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    2008:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    200c:	bf88      	it	hi
    200e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    2012:	d81e      	bhi.n	2052 <__aeabi_dmul+0xde>
    2014:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    2018:	bf08      	it	eq
    201a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    201e:	f150 0000 	adcs.w	r0, r0, #0
    2022:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    2026:	bd70      	pop	{r4, r5, r6, pc}
    2028:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    202c:	ea46 0101 	orr.w	r1, r6, r1
    2030:	ea40 0002 	orr.w	r0, r0, r2
    2034:	ea81 0103 	eor.w	r1, r1, r3
    2038:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    203c:	bfc2      	ittt	gt
    203e:	ebd4 050c 	rsbsgt	r5, r4, ip
    2042:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    2046:	bd70      	popgt	{r4, r5, r6, pc}
    2048:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    204c:	f04f 0e00 	mov.w	lr, #0
    2050:	3c01      	subs	r4, #1
    2052:	f300 80ab 	bgt.w	21ac <__aeabi_dmul+0x238>
    2056:	f114 0f36 	cmn.w	r4, #54	; 0x36
    205a:	bfde      	ittt	le
    205c:	2000      	movle	r0, #0
    205e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    2062:	bd70      	pople	{r4, r5, r6, pc}
    2064:	f1c4 0400 	rsb	r4, r4, #0
    2068:	3c20      	subs	r4, #32
    206a:	da35      	bge.n	20d8 <__aeabi_dmul+0x164>
    206c:	340c      	adds	r4, #12
    206e:	dc1b      	bgt.n	20a8 <__aeabi_dmul+0x134>
    2070:	f104 0414 	add.w	r4, r4, #20
    2074:	f1c4 0520 	rsb	r5, r4, #32
    2078:	fa00 f305 	lsl.w	r3, r0, r5
    207c:	fa20 f004 	lsr.w	r0, r0, r4
    2080:	fa01 f205 	lsl.w	r2, r1, r5
    2084:	ea40 0002 	orr.w	r0, r0, r2
    2088:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    208c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    2090:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    2094:	fa21 f604 	lsr.w	r6, r1, r4
    2098:	eb42 0106 	adc.w	r1, r2, r6
    209c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    20a0:	bf08      	it	eq
    20a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    20a6:	bd70      	pop	{r4, r5, r6, pc}
    20a8:	f1c4 040c 	rsb	r4, r4, #12
    20ac:	f1c4 0520 	rsb	r5, r4, #32
    20b0:	fa00 f304 	lsl.w	r3, r0, r4
    20b4:	fa20 f005 	lsr.w	r0, r0, r5
    20b8:	fa01 f204 	lsl.w	r2, r1, r4
    20bc:	ea40 0002 	orr.w	r0, r0, r2
    20c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    20c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    20c8:	f141 0100 	adc.w	r1, r1, #0
    20cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    20d0:	bf08      	it	eq
    20d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    20d6:	bd70      	pop	{r4, r5, r6, pc}
    20d8:	f1c4 0520 	rsb	r5, r4, #32
    20dc:	fa00 f205 	lsl.w	r2, r0, r5
    20e0:	ea4e 0e02 	orr.w	lr, lr, r2
    20e4:	fa20 f304 	lsr.w	r3, r0, r4
    20e8:	fa01 f205 	lsl.w	r2, r1, r5
    20ec:	ea43 0302 	orr.w	r3, r3, r2
    20f0:	fa21 f004 	lsr.w	r0, r1, r4
    20f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    20f8:	fa21 f204 	lsr.w	r2, r1, r4
    20fc:	ea20 0002 	bic.w	r0, r0, r2
    2100:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    2104:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    2108:	bf08      	it	eq
    210a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    210e:	bd70      	pop	{r4, r5, r6, pc}
    2110:	f094 0f00 	teq	r4, #0
    2114:	d10f      	bne.n	2136 <__aeabi_dmul+0x1c2>
    2116:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    211a:	0040      	lsls	r0, r0, #1
    211c:	eb41 0101 	adc.w	r1, r1, r1
    2120:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    2124:	bf08      	it	eq
    2126:	3c01      	subeq	r4, #1
    2128:	d0f7      	beq.n	211a <__aeabi_dmul+0x1a6>
    212a:	ea41 0106 	orr.w	r1, r1, r6
    212e:	f095 0f00 	teq	r5, #0
    2132:	bf18      	it	ne
    2134:	4770      	bxne	lr
    2136:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    213a:	0052      	lsls	r2, r2, #1
    213c:	eb43 0303 	adc.w	r3, r3, r3
    2140:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    2144:	bf08      	it	eq
    2146:	3d01      	subeq	r5, #1
    2148:	d0f7      	beq.n	213a <__aeabi_dmul+0x1c6>
    214a:	ea43 0306 	orr.w	r3, r3, r6
    214e:	4770      	bx	lr
    2150:	ea94 0f0c 	teq	r4, ip
    2154:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    2158:	bf18      	it	ne
    215a:	ea95 0f0c 	teqne	r5, ip
    215e:	d00c      	beq.n	217a <__aeabi_dmul+0x206>
    2160:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    2164:	bf18      	it	ne
    2166:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    216a:	d1d1      	bne.n	2110 <__aeabi_dmul+0x19c>
    216c:	ea81 0103 	eor.w	r1, r1, r3
    2170:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    2174:	f04f 0000 	mov.w	r0, #0
    2178:	bd70      	pop	{r4, r5, r6, pc}
    217a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    217e:	bf06      	itte	eq
    2180:	4610      	moveq	r0, r2
    2182:	4619      	moveq	r1, r3
    2184:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    2188:	d019      	beq.n	21be <__aeabi_dmul+0x24a>
    218a:	ea94 0f0c 	teq	r4, ip
    218e:	d102      	bne.n	2196 <__aeabi_dmul+0x222>
    2190:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    2194:	d113      	bne.n	21be <__aeabi_dmul+0x24a>
    2196:	ea95 0f0c 	teq	r5, ip
    219a:	d105      	bne.n	21a8 <__aeabi_dmul+0x234>
    219c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    21a0:	bf1c      	itt	ne
    21a2:	4610      	movne	r0, r2
    21a4:	4619      	movne	r1, r3
    21a6:	d10a      	bne.n	21be <__aeabi_dmul+0x24a>
    21a8:	ea81 0103 	eor.w	r1, r1, r3
    21ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    21b0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    21b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    21b8:	f04f 0000 	mov.w	r0, #0
    21bc:	bd70      	pop	{r4, r5, r6, pc}
    21be:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    21c2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    21c6:	bd70      	pop	{r4, r5, r6, pc}

000021c8 <__aeabi_ddiv>:
    21c8:	b570      	push	{r4, r5, r6, lr}
    21ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
    21ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    21d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    21d6:	bf1d      	ittte	ne
    21d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    21dc:	ea94 0f0c 	teqne	r4, ip
    21e0:	ea95 0f0c 	teqne	r5, ip
    21e4:	f000 f8a7 	bleq	2336 <__aeabi_ddiv+0x16e>
    21e8:	eba4 0405 	sub.w	r4, r4, r5
    21ec:	ea81 0e03 	eor.w	lr, r1, r3
    21f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    21f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
    21f8:	f000 8088 	beq.w	230c <__aeabi_ddiv+0x144>
    21fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
    2200:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    2204:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    2208:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    220c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    2210:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    2214:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    2218:	ea4f 2600 	mov.w	r6, r0, lsl #8
    221c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    2220:	429d      	cmp	r5, r3
    2222:	bf08      	it	eq
    2224:	4296      	cmpeq	r6, r2
    2226:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    222a:	f504 7440 	add.w	r4, r4, #768	; 0x300
    222e:	d202      	bcs.n	2236 <__aeabi_ddiv+0x6e>
    2230:	085b      	lsrs	r3, r3, #1
    2232:	ea4f 0232 	mov.w	r2, r2, rrx
    2236:	1ab6      	subs	r6, r6, r2
    2238:	eb65 0503 	sbc.w	r5, r5, r3
    223c:	085b      	lsrs	r3, r3, #1
    223e:	ea4f 0232 	mov.w	r2, r2, rrx
    2242:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    2246:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    224a:	ebb6 0e02 	subs.w	lr, r6, r2
    224e:	eb75 0e03 	sbcs.w	lr, r5, r3
    2252:	bf22      	ittt	cs
    2254:	1ab6      	subcs	r6, r6, r2
    2256:	4675      	movcs	r5, lr
    2258:	ea40 000c 	orrcs.w	r0, r0, ip
    225c:	085b      	lsrs	r3, r3, #1
    225e:	ea4f 0232 	mov.w	r2, r2, rrx
    2262:	ebb6 0e02 	subs.w	lr, r6, r2
    2266:	eb75 0e03 	sbcs.w	lr, r5, r3
    226a:	bf22      	ittt	cs
    226c:	1ab6      	subcs	r6, r6, r2
    226e:	4675      	movcs	r5, lr
    2270:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    2274:	085b      	lsrs	r3, r3, #1
    2276:	ea4f 0232 	mov.w	r2, r2, rrx
    227a:	ebb6 0e02 	subs.w	lr, r6, r2
    227e:	eb75 0e03 	sbcs.w	lr, r5, r3
    2282:	bf22      	ittt	cs
    2284:	1ab6      	subcs	r6, r6, r2
    2286:	4675      	movcs	r5, lr
    2288:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    228c:	085b      	lsrs	r3, r3, #1
    228e:	ea4f 0232 	mov.w	r2, r2, rrx
    2292:	ebb6 0e02 	subs.w	lr, r6, r2
    2296:	eb75 0e03 	sbcs.w	lr, r5, r3
    229a:	bf22      	ittt	cs
    229c:	1ab6      	subcs	r6, r6, r2
    229e:	4675      	movcs	r5, lr
    22a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    22a4:	ea55 0e06 	orrs.w	lr, r5, r6
    22a8:	d018      	beq.n	22dc <__aeabi_ddiv+0x114>
    22aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
    22ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    22b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
    22b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    22ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    22be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    22c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    22c6:	d1c0      	bne.n	224a <__aeabi_ddiv+0x82>
    22c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    22cc:	d10b      	bne.n	22e6 <__aeabi_ddiv+0x11e>
    22ce:	ea41 0100 	orr.w	r1, r1, r0
    22d2:	f04f 0000 	mov.w	r0, #0
    22d6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    22da:	e7b6      	b.n	224a <__aeabi_ddiv+0x82>
    22dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    22e0:	bf04      	itt	eq
    22e2:	4301      	orreq	r1, r0
    22e4:	2000      	moveq	r0, #0
    22e6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    22ea:	bf88      	it	hi
    22ec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    22f0:	f63f aeaf 	bhi.w	2052 <__aeabi_dmul+0xde>
    22f4:	ebb5 0c03 	subs.w	ip, r5, r3
    22f8:	bf04      	itt	eq
    22fa:	ebb6 0c02 	subseq.w	ip, r6, r2
    22fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    2302:	f150 0000 	adcs.w	r0, r0, #0
    2306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    230a:	bd70      	pop	{r4, r5, r6, pc}
    230c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    2310:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    2314:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    2318:	bfc2      	ittt	gt
    231a:	ebd4 050c 	rsbsgt	r5, r4, ip
    231e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    2322:	bd70      	popgt	{r4, r5, r6, pc}
    2324:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    2328:	f04f 0e00 	mov.w	lr, #0
    232c:	3c01      	subs	r4, #1
    232e:	e690      	b.n	2052 <__aeabi_dmul+0xde>
    2330:	ea45 0e06 	orr.w	lr, r5, r6
    2334:	e68d      	b.n	2052 <__aeabi_dmul+0xde>
    2336:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    233a:	ea94 0f0c 	teq	r4, ip
    233e:	bf08      	it	eq
    2340:	ea95 0f0c 	teqeq	r5, ip
    2344:	f43f af3b 	beq.w	21be <__aeabi_dmul+0x24a>
    2348:	ea94 0f0c 	teq	r4, ip
    234c:	d10a      	bne.n	2364 <__aeabi_ddiv+0x19c>
    234e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    2352:	f47f af34 	bne.w	21be <__aeabi_dmul+0x24a>
    2356:	ea95 0f0c 	teq	r5, ip
    235a:	f47f af25 	bne.w	21a8 <__aeabi_dmul+0x234>
    235e:	4610      	mov	r0, r2
    2360:	4619      	mov	r1, r3
    2362:	e72c      	b.n	21be <__aeabi_dmul+0x24a>
    2364:	ea95 0f0c 	teq	r5, ip
    2368:	d106      	bne.n	2378 <__aeabi_ddiv+0x1b0>
    236a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    236e:	f43f aefd 	beq.w	216c <__aeabi_dmul+0x1f8>
    2372:	4610      	mov	r0, r2
    2374:	4619      	mov	r1, r3
    2376:	e722      	b.n	21be <__aeabi_dmul+0x24a>
    2378:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    237c:	bf18      	it	ne
    237e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    2382:	f47f aec5 	bne.w	2110 <__aeabi_dmul+0x19c>
    2386:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    238a:	f47f af0d 	bne.w	21a8 <__aeabi_dmul+0x234>
    238e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    2392:	f47f aeeb 	bne.w	216c <__aeabi_dmul+0x1f8>
    2396:	e712      	b.n	21be <__aeabi_dmul+0x24a>

00002398 <__gedf2>:
    2398:	f04f 3cff 	mov.w	ip, #4294967295
    239c:	e006      	b.n	23ac <__cmpdf2+0x4>
    239e:	bf00      	nop

000023a0 <__ledf2>:
    23a0:	f04f 0c01 	mov.w	ip, #1
    23a4:	e002      	b.n	23ac <__cmpdf2+0x4>
    23a6:	bf00      	nop

000023a8 <__cmpdf2>:
    23a8:	f04f 0c01 	mov.w	ip, #1
    23ac:	f84d cd04 	str.w	ip, [sp, #-4]!
    23b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    23b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    23b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    23bc:	bf18      	it	ne
    23be:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    23c2:	d01b      	beq.n	23fc <__cmpdf2+0x54>
    23c4:	b001      	add	sp, #4
    23c6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    23ca:	bf0c      	ite	eq
    23cc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    23d0:	ea91 0f03 	teqne	r1, r3
    23d4:	bf02      	ittt	eq
    23d6:	ea90 0f02 	teqeq	r0, r2
    23da:	2000      	moveq	r0, #0
    23dc:	4770      	bxeq	lr
    23de:	f110 0f00 	cmn.w	r0, #0
    23e2:	ea91 0f03 	teq	r1, r3
    23e6:	bf58      	it	pl
    23e8:	4299      	cmppl	r1, r3
    23ea:	bf08      	it	eq
    23ec:	4290      	cmpeq	r0, r2
    23ee:	bf2c      	ite	cs
    23f0:	17d8      	asrcs	r0, r3, #31
    23f2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    23f6:	f040 0001 	orr.w	r0, r0, #1
    23fa:	4770      	bx	lr
    23fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    2400:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    2404:	d102      	bne.n	240c <__cmpdf2+0x64>
    2406:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    240a:	d107      	bne.n	241c <__cmpdf2+0x74>
    240c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    2410:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    2414:	d1d6      	bne.n	23c4 <__cmpdf2+0x1c>
    2416:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    241a:	d0d3      	beq.n	23c4 <__cmpdf2+0x1c>
    241c:	f85d 0b04 	ldr.w	r0, [sp], #4
    2420:	4770      	bx	lr
    2422:	bf00      	nop

00002424 <__aeabi_cdrcmple>:
    2424:	4684      	mov	ip, r0
    2426:	4610      	mov	r0, r2
    2428:	4662      	mov	r2, ip
    242a:	468c      	mov	ip, r1
    242c:	4619      	mov	r1, r3
    242e:	4663      	mov	r3, ip
    2430:	e000      	b.n	2434 <__aeabi_cdcmpeq>
    2432:	bf00      	nop

00002434 <__aeabi_cdcmpeq>:
    2434:	b501      	push	{r0, lr}
    2436:	f7ff ffb7 	bl	23a8 <__cmpdf2>
    243a:	2800      	cmp	r0, #0
    243c:	bf48      	it	mi
    243e:	f110 0f00 	cmnmi.w	r0, #0
    2442:	bd01      	pop	{r0, pc}

00002444 <__aeabi_dcmpeq>:
    2444:	f84d ed08 	str.w	lr, [sp, #-8]!
    2448:	f7ff fff4 	bl	2434 <__aeabi_cdcmpeq>
    244c:	bf0c      	ite	eq
    244e:	2001      	moveq	r0, #1
    2450:	2000      	movne	r0, #0
    2452:	f85d fb08 	ldr.w	pc, [sp], #8
    2456:	bf00      	nop

00002458 <__aeabi_dcmplt>:
    2458:	f84d ed08 	str.w	lr, [sp, #-8]!
    245c:	f7ff ffea 	bl	2434 <__aeabi_cdcmpeq>
    2460:	bf34      	ite	cc
    2462:	2001      	movcc	r0, #1
    2464:	2000      	movcs	r0, #0
    2466:	f85d fb08 	ldr.w	pc, [sp], #8
    246a:	bf00      	nop

0000246c <__aeabi_dcmple>:
    246c:	f84d ed08 	str.w	lr, [sp, #-8]!
    2470:	f7ff ffe0 	bl	2434 <__aeabi_cdcmpeq>
    2474:	bf94      	ite	ls
    2476:	2001      	movls	r0, #1
    2478:	2000      	movhi	r0, #0
    247a:	f85d fb08 	ldr.w	pc, [sp], #8
    247e:	bf00      	nop

00002480 <__aeabi_dcmpge>:
    2480:	f84d ed08 	str.w	lr, [sp, #-8]!
    2484:	f7ff ffce 	bl	2424 <__aeabi_cdrcmple>
    2488:	bf94      	ite	ls
    248a:	2001      	movls	r0, #1
    248c:	2000      	movhi	r0, #0
    248e:	f85d fb08 	ldr.w	pc, [sp], #8
    2492:	bf00      	nop

00002494 <__aeabi_dcmpgt>:
    2494:	f84d ed08 	str.w	lr, [sp, #-8]!
    2498:	f7ff ffc4 	bl	2424 <__aeabi_cdrcmple>
    249c:	bf34      	ite	cc
    249e:	2001      	movcc	r0, #1
    24a0:	2000      	movcs	r0, #0
    24a2:	f85d fb08 	ldr.w	pc, [sp], #8
    24a6:	bf00      	nop

000024a8 <__aeabi_d2iz>:
    24a8:	ea4f 0241 	mov.w	r2, r1, lsl #1
    24ac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    24b0:	d215      	bcs.n	24de <__aeabi_d2iz+0x36>
    24b2:	d511      	bpl.n	24d8 <__aeabi_d2iz+0x30>
    24b4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    24b8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    24bc:	d912      	bls.n	24e4 <__aeabi_d2iz+0x3c>
    24be:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    24c2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    24c6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    24ca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    24ce:	fa23 f002 	lsr.w	r0, r3, r2
    24d2:	bf18      	it	ne
    24d4:	4240      	negne	r0, r0
    24d6:	4770      	bx	lr
    24d8:	f04f 0000 	mov.w	r0, #0
    24dc:	4770      	bx	lr
    24de:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    24e2:	d105      	bne.n	24f0 <__aeabi_d2iz+0x48>
    24e4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    24e8:	bf08      	it	eq
    24ea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    24ee:	4770      	bx	lr
    24f0:	f04f 0000 	mov.w	r0, #0
    24f4:	4770      	bx	lr
    24f6:	bf00      	nop

000024f8 <__assert_func>:
    24f8:	b500      	push	{lr}
    24fa:	4c0a      	ldr	r4, [pc, #40]	; (2524 <__assert_func+0x2c>)
    24fc:	6826      	ldr	r6, [r4, #0]
    24fe:	4605      	mov	r5, r0
    2500:	b085      	sub	sp, #20
    2502:	461c      	mov	r4, r3
    2504:	68f0      	ldr	r0, [r6, #12]
    2506:	b152      	cbz	r2, 251e <__assert_func+0x26>
    2508:	4b07      	ldr	r3, [pc, #28]	; (2528 <__assert_func+0x30>)
    250a:	9202      	str	r2, [sp, #8]
    250c:	e88d 000a 	stmia.w	sp, {r1, r3}
    2510:	4622      	mov	r2, r4
    2512:	462b      	mov	r3, r5
    2514:	4905      	ldr	r1, [pc, #20]	; (252c <__assert_func+0x34>)
    2516:	f000 f813 	bl	2540 <fiprintf>
    251a:	f003 fe7b 	bl	6214 <abort>
    251e:	4b04      	ldr	r3, [pc, #16]	; (2530 <__assert_func+0x38>)
    2520:	461a      	mov	r2, r3
    2522:	e7f2      	b.n	250a <__assert_func+0x12>
    2524:	2000003c 	.word	0x2000003c
    2528:	0000a9a4 	.word	0x0000a9a4
    252c:	0000a9b4 	.word	0x0000a9b4
    2530:	0000a938 	.word	0x0000a938

00002534 <__cxa_atexit>:
    2534:	4613      	mov	r3, r2
    2536:	460a      	mov	r2, r1
    2538:	4601      	mov	r1, r0
    253a:	2002      	movs	r0, #2
    253c:	f003 bdfe 	b.w	613c <__register_exitproc>

00002540 <fiprintf>:
    2540:	b40e      	push	{r1, r2, r3}
    2542:	b510      	push	{r4, lr}
    2544:	b083      	sub	sp, #12
    2546:	ab05      	add	r3, sp, #20
    2548:	4c06      	ldr	r4, [pc, #24]	; (2564 <fiprintf+0x24>)
    254a:	f853 2b04 	ldr.w	r2, [r3], #4
    254e:	9301      	str	r3, [sp, #4]
    2550:	4601      	mov	r1, r0
    2552:	6820      	ldr	r0, [r4, #0]
    2554:	f001 fbda 	bl	3d0c <_vfiprintf_r>
    2558:	b003      	add	sp, #12
    255a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    255e:	b003      	add	sp, #12
    2560:	4770      	bx	lr
    2562:	bf00      	nop
    2564:	2000003c 	.word	0x2000003c

00002568 <__libc_init_array>:
    2568:	b570      	push	{r4, r5, r6, lr}
    256a:	4e0f      	ldr	r6, [pc, #60]	; (25a8 <__libc_init_array+0x40>)
    256c:	4d0f      	ldr	r5, [pc, #60]	; (25ac <__libc_init_array+0x44>)
    256e:	1b76      	subs	r6, r6, r5
    2570:	10b6      	asrs	r6, r6, #2
    2572:	bf18      	it	ne
    2574:	2400      	movne	r4, #0
    2576:	d005      	beq.n	2584 <__libc_init_array+0x1c>
    2578:	3401      	adds	r4, #1
    257a:	f855 3b04 	ldr.w	r3, [r5], #4
    257e:	4798      	blx	r3
    2580:	42a6      	cmp	r6, r4
    2582:	d1f9      	bne.n	2578 <__libc_init_array+0x10>
    2584:	4e0a      	ldr	r6, [pc, #40]	; (25b0 <__libc_init_array+0x48>)
    2586:	4d0b      	ldr	r5, [pc, #44]	; (25b4 <__libc_init_array+0x4c>)
    2588:	1b76      	subs	r6, r6, r5
    258a:	f008 fb91 	bl	acb0 <_init>
    258e:	10b6      	asrs	r6, r6, #2
    2590:	bf18      	it	ne
    2592:	2400      	movne	r4, #0
    2594:	d006      	beq.n	25a4 <__libc_init_array+0x3c>
    2596:	3401      	adds	r4, #1
    2598:	f855 3b04 	ldr.w	r3, [r5], #4
    259c:	4798      	blx	r3
    259e:	42a6      	cmp	r6, r4
    25a0:	d1f9      	bne.n	2596 <__libc_init_array+0x2e>
    25a2:	bd70      	pop	{r4, r5, r6, pc}
    25a4:	bd70      	pop	{r4, r5, r6, pc}
    25a6:	bf00      	nop
    25a8:	0000acbc 	.word	0x0000acbc
    25ac:	0000acbc 	.word	0x0000acbc
    25b0:	0000acd4 	.word	0x0000acd4
    25b4:	0000acbc 	.word	0x0000acbc

000025b8 <memset>:
    25b8:	b470      	push	{r4, r5, r6}
    25ba:	0786      	lsls	r6, r0, #30
    25bc:	d046      	beq.n	264c <memset+0x94>
    25be:	1e54      	subs	r4, r2, #1
    25c0:	2a00      	cmp	r2, #0
    25c2:	d041      	beq.n	2648 <memset+0x90>
    25c4:	b2ca      	uxtb	r2, r1
    25c6:	4603      	mov	r3, r0
    25c8:	e002      	b.n	25d0 <memset+0x18>
    25ca:	f114 34ff 	adds.w	r4, r4, #4294967295
    25ce:	d33b      	bcc.n	2648 <memset+0x90>
    25d0:	f803 2b01 	strb.w	r2, [r3], #1
    25d4:	079d      	lsls	r5, r3, #30
    25d6:	d1f8      	bne.n	25ca <memset+0x12>
    25d8:	2c03      	cmp	r4, #3
    25da:	d92e      	bls.n	263a <memset+0x82>
    25dc:	b2cd      	uxtb	r5, r1
    25de:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    25e2:	2c0f      	cmp	r4, #15
    25e4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    25e8:	d919      	bls.n	261e <memset+0x66>
    25ea:	f103 0210 	add.w	r2, r3, #16
    25ee:	4626      	mov	r6, r4
    25f0:	3e10      	subs	r6, #16
    25f2:	2e0f      	cmp	r6, #15
    25f4:	f842 5c10 	str.w	r5, [r2, #-16]
    25f8:	f842 5c0c 	str.w	r5, [r2, #-12]
    25fc:	f842 5c08 	str.w	r5, [r2, #-8]
    2600:	f842 5c04 	str.w	r5, [r2, #-4]
    2604:	f102 0210 	add.w	r2, r2, #16
    2608:	d8f2      	bhi.n	25f0 <memset+0x38>
    260a:	f1a4 0210 	sub.w	r2, r4, #16
    260e:	f022 020f 	bic.w	r2, r2, #15
    2612:	f004 040f 	and.w	r4, r4, #15
    2616:	3210      	adds	r2, #16
    2618:	2c03      	cmp	r4, #3
    261a:	4413      	add	r3, r2
    261c:	d90d      	bls.n	263a <memset+0x82>
    261e:	461e      	mov	r6, r3
    2620:	4622      	mov	r2, r4
    2622:	3a04      	subs	r2, #4
    2624:	2a03      	cmp	r2, #3
    2626:	f846 5b04 	str.w	r5, [r6], #4
    262a:	d8fa      	bhi.n	2622 <memset+0x6a>
    262c:	1f22      	subs	r2, r4, #4
    262e:	f022 0203 	bic.w	r2, r2, #3
    2632:	3204      	adds	r2, #4
    2634:	4413      	add	r3, r2
    2636:	f004 0403 	and.w	r4, r4, #3
    263a:	b12c      	cbz	r4, 2648 <memset+0x90>
    263c:	b2c9      	uxtb	r1, r1
    263e:	441c      	add	r4, r3
    2640:	f803 1b01 	strb.w	r1, [r3], #1
    2644:	429c      	cmp	r4, r3
    2646:	d1fb      	bne.n	2640 <memset+0x88>
    2648:	bc70      	pop	{r4, r5, r6}
    264a:	4770      	bx	lr
    264c:	4614      	mov	r4, r2
    264e:	4603      	mov	r3, r0
    2650:	e7c2      	b.n	25d8 <memset+0x20>
    2652:	bf00      	nop

00002654 <printf>:
    2654:	b40f      	push	{r0, r1, r2, r3}
    2656:	b500      	push	{lr}
    2658:	4907      	ldr	r1, [pc, #28]	; (2678 <printf+0x24>)
    265a:	b083      	sub	sp, #12
    265c:	ab04      	add	r3, sp, #16
    265e:	6808      	ldr	r0, [r1, #0]
    2660:	f853 2b04 	ldr.w	r2, [r3], #4
    2664:	6881      	ldr	r1, [r0, #8]
    2666:	9301      	str	r3, [sp, #4]
    2668:	f002 f9da 	bl	4a20 <_vfprintf_r>
    266c:	b003      	add	sp, #12
    266e:	f85d eb04 	ldr.w	lr, [sp], #4
    2672:	b004      	add	sp, #16
    2674:	4770      	bx	lr
    2676:	bf00      	nop
    2678:	2000003c 	.word	0x2000003c

0000267c <__sread>:
    267c:	b510      	push	{r4, lr}
    267e:	460c      	mov	r4, r1
    2680:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    2684:	f006 fa18 	bl	8ab8 <_read_r>
    2688:	2800      	cmp	r0, #0
    268a:	db03      	blt.n	2694 <__sread+0x18>
    268c:	6d23      	ldr	r3, [r4, #80]	; 0x50
    268e:	4403      	add	r3, r0
    2690:	6523      	str	r3, [r4, #80]	; 0x50
    2692:	bd10      	pop	{r4, pc}
    2694:	89a3      	ldrh	r3, [r4, #12]
    2696:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    269a:	81a3      	strh	r3, [r4, #12]
    269c:	bd10      	pop	{r4, pc}
    269e:	bf00      	nop

000026a0 <__swrite>:
    26a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    26a4:	4616      	mov	r6, r2
    26a6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
    26aa:	461f      	mov	r7, r3
    26ac:	05d3      	lsls	r3, r2, #23
    26ae:	460c      	mov	r4, r1
    26b0:	4605      	mov	r5, r0
    26b2:	d507      	bpl.n	26c4 <__swrite+0x24>
    26b4:	2200      	movs	r2, #0
    26b6:	2302      	movs	r3, #2
    26b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    26bc:	f005 fa54 	bl	7b68 <_lseek_r>
    26c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    26c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    26c8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    26cc:	81a2      	strh	r2, [r4, #12]
    26ce:	463b      	mov	r3, r7
    26d0:	4632      	mov	r2, r6
    26d2:	4628      	mov	r0, r5
    26d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    26d8:	f003 bcb6 	b.w	6048 <_write_r>

000026dc <__sseek>:
    26dc:	b510      	push	{r4, lr}
    26de:	460c      	mov	r4, r1
    26e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    26e4:	f005 fa40 	bl	7b68 <_lseek_r>
    26e8:	89a3      	ldrh	r3, [r4, #12]
    26ea:	1c42      	adds	r2, r0, #1
    26ec:	bf0e      	itee	eq
    26ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    26f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    26f6:	6520      	strne	r0, [r4, #80]	; 0x50
    26f8:	81a3      	strh	r3, [r4, #12]
    26fa:	bd10      	pop	{r4, pc}

000026fc <__sclose>:
    26fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    2700:	f003 bd96 	b.w	6230 <_close_r>
	...

00002740 <strlen>:
    2740:	f890 f000 	pld	[r0]
    2744:	e96d 4502 	strd	r4, r5, [sp, #-8]!
    2748:	f020 0107 	bic.w	r1, r0, #7
    274c:	f06f 0c00 	mvn.w	ip, #0
    2750:	f010 0407 	ands.w	r4, r0, #7
    2754:	f891 f020 	pld	[r1, #32]
    2758:	f040 8049 	bne.w	27ee <strlen+0xae>
    275c:	f04f 0400 	mov.w	r4, #0
    2760:	f06f 0007 	mvn.w	r0, #7
    2764:	e9d1 2300 	ldrd	r2, r3, [r1]
    2768:	f891 f040 	pld	[r1, #64]	; 0x40
    276c:	f100 0008 	add.w	r0, r0, #8
    2770:	fa82 f24c 	uadd8	r2, r2, ip
    2774:	faa4 f28c 	sel	r2, r4, ip
    2778:	fa83 f34c 	uadd8	r3, r3, ip
    277c:	faa2 f38c 	sel	r3, r2, ip
    2780:	bb4b      	cbnz	r3, 27d6 <strlen+0x96>
    2782:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
    2786:	fa82 f24c 	uadd8	r2, r2, ip
    278a:	f100 0008 	add.w	r0, r0, #8
    278e:	faa4 f28c 	sel	r2, r4, ip
    2792:	fa83 f34c 	uadd8	r3, r3, ip
    2796:	faa2 f38c 	sel	r3, r2, ip
    279a:	b9e3      	cbnz	r3, 27d6 <strlen+0x96>
    279c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
    27a0:	fa82 f24c 	uadd8	r2, r2, ip
    27a4:	f100 0008 	add.w	r0, r0, #8
    27a8:	faa4 f28c 	sel	r2, r4, ip
    27ac:	fa83 f34c 	uadd8	r3, r3, ip
    27b0:	faa2 f38c 	sel	r3, r2, ip
    27b4:	b97b      	cbnz	r3, 27d6 <strlen+0x96>
    27b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
    27ba:	f101 0120 	add.w	r1, r1, #32
    27be:	fa82 f24c 	uadd8	r2, r2, ip
    27c2:	f100 0008 	add.w	r0, r0, #8
    27c6:	faa4 f28c 	sel	r2, r4, ip
    27ca:	fa83 f34c 	uadd8	r3, r3, ip
    27ce:	faa2 f38c 	sel	r3, r2, ip
    27d2:	2b00      	cmp	r3, #0
    27d4:	d0c6      	beq.n	2764 <strlen+0x24>
    27d6:	2a00      	cmp	r2, #0
    27d8:	bf04      	itt	eq
    27da:	3004      	addeq	r0, #4
    27dc:	461a      	moveq	r2, r3
    27de:	ba12      	rev	r2, r2
    27e0:	fab2 f282 	clz	r2, r2
    27e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
    27e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
    27ec:	4770      	bx	lr
    27ee:	e9d1 2300 	ldrd	r2, r3, [r1]
    27f2:	f004 0503 	and.w	r5, r4, #3
    27f6:	f1c4 0000 	rsb	r0, r4, #0
    27fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
    27fe:	f014 0f04 	tst.w	r4, #4
    2802:	f891 f040 	pld	[r1, #64]	; 0x40
    2806:	fa0c f505 	lsl.w	r5, ip, r5
    280a:	ea62 0205 	orn	r2, r2, r5
    280e:	bf1c      	itt	ne
    2810:	ea63 0305 	ornne	r3, r3, r5
    2814:	4662      	movne	r2, ip
    2816:	f04f 0400 	mov.w	r4, #0
    281a:	e7a9      	b.n	2770 <strlen+0x30>

0000281c <_svfprintf_r>:
    281c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2820:	b0c3      	sub	sp, #268	; 0x10c
    2822:	460c      	mov	r4, r1
    2824:	910b      	str	r1, [sp, #44]	; 0x2c
    2826:	4692      	mov	sl, r2
    2828:	930f      	str	r3, [sp, #60]	; 0x3c
    282a:	900c      	str	r0, [sp, #48]	; 0x30
    282c:	f005 f986 	bl	7b3c <_localeconv_r>
    2830:	6803      	ldr	r3, [r0, #0]
    2832:	931a      	str	r3, [sp, #104]	; 0x68
    2834:	4618      	mov	r0, r3
    2836:	f7ff ff83 	bl	2740 <strlen>
    283a:	89a3      	ldrh	r3, [r4, #12]
    283c:	9019      	str	r0, [sp, #100]	; 0x64
    283e:	0619      	lsls	r1, r3, #24
    2840:	d503      	bpl.n	284a <_svfprintf_r+0x2e>
    2842:	6923      	ldr	r3, [r4, #16]
    2844:	2b00      	cmp	r3, #0
    2846:	f001 8003 	beq.w	3850 <_svfprintf_r+0x1034>
    284a:	2300      	movs	r3, #0
    284c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
    2850:	9313      	str	r3, [sp, #76]	; 0x4c
    2852:	9315      	str	r3, [sp, #84]	; 0x54
    2854:	9314      	str	r3, [sp, #80]	; 0x50
    2856:	9327      	str	r3, [sp, #156]	; 0x9c
    2858:	9326      	str	r3, [sp, #152]	; 0x98
    285a:	9318      	str	r3, [sp, #96]	; 0x60
    285c:	931b      	str	r3, [sp, #108]	; 0x6c
    285e:	9309      	str	r3, [sp, #36]	; 0x24
    2860:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
    2864:	46c8      	mov	r8, r9
    2866:	9316      	str	r3, [sp, #88]	; 0x58
    2868:	9317      	str	r3, [sp, #92]	; 0x5c
    286a:	f89a 3000 	ldrb.w	r3, [sl]
    286e:	4654      	mov	r4, sl
    2870:	b1e3      	cbz	r3, 28ac <_svfprintf_r+0x90>
    2872:	2b25      	cmp	r3, #37	; 0x25
    2874:	d102      	bne.n	287c <_svfprintf_r+0x60>
    2876:	e019      	b.n	28ac <_svfprintf_r+0x90>
    2878:	2b25      	cmp	r3, #37	; 0x25
    287a:	d003      	beq.n	2884 <_svfprintf_r+0x68>
    287c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
    2880:	2b00      	cmp	r3, #0
    2882:	d1f9      	bne.n	2878 <_svfprintf_r+0x5c>
    2884:	eba4 050a 	sub.w	r5, r4, sl
    2888:	b185      	cbz	r5, 28ac <_svfprintf_r+0x90>
    288a:	9b26      	ldr	r3, [sp, #152]	; 0x98
    288c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    288e:	f8c8 a000 	str.w	sl, [r8]
    2892:	3301      	adds	r3, #1
    2894:	442a      	add	r2, r5
    2896:	2b07      	cmp	r3, #7
    2898:	f8c8 5004 	str.w	r5, [r8, #4]
    289c:	9227      	str	r2, [sp, #156]	; 0x9c
    289e:	9326      	str	r3, [sp, #152]	; 0x98
    28a0:	dc7f      	bgt.n	29a2 <_svfprintf_r+0x186>
    28a2:	f108 0808 	add.w	r8, r8, #8
    28a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    28a8:	442b      	add	r3, r5
    28aa:	9309      	str	r3, [sp, #36]	; 0x24
    28ac:	7823      	ldrb	r3, [r4, #0]
    28ae:	2b00      	cmp	r3, #0
    28b0:	d07f      	beq.n	29b2 <_svfprintf_r+0x196>
    28b2:	2300      	movs	r3, #0
    28b4:	461a      	mov	r2, r3
    28b6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    28ba:	4619      	mov	r1, r3
    28bc:	930d      	str	r3, [sp, #52]	; 0x34
    28be:	469b      	mov	fp, r3
    28c0:	f04f 30ff 	mov.w	r0, #4294967295
    28c4:	7863      	ldrb	r3, [r4, #1]
    28c6:	900a      	str	r0, [sp, #40]	; 0x28
    28c8:	f104 0a01 	add.w	sl, r4, #1
    28cc:	f10a 0a01 	add.w	sl, sl, #1
    28d0:	f1a3 0020 	sub.w	r0, r3, #32
    28d4:	2858      	cmp	r0, #88	; 0x58
    28d6:	f200 83c1 	bhi.w	305c <_svfprintf_r+0x840>
    28da:	e8df f010 	tbh	[pc, r0, lsl #1]
    28de:	0238      	.short	0x0238
    28e0:	03bf03bf 	.word	0x03bf03bf
    28e4:	03bf0240 	.word	0x03bf0240
    28e8:	03bf03bf 	.word	0x03bf03bf
    28ec:	03bf03bf 	.word	0x03bf03bf
    28f0:	024503bf 	.word	0x024503bf
    28f4:	03bf0203 	.word	0x03bf0203
    28f8:	026b005d 	.word	0x026b005d
    28fc:	028603bf 	.word	0x028603bf
    2900:	039d039d 	.word	0x039d039d
    2904:	039d039d 	.word	0x039d039d
    2908:	039d039d 	.word	0x039d039d
    290c:	039d039d 	.word	0x039d039d
    2910:	03bf039d 	.word	0x03bf039d
    2914:	03bf03bf 	.word	0x03bf03bf
    2918:	03bf03bf 	.word	0x03bf03bf
    291c:	03bf03bf 	.word	0x03bf03bf
    2920:	03bf03bf 	.word	0x03bf03bf
    2924:	033703bf 	.word	0x033703bf
    2928:	03bf0357 	.word	0x03bf0357
    292c:	03bf0357 	.word	0x03bf0357
    2930:	03bf03bf 	.word	0x03bf03bf
    2934:	039803bf 	.word	0x039803bf
    2938:	03bf03bf 	.word	0x03bf03bf
    293c:	03bf03ad 	.word	0x03bf03ad
    2940:	03bf03bf 	.word	0x03bf03bf
    2944:	03bf03bf 	.word	0x03bf03bf
    2948:	03bf0259 	.word	0x03bf0259
    294c:	031e03bf 	.word	0x031e03bf
    2950:	03bf03bf 	.word	0x03bf03bf
    2954:	03bf03bf 	.word	0x03bf03bf
    2958:	03bf03bf 	.word	0x03bf03bf
    295c:	03bf03bf 	.word	0x03bf03bf
    2960:	03bf03bf 	.word	0x03bf03bf
    2964:	02db02c6 	.word	0x02db02c6
    2968:	03570357 	.word	0x03570357
    296c:	028b0357 	.word	0x028b0357
    2970:	03bf02db 	.word	0x03bf02db
    2974:	029003bf 	.word	0x029003bf
    2978:	029d03bf 	.word	0x029d03bf
    297c:	02b401cc 	.word	0x02b401cc
    2980:	03bf0208 	.word	0x03bf0208
    2984:	03bf01e1 	.word	0x03bf01e1
    2988:	03bf007e 	.word	0x03bf007e
    298c:	020d03bf 	.word	0x020d03bf
    2990:	980d      	ldr	r0, [sp, #52]	; 0x34
    2992:	930f      	str	r3, [sp, #60]	; 0x3c
    2994:	4240      	negs	r0, r0
    2996:	900d      	str	r0, [sp, #52]	; 0x34
    2998:	f04b 0b04 	orr.w	fp, fp, #4
    299c:	f89a 3000 	ldrb.w	r3, [sl]
    29a0:	e794      	b.n	28cc <_svfprintf_r+0xb0>
    29a2:	aa25      	add	r2, sp, #148	; 0x94
    29a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    29a6:	980c      	ldr	r0, [sp, #48]	; 0x30
    29a8:	f006 faa2 	bl	8ef0 <__ssprint_r>
    29ac:	b940      	cbnz	r0, 29c0 <_svfprintf_r+0x1a4>
    29ae:	46c8      	mov	r8, r9
    29b0:	e779      	b.n	28a6 <_svfprintf_r+0x8a>
    29b2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
    29b4:	b123      	cbz	r3, 29c0 <_svfprintf_r+0x1a4>
    29b6:	980c      	ldr	r0, [sp, #48]	; 0x30
    29b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    29ba:	aa25      	add	r2, sp, #148	; 0x94
    29bc:	f006 fa98 	bl	8ef0 <__ssprint_r>
    29c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    29c2:	899b      	ldrh	r3, [r3, #12]
    29c4:	f013 0f40 	tst.w	r3, #64	; 0x40
    29c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    29ca:	bf18      	it	ne
    29cc:	f04f 33ff 	movne.w	r3, #4294967295
    29d0:	9309      	str	r3, [sp, #36]	; 0x24
    29d2:	9809      	ldr	r0, [sp, #36]	; 0x24
    29d4:	b043      	add	sp, #268	; 0x10c
    29d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    29da:	f01b 0f20 	tst.w	fp, #32
    29de:	9311      	str	r3, [sp, #68]	; 0x44
    29e0:	f040 81dd 	bne.w	2d9e <_svfprintf_r+0x582>
    29e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    29e6:	f01b 0f10 	tst.w	fp, #16
    29ea:	4613      	mov	r3, r2
    29ec:	f040 856e 	bne.w	34cc <_svfprintf_r+0xcb0>
    29f0:	f01b 0f40 	tst.w	fp, #64	; 0x40
    29f4:	f000 856a 	beq.w	34cc <_svfprintf_r+0xcb0>
    29f8:	8814      	ldrh	r4, [r2, #0]
    29fa:	3204      	adds	r2, #4
    29fc:	2500      	movs	r5, #0
    29fe:	2301      	movs	r3, #1
    2a00:	920f      	str	r2, [sp, #60]	; 0x3c
    2a02:	2700      	movs	r7, #0
    2a04:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
    2a08:	990a      	ldr	r1, [sp, #40]	; 0x28
    2a0a:	1c4a      	adds	r2, r1, #1
    2a0c:	f000 8265 	beq.w	2eda <_svfprintf_r+0x6be>
    2a10:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
    2a14:	9207      	str	r2, [sp, #28]
    2a16:	ea54 0205 	orrs.w	r2, r4, r5
    2a1a:	f040 8264 	bne.w	2ee6 <_svfprintf_r+0x6ca>
    2a1e:	2900      	cmp	r1, #0
    2a20:	f040 843c 	bne.w	329c <_svfprintf_r+0xa80>
    2a24:	2b00      	cmp	r3, #0
    2a26:	f040 84d7 	bne.w	33d8 <_svfprintf_r+0xbbc>
    2a2a:	f01b 0301 	ands.w	r3, fp, #1
    2a2e:	930e      	str	r3, [sp, #56]	; 0x38
    2a30:	f000 8604 	beq.w	363c <_svfprintf_r+0xe20>
    2a34:	ae42      	add	r6, sp, #264	; 0x108
    2a36:	2330      	movs	r3, #48	; 0x30
    2a38:	f806 3d41 	strb.w	r3, [r6, #-65]!
    2a3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2a3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    2a40:	4293      	cmp	r3, r2
    2a42:	bfb8      	it	lt
    2a44:	4613      	movlt	r3, r2
    2a46:	9308      	str	r3, [sp, #32]
    2a48:	2300      	movs	r3, #0
    2a4a:	9312      	str	r3, [sp, #72]	; 0x48
    2a4c:	b117      	cbz	r7, 2a54 <_svfprintf_r+0x238>
    2a4e:	9b08      	ldr	r3, [sp, #32]
    2a50:	3301      	adds	r3, #1
    2a52:	9308      	str	r3, [sp, #32]
    2a54:	9b07      	ldr	r3, [sp, #28]
    2a56:	f013 0302 	ands.w	r3, r3, #2
    2a5a:	9310      	str	r3, [sp, #64]	; 0x40
    2a5c:	d002      	beq.n	2a64 <_svfprintf_r+0x248>
    2a5e:	9b08      	ldr	r3, [sp, #32]
    2a60:	3302      	adds	r3, #2
    2a62:	9308      	str	r3, [sp, #32]
    2a64:	9b07      	ldr	r3, [sp, #28]
    2a66:	f013 0584 	ands.w	r5, r3, #132	; 0x84
    2a6a:	f040 830e 	bne.w	308a <_svfprintf_r+0x86e>
    2a6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2a70:	9a08      	ldr	r2, [sp, #32]
    2a72:	eba3 0b02 	sub.w	fp, r3, r2
    2a76:	f1bb 0f00 	cmp.w	fp, #0
    2a7a:	f340 8306 	ble.w	308a <_svfprintf_r+0x86e>
    2a7e:	f1bb 0f10 	cmp.w	fp, #16
    2a82:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    2a84:	9a26      	ldr	r2, [sp, #152]	; 0x98
    2a86:	dd29      	ble.n	2adc <_svfprintf_r+0x2c0>
    2a88:	4643      	mov	r3, r8
    2a8a:	4621      	mov	r1, r4
    2a8c:	46a8      	mov	r8, r5
    2a8e:	2710      	movs	r7, #16
    2a90:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    2a92:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    2a94:	e006      	b.n	2aa4 <_svfprintf_r+0x288>
    2a96:	f1ab 0b10 	sub.w	fp, fp, #16
    2a9a:	f1bb 0f10 	cmp.w	fp, #16
    2a9e:	f103 0308 	add.w	r3, r3, #8
    2aa2:	dd18      	ble.n	2ad6 <_svfprintf_r+0x2ba>
    2aa4:	3201      	adds	r2, #1
    2aa6:	48b7      	ldr	r0, [pc, #732]	; (2d84 <_svfprintf_r+0x568>)
    2aa8:	9226      	str	r2, [sp, #152]	; 0x98
    2aaa:	3110      	adds	r1, #16
    2aac:	2a07      	cmp	r2, #7
    2aae:	9127      	str	r1, [sp, #156]	; 0x9c
    2ab0:	e883 0081 	stmia.w	r3, {r0, r7}
    2ab4:	ddef      	ble.n	2a96 <_svfprintf_r+0x27a>
    2ab6:	aa25      	add	r2, sp, #148	; 0x94
    2ab8:	4629      	mov	r1, r5
    2aba:	4620      	mov	r0, r4
    2abc:	f006 fa18 	bl	8ef0 <__ssprint_r>
    2ac0:	2800      	cmp	r0, #0
    2ac2:	f47f af7d 	bne.w	29c0 <_svfprintf_r+0x1a4>
    2ac6:	f1ab 0b10 	sub.w	fp, fp, #16
    2aca:	f1bb 0f10 	cmp.w	fp, #16
    2ace:	9927      	ldr	r1, [sp, #156]	; 0x9c
    2ad0:	9a26      	ldr	r2, [sp, #152]	; 0x98
    2ad2:	464b      	mov	r3, r9
    2ad4:	dce6      	bgt.n	2aa4 <_svfprintf_r+0x288>
    2ad6:	4645      	mov	r5, r8
    2ad8:	460c      	mov	r4, r1
    2ada:	4698      	mov	r8, r3
    2adc:	3201      	adds	r2, #1
    2ade:	4ba9      	ldr	r3, [pc, #676]	; (2d84 <_svfprintf_r+0x568>)
    2ae0:	9226      	str	r2, [sp, #152]	; 0x98
    2ae2:	445c      	add	r4, fp
    2ae4:	2a07      	cmp	r2, #7
    2ae6:	9427      	str	r4, [sp, #156]	; 0x9c
    2ae8:	e888 0808 	stmia.w	r8, {r3, fp}
    2aec:	f300 8498 	bgt.w	3420 <_svfprintf_r+0xc04>
    2af0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    2af4:	f108 0808 	add.w	r8, r8, #8
    2af8:	b177      	cbz	r7, 2b18 <_svfprintf_r+0x2fc>
    2afa:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2afc:	3301      	adds	r3, #1
    2afe:	3401      	adds	r4, #1
    2b00:	f10d 0177 	add.w	r1, sp, #119	; 0x77
    2b04:	2201      	movs	r2, #1
    2b06:	2b07      	cmp	r3, #7
    2b08:	9427      	str	r4, [sp, #156]	; 0x9c
    2b0a:	9326      	str	r3, [sp, #152]	; 0x98
    2b0c:	e888 0006 	stmia.w	r8, {r1, r2}
    2b10:	f300 83db 	bgt.w	32ca <_svfprintf_r+0xaae>
    2b14:	f108 0808 	add.w	r8, r8, #8
    2b18:	9b10      	ldr	r3, [sp, #64]	; 0x40
    2b1a:	b16b      	cbz	r3, 2b38 <_svfprintf_r+0x31c>
    2b1c:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2b1e:	3301      	adds	r3, #1
    2b20:	3402      	adds	r4, #2
    2b22:	a91e      	add	r1, sp, #120	; 0x78
    2b24:	2202      	movs	r2, #2
    2b26:	2b07      	cmp	r3, #7
    2b28:	9427      	str	r4, [sp, #156]	; 0x9c
    2b2a:	9326      	str	r3, [sp, #152]	; 0x98
    2b2c:	e888 0006 	stmia.w	r8, {r1, r2}
    2b30:	f300 83d6 	bgt.w	32e0 <_svfprintf_r+0xac4>
    2b34:	f108 0808 	add.w	r8, r8, #8
    2b38:	2d80      	cmp	r5, #128	; 0x80
    2b3a:	f000 8315 	beq.w	3168 <_svfprintf_r+0x94c>
    2b3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2b40:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    2b42:	1a9f      	subs	r7, r3, r2
    2b44:	2f00      	cmp	r7, #0
    2b46:	dd36      	ble.n	2bb6 <_svfprintf_r+0x39a>
    2b48:	2f10      	cmp	r7, #16
    2b4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2b4c:	4d8e      	ldr	r5, [pc, #568]	; (2d88 <_svfprintf_r+0x56c>)
    2b4e:	dd27      	ble.n	2ba0 <_svfprintf_r+0x384>
    2b50:	4642      	mov	r2, r8
    2b52:	4621      	mov	r1, r4
    2b54:	46b0      	mov	r8, r6
    2b56:	f04f 0b10 	mov.w	fp, #16
    2b5a:	462e      	mov	r6, r5
    2b5c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    2b5e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    2b60:	e004      	b.n	2b6c <_svfprintf_r+0x350>
    2b62:	3f10      	subs	r7, #16
    2b64:	2f10      	cmp	r7, #16
    2b66:	f102 0208 	add.w	r2, r2, #8
    2b6a:	dd15      	ble.n	2b98 <_svfprintf_r+0x37c>
    2b6c:	3301      	adds	r3, #1
    2b6e:	3110      	adds	r1, #16
    2b70:	2b07      	cmp	r3, #7
    2b72:	9127      	str	r1, [sp, #156]	; 0x9c
    2b74:	9326      	str	r3, [sp, #152]	; 0x98
    2b76:	e882 0840 	stmia.w	r2, {r6, fp}
    2b7a:	ddf2      	ble.n	2b62 <_svfprintf_r+0x346>
    2b7c:	aa25      	add	r2, sp, #148	; 0x94
    2b7e:	4629      	mov	r1, r5
    2b80:	4620      	mov	r0, r4
    2b82:	f006 f9b5 	bl	8ef0 <__ssprint_r>
    2b86:	2800      	cmp	r0, #0
    2b88:	f47f af1a 	bne.w	29c0 <_svfprintf_r+0x1a4>
    2b8c:	3f10      	subs	r7, #16
    2b8e:	2f10      	cmp	r7, #16
    2b90:	9927      	ldr	r1, [sp, #156]	; 0x9c
    2b92:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2b94:	464a      	mov	r2, r9
    2b96:	dce9      	bgt.n	2b6c <_svfprintf_r+0x350>
    2b98:	4635      	mov	r5, r6
    2b9a:	460c      	mov	r4, r1
    2b9c:	4646      	mov	r6, r8
    2b9e:	4690      	mov	r8, r2
    2ba0:	3301      	adds	r3, #1
    2ba2:	443c      	add	r4, r7
    2ba4:	2b07      	cmp	r3, #7
    2ba6:	9427      	str	r4, [sp, #156]	; 0x9c
    2ba8:	9326      	str	r3, [sp, #152]	; 0x98
    2baa:	e888 00a0 	stmia.w	r8, {r5, r7}
    2bae:	f300 8381 	bgt.w	32b4 <_svfprintf_r+0xa98>
    2bb2:	f108 0808 	add.w	r8, r8, #8
    2bb6:	9b07      	ldr	r3, [sp, #28]
    2bb8:	05df      	lsls	r7, r3, #23
    2bba:	f100 8268 	bmi.w	308e <_svfprintf_r+0x872>
    2bbe:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2bc0:	990e      	ldr	r1, [sp, #56]	; 0x38
    2bc2:	f8c8 6000 	str.w	r6, [r8]
    2bc6:	3301      	adds	r3, #1
    2bc8:	440c      	add	r4, r1
    2bca:	2b07      	cmp	r3, #7
    2bcc:	9427      	str	r4, [sp, #156]	; 0x9c
    2bce:	f8c8 1004 	str.w	r1, [r8, #4]
    2bd2:	9326      	str	r3, [sp, #152]	; 0x98
    2bd4:	f300 834d 	bgt.w	3272 <_svfprintf_r+0xa56>
    2bd8:	f108 0808 	add.w	r8, r8, #8
    2bdc:	9b07      	ldr	r3, [sp, #28]
    2bde:	075b      	lsls	r3, r3, #29
    2be0:	d53a      	bpl.n	2c58 <_svfprintf_r+0x43c>
    2be2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2be4:	9a08      	ldr	r2, [sp, #32]
    2be6:	1a9d      	subs	r5, r3, r2
    2be8:	2d00      	cmp	r5, #0
    2bea:	dd35      	ble.n	2c58 <_svfprintf_r+0x43c>
    2bec:	2d10      	cmp	r5, #16
    2bee:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2bf0:	dd20      	ble.n	2c34 <_svfprintf_r+0x418>
    2bf2:	2610      	movs	r6, #16
    2bf4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    2bf6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    2bfa:	e004      	b.n	2c06 <_svfprintf_r+0x3ea>
    2bfc:	3d10      	subs	r5, #16
    2bfe:	2d10      	cmp	r5, #16
    2c00:	f108 0808 	add.w	r8, r8, #8
    2c04:	dd16      	ble.n	2c34 <_svfprintf_r+0x418>
    2c06:	3301      	adds	r3, #1
    2c08:	4a5e      	ldr	r2, [pc, #376]	; (2d84 <_svfprintf_r+0x568>)
    2c0a:	9326      	str	r3, [sp, #152]	; 0x98
    2c0c:	3410      	adds	r4, #16
    2c0e:	2b07      	cmp	r3, #7
    2c10:	9427      	str	r4, [sp, #156]	; 0x9c
    2c12:	e888 0044 	stmia.w	r8, {r2, r6}
    2c16:	ddf1      	ble.n	2bfc <_svfprintf_r+0x3e0>
    2c18:	aa25      	add	r2, sp, #148	; 0x94
    2c1a:	4659      	mov	r1, fp
    2c1c:	4638      	mov	r0, r7
    2c1e:	f006 f967 	bl	8ef0 <__ssprint_r>
    2c22:	2800      	cmp	r0, #0
    2c24:	f47f aecc 	bne.w	29c0 <_svfprintf_r+0x1a4>
    2c28:	3d10      	subs	r5, #16
    2c2a:	2d10      	cmp	r5, #16
    2c2c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    2c2e:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2c30:	46c8      	mov	r8, r9
    2c32:	dce8      	bgt.n	2c06 <_svfprintf_r+0x3ea>
    2c34:	3301      	adds	r3, #1
    2c36:	4a53      	ldr	r2, [pc, #332]	; (2d84 <_svfprintf_r+0x568>)
    2c38:	9326      	str	r3, [sp, #152]	; 0x98
    2c3a:	442c      	add	r4, r5
    2c3c:	2b07      	cmp	r3, #7
    2c3e:	9427      	str	r4, [sp, #156]	; 0x9c
    2c40:	e888 0024 	stmia.w	r8, {r2, r5}
    2c44:	dd08      	ble.n	2c58 <_svfprintf_r+0x43c>
    2c46:	aa25      	add	r2, sp, #148	; 0x94
    2c48:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2c4a:	980c      	ldr	r0, [sp, #48]	; 0x30
    2c4c:	f006 f950 	bl	8ef0 <__ssprint_r>
    2c50:	2800      	cmp	r0, #0
    2c52:	f47f aeb5 	bne.w	29c0 <_svfprintf_r+0x1a4>
    2c56:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    2c58:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2c5a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    2c5c:	9908      	ldr	r1, [sp, #32]
    2c5e:	428a      	cmp	r2, r1
    2c60:	bfac      	ite	ge
    2c62:	189b      	addge	r3, r3, r2
    2c64:	185b      	addlt	r3, r3, r1
    2c66:	9309      	str	r3, [sp, #36]	; 0x24
    2c68:	2c00      	cmp	r4, #0
    2c6a:	f040 830d 	bne.w	3288 <_svfprintf_r+0xa6c>
    2c6e:	2300      	movs	r3, #0
    2c70:	9326      	str	r3, [sp, #152]	; 0x98
    2c72:	46c8      	mov	r8, r9
    2c74:	e5f9      	b.n	286a <_svfprintf_r+0x4e>
    2c76:	9311      	str	r3, [sp, #68]	; 0x44
    2c78:	f01b 0320 	ands.w	r3, fp, #32
    2c7c:	f040 81e3 	bne.w	3046 <_svfprintf_r+0x82a>
    2c80:	f01b 0210 	ands.w	r2, fp, #16
    2c84:	f040 842e 	bne.w	34e4 <_svfprintf_r+0xcc8>
    2c88:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
    2c8c:	f000 842a 	beq.w	34e4 <_svfprintf_r+0xcc8>
    2c90:	990f      	ldr	r1, [sp, #60]	; 0x3c
    2c92:	4613      	mov	r3, r2
    2c94:	460a      	mov	r2, r1
    2c96:	3204      	adds	r2, #4
    2c98:	880c      	ldrh	r4, [r1, #0]
    2c9a:	920f      	str	r2, [sp, #60]	; 0x3c
    2c9c:	2500      	movs	r5, #0
    2c9e:	e6b0      	b.n	2a02 <_svfprintf_r+0x1e6>
    2ca0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    2ca2:	9311      	str	r3, [sp, #68]	; 0x44
    2ca4:	6816      	ldr	r6, [r2, #0]
    2ca6:	2400      	movs	r4, #0
    2ca8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
    2cac:	1d15      	adds	r5, r2, #4
    2cae:	2e00      	cmp	r6, #0
    2cb0:	f000 86a7 	beq.w	3a02 <_svfprintf_r+0x11e6>
    2cb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2cb6:	1c53      	adds	r3, r2, #1
    2cb8:	f000 8609 	beq.w	38ce <_svfprintf_r+0x10b2>
    2cbc:	4621      	mov	r1, r4
    2cbe:	4630      	mov	r0, r6
    2cc0:	f005 faa6 	bl	8210 <memchr>
    2cc4:	2800      	cmp	r0, #0
    2cc6:	f000 86e1 	beq.w	3a8c <_svfprintf_r+0x1270>
    2cca:	1b83      	subs	r3, r0, r6
    2ccc:	930e      	str	r3, [sp, #56]	; 0x38
    2cce:	940a      	str	r4, [sp, #40]	; 0x28
    2cd0:	950f      	str	r5, [sp, #60]	; 0x3c
    2cd2:	f8cd b01c 	str.w	fp, [sp, #28]
    2cd6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    2cda:	9308      	str	r3, [sp, #32]
    2cdc:	9412      	str	r4, [sp, #72]	; 0x48
    2cde:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    2ce2:	e6b3      	b.n	2a4c <_svfprintf_r+0x230>
    2ce4:	f89a 3000 	ldrb.w	r3, [sl]
    2ce8:	2201      	movs	r2, #1
    2cea:	212b      	movs	r1, #43	; 0x2b
    2cec:	e5ee      	b.n	28cc <_svfprintf_r+0xb0>
    2cee:	f04b 0b20 	orr.w	fp, fp, #32
    2cf2:	f89a 3000 	ldrb.w	r3, [sl]
    2cf6:	e5e9      	b.n	28cc <_svfprintf_r+0xb0>
    2cf8:	9311      	str	r3, [sp, #68]	; 0x44
    2cfa:	2a00      	cmp	r2, #0
    2cfc:	f040 8795 	bne.w	3c2a <_svfprintf_r+0x140e>
    2d00:	4b22      	ldr	r3, [pc, #136]	; (2d8c <_svfprintf_r+0x570>)
    2d02:	9318      	str	r3, [sp, #96]	; 0x60
    2d04:	f01b 0f20 	tst.w	fp, #32
    2d08:	f040 8111 	bne.w	2f2e <_svfprintf_r+0x712>
    2d0c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    2d0e:	f01b 0f10 	tst.w	fp, #16
    2d12:	4613      	mov	r3, r2
    2d14:	f040 83e1 	bne.w	34da <_svfprintf_r+0xcbe>
    2d18:	f01b 0f40 	tst.w	fp, #64	; 0x40
    2d1c:	f000 83dd 	beq.w	34da <_svfprintf_r+0xcbe>
    2d20:	3304      	adds	r3, #4
    2d22:	8814      	ldrh	r4, [r2, #0]
    2d24:	930f      	str	r3, [sp, #60]	; 0x3c
    2d26:	2500      	movs	r5, #0
    2d28:	f01b 0f01 	tst.w	fp, #1
    2d2c:	f000 810c 	beq.w	2f48 <_svfprintf_r+0x72c>
    2d30:	ea54 0305 	orrs.w	r3, r4, r5
    2d34:	f000 8108 	beq.w	2f48 <_svfprintf_r+0x72c>
    2d38:	2330      	movs	r3, #48	; 0x30
    2d3a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
    2d3e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
    2d42:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
    2d46:	f04b 0b02 	orr.w	fp, fp, #2
    2d4a:	2302      	movs	r3, #2
    2d4c:	e659      	b.n	2a02 <_svfprintf_r+0x1e6>
    2d4e:	f89a 3000 	ldrb.w	r3, [sl]
    2d52:	2900      	cmp	r1, #0
    2d54:	f47f adba 	bne.w	28cc <_svfprintf_r+0xb0>
    2d58:	2201      	movs	r2, #1
    2d5a:	2120      	movs	r1, #32
    2d5c:	e5b6      	b.n	28cc <_svfprintf_r+0xb0>
    2d5e:	f04b 0b01 	orr.w	fp, fp, #1
    2d62:	f89a 3000 	ldrb.w	r3, [sl]
    2d66:	e5b1      	b.n	28cc <_svfprintf_r+0xb0>
    2d68:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    2d6a:	6823      	ldr	r3, [r4, #0]
    2d6c:	930d      	str	r3, [sp, #52]	; 0x34
    2d6e:	4618      	mov	r0, r3
    2d70:	2800      	cmp	r0, #0
    2d72:	4623      	mov	r3, r4
    2d74:	f103 0304 	add.w	r3, r3, #4
    2d78:	f6ff ae0a 	blt.w	2990 <_svfprintf_r+0x174>
    2d7c:	930f      	str	r3, [sp, #60]	; 0x3c
    2d7e:	f89a 3000 	ldrb.w	r3, [sl]
    2d82:	e5a3      	b.n	28cc <_svfprintf_r+0xb0>
    2d84:	0000aa2c 	.word	0x0000aa2c
    2d88:	0000aa3c 	.word	0x0000aa3c
    2d8c:	0000aa0c 	.word	0x0000aa0c
    2d90:	f04b 0b10 	orr.w	fp, fp, #16
    2d94:	f01b 0f20 	tst.w	fp, #32
    2d98:	9311      	str	r3, [sp, #68]	; 0x44
    2d9a:	f43f ae23 	beq.w	29e4 <_svfprintf_r+0x1c8>
    2d9e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    2da0:	3507      	adds	r5, #7
    2da2:	f025 0307 	bic.w	r3, r5, #7
    2da6:	f103 0208 	add.w	r2, r3, #8
    2daa:	e9d3 4500 	ldrd	r4, r5, [r3]
    2dae:	920f      	str	r2, [sp, #60]	; 0x3c
    2db0:	2301      	movs	r3, #1
    2db2:	e626      	b.n	2a02 <_svfprintf_r+0x1e6>
    2db4:	f89a 3000 	ldrb.w	r3, [sl]
    2db8:	2b2a      	cmp	r3, #42	; 0x2a
    2dba:	f10a 0401 	add.w	r4, sl, #1
    2dbe:	f000 8727 	beq.w	3c10 <_svfprintf_r+0x13f4>
    2dc2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    2dc6:	2809      	cmp	r0, #9
    2dc8:	46a2      	mov	sl, r4
    2dca:	f200 86ad 	bhi.w	3b28 <_svfprintf_r+0x130c>
    2dce:	2300      	movs	r3, #0
    2dd0:	461c      	mov	r4, r3
    2dd2:	f81a 3b01 	ldrb.w	r3, [sl], #1
    2dd6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    2dda:	eb00 0444 	add.w	r4, r0, r4, lsl #1
    2dde:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    2de2:	2809      	cmp	r0, #9
    2de4:	d9f5      	bls.n	2dd2 <_svfprintf_r+0x5b6>
    2de6:	940a      	str	r4, [sp, #40]	; 0x28
    2de8:	e572      	b.n	28d0 <_svfprintf_r+0xb4>
    2dea:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
    2dee:	f89a 3000 	ldrb.w	r3, [sl]
    2df2:	e56b      	b.n	28cc <_svfprintf_r+0xb0>
    2df4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
    2df8:	f89a 3000 	ldrb.w	r3, [sl]
    2dfc:	e566      	b.n	28cc <_svfprintf_r+0xb0>
    2dfe:	f89a 3000 	ldrb.w	r3, [sl]
    2e02:	2b6c      	cmp	r3, #108	; 0x6c
    2e04:	bf03      	ittte	eq
    2e06:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
    2e0a:	f04b 0b20 	orreq.w	fp, fp, #32
    2e0e:	f10a 0a01 	addeq.w	sl, sl, #1
    2e12:	f04b 0b10 	orrne.w	fp, fp, #16
    2e16:	e559      	b.n	28cc <_svfprintf_r+0xb0>
    2e18:	2a00      	cmp	r2, #0
    2e1a:	f040 8711 	bne.w	3c40 <_svfprintf_r+0x1424>
    2e1e:	f01b 0f20 	tst.w	fp, #32
    2e22:	f040 84f9 	bne.w	3818 <_svfprintf_r+0xffc>
    2e26:	f01b 0f10 	tst.w	fp, #16
    2e2a:	f040 84ac 	bne.w	3786 <_svfprintf_r+0xf6a>
    2e2e:	f01b 0f40 	tst.w	fp, #64	; 0x40
    2e32:	f000 84a8 	beq.w	3786 <_svfprintf_r+0xf6a>
    2e36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    2e38:	6813      	ldr	r3, [r2, #0]
    2e3a:	3204      	adds	r2, #4
    2e3c:	920f      	str	r2, [sp, #60]	; 0x3c
    2e3e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
    2e42:	801a      	strh	r2, [r3, #0]
    2e44:	e511      	b.n	286a <_svfprintf_r+0x4e>
    2e46:	990f      	ldr	r1, [sp, #60]	; 0x3c
    2e48:	4bb3      	ldr	r3, [pc, #716]	; (3118 <_svfprintf_r+0x8fc>)
    2e4a:	680c      	ldr	r4, [r1, #0]
    2e4c:	9318      	str	r3, [sp, #96]	; 0x60
    2e4e:	2230      	movs	r2, #48	; 0x30
    2e50:	2378      	movs	r3, #120	; 0x78
    2e52:	3104      	adds	r1, #4
    2e54:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
    2e58:	9311      	str	r3, [sp, #68]	; 0x44
    2e5a:	f04b 0b02 	orr.w	fp, fp, #2
    2e5e:	910f      	str	r1, [sp, #60]	; 0x3c
    2e60:	2500      	movs	r5, #0
    2e62:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
    2e66:	2302      	movs	r3, #2
    2e68:	e5cb      	b.n	2a02 <_svfprintf_r+0x1e6>
    2e6a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    2e6c:	9311      	str	r3, [sp, #68]	; 0x44
    2e6e:	680a      	ldr	r2, [r1, #0]
    2e70:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
    2e74:	2300      	movs	r3, #0
    2e76:	460a      	mov	r2, r1
    2e78:	461f      	mov	r7, r3
    2e7a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    2e7e:	3204      	adds	r2, #4
    2e80:	2301      	movs	r3, #1
    2e82:	9308      	str	r3, [sp, #32]
    2e84:	f8cd b01c 	str.w	fp, [sp, #28]
    2e88:	970a      	str	r7, [sp, #40]	; 0x28
    2e8a:	9712      	str	r7, [sp, #72]	; 0x48
    2e8c:	920f      	str	r2, [sp, #60]	; 0x3c
    2e8e:	930e      	str	r3, [sp, #56]	; 0x38
    2e90:	ae28      	add	r6, sp, #160	; 0xa0
    2e92:	e5df      	b.n	2a54 <_svfprintf_r+0x238>
    2e94:	9311      	str	r3, [sp, #68]	; 0x44
    2e96:	2a00      	cmp	r2, #0
    2e98:	f040 86ea 	bne.w	3c70 <_svfprintf_r+0x1454>
    2e9c:	f01b 0f20 	tst.w	fp, #32
    2ea0:	d15d      	bne.n	2f5e <_svfprintf_r+0x742>
    2ea2:	f01b 0f10 	tst.w	fp, #16
    2ea6:	f040 8308 	bne.w	34ba <_svfprintf_r+0xc9e>
    2eaa:	f01b 0f40 	tst.w	fp, #64	; 0x40
    2eae:	f000 8304 	beq.w	34ba <_svfprintf_r+0xc9e>
    2eb2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    2eb4:	f9b1 4000 	ldrsh.w	r4, [r1]
    2eb8:	3104      	adds	r1, #4
    2eba:	17e5      	asrs	r5, r4, #31
    2ebc:	4622      	mov	r2, r4
    2ebe:	462b      	mov	r3, r5
    2ec0:	910f      	str	r1, [sp, #60]	; 0x3c
    2ec2:	2a00      	cmp	r2, #0
    2ec4:	f173 0300 	sbcs.w	r3, r3, #0
    2ec8:	db58      	blt.n	2f7c <_svfprintf_r+0x760>
    2eca:	990a      	ldr	r1, [sp, #40]	; 0x28
    2ecc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    2ed0:	1c4a      	adds	r2, r1, #1
    2ed2:	f04f 0301 	mov.w	r3, #1
    2ed6:	f47f ad9b 	bne.w	2a10 <_svfprintf_r+0x1f4>
    2eda:	ea54 0205 	orrs.w	r2, r4, r5
    2ede:	f000 81df 	beq.w	32a0 <_svfprintf_r+0xa84>
    2ee2:	f8cd b01c 	str.w	fp, [sp, #28]
    2ee6:	2b01      	cmp	r3, #1
    2ee8:	f000 827b 	beq.w	33e2 <_svfprintf_r+0xbc6>
    2eec:	2b02      	cmp	r3, #2
    2eee:	f040 8206 	bne.w	32fe <_svfprintf_r+0xae2>
    2ef2:	9818      	ldr	r0, [sp, #96]	; 0x60
    2ef4:	464e      	mov	r6, r9
    2ef6:	0923      	lsrs	r3, r4, #4
    2ef8:	f004 010f 	and.w	r1, r4, #15
    2efc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
    2f00:	092a      	lsrs	r2, r5, #4
    2f02:	461c      	mov	r4, r3
    2f04:	4615      	mov	r5, r2
    2f06:	5c43      	ldrb	r3, [r0, r1]
    2f08:	f806 3d01 	strb.w	r3, [r6, #-1]!
    2f0c:	ea54 0305 	orrs.w	r3, r4, r5
    2f10:	d1f1      	bne.n	2ef6 <_svfprintf_r+0x6da>
    2f12:	eba9 0306 	sub.w	r3, r9, r6
    2f16:	930e      	str	r3, [sp, #56]	; 0x38
    2f18:	e590      	b.n	2a3c <_svfprintf_r+0x220>
    2f1a:	9311      	str	r3, [sp, #68]	; 0x44
    2f1c:	2a00      	cmp	r2, #0
    2f1e:	f040 86a3 	bne.w	3c68 <_svfprintf_r+0x144c>
    2f22:	4b7e      	ldr	r3, [pc, #504]	; (311c <_svfprintf_r+0x900>)
    2f24:	9318      	str	r3, [sp, #96]	; 0x60
    2f26:	f01b 0f20 	tst.w	fp, #32
    2f2a:	f43f aeef 	beq.w	2d0c <_svfprintf_r+0x4f0>
    2f2e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    2f30:	3507      	adds	r5, #7
    2f32:	f025 0307 	bic.w	r3, r5, #7
    2f36:	f103 0208 	add.w	r2, r3, #8
    2f3a:	f01b 0f01 	tst.w	fp, #1
    2f3e:	920f      	str	r2, [sp, #60]	; 0x3c
    2f40:	e9d3 4500 	ldrd	r4, r5, [r3]
    2f44:	f47f aef4 	bne.w	2d30 <_svfprintf_r+0x514>
    2f48:	2302      	movs	r3, #2
    2f4a:	e55a      	b.n	2a02 <_svfprintf_r+0x1e6>
    2f4c:	9311      	str	r3, [sp, #68]	; 0x44
    2f4e:	2a00      	cmp	r2, #0
    2f50:	f040 8686 	bne.w	3c60 <_svfprintf_r+0x1444>
    2f54:	f04b 0b10 	orr.w	fp, fp, #16
    2f58:	f01b 0f20 	tst.w	fp, #32
    2f5c:	d0a1      	beq.n	2ea2 <_svfprintf_r+0x686>
    2f5e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    2f60:	3507      	adds	r5, #7
    2f62:	f025 0507 	bic.w	r5, r5, #7
    2f66:	e9d5 2300 	ldrd	r2, r3, [r5]
    2f6a:	2a00      	cmp	r2, #0
    2f6c:	f105 0108 	add.w	r1, r5, #8
    2f70:	461d      	mov	r5, r3
    2f72:	f173 0300 	sbcs.w	r3, r3, #0
    2f76:	910f      	str	r1, [sp, #60]	; 0x3c
    2f78:	4614      	mov	r4, r2
    2f7a:	daa6      	bge.n	2eca <_svfprintf_r+0x6ae>
    2f7c:	272d      	movs	r7, #45	; 0x2d
    2f7e:	4264      	negs	r4, r4
    2f80:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
    2f84:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
    2f88:	2301      	movs	r3, #1
    2f8a:	e53d      	b.n	2a08 <_svfprintf_r+0x1ec>
    2f8c:	9311      	str	r3, [sp, #68]	; 0x44
    2f8e:	2a00      	cmp	r2, #0
    2f90:	f040 8662 	bne.w	3c58 <_svfprintf_r+0x143c>
    2f94:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    2f96:	3507      	adds	r5, #7
    2f98:	f025 0307 	bic.w	r3, r5, #7
    2f9c:	f103 0208 	add.w	r2, r3, #8
    2fa0:	920f      	str	r2, [sp, #60]	; 0x3c
    2fa2:	681a      	ldr	r2, [r3, #0]
    2fa4:	9215      	str	r2, [sp, #84]	; 0x54
    2fa6:	685b      	ldr	r3, [r3, #4]
    2fa8:	9314      	str	r3, [sp, #80]	; 0x50
    2faa:	9b14      	ldr	r3, [sp, #80]	; 0x50
    2fac:	9d15      	ldr	r5, [sp, #84]	; 0x54
    2fae:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
    2fb2:	4628      	mov	r0, r5
    2fb4:	4621      	mov	r1, r4
    2fb6:	f04f 32ff 	mov.w	r2, #4294967295
    2fba:	4b59      	ldr	r3, [pc, #356]	; (3120 <_svfprintf_r+0x904>)
    2fbc:	f006 f95e 	bl	927c <__aeabi_dcmpun>
    2fc0:	2800      	cmp	r0, #0
    2fc2:	f040 834a 	bne.w	365a <_svfprintf_r+0xe3e>
    2fc6:	4628      	mov	r0, r5
    2fc8:	4621      	mov	r1, r4
    2fca:	f04f 32ff 	mov.w	r2, #4294967295
    2fce:	4b54      	ldr	r3, [pc, #336]	; (3120 <_svfprintf_r+0x904>)
    2fd0:	f7ff fa4c 	bl	246c <__aeabi_dcmple>
    2fd4:	2800      	cmp	r0, #0
    2fd6:	f040 8340 	bne.w	365a <_svfprintf_r+0xe3e>
    2fda:	a815      	add	r0, sp, #84	; 0x54
    2fdc:	c80d      	ldmia	r0, {r0, r2, r3}
    2fde:	9914      	ldr	r1, [sp, #80]	; 0x50
    2fe0:	f7ff fa3a 	bl	2458 <__aeabi_dcmplt>
    2fe4:	2800      	cmp	r0, #0
    2fe6:	f040 8530 	bne.w	3a4a <_svfprintf_r+0x122e>
    2fea:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    2fee:	4e4d      	ldr	r6, [pc, #308]	; (3124 <_svfprintf_r+0x908>)
    2ff0:	4b4d      	ldr	r3, [pc, #308]	; (3128 <_svfprintf_r+0x90c>)
    2ff2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
    2ff6:	9007      	str	r0, [sp, #28]
    2ff8:	9811      	ldr	r0, [sp, #68]	; 0x44
    2ffa:	2203      	movs	r2, #3
    2ffc:	2100      	movs	r1, #0
    2ffe:	9208      	str	r2, [sp, #32]
    3000:	910a      	str	r1, [sp, #40]	; 0x28
    3002:	2847      	cmp	r0, #71	; 0x47
    3004:	bfd8      	it	le
    3006:	461e      	movle	r6, r3
    3008:	920e      	str	r2, [sp, #56]	; 0x38
    300a:	9112      	str	r1, [sp, #72]	; 0x48
    300c:	e51e      	b.n	2a4c <_svfprintf_r+0x230>
    300e:	f04b 0b08 	orr.w	fp, fp, #8
    3012:	f89a 3000 	ldrb.w	r3, [sl]
    3016:	e459      	b.n	28cc <_svfprintf_r+0xb0>
    3018:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    301c:	2300      	movs	r3, #0
    301e:	461c      	mov	r4, r3
    3020:	f81a 3b01 	ldrb.w	r3, [sl], #1
    3024:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    3028:	eb00 0444 	add.w	r4, r0, r4, lsl #1
    302c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    3030:	2809      	cmp	r0, #9
    3032:	d9f5      	bls.n	3020 <_svfprintf_r+0x804>
    3034:	940d      	str	r4, [sp, #52]	; 0x34
    3036:	e44b      	b.n	28d0 <_svfprintf_r+0xb4>
    3038:	f04b 0b10 	orr.w	fp, fp, #16
    303c:	9311      	str	r3, [sp, #68]	; 0x44
    303e:	f01b 0320 	ands.w	r3, fp, #32
    3042:	f43f ae1d 	beq.w	2c80 <_svfprintf_r+0x464>
    3046:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    3048:	3507      	adds	r5, #7
    304a:	f025 0307 	bic.w	r3, r5, #7
    304e:	f103 0208 	add.w	r2, r3, #8
    3052:	e9d3 4500 	ldrd	r4, r5, [r3]
    3056:	920f      	str	r2, [sp, #60]	; 0x3c
    3058:	2300      	movs	r3, #0
    305a:	e4d2      	b.n	2a02 <_svfprintf_r+0x1e6>
    305c:	9311      	str	r3, [sp, #68]	; 0x44
    305e:	2a00      	cmp	r2, #0
    3060:	f040 85e7 	bne.w	3c32 <_svfprintf_r+0x1416>
    3064:	9a11      	ldr	r2, [sp, #68]	; 0x44
    3066:	2a00      	cmp	r2, #0
    3068:	f43f aca3 	beq.w	29b2 <_svfprintf_r+0x196>
    306c:	2300      	movs	r3, #0
    306e:	2101      	movs	r1, #1
    3070:	461f      	mov	r7, r3
    3072:	9108      	str	r1, [sp, #32]
    3074:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
    3078:	f8cd b01c 	str.w	fp, [sp, #28]
    307c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    3080:	930a      	str	r3, [sp, #40]	; 0x28
    3082:	9312      	str	r3, [sp, #72]	; 0x48
    3084:	910e      	str	r1, [sp, #56]	; 0x38
    3086:	ae28      	add	r6, sp, #160	; 0xa0
    3088:	e4e4      	b.n	2a54 <_svfprintf_r+0x238>
    308a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    308c:	e534      	b.n	2af8 <_svfprintf_r+0x2dc>
    308e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    3090:	2b65      	cmp	r3, #101	; 0x65
    3092:	f340 80a7 	ble.w	31e4 <_svfprintf_r+0x9c8>
    3096:	a815      	add	r0, sp, #84	; 0x54
    3098:	c80d      	ldmia	r0, {r0, r2, r3}
    309a:	9914      	ldr	r1, [sp, #80]	; 0x50
    309c:	f7ff f9d2 	bl	2444 <__aeabi_dcmpeq>
    30a0:	2800      	cmp	r0, #0
    30a2:	f000 8150 	beq.w	3346 <_svfprintf_r+0xb2a>
    30a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
    30a8:	4a20      	ldr	r2, [pc, #128]	; (312c <_svfprintf_r+0x910>)
    30aa:	f8c8 2000 	str.w	r2, [r8]
    30ae:	3301      	adds	r3, #1
    30b0:	3401      	adds	r4, #1
    30b2:	2201      	movs	r2, #1
    30b4:	2b07      	cmp	r3, #7
    30b6:	9427      	str	r4, [sp, #156]	; 0x9c
    30b8:	9326      	str	r3, [sp, #152]	; 0x98
    30ba:	f8c8 2004 	str.w	r2, [r8, #4]
    30be:	f300 836a 	bgt.w	3796 <_svfprintf_r+0xf7a>
    30c2:	f108 0808 	add.w	r8, r8, #8
    30c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    30c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    30ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    30cc:	4293      	cmp	r3, r2
    30ce:	db03      	blt.n	30d8 <_svfprintf_r+0x8bc>
    30d0:	9b07      	ldr	r3, [sp, #28]
    30d2:	07dd      	lsls	r5, r3, #31
    30d4:	f57f ad82 	bpl.w	2bdc <_svfprintf_r+0x3c0>
    30d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
    30da:	9919      	ldr	r1, [sp, #100]	; 0x64
    30dc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    30de:	f8c8 2000 	str.w	r2, [r8]
    30e2:	3301      	adds	r3, #1
    30e4:	440c      	add	r4, r1
    30e6:	2b07      	cmp	r3, #7
    30e8:	f8c8 1004 	str.w	r1, [r8, #4]
    30ec:	9427      	str	r4, [sp, #156]	; 0x9c
    30ee:	9326      	str	r3, [sp, #152]	; 0x98
    30f0:	f300 839e 	bgt.w	3830 <_svfprintf_r+0x1014>
    30f4:	f108 0808 	add.w	r8, r8, #8
    30f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    30fa:	1e5e      	subs	r6, r3, #1
    30fc:	2e00      	cmp	r6, #0
    30fe:	f77f ad6d 	ble.w	2bdc <_svfprintf_r+0x3c0>
    3102:	2e10      	cmp	r6, #16
    3104:	9b26      	ldr	r3, [sp, #152]	; 0x98
    3106:	4d0a      	ldr	r5, [pc, #40]	; (3130 <_svfprintf_r+0x914>)
    3108:	f340 81f5 	ble.w	34f6 <_svfprintf_r+0xcda>
    310c:	4622      	mov	r2, r4
    310e:	2710      	movs	r7, #16
    3110:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
    3114:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3116:	e013      	b.n	3140 <_svfprintf_r+0x924>
    3118:	0000aa0c 	.word	0x0000aa0c
    311c:	0000a9f8 	.word	0x0000a9f8
    3120:	7fefffff 	.word	0x7fefffff
    3124:	0000a9ec 	.word	0x0000a9ec
    3128:	0000a9e8 	.word	0x0000a9e8
    312c:	0000aa28 	.word	0x0000aa28
    3130:	0000aa3c 	.word	0x0000aa3c
    3134:	f108 0808 	add.w	r8, r8, #8
    3138:	3e10      	subs	r6, #16
    313a:	2e10      	cmp	r6, #16
    313c:	f340 81da 	ble.w	34f4 <_svfprintf_r+0xcd8>
    3140:	3301      	adds	r3, #1
    3142:	3210      	adds	r2, #16
    3144:	2b07      	cmp	r3, #7
    3146:	9227      	str	r2, [sp, #156]	; 0x9c
    3148:	9326      	str	r3, [sp, #152]	; 0x98
    314a:	e888 00a0 	stmia.w	r8, {r5, r7}
    314e:	ddf1      	ble.n	3134 <_svfprintf_r+0x918>
    3150:	aa25      	add	r2, sp, #148	; 0x94
    3152:	4621      	mov	r1, r4
    3154:	4658      	mov	r0, fp
    3156:	f005 fecb 	bl	8ef0 <__ssprint_r>
    315a:	2800      	cmp	r0, #0
    315c:	f47f ac30 	bne.w	29c0 <_svfprintf_r+0x1a4>
    3160:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    3162:	9b26      	ldr	r3, [sp, #152]	; 0x98
    3164:	46c8      	mov	r8, r9
    3166:	e7e7      	b.n	3138 <_svfprintf_r+0x91c>
    3168:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    316a:	9a08      	ldr	r2, [sp, #32]
    316c:	1a9f      	subs	r7, r3, r2
    316e:	2f00      	cmp	r7, #0
    3170:	f77f ace5 	ble.w	2b3e <_svfprintf_r+0x322>
    3174:	2f10      	cmp	r7, #16
    3176:	9b26      	ldr	r3, [sp, #152]	; 0x98
    3178:	4db6      	ldr	r5, [pc, #728]	; (3454 <_svfprintf_r+0xc38>)
    317a:	dd27      	ble.n	31cc <_svfprintf_r+0x9b0>
    317c:	4642      	mov	r2, r8
    317e:	4621      	mov	r1, r4
    3180:	46b0      	mov	r8, r6
    3182:	f04f 0b10 	mov.w	fp, #16
    3186:	462e      	mov	r6, r5
    3188:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    318a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    318c:	e004      	b.n	3198 <_svfprintf_r+0x97c>
    318e:	3f10      	subs	r7, #16
    3190:	2f10      	cmp	r7, #16
    3192:	f102 0208 	add.w	r2, r2, #8
    3196:	dd15      	ble.n	31c4 <_svfprintf_r+0x9a8>
    3198:	3301      	adds	r3, #1
    319a:	3110      	adds	r1, #16
    319c:	2b07      	cmp	r3, #7
    319e:	9127      	str	r1, [sp, #156]	; 0x9c
    31a0:	9326      	str	r3, [sp, #152]	; 0x98
    31a2:	e882 0840 	stmia.w	r2, {r6, fp}
    31a6:	ddf2      	ble.n	318e <_svfprintf_r+0x972>
    31a8:	aa25      	add	r2, sp, #148	; 0x94
    31aa:	4629      	mov	r1, r5
    31ac:	4620      	mov	r0, r4
    31ae:	f005 fe9f 	bl	8ef0 <__ssprint_r>
    31b2:	2800      	cmp	r0, #0
    31b4:	f47f ac04 	bne.w	29c0 <_svfprintf_r+0x1a4>
    31b8:	3f10      	subs	r7, #16
    31ba:	2f10      	cmp	r7, #16
    31bc:	9927      	ldr	r1, [sp, #156]	; 0x9c
    31be:	9b26      	ldr	r3, [sp, #152]	; 0x98
    31c0:	464a      	mov	r2, r9
    31c2:	dce9      	bgt.n	3198 <_svfprintf_r+0x97c>
    31c4:	4635      	mov	r5, r6
    31c6:	460c      	mov	r4, r1
    31c8:	4646      	mov	r6, r8
    31ca:	4690      	mov	r8, r2
    31cc:	3301      	adds	r3, #1
    31ce:	443c      	add	r4, r7
    31d0:	2b07      	cmp	r3, #7
    31d2:	9427      	str	r4, [sp, #156]	; 0x9c
    31d4:	9326      	str	r3, [sp, #152]	; 0x98
    31d6:	e888 00a0 	stmia.w	r8, {r5, r7}
    31da:	f300 8232 	bgt.w	3642 <_svfprintf_r+0xe26>
    31de:	f108 0808 	add.w	r8, r8, #8
    31e2:	e4ac      	b.n	2b3e <_svfprintf_r+0x322>
    31e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    31e6:	9f26      	ldr	r7, [sp, #152]	; 0x98
    31e8:	2b01      	cmp	r3, #1
    31ea:	f340 81fe 	ble.w	35ea <_svfprintf_r+0xdce>
    31ee:	3701      	adds	r7, #1
    31f0:	3401      	adds	r4, #1
    31f2:	2301      	movs	r3, #1
    31f4:	2f07      	cmp	r7, #7
    31f6:	9427      	str	r4, [sp, #156]	; 0x9c
    31f8:	9726      	str	r7, [sp, #152]	; 0x98
    31fa:	f8c8 6000 	str.w	r6, [r8]
    31fe:	f8c8 3004 	str.w	r3, [r8, #4]
    3202:	f300 8203 	bgt.w	360c <_svfprintf_r+0xdf0>
    3206:	f108 0808 	add.w	r8, r8, #8
    320a:	9a19      	ldr	r2, [sp, #100]	; 0x64
    320c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    320e:	f8c8 3000 	str.w	r3, [r8]
    3212:	3701      	adds	r7, #1
    3214:	4414      	add	r4, r2
    3216:	2f07      	cmp	r7, #7
    3218:	9427      	str	r4, [sp, #156]	; 0x9c
    321a:	9726      	str	r7, [sp, #152]	; 0x98
    321c:	f8c8 2004 	str.w	r2, [r8, #4]
    3220:	f300 8200 	bgt.w	3624 <_svfprintf_r+0xe08>
    3224:	f108 0808 	add.w	r8, r8, #8
    3228:	a815      	add	r0, sp, #84	; 0x54
    322a:	c80d      	ldmia	r0, {r0, r2, r3}
    322c:	9914      	ldr	r1, [sp, #80]	; 0x50
    322e:	f7ff f909 	bl	2444 <__aeabi_dcmpeq>
    3232:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    3234:	2800      	cmp	r0, #0
    3236:	f040 8101 	bne.w	343c <_svfprintf_r+0xc20>
    323a:	3b01      	subs	r3, #1
    323c:	3701      	adds	r7, #1
    323e:	3601      	adds	r6, #1
    3240:	441c      	add	r4, r3
    3242:	2f07      	cmp	r7, #7
    3244:	9726      	str	r7, [sp, #152]	; 0x98
    3246:	9427      	str	r4, [sp, #156]	; 0x9c
    3248:	f8c8 6000 	str.w	r6, [r8]
    324c:	f8c8 3004 	str.w	r3, [r8, #4]
    3250:	f300 8127 	bgt.w	34a2 <_svfprintf_r+0xc86>
    3254:	f108 0808 	add.w	r8, r8, #8
    3258:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    325a:	f8c8 2004 	str.w	r2, [r8, #4]
    325e:	3701      	adds	r7, #1
    3260:	4414      	add	r4, r2
    3262:	ab21      	add	r3, sp, #132	; 0x84
    3264:	2f07      	cmp	r7, #7
    3266:	9427      	str	r4, [sp, #156]	; 0x9c
    3268:	9726      	str	r7, [sp, #152]	; 0x98
    326a:	f8c8 3000 	str.w	r3, [r8]
    326e:	f77f acb3 	ble.w	2bd8 <_svfprintf_r+0x3bc>
    3272:	aa25      	add	r2, sp, #148	; 0x94
    3274:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3276:	980c      	ldr	r0, [sp, #48]	; 0x30
    3278:	f005 fe3a 	bl	8ef0 <__ssprint_r>
    327c:	2800      	cmp	r0, #0
    327e:	f47f ab9f 	bne.w	29c0 <_svfprintf_r+0x1a4>
    3282:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    3284:	46c8      	mov	r8, r9
    3286:	e4a9      	b.n	2bdc <_svfprintf_r+0x3c0>
    3288:	aa25      	add	r2, sp, #148	; 0x94
    328a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    328c:	980c      	ldr	r0, [sp, #48]	; 0x30
    328e:	f005 fe2f 	bl	8ef0 <__ssprint_r>
    3292:	2800      	cmp	r0, #0
    3294:	f43f aceb 	beq.w	2c6e <_svfprintf_r+0x452>
    3298:	f7ff bb92 	b.w	29c0 <_svfprintf_r+0x1a4>
    329c:	f8dd b01c 	ldr.w	fp, [sp, #28]
    32a0:	2b01      	cmp	r3, #1
    32a2:	f000 8134 	beq.w	350e <_svfprintf_r+0xcf2>
    32a6:	2b02      	cmp	r3, #2
    32a8:	d125      	bne.n	32f6 <_svfprintf_r+0xada>
    32aa:	f8cd b01c 	str.w	fp, [sp, #28]
    32ae:	2400      	movs	r4, #0
    32b0:	2500      	movs	r5, #0
    32b2:	e61e      	b.n	2ef2 <_svfprintf_r+0x6d6>
    32b4:	aa25      	add	r2, sp, #148	; 0x94
    32b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    32b8:	980c      	ldr	r0, [sp, #48]	; 0x30
    32ba:	f005 fe19 	bl	8ef0 <__ssprint_r>
    32be:	2800      	cmp	r0, #0
    32c0:	f47f ab7e 	bne.w	29c0 <_svfprintf_r+0x1a4>
    32c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    32c6:	46c8      	mov	r8, r9
    32c8:	e475      	b.n	2bb6 <_svfprintf_r+0x39a>
    32ca:	aa25      	add	r2, sp, #148	; 0x94
    32cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
    32ce:	980c      	ldr	r0, [sp, #48]	; 0x30
    32d0:	f005 fe0e 	bl	8ef0 <__ssprint_r>
    32d4:	2800      	cmp	r0, #0
    32d6:	f47f ab73 	bne.w	29c0 <_svfprintf_r+0x1a4>
    32da:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    32dc:	46c8      	mov	r8, r9
    32de:	e41b      	b.n	2b18 <_svfprintf_r+0x2fc>
    32e0:	aa25      	add	r2, sp, #148	; 0x94
    32e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    32e4:	980c      	ldr	r0, [sp, #48]	; 0x30
    32e6:	f005 fe03 	bl	8ef0 <__ssprint_r>
    32ea:	2800      	cmp	r0, #0
    32ec:	f47f ab68 	bne.w	29c0 <_svfprintf_r+0x1a4>
    32f0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    32f2:	46c8      	mov	r8, r9
    32f4:	e420      	b.n	2b38 <_svfprintf_r+0x31c>
    32f6:	f8cd b01c 	str.w	fp, [sp, #28]
    32fa:	2400      	movs	r4, #0
    32fc:	2500      	movs	r5, #0
    32fe:	4649      	mov	r1, r9
    3300:	e000      	b.n	3304 <_svfprintf_r+0xae8>
    3302:	4631      	mov	r1, r6
    3304:	08e2      	lsrs	r2, r4, #3
    3306:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
    330a:	08e8      	lsrs	r0, r5, #3
    330c:	f004 0307 	and.w	r3, r4, #7
    3310:	4605      	mov	r5, r0
    3312:	4614      	mov	r4, r2
    3314:	3330      	adds	r3, #48	; 0x30
    3316:	ea54 0205 	orrs.w	r2, r4, r5
    331a:	f801 3c01 	strb.w	r3, [r1, #-1]
    331e:	f101 36ff 	add.w	r6, r1, #4294967295
    3322:	d1ee      	bne.n	3302 <_svfprintf_r+0xae6>
    3324:	9a07      	ldr	r2, [sp, #28]
    3326:	07d2      	lsls	r2, r2, #31
    3328:	f57f adf3 	bpl.w	2f12 <_svfprintf_r+0x6f6>
    332c:	2b30      	cmp	r3, #48	; 0x30
    332e:	f43f adf0 	beq.w	2f12 <_svfprintf_r+0x6f6>
    3332:	3902      	subs	r1, #2
    3334:	2330      	movs	r3, #48	; 0x30
    3336:	f806 3c01 	strb.w	r3, [r6, #-1]
    333a:	eba9 0301 	sub.w	r3, r9, r1
    333e:	930e      	str	r3, [sp, #56]	; 0x38
    3340:	460e      	mov	r6, r1
    3342:	f7ff bb7b 	b.w	2a3c <_svfprintf_r+0x220>
    3346:	991f      	ldr	r1, [sp, #124]	; 0x7c
    3348:	2900      	cmp	r1, #0
    334a:	f340 822e 	ble.w	37aa <_svfprintf_r+0xf8e>
    334e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    3350:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    3352:	4293      	cmp	r3, r2
    3354:	bfa8      	it	ge
    3356:	4613      	movge	r3, r2
    3358:	2b00      	cmp	r3, #0
    335a:	461f      	mov	r7, r3
    335c:	dd0d      	ble.n	337a <_svfprintf_r+0xb5e>
    335e:	9b26      	ldr	r3, [sp, #152]	; 0x98
    3360:	f8c8 6000 	str.w	r6, [r8]
    3364:	3301      	adds	r3, #1
    3366:	443c      	add	r4, r7
    3368:	2b07      	cmp	r3, #7
    336a:	9427      	str	r4, [sp, #156]	; 0x9c
    336c:	f8c8 7004 	str.w	r7, [r8, #4]
    3370:	9326      	str	r3, [sp, #152]	; 0x98
    3372:	f300 831f 	bgt.w	39b4 <_svfprintf_r+0x1198>
    3376:	f108 0808 	add.w	r8, r8, #8
    337a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    337c:	2f00      	cmp	r7, #0
    337e:	bfa8      	it	ge
    3380:	1bdb      	subge	r3, r3, r7
    3382:	2b00      	cmp	r3, #0
    3384:	461f      	mov	r7, r3
    3386:	f340 80d6 	ble.w	3536 <_svfprintf_r+0xd1a>
    338a:	2f10      	cmp	r7, #16
    338c:	9b26      	ldr	r3, [sp, #152]	; 0x98
    338e:	4d31      	ldr	r5, [pc, #196]	; (3454 <_svfprintf_r+0xc38>)
    3390:	f340 81ed 	ble.w	376e <_svfprintf_r+0xf52>
    3394:	4642      	mov	r2, r8
    3396:	4621      	mov	r1, r4
    3398:	46b0      	mov	r8, r6
    339a:	f04f 0b10 	mov.w	fp, #16
    339e:	462e      	mov	r6, r5
    33a0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    33a2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    33a4:	e004      	b.n	33b0 <_svfprintf_r+0xb94>
    33a6:	3208      	adds	r2, #8
    33a8:	3f10      	subs	r7, #16
    33aa:	2f10      	cmp	r7, #16
    33ac:	f340 81db 	ble.w	3766 <_svfprintf_r+0xf4a>
    33b0:	3301      	adds	r3, #1
    33b2:	3110      	adds	r1, #16
    33b4:	2b07      	cmp	r3, #7
    33b6:	9127      	str	r1, [sp, #156]	; 0x9c
    33b8:	9326      	str	r3, [sp, #152]	; 0x98
    33ba:	e882 0840 	stmia.w	r2, {r6, fp}
    33be:	ddf2      	ble.n	33a6 <_svfprintf_r+0xb8a>
    33c0:	aa25      	add	r2, sp, #148	; 0x94
    33c2:	4629      	mov	r1, r5
    33c4:	4620      	mov	r0, r4
    33c6:	f005 fd93 	bl	8ef0 <__ssprint_r>
    33ca:	2800      	cmp	r0, #0
    33cc:	f47f aaf8 	bne.w	29c0 <_svfprintf_r+0x1a4>
    33d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
    33d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
    33d4:	464a      	mov	r2, r9
    33d6:	e7e7      	b.n	33a8 <_svfprintf_r+0xb8c>
    33d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    33da:	930e      	str	r3, [sp, #56]	; 0x38
    33dc:	464e      	mov	r6, r9
    33de:	f7ff bb2d 	b.w	2a3c <_svfprintf_r+0x220>
    33e2:	2d00      	cmp	r5, #0
    33e4:	bf08      	it	eq
    33e6:	2c0a      	cmpeq	r4, #10
    33e8:	f0c0 808f 	bcc.w	350a <_svfprintf_r+0xcee>
    33ec:	464e      	mov	r6, r9
    33ee:	4620      	mov	r0, r4
    33f0:	4629      	mov	r1, r5
    33f2:	220a      	movs	r2, #10
    33f4:	2300      	movs	r3, #0
    33f6:	f005 ff57 	bl	92a8 <__aeabi_uldivmod>
    33fa:	3230      	adds	r2, #48	; 0x30
    33fc:	f806 2d01 	strb.w	r2, [r6, #-1]!
    3400:	4620      	mov	r0, r4
    3402:	4629      	mov	r1, r5
    3404:	2300      	movs	r3, #0
    3406:	220a      	movs	r2, #10
    3408:	f005 ff4e 	bl	92a8 <__aeabi_uldivmod>
    340c:	4604      	mov	r4, r0
    340e:	460d      	mov	r5, r1
    3410:	ea54 0305 	orrs.w	r3, r4, r5
    3414:	d1eb      	bne.n	33ee <_svfprintf_r+0xbd2>
    3416:	eba9 0306 	sub.w	r3, r9, r6
    341a:	930e      	str	r3, [sp, #56]	; 0x38
    341c:	f7ff bb0e 	b.w	2a3c <_svfprintf_r+0x220>
    3420:	aa25      	add	r2, sp, #148	; 0x94
    3422:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3424:	980c      	ldr	r0, [sp, #48]	; 0x30
    3426:	f005 fd63 	bl	8ef0 <__ssprint_r>
    342a:	2800      	cmp	r0, #0
    342c:	f47f aac8 	bne.w	29c0 <_svfprintf_r+0x1a4>
    3430:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    3434:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    3436:	46c8      	mov	r8, r9
    3438:	f7ff bb5e 	b.w	2af8 <_svfprintf_r+0x2dc>
    343c:	1e5e      	subs	r6, r3, #1
    343e:	2e00      	cmp	r6, #0
    3440:	f77f af0a 	ble.w	3258 <_svfprintf_r+0xa3c>
    3444:	2e10      	cmp	r6, #16
    3446:	4d03      	ldr	r5, [pc, #12]	; (3454 <_svfprintf_r+0xc38>)
    3448:	dd22      	ble.n	3490 <_svfprintf_r+0xc74>
    344a:	4622      	mov	r2, r4
    344c:	f04f 0b10 	mov.w	fp, #16
    3450:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    3452:	e006      	b.n	3462 <_svfprintf_r+0xc46>
    3454:	0000aa3c 	.word	0x0000aa3c
    3458:	3e10      	subs	r6, #16
    345a:	2e10      	cmp	r6, #16
    345c:	f108 0808 	add.w	r8, r8, #8
    3460:	dd15      	ble.n	348e <_svfprintf_r+0xc72>
    3462:	3701      	adds	r7, #1
    3464:	3210      	adds	r2, #16
    3466:	2f07      	cmp	r7, #7
    3468:	9227      	str	r2, [sp, #156]	; 0x9c
    346a:	9726      	str	r7, [sp, #152]	; 0x98
    346c:	e888 0820 	stmia.w	r8, {r5, fp}
    3470:	ddf2      	ble.n	3458 <_svfprintf_r+0xc3c>
    3472:	aa25      	add	r2, sp, #148	; 0x94
    3474:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3476:	4620      	mov	r0, r4
    3478:	f005 fd3a 	bl	8ef0 <__ssprint_r>
    347c:	2800      	cmp	r0, #0
    347e:	f47f aa9f 	bne.w	29c0 <_svfprintf_r+0x1a4>
    3482:	3e10      	subs	r6, #16
    3484:	2e10      	cmp	r6, #16
    3486:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    3488:	9f26      	ldr	r7, [sp, #152]	; 0x98
    348a:	46c8      	mov	r8, r9
    348c:	dce9      	bgt.n	3462 <_svfprintf_r+0xc46>
    348e:	4614      	mov	r4, r2
    3490:	3701      	adds	r7, #1
    3492:	4434      	add	r4, r6
    3494:	2f07      	cmp	r7, #7
    3496:	9427      	str	r4, [sp, #156]	; 0x9c
    3498:	9726      	str	r7, [sp, #152]	; 0x98
    349a:	e888 0060 	stmia.w	r8, {r5, r6}
    349e:	f77f aed9 	ble.w	3254 <_svfprintf_r+0xa38>
    34a2:	aa25      	add	r2, sp, #148	; 0x94
    34a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    34a6:	980c      	ldr	r0, [sp, #48]	; 0x30
    34a8:	f005 fd22 	bl	8ef0 <__ssprint_r>
    34ac:	2800      	cmp	r0, #0
    34ae:	f47f aa87 	bne.w	29c0 <_svfprintf_r+0x1a4>
    34b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    34b4:	9f26      	ldr	r7, [sp, #152]	; 0x98
    34b6:	46c8      	mov	r8, r9
    34b8:	e6ce      	b.n	3258 <_svfprintf_r+0xa3c>
    34ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    34bc:	6814      	ldr	r4, [r2, #0]
    34be:	4613      	mov	r3, r2
    34c0:	3304      	adds	r3, #4
    34c2:	17e5      	asrs	r5, r4, #31
    34c4:	930f      	str	r3, [sp, #60]	; 0x3c
    34c6:	4622      	mov	r2, r4
    34c8:	462b      	mov	r3, r5
    34ca:	e4fa      	b.n	2ec2 <_svfprintf_r+0x6a6>
    34cc:	3204      	adds	r2, #4
    34ce:	681c      	ldr	r4, [r3, #0]
    34d0:	920f      	str	r2, [sp, #60]	; 0x3c
    34d2:	2301      	movs	r3, #1
    34d4:	2500      	movs	r5, #0
    34d6:	f7ff ba94 	b.w	2a02 <_svfprintf_r+0x1e6>
    34da:	681c      	ldr	r4, [r3, #0]
    34dc:	3304      	adds	r3, #4
    34de:	930f      	str	r3, [sp, #60]	; 0x3c
    34e0:	2500      	movs	r5, #0
    34e2:	e421      	b.n	2d28 <_svfprintf_r+0x50c>
    34e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
    34e6:	460a      	mov	r2, r1
    34e8:	3204      	adds	r2, #4
    34ea:	680c      	ldr	r4, [r1, #0]
    34ec:	920f      	str	r2, [sp, #60]	; 0x3c
    34ee:	2500      	movs	r5, #0
    34f0:	f7ff ba87 	b.w	2a02 <_svfprintf_r+0x1e6>
    34f4:	4614      	mov	r4, r2
    34f6:	3301      	adds	r3, #1
    34f8:	4434      	add	r4, r6
    34fa:	2b07      	cmp	r3, #7
    34fc:	9427      	str	r4, [sp, #156]	; 0x9c
    34fe:	9326      	str	r3, [sp, #152]	; 0x98
    3500:	e888 0060 	stmia.w	r8, {r5, r6}
    3504:	f77f ab68 	ble.w	2bd8 <_svfprintf_r+0x3bc>
    3508:	e6b3      	b.n	3272 <_svfprintf_r+0xa56>
    350a:	f8dd b01c 	ldr.w	fp, [sp, #28]
    350e:	f8cd b01c 	str.w	fp, [sp, #28]
    3512:	ae42      	add	r6, sp, #264	; 0x108
    3514:	3430      	adds	r4, #48	; 0x30
    3516:	2301      	movs	r3, #1
    3518:	f806 4d41 	strb.w	r4, [r6, #-65]!
    351c:	930e      	str	r3, [sp, #56]	; 0x38
    351e:	f7ff ba8d 	b.w	2a3c <_svfprintf_r+0x220>
    3522:	aa25      	add	r2, sp, #148	; 0x94
    3524:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3526:	980c      	ldr	r0, [sp, #48]	; 0x30
    3528:	f005 fce2 	bl	8ef0 <__ssprint_r>
    352c:	2800      	cmp	r0, #0
    352e:	f47f aa47 	bne.w	29c0 <_svfprintf_r+0x1a4>
    3532:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    3534:	46c8      	mov	r8, r9
    3536:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    3538:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    353a:	429a      	cmp	r2, r3
    353c:	db44      	blt.n	35c8 <_svfprintf_r+0xdac>
    353e:	9b07      	ldr	r3, [sp, #28]
    3540:	07d9      	lsls	r1, r3, #31
    3542:	d441      	bmi.n	35c8 <_svfprintf_r+0xdac>
    3544:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    3546:	9812      	ldr	r0, [sp, #72]	; 0x48
    3548:	1a9a      	subs	r2, r3, r2
    354a:	1a1d      	subs	r5, r3, r0
    354c:	4295      	cmp	r5, r2
    354e:	bfa8      	it	ge
    3550:	4615      	movge	r5, r2
    3552:	2d00      	cmp	r5, #0
    3554:	dd0e      	ble.n	3574 <_svfprintf_r+0xd58>
    3556:	9926      	ldr	r1, [sp, #152]	; 0x98
    3558:	f8c8 5004 	str.w	r5, [r8, #4]
    355c:	3101      	adds	r1, #1
    355e:	4406      	add	r6, r0
    3560:	442c      	add	r4, r5
    3562:	2907      	cmp	r1, #7
    3564:	f8c8 6000 	str.w	r6, [r8]
    3568:	9427      	str	r4, [sp, #156]	; 0x9c
    356a:	9126      	str	r1, [sp, #152]	; 0x98
    356c:	f300 823b 	bgt.w	39e6 <_svfprintf_r+0x11ca>
    3570:	f108 0808 	add.w	r8, r8, #8
    3574:	2d00      	cmp	r5, #0
    3576:	bfac      	ite	ge
    3578:	1b56      	subge	r6, r2, r5
    357a:	4616      	movlt	r6, r2
    357c:	2e00      	cmp	r6, #0
    357e:	f77f ab2d 	ble.w	2bdc <_svfprintf_r+0x3c0>
    3582:	2e10      	cmp	r6, #16
    3584:	9b26      	ldr	r3, [sp, #152]	; 0x98
    3586:	4db0      	ldr	r5, [pc, #704]	; (3848 <_svfprintf_r+0x102c>)
    3588:	ddb5      	ble.n	34f6 <_svfprintf_r+0xcda>
    358a:	4622      	mov	r2, r4
    358c:	2710      	movs	r7, #16
    358e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
    3592:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3594:	e004      	b.n	35a0 <_svfprintf_r+0xd84>
    3596:	f108 0808 	add.w	r8, r8, #8
    359a:	3e10      	subs	r6, #16
    359c:	2e10      	cmp	r6, #16
    359e:	dda9      	ble.n	34f4 <_svfprintf_r+0xcd8>
    35a0:	3301      	adds	r3, #1
    35a2:	3210      	adds	r2, #16
    35a4:	2b07      	cmp	r3, #7
    35a6:	9227      	str	r2, [sp, #156]	; 0x9c
    35a8:	9326      	str	r3, [sp, #152]	; 0x98
    35aa:	e888 00a0 	stmia.w	r8, {r5, r7}
    35ae:	ddf2      	ble.n	3596 <_svfprintf_r+0xd7a>
    35b0:	aa25      	add	r2, sp, #148	; 0x94
    35b2:	4621      	mov	r1, r4
    35b4:	4658      	mov	r0, fp
    35b6:	f005 fc9b 	bl	8ef0 <__ssprint_r>
    35ba:	2800      	cmp	r0, #0
    35bc:	f47f aa00 	bne.w	29c0 <_svfprintf_r+0x1a4>
    35c0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    35c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
    35c4:	46c8      	mov	r8, r9
    35c6:	e7e8      	b.n	359a <_svfprintf_r+0xd7e>
    35c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
    35ca:	9819      	ldr	r0, [sp, #100]	; 0x64
    35cc:	991a      	ldr	r1, [sp, #104]	; 0x68
    35ce:	f8c8 1000 	str.w	r1, [r8]
    35d2:	3301      	adds	r3, #1
    35d4:	4404      	add	r4, r0
    35d6:	2b07      	cmp	r3, #7
    35d8:	9427      	str	r4, [sp, #156]	; 0x9c
    35da:	f8c8 0004 	str.w	r0, [r8, #4]
    35de:	9326      	str	r3, [sp, #152]	; 0x98
    35e0:	f300 81f5 	bgt.w	39ce <_svfprintf_r+0x11b2>
    35e4:	f108 0808 	add.w	r8, r8, #8
    35e8:	e7ac      	b.n	3544 <_svfprintf_r+0xd28>
    35ea:	9b07      	ldr	r3, [sp, #28]
    35ec:	07da      	lsls	r2, r3, #31
    35ee:	f53f adfe 	bmi.w	31ee <_svfprintf_r+0x9d2>
    35f2:	3701      	adds	r7, #1
    35f4:	3401      	adds	r4, #1
    35f6:	2301      	movs	r3, #1
    35f8:	2f07      	cmp	r7, #7
    35fa:	9427      	str	r4, [sp, #156]	; 0x9c
    35fc:	9726      	str	r7, [sp, #152]	; 0x98
    35fe:	f8c8 6000 	str.w	r6, [r8]
    3602:	f8c8 3004 	str.w	r3, [r8, #4]
    3606:	f77f ae25 	ble.w	3254 <_svfprintf_r+0xa38>
    360a:	e74a      	b.n	34a2 <_svfprintf_r+0xc86>
    360c:	aa25      	add	r2, sp, #148	; 0x94
    360e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3610:	980c      	ldr	r0, [sp, #48]	; 0x30
    3612:	f005 fc6d 	bl	8ef0 <__ssprint_r>
    3616:	2800      	cmp	r0, #0
    3618:	f47f a9d2 	bne.w	29c0 <_svfprintf_r+0x1a4>
    361c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    361e:	9f26      	ldr	r7, [sp, #152]	; 0x98
    3620:	46c8      	mov	r8, r9
    3622:	e5f2      	b.n	320a <_svfprintf_r+0x9ee>
    3624:	aa25      	add	r2, sp, #148	; 0x94
    3626:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3628:	980c      	ldr	r0, [sp, #48]	; 0x30
    362a:	f005 fc61 	bl	8ef0 <__ssprint_r>
    362e:	2800      	cmp	r0, #0
    3630:	f47f a9c6 	bne.w	29c0 <_svfprintf_r+0x1a4>
    3634:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    3636:	9f26      	ldr	r7, [sp, #152]	; 0x98
    3638:	46c8      	mov	r8, r9
    363a:	e5f5      	b.n	3228 <_svfprintf_r+0xa0c>
    363c:	464e      	mov	r6, r9
    363e:	f7ff b9fd 	b.w	2a3c <_svfprintf_r+0x220>
    3642:	aa25      	add	r2, sp, #148	; 0x94
    3644:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3646:	980c      	ldr	r0, [sp, #48]	; 0x30
    3648:	f005 fc52 	bl	8ef0 <__ssprint_r>
    364c:	2800      	cmp	r0, #0
    364e:	f47f a9b7 	bne.w	29c0 <_svfprintf_r+0x1a4>
    3652:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    3654:	46c8      	mov	r8, r9
    3656:	f7ff ba72 	b.w	2b3e <_svfprintf_r+0x322>
    365a:	9c15      	ldr	r4, [sp, #84]	; 0x54
    365c:	4622      	mov	r2, r4
    365e:	4620      	mov	r0, r4
    3660:	9c14      	ldr	r4, [sp, #80]	; 0x50
    3662:	4623      	mov	r3, r4
    3664:	4621      	mov	r1, r4
    3666:	f005 fe09 	bl	927c <__aeabi_dcmpun>
    366a:	2800      	cmp	r0, #0
    366c:	f040 8286 	bne.w	3b7c <_svfprintf_r+0x1360>
    3670:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3672:	3301      	adds	r3, #1
    3674:	9b11      	ldr	r3, [sp, #68]	; 0x44
    3676:	f023 0320 	bic.w	r3, r3, #32
    367a:	930e      	str	r3, [sp, #56]	; 0x38
    367c:	f000 81e2 	beq.w	3a44 <_svfprintf_r+0x1228>
    3680:	2b47      	cmp	r3, #71	; 0x47
    3682:	f000 811e 	beq.w	38c2 <_svfprintf_r+0x10a6>
    3686:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
    368a:	9307      	str	r3, [sp, #28]
    368c:	9b14      	ldr	r3, [sp, #80]	; 0x50
    368e:	1e1f      	subs	r7, r3, #0
    3690:	9b15      	ldr	r3, [sp, #84]	; 0x54
    3692:	9308      	str	r3, [sp, #32]
    3694:	bfbb      	ittet	lt
    3696:	463b      	movlt	r3, r7
    3698:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
    369c:	2300      	movge	r3, #0
    369e:	232d      	movlt	r3, #45	; 0x2d
    36a0:	9310      	str	r3, [sp, #64]	; 0x40
    36a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    36a4:	2b66      	cmp	r3, #102	; 0x66
    36a6:	f000 81bb 	beq.w	3a20 <_svfprintf_r+0x1204>
    36aa:	2b46      	cmp	r3, #70	; 0x46
    36ac:	f000 80df 	beq.w	386e <_svfprintf_r+0x1052>
    36b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    36b2:	9a08      	ldr	r2, [sp, #32]
    36b4:	2b45      	cmp	r3, #69	; 0x45
    36b6:	bf0c      	ite	eq
    36b8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
    36ba:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
    36bc:	a823      	add	r0, sp, #140	; 0x8c
    36be:	a920      	add	r1, sp, #128	; 0x80
    36c0:	bf08      	it	eq
    36c2:	1c5d      	addeq	r5, r3, #1
    36c4:	9004      	str	r0, [sp, #16]
    36c6:	9103      	str	r1, [sp, #12]
    36c8:	a81f      	add	r0, sp, #124	; 0x7c
    36ca:	2102      	movs	r1, #2
    36cc:	463b      	mov	r3, r7
    36ce:	9002      	str	r0, [sp, #8]
    36d0:	9501      	str	r5, [sp, #4]
    36d2:	9100      	str	r1, [sp, #0]
    36d4:	980c      	ldr	r0, [sp, #48]	; 0x30
    36d6:	f002 fe53 	bl	6380 <_dtoa_r>
    36da:	9b11      	ldr	r3, [sp, #68]	; 0x44
    36dc:	2b67      	cmp	r3, #103	; 0x67
    36de:	4606      	mov	r6, r0
    36e0:	f040 81e0 	bne.w	3aa4 <_svfprintf_r+0x1288>
    36e4:	f01b 0f01 	tst.w	fp, #1
    36e8:	f000 8246 	beq.w	3b78 <_svfprintf_r+0x135c>
    36ec:	1974      	adds	r4, r6, r5
    36ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
    36f0:	9808      	ldr	r0, [sp, #32]
    36f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    36f4:	4639      	mov	r1, r7
    36f6:	f7fe fea5 	bl	2444 <__aeabi_dcmpeq>
    36fa:	2800      	cmp	r0, #0
    36fc:	f040 8165 	bne.w	39ca <_svfprintf_r+0x11ae>
    3700:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    3702:	42a3      	cmp	r3, r4
    3704:	d206      	bcs.n	3714 <_svfprintf_r+0xef8>
    3706:	2130      	movs	r1, #48	; 0x30
    3708:	1c5a      	adds	r2, r3, #1
    370a:	9223      	str	r2, [sp, #140]	; 0x8c
    370c:	7019      	strb	r1, [r3, #0]
    370e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    3710:	429c      	cmp	r4, r3
    3712:	d8f9      	bhi.n	3708 <_svfprintf_r+0xeec>
    3714:	1b9b      	subs	r3, r3, r6
    3716:	9313      	str	r3, [sp, #76]	; 0x4c
    3718:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    371a:	2b47      	cmp	r3, #71	; 0x47
    371c:	f000 80e9 	beq.w	38f2 <_svfprintf_r+0x10d6>
    3720:	9b11      	ldr	r3, [sp, #68]	; 0x44
    3722:	2b65      	cmp	r3, #101	; 0x65
    3724:	f340 81cd 	ble.w	3ac2 <_svfprintf_r+0x12a6>
    3728:	9b11      	ldr	r3, [sp, #68]	; 0x44
    372a:	2b66      	cmp	r3, #102	; 0x66
    372c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    372e:	9312      	str	r3, [sp, #72]	; 0x48
    3730:	f000 819e 	beq.w	3a70 <_svfprintf_r+0x1254>
    3734:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    3736:	9a12      	ldr	r2, [sp, #72]	; 0x48
    3738:	4619      	mov	r1, r3
    373a:	4291      	cmp	r1, r2
    373c:	f300 818a 	bgt.w	3a54 <_svfprintf_r+0x1238>
    3740:	f01b 0f01 	tst.w	fp, #1
    3744:	f040 8213 	bne.w	3b6e <_svfprintf_r+0x1352>
    3748:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
    374c:	9308      	str	r3, [sp, #32]
    374e:	2367      	movs	r3, #103	; 0x67
    3750:	920e      	str	r2, [sp, #56]	; 0x38
    3752:	9311      	str	r3, [sp, #68]	; 0x44
    3754:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3756:	2b00      	cmp	r3, #0
    3758:	f040 80c4 	bne.w	38e4 <_svfprintf_r+0x10c8>
    375c:	930a      	str	r3, [sp, #40]	; 0x28
    375e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    3762:	f7ff b973 	b.w	2a4c <_svfprintf_r+0x230>
    3766:	4635      	mov	r5, r6
    3768:	460c      	mov	r4, r1
    376a:	4646      	mov	r6, r8
    376c:	4690      	mov	r8, r2
    376e:	3301      	adds	r3, #1
    3770:	443c      	add	r4, r7
    3772:	2b07      	cmp	r3, #7
    3774:	9427      	str	r4, [sp, #156]	; 0x9c
    3776:	9326      	str	r3, [sp, #152]	; 0x98
    3778:	e888 00a0 	stmia.w	r8, {r5, r7}
    377c:	f73f aed1 	bgt.w	3522 <_svfprintf_r+0xd06>
    3780:	f108 0808 	add.w	r8, r8, #8
    3784:	e6d7      	b.n	3536 <_svfprintf_r+0xd1a>
    3786:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    3788:	6813      	ldr	r3, [r2, #0]
    378a:	3204      	adds	r2, #4
    378c:	920f      	str	r2, [sp, #60]	; 0x3c
    378e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3790:	601a      	str	r2, [r3, #0]
    3792:	f7ff b86a 	b.w	286a <_svfprintf_r+0x4e>
    3796:	aa25      	add	r2, sp, #148	; 0x94
    3798:	990b      	ldr	r1, [sp, #44]	; 0x2c
    379a:	980c      	ldr	r0, [sp, #48]	; 0x30
    379c:	f005 fba8 	bl	8ef0 <__ssprint_r>
    37a0:	2800      	cmp	r0, #0
    37a2:	f47f a90d 	bne.w	29c0 <_svfprintf_r+0x1a4>
    37a6:	46c8      	mov	r8, r9
    37a8:	e48d      	b.n	30c6 <_svfprintf_r+0x8aa>
    37aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
    37ac:	4a27      	ldr	r2, [pc, #156]	; (384c <_svfprintf_r+0x1030>)
    37ae:	f8c8 2000 	str.w	r2, [r8]
    37b2:	3301      	adds	r3, #1
    37b4:	3401      	adds	r4, #1
    37b6:	2201      	movs	r2, #1
    37b8:	2b07      	cmp	r3, #7
    37ba:	9427      	str	r4, [sp, #156]	; 0x9c
    37bc:	9326      	str	r3, [sp, #152]	; 0x98
    37be:	f8c8 2004 	str.w	r2, [r8, #4]
    37c2:	dc72      	bgt.n	38aa <_svfprintf_r+0x108e>
    37c4:	f108 0808 	add.w	r8, r8, #8
    37c8:	b929      	cbnz	r1, 37d6 <_svfprintf_r+0xfba>
    37ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    37cc:	b91b      	cbnz	r3, 37d6 <_svfprintf_r+0xfba>
    37ce:	9b07      	ldr	r3, [sp, #28]
    37d0:	07d8      	lsls	r0, r3, #31
    37d2:	f57f aa03 	bpl.w	2bdc <_svfprintf_r+0x3c0>
    37d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
    37d8:	9819      	ldr	r0, [sp, #100]	; 0x64
    37da:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    37dc:	f8c8 2000 	str.w	r2, [r8]
    37e0:	3301      	adds	r3, #1
    37e2:	4602      	mov	r2, r0
    37e4:	4422      	add	r2, r4
    37e6:	2b07      	cmp	r3, #7
    37e8:	9227      	str	r2, [sp, #156]	; 0x9c
    37ea:	f8c8 0004 	str.w	r0, [r8, #4]
    37ee:	9326      	str	r3, [sp, #152]	; 0x98
    37f0:	f300 818d 	bgt.w	3b0e <_svfprintf_r+0x12f2>
    37f4:	f108 0808 	add.w	r8, r8, #8
    37f8:	2900      	cmp	r1, #0
    37fa:	f2c0 8165 	blt.w	3ac8 <_svfprintf_r+0x12ac>
    37fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3800:	f8c8 6000 	str.w	r6, [r8]
    3804:	3301      	adds	r3, #1
    3806:	188c      	adds	r4, r1, r2
    3808:	2b07      	cmp	r3, #7
    380a:	9427      	str	r4, [sp, #156]	; 0x9c
    380c:	9326      	str	r3, [sp, #152]	; 0x98
    380e:	f8c8 1004 	str.w	r1, [r8, #4]
    3812:	f77f a9e1 	ble.w	2bd8 <_svfprintf_r+0x3bc>
    3816:	e52c      	b.n	3272 <_svfprintf_r+0xa56>
    3818:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    381a:	9909      	ldr	r1, [sp, #36]	; 0x24
    381c:	6813      	ldr	r3, [r2, #0]
    381e:	17cd      	asrs	r5, r1, #31
    3820:	4608      	mov	r0, r1
    3822:	3204      	adds	r2, #4
    3824:	4629      	mov	r1, r5
    3826:	920f      	str	r2, [sp, #60]	; 0x3c
    3828:	e9c3 0100 	strd	r0, r1, [r3]
    382c:	f7ff b81d 	b.w	286a <_svfprintf_r+0x4e>
    3830:	aa25      	add	r2, sp, #148	; 0x94
    3832:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3834:	980c      	ldr	r0, [sp, #48]	; 0x30
    3836:	f005 fb5b 	bl	8ef0 <__ssprint_r>
    383a:	2800      	cmp	r0, #0
    383c:	f47f a8c0 	bne.w	29c0 <_svfprintf_r+0x1a4>
    3840:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    3842:	46c8      	mov	r8, r9
    3844:	e458      	b.n	30f8 <_svfprintf_r+0x8dc>
    3846:	bf00      	nop
    3848:	0000aa3c 	.word	0x0000aa3c
    384c:	0000aa28 	.word	0x0000aa28
    3850:	2140      	movs	r1, #64	; 0x40
    3852:	980c      	ldr	r0, [sp, #48]	; 0x30
    3854:	f004 fa16 	bl	7c84 <_malloc_r>
    3858:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    385a:	6010      	str	r0, [r2, #0]
    385c:	6110      	str	r0, [r2, #16]
    385e:	2800      	cmp	r0, #0
    3860:	f000 81f2 	beq.w	3c48 <_svfprintf_r+0x142c>
    3864:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3866:	2340      	movs	r3, #64	; 0x40
    3868:	6153      	str	r3, [r2, #20]
    386a:	f7fe bfee 	b.w	284a <_svfprintf_r+0x2e>
    386e:	a823      	add	r0, sp, #140	; 0x8c
    3870:	a920      	add	r1, sp, #128	; 0x80
    3872:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    3874:	9004      	str	r0, [sp, #16]
    3876:	9103      	str	r1, [sp, #12]
    3878:	a81f      	add	r0, sp, #124	; 0x7c
    387a:	2103      	movs	r1, #3
    387c:	9002      	str	r0, [sp, #8]
    387e:	9a08      	ldr	r2, [sp, #32]
    3880:	9401      	str	r4, [sp, #4]
    3882:	463b      	mov	r3, r7
    3884:	9100      	str	r1, [sp, #0]
    3886:	980c      	ldr	r0, [sp, #48]	; 0x30
    3888:	f002 fd7a 	bl	6380 <_dtoa_r>
    388c:	4625      	mov	r5, r4
    388e:	4606      	mov	r6, r0
    3890:	9b11      	ldr	r3, [sp, #68]	; 0x44
    3892:	2b46      	cmp	r3, #70	; 0x46
    3894:	eb06 0405 	add.w	r4, r6, r5
    3898:	f47f af29 	bne.w	36ee <_svfprintf_r+0xed2>
    389c:	7833      	ldrb	r3, [r6, #0]
    389e:	2b30      	cmp	r3, #48	; 0x30
    38a0:	f000 8178 	beq.w	3b94 <_svfprintf_r+0x1378>
    38a4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
    38a6:	442c      	add	r4, r5
    38a8:	e721      	b.n	36ee <_svfprintf_r+0xed2>
    38aa:	aa25      	add	r2, sp, #148	; 0x94
    38ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
    38ae:	980c      	ldr	r0, [sp, #48]	; 0x30
    38b0:	f005 fb1e 	bl	8ef0 <__ssprint_r>
    38b4:	2800      	cmp	r0, #0
    38b6:	f47f a883 	bne.w	29c0 <_svfprintf_r+0x1a4>
    38ba:	991f      	ldr	r1, [sp, #124]	; 0x7c
    38bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    38be:	46c8      	mov	r8, r9
    38c0:	e782      	b.n	37c8 <_svfprintf_r+0xfac>
    38c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    38c4:	2b00      	cmp	r3, #0
    38c6:	bf08      	it	eq
    38c8:	2301      	moveq	r3, #1
    38ca:	930a      	str	r3, [sp, #40]	; 0x28
    38cc:	e6db      	b.n	3686 <_svfprintf_r+0xe6a>
    38ce:	4630      	mov	r0, r6
    38d0:	940a      	str	r4, [sp, #40]	; 0x28
    38d2:	f7fe ff35 	bl	2740 <strlen>
    38d6:	950f      	str	r5, [sp, #60]	; 0x3c
    38d8:	900e      	str	r0, [sp, #56]	; 0x38
    38da:	f8cd b01c 	str.w	fp, [sp, #28]
    38de:	4603      	mov	r3, r0
    38e0:	f7ff b9f9 	b.w	2cd6 <_svfprintf_r+0x4ba>
    38e4:	272d      	movs	r7, #45	; 0x2d
    38e6:	2300      	movs	r3, #0
    38e8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
    38ec:	930a      	str	r3, [sp, #40]	; 0x28
    38ee:	f7ff b8ae 	b.w	2a4e <_svfprintf_r+0x232>
    38f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    38f4:	9312      	str	r3, [sp, #72]	; 0x48
    38f6:	461a      	mov	r2, r3
    38f8:	3303      	adds	r3, #3
    38fa:	db04      	blt.n	3906 <_svfprintf_r+0x10ea>
    38fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    38fe:	4619      	mov	r1, r3
    3900:	4291      	cmp	r1, r2
    3902:	f6bf af17 	bge.w	3734 <_svfprintf_r+0xf18>
    3906:	9b11      	ldr	r3, [sp, #68]	; 0x44
    3908:	3b02      	subs	r3, #2
    390a:	9311      	str	r3, [sp, #68]	; 0x44
    390c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
    3910:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
    3914:	9b12      	ldr	r3, [sp, #72]	; 0x48
    3916:	3b01      	subs	r3, #1
    3918:	2b00      	cmp	r3, #0
    391a:	931f      	str	r3, [sp, #124]	; 0x7c
    391c:	bfbd      	ittte	lt
    391e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
    3920:	f1c3 0301 	rsblt	r3, r3, #1
    3924:	222d      	movlt	r2, #45	; 0x2d
    3926:	222b      	movge	r2, #43	; 0x2b
    3928:	2b09      	cmp	r3, #9
    392a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
    392e:	f340 8116 	ble.w	3b5e <_svfprintf_r+0x1342>
    3932:	f10d 0493 	add.w	r4, sp, #147	; 0x93
    3936:	4620      	mov	r0, r4
    3938:	4dab      	ldr	r5, [pc, #684]	; (3be8 <_svfprintf_r+0x13cc>)
    393a:	e000      	b.n	393e <_svfprintf_r+0x1122>
    393c:	4610      	mov	r0, r2
    393e:	fb85 1203 	smull	r1, r2, r5, r3
    3942:	17d9      	asrs	r1, r3, #31
    3944:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
    3948:	eb01 0281 	add.w	r2, r1, r1, lsl #2
    394c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
    3950:	3230      	adds	r2, #48	; 0x30
    3952:	2909      	cmp	r1, #9
    3954:	f800 2c01 	strb.w	r2, [r0, #-1]
    3958:	460b      	mov	r3, r1
    395a:	f100 32ff 	add.w	r2, r0, #4294967295
    395e:	dced      	bgt.n	393c <_svfprintf_r+0x1120>
    3960:	3330      	adds	r3, #48	; 0x30
    3962:	3802      	subs	r0, #2
    3964:	b2d9      	uxtb	r1, r3
    3966:	4284      	cmp	r4, r0
    3968:	f802 1c01 	strb.w	r1, [r2, #-1]
    396c:	f240 8165 	bls.w	3c3a <_svfprintf_r+0x141e>
    3970:	f10d 0086 	add.w	r0, sp, #134	; 0x86
    3974:	4613      	mov	r3, r2
    3976:	e001      	b.n	397c <_svfprintf_r+0x1160>
    3978:	f813 1b01 	ldrb.w	r1, [r3], #1
    397c:	f800 1b01 	strb.w	r1, [r0], #1
    3980:	42a3      	cmp	r3, r4
    3982:	d1f9      	bne.n	3978 <_svfprintf_r+0x115c>
    3984:	3301      	adds	r3, #1
    3986:	1a9b      	subs	r3, r3, r2
    3988:	f10d 0286 	add.w	r2, sp, #134	; 0x86
    398c:	4413      	add	r3, r2
    398e:	aa21      	add	r2, sp, #132	; 0x84
    3990:	1a9b      	subs	r3, r3, r2
    3992:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    3994:	931b      	str	r3, [sp, #108]	; 0x6c
    3996:	2a01      	cmp	r2, #1
    3998:	4413      	add	r3, r2
    399a:	930e      	str	r3, [sp, #56]	; 0x38
    399c:	f340 8119 	ble.w	3bd2 <_svfprintf_r+0x13b6>
    39a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    39a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
    39a4:	4413      	add	r3, r2
    39a6:	930e      	str	r3, [sp, #56]	; 0x38
    39a8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    39ac:	9308      	str	r3, [sp, #32]
    39ae:	2300      	movs	r3, #0
    39b0:	9312      	str	r3, [sp, #72]	; 0x48
    39b2:	e6cf      	b.n	3754 <_svfprintf_r+0xf38>
    39b4:	aa25      	add	r2, sp, #148	; 0x94
    39b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    39b8:	980c      	ldr	r0, [sp, #48]	; 0x30
    39ba:	f005 fa99 	bl	8ef0 <__ssprint_r>
    39be:	2800      	cmp	r0, #0
    39c0:	f47e affe 	bne.w	29c0 <_svfprintf_r+0x1a4>
    39c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    39c6:	46c8      	mov	r8, r9
    39c8:	e4d7      	b.n	337a <_svfprintf_r+0xb5e>
    39ca:	4623      	mov	r3, r4
    39cc:	e6a2      	b.n	3714 <_svfprintf_r+0xef8>
    39ce:	aa25      	add	r2, sp, #148	; 0x94
    39d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    39d2:	980c      	ldr	r0, [sp, #48]	; 0x30
    39d4:	f005 fa8c 	bl	8ef0 <__ssprint_r>
    39d8:	2800      	cmp	r0, #0
    39da:	f47e aff1 	bne.w	29c0 <_svfprintf_r+0x1a4>
    39de:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    39e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    39e2:	46c8      	mov	r8, r9
    39e4:	e5ae      	b.n	3544 <_svfprintf_r+0xd28>
    39e6:	aa25      	add	r2, sp, #148	; 0x94
    39e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    39ea:	980c      	ldr	r0, [sp, #48]	; 0x30
    39ec:	f005 fa80 	bl	8ef0 <__ssprint_r>
    39f0:	2800      	cmp	r0, #0
    39f2:	f47e afe5 	bne.w	29c0 <_svfprintf_r+0x1a4>
    39f6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    39f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    39fa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    39fc:	1a9a      	subs	r2, r3, r2
    39fe:	46c8      	mov	r8, r9
    3a00:	e5b8      	b.n	3574 <_svfprintf_r+0xd58>
    3a02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3a04:	9612      	str	r6, [sp, #72]	; 0x48
    3a06:	2b06      	cmp	r3, #6
    3a08:	bf28      	it	cs
    3a0a:	2306      	movcs	r3, #6
    3a0c:	960a      	str	r6, [sp, #40]	; 0x28
    3a0e:	4637      	mov	r7, r6
    3a10:	9308      	str	r3, [sp, #32]
    3a12:	950f      	str	r5, [sp, #60]	; 0x3c
    3a14:	f8cd b01c 	str.w	fp, [sp, #28]
    3a18:	930e      	str	r3, [sp, #56]	; 0x38
    3a1a:	4e74      	ldr	r6, [pc, #464]	; (3bec <_svfprintf_r+0x13d0>)
    3a1c:	f7ff b816 	b.w	2a4c <_svfprintf_r+0x230>
    3a20:	a823      	add	r0, sp, #140	; 0x8c
    3a22:	a920      	add	r1, sp, #128	; 0x80
    3a24:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3a26:	9004      	str	r0, [sp, #16]
    3a28:	9103      	str	r1, [sp, #12]
    3a2a:	a81f      	add	r0, sp, #124	; 0x7c
    3a2c:	2103      	movs	r1, #3
    3a2e:	9002      	str	r0, [sp, #8]
    3a30:	9a08      	ldr	r2, [sp, #32]
    3a32:	9501      	str	r5, [sp, #4]
    3a34:	463b      	mov	r3, r7
    3a36:	9100      	str	r1, [sp, #0]
    3a38:	980c      	ldr	r0, [sp, #48]	; 0x30
    3a3a:	f002 fca1 	bl	6380 <_dtoa_r>
    3a3e:	4606      	mov	r6, r0
    3a40:	1944      	adds	r4, r0, r5
    3a42:	e72b      	b.n	389c <_svfprintf_r+0x1080>
    3a44:	2306      	movs	r3, #6
    3a46:	930a      	str	r3, [sp, #40]	; 0x28
    3a48:	e61d      	b.n	3686 <_svfprintf_r+0xe6a>
    3a4a:	272d      	movs	r7, #45	; 0x2d
    3a4c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
    3a50:	f7ff bacd 	b.w	2fee <_svfprintf_r+0x7d2>
    3a54:	9a19      	ldr	r2, [sp, #100]	; 0x64
    3a56:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    3a58:	4413      	add	r3, r2
    3a5a:	9a12      	ldr	r2, [sp, #72]	; 0x48
    3a5c:	930e      	str	r3, [sp, #56]	; 0x38
    3a5e:	2a00      	cmp	r2, #0
    3a60:	f340 80b0 	ble.w	3bc4 <_svfprintf_r+0x13a8>
    3a64:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    3a68:	9308      	str	r3, [sp, #32]
    3a6a:	2367      	movs	r3, #103	; 0x67
    3a6c:	9311      	str	r3, [sp, #68]	; 0x44
    3a6e:	e671      	b.n	3754 <_svfprintf_r+0xf38>
    3a70:	2b00      	cmp	r3, #0
    3a72:	f340 80c3 	ble.w	3bfc <_svfprintf_r+0x13e0>
    3a76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3a78:	2a00      	cmp	r2, #0
    3a7a:	f040 8099 	bne.w	3bb0 <_svfprintf_r+0x1394>
    3a7e:	f01b 0f01 	tst.w	fp, #1
    3a82:	f040 8095 	bne.w	3bb0 <_svfprintf_r+0x1394>
    3a86:	9308      	str	r3, [sp, #32]
    3a88:	930e      	str	r3, [sp, #56]	; 0x38
    3a8a:	e663      	b.n	3754 <_svfprintf_r+0xf38>
    3a8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3a8e:	9308      	str	r3, [sp, #32]
    3a90:	930e      	str	r3, [sp, #56]	; 0x38
    3a92:	900a      	str	r0, [sp, #40]	; 0x28
    3a94:	950f      	str	r5, [sp, #60]	; 0x3c
    3a96:	f8cd b01c 	str.w	fp, [sp, #28]
    3a9a:	9012      	str	r0, [sp, #72]	; 0x48
    3a9c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    3aa0:	f7fe bfd4 	b.w	2a4c <_svfprintf_r+0x230>
    3aa4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    3aa6:	2b47      	cmp	r3, #71	; 0x47
    3aa8:	f47f ae20 	bne.w	36ec <_svfprintf_r+0xed0>
    3aac:	f01b 0f01 	tst.w	fp, #1
    3ab0:	f47f aeee 	bne.w	3890 <_svfprintf_r+0x1074>
    3ab4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    3ab6:	1b9b      	subs	r3, r3, r6
    3ab8:	9313      	str	r3, [sp, #76]	; 0x4c
    3aba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    3abc:	2b47      	cmp	r3, #71	; 0x47
    3abe:	f43f af18 	beq.w	38f2 <_svfprintf_r+0x10d6>
    3ac2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    3ac4:	9312      	str	r3, [sp, #72]	; 0x48
    3ac6:	e721      	b.n	390c <_svfprintf_r+0x10f0>
    3ac8:	424f      	negs	r7, r1
    3aca:	3110      	adds	r1, #16
    3acc:	4d48      	ldr	r5, [pc, #288]	; (3bf0 <_svfprintf_r+0x13d4>)
    3ace:	da2f      	bge.n	3b30 <_svfprintf_r+0x1314>
    3ad0:	2410      	movs	r4, #16
    3ad2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
    3ad6:	e004      	b.n	3ae2 <_svfprintf_r+0x12c6>
    3ad8:	f108 0808 	add.w	r8, r8, #8
    3adc:	3f10      	subs	r7, #16
    3ade:	2f10      	cmp	r7, #16
    3ae0:	dd26      	ble.n	3b30 <_svfprintf_r+0x1314>
    3ae2:	3301      	adds	r3, #1
    3ae4:	3210      	adds	r2, #16
    3ae6:	2b07      	cmp	r3, #7
    3ae8:	9227      	str	r2, [sp, #156]	; 0x9c
    3aea:	9326      	str	r3, [sp, #152]	; 0x98
    3aec:	f8c8 5000 	str.w	r5, [r8]
    3af0:	f8c8 4004 	str.w	r4, [r8, #4]
    3af4:	ddf0      	ble.n	3ad8 <_svfprintf_r+0x12bc>
    3af6:	aa25      	add	r2, sp, #148	; 0x94
    3af8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3afa:	4658      	mov	r0, fp
    3afc:	f005 f9f8 	bl	8ef0 <__ssprint_r>
    3b00:	2800      	cmp	r0, #0
    3b02:	f47e af5d 	bne.w	29c0 <_svfprintf_r+0x1a4>
    3b06:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    3b08:	9b26      	ldr	r3, [sp, #152]	; 0x98
    3b0a:	46c8      	mov	r8, r9
    3b0c:	e7e6      	b.n	3adc <_svfprintf_r+0x12c0>
    3b0e:	aa25      	add	r2, sp, #148	; 0x94
    3b10:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3b12:	980c      	ldr	r0, [sp, #48]	; 0x30
    3b14:	f005 f9ec 	bl	8ef0 <__ssprint_r>
    3b18:	2800      	cmp	r0, #0
    3b1a:	f47e af51 	bne.w	29c0 <_svfprintf_r+0x1a4>
    3b1e:	991f      	ldr	r1, [sp, #124]	; 0x7c
    3b20:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    3b22:	9b26      	ldr	r3, [sp, #152]	; 0x98
    3b24:	46c8      	mov	r8, r9
    3b26:	e667      	b.n	37f8 <_svfprintf_r+0xfdc>
    3b28:	2000      	movs	r0, #0
    3b2a:	900a      	str	r0, [sp, #40]	; 0x28
    3b2c:	f7fe bed0 	b.w	28d0 <_svfprintf_r+0xb4>
    3b30:	3301      	adds	r3, #1
    3b32:	443a      	add	r2, r7
    3b34:	2b07      	cmp	r3, #7
    3b36:	e888 00a0 	stmia.w	r8, {r5, r7}
    3b3a:	9227      	str	r2, [sp, #156]	; 0x9c
    3b3c:	9326      	str	r3, [sp, #152]	; 0x98
    3b3e:	f108 0808 	add.w	r8, r8, #8
    3b42:	f77f ae5c 	ble.w	37fe <_svfprintf_r+0xfe2>
    3b46:	aa25      	add	r2, sp, #148	; 0x94
    3b48:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3b4a:	980c      	ldr	r0, [sp, #48]	; 0x30
    3b4c:	f005 f9d0 	bl	8ef0 <__ssprint_r>
    3b50:	2800      	cmp	r0, #0
    3b52:	f47e af35 	bne.w	29c0 <_svfprintf_r+0x1a4>
    3b56:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    3b58:	9b26      	ldr	r3, [sp, #152]	; 0x98
    3b5a:	46c8      	mov	r8, r9
    3b5c:	e64f      	b.n	37fe <_svfprintf_r+0xfe2>
    3b5e:	3330      	adds	r3, #48	; 0x30
    3b60:	2230      	movs	r2, #48	; 0x30
    3b62:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
    3b66:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
    3b6a:	ab22      	add	r3, sp, #136	; 0x88
    3b6c:	e70f      	b.n	398e <_svfprintf_r+0x1172>
    3b6e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    3b70:	9a19      	ldr	r2, [sp, #100]	; 0x64
    3b72:	4413      	add	r3, r2
    3b74:	930e      	str	r3, [sp, #56]	; 0x38
    3b76:	e775      	b.n	3a64 <_svfprintf_r+0x1248>
    3b78:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    3b7a:	e5cb      	b.n	3714 <_svfprintf_r+0xef8>
    3b7c:	9b14      	ldr	r3, [sp, #80]	; 0x50
    3b7e:	4e1d      	ldr	r6, [pc, #116]	; (3bf4 <_svfprintf_r+0x13d8>)
    3b80:	2b00      	cmp	r3, #0
    3b82:	bfb6      	itet	lt
    3b84:	272d      	movlt	r7, #45	; 0x2d
    3b86:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
    3b8a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
    3b8e:	4b1a      	ldr	r3, [pc, #104]	; (3bf8 <_svfprintf_r+0x13dc>)
    3b90:	f7ff ba2f 	b.w	2ff2 <_svfprintf_r+0x7d6>
    3b94:	9a16      	ldr	r2, [sp, #88]	; 0x58
    3b96:	9808      	ldr	r0, [sp, #32]
    3b98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    3b9a:	4639      	mov	r1, r7
    3b9c:	f7fe fc52 	bl	2444 <__aeabi_dcmpeq>
    3ba0:	2800      	cmp	r0, #0
    3ba2:	f47f ae7f 	bne.w	38a4 <_svfprintf_r+0x1088>
    3ba6:	f1c5 0501 	rsb	r5, r5, #1
    3baa:	951f      	str	r5, [sp, #124]	; 0x7c
    3bac:	442c      	add	r4, r5
    3bae:	e59e      	b.n	36ee <_svfprintf_r+0xed2>
    3bb0:	9b12      	ldr	r3, [sp, #72]	; 0x48
    3bb2:	9a19      	ldr	r2, [sp, #100]	; 0x64
    3bb4:	4413      	add	r3, r2
    3bb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3bb8:	441a      	add	r2, r3
    3bba:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
    3bbe:	920e      	str	r2, [sp, #56]	; 0x38
    3bc0:	9308      	str	r3, [sp, #32]
    3bc2:	e5c7      	b.n	3754 <_svfprintf_r+0xf38>
    3bc4:	9b12      	ldr	r3, [sp, #72]	; 0x48
    3bc6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3bc8:	f1c3 0301 	rsb	r3, r3, #1
    3bcc:	441a      	add	r2, r3
    3bce:	4613      	mov	r3, r2
    3bd0:	e7d0      	b.n	3b74 <_svfprintf_r+0x1358>
    3bd2:	f01b 0301 	ands.w	r3, fp, #1
    3bd6:	9312      	str	r3, [sp, #72]	; 0x48
    3bd8:	f47f aee2 	bne.w	39a0 <_svfprintf_r+0x1184>
    3bdc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    3bde:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    3be2:	9308      	str	r3, [sp, #32]
    3be4:	e5b6      	b.n	3754 <_svfprintf_r+0xf38>
    3be6:	bf00      	nop
    3be8:	66666667 	.word	0x66666667
    3bec:	0000aa20 	.word	0x0000aa20
    3bf0:	0000aa3c 	.word	0x0000aa3c
    3bf4:	0000a9f4 	.word	0x0000a9f4
    3bf8:	0000a9f0 	.word	0x0000a9f0
    3bfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3bfe:	b913      	cbnz	r3, 3c06 <_svfprintf_r+0x13ea>
    3c00:	f01b 0f01 	tst.w	fp, #1
    3c04:	d002      	beq.n	3c0c <_svfprintf_r+0x13f0>
    3c06:	9b19      	ldr	r3, [sp, #100]	; 0x64
    3c08:	3301      	adds	r3, #1
    3c0a:	e7d4      	b.n	3bb6 <_svfprintf_r+0x139a>
    3c0c:	2301      	movs	r3, #1
    3c0e:	e73a      	b.n	3a86 <_svfprintf_r+0x126a>
    3c10:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    3c12:	f89a 3001 	ldrb.w	r3, [sl, #1]
    3c16:	6828      	ldr	r0, [r5, #0]
    3c18:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
    3c1c:	900a      	str	r0, [sp, #40]	; 0x28
    3c1e:	4628      	mov	r0, r5
    3c20:	3004      	adds	r0, #4
    3c22:	46a2      	mov	sl, r4
    3c24:	900f      	str	r0, [sp, #60]	; 0x3c
    3c26:	f7fe be51 	b.w	28cc <_svfprintf_r+0xb0>
    3c2a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    3c2e:	f7ff b867 	b.w	2d00 <_svfprintf_r+0x4e4>
    3c32:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    3c36:	f7ff ba15 	b.w	3064 <_svfprintf_r+0x848>
    3c3a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
    3c3e:	e6a6      	b.n	398e <_svfprintf_r+0x1172>
    3c40:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    3c44:	f7ff b8eb 	b.w	2e1e <_svfprintf_r+0x602>
    3c48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3c4a:	230c      	movs	r3, #12
    3c4c:	6013      	str	r3, [r2, #0]
    3c4e:	f04f 33ff 	mov.w	r3, #4294967295
    3c52:	9309      	str	r3, [sp, #36]	; 0x24
    3c54:	f7fe bebd 	b.w	29d2 <_svfprintf_r+0x1b6>
    3c58:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    3c5c:	f7ff b99a 	b.w	2f94 <_svfprintf_r+0x778>
    3c60:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    3c64:	f7ff b976 	b.w	2f54 <_svfprintf_r+0x738>
    3c68:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    3c6c:	f7ff b959 	b.w	2f22 <_svfprintf_r+0x706>
    3c70:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    3c74:	f7ff b912 	b.w	2e9c <_svfprintf_r+0x680>

00003c78 <__sprint_r.part.0>:
    3c78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3c7c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
    3c7e:	049c      	lsls	r4, r3, #18
    3c80:	4693      	mov	fp, r2
    3c82:	d52f      	bpl.n	3ce4 <__sprint_r.part.0+0x6c>
    3c84:	6893      	ldr	r3, [r2, #8]
    3c86:	6812      	ldr	r2, [r2, #0]
    3c88:	b353      	cbz	r3, 3ce0 <__sprint_r.part.0+0x68>
    3c8a:	460e      	mov	r6, r1
    3c8c:	4607      	mov	r7, r0
    3c8e:	f102 0908 	add.w	r9, r2, #8
    3c92:	e919 0420 	ldmdb	r9, {r5, sl}
    3c96:	ea5f 089a 	movs.w	r8, sl, lsr #2
    3c9a:	d017      	beq.n	3ccc <__sprint_r.part.0+0x54>
    3c9c:	3d04      	subs	r5, #4
    3c9e:	2400      	movs	r4, #0
    3ca0:	e001      	b.n	3ca6 <__sprint_r.part.0+0x2e>
    3ca2:	45a0      	cmp	r8, r4
    3ca4:	d010      	beq.n	3cc8 <__sprint_r.part.0+0x50>
    3ca6:	4632      	mov	r2, r6
    3ca8:	f855 1f04 	ldr.w	r1, [r5, #4]!
    3cac:	4638      	mov	r0, r7
    3cae:	f003 fc2b 	bl	7508 <_fputwc_r>
    3cb2:	1c43      	adds	r3, r0, #1
    3cb4:	f104 0401 	add.w	r4, r4, #1
    3cb8:	d1f3      	bne.n	3ca2 <__sprint_r.part.0+0x2a>
    3cba:	2300      	movs	r3, #0
    3cbc:	f8cb 3008 	str.w	r3, [fp, #8]
    3cc0:	f8cb 3004 	str.w	r3, [fp, #4]
    3cc4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3cc8:	f8db 3008 	ldr.w	r3, [fp, #8]
    3ccc:	f02a 0a03 	bic.w	sl, sl, #3
    3cd0:	eba3 030a 	sub.w	r3, r3, sl
    3cd4:	f8cb 3008 	str.w	r3, [fp, #8]
    3cd8:	f109 0908 	add.w	r9, r9, #8
    3cdc:	2b00      	cmp	r3, #0
    3cde:	d1d8      	bne.n	3c92 <__sprint_r.part.0+0x1a>
    3ce0:	2000      	movs	r0, #0
    3ce2:	e7ea      	b.n	3cba <__sprint_r.part.0+0x42>
    3ce4:	f003 fd7a 	bl	77dc <__sfvwrite_r>
    3ce8:	2300      	movs	r3, #0
    3cea:	f8cb 3008 	str.w	r3, [fp, #8]
    3cee:	f8cb 3004 	str.w	r3, [fp, #4]
    3cf2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3cf6:	bf00      	nop

00003cf8 <__sprint_r>:
    3cf8:	6893      	ldr	r3, [r2, #8]
    3cfa:	b10b      	cbz	r3, 3d00 <__sprint_r+0x8>
    3cfc:	f7ff bfbc 	b.w	3c78 <__sprint_r.part.0>
    3d00:	b410      	push	{r4}
    3d02:	4618      	mov	r0, r3
    3d04:	6053      	str	r3, [r2, #4]
    3d06:	bc10      	pop	{r4}
    3d08:	4770      	bx	lr
    3d0a:	bf00      	nop

00003d0c <_vfiprintf_r>:
    3d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3d10:	b0ad      	sub	sp, #180	; 0xb4
    3d12:	461d      	mov	r5, r3
    3d14:	468b      	mov	fp, r1
    3d16:	4690      	mov	r8, r2
    3d18:	9307      	str	r3, [sp, #28]
    3d1a:	9006      	str	r0, [sp, #24]
    3d1c:	b118      	cbz	r0, 3d26 <_vfiprintf_r+0x1a>
    3d1e:	6b83      	ldr	r3, [r0, #56]	; 0x38
    3d20:	2b00      	cmp	r3, #0
    3d22:	f000 80f3 	beq.w	3f0c <_vfiprintf_r+0x200>
    3d26:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
    3d2a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
    3d2e:	07df      	lsls	r7, r3, #31
    3d30:	b281      	uxth	r1, r0
    3d32:	d402      	bmi.n	3d3a <_vfiprintf_r+0x2e>
    3d34:	058e      	lsls	r6, r1, #22
    3d36:	f140 80fc 	bpl.w	3f32 <_vfiprintf_r+0x226>
    3d3a:	048c      	lsls	r4, r1, #18
    3d3c:	d40a      	bmi.n	3d54 <_vfiprintf_r+0x48>
    3d3e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
    3d42:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
    3d46:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    3d4a:	f8ab 100c 	strh.w	r1, [fp, #12]
    3d4e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
    3d52:	b289      	uxth	r1, r1
    3d54:	0708      	lsls	r0, r1, #28
    3d56:	f140 80b3 	bpl.w	3ec0 <_vfiprintf_r+0x1b4>
    3d5a:	f8db 3010 	ldr.w	r3, [fp, #16]
    3d5e:	2b00      	cmp	r3, #0
    3d60:	f000 80ae 	beq.w	3ec0 <_vfiprintf_r+0x1b4>
    3d64:	f001 031a 	and.w	r3, r1, #26
    3d68:	2b0a      	cmp	r3, #10
    3d6a:	f000 80b5 	beq.w	3ed8 <_vfiprintf_r+0x1cc>
    3d6e:	2300      	movs	r3, #0
    3d70:	f10d 0970 	add.w	r9, sp, #112	; 0x70
    3d74:	930b      	str	r3, [sp, #44]	; 0x2c
    3d76:	9311      	str	r3, [sp, #68]	; 0x44
    3d78:	9310      	str	r3, [sp, #64]	; 0x40
    3d7a:	9303      	str	r3, [sp, #12]
    3d7c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
    3d80:	46ca      	mov	sl, r9
    3d82:	f8cd b010 	str.w	fp, [sp, #16]
    3d86:	f898 3000 	ldrb.w	r3, [r8]
    3d8a:	4644      	mov	r4, r8
    3d8c:	b1fb      	cbz	r3, 3dce <_vfiprintf_r+0xc2>
    3d8e:	2b25      	cmp	r3, #37	; 0x25
    3d90:	d102      	bne.n	3d98 <_vfiprintf_r+0x8c>
    3d92:	e01c      	b.n	3dce <_vfiprintf_r+0xc2>
    3d94:	2b25      	cmp	r3, #37	; 0x25
    3d96:	d003      	beq.n	3da0 <_vfiprintf_r+0x94>
    3d98:	f814 3f01 	ldrb.w	r3, [r4, #1]!
    3d9c:	2b00      	cmp	r3, #0
    3d9e:	d1f9      	bne.n	3d94 <_vfiprintf_r+0x88>
    3da0:	eba4 0508 	sub.w	r5, r4, r8
    3da4:	b19d      	cbz	r5, 3dce <_vfiprintf_r+0xc2>
    3da6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3da8:	9a11      	ldr	r2, [sp, #68]	; 0x44
    3daa:	f8ca 8000 	str.w	r8, [sl]
    3dae:	3301      	adds	r3, #1
    3db0:	442a      	add	r2, r5
    3db2:	2b07      	cmp	r3, #7
    3db4:	f8ca 5004 	str.w	r5, [sl, #4]
    3db8:	9211      	str	r2, [sp, #68]	; 0x44
    3dba:	9310      	str	r3, [sp, #64]	; 0x40
    3dbc:	dd7a      	ble.n	3eb4 <_vfiprintf_r+0x1a8>
    3dbe:	2a00      	cmp	r2, #0
    3dc0:	f040 84b0 	bne.w	4724 <_vfiprintf_r+0xa18>
    3dc4:	9b03      	ldr	r3, [sp, #12]
    3dc6:	9210      	str	r2, [sp, #64]	; 0x40
    3dc8:	442b      	add	r3, r5
    3dca:	46ca      	mov	sl, r9
    3dcc:	9303      	str	r3, [sp, #12]
    3dce:	7823      	ldrb	r3, [r4, #0]
    3dd0:	2b00      	cmp	r3, #0
    3dd2:	f000 83e0 	beq.w	4596 <_vfiprintf_r+0x88a>
    3dd6:	2000      	movs	r0, #0
    3dd8:	f04f 0300 	mov.w	r3, #0
    3ddc:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
    3de0:	f104 0801 	add.w	r8, r4, #1
    3de4:	7862      	ldrb	r2, [r4, #1]
    3de6:	4605      	mov	r5, r0
    3de8:	4606      	mov	r6, r0
    3dea:	4603      	mov	r3, r0
    3dec:	f04f 34ff 	mov.w	r4, #4294967295
    3df0:	f108 0801 	add.w	r8, r8, #1
    3df4:	f1a2 0120 	sub.w	r1, r2, #32
    3df8:	2958      	cmp	r1, #88	; 0x58
    3dfa:	f200 82de 	bhi.w	43ba <_vfiprintf_r+0x6ae>
    3dfe:	e8df f011 	tbh	[pc, r1, lsl #1]
    3e02:	0221      	.short	0x0221
    3e04:	02dc02dc 	.word	0x02dc02dc
    3e08:	02dc0229 	.word	0x02dc0229
    3e0c:	02dc02dc 	.word	0x02dc02dc
    3e10:	02dc02dc 	.word	0x02dc02dc
    3e14:	028902dc 	.word	0x028902dc
    3e18:	02dc0295 	.word	0x02dc0295
    3e1c:	02bd00a2 	.word	0x02bd00a2
    3e20:	019f02dc 	.word	0x019f02dc
    3e24:	01a401a4 	.word	0x01a401a4
    3e28:	01a401a4 	.word	0x01a401a4
    3e2c:	01a401a4 	.word	0x01a401a4
    3e30:	01a401a4 	.word	0x01a401a4
    3e34:	02dc01a4 	.word	0x02dc01a4
    3e38:	02dc02dc 	.word	0x02dc02dc
    3e3c:	02dc02dc 	.word	0x02dc02dc
    3e40:	02dc02dc 	.word	0x02dc02dc
    3e44:	02dc02dc 	.word	0x02dc02dc
    3e48:	01b202dc 	.word	0x01b202dc
    3e4c:	02dc02dc 	.word	0x02dc02dc
    3e50:	02dc02dc 	.word	0x02dc02dc
    3e54:	02dc02dc 	.word	0x02dc02dc
    3e58:	02dc02dc 	.word	0x02dc02dc
    3e5c:	02dc02dc 	.word	0x02dc02dc
    3e60:	02dc0197 	.word	0x02dc0197
    3e64:	02dc02dc 	.word	0x02dc02dc
    3e68:	02dc02dc 	.word	0x02dc02dc
    3e6c:	02dc019b 	.word	0x02dc019b
    3e70:	025302dc 	.word	0x025302dc
    3e74:	02dc02dc 	.word	0x02dc02dc
    3e78:	02dc02dc 	.word	0x02dc02dc
    3e7c:	02dc02dc 	.word	0x02dc02dc
    3e80:	02dc02dc 	.word	0x02dc02dc
    3e84:	02dc02dc 	.word	0x02dc02dc
    3e88:	021b025a 	.word	0x021b025a
    3e8c:	02dc02dc 	.word	0x02dc02dc
    3e90:	026e02dc 	.word	0x026e02dc
    3e94:	02dc021b 	.word	0x02dc021b
    3e98:	027302dc 	.word	0x027302dc
    3e9c:	01f502dc 	.word	0x01f502dc
    3ea0:	02090182 	.word	0x02090182
    3ea4:	02dc02d7 	.word	0x02dc02d7
    3ea8:	02dc029a 	.word	0x02dc029a
    3eac:	02dc00a7 	.word	0x02dc00a7
    3eb0:	022e02dc 	.word	0x022e02dc
    3eb4:	f10a 0a08 	add.w	sl, sl, #8
    3eb8:	9b03      	ldr	r3, [sp, #12]
    3eba:	442b      	add	r3, r5
    3ebc:	9303      	str	r3, [sp, #12]
    3ebe:	e786      	b.n	3dce <_vfiprintf_r+0xc2>
    3ec0:	4659      	mov	r1, fp
    3ec2:	9806      	ldr	r0, [sp, #24]
    3ec4:	f002 f8d6 	bl	6074 <__swsetup_r>
    3ec8:	bb18      	cbnz	r0, 3f12 <_vfiprintf_r+0x206>
    3eca:	f8bb 100c 	ldrh.w	r1, [fp, #12]
    3ece:	f001 031a 	and.w	r3, r1, #26
    3ed2:	2b0a      	cmp	r3, #10
    3ed4:	f47f af4b 	bne.w	3d6e <_vfiprintf_r+0x62>
    3ed8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
    3edc:	2b00      	cmp	r3, #0
    3ede:	f6ff af46 	blt.w	3d6e <_vfiprintf_r+0x62>
    3ee2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
    3ee6:	07db      	lsls	r3, r3, #31
    3ee8:	d405      	bmi.n	3ef6 <_vfiprintf_r+0x1ea>
    3eea:	058f      	lsls	r7, r1, #22
    3eec:	d403      	bmi.n	3ef6 <_vfiprintf_r+0x1ea>
    3eee:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
    3ef2:	f003 fe37 	bl	7b64 <__retarget_lock_release_recursive>
    3ef6:	462b      	mov	r3, r5
    3ef8:	4642      	mov	r2, r8
    3efa:	4659      	mov	r1, fp
    3efc:	9806      	ldr	r0, [sp, #24]
    3efe:	f000 fd4d 	bl	499c <__sbprintf>
    3f02:	9003      	str	r0, [sp, #12]
    3f04:	9803      	ldr	r0, [sp, #12]
    3f06:	b02d      	add	sp, #180	; 0xb4
    3f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3f0c:	f003 fa5a 	bl	73c4 <__sinit>
    3f10:	e709      	b.n	3d26 <_vfiprintf_r+0x1a>
    3f12:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
    3f16:	07d9      	lsls	r1, r3, #31
    3f18:	d404      	bmi.n	3f24 <_vfiprintf_r+0x218>
    3f1a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
    3f1e:	059a      	lsls	r2, r3, #22
    3f20:	f140 84aa 	bpl.w	4878 <_vfiprintf_r+0xb6c>
    3f24:	f04f 33ff 	mov.w	r3, #4294967295
    3f28:	9303      	str	r3, [sp, #12]
    3f2a:	9803      	ldr	r0, [sp, #12]
    3f2c:	b02d      	add	sp, #180	; 0xb4
    3f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3f32:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
    3f36:	f003 fe13 	bl	7b60 <__retarget_lock_acquire_recursive>
    3f3a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
    3f3e:	b281      	uxth	r1, r0
    3f40:	e6fb      	b.n	3d3a <_vfiprintf_r+0x2e>
    3f42:	4276      	negs	r6, r6
    3f44:	9207      	str	r2, [sp, #28]
    3f46:	f043 0304 	orr.w	r3, r3, #4
    3f4a:	f898 2000 	ldrb.w	r2, [r8]
    3f4e:	e74f      	b.n	3df0 <_vfiprintf_r+0xe4>
    3f50:	9608      	str	r6, [sp, #32]
    3f52:	069e      	lsls	r6, r3, #26
    3f54:	f100 8450 	bmi.w	47f8 <_vfiprintf_r+0xaec>
    3f58:	9907      	ldr	r1, [sp, #28]
    3f5a:	06dd      	lsls	r5, r3, #27
    3f5c:	460a      	mov	r2, r1
    3f5e:	f100 83ef 	bmi.w	4740 <_vfiprintf_r+0xa34>
    3f62:	0658      	lsls	r0, r3, #25
    3f64:	f140 83ec 	bpl.w	4740 <_vfiprintf_r+0xa34>
    3f68:	880e      	ldrh	r6, [r1, #0]
    3f6a:	3104      	adds	r1, #4
    3f6c:	2700      	movs	r7, #0
    3f6e:	2201      	movs	r2, #1
    3f70:	9107      	str	r1, [sp, #28]
    3f72:	f04f 0100 	mov.w	r1, #0
    3f76:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
    3f7a:	2500      	movs	r5, #0
    3f7c:	1c61      	adds	r1, r4, #1
    3f7e:	f000 8116 	beq.w	41ae <_vfiprintf_r+0x4a2>
    3f82:	f023 0180 	bic.w	r1, r3, #128	; 0x80
    3f86:	9102      	str	r1, [sp, #8]
    3f88:	ea56 0107 	orrs.w	r1, r6, r7
    3f8c:	f040 8114 	bne.w	41b8 <_vfiprintf_r+0x4ac>
    3f90:	2c00      	cmp	r4, #0
    3f92:	f040 835c 	bne.w	464e <_vfiprintf_r+0x942>
    3f96:	2a00      	cmp	r2, #0
    3f98:	f040 83b7 	bne.w	470a <_vfiprintf_r+0x9fe>
    3f9c:	f013 0301 	ands.w	r3, r3, #1
    3fa0:	9305      	str	r3, [sp, #20]
    3fa2:	f000 8457 	beq.w	4854 <_vfiprintf_r+0xb48>
    3fa6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
    3faa:	2330      	movs	r3, #48	; 0x30
    3fac:	f80b 3d41 	strb.w	r3, [fp, #-65]!
    3fb0:	9b05      	ldr	r3, [sp, #20]
    3fb2:	42a3      	cmp	r3, r4
    3fb4:	bfb8      	it	lt
    3fb6:	4623      	movlt	r3, r4
    3fb8:	9301      	str	r3, [sp, #4]
    3fba:	b10d      	cbz	r5, 3fc0 <_vfiprintf_r+0x2b4>
    3fbc:	3301      	adds	r3, #1
    3fbe:	9301      	str	r3, [sp, #4]
    3fc0:	9b02      	ldr	r3, [sp, #8]
    3fc2:	f013 0302 	ands.w	r3, r3, #2
    3fc6:	9309      	str	r3, [sp, #36]	; 0x24
    3fc8:	d002      	beq.n	3fd0 <_vfiprintf_r+0x2c4>
    3fca:	9b01      	ldr	r3, [sp, #4]
    3fcc:	3302      	adds	r3, #2
    3fce:	9301      	str	r3, [sp, #4]
    3fd0:	9b02      	ldr	r3, [sp, #8]
    3fd2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
    3fd6:	930a      	str	r3, [sp, #40]	; 0x28
    3fd8:	f040 8217 	bne.w	440a <_vfiprintf_r+0x6fe>
    3fdc:	9b08      	ldr	r3, [sp, #32]
    3fde:	9a01      	ldr	r2, [sp, #4]
    3fe0:	1a9d      	subs	r5, r3, r2
    3fe2:	2d00      	cmp	r5, #0
    3fe4:	f340 8211 	ble.w	440a <_vfiprintf_r+0x6fe>
    3fe8:	2d10      	cmp	r5, #16
    3fea:	f340 8490 	ble.w	490e <_vfiprintf_r+0xc02>
    3fee:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3ff0:	9a11      	ldr	r2, [sp, #68]	; 0x44
    3ff2:	4ec4      	ldr	r6, [pc, #784]	; (4304 <_vfiprintf_r+0x5f8>)
    3ff4:	46d6      	mov	lr, sl
    3ff6:	2710      	movs	r7, #16
    3ff8:	46a2      	mov	sl, r4
    3ffa:	4619      	mov	r1, r3
    3ffc:	9c06      	ldr	r4, [sp, #24]
    3ffe:	e007      	b.n	4010 <_vfiprintf_r+0x304>
    4000:	f101 0c02 	add.w	ip, r1, #2
    4004:	f10e 0e08 	add.w	lr, lr, #8
    4008:	4601      	mov	r1, r0
    400a:	3d10      	subs	r5, #16
    400c:	2d10      	cmp	r5, #16
    400e:	dd11      	ble.n	4034 <_vfiprintf_r+0x328>
    4010:	1c48      	adds	r0, r1, #1
    4012:	3210      	adds	r2, #16
    4014:	2807      	cmp	r0, #7
    4016:	9211      	str	r2, [sp, #68]	; 0x44
    4018:	e88e 00c0 	stmia.w	lr, {r6, r7}
    401c:	9010      	str	r0, [sp, #64]	; 0x40
    401e:	ddef      	ble.n	4000 <_vfiprintf_r+0x2f4>
    4020:	2a00      	cmp	r2, #0
    4022:	f040 81e4 	bne.w	43ee <_vfiprintf_r+0x6e2>
    4026:	3d10      	subs	r5, #16
    4028:	2d10      	cmp	r5, #16
    402a:	4611      	mov	r1, r2
    402c:	f04f 0c01 	mov.w	ip, #1
    4030:	46ce      	mov	lr, r9
    4032:	dced      	bgt.n	4010 <_vfiprintf_r+0x304>
    4034:	4654      	mov	r4, sl
    4036:	4661      	mov	r1, ip
    4038:	46f2      	mov	sl, lr
    403a:	442a      	add	r2, r5
    403c:	2907      	cmp	r1, #7
    403e:	9211      	str	r2, [sp, #68]	; 0x44
    4040:	f8ca 6000 	str.w	r6, [sl]
    4044:	f8ca 5004 	str.w	r5, [sl, #4]
    4048:	9110      	str	r1, [sp, #64]	; 0x40
    404a:	f300 82ec 	bgt.w	4626 <_vfiprintf_r+0x91a>
    404e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
    4052:	f10a 0a08 	add.w	sl, sl, #8
    4056:	1c48      	adds	r0, r1, #1
    4058:	2d00      	cmp	r5, #0
    405a:	f040 81de 	bne.w	441a <_vfiprintf_r+0x70e>
    405e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4060:	2b00      	cmp	r3, #0
    4062:	f000 81f8 	beq.w	4456 <_vfiprintf_r+0x74a>
    4066:	3202      	adds	r2, #2
    4068:	a90e      	add	r1, sp, #56	; 0x38
    406a:	2302      	movs	r3, #2
    406c:	2807      	cmp	r0, #7
    406e:	9211      	str	r2, [sp, #68]	; 0x44
    4070:	9010      	str	r0, [sp, #64]	; 0x40
    4072:	e88a 000a 	stmia.w	sl, {r1, r3}
    4076:	f340 81ea 	ble.w	444e <_vfiprintf_r+0x742>
    407a:	2a00      	cmp	r2, #0
    407c:	f040 838c 	bne.w	4798 <_vfiprintf_r+0xa8c>
    4080:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4082:	2b80      	cmp	r3, #128	; 0x80
    4084:	f04f 0001 	mov.w	r0, #1
    4088:	4611      	mov	r1, r2
    408a:	46ca      	mov	sl, r9
    408c:	f040 81e7 	bne.w	445e <_vfiprintf_r+0x752>
    4090:	9b08      	ldr	r3, [sp, #32]
    4092:	9d01      	ldr	r5, [sp, #4]
    4094:	1b5e      	subs	r6, r3, r5
    4096:	2e00      	cmp	r6, #0
    4098:	f340 81e1 	ble.w	445e <_vfiprintf_r+0x752>
    409c:	2e10      	cmp	r6, #16
    409e:	4d9a      	ldr	r5, [pc, #616]	; (4308 <_vfiprintf_r+0x5fc>)
    40a0:	f340 8450 	ble.w	4944 <_vfiprintf_r+0xc38>
    40a4:	46d4      	mov	ip, sl
    40a6:	2710      	movs	r7, #16
    40a8:	46a2      	mov	sl, r4
    40aa:	9c06      	ldr	r4, [sp, #24]
    40ac:	e007      	b.n	40be <_vfiprintf_r+0x3b2>
    40ae:	f101 0e02 	add.w	lr, r1, #2
    40b2:	f10c 0c08 	add.w	ip, ip, #8
    40b6:	4601      	mov	r1, r0
    40b8:	3e10      	subs	r6, #16
    40ba:	2e10      	cmp	r6, #16
    40bc:	dd11      	ble.n	40e2 <_vfiprintf_r+0x3d6>
    40be:	1c48      	adds	r0, r1, #1
    40c0:	3210      	adds	r2, #16
    40c2:	2807      	cmp	r0, #7
    40c4:	9211      	str	r2, [sp, #68]	; 0x44
    40c6:	e88c 00a0 	stmia.w	ip, {r5, r7}
    40ca:	9010      	str	r0, [sp, #64]	; 0x40
    40cc:	ddef      	ble.n	40ae <_vfiprintf_r+0x3a2>
    40ce:	2a00      	cmp	r2, #0
    40d0:	f040 829d 	bne.w	460e <_vfiprintf_r+0x902>
    40d4:	3e10      	subs	r6, #16
    40d6:	2e10      	cmp	r6, #16
    40d8:	f04f 0e01 	mov.w	lr, #1
    40dc:	4611      	mov	r1, r2
    40de:	46cc      	mov	ip, r9
    40e0:	dced      	bgt.n	40be <_vfiprintf_r+0x3b2>
    40e2:	4654      	mov	r4, sl
    40e4:	46e2      	mov	sl, ip
    40e6:	4432      	add	r2, r6
    40e8:	f1be 0f07 	cmp.w	lr, #7
    40ec:	9211      	str	r2, [sp, #68]	; 0x44
    40ee:	e88a 0060 	stmia.w	sl, {r5, r6}
    40f2:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
    40f6:	f300 8369 	bgt.w	47cc <_vfiprintf_r+0xac0>
    40fa:	f10a 0a08 	add.w	sl, sl, #8
    40fe:	f10e 0001 	add.w	r0, lr, #1
    4102:	4671      	mov	r1, lr
    4104:	e1ab      	b.n	445e <_vfiprintf_r+0x752>
    4106:	9608      	str	r6, [sp, #32]
    4108:	f013 0220 	ands.w	r2, r3, #32
    410c:	f040 838c 	bne.w	4828 <_vfiprintf_r+0xb1c>
    4110:	f013 0110 	ands.w	r1, r3, #16
    4114:	f040 831a 	bne.w	474c <_vfiprintf_r+0xa40>
    4118:	f013 0240 	ands.w	r2, r3, #64	; 0x40
    411c:	f000 8316 	beq.w	474c <_vfiprintf_r+0xa40>
    4120:	9807      	ldr	r0, [sp, #28]
    4122:	460a      	mov	r2, r1
    4124:	4601      	mov	r1, r0
    4126:	3104      	adds	r1, #4
    4128:	8806      	ldrh	r6, [r0, #0]
    412a:	9107      	str	r1, [sp, #28]
    412c:	2700      	movs	r7, #0
    412e:	e720      	b.n	3f72 <_vfiprintf_r+0x266>
    4130:	9608      	str	r6, [sp, #32]
    4132:	f043 0310 	orr.w	r3, r3, #16
    4136:	e7e7      	b.n	4108 <_vfiprintf_r+0x3fc>
    4138:	9608      	str	r6, [sp, #32]
    413a:	f043 0310 	orr.w	r3, r3, #16
    413e:	e708      	b.n	3f52 <_vfiprintf_r+0x246>
    4140:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4144:	f898 2000 	ldrb.w	r2, [r8]
    4148:	e652      	b.n	3df0 <_vfiprintf_r+0xe4>
    414a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    414e:	2600      	movs	r6, #0
    4150:	f818 2b01 	ldrb.w	r2, [r8], #1
    4154:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    4158:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    415c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4160:	2909      	cmp	r1, #9
    4162:	d9f5      	bls.n	4150 <_vfiprintf_r+0x444>
    4164:	e646      	b.n	3df4 <_vfiprintf_r+0xe8>
    4166:	9608      	str	r6, [sp, #32]
    4168:	2800      	cmp	r0, #0
    416a:	f040 8408 	bne.w	497e <_vfiprintf_r+0xc72>
    416e:	f043 0310 	orr.w	r3, r3, #16
    4172:	069e      	lsls	r6, r3, #26
    4174:	f100 834c 	bmi.w	4810 <_vfiprintf_r+0xb04>
    4178:	06dd      	lsls	r5, r3, #27
    417a:	f100 82f3 	bmi.w	4764 <_vfiprintf_r+0xa58>
    417e:	0658      	lsls	r0, r3, #25
    4180:	f140 82f0 	bpl.w	4764 <_vfiprintf_r+0xa58>
    4184:	9d07      	ldr	r5, [sp, #28]
    4186:	f9b5 6000 	ldrsh.w	r6, [r5]
    418a:	462a      	mov	r2, r5
    418c:	17f7      	asrs	r7, r6, #31
    418e:	3204      	adds	r2, #4
    4190:	4630      	mov	r0, r6
    4192:	4639      	mov	r1, r7
    4194:	9207      	str	r2, [sp, #28]
    4196:	2800      	cmp	r0, #0
    4198:	f171 0200 	sbcs.w	r2, r1, #0
    419c:	f2c0 835d 	blt.w	485a <_vfiprintf_r+0xb4e>
    41a0:	1c61      	adds	r1, r4, #1
    41a2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
    41a6:	f04f 0201 	mov.w	r2, #1
    41aa:	f47f aeea 	bne.w	3f82 <_vfiprintf_r+0x276>
    41ae:	ea56 0107 	orrs.w	r1, r6, r7
    41b2:	f000 824d 	beq.w	4650 <_vfiprintf_r+0x944>
    41b6:	9302      	str	r3, [sp, #8]
    41b8:	2a01      	cmp	r2, #1
    41ba:	f000 828c 	beq.w	46d6 <_vfiprintf_r+0x9ca>
    41be:	2a02      	cmp	r2, #2
    41c0:	f040 825c 	bne.w	467c <_vfiprintf_r+0x970>
    41c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    41c6:	46cb      	mov	fp, r9
    41c8:	0933      	lsrs	r3, r6, #4
    41ca:	f006 010f 	and.w	r1, r6, #15
    41ce:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
    41d2:	093a      	lsrs	r2, r7, #4
    41d4:	461e      	mov	r6, r3
    41d6:	4617      	mov	r7, r2
    41d8:	5c43      	ldrb	r3, [r0, r1]
    41da:	f80b 3d01 	strb.w	r3, [fp, #-1]!
    41de:	ea56 0307 	orrs.w	r3, r6, r7
    41e2:	d1f1      	bne.n	41c8 <_vfiprintf_r+0x4bc>
    41e4:	eba9 030b 	sub.w	r3, r9, fp
    41e8:	9305      	str	r3, [sp, #20]
    41ea:	e6e1      	b.n	3fb0 <_vfiprintf_r+0x2a4>
    41ec:	2800      	cmp	r0, #0
    41ee:	f040 83c0 	bne.w	4972 <_vfiprintf_r+0xc66>
    41f2:	0699      	lsls	r1, r3, #26
    41f4:	f100 8367 	bmi.w	48c6 <_vfiprintf_r+0xbba>
    41f8:	06da      	lsls	r2, r3, #27
    41fa:	f100 80f1 	bmi.w	43e0 <_vfiprintf_r+0x6d4>
    41fe:	065b      	lsls	r3, r3, #25
    4200:	f140 80ee 	bpl.w	43e0 <_vfiprintf_r+0x6d4>
    4204:	9a07      	ldr	r2, [sp, #28]
    4206:	6813      	ldr	r3, [r2, #0]
    4208:	3204      	adds	r2, #4
    420a:	9207      	str	r2, [sp, #28]
    420c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    4210:	801a      	strh	r2, [r3, #0]
    4212:	e5b8      	b.n	3d86 <_vfiprintf_r+0x7a>
    4214:	9807      	ldr	r0, [sp, #28]
    4216:	4a3d      	ldr	r2, [pc, #244]	; (430c <_vfiprintf_r+0x600>)
    4218:	9608      	str	r6, [sp, #32]
    421a:	920b      	str	r2, [sp, #44]	; 0x2c
    421c:	6806      	ldr	r6, [r0, #0]
    421e:	2278      	movs	r2, #120	; 0x78
    4220:	2130      	movs	r1, #48	; 0x30
    4222:	3004      	adds	r0, #4
    4224:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
    4228:	f043 0302 	orr.w	r3, r3, #2
    422c:	9007      	str	r0, [sp, #28]
    422e:	2700      	movs	r7, #0
    4230:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
    4234:	2202      	movs	r2, #2
    4236:	e69c      	b.n	3f72 <_vfiprintf_r+0x266>
    4238:	9608      	str	r6, [sp, #32]
    423a:	2800      	cmp	r0, #0
    423c:	d099      	beq.n	4172 <_vfiprintf_r+0x466>
    423e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
    4242:	e796      	b.n	4172 <_vfiprintf_r+0x466>
    4244:	f898 2000 	ldrb.w	r2, [r8]
    4248:	2d00      	cmp	r5, #0
    424a:	f47f add1 	bne.w	3df0 <_vfiprintf_r+0xe4>
    424e:	2001      	movs	r0, #1
    4250:	2520      	movs	r5, #32
    4252:	e5cd      	b.n	3df0 <_vfiprintf_r+0xe4>
    4254:	f043 0301 	orr.w	r3, r3, #1
    4258:	f898 2000 	ldrb.w	r2, [r8]
    425c:	e5c8      	b.n	3df0 <_vfiprintf_r+0xe4>
    425e:	9608      	str	r6, [sp, #32]
    4260:	2800      	cmp	r0, #0
    4262:	f040 8393 	bne.w	498c <_vfiprintf_r+0xc80>
    4266:	4929      	ldr	r1, [pc, #164]	; (430c <_vfiprintf_r+0x600>)
    4268:	910b      	str	r1, [sp, #44]	; 0x2c
    426a:	069f      	lsls	r7, r3, #26
    426c:	f100 82e8 	bmi.w	4840 <_vfiprintf_r+0xb34>
    4270:	9807      	ldr	r0, [sp, #28]
    4272:	06de      	lsls	r6, r3, #27
    4274:	4601      	mov	r1, r0
    4276:	f100 8270 	bmi.w	475a <_vfiprintf_r+0xa4e>
    427a:	065d      	lsls	r5, r3, #25
    427c:	f140 826d 	bpl.w	475a <_vfiprintf_r+0xa4e>
    4280:	3104      	adds	r1, #4
    4282:	8806      	ldrh	r6, [r0, #0]
    4284:	9107      	str	r1, [sp, #28]
    4286:	2700      	movs	r7, #0
    4288:	07d8      	lsls	r0, r3, #31
    428a:	f140 8222 	bpl.w	46d2 <_vfiprintf_r+0x9c6>
    428e:	ea56 0107 	orrs.w	r1, r6, r7
    4292:	f000 821e 	beq.w	46d2 <_vfiprintf_r+0x9c6>
    4296:	2130      	movs	r1, #48	; 0x30
    4298:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
    429c:	f043 0302 	orr.w	r3, r3, #2
    42a0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
    42a4:	2202      	movs	r2, #2
    42a6:	e664      	b.n	3f72 <_vfiprintf_r+0x266>
    42a8:	9608      	str	r6, [sp, #32]
    42aa:	2800      	cmp	r0, #0
    42ac:	f040 836b 	bne.w	4986 <_vfiprintf_r+0xc7a>
    42b0:	4917      	ldr	r1, [pc, #92]	; (4310 <_vfiprintf_r+0x604>)
    42b2:	910b      	str	r1, [sp, #44]	; 0x2c
    42b4:	e7d9      	b.n	426a <_vfiprintf_r+0x55e>
    42b6:	9907      	ldr	r1, [sp, #28]
    42b8:	9608      	str	r6, [sp, #32]
    42ba:	680a      	ldr	r2, [r1, #0]
    42bc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
    42c0:	f04f 0000 	mov.w	r0, #0
    42c4:	460a      	mov	r2, r1
    42c6:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
    42ca:	3204      	adds	r2, #4
    42cc:	2001      	movs	r0, #1
    42ce:	9001      	str	r0, [sp, #4]
    42d0:	9207      	str	r2, [sp, #28]
    42d2:	9005      	str	r0, [sp, #20]
    42d4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
    42d8:	9302      	str	r3, [sp, #8]
    42da:	2400      	movs	r4, #0
    42dc:	e670      	b.n	3fc0 <_vfiprintf_r+0x2b4>
    42de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    42e2:	f898 2000 	ldrb.w	r2, [r8]
    42e6:	e583      	b.n	3df0 <_vfiprintf_r+0xe4>
    42e8:	f898 2000 	ldrb.w	r2, [r8]
    42ec:	2a6c      	cmp	r2, #108	; 0x6c
    42ee:	bf03      	ittte	eq
    42f0:	f898 2001 	ldrbeq.w	r2, [r8, #1]
    42f4:	f043 0320 	orreq.w	r3, r3, #32
    42f8:	f108 0801 	addeq.w	r8, r8, #1
    42fc:	f043 0310 	orrne.w	r3, r3, #16
    4300:	e576      	b.n	3df0 <_vfiprintf_r+0xe4>
    4302:	bf00      	nop
    4304:	0000aa4c 	.word	0x0000aa4c
    4308:	0000aa5c 	.word	0x0000aa5c
    430c:	0000aa0c 	.word	0x0000aa0c
    4310:	0000a9f8 	.word	0x0000a9f8
    4314:	9907      	ldr	r1, [sp, #28]
    4316:	680e      	ldr	r6, [r1, #0]
    4318:	460a      	mov	r2, r1
    431a:	2e00      	cmp	r6, #0
    431c:	f102 0204 	add.w	r2, r2, #4
    4320:	f6ff ae0f 	blt.w	3f42 <_vfiprintf_r+0x236>
    4324:	9207      	str	r2, [sp, #28]
    4326:	f898 2000 	ldrb.w	r2, [r8]
    432a:	e561      	b.n	3df0 <_vfiprintf_r+0xe4>
    432c:	f898 2000 	ldrb.w	r2, [r8]
    4330:	2001      	movs	r0, #1
    4332:	252b      	movs	r5, #43	; 0x2b
    4334:	e55c      	b.n	3df0 <_vfiprintf_r+0xe4>
    4336:	9907      	ldr	r1, [sp, #28]
    4338:	9608      	str	r6, [sp, #32]
    433a:	f8d1 b000 	ldr.w	fp, [r1]
    433e:	f04f 0200 	mov.w	r2, #0
    4342:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
    4346:	1d0e      	adds	r6, r1, #4
    4348:	f1bb 0f00 	cmp.w	fp, #0
    434c:	f000 82e5 	beq.w	491a <_vfiprintf_r+0xc0e>
    4350:	1c67      	adds	r7, r4, #1
    4352:	f000 82c4 	beq.w	48de <_vfiprintf_r+0xbd2>
    4356:	4622      	mov	r2, r4
    4358:	2100      	movs	r1, #0
    435a:	4658      	mov	r0, fp
    435c:	9301      	str	r3, [sp, #4]
    435e:	f003 ff57 	bl	8210 <memchr>
    4362:	9b01      	ldr	r3, [sp, #4]
    4364:	2800      	cmp	r0, #0
    4366:	f000 82e5 	beq.w	4934 <_vfiprintf_r+0xc28>
    436a:	eba0 020b 	sub.w	r2, r0, fp
    436e:	9205      	str	r2, [sp, #20]
    4370:	9607      	str	r6, [sp, #28]
    4372:	9302      	str	r3, [sp, #8]
    4374:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
    4378:	2400      	movs	r4, #0
    437a:	e619      	b.n	3fb0 <_vfiprintf_r+0x2a4>
    437c:	f898 2000 	ldrb.w	r2, [r8]
    4380:	2a2a      	cmp	r2, #42	; 0x2a
    4382:	f108 0701 	add.w	r7, r8, #1
    4386:	f000 82e9 	beq.w	495c <_vfiprintf_r+0xc50>
    438a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    438e:	2909      	cmp	r1, #9
    4390:	46b8      	mov	r8, r7
    4392:	f04f 0400 	mov.w	r4, #0
    4396:	f63f ad2d 	bhi.w	3df4 <_vfiprintf_r+0xe8>
    439a:	f818 2b01 	ldrb.w	r2, [r8], #1
    439e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    43a2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
    43a6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    43aa:	2909      	cmp	r1, #9
    43ac:	d9f5      	bls.n	439a <_vfiprintf_r+0x68e>
    43ae:	e521      	b.n	3df4 <_vfiprintf_r+0xe8>
    43b0:	f043 0320 	orr.w	r3, r3, #32
    43b4:	f898 2000 	ldrb.w	r2, [r8]
    43b8:	e51a      	b.n	3df0 <_vfiprintf_r+0xe4>
    43ba:	9608      	str	r6, [sp, #32]
    43bc:	2800      	cmp	r0, #0
    43be:	f040 82db 	bne.w	4978 <_vfiprintf_r+0xc6c>
    43c2:	2a00      	cmp	r2, #0
    43c4:	f000 80e7 	beq.w	4596 <_vfiprintf_r+0x88a>
    43c8:	2101      	movs	r1, #1
    43ca:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
    43ce:	f04f 0200 	mov.w	r2, #0
    43d2:	9101      	str	r1, [sp, #4]
    43d4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
    43d8:	9105      	str	r1, [sp, #20]
    43da:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
    43de:	e77b      	b.n	42d8 <_vfiprintf_r+0x5cc>
    43e0:	9a07      	ldr	r2, [sp, #28]
    43e2:	6813      	ldr	r3, [r2, #0]
    43e4:	3204      	adds	r2, #4
    43e6:	9207      	str	r2, [sp, #28]
    43e8:	9a03      	ldr	r2, [sp, #12]
    43ea:	601a      	str	r2, [r3, #0]
    43ec:	e4cb      	b.n	3d86 <_vfiprintf_r+0x7a>
    43ee:	aa0f      	add	r2, sp, #60	; 0x3c
    43f0:	9904      	ldr	r1, [sp, #16]
    43f2:	4620      	mov	r0, r4
    43f4:	f7ff fc40 	bl	3c78 <__sprint_r.part.0>
    43f8:	2800      	cmp	r0, #0
    43fa:	f040 8139 	bne.w	4670 <_vfiprintf_r+0x964>
    43fe:	9910      	ldr	r1, [sp, #64]	; 0x40
    4400:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4402:	f101 0c01 	add.w	ip, r1, #1
    4406:	46ce      	mov	lr, r9
    4408:	e5ff      	b.n	400a <_vfiprintf_r+0x2fe>
    440a:	9910      	ldr	r1, [sp, #64]	; 0x40
    440c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    440e:	1c48      	adds	r0, r1, #1
    4410:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
    4414:	2d00      	cmp	r5, #0
    4416:	f43f ae22 	beq.w	405e <_vfiprintf_r+0x352>
    441a:	3201      	adds	r2, #1
    441c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
    4420:	2101      	movs	r1, #1
    4422:	2807      	cmp	r0, #7
    4424:	9211      	str	r2, [sp, #68]	; 0x44
    4426:	9010      	str	r0, [sp, #64]	; 0x40
    4428:	f8ca 5000 	str.w	r5, [sl]
    442c:	f8ca 1004 	str.w	r1, [sl, #4]
    4430:	f340 8108 	ble.w	4644 <_vfiprintf_r+0x938>
    4434:	2a00      	cmp	r2, #0
    4436:	f040 81bc 	bne.w	47b2 <_vfiprintf_r+0xaa6>
    443a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    443c:	2b00      	cmp	r3, #0
    443e:	f43f ae1f 	beq.w	4080 <_vfiprintf_r+0x374>
    4442:	ab0e      	add	r3, sp, #56	; 0x38
    4444:	2202      	movs	r2, #2
    4446:	4608      	mov	r0, r1
    4448:	931c      	str	r3, [sp, #112]	; 0x70
    444a:	921d      	str	r2, [sp, #116]	; 0x74
    444c:	46ca      	mov	sl, r9
    444e:	4601      	mov	r1, r0
    4450:	f10a 0a08 	add.w	sl, sl, #8
    4454:	3001      	adds	r0, #1
    4456:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4458:	2b80      	cmp	r3, #128	; 0x80
    445a:	f43f ae19 	beq.w	4090 <_vfiprintf_r+0x384>
    445e:	9b05      	ldr	r3, [sp, #20]
    4460:	1ae4      	subs	r4, r4, r3
    4462:	2c00      	cmp	r4, #0
    4464:	dd2e      	ble.n	44c4 <_vfiprintf_r+0x7b8>
    4466:	2c10      	cmp	r4, #16
    4468:	4db3      	ldr	r5, [pc, #716]	; (4738 <_vfiprintf_r+0xa2c>)
    446a:	dd1e      	ble.n	44aa <_vfiprintf_r+0x79e>
    446c:	46d6      	mov	lr, sl
    446e:	2610      	movs	r6, #16
    4470:	9f06      	ldr	r7, [sp, #24]
    4472:	f8dd a010 	ldr.w	sl, [sp, #16]
    4476:	e006      	b.n	4486 <_vfiprintf_r+0x77a>
    4478:	1c88      	adds	r0, r1, #2
    447a:	f10e 0e08 	add.w	lr, lr, #8
    447e:	4619      	mov	r1, r3
    4480:	3c10      	subs	r4, #16
    4482:	2c10      	cmp	r4, #16
    4484:	dd10      	ble.n	44a8 <_vfiprintf_r+0x79c>
    4486:	1c4b      	adds	r3, r1, #1
    4488:	3210      	adds	r2, #16
    448a:	2b07      	cmp	r3, #7
    448c:	9211      	str	r2, [sp, #68]	; 0x44
    448e:	e88e 0060 	stmia.w	lr, {r5, r6}
    4492:	9310      	str	r3, [sp, #64]	; 0x40
    4494:	ddf0      	ble.n	4478 <_vfiprintf_r+0x76c>
    4496:	2a00      	cmp	r2, #0
    4498:	d165      	bne.n	4566 <_vfiprintf_r+0x85a>
    449a:	3c10      	subs	r4, #16
    449c:	2c10      	cmp	r4, #16
    449e:	f04f 0001 	mov.w	r0, #1
    44a2:	4611      	mov	r1, r2
    44a4:	46ce      	mov	lr, r9
    44a6:	dcee      	bgt.n	4486 <_vfiprintf_r+0x77a>
    44a8:	46f2      	mov	sl, lr
    44aa:	4422      	add	r2, r4
    44ac:	2807      	cmp	r0, #7
    44ae:	9211      	str	r2, [sp, #68]	; 0x44
    44b0:	f8ca 5000 	str.w	r5, [sl]
    44b4:	f8ca 4004 	str.w	r4, [sl, #4]
    44b8:	9010      	str	r0, [sp, #64]	; 0x40
    44ba:	f300 8085 	bgt.w	45c8 <_vfiprintf_r+0x8bc>
    44be:	f10a 0a08 	add.w	sl, sl, #8
    44c2:	3001      	adds	r0, #1
    44c4:	9905      	ldr	r1, [sp, #20]
    44c6:	f8ca b000 	str.w	fp, [sl]
    44ca:	440a      	add	r2, r1
    44cc:	2807      	cmp	r0, #7
    44ce:	9211      	str	r2, [sp, #68]	; 0x44
    44d0:	f8ca 1004 	str.w	r1, [sl, #4]
    44d4:	9010      	str	r0, [sp, #64]	; 0x40
    44d6:	f340 8082 	ble.w	45de <_vfiprintf_r+0x8d2>
    44da:	2a00      	cmp	r2, #0
    44dc:	f040 8118 	bne.w	4710 <_vfiprintf_r+0xa04>
    44e0:	9b02      	ldr	r3, [sp, #8]
    44e2:	9210      	str	r2, [sp, #64]	; 0x40
    44e4:	0758      	lsls	r0, r3, #29
    44e6:	d535      	bpl.n	4554 <_vfiprintf_r+0x848>
    44e8:	9b08      	ldr	r3, [sp, #32]
    44ea:	9901      	ldr	r1, [sp, #4]
    44ec:	1a5c      	subs	r4, r3, r1
    44ee:	2c00      	cmp	r4, #0
    44f0:	f340 80e7 	ble.w	46c2 <_vfiprintf_r+0x9b6>
    44f4:	46ca      	mov	sl, r9
    44f6:	2c10      	cmp	r4, #16
    44f8:	f340 8218 	ble.w	492c <_vfiprintf_r+0xc20>
    44fc:	9910      	ldr	r1, [sp, #64]	; 0x40
    44fe:	4e8f      	ldr	r6, [pc, #572]	; (473c <_vfiprintf_r+0xa30>)
    4500:	9f06      	ldr	r7, [sp, #24]
    4502:	f8dd b010 	ldr.w	fp, [sp, #16]
    4506:	2510      	movs	r5, #16
    4508:	e006      	b.n	4518 <_vfiprintf_r+0x80c>
    450a:	1c88      	adds	r0, r1, #2
    450c:	f10a 0a08 	add.w	sl, sl, #8
    4510:	4619      	mov	r1, r3
    4512:	3c10      	subs	r4, #16
    4514:	2c10      	cmp	r4, #16
    4516:	dd11      	ble.n	453c <_vfiprintf_r+0x830>
    4518:	1c4b      	adds	r3, r1, #1
    451a:	3210      	adds	r2, #16
    451c:	2b07      	cmp	r3, #7
    451e:	9211      	str	r2, [sp, #68]	; 0x44
    4520:	f8ca 6000 	str.w	r6, [sl]
    4524:	f8ca 5004 	str.w	r5, [sl, #4]
    4528:	9310      	str	r3, [sp, #64]	; 0x40
    452a:	ddee      	ble.n	450a <_vfiprintf_r+0x7fe>
    452c:	bb42      	cbnz	r2, 4580 <_vfiprintf_r+0x874>
    452e:	3c10      	subs	r4, #16
    4530:	2c10      	cmp	r4, #16
    4532:	f04f 0001 	mov.w	r0, #1
    4536:	4611      	mov	r1, r2
    4538:	46ca      	mov	sl, r9
    453a:	dced      	bgt.n	4518 <_vfiprintf_r+0x80c>
    453c:	4422      	add	r2, r4
    453e:	2807      	cmp	r0, #7
    4540:	9211      	str	r2, [sp, #68]	; 0x44
    4542:	f8ca 6000 	str.w	r6, [sl]
    4546:	f8ca 4004 	str.w	r4, [sl, #4]
    454a:	9010      	str	r0, [sp, #64]	; 0x40
    454c:	dd51      	ble.n	45f2 <_vfiprintf_r+0x8e6>
    454e:	2a00      	cmp	r2, #0
    4550:	f040 819b 	bne.w	488a <_vfiprintf_r+0xb7e>
    4554:	9b03      	ldr	r3, [sp, #12]
    4556:	9a08      	ldr	r2, [sp, #32]
    4558:	9901      	ldr	r1, [sp, #4]
    455a:	428a      	cmp	r2, r1
    455c:	bfac      	ite	ge
    455e:	189b      	addge	r3, r3, r2
    4560:	185b      	addlt	r3, r3, r1
    4562:	9303      	str	r3, [sp, #12]
    4564:	e04e      	b.n	4604 <_vfiprintf_r+0x8f8>
    4566:	aa0f      	add	r2, sp, #60	; 0x3c
    4568:	4651      	mov	r1, sl
    456a:	4638      	mov	r0, r7
    456c:	f7ff fb84 	bl	3c78 <__sprint_r.part.0>
    4570:	2800      	cmp	r0, #0
    4572:	f040 813f 	bne.w	47f4 <_vfiprintf_r+0xae8>
    4576:	9910      	ldr	r1, [sp, #64]	; 0x40
    4578:	9a11      	ldr	r2, [sp, #68]	; 0x44
    457a:	1c48      	adds	r0, r1, #1
    457c:	46ce      	mov	lr, r9
    457e:	e77f      	b.n	4480 <_vfiprintf_r+0x774>
    4580:	aa0f      	add	r2, sp, #60	; 0x3c
    4582:	4659      	mov	r1, fp
    4584:	4638      	mov	r0, r7
    4586:	f7ff fb77 	bl	3c78 <__sprint_r.part.0>
    458a:	b960      	cbnz	r0, 45a6 <_vfiprintf_r+0x89a>
    458c:	9910      	ldr	r1, [sp, #64]	; 0x40
    458e:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4590:	1c48      	adds	r0, r1, #1
    4592:	46ca      	mov	sl, r9
    4594:	e7bd      	b.n	4512 <_vfiprintf_r+0x806>
    4596:	9b11      	ldr	r3, [sp, #68]	; 0x44
    4598:	f8dd b010 	ldr.w	fp, [sp, #16]
    459c:	2b00      	cmp	r3, #0
    459e:	f040 81d4 	bne.w	494a <_vfiprintf_r+0xc3e>
    45a2:	2300      	movs	r3, #0
    45a4:	9310      	str	r3, [sp, #64]	; 0x40
    45a6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
    45aa:	f013 0f01 	tst.w	r3, #1
    45ae:	f8bb 300c 	ldrh.w	r3, [fp, #12]
    45b2:	d102      	bne.n	45ba <_vfiprintf_r+0x8ae>
    45b4:	059a      	lsls	r2, r3, #22
    45b6:	f140 80de 	bpl.w	4776 <_vfiprintf_r+0xa6a>
    45ba:	065b      	lsls	r3, r3, #25
    45bc:	f53f acb2 	bmi.w	3f24 <_vfiprintf_r+0x218>
    45c0:	9803      	ldr	r0, [sp, #12]
    45c2:	b02d      	add	sp, #180	; 0xb4
    45c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    45c8:	2a00      	cmp	r2, #0
    45ca:	f040 8106 	bne.w	47da <_vfiprintf_r+0xace>
    45ce:	9a05      	ldr	r2, [sp, #20]
    45d0:	921d      	str	r2, [sp, #116]	; 0x74
    45d2:	2301      	movs	r3, #1
    45d4:	9211      	str	r2, [sp, #68]	; 0x44
    45d6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
    45da:	9310      	str	r3, [sp, #64]	; 0x40
    45dc:	46ca      	mov	sl, r9
    45de:	f10a 0a08 	add.w	sl, sl, #8
    45e2:	9b02      	ldr	r3, [sp, #8]
    45e4:	0759      	lsls	r1, r3, #29
    45e6:	d504      	bpl.n	45f2 <_vfiprintf_r+0x8e6>
    45e8:	9b08      	ldr	r3, [sp, #32]
    45ea:	9901      	ldr	r1, [sp, #4]
    45ec:	1a5c      	subs	r4, r3, r1
    45ee:	2c00      	cmp	r4, #0
    45f0:	dc81      	bgt.n	44f6 <_vfiprintf_r+0x7ea>
    45f2:	9b03      	ldr	r3, [sp, #12]
    45f4:	9908      	ldr	r1, [sp, #32]
    45f6:	9801      	ldr	r0, [sp, #4]
    45f8:	4281      	cmp	r1, r0
    45fa:	bfac      	ite	ge
    45fc:	185b      	addge	r3, r3, r1
    45fe:	181b      	addlt	r3, r3, r0
    4600:	9303      	str	r3, [sp, #12]
    4602:	bb72      	cbnz	r2, 4662 <_vfiprintf_r+0x956>
    4604:	2300      	movs	r3, #0
    4606:	9310      	str	r3, [sp, #64]	; 0x40
    4608:	46ca      	mov	sl, r9
    460a:	f7ff bbbc 	b.w	3d86 <_vfiprintf_r+0x7a>
    460e:	aa0f      	add	r2, sp, #60	; 0x3c
    4610:	9904      	ldr	r1, [sp, #16]
    4612:	4620      	mov	r0, r4
    4614:	f7ff fb30 	bl	3c78 <__sprint_r.part.0>
    4618:	bb50      	cbnz	r0, 4670 <_vfiprintf_r+0x964>
    461a:	9910      	ldr	r1, [sp, #64]	; 0x40
    461c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    461e:	f101 0e01 	add.w	lr, r1, #1
    4622:	46cc      	mov	ip, r9
    4624:	e548      	b.n	40b8 <_vfiprintf_r+0x3ac>
    4626:	2a00      	cmp	r2, #0
    4628:	f040 8140 	bne.w	48ac <_vfiprintf_r+0xba0>
    462c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
    4630:	2900      	cmp	r1, #0
    4632:	f000 811b 	beq.w	486c <_vfiprintf_r+0xb60>
    4636:	2201      	movs	r2, #1
    4638:	f10d 0137 	add.w	r1, sp, #55	; 0x37
    463c:	4610      	mov	r0, r2
    463e:	921d      	str	r2, [sp, #116]	; 0x74
    4640:	911c      	str	r1, [sp, #112]	; 0x70
    4642:	46ca      	mov	sl, r9
    4644:	4601      	mov	r1, r0
    4646:	f10a 0a08 	add.w	sl, sl, #8
    464a:	3001      	adds	r0, #1
    464c:	e507      	b.n	405e <_vfiprintf_r+0x352>
    464e:	9b02      	ldr	r3, [sp, #8]
    4650:	2a01      	cmp	r2, #1
    4652:	f000 8098 	beq.w	4786 <_vfiprintf_r+0xa7a>
    4656:	2a02      	cmp	r2, #2
    4658:	d10d      	bne.n	4676 <_vfiprintf_r+0x96a>
    465a:	9302      	str	r3, [sp, #8]
    465c:	2600      	movs	r6, #0
    465e:	2700      	movs	r7, #0
    4660:	e5b0      	b.n	41c4 <_vfiprintf_r+0x4b8>
    4662:	aa0f      	add	r2, sp, #60	; 0x3c
    4664:	9904      	ldr	r1, [sp, #16]
    4666:	9806      	ldr	r0, [sp, #24]
    4668:	f7ff fb06 	bl	3c78 <__sprint_r.part.0>
    466c:	2800      	cmp	r0, #0
    466e:	d0c9      	beq.n	4604 <_vfiprintf_r+0x8f8>
    4670:	f8dd b010 	ldr.w	fp, [sp, #16]
    4674:	e797      	b.n	45a6 <_vfiprintf_r+0x89a>
    4676:	9302      	str	r3, [sp, #8]
    4678:	2600      	movs	r6, #0
    467a:	2700      	movs	r7, #0
    467c:	4649      	mov	r1, r9
    467e:	e000      	b.n	4682 <_vfiprintf_r+0x976>
    4680:	4659      	mov	r1, fp
    4682:	08f2      	lsrs	r2, r6, #3
    4684:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
    4688:	08f8      	lsrs	r0, r7, #3
    468a:	f006 0307 	and.w	r3, r6, #7
    468e:	4607      	mov	r7, r0
    4690:	4616      	mov	r6, r2
    4692:	3330      	adds	r3, #48	; 0x30
    4694:	ea56 0207 	orrs.w	r2, r6, r7
    4698:	f801 3c01 	strb.w	r3, [r1, #-1]
    469c:	f101 3bff 	add.w	fp, r1, #4294967295
    46a0:	d1ee      	bne.n	4680 <_vfiprintf_r+0x974>
    46a2:	9a02      	ldr	r2, [sp, #8]
    46a4:	07d6      	lsls	r6, r2, #31
    46a6:	f57f ad9d 	bpl.w	41e4 <_vfiprintf_r+0x4d8>
    46aa:	2b30      	cmp	r3, #48	; 0x30
    46ac:	f43f ad9a 	beq.w	41e4 <_vfiprintf_r+0x4d8>
    46b0:	3902      	subs	r1, #2
    46b2:	2330      	movs	r3, #48	; 0x30
    46b4:	f80b 3c01 	strb.w	r3, [fp, #-1]
    46b8:	eba9 0301 	sub.w	r3, r9, r1
    46bc:	9305      	str	r3, [sp, #20]
    46be:	468b      	mov	fp, r1
    46c0:	e476      	b.n	3fb0 <_vfiprintf_r+0x2a4>
    46c2:	9b03      	ldr	r3, [sp, #12]
    46c4:	9a08      	ldr	r2, [sp, #32]
    46c6:	428a      	cmp	r2, r1
    46c8:	bfac      	ite	ge
    46ca:	189b      	addge	r3, r3, r2
    46cc:	185b      	addlt	r3, r3, r1
    46ce:	9303      	str	r3, [sp, #12]
    46d0:	e798      	b.n	4604 <_vfiprintf_r+0x8f8>
    46d2:	2202      	movs	r2, #2
    46d4:	e44d      	b.n	3f72 <_vfiprintf_r+0x266>
    46d6:	2f00      	cmp	r7, #0
    46d8:	bf08      	it	eq
    46da:	2e0a      	cmpeq	r6, #10
    46dc:	d352      	bcc.n	4784 <_vfiprintf_r+0xa78>
    46de:	46cb      	mov	fp, r9
    46e0:	4630      	mov	r0, r6
    46e2:	4639      	mov	r1, r7
    46e4:	220a      	movs	r2, #10
    46e6:	2300      	movs	r3, #0
    46e8:	f004 fdde 	bl	92a8 <__aeabi_uldivmod>
    46ec:	3230      	adds	r2, #48	; 0x30
    46ee:	f80b 2d01 	strb.w	r2, [fp, #-1]!
    46f2:	4630      	mov	r0, r6
    46f4:	4639      	mov	r1, r7
    46f6:	2300      	movs	r3, #0
    46f8:	220a      	movs	r2, #10
    46fa:	f004 fdd5 	bl	92a8 <__aeabi_uldivmod>
    46fe:	4606      	mov	r6, r0
    4700:	460f      	mov	r7, r1
    4702:	ea56 0307 	orrs.w	r3, r6, r7
    4706:	d1eb      	bne.n	46e0 <_vfiprintf_r+0x9d4>
    4708:	e56c      	b.n	41e4 <_vfiprintf_r+0x4d8>
    470a:	9405      	str	r4, [sp, #20]
    470c:	46cb      	mov	fp, r9
    470e:	e44f      	b.n	3fb0 <_vfiprintf_r+0x2a4>
    4710:	aa0f      	add	r2, sp, #60	; 0x3c
    4712:	9904      	ldr	r1, [sp, #16]
    4714:	9806      	ldr	r0, [sp, #24]
    4716:	f7ff faaf 	bl	3c78 <__sprint_r.part.0>
    471a:	2800      	cmp	r0, #0
    471c:	d1a8      	bne.n	4670 <_vfiprintf_r+0x964>
    471e:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4720:	46ca      	mov	sl, r9
    4722:	e75e      	b.n	45e2 <_vfiprintf_r+0x8d6>
    4724:	aa0f      	add	r2, sp, #60	; 0x3c
    4726:	9904      	ldr	r1, [sp, #16]
    4728:	9806      	ldr	r0, [sp, #24]
    472a:	f7ff faa5 	bl	3c78 <__sprint_r.part.0>
    472e:	2800      	cmp	r0, #0
    4730:	d19e      	bne.n	4670 <_vfiprintf_r+0x964>
    4732:	46ca      	mov	sl, r9
    4734:	f7ff bbc0 	b.w	3eb8 <_vfiprintf_r+0x1ac>
    4738:	0000aa5c 	.word	0x0000aa5c
    473c:	0000aa4c 	.word	0x0000aa4c
    4740:	3104      	adds	r1, #4
    4742:	6816      	ldr	r6, [r2, #0]
    4744:	9107      	str	r1, [sp, #28]
    4746:	2201      	movs	r2, #1
    4748:	2700      	movs	r7, #0
    474a:	e412      	b.n	3f72 <_vfiprintf_r+0x266>
    474c:	9807      	ldr	r0, [sp, #28]
    474e:	4601      	mov	r1, r0
    4750:	3104      	adds	r1, #4
    4752:	6806      	ldr	r6, [r0, #0]
    4754:	9107      	str	r1, [sp, #28]
    4756:	2700      	movs	r7, #0
    4758:	e40b      	b.n	3f72 <_vfiprintf_r+0x266>
    475a:	680e      	ldr	r6, [r1, #0]
    475c:	3104      	adds	r1, #4
    475e:	9107      	str	r1, [sp, #28]
    4760:	2700      	movs	r7, #0
    4762:	e591      	b.n	4288 <_vfiprintf_r+0x57c>
    4764:	9907      	ldr	r1, [sp, #28]
    4766:	680e      	ldr	r6, [r1, #0]
    4768:	460a      	mov	r2, r1
    476a:	17f7      	asrs	r7, r6, #31
    476c:	3204      	adds	r2, #4
    476e:	9207      	str	r2, [sp, #28]
    4770:	4630      	mov	r0, r6
    4772:	4639      	mov	r1, r7
    4774:	e50f      	b.n	4196 <_vfiprintf_r+0x48a>
    4776:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
    477a:	f003 f9f3 	bl	7b64 <__retarget_lock_release_recursive>
    477e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
    4782:	e71a      	b.n	45ba <_vfiprintf_r+0x8ae>
    4784:	9b02      	ldr	r3, [sp, #8]
    4786:	9302      	str	r3, [sp, #8]
    4788:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
    478c:	3630      	adds	r6, #48	; 0x30
    478e:	2301      	movs	r3, #1
    4790:	f80b 6d41 	strb.w	r6, [fp, #-65]!
    4794:	9305      	str	r3, [sp, #20]
    4796:	e40b      	b.n	3fb0 <_vfiprintf_r+0x2a4>
    4798:	aa0f      	add	r2, sp, #60	; 0x3c
    479a:	9904      	ldr	r1, [sp, #16]
    479c:	9806      	ldr	r0, [sp, #24]
    479e:	f7ff fa6b 	bl	3c78 <__sprint_r.part.0>
    47a2:	2800      	cmp	r0, #0
    47a4:	f47f af64 	bne.w	4670 <_vfiprintf_r+0x964>
    47a8:	9910      	ldr	r1, [sp, #64]	; 0x40
    47aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
    47ac:	1c48      	adds	r0, r1, #1
    47ae:	46ca      	mov	sl, r9
    47b0:	e651      	b.n	4456 <_vfiprintf_r+0x74a>
    47b2:	aa0f      	add	r2, sp, #60	; 0x3c
    47b4:	9904      	ldr	r1, [sp, #16]
    47b6:	9806      	ldr	r0, [sp, #24]
    47b8:	f7ff fa5e 	bl	3c78 <__sprint_r.part.0>
    47bc:	2800      	cmp	r0, #0
    47be:	f47f af57 	bne.w	4670 <_vfiprintf_r+0x964>
    47c2:	9910      	ldr	r1, [sp, #64]	; 0x40
    47c4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    47c6:	1c48      	adds	r0, r1, #1
    47c8:	46ca      	mov	sl, r9
    47ca:	e448      	b.n	405e <_vfiprintf_r+0x352>
    47cc:	2a00      	cmp	r2, #0
    47ce:	f040 8091 	bne.w	48f4 <_vfiprintf_r+0xbe8>
    47d2:	2001      	movs	r0, #1
    47d4:	4611      	mov	r1, r2
    47d6:	46ca      	mov	sl, r9
    47d8:	e641      	b.n	445e <_vfiprintf_r+0x752>
    47da:	aa0f      	add	r2, sp, #60	; 0x3c
    47dc:	9904      	ldr	r1, [sp, #16]
    47de:	9806      	ldr	r0, [sp, #24]
    47e0:	f7ff fa4a 	bl	3c78 <__sprint_r.part.0>
    47e4:	2800      	cmp	r0, #0
    47e6:	f47f af43 	bne.w	4670 <_vfiprintf_r+0x964>
    47ea:	9810      	ldr	r0, [sp, #64]	; 0x40
    47ec:	9a11      	ldr	r2, [sp, #68]	; 0x44
    47ee:	3001      	adds	r0, #1
    47f0:	46ca      	mov	sl, r9
    47f2:	e667      	b.n	44c4 <_vfiprintf_r+0x7b8>
    47f4:	46d3      	mov	fp, sl
    47f6:	e6d6      	b.n	45a6 <_vfiprintf_r+0x89a>
    47f8:	9e07      	ldr	r6, [sp, #28]
    47fa:	3607      	adds	r6, #7
    47fc:	f026 0207 	bic.w	r2, r6, #7
    4800:	f102 0108 	add.w	r1, r2, #8
    4804:	e9d2 6700 	ldrd	r6, r7, [r2]
    4808:	9107      	str	r1, [sp, #28]
    480a:	2201      	movs	r2, #1
    480c:	f7ff bbb1 	b.w	3f72 <_vfiprintf_r+0x266>
    4810:	9e07      	ldr	r6, [sp, #28]
    4812:	3607      	adds	r6, #7
    4814:	f026 0607 	bic.w	r6, r6, #7
    4818:	e9d6 0100 	ldrd	r0, r1, [r6]
    481c:	f106 0208 	add.w	r2, r6, #8
    4820:	9207      	str	r2, [sp, #28]
    4822:	4606      	mov	r6, r0
    4824:	460f      	mov	r7, r1
    4826:	e4b6      	b.n	4196 <_vfiprintf_r+0x48a>
    4828:	9e07      	ldr	r6, [sp, #28]
    482a:	3607      	adds	r6, #7
    482c:	f026 0207 	bic.w	r2, r6, #7
    4830:	f102 0108 	add.w	r1, r2, #8
    4834:	e9d2 6700 	ldrd	r6, r7, [r2]
    4838:	9107      	str	r1, [sp, #28]
    483a:	2200      	movs	r2, #0
    483c:	f7ff bb99 	b.w	3f72 <_vfiprintf_r+0x266>
    4840:	9e07      	ldr	r6, [sp, #28]
    4842:	3607      	adds	r6, #7
    4844:	f026 0107 	bic.w	r1, r6, #7
    4848:	f101 0008 	add.w	r0, r1, #8
    484c:	9007      	str	r0, [sp, #28]
    484e:	e9d1 6700 	ldrd	r6, r7, [r1]
    4852:	e519      	b.n	4288 <_vfiprintf_r+0x57c>
    4854:	46cb      	mov	fp, r9
    4856:	f7ff bbab 	b.w	3fb0 <_vfiprintf_r+0x2a4>
    485a:	252d      	movs	r5, #45	; 0x2d
    485c:	4276      	negs	r6, r6
    485e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    4862:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
    4866:	2201      	movs	r2, #1
    4868:	f7ff bb88 	b.w	3f7c <_vfiprintf_r+0x270>
    486c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    486e:	b9b3      	cbnz	r3, 489e <_vfiprintf_r+0xb92>
    4870:	4611      	mov	r1, r2
    4872:	2001      	movs	r0, #1
    4874:	46ca      	mov	sl, r9
    4876:	e5f2      	b.n	445e <_vfiprintf_r+0x752>
    4878:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
    487c:	f003 f972 	bl	7b64 <__retarget_lock_release_recursive>
    4880:	f04f 33ff 	mov.w	r3, #4294967295
    4884:	9303      	str	r3, [sp, #12]
    4886:	f7ff bb50 	b.w	3f2a <_vfiprintf_r+0x21e>
    488a:	aa0f      	add	r2, sp, #60	; 0x3c
    488c:	9904      	ldr	r1, [sp, #16]
    488e:	9806      	ldr	r0, [sp, #24]
    4890:	f7ff f9f2 	bl	3c78 <__sprint_r.part.0>
    4894:	2800      	cmp	r0, #0
    4896:	f47f aeeb 	bne.w	4670 <_vfiprintf_r+0x964>
    489a:	9a11      	ldr	r2, [sp, #68]	; 0x44
    489c:	e6a9      	b.n	45f2 <_vfiprintf_r+0x8e6>
    489e:	ab0e      	add	r3, sp, #56	; 0x38
    48a0:	2202      	movs	r2, #2
    48a2:	931c      	str	r3, [sp, #112]	; 0x70
    48a4:	921d      	str	r2, [sp, #116]	; 0x74
    48a6:	2001      	movs	r0, #1
    48a8:	46ca      	mov	sl, r9
    48aa:	e5d0      	b.n	444e <_vfiprintf_r+0x742>
    48ac:	aa0f      	add	r2, sp, #60	; 0x3c
    48ae:	9904      	ldr	r1, [sp, #16]
    48b0:	9806      	ldr	r0, [sp, #24]
    48b2:	f7ff f9e1 	bl	3c78 <__sprint_r.part.0>
    48b6:	2800      	cmp	r0, #0
    48b8:	f47f aeda 	bne.w	4670 <_vfiprintf_r+0x964>
    48bc:	9910      	ldr	r1, [sp, #64]	; 0x40
    48be:	9a11      	ldr	r2, [sp, #68]	; 0x44
    48c0:	1c48      	adds	r0, r1, #1
    48c2:	46ca      	mov	sl, r9
    48c4:	e5a4      	b.n	4410 <_vfiprintf_r+0x704>
    48c6:	9a07      	ldr	r2, [sp, #28]
    48c8:	9903      	ldr	r1, [sp, #12]
    48ca:	6813      	ldr	r3, [r2, #0]
    48cc:	17cd      	asrs	r5, r1, #31
    48ce:	4608      	mov	r0, r1
    48d0:	3204      	adds	r2, #4
    48d2:	4629      	mov	r1, r5
    48d4:	9207      	str	r2, [sp, #28]
    48d6:	e9c3 0100 	strd	r0, r1, [r3]
    48da:	f7ff ba54 	b.w	3d86 <_vfiprintf_r+0x7a>
    48de:	4658      	mov	r0, fp
    48e0:	9607      	str	r6, [sp, #28]
    48e2:	9302      	str	r3, [sp, #8]
    48e4:	f7fd ff2c 	bl	2740 <strlen>
    48e8:	2400      	movs	r4, #0
    48ea:	9005      	str	r0, [sp, #20]
    48ec:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
    48f0:	f7ff bb5e 	b.w	3fb0 <_vfiprintf_r+0x2a4>
    48f4:	aa0f      	add	r2, sp, #60	; 0x3c
    48f6:	9904      	ldr	r1, [sp, #16]
    48f8:	9806      	ldr	r0, [sp, #24]
    48fa:	f7ff f9bd 	bl	3c78 <__sprint_r.part.0>
    48fe:	2800      	cmp	r0, #0
    4900:	f47f aeb6 	bne.w	4670 <_vfiprintf_r+0x964>
    4904:	9910      	ldr	r1, [sp, #64]	; 0x40
    4906:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4908:	1c48      	adds	r0, r1, #1
    490a:	46ca      	mov	sl, r9
    490c:	e5a7      	b.n	445e <_vfiprintf_r+0x752>
    490e:	9910      	ldr	r1, [sp, #64]	; 0x40
    4910:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4912:	4e20      	ldr	r6, [pc, #128]	; (4994 <_vfiprintf_r+0xc88>)
    4914:	3101      	adds	r1, #1
    4916:	f7ff bb90 	b.w	403a <_vfiprintf_r+0x32e>
    491a:	2c06      	cmp	r4, #6
    491c:	bf28      	it	cs
    491e:	2406      	movcs	r4, #6
    4920:	9405      	str	r4, [sp, #20]
    4922:	9607      	str	r6, [sp, #28]
    4924:	9401      	str	r4, [sp, #4]
    4926:	f8df b070 	ldr.w	fp, [pc, #112]	; 4998 <_vfiprintf_r+0xc8c>
    492a:	e4d5      	b.n	42d8 <_vfiprintf_r+0x5cc>
    492c:	9810      	ldr	r0, [sp, #64]	; 0x40
    492e:	4e19      	ldr	r6, [pc, #100]	; (4994 <_vfiprintf_r+0xc88>)
    4930:	3001      	adds	r0, #1
    4932:	e603      	b.n	453c <_vfiprintf_r+0x830>
    4934:	9405      	str	r4, [sp, #20]
    4936:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
    493a:	9607      	str	r6, [sp, #28]
    493c:	9302      	str	r3, [sp, #8]
    493e:	4604      	mov	r4, r0
    4940:	f7ff bb36 	b.w	3fb0 <_vfiprintf_r+0x2a4>
    4944:	4686      	mov	lr, r0
    4946:	f7ff bbce 	b.w	40e6 <_vfiprintf_r+0x3da>
    494a:	9806      	ldr	r0, [sp, #24]
    494c:	aa0f      	add	r2, sp, #60	; 0x3c
    494e:	4659      	mov	r1, fp
    4950:	f7ff f992 	bl	3c78 <__sprint_r.part.0>
    4954:	2800      	cmp	r0, #0
    4956:	f43f ae24 	beq.w	45a2 <_vfiprintf_r+0x896>
    495a:	e624      	b.n	45a6 <_vfiprintf_r+0x89a>
    495c:	9907      	ldr	r1, [sp, #28]
    495e:	f898 2001 	ldrb.w	r2, [r8, #1]
    4962:	680c      	ldr	r4, [r1, #0]
    4964:	3104      	adds	r1, #4
    4966:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
    496a:	46b8      	mov	r8, r7
    496c:	9107      	str	r1, [sp, #28]
    496e:	f7ff ba3f 	b.w	3df0 <_vfiprintf_r+0xe4>
    4972:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
    4976:	e43c      	b.n	41f2 <_vfiprintf_r+0x4e6>
    4978:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
    497c:	e521      	b.n	43c2 <_vfiprintf_r+0x6b6>
    497e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
    4982:	f7ff bbf4 	b.w	416e <_vfiprintf_r+0x462>
    4986:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
    498a:	e491      	b.n	42b0 <_vfiprintf_r+0x5a4>
    498c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
    4990:	e469      	b.n	4266 <_vfiprintf_r+0x55a>
    4992:	bf00      	nop
    4994:	0000aa4c 	.word	0x0000aa4c
    4998:	0000aa20 	.word	0x0000aa20

0000499c <__sbprintf>:
    499c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    49a0:	460c      	mov	r4, r1
    49a2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
    49a6:	8989      	ldrh	r1, [r1, #12]
    49a8:	6e66      	ldr	r6, [r4, #100]	; 0x64
    49aa:	89e5      	ldrh	r5, [r4, #14]
    49ac:	9619      	str	r6, [sp, #100]	; 0x64
    49ae:	f021 0102 	bic.w	r1, r1, #2
    49b2:	4606      	mov	r6, r0
    49b4:	69e0      	ldr	r0, [r4, #28]
    49b6:	f8ad 100c 	strh.w	r1, [sp, #12]
    49ba:	4617      	mov	r7, r2
    49bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
    49c0:	6a62      	ldr	r2, [r4, #36]	; 0x24
    49c2:	f8ad 500e 	strh.w	r5, [sp, #14]
    49c6:	4698      	mov	r8, r3
    49c8:	ad1a      	add	r5, sp, #104	; 0x68
    49ca:	2300      	movs	r3, #0
    49cc:	9007      	str	r0, [sp, #28]
    49ce:	a816      	add	r0, sp, #88	; 0x58
    49d0:	9209      	str	r2, [sp, #36]	; 0x24
    49d2:	9306      	str	r3, [sp, #24]
    49d4:	9500      	str	r5, [sp, #0]
    49d6:	9504      	str	r5, [sp, #16]
    49d8:	9102      	str	r1, [sp, #8]
    49da:	9105      	str	r1, [sp, #20]
    49dc:	f003 f8bc 	bl	7b58 <__retarget_lock_init_recursive>
    49e0:	4643      	mov	r3, r8
    49e2:	463a      	mov	r2, r7
    49e4:	4669      	mov	r1, sp
    49e6:	4630      	mov	r0, r6
    49e8:	f7ff f990 	bl	3d0c <_vfiprintf_r>
    49ec:	1e05      	subs	r5, r0, #0
    49ee:	db07      	blt.n	4a00 <__sbprintf+0x64>
    49f0:	4630      	mov	r0, r6
    49f2:	4669      	mov	r1, sp
    49f4:	f002 fc8e 	bl	7314 <_fflush_r>
    49f8:	2800      	cmp	r0, #0
    49fa:	bf18      	it	ne
    49fc:	f04f 35ff 	movne.w	r5, #4294967295
    4a00:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    4a04:	065b      	lsls	r3, r3, #25
    4a06:	d503      	bpl.n	4a10 <__sbprintf+0x74>
    4a08:	89a3      	ldrh	r3, [r4, #12]
    4a0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4a0e:	81a3      	strh	r3, [r4, #12]
    4a10:	9816      	ldr	r0, [sp, #88]	; 0x58
    4a12:	f003 f8a3 	bl	7b5c <__retarget_lock_close_recursive>
    4a16:	4628      	mov	r0, r5
    4a18:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
    4a1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004a20 <_vfprintf_r>:
    4a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4a24:	b0c1      	sub	sp, #260	; 0x104
    4a26:	461d      	mov	r5, r3
    4a28:	468a      	mov	sl, r1
    4a2a:	4691      	mov	r9, r2
    4a2c:	4604      	mov	r4, r0
    4a2e:	9008      	str	r0, [sp, #32]
    4a30:	f003 f884 	bl	7b3c <_localeconv_r>
    4a34:	6803      	ldr	r3, [r0, #0]
    4a36:	9315      	str	r3, [sp, #84]	; 0x54
    4a38:	4618      	mov	r0, r3
    4a3a:	f7fd fe81 	bl	2740 <strlen>
    4a3e:	950e      	str	r5, [sp, #56]	; 0x38
    4a40:	9014      	str	r0, [sp, #80]	; 0x50
    4a42:	b11c      	cbz	r4, 4a4c <_vfprintf_r+0x2c>
    4a44:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    4a46:	2b00      	cmp	r3, #0
    4a48:	f000 825f 	beq.w	4f0a <_vfprintf_r+0x4ea>
    4a4c:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
    4a50:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
    4a54:	f013 0f01 	tst.w	r3, #1
    4a58:	b293      	uxth	r3, r2
    4a5a:	d102      	bne.n	4a62 <_vfprintf_r+0x42>
    4a5c:	0599      	lsls	r1, r3, #22
    4a5e:	f140 8275 	bpl.w	4f4c <_vfprintf_r+0x52c>
    4a62:	049f      	lsls	r7, r3, #18
    4a64:	d40a      	bmi.n	4a7c <_vfprintf_r+0x5c>
    4a66:	f8da 1064 	ldr.w	r1, [sl, #100]	; 0x64
    4a6a:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
    4a6e:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
    4a72:	f8aa 300c 	strh.w	r3, [sl, #12]
    4a76:	f8ca 1064 	str.w	r1, [sl, #100]	; 0x64
    4a7a:	b29b      	uxth	r3, r3
    4a7c:	071e      	lsls	r6, r3, #28
    4a7e:	f140 8223 	bpl.w	4ec8 <_vfprintf_r+0x4a8>
    4a82:	f8da 2010 	ldr.w	r2, [sl, #16]
    4a86:	2a00      	cmp	r2, #0
    4a88:	f000 821e 	beq.w	4ec8 <_vfprintf_r+0x4a8>
    4a8c:	f003 021a 	and.w	r2, r3, #26
    4a90:	2a0a      	cmp	r2, #10
    4a92:	f000 823e 	beq.w	4f12 <_vfprintf_r+0x4f2>
    4a96:	2300      	movs	r3, #0
    4a98:	4618      	mov	r0, r3
    4a9a:	9311      	str	r3, [sp, #68]	; 0x44
    4a9c:	9313      	str	r3, [sp, #76]	; 0x4c
    4a9e:	9312      	str	r3, [sp, #72]	; 0x48
    4aa0:	9325      	str	r3, [sp, #148]	; 0x94
    4aa2:	9324      	str	r3, [sp, #144]	; 0x90
    4aa4:	9318      	str	r3, [sp, #96]	; 0x60
    4aa6:	9319      	str	r3, [sp, #100]	; 0x64
    4aa8:	930b      	str	r3, [sp, #44]	; 0x2c
    4aaa:	ab30      	add	r3, sp, #192	; 0xc0
    4aac:	9323      	str	r3, [sp, #140]	; 0x8c
    4aae:	4698      	mov	r8, r3
    4ab0:	9016      	str	r0, [sp, #88]	; 0x58
    4ab2:	9017      	str	r0, [sp, #92]	; 0x5c
    4ab4:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    4ab8:	f899 3000 	ldrb.w	r3, [r9]
    4abc:	464c      	mov	r4, r9
    4abe:	b1eb      	cbz	r3, 4afc <_vfprintf_r+0xdc>
    4ac0:	2b25      	cmp	r3, #37	; 0x25
    4ac2:	d102      	bne.n	4aca <_vfprintf_r+0xaa>
    4ac4:	e01a      	b.n	4afc <_vfprintf_r+0xdc>
    4ac6:	2b25      	cmp	r3, #37	; 0x25
    4ac8:	d003      	beq.n	4ad2 <_vfprintf_r+0xb2>
    4aca:	f814 3f01 	ldrb.w	r3, [r4, #1]!
    4ace:	2b00      	cmp	r3, #0
    4ad0:	d1f9      	bne.n	4ac6 <_vfprintf_r+0xa6>
    4ad2:	eba4 0509 	sub.w	r5, r4, r9
    4ad6:	b18d      	cbz	r5, 4afc <_vfprintf_r+0xdc>
    4ad8:	9b24      	ldr	r3, [sp, #144]	; 0x90
    4ada:	9a25      	ldr	r2, [sp, #148]	; 0x94
    4adc:	f8c8 9000 	str.w	r9, [r8]
    4ae0:	3301      	adds	r3, #1
    4ae2:	442a      	add	r2, r5
    4ae4:	2b07      	cmp	r3, #7
    4ae6:	f8c8 5004 	str.w	r5, [r8, #4]
    4aea:	9225      	str	r2, [sp, #148]	; 0x94
    4aec:	9324      	str	r3, [sp, #144]	; 0x90
    4aee:	f300 8201 	bgt.w	4ef4 <_vfprintf_r+0x4d4>
    4af2:	f108 0808 	add.w	r8, r8, #8
    4af6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    4af8:	442b      	add	r3, r5
    4afa:	930b      	str	r3, [sp, #44]	; 0x2c
    4afc:	7823      	ldrb	r3, [r4, #0]
    4afe:	2b00      	cmp	r3, #0
    4b00:	f000 83f0 	beq.w	52e4 <_vfprintf_r+0x8c4>
    4b04:	2300      	movs	r3, #0
    4b06:	461a      	mov	r2, r3
    4b08:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
    4b0c:	4619      	mov	r1, r3
    4b0e:	930c      	str	r3, [sp, #48]	; 0x30
    4b10:	469b      	mov	fp, r3
    4b12:	7866      	ldrb	r6, [r4, #1]
    4b14:	f04f 33ff 	mov.w	r3, #4294967295
    4b18:	f104 0901 	add.w	r9, r4, #1
    4b1c:	9309      	str	r3, [sp, #36]	; 0x24
    4b1e:	f109 0901 	add.w	r9, r9, #1
    4b22:	f1a6 0320 	sub.w	r3, r6, #32
    4b26:	2b58      	cmp	r3, #88	; 0x58
    4b28:	f200 83bf 	bhi.w	52aa <_vfprintf_r+0x88a>
    4b2c:	e8df f013 	tbh	[pc, r3, lsl #1]
    4b30:	03bd02e0 	.word	0x03bd02e0
    4b34:	034f03bd 	.word	0x034f03bd
    4b38:	03bd03bd 	.word	0x03bd03bd
    4b3c:	03bd03bd 	.word	0x03bd03bd
    4b40:	03bd03bd 	.word	0x03bd03bd
    4b44:	03080354 	.word	0x03080354
    4b48:	021a03bd 	.word	0x021a03bd
    4b4c:	03bd02e8 	.word	0x03bd02e8
    4b50:	033a0303 	.word	0x033a0303
    4b54:	033a033a 	.word	0x033a033a
    4b58:	033a033a 	.word	0x033a033a
    4b5c:	033a033a 	.word	0x033a033a
    4b60:	033a033a 	.word	0x033a033a
    4b64:	03bd03bd 	.word	0x03bd03bd
    4b68:	03bd03bd 	.word	0x03bd03bd
    4b6c:	03bd03bd 	.word	0x03bd03bd
    4b70:	03bd03bd 	.word	0x03bd03bd
    4b74:	03bd03bd 	.word	0x03bd03bd
    4b78:	03620349 	.word	0x03620349
    4b7c:	036203bd 	.word	0x036203bd
    4b80:	03bd03bd 	.word	0x03bd03bd
    4b84:	03bd03bd 	.word	0x03bd03bd
    4b88:	03bd03a2 	.word	0x03bd03a2
    4b8c:	006f03bd 	.word	0x006f03bd
    4b90:	03bd03bd 	.word	0x03bd03bd
    4b94:	03bd03bd 	.word	0x03bd03bd
    4b98:	005903bd 	.word	0x005903bd
    4b9c:	03bd03bd 	.word	0x03bd03bd
    4ba0:	03bd031e 	.word	0x03bd031e
    4ba4:	03bd03bd 	.word	0x03bd03bd
    4ba8:	03bd03bd 	.word	0x03bd03bd
    4bac:	03bd03bd 	.word	0x03bd03bd
    4bb0:	03bd03bd 	.word	0x03bd03bd
    4bb4:	032403bd 	.word	0x032403bd
    4bb8:	03620273 	.word	0x03620273
    4bbc:	03620362 	.word	0x03620362
    4bc0:	027302b7 	.word	0x027302b7
    4bc4:	03bd03bd 	.word	0x03bd03bd
    4bc8:	03bd02bc 	.word	0x03bd02bc
    4bcc:	007102c9 	.word	0x007102c9
    4bd0:	0247030d 	.word	0x0247030d
    4bd4:	025203bd 	.word	0x025203bd
    4bd8:	005b03bd 	.word	0x005b03bd
    4bdc:	03bd03bd 	.word	0x03bd03bd
    4be0:	021f      	.short	0x021f
    4be2:	f04b 0b10 	orr.w	fp, fp, #16
    4be6:	f01b 0f20 	tst.w	fp, #32
    4bea:	f040 8353 	bne.w	5294 <_vfprintf_r+0x874>
    4bee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    4bf0:	f01b 0f10 	tst.w	fp, #16
    4bf4:	4613      	mov	r3, r2
    4bf6:	f040 85b4 	bne.w	5762 <_vfprintf_r+0xd42>
    4bfa:	f01b 0f40 	tst.w	fp, #64	; 0x40
    4bfe:	f000 85b0 	beq.w	5762 <_vfprintf_r+0xd42>
    4c02:	8814      	ldrh	r4, [r2, #0]
    4c04:	3204      	adds	r2, #4
    4c06:	2500      	movs	r5, #0
    4c08:	2301      	movs	r3, #1
    4c0a:	920e      	str	r2, [sp, #56]	; 0x38
    4c0c:	e014      	b.n	4c38 <_vfprintf_r+0x218>
    4c0e:	f04b 0b10 	orr.w	fp, fp, #16
    4c12:	f01b 0320 	ands.w	r3, fp, #32
    4c16:	f040 8332 	bne.w	527e <_vfprintf_r+0x85e>
    4c1a:	f01b 0210 	ands.w	r2, fp, #16
    4c1e:	f040 8589 	bne.w	5734 <_vfprintf_r+0xd14>
    4c22:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
    4c26:	f000 8585 	beq.w	5734 <_vfprintf_r+0xd14>
    4c2a:	990e      	ldr	r1, [sp, #56]	; 0x38
    4c2c:	4613      	mov	r3, r2
    4c2e:	460a      	mov	r2, r1
    4c30:	3204      	adds	r2, #4
    4c32:	880c      	ldrh	r4, [r1, #0]
    4c34:	920e      	str	r2, [sp, #56]	; 0x38
    4c36:	2500      	movs	r5, #0
    4c38:	f04f 0a00 	mov.w	sl, #0
    4c3c:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
    4c40:	9909      	ldr	r1, [sp, #36]	; 0x24
    4c42:	1c4a      	adds	r2, r1, #1
    4c44:	f000 820b 	beq.w	505e <_vfprintf_r+0x63e>
    4c48:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
    4c4c:	9206      	str	r2, [sp, #24]
    4c4e:	ea54 0205 	orrs.w	r2, r4, r5
    4c52:	f040 820a 	bne.w	506a <_vfprintf_r+0x64a>
    4c56:	2900      	cmp	r1, #0
    4c58:	f040 846f 	bne.w	553a <_vfprintf_r+0xb1a>
    4c5c:	2b00      	cmp	r3, #0
    4c5e:	f040 852d 	bne.w	56bc <_vfprintf_r+0xc9c>
    4c62:	f01b 0301 	ands.w	r3, fp, #1
    4c66:	930d      	str	r3, [sp, #52]	; 0x34
    4c68:	f000 8668 	beq.w	593c <_vfprintf_r+0xf1c>
    4c6c:	af40      	add	r7, sp, #256	; 0x100
    4c6e:	2330      	movs	r3, #48	; 0x30
    4c70:	f807 3d41 	strb.w	r3, [r7, #-65]!
    4c74:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4c76:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    4c78:	4293      	cmp	r3, r2
    4c7a:	bfb8      	it	lt
    4c7c:	4613      	movlt	r3, r2
    4c7e:	9307      	str	r3, [sp, #28]
    4c80:	2300      	movs	r3, #0
    4c82:	9310      	str	r3, [sp, #64]	; 0x40
    4c84:	f1ba 0f00 	cmp.w	sl, #0
    4c88:	d002      	beq.n	4c90 <_vfprintf_r+0x270>
    4c8a:	9b07      	ldr	r3, [sp, #28]
    4c8c:	3301      	adds	r3, #1
    4c8e:	9307      	str	r3, [sp, #28]
    4c90:	9b06      	ldr	r3, [sp, #24]
    4c92:	f013 0302 	ands.w	r3, r3, #2
    4c96:	930f      	str	r3, [sp, #60]	; 0x3c
    4c98:	d002      	beq.n	4ca0 <_vfprintf_r+0x280>
    4c9a:	9b07      	ldr	r3, [sp, #28]
    4c9c:	3302      	adds	r3, #2
    4c9e:	9307      	str	r3, [sp, #28]
    4ca0:	9b06      	ldr	r3, [sp, #24]
    4ca2:	f013 0584 	ands.w	r5, r3, #132	; 0x84
    4ca6:	f040 831b 	bne.w	52e0 <_vfprintf_r+0x8c0>
    4caa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4cac:	9a07      	ldr	r2, [sp, #28]
    4cae:	eba3 0b02 	sub.w	fp, r3, r2
    4cb2:	f1bb 0f00 	cmp.w	fp, #0
    4cb6:	f340 8313 	ble.w	52e0 <_vfprintf_r+0x8c0>
    4cba:	f1bb 0f10 	cmp.w	fp, #16
    4cbe:	9925      	ldr	r1, [sp, #148]	; 0x94
    4cc0:	9a24      	ldr	r2, [sp, #144]	; 0x90
    4cc2:	dd28      	ble.n	4d16 <_vfprintf_r+0x2f6>
    4cc4:	4643      	mov	r3, r8
    4cc6:	2410      	movs	r4, #16
    4cc8:	46a8      	mov	r8, r5
    4cca:	f8dd a020 	ldr.w	sl, [sp, #32]
    4cce:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4cd0:	e006      	b.n	4ce0 <_vfprintf_r+0x2c0>
    4cd2:	f1ab 0b10 	sub.w	fp, fp, #16
    4cd6:	f1bb 0f10 	cmp.w	fp, #16
    4cda:	f103 0308 	add.w	r3, r3, #8
    4cde:	dd18      	ble.n	4d12 <_vfprintf_r+0x2f2>
    4ce0:	3201      	adds	r2, #1
    4ce2:	48b9      	ldr	r0, [pc, #740]	; (4fc8 <_vfprintf_r+0x5a8>)
    4ce4:	9224      	str	r2, [sp, #144]	; 0x90
    4ce6:	3110      	adds	r1, #16
    4ce8:	2a07      	cmp	r2, #7
    4cea:	9125      	str	r1, [sp, #148]	; 0x94
    4cec:	e883 0011 	stmia.w	r3, {r0, r4}
    4cf0:	ddef      	ble.n	4cd2 <_vfprintf_r+0x2b2>
    4cf2:	aa23      	add	r2, sp, #140	; 0x8c
    4cf4:	4629      	mov	r1, r5
    4cf6:	4650      	mov	r0, sl
    4cf8:	f7fe fffe 	bl	3cf8 <__sprint_r>
    4cfc:	2800      	cmp	r0, #0
    4cfe:	f040 836a 	bne.w	53d6 <_vfprintf_r+0x9b6>
    4d02:	f1ab 0b10 	sub.w	fp, fp, #16
    4d06:	f1bb 0f10 	cmp.w	fp, #16
    4d0a:	9925      	ldr	r1, [sp, #148]	; 0x94
    4d0c:	9a24      	ldr	r2, [sp, #144]	; 0x90
    4d0e:	ab30      	add	r3, sp, #192	; 0xc0
    4d10:	dce6      	bgt.n	4ce0 <_vfprintf_r+0x2c0>
    4d12:	4645      	mov	r5, r8
    4d14:	4698      	mov	r8, r3
    4d16:	3201      	adds	r2, #1
    4d18:	4bab      	ldr	r3, [pc, #684]	; (4fc8 <_vfprintf_r+0x5a8>)
    4d1a:	9224      	str	r2, [sp, #144]	; 0x90
    4d1c:	eb0b 0401 	add.w	r4, fp, r1
    4d20:	2a07      	cmp	r2, #7
    4d22:	9425      	str	r4, [sp, #148]	; 0x94
    4d24:	e888 0808 	stmia.w	r8, {r3, fp}
    4d28:	f300 84cd 	bgt.w	56c6 <_vfprintf_r+0xca6>
    4d2c:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
    4d30:	f108 0808 	add.w	r8, r8, #8
    4d34:	f1ba 0f00 	cmp.w	sl, #0
    4d38:	d00e      	beq.n	4d58 <_vfprintf_r+0x338>
    4d3a:	9b24      	ldr	r3, [sp, #144]	; 0x90
    4d3c:	3301      	adds	r3, #1
    4d3e:	3401      	adds	r4, #1
    4d40:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
    4d44:	2201      	movs	r2, #1
    4d46:	2b07      	cmp	r3, #7
    4d48:	9425      	str	r4, [sp, #148]	; 0x94
    4d4a:	9324      	str	r3, [sp, #144]	; 0x90
    4d4c:	e888 0006 	stmia.w	r8, {r1, r2}
    4d50:	f300 840a 	bgt.w	5568 <_vfprintf_r+0xb48>
    4d54:	f108 0808 	add.w	r8, r8, #8
    4d58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4d5a:	b16b      	cbz	r3, 4d78 <_vfprintf_r+0x358>
    4d5c:	9b24      	ldr	r3, [sp, #144]	; 0x90
    4d5e:	3301      	adds	r3, #1
    4d60:	3402      	adds	r4, #2
    4d62:	a91c      	add	r1, sp, #112	; 0x70
    4d64:	2202      	movs	r2, #2
    4d66:	2b07      	cmp	r3, #7
    4d68:	9425      	str	r4, [sp, #148]	; 0x94
    4d6a:	9324      	str	r3, [sp, #144]	; 0x90
    4d6c:	e888 0006 	stmia.w	r8, {r1, r2}
    4d70:	f300 8406 	bgt.w	5580 <_vfprintf_r+0xb60>
    4d74:	f108 0808 	add.w	r8, r8, #8
    4d78:	2d80      	cmp	r5, #128	; 0x80
    4d7a:	f000 832e 	beq.w	53da <_vfprintf_r+0x9ba>
    4d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4d80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    4d82:	eba3 0a02 	sub.w	sl, r3, r2
    4d86:	f1ba 0f00 	cmp.w	sl, #0
    4d8a:	dd3b      	ble.n	4e04 <_vfprintf_r+0x3e4>
    4d8c:	f1ba 0f10 	cmp.w	sl, #16
    4d90:	9b24      	ldr	r3, [sp, #144]	; 0x90
    4d92:	4d8e      	ldr	r5, [pc, #568]	; (4fcc <_vfprintf_r+0x5ac>)
    4d94:	dd2b      	ble.n	4dee <_vfprintf_r+0x3ce>
    4d96:	4642      	mov	r2, r8
    4d98:	4621      	mov	r1, r4
    4d9a:	46b0      	mov	r8, r6
    4d9c:	f04f 0b10 	mov.w	fp, #16
    4da0:	462e      	mov	r6, r5
    4da2:	9c08      	ldr	r4, [sp, #32]
    4da4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4da6:	e006      	b.n	4db6 <_vfprintf_r+0x396>
    4da8:	f1aa 0a10 	sub.w	sl, sl, #16
    4dac:	f1ba 0f10 	cmp.w	sl, #16
    4db0:	f102 0208 	add.w	r2, r2, #8
    4db4:	dd17      	ble.n	4de6 <_vfprintf_r+0x3c6>
    4db6:	3301      	adds	r3, #1
    4db8:	3110      	adds	r1, #16
    4dba:	2b07      	cmp	r3, #7
    4dbc:	9125      	str	r1, [sp, #148]	; 0x94
    4dbe:	9324      	str	r3, [sp, #144]	; 0x90
    4dc0:	e882 0840 	stmia.w	r2, {r6, fp}
    4dc4:	ddf0      	ble.n	4da8 <_vfprintf_r+0x388>
    4dc6:	aa23      	add	r2, sp, #140	; 0x8c
    4dc8:	4629      	mov	r1, r5
    4dca:	4620      	mov	r0, r4
    4dcc:	f7fe ff94 	bl	3cf8 <__sprint_r>
    4dd0:	2800      	cmp	r0, #0
    4dd2:	f040 8300 	bne.w	53d6 <_vfprintf_r+0x9b6>
    4dd6:	f1aa 0a10 	sub.w	sl, sl, #16
    4dda:	f1ba 0f10 	cmp.w	sl, #16
    4dde:	9925      	ldr	r1, [sp, #148]	; 0x94
    4de0:	9b24      	ldr	r3, [sp, #144]	; 0x90
    4de2:	aa30      	add	r2, sp, #192	; 0xc0
    4de4:	dce7      	bgt.n	4db6 <_vfprintf_r+0x396>
    4de6:	4635      	mov	r5, r6
    4de8:	460c      	mov	r4, r1
    4dea:	4646      	mov	r6, r8
    4dec:	4690      	mov	r8, r2
    4dee:	3301      	adds	r3, #1
    4df0:	4454      	add	r4, sl
    4df2:	2b07      	cmp	r3, #7
    4df4:	9425      	str	r4, [sp, #148]	; 0x94
    4df6:	9324      	str	r3, [sp, #144]	; 0x90
    4df8:	e888 0420 	stmia.w	r8, {r5, sl}
    4dfc:	f300 83a9 	bgt.w	5552 <_vfprintf_r+0xb32>
    4e00:	f108 0808 	add.w	r8, r8, #8
    4e04:	9b06      	ldr	r3, [sp, #24]
    4e06:	05db      	lsls	r3, r3, #23
    4e08:	f100 8285 	bmi.w	5316 <_vfprintf_r+0x8f6>
    4e0c:	9b24      	ldr	r3, [sp, #144]	; 0x90
    4e0e:	990d      	ldr	r1, [sp, #52]	; 0x34
    4e10:	f8c8 7000 	str.w	r7, [r8]
    4e14:	3301      	adds	r3, #1
    4e16:	440c      	add	r4, r1
    4e18:	2b07      	cmp	r3, #7
    4e1a:	9425      	str	r4, [sp, #148]	; 0x94
    4e1c:	f8c8 1004 	str.w	r1, [r8, #4]
    4e20:	9324      	str	r3, [sp, #144]	; 0x90
    4e22:	f300 8375 	bgt.w	5510 <_vfprintf_r+0xaf0>
    4e26:	f108 0808 	add.w	r8, r8, #8
    4e2a:	9b06      	ldr	r3, [sp, #24]
    4e2c:	0759      	lsls	r1, r3, #29
    4e2e:	d53b      	bpl.n	4ea8 <_vfprintf_r+0x488>
    4e30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4e32:	9a07      	ldr	r2, [sp, #28]
    4e34:	1a9d      	subs	r5, r3, r2
    4e36:	2d00      	cmp	r5, #0
    4e38:	dd36      	ble.n	4ea8 <_vfprintf_r+0x488>
    4e3a:	2d10      	cmp	r5, #16
    4e3c:	9b24      	ldr	r3, [sp, #144]	; 0x90
    4e3e:	dd21      	ble.n	4e84 <_vfprintf_r+0x464>
    4e40:	2610      	movs	r6, #16
    4e42:	9f08      	ldr	r7, [sp, #32]
    4e44:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    4e48:	e004      	b.n	4e54 <_vfprintf_r+0x434>
    4e4a:	3d10      	subs	r5, #16
    4e4c:	2d10      	cmp	r5, #16
    4e4e:	f108 0808 	add.w	r8, r8, #8
    4e52:	dd17      	ble.n	4e84 <_vfprintf_r+0x464>
    4e54:	3301      	adds	r3, #1
    4e56:	4a5c      	ldr	r2, [pc, #368]	; (4fc8 <_vfprintf_r+0x5a8>)
    4e58:	9324      	str	r3, [sp, #144]	; 0x90
    4e5a:	3410      	adds	r4, #16
    4e5c:	2b07      	cmp	r3, #7
    4e5e:	9425      	str	r4, [sp, #148]	; 0x94
    4e60:	e888 0044 	stmia.w	r8, {r2, r6}
    4e64:	ddf1      	ble.n	4e4a <_vfprintf_r+0x42a>
    4e66:	aa23      	add	r2, sp, #140	; 0x8c
    4e68:	4651      	mov	r1, sl
    4e6a:	4638      	mov	r0, r7
    4e6c:	f7fe ff44 	bl	3cf8 <__sprint_r>
    4e70:	2800      	cmp	r0, #0
    4e72:	f040 823f 	bne.w	52f4 <_vfprintf_r+0x8d4>
    4e76:	3d10      	subs	r5, #16
    4e78:	2d10      	cmp	r5, #16
    4e7a:	9c25      	ldr	r4, [sp, #148]	; 0x94
    4e7c:	9b24      	ldr	r3, [sp, #144]	; 0x90
    4e7e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    4e82:	dce7      	bgt.n	4e54 <_vfprintf_r+0x434>
    4e84:	3301      	adds	r3, #1
    4e86:	4a50      	ldr	r2, [pc, #320]	; (4fc8 <_vfprintf_r+0x5a8>)
    4e88:	9324      	str	r3, [sp, #144]	; 0x90
    4e8a:	442c      	add	r4, r5
    4e8c:	2b07      	cmp	r3, #7
    4e8e:	9425      	str	r4, [sp, #148]	; 0x94
    4e90:	e888 0024 	stmia.w	r8, {r2, r5}
    4e94:	dd08      	ble.n	4ea8 <_vfprintf_r+0x488>
    4e96:	aa23      	add	r2, sp, #140	; 0x8c
    4e98:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e9a:	9808      	ldr	r0, [sp, #32]
    4e9c:	f7fe ff2c 	bl	3cf8 <__sprint_r>
    4ea0:	2800      	cmp	r0, #0
    4ea2:	f040 8347 	bne.w	5534 <_vfprintf_r+0xb14>
    4ea6:	9c25      	ldr	r4, [sp, #148]	; 0x94
    4ea8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    4eaa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4eac:	9907      	ldr	r1, [sp, #28]
    4eae:	428a      	cmp	r2, r1
    4eb0:	bfac      	ite	ge
    4eb2:	189b      	addge	r3, r3, r2
    4eb4:	185b      	addlt	r3, r3, r1
    4eb6:	930b      	str	r3, [sp, #44]	; 0x2c
    4eb8:	2c00      	cmp	r4, #0
    4eba:	f040 8333 	bne.w	5524 <_vfprintf_r+0xb04>
    4ebe:	2300      	movs	r3, #0
    4ec0:	9324      	str	r3, [sp, #144]	; 0x90
    4ec2:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    4ec6:	e5f7      	b.n	4ab8 <_vfprintf_r+0x98>
    4ec8:	4651      	mov	r1, sl
    4eca:	9808      	ldr	r0, [sp, #32]
    4ecc:	f001 f8d2 	bl	6074 <__swsetup_r>
    4ed0:	2800      	cmp	r0, #0
    4ed2:	d038      	beq.n	4f46 <_vfprintf_r+0x526>
    4ed4:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
    4ed8:	07dd      	lsls	r5, r3, #31
    4eda:	d404      	bmi.n	4ee6 <_vfprintf_r+0x4c6>
    4edc:	f8ba 300c 	ldrh.w	r3, [sl, #12]
    4ee0:	059c      	lsls	r4, r3, #22
    4ee2:	f140 85ca 	bpl.w	5a7a <_vfprintf_r+0x105a>
    4ee6:	f04f 33ff 	mov.w	r3, #4294967295
    4eea:	930b      	str	r3, [sp, #44]	; 0x2c
    4eec:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4eee:	b041      	add	sp, #260	; 0x104
    4ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4ef4:	aa23      	add	r2, sp, #140	; 0x8c
    4ef6:	990a      	ldr	r1, [sp, #40]	; 0x28
    4ef8:	9808      	ldr	r0, [sp, #32]
    4efa:	f7fe fefd 	bl	3cf8 <__sprint_r>
    4efe:	2800      	cmp	r0, #0
    4f00:	f040 8318 	bne.w	5534 <_vfprintf_r+0xb14>
    4f04:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    4f08:	e5f5      	b.n	4af6 <_vfprintf_r+0xd6>
    4f0a:	9808      	ldr	r0, [sp, #32]
    4f0c:	f002 fa5a 	bl	73c4 <__sinit>
    4f10:	e59c      	b.n	4a4c <_vfprintf_r+0x2c>
    4f12:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
    4f16:	2a00      	cmp	r2, #0
    4f18:	f6ff adbd 	blt.w	4a96 <_vfprintf_r+0x76>
    4f1c:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
    4f20:	07d0      	lsls	r0, r2, #31
    4f22:	d405      	bmi.n	4f30 <_vfprintf_r+0x510>
    4f24:	0599      	lsls	r1, r3, #22
    4f26:	d403      	bmi.n	4f30 <_vfprintf_r+0x510>
    4f28:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
    4f2c:	f002 fe1a 	bl	7b64 <__retarget_lock_release_recursive>
    4f30:	462b      	mov	r3, r5
    4f32:	464a      	mov	r2, r9
    4f34:	4651      	mov	r1, sl
    4f36:	9808      	ldr	r0, [sp, #32]
    4f38:	f001 f81e 	bl	5f78 <__sbprintf>
    4f3c:	900b      	str	r0, [sp, #44]	; 0x2c
    4f3e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4f40:	b041      	add	sp, #260	; 0x104
    4f42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4f46:	f8ba 300c 	ldrh.w	r3, [sl, #12]
    4f4a:	e59f      	b.n	4a8c <_vfprintf_r+0x6c>
    4f4c:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
    4f50:	f002 fe06 	bl	7b60 <__retarget_lock_acquire_recursive>
    4f54:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
    4f58:	b293      	uxth	r3, r2
    4f5a:	e582      	b.n	4a62 <_vfprintf_r+0x42>
    4f5c:	980c      	ldr	r0, [sp, #48]	; 0x30
    4f5e:	930e      	str	r3, [sp, #56]	; 0x38
    4f60:	4240      	negs	r0, r0
    4f62:	900c      	str	r0, [sp, #48]	; 0x30
    4f64:	f04b 0b04 	orr.w	fp, fp, #4
    4f68:	f899 6000 	ldrb.w	r6, [r9]
    4f6c:	e5d7      	b.n	4b1e <_vfprintf_r+0xfe>
    4f6e:	2a00      	cmp	r2, #0
    4f70:	f040 87df 	bne.w	5f32 <_vfprintf_r+0x1512>
    4f74:	4b16      	ldr	r3, [pc, #88]	; (4fd0 <_vfprintf_r+0x5b0>)
    4f76:	9318      	str	r3, [sp, #96]	; 0x60
    4f78:	f01b 0f20 	tst.w	fp, #32
    4f7c:	f040 84b9 	bne.w	58f2 <_vfprintf_r+0xed2>
    4f80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    4f82:	f01b 0f10 	tst.w	fp, #16
    4f86:	4613      	mov	r3, r2
    4f88:	f040 83dc 	bne.w	5744 <_vfprintf_r+0xd24>
    4f8c:	f01b 0f40 	tst.w	fp, #64	; 0x40
    4f90:	f000 83d8 	beq.w	5744 <_vfprintf_r+0xd24>
    4f94:	3304      	adds	r3, #4
    4f96:	8814      	ldrh	r4, [r2, #0]
    4f98:	930e      	str	r3, [sp, #56]	; 0x38
    4f9a:	2500      	movs	r5, #0
    4f9c:	f01b 0f01 	tst.w	fp, #1
    4fa0:	f000 8322 	beq.w	55e8 <_vfprintf_r+0xbc8>
    4fa4:	ea54 0305 	orrs.w	r3, r4, r5
    4fa8:	f000 831e 	beq.w	55e8 <_vfprintf_r+0xbc8>
    4fac:	2330      	movs	r3, #48	; 0x30
    4fae:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
    4fb2:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
    4fb6:	f04b 0b02 	orr.w	fp, fp, #2
    4fba:	2302      	movs	r3, #2
    4fbc:	e63c      	b.n	4c38 <_vfprintf_r+0x218>
    4fbe:	f04b 0b20 	orr.w	fp, fp, #32
    4fc2:	f899 6000 	ldrb.w	r6, [r9]
    4fc6:	e5aa      	b.n	4b1e <_vfprintf_r+0xfe>
    4fc8:	0000aa6c 	.word	0x0000aa6c
    4fcc:	0000aa7c 	.word	0x0000aa7c
    4fd0:	0000aa0c 	.word	0x0000aa0c
    4fd4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    4fd6:	6817      	ldr	r7, [r2, #0]
    4fd8:	2400      	movs	r4, #0
    4fda:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
    4fde:	1d15      	adds	r5, r2, #4
    4fe0:	2f00      	cmp	r7, #0
    4fe2:	f000 864e 	beq.w	5c82 <_vfprintf_r+0x1262>
    4fe6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4fe8:	1c53      	adds	r3, r2, #1
    4fea:	f000 85cc 	beq.w	5b86 <_vfprintf_r+0x1166>
    4fee:	4621      	mov	r1, r4
    4ff0:	4638      	mov	r0, r7
    4ff2:	f003 f90d 	bl	8210 <memchr>
    4ff6:	2800      	cmp	r0, #0
    4ff8:	f000 8697 	beq.w	5d2a <_vfprintf_r+0x130a>
    4ffc:	1bc3      	subs	r3, r0, r7
    4ffe:	930d      	str	r3, [sp, #52]	; 0x34
    5000:	9409      	str	r4, [sp, #36]	; 0x24
    5002:	950e      	str	r5, [sp, #56]	; 0x38
    5004:	f8cd b018 	str.w	fp, [sp, #24]
    5008:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    500c:	9307      	str	r3, [sp, #28]
    500e:	9410      	str	r4, [sp, #64]	; 0x40
    5010:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
    5014:	e636      	b.n	4c84 <_vfprintf_r+0x264>
    5016:	2a00      	cmp	r2, #0
    5018:	f040 8796 	bne.w	5f48 <_vfprintf_r+0x1528>
    501c:	f01b 0f20 	tst.w	fp, #32
    5020:	f040 845a 	bne.w	58d8 <_vfprintf_r+0xeb8>
    5024:	f01b 0f10 	tst.w	fp, #16
    5028:	f040 83a2 	bne.w	5770 <_vfprintf_r+0xd50>
    502c:	f01b 0f40 	tst.w	fp, #64	; 0x40
    5030:	f000 839e 	beq.w	5770 <_vfprintf_r+0xd50>
    5034:	990e      	ldr	r1, [sp, #56]	; 0x38
    5036:	f9b1 4000 	ldrsh.w	r4, [r1]
    503a:	3104      	adds	r1, #4
    503c:	17e5      	asrs	r5, r4, #31
    503e:	4622      	mov	r2, r4
    5040:	462b      	mov	r3, r5
    5042:	910e      	str	r1, [sp, #56]	; 0x38
    5044:	2a00      	cmp	r2, #0
    5046:	f173 0300 	sbcs.w	r3, r3, #0
    504a:	f2c0 8487 	blt.w	595c <_vfprintf_r+0xf3c>
    504e:	9909      	ldr	r1, [sp, #36]	; 0x24
    5050:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
    5054:	1c4a      	adds	r2, r1, #1
    5056:	f04f 0301 	mov.w	r3, #1
    505a:	f47f adf5 	bne.w	4c48 <_vfprintf_r+0x228>
    505e:	ea54 0205 	orrs.w	r2, r4, r5
    5062:	f000 826c 	beq.w	553e <_vfprintf_r+0xb1e>
    5066:	f8cd b018 	str.w	fp, [sp, #24]
    506a:	2b01      	cmp	r3, #1
    506c:	f000 8308 	beq.w	5680 <_vfprintf_r+0xc60>
    5070:	2b02      	cmp	r3, #2
    5072:	f040 8295 	bne.w	55a0 <_vfprintf_r+0xb80>
    5076:	9818      	ldr	r0, [sp, #96]	; 0x60
    5078:	af30      	add	r7, sp, #192	; 0xc0
    507a:	0923      	lsrs	r3, r4, #4
    507c:	f004 010f 	and.w	r1, r4, #15
    5080:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
    5084:	092a      	lsrs	r2, r5, #4
    5086:	461c      	mov	r4, r3
    5088:	4615      	mov	r5, r2
    508a:	5c43      	ldrb	r3, [r0, r1]
    508c:	f807 3d01 	strb.w	r3, [r7, #-1]!
    5090:	ea54 0305 	orrs.w	r3, r4, r5
    5094:	d1f1      	bne.n	507a <_vfprintf_r+0x65a>
    5096:	ab30      	add	r3, sp, #192	; 0xc0
    5098:	1bdb      	subs	r3, r3, r7
    509a:	930d      	str	r3, [sp, #52]	; 0x34
    509c:	e5ea      	b.n	4c74 <_vfprintf_r+0x254>
    509e:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
    50a2:	f899 6000 	ldrb.w	r6, [r9]
    50a6:	e53a      	b.n	4b1e <_vfprintf_r+0xfe>
    50a8:	f899 6000 	ldrb.w	r6, [r9]
    50ac:	2e6c      	cmp	r6, #108	; 0x6c
    50ae:	bf03      	ittte	eq
    50b0:	f899 6001 	ldrbeq.w	r6, [r9, #1]
    50b4:	f04b 0b20 	orreq.w	fp, fp, #32
    50b8:	f109 0901 	addeq.w	r9, r9, #1
    50bc:	f04b 0b10 	orrne.w	fp, fp, #16
    50c0:	e52d      	b.n	4b1e <_vfprintf_r+0xfe>
    50c2:	2a00      	cmp	r2, #0
    50c4:	f040 874c 	bne.w	5f60 <_vfprintf_r+0x1540>
    50c8:	f01b 0f20 	tst.w	fp, #32
    50cc:	f040 853f 	bne.w	5b4e <_vfprintf_r+0x112e>
    50d0:	f01b 0f10 	tst.w	fp, #16
    50d4:	f040 80fc 	bne.w	52d0 <_vfprintf_r+0x8b0>
    50d8:	f01b 0f40 	tst.w	fp, #64	; 0x40
    50dc:	f000 80f8 	beq.w	52d0 <_vfprintf_r+0x8b0>
    50e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    50e2:	6813      	ldr	r3, [r2, #0]
    50e4:	3204      	adds	r2, #4
    50e6:	920e      	str	r2, [sp, #56]	; 0x38
    50e8:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
    50ec:	801a      	strh	r2, [r3, #0]
    50ee:	e4e3      	b.n	4ab8 <_vfprintf_r+0x98>
    50f0:	f899 6000 	ldrb.w	r6, [r9]
    50f4:	2900      	cmp	r1, #0
    50f6:	f47f ad12 	bne.w	4b1e <_vfprintf_r+0xfe>
    50fa:	2201      	movs	r2, #1
    50fc:	2120      	movs	r1, #32
    50fe:	e50e      	b.n	4b1e <_vfprintf_r+0xfe>
    5100:	f899 6000 	ldrb.w	r6, [r9]
    5104:	2e2a      	cmp	r6, #42	; 0x2a
    5106:	f109 0001 	add.w	r0, r9, #1
    510a:	f000 86f1 	beq.w	5ef0 <_vfprintf_r+0x14d0>
    510e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
    5112:	2b09      	cmp	r3, #9
    5114:	4681      	mov	r9, r0
    5116:	bf98      	it	ls
    5118:	2000      	movls	r0, #0
    511a:	f200 863d 	bhi.w	5d98 <_vfprintf_r+0x1378>
    511e:	f819 6b01 	ldrb.w	r6, [r9], #1
    5122:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    5126:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    512a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
    512e:	2b09      	cmp	r3, #9
    5130:	d9f5      	bls.n	511e <_vfprintf_r+0x6fe>
    5132:	9009      	str	r0, [sp, #36]	; 0x24
    5134:	e4f5      	b.n	4b22 <_vfprintf_r+0x102>
    5136:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
    513a:	f899 6000 	ldrb.w	r6, [r9]
    513e:	e4ee      	b.n	4b1e <_vfprintf_r+0xfe>
    5140:	f899 6000 	ldrb.w	r6, [r9]
    5144:	2201      	movs	r2, #1
    5146:	212b      	movs	r1, #43	; 0x2b
    5148:	e4e9      	b.n	4b1e <_vfprintf_r+0xfe>
    514a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    514c:	4bae      	ldr	r3, [pc, #696]	; (5408 <_vfprintf_r+0x9e8>)
    514e:	6814      	ldr	r4, [r2, #0]
    5150:	9318      	str	r3, [sp, #96]	; 0x60
    5152:	2678      	movs	r6, #120	; 0x78
    5154:	2330      	movs	r3, #48	; 0x30
    5156:	3204      	adds	r2, #4
    5158:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
    515c:	f04b 0b02 	orr.w	fp, fp, #2
    5160:	920e      	str	r2, [sp, #56]	; 0x38
    5162:	2500      	movs	r5, #0
    5164:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
    5168:	2302      	movs	r3, #2
    516a:	e565      	b.n	4c38 <_vfprintf_r+0x218>
    516c:	2a00      	cmp	r2, #0
    516e:	f040 86e4 	bne.w	5f3a <_vfprintf_r+0x151a>
    5172:	4ba6      	ldr	r3, [pc, #664]	; (540c <_vfprintf_r+0x9ec>)
    5174:	9318      	str	r3, [sp, #96]	; 0x60
    5176:	e6ff      	b.n	4f78 <_vfprintf_r+0x558>
    5178:	990e      	ldr	r1, [sp, #56]	; 0x38
    517a:	f8cd b018 	str.w	fp, [sp, #24]
    517e:	680a      	ldr	r2, [r1, #0]
    5180:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
    5184:	2300      	movs	r3, #0
    5186:	460a      	mov	r2, r1
    5188:	469a      	mov	sl, r3
    518a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
    518e:	3204      	adds	r2, #4
    5190:	2301      	movs	r3, #1
    5192:	9307      	str	r3, [sp, #28]
    5194:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
    5198:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
    519c:	920e      	str	r2, [sp, #56]	; 0x38
    519e:	930d      	str	r3, [sp, #52]	; 0x34
    51a0:	af26      	add	r7, sp, #152	; 0x98
    51a2:	e575      	b.n	4c90 <_vfprintf_r+0x270>
    51a4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
    51a8:	2000      	movs	r0, #0
    51aa:	f819 6b01 	ldrb.w	r6, [r9], #1
    51ae:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    51b2:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    51b6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
    51ba:	2b09      	cmp	r3, #9
    51bc:	d9f5      	bls.n	51aa <_vfprintf_r+0x78a>
    51be:	900c      	str	r0, [sp, #48]	; 0x30
    51c0:	e4af      	b.n	4b22 <_vfprintf_r+0x102>
    51c2:	2a00      	cmp	r2, #0
    51c4:	f040 86c8 	bne.w	5f58 <_vfprintf_r+0x1538>
    51c8:	f04b 0b10 	orr.w	fp, fp, #16
    51cc:	e726      	b.n	501c <_vfprintf_r+0x5fc>
    51ce:	f04b 0b01 	orr.w	fp, fp, #1
    51d2:	f899 6000 	ldrb.w	r6, [r9]
    51d6:	e4a2      	b.n	4b1e <_vfprintf_r+0xfe>
    51d8:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    51da:	6823      	ldr	r3, [r4, #0]
    51dc:	930c      	str	r3, [sp, #48]	; 0x30
    51de:	4618      	mov	r0, r3
    51e0:	2800      	cmp	r0, #0
    51e2:	4623      	mov	r3, r4
    51e4:	f103 0304 	add.w	r3, r3, #4
    51e8:	f6ff aeb8 	blt.w	4f5c <_vfprintf_r+0x53c>
    51ec:	930e      	str	r3, [sp, #56]	; 0x38
    51ee:	f899 6000 	ldrb.w	r6, [r9]
    51f2:	e494      	b.n	4b1e <_vfprintf_r+0xfe>
    51f4:	2a00      	cmp	r2, #0
    51f6:	f040 86b7 	bne.w	5f68 <_vfprintf_r+0x1548>
    51fa:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    51fc:	3507      	adds	r5, #7
    51fe:	f025 0307 	bic.w	r3, r5, #7
    5202:	f103 0208 	add.w	r2, r3, #8
    5206:	920e      	str	r2, [sp, #56]	; 0x38
    5208:	681a      	ldr	r2, [r3, #0]
    520a:	9213      	str	r2, [sp, #76]	; 0x4c
    520c:	685b      	ldr	r3, [r3, #4]
    520e:	9312      	str	r3, [sp, #72]	; 0x48
    5210:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5212:	9d13      	ldr	r5, [sp, #76]	; 0x4c
    5214:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
    5218:	4628      	mov	r0, r5
    521a:	4621      	mov	r1, r4
    521c:	f04f 32ff 	mov.w	r2, #4294967295
    5220:	4b7b      	ldr	r3, [pc, #492]	; (5410 <_vfprintf_r+0x9f0>)
    5222:	f004 f82b 	bl	927c <__aeabi_dcmpun>
    5226:	2800      	cmp	r0, #0
    5228:	f040 83a2 	bne.w	5970 <_vfprintf_r+0xf50>
    522c:	4628      	mov	r0, r5
    522e:	4621      	mov	r1, r4
    5230:	f04f 32ff 	mov.w	r2, #4294967295
    5234:	4b76      	ldr	r3, [pc, #472]	; (5410 <_vfprintf_r+0x9f0>)
    5236:	f7fd f919 	bl	246c <__aeabi_dcmple>
    523a:	2800      	cmp	r0, #0
    523c:	f040 8398 	bne.w	5970 <_vfprintf_r+0xf50>
    5240:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5242:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5244:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    5246:	9912      	ldr	r1, [sp, #72]	; 0x48
    5248:	f7fd f906 	bl	2458 <__aeabi_dcmplt>
    524c:	2800      	cmp	r0, #0
    524e:	f040 8435 	bne.w	5abc <_vfprintf_r+0x109c>
    5252:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
    5256:	4f6f      	ldr	r7, [pc, #444]	; (5414 <_vfprintf_r+0x9f4>)
    5258:	4b6f      	ldr	r3, [pc, #444]	; (5418 <_vfprintf_r+0x9f8>)
    525a:	2203      	movs	r2, #3
    525c:	2100      	movs	r1, #0
    525e:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
    5262:	9207      	str	r2, [sp, #28]
    5264:	9109      	str	r1, [sp, #36]	; 0x24
    5266:	9006      	str	r0, [sp, #24]
    5268:	2e47      	cmp	r6, #71	; 0x47
    526a:	bfd8      	it	le
    526c:	461f      	movle	r7, r3
    526e:	920d      	str	r2, [sp, #52]	; 0x34
    5270:	9110      	str	r1, [sp, #64]	; 0x40
    5272:	e507      	b.n	4c84 <_vfprintf_r+0x264>
    5274:	f04b 0b08 	orr.w	fp, fp, #8
    5278:	f899 6000 	ldrb.w	r6, [r9]
    527c:	e44f      	b.n	4b1e <_vfprintf_r+0xfe>
    527e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    5280:	3507      	adds	r5, #7
    5282:	f025 0307 	bic.w	r3, r5, #7
    5286:	f103 0208 	add.w	r2, r3, #8
    528a:	e9d3 4500 	ldrd	r4, r5, [r3]
    528e:	920e      	str	r2, [sp, #56]	; 0x38
    5290:	2300      	movs	r3, #0
    5292:	e4d1      	b.n	4c38 <_vfprintf_r+0x218>
    5294:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    5296:	3507      	adds	r5, #7
    5298:	f025 0307 	bic.w	r3, r5, #7
    529c:	f103 0208 	add.w	r2, r3, #8
    52a0:	e9d3 4500 	ldrd	r4, r5, [r3]
    52a4:	920e      	str	r2, [sp, #56]	; 0x38
    52a6:	2301      	movs	r3, #1
    52a8:	e4c6      	b.n	4c38 <_vfprintf_r+0x218>
    52aa:	2a00      	cmp	r2, #0
    52ac:	f040 8650 	bne.w	5f50 <_vfprintf_r+0x1530>
    52b0:	b1c6      	cbz	r6, 52e4 <_vfprintf_r+0x8c4>
    52b2:	2300      	movs	r3, #0
    52b4:	2201      	movs	r2, #1
    52b6:	469a      	mov	sl, r3
    52b8:	9207      	str	r2, [sp, #28]
    52ba:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
    52be:	f8cd b018 	str.w	fp, [sp, #24]
    52c2:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
    52c6:	9309      	str	r3, [sp, #36]	; 0x24
    52c8:	9310      	str	r3, [sp, #64]	; 0x40
    52ca:	920d      	str	r2, [sp, #52]	; 0x34
    52cc:	af26      	add	r7, sp, #152	; 0x98
    52ce:	e4df      	b.n	4c90 <_vfprintf_r+0x270>
    52d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    52d2:	6813      	ldr	r3, [r2, #0]
    52d4:	3204      	adds	r2, #4
    52d6:	920e      	str	r2, [sp, #56]	; 0x38
    52d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    52da:	601a      	str	r2, [r3, #0]
    52dc:	f7ff bbec 	b.w	4ab8 <_vfprintf_r+0x98>
    52e0:	9c25      	ldr	r4, [sp, #148]	; 0x94
    52e2:	e527      	b.n	4d34 <_vfprintf_r+0x314>
    52e4:	9b25      	ldr	r3, [sp, #148]	; 0x94
    52e6:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    52ea:	2b00      	cmp	r3, #0
    52ec:	f040 8594 	bne.w	5e18 <_vfprintf_r+0x13f8>
    52f0:	2300      	movs	r3, #0
    52f2:	9324      	str	r3, [sp, #144]	; 0x90
    52f4:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
    52f8:	f013 0f01 	tst.w	r3, #1
    52fc:	f8ba 300c 	ldrh.w	r3, [sl, #12]
    5300:	d102      	bne.n	5308 <_vfprintf_r+0x8e8>
    5302:	059a      	lsls	r2, r3, #22
    5304:	f140 8249 	bpl.w	579a <_vfprintf_r+0xd7a>
    5308:	065b      	lsls	r3, r3, #25
    530a:	f53f adec 	bmi.w	4ee6 <_vfprintf_r+0x4c6>
    530e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5310:	b041      	add	sp, #260	; 0x104
    5312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5316:	2e65      	cmp	r6, #101	; 0x65
    5318:	f340 80b2 	ble.w	5480 <_vfprintf_r+0xa60>
    531c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    531e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5320:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    5322:	9912      	ldr	r1, [sp, #72]	; 0x48
    5324:	f7fd f88e 	bl	2444 <__aeabi_dcmpeq>
    5328:	2800      	cmp	r0, #0
    532a:	f000 8160 	beq.w	55ee <_vfprintf_r+0xbce>
    532e:	9b24      	ldr	r3, [sp, #144]	; 0x90
    5330:	4a3a      	ldr	r2, [pc, #232]	; (541c <_vfprintf_r+0x9fc>)
    5332:	f8c8 2000 	str.w	r2, [r8]
    5336:	3301      	adds	r3, #1
    5338:	3401      	adds	r4, #1
    533a:	2201      	movs	r2, #1
    533c:	2b07      	cmp	r3, #7
    533e:	9425      	str	r4, [sp, #148]	; 0x94
    5340:	9324      	str	r3, [sp, #144]	; 0x90
    5342:	f8c8 2004 	str.w	r2, [r8, #4]
    5346:	f300 83bf 	bgt.w	5ac8 <_vfprintf_r+0x10a8>
    534a:	f108 0808 	add.w	r8, r8, #8
    534e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    5350:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5352:	9c25      	ldr	r4, [sp, #148]	; 0x94
    5354:	4293      	cmp	r3, r2
    5356:	db03      	blt.n	5360 <_vfprintf_r+0x940>
    5358:	9b06      	ldr	r3, [sp, #24]
    535a:	07df      	lsls	r7, r3, #31
    535c:	f57f ad65 	bpl.w	4e2a <_vfprintf_r+0x40a>
    5360:	9b24      	ldr	r3, [sp, #144]	; 0x90
    5362:	9914      	ldr	r1, [sp, #80]	; 0x50
    5364:	9a15      	ldr	r2, [sp, #84]	; 0x54
    5366:	f8c8 2000 	str.w	r2, [r8]
    536a:	3301      	adds	r3, #1
    536c:	440c      	add	r4, r1
    536e:	2b07      	cmp	r3, #7
    5370:	f8c8 1004 	str.w	r1, [r8, #4]
    5374:	9425      	str	r4, [sp, #148]	; 0x94
    5376:	9324      	str	r3, [sp, #144]	; 0x90
    5378:	f300 83f8 	bgt.w	5b6c <_vfprintf_r+0x114c>
    537c:	f108 0808 	add.w	r8, r8, #8
    5380:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5382:	1e5e      	subs	r6, r3, #1
    5384:	2e00      	cmp	r6, #0
    5386:	f77f ad50 	ble.w	4e2a <_vfprintf_r+0x40a>
    538a:	2e10      	cmp	r6, #16
    538c:	9b24      	ldr	r3, [sp, #144]	; 0x90
    538e:	4d24      	ldr	r5, [pc, #144]	; (5420 <_vfprintf_r+0xa00>)
    5390:	f340 81dd 	ble.w	574e <_vfprintf_r+0xd2e>
    5394:	2710      	movs	r7, #16
    5396:	f8dd a020 	ldr.w	sl, [sp, #32]
    539a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
    539e:	e005      	b.n	53ac <_vfprintf_r+0x98c>
    53a0:	f108 0808 	add.w	r8, r8, #8
    53a4:	3e10      	subs	r6, #16
    53a6:	2e10      	cmp	r6, #16
    53a8:	f340 81d1 	ble.w	574e <_vfprintf_r+0xd2e>
    53ac:	3301      	adds	r3, #1
    53ae:	3410      	adds	r4, #16
    53b0:	2b07      	cmp	r3, #7
    53b2:	9425      	str	r4, [sp, #148]	; 0x94
    53b4:	9324      	str	r3, [sp, #144]	; 0x90
    53b6:	e888 00a0 	stmia.w	r8, {r5, r7}
    53ba:	ddf1      	ble.n	53a0 <_vfprintf_r+0x980>
    53bc:	aa23      	add	r2, sp, #140	; 0x8c
    53be:	4659      	mov	r1, fp
    53c0:	4650      	mov	r0, sl
    53c2:	f7fe fc99 	bl	3cf8 <__sprint_r>
    53c6:	2800      	cmp	r0, #0
    53c8:	f040 83cd 	bne.w	5b66 <_vfprintf_r+0x1146>
    53cc:	9c25      	ldr	r4, [sp, #148]	; 0x94
    53ce:	9b24      	ldr	r3, [sp, #144]	; 0x90
    53d0:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    53d4:	e7e6      	b.n	53a4 <_vfprintf_r+0x984>
    53d6:	46aa      	mov	sl, r5
    53d8:	e78c      	b.n	52f4 <_vfprintf_r+0x8d4>
    53da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    53dc:	9a07      	ldr	r2, [sp, #28]
    53de:	eba3 0a02 	sub.w	sl, r3, r2
    53e2:	f1ba 0f00 	cmp.w	sl, #0
    53e6:	f77f acca 	ble.w	4d7e <_vfprintf_r+0x35e>
    53ea:	f1ba 0f10 	cmp.w	sl, #16
    53ee:	9b24      	ldr	r3, [sp, #144]	; 0x90
    53f0:	4d0b      	ldr	r5, [pc, #44]	; (5420 <_vfprintf_r+0xa00>)
    53f2:	dd39      	ble.n	5468 <_vfprintf_r+0xa48>
    53f4:	4642      	mov	r2, r8
    53f6:	4621      	mov	r1, r4
    53f8:	46b0      	mov	r8, r6
    53fa:	f04f 0b10 	mov.w	fp, #16
    53fe:	462e      	mov	r6, r5
    5400:	9c08      	ldr	r4, [sp, #32]
    5402:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    5404:	e015      	b.n	5432 <_vfprintf_r+0xa12>
    5406:	bf00      	nop
    5408:	0000aa0c 	.word	0x0000aa0c
    540c:	0000a9f8 	.word	0x0000a9f8
    5410:	7fefffff 	.word	0x7fefffff
    5414:	0000a9ec 	.word	0x0000a9ec
    5418:	0000a9e8 	.word	0x0000a9e8
    541c:	0000aa28 	.word	0x0000aa28
    5420:	0000aa7c 	.word	0x0000aa7c
    5424:	f1aa 0a10 	sub.w	sl, sl, #16
    5428:	f1ba 0f10 	cmp.w	sl, #16
    542c:	f102 0208 	add.w	r2, r2, #8
    5430:	dd16      	ble.n	5460 <_vfprintf_r+0xa40>
    5432:	3301      	adds	r3, #1
    5434:	3110      	adds	r1, #16
    5436:	2b07      	cmp	r3, #7
    5438:	9125      	str	r1, [sp, #148]	; 0x94
    543a:	9324      	str	r3, [sp, #144]	; 0x90
    543c:	e882 0840 	stmia.w	r2, {r6, fp}
    5440:	ddf0      	ble.n	5424 <_vfprintf_r+0xa04>
    5442:	aa23      	add	r2, sp, #140	; 0x8c
    5444:	4629      	mov	r1, r5
    5446:	4620      	mov	r0, r4
    5448:	f7fe fc56 	bl	3cf8 <__sprint_r>
    544c:	2800      	cmp	r0, #0
    544e:	d1c2      	bne.n	53d6 <_vfprintf_r+0x9b6>
    5450:	f1aa 0a10 	sub.w	sl, sl, #16
    5454:	f1ba 0f10 	cmp.w	sl, #16
    5458:	9925      	ldr	r1, [sp, #148]	; 0x94
    545a:	9b24      	ldr	r3, [sp, #144]	; 0x90
    545c:	aa30      	add	r2, sp, #192	; 0xc0
    545e:	dce8      	bgt.n	5432 <_vfprintf_r+0xa12>
    5460:	4635      	mov	r5, r6
    5462:	460c      	mov	r4, r1
    5464:	4646      	mov	r6, r8
    5466:	4690      	mov	r8, r2
    5468:	3301      	adds	r3, #1
    546a:	4454      	add	r4, sl
    546c:	2b07      	cmp	r3, #7
    546e:	9425      	str	r4, [sp, #148]	; 0x94
    5470:	9324      	str	r3, [sp, #144]	; 0x90
    5472:	e888 0420 	stmia.w	r8, {r5, sl}
    5476:	f300 8264 	bgt.w	5942 <_vfprintf_r+0xf22>
    547a:	f108 0808 	add.w	r8, r8, #8
    547e:	e47e      	b.n	4d7e <_vfprintf_r+0x35e>
    5480:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5482:	9e24      	ldr	r6, [sp, #144]	; 0x90
    5484:	2b01      	cmp	r3, #1
    5486:	f340 81fd 	ble.w	5884 <_vfprintf_r+0xe64>
    548a:	3601      	adds	r6, #1
    548c:	3401      	adds	r4, #1
    548e:	2301      	movs	r3, #1
    5490:	2e07      	cmp	r6, #7
    5492:	9425      	str	r4, [sp, #148]	; 0x94
    5494:	9624      	str	r6, [sp, #144]	; 0x90
    5496:	f8c8 7000 	str.w	r7, [r8]
    549a:	f8c8 3004 	str.w	r3, [r8, #4]
    549e:	f300 820e 	bgt.w	58be <_vfprintf_r+0xe9e>
    54a2:	f108 0808 	add.w	r8, r8, #8
    54a6:	9a14      	ldr	r2, [sp, #80]	; 0x50
    54a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
    54aa:	f8c8 3000 	str.w	r3, [r8]
    54ae:	3601      	adds	r6, #1
    54b0:	4414      	add	r4, r2
    54b2:	2e07      	cmp	r6, #7
    54b4:	9425      	str	r4, [sp, #148]	; 0x94
    54b6:	9624      	str	r6, [sp, #144]	; 0x90
    54b8:	f8c8 2004 	str.w	r2, [r8, #4]
    54bc:	f300 822e 	bgt.w	591c <_vfprintf_r+0xefc>
    54c0:	f108 0808 	add.w	r8, r8, #8
    54c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    54c6:	9a16      	ldr	r2, [sp, #88]	; 0x58
    54c8:	9813      	ldr	r0, [sp, #76]	; 0x4c
    54ca:	9912      	ldr	r1, [sp, #72]	; 0x48
    54cc:	f7fc ffba 	bl	2444 <__aeabi_dcmpeq>
    54d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
    54d2:	2800      	cmp	r0, #0
    54d4:	f040 8106 	bne.w	56e4 <_vfprintf_r+0xcc4>
    54d8:	3b01      	subs	r3, #1
    54da:	3601      	adds	r6, #1
    54dc:	3701      	adds	r7, #1
    54de:	441c      	add	r4, r3
    54e0:	2e07      	cmp	r6, #7
    54e2:	9624      	str	r6, [sp, #144]	; 0x90
    54e4:	9425      	str	r4, [sp, #148]	; 0x94
    54e6:	f8c8 7000 	str.w	r7, [r8]
    54ea:	f8c8 3004 	str.w	r3, [r8, #4]
    54ee:	f300 81d9 	bgt.w	58a4 <_vfprintf_r+0xe84>
    54f2:	f108 0808 	add.w	r8, r8, #8
    54f6:	9a19      	ldr	r2, [sp, #100]	; 0x64
    54f8:	f8c8 2004 	str.w	r2, [r8, #4]
    54fc:	3601      	adds	r6, #1
    54fe:	4414      	add	r4, r2
    5500:	ab1f      	add	r3, sp, #124	; 0x7c
    5502:	2e07      	cmp	r6, #7
    5504:	9425      	str	r4, [sp, #148]	; 0x94
    5506:	9624      	str	r6, [sp, #144]	; 0x90
    5508:	f8c8 3000 	str.w	r3, [r8]
    550c:	f77f ac8b 	ble.w	4e26 <_vfprintf_r+0x406>
    5510:	aa23      	add	r2, sp, #140	; 0x8c
    5512:	990a      	ldr	r1, [sp, #40]	; 0x28
    5514:	9808      	ldr	r0, [sp, #32]
    5516:	f7fe fbef 	bl	3cf8 <__sprint_r>
    551a:	b958      	cbnz	r0, 5534 <_vfprintf_r+0xb14>
    551c:	9c25      	ldr	r4, [sp, #148]	; 0x94
    551e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    5522:	e482      	b.n	4e2a <_vfprintf_r+0x40a>
    5524:	aa23      	add	r2, sp, #140	; 0x8c
    5526:	990a      	ldr	r1, [sp, #40]	; 0x28
    5528:	9808      	ldr	r0, [sp, #32]
    552a:	f7fe fbe5 	bl	3cf8 <__sprint_r>
    552e:	2800      	cmp	r0, #0
    5530:	f43f acc5 	beq.w	4ebe <_vfprintf_r+0x49e>
    5534:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    5538:	e6dc      	b.n	52f4 <_vfprintf_r+0x8d4>
    553a:	f8dd b018 	ldr.w	fp, [sp, #24]
    553e:	2b01      	cmp	r3, #1
    5540:	f000 8121 	beq.w	5786 <_vfprintf_r+0xd66>
    5544:	2b02      	cmp	r3, #2
    5546:	d127      	bne.n	5598 <_vfprintf_r+0xb78>
    5548:	f8cd b018 	str.w	fp, [sp, #24]
    554c:	2400      	movs	r4, #0
    554e:	2500      	movs	r5, #0
    5550:	e591      	b.n	5076 <_vfprintf_r+0x656>
    5552:	aa23      	add	r2, sp, #140	; 0x8c
    5554:	990a      	ldr	r1, [sp, #40]	; 0x28
    5556:	9808      	ldr	r0, [sp, #32]
    5558:	f7fe fbce 	bl	3cf8 <__sprint_r>
    555c:	2800      	cmp	r0, #0
    555e:	d1e9      	bne.n	5534 <_vfprintf_r+0xb14>
    5560:	9c25      	ldr	r4, [sp, #148]	; 0x94
    5562:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    5566:	e44d      	b.n	4e04 <_vfprintf_r+0x3e4>
    5568:	aa23      	add	r2, sp, #140	; 0x8c
    556a:	990a      	ldr	r1, [sp, #40]	; 0x28
    556c:	9808      	ldr	r0, [sp, #32]
    556e:	f7fe fbc3 	bl	3cf8 <__sprint_r>
    5572:	2800      	cmp	r0, #0
    5574:	d1de      	bne.n	5534 <_vfprintf_r+0xb14>
    5576:	9c25      	ldr	r4, [sp, #148]	; 0x94
    5578:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    557c:	f7ff bbec 	b.w	4d58 <_vfprintf_r+0x338>
    5580:	aa23      	add	r2, sp, #140	; 0x8c
    5582:	990a      	ldr	r1, [sp, #40]	; 0x28
    5584:	9808      	ldr	r0, [sp, #32]
    5586:	f7fe fbb7 	bl	3cf8 <__sprint_r>
    558a:	2800      	cmp	r0, #0
    558c:	d1d2      	bne.n	5534 <_vfprintf_r+0xb14>
    558e:	9c25      	ldr	r4, [sp, #148]	; 0x94
    5590:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    5594:	f7ff bbf0 	b.w	4d78 <_vfprintf_r+0x358>
    5598:	f8cd b018 	str.w	fp, [sp, #24]
    559c:	2400      	movs	r4, #0
    559e:	2500      	movs	r5, #0
    55a0:	a930      	add	r1, sp, #192	; 0xc0
    55a2:	e000      	b.n	55a6 <_vfprintf_r+0xb86>
    55a4:	4639      	mov	r1, r7
    55a6:	08e2      	lsrs	r2, r4, #3
    55a8:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
    55ac:	08e8      	lsrs	r0, r5, #3
    55ae:	f004 0307 	and.w	r3, r4, #7
    55b2:	4605      	mov	r5, r0
    55b4:	4614      	mov	r4, r2
    55b6:	3330      	adds	r3, #48	; 0x30
    55b8:	ea54 0205 	orrs.w	r2, r4, r5
    55bc:	f801 3c01 	strb.w	r3, [r1, #-1]
    55c0:	f101 37ff 	add.w	r7, r1, #4294967295
    55c4:	d1ee      	bne.n	55a4 <_vfprintf_r+0xb84>
    55c6:	9a06      	ldr	r2, [sp, #24]
    55c8:	07d2      	lsls	r2, r2, #31
    55ca:	f57f ad64 	bpl.w	5096 <_vfprintf_r+0x676>
    55ce:	2b30      	cmp	r3, #48	; 0x30
    55d0:	f43f ad61 	beq.w	5096 <_vfprintf_r+0x676>
    55d4:	2330      	movs	r3, #48	; 0x30
    55d6:	3902      	subs	r1, #2
    55d8:	f807 3c01 	strb.w	r3, [r7, #-1]
    55dc:	ab30      	add	r3, sp, #192	; 0xc0
    55de:	1a5b      	subs	r3, r3, r1
    55e0:	930d      	str	r3, [sp, #52]	; 0x34
    55e2:	460f      	mov	r7, r1
    55e4:	f7ff bb46 	b.w	4c74 <_vfprintf_r+0x254>
    55e8:	2302      	movs	r3, #2
    55ea:	f7ff bb25 	b.w	4c38 <_vfprintf_r+0x218>
    55ee:	991d      	ldr	r1, [sp, #116]	; 0x74
    55f0:	2900      	cmp	r1, #0
    55f2:	f340 8274 	ble.w	5ade <_vfprintf_r+0x10be>
    55f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    55f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
    55fa:	4293      	cmp	r3, r2
    55fc:	bfa8      	it	ge
    55fe:	4613      	movge	r3, r2
    5600:	2b00      	cmp	r3, #0
    5602:	461e      	mov	r6, r3
    5604:	dd0d      	ble.n	5622 <_vfprintf_r+0xc02>
    5606:	9b24      	ldr	r3, [sp, #144]	; 0x90
    5608:	f8c8 7000 	str.w	r7, [r8]
    560c:	3301      	adds	r3, #1
    560e:	4434      	add	r4, r6
    5610:	2b07      	cmp	r3, #7
    5612:	9425      	str	r4, [sp, #148]	; 0x94
    5614:	f8c8 6004 	str.w	r6, [r8, #4]
    5618:	9324      	str	r3, [sp, #144]	; 0x90
    561a:	f300 8324 	bgt.w	5c66 <_vfprintf_r+0x1246>
    561e:	f108 0808 	add.w	r8, r8, #8
    5622:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5624:	2e00      	cmp	r6, #0
    5626:	bfa8      	it	ge
    5628:	1b9b      	subge	r3, r3, r6
    562a:	2b00      	cmp	r3, #0
    562c:	461e      	mov	r6, r3
    562e:	f340 80d0 	ble.w	57d2 <_vfprintf_r+0xdb2>
    5632:	2e10      	cmp	r6, #16
    5634:	9b24      	ldr	r3, [sp, #144]	; 0x90
    5636:	4dc0      	ldr	r5, [pc, #768]	; (5938 <_vfprintf_r+0xf18>)
    5638:	f340 80b7 	ble.w	57aa <_vfprintf_r+0xd8a>
    563c:	4622      	mov	r2, r4
    563e:	f04f 0a10 	mov.w	sl, #16
    5642:	f8dd b020 	ldr.w	fp, [sp, #32]
    5646:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    5648:	e005      	b.n	5656 <_vfprintf_r+0xc36>
    564a:	f108 0808 	add.w	r8, r8, #8
    564e:	3e10      	subs	r6, #16
    5650:	2e10      	cmp	r6, #16
    5652:	f340 80a9 	ble.w	57a8 <_vfprintf_r+0xd88>
    5656:	3301      	adds	r3, #1
    5658:	3210      	adds	r2, #16
    565a:	2b07      	cmp	r3, #7
    565c:	9225      	str	r2, [sp, #148]	; 0x94
    565e:	9324      	str	r3, [sp, #144]	; 0x90
    5660:	e888 0420 	stmia.w	r8, {r5, sl}
    5664:	ddf1      	ble.n	564a <_vfprintf_r+0xc2a>
    5666:	aa23      	add	r2, sp, #140	; 0x8c
    5668:	4621      	mov	r1, r4
    566a:	4658      	mov	r0, fp
    566c:	f7fe fb44 	bl	3cf8 <__sprint_r>
    5670:	2800      	cmp	r0, #0
    5672:	f040 8324 	bne.w	5cbe <_vfprintf_r+0x129e>
    5676:	9a25      	ldr	r2, [sp, #148]	; 0x94
    5678:	9b24      	ldr	r3, [sp, #144]	; 0x90
    567a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    567e:	e7e6      	b.n	564e <_vfprintf_r+0xc2e>
    5680:	2d00      	cmp	r5, #0
    5682:	bf08      	it	eq
    5684:	2c0a      	cmpeq	r4, #10
    5686:	d37c      	bcc.n	5782 <_vfprintf_r+0xd62>
    5688:	af30      	add	r7, sp, #192	; 0xc0
    568a:	4620      	mov	r0, r4
    568c:	4629      	mov	r1, r5
    568e:	220a      	movs	r2, #10
    5690:	2300      	movs	r3, #0
    5692:	f003 fe09 	bl	92a8 <__aeabi_uldivmod>
    5696:	3230      	adds	r2, #48	; 0x30
    5698:	f807 2d01 	strb.w	r2, [r7, #-1]!
    569c:	4620      	mov	r0, r4
    569e:	4629      	mov	r1, r5
    56a0:	2300      	movs	r3, #0
    56a2:	220a      	movs	r2, #10
    56a4:	f003 fe00 	bl	92a8 <__aeabi_uldivmod>
    56a8:	4604      	mov	r4, r0
    56aa:	460d      	mov	r5, r1
    56ac:	ea54 0305 	orrs.w	r3, r4, r5
    56b0:	d1eb      	bne.n	568a <_vfprintf_r+0xc6a>
    56b2:	ab30      	add	r3, sp, #192	; 0xc0
    56b4:	1bdb      	subs	r3, r3, r7
    56b6:	930d      	str	r3, [sp, #52]	; 0x34
    56b8:	f7ff badc 	b.w	4c74 <_vfprintf_r+0x254>
    56bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    56be:	930d      	str	r3, [sp, #52]	; 0x34
    56c0:	af30      	add	r7, sp, #192	; 0xc0
    56c2:	f7ff bad7 	b.w	4c74 <_vfprintf_r+0x254>
    56c6:	aa23      	add	r2, sp, #140	; 0x8c
    56c8:	990a      	ldr	r1, [sp, #40]	; 0x28
    56ca:	9808      	ldr	r0, [sp, #32]
    56cc:	f7fe fb14 	bl	3cf8 <__sprint_r>
    56d0:	2800      	cmp	r0, #0
    56d2:	f47f af2f 	bne.w	5534 <_vfprintf_r+0xb14>
    56d6:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
    56da:	9c25      	ldr	r4, [sp, #148]	; 0x94
    56dc:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    56e0:	f7ff bb28 	b.w	4d34 <_vfprintf_r+0x314>
    56e4:	1e5f      	subs	r7, r3, #1
    56e6:	2f00      	cmp	r7, #0
    56e8:	f77f af05 	ble.w	54f6 <_vfprintf_r+0xad6>
    56ec:	2f10      	cmp	r7, #16
    56ee:	4d92      	ldr	r5, [pc, #584]	; (5938 <_vfprintf_r+0xf18>)
    56f0:	f340 810a 	ble.w	5908 <_vfprintf_r+0xee8>
    56f4:	f04f 0a10 	mov.w	sl, #16
    56f8:	f8dd b020 	ldr.w	fp, [sp, #32]
    56fc:	e005      	b.n	570a <_vfprintf_r+0xcea>
    56fe:	f108 0808 	add.w	r8, r8, #8
    5702:	3f10      	subs	r7, #16
    5704:	2f10      	cmp	r7, #16
    5706:	f340 80ff 	ble.w	5908 <_vfprintf_r+0xee8>
    570a:	3601      	adds	r6, #1
    570c:	3410      	adds	r4, #16
    570e:	2e07      	cmp	r6, #7
    5710:	9425      	str	r4, [sp, #148]	; 0x94
    5712:	9624      	str	r6, [sp, #144]	; 0x90
    5714:	e888 0420 	stmia.w	r8, {r5, sl}
    5718:	ddf1      	ble.n	56fe <_vfprintf_r+0xcde>
    571a:	aa23      	add	r2, sp, #140	; 0x8c
    571c:	990a      	ldr	r1, [sp, #40]	; 0x28
    571e:	4658      	mov	r0, fp
    5720:	f7fe faea 	bl	3cf8 <__sprint_r>
    5724:	2800      	cmp	r0, #0
    5726:	f47f af05 	bne.w	5534 <_vfprintf_r+0xb14>
    572a:	9c25      	ldr	r4, [sp, #148]	; 0x94
    572c:	9e24      	ldr	r6, [sp, #144]	; 0x90
    572e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    5732:	e7e6      	b.n	5702 <_vfprintf_r+0xce2>
    5734:	990e      	ldr	r1, [sp, #56]	; 0x38
    5736:	460a      	mov	r2, r1
    5738:	3204      	adds	r2, #4
    573a:	680c      	ldr	r4, [r1, #0]
    573c:	920e      	str	r2, [sp, #56]	; 0x38
    573e:	2500      	movs	r5, #0
    5740:	f7ff ba7a 	b.w	4c38 <_vfprintf_r+0x218>
    5744:	681c      	ldr	r4, [r3, #0]
    5746:	3304      	adds	r3, #4
    5748:	930e      	str	r3, [sp, #56]	; 0x38
    574a:	2500      	movs	r5, #0
    574c:	e426      	b.n	4f9c <_vfprintf_r+0x57c>
    574e:	3301      	adds	r3, #1
    5750:	4434      	add	r4, r6
    5752:	2b07      	cmp	r3, #7
    5754:	9425      	str	r4, [sp, #148]	; 0x94
    5756:	9324      	str	r3, [sp, #144]	; 0x90
    5758:	e888 0060 	stmia.w	r8, {r5, r6}
    575c:	f77f ab63 	ble.w	4e26 <_vfprintf_r+0x406>
    5760:	e6d6      	b.n	5510 <_vfprintf_r+0xaf0>
    5762:	3204      	adds	r2, #4
    5764:	681c      	ldr	r4, [r3, #0]
    5766:	920e      	str	r2, [sp, #56]	; 0x38
    5768:	2301      	movs	r3, #1
    576a:	2500      	movs	r5, #0
    576c:	f7ff ba64 	b.w	4c38 <_vfprintf_r+0x218>
    5770:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5772:	6814      	ldr	r4, [r2, #0]
    5774:	4613      	mov	r3, r2
    5776:	3304      	adds	r3, #4
    5778:	17e5      	asrs	r5, r4, #31
    577a:	930e      	str	r3, [sp, #56]	; 0x38
    577c:	4622      	mov	r2, r4
    577e:	462b      	mov	r3, r5
    5780:	e460      	b.n	5044 <_vfprintf_r+0x624>
    5782:	f8dd b018 	ldr.w	fp, [sp, #24]
    5786:	f8cd b018 	str.w	fp, [sp, #24]
    578a:	af40      	add	r7, sp, #256	; 0x100
    578c:	3430      	adds	r4, #48	; 0x30
    578e:	2301      	movs	r3, #1
    5790:	f807 4d41 	strb.w	r4, [r7, #-65]!
    5794:	930d      	str	r3, [sp, #52]	; 0x34
    5796:	f7ff ba6d 	b.w	4c74 <_vfprintf_r+0x254>
    579a:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
    579e:	f002 f9e1 	bl	7b64 <__retarget_lock_release_recursive>
    57a2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
    57a6:	e5af      	b.n	5308 <_vfprintf_r+0x8e8>
    57a8:	4614      	mov	r4, r2
    57aa:	3301      	adds	r3, #1
    57ac:	4434      	add	r4, r6
    57ae:	2b07      	cmp	r3, #7
    57b0:	9425      	str	r4, [sp, #148]	; 0x94
    57b2:	9324      	str	r3, [sp, #144]	; 0x90
    57b4:	e888 0060 	stmia.w	r8, {r5, r6}
    57b8:	f340 816d 	ble.w	5a96 <_vfprintf_r+0x1076>
    57bc:	aa23      	add	r2, sp, #140	; 0x8c
    57be:	990a      	ldr	r1, [sp, #40]	; 0x28
    57c0:	9808      	ldr	r0, [sp, #32]
    57c2:	f7fe fa99 	bl	3cf8 <__sprint_r>
    57c6:	2800      	cmp	r0, #0
    57c8:	f47f aeb4 	bne.w	5534 <_vfprintf_r+0xb14>
    57cc:	9c25      	ldr	r4, [sp, #148]	; 0x94
    57ce:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    57d2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    57d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    57d6:	4293      	cmp	r3, r2
    57d8:	f280 8158 	bge.w	5a8c <_vfprintf_r+0x106c>
    57dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
    57de:	9814      	ldr	r0, [sp, #80]	; 0x50
    57e0:	9915      	ldr	r1, [sp, #84]	; 0x54
    57e2:	f8c8 1000 	str.w	r1, [r8]
    57e6:	3201      	adds	r2, #1
    57e8:	4404      	add	r4, r0
    57ea:	2a07      	cmp	r2, #7
    57ec:	9425      	str	r4, [sp, #148]	; 0x94
    57ee:	f8c8 0004 	str.w	r0, [r8, #4]
    57f2:	9224      	str	r2, [sp, #144]	; 0x90
    57f4:	f300 8152 	bgt.w	5a9c <_vfprintf_r+0x107c>
    57f8:	f108 0808 	add.w	r8, r8, #8
    57fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
    57fe:	9910      	ldr	r1, [sp, #64]	; 0x40
    5800:	1ad3      	subs	r3, r2, r3
    5802:	1a56      	subs	r6, r2, r1
    5804:	429e      	cmp	r6, r3
    5806:	bfa8      	it	ge
    5808:	461e      	movge	r6, r3
    580a:	2e00      	cmp	r6, #0
    580c:	dd0e      	ble.n	582c <_vfprintf_r+0xe0c>
    580e:	9a24      	ldr	r2, [sp, #144]	; 0x90
    5810:	f8c8 6004 	str.w	r6, [r8, #4]
    5814:	3201      	adds	r2, #1
    5816:	440f      	add	r7, r1
    5818:	4434      	add	r4, r6
    581a:	2a07      	cmp	r2, #7
    581c:	f8c8 7000 	str.w	r7, [r8]
    5820:	9425      	str	r4, [sp, #148]	; 0x94
    5822:	9224      	str	r2, [sp, #144]	; 0x90
    5824:	f300 823c 	bgt.w	5ca0 <_vfprintf_r+0x1280>
    5828:	f108 0808 	add.w	r8, r8, #8
    582c:	2e00      	cmp	r6, #0
    582e:	bfac      	ite	ge
    5830:	1b9e      	subge	r6, r3, r6
    5832:	461e      	movlt	r6, r3
    5834:	2e00      	cmp	r6, #0
    5836:	f77f aaf8 	ble.w	4e2a <_vfprintf_r+0x40a>
    583a:	2e10      	cmp	r6, #16
    583c:	9b24      	ldr	r3, [sp, #144]	; 0x90
    583e:	4d3e      	ldr	r5, [pc, #248]	; (5938 <_vfprintf_r+0xf18>)
    5840:	dd85      	ble.n	574e <_vfprintf_r+0xd2e>
    5842:	2710      	movs	r7, #16
    5844:	f8dd a020 	ldr.w	sl, [sp, #32]
    5848:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
    584c:	e005      	b.n	585a <_vfprintf_r+0xe3a>
    584e:	f108 0808 	add.w	r8, r8, #8
    5852:	3e10      	subs	r6, #16
    5854:	2e10      	cmp	r6, #16
    5856:	f77f af7a 	ble.w	574e <_vfprintf_r+0xd2e>
    585a:	3301      	adds	r3, #1
    585c:	3410      	adds	r4, #16
    585e:	2b07      	cmp	r3, #7
    5860:	9425      	str	r4, [sp, #148]	; 0x94
    5862:	9324      	str	r3, [sp, #144]	; 0x90
    5864:	e888 00a0 	stmia.w	r8, {r5, r7}
    5868:	ddf1      	ble.n	584e <_vfprintf_r+0xe2e>
    586a:	aa23      	add	r2, sp, #140	; 0x8c
    586c:	4659      	mov	r1, fp
    586e:	4650      	mov	r0, sl
    5870:	f7fe fa42 	bl	3cf8 <__sprint_r>
    5874:	2800      	cmp	r0, #0
    5876:	f040 8176 	bne.w	5b66 <_vfprintf_r+0x1146>
    587a:	9c25      	ldr	r4, [sp, #148]	; 0x94
    587c:	9b24      	ldr	r3, [sp, #144]	; 0x90
    587e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    5882:	e7e6      	b.n	5852 <_vfprintf_r+0xe32>
    5884:	9b06      	ldr	r3, [sp, #24]
    5886:	07d8      	lsls	r0, r3, #31
    5888:	f53f adff 	bmi.w	548a <_vfprintf_r+0xa6a>
    588c:	3601      	adds	r6, #1
    588e:	3401      	adds	r4, #1
    5890:	2301      	movs	r3, #1
    5892:	2e07      	cmp	r6, #7
    5894:	9425      	str	r4, [sp, #148]	; 0x94
    5896:	9624      	str	r6, [sp, #144]	; 0x90
    5898:	f8c8 7000 	str.w	r7, [r8]
    589c:	f8c8 3004 	str.w	r3, [r8, #4]
    58a0:	f77f ae27 	ble.w	54f2 <_vfprintf_r+0xad2>
    58a4:	aa23      	add	r2, sp, #140	; 0x8c
    58a6:	990a      	ldr	r1, [sp, #40]	; 0x28
    58a8:	9808      	ldr	r0, [sp, #32]
    58aa:	f7fe fa25 	bl	3cf8 <__sprint_r>
    58ae:	2800      	cmp	r0, #0
    58b0:	f47f ae40 	bne.w	5534 <_vfprintf_r+0xb14>
    58b4:	9c25      	ldr	r4, [sp, #148]	; 0x94
    58b6:	9e24      	ldr	r6, [sp, #144]	; 0x90
    58b8:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    58bc:	e61b      	b.n	54f6 <_vfprintf_r+0xad6>
    58be:	aa23      	add	r2, sp, #140	; 0x8c
    58c0:	990a      	ldr	r1, [sp, #40]	; 0x28
    58c2:	9808      	ldr	r0, [sp, #32]
    58c4:	f7fe fa18 	bl	3cf8 <__sprint_r>
    58c8:	2800      	cmp	r0, #0
    58ca:	f47f ae33 	bne.w	5534 <_vfprintf_r+0xb14>
    58ce:	9c25      	ldr	r4, [sp, #148]	; 0x94
    58d0:	9e24      	ldr	r6, [sp, #144]	; 0x90
    58d2:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    58d6:	e5e6      	b.n	54a6 <_vfprintf_r+0xa86>
    58d8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    58da:	3507      	adds	r5, #7
    58dc:	f025 0507 	bic.w	r5, r5, #7
    58e0:	e9d5 2300 	ldrd	r2, r3, [r5]
    58e4:	f105 0108 	add.w	r1, r5, #8
    58e8:	910e      	str	r1, [sp, #56]	; 0x38
    58ea:	4614      	mov	r4, r2
    58ec:	461d      	mov	r5, r3
    58ee:	f7ff bba9 	b.w	5044 <_vfprintf_r+0x624>
    58f2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    58f4:	3507      	adds	r5, #7
    58f6:	f025 0307 	bic.w	r3, r5, #7
    58fa:	f103 0208 	add.w	r2, r3, #8
    58fe:	920e      	str	r2, [sp, #56]	; 0x38
    5900:	e9d3 4500 	ldrd	r4, r5, [r3]
    5904:	f7ff bb4a 	b.w	4f9c <_vfprintf_r+0x57c>
    5908:	3601      	adds	r6, #1
    590a:	443c      	add	r4, r7
    590c:	2e07      	cmp	r6, #7
    590e:	9425      	str	r4, [sp, #148]	; 0x94
    5910:	9624      	str	r6, [sp, #144]	; 0x90
    5912:	e888 00a0 	stmia.w	r8, {r5, r7}
    5916:	f77f adec 	ble.w	54f2 <_vfprintf_r+0xad2>
    591a:	e7c3      	b.n	58a4 <_vfprintf_r+0xe84>
    591c:	aa23      	add	r2, sp, #140	; 0x8c
    591e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5920:	9808      	ldr	r0, [sp, #32]
    5922:	f7fe f9e9 	bl	3cf8 <__sprint_r>
    5926:	2800      	cmp	r0, #0
    5928:	f47f ae04 	bne.w	5534 <_vfprintf_r+0xb14>
    592c:	9c25      	ldr	r4, [sp, #148]	; 0x94
    592e:	9e24      	ldr	r6, [sp, #144]	; 0x90
    5930:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    5934:	e5c6      	b.n	54c4 <_vfprintf_r+0xaa4>
    5936:	bf00      	nop
    5938:	0000aa7c 	.word	0x0000aa7c
    593c:	af30      	add	r7, sp, #192	; 0xc0
    593e:	f7ff b999 	b.w	4c74 <_vfprintf_r+0x254>
    5942:	aa23      	add	r2, sp, #140	; 0x8c
    5944:	990a      	ldr	r1, [sp, #40]	; 0x28
    5946:	9808      	ldr	r0, [sp, #32]
    5948:	f7fe f9d6 	bl	3cf8 <__sprint_r>
    594c:	2800      	cmp	r0, #0
    594e:	f47f adf1 	bne.w	5534 <_vfprintf_r+0xb14>
    5952:	9c25      	ldr	r4, [sp, #148]	; 0x94
    5954:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    5958:	f7ff ba11 	b.w	4d7e <_vfprintf_r+0x35e>
    595c:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
    5960:	4264      	negs	r4, r4
    5962:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
    5966:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
    596a:	2301      	movs	r3, #1
    596c:	f7ff b968 	b.w	4c40 <_vfprintf_r+0x220>
    5970:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    5972:	4622      	mov	r2, r4
    5974:	4620      	mov	r0, r4
    5976:	9c12      	ldr	r4, [sp, #72]	; 0x48
    5978:	4623      	mov	r3, r4
    597a:	4621      	mov	r1, r4
    597c:	f003 fc7e 	bl	927c <__aeabi_dcmpun>
    5980:	2800      	cmp	r0, #0
    5982:	f040 828c 	bne.w	5e9e <_vfprintf_r+0x147e>
    5986:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5988:	3301      	adds	r3, #1
    598a:	f026 0320 	bic.w	r3, r6, #32
    598e:	930d      	str	r3, [sp, #52]	; 0x34
    5990:	f000 8091 	beq.w	5ab6 <_vfprintf_r+0x1096>
    5994:	2b47      	cmp	r3, #71	; 0x47
    5996:	d104      	bne.n	59a2 <_vfprintf_r+0xf82>
    5998:	9b09      	ldr	r3, [sp, #36]	; 0x24
    599a:	2b00      	cmp	r3, #0
    599c:	bf08      	it	eq
    599e:	2301      	moveq	r3, #1
    59a0:	9309      	str	r3, [sp, #36]	; 0x24
    59a2:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
    59a6:	9306      	str	r3, [sp, #24]
    59a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
    59aa:	f1b3 0a00 	subs.w	sl, r3, #0
    59ae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    59b0:	9307      	str	r3, [sp, #28]
    59b2:	bfbb      	ittet	lt
    59b4:	4653      	movlt	r3, sl
    59b6:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
    59ba:	2300      	movge	r3, #0
    59bc:	232d      	movlt	r3, #45	; 0x2d
    59be:	2e66      	cmp	r6, #102	; 0x66
    59c0:	930f      	str	r3, [sp, #60]	; 0x3c
    59c2:	f000 817f 	beq.w	5cc4 <_vfprintf_r+0x12a4>
    59c6:	2e46      	cmp	r6, #70	; 0x46
    59c8:	f000 81d4 	beq.w	5d74 <_vfprintf_r+0x1354>
    59cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    59ce:	9a07      	ldr	r2, [sp, #28]
    59d0:	2b45      	cmp	r3, #69	; 0x45
    59d2:	bf0c      	ite	eq
    59d4:	9b09      	ldreq	r3, [sp, #36]	; 0x24
    59d6:	9d09      	ldrne	r5, [sp, #36]	; 0x24
    59d8:	a821      	add	r0, sp, #132	; 0x84
    59da:	a91e      	add	r1, sp, #120	; 0x78
    59dc:	bf08      	it	eq
    59de:	1c5d      	addeq	r5, r3, #1
    59e0:	9004      	str	r0, [sp, #16]
    59e2:	9103      	str	r1, [sp, #12]
    59e4:	a81d      	add	r0, sp, #116	; 0x74
    59e6:	2102      	movs	r1, #2
    59e8:	9002      	str	r0, [sp, #8]
    59ea:	4653      	mov	r3, sl
    59ec:	9501      	str	r5, [sp, #4]
    59ee:	9100      	str	r1, [sp, #0]
    59f0:	9808      	ldr	r0, [sp, #32]
    59f2:	f000 fcc5 	bl	6380 <_dtoa_r>
    59f6:	2e67      	cmp	r6, #103	; 0x67
    59f8:	4607      	mov	r7, r0
    59fa:	f040 81af 	bne.w	5d5c <_vfprintf_r+0x133c>
    59fe:	f01b 0f01 	tst.w	fp, #1
    5a02:	f000 8213 	beq.w	5e2c <_vfprintf_r+0x140c>
    5a06:	197c      	adds	r4, r7, r5
    5a08:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5a0a:	9807      	ldr	r0, [sp, #28]
    5a0c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    5a0e:	4651      	mov	r1, sl
    5a10:	f7fc fd18 	bl	2444 <__aeabi_dcmpeq>
    5a14:	2800      	cmp	r0, #0
    5a16:	f040 8132 	bne.w	5c7e <_vfprintf_r+0x125e>
    5a1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
    5a1c:	42a3      	cmp	r3, r4
    5a1e:	d206      	bcs.n	5a2e <_vfprintf_r+0x100e>
    5a20:	2130      	movs	r1, #48	; 0x30
    5a22:	1c5a      	adds	r2, r3, #1
    5a24:	9221      	str	r2, [sp, #132]	; 0x84
    5a26:	7019      	strb	r1, [r3, #0]
    5a28:	9b21      	ldr	r3, [sp, #132]	; 0x84
    5a2a:	429c      	cmp	r4, r3
    5a2c:	d8f9      	bhi.n	5a22 <_vfprintf_r+0x1002>
    5a2e:	1bdb      	subs	r3, r3, r7
    5a30:	9311      	str	r3, [sp, #68]	; 0x44
    5a32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5a34:	2b47      	cmp	r3, #71	; 0x47
    5a36:	f000 80b9 	beq.w	5bac <_vfprintf_r+0x118c>
    5a3a:	2e65      	cmp	r6, #101	; 0x65
    5a3c:	f340 8276 	ble.w	5f2c <_vfprintf_r+0x150c>
    5a40:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    5a42:	9310      	str	r3, [sp, #64]	; 0x40
    5a44:	2e66      	cmp	r6, #102	; 0x66
    5a46:	f000 8162 	beq.w	5d0e <_vfprintf_r+0x12ee>
    5a4a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5a4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5a4e:	4619      	mov	r1, r3
    5a50:	4291      	cmp	r1, r2
    5a52:	f300 814f 	bgt.w	5cf4 <_vfprintf_r+0x12d4>
    5a56:	f01b 0f01 	tst.w	fp, #1
    5a5a:	f040 8209 	bne.w	5e70 <_vfprintf_r+0x1450>
    5a5e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
    5a62:	9307      	str	r3, [sp, #28]
    5a64:	920d      	str	r2, [sp, #52]	; 0x34
    5a66:	2667      	movs	r6, #103	; 0x67
    5a68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5a6a:	2b00      	cmp	r3, #0
    5a6c:	f040 8096 	bne.w	5b9c <_vfprintf_r+0x117c>
    5a70:	9309      	str	r3, [sp, #36]	; 0x24
    5a72:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
    5a76:	f7ff b905 	b.w	4c84 <_vfprintf_r+0x264>
    5a7a:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
    5a7e:	f002 f871 	bl	7b64 <__retarget_lock_release_recursive>
    5a82:	f04f 33ff 	mov.w	r3, #4294967295
    5a86:	930b      	str	r3, [sp, #44]	; 0x2c
    5a88:	f7ff ba30 	b.w	4eec <_vfprintf_r+0x4cc>
    5a8c:	9a06      	ldr	r2, [sp, #24]
    5a8e:	07d5      	lsls	r5, r2, #31
    5a90:	f57f aeb4 	bpl.w	57fc <_vfprintf_r+0xddc>
    5a94:	e6a2      	b.n	57dc <_vfprintf_r+0xdbc>
    5a96:	f108 0808 	add.w	r8, r8, #8
    5a9a:	e69a      	b.n	57d2 <_vfprintf_r+0xdb2>
    5a9c:	aa23      	add	r2, sp, #140	; 0x8c
    5a9e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5aa0:	9808      	ldr	r0, [sp, #32]
    5aa2:	f7fe f929 	bl	3cf8 <__sprint_r>
    5aa6:	2800      	cmp	r0, #0
    5aa8:	f47f ad44 	bne.w	5534 <_vfprintf_r+0xb14>
    5aac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    5aae:	9c25      	ldr	r4, [sp, #148]	; 0x94
    5ab0:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    5ab4:	e6a2      	b.n	57fc <_vfprintf_r+0xddc>
    5ab6:	2306      	movs	r3, #6
    5ab8:	9309      	str	r3, [sp, #36]	; 0x24
    5aba:	e772      	b.n	59a2 <_vfprintf_r+0xf82>
    5abc:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
    5ac0:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
    5ac4:	f7ff bbc7 	b.w	5256 <_vfprintf_r+0x836>
    5ac8:	aa23      	add	r2, sp, #140	; 0x8c
    5aca:	990a      	ldr	r1, [sp, #40]	; 0x28
    5acc:	9808      	ldr	r0, [sp, #32]
    5ace:	f7fe f913 	bl	3cf8 <__sprint_r>
    5ad2:	2800      	cmp	r0, #0
    5ad4:	f47f ad2e 	bne.w	5534 <_vfprintf_r+0xb14>
    5ad8:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    5adc:	e437      	b.n	534e <_vfprintf_r+0x92e>
    5ade:	9b24      	ldr	r3, [sp, #144]	; 0x90
    5ae0:	4ab4      	ldr	r2, [pc, #720]	; (5db4 <_vfprintf_r+0x1394>)
    5ae2:	f8c8 2000 	str.w	r2, [r8]
    5ae6:	3301      	adds	r3, #1
    5ae8:	3401      	adds	r4, #1
    5aea:	2201      	movs	r2, #1
    5aec:	2b07      	cmp	r3, #7
    5aee:	9425      	str	r4, [sp, #148]	; 0x94
    5af0:	9324      	str	r3, [sp, #144]	; 0x90
    5af2:	f8c8 2004 	str.w	r2, [r8, #4]
    5af6:	f300 8124 	bgt.w	5d42 <_vfprintf_r+0x1322>
    5afa:	f108 0808 	add.w	r8, r8, #8
    5afe:	b929      	cbnz	r1, 5b0c <_vfprintf_r+0x10ec>
    5b00:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5b02:	b91b      	cbnz	r3, 5b0c <_vfprintf_r+0x10ec>
    5b04:	9b06      	ldr	r3, [sp, #24]
    5b06:	07de      	lsls	r6, r3, #31
    5b08:	f57f a98f 	bpl.w	4e2a <_vfprintf_r+0x40a>
    5b0c:	9b24      	ldr	r3, [sp, #144]	; 0x90
    5b0e:	9814      	ldr	r0, [sp, #80]	; 0x50
    5b10:	9a15      	ldr	r2, [sp, #84]	; 0x54
    5b12:	f8c8 2000 	str.w	r2, [r8]
    5b16:	3301      	adds	r3, #1
    5b18:	4602      	mov	r2, r0
    5b1a:	4422      	add	r2, r4
    5b1c:	2b07      	cmp	r3, #7
    5b1e:	9225      	str	r2, [sp, #148]	; 0x94
    5b20:	f8c8 0004 	str.w	r0, [r8, #4]
    5b24:	9324      	str	r3, [sp, #144]	; 0x90
    5b26:	f300 8169 	bgt.w	5dfc <_vfprintf_r+0x13dc>
    5b2a:	f108 0808 	add.w	r8, r8, #8
    5b2e:	2900      	cmp	r1, #0
    5b30:	f2c0 8136 	blt.w	5da0 <_vfprintf_r+0x1380>
    5b34:	9911      	ldr	r1, [sp, #68]	; 0x44
    5b36:	f8c8 7000 	str.w	r7, [r8]
    5b3a:	3301      	adds	r3, #1
    5b3c:	188c      	adds	r4, r1, r2
    5b3e:	2b07      	cmp	r3, #7
    5b40:	9425      	str	r4, [sp, #148]	; 0x94
    5b42:	9324      	str	r3, [sp, #144]	; 0x90
    5b44:	f8c8 1004 	str.w	r1, [r8, #4]
    5b48:	f77f a96d 	ble.w	4e26 <_vfprintf_r+0x406>
    5b4c:	e4e0      	b.n	5510 <_vfprintf_r+0xaf0>
    5b4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5b50:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5b52:	6813      	ldr	r3, [r2, #0]
    5b54:	17cd      	asrs	r5, r1, #31
    5b56:	4608      	mov	r0, r1
    5b58:	3204      	adds	r2, #4
    5b5a:	4629      	mov	r1, r5
    5b5c:	920e      	str	r2, [sp, #56]	; 0x38
    5b5e:	e9c3 0100 	strd	r0, r1, [r3]
    5b62:	f7fe bfa9 	b.w	4ab8 <_vfprintf_r+0x98>
    5b66:	46da      	mov	sl, fp
    5b68:	f7ff bbc4 	b.w	52f4 <_vfprintf_r+0x8d4>
    5b6c:	aa23      	add	r2, sp, #140	; 0x8c
    5b6e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b70:	9808      	ldr	r0, [sp, #32]
    5b72:	f7fe f8c1 	bl	3cf8 <__sprint_r>
    5b76:	2800      	cmp	r0, #0
    5b78:	f47f acdc 	bne.w	5534 <_vfprintf_r+0xb14>
    5b7c:	9c25      	ldr	r4, [sp, #148]	; 0x94
    5b7e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    5b82:	f7ff bbfd 	b.w	5380 <_vfprintf_r+0x960>
    5b86:	4638      	mov	r0, r7
    5b88:	9409      	str	r4, [sp, #36]	; 0x24
    5b8a:	f7fc fdd9 	bl	2740 <strlen>
    5b8e:	950e      	str	r5, [sp, #56]	; 0x38
    5b90:	900d      	str	r0, [sp, #52]	; 0x34
    5b92:	f8cd b018 	str.w	fp, [sp, #24]
    5b96:	4603      	mov	r3, r0
    5b98:	f7ff ba36 	b.w	5008 <_vfprintf_r+0x5e8>
    5b9c:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
    5ba0:	2300      	movs	r3, #0
    5ba2:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
    5ba6:	9309      	str	r3, [sp, #36]	; 0x24
    5ba8:	f7ff b86f 	b.w	4c8a <_vfprintf_r+0x26a>
    5bac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    5bae:	9310      	str	r3, [sp, #64]	; 0x40
    5bb0:	461a      	mov	r2, r3
    5bb2:	3303      	adds	r3, #3
    5bb4:	db04      	blt.n	5bc0 <_vfprintf_r+0x11a0>
    5bb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5bb8:	4619      	mov	r1, r3
    5bba:	4291      	cmp	r1, r2
    5bbc:	f6bf af45 	bge.w	5a4a <_vfprintf_r+0x102a>
    5bc0:	3e02      	subs	r6, #2
    5bc2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5bc4:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
    5bc8:	3b01      	subs	r3, #1
    5bca:	2b00      	cmp	r3, #0
    5bcc:	931d      	str	r3, [sp, #116]	; 0x74
    5bce:	bfbd      	ittte	lt
    5bd0:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
    5bd2:	f1c3 0301 	rsblt	r3, r3, #1
    5bd6:	222d      	movlt	r2, #45	; 0x2d
    5bd8:	222b      	movge	r2, #43	; 0x2b
    5bda:	2b09      	cmp	r3, #9
    5bdc:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
    5be0:	f340 813e 	ble.w	5e60 <_vfprintf_r+0x1440>
    5be4:	f10d 048b 	add.w	r4, sp, #139	; 0x8b
    5be8:	4620      	mov	r0, r4
    5bea:	4d73      	ldr	r5, [pc, #460]	; (5db8 <_vfprintf_r+0x1398>)
    5bec:	e000      	b.n	5bf0 <_vfprintf_r+0x11d0>
    5bee:	4610      	mov	r0, r2
    5bf0:	fb85 1203 	smull	r1, r2, r5, r3
    5bf4:	17d9      	asrs	r1, r3, #31
    5bf6:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
    5bfa:	eb01 0281 	add.w	r2, r1, r1, lsl #2
    5bfe:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
    5c02:	3230      	adds	r2, #48	; 0x30
    5c04:	2909      	cmp	r1, #9
    5c06:	f800 2c01 	strb.w	r2, [r0, #-1]
    5c0a:	460b      	mov	r3, r1
    5c0c:	f100 32ff 	add.w	r2, r0, #4294967295
    5c10:	dced      	bgt.n	5bee <_vfprintf_r+0x11ce>
    5c12:	3330      	adds	r3, #48	; 0x30
    5c14:	3802      	subs	r0, #2
    5c16:	b2d9      	uxtb	r1, r3
    5c18:	4284      	cmp	r4, r0
    5c1a:	f802 1c01 	strb.w	r1, [r2, #-1]
    5c1e:	f240 8190 	bls.w	5f42 <_vfprintf_r+0x1522>
    5c22:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
    5c26:	4613      	mov	r3, r2
    5c28:	e001      	b.n	5c2e <_vfprintf_r+0x120e>
    5c2a:	f813 1b01 	ldrb.w	r1, [r3], #1
    5c2e:	f800 1b01 	strb.w	r1, [r0], #1
    5c32:	42a3      	cmp	r3, r4
    5c34:	d1f9      	bne.n	5c2a <_vfprintf_r+0x120a>
    5c36:	3301      	adds	r3, #1
    5c38:	1a9b      	subs	r3, r3, r2
    5c3a:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
    5c3e:	4413      	add	r3, r2
    5c40:	aa1f      	add	r2, sp, #124	; 0x7c
    5c42:	1a9b      	subs	r3, r3, r2
    5c44:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5c46:	9319      	str	r3, [sp, #100]	; 0x64
    5c48:	2a01      	cmp	r2, #1
    5c4a:	4413      	add	r3, r2
    5c4c:	930d      	str	r3, [sp, #52]	; 0x34
    5c4e:	f340 8145 	ble.w	5edc <_vfprintf_r+0x14bc>
    5c52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5c54:	9a14      	ldr	r2, [sp, #80]	; 0x50
    5c56:	4413      	add	r3, r2
    5c58:	930d      	str	r3, [sp, #52]	; 0x34
    5c5a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    5c5e:	9307      	str	r3, [sp, #28]
    5c60:	2300      	movs	r3, #0
    5c62:	9310      	str	r3, [sp, #64]	; 0x40
    5c64:	e700      	b.n	5a68 <_vfprintf_r+0x1048>
    5c66:	aa23      	add	r2, sp, #140	; 0x8c
    5c68:	990a      	ldr	r1, [sp, #40]	; 0x28
    5c6a:	9808      	ldr	r0, [sp, #32]
    5c6c:	f7fe f844 	bl	3cf8 <__sprint_r>
    5c70:	2800      	cmp	r0, #0
    5c72:	f47f ac5f 	bne.w	5534 <_vfprintf_r+0xb14>
    5c76:	9c25      	ldr	r4, [sp, #148]	; 0x94
    5c78:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    5c7c:	e4d1      	b.n	5622 <_vfprintf_r+0xc02>
    5c7e:	4623      	mov	r3, r4
    5c80:	e6d5      	b.n	5a2e <_vfprintf_r+0x100e>
    5c82:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5c84:	9710      	str	r7, [sp, #64]	; 0x40
    5c86:	2b06      	cmp	r3, #6
    5c88:	bf28      	it	cs
    5c8a:	2306      	movcs	r3, #6
    5c8c:	9709      	str	r7, [sp, #36]	; 0x24
    5c8e:	46ba      	mov	sl, r7
    5c90:	9307      	str	r3, [sp, #28]
    5c92:	950e      	str	r5, [sp, #56]	; 0x38
    5c94:	f8cd b018 	str.w	fp, [sp, #24]
    5c98:	930d      	str	r3, [sp, #52]	; 0x34
    5c9a:	4f48      	ldr	r7, [pc, #288]	; (5dbc <_vfprintf_r+0x139c>)
    5c9c:	f7fe bff2 	b.w	4c84 <_vfprintf_r+0x264>
    5ca0:	aa23      	add	r2, sp, #140	; 0x8c
    5ca2:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ca4:	9808      	ldr	r0, [sp, #32]
    5ca6:	f7fe f827 	bl	3cf8 <__sprint_r>
    5caa:	2800      	cmp	r0, #0
    5cac:	f47f ac42 	bne.w	5534 <_vfprintf_r+0xb14>
    5cb0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    5cb2:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5cb4:	9c25      	ldr	r4, [sp, #148]	; 0x94
    5cb6:	1ad3      	subs	r3, r2, r3
    5cb8:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    5cbc:	e5b6      	b.n	582c <_vfprintf_r+0xe0c>
    5cbe:	46a2      	mov	sl, r4
    5cc0:	f7ff bb18 	b.w	52f4 <_vfprintf_r+0x8d4>
    5cc4:	a821      	add	r0, sp, #132	; 0x84
    5cc6:	a91e      	add	r1, sp, #120	; 0x78
    5cc8:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5cca:	9004      	str	r0, [sp, #16]
    5ccc:	9103      	str	r1, [sp, #12]
    5cce:	a81d      	add	r0, sp, #116	; 0x74
    5cd0:	2103      	movs	r1, #3
    5cd2:	9002      	str	r0, [sp, #8]
    5cd4:	9a07      	ldr	r2, [sp, #28]
    5cd6:	9501      	str	r5, [sp, #4]
    5cd8:	4653      	mov	r3, sl
    5cda:	9100      	str	r1, [sp, #0]
    5cdc:	9808      	ldr	r0, [sp, #32]
    5cde:	f000 fb4f 	bl	6380 <_dtoa_r>
    5ce2:	4607      	mov	r7, r0
    5ce4:	1944      	adds	r4, r0, r5
    5ce6:	783b      	ldrb	r3, [r7, #0]
    5ce8:	2b30      	cmp	r3, #48	; 0x30
    5cea:	f000 80ca 	beq.w	5e82 <_vfprintf_r+0x1462>
    5cee:	9d1d      	ldr	r5, [sp, #116]	; 0x74
    5cf0:	442c      	add	r4, r5
    5cf2:	e689      	b.n	5a08 <_vfprintf_r+0xfe8>
    5cf4:	9a14      	ldr	r2, [sp, #80]	; 0x50
    5cf6:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5cf8:	4413      	add	r3, r2
    5cfa:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5cfc:	930d      	str	r3, [sp, #52]	; 0x34
    5cfe:	2a00      	cmp	r2, #0
    5d00:	f340 80e4 	ble.w	5ecc <_vfprintf_r+0x14ac>
    5d04:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    5d08:	9307      	str	r3, [sp, #28]
    5d0a:	2667      	movs	r6, #103	; 0x67
    5d0c:	e6ac      	b.n	5a68 <_vfprintf_r+0x1048>
    5d0e:	2b00      	cmp	r3, #0
    5d10:	f340 80fb 	ble.w	5f0a <_vfprintf_r+0x14ea>
    5d14:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5d16:	2a00      	cmp	r2, #0
    5d18:	f040 80ce 	bne.w	5eb8 <_vfprintf_r+0x1498>
    5d1c:	f01b 0f01 	tst.w	fp, #1
    5d20:	f040 80ca 	bne.w	5eb8 <_vfprintf_r+0x1498>
    5d24:	9307      	str	r3, [sp, #28]
    5d26:	930d      	str	r3, [sp, #52]	; 0x34
    5d28:	e69e      	b.n	5a68 <_vfprintf_r+0x1048>
    5d2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5d2c:	9307      	str	r3, [sp, #28]
    5d2e:	930d      	str	r3, [sp, #52]	; 0x34
    5d30:	9009      	str	r0, [sp, #36]	; 0x24
    5d32:	950e      	str	r5, [sp, #56]	; 0x38
    5d34:	f8cd b018 	str.w	fp, [sp, #24]
    5d38:	9010      	str	r0, [sp, #64]	; 0x40
    5d3a:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
    5d3e:	f7fe bfa1 	b.w	4c84 <_vfprintf_r+0x264>
    5d42:	aa23      	add	r2, sp, #140	; 0x8c
    5d44:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d46:	9808      	ldr	r0, [sp, #32]
    5d48:	f7fd ffd6 	bl	3cf8 <__sprint_r>
    5d4c:	2800      	cmp	r0, #0
    5d4e:	f47f abf1 	bne.w	5534 <_vfprintf_r+0xb14>
    5d52:	991d      	ldr	r1, [sp, #116]	; 0x74
    5d54:	9c25      	ldr	r4, [sp, #148]	; 0x94
    5d56:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    5d5a:	e6d0      	b.n	5afe <_vfprintf_r+0x10de>
    5d5c:	2e47      	cmp	r6, #71	; 0x47
    5d5e:	f47f ae52 	bne.w	5a06 <_vfprintf_r+0xfe6>
    5d62:	f01b 0f01 	tst.w	fp, #1
    5d66:	f000 80da 	beq.w	5f1e <_vfprintf_r+0x14fe>
    5d6a:	2e46      	cmp	r6, #70	; 0x46
    5d6c:	eb07 0405 	add.w	r4, r7, r5
    5d70:	d0b9      	beq.n	5ce6 <_vfprintf_r+0x12c6>
    5d72:	e649      	b.n	5a08 <_vfprintf_r+0xfe8>
    5d74:	a821      	add	r0, sp, #132	; 0x84
    5d76:	a91e      	add	r1, sp, #120	; 0x78
    5d78:	9c09      	ldr	r4, [sp, #36]	; 0x24
    5d7a:	9004      	str	r0, [sp, #16]
    5d7c:	9103      	str	r1, [sp, #12]
    5d7e:	a81d      	add	r0, sp, #116	; 0x74
    5d80:	2103      	movs	r1, #3
    5d82:	9002      	str	r0, [sp, #8]
    5d84:	9a07      	ldr	r2, [sp, #28]
    5d86:	9401      	str	r4, [sp, #4]
    5d88:	4653      	mov	r3, sl
    5d8a:	9100      	str	r1, [sp, #0]
    5d8c:	9808      	ldr	r0, [sp, #32]
    5d8e:	f000 faf7 	bl	6380 <_dtoa_r>
    5d92:	4625      	mov	r5, r4
    5d94:	4607      	mov	r7, r0
    5d96:	e7e8      	b.n	5d6a <_vfprintf_r+0x134a>
    5d98:	2300      	movs	r3, #0
    5d9a:	9309      	str	r3, [sp, #36]	; 0x24
    5d9c:	f7fe bec1 	b.w	4b22 <_vfprintf_r+0x102>
    5da0:	424e      	negs	r6, r1
    5da2:	3110      	adds	r1, #16
    5da4:	4d06      	ldr	r5, [pc, #24]	; (5dc0 <_vfprintf_r+0x13a0>)
    5da6:	da43      	bge.n	5e30 <_vfprintf_r+0x1410>
    5da8:	2410      	movs	r4, #16
    5daa:	f8dd a020 	ldr.w	sl, [sp, #32]
    5dae:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
    5db2:	e00c      	b.n	5dce <_vfprintf_r+0x13ae>
    5db4:	0000aa28 	.word	0x0000aa28
    5db8:	66666667 	.word	0x66666667
    5dbc:	0000aa20 	.word	0x0000aa20
    5dc0:	0000aa7c 	.word	0x0000aa7c
    5dc4:	f108 0808 	add.w	r8, r8, #8
    5dc8:	3e10      	subs	r6, #16
    5dca:	2e10      	cmp	r6, #16
    5dcc:	dd30      	ble.n	5e30 <_vfprintf_r+0x1410>
    5dce:	3301      	adds	r3, #1
    5dd0:	3210      	adds	r2, #16
    5dd2:	2b07      	cmp	r3, #7
    5dd4:	9225      	str	r2, [sp, #148]	; 0x94
    5dd6:	9324      	str	r3, [sp, #144]	; 0x90
    5dd8:	f8c8 5000 	str.w	r5, [r8]
    5ddc:	f8c8 4004 	str.w	r4, [r8, #4]
    5de0:	ddf0      	ble.n	5dc4 <_vfprintf_r+0x13a4>
    5de2:	aa23      	add	r2, sp, #140	; 0x8c
    5de4:	4659      	mov	r1, fp
    5de6:	4650      	mov	r0, sl
    5de8:	f7fd ff86 	bl	3cf8 <__sprint_r>
    5dec:	2800      	cmp	r0, #0
    5dee:	f47f aeba 	bne.w	5b66 <_vfprintf_r+0x1146>
    5df2:	9a25      	ldr	r2, [sp, #148]	; 0x94
    5df4:	9b24      	ldr	r3, [sp, #144]	; 0x90
    5df6:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    5dfa:	e7e5      	b.n	5dc8 <_vfprintf_r+0x13a8>
    5dfc:	aa23      	add	r2, sp, #140	; 0x8c
    5dfe:	990a      	ldr	r1, [sp, #40]	; 0x28
    5e00:	9808      	ldr	r0, [sp, #32]
    5e02:	f7fd ff79 	bl	3cf8 <__sprint_r>
    5e06:	2800      	cmp	r0, #0
    5e08:	f47f ab94 	bne.w	5534 <_vfprintf_r+0xb14>
    5e0c:	991d      	ldr	r1, [sp, #116]	; 0x74
    5e0e:	9a25      	ldr	r2, [sp, #148]	; 0x94
    5e10:	9b24      	ldr	r3, [sp, #144]	; 0x90
    5e12:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    5e16:	e68a      	b.n	5b2e <_vfprintf_r+0x110e>
    5e18:	9808      	ldr	r0, [sp, #32]
    5e1a:	aa23      	add	r2, sp, #140	; 0x8c
    5e1c:	4651      	mov	r1, sl
    5e1e:	f7fd ff6b 	bl	3cf8 <__sprint_r>
    5e22:	2800      	cmp	r0, #0
    5e24:	f43f aa64 	beq.w	52f0 <_vfprintf_r+0x8d0>
    5e28:	f7ff ba64 	b.w	52f4 <_vfprintf_r+0x8d4>
    5e2c:	9b21      	ldr	r3, [sp, #132]	; 0x84
    5e2e:	e5fe      	b.n	5a2e <_vfprintf_r+0x100e>
    5e30:	3301      	adds	r3, #1
    5e32:	4432      	add	r2, r6
    5e34:	2b07      	cmp	r3, #7
    5e36:	e888 0060 	stmia.w	r8, {r5, r6}
    5e3a:	9225      	str	r2, [sp, #148]	; 0x94
    5e3c:	9324      	str	r3, [sp, #144]	; 0x90
    5e3e:	f108 0808 	add.w	r8, r8, #8
    5e42:	f77f ae77 	ble.w	5b34 <_vfprintf_r+0x1114>
    5e46:	aa23      	add	r2, sp, #140	; 0x8c
    5e48:	990a      	ldr	r1, [sp, #40]	; 0x28
    5e4a:	9808      	ldr	r0, [sp, #32]
    5e4c:	f7fd ff54 	bl	3cf8 <__sprint_r>
    5e50:	2800      	cmp	r0, #0
    5e52:	f47f ab6f 	bne.w	5534 <_vfprintf_r+0xb14>
    5e56:	9a25      	ldr	r2, [sp, #148]	; 0x94
    5e58:	9b24      	ldr	r3, [sp, #144]	; 0x90
    5e5a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
    5e5e:	e669      	b.n	5b34 <_vfprintf_r+0x1114>
    5e60:	3330      	adds	r3, #48	; 0x30
    5e62:	2230      	movs	r2, #48	; 0x30
    5e64:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
    5e68:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
    5e6c:	ab20      	add	r3, sp, #128	; 0x80
    5e6e:	e6e7      	b.n	5c40 <_vfprintf_r+0x1220>
    5e70:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5e72:	9a14      	ldr	r2, [sp, #80]	; 0x50
    5e74:	4413      	add	r3, r2
    5e76:	930d      	str	r3, [sp, #52]	; 0x34
    5e78:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    5e7c:	9307      	str	r3, [sp, #28]
    5e7e:	2667      	movs	r6, #103	; 0x67
    5e80:	e5f2      	b.n	5a68 <_vfprintf_r+0x1048>
    5e82:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5e84:	9807      	ldr	r0, [sp, #28]
    5e86:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    5e88:	4651      	mov	r1, sl
    5e8a:	f7fc fadb 	bl	2444 <__aeabi_dcmpeq>
    5e8e:	2800      	cmp	r0, #0
    5e90:	f47f af2d 	bne.w	5cee <_vfprintf_r+0x12ce>
    5e94:	f1c5 0501 	rsb	r5, r5, #1
    5e98:	951d      	str	r5, [sp, #116]	; 0x74
    5e9a:	442c      	add	r4, r5
    5e9c:	e5b4      	b.n	5a08 <_vfprintf_r+0xfe8>
    5e9e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5ea0:	4f33      	ldr	r7, [pc, #204]	; (5f70 <_vfprintf_r+0x1550>)
    5ea2:	2b00      	cmp	r3, #0
    5ea4:	bfb6      	itet	lt
    5ea6:	f04f 0a2d 	movlt.w	sl, #45	; 0x2d
    5eaa:	f89d a06f 	ldrbge.w	sl, [sp, #111]	; 0x6f
    5eae:	f88d a06f 	strblt.w	sl, [sp, #111]	; 0x6f
    5eb2:	4b30      	ldr	r3, [pc, #192]	; (5f74 <_vfprintf_r+0x1554>)
    5eb4:	f7ff b9d1 	b.w	525a <_vfprintf_r+0x83a>
    5eb8:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5eba:	9a14      	ldr	r2, [sp, #80]	; 0x50
    5ebc:	4413      	add	r3, r2
    5ebe:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5ec0:	441a      	add	r2, r3
    5ec2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
    5ec6:	920d      	str	r2, [sp, #52]	; 0x34
    5ec8:	9307      	str	r3, [sp, #28]
    5eca:	e5cd      	b.n	5a68 <_vfprintf_r+0x1048>
    5ecc:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5ece:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5ed0:	f1c3 0301 	rsb	r3, r3, #1
    5ed4:	441a      	add	r2, r3
    5ed6:	4613      	mov	r3, r2
    5ed8:	920d      	str	r2, [sp, #52]	; 0x34
    5eda:	e713      	b.n	5d04 <_vfprintf_r+0x12e4>
    5edc:	f01b 0301 	ands.w	r3, fp, #1
    5ee0:	9310      	str	r3, [sp, #64]	; 0x40
    5ee2:	f47f aeb6 	bne.w	5c52 <_vfprintf_r+0x1232>
    5ee6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5ee8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    5eec:	9307      	str	r3, [sp, #28]
    5eee:	e5bb      	b.n	5a68 <_vfprintf_r+0x1048>
    5ef0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    5ef2:	f899 6001 	ldrb.w	r6, [r9, #1]
    5ef6:	6823      	ldr	r3, [r4, #0]
    5ef8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
    5efc:	9309      	str	r3, [sp, #36]	; 0x24
    5efe:	4623      	mov	r3, r4
    5f00:	3304      	adds	r3, #4
    5f02:	4681      	mov	r9, r0
    5f04:	930e      	str	r3, [sp, #56]	; 0x38
    5f06:	f7fe be0a 	b.w	4b1e <_vfprintf_r+0xfe>
    5f0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5f0c:	b913      	cbnz	r3, 5f14 <_vfprintf_r+0x14f4>
    5f0e:	f01b 0f01 	tst.w	fp, #1
    5f12:	d002      	beq.n	5f1a <_vfprintf_r+0x14fa>
    5f14:	9b14      	ldr	r3, [sp, #80]	; 0x50
    5f16:	3301      	adds	r3, #1
    5f18:	e7d1      	b.n	5ebe <_vfprintf_r+0x149e>
    5f1a:	2301      	movs	r3, #1
    5f1c:	e702      	b.n	5d24 <_vfprintf_r+0x1304>
    5f1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
    5f20:	1bdb      	subs	r3, r3, r7
    5f22:	9311      	str	r3, [sp, #68]	; 0x44
    5f24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5f26:	2b47      	cmp	r3, #71	; 0x47
    5f28:	f43f ae40 	beq.w	5bac <_vfprintf_r+0x118c>
    5f2c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    5f2e:	9310      	str	r3, [sp, #64]	; 0x40
    5f30:	e647      	b.n	5bc2 <_vfprintf_r+0x11a2>
    5f32:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
    5f36:	f7ff b81d 	b.w	4f74 <_vfprintf_r+0x554>
    5f3a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
    5f3e:	f7ff b918 	b.w	5172 <_vfprintf_r+0x752>
    5f42:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
    5f46:	e67b      	b.n	5c40 <_vfprintf_r+0x1220>
    5f48:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
    5f4c:	f7ff b866 	b.w	501c <_vfprintf_r+0x5fc>
    5f50:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
    5f54:	f7ff b9ac 	b.w	52b0 <_vfprintf_r+0x890>
    5f58:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
    5f5c:	f7ff b934 	b.w	51c8 <_vfprintf_r+0x7a8>
    5f60:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
    5f64:	f7ff b8b0 	b.w	50c8 <_vfprintf_r+0x6a8>
    5f68:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
    5f6c:	f7ff b945 	b.w	51fa <_vfprintf_r+0x7da>
    5f70:	0000a9f4 	.word	0x0000a9f4
    5f74:	0000a9f0 	.word	0x0000a9f0

00005f78 <__sbprintf>:
    5f78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5f7c:	460c      	mov	r4, r1
    5f7e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
    5f82:	8989      	ldrh	r1, [r1, #12]
    5f84:	6e66      	ldr	r6, [r4, #100]	; 0x64
    5f86:	89e5      	ldrh	r5, [r4, #14]
    5f88:	9619      	str	r6, [sp, #100]	; 0x64
    5f8a:	f021 0102 	bic.w	r1, r1, #2
    5f8e:	4606      	mov	r6, r0
    5f90:	69e0      	ldr	r0, [r4, #28]
    5f92:	f8ad 100c 	strh.w	r1, [sp, #12]
    5f96:	4617      	mov	r7, r2
    5f98:	f44f 6180 	mov.w	r1, #1024	; 0x400
    5f9c:	6a62      	ldr	r2, [r4, #36]	; 0x24
    5f9e:	f8ad 500e 	strh.w	r5, [sp, #14]
    5fa2:	4698      	mov	r8, r3
    5fa4:	ad1a      	add	r5, sp, #104	; 0x68
    5fa6:	2300      	movs	r3, #0
    5fa8:	9007      	str	r0, [sp, #28]
    5faa:	a816      	add	r0, sp, #88	; 0x58
    5fac:	9209      	str	r2, [sp, #36]	; 0x24
    5fae:	9306      	str	r3, [sp, #24]
    5fb0:	9500      	str	r5, [sp, #0]
    5fb2:	9504      	str	r5, [sp, #16]
    5fb4:	9102      	str	r1, [sp, #8]
    5fb6:	9105      	str	r1, [sp, #20]
    5fb8:	f001 fdce 	bl	7b58 <__retarget_lock_init_recursive>
    5fbc:	4643      	mov	r3, r8
    5fbe:	463a      	mov	r2, r7
    5fc0:	4669      	mov	r1, sp
    5fc2:	4630      	mov	r0, r6
    5fc4:	f7fe fd2c 	bl	4a20 <_vfprintf_r>
    5fc8:	1e05      	subs	r5, r0, #0
    5fca:	db07      	blt.n	5fdc <__sbprintf+0x64>
    5fcc:	4630      	mov	r0, r6
    5fce:	4669      	mov	r1, sp
    5fd0:	f001 f9a0 	bl	7314 <_fflush_r>
    5fd4:	2800      	cmp	r0, #0
    5fd6:	bf18      	it	ne
    5fd8:	f04f 35ff 	movne.w	r5, #4294967295
    5fdc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    5fe0:	065b      	lsls	r3, r3, #25
    5fe2:	d503      	bpl.n	5fec <__sbprintf+0x74>
    5fe4:	89a3      	ldrh	r3, [r4, #12]
    5fe6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5fea:	81a3      	strh	r3, [r4, #12]
    5fec:	9816      	ldr	r0, [sp, #88]	; 0x58
    5fee:	f001 fdb5 	bl	7b5c <__retarget_lock_close_recursive>
    5ff2:	4628      	mov	r0, r5
    5ff4:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
    5ff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005ffc <_vsprintf_r>:
    5ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
    5ffe:	b09b      	sub	sp, #108	; 0x6c
    6000:	460d      	mov	r5, r1
    6002:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    6006:	f44f 7702 	mov.w	r7, #520	; 0x208
    600a:	f64f 76ff 	movw	r6, #65535	; 0xffff
    600e:	4669      	mov	r1, sp
    6010:	9500      	str	r5, [sp, #0]
    6012:	9504      	str	r5, [sp, #16]
    6014:	f8ad 700c 	strh.w	r7, [sp, #12]
    6018:	9402      	str	r4, [sp, #8]
    601a:	9405      	str	r4, [sp, #20]
    601c:	f8ad 600e 	strh.w	r6, [sp, #14]
    6020:	f7fc fbfc 	bl	281c <_svfprintf_r>
    6024:	9b00      	ldr	r3, [sp, #0]
    6026:	2200      	movs	r2, #0
    6028:	701a      	strb	r2, [r3, #0]
    602a:	b01b      	add	sp, #108	; 0x6c
    602c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    602e:	bf00      	nop

00006030 <vsprintf>:
    6030:	b410      	push	{r4}
    6032:	4c04      	ldr	r4, [pc, #16]	; (6044 <vsprintf+0x14>)
    6034:	4613      	mov	r3, r2
    6036:	460a      	mov	r2, r1
    6038:	4601      	mov	r1, r0
    603a:	6820      	ldr	r0, [r4, #0]
    603c:	bc10      	pop	{r4}
    603e:	f7ff bfdd 	b.w	5ffc <_vsprintf_r>
    6042:	bf00      	nop
    6044:	2000003c 	.word	0x2000003c

00006048 <_write_r>:
    6048:	b570      	push	{r4, r5, r6, lr}
    604a:	460d      	mov	r5, r1
    604c:	4c08      	ldr	r4, [pc, #32]	; (6070 <_write_r+0x28>)
    604e:	4611      	mov	r1, r2
    6050:	4606      	mov	r6, r0
    6052:	461a      	mov	r2, r3
    6054:	4628      	mov	r0, r5
    6056:	2300      	movs	r3, #0
    6058:	6023      	str	r3, [r4, #0]
    605a:	f7fb f9df 	bl	141c <_write>
    605e:	1c43      	adds	r3, r0, #1
    6060:	d000      	beq.n	6064 <_write_r+0x1c>
    6062:	bd70      	pop	{r4, r5, r6, pc}
    6064:	6823      	ldr	r3, [r4, #0]
    6066:	2b00      	cmp	r3, #0
    6068:	d0fb      	beq.n	6062 <_write_r+0x1a>
    606a:	6033      	str	r3, [r6, #0]
    606c:	bd70      	pop	{r4, r5, r6, pc}
    606e:	bf00      	nop
    6070:	20000da8 	.word	0x20000da8

00006074 <__swsetup_r>:
    6074:	b538      	push	{r3, r4, r5, lr}
    6076:	4b30      	ldr	r3, [pc, #192]	; (6138 <__swsetup_r+0xc4>)
    6078:	681b      	ldr	r3, [r3, #0]
    607a:	4605      	mov	r5, r0
    607c:	460c      	mov	r4, r1
    607e:	b113      	cbz	r3, 6086 <__swsetup_r+0x12>
    6080:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    6082:	2a00      	cmp	r2, #0
    6084:	d038      	beq.n	60f8 <__swsetup_r+0x84>
    6086:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    608a:	b293      	uxth	r3, r2
    608c:	0718      	lsls	r0, r3, #28
    608e:	d50c      	bpl.n	60aa <__swsetup_r+0x36>
    6090:	6920      	ldr	r0, [r4, #16]
    6092:	b1a8      	cbz	r0, 60c0 <__swsetup_r+0x4c>
    6094:	f013 0201 	ands.w	r2, r3, #1
    6098:	d01e      	beq.n	60d8 <__swsetup_r+0x64>
    609a:	6963      	ldr	r3, [r4, #20]
    609c:	2200      	movs	r2, #0
    609e:	425b      	negs	r3, r3
    60a0:	61a3      	str	r3, [r4, #24]
    60a2:	60a2      	str	r2, [r4, #8]
    60a4:	b1f0      	cbz	r0, 60e4 <__swsetup_r+0x70>
    60a6:	2000      	movs	r0, #0
    60a8:	bd38      	pop	{r3, r4, r5, pc}
    60aa:	06d9      	lsls	r1, r3, #27
    60ac:	d53c      	bpl.n	6128 <__swsetup_r+0xb4>
    60ae:	0758      	lsls	r0, r3, #29
    60b0:	d426      	bmi.n	6100 <__swsetup_r+0x8c>
    60b2:	6920      	ldr	r0, [r4, #16]
    60b4:	f042 0308 	orr.w	r3, r2, #8
    60b8:	81a3      	strh	r3, [r4, #12]
    60ba:	b29b      	uxth	r3, r3
    60bc:	2800      	cmp	r0, #0
    60be:	d1e9      	bne.n	6094 <__swsetup_r+0x20>
    60c0:	f403 7220 	and.w	r2, r3, #640	; 0x280
    60c4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
    60c8:	d0e4      	beq.n	6094 <__swsetup_r+0x20>
    60ca:	4628      	mov	r0, r5
    60cc:	4621      	mov	r1, r4
    60ce:	f001 fd8f 	bl	7bf0 <__smakebuf_r>
    60d2:	89a3      	ldrh	r3, [r4, #12]
    60d4:	6920      	ldr	r0, [r4, #16]
    60d6:	e7dd      	b.n	6094 <__swsetup_r+0x20>
    60d8:	0799      	lsls	r1, r3, #30
    60da:	bf58      	it	pl
    60dc:	6962      	ldrpl	r2, [r4, #20]
    60de:	60a2      	str	r2, [r4, #8]
    60e0:	2800      	cmp	r0, #0
    60e2:	d1e0      	bne.n	60a6 <__swsetup_r+0x32>
    60e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    60e8:	061a      	lsls	r2, r3, #24
    60ea:	d5dd      	bpl.n	60a8 <__swsetup_r+0x34>
    60ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    60f0:	81a3      	strh	r3, [r4, #12]
    60f2:	f04f 30ff 	mov.w	r0, #4294967295
    60f6:	bd38      	pop	{r3, r4, r5, pc}
    60f8:	4618      	mov	r0, r3
    60fa:	f001 f963 	bl	73c4 <__sinit>
    60fe:	e7c2      	b.n	6086 <__swsetup_r+0x12>
    6100:	6b21      	ldr	r1, [r4, #48]	; 0x30
    6102:	b151      	cbz	r1, 611a <__swsetup_r+0xa6>
    6104:	f104 0340 	add.w	r3, r4, #64	; 0x40
    6108:	4299      	cmp	r1, r3
    610a:	d004      	beq.n	6116 <__swsetup_r+0xa2>
    610c:	4628      	mov	r0, r5
    610e:	f001 fa7f 	bl	7610 <_free_r>
    6112:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    6116:	2300      	movs	r3, #0
    6118:	6323      	str	r3, [r4, #48]	; 0x30
    611a:	2300      	movs	r3, #0
    611c:	6920      	ldr	r0, [r4, #16]
    611e:	6063      	str	r3, [r4, #4]
    6120:	f022 0224 	bic.w	r2, r2, #36	; 0x24
    6124:	6020      	str	r0, [r4, #0]
    6126:	e7c5      	b.n	60b4 <__swsetup_r+0x40>
    6128:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    612c:	2309      	movs	r3, #9
    612e:	602b      	str	r3, [r5, #0]
    6130:	f04f 30ff 	mov.w	r0, #4294967295
    6134:	81a2      	strh	r2, [r4, #12]
    6136:	bd38      	pop	{r3, r4, r5, pc}
    6138:	2000003c 	.word	0x2000003c

0000613c <__register_exitproc>:
    613c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    6140:	4d2c      	ldr	r5, [pc, #176]	; (61f4 <__register_exitproc+0xb8>)
    6142:	4606      	mov	r6, r0
    6144:	6828      	ldr	r0, [r5, #0]
    6146:	4698      	mov	r8, r3
    6148:	460f      	mov	r7, r1
    614a:	4691      	mov	r9, r2
    614c:	f001 fd08 	bl	7b60 <__retarget_lock_acquire_recursive>
    6150:	4b29      	ldr	r3, [pc, #164]	; (61f8 <__register_exitproc+0xbc>)
    6152:	681c      	ldr	r4, [r3, #0]
    6154:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
    6158:	2b00      	cmp	r3, #0
    615a:	d03e      	beq.n	61da <__register_exitproc+0x9e>
    615c:	685a      	ldr	r2, [r3, #4]
    615e:	2a1f      	cmp	r2, #31
    6160:	dc1c      	bgt.n	619c <__register_exitproc+0x60>
    6162:	f102 0e01 	add.w	lr, r2, #1
    6166:	b176      	cbz	r6, 6186 <__register_exitproc+0x4a>
    6168:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    616c:	2401      	movs	r4, #1
    616e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
    6172:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
    6176:	4094      	lsls	r4, r2
    6178:	4320      	orrs	r0, r4
    617a:	2e02      	cmp	r6, #2
    617c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
    6180:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
    6184:	d023      	beq.n	61ce <__register_exitproc+0x92>
    6186:	3202      	adds	r2, #2
    6188:	f8c3 e004 	str.w	lr, [r3, #4]
    618c:	6828      	ldr	r0, [r5, #0]
    618e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
    6192:	f001 fce7 	bl	7b64 <__retarget_lock_release_recursive>
    6196:	2000      	movs	r0, #0
    6198:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    619c:	4b17      	ldr	r3, [pc, #92]	; (61fc <__register_exitproc+0xc0>)
    619e:	b30b      	cbz	r3, 61e4 <__register_exitproc+0xa8>
    61a0:	f44f 70c8 	mov.w	r0, #400	; 0x190
    61a4:	f3af 8000 	nop.w
    61a8:	4603      	mov	r3, r0
    61aa:	b1d8      	cbz	r0, 61e4 <__register_exitproc+0xa8>
    61ac:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
    61b0:	6002      	str	r2, [r0, #0]
    61b2:	2100      	movs	r1, #0
    61b4:	6041      	str	r1, [r0, #4]
    61b6:	460a      	mov	r2, r1
    61b8:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
    61bc:	f04f 0e01 	mov.w	lr, #1
    61c0:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
    61c4:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
    61c8:	2e00      	cmp	r6, #0
    61ca:	d0dc      	beq.n	6186 <__register_exitproc+0x4a>
    61cc:	e7cc      	b.n	6168 <__register_exitproc+0x2c>
    61ce:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
    61d2:	430c      	orrs	r4, r1
    61d4:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
    61d8:	e7d5      	b.n	6186 <__register_exitproc+0x4a>
    61da:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
    61de:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
    61e2:	e7bb      	b.n	615c <__register_exitproc+0x20>
    61e4:	6828      	ldr	r0, [r5, #0]
    61e6:	f001 fcbd 	bl	7b64 <__retarget_lock_release_recursive>
    61ea:	f04f 30ff 	mov.w	r0, #4294967295
    61ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    61f2:	bf00      	nop
    61f4:	20000468 	.word	0x20000468
    61f8:	0000a9e4 	.word	0x0000a9e4
    61fc:	00000000 	.word	0x00000000

00006200 <register_fini>:
    6200:	4b02      	ldr	r3, [pc, #8]	; (620c <register_fini+0xc>)
    6202:	b113      	cbz	r3, 620a <register_fini+0xa>
    6204:	4802      	ldr	r0, [pc, #8]	; (6210 <register_fini+0x10>)
    6206:	f000 b80d 	b.w	6224 <atexit>
    620a:	4770      	bx	lr
    620c:	00000000 	.word	0x00000000
    6210:	00007435 	.word	0x00007435

00006214 <abort>:
    6214:	b508      	push	{r3, lr}
    6216:	2006      	movs	r0, #6
    6218:	f002 fe4c 	bl	8eb4 <raise>
    621c:	2001      	movs	r0, #1
    621e:	f7fb f921 	bl	1464 <_exit>
    6222:	bf00      	nop

00006224 <atexit>:
    6224:	2300      	movs	r3, #0
    6226:	4601      	mov	r1, r0
    6228:	461a      	mov	r2, r3
    622a:	4618      	mov	r0, r3
    622c:	f7ff bf86 	b.w	613c <__register_exitproc>

00006230 <_close_r>:
    6230:	b538      	push	{r3, r4, r5, lr}
    6232:	4c07      	ldr	r4, [pc, #28]	; (6250 <_close_r+0x20>)
    6234:	2300      	movs	r3, #0
    6236:	4605      	mov	r5, r0
    6238:	4608      	mov	r0, r1
    623a:	6023      	str	r3, [r4, #0]
    623c:	f7fb f906 	bl	144c <_close>
    6240:	1c43      	adds	r3, r0, #1
    6242:	d000      	beq.n	6246 <_close_r+0x16>
    6244:	bd38      	pop	{r3, r4, r5, pc}
    6246:	6823      	ldr	r3, [r4, #0]
    6248:	2b00      	cmp	r3, #0
    624a:	d0fb      	beq.n	6244 <_close_r+0x14>
    624c:	602b      	str	r3, [r5, #0]
    624e:	bd38      	pop	{r3, r4, r5, pc}
    6250:	20000da8 	.word	0x20000da8

00006254 <quorem>:
    6254:	6902      	ldr	r2, [r0, #16]
    6256:	690b      	ldr	r3, [r1, #16]
    6258:	4293      	cmp	r3, r2
    625a:	f300 808d 	bgt.w	6378 <quorem+0x124>
    625e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6262:	f103 38ff 	add.w	r8, r3, #4294967295
    6266:	f101 0714 	add.w	r7, r1, #20
    626a:	f100 0b14 	add.w	fp, r0, #20
    626e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
    6272:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
    6276:	ea4f 0488 	mov.w	r4, r8, lsl #2
    627a:	b083      	sub	sp, #12
    627c:	3201      	adds	r2, #1
    627e:	fbb3 f9f2 	udiv	r9, r3, r2
    6282:	eb0b 0304 	add.w	r3, fp, r4
    6286:	9400      	str	r4, [sp, #0]
    6288:	eb07 0a04 	add.w	sl, r7, r4
    628c:	9301      	str	r3, [sp, #4]
    628e:	f1b9 0f00 	cmp.w	r9, #0
    6292:	d039      	beq.n	6308 <quorem+0xb4>
    6294:	2500      	movs	r5, #0
    6296:	462e      	mov	r6, r5
    6298:	46bc      	mov	ip, r7
    629a:	46de      	mov	lr, fp
    629c:	f85c 4b04 	ldr.w	r4, [ip], #4
    62a0:	f8de 3000 	ldr.w	r3, [lr]
    62a4:	b2a2      	uxth	r2, r4
    62a6:	fb09 5502 	mla	r5, r9, r2, r5
    62aa:	0c22      	lsrs	r2, r4, #16
    62ac:	0c2c      	lsrs	r4, r5, #16
    62ae:	fb09 4202 	mla	r2, r9, r2, r4
    62b2:	b2ad      	uxth	r5, r5
    62b4:	1b75      	subs	r5, r6, r5
    62b6:	b296      	uxth	r6, r2
    62b8:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
    62bc:	fa15 f383 	uxtah	r3, r5, r3
    62c0:	eb06 4623 	add.w	r6, r6, r3, asr #16
    62c4:	b29b      	uxth	r3, r3
    62c6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
    62ca:	45e2      	cmp	sl, ip
    62cc:	ea4f 4512 	mov.w	r5, r2, lsr #16
    62d0:	f84e 3b04 	str.w	r3, [lr], #4
    62d4:	ea4f 4626 	mov.w	r6, r6, asr #16
    62d8:	d2e0      	bcs.n	629c <quorem+0x48>
    62da:	9b00      	ldr	r3, [sp, #0]
    62dc:	f85b 3003 	ldr.w	r3, [fp, r3]
    62e0:	b993      	cbnz	r3, 6308 <quorem+0xb4>
    62e2:	9c01      	ldr	r4, [sp, #4]
    62e4:	1f23      	subs	r3, r4, #4
    62e6:	459b      	cmp	fp, r3
    62e8:	d20c      	bcs.n	6304 <quorem+0xb0>
    62ea:	f854 3c04 	ldr.w	r3, [r4, #-4]
    62ee:	b94b      	cbnz	r3, 6304 <quorem+0xb0>
    62f0:	f1a4 0308 	sub.w	r3, r4, #8
    62f4:	e002      	b.n	62fc <quorem+0xa8>
    62f6:	681a      	ldr	r2, [r3, #0]
    62f8:	3b04      	subs	r3, #4
    62fa:	b91a      	cbnz	r2, 6304 <quorem+0xb0>
    62fc:	459b      	cmp	fp, r3
    62fe:	f108 38ff 	add.w	r8, r8, #4294967295
    6302:	d3f8      	bcc.n	62f6 <quorem+0xa2>
    6304:	f8c0 8010 	str.w	r8, [r0, #16]
    6308:	4604      	mov	r4, r0
    630a:	f002 fad9 	bl	88c0 <__mcmp>
    630e:	2800      	cmp	r0, #0
    6310:	db2e      	blt.n	6370 <quorem+0x11c>
    6312:	f109 0901 	add.w	r9, r9, #1
    6316:	465d      	mov	r5, fp
    6318:	2300      	movs	r3, #0
    631a:	f857 1b04 	ldr.w	r1, [r7], #4
    631e:	6828      	ldr	r0, [r5, #0]
    6320:	b28a      	uxth	r2, r1
    6322:	1a9a      	subs	r2, r3, r2
    6324:	0c0b      	lsrs	r3, r1, #16
    6326:	fa12 f280 	uxtah	r2, r2, r0
    632a:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
    632e:	eb03 4322 	add.w	r3, r3, r2, asr #16
    6332:	b292      	uxth	r2, r2
    6334:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
    6338:	45ba      	cmp	sl, r7
    633a:	f845 2b04 	str.w	r2, [r5], #4
    633e:	ea4f 4323 	mov.w	r3, r3, asr #16
    6342:	d2ea      	bcs.n	631a <quorem+0xc6>
    6344:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
    6348:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
    634c:	b982      	cbnz	r2, 6370 <quorem+0x11c>
    634e:	1f1a      	subs	r2, r3, #4
    6350:	4593      	cmp	fp, r2
    6352:	d20b      	bcs.n	636c <quorem+0x118>
    6354:	f853 2c04 	ldr.w	r2, [r3, #-4]
    6358:	b942      	cbnz	r2, 636c <quorem+0x118>
    635a:	3b08      	subs	r3, #8
    635c:	e002      	b.n	6364 <quorem+0x110>
    635e:	681a      	ldr	r2, [r3, #0]
    6360:	3b04      	subs	r3, #4
    6362:	b91a      	cbnz	r2, 636c <quorem+0x118>
    6364:	459b      	cmp	fp, r3
    6366:	f108 38ff 	add.w	r8, r8, #4294967295
    636a:	d3f8      	bcc.n	635e <quorem+0x10a>
    636c:	f8c4 8010 	str.w	r8, [r4, #16]
    6370:	4648      	mov	r0, r9
    6372:	b003      	add	sp, #12
    6374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6378:	2000      	movs	r0, #0
    637a:	4770      	bx	lr
    637c:	0000      	movs	r0, r0
	...

00006380 <_dtoa_r>:
    6380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6384:	6c01      	ldr	r1, [r0, #64]	; 0x40
    6386:	b09b      	sub	sp, #108	; 0x6c
    6388:	4604      	mov	r4, r0
    638a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
    638c:	4692      	mov	sl, r2
    638e:	469b      	mov	fp, r3
    6390:	b141      	cbz	r1, 63a4 <_dtoa_r+0x24>
    6392:	6c42      	ldr	r2, [r0, #68]	; 0x44
    6394:	604a      	str	r2, [r1, #4]
    6396:	2301      	movs	r3, #1
    6398:	4093      	lsls	r3, r2
    639a:	608b      	str	r3, [r1, #8]
    639c:	f002 f8b8 	bl	8510 <_Bfree>
    63a0:	2300      	movs	r3, #0
    63a2:	6423      	str	r3, [r4, #64]	; 0x40
    63a4:	f1bb 0f00 	cmp.w	fp, #0
    63a8:	465d      	mov	r5, fp
    63aa:	db35      	blt.n	6418 <_dtoa_r+0x98>
    63ac:	2300      	movs	r3, #0
    63ae:	6033      	str	r3, [r6, #0]
    63b0:	4b9d      	ldr	r3, [pc, #628]	; (6628 <_dtoa_r+0x2a8>)
    63b2:	43ab      	bics	r3, r5
    63b4:	d015      	beq.n	63e2 <_dtoa_r+0x62>
    63b6:	4650      	mov	r0, sl
    63b8:	4659      	mov	r1, fp
    63ba:	2200      	movs	r2, #0
    63bc:	2300      	movs	r3, #0
    63be:	f7fc f841 	bl	2444 <__aeabi_dcmpeq>
    63c2:	4680      	mov	r8, r0
    63c4:	2800      	cmp	r0, #0
    63c6:	d02d      	beq.n	6424 <_dtoa_r+0xa4>
    63c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
    63ca:	2301      	movs	r3, #1
    63cc:	6013      	str	r3, [r2, #0]
    63ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    63d0:	2b00      	cmp	r3, #0
    63d2:	f000 80bd 	beq.w	6550 <_dtoa_r+0x1d0>
    63d6:	4895      	ldr	r0, [pc, #596]	; (662c <_dtoa_r+0x2ac>)
    63d8:	6018      	str	r0, [r3, #0]
    63da:	3801      	subs	r0, #1
    63dc:	b01b      	add	sp, #108	; 0x6c
    63de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    63e2:	9a26      	ldr	r2, [sp, #152]	; 0x98
    63e4:	f242 730f 	movw	r3, #9999	; 0x270f
    63e8:	6013      	str	r3, [r2, #0]
    63ea:	f1ba 0f00 	cmp.w	sl, #0
    63ee:	d10d      	bne.n	640c <_dtoa_r+0x8c>
    63f0:	f3c5 0513 	ubfx	r5, r5, #0, #20
    63f4:	b955      	cbnz	r5, 640c <_dtoa_r+0x8c>
    63f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    63f8:	488d      	ldr	r0, [pc, #564]	; (6630 <_dtoa_r+0x2b0>)
    63fa:	2b00      	cmp	r3, #0
    63fc:	d0ee      	beq.n	63dc <_dtoa_r+0x5c>
    63fe:	f100 0308 	add.w	r3, r0, #8
    6402:	9a28      	ldr	r2, [sp, #160]	; 0xa0
    6404:	6013      	str	r3, [r2, #0]
    6406:	b01b      	add	sp, #108	; 0x6c
    6408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    640c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    640e:	4889      	ldr	r0, [pc, #548]	; (6634 <_dtoa_r+0x2b4>)
    6410:	2b00      	cmp	r3, #0
    6412:	d0e3      	beq.n	63dc <_dtoa_r+0x5c>
    6414:	1cc3      	adds	r3, r0, #3
    6416:	e7f4      	b.n	6402 <_dtoa_r+0x82>
    6418:	2301      	movs	r3, #1
    641a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
    641e:	6033      	str	r3, [r6, #0]
    6420:	46ab      	mov	fp, r5
    6422:	e7c5      	b.n	63b0 <_dtoa_r+0x30>
    6424:	aa18      	add	r2, sp, #96	; 0x60
    6426:	ab19      	add	r3, sp, #100	; 0x64
    6428:	9201      	str	r2, [sp, #4]
    642a:	9300      	str	r3, [sp, #0]
    642c:	4652      	mov	r2, sl
    642e:	465b      	mov	r3, fp
    6430:	4620      	mov	r0, r4
    6432:	f002 fae5 	bl	8a00 <__d2b>
    6436:	0d2b      	lsrs	r3, r5, #20
    6438:	4681      	mov	r9, r0
    643a:	d071      	beq.n	6520 <_dtoa_r+0x1a0>
    643c:	f3cb 0213 	ubfx	r2, fp, #0, #20
    6440:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
    6444:	9f18      	ldr	r7, [sp, #96]	; 0x60
    6446:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
    644a:	4650      	mov	r0, sl
    644c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
    6450:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
    6454:	2200      	movs	r2, #0
    6456:	4b78      	ldr	r3, [pc, #480]	; (6638 <_dtoa_r+0x2b8>)
    6458:	f7fb fbd8 	bl	1c0c <__aeabi_dsub>
    645c:	a36c      	add	r3, pc, #432	; (adr r3, 6610 <_dtoa_r+0x290>)
    645e:	e9d3 2300 	ldrd	r2, r3, [r3]
    6462:	f7fb fd87 	bl	1f74 <__aeabi_dmul>
    6466:	a36c      	add	r3, pc, #432	; (adr r3, 6618 <_dtoa_r+0x298>)
    6468:	e9d3 2300 	ldrd	r2, r3, [r3]
    646c:	f7fb fbd0 	bl	1c10 <__adddf3>
    6470:	e9cd 0102 	strd	r0, r1, [sp, #8]
    6474:	4630      	mov	r0, r6
    6476:	f7fb fd17 	bl	1ea8 <__aeabi_i2d>
    647a:	a369      	add	r3, pc, #420	; (adr r3, 6620 <_dtoa_r+0x2a0>)
    647c:	e9d3 2300 	ldrd	r2, r3, [r3]
    6480:	f7fb fd78 	bl	1f74 <__aeabi_dmul>
    6484:	4602      	mov	r2, r0
    6486:	460b      	mov	r3, r1
    6488:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    648c:	f7fb fbc0 	bl	1c10 <__adddf3>
    6490:	e9cd 0104 	strd	r0, r1, [sp, #16]
    6494:	f7fc f808 	bl	24a8 <__aeabi_d2iz>
    6498:	2200      	movs	r2, #0
    649a:	9002      	str	r0, [sp, #8]
    649c:	2300      	movs	r3, #0
    649e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    64a2:	f7fb ffd9 	bl	2458 <__aeabi_dcmplt>
    64a6:	2800      	cmp	r0, #0
    64a8:	f040 8173 	bne.w	6792 <_dtoa_r+0x412>
    64ac:	9d02      	ldr	r5, [sp, #8]
    64ae:	2d16      	cmp	r5, #22
    64b0:	f200 815d 	bhi.w	676e <_dtoa_r+0x3ee>
    64b4:	4b61      	ldr	r3, [pc, #388]	; (663c <_dtoa_r+0x2bc>)
    64b6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
    64ba:	e9d3 0100 	ldrd	r0, r1, [r3]
    64be:	4652      	mov	r2, sl
    64c0:	465b      	mov	r3, fp
    64c2:	f7fb ffe7 	bl	2494 <__aeabi_dcmpgt>
    64c6:	2800      	cmp	r0, #0
    64c8:	f000 81c5 	beq.w	6856 <_dtoa_r+0x4d6>
    64cc:	1e6b      	subs	r3, r5, #1
    64ce:	9302      	str	r3, [sp, #8]
    64d0:	2300      	movs	r3, #0
    64d2:	930e      	str	r3, [sp, #56]	; 0x38
    64d4:	1bbf      	subs	r7, r7, r6
    64d6:	1e7b      	subs	r3, r7, #1
    64d8:	9306      	str	r3, [sp, #24]
    64da:	f100 8154 	bmi.w	6786 <_dtoa_r+0x406>
    64de:	2300      	movs	r3, #0
    64e0:	9308      	str	r3, [sp, #32]
    64e2:	9b02      	ldr	r3, [sp, #8]
    64e4:	2b00      	cmp	r3, #0
    64e6:	f2c0 8145 	blt.w	6774 <_dtoa_r+0x3f4>
    64ea:	9a06      	ldr	r2, [sp, #24]
    64ec:	930d      	str	r3, [sp, #52]	; 0x34
    64ee:	4611      	mov	r1, r2
    64f0:	4419      	add	r1, r3
    64f2:	2300      	movs	r3, #0
    64f4:	9106      	str	r1, [sp, #24]
    64f6:	930c      	str	r3, [sp, #48]	; 0x30
    64f8:	9b24      	ldr	r3, [sp, #144]	; 0x90
    64fa:	2b09      	cmp	r3, #9
    64fc:	d82a      	bhi.n	6554 <_dtoa_r+0x1d4>
    64fe:	2b05      	cmp	r3, #5
    6500:	f340 865b 	ble.w	71ba <_dtoa_r+0xe3a>
    6504:	3b04      	subs	r3, #4
    6506:	9324      	str	r3, [sp, #144]	; 0x90
    6508:	2500      	movs	r5, #0
    650a:	9b24      	ldr	r3, [sp, #144]	; 0x90
    650c:	3b02      	subs	r3, #2
    650e:	2b03      	cmp	r3, #3
    6510:	f200 8642 	bhi.w	7198 <_dtoa_r+0xe18>
    6514:	e8df f013 	tbh	[pc, r3, lsl #1]
    6518:	02c903d4 	.word	0x02c903d4
    651c:	046103df 	.word	0x046103df
    6520:	9f18      	ldr	r7, [sp, #96]	; 0x60
    6522:	9e19      	ldr	r6, [sp, #100]	; 0x64
    6524:	443e      	add	r6, r7
    6526:	f206 4332 	addw	r3, r6, #1074	; 0x432
    652a:	2b20      	cmp	r3, #32
    652c:	f340 818e 	ble.w	684c <_dtoa_r+0x4cc>
    6530:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
    6534:	f206 4012 	addw	r0, r6, #1042	; 0x412
    6538:	409d      	lsls	r5, r3
    653a:	fa2a f000 	lsr.w	r0, sl, r0
    653e:	4328      	orrs	r0, r5
    6540:	f7fb fca2 	bl	1e88 <__aeabi_ui2d>
    6544:	2301      	movs	r3, #1
    6546:	3e01      	subs	r6, #1
    6548:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    654c:	9314      	str	r3, [sp, #80]	; 0x50
    654e:	e781      	b.n	6454 <_dtoa_r+0xd4>
    6550:	483b      	ldr	r0, [pc, #236]	; (6640 <_dtoa_r+0x2c0>)
    6552:	e743      	b.n	63dc <_dtoa_r+0x5c>
    6554:	2100      	movs	r1, #0
    6556:	6461      	str	r1, [r4, #68]	; 0x44
    6558:	4620      	mov	r0, r4
    655a:	9125      	str	r1, [sp, #148]	; 0x94
    655c:	f001 ffb2 	bl	84c4 <_Balloc>
    6560:	f04f 33ff 	mov.w	r3, #4294967295
    6564:	930a      	str	r3, [sp, #40]	; 0x28
    6566:	9a25      	ldr	r2, [sp, #148]	; 0x94
    6568:	930f      	str	r3, [sp, #60]	; 0x3c
    656a:	2301      	movs	r3, #1
    656c:	9004      	str	r0, [sp, #16]
    656e:	6420      	str	r0, [r4, #64]	; 0x40
    6570:	9224      	str	r2, [sp, #144]	; 0x90
    6572:	930b      	str	r3, [sp, #44]	; 0x2c
    6574:	9b19      	ldr	r3, [sp, #100]	; 0x64
    6576:	2b00      	cmp	r3, #0
    6578:	f2c0 80d9 	blt.w	672e <_dtoa_r+0x3ae>
    657c:	9a02      	ldr	r2, [sp, #8]
    657e:	2a0e      	cmp	r2, #14
    6580:	f300 80d5 	bgt.w	672e <_dtoa_r+0x3ae>
    6584:	4b2d      	ldr	r3, [pc, #180]	; (663c <_dtoa_r+0x2bc>)
    6586:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    658a:	e9d3 2300 	ldrd	r2, r3, [r3]
    658e:	e9cd 2308 	strd	r2, r3, [sp, #32]
    6592:	9b25      	ldr	r3, [sp, #148]	; 0x94
    6594:	2b00      	cmp	r3, #0
    6596:	f2c0 83ba 	blt.w	6d0e <_dtoa_r+0x98e>
    659a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
    659e:	4650      	mov	r0, sl
    65a0:	462a      	mov	r2, r5
    65a2:	4633      	mov	r3, r6
    65a4:	4659      	mov	r1, fp
    65a6:	f7fb fe0f 	bl	21c8 <__aeabi_ddiv>
    65aa:	f7fb ff7d 	bl	24a8 <__aeabi_d2iz>
    65ae:	4680      	mov	r8, r0
    65b0:	f7fb fc7a 	bl	1ea8 <__aeabi_i2d>
    65b4:	462a      	mov	r2, r5
    65b6:	4633      	mov	r3, r6
    65b8:	f7fb fcdc 	bl	1f74 <__aeabi_dmul>
    65bc:	460b      	mov	r3, r1
    65be:	4602      	mov	r2, r0
    65c0:	4659      	mov	r1, fp
    65c2:	4650      	mov	r0, sl
    65c4:	f7fb fb22 	bl	1c0c <__aeabi_dsub>
    65c8:	9d04      	ldr	r5, [sp, #16]
    65ca:	f108 0330 	add.w	r3, r8, #48	; 0x30
    65ce:	702b      	strb	r3, [r5, #0]
    65d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    65d2:	2b01      	cmp	r3, #1
    65d4:	4606      	mov	r6, r0
    65d6:	460f      	mov	r7, r1
    65d8:	f105 0501 	add.w	r5, r5, #1
    65dc:	d068      	beq.n	66b0 <_dtoa_r+0x330>
    65de:	2200      	movs	r2, #0
    65e0:	4b18      	ldr	r3, [pc, #96]	; (6644 <_dtoa_r+0x2c4>)
    65e2:	f7fb fcc7 	bl	1f74 <__aeabi_dmul>
    65e6:	2200      	movs	r2, #0
    65e8:	2300      	movs	r3, #0
    65ea:	4606      	mov	r6, r0
    65ec:	460f      	mov	r7, r1
    65ee:	f7fb ff29 	bl	2444 <__aeabi_dcmpeq>
    65f2:	2800      	cmp	r0, #0
    65f4:	f040 8088 	bne.w	6708 <_dtoa_r+0x388>
    65f8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    65fc:	f04f 0a00 	mov.w	sl, #0
    6600:	f8df b040 	ldr.w	fp, [pc, #64]	; 6644 <_dtoa_r+0x2c4>
    6604:	940c      	str	r4, [sp, #48]	; 0x30
    6606:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
    660a:	e028      	b.n	665e <_dtoa_r+0x2de>
    660c:	f3af 8000 	nop.w
    6610:	636f4361 	.word	0x636f4361
    6614:	3fd287a7 	.word	0x3fd287a7
    6618:	8b60c8b3 	.word	0x8b60c8b3
    661c:	3fc68a28 	.word	0x3fc68a28
    6620:	509f79fb 	.word	0x509f79fb
    6624:	3fd34413 	.word	0x3fd34413
    6628:	7ff00000 	.word	0x7ff00000
    662c:	0000aa29 	.word	0x0000aa29
    6630:	0000aa8c 	.word	0x0000aa8c
    6634:	0000aa98 	.word	0x0000aa98
    6638:	3ff80000 	.word	0x3ff80000
    663c:	0000aad8 	.word	0x0000aad8
    6640:	0000aa28 	.word	0x0000aa28
    6644:	40240000 	.word	0x40240000
    6648:	f7fb fc94 	bl	1f74 <__aeabi_dmul>
    664c:	2200      	movs	r2, #0
    664e:	2300      	movs	r3, #0
    6650:	4606      	mov	r6, r0
    6652:	460f      	mov	r7, r1
    6654:	f7fb fef6 	bl	2444 <__aeabi_dcmpeq>
    6658:	2800      	cmp	r0, #0
    665a:	f040 83c1 	bne.w	6de0 <_dtoa_r+0xa60>
    665e:	4642      	mov	r2, r8
    6660:	464b      	mov	r3, r9
    6662:	4630      	mov	r0, r6
    6664:	4639      	mov	r1, r7
    6666:	f7fb fdaf 	bl	21c8 <__aeabi_ddiv>
    666a:	f7fb ff1d 	bl	24a8 <__aeabi_d2iz>
    666e:	4604      	mov	r4, r0
    6670:	f7fb fc1a 	bl	1ea8 <__aeabi_i2d>
    6674:	4642      	mov	r2, r8
    6676:	464b      	mov	r3, r9
    6678:	f7fb fc7c 	bl	1f74 <__aeabi_dmul>
    667c:	4602      	mov	r2, r0
    667e:	460b      	mov	r3, r1
    6680:	4630      	mov	r0, r6
    6682:	4639      	mov	r1, r7
    6684:	f7fb fac2 	bl	1c0c <__aeabi_dsub>
    6688:	f104 0e30 	add.w	lr, r4, #48	; 0x30
    668c:	9e04      	ldr	r6, [sp, #16]
    668e:	f805 eb01 	strb.w	lr, [r5], #1
    6692:	eba5 0e06 	sub.w	lr, r5, r6
    6696:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    6698:	45b6      	cmp	lr, r6
    669a:	e9cd 0106 	strd	r0, r1, [sp, #24]
    669e:	4652      	mov	r2, sl
    66a0:	465b      	mov	r3, fp
    66a2:	d1d1      	bne.n	6648 <_dtoa_r+0x2c8>
    66a4:	46a0      	mov	r8, r4
    66a6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
    66aa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    66ac:	4606      	mov	r6, r0
    66ae:	460f      	mov	r7, r1
    66b0:	4632      	mov	r2, r6
    66b2:	463b      	mov	r3, r7
    66b4:	4630      	mov	r0, r6
    66b6:	4639      	mov	r1, r7
    66b8:	f7fb faaa 	bl	1c10 <__adddf3>
    66bc:	4606      	mov	r6, r0
    66be:	460f      	mov	r7, r1
    66c0:	4602      	mov	r2, r0
    66c2:	460b      	mov	r3, r1
    66c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    66c8:	f7fb fec6 	bl	2458 <__aeabi_dcmplt>
    66cc:	b948      	cbnz	r0, 66e2 <_dtoa_r+0x362>
    66ce:	4632      	mov	r2, r6
    66d0:	463b      	mov	r3, r7
    66d2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    66d6:	f7fb feb5 	bl	2444 <__aeabi_dcmpeq>
    66da:	b1a8      	cbz	r0, 6708 <_dtoa_r+0x388>
    66dc:	f018 0f01 	tst.w	r8, #1
    66e0:	d012      	beq.n	6708 <_dtoa_r+0x388>
    66e2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
    66e6:	9a04      	ldr	r2, [sp, #16]
    66e8:	1e6b      	subs	r3, r5, #1
    66ea:	e004      	b.n	66f6 <_dtoa_r+0x376>
    66ec:	429a      	cmp	r2, r3
    66ee:	f000 8401 	beq.w	6ef4 <_dtoa_r+0xb74>
    66f2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
    66f6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
    66fa:	f103 0501 	add.w	r5, r3, #1
    66fe:	d0f5      	beq.n	66ec <_dtoa_r+0x36c>
    6700:	f108 0801 	add.w	r8, r8, #1
    6704:	f883 8000 	strb.w	r8, [r3]
    6708:	4649      	mov	r1, r9
    670a:	4620      	mov	r0, r4
    670c:	f001 ff00 	bl	8510 <_Bfree>
    6710:	2200      	movs	r2, #0
    6712:	9b02      	ldr	r3, [sp, #8]
    6714:	702a      	strb	r2, [r5, #0]
    6716:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6718:	3301      	adds	r3, #1
    671a:	6013      	str	r3, [r2, #0]
    671c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    671e:	2b00      	cmp	r3, #0
    6720:	f000 839e 	beq.w	6e60 <_dtoa_r+0xae0>
    6724:	9804      	ldr	r0, [sp, #16]
    6726:	601d      	str	r5, [r3, #0]
    6728:	b01b      	add	sp, #108	; 0x6c
    672a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    672e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6730:	2a00      	cmp	r2, #0
    6732:	d03e      	beq.n	67b2 <_dtoa_r+0x432>
    6734:	9a24      	ldr	r2, [sp, #144]	; 0x90
    6736:	2a01      	cmp	r2, #1
    6738:	f340 8311 	ble.w	6d5e <_dtoa_r+0x9de>
    673c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    673e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6740:	1e5f      	subs	r7, r3, #1
    6742:	42ba      	cmp	r2, r7
    6744:	f2c0 838f 	blt.w	6e66 <_dtoa_r+0xae6>
    6748:	1bd7      	subs	r7, r2, r7
    674a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    674c:	2b00      	cmp	r3, #0
    674e:	f2c0 848b 	blt.w	7068 <_dtoa_r+0xce8>
    6752:	9d08      	ldr	r5, [sp, #32]
    6754:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6756:	9a08      	ldr	r2, [sp, #32]
    6758:	441a      	add	r2, r3
    675a:	9208      	str	r2, [sp, #32]
    675c:	9a06      	ldr	r2, [sp, #24]
    675e:	2101      	movs	r1, #1
    6760:	441a      	add	r2, r3
    6762:	4620      	mov	r0, r4
    6764:	9206      	str	r2, [sp, #24]
    6766:	f001 ff6d 	bl	8644 <__i2b>
    676a:	4606      	mov	r6, r0
    676c:	e024      	b.n	67b8 <_dtoa_r+0x438>
    676e:	2301      	movs	r3, #1
    6770:	930e      	str	r3, [sp, #56]	; 0x38
    6772:	e6af      	b.n	64d4 <_dtoa_r+0x154>
    6774:	9a08      	ldr	r2, [sp, #32]
    6776:	9b02      	ldr	r3, [sp, #8]
    6778:	1ad2      	subs	r2, r2, r3
    677a:	425b      	negs	r3, r3
    677c:	930c      	str	r3, [sp, #48]	; 0x30
    677e:	2300      	movs	r3, #0
    6780:	9208      	str	r2, [sp, #32]
    6782:	930d      	str	r3, [sp, #52]	; 0x34
    6784:	e6b8      	b.n	64f8 <_dtoa_r+0x178>
    6786:	f1c7 0301 	rsb	r3, r7, #1
    678a:	9308      	str	r3, [sp, #32]
    678c:	2300      	movs	r3, #0
    678e:	9306      	str	r3, [sp, #24]
    6790:	e6a7      	b.n	64e2 <_dtoa_r+0x162>
    6792:	9d02      	ldr	r5, [sp, #8]
    6794:	4628      	mov	r0, r5
    6796:	f7fb fb87 	bl	1ea8 <__aeabi_i2d>
    679a:	4602      	mov	r2, r0
    679c:	460b      	mov	r3, r1
    679e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    67a2:	f7fb fe4f 	bl	2444 <__aeabi_dcmpeq>
    67a6:	2800      	cmp	r0, #0
    67a8:	f47f ae80 	bne.w	64ac <_dtoa_r+0x12c>
    67ac:	1e6b      	subs	r3, r5, #1
    67ae:	9302      	str	r3, [sp, #8]
    67b0:	e67c      	b.n	64ac <_dtoa_r+0x12c>
    67b2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    67b4:	9d08      	ldr	r5, [sp, #32]
    67b6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    67b8:	2d00      	cmp	r5, #0
    67ba:	dd0c      	ble.n	67d6 <_dtoa_r+0x456>
    67bc:	9906      	ldr	r1, [sp, #24]
    67be:	2900      	cmp	r1, #0
    67c0:	460b      	mov	r3, r1
    67c2:	dd08      	ble.n	67d6 <_dtoa_r+0x456>
    67c4:	42a9      	cmp	r1, r5
    67c6:	9a08      	ldr	r2, [sp, #32]
    67c8:	bfa8      	it	ge
    67ca:	462b      	movge	r3, r5
    67cc:	1ad2      	subs	r2, r2, r3
    67ce:	1aed      	subs	r5, r5, r3
    67d0:	1acb      	subs	r3, r1, r3
    67d2:	9208      	str	r2, [sp, #32]
    67d4:	9306      	str	r3, [sp, #24]
    67d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    67d8:	b1d3      	cbz	r3, 6810 <_dtoa_r+0x490>
    67da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    67dc:	2b00      	cmp	r3, #0
    67de:	f000 82b7 	beq.w	6d50 <_dtoa_r+0x9d0>
    67e2:	2f00      	cmp	r7, #0
    67e4:	dd10      	ble.n	6808 <_dtoa_r+0x488>
    67e6:	4631      	mov	r1, r6
    67e8:	463a      	mov	r2, r7
    67ea:	4620      	mov	r0, r4
    67ec:	f001 ffc6 	bl	877c <__pow5mult>
    67f0:	464a      	mov	r2, r9
    67f2:	4601      	mov	r1, r0
    67f4:	4606      	mov	r6, r0
    67f6:	4620      	mov	r0, r4
    67f8:	f001 ff2e 	bl	8658 <__multiply>
    67fc:	4649      	mov	r1, r9
    67fe:	4680      	mov	r8, r0
    6800:	4620      	mov	r0, r4
    6802:	f001 fe85 	bl	8510 <_Bfree>
    6806:	46c1      	mov	r9, r8
    6808:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    680a:	1bda      	subs	r2, r3, r7
    680c:	f040 82a1 	bne.w	6d52 <_dtoa_r+0x9d2>
    6810:	2101      	movs	r1, #1
    6812:	4620      	mov	r0, r4
    6814:	f001 ff16 	bl	8644 <__i2b>
    6818:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    681a:	2b00      	cmp	r3, #0
    681c:	4680      	mov	r8, r0
    681e:	dd1c      	ble.n	685a <_dtoa_r+0x4da>
    6820:	4601      	mov	r1, r0
    6822:	461a      	mov	r2, r3
    6824:	4620      	mov	r0, r4
    6826:	f001 ffa9 	bl	877c <__pow5mult>
    682a:	9b24      	ldr	r3, [sp, #144]	; 0x90
    682c:	2b01      	cmp	r3, #1
    682e:	4680      	mov	r8, r0
    6830:	f340 8254 	ble.w	6cdc <_dtoa_r+0x95c>
    6834:	2300      	movs	r3, #0
    6836:	930c      	str	r3, [sp, #48]	; 0x30
    6838:	f8d8 3010 	ldr.w	r3, [r8, #16]
    683c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
    6840:	6918      	ldr	r0, [r3, #16]
    6842:	f001 feaf 	bl	85a4 <__hi0bits>
    6846:	f1c0 0020 	rsb	r0, r0, #32
    684a:	e010      	b.n	686e <_dtoa_r+0x4ee>
    684c:	f1c3 0520 	rsb	r5, r3, #32
    6850:	fa0a f005 	lsl.w	r0, sl, r5
    6854:	e674      	b.n	6540 <_dtoa_r+0x1c0>
    6856:	900e      	str	r0, [sp, #56]	; 0x38
    6858:	e63c      	b.n	64d4 <_dtoa_r+0x154>
    685a:	9b24      	ldr	r3, [sp, #144]	; 0x90
    685c:	2b01      	cmp	r3, #1
    685e:	f340 8287 	ble.w	6d70 <_dtoa_r+0x9f0>
    6862:	2300      	movs	r3, #0
    6864:	930c      	str	r3, [sp, #48]	; 0x30
    6866:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6868:	2001      	movs	r0, #1
    686a:	2b00      	cmp	r3, #0
    686c:	d1e4      	bne.n	6838 <_dtoa_r+0x4b8>
    686e:	9a06      	ldr	r2, [sp, #24]
    6870:	4410      	add	r0, r2
    6872:	f010 001f 	ands.w	r0, r0, #31
    6876:	f000 80a1 	beq.w	69bc <_dtoa_r+0x63c>
    687a:	f1c0 0320 	rsb	r3, r0, #32
    687e:	2b04      	cmp	r3, #4
    6880:	f340 849e 	ble.w	71c0 <_dtoa_r+0xe40>
    6884:	9b08      	ldr	r3, [sp, #32]
    6886:	f1c0 001c 	rsb	r0, r0, #28
    688a:	4403      	add	r3, r0
    688c:	9308      	str	r3, [sp, #32]
    688e:	4613      	mov	r3, r2
    6890:	4403      	add	r3, r0
    6892:	4405      	add	r5, r0
    6894:	9306      	str	r3, [sp, #24]
    6896:	9b08      	ldr	r3, [sp, #32]
    6898:	2b00      	cmp	r3, #0
    689a:	dd05      	ble.n	68a8 <_dtoa_r+0x528>
    689c:	4649      	mov	r1, r9
    689e:	461a      	mov	r2, r3
    68a0:	4620      	mov	r0, r4
    68a2:	f001 ffbb 	bl	881c <__lshift>
    68a6:	4681      	mov	r9, r0
    68a8:	9b06      	ldr	r3, [sp, #24]
    68aa:	2b00      	cmp	r3, #0
    68ac:	dd05      	ble.n	68ba <_dtoa_r+0x53a>
    68ae:	4641      	mov	r1, r8
    68b0:	461a      	mov	r2, r3
    68b2:	4620      	mov	r0, r4
    68b4:	f001 ffb2 	bl	881c <__lshift>
    68b8:	4680      	mov	r8, r0
    68ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    68bc:	2b00      	cmp	r3, #0
    68be:	f040 8086 	bne.w	69ce <_dtoa_r+0x64e>
    68c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    68c4:	2b00      	cmp	r3, #0
    68c6:	f340 8266 	ble.w	6d96 <_dtoa_r+0xa16>
    68ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    68cc:	2b00      	cmp	r3, #0
    68ce:	f000 8098 	beq.w	6a02 <_dtoa_r+0x682>
    68d2:	2d00      	cmp	r5, #0
    68d4:	dd05      	ble.n	68e2 <_dtoa_r+0x562>
    68d6:	4631      	mov	r1, r6
    68d8:	462a      	mov	r2, r5
    68da:	4620      	mov	r0, r4
    68dc:	f001 ff9e 	bl	881c <__lshift>
    68e0:	4606      	mov	r6, r0
    68e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    68e4:	2b00      	cmp	r3, #0
    68e6:	f040 8337 	bne.w	6f58 <_dtoa_r+0xbd8>
    68ea:	9606      	str	r6, [sp, #24]
    68ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    68ee:	9a04      	ldr	r2, [sp, #16]
    68f0:	f8dd b018 	ldr.w	fp, [sp, #24]
    68f4:	3b01      	subs	r3, #1
    68f6:	18d3      	adds	r3, r2, r3
    68f8:	930b      	str	r3, [sp, #44]	; 0x2c
    68fa:	f00a 0301 	and.w	r3, sl, #1
    68fe:	930c      	str	r3, [sp, #48]	; 0x30
    6900:	4617      	mov	r7, r2
    6902:	46c2      	mov	sl, r8
    6904:	4651      	mov	r1, sl
    6906:	4648      	mov	r0, r9
    6908:	f7ff fca4 	bl	6254 <quorem>
    690c:	4631      	mov	r1, r6
    690e:	4605      	mov	r5, r0
    6910:	4648      	mov	r0, r9
    6912:	f001 ffd5 	bl	88c0 <__mcmp>
    6916:	465a      	mov	r2, fp
    6918:	900a      	str	r0, [sp, #40]	; 0x28
    691a:	4651      	mov	r1, sl
    691c:	4620      	mov	r0, r4
    691e:	f001 ffeb 	bl	88f8 <__mdiff>
    6922:	68c2      	ldr	r2, [r0, #12]
    6924:	4680      	mov	r8, r0
    6926:	f105 0330 	add.w	r3, r5, #48	; 0x30
    692a:	2a00      	cmp	r2, #0
    692c:	f040 822b 	bne.w	6d86 <_dtoa_r+0xa06>
    6930:	4601      	mov	r1, r0
    6932:	4648      	mov	r0, r9
    6934:	9308      	str	r3, [sp, #32]
    6936:	f001 ffc3 	bl	88c0 <__mcmp>
    693a:	4641      	mov	r1, r8
    693c:	9006      	str	r0, [sp, #24]
    693e:	4620      	mov	r0, r4
    6940:	f001 fde6 	bl	8510 <_Bfree>
    6944:	9a06      	ldr	r2, [sp, #24]
    6946:	9b08      	ldr	r3, [sp, #32]
    6948:	b932      	cbnz	r2, 6958 <_dtoa_r+0x5d8>
    694a:	9924      	ldr	r1, [sp, #144]	; 0x90
    694c:	b921      	cbnz	r1, 6958 <_dtoa_r+0x5d8>
    694e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6950:	2a00      	cmp	r2, #0
    6952:	f000 83ef 	beq.w	7134 <_dtoa_r+0xdb4>
    6956:	9a24      	ldr	r2, [sp, #144]	; 0x90
    6958:	990a      	ldr	r1, [sp, #40]	; 0x28
    695a:	2900      	cmp	r1, #0
    695c:	f2c0 829f 	blt.w	6e9e <_dtoa_r+0xb1e>
    6960:	d105      	bne.n	696e <_dtoa_r+0x5ee>
    6962:	9924      	ldr	r1, [sp, #144]	; 0x90
    6964:	b919      	cbnz	r1, 696e <_dtoa_r+0x5ee>
    6966:	990c      	ldr	r1, [sp, #48]	; 0x30
    6968:	2900      	cmp	r1, #0
    696a:	f000 8298 	beq.w	6e9e <_dtoa_r+0xb1e>
    696e:	2a00      	cmp	r2, #0
    6970:	f300 8306 	bgt.w	6f80 <_dtoa_r+0xc00>
    6974:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6976:	703b      	strb	r3, [r7, #0]
    6978:	f107 0801 	add.w	r8, r7, #1
    697c:	4297      	cmp	r7, r2
    697e:	4645      	mov	r5, r8
    6980:	f000 830c 	beq.w	6f9c <_dtoa_r+0xc1c>
    6984:	4649      	mov	r1, r9
    6986:	2300      	movs	r3, #0
    6988:	220a      	movs	r2, #10
    698a:	4620      	mov	r0, r4
    698c:	f001 fdca 	bl	8524 <__multadd>
    6990:	455e      	cmp	r6, fp
    6992:	4681      	mov	r9, r0
    6994:	4631      	mov	r1, r6
    6996:	f04f 0300 	mov.w	r3, #0
    699a:	f04f 020a 	mov.w	r2, #10
    699e:	4620      	mov	r0, r4
    69a0:	f000 81eb 	beq.w	6d7a <_dtoa_r+0x9fa>
    69a4:	f001 fdbe 	bl	8524 <__multadd>
    69a8:	4659      	mov	r1, fp
    69aa:	4606      	mov	r6, r0
    69ac:	2300      	movs	r3, #0
    69ae:	220a      	movs	r2, #10
    69b0:	4620      	mov	r0, r4
    69b2:	f001 fdb7 	bl	8524 <__multadd>
    69b6:	4647      	mov	r7, r8
    69b8:	4683      	mov	fp, r0
    69ba:	e7a3      	b.n	6904 <_dtoa_r+0x584>
    69bc:	201c      	movs	r0, #28
    69be:	9b08      	ldr	r3, [sp, #32]
    69c0:	4403      	add	r3, r0
    69c2:	9308      	str	r3, [sp, #32]
    69c4:	9b06      	ldr	r3, [sp, #24]
    69c6:	4403      	add	r3, r0
    69c8:	4405      	add	r5, r0
    69ca:	9306      	str	r3, [sp, #24]
    69cc:	e763      	b.n	6896 <_dtoa_r+0x516>
    69ce:	4641      	mov	r1, r8
    69d0:	4648      	mov	r0, r9
    69d2:	f001 ff75 	bl	88c0 <__mcmp>
    69d6:	2800      	cmp	r0, #0
    69d8:	f6bf af73 	bge.w	68c2 <_dtoa_r+0x542>
    69dc:	9f02      	ldr	r7, [sp, #8]
    69de:	4649      	mov	r1, r9
    69e0:	2300      	movs	r3, #0
    69e2:	220a      	movs	r2, #10
    69e4:	4620      	mov	r0, r4
    69e6:	3f01      	subs	r7, #1
    69e8:	9702      	str	r7, [sp, #8]
    69ea:	f001 fd9b 	bl	8524 <__multadd>
    69ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    69f0:	4681      	mov	r9, r0
    69f2:	2b00      	cmp	r3, #0
    69f4:	f040 83b6 	bne.w	7164 <_dtoa_r+0xde4>
    69f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    69fa:	2b00      	cmp	r3, #0
    69fc:	f340 83bf 	ble.w	717e <_dtoa_r+0xdfe>
    6a00:	930a      	str	r3, [sp, #40]	; 0x28
    6a02:	f8dd b010 	ldr.w	fp, [sp, #16]
    6a06:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    6a08:	465d      	mov	r5, fp
    6a0a:	e002      	b.n	6a12 <_dtoa_r+0x692>
    6a0c:	f001 fd8a 	bl	8524 <__multadd>
    6a10:	4681      	mov	r9, r0
    6a12:	4641      	mov	r1, r8
    6a14:	4648      	mov	r0, r9
    6a16:	f7ff fc1d 	bl	6254 <quorem>
    6a1a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
    6a1e:	f805 ab01 	strb.w	sl, [r5], #1
    6a22:	eba5 030b 	sub.w	r3, r5, fp
    6a26:	42bb      	cmp	r3, r7
    6a28:	f04f 020a 	mov.w	r2, #10
    6a2c:	f04f 0300 	mov.w	r3, #0
    6a30:	4649      	mov	r1, r9
    6a32:	4620      	mov	r0, r4
    6a34:	dbea      	blt.n	6a0c <_dtoa_r+0x68c>
    6a36:	9b04      	ldr	r3, [sp, #16]
    6a38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6a3a:	2a01      	cmp	r2, #1
    6a3c:	bfac      	ite	ge
    6a3e:	189b      	addge	r3, r3, r2
    6a40:	3301      	addlt	r3, #1
    6a42:	461d      	mov	r5, r3
    6a44:	f04f 0b00 	mov.w	fp, #0
    6a48:	4649      	mov	r1, r9
    6a4a:	2201      	movs	r2, #1
    6a4c:	4620      	mov	r0, r4
    6a4e:	f001 fee5 	bl	881c <__lshift>
    6a52:	4641      	mov	r1, r8
    6a54:	4681      	mov	r9, r0
    6a56:	f001 ff33 	bl	88c0 <__mcmp>
    6a5a:	2800      	cmp	r0, #0
    6a5c:	f340 823d 	ble.w	6eda <_dtoa_r+0xb5a>
    6a60:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    6a64:	9904      	ldr	r1, [sp, #16]
    6a66:	1e6b      	subs	r3, r5, #1
    6a68:	e004      	b.n	6a74 <_dtoa_r+0x6f4>
    6a6a:	428b      	cmp	r3, r1
    6a6c:	f000 81ae 	beq.w	6dcc <_dtoa_r+0xa4c>
    6a70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    6a74:	2a39      	cmp	r2, #57	; 0x39
    6a76:	f103 0501 	add.w	r5, r3, #1
    6a7a:	d0f6      	beq.n	6a6a <_dtoa_r+0x6ea>
    6a7c:	3201      	adds	r2, #1
    6a7e:	701a      	strb	r2, [r3, #0]
    6a80:	4641      	mov	r1, r8
    6a82:	4620      	mov	r0, r4
    6a84:	f001 fd44 	bl	8510 <_Bfree>
    6a88:	2e00      	cmp	r6, #0
    6a8a:	f43f ae3d 	beq.w	6708 <_dtoa_r+0x388>
    6a8e:	f1bb 0f00 	cmp.w	fp, #0
    6a92:	d005      	beq.n	6aa0 <_dtoa_r+0x720>
    6a94:	45b3      	cmp	fp, r6
    6a96:	d003      	beq.n	6aa0 <_dtoa_r+0x720>
    6a98:	4659      	mov	r1, fp
    6a9a:	4620      	mov	r0, r4
    6a9c:	f001 fd38 	bl	8510 <_Bfree>
    6aa0:	4631      	mov	r1, r6
    6aa2:	4620      	mov	r0, r4
    6aa4:	f001 fd34 	bl	8510 <_Bfree>
    6aa8:	e62e      	b.n	6708 <_dtoa_r+0x388>
    6aaa:	2300      	movs	r3, #0
    6aac:	930b      	str	r3, [sp, #44]	; 0x2c
    6aae:	9b02      	ldr	r3, [sp, #8]
    6ab0:	9a25      	ldr	r2, [sp, #148]	; 0x94
    6ab2:	4413      	add	r3, r2
    6ab4:	930f      	str	r3, [sp, #60]	; 0x3c
    6ab6:	3301      	adds	r3, #1
    6ab8:	2b01      	cmp	r3, #1
    6aba:	461f      	mov	r7, r3
    6abc:	461e      	mov	r6, r3
    6abe:	930a      	str	r3, [sp, #40]	; 0x28
    6ac0:	bfb8      	it	lt
    6ac2:	2701      	movlt	r7, #1
    6ac4:	2100      	movs	r1, #0
    6ac6:	2f17      	cmp	r7, #23
    6ac8:	6461      	str	r1, [r4, #68]	; 0x44
    6aca:	d90a      	bls.n	6ae2 <_dtoa_r+0x762>
    6acc:	2201      	movs	r2, #1
    6ace:	2304      	movs	r3, #4
    6ad0:	005b      	lsls	r3, r3, #1
    6ad2:	f103 0014 	add.w	r0, r3, #20
    6ad6:	4287      	cmp	r7, r0
    6ad8:	4611      	mov	r1, r2
    6ada:	f102 0201 	add.w	r2, r2, #1
    6ade:	d2f7      	bcs.n	6ad0 <_dtoa_r+0x750>
    6ae0:	6461      	str	r1, [r4, #68]	; 0x44
    6ae2:	4620      	mov	r0, r4
    6ae4:	f001 fcee 	bl	84c4 <_Balloc>
    6ae8:	2e0e      	cmp	r6, #14
    6aea:	9004      	str	r0, [sp, #16]
    6aec:	6420      	str	r0, [r4, #64]	; 0x40
    6aee:	f63f ad41 	bhi.w	6574 <_dtoa_r+0x1f4>
    6af2:	2d00      	cmp	r5, #0
    6af4:	f43f ad3e 	beq.w	6574 <_dtoa_r+0x1f4>
    6af8:	9902      	ldr	r1, [sp, #8]
    6afa:	2900      	cmp	r1, #0
    6afc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
    6b00:	f340 8202 	ble.w	6f08 <_dtoa_r+0xb88>
    6b04:	4bb8      	ldr	r3, [pc, #736]	; (6de8 <_dtoa_r+0xa68>)
    6b06:	f001 020f 	and.w	r2, r1, #15
    6b0a:	110d      	asrs	r5, r1, #4
    6b0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    6b10:	06e9      	lsls	r1, r5, #27
    6b12:	e9d3 6700 	ldrd	r6, r7, [r3]
    6b16:	f140 81ae 	bpl.w	6e76 <_dtoa_r+0xaf6>
    6b1a:	4bb4      	ldr	r3, [pc, #720]	; (6dec <_dtoa_r+0xa6c>)
    6b1c:	4650      	mov	r0, sl
    6b1e:	4659      	mov	r1, fp
    6b20:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    6b24:	f7fb fb50 	bl	21c8 <__aeabi_ddiv>
    6b28:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    6b2c:	f005 050f 	and.w	r5, r5, #15
    6b30:	f04f 0a03 	mov.w	sl, #3
    6b34:	b18d      	cbz	r5, 6b5a <_dtoa_r+0x7da>
    6b36:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 6dec <_dtoa_r+0xa6c>
    6b3a:	07ea      	lsls	r2, r5, #31
    6b3c:	d509      	bpl.n	6b52 <_dtoa_r+0x7d2>
    6b3e:	4630      	mov	r0, r6
    6b40:	4639      	mov	r1, r7
    6b42:	e9d8 2300 	ldrd	r2, r3, [r8]
    6b46:	f7fb fa15 	bl	1f74 <__aeabi_dmul>
    6b4a:	f10a 0a01 	add.w	sl, sl, #1
    6b4e:	4606      	mov	r6, r0
    6b50:	460f      	mov	r7, r1
    6b52:	106d      	asrs	r5, r5, #1
    6b54:	f108 0808 	add.w	r8, r8, #8
    6b58:	d1ef      	bne.n	6b3a <_dtoa_r+0x7ba>
    6b5a:	463b      	mov	r3, r7
    6b5c:	4632      	mov	r2, r6
    6b5e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    6b62:	f7fb fb31 	bl	21c8 <__aeabi_ddiv>
    6b66:	4607      	mov	r7, r0
    6b68:	4688      	mov	r8, r1
    6b6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6b6c:	b143      	cbz	r3, 6b80 <_dtoa_r+0x800>
    6b6e:	2200      	movs	r2, #0
    6b70:	4b9f      	ldr	r3, [pc, #636]	; (6df0 <_dtoa_r+0xa70>)
    6b72:	4638      	mov	r0, r7
    6b74:	4641      	mov	r1, r8
    6b76:	f7fb fc6f 	bl	2458 <__aeabi_dcmplt>
    6b7a:	2800      	cmp	r0, #0
    6b7c:	f040 8286 	bne.w	708c <_dtoa_r+0xd0c>
    6b80:	4650      	mov	r0, sl
    6b82:	f7fb f991 	bl	1ea8 <__aeabi_i2d>
    6b86:	463a      	mov	r2, r7
    6b88:	4643      	mov	r3, r8
    6b8a:	f7fb f9f3 	bl	1f74 <__aeabi_dmul>
    6b8e:	4b99      	ldr	r3, [pc, #612]	; (6df4 <_dtoa_r+0xa74>)
    6b90:	2200      	movs	r2, #0
    6b92:	f7fb f83d 	bl	1c10 <__adddf3>
    6b96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6b98:	4605      	mov	r5, r0
    6b9a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
    6b9e:	2b00      	cmp	r3, #0
    6ba0:	f000 813e 	beq.w	6e20 <_dtoa_r+0xaa0>
    6ba4:	9b02      	ldr	r3, [sp, #8]
    6ba6:	9315      	str	r3, [sp, #84]	; 0x54
    6ba8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6baa:	9312      	str	r3, [sp, #72]	; 0x48
    6bac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6bae:	2b00      	cmp	r3, #0
    6bb0:	f000 81fa 	beq.w	6fa8 <_dtoa_r+0xc28>
    6bb4:	9a12      	ldr	r2, [sp, #72]	; 0x48
    6bb6:	4b8c      	ldr	r3, [pc, #560]	; (6de8 <_dtoa_r+0xa68>)
    6bb8:	498f      	ldr	r1, [pc, #572]	; (6df8 <_dtoa_r+0xa78>)
    6bba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    6bbe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    6bc2:	2000      	movs	r0, #0
    6bc4:	f7fb fb00 	bl	21c8 <__aeabi_ddiv>
    6bc8:	462a      	mov	r2, r5
    6bca:	4633      	mov	r3, r6
    6bcc:	f7fb f81e 	bl	1c0c <__aeabi_dsub>
    6bd0:	4682      	mov	sl, r0
    6bd2:	468b      	mov	fp, r1
    6bd4:	4638      	mov	r0, r7
    6bd6:	4641      	mov	r1, r8
    6bd8:	f7fb fc66 	bl	24a8 <__aeabi_d2iz>
    6bdc:	4605      	mov	r5, r0
    6bde:	f7fb f963 	bl	1ea8 <__aeabi_i2d>
    6be2:	4602      	mov	r2, r0
    6be4:	460b      	mov	r3, r1
    6be6:	4638      	mov	r0, r7
    6be8:	4641      	mov	r1, r8
    6bea:	f7fb f80f 	bl	1c0c <__aeabi_dsub>
    6bee:	3530      	adds	r5, #48	; 0x30
    6bf0:	fa5f f885 	uxtb.w	r8, r5
    6bf4:	9d04      	ldr	r5, [sp, #16]
    6bf6:	4606      	mov	r6, r0
    6bf8:	460f      	mov	r7, r1
    6bfa:	f885 8000 	strb.w	r8, [r5]
    6bfe:	4602      	mov	r2, r0
    6c00:	460b      	mov	r3, r1
    6c02:	4650      	mov	r0, sl
    6c04:	4659      	mov	r1, fp
    6c06:	3501      	adds	r5, #1
    6c08:	f7fb fc44 	bl	2494 <__aeabi_dcmpgt>
    6c0c:	2800      	cmp	r0, #0
    6c0e:	d154      	bne.n	6cba <_dtoa_r+0x93a>
    6c10:	4632      	mov	r2, r6
    6c12:	463b      	mov	r3, r7
    6c14:	2000      	movs	r0, #0
    6c16:	4976      	ldr	r1, [pc, #472]	; (6df0 <_dtoa_r+0xa70>)
    6c18:	f7fa fff8 	bl	1c0c <__aeabi_dsub>
    6c1c:	4602      	mov	r2, r0
    6c1e:	460b      	mov	r3, r1
    6c20:	4650      	mov	r0, sl
    6c22:	4659      	mov	r1, fp
    6c24:	f7fb fc36 	bl	2494 <__aeabi_dcmpgt>
    6c28:	2800      	cmp	r0, #0
    6c2a:	f040 8270 	bne.w	710e <_dtoa_r+0xd8e>
    6c2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
    6c30:	2a01      	cmp	r2, #1
    6c32:	f000 8111 	beq.w	6e58 <_dtoa_r+0xad8>
    6c36:	9b12      	ldr	r3, [sp, #72]	; 0x48
    6c38:	9a04      	ldr	r2, [sp, #16]
    6c3a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
    6c3e:	4413      	add	r3, r2
    6c40:	4699      	mov	r9, r3
    6c42:	e00d      	b.n	6c60 <_dtoa_r+0x8e0>
    6c44:	2000      	movs	r0, #0
    6c46:	496a      	ldr	r1, [pc, #424]	; (6df0 <_dtoa_r+0xa70>)
    6c48:	f7fa ffe0 	bl	1c0c <__aeabi_dsub>
    6c4c:	4652      	mov	r2, sl
    6c4e:	465b      	mov	r3, fp
    6c50:	f7fb fc02 	bl	2458 <__aeabi_dcmplt>
    6c54:	2800      	cmp	r0, #0
    6c56:	f040 8258 	bne.w	710a <_dtoa_r+0xd8a>
    6c5a:	454d      	cmp	r5, r9
    6c5c:	f000 80fa 	beq.w	6e54 <_dtoa_r+0xad4>
    6c60:	4650      	mov	r0, sl
    6c62:	4659      	mov	r1, fp
    6c64:	2200      	movs	r2, #0
    6c66:	4b65      	ldr	r3, [pc, #404]	; (6dfc <_dtoa_r+0xa7c>)
    6c68:	f7fb f984 	bl	1f74 <__aeabi_dmul>
    6c6c:	2200      	movs	r2, #0
    6c6e:	4b63      	ldr	r3, [pc, #396]	; (6dfc <_dtoa_r+0xa7c>)
    6c70:	4682      	mov	sl, r0
    6c72:	468b      	mov	fp, r1
    6c74:	4630      	mov	r0, r6
    6c76:	4639      	mov	r1, r7
    6c78:	f7fb f97c 	bl	1f74 <__aeabi_dmul>
    6c7c:	460f      	mov	r7, r1
    6c7e:	4606      	mov	r6, r0
    6c80:	f7fb fc12 	bl	24a8 <__aeabi_d2iz>
    6c84:	4680      	mov	r8, r0
    6c86:	f7fb f90f 	bl	1ea8 <__aeabi_i2d>
    6c8a:	4602      	mov	r2, r0
    6c8c:	460b      	mov	r3, r1
    6c8e:	4630      	mov	r0, r6
    6c90:	4639      	mov	r1, r7
    6c92:	f7fa ffbb 	bl	1c0c <__aeabi_dsub>
    6c96:	f108 0830 	add.w	r8, r8, #48	; 0x30
    6c9a:	fa5f f888 	uxtb.w	r8, r8
    6c9e:	4652      	mov	r2, sl
    6ca0:	465b      	mov	r3, fp
    6ca2:	f805 8b01 	strb.w	r8, [r5], #1
    6ca6:	4606      	mov	r6, r0
    6ca8:	460f      	mov	r7, r1
    6caa:	f7fb fbd5 	bl	2458 <__aeabi_dcmplt>
    6cae:	4632      	mov	r2, r6
    6cb0:	463b      	mov	r3, r7
    6cb2:	2800      	cmp	r0, #0
    6cb4:	d0c6      	beq.n	6c44 <_dtoa_r+0x8c4>
    6cb6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
    6cba:	9b15      	ldr	r3, [sp, #84]	; 0x54
    6cbc:	9302      	str	r3, [sp, #8]
    6cbe:	e523      	b.n	6708 <_dtoa_r+0x388>
    6cc0:	2300      	movs	r3, #0
    6cc2:	930b      	str	r3, [sp, #44]	; 0x2c
    6cc4:	9b25      	ldr	r3, [sp, #148]	; 0x94
    6cc6:	2b00      	cmp	r3, #0
    6cc8:	f340 80dc 	ble.w	6e84 <_dtoa_r+0xb04>
    6ccc:	461f      	mov	r7, r3
    6cce:	461e      	mov	r6, r3
    6cd0:	930f      	str	r3, [sp, #60]	; 0x3c
    6cd2:	930a      	str	r3, [sp, #40]	; 0x28
    6cd4:	e6f6      	b.n	6ac4 <_dtoa_r+0x744>
    6cd6:	2301      	movs	r3, #1
    6cd8:	930b      	str	r3, [sp, #44]	; 0x2c
    6cda:	e7f3      	b.n	6cc4 <_dtoa_r+0x944>
    6cdc:	f1ba 0f00 	cmp.w	sl, #0
    6ce0:	f47f ada8 	bne.w	6834 <_dtoa_r+0x4b4>
    6ce4:	f3cb 0313 	ubfx	r3, fp, #0, #20
    6ce8:	2b00      	cmp	r3, #0
    6cea:	f47f adba 	bne.w	6862 <_dtoa_r+0x4e2>
    6cee:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
    6cf2:	0d3f      	lsrs	r7, r7, #20
    6cf4:	053f      	lsls	r7, r7, #20
    6cf6:	2f00      	cmp	r7, #0
    6cf8:	f000 820d 	beq.w	7116 <_dtoa_r+0xd96>
    6cfc:	9b08      	ldr	r3, [sp, #32]
    6cfe:	3301      	adds	r3, #1
    6d00:	9308      	str	r3, [sp, #32]
    6d02:	9b06      	ldr	r3, [sp, #24]
    6d04:	3301      	adds	r3, #1
    6d06:	9306      	str	r3, [sp, #24]
    6d08:	2301      	movs	r3, #1
    6d0a:	930c      	str	r3, [sp, #48]	; 0x30
    6d0c:	e5ab      	b.n	6866 <_dtoa_r+0x4e6>
    6d0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6d10:	2b00      	cmp	r3, #0
    6d12:	f73f ac42 	bgt.w	659a <_dtoa_r+0x21a>
    6d16:	f040 8221 	bne.w	715c <_dtoa_r+0xddc>
    6d1a:	2200      	movs	r2, #0
    6d1c:	4b38      	ldr	r3, [pc, #224]	; (6e00 <_dtoa_r+0xa80>)
    6d1e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    6d22:	f7fb f927 	bl	1f74 <__aeabi_dmul>
    6d26:	4652      	mov	r2, sl
    6d28:	465b      	mov	r3, fp
    6d2a:	f7fb fba9 	bl	2480 <__aeabi_dcmpge>
    6d2e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
    6d32:	4646      	mov	r6, r8
    6d34:	2800      	cmp	r0, #0
    6d36:	d041      	beq.n	6dbc <_dtoa_r+0xa3c>
    6d38:	9b25      	ldr	r3, [sp, #148]	; 0x94
    6d3a:	9d04      	ldr	r5, [sp, #16]
    6d3c:	43db      	mvns	r3, r3
    6d3e:	9302      	str	r3, [sp, #8]
    6d40:	4641      	mov	r1, r8
    6d42:	4620      	mov	r0, r4
    6d44:	f001 fbe4 	bl	8510 <_Bfree>
    6d48:	2e00      	cmp	r6, #0
    6d4a:	f43f acdd 	beq.w	6708 <_dtoa_r+0x388>
    6d4e:	e6a7      	b.n	6aa0 <_dtoa_r+0x720>
    6d50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6d52:	4649      	mov	r1, r9
    6d54:	4620      	mov	r0, r4
    6d56:	f001 fd11 	bl	877c <__pow5mult>
    6d5a:	4681      	mov	r9, r0
    6d5c:	e558      	b.n	6810 <_dtoa_r+0x490>
    6d5e:	9a14      	ldr	r2, [sp, #80]	; 0x50
    6d60:	2a00      	cmp	r2, #0
    6d62:	f000 8187 	beq.w	7074 <_dtoa_r+0xcf4>
    6d66:	f203 4333 	addw	r3, r3, #1075	; 0x433
    6d6a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    6d6c:	9d08      	ldr	r5, [sp, #32]
    6d6e:	e4f2      	b.n	6756 <_dtoa_r+0x3d6>
    6d70:	f1ba 0f00 	cmp.w	sl, #0
    6d74:	f47f ad75 	bne.w	6862 <_dtoa_r+0x4e2>
    6d78:	e7b4      	b.n	6ce4 <_dtoa_r+0x964>
    6d7a:	f001 fbd3 	bl	8524 <__multadd>
    6d7e:	4647      	mov	r7, r8
    6d80:	4606      	mov	r6, r0
    6d82:	4683      	mov	fp, r0
    6d84:	e5be      	b.n	6904 <_dtoa_r+0x584>
    6d86:	4601      	mov	r1, r0
    6d88:	4620      	mov	r0, r4
    6d8a:	9306      	str	r3, [sp, #24]
    6d8c:	f001 fbc0 	bl	8510 <_Bfree>
    6d90:	2201      	movs	r2, #1
    6d92:	9b06      	ldr	r3, [sp, #24]
    6d94:	e5e0      	b.n	6958 <_dtoa_r+0x5d8>
    6d96:	9b24      	ldr	r3, [sp, #144]	; 0x90
    6d98:	2b02      	cmp	r3, #2
    6d9a:	f77f ad96 	ble.w	68ca <_dtoa_r+0x54a>
    6d9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6da0:	2b00      	cmp	r3, #0
    6da2:	d1c9      	bne.n	6d38 <_dtoa_r+0x9b8>
    6da4:	4641      	mov	r1, r8
    6da6:	2205      	movs	r2, #5
    6da8:	4620      	mov	r0, r4
    6daa:	f001 fbbb 	bl	8524 <__multadd>
    6dae:	4601      	mov	r1, r0
    6db0:	4680      	mov	r8, r0
    6db2:	4648      	mov	r0, r9
    6db4:	f001 fd84 	bl	88c0 <__mcmp>
    6db8:	2800      	cmp	r0, #0
    6dba:	ddbd      	ble.n	6d38 <_dtoa_r+0x9b8>
    6dbc:	9a02      	ldr	r2, [sp, #8]
    6dbe:	9904      	ldr	r1, [sp, #16]
    6dc0:	2331      	movs	r3, #49	; 0x31
    6dc2:	3201      	adds	r2, #1
    6dc4:	9202      	str	r2, [sp, #8]
    6dc6:	700b      	strb	r3, [r1, #0]
    6dc8:	1c4d      	adds	r5, r1, #1
    6dca:	e7b9      	b.n	6d40 <_dtoa_r+0x9c0>
    6dcc:	9a02      	ldr	r2, [sp, #8]
    6dce:	3201      	adds	r2, #1
    6dd0:	9202      	str	r2, [sp, #8]
    6dd2:	9a04      	ldr	r2, [sp, #16]
    6dd4:	2331      	movs	r3, #49	; 0x31
    6dd6:	7013      	strb	r3, [r2, #0]
    6dd8:	e652      	b.n	6a80 <_dtoa_r+0x700>
    6dda:	2301      	movs	r3, #1
    6ddc:	930b      	str	r3, [sp, #44]	; 0x2c
    6dde:	e666      	b.n	6aae <_dtoa_r+0x72e>
    6de0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
    6de4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    6de6:	e48f      	b.n	6708 <_dtoa_r+0x388>
    6de8:	0000aad8 	.word	0x0000aad8
    6dec:	0000aab0 	.word	0x0000aab0
    6df0:	3ff00000 	.word	0x3ff00000
    6df4:	401c0000 	.word	0x401c0000
    6df8:	3fe00000 	.word	0x3fe00000
    6dfc:	40240000 	.word	0x40240000
    6e00:	40140000 	.word	0x40140000
    6e04:	4650      	mov	r0, sl
    6e06:	f7fb f84f 	bl	1ea8 <__aeabi_i2d>
    6e0a:	463a      	mov	r2, r7
    6e0c:	4643      	mov	r3, r8
    6e0e:	f7fb f8b1 	bl	1f74 <__aeabi_dmul>
    6e12:	2200      	movs	r2, #0
    6e14:	4bc1      	ldr	r3, [pc, #772]	; (711c <_dtoa_r+0xd9c>)
    6e16:	f7fa fefb 	bl	1c10 <__adddf3>
    6e1a:	4605      	mov	r5, r0
    6e1c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
    6e20:	4641      	mov	r1, r8
    6e22:	2200      	movs	r2, #0
    6e24:	4bbe      	ldr	r3, [pc, #760]	; (7120 <_dtoa_r+0xda0>)
    6e26:	4638      	mov	r0, r7
    6e28:	f7fa fef0 	bl	1c0c <__aeabi_dsub>
    6e2c:	462a      	mov	r2, r5
    6e2e:	4633      	mov	r3, r6
    6e30:	4682      	mov	sl, r0
    6e32:	468b      	mov	fp, r1
    6e34:	f7fb fb2e 	bl	2494 <__aeabi_dcmpgt>
    6e38:	4680      	mov	r8, r0
    6e3a:	2800      	cmp	r0, #0
    6e3c:	f040 8110 	bne.w	7060 <_dtoa_r+0xce0>
    6e40:	462a      	mov	r2, r5
    6e42:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
    6e46:	4650      	mov	r0, sl
    6e48:	4659      	mov	r1, fp
    6e4a:	f7fb fb05 	bl	2458 <__aeabi_dcmplt>
    6e4e:	b118      	cbz	r0, 6e58 <_dtoa_r+0xad8>
    6e50:	4646      	mov	r6, r8
    6e52:	e771      	b.n	6d38 <_dtoa_r+0x9b8>
    6e54:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
    6e58:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
    6e5c:	f7ff bb8a 	b.w	6574 <_dtoa_r+0x1f4>
    6e60:	9804      	ldr	r0, [sp, #16]
    6e62:	f7ff babb 	b.w	63dc <_dtoa_r+0x5c>
    6e66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6e68:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    6e6a:	970c      	str	r7, [sp, #48]	; 0x30
    6e6c:	1afb      	subs	r3, r7, r3
    6e6e:	441a      	add	r2, r3
    6e70:	920d      	str	r2, [sp, #52]	; 0x34
    6e72:	2700      	movs	r7, #0
    6e74:	e469      	b.n	674a <_dtoa_r+0x3ca>
    6e76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    6e7a:	f04f 0a02 	mov.w	sl, #2
    6e7e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    6e82:	e657      	b.n	6b34 <_dtoa_r+0x7b4>
    6e84:	2100      	movs	r1, #0
    6e86:	2301      	movs	r3, #1
    6e88:	6461      	str	r1, [r4, #68]	; 0x44
    6e8a:	4620      	mov	r0, r4
    6e8c:	9325      	str	r3, [sp, #148]	; 0x94
    6e8e:	f001 fb19 	bl	84c4 <_Balloc>
    6e92:	9b25      	ldr	r3, [sp, #148]	; 0x94
    6e94:	9004      	str	r0, [sp, #16]
    6e96:	6420      	str	r0, [r4, #64]	; 0x40
    6e98:	930a      	str	r3, [sp, #40]	; 0x28
    6e9a:	930f      	str	r3, [sp, #60]	; 0x3c
    6e9c:	e629      	b.n	6af2 <_dtoa_r+0x772>
    6e9e:	2a00      	cmp	r2, #0
    6ea0:	46d0      	mov	r8, sl
    6ea2:	f8cd b018 	str.w	fp, [sp, #24]
    6ea6:	469a      	mov	sl, r3
    6ea8:	dd11      	ble.n	6ece <_dtoa_r+0xb4e>
    6eaa:	4649      	mov	r1, r9
    6eac:	2201      	movs	r2, #1
    6eae:	4620      	mov	r0, r4
    6eb0:	f001 fcb4 	bl	881c <__lshift>
    6eb4:	4641      	mov	r1, r8
    6eb6:	4681      	mov	r9, r0
    6eb8:	f001 fd02 	bl	88c0 <__mcmp>
    6ebc:	2800      	cmp	r0, #0
    6ebe:	f340 8146 	ble.w	714e <_dtoa_r+0xdce>
    6ec2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
    6ec6:	f000 8106 	beq.w	70d6 <_dtoa_r+0xd56>
    6eca:	f105 0a31 	add.w	sl, r5, #49	; 0x31
    6ece:	46b3      	mov	fp, r6
    6ed0:	f887 a000 	strb.w	sl, [r7]
    6ed4:	1c7d      	adds	r5, r7, #1
    6ed6:	9e06      	ldr	r6, [sp, #24]
    6ed8:	e5d2      	b.n	6a80 <_dtoa_r+0x700>
    6eda:	d104      	bne.n	6ee6 <_dtoa_r+0xb66>
    6edc:	f01a 0f01 	tst.w	sl, #1
    6ee0:	d001      	beq.n	6ee6 <_dtoa_r+0xb66>
    6ee2:	e5bd      	b.n	6a60 <_dtoa_r+0x6e0>
    6ee4:	4615      	mov	r5, r2
    6ee6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
    6eea:	2b30      	cmp	r3, #48	; 0x30
    6eec:	f105 32ff 	add.w	r2, r5, #4294967295
    6ef0:	d0f8      	beq.n	6ee4 <_dtoa_r+0xb64>
    6ef2:	e5c5      	b.n	6a80 <_dtoa_r+0x700>
    6ef4:	9904      	ldr	r1, [sp, #16]
    6ef6:	2230      	movs	r2, #48	; 0x30
    6ef8:	700a      	strb	r2, [r1, #0]
    6efa:	9a02      	ldr	r2, [sp, #8]
    6efc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
    6f00:	3201      	adds	r2, #1
    6f02:	9202      	str	r2, [sp, #8]
    6f04:	f7ff bbfc 	b.w	6700 <_dtoa_r+0x380>
    6f08:	f000 80bb 	beq.w	7082 <_dtoa_r+0xd02>
    6f0c:	9b02      	ldr	r3, [sp, #8]
    6f0e:	425d      	negs	r5, r3
    6f10:	4b84      	ldr	r3, [pc, #528]	; (7124 <_dtoa_r+0xda4>)
    6f12:	f005 020f 	and.w	r2, r5, #15
    6f16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    6f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
    6f1e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    6f22:	f7fb f827 	bl	1f74 <__aeabi_dmul>
    6f26:	112d      	asrs	r5, r5, #4
    6f28:	4607      	mov	r7, r0
    6f2a:	4688      	mov	r8, r1
    6f2c:	f000 812c 	beq.w	7188 <_dtoa_r+0xe08>
    6f30:	4e7d      	ldr	r6, [pc, #500]	; (7128 <_dtoa_r+0xda8>)
    6f32:	f04f 0a02 	mov.w	sl, #2
    6f36:	07eb      	lsls	r3, r5, #31
    6f38:	d509      	bpl.n	6f4e <_dtoa_r+0xbce>
    6f3a:	4638      	mov	r0, r7
    6f3c:	4641      	mov	r1, r8
    6f3e:	e9d6 2300 	ldrd	r2, r3, [r6]
    6f42:	f7fb f817 	bl	1f74 <__aeabi_dmul>
    6f46:	f10a 0a01 	add.w	sl, sl, #1
    6f4a:	4607      	mov	r7, r0
    6f4c:	4688      	mov	r8, r1
    6f4e:	106d      	asrs	r5, r5, #1
    6f50:	f106 0608 	add.w	r6, r6, #8
    6f54:	d1ef      	bne.n	6f36 <_dtoa_r+0xbb6>
    6f56:	e608      	b.n	6b6a <_dtoa_r+0x7ea>
    6f58:	6871      	ldr	r1, [r6, #4]
    6f5a:	4620      	mov	r0, r4
    6f5c:	f001 fab2 	bl	84c4 <_Balloc>
    6f60:	6933      	ldr	r3, [r6, #16]
    6f62:	3302      	adds	r3, #2
    6f64:	009a      	lsls	r2, r3, #2
    6f66:	4605      	mov	r5, r0
    6f68:	f106 010c 	add.w	r1, r6, #12
    6f6c:	300c      	adds	r0, #12
    6f6e:	f001 f99f 	bl	82b0 <memcpy>
    6f72:	4629      	mov	r1, r5
    6f74:	2201      	movs	r2, #1
    6f76:	4620      	mov	r0, r4
    6f78:	f001 fc50 	bl	881c <__lshift>
    6f7c:	9006      	str	r0, [sp, #24]
    6f7e:	e4b5      	b.n	68ec <_dtoa_r+0x56c>
    6f80:	2b39      	cmp	r3, #57	; 0x39
    6f82:	f8cd b018 	str.w	fp, [sp, #24]
    6f86:	46d0      	mov	r8, sl
    6f88:	f000 80a5 	beq.w	70d6 <_dtoa_r+0xd56>
    6f8c:	f103 0a01 	add.w	sl, r3, #1
    6f90:	46b3      	mov	fp, r6
    6f92:	f887 a000 	strb.w	sl, [r7]
    6f96:	1c7d      	adds	r5, r7, #1
    6f98:	9e06      	ldr	r6, [sp, #24]
    6f9a:	e571      	b.n	6a80 <_dtoa_r+0x700>
    6f9c:	465a      	mov	r2, fp
    6f9e:	46d0      	mov	r8, sl
    6fa0:	46b3      	mov	fp, r6
    6fa2:	469a      	mov	sl, r3
    6fa4:	4616      	mov	r6, r2
    6fa6:	e54f      	b.n	6a48 <_dtoa_r+0x6c8>
    6fa8:	9b12      	ldr	r3, [sp, #72]	; 0x48
    6faa:	495e      	ldr	r1, [pc, #376]	; (7124 <_dtoa_r+0xda4>)
    6fac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
    6fb0:	462a      	mov	r2, r5
    6fb2:	4633      	mov	r3, r6
    6fb4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    6fb8:	f7fa ffdc 	bl	1f74 <__aeabi_dmul>
    6fbc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
    6fc0:	4638      	mov	r0, r7
    6fc2:	4641      	mov	r1, r8
    6fc4:	f7fb fa70 	bl	24a8 <__aeabi_d2iz>
    6fc8:	4605      	mov	r5, r0
    6fca:	f7fa ff6d 	bl	1ea8 <__aeabi_i2d>
    6fce:	460b      	mov	r3, r1
    6fd0:	4602      	mov	r2, r0
    6fd2:	4641      	mov	r1, r8
    6fd4:	4638      	mov	r0, r7
    6fd6:	f7fa fe19 	bl	1c0c <__aeabi_dsub>
    6fda:	9b12      	ldr	r3, [sp, #72]	; 0x48
    6fdc:	460f      	mov	r7, r1
    6fde:	9904      	ldr	r1, [sp, #16]
    6fe0:	3530      	adds	r5, #48	; 0x30
    6fe2:	2b01      	cmp	r3, #1
    6fe4:	700d      	strb	r5, [r1, #0]
    6fe6:	4606      	mov	r6, r0
    6fe8:	f101 0501 	add.w	r5, r1, #1
    6fec:	d026      	beq.n	703c <_dtoa_r+0xcbc>
    6fee:	9b12      	ldr	r3, [sp, #72]	; 0x48
    6ff0:	9a04      	ldr	r2, [sp, #16]
    6ff2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 7130 <_dtoa_r+0xdb0>
    6ff6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
    6ffa:	4413      	add	r3, r2
    6ffc:	f04f 0a00 	mov.w	sl, #0
    7000:	4699      	mov	r9, r3
    7002:	4652      	mov	r2, sl
    7004:	465b      	mov	r3, fp
    7006:	4630      	mov	r0, r6
    7008:	4639      	mov	r1, r7
    700a:	f7fa ffb3 	bl	1f74 <__aeabi_dmul>
    700e:	460f      	mov	r7, r1
    7010:	4606      	mov	r6, r0
    7012:	f7fb fa49 	bl	24a8 <__aeabi_d2iz>
    7016:	4680      	mov	r8, r0
    7018:	f7fa ff46 	bl	1ea8 <__aeabi_i2d>
    701c:	f108 0830 	add.w	r8, r8, #48	; 0x30
    7020:	4602      	mov	r2, r0
    7022:	460b      	mov	r3, r1
    7024:	4630      	mov	r0, r6
    7026:	4639      	mov	r1, r7
    7028:	f7fa fdf0 	bl	1c0c <__aeabi_dsub>
    702c:	f805 8b01 	strb.w	r8, [r5], #1
    7030:	454d      	cmp	r5, r9
    7032:	4606      	mov	r6, r0
    7034:	460f      	mov	r7, r1
    7036:	d1e4      	bne.n	7002 <_dtoa_r+0xc82>
    7038:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
    703c:	4b3b      	ldr	r3, [pc, #236]	; (712c <_dtoa_r+0xdac>)
    703e:	2200      	movs	r2, #0
    7040:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
    7044:	f7fa fde4 	bl	1c10 <__adddf3>
    7048:	4632      	mov	r2, r6
    704a:	463b      	mov	r3, r7
    704c:	f7fb fa04 	bl	2458 <__aeabi_dcmplt>
    7050:	2800      	cmp	r0, #0
    7052:	d046      	beq.n	70e2 <_dtoa_r+0xd62>
    7054:	9b15      	ldr	r3, [sp, #84]	; 0x54
    7056:	9302      	str	r3, [sp, #8]
    7058:	f815 8c01 	ldrb.w	r8, [r5, #-1]
    705c:	f7ff bb43 	b.w	66e6 <_dtoa_r+0x366>
    7060:	f04f 0800 	mov.w	r8, #0
    7064:	4646      	mov	r6, r8
    7066:	e6a9      	b.n	6dbc <_dtoa_r+0xa3c>
    7068:	9b08      	ldr	r3, [sp, #32]
    706a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    706c:	1a9d      	subs	r5, r3, r2
    706e:	2300      	movs	r3, #0
    7070:	f7ff bb71 	b.w	6756 <_dtoa_r+0x3d6>
    7074:	9b18      	ldr	r3, [sp, #96]	; 0x60
    7076:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    7078:	9d08      	ldr	r5, [sp, #32]
    707a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    707e:	f7ff bb6a 	b.w	6756 <_dtoa_r+0x3d6>
    7082:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
    7086:	f04f 0a02 	mov.w	sl, #2
    708a:	e56e      	b.n	6b6a <_dtoa_r+0x7ea>
    708c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    708e:	2b00      	cmp	r3, #0
    7090:	f43f aeb8 	beq.w	6e04 <_dtoa_r+0xa84>
    7094:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7096:	2b00      	cmp	r3, #0
    7098:	f77f aede 	ble.w	6e58 <_dtoa_r+0xad8>
    709c:	2200      	movs	r2, #0
    709e:	4b24      	ldr	r3, [pc, #144]	; (7130 <_dtoa_r+0xdb0>)
    70a0:	4638      	mov	r0, r7
    70a2:	4641      	mov	r1, r8
    70a4:	f7fa ff66 	bl	1f74 <__aeabi_dmul>
    70a8:	4607      	mov	r7, r0
    70aa:	4688      	mov	r8, r1
    70ac:	f10a 0001 	add.w	r0, sl, #1
    70b0:	f7fa fefa 	bl	1ea8 <__aeabi_i2d>
    70b4:	463a      	mov	r2, r7
    70b6:	4643      	mov	r3, r8
    70b8:	f7fa ff5c 	bl	1f74 <__aeabi_dmul>
    70bc:	2200      	movs	r2, #0
    70be:	4b17      	ldr	r3, [pc, #92]	; (711c <_dtoa_r+0xd9c>)
    70c0:	f7fa fda6 	bl	1c10 <__adddf3>
    70c4:	9a02      	ldr	r2, [sp, #8]
    70c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    70c8:	9312      	str	r3, [sp, #72]	; 0x48
    70ca:	3a01      	subs	r2, #1
    70cc:	4605      	mov	r5, r0
    70ce:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
    70d2:	9215      	str	r2, [sp, #84]	; 0x54
    70d4:	e56a      	b.n	6bac <_dtoa_r+0x82c>
    70d6:	2239      	movs	r2, #57	; 0x39
    70d8:	46b3      	mov	fp, r6
    70da:	703a      	strb	r2, [r7, #0]
    70dc:	9e06      	ldr	r6, [sp, #24]
    70de:	1c7d      	adds	r5, r7, #1
    70e0:	e4c0      	b.n	6a64 <_dtoa_r+0x6e4>
    70e2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
    70e6:	2000      	movs	r0, #0
    70e8:	4910      	ldr	r1, [pc, #64]	; (712c <_dtoa_r+0xdac>)
    70ea:	f7fa fd8f 	bl	1c0c <__aeabi_dsub>
    70ee:	4632      	mov	r2, r6
    70f0:	463b      	mov	r3, r7
    70f2:	f7fb f9cf 	bl	2494 <__aeabi_dcmpgt>
    70f6:	b908      	cbnz	r0, 70fc <_dtoa_r+0xd7c>
    70f8:	e6ae      	b.n	6e58 <_dtoa_r+0xad8>
    70fa:	4615      	mov	r5, r2
    70fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
    7100:	2b30      	cmp	r3, #48	; 0x30
    7102:	f105 32ff 	add.w	r2, r5, #4294967295
    7106:	d0f8      	beq.n	70fa <_dtoa_r+0xd7a>
    7108:	e5d7      	b.n	6cba <_dtoa_r+0x93a>
    710a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
    710e:	9b15      	ldr	r3, [sp, #84]	; 0x54
    7110:	9302      	str	r3, [sp, #8]
    7112:	f7ff bae8 	b.w	66e6 <_dtoa_r+0x366>
    7116:	970c      	str	r7, [sp, #48]	; 0x30
    7118:	f7ff bba5 	b.w	6866 <_dtoa_r+0x4e6>
    711c:	401c0000 	.word	0x401c0000
    7120:	40140000 	.word	0x40140000
    7124:	0000aad8 	.word	0x0000aad8
    7128:	0000aab0 	.word	0x0000aab0
    712c:	3fe00000 	.word	0x3fe00000
    7130:	40240000 	.word	0x40240000
    7134:	2b39      	cmp	r3, #57	; 0x39
    7136:	f8cd b018 	str.w	fp, [sp, #24]
    713a:	46d0      	mov	r8, sl
    713c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
    7140:	469a      	mov	sl, r3
    7142:	d0c8      	beq.n	70d6 <_dtoa_r+0xd56>
    7144:	f1bb 0f00 	cmp.w	fp, #0
    7148:	f73f aebf 	bgt.w	6eca <_dtoa_r+0xb4a>
    714c:	e6bf      	b.n	6ece <_dtoa_r+0xb4e>
    714e:	f47f aebe 	bne.w	6ece <_dtoa_r+0xb4e>
    7152:	f01a 0f01 	tst.w	sl, #1
    7156:	f43f aeba 	beq.w	6ece <_dtoa_r+0xb4e>
    715a:	e6b2      	b.n	6ec2 <_dtoa_r+0xb42>
    715c:	f04f 0800 	mov.w	r8, #0
    7160:	4646      	mov	r6, r8
    7162:	e5e9      	b.n	6d38 <_dtoa_r+0x9b8>
    7164:	4631      	mov	r1, r6
    7166:	2300      	movs	r3, #0
    7168:	220a      	movs	r2, #10
    716a:	4620      	mov	r0, r4
    716c:	f001 f9da 	bl	8524 <__multadd>
    7170:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7172:	2b00      	cmp	r3, #0
    7174:	4606      	mov	r6, r0
    7176:	dd0a      	ble.n	718e <_dtoa_r+0xe0e>
    7178:	930a      	str	r3, [sp, #40]	; 0x28
    717a:	f7ff bbaa 	b.w	68d2 <_dtoa_r+0x552>
    717e:	9b24      	ldr	r3, [sp, #144]	; 0x90
    7180:	2b02      	cmp	r3, #2
    7182:	dc23      	bgt.n	71cc <_dtoa_r+0xe4c>
    7184:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7186:	e43b      	b.n	6a00 <_dtoa_r+0x680>
    7188:	f04f 0a02 	mov.w	sl, #2
    718c:	e4ed      	b.n	6b6a <_dtoa_r+0x7ea>
    718e:	9b24      	ldr	r3, [sp, #144]	; 0x90
    7190:	2b02      	cmp	r3, #2
    7192:	dc1b      	bgt.n	71cc <_dtoa_r+0xe4c>
    7194:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7196:	e7ef      	b.n	7178 <_dtoa_r+0xdf8>
    7198:	2500      	movs	r5, #0
    719a:	6465      	str	r5, [r4, #68]	; 0x44
    719c:	4629      	mov	r1, r5
    719e:	4620      	mov	r0, r4
    71a0:	f001 f990 	bl	84c4 <_Balloc>
    71a4:	f04f 33ff 	mov.w	r3, #4294967295
    71a8:	930a      	str	r3, [sp, #40]	; 0x28
    71aa:	930f      	str	r3, [sp, #60]	; 0x3c
    71ac:	2301      	movs	r3, #1
    71ae:	9004      	str	r0, [sp, #16]
    71b0:	9525      	str	r5, [sp, #148]	; 0x94
    71b2:	6420      	str	r0, [r4, #64]	; 0x40
    71b4:	930b      	str	r3, [sp, #44]	; 0x2c
    71b6:	f7ff b9dd 	b.w	6574 <_dtoa_r+0x1f4>
    71ba:	2501      	movs	r5, #1
    71bc:	f7ff b9a5 	b.w	650a <_dtoa_r+0x18a>
    71c0:	f43f ab69 	beq.w	6896 <_dtoa_r+0x516>
    71c4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
    71c8:	f7ff bbf9 	b.w	69be <_dtoa_r+0x63e>
    71cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    71ce:	930a      	str	r3, [sp, #40]	; 0x28
    71d0:	e5e5      	b.n	6d9e <_dtoa_r+0xa1e>
    71d2:	bf00      	nop

000071d4 <__sflush_r>:
    71d4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
    71d8:	b29a      	uxth	r2, r3
    71da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    71de:	460d      	mov	r5, r1
    71e0:	0711      	lsls	r1, r2, #28
    71e2:	4680      	mov	r8, r0
    71e4:	d43a      	bmi.n	725c <__sflush_r+0x88>
    71e6:	686a      	ldr	r2, [r5, #4]
    71e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    71ec:	2a00      	cmp	r2, #0
    71ee:	81ab      	strh	r3, [r5, #12]
    71f0:	dd6f      	ble.n	72d2 <__sflush_r+0xfe>
    71f2:	6aac      	ldr	r4, [r5, #40]	; 0x28
    71f4:	2c00      	cmp	r4, #0
    71f6:	d049      	beq.n	728c <__sflush_r+0xb8>
    71f8:	2200      	movs	r2, #0
    71fa:	b29b      	uxth	r3, r3
    71fc:	f8d8 6000 	ldr.w	r6, [r8]
    7200:	f8c8 2000 	str.w	r2, [r8]
    7204:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    7208:	d067      	beq.n	72da <__sflush_r+0x106>
    720a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
    720c:	075f      	lsls	r7, r3, #29
    720e:	d505      	bpl.n	721c <__sflush_r+0x48>
    7210:	6869      	ldr	r1, [r5, #4]
    7212:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    7214:	1a52      	subs	r2, r2, r1
    7216:	b10b      	cbz	r3, 721c <__sflush_r+0x48>
    7218:	6beb      	ldr	r3, [r5, #60]	; 0x3c
    721a:	1ad2      	subs	r2, r2, r3
    721c:	2300      	movs	r3, #0
    721e:	69e9      	ldr	r1, [r5, #28]
    7220:	4640      	mov	r0, r8
    7222:	47a0      	blx	r4
    7224:	1c44      	adds	r4, r0, #1
    7226:	d03c      	beq.n	72a2 <__sflush_r+0xce>
    7228:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
    722c:	692a      	ldr	r2, [r5, #16]
    722e:	602a      	str	r2, [r5, #0]
    7230:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    7234:	2200      	movs	r2, #0
    7236:	81ab      	strh	r3, [r5, #12]
    7238:	04db      	lsls	r3, r3, #19
    723a:	606a      	str	r2, [r5, #4]
    723c:	d447      	bmi.n	72ce <__sflush_r+0xfa>
    723e:	6b29      	ldr	r1, [r5, #48]	; 0x30
    7240:	f8c8 6000 	str.w	r6, [r8]
    7244:	b311      	cbz	r1, 728c <__sflush_r+0xb8>
    7246:	f105 0340 	add.w	r3, r5, #64	; 0x40
    724a:	4299      	cmp	r1, r3
    724c:	d002      	beq.n	7254 <__sflush_r+0x80>
    724e:	4640      	mov	r0, r8
    7250:	f000 f9de 	bl	7610 <_free_r>
    7254:	2000      	movs	r0, #0
    7256:	6328      	str	r0, [r5, #48]	; 0x30
    7258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    725c:	692e      	ldr	r6, [r5, #16]
    725e:	b1ae      	cbz	r6, 728c <__sflush_r+0xb8>
    7260:	682c      	ldr	r4, [r5, #0]
    7262:	602e      	str	r6, [r5, #0]
    7264:	0791      	lsls	r1, r2, #30
    7266:	bf0c      	ite	eq
    7268:	696b      	ldreq	r3, [r5, #20]
    726a:	2300      	movne	r3, #0
    726c:	1ba4      	subs	r4, r4, r6
    726e:	60ab      	str	r3, [r5, #8]
    7270:	e00a      	b.n	7288 <__sflush_r+0xb4>
    7272:	4623      	mov	r3, r4
    7274:	4632      	mov	r2, r6
    7276:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    7278:	69e9      	ldr	r1, [r5, #28]
    727a:	4640      	mov	r0, r8
    727c:	47b8      	blx	r7
    727e:	2800      	cmp	r0, #0
    7280:	eba4 0400 	sub.w	r4, r4, r0
    7284:	4406      	add	r6, r0
    7286:	dd04      	ble.n	7292 <__sflush_r+0xbe>
    7288:	2c00      	cmp	r4, #0
    728a:	dcf2      	bgt.n	7272 <__sflush_r+0x9e>
    728c:	2000      	movs	r0, #0
    728e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7292:	89ab      	ldrh	r3, [r5, #12]
    7294:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    7298:	81ab      	strh	r3, [r5, #12]
    729a:	f04f 30ff 	mov.w	r0, #4294967295
    729e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    72a2:	f8d8 4000 	ldr.w	r4, [r8]
    72a6:	2c1d      	cmp	r4, #29
    72a8:	d8f3      	bhi.n	7292 <__sflush_r+0xbe>
    72aa:	4b19      	ldr	r3, [pc, #100]	; (7310 <__sflush_r+0x13c>)
    72ac:	40e3      	lsrs	r3, r4
    72ae:	43db      	mvns	r3, r3
    72b0:	f013 0301 	ands.w	r3, r3, #1
    72b4:	d1ed      	bne.n	7292 <__sflush_r+0xbe>
    72b6:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
    72ba:	606b      	str	r3, [r5, #4]
    72bc:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
    72c0:	6929      	ldr	r1, [r5, #16]
    72c2:	81ab      	strh	r3, [r5, #12]
    72c4:	04da      	lsls	r2, r3, #19
    72c6:	6029      	str	r1, [r5, #0]
    72c8:	d5b9      	bpl.n	723e <__sflush_r+0x6a>
    72ca:	2c00      	cmp	r4, #0
    72cc:	d1b7      	bne.n	723e <__sflush_r+0x6a>
    72ce:	6528      	str	r0, [r5, #80]	; 0x50
    72d0:	e7b5      	b.n	723e <__sflush_r+0x6a>
    72d2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
    72d4:	2a00      	cmp	r2, #0
    72d6:	dc8c      	bgt.n	71f2 <__sflush_r+0x1e>
    72d8:	e7d8      	b.n	728c <__sflush_r+0xb8>
    72da:	2301      	movs	r3, #1
    72dc:	69e9      	ldr	r1, [r5, #28]
    72de:	4640      	mov	r0, r8
    72e0:	47a0      	blx	r4
    72e2:	1c43      	adds	r3, r0, #1
    72e4:	4602      	mov	r2, r0
    72e6:	d002      	beq.n	72ee <__sflush_r+0x11a>
    72e8:	89ab      	ldrh	r3, [r5, #12]
    72ea:	6aac      	ldr	r4, [r5, #40]	; 0x28
    72ec:	e78e      	b.n	720c <__sflush_r+0x38>
    72ee:	f8d8 3000 	ldr.w	r3, [r8]
    72f2:	2b00      	cmp	r3, #0
    72f4:	d0f8      	beq.n	72e8 <__sflush_r+0x114>
    72f6:	2b1d      	cmp	r3, #29
    72f8:	d001      	beq.n	72fe <__sflush_r+0x12a>
    72fa:	2b16      	cmp	r3, #22
    72fc:	d102      	bne.n	7304 <__sflush_r+0x130>
    72fe:	f8c8 6000 	str.w	r6, [r8]
    7302:	e7c3      	b.n	728c <__sflush_r+0xb8>
    7304:	89ab      	ldrh	r3, [r5, #12]
    7306:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    730a:	81ab      	strh	r3, [r5, #12]
    730c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7310:	20400001 	.word	0x20400001

00007314 <_fflush_r>:
    7314:	b538      	push	{r3, r4, r5, lr}
    7316:	460d      	mov	r5, r1
    7318:	4604      	mov	r4, r0
    731a:	b108      	cbz	r0, 7320 <_fflush_r+0xc>
    731c:	6b83      	ldr	r3, [r0, #56]	; 0x38
    731e:	b1bb      	cbz	r3, 7350 <_fflush_r+0x3c>
    7320:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
    7324:	b188      	cbz	r0, 734a <_fflush_r+0x36>
    7326:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    7328:	07db      	lsls	r3, r3, #31
    732a:	d401      	bmi.n	7330 <_fflush_r+0x1c>
    732c:	0581      	lsls	r1, r0, #22
    732e:	d517      	bpl.n	7360 <_fflush_r+0x4c>
    7330:	4620      	mov	r0, r4
    7332:	4629      	mov	r1, r5
    7334:	f7ff ff4e 	bl	71d4 <__sflush_r>
    7338:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    733a:	07da      	lsls	r2, r3, #31
    733c:	4604      	mov	r4, r0
    733e:	d402      	bmi.n	7346 <_fflush_r+0x32>
    7340:	89ab      	ldrh	r3, [r5, #12]
    7342:	059b      	lsls	r3, r3, #22
    7344:	d507      	bpl.n	7356 <_fflush_r+0x42>
    7346:	4620      	mov	r0, r4
    7348:	bd38      	pop	{r3, r4, r5, pc}
    734a:	4604      	mov	r4, r0
    734c:	4620      	mov	r0, r4
    734e:	bd38      	pop	{r3, r4, r5, pc}
    7350:	f000 f838 	bl	73c4 <__sinit>
    7354:	e7e4      	b.n	7320 <_fflush_r+0xc>
    7356:	6da8      	ldr	r0, [r5, #88]	; 0x58
    7358:	f000 fc04 	bl	7b64 <__retarget_lock_release_recursive>
    735c:	4620      	mov	r0, r4
    735e:	bd38      	pop	{r3, r4, r5, pc}
    7360:	6da8      	ldr	r0, [r5, #88]	; 0x58
    7362:	f000 fbfd 	bl	7b60 <__retarget_lock_acquire_recursive>
    7366:	e7e3      	b.n	7330 <_fflush_r+0x1c>

00007368 <_cleanup_r>:
    7368:	4901      	ldr	r1, [pc, #4]	; (7370 <_cleanup_r+0x8>)
    736a:	f000 bbaf 	b.w	7acc <_fwalk_reent>
    736e:	bf00      	nop
    7370:	0000916d 	.word	0x0000916d

00007374 <std.isra.0>:
    7374:	b510      	push	{r4, lr}
    7376:	2300      	movs	r3, #0
    7378:	4604      	mov	r4, r0
    737a:	8181      	strh	r1, [r0, #12]
    737c:	81c2      	strh	r2, [r0, #14]
    737e:	6003      	str	r3, [r0, #0]
    7380:	6043      	str	r3, [r0, #4]
    7382:	6083      	str	r3, [r0, #8]
    7384:	6643      	str	r3, [r0, #100]	; 0x64
    7386:	6103      	str	r3, [r0, #16]
    7388:	6143      	str	r3, [r0, #20]
    738a:	6183      	str	r3, [r0, #24]
    738c:	4619      	mov	r1, r3
    738e:	2208      	movs	r2, #8
    7390:	305c      	adds	r0, #92	; 0x5c
    7392:	f7fb f911 	bl	25b8 <memset>
    7396:	4807      	ldr	r0, [pc, #28]	; (73b4 <std.isra.0+0x40>)
    7398:	4907      	ldr	r1, [pc, #28]	; (73b8 <std.isra.0+0x44>)
    739a:	4a08      	ldr	r2, [pc, #32]	; (73bc <std.isra.0+0x48>)
    739c:	4b08      	ldr	r3, [pc, #32]	; (73c0 <std.isra.0+0x4c>)
    739e:	6220      	str	r0, [r4, #32]
    73a0:	61e4      	str	r4, [r4, #28]
    73a2:	6261      	str	r1, [r4, #36]	; 0x24
    73a4:	62a2      	str	r2, [r4, #40]	; 0x28
    73a6:	62e3      	str	r3, [r4, #44]	; 0x2c
    73a8:	f104 0058 	add.w	r0, r4, #88	; 0x58
    73ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    73b0:	f000 bbd2 	b.w	7b58 <__retarget_lock_init_recursive>
    73b4:	0000267d 	.word	0x0000267d
    73b8:	000026a1 	.word	0x000026a1
    73bc:	000026dd 	.word	0x000026dd
    73c0:	000026fd 	.word	0x000026fd

000073c4 <__sinit>:
    73c4:	b510      	push	{r4, lr}
    73c6:	4604      	mov	r4, r0
    73c8:	4812      	ldr	r0, [pc, #72]	; (7414 <__sinit+0x50>)
    73ca:	f000 fbc9 	bl	7b60 <__retarget_lock_acquire_recursive>
    73ce:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    73d0:	b9d2      	cbnz	r2, 7408 <__sinit+0x44>
    73d2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
    73d6:	4810      	ldr	r0, [pc, #64]	; (7418 <__sinit+0x54>)
    73d8:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
    73dc:	2103      	movs	r1, #3
    73de:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
    73e2:	63e0      	str	r0, [r4, #60]	; 0x3c
    73e4:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
    73e8:	6860      	ldr	r0, [r4, #4]
    73ea:	2104      	movs	r1, #4
    73ec:	f7ff ffc2 	bl	7374 <std.isra.0>
    73f0:	2201      	movs	r2, #1
    73f2:	2109      	movs	r1, #9
    73f4:	68a0      	ldr	r0, [r4, #8]
    73f6:	f7ff ffbd 	bl	7374 <std.isra.0>
    73fa:	2202      	movs	r2, #2
    73fc:	2112      	movs	r1, #18
    73fe:	68e0      	ldr	r0, [r4, #12]
    7400:	f7ff ffb8 	bl	7374 <std.isra.0>
    7404:	2301      	movs	r3, #1
    7406:	63a3      	str	r3, [r4, #56]	; 0x38
    7408:	4802      	ldr	r0, [pc, #8]	; (7414 <__sinit+0x50>)
    740a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    740e:	f000 bba9 	b.w	7b64 <__retarget_lock_release_recursive>
    7412:	bf00      	nop
    7414:	20000d90 	.word	0x20000d90
    7418:	00007369 	.word	0x00007369

0000741c <__sfp_lock_acquire>:
    741c:	4801      	ldr	r0, [pc, #4]	; (7424 <__sfp_lock_acquire+0x8>)
    741e:	f000 bb9f 	b.w	7b60 <__retarget_lock_acquire_recursive>
    7422:	bf00      	nop
    7424:	20000da4 	.word	0x20000da4

00007428 <__sfp_lock_release>:
    7428:	4801      	ldr	r0, [pc, #4]	; (7430 <__sfp_lock_release+0x8>)
    742a:	f000 bb9b 	b.w	7b64 <__retarget_lock_release_recursive>
    742e:	bf00      	nop
    7430:	20000da4 	.word	0x20000da4

00007434 <__libc_fini_array>:
    7434:	b538      	push	{r3, r4, r5, lr}
    7436:	4c0a      	ldr	r4, [pc, #40]	; (7460 <__libc_fini_array+0x2c>)
    7438:	4d0a      	ldr	r5, [pc, #40]	; (7464 <__libc_fini_array+0x30>)
    743a:	1b64      	subs	r4, r4, r5
    743c:	10a4      	asrs	r4, r4, #2
    743e:	d00a      	beq.n	7456 <__libc_fini_array+0x22>
    7440:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
    7444:	3b01      	subs	r3, #1
    7446:	eb05 0583 	add.w	r5, r5, r3, lsl #2
    744a:	3c01      	subs	r4, #1
    744c:	f855 3904 	ldr.w	r3, [r5], #-4
    7450:	4798      	blx	r3
    7452:	2c00      	cmp	r4, #0
    7454:	d1f9      	bne.n	744a <__libc_fini_array+0x16>
    7456:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    745a:	f003 bc3b 	b.w	acd4 <_fini>
    745e:	bf00      	nop
    7460:	0000ace4 	.word	0x0000ace4
    7464:	0000ace0 	.word	0x0000ace0

00007468 <__fputwc>:
    7468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    746c:	b082      	sub	sp, #8
    746e:	4680      	mov	r8, r0
    7470:	4689      	mov	r9, r1
    7472:	4614      	mov	r4, r2
    7474:	f000 fb54 	bl	7b20 <__locale_mb_cur_max>
    7478:	2801      	cmp	r0, #1
    747a:	d036      	beq.n	74ea <__fputwc+0x82>
    747c:	464a      	mov	r2, r9
    747e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
    7482:	a901      	add	r1, sp, #4
    7484:	4640      	mov	r0, r8
    7486:	f001 fe09 	bl	909c <_wcrtomb_r>
    748a:	1c42      	adds	r2, r0, #1
    748c:	4606      	mov	r6, r0
    748e:	d025      	beq.n	74dc <__fputwc+0x74>
    7490:	b3a8      	cbz	r0, 74fe <__fputwc+0x96>
    7492:	f89d e004 	ldrb.w	lr, [sp, #4]
    7496:	2500      	movs	r5, #0
    7498:	f10d 0a04 	add.w	sl, sp, #4
    749c:	e009      	b.n	74b2 <__fputwc+0x4a>
    749e:	6823      	ldr	r3, [r4, #0]
    74a0:	1c5a      	adds	r2, r3, #1
    74a2:	6022      	str	r2, [r4, #0]
    74a4:	f883 e000 	strb.w	lr, [r3]
    74a8:	3501      	adds	r5, #1
    74aa:	42b5      	cmp	r5, r6
    74ac:	d227      	bcs.n	74fe <__fputwc+0x96>
    74ae:	f815 e00a 	ldrb.w	lr, [r5, sl]
    74b2:	68a3      	ldr	r3, [r4, #8]
    74b4:	3b01      	subs	r3, #1
    74b6:	2b00      	cmp	r3, #0
    74b8:	60a3      	str	r3, [r4, #8]
    74ba:	daf0      	bge.n	749e <__fputwc+0x36>
    74bc:	69a7      	ldr	r7, [r4, #24]
    74be:	42bb      	cmp	r3, r7
    74c0:	4671      	mov	r1, lr
    74c2:	4622      	mov	r2, r4
    74c4:	4640      	mov	r0, r8
    74c6:	db02      	blt.n	74ce <__fputwc+0x66>
    74c8:	f1be 0f0a 	cmp.w	lr, #10
    74cc:	d1e7      	bne.n	749e <__fputwc+0x36>
    74ce:	f001 fd8d 	bl	8fec <__swbuf_r>
    74d2:	1c43      	adds	r3, r0, #1
    74d4:	d1e8      	bne.n	74a8 <__fputwc+0x40>
    74d6:	b002      	add	sp, #8
    74d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    74dc:	89a3      	ldrh	r3, [r4, #12]
    74de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    74e2:	81a3      	strh	r3, [r4, #12]
    74e4:	b002      	add	sp, #8
    74e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    74ea:	f109 33ff 	add.w	r3, r9, #4294967295
    74ee:	2bfe      	cmp	r3, #254	; 0xfe
    74f0:	d8c4      	bhi.n	747c <__fputwc+0x14>
    74f2:	fa5f fe89 	uxtb.w	lr, r9
    74f6:	4606      	mov	r6, r0
    74f8:	f88d e004 	strb.w	lr, [sp, #4]
    74fc:	e7cb      	b.n	7496 <__fputwc+0x2e>
    74fe:	4648      	mov	r0, r9
    7500:	b002      	add	sp, #8
    7502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7506:	bf00      	nop

00007508 <_fputwc_r>:
    7508:	b530      	push	{r4, r5, lr}
    750a:	6e53      	ldr	r3, [r2, #100]	; 0x64
    750c:	f013 0f01 	tst.w	r3, #1
    7510:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
    7514:	4614      	mov	r4, r2
    7516:	b083      	sub	sp, #12
    7518:	4605      	mov	r5, r0
    751a:	b29a      	uxth	r2, r3
    751c:	d101      	bne.n	7522 <_fputwc_r+0x1a>
    751e:	0590      	lsls	r0, r2, #22
    7520:	d51c      	bpl.n	755c <_fputwc_r+0x54>
    7522:	0490      	lsls	r0, r2, #18
    7524:	d406      	bmi.n	7534 <_fputwc_r+0x2c>
    7526:	6e62      	ldr	r2, [r4, #100]	; 0x64
    7528:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    752c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    7530:	81a3      	strh	r3, [r4, #12]
    7532:	6662      	str	r2, [r4, #100]	; 0x64
    7534:	4628      	mov	r0, r5
    7536:	4622      	mov	r2, r4
    7538:	f7ff ff96 	bl	7468 <__fputwc>
    753c:	6e63      	ldr	r3, [r4, #100]	; 0x64
    753e:	07da      	lsls	r2, r3, #31
    7540:	4605      	mov	r5, r0
    7542:	d402      	bmi.n	754a <_fputwc_r+0x42>
    7544:	89a3      	ldrh	r3, [r4, #12]
    7546:	059b      	lsls	r3, r3, #22
    7548:	d502      	bpl.n	7550 <_fputwc_r+0x48>
    754a:	4628      	mov	r0, r5
    754c:	b003      	add	sp, #12
    754e:	bd30      	pop	{r4, r5, pc}
    7550:	6da0      	ldr	r0, [r4, #88]	; 0x58
    7552:	f000 fb07 	bl	7b64 <__retarget_lock_release_recursive>
    7556:	4628      	mov	r0, r5
    7558:	b003      	add	sp, #12
    755a:	bd30      	pop	{r4, r5, pc}
    755c:	6da0      	ldr	r0, [r4, #88]	; 0x58
    755e:	9101      	str	r1, [sp, #4]
    7560:	f000 fafe 	bl	7b60 <__retarget_lock_acquire_recursive>
    7564:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    7568:	9901      	ldr	r1, [sp, #4]
    756a:	b29a      	uxth	r2, r3
    756c:	e7d9      	b.n	7522 <_fputwc_r+0x1a>
    756e:	bf00      	nop

00007570 <_malloc_trim_r>:
    7570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7572:	4f24      	ldr	r7, [pc, #144]	; (7604 <_malloc_trim_r+0x94>)
    7574:	460c      	mov	r4, r1
    7576:	4606      	mov	r6, r0
    7578:	f000 ff98 	bl	84ac <__malloc_lock>
    757c:	68bb      	ldr	r3, [r7, #8]
    757e:	685d      	ldr	r5, [r3, #4]
    7580:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
    7584:	310f      	adds	r1, #15
    7586:	f025 0503 	bic.w	r5, r5, #3
    758a:	4429      	add	r1, r5
    758c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
    7590:	f021 010f 	bic.w	r1, r1, #15
    7594:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
    7598:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
    759c:	db07      	blt.n	75ae <_malloc_trim_r+0x3e>
    759e:	2100      	movs	r1, #0
    75a0:	4630      	mov	r0, r6
    75a2:	f001 fc45 	bl	8e30 <_sbrk_r>
    75a6:	68bb      	ldr	r3, [r7, #8]
    75a8:	442b      	add	r3, r5
    75aa:	4298      	cmp	r0, r3
    75ac:	d004      	beq.n	75b8 <_malloc_trim_r+0x48>
    75ae:	4630      	mov	r0, r6
    75b0:	f000 ff82 	bl	84b8 <__malloc_unlock>
    75b4:	2000      	movs	r0, #0
    75b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    75b8:	4261      	negs	r1, r4
    75ba:	4630      	mov	r0, r6
    75bc:	f001 fc38 	bl	8e30 <_sbrk_r>
    75c0:	3001      	adds	r0, #1
    75c2:	d00d      	beq.n	75e0 <_malloc_trim_r+0x70>
    75c4:	4b10      	ldr	r3, [pc, #64]	; (7608 <_malloc_trim_r+0x98>)
    75c6:	68ba      	ldr	r2, [r7, #8]
    75c8:	6819      	ldr	r1, [r3, #0]
    75ca:	1b2d      	subs	r5, r5, r4
    75cc:	f045 0501 	orr.w	r5, r5, #1
    75d0:	4630      	mov	r0, r6
    75d2:	1b09      	subs	r1, r1, r4
    75d4:	6055      	str	r5, [r2, #4]
    75d6:	6019      	str	r1, [r3, #0]
    75d8:	f000 ff6e 	bl	84b8 <__malloc_unlock>
    75dc:	2001      	movs	r0, #1
    75de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    75e0:	2100      	movs	r1, #0
    75e2:	4630      	mov	r0, r6
    75e4:	f001 fc24 	bl	8e30 <_sbrk_r>
    75e8:	68ba      	ldr	r2, [r7, #8]
    75ea:	1a83      	subs	r3, r0, r2
    75ec:	2b0f      	cmp	r3, #15
    75ee:	ddde      	ble.n	75ae <_malloc_trim_r+0x3e>
    75f0:	4c06      	ldr	r4, [pc, #24]	; (760c <_malloc_trim_r+0x9c>)
    75f2:	4905      	ldr	r1, [pc, #20]	; (7608 <_malloc_trim_r+0x98>)
    75f4:	6824      	ldr	r4, [r4, #0]
    75f6:	f043 0301 	orr.w	r3, r3, #1
    75fa:	1b00      	subs	r0, r0, r4
    75fc:	6053      	str	r3, [r2, #4]
    75fe:	6008      	str	r0, [r1, #0]
    7600:	e7d5      	b.n	75ae <_malloc_trim_r+0x3e>
    7602:	bf00      	nop
    7604:	200005d8 	.word	0x200005d8
    7608:	20000d4c 	.word	0x20000d4c
    760c:	200009e0 	.word	0x200009e0

00007610 <_free_r>:
    7610:	2900      	cmp	r1, #0
    7612:	d044      	beq.n	769e <_free_r+0x8e>
    7614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7618:	460d      	mov	r5, r1
    761a:	4680      	mov	r8, r0
    761c:	f000 ff46 	bl	84ac <__malloc_lock>
    7620:	f855 7c04 	ldr.w	r7, [r5, #-4]
    7624:	4969      	ldr	r1, [pc, #420]	; (77cc <_free_r+0x1bc>)
    7626:	f027 0301 	bic.w	r3, r7, #1
    762a:	f1a5 0408 	sub.w	r4, r5, #8
    762e:	18e2      	adds	r2, r4, r3
    7630:	688e      	ldr	r6, [r1, #8]
    7632:	6850      	ldr	r0, [r2, #4]
    7634:	42b2      	cmp	r2, r6
    7636:	f020 0003 	bic.w	r0, r0, #3
    763a:	d05e      	beq.n	76fa <_free_r+0xea>
    763c:	07fe      	lsls	r6, r7, #31
    763e:	6050      	str	r0, [r2, #4]
    7640:	d40b      	bmi.n	765a <_free_r+0x4a>
    7642:	f855 7c08 	ldr.w	r7, [r5, #-8]
    7646:	1be4      	subs	r4, r4, r7
    7648:	f101 0e08 	add.w	lr, r1, #8
    764c:	68a5      	ldr	r5, [r4, #8]
    764e:	4575      	cmp	r5, lr
    7650:	443b      	add	r3, r7
    7652:	d06d      	beq.n	7730 <_free_r+0x120>
    7654:	68e7      	ldr	r7, [r4, #12]
    7656:	60ef      	str	r7, [r5, #12]
    7658:	60bd      	str	r5, [r7, #8]
    765a:	1815      	adds	r5, r2, r0
    765c:	686d      	ldr	r5, [r5, #4]
    765e:	07ed      	lsls	r5, r5, #31
    7660:	d53e      	bpl.n	76e0 <_free_r+0xd0>
    7662:	f043 0201 	orr.w	r2, r3, #1
    7666:	6062      	str	r2, [r4, #4]
    7668:	50e3      	str	r3, [r4, r3]
    766a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    766e:	d217      	bcs.n	76a0 <_free_r+0x90>
    7670:	08db      	lsrs	r3, r3, #3
    7672:	1c58      	adds	r0, r3, #1
    7674:	109a      	asrs	r2, r3, #2
    7676:	684d      	ldr	r5, [r1, #4]
    7678:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
    767c:	60a7      	str	r7, [r4, #8]
    767e:	2301      	movs	r3, #1
    7680:	4093      	lsls	r3, r2
    7682:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
    7686:	432b      	orrs	r3, r5
    7688:	3a08      	subs	r2, #8
    768a:	60e2      	str	r2, [r4, #12]
    768c:	604b      	str	r3, [r1, #4]
    768e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
    7692:	60fc      	str	r4, [r7, #12]
    7694:	4640      	mov	r0, r8
    7696:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    769a:	f000 bf0d 	b.w	84b8 <__malloc_unlock>
    769e:	4770      	bx	lr
    76a0:	0a5a      	lsrs	r2, r3, #9
    76a2:	2a04      	cmp	r2, #4
    76a4:	d852      	bhi.n	774c <_free_r+0x13c>
    76a6:	099a      	lsrs	r2, r3, #6
    76a8:	f102 0739 	add.w	r7, r2, #57	; 0x39
    76ac:	00ff      	lsls	r7, r7, #3
    76ae:	f102 0538 	add.w	r5, r2, #56	; 0x38
    76b2:	19c8      	adds	r0, r1, r7
    76b4:	59ca      	ldr	r2, [r1, r7]
    76b6:	3808      	subs	r0, #8
    76b8:	4290      	cmp	r0, r2
    76ba:	d04f      	beq.n	775c <_free_r+0x14c>
    76bc:	6851      	ldr	r1, [r2, #4]
    76be:	f021 0103 	bic.w	r1, r1, #3
    76c2:	428b      	cmp	r3, r1
    76c4:	d232      	bcs.n	772c <_free_r+0x11c>
    76c6:	6892      	ldr	r2, [r2, #8]
    76c8:	4290      	cmp	r0, r2
    76ca:	d1f7      	bne.n	76bc <_free_r+0xac>
    76cc:	68c3      	ldr	r3, [r0, #12]
    76ce:	60a0      	str	r0, [r4, #8]
    76d0:	60e3      	str	r3, [r4, #12]
    76d2:	609c      	str	r4, [r3, #8]
    76d4:	60c4      	str	r4, [r0, #12]
    76d6:	4640      	mov	r0, r8
    76d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    76dc:	f000 beec 	b.w	84b8 <__malloc_unlock>
    76e0:	6895      	ldr	r5, [r2, #8]
    76e2:	4f3b      	ldr	r7, [pc, #236]	; (77d0 <_free_r+0x1c0>)
    76e4:	42bd      	cmp	r5, r7
    76e6:	4403      	add	r3, r0
    76e8:	d040      	beq.n	776c <_free_r+0x15c>
    76ea:	68d0      	ldr	r0, [r2, #12]
    76ec:	60e8      	str	r0, [r5, #12]
    76ee:	f043 0201 	orr.w	r2, r3, #1
    76f2:	6085      	str	r5, [r0, #8]
    76f4:	6062      	str	r2, [r4, #4]
    76f6:	50e3      	str	r3, [r4, r3]
    76f8:	e7b7      	b.n	766a <_free_r+0x5a>
    76fa:	07ff      	lsls	r7, r7, #31
    76fc:	4403      	add	r3, r0
    76fe:	d407      	bmi.n	7710 <_free_r+0x100>
    7700:	f855 2c08 	ldr.w	r2, [r5, #-8]
    7704:	1aa4      	subs	r4, r4, r2
    7706:	4413      	add	r3, r2
    7708:	68a0      	ldr	r0, [r4, #8]
    770a:	68e2      	ldr	r2, [r4, #12]
    770c:	60c2      	str	r2, [r0, #12]
    770e:	6090      	str	r0, [r2, #8]
    7710:	4a30      	ldr	r2, [pc, #192]	; (77d4 <_free_r+0x1c4>)
    7712:	6812      	ldr	r2, [r2, #0]
    7714:	f043 0001 	orr.w	r0, r3, #1
    7718:	4293      	cmp	r3, r2
    771a:	6060      	str	r0, [r4, #4]
    771c:	608c      	str	r4, [r1, #8]
    771e:	d3b9      	bcc.n	7694 <_free_r+0x84>
    7720:	4b2d      	ldr	r3, [pc, #180]	; (77d8 <_free_r+0x1c8>)
    7722:	4640      	mov	r0, r8
    7724:	6819      	ldr	r1, [r3, #0]
    7726:	f7ff ff23 	bl	7570 <_malloc_trim_r>
    772a:	e7b3      	b.n	7694 <_free_r+0x84>
    772c:	4610      	mov	r0, r2
    772e:	e7cd      	b.n	76cc <_free_r+0xbc>
    7730:	1811      	adds	r1, r2, r0
    7732:	6849      	ldr	r1, [r1, #4]
    7734:	07c9      	lsls	r1, r1, #31
    7736:	d444      	bmi.n	77c2 <_free_r+0x1b2>
    7738:	6891      	ldr	r1, [r2, #8]
    773a:	68d2      	ldr	r2, [r2, #12]
    773c:	60ca      	str	r2, [r1, #12]
    773e:	4403      	add	r3, r0
    7740:	f043 0001 	orr.w	r0, r3, #1
    7744:	6091      	str	r1, [r2, #8]
    7746:	6060      	str	r0, [r4, #4]
    7748:	50e3      	str	r3, [r4, r3]
    774a:	e7a3      	b.n	7694 <_free_r+0x84>
    774c:	2a14      	cmp	r2, #20
    774e:	d816      	bhi.n	777e <_free_r+0x16e>
    7750:	f102 075c 	add.w	r7, r2, #92	; 0x5c
    7754:	00ff      	lsls	r7, r7, #3
    7756:	f102 055b 	add.w	r5, r2, #91	; 0x5b
    775a:	e7aa      	b.n	76b2 <_free_r+0xa2>
    775c:	10aa      	asrs	r2, r5, #2
    775e:	2301      	movs	r3, #1
    7760:	684d      	ldr	r5, [r1, #4]
    7762:	4093      	lsls	r3, r2
    7764:	432b      	orrs	r3, r5
    7766:	604b      	str	r3, [r1, #4]
    7768:	4603      	mov	r3, r0
    776a:	e7b0      	b.n	76ce <_free_r+0xbe>
    776c:	f043 0201 	orr.w	r2, r3, #1
    7770:	614c      	str	r4, [r1, #20]
    7772:	610c      	str	r4, [r1, #16]
    7774:	60e5      	str	r5, [r4, #12]
    7776:	60a5      	str	r5, [r4, #8]
    7778:	6062      	str	r2, [r4, #4]
    777a:	50e3      	str	r3, [r4, r3]
    777c:	e78a      	b.n	7694 <_free_r+0x84>
    777e:	2a54      	cmp	r2, #84	; 0x54
    7780:	d806      	bhi.n	7790 <_free_r+0x180>
    7782:	0b1a      	lsrs	r2, r3, #12
    7784:	f102 076f 	add.w	r7, r2, #111	; 0x6f
    7788:	00ff      	lsls	r7, r7, #3
    778a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
    778e:	e790      	b.n	76b2 <_free_r+0xa2>
    7790:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    7794:	d806      	bhi.n	77a4 <_free_r+0x194>
    7796:	0bda      	lsrs	r2, r3, #15
    7798:	f102 0778 	add.w	r7, r2, #120	; 0x78
    779c:	00ff      	lsls	r7, r7, #3
    779e:	f102 0577 	add.w	r5, r2, #119	; 0x77
    77a2:	e786      	b.n	76b2 <_free_r+0xa2>
    77a4:	f240 5054 	movw	r0, #1364	; 0x554
    77a8:	4282      	cmp	r2, r0
    77aa:	d806      	bhi.n	77ba <_free_r+0x1aa>
    77ac:	0c9a      	lsrs	r2, r3, #18
    77ae:	f102 077d 	add.w	r7, r2, #125	; 0x7d
    77b2:	00ff      	lsls	r7, r7, #3
    77b4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
    77b8:	e77b      	b.n	76b2 <_free_r+0xa2>
    77ba:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
    77be:	257e      	movs	r5, #126	; 0x7e
    77c0:	e777      	b.n	76b2 <_free_r+0xa2>
    77c2:	f043 0101 	orr.w	r1, r3, #1
    77c6:	6061      	str	r1, [r4, #4]
    77c8:	6013      	str	r3, [r2, #0]
    77ca:	e763      	b.n	7694 <_free_r+0x84>
    77cc:	200005d8 	.word	0x200005d8
    77d0:	200005e0 	.word	0x200005e0
    77d4:	200009e4 	.word	0x200009e4
    77d8:	20000d7c 	.word	0x20000d7c

000077dc <__sfvwrite_r>:
    77dc:	6893      	ldr	r3, [r2, #8]
    77de:	2b00      	cmp	r3, #0
    77e0:	d073      	beq.n	78ca <__sfvwrite_r+0xee>
    77e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    77e6:	898b      	ldrh	r3, [r1, #12]
    77e8:	b083      	sub	sp, #12
    77ea:	460c      	mov	r4, r1
    77ec:	0719      	lsls	r1, r3, #28
    77ee:	9000      	str	r0, [sp, #0]
    77f0:	4616      	mov	r6, r2
    77f2:	d526      	bpl.n	7842 <__sfvwrite_r+0x66>
    77f4:	6922      	ldr	r2, [r4, #16]
    77f6:	b322      	cbz	r2, 7842 <__sfvwrite_r+0x66>
    77f8:	f013 0002 	ands.w	r0, r3, #2
    77fc:	6835      	ldr	r5, [r6, #0]
    77fe:	d02c      	beq.n	785a <__sfvwrite_r+0x7e>
    7800:	f04f 0900 	mov.w	r9, #0
    7804:	4fb0      	ldr	r7, [pc, #704]	; (7ac8 <__sfvwrite_r+0x2ec>)
    7806:	46c8      	mov	r8, r9
    7808:	46b2      	mov	sl, r6
    780a:	45b8      	cmp	r8, r7
    780c:	4643      	mov	r3, r8
    780e:	464a      	mov	r2, r9
    7810:	bf28      	it	cs
    7812:	463b      	movcs	r3, r7
    7814:	9800      	ldr	r0, [sp, #0]
    7816:	f1b8 0f00 	cmp.w	r8, #0
    781a:	d050      	beq.n	78be <__sfvwrite_r+0xe2>
    781c:	69e1      	ldr	r1, [r4, #28]
    781e:	6a66      	ldr	r6, [r4, #36]	; 0x24
    7820:	47b0      	blx	r6
    7822:	2800      	cmp	r0, #0
    7824:	dd58      	ble.n	78d8 <__sfvwrite_r+0xfc>
    7826:	f8da 3008 	ldr.w	r3, [sl, #8]
    782a:	1a1b      	subs	r3, r3, r0
    782c:	4481      	add	r9, r0
    782e:	eba8 0800 	sub.w	r8, r8, r0
    7832:	f8ca 3008 	str.w	r3, [sl, #8]
    7836:	2b00      	cmp	r3, #0
    7838:	d1e7      	bne.n	780a <__sfvwrite_r+0x2e>
    783a:	2000      	movs	r0, #0
    783c:	b003      	add	sp, #12
    783e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7842:	4621      	mov	r1, r4
    7844:	9800      	ldr	r0, [sp, #0]
    7846:	f7fe fc15 	bl	6074 <__swsetup_r>
    784a:	2800      	cmp	r0, #0
    784c:	f040 8133 	bne.w	7ab6 <__sfvwrite_r+0x2da>
    7850:	89a3      	ldrh	r3, [r4, #12]
    7852:	6835      	ldr	r5, [r6, #0]
    7854:	f013 0002 	ands.w	r0, r3, #2
    7858:	d1d2      	bne.n	7800 <__sfvwrite_r+0x24>
    785a:	f013 0901 	ands.w	r9, r3, #1
    785e:	d145      	bne.n	78ec <__sfvwrite_r+0x110>
    7860:	464f      	mov	r7, r9
    7862:	9601      	str	r6, [sp, #4]
    7864:	b337      	cbz	r7, 78b4 <__sfvwrite_r+0xd8>
    7866:	059a      	lsls	r2, r3, #22
    7868:	f8d4 8008 	ldr.w	r8, [r4, #8]
    786c:	f140 8083 	bpl.w	7976 <__sfvwrite_r+0x19a>
    7870:	4547      	cmp	r7, r8
    7872:	46c3      	mov	fp, r8
    7874:	f0c0 80ab 	bcc.w	79ce <__sfvwrite_r+0x1f2>
    7878:	f413 6f90 	tst.w	r3, #1152	; 0x480
    787c:	f040 80ac 	bne.w	79d8 <__sfvwrite_r+0x1fc>
    7880:	6820      	ldr	r0, [r4, #0]
    7882:	46ba      	mov	sl, r7
    7884:	465a      	mov	r2, fp
    7886:	4649      	mov	r1, r9
    7888:	f000 fdac 	bl	83e4 <memmove>
    788c:	68a2      	ldr	r2, [r4, #8]
    788e:	6823      	ldr	r3, [r4, #0]
    7890:	eba2 0208 	sub.w	r2, r2, r8
    7894:	445b      	add	r3, fp
    7896:	60a2      	str	r2, [r4, #8]
    7898:	6023      	str	r3, [r4, #0]
    789a:	9a01      	ldr	r2, [sp, #4]
    789c:	6893      	ldr	r3, [r2, #8]
    789e:	eba3 030a 	sub.w	r3, r3, sl
    78a2:	44d1      	add	r9, sl
    78a4:	eba7 070a 	sub.w	r7, r7, sl
    78a8:	6093      	str	r3, [r2, #8]
    78aa:	2b00      	cmp	r3, #0
    78ac:	d0c5      	beq.n	783a <__sfvwrite_r+0x5e>
    78ae:	89a3      	ldrh	r3, [r4, #12]
    78b0:	2f00      	cmp	r7, #0
    78b2:	d1d8      	bne.n	7866 <__sfvwrite_r+0x8a>
    78b4:	f8d5 9000 	ldr.w	r9, [r5]
    78b8:	686f      	ldr	r7, [r5, #4]
    78ba:	3508      	adds	r5, #8
    78bc:	e7d2      	b.n	7864 <__sfvwrite_r+0x88>
    78be:	f8d5 9000 	ldr.w	r9, [r5]
    78c2:	f8d5 8004 	ldr.w	r8, [r5, #4]
    78c6:	3508      	adds	r5, #8
    78c8:	e79f      	b.n	780a <__sfvwrite_r+0x2e>
    78ca:	2000      	movs	r0, #0
    78cc:	4770      	bx	lr
    78ce:	4621      	mov	r1, r4
    78d0:	9800      	ldr	r0, [sp, #0]
    78d2:	f7ff fd1f 	bl	7314 <_fflush_r>
    78d6:	b370      	cbz	r0, 7936 <__sfvwrite_r+0x15a>
    78d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    78dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    78e0:	f04f 30ff 	mov.w	r0, #4294967295
    78e4:	81a3      	strh	r3, [r4, #12]
    78e6:	b003      	add	sp, #12
    78e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    78ec:	4681      	mov	r9, r0
    78ee:	4633      	mov	r3, r6
    78f0:	464e      	mov	r6, r9
    78f2:	46a8      	mov	r8, r5
    78f4:	469a      	mov	sl, r3
    78f6:	464d      	mov	r5, r9
    78f8:	b34e      	cbz	r6, 794e <__sfvwrite_r+0x172>
    78fa:	b380      	cbz	r0, 795e <__sfvwrite_r+0x182>
    78fc:	6820      	ldr	r0, [r4, #0]
    78fe:	6923      	ldr	r3, [r4, #16]
    7900:	6962      	ldr	r2, [r4, #20]
    7902:	45b1      	cmp	r9, r6
    7904:	46cb      	mov	fp, r9
    7906:	bf28      	it	cs
    7908:	46b3      	movcs	fp, r6
    790a:	4298      	cmp	r0, r3
    790c:	465f      	mov	r7, fp
    790e:	d904      	bls.n	791a <__sfvwrite_r+0x13e>
    7910:	68a3      	ldr	r3, [r4, #8]
    7912:	4413      	add	r3, r2
    7914:	459b      	cmp	fp, r3
    7916:	f300 80a6 	bgt.w	7a66 <__sfvwrite_r+0x28a>
    791a:	4593      	cmp	fp, r2
    791c:	db4b      	blt.n	79b6 <__sfvwrite_r+0x1da>
    791e:	4613      	mov	r3, r2
    7920:	6a67      	ldr	r7, [r4, #36]	; 0x24
    7922:	69e1      	ldr	r1, [r4, #28]
    7924:	9800      	ldr	r0, [sp, #0]
    7926:	462a      	mov	r2, r5
    7928:	47b8      	blx	r7
    792a:	1e07      	subs	r7, r0, #0
    792c:	ddd4      	ble.n	78d8 <__sfvwrite_r+0xfc>
    792e:	ebb9 0907 	subs.w	r9, r9, r7
    7932:	d0cc      	beq.n	78ce <__sfvwrite_r+0xf2>
    7934:	2001      	movs	r0, #1
    7936:	f8da 3008 	ldr.w	r3, [sl, #8]
    793a:	1bdb      	subs	r3, r3, r7
    793c:	443d      	add	r5, r7
    793e:	1bf6      	subs	r6, r6, r7
    7940:	f8ca 3008 	str.w	r3, [sl, #8]
    7944:	2b00      	cmp	r3, #0
    7946:	f43f af78 	beq.w	783a <__sfvwrite_r+0x5e>
    794a:	2e00      	cmp	r6, #0
    794c:	d1d5      	bne.n	78fa <__sfvwrite_r+0x11e>
    794e:	f108 0308 	add.w	r3, r8, #8
    7952:	e913 0060 	ldmdb	r3, {r5, r6}
    7956:	4698      	mov	r8, r3
    7958:	3308      	adds	r3, #8
    795a:	2e00      	cmp	r6, #0
    795c:	d0f9      	beq.n	7952 <__sfvwrite_r+0x176>
    795e:	4632      	mov	r2, r6
    7960:	210a      	movs	r1, #10
    7962:	4628      	mov	r0, r5
    7964:	f000 fc54 	bl	8210 <memchr>
    7968:	2800      	cmp	r0, #0
    796a:	f000 80a1 	beq.w	7ab0 <__sfvwrite_r+0x2d4>
    796e:	3001      	adds	r0, #1
    7970:	eba0 0905 	sub.w	r9, r0, r5
    7974:	e7c2      	b.n	78fc <__sfvwrite_r+0x120>
    7976:	6820      	ldr	r0, [r4, #0]
    7978:	6923      	ldr	r3, [r4, #16]
    797a:	4298      	cmp	r0, r3
    797c:	d802      	bhi.n	7984 <__sfvwrite_r+0x1a8>
    797e:	6963      	ldr	r3, [r4, #20]
    7980:	429f      	cmp	r7, r3
    7982:	d25d      	bcs.n	7a40 <__sfvwrite_r+0x264>
    7984:	45b8      	cmp	r8, r7
    7986:	bf28      	it	cs
    7988:	46b8      	movcs	r8, r7
    798a:	4642      	mov	r2, r8
    798c:	4649      	mov	r1, r9
    798e:	f000 fd29 	bl	83e4 <memmove>
    7992:	68a3      	ldr	r3, [r4, #8]
    7994:	6822      	ldr	r2, [r4, #0]
    7996:	eba3 0308 	sub.w	r3, r3, r8
    799a:	4442      	add	r2, r8
    799c:	60a3      	str	r3, [r4, #8]
    799e:	6022      	str	r2, [r4, #0]
    79a0:	b10b      	cbz	r3, 79a6 <__sfvwrite_r+0x1ca>
    79a2:	46c2      	mov	sl, r8
    79a4:	e779      	b.n	789a <__sfvwrite_r+0xbe>
    79a6:	4621      	mov	r1, r4
    79a8:	9800      	ldr	r0, [sp, #0]
    79aa:	f7ff fcb3 	bl	7314 <_fflush_r>
    79ae:	2800      	cmp	r0, #0
    79b0:	d192      	bne.n	78d8 <__sfvwrite_r+0xfc>
    79b2:	46c2      	mov	sl, r8
    79b4:	e771      	b.n	789a <__sfvwrite_r+0xbe>
    79b6:	465a      	mov	r2, fp
    79b8:	4629      	mov	r1, r5
    79ba:	f000 fd13 	bl	83e4 <memmove>
    79be:	68a2      	ldr	r2, [r4, #8]
    79c0:	6823      	ldr	r3, [r4, #0]
    79c2:	eba2 020b 	sub.w	r2, r2, fp
    79c6:	445b      	add	r3, fp
    79c8:	60a2      	str	r2, [r4, #8]
    79ca:	6023      	str	r3, [r4, #0]
    79cc:	e7af      	b.n	792e <__sfvwrite_r+0x152>
    79ce:	6820      	ldr	r0, [r4, #0]
    79d0:	46b8      	mov	r8, r7
    79d2:	46ba      	mov	sl, r7
    79d4:	46bb      	mov	fp, r7
    79d6:	e755      	b.n	7884 <__sfvwrite_r+0xa8>
    79d8:	6962      	ldr	r2, [r4, #20]
    79da:	6820      	ldr	r0, [r4, #0]
    79dc:	6921      	ldr	r1, [r4, #16]
    79de:	eb02 0842 	add.w	r8, r2, r2, lsl #1
    79e2:	eba0 0a01 	sub.w	sl, r0, r1
    79e6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
    79ea:	f10a 0001 	add.w	r0, sl, #1
    79ee:	ea4f 0868 	mov.w	r8, r8, asr #1
    79f2:	4438      	add	r0, r7
    79f4:	4540      	cmp	r0, r8
    79f6:	4642      	mov	r2, r8
    79f8:	bf84      	itt	hi
    79fa:	4680      	movhi	r8, r0
    79fc:	4642      	movhi	r2, r8
    79fe:	055b      	lsls	r3, r3, #21
    7a00:	d544      	bpl.n	7a8c <__sfvwrite_r+0x2b0>
    7a02:	4611      	mov	r1, r2
    7a04:	9800      	ldr	r0, [sp, #0]
    7a06:	f000 f93d 	bl	7c84 <_malloc_r>
    7a0a:	4683      	mov	fp, r0
    7a0c:	2800      	cmp	r0, #0
    7a0e:	d055      	beq.n	7abc <__sfvwrite_r+0x2e0>
    7a10:	4652      	mov	r2, sl
    7a12:	6921      	ldr	r1, [r4, #16]
    7a14:	f000 fc4c 	bl	82b0 <memcpy>
    7a18:	89a3      	ldrh	r3, [r4, #12]
    7a1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    7a1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    7a22:	81a3      	strh	r3, [r4, #12]
    7a24:	eb0b 000a 	add.w	r0, fp, sl
    7a28:	eba8 030a 	sub.w	r3, r8, sl
    7a2c:	f8c4 b010 	str.w	fp, [r4, #16]
    7a30:	f8c4 8014 	str.w	r8, [r4, #20]
    7a34:	6020      	str	r0, [r4, #0]
    7a36:	60a3      	str	r3, [r4, #8]
    7a38:	46b8      	mov	r8, r7
    7a3a:	46ba      	mov	sl, r7
    7a3c:	46bb      	mov	fp, r7
    7a3e:	e721      	b.n	7884 <__sfvwrite_r+0xa8>
    7a40:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    7a44:	42b9      	cmp	r1, r7
    7a46:	bf28      	it	cs
    7a48:	4639      	movcs	r1, r7
    7a4a:	464a      	mov	r2, r9
    7a4c:	fb91 f1f3 	sdiv	r1, r1, r3
    7a50:	9800      	ldr	r0, [sp, #0]
    7a52:	6a66      	ldr	r6, [r4, #36]	; 0x24
    7a54:	fb03 f301 	mul.w	r3, r3, r1
    7a58:	69e1      	ldr	r1, [r4, #28]
    7a5a:	47b0      	blx	r6
    7a5c:	f1b0 0a00 	subs.w	sl, r0, #0
    7a60:	f73f af1b 	bgt.w	789a <__sfvwrite_r+0xbe>
    7a64:	e738      	b.n	78d8 <__sfvwrite_r+0xfc>
    7a66:	461a      	mov	r2, r3
    7a68:	4629      	mov	r1, r5
    7a6a:	9301      	str	r3, [sp, #4]
    7a6c:	f000 fcba 	bl	83e4 <memmove>
    7a70:	6822      	ldr	r2, [r4, #0]
    7a72:	9b01      	ldr	r3, [sp, #4]
    7a74:	9800      	ldr	r0, [sp, #0]
    7a76:	441a      	add	r2, r3
    7a78:	6022      	str	r2, [r4, #0]
    7a7a:	4621      	mov	r1, r4
    7a7c:	f7ff fc4a 	bl	7314 <_fflush_r>
    7a80:	9b01      	ldr	r3, [sp, #4]
    7a82:	2800      	cmp	r0, #0
    7a84:	f47f af28 	bne.w	78d8 <__sfvwrite_r+0xfc>
    7a88:	461f      	mov	r7, r3
    7a8a:	e750      	b.n	792e <__sfvwrite_r+0x152>
    7a8c:	9800      	ldr	r0, [sp, #0]
    7a8e:	f001 f829 	bl	8ae4 <_realloc_r>
    7a92:	4683      	mov	fp, r0
    7a94:	2800      	cmp	r0, #0
    7a96:	d1c5      	bne.n	7a24 <__sfvwrite_r+0x248>
    7a98:	9d00      	ldr	r5, [sp, #0]
    7a9a:	6921      	ldr	r1, [r4, #16]
    7a9c:	4628      	mov	r0, r5
    7a9e:	f7ff fdb7 	bl	7610 <_free_r>
    7aa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    7aa6:	220c      	movs	r2, #12
    7aa8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    7aac:	602a      	str	r2, [r5, #0]
    7aae:	e715      	b.n	78dc <__sfvwrite_r+0x100>
    7ab0:	f106 0901 	add.w	r9, r6, #1
    7ab4:	e722      	b.n	78fc <__sfvwrite_r+0x120>
    7ab6:	f04f 30ff 	mov.w	r0, #4294967295
    7aba:	e6bf      	b.n	783c <__sfvwrite_r+0x60>
    7abc:	9a00      	ldr	r2, [sp, #0]
    7abe:	230c      	movs	r3, #12
    7ac0:	6013      	str	r3, [r2, #0]
    7ac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    7ac6:	e709      	b.n	78dc <__sfvwrite_r+0x100>
    7ac8:	7ffffc00 	.word	0x7ffffc00

00007acc <_fwalk_reent>:
    7acc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7ad0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
    7ad4:	d01f      	beq.n	7b16 <_fwalk_reent+0x4a>
    7ad6:	4688      	mov	r8, r1
    7ad8:	4606      	mov	r6, r0
    7ada:	f04f 0900 	mov.w	r9, #0
    7ade:	687d      	ldr	r5, [r7, #4]
    7ae0:	68bc      	ldr	r4, [r7, #8]
    7ae2:	3d01      	subs	r5, #1
    7ae4:	d411      	bmi.n	7b0a <_fwalk_reent+0x3e>
    7ae6:	89a3      	ldrh	r3, [r4, #12]
    7ae8:	2b01      	cmp	r3, #1
    7aea:	f105 35ff 	add.w	r5, r5, #4294967295
    7aee:	d908      	bls.n	7b02 <_fwalk_reent+0x36>
    7af0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    7af4:	3301      	adds	r3, #1
    7af6:	4621      	mov	r1, r4
    7af8:	4630      	mov	r0, r6
    7afa:	d002      	beq.n	7b02 <_fwalk_reent+0x36>
    7afc:	47c0      	blx	r8
    7afe:	ea49 0900 	orr.w	r9, r9, r0
    7b02:	1c6b      	adds	r3, r5, #1
    7b04:	f104 0468 	add.w	r4, r4, #104	; 0x68
    7b08:	d1ed      	bne.n	7ae6 <_fwalk_reent+0x1a>
    7b0a:	683f      	ldr	r7, [r7, #0]
    7b0c:	2f00      	cmp	r7, #0
    7b0e:	d1e6      	bne.n	7ade <_fwalk_reent+0x12>
    7b10:	4648      	mov	r0, r9
    7b12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    7b16:	46b9      	mov	r9, r7
    7b18:	4648      	mov	r0, r9
    7b1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    7b1e:	bf00      	nop

00007b20 <__locale_mb_cur_max>:
    7b20:	4b04      	ldr	r3, [pc, #16]	; (7b34 <__locale_mb_cur_max+0x14>)
    7b22:	4a05      	ldr	r2, [pc, #20]	; (7b38 <__locale_mb_cur_max+0x18>)
    7b24:	681b      	ldr	r3, [r3, #0]
    7b26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    7b28:	2b00      	cmp	r3, #0
    7b2a:	bf08      	it	eq
    7b2c:	4613      	moveq	r3, r2
    7b2e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
    7b32:	4770      	bx	lr
    7b34:	2000003c 	.word	0x2000003c
    7b38:	2000046c 	.word	0x2000046c

00007b3c <_localeconv_r>:
    7b3c:	4a04      	ldr	r2, [pc, #16]	; (7b50 <_localeconv_r+0x14>)
    7b3e:	4b05      	ldr	r3, [pc, #20]	; (7b54 <_localeconv_r+0x18>)
    7b40:	6812      	ldr	r2, [r2, #0]
    7b42:	6b50      	ldr	r0, [r2, #52]	; 0x34
    7b44:	2800      	cmp	r0, #0
    7b46:	bf08      	it	eq
    7b48:	4618      	moveq	r0, r3
    7b4a:	30f0      	adds	r0, #240	; 0xf0
    7b4c:	4770      	bx	lr
    7b4e:	bf00      	nop
    7b50:	2000003c 	.word	0x2000003c
    7b54:	2000046c 	.word	0x2000046c

00007b58 <__retarget_lock_init_recursive>:
    7b58:	4770      	bx	lr
    7b5a:	bf00      	nop

00007b5c <__retarget_lock_close_recursive>:
    7b5c:	4770      	bx	lr
    7b5e:	bf00      	nop

00007b60 <__retarget_lock_acquire_recursive>:
    7b60:	4770      	bx	lr
    7b62:	bf00      	nop

00007b64 <__retarget_lock_release_recursive>:
    7b64:	4770      	bx	lr
    7b66:	bf00      	nop

00007b68 <_lseek_r>:
    7b68:	b570      	push	{r4, r5, r6, lr}
    7b6a:	460d      	mov	r5, r1
    7b6c:	4c08      	ldr	r4, [pc, #32]	; (7b90 <_lseek_r+0x28>)
    7b6e:	4611      	mov	r1, r2
    7b70:	4606      	mov	r6, r0
    7b72:	461a      	mov	r2, r3
    7b74:	4628      	mov	r0, r5
    7b76:	2300      	movs	r3, #0
    7b78:	6023      	str	r3, [r4, #0]
    7b7a:	f7f9 fc71 	bl	1460 <_lseek>
    7b7e:	1c43      	adds	r3, r0, #1
    7b80:	d000      	beq.n	7b84 <_lseek_r+0x1c>
    7b82:	bd70      	pop	{r4, r5, r6, pc}
    7b84:	6823      	ldr	r3, [r4, #0]
    7b86:	2b00      	cmp	r3, #0
    7b88:	d0fb      	beq.n	7b82 <_lseek_r+0x1a>
    7b8a:	6033      	str	r3, [r6, #0]
    7b8c:	bd70      	pop	{r4, r5, r6, pc}
    7b8e:	bf00      	nop
    7b90:	20000da8 	.word	0x20000da8

00007b94 <__swhatbuf_r>:
    7b94:	b570      	push	{r4, r5, r6, lr}
    7b96:	460c      	mov	r4, r1
    7b98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    7b9c:	2900      	cmp	r1, #0
    7b9e:	b090      	sub	sp, #64	; 0x40
    7ba0:	4615      	mov	r5, r2
    7ba2:	461e      	mov	r6, r3
    7ba4:	db14      	blt.n	7bd0 <__swhatbuf_r+0x3c>
    7ba6:	aa01      	add	r2, sp, #4
    7ba8:	f001 fb42 	bl	9230 <_fstat_r>
    7bac:	2800      	cmp	r0, #0
    7bae:	db0f      	blt.n	7bd0 <__swhatbuf_r+0x3c>
    7bb0:	9a02      	ldr	r2, [sp, #8]
    7bb2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
    7bb6:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
    7bba:	fab2 f282 	clz	r2, r2
    7bbe:	0952      	lsrs	r2, r2, #5
    7bc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
    7bc4:	f44f 6000 	mov.w	r0, #2048	; 0x800
    7bc8:	6032      	str	r2, [r6, #0]
    7bca:	602b      	str	r3, [r5, #0]
    7bcc:	b010      	add	sp, #64	; 0x40
    7bce:	bd70      	pop	{r4, r5, r6, pc}
    7bd0:	89a2      	ldrh	r2, [r4, #12]
    7bd2:	2300      	movs	r3, #0
    7bd4:	f012 0080 	ands.w	r0, r2, #128	; 0x80
    7bd8:	6033      	str	r3, [r6, #0]
    7bda:	d004      	beq.n	7be6 <__swhatbuf_r+0x52>
    7bdc:	2240      	movs	r2, #64	; 0x40
    7bde:	4618      	mov	r0, r3
    7be0:	602a      	str	r2, [r5, #0]
    7be2:	b010      	add	sp, #64	; 0x40
    7be4:	bd70      	pop	{r4, r5, r6, pc}
    7be6:	f44f 6380 	mov.w	r3, #1024	; 0x400
    7bea:	602b      	str	r3, [r5, #0]
    7bec:	b010      	add	sp, #64	; 0x40
    7bee:	bd70      	pop	{r4, r5, r6, pc}

00007bf0 <__smakebuf_r>:
    7bf0:	898a      	ldrh	r2, [r1, #12]
    7bf2:	0792      	lsls	r2, r2, #30
    7bf4:	460b      	mov	r3, r1
    7bf6:	d506      	bpl.n	7c06 <__smakebuf_r+0x16>
    7bf8:	f101 0243 	add.w	r2, r1, #67	; 0x43
    7bfc:	2101      	movs	r1, #1
    7bfe:	601a      	str	r2, [r3, #0]
    7c00:	611a      	str	r2, [r3, #16]
    7c02:	6159      	str	r1, [r3, #20]
    7c04:	4770      	bx	lr
    7c06:	b5f0      	push	{r4, r5, r6, r7, lr}
    7c08:	b083      	sub	sp, #12
    7c0a:	ab01      	add	r3, sp, #4
    7c0c:	466a      	mov	r2, sp
    7c0e:	460c      	mov	r4, r1
    7c10:	4606      	mov	r6, r0
    7c12:	f7ff ffbf 	bl	7b94 <__swhatbuf_r>
    7c16:	9900      	ldr	r1, [sp, #0]
    7c18:	4605      	mov	r5, r0
    7c1a:	4630      	mov	r0, r6
    7c1c:	f000 f832 	bl	7c84 <_malloc_r>
    7c20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    7c24:	b1d8      	cbz	r0, 7c5e <__smakebuf_r+0x6e>
    7c26:	9a01      	ldr	r2, [sp, #4]
    7c28:	4f15      	ldr	r7, [pc, #84]	; (7c80 <__smakebuf_r+0x90>)
    7c2a:	9900      	ldr	r1, [sp, #0]
    7c2c:	63f7      	str	r7, [r6, #60]	; 0x3c
    7c2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    7c32:	81a3      	strh	r3, [r4, #12]
    7c34:	6020      	str	r0, [r4, #0]
    7c36:	6120      	str	r0, [r4, #16]
    7c38:	6161      	str	r1, [r4, #20]
    7c3a:	b91a      	cbnz	r2, 7c44 <__smakebuf_r+0x54>
    7c3c:	432b      	orrs	r3, r5
    7c3e:	81a3      	strh	r3, [r4, #12]
    7c40:	b003      	add	sp, #12
    7c42:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7c44:	4630      	mov	r0, r6
    7c46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    7c4a:	f001 fb05 	bl	9258 <_isatty_r>
    7c4e:	b1a0      	cbz	r0, 7c7a <__smakebuf_r+0x8a>
    7c50:	89a3      	ldrh	r3, [r4, #12]
    7c52:	f023 0303 	bic.w	r3, r3, #3
    7c56:	f043 0301 	orr.w	r3, r3, #1
    7c5a:	b21b      	sxth	r3, r3
    7c5c:	e7ee      	b.n	7c3c <__smakebuf_r+0x4c>
    7c5e:	059a      	lsls	r2, r3, #22
    7c60:	d4ee      	bmi.n	7c40 <__smakebuf_r+0x50>
    7c62:	f023 0303 	bic.w	r3, r3, #3
    7c66:	f104 0243 	add.w	r2, r4, #67	; 0x43
    7c6a:	f043 0302 	orr.w	r3, r3, #2
    7c6e:	2101      	movs	r1, #1
    7c70:	81a3      	strh	r3, [r4, #12]
    7c72:	6022      	str	r2, [r4, #0]
    7c74:	6122      	str	r2, [r4, #16]
    7c76:	6161      	str	r1, [r4, #20]
    7c78:	e7e2      	b.n	7c40 <__smakebuf_r+0x50>
    7c7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    7c7e:	e7dd      	b.n	7c3c <__smakebuf_r+0x4c>
    7c80:	00007369 	.word	0x00007369

00007c84 <_malloc_r>:
    7c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7c88:	f101 060b 	add.w	r6, r1, #11
    7c8c:	2e16      	cmp	r6, #22
    7c8e:	b083      	sub	sp, #12
    7c90:	4605      	mov	r5, r0
    7c92:	f240 809e 	bls.w	7dd2 <_malloc_r+0x14e>
    7c96:	f036 0607 	bics.w	r6, r6, #7
    7c9a:	f100 80bd 	bmi.w	7e18 <_malloc_r+0x194>
    7c9e:	42b1      	cmp	r1, r6
    7ca0:	f200 80ba 	bhi.w	7e18 <_malloc_r+0x194>
    7ca4:	f000 fc02 	bl	84ac <__malloc_lock>
    7ca8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
    7cac:	f0c0 8293 	bcc.w	81d6 <_malloc_r+0x552>
    7cb0:	0a73      	lsrs	r3, r6, #9
    7cb2:	f000 80b8 	beq.w	7e26 <_malloc_r+0x1a2>
    7cb6:	2b04      	cmp	r3, #4
    7cb8:	f200 8179 	bhi.w	7fae <_malloc_r+0x32a>
    7cbc:	09b3      	lsrs	r3, r6, #6
    7cbe:	f103 0039 	add.w	r0, r3, #57	; 0x39
    7cc2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
    7cc6:	00c3      	lsls	r3, r0, #3
    7cc8:	4fbf      	ldr	r7, [pc, #764]	; (7fc8 <_malloc_r+0x344>)
    7cca:	443b      	add	r3, r7
    7ccc:	f1a3 0108 	sub.w	r1, r3, #8
    7cd0:	685c      	ldr	r4, [r3, #4]
    7cd2:	42a1      	cmp	r1, r4
    7cd4:	d106      	bne.n	7ce4 <_malloc_r+0x60>
    7cd6:	e00c      	b.n	7cf2 <_malloc_r+0x6e>
    7cd8:	2a00      	cmp	r2, #0
    7cda:	f280 80aa 	bge.w	7e32 <_malloc_r+0x1ae>
    7cde:	68e4      	ldr	r4, [r4, #12]
    7ce0:	42a1      	cmp	r1, r4
    7ce2:	d006      	beq.n	7cf2 <_malloc_r+0x6e>
    7ce4:	6863      	ldr	r3, [r4, #4]
    7ce6:	f023 0303 	bic.w	r3, r3, #3
    7cea:	1b9a      	subs	r2, r3, r6
    7cec:	2a0f      	cmp	r2, #15
    7cee:	ddf3      	ble.n	7cd8 <_malloc_r+0x54>
    7cf0:	4670      	mov	r0, lr
    7cf2:	693c      	ldr	r4, [r7, #16]
    7cf4:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 7fdc <_malloc_r+0x358>
    7cf8:	4574      	cmp	r4, lr
    7cfa:	f000 81ab 	beq.w	8054 <_malloc_r+0x3d0>
    7cfe:	6863      	ldr	r3, [r4, #4]
    7d00:	f023 0303 	bic.w	r3, r3, #3
    7d04:	1b9a      	subs	r2, r3, r6
    7d06:	2a0f      	cmp	r2, #15
    7d08:	f300 8190 	bgt.w	802c <_malloc_r+0x3a8>
    7d0c:	2a00      	cmp	r2, #0
    7d0e:	f8c7 e014 	str.w	lr, [r7, #20]
    7d12:	f8c7 e010 	str.w	lr, [r7, #16]
    7d16:	f280 809d 	bge.w	7e54 <_malloc_r+0x1d0>
    7d1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    7d1e:	f080 8161 	bcs.w	7fe4 <_malloc_r+0x360>
    7d22:	08db      	lsrs	r3, r3, #3
    7d24:	f103 0c01 	add.w	ip, r3, #1
    7d28:	1099      	asrs	r1, r3, #2
    7d2a:	687a      	ldr	r2, [r7, #4]
    7d2c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
    7d30:	f8c4 8008 	str.w	r8, [r4, #8]
    7d34:	2301      	movs	r3, #1
    7d36:	408b      	lsls	r3, r1
    7d38:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
    7d3c:	4313      	orrs	r3, r2
    7d3e:	3908      	subs	r1, #8
    7d40:	60e1      	str	r1, [r4, #12]
    7d42:	607b      	str	r3, [r7, #4]
    7d44:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
    7d48:	f8c8 400c 	str.w	r4, [r8, #12]
    7d4c:	1082      	asrs	r2, r0, #2
    7d4e:	2401      	movs	r4, #1
    7d50:	4094      	lsls	r4, r2
    7d52:	429c      	cmp	r4, r3
    7d54:	f200 808b 	bhi.w	7e6e <_malloc_r+0x1ea>
    7d58:	421c      	tst	r4, r3
    7d5a:	d106      	bne.n	7d6a <_malloc_r+0xe6>
    7d5c:	f020 0003 	bic.w	r0, r0, #3
    7d60:	0064      	lsls	r4, r4, #1
    7d62:	421c      	tst	r4, r3
    7d64:	f100 0004 	add.w	r0, r0, #4
    7d68:	d0fa      	beq.n	7d60 <_malloc_r+0xdc>
    7d6a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
    7d6e:	46cc      	mov	ip, r9
    7d70:	4680      	mov	r8, r0
    7d72:	f8dc 300c 	ldr.w	r3, [ip, #12]
    7d76:	459c      	cmp	ip, r3
    7d78:	d107      	bne.n	7d8a <_malloc_r+0x106>
    7d7a:	e16d      	b.n	8058 <_malloc_r+0x3d4>
    7d7c:	2a00      	cmp	r2, #0
    7d7e:	f280 817b 	bge.w	8078 <_malloc_r+0x3f4>
    7d82:	68db      	ldr	r3, [r3, #12]
    7d84:	459c      	cmp	ip, r3
    7d86:	f000 8167 	beq.w	8058 <_malloc_r+0x3d4>
    7d8a:	6859      	ldr	r1, [r3, #4]
    7d8c:	f021 0103 	bic.w	r1, r1, #3
    7d90:	1b8a      	subs	r2, r1, r6
    7d92:	2a0f      	cmp	r2, #15
    7d94:	ddf2      	ble.n	7d7c <_malloc_r+0xf8>
    7d96:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    7d9a:	f8d3 8008 	ldr.w	r8, [r3, #8]
    7d9e:	9300      	str	r3, [sp, #0]
    7da0:	199c      	adds	r4, r3, r6
    7da2:	4628      	mov	r0, r5
    7da4:	f046 0601 	orr.w	r6, r6, #1
    7da8:	f042 0501 	orr.w	r5, r2, #1
    7dac:	605e      	str	r6, [r3, #4]
    7dae:	f8c8 c00c 	str.w	ip, [r8, #12]
    7db2:	f8cc 8008 	str.w	r8, [ip, #8]
    7db6:	617c      	str	r4, [r7, #20]
    7db8:	613c      	str	r4, [r7, #16]
    7dba:	f8c4 e00c 	str.w	lr, [r4, #12]
    7dbe:	f8c4 e008 	str.w	lr, [r4, #8]
    7dc2:	6065      	str	r5, [r4, #4]
    7dc4:	505a      	str	r2, [r3, r1]
    7dc6:	f000 fb77 	bl	84b8 <__malloc_unlock>
    7dca:	9b00      	ldr	r3, [sp, #0]
    7dcc:	f103 0408 	add.w	r4, r3, #8
    7dd0:	e01e      	b.n	7e10 <_malloc_r+0x18c>
    7dd2:	2910      	cmp	r1, #16
    7dd4:	d820      	bhi.n	7e18 <_malloc_r+0x194>
    7dd6:	f000 fb69 	bl	84ac <__malloc_lock>
    7dda:	2610      	movs	r6, #16
    7ddc:	2318      	movs	r3, #24
    7dde:	2002      	movs	r0, #2
    7de0:	4f79      	ldr	r7, [pc, #484]	; (7fc8 <_malloc_r+0x344>)
    7de2:	443b      	add	r3, r7
    7de4:	f1a3 0208 	sub.w	r2, r3, #8
    7de8:	685c      	ldr	r4, [r3, #4]
    7dea:	4294      	cmp	r4, r2
    7dec:	f000 813d 	beq.w	806a <_malloc_r+0x3e6>
    7df0:	6863      	ldr	r3, [r4, #4]
    7df2:	68e1      	ldr	r1, [r4, #12]
    7df4:	68a6      	ldr	r6, [r4, #8]
    7df6:	f023 0303 	bic.w	r3, r3, #3
    7dfa:	4423      	add	r3, r4
    7dfc:	4628      	mov	r0, r5
    7dfe:	685a      	ldr	r2, [r3, #4]
    7e00:	60f1      	str	r1, [r6, #12]
    7e02:	f042 0201 	orr.w	r2, r2, #1
    7e06:	608e      	str	r6, [r1, #8]
    7e08:	605a      	str	r2, [r3, #4]
    7e0a:	f000 fb55 	bl	84b8 <__malloc_unlock>
    7e0e:	3408      	adds	r4, #8
    7e10:	4620      	mov	r0, r4
    7e12:	b003      	add	sp, #12
    7e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7e18:	2400      	movs	r4, #0
    7e1a:	230c      	movs	r3, #12
    7e1c:	4620      	mov	r0, r4
    7e1e:	602b      	str	r3, [r5, #0]
    7e20:	b003      	add	sp, #12
    7e22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7e26:	2040      	movs	r0, #64	; 0x40
    7e28:	f44f 7300 	mov.w	r3, #512	; 0x200
    7e2c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
    7e30:	e74a      	b.n	7cc8 <_malloc_r+0x44>
    7e32:	4423      	add	r3, r4
    7e34:	68e1      	ldr	r1, [r4, #12]
    7e36:	685a      	ldr	r2, [r3, #4]
    7e38:	68a6      	ldr	r6, [r4, #8]
    7e3a:	f042 0201 	orr.w	r2, r2, #1
    7e3e:	60f1      	str	r1, [r6, #12]
    7e40:	4628      	mov	r0, r5
    7e42:	608e      	str	r6, [r1, #8]
    7e44:	605a      	str	r2, [r3, #4]
    7e46:	f000 fb37 	bl	84b8 <__malloc_unlock>
    7e4a:	3408      	adds	r4, #8
    7e4c:	4620      	mov	r0, r4
    7e4e:	b003      	add	sp, #12
    7e50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7e54:	4423      	add	r3, r4
    7e56:	4628      	mov	r0, r5
    7e58:	685a      	ldr	r2, [r3, #4]
    7e5a:	f042 0201 	orr.w	r2, r2, #1
    7e5e:	605a      	str	r2, [r3, #4]
    7e60:	f000 fb2a 	bl	84b8 <__malloc_unlock>
    7e64:	3408      	adds	r4, #8
    7e66:	4620      	mov	r0, r4
    7e68:	b003      	add	sp, #12
    7e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7e6e:	68bc      	ldr	r4, [r7, #8]
    7e70:	6863      	ldr	r3, [r4, #4]
    7e72:	f023 0803 	bic.w	r8, r3, #3
    7e76:	45b0      	cmp	r8, r6
    7e78:	d304      	bcc.n	7e84 <_malloc_r+0x200>
    7e7a:	eba8 0306 	sub.w	r3, r8, r6
    7e7e:	2b0f      	cmp	r3, #15
    7e80:	f300 8085 	bgt.w	7f8e <_malloc_r+0x30a>
    7e84:	f8df 9158 	ldr.w	r9, [pc, #344]	; 7fe0 <_malloc_r+0x35c>
    7e88:	4b50      	ldr	r3, [pc, #320]	; (7fcc <_malloc_r+0x348>)
    7e8a:	f8d9 2000 	ldr.w	r2, [r9]
    7e8e:	681b      	ldr	r3, [r3, #0]
    7e90:	3201      	adds	r2, #1
    7e92:	4433      	add	r3, r6
    7e94:	eb04 0a08 	add.w	sl, r4, r8
    7e98:	f000 8155 	beq.w	8146 <_malloc_r+0x4c2>
    7e9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
    7ea0:	330f      	adds	r3, #15
    7ea2:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
    7ea6:	f02b 0b0f 	bic.w	fp, fp, #15
    7eaa:	4659      	mov	r1, fp
    7eac:	4628      	mov	r0, r5
    7eae:	f000 ffbf 	bl	8e30 <_sbrk_r>
    7eb2:	1c41      	adds	r1, r0, #1
    7eb4:	4602      	mov	r2, r0
    7eb6:	f000 80fc 	beq.w	80b2 <_malloc_r+0x42e>
    7eba:	4582      	cmp	sl, r0
    7ebc:	f200 80f7 	bhi.w	80ae <_malloc_r+0x42a>
    7ec0:	4b43      	ldr	r3, [pc, #268]	; (7fd0 <_malloc_r+0x34c>)
    7ec2:	6819      	ldr	r1, [r3, #0]
    7ec4:	4459      	add	r1, fp
    7ec6:	6019      	str	r1, [r3, #0]
    7ec8:	f000 814d 	beq.w	8166 <_malloc_r+0x4e2>
    7ecc:	f8d9 0000 	ldr.w	r0, [r9]
    7ed0:	3001      	adds	r0, #1
    7ed2:	bf1b      	ittet	ne
    7ed4:	eba2 0a0a 	subne.w	sl, r2, sl
    7ed8:	4451      	addne	r1, sl
    7eda:	f8c9 2000 	streq.w	r2, [r9]
    7ede:	6019      	strne	r1, [r3, #0]
    7ee0:	f012 0107 	ands.w	r1, r2, #7
    7ee4:	f000 8115 	beq.w	8112 <_malloc_r+0x48e>
    7ee8:	f1c1 0008 	rsb	r0, r1, #8
    7eec:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
    7ef0:	4402      	add	r2, r0
    7ef2:	3108      	adds	r1, #8
    7ef4:	eb02 090b 	add.w	r9, r2, fp
    7ef8:	f3c9 090b 	ubfx	r9, r9, #0, #12
    7efc:	eba1 0909 	sub.w	r9, r1, r9
    7f00:	4649      	mov	r1, r9
    7f02:	4628      	mov	r0, r5
    7f04:	9301      	str	r3, [sp, #4]
    7f06:	9200      	str	r2, [sp, #0]
    7f08:	f000 ff92 	bl	8e30 <_sbrk_r>
    7f0c:	1c43      	adds	r3, r0, #1
    7f0e:	e89d 000c 	ldmia.w	sp, {r2, r3}
    7f12:	f000 8143 	beq.w	819c <_malloc_r+0x518>
    7f16:	1a80      	subs	r0, r0, r2
    7f18:	4448      	add	r0, r9
    7f1a:	f040 0001 	orr.w	r0, r0, #1
    7f1e:	6819      	ldr	r1, [r3, #0]
    7f20:	60ba      	str	r2, [r7, #8]
    7f22:	4449      	add	r1, r9
    7f24:	42bc      	cmp	r4, r7
    7f26:	6050      	str	r0, [r2, #4]
    7f28:	6019      	str	r1, [r3, #0]
    7f2a:	d017      	beq.n	7f5c <_malloc_r+0x2d8>
    7f2c:	f1b8 0f0f 	cmp.w	r8, #15
    7f30:	f240 80fb 	bls.w	812a <_malloc_r+0x4a6>
    7f34:	6860      	ldr	r0, [r4, #4]
    7f36:	f1a8 020c 	sub.w	r2, r8, #12
    7f3a:	f022 0207 	bic.w	r2, r2, #7
    7f3e:	eb04 0e02 	add.w	lr, r4, r2
    7f42:	f000 0001 	and.w	r0, r0, #1
    7f46:	f04f 0c05 	mov.w	ip, #5
    7f4a:	4310      	orrs	r0, r2
    7f4c:	2a0f      	cmp	r2, #15
    7f4e:	6060      	str	r0, [r4, #4]
    7f50:	f8ce c004 	str.w	ip, [lr, #4]
    7f54:	f8ce c008 	str.w	ip, [lr, #8]
    7f58:	f200 8117 	bhi.w	818a <_malloc_r+0x506>
    7f5c:	4b1d      	ldr	r3, [pc, #116]	; (7fd4 <_malloc_r+0x350>)
    7f5e:	68bc      	ldr	r4, [r7, #8]
    7f60:	681a      	ldr	r2, [r3, #0]
    7f62:	4291      	cmp	r1, r2
    7f64:	bf88      	it	hi
    7f66:	6019      	strhi	r1, [r3, #0]
    7f68:	4b1b      	ldr	r3, [pc, #108]	; (7fd8 <_malloc_r+0x354>)
    7f6a:	681a      	ldr	r2, [r3, #0]
    7f6c:	4291      	cmp	r1, r2
    7f6e:	6862      	ldr	r2, [r4, #4]
    7f70:	bf88      	it	hi
    7f72:	6019      	strhi	r1, [r3, #0]
    7f74:	f022 0203 	bic.w	r2, r2, #3
    7f78:	4296      	cmp	r6, r2
    7f7a:	eba2 0306 	sub.w	r3, r2, r6
    7f7e:	d801      	bhi.n	7f84 <_malloc_r+0x300>
    7f80:	2b0f      	cmp	r3, #15
    7f82:	dc04      	bgt.n	7f8e <_malloc_r+0x30a>
    7f84:	4628      	mov	r0, r5
    7f86:	f000 fa97 	bl	84b8 <__malloc_unlock>
    7f8a:	2400      	movs	r4, #0
    7f8c:	e740      	b.n	7e10 <_malloc_r+0x18c>
    7f8e:	19a2      	adds	r2, r4, r6
    7f90:	f043 0301 	orr.w	r3, r3, #1
    7f94:	f046 0601 	orr.w	r6, r6, #1
    7f98:	6066      	str	r6, [r4, #4]
    7f9a:	4628      	mov	r0, r5
    7f9c:	60ba      	str	r2, [r7, #8]
    7f9e:	6053      	str	r3, [r2, #4]
    7fa0:	f000 fa8a 	bl	84b8 <__malloc_unlock>
    7fa4:	3408      	adds	r4, #8
    7fa6:	4620      	mov	r0, r4
    7fa8:	b003      	add	sp, #12
    7faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7fae:	2b14      	cmp	r3, #20
    7fb0:	d971      	bls.n	8096 <_malloc_r+0x412>
    7fb2:	2b54      	cmp	r3, #84	; 0x54
    7fb4:	f200 80a3 	bhi.w	80fe <_malloc_r+0x47a>
    7fb8:	0b33      	lsrs	r3, r6, #12
    7fba:	f103 006f 	add.w	r0, r3, #111	; 0x6f
    7fbe:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
    7fc2:	00c3      	lsls	r3, r0, #3
    7fc4:	e680      	b.n	7cc8 <_malloc_r+0x44>
    7fc6:	bf00      	nop
    7fc8:	200005d8 	.word	0x200005d8
    7fcc:	20000d7c 	.word	0x20000d7c
    7fd0:	20000d4c 	.word	0x20000d4c
    7fd4:	20000d74 	.word	0x20000d74
    7fd8:	20000d78 	.word	0x20000d78
    7fdc:	200005e0 	.word	0x200005e0
    7fe0:	200009e0 	.word	0x200009e0
    7fe4:	0a5a      	lsrs	r2, r3, #9
    7fe6:	2a04      	cmp	r2, #4
    7fe8:	d95b      	bls.n	80a2 <_malloc_r+0x41e>
    7fea:	2a14      	cmp	r2, #20
    7fec:	f200 80ae 	bhi.w	814c <_malloc_r+0x4c8>
    7ff0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
    7ff4:	00c9      	lsls	r1, r1, #3
    7ff6:	325b      	adds	r2, #91	; 0x5b
    7ff8:	eb07 0c01 	add.w	ip, r7, r1
    7ffc:	5879      	ldr	r1, [r7, r1]
    7ffe:	f1ac 0c08 	sub.w	ip, ip, #8
    8002:	458c      	cmp	ip, r1
    8004:	f000 8088 	beq.w	8118 <_malloc_r+0x494>
    8008:	684a      	ldr	r2, [r1, #4]
    800a:	f022 0203 	bic.w	r2, r2, #3
    800e:	4293      	cmp	r3, r2
    8010:	d273      	bcs.n	80fa <_malloc_r+0x476>
    8012:	6889      	ldr	r1, [r1, #8]
    8014:	458c      	cmp	ip, r1
    8016:	d1f7      	bne.n	8008 <_malloc_r+0x384>
    8018:	f8dc 200c 	ldr.w	r2, [ip, #12]
    801c:	687b      	ldr	r3, [r7, #4]
    801e:	60e2      	str	r2, [r4, #12]
    8020:	f8c4 c008 	str.w	ip, [r4, #8]
    8024:	6094      	str	r4, [r2, #8]
    8026:	f8cc 400c 	str.w	r4, [ip, #12]
    802a:	e68f      	b.n	7d4c <_malloc_r+0xc8>
    802c:	19a1      	adds	r1, r4, r6
    802e:	f046 0c01 	orr.w	ip, r6, #1
    8032:	f042 0601 	orr.w	r6, r2, #1
    8036:	f8c4 c004 	str.w	ip, [r4, #4]
    803a:	4628      	mov	r0, r5
    803c:	6179      	str	r1, [r7, #20]
    803e:	6139      	str	r1, [r7, #16]
    8040:	f8c1 e00c 	str.w	lr, [r1, #12]
    8044:	f8c1 e008 	str.w	lr, [r1, #8]
    8048:	604e      	str	r6, [r1, #4]
    804a:	50e2      	str	r2, [r4, r3]
    804c:	f000 fa34 	bl	84b8 <__malloc_unlock>
    8050:	3408      	adds	r4, #8
    8052:	e6dd      	b.n	7e10 <_malloc_r+0x18c>
    8054:	687b      	ldr	r3, [r7, #4]
    8056:	e679      	b.n	7d4c <_malloc_r+0xc8>
    8058:	f108 0801 	add.w	r8, r8, #1
    805c:	f018 0f03 	tst.w	r8, #3
    8060:	f10c 0c08 	add.w	ip, ip, #8
    8064:	f47f ae85 	bne.w	7d72 <_malloc_r+0xee>
    8068:	e02d      	b.n	80c6 <_malloc_r+0x442>
    806a:	68dc      	ldr	r4, [r3, #12]
    806c:	42a3      	cmp	r3, r4
    806e:	bf08      	it	eq
    8070:	3002      	addeq	r0, #2
    8072:	f43f ae3e 	beq.w	7cf2 <_malloc_r+0x6e>
    8076:	e6bb      	b.n	7df0 <_malloc_r+0x16c>
    8078:	4419      	add	r1, r3
    807a:	461c      	mov	r4, r3
    807c:	684a      	ldr	r2, [r1, #4]
    807e:	68db      	ldr	r3, [r3, #12]
    8080:	f854 6f08 	ldr.w	r6, [r4, #8]!
    8084:	f042 0201 	orr.w	r2, r2, #1
    8088:	604a      	str	r2, [r1, #4]
    808a:	4628      	mov	r0, r5
    808c:	60f3      	str	r3, [r6, #12]
    808e:	609e      	str	r6, [r3, #8]
    8090:	f000 fa12 	bl	84b8 <__malloc_unlock>
    8094:	e6bc      	b.n	7e10 <_malloc_r+0x18c>
    8096:	f103 005c 	add.w	r0, r3, #92	; 0x5c
    809a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
    809e:	00c3      	lsls	r3, r0, #3
    80a0:	e612      	b.n	7cc8 <_malloc_r+0x44>
    80a2:	099a      	lsrs	r2, r3, #6
    80a4:	f102 0139 	add.w	r1, r2, #57	; 0x39
    80a8:	00c9      	lsls	r1, r1, #3
    80aa:	3238      	adds	r2, #56	; 0x38
    80ac:	e7a4      	b.n	7ff8 <_malloc_r+0x374>
    80ae:	42bc      	cmp	r4, r7
    80b0:	d054      	beq.n	815c <_malloc_r+0x4d8>
    80b2:	68bc      	ldr	r4, [r7, #8]
    80b4:	6862      	ldr	r2, [r4, #4]
    80b6:	f022 0203 	bic.w	r2, r2, #3
    80ba:	e75d      	b.n	7f78 <_malloc_r+0x2f4>
    80bc:	f859 3908 	ldr.w	r3, [r9], #-8
    80c0:	4599      	cmp	r9, r3
    80c2:	f040 8086 	bne.w	81d2 <_malloc_r+0x54e>
    80c6:	f010 0f03 	tst.w	r0, #3
    80ca:	f100 30ff 	add.w	r0, r0, #4294967295
    80ce:	d1f5      	bne.n	80bc <_malloc_r+0x438>
    80d0:	687b      	ldr	r3, [r7, #4]
    80d2:	ea23 0304 	bic.w	r3, r3, r4
    80d6:	607b      	str	r3, [r7, #4]
    80d8:	0064      	lsls	r4, r4, #1
    80da:	429c      	cmp	r4, r3
    80dc:	f63f aec7 	bhi.w	7e6e <_malloc_r+0x1ea>
    80e0:	2c00      	cmp	r4, #0
    80e2:	f43f aec4 	beq.w	7e6e <_malloc_r+0x1ea>
    80e6:	421c      	tst	r4, r3
    80e8:	4640      	mov	r0, r8
    80ea:	f47f ae3e 	bne.w	7d6a <_malloc_r+0xe6>
    80ee:	0064      	lsls	r4, r4, #1
    80f0:	421c      	tst	r4, r3
    80f2:	f100 0004 	add.w	r0, r0, #4
    80f6:	d0fa      	beq.n	80ee <_malloc_r+0x46a>
    80f8:	e637      	b.n	7d6a <_malloc_r+0xe6>
    80fa:	468c      	mov	ip, r1
    80fc:	e78c      	b.n	8018 <_malloc_r+0x394>
    80fe:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
    8102:	d815      	bhi.n	8130 <_malloc_r+0x4ac>
    8104:	0bf3      	lsrs	r3, r6, #15
    8106:	f103 0078 	add.w	r0, r3, #120	; 0x78
    810a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
    810e:	00c3      	lsls	r3, r0, #3
    8110:	e5da      	b.n	7cc8 <_malloc_r+0x44>
    8112:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    8116:	e6ed      	b.n	7ef4 <_malloc_r+0x270>
    8118:	687b      	ldr	r3, [r7, #4]
    811a:	1092      	asrs	r2, r2, #2
    811c:	2101      	movs	r1, #1
    811e:	fa01 f202 	lsl.w	r2, r1, r2
    8122:	4313      	orrs	r3, r2
    8124:	607b      	str	r3, [r7, #4]
    8126:	4662      	mov	r2, ip
    8128:	e779      	b.n	801e <_malloc_r+0x39a>
    812a:	2301      	movs	r3, #1
    812c:	6053      	str	r3, [r2, #4]
    812e:	e729      	b.n	7f84 <_malloc_r+0x300>
    8130:	f240 5254 	movw	r2, #1364	; 0x554
    8134:	4293      	cmp	r3, r2
    8136:	d822      	bhi.n	817e <_malloc_r+0x4fa>
    8138:	0cb3      	lsrs	r3, r6, #18
    813a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
    813e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
    8142:	00c3      	lsls	r3, r0, #3
    8144:	e5c0      	b.n	7cc8 <_malloc_r+0x44>
    8146:	f103 0b10 	add.w	fp, r3, #16
    814a:	e6ae      	b.n	7eaa <_malloc_r+0x226>
    814c:	2a54      	cmp	r2, #84	; 0x54
    814e:	d829      	bhi.n	81a4 <_malloc_r+0x520>
    8150:	0b1a      	lsrs	r2, r3, #12
    8152:	f102 016f 	add.w	r1, r2, #111	; 0x6f
    8156:	00c9      	lsls	r1, r1, #3
    8158:	326e      	adds	r2, #110	; 0x6e
    815a:	e74d      	b.n	7ff8 <_malloc_r+0x374>
    815c:	4b20      	ldr	r3, [pc, #128]	; (81e0 <_malloc_r+0x55c>)
    815e:	6819      	ldr	r1, [r3, #0]
    8160:	4459      	add	r1, fp
    8162:	6019      	str	r1, [r3, #0]
    8164:	e6b2      	b.n	7ecc <_malloc_r+0x248>
    8166:	f3ca 000b 	ubfx	r0, sl, #0, #12
    816a:	2800      	cmp	r0, #0
    816c:	f47f aeae 	bne.w	7ecc <_malloc_r+0x248>
    8170:	eb08 030b 	add.w	r3, r8, fp
    8174:	68ba      	ldr	r2, [r7, #8]
    8176:	f043 0301 	orr.w	r3, r3, #1
    817a:	6053      	str	r3, [r2, #4]
    817c:	e6ee      	b.n	7f5c <_malloc_r+0x2d8>
    817e:	207f      	movs	r0, #127	; 0x7f
    8180:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
    8184:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
    8188:	e59e      	b.n	7cc8 <_malloc_r+0x44>
    818a:	f104 0108 	add.w	r1, r4, #8
    818e:	4628      	mov	r0, r5
    8190:	9300      	str	r3, [sp, #0]
    8192:	f7ff fa3d 	bl	7610 <_free_r>
    8196:	9b00      	ldr	r3, [sp, #0]
    8198:	6819      	ldr	r1, [r3, #0]
    819a:	e6df      	b.n	7f5c <_malloc_r+0x2d8>
    819c:	2001      	movs	r0, #1
    819e:	f04f 0900 	mov.w	r9, #0
    81a2:	e6bc      	b.n	7f1e <_malloc_r+0x29a>
    81a4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    81a8:	d805      	bhi.n	81b6 <_malloc_r+0x532>
    81aa:	0bda      	lsrs	r2, r3, #15
    81ac:	f102 0178 	add.w	r1, r2, #120	; 0x78
    81b0:	00c9      	lsls	r1, r1, #3
    81b2:	3277      	adds	r2, #119	; 0x77
    81b4:	e720      	b.n	7ff8 <_malloc_r+0x374>
    81b6:	f240 5154 	movw	r1, #1364	; 0x554
    81ba:	428a      	cmp	r2, r1
    81bc:	d805      	bhi.n	81ca <_malloc_r+0x546>
    81be:	0c9a      	lsrs	r2, r3, #18
    81c0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
    81c4:	00c9      	lsls	r1, r1, #3
    81c6:	327c      	adds	r2, #124	; 0x7c
    81c8:	e716      	b.n	7ff8 <_malloc_r+0x374>
    81ca:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
    81ce:	227e      	movs	r2, #126	; 0x7e
    81d0:	e712      	b.n	7ff8 <_malloc_r+0x374>
    81d2:	687b      	ldr	r3, [r7, #4]
    81d4:	e780      	b.n	80d8 <_malloc_r+0x454>
    81d6:	08f0      	lsrs	r0, r6, #3
    81d8:	f106 0308 	add.w	r3, r6, #8
    81dc:	e600      	b.n	7de0 <_malloc_r+0x15c>
    81de:	bf00      	nop
    81e0:	20000d4c 	.word	0x20000d4c

000081e4 <__ascii_mbtowc>:
    81e4:	b082      	sub	sp, #8
    81e6:	b149      	cbz	r1, 81fc <__ascii_mbtowc+0x18>
    81e8:	b15a      	cbz	r2, 8202 <__ascii_mbtowc+0x1e>
    81ea:	b16b      	cbz	r3, 8208 <__ascii_mbtowc+0x24>
    81ec:	7813      	ldrb	r3, [r2, #0]
    81ee:	600b      	str	r3, [r1, #0]
    81f0:	7812      	ldrb	r2, [r2, #0]
    81f2:	1c10      	adds	r0, r2, #0
    81f4:	bf18      	it	ne
    81f6:	2001      	movne	r0, #1
    81f8:	b002      	add	sp, #8
    81fa:	4770      	bx	lr
    81fc:	a901      	add	r1, sp, #4
    81fe:	2a00      	cmp	r2, #0
    8200:	d1f3      	bne.n	81ea <__ascii_mbtowc+0x6>
    8202:	4610      	mov	r0, r2
    8204:	b002      	add	sp, #8
    8206:	4770      	bx	lr
    8208:	f06f 0001 	mvn.w	r0, #1
    820c:	e7f4      	b.n	81f8 <__ascii_mbtowc+0x14>
    820e:	bf00      	nop

00008210 <memchr>:
    8210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    8214:	2a10      	cmp	r2, #16
    8216:	db2b      	blt.n	8270 <memchr+0x60>
    8218:	f010 0f07 	tst.w	r0, #7
    821c:	d008      	beq.n	8230 <memchr+0x20>
    821e:	f810 3b01 	ldrb.w	r3, [r0], #1
    8222:	3a01      	subs	r2, #1
    8224:	428b      	cmp	r3, r1
    8226:	d02d      	beq.n	8284 <memchr+0x74>
    8228:	f010 0f07 	tst.w	r0, #7
    822c:	b342      	cbz	r2, 8280 <memchr+0x70>
    822e:	d1f6      	bne.n	821e <memchr+0xe>
    8230:	b4f0      	push	{r4, r5, r6, r7}
    8232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    8236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    823a:	f022 0407 	bic.w	r4, r2, #7
    823e:	f07f 0700 	mvns.w	r7, #0
    8242:	2300      	movs	r3, #0
    8244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    8248:	3c08      	subs	r4, #8
    824a:	ea85 0501 	eor.w	r5, r5, r1
    824e:	ea86 0601 	eor.w	r6, r6, r1
    8252:	fa85 f547 	uadd8	r5, r5, r7
    8256:	faa3 f587 	sel	r5, r3, r7
    825a:	fa86 f647 	uadd8	r6, r6, r7
    825e:	faa5 f687 	sel	r6, r5, r7
    8262:	b98e      	cbnz	r6, 8288 <memchr+0x78>
    8264:	d1ee      	bne.n	8244 <memchr+0x34>
    8266:	bcf0      	pop	{r4, r5, r6, r7}
    8268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    826c:	f002 0207 	and.w	r2, r2, #7
    8270:	b132      	cbz	r2, 8280 <memchr+0x70>
    8272:	f810 3b01 	ldrb.w	r3, [r0], #1
    8276:	3a01      	subs	r2, #1
    8278:	ea83 0301 	eor.w	r3, r3, r1
    827c:	b113      	cbz	r3, 8284 <memchr+0x74>
    827e:	d1f8      	bne.n	8272 <memchr+0x62>
    8280:	2000      	movs	r0, #0
    8282:	4770      	bx	lr
    8284:	3801      	subs	r0, #1
    8286:	4770      	bx	lr
    8288:	2d00      	cmp	r5, #0
    828a:	bf06      	itte	eq
    828c:	4635      	moveq	r5, r6
    828e:	3803      	subeq	r0, #3
    8290:	3807      	subne	r0, #7
    8292:	f015 0f01 	tst.w	r5, #1
    8296:	d107      	bne.n	82a8 <memchr+0x98>
    8298:	3001      	adds	r0, #1
    829a:	f415 7f80 	tst.w	r5, #256	; 0x100
    829e:	bf02      	ittt	eq
    82a0:	3001      	addeq	r0, #1
    82a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    82a6:	3001      	addeq	r0, #1
    82a8:	bcf0      	pop	{r4, r5, r6, r7}
    82aa:	3801      	subs	r0, #1
    82ac:	4770      	bx	lr
    82ae:	bf00      	nop

000082b0 <memcpy>:
    82b0:	4684      	mov	ip, r0
    82b2:	ea41 0300 	orr.w	r3, r1, r0
    82b6:	f013 0303 	ands.w	r3, r3, #3
    82ba:	d16d      	bne.n	8398 <memcpy+0xe8>
    82bc:	3a40      	subs	r2, #64	; 0x40
    82be:	d341      	bcc.n	8344 <memcpy+0x94>
    82c0:	f851 3b04 	ldr.w	r3, [r1], #4
    82c4:	f840 3b04 	str.w	r3, [r0], #4
    82c8:	f851 3b04 	ldr.w	r3, [r1], #4
    82cc:	f840 3b04 	str.w	r3, [r0], #4
    82d0:	f851 3b04 	ldr.w	r3, [r1], #4
    82d4:	f840 3b04 	str.w	r3, [r0], #4
    82d8:	f851 3b04 	ldr.w	r3, [r1], #4
    82dc:	f840 3b04 	str.w	r3, [r0], #4
    82e0:	f851 3b04 	ldr.w	r3, [r1], #4
    82e4:	f840 3b04 	str.w	r3, [r0], #4
    82e8:	f851 3b04 	ldr.w	r3, [r1], #4
    82ec:	f840 3b04 	str.w	r3, [r0], #4
    82f0:	f851 3b04 	ldr.w	r3, [r1], #4
    82f4:	f840 3b04 	str.w	r3, [r0], #4
    82f8:	f851 3b04 	ldr.w	r3, [r1], #4
    82fc:	f840 3b04 	str.w	r3, [r0], #4
    8300:	f851 3b04 	ldr.w	r3, [r1], #4
    8304:	f840 3b04 	str.w	r3, [r0], #4
    8308:	f851 3b04 	ldr.w	r3, [r1], #4
    830c:	f840 3b04 	str.w	r3, [r0], #4
    8310:	f851 3b04 	ldr.w	r3, [r1], #4
    8314:	f840 3b04 	str.w	r3, [r0], #4
    8318:	f851 3b04 	ldr.w	r3, [r1], #4
    831c:	f840 3b04 	str.w	r3, [r0], #4
    8320:	f851 3b04 	ldr.w	r3, [r1], #4
    8324:	f840 3b04 	str.w	r3, [r0], #4
    8328:	f851 3b04 	ldr.w	r3, [r1], #4
    832c:	f840 3b04 	str.w	r3, [r0], #4
    8330:	f851 3b04 	ldr.w	r3, [r1], #4
    8334:	f840 3b04 	str.w	r3, [r0], #4
    8338:	f851 3b04 	ldr.w	r3, [r1], #4
    833c:	f840 3b04 	str.w	r3, [r0], #4
    8340:	3a40      	subs	r2, #64	; 0x40
    8342:	d2bd      	bcs.n	82c0 <memcpy+0x10>
    8344:	3230      	adds	r2, #48	; 0x30
    8346:	d311      	bcc.n	836c <memcpy+0xbc>
    8348:	f851 3b04 	ldr.w	r3, [r1], #4
    834c:	f840 3b04 	str.w	r3, [r0], #4
    8350:	f851 3b04 	ldr.w	r3, [r1], #4
    8354:	f840 3b04 	str.w	r3, [r0], #4
    8358:	f851 3b04 	ldr.w	r3, [r1], #4
    835c:	f840 3b04 	str.w	r3, [r0], #4
    8360:	f851 3b04 	ldr.w	r3, [r1], #4
    8364:	f840 3b04 	str.w	r3, [r0], #4
    8368:	3a10      	subs	r2, #16
    836a:	d2ed      	bcs.n	8348 <memcpy+0x98>
    836c:	320c      	adds	r2, #12
    836e:	d305      	bcc.n	837c <memcpy+0xcc>
    8370:	f851 3b04 	ldr.w	r3, [r1], #4
    8374:	f840 3b04 	str.w	r3, [r0], #4
    8378:	3a04      	subs	r2, #4
    837a:	d2f9      	bcs.n	8370 <memcpy+0xc0>
    837c:	3204      	adds	r2, #4
    837e:	d008      	beq.n	8392 <memcpy+0xe2>
    8380:	07d2      	lsls	r2, r2, #31
    8382:	bf1c      	itt	ne
    8384:	f811 3b01 	ldrbne.w	r3, [r1], #1
    8388:	f800 3b01 	strbne.w	r3, [r0], #1
    838c:	d301      	bcc.n	8392 <memcpy+0xe2>
    838e:	880b      	ldrh	r3, [r1, #0]
    8390:	8003      	strh	r3, [r0, #0]
    8392:	4660      	mov	r0, ip
    8394:	4770      	bx	lr
    8396:	bf00      	nop
    8398:	2a08      	cmp	r2, #8
    839a:	d313      	bcc.n	83c4 <memcpy+0x114>
    839c:	078b      	lsls	r3, r1, #30
    839e:	d08d      	beq.n	82bc <memcpy+0xc>
    83a0:	f010 0303 	ands.w	r3, r0, #3
    83a4:	d08a      	beq.n	82bc <memcpy+0xc>
    83a6:	f1c3 0304 	rsb	r3, r3, #4
    83aa:	1ad2      	subs	r2, r2, r3
    83ac:	07db      	lsls	r3, r3, #31
    83ae:	bf1c      	itt	ne
    83b0:	f811 3b01 	ldrbne.w	r3, [r1], #1
    83b4:	f800 3b01 	strbne.w	r3, [r0], #1
    83b8:	d380      	bcc.n	82bc <memcpy+0xc>
    83ba:	f831 3b02 	ldrh.w	r3, [r1], #2
    83be:	f820 3b02 	strh.w	r3, [r0], #2
    83c2:	e77b      	b.n	82bc <memcpy+0xc>
    83c4:	3a04      	subs	r2, #4
    83c6:	d3d9      	bcc.n	837c <memcpy+0xcc>
    83c8:	3a01      	subs	r2, #1
    83ca:	f811 3b01 	ldrb.w	r3, [r1], #1
    83ce:	f800 3b01 	strb.w	r3, [r0], #1
    83d2:	d2f9      	bcs.n	83c8 <memcpy+0x118>
    83d4:	780b      	ldrb	r3, [r1, #0]
    83d6:	7003      	strb	r3, [r0, #0]
    83d8:	784b      	ldrb	r3, [r1, #1]
    83da:	7043      	strb	r3, [r0, #1]
    83dc:	788b      	ldrb	r3, [r1, #2]
    83de:	7083      	strb	r3, [r0, #2]
    83e0:	4660      	mov	r0, ip
    83e2:	4770      	bx	lr

000083e4 <memmove>:
    83e4:	4288      	cmp	r0, r1
    83e6:	b5f0      	push	{r4, r5, r6, r7, lr}
    83e8:	d90d      	bls.n	8406 <memmove+0x22>
    83ea:	188b      	adds	r3, r1, r2
    83ec:	4298      	cmp	r0, r3
    83ee:	d20a      	bcs.n	8406 <memmove+0x22>
    83f0:	1884      	adds	r4, r0, r2
    83f2:	2a00      	cmp	r2, #0
    83f4:	d051      	beq.n	849a <memmove+0xb6>
    83f6:	4622      	mov	r2, r4
    83f8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    83fc:	f802 4d01 	strb.w	r4, [r2, #-1]!
    8400:	4299      	cmp	r1, r3
    8402:	d1f9      	bne.n	83f8 <memmove+0x14>
    8404:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8406:	2a0f      	cmp	r2, #15
    8408:	d948      	bls.n	849c <memmove+0xb8>
    840a:	ea41 0300 	orr.w	r3, r1, r0
    840e:	079b      	lsls	r3, r3, #30
    8410:	d146      	bne.n	84a0 <memmove+0xbc>
    8412:	f100 0410 	add.w	r4, r0, #16
    8416:	f101 0310 	add.w	r3, r1, #16
    841a:	4615      	mov	r5, r2
    841c:	f853 6c10 	ldr.w	r6, [r3, #-16]
    8420:	f844 6c10 	str.w	r6, [r4, #-16]
    8424:	f853 6c0c 	ldr.w	r6, [r3, #-12]
    8428:	f844 6c0c 	str.w	r6, [r4, #-12]
    842c:	f853 6c08 	ldr.w	r6, [r3, #-8]
    8430:	f844 6c08 	str.w	r6, [r4, #-8]
    8434:	3d10      	subs	r5, #16
    8436:	f853 6c04 	ldr.w	r6, [r3, #-4]
    843a:	f844 6c04 	str.w	r6, [r4, #-4]
    843e:	2d0f      	cmp	r5, #15
    8440:	f103 0310 	add.w	r3, r3, #16
    8444:	f104 0410 	add.w	r4, r4, #16
    8448:	d8e8      	bhi.n	841c <memmove+0x38>
    844a:	f1a2 0310 	sub.w	r3, r2, #16
    844e:	f023 030f 	bic.w	r3, r3, #15
    8452:	f002 0e0f 	and.w	lr, r2, #15
    8456:	3310      	adds	r3, #16
    8458:	f1be 0f03 	cmp.w	lr, #3
    845c:	4419      	add	r1, r3
    845e:	4403      	add	r3, r0
    8460:	d921      	bls.n	84a6 <memmove+0xc2>
    8462:	1f1e      	subs	r6, r3, #4
    8464:	460d      	mov	r5, r1
    8466:	4674      	mov	r4, lr
    8468:	3c04      	subs	r4, #4
    846a:	f855 7b04 	ldr.w	r7, [r5], #4
    846e:	f846 7f04 	str.w	r7, [r6, #4]!
    8472:	2c03      	cmp	r4, #3
    8474:	d8f8      	bhi.n	8468 <memmove+0x84>
    8476:	f1ae 0404 	sub.w	r4, lr, #4
    847a:	f024 0403 	bic.w	r4, r4, #3
    847e:	3404      	adds	r4, #4
    8480:	4421      	add	r1, r4
    8482:	4423      	add	r3, r4
    8484:	f002 0203 	and.w	r2, r2, #3
    8488:	b162      	cbz	r2, 84a4 <memmove+0xc0>
    848a:	3b01      	subs	r3, #1
    848c:	440a      	add	r2, r1
    848e:	f811 4b01 	ldrb.w	r4, [r1], #1
    8492:	f803 4f01 	strb.w	r4, [r3, #1]!
    8496:	428a      	cmp	r2, r1
    8498:	d1f9      	bne.n	848e <memmove+0xaa>
    849a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    849c:	4603      	mov	r3, r0
    849e:	e7f3      	b.n	8488 <memmove+0xa4>
    84a0:	4603      	mov	r3, r0
    84a2:	e7f2      	b.n	848a <memmove+0xa6>
    84a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    84a6:	4672      	mov	r2, lr
    84a8:	e7ee      	b.n	8488 <memmove+0xa4>
    84aa:	bf00      	nop

000084ac <__malloc_lock>:
    84ac:	4801      	ldr	r0, [pc, #4]	; (84b4 <__malloc_lock+0x8>)
    84ae:	f7ff bb57 	b.w	7b60 <__retarget_lock_acquire_recursive>
    84b2:	bf00      	nop
    84b4:	20000d94 	.word	0x20000d94

000084b8 <__malloc_unlock>:
    84b8:	4801      	ldr	r0, [pc, #4]	; (84c0 <__malloc_unlock+0x8>)
    84ba:	f7ff bb53 	b.w	7b64 <__retarget_lock_release_recursive>
    84be:	bf00      	nop
    84c0:	20000d94 	.word	0x20000d94

000084c4 <_Balloc>:
    84c4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
    84c6:	b570      	push	{r4, r5, r6, lr}
    84c8:	4605      	mov	r5, r0
    84ca:	460c      	mov	r4, r1
    84cc:	b14b      	cbz	r3, 84e2 <_Balloc+0x1e>
    84ce:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
    84d2:	b180      	cbz	r0, 84f6 <_Balloc+0x32>
    84d4:	6802      	ldr	r2, [r0, #0]
    84d6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
    84da:	2300      	movs	r3, #0
    84dc:	6103      	str	r3, [r0, #16]
    84de:	60c3      	str	r3, [r0, #12]
    84e0:	bd70      	pop	{r4, r5, r6, pc}
    84e2:	2221      	movs	r2, #33	; 0x21
    84e4:	2104      	movs	r1, #4
    84e6:	f000 fe11 	bl	910c <_calloc_r>
    84ea:	64e8      	str	r0, [r5, #76]	; 0x4c
    84ec:	4603      	mov	r3, r0
    84ee:	2800      	cmp	r0, #0
    84f0:	d1ed      	bne.n	84ce <_Balloc+0xa>
    84f2:	2000      	movs	r0, #0
    84f4:	bd70      	pop	{r4, r5, r6, pc}
    84f6:	2101      	movs	r1, #1
    84f8:	fa01 f604 	lsl.w	r6, r1, r4
    84fc:	1d72      	adds	r2, r6, #5
    84fe:	4628      	mov	r0, r5
    8500:	0092      	lsls	r2, r2, #2
    8502:	f000 fe03 	bl	910c <_calloc_r>
    8506:	2800      	cmp	r0, #0
    8508:	d0f3      	beq.n	84f2 <_Balloc+0x2e>
    850a:	6044      	str	r4, [r0, #4]
    850c:	6086      	str	r6, [r0, #8]
    850e:	e7e4      	b.n	84da <_Balloc+0x16>

00008510 <_Bfree>:
    8510:	b131      	cbz	r1, 8520 <_Bfree+0x10>
    8512:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
    8514:	684a      	ldr	r2, [r1, #4]
    8516:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    851a:	6008      	str	r0, [r1, #0]
    851c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    8520:	4770      	bx	lr
    8522:	bf00      	nop

00008524 <__multadd>:
    8524:	b5f0      	push	{r4, r5, r6, r7, lr}
    8526:	690c      	ldr	r4, [r1, #16]
    8528:	b083      	sub	sp, #12
    852a:	460d      	mov	r5, r1
    852c:	4606      	mov	r6, r0
    852e:	f101 0e14 	add.w	lr, r1, #20
    8532:	2700      	movs	r7, #0
    8534:	f8de 0000 	ldr.w	r0, [lr]
    8538:	b281      	uxth	r1, r0
    853a:	fb02 3301 	mla	r3, r2, r1, r3
    853e:	0c01      	lsrs	r1, r0, #16
    8540:	0c18      	lsrs	r0, r3, #16
    8542:	fb02 0101 	mla	r1, r2, r1, r0
    8546:	b29b      	uxth	r3, r3
    8548:	3701      	adds	r7, #1
    854a:	eb03 4301 	add.w	r3, r3, r1, lsl #16
    854e:	42bc      	cmp	r4, r7
    8550:	f84e 3b04 	str.w	r3, [lr], #4
    8554:	ea4f 4311 	mov.w	r3, r1, lsr #16
    8558:	dcec      	bgt.n	8534 <__multadd+0x10>
    855a:	b13b      	cbz	r3, 856c <__multadd+0x48>
    855c:	68aa      	ldr	r2, [r5, #8]
    855e:	4294      	cmp	r4, r2
    8560:	da07      	bge.n	8572 <__multadd+0x4e>
    8562:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    8566:	3401      	adds	r4, #1
    8568:	6153      	str	r3, [r2, #20]
    856a:	612c      	str	r4, [r5, #16]
    856c:	4628      	mov	r0, r5
    856e:	b003      	add	sp, #12
    8570:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8572:	6869      	ldr	r1, [r5, #4]
    8574:	9301      	str	r3, [sp, #4]
    8576:	3101      	adds	r1, #1
    8578:	4630      	mov	r0, r6
    857a:	f7ff ffa3 	bl	84c4 <_Balloc>
    857e:	692a      	ldr	r2, [r5, #16]
    8580:	3202      	adds	r2, #2
    8582:	f105 010c 	add.w	r1, r5, #12
    8586:	4607      	mov	r7, r0
    8588:	0092      	lsls	r2, r2, #2
    858a:	300c      	adds	r0, #12
    858c:	f7ff fe90 	bl	82b0 <memcpy>
    8590:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
    8592:	6869      	ldr	r1, [r5, #4]
    8594:	9b01      	ldr	r3, [sp, #4]
    8596:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
    859a:	6028      	str	r0, [r5, #0]
    859c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
    85a0:	463d      	mov	r5, r7
    85a2:	e7de      	b.n	8562 <__multadd+0x3e>

000085a4 <__hi0bits>:
    85a4:	0c02      	lsrs	r2, r0, #16
    85a6:	0412      	lsls	r2, r2, #16
    85a8:	4603      	mov	r3, r0
    85aa:	b9b2      	cbnz	r2, 85da <__hi0bits+0x36>
    85ac:	0403      	lsls	r3, r0, #16
    85ae:	2010      	movs	r0, #16
    85b0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    85b4:	bf04      	itt	eq
    85b6:	021b      	lsleq	r3, r3, #8
    85b8:	3008      	addeq	r0, #8
    85ba:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    85be:	bf04      	itt	eq
    85c0:	011b      	lsleq	r3, r3, #4
    85c2:	3004      	addeq	r0, #4
    85c4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    85c8:	bf04      	itt	eq
    85ca:	009b      	lsleq	r3, r3, #2
    85cc:	3002      	addeq	r0, #2
    85ce:	2b00      	cmp	r3, #0
    85d0:	db02      	blt.n	85d8 <__hi0bits+0x34>
    85d2:	005b      	lsls	r3, r3, #1
    85d4:	d403      	bmi.n	85de <__hi0bits+0x3a>
    85d6:	2020      	movs	r0, #32
    85d8:	4770      	bx	lr
    85da:	2000      	movs	r0, #0
    85dc:	e7e8      	b.n	85b0 <__hi0bits+0xc>
    85de:	3001      	adds	r0, #1
    85e0:	4770      	bx	lr
    85e2:	bf00      	nop

000085e4 <__lo0bits>:
    85e4:	6803      	ldr	r3, [r0, #0]
    85e6:	f013 0207 	ands.w	r2, r3, #7
    85ea:	4601      	mov	r1, r0
    85ec:	d007      	beq.n	85fe <__lo0bits+0x1a>
    85ee:	07da      	lsls	r2, r3, #31
    85f0:	d421      	bmi.n	8636 <__lo0bits+0x52>
    85f2:	0798      	lsls	r0, r3, #30
    85f4:	d421      	bmi.n	863a <__lo0bits+0x56>
    85f6:	089b      	lsrs	r3, r3, #2
    85f8:	600b      	str	r3, [r1, #0]
    85fa:	2002      	movs	r0, #2
    85fc:	4770      	bx	lr
    85fe:	b298      	uxth	r0, r3
    8600:	b198      	cbz	r0, 862a <__lo0bits+0x46>
    8602:	4610      	mov	r0, r2
    8604:	f013 0fff 	tst.w	r3, #255	; 0xff
    8608:	bf04      	itt	eq
    860a:	0a1b      	lsreq	r3, r3, #8
    860c:	3008      	addeq	r0, #8
    860e:	071a      	lsls	r2, r3, #28
    8610:	bf04      	itt	eq
    8612:	091b      	lsreq	r3, r3, #4
    8614:	3004      	addeq	r0, #4
    8616:	079a      	lsls	r2, r3, #30
    8618:	bf04      	itt	eq
    861a:	089b      	lsreq	r3, r3, #2
    861c:	3002      	addeq	r0, #2
    861e:	07da      	lsls	r2, r3, #31
    8620:	d407      	bmi.n	8632 <__lo0bits+0x4e>
    8622:	085b      	lsrs	r3, r3, #1
    8624:	d104      	bne.n	8630 <__lo0bits+0x4c>
    8626:	2020      	movs	r0, #32
    8628:	4770      	bx	lr
    862a:	0c1b      	lsrs	r3, r3, #16
    862c:	2010      	movs	r0, #16
    862e:	e7e9      	b.n	8604 <__lo0bits+0x20>
    8630:	3001      	adds	r0, #1
    8632:	600b      	str	r3, [r1, #0]
    8634:	4770      	bx	lr
    8636:	2000      	movs	r0, #0
    8638:	4770      	bx	lr
    863a:	085b      	lsrs	r3, r3, #1
    863c:	600b      	str	r3, [r1, #0]
    863e:	2001      	movs	r0, #1
    8640:	4770      	bx	lr
    8642:	bf00      	nop

00008644 <__i2b>:
    8644:	b510      	push	{r4, lr}
    8646:	460c      	mov	r4, r1
    8648:	2101      	movs	r1, #1
    864a:	f7ff ff3b 	bl	84c4 <_Balloc>
    864e:	2201      	movs	r2, #1
    8650:	6144      	str	r4, [r0, #20]
    8652:	6102      	str	r2, [r0, #16]
    8654:	bd10      	pop	{r4, pc}
    8656:	bf00      	nop

00008658 <__multiply>:
    8658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    865c:	690c      	ldr	r4, [r1, #16]
    865e:	6915      	ldr	r5, [r2, #16]
    8660:	42ac      	cmp	r4, r5
    8662:	b083      	sub	sp, #12
    8664:	468b      	mov	fp, r1
    8666:	4616      	mov	r6, r2
    8668:	da04      	bge.n	8674 <__multiply+0x1c>
    866a:	4622      	mov	r2, r4
    866c:	46b3      	mov	fp, r6
    866e:	462c      	mov	r4, r5
    8670:	460e      	mov	r6, r1
    8672:	4615      	mov	r5, r2
    8674:	f8db 3008 	ldr.w	r3, [fp, #8]
    8678:	f8db 1004 	ldr.w	r1, [fp, #4]
    867c:	eb04 0805 	add.w	r8, r4, r5
    8680:	4598      	cmp	r8, r3
    8682:	bfc8      	it	gt
    8684:	3101      	addgt	r1, #1
    8686:	f7ff ff1d 	bl	84c4 <_Balloc>
    868a:	f100 0914 	add.w	r9, r0, #20
    868e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
    8692:	45d1      	cmp	r9, sl
    8694:	9000      	str	r0, [sp, #0]
    8696:	d205      	bcs.n	86a4 <__multiply+0x4c>
    8698:	464b      	mov	r3, r9
    869a:	2100      	movs	r1, #0
    869c:	f843 1b04 	str.w	r1, [r3], #4
    86a0:	459a      	cmp	sl, r3
    86a2:	d8fb      	bhi.n	869c <__multiply+0x44>
    86a4:	f106 0c14 	add.w	ip, r6, #20
    86a8:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
    86ac:	f10b 0b14 	add.w	fp, fp, #20
    86b0:	459c      	cmp	ip, r3
    86b2:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
    86b6:	d24c      	bcs.n	8752 <__multiply+0xfa>
    86b8:	f8cd a004 	str.w	sl, [sp, #4]
    86bc:	469a      	mov	sl, r3
    86be:	f8dc 5000 	ldr.w	r5, [ip]
    86c2:	b2af      	uxth	r7, r5
    86c4:	b1ef      	cbz	r7, 8702 <__multiply+0xaa>
    86c6:	2100      	movs	r1, #0
    86c8:	464d      	mov	r5, r9
    86ca:	465e      	mov	r6, fp
    86cc:	460c      	mov	r4, r1
    86ce:	f856 2b04 	ldr.w	r2, [r6], #4
    86d2:	6828      	ldr	r0, [r5, #0]
    86d4:	b293      	uxth	r3, r2
    86d6:	b281      	uxth	r1, r0
    86d8:	fb07 1303 	mla	r3, r7, r3, r1
    86dc:	0c12      	lsrs	r2, r2, #16
    86de:	0c01      	lsrs	r1, r0, #16
    86e0:	4423      	add	r3, r4
    86e2:	fb07 1102 	mla	r1, r7, r2, r1
    86e6:	eb01 4113 	add.w	r1, r1, r3, lsr #16
    86ea:	b29b      	uxth	r3, r3
    86ec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    86f0:	45b6      	cmp	lr, r6
    86f2:	f845 3b04 	str.w	r3, [r5], #4
    86f6:	ea4f 4411 	mov.w	r4, r1, lsr #16
    86fa:	d8e8      	bhi.n	86ce <__multiply+0x76>
    86fc:	602c      	str	r4, [r5, #0]
    86fe:	f8dc 5000 	ldr.w	r5, [ip]
    8702:	0c2d      	lsrs	r5, r5, #16
    8704:	d01d      	beq.n	8742 <__multiply+0xea>
    8706:	f8d9 3000 	ldr.w	r3, [r9]
    870a:	4648      	mov	r0, r9
    870c:	461c      	mov	r4, r3
    870e:	4659      	mov	r1, fp
    8710:	2200      	movs	r2, #0
    8712:	880e      	ldrh	r6, [r1, #0]
    8714:	0c24      	lsrs	r4, r4, #16
    8716:	fb05 4406 	mla	r4, r5, r6, r4
    871a:	4422      	add	r2, r4
    871c:	b29b      	uxth	r3, r3
    871e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    8722:	f840 3b04 	str.w	r3, [r0], #4
    8726:	f851 3b04 	ldr.w	r3, [r1], #4
    872a:	6804      	ldr	r4, [r0, #0]
    872c:	0c1b      	lsrs	r3, r3, #16
    872e:	b2a6      	uxth	r6, r4
    8730:	fb05 6303 	mla	r3, r5, r3, r6
    8734:	eb03 4312 	add.w	r3, r3, r2, lsr #16
    8738:	458e      	cmp	lr, r1
    873a:	ea4f 4213 	mov.w	r2, r3, lsr #16
    873e:	d8e8      	bhi.n	8712 <__multiply+0xba>
    8740:	6003      	str	r3, [r0, #0]
    8742:	f10c 0c04 	add.w	ip, ip, #4
    8746:	45e2      	cmp	sl, ip
    8748:	f109 0904 	add.w	r9, r9, #4
    874c:	d8b7      	bhi.n	86be <__multiply+0x66>
    874e:	f8dd a004 	ldr.w	sl, [sp, #4]
    8752:	f1b8 0f00 	cmp.w	r8, #0
    8756:	dd0b      	ble.n	8770 <__multiply+0x118>
    8758:	f85a 3c04 	ldr.w	r3, [sl, #-4]
    875c:	f1aa 0a04 	sub.w	sl, sl, #4
    8760:	b11b      	cbz	r3, 876a <__multiply+0x112>
    8762:	e005      	b.n	8770 <__multiply+0x118>
    8764:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
    8768:	b913      	cbnz	r3, 8770 <__multiply+0x118>
    876a:	f1b8 0801 	subs.w	r8, r8, #1
    876e:	d1f9      	bne.n	8764 <__multiply+0x10c>
    8770:	9800      	ldr	r0, [sp, #0]
    8772:	f8c0 8010 	str.w	r8, [r0, #16]
    8776:	b003      	add	sp, #12
    8778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000877c <__pow5mult>:
    877c:	f012 0303 	ands.w	r3, r2, #3
    8780:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8784:	4614      	mov	r4, r2
    8786:	4607      	mov	r7, r0
    8788:	d12e      	bne.n	87e8 <__pow5mult+0x6c>
    878a:	460d      	mov	r5, r1
    878c:	10a4      	asrs	r4, r4, #2
    878e:	d01c      	beq.n	87ca <__pow5mult+0x4e>
    8790:	6cbe      	ldr	r6, [r7, #72]	; 0x48
    8792:	b396      	cbz	r6, 87fa <__pow5mult+0x7e>
    8794:	07e3      	lsls	r3, r4, #31
    8796:	f04f 0800 	mov.w	r8, #0
    879a:	d406      	bmi.n	87aa <__pow5mult+0x2e>
    879c:	1064      	asrs	r4, r4, #1
    879e:	d014      	beq.n	87ca <__pow5mult+0x4e>
    87a0:	6830      	ldr	r0, [r6, #0]
    87a2:	b1a8      	cbz	r0, 87d0 <__pow5mult+0x54>
    87a4:	4606      	mov	r6, r0
    87a6:	07e3      	lsls	r3, r4, #31
    87a8:	d5f8      	bpl.n	879c <__pow5mult+0x20>
    87aa:	4632      	mov	r2, r6
    87ac:	4629      	mov	r1, r5
    87ae:	4638      	mov	r0, r7
    87b0:	f7ff ff52 	bl	8658 <__multiply>
    87b4:	b1b5      	cbz	r5, 87e4 <__pow5mult+0x68>
    87b6:	686a      	ldr	r2, [r5, #4]
    87b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    87ba:	1064      	asrs	r4, r4, #1
    87bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    87c0:	6029      	str	r1, [r5, #0]
    87c2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
    87c6:	4605      	mov	r5, r0
    87c8:	d1ea      	bne.n	87a0 <__pow5mult+0x24>
    87ca:	4628      	mov	r0, r5
    87cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    87d0:	4632      	mov	r2, r6
    87d2:	4631      	mov	r1, r6
    87d4:	4638      	mov	r0, r7
    87d6:	f7ff ff3f 	bl	8658 <__multiply>
    87da:	6030      	str	r0, [r6, #0]
    87dc:	f8c0 8000 	str.w	r8, [r0]
    87e0:	4606      	mov	r6, r0
    87e2:	e7e0      	b.n	87a6 <__pow5mult+0x2a>
    87e4:	4605      	mov	r5, r0
    87e6:	e7d9      	b.n	879c <__pow5mult+0x20>
    87e8:	1e5a      	subs	r2, r3, #1
    87ea:	4d0b      	ldr	r5, [pc, #44]	; (8818 <__pow5mult+0x9c>)
    87ec:	2300      	movs	r3, #0
    87ee:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    87f2:	f7ff fe97 	bl	8524 <__multadd>
    87f6:	4605      	mov	r5, r0
    87f8:	e7c8      	b.n	878c <__pow5mult+0x10>
    87fa:	2101      	movs	r1, #1
    87fc:	4638      	mov	r0, r7
    87fe:	f7ff fe61 	bl	84c4 <_Balloc>
    8802:	f240 2171 	movw	r1, #625	; 0x271
    8806:	2201      	movs	r2, #1
    8808:	2300      	movs	r3, #0
    880a:	6141      	str	r1, [r0, #20]
    880c:	6102      	str	r2, [r0, #16]
    880e:	4606      	mov	r6, r0
    8810:	64b8      	str	r0, [r7, #72]	; 0x48
    8812:	6003      	str	r3, [r0, #0]
    8814:	e7be      	b.n	8794 <__pow5mult+0x18>
    8816:	bf00      	nop
    8818:	0000aba0 	.word	0x0000aba0

0000881c <__lshift>:
    881c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8820:	4691      	mov	r9, r2
    8822:	690a      	ldr	r2, [r1, #16]
    8824:	688b      	ldr	r3, [r1, #8]
    8826:	ea4f 1469 	mov.w	r4, r9, asr #5
    882a:	eb04 0802 	add.w	r8, r4, r2
    882e:	f108 0501 	add.w	r5, r8, #1
    8832:	429d      	cmp	r5, r3
    8834:	460e      	mov	r6, r1
    8836:	4607      	mov	r7, r0
    8838:	6849      	ldr	r1, [r1, #4]
    883a:	dd04      	ble.n	8846 <__lshift+0x2a>
    883c:	005b      	lsls	r3, r3, #1
    883e:	429d      	cmp	r5, r3
    8840:	f101 0101 	add.w	r1, r1, #1
    8844:	dcfa      	bgt.n	883c <__lshift+0x20>
    8846:	4638      	mov	r0, r7
    8848:	f7ff fe3c 	bl	84c4 <_Balloc>
    884c:	2c00      	cmp	r4, #0
    884e:	f100 0314 	add.w	r3, r0, #20
    8852:	dd06      	ble.n	8862 <__lshift+0x46>
    8854:	eb03 0284 	add.w	r2, r3, r4, lsl #2
    8858:	2100      	movs	r1, #0
    885a:	f843 1b04 	str.w	r1, [r3], #4
    885e:	429a      	cmp	r2, r3
    8860:	d1fb      	bne.n	885a <__lshift+0x3e>
    8862:	6934      	ldr	r4, [r6, #16]
    8864:	f106 0114 	add.w	r1, r6, #20
    8868:	f019 091f 	ands.w	r9, r9, #31
    886c:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
    8870:	d01d      	beq.n	88ae <__lshift+0x92>
    8872:	f1c9 0c20 	rsb	ip, r9, #32
    8876:	2200      	movs	r2, #0
    8878:	680c      	ldr	r4, [r1, #0]
    887a:	fa04 f409 	lsl.w	r4, r4, r9
    887e:	4314      	orrs	r4, r2
    8880:	f843 4b04 	str.w	r4, [r3], #4
    8884:	f851 2b04 	ldr.w	r2, [r1], #4
    8888:	458e      	cmp	lr, r1
    888a:	fa22 f20c 	lsr.w	r2, r2, ip
    888e:	d8f3      	bhi.n	8878 <__lshift+0x5c>
    8890:	601a      	str	r2, [r3, #0]
    8892:	b10a      	cbz	r2, 8898 <__lshift+0x7c>
    8894:	f108 0502 	add.w	r5, r8, #2
    8898:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    889a:	6872      	ldr	r2, [r6, #4]
    889c:	3d01      	subs	r5, #1
    889e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    88a2:	6105      	str	r5, [r0, #16]
    88a4:	6031      	str	r1, [r6, #0]
    88a6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
    88aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    88ae:	3b04      	subs	r3, #4
    88b0:	f851 2b04 	ldr.w	r2, [r1], #4
    88b4:	f843 2f04 	str.w	r2, [r3, #4]!
    88b8:	458e      	cmp	lr, r1
    88ba:	d8f9      	bhi.n	88b0 <__lshift+0x94>
    88bc:	e7ec      	b.n	8898 <__lshift+0x7c>
    88be:	bf00      	nop

000088c0 <__mcmp>:
    88c0:	b430      	push	{r4, r5}
    88c2:	690b      	ldr	r3, [r1, #16]
    88c4:	4605      	mov	r5, r0
    88c6:	6900      	ldr	r0, [r0, #16]
    88c8:	1ac0      	subs	r0, r0, r3
    88ca:	d10f      	bne.n	88ec <__mcmp+0x2c>
    88cc:	009b      	lsls	r3, r3, #2
    88ce:	3514      	adds	r5, #20
    88d0:	3114      	adds	r1, #20
    88d2:	4419      	add	r1, r3
    88d4:	442b      	add	r3, r5
    88d6:	e001      	b.n	88dc <__mcmp+0x1c>
    88d8:	429d      	cmp	r5, r3
    88da:	d207      	bcs.n	88ec <__mcmp+0x2c>
    88dc:	f853 4d04 	ldr.w	r4, [r3, #-4]!
    88e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
    88e4:	4294      	cmp	r4, r2
    88e6:	d0f7      	beq.n	88d8 <__mcmp+0x18>
    88e8:	d302      	bcc.n	88f0 <__mcmp+0x30>
    88ea:	2001      	movs	r0, #1
    88ec:	bc30      	pop	{r4, r5}
    88ee:	4770      	bx	lr
    88f0:	f04f 30ff 	mov.w	r0, #4294967295
    88f4:	e7fa      	b.n	88ec <__mcmp+0x2c>
    88f6:	bf00      	nop

000088f8 <__mdiff>:
    88f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    88fc:	690f      	ldr	r7, [r1, #16]
    88fe:	460e      	mov	r6, r1
    8900:	6911      	ldr	r1, [r2, #16]
    8902:	1a7f      	subs	r7, r7, r1
    8904:	2f00      	cmp	r7, #0
    8906:	4690      	mov	r8, r2
    8908:	d117      	bne.n	893a <__mdiff+0x42>
    890a:	0089      	lsls	r1, r1, #2
    890c:	f106 0514 	add.w	r5, r6, #20
    8910:	f102 0e14 	add.w	lr, r2, #20
    8914:	186b      	adds	r3, r5, r1
    8916:	4471      	add	r1, lr
    8918:	e001      	b.n	891e <__mdiff+0x26>
    891a:	429d      	cmp	r5, r3
    891c:	d25c      	bcs.n	89d8 <__mdiff+0xe0>
    891e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    8922:	f851 4d04 	ldr.w	r4, [r1, #-4]!
    8926:	42a2      	cmp	r2, r4
    8928:	d0f7      	beq.n	891a <__mdiff+0x22>
    892a:	d25e      	bcs.n	89ea <__mdiff+0xf2>
    892c:	4633      	mov	r3, r6
    892e:	462c      	mov	r4, r5
    8930:	4646      	mov	r6, r8
    8932:	4675      	mov	r5, lr
    8934:	4698      	mov	r8, r3
    8936:	2701      	movs	r7, #1
    8938:	e005      	b.n	8946 <__mdiff+0x4e>
    893a:	db58      	blt.n	89ee <__mdiff+0xf6>
    893c:	f106 0514 	add.w	r5, r6, #20
    8940:	f108 0414 	add.w	r4, r8, #20
    8944:	2700      	movs	r7, #0
    8946:	6871      	ldr	r1, [r6, #4]
    8948:	f7ff fdbc 	bl	84c4 <_Balloc>
    894c:	f8d8 3010 	ldr.w	r3, [r8, #16]
    8950:	6936      	ldr	r6, [r6, #16]
    8952:	60c7      	str	r7, [r0, #12]
    8954:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
    8958:	46a6      	mov	lr, r4
    895a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
    895e:	f100 0414 	add.w	r4, r0, #20
    8962:	2300      	movs	r3, #0
    8964:	f85e 1b04 	ldr.w	r1, [lr], #4
    8968:	f855 8b04 	ldr.w	r8, [r5], #4
    896c:	b28a      	uxth	r2, r1
    896e:	fa13 f388 	uxtah	r3, r3, r8
    8972:	0c09      	lsrs	r1, r1, #16
    8974:	1a9a      	subs	r2, r3, r2
    8976:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
    897a:	eb03 4322 	add.w	r3, r3, r2, asr #16
    897e:	b292      	uxth	r2, r2
    8980:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
    8984:	45f4      	cmp	ip, lr
    8986:	f844 2b04 	str.w	r2, [r4], #4
    898a:	ea4f 4323 	mov.w	r3, r3, asr #16
    898e:	d8e9      	bhi.n	8964 <__mdiff+0x6c>
    8990:	42af      	cmp	r7, r5
    8992:	d917      	bls.n	89c4 <__mdiff+0xcc>
    8994:	46a4      	mov	ip, r4
    8996:	46ae      	mov	lr, r5
    8998:	f85e 2b04 	ldr.w	r2, [lr], #4
    899c:	fa13 f382 	uxtah	r3, r3, r2
    89a0:	1419      	asrs	r1, r3, #16
    89a2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
    89a6:	b29b      	uxth	r3, r3
    89a8:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
    89ac:	4577      	cmp	r7, lr
    89ae:	f84c 2b04 	str.w	r2, [ip], #4
    89b2:	ea4f 4321 	mov.w	r3, r1, asr #16
    89b6:	d8ef      	bhi.n	8998 <__mdiff+0xa0>
    89b8:	43ed      	mvns	r5, r5
    89ba:	442f      	add	r7, r5
    89bc:	f027 0703 	bic.w	r7, r7, #3
    89c0:	3704      	adds	r7, #4
    89c2:	443c      	add	r4, r7
    89c4:	3c04      	subs	r4, #4
    89c6:	b922      	cbnz	r2, 89d2 <__mdiff+0xda>
    89c8:	f854 3d04 	ldr.w	r3, [r4, #-4]!
    89cc:	3e01      	subs	r6, #1
    89ce:	2b00      	cmp	r3, #0
    89d0:	d0fa      	beq.n	89c8 <__mdiff+0xd0>
    89d2:	6106      	str	r6, [r0, #16]
    89d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    89d8:	2100      	movs	r1, #0
    89da:	f7ff fd73 	bl	84c4 <_Balloc>
    89de:	2201      	movs	r2, #1
    89e0:	2300      	movs	r3, #0
    89e2:	6102      	str	r2, [r0, #16]
    89e4:	6143      	str	r3, [r0, #20]
    89e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    89ea:	4674      	mov	r4, lr
    89ec:	e7ab      	b.n	8946 <__mdiff+0x4e>
    89ee:	4633      	mov	r3, r6
    89f0:	f106 0414 	add.w	r4, r6, #20
    89f4:	f102 0514 	add.w	r5, r2, #20
    89f8:	4616      	mov	r6, r2
    89fa:	2701      	movs	r7, #1
    89fc:	4698      	mov	r8, r3
    89fe:	e7a2      	b.n	8946 <__mdiff+0x4e>

00008a00 <__d2b>:
    8a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8a04:	b082      	sub	sp, #8
    8a06:	2101      	movs	r1, #1
    8a08:	461c      	mov	r4, r3
    8a0a:	f3c3 570a 	ubfx	r7, r3, #20, #11
    8a0e:	4615      	mov	r5, r2
    8a10:	9e08      	ldr	r6, [sp, #32]
    8a12:	f7ff fd57 	bl	84c4 <_Balloc>
    8a16:	f3c4 0413 	ubfx	r4, r4, #0, #20
    8a1a:	4680      	mov	r8, r0
    8a1c:	b10f      	cbz	r7, 8a22 <__d2b+0x22>
    8a1e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
    8a22:	9401      	str	r4, [sp, #4]
    8a24:	b31d      	cbz	r5, 8a6e <__d2b+0x6e>
    8a26:	a802      	add	r0, sp, #8
    8a28:	f840 5d08 	str.w	r5, [r0, #-8]!
    8a2c:	f7ff fdda 	bl	85e4 <__lo0bits>
    8a30:	2800      	cmp	r0, #0
    8a32:	d134      	bne.n	8a9e <__d2b+0x9e>
    8a34:	e89d 000c 	ldmia.w	sp, {r2, r3}
    8a38:	f8c8 2014 	str.w	r2, [r8, #20]
    8a3c:	2b00      	cmp	r3, #0
    8a3e:	bf0c      	ite	eq
    8a40:	2101      	moveq	r1, #1
    8a42:	2102      	movne	r1, #2
    8a44:	f8c8 3018 	str.w	r3, [r8, #24]
    8a48:	f8c8 1010 	str.w	r1, [r8, #16]
    8a4c:	b9df      	cbnz	r7, 8a86 <__d2b+0x86>
    8a4e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
    8a52:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
    8a56:	6030      	str	r0, [r6, #0]
    8a58:	6918      	ldr	r0, [r3, #16]
    8a5a:	f7ff fda3 	bl	85a4 <__hi0bits>
    8a5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8a60:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
    8a64:	6018      	str	r0, [r3, #0]
    8a66:	4640      	mov	r0, r8
    8a68:	b002      	add	sp, #8
    8a6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8a6e:	a801      	add	r0, sp, #4
    8a70:	f7ff fdb8 	bl	85e4 <__lo0bits>
    8a74:	9b01      	ldr	r3, [sp, #4]
    8a76:	f8c8 3014 	str.w	r3, [r8, #20]
    8a7a:	2101      	movs	r1, #1
    8a7c:	3020      	adds	r0, #32
    8a7e:	f8c8 1010 	str.w	r1, [r8, #16]
    8a82:	2f00      	cmp	r7, #0
    8a84:	d0e3      	beq.n	8a4e <__d2b+0x4e>
    8a86:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8a88:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
    8a8c:	4407      	add	r7, r0
    8a8e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
    8a92:	6037      	str	r7, [r6, #0]
    8a94:	6018      	str	r0, [r3, #0]
    8a96:	4640      	mov	r0, r8
    8a98:	b002      	add	sp, #8
    8a9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8a9e:	e89d 000a 	ldmia.w	sp, {r1, r3}
    8aa2:	f1c0 0220 	rsb	r2, r0, #32
    8aa6:	fa03 f202 	lsl.w	r2, r3, r2
    8aaa:	430a      	orrs	r2, r1
    8aac:	40c3      	lsrs	r3, r0
    8aae:	9301      	str	r3, [sp, #4]
    8ab0:	f8c8 2014 	str.w	r2, [r8, #20]
    8ab4:	e7c2      	b.n	8a3c <__d2b+0x3c>
    8ab6:	bf00      	nop

00008ab8 <_read_r>:
    8ab8:	b570      	push	{r4, r5, r6, lr}
    8aba:	460d      	mov	r5, r1
    8abc:	4c08      	ldr	r4, [pc, #32]	; (8ae0 <_read_r+0x28>)
    8abe:	4611      	mov	r1, r2
    8ac0:	4606      	mov	r6, r0
    8ac2:	461a      	mov	r2, r3
    8ac4:	4628      	mov	r0, r5
    8ac6:	2300      	movs	r3, #0
    8ac8:	6023      	str	r3, [r4, #0]
    8aca:	f7f8 fca5 	bl	1418 <_read>
    8ace:	1c43      	adds	r3, r0, #1
    8ad0:	d000      	beq.n	8ad4 <_read_r+0x1c>
    8ad2:	bd70      	pop	{r4, r5, r6, pc}
    8ad4:	6823      	ldr	r3, [r4, #0]
    8ad6:	2b00      	cmp	r3, #0
    8ad8:	d0fb      	beq.n	8ad2 <_read_r+0x1a>
    8ada:	6033      	str	r3, [r6, #0]
    8adc:	bd70      	pop	{r4, r5, r6, pc}
    8ade:	bf00      	nop
    8ae0:	20000da8 	.word	0x20000da8

00008ae4 <_realloc_r>:
    8ae4:	2900      	cmp	r1, #0
    8ae6:	f000 8095 	beq.w	8c14 <_realloc_r+0x130>
    8aea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8aee:	460d      	mov	r5, r1
    8af0:	4616      	mov	r6, r2
    8af2:	b083      	sub	sp, #12
    8af4:	4680      	mov	r8, r0
    8af6:	f106 070b 	add.w	r7, r6, #11
    8afa:	f7ff fcd7 	bl	84ac <__malloc_lock>
    8afe:	f855 ec04 	ldr.w	lr, [r5, #-4]
    8b02:	2f16      	cmp	r7, #22
    8b04:	f02e 0403 	bic.w	r4, lr, #3
    8b08:	f1a5 0908 	sub.w	r9, r5, #8
    8b0c:	d83c      	bhi.n	8b88 <_realloc_r+0xa4>
    8b0e:	2210      	movs	r2, #16
    8b10:	4617      	mov	r7, r2
    8b12:	42be      	cmp	r6, r7
    8b14:	d83d      	bhi.n	8b92 <_realloc_r+0xae>
    8b16:	4294      	cmp	r4, r2
    8b18:	da43      	bge.n	8ba2 <_realloc_r+0xbe>
    8b1a:	4bc4      	ldr	r3, [pc, #784]	; (8e2c <_realloc_r+0x348>)
    8b1c:	6899      	ldr	r1, [r3, #8]
    8b1e:	eb09 0004 	add.w	r0, r9, r4
    8b22:	4288      	cmp	r0, r1
    8b24:	f000 80b4 	beq.w	8c90 <_realloc_r+0x1ac>
    8b28:	6843      	ldr	r3, [r0, #4]
    8b2a:	f023 0101 	bic.w	r1, r3, #1
    8b2e:	4401      	add	r1, r0
    8b30:	6849      	ldr	r1, [r1, #4]
    8b32:	07c9      	lsls	r1, r1, #31
    8b34:	d54c      	bpl.n	8bd0 <_realloc_r+0xec>
    8b36:	f01e 0f01 	tst.w	lr, #1
    8b3a:	f000 809b 	beq.w	8c74 <_realloc_r+0x190>
    8b3e:	4631      	mov	r1, r6
    8b40:	4640      	mov	r0, r8
    8b42:	f7ff f89f 	bl	7c84 <_malloc_r>
    8b46:	4606      	mov	r6, r0
    8b48:	2800      	cmp	r0, #0
    8b4a:	d03a      	beq.n	8bc2 <_realloc_r+0xde>
    8b4c:	f855 3c04 	ldr.w	r3, [r5, #-4]
    8b50:	f023 0301 	bic.w	r3, r3, #1
    8b54:	444b      	add	r3, r9
    8b56:	f1a0 0208 	sub.w	r2, r0, #8
    8b5a:	429a      	cmp	r2, r3
    8b5c:	f000 8121 	beq.w	8da2 <_realloc_r+0x2be>
    8b60:	1f22      	subs	r2, r4, #4
    8b62:	2a24      	cmp	r2, #36	; 0x24
    8b64:	f200 8107 	bhi.w	8d76 <_realloc_r+0x292>
    8b68:	2a13      	cmp	r2, #19
    8b6a:	f200 80db 	bhi.w	8d24 <_realloc_r+0x240>
    8b6e:	4603      	mov	r3, r0
    8b70:	462a      	mov	r2, r5
    8b72:	6811      	ldr	r1, [r2, #0]
    8b74:	6019      	str	r1, [r3, #0]
    8b76:	6851      	ldr	r1, [r2, #4]
    8b78:	6059      	str	r1, [r3, #4]
    8b7a:	6892      	ldr	r2, [r2, #8]
    8b7c:	609a      	str	r2, [r3, #8]
    8b7e:	4629      	mov	r1, r5
    8b80:	4640      	mov	r0, r8
    8b82:	f7fe fd45 	bl	7610 <_free_r>
    8b86:	e01c      	b.n	8bc2 <_realloc_r+0xde>
    8b88:	f027 0707 	bic.w	r7, r7, #7
    8b8c:	2f00      	cmp	r7, #0
    8b8e:	463a      	mov	r2, r7
    8b90:	dabf      	bge.n	8b12 <_realloc_r+0x2e>
    8b92:	2600      	movs	r6, #0
    8b94:	230c      	movs	r3, #12
    8b96:	4630      	mov	r0, r6
    8b98:	f8c8 3000 	str.w	r3, [r8]
    8b9c:	b003      	add	sp, #12
    8b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8ba2:	462e      	mov	r6, r5
    8ba4:	1be3      	subs	r3, r4, r7
    8ba6:	2b0f      	cmp	r3, #15
    8ba8:	d81e      	bhi.n	8be8 <_realloc_r+0x104>
    8baa:	f8d9 3004 	ldr.w	r3, [r9, #4]
    8bae:	f003 0301 	and.w	r3, r3, #1
    8bb2:	4323      	orrs	r3, r4
    8bb4:	444c      	add	r4, r9
    8bb6:	f8c9 3004 	str.w	r3, [r9, #4]
    8bba:	6863      	ldr	r3, [r4, #4]
    8bbc:	f043 0301 	orr.w	r3, r3, #1
    8bc0:	6063      	str	r3, [r4, #4]
    8bc2:	4640      	mov	r0, r8
    8bc4:	f7ff fc78 	bl	84b8 <__malloc_unlock>
    8bc8:	4630      	mov	r0, r6
    8bca:	b003      	add	sp, #12
    8bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8bd0:	f023 0303 	bic.w	r3, r3, #3
    8bd4:	18e1      	adds	r1, r4, r3
    8bd6:	4291      	cmp	r1, r2
    8bd8:	db1f      	blt.n	8c1a <_realloc_r+0x136>
    8bda:	68c3      	ldr	r3, [r0, #12]
    8bdc:	6882      	ldr	r2, [r0, #8]
    8bde:	462e      	mov	r6, r5
    8be0:	60d3      	str	r3, [r2, #12]
    8be2:	460c      	mov	r4, r1
    8be4:	609a      	str	r2, [r3, #8]
    8be6:	e7dd      	b.n	8ba4 <_realloc_r+0xc0>
    8be8:	f8d9 2004 	ldr.w	r2, [r9, #4]
    8bec:	eb09 0107 	add.w	r1, r9, r7
    8bf0:	f002 0201 	and.w	r2, r2, #1
    8bf4:	444c      	add	r4, r9
    8bf6:	f043 0301 	orr.w	r3, r3, #1
    8bfa:	4317      	orrs	r7, r2
    8bfc:	f8c9 7004 	str.w	r7, [r9, #4]
    8c00:	604b      	str	r3, [r1, #4]
    8c02:	6863      	ldr	r3, [r4, #4]
    8c04:	f043 0301 	orr.w	r3, r3, #1
    8c08:	3108      	adds	r1, #8
    8c0a:	6063      	str	r3, [r4, #4]
    8c0c:	4640      	mov	r0, r8
    8c0e:	f7fe fcff 	bl	7610 <_free_r>
    8c12:	e7d6      	b.n	8bc2 <_realloc_r+0xde>
    8c14:	4611      	mov	r1, r2
    8c16:	f7ff b835 	b.w	7c84 <_malloc_r>
    8c1a:	f01e 0f01 	tst.w	lr, #1
    8c1e:	d18e      	bne.n	8b3e <_realloc_r+0x5a>
    8c20:	f855 1c08 	ldr.w	r1, [r5, #-8]
    8c24:	eba9 0a01 	sub.w	sl, r9, r1
    8c28:	f8da 1004 	ldr.w	r1, [sl, #4]
    8c2c:	f021 0103 	bic.w	r1, r1, #3
    8c30:	440b      	add	r3, r1
    8c32:	4423      	add	r3, r4
    8c34:	4293      	cmp	r3, r2
    8c36:	db25      	blt.n	8c84 <_realloc_r+0x1a0>
    8c38:	68c2      	ldr	r2, [r0, #12]
    8c3a:	6881      	ldr	r1, [r0, #8]
    8c3c:	4656      	mov	r6, sl
    8c3e:	60ca      	str	r2, [r1, #12]
    8c40:	6091      	str	r1, [r2, #8]
    8c42:	f8da 100c 	ldr.w	r1, [sl, #12]
    8c46:	f856 0f08 	ldr.w	r0, [r6, #8]!
    8c4a:	1f22      	subs	r2, r4, #4
    8c4c:	2a24      	cmp	r2, #36	; 0x24
    8c4e:	60c1      	str	r1, [r0, #12]
    8c50:	6088      	str	r0, [r1, #8]
    8c52:	f200 8094 	bhi.w	8d7e <_realloc_r+0x29a>
    8c56:	2a13      	cmp	r2, #19
    8c58:	d96f      	bls.n	8d3a <_realloc_r+0x256>
    8c5a:	6829      	ldr	r1, [r5, #0]
    8c5c:	f8ca 1008 	str.w	r1, [sl, #8]
    8c60:	6869      	ldr	r1, [r5, #4]
    8c62:	f8ca 100c 	str.w	r1, [sl, #12]
    8c66:	2a1b      	cmp	r2, #27
    8c68:	f200 80a2 	bhi.w	8db0 <_realloc_r+0x2cc>
    8c6c:	3508      	adds	r5, #8
    8c6e:	f10a 0210 	add.w	r2, sl, #16
    8c72:	e063      	b.n	8d3c <_realloc_r+0x258>
    8c74:	f855 3c08 	ldr.w	r3, [r5, #-8]
    8c78:	eba9 0a03 	sub.w	sl, r9, r3
    8c7c:	f8da 1004 	ldr.w	r1, [sl, #4]
    8c80:	f021 0103 	bic.w	r1, r1, #3
    8c84:	1863      	adds	r3, r4, r1
    8c86:	4293      	cmp	r3, r2
    8c88:	f6ff af59 	blt.w	8b3e <_realloc_r+0x5a>
    8c8c:	4656      	mov	r6, sl
    8c8e:	e7d8      	b.n	8c42 <_realloc_r+0x15e>
    8c90:	6841      	ldr	r1, [r0, #4]
    8c92:	f021 0b03 	bic.w	fp, r1, #3
    8c96:	44a3      	add	fp, r4
    8c98:	f107 0010 	add.w	r0, r7, #16
    8c9c:	4583      	cmp	fp, r0
    8c9e:	da56      	bge.n	8d4e <_realloc_r+0x26a>
    8ca0:	f01e 0f01 	tst.w	lr, #1
    8ca4:	f47f af4b 	bne.w	8b3e <_realloc_r+0x5a>
    8ca8:	f855 1c08 	ldr.w	r1, [r5, #-8]
    8cac:	eba9 0a01 	sub.w	sl, r9, r1
    8cb0:	f8da 1004 	ldr.w	r1, [sl, #4]
    8cb4:	f021 0103 	bic.w	r1, r1, #3
    8cb8:	448b      	add	fp, r1
    8cba:	4558      	cmp	r0, fp
    8cbc:	dce2      	bgt.n	8c84 <_realloc_r+0x1a0>
    8cbe:	4656      	mov	r6, sl
    8cc0:	f8da 100c 	ldr.w	r1, [sl, #12]
    8cc4:	f856 0f08 	ldr.w	r0, [r6, #8]!
    8cc8:	1f22      	subs	r2, r4, #4
    8cca:	2a24      	cmp	r2, #36	; 0x24
    8ccc:	60c1      	str	r1, [r0, #12]
    8cce:	6088      	str	r0, [r1, #8]
    8cd0:	f200 808f 	bhi.w	8df2 <_realloc_r+0x30e>
    8cd4:	2a13      	cmp	r2, #19
    8cd6:	f240 808a 	bls.w	8dee <_realloc_r+0x30a>
    8cda:	6829      	ldr	r1, [r5, #0]
    8cdc:	f8ca 1008 	str.w	r1, [sl, #8]
    8ce0:	6869      	ldr	r1, [r5, #4]
    8ce2:	f8ca 100c 	str.w	r1, [sl, #12]
    8ce6:	2a1b      	cmp	r2, #27
    8ce8:	f200 808a 	bhi.w	8e00 <_realloc_r+0x31c>
    8cec:	3508      	adds	r5, #8
    8cee:	f10a 0210 	add.w	r2, sl, #16
    8cf2:	6829      	ldr	r1, [r5, #0]
    8cf4:	6011      	str	r1, [r2, #0]
    8cf6:	6869      	ldr	r1, [r5, #4]
    8cf8:	6051      	str	r1, [r2, #4]
    8cfa:	68a9      	ldr	r1, [r5, #8]
    8cfc:	6091      	str	r1, [r2, #8]
    8cfe:	eb0a 0107 	add.w	r1, sl, r7
    8d02:	ebab 0207 	sub.w	r2, fp, r7
    8d06:	f042 0201 	orr.w	r2, r2, #1
    8d0a:	6099      	str	r1, [r3, #8]
    8d0c:	604a      	str	r2, [r1, #4]
    8d0e:	f8da 3004 	ldr.w	r3, [sl, #4]
    8d12:	f003 0301 	and.w	r3, r3, #1
    8d16:	431f      	orrs	r7, r3
    8d18:	4640      	mov	r0, r8
    8d1a:	f8ca 7004 	str.w	r7, [sl, #4]
    8d1e:	f7ff fbcb 	bl	84b8 <__malloc_unlock>
    8d22:	e751      	b.n	8bc8 <_realloc_r+0xe4>
    8d24:	682b      	ldr	r3, [r5, #0]
    8d26:	6003      	str	r3, [r0, #0]
    8d28:	686b      	ldr	r3, [r5, #4]
    8d2a:	6043      	str	r3, [r0, #4]
    8d2c:	2a1b      	cmp	r2, #27
    8d2e:	d82d      	bhi.n	8d8c <_realloc_r+0x2a8>
    8d30:	f100 0308 	add.w	r3, r0, #8
    8d34:	f105 0208 	add.w	r2, r5, #8
    8d38:	e71b      	b.n	8b72 <_realloc_r+0x8e>
    8d3a:	4632      	mov	r2, r6
    8d3c:	6829      	ldr	r1, [r5, #0]
    8d3e:	6011      	str	r1, [r2, #0]
    8d40:	6869      	ldr	r1, [r5, #4]
    8d42:	6051      	str	r1, [r2, #4]
    8d44:	68a9      	ldr	r1, [r5, #8]
    8d46:	6091      	str	r1, [r2, #8]
    8d48:	461c      	mov	r4, r3
    8d4a:	46d1      	mov	r9, sl
    8d4c:	e72a      	b.n	8ba4 <_realloc_r+0xc0>
    8d4e:	eb09 0107 	add.w	r1, r9, r7
    8d52:	ebab 0b07 	sub.w	fp, fp, r7
    8d56:	f04b 0201 	orr.w	r2, fp, #1
    8d5a:	6099      	str	r1, [r3, #8]
    8d5c:	604a      	str	r2, [r1, #4]
    8d5e:	f855 3c04 	ldr.w	r3, [r5, #-4]
    8d62:	f003 0301 	and.w	r3, r3, #1
    8d66:	431f      	orrs	r7, r3
    8d68:	4640      	mov	r0, r8
    8d6a:	f845 7c04 	str.w	r7, [r5, #-4]
    8d6e:	f7ff fba3 	bl	84b8 <__malloc_unlock>
    8d72:	462e      	mov	r6, r5
    8d74:	e728      	b.n	8bc8 <_realloc_r+0xe4>
    8d76:	4629      	mov	r1, r5
    8d78:	f7ff fb34 	bl	83e4 <memmove>
    8d7c:	e6ff      	b.n	8b7e <_realloc_r+0x9a>
    8d7e:	4629      	mov	r1, r5
    8d80:	4630      	mov	r0, r6
    8d82:	461c      	mov	r4, r3
    8d84:	46d1      	mov	r9, sl
    8d86:	f7ff fb2d 	bl	83e4 <memmove>
    8d8a:	e70b      	b.n	8ba4 <_realloc_r+0xc0>
    8d8c:	68ab      	ldr	r3, [r5, #8]
    8d8e:	6083      	str	r3, [r0, #8]
    8d90:	68eb      	ldr	r3, [r5, #12]
    8d92:	60c3      	str	r3, [r0, #12]
    8d94:	2a24      	cmp	r2, #36	; 0x24
    8d96:	d017      	beq.n	8dc8 <_realloc_r+0x2e4>
    8d98:	f100 0310 	add.w	r3, r0, #16
    8d9c:	f105 0210 	add.w	r2, r5, #16
    8da0:	e6e7      	b.n	8b72 <_realloc_r+0x8e>
    8da2:	f850 3c04 	ldr.w	r3, [r0, #-4]
    8da6:	f023 0303 	bic.w	r3, r3, #3
    8daa:	441c      	add	r4, r3
    8dac:	462e      	mov	r6, r5
    8dae:	e6f9      	b.n	8ba4 <_realloc_r+0xc0>
    8db0:	68a9      	ldr	r1, [r5, #8]
    8db2:	f8ca 1010 	str.w	r1, [sl, #16]
    8db6:	68e9      	ldr	r1, [r5, #12]
    8db8:	f8ca 1014 	str.w	r1, [sl, #20]
    8dbc:	2a24      	cmp	r2, #36	; 0x24
    8dbe:	d00c      	beq.n	8dda <_realloc_r+0x2f6>
    8dc0:	3510      	adds	r5, #16
    8dc2:	f10a 0218 	add.w	r2, sl, #24
    8dc6:	e7b9      	b.n	8d3c <_realloc_r+0x258>
    8dc8:	692b      	ldr	r3, [r5, #16]
    8dca:	6103      	str	r3, [r0, #16]
    8dcc:	696b      	ldr	r3, [r5, #20]
    8dce:	6143      	str	r3, [r0, #20]
    8dd0:	f105 0218 	add.w	r2, r5, #24
    8dd4:	f100 0318 	add.w	r3, r0, #24
    8dd8:	e6cb      	b.n	8b72 <_realloc_r+0x8e>
    8dda:	692a      	ldr	r2, [r5, #16]
    8ddc:	f8ca 2018 	str.w	r2, [sl, #24]
    8de0:	696a      	ldr	r2, [r5, #20]
    8de2:	f8ca 201c 	str.w	r2, [sl, #28]
    8de6:	3518      	adds	r5, #24
    8de8:	f10a 0220 	add.w	r2, sl, #32
    8dec:	e7a6      	b.n	8d3c <_realloc_r+0x258>
    8dee:	4632      	mov	r2, r6
    8df0:	e77f      	b.n	8cf2 <_realloc_r+0x20e>
    8df2:	4629      	mov	r1, r5
    8df4:	4630      	mov	r0, r6
    8df6:	9301      	str	r3, [sp, #4]
    8df8:	f7ff faf4 	bl	83e4 <memmove>
    8dfc:	9b01      	ldr	r3, [sp, #4]
    8dfe:	e77e      	b.n	8cfe <_realloc_r+0x21a>
    8e00:	68a9      	ldr	r1, [r5, #8]
    8e02:	f8ca 1010 	str.w	r1, [sl, #16]
    8e06:	68e9      	ldr	r1, [r5, #12]
    8e08:	f8ca 1014 	str.w	r1, [sl, #20]
    8e0c:	2a24      	cmp	r2, #36	; 0x24
    8e0e:	d003      	beq.n	8e18 <_realloc_r+0x334>
    8e10:	3510      	adds	r5, #16
    8e12:	f10a 0218 	add.w	r2, sl, #24
    8e16:	e76c      	b.n	8cf2 <_realloc_r+0x20e>
    8e18:	692a      	ldr	r2, [r5, #16]
    8e1a:	f8ca 2018 	str.w	r2, [sl, #24]
    8e1e:	696a      	ldr	r2, [r5, #20]
    8e20:	f8ca 201c 	str.w	r2, [sl, #28]
    8e24:	3518      	adds	r5, #24
    8e26:	f10a 0220 	add.w	r2, sl, #32
    8e2a:	e762      	b.n	8cf2 <_realloc_r+0x20e>
    8e2c:	200005d8 	.word	0x200005d8

00008e30 <_sbrk_r>:
    8e30:	b538      	push	{r3, r4, r5, lr}
    8e32:	4c07      	ldr	r4, [pc, #28]	; (8e50 <_sbrk_r+0x20>)
    8e34:	2300      	movs	r3, #0
    8e36:	4605      	mov	r5, r0
    8e38:	4608      	mov	r0, r1
    8e3a:	6023      	str	r3, [r4, #0]
    8e3c:	f7f8 faf4 	bl	1428 <_sbrk>
    8e40:	1c43      	adds	r3, r0, #1
    8e42:	d000      	beq.n	8e46 <_sbrk_r+0x16>
    8e44:	bd38      	pop	{r3, r4, r5, pc}
    8e46:	6823      	ldr	r3, [r4, #0]
    8e48:	2b00      	cmp	r3, #0
    8e4a:	d0fb      	beq.n	8e44 <_sbrk_r+0x14>
    8e4c:	602b      	str	r3, [r5, #0]
    8e4e:	bd38      	pop	{r3, r4, r5, pc}
    8e50:	20000da8 	.word	0x20000da8

00008e54 <_raise_r>:
    8e54:	291f      	cmp	r1, #31
    8e56:	d828      	bhi.n	8eaa <_raise_r+0x56>
    8e58:	b520      	push	{r5, lr}
    8e5a:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
    8e5e:	b082      	sub	sp, #8
    8e60:	4605      	mov	r5, r0
    8e62:	b1aa      	cbz	r2, 8e90 <_raise_r+0x3c>
    8e64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    8e68:	b193      	cbz	r3, 8e90 <_raise_r+0x3c>
    8e6a:	2b01      	cmp	r3, #1
    8e6c:	d00e      	beq.n	8e8c <_raise_r+0x38>
    8e6e:	1c58      	adds	r0, r3, #1
    8e70:	d007      	beq.n	8e82 <_raise_r+0x2e>
    8e72:	2500      	movs	r5, #0
    8e74:	4608      	mov	r0, r1
    8e76:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
    8e7a:	4798      	blx	r3
    8e7c:	4628      	mov	r0, r5
    8e7e:	b002      	add	sp, #8
    8e80:	bd20      	pop	{r5, pc}
    8e82:	2316      	movs	r3, #22
    8e84:	2001      	movs	r0, #1
    8e86:	602b      	str	r3, [r5, #0]
    8e88:	b002      	add	sp, #8
    8e8a:	bd20      	pop	{r5, pc}
    8e8c:	2000      	movs	r0, #0
    8e8e:	e7f6      	b.n	8e7e <_raise_r+0x2a>
    8e90:	4628      	mov	r0, r5
    8e92:	9101      	str	r1, [sp, #4]
    8e94:	f000 f82a 	bl	8eec <_getpid_r>
    8e98:	9901      	ldr	r1, [sp, #4]
    8e9a:	460a      	mov	r2, r1
    8e9c:	4601      	mov	r1, r0
    8e9e:	4628      	mov	r0, r5
    8ea0:	b002      	add	sp, #8
    8ea2:	e8bd 4020 	ldmia.w	sp!, {r5, lr}
    8ea6:	f000 b80d 	b.w	8ec4 <_kill_r>
    8eaa:	2316      	movs	r3, #22
    8eac:	6003      	str	r3, [r0, #0]
    8eae:	f04f 30ff 	mov.w	r0, #4294967295
    8eb2:	4770      	bx	lr

00008eb4 <raise>:
    8eb4:	4b02      	ldr	r3, [pc, #8]	; (8ec0 <raise+0xc>)
    8eb6:	4601      	mov	r1, r0
    8eb8:	6818      	ldr	r0, [r3, #0]
    8eba:	f7ff bfcb 	b.w	8e54 <_raise_r>
    8ebe:	bf00      	nop
    8ec0:	2000003c 	.word	0x2000003c

00008ec4 <_kill_r>:
    8ec4:	b538      	push	{r3, r4, r5, lr}
    8ec6:	460b      	mov	r3, r1
    8ec8:	4c07      	ldr	r4, [pc, #28]	; (8ee8 <_kill_r+0x24>)
    8eca:	4605      	mov	r5, r0
    8ecc:	4611      	mov	r1, r2
    8ece:	4618      	mov	r0, r3
    8ed0:	2300      	movs	r3, #0
    8ed2:	6023      	str	r3, [r4, #0]
    8ed4:	f7f8 fad0 	bl	1478 <_kill>
    8ed8:	1c43      	adds	r3, r0, #1
    8eda:	d000      	beq.n	8ede <_kill_r+0x1a>
    8edc:	bd38      	pop	{r3, r4, r5, pc}
    8ede:	6823      	ldr	r3, [r4, #0]
    8ee0:	2b00      	cmp	r3, #0
    8ee2:	d0fb      	beq.n	8edc <_kill_r+0x18>
    8ee4:	602b      	str	r3, [r5, #0]
    8ee6:	bd38      	pop	{r3, r4, r5, pc}
    8ee8:	20000da8 	.word	0x20000da8

00008eec <_getpid_r>:
    8eec:	f7f8 bac5 	b.w	147a <_getpid>

00008ef0 <__ssprint_r>:
    8ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8ef4:	6893      	ldr	r3, [r2, #8]
    8ef6:	b083      	sub	sp, #12
    8ef8:	4690      	mov	r8, r2
    8efa:	2b00      	cmp	r3, #0
    8efc:	d070      	beq.n	8fe0 <__ssprint_r+0xf0>
    8efe:	4682      	mov	sl, r0
    8f00:	460c      	mov	r4, r1
    8f02:	6817      	ldr	r7, [r2, #0]
    8f04:	688d      	ldr	r5, [r1, #8]
    8f06:	6808      	ldr	r0, [r1, #0]
    8f08:	e042      	b.n	8f90 <__ssprint_r+0xa0>
    8f0a:	89a3      	ldrh	r3, [r4, #12]
    8f0c:	f413 6f90 	tst.w	r3, #1152	; 0x480
    8f10:	d02e      	beq.n	8f70 <__ssprint_r+0x80>
    8f12:	6965      	ldr	r5, [r4, #20]
    8f14:	6921      	ldr	r1, [r4, #16]
    8f16:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    8f1a:	eba0 0b01 	sub.w	fp, r0, r1
    8f1e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
    8f22:	f10b 0001 	add.w	r0, fp, #1
    8f26:	106d      	asrs	r5, r5, #1
    8f28:	4430      	add	r0, r6
    8f2a:	42a8      	cmp	r0, r5
    8f2c:	462a      	mov	r2, r5
    8f2e:	bf84      	itt	hi
    8f30:	4605      	movhi	r5, r0
    8f32:	462a      	movhi	r2, r5
    8f34:	055b      	lsls	r3, r3, #21
    8f36:	d538      	bpl.n	8faa <__ssprint_r+0xba>
    8f38:	4611      	mov	r1, r2
    8f3a:	4650      	mov	r0, sl
    8f3c:	f7fe fea2 	bl	7c84 <_malloc_r>
    8f40:	2800      	cmp	r0, #0
    8f42:	d03c      	beq.n	8fbe <__ssprint_r+0xce>
    8f44:	465a      	mov	r2, fp
    8f46:	6921      	ldr	r1, [r4, #16]
    8f48:	9001      	str	r0, [sp, #4]
    8f4a:	f7ff f9b1 	bl	82b0 <memcpy>
    8f4e:	89a2      	ldrh	r2, [r4, #12]
    8f50:	9b01      	ldr	r3, [sp, #4]
    8f52:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    8f56:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    8f5a:	81a2      	strh	r2, [r4, #12]
    8f5c:	eba5 020b 	sub.w	r2, r5, fp
    8f60:	eb03 000b 	add.w	r0, r3, fp
    8f64:	6165      	str	r5, [r4, #20]
    8f66:	6123      	str	r3, [r4, #16]
    8f68:	6020      	str	r0, [r4, #0]
    8f6a:	60a2      	str	r2, [r4, #8]
    8f6c:	4635      	mov	r5, r6
    8f6e:	46b3      	mov	fp, r6
    8f70:	465a      	mov	r2, fp
    8f72:	4649      	mov	r1, r9
    8f74:	f7ff fa36 	bl	83e4 <memmove>
    8f78:	f8d8 3008 	ldr.w	r3, [r8, #8]
    8f7c:	68a2      	ldr	r2, [r4, #8]
    8f7e:	6820      	ldr	r0, [r4, #0]
    8f80:	1b55      	subs	r5, r2, r5
    8f82:	4458      	add	r0, fp
    8f84:	1b9e      	subs	r6, r3, r6
    8f86:	60a5      	str	r5, [r4, #8]
    8f88:	6020      	str	r0, [r4, #0]
    8f8a:	f8c8 6008 	str.w	r6, [r8, #8]
    8f8e:	b33e      	cbz	r6, 8fe0 <__ssprint_r+0xf0>
    8f90:	687e      	ldr	r6, [r7, #4]
    8f92:	463b      	mov	r3, r7
    8f94:	3708      	adds	r7, #8
    8f96:	2e00      	cmp	r6, #0
    8f98:	d0fa      	beq.n	8f90 <__ssprint_r+0xa0>
    8f9a:	42ae      	cmp	r6, r5
    8f9c:	f8d3 9000 	ldr.w	r9, [r3]
    8fa0:	46ab      	mov	fp, r5
    8fa2:	d2b2      	bcs.n	8f0a <__ssprint_r+0x1a>
    8fa4:	4635      	mov	r5, r6
    8fa6:	46b3      	mov	fp, r6
    8fa8:	e7e2      	b.n	8f70 <__ssprint_r+0x80>
    8faa:	4650      	mov	r0, sl
    8fac:	f7ff fd9a 	bl	8ae4 <_realloc_r>
    8fb0:	4603      	mov	r3, r0
    8fb2:	2800      	cmp	r0, #0
    8fb4:	d1d2      	bne.n	8f5c <__ssprint_r+0x6c>
    8fb6:	6921      	ldr	r1, [r4, #16]
    8fb8:	4650      	mov	r0, sl
    8fba:	f7fe fb29 	bl	7610 <_free_r>
    8fbe:	230c      	movs	r3, #12
    8fc0:	f8ca 3000 	str.w	r3, [sl]
    8fc4:	89a3      	ldrh	r3, [r4, #12]
    8fc6:	2200      	movs	r2, #0
    8fc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    8fcc:	f04f 30ff 	mov.w	r0, #4294967295
    8fd0:	81a3      	strh	r3, [r4, #12]
    8fd2:	f8c8 2008 	str.w	r2, [r8, #8]
    8fd6:	f8c8 2004 	str.w	r2, [r8, #4]
    8fda:	b003      	add	sp, #12
    8fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8fe0:	2000      	movs	r0, #0
    8fe2:	f8c8 0004 	str.w	r0, [r8, #4]
    8fe6:	b003      	add	sp, #12
    8fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00008fec <__swbuf_r>:
    8fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8fee:	460d      	mov	r5, r1
    8ff0:	4614      	mov	r4, r2
    8ff2:	4606      	mov	r6, r0
    8ff4:	b110      	cbz	r0, 8ffc <__swbuf_r+0x10>
    8ff6:	6b83      	ldr	r3, [r0, #56]	; 0x38
    8ff8:	2b00      	cmp	r3, #0
    8ffa:	d04b      	beq.n	9094 <__swbuf_r+0xa8>
    8ffc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    9000:	69a3      	ldr	r3, [r4, #24]
    9002:	60a3      	str	r3, [r4, #8]
    9004:	b291      	uxth	r1, r2
    9006:	0708      	lsls	r0, r1, #28
    9008:	d539      	bpl.n	907e <__swbuf_r+0x92>
    900a:	6923      	ldr	r3, [r4, #16]
    900c:	2b00      	cmp	r3, #0
    900e:	d036      	beq.n	907e <__swbuf_r+0x92>
    9010:	b2ed      	uxtb	r5, r5
    9012:	0489      	lsls	r1, r1, #18
    9014:	462f      	mov	r7, r5
    9016:	d515      	bpl.n	9044 <__swbuf_r+0x58>
    9018:	6822      	ldr	r2, [r4, #0]
    901a:	6961      	ldr	r1, [r4, #20]
    901c:	1ad3      	subs	r3, r2, r3
    901e:	428b      	cmp	r3, r1
    9020:	da1c      	bge.n	905c <__swbuf_r+0x70>
    9022:	3301      	adds	r3, #1
    9024:	68a1      	ldr	r1, [r4, #8]
    9026:	1c50      	adds	r0, r2, #1
    9028:	3901      	subs	r1, #1
    902a:	60a1      	str	r1, [r4, #8]
    902c:	6020      	str	r0, [r4, #0]
    902e:	7015      	strb	r5, [r2, #0]
    9030:	6962      	ldr	r2, [r4, #20]
    9032:	429a      	cmp	r2, r3
    9034:	d01a      	beq.n	906c <__swbuf_r+0x80>
    9036:	89a3      	ldrh	r3, [r4, #12]
    9038:	07db      	lsls	r3, r3, #31
    903a:	d501      	bpl.n	9040 <__swbuf_r+0x54>
    903c:	2d0a      	cmp	r5, #10
    903e:	d015      	beq.n	906c <__swbuf_r+0x80>
    9040:	4638      	mov	r0, r7
    9042:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9044:	6e61      	ldr	r1, [r4, #100]	; 0x64
    9046:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    904a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
    904e:	81a2      	strh	r2, [r4, #12]
    9050:	6822      	ldr	r2, [r4, #0]
    9052:	6661      	str	r1, [r4, #100]	; 0x64
    9054:	6961      	ldr	r1, [r4, #20]
    9056:	1ad3      	subs	r3, r2, r3
    9058:	428b      	cmp	r3, r1
    905a:	dbe2      	blt.n	9022 <__swbuf_r+0x36>
    905c:	4621      	mov	r1, r4
    905e:	4630      	mov	r0, r6
    9060:	f7fe f958 	bl	7314 <_fflush_r>
    9064:	b940      	cbnz	r0, 9078 <__swbuf_r+0x8c>
    9066:	6822      	ldr	r2, [r4, #0]
    9068:	2301      	movs	r3, #1
    906a:	e7db      	b.n	9024 <__swbuf_r+0x38>
    906c:	4621      	mov	r1, r4
    906e:	4630      	mov	r0, r6
    9070:	f7fe f950 	bl	7314 <_fflush_r>
    9074:	2800      	cmp	r0, #0
    9076:	d0e3      	beq.n	9040 <__swbuf_r+0x54>
    9078:	f04f 37ff 	mov.w	r7, #4294967295
    907c:	e7e0      	b.n	9040 <__swbuf_r+0x54>
    907e:	4621      	mov	r1, r4
    9080:	4630      	mov	r0, r6
    9082:	f7fc fff7 	bl	6074 <__swsetup_r>
    9086:	2800      	cmp	r0, #0
    9088:	d1f6      	bne.n	9078 <__swbuf_r+0x8c>
    908a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    908e:	6923      	ldr	r3, [r4, #16]
    9090:	b291      	uxth	r1, r2
    9092:	e7bd      	b.n	9010 <__swbuf_r+0x24>
    9094:	f7fe f996 	bl	73c4 <__sinit>
    9098:	e7b0      	b.n	8ffc <__swbuf_r+0x10>
    909a:	bf00      	nop

0000909c <_wcrtomb_r>:
    909c:	b5f0      	push	{r4, r5, r6, r7, lr}
    909e:	4606      	mov	r6, r0
    90a0:	b085      	sub	sp, #20
    90a2:	461f      	mov	r7, r3
    90a4:	b189      	cbz	r1, 90ca <_wcrtomb_r+0x2e>
    90a6:	4c10      	ldr	r4, [pc, #64]	; (90e8 <_wcrtomb_r+0x4c>)
    90a8:	4d10      	ldr	r5, [pc, #64]	; (90ec <_wcrtomb_r+0x50>)
    90aa:	6824      	ldr	r4, [r4, #0]
    90ac:	6b64      	ldr	r4, [r4, #52]	; 0x34
    90ae:	2c00      	cmp	r4, #0
    90b0:	bf08      	it	eq
    90b2:	462c      	moveq	r4, r5
    90b4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
    90b8:	47a0      	blx	r4
    90ba:	1c43      	adds	r3, r0, #1
    90bc:	d103      	bne.n	90c6 <_wcrtomb_r+0x2a>
    90be:	2200      	movs	r2, #0
    90c0:	238a      	movs	r3, #138	; 0x8a
    90c2:	603a      	str	r2, [r7, #0]
    90c4:	6033      	str	r3, [r6, #0]
    90c6:	b005      	add	sp, #20
    90c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    90ca:	460c      	mov	r4, r1
    90cc:	4906      	ldr	r1, [pc, #24]	; (90e8 <_wcrtomb_r+0x4c>)
    90ce:	4a07      	ldr	r2, [pc, #28]	; (90ec <_wcrtomb_r+0x50>)
    90d0:	6809      	ldr	r1, [r1, #0]
    90d2:	6b49      	ldr	r1, [r1, #52]	; 0x34
    90d4:	2900      	cmp	r1, #0
    90d6:	bf08      	it	eq
    90d8:	4611      	moveq	r1, r2
    90da:	4622      	mov	r2, r4
    90dc:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
    90e0:	a901      	add	r1, sp, #4
    90e2:	47a0      	blx	r4
    90e4:	e7e9      	b.n	90ba <_wcrtomb_r+0x1e>
    90e6:	bf00      	nop
    90e8:	2000003c 	.word	0x2000003c
    90ec:	2000046c 	.word	0x2000046c

000090f0 <__ascii_wctomb>:
    90f0:	b121      	cbz	r1, 90fc <__ascii_wctomb+0xc>
    90f2:	2aff      	cmp	r2, #255	; 0xff
    90f4:	d804      	bhi.n	9100 <__ascii_wctomb+0x10>
    90f6:	700a      	strb	r2, [r1, #0]
    90f8:	2001      	movs	r0, #1
    90fa:	4770      	bx	lr
    90fc:	4608      	mov	r0, r1
    90fe:	4770      	bx	lr
    9100:	238a      	movs	r3, #138	; 0x8a
    9102:	6003      	str	r3, [r0, #0]
    9104:	f04f 30ff 	mov.w	r0, #4294967295
    9108:	4770      	bx	lr
    910a:	bf00      	nop

0000910c <_calloc_r>:
    910c:	b510      	push	{r4, lr}
    910e:	fb02 f101 	mul.w	r1, r2, r1
    9112:	f7fe fdb7 	bl	7c84 <_malloc_r>
    9116:	4604      	mov	r4, r0
    9118:	b1d8      	cbz	r0, 9152 <_calloc_r+0x46>
    911a:	f850 2c04 	ldr.w	r2, [r0, #-4]
    911e:	f022 0203 	bic.w	r2, r2, #3
    9122:	3a04      	subs	r2, #4
    9124:	2a24      	cmp	r2, #36	; 0x24
    9126:	d818      	bhi.n	915a <_calloc_r+0x4e>
    9128:	2a13      	cmp	r2, #19
    912a:	d914      	bls.n	9156 <_calloc_r+0x4a>
    912c:	2300      	movs	r3, #0
    912e:	2a1b      	cmp	r2, #27
    9130:	6003      	str	r3, [r0, #0]
    9132:	6043      	str	r3, [r0, #4]
    9134:	d916      	bls.n	9164 <_calloc_r+0x58>
    9136:	2a24      	cmp	r2, #36	; 0x24
    9138:	6083      	str	r3, [r0, #8]
    913a:	60c3      	str	r3, [r0, #12]
    913c:	bf11      	iteee	ne
    913e:	f100 0210 	addne.w	r2, r0, #16
    9142:	6103      	streq	r3, [r0, #16]
    9144:	6143      	streq	r3, [r0, #20]
    9146:	f100 0218 	addeq.w	r2, r0, #24
    914a:	2300      	movs	r3, #0
    914c:	6013      	str	r3, [r2, #0]
    914e:	6053      	str	r3, [r2, #4]
    9150:	6093      	str	r3, [r2, #8]
    9152:	4620      	mov	r0, r4
    9154:	bd10      	pop	{r4, pc}
    9156:	4602      	mov	r2, r0
    9158:	e7f7      	b.n	914a <_calloc_r+0x3e>
    915a:	2100      	movs	r1, #0
    915c:	f7f9 fa2c 	bl	25b8 <memset>
    9160:	4620      	mov	r0, r4
    9162:	bd10      	pop	{r4, pc}
    9164:	f100 0208 	add.w	r2, r0, #8
    9168:	e7ef      	b.n	914a <_calloc_r+0x3e>
    916a:	bf00      	nop

0000916c <_fclose_r>:
    916c:	b570      	push	{r4, r5, r6, lr}
    916e:	b159      	cbz	r1, 9188 <_fclose_r+0x1c>
    9170:	4605      	mov	r5, r0
    9172:	460c      	mov	r4, r1
    9174:	b110      	cbz	r0, 917c <_fclose_r+0x10>
    9176:	6b83      	ldr	r3, [r0, #56]	; 0x38
    9178:	2b00      	cmp	r3, #0
    917a:	d03c      	beq.n	91f6 <_fclose_r+0x8a>
    917c:	6e63      	ldr	r3, [r4, #100]	; 0x64
    917e:	07d8      	lsls	r0, r3, #31
    9180:	d505      	bpl.n	918e <_fclose_r+0x22>
    9182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    9186:	b92b      	cbnz	r3, 9194 <_fclose_r+0x28>
    9188:	2600      	movs	r6, #0
    918a:	4630      	mov	r0, r6
    918c:	bd70      	pop	{r4, r5, r6, pc}
    918e:	89a3      	ldrh	r3, [r4, #12]
    9190:	0599      	lsls	r1, r3, #22
    9192:	d53c      	bpl.n	920e <_fclose_r+0xa2>
    9194:	4621      	mov	r1, r4
    9196:	4628      	mov	r0, r5
    9198:	f7fe f81c 	bl	71d4 <__sflush_r>
    919c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    919e:	4606      	mov	r6, r0
    91a0:	b133      	cbz	r3, 91b0 <_fclose_r+0x44>
    91a2:	69e1      	ldr	r1, [r4, #28]
    91a4:	4628      	mov	r0, r5
    91a6:	4798      	blx	r3
    91a8:	2800      	cmp	r0, #0
    91aa:	bfb8      	it	lt
    91ac:	f04f 36ff 	movlt.w	r6, #4294967295
    91b0:	89a3      	ldrh	r3, [r4, #12]
    91b2:	061a      	lsls	r2, r3, #24
    91b4:	d422      	bmi.n	91fc <_fclose_r+0x90>
    91b6:	6b21      	ldr	r1, [r4, #48]	; 0x30
    91b8:	b141      	cbz	r1, 91cc <_fclose_r+0x60>
    91ba:	f104 0340 	add.w	r3, r4, #64	; 0x40
    91be:	4299      	cmp	r1, r3
    91c0:	d002      	beq.n	91c8 <_fclose_r+0x5c>
    91c2:	4628      	mov	r0, r5
    91c4:	f7fe fa24 	bl	7610 <_free_r>
    91c8:	2300      	movs	r3, #0
    91ca:	6323      	str	r3, [r4, #48]	; 0x30
    91cc:	6c61      	ldr	r1, [r4, #68]	; 0x44
    91ce:	b121      	cbz	r1, 91da <_fclose_r+0x6e>
    91d0:	4628      	mov	r0, r5
    91d2:	f7fe fa1d 	bl	7610 <_free_r>
    91d6:	2300      	movs	r3, #0
    91d8:	6463      	str	r3, [r4, #68]	; 0x44
    91da:	f7fe f91f 	bl	741c <__sfp_lock_acquire>
    91de:	6e63      	ldr	r3, [r4, #100]	; 0x64
    91e0:	2200      	movs	r2, #0
    91e2:	07db      	lsls	r3, r3, #31
    91e4:	81a2      	strh	r2, [r4, #12]
    91e6:	d50e      	bpl.n	9206 <_fclose_r+0x9a>
    91e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
    91ea:	f7fe fcb7 	bl	7b5c <__retarget_lock_close_recursive>
    91ee:	f7fe f91b 	bl	7428 <__sfp_lock_release>
    91f2:	4630      	mov	r0, r6
    91f4:	bd70      	pop	{r4, r5, r6, pc}
    91f6:	f7fe f8e5 	bl	73c4 <__sinit>
    91fa:	e7bf      	b.n	917c <_fclose_r+0x10>
    91fc:	6921      	ldr	r1, [r4, #16]
    91fe:	4628      	mov	r0, r5
    9200:	f7fe fa06 	bl	7610 <_free_r>
    9204:	e7d7      	b.n	91b6 <_fclose_r+0x4a>
    9206:	6da0      	ldr	r0, [r4, #88]	; 0x58
    9208:	f7fe fcac 	bl	7b64 <__retarget_lock_release_recursive>
    920c:	e7ec      	b.n	91e8 <_fclose_r+0x7c>
    920e:	6da0      	ldr	r0, [r4, #88]	; 0x58
    9210:	f7fe fca6 	bl	7b60 <__retarget_lock_acquire_recursive>
    9214:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    9218:	2b00      	cmp	r3, #0
    921a:	d1bb      	bne.n	9194 <_fclose_r+0x28>
    921c:	6e66      	ldr	r6, [r4, #100]	; 0x64
    921e:	f016 0601 	ands.w	r6, r6, #1
    9222:	d1b1      	bne.n	9188 <_fclose_r+0x1c>
    9224:	6da0      	ldr	r0, [r4, #88]	; 0x58
    9226:	f7fe fc9d 	bl	7b64 <__retarget_lock_release_recursive>
    922a:	4630      	mov	r0, r6
    922c:	bd70      	pop	{r4, r5, r6, pc}
    922e:	bf00      	nop

00009230 <_fstat_r>:
    9230:	b538      	push	{r3, r4, r5, lr}
    9232:	460b      	mov	r3, r1
    9234:	4c07      	ldr	r4, [pc, #28]	; (9254 <_fstat_r+0x24>)
    9236:	4605      	mov	r5, r0
    9238:	4611      	mov	r1, r2
    923a:	4618      	mov	r0, r3
    923c:	2300      	movs	r3, #0
    923e:	6023      	str	r3, [r4, #0]
    9240:	f7f8 f907 	bl	1452 <_fstat>
    9244:	1c43      	adds	r3, r0, #1
    9246:	d000      	beq.n	924a <_fstat_r+0x1a>
    9248:	bd38      	pop	{r3, r4, r5, pc}
    924a:	6823      	ldr	r3, [r4, #0]
    924c:	2b00      	cmp	r3, #0
    924e:	d0fb      	beq.n	9248 <_fstat_r+0x18>
    9250:	602b      	str	r3, [r5, #0]
    9252:	bd38      	pop	{r3, r4, r5, pc}
    9254:	20000da8 	.word	0x20000da8

00009258 <_isatty_r>:
    9258:	b538      	push	{r3, r4, r5, lr}
    925a:	4c07      	ldr	r4, [pc, #28]	; (9278 <_isatty_r+0x20>)
    925c:	2300      	movs	r3, #0
    925e:	4605      	mov	r5, r0
    9260:	4608      	mov	r0, r1
    9262:	6023      	str	r3, [r4, #0]
    9264:	f7f8 f8fa 	bl	145c <_isatty>
    9268:	1c43      	adds	r3, r0, #1
    926a:	d000      	beq.n	926e <_isatty_r+0x16>
    926c:	bd38      	pop	{r3, r4, r5, pc}
    926e:	6823      	ldr	r3, [r4, #0]
    9270:	2b00      	cmp	r3, #0
    9272:	d0fb      	beq.n	926c <_isatty_r+0x14>
    9274:	602b      	str	r3, [r5, #0]
    9276:	bd38      	pop	{r3, r4, r5, pc}
    9278:	20000da8 	.word	0x20000da8

0000927c <__aeabi_dcmpun>:
    927c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    9280:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    9284:	d102      	bne.n	928c <__aeabi_dcmpun+0x10>
    9286:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    928a:	d10a      	bne.n	92a2 <__aeabi_dcmpun+0x26>
    928c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    9290:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    9294:	d102      	bne.n	929c <__aeabi_dcmpun+0x20>
    9296:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    929a:	d102      	bne.n	92a2 <__aeabi_dcmpun+0x26>
    929c:	f04f 0000 	mov.w	r0, #0
    92a0:	4770      	bx	lr
    92a2:	f04f 0001 	mov.w	r0, #1
    92a6:	4770      	bx	lr

000092a8 <__aeabi_uldivmod>:
    92a8:	b953      	cbnz	r3, 92c0 <__aeabi_uldivmod+0x18>
    92aa:	b94a      	cbnz	r2, 92c0 <__aeabi_uldivmod+0x18>
    92ac:	2900      	cmp	r1, #0
    92ae:	bf08      	it	eq
    92b0:	2800      	cmpeq	r0, #0
    92b2:	bf1c      	itt	ne
    92b4:	f04f 31ff 	movne.w	r1, #4294967295
    92b8:	f04f 30ff 	movne.w	r0, #4294967295
    92bc:	f000 b97a 	b.w	95b4 <__aeabi_idiv0>
    92c0:	f1ad 0c08 	sub.w	ip, sp, #8
    92c4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    92c8:	f000 f806 	bl	92d8 <__udivmoddi4>
    92cc:	f8dd e004 	ldr.w	lr, [sp, #4]
    92d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    92d4:	b004      	add	sp, #16
    92d6:	4770      	bx	lr

000092d8 <__udivmoddi4>:
    92d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    92dc:	468c      	mov	ip, r1
    92de:	460d      	mov	r5, r1
    92e0:	4604      	mov	r4, r0
    92e2:	9e08      	ldr	r6, [sp, #32]
    92e4:	2b00      	cmp	r3, #0
    92e6:	d151      	bne.n	938c <__udivmoddi4+0xb4>
    92e8:	428a      	cmp	r2, r1
    92ea:	4617      	mov	r7, r2
    92ec:	d96d      	bls.n	93ca <__udivmoddi4+0xf2>
    92ee:	fab2 fe82 	clz	lr, r2
    92f2:	f1be 0f00 	cmp.w	lr, #0
    92f6:	d00b      	beq.n	9310 <__udivmoddi4+0x38>
    92f8:	f1ce 0c20 	rsb	ip, lr, #32
    92fc:	fa01 f50e 	lsl.w	r5, r1, lr
    9300:	fa20 fc0c 	lsr.w	ip, r0, ip
    9304:	fa02 f70e 	lsl.w	r7, r2, lr
    9308:	ea4c 0c05 	orr.w	ip, ip, r5
    930c:	fa00 f40e 	lsl.w	r4, r0, lr
    9310:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    9314:	0c25      	lsrs	r5, r4, #16
    9316:	fbbc f8fa 	udiv	r8, ip, sl
    931a:	fa1f f987 	uxth.w	r9, r7
    931e:	fb0a cc18 	mls	ip, sl, r8, ip
    9322:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
    9326:	fb08 f309 	mul.w	r3, r8, r9
    932a:	42ab      	cmp	r3, r5
    932c:	d90a      	bls.n	9344 <__udivmoddi4+0x6c>
    932e:	19ed      	adds	r5, r5, r7
    9330:	f108 32ff 	add.w	r2, r8, #4294967295
    9334:	f080 8123 	bcs.w	957e <__udivmoddi4+0x2a6>
    9338:	42ab      	cmp	r3, r5
    933a:	f240 8120 	bls.w	957e <__udivmoddi4+0x2a6>
    933e:	f1a8 0802 	sub.w	r8, r8, #2
    9342:	443d      	add	r5, r7
    9344:	1aed      	subs	r5, r5, r3
    9346:	b2a4      	uxth	r4, r4
    9348:	fbb5 f0fa 	udiv	r0, r5, sl
    934c:	fb0a 5510 	mls	r5, sl, r0, r5
    9350:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
    9354:	fb00 f909 	mul.w	r9, r0, r9
    9358:	45a1      	cmp	r9, r4
    935a:	d909      	bls.n	9370 <__udivmoddi4+0x98>
    935c:	19e4      	adds	r4, r4, r7
    935e:	f100 33ff 	add.w	r3, r0, #4294967295
    9362:	f080 810a 	bcs.w	957a <__udivmoddi4+0x2a2>
    9366:	45a1      	cmp	r9, r4
    9368:	f240 8107 	bls.w	957a <__udivmoddi4+0x2a2>
    936c:	3802      	subs	r0, #2
    936e:	443c      	add	r4, r7
    9370:	eba4 0409 	sub.w	r4, r4, r9
    9374:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
    9378:	2100      	movs	r1, #0
    937a:	2e00      	cmp	r6, #0
    937c:	d061      	beq.n	9442 <__udivmoddi4+0x16a>
    937e:	fa24 f40e 	lsr.w	r4, r4, lr
    9382:	2300      	movs	r3, #0
    9384:	6034      	str	r4, [r6, #0]
    9386:	6073      	str	r3, [r6, #4]
    9388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    938c:	428b      	cmp	r3, r1
    938e:	d907      	bls.n	93a0 <__udivmoddi4+0xc8>
    9390:	2e00      	cmp	r6, #0
    9392:	d054      	beq.n	943e <__udivmoddi4+0x166>
    9394:	2100      	movs	r1, #0
    9396:	e886 0021 	stmia.w	r6, {r0, r5}
    939a:	4608      	mov	r0, r1
    939c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    93a0:	fab3 f183 	clz	r1, r3
    93a4:	2900      	cmp	r1, #0
    93a6:	f040 808e 	bne.w	94c6 <__udivmoddi4+0x1ee>
    93aa:	42ab      	cmp	r3, r5
    93ac:	d302      	bcc.n	93b4 <__udivmoddi4+0xdc>
    93ae:	4282      	cmp	r2, r0
    93b0:	f200 80fa 	bhi.w	95a8 <__udivmoddi4+0x2d0>
    93b4:	1a84      	subs	r4, r0, r2
    93b6:	eb65 0503 	sbc.w	r5, r5, r3
    93ba:	2001      	movs	r0, #1
    93bc:	46ac      	mov	ip, r5
    93be:	2e00      	cmp	r6, #0
    93c0:	d03f      	beq.n	9442 <__udivmoddi4+0x16a>
    93c2:	e886 1010 	stmia.w	r6, {r4, ip}
    93c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    93ca:	b912      	cbnz	r2, 93d2 <__udivmoddi4+0xfa>
    93cc:	2701      	movs	r7, #1
    93ce:	fbb7 f7f2 	udiv	r7, r7, r2
    93d2:	fab7 fe87 	clz	lr, r7
    93d6:	f1be 0f00 	cmp.w	lr, #0
    93da:	d134      	bne.n	9446 <__udivmoddi4+0x16e>
    93dc:	1beb      	subs	r3, r5, r7
    93de:	0c3a      	lsrs	r2, r7, #16
    93e0:	fa1f fc87 	uxth.w	ip, r7
    93e4:	2101      	movs	r1, #1
    93e6:	fbb3 f8f2 	udiv	r8, r3, r2
    93ea:	0c25      	lsrs	r5, r4, #16
    93ec:	fb02 3318 	mls	r3, r2, r8, r3
    93f0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
    93f4:	fb0c f308 	mul.w	r3, ip, r8
    93f8:	42ab      	cmp	r3, r5
    93fa:	d907      	bls.n	940c <__udivmoddi4+0x134>
    93fc:	19ed      	adds	r5, r5, r7
    93fe:	f108 30ff 	add.w	r0, r8, #4294967295
    9402:	d202      	bcs.n	940a <__udivmoddi4+0x132>
    9404:	42ab      	cmp	r3, r5
    9406:	f200 80d1 	bhi.w	95ac <__udivmoddi4+0x2d4>
    940a:	4680      	mov	r8, r0
    940c:	1aed      	subs	r5, r5, r3
    940e:	b2a3      	uxth	r3, r4
    9410:	fbb5 f0f2 	udiv	r0, r5, r2
    9414:	fb02 5510 	mls	r5, r2, r0, r5
    9418:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
    941c:	fb0c fc00 	mul.w	ip, ip, r0
    9420:	45a4      	cmp	ip, r4
    9422:	d907      	bls.n	9434 <__udivmoddi4+0x15c>
    9424:	19e4      	adds	r4, r4, r7
    9426:	f100 33ff 	add.w	r3, r0, #4294967295
    942a:	d202      	bcs.n	9432 <__udivmoddi4+0x15a>
    942c:	45a4      	cmp	ip, r4
    942e:	f200 80b8 	bhi.w	95a2 <__udivmoddi4+0x2ca>
    9432:	4618      	mov	r0, r3
    9434:	eba4 040c 	sub.w	r4, r4, ip
    9438:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
    943c:	e79d      	b.n	937a <__udivmoddi4+0xa2>
    943e:	4631      	mov	r1, r6
    9440:	4630      	mov	r0, r6
    9442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    9446:	f1ce 0420 	rsb	r4, lr, #32
    944a:	fa05 f30e 	lsl.w	r3, r5, lr
    944e:	fa07 f70e 	lsl.w	r7, r7, lr
    9452:	fa20 f804 	lsr.w	r8, r0, r4
    9456:	0c3a      	lsrs	r2, r7, #16
    9458:	fa25 f404 	lsr.w	r4, r5, r4
    945c:	ea48 0803 	orr.w	r8, r8, r3
    9460:	fbb4 f1f2 	udiv	r1, r4, r2
    9464:	ea4f 4518 	mov.w	r5, r8, lsr #16
    9468:	fb02 4411 	mls	r4, r2, r1, r4
    946c:	fa1f fc87 	uxth.w	ip, r7
    9470:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
    9474:	fb01 f30c 	mul.w	r3, r1, ip
    9478:	42ab      	cmp	r3, r5
    947a:	fa00 f40e 	lsl.w	r4, r0, lr
    947e:	d909      	bls.n	9494 <__udivmoddi4+0x1bc>
    9480:	19ed      	adds	r5, r5, r7
    9482:	f101 30ff 	add.w	r0, r1, #4294967295
    9486:	f080 808a 	bcs.w	959e <__udivmoddi4+0x2c6>
    948a:	42ab      	cmp	r3, r5
    948c:	f240 8087 	bls.w	959e <__udivmoddi4+0x2c6>
    9490:	3902      	subs	r1, #2
    9492:	443d      	add	r5, r7
    9494:	1aeb      	subs	r3, r5, r3
    9496:	fa1f f588 	uxth.w	r5, r8
    949a:	fbb3 f0f2 	udiv	r0, r3, r2
    949e:	fb02 3310 	mls	r3, r2, r0, r3
    94a2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
    94a6:	fb00 f30c 	mul.w	r3, r0, ip
    94aa:	42ab      	cmp	r3, r5
    94ac:	d907      	bls.n	94be <__udivmoddi4+0x1e6>
    94ae:	19ed      	adds	r5, r5, r7
    94b0:	f100 38ff 	add.w	r8, r0, #4294967295
    94b4:	d26f      	bcs.n	9596 <__udivmoddi4+0x2be>
    94b6:	42ab      	cmp	r3, r5
    94b8:	d96d      	bls.n	9596 <__udivmoddi4+0x2be>
    94ba:	3802      	subs	r0, #2
    94bc:	443d      	add	r5, r7
    94be:	1aeb      	subs	r3, r5, r3
    94c0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
    94c4:	e78f      	b.n	93e6 <__udivmoddi4+0x10e>
    94c6:	f1c1 0720 	rsb	r7, r1, #32
    94ca:	fa22 f807 	lsr.w	r8, r2, r7
    94ce:	408b      	lsls	r3, r1
    94d0:	fa05 f401 	lsl.w	r4, r5, r1
    94d4:	ea48 0303 	orr.w	r3, r8, r3
    94d8:	fa20 fe07 	lsr.w	lr, r0, r7
    94dc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
    94e0:	40fd      	lsrs	r5, r7
    94e2:	ea4e 0e04 	orr.w	lr, lr, r4
    94e6:	fbb5 f9fc 	udiv	r9, r5, ip
    94ea:	ea4f 441e 	mov.w	r4, lr, lsr #16
    94ee:	fb0c 5519 	mls	r5, ip, r9, r5
    94f2:	fa1f f883 	uxth.w	r8, r3
    94f6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
    94fa:	fb09 f408 	mul.w	r4, r9, r8
    94fe:	42ac      	cmp	r4, r5
    9500:	fa02 f201 	lsl.w	r2, r2, r1
    9504:	fa00 fa01 	lsl.w	sl, r0, r1
    9508:	d908      	bls.n	951c <__udivmoddi4+0x244>
    950a:	18ed      	adds	r5, r5, r3
    950c:	f109 30ff 	add.w	r0, r9, #4294967295
    9510:	d243      	bcs.n	959a <__udivmoddi4+0x2c2>
    9512:	42ac      	cmp	r4, r5
    9514:	d941      	bls.n	959a <__udivmoddi4+0x2c2>
    9516:	f1a9 0902 	sub.w	r9, r9, #2
    951a:	441d      	add	r5, r3
    951c:	1b2d      	subs	r5, r5, r4
    951e:	fa1f fe8e 	uxth.w	lr, lr
    9522:	fbb5 f0fc 	udiv	r0, r5, ip
    9526:	fb0c 5510 	mls	r5, ip, r0, r5
    952a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
    952e:	fb00 f808 	mul.w	r8, r0, r8
    9532:	45a0      	cmp	r8, r4
    9534:	d907      	bls.n	9546 <__udivmoddi4+0x26e>
    9536:	18e4      	adds	r4, r4, r3
    9538:	f100 35ff 	add.w	r5, r0, #4294967295
    953c:	d229      	bcs.n	9592 <__udivmoddi4+0x2ba>
    953e:	45a0      	cmp	r8, r4
    9540:	d927      	bls.n	9592 <__udivmoddi4+0x2ba>
    9542:	3802      	subs	r0, #2
    9544:	441c      	add	r4, r3
    9546:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
    954a:	eba4 0408 	sub.w	r4, r4, r8
    954e:	fba0 8902 	umull	r8, r9, r0, r2
    9552:	454c      	cmp	r4, r9
    9554:	46c6      	mov	lr, r8
    9556:	464d      	mov	r5, r9
    9558:	d315      	bcc.n	9586 <__udivmoddi4+0x2ae>
    955a:	d012      	beq.n	9582 <__udivmoddi4+0x2aa>
    955c:	b156      	cbz	r6, 9574 <__udivmoddi4+0x29c>
    955e:	ebba 030e 	subs.w	r3, sl, lr
    9562:	eb64 0405 	sbc.w	r4, r4, r5
    9566:	fa04 f707 	lsl.w	r7, r4, r7
    956a:	40cb      	lsrs	r3, r1
    956c:	431f      	orrs	r7, r3
    956e:	40cc      	lsrs	r4, r1
    9570:	6037      	str	r7, [r6, #0]
    9572:	6074      	str	r4, [r6, #4]
    9574:	2100      	movs	r1, #0
    9576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    957a:	4618      	mov	r0, r3
    957c:	e6f8      	b.n	9370 <__udivmoddi4+0x98>
    957e:	4690      	mov	r8, r2
    9580:	e6e0      	b.n	9344 <__udivmoddi4+0x6c>
    9582:	45c2      	cmp	sl, r8
    9584:	d2ea      	bcs.n	955c <__udivmoddi4+0x284>
    9586:	ebb8 0e02 	subs.w	lr, r8, r2
    958a:	eb69 0503 	sbc.w	r5, r9, r3
    958e:	3801      	subs	r0, #1
    9590:	e7e4      	b.n	955c <__udivmoddi4+0x284>
    9592:	4628      	mov	r0, r5
    9594:	e7d7      	b.n	9546 <__udivmoddi4+0x26e>
    9596:	4640      	mov	r0, r8
    9598:	e791      	b.n	94be <__udivmoddi4+0x1e6>
    959a:	4681      	mov	r9, r0
    959c:	e7be      	b.n	951c <__udivmoddi4+0x244>
    959e:	4601      	mov	r1, r0
    95a0:	e778      	b.n	9494 <__udivmoddi4+0x1bc>
    95a2:	3802      	subs	r0, #2
    95a4:	443c      	add	r4, r7
    95a6:	e745      	b.n	9434 <__udivmoddi4+0x15c>
    95a8:	4608      	mov	r0, r1
    95aa:	e708      	b.n	93be <__udivmoddi4+0xe6>
    95ac:	f1a8 0802 	sub.w	r8, r8, #2
    95b0:	443d      	add	r5, r7
    95b2:	e72b      	b.n	940c <__udivmoddi4+0x134>

000095b4 <__aeabi_idiv0>:
    95b4:	4770      	bx	lr
    95b6:	bf00      	nop
    95b8:	000a7525 	.word	0x000a7525

000095bc <_ZL17g_APinDescription>:
    95bc:	00000001 00000011 00000002 00000200     ................
    95cc:	000400ff 0001ffff 00000001 00000010     ................
    95dc:	00000002 00000200 000500ff 0000ffff     ................
    95ec:	000000ff 00000000 000000ff 00000000     ................
    95fc:	ffff00ff 00ffffff 000000ff 00000000     ................
    960c:	000000ff 00000000 ffff00ff 00ffffff     ................
    961c:	00000000 0000000e 0000000e 00000008     ................
    962c:	080000ff 000e0800 00000000 00000010     ................
    963c:	00000005 00000100 010000ff 00000700     ................
    964c:	00000000 00000012 00000005 00000100     ................
    965c:	010200ff 00020800 000000ff 00000000     ................
    966c:	000000ff 00000010 ffff00ff 00ffffff     ................
    967c:	00000001 00000003 0000000e 00000004     ................
    968c:	ffff00ff 00ffffff 00000000 00000013     ................
    969c:	00000005 00000100 010300ff 00030801     ................
    96ac:	00000000 00000014 00000005 00000200     ................
    96bc:	000000ff 0004ffff 00000000 00000015     ................
    96cc:	0000000e 00000200 000100ff 0005ffff     ................
    96dc:	00000000 00000016 0000000e 00000200     ................
    96ec:	000200ff 0006ffff 00000000 00000017     ................
    96fc:	0000000e 00000200 000300ff 00070901     ................
    970c:	00000000 00000002 00000001 00000002     ................
    971c:	ffff0000 0002ffff 00000000 00000005     ................
    972c:	00000001 00000002 ffff0005 0005ffff     ................
    973c:	00000001 00000008 00000001 0000000a     ................
    974c:	09000002 00080900 00000001 00000009     ................
    975c:	00000001 0000000a 09010003 00090901     ................
    976c:	00000000 00000004 00000001 0000000a     ................
    977c:	05000004 00060500 00000000 00000006     ................
    978c:	00000001 0000000a 06000006 000a0600     ................
    979c:	00000001 00000001 00000001 00000002     ................
    97ac:	ffff000d 0001ffff 00000000 0000000c     ................
    97bc:	00000002 00000008 070000ff 000c0700     ................
    97cc:	00000000 0000000d 00000002 00000008     ................
    97dc:	070100ff 000d0701 00000001 00000016     ................
    97ec:	00000002 00000004 ffff00ff 0006ffff     ................
    97fc:	00000001 00000017 00000002 00000004     ................
    980c:	ffff00ff 0007ffff 00000000 00000011     ................
    981c:	00000002 00000004 ffff00ff 0001ffff     ................
    982c:	000000ff 00000000 000000ff 00000000     ................
    983c:	ffff00ff 00ffffff 000000ff 00000000     ................
    984c:	000000ff 00000000 ffff00ff 00ffffff     ................
    985c:	000000ff 00000000 000000ff 00000000     ................
    986c:	ffff00ff 00ffffff 00000000 00000018     ................
    987c:	00000007 00000000 ffff00ff 00ffffff     ................
    988c:	00000000 0000001b 00000007 00000000     ................
    989c:	ffff00ff 00ffffff 00000000 00000003     ................
    98ac:	00000001 00000002 ffff00ff 00ffffff     ................
    98bc:	00000000 00000002 00000001 00000002     ................
    98cc:	ffff0014 00ffffff 00000000 00000005     ................
    98dc:	00000001 00000002 ffff0015 00ffffff     ................
    98ec:	00000001 0000000a 00000007 00000000     ................
    98fc:	ffff00ff 00ffffff 00000001 0000000b     ................
    990c:	00000007 00000000 ffff00ff 00ffffff     ................
    991c:	00000000 00000008 00000007 00000000     ................
    992c:	ffff00ff 00ffffff 00000000 00000009     ................
    993c:	00000007 00000000 ffff00ff 00ffffff     ................
    994c:	00000000 0000000a 00000007 00000000     ................
    995c:	ffff00ff 00ffffff 00000000 0000000b     ................
    996c:	00000007 00000000 ffff00ff 00ffffff     ................

0000997c <_ZL17g_APinDescription>:
    997c:	00000001 00000011 00000002 00000200     ................
    998c:	000400ff 0001ffff 00000001 00000010     ................
    999c:	00000002 00000200 000500ff 0000ffff     ................
    99ac:	000000ff 00000000 000000ff 00000000     ................
    99bc:	ffff00ff 00ffffff 000000ff 00000000     ................
    99cc:	000000ff 00000000 ffff00ff 00ffffff     ................
    99dc:	00000000 0000000e 0000000e 00000008     ................
    99ec:	080000ff 000e0800 00000000 00000010     ................
    99fc:	00000005 00000100 010000ff 00000700     ................
    9a0c:	00000000 00000012 00000005 00000100     ................
    9a1c:	010200ff 00020800 000000ff 00000000     ................
    9a2c:	000000ff 00000010 ffff00ff 00ffffff     ................
    9a3c:	00000001 00000003 0000000e 00000004     ................
    9a4c:	ffff00ff 00ffffff 00000000 00000013     ................
    9a5c:	00000005 00000100 010300ff 00030801     ................
    9a6c:	00000000 00000014 00000005 00000200     ................
    9a7c:	000000ff 0004ffff 00000000 00000015     ................
    9a8c:	0000000e 00000200 000100ff 0005ffff     ................
    9a9c:	00000000 00000016 0000000e 00000200     ................
    9aac:	000200ff 0006ffff 00000000 00000017     ................
    9abc:	0000000e 00000200 000300ff 00070901     ................
    9acc:	00000000 00000002 00000001 00000002     ................
    9adc:	ffff0000 0002ffff 00000000 00000005     ................
    9aec:	00000001 00000002 ffff0005 0005ffff     ................
    9afc:	00000001 00000008 00000001 0000000a     ................
    9b0c:	09000002 00080900 00000001 00000009     ................
    9b1c:	00000001 0000000a 09010003 00090901     ................
    9b2c:	00000000 00000004 00000001 0000000a     ................
    9b3c:	05000004 00060500 00000000 00000006     ................
    9b4c:	00000001 0000000a 06000006 000a0600     ................
    9b5c:	00000001 00000001 00000001 00000002     ................
    9b6c:	ffff000d 0001ffff 00000000 0000000c     ................
    9b7c:	00000002 00000008 070000ff 000c0700     ................
    9b8c:	00000000 0000000d 00000002 00000008     ................
    9b9c:	070100ff 000d0701 00000001 00000016     ................
    9bac:	00000002 00000004 ffff00ff 0006ffff     ................
    9bbc:	00000001 00000017 00000002 00000004     ................
    9bcc:	ffff00ff 0007ffff 00000000 00000011     ................
    9bdc:	00000002 00000004 ffff00ff 0001ffff     ................
    9bec:	000000ff 00000000 000000ff 00000000     ................
    9bfc:	ffff00ff 00ffffff 000000ff 00000000     ................
    9c0c:	000000ff 00000000 ffff00ff 00ffffff     ................
    9c1c:	000000ff 00000000 000000ff 00000000     ................
    9c2c:	ffff00ff 00ffffff 00000000 00000018     ................
    9c3c:	00000007 00000000 ffff00ff 00ffffff     ................
    9c4c:	00000000 0000001b 00000007 00000000     ................
    9c5c:	ffff00ff 00ffffff 00000000 00000003     ................
    9c6c:	00000001 00000002 ffff00ff 00ffffff     ................
    9c7c:	00000000 00000002 00000001 00000002     ................
    9c8c:	ffff0014 00ffffff 00000000 00000005     ................
    9c9c:	00000001 00000002 ffff0015 00ffffff     ................
    9cac:	00000001 0000000a 00000007 00000000     ................
    9cbc:	ffff00ff 00ffffff 00000001 0000000b     ................
    9ccc:	00000007 00000000 ffff00ff 00ffffff     ................
    9cdc:	00000000 00000008 00000007 00000000     ................
    9cec:	ffff00ff 00ffffff 00000000 00000009     ................
    9cfc:	00000007 00000000 ffff00ff 00ffffff     ................
    9d0c:	00000000 0000000a 00000007 00000000     ................
    9d1c:	ffff00ff 00ffffff 00000000 0000000b     ................
    9d2c:	00000007 00000000 ffff00ff 00ffffff     ................

00009d3c <_ZL17g_APinDescription>:
    9d3c:	00000001 00000011 00000002 00000200     ................
    9d4c:	000400ff 0001ffff 00000001 00000010     ................
    9d5c:	00000002 00000200 000500ff 0000ffff     ................
    9d6c:	000000ff 00000000 000000ff 00000000     ................
    9d7c:	ffff00ff 00ffffff 000000ff 00000000     ................
    9d8c:	000000ff 00000000 ffff00ff 00ffffff     ................
    9d9c:	00000000 0000000e 0000000e 00000008     ................
    9dac:	080000ff 000e0800 00000000 00000010     ................
    9dbc:	00000005 00000100 010000ff 00000700     ................
    9dcc:	00000000 00000012 00000005 00000100     ................
    9ddc:	010200ff 00020800 000000ff 00000000     ................
    9dec:	000000ff 00000010 ffff00ff 00ffffff     ................
    9dfc:	00000001 00000003 0000000e 00000004     ................
    9e0c:	ffff00ff 00ffffff 00000000 00000013     ................
    9e1c:	00000005 00000100 010300ff 00030801     ................
    9e2c:	00000000 00000014 00000005 00000200     ................
    9e3c:	000000ff 0004ffff 00000000 00000015     ................
    9e4c:	0000000e 00000200 000100ff 0005ffff     ................
    9e5c:	00000000 00000016 0000000e 00000200     ................
    9e6c:	000200ff 0006ffff 00000000 00000017     ................
    9e7c:	0000000e 00000200 000300ff 00070901     ................
    9e8c:	00000000 00000002 00000001 00000002     ................
    9e9c:	ffff0000 0002ffff 00000000 00000005     ................
    9eac:	00000001 00000002 ffff0005 0005ffff     ................
    9ebc:	00000001 00000008 00000001 0000000a     ................
    9ecc:	09000002 00080900 00000001 00000009     ................
    9edc:	00000001 0000000a 09010003 00090901     ................
    9eec:	00000000 00000004 00000001 0000000a     ................
    9efc:	05000004 00060500 00000000 00000006     ................
    9f0c:	00000001 0000000a 06000006 000a0600     ................
    9f1c:	00000001 00000001 00000001 00000002     ................
    9f2c:	ffff000d 0001ffff 00000000 0000000c     ................
    9f3c:	00000002 00000008 070000ff 000c0700     ................
    9f4c:	00000000 0000000d 00000002 00000008     ................
    9f5c:	070100ff 000d0701 00000001 00000016     ................
    9f6c:	00000002 00000004 ffff00ff 0006ffff     ................
    9f7c:	00000001 00000017 00000002 00000004     ................
    9f8c:	ffff00ff 0007ffff 00000000 00000011     ................
    9f9c:	00000002 00000004 ffff00ff 0001ffff     ................
    9fac:	000000ff 00000000 000000ff 00000000     ................
    9fbc:	ffff00ff 00ffffff 000000ff 00000000     ................
    9fcc:	000000ff 00000000 ffff00ff 00ffffff     ................
    9fdc:	000000ff 00000000 000000ff 00000000     ................
    9fec:	ffff00ff 00ffffff 00000000 00000018     ................
    9ffc:	00000007 00000000 ffff00ff 00ffffff     ................
    a00c:	00000000 0000001b 00000007 00000000     ................
    a01c:	ffff00ff 00ffffff 00000000 00000003     ................
    a02c:	00000001 00000002 ffff00ff 00ffffff     ................
    a03c:	00000000 00000002 00000001 00000002     ................
    a04c:	ffff0014 00ffffff 00000000 00000005     ................
    a05c:	00000001 00000002 ffff0015 00ffffff     ................
    a06c:	00000001 0000000a 00000007 00000000     ................
    a07c:	ffff00ff 00ffffff 00000001 0000000b     ................
    a08c:	00000007 00000000 ffff00ff 00ffffff     ................
    a09c:	00000000 00000008 00000007 00000000     ................
    a0ac:	ffff00ff 00ffffff 00000000 00000009     ................
    a0bc:	00000007 00000000 ffff00ff 00ffffff     ................
    a0cc:	00000000 0000000a 00000007 00000000     ................
    a0dc:	ffff00ff 00ffffff 00000000 0000000b     ................
    a0ec:	00000007 00000000 ffff00ff 00ffffff     ................

0000a0fc <GCLK_CLKCTRL_IDs>:
    a0fc:	00000019 00000019 0000001d 0000001d     ................
    a10c:	00000026 00000009 00000009 0000001a     &...............
    a11c:	0000001a 0000001e 0000001e 00000000     ................
    a12c:	00000000                                ....

0000a130 <_ZZN4CSpiC4EP6SERCOMhhh14SercomSpiTXPad11SercomRXPadE19__PRETTY_FUNCTION__>:
    a130:	69705343 53433a3a 53286970 4f435245     CSpi::CSpi(SERCO
    a140:	202c2a4d 746e6975 2c745f38 6e697520     M*, uint8_t, uin
    a150:	745f3874 6975202c 5f38746e 53202c74     t8_t, uint8_t, S
    a160:	6f637265 6970536d 61505854 53202c64     ercomSpiTXPad, S
    a170:	6f637265 5058526d 00296461              ercomRXPad).

0000a17c <_ZL17g_APinDescription>:
    a17c:	00000001 00000011 00000002 00000200     ................
    a18c:	000400ff 0001ffff 00000001 00000010     ................
    a19c:	00000002 00000200 000500ff 0000ffff     ................
    a1ac:	000000ff 00000000 000000ff 00000000     ................
    a1bc:	ffff00ff 00ffffff 000000ff 00000000     ................
    a1cc:	000000ff 00000000 ffff00ff 00ffffff     ................
    a1dc:	00000000 0000000e 0000000e 00000008     ................
    a1ec:	080000ff 000e0800 00000000 00000010     ................
    a1fc:	00000005 00000100 010000ff 00000700     ................
    a20c:	00000000 00000012 00000005 00000100     ................
    a21c:	010200ff 00020800 000000ff 00000000     ................
    a22c:	000000ff 00000010 ffff00ff 00ffffff     ................
    a23c:	00000001 00000003 0000000e 00000004     ................
    a24c:	ffff00ff 00ffffff 00000000 00000013     ................
    a25c:	00000005 00000100 010300ff 00030801     ................
    a26c:	00000000 00000014 00000005 00000200     ................
    a27c:	000000ff 0004ffff 00000000 00000015     ................
    a28c:	0000000e 00000200 000100ff 0005ffff     ................
    a29c:	00000000 00000016 0000000e 00000200     ................
    a2ac:	000200ff 0006ffff 00000000 00000017     ................
    a2bc:	0000000e 00000200 000300ff 00070901     ................
    a2cc:	00000000 00000002 00000001 00000002     ................
    a2dc:	ffff0000 0002ffff 00000000 00000005     ................
    a2ec:	00000001 00000002 ffff0005 0005ffff     ................
    a2fc:	00000001 00000008 00000001 0000000a     ................
    a30c:	09000002 00080900 00000001 00000009     ................
    a31c:	00000001 0000000a 09010003 00090901     ................
    a32c:	00000000 00000004 00000001 0000000a     ................
    a33c:	05000004 00060500 00000000 00000006     ................
    a34c:	00000001 0000000a 06000006 000a0600     ................
    a35c:	00000001 00000001 00000001 00000002     ................
    a36c:	ffff000d 0001ffff 00000000 0000000c     ................
    a37c:	00000002 00000008 070000ff 000c0700     ................
    a38c:	00000000 0000000d 00000002 00000008     ................
    a39c:	070100ff 000d0701 00000001 00000016     ................
    a3ac:	00000002 00000004 ffff00ff 0006ffff     ................
    a3bc:	00000001 00000017 00000002 00000004     ................
    a3cc:	ffff00ff 0007ffff 00000000 00000011     ................
    a3dc:	00000002 00000004 ffff00ff 0001ffff     ................
    a3ec:	000000ff 00000000 000000ff 00000000     ................
    a3fc:	ffff00ff 00ffffff 000000ff 00000000     ................
    a40c:	000000ff 00000000 ffff00ff 00ffffff     ................
    a41c:	000000ff 00000000 000000ff 00000000     ................
    a42c:	ffff00ff 00ffffff 00000000 00000018     ................
    a43c:	00000007 00000000 ffff00ff 00ffffff     ................
    a44c:	00000000 0000001b 00000007 00000000     ................
    a45c:	ffff00ff 00ffffff 00000000 00000003     ................
    a46c:	00000001 00000002 ffff00ff 00ffffff     ................
    a47c:	00000000 00000002 00000001 00000002     ................
    a48c:	ffff0014 00ffffff 00000000 00000005     ................
    a49c:	00000001 00000002 ffff0015 00ffffff     ................
    a4ac:	00000001 0000000a 00000007 00000000     ................
    a4bc:	ffff00ff 00ffffff 00000001 0000000b     ................
    a4cc:	00000007 00000000 ffff00ff 00ffffff     ................
    a4dc:	00000000 00000008 00000007 00000000     ................
    a4ec:	ffff00ff 00ffffff 00000000 00000009     ................
    a4fc:	00000007 00000000 ffff00ff 00ffffff     ................
    a50c:	00000000 0000000a 00000007 00000000     ................
    a51c:	ffff00ff 00ffffff 00000000 0000000b     ................
    a52c:	00000007 00000000 ffff00ff 00ffffff     ................
    a53c:	65735f70 6d6f6372 203d2120 4c4c554e     p_sercom != NULL
    a54c:	00000000 2e2f2e2e 7053432f 70632e69     .....././CSpi.cp
    a55c:	00000070                                p...

0000a560 <_ZL17g_APinDescription>:
    a560:	00000001 00000011 00000002 00000200     ................
    a570:	000400ff 0001ffff 00000001 00000010     ................
    a580:	00000002 00000200 000500ff 0000ffff     ................
    a590:	000000ff 00000000 000000ff 00000000     ................
    a5a0:	ffff00ff 00ffffff 000000ff 00000000     ................
    a5b0:	000000ff 00000000 ffff00ff 00ffffff     ................
    a5c0:	00000000 0000000e 0000000e 00000008     ................
    a5d0:	080000ff 000e0800 00000000 00000010     ................
    a5e0:	00000005 00000100 010000ff 00000700     ................
    a5f0:	00000000 00000012 00000005 00000100     ................
    a600:	010200ff 00020800 000000ff 00000000     ................
    a610:	000000ff 00000010 ffff00ff 00ffffff     ................
    a620:	00000001 00000003 0000000e 00000004     ................
    a630:	ffff00ff 00ffffff 00000000 00000013     ................
    a640:	00000005 00000100 010300ff 00030801     ................
    a650:	00000000 00000014 00000005 00000200     ................
    a660:	000000ff 0004ffff 00000000 00000015     ................
    a670:	0000000e 00000200 000100ff 0005ffff     ................
    a680:	00000000 00000016 0000000e 00000200     ................
    a690:	000200ff 0006ffff 00000000 00000017     ................
    a6a0:	0000000e 00000200 000300ff 00070901     ................
    a6b0:	00000000 00000002 00000001 00000002     ................
    a6c0:	ffff0000 0002ffff 00000000 00000005     ................
    a6d0:	00000001 00000002 ffff0005 0005ffff     ................
    a6e0:	00000001 00000008 00000001 0000000a     ................
    a6f0:	09000002 00080900 00000001 00000009     ................
    a700:	00000001 0000000a 09010003 00090901     ................
    a710:	00000000 00000004 00000001 0000000a     ................
    a720:	05000004 00060500 00000000 00000006     ................
    a730:	00000001 0000000a 06000006 000a0600     ................
    a740:	00000001 00000001 00000001 00000002     ................
    a750:	ffff000d 0001ffff 00000000 0000000c     ................
    a760:	00000002 00000008 070000ff 000c0700     ................
    a770:	00000000 0000000d 00000002 00000008     ................
    a780:	070100ff 000d0701 00000001 00000016     ................
    a790:	00000002 00000004 ffff00ff 0006ffff     ................
    a7a0:	00000001 00000017 00000002 00000004     ................
    a7b0:	ffff00ff 0007ffff 00000000 00000011     ................
    a7c0:	00000002 00000004 ffff00ff 0001ffff     ................
    a7d0:	000000ff 00000000 000000ff 00000000     ................
    a7e0:	ffff00ff 00ffffff 000000ff 00000000     ................
    a7f0:	000000ff 00000000 ffff00ff 00ffffff     ................
    a800:	000000ff 00000000 000000ff 00000000     ................
    a810:	ffff00ff 00ffffff 00000000 00000018     ................
    a820:	00000007 00000000 ffff00ff 00ffffff     ................
    a830:	00000000 0000001b 00000007 00000000     ................
    a840:	ffff00ff 00ffffff 00000000 00000003     ................
    a850:	00000001 00000002 ffff00ff 00ffffff     ................
    a860:	00000000 00000002 00000001 00000002     ................
    a870:	ffff0014 00ffffff 00000000 00000005     ................
    a880:	00000001 00000002 ffff0015 00ffffff     ................
    a890:	00000001 0000000a 00000007 00000000     ................
    a8a0:	ffff00ff 00ffffff 00000001 0000000b     ................
    a8b0:	00000007 00000000 ffff00ff 00ffffff     ................
    a8c0:	00000000 00000008 00000007 00000000     ................
    a8d0:	ffff00ff 00ffffff 00000000 00000009     ................
    a8e0:	00000007 00000000 ffff00ff 00ffffff     ................
    a8f0:	00000000 0000000a 00000007 00000000     ................
    a900:	ffff00ff 00ffffff 00000000 0000000b     ................
    a910:	00000007 00000000 ffff00ff 00ffffff     ................
    a920:	74697845 20676e69 68746977 61747320     Exiting with sta
    a930:	20737574 0a2e6425 00000000 6c6c6568     tus %d......hell
    a940:	0000006f                                o...

0000a944 <_ZL10sercomData>:
    a944:	40003000 002e0307 0030002f 00000031     .0.@..../.0.1...
    a954:	40003400 00320308 00340033 00000035     .4.@..2.3.4.5...
    a964:	41012000 00360317 00380037 00000039     . .A..6.7.8.9...
    a974:	41014000 003a0318 003c003b 0000003d     .@.A..:.;.<.=...
    a984:	43000000 003e0322 0040003f 00000041     ...C".>.?.@.A...
    a994:	43000400 00420323 00440043 00000045     ...C#.B.C.D.E...
    a9a4:	7566202c 6974636e 203a6e6f 00000000     , function: ....
    a9b4:	65737361 6f697472 2522206e 66202273     assertion "%s" f
    a9c4:	656c6961 66203a64 20656c69 22732522     ailed: file "%s"
    a9d4:	696c202c 2520656e 25732564 00000a73     , line %d%s%s...

0000a9e4 <_global_impure_ptr>:
    a9e4:	20000040 00464e49 00666e69 004e414e     @.. INF.inf.NAN.
    a9f4:	006e616e 33323130 37363534 42413938     nan.0123456789AB
    aa04:	46454443 00000000 33323130 37363534     CDEF....01234567
    aa14:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
    aa24:	0000296c 00000030                       l)..0...

0000aa2c <blanks.7223>:
    aa2c:	20202020 20202020 20202020 20202020                     

0000aa3c <zeroes.7224>:
    aa3c:	30303030 30303030 30303030 30303030     0000000000000000

0000aa4c <blanks.7217>:
    aa4c:	20202020 20202020 20202020 20202020                     

0000aa5c <zeroes.7218>:
    aa5c:	30303030 30303030 30303030 30303030     0000000000000000

0000aa6c <blanks.7238>:
    aa6c:	20202020 20202020 20202020 20202020                     

0000aa7c <zeroes.7239>:
    aa7c:	30303030 30303030 30303030 30303030     0000000000000000
    aa8c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
    aa9c:	00000043 49534f50 00000058 0000002e     C...POSIX.......
    aaac:	00000000                                ....

0000aab0 <__mprec_bigtens>:
    aab0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    aac0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    aad0:	7f73bf3c 75154fdd                       <.s..O.u

0000aad8 <__mprec_tens>:
    aad8:	00000000 3ff00000 00000000 40240000     .......?......$@
    aae8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    aaf8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    ab08:	00000000 412e8480 00000000 416312d0     .......A......cA
    ab18:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    ab28:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    ab38:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    ab48:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    ab58:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    ab68:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    ab78:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    ab88:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    ab98:	79d99db4 44ea7843                       ...yCx.D

0000aba0 <p05.6055>:
    aba0:	00000005 00000019 0000007d              ........}...

0000abac <_ctype_>:
    abac:	20202000 20202020 28282020 20282828     .         ((((( 
    abbc:	20202020 20202020 20202020 20202020                     
    abcc:	10108820 10101010 10101010 10101010      ...............
    abdc:	04040410 04040404 10040404 10101010     ................
    abec:	41411010 41414141 01010101 01010101     ..AAAAAA........
    abfc:	01010101 01010101 01010101 10101010     ................
    ac0c:	42421010 42424242 02020202 02020202     ..BBBBBB........
    ac1c:	02020202 02020202 02020202 10101010     ................
    ac2c:	00000020 00000000 00000000 00000000      ...............
	...

0000acb0 <_init>:
    acb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    acb2:	bf00      	nop
    acb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    acb6:	bc08      	pop	{r3}
    acb8:	469e      	mov	lr, r3
    acba:	4770      	bx	lr

0000acbc <__init_array_start>:
    acbc:	00006201 	.word	0x00006201

0000acc0 <__frame_dummy_init_array_entry>:
    acc0:	00000289 00000b71 00000dd5 00001329     ....q.......)...
    acd0:	000014ed                                ....

0000acd4 <_fini>:
    acd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    acd6:	bf00      	nop
    acd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    acda:	bc08      	pop	{r3}
    acdc:	469e      	mov	lr, r3
    acde:	4770      	bx	lr

0000ace0 <__fini_array_start>:
    ace0:	00000265 	.word	0x00000265
