

================================================================
== Vitis HLS Report for 'pynqrypt_encrypt'
================================================================
* Date:           Sat Dec 10 13:08:41 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.25>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%ciphertext_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ciphertext"   --->   Operation 9 'read' 'ciphertext_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%plaintext_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %plaintext"   --->   Operation 10 'read' 'plaintext_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%plaintext_length_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %plaintext_length"   --->   Operation 11 'read' 'plaintext_length_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%nonce_read = read i96 @_ssdm_op_Read.s_axilite.i96, i96 %nonce"   --->   Operation 12 'read' 'nonce_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%key_read = read i128 @_ssdm_op_Read.s_axilite.i128, i128 %key"   --->   Operation 13 'read' 'key_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_round_key_V = alloca i64 1" [hw-impl/src/pynqrypt.cpp:161]   --->   Operation 14 'alloca' 'p_round_key_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pynqrypt_round_keys_V = alloca i64 1" [hw-impl/src/pynqrypt_hls.cpp:20]   --->   Operation 15 'alloca' 'pynqrypt_round_keys_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %key_read, i32 96, i32 127"   --->   Operation 16 'partselect' 'tmp7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_round_key_V_addr = getelementptr i32 %p_round_key_V, i64 0, i64 0" [hw-impl/src/pynqrypt.cpp:163]   --->   Operation 17 'getelementptr' 'p_round_key_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%store_ln163 = store i32 %tmp7, i6 %p_round_key_V_addr" [hw-impl/src/pynqrypt.cpp:163]   --->   Operation 18 'store' 'store_ln163' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %key_read, i32 64, i32 95"   --->   Operation 19 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_1 = getelementptr i32 %p_round_key_V, i64 0, i64 1" [hw-impl/src/pynqrypt.cpp:164]   --->   Operation 20 'getelementptr' 'p_round_key_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%store_ln164 = store i32 %tmp_s, i6 %p_round_key_V_addr_1" [hw-impl/src/pynqrypt.cpp:164]   --->   Operation 21 'store' 'store_ln164' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %key_read, i32 32, i32 63"   --->   Operation 22 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %key_read"   --->   Operation 23 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %plaintext_length_read, i32 4, i32 63" [hw-impl/src/pynqrypt_hls.cpp:22]   --->   Operation 24 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_2 = getelementptr i32 %p_round_key_V, i64 0, i64 2" [hw-impl/src/pynqrypt.cpp:165]   --->   Operation 25 'getelementptr' 'p_round_key_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.25ns)   --->   "%store_ln165 = store i32 %tmp_1, i6 %p_round_key_V_addr_2" [hw-impl/src/pynqrypt.cpp:165]   --->   Operation 26 'store' 'store_ln165' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_3 = getelementptr i32 %p_round_key_V, i64 0, i64 3" [hw-impl/src/pynqrypt.cpp:166]   --->   Operation 27 'getelementptr' 'p_round_key_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.25ns)   --->   "%store_ln166 = store i32 %trunc_ln628, i6 %p_round_key_V_addr_3" [hw-impl/src/pynqrypt.cpp:166]   --->   Operation 28 'store' 'store_ln166' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys, i32 %p_round_key_V, i8 %crypto_aes_rcon_V"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys, i32 %p_round_key_V, i8 %crypto_aes_rcon_V"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_VITIS_LOOP_181_1, i32 %p_round_key_V, i128 %pynqrypt_round_keys_V"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_VITIS_LOOP_181_1, i32 %p_round_key_V, i128 %pynqrypt_round_keys_V"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln22 = call void @ctr_encrypt, i96 %nonce_read, i128 %pynqrypt_round_keys_V, i60 %trunc_ln1, i128 %gmem, i64 %plaintext_read, i64 %ciphertext_read, i8 %crypto_aes_mul2_V, i8 %crypto_aes_mul3_V" [hw-impl/src/pynqrypt_hls.cpp:22]   --->   Operation 33 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [hw-impl/src/pynqrypt_hls.cpp:3]   --->   Operation 34 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 1024, void @empty_11, void @empty_3, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %key"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %key, void @empty_12, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_9, void @empty_10, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %key, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %nonce"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %nonce, void @empty_12, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_9, void @empty_13, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %nonce, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %plaintext_length"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext_length, void @empty_12, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_9, void @empty_6, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext_length, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @empty_12, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_9, void @empty_7, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @empty_12, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_9, void @empty, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_9, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln22 = call void @ctr_encrypt, i96 %nonce_read, i128 %pynqrypt_round_keys_V, i60 %trunc_ln1, i128 %gmem, i64 %plaintext_read, i64 %ciphertext_read, i8 %crypto_aes_mul2_V, i8 %crypto_aes_mul3_V" [hw-impl/src/pynqrypt_hls.cpp:22]   --->   Operation 51 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [hw-impl/src/pynqrypt_hls.cpp:23]   --->   Operation 52 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.25ns
The critical path consists of the following:
	s_axi read operation ('key_read') on port 'key' [31]  (1 ns)
	'store' operation ('store_ln163', hw-impl/src/pynqrypt.cpp:163) of variable 'tmp7' on array '_round_key.V', hw-impl/src/pynqrypt.cpp:161 [36]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('p_round_key_V_addr_2', hw-impl/src/pynqrypt.cpp:165) [41]  (0 ns)
	'store' operation ('store_ln165', hw-impl/src/pynqrypt.cpp:165) of variable 'tmp_1' on array '_round_key.V', hw-impl/src/pynqrypt.cpp:161 [42]  (3.25 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
