#include "types.h"
#include "idt.h"

// wouldn't i look super cute getting my brains blown out
extern void irq0();
extern void irq1();
extern void irq2();
extern void irq3();
extern void irq4();
extern void irq5();
extern void irq6();
extern void irq7();
extern void irq8();
extern void irq9();
extern void irq10();
extern void irq11();
extern void irq12();
extern void irq13();
extern void irq14();
extern void irq15();


struct regs {
    u32 gs, fs, es, ds;
    u32 edi, esi, ebp, esp, ebx, edx, ecx, eax;
    u32 int_no, err_code;
    u32 eip, cs, eflags, useresp, ss;
};


typedef void (*irq_handler_t)(struct regs*);


static irq_handler_t irq_handlers[16] = {0};

static inline void outb(u16 port, u8 val) {
    asm volatile("outb %0, %1" :: "a"(val), "Nd"(port));
}


void irq_install_handler(int irq, irq_handler_t handler) {
    if (irq >= 0 && irq < 16) {
        irq_handlers[irq] = handler;
    }
}

volatile u32 ticks = 0;

void timer_handler (struct regs * r) {
    ticks ++;
}

void timer_init (u32 hz) {
    u32 divisor = 1193180 / hz;
    outb(0x43, 0x36);
    outb(0x40, divisor & 0xFF);
    outb(0x40, (divisor >> 8) & 0xFF);
    irq_install_handler(0, timer_handler);
}

void irq_uninstall_handler(int irq) {
    if (irq >= 0 && irq < 16) {
        irq_handlers[irq] = 0;
    }
}

void* irq_get_handler(int irq) {
    if (irq >= 0 && irq < 16) {
        return (void*)irq_handlers[irq];
    }
    return 0;
}


void irq_remap(void) {
    outb(0x20, 0x11);
    outb(0xA0, 0x11);
    outb(0x21, 0x20);
    outb(0xA1, 0x28);
    outb(0x21, 0x04);
    outb(0xA1, 0x02);
    outb(0x21, 0x01);
    outb(0xA1, 0x01);


    outb(0x21, 0xFD);
    outb(0xA1, 0xFF);
}


void irq_handler(struct regs* r) {
    int irq = r->int_no - 32;

    if (irq >= 0 && irq < 16 && irq_handlers[irq]) {
        irq_handlers[irq](r);
    }


    if (irq >= 8) {
        outb(0xA0, 0x20);  // slave PIC
    }
    outb(0x20, 0x20);      // master PIC
}


void irq_init(void) {
    irq_remap();

    idt_set_gate(32, (u32)irq0, 0x08, 0x8E);
    idt_set_gate(33, (u32)irq1, 0x08, 0x8E);
    idt_set_gate(34, (u32)irq2, 0x08, 0x8E);
    idt_set_gate(35, (u32)irq3, 0x08, 0x8E);
    idt_set_gate(36, (u32)irq4, 0x08, 0x8E);
    idt_set_gate(37, (u32)irq5, 0x08, 0x8E);
    idt_set_gate(38, (u32)irq6, 0x08, 0x8E);
    idt_set_gate(39, (u32)irq7, 0x08, 0x8E);
    idt_set_gate(40, (u32)irq8, 0x08, 0x8E);
    idt_set_gate(41, (u32)irq9, 0x08, 0x8E);
    idt_set_gate(42, (u32)irq10, 0x08, 0x8E);
    idt_set_gate(43, (u32)irq11, 0x08, 0x8E);
    idt_set_gate(44, (u32)irq12, 0x08, 0x8E);
    idt_set_gate(45, (u32)irq13, 0x08, 0x8E);
    idt_set_gate(46, (u32)irq14, 0x08, 0x8E);
    idt_set_gate(47, (u32)irq15, 0x08, 0x8E);
}
