// Seed: 555597419
module module_0;
  tri1 id_1;
  wire id_2;
  id_4(
      .id_0(id_1),
      .id_1(),
      .id_2(id_1),
      .id_3(id_3),
      .id_4(1'b0),
      .id_5(1'b0),
      .id_6(id_1),
      .id_7(1)
  );
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output tri1  id_4,
    output tri0  id_5,
    input  uwire id_6
);
  id_8(
      .id_0(1), .id_1((id_2))
  );
  module_0 modCall_1 ();
endmodule
