digraph "CFG for '_Z9is_sortedSt6vectorIiSaIiEE' function" {
	label="CFG for '_Z9is_sortedSt6vectorIiSaIiEE' function";

	Node0x55e3545da110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%1:\l  %2 = alloca i1, align 1\l  %3 = alloca i32, align 4\l  store i32 1, i32* %3, align 4\l  br label %4\l}"];
	Node0x55e3545da110 -> Node0x55e3545da950;
	Node0x55e3545da950 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l4:                                                \l  %5 = load i32, i32* %3, align 4\l  %6 = sext i32 %5 to i64\l  %7 = call i64 @_ZNKSt6vectorIiSaIiEE4sizeEv(%\"class.std::vector\"* nonnull\l... align 8 dereferenceable(24) %0) #1\l  %8 = icmp ult i64 %6, %7\l  br i1 %8, label %9, label %51\l|{<s0>T|<s1>F}}"];
	Node0x55e3545da950:s0 -> Node0x55e3545daa10;
	Node0x55e3545da950:s1 -> Node0x55e3545daef0;
	Node0x55e3545daa10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%9:\l9:                                                \l  %10 = load i32, i32* %3, align 4\l  %11 = sext i32 %10 to i64\l  %12 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %11) #1\l  %13 = load i32, i32* %12, align 4\l  %14 = load i32, i32* %3, align 4\l  %15 = sub nsw i32 %14, 1\l  %16 = sext i32 %15 to i64\l  %17 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %16) #1\l  %18 = load i32, i32* %17, align 4\l  %19 = icmp slt i32 %13, %18\l  br i1 %19, label %20, label %21\l|{<s0>T|<s1>F}}"];
	Node0x55e3545daa10:s0 -> Node0x55e3545db7b0;
	Node0x55e3545daa10:s1 -> Node0x55e3545db800;
	Node0x55e3545db7b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%20:\l20:                                               \l  store i1 false, i1* %2, align 1\l  br label %52\l}"];
	Node0x55e3545db7b0 -> Node0x55e3545db9d0;
	Node0x55e3545db800 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%21:\l21:                                               \l  %22 = load i32, i32* %3, align 4\l  %23 = icmp sge i32 %22, 2\l  br i1 %23, label %24, label %47\l|{<s0>T|<s1>F}}"];
	Node0x55e3545db800:s0 -> Node0x55e3545dbb90;
	Node0x55e3545db800:s1 -> Node0x55e3545dbbe0;
	Node0x55e3545dbb90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%24:\l24:                                               \l  %25 = load i32, i32* %3, align 4\l  %26 = sext i32 %25 to i64\l  %27 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %26) #1\l  %28 = load i32, i32* %27, align 4\l  %29 = load i32, i32* %3, align 4\l  %30 = sub nsw i32 %29, 1\l  %31 = sext i32 %30 to i64\l  %32 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %31) #1\l  %33 = load i32, i32* %32, align 4\l  %34 = icmp eq i32 %28, %33\l  br i1 %34, label %35, label %47\l|{<s0>T|<s1>F}}"];
	Node0x55e3545dbb90:s0 -> Node0x55e3545dc5b0;
	Node0x55e3545dbb90:s1 -> Node0x55e3545dbbe0;
	Node0x55e3545dc5b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f08b6e70",label="{%35:\l35:                                               \l  %36 = load i32, i32* %3, align 4\l  %37 = sext i32 %36 to i64\l  %38 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %37) #1\l  %39 = load i32, i32* %38, align 4\l  %40 = load i32, i32* %3, align 4\l  %41 = sub nsw i32 %40, 2\l  %42 = sext i32 %41 to i64\l  %43 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %42) #1\l  %44 = load i32, i32* %43, align 4\l  %45 = icmp eq i32 %39, %44\l  br i1 %45, label %46, label %47\l|{<s0>T|<s1>F}}"];
	Node0x55e3545dc5b0:s0 -> Node0x55e3545dccd0;
	Node0x55e3545dc5b0:s1 -> Node0x55e3545dbbe0;
	Node0x55e3545dccd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9abbff70",label="{%46:\l46:                                               \l  store i1 false, i1* %2, align 1\l  br label %52\l}"];
	Node0x55e3545dccd0 -> Node0x55e3545db9d0;
	Node0x55e3545dbbe0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%47:\l47:                                               \l  br label %48\l}"];
	Node0x55e3545dbbe0 -> Node0x55e3545dced0;
	Node0x55e3545dced0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%48:\l48:                                               \l  %49 = load i32, i32* %3, align 4\l  %50 = add nsw i32 %49, 1\l  store i32 %50, i32* %3, align 4\l  br label %4, !llvm.loop !4\l}"];
	Node0x55e3545dced0 -> Node0x55e3545da950;
	Node0x55e3545daef0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%51:\l51:                                               \l  store i1 true, i1* %2, align 1\l  br label %52\l}"];
	Node0x55e3545daef0 -> Node0x55e3545db9d0;
	Node0x55e3545db9d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%52:\l52:                                               \l  %53 = load i1, i1* %2, align 1\l  ret i1 %53\l}"];
}
