Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Apr 28 01:57:40 2017
| Host         : matt-samsung running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/DOBDO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/DOBDO[10] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/DOBDO[11] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/DOBDO[12] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/DOBDO[13] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/DOBDO[14] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/DOBDO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/DOBDO[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/DOBDO[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/DOBDO[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/DOBDO[5] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/DOBDO[6] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/DOBDO[7] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/DOBDO[8] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_bp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/state_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -216.051  -231864.031                   2164                 5112        0.042        0.000                      0                 5112        4.020        0.000                       0                  1508  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0       -216.051  -231474.500                   1948                 4423        0.042        0.000                      0                 4423        4.020        0.000                       0                  1508  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              -4.238     -389.516                    216                  689        0.617        0.000                      0                  689  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1948  Failing Endpoints,  Worst Slack     -216.051ns,  Total Violation  -231474.507ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -216.051ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        225.741ns  (logic 123.581ns (54.745%)  route 102.160ns (45.255%))
  Logic Levels:           551  (CARRY4=451 DSP48E1=8 LUT1=3 LUT2=43 LUT3=8 LUT4=8 LUT5=11 LUT6=19)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.790     3.084    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X102Y29        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y29        FDCE (Prop_fdce_C_Q)         0.478     3.562 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/Q
                         net (fo=4, routed)           0.829     4.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/weights_out_reg[2][3][15][14]
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[11])
                                                      3.828     8.219 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__1/P[11]
                         net (fo=3, routed)           0.964     9.182    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/to_s291[3]
    SLICE_X99Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.306 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5/O
                         net (fo=2, routed)           1.007    10.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5_n_0
    SLICE_X96Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5/O
                         net (fo=2, routed)           0.644    11.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5_n_0
    SLICE_X97Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.205 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5/O
                         net (fo=1, routed)           0.000    11.205    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.737 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.737    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.071 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1/O[1]
                         net (fo=2, routed)           0.916    12.987    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1_n_6
    SLICE_X89Y23         LUT2 (Prop_lut2_I0_O)        0.303    13.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    13.840    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___21_i_2__5/O[3]
                         net (fo=94, routed)          1.062    15.215    design_1_i/mem_axi_0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/or_reduce
    SLICE_X92Y27         LUT3 (Prop_lut3_I1_O)        0.306    15.521 r  design_1_i/mem_axi_0/i___4_i_26__5/O
                         net (fo=1, routed)           0.000    15.521    design_1_i/mem_axi_0/i___4_i_26__5_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    15.948 r  design_1_i/mem_axi_0/i___4_i_19__5/O[1]
                         net (fo=1, routed)           0.463    16.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/b_out_reg[2][15]_0[1]
    SLICE_X91Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    17.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    17.118    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5_n_0
    SLICE_X91Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_2__5/O[1]
                         net (fo=34, routed)          1.190    18.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_12[1]
    SLICE_X83Y26         LUT5 (Prop_lut5_I1_O)        0.303    18.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6/O
                         net (fo=1, routed)           0.000    18.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.495 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7/CO[3]
                         net (fo=1, routed)           0.000    19.495    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.609 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7/CO[3]
                         net (fo=1, routed)           0.000    19.609    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.766 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_2__7/CO[1]
                         net (fo=122, routed)         0.327    20.093    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/b_out_reg[2][15]_25[0]
    SLICE_X85Y28         LUT1 (Prop_lut1_I0_O)        0.329    20.422 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_i_1__7/O
                         net (fo=16, routed)          1.167    21.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/A_0[16]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[3])
                                                      3.841    25.430 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg/P[3]
                         net (fo=50, routed)          1.211    26.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__0[3]
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    26.765 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5/O
                         net (fo=1, routed)           0.000    26.765    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.298 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    27.298    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.415 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5/CO[3]
                         net (fo=1, routed)           0.000    27.415    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5/CO[3]
                         net (fo=1, routed)           0.009    27.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    27.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.912 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5/CO[0]
                         net (fo=1485, routed)        1.005    28.917    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5_n_3
    SLICE_X99Y21         LUT3 (Prop_lut3_I1_O)        0.367    29.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5/O
                         net (fo=1, routed)           0.000    29.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    29.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    29.948    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    30.062    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5_n_0
    SLICE_X99Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5/CO[3]
                         net (fo=1, routed)           0.009    30.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5_n_0
    SLICE_X99Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.299 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5/CO[3]
                         net (fo=1, routed)           0.000    30.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    30.413    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.527 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    30.527    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5_n_0
    SLICE_X99Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    30.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5_n_0
    SLICE_X99Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.869 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5/CO[2]
                         net (fo=41, routed)          0.975    31.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5_n_1
    SLICE_X100Y21        LUT2 (Prop_lut2_I1_O)        0.313    32.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5/O
                         net (fo=1, routed)           0.000    32.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5_n_0
    SLICE_X100Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.690 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    32.690    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5_n_0
    SLICE_X100Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    32.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5_n_0
    SLICE_X100Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    32.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5_n_0
    SLICE_X100Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5/CO[3]
                         net (fo=1, routed)           0.009    33.050    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5_n_0
    SLICE_X100Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    33.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5_n_0
    SLICE_X100Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5/CO[3]
                         net (fo=1, routed)           0.000    33.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5_n_0
    SLICE_X100Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.401 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    33.401    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5_n_0
    SLICE_X100Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    33.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5_n_0
    SLICE_X100Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.635 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5/CO[3]
                         net (fo=41, routed)          1.403    35.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5_n_0
    SLICE_X101Y24        LUT2 (Prop_lut2_I1_O)        0.124    35.162 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5/O
                         net (fo=1, routed)           0.000    35.162    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5_n_0
    SLICE_X101Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5/CO[3]
                         net (fo=1, routed)           0.009    35.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5_n_0
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    35.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5_n_0
    SLICE_X101Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.949 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    35.949    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5_n_0
    SLICE_X101Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.063 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    36.063    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5_n_0
    SLICE_X101Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.177 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    36.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5_n_0
    SLICE_X101Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5/CO[3]
                         net (fo=1, routed)           0.000    36.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    36.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    36.519    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5/CO[3]
                         net (fo=41, routed)          0.962    37.595    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5_n_0
    SLICE_X101Y33        LUT2 (Prop_lut2_I1_O)        0.124    37.719 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5/O
                         net (fo=1, routed)           0.000    37.719    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5_n_0
    SLICE_X101Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.269 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5_n_0
    SLICE_X101Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    38.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.497 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    38.497    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5_n_0
    SLICE_X101Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.611 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    38.611    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5_n_0
    SLICE_X101Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.725 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    38.725    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5_n_0
    SLICE_X101Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.839 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    38.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5_n_0
    SLICE_X101Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.953 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5/CO[3]
                         net (fo=1, routed)           0.000    38.953    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.067 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    39.067    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5/CO[3]
                         net (fo=41, routed)          1.408    40.588    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5_n_0
    SLICE_X100Y31        LUT2 (Prop_lut2_I1_O)        0.124    40.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5/O
                         net (fo=1, routed)           0.000    40.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5_n_0
    SLICE_X100Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.245 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    41.245    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5_n_0
    SLICE_X100Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    41.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5_n_0
    SLICE_X100Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    41.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5_n_0
    SLICE_X100Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.596 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    41.596    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5_n_0
    SLICE_X100Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.713 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5/CO[3]
                         net (fo=1, routed)           0.000    41.713    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5_n_0
    SLICE_X100Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.830 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    41.830    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5_n_0
    SLICE_X100Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    41.947    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5_n_0
    SLICE_X100Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    42.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5_n_0
    SLICE_X100Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5/CO[3]
                         net (fo=41, routed)          1.392    43.573    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5_n_0
    SLICE_X103Y31        LUT2 (Prop_lut2_I1_O)        0.124    43.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5/O
                         net (fo=1, routed)           0.000    43.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5_n_0
    SLICE_X103Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    44.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5_n_0
    SLICE_X103Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    44.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5_n_0
    SLICE_X103Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    44.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    44.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    44.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.817 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    44.817    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    44.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5_n_0
    SLICE_X103Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.045 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5/CO[3]
                         net (fo=1, routed)           0.000    45.045    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5_n_0
    SLICE_X103Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5/CO[3]
                         net (fo=41, routed)          1.327    46.486    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5_n_0
    SLICE_X106Y31        LUT2 (Prop_lut2_I1_O)        0.124    46.610 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5/O
                         net (fo=1, routed)           0.000    46.610    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5_n_0
    SLICE_X106Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5/CO[3]
                         net (fo=1, routed)           0.000    47.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5_n_0
    SLICE_X106Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    47.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5_n_0
    SLICE_X106Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    47.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5_n_0
    SLICE_X106Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    47.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5_n_0
    SLICE_X106Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    47.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5_n_0
    SLICE_X106Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    47.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5_n_0
    SLICE_X106Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    47.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.958 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    47.958    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.072 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5/CO[3]
                         net (fo=41, routed)          1.346    49.418    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I1_O)        0.124    49.542 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5/O
                         net (fo=1, routed)           0.000    49.542    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5_n_0
    SLICE_X109Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5/CO[3]
                         net (fo=1, routed)           0.000    50.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5_n_0
    SLICE_X109Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.206 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    50.206    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5_n_0
    SLICE_X109Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    50.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.434 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    50.434    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.548 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    50.548    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    50.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5_n_0
    SLICE_X109Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    50.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5_n_0
    SLICE_X109Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    50.890    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5_n_0
    SLICE_X109Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5/CO[3]
                         net (fo=41, routed)          1.499    52.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5_n_0
    SLICE_X105Y29        LUT2 (Prop_lut2_I1_O)        0.124    52.626 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5/O
                         net (fo=1, routed)           0.000    52.626    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5/CO[3]
                         net (fo=1, routed)           0.000    53.176    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5/CO[3]
                         net (fo=1, routed)           0.000    53.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5_n_0
    SLICE_X105Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    53.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5_n_0
    SLICE_X105Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    53.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.632 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    53.632    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.746 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    53.746    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.860 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5/CO[3]
                         net (fo=41, routed)          1.261    55.349    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5_n_0
    SLICE_X102Y30        LUT2 (Prop_lut2_I1_O)        0.124    55.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5/O
                         net (fo=1, routed)           0.000    55.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5_n_0
    SLICE_X102Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.006 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5/CO[3]
                         net (fo=1, routed)           0.000    56.006    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5_n_0
    SLICE_X102Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.123 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5/CO[3]
                         net (fo=1, routed)           0.000    56.123    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    56.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    56.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.474 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    56.474    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    56.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.708 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    56.708    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.825 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.942 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5/CO[3]
                         net (fo=41, routed)          1.316    58.258    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5_n_0
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.124    58.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5/O
                         net (fo=1, routed)           0.000    58.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5_n_0
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.932 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5/CO[3]
                         net (fo=1, routed)           0.000    58.932    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5_n_0
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5/CO[3]
                         net (fo=1, routed)           0.000    59.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5_n_0
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    59.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5_n_0
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5/CO[3]
                         net (fo=1, routed)           0.000    59.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5_n_0
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    59.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    59.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5_n_0
    SLICE_X99Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    59.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5_n_0
    SLICE_X99Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    59.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5_n_0
    SLICE_X99Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5/CO[3]
                         net (fo=41, routed)          1.357    61.201    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5_n_0
    SLICE_X98Y33         LUT2 (Prop_lut2_I1_O)        0.124    61.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5/O
                         net (fo=1, routed)           0.000    61.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5_n_0
    SLICE_X98Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    61.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5_n_0
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.975 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    61.975    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5_n_0
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5/CO[3]
                         net (fo=1, routed)           0.000    62.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5_n_0
    SLICE_X98Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5/CO[3]
                         net (fo=1, routed)           0.000    62.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5/CO[3]
                         net (fo=1, routed)           0.000    62.326    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.443 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    62.443    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.560 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    62.560    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.677 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5/CO[3]
                         net (fo=1, routed)           0.000    62.677    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.794 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5/CO[3]
                         net (fo=41, routed)          1.362    64.155    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5_n_0
    SLICE_X94Y28         LUT2 (Prop_lut2_I1_O)        0.124    64.279 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5/O
                         net (fo=1, routed)           0.000    64.279    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5/CO[3]
                         net (fo=1, routed)           0.000    64.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    64.929    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5/CO[3]
                         net (fo=1, routed)           0.000    65.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5/CO[3]
                         net (fo=1, routed)           0.000    65.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5/CO[3]
                         net (fo=1, routed)           0.000    65.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    65.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    65.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    65.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5/CO[3]
                         net (fo=41, routed)          1.369    67.117    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5_n_0
    SLICE_X97Y27         LUT2 (Prop_lut2_I1_O)        0.124    67.241 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5/O
                         net (fo=1, routed)           0.000    67.241    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.791 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5/CO[3]
                         net (fo=1, routed)           0.000    67.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5/CO[3]
                         net (fo=1, routed)           0.000    67.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    68.019    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5/CO[3]
                         net (fo=1, routed)           0.000    68.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5/CO[3]
                         net (fo=1, routed)           0.000    68.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5/CO[3]
                         net (fo=1, routed)           0.000    68.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    68.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    68.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5/CO[3]
                         net (fo=41, routed)          1.560    70.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5_n_0
    SLICE_X98Y23         LUT2 (Prop_lut2_I1_O)        0.124    70.387 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5/O
                         net (fo=1, routed)           0.000    70.387    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5_n_0
    SLICE_X98Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5/CO[3]
                         net (fo=1, routed)           0.000    70.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5_n_0
    SLICE_X98Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5/CO[3]
                         net (fo=1, routed)           0.009    71.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5/CO[3]
                         net (fo=1, routed)           0.000    71.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5_n_0
    SLICE_X98Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5/CO[3]
                         net (fo=1, routed)           0.000    71.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5_n_0
    SLICE_X98Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5/CO[3]
                         net (fo=1, routed)           0.000    71.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5_n_0
    SLICE_X98Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5/CO[3]
                         net (fo=1, routed)           0.000    71.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5_n_0
    SLICE_X98Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    71.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5_n_0
    SLICE_X98Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    71.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5_n_0
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.865 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5/CO[3]
                         net (fo=41, routed)          1.240    73.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5_n_0
    SLICE_X96Y27         LUT2 (Prop_lut2_I1_O)        0.124    73.228 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5/O
                         net (fo=1, routed)           0.000    73.228    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5_n_0
    SLICE_X96Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.761 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5/CO[3]
                         net (fo=1, routed)           0.000    73.761    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5_n_0
    SLICE_X96Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5/CO[3]
                         net (fo=1, routed)           0.000    73.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5_n_0
    SLICE_X96Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5/CO[3]
                         net (fo=1, routed)           0.000    73.995    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5_n_0
    SLICE_X96Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    74.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5/CO[3]
                         net (fo=1, routed)           0.000    74.229    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    74.346    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    74.463    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    74.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5_n_0
    SLICE_X96Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5/CO[3]
                         net (fo=41, routed)          1.225    75.923    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5_n_0
    SLICE_X90Y27         LUT2 (Prop_lut2_I1_O)        0.124    76.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5/O
                         net (fo=1, routed)           0.000    76.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5_n_0
    SLICE_X90Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5/CO[3]
                         net (fo=1, routed)           0.000    76.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5_n_0
    SLICE_X90Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5/CO[3]
                         net (fo=1, routed)           0.000    76.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5/CO[3]
                         net (fo=1, routed)           0.000    76.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.048 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5/CO[3]
                         net (fo=1, routed)           0.000    77.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.165 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    77.165    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    77.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.399 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5/CO[3]
                         net (fo=1, routed)           0.000    77.399    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5/CO[3]
                         net (fo=41, routed)          1.162    78.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5_n_0
    SLICE_X92Y29         LUT2 (Prop_lut2_I1_O)        0.124    78.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5/O
                         net (fo=1, routed)           0.000    78.802    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.335 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5/CO[3]
                         net (fo=1, routed)           0.000    79.335    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    79.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.569 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    79.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5/CO[3]
                         net (fo=1, routed)           0.000    79.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    79.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    79.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    80.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.154 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5/CO[3]
                         net (fo=1, routed)           0.000    80.154    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5/CO[3]
                         net (fo=41, routed)          1.185    81.455    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5_n_0
    SLICE_X93Y30         LUT2 (Prop_lut2_I1_O)        0.124    81.579 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5/O
                         net (fo=1, routed)           0.000    81.579    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5/CO[3]
                         net (fo=1, routed)           0.000    82.129    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    82.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5/CO[3]
                         net (fo=1, routed)           0.000    82.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.471 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.471    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5_n_0
    SLICE_X93Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.585 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5/CO[3]
                         net (fo=1, routed)           0.000    82.585    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5_n_0
    SLICE_X93Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.699 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    82.699    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5_n_0
    SLICE_X93Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.813 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.813    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5_n_0
    SLICE_X93Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5/CO[3]
                         net (fo=1, routed)           0.000    82.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5_n_0
    SLICE_X93Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5/CO[3]
                         net (fo=41, routed)          1.481    84.522    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5_n_0
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124    84.646 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5/O
                         net (fo=1, routed)           0.000    84.646    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5/CO[3]
                         net (fo=1, routed)           0.000    85.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    85.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5/CO[3]
                         net (fo=1, routed)           0.000    85.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    85.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    85.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5/CO[3]
                         net (fo=1, routed)           0.000    85.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.108 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5/CO[3]
                         net (fo=41, routed)          1.313    87.421    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5_n_0
    SLICE_X87Y26         LUT2 (Prop_lut2_I1_O)        0.124    87.545 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5/O
                         net (fo=1, routed)           0.000    87.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5_n_0
    SLICE_X87Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5/CO[3]
                         net (fo=1, routed)           0.000    88.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5/CO[3]
                         net (fo=1, routed)           0.000    88.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5_n_0
    SLICE_X87Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5/CO[3]
                         net (fo=1, routed)           0.000    88.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5_n_0
    SLICE_X87Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5/CO[3]
                         net (fo=1, routed)           0.000    88.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5_n_0
    SLICE_X87Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.551 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    88.551    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5_n_0
    SLICE_X87Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.665 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    88.665    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5_n_0
    SLICE_X87Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.779 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    88.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    88.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5/CO[3]
                         net (fo=41, routed)          1.446    90.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5_n_0
    SLICE_X88Y20         LUT2 (Prop_lut2_I1_O)        0.124    90.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5/O
                         net (fo=1, routed)           0.000    90.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5/CO[3]
                         net (fo=1, routed)           0.000    91.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5/CO[3]
                         net (fo=1, routed)           0.000    91.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5/CO[3]
                         net (fo=1, routed)           0.000    91.354    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    91.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5_n_0
    SLICE_X88Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5/CO[3]
                         net (fo=1, routed)           0.009    91.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    91.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    91.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5_n_0
    SLICE_X88Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    91.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5_n_0
    SLICE_X88Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5/CO[3]
                         net (fo=41, routed)          1.086    93.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5_n_0
    SLICE_X83Y30         LUT5 (Prop_lut5_I0_O)        0.124    93.257 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5/O
                         net (fo=1, routed)           0.000    93.257    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5_n_0
    SLICE_X83Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    93.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5_n_0
    SLICE_X83Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.921 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    93.921    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5_n_0
    SLICE_X83Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.035 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    94.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5_n_0
    SLICE_X83Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    94.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5_n_0
    SLICE_X83Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    94.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5_n_0
    SLICE_X83Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    94.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5_n_0
    SLICE_X83Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    94.491    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5_n_0
    SLICE_X83Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5/CO[3]
                         net (fo=41, routed)          1.034    95.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5_n_0
    SLICE_X84Y33         LUT2 (Prop_lut2_I1_O)        0.124    95.763 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5/O
                         net (fo=1, routed)           0.000    95.763    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.313 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5/CO[3]
                         net (fo=1, routed)           0.000    96.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5/CO[3]
                         net (fo=1, routed)           0.000    96.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.541 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5/CO[3]
                         net (fo=1, routed)           0.000    96.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.655 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    96.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.769 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    96.769    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.883 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    96.883    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.997 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    96.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.111 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    97.111    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.225 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_1__5/CO[3]
                         net (fo=43, routed)          1.183    98.408    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[11]
    SLICE_X85Y37         LUT2 (Prop_lut2_I1_O)        0.124    98.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5/O
                         net (fo=1, routed)           0.000    98.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5_n_0
    SLICE_X85Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.082 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5/CO[3]
                         net (fo=1, routed)           0.000    99.082    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5_n_0
    SLICE_X85Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    99.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5_n_0
    SLICE_X85Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5/CO[3]
                         net (fo=1, routed)           0.000    99.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5/CO[3]
                         net (fo=1, routed)           0.000    99.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5_n_0
    SLICE_X85Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    99.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5_n_0
    SLICE_X85Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    99.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5_n_0
    SLICE_X85Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    99.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5_n_0
    SLICE_X85Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    99.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5_n_0
    SLICE_X85Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_1__5/CO[3]
                         net (fo=41, routed)          1.239   101.233    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[10]
    SLICE_X87Y38         LUT2 (Prop_lut2_I1_O)        0.124   101.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5/O
                         net (fo=1, routed)           0.000   101.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5_n_0
    SLICE_X87Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.907 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   101.907    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5_n_0
    SLICE_X87Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   102.021    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5_n_0
    SLICE_X87Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5/CO[3]
                         net (fo=1, routed)           0.000   102.135    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   102.249    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5/CO[3]
                         net (fo=1, routed)           0.000   102.363    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   102.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5_n_0
    SLICE_X87Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5/CO[3]
                         net (fo=1, routed)           0.000   102.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5/CO[3]
                         net (fo=1, routed)           0.000   102.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5/CO[3]
                         net (fo=41, routed)          0.983   103.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5_n_0
    SLICE_X88Y45         LUT2 (Prop_lut2_I1_O)        0.124   103.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5/O
                         net (fo=1, routed)           0.000   103.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5/CO[3]
                         net (fo=1, routed)           0.000   104.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   104.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5/CO[3]
                         net (fo=1, routed)           0.000   104.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   104.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5/CO[3]
                         net (fo=1, routed)           0.001   104.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   105.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   105.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   105.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.389 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5/CO[3]
                         net (fo=41, routed)          1.607   106.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5_n_0
    SLICE_X90Y38         LUT2 (Prop_lut2_I1_O)        0.124   107.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5/O
                         net (fo=1, routed)           0.000   107.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   107.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   107.654    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.771 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   107.771    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.888 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5/CO[3]
                         net (fo=1, routed)           0.000   107.888    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.005 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   108.005    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.122 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5/CO[3]
                         net (fo=1, routed)           0.000   108.122    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.239 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5/CO[3]
                         net (fo=1, routed)           0.000   108.239    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5/CO[3]
                         net (fo=1, routed)           0.000   108.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5_n_0
    SLICE_X90Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   108.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.590 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_3__5/CO[3]
                         net (fo=41, routed)          1.375   109.964    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[9]
    SLICE_X91Y37         LUT2 (Prop_lut2_I1_O)        0.124   110.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5/O
                         net (fo=1, routed)           0.000   110.088    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.638 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   110.638    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.752 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5/CO[3]
                         net (fo=1, routed)           0.000   110.752    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.866 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   110.866    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.980 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5/CO[3]
                         net (fo=1, routed)           0.000   110.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5_n_0
    SLICE_X91Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.094 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5/CO[3]
                         net (fo=1, routed)           0.000   111.094    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5_n_0
    SLICE_X91Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.208 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5/CO[3]
                         net (fo=1, routed)           0.000   111.208    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.322 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   111.322    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.436 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   111.436    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.550 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5/CO[3]
                         net (fo=41, routed)          1.369   112.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5_n_0
    SLICE_X94Y38         LUT2 (Prop_lut2_I1_O)        0.124   113.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5/O
                         net (fo=1, routed)           0.000   113.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   113.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5/CO[3]
                         net (fo=1, routed)           0.000   113.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5/CO[3]
                         net (fo=1, routed)           0.000   113.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5/CO[3]
                         net (fo=1, routed)           0.000   113.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5/CO[3]
                         net (fo=1, routed)           0.000   113.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5/CO[3]
                         net (fo=1, routed)           0.000   114.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   114.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5/CO[3]
                         net (fo=1, routed)           0.000   114.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   114.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_3__5/CO[3]
                         net (fo=41, routed)          1.407   115.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[8]
    SLICE_X96Y37         LUT2 (Prop_lut2_I1_O)        0.124   116.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5/O
                         net (fo=1, routed)           0.000   116.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5_n_0
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   116.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5/CO[3]
                         net (fo=1, routed)           0.000   116.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5_n_0
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5/CO[3]
                         net (fo=1, routed)           0.000   116.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   116.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   116.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   117.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5/CO[3]
                         net (fo=1, routed)           0.000   117.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5/CO[3]
                         net (fo=1, routed)           0.000   117.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5_n_0
    SLICE_X96Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5/CO[3]
                         net (fo=1, routed)           0.000   117.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5/CO[3]
                         net (fo=41, routed)          1.228   118.740    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5_n_0
    SLICE_X97Y37         LUT2 (Prop_lut2_I1_O)        0.124   118.864 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5/O
                         net (fo=1, routed)           0.000   118.864    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5_n_0
    SLICE_X97Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.414 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5/CO[3]
                         net (fo=1, routed)           0.000   119.414    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5/CO[3]
                         net (fo=1, routed)           0.000   119.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5/CO[3]
                         net (fo=1, routed)           0.000   119.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.756 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   119.756    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5_n_0
    SLICE_X97Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.870 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5/CO[3]
                         net (fo=1, routed)           0.000   119.870    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5_n_0
    SLICE_X97Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.984 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   119.984    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5_n_0
    SLICE_X97Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.098 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5/CO[3]
                         net (fo=1, routed)           0.000   120.098    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5_n_0
    SLICE_X97Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.212 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   120.212    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5/CO[3]
                         net (fo=41, routed)          1.220   121.546    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5_n_0
    SLICE_X100Y40        LUT2 (Prop_lut2_I1_O)        0.124   121.670 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5/O
                         net (fo=1, routed)           0.000   121.670    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5_n_0
    SLICE_X100Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.203 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5/CO[3]
                         net (fo=1, routed)           0.000   122.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5_n_0
    SLICE_X100Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5/CO[3]
                         net (fo=1, routed)           0.000   122.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5/CO[3]
                         net (fo=1, routed)           0.000   122.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.554 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   122.554    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5_n_0
    SLICE_X100Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5/CO[3]
                         net (fo=1, routed)           0.000   122.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.788 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5/CO[3]
                         net (fo=1, routed)           0.000   122.788    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5_n_0
    SLICE_X100Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5/CO[3]
                         net (fo=1, routed)           0.000   122.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5_n_0
    SLICE_X100Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.022 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5/CO[3]
                         net (fo=1, routed)           0.000   123.022    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.139 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5/CO[3]
                         net (fo=41, routed)          1.329   124.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5_n_0
    SLICE_X98Y43         LUT2 (Prop_lut2_I1_O)        0.124   124.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5/O
                         net (fo=1, routed)           0.000   124.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5_n_0
    SLICE_X98Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5/CO[3]
                         net (fo=1, routed)           0.000   125.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5/CO[3]
                         net (fo=1, routed)           0.000   125.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5/CO[3]
                         net (fo=1, routed)           0.000   125.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   125.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5/CO[3]
                         net (fo=1, routed)           0.000   125.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5/CO[3]
                         net (fo=1, routed)           0.000   125.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5/CO[3]
                         net (fo=1, routed)           0.001   125.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   125.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5/CO[3]
                         net (fo=41, routed)          1.265   127.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5_n_0
    SLICE_X97Y46         LUT2 (Prop_lut2_I1_O)        0.124   127.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5/O
                         net (fo=1, routed)           0.000   127.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.002 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5/CO[3]
                         net (fo=1, routed)           0.000   128.002    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.116 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5/CO[3]
                         net (fo=1, routed)           0.000   128.116    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.230 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5/CO[3]
                         net (fo=1, routed)           0.000   128.230    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5_n_0
    SLICE_X97Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.344 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5/CO[3]
                         net (fo=1, routed)           0.001   128.344    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5/CO[3]
                         net (fo=1, routed)           0.000   128.458    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5_n_0
    SLICE_X97Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.572 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5/CO[3]
                         net (fo=1, routed)           0.000   128.572    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5_n_0
    SLICE_X97Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5/CO[3]
                         net (fo=1, routed)           0.000   128.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.800 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5/CO[3]
                         net (fo=1, routed)           0.000   128.800    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.914 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_2__5/CO[3]
                         net (fo=41, routed)          1.425   130.340    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[7]
    SLICE_X101Y42        LUT2 (Prop_lut2_I1_O)        0.124   130.464 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5/O
                         net (fo=1, routed)           0.000   130.464    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5/CO[3]
                         net (fo=1, routed)           0.000   131.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5/CO[3]
                         net (fo=1, routed)           0.000   131.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5/CO[3]
                         net (fo=1, routed)           0.000   131.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5_n_0
    SLICE_X101Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   131.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5_n_0
    SLICE_X101Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5/CO[3]
                         net (fo=1, routed)           0.000   131.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   131.584    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.698 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5/CO[3]
                         net (fo=1, routed)           0.000   131.698    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5/CO[3]
                         net (fo=1, routed)           0.001   131.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_3__5/CO[3]
                         net (fo=41, routed)          1.309   133.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[6]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.124   133.359 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5/O
                         net (fo=1, routed)           0.000   133.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5_n_0
    SLICE_X103Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.909 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5/CO[3]
                         net (fo=1, routed)           0.000   133.909    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5_n_0
    SLICE_X103Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.023 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5/CO[3]
                         net (fo=1, routed)           0.000   134.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5_n_0
    SLICE_X103Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.137 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5/CO[3]
                         net (fo=1, routed)           0.000   134.137    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5_n_0
    SLICE_X103Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.251 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   134.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.365 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5/CO[3]
                         net (fo=1, routed)           0.000   134.365    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5/CO[3]
                         net (fo=1, routed)           0.000   134.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5_n_0
    SLICE_X103Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5/CO[3]
                         net (fo=1, routed)           0.000   134.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5/CO[3]
                         net (fo=1, routed)           0.000   134.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5/CO[3]
                         net (fo=41, routed)          1.346   136.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5_n_0
    SLICE_X105Y40        LUT2 (Prop_lut2_I1_O)        0.124   136.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5/O
                         net (fo=1, routed)           0.000   136.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   136.841 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5/CO[3]
                         net (fo=1, routed)           0.000   136.841    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.955 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5/CO[3]
                         net (fo=1, routed)           0.000   136.955    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5/CO[3]
                         net (fo=1, routed)           0.000   137.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.183 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   137.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   137.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.411 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   137.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5_n_0
    SLICE_X105Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5/CO[3]
                         net (fo=1, routed)           0.000   137.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5_n_0
    SLICE_X105Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.639 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   137.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5_n_0
    SLICE_X105Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.753 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_2__5/CO[3]
                         net (fo=41, routed)          1.282   139.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[5]
    SLICE_X104Y40        LUT2 (Prop_lut2_I1_O)        0.124   139.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5/O
                         net (fo=1, routed)           0.000   139.159    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   139.692 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5/CO[3]
                         net (fo=1, routed)           0.000   139.692    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.809 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   139.809    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5/CO[3]
                         net (fo=1, routed)           0.000   139.926    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   140.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   140.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   140.277    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.394 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   140.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.511 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5/CO[3]
                         net (fo=1, routed)           0.000   140.511    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.628 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_1__5/CO[3]
                         net (fo=41, routed)          1.419   142.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[4]
    SLICE_X107Y40        LUT2 (Prop_lut2_I1_O)        0.124   142.172 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5/O
                         net (fo=1, routed)           0.000   142.172    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.722 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5/CO[3]
                         net (fo=1, routed)           0.000   142.722    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.836 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   142.836    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.950 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   142.950    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5_n_0
    SLICE_X107Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5/CO[3]
                         net (fo=1, routed)           0.000   143.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5_n_0
    SLICE_X107Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.178 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   143.178    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5_n_0
    SLICE_X107Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   143.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5_n_0
    SLICE_X107Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5/CO[3]
                         net (fo=1, routed)           0.000   143.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5/CO[3]
                         net (fo=1, routed)           0.000   143.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.634 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5/CO[3]
                         net (fo=41, routed)          1.251   144.884    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5_n_0
    SLICE_X106Y40        LUT2 (Prop_lut2_I1_O)        0.124   145.008 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5/O
                         net (fo=1, routed)           0.000   145.008    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.558 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5/CO[3]
                         net (fo=1, routed)           0.000   145.558    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.672 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5/CO[3]
                         net (fo=1, routed)           0.000   145.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5_n_0
    SLICE_X106Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.786 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   145.786    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.900 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5/CO[3]
                         net (fo=1, routed)           0.000   145.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5/CO[3]
                         net (fo=1, routed)           0.000   146.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   146.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   146.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   146.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_2__5/CO[3]
                         net (fo=41, routed)          1.324   147.794    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[3]
    SLICE_X110Y40        LUT2 (Prop_lut2_I1_O)        0.124   147.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5/O
                         net (fo=1, routed)           0.000   147.918    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5_n_0
    SLICE_X110Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   148.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   148.582    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.696 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5/CO[3]
                         net (fo=1, routed)           0.000   148.696    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   148.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5/CO[3]
                         net (fo=1, routed)           0.000   148.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.038 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5/CO[3]
                         net (fo=1, routed)           0.000   149.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.152 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5/CO[3]
                         net (fo=1, routed)           0.000   149.152    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.266 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   149.266    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.380 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_1__5/CO[3]
                         net (fo=41, routed)          1.330   150.710    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[2]
    SLICE_X102Y40        LUT2 (Prop_lut2_I1_O)        0.124   150.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5/O
                         net (fo=1, routed)           0.000   150.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   151.367 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5/CO[3]
                         net (fo=1, routed)           0.000   151.367    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.484 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   151.484    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.601 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   151.601    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5_n_0
    SLICE_X102Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.718 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5/CO[3]
                         net (fo=1, routed)           0.000   151.718    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   151.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.952 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   151.952    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   152.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.186 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   152.186    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5_n_0
    SLICE_X102Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.303 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_2__5/CO[3]
                         net (fo=41, routed)          1.381   153.684    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[1]
    SLICE_X99Y41         LUT5 (Prop_lut5_I0_O)        0.124   153.808 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5/O
                         net (fo=1, routed)           0.000   153.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   154.358 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5/CO[3]
                         net (fo=1, routed)           0.000   154.358    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5/CO[3]
                         net (fo=1, routed)           0.000   154.472    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.586 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5/CO[3]
                         net (fo=1, routed)           0.000   154.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.700 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   154.700    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   154.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.928 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   154.928    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5/CO[3]
                         net (fo=1, routed)           0.000   155.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5_n_0
    SLICE_X99Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.156 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5/CO[3]
                         net (fo=1, routed)           0.000   155.156    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   155.384 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_1__5/CO[2]
                         net (fo=18, routed)          1.148   156.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_73[0]
    SLICE_X91Y31         LUT1 (Prop_lut1_I0_O)        0.313   156.845 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/i___32_i_15__5/O
                         net (fo=1, routed)           0.431   157.276    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_44
    SLICE_X88Y31         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642   157.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5/O[3]
                         net (fo=2, routed)           0.921   158.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5_n_4
    SLICE_X86Y29         LUT3 (Prop_lut3_I0_O)        0.306   159.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_35__5/O
                         net (fo=1, routed)           0.000   159.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/L[1]
    SLICE_X86Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   159.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5_n_0
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.775 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   159.775    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5_n_0
    SLICE_X86Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.892 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   159.892    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5_n_0
    SLICE_X86Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.009 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5/CO[3]
                         net (fo=1, routed)           0.000   160.009    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5_n_0
    SLICE_X86Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   160.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5_n_0
    SLICE_X86Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5_n_0
    SLICE_X86Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5_n_0
    SLICE_X86Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5_n_0
    SLICE_X86Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5/CO[3]
                         net (fo=1, routed)           0.000   160.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5_n_0
    SLICE_X86Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5/CO[3]
                         net (fo=1, routed)           0.000   160.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5_n_0
    SLICE_X86Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   161.034 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5/O[1]
                         net (fo=1, routed)           0.723   161.758    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5_n_6
    SLICE_X87Y37         LUT6 (Prop_lut6_I0_O)        0.306   162.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5/O
                         net (fo=2, routed)           0.414   162.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I1_O)        0.124   162.601 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5/O
                         net (fo=1, routed)           0.985   163.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5_n_0
    SLICE_X87Y36         LUT6 (Prop_lut6_I4_O)        0.124   163.710 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_1__5/O
                         net (fo=48, routed)          0.574   164.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_154
    SLICE_X87Y35         LUT6 (Prop_lut6_I1_O)        0.124   164.408 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58/O
                         net (fo=2, routed)           0.504   164.913    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58_n_0
    SLICE_X85Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   165.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95/CO[3]
                         net (fo=1, routed)           0.000   165.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95_n_0
    SLICE_X85Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.607 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91/CO[3]
                         net (fo=1, routed)           0.000   165.607    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91_n_0
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88/CO[3]
                         net (fo=1, routed)           0.000   165.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88_n_0
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   166.055 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_36/O[1]
                         net (fo=2, routed)           0.830   166.885    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_80[1]
    SLICE_X86Y42         LUT4 (Prop_lut4_I0_O)        0.303   167.188 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139/O
                         net (fo=1, routed)           0.282   167.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139_n_0
    SLICE_X86Y42         LUT5 (Prop_lut5_I4_O)        0.124   167.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_99/O
                         net (fo=1, routed)           0.162   167.755    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_43
    SLICE_X86Y42         LUT6 (Prop_lut6_I5_O)        0.124   167.879 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59/O
                         net (fo=2, routed)           0.303   168.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59_n_0
    SLICE_X89Y43         LUT5 (Prop_lut5_I4_O)        0.124   168.307 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35/O
                         net (fo=15, routed)          0.830   169.136    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35_n_0
    SLICE_X86Y45         LUT6 (Prop_lut6_I4_O)        0.124   169.260 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_2/O
                         net (fo=3, routed)           1.012   170.273    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_17[15]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_B[17]_P[30])
                                                      3.656   173.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51/P[30]
                         net (fo=2, routed)           1.147   175.075    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/P[30]
    SLICE_X91Y46         LUT6 (Prop_lut6_I2_O)        0.124   175.199 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56/O
                         net (fo=1, routed)           0.149   175.348    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56_n_0
    SLICE_X91Y46         LUT5 (Prop_lut5_I1_O)        0.124   175.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_20__0/O
                         net (fo=50, routed)          1.361   176.833    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_0
    SLICE_X74Y37         LUT3 (Prop_lut3_I0_O)        0.124   176.957 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52/O
                         net (fo=5, routed)           0.524   177.481    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52_n_0
    SLICE_X71Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   178.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61/CO[3]
                         net (fo=1, routed)           0.000   178.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61_n_0
    SLICE_X71Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   178.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_60/O[1]
                         net (fo=3, routed)           1.000   179.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_9[1]
    SLICE_X64Y37         LUT4 (Prop_lut4_I2_O)        0.331   179.726 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79/O
                         net (fo=1, routed)           0.477   180.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79_n_0
    SLICE_X57Y39         LUT5 (Prop_lut5_I4_O)        0.326   180.529 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66/O
                         net (fo=1, routed)           0.149   180.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.124   180.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55/O
                         net (fo=2, routed)           0.575   181.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124   181.501 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_24__0/O
                         net (fo=30, routed)          0.669   182.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_3
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124   182.294 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_8__0/O
                         net (fo=8, routed)           1.101   183.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__51[8]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841   187.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__0/P[8]
                         net (fo=2, routed)           1.124   188.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/to_s128[0]
    SLICE_X39Y35         LUT3 (Prop_lut3_I1_O)        0.150   188.509 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72/O
                         net (fo=2, routed)           0.668   189.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.326   189.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75/O
                         net (fo=1, routed)           0.000   189.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   190.053 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20/CO[3]
                         net (fo=1, routed)           0.000   190.053    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19/CO[3]
                         net (fo=1, routed)           0.000   190.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18/CO[3]
                         net (fo=1, routed)           0.000   190.281    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   190.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_17/O[3]
                         net (fo=15, routed)          1.330   191.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC_n_0
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[23])
                                                      4.023   195.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25/P[23]
                         net (fo=3, routed)           0.879   196.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25_n_82
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124   196.949 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41/O
                         net (fo=1, routed)           0.264   197.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124   197.338 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17/O
                         net (fo=62, routed)          0.605   197.942    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I2_O)        0.124   198.066 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42/O
                         net (fo=4, routed)           0.509   198.575    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   199.170 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36/CO[3]
                         net (fo=1, routed)           0.000   199.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.287 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31/CO[3]
                         net (fo=1, routed)           0.000   199.287    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26/CO[3]
                         net (fo=1, routed)           0.000   199.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   199.623 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22/O[0]
                         net (fo=3, routed)           0.865   200.488    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22_n_7
    SLICE_X57Y51         LUT4 (Prop_lut4_I3_O)        0.295   200.783 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65/O
                         net (fo=1, routed)           0.551   201.334    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65_n_0
    SLICE_X65Y51         LUT5 (Prop_lut5_I4_O)        0.124   201.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64/O
                         net (fo=1, routed)           0.394   201.852    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124   201.976 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44/O
                         net (fo=2, routed)           0.275   202.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I2_O)        0.124   202.375 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21/O
                         net (fo=30, routed)          1.565   203.941    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21_n_0
    SLICE_X103Y51        LUT6 (Prop_lut6_I4_O)        0.124   204.065 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_6/O
                         net (fo=4, routed)           0.781   204.845    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_6_n_0
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841   208.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__29/P[15]
                         net (fo=1, routed)           1.053   209.740    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__29_n_90
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036   213.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__30/PCOUT[47]
                         net (fo=1, routed)           0.002   213.778    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__30_n_106
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   215.296 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__31/P[0]
                         net (fo=1, routed)           0.903   216.199    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__31_n_105
    SLICE_X104Y61        LUT1 (Prop_lut1_I0_O)        0.124   216.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][14]_i_44/O
                         net (fo=1, routed)           0.000   216.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][14]_i_44_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   216.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000   216.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_23_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.820 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.820    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_15_n_0
    SLICE_X104Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.937 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.937    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_15_n_0
    SLICE_X104Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.054 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000   217.054    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_25_n_0
    SLICE_X104Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.171 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_10/CO[3]
                         net (fo=1, routed)           0.000   217.171    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_10_n_0
    SLICE_X104Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.288 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000   217.288    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_32_n_0
    SLICE_X104Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.405 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000   217.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_31_n_0
    SLICE_X104Y68        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   217.720 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_36/O[3]
                         net (fo=2, routed)           0.605   218.324    design_1_i/mem_axi_0/U0_n_827
    SLICE_X105Y68        LUT4 (Prop_lut4_I3_O)        0.307   218.631 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_65/O
                         net (fo=1, routed)           0.263   218.894    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_65_n_0
    SLICE_X105Y68        LUT5 (Prop_lut5_I4_O)        0.124   219.018 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_33/O
                         net (fo=1, routed)           0.873   219.892    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_33_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I4_O)        0.124   220.016 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_12/O
                         net (fo=49, routed)          1.160   221.176    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_12_n_0
    SLICE_X107Y61        LUT3 (Prop_lut3_I0_O)        0.124   221.300 r  design_1_i/mem_axi_0/weights_hid[1][2][7]_i_21/O
                         net (fo=1, routed)           0.195   221.495    design_1_i/mem_axi_0/weights_hid[1][2][7]_i_21_n_0
    SLICE_X106Y61        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   222.075 r  design_1_i/mem_axi_0/weights_hid_reg[1][2][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   222.075    design_1_i/mem_axi_0/weights_hid_reg[1][2][7]_i_16_n_0
    SLICE_X106Y62        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   222.314 f  design_1_i/mem_axi_0/weights_hid_reg[1][2][11]_i_16/O[2]
                         net (fo=2, routed)           0.820   223.134    design_1_i/mem_axi_0/weights_hid_reg[1][2][11]_i_16_n_5
    SLICE_X107Y61        LUT4 (Prop_lut4_I0_O)        0.302   223.436 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_78/O
                         net (fo=1, routed)           0.151   223.587    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_78_n_0
    SLICE_X107Y61        LUT5 (Prop_lut5_I4_O)        0.124   223.711 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_41/O
                         net (fo=1, routed)           1.070   224.781    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_41_n_0
    SLICE_X94Y63         LUT6 (Prop_lut6_I5_O)        0.124   224.905 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_22/O
                         net (fo=2, routed)           0.580   225.485    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_22_n_0
    SLICE_X94Y64         LUT6 (Prop_lut6_I0_O)        0.124   225.609 r  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_13/O
                         net (fo=15, routed)          0.658   226.267    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__31_4
    SLICE_X98Y62         LUT6 (Prop_lut6_I3_O)        0.124   226.391 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][3]_i_5/O
                         net (fo=1, routed)           0.000   226.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][3]_i_5_n_0
    SLICE_X98Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   226.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   226.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][3]_i_2_n_0
    SLICE_X98Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.041    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_2_n_0
    SLICE_X98Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.158 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.158    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_2_n_0
    SLICE_X98Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_2_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   227.529 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][15]_i_2/CO[0]
                         net (fo=16, routed)          0.928   228.457    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid_reg[1][2][14]_0[0]
    SLICE_X99Y61         LUT4 (Prop_lut4_I0_O)        0.367   228.824 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid[1][2][3]_i_1/O
                         net (fo=1, routed)           0.000   228.824    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/reg_init_reg_rep_1[3]
    SLICE_X99Y61         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.605    12.784    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X99Y61         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][3]/C
                         clock pessimism              0.115    12.899    
                         clock uncertainty           -0.154    12.745    
    SLICE_X99Y61         FDCE (Setup_fdce_C_D)        0.029    12.774    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][3]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                        -228.825    
  -------------------------------------------------------------------
                         slack                               -216.051    

Slack (VIOLATED) :        -216.016ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        225.755ns  (logic 123.341ns (54.635%)  route 102.414ns (45.365%))
  Logic Levels:           549  (CARRY4=450 DSP48E1=8 LUT1=3 LUT2=43 LUT3=8 LUT4=7 LUT5=11 LUT6=19)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.790     3.084    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X102Y29        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y29        FDCE (Prop_fdce_C_Q)         0.478     3.562 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/Q
                         net (fo=4, routed)           0.829     4.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/weights_out_reg[2][3][15][14]
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[11])
                                                      3.828     8.219 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__1/P[11]
                         net (fo=3, routed)           0.964     9.182    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/to_s291[3]
    SLICE_X99Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.306 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5/O
                         net (fo=2, routed)           1.007    10.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5_n_0
    SLICE_X96Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5/O
                         net (fo=2, routed)           0.644    11.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5_n_0
    SLICE_X97Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.205 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5/O
                         net (fo=1, routed)           0.000    11.205    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.737 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.737    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.071 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1/O[1]
                         net (fo=2, routed)           0.916    12.987    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1_n_6
    SLICE_X89Y23         LUT2 (Prop_lut2_I0_O)        0.303    13.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    13.840    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___21_i_2__5/O[3]
                         net (fo=94, routed)          1.062    15.215    design_1_i/mem_axi_0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/or_reduce
    SLICE_X92Y27         LUT3 (Prop_lut3_I1_O)        0.306    15.521 r  design_1_i/mem_axi_0/i___4_i_26__5/O
                         net (fo=1, routed)           0.000    15.521    design_1_i/mem_axi_0/i___4_i_26__5_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    15.948 r  design_1_i/mem_axi_0/i___4_i_19__5/O[1]
                         net (fo=1, routed)           0.463    16.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/b_out_reg[2][15]_0[1]
    SLICE_X91Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    17.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    17.118    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5_n_0
    SLICE_X91Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_2__5/O[1]
                         net (fo=34, routed)          1.190    18.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_12[1]
    SLICE_X83Y26         LUT5 (Prop_lut5_I1_O)        0.303    18.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6/O
                         net (fo=1, routed)           0.000    18.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.495 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7/CO[3]
                         net (fo=1, routed)           0.000    19.495    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.609 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7/CO[3]
                         net (fo=1, routed)           0.000    19.609    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.766 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_2__7/CO[1]
                         net (fo=122, routed)         0.327    20.093    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/b_out_reg[2][15]_25[0]
    SLICE_X85Y28         LUT1 (Prop_lut1_I0_O)        0.329    20.422 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_i_1__7/O
                         net (fo=16, routed)          1.167    21.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/A_0[16]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[3])
                                                      3.841    25.430 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg/P[3]
                         net (fo=50, routed)          1.211    26.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__0[3]
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    26.765 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5/O
                         net (fo=1, routed)           0.000    26.765    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.298 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    27.298    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.415 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5/CO[3]
                         net (fo=1, routed)           0.000    27.415    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5/CO[3]
                         net (fo=1, routed)           0.009    27.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    27.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.912 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5/CO[0]
                         net (fo=1485, routed)        1.005    28.917    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5_n_3
    SLICE_X99Y21         LUT3 (Prop_lut3_I1_O)        0.367    29.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5/O
                         net (fo=1, routed)           0.000    29.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    29.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    29.948    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    30.062    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5_n_0
    SLICE_X99Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5/CO[3]
                         net (fo=1, routed)           0.009    30.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5_n_0
    SLICE_X99Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.299 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5/CO[3]
                         net (fo=1, routed)           0.000    30.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    30.413    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.527 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    30.527    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5_n_0
    SLICE_X99Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    30.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5_n_0
    SLICE_X99Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.869 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5/CO[2]
                         net (fo=41, routed)          0.975    31.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5_n_1
    SLICE_X100Y21        LUT2 (Prop_lut2_I1_O)        0.313    32.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5/O
                         net (fo=1, routed)           0.000    32.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5_n_0
    SLICE_X100Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.690 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    32.690    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5_n_0
    SLICE_X100Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    32.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5_n_0
    SLICE_X100Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    32.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5_n_0
    SLICE_X100Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5/CO[3]
                         net (fo=1, routed)           0.009    33.050    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5_n_0
    SLICE_X100Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    33.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5_n_0
    SLICE_X100Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5/CO[3]
                         net (fo=1, routed)           0.000    33.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5_n_0
    SLICE_X100Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.401 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    33.401    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5_n_0
    SLICE_X100Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    33.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5_n_0
    SLICE_X100Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.635 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5/CO[3]
                         net (fo=41, routed)          1.403    35.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5_n_0
    SLICE_X101Y24        LUT2 (Prop_lut2_I1_O)        0.124    35.162 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5/O
                         net (fo=1, routed)           0.000    35.162    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5_n_0
    SLICE_X101Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5/CO[3]
                         net (fo=1, routed)           0.009    35.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5_n_0
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    35.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5_n_0
    SLICE_X101Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.949 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    35.949    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5_n_0
    SLICE_X101Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.063 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    36.063    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5_n_0
    SLICE_X101Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.177 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    36.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5_n_0
    SLICE_X101Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5/CO[3]
                         net (fo=1, routed)           0.000    36.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    36.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    36.519    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5/CO[3]
                         net (fo=41, routed)          0.962    37.595    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5_n_0
    SLICE_X101Y33        LUT2 (Prop_lut2_I1_O)        0.124    37.719 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5/O
                         net (fo=1, routed)           0.000    37.719    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5_n_0
    SLICE_X101Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.269 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5_n_0
    SLICE_X101Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    38.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.497 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    38.497    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5_n_0
    SLICE_X101Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.611 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    38.611    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5_n_0
    SLICE_X101Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.725 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    38.725    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5_n_0
    SLICE_X101Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.839 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    38.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5_n_0
    SLICE_X101Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.953 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5/CO[3]
                         net (fo=1, routed)           0.000    38.953    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.067 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    39.067    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5/CO[3]
                         net (fo=41, routed)          1.408    40.588    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5_n_0
    SLICE_X100Y31        LUT2 (Prop_lut2_I1_O)        0.124    40.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5/O
                         net (fo=1, routed)           0.000    40.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5_n_0
    SLICE_X100Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.245 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    41.245    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5_n_0
    SLICE_X100Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    41.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5_n_0
    SLICE_X100Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    41.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5_n_0
    SLICE_X100Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.596 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    41.596    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5_n_0
    SLICE_X100Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.713 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5/CO[3]
                         net (fo=1, routed)           0.000    41.713    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5_n_0
    SLICE_X100Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.830 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    41.830    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5_n_0
    SLICE_X100Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    41.947    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5_n_0
    SLICE_X100Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    42.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5_n_0
    SLICE_X100Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5/CO[3]
                         net (fo=41, routed)          1.392    43.573    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5_n_0
    SLICE_X103Y31        LUT2 (Prop_lut2_I1_O)        0.124    43.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5/O
                         net (fo=1, routed)           0.000    43.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5_n_0
    SLICE_X103Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    44.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5_n_0
    SLICE_X103Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    44.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5_n_0
    SLICE_X103Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    44.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    44.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    44.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.817 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    44.817    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    44.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5_n_0
    SLICE_X103Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.045 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5/CO[3]
                         net (fo=1, routed)           0.000    45.045    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5_n_0
    SLICE_X103Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5/CO[3]
                         net (fo=41, routed)          1.327    46.486    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5_n_0
    SLICE_X106Y31        LUT2 (Prop_lut2_I1_O)        0.124    46.610 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5/O
                         net (fo=1, routed)           0.000    46.610    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5_n_0
    SLICE_X106Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5/CO[3]
                         net (fo=1, routed)           0.000    47.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5_n_0
    SLICE_X106Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    47.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5_n_0
    SLICE_X106Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    47.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5_n_0
    SLICE_X106Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    47.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5_n_0
    SLICE_X106Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    47.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5_n_0
    SLICE_X106Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    47.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5_n_0
    SLICE_X106Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    47.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.958 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    47.958    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.072 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5/CO[3]
                         net (fo=41, routed)          1.346    49.418    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I1_O)        0.124    49.542 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5/O
                         net (fo=1, routed)           0.000    49.542    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5_n_0
    SLICE_X109Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5/CO[3]
                         net (fo=1, routed)           0.000    50.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5_n_0
    SLICE_X109Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.206 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    50.206    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5_n_0
    SLICE_X109Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    50.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.434 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    50.434    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.548 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    50.548    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    50.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5_n_0
    SLICE_X109Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    50.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5_n_0
    SLICE_X109Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    50.890    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5_n_0
    SLICE_X109Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5/CO[3]
                         net (fo=41, routed)          1.499    52.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5_n_0
    SLICE_X105Y29        LUT2 (Prop_lut2_I1_O)        0.124    52.626 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5/O
                         net (fo=1, routed)           0.000    52.626    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5/CO[3]
                         net (fo=1, routed)           0.000    53.176    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5/CO[3]
                         net (fo=1, routed)           0.000    53.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5_n_0
    SLICE_X105Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    53.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5_n_0
    SLICE_X105Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    53.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.632 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    53.632    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.746 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    53.746    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.860 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5/CO[3]
                         net (fo=41, routed)          1.261    55.349    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5_n_0
    SLICE_X102Y30        LUT2 (Prop_lut2_I1_O)        0.124    55.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5/O
                         net (fo=1, routed)           0.000    55.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5_n_0
    SLICE_X102Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.006 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5/CO[3]
                         net (fo=1, routed)           0.000    56.006    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5_n_0
    SLICE_X102Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.123 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5/CO[3]
                         net (fo=1, routed)           0.000    56.123    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    56.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    56.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.474 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    56.474    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    56.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.708 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    56.708    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.825 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.942 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5/CO[3]
                         net (fo=41, routed)          1.316    58.258    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5_n_0
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.124    58.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5/O
                         net (fo=1, routed)           0.000    58.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5_n_0
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.932 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5/CO[3]
                         net (fo=1, routed)           0.000    58.932    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5_n_0
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5/CO[3]
                         net (fo=1, routed)           0.000    59.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5_n_0
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    59.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5_n_0
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5/CO[3]
                         net (fo=1, routed)           0.000    59.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5_n_0
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    59.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    59.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5_n_0
    SLICE_X99Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    59.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5_n_0
    SLICE_X99Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    59.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5_n_0
    SLICE_X99Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5/CO[3]
                         net (fo=41, routed)          1.357    61.201    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5_n_0
    SLICE_X98Y33         LUT2 (Prop_lut2_I1_O)        0.124    61.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5/O
                         net (fo=1, routed)           0.000    61.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5_n_0
    SLICE_X98Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    61.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5_n_0
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.975 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    61.975    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5_n_0
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5/CO[3]
                         net (fo=1, routed)           0.000    62.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5_n_0
    SLICE_X98Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5/CO[3]
                         net (fo=1, routed)           0.000    62.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5/CO[3]
                         net (fo=1, routed)           0.000    62.326    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.443 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    62.443    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.560 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    62.560    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.677 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5/CO[3]
                         net (fo=1, routed)           0.000    62.677    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.794 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5/CO[3]
                         net (fo=41, routed)          1.362    64.155    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5_n_0
    SLICE_X94Y28         LUT2 (Prop_lut2_I1_O)        0.124    64.279 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5/O
                         net (fo=1, routed)           0.000    64.279    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5/CO[3]
                         net (fo=1, routed)           0.000    64.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    64.929    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5/CO[3]
                         net (fo=1, routed)           0.000    65.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5/CO[3]
                         net (fo=1, routed)           0.000    65.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5/CO[3]
                         net (fo=1, routed)           0.000    65.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    65.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    65.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    65.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5/CO[3]
                         net (fo=41, routed)          1.369    67.117    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5_n_0
    SLICE_X97Y27         LUT2 (Prop_lut2_I1_O)        0.124    67.241 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5/O
                         net (fo=1, routed)           0.000    67.241    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.791 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5/CO[3]
                         net (fo=1, routed)           0.000    67.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5/CO[3]
                         net (fo=1, routed)           0.000    67.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    68.019    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5/CO[3]
                         net (fo=1, routed)           0.000    68.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5/CO[3]
                         net (fo=1, routed)           0.000    68.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5/CO[3]
                         net (fo=1, routed)           0.000    68.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    68.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    68.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5/CO[3]
                         net (fo=41, routed)          1.560    70.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5_n_0
    SLICE_X98Y23         LUT2 (Prop_lut2_I1_O)        0.124    70.387 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5/O
                         net (fo=1, routed)           0.000    70.387    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5_n_0
    SLICE_X98Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5/CO[3]
                         net (fo=1, routed)           0.000    70.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5_n_0
    SLICE_X98Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5/CO[3]
                         net (fo=1, routed)           0.009    71.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5/CO[3]
                         net (fo=1, routed)           0.000    71.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5_n_0
    SLICE_X98Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5/CO[3]
                         net (fo=1, routed)           0.000    71.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5_n_0
    SLICE_X98Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5/CO[3]
                         net (fo=1, routed)           0.000    71.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5_n_0
    SLICE_X98Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5/CO[3]
                         net (fo=1, routed)           0.000    71.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5_n_0
    SLICE_X98Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    71.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5_n_0
    SLICE_X98Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    71.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5_n_0
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.865 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5/CO[3]
                         net (fo=41, routed)          1.240    73.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5_n_0
    SLICE_X96Y27         LUT2 (Prop_lut2_I1_O)        0.124    73.228 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5/O
                         net (fo=1, routed)           0.000    73.228    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5_n_0
    SLICE_X96Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.761 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5/CO[3]
                         net (fo=1, routed)           0.000    73.761    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5_n_0
    SLICE_X96Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5/CO[3]
                         net (fo=1, routed)           0.000    73.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5_n_0
    SLICE_X96Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5/CO[3]
                         net (fo=1, routed)           0.000    73.995    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5_n_0
    SLICE_X96Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    74.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5/CO[3]
                         net (fo=1, routed)           0.000    74.229    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    74.346    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    74.463    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    74.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5_n_0
    SLICE_X96Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5/CO[3]
                         net (fo=41, routed)          1.225    75.923    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5_n_0
    SLICE_X90Y27         LUT2 (Prop_lut2_I1_O)        0.124    76.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5/O
                         net (fo=1, routed)           0.000    76.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5_n_0
    SLICE_X90Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5/CO[3]
                         net (fo=1, routed)           0.000    76.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5_n_0
    SLICE_X90Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5/CO[3]
                         net (fo=1, routed)           0.000    76.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5/CO[3]
                         net (fo=1, routed)           0.000    76.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.048 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5/CO[3]
                         net (fo=1, routed)           0.000    77.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.165 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    77.165    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    77.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.399 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5/CO[3]
                         net (fo=1, routed)           0.000    77.399    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5/CO[3]
                         net (fo=41, routed)          1.162    78.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5_n_0
    SLICE_X92Y29         LUT2 (Prop_lut2_I1_O)        0.124    78.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5/O
                         net (fo=1, routed)           0.000    78.802    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.335 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5/CO[3]
                         net (fo=1, routed)           0.000    79.335    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    79.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.569 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    79.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5/CO[3]
                         net (fo=1, routed)           0.000    79.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    79.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    79.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    80.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.154 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5/CO[3]
                         net (fo=1, routed)           0.000    80.154    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5/CO[3]
                         net (fo=41, routed)          1.185    81.455    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5_n_0
    SLICE_X93Y30         LUT2 (Prop_lut2_I1_O)        0.124    81.579 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5/O
                         net (fo=1, routed)           0.000    81.579    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5/CO[3]
                         net (fo=1, routed)           0.000    82.129    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    82.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5/CO[3]
                         net (fo=1, routed)           0.000    82.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.471 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.471    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5_n_0
    SLICE_X93Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.585 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5/CO[3]
                         net (fo=1, routed)           0.000    82.585    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5_n_0
    SLICE_X93Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.699 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    82.699    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5_n_0
    SLICE_X93Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.813 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.813    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5_n_0
    SLICE_X93Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5/CO[3]
                         net (fo=1, routed)           0.000    82.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5_n_0
    SLICE_X93Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5/CO[3]
                         net (fo=41, routed)          1.481    84.522    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5_n_0
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124    84.646 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5/O
                         net (fo=1, routed)           0.000    84.646    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5/CO[3]
                         net (fo=1, routed)           0.000    85.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    85.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5/CO[3]
                         net (fo=1, routed)           0.000    85.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    85.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    85.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5/CO[3]
                         net (fo=1, routed)           0.000    85.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.108 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5/CO[3]
                         net (fo=41, routed)          1.313    87.421    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5_n_0
    SLICE_X87Y26         LUT2 (Prop_lut2_I1_O)        0.124    87.545 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5/O
                         net (fo=1, routed)           0.000    87.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5_n_0
    SLICE_X87Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5/CO[3]
                         net (fo=1, routed)           0.000    88.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5/CO[3]
                         net (fo=1, routed)           0.000    88.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5_n_0
    SLICE_X87Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5/CO[3]
                         net (fo=1, routed)           0.000    88.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5_n_0
    SLICE_X87Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5/CO[3]
                         net (fo=1, routed)           0.000    88.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5_n_0
    SLICE_X87Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.551 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    88.551    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5_n_0
    SLICE_X87Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.665 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    88.665    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5_n_0
    SLICE_X87Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.779 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    88.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    88.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5/CO[3]
                         net (fo=41, routed)          1.446    90.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5_n_0
    SLICE_X88Y20         LUT2 (Prop_lut2_I1_O)        0.124    90.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5/O
                         net (fo=1, routed)           0.000    90.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5/CO[3]
                         net (fo=1, routed)           0.000    91.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5/CO[3]
                         net (fo=1, routed)           0.000    91.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5/CO[3]
                         net (fo=1, routed)           0.000    91.354    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    91.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5_n_0
    SLICE_X88Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5/CO[3]
                         net (fo=1, routed)           0.009    91.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    91.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    91.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5_n_0
    SLICE_X88Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    91.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5_n_0
    SLICE_X88Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5/CO[3]
                         net (fo=41, routed)          1.086    93.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5_n_0
    SLICE_X83Y30         LUT5 (Prop_lut5_I0_O)        0.124    93.257 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5/O
                         net (fo=1, routed)           0.000    93.257    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5_n_0
    SLICE_X83Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    93.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5_n_0
    SLICE_X83Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.921 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    93.921    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5_n_0
    SLICE_X83Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.035 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    94.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5_n_0
    SLICE_X83Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    94.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5_n_0
    SLICE_X83Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    94.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5_n_0
    SLICE_X83Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    94.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5_n_0
    SLICE_X83Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    94.491    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5_n_0
    SLICE_X83Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5/CO[3]
                         net (fo=41, routed)          1.034    95.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5_n_0
    SLICE_X84Y33         LUT2 (Prop_lut2_I1_O)        0.124    95.763 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5/O
                         net (fo=1, routed)           0.000    95.763    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.313 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5/CO[3]
                         net (fo=1, routed)           0.000    96.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5/CO[3]
                         net (fo=1, routed)           0.000    96.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.541 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5/CO[3]
                         net (fo=1, routed)           0.000    96.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.655 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    96.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.769 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    96.769    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.883 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    96.883    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.997 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    96.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.111 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    97.111    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.225 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_1__5/CO[3]
                         net (fo=43, routed)          1.183    98.408    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[11]
    SLICE_X85Y37         LUT2 (Prop_lut2_I1_O)        0.124    98.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5/O
                         net (fo=1, routed)           0.000    98.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5_n_0
    SLICE_X85Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.082 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5/CO[3]
                         net (fo=1, routed)           0.000    99.082    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5_n_0
    SLICE_X85Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    99.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5_n_0
    SLICE_X85Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5/CO[3]
                         net (fo=1, routed)           0.000    99.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5/CO[3]
                         net (fo=1, routed)           0.000    99.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5_n_0
    SLICE_X85Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    99.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5_n_0
    SLICE_X85Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    99.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5_n_0
    SLICE_X85Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    99.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5_n_0
    SLICE_X85Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    99.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5_n_0
    SLICE_X85Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_1__5/CO[3]
                         net (fo=41, routed)          1.239   101.233    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[10]
    SLICE_X87Y38         LUT2 (Prop_lut2_I1_O)        0.124   101.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5/O
                         net (fo=1, routed)           0.000   101.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5_n_0
    SLICE_X87Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.907 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   101.907    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5_n_0
    SLICE_X87Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   102.021    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5_n_0
    SLICE_X87Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5/CO[3]
                         net (fo=1, routed)           0.000   102.135    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   102.249    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5/CO[3]
                         net (fo=1, routed)           0.000   102.363    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   102.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5_n_0
    SLICE_X87Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5/CO[3]
                         net (fo=1, routed)           0.000   102.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5/CO[3]
                         net (fo=1, routed)           0.000   102.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5/CO[3]
                         net (fo=41, routed)          0.983   103.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5_n_0
    SLICE_X88Y45         LUT2 (Prop_lut2_I1_O)        0.124   103.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5/O
                         net (fo=1, routed)           0.000   103.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5/CO[3]
                         net (fo=1, routed)           0.000   104.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   104.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5/CO[3]
                         net (fo=1, routed)           0.000   104.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   104.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5/CO[3]
                         net (fo=1, routed)           0.001   104.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   105.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   105.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   105.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.389 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5/CO[3]
                         net (fo=41, routed)          1.607   106.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5_n_0
    SLICE_X90Y38         LUT2 (Prop_lut2_I1_O)        0.124   107.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5/O
                         net (fo=1, routed)           0.000   107.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   107.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   107.654    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.771 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   107.771    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.888 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5/CO[3]
                         net (fo=1, routed)           0.000   107.888    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.005 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   108.005    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.122 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5/CO[3]
                         net (fo=1, routed)           0.000   108.122    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.239 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5/CO[3]
                         net (fo=1, routed)           0.000   108.239    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5/CO[3]
                         net (fo=1, routed)           0.000   108.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5_n_0
    SLICE_X90Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   108.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.590 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_3__5/CO[3]
                         net (fo=41, routed)          1.375   109.964    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[9]
    SLICE_X91Y37         LUT2 (Prop_lut2_I1_O)        0.124   110.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5/O
                         net (fo=1, routed)           0.000   110.088    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.638 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   110.638    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.752 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5/CO[3]
                         net (fo=1, routed)           0.000   110.752    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.866 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   110.866    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.980 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5/CO[3]
                         net (fo=1, routed)           0.000   110.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5_n_0
    SLICE_X91Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.094 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5/CO[3]
                         net (fo=1, routed)           0.000   111.094    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5_n_0
    SLICE_X91Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.208 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5/CO[3]
                         net (fo=1, routed)           0.000   111.208    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.322 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   111.322    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.436 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   111.436    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.550 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5/CO[3]
                         net (fo=41, routed)          1.369   112.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5_n_0
    SLICE_X94Y38         LUT2 (Prop_lut2_I1_O)        0.124   113.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5/O
                         net (fo=1, routed)           0.000   113.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   113.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5/CO[3]
                         net (fo=1, routed)           0.000   113.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5/CO[3]
                         net (fo=1, routed)           0.000   113.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5/CO[3]
                         net (fo=1, routed)           0.000   113.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5/CO[3]
                         net (fo=1, routed)           0.000   113.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5/CO[3]
                         net (fo=1, routed)           0.000   114.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   114.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5/CO[3]
                         net (fo=1, routed)           0.000   114.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   114.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_3__5/CO[3]
                         net (fo=41, routed)          1.407   115.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[8]
    SLICE_X96Y37         LUT2 (Prop_lut2_I1_O)        0.124   116.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5/O
                         net (fo=1, routed)           0.000   116.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5_n_0
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   116.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5/CO[3]
                         net (fo=1, routed)           0.000   116.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5_n_0
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5/CO[3]
                         net (fo=1, routed)           0.000   116.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   116.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   116.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   117.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5/CO[3]
                         net (fo=1, routed)           0.000   117.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5/CO[3]
                         net (fo=1, routed)           0.000   117.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5_n_0
    SLICE_X96Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5/CO[3]
                         net (fo=1, routed)           0.000   117.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5/CO[3]
                         net (fo=41, routed)          1.228   118.740    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5_n_0
    SLICE_X97Y37         LUT2 (Prop_lut2_I1_O)        0.124   118.864 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5/O
                         net (fo=1, routed)           0.000   118.864    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5_n_0
    SLICE_X97Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.414 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5/CO[3]
                         net (fo=1, routed)           0.000   119.414    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5/CO[3]
                         net (fo=1, routed)           0.000   119.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5/CO[3]
                         net (fo=1, routed)           0.000   119.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.756 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   119.756    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5_n_0
    SLICE_X97Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.870 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5/CO[3]
                         net (fo=1, routed)           0.000   119.870    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5_n_0
    SLICE_X97Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.984 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   119.984    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5_n_0
    SLICE_X97Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.098 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5/CO[3]
                         net (fo=1, routed)           0.000   120.098    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5_n_0
    SLICE_X97Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.212 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   120.212    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5/CO[3]
                         net (fo=41, routed)          1.220   121.546    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5_n_0
    SLICE_X100Y40        LUT2 (Prop_lut2_I1_O)        0.124   121.670 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5/O
                         net (fo=1, routed)           0.000   121.670    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5_n_0
    SLICE_X100Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.203 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5/CO[3]
                         net (fo=1, routed)           0.000   122.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5_n_0
    SLICE_X100Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5/CO[3]
                         net (fo=1, routed)           0.000   122.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5/CO[3]
                         net (fo=1, routed)           0.000   122.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.554 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   122.554    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5_n_0
    SLICE_X100Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5/CO[3]
                         net (fo=1, routed)           0.000   122.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.788 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5/CO[3]
                         net (fo=1, routed)           0.000   122.788    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5_n_0
    SLICE_X100Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5/CO[3]
                         net (fo=1, routed)           0.000   122.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5_n_0
    SLICE_X100Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.022 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5/CO[3]
                         net (fo=1, routed)           0.000   123.022    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.139 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5/CO[3]
                         net (fo=41, routed)          1.329   124.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5_n_0
    SLICE_X98Y43         LUT2 (Prop_lut2_I1_O)        0.124   124.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5/O
                         net (fo=1, routed)           0.000   124.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5_n_0
    SLICE_X98Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5/CO[3]
                         net (fo=1, routed)           0.000   125.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5/CO[3]
                         net (fo=1, routed)           0.000   125.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5/CO[3]
                         net (fo=1, routed)           0.000   125.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   125.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5/CO[3]
                         net (fo=1, routed)           0.000   125.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5/CO[3]
                         net (fo=1, routed)           0.000   125.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5/CO[3]
                         net (fo=1, routed)           0.001   125.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   125.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5/CO[3]
                         net (fo=41, routed)          1.265   127.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5_n_0
    SLICE_X97Y46         LUT2 (Prop_lut2_I1_O)        0.124   127.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5/O
                         net (fo=1, routed)           0.000   127.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.002 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5/CO[3]
                         net (fo=1, routed)           0.000   128.002    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.116 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5/CO[3]
                         net (fo=1, routed)           0.000   128.116    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.230 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5/CO[3]
                         net (fo=1, routed)           0.000   128.230    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5_n_0
    SLICE_X97Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.344 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5/CO[3]
                         net (fo=1, routed)           0.001   128.344    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5/CO[3]
                         net (fo=1, routed)           0.000   128.458    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5_n_0
    SLICE_X97Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.572 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5/CO[3]
                         net (fo=1, routed)           0.000   128.572    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5_n_0
    SLICE_X97Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5/CO[3]
                         net (fo=1, routed)           0.000   128.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.800 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5/CO[3]
                         net (fo=1, routed)           0.000   128.800    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.914 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_2__5/CO[3]
                         net (fo=41, routed)          1.425   130.340    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[7]
    SLICE_X101Y42        LUT2 (Prop_lut2_I1_O)        0.124   130.464 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5/O
                         net (fo=1, routed)           0.000   130.464    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5/CO[3]
                         net (fo=1, routed)           0.000   131.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5/CO[3]
                         net (fo=1, routed)           0.000   131.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5/CO[3]
                         net (fo=1, routed)           0.000   131.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5_n_0
    SLICE_X101Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   131.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5_n_0
    SLICE_X101Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5/CO[3]
                         net (fo=1, routed)           0.000   131.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   131.584    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.698 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5/CO[3]
                         net (fo=1, routed)           0.000   131.698    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5/CO[3]
                         net (fo=1, routed)           0.001   131.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_3__5/CO[3]
                         net (fo=41, routed)          1.309   133.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[6]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.124   133.359 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5/O
                         net (fo=1, routed)           0.000   133.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5_n_0
    SLICE_X103Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.909 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5/CO[3]
                         net (fo=1, routed)           0.000   133.909    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5_n_0
    SLICE_X103Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.023 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5/CO[3]
                         net (fo=1, routed)           0.000   134.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5_n_0
    SLICE_X103Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.137 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5/CO[3]
                         net (fo=1, routed)           0.000   134.137    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5_n_0
    SLICE_X103Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.251 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   134.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.365 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5/CO[3]
                         net (fo=1, routed)           0.000   134.365    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5/CO[3]
                         net (fo=1, routed)           0.000   134.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5_n_0
    SLICE_X103Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5/CO[3]
                         net (fo=1, routed)           0.000   134.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5/CO[3]
                         net (fo=1, routed)           0.000   134.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5/CO[3]
                         net (fo=41, routed)          1.346   136.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5_n_0
    SLICE_X105Y40        LUT2 (Prop_lut2_I1_O)        0.124   136.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5/O
                         net (fo=1, routed)           0.000   136.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   136.841 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5/CO[3]
                         net (fo=1, routed)           0.000   136.841    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.955 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5/CO[3]
                         net (fo=1, routed)           0.000   136.955    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5/CO[3]
                         net (fo=1, routed)           0.000   137.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.183 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   137.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   137.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.411 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   137.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5_n_0
    SLICE_X105Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5/CO[3]
                         net (fo=1, routed)           0.000   137.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5_n_0
    SLICE_X105Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.639 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   137.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5_n_0
    SLICE_X105Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.753 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_2__5/CO[3]
                         net (fo=41, routed)          1.282   139.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[5]
    SLICE_X104Y40        LUT2 (Prop_lut2_I1_O)        0.124   139.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5/O
                         net (fo=1, routed)           0.000   139.159    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   139.692 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5/CO[3]
                         net (fo=1, routed)           0.000   139.692    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.809 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   139.809    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5/CO[3]
                         net (fo=1, routed)           0.000   139.926    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   140.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   140.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   140.277    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.394 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   140.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.511 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5/CO[3]
                         net (fo=1, routed)           0.000   140.511    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.628 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_1__5/CO[3]
                         net (fo=41, routed)          1.419   142.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[4]
    SLICE_X107Y40        LUT2 (Prop_lut2_I1_O)        0.124   142.172 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5/O
                         net (fo=1, routed)           0.000   142.172    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.722 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5/CO[3]
                         net (fo=1, routed)           0.000   142.722    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.836 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   142.836    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.950 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   142.950    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5_n_0
    SLICE_X107Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5/CO[3]
                         net (fo=1, routed)           0.000   143.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5_n_0
    SLICE_X107Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.178 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   143.178    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5_n_0
    SLICE_X107Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   143.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5_n_0
    SLICE_X107Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5/CO[3]
                         net (fo=1, routed)           0.000   143.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5/CO[3]
                         net (fo=1, routed)           0.000   143.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.634 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5/CO[3]
                         net (fo=41, routed)          1.251   144.884    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5_n_0
    SLICE_X106Y40        LUT2 (Prop_lut2_I1_O)        0.124   145.008 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5/O
                         net (fo=1, routed)           0.000   145.008    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.558 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5/CO[3]
                         net (fo=1, routed)           0.000   145.558    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.672 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5/CO[3]
                         net (fo=1, routed)           0.000   145.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5_n_0
    SLICE_X106Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.786 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   145.786    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.900 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5/CO[3]
                         net (fo=1, routed)           0.000   145.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5/CO[3]
                         net (fo=1, routed)           0.000   146.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   146.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   146.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   146.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_2__5/CO[3]
                         net (fo=41, routed)          1.324   147.794    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[3]
    SLICE_X110Y40        LUT2 (Prop_lut2_I1_O)        0.124   147.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5/O
                         net (fo=1, routed)           0.000   147.918    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5_n_0
    SLICE_X110Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   148.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   148.582    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.696 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5/CO[3]
                         net (fo=1, routed)           0.000   148.696    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   148.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5/CO[3]
                         net (fo=1, routed)           0.000   148.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.038 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5/CO[3]
                         net (fo=1, routed)           0.000   149.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.152 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5/CO[3]
                         net (fo=1, routed)           0.000   149.152    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.266 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   149.266    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.380 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_1__5/CO[3]
                         net (fo=41, routed)          1.330   150.710    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[2]
    SLICE_X102Y40        LUT2 (Prop_lut2_I1_O)        0.124   150.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5/O
                         net (fo=1, routed)           0.000   150.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   151.367 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5/CO[3]
                         net (fo=1, routed)           0.000   151.367    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.484 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   151.484    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.601 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   151.601    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5_n_0
    SLICE_X102Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.718 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5/CO[3]
                         net (fo=1, routed)           0.000   151.718    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   151.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.952 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   151.952    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   152.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.186 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   152.186    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5_n_0
    SLICE_X102Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.303 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_2__5/CO[3]
                         net (fo=41, routed)          1.381   153.684    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[1]
    SLICE_X99Y41         LUT5 (Prop_lut5_I0_O)        0.124   153.808 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5/O
                         net (fo=1, routed)           0.000   153.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   154.358 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5/CO[3]
                         net (fo=1, routed)           0.000   154.358    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5/CO[3]
                         net (fo=1, routed)           0.000   154.472    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.586 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5/CO[3]
                         net (fo=1, routed)           0.000   154.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.700 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   154.700    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   154.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.928 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   154.928    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5/CO[3]
                         net (fo=1, routed)           0.000   155.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5_n_0
    SLICE_X99Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.156 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5/CO[3]
                         net (fo=1, routed)           0.000   155.156    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   155.384 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_1__5/CO[2]
                         net (fo=18, routed)          1.148   156.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_73[0]
    SLICE_X91Y31         LUT1 (Prop_lut1_I0_O)        0.313   156.845 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/i___32_i_15__5/O
                         net (fo=1, routed)           0.431   157.276    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_44
    SLICE_X88Y31         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642   157.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5/O[3]
                         net (fo=2, routed)           0.921   158.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5_n_4
    SLICE_X86Y29         LUT3 (Prop_lut3_I0_O)        0.306   159.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_35__5/O
                         net (fo=1, routed)           0.000   159.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/L[1]
    SLICE_X86Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   159.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5_n_0
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.775 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   159.775    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5_n_0
    SLICE_X86Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.892 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   159.892    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5_n_0
    SLICE_X86Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.009 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5/CO[3]
                         net (fo=1, routed)           0.000   160.009    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5_n_0
    SLICE_X86Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   160.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5_n_0
    SLICE_X86Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5_n_0
    SLICE_X86Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5_n_0
    SLICE_X86Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5_n_0
    SLICE_X86Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5/CO[3]
                         net (fo=1, routed)           0.000   160.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5_n_0
    SLICE_X86Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5/CO[3]
                         net (fo=1, routed)           0.000   160.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5_n_0
    SLICE_X86Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   161.034 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5/O[1]
                         net (fo=1, routed)           0.723   161.758    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5_n_6
    SLICE_X87Y37         LUT6 (Prop_lut6_I0_O)        0.306   162.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5/O
                         net (fo=2, routed)           0.414   162.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I1_O)        0.124   162.601 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5/O
                         net (fo=1, routed)           0.985   163.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5_n_0
    SLICE_X87Y36         LUT6 (Prop_lut6_I4_O)        0.124   163.710 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_1__5/O
                         net (fo=48, routed)          0.574   164.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_154
    SLICE_X87Y35         LUT6 (Prop_lut6_I1_O)        0.124   164.408 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58/O
                         net (fo=2, routed)           0.504   164.913    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58_n_0
    SLICE_X85Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   165.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95/CO[3]
                         net (fo=1, routed)           0.000   165.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95_n_0
    SLICE_X85Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.607 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91/CO[3]
                         net (fo=1, routed)           0.000   165.607    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91_n_0
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88/CO[3]
                         net (fo=1, routed)           0.000   165.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88_n_0
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   166.055 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_36/O[1]
                         net (fo=2, routed)           0.830   166.885    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_80[1]
    SLICE_X86Y42         LUT4 (Prop_lut4_I0_O)        0.303   167.188 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139/O
                         net (fo=1, routed)           0.282   167.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139_n_0
    SLICE_X86Y42         LUT5 (Prop_lut5_I4_O)        0.124   167.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_99/O
                         net (fo=1, routed)           0.162   167.755    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_43
    SLICE_X86Y42         LUT6 (Prop_lut6_I5_O)        0.124   167.879 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59/O
                         net (fo=2, routed)           0.303   168.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59_n_0
    SLICE_X89Y43         LUT5 (Prop_lut5_I4_O)        0.124   168.307 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35/O
                         net (fo=15, routed)          0.830   169.136    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35_n_0
    SLICE_X86Y45         LUT6 (Prop_lut6_I4_O)        0.124   169.260 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_2/O
                         net (fo=3, routed)           1.012   170.273    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_17[15]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_B[17]_P[30])
                                                      3.656   173.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51/P[30]
                         net (fo=2, routed)           1.147   175.075    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/P[30]
    SLICE_X91Y46         LUT6 (Prop_lut6_I2_O)        0.124   175.199 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56/O
                         net (fo=1, routed)           0.149   175.348    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56_n_0
    SLICE_X91Y46         LUT5 (Prop_lut5_I1_O)        0.124   175.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_20__0/O
                         net (fo=50, routed)          1.361   176.833    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_0
    SLICE_X74Y37         LUT3 (Prop_lut3_I0_O)        0.124   176.957 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52/O
                         net (fo=5, routed)           0.524   177.481    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52_n_0
    SLICE_X71Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   178.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61/CO[3]
                         net (fo=1, routed)           0.000   178.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61_n_0
    SLICE_X71Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   178.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_60/O[1]
                         net (fo=3, routed)           1.000   179.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_9[1]
    SLICE_X64Y37         LUT4 (Prop_lut4_I2_O)        0.331   179.726 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79/O
                         net (fo=1, routed)           0.477   180.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79_n_0
    SLICE_X57Y39         LUT5 (Prop_lut5_I4_O)        0.326   180.529 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66/O
                         net (fo=1, routed)           0.149   180.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.124   180.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55/O
                         net (fo=2, routed)           0.575   181.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124   181.501 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_24__0/O
                         net (fo=30, routed)          0.669   182.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_3
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124   182.294 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_8__0/O
                         net (fo=8, routed)           1.101   183.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__51[8]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841   187.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__0/P[8]
                         net (fo=2, routed)           1.124   188.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/to_s128[0]
    SLICE_X39Y35         LUT3 (Prop_lut3_I1_O)        0.150   188.509 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72/O
                         net (fo=2, routed)           0.668   189.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.326   189.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75/O
                         net (fo=1, routed)           0.000   189.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   190.053 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20/CO[3]
                         net (fo=1, routed)           0.000   190.053    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19/CO[3]
                         net (fo=1, routed)           0.000   190.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18/CO[3]
                         net (fo=1, routed)           0.000   190.281    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   190.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_17/O[3]
                         net (fo=15, routed)          1.330   191.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC_n_0
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[23])
                                                      4.023   195.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25/P[23]
                         net (fo=3, routed)           0.879   196.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25_n_82
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124   196.949 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41/O
                         net (fo=1, routed)           0.264   197.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124   197.338 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17/O
                         net (fo=62, routed)          0.605   197.942    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I2_O)        0.124   198.066 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42/O
                         net (fo=4, routed)           0.509   198.575    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   199.170 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36/CO[3]
                         net (fo=1, routed)           0.000   199.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.287 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31/CO[3]
                         net (fo=1, routed)           0.000   199.287    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26/CO[3]
                         net (fo=1, routed)           0.000   199.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   199.623 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22/O[0]
                         net (fo=3, routed)           0.865   200.488    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22_n_7
    SLICE_X57Y51         LUT4 (Prop_lut4_I3_O)        0.295   200.783 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65/O
                         net (fo=1, routed)           0.551   201.334    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65_n_0
    SLICE_X65Y51         LUT5 (Prop_lut5_I4_O)        0.124   201.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64/O
                         net (fo=1, routed)           0.394   201.852    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124   201.976 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44/O
                         net (fo=2, routed)           0.275   202.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I2_O)        0.124   202.375 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21/O
                         net (fo=30, routed)          0.717   203.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21_n_0
    SLICE_X67Y50         LUT6 (Prop_lut6_I4_O)        0.124   203.216 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_14/O
                         net (fo=4, routed)           1.500   204.716    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_14_n_0
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[2]_P[15])
                                                      3.841   208.557 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__35/P[15]
                         net (fo=1, routed)           1.298   209.855    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__35_n_90
    DSP48_X4Y27          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036   213.891 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__36/PCOUT[47]
                         net (fo=1, routed)           0.002   213.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__36_n_106
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   215.411 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__37/P[0]
                         net (fo=1, routed)           0.766   216.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__37_n_105
    SLICE_X102Y67        LUT1 (Prop_lut1_I0_O)        0.124   216.301 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][0][14]_i_44/O
                         net (fo=1, routed)           0.000   216.301    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][0][14]_i_44_n_0
    SLICE_X102Y67        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   216.681 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000   216.681    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_23_n_0
    SLICE_X102Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.798 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.798    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][7]_i_15_n_0
    SLICE_X102Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.915 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.915    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][11]_i_15_n_0
    SLICE_X102Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.032 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000   217.032    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_25_n_0
    SLICE_X102Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_10/CO[3]
                         net (fo=1, routed)           0.000   217.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_10_n_0
    SLICE_X102Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.266 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000   217.266    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_32_n_0
    SLICE_X102Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000   217.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_31_n_0
    SLICE_X102Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   217.706 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_36/O[1]
                         net (fo=2, routed)           1.223   218.929    design_1_i/mem_axi_0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/p_11_in482_in
    SLICE_X96Y69         LUT5 (Prop_lut5_I2_O)        0.306   219.235 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_33/O
                         net (fo=1, routed)           0.535   219.770    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_33_n_0
    SLICE_X95Y68         LUT6 (Prop_lut6_I4_O)        0.124   219.894 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_12/O
                         net (fo=49, routed)          1.030   220.923    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_12_n_0
    SLICE_X92Y59         LUT3 (Prop_lut3_I0_O)        0.124   221.047 r  design_1_i/mem_axi_0/weights_hid[1][0][7]_i_21/O
                         net (fo=1, routed)           0.330   221.377    design_1_i/mem_axi_0/weights_hid[1][0][7]_i_21_n_0
    SLICE_X92Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   221.972 r  design_1_i/mem_axi_0/weights_hid_reg[1][0][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   221.972    design_1_i/mem_axi_0/weights_hid_reg[1][0][7]_i_16_n_0
    SLICE_X92Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   222.089 r  design_1_i/mem_axi_0/weights_hid_reg[1][0][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   222.089    design_1_i/mem_axi_0/weights_hid_reg[1][0][11]_i_16_n_0
    SLICE_X92Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   222.328 f  design_1_i/mem_axi_0/weights_hid_reg[1][0][14]_i_39/O[2]
                         net (fo=2, routed)           0.945   223.273    design_1_i/mem_axi_0/weights_hid_reg[1][0][14]_i_39_n_5
    SLICE_X92Y58         LUT4 (Prop_lut4_I1_O)        0.301   223.574 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_78/O
                         net (fo=1, routed)           0.410   223.985    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_78_n_0
    SLICE_X91Y58         LUT5 (Prop_lut5_I4_O)        0.124   224.109 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_41/O
                         net (fo=1, routed)           0.611   224.720    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_41_n_0
    SLICE_X92Y58         LUT6 (Prop_lut6_I5_O)        0.124   224.844 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_22/O
                         net (fo=2, routed)           0.727   225.571    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_22_n_0
    SLICE_X88Y55         LUT6 (Prop_lut6_I0_O)        0.124   225.695 r  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_13/O
                         net (fo=15, routed)          0.747   226.441    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__37_4
    SLICE_X86Y57         LUT6 (Prop_lut6_I3_O)        0.124   226.565 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][0][11]_i_6/O
                         net (fo=1, routed)           0.000   226.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][0][11]_i_6_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   227.078 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.078    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][11]_i_2_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.195 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.195    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_2_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   227.449 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][15]_i_2/CO[0]
                         net (fo=16, routed)          1.022   228.471    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid_reg[1][0][14]_0[0]
    SLICE_X92Y59         LUT4 (Prop_lut4_I0_O)        0.367   228.838 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid[1][0][0]_i_1/O
                         net (fo=1, routed)           0.000   228.838    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/reg_init_reg_rep_3[0]
    SLICE_X92Y59         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.604    12.783    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X92Y59         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][0]/C
                         clock pessimism              0.115    12.898    
                         clock uncertainty           -0.154    12.744    
    SLICE_X92Y59         FDCE (Setup_fdce_C_D)        0.079    12.823    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][0]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                        -228.839    
  -------------------------------------------------------------------
                         slack                               -216.016    

Slack (VIOLATED) :        -216.003ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        225.738ns  (logic 123.493ns (54.706%)  route 102.246ns (45.294%))
  Logic Levels:           550  (CARRY4=450 DSP48E1=8 LUT1=3 LUT2=43 LUT3=8 LUT4=8 LUT5=11 LUT6=19)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.790     3.084    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X102Y29        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y29        FDCE (Prop_fdce_C_Q)         0.478     3.562 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/Q
                         net (fo=4, routed)           0.829     4.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/weights_out_reg[2][3][15][14]
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[11])
                                                      3.828     8.219 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__1/P[11]
                         net (fo=3, routed)           0.964     9.182    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/to_s291[3]
    SLICE_X99Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.306 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5/O
                         net (fo=2, routed)           1.007    10.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5_n_0
    SLICE_X96Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5/O
                         net (fo=2, routed)           0.644    11.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5_n_0
    SLICE_X97Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.205 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5/O
                         net (fo=1, routed)           0.000    11.205    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.737 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.737    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.071 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1/O[1]
                         net (fo=2, routed)           0.916    12.987    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1_n_6
    SLICE_X89Y23         LUT2 (Prop_lut2_I0_O)        0.303    13.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    13.840    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___21_i_2__5/O[3]
                         net (fo=94, routed)          1.062    15.215    design_1_i/mem_axi_0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/or_reduce
    SLICE_X92Y27         LUT3 (Prop_lut3_I1_O)        0.306    15.521 r  design_1_i/mem_axi_0/i___4_i_26__5/O
                         net (fo=1, routed)           0.000    15.521    design_1_i/mem_axi_0/i___4_i_26__5_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    15.948 r  design_1_i/mem_axi_0/i___4_i_19__5/O[1]
                         net (fo=1, routed)           0.463    16.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/b_out_reg[2][15]_0[1]
    SLICE_X91Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    17.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    17.118    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5_n_0
    SLICE_X91Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_2__5/O[1]
                         net (fo=34, routed)          1.190    18.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_12[1]
    SLICE_X83Y26         LUT5 (Prop_lut5_I1_O)        0.303    18.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6/O
                         net (fo=1, routed)           0.000    18.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.495 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7/CO[3]
                         net (fo=1, routed)           0.000    19.495    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.609 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7/CO[3]
                         net (fo=1, routed)           0.000    19.609    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.766 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_2__7/CO[1]
                         net (fo=122, routed)         0.327    20.093    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/b_out_reg[2][15]_25[0]
    SLICE_X85Y28         LUT1 (Prop_lut1_I0_O)        0.329    20.422 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_i_1__7/O
                         net (fo=16, routed)          1.167    21.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/A_0[16]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[3])
                                                      3.841    25.430 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg/P[3]
                         net (fo=50, routed)          1.211    26.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__0[3]
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    26.765 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5/O
                         net (fo=1, routed)           0.000    26.765    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.298 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    27.298    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.415 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5/CO[3]
                         net (fo=1, routed)           0.000    27.415    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5/CO[3]
                         net (fo=1, routed)           0.009    27.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    27.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.912 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5/CO[0]
                         net (fo=1485, routed)        1.005    28.917    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5_n_3
    SLICE_X99Y21         LUT3 (Prop_lut3_I1_O)        0.367    29.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5/O
                         net (fo=1, routed)           0.000    29.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    29.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    29.948    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    30.062    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5_n_0
    SLICE_X99Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5/CO[3]
                         net (fo=1, routed)           0.009    30.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5_n_0
    SLICE_X99Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.299 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5/CO[3]
                         net (fo=1, routed)           0.000    30.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    30.413    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.527 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    30.527    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5_n_0
    SLICE_X99Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    30.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5_n_0
    SLICE_X99Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.869 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5/CO[2]
                         net (fo=41, routed)          0.975    31.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5_n_1
    SLICE_X100Y21        LUT2 (Prop_lut2_I1_O)        0.313    32.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5/O
                         net (fo=1, routed)           0.000    32.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5_n_0
    SLICE_X100Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.690 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    32.690    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5_n_0
    SLICE_X100Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    32.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5_n_0
    SLICE_X100Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    32.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5_n_0
    SLICE_X100Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5/CO[3]
                         net (fo=1, routed)           0.009    33.050    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5_n_0
    SLICE_X100Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    33.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5_n_0
    SLICE_X100Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5/CO[3]
                         net (fo=1, routed)           0.000    33.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5_n_0
    SLICE_X100Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.401 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    33.401    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5_n_0
    SLICE_X100Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    33.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5_n_0
    SLICE_X100Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.635 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5/CO[3]
                         net (fo=41, routed)          1.403    35.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5_n_0
    SLICE_X101Y24        LUT2 (Prop_lut2_I1_O)        0.124    35.162 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5/O
                         net (fo=1, routed)           0.000    35.162    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5_n_0
    SLICE_X101Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5/CO[3]
                         net (fo=1, routed)           0.009    35.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5_n_0
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    35.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5_n_0
    SLICE_X101Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.949 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    35.949    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5_n_0
    SLICE_X101Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.063 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    36.063    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5_n_0
    SLICE_X101Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.177 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    36.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5_n_0
    SLICE_X101Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5/CO[3]
                         net (fo=1, routed)           0.000    36.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    36.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    36.519    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5/CO[3]
                         net (fo=41, routed)          0.962    37.595    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5_n_0
    SLICE_X101Y33        LUT2 (Prop_lut2_I1_O)        0.124    37.719 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5/O
                         net (fo=1, routed)           0.000    37.719    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5_n_0
    SLICE_X101Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.269 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5_n_0
    SLICE_X101Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    38.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.497 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    38.497    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5_n_0
    SLICE_X101Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.611 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    38.611    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5_n_0
    SLICE_X101Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.725 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    38.725    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5_n_0
    SLICE_X101Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.839 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    38.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5_n_0
    SLICE_X101Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.953 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5/CO[3]
                         net (fo=1, routed)           0.000    38.953    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.067 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    39.067    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5/CO[3]
                         net (fo=41, routed)          1.408    40.588    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5_n_0
    SLICE_X100Y31        LUT2 (Prop_lut2_I1_O)        0.124    40.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5/O
                         net (fo=1, routed)           0.000    40.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5_n_0
    SLICE_X100Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.245 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    41.245    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5_n_0
    SLICE_X100Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    41.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5_n_0
    SLICE_X100Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    41.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5_n_0
    SLICE_X100Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.596 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    41.596    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5_n_0
    SLICE_X100Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.713 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5/CO[3]
                         net (fo=1, routed)           0.000    41.713    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5_n_0
    SLICE_X100Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.830 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    41.830    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5_n_0
    SLICE_X100Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    41.947    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5_n_0
    SLICE_X100Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    42.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5_n_0
    SLICE_X100Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5/CO[3]
                         net (fo=41, routed)          1.392    43.573    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5_n_0
    SLICE_X103Y31        LUT2 (Prop_lut2_I1_O)        0.124    43.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5/O
                         net (fo=1, routed)           0.000    43.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5_n_0
    SLICE_X103Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    44.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5_n_0
    SLICE_X103Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    44.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5_n_0
    SLICE_X103Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    44.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    44.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    44.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.817 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    44.817    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    44.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5_n_0
    SLICE_X103Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.045 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5/CO[3]
                         net (fo=1, routed)           0.000    45.045    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5_n_0
    SLICE_X103Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5/CO[3]
                         net (fo=41, routed)          1.327    46.486    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5_n_0
    SLICE_X106Y31        LUT2 (Prop_lut2_I1_O)        0.124    46.610 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5/O
                         net (fo=1, routed)           0.000    46.610    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5_n_0
    SLICE_X106Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5/CO[3]
                         net (fo=1, routed)           0.000    47.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5_n_0
    SLICE_X106Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    47.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5_n_0
    SLICE_X106Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    47.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5_n_0
    SLICE_X106Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    47.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5_n_0
    SLICE_X106Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    47.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5_n_0
    SLICE_X106Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    47.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5_n_0
    SLICE_X106Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    47.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.958 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    47.958    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.072 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5/CO[3]
                         net (fo=41, routed)          1.346    49.418    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I1_O)        0.124    49.542 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5/O
                         net (fo=1, routed)           0.000    49.542    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5_n_0
    SLICE_X109Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5/CO[3]
                         net (fo=1, routed)           0.000    50.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5_n_0
    SLICE_X109Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.206 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    50.206    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5_n_0
    SLICE_X109Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    50.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.434 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    50.434    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.548 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    50.548    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    50.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5_n_0
    SLICE_X109Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    50.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5_n_0
    SLICE_X109Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    50.890    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5_n_0
    SLICE_X109Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5/CO[3]
                         net (fo=41, routed)          1.499    52.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5_n_0
    SLICE_X105Y29        LUT2 (Prop_lut2_I1_O)        0.124    52.626 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5/O
                         net (fo=1, routed)           0.000    52.626    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5/CO[3]
                         net (fo=1, routed)           0.000    53.176    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5/CO[3]
                         net (fo=1, routed)           0.000    53.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5_n_0
    SLICE_X105Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    53.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5_n_0
    SLICE_X105Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    53.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.632 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    53.632    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.746 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    53.746    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.860 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5/CO[3]
                         net (fo=41, routed)          1.261    55.349    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5_n_0
    SLICE_X102Y30        LUT2 (Prop_lut2_I1_O)        0.124    55.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5/O
                         net (fo=1, routed)           0.000    55.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5_n_0
    SLICE_X102Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.006 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5/CO[3]
                         net (fo=1, routed)           0.000    56.006    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5_n_0
    SLICE_X102Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.123 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5/CO[3]
                         net (fo=1, routed)           0.000    56.123    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    56.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    56.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.474 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    56.474    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    56.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.708 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    56.708    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.825 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.942 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5/CO[3]
                         net (fo=41, routed)          1.316    58.258    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5_n_0
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.124    58.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5/O
                         net (fo=1, routed)           0.000    58.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5_n_0
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.932 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5/CO[3]
                         net (fo=1, routed)           0.000    58.932    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5_n_0
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5/CO[3]
                         net (fo=1, routed)           0.000    59.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5_n_0
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    59.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5_n_0
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5/CO[3]
                         net (fo=1, routed)           0.000    59.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5_n_0
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    59.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    59.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5_n_0
    SLICE_X99Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    59.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5_n_0
    SLICE_X99Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    59.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5_n_0
    SLICE_X99Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5/CO[3]
                         net (fo=41, routed)          1.357    61.201    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5_n_0
    SLICE_X98Y33         LUT2 (Prop_lut2_I1_O)        0.124    61.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5/O
                         net (fo=1, routed)           0.000    61.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5_n_0
    SLICE_X98Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    61.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5_n_0
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.975 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    61.975    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5_n_0
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5/CO[3]
                         net (fo=1, routed)           0.000    62.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5_n_0
    SLICE_X98Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5/CO[3]
                         net (fo=1, routed)           0.000    62.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5/CO[3]
                         net (fo=1, routed)           0.000    62.326    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.443 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    62.443    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.560 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    62.560    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.677 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5/CO[3]
                         net (fo=1, routed)           0.000    62.677    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.794 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5/CO[3]
                         net (fo=41, routed)          1.362    64.155    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5_n_0
    SLICE_X94Y28         LUT2 (Prop_lut2_I1_O)        0.124    64.279 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5/O
                         net (fo=1, routed)           0.000    64.279    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5/CO[3]
                         net (fo=1, routed)           0.000    64.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    64.929    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5/CO[3]
                         net (fo=1, routed)           0.000    65.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5/CO[3]
                         net (fo=1, routed)           0.000    65.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5/CO[3]
                         net (fo=1, routed)           0.000    65.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    65.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    65.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    65.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5/CO[3]
                         net (fo=41, routed)          1.369    67.117    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5_n_0
    SLICE_X97Y27         LUT2 (Prop_lut2_I1_O)        0.124    67.241 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5/O
                         net (fo=1, routed)           0.000    67.241    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.791 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5/CO[3]
                         net (fo=1, routed)           0.000    67.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5/CO[3]
                         net (fo=1, routed)           0.000    67.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    68.019    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5/CO[3]
                         net (fo=1, routed)           0.000    68.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5/CO[3]
                         net (fo=1, routed)           0.000    68.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5/CO[3]
                         net (fo=1, routed)           0.000    68.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    68.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    68.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5/CO[3]
                         net (fo=41, routed)          1.560    70.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5_n_0
    SLICE_X98Y23         LUT2 (Prop_lut2_I1_O)        0.124    70.387 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5/O
                         net (fo=1, routed)           0.000    70.387    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5_n_0
    SLICE_X98Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5/CO[3]
                         net (fo=1, routed)           0.000    70.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5_n_0
    SLICE_X98Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5/CO[3]
                         net (fo=1, routed)           0.009    71.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5/CO[3]
                         net (fo=1, routed)           0.000    71.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5_n_0
    SLICE_X98Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5/CO[3]
                         net (fo=1, routed)           0.000    71.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5_n_0
    SLICE_X98Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5/CO[3]
                         net (fo=1, routed)           0.000    71.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5_n_0
    SLICE_X98Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5/CO[3]
                         net (fo=1, routed)           0.000    71.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5_n_0
    SLICE_X98Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    71.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5_n_0
    SLICE_X98Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    71.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5_n_0
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.865 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5/CO[3]
                         net (fo=41, routed)          1.240    73.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5_n_0
    SLICE_X96Y27         LUT2 (Prop_lut2_I1_O)        0.124    73.228 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5/O
                         net (fo=1, routed)           0.000    73.228    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5_n_0
    SLICE_X96Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.761 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5/CO[3]
                         net (fo=1, routed)           0.000    73.761    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5_n_0
    SLICE_X96Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5/CO[3]
                         net (fo=1, routed)           0.000    73.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5_n_0
    SLICE_X96Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5/CO[3]
                         net (fo=1, routed)           0.000    73.995    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5_n_0
    SLICE_X96Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    74.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5/CO[3]
                         net (fo=1, routed)           0.000    74.229    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    74.346    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    74.463    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    74.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5_n_0
    SLICE_X96Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5/CO[3]
                         net (fo=41, routed)          1.225    75.923    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5_n_0
    SLICE_X90Y27         LUT2 (Prop_lut2_I1_O)        0.124    76.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5/O
                         net (fo=1, routed)           0.000    76.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5_n_0
    SLICE_X90Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5/CO[3]
                         net (fo=1, routed)           0.000    76.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5_n_0
    SLICE_X90Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5/CO[3]
                         net (fo=1, routed)           0.000    76.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5/CO[3]
                         net (fo=1, routed)           0.000    76.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.048 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5/CO[3]
                         net (fo=1, routed)           0.000    77.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.165 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    77.165    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    77.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.399 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5/CO[3]
                         net (fo=1, routed)           0.000    77.399    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5/CO[3]
                         net (fo=41, routed)          1.162    78.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5_n_0
    SLICE_X92Y29         LUT2 (Prop_lut2_I1_O)        0.124    78.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5/O
                         net (fo=1, routed)           0.000    78.802    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.335 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5/CO[3]
                         net (fo=1, routed)           0.000    79.335    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    79.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.569 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    79.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5/CO[3]
                         net (fo=1, routed)           0.000    79.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    79.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    79.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    80.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.154 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5/CO[3]
                         net (fo=1, routed)           0.000    80.154    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5/CO[3]
                         net (fo=41, routed)          1.185    81.455    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5_n_0
    SLICE_X93Y30         LUT2 (Prop_lut2_I1_O)        0.124    81.579 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5/O
                         net (fo=1, routed)           0.000    81.579    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5/CO[3]
                         net (fo=1, routed)           0.000    82.129    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    82.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5/CO[3]
                         net (fo=1, routed)           0.000    82.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.471 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.471    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5_n_0
    SLICE_X93Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.585 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5/CO[3]
                         net (fo=1, routed)           0.000    82.585    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5_n_0
    SLICE_X93Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.699 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    82.699    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5_n_0
    SLICE_X93Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.813 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.813    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5_n_0
    SLICE_X93Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5/CO[3]
                         net (fo=1, routed)           0.000    82.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5_n_0
    SLICE_X93Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5/CO[3]
                         net (fo=41, routed)          1.481    84.522    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5_n_0
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124    84.646 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5/O
                         net (fo=1, routed)           0.000    84.646    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5/CO[3]
                         net (fo=1, routed)           0.000    85.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    85.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5/CO[3]
                         net (fo=1, routed)           0.000    85.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    85.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    85.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5/CO[3]
                         net (fo=1, routed)           0.000    85.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.108 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5/CO[3]
                         net (fo=41, routed)          1.313    87.421    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5_n_0
    SLICE_X87Y26         LUT2 (Prop_lut2_I1_O)        0.124    87.545 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5/O
                         net (fo=1, routed)           0.000    87.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5_n_0
    SLICE_X87Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5/CO[3]
                         net (fo=1, routed)           0.000    88.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5/CO[3]
                         net (fo=1, routed)           0.000    88.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5_n_0
    SLICE_X87Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5/CO[3]
                         net (fo=1, routed)           0.000    88.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5_n_0
    SLICE_X87Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5/CO[3]
                         net (fo=1, routed)           0.000    88.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5_n_0
    SLICE_X87Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.551 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    88.551    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5_n_0
    SLICE_X87Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.665 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    88.665    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5_n_0
    SLICE_X87Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.779 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    88.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    88.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5/CO[3]
                         net (fo=41, routed)          1.446    90.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5_n_0
    SLICE_X88Y20         LUT2 (Prop_lut2_I1_O)        0.124    90.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5/O
                         net (fo=1, routed)           0.000    90.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5/CO[3]
                         net (fo=1, routed)           0.000    91.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5/CO[3]
                         net (fo=1, routed)           0.000    91.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5/CO[3]
                         net (fo=1, routed)           0.000    91.354    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    91.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5_n_0
    SLICE_X88Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5/CO[3]
                         net (fo=1, routed)           0.009    91.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    91.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    91.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5_n_0
    SLICE_X88Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    91.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5_n_0
    SLICE_X88Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5/CO[3]
                         net (fo=41, routed)          1.086    93.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5_n_0
    SLICE_X83Y30         LUT5 (Prop_lut5_I0_O)        0.124    93.257 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5/O
                         net (fo=1, routed)           0.000    93.257    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5_n_0
    SLICE_X83Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    93.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5_n_0
    SLICE_X83Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.921 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    93.921    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5_n_0
    SLICE_X83Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.035 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    94.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5_n_0
    SLICE_X83Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    94.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5_n_0
    SLICE_X83Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    94.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5_n_0
    SLICE_X83Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    94.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5_n_0
    SLICE_X83Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    94.491    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5_n_0
    SLICE_X83Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5/CO[3]
                         net (fo=41, routed)          1.034    95.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5_n_0
    SLICE_X84Y33         LUT2 (Prop_lut2_I1_O)        0.124    95.763 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5/O
                         net (fo=1, routed)           0.000    95.763    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.313 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5/CO[3]
                         net (fo=1, routed)           0.000    96.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5/CO[3]
                         net (fo=1, routed)           0.000    96.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.541 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5/CO[3]
                         net (fo=1, routed)           0.000    96.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.655 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    96.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.769 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    96.769    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.883 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    96.883    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.997 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    96.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.111 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    97.111    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.225 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_1__5/CO[3]
                         net (fo=43, routed)          1.183    98.408    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[11]
    SLICE_X85Y37         LUT2 (Prop_lut2_I1_O)        0.124    98.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5/O
                         net (fo=1, routed)           0.000    98.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5_n_0
    SLICE_X85Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.082 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5/CO[3]
                         net (fo=1, routed)           0.000    99.082    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5_n_0
    SLICE_X85Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    99.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5_n_0
    SLICE_X85Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5/CO[3]
                         net (fo=1, routed)           0.000    99.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5/CO[3]
                         net (fo=1, routed)           0.000    99.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5_n_0
    SLICE_X85Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    99.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5_n_0
    SLICE_X85Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    99.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5_n_0
    SLICE_X85Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    99.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5_n_0
    SLICE_X85Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    99.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5_n_0
    SLICE_X85Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_1__5/CO[3]
                         net (fo=41, routed)          1.239   101.233    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[10]
    SLICE_X87Y38         LUT2 (Prop_lut2_I1_O)        0.124   101.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5/O
                         net (fo=1, routed)           0.000   101.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5_n_0
    SLICE_X87Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.907 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   101.907    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5_n_0
    SLICE_X87Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   102.021    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5_n_0
    SLICE_X87Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5/CO[3]
                         net (fo=1, routed)           0.000   102.135    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   102.249    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5/CO[3]
                         net (fo=1, routed)           0.000   102.363    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   102.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5_n_0
    SLICE_X87Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5/CO[3]
                         net (fo=1, routed)           0.000   102.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5/CO[3]
                         net (fo=1, routed)           0.000   102.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5/CO[3]
                         net (fo=41, routed)          0.983   103.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5_n_0
    SLICE_X88Y45         LUT2 (Prop_lut2_I1_O)        0.124   103.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5/O
                         net (fo=1, routed)           0.000   103.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5/CO[3]
                         net (fo=1, routed)           0.000   104.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   104.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5/CO[3]
                         net (fo=1, routed)           0.000   104.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   104.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5/CO[3]
                         net (fo=1, routed)           0.001   104.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   105.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   105.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   105.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.389 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5/CO[3]
                         net (fo=41, routed)          1.607   106.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5_n_0
    SLICE_X90Y38         LUT2 (Prop_lut2_I1_O)        0.124   107.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5/O
                         net (fo=1, routed)           0.000   107.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   107.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   107.654    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.771 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   107.771    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.888 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5/CO[3]
                         net (fo=1, routed)           0.000   107.888    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.005 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   108.005    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.122 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5/CO[3]
                         net (fo=1, routed)           0.000   108.122    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.239 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5/CO[3]
                         net (fo=1, routed)           0.000   108.239    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5/CO[3]
                         net (fo=1, routed)           0.000   108.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5_n_0
    SLICE_X90Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   108.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.590 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_3__5/CO[3]
                         net (fo=41, routed)          1.375   109.964    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[9]
    SLICE_X91Y37         LUT2 (Prop_lut2_I1_O)        0.124   110.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5/O
                         net (fo=1, routed)           0.000   110.088    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.638 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   110.638    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.752 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5/CO[3]
                         net (fo=1, routed)           0.000   110.752    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.866 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   110.866    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.980 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5/CO[3]
                         net (fo=1, routed)           0.000   110.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5_n_0
    SLICE_X91Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.094 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5/CO[3]
                         net (fo=1, routed)           0.000   111.094    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5_n_0
    SLICE_X91Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.208 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5/CO[3]
                         net (fo=1, routed)           0.000   111.208    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.322 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   111.322    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.436 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   111.436    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.550 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5/CO[3]
                         net (fo=41, routed)          1.369   112.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5_n_0
    SLICE_X94Y38         LUT2 (Prop_lut2_I1_O)        0.124   113.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5/O
                         net (fo=1, routed)           0.000   113.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   113.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5/CO[3]
                         net (fo=1, routed)           0.000   113.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5/CO[3]
                         net (fo=1, routed)           0.000   113.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5/CO[3]
                         net (fo=1, routed)           0.000   113.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5/CO[3]
                         net (fo=1, routed)           0.000   113.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5/CO[3]
                         net (fo=1, routed)           0.000   114.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   114.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5/CO[3]
                         net (fo=1, routed)           0.000   114.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   114.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_3__5/CO[3]
                         net (fo=41, routed)          1.407   115.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[8]
    SLICE_X96Y37         LUT2 (Prop_lut2_I1_O)        0.124   116.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5/O
                         net (fo=1, routed)           0.000   116.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5_n_0
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   116.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5/CO[3]
                         net (fo=1, routed)           0.000   116.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5_n_0
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5/CO[3]
                         net (fo=1, routed)           0.000   116.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   116.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   116.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   117.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5/CO[3]
                         net (fo=1, routed)           0.000   117.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5/CO[3]
                         net (fo=1, routed)           0.000   117.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5_n_0
    SLICE_X96Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5/CO[3]
                         net (fo=1, routed)           0.000   117.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5/CO[3]
                         net (fo=41, routed)          1.228   118.740    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5_n_0
    SLICE_X97Y37         LUT2 (Prop_lut2_I1_O)        0.124   118.864 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5/O
                         net (fo=1, routed)           0.000   118.864    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5_n_0
    SLICE_X97Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.414 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5/CO[3]
                         net (fo=1, routed)           0.000   119.414    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5/CO[3]
                         net (fo=1, routed)           0.000   119.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5/CO[3]
                         net (fo=1, routed)           0.000   119.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.756 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   119.756    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5_n_0
    SLICE_X97Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.870 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5/CO[3]
                         net (fo=1, routed)           0.000   119.870    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5_n_0
    SLICE_X97Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.984 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   119.984    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5_n_0
    SLICE_X97Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.098 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5/CO[3]
                         net (fo=1, routed)           0.000   120.098    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5_n_0
    SLICE_X97Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.212 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   120.212    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5/CO[3]
                         net (fo=41, routed)          1.220   121.546    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5_n_0
    SLICE_X100Y40        LUT2 (Prop_lut2_I1_O)        0.124   121.670 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5/O
                         net (fo=1, routed)           0.000   121.670    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5_n_0
    SLICE_X100Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.203 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5/CO[3]
                         net (fo=1, routed)           0.000   122.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5_n_0
    SLICE_X100Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5/CO[3]
                         net (fo=1, routed)           0.000   122.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5/CO[3]
                         net (fo=1, routed)           0.000   122.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.554 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   122.554    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5_n_0
    SLICE_X100Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5/CO[3]
                         net (fo=1, routed)           0.000   122.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.788 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5/CO[3]
                         net (fo=1, routed)           0.000   122.788    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5_n_0
    SLICE_X100Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5/CO[3]
                         net (fo=1, routed)           0.000   122.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5_n_0
    SLICE_X100Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.022 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5/CO[3]
                         net (fo=1, routed)           0.000   123.022    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.139 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5/CO[3]
                         net (fo=41, routed)          1.329   124.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5_n_0
    SLICE_X98Y43         LUT2 (Prop_lut2_I1_O)        0.124   124.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5/O
                         net (fo=1, routed)           0.000   124.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5_n_0
    SLICE_X98Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5/CO[3]
                         net (fo=1, routed)           0.000   125.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5/CO[3]
                         net (fo=1, routed)           0.000   125.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5/CO[3]
                         net (fo=1, routed)           0.000   125.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   125.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5/CO[3]
                         net (fo=1, routed)           0.000   125.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5/CO[3]
                         net (fo=1, routed)           0.000   125.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5/CO[3]
                         net (fo=1, routed)           0.001   125.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   125.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5/CO[3]
                         net (fo=41, routed)          1.265   127.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5_n_0
    SLICE_X97Y46         LUT2 (Prop_lut2_I1_O)        0.124   127.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5/O
                         net (fo=1, routed)           0.000   127.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.002 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5/CO[3]
                         net (fo=1, routed)           0.000   128.002    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.116 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5/CO[3]
                         net (fo=1, routed)           0.000   128.116    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.230 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5/CO[3]
                         net (fo=1, routed)           0.000   128.230    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5_n_0
    SLICE_X97Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.344 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5/CO[3]
                         net (fo=1, routed)           0.001   128.344    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5/CO[3]
                         net (fo=1, routed)           0.000   128.458    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5_n_0
    SLICE_X97Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.572 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5/CO[3]
                         net (fo=1, routed)           0.000   128.572    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5_n_0
    SLICE_X97Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5/CO[3]
                         net (fo=1, routed)           0.000   128.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.800 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5/CO[3]
                         net (fo=1, routed)           0.000   128.800    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.914 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_2__5/CO[3]
                         net (fo=41, routed)          1.425   130.340    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[7]
    SLICE_X101Y42        LUT2 (Prop_lut2_I1_O)        0.124   130.464 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5/O
                         net (fo=1, routed)           0.000   130.464    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5/CO[3]
                         net (fo=1, routed)           0.000   131.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5/CO[3]
                         net (fo=1, routed)           0.000   131.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5/CO[3]
                         net (fo=1, routed)           0.000   131.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5_n_0
    SLICE_X101Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   131.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5_n_0
    SLICE_X101Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5/CO[3]
                         net (fo=1, routed)           0.000   131.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   131.584    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.698 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5/CO[3]
                         net (fo=1, routed)           0.000   131.698    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5/CO[3]
                         net (fo=1, routed)           0.001   131.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_3__5/CO[3]
                         net (fo=41, routed)          1.309   133.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[6]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.124   133.359 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5/O
                         net (fo=1, routed)           0.000   133.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5_n_0
    SLICE_X103Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.909 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5/CO[3]
                         net (fo=1, routed)           0.000   133.909    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5_n_0
    SLICE_X103Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.023 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5/CO[3]
                         net (fo=1, routed)           0.000   134.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5_n_0
    SLICE_X103Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.137 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5/CO[3]
                         net (fo=1, routed)           0.000   134.137    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5_n_0
    SLICE_X103Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.251 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   134.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.365 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5/CO[3]
                         net (fo=1, routed)           0.000   134.365    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5/CO[3]
                         net (fo=1, routed)           0.000   134.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5_n_0
    SLICE_X103Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5/CO[3]
                         net (fo=1, routed)           0.000   134.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5/CO[3]
                         net (fo=1, routed)           0.000   134.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5/CO[3]
                         net (fo=41, routed)          1.346   136.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5_n_0
    SLICE_X105Y40        LUT2 (Prop_lut2_I1_O)        0.124   136.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5/O
                         net (fo=1, routed)           0.000   136.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   136.841 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5/CO[3]
                         net (fo=1, routed)           0.000   136.841    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.955 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5/CO[3]
                         net (fo=1, routed)           0.000   136.955    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5/CO[3]
                         net (fo=1, routed)           0.000   137.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.183 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   137.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   137.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.411 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   137.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5_n_0
    SLICE_X105Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5/CO[3]
                         net (fo=1, routed)           0.000   137.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5_n_0
    SLICE_X105Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.639 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   137.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5_n_0
    SLICE_X105Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.753 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_2__5/CO[3]
                         net (fo=41, routed)          1.282   139.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[5]
    SLICE_X104Y40        LUT2 (Prop_lut2_I1_O)        0.124   139.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5/O
                         net (fo=1, routed)           0.000   139.159    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   139.692 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5/CO[3]
                         net (fo=1, routed)           0.000   139.692    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.809 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   139.809    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5/CO[3]
                         net (fo=1, routed)           0.000   139.926    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   140.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   140.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   140.277    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.394 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   140.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.511 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5/CO[3]
                         net (fo=1, routed)           0.000   140.511    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.628 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_1__5/CO[3]
                         net (fo=41, routed)          1.419   142.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[4]
    SLICE_X107Y40        LUT2 (Prop_lut2_I1_O)        0.124   142.172 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5/O
                         net (fo=1, routed)           0.000   142.172    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.722 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5/CO[3]
                         net (fo=1, routed)           0.000   142.722    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.836 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   142.836    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.950 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   142.950    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5_n_0
    SLICE_X107Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5/CO[3]
                         net (fo=1, routed)           0.000   143.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5_n_0
    SLICE_X107Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.178 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   143.178    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5_n_0
    SLICE_X107Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   143.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5_n_0
    SLICE_X107Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5/CO[3]
                         net (fo=1, routed)           0.000   143.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5/CO[3]
                         net (fo=1, routed)           0.000   143.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.634 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5/CO[3]
                         net (fo=41, routed)          1.251   144.884    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5_n_0
    SLICE_X106Y40        LUT2 (Prop_lut2_I1_O)        0.124   145.008 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5/O
                         net (fo=1, routed)           0.000   145.008    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.558 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5/CO[3]
                         net (fo=1, routed)           0.000   145.558    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.672 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5/CO[3]
                         net (fo=1, routed)           0.000   145.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5_n_0
    SLICE_X106Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.786 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   145.786    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.900 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5/CO[3]
                         net (fo=1, routed)           0.000   145.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5/CO[3]
                         net (fo=1, routed)           0.000   146.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   146.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   146.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   146.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_2__5/CO[3]
                         net (fo=41, routed)          1.324   147.794    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[3]
    SLICE_X110Y40        LUT2 (Prop_lut2_I1_O)        0.124   147.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5/O
                         net (fo=1, routed)           0.000   147.918    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5_n_0
    SLICE_X110Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   148.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   148.582    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.696 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5/CO[3]
                         net (fo=1, routed)           0.000   148.696    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   148.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5/CO[3]
                         net (fo=1, routed)           0.000   148.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.038 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5/CO[3]
                         net (fo=1, routed)           0.000   149.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.152 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5/CO[3]
                         net (fo=1, routed)           0.000   149.152    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.266 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   149.266    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.380 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_1__5/CO[3]
                         net (fo=41, routed)          1.330   150.710    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[2]
    SLICE_X102Y40        LUT2 (Prop_lut2_I1_O)        0.124   150.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5/O
                         net (fo=1, routed)           0.000   150.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   151.367 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5/CO[3]
                         net (fo=1, routed)           0.000   151.367    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.484 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   151.484    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.601 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   151.601    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5_n_0
    SLICE_X102Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.718 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5/CO[3]
                         net (fo=1, routed)           0.000   151.718    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   151.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.952 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   151.952    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   152.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.186 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   152.186    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5_n_0
    SLICE_X102Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.303 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_2__5/CO[3]
                         net (fo=41, routed)          1.381   153.684    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[1]
    SLICE_X99Y41         LUT5 (Prop_lut5_I0_O)        0.124   153.808 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5/O
                         net (fo=1, routed)           0.000   153.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   154.358 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5/CO[3]
                         net (fo=1, routed)           0.000   154.358    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5/CO[3]
                         net (fo=1, routed)           0.000   154.472    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.586 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5/CO[3]
                         net (fo=1, routed)           0.000   154.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.700 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   154.700    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   154.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.928 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   154.928    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5/CO[3]
                         net (fo=1, routed)           0.000   155.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5_n_0
    SLICE_X99Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.156 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5/CO[3]
                         net (fo=1, routed)           0.000   155.156    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   155.384 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_1__5/CO[2]
                         net (fo=18, routed)          1.148   156.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_73[0]
    SLICE_X91Y31         LUT1 (Prop_lut1_I0_O)        0.313   156.845 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/i___32_i_15__5/O
                         net (fo=1, routed)           0.431   157.276    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_44
    SLICE_X88Y31         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642   157.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5/O[3]
                         net (fo=2, routed)           0.921   158.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5_n_4
    SLICE_X86Y29         LUT3 (Prop_lut3_I0_O)        0.306   159.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_35__5/O
                         net (fo=1, routed)           0.000   159.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/L[1]
    SLICE_X86Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   159.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5_n_0
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.775 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   159.775    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5_n_0
    SLICE_X86Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.892 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   159.892    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5_n_0
    SLICE_X86Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.009 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5/CO[3]
                         net (fo=1, routed)           0.000   160.009    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5_n_0
    SLICE_X86Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   160.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5_n_0
    SLICE_X86Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5_n_0
    SLICE_X86Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5_n_0
    SLICE_X86Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5_n_0
    SLICE_X86Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5/CO[3]
                         net (fo=1, routed)           0.000   160.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5_n_0
    SLICE_X86Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5/CO[3]
                         net (fo=1, routed)           0.000   160.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5_n_0
    SLICE_X86Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   161.034 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5/O[1]
                         net (fo=1, routed)           0.723   161.758    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5_n_6
    SLICE_X87Y37         LUT6 (Prop_lut6_I0_O)        0.306   162.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5/O
                         net (fo=2, routed)           0.414   162.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I1_O)        0.124   162.601 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5/O
                         net (fo=1, routed)           0.985   163.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5_n_0
    SLICE_X87Y36         LUT6 (Prop_lut6_I4_O)        0.124   163.710 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_1__5/O
                         net (fo=48, routed)          0.574   164.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_154
    SLICE_X87Y35         LUT6 (Prop_lut6_I1_O)        0.124   164.408 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58/O
                         net (fo=2, routed)           0.504   164.913    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58_n_0
    SLICE_X85Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   165.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95/CO[3]
                         net (fo=1, routed)           0.000   165.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95_n_0
    SLICE_X85Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.607 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91/CO[3]
                         net (fo=1, routed)           0.000   165.607    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91_n_0
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88/CO[3]
                         net (fo=1, routed)           0.000   165.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88_n_0
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   166.055 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_36/O[1]
                         net (fo=2, routed)           0.830   166.885    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_80[1]
    SLICE_X86Y42         LUT4 (Prop_lut4_I0_O)        0.303   167.188 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139/O
                         net (fo=1, routed)           0.282   167.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139_n_0
    SLICE_X86Y42         LUT5 (Prop_lut5_I4_O)        0.124   167.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_99/O
                         net (fo=1, routed)           0.162   167.755    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_43
    SLICE_X86Y42         LUT6 (Prop_lut6_I5_O)        0.124   167.879 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59/O
                         net (fo=2, routed)           0.303   168.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59_n_0
    SLICE_X89Y43         LUT5 (Prop_lut5_I4_O)        0.124   168.307 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35/O
                         net (fo=15, routed)          0.830   169.136    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35_n_0
    SLICE_X86Y45         LUT6 (Prop_lut6_I4_O)        0.124   169.260 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_2/O
                         net (fo=3, routed)           1.012   170.273    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_17[15]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_B[17]_P[30])
                                                      3.656   173.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51/P[30]
                         net (fo=2, routed)           1.147   175.075    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/P[30]
    SLICE_X91Y46         LUT6 (Prop_lut6_I2_O)        0.124   175.199 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56/O
                         net (fo=1, routed)           0.149   175.348    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56_n_0
    SLICE_X91Y46         LUT5 (Prop_lut5_I1_O)        0.124   175.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_20__0/O
                         net (fo=50, routed)          1.361   176.833    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_0
    SLICE_X74Y37         LUT3 (Prop_lut3_I0_O)        0.124   176.957 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52/O
                         net (fo=5, routed)           0.524   177.481    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52_n_0
    SLICE_X71Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   178.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61/CO[3]
                         net (fo=1, routed)           0.000   178.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61_n_0
    SLICE_X71Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   178.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_60/O[1]
                         net (fo=3, routed)           1.000   179.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_9[1]
    SLICE_X64Y37         LUT4 (Prop_lut4_I2_O)        0.331   179.726 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79/O
                         net (fo=1, routed)           0.477   180.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79_n_0
    SLICE_X57Y39         LUT5 (Prop_lut5_I4_O)        0.326   180.529 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66/O
                         net (fo=1, routed)           0.149   180.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.124   180.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55/O
                         net (fo=2, routed)           0.575   181.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124   181.501 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_24__0/O
                         net (fo=30, routed)          0.669   182.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_3
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124   182.294 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_8__0/O
                         net (fo=8, routed)           1.101   183.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__51[8]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841   187.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__0/P[8]
                         net (fo=2, routed)           1.124   188.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/to_s128[0]
    SLICE_X39Y35         LUT3 (Prop_lut3_I1_O)        0.150   188.509 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72/O
                         net (fo=2, routed)           0.668   189.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.326   189.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75/O
                         net (fo=1, routed)           0.000   189.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   190.053 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20/CO[3]
                         net (fo=1, routed)           0.000   190.053    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19/CO[3]
                         net (fo=1, routed)           0.000   190.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18/CO[3]
                         net (fo=1, routed)           0.000   190.281    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   190.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_17/O[3]
                         net (fo=15, routed)          1.330   191.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC_n_0
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[23])
                                                      4.023   195.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25/P[23]
                         net (fo=3, routed)           0.879   196.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25_n_82
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124   196.949 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41/O
                         net (fo=1, routed)           0.264   197.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124   197.338 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17/O
                         net (fo=62, routed)          0.605   197.942    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I2_O)        0.124   198.066 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42/O
                         net (fo=4, routed)           0.509   198.575    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   199.170 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36/CO[3]
                         net (fo=1, routed)           0.000   199.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.287 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31/CO[3]
                         net (fo=1, routed)           0.000   199.287    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26/CO[3]
                         net (fo=1, routed)           0.000   199.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   199.623 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22/O[0]
                         net (fo=3, routed)           0.865   200.488    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22_n_7
    SLICE_X57Y51         LUT4 (Prop_lut4_I3_O)        0.295   200.783 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65/O
                         net (fo=1, routed)           0.551   201.334    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65_n_0
    SLICE_X65Y51         LUT5 (Prop_lut5_I4_O)        0.124   201.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64/O
                         net (fo=1, routed)           0.394   201.852    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124   201.976 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44/O
                         net (fo=2, routed)           0.275   202.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I2_O)        0.124   202.375 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21/O
                         net (fo=30, routed)          1.565   203.941    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21_n_0
    SLICE_X103Y51        LUT6 (Prop_lut6_I4_O)        0.124   204.065 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_6/O
                         net (fo=4, routed)           0.781   204.845    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_6_n_0
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841   208.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__29/P[15]
                         net (fo=1, routed)           1.053   209.740    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__29_n_90
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036   213.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__30/PCOUT[47]
                         net (fo=1, routed)           0.002   213.778    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__30_n_106
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   215.296 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__31/P[0]
                         net (fo=1, routed)           0.903   216.199    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__31_n_105
    SLICE_X104Y61        LUT1 (Prop_lut1_I0_O)        0.124   216.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][14]_i_44/O
                         net (fo=1, routed)           0.000   216.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][14]_i_44_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   216.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000   216.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_23_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.820 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.820    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_15_n_0
    SLICE_X104Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.937 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.937    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_15_n_0
    SLICE_X104Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.054 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000   217.054    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_25_n_0
    SLICE_X104Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.171 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_10/CO[3]
                         net (fo=1, routed)           0.000   217.171    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_10_n_0
    SLICE_X104Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.288 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000   217.288    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_32_n_0
    SLICE_X104Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.405 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000   217.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_31_n_0
    SLICE_X104Y68        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   217.720 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_36/O[3]
                         net (fo=2, routed)           0.605   218.324    design_1_i/mem_axi_0/U0_n_827
    SLICE_X105Y68        LUT4 (Prop_lut4_I3_O)        0.307   218.631 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_65/O
                         net (fo=1, routed)           0.263   218.894    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_65_n_0
    SLICE_X105Y68        LUT5 (Prop_lut5_I4_O)        0.124   219.018 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_33/O
                         net (fo=1, routed)           0.873   219.892    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_33_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I4_O)        0.124   220.016 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_12/O
                         net (fo=49, routed)          1.160   221.176    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_12_n_0
    SLICE_X107Y61        LUT3 (Prop_lut3_I0_O)        0.124   221.300 r  design_1_i/mem_axi_0/weights_hid[1][2][7]_i_21/O
                         net (fo=1, routed)           0.195   221.495    design_1_i/mem_axi_0/weights_hid[1][2][7]_i_21_n_0
    SLICE_X106Y61        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   222.075 r  design_1_i/mem_axi_0/weights_hid_reg[1][2][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   222.075    design_1_i/mem_axi_0/weights_hid_reg[1][2][7]_i_16_n_0
    SLICE_X106Y62        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   222.314 f  design_1_i/mem_axi_0/weights_hid_reg[1][2][11]_i_16/O[2]
                         net (fo=2, routed)           0.820   223.134    design_1_i/mem_axi_0/weights_hid_reg[1][2][11]_i_16_n_5
    SLICE_X107Y61        LUT4 (Prop_lut4_I0_O)        0.302   223.436 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_78/O
                         net (fo=1, routed)           0.151   223.587    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_78_n_0
    SLICE_X107Y61        LUT5 (Prop_lut5_I4_O)        0.124   223.711 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_41/O
                         net (fo=1, routed)           1.070   224.781    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_41_n_0
    SLICE_X94Y63         LUT6 (Prop_lut6_I5_O)        0.124   224.905 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_22/O
                         net (fo=2, routed)           0.580   225.485    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_22_n_0
    SLICE_X94Y64         LUT6 (Prop_lut6_I0_O)        0.124   225.609 r  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_13/O
                         net (fo=15, routed)          0.658   226.267    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__31_4
    SLICE_X98Y62         LUT6 (Prop_lut6_I3_O)        0.124   226.391 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][3]_i_5/O
                         net (fo=1, routed)           0.000   226.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][3]_i_5_n_0
    SLICE_X98Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   226.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   226.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][3]_i_2_n_0
    SLICE_X98Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.041    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_2_n_0
    SLICE_X98Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.158 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.158    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_2_n_0
    SLICE_X98Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   227.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_2/O[3]
                         net (fo=15, routed)          1.014   228.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid_reg[1][2][14][3]
    SLICE_X99Y61         LUT4 (Prop_lut4_I1_O)        0.335   228.822 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid[1][2][4]_i_1/O
                         net (fo=1, routed)           0.000   228.822    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/reg_init_reg_rep_1[4]
    SLICE_X99Y61         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.605    12.784    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X99Y61         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][4]/C
                         clock pessimism              0.115    12.899    
                         clock uncertainty           -0.154    12.745    
    SLICE_X99Y61         FDCE (Setup_fdce_C_D)        0.075    12.820    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][4]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                        -228.822    
  -------------------------------------------------------------------
                         slack                               -216.003    

Slack (VIOLATED) :        -215.993ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        225.734ns  (logic 123.581ns (54.746%)  route 102.154ns (45.254%))
  Logic Levels:           551  (CARRY4=451 DSP48E1=8 LUT1=3 LUT2=43 LUT3=8 LUT4=8 LUT5=11 LUT6=19)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.790     3.084    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X102Y29        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y29        FDCE (Prop_fdce_C_Q)         0.478     3.562 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/Q
                         net (fo=4, routed)           0.829     4.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/weights_out_reg[2][3][15][14]
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[11])
                                                      3.828     8.219 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__1/P[11]
                         net (fo=3, routed)           0.964     9.182    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/to_s291[3]
    SLICE_X99Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.306 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5/O
                         net (fo=2, routed)           1.007    10.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5_n_0
    SLICE_X96Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5/O
                         net (fo=2, routed)           0.644    11.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5_n_0
    SLICE_X97Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.205 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5/O
                         net (fo=1, routed)           0.000    11.205    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.737 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.737    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.071 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1/O[1]
                         net (fo=2, routed)           0.916    12.987    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1_n_6
    SLICE_X89Y23         LUT2 (Prop_lut2_I0_O)        0.303    13.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    13.840    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___21_i_2__5/O[3]
                         net (fo=94, routed)          1.062    15.215    design_1_i/mem_axi_0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/or_reduce
    SLICE_X92Y27         LUT3 (Prop_lut3_I1_O)        0.306    15.521 r  design_1_i/mem_axi_0/i___4_i_26__5/O
                         net (fo=1, routed)           0.000    15.521    design_1_i/mem_axi_0/i___4_i_26__5_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    15.948 r  design_1_i/mem_axi_0/i___4_i_19__5/O[1]
                         net (fo=1, routed)           0.463    16.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/b_out_reg[2][15]_0[1]
    SLICE_X91Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    17.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    17.118    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5_n_0
    SLICE_X91Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_2__5/O[1]
                         net (fo=34, routed)          1.190    18.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_12[1]
    SLICE_X83Y26         LUT5 (Prop_lut5_I1_O)        0.303    18.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6/O
                         net (fo=1, routed)           0.000    18.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.495 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7/CO[3]
                         net (fo=1, routed)           0.000    19.495    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.609 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7/CO[3]
                         net (fo=1, routed)           0.000    19.609    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.766 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_2__7/CO[1]
                         net (fo=122, routed)         0.327    20.093    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/b_out_reg[2][15]_25[0]
    SLICE_X85Y28         LUT1 (Prop_lut1_I0_O)        0.329    20.422 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_i_1__7/O
                         net (fo=16, routed)          1.167    21.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/A_0[16]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[3])
                                                      3.841    25.430 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg/P[3]
                         net (fo=50, routed)          1.211    26.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__0[3]
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    26.765 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5/O
                         net (fo=1, routed)           0.000    26.765    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.298 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    27.298    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.415 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5/CO[3]
                         net (fo=1, routed)           0.000    27.415    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5/CO[3]
                         net (fo=1, routed)           0.009    27.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    27.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.912 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5/CO[0]
                         net (fo=1485, routed)        1.005    28.917    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5_n_3
    SLICE_X99Y21         LUT3 (Prop_lut3_I1_O)        0.367    29.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5/O
                         net (fo=1, routed)           0.000    29.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    29.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    29.948    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    30.062    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5_n_0
    SLICE_X99Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5/CO[3]
                         net (fo=1, routed)           0.009    30.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5_n_0
    SLICE_X99Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.299 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5/CO[3]
                         net (fo=1, routed)           0.000    30.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    30.413    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.527 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    30.527    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5_n_0
    SLICE_X99Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    30.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5_n_0
    SLICE_X99Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.869 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5/CO[2]
                         net (fo=41, routed)          0.975    31.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5_n_1
    SLICE_X100Y21        LUT2 (Prop_lut2_I1_O)        0.313    32.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5/O
                         net (fo=1, routed)           0.000    32.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5_n_0
    SLICE_X100Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.690 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    32.690    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5_n_0
    SLICE_X100Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    32.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5_n_0
    SLICE_X100Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    32.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5_n_0
    SLICE_X100Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5/CO[3]
                         net (fo=1, routed)           0.009    33.050    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5_n_0
    SLICE_X100Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    33.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5_n_0
    SLICE_X100Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5/CO[3]
                         net (fo=1, routed)           0.000    33.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5_n_0
    SLICE_X100Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.401 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    33.401    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5_n_0
    SLICE_X100Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    33.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5_n_0
    SLICE_X100Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.635 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5/CO[3]
                         net (fo=41, routed)          1.403    35.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5_n_0
    SLICE_X101Y24        LUT2 (Prop_lut2_I1_O)        0.124    35.162 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5/O
                         net (fo=1, routed)           0.000    35.162    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5_n_0
    SLICE_X101Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5/CO[3]
                         net (fo=1, routed)           0.009    35.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5_n_0
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    35.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5_n_0
    SLICE_X101Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.949 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    35.949    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5_n_0
    SLICE_X101Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.063 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    36.063    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5_n_0
    SLICE_X101Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.177 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    36.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5_n_0
    SLICE_X101Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5/CO[3]
                         net (fo=1, routed)           0.000    36.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    36.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    36.519    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5/CO[3]
                         net (fo=41, routed)          0.962    37.595    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5_n_0
    SLICE_X101Y33        LUT2 (Prop_lut2_I1_O)        0.124    37.719 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5/O
                         net (fo=1, routed)           0.000    37.719    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5_n_0
    SLICE_X101Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.269 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5_n_0
    SLICE_X101Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    38.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.497 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    38.497    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5_n_0
    SLICE_X101Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.611 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    38.611    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5_n_0
    SLICE_X101Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.725 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    38.725    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5_n_0
    SLICE_X101Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.839 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    38.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5_n_0
    SLICE_X101Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.953 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5/CO[3]
                         net (fo=1, routed)           0.000    38.953    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.067 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    39.067    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5/CO[3]
                         net (fo=41, routed)          1.408    40.588    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5_n_0
    SLICE_X100Y31        LUT2 (Prop_lut2_I1_O)        0.124    40.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5/O
                         net (fo=1, routed)           0.000    40.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5_n_0
    SLICE_X100Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.245 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    41.245    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5_n_0
    SLICE_X100Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    41.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5_n_0
    SLICE_X100Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    41.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5_n_0
    SLICE_X100Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.596 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    41.596    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5_n_0
    SLICE_X100Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.713 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5/CO[3]
                         net (fo=1, routed)           0.000    41.713    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5_n_0
    SLICE_X100Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.830 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    41.830    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5_n_0
    SLICE_X100Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    41.947    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5_n_0
    SLICE_X100Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    42.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5_n_0
    SLICE_X100Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5/CO[3]
                         net (fo=41, routed)          1.392    43.573    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5_n_0
    SLICE_X103Y31        LUT2 (Prop_lut2_I1_O)        0.124    43.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5/O
                         net (fo=1, routed)           0.000    43.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5_n_0
    SLICE_X103Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    44.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5_n_0
    SLICE_X103Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    44.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5_n_0
    SLICE_X103Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    44.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    44.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    44.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.817 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    44.817    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    44.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5_n_0
    SLICE_X103Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.045 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5/CO[3]
                         net (fo=1, routed)           0.000    45.045    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5_n_0
    SLICE_X103Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5/CO[3]
                         net (fo=41, routed)          1.327    46.486    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5_n_0
    SLICE_X106Y31        LUT2 (Prop_lut2_I1_O)        0.124    46.610 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5/O
                         net (fo=1, routed)           0.000    46.610    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5_n_0
    SLICE_X106Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5/CO[3]
                         net (fo=1, routed)           0.000    47.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5_n_0
    SLICE_X106Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    47.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5_n_0
    SLICE_X106Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    47.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5_n_0
    SLICE_X106Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    47.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5_n_0
    SLICE_X106Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    47.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5_n_0
    SLICE_X106Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    47.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5_n_0
    SLICE_X106Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    47.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.958 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    47.958    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.072 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5/CO[3]
                         net (fo=41, routed)          1.346    49.418    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I1_O)        0.124    49.542 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5/O
                         net (fo=1, routed)           0.000    49.542    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5_n_0
    SLICE_X109Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5/CO[3]
                         net (fo=1, routed)           0.000    50.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5_n_0
    SLICE_X109Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.206 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    50.206    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5_n_0
    SLICE_X109Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    50.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.434 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    50.434    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.548 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    50.548    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    50.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5_n_0
    SLICE_X109Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    50.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5_n_0
    SLICE_X109Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    50.890    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5_n_0
    SLICE_X109Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5/CO[3]
                         net (fo=41, routed)          1.499    52.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5_n_0
    SLICE_X105Y29        LUT2 (Prop_lut2_I1_O)        0.124    52.626 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5/O
                         net (fo=1, routed)           0.000    52.626    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5/CO[3]
                         net (fo=1, routed)           0.000    53.176    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5/CO[3]
                         net (fo=1, routed)           0.000    53.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5_n_0
    SLICE_X105Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    53.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5_n_0
    SLICE_X105Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    53.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.632 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    53.632    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.746 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    53.746    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.860 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5/CO[3]
                         net (fo=41, routed)          1.261    55.349    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5_n_0
    SLICE_X102Y30        LUT2 (Prop_lut2_I1_O)        0.124    55.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5/O
                         net (fo=1, routed)           0.000    55.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5_n_0
    SLICE_X102Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.006 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5/CO[3]
                         net (fo=1, routed)           0.000    56.006    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5_n_0
    SLICE_X102Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.123 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5/CO[3]
                         net (fo=1, routed)           0.000    56.123    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    56.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    56.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.474 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    56.474    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    56.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.708 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    56.708    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.825 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.942 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5/CO[3]
                         net (fo=41, routed)          1.316    58.258    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5_n_0
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.124    58.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5/O
                         net (fo=1, routed)           0.000    58.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5_n_0
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.932 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5/CO[3]
                         net (fo=1, routed)           0.000    58.932    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5_n_0
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5/CO[3]
                         net (fo=1, routed)           0.000    59.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5_n_0
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    59.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5_n_0
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5/CO[3]
                         net (fo=1, routed)           0.000    59.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5_n_0
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    59.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    59.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5_n_0
    SLICE_X99Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    59.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5_n_0
    SLICE_X99Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    59.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5_n_0
    SLICE_X99Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5/CO[3]
                         net (fo=41, routed)          1.357    61.201    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5_n_0
    SLICE_X98Y33         LUT2 (Prop_lut2_I1_O)        0.124    61.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5/O
                         net (fo=1, routed)           0.000    61.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5_n_0
    SLICE_X98Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    61.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5_n_0
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.975 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    61.975    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5_n_0
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5/CO[3]
                         net (fo=1, routed)           0.000    62.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5_n_0
    SLICE_X98Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5/CO[3]
                         net (fo=1, routed)           0.000    62.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5/CO[3]
                         net (fo=1, routed)           0.000    62.326    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.443 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    62.443    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.560 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    62.560    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.677 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5/CO[3]
                         net (fo=1, routed)           0.000    62.677    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.794 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5/CO[3]
                         net (fo=41, routed)          1.362    64.155    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5_n_0
    SLICE_X94Y28         LUT2 (Prop_lut2_I1_O)        0.124    64.279 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5/O
                         net (fo=1, routed)           0.000    64.279    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5/CO[3]
                         net (fo=1, routed)           0.000    64.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    64.929    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5/CO[3]
                         net (fo=1, routed)           0.000    65.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5/CO[3]
                         net (fo=1, routed)           0.000    65.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5/CO[3]
                         net (fo=1, routed)           0.000    65.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    65.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    65.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    65.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5/CO[3]
                         net (fo=41, routed)          1.369    67.117    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5_n_0
    SLICE_X97Y27         LUT2 (Prop_lut2_I1_O)        0.124    67.241 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5/O
                         net (fo=1, routed)           0.000    67.241    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.791 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5/CO[3]
                         net (fo=1, routed)           0.000    67.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5/CO[3]
                         net (fo=1, routed)           0.000    67.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    68.019    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5/CO[3]
                         net (fo=1, routed)           0.000    68.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5/CO[3]
                         net (fo=1, routed)           0.000    68.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5/CO[3]
                         net (fo=1, routed)           0.000    68.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    68.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    68.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5/CO[3]
                         net (fo=41, routed)          1.560    70.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5_n_0
    SLICE_X98Y23         LUT2 (Prop_lut2_I1_O)        0.124    70.387 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5/O
                         net (fo=1, routed)           0.000    70.387    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5_n_0
    SLICE_X98Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5/CO[3]
                         net (fo=1, routed)           0.000    70.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5_n_0
    SLICE_X98Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5/CO[3]
                         net (fo=1, routed)           0.009    71.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5/CO[3]
                         net (fo=1, routed)           0.000    71.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5_n_0
    SLICE_X98Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5/CO[3]
                         net (fo=1, routed)           0.000    71.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5_n_0
    SLICE_X98Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5/CO[3]
                         net (fo=1, routed)           0.000    71.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5_n_0
    SLICE_X98Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5/CO[3]
                         net (fo=1, routed)           0.000    71.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5_n_0
    SLICE_X98Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    71.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5_n_0
    SLICE_X98Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    71.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5_n_0
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.865 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5/CO[3]
                         net (fo=41, routed)          1.240    73.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5_n_0
    SLICE_X96Y27         LUT2 (Prop_lut2_I1_O)        0.124    73.228 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5/O
                         net (fo=1, routed)           0.000    73.228    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5_n_0
    SLICE_X96Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.761 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5/CO[3]
                         net (fo=1, routed)           0.000    73.761    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5_n_0
    SLICE_X96Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5/CO[3]
                         net (fo=1, routed)           0.000    73.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5_n_0
    SLICE_X96Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5/CO[3]
                         net (fo=1, routed)           0.000    73.995    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5_n_0
    SLICE_X96Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    74.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5/CO[3]
                         net (fo=1, routed)           0.000    74.229    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    74.346    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    74.463    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    74.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5_n_0
    SLICE_X96Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5/CO[3]
                         net (fo=41, routed)          1.225    75.923    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5_n_0
    SLICE_X90Y27         LUT2 (Prop_lut2_I1_O)        0.124    76.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5/O
                         net (fo=1, routed)           0.000    76.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5_n_0
    SLICE_X90Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5/CO[3]
                         net (fo=1, routed)           0.000    76.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5_n_0
    SLICE_X90Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5/CO[3]
                         net (fo=1, routed)           0.000    76.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5/CO[3]
                         net (fo=1, routed)           0.000    76.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.048 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5/CO[3]
                         net (fo=1, routed)           0.000    77.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.165 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    77.165    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    77.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.399 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5/CO[3]
                         net (fo=1, routed)           0.000    77.399    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5/CO[3]
                         net (fo=41, routed)          1.162    78.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5_n_0
    SLICE_X92Y29         LUT2 (Prop_lut2_I1_O)        0.124    78.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5/O
                         net (fo=1, routed)           0.000    78.802    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.335 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5/CO[3]
                         net (fo=1, routed)           0.000    79.335    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    79.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.569 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    79.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5/CO[3]
                         net (fo=1, routed)           0.000    79.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    79.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    79.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    80.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.154 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5/CO[3]
                         net (fo=1, routed)           0.000    80.154    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5/CO[3]
                         net (fo=41, routed)          1.185    81.455    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5_n_0
    SLICE_X93Y30         LUT2 (Prop_lut2_I1_O)        0.124    81.579 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5/O
                         net (fo=1, routed)           0.000    81.579    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5/CO[3]
                         net (fo=1, routed)           0.000    82.129    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    82.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5/CO[3]
                         net (fo=1, routed)           0.000    82.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.471 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.471    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5_n_0
    SLICE_X93Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.585 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5/CO[3]
                         net (fo=1, routed)           0.000    82.585    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5_n_0
    SLICE_X93Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.699 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    82.699    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5_n_0
    SLICE_X93Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.813 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.813    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5_n_0
    SLICE_X93Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5/CO[3]
                         net (fo=1, routed)           0.000    82.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5_n_0
    SLICE_X93Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5/CO[3]
                         net (fo=41, routed)          1.481    84.522    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5_n_0
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124    84.646 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5/O
                         net (fo=1, routed)           0.000    84.646    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5/CO[3]
                         net (fo=1, routed)           0.000    85.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    85.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5/CO[3]
                         net (fo=1, routed)           0.000    85.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    85.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    85.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5/CO[3]
                         net (fo=1, routed)           0.000    85.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.108 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5/CO[3]
                         net (fo=41, routed)          1.313    87.421    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5_n_0
    SLICE_X87Y26         LUT2 (Prop_lut2_I1_O)        0.124    87.545 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5/O
                         net (fo=1, routed)           0.000    87.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5_n_0
    SLICE_X87Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5/CO[3]
                         net (fo=1, routed)           0.000    88.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5/CO[3]
                         net (fo=1, routed)           0.000    88.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5_n_0
    SLICE_X87Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5/CO[3]
                         net (fo=1, routed)           0.000    88.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5_n_0
    SLICE_X87Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5/CO[3]
                         net (fo=1, routed)           0.000    88.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5_n_0
    SLICE_X87Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.551 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    88.551    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5_n_0
    SLICE_X87Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.665 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    88.665    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5_n_0
    SLICE_X87Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.779 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    88.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    88.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5/CO[3]
                         net (fo=41, routed)          1.446    90.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5_n_0
    SLICE_X88Y20         LUT2 (Prop_lut2_I1_O)        0.124    90.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5/O
                         net (fo=1, routed)           0.000    90.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5/CO[3]
                         net (fo=1, routed)           0.000    91.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5/CO[3]
                         net (fo=1, routed)           0.000    91.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5/CO[3]
                         net (fo=1, routed)           0.000    91.354    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    91.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5_n_0
    SLICE_X88Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5/CO[3]
                         net (fo=1, routed)           0.009    91.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    91.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    91.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5_n_0
    SLICE_X88Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    91.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5_n_0
    SLICE_X88Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5/CO[3]
                         net (fo=41, routed)          1.086    93.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5_n_0
    SLICE_X83Y30         LUT5 (Prop_lut5_I0_O)        0.124    93.257 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5/O
                         net (fo=1, routed)           0.000    93.257    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5_n_0
    SLICE_X83Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    93.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5_n_0
    SLICE_X83Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.921 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    93.921    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5_n_0
    SLICE_X83Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.035 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    94.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5_n_0
    SLICE_X83Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    94.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5_n_0
    SLICE_X83Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    94.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5_n_0
    SLICE_X83Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    94.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5_n_0
    SLICE_X83Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    94.491    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5_n_0
    SLICE_X83Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5/CO[3]
                         net (fo=41, routed)          1.034    95.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5_n_0
    SLICE_X84Y33         LUT2 (Prop_lut2_I1_O)        0.124    95.763 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5/O
                         net (fo=1, routed)           0.000    95.763    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.313 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5/CO[3]
                         net (fo=1, routed)           0.000    96.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5/CO[3]
                         net (fo=1, routed)           0.000    96.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.541 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5/CO[3]
                         net (fo=1, routed)           0.000    96.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.655 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    96.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.769 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    96.769    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.883 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    96.883    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.997 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    96.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.111 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    97.111    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.225 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_1__5/CO[3]
                         net (fo=43, routed)          1.183    98.408    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[11]
    SLICE_X85Y37         LUT2 (Prop_lut2_I1_O)        0.124    98.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5/O
                         net (fo=1, routed)           0.000    98.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5_n_0
    SLICE_X85Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.082 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5/CO[3]
                         net (fo=1, routed)           0.000    99.082    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5_n_0
    SLICE_X85Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    99.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5_n_0
    SLICE_X85Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5/CO[3]
                         net (fo=1, routed)           0.000    99.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5/CO[3]
                         net (fo=1, routed)           0.000    99.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5_n_0
    SLICE_X85Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    99.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5_n_0
    SLICE_X85Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    99.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5_n_0
    SLICE_X85Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    99.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5_n_0
    SLICE_X85Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    99.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5_n_0
    SLICE_X85Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_1__5/CO[3]
                         net (fo=41, routed)          1.239   101.233    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[10]
    SLICE_X87Y38         LUT2 (Prop_lut2_I1_O)        0.124   101.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5/O
                         net (fo=1, routed)           0.000   101.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5_n_0
    SLICE_X87Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.907 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   101.907    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5_n_0
    SLICE_X87Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   102.021    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5_n_0
    SLICE_X87Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5/CO[3]
                         net (fo=1, routed)           0.000   102.135    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   102.249    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5/CO[3]
                         net (fo=1, routed)           0.000   102.363    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   102.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5_n_0
    SLICE_X87Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5/CO[3]
                         net (fo=1, routed)           0.000   102.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5/CO[3]
                         net (fo=1, routed)           0.000   102.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5/CO[3]
                         net (fo=41, routed)          0.983   103.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5_n_0
    SLICE_X88Y45         LUT2 (Prop_lut2_I1_O)        0.124   103.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5/O
                         net (fo=1, routed)           0.000   103.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5/CO[3]
                         net (fo=1, routed)           0.000   104.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   104.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5/CO[3]
                         net (fo=1, routed)           0.000   104.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   104.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5/CO[3]
                         net (fo=1, routed)           0.001   104.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   105.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   105.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   105.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.389 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5/CO[3]
                         net (fo=41, routed)          1.607   106.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5_n_0
    SLICE_X90Y38         LUT2 (Prop_lut2_I1_O)        0.124   107.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5/O
                         net (fo=1, routed)           0.000   107.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   107.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   107.654    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.771 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   107.771    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.888 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5/CO[3]
                         net (fo=1, routed)           0.000   107.888    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.005 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   108.005    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.122 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5/CO[3]
                         net (fo=1, routed)           0.000   108.122    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.239 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5/CO[3]
                         net (fo=1, routed)           0.000   108.239    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5/CO[3]
                         net (fo=1, routed)           0.000   108.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5_n_0
    SLICE_X90Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   108.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.590 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_3__5/CO[3]
                         net (fo=41, routed)          1.375   109.964    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[9]
    SLICE_X91Y37         LUT2 (Prop_lut2_I1_O)        0.124   110.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5/O
                         net (fo=1, routed)           0.000   110.088    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.638 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   110.638    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.752 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5/CO[3]
                         net (fo=1, routed)           0.000   110.752    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.866 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   110.866    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.980 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5/CO[3]
                         net (fo=1, routed)           0.000   110.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5_n_0
    SLICE_X91Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.094 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5/CO[3]
                         net (fo=1, routed)           0.000   111.094    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5_n_0
    SLICE_X91Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.208 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5/CO[3]
                         net (fo=1, routed)           0.000   111.208    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.322 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   111.322    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.436 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   111.436    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.550 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5/CO[3]
                         net (fo=41, routed)          1.369   112.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5_n_0
    SLICE_X94Y38         LUT2 (Prop_lut2_I1_O)        0.124   113.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5/O
                         net (fo=1, routed)           0.000   113.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   113.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5/CO[3]
                         net (fo=1, routed)           0.000   113.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5/CO[3]
                         net (fo=1, routed)           0.000   113.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5/CO[3]
                         net (fo=1, routed)           0.000   113.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5/CO[3]
                         net (fo=1, routed)           0.000   113.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5/CO[3]
                         net (fo=1, routed)           0.000   114.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   114.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5/CO[3]
                         net (fo=1, routed)           0.000   114.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   114.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_3__5/CO[3]
                         net (fo=41, routed)          1.407   115.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[8]
    SLICE_X96Y37         LUT2 (Prop_lut2_I1_O)        0.124   116.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5/O
                         net (fo=1, routed)           0.000   116.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5_n_0
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   116.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5/CO[3]
                         net (fo=1, routed)           0.000   116.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5_n_0
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5/CO[3]
                         net (fo=1, routed)           0.000   116.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   116.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   116.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   117.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5/CO[3]
                         net (fo=1, routed)           0.000   117.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5/CO[3]
                         net (fo=1, routed)           0.000   117.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5_n_0
    SLICE_X96Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5/CO[3]
                         net (fo=1, routed)           0.000   117.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5/CO[3]
                         net (fo=41, routed)          1.228   118.740    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5_n_0
    SLICE_X97Y37         LUT2 (Prop_lut2_I1_O)        0.124   118.864 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5/O
                         net (fo=1, routed)           0.000   118.864    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5_n_0
    SLICE_X97Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.414 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5/CO[3]
                         net (fo=1, routed)           0.000   119.414    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5/CO[3]
                         net (fo=1, routed)           0.000   119.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5/CO[3]
                         net (fo=1, routed)           0.000   119.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.756 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   119.756    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5_n_0
    SLICE_X97Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.870 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5/CO[3]
                         net (fo=1, routed)           0.000   119.870    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5_n_0
    SLICE_X97Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.984 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   119.984    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5_n_0
    SLICE_X97Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.098 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5/CO[3]
                         net (fo=1, routed)           0.000   120.098    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5_n_0
    SLICE_X97Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.212 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   120.212    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5/CO[3]
                         net (fo=41, routed)          1.220   121.546    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5_n_0
    SLICE_X100Y40        LUT2 (Prop_lut2_I1_O)        0.124   121.670 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5/O
                         net (fo=1, routed)           0.000   121.670    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5_n_0
    SLICE_X100Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.203 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5/CO[3]
                         net (fo=1, routed)           0.000   122.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5_n_0
    SLICE_X100Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5/CO[3]
                         net (fo=1, routed)           0.000   122.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5/CO[3]
                         net (fo=1, routed)           0.000   122.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.554 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   122.554    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5_n_0
    SLICE_X100Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5/CO[3]
                         net (fo=1, routed)           0.000   122.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.788 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5/CO[3]
                         net (fo=1, routed)           0.000   122.788    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5_n_0
    SLICE_X100Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5/CO[3]
                         net (fo=1, routed)           0.000   122.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5_n_0
    SLICE_X100Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.022 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5/CO[3]
                         net (fo=1, routed)           0.000   123.022    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.139 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5/CO[3]
                         net (fo=41, routed)          1.329   124.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5_n_0
    SLICE_X98Y43         LUT2 (Prop_lut2_I1_O)        0.124   124.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5/O
                         net (fo=1, routed)           0.000   124.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5_n_0
    SLICE_X98Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5/CO[3]
                         net (fo=1, routed)           0.000   125.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5/CO[3]
                         net (fo=1, routed)           0.000   125.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5/CO[3]
                         net (fo=1, routed)           0.000   125.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   125.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5/CO[3]
                         net (fo=1, routed)           0.000   125.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5/CO[3]
                         net (fo=1, routed)           0.000   125.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5/CO[3]
                         net (fo=1, routed)           0.001   125.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   125.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5/CO[3]
                         net (fo=41, routed)          1.265   127.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5_n_0
    SLICE_X97Y46         LUT2 (Prop_lut2_I1_O)        0.124   127.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5/O
                         net (fo=1, routed)           0.000   127.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.002 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5/CO[3]
                         net (fo=1, routed)           0.000   128.002    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.116 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5/CO[3]
                         net (fo=1, routed)           0.000   128.116    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.230 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5/CO[3]
                         net (fo=1, routed)           0.000   128.230    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5_n_0
    SLICE_X97Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.344 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5/CO[3]
                         net (fo=1, routed)           0.001   128.344    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5/CO[3]
                         net (fo=1, routed)           0.000   128.458    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5_n_0
    SLICE_X97Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.572 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5/CO[3]
                         net (fo=1, routed)           0.000   128.572    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5_n_0
    SLICE_X97Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5/CO[3]
                         net (fo=1, routed)           0.000   128.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.800 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5/CO[3]
                         net (fo=1, routed)           0.000   128.800    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.914 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_2__5/CO[3]
                         net (fo=41, routed)          1.425   130.340    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[7]
    SLICE_X101Y42        LUT2 (Prop_lut2_I1_O)        0.124   130.464 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5/O
                         net (fo=1, routed)           0.000   130.464    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5/CO[3]
                         net (fo=1, routed)           0.000   131.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5/CO[3]
                         net (fo=1, routed)           0.000   131.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5/CO[3]
                         net (fo=1, routed)           0.000   131.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5_n_0
    SLICE_X101Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   131.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5_n_0
    SLICE_X101Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5/CO[3]
                         net (fo=1, routed)           0.000   131.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   131.584    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.698 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5/CO[3]
                         net (fo=1, routed)           0.000   131.698    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5/CO[3]
                         net (fo=1, routed)           0.001   131.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_3__5/CO[3]
                         net (fo=41, routed)          1.309   133.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[6]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.124   133.359 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5/O
                         net (fo=1, routed)           0.000   133.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5_n_0
    SLICE_X103Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.909 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5/CO[3]
                         net (fo=1, routed)           0.000   133.909    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5_n_0
    SLICE_X103Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.023 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5/CO[3]
                         net (fo=1, routed)           0.000   134.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5_n_0
    SLICE_X103Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.137 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5/CO[3]
                         net (fo=1, routed)           0.000   134.137    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5_n_0
    SLICE_X103Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.251 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   134.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.365 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5/CO[3]
                         net (fo=1, routed)           0.000   134.365    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5/CO[3]
                         net (fo=1, routed)           0.000   134.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5_n_0
    SLICE_X103Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5/CO[3]
                         net (fo=1, routed)           0.000   134.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5/CO[3]
                         net (fo=1, routed)           0.000   134.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5/CO[3]
                         net (fo=41, routed)          1.346   136.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5_n_0
    SLICE_X105Y40        LUT2 (Prop_lut2_I1_O)        0.124   136.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5/O
                         net (fo=1, routed)           0.000   136.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   136.841 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5/CO[3]
                         net (fo=1, routed)           0.000   136.841    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.955 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5/CO[3]
                         net (fo=1, routed)           0.000   136.955    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5/CO[3]
                         net (fo=1, routed)           0.000   137.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.183 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   137.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   137.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.411 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   137.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5_n_0
    SLICE_X105Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5/CO[3]
                         net (fo=1, routed)           0.000   137.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5_n_0
    SLICE_X105Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.639 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   137.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5_n_0
    SLICE_X105Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.753 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_2__5/CO[3]
                         net (fo=41, routed)          1.282   139.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[5]
    SLICE_X104Y40        LUT2 (Prop_lut2_I1_O)        0.124   139.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5/O
                         net (fo=1, routed)           0.000   139.159    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   139.692 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5/CO[3]
                         net (fo=1, routed)           0.000   139.692    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.809 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   139.809    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5/CO[3]
                         net (fo=1, routed)           0.000   139.926    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   140.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   140.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   140.277    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.394 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   140.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.511 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5/CO[3]
                         net (fo=1, routed)           0.000   140.511    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.628 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_1__5/CO[3]
                         net (fo=41, routed)          1.419   142.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[4]
    SLICE_X107Y40        LUT2 (Prop_lut2_I1_O)        0.124   142.172 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5/O
                         net (fo=1, routed)           0.000   142.172    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.722 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5/CO[3]
                         net (fo=1, routed)           0.000   142.722    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.836 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   142.836    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.950 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   142.950    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5_n_0
    SLICE_X107Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5/CO[3]
                         net (fo=1, routed)           0.000   143.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5_n_0
    SLICE_X107Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.178 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   143.178    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5_n_0
    SLICE_X107Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   143.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5_n_0
    SLICE_X107Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5/CO[3]
                         net (fo=1, routed)           0.000   143.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5/CO[3]
                         net (fo=1, routed)           0.000   143.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.634 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5/CO[3]
                         net (fo=41, routed)          1.251   144.884    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5_n_0
    SLICE_X106Y40        LUT2 (Prop_lut2_I1_O)        0.124   145.008 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5/O
                         net (fo=1, routed)           0.000   145.008    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.558 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5/CO[3]
                         net (fo=1, routed)           0.000   145.558    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.672 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5/CO[3]
                         net (fo=1, routed)           0.000   145.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5_n_0
    SLICE_X106Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.786 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   145.786    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.900 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5/CO[3]
                         net (fo=1, routed)           0.000   145.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5/CO[3]
                         net (fo=1, routed)           0.000   146.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   146.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   146.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   146.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_2__5/CO[3]
                         net (fo=41, routed)          1.324   147.794    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[3]
    SLICE_X110Y40        LUT2 (Prop_lut2_I1_O)        0.124   147.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5/O
                         net (fo=1, routed)           0.000   147.918    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5_n_0
    SLICE_X110Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   148.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   148.582    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.696 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5/CO[3]
                         net (fo=1, routed)           0.000   148.696    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   148.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5/CO[3]
                         net (fo=1, routed)           0.000   148.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.038 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5/CO[3]
                         net (fo=1, routed)           0.000   149.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.152 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5/CO[3]
                         net (fo=1, routed)           0.000   149.152    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.266 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   149.266    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.380 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_1__5/CO[3]
                         net (fo=41, routed)          1.330   150.710    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[2]
    SLICE_X102Y40        LUT2 (Prop_lut2_I1_O)        0.124   150.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5/O
                         net (fo=1, routed)           0.000   150.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   151.367 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5/CO[3]
                         net (fo=1, routed)           0.000   151.367    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.484 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   151.484    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.601 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   151.601    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5_n_0
    SLICE_X102Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.718 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5/CO[3]
                         net (fo=1, routed)           0.000   151.718    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   151.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.952 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   151.952    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   152.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.186 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   152.186    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5_n_0
    SLICE_X102Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.303 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_2__5/CO[3]
                         net (fo=41, routed)          1.381   153.684    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[1]
    SLICE_X99Y41         LUT5 (Prop_lut5_I0_O)        0.124   153.808 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5/O
                         net (fo=1, routed)           0.000   153.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   154.358 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5/CO[3]
                         net (fo=1, routed)           0.000   154.358    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5/CO[3]
                         net (fo=1, routed)           0.000   154.472    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.586 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5/CO[3]
                         net (fo=1, routed)           0.000   154.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.700 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   154.700    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   154.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.928 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   154.928    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5/CO[3]
                         net (fo=1, routed)           0.000   155.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5_n_0
    SLICE_X99Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.156 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5/CO[3]
                         net (fo=1, routed)           0.000   155.156    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   155.384 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_1__5/CO[2]
                         net (fo=18, routed)          1.148   156.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_73[0]
    SLICE_X91Y31         LUT1 (Prop_lut1_I0_O)        0.313   156.845 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/i___32_i_15__5/O
                         net (fo=1, routed)           0.431   157.276    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_44
    SLICE_X88Y31         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642   157.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5/O[3]
                         net (fo=2, routed)           0.921   158.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5_n_4
    SLICE_X86Y29         LUT3 (Prop_lut3_I0_O)        0.306   159.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_35__5/O
                         net (fo=1, routed)           0.000   159.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/L[1]
    SLICE_X86Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   159.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5_n_0
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.775 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   159.775    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5_n_0
    SLICE_X86Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.892 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   159.892    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5_n_0
    SLICE_X86Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.009 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5/CO[3]
                         net (fo=1, routed)           0.000   160.009    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5_n_0
    SLICE_X86Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   160.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5_n_0
    SLICE_X86Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5_n_0
    SLICE_X86Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5_n_0
    SLICE_X86Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5_n_0
    SLICE_X86Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5/CO[3]
                         net (fo=1, routed)           0.000   160.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5_n_0
    SLICE_X86Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5/CO[3]
                         net (fo=1, routed)           0.000   160.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5_n_0
    SLICE_X86Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   161.034 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5/O[1]
                         net (fo=1, routed)           0.723   161.758    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5_n_6
    SLICE_X87Y37         LUT6 (Prop_lut6_I0_O)        0.306   162.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5/O
                         net (fo=2, routed)           0.414   162.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I1_O)        0.124   162.601 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5/O
                         net (fo=1, routed)           0.985   163.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5_n_0
    SLICE_X87Y36         LUT6 (Prop_lut6_I4_O)        0.124   163.710 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_1__5/O
                         net (fo=48, routed)          0.574   164.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_154
    SLICE_X87Y35         LUT6 (Prop_lut6_I1_O)        0.124   164.408 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58/O
                         net (fo=2, routed)           0.504   164.913    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58_n_0
    SLICE_X85Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   165.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95/CO[3]
                         net (fo=1, routed)           0.000   165.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95_n_0
    SLICE_X85Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.607 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91/CO[3]
                         net (fo=1, routed)           0.000   165.607    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91_n_0
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88/CO[3]
                         net (fo=1, routed)           0.000   165.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88_n_0
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   166.055 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_36/O[1]
                         net (fo=2, routed)           0.830   166.885    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_80[1]
    SLICE_X86Y42         LUT4 (Prop_lut4_I0_O)        0.303   167.188 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139/O
                         net (fo=1, routed)           0.282   167.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139_n_0
    SLICE_X86Y42         LUT5 (Prop_lut5_I4_O)        0.124   167.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_99/O
                         net (fo=1, routed)           0.162   167.755    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_43
    SLICE_X86Y42         LUT6 (Prop_lut6_I5_O)        0.124   167.879 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59/O
                         net (fo=2, routed)           0.303   168.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59_n_0
    SLICE_X89Y43         LUT5 (Prop_lut5_I4_O)        0.124   168.307 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35/O
                         net (fo=15, routed)          0.830   169.136    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35_n_0
    SLICE_X86Y45         LUT6 (Prop_lut6_I4_O)        0.124   169.260 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_2/O
                         net (fo=3, routed)           1.012   170.273    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_17[15]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_B[17]_P[30])
                                                      3.656   173.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51/P[30]
                         net (fo=2, routed)           1.147   175.075    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/P[30]
    SLICE_X91Y46         LUT6 (Prop_lut6_I2_O)        0.124   175.199 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56/O
                         net (fo=1, routed)           0.149   175.348    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56_n_0
    SLICE_X91Y46         LUT5 (Prop_lut5_I1_O)        0.124   175.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_20__0/O
                         net (fo=50, routed)          1.361   176.833    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_0
    SLICE_X74Y37         LUT3 (Prop_lut3_I0_O)        0.124   176.957 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52/O
                         net (fo=5, routed)           0.524   177.481    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52_n_0
    SLICE_X71Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   178.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61/CO[3]
                         net (fo=1, routed)           0.000   178.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61_n_0
    SLICE_X71Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   178.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_60/O[1]
                         net (fo=3, routed)           1.000   179.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_9[1]
    SLICE_X64Y37         LUT4 (Prop_lut4_I2_O)        0.331   179.726 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79/O
                         net (fo=1, routed)           0.477   180.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79_n_0
    SLICE_X57Y39         LUT5 (Prop_lut5_I4_O)        0.326   180.529 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66/O
                         net (fo=1, routed)           0.149   180.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.124   180.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55/O
                         net (fo=2, routed)           0.575   181.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124   181.501 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_24__0/O
                         net (fo=30, routed)          0.669   182.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_3
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124   182.294 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_8__0/O
                         net (fo=8, routed)           1.101   183.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__51[8]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841   187.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__0/P[8]
                         net (fo=2, routed)           1.124   188.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/to_s128[0]
    SLICE_X39Y35         LUT3 (Prop_lut3_I1_O)        0.150   188.509 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72/O
                         net (fo=2, routed)           0.668   189.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.326   189.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75/O
                         net (fo=1, routed)           0.000   189.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   190.053 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20/CO[3]
                         net (fo=1, routed)           0.000   190.053    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19/CO[3]
                         net (fo=1, routed)           0.000   190.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18/CO[3]
                         net (fo=1, routed)           0.000   190.281    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   190.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_17/O[3]
                         net (fo=15, routed)          1.330   191.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC_n_0
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[23])
                                                      4.023   195.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25/P[23]
                         net (fo=3, routed)           0.879   196.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25_n_82
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124   196.949 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41/O
                         net (fo=1, routed)           0.264   197.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124   197.338 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17/O
                         net (fo=62, routed)          0.605   197.942    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I2_O)        0.124   198.066 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42/O
                         net (fo=4, routed)           0.509   198.575    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   199.170 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36/CO[3]
                         net (fo=1, routed)           0.000   199.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.287 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31/CO[3]
                         net (fo=1, routed)           0.000   199.287    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26/CO[3]
                         net (fo=1, routed)           0.000   199.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   199.623 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22/O[0]
                         net (fo=3, routed)           0.865   200.488    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22_n_7
    SLICE_X57Y51         LUT4 (Prop_lut4_I3_O)        0.295   200.783 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65/O
                         net (fo=1, routed)           0.551   201.334    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65_n_0
    SLICE_X65Y51         LUT5 (Prop_lut5_I4_O)        0.124   201.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64/O
                         net (fo=1, routed)           0.394   201.852    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124   201.976 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44/O
                         net (fo=2, routed)           0.275   202.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I2_O)        0.124   202.375 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21/O
                         net (fo=30, routed)          1.565   203.941    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21_n_0
    SLICE_X103Y51        LUT6 (Prop_lut6_I4_O)        0.124   204.065 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_6/O
                         net (fo=4, routed)           0.781   204.845    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_6_n_0
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841   208.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__29/P[15]
                         net (fo=1, routed)           1.053   209.740    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__29_n_90
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036   213.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__30/PCOUT[47]
                         net (fo=1, routed)           0.002   213.778    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__30_n_106
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   215.296 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__31/P[0]
                         net (fo=1, routed)           0.903   216.199    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__31_n_105
    SLICE_X104Y61        LUT1 (Prop_lut1_I0_O)        0.124   216.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][14]_i_44/O
                         net (fo=1, routed)           0.000   216.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][14]_i_44_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   216.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000   216.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_23_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.820 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.820    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_15_n_0
    SLICE_X104Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.937 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.937    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_15_n_0
    SLICE_X104Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.054 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000   217.054    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_25_n_0
    SLICE_X104Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.171 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_10/CO[3]
                         net (fo=1, routed)           0.000   217.171    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_10_n_0
    SLICE_X104Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.288 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000   217.288    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_32_n_0
    SLICE_X104Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.405 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000   217.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_31_n_0
    SLICE_X104Y68        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   217.720 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_36/O[3]
                         net (fo=2, routed)           0.605   218.324    design_1_i/mem_axi_0/U0_n_827
    SLICE_X105Y68        LUT4 (Prop_lut4_I3_O)        0.307   218.631 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_65/O
                         net (fo=1, routed)           0.263   218.894    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_65_n_0
    SLICE_X105Y68        LUT5 (Prop_lut5_I4_O)        0.124   219.018 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_33/O
                         net (fo=1, routed)           0.873   219.892    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_33_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I4_O)        0.124   220.016 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_12/O
                         net (fo=49, routed)          1.160   221.176    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_12_n_0
    SLICE_X107Y61        LUT3 (Prop_lut3_I0_O)        0.124   221.300 r  design_1_i/mem_axi_0/weights_hid[1][2][7]_i_21/O
                         net (fo=1, routed)           0.195   221.495    design_1_i/mem_axi_0/weights_hid[1][2][7]_i_21_n_0
    SLICE_X106Y61        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   222.075 r  design_1_i/mem_axi_0/weights_hid_reg[1][2][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   222.075    design_1_i/mem_axi_0/weights_hid_reg[1][2][7]_i_16_n_0
    SLICE_X106Y62        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   222.314 f  design_1_i/mem_axi_0/weights_hid_reg[1][2][11]_i_16/O[2]
                         net (fo=2, routed)           0.820   223.134    design_1_i/mem_axi_0/weights_hid_reg[1][2][11]_i_16_n_5
    SLICE_X107Y61        LUT4 (Prop_lut4_I0_O)        0.302   223.436 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_78/O
                         net (fo=1, routed)           0.151   223.587    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_78_n_0
    SLICE_X107Y61        LUT5 (Prop_lut5_I4_O)        0.124   223.711 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_41/O
                         net (fo=1, routed)           1.070   224.781    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_41_n_0
    SLICE_X94Y63         LUT6 (Prop_lut6_I5_O)        0.124   224.905 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_22/O
                         net (fo=2, routed)           0.580   225.485    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_22_n_0
    SLICE_X94Y64         LUT6 (Prop_lut6_I0_O)        0.124   225.609 r  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_13/O
                         net (fo=15, routed)          0.658   226.267    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__31_4
    SLICE_X98Y62         LUT6 (Prop_lut6_I3_O)        0.124   226.391 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][3]_i_5/O
                         net (fo=1, routed)           0.000   226.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][3]_i_5_n_0
    SLICE_X98Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   226.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   226.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][3]_i_2_n_0
    SLICE_X98Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.041    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_2_n_0
    SLICE_X98Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.158 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.158    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_2_n_0
    SLICE_X98Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_2_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   227.529 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][15]_i_2/CO[0]
                         net (fo=16, routed)          0.922   228.451    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid_reg[1][2][14]_0[0]
    SLICE_X98Y61         LUT4 (Prop_lut4_I3_O)        0.367   228.818 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid[1][2][1]_i_1/O
                         net (fo=1, routed)           0.000   228.818    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/reg_init_reg_rep_1[1]
    SLICE_X98Y61         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.605    12.784    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X98Y61         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][1]/C
                         clock pessimism              0.115    12.899    
                         clock uncertainty           -0.154    12.745    
    SLICE_X98Y61         FDCE (Setup_fdce_C_D)        0.081    12.826    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][1]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                        -228.818    
  -------------------------------------------------------------------
                         slack                               -215.993    

Slack (VIOLATED) :        -215.990ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        225.665ns  (logic 123.171ns (54.581%)  route 102.494ns (45.419%))
  Logic Levels:           548  (CARRY4=449 DSP48E1=8 LUT1=3 LUT2=43 LUT3=8 LUT4=7 LUT5=11 LUT6=19)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.790     3.084    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X102Y29        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y29        FDCE (Prop_fdce_C_Q)         0.478     3.562 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/Q
                         net (fo=4, routed)           0.829     4.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/weights_out_reg[2][3][15][14]
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[11])
                                                      3.828     8.219 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__1/P[11]
                         net (fo=3, routed)           0.964     9.182    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/to_s291[3]
    SLICE_X99Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.306 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5/O
                         net (fo=2, routed)           1.007    10.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5_n_0
    SLICE_X96Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5/O
                         net (fo=2, routed)           0.644    11.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5_n_0
    SLICE_X97Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.205 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5/O
                         net (fo=1, routed)           0.000    11.205    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.737 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.737    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.071 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1/O[1]
                         net (fo=2, routed)           0.916    12.987    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1_n_6
    SLICE_X89Y23         LUT2 (Prop_lut2_I0_O)        0.303    13.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    13.840    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___21_i_2__5/O[3]
                         net (fo=94, routed)          1.062    15.215    design_1_i/mem_axi_0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/or_reduce
    SLICE_X92Y27         LUT3 (Prop_lut3_I1_O)        0.306    15.521 r  design_1_i/mem_axi_0/i___4_i_26__5/O
                         net (fo=1, routed)           0.000    15.521    design_1_i/mem_axi_0/i___4_i_26__5_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    15.948 r  design_1_i/mem_axi_0/i___4_i_19__5/O[1]
                         net (fo=1, routed)           0.463    16.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/b_out_reg[2][15]_0[1]
    SLICE_X91Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    17.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    17.118    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5_n_0
    SLICE_X91Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_2__5/O[1]
                         net (fo=34, routed)          1.190    18.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_12[1]
    SLICE_X83Y26         LUT5 (Prop_lut5_I1_O)        0.303    18.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6/O
                         net (fo=1, routed)           0.000    18.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.495 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7/CO[3]
                         net (fo=1, routed)           0.000    19.495    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.609 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7/CO[3]
                         net (fo=1, routed)           0.000    19.609    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.766 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_2__7/CO[1]
                         net (fo=122, routed)         0.327    20.093    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/b_out_reg[2][15]_25[0]
    SLICE_X85Y28         LUT1 (Prop_lut1_I0_O)        0.329    20.422 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_i_1__7/O
                         net (fo=16, routed)          1.167    21.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/A_0[16]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[3])
                                                      3.841    25.430 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg/P[3]
                         net (fo=50, routed)          1.211    26.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__0[3]
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    26.765 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5/O
                         net (fo=1, routed)           0.000    26.765    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.298 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    27.298    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.415 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5/CO[3]
                         net (fo=1, routed)           0.000    27.415    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5/CO[3]
                         net (fo=1, routed)           0.009    27.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    27.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.912 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5/CO[0]
                         net (fo=1485, routed)        1.005    28.917    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5_n_3
    SLICE_X99Y21         LUT3 (Prop_lut3_I1_O)        0.367    29.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5/O
                         net (fo=1, routed)           0.000    29.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    29.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    29.948    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    30.062    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5_n_0
    SLICE_X99Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5/CO[3]
                         net (fo=1, routed)           0.009    30.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5_n_0
    SLICE_X99Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.299 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5/CO[3]
                         net (fo=1, routed)           0.000    30.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    30.413    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.527 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    30.527    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5_n_0
    SLICE_X99Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    30.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5_n_0
    SLICE_X99Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.869 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5/CO[2]
                         net (fo=41, routed)          0.975    31.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5_n_1
    SLICE_X100Y21        LUT2 (Prop_lut2_I1_O)        0.313    32.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5/O
                         net (fo=1, routed)           0.000    32.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5_n_0
    SLICE_X100Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.690 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    32.690    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5_n_0
    SLICE_X100Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    32.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5_n_0
    SLICE_X100Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    32.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5_n_0
    SLICE_X100Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5/CO[3]
                         net (fo=1, routed)           0.009    33.050    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5_n_0
    SLICE_X100Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    33.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5_n_0
    SLICE_X100Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5/CO[3]
                         net (fo=1, routed)           0.000    33.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5_n_0
    SLICE_X100Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.401 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    33.401    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5_n_0
    SLICE_X100Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    33.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5_n_0
    SLICE_X100Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.635 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5/CO[3]
                         net (fo=41, routed)          1.403    35.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5_n_0
    SLICE_X101Y24        LUT2 (Prop_lut2_I1_O)        0.124    35.162 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5/O
                         net (fo=1, routed)           0.000    35.162    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5_n_0
    SLICE_X101Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5/CO[3]
                         net (fo=1, routed)           0.009    35.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5_n_0
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    35.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5_n_0
    SLICE_X101Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.949 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    35.949    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5_n_0
    SLICE_X101Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.063 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    36.063    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5_n_0
    SLICE_X101Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.177 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    36.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5_n_0
    SLICE_X101Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5/CO[3]
                         net (fo=1, routed)           0.000    36.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    36.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    36.519    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5/CO[3]
                         net (fo=41, routed)          0.962    37.595    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5_n_0
    SLICE_X101Y33        LUT2 (Prop_lut2_I1_O)        0.124    37.719 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5/O
                         net (fo=1, routed)           0.000    37.719    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5_n_0
    SLICE_X101Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.269 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5_n_0
    SLICE_X101Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    38.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.497 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    38.497    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5_n_0
    SLICE_X101Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.611 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    38.611    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5_n_0
    SLICE_X101Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.725 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    38.725    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5_n_0
    SLICE_X101Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.839 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    38.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5_n_0
    SLICE_X101Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.953 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5/CO[3]
                         net (fo=1, routed)           0.000    38.953    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.067 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    39.067    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5/CO[3]
                         net (fo=41, routed)          1.408    40.588    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5_n_0
    SLICE_X100Y31        LUT2 (Prop_lut2_I1_O)        0.124    40.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5/O
                         net (fo=1, routed)           0.000    40.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5_n_0
    SLICE_X100Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.245 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    41.245    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5_n_0
    SLICE_X100Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    41.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5_n_0
    SLICE_X100Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    41.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5_n_0
    SLICE_X100Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.596 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    41.596    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5_n_0
    SLICE_X100Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.713 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5/CO[3]
                         net (fo=1, routed)           0.000    41.713    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5_n_0
    SLICE_X100Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.830 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    41.830    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5_n_0
    SLICE_X100Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    41.947    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5_n_0
    SLICE_X100Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    42.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5_n_0
    SLICE_X100Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5/CO[3]
                         net (fo=41, routed)          1.392    43.573    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5_n_0
    SLICE_X103Y31        LUT2 (Prop_lut2_I1_O)        0.124    43.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5/O
                         net (fo=1, routed)           0.000    43.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5_n_0
    SLICE_X103Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    44.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5_n_0
    SLICE_X103Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    44.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5_n_0
    SLICE_X103Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    44.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    44.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    44.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.817 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    44.817    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    44.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5_n_0
    SLICE_X103Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.045 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5/CO[3]
                         net (fo=1, routed)           0.000    45.045    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5_n_0
    SLICE_X103Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5/CO[3]
                         net (fo=41, routed)          1.327    46.486    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5_n_0
    SLICE_X106Y31        LUT2 (Prop_lut2_I1_O)        0.124    46.610 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5/O
                         net (fo=1, routed)           0.000    46.610    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5_n_0
    SLICE_X106Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5/CO[3]
                         net (fo=1, routed)           0.000    47.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5_n_0
    SLICE_X106Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    47.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5_n_0
    SLICE_X106Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    47.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5_n_0
    SLICE_X106Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    47.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5_n_0
    SLICE_X106Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    47.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5_n_0
    SLICE_X106Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    47.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5_n_0
    SLICE_X106Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    47.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.958 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    47.958    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.072 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5/CO[3]
                         net (fo=41, routed)          1.346    49.418    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I1_O)        0.124    49.542 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5/O
                         net (fo=1, routed)           0.000    49.542    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5_n_0
    SLICE_X109Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5/CO[3]
                         net (fo=1, routed)           0.000    50.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5_n_0
    SLICE_X109Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.206 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    50.206    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5_n_0
    SLICE_X109Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    50.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.434 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    50.434    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.548 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    50.548    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    50.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5_n_0
    SLICE_X109Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    50.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5_n_0
    SLICE_X109Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    50.890    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5_n_0
    SLICE_X109Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5/CO[3]
                         net (fo=41, routed)          1.499    52.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5_n_0
    SLICE_X105Y29        LUT2 (Prop_lut2_I1_O)        0.124    52.626 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5/O
                         net (fo=1, routed)           0.000    52.626    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5/CO[3]
                         net (fo=1, routed)           0.000    53.176    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5/CO[3]
                         net (fo=1, routed)           0.000    53.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5_n_0
    SLICE_X105Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    53.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5_n_0
    SLICE_X105Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    53.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.632 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    53.632    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.746 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    53.746    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.860 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5/CO[3]
                         net (fo=41, routed)          1.261    55.349    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5_n_0
    SLICE_X102Y30        LUT2 (Prop_lut2_I1_O)        0.124    55.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5/O
                         net (fo=1, routed)           0.000    55.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5_n_0
    SLICE_X102Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.006 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5/CO[3]
                         net (fo=1, routed)           0.000    56.006    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5_n_0
    SLICE_X102Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.123 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5/CO[3]
                         net (fo=1, routed)           0.000    56.123    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    56.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    56.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.474 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    56.474    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    56.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.708 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    56.708    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.825 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.942 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5/CO[3]
                         net (fo=41, routed)          1.316    58.258    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5_n_0
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.124    58.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5/O
                         net (fo=1, routed)           0.000    58.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5_n_0
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.932 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5/CO[3]
                         net (fo=1, routed)           0.000    58.932    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5_n_0
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5/CO[3]
                         net (fo=1, routed)           0.000    59.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5_n_0
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    59.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5_n_0
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5/CO[3]
                         net (fo=1, routed)           0.000    59.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5_n_0
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    59.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    59.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5_n_0
    SLICE_X99Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    59.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5_n_0
    SLICE_X99Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    59.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5_n_0
    SLICE_X99Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5/CO[3]
                         net (fo=41, routed)          1.357    61.201    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5_n_0
    SLICE_X98Y33         LUT2 (Prop_lut2_I1_O)        0.124    61.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5/O
                         net (fo=1, routed)           0.000    61.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5_n_0
    SLICE_X98Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    61.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5_n_0
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.975 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    61.975    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5_n_0
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5/CO[3]
                         net (fo=1, routed)           0.000    62.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5_n_0
    SLICE_X98Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5/CO[3]
                         net (fo=1, routed)           0.000    62.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5/CO[3]
                         net (fo=1, routed)           0.000    62.326    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.443 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    62.443    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.560 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    62.560    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.677 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5/CO[3]
                         net (fo=1, routed)           0.000    62.677    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.794 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5/CO[3]
                         net (fo=41, routed)          1.362    64.155    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5_n_0
    SLICE_X94Y28         LUT2 (Prop_lut2_I1_O)        0.124    64.279 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5/O
                         net (fo=1, routed)           0.000    64.279    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5/CO[3]
                         net (fo=1, routed)           0.000    64.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    64.929    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5/CO[3]
                         net (fo=1, routed)           0.000    65.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5/CO[3]
                         net (fo=1, routed)           0.000    65.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5/CO[3]
                         net (fo=1, routed)           0.000    65.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    65.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    65.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    65.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5/CO[3]
                         net (fo=41, routed)          1.369    67.117    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5_n_0
    SLICE_X97Y27         LUT2 (Prop_lut2_I1_O)        0.124    67.241 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5/O
                         net (fo=1, routed)           0.000    67.241    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.791 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5/CO[3]
                         net (fo=1, routed)           0.000    67.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5/CO[3]
                         net (fo=1, routed)           0.000    67.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    68.019    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5/CO[3]
                         net (fo=1, routed)           0.000    68.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5/CO[3]
                         net (fo=1, routed)           0.000    68.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5/CO[3]
                         net (fo=1, routed)           0.000    68.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    68.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    68.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5/CO[3]
                         net (fo=41, routed)          1.560    70.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5_n_0
    SLICE_X98Y23         LUT2 (Prop_lut2_I1_O)        0.124    70.387 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5/O
                         net (fo=1, routed)           0.000    70.387    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5_n_0
    SLICE_X98Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5/CO[3]
                         net (fo=1, routed)           0.000    70.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5_n_0
    SLICE_X98Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5/CO[3]
                         net (fo=1, routed)           0.009    71.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5/CO[3]
                         net (fo=1, routed)           0.000    71.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5_n_0
    SLICE_X98Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5/CO[3]
                         net (fo=1, routed)           0.000    71.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5_n_0
    SLICE_X98Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5/CO[3]
                         net (fo=1, routed)           0.000    71.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5_n_0
    SLICE_X98Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5/CO[3]
                         net (fo=1, routed)           0.000    71.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5_n_0
    SLICE_X98Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    71.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5_n_0
    SLICE_X98Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    71.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5_n_0
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.865 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5/CO[3]
                         net (fo=41, routed)          1.240    73.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5_n_0
    SLICE_X96Y27         LUT2 (Prop_lut2_I1_O)        0.124    73.228 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5/O
                         net (fo=1, routed)           0.000    73.228    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5_n_0
    SLICE_X96Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.761 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5/CO[3]
                         net (fo=1, routed)           0.000    73.761    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5_n_0
    SLICE_X96Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5/CO[3]
                         net (fo=1, routed)           0.000    73.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5_n_0
    SLICE_X96Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5/CO[3]
                         net (fo=1, routed)           0.000    73.995    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5_n_0
    SLICE_X96Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    74.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5/CO[3]
                         net (fo=1, routed)           0.000    74.229    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    74.346    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    74.463    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    74.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5_n_0
    SLICE_X96Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5/CO[3]
                         net (fo=41, routed)          1.225    75.923    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5_n_0
    SLICE_X90Y27         LUT2 (Prop_lut2_I1_O)        0.124    76.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5/O
                         net (fo=1, routed)           0.000    76.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5_n_0
    SLICE_X90Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5/CO[3]
                         net (fo=1, routed)           0.000    76.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5_n_0
    SLICE_X90Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5/CO[3]
                         net (fo=1, routed)           0.000    76.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5/CO[3]
                         net (fo=1, routed)           0.000    76.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.048 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5/CO[3]
                         net (fo=1, routed)           0.000    77.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.165 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    77.165    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    77.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.399 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5/CO[3]
                         net (fo=1, routed)           0.000    77.399    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5/CO[3]
                         net (fo=41, routed)          1.162    78.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5_n_0
    SLICE_X92Y29         LUT2 (Prop_lut2_I1_O)        0.124    78.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5/O
                         net (fo=1, routed)           0.000    78.802    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.335 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5/CO[3]
                         net (fo=1, routed)           0.000    79.335    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    79.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.569 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    79.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5/CO[3]
                         net (fo=1, routed)           0.000    79.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    79.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    79.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    80.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.154 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5/CO[3]
                         net (fo=1, routed)           0.000    80.154    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5/CO[3]
                         net (fo=41, routed)          1.185    81.455    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5_n_0
    SLICE_X93Y30         LUT2 (Prop_lut2_I1_O)        0.124    81.579 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5/O
                         net (fo=1, routed)           0.000    81.579    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5/CO[3]
                         net (fo=1, routed)           0.000    82.129    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    82.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5/CO[3]
                         net (fo=1, routed)           0.000    82.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.471 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.471    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5_n_0
    SLICE_X93Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.585 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5/CO[3]
                         net (fo=1, routed)           0.000    82.585    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5_n_0
    SLICE_X93Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.699 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    82.699    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5_n_0
    SLICE_X93Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.813 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.813    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5_n_0
    SLICE_X93Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5/CO[3]
                         net (fo=1, routed)           0.000    82.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5_n_0
    SLICE_X93Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5/CO[3]
                         net (fo=41, routed)          1.481    84.522    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5_n_0
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124    84.646 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5/O
                         net (fo=1, routed)           0.000    84.646    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5/CO[3]
                         net (fo=1, routed)           0.000    85.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    85.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5/CO[3]
                         net (fo=1, routed)           0.000    85.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    85.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    85.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5/CO[3]
                         net (fo=1, routed)           0.000    85.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.108 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5/CO[3]
                         net (fo=41, routed)          1.313    87.421    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5_n_0
    SLICE_X87Y26         LUT2 (Prop_lut2_I1_O)        0.124    87.545 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5/O
                         net (fo=1, routed)           0.000    87.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5_n_0
    SLICE_X87Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5/CO[3]
                         net (fo=1, routed)           0.000    88.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5/CO[3]
                         net (fo=1, routed)           0.000    88.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5_n_0
    SLICE_X87Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5/CO[3]
                         net (fo=1, routed)           0.000    88.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5_n_0
    SLICE_X87Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5/CO[3]
                         net (fo=1, routed)           0.000    88.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5_n_0
    SLICE_X87Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.551 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    88.551    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5_n_0
    SLICE_X87Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.665 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    88.665    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5_n_0
    SLICE_X87Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.779 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    88.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    88.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5/CO[3]
                         net (fo=41, routed)          1.446    90.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5_n_0
    SLICE_X88Y20         LUT2 (Prop_lut2_I1_O)        0.124    90.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5/O
                         net (fo=1, routed)           0.000    90.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5/CO[3]
                         net (fo=1, routed)           0.000    91.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5/CO[3]
                         net (fo=1, routed)           0.000    91.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5/CO[3]
                         net (fo=1, routed)           0.000    91.354    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    91.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5_n_0
    SLICE_X88Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5/CO[3]
                         net (fo=1, routed)           0.009    91.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    91.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    91.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5_n_0
    SLICE_X88Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    91.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5_n_0
    SLICE_X88Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5/CO[3]
                         net (fo=41, routed)          1.086    93.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5_n_0
    SLICE_X83Y30         LUT5 (Prop_lut5_I0_O)        0.124    93.257 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5/O
                         net (fo=1, routed)           0.000    93.257    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5_n_0
    SLICE_X83Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    93.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5_n_0
    SLICE_X83Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.921 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    93.921    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5_n_0
    SLICE_X83Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.035 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    94.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5_n_0
    SLICE_X83Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    94.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5_n_0
    SLICE_X83Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    94.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5_n_0
    SLICE_X83Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    94.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5_n_0
    SLICE_X83Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    94.491    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5_n_0
    SLICE_X83Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5/CO[3]
                         net (fo=41, routed)          1.034    95.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5_n_0
    SLICE_X84Y33         LUT2 (Prop_lut2_I1_O)        0.124    95.763 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5/O
                         net (fo=1, routed)           0.000    95.763    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.313 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5/CO[3]
                         net (fo=1, routed)           0.000    96.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5/CO[3]
                         net (fo=1, routed)           0.000    96.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.541 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5/CO[3]
                         net (fo=1, routed)           0.000    96.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.655 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    96.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.769 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    96.769    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.883 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    96.883    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.997 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    96.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.111 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    97.111    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.225 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_1__5/CO[3]
                         net (fo=43, routed)          1.183    98.408    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[11]
    SLICE_X85Y37         LUT2 (Prop_lut2_I1_O)        0.124    98.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5/O
                         net (fo=1, routed)           0.000    98.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5_n_0
    SLICE_X85Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.082 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5/CO[3]
                         net (fo=1, routed)           0.000    99.082    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5_n_0
    SLICE_X85Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    99.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5_n_0
    SLICE_X85Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5/CO[3]
                         net (fo=1, routed)           0.000    99.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5/CO[3]
                         net (fo=1, routed)           0.000    99.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5_n_0
    SLICE_X85Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    99.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5_n_0
    SLICE_X85Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    99.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5_n_0
    SLICE_X85Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    99.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5_n_0
    SLICE_X85Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    99.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5_n_0
    SLICE_X85Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_1__5/CO[3]
                         net (fo=41, routed)          1.239   101.233    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[10]
    SLICE_X87Y38         LUT2 (Prop_lut2_I1_O)        0.124   101.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5/O
                         net (fo=1, routed)           0.000   101.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5_n_0
    SLICE_X87Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.907 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   101.907    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5_n_0
    SLICE_X87Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   102.021    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5_n_0
    SLICE_X87Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5/CO[3]
                         net (fo=1, routed)           0.000   102.135    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   102.249    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5/CO[3]
                         net (fo=1, routed)           0.000   102.363    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   102.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5_n_0
    SLICE_X87Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5/CO[3]
                         net (fo=1, routed)           0.000   102.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5/CO[3]
                         net (fo=1, routed)           0.000   102.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5/CO[3]
                         net (fo=41, routed)          0.983   103.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5_n_0
    SLICE_X88Y45         LUT2 (Prop_lut2_I1_O)        0.124   103.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5/O
                         net (fo=1, routed)           0.000   103.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5/CO[3]
                         net (fo=1, routed)           0.000   104.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   104.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5/CO[3]
                         net (fo=1, routed)           0.000   104.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   104.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5/CO[3]
                         net (fo=1, routed)           0.001   104.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   105.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   105.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   105.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.389 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5/CO[3]
                         net (fo=41, routed)          1.607   106.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5_n_0
    SLICE_X90Y38         LUT2 (Prop_lut2_I1_O)        0.124   107.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5/O
                         net (fo=1, routed)           0.000   107.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   107.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   107.654    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.771 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   107.771    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.888 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5/CO[3]
                         net (fo=1, routed)           0.000   107.888    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.005 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   108.005    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.122 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5/CO[3]
                         net (fo=1, routed)           0.000   108.122    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.239 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5/CO[3]
                         net (fo=1, routed)           0.000   108.239    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5/CO[3]
                         net (fo=1, routed)           0.000   108.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5_n_0
    SLICE_X90Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   108.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.590 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_3__5/CO[3]
                         net (fo=41, routed)          1.375   109.964    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[9]
    SLICE_X91Y37         LUT2 (Prop_lut2_I1_O)        0.124   110.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5/O
                         net (fo=1, routed)           0.000   110.088    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.638 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   110.638    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.752 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5/CO[3]
                         net (fo=1, routed)           0.000   110.752    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.866 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   110.866    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.980 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5/CO[3]
                         net (fo=1, routed)           0.000   110.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5_n_0
    SLICE_X91Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.094 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5/CO[3]
                         net (fo=1, routed)           0.000   111.094    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5_n_0
    SLICE_X91Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.208 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5/CO[3]
                         net (fo=1, routed)           0.000   111.208    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.322 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   111.322    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.436 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   111.436    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.550 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5/CO[3]
                         net (fo=41, routed)          1.369   112.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5_n_0
    SLICE_X94Y38         LUT2 (Prop_lut2_I1_O)        0.124   113.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5/O
                         net (fo=1, routed)           0.000   113.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   113.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5/CO[3]
                         net (fo=1, routed)           0.000   113.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5/CO[3]
                         net (fo=1, routed)           0.000   113.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5/CO[3]
                         net (fo=1, routed)           0.000   113.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5/CO[3]
                         net (fo=1, routed)           0.000   113.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5/CO[3]
                         net (fo=1, routed)           0.000   114.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   114.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5/CO[3]
                         net (fo=1, routed)           0.000   114.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   114.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_3__5/CO[3]
                         net (fo=41, routed)          1.407   115.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[8]
    SLICE_X96Y37         LUT2 (Prop_lut2_I1_O)        0.124   116.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5/O
                         net (fo=1, routed)           0.000   116.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5_n_0
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   116.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5/CO[3]
                         net (fo=1, routed)           0.000   116.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5_n_0
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5/CO[3]
                         net (fo=1, routed)           0.000   116.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   116.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   116.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   117.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5/CO[3]
                         net (fo=1, routed)           0.000   117.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5/CO[3]
                         net (fo=1, routed)           0.000   117.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5_n_0
    SLICE_X96Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5/CO[3]
                         net (fo=1, routed)           0.000   117.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5/CO[3]
                         net (fo=41, routed)          1.228   118.740    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5_n_0
    SLICE_X97Y37         LUT2 (Prop_lut2_I1_O)        0.124   118.864 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5/O
                         net (fo=1, routed)           0.000   118.864    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5_n_0
    SLICE_X97Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.414 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5/CO[3]
                         net (fo=1, routed)           0.000   119.414    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5/CO[3]
                         net (fo=1, routed)           0.000   119.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5/CO[3]
                         net (fo=1, routed)           0.000   119.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.756 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   119.756    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5_n_0
    SLICE_X97Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.870 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5/CO[3]
                         net (fo=1, routed)           0.000   119.870    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5_n_0
    SLICE_X97Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.984 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   119.984    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5_n_0
    SLICE_X97Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.098 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5/CO[3]
                         net (fo=1, routed)           0.000   120.098    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5_n_0
    SLICE_X97Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.212 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   120.212    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5/CO[3]
                         net (fo=41, routed)          1.220   121.546    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5_n_0
    SLICE_X100Y40        LUT2 (Prop_lut2_I1_O)        0.124   121.670 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5/O
                         net (fo=1, routed)           0.000   121.670    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5_n_0
    SLICE_X100Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.203 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5/CO[3]
                         net (fo=1, routed)           0.000   122.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5_n_0
    SLICE_X100Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5/CO[3]
                         net (fo=1, routed)           0.000   122.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5/CO[3]
                         net (fo=1, routed)           0.000   122.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.554 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   122.554    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5_n_0
    SLICE_X100Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5/CO[3]
                         net (fo=1, routed)           0.000   122.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.788 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5/CO[3]
                         net (fo=1, routed)           0.000   122.788    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5_n_0
    SLICE_X100Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5/CO[3]
                         net (fo=1, routed)           0.000   122.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5_n_0
    SLICE_X100Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.022 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5/CO[3]
                         net (fo=1, routed)           0.000   123.022    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.139 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5/CO[3]
                         net (fo=41, routed)          1.329   124.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5_n_0
    SLICE_X98Y43         LUT2 (Prop_lut2_I1_O)        0.124   124.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5/O
                         net (fo=1, routed)           0.000   124.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5_n_0
    SLICE_X98Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5/CO[3]
                         net (fo=1, routed)           0.000   125.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5/CO[3]
                         net (fo=1, routed)           0.000   125.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5/CO[3]
                         net (fo=1, routed)           0.000   125.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   125.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5/CO[3]
                         net (fo=1, routed)           0.000   125.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5/CO[3]
                         net (fo=1, routed)           0.000   125.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5/CO[3]
                         net (fo=1, routed)           0.001   125.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   125.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5/CO[3]
                         net (fo=41, routed)          1.265   127.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5_n_0
    SLICE_X97Y46         LUT2 (Prop_lut2_I1_O)        0.124   127.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5/O
                         net (fo=1, routed)           0.000   127.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.002 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5/CO[3]
                         net (fo=1, routed)           0.000   128.002    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.116 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5/CO[3]
                         net (fo=1, routed)           0.000   128.116    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.230 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5/CO[3]
                         net (fo=1, routed)           0.000   128.230    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5_n_0
    SLICE_X97Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.344 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5/CO[3]
                         net (fo=1, routed)           0.001   128.344    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5/CO[3]
                         net (fo=1, routed)           0.000   128.458    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5_n_0
    SLICE_X97Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.572 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5/CO[3]
                         net (fo=1, routed)           0.000   128.572    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5_n_0
    SLICE_X97Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5/CO[3]
                         net (fo=1, routed)           0.000   128.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.800 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5/CO[3]
                         net (fo=1, routed)           0.000   128.800    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.914 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_2__5/CO[3]
                         net (fo=41, routed)          1.425   130.340    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[7]
    SLICE_X101Y42        LUT2 (Prop_lut2_I1_O)        0.124   130.464 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5/O
                         net (fo=1, routed)           0.000   130.464    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5/CO[3]
                         net (fo=1, routed)           0.000   131.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5/CO[3]
                         net (fo=1, routed)           0.000   131.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5/CO[3]
                         net (fo=1, routed)           0.000   131.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5_n_0
    SLICE_X101Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   131.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5_n_0
    SLICE_X101Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5/CO[3]
                         net (fo=1, routed)           0.000   131.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   131.584    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.698 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5/CO[3]
                         net (fo=1, routed)           0.000   131.698    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5/CO[3]
                         net (fo=1, routed)           0.001   131.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_3__5/CO[3]
                         net (fo=41, routed)          1.309   133.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[6]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.124   133.359 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5/O
                         net (fo=1, routed)           0.000   133.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5_n_0
    SLICE_X103Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.909 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5/CO[3]
                         net (fo=1, routed)           0.000   133.909    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5_n_0
    SLICE_X103Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.023 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5/CO[3]
                         net (fo=1, routed)           0.000   134.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5_n_0
    SLICE_X103Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.137 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5/CO[3]
                         net (fo=1, routed)           0.000   134.137    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5_n_0
    SLICE_X103Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.251 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   134.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.365 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5/CO[3]
                         net (fo=1, routed)           0.000   134.365    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5/CO[3]
                         net (fo=1, routed)           0.000   134.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5_n_0
    SLICE_X103Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5/CO[3]
                         net (fo=1, routed)           0.000   134.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5/CO[3]
                         net (fo=1, routed)           0.000   134.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5/CO[3]
                         net (fo=41, routed)          1.346   136.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5_n_0
    SLICE_X105Y40        LUT2 (Prop_lut2_I1_O)        0.124   136.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5/O
                         net (fo=1, routed)           0.000   136.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   136.841 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5/CO[3]
                         net (fo=1, routed)           0.000   136.841    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.955 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5/CO[3]
                         net (fo=1, routed)           0.000   136.955    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5/CO[3]
                         net (fo=1, routed)           0.000   137.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.183 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   137.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   137.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.411 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   137.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5_n_0
    SLICE_X105Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5/CO[3]
                         net (fo=1, routed)           0.000   137.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5_n_0
    SLICE_X105Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.639 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   137.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5_n_0
    SLICE_X105Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.753 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_2__5/CO[3]
                         net (fo=41, routed)          1.282   139.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[5]
    SLICE_X104Y40        LUT2 (Prop_lut2_I1_O)        0.124   139.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5/O
                         net (fo=1, routed)           0.000   139.159    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   139.692 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5/CO[3]
                         net (fo=1, routed)           0.000   139.692    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.809 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   139.809    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5/CO[3]
                         net (fo=1, routed)           0.000   139.926    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   140.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   140.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   140.277    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.394 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   140.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.511 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5/CO[3]
                         net (fo=1, routed)           0.000   140.511    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.628 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_1__5/CO[3]
                         net (fo=41, routed)          1.419   142.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[4]
    SLICE_X107Y40        LUT2 (Prop_lut2_I1_O)        0.124   142.172 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5/O
                         net (fo=1, routed)           0.000   142.172    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.722 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5/CO[3]
                         net (fo=1, routed)           0.000   142.722    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.836 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   142.836    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.950 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   142.950    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5_n_0
    SLICE_X107Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5/CO[3]
                         net (fo=1, routed)           0.000   143.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5_n_0
    SLICE_X107Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.178 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   143.178    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5_n_0
    SLICE_X107Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   143.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5_n_0
    SLICE_X107Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5/CO[3]
                         net (fo=1, routed)           0.000   143.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5/CO[3]
                         net (fo=1, routed)           0.000   143.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.634 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5/CO[3]
                         net (fo=41, routed)          1.251   144.884    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5_n_0
    SLICE_X106Y40        LUT2 (Prop_lut2_I1_O)        0.124   145.008 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5/O
                         net (fo=1, routed)           0.000   145.008    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.558 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5/CO[3]
                         net (fo=1, routed)           0.000   145.558    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.672 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5/CO[3]
                         net (fo=1, routed)           0.000   145.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5_n_0
    SLICE_X106Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.786 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   145.786    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.900 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5/CO[3]
                         net (fo=1, routed)           0.000   145.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5/CO[3]
                         net (fo=1, routed)           0.000   146.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   146.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   146.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   146.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_2__5/CO[3]
                         net (fo=41, routed)          1.324   147.794    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[3]
    SLICE_X110Y40        LUT2 (Prop_lut2_I1_O)        0.124   147.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5/O
                         net (fo=1, routed)           0.000   147.918    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5_n_0
    SLICE_X110Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   148.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   148.582    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.696 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5/CO[3]
                         net (fo=1, routed)           0.000   148.696    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   148.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5/CO[3]
                         net (fo=1, routed)           0.000   148.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.038 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5/CO[3]
                         net (fo=1, routed)           0.000   149.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.152 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5/CO[3]
                         net (fo=1, routed)           0.000   149.152    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.266 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   149.266    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.380 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_1__5/CO[3]
                         net (fo=41, routed)          1.330   150.710    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[2]
    SLICE_X102Y40        LUT2 (Prop_lut2_I1_O)        0.124   150.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5/O
                         net (fo=1, routed)           0.000   150.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   151.367 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5/CO[3]
                         net (fo=1, routed)           0.000   151.367    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.484 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   151.484    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.601 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   151.601    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5_n_0
    SLICE_X102Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.718 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5/CO[3]
                         net (fo=1, routed)           0.000   151.718    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   151.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.952 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   151.952    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   152.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.186 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   152.186    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5_n_0
    SLICE_X102Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.303 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_2__5/CO[3]
                         net (fo=41, routed)          1.381   153.684    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[1]
    SLICE_X99Y41         LUT5 (Prop_lut5_I0_O)        0.124   153.808 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5/O
                         net (fo=1, routed)           0.000   153.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   154.358 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5/CO[3]
                         net (fo=1, routed)           0.000   154.358    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5/CO[3]
                         net (fo=1, routed)           0.000   154.472    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.586 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5/CO[3]
                         net (fo=1, routed)           0.000   154.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.700 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   154.700    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   154.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.928 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   154.928    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5/CO[3]
                         net (fo=1, routed)           0.000   155.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5_n_0
    SLICE_X99Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.156 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5/CO[3]
                         net (fo=1, routed)           0.000   155.156    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   155.384 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_1__5/CO[2]
                         net (fo=18, routed)          1.148   156.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_73[0]
    SLICE_X91Y31         LUT1 (Prop_lut1_I0_O)        0.313   156.845 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/i___32_i_15__5/O
                         net (fo=1, routed)           0.431   157.276    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_44
    SLICE_X88Y31         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642   157.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5/O[3]
                         net (fo=2, routed)           0.921   158.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5_n_4
    SLICE_X86Y29         LUT3 (Prop_lut3_I0_O)        0.306   159.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_35__5/O
                         net (fo=1, routed)           0.000   159.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/L[1]
    SLICE_X86Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   159.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5_n_0
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.775 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   159.775    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5_n_0
    SLICE_X86Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.892 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   159.892    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5_n_0
    SLICE_X86Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.009 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5/CO[3]
                         net (fo=1, routed)           0.000   160.009    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5_n_0
    SLICE_X86Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   160.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5_n_0
    SLICE_X86Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5_n_0
    SLICE_X86Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5_n_0
    SLICE_X86Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5_n_0
    SLICE_X86Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5/CO[3]
                         net (fo=1, routed)           0.000   160.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5_n_0
    SLICE_X86Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5/CO[3]
                         net (fo=1, routed)           0.000   160.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5_n_0
    SLICE_X86Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   161.034 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5/O[1]
                         net (fo=1, routed)           0.723   161.758    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5_n_6
    SLICE_X87Y37         LUT6 (Prop_lut6_I0_O)        0.306   162.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5/O
                         net (fo=2, routed)           0.414   162.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I1_O)        0.124   162.601 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5/O
                         net (fo=1, routed)           0.985   163.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5_n_0
    SLICE_X87Y36         LUT6 (Prop_lut6_I4_O)        0.124   163.710 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_1__5/O
                         net (fo=48, routed)          0.574   164.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_154
    SLICE_X87Y35         LUT6 (Prop_lut6_I1_O)        0.124   164.408 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58/O
                         net (fo=2, routed)           0.504   164.913    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58_n_0
    SLICE_X85Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   165.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95/CO[3]
                         net (fo=1, routed)           0.000   165.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95_n_0
    SLICE_X85Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.607 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91/CO[3]
                         net (fo=1, routed)           0.000   165.607    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91_n_0
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88/CO[3]
                         net (fo=1, routed)           0.000   165.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88_n_0
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   166.055 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_36/O[1]
                         net (fo=2, routed)           0.830   166.885    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_80[1]
    SLICE_X86Y42         LUT4 (Prop_lut4_I0_O)        0.303   167.188 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139/O
                         net (fo=1, routed)           0.282   167.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139_n_0
    SLICE_X86Y42         LUT5 (Prop_lut5_I4_O)        0.124   167.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_99/O
                         net (fo=1, routed)           0.162   167.755    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_43
    SLICE_X86Y42         LUT6 (Prop_lut6_I5_O)        0.124   167.879 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59/O
                         net (fo=2, routed)           0.303   168.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59_n_0
    SLICE_X89Y43         LUT5 (Prop_lut5_I4_O)        0.124   168.307 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35/O
                         net (fo=15, routed)          0.830   169.136    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35_n_0
    SLICE_X86Y45         LUT6 (Prop_lut6_I4_O)        0.124   169.260 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_2/O
                         net (fo=3, routed)           1.012   170.273    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_17[15]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_B[17]_P[30])
                                                      3.656   173.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51/P[30]
                         net (fo=2, routed)           1.147   175.075    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/P[30]
    SLICE_X91Y46         LUT6 (Prop_lut6_I2_O)        0.124   175.199 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56/O
                         net (fo=1, routed)           0.149   175.348    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56_n_0
    SLICE_X91Y46         LUT5 (Prop_lut5_I1_O)        0.124   175.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_20__0/O
                         net (fo=50, routed)          1.361   176.833    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_0
    SLICE_X74Y37         LUT3 (Prop_lut3_I0_O)        0.124   176.957 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52/O
                         net (fo=5, routed)           0.524   177.481    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52_n_0
    SLICE_X71Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   178.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61/CO[3]
                         net (fo=1, routed)           0.000   178.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61_n_0
    SLICE_X71Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   178.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_60/O[1]
                         net (fo=3, routed)           1.000   179.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_9[1]
    SLICE_X64Y37         LUT4 (Prop_lut4_I2_O)        0.331   179.726 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79/O
                         net (fo=1, routed)           0.477   180.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79_n_0
    SLICE_X57Y39         LUT5 (Prop_lut5_I4_O)        0.326   180.529 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66/O
                         net (fo=1, routed)           0.149   180.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.124   180.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55/O
                         net (fo=2, routed)           0.575   181.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124   181.501 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_24__0/O
                         net (fo=30, routed)          0.669   182.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_3
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124   182.294 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_8__0/O
                         net (fo=8, routed)           1.101   183.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__51[8]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841   187.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__0/P[8]
                         net (fo=2, routed)           1.124   188.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/to_s128[0]
    SLICE_X39Y35         LUT3 (Prop_lut3_I1_O)        0.150   188.509 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72/O
                         net (fo=2, routed)           0.668   189.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.326   189.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75/O
                         net (fo=1, routed)           0.000   189.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   190.053 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20/CO[3]
                         net (fo=1, routed)           0.000   190.053    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19/CO[3]
                         net (fo=1, routed)           0.000   190.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18/CO[3]
                         net (fo=1, routed)           0.000   190.281    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   190.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_17/O[3]
                         net (fo=15, routed)          1.330   191.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC_n_0
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[23])
                                                      4.023   195.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25/P[23]
                         net (fo=3, routed)           0.879   196.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25_n_82
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124   196.949 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41/O
                         net (fo=1, routed)           0.264   197.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124   197.338 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17/O
                         net (fo=62, routed)          0.605   197.942    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I2_O)        0.124   198.066 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42/O
                         net (fo=4, routed)           0.509   198.575    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   199.170 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36/CO[3]
                         net (fo=1, routed)           0.000   199.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.287 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31/CO[3]
                         net (fo=1, routed)           0.000   199.287    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26/CO[3]
                         net (fo=1, routed)           0.000   199.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   199.623 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22/O[0]
                         net (fo=3, routed)           0.865   200.488    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22_n_7
    SLICE_X57Y51         LUT4 (Prop_lut4_I3_O)        0.295   200.783 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65/O
                         net (fo=1, routed)           0.551   201.334    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65_n_0
    SLICE_X65Y51         LUT5 (Prop_lut5_I4_O)        0.124   201.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64/O
                         net (fo=1, routed)           0.394   201.852    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124   201.976 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44/O
                         net (fo=2, routed)           0.275   202.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I2_O)        0.124   202.375 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21/O
                         net (fo=30, routed)          0.717   203.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21_n_0
    SLICE_X67Y50         LUT6 (Prop_lut6_I4_O)        0.124   203.216 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_14/O
                         net (fo=4, routed)           1.500   204.716    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_14_n_0
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[2]_P[15])
                                                      3.841   208.557 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__35/P[15]
                         net (fo=1, routed)           1.298   209.855    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__35_n_90
    DSP48_X4Y27          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036   213.891 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__36/PCOUT[47]
                         net (fo=1, routed)           0.002   213.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__36_n_106
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   215.411 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__37/P[0]
                         net (fo=1, routed)           0.766   216.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__37_n_105
    SLICE_X102Y67        LUT1 (Prop_lut1_I0_O)        0.124   216.301 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][0][14]_i_44/O
                         net (fo=1, routed)           0.000   216.301    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][0][14]_i_44_n_0
    SLICE_X102Y67        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   216.681 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000   216.681    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_23_n_0
    SLICE_X102Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.798 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.798    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][7]_i_15_n_0
    SLICE_X102Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.915 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.915    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][11]_i_15_n_0
    SLICE_X102Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.032 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000   217.032    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_25_n_0
    SLICE_X102Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_10/CO[3]
                         net (fo=1, routed)           0.000   217.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_10_n_0
    SLICE_X102Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.266 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000   217.266    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_32_n_0
    SLICE_X102Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000   217.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_31_n_0
    SLICE_X102Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   217.706 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_36/O[1]
                         net (fo=2, routed)           1.223   218.929    design_1_i/mem_axi_0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/p_11_in482_in
    SLICE_X96Y69         LUT5 (Prop_lut5_I2_O)        0.306   219.235 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_33/O
                         net (fo=1, routed)           0.535   219.770    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_33_n_0
    SLICE_X95Y68         LUT6 (Prop_lut6_I4_O)        0.124   219.894 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_12/O
                         net (fo=49, routed)          1.030   220.923    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_12_n_0
    SLICE_X92Y59         LUT3 (Prop_lut3_I0_O)        0.124   221.047 r  design_1_i/mem_axi_0/weights_hid[1][0][7]_i_21/O
                         net (fo=1, routed)           0.330   221.377    design_1_i/mem_axi_0/weights_hid[1][0][7]_i_21_n_0
    SLICE_X92Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   221.972 r  design_1_i/mem_axi_0/weights_hid_reg[1][0][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   221.972    design_1_i/mem_axi_0/weights_hid_reg[1][0][7]_i_16_n_0
    SLICE_X92Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   222.089 r  design_1_i/mem_axi_0/weights_hid_reg[1][0][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   222.089    design_1_i/mem_axi_0/weights_hid_reg[1][0][11]_i_16_n_0
    SLICE_X92Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   222.328 f  design_1_i/mem_axi_0/weights_hid_reg[1][0][14]_i_39/O[2]
                         net (fo=2, routed)           0.945   223.273    design_1_i/mem_axi_0/weights_hid_reg[1][0][14]_i_39_n_5
    SLICE_X92Y58         LUT4 (Prop_lut4_I1_O)        0.301   223.574 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_78/O
                         net (fo=1, routed)           0.410   223.985    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_78_n_0
    SLICE_X91Y58         LUT5 (Prop_lut5_I4_O)        0.124   224.109 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_41/O
                         net (fo=1, routed)           0.611   224.720    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_41_n_0
    SLICE_X92Y58         LUT6 (Prop_lut6_I5_O)        0.124   224.844 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_22/O
                         net (fo=2, routed)           0.727   225.571    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_22_n_0
    SLICE_X88Y55         LUT6 (Prop_lut6_I0_O)        0.124   225.695 r  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_13/O
                         net (fo=15, routed)          0.747   226.441    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__37_4
    SLICE_X86Y57         LUT6 (Prop_lut6_I3_O)        0.124   226.565 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][0][11]_i_6/O
                         net (fo=1, routed)           0.000   226.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][0][11]_i_6_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   227.078 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.078    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][11]_i_2_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   227.317 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_2/O[2]
                         net (fo=1, routed)           1.102   228.419    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid_reg[1][0][14][2]
    SLICE_X85Y60         LUT4 (Prop_lut4_I2_O)        0.329   228.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid[1][0][14]_i_1/O
                         net (fo=1, routed)           0.000   228.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/reg_init_reg_rep_3[14]
    SLICE_X85Y60         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.544    12.723    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X85Y60         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X85Y60         FDCE (Setup_fdce_C_D)        0.075    12.759    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                        -228.749    
  -------------------------------------------------------------------
                         slack                               -215.990    

Slack (VIOLATED) :        -215.986ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        225.723ns  (logic 123.581ns (54.749%)  route 102.143ns (45.251%))
  Logic Levels:           551  (CARRY4=451 DSP48E1=8 LUT1=3 LUT2=43 LUT3=8 LUT4=8 LUT5=11 LUT6=19)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.790     3.084    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X102Y29        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y29        FDCE (Prop_fdce_C_Q)         0.478     3.562 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/Q
                         net (fo=4, routed)           0.829     4.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/weights_out_reg[2][3][15][14]
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[11])
                                                      3.828     8.219 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__1/P[11]
                         net (fo=3, routed)           0.964     9.182    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/to_s291[3]
    SLICE_X99Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.306 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5/O
                         net (fo=2, routed)           1.007    10.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5_n_0
    SLICE_X96Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5/O
                         net (fo=2, routed)           0.644    11.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5_n_0
    SLICE_X97Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.205 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5/O
                         net (fo=1, routed)           0.000    11.205    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.737 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.737    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.071 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1/O[1]
                         net (fo=2, routed)           0.916    12.987    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1_n_6
    SLICE_X89Y23         LUT2 (Prop_lut2_I0_O)        0.303    13.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    13.840    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___21_i_2__5/O[3]
                         net (fo=94, routed)          1.062    15.215    design_1_i/mem_axi_0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/or_reduce
    SLICE_X92Y27         LUT3 (Prop_lut3_I1_O)        0.306    15.521 r  design_1_i/mem_axi_0/i___4_i_26__5/O
                         net (fo=1, routed)           0.000    15.521    design_1_i/mem_axi_0/i___4_i_26__5_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    15.948 r  design_1_i/mem_axi_0/i___4_i_19__5/O[1]
                         net (fo=1, routed)           0.463    16.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/b_out_reg[2][15]_0[1]
    SLICE_X91Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    17.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    17.118    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5_n_0
    SLICE_X91Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_2__5/O[1]
                         net (fo=34, routed)          1.190    18.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_12[1]
    SLICE_X83Y26         LUT5 (Prop_lut5_I1_O)        0.303    18.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6/O
                         net (fo=1, routed)           0.000    18.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.495 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7/CO[3]
                         net (fo=1, routed)           0.000    19.495    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.609 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7/CO[3]
                         net (fo=1, routed)           0.000    19.609    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.766 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_2__7/CO[1]
                         net (fo=122, routed)         0.327    20.093    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/b_out_reg[2][15]_25[0]
    SLICE_X85Y28         LUT1 (Prop_lut1_I0_O)        0.329    20.422 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_i_1__7/O
                         net (fo=16, routed)          1.167    21.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/A_0[16]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[3])
                                                      3.841    25.430 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg/P[3]
                         net (fo=50, routed)          1.211    26.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__0[3]
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    26.765 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5/O
                         net (fo=1, routed)           0.000    26.765    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.298 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    27.298    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.415 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5/CO[3]
                         net (fo=1, routed)           0.000    27.415    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5/CO[3]
                         net (fo=1, routed)           0.009    27.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    27.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.912 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5/CO[0]
                         net (fo=1485, routed)        1.005    28.917    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5_n_3
    SLICE_X99Y21         LUT3 (Prop_lut3_I1_O)        0.367    29.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5/O
                         net (fo=1, routed)           0.000    29.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    29.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    29.948    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    30.062    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5_n_0
    SLICE_X99Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5/CO[3]
                         net (fo=1, routed)           0.009    30.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5_n_0
    SLICE_X99Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.299 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5/CO[3]
                         net (fo=1, routed)           0.000    30.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    30.413    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.527 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    30.527    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5_n_0
    SLICE_X99Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    30.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5_n_0
    SLICE_X99Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.869 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5/CO[2]
                         net (fo=41, routed)          0.975    31.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5_n_1
    SLICE_X100Y21        LUT2 (Prop_lut2_I1_O)        0.313    32.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5/O
                         net (fo=1, routed)           0.000    32.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5_n_0
    SLICE_X100Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.690 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    32.690    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5_n_0
    SLICE_X100Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    32.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5_n_0
    SLICE_X100Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    32.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5_n_0
    SLICE_X100Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5/CO[3]
                         net (fo=1, routed)           0.009    33.050    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5_n_0
    SLICE_X100Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    33.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5_n_0
    SLICE_X100Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5/CO[3]
                         net (fo=1, routed)           0.000    33.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5_n_0
    SLICE_X100Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.401 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    33.401    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5_n_0
    SLICE_X100Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    33.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5_n_0
    SLICE_X100Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.635 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5/CO[3]
                         net (fo=41, routed)          1.403    35.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5_n_0
    SLICE_X101Y24        LUT2 (Prop_lut2_I1_O)        0.124    35.162 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5/O
                         net (fo=1, routed)           0.000    35.162    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5_n_0
    SLICE_X101Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5/CO[3]
                         net (fo=1, routed)           0.009    35.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5_n_0
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    35.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5_n_0
    SLICE_X101Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.949 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    35.949    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5_n_0
    SLICE_X101Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.063 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    36.063    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5_n_0
    SLICE_X101Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.177 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    36.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5_n_0
    SLICE_X101Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5/CO[3]
                         net (fo=1, routed)           0.000    36.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    36.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    36.519    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5/CO[3]
                         net (fo=41, routed)          0.962    37.595    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5_n_0
    SLICE_X101Y33        LUT2 (Prop_lut2_I1_O)        0.124    37.719 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5/O
                         net (fo=1, routed)           0.000    37.719    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5_n_0
    SLICE_X101Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.269 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5_n_0
    SLICE_X101Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    38.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.497 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    38.497    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5_n_0
    SLICE_X101Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.611 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    38.611    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5_n_0
    SLICE_X101Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.725 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    38.725    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5_n_0
    SLICE_X101Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.839 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    38.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5_n_0
    SLICE_X101Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.953 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5/CO[3]
                         net (fo=1, routed)           0.000    38.953    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.067 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    39.067    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5/CO[3]
                         net (fo=41, routed)          1.408    40.588    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5_n_0
    SLICE_X100Y31        LUT2 (Prop_lut2_I1_O)        0.124    40.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5/O
                         net (fo=1, routed)           0.000    40.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5_n_0
    SLICE_X100Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.245 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    41.245    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5_n_0
    SLICE_X100Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    41.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5_n_0
    SLICE_X100Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    41.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5_n_0
    SLICE_X100Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.596 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    41.596    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5_n_0
    SLICE_X100Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.713 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5/CO[3]
                         net (fo=1, routed)           0.000    41.713    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5_n_0
    SLICE_X100Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.830 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    41.830    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5_n_0
    SLICE_X100Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    41.947    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5_n_0
    SLICE_X100Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    42.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5_n_0
    SLICE_X100Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5/CO[3]
                         net (fo=41, routed)          1.392    43.573    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5_n_0
    SLICE_X103Y31        LUT2 (Prop_lut2_I1_O)        0.124    43.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5/O
                         net (fo=1, routed)           0.000    43.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5_n_0
    SLICE_X103Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    44.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5_n_0
    SLICE_X103Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    44.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5_n_0
    SLICE_X103Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    44.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    44.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    44.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.817 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    44.817    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    44.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5_n_0
    SLICE_X103Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.045 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5/CO[3]
                         net (fo=1, routed)           0.000    45.045    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5_n_0
    SLICE_X103Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5/CO[3]
                         net (fo=41, routed)          1.327    46.486    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5_n_0
    SLICE_X106Y31        LUT2 (Prop_lut2_I1_O)        0.124    46.610 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5/O
                         net (fo=1, routed)           0.000    46.610    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5_n_0
    SLICE_X106Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5/CO[3]
                         net (fo=1, routed)           0.000    47.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5_n_0
    SLICE_X106Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    47.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5_n_0
    SLICE_X106Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    47.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5_n_0
    SLICE_X106Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    47.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5_n_0
    SLICE_X106Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    47.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5_n_0
    SLICE_X106Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    47.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5_n_0
    SLICE_X106Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    47.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.958 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    47.958    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.072 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5/CO[3]
                         net (fo=41, routed)          1.346    49.418    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I1_O)        0.124    49.542 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5/O
                         net (fo=1, routed)           0.000    49.542    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5_n_0
    SLICE_X109Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5/CO[3]
                         net (fo=1, routed)           0.000    50.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5_n_0
    SLICE_X109Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.206 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    50.206    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5_n_0
    SLICE_X109Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    50.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.434 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    50.434    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.548 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    50.548    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    50.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5_n_0
    SLICE_X109Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    50.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5_n_0
    SLICE_X109Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    50.890    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5_n_0
    SLICE_X109Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5/CO[3]
                         net (fo=41, routed)          1.499    52.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5_n_0
    SLICE_X105Y29        LUT2 (Prop_lut2_I1_O)        0.124    52.626 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5/O
                         net (fo=1, routed)           0.000    52.626    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5/CO[3]
                         net (fo=1, routed)           0.000    53.176    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5/CO[3]
                         net (fo=1, routed)           0.000    53.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5_n_0
    SLICE_X105Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    53.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5_n_0
    SLICE_X105Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    53.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.632 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    53.632    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.746 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    53.746    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.860 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5/CO[3]
                         net (fo=41, routed)          1.261    55.349    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5_n_0
    SLICE_X102Y30        LUT2 (Prop_lut2_I1_O)        0.124    55.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5/O
                         net (fo=1, routed)           0.000    55.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5_n_0
    SLICE_X102Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.006 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5/CO[3]
                         net (fo=1, routed)           0.000    56.006    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5_n_0
    SLICE_X102Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.123 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5/CO[3]
                         net (fo=1, routed)           0.000    56.123    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    56.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    56.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.474 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    56.474    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    56.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.708 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    56.708    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.825 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.942 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5/CO[3]
                         net (fo=41, routed)          1.316    58.258    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5_n_0
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.124    58.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5/O
                         net (fo=1, routed)           0.000    58.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5_n_0
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.932 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5/CO[3]
                         net (fo=1, routed)           0.000    58.932    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5_n_0
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5/CO[3]
                         net (fo=1, routed)           0.000    59.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5_n_0
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    59.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5_n_0
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5/CO[3]
                         net (fo=1, routed)           0.000    59.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5_n_0
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    59.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    59.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5_n_0
    SLICE_X99Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    59.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5_n_0
    SLICE_X99Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    59.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5_n_0
    SLICE_X99Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5/CO[3]
                         net (fo=41, routed)          1.357    61.201    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5_n_0
    SLICE_X98Y33         LUT2 (Prop_lut2_I1_O)        0.124    61.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5/O
                         net (fo=1, routed)           0.000    61.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5_n_0
    SLICE_X98Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    61.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5_n_0
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.975 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    61.975    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5_n_0
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5/CO[3]
                         net (fo=1, routed)           0.000    62.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5_n_0
    SLICE_X98Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5/CO[3]
                         net (fo=1, routed)           0.000    62.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5/CO[3]
                         net (fo=1, routed)           0.000    62.326    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.443 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    62.443    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.560 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    62.560    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.677 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5/CO[3]
                         net (fo=1, routed)           0.000    62.677    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.794 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5/CO[3]
                         net (fo=41, routed)          1.362    64.155    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5_n_0
    SLICE_X94Y28         LUT2 (Prop_lut2_I1_O)        0.124    64.279 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5/O
                         net (fo=1, routed)           0.000    64.279    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5/CO[3]
                         net (fo=1, routed)           0.000    64.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    64.929    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5/CO[3]
                         net (fo=1, routed)           0.000    65.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5/CO[3]
                         net (fo=1, routed)           0.000    65.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5/CO[3]
                         net (fo=1, routed)           0.000    65.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    65.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    65.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    65.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5/CO[3]
                         net (fo=41, routed)          1.369    67.117    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5_n_0
    SLICE_X97Y27         LUT2 (Prop_lut2_I1_O)        0.124    67.241 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5/O
                         net (fo=1, routed)           0.000    67.241    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.791 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5/CO[3]
                         net (fo=1, routed)           0.000    67.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5/CO[3]
                         net (fo=1, routed)           0.000    67.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    68.019    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5/CO[3]
                         net (fo=1, routed)           0.000    68.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5/CO[3]
                         net (fo=1, routed)           0.000    68.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5/CO[3]
                         net (fo=1, routed)           0.000    68.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    68.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    68.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5/CO[3]
                         net (fo=41, routed)          1.560    70.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5_n_0
    SLICE_X98Y23         LUT2 (Prop_lut2_I1_O)        0.124    70.387 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5/O
                         net (fo=1, routed)           0.000    70.387    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5_n_0
    SLICE_X98Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5/CO[3]
                         net (fo=1, routed)           0.000    70.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5_n_0
    SLICE_X98Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5/CO[3]
                         net (fo=1, routed)           0.009    71.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5/CO[3]
                         net (fo=1, routed)           0.000    71.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5_n_0
    SLICE_X98Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5/CO[3]
                         net (fo=1, routed)           0.000    71.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5_n_0
    SLICE_X98Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5/CO[3]
                         net (fo=1, routed)           0.000    71.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5_n_0
    SLICE_X98Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5/CO[3]
                         net (fo=1, routed)           0.000    71.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5_n_0
    SLICE_X98Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    71.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5_n_0
    SLICE_X98Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    71.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5_n_0
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.865 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5/CO[3]
                         net (fo=41, routed)          1.240    73.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5_n_0
    SLICE_X96Y27         LUT2 (Prop_lut2_I1_O)        0.124    73.228 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5/O
                         net (fo=1, routed)           0.000    73.228    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5_n_0
    SLICE_X96Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.761 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5/CO[3]
                         net (fo=1, routed)           0.000    73.761    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5_n_0
    SLICE_X96Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5/CO[3]
                         net (fo=1, routed)           0.000    73.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5_n_0
    SLICE_X96Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5/CO[3]
                         net (fo=1, routed)           0.000    73.995    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5_n_0
    SLICE_X96Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    74.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5/CO[3]
                         net (fo=1, routed)           0.000    74.229    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    74.346    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    74.463    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    74.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5_n_0
    SLICE_X96Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5/CO[3]
                         net (fo=41, routed)          1.225    75.923    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5_n_0
    SLICE_X90Y27         LUT2 (Prop_lut2_I1_O)        0.124    76.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5/O
                         net (fo=1, routed)           0.000    76.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5_n_0
    SLICE_X90Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5/CO[3]
                         net (fo=1, routed)           0.000    76.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5_n_0
    SLICE_X90Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5/CO[3]
                         net (fo=1, routed)           0.000    76.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5/CO[3]
                         net (fo=1, routed)           0.000    76.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.048 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5/CO[3]
                         net (fo=1, routed)           0.000    77.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.165 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    77.165    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    77.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.399 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5/CO[3]
                         net (fo=1, routed)           0.000    77.399    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5/CO[3]
                         net (fo=41, routed)          1.162    78.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5_n_0
    SLICE_X92Y29         LUT2 (Prop_lut2_I1_O)        0.124    78.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5/O
                         net (fo=1, routed)           0.000    78.802    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.335 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5/CO[3]
                         net (fo=1, routed)           0.000    79.335    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    79.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.569 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    79.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5/CO[3]
                         net (fo=1, routed)           0.000    79.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    79.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    79.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    80.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.154 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5/CO[3]
                         net (fo=1, routed)           0.000    80.154    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5/CO[3]
                         net (fo=41, routed)          1.185    81.455    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5_n_0
    SLICE_X93Y30         LUT2 (Prop_lut2_I1_O)        0.124    81.579 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5/O
                         net (fo=1, routed)           0.000    81.579    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5/CO[3]
                         net (fo=1, routed)           0.000    82.129    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    82.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5/CO[3]
                         net (fo=1, routed)           0.000    82.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.471 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.471    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5_n_0
    SLICE_X93Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.585 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5/CO[3]
                         net (fo=1, routed)           0.000    82.585    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5_n_0
    SLICE_X93Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.699 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    82.699    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5_n_0
    SLICE_X93Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.813 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.813    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5_n_0
    SLICE_X93Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5/CO[3]
                         net (fo=1, routed)           0.000    82.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5_n_0
    SLICE_X93Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5/CO[3]
                         net (fo=41, routed)          1.481    84.522    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5_n_0
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124    84.646 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5/O
                         net (fo=1, routed)           0.000    84.646    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5/CO[3]
                         net (fo=1, routed)           0.000    85.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    85.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5/CO[3]
                         net (fo=1, routed)           0.000    85.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    85.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    85.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5/CO[3]
                         net (fo=1, routed)           0.000    85.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.108 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5/CO[3]
                         net (fo=41, routed)          1.313    87.421    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5_n_0
    SLICE_X87Y26         LUT2 (Prop_lut2_I1_O)        0.124    87.545 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5/O
                         net (fo=1, routed)           0.000    87.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5_n_0
    SLICE_X87Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5/CO[3]
                         net (fo=1, routed)           0.000    88.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5/CO[3]
                         net (fo=1, routed)           0.000    88.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5_n_0
    SLICE_X87Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5/CO[3]
                         net (fo=1, routed)           0.000    88.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5_n_0
    SLICE_X87Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5/CO[3]
                         net (fo=1, routed)           0.000    88.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5_n_0
    SLICE_X87Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.551 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    88.551    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5_n_0
    SLICE_X87Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.665 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    88.665    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5_n_0
    SLICE_X87Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.779 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    88.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    88.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5/CO[3]
                         net (fo=41, routed)          1.446    90.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5_n_0
    SLICE_X88Y20         LUT2 (Prop_lut2_I1_O)        0.124    90.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5/O
                         net (fo=1, routed)           0.000    90.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5/CO[3]
                         net (fo=1, routed)           0.000    91.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5/CO[3]
                         net (fo=1, routed)           0.000    91.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5/CO[3]
                         net (fo=1, routed)           0.000    91.354    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    91.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5_n_0
    SLICE_X88Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5/CO[3]
                         net (fo=1, routed)           0.009    91.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    91.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    91.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5_n_0
    SLICE_X88Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    91.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5_n_0
    SLICE_X88Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5/CO[3]
                         net (fo=41, routed)          1.086    93.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5_n_0
    SLICE_X83Y30         LUT5 (Prop_lut5_I0_O)        0.124    93.257 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5/O
                         net (fo=1, routed)           0.000    93.257    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5_n_0
    SLICE_X83Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    93.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5_n_0
    SLICE_X83Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.921 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    93.921    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5_n_0
    SLICE_X83Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.035 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    94.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5_n_0
    SLICE_X83Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    94.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5_n_0
    SLICE_X83Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    94.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5_n_0
    SLICE_X83Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    94.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5_n_0
    SLICE_X83Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    94.491    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5_n_0
    SLICE_X83Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5/CO[3]
                         net (fo=41, routed)          1.034    95.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5_n_0
    SLICE_X84Y33         LUT2 (Prop_lut2_I1_O)        0.124    95.763 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5/O
                         net (fo=1, routed)           0.000    95.763    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.313 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5/CO[3]
                         net (fo=1, routed)           0.000    96.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5/CO[3]
                         net (fo=1, routed)           0.000    96.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.541 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5/CO[3]
                         net (fo=1, routed)           0.000    96.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.655 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    96.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.769 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    96.769    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.883 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    96.883    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.997 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    96.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.111 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    97.111    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.225 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_1__5/CO[3]
                         net (fo=43, routed)          1.183    98.408    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[11]
    SLICE_X85Y37         LUT2 (Prop_lut2_I1_O)        0.124    98.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5/O
                         net (fo=1, routed)           0.000    98.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5_n_0
    SLICE_X85Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.082 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5/CO[3]
                         net (fo=1, routed)           0.000    99.082    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5_n_0
    SLICE_X85Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    99.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5_n_0
    SLICE_X85Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5/CO[3]
                         net (fo=1, routed)           0.000    99.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5/CO[3]
                         net (fo=1, routed)           0.000    99.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5_n_0
    SLICE_X85Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    99.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5_n_0
    SLICE_X85Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    99.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5_n_0
    SLICE_X85Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    99.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5_n_0
    SLICE_X85Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    99.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5_n_0
    SLICE_X85Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_1__5/CO[3]
                         net (fo=41, routed)          1.239   101.233    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[10]
    SLICE_X87Y38         LUT2 (Prop_lut2_I1_O)        0.124   101.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5/O
                         net (fo=1, routed)           0.000   101.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5_n_0
    SLICE_X87Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.907 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   101.907    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5_n_0
    SLICE_X87Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   102.021    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5_n_0
    SLICE_X87Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5/CO[3]
                         net (fo=1, routed)           0.000   102.135    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   102.249    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5/CO[3]
                         net (fo=1, routed)           0.000   102.363    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   102.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5_n_0
    SLICE_X87Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5/CO[3]
                         net (fo=1, routed)           0.000   102.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5/CO[3]
                         net (fo=1, routed)           0.000   102.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5/CO[3]
                         net (fo=41, routed)          0.983   103.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5_n_0
    SLICE_X88Y45         LUT2 (Prop_lut2_I1_O)        0.124   103.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5/O
                         net (fo=1, routed)           0.000   103.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5/CO[3]
                         net (fo=1, routed)           0.000   104.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   104.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5/CO[3]
                         net (fo=1, routed)           0.000   104.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   104.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5/CO[3]
                         net (fo=1, routed)           0.001   104.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   105.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   105.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   105.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.389 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5/CO[3]
                         net (fo=41, routed)          1.607   106.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5_n_0
    SLICE_X90Y38         LUT2 (Prop_lut2_I1_O)        0.124   107.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5/O
                         net (fo=1, routed)           0.000   107.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   107.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   107.654    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.771 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   107.771    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.888 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5/CO[3]
                         net (fo=1, routed)           0.000   107.888    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.005 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   108.005    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.122 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5/CO[3]
                         net (fo=1, routed)           0.000   108.122    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.239 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5/CO[3]
                         net (fo=1, routed)           0.000   108.239    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5/CO[3]
                         net (fo=1, routed)           0.000   108.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5_n_0
    SLICE_X90Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   108.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.590 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_3__5/CO[3]
                         net (fo=41, routed)          1.375   109.964    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[9]
    SLICE_X91Y37         LUT2 (Prop_lut2_I1_O)        0.124   110.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5/O
                         net (fo=1, routed)           0.000   110.088    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.638 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   110.638    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.752 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5/CO[3]
                         net (fo=1, routed)           0.000   110.752    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.866 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   110.866    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.980 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5/CO[3]
                         net (fo=1, routed)           0.000   110.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5_n_0
    SLICE_X91Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.094 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5/CO[3]
                         net (fo=1, routed)           0.000   111.094    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5_n_0
    SLICE_X91Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.208 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5/CO[3]
                         net (fo=1, routed)           0.000   111.208    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.322 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   111.322    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.436 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   111.436    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.550 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5/CO[3]
                         net (fo=41, routed)          1.369   112.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5_n_0
    SLICE_X94Y38         LUT2 (Prop_lut2_I1_O)        0.124   113.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5/O
                         net (fo=1, routed)           0.000   113.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   113.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5/CO[3]
                         net (fo=1, routed)           0.000   113.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5/CO[3]
                         net (fo=1, routed)           0.000   113.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5/CO[3]
                         net (fo=1, routed)           0.000   113.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5/CO[3]
                         net (fo=1, routed)           0.000   113.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5/CO[3]
                         net (fo=1, routed)           0.000   114.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   114.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5/CO[3]
                         net (fo=1, routed)           0.000   114.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   114.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_3__5/CO[3]
                         net (fo=41, routed)          1.407   115.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[8]
    SLICE_X96Y37         LUT2 (Prop_lut2_I1_O)        0.124   116.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5/O
                         net (fo=1, routed)           0.000   116.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5_n_0
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   116.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5/CO[3]
                         net (fo=1, routed)           0.000   116.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5_n_0
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5/CO[3]
                         net (fo=1, routed)           0.000   116.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   116.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   116.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   117.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5/CO[3]
                         net (fo=1, routed)           0.000   117.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5/CO[3]
                         net (fo=1, routed)           0.000   117.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5_n_0
    SLICE_X96Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5/CO[3]
                         net (fo=1, routed)           0.000   117.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5/CO[3]
                         net (fo=41, routed)          1.228   118.740    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5_n_0
    SLICE_X97Y37         LUT2 (Prop_lut2_I1_O)        0.124   118.864 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5/O
                         net (fo=1, routed)           0.000   118.864    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5_n_0
    SLICE_X97Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.414 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5/CO[3]
                         net (fo=1, routed)           0.000   119.414    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5/CO[3]
                         net (fo=1, routed)           0.000   119.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5/CO[3]
                         net (fo=1, routed)           0.000   119.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.756 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   119.756    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5_n_0
    SLICE_X97Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.870 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5/CO[3]
                         net (fo=1, routed)           0.000   119.870    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5_n_0
    SLICE_X97Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.984 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   119.984    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5_n_0
    SLICE_X97Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.098 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5/CO[3]
                         net (fo=1, routed)           0.000   120.098    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5_n_0
    SLICE_X97Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.212 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   120.212    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5/CO[3]
                         net (fo=41, routed)          1.220   121.546    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5_n_0
    SLICE_X100Y40        LUT2 (Prop_lut2_I1_O)        0.124   121.670 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5/O
                         net (fo=1, routed)           0.000   121.670    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5_n_0
    SLICE_X100Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.203 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5/CO[3]
                         net (fo=1, routed)           0.000   122.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5_n_0
    SLICE_X100Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5/CO[3]
                         net (fo=1, routed)           0.000   122.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5/CO[3]
                         net (fo=1, routed)           0.000   122.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.554 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   122.554    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5_n_0
    SLICE_X100Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5/CO[3]
                         net (fo=1, routed)           0.000   122.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.788 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5/CO[3]
                         net (fo=1, routed)           0.000   122.788    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5_n_0
    SLICE_X100Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5/CO[3]
                         net (fo=1, routed)           0.000   122.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5_n_0
    SLICE_X100Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.022 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5/CO[3]
                         net (fo=1, routed)           0.000   123.022    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.139 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5/CO[3]
                         net (fo=41, routed)          1.329   124.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5_n_0
    SLICE_X98Y43         LUT2 (Prop_lut2_I1_O)        0.124   124.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5/O
                         net (fo=1, routed)           0.000   124.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5_n_0
    SLICE_X98Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5/CO[3]
                         net (fo=1, routed)           0.000   125.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5/CO[3]
                         net (fo=1, routed)           0.000   125.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5/CO[3]
                         net (fo=1, routed)           0.000   125.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   125.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5/CO[3]
                         net (fo=1, routed)           0.000   125.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5/CO[3]
                         net (fo=1, routed)           0.000   125.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5/CO[3]
                         net (fo=1, routed)           0.001   125.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   125.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5/CO[3]
                         net (fo=41, routed)          1.265   127.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5_n_0
    SLICE_X97Y46         LUT2 (Prop_lut2_I1_O)        0.124   127.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5/O
                         net (fo=1, routed)           0.000   127.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.002 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5/CO[3]
                         net (fo=1, routed)           0.000   128.002    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.116 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5/CO[3]
                         net (fo=1, routed)           0.000   128.116    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.230 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5/CO[3]
                         net (fo=1, routed)           0.000   128.230    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5_n_0
    SLICE_X97Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.344 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5/CO[3]
                         net (fo=1, routed)           0.001   128.344    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5/CO[3]
                         net (fo=1, routed)           0.000   128.458    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5_n_0
    SLICE_X97Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.572 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5/CO[3]
                         net (fo=1, routed)           0.000   128.572    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5_n_0
    SLICE_X97Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5/CO[3]
                         net (fo=1, routed)           0.000   128.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.800 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5/CO[3]
                         net (fo=1, routed)           0.000   128.800    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.914 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_2__5/CO[3]
                         net (fo=41, routed)          1.425   130.340    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[7]
    SLICE_X101Y42        LUT2 (Prop_lut2_I1_O)        0.124   130.464 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5/O
                         net (fo=1, routed)           0.000   130.464    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5/CO[3]
                         net (fo=1, routed)           0.000   131.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5/CO[3]
                         net (fo=1, routed)           0.000   131.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5/CO[3]
                         net (fo=1, routed)           0.000   131.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5_n_0
    SLICE_X101Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   131.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5_n_0
    SLICE_X101Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5/CO[3]
                         net (fo=1, routed)           0.000   131.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   131.584    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.698 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5/CO[3]
                         net (fo=1, routed)           0.000   131.698    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5/CO[3]
                         net (fo=1, routed)           0.001   131.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_3__5/CO[3]
                         net (fo=41, routed)          1.309   133.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[6]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.124   133.359 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5/O
                         net (fo=1, routed)           0.000   133.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5_n_0
    SLICE_X103Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.909 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5/CO[3]
                         net (fo=1, routed)           0.000   133.909    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5_n_0
    SLICE_X103Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.023 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5/CO[3]
                         net (fo=1, routed)           0.000   134.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5_n_0
    SLICE_X103Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.137 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5/CO[3]
                         net (fo=1, routed)           0.000   134.137    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5_n_0
    SLICE_X103Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.251 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   134.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.365 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5/CO[3]
                         net (fo=1, routed)           0.000   134.365    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5/CO[3]
                         net (fo=1, routed)           0.000   134.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5_n_0
    SLICE_X103Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5/CO[3]
                         net (fo=1, routed)           0.000   134.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5/CO[3]
                         net (fo=1, routed)           0.000   134.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5/CO[3]
                         net (fo=41, routed)          1.346   136.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5_n_0
    SLICE_X105Y40        LUT2 (Prop_lut2_I1_O)        0.124   136.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5/O
                         net (fo=1, routed)           0.000   136.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   136.841 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5/CO[3]
                         net (fo=1, routed)           0.000   136.841    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.955 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5/CO[3]
                         net (fo=1, routed)           0.000   136.955    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5/CO[3]
                         net (fo=1, routed)           0.000   137.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.183 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   137.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   137.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.411 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   137.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5_n_0
    SLICE_X105Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5/CO[3]
                         net (fo=1, routed)           0.000   137.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5_n_0
    SLICE_X105Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.639 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   137.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5_n_0
    SLICE_X105Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.753 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_2__5/CO[3]
                         net (fo=41, routed)          1.282   139.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[5]
    SLICE_X104Y40        LUT2 (Prop_lut2_I1_O)        0.124   139.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5/O
                         net (fo=1, routed)           0.000   139.159    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   139.692 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5/CO[3]
                         net (fo=1, routed)           0.000   139.692    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.809 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   139.809    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5/CO[3]
                         net (fo=1, routed)           0.000   139.926    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   140.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   140.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   140.277    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.394 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   140.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.511 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5/CO[3]
                         net (fo=1, routed)           0.000   140.511    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.628 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_1__5/CO[3]
                         net (fo=41, routed)          1.419   142.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[4]
    SLICE_X107Y40        LUT2 (Prop_lut2_I1_O)        0.124   142.172 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5/O
                         net (fo=1, routed)           0.000   142.172    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.722 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5/CO[3]
                         net (fo=1, routed)           0.000   142.722    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.836 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   142.836    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.950 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   142.950    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5_n_0
    SLICE_X107Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5/CO[3]
                         net (fo=1, routed)           0.000   143.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5_n_0
    SLICE_X107Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.178 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   143.178    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5_n_0
    SLICE_X107Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   143.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5_n_0
    SLICE_X107Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5/CO[3]
                         net (fo=1, routed)           0.000   143.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5/CO[3]
                         net (fo=1, routed)           0.000   143.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.634 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5/CO[3]
                         net (fo=41, routed)          1.251   144.884    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5_n_0
    SLICE_X106Y40        LUT2 (Prop_lut2_I1_O)        0.124   145.008 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5/O
                         net (fo=1, routed)           0.000   145.008    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.558 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5/CO[3]
                         net (fo=1, routed)           0.000   145.558    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.672 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5/CO[3]
                         net (fo=1, routed)           0.000   145.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5_n_0
    SLICE_X106Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.786 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   145.786    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.900 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5/CO[3]
                         net (fo=1, routed)           0.000   145.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5/CO[3]
                         net (fo=1, routed)           0.000   146.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   146.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   146.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   146.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_2__5/CO[3]
                         net (fo=41, routed)          1.324   147.794    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[3]
    SLICE_X110Y40        LUT2 (Prop_lut2_I1_O)        0.124   147.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5/O
                         net (fo=1, routed)           0.000   147.918    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5_n_0
    SLICE_X110Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   148.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   148.582    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.696 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5/CO[3]
                         net (fo=1, routed)           0.000   148.696    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   148.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5/CO[3]
                         net (fo=1, routed)           0.000   148.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.038 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5/CO[3]
                         net (fo=1, routed)           0.000   149.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.152 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5/CO[3]
                         net (fo=1, routed)           0.000   149.152    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.266 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   149.266    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.380 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_1__5/CO[3]
                         net (fo=41, routed)          1.330   150.710    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[2]
    SLICE_X102Y40        LUT2 (Prop_lut2_I1_O)        0.124   150.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5/O
                         net (fo=1, routed)           0.000   150.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   151.367 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5/CO[3]
                         net (fo=1, routed)           0.000   151.367    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.484 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   151.484    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.601 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   151.601    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5_n_0
    SLICE_X102Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.718 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5/CO[3]
                         net (fo=1, routed)           0.000   151.718    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   151.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.952 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   151.952    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   152.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.186 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   152.186    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5_n_0
    SLICE_X102Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.303 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_2__5/CO[3]
                         net (fo=41, routed)          1.381   153.684    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[1]
    SLICE_X99Y41         LUT5 (Prop_lut5_I0_O)        0.124   153.808 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5/O
                         net (fo=1, routed)           0.000   153.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   154.358 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5/CO[3]
                         net (fo=1, routed)           0.000   154.358    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5/CO[3]
                         net (fo=1, routed)           0.000   154.472    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.586 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5/CO[3]
                         net (fo=1, routed)           0.000   154.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.700 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   154.700    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   154.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.928 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   154.928    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5/CO[3]
                         net (fo=1, routed)           0.000   155.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5_n_0
    SLICE_X99Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.156 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5/CO[3]
                         net (fo=1, routed)           0.000   155.156    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   155.384 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_1__5/CO[2]
                         net (fo=18, routed)          1.148   156.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_73[0]
    SLICE_X91Y31         LUT1 (Prop_lut1_I0_O)        0.313   156.845 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/i___32_i_15__5/O
                         net (fo=1, routed)           0.431   157.276    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_44
    SLICE_X88Y31         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642   157.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5/O[3]
                         net (fo=2, routed)           0.921   158.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5_n_4
    SLICE_X86Y29         LUT3 (Prop_lut3_I0_O)        0.306   159.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_35__5/O
                         net (fo=1, routed)           0.000   159.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/L[1]
    SLICE_X86Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   159.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5_n_0
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.775 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   159.775    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5_n_0
    SLICE_X86Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.892 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   159.892    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5_n_0
    SLICE_X86Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.009 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5/CO[3]
                         net (fo=1, routed)           0.000   160.009    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5_n_0
    SLICE_X86Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   160.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5_n_0
    SLICE_X86Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5_n_0
    SLICE_X86Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5_n_0
    SLICE_X86Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5_n_0
    SLICE_X86Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5/CO[3]
                         net (fo=1, routed)           0.000   160.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5_n_0
    SLICE_X86Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5/CO[3]
                         net (fo=1, routed)           0.000   160.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5_n_0
    SLICE_X86Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   161.034 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5/O[1]
                         net (fo=1, routed)           0.723   161.758    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5_n_6
    SLICE_X87Y37         LUT6 (Prop_lut6_I0_O)        0.306   162.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5/O
                         net (fo=2, routed)           0.414   162.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I1_O)        0.124   162.601 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5/O
                         net (fo=1, routed)           0.985   163.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5_n_0
    SLICE_X87Y36         LUT6 (Prop_lut6_I4_O)        0.124   163.710 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_1__5/O
                         net (fo=48, routed)          0.574   164.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_154
    SLICE_X87Y35         LUT6 (Prop_lut6_I1_O)        0.124   164.408 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58/O
                         net (fo=2, routed)           0.504   164.913    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58_n_0
    SLICE_X85Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   165.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95/CO[3]
                         net (fo=1, routed)           0.000   165.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95_n_0
    SLICE_X85Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.607 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91/CO[3]
                         net (fo=1, routed)           0.000   165.607    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91_n_0
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88/CO[3]
                         net (fo=1, routed)           0.000   165.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88_n_0
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   166.055 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_36/O[1]
                         net (fo=2, routed)           0.830   166.885    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_80[1]
    SLICE_X86Y42         LUT4 (Prop_lut4_I0_O)        0.303   167.188 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139/O
                         net (fo=1, routed)           0.282   167.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139_n_0
    SLICE_X86Y42         LUT5 (Prop_lut5_I4_O)        0.124   167.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_99/O
                         net (fo=1, routed)           0.162   167.755    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_43
    SLICE_X86Y42         LUT6 (Prop_lut6_I5_O)        0.124   167.879 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59/O
                         net (fo=2, routed)           0.303   168.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59_n_0
    SLICE_X89Y43         LUT5 (Prop_lut5_I4_O)        0.124   168.307 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35/O
                         net (fo=15, routed)          0.830   169.136    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35_n_0
    SLICE_X86Y45         LUT6 (Prop_lut6_I4_O)        0.124   169.260 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_2/O
                         net (fo=3, routed)           1.012   170.273    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_17[15]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_B[17]_P[30])
                                                      3.656   173.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51/P[30]
                         net (fo=2, routed)           1.147   175.075    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/P[30]
    SLICE_X91Y46         LUT6 (Prop_lut6_I2_O)        0.124   175.199 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56/O
                         net (fo=1, routed)           0.149   175.348    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56_n_0
    SLICE_X91Y46         LUT5 (Prop_lut5_I1_O)        0.124   175.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_20__0/O
                         net (fo=50, routed)          1.361   176.833    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_0
    SLICE_X74Y37         LUT3 (Prop_lut3_I0_O)        0.124   176.957 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52/O
                         net (fo=5, routed)           0.524   177.481    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52_n_0
    SLICE_X71Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   178.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61/CO[3]
                         net (fo=1, routed)           0.000   178.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61_n_0
    SLICE_X71Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   178.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_60/O[1]
                         net (fo=3, routed)           1.000   179.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_9[1]
    SLICE_X64Y37         LUT4 (Prop_lut4_I2_O)        0.331   179.726 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79/O
                         net (fo=1, routed)           0.477   180.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79_n_0
    SLICE_X57Y39         LUT5 (Prop_lut5_I4_O)        0.326   180.529 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66/O
                         net (fo=1, routed)           0.149   180.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.124   180.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55/O
                         net (fo=2, routed)           0.575   181.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124   181.501 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_24__0/O
                         net (fo=30, routed)          0.669   182.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_3
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124   182.294 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_8__0/O
                         net (fo=8, routed)           1.101   183.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__51[8]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841   187.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__0/P[8]
                         net (fo=2, routed)           1.124   188.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/to_s128[0]
    SLICE_X39Y35         LUT3 (Prop_lut3_I1_O)        0.150   188.509 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72/O
                         net (fo=2, routed)           0.668   189.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.326   189.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75/O
                         net (fo=1, routed)           0.000   189.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   190.053 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20/CO[3]
                         net (fo=1, routed)           0.000   190.053    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19/CO[3]
                         net (fo=1, routed)           0.000   190.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18/CO[3]
                         net (fo=1, routed)           0.000   190.281    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   190.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_17/O[3]
                         net (fo=15, routed)          1.330   191.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC_n_0
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[23])
                                                      4.023   195.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25/P[23]
                         net (fo=3, routed)           0.879   196.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25_n_82
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124   196.949 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41/O
                         net (fo=1, routed)           0.264   197.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124   197.338 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17/O
                         net (fo=62, routed)          0.605   197.942    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I2_O)        0.124   198.066 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42/O
                         net (fo=4, routed)           0.509   198.575    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   199.170 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36/CO[3]
                         net (fo=1, routed)           0.000   199.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.287 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31/CO[3]
                         net (fo=1, routed)           0.000   199.287    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26/CO[3]
                         net (fo=1, routed)           0.000   199.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   199.623 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22/O[0]
                         net (fo=3, routed)           0.865   200.488    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22_n_7
    SLICE_X57Y51         LUT4 (Prop_lut4_I3_O)        0.295   200.783 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65/O
                         net (fo=1, routed)           0.551   201.334    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65_n_0
    SLICE_X65Y51         LUT5 (Prop_lut5_I4_O)        0.124   201.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64/O
                         net (fo=1, routed)           0.394   201.852    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124   201.976 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44/O
                         net (fo=2, routed)           0.275   202.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I2_O)        0.124   202.375 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21/O
                         net (fo=30, routed)          1.565   203.941    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21_n_0
    SLICE_X103Y51        LUT6 (Prop_lut6_I4_O)        0.124   204.065 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_6/O
                         net (fo=4, routed)           0.781   204.845    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_6_n_0
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841   208.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__29/P[15]
                         net (fo=1, routed)           1.053   209.740    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__29_n_90
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036   213.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__30/PCOUT[47]
                         net (fo=1, routed)           0.002   213.778    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__30_n_106
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   215.296 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__31/P[0]
                         net (fo=1, routed)           0.903   216.199    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__31_n_105
    SLICE_X104Y61        LUT1 (Prop_lut1_I0_O)        0.124   216.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][14]_i_44/O
                         net (fo=1, routed)           0.000   216.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][14]_i_44_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   216.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000   216.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_23_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.820 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.820    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_15_n_0
    SLICE_X104Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.937 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.937    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_15_n_0
    SLICE_X104Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.054 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000   217.054    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_25_n_0
    SLICE_X104Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.171 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_10/CO[3]
                         net (fo=1, routed)           0.000   217.171    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_10_n_0
    SLICE_X104Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.288 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000   217.288    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_32_n_0
    SLICE_X104Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.405 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000   217.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_31_n_0
    SLICE_X104Y68        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   217.720 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_36/O[3]
                         net (fo=2, routed)           0.605   218.324    design_1_i/mem_axi_0/U0_n_827
    SLICE_X105Y68        LUT4 (Prop_lut4_I3_O)        0.307   218.631 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_65/O
                         net (fo=1, routed)           0.263   218.894    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_65_n_0
    SLICE_X105Y68        LUT5 (Prop_lut5_I4_O)        0.124   219.018 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_33/O
                         net (fo=1, routed)           0.873   219.892    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_33_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I4_O)        0.124   220.016 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_12/O
                         net (fo=49, routed)          1.160   221.176    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_12_n_0
    SLICE_X107Y61        LUT3 (Prop_lut3_I0_O)        0.124   221.300 r  design_1_i/mem_axi_0/weights_hid[1][2][7]_i_21/O
                         net (fo=1, routed)           0.195   221.495    design_1_i/mem_axi_0/weights_hid[1][2][7]_i_21_n_0
    SLICE_X106Y61        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   222.075 r  design_1_i/mem_axi_0/weights_hid_reg[1][2][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   222.075    design_1_i/mem_axi_0/weights_hid_reg[1][2][7]_i_16_n_0
    SLICE_X106Y62        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   222.314 f  design_1_i/mem_axi_0/weights_hid_reg[1][2][11]_i_16/O[2]
                         net (fo=2, routed)           0.820   223.134    design_1_i/mem_axi_0/weights_hid_reg[1][2][11]_i_16_n_5
    SLICE_X107Y61        LUT4 (Prop_lut4_I0_O)        0.302   223.436 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_78/O
                         net (fo=1, routed)           0.151   223.587    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_78_n_0
    SLICE_X107Y61        LUT5 (Prop_lut5_I4_O)        0.124   223.711 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_41/O
                         net (fo=1, routed)           1.070   224.781    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_41_n_0
    SLICE_X94Y63         LUT6 (Prop_lut6_I5_O)        0.124   224.905 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_22/O
                         net (fo=2, routed)           0.580   225.485    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_22_n_0
    SLICE_X94Y64         LUT6 (Prop_lut6_I0_O)        0.124   225.609 r  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_13/O
                         net (fo=15, routed)          0.658   226.267    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__31_4
    SLICE_X98Y62         LUT6 (Prop_lut6_I3_O)        0.124   226.391 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][3]_i_5/O
                         net (fo=1, routed)           0.000   226.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][3]_i_5_n_0
    SLICE_X98Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   226.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   226.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][3]_i_2_n_0
    SLICE_X98Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.041    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_2_n_0
    SLICE_X98Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.158 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.158    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_2_n_0
    SLICE_X98Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_2_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   227.529 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][15]_i_2/CO[0]
                         net (fo=16, routed)          0.911   228.440    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid_reg[1][2][14]_0[0]
    SLICE_X98Y61         LUT4 (Prop_lut4_I0_O)        0.367   228.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid[1][2][0]_i_1/O
                         net (fo=1, routed)           0.000   228.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/reg_init_reg_rep_1[0]
    SLICE_X98Y61         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.605    12.784    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X98Y61         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][0]/C
                         clock pessimism              0.115    12.899    
                         clock uncertainty           -0.154    12.745    
    SLICE_X98Y61         FDCE (Setup_fdce_C_D)        0.077    12.822    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][0]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                        -228.807    
  -------------------------------------------------------------------
                         slack                               -215.986    

Slack (VIOLATED) :        -215.972ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        225.750ns  (logic 123.336ns (54.634%)  route 102.414ns (45.366%))
  Logic Levels:           549  (CARRY4=450 DSP48E1=8 LUT1=3 LUT2=44 LUT3=8 LUT4=6 LUT5=11 LUT6=19)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.790     3.084    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X102Y29        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y29        FDCE (Prop_fdce_C_Q)         0.478     3.562 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/Q
                         net (fo=4, routed)           0.829     4.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/weights_out_reg[2][3][15][14]
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[11])
                                                      3.828     8.219 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__1/P[11]
                         net (fo=3, routed)           0.964     9.182    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/to_s291[3]
    SLICE_X99Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.306 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5/O
                         net (fo=2, routed)           1.007    10.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5_n_0
    SLICE_X96Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5/O
                         net (fo=2, routed)           0.644    11.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5_n_0
    SLICE_X97Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.205 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5/O
                         net (fo=1, routed)           0.000    11.205    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.737 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.737    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.071 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1/O[1]
                         net (fo=2, routed)           0.916    12.987    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1_n_6
    SLICE_X89Y23         LUT2 (Prop_lut2_I0_O)        0.303    13.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    13.840    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___21_i_2__5/O[3]
                         net (fo=94, routed)          1.062    15.215    design_1_i/mem_axi_0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/or_reduce
    SLICE_X92Y27         LUT3 (Prop_lut3_I1_O)        0.306    15.521 r  design_1_i/mem_axi_0/i___4_i_26__5/O
                         net (fo=1, routed)           0.000    15.521    design_1_i/mem_axi_0/i___4_i_26__5_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    15.948 r  design_1_i/mem_axi_0/i___4_i_19__5/O[1]
                         net (fo=1, routed)           0.463    16.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/b_out_reg[2][15]_0[1]
    SLICE_X91Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    17.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    17.118    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5_n_0
    SLICE_X91Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_2__5/O[1]
                         net (fo=34, routed)          1.190    18.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_12[1]
    SLICE_X83Y26         LUT5 (Prop_lut5_I1_O)        0.303    18.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6/O
                         net (fo=1, routed)           0.000    18.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.495 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7/CO[3]
                         net (fo=1, routed)           0.000    19.495    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.609 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7/CO[3]
                         net (fo=1, routed)           0.000    19.609    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.766 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_2__7/CO[1]
                         net (fo=122, routed)         0.327    20.093    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/b_out_reg[2][15]_25[0]
    SLICE_X85Y28         LUT1 (Prop_lut1_I0_O)        0.329    20.422 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_i_1__7/O
                         net (fo=16, routed)          1.167    21.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/A_0[16]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[3])
                                                      3.841    25.430 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg/P[3]
                         net (fo=50, routed)          1.211    26.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__0[3]
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    26.765 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5/O
                         net (fo=1, routed)           0.000    26.765    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.298 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    27.298    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.415 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5/CO[3]
                         net (fo=1, routed)           0.000    27.415    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5/CO[3]
                         net (fo=1, routed)           0.009    27.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    27.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.912 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5/CO[0]
                         net (fo=1485, routed)        1.005    28.917    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5_n_3
    SLICE_X99Y21         LUT3 (Prop_lut3_I1_O)        0.367    29.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5/O
                         net (fo=1, routed)           0.000    29.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    29.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    29.948    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    30.062    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5_n_0
    SLICE_X99Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5/CO[3]
                         net (fo=1, routed)           0.009    30.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5_n_0
    SLICE_X99Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.299 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5/CO[3]
                         net (fo=1, routed)           0.000    30.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    30.413    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.527 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    30.527    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5_n_0
    SLICE_X99Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    30.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5_n_0
    SLICE_X99Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.869 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5/CO[2]
                         net (fo=41, routed)          0.975    31.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5_n_1
    SLICE_X100Y21        LUT2 (Prop_lut2_I1_O)        0.313    32.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5/O
                         net (fo=1, routed)           0.000    32.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5_n_0
    SLICE_X100Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.690 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    32.690    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5_n_0
    SLICE_X100Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    32.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5_n_0
    SLICE_X100Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    32.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5_n_0
    SLICE_X100Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5/CO[3]
                         net (fo=1, routed)           0.009    33.050    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5_n_0
    SLICE_X100Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    33.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5_n_0
    SLICE_X100Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5/CO[3]
                         net (fo=1, routed)           0.000    33.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5_n_0
    SLICE_X100Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.401 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    33.401    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5_n_0
    SLICE_X100Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    33.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5_n_0
    SLICE_X100Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.635 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5/CO[3]
                         net (fo=41, routed)          1.403    35.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5_n_0
    SLICE_X101Y24        LUT2 (Prop_lut2_I1_O)        0.124    35.162 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5/O
                         net (fo=1, routed)           0.000    35.162    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5_n_0
    SLICE_X101Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5/CO[3]
                         net (fo=1, routed)           0.009    35.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5_n_0
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    35.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5_n_0
    SLICE_X101Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.949 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    35.949    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5_n_0
    SLICE_X101Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.063 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    36.063    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5_n_0
    SLICE_X101Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.177 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    36.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5_n_0
    SLICE_X101Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5/CO[3]
                         net (fo=1, routed)           0.000    36.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    36.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    36.519    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5/CO[3]
                         net (fo=41, routed)          0.962    37.595    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5_n_0
    SLICE_X101Y33        LUT2 (Prop_lut2_I1_O)        0.124    37.719 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5/O
                         net (fo=1, routed)           0.000    37.719    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5_n_0
    SLICE_X101Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.269 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5_n_0
    SLICE_X101Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    38.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.497 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    38.497    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5_n_0
    SLICE_X101Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.611 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    38.611    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5_n_0
    SLICE_X101Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.725 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    38.725    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5_n_0
    SLICE_X101Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.839 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    38.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5_n_0
    SLICE_X101Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.953 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5/CO[3]
                         net (fo=1, routed)           0.000    38.953    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.067 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    39.067    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5/CO[3]
                         net (fo=41, routed)          1.408    40.588    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5_n_0
    SLICE_X100Y31        LUT2 (Prop_lut2_I1_O)        0.124    40.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5/O
                         net (fo=1, routed)           0.000    40.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5_n_0
    SLICE_X100Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.245 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    41.245    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5_n_0
    SLICE_X100Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    41.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5_n_0
    SLICE_X100Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    41.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5_n_0
    SLICE_X100Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.596 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    41.596    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5_n_0
    SLICE_X100Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.713 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5/CO[3]
                         net (fo=1, routed)           0.000    41.713    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5_n_0
    SLICE_X100Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.830 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    41.830    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5_n_0
    SLICE_X100Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    41.947    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5_n_0
    SLICE_X100Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    42.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5_n_0
    SLICE_X100Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5/CO[3]
                         net (fo=41, routed)          1.392    43.573    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5_n_0
    SLICE_X103Y31        LUT2 (Prop_lut2_I1_O)        0.124    43.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5/O
                         net (fo=1, routed)           0.000    43.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5_n_0
    SLICE_X103Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    44.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5_n_0
    SLICE_X103Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    44.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5_n_0
    SLICE_X103Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    44.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    44.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    44.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.817 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    44.817    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    44.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5_n_0
    SLICE_X103Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.045 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5/CO[3]
                         net (fo=1, routed)           0.000    45.045    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5_n_0
    SLICE_X103Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5/CO[3]
                         net (fo=41, routed)          1.327    46.486    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5_n_0
    SLICE_X106Y31        LUT2 (Prop_lut2_I1_O)        0.124    46.610 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5/O
                         net (fo=1, routed)           0.000    46.610    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5_n_0
    SLICE_X106Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5/CO[3]
                         net (fo=1, routed)           0.000    47.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5_n_0
    SLICE_X106Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    47.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5_n_0
    SLICE_X106Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    47.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5_n_0
    SLICE_X106Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    47.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5_n_0
    SLICE_X106Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    47.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5_n_0
    SLICE_X106Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    47.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5_n_0
    SLICE_X106Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    47.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.958 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    47.958    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.072 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5/CO[3]
                         net (fo=41, routed)          1.346    49.418    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I1_O)        0.124    49.542 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5/O
                         net (fo=1, routed)           0.000    49.542    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5_n_0
    SLICE_X109Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5/CO[3]
                         net (fo=1, routed)           0.000    50.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5_n_0
    SLICE_X109Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.206 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    50.206    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5_n_0
    SLICE_X109Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    50.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.434 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    50.434    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.548 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    50.548    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    50.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5_n_0
    SLICE_X109Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    50.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5_n_0
    SLICE_X109Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    50.890    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5_n_0
    SLICE_X109Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5/CO[3]
                         net (fo=41, routed)          1.499    52.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5_n_0
    SLICE_X105Y29        LUT2 (Prop_lut2_I1_O)        0.124    52.626 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5/O
                         net (fo=1, routed)           0.000    52.626    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5/CO[3]
                         net (fo=1, routed)           0.000    53.176    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5/CO[3]
                         net (fo=1, routed)           0.000    53.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5_n_0
    SLICE_X105Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    53.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5_n_0
    SLICE_X105Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    53.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.632 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    53.632    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.746 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    53.746    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.860 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5/CO[3]
                         net (fo=41, routed)          1.261    55.349    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5_n_0
    SLICE_X102Y30        LUT2 (Prop_lut2_I1_O)        0.124    55.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5/O
                         net (fo=1, routed)           0.000    55.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5_n_0
    SLICE_X102Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.006 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5/CO[3]
                         net (fo=1, routed)           0.000    56.006    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5_n_0
    SLICE_X102Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.123 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5/CO[3]
                         net (fo=1, routed)           0.000    56.123    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    56.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    56.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.474 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    56.474    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    56.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.708 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    56.708    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.825 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.942 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5/CO[3]
                         net (fo=41, routed)          1.316    58.258    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5_n_0
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.124    58.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5/O
                         net (fo=1, routed)           0.000    58.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5_n_0
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.932 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5/CO[3]
                         net (fo=1, routed)           0.000    58.932    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5_n_0
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5/CO[3]
                         net (fo=1, routed)           0.000    59.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5_n_0
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    59.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5_n_0
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5/CO[3]
                         net (fo=1, routed)           0.000    59.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5_n_0
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    59.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    59.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5_n_0
    SLICE_X99Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    59.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5_n_0
    SLICE_X99Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    59.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5_n_0
    SLICE_X99Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5/CO[3]
                         net (fo=41, routed)          1.357    61.201    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5_n_0
    SLICE_X98Y33         LUT2 (Prop_lut2_I1_O)        0.124    61.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5/O
                         net (fo=1, routed)           0.000    61.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5_n_0
    SLICE_X98Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    61.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5_n_0
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.975 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    61.975    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5_n_0
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5/CO[3]
                         net (fo=1, routed)           0.000    62.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5_n_0
    SLICE_X98Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5/CO[3]
                         net (fo=1, routed)           0.000    62.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5/CO[3]
                         net (fo=1, routed)           0.000    62.326    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.443 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    62.443    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.560 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    62.560    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.677 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5/CO[3]
                         net (fo=1, routed)           0.000    62.677    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.794 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5/CO[3]
                         net (fo=41, routed)          1.362    64.155    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5_n_0
    SLICE_X94Y28         LUT2 (Prop_lut2_I1_O)        0.124    64.279 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5/O
                         net (fo=1, routed)           0.000    64.279    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5/CO[3]
                         net (fo=1, routed)           0.000    64.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    64.929    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5/CO[3]
                         net (fo=1, routed)           0.000    65.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5/CO[3]
                         net (fo=1, routed)           0.000    65.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5/CO[3]
                         net (fo=1, routed)           0.000    65.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    65.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    65.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    65.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5/CO[3]
                         net (fo=41, routed)          1.369    67.117    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5_n_0
    SLICE_X97Y27         LUT2 (Prop_lut2_I1_O)        0.124    67.241 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5/O
                         net (fo=1, routed)           0.000    67.241    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.791 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5/CO[3]
                         net (fo=1, routed)           0.000    67.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5/CO[3]
                         net (fo=1, routed)           0.000    67.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    68.019    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5/CO[3]
                         net (fo=1, routed)           0.000    68.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5/CO[3]
                         net (fo=1, routed)           0.000    68.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5/CO[3]
                         net (fo=1, routed)           0.000    68.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    68.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    68.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5/CO[3]
                         net (fo=41, routed)          1.560    70.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5_n_0
    SLICE_X98Y23         LUT2 (Prop_lut2_I1_O)        0.124    70.387 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5/O
                         net (fo=1, routed)           0.000    70.387    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5_n_0
    SLICE_X98Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5/CO[3]
                         net (fo=1, routed)           0.000    70.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5_n_0
    SLICE_X98Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5/CO[3]
                         net (fo=1, routed)           0.009    71.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5/CO[3]
                         net (fo=1, routed)           0.000    71.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5_n_0
    SLICE_X98Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5/CO[3]
                         net (fo=1, routed)           0.000    71.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5_n_0
    SLICE_X98Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5/CO[3]
                         net (fo=1, routed)           0.000    71.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5_n_0
    SLICE_X98Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5/CO[3]
                         net (fo=1, routed)           0.000    71.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5_n_0
    SLICE_X98Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    71.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5_n_0
    SLICE_X98Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    71.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5_n_0
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.865 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5/CO[3]
                         net (fo=41, routed)          1.240    73.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5_n_0
    SLICE_X96Y27         LUT2 (Prop_lut2_I1_O)        0.124    73.228 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5/O
                         net (fo=1, routed)           0.000    73.228    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5_n_0
    SLICE_X96Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.761 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5/CO[3]
                         net (fo=1, routed)           0.000    73.761    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5_n_0
    SLICE_X96Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5/CO[3]
                         net (fo=1, routed)           0.000    73.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5_n_0
    SLICE_X96Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5/CO[3]
                         net (fo=1, routed)           0.000    73.995    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5_n_0
    SLICE_X96Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    74.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5/CO[3]
                         net (fo=1, routed)           0.000    74.229    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    74.346    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    74.463    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    74.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5_n_0
    SLICE_X96Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5/CO[3]
                         net (fo=41, routed)          1.225    75.923    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5_n_0
    SLICE_X90Y27         LUT2 (Prop_lut2_I1_O)        0.124    76.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5/O
                         net (fo=1, routed)           0.000    76.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5_n_0
    SLICE_X90Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5/CO[3]
                         net (fo=1, routed)           0.000    76.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5_n_0
    SLICE_X90Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5/CO[3]
                         net (fo=1, routed)           0.000    76.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5/CO[3]
                         net (fo=1, routed)           0.000    76.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.048 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5/CO[3]
                         net (fo=1, routed)           0.000    77.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.165 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    77.165    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    77.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.399 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5/CO[3]
                         net (fo=1, routed)           0.000    77.399    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5/CO[3]
                         net (fo=41, routed)          1.162    78.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5_n_0
    SLICE_X92Y29         LUT2 (Prop_lut2_I1_O)        0.124    78.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5/O
                         net (fo=1, routed)           0.000    78.802    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.335 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5/CO[3]
                         net (fo=1, routed)           0.000    79.335    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    79.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.569 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    79.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5/CO[3]
                         net (fo=1, routed)           0.000    79.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    79.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    79.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    80.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.154 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5/CO[3]
                         net (fo=1, routed)           0.000    80.154    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5/CO[3]
                         net (fo=41, routed)          1.185    81.455    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5_n_0
    SLICE_X93Y30         LUT2 (Prop_lut2_I1_O)        0.124    81.579 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5/O
                         net (fo=1, routed)           0.000    81.579    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5/CO[3]
                         net (fo=1, routed)           0.000    82.129    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    82.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5/CO[3]
                         net (fo=1, routed)           0.000    82.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.471 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.471    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5_n_0
    SLICE_X93Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.585 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5/CO[3]
                         net (fo=1, routed)           0.000    82.585    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5_n_0
    SLICE_X93Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.699 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    82.699    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5_n_0
    SLICE_X93Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.813 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.813    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5_n_0
    SLICE_X93Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5/CO[3]
                         net (fo=1, routed)           0.000    82.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5_n_0
    SLICE_X93Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5/CO[3]
                         net (fo=41, routed)          1.481    84.522    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5_n_0
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124    84.646 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5/O
                         net (fo=1, routed)           0.000    84.646    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5/CO[3]
                         net (fo=1, routed)           0.000    85.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    85.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5/CO[3]
                         net (fo=1, routed)           0.000    85.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    85.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    85.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5/CO[3]
                         net (fo=1, routed)           0.000    85.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.108 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5/CO[3]
                         net (fo=41, routed)          1.313    87.421    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5_n_0
    SLICE_X87Y26         LUT2 (Prop_lut2_I1_O)        0.124    87.545 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5/O
                         net (fo=1, routed)           0.000    87.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5_n_0
    SLICE_X87Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5/CO[3]
                         net (fo=1, routed)           0.000    88.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5/CO[3]
                         net (fo=1, routed)           0.000    88.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5_n_0
    SLICE_X87Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5/CO[3]
                         net (fo=1, routed)           0.000    88.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5_n_0
    SLICE_X87Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5/CO[3]
                         net (fo=1, routed)           0.000    88.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5_n_0
    SLICE_X87Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.551 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    88.551    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5_n_0
    SLICE_X87Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.665 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    88.665    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5_n_0
    SLICE_X87Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.779 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    88.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    88.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5/CO[3]
                         net (fo=41, routed)          1.446    90.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5_n_0
    SLICE_X88Y20         LUT2 (Prop_lut2_I1_O)        0.124    90.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5/O
                         net (fo=1, routed)           0.000    90.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5/CO[3]
                         net (fo=1, routed)           0.000    91.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5/CO[3]
                         net (fo=1, routed)           0.000    91.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5/CO[3]
                         net (fo=1, routed)           0.000    91.354    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    91.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5_n_0
    SLICE_X88Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5/CO[3]
                         net (fo=1, routed)           0.009    91.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    91.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    91.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5_n_0
    SLICE_X88Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    91.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5_n_0
    SLICE_X88Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5/CO[3]
                         net (fo=41, routed)          1.086    93.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5_n_0
    SLICE_X83Y30         LUT5 (Prop_lut5_I0_O)        0.124    93.257 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5/O
                         net (fo=1, routed)           0.000    93.257    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5_n_0
    SLICE_X83Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    93.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5_n_0
    SLICE_X83Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.921 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    93.921    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5_n_0
    SLICE_X83Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.035 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    94.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5_n_0
    SLICE_X83Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    94.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5_n_0
    SLICE_X83Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    94.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5_n_0
    SLICE_X83Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    94.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5_n_0
    SLICE_X83Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    94.491    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5_n_0
    SLICE_X83Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5/CO[3]
                         net (fo=41, routed)          1.034    95.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5_n_0
    SLICE_X84Y33         LUT2 (Prop_lut2_I1_O)        0.124    95.763 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5/O
                         net (fo=1, routed)           0.000    95.763    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.313 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5/CO[3]
                         net (fo=1, routed)           0.000    96.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5/CO[3]
                         net (fo=1, routed)           0.000    96.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.541 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5/CO[3]
                         net (fo=1, routed)           0.000    96.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.655 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    96.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.769 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    96.769    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.883 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    96.883    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.997 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    96.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.111 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    97.111    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.225 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_1__5/CO[3]
                         net (fo=43, routed)          1.183    98.408    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[11]
    SLICE_X85Y37         LUT2 (Prop_lut2_I1_O)        0.124    98.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5/O
                         net (fo=1, routed)           0.000    98.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5_n_0
    SLICE_X85Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.082 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5/CO[3]
                         net (fo=1, routed)           0.000    99.082    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5_n_0
    SLICE_X85Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    99.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5_n_0
    SLICE_X85Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5/CO[3]
                         net (fo=1, routed)           0.000    99.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5/CO[3]
                         net (fo=1, routed)           0.000    99.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5_n_0
    SLICE_X85Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    99.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5_n_0
    SLICE_X85Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    99.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5_n_0
    SLICE_X85Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    99.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5_n_0
    SLICE_X85Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    99.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5_n_0
    SLICE_X85Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_1__5/CO[3]
                         net (fo=41, routed)          1.239   101.233    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[10]
    SLICE_X87Y38         LUT2 (Prop_lut2_I1_O)        0.124   101.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5/O
                         net (fo=1, routed)           0.000   101.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5_n_0
    SLICE_X87Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.907 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   101.907    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5_n_0
    SLICE_X87Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   102.021    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5_n_0
    SLICE_X87Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5/CO[3]
                         net (fo=1, routed)           0.000   102.135    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   102.249    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5/CO[3]
                         net (fo=1, routed)           0.000   102.363    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   102.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5_n_0
    SLICE_X87Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5/CO[3]
                         net (fo=1, routed)           0.000   102.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5/CO[3]
                         net (fo=1, routed)           0.000   102.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5/CO[3]
                         net (fo=41, routed)          0.983   103.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5_n_0
    SLICE_X88Y45         LUT2 (Prop_lut2_I1_O)        0.124   103.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5/O
                         net (fo=1, routed)           0.000   103.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5/CO[3]
                         net (fo=1, routed)           0.000   104.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   104.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5/CO[3]
                         net (fo=1, routed)           0.000   104.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   104.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5/CO[3]
                         net (fo=1, routed)           0.001   104.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   105.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   105.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   105.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.389 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5/CO[3]
                         net (fo=41, routed)          1.607   106.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5_n_0
    SLICE_X90Y38         LUT2 (Prop_lut2_I1_O)        0.124   107.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5/O
                         net (fo=1, routed)           0.000   107.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   107.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   107.654    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.771 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   107.771    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.888 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5/CO[3]
                         net (fo=1, routed)           0.000   107.888    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.005 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   108.005    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.122 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5/CO[3]
                         net (fo=1, routed)           0.000   108.122    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.239 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5/CO[3]
                         net (fo=1, routed)           0.000   108.239    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5/CO[3]
                         net (fo=1, routed)           0.000   108.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5_n_0
    SLICE_X90Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   108.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.590 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_3__5/CO[3]
                         net (fo=41, routed)          1.375   109.964    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[9]
    SLICE_X91Y37         LUT2 (Prop_lut2_I1_O)        0.124   110.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5/O
                         net (fo=1, routed)           0.000   110.088    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.638 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   110.638    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.752 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5/CO[3]
                         net (fo=1, routed)           0.000   110.752    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.866 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   110.866    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.980 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5/CO[3]
                         net (fo=1, routed)           0.000   110.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5_n_0
    SLICE_X91Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.094 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5/CO[3]
                         net (fo=1, routed)           0.000   111.094    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5_n_0
    SLICE_X91Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.208 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5/CO[3]
                         net (fo=1, routed)           0.000   111.208    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.322 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   111.322    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.436 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   111.436    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.550 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5/CO[3]
                         net (fo=41, routed)          1.369   112.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5_n_0
    SLICE_X94Y38         LUT2 (Prop_lut2_I1_O)        0.124   113.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5/O
                         net (fo=1, routed)           0.000   113.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   113.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5/CO[3]
                         net (fo=1, routed)           0.000   113.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5/CO[3]
                         net (fo=1, routed)           0.000   113.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5/CO[3]
                         net (fo=1, routed)           0.000   113.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5/CO[3]
                         net (fo=1, routed)           0.000   113.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5/CO[3]
                         net (fo=1, routed)           0.000   114.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   114.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5/CO[3]
                         net (fo=1, routed)           0.000   114.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   114.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_3__5/CO[3]
                         net (fo=41, routed)          1.407   115.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[8]
    SLICE_X96Y37         LUT2 (Prop_lut2_I1_O)        0.124   116.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5/O
                         net (fo=1, routed)           0.000   116.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5_n_0
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   116.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5/CO[3]
                         net (fo=1, routed)           0.000   116.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5_n_0
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5/CO[3]
                         net (fo=1, routed)           0.000   116.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   116.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   116.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   117.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5/CO[3]
                         net (fo=1, routed)           0.000   117.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5/CO[3]
                         net (fo=1, routed)           0.000   117.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5_n_0
    SLICE_X96Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5/CO[3]
                         net (fo=1, routed)           0.000   117.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5/CO[3]
                         net (fo=41, routed)          1.228   118.740    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5_n_0
    SLICE_X97Y37         LUT2 (Prop_lut2_I1_O)        0.124   118.864 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5/O
                         net (fo=1, routed)           0.000   118.864    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5_n_0
    SLICE_X97Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.414 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5/CO[3]
                         net (fo=1, routed)           0.000   119.414    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5/CO[3]
                         net (fo=1, routed)           0.000   119.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5/CO[3]
                         net (fo=1, routed)           0.000   119.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.756 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   119.756    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5_n_0
    SLICE_X97Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.870 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5/CO[3]
                         net (fo=1, routed)           0.000   119.870    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5_n_0
    SLICE_X97Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.984 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   119.984    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5_n_0
    SLICE_X97Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.098 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5/CO[3]
                         net (fo=1, routed)           0.000   120.098    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5_n_0
    SLICE_X97Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.212 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   120.212    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5/CO[3]
                         net (fo=41, routed)          1.220   121.546    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5_n_0
    SLICE_X100Y40        LUT2 (Prop_lut2_I1_O)        0.124   121.670 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5/O
                         net (fo=1, routed)           0.000   121.670    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5_n_0
    SLICE_X100Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.203 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5/CO[3]
                         net (fo=1, routed)           0.000   122.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5_n_0
    SLICE_X100Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5/CO[3]
                         net (fo=1, routed)           0.000   122.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5/CO[3]
                         net (fo=1, routed)           0.000   122.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.554 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   122.554    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5_n_0
    SLICE_X100Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5/CO[3]
                         net (fo=1, routed)           0.000   122.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.788 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5/CO[3]
                         net (fo=1, routed)           0.000   122.788    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5_n_0
    SLICE_X100Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5/CO[3]
                         net (fo=1, routed)           0.000   122.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5_n_0
    SLICE_X100Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.022 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5/CO[3]
                         net (fo=1, routed)           0.000   123.022    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.139 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5/CO[3]
                         net (fo=41, routed)          1.329   124.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5_n_0
    SLICE_X98Y43         LUT2 (Prop_lut2_I1_O)        0.124   124.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5/O
                         net (fo=1, routed)           0.000   124.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5_n_0
    SLICE_X98Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5/CO[3]
                         net (fo=1, routed)           0.000   125.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5/CO[3]
                         net (fo=1, routed)           0.000   125.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5/CO[3]
                         net (fo=1, routed)           0.000   125.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   125.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5/CO[3]
                         net (fo=1, routed)           0.000   125.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5/CO[3]
                         net (fo=1, routed)           0.000   125.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5/CO[3]
                         net (fo=1, routed)           0.001   125.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   125.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5/CO[3]
                         net (fo=41, routed)          1.265   127.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5_n_0
    SLICE_X97Y46         LUT2 (Prop_lut2_I1_O)        0.124   127.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5/O
                         net (fo=1, routed)           0.000   127.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.002 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5/CO[3]
                         net (fo=1, routed)           0.000   128.002    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.116 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5/CO[3]
                         net (fo=1, routed)           0.000   128.116    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.230 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5/CO[3]
                         net (fo=1, routed)           0.000   128.230    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5_n_0
    SLICE_X97Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.344 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5/CO[3]
                         net (fo=1, routed)           0.001   128.344    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5/CO[3]
                         net (fo=1, routed)           0.000   128.458    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5_n_0
    SLICE_X97Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.572 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5/CO[3]
                         net (fo=1, routed)           0.000   128.572    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5_n_0
    SLICE_X97Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5/CO[3]
                         net (fo=1, routed)           0.000   128.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.800 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5/CO[3]
                         net (fo=1, routed)           0.000   128.800    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.914 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_2__5/CO[3]
                         net (fo=41, routed)          1.425   130.340    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[7]
    SLICE_X101Y42        LUT2 (Prop_lut2_I1_O)        0.124   130.464 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5/O
                         net (fo=1, routed)           0.000   130.464    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5/CO[3]
                         net (fo=1, routed)           0.000   131.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5/CO[3]
                         net (fo=1, routed)           0.000   131.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5/CO[3]
                         net (fo=1, routed)           0.000   131.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5_n_0
    SLICE_X101Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   131.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5_n_0
    SLICE_X101Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5/CO[3]
                         net (fo=1, routed)           0.000   131.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   131.584    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.698 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5/CO[3]
                         net (fo=1, routed)           0.000   131.698    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5/CO[3]
                         net (fo=1, routed)           0.001   131.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_3__5/CO[3]
                         net (fo=41, routed)          1.309   133.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[6]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.124   133.359 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5/O
                         net (fo=1, routed)           0.000   133.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5_n_0
    SLICE_X103Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.909 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5/CO[3]
                         net (fo=1, routed)           0.000   133.909    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5_n_0
    SLICE_X103Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.023 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5/CO[3]
                         net (fo=1, routed)           0.000   134.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5_n_0
    SLICE_X103Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.137 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5/CO[3]
                         net (fo=1, routed)           0.000   134.137    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5_n_0
    SLICE_X103Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.251 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   134.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.365 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5/CO[3]
                         net (fo=1, routed)           0.000   134.365    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5/CO[3]
                         net (fo=1, routed)           0.000   134.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5_n_0
    SLICE_X103Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5/CO[3]
                         net (fo=1, routed)           0.000   134.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5/CO[3]
                         net (fo=1, routed)           0.000   134.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5/CO[3]
                         net (fo=41, routed)          1.346   136.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5_n_0
    SLICE_X105Y40        LUT2 (Prop_lut2_I1_O)        0.124   136.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5/O
                         net (fo=1, routed)           0.000   136.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   136.841 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5/CO[3]
                         net (fo=1, routed)           0.000   136.841    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.955 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5/CO[3]
                         net (fo=1, routed)           0.000   136.955    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5/CO[3]
                         net (fo=1, routed)           0.000   137.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.183 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   137.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   137.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.411 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   137.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5_n_0
    SLICE_X105Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5/CO[3]
                         net (fo=1, routed)           0.000   137.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5_n_0
    SLICE_X105Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.639 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   137.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5_n_0
    SLICE_X105Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.753 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_2__5/CO[3]
                         net (fo=41, routed)          1.282   139.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[5]
    SLICE_X104Y40        LUT2 (Prop_lut2_I1_O)        0.124   139.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5/O
                         net (fo=1, routed)           0.000   139.159    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   139.692 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5/CO[3]
                         net (fo=1, routed)           0.000   139.692    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.809 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   139.809    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5/CO[3]
                         net (fo=1, routed)           0.000   139.926    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   140.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   140.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   140.277    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.394 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   140.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.511 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5/CO[3]
                         net (fo=1, routed)           0.000   140.511    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.628 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_1__5/CO[3]
                         net (fo=41, routed)          1.419   142.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[4]
    SLICE_X107Y40        LUT2 (Prop_lut2_I1_O)        0.124   142.172 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5/O
                         net (fo=1, routed)           0.000   142.172    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.722 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5/CO[3]
                         net (fo=1, routed)           0.000   142.722    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.836 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   142.836    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.950 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   142.950    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5_n_0
    SLICE_X107Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5/CO[3]
                         net (fo=1, routed)           0.000   143.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5_n_0
    SLICE_X107Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.178 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   143.178    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5_n_0
    SLICE_X107Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   143.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5_n_0
    SLICE_X107Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5/CO[3]
                         net (fo=1, routed)           0.000   143.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5/CO[3]
                         net (fo=1, routed)           0.000   143.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.634 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5/CO[3]
                         net (fo=41, routed)          1.251   144.884    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5_n_0
    SLICE_X106Y40        LUT2 (Prop_lut2_I1_O)        0.124   145.008 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5/O
                         net (fo=1, routed)           0.000   145.008    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.558 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5/CO[3]
                         net (fo=1, routed)           0.000   145.558    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.672 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5/CO[3]
                         net (fo=1, routed)           0.000   145.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5_n_0
    SLICE_X106Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.786 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   145.786    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.900 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5/CO[3]
                         net (fo=1, routed)           0.000   145.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5/CO[3]
                         net (fo=1, routed)           0.000   146.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   146.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   146.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   146.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_2__5/CO[3]
                         net (fo=41, routed)          1.324   147.794    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[3]
    SLICE_X110Y40        LUT2 (Prop_lut2_I1_O)        0.124   147.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5/O
                         net (fo=1, routed)           0.000   147.918    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5_n_0
    SLICE_X110Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   148.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   148.582    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.696 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5/CO[3]
                         net (fo=1, routed)           0.000   148.696    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   148.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5/CO[3]
                         net (fo=1, routed)           0.000   148.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.038 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5/CO[3]
                         net (fo=1, routed)           0.000   149.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.152 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5/CO[3]
                         net (fo=1, routed)           0.000   149.152    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.266 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   149.266    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.380 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_1__5/CO[3]
                         net (fo=41, routed)          1.330   150.710    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[2]
    SLICE_X102Y40        LUT2 (Prop_lut2_I1_O)        0.124   150.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5/O
                         net (fo=1, routed)           0.000   150.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   151.367 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5/CO[3]
                         net (fo=1, routed)           0.000   151.367    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.484 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   151.484    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.601 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   151.601    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5_n_0
    SLICE_X102Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.718 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5/CO[3]
                         net (fo=1, routed)           0.000   151.718    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   151.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.952 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   151.952    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   152.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.186 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   152.186    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5_n_0
    SLICE_X102Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.303 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_2__5/CO[3]
                         net (fo=41, routed)          1.381   153.684    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[1]
    SLICE_X99Y41         LUT5 (Prop_lut5_I0_O)        0.124   153.808 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5/O
                         net (fo=1, routed)           0.000   153.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   154.358 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5/CO[3]
                         net (fo=1, routed)           0.000   154.358    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5/CO[3]
                         net (fo=1, routed)           0.000   154.472    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.586 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5/CO[3]
                         net (fo=1, routed)           0.000   154.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.700 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   154.700    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   154.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.928 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   154.928    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5/CO[3]
                         net (fo=1, routed)           0.000   155.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5_n_0
    SLICE_X99Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.156 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5/CO[3]
                         net (fo=1, routed)           0.000   155.156    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   155.384 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_1__5/CO[2]
                         net (fo=18, routed)          1.148   156.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_73[0]
    SLICE_X91Y31         LUT1 (Prop_lut1_I0_O)        0.313   156.845 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/i___32_i_15__5/O
                         net (fo=1, routed)           0.431   157.276    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_44
    SLICE_X88Y31         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642   157.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5/O[3]
                         net (fo=2, routed)           0.921   158.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5_n_4
    SLICE_X86Y29         LUT3 (Prop_lut3_I0_O)        0.306   159.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_35__5/O
                         net (fo=1, routed)           0.000   159.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/L[1]
    SLICE_X86Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   159.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5_n_0
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.775 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   159.775    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5_n_0
    SLICE_X86Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.892 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   159.892    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5_n_0
    SLICE_X86Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.009 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5/CO[3]
                         net (fo=1, routed)           0.000   160.009    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5_n_0
    SLICE_X86Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   160.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5_n_0
    SLICE_X86Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5_n_0
    SLICE_X86Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5_n_0
    SLICE_X86Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5_n_0
    SLICE_X86Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5/CO[3]
                         net (fo=1, routed)           0.000   160.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5_n_0
    SLICE_X86Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5/CO[3]
                         net (fo=1, routed)           0.000   160.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5_n_0
    SLICE_X86Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   161.034 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5/O[1]
                         net (fo=1, routed)           0.723   161.758    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5_n_6
    SLICE_X87Y37         LUT6 (Prop_lut6_I0_O)        0.306   162.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5/O
                         net (fo=2, routed)           0.414   162.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I1_O)        0.124   162.601 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5/O
                         net (fo=1, routed)           0.985   163.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5_n_0
    SLICE_X87Y36         LUT6 (Prop_lut6_I4_O)        0.124   163.710 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_1__5/O
                         net (fo=48, routed)          0.574   164.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_154
    SLICE_X87Y35         LUT6 (Prop_lut6_I1_O)        0.124   164.408 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58/O
                         net (fo=2, routed)           0.504   164.913    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58_n_0
    SLICE_X85Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   165.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95/CO[3]
                         net (fo=1, routed)           0.000   165.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95_n_0
    SLICE_X85Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.607 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91/CO[3]
                         net (fo=1, routed)           0.000   165.607    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91_n_0
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88/CO[3]
                         net (fo=1, routed)           0.000   165.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88_n_0
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   166.055 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_36/O[1]
                         net (fo=2, routed)           0.830   166.885    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_80[1]
    SLICE_X86Y42         LUT4 (Prop_lut4_I0_O)        0.303   167.188 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139/O
                         net (fo=1, routed)           0.282   167.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139_n_0
    SLICE_X86Y42         LUT5 (Prop_lut5_I4_O)        0.124   167.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_99/O
                         net (fo=1, routed)           0.162   167.755    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_43
    SLICE_X86Y42         LUT6 (Prop_lut6_I5_O)        0.124   167.879 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59/O
                         net (fo=2, routed)           0.303   168.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59_n_0
    SLICE_X89Y43         LUT5 (Prop_lut5_I4_O)        0.124   168.307 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35/O
                         net (fo=15, routed)          0.830   169.136    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35_n_0
    SLICE_X86Y45         LUT6 (Prop_lut6_I4_O)        0.124   169.260 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_2/O
                         net (fo=3, routed)           1.012   170.273    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_17[15]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_B[17]_P[30])
                                                      3.656   173.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51/P[30]
                         net (fo=2, routed)           1.147   175.075    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/P[30]
    SLICE_X91Y46         LUT6 (Prop_lut6_I2_O)        0.124   175.199 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56/O
                         net (fo=1, routed)           0.149   175.348    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56_n_0
    SLICE_X91Y46         LUT5 (Prop_lut5_I1_O)        0.124   175.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_20__0/O
                         net (fo=50, routed)          1.361   176.833    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_0
    SLICE_X74Y37         LUT3 (Prop_lut3_I0_O)        0.124   176.957 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52/O
                         net (fo=5, routed)           0.524   177.481    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52_n_0
    SLICE_X71Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   178.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61/CO[3]
                         net (fo=1, routed)           0.000   178.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61_n_0
    SLICE_X71Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   178.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_60/O[1]
                         net (fo=3, routed)           1.000   179.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_9[1]
    SLICE_X64Y37         LUT4 (Prop_lut4_I2_O)        0.331   179.726 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79/O
                         net (fo=1, routed)           0.477   180.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79_n_0
    SLICE_X57Y39         LUT5 (Prop_lut5_I4_O)        0.326   180.529 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66/O
                         net (fo=1, routed)           0.149   180.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.124   180.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55/O
                         net (fo=2, routed)           0.575   181.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124   181.501 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_24__0/O
                         net (fo=30, routed)          0.669   182.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_3
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124   182.294 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_8__0/O
                         net (fo=8, routed)           1.101   183.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__51[8]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841   187.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__0/P[8]
                         net (fo=2, routed)           1.124   188.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/to_s128[0]
    SLICE_X39Y35         LUT3 (Prop_lut3_I1_O)        0.150   188.509 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72/O
                         net (fo=2, routed)           0.668   189.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.326   189.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75/O
                         net (fo=1, routed)           0.000   189.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   190.053 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20/CO[3]
                         net (fo=1, routed)           0.000   190.053    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19/CO[3]
                         net (fo=1, routed)           0.000   190.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18/CO[3]
                         net (fo=1, routed)           0.000   190.281    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   190.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_17/O[3]
                         net (fo=15, routed)          1.330   191.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC_n_0
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[23])
                                                      4.023   195.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25/P[23]
                         net (fo=3, routed)           0.879   196.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25_n_82
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124   196.949 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41/O
                         net (fo=1, routed)           0.264   197.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124   197.338 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17/O
                         net (fo=62, routed)          0.605   197.942    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I2_O)        0.124   198.066 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42/O
                         net (fo=4, routed)           0.509   198.575    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   199.170 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36/CO[3]
                         net (fo=1, routed)           0.000   199.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.287 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31/CO[3]
                         net (fo=1, routed)           0.000   199.287    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26/CO[3]
                         net (fo=1, routed)           0.000   199.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   199.623 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22/O[0]
                         net (fo=3, routed)           0.865   200.488    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22_n_7
    SLICE_X57Y51         LUT4 (Prop_lut4_I3_O)        0.295   200.783 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65/O
                         net (fo=1, routed)           0.551   201.334    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65_n_0
    SLICE_X65Y51         LUT5 (Prop_lut5_I4_O)        0.124   201.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64/O
                         net (fo=1, routed)           0.394   201.852    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124   201.976 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44/O
                         net (fo=2, routed)           0.275   202.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I2_O)        0.124   202.375 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21/O
                         net (fo=30, routed)          0.717   203.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21_n_0
    SLICE_X67Y50         LUT6 (Prop_lut6_I4_O)        0.124   203.216 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_14/O
                         net (fo=4, routed)           1.500   204.716    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_14_n_0
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[2]_P[15])
                                                      3.841   208.557 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__35/P[15]
                         net (fo=1, routed)           1.298   209.855    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__35_n_90
    DSP48_X4Y27          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036   213.891 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__36/PCOUT[47]
                         net (fo=1, routed)           0.002   213.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__36_n_106
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   215.411 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__37/P[0]
                         net (fo=1, routed)           0.766   216.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__37_n_105
    SLICE_X102Y67        LUT1 (Prop_lut1_I0_O)        0.124   216.301 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][0][14]_i_44/O
                         net (fo=1, routed)           0.000   216.301    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][0][14]_i_44_n_0
    SLICE_X102Y67        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   216.681 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000   216.681    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_23_n_0
    SLICE_X102Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.798 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.798    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][7]_i_15_n_0
    SLICE_X102Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.915 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.915    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][11]_i_15_n_0
    SLICE_X102Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.032 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000   217.032    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_25_n_0
    SLICE_X102Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_10/CO[3]
                         net (fo=1, routed)           0.000   217.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_10_n_0
    SLICE_X102Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.266 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000   217.266    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_32_n_0
    SLICE_X102Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000   217.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_31_n_0
    SLICE_X102Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   217.706 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_36/O[1]
                         net (fo=2, routed)           1.223   218.929    design_1_i/mem_axi_0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/p_11_in482_in
    SLICE_X96Y69         LUT5 (Prop_lut5_I2_O)        0.306   219.235 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_33/O
                         net (fo=1, routed)           0.535   219.770    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_33_n_0
    SLICE_X95Y68         LUT6 (Prop_lut6_I4_O)        0.124   219.894 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_12/O
                         net (fo=49, routed)          1.030   220.923    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_12_n_0
    SLICE_X92Y59         LUT3 (Prop_lut3_I0_O)        0.124   221.047 r  design_1_i/mem_axi_0/weights_hid[1][0][7]_i_21/O
                         net (fo=1, routed)           0.330   221.377    design_1_i/mem_axi_0/weights_hid[1][0][7]_i_21_n_0
    SLICE_X92Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   221.972 r  design_1_i/mem_axi_0/weights_hid_reg[1][0][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   221.972    design_1_i/mem_axi_0/weights_hid_reg[1][0][7]_i_16_n_0
    SLICE_X92Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   222.089 r  design_1_i/mem_axi_0/weights_hid_reg[1][0][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   222.089    design_1_i/mem_axi_0/weights_hid_reg[1][0][11]_i_16_n_0
    SLICE_X92Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   222.328 f  design_1_i/mem_axi_0/weights_hid_reg[1][0][14]_i_39/O[2]
                         net (fo=2, routed)           0.945   223.273    design_1_i/mem_axi_0/weights_hid_reg[1][0][14]_i_39_n_5
    SLICE_X92Y58         LUT4 (Prop_lut4_I1_O)        0.301   223.574 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_78/O
                         net (fo=1, routed)           0.410   223.985    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_78_n_0
    SLICE_X91Y58         LUT5 (Prop_lut5_I4_O)        0.124   224.109 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_41/O
                         net (fo=1, routed)           0.611   224.720    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_41_n_0
    SLICE_X92Y58         LUT6 (Prop_lut6_I5_O)        0.124   224.844 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_22/O
                         net (fo=2, routed)           0.727   225.571    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_22_n_0
    SLICE_X88Y55         LUT6 (Prop_lut6_I0_O)        0.124   225.695 r  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_13/O
                         net (fo=15, routed)          0.747   226.441    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__37_4
    SLICE_X86Y57         LUT6 (Prop_lut6_I3_O)        0.124   226.565 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][0][11]_i_6/O
                         net (fo=1, routed)           0.000   226.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][0][11]_i_6_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   227.078 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.078    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][11]_i_2_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.195 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.195    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_2_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   227.449 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][15]_i_2/CO[0]
                         net (fo=16, routed)          1.022   228.471    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid_reg[1][0][14]_0[0]
    SLICE_X92Y59         LUT2 (Prop_lut2_I1_O)        0.362   228.833 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid[1][0][15]_i_1/O
                         net (fo=1, routed)           0.000   228.833    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/reg_init_reg_rep_3[15]
    SLICE_X92Y59         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.604    12.783    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X92Y59         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][15]/C
                         clock pessimism              0.115    12.898    
                         clock uncertainty           -0.154    12.744    
    SLICE_X92Y59         FDCE (Setup_fdce_C_D)        0.118    12.862    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][15]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                        -228.834    
  -------------------------------------------------------------------
                         slack                               -215.972    

Slack (VIOLATED) :        -215.949ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        225.727ns  (logic 123.574ns (54.745%)  route 102.154ns (45.255%))
  Logic Levels:           551  (CARRY4=451 DSP48E1=8 LUT1=3 LUT2=43 LUT3=8 LUT4=8 LUT5=11 LUT6=19)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.790     3.084    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X102Y29        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y29        FDCE (Prop_fdce_C_Q)         0.478     3.562 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/Q
                         net (fo=4, routed)           0.829     4.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/weights_out_reg[2][3][15][14]
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[11])
                                                      3.828     8.219 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__1/P[11]
                         net (fo=3, routed)           0.964     9.182    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/to_s291[3]
    SLICE_X99Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.306 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5/O
                         net (fo=2, routed)           1.007    10.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5_n_0
    SLICE_X96Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5/O
                         net (fo=2, routed)           0.644    11.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5_n_0
    SLICE_X97Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.205 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5/O
                         net (fo=1, routed)           0.000    11.205    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.737 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.737    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.071 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1/O[1]
                         net (fo=2, routed)           0.916    12.987    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1_n_6
    SLICE_X89Y23         LUT2 (Prop_lut2_I0_O)        0.303    13.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    13.840    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___21_i_2__5/O[3]
                         net (fo=94, routed)          1.062    15.215    design_1_i/mem_axi_0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/or_reduce
    SLICE_X92Y27         LUT3 (Prop_lut3_I1_O)        0.306    15.521 r  design_1_i/mem_axi_0/i___4_i_26__5/O
                         net (fo=1, routed)           0.000    15.521    design_1_i/mem_axi_0/i___4_i_26__5_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    15.948 r  design_1_i/mem_axi_0/i___4_i_19__5/O[1]
                         net (fo=1, routed)           0.463    16.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/b_out_reg[2][15]_0[1]
    SLICE_X91Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    17.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    17.118    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5_n_0
    SLICE_X91Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_2__5/O[1]
                         net (fo=34, routed)          1.190    18.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_12[1]
    SLICE_X83Y26         LUT5 (Prop_lut5_I1_O)        0.303    18.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6/O
                         net (fo=1, routed)           0.000    18.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.495 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7/CO[3]
                         net (fo=1, routed)           0.000    19.495    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.609 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7/CO[3]
                         net (fo=1, routed)           0.000    19.609    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.766 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_2__7/CO[1]
                         net (fo=122, routed)         0.327    20.093    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/b_out_reg[2][15]_25[0]
    SLICE_X85Y28         LUT1 (Prop_lut1_I0_O)        0.329    20.422 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_i_1__7/O
                         net (fo=16, routed)          1.167    21.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/A_0[16]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[3])
                                                      3.841    25.430 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg/P[3]
                         net (fo=50, routed)          1.211    26.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__0[3]
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    26.765 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5/O
                         net (fo=1, routed)           0.000    26.765    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.298 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    27.298    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.415 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5/CO[3]
                         net (fo=1, routed)           0.000    27.415    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5/CO[3]
                         net (fo=1, routed)           0.009    27.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    27.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.912 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5/CO[0]
                         net (fo=1485, routed)        1.005    28.917    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5_n_3
    SLICE_X99Y21         LUT3 (Prop_lut3_I1_O)        0.367    29.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5/O
                         net (fo=1, routed)           0.000    29.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    29.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    29.948    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    30.062    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5_n_0
    SLICE_X99Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5/CO[3]
                         net (fo=1, routed)           0.009    30.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5_n_0
    SLICE_X99Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.299 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5/CO[3]
                         net (fo=1, routed)           0.000    30.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    30.413    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.527 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    30.527    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5_n_0
    SLICE_X99Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    30.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5_n_0
    SLICE_X99Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.869 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5/CO[2]
                         net (fo=41, routed)          0.975    31.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5_n_1
    SLICE_X100Y21        LUT2 (Prop_lut2_I1_O)        0.313    32.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5/O
                         net (fo=1, routed)           0.000    32.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5_n_0
    SLICE_X100Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.690 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    32.690    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5_n_0
    SLICE_X100Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    32.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5_n_0
    SLICE_X100Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    32.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5_n_0
    SLICE_X100Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5/CO[3]
                         net (fo=1, routed)           0.009    33.050    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5_n_0
    SLICE_X100Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    33.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5_n_0
    SLICE_X100Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5/CO[3]
                         net (fo=1, routed)           0.000    33.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5_n_0
    SLICE_X100Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.401 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    33.401    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5_n_0
    SLICE_X100Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    33.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5_n_0
    SLICE_X100Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.635 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5/CO[3]
                         net (fo=41, routed)          1.403    35.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5_n_0
    SLICE_X101Y24        LUT2 (Prop_lut2_I1_O)        0.124    35.162 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5/O
                         net (fo=1, routed)           0.000    35.162    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5_n_0
    SLICE_X101Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5/CO[3]
                         net (fo=1, routed)           0.009    35.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5_n_0
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    35.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5_n_0
    SLICE_X101Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.949 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    35.949    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5_n_0
    SLICE_X101Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.063 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    36.063    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5_n_0
    SLICE_X101Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.177 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    36.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5_n_0
    SLICE_X101Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5/CO[3]
                         net (fo=1, routed)           0.000    36.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    36.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    36.519    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5/CO[3]
                         net (fo=41, routed)          0.962    37.595    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5_n_0
    SLICE_X101Y33        LUT2 (Prop_lut2_I1_O)        0.124    37.719 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5/O
                         net (fo=1, routed)           0.000    37.719    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5_n_0
    SLICE_X101Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.269 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5_n_0
    SLICE_X101Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    38.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.497 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    38.497    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5_n_0
    SLICE_X101Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.611 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    38.611    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5_n_0
    SLICE_X101Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.725 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    38.725    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5_n_0
    SLICE_X101Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.839 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    38.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5_n_0
    SLICE_X101Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.953 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5/CO[3]
                         net (fo=1, routed)           0.000    38.953    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.067 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    39.067    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5/CO[3]
                         net (fo=41, routed)          1.408    40.588    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5_n_0
    SLICE_X100Y31        LUT2 (Prop_lut2_I1_O)        0.124    40.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5/O
                         net (fo=1, routed)           0.000    40.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5_n_0
    SLICE_X100Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.245 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    41.245    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5_n_0
    SLICE_X100Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    41.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5_n_0
    SLICE_X100Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    41.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5_n_0
    SLICE_X100Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.596 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    41.596    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5_n_0
    SLICE_X100Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.713 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5/CO[3]
                         net (fo=1, routed)           0.000    41.713    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5_n_0
    SLICE_X100Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.830 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    41.830    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5_n_0
    SLICE_X100Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    41.947    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5_n_0
    SLICE_X100Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    42.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5_n_0
    SLICE_X100Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5/CO[3]
                         net (fo=41, routed)          1.392    43.573    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5_n_0
    SLICE_X103Y31        LUT2 (Prop_lut2_I1_O)        0.124    43.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5/O
                         net (fo=1, routed)           0.000    43.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5_n_0
    SLICE_X103Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    44.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5_n_0
    SLICE_X103Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    44.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5_n_0
    SLICE_X103Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    44.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    44.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    44.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.817 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    44.817    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    44.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5_n_0
    SLICE_X103Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.045 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5/CO[3]
                         net (fo=1, routed)           0.000    45.045    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5_n_0
    SLICE_X103Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5/CO[3]
                         net (fo=41, routed)          1.327    46.486    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5_n_0
    SLICE_X106Y31        LUT2 (Prop_lut2_I1_O)        0.124    46.610 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5/O
                         net (fo=1, routed)           0.000    46.610    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5_n_0
    SLICE_X106Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5/CO[3]
                         net (fo=1, routed)           0.000    47.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5_n_0
    SLICE_X106Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    47.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5_n_0
    SLICE_X106Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    47.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5_n_0
    SLICE_X106Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    47.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5_n_0
    SLICE_X106Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    47.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5_n_0
    SLICE_X106Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    47.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5_n_0
    SLICE_X106Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    47.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.958 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    47.958    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.072 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5/CO[3]
                         net (fo=41, routed)          1.346    49.418    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I1_O)        0.124    49.542 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5/O
                         net (fo=1, routed)           0.000    49.542    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5_n_0
    SLICE_X109Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5/CO[3]
                         net (fo=1, routed)           0.000    50.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5_n_0
    SLICE_X109Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.206 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    50.206    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5_n_0
    SLICE_X109Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    50.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.434 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    50.434    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.548 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    50.548    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    50.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5_n_0
    SLICE_X109Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    50.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5_n_0
    SLICE_X109Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    50.890    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5_n_0
    SLICE_X109Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5/CO[3]
                         net (fo=41, routed)          1.499    52.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5_n_0
    SLICE_X105Y29        LUT2 (Prop_lut2_I1_O)        0.124    52.626 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5/O
                         net (fo=1, routed)           0.000    52.626    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5/CO[3]
                         net (fo=1, routed)           0.000    53.176    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5/CO[3]
                         net (fo=1, routed)           0.000    53.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5_n_0
    SLICE_X105Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    53.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5_n_0
    SLICE_X105Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    53.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.632 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    53.632    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.746 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    53.746    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.860 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5/CO[3]
                         net (fo=41, routed)          1.261    55.349    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5_n_0
    SLICE_X102Y30        LUT2 (Prop_lut2_I1_O)        0.124    55.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5/O
                         net (fo=1, routed)           0.000    55.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5_n_0
    SLICE_X102Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.006 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5/CO[3]
                         net (fo=1, routed)           0.000    56.006    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5_n_0
    SLICE_X102Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.123 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5/CO[3]
                         net (fo=1, routed)           0.000    56.123    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    56.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    56.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.474 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    56.474    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    56.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.708 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    56.708    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.825 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.942 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5/CO[3]
                         net (fo=41, routed)          1.316    58.258    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5_n_0
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.124    58.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5/O
                         net (fo=1, routed)           0.000    58.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5_n_0
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.932 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5/CO[3]
                         net (fo=1, routed)           0.000    58.932    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5_n_0
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5/CO[3]
                         net (fo=1, routed)           0.000    59.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5_n_0
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    59.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5_n_0
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5/CO[3]
                         net (fo=1, routed)           0.000    59.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5_n_0
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    59.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    59.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5_n_0
    SLICE_X99Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    59.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5_n_0
    SLICE_X99Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    59.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5_n_0
    SLICE_X99Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5/CO[3]
                         net (fo=41, routed)          1.357    61.201    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5_n_0
    SLICE_X98Y33         LUT2 (Prop_lut2_I1_O)        0.124    61.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5/O
                         net (fo=1, routed)           0.000    61.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5_n_0
    SLICE_X98Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    61.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5_n_0
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.975 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    61.975    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5_n_0
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5/CO[3]
                         net (fo=1, routed)           0.000    62.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5_n_0
    SLICE_X98Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5/CO[3]
                         net (fo=1, routed)           0.000    62.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5/CO[3]
                         net (fo=1, routed)           0.000    62.326    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.443 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    62.443    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.560 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    62.560    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.677 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5/CO[3]
                         net (fo=1, routed)           0.000    62.677    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.794 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5/CO[3]
                         net (fo=41, routed)          1.362    64.155    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5_n_0
    SLICE_X94Y28         LUT2 (Prop_lut2_I1_O)        0.124    64.279 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5/O
                         net (fo=1, routed)           0.000    64.279    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5/CO[3]
                         net (fo=1, routed)           0.000    64.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    64.929    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5/CO[3]
                         net (fo=1, routed)           0.000    65.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5/CO[3]
                         net (fo=1, routed)           0.000    65.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5/CO[3]
                         net (fo=1, routed)           0.000    65.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    65.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    65.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    65.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5/CO[3]
                         net (fo=41, routed)          1.369    67.117    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5_n_0
    SLICE_X97Y27         LUT2 (Prop_lut2_I1_O)        0.124    67.241 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5/O
                         net (fo=1, routed)           0.000    67.241    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.791 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5/CO[3]
                         net (fo=1, routed)           0.000    67.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5/CO[3]
                         net (fo=1, routed)           0.000    67.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    68.019    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5/CO[3]
                         net (fo=1, routed)           0.000    68.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5/CO[3]
                         net (fo=1, routed)           0.000    68.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5/CO[3]
                         net (fo=1, routed)           0.000    68.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    68.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    68.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5/CO[3]
                         net (fo=41, routed)          1.560    70.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5_n_0
    SLICE_X98Y23         LUT2 (Prop_lut2_I1_O)        0.124    70.387 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5/O
                         net (fo=1, routed)           0.000    70.387    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5_n_0
    SLICE_X98Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5/CO[3]
                         net (fo=1, routed)           0.000    70.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5_n_0
    SLICE_X98Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5/CO[3]
                         net (fo=1, routed)           0.009    71.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5/CO[3]
                         net (fo=1, routed)           0.000    71.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5_n_0
    SLICE_X98Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5/CO[3]
                         net (fo=1, routed)           0.000    71.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5_n_0
    SLICE_X98Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5/CO[3]
                         net (fo=1, routed)           0.000    71.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5_n_0
    SLICE_X98Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5/CO[3]
                         net (fo=1, routed)           0.000    71.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5_n_0
    SLICE_X98Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    71.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5_n_0
    SLICE_X98Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    71.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5_n_0
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.865 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5/CO[3]
                         net (fo=41, routed)          1.240    73.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5_n_0
    SLICE_X96Y27         LUT2 (Prop_lut2_I1_O)        0.124    73.228 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5/O
                         net (fo=1, routed)           0.000    73.228    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5_n_0
    SLICE_X96Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.761 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5/CO[3]
                         net (fo=1, routed)           0.000    73.761    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5_n_0
    SLICE_X96Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5/CO[3]
                         net (fo=1, routed)           0.000    73.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5_n_0
    SLICE_X96Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5/CO[3]
                         net (fo=1, routed)           0.000    73.995    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5_n_0
    SLICE_X96Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    74.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5/CO[3]
                         net (fo=1, routed)           0.000    74.229    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    74.346    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    74.463    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    74.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5_n_0
    SLICE_X96Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5/CO[3]
                         net (fo=41, routed)          1.225    75.923    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5_n_0
    SLICE_X90Y27         LUT2 (Prop_lut2_I1_O)        0.124    76.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5/O
                         net (fo=1, routed)           0.000    76.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5_n_0
    SLICE_X90Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5/CO[3]
                         net (fo=1, routed)           0.000    76.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5_n_0
    SLICE_X90Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5/CO[3]
                         net (fo=1, routed)           0.000    76.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5/CO[3]
                         net (fo=1, routed)           0.000    76.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.048 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5/CO[3]
                         net (fo=1, routed)           0.000    77.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.165 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    77.165    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    77.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.399 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5/CO[3]
                         net (fo=1, routed)           0.000    77.399    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5/CO[3]
                         net (fo=41, routed)          1.162    78.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5_n_0
    SLICE_X92Y29         LUT2 (Prop_lut2_I1_O)        0.124    78.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5/O
                         net (fo=1, routed)           0.000    78.802    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.335 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5/CO[3]
                         net (fo=1, routed)           0.000    79.335    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    79.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.569 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    79.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5/CO[3]
                         net (fo=1, routed)           0.000    79.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    79.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    79.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    80.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.154 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5/CO[3]
                         net (fo=1, routed)           0.000    80.154    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5/CO[3]
                         net (fo=41, routed)          1.185    81.455    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5_n_0
    SLICE_X93Y30         LUT2 (Prop_lut2_I1_O)        0.124    81.579 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5/O
                         net (fo=1, routed)           0.000    81.579    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5/CO[3]
                         net (fo=1, routed)           0.000    82.129    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    82.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5/CO[3]
                         net (fo=1, routed)           0.000    82.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.471 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.471    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5_n_0
    SLICE_X93Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.585 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5/CO[3]
                         net (fo=1, routed)           0.000    82.585    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5_n_0
    SLICE_X93Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.699 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    82.699    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5_n_0
    SLICE_X93Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.813 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.813    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5_n_0
    SLICE_X93Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5/CO[3]
                         net (fo=1, routed)           0.000    82.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5_n_0
    SLICE_X93Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5/CO[3]
                         net (fo=41, routed)          1.481    84.522    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5_n_0
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124    84.646 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5/O
                         net (fo=1, routed)           0.000    84.646    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5/CO[3]
                         net (fo=1, routed)           0.000    85.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    85.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5/CO[3]
                         net (fo=1, routed)           0.000    85.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    85.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    85.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5/CO[3]
                         net (fo=1, routed)           0.000    85.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.108 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5/CO[3]
                         net (fo=41, routed)          1.313    87.421    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5_n_0
    SLICE_X87Y26         LUT2 (Prop_lut2_I1_O)        0.124    87.545 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5/O
                         net (fo=1, routed)           0.000    87.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5_n_0
    SLICE_X87Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5/CO[3]
                         net (fo=1, routed)           0.000    88.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5/CO[3]
                         net (fo=1, routed)           0.000    88.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5_n_0
    SLICE_X87Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5/CO[3]
                         net (fo=1, routed)           0.000    88.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5_n_0
    SLICE_X87Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5/CO[3]
                         net (fo=1, routed)           0.000    88.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5_n_0
    SLICE_X87Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.551 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    88.551    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5_n_0
    SLICE_X87Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.665 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    88.665    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5_n_0
    SLICE_X87Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.779 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    88.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    88.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5/CO[3]
                         net (fo=41, routed)          1.446    90.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5_n_0
    SLICE_X88Y20         LUT2 (Prop_lut2_I1_O)        0.124    90.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5/O
                         net (fo=1, routed)           0.000    90.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5/CO[3]
                         net (fo=1, routed)           0.000    91.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5/CO[3]
                         net (fo=1, routed)           0.000    91.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5/CO[3]
                         net (fo=1, routed)           0.000    91.354    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    91.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5_n_0
    SLICE_X88Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5/CO[3]
                         net (fo=1, routed)           0.009    91.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    91.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    91.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5_n_0
    SLICE_X88Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    91.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5_n_0
    SLICE_X88Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5/CO[3]
                         net (fo=41, routed)          1.086    93.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5_n_0
    SLICE_X83Y30         LUT5 (Prop_lut5_I0_O)        0.124    93.257 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5/O
                         net (fo=1, routed)           0.000    93.257    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5_n_0
    SLICE_X83Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    93.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5_n_0
    SLICE_X83Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.921 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    93.921    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5_n_0
    SLICE_X83Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.035 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    94.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5_n_0
    SLICE_X83Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    94.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5_n_0
    SLICE_X83Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    94.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5_n_0
    SLICE_X83Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    94.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5_n_0
    SLICE_X83Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    94.491    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5_n_0
    SLICE_X83Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5/CO[3]
                         net (fo=41, routed)          1.034    95.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5_n_0
    SLICE_X84Y33         LUT2 (Prop_lut2_I1_O)        0.124    95.763 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5/O
                         net (fo=1, routed)           0.000    95.763    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.313 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5/CO[3]
                         net (fo=1, routed)           0.000    96.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5/CO[3]
                         net (fo=1, routed)           0.000    96.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.541 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5/CO[3]
                         net (fo=1, routed)           0.000    96.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.655 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    96.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.769 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    96.769    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.883 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    96.883    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.997 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    96.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.111 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    97.111    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.225 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_1__5/CO[3]
                         net (fo=43, routed)          1.183    98.408    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[11]
    SLICE_X85Y37         LUT2 (Prop_lut2_I1_O)        0.124    98.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5/O
                         net (fo=1, routed)           0.000    98.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5_n_0
    SLICE_X85Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.082 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5/CO[3]
                         net (fo=1, routed)           0.000    99.082    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5_n_0
    SLICE_X85Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    99.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5_n_0
    SLICE_X85Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5/CO[3]
                         net (fo=1, routed)           0.000    99.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5/CO[3]
                         net (fo=1, routed)           0.000    99.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5_n_0
    SLICE_X85Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    99.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5_n_0
    SLICE_X85Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    99.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5_n_0
    SLICE_X85Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    99.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5_n_0
    SLICE_X85Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    99.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5_n_0
    SLICE_X85Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_1__5/CO[3]
                         net (fo=41, routed)          1.239   101.233    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[10]
    SLICE_X87Y38         LUT2 (Prop_lut2_I1_O)        0.124   101.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5/O
                         net (fo=1, routed)           0.000   101.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5_n_0
    SLICE_X87Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.907 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   101.907    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5_n_0
    SLICE_X87Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   102.021    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5_n_0
    SLICE_X87Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5/CO[3]
                         net (fo=1, routed)           0.000   102.135    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   102.249    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5/CO[3]
                         net (fo=1, routed)           0.000   102.363    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   102.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5_n_0
    SLICE_X87Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5/CO[3]
                         net (fo=1, routed)           0.000   102.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5/CO[3]
                         net (fo=1, routed)           0.000   102.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5/CO[3]
                         net (fo=41, routed)          0.983   103.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5_n_0
    SLICE_X88Y45         LUT2 (Prop_lut2_I1_O)        0.124   103.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5/O
                         net (fo=1, routed)           0.000   103.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5/CO[3]
                         net (fo=1, routed)           0.000   104.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   104.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5/CO[3]
                         net (fo=1, routed)           0.000   104.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   104.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5/CO[3]
                         net (fo=1, routed)           0.001   104.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   105.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   105.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   105.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.389 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5/CO[3]
                         net (fo=41, routed)          1.607   106.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5_n_0
    SLICE_X90Y38         LUT2 (Prop_lut2_I1_O)        0.124   107.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5/O
                         net (fo=1, routed)           0.000   107.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   107.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   107.654    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.771 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   107.771    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.888 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5/CO[3]
                         net (fo=1, routed)           0.000   107.888    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.005 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   108.005    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.122 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5/CO[3]
                         net (fo=1, routed)           0.000   108.122    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.239 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5/CO[3]
                         net (fo=1, routed)           0.000   108.239    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5/CO[3]
                         net (fo=1, routed)           0.000   108.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5_n_0
    SLICE_X90Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   108.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.590 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_3__5/CO[3]
                         net (fo=41, routed)          1.375   109.964    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[9]
    SLICE_X91Y37         LUT2 (Prop_lut2_I1_O)        0.124   110.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5/O
                         net (fo=1, routed)           0.000   110.088    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.638 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   110.638    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.752 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5/CO[3]
                         net (fo=1, routed)           0.000   110.752    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.866 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   110.866    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.980 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5/CO[3]
                         net (fo=1, routed)           0.000   110.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5_n_0
    SLICE_X91Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.094 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5/CO[3]
                         net (fo=1, routed)           0.000   111.094    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5_n_0
    SLICE_X91Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.208 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5/CO[3]
                         net (fo=1, routed)           0.000   111.208    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.322 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   111.322    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.436 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   111.436    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.550 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5/CO[3]
                         net (fo=41, routed)          1.369   112.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5_n_0
    SLICE_X94Y38         LUT2 (Prop_lut2_I1_O)        0.124   113.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5/O
                         net (fo=1, routed)           0.000   113.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   113.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5/CO[3]
                         net (fo=1, routed)           0.000   113.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5/CO[3]
                         net (fo=1, routed)           0.000   113.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5/CO[3]
                         net (fo=1, routed)           0.000   113.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5/CO[3]
                         net (fo=1, routed)           0.000   113.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5/CO[3]
                         net (fo=1, routed)           0.000   114.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   114.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5/CO[3]
                         net (fo=1, routed)           0.000   114.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   114.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_3__5/CO[3]
                         net (fo=41, routed)          1.407   115.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[8]
    SLICE_X96Y37         LUT2 (Prop_lut2_I1_O)        0.124   116.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5/O
                         net (fo=1, routed)           0.000   116.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5_n_0
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   116.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5/CO[3]
                         net (fo=1, routed)           0.000   116.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5_n_0
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5/CO[3]
                         net (fo=1, routed)           0.000   116.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   116.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   116.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   117.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5/CO[3]
                         net (fo=1, routed)           0.000   117.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5/CO[3]
                         net (fo=1, routed)           0.000   117.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5_n_0
    SLICE_X96Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5/CO[3]
                         net (fo=1, routed)           0.000   117.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5/CO[3]
                         net (fo=41, routed)          1.228   118.740    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5_n_0
    SLICE_X97Y37         LUT2 (Prop_lut2_I1_O)        0.124   118.864 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5/O
                         net (fo=1, routed)           0.000   118.864    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5_n_0
    SLICE_X97Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.414 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5/CO[3]
                         net (fo=1, routed)           0.000   119.414    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5/CO[3]
                         net (fo=1, routed)           0.000   119.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5/CO[3]
                         net (fo=1, routed)           0.000   119.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.756 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   119.756    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5_n_0
    SLICE_X97Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.870 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5/CO[3]
                         net (fo=1, routed)           0.000   119.870    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5_n_0
    SLICE_X97Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.984 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   119.984    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5_n_0
    SLICE_X97Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.098 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5/CO[3]
                         net (fo=1, routed)           0.000   120.098    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5_n_0
    SLICE_X97Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.212 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   120.212    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5/CO[3]
                         net (fo=41, routed)          1.220   121.546    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5_n_0
    SLICE_X100Y40        LUT2 (Prop_lut2_I1_O)        0.124   121.670 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5/O
                         net (fo=1, routed)           0.000   121.670    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5_n_0
    SLICE_X100Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.203 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5/CO[3]
                         net (fo=1, routed)           0.000   122.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5_n_0
    SLICE_X100Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5/CO[3]
                         net (fo=1, routed)           0.000   122.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5/CO[3]
                         net (fo=1, routed)           0.000   122.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.554 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   122.554    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5_n_0
    SLICE_X100Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5/CO[3]
                         net (fo=1, routed)           0.000   122.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.788 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5/CO[3]
                         net (fo=1, routed)           0.000   122.788    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5_n_0
    SLICE_X100Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5/CO[3]
                         net (fo=1, routed)           0.000   122.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5_n_0
    SLICE_X100Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.022 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5/CO[3]
                         net (fo=1, routed)           0.000   123.022    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.139 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5/CO[3]
                         net (fo=41, routed)          1.329   124.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5_n_0
    SLICE_X98Y43         LUT2 (Prop_lut2_I1_O)        0.124   124.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5/O
                         net (fo=1, routed)           0.000   124.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5_n_0
    SLICE_X98Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5/CO[3]
                         net (fo=1, routed)           0.000   125.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5/CO[3]
                         net (fo=1, routed)           0.000   125.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5/CO[3]
                         net (fo=1, routed)           0.000   125.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   125.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5/CO[3]
                         net (fo=1, routed)           0.000   125.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5/CO[3]
                         net (fo=1, routed)           0.000   125.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5/CO[3]
                         net (fo=1, routed)           0.001   125.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   125.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5/CO[3]
                         net (fo=41, routed)          1.265   127.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5_n_0
    SLICE_X97Y46         LUT2 (Prop_lut2_I1_O)        0.124   127.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5/O
                         net (fo=1, routed)           0.000   127.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.002 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5/CO[3]
                         net (fo=1, routed)           0.000   128.002    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.116 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5/CO[3]
                         net (fo=1, routed)           0.000   128.116    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.230 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5/CO[3]
                         net (fo=1, routed)           0.000   128.230    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5_n_0
    SLICE_X97Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.344 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5/CO[3]
                         net (fo=1, routed)           0.001   128.344    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5/CO[3]
                         net (fo=1, routed)           0.000   128.458    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5_n_0
    SLICE_X97Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.572 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5/CO[3]
                         net (fo=1, routed)           0.000   128.572    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5_n_0
    SLICE_X97Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5/CO[3]
                         net (fo=1, routed)           0.000   128.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.800 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5/CO[3]
                         net (fo=1, routed)           0.000   128.800    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.914 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_2__5/CO[3]
                         net (fo=41, routed)          1.425   130.340    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[7]
    SLICE_X101Y42        LUT2 (Prop_lut2_I1_O)        0.124   130.464 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5/O
                         net (fo=1, routed)           0.000   130.464    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5/CO[3]
                         net (fo=1, routed)           0.000   131.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5/CO[3]
                         net (fo=1, routed)           0.000   131.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5/CO[3]
                         net (fo=1, routed)           0.000   131.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5_n_0
    SLICE_X101Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   131.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5_n_0
    SLICE_X101Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5/CO[3]
                         net (fo=1, routed)           0.000   131.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   131.584    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.698 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5/CO[3]
                         net (fo=1, routed)           0.000   131.698    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5/CO[3]
                         net (fo=1, routed)           0.001   131.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_3__5/CO[3]
                         net (fo=41, routed)          1.309   133.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[6]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.124   133.359 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5/O
                         net (fo=1, routed)           0.000   133.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5_n_0
    SLICE_X103Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.909 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5/CO[3]
                         net (fo=1, routed)           0.000   133.909    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5_n_0
    SLICE_X103Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.023 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5/CO[3]
                         net (fo=1, routed)           0.000   134.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5_n_0
    SLICE_X103Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.137 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5/CO[3]
                         net (fo=1, routed)           0.000   134.137    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5_n_0
    SLICE_X103Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.251 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   134.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.365 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5/CO[3]
                         net (fo=1, routed)           0.000   134.365    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5/CO[3]
                         net (fo=1, routed)           0.000   134.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5_n_0
    SLICE_X103Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5/CO[3]
                         net (fo=1, routed)           0.000   134.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5/CO[3]
                         net (fo=1, routed)           0.000   134.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5/CO[3]
                         net (fo=41, routed)          1.346   136.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5_n_0
    SLICE_X105Y40        LUT2 (Prop_lut2_I1_O)        0.124   136.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5/O
                         net (fo=1, routed)           0.000   136.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   136.841 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5/CO[3]
                         net (fo=1, routed)           0.000   136.841    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.955 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5/CO[3]
                         net (fo=1, routed)           0.000   136.955    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5/CO[3]
                         net (fo=1, routed)           0.000   137.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.183 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   137.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   137.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.411 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   137.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5_n_0
    SLICE_X105Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5/CO[3]
                         net (fo=1, routed)           0.000   137.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5_n_0
    SLICE_X105Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.639 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   137.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5_n_0
    SLICE_X105Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.753 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_2__5/CO[3]
                         net (fo=41, routed)          1.282   139.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[5]
    SLICE_X104Y40        LUT2 (Prop_lut2_I1_O)        0.124   139.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5/O
                         net (fo=1, routed)           0.000   139.159    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   139.692 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5/CO[3]
                         net (fo=1, routed)           0.000   139.692    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.809 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   139.809    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5/CO[3]
                         net (fo=1, routed)           0.000   139.926    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   140.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   140.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   140.277    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.394 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   140.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.511 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5/CO[3]
                         net (fo=1, routed)           0.000   140.511    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.628 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_1__5/CO[3]
                         net (fo=41, routed)          1.419   142.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[4]
    SLICE_X107Y40        LUT2 (Prop_lut2_I1_O)        0.124   142.172 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5/O
                         net (fo=1, routed)           0.000   142.172    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.722 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5/CO[3]
                         net (fo=1, routed)           0.000   142.722    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.836 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   142.836    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.950 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   142.950    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5_n_0
    SLICE_X107Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5/CO[3]
                         net (fo=1, routed)           0.000   143.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5_n_0
    SLICE_X107Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.178 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   143.178    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5_n_0
    SLICE_X107Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   143.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5_n_0
    SLICE_X107Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5/CO[3]
                         net (fo=1, routed)           0.000   143.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5/CO[3]
                         net (fo=1, routed)           0.000   143.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.634 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5/CO[3]
                         net (fo=41, routed)          1.251   144.884    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5_n_0
    SLICE_X106Y40        LUT2 (Prop_lut2_I1_O)        0.124   145.008 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5/O
                         net (fo=1, routed)           0.000   145.008    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.558 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5/CO[3]
                         net (fo=1, routed)           0.000   145.558    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.672 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5/CO[3]
                         net (fo=1, routed)           0.000   145.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5_n_0
    SLICE_X106Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.786 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   145.786    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.900 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5/CO[3]
                         net (fo=1, routed)           0.000   145.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5/CO[3]
                         net (fo=1, routed)           0.000   146.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   146.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   146.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   146.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_2__5/CO[3]
                         net (fo=41, routed)          1.324   147.794    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[3]
    SLICE_X110Y40        LUT2 (Prop_lut2_I1_O)        0.124   147.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5/O
                         net (fo=1, routed)           0.000   147.918    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5_n_0
    SLICE_X110Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   148.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   148.582    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.696 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5/CO[3]
                         net (fo=1, routed)           0.000   148.696    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   148.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5/CO[3]
                         net (fo=1, routed)           0.000   148.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.038 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5/CO[3]
                         net (fo=1, routed)           0.000   149.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.152 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5/CO[3]
                         net (fo=1, routed)           0.000   149.152    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.266 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   149.266    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.380 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_1__5/CO[3]
                         net (fo=41, routed)          1.330   150.710    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[2]
    SLICE_X102Y40        LUT2 (Prop_lut2_I1_O)        0.124   150.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5/O
                         net (fo=1, routed)           0.000   150.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   151.367 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5/CO[3]
                         net (fo=1, routed)           0.000   151.367    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.484 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   151.484    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.601 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   151.601    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5_n_0
    SLICE_X102Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.718 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5/CO[3]
                         net (fo=1, routed)           0.000   151.718    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   151.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.952 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   151.952    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   152.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.186 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   152.186    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5_n_0
    SLICE_X102Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.303 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_2__5/CO[3]
                         net (fo=41, routed)          1.381   153.684    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[1]
    SLICE_X99Y41         LUT5 (Prop_lut5_I0_O)        0.124   153.808 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5/O
                         net (fo=1, routed)           0.000   153.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   154.358 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5/CO[3]
                         net (fo=1, routed)           0.000   154.358    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5/CO[3]
                         net (fo=1, routed)           0.000   154.472    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.586 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5/CO[3]
                         net (fo=1, routed)           0.000   154.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.700 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   154.700    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   154.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.928 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   154.928    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5/CO[3]
                         net (fo=1, routed)           0.000   155.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5_n_0
    SLICE_X99Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.156 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5/CO[3]
                         net (fo=1, routed)           0.000   155.156    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   155.384 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_1__5/CO[2]
                         net (fo=18, routed)          1.148   156.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_73[0]
    SLICE_X91Y31         LUT1 (Prop_lut1_I0_O)        0.313   156.845 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/i___32_i_15__5/O
                         net (fo=1, routed)           0.431   157.276    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_44
    SLICE_X88Y31         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642   157.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5/O[3]
                         net (fo=2, routed)           0.921   158.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5_n_4
    SLICE_X86Y29         LUT3 (Prop_lut3_I0_O)        0.306   159.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_35__5/O
                         net (fo=1, routed)           0.000   159.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/L[1]
    SLICE_X86Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   159.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5_n_0
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.775 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   159.775    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5_n_0
    SLICE_X86Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.892 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   159.892    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5_n_0
    SLICE_X86Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.009 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5/CO[3]
                         net (fo=1, routed)           0.000   160.009    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5_n_0
    SLICE_X86Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   160.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5_n_0
    SLICE_X86Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5_n_0
    SLICE_X86Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5_n_0
    SLICE_X86Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5_n_0
    SLICE_X86Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5/CO[3]
                         net (fo=1, routed)           0.000   160.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5_n_0
    SLICE_X86Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5/CO[3]
                         net (fo=1, routed)           0.000   160.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5_n_0
    SLICE_X86Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   161.034 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5/O[1]
                         net (fo=1, routed)           0.723   161.758    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5_n_6
    SLICE_X87Y37         LUT6 (Prop_lut6_I0_O)        0.306   162.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5/O
                         net (fo=2, routed)           0.414   162.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I1_O)        0.124   162.601 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5/O
                         net (fo=1, routed)           0.985   163.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5_n_0
    SLICE_X87Y36         LUT6 (Prop_lut6_I4_O)        0.124   163.710 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_1__5/O
                         net (fo=48, routed)          0.574   164.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_154
    SLICE_X87Y35         LUT6 (Prop_lut6_I1_O)        0.124   164.408 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58/O
                         net (fo=2, routed)           0.504   164.913    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58_n_0
    SLICE_X85Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   165.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95/CO[3]
                         net (fo=1, routed)           0.000   165.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95_n_0
    SLICE_X85Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.607 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91/CO[3]
                         net (fo=1, routed)           0.000   165.607    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91_n_0
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88/CO[3]
                         net (fo=1, routed)           0.000   165.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88_n_0
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   166.055 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_36/O[1]
                         net (fo=2, routed)           0.830   166.885    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_80[1]
    SLICE_X86Y42         LUT4 (Prop_lut4_I0_O)        0.303   167.188 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139/O
                         net (fo=1, routed)           0.282   167.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139_n_0
    SLICE_X86Y42         LUT5 (Prop_lut5_I4_O)        0.124   167.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_99/O
                         net (fo=1, routed)           0.162   167.755    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_43
    SLICE_X86Y42         LUT6 (Prop_lut6_I5_O)        0.124   167.879 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59/O
                         net (fo=2, routed)           0.303   168.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59_n_0
    SLICE_X89Y43         LUT5 (Prop_lut5_I4_O)        0.124   168.307 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35/O
                         net (fo=15, routed)          0.830   169.136    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35_n_0
    SLICE_X86Y45         LUT6 (Prop_lut6_I4_O)        0.124   169.260 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_2/O
                         net (fo=3, routed)           1.012   170.273    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_17[15]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_B[17]_P[30])
                                                      3.656   173.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51/P[30]
                         net (fo=2, routed)           1.147   175.075    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/P[30]
    SLICE_X91Y46         LUT6 (Prop_lut6_I2_O)        0.124   175.199 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56/O
                         net (fo=1, routed)           0.149   175.348    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56_n_0
    SLICE_X91Y46         LUT5 (Prop_lut5_I1_O)        0.124   175.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_20__0/O
                         net (fo=50, routed)          1.361   176.833    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_0
    SLICE_X74Y37         LUT3 (Prop_lut3_I0_O)        0.124   176.957 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52/O
                         net (fo=5, routed)           0.524   177.481    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52_n_0
    SLICE_X71Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   178.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61/CO[3]
                         net (fo=1, routed)           0.000   178.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61_n_0
    SLICE_X71Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   178.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_60/O[1]
                         net (fo=3, routed)           1.000   179.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_9[1]
    SLICE_X64Y37         LUT4 (Prop_lut4_I2_O)        0.331   179.726 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79/O
                         net (fo=1, routed)           0.477   180.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79_n_0
    SLICE_X57Y39         LUT5 (Prop_lut5_I4_O)        0.326   180.529 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66/O
                         net (fo=1, routed)           0.149   180.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.124   180.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55/O
                         net (fo=2, routed)           0.575   181.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124   181.501 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_24__0/O
                         net (fo=30, routed)          0.669   182.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_3
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124   182.294 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_8__0/O
                         net (fo=8, routed)           1.101   183.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__51[8]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841   187.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__0/P[8]
                         net (fo=2, routed)           1.124   188.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/to_s128[0]
    SLICE_X39Y35         LUT3 (Prop_lut3_I1_O)        0.150   188.509 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72/O
                         net (fo=2, routed)           0.668   189.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.326   189.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75/O
                         net (fo=1, routed)           0.000   189.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   190.053 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20/CO[3]
                         net (fo=1, routed)           0.000   190.053    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19/CO[3]
                         net (fo=1, routed)           0.000   190.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18/CO[3]
                         net (fo=1, routed)           0.000   190.281    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   190.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_17/O[3]
                         net (fo=15, routed)          1.330   191.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC_n_0
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[23])
                                                      4.023   195.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25/P[23]
                         net (fo=3, routed)           0.879   196.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25_n_82
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124   196.949 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41/O
                         net (fo=1, routed)           0.264   197.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124   197.338 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17/O
                         net (fo=62, routed)          0.605   197.942    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I2_O)        0.124   198.066 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42/O
                         net (fo=4, routed)           0.509   198.575    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   199.170 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36/CO[3]
                         net (fo=1, routed)           0.000   199.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.287 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31/CO[3]
                         net (fo=1, routed)           0.000   199.287    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26/CO[3]
                         net (fo=1, routed)           0.000   199.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   199.623 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22/O[0]
                         net (fo=3, routed)           0.865   200.488    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22_n_7
    SLICE_X57Y51         LUT4 (Prop_lut4_I3_O)        0.295   200.783 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65/O
                         net (fo=1, routed)           0.551   201.334    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65_n_0
    SLICE_X65Y51         LUT5 (Prop_lut5_I4_O)        0.124   201.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64/O
                         net (fo=1, routed)           0.394   201.852    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124   201.976 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44/O
                         net (fo=2, routed)           0.275   202.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I2_O)        0.124   202.375 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21/O
                         net (fo=30, routed)          1.565   203.941    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21_n_0
    SLICE_X103Y51        LUT6 (Prop_lut6_I4_O)        0.124   204.065 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_6/O
                         net (fo=4, routed)           0.781   204.845    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_6_n_0
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841   208.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__29/P[15]
                         net (fo=1, routed)           1.053   209.740    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__29_n_90
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036   213.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__30/PCOUT[47]
                         net (fo=1, routed)           0.002   213.778    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__30_n_106
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   215.296 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__31/P[0]
                         net (fo=1, routed)           0.903   216.199    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__31_n_105
    SLICE_X104Y61        LUT1 (Prop_lut1_I0_O)        0.124   216.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][14]_i_44/O
                         net (fo=1, routed)           0.000   216.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][14]_i_44_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   216.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000   216.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_23_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.820 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.820    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_15_n_0
    SLICE_X104Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.937 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.937    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_15_n_0
    SLICE_X104Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.054 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000   217.054    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_25_n_0
    SLICE_X104Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.171 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_10/CO[3]
                         net (fo=1, routed)           0.000   217.171    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_10_n_0
    SLICE_X104Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.288 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000   217.288    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_32_n_0
    SLICE_X104Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.405 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000   217.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_31_n_0
    SLICE_X104Y68        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   217.720 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_36/O[3]
                         net (fo=2, routed)           0.605   218.324    design_1_i/mem_axi_0/U0_n_827
    SLICE_X105Y68        LUT4 (Prop_lut4_I3_O)        0.307   218.631 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_65/O
                         net (fo=1, routed)           0.263   218.894    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_65_n_0
    SLICE_X105Y68        LUT5 (Prop_lut5_I4_O)        0.124   219.018 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_33/O
                         net (fo=1, routed)           0.873   219.892    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_33_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I4_O)        0.124   220.016 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_12/O
                         net (fo=49, routed)          1.160   221.176    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_12_n_0
    SLICE_X107Y61        LUT3 (Prop_lut3_I0_O)        0.124   221.300 r  design_1_i/mem_axi_0/weights_hid[1][2][7]_i_21/O
                         net (fo=1, routed)           0.195   221.495    design_1_i/mem_axi_0/weights_hid[1][2][7]_i_21_n_0
    SLICE_X106Y61        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   222.075 r  design_1_i/mem_axi_0/weights_hid_reg[1][2][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   222.075    design_1_i/mem_axi_0/weights_hid_reg[1][2][7]_i_16_n_0
    SLICE_X106Y62        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   222.314 f  design_1_i/mem_axi_0/weights_hid_reg[1][2][11]_i_16/O[2]
                         net (fo=2, routed)           0.820   223.134    design_1_i/mem_axi_0/weights_hid_reg[1][2][11]_i_16_n_5
    SLICE_X107Y61        LUT4 (Prop_lut4_I0_O)        0.302   223.436 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_78/O
                         net (fo=1, routed)           0.151   223.587    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_78_n_0
    SLICE_X107Y61        LUT5 (Prop_lut5_I4_O)        0.124   223.711 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_41/O
                         net (fo=1, routed)           1.070   224.781    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_41_n_0
    SLICE_X94Y63         LUT6 (Prop_lut6_I5_O)        0.124   224.905 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_22/O
                         net (fo=2, routed)           0.580   225.485    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_22_n_0
    SLICE_X94Y64         LUT6 (Prop_lut6_I0_O)        0.124   225.609 r  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_13/O
                         net (fo=15, routed)          0.658   226.267    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__31_4
    SLICE_X98Y62         LUT6 (Prop_lut6_I3_O)        0.124   226.391 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][3]_i_5/O
                         net (fo=1, routed)           0.000   226.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][3]_i_5_n_0
    SLICE_X98Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   226.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   226.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][3]_i_2_n_0
    SLICE_X98Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.041    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_2_n_0
    SLICE_X98Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.158 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.158    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_2_n_0
    SLICE_X98Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_2_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   227.529 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][15]_i_2/CO[0]
                         net (fo=16, routed)          0.922   228.451    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid_reg[1][2][14]_0[0]
    SLICE_X98Y61         LUT4 (Prop_lut4_I3_O)        0.360   228.811 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid[1][2][2]_i_1/O
                         net (fo=1, routed)           0.000   228.811    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/reg_init_reg_rep_1[2]
    SLICE_X98Y61         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.605    12.784    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X98Y61         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][2]/C
                         clock pessimism              0.115    12.899    
                         clock uncertainty           -0.154    12.745    
    SLICE_X98Y61         FDCE (Setup_fdce_C_D)        0.118    12.863    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][2]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                        -228.811    
  -------------------------------------------------------------------
                         slack                               -215.949    

Slack (VIOLATED) :        -215.937ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        225.715ns  (logic 123.573ns (54.747%)  route 102.143ns (45.253%))
  Logic Levels:           551  (CARRY4=451 DSP48E1=8 LUT1=3 LUT2=44 LUT3=8 LUT4=7 LUT5=11 LUT6=19)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.790     3.084    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X102Y29        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y29        FDCE (Prop_fdce_C_Q)         0.478     3.562 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/Q
                         net (fo=4, routed)           0.829     4.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/weights_out_reg[2][3][15][14]
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[11])
                                                      3.828     8.219 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__1/P[11]
                         net (fo=3, routed)           0.964     9.182    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/to_s291[3]
    SLICE_X99Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.306 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5/O
                         net (fo=2, routed)           1.007    10.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5_n_0
    SLICE_X96Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5/O
                         net (fo=2, routed)           0.644    11.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5_n_0
    SLICE_X97Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.205 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5/O
                         net (fo=1, routed)           0.000    11.205    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.737 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.737    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.071 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1/O[1]
                         net (fo=2, routed)           0.916    12.987    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1_n_6
    SLICE_X89Y23         LUT2 (Prop_lut2_I0_O)        0.303    13.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    13.840    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___21_i_2__5/O[3]
                         net (fo=94, routed)          1.062    15.215    design_1_i/mem_axi_0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/or_reduce
    SLICE_X92Y27         LUT3 (Prop_lut3_I1_O)        0.306    15.521 r  design_1_i/mem_axi_0/i___4_i_26__5/O
                         net (fo=1, routed)           0.000    15.521    design_1_i/mem_axi_0/i___4_i_26__5_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    15.948 r  design_1_i/mem_axi_0/i___4_i_19__5/O[1]
                         net (fo=1, routed)           0.463    16.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/b_out_reg[2][15]_0[1]
    SLICE_X91Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    17.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    17.118    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5_n_0
    SLICE_X91Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_2__5/O[1]
                         net (fo=34, routed)          1.190    18.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_12[1]
    SLICE_X83Y26         LUT5 (Prop_lut5_I1_O)        0.303    18.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6/O
                         net (fo=1, routed)           0.000    18.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.495 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7/CO[3]
                         net (fo=1, routed)           0.000    19.495    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.609 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7/CO[3]
                         net (fo=1, routed)           0.000    19.609    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.766 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_2__7/CO[1]
                         net (fo=122, routed)         0.327    20.093    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/b_out_reg[2][15]_25[0]
    SLICE_X85Y28         LUT1 (Prop_lut1_I0_O)        0.329    20.422 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_i_1__7/O
                         net (fo=16, routed)          1.167    21.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/A_0[16]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[3])
                                                      3.841    25.430 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg/P[3]
                         net (fo=50, routed)          1.211    26.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__0[3]
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    26.765 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5/O
                         net (fo=1, routed)           0.000    26.765    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.298 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    27.298    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.415 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5/CO[3]
                         net (fo=1, routed)           0.000    27.415    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5/CO[3]
                         net (fo=1, routed)           0.009    27.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    27.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.912 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5/CO[0]
                         net (fo=1485, routed)        1.005    28.917    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5_n_3
    SLICE_X99Y21         LUT3 (Prop_lut3_I1_O)        0.367    29.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5/O
                         net (fo=1, routed)           0.000    29.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    29.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    29.948    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    30.062    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5_n_0
    SLICE_X99Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5/CO[3]
                         net (fo=1, routed)           0.009    30.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5_n_0
    SLICE_X99Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.299 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5/CO[3]
                         net (fo=1, routed)           0.000    30.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    30.413    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.527 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    30.527    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5_n_0
    SLICE_X99Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    30.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5_n_0
    SLICE_X99Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.869 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5/CO[2]
                         net (fo=41, routed)          0.975    31.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5_n_1
    SLICE_X100Y21        LUT2 (Prop_lut2_I1_O)        0.313    32.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5/O
                         net (fo=1, routed)           0.000    32.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5_n_0
    SLICE_X100Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.690 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    32.690    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5_n_0
    SLICE_X100Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    32.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5_n_0
    SLICE_X100Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    32.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5_n_0
    SLICE_X100Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5/CO[3]
                         net (fo=1, routed)           0.009    33.050    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5_n_0
    SLICE_X100Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    33.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5_n_0
    SLICE_X100Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5/CO[3]
                         net (fo=1, routed)           0.000    33.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5_n_0
    SLICE_X100Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.401 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    33.401    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5_n_0
    SLICE_X100Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    33.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5_n_0
    SLICE_X100Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.635 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5/CO[3]
                         net (fo=41, routed)          1.403    35.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5_n_0
    SLICE_X101Y24        LUT2 (Prop_lut2_I1_O)        0.124    35.162 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5/O
                         net (fo=1, routed)           0.000    35.162    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5_n_0
    SLICE_X101Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5/CO[3]
                         net (fo=1, routed)           0.009    35.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5_n_0
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    35.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5_n_0
    SLICE_X101Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.949 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    35.949    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5_n_0
    SLICE_X101Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.063 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    36.063    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5_n_0
    SLICE_X101Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.177 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    36.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5_n_0
    SLICE_X101Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5/CO[3]
                         net (fo=1, routed)           0.000    36.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    36.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    36.519    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5/CO[3]
                         net (fo=41, routed)          0.962    37.595    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5_n_0
    SLICE_X101Y33        LUT2 (Prop_lut2_I1_O)        0.124    37.719 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5/O
                         net (fo=1, routed)           0.000    37.719    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5_n_0
    SLICE_X101Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.269 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5_n_0
    SLICE_X101Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    38.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.497 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    38.497    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5_n_0
    SLICE_X101Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.611 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    38.611    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5_n_0
    SLICE_X101Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.725 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    38.725    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5_n_0
    SLICE_X101Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.839 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    38.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5_n_0
    SLICE_X101Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.953 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5/CO[3]
                         net (fo=1, routed)           0.000    38.953    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.067 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    39.067    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5/CO[3]
                         net (fo=41, routed)          1.408    40.588    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5_n_0
    SLICE_X100Y31        LUT2 (Prop_lut2_I1_O)        0.124    40.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5/O
                         net (fo=1, routed)           0.000    40.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5_n_0
    SLICE_X100Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.245 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    41.245    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5_n_0
    SLICE_X100Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    41.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5_n_0
    SLICE_X100Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    41.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5_n_0
    SLICE_X100Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.596 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    41.596    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5_n_0
    SLICE_X100Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.713 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5/CO[3]
                         net (fo=1, routed)           0.000    41.713    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5_n_0
    SLICE_X100Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.830 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    41.830    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5_n_0
    SLICE_X100Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    41.947    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5_n_0
    SLICE_X100Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    42.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5_n_0
    SLICE_X100Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5/CO[3]
                         net (fo=41, routed)          1.392    43.573    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5_n_0
    SLICE_X103Y31        LUT2 (Prop_lut2_I1_O)        0.124    43.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5/O
                         net (fo=1, routed)           0.000    43.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5_n_0
    SLICE_X103Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    44.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5_n_0
    SLICE_X103Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    44.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5_n_0
    SLICE_X103Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    44.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    44.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    44.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.817 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    44.817    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    44.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5_n_0
    SLICE_X103Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.045 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5/CO[3]
                         net (fo=1, routed)           0.000    45.045    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5_n_0
    SLICE_X103Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5/CO[3]
                         net (fo=41, routed)          1.327    46.486    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5_n_0
    SLICE_X106Y31        LUT2 (Prop_lut2_I1_O)        0.124    46.610 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5/O
                         net (fo=1, routed)           0.000    46.610    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5_n_0
    SLICE_X106Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5/CO[3]
                         net (fo=1, routed)           0.000    47.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5_n_0
    SLICE_X106Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    47.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5_n_0
    SLICE_X106Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    47.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5_n_0
    SLICE_X106Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    47.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5_n_0
    SLICE_X106Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    47.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5_n_0
    SLICE_X106Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    47.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5_n_0
    SLICE_X106Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    47.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.958 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    47.958    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.072 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5/CO[3]
                         net (fo=41, routed)          1.346    49.418    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I1_O)        0.124    49.542 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5/O
                         net (fo=1, routed)           0.000    49.542    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5_n_0
    SLICE_X109Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5/CO[3]
                         net (fo=1, routed)           0.000    50.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5_n_0
    SLICE_X109Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.206 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    50.206    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5_n_0
    SLICE_X109Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    50.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.434 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    50.434    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.548 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    50.548    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    50.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5_n_0
    SLICE_X109Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    50.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5_n_0
    SLICE_X109Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    50.890    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5_n_0
    SLICE_X109Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5/CO[3]
                         net (fo=41, routed)          1.499    52.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5_n_0
    SLICE_X105Y29        LUT2 (Prop_lut2_I1_O)        0.124    52.626 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5/O
                         net (fo=1, routed)           0.000    52.626    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5/CO[3]
                         net (fo=1, routed)           0.000    53.176    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5/CO[3]
                         net (fo=1, routed)           0.000    53.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5_n_0
    SLICE_X105Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    53.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5_n_0
    SLICE_X105Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    53.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.632 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    53.632    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.746 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    53.746    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.860 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5/CO[3]
                         net (fo=41, routed)          1.261    55.349    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5_n_0
    SLICE_X102Y30        LUT2 (Prop_lut2_I1_O)        0.124    55.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5/O
                         net (fo=1, routed)           0.000    55.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5_n_0
    SLICE_X102Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.006 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5/CO[3]
                         net (fo=1, routed)           0.000    56.006    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5_n_0
    SLICE_X102Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.123 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5/CO[3]
                         net (fo=1, routed)           0.000    56.123    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    56.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    56.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.474 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    56.474    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    56.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.708 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    56.708    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.825 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.942 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5/CO[3]
                         net (fo=41, routed)          1.316    58.258    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5_n_0
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.124    58.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5/O
                         net (fo=1, routed)           0.000    58.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5_n_0
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.932 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5/CO[3]
                         net (fo=1, routed)           0.000    58.932    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5_n_0
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5/CO[3]
                         net (fo=1, routed)           0.000    59.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5_n_0
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    59.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5_n_0
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5/CO[3]
                         net (fo=1, routed)           0.000    59.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5_n_0
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    59.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    59.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5_n_0
    SLICE_X99Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    59.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5_n_0
    SLICE_X99Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    59.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5_n_0
    SLICE_X99Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5/CO[3]
                         net (fo=41, routed)          1.357    61.201    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5_n_0
    SLICE_X98Y33         LUT2 (Prop_lut2_I1_O)        0.124    61.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5/O
                         net (fo=1, routed)           0.000    61.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5_n_0
    SLICE_X98Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    61.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5_n_0
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.975 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    61.975    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5_n_0
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5/CO[3]
                         net (fo=1, routed)           0.000    62.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5_n_0
    SLICE_X98Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5/CO[3]
                         net (fo=1, routed)           0.000    62.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5/CO[3]
                         net (fo=1, routed)           0.000    62.326    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.443 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    62.443    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.560 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    62.560    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.677 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5/CO[3]
                         net (fo=1, routed)           0.000    62.677    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.794 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5/CO[3]
                         net (fo=41, routed)          1.362    64.155    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5_n_0
    SLICE_X94Y28         LUT2 (Prop_lut2_I1_O)        0.124    64.279 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5/O
                         net (fo=1, routed)           0.000    64.279    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5/CO[3]
                         net (fo=1, routed)           0.000    64.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    64.929    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5/CO[3]
                         net (fo=1, routed)           0.000    65.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5/CO[3]
                         net (fo=1, routed)           0.000    65.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5/CO[3]
                         net (fo=1, routed)           0.000    65.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    65.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    65.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    65.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5/CO[3]
                         net (fo=41, routed)          1.369    67.117    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5_n_0
    SLICE_X97Y27         LUT2 (Prop_lut2_I1_O)        0.124    67.241 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5/O
                         net (fo=1, routed)           0.000    67.241    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.791 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5/CO[3]
                         net (fo=1, routed)           0.000    67.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5/CO[3]
                         net (fo=1, routed)           0.000    67.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    68.019    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5/CO[3]
                         net (fo=1, routed)           0.000    68.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5/CO[3]
                         net (fo=1, routed)           0.000    68.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5/CO[3]
                         net (fo=1, routed)           0.000    68.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    68.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    68.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5/CO[3]
                         net (fo=41, routed)          1.560    70.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5_n_0
    SLICE_X98Y23         LUT2 (Prop_lut2_I1_O)        0.124    70.387 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5/O
                         net (fo=1, routed)           0.000    70.387    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5_n_0
    SLICE_X98Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5/CO[3]
                         net (fo=1, routed)           0.000    70.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5_n_0
    SLICE_X98Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5/CO[3]
                         net (fo=1, routed)           0.009    71.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5/CO[3]
                         net (fo=1, routed)           0.000    71.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5_n_0
    SLICE_X98Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5/CO[3]
                         net (fo=1, routed)           0.000    71.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5_n_0
    SLICE_X98Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5/CO[3]
                         net (fo=1, routed)           0.000    71.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5_n_0
    SLICE_X98Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5/CO[3]
                         net (fo=1, routed)           0.000    71.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5_n_0
    SLICE_X98Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    71.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5_n_0
    SLICE_X98Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    71.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5_n_0
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.865 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5/CO[3]
                         net (fo=41, routed)          1.240    73.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5_n_0
    SLICE_X96Y27         LUT2 (Prop_lut2_I1_O)        0.124    73.228 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5/O
                         net (fo=1, routed)           0.000    73.228    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5_n_0
    SLICE_X96Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.761 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5/CO[3]
                         net (fo=1, routed)           0.000    73.761    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5_n_0
    SLICE_X96Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5/CO[3]
                         net (fo=1, routed)           0.000    73.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5_n_0
    SLICE_X96Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5/CO[3]
                         net (fo=1, routed)           0.000    73.995    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5_n_0
    SLICE_X96Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    74.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5/CO[3]
                         net (fo=1, routed)           0.000    74.229    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    74.346    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    74.463    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    74.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5_n_0
    SLICE_X96Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5/CO[3]
                         net (fo=41, routed)          1.225    75.923    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5_n_0
    SLICE_X90Y27         LUT2 (Prop_lut2_I1_O)        0.124    76.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5/O
                         net (fo=1, routed)           0.000    76.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5_n_0
    SLICE_X90Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5/CO[3]
                         net (fo=1, routed)           0.000    76.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5_n_0
    SLICE_X90Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5/CO[3]
                         net (fo=1, routed)           0.000    76.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5/CO[3]
                         net (fo=1, routed)           0.000    76.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.048 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5/CO[3]
                         net (fo=1, routed)           0.000    77.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.165 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    77.165    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    77.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.399 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5/CO[3]
                         net (fo=1, routed)           0.000    77.399    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5/CO[3]
                         net (fo=41, routed)          1.162    78.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5_n_0
    SLICE_X92Y29         LUT2 (Prop_lut2_I1_O)        0.124    78.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5/O
                         net (fo=1, routed)           0.000    78.802    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.335 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5/CO[3]
                         net (fo=1, routed)           0.000    79.335    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    79.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.569 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    79.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5/CO[3]
                         net (fo=1, routed)           0.000    79.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    79.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    79.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    80.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.154 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5/CO[3]
                         net (fo=1, routed)           0.000    80.154    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5/CO[3]
                         net (fo=41, routed)          1.185    81.455    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5_n_0
    SLICE_X93Y30         LUT2 (Prop_lut2_I1_O)        0.124    81.579 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5/O
                         net (fo=1, routed)           0.000    81.579    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5/CO[3]
                         net (fo=1, routed)           0.000    82.129    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    82.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5/CO[3]
                         net (fo=1, routed)           0.000    82.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.471 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.471    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5_n_0
    SLICE_X93Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.585 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5/CO[3]
                         net (fo=1, routed)           0.000    82.585    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5_n_0
    SLICE_X93Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.699 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    82.699    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5_n_0
    SLICE_X93Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.813 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.813    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5_n_0
    SLICE_X93Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5/CO[3]
                         net (fo=1, routed)           0.000    82.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5_n_0
    SLICE_X93Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5/CO[3]
                         net (fo=41, routed)          1.481    84.522    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5_n_0
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124    84.646 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5/O
                         net (fo=1, routed)           0.000    84.646    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5/CO[3]
                         net (fo=1, routed)           0.000    85.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    85.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5/CO[3]
                         net (fo=1, routed)           0.000    85.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    85.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    85.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5/CO[3]
                         net (fo=1, routed)           0.000    85.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.108 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5/CO[3]
                         net (fo=41, routed)          1.313    87.421    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5_n_0
    SLICE_X87Y26         LUT2 (Prop_lut2_I1_O)        0.124    87.545 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5/O
                         net (fo=1, routed)           0.000    87.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5_n_0
    SLICE_X87Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5/CO[3]
                         net (fo=1, routed)           0.000    88.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5/CO[3]
                         net (fo=1, routed)           0.000    88.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5_n_0
    SLICE_X87Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5/CO[3]
                         net (fo=1, routed)           0.000    88.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5_n_0
    SLICE_X87Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5/CO[3]
                         net (fo=1, routed)           0.000    88.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5_n_0
    SLICE_X87Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.551 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    88.551    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5_n_0
    SLICE_X87Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.665 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    88.665    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5_n_0
    SLICE_X87Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.779 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    88.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    88.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5/CO[3]
                         net (fo=41, routed)          1.446    90.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5_n_0
    SLICE_X88Y20         LUT2 (Prop_lut2_I1_O)        0.124    90.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5/O
                         net (fo=1, routed)           0.000    90.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5/CO[3]
                         net (fo=1, routed)           0.000    91.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5/CO[3]
                         net (fo=1, routed)           0.000    91.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5/CO[3]
                         net (fo=1, routed)           0.000    91.354    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    91.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5_n_0
    SLICE_X88Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5/CO[3]
                         net (fo=1, routed)           0.009    91.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    91.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    91.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5_n_0
    SLICE_X88Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    91.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5_n_0
    SLICE_X88Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5/CO[3]
                         net (fo=41, routed)          1.086    93.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5_n_0
    SLICE_X83Y30         LUT5 (Prop_lut5_I0_O)        0.124    93.257 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5/O
                         net (fo=1, routed)           0.000    93.257    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5_n_0
    SLICE_X83Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    93.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5_n_0
    SLICE_X83Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.921 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    93.921    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5_n_0
    SLICE_X83Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.035 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    94.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5_n_0
    SLICE_X83Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    94.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5_n_0
    SLICE_X83Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    94.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5_n_0
    SLICE_X83Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    94.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5_n_0
    SLICE_X83Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    94.491    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5_n_0
    SLICE_X83Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5/CO[3]
                         net (fo=41, routed)          1.034    95.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5_n_0
    SLICE_X84Y33         LUT2 (Prop_lut2_I1_O)        0.124    95.763 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5/O
                         net (fo=1, routed)           0.000    95.763    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.313 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5/CO[3]
                         net (fo=1, routed)           0.000    96.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5/CO[3]
                         net (fo=1, routed)           0.000    96.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.541 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5/CO[3]
                         net (fo=1, routed)           0.000    96.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.655 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    96.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.769 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    96.769    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.883 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    96.883    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.997 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    96.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.111 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    97.111    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.225 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_1__5/CO[3]
                         net (fo=43, routed)          1.183    98.408    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[11]
    SLICE_X85Y37         LUT2 (Prop_lut2_I1_O)        0.124    98.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5/O
                         net (fo=1, routed)           0.000    98.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5_n_0
    SLICE_X85Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.082 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5/CO[3]
                         net (fo=1, routed)           0.000    99.082    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5_n_0
    SLICE_X85Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    99.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5_n_0
    SLICE_X85Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5/CO[3]
                         net (fo=1, routed)           0.000    99.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5/CO[3]
                         net (fo=1, routed)           0.000    99.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5_n_0
    SLICE_X85Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    99.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5_n_0
    SLICE_X85Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    99.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5_n_0
    SLICE_X85Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    99.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5_n_0
    SLICE_X85Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    99.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5_n_0
    SLICE_X85Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_1__5/CO[3]
                         net (fo=41, routed)          1.239   101.233    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[10]
    SLICE_X87Y38         LUT2 (Prop_lut2_I1_O)        0.124   101.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5/O
                         net (fo=1, routed)           0.000   101.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5_n_0
    SLICE_X87Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.907 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   101.907    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5_n_0
    SLICE_X87Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   102.021    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5_n_0
    SLICE_X87Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5/CO[3]
                         net (fo=1, routed)           0.000   102.135    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   102.249    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5/CO[3]
                         net (fo=1, routed)           0.000   102.363    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   102.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5_n_0
    SLICE_X87Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5/CO[3]
                         net (fo=1, routed)           0.000   102.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5/CO[3]
                         net (fo=1, routed)           0.000   102.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5/CO[3]
                         net (fo=41, routed)          0.983   103.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5_n_0
    SLICE_X88Y45         LUT2 (Prop_lut2_I1_O)        0.124   103.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5/O
                         net (fo=1, routed)           0.000   103.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5/CO[3]
                         net (fo=1, routed)           0.000   104.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   104.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5/CO[3]
                         net (fo=1, routed)           0.000   104.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   104.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5/CO[3]
                         net (fo=1, routed)           0.001   104.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   105.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   105.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   105.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.389 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5/CO[3]
                         net (fo=41, routed)          1.607   106.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5_n_0
    SLICE_X90Y38         LUT2 (Prop_lut2_I1_O)        0.124   107.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5/O
                         net (fo=1, routed)           0.000   107.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   107.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   107.654    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.771 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   107.771    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.888 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5/CO[3]
                         net (fo=1, routed)           0.000   107.888    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.005 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   108.005    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.122 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5/CO[3]
                         net (fo=1, routed)           0.000   108.122    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.239 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5/CO[3]
                         net (fo=1, routed)           0.000   108.239    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5/CO[3]
                         net (fo=1, routed)           0.000   108.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5_n_0
    SLICE_X90Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   108.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.590 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_3__5/CO[3]
                         net (fo=41, routed)          1.375   109.964    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[9]
    SLICE_X91Y37         LUT2 (Prop_lut2_I1_O)        0.124   110.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5/O
                         net (fo=1, routed)           0.000   110.088    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.638 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   110.638    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.752 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5/CO[3]
                         net (fo=1, routed)           0.000   110.752    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.866 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   110.866    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.980 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5/CO[3]
                         net (fo=1, routed)           0.000   110.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5_n_0
    SLICE_X91Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.094 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5/CO[3]
                         net (fo=1, routed)           0.000   111.094    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5_n_0
    SLICE_X91Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.208 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5/CO[3]
                         net (fo=1, routed)           0.000   111.208    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.322 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   111.322    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.436 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   111.436    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.550 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5/CO[3]
                         net (fo=41, routed)          1.369   112.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5_n_0
    SLICE_X94Y38         LUT2 (Prop_lut2_I1_O)        0.124   113.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5/O
                         net (fo=1, routed)           0.000   113.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   113.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5/CO[3]
                         net (fo=1, routed)           0.000   113.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5/CO[3]
                         net (fo=1, routed)           0.000   113.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5/CO[3]
                         net (fo=1, routed)           0.000   113.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5/CO[3]
                         net (fo=1, routed)           0.000   113.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5/CO[3]
                         net (fo=1, routed)           0.000   114.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   114.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5/CO[3]
                         net (fo=1, routed)           0.000   114.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   114.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_3__5/CO[3]
                         net (fo=41, routed)          1.407   115.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[8]
    SLICE_X96Y37         LUT2 (Prop_lut2_I1_O)        0.124   116.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5/O
                         net (fo=1, routed)           0.000   116.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5_n_0
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   116.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5/CO[3]
                         net (fo=1, routed)           0.000   116.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5_n_0
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5/CO[3]
                         net (fo=1, routed)           0.000   116.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   116.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   116.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   117.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5/CO[3]
                         net (fo=1, routed)           0.000   117.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5/CO[3]
                         net (fo=1, routed)           0.000   117.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5_n_0
    SLICE_X96Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5/CO[3]
                         net (fo=1, routed)           0.000   117.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5/CO[3]
                         net (fo=41, routed)          1.228   118.740    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5_n_0
    SLICE_X97Y37         LUT2 (Prop_lut2_I1_O)        0.124   118.864 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5/O
                         net (fo=1, routed)           0.000   118.864    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5_n_0
    SLICE_X97Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.414 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5/CO[3]
                         net (fo=1, routed)           0.000   119.414    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5/CO[3]
                         net (fo=1, routed)           0.000   119.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5/CO[3]
                         net (fo=1, routed)           0.000   119.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.756 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   119.756    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5_n_0
    SLICE_X97Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.870 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5/CO[3]
                         net (fo=1, routed)           0.000   119.870    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5_n_0
    SLICE_X97Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.984 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   119.984    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5_n_0
    SLICE_X97Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.098 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5/CO[3]
                         net (fo=1, routed)           0.000   120.098    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5_n_0
    SLICE_X97Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.212 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   120.212    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5/CO[3]
                         net (fo=41, routed)          1.220   121.546    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5_n_0
    SLICE_X100Y40        LUT2 (Prop_lut2_I1_O)        0.124   121.670 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5/O
                         net (fo=1, routed)           0.000   121.670    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5_n_0
    SLICE_X100Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.203 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5/CO[3]
                         net (fo=1, routed)           0.000   122.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5_n_0
    SLICE_X100Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5/CO[3]
                         net (fo=1, routed)           0.000   122.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5/CO[3]
                         net (fo=1, routed)           0.000   122.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.554 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   122.554    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5_n_0
    SLICE_X100Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5/CO[3]
                         net (fo=1, routed)           0.000   122.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.788 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5/CO[3]
                         net (fo=1, routed)           0.000   122.788    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5_n_0
    SLICE_X100Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5/CO[3]
                         net (fo=1, routed)           0.000   122.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5_n_0
    SLICE_X100Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.022 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5/CO[3]
                         net (fo=1, routed)           0.000   123.022    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.139 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5/CO[3]
                         net (fo=41, routed)          1.329   124.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5_n_0
    SLICE_X98Y43         LUT2 (Prop_lut2_I1_O)        0.124   124.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5/O
                         net (fo=1, routed)           0.000   124.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5_n_0
    SLICE_X98Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5/CO[3]
                         net (fo=1, routed)           0.000   125.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5/CO[3]
                         net (fo=1, routed)           0.000   125.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5/CO[3]
                         net (fo=1, routed)           0.000   125.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   125.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5/CO[3]
                         net (fo=1, routed)           0.000   125.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5/CO[3]
                         net (fo=1, routed)           0.000   125.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5/CO[3]
                         net (fo=1, routed)           0.001   125.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   125.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5/CO[3]
                         net (fo=41, routed)          1.265   127.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5_n_0
    SLICE_X97Y46         LUT2 (Prop_lut2_I1_O)        0.124   127.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5/O
                         net (fo=1, routed)           0.000   127.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.002 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5/CO[3]
                         net (fo=1, routed)           0.000   128.002    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.116 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5/CO[3]
                         net (fo=1, routed)           0.000   128.116    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.230 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5/CO[3]
                         net (fo=1, routed)           0.000   128.230    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5_n_0
    SLICE_X97Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.344 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5/CO[3]
                         net (fo=1, routed)           0.001   128.344    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5/CO[3]
                         net (fo=1, routed)           0.000   128.458    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5_n_0
    SLICE_X97Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.572 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5/CO[3]
                         net (fo=1, routed)           0.000   128.572    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5_n_0
    SLICE_X97Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5/CO[3]
                         net (fo=1, routed)           0.000   128.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.800 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5/CO[3]
                         net (fo=1, routed)           0.000   128.800    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.914 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_2__5/CO[3]
                         net (fo=41, routed)          1.425   130.340    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[7]
    SLICE_X101Y42        LUT2 (Prop_lut2_I1_O)        0.124   130.464 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5/O
                         net (fo=1, routed)           0.000   130.464    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5/CO[3]
                         net (fo=1, routed)           0.000   131.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5/CO[3]
                         net (fo=1, routed)           0.000   131.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5/CO[3]
                         net (fo=1, routed)           0.000   131.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5_n_0
    SLICE_X101Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   131.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5_n_0
    SLICE_X101Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5/CO[3]
                         net (fo=1, routed)           0.000   131.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   131.584    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.698 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5/CO[3]
                         net (fo=1, routed)           0.000   131.698    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5/CO[3]
                         net (fo=1, routed)           0.001   131.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_3__5/CO[3]
                         net (fo=41, routed)          1.309   133.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[6]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.124   133.359 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5/O
                         net (fo=1, routed)           0.000   133.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5_n_0
    SLICE_X103Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.909 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5/CO[3]
                         net (fo=1, routed)           0.000   133.909    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5_n_0
    SLICE_X103Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.023 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5/CO[3]
                         net (fo=1, routed)           0.000   134.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5_n_0
    SLICE_X103Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.137 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5/CO[3]
                         net (fo=1, routed)           0.000   134.137    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5_n_0
    SLICE_X103Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.251 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   134.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.365 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5/CO[3]
                         net (fo=1, routed)           0.000   134.365    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5/CO[3]
                         net (fo=1, routed)           0.000   134.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5_n_0
    SLICE_X103Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5/CO[3]
                         net (fo=1, routed)           0.000   134.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5/CO[3]
                         net (fo=1, routed)           0.000   134.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5/CO[3]
                         net (fo=41, routed)          1.346   136.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5_n_0
    SLICE_X105Y40        LUT2 (Prop_lut2_I1_O)        0.124   136.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5/O
                         net (fo=1, routed)           0.000   136.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   136.841 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5/CO[3]
                         net (fo=1, routed)           0.000   136.841    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.955 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5/CO[3]
                         net (fo=1, routed)           0.000   136.955    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5/CO[3]
                         net (fo=1, routed)           0.000   137.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.183 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   137.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   137.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.411 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   137.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5_n_0
    SLICE_X105Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5/CO[3]
                         net (fo=1, routed)           0.000   137.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5_n_0
    SLICE_X105Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.639 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   137.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5_n_0
    SLICE_X105Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.753 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_2__5/CO[3]
                         net (fo=41, routed)          1.282   139.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[5]
    SLICE_X104Y40        LUT2 (Prop_lut2_I1_O)        0.124   139.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5/O
                         net (fo=1, routed)           0.000   139.159    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   139.692 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5/CO[3]
                         net (fo=1, routed)           0.000   139.692    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.809 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   139.809    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5/CO[3]
                         net (fo=1, routed)           0.000   139.926    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   140.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   140.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   140.277    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.394 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   140.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.511 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5/CO[3]
                         net (fo=1, routed)           0.000   140.511    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.628 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_1__5/CO[3]
                         net (fo=41, routed)          1.419   142.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[4]
    SLICE_X107Y40        LUT2 (Prop_lut2_I1_O)        0.124   142.172 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5/O
                         net (fo=1, routed)           0.000   142.172    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.722 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5/CO[3]
                         net (fo=1, routed)           0.000   142.722    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.836 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   142.836    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.950 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   142.950    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5_n_0
    SLICE_X107Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5/CO[3]
                         net (fo=1, routed)           0.000   143.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5_n_0
    SLICE_X107Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.178 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   143.178    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5_n_0
    SLICE_X107Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   143.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5_n_0
    SLICE_X107Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5/CO[3]
                         net (fo=1, routed)           0.000   143.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5/CO[3]
                         net (fo=1, routed)           0.000   143.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.634 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5/CO[3]
                         net (fo=41, routed)          1.251   144.884    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5_n_0
    SLICE_X106Y40        LUT2 (Prop_lut2_I1_O)        0.124   145.008 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5/O
                         net (fo=1, routed)           0.000   145.008    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.558 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5/CO[3]
                         net (fo=1, routed)           0.000   145.558    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.672 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5/CO[3]
                         net (fo=1, routed)           0.000   145.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5_n_0
    SLICE_X106Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.786 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   145.786    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.900 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5/CO[3]
                         net (fo=1, routed)           0.000   145.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5/CO[3]
                         net (fo=1, routed)           0.000   146.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   146.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   146.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   146.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_2__5/CO[3]
                         net (fo=41, routed)          1.324   147.794    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[3]
    SLICE_X110Y40        LUT2 (Prop_lut2_I1_O)        0.124   147.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5/O
                         net (fo=1, routed)           0.000   147.918    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5_n_0
    SLICE_X110Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   148.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   148.582    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.696 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5/CO[3]
                         net (fo=1, routed)           0.000   148.696    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   148.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5/CO[3]
                         net (fo=1, routed)           0.000   148.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.038 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5/CO[3]
                         net (fo=1, routed)           0.000   149.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.152 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5/CO[3]
                         net (fo=1, routed)           0.000   149.152    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.266 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   149.266    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.380 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_1__5/CO[3]
                         net (fo=41, routed)          1.330   150.710    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[2]
    SLICE_X102Y40        LUT2 (Prop_lut2_I1_O)        0.124   150.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5/O
                         net (fo=1, routed)           0.000   150.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   151.367 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5/CO[3]
                         net (fo=1, routed)           0.000   151.367    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.484 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   151.484    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.601 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   151.601    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5_n_0
    SLICE_X102Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.718 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5/CO[3]
                         net (fo=1, routed)           0.000   151.718    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   151.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.952 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   151.952    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   152.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.186 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   152.186    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5_n_0
    SLICE_X102Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.303 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_2__5/CO[3]
                         net (fo=41, routed)          1.381   153.684    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[1]
    SLICE_X99Y41         LUT5 (Prop_lut5_I0_O)        0.124   153.808 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5/O
                         net (fo=1, routed)           0.000   153.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   154.358 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5/CO[3]
                         net (fo=1, routed)           0.000   154.358    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5/CO[3]
                         net (fo=1, routed)           0.000   154.472    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.586 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5/CO[3]
                         net (fo=1, routed)           0.000   154.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.700 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   154.700    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   154.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.928 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   154.928    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5/CO[3]
                         net (fo=1, routed)           0.000   155.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5_n_0
    SLICE_X99Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.156 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5/CO[3]
                         net (fo=1, routed)           0.000   155.156    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   155.384 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_1__5/CO[2]
                         net (fo=18, routed)          1.148   156.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_73[0]
    SLICE_X91Y31         LUT1 (Prop_lut1_I0_O)        0.313   156.845 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/i___32_i_15__5/O
                         net (fo=1, routed)           0.431   157.276    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_44
    SLICE_X88Y31         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642   157.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5/O[3]
                         net (fo=2, routed)           0.921   158.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5_n_4
    SLICE_X86Y29         LUT3 (Prop_lut3_I0_O)        0.306   159.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_35__5/O
                         net (fo=1, routed)           0.000   159.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/L[1]
    SLICE_X86Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   159.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5_n_0
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.775 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   159.775    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5_n_0
    SLICE_X86Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.892 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   159.892    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5_n_0
    SLICE_X86Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.009 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5/CO[3]
                         net (fo=1, routed)           0.000   160.009    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5_n_0
    SLICE_X86Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   160.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5_n_0
    SLICE_X86Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5_n_0
    SLICE_X86Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5_n_0
    SLICE_X86Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5_n_0
    SLICE_X86Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5/CO[3]
                         net (fo=1, routed)           0.000   160.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5_n_0
    SLICE_X86Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5/CO[3]
                         net (fo=1, routed)           0.000   160.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5_n_0
    SLICE_X86Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   161.034 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5/O[1]
                         net (fo=1, routed)           0.723   161.758    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5_n_6
    SLICE_X87Y37         LUT6 (Prop_lut6_I0_O)        0.306   162.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5/O
                         net (fo=2, routed)           0.414   162.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I1_O)        0.124   162.601 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5/O
                         net (fo=1, routed)           0.985   163.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5_n_0
    SLICE_X87Y36         LUT6 (Prop_lut6_I4_O)        0.124   163.710 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_1__5/O
                         net (fo=48, routed)          0.574   164.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_154
    SLICE_X87Y35         LUT6 (Prop_lut6_I1_O)        0.124   164.408 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58/O
                         net (fo=2, routed)           0.504   164.913    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58_n_0
    SLICE_X85Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   165.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95/CO[3]
                         net (fo=1, routed)           0.000   165.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95_n_0
    SLICE_X85Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.607 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91/CO[3]
                         net (fo=1, routed)           0.000   165.607    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91_n_0
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88/CO[3]
                         net (fo=1, routed)           0.000   165.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88_n_0
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   166.055 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_36/O[1]
                         net (fo=2, routed)           0.830   166.885    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_80[1]
    SLICE_X86Y42         LUT4 (Prop_lut4_I0_O)        0.303   167.188 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139/O
                         net (fo=1, routed)           0.282   167.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139_n_0
    SLICE_X86Y42         LUT5 (Prop_lut5_I4_O)        0.124   167.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_99/O
                         net (fo=1, routed)           0.162   167.755    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_43
    SLICE_X86Y42         LUT6 (Prop_lut6_I5_O)        0.124   167.879 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59/O
                         net (fo=2, routed)           0.303   168.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59_n_0
    SLICE_X89Y43         LUT5 (Prop_lut5_I4_O)        0.124   168.307 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35/O
                         net (fo=15, routed)          0.830   169.136    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35_n_0
    SLICE_X86Y45         LUT6 (Prop_lut6_I4_O)        0.124   169.260 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_2/O
                         net (fo=3, routed)           1.012   170.273    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_17[15]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_B[17]_P[30])
                                                      3.656   173.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51/P[30]
                         net (fo=2, routed)           1.147   175.075    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/P[30]
    SLICE_X91Y46         LUT6 (Prop_lut6_I2_O)        0.124   175.199 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56/O
                         net (fo=1, routed)           0.149   175.348    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56_n_0
    SLICE_X91Y46         LUT5 (Prop_lut5_I1_O)        0.124   175.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_20__0/O
                         net (fo=50, routed)          1.361   176.833    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_0
    SLICE_X74Y37         LUT3 (Prop_lut3_I0_O)        0.124   176.957 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52/O
                         net (fo=5, routed)           0.524   177.481    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52_n_0
    SLICE_X71Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   178.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61/CO[3]
                         net (fo=1, routed)           0.000   178.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61_n_0
    SLICE_X71Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   178.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_60/O[1]
                         net (fo=3, routed)           1.000   179.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_9[1]
    SLICE_X64Y37         LUT4 (Prop_lut4_I2_O)        0.331   179.726 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79/O
                         net (fo=1, routed)           0.477   180.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79_n_0
    SLICE_X57Y39         LUT5 (Prop_lut5_I4_O)        0.326   180.529 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66/O
                         net (fo=1, routed)           0.149   180.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.124   180.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55/O
                         net (fo=2, routed)           0.575   181.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124   181.501 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_24__0/O
                         net (fo=30, routed)          0.669   182.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_3
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124   182.294 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_8__0/O
                         net (fo=8, routed)           1.101   183.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__51[8]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841   187.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__0/P[8]
                         net (fo=2, routed)           1.124   188.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/to_s128[0]
    SLICE_X39Y35         LUT3 (Prop_lut3_I1_O)        0.150   188.509 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72/O
                         net (fo=2, routed)           0.668   189.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.326   189.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75/O
                         net (fo=1, routed)           0.000   189.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   190.053 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20/CO[3]
                         net (fo=1, routed)           0.000   190.053    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19/CO[3]
                         net (fo=1, routed)           0.000   190.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18/CO[3]
                         net (fo=1, routed)           0.000   190.281    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   190.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_17/O[3]
                         net (fo=15, routed)          1.330   191.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC_n_0
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[23])
                                                      4.023   195.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25/P[23]
                         net (fo=3, routed)           0.879   196.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25_n_82
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124   196.949 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41/O
                         net (fo=1, routed)           0.264   197.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124   197.338 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17/O
                         net (fo=62, routed)          0.605   197.942    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I2_O)        0.124   198.066 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42/O
                         net (fo=4, routed)           0.509   198.575    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   199.170 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36/CO[3]
                         net (fo=1, routed)           0.000   199.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.287 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31/CO[3]
                         net (fo=1, routed)           0.000   199.287    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26/CO[3]
                         net (fo=1, routed)           0.000   199.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   199.623 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22/O[0]
                         net (fo=3, routed)           0.865   200.488    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22_n_7
    SLICE_X57Y51         LUT4 (Prop_lut4_I3_O)        0.295   200.783 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65/O
                         net (fo=1, routed)           0.551   201.334    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65_n_0
    SLICE_X65Y51         LUT5 (Prop_lut5_I4_O)        0.124   201.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64/O
                         net (fo=1, routed)           0.394   201.852    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124   201.976 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44/O
                         net (fo=2, routed)           0.275   202.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I2_O)        0.124   202.375 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21/O
                         net (fo=30, routed)          1.565   203.941    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21_n_0
    SLICE_X103Y51        LUT6 (Prop_lut6_I4_O)        0.124   204.065 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_6/O
                         net (fo=4, routed)           0.781   204.845    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_6_n_0
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841   208.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__29/P[15]
                         net (fo=1, routed)           1.053   209.740    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__29_n_90
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036   213.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__30/PCOUT[47]
                         net (fo=1, routed)           0.002   213.778    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__30_n_106
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   215.296 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__31/P[0]
                         net (fo=1, routed)           0.903   216.199    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__31_n_105
    SLICE_X104Y61        LUT1 (Prop_lut1_I0_O)        0.124   216.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][14]_i_44/O
                         net (fo=1, routed)           0.000   216.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][14]_i_44_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   216.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000   216.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_23_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.820 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.820    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_15_n_0
    SLICE_X104Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.937 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.937    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_15_n_0
    SLICE_X104Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.054 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000   217.054    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_25_n_0
    SLICE_X104Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.171 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_10/CO[3]
                         net (fo=1, routed)           0.000   217.171    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_10_n_0
    SLICE_X104Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.288 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000   217.288    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_32_n_0
    SLICE_X104Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.405 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000   217.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_31_n_0
    SLICE_X104Y68        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   217.720 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_36/O[3]
                         net (fo=2, routed)           0.605   218.324    design_1_i/mem_axi_0/U0_n_827
    SLICE_X105Y68        LUT4 (Prop_lut4_I3_O)        0.307   218.631 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_65/O
                         net (fo=1, routed)           0.263   218.894    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_65_n_0
    SLICE_X105Y68        LUT5 (Prop_lut5_I4_O)        0.124   219.018 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_33/O
                         net (fo=1, routed)           0.873   219.892    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_33_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I4_O)        0.124   220.016 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_12/O
                         net (fo=49, routed)          1.160   221.176    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_12_n_0
    SLICE_X107Y61        LUT3 (Prop_lut3_I0_O)        0.124   221.300 r  design_1_i/mem_axi_0/weights_hid[1][2][7]_i_21/O
                         net (fo=1, routed)           0.195   221.495    design_1_i/mem_axi_0/weights_hid[1][2][7]_i_21_n_0
    SLICE_X106Y61        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   222.075 r  design_1_i/mem_axi_0/weights_hid_reg[1][2][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   222.075    design_1_i/mem_axi_0/weights_hid_reg[1][2][7]_i_16_n_0
    SLICE_X106Y62        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   222.314 f  design_1_i/mem_axi_0/weights_hid_reg[1][2][11]_i_16/O[2]
                         net (fo=2, routed)           0.820   223.134    design_1_i/mem_axi_0/weights_hid_reg[1][2][11]_i_16_n_5
    SLICE_X107Y61        LUT4 (Prop_lut4_I0_O)        0.302   223.436 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_78/O
                         net (fo=1, routed)           0.151   223.587    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_78_n_0
    SLICE_X107Y61        LUT5 (Prop_lut5_I4_O)        0.124   223.711 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_41/O
                         net (fo=1, routed)           1.070   224.781    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_41_n_0
    SLICE_X94Y63         LUT6 (Prop_lut6_I5_O)        0.124   224.905 f  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_22/O
                         net (fo=2, routed)           0.580   225.485    design_1_i/mem_axi_0/weights_hid[1][2][14]_i_22_n_0
    SLICE_X94Y64         LUT6 (Prop_lut6_I0_O)        0.124   225.609 r  design_1_i/mem_axi_0/weights_hid[1][2][14]_i_13/O
                         net (fo=15, routed)          0.658   226.267    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__31_4
    SLICE_X98Y62         LUT6 (Prop_lut6_I3_O)        0.124   226.391 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][3]_i_5/O
                         net (fo=1, routed)           0.000   226.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][2][3]_i_5_n_0
    SLICE_X98Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   226.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   226.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][3]_i_2_n_0
    SLICE_X98Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.041    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][7]_i_2_n_0
    SLICE_X98Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.158 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.158    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][11]_i_2_n_0
    SLICE_X98Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][14]_i_2_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   227.529 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][15]_i_2/CO[0]
                         net (fo=16, routed)          0.911   228.440    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid_reg[1][2][14]_0[0]
    SLICE_X98Y61         LUT2 (Prop_lut2_I1_O)        0.359   228.799 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid[1][2][15]_i_1/O
                         net (fo=1, routed)           0.000   228.799    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/reg_init_reg_rep_1[15]
    SLICE_X98Y61         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.605    12.784    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X98Y61         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][15]/C
                         clock pessimism              0.115    12.899    
                         clock uncertainty           -0.154    12.745    
    SLICE_X98Y61         FDCE (Setup_fdce_C_D)        0.118    12.863    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][2][15]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                        -228.799    
  -------------------------------------------------------------------
                         slack                               -215.937    

Slack (VIOLATED) :        -215.901ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        225.534ns  (logic 123.341ns (54.688%)  route 102.193ns (45.312%))
  Logic Levels:           549  (CARRY4=450 DSP48E1=8 LUT1=3 LUT2=43 LUT3=8 LUT4=7 LUT5=11 LUT6=19)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.790     3.084    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X102Y29        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y29        FDCE (Prop_fdce_C_Q)         0.478     3.562 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_out_reg[2][3][14]/Q
                         net (fo=4, routed)           0.829     4.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/weights_out_reg[2][3][15][14]
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[11])
                                                      3.828     8.219 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__1/P[11]
                         net (fo=3, routed)           0.964     9.182    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/to_s291[3]
    SLICE_X99Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.306 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5/O
                         net (fo=2, routed)           1.007    10.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry_i_9__5_n_0
    SLICE_X96Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5/O
                         net (fo=2, routed)           0.644    11.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_4__5_n_0
    SLICE_X97Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.205 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5/O
                         net (fo=1, routed)           0.000    11.205    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_i_8__5_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.737 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.737    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__0_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.071 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1/O[1]
                         net (fo=2, routed)           0.916    12.987    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2_carry__1_n_6
    SLICE_X89Y23         LUT2 (Prop_lut2_I0_O)        0.303    13.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_4__5_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    13.840    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___25_i_1__5_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___21_i_2__5/O[3]
                         net (fo=94, routed)          1.062    15.215    design_1_i/mem_axi_0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/or_reduce
    SLICE_X92Y27         LUT3 (Prop_lut3_I1_O)        0.306    15.521 r  design_1_i/mem_axi_0/i___4_i_26__5/O
                         net (fo=1, routed)           0.000    15.521    design_1_i/mem_axi_0/i___4_i_26__5_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    15.948 r  design_1_i/mem_axi_0/i___4_i_19__5/O[1]
                         net (fo=1, routed)           0.463    16.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/b_out_reg[2][15]_0[1]
    SLICE_X91Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    17.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    17.118    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_8__5_n_0
    SLICE_X91Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/i___4_i_2__5/O[1]
                         net (fo=34, routed)          1.190    18.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_12[1]
    SLICE_X83Y26         LUT5 (Prop_lut5_I1_O)        0.303    18.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6/O
                         net (fo=1, routed)           0.000    18.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_20__6_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.495 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7/CO[3]
                         net (fo=1, routed)           0.000    19.495    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_4__7_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.609 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7/CO[3]
                         net (fo=1, routed)           0.000    19.609    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_3__7_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.766 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg_i_2__7/CO[1]
                         net (fo=122, routed)         0.327    20.093    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/b_out_reg[2][15]_25[0]
    SLICE_X85Y28         LUT1 (Prop_lut1_I0_O)        0.329    20.422 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_i_1__7/O
                         net (fo=16, routed)          1.167    21.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/A_0[16]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_A[23]_P[3])
                                                      3.841    25.430 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg/P[3]
                         net (fo=50, routed)          1.211    26.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__0[3]
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    26.765 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5/O
                         net (fo=1, routed)           0.000    26.765    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_224__5_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.298 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    27.298    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_168__5_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.415 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5/CO[3]
                         net (fo=1, routed)           0.000    27.415    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_123__5_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5/CO[3]
                         net (fo=1, routed)           0.009    27.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_83__5_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    27.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_49__5_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.912 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5/CO[0]
                         net (fo=1485, routed)        1.005    28.917    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_25__5_n_3
    SLICE_X99Y21         LUT3 (Prop_lut3_I1_O)        0.367    29.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5/O
                         net (fo=1, routed)           0.000    29.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_113__5_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    29.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_94__5_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    29.948    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_89__5_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    30.062    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_129__5_n_0
    SLICE_X99Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5/CO[3]
                         net (fo=1, routed)           0.009    30.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_111__5_n_0
    SLICE_X99Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.299 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5/CO[3]
                         net (fo=1, routed)           0.000    30.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_92__5_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    30.413    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_73__5_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.527 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    30.527    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_54__5_n_0
    SLICE_X99Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    30.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_39__5_n_0
    SLICE_X99Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.869 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5/CO[2]
                         net (fo=41, routed)          0.975    31.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_36__5_n_1
    SLICE_X100Y21        LUT2 (Prop_lut2_I1_O)        0.313    32.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5/O
                         net (fo=1, routed)           0.000    32.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_46__5_n_0
    SLICE_X100Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.690 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    32.690    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_38__5_n_0
    SLICE_X100Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    32.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_84__5_n_0
    SLICE_X100Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    32.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_79__5_n_0
    SLICE_X100Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5/CO[3]
                         net (fo=1, routed)           0.009    33.050    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_120__5_n_0
    SLICE_X100Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    33.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_101__5_n_0
    SLICE_X100Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.284 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5/CO[3]
                         net (fo=1, routed)           0.000    33.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_82__5_n_0
    SLICE_X100Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.401 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    33.401    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_63__5_n_0
    SLICE_X100Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    33.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_44__5_n_0
    SLICE_X100Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.635 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5/CO[3]
                         net (fo=41, routed)          1.403    35.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_37__5_n_0
    SLICE_X101Y24        LUT2 (Prop_lut2_I1_O)        0.124    35.162 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5/O
                         net (fo=1, routed)           0.000    35.162    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_96__5_n_0
    SLICE_X101Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5/CO[3]
                         net (fo=1, routed)           0.009    35.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_84__5_n_0
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    35.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_33__5_n_0
    SLICE_X101Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.949 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    35.949    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_74__5_n_0
    SLICE_X101Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.063 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    36.063    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_69__5_n_0
    SLICE_X101Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.177 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    36.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_106__5_n_0
    SLICE_X101Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5/CO[3]
                         net (fo=1, routed)           0.000    36.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_87__5_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    36.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_68__5_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    36.519    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_49__5_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5/CO[3]
                         net (fo=41, routed)          0.962    37.595    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_38__5_n_0
    SLICE_X101Y33        LUT2 (Prop_lut2_I1_O)        0.124    37.719 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5/O
                         net (fo=1, routed)           0.000    37.719    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_92__5_n_0
    SLICE_X101Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.269 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    38.269    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_79__5_n_0
    SLICE_X101Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    38.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_74__5_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.497 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    38.497    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_28__5_n_0
    SLICE_X101Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.611 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    38.611    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_60__5_n_0
    SLICE_X101Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.725 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    38.725    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_55__5_n_0
    SLICE_X101Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.839 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    38.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_50__5_n_0
    SLICE_X101Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.953 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5/CO[3]
                         net (fo=1, routed)           0.000    38.953    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_139__5_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.067 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    39.067    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_111__5_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5/CO[3]
                         net (fo=41, routed)          1.408    40.588    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_94__5_n_0
    SLICE_X100Y31        LUT2 (Prop_lut2_I1_O)        0.124    40.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5/O
                         net (fo=1, routed)           0.000    40.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_91__5_n_0
    SLICE_X100Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.245 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5/CO[3]
                         net (fo=1, routed)           0.000    41.245    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_79__5_n_0
    SLICE_X100Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    41.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_69__5_n_0
    SLICE_X100Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    41.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_64__5_n_0
    SLICE_X100Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.596 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    41.596    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_23__5_n_0
    SLICE_X100Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.713 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5/CO[3]
                         net (fo=1, routed)           0.000    41.713    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_45__5_n_0
    SLICE_X100Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.830 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    41.830    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_40__5_n_0
    SLICE_X100Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    41.947    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_35__5_n_0
    SLICE_X100Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    42.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_110__5_n_0
    SLICE_X100Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.181 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5/CO[3]
                         net (fo=41, routed)          1.392    43.573    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_92__5_n_0
    SLICE_X103Y31        LUT2 (Prop_lut2_I1_O)        0.124    43.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5/O
                         net (fo=1, routed)           0.000    43.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_87__5_n_0
    SLICE_X103Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5/CO[3]
                         net (fo=1, routed)           0.000    44.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_74__5_n_0
    SLICE_X103Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    44.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_69__5_n_0
    SLICE_X103Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    44.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_59__5_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    44.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_54__5_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    44.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_18__5_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.817 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    44.817    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_30__5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    44.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_25__5_n_0
    SLICE_X103Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.045 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5/CO[3]
                         net (fo=1, routed)           0.000    45.045    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_20__5_n_0
    SLICE_X103Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5/CO[3]
                         net (fo=41, routed)          1.327    46.486    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_93__5_n_0
    SLICE_X106Y31        LUT2 (Prop_lut2_I1_O)        0.124    46.610 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5/O
                         net (fo=1, routed)           0.000    46.610    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_51__5_n_0
    SLICE_X106Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5/CO[3]
                         net (fo=1, routed)           0.000    47.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_43__5_n_0
    SLICE_X106Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5/CO[3]
                         net (fo=1, routed)           0.000    47.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_64__5_n_0
    SLICE_X106Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5/CO[3]
                         net (fo=1, routed)           0.000    47.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_59__5_n_0
    SLICE_X106Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    47.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_49__5_n_0
    SLICE_X106Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    47.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_44__5_n_0
    SLICE_X106Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    47.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_13__5_n_0
    SLICE_X106Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    47.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_15__5_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.958 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    47.958    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_10__5_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.072 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5/CO[3]
                         net (fo=41, routed)          1.346    49.418    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_9__5_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I1_O)        0.124    49.542 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5/O
                         net (fo=1, routed)           0.000    49.542    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_166__5_n_0
    SLICE_X109Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5/CO[3]
                         net (fo=1, routed)           0.000    50.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_146__5_n_0
    SLICE_X109Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.206 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5/CO[3]
                         net (fo=1, routed)           0.000    50.206    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_38__5_n_0
    SLICE_X109Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5/CO[3]
                         net (fo=1, routed)           0.000    50.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_54__5_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.434 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    50.434    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_49__5_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.548 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    50.548    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_39__5_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    50.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_34__5_n_0
    SLICE_X109Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    50.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_8__5_n_0
    SLICE_X109Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    50.890    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_4__5_n_0
    SLICE_X109Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5/CO[3]
                         net (fo=41, routed)          1.499    52.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_3__5_n_0
    SLICE_X105Y29        LUT2 (Prop_lut2_I1_O)        0.124    52.626 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5/O
                         net (fo=1, routed)           0.000    52.626    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_162__5_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.176 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5/CO[3]
                         net (fo=1, routed)           0.000    53.176    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_141__5_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5/CO[3]
                         net (fo=1, routed)           0.000    53.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_126__5_n_0
    SLICE_X105Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5/CO[3]
                         net (fo=1, routed)           0.000    53.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_33__5_n_0
    SLICE_X105Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.518 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    53.518    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_44__5_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.632 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5/CO[3]
                         net (fo=1, routed)           0.000    53.632    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_39__5_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.746 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    53.746    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_29__5_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.860 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_24__5_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_3__5_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5/CO[3]
                         net (fo=41, routed)          1.261    55.349    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___20_i_2__5_n_0
    SLICE_X102Y30        LUT2 (Prop_lut2_I1_O)        0.124    55.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5/O
                         net (fo=1, routed)           0.000    55.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_158__5_n_0
    SLICE_X102Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.006 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5/CO[3]
                         net (fo=1, routed)           0.000    56.006    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_136__5_n_0
    SLICE_X102Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.123 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5/CO[3]
                         net (fo=1, routed)           0.000    56.123    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_121__5_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5/CO[3]
                         net (fo=1, routed)           0.000    56.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_106__5_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5/CO[3]
                         net (fo=1, routed)           0.000    56.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_28__5_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.474 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5/CO[3]
                         net (fo=1, routed)           0.000    56.474    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_34__5_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5/CO[3]
                         net (fo=1, routed)           0.000    56.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_29__5_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.708 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    56.708    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_19__5_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.825 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    56.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_14__5_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.942 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5/CO[3]
                         net (fo=41, routed)          1.316    58.258    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___18_i_2__5_n_0
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.124    58.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5/O
                         net (fo=1, routed)           0.000    58.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_154__5_n_0
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.932 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5/CO[3]
                         net (fo=1, routed)           0.000    58.932    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_131__5_n_0
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5/CO[3]
                         net (fo=1, routed)           0.000    59.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_116__5_n_0
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5/CO[3]
                         net (fo=1, routed)           0.000    59.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_101__5_n_0
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5/CO[3]
                         net (fo=1, routed)           0.000    59.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_86__5_n_0
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.388 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5/CO[3]
                         net (fo=1, routed)           0.000    59.388    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_23__5_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    59.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_24__5_n_0
    SLICE_X99Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.616 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    59.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_19__5_n_0
    SLICE_X99Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.730 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    59.730    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_13__5_n_0
    SLICE_X99Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5/CO[3]
                         net (fo=41, routed)          1.357    61.201    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_8__5_n_0
    SLICE_X98Y33         LUT2 (Prop_lut2_I1_O)        0.124    61.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5/O
                         net (fo=1, routed)           0.000    61.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_81__5_n_0
    SLICE_X98Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5/CO[3]
                         net (fo=1, routed)           0.000    61.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_73__5_n_0
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.975 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5/CO[3]
                         net (fo=1, routed)           0.000    61.975    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_111__5_n_0
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5/CO[3]
                         net (fo=1, routed)           0.000    62.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_96__5_n_0
    SLICE_X98Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5/CO[3]
                         net (fo=1, routed)           0.000    62.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_81__5_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5/CO[3]
                         net (fo=1, routed)           0.000    62.326    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_66__5_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.443 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5/CO[3]
                         net (fo=1, routed)           0.000    62.443    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_18__5_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.560 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    62.560    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_10__5_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.677 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5/CO[3]
                         net (fo=1, routed)           0.000    62.677    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_5__5_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.794 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5/CO[3]
                         net (fo=41, routed)          1.362    64.155    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_4__5_n_0
    SLICE_X94Y28         LUT2 (Prop_lut2_I1_O)        0.124    64.279 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5/O
                         net (fo=1, routed)           0.000    64.279    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_223__5_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5/CO[3]
                         net (fo=1, routed)           0.000    64.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_207__5_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5/CO[3]
                         net (fo=1, routed)           0.000    64.929    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_68__5_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5/CO[3]
                         net (fo=1, routed)           0.000    65.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_91__5_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5/CO[3]
                         net (fo=1, routed)           0.000    65.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_76__5_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5/CO[3]
                         net (fo=1, routed)           0.000    65.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_61__5_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    65.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_46__5_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    65.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_13__5_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    65.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_3__5_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5/CO[3]
                         net (fo=41, routed)          1.369    67.117    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___16_i_2__5_n_0
    SLICE_X97Y27         LUT2 (Prop_lut2_I1_O)        0.124    67.241 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5/O
                         net (fo=1, routed)           0.000    67.241    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_219__5_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.791 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5/CO[3]
                         net (fo=1, routed)           0.000    67.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_202__5_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5/CO[3]
                         net (fo=1, routed)           0.000    67.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_192__5_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5/CO[3]
                         net (fo=1, routed)           0.000    68.019    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_63__5_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5/CO[3]
                         net (fo=1, routed)           0.000    68.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_71__5_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5/CO[3]
                         net (fo=1, routed)           0.000    68.247    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_56__5_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5/CO[3]
                         net (fo=1, routed)           0.000    68.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_41__5_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    68.475    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_30__5_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.589 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5/CO[3]
                         net (fo=1, routed)           0.000    68.589    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_8__5_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5/CO[3]
                         net (fo=41, routed)          1.560    70.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_9__5_n_0
    SLICE_X98Y23         LUT2 (Prop_lut2_I1_O)        0.124    70.387 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5/O
                         net (fo=1, routed)           0.000    70.387    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_215__5_n_0
    SLICE_X98Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5/CO[3]
                         net (fo=1, routed)           0.000    70.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_197__5_n_0
    SLICE_X98Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5/CO[3]
                         net (fo=1, routed)           0.009    71.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_187__5_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5/CO[3]
                         net (fo=1, routed)           0.000    71.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_177__5_n_0
    SLICE_X98Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.280 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5/CO[3]
                         net (fo=1, routed)           0.000    71.280    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_58__5_n_0
    SLICE_X98Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.397 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5/CO[3]
                         net (fo=1, routed)           0.000    71.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_51__5_n_0
    SLICE_X98Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.514 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5/CO[3]
                         net (fo=1, routed)           0.000    71.514    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_36__5_n_0
    SLICE_X98Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.631 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    71.631    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_25__5_n_0
    SLICE_X98Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5/CO[3]
                         net (fo=1, routed)           0.000    71.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_15__5_n_0
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.865 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5/CO[3]
                         net (fo=41, routed)          1.240    73.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___15_i_3__5_n_0
    SLICE_X96Y27         LUT2 (Prop_lut2_I1_O)        0.124    73.228 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5/O
                         net (fo=1, routed)           0.000    73.228    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_155__5_n_0
    SLICE_X96Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.761 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5/CO[3]
                         net (fo=1, routed)           0.000    73.761    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_135__5_n_0
    SLICE_X96Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5/CO[3]
                         net (fo=1, routed)           0.000    73.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_182__5_n_0
    SLICE_X96Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5/CO[3]
                         net (fo=1, routed)           0.000    73.995    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_172__5_n_0
    SLICE_X96Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    74.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_158__5_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5/CO[3]
                         net (fo=1, routed)           0.000    74.229    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_53__5_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    74.346    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_35__5_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    74.463    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_24__5_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    74.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_14__5_n_0
    SLICE_X96Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5/CO[3]
                         net (fo=41, routed)          1.225    75.923    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_8__5_n_0
    SLICE_X90Y27         LUT2 (Prop_lut2_I1_O)        0.124    76.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5/O
                         net (fo=1, routed)           0.000    76.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_151__5_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_130__5_n_0
    SLICE_X90Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.697 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5/CO[3]
                         net (fo=1, routed)           0.000    76.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_115__5_n_0
    SLICE_X90Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5/CO[3]
                         net (fo=1, routed)           0.000    76.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_167__5_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5/CO[3]
                         net (fo=1, routed)           0.000    76.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_153__5_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.048 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5/CO[3]
                         net (fo=1, routed)           0.000    77.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_134__5_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.165 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    77.165    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_44__5_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    77.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_35__5_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.399 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5/CO[3]
                         net (fo=1, routed)           0.000    77.399    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_16__5_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5/CO[3]
                         net (fo=41, routed)          1.162    78.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_8__5_n_0
    SLICE_X92Y29         LUT2 (Prop_lut2_I1_O)        0.124    78.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5/O
                         net (fo=1, routed)           0.000    78.802    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_147__5_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.335 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5/CO[3]
                         net (fo=1, routed)           0.000    79.335    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_125__5_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5/CO[3]
                         net (fo=1, routed)           0.000    79.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_110__5_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.569 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    79.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_95__5_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5/CO[3]
                         net (fo=1, routed)           0.000    79.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_148__5_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5/CO[3]
                         net (fo=1, routed)           0.000    79.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_129__5_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.920 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    79.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_105__5_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    80.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_30__5_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.154 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5/CO[3]
                         net (fo=1, routed)           0.000    80.154    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_21__5_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5/CO[3]
                         net (fo=41, routed)          1.185    81.455    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_9__5_n_0
    SLICE_X93Y30         LUT2 (Prop_lut2_I1_O)        0.124    81.579 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5/O
                         net (fo=1, routed)           0.000    81.579    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_143__5_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5/CO[3]
                         net (fo=1, routed)           0.000    82.129    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_120__5_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5/CO[3]
                         net (fo=1, routed)           0.000    82.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_105__5_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5/CO[3]
                         net (fo=1, routed)           0.000    82.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_90__5_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.471 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.471    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_75__5_n_0
    SLICE_X93Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.585 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5/CO[3]
                         net (fo=1, routed)           0.000    82.585    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_124__5_n_0
    SLICE_X93Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.699 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    82.699    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_100__5_n_0
    SLICE_X93Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.813 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    82.813    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_75__5_n_0
    SLICE_X93Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5/CO[3]
                         net (fo=1, routed)           0.000    82.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_11__5_n_0
    SLICE_X93Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.041 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5/CO[3]
                         net (fo=41, routed)          1.481    84.522    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_10__5_n_0
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124    84.646 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5/O
                         net (fo=1, routed)           0.000    84.646    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_131__5_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5/CO[3]
                         net (fo=1, routed)           0.000    85.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_119__5_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5/CO[3]
                         net (fo=1, routed)           0.000    85.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_100__5_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5/CO[3]
                         net (fo=1, routed)           0.000    85.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_85__5_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_70__5_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5/CO[3]
                         net (fo=1, routed)           0.000    85.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_55__5_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5/CO[3]
                         net (fo=1, routed)           0.000    85.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_95__5_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    85.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_70__5_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5/CO[3]
                         net (fo=1, routed)           0.000    85.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_47__5_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.108 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5/CO[3]
                         net (fo=41, routed)          1.313    87.421    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_7__5_n_0
    SLICE_X87Y26         LUT2 (Prop_lut2_I1_O)        0.124    87.545 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5/O
                         net (fo=1, routed)           0.000    87.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_127__5_n_0
    SLICE_X87Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5/CO[3]
                         net (fo=1, routed)           0.000    88.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_114__5_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5/CO[3]
                         net (fo=1, routed)           0.000    88.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_109__5_n_0
    SLICE_X87Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5/CO[3]
                         net (fo=1, routed)           0.000    88.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_80__5_n_0
    SLICE_X87Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5/CO[3]
                         net (fo=1, routed)           0.000    88.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_65__5_n_0
    SLICE_X87Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.551 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5/CO[3]
                         net (fo=1, routed)           0.000    88.551    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_50__5_n_0
    SLICE_X87Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.665 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5/CO[3]
                         net (fo=1, routed)           0.000    88.665    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_35__5_n_0
    SLICE_X87Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.779 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5/CO[3]
                         net (fo=1, routed)           0.000    88.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_69__5_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5/CO[3]
                         net (fo=1, routed)           0.000    88.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_46__5_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5/CO[3]
                         net (fo=41, routed)          1.446    90.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_11__5_n_0
    SLICE_X88Y20         LUT2 (Prop_lut2_I1_O)        0.124    90.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5/O
                         net (fo=1, routed)           0.000    90.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_226__5_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5/CO[3]
                         net (fo=1, routed)           0.000    91.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_198__5_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.240 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5/CO[3]
                         net (fo=1, routed)           0.000    91.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_104__5_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.354 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5/CO[3]
                         net (fo=1, routed)           0.000    91.354    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_99__5_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    91.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_60__5_n_0
    SLICE_X88Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5/CO[3]
                         net (fo=1, routed)           0.009    91.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_45__5_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5/CO[3]
                         net (fo=1, routed)           0.000    91.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_30__5_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5/CO[3]
                         net (fo=1, routed)           0.000    91.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_19__5_n_0
    SLICE_X88Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    91.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_3__5_n_0
    SLICE_X88Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5/CO[3]
                         net (fo=41, routed)          1.086    93.133    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_52__5_n_0
    SLICE_X83Y30         LUT5 (Prop_lut5_I0_O)        0.124    93.257 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5/O
                         net (fo=1, routed)           0.000    93.257    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_201__5_n_0
    SLICE_X83Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.807 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5/CO[3]
                         net (fo=1, routed)           0.000    93.807    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_168__5_n_0
    SLICE_X83Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.921 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5/CO[3]
                         net (fo=1, routed)           0.000    93.921    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_94__5_n_0
    SLICE_X83Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.035 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5/CO[3]
                         net (fo=1, routed)           0.000    94.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_89__5_n_0
    SLICE_X83Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5/CO[3]
                         net (fo=1, routed)           0.000    94.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_40__5_n_0
    SLICE_X83Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.263 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5/CO[3]
                         net (fo=1, routed)           0.000    94.263    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_25__5_n_0
    SLICE_X83Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.377 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5/CO[3]
                         net (fo=1, routed)           0.000    94.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_14__5_n_0
    SLICE_X83Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.491 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    94.491    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_4__5_n_0
    SLICE_X83Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.605 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5/CO[3]
                         net (fo=41, routed)          1.034    95.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___12_i_2__5_n_0
    SLICE_X84Y33         LUT2 (Prop_lut2_I1_O)        0.124    95.763 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5/O
                         net (fo=1, routed)           0.000    95.763    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_218__5_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.313 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5/CO[3]
                         net (fo=1, routed)           0.000    96.313    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_188__5_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5/CO[3]
                         net (fo=1, routed)           0.000    96.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_163__5_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.541 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5/CO[3]
                         net (fo=1, routed)           0.000    96.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_138__5_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.655 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5/CO[3]
                         net (fo=1, routed)           0.000    96.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_84__5_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.769 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5/CO[3]
                         net (fo=1, routed)           0.000    96.769    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_75__5_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.883 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5/CO[3]
                         net (fo=1, routed)           0.000    96.883    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_24__5_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.997 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    96.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_13__5_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.111 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    97.111    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_3__5_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.225 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___37_i_1__5/CO[3]
                         net (fo=43, routed)          1.183    98.408    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[11]
    SLICE_X85Y37         LUT2 (Prop_lut2_I1_O)        0.124    98.532 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5/O
                         net (fo=1, routed)           0.000    98.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_214__5_n_0
    SLICE_X85Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.082 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5/CO[3]
                         net (fo=1, routed)           0.000    99.082    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_183__5_n_0
    SLICE_X85Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.196 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5/CO[3]
                         net (fo=1, routed)           0.000    99.196    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_158__5_n_0
    SLICE_X85Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5/CO[3]
                         net (fo=1, routed)           0.000    99.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_133__5_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5/CO[3]
                         net (fo=1, routed)           0.000    99.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_108__5_n_0
    SLICE_X85Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5/CO[3]
                         net (fo=1, routed)           0.000    99.538    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_70__5_n_0
    SLICE_X85Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5/CO[3]
                         net (fo=1, routed)           0.000    99.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_60__5_n_0
    SLICE_X85Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.766 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    99.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_13__5_n_0
    SLICE_X85Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    99.880    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_3__5_n_0
    SLICE_X85Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_1__5/CO[3]
                         net (fo=41, routed)          1.239   101.233    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[10]
    SLICE_X87Y38         LUT2 (Prop_lut2_I1_O)        0.124   101.357 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5/O
                         net (fo=1, routed)           0.000   101.357    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_210__5_n_0
    SLICE_X87Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.907 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   101.907    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_178__5_n_0
    SLICE_X87Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   102.021    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_153__5_n_0
    SLICE_X87Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5/CO[3]
                         net (fo=1, routed)           0.000   102.135    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_128__5_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   102.249    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_103__5_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5/CO[3]
                         net (fo=1, routed)           0.000   102.363    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_82__5_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   102.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_51__5_n_0
    SLICE_X87Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5/CO[3]
                         net (fo=1, routed)           0.000   102.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_37__5_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5/CO[3]
                         net (fo=1, routed)           0.000   102.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_32__5_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5/CO[3]
                         net (fo=41, routed)          0.983   103.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_21__5_n_0
    SLICE_X88Y45         LUT2 (Prop_lut2_I1_O)        0.124   103.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5/O
                         net (fo=1, routed)           0.000   103.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_206__5_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5/CO[3]
                         net (fo=1, routed)           0.000   104.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_173__5_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   104.591    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_148__5_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.705 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5/CO[3]
                         net (fo=1, routed)           0.000   104.705    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_123__5_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.819 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   104.819    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_98__5_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5/CO[3]
                         net (fo=1, routed)           0.001   104.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_77__5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   105.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_57__5_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   105.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_27__5_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   105.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_16__5_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.389 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5/CO[3]
                         net (fo=41, routed)          1.607   106.997    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_15__5_n_0
    SLICE_X90Y38         LUT2 (Prop_lut2_I1_O)        0.124   107.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5/O
                         net (fo=1, routed)           0.000   107.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_256__5_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   107.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   107.654    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_232__5_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.771 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   107.771    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_143__5_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.888 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5/CO[3]
                         net (fo=1, routed)           0.000   107.888    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_118__5_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.005 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   108.005    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_93__5_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.122 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5/CO[3]
                         net (fo=1, routed)           0.000   108.122    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_72__5_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.239 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5/CO[3]
                         net (fo=1, routed)           0.000   108.239    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_52__5_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5/CO[3]
                         net (fo=1, routed)           0.000   108.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_36__5_n_0
    SLICE_X90Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.473 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   108.473    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_14__5_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.590 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_3__5/CO[3]
                         net (fo=41, routed)          1.375   109.964    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[9]
    SLICE_X91Y37         LUT2 (Prop_lut2_I1_O)        0.124   110.088 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5/O
                         net (fo=1, routed)           0.000   110.088    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_252__5_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.638 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   110.638    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_227__5_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.752 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5/CO[3]
                         net (fo=1, routed)           0.000   110.752    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_207__5_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.866 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   110.866    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_113__5_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.980 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5/CO[3]
                         net (fo=1, routed)           0.000   110.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_88__5_n_0
    SLICE_X91Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.094 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5/CO[3]
                         net (fo=1, routed)           0.000   111.094    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_67__5_n_0
    SLICE_X91Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.208 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5/CO[3]
                         net (fo=1, routed)           0.000   111.208    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_47__5_n_0
    SLICE_X91Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.322 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   111.322    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_27__5_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.436 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5/CO[3]
                         net (fo=1, routed)           0.000   111.436    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_16__5_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.550 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5/CO[3]
                         net (fo=41, routed)          1.369   112.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_15__5_n_0
    SLICE_X94Y38         LUT2 (Prop_lut2_I1_O)        0.124   113.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5/O
                         net (fo=1, routed)           0.000   113.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_248__5_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   113.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5/CO[3]
                         net (fo=1, routed)           0.000   113.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_222__5_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5/CO[3]
                         net (fo=1, routed)           0.000   113.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_202__5_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5/CO[3]
                         net (fo=1, routed)           0.000   113.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_182__5_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5/CO[3]
                         net (fo=1, routed)           0.000   113.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_87__5_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5/CO[3]
                         net (fo=1, routed)           0.000   114.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_66__5_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   114.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_46__5_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5/CO[3]
                         net (fo=1, routed)           0.000   114.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_26__5_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5/CO[3]
                         net (fo=1, routed)           0.000   114.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_14__5_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_3__5/CO[3]
                         net (fo=41, routed)          1.407   115.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[8]
    SLICE_X96Y37         LUT2 (Prop_lut2_I1_O)        0.124   116.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5/O
                         net (fo=1, routed)           0.000   116.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_244__5_n_0
    SLICE_X96Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   116.576 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5/CO[3]
                         net (fo=1, routed)           0.000   116.576    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_217__5_n_0
    SLICE_X96Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5/CO[3]
                         net (fo=1, routed)           0.000   116.693    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_197__5_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   116.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_177__5_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   116.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_153__5_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.044 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   117.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_65__5_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5/CO[3]
                         net (fo=1, routed)           0.000   117.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_124__5_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5/CO[3]
                         net (fo=1, routed)           0.000   117.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_94__5_n_0
    SLICE_X96Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5/CO[3]
                         net (fo=1, routed)           0.000   117.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_41__5_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5/CO[3]
                         net (fo=41, routed)          1.228   118.740    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_21__5_n_0
    SLICE_X97Y37         LUT2 (Prop_lut2_I1_O)        0.124   118.864 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5/O
                         net (fo=1, routed)           0.000   118.864    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_240__5_n_0
    SLICE_X97Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.414 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5/CO[3]
                         net (fo=1, routed)           0.000   119.414    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_212__5_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5/CO[3]
                         net (fo=1, routed)           0.000   119.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_192__5_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5/CO[3]
                         net (fo=1, routed)           0.000   119.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_172__5_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.756 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   119.756    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_148__5_n_0
    SLICE_X97Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.870 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5/CO[3]
                         net (fo=1, routed)           0.000   119.870    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_119__5_n_0
    SLICE_X97Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.984 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5/CO[3]
                         net (fo=1, routed)           0.000   119.984    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_46__5_n_0
    SLICE_X97Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.098 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5/CO[3]
                         net (fo=1, routed)           0.000   120.098    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_85__5_n_0
    SLICE_X97Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.212 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5/CO[3]
                         net (fo=1, routed)           0.000   120.212    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_51__5_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5/CO[3]
                         net (fo=41, routed)          1.220   121.546    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_50__5_n_0
    SLICE_X100Y40        LUT2 (Prop_lut2_I1_O)        0.124   121.670 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5/O
                         net (fo=1, routed)           0.000   121.670    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_358__5_n_0
    SLICE_X100Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.203 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5/CO[3]
                         net (fo=1, routed)           0.000   122.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_308__5_n_0
    SLICE_X100Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5/CO[3]
                         net (fo=1, routed)           0.000   122.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_187__5_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5/CO[3]
                         net (fo=1, routed)           0.000   122.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_167__5_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.554 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   122.554    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_143__5_n_0
    SLICE_X100Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5/CO[3]
                         net (fo=1, routed)           0.000   122.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_114__5_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.788 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5/CO[3]
                         net (fo=1, routed)           0.000   122.788    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_80__5_n_0
    SLICE_X100Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.905 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5/CO[3]
                         net (fo=1, routed)           0.000   122.905    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_22__5_n_0
    SLICE_X100Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.022 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5/CO[3]
                         net (fo=1, routed)           0.000   123.022    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_49__5_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.139 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5/CO[3]
                         net (fo=41, routed)          1.329   124.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_22__5_n_0
    SLICE_X98Y43         LUT2 (Prop_lut2_I1_O)        0.124   124.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5/O
                         net (fo=1, routed)           0.000   124.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_354__5_n_0
    SLICE_X98Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5/CO[3]
                         net (fo=1, routed)           0.000   125.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_303__5_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5/CO[3]
                         net (fo=1, routed)           0.000   125.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_257__5_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5/CO[3]
                         net (fo=1, routed)           0.000   125.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_162__5_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   125.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_138__5_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5/CO[3]
                         net (fo=1, routed)           0.000   125.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_109__5_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5/CO[3]
                         net (fo=1, routed)           0.000   125.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_75__5_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5/CO[3]
                         net (fo=1, routed)           0.001   125.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_44__5_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   125.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_9__5_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.062 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5/CO[3]
                         net (fo=41, routed)          1.265   127.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_23__5_n_0
    SLICE_X97Y46         LUT2 (Prop_lut2_I1_O)        0.124   127.452 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5/O
                         net (fo=1, routed)           0.000   127.452    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_350__5_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.002 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5/CO[3]
                         net (fo=1, routed)           0.000   128.002    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_298__5_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.116 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5/CO[3]
                         net (fo=1, routed)           0.000   128.116    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_252__5_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.230 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5/CO[3]
                         net (fo=1, routed)           0.000   128.230    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_203__5_n_0
    SLICE_X97Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.344 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5/CO[3]
                         net (fo=1, routed)           0.001   128.344    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_133__5_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5/CO[3]
                         net (fo=1, routed)           0.000   128.458    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_104__5_n_0
    SLICE_X97Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.572 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5/CO[3]
                         net (fo=1, routed)           0.000   128.572    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_70__5_n_0
    SLICE_X97Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.686 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5/CO[3]
                         net (fo=1, routed)           0.000   128.686    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_39__5_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.800 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5/CO[3]
                         net (fo=1, routed)           0.000   128.800    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_17__5_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.914 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___35_i_2__5/CO[3]
                         net (fo=41, routed)          1.425   130.340    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[7]
    SLICE_X101Y42        LUT2 (Prop_lut2_I1_O)        0.124   130.464 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5/O
                         net (fo=1, routed)           0.000   130.464    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_346__5_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5/CO[3]
                         net (fo=1, routed)           0.000   131.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_293__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5/CO[3]
                         net (fo=1, routed)           0.000   131.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_247__5_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5/CO[3]
                         net (fo=1, routed)           0.000   131.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_198__5_n_0
    SLICE_X101Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5/CO[3]
                         net (fo=1, routed)           0.000   131.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_153__5_n_0
    SLICE_X101Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5/CO[3]
                         net (fo=1, routed)           0.000   131.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_99__5_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5/CO[3]
                         net (fo=1, routed)           0.000   131.584    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_65__5_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.698 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5/CO[3]
                         net (fo=1, routed)           0.000   131.698    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_34__5_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5/CO[3]
                         net (fo=1, routed)           0.001   131.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_16__5_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_3__5/CO[3]
                         net (fo=41, routed)          1.309   133.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[6]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.124   133.359 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5/O
                         net (fo=1, routed)           0.000   133.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_342__5_n_0
    SLICE_X103Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.909 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5/CO[3]
                         net (fo=1, routed)           0.000   133.909    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_288__5_n_0
    SLICE_X103Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.023 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5/CO[3]
                         net (fo=1, routed)           0.000   134.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_242__5_n_0
    SLICE_X103Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.137 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5/CO[3]
                         net (fo=1, routed)           0.000   134.137    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_193__5_n_0
    SLICE_X103Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.251 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5/CO[3]
                         net (fo=1, routed)           0.000   134.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_148__5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.365 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5/CO[3]
                         net (fo=1, routed)           0.000   134.365    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_108__5_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5/CO[3]
                         net (fo=1, routed)           0.000   134.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_60__5_n_0
    SLICE_X103Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5/CO[3]
                         net (fo=1, routed)           0.000   134.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_25__5_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5/CO[3]
                         net (fo=1, routed)           0.000   134.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_11__5_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5/CO[3]
                         net (fo=41, routed)          1.346   136.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_10__5_n_0
    SLICE_X105Y40        LUT2 (Prop_lut2_I1_O)        0.124   136.291 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5/O
                         net (fo=1, routed)           0.000   136.291    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_338__5_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   136.841 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5/CO[3]
                         net (fo=1, routed)           0.000   136.841    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_283__5_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.955 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5/CO[3]
                         net (fo=1, routed)           0.000   136.955    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_237__5_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5/CO[3]
                         net (fo=1, routed)           0.000   137.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_188__5_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.183 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5/CO[3]
                         net (fo=1, routed)           0.000   137.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_143__5_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5/CO[3]
                         net (fo=1, routed)           0.000   137.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_103__5_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.411 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   137.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_68__5_n_0
    SLICE_X105Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5/CO[3]
                         net (fo=1, routed)           0.000   137.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_24__5_n_0
    SLICE_X105Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.639 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5/CO[3]
                         net (fo=1, routed)           0.000   137.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_9__5_n_0
    SLICE_X105Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.753 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___33_i_2__5/CO[3]
                         net (fo=41, routed)          1.282   139.035    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[5]
    SLICE_X104Y40        LUT2 (Prop_lut2_I1_O)        0.124   139.159 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5/O
                         net (fo=1, routed)           0.000   139.159    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_334__5_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   139.692 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5/CO[3]
                         net (fo=1, routed)           0.000   139.692    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_278__5_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.809 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5/CO[3]
                         net (fo=1, routed)           0.000   139.809    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_232__5_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   139.926 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5/CO[3]
                         net (fo=1, routed)           0.000   139.926    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_183__5_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5/CO[3]
                         net (fo=1, routed)           0.000   140.043    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_138__5_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.160 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5/CO[3]
                         net (fo=1, routed)           0.000   140.160    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_98__5_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   140.277    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_63__5_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.394 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   140.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_38__5_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.511 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5/CO[3]
                         net (fo=1, routed)           0.000   140.511    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_5__5_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.628 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___34_i_1__5/CO[3]
                         net (fo=41, routed)          1.419   142.048    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[4]
    SLICE_X107Y40        LUT2 (Prop_lut2_I1_O)        0.124   142.172 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5/O
                         net (fo=1, routed)           0.000   142.172    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_330__5_n_0
    SLICE_X107Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.722 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5/CO[3]
                         net (fo=1, routed)           0.000   142.722    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_273__5_n_0
    SLICE_X107Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.836 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5/CO[3]
                         net (fo=1, routed)           0.000   142.836    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_227__5_n_0
    SLICE_X107Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.950 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5/CO[3]
                         net (fo=1, routed)           0.000   142.950    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_178__5_n_0
    SLICE_X107Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5/CO[3]
                         net (fo=1, routed)           0.000   143.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_133__5_n_0
    SLICE_X107Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.178 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5/CO[3]
                         net (fo=1, routed)           0.000   143.178    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_93__5_n_0
    SLICE_X107Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   143.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_58__5_n_0
    SLICE_X107Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5/CO[3]
                         net (fo=1, routed)           0.000   143.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_29__5_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5/CO[3]
                         net (fo=1, routed)           0.000   143.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_10__5_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.634 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5/CO[3]
                         net (fo=41, routed)          1.251   144.884    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_9__5_n_0
    SLICE_X106Y40        LUT2 (Prop_lut2_I1_O)        0.124   145.008 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5/O
                         net (fo=1, routed)           0.000   145.008    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_326__5_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.558 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5/CO[3]
                         net (fo=1, routed)           0.000   145.558    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_272__5_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.672 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5/CO[3]
                         net (fo=1, routed)           0.000   145.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_226__5_n_0
    SLICE_X106Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.786 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5/CO[3]
                         net (fo=1, routed)           0.000   145.786    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_177__5_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.900 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5/CO[3]
                         net (fo=1, routed)           0.000   145.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_132__5_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5/CO[3]
                         net (fo=1, routed)           0.000   146.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_92__5_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5/CO[3]
                         net (fo=1, routed)           0.000   146.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_57__5_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   146.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_28__5_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   146.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_8__5_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_2__5/CO[3]
                         net (fo=41, routed)          1.324   147.794    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[3]
    SLICE_X110Y40        LUT2 (Prop_lut2_I1_O)        0.124   147.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5/O
                         net (fo=1, routed)           0.000   147.918    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_86__5_n_0
    SLICE_X110Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.468 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   148.468    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_73__5_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.582 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5/CO[3]
                         net (fo=1, routed)           0.000   148.582    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_63__5_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.696 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5/CO[3]
                         net (fo=1, routed)           0.000   148.696    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_53__5_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.810 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   148.810    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_43__5_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.924 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5/CO[3]
                         net (fo=1, routed)           0.000   148.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_33__5_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.038 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5/CO[3]
                         net (fo=1, routed)           0.000   149.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_23__5_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.152 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5/CO[3]
                         net (fo=1, routed)           0.000   149.152    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_13__5_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.266 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   149.266    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_3__5_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   149.380 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_1__5/CO[3]
                         net (fo=41, routed)          1.330   150.710    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[2]
    SLICE_X102Y40        LUT2 (Prop_lut2_I1_O)        0.124   150.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5/O
                         net (fo=1, routed)           0.000   150.834    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_90__5_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   151.367 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5/CO[3]
                         net (fo=1, routed)           0.000   151.367    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_78__5_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.484 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5/CO[3]
                         net (fo=1, routed)           0.000   151.484    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_68__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.601 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5/CO[3]
                         net (fo=1, routed)           0.000   151.601    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_58__5_n_0
    SLICE_X102Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.718 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5/CO[3]
                         net (fo=1, routed)           0.000   151.718    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_48__5_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.835 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5/CO[3]
                         net (fo=1, routed)           0.000   151.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_38__5_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   151.952 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5/CO[3]
                         net (fo=1, routed)           0.000   151.952    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_28__5_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.069 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   152.069    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_18__5_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.186 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   152.186    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_8__5_n_0
    SLICE_X102Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.303 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___36_i_2__5/CO[3]
                         net (fo=41, routed)          1.381   153.684    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg00_in[1]
    SLICE_X99Y41         LUT5 (Prop_lut5_I0_O)        0.124   153.808 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5/O
                         net (fo=1, routed)           0.000   153.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_316__5_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   154.358 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5/CO[3]
                         net (fo=1, routed)           0.000   154.358    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_262__5_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5/CO[3]
                         net (fo=1, routed)           0.000   154.472    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_208__5_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.586 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5/CO[3]
                         net (fo=1, routed)           0.000   154.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_158__5_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.700 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5/CO[3]
                         net (fo=1, routed)           0.000   154.700    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_113__5_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.814 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5/CO[3]
                         net (fo=1, routed)           0.000   154.814    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_73__5_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.928 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5/CO[3]
                         net (fo=1, routed)           0.000   154.928    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_43__5_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5/CO[3]
                         net (fo=1, routed)           0.000   155.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_20__5_n_0
    SLICE_X99Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.156 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5/CO[3]
                         net (fo=1, routed)           0.000   155.156    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_4__5_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   155.384 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_1__5/CO[2]
                         net (fo=18, routed)          1.148   156.532    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_73[0]
    SLICE_X91Y31         LUT1 (Prop_lut1_I0_O)        0.313   156.845 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/i___32_i_15__5/O
                         net (fo=1, routed)           0.431   157.276    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_44
    SLICE_X88Y31         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642   157.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5/O[3]
                         net (fo=2, routed)           0.921   158.839    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___32_i_3__5_n_4
    SLICE_X86Y29         LUT3 (Prop_lut3_I0_O)        0.306   159.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_35__5/O
                         net (fo=1, routed)           0.000   159.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/L[1]
    SLICE_X86Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   159.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5/CO[3]
                         net (fo=1, routed)           0.000   159.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_27__5_n_0
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.775 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   159.775    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_18__5_n_0
    SLICE_X86Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   159.892 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5/CO[3]
                         net (fo=1, routed)           0.000   159.892    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_8__5_n_0
    SLICE_X86Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.009 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5/CO[3]
                         net (fo=1, routed)           0.000   160.009    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___38_i_2__5_n_0
    SLICE_X86Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.126 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5/CO[3]
                         net (fo=1, routed)           0.000   160.126    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_3__5_n_0
    SLICE_X86Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___13_i_1__5_n_0
    SLICE_X86Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.360 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___14_i_1__5_n_0
    SLICE_X86Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.477 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5/CO[3]
                         net (fo=1, routed)           0.000   160.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___17_i_1__5_n_0
    SLICE_X86Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5/CO[3]
                         net (fo=1, routed)           0.000   160.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_62__5_n_0
    SLICE_X86Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5/CO[3]
                         net (fo=1, routed)           0.000   160.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_59__5_n_0
    SLICE_X86Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   161.034 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5/O[1]
                         net (fo=1, routed)           0.723   161.758    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___19_i_19__5_n_6
    SLICE_X87Y37         LUT6 (Prop_lut6_I0_O)        0.306   162.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5/O
                         net (fo=2, routed)           0.414   162.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_39__5_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I1_O)        0.124   162.601 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5/O
                         net (fo=1, routed)           0.985   163.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_9__5_n_0
    SLICE_X87Y36         LUT6 (Prop_lut6_I4_O)        0.124   163.710 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/i___11_i_1__5/O
                         net (fo=48, routed)          0.574   164.284    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_154
    SLICE_X87Y35         LUT6 (Prop_lut6_I1_O)        0.124   164.408 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58/O
                         net (fo=2, routed)           0.504   164.913    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_58_n_0
    SLICE_X85Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   165.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95/CO[3]
                         net (fo=1, routed)           0.000   165.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_95_n_0
    SLICE_X85Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.607 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91/CO[3]
                         net (fo=1, routed)           0.000   165.607    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_91_n_0
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88/CO[3]
                         net (fo=1, routed)           0.000   165.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_88_n_0
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   166.055 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_36/O[1]
                         net (fo=2, routed)           0.830   166.885    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_80[1]
    SLICE_X86Y42         LUT4 (Prop_lut4_I0_O)        0.303   167.188 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139/O
                         net (fo=1, routed)           0.282   167.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_139_n_0
    SLICE_X86Y42         LUT5 (Prop_lut5_I4_O)        0.124   167.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51_i_99/O
                         net (fo=1, routed)           0.162   167.755    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg_43
    SLICE_X86Y42         LUT6 (Prop_lut6_I5_O)        0.124   167.879 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59/O
                         net (fo=2, routed)           0.303   168.183    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_59_n_0
    SLICE_X89Y43         LUT5 (Prop_lut5_I4_O)        0.124   168.307 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35/O
                         net (fo=15, routed)          0.830   169.136    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_35_n_0
    SLICE_X86Y45         LUT6 (Prop_lut6_I4_O)        0.124   169.260 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/sig/arg__51_i_2/O
                         net (fo=3, routed)           1.012   170.273    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg_17[15]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_B[17]_P[30])
                                                      3.656   173.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__51/P[30]
                         net (fo=2, routed)           1.147   175.075    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/P[30]
    SLICE_X91Y46         LUT6 (Prop_lut6_I2_O)        0.124   175.199 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56/O
                         net (fo=1, routed)           0.149   175.348    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_56_n_0
    SLICE_X91Y46         LUT5 (Prop_lut5_I1_O)        0.124   175.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_20__0/O
                         net (fo=50, routed)          1.361   176.833    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_0
    SLICE_X74Y37         LUT3 (Prop_lut3_I0_O)        0.124   176.957 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52/O
                         net (fo=5, routed)           0.524   177.481    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_52_n_0
    SLICE_X71Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   178.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61/CO[3]
                         net (fo=1, routed)           0.000   178.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_61_n_0
    SLICE_X71Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   178.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_60/O[1]
                         net (fo=3, routed)           1.000   179.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_9[1]
    SLICE_X64Y37         LUT4 (Prop_lut4_I2_O)        0.331   179.726 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79/O
                         net (fo=1, routed)           0.477   180.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_79_n_0
    SLICE_X57Y39         LUT5 (Prop_lut5_I4_O)        0.326   180.529 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66/O
                         net (fo=1, routed)           0.149   180.678    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_66_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.124   180.802 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55/O
                         net (fo=2, routed)           0.575   181.377    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_55_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124   181.501 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_24__0/O
                         net (fo=30, routed)          0.669   182.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_3
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.124   182.294 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[2].MC/arg__0_i_8__0/O
                         net (fo=8, routed)           1.101   183.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__51[8]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841   187.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__0/P[8]
                         net (fo=2, routed)           1.124   188.359    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/to_s128[0]
    SLICE_X39Y35         LUT3 (Prop_lut3_I1_O)        0.150   188.509 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72/O
                         net (fo=2, routed)           0.668   189.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_72_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.326   189.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75/O
                         net (fo=1, routed)           0.000   189.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_75_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   190.053 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20/CO[3]
                         net (fo=1, routed)           0.000   190.053    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_20_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.167 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19/CO[3]
                         net (fo=1, routed)           0.000   190.167    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_19_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   190.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18/CO[3]
                         net (fo=1, routed)           0.000   190.281    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_18_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   190.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC/arg__25_i_17/O[3]
                         net (fo=15, routed)          1.330   191.924    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/gen3[1].MC_n_0
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[23])
                                                      4.023   195.947 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25/P[23]
                         net (fo=3, routed)           0.879   196.825    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__25_n_82
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124   196.949 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41/O
                         net (fo=1, routed)           0.264   197.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_41_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124   197.338 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17/O
                         net (fo=62, routed)          0.605   197.942    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_17_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I2_O)        0.124   198.066 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42/O
                         net (fo=4, routed)           0.509   198.575    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_42_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   199.170 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36/CO[3]
                         net (fo=1, routed)           0.000   199.170    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_36_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.287 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31/CO[3]
                         net (fo=1, routed)           0.000   199.287    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_31_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.404 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26/CO[3]
                         net (fo=1, routed)           0.000   199.404    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_26_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   199.623 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22/O[0]
                         net (fo=3, routed)           0.865   200.488    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_22_n_7
    SLICE_X57Y51         LUT4 (Prop_lut4_I3_O)        0.295   200.783 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65/O
                         net (fo=1, routed)           0.551   201.334    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_65_n_0
    SLICE_X65Y51         LUT5 (Prop_lut5_I4_O)        0.124   201.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64/O
                         net (fo=1, routed)           0.394   201.852    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_64_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124   201.976 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44/O
                         net (fo=2, routed)           0.275   202.251    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_44_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I2_O)        0.124   202.375 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21/O
                         net (fo=30, routed)          0.717   203.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_21_n_0
    SLICE_X67Y50         LUT6 (Prop_lut6_I4_O)        0.124   203.216 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_14/O
                         net (fo=4, routed)           1.500   204.716    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__26_i_14_n_0
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[2]_P[15])
                                                      3.841   208.557 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__35/P[15]
                         net (fo=1, routed)           1.298   209.855    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__35_n_90
    DSP48_X4Y27          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036   213.891 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__36/PCOUT[47]
                         net (fo=1, routed)           0.002   213.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__36_n_106
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518   215.411 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__37/P[0]
                         net (fo=1, routed)           0.766   216.177    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__37_n_105
    SLICE_X102Y67        LUT1 (Prop_lut1_I0_O)        0.124   216.301 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][0][14]_i_44/O
                         net (fo=1, routed)           0.000   216.301    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][0][14]_i_44_n_0
    SLICE_X102Y67        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   216.681 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000   216.681    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_23_n_0
    SLICE_X102Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.798 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.798    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][7]_i_15_n_0
    SLICE_X102Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   216.915 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   216.915    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][11]_i_15_n_0
    SLICE_X102Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.032 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000   217.032    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_25_n_0
    SLICE_X102Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_10/CO[3]
                         net (fo=1, routed)           0.000   217.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_10_n_0
    SLICE_X102Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.266 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000   217.266    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_32_n_0
    SLICE_X102Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   217.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000   217.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_31_n_0
    SLICE_X102Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   217.706 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_36/O[1]
                         net (fo=2, routed)           1.223   218.929    design_1_i/mem_axi_0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/p_11_in482_in
    SLICE_X96Y69         LUT5 (Prop_lut5_I2_O)        0.306   219.235 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_33/O
                         net (fo=1, routed)           0.535   219.770    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_33_n_0
    SLICE_X95Y68         LUT6 (Prop_lut6_I4_O)        0.124   219.894 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_12/O
                         net (fo=49, routed)          1.030   220.923    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_12_n_0
    SLICE_X92Y59         LUT3 (Prop_lut3_I0_O)        0.124   221.047 r  design_1_i/mem_axi_0/weights_hid[1][0][7]_i_21/O
                         net (fo=1, routed)           0.330   221.377    design_1_i/mem_axi_0/weights_hid[1][0][7]_i_21_n_0
    SLICE_X92Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   221.972 r  design_1_i/mem_axi_0/weights_hid_reg[1][0][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   221.972    design_1_i/mem_axi_0/weights_hid_reg[1][0][7]_i_16_n_0
    SLICE_X92Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   222.089 r  design_1_i/mem_axi_0/weights_hid_reg[1][0][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   222.089    design_1_i/mem_axi_0/weights_hid_reg[1][0][11]_i_16_n_0
    SLICE_X92Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   222.328 f  design_1_i/mem_axi_0/weights_hid_reg[1][0][14]_i_39/O[2]
                         net (fo=2, routed)           0.945   223.273    design_1_i/mem_axi_0/weights_hid_reg[1][0][14]_i_39_n_5
    SLICE_X92Y58         LUT4 (Prop_lut4_I1_O)        0.301   223.574 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_78/O
                         net (fo=1, routed)           0.410   223.985    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_78_n_0
    SLICE_X91Y58         LUT5 (Prop_lut5_I4_O)        0.124   224.109 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_41/O
                         net (fo=1, routed)           0.611   224.720    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_41_n_0
    SLICE_X92Y58         LUT6 (Prop_lut6_I5_O)        0.124   224.844 f  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_22/O
                         net (fo=2, routed)           0.727   225.571    design_1_i/mem_axi_0/weights_hid[1][0][14]_i_22_n_0
    SLICE_X88Y55         LUT6 (Prop_lut6_I0_O)        0.124   225.695 r  design_1_i/mem_axi_0/weights_hid[1][0][14]_i_13/O
                         net (fo=15, routed)          0.747   226.441    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/arg__37_4
    SLICE_X86Y57         LUT6 (Prop_lut6_I3_O)        0.124   226.565 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][0][11]_i_6/O
                         net (fo=1, routed)           0.000   226.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid[1][0][11]_i_6_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   227.078 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.078    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][11]_i_2_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   227.195 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_2/CO[3]
                         net (fo=1, routed)           0.000   227.195    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][14]_i_2_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   227.449 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][15]_i_2/CO[0]
                         net (fo=16, routed)          0.801   228.250    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid_reg[1][0][14]_0[0]
    SLICE_X88Y56         LUT4 (Prop_lut4_I0_O)        0.367   228.617 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/weights_hid[1][0][4]_i_1/O
                         net (fo=1, routed)           0.000   228.617    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/reg_init_reg_rep_3[4]
    SLICE_X88Y56         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.546    12.725    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X88Y56         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][4]/C
                         clock pessimism              0.115    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X88Y56         FDCE (Setup_fdce_C_D)        0.031    12.717    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[1][0][4]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                        -228.618    
  -------------------------------------------------------------------
                         slack                               -215.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.574     0.910    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y88         FDRE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.100     1.151    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.612%)  route 0.173ns (51.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.173     1.314    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/s00_axi_awaddr[10]
    SLICE_X32Y99         FDRE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.826     1.192    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[12]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.059     1.216    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.612%)  route 0.173ns (51.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.173     1.314    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/s00_axi_awaddr[16]
    SLICE_X32Y99         FDRE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.826     1.192    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[18]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.052     1.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X37Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.054     1.088    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[3]_i_1/O
                         net (fo=1, routed)           0.000     1.133    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[3]
    SLICE_X36Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.285     0.906    
    SLICE_X36Y97         FDRE (Hold_fdre_C_D)         0.121     1.027    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.574     0.910    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y88         FDRE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           0.099     1.150    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.043    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.574     0.910    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y88         FDRE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[17]/Q
                         net (fo=1, routed)           0.099     1.150    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.041    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.574     0.910    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y88         FDRE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.100     1.151    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.035    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X29Y95         FDRE (Hold_fdre_C_D)         0.078     0.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.056     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X29Y95         FDRE (Hold_fdre_C_D)         0.076     0.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.550     0.886    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.082    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X51Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.818     1.184    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.886    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.075     0.961    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y24  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y26  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_INPUT_0/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y27  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_INPUT_1/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y28  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_INPUT_2/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y25  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_INPUT_3/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y30  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y29  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_OUTPUT/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y26  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_INPUT_0/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y27  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_INPUT_1/memory_reg/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y78  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y78  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y78  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y78  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y76  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y76  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y76  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y76  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y76  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          216  Failing Endpoints,  Worst Slack       -4.238ns,  Total Violation     -389.516ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.617ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.238ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.723ns  (logic 0.518ns (3.775%)  route 13.205ns (96.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)        13.205    16.665    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X0Y29          FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.648    12.827    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X0Y29          FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][2]/C
                         clock pessimism              0.115    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X0Y29          FDCE (Recov_fdce_C_CLR)     -0.361    12.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][2]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -16.665    
  -------------------------------------------------------------------
                         slack                                 -4.238    

Slack (VIOLATED) :        -4.238ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.723ns  (logic 0.518ns (3.775%)  route 13.205ns (96.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)        13.205    16.665    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X0Y29          FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.648    12.827    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X0Y29          FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][3]/C
                         clock pessimism              0.115    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X0Y29          FDCE (Recov_fdce_C_CLR)     -0.361    12.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][3]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -16.665    
  -------------------------------------------------------------------
                         slack                                 -4.238    

Slack (VIOLATED) :        -4.238ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.723ns  (logic 0.518ns (3.775%)  route 13.205ns (96.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)        13.205    16.665    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X0Y29          FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.648    12.827    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X0Y29          FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][6]/C
                         clock pessimism              0.115    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X0Y29          FDCE (Recov_fdce_C_CLR)     -0.361    12.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][6]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -16.665    
  -------------------------------------------------------------------
                         slack                                 -4.238    

Slack (VIOLATED) :        -4.238ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.723ns  (logic 0.518ns (3.775%)  route 13.205ns (96.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)        13.205    16.665    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X0Y29          FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.648    12.827    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X0Y29          FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][8]/C
                         clock pessimism              0.115    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X0Y29          FDCE (Recov_fdce_C_CLR)     -0.361    12.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][8]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -16.665    
  -------------------------------------------------------------------
                         slack                                 -4.238    

Slack (VIOLATED) :        -4.196ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.723ns  (logic 0.518ns (3.775%)  route 13.205ns (96.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)        13.205    16.665    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X0Y29          FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.648    12.827    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X0Y29          FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][10]/C
                         clock pessimism              0.115    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X0Y29          FDCE (Recov_fdce_C_CLR)     -0.319    12.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][10]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -16.665    
  -------------------------------------------------------------------
                         slack                                 -4.196    

Slack (VIOLATED) :        -4.196ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.723ns  (logic 0.518ns (3.775%)  route 13.205ns (96.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)        13.205    16.665    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X0Y29          FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.648    12.827    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X0Y29          FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][11]/C
                         clock pessimism              0.115    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X0Y29          FDCE (Recov_fdce_C_CLR)     -0.319    12.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][11]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -16.665    
  -------------------------------------------------------------------
                         slack                                 -4.196    

Slack (VIOLATED) :        -4.196ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.723ns  (logic 0.518ns (3.775%)  route 13.205ns (96.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)        13.205    16.665    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X0Y29          FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.648    12.827    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X0Y29          FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][12]/C
                         clock pessimism              0.115    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X0Y29          FDCE (Recov_fdce_C_CLR)     -0.319    12.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][12]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -16.665    
  -------------------------------------------------------------------
                         slack                                 -4.196    

Slack (VIOLATED) :        -4.196ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.723ns  (logic 0.518ns (3.775%)  route 13.205ns (96.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)        13.205    16.665    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X0Y29          FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.648    12.827    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X0Y29          FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][5]/C
                         clock pessimism              0.115    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X0Y29          FDCE (Recov_fdce_C_CLR)     -0.319    12.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][5]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -16.665    
  -------------------------------------------------------------------
                         slack                                 -4.196    

Slack (VIOLATED) :        -4.100ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.585ns  (logic 0.518ns (3.813%)  route 13.067ns (96.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)        13.067    16.527    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X0Y28          FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.647    12.826    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X0Y28          FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][14]/C
                         clock pessimism              0.115    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X0Y28          FDCE (Recov_fdce_C_CLR)     -0.361    12.426    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][2][14]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                         -16.527    
  -------------------------------------------------------------------
                         slack                                 -4.100    

Slack (VIOLATED) :        -4.063ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][0][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.511ns  (logic 0.518ns (3.834%)  route 12.993ns (96.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.648     2.942    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)        12.993    16.453    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X1Y35          FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        1.654    12.833    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X1Y35          FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][0][0]/C
                         clock pessimism              0.115    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X1Y35          FDCE (Recov_fdce_C_CLR)     -0.405    12.389    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[3][0][0]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -16.453    
  -------------------------------------------------------------------
                         slack                                 -4.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.922%)  route 0.423ns (72.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)         0.423     1.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X32Y94         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.825     1.191    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X32Y94         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][0]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][0]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.922%)  route 0.423ns (72.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)         0.423     1.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X32Y94         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.825     1.191    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X32Y94         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][13]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][13]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.922%)  route 0.423ns (72.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)         0.423     1.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X32Y94         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.825     1.191    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X32Y94         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][14]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][14]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.922%)  route 0.423ns (72.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)         0.423     1.477    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X32Y94         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.825     1.191    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X32Y94         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][15]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][15]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.164ns (23.980%)  route 0.520ns (76.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)         0.520     1.574    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X33Y93         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.825     1.191    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X33Y93         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][10]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X33Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][10]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.164ns (23.980%)  route 0.520ns (76.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)         0.520     1.574    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X33Y93         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.825     1.191    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X33Y93         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][11]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X33Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][11]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.164ns (23.980%)  route 0.520ns (76.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)         0.520     1.574    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X33Y93         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.825     1.191    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X33Y93         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][12]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X33Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][12]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.164ns (23.980%)  route 0.520ns (76.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)         0.520     1.574    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X33Y93         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.825     1.191    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X33Y93         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][9]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X33Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][9]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.164ns (20.631%)  route 0.631ns (79.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)         0.631     1.685    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X32Y92         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.824     1.190    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X32Y92         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][1]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][1]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.164ns (20.631%)  route 0.631ns (79.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=628, routed)         0.631     1.685    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aresetn
    SLICE_X32Y92         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1551, routed)        0.824     1.190    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/s00_axi_aclk
    SLICE_X32Y92         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][2]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/par/weights_hid_reg[0][3][2]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.826    





