{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585230372340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585230372349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 09:46:12 2020 " "Processing started: Thu Mar 26 09:46:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585230372349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230372349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off harness -c harness " "Command: quartus_map --read_settings_files=on --write_settings_files=off harness -c harness" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230372349 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230373438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585230373511 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585230373512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla.sv 1 1 " "Found 1 design units, including 1 entities, in source file cla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA " "Found entity 1: CLA" {  } { { "CLA.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/CLA.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585230390841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230390841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_datapath " "Found entity 1: cpu_datapath" {  } { { "cpu_datapath.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/cpu_datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585230390849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230390849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_control " "Found entity 1: cpu_control" {  } { { "cpu_control.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/cpu_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585230390858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230390858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585230390866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230390866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harness.sv 1 1 " "Found 1 design units, including 1 entities, in source file harness.sv" { { "Info" "ISGN_ENTITY_NAME" "1 harness " "Found entity 1: harness" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585230390875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230390875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "harness " "Elaborating entity \"harness\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585230390930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:DUT " "Elaborating entity \"cpu\" for hierarchy \"cpu:DUT\"" {  } { { "harness.sv" "DUT" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585230390935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_datapath cpu:DUT\|cpu_datapath:cpu_dp " "Elaborating entity \"cpu_datapath\" for hierarchy \"cpu:DUT\|cpu_datapath:cpu_dp\"" {  } { { "cpu.sv" "cpu_dp" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/cpu.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585230390940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA cpu:DUT\|cpu_datapath:cpu_dp\|CLA:carryLookahead " "Elaborating entity \"CLA\" for hierarchy \"cpu:DUT\|cpu_datapath:cpu_dp\|CLA:carryLookahead\"" {  } { { "cpu_datapath.sv" "carryLookahead" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/cpu_datapath.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585230390991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_control cpu:DUT\|cpu_control:cpu_ctrl " "Elaborating entity \"cpu_control\" for hierarchy \"cpu:DUT\|cpu_control:cpu_ctrl\"" {  } { { "cpu.sv" "cpu_ctrl" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/cpu.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585230391018 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu_control.sv(49) " "Verilog HDL Case Statement warning at cpu_control.sv(49): incomplete case statement has no default case item" {  } { { "cpu_control.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/cpu_control.sv" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1585230391019 "|harness|cpu:DUT|cpu_control:cpu_ctrl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu_control.sv(143) " "Verilog HDL Case Statement warning at cpu_control.sv(143): incomplete case statement has no default case item" {  } { { "cpu_control.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/cpu_control.sv" 143 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1585230391019 "|harness|cpu:DUT|cpu_control:cpu_ctrl"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_pc_rd VCC " "Pin \"o_pc_rd\" is stuck at VCC" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585230392540 "|harness|o_pc_rd"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1585230392540 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1585230392712 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1585230393642 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585230393642 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "83 " "Design contains 83 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[0\] " "Pin \"o_pc_addr\[0\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[1\] " "Pin \"o_pc_addr\[1\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[2\] " "Pin \"o_pc_addr\[2\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[3\] " "Pin \"o_pc_addr\[3\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[4\] " "Pin \"o_pc_addr\[4\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[5\] " "Pin \"o_pc_addr\[5\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[6\] " "Pin \"o_pc_addr\[6\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[7\] " "Pin \"o_pc_addr\[7\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[8\] " "Pin \"o_pc_addr\[8\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[9\] " "Pin \"o_pc_addr\[9\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[10\] " "Pin \"o_pc_addr\[10\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[11\] " "Pin \"o_pc_addr\[11\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[12\] " "Pin \"o_pc_addr\[12\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[13\] " "Pin \"o_pc_addr\[13\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[14\] " "Pin \"o_pc_addr\[14\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[15\] " "Pin \"o_pc_addr\[15\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_rd " "Pin \"o_pc_rd\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[0\] " "Pin \"o_ldst_addr\[0\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[1\] " "Pin \"o_ldst_addr\[1\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[2\] " "Pin \"o_ldst_addr\[2\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[3\] " "Pin \"o_ldst_addr\[3\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[4\] " "Pin \"o_ldst_addr\[4\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[5\] " "Pin \"o_ldst_addr\[5\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[6\] " "Pin \"o_ldst_addr\[6\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[7\] " "Pin \"o_ldst_addr\[7\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[8\] " "Pin \"o_ldst_addr\[8\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[9\] " "Pin \"o_ldst_addr\[9\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[10\] " "Pin \"o_ldst_addr\[10\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[11\] " "Pin \"o_ldst_addr\[11\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[12\] " "Pin \"o_ldst_addr\[12\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[13\] " "Pin \"o_ldst_addr\[13\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[14\] " "Pin \"o_ldst_addr\[14\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[15\] " "Pin \"o_ldst_addr\[15\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_rd " "Pin \"o_ldst_rd\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wr " "Pin \"o_ldst_wr\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 12 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[0\] " "Pin \"o_ldst_wrdata\[0\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[1\] " "Pin \"o_ldst_wrdata\[1\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[2\] " "Pin \"o_ldst_wrdata\[2\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[3\] " "Pin \"o_ldst_wrdata\[3\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[4\] " "Pin \"o_ldst_wrdata\[4\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[5\] " "Pin \"o_ldst_wrdata\[5\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[6\] " "Pin \"o_ldst_wrdata\[6\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[7\] " "Pin \"o_ldst_wrdata\[7\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[8\] " "Pin \"o_ldst_wrdata\[8\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[9\] " "Pin \"o_ldst_wrdata\[9\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[10\] " "Pin \"o_ldst_wrdata\[10\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[11\] " "Pin \"o_ldst_wrdata\[11\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[12\] " "Pin \"o_ldst_wrdata\[12\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[13\] " "Pin \"o_ldst_wrdata\[13\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[14\] " "Pin \"o_ldst_wrdata\[14\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[15\] " "Pin \"o_ldst_wrdata\[15\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[5\] " "Pin \"i_pc_rddata\[5\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[6\] " "Pin \"i_pc_rddata\[6\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[7\] " "Pin \"i_pc_rddata\[7\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[0\] " "Pin \"i_ldst_rddata\[0\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[0\] " "Pin \"i_pc_rddata\[0\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[1\] " "Pin \"i_pc_rddata\[1\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[2\] " "Pin \"i_pc_rddata\[2\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[3\] " "Pin \"i_pc_rddata\[3\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[4\] " "Pin \"i_pc_rddata\[4\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[10\] " "Pin \"i_pc_rddata\[10\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[8\] " "Pin \"i_pc_rddata\[8\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[9\] " "Pin \"i_pc_rddata\[9\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[1\] " "Pin \"i_ldst_rddata\[1\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[2\] " "Pin \"i_ldst_rddata\[2\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[11\] " "Pin \"i_pc_rddata\[11\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[3\] " "Pin \"i_ldst_rddata\[3\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[12\] " "Pin \"i_pc_rddata\[12\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[4\] " "Pin \"i_ldst_rddata\[4\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[13\] " "Pin \"i_pc_rddata\[13\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[5\] " "Pin \"i_ldst_rddata\[5\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[14\] " "Pin \"i_pc_rddata\[14\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[6\] " "Pin \"i_ldst_rddata\[6\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[15\] " "Pin \"i_pc_rddata\[15\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[7\] " "Pin \"i_ldst_rddata\[7\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[8\] " "Pin \"i_ldst_rddata\[8\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[9\] " "Pin \"i_ldst_rddata\[9\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[10\] " "Pin \"i_ldst_rddata\[10\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[11\] " "Pin \"i_ldst_rddata\[11\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[12\] " "Pin \"i_ldst_rddata\[12\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[13\] " "Pin \"i_ldst_rddata\[13\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[14\] " "Pin \"i_ldst_rddata\[14\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[15\] " "Pin \"i_ldst_rddata\[15\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585230393714 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1585230393714 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "82 " "Ignored 82 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[0\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[0\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[1\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[1\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[2\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[2\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[3\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[3\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[4\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[4\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[5\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[5\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[6\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[6\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[7\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[7\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[8\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[8\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[9\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[9\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[10\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[10\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[11\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[11\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[12\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[12\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[13\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[13\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[14\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[14\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[15\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[15\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[0\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[0\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[1\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[1\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[2\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[2\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[3\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[3\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[4\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[4\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[5\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[5\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[6\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[6\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[7\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[7\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[8\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[8\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[9\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[9\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[10\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[10\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[11\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[11\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[12\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[12\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[13\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[13\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[14\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[14\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[15\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[15\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_rd~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_rd~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wr~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wr~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[0\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[0\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[1\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[1\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[2\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[2\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[3\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[3\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[4\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[4\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[5\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[5\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[6\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[6\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[7\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[7\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[8\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[8\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[9\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[9\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[10\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[10\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[11\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[11\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[12\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[12\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[13\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[13\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[14\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[14\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[15\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[15\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[5\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[6\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[7\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[0\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[0\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[1\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[2\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[3\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[4\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[10\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[10\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[8\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[8\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[9\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[9\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[1\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[2\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[11\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[11\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[3\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[12\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[12\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[4\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[13\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[13\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[5\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[14\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[14\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[6\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[15\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[15\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[7\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[8\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[8\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[9\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[9\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[10\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[10\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[11\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[11\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[12\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[12\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[13\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[13\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[14\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[14\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[15\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[15\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585230393719 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1585230393719 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "594 " "Implemented 594 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585230393766 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585230393766 ""} { "Info" "ICUT_CUT_TM_LCELLS" "592 " "Implemented 592 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1585230393766 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1585230393766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585230393797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 09:46:33 2020 " "Processing ended: Thu Mar 26 09:46:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585230393797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585230393797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585230393797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230393797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1585230395530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585230395540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 09:46:34 2020 " "Processing started: Thu Mar 26 09:46:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585230395540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1585230395540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off harness -c harness " "Command: quartus_fit --read_settings_files=off --write_settings_files=off harness -c harness" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1585230395541 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1585230395863 ""}
{ "Info" "0" "" "Project  = harness" {  } {  } 0 0 "Project  = harness" 0 0 "Fitter" 0 0 1585230395864 ""}
{ "Info" "0" "" "Revision = harness" {  } {  } 0 0 "Revision = harness" 0 0 "Fitter" 0 0 1585230395864 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1585230396068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1585230396071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1585230396071 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "harness 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"harness\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1585230396087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1585230396173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1585230396173 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1585230396927 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1585230396970 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1585230397570 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1585230397904 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1585230412631 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 252 global CLKCTRL_G10 " "clk~inputCLKENA0 with 252 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1585230412794 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1585230412794 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585230412794 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1585230412802 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1585230412803 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1585230412806 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1585230412808 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1585230412808 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1585230412810 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1585230412811 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1585230412812 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1585230412812 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1585230412841 ""}
{ "Info" "ISTA_SDC_FOUND" "harness.sdc " "Reading SDC File: 'harness.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1585230413609 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1585230413626 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1585230413626 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1585230413627 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585230413627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585230413627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585230413627 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1585230413627 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1585230413711 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1585230413786 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1585230413789 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 86 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 86 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1585230414441 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1585230414442 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1585230414512 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1585230414514 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1585230415336 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1585230415905 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1585230415952 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1585230415956 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1585230415956 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1585230415957 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1585230415958 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1585230415959 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1585230415959 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585230415991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1585230427037 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1585230427251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:19 " "Fitter placement preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585230446523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1585230458778 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1585230462796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585230462796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1585230464371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1585230474907 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1585230474907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585230487550 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.17 " "Total time spent on timing analysis during the Fitter is 1.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1585230490299 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1585230490362 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1585230491506 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1585230491507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1585230492653 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585230494832 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/out/harness.fit.smsg " "Generated suppressed messages file C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7/Part4/out/harness.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1585230495283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6308 " "Peak virtual memory: 6308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585230496135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 09:48:16 2020 " "Processing ended: Thu Mar 26 09:48:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585230496135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585230496135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:10 " "Total CPU time (on all processors): 00:03:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585230496135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1585230496135 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1585230498236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585230498245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 09:48:18 2020 " "Processing started: Thu Mar 26 09:48:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585230498245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1585230498245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off harness -c harness " "Command: quartus_asm --read_settings_files=off --write_settings_files=off harness -c harness" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1585230498245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1585230499711 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1585230507758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585230508305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 09:48:28 2020 " "Processing ended: Thu Mar 26 09:48:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585230508305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585230508305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585230508305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1585230508305 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1585230509027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1585230510090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585230510099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 09:48:29 2020 " "Processing started: Thu Mar 26 09:48:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585230510099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1585230510099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta harness -c harness " "Command: quartus_sta harness -c harness" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1585230510099 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1585230510407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1585230511880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1585230511880 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585230511952 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585230511952 ""}
{ "Info" "ISTA_SDC_FOUND" "harness.sdc " "Reading SDC File: 'harness.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585230512850 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1585230512868 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585230512869 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1585230512870 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1585230512884 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1585230513018 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1585230513018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.840 " "Worst-case setup slack is -7.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230513046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230513046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.840            -863.476 clk  " "   -7.840            -863.476 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230513046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585230513046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.373 " "Worst-case hold slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230513058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230513058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 clk  " "    0.373               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230513058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585230513058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1585230513063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1585230513069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230513074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230513074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -133.534 clk  " "   -0.394            -133.534 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230513074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585230513074 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1585230513108 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1585230513158 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1585230515305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585230515419 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1585230515453 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1585230515453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.710 " "Worst-case setup slack is -7.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230515458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230515458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.710            -838.365 clk  " "   -7.710            -838.365 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230515458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585230515458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.389 " "Worst-case hold slack is 0.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230515470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230515470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 clk  " "    0.389               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230515470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585230515470 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1585230515475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1585230515480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230515491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230515491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -144.784 clk  " "   -0.394            -144.784 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230515491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585230515491 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1585230515515 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1585230515769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1585230517724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585230517854 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1585230517860 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1585230517860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.156 " "Worst-case setup slack is -4.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230517866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230517866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.156            -438.331 clk  " "   -4.156            -438.331 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230517866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585230517866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230517877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230517877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 clk  " "    0.180               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230517877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585230517877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1585230517882 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1585230517887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.083 " "Worst-case minimum pulse width slack is -0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230517892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230517892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083             -19.810 clk  " "   -0.083             -19.810 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230517892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585230517892 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1585230517921 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585230518154 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1585230518160 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1585230518160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.682 " "Worst-case setup slack is -3.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230518165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230518165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.682            -373.800 clk  " "   -3.682            -373.800 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230518165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585230518165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230518176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230518176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 clk  " "    0.171               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230518176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585230518176 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1585230518182 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1585230518187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.083 " "Worst-case minimum pulse width slack is -0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230518192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230518192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083             -20.114 clk  " "   -0.083             -20.114 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585230518192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585230518192 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585230518940 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585230518942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5120 " "Peak virtual memory: 5120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585230519110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 09:48:39 2020 " "Processing ended: Thu Mar 26 09:48:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585230519110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585230519110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585230519110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1585230519110 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 98 s " "Quartus Prime Full Compilation was successful. 0 errors, 98 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1585230519888 ""}
