vhdl xil_defaultlib  \
"../../../../ip.gen/sources_1/ip/ddr4_core/bd_0/ip/ip_0/sim/bd_bf3f_microblaze_I_0.vhd" \
"../../../../ip.gen/sources_1/ip/ddr4_core/bd_0/ip/ip_1/sim/bd_bf3f_rst_0_0.vhd" \
"../../../../ip.gen/sources_1/ip/ddr4_core/bd_0/ip/ip_2/sim/bd_bf3f_ilmb_0.vhd" \
"../../../../ip.gen/sources_1/ip/ddr4_core/bd_0/ip/ip_3/sim/bd_bf3f_dlmb_0.vhd" \
"../../../../ip.gen/sources_1/ip/ddr4_core/bd_0/ip/ip_4/sim/bd_bf3f_dlmb_cntlr_0.vhd" \
"../../../../ip.gen/sources_1/ip/ddr4_core/bd_0/ip/ip_5/sim/bd_bf3f_ilmb_cntlr_0.vhd" \
"../../../../ip.gen/sources_1/ip/ddr4_core/bd_0/ip/ip_7/sim/bd_bf3f_second_dlmb_cntlr_0.vhd" \
"../../../../ip.gen/sources_1/ip/ddr4_core/bd_0/ip/ip_8/sim/bd_bf3f_second_ilmb_cntlr_0.vhd" \
"../../../../ip.gen/sources_1/ip/ddr4_core/bd_0/ip/ip_10/sim/bd_bf3f_iomodule_0_0.vhd" \

nosort
