// Seed: 3519800945
module module_0 (
    output tri0 id_0,
    input tri id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4
    , id_7,
    output uwire id_5
);
  wire id_8;
  assign id_5 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    output uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri id_8,
    input supply0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input tri1 id_12
);
  id_14 :
  assert property (@(posedge 1'h0) id_7)
  else;
  module_0(
      id_3, id_10, id_6, id_9, id_5, id_14
  );
endmodule
