
*** Running vivado
    with args -log iq_demod_only_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source iq_demod_only_wrapper.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source iq_demod_only_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_ad9767_0_0/iq_demod_only_wrapper_ad9767_0_0.dcp' for cell 'ad9767_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_0_0/iq_demod_only_wrapper_add_const_0_0.dcp' for cell 'adc1_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_2_0/iq_demod_only_wrapper_add_const_2_0.dcp' for cell 'dds_ampl'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_0_0/iq_demod_only_wrapper_nco_counter_0_0.dcp' for cell 'dds_nco'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_3_0/iq_demod_only_wrapper_add_const_3_0.dcp' for cell 'dds_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_mixer_sin_0_0/iq_demod_only_wrapper_mixer_sin_0_0.dcp' for cell 'demod_mixer'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_1_0/iq_demod_only_wrapper_nco_counter_1_0.dcp' for cell 'demod_nco'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0/iq_demod_only_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0.dcp' for cell 'fir16RealbitsOneInTwoMult_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_ltc2145_0_0/iq_demod_only_wrapper_ltc2145_0_0.dcp' for cell 'ltc2145_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_proc_sys_reset_0_0/iq_demod_only_wrapper_proc_sys_reset_0_0.dcp' for cell 'proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_processing_system7_0_0/iq_demod_only_wrapper_processing_system7_0_0.dcp' for cell 'processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_redpitaya_adc_dac_clk_0_0/iq_demod_only_wrapper_redpitaya_adc_dac_clk_0_0.dcp' for cell 'redpitaya_adc_dac_clk_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_twoInMult_0_0/iq_demod_only_wrapper_twoInMult_0_0.dcp' for cell 'twoInMult_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_xlconstant_0_0/iq_demod_only_wrapper_xlconstant_0_0.dcp' for cell 'xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_xlslice_0_0/iq_demod_only_wrapper_xlslice_0_0.dcp' for cell 'xlslice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_xlslice_0_1/iq_demod_only_wrapper_xlslice_0_1.dcp' for cell 'xlslice_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_xbar_0/iq_demod_only_wrapper_xbar_0.dcp' for cell 'ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_auto_pc_0/iq_demod_only_wrapper_auto_pc_0.dcp' for cell 'ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_auto_pc_1/iq_demod_only_wrapper_auto_pc_1.dcp' for cell 'ps7_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_auto_pc_2/iq_demod_only_wrapper_auto_pc_2.dcp' for cell 'ps7_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_auto_pc_3/iq_demod_only_wrapper_auto_pc_3.dcp' for cell 'ps7_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_auto_pc_4/iq_demod_only_wrapper_auto_pc_4.dcp' for cell 'ps7_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_auto_pc_5/iq_demod_only_wrapper_auto_pc_5.dcp' for cell 'ps7_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_auto_pc_6/iq_demod_only_wrapper_auto_pc_6.dcp' for cell 'ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_0_0/add_const_ooc.xdc] for cell 'adc1_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_0_0/add_const_ooc.xdc] for cell 'adc1_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_2_0/add_const_ooc.xdc] for cell 'dds_ampl/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_2_0/add_const_ooc.xdc] for cell 'dds_ampl/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_3_0/add_const_ooc.xdc] for cell 'dds_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_3_0/add_const_ooc.xdc] for cell 'dds_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_0_0/nco_counter_ooc.xdc] for cell 'dds_nco/U0'
WARNING: [Vivado 12-508] No pins matched 'nco_inst1/cpt_off2_s_reg[*]/D'. [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_0_0/nco_counter_ooc.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins {nco_inst1/cpt_off2_s_reg[*]/D}]'. [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_0_0/nco_counter_ooc.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_0_0/nco_counter_ooc.xdc] for cell 'dds_nco/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_1_0/nco_counter_ooc.xdc] for cell 'demod_nco/U0'
WARNING: [Vivado 12-508] No pins matched 'nco_inst1/cpt_off2_s_reg[*]/D'. [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_1_0/nco_counter_ooc.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins {nco_inst1/cpt_off2_s_reg[*]/D}]'. [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_1_0/nco_counter_ooc.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_1_0/nco_counter_ooc.xdc] for cell 'demod_nco/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_proc_sys_reset_0_0/iq_demod_only_wrapper_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_proc_sys_reset_0_0/iq_demod_only_wrapper_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_proc_sys_reset_0_0/iq_demod_only_wrapper_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_proc_sys_reset_0_0/iq_demod_only_wrapper_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_processing_system7_0_0/iq_demod_only_wrapper_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_processing_system7_0_0/iq_demod_only_wrapper_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc] for cell 'redpitaya_adc_dac_clk_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc:9]
INFO: [Timing 38-2] Deriving generated clocks [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc:9]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1850.453 ; gain = 488.508 ; free physical = 1579 ; free virtual = 11854
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc] for cell 'redpitaya_adc_dac_clk_0/inst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_0_0/iq_demod_only_wrapper_add_const_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_2_0/iq_demod_only_wrapper_add_const_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_3_0/iq_demod_only_wrapper_add_const_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_0_0/iq_demod_only_wrapper_nco_counter_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_1_0/iq_demod_only_wrapper_nco_counter_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_proc_sys_reset_0_0/iq_demod_only_wrapper_proc_sys_reset_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_processing_system7_0_0/iq_demod_only_wrapper_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_xbar_0/iq_demod_only_wrapper_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_redpitaya_adc_dac_clk_0_0/iq_demod_only_wrapper_redpitaya_adc_dac_clk_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_auto_pc_0/iq_demod_only_wrapper_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_auto_pc_1/iq_demod_only_wrapper_auto_pc_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_auto_pc_2/iq_demod_only_wrapper_auto_pc_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_auto_pc_3/iq_demod_only_wrapper_auto_pc_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_auto_pc_4/iq_demod_only_wrapper_auto_pc_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_auto_pc_5/iq_demod_only_wrapper_auto_pc_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_auto_pc_6/iq_demod_only_wrapper_auto_pc_6.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1850.453 ; gain = 839.762 ; free physical = 1611 ; free virtual = 11853
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1882.469 ; gain = 32.016 ; free physical = 1607 ; free virtual = 11849
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: d32f40fc

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 81 inverter(s) to 81 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1163c4cd3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1892.469 ; gain = 0.000 ; free physical = 1598 ; free virtual = 11840

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 589 cells.
Phase 2 Constant propagation | Checksum: ef64989a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1892.469 ; gain = 0.000 ; free physical = 1597 ; free virtual = 11839

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4604 unconnected nets.
INFO: [Opt 31-11] Eliminated 4053 unconnected cells.
Phase 3 Sweep | Checksum: 160b0d0d0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1892.469 ; gain = 0.000 ; free physical = 1597 ; free virtual = 11839

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 23979724b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1892.469 ; gain = 0.000 ; free physical = 1601 ; free virtual = 11839

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1892.469 ; gain = 0.000 ; free physical = 1601 ; free virtual = 11839
Ending Logic Optimization Task | Checksum: 23979724b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1892.469 ; gain = 0.000 ; free physical = 1601 ; free virtual = 11839

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 5 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 5 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 12c8dcab1

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1509 ; free virtual = 11747
Ending Power Optimization Task | Checksum: 12c8dcab1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2090.570 ; gain = 198.102 ; free physical = 1509 ; free virtual = 11747
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2090.570 ; gain = 240.117 ; free physical = 1509 ; free virtual = 11747
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1506 ; free virtual = 11747
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.runs/impl_1/iq_demod_only_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.runs/impl_1/iq_demod_only_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1504 ; free virtual = 11745
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1501 ; free virtual = 11743

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3e382458

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1481 ; free virtual = 11743

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 7857897c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1487 ; free virtual = 11729

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 7857897c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1487 ; free virtual = 11729
Phase 1 Placer Initialization | Checksum: 7857897c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1487 ; free virtual = 11729

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1793ae581

Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1486 ; free virtual = 11728

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1793ae581

Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1486 ; free virtual = 11728

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e2a76611

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1486 ; free virtual = 11728

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 148bed404

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1486 ; free virtual = 11728

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 148bed404

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1486 ; free virtual = 11728

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1944116df

Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1486 ; free virtual = 11728

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 13e367cc3

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1486 ; free virtual = 11728

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1cc102128

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1486 ; free virtual = 11728

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1cc102128

Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1486 ; free virtual = 11728
Phase 3 Detail Placement | Checksum: 1cc102128

Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1486 ; free virtual = 11728

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.527. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10d5de725

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1485 ; free virtual = 11726
Phase 4.1 Post Commit Optimization | Checksum: 10d5de725

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1485 ; free virtual = 11726

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10d5de725

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1485 ; free virtual = 11726

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10d5de725

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1485 ; free virtual = 11726

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 7d82fd0b

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1485 ; free virtual = 11726
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 7d82fd0b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:38 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1485 ; free virtual = 11726
Ending Placer Task | Checksum: 417e4e54

Time (s): cpu = 00:01:12 ; elapsed = 00:00:38 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1485 ; free virtual = 11726
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:42 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1485 ; free virtual = 11726
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1468 ; free virtual = 11726
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.runs/impl_1/iq_demod_only_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1479 ; free virtual = 11725
report_utilization: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1479 ; free virtual = 11725
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1479 ; free virtual = 11725
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: c732785 ConstDB: 0 ShapeSum: 350b26cf RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d43fdfde

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1441 ; free virtual = 11688

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d43fdfde

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1441 ; free virtual = 11688

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d43fdfde

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1432 ; free virtual = 11679

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d43fdfde

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1432 ; free virtual = 11679
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24898aeac

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1420 ; free virtual = 11667
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.628  | TNS=0.000  | WHS=-1.036 | THS=-400.377|

Phase 2 Router Initialization | Checksum: 1a27e0d38

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1410 ; free virtual = 11657

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b97ea342

Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1130
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 10833c882

Time (s): cpu = 00:01:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.105  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1abac7cb1

Time (s): cpu = 00:01:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1aa058b2d

Time (s): cpu = 00:01:48 ; elapsed = 00:00:44 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.105  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 108ffa1fd

Time (s): cpu = 00:01:49 ; elapsed = 00:00:44 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651
Phase 4 Rip-up And Reroute | Checksum: 108ffa1fd

Time (s): cpu = 00:01:49 ; elapsed = 00:00:44 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a7728c0d

Time (s): cpu = 00:01:50 ; elapsed = 00:00:45 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.105  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1a7728c0d

Time (s): cpu = 00:01:50 ; elapsed = 00:00:45 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a7728c0d

Time (s): cpu = 00:01:50 ; elapsed = 00:00:45 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651
Phase 5 Delay and Skew Optimization | Checksum: 1a7728c0d

Time (s): cpu = 00:01:50 ; elapsed = 00:00:45 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 153338007

Time (s): cpu = 00:01:52 ; elapsed = 00:00:46 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.105  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c5792f65

Time (s): cpu = 00:01:53 ; elapsed = 00:00:46 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651
Phase 6 Post Hold Fix | Checksum: c5792f65

Time (s): cpu = 00:01:53 ; elapsed = 00:00:46 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.375 %
  Global Horizontal Routing Utilization  = 7.99816 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19b8222ae

Time (s): cpu = 00:01:53 ; elapsed = 00:00:46 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19b8222ae

Time (s): cpu = 00:01:53 ; elapsed = 00:00:46 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19bde76f7

Time (s): cpu = 00:01:54 ; elapsed = 00:00:47 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.105  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19bde76f7

Time (s): cpu = 00:01:54 ; elapsed = 00:00:47 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:56 ; elapsed = 00:00:48 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:04 ; elapsed = 00:00:52 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1404 ; free virtual = 11651
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1383 ; free virtual = 11651
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.runs/impl_1/iq_demod_only_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.runs/impl_1/iq_demod_only_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1398 ; free virtual = 11651
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.runs/impl_1/iq_demod_only_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2090.570 ; gain = 0.000 ; free physical = 1380 ; free virtual = 11633
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file iq_demod_only_wrapper_power_routed.rpt -pb iq_demod_only_wrapper_power_summary_routed.pb -rpx iq_demod_only_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
113 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile iq_demod_only_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP demod_mixer/U0/data_q_out_s_reg input demod_mixer/U0/data_q_out_s_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP demod_mixer/U0/data_q_out_s_reg output demod_mixer/U0/data_q_out_s_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP twoInMult_0/U0/data_s_reg output twoInMult_0/U0/data_s_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[10].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[10].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[11].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[11].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[13].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[13].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[14].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[14].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[15].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[15].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[16].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[16].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[18].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[18].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[19].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[19].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[20].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[20].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[22].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[22].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[23].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[23].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[24].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[24].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[27].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[27].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[28].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[28].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[29].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[29].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[30].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[30].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[31].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[31].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[32].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[32].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[33].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[33].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[35].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[35].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[36].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[36].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[37].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[37].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[38].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[38].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[39].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[39].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[40].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[40].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[41].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[41].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[42].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[42].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[43].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[43].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[44].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[44].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[45].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[45].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[46].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[46].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[49].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[49].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[50].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[50].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[51].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[51].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[52].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[52].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[53].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[53].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[54].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[54].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[9].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[9].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 58 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./iq_demod_only_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 61 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 2423.508 ; gain = 294.863 ; free physical = 987 ; free virtual = 11250
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file iq_demod_only_wrapper.hwdef
INFO: [Common 17-206] Exiting Vivado at Thu Apr 20 17:46:33 2017...
