Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jun 23 01:57:35 2023
| Host         : DESKTOP-M2KV102 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.104        0.000                      0                 1834        0.072        0.000                      0                 1834        3.000        0.000                       0                   447  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
sys_clock                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        0.104        0.000                      0                 1834        0.072        0.000                      0                 1834        3.750        0.000                       0                   443  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_out1_design_1_clk_wiz_0                               
(none)                       clkfbout_design_1_clk_wiz_0                               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/pc_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 4.234ns (44.783%)  route 5.221ns (55.217%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.609    -0.903    design_1_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/DOBDO[0]
                         net (fo=4, routed)           0.771     2.322    design_1_i/cpu_0/inst/mem/rdata1_[15]
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124     2.446 r  design_1_i/cpu_0/inst/mem/e_forward3_data[15]_i_1/O
                         net (fo=38, routed)          1.105     3.551    design_1_i/cpu_0/inst/mem/e_forward2_data[15]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.124     3.675 r  design_1_i/cpu_0/inst/mem/m2_result0_carry__2_i_8/O
                         net (fo=7, routed)           0.488     4.163    design_1_i/cpu_0/inst/mem/m2_data0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I2_O)        0.124     4.287 r  design_1_i/cpu_0/inst/mem/pc[14]_i_16/O
                         net (fo=3, routed)           0.799     5.086    design_1_i/cpu_0/inst/mem/pc[14]_i_16_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.210 r  design_1_i/cpu_0/inst/mem/pc[14]_i_9_replica_comp/O
                         net (fo=12, routed)          0.630     5.840    design_1_i/cpu_0/inst/mem/pc[14]_i_9_n_0_repN
    SLICE_X45Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_13/O
                         net (fo=1, routed)           0.576     6.540    design_1_i/cpu_0/inst/mem/m2_jump_addr[5]
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.664 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.664    design_1_i/cpu_0/inst/mem_n_89
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.214 r  design_1_i/cpu_0/inst/flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/cpu_0/inst/flush0_carry_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.371 r  design_1_i/cpu_0/inst/flush0_carry__0/CO[1]
                         net (fo=8, routed)           0.340     7.712    design_1_i/cpu_0/inst/mem/CO[0]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.329     8.041 r  design_1_i/cpu_0/inst/mem/pc[14]_i_1/O
                         net (fo=16, routed)          0.511     8.551    design_1_i/cpu_0/inst/mem_n_67
    SLICE_X47Y18         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.438     8.443    design_1_i/cpu_0/inst/clk
    SLICE_X47Y18         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[13]/C
                         clock pessimism              0.492     8.934    
                         clock uncertainty           -0.074     8.860    
    SLICE_X47Y18         FDRE (Setup_fdre_C_CE)      -0.205     8.655    design_1_i/cpu_0/inst/pc_reg[13]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/pc_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 4.234ns (44.783%)  route 5.221ns (55.217%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.609    -0.903    design_1_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/DOBDO[0]
                         net (fo=4, routed)           0.771     2.322    design_1_i/cpu_0/inst/mem/rdata1_[15]
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124     2.446 r  design_1_i/cpu_0/inst/mem/e_forward3_data[15]_i_1/O
                         net (fo=38, routed)          1.105     3.551    design_1_i/cpu_0/inst/mem/e_forward2_data[15]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.124     3.675 r  design_1_i/cpu_0/inst/mem/m2_result0_carry__2_i_8/O
                         net (fo=7, routed)           0.488     4.163    design_1_i/cpu_0/inst/mem/m2_data0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I2_O)        0.124     4.287 r  design_1_i/cpu_0/inst/mem/pc[14]_i_16/O
                         net (fo=3, routed)           0.799     5.086    design_1_i/cpu_0/inst/mem/pc[14]_i_16_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.210 r  design_1_i/cpu_0/inst/mem/pc[14]_i_9_replica_comp/O
                         net (fo=12, routed)          0.630     5.840    design_1_i/cpu_0/inst/mem/pc[14]_i_9_n_0_repN
    SLICE_X45Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_13/O
                         net (fo=1, routed)           0.576     6.540    design_1_i/cpu_0/inst/mem/m2_jump_addr[5]
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.664 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.664    design_1_i/cpu_0/inst/mem_n_89
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.214 r  design_1_i/cpu_0/inst/flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/cpu_0/inst/flush0_carry_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.371 r  design_1_i/cpu_0/inst/flush0_carry__0/CO[1]
                         net (fo=8, routed)           0.340     7.712    design_1_i/cpu_0/inst/mem/CO[0]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.329     8.041 r  design_1_i/cpu_0/inst/mem/pc[14]_i_1/O
                         net (fo=16, routed)          0.511     8.551    design_1_i/cpu_0/inst/mem_n_67
    SLICE_X47Y18         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.438     8.443    design_1_i/cpu_0/inst/clk
    SLICE_X47Y18         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[14]/C
                         clock pessimism              0.492     8.934    
                         clock uncertainty           -0.074     8.860    
    SLICE_X47Y18         FDRE (Setup_fdre_C_CE)      -0.205     8.655    design_1_i/cpu_0/inst/pc_reg[14]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/pc_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 4.234ns (44.783%)  route 5.221ns (55.217%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.609    -0.903    design_1_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/DOBDO[0]
                         net (fo=4, routed)           0.771     2.322    design_1_i/cpu_0/inst/mem/rdata1_[15]
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124     2.446 r  design_1_i/cpu_0/inst/mem/e_forward3_data[15]_i_1/O
                         net (fo=38, routed)          1.105     3.551    design_1_i/cpu_0/inst/mem/e_forward2_data[15]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.124     3.675 r  design_1_i/cpu_0/inst/mem/m2_result0_carry__2_i_8/O
                         net (fo=7, routed)           0.488     4.163    design_1_i/cpu_0/inst/mem/m2_data0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I2_O)        0.124     4.287 r  design_1_i/cpu_0/inst/mem/pc[14]_i_16/O
                         net (fo=3, routed)           0.799     5.086    design_1_i/cpu_0/inst/mem/pc[14]_i_16_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.210 r  design_1_i/cpu_0/inst/mem/pc[14]_i_9_replica_comp/O
                         net (fo=12, routed)          0.630     5.840    design_1_i/cpu_0/inst/mem/pc[14]_i_9_n_0_repN
    SLICE_X45Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_13/O
                         net (fo=1, routed)           0.576     6.540    design_1_i/cpu_0/inst/mem/m2_jump_addr[5]
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.664 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.664    design_1_i/cpu_0/inst/mem_n_89
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.214 r  design_1_i/cpu_0/inst/flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/cpu_0/inst/flush0_carry_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.371 r  design_1_i/cpu_0/inst/flush0_carry__0/CO[1]
                         net (fo=8, routed)           0.340     7.712    design_1_i/cpu_0/inst/mem/CO[0]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.329     8.041 r  design_1_i/cpu_0/inst/mem/pc[14]_i_1/O
                         net (fo=16, routed)          0.511     8.551    design_1_i/cpu_0/inst/mem_n_67
    SLICE_X47Y18         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.438     8.443    design_1_i/cpu_0/inst/clk
    SLICE_X47Y18         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[2]/C
                         clock pessimism              0.492     8.934    
                         clock uncertainty           -0.074     8.860    
    SLICE_X47Y18         FDRE (Setup_fdre_C_CE)      -0.205     8.655    design_1_i/cpu_0/inst/pc_reg[2]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.678ns  (logic 4.358ns (45.029%)  route 5.320ns (54.971%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.609    -0.903    design_1_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/DOBDO[0]
                         net (fo=4, routed)           0.771     2.322    design_1_i/cpu_0/inst/mem/rdata1_[15]
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124     2.446 r  design_1_i/cpu_0/inst/mem/e_forward3_data[15]_i_1/O
                         net (fo=38, routed)          1.105     3.551    design_1_i/cpu_0/inst/mem/e_forward2_data[15]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.124     3.675 r  design_1_i/cpu_0/inst/mem/m2_result0_carry__2_i_8/O
                         net (fo=7, routed)           0.488     4.163    design_1_i/cpu_0/inst/mem/m2_data0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I2_O)        0.124     4.287 r  design_1_i/cpu_0/inst/mem/pc[14]_i_16/O
                         net (fo=3, routed)           0.799     5.086    design_1_i/cpu_0/inst/mem/pc[14]_i_16_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.210 r  design_1_i/cpu_0/inst/mem/pc[14]_i_9_replica_comp/O
                         net (fo=12, routed)          0.630     5.840    design_1_i/cpu_0/inst/mem/pc[14]_i_9_n_0_repN
    SLICE_X45Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_13/O
                         net (fo=1, routed)           0.576     6.540    design_1_i/cpu_0/inst/mem/m2_jump_addr[5]
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.664 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.664    design_1_i/cpu_0/inst/mem_n_89
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.214 r  design_1_i/cpu_0/inst/flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/cpu_0/inst/flush0_carry_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.371 r  design_1_i/cpu_0/inst/flush0_carry__0/CO[1]
                         net (fo=8, routed)           0.363     7.735    design_1_i/cpu_0/inst/mem/CO[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I2_O)        0.329     8.064 r  design_1_i/cpu_0/inst/mem/pc[14]_i_5/O
                         net (fo=23, routed)          0.588     8.651    design_1_i/cpu_0/inst/mem/flush__0
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.124     8.775 r  design_1_i/cpu_0/inst/mem/pc[4]_i_1/O
                         net (fo=1, routed)           0.000     8.775    design_1_i/cpu_0/inst/mem_n_60
    SLICE_X43Y17         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.439     8.444    design_1_i/cpu_0/inst/clk
    SLICE_X43Y17         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[4]/C
                         clock pessimism              0.492     8.935    
                         clock uncertainty           -0.074     8.861    
    SLICE_X43Y17         FDRE (Setup_fdre_C_D)        0.032     8.893    design_1_i/cpu_0/inst/pc_reg[4]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.673ns  (logic 4.358ns (45.052%)  route 5.315ns (54.948%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.609    -0.903    design_1_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/DOBDO[0]
                         net (fo=4, routed)           0.771     2.322    design_1_i/cpu_0/inst/mem/rdata1_[15]
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124     2.446 r  design_1_i/cpu_0/inst/mem/e_forward3_data[15]_i_1/O
                         net (fo=38, routed)          1.105     3.551    design_1_i/cpu_0/inst/mem/e_forward2_data[15]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.124     3.675 r  design_1_i/cpu_0/inst/mem/m2_result0_carry__2_i_8/O
                         net (fo=7, routed)           0.488     4.163    design_1_i/cpu_0/inst/mem/m2_data0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I2_O)        0.124     4.287 r  design_1_i/cpu_0/inst/mem/pc[14]_i_16/O
                         net (fo=3, routed)           0.799     5.086    design_1_i/cpu_0/inst/mem/pc[14]_i_16_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.210 r  design_1_i/cpu_0/inst/mem/pc[14]_i_9_replica_comp/O
                         net (fo=12, routed)          0.630     5.840    design_1_i/cpu_0/inst/mem/pc[14]_i_9_n_0_repN
    SLICE_X45Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_13/O
                         net (fo=1, routed)           0.576     6.540    design_1_i/cpu_0/inst/mem/m2_jump_addr[5]
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.664 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.664    design_1_i/cpu_0/inst/mem_n_89
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.214 r  design_1_i/cpu_0/inst/flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/cpu_0/inst/flush0_carry_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.371 r  design_1_i/cpu_0/inst/flush0_carry__0/CO[1]
                         net (fo=8, routed)           0.363     7.735    design_1_i/cpu_0/inst/mem/CO[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I2_O)        0.329     8.064 r  design_1_i/cpu_0/inst/mem/pc[14]_i_5/O
                         net (fo=23, routed)          0.583     8.646    design_1_i/cpu_0/inst/mem/flush__0
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.124     8.770 r  design_1_i/cpu_0/inst/mem/pc[9]_i_1/O
                         net (fo=1, routed)           0.000     8.770    design_1_i/cpu_0/inst/mem_n_55
    SLICE_X43Y17         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.439     8.444    design_1_i/cpu_0/inst/clk
    SLICE_X43Y17         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[9]/C
                         clock pessimism              0.492     8.935    
                         clock uncertainty           -0.074     8.861    
    SLICE_X43Y17         FDRE (Setup_fdre_C_D)        0.031     8.892    design_1_i/cpu_0/inst/pc_reg[9]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.630ns  (logic 4.358ns (45.255%)  route 5.272ns (54.745%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.609    -0.903    design_1_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/DOBDO[0]
                         net (fo=4, routed)           0.771     2.322    design_1_i/cpu_0/inst/mem/rdata1_[15]
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124     2.446 r  design_1_i/cpu_0/inst/mem/e_forward3_data[15]_i_1/O
                         net (fo=38, routed)          1.105     3.551    design_1_i/cpu_0/inst/mem/e_forward2_data[15]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.124     3.675 r  design_1_i/cpu_0/inst/mem/m2_result0_carry__2_i_8/O
                         net (fo=7, routed)           0.488     4.163    design_1_i/cpu_0/inst/mem/m2_data0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I2_O)        0.124     4.287 r  design_1_i/cpu_0/inst/mem/pc[14]_i_16/O
                         net (fo=3, routed)           0.799     5.086    design_1_i/cpu_0/inst/mem/pc[14]_i_16_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.210 r  design_1_i/cpu_0/inst/mem/pc[14]_i_9_replica_comp/O
                         net (fo=12, routed)          0.630     5.840    design_1_i/cpu_0/inst/mem/pc[14]_i_9_n_0_repN
    SLICE_X45Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_13/O
                         net (fo=1, routed)           0.576     6.540    design_1_i/cpu_0/inst/mem/m2_jump_addr[5]
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.664 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.664    design_1_i/cpu_0/inst/mem_n_89
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.214 r  design_1_i/cpu_0/inst/flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/cpu_0/inst/flush0_carry_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.371 r  design_1_i/cpu_0/inst/flush0_carry__0/CO[1]
                         net (fo=8, routed)           0.363     7.735    design_1_i/cpu_0/inst/mem/CO[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I2_O)        0.329     8.064 r  design_1_i/cpu_0/inst/mem/pc[14]_i_5/O
                         net (fo=23, routed)          0.539     8.603    design_1_i/cpu_0/inst/mem/flush__0
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.124     8.727 r  design_1_i/cpu_0/inst/mem/pc[8]_i_1/O
                         net (fo=1, routed)           0.000     8.727    design_1_i/cpu_0/inst/mem_n_56
    SLICE_X43Y17         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.439     8.444    design_1_i/cpu_0/inst/clk
    SLICE_X43Y17         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[8]/C
                         clock pessimism              0.492     8.935    
                         clock uncertainty           -0.074     8.861    
    SLICE_X43Y17         FDRE (Setup_fdre_C_D)        0.029     8.890    design_1_i/cpu_0/inst/pc_reg[8]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/pc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.678ns  (logic 4.358ns (45.030%)  route 5.320ns (54.970%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.609    -0.903    design_1_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/DOBDO[0]
                         net (fo=4, routed)           0.771     2.322    design_1_i/cpu_0/inst/mem/rdata1_[15]
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124     2.446 r  design_1_i/cpu_0/inst/mem/e_forward3_data[15]_i_1/O
                         net (fo=38, routed)          1.105     3.551    design_1_i/cpu_0/inst/mem/e_forward2_data[15]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.124     3.675 r  design_1_i/cpu_0/inst/mem/m2_result0_carry__2_i_8/O
                         net (fo=7, routed)           0.488     4.163    design_1_i/cpu_0/inst/mem/m2_data0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I2_O)        0.124     4.287 r  design_1_i/cpu_0/inst/mem/pc[14]_i_16/O
                         net (fo=3, routed)           0.799     5.086    design_1_i/cpu_0/inst/mem/pc[14]_i_16_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.210 r  design_1_i/cpu_0/inst/mem/pc[14]_i_9_replica_comp/O
                         net (fo=12, routed)          0.630     5.840    design_1_i/cpu_0/inst/mem/pc[14]_i_9_n_0_repN
    SLICE_X45Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_13/O
                         net (fo=1, routed)           0.576     6.540    design_1_i/cpu_0/inst/mem/m2_jump_addr[5]
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.664 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.664    design_1_i/cpu_0/inst/mem_n_89
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.214 r  design_1_i/cpu_0/inst/flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/cpu_0/inst/flush0_carry_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.371 r  design_1_i/cpu_0/inst/flush0_carry__0/CO[1]
                         net (fo=8, routed)           0.363     7.735    design_1_i/cpu_0/inst/mem/CO[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I2_O)        0.329     8.064 r  design_1_i/cpu_0/inst/mem/pc[14]_i_5/O
                         net (fo=23, routed)          0.587     8.651    design_1_i/cpu_0/inst/mem/flush__0
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.775 r  design_1_i/cpu_0/inst/mem/pc[10]_i_1/O
                         net (fo=1, routed)           0.000     8.775    design_1_i/cpu_0/inst/mem_n_54
    SLICE_X46Y16         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.441     8.446    design_1_i/cpu_0/inst/clk
    SLICE_X46Y16         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[10]/C
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.074     8.863    
    SLICE_X46Y16         FDRE (Setup_fdre_C_D)        0.077     8.940    design_1_i/cpu_0/inst/pc_reg[10]
  -------------------------------------------------------------------
                         required time                          8.940    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 4.358ns (45.276%)  route 5.267ns (54.724%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.609    -0.903    design_1_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/DOBDO[0]
                         net (fo=4, routed)           0.771     2.322    design_1_i/cpu_0/inst/mem/rdata1_[15]
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124     2.446 r  design_1_i/cpu_0/inst/mem/e_forward3_data[15]_i_1/O
                         net (fo=38, routed)          1.105     3.551    design_1_i/cpu_0/inst/mem/e_forward2_data[15]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.124     3.675 r  design_1_i/cpu_0/inst/mem/m2_result0_carry__2_i_8/O
                         net (fo=7, routed)           0.488     4.163    design_1_i/cpu_0/inst/mem/m2_data0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I2_O)        0.124     4.287 r  design_1_i/cpu_0/inst/mem/pc[14]_i_16/O
                         net (fo=3, routed)           0.799     5.086    design_1_i/cpu_0/inst/mem/pc[14]_i_16_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.210 r  design_1_i/cpu_0/inst/mem/pc[14]_i_9_replica_comp/O
                         net (fo=12, routed)          0.630     5.840    design_1_i/cpu_0/inst/mem/pc[14]_i_9_n_0_repN
    SLICE_X45Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_13/O
                         net (fo=1, routed)           0.576     6.540    design_1_i/cpu_0/inst/mem/m2_jump_addr[5]
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.664 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.664    design_1_i/cpu_0/inst/mem_n_89
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.214 r  design_1_i/cpu_0/inst/flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/cpu_0/inst/flush0_carry_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.371 r  design_1_i/cpu_0/inst/flush0_carry__0/CO[1]
                         net (fo=8, routed)           0.363     7.735    design_1_i/cpu_0/inst/mem/CO[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I2_O)        0.329     8.064 r  design_1_i/cpu_0/inst/mem/pc[14]_i_5/O
                         net (fo=23, routed)          0.535     8.598    design_1_i/cpu_0/inst/mem/flush__0
    SLICE_X47Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.722 r  design_1_i/cpu_0/inst/mem/pc[14]_i_2/O
                         net (fo=1, routed)           0.000     8.722    design_1_i/cpu_0/inst/mem_n_50
    SLICE_X47Y18         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.438     8.443    design_1_i/cpu_0/inst/clk
    SLICE_X47Y18         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[14]/C
                         clock pessimism              0.492     8.934    
                         clock uncertainty           -0.074     8.860    
    SLICE_X47Y18         FDRE (Setup_fdre_C_D)        0.029     8.889    design_1_i/cpu_0/inst/pc_reg[14]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 4.358ns (45.271%)  route 5.268ns (54.729%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.609    -0.903    design_1_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/DOBDO[0]
                         net (fo=4, routed)           0.771     2.322    design_1_i/cpu_0/inst/mem/rdata1_[15]
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124     2.446 r  design_1_i/cpu_0/inst/mem/e_forward3_data[15]_i_1/O
                         net (fo=38, routed)          1.105     3.551    design_1_i/cpu_0/inst/mem/e_forward2_data[15]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.124     3.675 r  design_1_i/cpu_0/inst/mem/m2_result0_carry__2_i_8/O
                         net (fo=7, routed)           0.488     4.163    design_1_i/cpu_0/inst/mem/m2_data0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I2_O)        0.124     4.287 r  design_1_i/cpu_0/inst/mem/pc[14]_i_16/O
                         net (fo=3, routed)           0.799     5.086    design_1_i/cpu_0/inst/mem/pc[14]_i_16_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.210 r  design_1_i/cpu_0/inst/mem/pc[14]_i_9_replica_comp/O
                         net (fo=12, routed)          0.630     5.840    design_1_i/cpu_0/inst/mem/pc[14]_i_9_n_0_repN
    SLICE_X45Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_13/O
                         net (fo=1, routed)           0.576     6.540    design_1_i/cpu_0/inst/mem/m2_jump_addr[5]
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.664 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.664    design_1_i/cpu_0/inst/mem_n_89
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.214 r  design_1_i/cpu_0/inst/flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/cpu_0/inst/flush0_carry_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.371 r  design_1_i/cpu_0/inst/flush0_carry__0/CO[1]
                         net (fo=8, routed)           0.363     7.735    design_1_i/cpu_0/inst/mem/CO[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I2_O)        0.329     8.064 r  design_1_i/cpu_0/inst/mem/pc[14]_i_5/O
                         net (fo=23, routed)          0.536     8.599    design_1_i/cpu_0/inst/mem/flush__0
    SLICE_X47Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.723 r  design_1_i/cpu_0/inst/mem/pc[13]_i_1/O
                         net (fo=1, routed)           0.000     8.723    design_1_i/cpu_0/inst/mem_n_51
    SLICE_X47Y18         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.438     8.443    design_1_i/cpu_0/inst/clk
    SLICE_X47Y18         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[13]/C
                         clock pessimism              0.492     8.934    
                         clock uncertainty           -0.074     8.860    
    SLICE_X47Y18         FDRE (Setup_fdre_C_D)        0.031     8.891    design_1_i/cpu_0/inst/pc_reg[13]
  -------------------------------------------------------------------
                         required time                          8.891    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 4.358ns (45.269%)  route 5.269ns (54.731%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.609    -0.903    design_1_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  design_1_i/cpu_0/inst/mem/data_reg_1_0_15/DOBDO[0]
                         net (fo=4, routed)           0.771     2.322    design_1_i/cpu_0/inst/mem/rdata1_[15]
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124     2.446 r  design_1_i/cpu_0/inst/mem/e_forward3_data[15]_i_1/O
                         net (fo=38, routed)          1.105     3.551    design_1_i/cpu_0/inst/mem/e_forward2_data[15]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.124     3.675 r  design_1_i/cpu_0/inst/mem/m2_result0_carry__2_i_8/O
                         net (fo=7, routed)           0.488     4.163    design_1_i/cpu_0/inst/mem/m2_data0[15]
    SLICE_X45Y14         LUT3 (Prop_lut3_I2_O)        0.124     4.287 r  design_1_i/cpu_0/inst/mem/pc[14]_i_16/O
                         net (fo=3, routed)           0.799     5.086    design_1_i/cpu_0/inst/mem/pc[14]_i_16_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.210 r  design_1_i/cpu_0/inst/mem/pc[14]_i_9_replica_comp/O
                         net (fo=12, routed)          0.630     5.840    design_1_i/cpu_0/inst/mem/pc[14]_i_9_n_0_repN
    SLICE_X45Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_13/O
                         net (fo=1, routed)           0.576     6.540    design_1_i/cpu_0/inst/mem/m2_jump_addr[5]
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.664 r  design_1_i/cpu_0/inst/mem/flush0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.664    design_1_i/cpu_0/inst/mem_n_89
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.214 r  design_1_i/cpu_0/inst/flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/cpu_0/inst/flush0_carry_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.371 r  design_1_i/cpu_0/inst/flush0_carry__0/CO[1]
                         net (fo=8, routed)           0.363     7.735    design_1_i/cpu_0/inst/mem/CO[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I2_O)        0.329     8.064 r  design_1_i/cpu_0/inst/mem/pc[14]_i_5/O
                         net (fo=23, routed)          0.536     8.600    design_1_i/cpu_0/inst/mem/flush__0
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.124     8.724 r  design_1_i/cpu_0/inst/mem/pc[7]_i_1/O
                         net (fo=1, routed)           0.000     8.724    design_1_i/cpu_0/inst/mem_n_57
    SLICE_X43Y17         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.439     8.444    design_1_i/cpu_0/inst/clk
    SLICE_X43Y17         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[7]/C
                         clock pessimism              0.492     8.935    
                         clock uncertainty           -0.074     8.861    
    SLICE_X43Y17         FDRE (Setup_fdre_C_D)        0.031     8.892    design_1_i/cpu_0/inst/pc_reg[7]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  0.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/e_rt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.423%)  route 0.257ns (64.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.560    -0.621    design_1_i/cpu_0/inst/clk
    SLICE_X43Y12         FDRE                                         r  design_1_i/cpu_0/inst/e_rt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/cpu_0/inst/e_rt_reg[1]/Q
                         net (fo=49, routed)          0.257    -0.223    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/ADDRD1
    SLICE_X42Y11         RAMD32                                       r  design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.831    -0.859    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/WCLK
    SLICE_X42Y11         RAMD32                                       r  design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMA/CLK
                         clock pessimism              0.254    -0.604    
    SLICE_X42Y11         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.295    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/e_rt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.423%)  route 0.257ns (64.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.560    -0.621    design_1_i/cpu_0/inst/clk
    SLICE_X43Y12         FDRE                                         r  design_1_i/cpu_0/inst/e_rt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/cpu_0/inst/e_rt_reg[1]/Q
                         net (fo=49, routed)          0.257    -0.223    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/ADDRD1
    SLICE_X42Y11         RAMD32                                       r  design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.831    -0.859    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/WCLK
    SLICE_X42Y11         RAMD32                                       r  design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.254    -0.604    
    SLICE_X42Y11         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.295    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/e_rt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.423%)  route 0.257ns (64.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.560    -0.621    design_1_i/cpu_0/inst/clk
    SLICE_X43Y12         FDRE                                         r  design_1_i/cpu_0/inst/e_rt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/cpu_0/inst/e_rt_reg[1]/Q
                         net (fo=49, routed)          0.257    -0.223    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/ADDRD1
    SLICE_X42Y11         RAMD32                                       r  design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.831    -0.859    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/WCLK
    SLICE_X42Y11         RAMD32                                       r  design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMB/CLK
                         clock pessimism              0.254    -0.604    
    SLICE_X42Y11         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.295    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/e_rt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.423%)  route 0.257ns (64.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.560    -0.621    design_1_i/cpu_0/inst/clk
    SLICE_X43Y12         FDRE                                         r  design_1_i/cpu_0/inst/e_rt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/cpu_0/inst/e_rt_reg[1]/Q
                         net (fo=49, routed)          0.257    -0.223    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/ADDRD1
    SLICE_X42Y11         RAMD32                                       r  design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.831    -0.859    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/WCLK
    SLICE_X42Y11         RAMD32                                       r  design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.254    -0.604    
    SLICE_X42Y11         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.295    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/e_rt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.423%)  route 0.257ns (64.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.560    -0.621    design_1_i/cpu_0/inst/clk
    SLICE_X43Y12         FDRE                                         r  design_1_i/cpu_0/inst/e_rt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/cpu_0/inst/e_rt_reg[1]/Q
                         net (fo=49, routed)          0.257    -0.223    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/ADDRD1
    SLICE_X42Y11         RAMD32                                       r  design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.831    -0.859    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/WCLK
    SLICE_X42Y11         RAMD32                                       r  design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMC/CLK
                         clock pessimism              0.254    -0.604    
    SLICE_X42Y11         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.295    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/e_rt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.423%)  route 0.257ns (64.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.560    -0.621    design_1_i/cpu_0/inst/clk
    SLICE_X43Y12         FDRE                                         r  design_1_i/cpu_0/inst/e_rt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/cpu_0/inst/e_rt_reg[1]/Q
                         net (fo=49, routed)          0.257    -0.223    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/ADDRD1
    SLICE_X42Y11         RAMD32                                       r  design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.831    -0.859    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/WCLK
    SLICE_X42Y11         RAMD32                                       r  design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.254    -0.604    
    SLICE_X42Y11         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.295    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/e_rt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.423%)  route 0.257ns (64.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.560    -0.621    design_1_i/cpu_0/inst/clk
    SLICE_X43Y12         FDRE                                         r  design_1_i/cpu_0/inst/e_rt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/cpu_0/inst/e_rt_reg[1]/Q
                         net (fo=49, routed)          0.257    -0.223    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/ADDRD1
    SLICE_X42Y11         RAMS32                                       r  design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.831    -0.859    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/WCLK
    SLICE_X42Y11         RAMS32                                       r  design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMD/CLK
                         clock pessimism              0.254    -0.604    
    SLICE_X42Y11         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.295    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/e_rt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.423%)  route 0.257ns (64.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.560    -0.621    design_1_i/cpu_0/inst/clk
    SLICE_X43Y12         FDRE                                         r  design_1_i/cpu_0/inst/e_rt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/cpu_0/inst/e_rt_reg[1]/Q
                         net (fo=49, routed)          0.257    -0.223    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/ADDRD1
    SLICE_X42Y11         RAMS32                                       r  design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.831    -0.859    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/WCLK
    SLICE_X42Y11         RAMS32                                       r  design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMD_D1/CLK
                         clock pessimism              0.254    -0.604    
    SLICE_X42Y11         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.295    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/d1_pc_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.913%)  route 0.173ns (55.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.558    -0.623    design_1_i/cpu_0/inst/clk
    SLICE_X47Y17         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/cpu_0/inst/pc_reg[15]/Q
                         net (fo=3, routed)           0.173    -0.309    design_1_i/cpu_0/inst/pc_0[15]
    SLICE_X42Y17         SRL16E                                       r  design_1_i/cpu_0/inst/d1_pc_reg[15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.825    -0.865    design_1_i/cpu_0/inst/clk
    SLICE_X42Y17         SRL16E                                       r  design_1_i/cpu_0/inst/d1_pc_reg[15]_srl2/CLK
                         clock pessimism              0.274    -0.590    
    SLICE_X42Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.407    design_1_i/cpu_0/inst/d1_pc_reg[15]_srl2
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/e_rt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.419%)  route 0.246ns (63.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.560    -0.621    design_1_i/cpu_0/inst/clk
    SLICE_X43Y12         FDRE                                         r  design_1_i/cpu_0/inst/e_rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/cpu_0/inst/e_rt_reg[2]/Q
                         net (fo=49, routed)          0.246    -0.234    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/ADDRD2
    SLICE_X42Y11         RAMD32                                       r  design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.831    -0.859    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/WCLK
    SLICE_X42Y11         RAMD32                                       r  design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMA/CLK
                         clock pessimism              0.254    -0.604    
    SLICE_X42Y11         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.350    design_1_i/cpu_0/inst/regs/data_reg_r2_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5      design_1_i/cpu_0/inst/mem/data_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6      design_1_i/cpu_0/inst/mem/data_reg_1_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4      design_1_i/cpu_0/inst/mem/data_reg_1_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3      design_1_i/cpu_0/inst/mem/data_reg_1_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1      design_1_i/cpu_0/inst/mem/data_reg_1_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4      design_1_i/cpu_0/inst/mem/data_reg_1_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3      design_1_i/cpu_0/inst/mem/data_reg_1_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2      design_1_i/cpu_0/inst/mem/data_reg_1_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1      design_1_i/cpu_0/inst/mem/data_reg_1_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y0      design_1_i/cpu_0/inst/mem/data_reg_1_0_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/cpu_0/inst/buffers/buffer_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/cpu_0/inst/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.007ns  (logic 3.964ns (56.564%)  route 3.044ns (43.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         1.556    -0.956    design_1_i/cpu_0/inst/clk
    SLICE_X47Y18         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  design_1_i/cpu_0/inst/pc_reg[14]/Q
                         net (fo=4, routed)           3.044     2.544    sw_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         3.508     6.052 r  sw_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.052    sw[0]
    V17                                                               r  sw[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/cpu_0/inst/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.350ns (58.166%)  route 0.971ns (41.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=441, routed)         0.557    -0.624    design_1_i/cpu_0/inst/clk
    SLICE_X47Y18         FDRE                                         r  design_1_i/cpu_0/inst/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/cpu_0/inst/pc_reg[14]/Q
                         net (fo=4, routed)           0.971     0.487    sw_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         1.209     1.696 r  sw_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.696    sw[0]
    V17                                                               r  sw[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





