Fitter report for top
Mon Jun 29 13:38:50 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Routing Usage Summary
 23. LAB Logic Elements
 24. LAB Signals Sourced
 25. LAB Signals Sourced Out
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon Jun 29 13:38:50 2015       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; baseline                                    ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C6GES                            ;
; Timing Models                      ; Preliminary                                 ;
; Total logic elements               ; 1 / 49,760 ( < 1 % )                        ;
;     Total combinational functions  ; 1 / 49,760 ( < 1 % )                        ;
;     Dedicated logic registers      ; 0 / 49,760 ( 0 % )                          ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 228 / 360 ( 63 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 1,677,312 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M50DAF484C6GES                      ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
;     Processors 17-24       ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; USER_LED[0]       ; Missing drive strength and slew rate ;
; USER_LED[1]       ; Missing drive strength and slew rate ;
; USER_LED[2]       ; Missing drive strength and slew rate ;
; USER_LED[3]       ; Missing drive strength and slew rate ;
; USER_LED[4]       ; Missing drive strength and slew rate ;
; USB_FULL          ; Missing drive strength               ;
; USB_EMPTY         ; Missing drive strength               ;
; QSPI_CSn          ; Missing drive strength               ;
; QSPI_CLK          ; Missing drive strength               ;
; QSPI_IO[0]        ; Missing drive strength               ;
; QSPI_IO[1]        ; Missing drive strength               ;
; QSPI_IO[2]        ; Missing drive strength               ;
; QSPI_IO[3]        ; Missing drive strength               ;
; ENETA_GTX_CLK     ; Missing drive strength and slew rate ;
; ENETA_TX_D[0]     ; Missing drive strength and slew rate ;
; ENETA_TX_D[1]     ; Missing drive strength and slew rate ;
; ENETA_TX_D[2]     ; Missing drive strength and slew rate ;
; ENETA_TX_D[3]     ; Missing drive strength and slew rate ;
; ENETA_TX_EN       ; Missing drive strength and slew rate ;
; ENETA_TX_ER       ; Missing drive strength and slew rate ;
; ENETA_LED_LINK100 ; Missing drive strength and slew rate ;
; ENET_MDC          ; Missing drive strength and slew rate ;
; ENETB_GTX_CLK     ; Missing drive strength and slew rate ;
; ENETB_TX_D[0]     ; Missing drive strength and slew rate ;
; ENETB_TX_D[1]     ; Missing drive strength and slew rate ;
; ENETB_TX_D[2]     ; Missing drive strength and slew rate ;
; ENETB_TX_D[3]     ; Missing drive strength and slew rate ;
; ENETB_TX_EN       ; Missing drive strength and slew rate ;
; ENETB_TX_ER       ; Missing drive strength and slew rate ;
; ENETB_LED_LINK100 ; Missing drive strength and slew rate ;
; UART_TX           ; Missing drive strength and slew rate ;
; HSMC_CLK_OUT0     ; Missing drive strength and slew rate ;
; HSMC_TX_D_p[0]    ; Missing drive strength and slew rate ;
; HSMC_TX_D_p[1]    ; Missing drive strength and slew rate ;
; HSMC_TX_D_p[2]    ; Missing drive strength and slew rate ;
; HSMC_TX_D_p[3]    ; Missing drive strength and slew rate ;
; HSMC_TX_D_p[4]    ; Missing drive strength and slew rate ;
; HSMC_TX_D_p[5]    ; Missing drive strength and slew rate ;
; HSMC_TX_D_p[6]    ; Missing drive strength and slew rate ;
; HSMC_SCL          ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]      ; Missing drive strength               ;
; HDMI_TX_D[1]      ; Missing drive strength               ;
; HDMI_TX_D[2]      ; Missing drive strength               ;
; HDMI_TX_D[3]      ; Missing drive strength               ;
; HDMI_TX_D[4]      ; Missing drive strength               ;
; HDMI_TX_D[5]      ; Missing drive strength               ;
; HDMI_TX_D[6]      ; Missing drive strength               ;
; HDMI_TX_D[7]      ; Missing drive strength               ;
; HDMI_TX_D[8]      ; Missing drive strength               ;
; HDMI_TX_D[9]      ; Missing drive strength               ;
; HDMI_TX_D[10]     ; Missing drive strength               ;
; HDMI_TX_D[11]     ; Missing drive strength               ;
; HDMI_TX_D[12]     ; Missing drive strength               ;
; HDMI_TX_D[13]     ; Missing drive strength               ;
; HDMI_TX_D[14]     ; Missing drive strength               ;
; HDMI_TX_D[15]     ; Missing drive strength               ;
; HDMI_TX_D[16]     ; Missing drive strength               ;
; HDMI_TX_D[17]     ; Missing drive strength               ;
; HDMI_TX_D[18]     ; Missing drive strength               ;
; HDMI_TX_D[19]     ; Missing drive strength               ;
; HDMI_TX_D[20]     ; Missing drive strength               ;
; HDMI_TX_D[21]     ; Missing drive strength               ;
; HDMI_TX_D[22]     ; Missing drive strength               ;
; HDMI_TX_D[23]     ; Missing drive strength               ;
; HDMI_TX_CLK       ; Missing drive strength               ;
; HDMI_TX_DE        ; Missing drive strength               ;
; HDMI_TX_HS        ; Missing drive strength               ;
; HDMI_TX_VS        ; Missing drive strength               ;
; DAC_SYNC          ; Missing drive strength               ;
; DAC_SCLK          ; Missing drive strength               ;
; DAC_DIN           ; Missing drive strength               ;
; JTAG_SAFE         ; Missing drive strength               ;
; USB_ADDR[0]       ; Missing drive strength               ;
; USB_ADDR[1]       ; Missing drive strength               ;
; USB_DATA[0]       ; Missing drive strength               ;
; USB_DATA[1]       ; Missing drive strength               ;
; USB_DATA[2]       ; Missing drive strength               ;
; USB_DATA[3]       ; Missing drive strength               ;
; USB_DATA[4]       ; Missing drive strength               ;
; USB_DATA[5]       ; Missing drive strength               ;
; USB_DATA[6]       ; Missing drive strength               ;
; USB_DATA[7]       ; Missing drive strength               ;
; USB_SDA           ; Missing drive strength               ;
; ENET_MDIO         ; Missing drive strength and slew rate ;
; HSMC_D[0]         ; Missing drive strength and slew rate ;
; HSMC_D[1]         ; Missing drive strength and slew rate ;
; HSMC_D[2]         ; Missing drive strength and slew rate ;
; HSMC_D[3]         ; Missing drive strength and slew rate ;
; HSMC_SDA          ; Missing drive strength and slew rate ;
; HDMI_SCL          ; Missing drive strength               ;
; HDMI_SDA          ; Missing drive strength               ;
; PMODA_IO[0]       ; Missing drive strength               ;
; PMODA_IO[1]       ; Missing drive strength               ;
; PMODA_IO[2]       ; Missing drive strength               ;
; PMODA_IO[3]       ; Missing drive strength               ;
; PMODA_IO[4]       ; Missing drive strength               ;
; PMODA_IO[5]       ; Missing drive strength               ;
; PMODA_IO[6]       ; Missing drive strength               ;
; PMODA_IO[7]       ; Missing drive strength               ;
; PMODB_IO[0]       ; Missing drive strength               ;
; PMODB_IO[1]       ; Missing drive strength               ;
; PMODB_IO[2]       ; Missing drive strength               ;
; PMODB_IO[3]       ; Missing drive strength               ;
; PMODB_IO[4]       ; Missing drive strength               ;
; PMODB_IO[5]       ; Missing drive strength               ;
; PMODB_IO[6]       ; Missing drive strength               ;
; PMODB_IO[7]       ; Missing drive strength               ;
; IP_SECURITY       ; Missing drive strength and slew rate ;
; IP_SECURITY       ; Missing location assignment          ;
+-------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                            ;
+--------------------+----------------+--------------+------------------------------------------------------------------------+---------------------------------+----------------+
; Name               ; Ignored Entity ; Ignored From ; Ignored To                                                             ; Ignored Value                   ; Ignored Source ;
+--------------------+----------------+--------------+------------------------------------------------------------------------+---------------------------------+----------------+
; Location           ;                ;              ; CLK_DDR3_100_n                                                         ; PIN_N15                         ; QSF Assignment ;
; Location           ;                ;              ; CLK_DDR3_100_p                                                         ; PIN_N14                         ; QSF Assignment ;
; Location           ;                ;              ; CLK_LVDS_125_n                                                         ; PIN_R11                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[0]                                                              ; PIN_V20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[10]                                                             ; PIN_Y20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[11]                                                             ; PIN_E20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[12]                                                             ; PIN_J14                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[13]                                                             ; PIN_C22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[1]                                                              ; PIN_D19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[2]                                                              ; PIN_A21                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[3]                                                              ; PIN_U20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[4]                                                              ; PIN_C20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[5]                                                              ; PIN_F19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[6]                                                              ; PIN_E21                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[7]                                                              ; PIN_B20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[8]                                                              ; PIN_D22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[9]                                                              ; PIN_E22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_BA[0]                                                             ; PIN_V22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_BA[1]                                                             ; PIN_N18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_BA[2]                                                             ; PIN_W22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_CASN[0]                                                           ; PIN_U19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_CKE[0]                                                            ; PIN_W20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_CLK_n[0]                                                          ; PIN_E18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_CLK_p[0]                                                          ; PIN_D18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_CSN[0]                                                            ; PIN_Y22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DM[0]                                                             ; PIN_J15                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DM[1]                                                             ; PIN_N19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DM[2]                                                             ; PIN_T18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQS_n[0]                                                          ; PIN_K15                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQS_n[1]                                                          ; PIN_L15                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQS_n[2]                                                          ; PIN_P18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQS_p[0]                                                          ; PIN_K14                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQS_p[1]                                                          ; PIN_L14                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQS_p[2]                                                          ; PIN_R18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[0]                                                             ; PIN_J18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[10]                                                            ; PIN_M20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[11]                                                            ; PIN_M14                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[12]                                                            ; PIN_L18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[13]                                                            ; PIN_M15                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[14]                                                            ; PIN_L19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[15]                                                            ; PIN_N20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[16]                                                            ; PIN_R14                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[17]                                                            ; PIN_P19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[18]                                                            ; PIN_P14                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[19]                                                            ; PIN_R20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[1]                                                             ; PIN_K20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[20]                                                            ; PIN_R15                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[21]                                                            ; PIN_T19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[22]                                                            ; PIN_P15                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[23]                                                            ; PIN_P20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[2]                                                             ; PIN_H18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[3]                                                             ; PIN_K18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[4]                                                             ; PIN_H19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[5]                                                             ; PIN_J20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[6]                                                             ; PIN_H20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[7]                                                             ; PIN_K19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[8]                                                             ; PIN_L20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[9]                                                             ; PIN_M18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_ODT[0]                                                            ; PIN_W19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_RASN[0]                                                           ; PIN_V18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_RESETn                                                            ; PIN_B22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_WEN[0]                                                            ; PIN_Y21                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_CLK_IN_n[1]                                                       ; PIN_AB21                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_CLK_IN_n[2]                                                       ; PIN_V9                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_CLK_OUT_n[1]                                                      ; PIN_R13                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_CLK_OUT_n[2]                                                      ; PIN_V14                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[0]                                                         ; PIN_V4                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[10]                                                        ; PIN_AA15                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[11]                                                        ; PIN_AB16                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[12]                                                        ; PIN_AB17                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[13]                                                        ; PIN_W11                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[14]                                                        ; PIN_AB10                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[15]                                                        ; PIN_AB12                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[16]                                                        ; PIN_AB19                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[2]                                                         ; PIN_AA1                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[3]                                                         ; PIN_AA8                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[4]                                                         ; PIN_AA9                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[5]                                                         ; PIN_AB6                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[6]                                                         ; PIN_Y3                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[7]                                                         ; PIN_AA5                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[8]                                                         ; PIN_W12                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[9]                                                         ; PIN_AA14                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[0]                                                         ; PIN_W4                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[10]                                                        ; PIN_U15                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[11]                                                        ; PIN_V15                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[12]                                                        ; PIN_W17                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[13]                                                        ; PIN_V11                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[14]                                                        ; PIN_R12                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[15]                                                        ; PIN_AA11                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[16]                                                        ; PIN_AA17                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[1]                                                         ; PIN_U6                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[2]                                                         ; PIN_W5                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[3]                                                         ; PIN_W7                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[4]                                                         ; PIN_Y10                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[5]                                                         ; PIN_AA6                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[6]                                                         ; PIN_R10                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[7]                                                         ; PIN_W9                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[8]                                                         ; PIN_V13                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[9]                                                         ; PIN_Y13                         ; QSF Assignment ;
; Location           ;                ;              ; IP_SEQURITY                                                            ; PIN_E6                          ; QSF Assignment ;
; Location           ;                ;              ; hSMC_RX_D_n[1]                                                         ; PIN_Y1                          ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_A[0]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_A[10]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_A[11]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_A[12]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_A[13]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_A[1]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_A[2]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_A[3]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_A[4]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_A[5]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_A[6]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_A[8]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_A[9]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_BA[0]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_BA[1]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_BA[2]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_CKE[0]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_CLK_n[0]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_CLK_p[0]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DM[0]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DM[1]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DM[2]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQS_n[0]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQS_n[1]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQS_n[2]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQS_p[0]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQS_p[1]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQS_p[2]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[0]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[10]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[11]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[12]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[13]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[14]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[15]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[16]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[17]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[18]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[19]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[1]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[20]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[21]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[22]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[23]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[2]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[3]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[4]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[5]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[6]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[7]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[8]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_DQ[9]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_ODT[0]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; DDR3_RESETn                                                            ; 1.5V                            ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; HSMC_RX_D_n[0]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; HSMC_RX_D_n[2]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; HSMC_RX_D_n[3]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; HSMC_RX_D_n[4]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; HSMC_RX_D_n[5]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; HSMC_RX_D_n[6]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; HSMC_TX_D_n[0]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; HSMC_TX_D_n[1]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; HSMC_TX_D_n[2]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; HSMC_TX_D_n[3]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; HSMC_TX_D_n[4]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; HSMC_TX_D_n[5]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; HSMC_TX_D_n[6]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; baseline       ;              ; IP_SEQURITY                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; Global Signal      ; baseline       ;              ; ddr3_example_i|if0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] ; OFF                             ; QSF Assignment ;
; Global Signal      ; baseline       ;              ; ddr3_example_i|if0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] ; OFF                             ; QSF Assignment ;
; Global Signal      ; baseline       ;              ; ddr3_example_i|if0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] ; OFF                             ; QSF Assignment ;
; Global Signal      ; baseline       ;              ; ddr3_example_i|if0|p0|umemphy|ureset|phy_reset_n                       ; OFF                             ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_A[0]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_A[10]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_A[11]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_A[12]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_A[13]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_A[1]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_A[2]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_A[3]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_A[4]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_A[5]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_A[6]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_A[8]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_A[9]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_BA[0]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_BA[1]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_BA[2]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_CKE[0]                                                            ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_ODT[0]                                                            ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; baseline       ;              ; DDR3_RESETn                                                            ; MAXIMUM CURRENT                 ; QSF Assignment ;
; DM Pin             ; baseline       ;              ; DDR3_DM[0]                                                             ; ON                              ; QSF Assignment ;
; DM Pin             ; baseline       ;              ; DDR3_DM[1]                                                             ; ON                              ; QSF Assignment ;
; DM Pin             ; baseline       ;              ; DDR3_DM[2]                                                             ; ON                              ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_CLK_n[0]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_CLK_p[0]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DM[0]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DM[1]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DM[2]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQS_n[0]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQS_n[1]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQS_n[2]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQS_p[0]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQS_p[1]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQS_p[2]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[0]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[10]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[11]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[12]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[13]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[14]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[15]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[16]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[17]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[18]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[19]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[1]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[20]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[21]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[22]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[23]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[2]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[3]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[4]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[5]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[6]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[7]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[8]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; baseline       ;              ; DDR3_DQ[9]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
+--------------------+----------------+--------------+------------------------------------------------------------------------+---------------------------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 487 ) ; 0.00 % ( 0 / 487 )         ; 0.00 % ( 0 / 487 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 487 ) ; 0.00 % ( 0 / 487 )         ; 0.00 % ( 0 / 487 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 471 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /data/rgupte/15.0/devkit_baseline/output_files/top.pin.


+---------------------------------------------------------------------+
; Fitter Resource Usage Summary                                       ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Total logic elements                        ; 1 / 49,760 ( < 1 % )  ;
;     -- Combinational with no register       ; 1                     ;
;     -- Register only                        ; 0                     ;
;     -- Combinational with a register        ; 0                     ;
;                                             ;                       ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 0                     ;
;     -- 3 input functions                    ; 0                     ;
;     -- <=2 input functions                  ; 1                     ;
;     -- Register only                        ; 0                     ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 1                     ;
;     -- arithmetic mode                      ; 0                     ;
;                                             ;                       ;
; Total registers*                            ; 0 / 51,509 ( 0 % )    ;
;     -- Dedicated logic registers            ; 0 / 49,760 ( 0 % )    ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )     ;
;                                             ;                       ;
; Total LABs:  partially or completely used   ; 1 / 3,110 ( < 1 % )   ;
; Virtual pins                                ; 0                     ;
; I/O pins                                    ; 228 / 360 ( 63 % )    ;
;     -- Clock pins                           ; 6 / 8 ( 75 % )        ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )       ;
;                                             ;                       ;
; Global signals                              ; 0                     ;
; M9Ks                                        ; 0 / 182 ( 0 % )       ;
; UFM blocks                                  ; 0 / 1 ( 0 % )         ;
; ADC blocks                                  ; 0 / 2 ( 0 % )         ;
; Total block memory bits                     ; 0 / 1,677,312 ( 0 % ) ;
; Total block memory implementation bits      ; 0 / 1,677,312 ( 0 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )       ;
; PLLs                                        ; 0 / 4 ( 0 % )         ;
; Global clocks                               ; 0 / 20 ( 0 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )         ;
; CRC blocks                                  ; 0 / 1 ( 0 % )         ;
; Remote update blocks                        ; 0 / 1 ( 0 % )         ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )         ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )         ;
; Average interconnect usage (total/H/V)      ; 0.0% / 0.0% / 0.0%    ;
; Peak interconnect usage (total/H/V)         ; 0.1% / 0.0% / 0.1%    ;
; Maximum fan-out                             ; 17                    ;
; Highest non-global fan-out                  ; 17                    ;
; Total fan-out                               ; 275                   ;
; Average fan-out                             ; 0.56                  ;
+---------------------------------------------+-----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 1 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 1                   ; 0                              ;
;     -- Register only                        ; 0                   ; 0                              ;
;     -- Combinational with a register        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 0                   ; 0                              ;
;     -- 3 input functions                    ; 0                   ; 0                              ;
;     -- <=2 input functions                  ; 1                   ; 0                              ;
;     -- Register only                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 1                   ; 0                              ;
;     -- arithmetic mode                      ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 0                   ; 0                              ;
;     -- Dedicated logic registers            ; 0 / 49760 ( 0 % )   ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 1 / 3110 ( < 1 % )  ; 0 / 3110 ( 0 % )               ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 228                 ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )     ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 0                   ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                              ;
; User Flash Memory                           ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )     ; 0 / 2 ( 0 % )                  ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 36                  ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 36                  ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 281                 ; 8                              ;
;     -- Registered Connections               ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 72                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 83                  ; 0                              ;
;     -- Output Ports                         ; 84                  ; 0                              ;
;     -- Bidir Ports                          ; 36                  ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                           ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ADC1IN[1]           ; F5    ; 1A       ; 0            ; 37           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ADC1IN[2]           ; F4    ; 1A       ; 0            ; 37           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ADC1IN[3]           ; J8    ; 1A       ; 0            ; 36           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ADC1IN[4]           ; J9    ; 1A       ; 0            ; 36           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ADC1IN[5]           ; J4    ; 1A       ; 0            ; 35           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ADC1IN[6]           ; H3    ; 1A       ; 0            ; 35           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ADC1IN[7]           ; K5    ; 1A       ; 0            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ADC1IN[8]           ; K6    ; 1A       ; 0            ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ADC2IN[1]           ; E4    ; 1A       ; 0            ; 37           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ADC2IN[2]           ; J3    ; 1A       ; 0            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ADC2IN[3]           ; G4    ; 1A       ; 0            ; 36           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ADC2IN[4]           ; F3    ; 1A       ; 0            ; 36           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ADC2IN[5]           ; H4    ; 1A       ; 0            ; 35           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ADC2IN[6]           ; G3    ; 1A       ; 0            ; 35           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ADC2IN[7]           ; K4    ; 1A       ; 0            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ADC2IN[8]           ; E3    ; 1A       ; 0            ; 37           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; CLK_10_ADC          ; N5    ; 2        ; 0            ; 23           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; CLK_25_MAX10        ; M8    ; 2        ; 0            ; 18           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; CLK_50_MAX10        ; M9    ; 2        ; 0            ; 18           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; CLK_LVDS_125_p      ; P11   ; 3        ; 34           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; CLK_LVDS_125_p(n)   ; R11   ; 3        ; 31           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; CPU_RESETn          ; D9    ; 8        ; 31           ; 39           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; ENETA_INTn          ; V7    ; 3        ; 20           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RESETn        ; V8    ; 3        ; 20           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RX_CLK        ; P3    ; 2        ; 0            ; 16           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RX_COL        ; P1    ; 2        ; 0            ; 13           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RX_CRS        ; N8    ; 2        ; 0            ; 13           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RX_DV         ; T2    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RX_D[0]       ; N9    ; 2        ; 0            ; 13           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RX_D[1]       ; T1    ; 2        ; 0            ; 15           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RX_D[2]       ; N1    ; 2        ; 0            ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RX_D[3]       ; T3    ; 2        ; 0            ; 12           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RX_ER         ; U2    ; 2        ; 0            ; 12           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_TX_CLK        ; E10   ; 8        ; 36           ; 39           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; ENETB_INTn          ; AA3   ; 3        ; 26           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RESETn        ; AB4   ; 3        ; 26           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RX_CLK        ; R3    ; 2        ; 0            ; 16           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RX_COL        ; N2    ; 2        ; 0            ; 18           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RX_CRS        ; N3    ; 2        ; 0            ; 18           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RX_DV         ; R1    ; 2        ; 0            ; 3            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RX_D[0]       ; P8    ; 2        ; 0            ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RX_D[1]       ; M1    ; 2        ; 0            ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RX_D[2]       ; M2    ; 2        ; 0            ; 16           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RX_D[3]       ; R7    ; 2        ; 0            ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RX_ER         ; R2    ; 2        ; 0            ; 3            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_TX_CLK        ; E11   ; 8        ; 36           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; HDMI_TX_INT         ; D15   ; 7        ; 66           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; HSMC_CLK_IN0        ; N4    ; 2        ; 0            ; 23           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; HSMC_CLK_IN_p[1]    ; AA20  ; 4        ; 62           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; HSMC_CLK_IN_p[1](n) ; AB21  ; 4        ; 62           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; HSMC_CLK_IN_p[2]    ; V10   ; 3        ; 31           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; HSMC_CLK_IN_p[2](n) ; V9    ; 3        ; 31           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; HSMC_PRSNTn         ; AB14  ; 4        ; 49           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; HSMC_RX_D_p[0]      ; V5    ; 3        ; 14           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; HSMC_RX_D_p[10]     ; Y16   ; 4        ; 54           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; HSMC_RX_D_p[10](n)  ; AA15  ; 4        ; 54           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; HSMC_RX_D_p[11]     ; AA16  ; 4        ; 56           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; HSMC_RX_D_p[11](n)  ; AB16  ; 4        ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; HSMC_RX_D_p[12]     ; AB18  ; 4        ; 69           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; HSMC_RX_D_p[12](n)  ; AB17  ; 4        ; 69           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; HSMC_RX_D_p[13]     ; Y11   ; 4        ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; HSMC_RX_D_p[13](n)  ; W11   ; 4        ; 36           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; HSMC_RX_D_p[14]     ; AB11  ; 4        ; 38           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; HSMC_RX_D_p[14](n)  ; AB10  ; 4        ; 38           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; HSMC_RX_D_p[15]     ; AB13  ; 4        ; 40           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; HSMC_RX_D_p[15](n)  ; AB12  ; 4        ; 40           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; HSMC_RX_D_p[16]     ; AB20  ; 4        ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; HSMC_RX_D_p[16](n)  ; AB19  ; 4        ; 56           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; HSMC_RX_D_p[1]      ; Y2    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; HSMC_RX_D_p[2]      ; AA2   ; 3        ; 18           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; HSMC_RX_D_p[3]      ; AB8   ; 3        ; 31           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; HSMC_RX_D_p[4]      ; AB9   ; 3        ; 34           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; HSMC_RX_D_p[5]      ; AB7   ; 3        ; 29           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; HSMC_RX_D_p[6]      ; Y4    ; 3        ; 24           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; HSMC_RX_D_p[7]      ; AB5   ; 3        ; 29           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; HSMC_RX_D_p[7](n)   ; AA5   ; 3        ; 26           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; HSMC_RX_D_p[8]      ; W13   ; 4        ; 46           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; HSMC_RX_D_p[8](n)   ; W12   ; 4        ; 46           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; HSMC_RX_D_p[9]      ; AB15  ; 4        ; 51           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; HSMC_RX_D_p[9](n)   ; AA14  ; 4        ; 51           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; UART_RX             ; Y19   ; 4        ; 62           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; USB_CLK             ; H11   ; 8        ; 34           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; USB_OEn             ; A9    ; 7        ; 46           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; USB_RDn             ; D13   ; 7        ; 56           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; USB_RESETn          ; B8    ; 7        ; 46           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; USB_SCL             ; J11   ; 7        ; 49           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; USB_WRn             ; D14   ; 7        ; 56           ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; USER_DIPSW[0]       ; H21   ; 6        ; 78           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
; USER_DIPSW[1]       ; H22   ; 6        ; 78           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
; USER_DIPSW[2]       ; J21   ; 6        ; 78           ; 30           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
; USER_DIPSW[3]       ; J22   ; 6        ; 78           ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
; USER_DIPSW[4]       ; G19   ; 6        ; 78           ; 31           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
; USER_PB[0]          ; L22   ; 5        ; 78           ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
; USER_PB[1]          ; M21   ; 5        ; 78           ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
; USER_PB[2]          ; M22   ; 5        ; 78           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
; USER_PB[3]          ; N21   ; 5        ; 78           ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                 ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DAC_DIN              ; A8    ; 7        ; 46           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_SCLK             ; A7    ; 7        ; 49           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_SYNC             ; B10   ; 7        ; 46           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETA_GTX_CLK        ; T5    ; 2        ; 0            ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETA_LED_LINK100    ; R9    ; 3        ; 22           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETA_TX_D[0]        ; R5    ; 2        ; 0            ; 15           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETA_TX_D[1]        ; P5    ; 2        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETA_TX_D[2]        ; W1    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETA_TX_D[3]        ; W2    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETA_TX_EN          ; R4    ; 2        ; 0            ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETA_TX_ER          ; P4    ; 2        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETB_GTX_CLK        ; T6    ; 2        ; 0            ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETB_LED_LINK100    ; P9    ; 3        ; 22           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETB_TX_D[0]        ; U1    ; 2        ; 0            ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETB_TX_D[1]        ; V1    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETB_TX_D[2]        ; U3    ; 2        ; 0            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETB_TX_D[3]        ; U4    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETB_TX_EN          ; V3    ; 2        ; 0            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETB_TX_ER          ; U5    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENET_MDC             ; Y6    ; 3        ; 20           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK          ; D6    ; 8        ; 22           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_DE           ; C10   ; 7        ; 51           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]         ; A17   ; 7        ; 64           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10]        ; C11   ; 7        ; 51           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11]        ; A11   ; 7        ; 51           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12]        ; A20   ; 7        ; 66           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13]        ; H13   ; 7        ; 54           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14]        ; E14   ; 7        ; 66           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15]        ; D12   ; 7        ; 51           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16]        ; C12   ; 7        ; 54           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17]        ; C19   ; 7        ; 69           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18]        ; C18   ; 7        ; 69           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19]        ; B19   ; 7        ; 69           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]         ; A18   ; 7        ; 66           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20]        ; B17   ; 7        ; 69           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21]        ; B16   ; 7        ; 60           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22]        ; C16   ; 7        ; 62           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23]        ; A15   ; 7        ; 58           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]         ; A12   ; 7        ; 54           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]         ; F16   ; 7        ; 71           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]         ; A16   ; 7        ; 60           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]         ; B12   ; 7        ; 49           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]         ; F15   ; 7        ; 69           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]         ; B11   ; 7        ; 49           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]         ; A13   ; 7        ; 54           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]         ; C15   ; 7        ; 60           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_HS           ; A19   ; 7        ; 66           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_VS           ; J12   ; 7        ; 54           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSMC_CLK_OUT0        ; AA13  ; 4        ; 49           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSMC_CLK_OUT_p[1]    ; P13   ; 4        ; 51           ; 0            ; 28           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; HSMC_CLK_OUT_p[1](n) ; R13   ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; Fitter               ; -                    ; -                   ;
; HSMC_CLK_OUT_p[2]    ; W15   ; 4        ; 54           ; 0            ; 7            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; HSMC_CLK_OUT_p[2](n) ; V14   ; 4        ; 54           ; 0            ; 14           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; Fitter               ; -                    ; -                   ;
; HSMC_SCL             ; Y18   ; 4        ; 58           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSMC_TX_D_p[0]       ; W3    ; 3        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSMC_TX_D_p[10]      ; V16   ; 4        ; 56           ; 0            ; 14           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; HSMC_TX_D_p[10](n)   ; U15   ; 4        ; 56           ; 0            ; 21           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; Fitter               ; -                    ; -                   ;
; HSMC_TX_D_p[11]      ; W16   ; 4        ; 60           ; 0            ; 28           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; HSMC_TX_D_p[11](n)   ; V15   ; 4        ; 58           ; 0            ; 0            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; Fitter               ; -                    ; -                   ;
; HSMC_TX_D_p[12]      ; V17   ; 4        ; 69           ; 0            ; 0            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; HSMC_TX_D_p[12](n)   ; W17   ; 4        ; 69           ; 0            ; 7            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; Fitter               ; -                    ; -                   ;
; HSMC_TX_D_p[13]      ; V12   ; 4        ; 38           ; 0            ; 21           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; HSMC_TX_D_p[13](n)   ; V11   ; 4        ; 38           ; 0            ; 28           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; Fitter               ; -                    ; -                   ;
; HSMC_TX_D_p[14]      ; P12   ; 4        ; 40           ; 0            ; 28           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; HSMC_TX_D_p[14](n)   ; R12   ; 4        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; Fitter               ; -                    ; -                   ;
; HSMC_TX_D_p[15]      ; AA12  ; 4        ; 40           ; 0            ; 0            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; HSMC_TX_D_p[15](n)   ; AA11  ; 4        ; 40           ; 0            ; 7            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; Fitter               ; -                    ; -                   ;
; HSMC_TX_D_p[16]      ; Y17   ; 4        ; 58           ; 0            ; 21           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; HSMC_TX_D_p[16](n)   ; AA17  ; 4        ; 58           ; 0            ; 28           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; Fitter               ; -                    ; -                   ;
; HSMC_TX_D_p[1]       ; U7    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSMC_TX_D_p[2]       ; W6    ; 3        ; 16           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSMC_TX_D_p[3]       ; W8    ; 3        ; 24           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSMC_TX_D_p[4]       ; AA10  ; 3        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSMC_TX_D_p[5]       ; AA7   ; 3        ; 29           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSMC_TX_D_p[6]       ; P10   ; 3        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSMC_TX_D_p[7]       ; W10   ; 3        ; 24           ; 0            ; 28           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; HSMC_TX_D_p[7](n)    ; W9    ; 3        ; 22           ; 0            ; 0            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; Fitter               ; -                    ; -                   ;
; HSMC_TX_D_p[8]       ; W14   ; 4        ; 49           ; 0            ; 21           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; HSMC_TX_D_p[8](n)    ; V13   ; 4        ; 49           ; 0            ; 28           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; Fitter               ; -                    ; -                   ;
; HSMC_TX_D_p[9]       ; Y14   ; 4        ; 51           ; 0            ; 0            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; HSMC_TX_D_p[9](n)    ; Y13   ; 4        ; 51           ; 0            ; 7            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; Fitter               ; -                    ; -                   ;
; JTAG_SAFE            ; D7    ; 8        ; 29           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; QSPI_CLK             ; B2    ; 8        ; 22           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; QSPI_CSn             ; C2    ; 8        ; 20           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; QSPI_IO[0]           ; C6    ; 8        ; 29           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; QSPI_IO[1]           ; C3    ; 8        ; 20           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; QSPI_IO[2]           ; C5    ; 8        ; 24           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; QSPI_IO[3]           ; B1    ; 8        ; 22           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; UART_TX              ; W18   ; 4        ; 62           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USB_EMPTY            ; C17   ; 7        ; 74           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USB_FULL             ; H12   ; 7        ; 49           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[0]          ; T20   ; 5        ; 78           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[1]          ; U22   ; 5        ; 78           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[2]          ; U21   ; 5        ; 78           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[3]          ; AA21  ; 5        ; 78           ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[4]          ; AA22  ; 5        ; 78           ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; ENET_MDIO   ; Y5    ; 3        ; 18           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; HDMI_SCL    ; A10   ; 7        ; 51           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; HDMI_SDA    ; B15   ; 7        ; 58           ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; HSMC_D[0]   ; Y7    ; 3        ; 20           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; HSMC_D[1]   ; Y8    ; 3        ; 20           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; HSMC_D[2]   ; AB2   ; 3        ; 22           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; HSMC_D[3]   ; AB3   ; 3        ; 22           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; HSMC_SDA    ; AA19  ; 4        ; 58           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; IP_SECURITY ; K9    ; 1B       ; 0            ; 30           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
; PMODA_IO[0] ; C7    ; 8        ; 34           ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PMODA_IO[1] ; C8    ; 8        ; 36           ; 39           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PMODA_IO[2] ; A6    ; 8        ; 34           ; 39           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PMODA_IO[3] ; B7    ; 8        ; 34           ; 39           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PMODA_IO[4] ; D8    ; 8        ; 31           ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PMODA_IO[5] ; A4    ; 8        ; 31           ; 39           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PMODA_IO[6] ; A5    ; 8        ; 31           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PMODA_IO[7] ; E9    ; 8        ; 29           ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PMODB_IO[0] ; E8    ; 8        ; 24           ; 39           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PMODB_IO[1] ; D5    ; 8        ; 24           ; 39           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PMODB_IO[2] ; B5    ; 8        ; 26           ; 39           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PMODB_IO[3] ; C4    ; 8        ; 24           ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PMODB_IO[4] ; A2    ; 8        ; 26           ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PMODB_IO[5] ; A3    ; 8        ; 26           ; 39           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PMODB_IO[6] ; B4    ; 8        ; 26           ; 39           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PMODB_IO[7] ; B3    ; 8        ; 26           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; USB_ADDR[0] ; D17   ; 7        ; 74           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; USB_ADDR[1] ; E13   ; 7        ; 56           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; USB_DATA[0] ; B14   ; 7        ; 56           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; USB_DATA[1] ; E15   ; 7        ; 74           ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; USB_DATA[2] ; E16   ; 7        ; 74           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; USB_DATA[3] ; H14   ; 7        ; 60           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; USB_DATA[4] ; J13   ; 7        ; 60           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; USB_DATA[5] ; C13   ; 7        ; 58           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; USB_DATA[6] ; C14   ; 7        ; 58           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; USB_DATA[7] ; A14   ; 7        ; 58           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; USB_SDA     ; E12   ; 7        ; 56           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; K9       ; DIFFIO_RX_L15p, DIFFOUT_L15p, JTAGEN, Low_Speed    ; Use as regular IO              ; IP_SECURITY         ; Dual Purpose Pin ;
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; D9       ; DIFFIO_RX_T42n, DIFFOUT_T42n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; CPU_RESETn          ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 16 / 16 ( 100 % ) ; 2.5V          ; --           ;
; 1B       ; 5 / 24 ( 21 % )   ; 2.5V          ; --           ;
; 2        ; 36 / 36 ( 100 % ) ; 2.5V          ; --           ;
; 3        ; 34 / 48 ( 71 % )  ; 2.5V          ; --           ;
; 4        ; 48 / 48 ( 100 % ) ; 2.5V          ; --           ;
; 5        ; 9 / 40 ( 23 % )   ; 1.5V          ; --           ;
; 6        ; 5 / 60 ( 8 % )    ; 1.5V          ; --           ;
; 7        ; 51 / 52 ( 98 % )  ; 3.3V          ; --           ;
; 8        ; 32 / 36 ( 89 % )  ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                      ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; PMODB_IO[4]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 483        ; 8        ; PMODB_IO[5]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 475        ; 8        ; PMODA_IO[5]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 473        ; 8        ; PMODA_IO[6]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 471        ; 8        ; PMODA_IO[2]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 445        ; 7        ; DAC_SCLK                                       ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 447        ; 7        ; DAC_DIN                                        ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 449        ; 7        ; USB_OEn                                        ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 439        ; 7        ; HDMI_SCL                                       ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 437        ; 7        ; HDMI_TX_D[11]                                  ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 435        ; 7        ; HDMI_TX_D[2]                                   ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 433        ; 7        ; HDMI_TX_D[8]                                   ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 425        ; 7        ; USB_DATA[7]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 421        ; 7        ; HDMI_TX_D[23]                                  ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ; 419        ; 7        ; HDMI_TX_D[4]                                   ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 407        ; 7        ; HDMI_TX_D[0]                                   ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 405        ; 7        ; HDMI_TX_D[1]                                   ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 403        ; 7        ; HDMI_TX_HS                                     ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 401        ; 7        ; HDMI_TX_D[12]                                  ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; HSMC_RX_D_p[2]                                 ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA3      ; 153        ; 3        ; ENETB_INTn                                     ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA4      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; HSMC_RX_D_p[7](n)                              ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; HSMC_TX_D_p[5]                                 ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; HSMC_TX_D_p[4]                                 ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 180        ; 4        ; HSMC_TX_D_p[15](n)                             ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA12     ; 182        ; 4        ; HSMC_TX_D_p[15]                                ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA13     ; 197        ; 4        ; HSMC_CLK_OUT0                                  ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA14     ; 201        ; 4        ; HSMC_RX_D_p[9](n)                              ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 205        ; 4        ; HSMC_RX_D_p[10](n)                             ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 211        ; 4        ; HSMC_RX_D_p[11]                                ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 212        ; 4        ; HSMC_TX_D_p[16](n)                             ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA18     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; HSMC_SDA                                       ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ; 227        ; 4        ; HSMC_CLK_IN_p[1]                               ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA21     ; 245        ; 5        ; USER_LED[3]                                    ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA22     ; 247        ; 5        ; USER_LED[4]                                    ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; HSMC_D[2]                                      ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB3      ; 147        ; 3        ; HSMC_D[3]                                      ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB4      ; 155        ; 3        ; ENETB_RESETn                                   ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB5      ; 159        ; 3        ; HSMC_RX_D_p[7]                                 ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; HSMC_RX_D_p[5]                                 ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 167        ; 3        ; HSMC_RX_D_p[3]                                 ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ; 171        ; 3        ; HSMC_RX_D_p[4]                                 ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 177        ; 4        ; HSMC_RX_D_p[14](n)                             ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 179        ; 4        ; HSMC_RX_D_p[14]                                ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB12     ; 181        ; 4        ; HSMC_RX_D_p[15](n)                             ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB13     ; 183        ; 4        ; HSMC_RX_D_p[15]                                ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB14     ; 199        ; 4        ; HSMC_PRSNTn                                    ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB15     ; 203        ; 4        ; HSMC_RX_D_p[9]                                 ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 209        ; 4        ; HSMC_RX_D_p[11](n)                             ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 241        ; 4        ; HSMC_RX_D_p[12](n)                             ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB18     ; 243        ; 4        ; HSMC_RX_D_p[12]                                ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 213        ; 4        ; HSMC_RX_D_p[16](n)                             ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB20     ; 215        ; 4        ; HSMC_RX_D_p[16]                                ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ; 225        ; 4        ; HSMC_CLK_IN_p[1](n)                            ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB22     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; QSPI_IO[3]                                     ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B2       ; 493        ; 8        ; QSPI_CLK                                       ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B3       ; 484        ; 8        ; PMODB_IO[7]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 486        ; 8        ; PMODB_IO[6]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 485        ; 8        ; PMODB_IO[2]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; PMODA_IO[3]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 451        ; 7        ; USB_RESETn                                     ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; DAC_SYNC                                       ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 443        ; 7        ; HDMI_TX_D[7]                                   ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 441        ; 7        ; HDMI_TX_D[5]                                   ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; USB_DATA[0]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 423        ; 7        ; HDMI_SDA                                       ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ; 417        ; 7        ; HDMI_TX_D[21]                                  ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 402        ; 7        ; HDMI_TX_D[20]                                  ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; HDMI_TX_D[19]                                  ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; QSPI_CSn                                       ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C3       ; 497        ; 8        ; QSPI_IO[1]                                     ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ; 487        ; 8        ; PMODB_IO[3]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C5       ; 489        ; 8        ; QSPI_IO[2]                                     ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C6       ; 477        ; 8        ; QSPI_IO[0]                                     ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ; 467        ; 8        ; PMODA_IO[0]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C8       ; 465        ; 8        ; PMODA_IO[1]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; HDMI_TX_DE                                     ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 440        ; 7        ; HDMI_TX_D[10]                                  ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 436        ; 7        ; HDMI_TX_D[16]                                  ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 426        ; 7        ; USB_DATA[5]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 424        ; 7        ; USB_DATA[6]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 418        ; 7        ; HDMI_TX_D[9]                                   ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C16      ; 416        ; 7        ; HDMI_TX_D[22]                                  ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C17      ; 391        ; 7        ; USB_EMPTY                                      ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ; 400        ; 7        ; HDMI_TX_D[18]                                  ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C19      ; 397        ; 7        ; HDMI_TX_D[17]                                  ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; PMODB_IO[1]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 496        ; 8        ; HDMI_TX_CLK                                    ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ; 479        ; 8        ; JTAG_SAFE                                      ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D8       ; 472        ; 8        ; PMODA_IO[4]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 474        ; 8        ; CPU_RESETn                                     ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; HDMI_TX_D[15]                                  ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 431        ; 7        ; USB_RDn                                        ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 428        ; 7        ; USB_WRn                                        ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 404        ; 7        ; HDMI_TX_INT                                    ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; USB_ADDR[0]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; ADC2IN[8]                                      ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 1          ; 1A       ; ADC2IN[1]                                      ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; PMODB_IO[0]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 478        ; 8        ; PMODA_IO[7]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 466        ; 8        ; ENETA_TX_CLK                                   ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 464        ; 8        ; ENETB_TX_CLK                                   ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 429        ; 7        ; USB_SDA                                        ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ; 430        ; 7        ; USB_ADDR[1]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E14      ; 406        ; 7        ; HDMI_TX_D[14]                                  ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 390        ; 7        ; USB_DATA[1]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 388        ; 7        ; USB_DATA[2]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; ADC2IN[4]                                      ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 2          ; 1A       ; ADC1IN[2]                                      ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F5       ; 0          ; 1A       ; ADC1IN[1]                                      ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; HDMI_TX_D[6]                                   ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ; 396        ; 7        ; HDMI_TX_D[3]                                   ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; ADC2IN[6]                                      ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ; 5          ; 1A       ; ADC2IN[3]                                      ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G5       ;            ;          ; ANAIN1                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; USER_DIPSW[4]                                  ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 10         ; 1A       ; ADC1IN[6]                                      ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H4       ; 9          ; 1A       ; ADC2IN[5]                                      ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H5       ;            ;          ; REFGND                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                                       ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                                       ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; USB_CLK                                        ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; H12      ; 444        ; 7        ; USB_FULL                                       ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; H13      ; 432        ; 7        ; HDMI_TX_D[13]                                  ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; H14      ; 420        ; 7        ; USB_DATA[3]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; H15      ;            ; --       ; VCCA2                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; USER_DIPSW[0]                                  ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 321        ; 6        ; USER_DIPSW[1]                                  ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; ADC2IN[2]                                      ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J4       ; 8          ; 1A       ; ADC1IN[5]                                      ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J5       ;            ;          ; ANAIN2                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                         ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; ADC1IN[3]                                      ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J9       ; 6          ; 1A       ; ADC1IN[4]                                      ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; USB_SCL                                        ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; J12      ; 434        ; 7        ; HDMI_TX_VS                                     ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; J13      ; 422        ; 7        ; USB_DATA[4]                                    ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; USER_DIPSW[2]                                  ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 325        ; 6        ; USER_DIPSW[3]                                  ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; ADC2IN[7]                                      ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K5       ; 12         ; 1A       ; ADC1IN[7]                                      ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 14         ; 1A       ; ADC1IN[8]                                      ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ;            ; --       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; IP_SECURITY                                    ; bidir  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                            ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; L5       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; --       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; --       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; USER_PB[0]                                     ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 79         ; 2        ; ENETB_RX_D[1]                                  ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 77         ; 2        ; ENETB_RX_D[2]                                  ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; --       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; CLK_25_MAX10                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M9       ; 74         ; 2        ; CLK_50_MAX10                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; USER_PB[1]                                     ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 315        ; 5        ; USER_PB[2]                                     ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 87         ; 2        ; ENETA_RX_D[2]                                  ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 75         ; 2        ; ENETB_RX_COL                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 73         ; 2        ; ENETB_RX_CRS                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 56         ; 2        ; HSMC_CLK_IN0                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N5       ; 58         ; 2        ; CLK_10_ADC                                     ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; ENETA_RX_CRS                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N9       ; 86         ; 2        ; ENETA_RX_D[0]                                  ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; USER_PB[3]                                     ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 85         ; 2        ; ENETA_RX_COL                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; ENETA_RX_CLK                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P4       ; 57         ; 2        ; ENETA_TX_ER                                    ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P5       ; 59         ; 2        ; ENETA_TX_D[1]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; ENETB_RX_D[0]                                  ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P9       ; 142        ; 3        ; ENETB_LED_LINK100                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ; 154        ; 3        ; HSMC_TX_D_p[6]                                 ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P11      ; 166        ; 3        ; CLK_LVDS_125_p                                 ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 178        ; 4        ; HSMC_TX_D_p[14]                                ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P13      ; 198        ; 4        ; HSMC_CLK_OUT_p[1]                              ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; ENETB_RX_DV                                    ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 123        ; 2        ; ENETB_RX_ER                                    ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 78         ; 2        ; ENETB_RX_CLK                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R4       ; 80         ; 2        ; ENETA_TX_EN                                    ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R5       ; 82         ; 2        ; ENETA_TX_D[0]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; ENETB_RX_D[3]                                  ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R8       ;            ; --       ; VCCA1                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; ENETA_LED_LINK100                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; CLK_LVDS_125_p(n)                              ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 176        ; 4        ; HSMC_TX_D_p[14](n)                             ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 196        ; 4        ; HSMC_CLK_OUT_p[1](n)                           ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; ENETA_RX_D[1]                                  ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T2       ; 83         ; 2        ; ENETA_RX_DV                                    ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 88         ; 2        ; ENETA_RX_D[3]                                  ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; ENETA_GTX_CLK                                  ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T6       ; 122        ; 2        ; ENETB_GTX_CLK                                  ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T7       ;            ;          ; VCCD_PLL1                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 297        ; 5        ; USER_LED[0]                                    ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; ENETB_TX_D[0]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 90         ; 2        ; ENETA_RX_ER                                    ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ; 93         ; 2        ; ENETB_TX_D[2]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U4       ; 92         ; 2        ; ENETB_TX_D[3]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U5       ; 94         ; 2        ; ENETB_TX_ER                                    ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; HSMC_TX_D_p[1]                                 ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; U8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; HSMC_TX_D_p[10](n)                             ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; U16      ;            ;          ; VCCD_PLL4                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 300        ; 5        ; USER_LED[2]                                    ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 302        ; 5        ; USER_LED[1]                                    ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 91         ; 2        ; ENETB_TX_D[1]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; ENETB_TX_EN                                    ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; HSMC_RX_D_p[0]                                 ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; ENETA_INTn                                     ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 138        ; 3        ; ENETA_RESETn                                   ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 160        ; 3        ; HSMC_CLK_IN_p[2](n)                            ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 162        ; 3        ; HSMC_CLK_IN_p[2]                               ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V11      ; 172        ; 4        ; HSMC_TX_D_p[13](n)                             ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 174        ; 4        ; HSMC_TX_D_p[13]                                ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V13      ; 192        ; 4        ; HSMC_TX_D_p[8](n)                              ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 204        ; 4        ; HSMC_CLK_OUT_p[2](n)                           ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 216        ; 4        ; HSMC_TX_D_p[11](n)                             ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 210        ; 4        ; HSMC_TX_D_p[10]                                ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V17      ; 242        ; 4        ; HSMC_TX_D_p[12]                                ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V18      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 97         ; 2        ; ENETA_TX_D[2]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 99         ; 2        ; ENETA_TX_D[3]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ; 134        ; 3        ; HSMC_TX_D_p[0]                                 ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; HSMC_TX_D_p[2]                                 ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; HSMC_TX_D_p[3]                                 ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; W9       ; 144        ; 3        ; HSMC_TX_D_p[7](n)                              ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; W10      ; 146        ; 3        ; HSMC_TX_D_p[7]                                 ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W11      ; 173        ; 4        ; HSMC_RX_D_p[13](n)                             ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; W12      ; 193        ; 4        ; HSMC_RX_D_p[8](n)                              ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; W13      ; 195        ; 4        ; HSMC_RX_D_p[8]                                 ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W14      ; 194        ; 4        ; HSMC_TX_D_p[8]                                 ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W15      ; 206        ; 4        ; HSMC_CLK_OUT_p[2]                              ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W16      ; 218        ; 4        ; HSMC_TX_D_p[11]                                ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W17      ; 240        ; 4        ; HSMC_TX_D_p[12](n)                             ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; W18      ; 226        ; 4        ; UART_TX                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; HSMC_RX_D_p[1]                                 ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; HSMC_RX_D_p[6]                                 ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y5       ; 137        ; 3        ; ENET_MDIO                                      ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y6       ; 139        ; 3        ; ENET_MDC                                       ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y7       ; 141        ; 3        ; HSMC_D[0]                                      ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y8       ; 143        ; 3        ; HSMC_D[1]                                      ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; HSMC_RX_D_p[13]                                ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; HSMC_TX_D_p[9](n)                              ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 202        ; 4        ; HSMC_TX_D_p[9]                                 ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; HSMC_RX_D_p[10]                                ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y17      ; 214        ; 4        ; HSMC_TX_D_p[16]                                ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 4        ; HSMC_SCL                                       ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y19      ; 224        ; 4        ; UART_RX                                        ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                     ;
+----------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------+--------------+
; |baseline                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 228  ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |baseline           ; work         ;
+----------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                  ;
+----------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                 ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------------+----------+---------------+---------------+-----------------------+-----+------+
; CLK_50_MAX10         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; CLK_25_MAX10         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; CLK_LVDS_125_p       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; CLK_10_ADC           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; CPU_RESETn           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USER_LED[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USER_LED[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USER_LED[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USER_LED[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USER_LED[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USER_PB[0]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USER_PB[1]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USER_PB[2]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USER_PB[3]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USER_DIPSW[0]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USER_DIPSW[1]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USER_DIPSW[2]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USER_DIPSW[3]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USER_DIPSW[4]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USB_RESETn           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USB_WRn              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USB_RDn              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USB_OEn              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USB_FULL             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USB_EMPTY            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USB_SCL              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USB_CLK              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; QSPI_CSn             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; QSPI_CLK             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; QSPI_IO[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; QSPI_IO[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; QSPI_IO[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; QSPI_IO[3]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_GTX_CLK        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_TX_CLK         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_TX_D[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_TX_D[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_TX_D[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_TX_D[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_TX_EN          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_TX_ER          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RX_CLK         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RX_D[0]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RX_D[1]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RX_D[2]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RX_D[3]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RX_DV          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RX_ER          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RESETn         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RX_CRS         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RX_COL         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_LED_LINK100    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_INTn           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENET_MDC             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_GTX_CLK        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_TX_CLK         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_TX_D[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_TX_D[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_TX_D[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_TX_D[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_TX_EN          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_TX_ER          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RX_CLK         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RX_D[0]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RX_D[1]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RX_D[2]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RX_D[3]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RX_DV          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RX_ER          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RESETn         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RX_CRS         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RX_COL         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_LED_LINK100    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_INTn           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; UART_TX              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; UART_RX              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_CLK_IN_p[1]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_CLK_IN_p[2]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_CLK_IN0         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_CLK_OUT_p[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_CLK_OUT_p[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_CLK_OUT0        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[0]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[1]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[2]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[3]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[4]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[5]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[6]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[7]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[8]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[9]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[10]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[11]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[12]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[13]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[14]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[15]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[16]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[10]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[11]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[12]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[13]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[14]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[15]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[16]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_SCL             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_PRSNTn          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[8]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[9]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[10]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[11]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[12]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[13]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[14]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[15]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[16]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[17]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[18]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[19]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[20]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[21]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[22]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[23]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_CLK          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_DE           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_HS           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_VS           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_INT          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; DAC_SYNC             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_SCLK             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DIN              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC1IN[1]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC1IN[2]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC1IN[3]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC1IN[4]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC1IN[5]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC1IN[6]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC1IN[7]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC1IN[8]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC2IN[1]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC2IN[2]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC2IN[3]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC2IN[4]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC2IN[5]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC2IN[6]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC2IN[7]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC2IN[8]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; JTAG_SAFE            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USB_ADDR[0]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_ADDR[1]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_DATA[0]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_DATA[1]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_DATA[2]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_DATA[3]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_DATA[4]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_DATA[5]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_DATA[6]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_DATA[7]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_SDA              ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ENET_MDIO            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_D[0]            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_D[1]            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_D[2]            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_D[3]            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_SDA             ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_SCL             ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_SDA             ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PMODA_IO[0]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PMODA_IO[1]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PMODA_IO[2]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PMODA_IO[3]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PMODA_IO[4]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PMODA_IO[5]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PMODA_IO[6]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PMODA_IO[7]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PMODB_IO[0]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PMODB_IO[1]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PMODB_IO[2]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PMODB_IO[3]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PMODB_IO[4]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PMODB_IO[5]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PMODB_IO[6]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PMODB_IO[7]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; IP_SECURITY          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLK_LVDS_125_p(n)    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_CLK_IN_p[1](n)  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_CLK_IN_p[2](n)  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_CLK_OUT_p[1](n) ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_CLK_OUT_p[2](n) ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[7](n)    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[8](n)    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[9](n)    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[10](n)   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[11](n)   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[12](n)   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[13](n)   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[14](n)   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[15](n)   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_RX_D_p[16](n)   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[7](n)    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[8](n)    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[9](n)    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[10](n)   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[11](n)   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[12](n)   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[13](n)   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[14](n)   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[15](n)   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSMC_TX_D_p[16](n)   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
+----------------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; CLK_50_MAX10        ;                   ;         ;
; CLK_25_MAX10        ;                   ;         ;
; CLK_LVDS_125_p      ;                   ;         ;
; CLK_10_ADC          ;                   ;         ;
; CPU_RESETn          ;                   ;         ;
; USER_PB[0]          ;                   ;         ;
; USER_PB[1]          ;                   ;         ;
; USER_PB[2]          ;                   ;         ;
; USER_PB[3]          ;                   ;         ;
; USER_DIPSW[0]       ;                   ;         ;
; USER_DIPSW[1]       ;                   ;         ;
; USER_DIPSW[2]       ;                   ;         ;
; USER_DIPSW[3]       ;                   ;         ;
; USER_DIPSW[4]       ;                   ;         ;
; USB_RESETn          ;                   ;         ;
; USB_WRn             ;                   ;         ;
; USB_RDn             ;                   ;         ;
; USB_OEn             ;                   ;         ;
; USB_SCL             ;                   ;         ;
; USB_CLK             ;                   ;         ;
; ENETA_TX_CLK        ;                   ;         ;
; ENETA_RX_CLK        ;                   ;         ;
; ENETA_RX_D[0]       ;                   ;         ;
; ENETA_RX_D[1]       ;                   ;         ;
; ENETA_RX_D[2]       ;                   ;         ;
; ENETA_RX_D[3]       ;                   ;         ;
; ENETA_RX_DV         ;                   ;         ;
; ENETA_RX_ER         ;                   ;         ;
; ENETA_RESETn        ;                   ;         ;
; ENETA_RX_CRS        ;                   ;         ;
; ENETA_RX_COL        ;                   ;         ;
; ENETA_INTn          ;                   ;         ;
; ENETB_TX_CLK        ;                   ;         ;
; ENETB_RX_CLK        ;                   ;         ;
; ENETB_RX_D[0]       ;                   ;         ;
; ENETB_RX_D[1]       ;                   ;         ;
; ENETB_RX_D[2]       ;                   ;         ;
; ENETB_RX_D[3]       ;                   ;         ;
; ENETB_RX_DV         ;                   ;         ;
; ENETB_RX_ER         ;                   ;         ;
; ENETB_RESETn        ;                   ;         ;
; ENETB_RX_CRS        ;                   ;         ;
; ENETB_RX_COL        ;                   ;         ;
; ENETB_INTn          ;                   ;         ;
; UART_RX             ;                   ;         ;
; HSMC_CLK_IN_p[1]    ;                   ;         ;
; HSMC_CLK_IN_p[2]    ;                   ;         ;
; HSMC_CLK_IN0        ;                   ;         ;
; HSMC_RX_D_p[0]      ;                   ;         ;
; HSMC_RX_D_p[1]      ;                   ;         ;
; HSMC_RX_D_p[2]      ;                   ;         ;
; HSMC_RX_D_p[3]      ;                   ;         ;
; HSMC_RX_D_p[4]      ;                   ;         ;
; HSMC_RX_D_p[5]      ;                   ;         ;
; HSMC_RX_D_p[6]      ;                   ;         ;
; HSMC_RX_D_p[7]      ;                   ;         ;
; HSMC_RX_D_p[8]      ;                   ;         ;
; HSMC_RX_D_p[9]      ;                   ;         ;
; HSMC_RX_D_p[10]     ;                   ;         ;
; HSMC_RX_D_p[11]     ;                   ;         ;
; HSMC_RX_D_p[12]     ;                   ;         ;
; HSMC_RX_D_p[13]     ;                   ;         ;
; HSMC_RX_D_p[14]     ;                   ;         ;
; HSMC_RX_D_p[15]     ;                   ;         ;
; HSMC_RX_D_p[16]     ;                   ;         ;
; HSMC_PRSNTn         ;                   ;         ;
; HDMI_TX_INT         ;                   ;         ;
; ADC1IN[1]           ;                   ;         ;
; ADC1IN[2]           ;                   ;         ;
; ADC1IN[3]           ;                   ;         ;
; ADC1IN[4]           ;                   ;         ;
; ADC1IN[5]           ;                   ;         ;
; ADC1IN[6]           ;                   ;         ;
; ADC1IN[7]           ;                   ;         ;
; ADC1IN[8]           ;                   ;         ;
; ADC2IN[1]           ;                   ;         ;
; ADC2IN[2]           ;                   ;         ;
; ADC2IN[3]           ;                   ;         ;
; ADC2IN[4]           ;                   ;         ;
; ADC2IN[5]           ;                   ;         ;
; ADC2IN[6]           ;                   ;         ;
; ADC2IN[7]           ;                   ;         ;
; ADC2IN[8]           ;                   ;         ;
; USB_ADDR[0]         ;                   ;         ;
; USB_ADDR[1]         ;                   ;         ;
; USB_DATA[0]         ;                   ;         ;
; USB_DATA[1]         ;                   ;         ;
; USB_DATA[2]         ;                   ;         ;
; USB_DATA[3]         ;                   ;         ;
; USB_DATA[4]         ;                   ;         ;
; USB_DATA[5]         ;                   ;         ;
; USB_DATA[6]         ;                   ;         ;
; USB_DATA[7]         ;                   ;         ;
; USB_SDA             ;                   ;         ;
; ENET_MDIO           ;                   ;         ;
; HSMC_D[0]           ;                   ;         ;
; HSMC_D[1]           ;                   ;         ;
; HSMC_D[2]           ;                   ;         ;
; HSMC_D[3]           ;                   ;         ;
; HSMC_SDA            ;                   ;         ;
; HDMI_SCL            ;                   ;         ;
; HDMI_SDA            ;                   ;         ;
; PMODA_IO[0]         ;                   ;         ;
; PMODA_IO[1]         ;                   ;         ;
; PMODA_IO[2]         ;                   ;         ;
; PMODA_IO[3]         ;                   ;         ;
; PMODA_IO[4]         ;                   ;         ;
; PMODA_IO[5]         ;                   ;         ;
; PMODA_IO[6]         ;                   ;         ;
; PMODA_IO[7]         ;                   ;         ;
; PMODB_IO[0]         ;                   ;         ;
; PMODB_IO[1]         ;                   ;         ;
; PMODB_IO[2]         ;                   ;         ;
; PMODB_IO[3]         ;                   ;         ;
; PMODB_IO[4]         ;                   ;         ;
; PMODB_IO[5]         ;                   ;         ;
; PMODB_IO[6]         ;                   ;         ;
; PMODB_IO[7]         ;                   ;         ;
; IP_SECURITY         ;                   ;         ;
; CLK_LVDS_125_p(n)   ;                   ;         ;
; HSMC_CLK_IN_p[1](n) ;                   ;         ;
; HSMC_CLK_IN_p[2](n) ;                   ;         ;
; HSMC_RX_D_p[7](n)   ;                   ;         ;
; HSMC_RX_D_p[8](n)   ;                   ;         ;
; HSMC_RX_D_p[9](n)   ;                   ;         ;
; HSMC_RX_D_p[10](n)  ;                   ;         ;
; HSMC_RX_D_p[11](n)  ;                   ;         ;
; HSMC_RX_D_p[12](n)  ;                   ;         ;
; HSMC_RX_D_p[13](n)  ;                   ;         ;
; HSMC_RX_D_p[14](n)  ;                   ;         ;
; HSMC_RX_D_p[15](n)  ;                   ;         ;
; HSMC_RX_D_p[16](n)  ;                   ;         ;
+---------------------+-------------------+---------+


+-----------------------------------------------+
; Routing Usage Summary                         ;
+-----------------------+-----------------------+
; Routing Resource Type ; Usage                 ;
+-----------------------+-----------------------+
; Block interconnects   ; 4 / 148,641 ( < 1 % ) ;
; C16 interconnects     ; 1 / 5,382 ( < 1 % )   ;
; C4 interconnects      ; 5 / 106,704 ( < 1 % ) ;
; Direct links          ; 0 / 148,641 ( 0 % )   ;
; Global clocks         ; 0 / 20 ( 0 % )        ;
; Local interconnects   ; 0 / 49,760 ( 0 % )    ;
; NSLEEPs               ; 0 / 500 ( 0 % )       ;
; R24 interconnects     ; 0 / 5,406 ( 0 % )     ;
; R4 interconnects      ; 1 / 147,764 ( < 1 % ) ;
+-----------------------+-----------------------+


+--------------------------------------------------------------------------+
; LAB Logic Elements                                                       ;
+--------------------------------------------+-----------------------------+
; Number of Logic Elements  (Average = 1.00) ; Number of LABs  (Total = 1) ;
+--------------------------------------------+-----------------------------+
; 1                                          ; 1                           ;
; 2                                          ; 0                           ;
; 3                                          ; 0                           ;
; 4                                          ; 0                           ;
; 5                                          ; 0                           ;
; 6                                          ; 0                           ;
; 7                                          ; 0                           ;
; 8                                          ; 0                           ;
; 9                                          ; 0                           ;
; 10                                         ; 0                           ;
; 11                                         ; 0                           ;
; 12                                         ; 0                           ;
; 13                                         ; 0                           ;
; 14                                         ; 0                           ;
; 15                                         ; 0                           ;
; 16                                         ; 0                           ;
+--------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------+
; LAB Signals Sourced                                                       ;
+---------------------------------------------+-----------------------------+
; Number of Signals Sourced  (Average = 1.00) ; Number of LABs  (Total = 1) ;
+---------------------------------------------+-----------------------------+
; 0                                           ; 0                           ;
; 1                                           ; 1                           ;
+---------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                       ;
+-------------------------------------------------+-----------------------------+
; Number of Signals Sourced Out  (Average = 1.00) ; Number of LABs  (Total = 1) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 0                           ;
; 1                                               ; 1                           ;
+-------------------------------------------------+-----------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                      ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                                             ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules            ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass           ; 0            ; 202          ; 202          ; 0            ; 0            ; 228       ; 202          ; 0            ; 0            ; 0            ; 0            ; 36           ; 39           ; 0            ; 0            ; 0            ; 0            ; 97           ; 39           ; 0            ; 97           ; 0            ; 0            ; 39           ; 0            ; 228       ; 228       ; 228       ; 158          ; 0            ;
; Total Unchecked      ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable   ; 228          ; 26           ; 26           ; 228          ; 228          ; 0         ; 26           ; 228          ; 228          ; 228          ; 228          ; 192          ; 189          ; 228          ; 228          ; 228          ; 228          ; 131          ; 189          ; 228          ; 131          ; 228          ; 228          ; 189          ; 228          ; 0         ; 0         ; 0         ; 70           ; 228          ;
; Total Fail           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; CLK_50_MAX10         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_25_MAX10         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_LVDS_125_p       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; CLK_10_ADC           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; CPU_RESETn           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USER_LED[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; USER_LED[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; USER_LED[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; USER_LED[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; USER_LED[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; USER_PB[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USER_PB[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USER_PB[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USER_PB[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USER_DIPSW[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USER_DIPSW[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USER_DIPSW[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USER_DIPSW[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USER_DIPSW[4]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_RESETn           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_WRn              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_RDn              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_OEn              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_FULL             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; USB_EMPTY            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; USB_SCL              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_CLK              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; QSPI_CSn             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; QSPI_CLK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; QSPI_IO[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; QSPI_IO[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; QSPI_IO[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; QSPI_IO[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENETA_GTX_CLK        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENETA_TX_CLK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_TX_D[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENETA_TX_D[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENETA_TX_D[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENETA_TX_D[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENETA_TX_EN          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENETA_TX_ER          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENETA_RX_CLK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_RX_D[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_RX_D[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_RX_D[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_RX_D[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_RX_DV          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_RX_ER          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_RESETn         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_RX_CRS         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_RX_COL         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_LED_LINK100    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENETA_INTn           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENET_MDC             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENETB_GTX_CLK        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENETB_TX_CLK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_TX_D[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENETB_TX_D[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENETB_TX_D[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENETB_TX_D[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENETB_TX_EN          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENETB_TX_ER          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENETB_RX_CLK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_RX_D[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_RX_D[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_RX_D[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_RX_D[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_RX_DV          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_RX_ER          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_RESETn         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_RX_CRS         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_RX_COL         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_LED_LINK100    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENETB_INTn           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; UART_TX              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; UART_RX              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HSMC_CLK_IN_p[1]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_CLK_IN_p[2]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_CLK_IN0         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HSMC_CLK_OUT_p[1]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_CLK_OUT_p[2]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_CLK_OUT0        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[0]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HSMC_RX_D_p[1]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HSMC_RX_D_p[2]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HSMC_RX_D_p[3]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HSMC_RX_D_p[4]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HSMC_RX_D_p[5]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HSMC_RX_D_p[6]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HSMC_RX_D_p[7]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[8]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[9]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[10]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[11]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[12]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[13]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[14]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[15]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[16]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[0]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[1]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[2]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[3]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[4]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[5]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[6]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[7]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[8]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[9]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[10]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[11]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[12]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[13]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[14]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[15]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[16]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_SCL             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_PRSNTn          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[2]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[3]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[4]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[5]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[6]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[7]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[8]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[9]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[10]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[11]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[12]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[13]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[14]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[15]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[16]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[17]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[18]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[19]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[20]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[21]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[22]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_D[23]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_CLK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_DE           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_HS           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_VS           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_TX_INT          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_SYNC             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; DAC_SCLK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; DAC_DIN              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ADC1IN[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC1IN[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC1IN[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC1IN[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC1IN[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC1IN[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC1IN[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC1IN[8]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC2IN[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC2IN[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC2IN[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC2IN[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC2IN[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC2IN[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC2IN[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC2IN[8]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; JTAG_SAFE            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; USB_ADDR[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; USB_ADDR[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; USB_DATA[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; USB_DATA[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; USB_DATA[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; USB_DATA[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; USB_DATA[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; USB_DATA[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; USB_DATA[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; USB_DATA[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; USB_SDA              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; ENET_MDIO            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_D[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_D[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_D[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_D[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_SDA             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_SCL             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HDMI_SDA             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; PMODA_IO[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; PMODA_IO[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; PMODA_IO[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; PMODA_IO[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; PMODA_IO[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; PMODA_IO[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; PMODA_IO[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; PMODA_IO[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; PMODB_IO[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; PMODB_IO[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; PMODB_IO[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; PMODB_IO[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; PMODB_IO[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; PMODB_IO[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; PMODB_IO[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; PMODB_IO[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; IP_SECURITY          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; CLK_LVDS_125_p(n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_CLK_IN_p[1](n)  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_CLK_IN_p[2](n)  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_CLK_OUT_p[1](n) ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_CLK_OUT_p[2](n) ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[7](n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[8](n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[9](n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[10](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[11](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[12](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[13](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[14](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[15](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_RX_D_p[16](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[7](n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[8](n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[9](n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[10](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[11](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[12](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[13](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[14](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[15](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
; HSMC_TX_D_p[16](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Pass         ; Inapplicable ;
+----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (119006): Selected device 10M50DAF484C6GES for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (176674): Following 25 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins.
    Warning (176118): Pin "CLK_LVDS_125_p" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "CLK_LVDS_125_p(n)"
    Warning (176118): Pin "HSMC_CLK_IN_p[1]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_CLK_IN_p[1](n)"
    Warning (176118): Pin "HSMC_CLK_IN_p[2]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_CLK_IN_p[2](n)"
    Warning (176118): Pin "HSMC_CLK_OUT_p[1]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_CLK_OUT_p[1](n)"
    Warning (176118): Pin "HSMC_CLK_OUT_p[2]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_CLK_OUT_p[2](n)"
    Warning (176118): Pin "HSMC_RX_D_p[7]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_RX_D_p[7](n)"
    Warning (176118): Pin "HSMC_RX_D_p[8]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_RX_D_p[8](n)"
    Warning (176118): Pin "HSMC_RX_D_p[9]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_RX_D_p[9](n)"
    Warning (176118): Pin "HSMC_RX_D_p[10]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_RX_D_p[10](n)"
    Warning (176118): Pin "HSMC_RX_D_p[11]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_RX_D_p[11](n)"
    Warning (176118): Pin "HSMC_RX_D_p[12]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_RX_D_p[12](n)"
    Warning (176118): Pin "HSMC_RX_D_p[13]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_RX_D_p[13](n)"
    Warning (176118): Pin "HSMC_RX_D_p[14]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_RX_D_p[14](n)"
    Warning (176118): Pin "HSMC_RX_D_p[15]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_RX_D_p[15](n)"
    Warning (176118): Pin "HSMC_RX_D_p[16]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_RX_D_p[16](n)"
    Warning (176118): Pin "HSMC_TX_D_p[7]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_TX_D_p[7](n)"
    Warning (176118): Pin "HSMC_TX_D_p[8]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_TX_D_p[8](n)"
    Warning (176118): Pin "HSMC_TX_D_p[9]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_TX_D_p[9](n)"
    Warning (176118): Pin "HSMC_TX_D_p[10]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_TX_D_p[10](n)"
    Warning (176118): Pin "HSMC_TX_D_p[11]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_TX_D_p[11](n)"
    Warning (176118): Pin "HSMC_TX_D_p[12]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_TX_D_p[12](n)"
    Warning (176118): Pin "HSMC_TX_D_p[13]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_TX_D_p[13](n)"
    Warning (176118): Pin "HSMC_TX_D_p[14]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_TX_D_p[14](n)"
    Warning (176118): Pin "HSMC_TX_D_p[15]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_TX_D_p[15](n)"
    Warning (176118): Pin "HSMC_TX_D_p[16]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "HSMC_TX_D_p[16](n)"
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 203 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 1 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 16 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 36 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 48 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 1.5V VCCIO pins. 9 total pin(s) used --  31 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  55 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 51 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  4 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CLK_DDR3_100_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLK_DDR3_100_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLK_LVDS_125_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CASN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CKE[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CLK_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CLK_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CSN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ODT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RASN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RESETn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_WEN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_IN_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_IN_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_OUT_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_OUT_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IP_SEQURITY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hSMC_RX_D_n[1]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.04 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 39 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CPU_RESETn uses I/O standard 3.3-V LVCMOS at D9
    Info (169178): Pin USB_RESETn uses I/O standard 3.3-V LVCMOS at B8
    Info (169178): Pin USB_WRn uses I/O standard 3.3-V LVCMOS at D14
    Info (169178): Pin USB_RDn uses I/O standard 3.3-V LVCMOS at D13
    Info (169178): Pin USB_OEn uses I/O standard 3.3-V LVCMOS at A9
    Info (169178): Pin USB_SCL uses I/O standard 3.3-V LVCMOS at J11
    Info (169178): Pin USB_CLK uses I/O standard 3.3-V LVCMOS at H11
    Info (169178): Pin ENETA_TX_CLK uses I/O standard 3.3-V LVCMOS at E10
    Info (169178): Pin ENETB_TX_CLK uses I/O standard 3.3-V LVCMOS at E11
    Info (169178): Pin HDMI_TX_INT uses I/O standard 3.3-V LVCMOS at D15
    Info (169178): Pin USB_ADDR[0] uses I/O standard 3.3-V LVCMOS at D17
    Info (169178): Pin USB_ADDR[1] uses I/O standard 3.3-V LVCMOS at E13
    Info (169178): Pin USB_DATA[0] uses I/O standard 3.3-V LVCMOS at B14
    Info (169178): Pin USB_DATA[1] uses I/O standard 3.3-V LVCMOS at E15
    Info (169178): Pin USB_DATA[2] uses I/O standard 3.3-V LVCMOS at E16
    Info (169178): Pin USB_DATA[3] uses I/O standard 3.3-V LVCMOS at H14
    Info (169178): Pin USB_DATA[4] uses I/O standard 3.3-V LVCMOS at J13
    Info (169178): Pin USB_DATA[5] uses I/O standard 3.3-V LVCMOS at C13
    Info (169178): Pin USB_DATA[6] uses I/O standard 3.3-V LVCMOS at C14
    Info (169178): Pin USB_DATA[7] uses I/O standard 3.3-V LVCMOS at A14
    Info (169178): Pin USB_SDA uses I/O standard 3.3-V LVCMOS at E12
    Info (169178): Pin HDMI_SCL uses I/O standard 3.3-V LVCMOS at A10
    Info (169178): Pin HDMI_SDA uses I/O standard 3.3-V LVCMOS at B15
    Info (169178): Pin PMODA_IO[0] uses I/O standard 3.3-V LVCMOS at C7
    Info (169178): Pin PMODA_IO[1] uses I/O standard 3.3-V LVCMOS at C8
    Info (169178): Pin PMODA_IO[2] uses I/O standard 3.3-V LVCMOS at A6
    Info (169178): Pin PMODA_IO[3] uses I/O standard 3.3-V LVCMOS at B7
    Info (169178): Pin PMODA_IO[4] uses I/O standard 3.3-V LVCMOS at D8
    Info (169178): Pin PMODA_IO[5] uses I/O standard 3.3-V LVCMOS at A4
    Info (169178): Pin PMODA_IO[6] uses I/O standard 3.3-V LVCMOS at A5
    Info (169178): Pin PMODA_IO[7] uses I/O standard 3.3-V LVCMOS at E9
    Info (169178): Pin PMODB_IO[0] uses I/O standard 3.3-V LVCMOS at E8
    Info (169178): Pin PMODB_IO[1] uses I/O standard 3.3-V LVCMOS at D5
    Info (169178): Pin PMODB_IO[2] uses I/O standard 3.3-V LVCMOS at B5
    Info (169178): Pin PMODB_IO[3] uses I/O standard 3.3-V LVCMOS at C4
    Info (169178): Pin PMODB_IO[4] uses I/O standard 3.3-V LVCMOS at A2
    Info (169178): Pin PMODB_IO[5] uses I/O standard 3.3-V LVCMOS at A3
    Info (169178): Pin PMODB_IO[6] uses I/O standard 3.3-V LVCMOS at B4
    Info (169178): Pin PMODB_IO[7] uses I/O standard 3.3-V LVCMOS at B3
Warning (14579): Pin CPU_RESETn uses I/O standard 3.3-V LVCMOS located at D9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin USB_CLK uses I/O standard 3.3-V LVCMOS located at H11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin QSPI_CSn uses I/O standard 3.3-V LVCMOS located at C2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin QSPI_CLK uses I/O standard 3.3-V LVCMOS located at B2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin QSPI_IO[0] uses I/O standard 3.3-V LVCMOS located at C6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin QSPI_IO[1] uses I/O standard 3.3-V LVCMOS located at C3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin QSPI_IO[2] uses I/O standard 3.3-V LVCMOS located at C5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin QSPI_IO[3] uses I/O standard 3.3-V LVCMOS located at B1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ENETA_TX_CLK uses I/O standard 3.3-V LVCMOS located at E10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ENETB_TX_CLK uses I/O standard 3.3-V LVCMOS located at E11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin HDMI_TX_CLK uses I/O standard 3.3-V LVCMOS located at D6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ADC1IN[1] uses I/O standard 2.5 V located at F5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ADC1IN[2] uses I/O standard 2.5 V located at F4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ADC1IN[3] uses I/O standard 2.5 V located at J8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ADC1IN[4] uses I/O standard 2.5 V located at J9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ADC1IN[5] uses I/O standard 2.5 V located at J4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ADC1IN[6] uses I/O standard 2.5 V located at H3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ADC1IN[7] uses I/O standard 2.5 V located at K5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ADC1IN[8] uses I/O standard 2.5 V located at K6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ADC2IN[1] uses I/O standard 2.5 V located at E4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ADC2IN[2] uses I/O standard 2.5 V located at J3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ADC2IN[3] uses I/O standard 2.5 V located at G4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ADC2IN[4] uses I/O standard 2.5 V located at F3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ADC2IN[5] uses I/O standard 2.5 V located at H4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ADC2IN[6] uses I/O standard 2.5 V located at G3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ADC2IN[7] uses I/O standard 2.5 V located at K4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ADC2IN[8] uses I/O standard 2.5 V located at E3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin JTAG_SAFE uses I/O standard 3.3-V LVCMOS located at D7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin PMODA_IO[0] uses I/O standard 3.3-V LVCMOS located at C7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin PMODA_IO[1] uses I/O standard 3.3-V LVCMOS located at C8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin PMODA_IO[2] uses I/O standard 3.3-V LVCMOS located at A6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin PMODA_IO[3] uses I/O standard 3.3-V LVCMOS located at B7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin PMODA_IO[4] uses I/O standard 3.3-V LVCMOS located at D8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin PMODA_IO[5] uses I/O standard 3.3-V LVCMOS located at A4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin PMODA_IO[6] uses I/O standard 3.3-V LVCMOS located at A5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin PMODA_IO[7] uses I/O standard 3.3-V LVCMOS located at E9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin PMODB_IO[0] uses I/O standard 3.3-V LVCMOS located at E8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin PMODB_IO[1] uses I/O standard 3.3-V LVCMOS located at D5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin PMODB_IO[2] uses I/O standard 3.3-V LVCMOS located at B5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin PMODB_IO[3] uses I/O standard 3.3-V LVCMOS located at C4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin PMODB_IO[4] uses I/O standard 3.3-V LVCMOS located at A2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin PMODB_IO[5] uses I/O standard 3.3-V LVCMOS located at A3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin PMODB_IO[6] uses I/O standard 3.3-V LVCMOS located at B4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin PMODB_IO[7] uses I/O standard 3.3-V LVCMOS located at B3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin IP_SECURITY uses I/O standard 2.5 V located at K9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (169064): Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin USB_ADDR[0] has a permanently disabled output enable
    Info (169065): Pin USB_ADDR[1] has a permanently disabled output enable
    Info (169065): Pin USB_DATA[0] has a permanently disabled output enable
    Info (169065): Pin USB_DATA[1] has a permanently disabled output enable
    Info (169065): Pin USB_DATA[2] has a permanently disabled output enable
    Info (169065): Pin USB_DATA[3] has a permanently disabled output enable
    Info (169065): Pin USB_DATA[4] has a permanently disabled output enable
    Info (169065): Pin USB_DATA[5] has a permanently disabled output enable
    Info (169065): Pin USB_DATA[6] has a permanently disabled output enable
    Info (169065): Pin USB_DATA[7] has a permanently disabled output enable
    Info (169065): Pin USB_SDA has a permanently disabled output enable
    Info (169065): Pin ENET_MDIO has a permanently disabled output enable
    Info (169065): Pin HSMC_D[0] has a permanently disabled output enable
    Info (169065): Pin HSMC_D[1] has a permanently disabled output enable
    Info (169065): Pin HSMC_D[2] has a permanently disabled output enable
    Info (169065): Pin HSMC_D[3] has a permanently disabled output enable
    Info (169065): Pin HSMC_SDA has a permanently disabled output enable
    Info (169065): Pin HDMI_SCL has a permanently disabled output enable
    Info (169065): Pin HDMI_SDA has a permanently disabled output enable
    Info (169065): Pin PMODA_IO[0] has a permanently disabled output enable
    Info (169065): Pin PMODA_IO[1] has a permanently disabled output enable
    Info (169065): Pin PMODA_IO[2] has a permanently disabled output enable
    Info (169065): Pin PMODA_IO[3] has a permanently disabled output enable
    Info (169065): Pin PMODA_IO[4] has a permanently disabled output enable
    Info (169065): Pin PMODA_IO[5] has a permanently disabled output enable
    Info (169065): Pin PMODA_IO[6] has a permanently disabled output enable
    Info (169065): Pin PMODA_IO[7] has a permanently disabled output enable
    Info (169065): Pin PMODB_IO[0] has a permanently disabled output enable
    Info (169065): Pin PMODB_IO[1] has a permanently disabled output enable
    Info (169065): Pin PMODB_IO[2] has a permanently disabled output enable
    Info (169065): Pin PMODB_IO[3] has a permanently disabled output enable
    Info (169065): Pin PMODB_IO[4] has a permanently disabled output enable
    Info (169065): Pin PMODB_IO[5] has a permanently disabled output enable
    Info (169065): Pin PMODB_IO[6] has a permanently disabled output enable
    Info (169065): Pin PMODB_IO[7] has a permanently disabled output enable
    Info (169065): Pin IP_SECURITY has a permanently disabled output enable
Warning (169202): Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs.
Info (144001): Generated suppressed messages file /data/rgupte/15.0/devkit_baseline/output_files/top.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 183 warnings
    Info: Peak virtual memory: 1688 megabytes
    Info: Processing ended: Mon Jun 29 13:38:51 2015
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:26


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /data/rgupte/15.0/devkit_baseline/output_files/top.fit.smsg.


