NDFramePage.OnPageTitleLoaded("File:mvau_stream/mvau_stream_control_block.sv","mvau_stream_control_block.sv");NDSummary.OnSummaryLoaded("File:mvau_stream/mvau_stream_control_block.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[340,0,2,"Module","Module"],[341,0,3,"<span class=\"Qualifier\">MVAU Streaming Block Control Unit (mvau_stream_control_block.</span>&#8203;sv)","MVAU_Streaming_Block_Control_Unit"],[342,0,2,"Signals","Signals"],[343,0,4,"inp_active","inp_active"],[344,0,4,"do_mvau_stream","do_mvau_stream"],[345,0,4,"sf_full","sf_full"],[346,0,4,"ap_start","ap_start"],[347,0,4,"halt_mvau_stream","halt_mvau_stream"],[348,0,2,"Sequential Always Blocks","Sequential_Always_Blocks"],[349,0,1,"SF_CNT","SF_CNT"],[350,0,1,"DLY_WAIT_READY","DLY_WAIT_READY"],[351,0,2,"Signals","Signals(2)"],[352,0,4,"State variables","State_variables"],[353,0,4,"nf_clr","nf_clr"],[354,0,4,"nf_zero","nf_zero"],[355,0,4,"nf_cnt","nf_cnt"],[356,0,4,"nf_full","nf_full"],[357,0,2,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[358,0,1,"PRES_STATE","PRES_STATE"],[359,0,2,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[360,0,0,"NEXT_STATE","NEXT_STATE"],[361,0,0,"STATE_OUT","STATE_OUT"],[362,0,2,"Sequential Always Blocks","Sequential_Always_Blocks(3)"],[363,0,1,"NF_CLR","NF_CLR"],[364,0,1,"WRDY","WRDY"],[365,0,1,"NF_CNT","NF_CNT"],[366,0,1,"SF_CNT","SF_CNT(2)"],[367,0,1,"AP_START","AP_START"],[368,0,1,"SF_CLR","SF_CLR"]]);