;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-128
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 240, 60
	CMP @13, 0
	ADD <10, -10
	ADD #12, 100
	ADD #12, 100
	SUB -2, @12
	SUB @0, @2
	MOV -4, <-20
	DJN 130, 9
	SUB @13, 0
	SUB @121, 106
	SUB @0, @2
	CMP -207, <-128
	DJN 321, <80
	DJN 321, <80
	DJN 321, <80
	SUB @0, @2
	ADD -2, @12
	SLT 1, 301
	SPL 0, #2
	SUB #0, -0
	SPL 0, <-2
	ADD 130, 9
	ADD 130, 9
	SUB #0, -0
	MOV -4, <-20
	ADD 300, 90
	ADD @154, 156
	SUB @121, 106
	SUB @121, 106
	SUB <-0, 900
	ADD #270, <1
	SLT 20, @12
	SLT 20, @12
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <-2
	SLT 20, @12
	SLT 20, @12
	CMP -702, -10
	SPL 1, 20
	CMP -207, <-128
	SLT 20, @12
	SPL 0, <-2
	MOV -1, <-20
	MOV -4, <-20
	MOV -4, <-20
