[13:28:40.837] <TB3>     INFO: *** Welcome to pxar ***
[13:28:40.837] <TB3>     INFO: *** Today: 2016/09/15
[13:28:40.844] <TB3>     INFO: *** Version: 47bc-dirty
[13:28:40.844] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C15.dat
[13:28:40.845] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:28:40.845] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//defaultMaskFile.dat
[13:28:40.845] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters_C15.dat
[13:28:40.924] <TB3>     INFO:         clk: 4
[13:28:40.924] <TB3>     INFO:         ctr: 4
[13:28:40.924] <TB3>     INFO:         sda: 19
[13:28:40.924] <TB3>     INFO:         tin: 9
[13:28:40.924] <TB3>     INFO:         level: 15
[13:28:40.924] <TB3>     INFO:         triggerdelay: 0
[13:28:40.924] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:28:40.924] <TB3>     INFO: Log level: DEBUG
[13:28:40.934] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:28:40.950] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:28:40.954] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:28:40.957] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:28:42.513] <TB3>     INFO: DUT info: 
[13:28:42.513] <TB3>     INFO: The DUT currently contains the following objects:
[13:28:42.513] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:28:42.513] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:28:42.513] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:28:42.513] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:28:42.514] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:42.514] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:42.514] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:42.514] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:42.514] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:42.514] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:42.514] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:42.514] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:42.514] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:42.514] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:42.514] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:42.514] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:42.514] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:42.514] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:42.514] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:42.514] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:28:42.515] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:42.516] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:28:42.517] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:28:42.518] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:28:42.518] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:28:42.518] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:28:42.518] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:28:42.518] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:28:42.518] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:28:42.527] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32157696
[13:28:42.527] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xdba310
[13:28:42.527] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xd2c770
[13:28:42.527] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fef4dd94010
[13:28:42.527] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fef53fff510
[13:28:42.527] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32223232 fPxarMemory = 0x7fef4dd94010
[13:28:42.528] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 376.2mA
[13:28:42.529] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[13:28:42.529] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[13:28:42.529] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:28:42.929] <TB3>     INFO: enter 'restricted' command line mode
[13:28:42.929] <TB3>     INFO: enter test to run
[13:28:42.929] <TB3>     INFO:   test: FPIXTest no parameter change
[13:28:42.929] <TB3>     INFO:   running: fpixtest
[13:28:42.930] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:28:42.934] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:28:42.934] <TB3>     INFO: ######################################################################
[13:28:42.934] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:28:42.934] <TB3>     INFO: ######################################################################
[13:28:42.938] <TB3>     INFO: ######################################################################
[13:28:42.938] <TB3>     INFO: PixTestPretest::doTest()
[13:28:42.938] <TB3>     INFO: ######################################################################
[13:28:42.941] <TB3>     INFO:    ----------------------------------------------------------------------
[13:28:42.941] <TB3>     INFO:    PixTestPretest::programROC() 
[13:28:42.941] <TB3>     INFO:    ----------------------------------------------------------------------
[13:29:00.957] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:29:00.957] <TB3>     INFO: IA differences per ROC:  17.7 17.7 16.1 18.5 18.5 19.3 17.7 17.7 17.7 18.5 16.9 19.3 20.9 19.3 20.1 16.9
[13:29:01.024] <TB3>     INFO:    ----------------------------------------------------------------------
[13:29:01.024] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:29:01.024] <TB3>     INFO:    ----------------------------------------------------------------------
[13:29:02.277] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:29:02.779] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:29:03.280] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:29:03.782] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:29:04.284] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[13:29:04.785] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[13:29:05.287] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:29:05.789] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[13:29:06.290] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:29:06.792] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:29:07.293] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:29:07.795] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:29:08.297] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:29:08.798] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:29:09.300] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[13:29:09.801] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[13:29:10.055] <TB3>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 2.4 2.4 2.4 1.6 2.4 2.4 1.6 1.6 
[13:29:10.055] <TB3>     INFO: Test took 9034 ms.
[13:29:10.055] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:29:10.083] <TB3>     INFO:    ----------------------------------------------------------------------
[13:29:10.083] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:29:10.083] <TB3>     INFO:    ----------------------------------------------------------------------
[13:29:10.186] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[13:29:10.287] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.8687 mA
[13:29:10.389] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.0687 mA
[13:29:10.489] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 25.4688 mA
[13:29:10.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  76 Ia 23.0687 mA
[13:29:10.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  82 Ia 24.6688 mA
[13:29:10.792] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  79 Ia 23.8687 mA
[13:29:10.893] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.2688 mA
[13:29:10.994] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  88 Ia 23.8687 mA
[13:29:11.096] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.8687 mA
[13:29:11.197] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.8687 mA
[13:29:11.298] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 25.4688 mA
[13:29:11.399] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  70 Ia 23.8687 mA
[13:29:11.502] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[13:29:11.603] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 24.6688 mA
[13:29:11.704] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  81 Ia 24.6688 mA
[13:29:11.805] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  78 Ia 23.0687 mA
[13:29:11.906] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  84 Ia 24.6688 mA
[13:29:12.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  81 Ia 24.6688 mA
[13:29:12.107] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  78 Ia 23.0687 mA
[13:29:12.208] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  84 Ia 24.6688 mA
[13:29:12.309] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  81 Ia 23.8687 mA
[13:29:12.410] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[13:29:12.511] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 24.6688 mA
[13:29:12.612] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  81 Ia 23.8687 mA
[13:29:12.713] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[13:29:12.813] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 24.6688 mA
[13:29:12.914] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  81 Ia 24.6688 mA
[13:29:13.015] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  78 Ia 23.0687 mA
[13:29:13.116] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  84 Ia 25.4688 mA
[13:29:13.217] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  76 Ia 23.0687 mA
[13:29:13.317] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  82 Ia 24.6688 mA
[13:29:13.418] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  79 Ia 23.0687 mA
[13:29:13.519] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  85 Ia 25.4688 mA
[13:29:13.620] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  77 Ia 23.0687 mA
[13:29:13.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  83 Ia 24.6688 mA
[13:29:13.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  80 Ia 23.8687 mA
[13:29:13.923] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.6688 mA
[13:29:14.024] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  75 Ia 23.8687 mA
[13:29:14.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.2688 mA
[13:29:14.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 24.6688 mA
[13:29:14.327] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  85 Ia 24.6688 mA
[13:29:14.428] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  82 Ia 23.8687 mA
[13:29:14.530] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.6688 mA
[13:29:14.630] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  75 Ia 23.8687 mA
[13:29:14.732] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 26.2687 mA
[13:29:14.833] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  65 Ia 23.0687 mA
[13:29:14.934] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  71 Ia 24.6688 mA
[13:29:15.035] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  68 Ia 23.8687 mA
[13:29:15.136] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.6688 mA
[13:29:15.236] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  75 Ia 23.0687 mA
[13:29:15.337] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  81 Ia 25.4688 mA
[13:29:15.437] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  73 Ia 23.0687 mA
[13:29:15.538] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  79 Ia 24.6688 mA
[13:29:15.639] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  76 Ia 23.8687 mA
[13:29:15.740] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 25.4688 mA
[13:29:15.841] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  70 Ia 23.8687 mA
[13:29:15.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[13:29:16.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 23.8687 mA
[13:29:16.070] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[13:29:16.070] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  79
[13:29:16.070] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  88
[13:29:16.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  78
[13:29:16.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[13:29:16.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  70
[13:29:16.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[13:29:16.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  81
[13:29:16.072] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  80
[13:29:16.072] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  75
[13:29:16.072] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  82
[13:29:16.072] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  75
[13:29:16.072] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  68
[13:29:16.073] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  76
[13:29:16.073] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  70
[13:29:16.073] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  84
[13:29:17.898] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 379.4 mA = 23.7125 mA/ROC
[13:29:17.898] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  18.5  19.3  20.1  19.3  18.5  18.5  18.5  19.3  19.3  18.5  19.3
[13:29:17.928] <TB3>     INFO:    ----------------------------------------------------------------------
[13:29:17.928] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:29:17.928] <TB3>     INFO:    ----------------------------------------------------------------------
[13:29:18.063] <TB3>     INFO: Expecting 231680 events.
[13:29:26.204] <TB3>     INFO: 231680 events read in total (7423ms).
[13:29:26.359] <TB3>     INFO: Test took 8428ms.
[13:29:26.561] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 99 and Delta(CalDel) = 58
[13:29:26.565] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 63 and Delta(CalDel) = 59
[13:29:26.568] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 75 and Delta(CalDel) = 61
[13:29:26.571] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 92 and Delta(CalDel) = 63
[13:29:26.575] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 91 and Delta(CalDel) = 61
[13:29:26.578] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 85 and Delta(CalDel) = 63
[13:29:26.581] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 89 and Delta(CalDel) = 66
[13:29:26.585] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 84 and Delta(CalDel) = 62
[13:29:26.588] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 90 and Delta(CalDel) = 61
[13:29:26.592] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 77 and Delta(CalDel) = 58
[13:29:26.595] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 80 and Delta(CalDel) = 58
[13:29:26.599] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 77 and Delta(CalDel) = 63
[13:29:26.602] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 95 and Delta(CalDel) = 62
[13:29:26.606] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 87 and Delta(CalDel) = 65
[13:29:26.609] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 95 and Delta(CalDel) = 58
[13:29:26.613] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 88 and Delta(CalDel) = 59
[13:29:26.655] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:29:26.688] <TB3>     INFO:    ----------------------------------------------------------------------
[13:29:26.688] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:29:26.688] <TB3>     INFO:    ----------------------------------------------------------------------
[13:29:26.824] <TB3>     INFO: Expecting 231680 events.
[13:29:35.035] <TB3>     INFO: 231680 events read in total (7496ms).
[13:29:35.040] <TB3>     INFO: Test took 8348ms.
[13:29:35.062] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[13:29:35.376] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[13:29:35.379] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 109 +/- 29.5
[13:29:35.383] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 31.5
[13:29:35.386] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 30.5
[13:29:35.390] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 31.5
[13:29:35.393] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 170 +/- 34
[13:29:35.397] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30
[13:29:35.400] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[13:29:35.404] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28.5
[13:29:35.407] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29
[13:29:35.410] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 31
[13:29:35.414] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:29:35.417] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 167 +/- 33.5
[13:29:35.421] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[13:29:35.425] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[13:29:35.458] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:29:35.459] <TB3>     INFO: CalDel:      126   125   109   132   121   156   170   139   137   119   125   149   143   167   115   129
[13:29:35.459] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:29:35.463] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C0.dat
[13:29:35.463] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C1.dat
[13:29:35.463] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C2.dat
[13:29:35.464] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C3.dat
[13:29:35.464] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C4.dat
[13:29:35.464] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C5.dat
[13:29:35.464] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C6.dat
[13:29:35.464] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C7.dat
[13:29:35.464] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C8.dat
[13:29:35.465] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C9.dat
[13:29:35.465] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C10.dat
[13:29:35.465] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C11.dat
[13:29:35.465] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C12.dat
[13:29:35.465] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C13.dat
[13:29:35.465] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C14.dat
[13:29:35.466] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C15.dat
[13:29:35.466] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:29:35.466] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:29:35.466] <TB3>     INFO: PixTestPretest::doTest() done, duration: 52 seconds
[13:29:35.466] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:29:35.552] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:29:35.552] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:29:35.552] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:29:35.552] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:29:35.554] <TB3>     INFO: ######################################################################
[13:29:35.554] <TB3>     INFO: PixTestTiming::doTest()
[13:29:35.554] <TB3>     INFO: ######################################################################
[13:29:35.554] <TB3>     INFO:    ----------------------------------------------------------------------
[13:29:35.555] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:29:35.555] <TB3>     INFO:    ----------------------------------------------------------------------
[13:29:35.555] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:29:37.451] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:29:39.724] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:29:41.996] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:29:44.271] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:29:46.544] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:29:48.818] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:29:54.195] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:29:56.468] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:29:57.989] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:29:59.508] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:30:01.027] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:30:02.546] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:30:04.066] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:30:05.585] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:30:10.689] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:30:12.209] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:30:13.729] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:30:15.249] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:30:16.769] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:30:18.288] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:30:19.808] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:30:21.328] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:30:26.700] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:30:28.220] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:30:40.681] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:30:53.025] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:31:05.340] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:31:17.702] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:31:30.065] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:31:42.455] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:31:48.118] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:32:00.542] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:32:02.063] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:32:03.584] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:32:05.104] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:32:06.625] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:32:08.145] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:32:09.665] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:32:16.354] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:32:17.875] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:32:20.148] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:32:21.669] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:32:23.190] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:32:24.711] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:32:26.231] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:32:27.752] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:32:34.430] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:32:35.951] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:32:38.224] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:32:40.497] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:32:42.772] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:32:45.044] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:32:47.317] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:32:49.590] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:32:55.002] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:32:58.275] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:33:00.548] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:33:02.822] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:33:05.095] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:33:07.369] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:33:09.642] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:33:11.915] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:33:18.888] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:33:21.161] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:33:23.434] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:33:25.708] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:33:27.981] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:33:30.254] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:33:32.527] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:33:34.800] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:33:51.654] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:33:53.927] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:33:56.200] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:33:58.474] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:34:00.747] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:34:03.020] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:34:05.293] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:34:07.567] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:34:13.788] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:34:16.061] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:34:17.769] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:34:19.289] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:34:20.808] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:34:22.327] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:34:23.846] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:34:25.365] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:34:34.594] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:34:36.114] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:34:37.635] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:34:39.156] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:34:40.676] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:34:42.197] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:34:43.718] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:34:45.238] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:34:52.282] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:34:53.802] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:34:55.322] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:34:56.842] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:34:58.363] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:34:59.883] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:35:01.404] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:35:02.924] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:35:10.145] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:35:11.666] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:35:13.939] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:35:26.296] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:35:38.636] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:35:40.158] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:35:41.679] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:35:54.010] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:36:00.420] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:36:12.833] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:36:15.106] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:36:17.379] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:36:19.652] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:36:21.926] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:36:24.199] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:36:26.473] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:36:33.633] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:36:35.906] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:36:38.179] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:36:40.452] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:36:42.725] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:36:44.998] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:36:47.270] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:36:49.543] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:36:57.161] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:36:59.819] <TB3>     INFO: TBM Phase Settings: 232
[13:36:59.819] <TB3>     INFO: 400MHz Phase: 2
[13:36:59.819] <TB3>     INFO: 160MHz Phase: 7
[13:36:59.819] <TB3>     INFO: Functional Phase Area: 3
[13:36:59.822] <TB3>     INFO: Test took 444268 ms.
[13:36:59.822] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:36:59.822] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:59.822] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:36:59.822] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:59.823] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:37:00.964] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:37:04.740] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:37:08.515] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:37:12.291] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:37:16.066] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:37:19.842] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:37:23.806] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:37:27.582] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:37:29.102] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:37:30.622] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:37:32.142] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:37:33.662] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:37:35.181] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:37:36.701] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:37:38.220] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:37:39.740] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:37:41.260] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:37:42.780] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:37:44.299] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:37:45.820] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:37:47.338] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:37:48.857] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:37:50.377] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:37:51.897] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:37:53.417] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:37:54.936] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:37:57.210] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:37:59.482] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:38:01.756] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:38:04.028] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:38:06.301] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:38:07.822] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:38:09.341] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:38:10.861] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:38:13.134] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:38:15.407] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:38:17.680] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:38:19.954] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:38:22.228] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:38:23.748] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:38:25.268] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:38:26.787] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:38:29.061] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:38:31.334] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:38:33.607] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:38:35.880] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:38:38.154] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:38:39.674] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:38:41.193] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:38:42.713] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:38:44.232] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:38:45.751] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:38:47.276] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:38:48.796] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:38:50.315] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:38:51.835] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:38:53.355] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:38:54.875] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:38:56.395] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:38:57.914] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:38:59.434] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:39:00.954] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:39:02.475] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:39:04.378] <TB3>     INFO: ROC Delay Settings: 228
[13:39:04.378] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:39:04.378] <TB3>     INFO: ROC Port 0 Delay: 4
[13:39:04.379] <TB3>     INFO: ROC Port 1 Delay: 4
[13:39:04.379] <TB3>     INFO: Functional ROC Area: 3
[13:39:04.382] <TB3>     INFO: Test took 124560 ms.
[13:39:04.382] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:39:04.382] <TB3>     INFO:    ----------------------------------------------------------------------
[13:39:04.382] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:39:04.382] <TB3>     INFO:    ----------------------------------------------------------------------
[13:39:05.521] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4028 4028 4028 4029 4028 4028 4029 4029 e062 c000 a101 80c0 4028 4028 4028 4028 4028 4028 4028 4028 e062 c000 
[13:39:05.521] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4028 4028 4028 4029 4028 4029 4029 4029 e022 c000 a102 8000 4029 4029 4029 4029 4029 4029 4029 4029 e022 c000 
[13:39:05.521] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4028 4029 4028 4028 4028 4028 4028 4028 e022 c000 a103 8040 402b 402b 402b 402b 402b 402b 402b 402b e022 c000 
[13:39:05.521] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:39:19.634] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:19.634] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:39:33.566] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:33.566] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:39:47.494] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:47.494] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:40:01.420] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:01.420] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:40:15.326] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:15.326] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:40:29.230] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:29.230] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:40:43.250] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:43.250] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:40:57.197] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:57.197] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:41:11.163] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:11.163] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:41:25.231] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:25.613] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:25.625] <TB3>     INFO: Decoding statistics:
[13:41:25.625] <TB3>     INFO:   General information:
[13:41:25.625] <TB3>     INFO: 	 16bit words read:         240000000
[13:41:25.625] <TB3>     INFO: 	 valid events total:       20000000
[13:41:25.625] <TB3>     INFO: 	 empty events:             20000000
[13:41:25.625] <TB3>     INFO: 	 valid events with pixels: 0
[13:41:25.625] <TB3>     INFO: 	 valid pixel hits:         0
[13:41:25.625] <TB3>     INFO:   Event errors: 	           0
[13:41:25.625] <TB3>     INFO: 	 start marker:             0
[13:41:25.625] <TB3>     INFO: 	 stop marker:              0
[13:41:25.625] <TB3>     INFO: 	 overflow:                 0
[13:41:25.625] <TB3>     INFO: 	 invalid 5bit words:       0
[13:41:25.625] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:41:25.625] <TB3>     INFO:   TBM errors: 		           0
[13:41:25.625] <TB3>     INFO: 	 flawed TBM headers:       0
[13:41:25.625] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:41:25.625] <TB3>     INFO: 	 event ID mismatches:      0
[13:41:25.625] <TB3>     INFO:   ROC errors: 		           0
[13:41:25.625] <TB3>     INFO: 	 missing ROC header(s):    0
[13:41:25.625] <TB3>     INFO: 	 misplaced readback start: 0
[13:41:25.625] <TB3>     INFO:   Pixel decoding errors:	   0
[13:41:25.625] <TB3>     INFO: 	 pixel data incomplete:    0
[13:41:25.625] <TB3>     INFO: 	 pixel address:            0
[13:41:25.625] <TB3>     INFO: 	 pulse height fill bit:    0
[13:41:25.626] <TB3>     INFO: 	 buffer corruption:        0
[13:41:25.626] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:25.626] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:41:25.626] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:25.626] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:25.626] <TB3>     INFO:    Read back bit status: 1
[13:41:25.626] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:25.626] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:25.626] <TB3>     INFO:    Timings are good!
[13:41:25.626] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:25.626] <TB3>     INFO: Test took 141244 ms.
[13:41:25.626] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:41:25.626] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:41:25.626] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:41:25.626] <TB3>     INFO: PixTestTiming::doTest took 710074 ms.
[13:41:25.626] <TB3>     INFO: PixTestTiming::doTest() done
[13:41:25.626] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:41:25.626] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:41:25.626] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:41:25.626] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:41:25.626] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:41:25.627] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:41:25.627] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:41:25.981] <TB3>     INFO: ######################################################################
[13:41:25.981] <TB3>     INFO: PixTestAlive::doTest()
[13:41:25.981] <TB3>     INFO: ######################################################################
[13:41:25.984] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:25.984] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:41:25.984] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:25.985] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:41:26.331] <TB3>     INFO: Expecting 41600 events.
[13:41:30.384] <TB3>     INFO: 41600 events read in total (3338ms).
[13:41:30.384] <TB3>     INFO: Test took 4398ms.
[13:41:30.392] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:30.392] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:41:30.392] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:41:30.767] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:41:30.767] <TB3>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
[13:41:30.767] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     1    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
[13:41:30.770] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:30.770] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:41:30.770] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:30.772] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:41:31.117] <TB3>     INFO: Expecting 41600 events.
[13:41:34.065] <TB3>     INFO: 41600 events read in total (2233ms).
[13:41:34.066] <TB3>     INFO: Test took 3294ms.
[13:41:34.066] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:34.066] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:41:34.066] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:41:34.066] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:41:34.470] <TB3>     INFO: PixTestAlive::maskTest() done
[13:41:34.470] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:41:34.473] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:34.473] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:41:34.473] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:34.474] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:41:34.818] <TB3>     INFO: Expecting 41600 events.
[13:41:38.880] <TB3>     INFO: 41600 events read in total (3347ms).
[13:41:38.881] <TB3>     INFO: Test took 4407ms.
[13:41:38.890] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:38.890] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:41:38.890] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:41:39.263] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:41:39.263] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:41:39.264] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:41:39.264] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:41:39.271] <TB3>     INFO: ######################################################################
[13:41:39.271] <TB3>     INFO: PixTestTrim::doTest()
[13:41:39.271] <TB3>     INFO: ######################################################################
[13:41:39.274] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:39.274] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:41:39.274] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:39.352] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:41:39.352] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:41:39.376] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:41:39.376] <TB3>     INFO:     run 1 of 1
[13:41:39.376] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:39.718] <TB3>     INFO: Expecting 5025280 events.
[13:42:23.241] <TB3>     INFO: 1423784 events read in total (42808ms).
[13:43:07.114] <TB3>     INFO: 2830792 events read in total (86681ms).
[13:43:51.312] <TB3>     INFO: 4249024 events read in total (130879ms).
[13:44:15.903] <TB3>     INFO: 5025280 events read in total (155470ms).
[13:44:15.939] <TB3>     INFO: Test took 156563ms.
[13:44:15.995] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:16.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:17.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:18.782] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:20.070] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:21.383] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:22.690] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:23.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:25.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:26.522] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:27.826] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:29.129] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:30.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:31.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:32.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:34.279] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:35.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:36.942] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300146688
[13:44:36.945] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.5952 minThrLimit = 89.5718 minThrNLimit = 113.968 -> result = 89.5952 -> 89
[13:44:36.946] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8374 minThrLimit = 87.8189 minThrNLimit = 112.308 -> result = 87.8374 -> 87
[13:44:36.946] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0626 minThrLimit = 88.9985 minThrNLimit = 107.6 -> result = 89.0626 -> 89
[13:44:36.946] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7938 minThrLimit = 96.7841 minThrNLimit = 116.611 -> result = 96.7938 -> 96
[13:44:36.947] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2697 minThrLimit = 90.2639 minThrNLimit = 111.578 -> result = 90.2697 -> 90
[13:44:36.947] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.4045 minThrLimit = 83.3819 minThrNLimit = 101.251 -> result = 83.4045 -> 83
[13:44:36.948] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.7105 minThrLimit = 83.6213 minThrNLimit = 102.767 -> result = 83.7105 -> 83
[13:44:36.948] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9732 minThrLimit = 91.9662 minThrNLimit = 111.615 -> result = 91.9732 -> 91
[13:44:36.948] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4429 minThrLimit = 92.3948 minThrNLimit = 112.566 -> result = 92.4429 -> 92
[13:44:36.949] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8838 minThrLimit = 87.8443 minThrNLimit = 108.66 -> result = 87.8838 -> 87
[13:44:36.949] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.495 minThrLimit = 79.4563 minThrNLimit = 102.411 -> result = 79.495 -> 79
[13:44:36.950] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.42 minThrLimit = 83.3944 minThrNLimit = 101.806 -> result = 83.42 -> 83
[13:44:36.950] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.3416 minThrLimit = 95.2996 minThrNLimit = 117.237 -> result = 95.3416 -> 95
[13:44:36.950] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.2118 minThrLimit = 84.1607 minThrNLimit = 102.311 -> result = 84.2118 -> 84
[13:44:36.951] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3653 minThrLimit = 96.3622 minThrNLimit = 121.235 -> result = 96.3653 -> 96
[13:44:36.951] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6034 minThrLimit = 87.5632 minThrNLimit = 108.898 -> result = 87.6034 -> 87
[13:44:36.951] <TB3>     INFO: ROC 0 VthrComp = 89
[13:44:36.951] <TB3>     INFO: ROC 1 VthrComp = 87
[13:44:36.951] <TB3>     INFO: ROC 2 VthrComp = 89
[13:44:36.952] <TB3>     INFO: ROC 3 VthrComp = 96
[13:44:36.952] <TB3>     INFO: ROC 4 VthrComp = 90
[13:44:36.952] <TB3>     INFO: ROC 5 VthrComp = 83
[13:44:36.952] <TB3>     INFO: ROC 6 VthrComp = 83
[13:44:36.952] <TB3>     INFO: ROC 7 VthrComp = 91
[13:44:36.952] <TB3>     INFO: ROC 8 VthrComp = 92
[13:44:36.952] <TB3>     INFO: ROC 9 VthrComp = 87
[13:44:36.952] <TB3>     INFO: ROC 10 VthrComp = 79
[13:44:36.952] <TB3>     INFO: ROC 11 VthrComp = 83
[13:44:36.952] <TB3>     INFO: ROC 12 VthrComp = 95
[13:44:36.953] <TB3>     INFO: ROC 13 VthrComp = 84
[13:44:36.953] <TB3>     INFO: ROC 14 VthrComp = 96
[13:44:36.953] <TB3>     INFO: ROC 15 VthrComp = 87
[13:44:36.953] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:44:36.953] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:44:36.963] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:36.964] <TB3>     INFO:     run 1 of 1
[13:44:36.964] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:37.307] <TB3>     INFO: Expecting 5025280 events.
[13:45:13.237] <TB3>     INFO: 886424 events read in total (35216ms).
[13:45:47.319] <TB3>     INFO: 1771568 events read in total (69298ms).
[13:46:21.098] <TB3>     INFO: 2655968 events read in total (103077ms).
[13:46:56.176] <TB3>     INFO: 3531400 events read in total (138155ms).
[13:47:31.095] <TB3>     INFO: 4402768 events read in total (173074ms).
[13:47:55.197] <TB3>     INFO: 5025280 events read in total (197176ms).
[13:47:55.267] <TB3>     INFO: Test took 198306ms.
[13:47:55.445] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:55.799] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:57.416] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:59.030] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:00.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:02.294] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:03.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:05.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:07.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:08.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:10.496] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:12.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:13.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:15.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:16.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:18.368] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:19.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:21.498] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248782848
[13:48:21.501] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.3584 for pixel 12/26 mean/min/max = 45.7337/33.9604/57.507
[13:48:21.501] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.9511 for pixel 25/12 mean/min/max = 43.8513/32.7431/54.9596
[13:48:21.501] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.1258 for pixel 43/13 mean/min/max = 45.4351/33.6615/57.2088
[13:48:21.502] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.3143 for pixel 20/2 mean/min/max = 45.0899/32.7052/57.4747
[13:48:21.502] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.1221 for pixel 14/19 mean/min/max = 46.2561/33.2853/59.2269
[13:48:21.502] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.4641 for pixel 19/74 mean/min/max = 44.8739/32.2157/57.532
[13:48:21.503] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 62.3292 for pixel 26/0 mean/min/max = 47.3445/32.3572/62.3318
[13:48:21.503] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.5984 for pixel 0/75 mean/min/max = 45.8795/34.1477/57.6112
[13:48:21.503] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.08 for pixel 8/3 mean/min/max = 45.4368/33.6897/57.184
[13:48:21.503] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.4715 for pixel 20/14 mean/min/max = 44.287/33.0639/55.5101
[13:48:21.504] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.6143 for pixel 0/18 mean/min/max = 46.7528/34.7304/58.7752
[13:48:21.504] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.4046 for pixel 28/1 mean/min/max = 45.3095/32.0607/58.5583
[13:48:21.504] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.8896 for pixel 0/61 mean/min/max = 44.4155/32.8932/55.9378
[13:48:21.505] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.2478 for pixel 25/79 mean/min/max = 45.4971/32.5015/58.4926
[13:48:21.505] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.4721 for pixel 4/6 mean/min/max = 44.7306/31.8281/57.6332
[13:48:21.505] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.8917 for pixel 1/3 mean/min/max = 45.2252/32.1302/58.3202
[13:48:21.505] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:48:21.637] <TB3>     INFO: Expecting 411648 events.
[13:48:29.367] <TB3>     INFO: 411648 events read in total (7015ms).
[13:48:29.373] <TB3>     INFO: Expecting 411648 events.
[13:48:36.933] <TB3>     INFO: 411648 events read in total (6897ms).
[13:48:36.941] <TB3>     INFO: Expecting 411648 events.
[13:48:44.477] <TB3>     INFO: 411648 events read in total (6876ms).
[13:48:44.488] <TB3>     INFO: Expecting 411648 events.
[13:48:51.977] <TB3>     INFO: 411648 events read in total (6831ms).
[13:48:51.990] <TB3>     INFO: Expecting 411648 events.
[13:48:59.570] <TB3>     INFO: 411648 events read in total (6920ms).
[13:48:59.587] <TB3>     INFO: Expecting 411648 events.
[13:49:07.238] <TB3>     INFO: 411648 events read in total (6998ms).
[13:49:07.255] <TB3>     INFO: Expecting 411648 events.
[13:49:14.802] <TB3>     INFO: 411648 events read in total (6889ms).
[13:49:14.823] <TB3>     INFO: Expecting 411648 events.
[13:49:22.304] <TB3>     INFO: 411648 events read in total (6831ms).
[13:49:22.328] <TB3>     INFO: Expecting 411648 events.
[13:49:29.854] <TB3>     INFO: 411648 events read in total (6874ms).
[13:49:29.880] <TB3>     INFO: Expecting 411648 events.
[13:49:37.536] <TB3>     INFO: 411648 events read in total (7013ms).
[13:49:37.563] <TB3>     INFO: Expecting 411648 events.
[13:49:45.095] <TB3>     INFO: 411648 events read in total (6887ms).
[13:49:45.126] <TB3>     INFO: Expecting 411648 events.
[13:49:52.617] <TB3>     INFO: 411648 events read in total (6848ms).
[13:49:52.651] <TB3>     INFO: Expecting 411648 events.
[13:50:00.162] <TB3>     INFO: 411648 events read in total (6873ms).
[13:50:00.196] <TB3>     INFO: Expecting 411648 events.
[13:50:07.687] <TB3>     INFO: 411648 events read in total (6850ms).
[13:50:07.723] <TB3>     INFO: Expecting 411648 events.
[13:50:15.437] <TB3>     INFO: 411648 events read in total (7080ms).
[13:50:15.477] <TB3>     INFO: Expecting 411648 events.
[13:50:22.969] <TB3>     INFO: 411648 events read in total (6864ms).
[13:50:23.011] <TB3>     INFO: Test took 121506ms.
[13:50:23.506] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3569 < 35 for itrim+1 = 101; old thr = 34.8691 ... break
[13:50:23.543] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5387 < 35 for itrim+1 = 91; old thr = 34.5029 ... break
[13:50:23.577] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.181 < 35 for itrim = 95; old thr = 34.6084 ... break
[13:50:23.606] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1531 < 35 for itrim = 101; old thr = 33.228 ... break
[13:50:23.641] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3418 < 35 for itrim = 102; old thr = 34.5456 ... break
[13:50:23.668] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2064 < 35 for itrim = 90; old thr = 34.1731 ... break
[13:50:23.703] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7813 < 35 for itrim+1 = 112; old thr = 34.6447 ... break
[13:50:23.730] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4365 < 35 for itrim+1 = 98; old thr = 34.6595 ... break
[13:50:23.764] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7388 < 35 for itrim+1 = 99; old thr = 34.7163 ... break
[13:50:23.800] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4998 < 35 for itrim+1 = 92; old thr = 34.8473 ... break
[13:50:23.830] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1651 < 35 for itrim = 97; old thr = 34.6558 ... break
[13:50:23.863] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1601 < 35 for itrim = 99; old thr = 33.0612 ... break
[13:50:23.892] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4714 < 35 for itrim+1 = 97; old thr = 34.9011 ... break
[13:50:23.923] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0036 < 35 for itrim = 101; old thr = 34.0133 ... break
[13:50:23.962] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0989 < 35 for itrim = 113; old thr = 34.4325 ... break
[13:50:23.999] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.155 < 35 for itrim = 101; old thr = 34.7902 ... break
[13:50:24.076] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:50:24.086] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:50:24.086] <TB3>     INFO:     run 1 of 1
[13:50:24.086] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:24.429] <TB3>     INFO: Expecting 5025280 events.
[13:51:00.128] <TB3>     INFO: 870256 events read in total (34984ms).
[13:51:33.834] <TB3>     INFO: 1739152 events read in total (68690ms).
[13:52:07.560] <TB3>     INFO: 2608368 events read in total (102417ms).
[13:52:42.335] <TB3>     INFO: 3467528 events read in total (137191ms).
[13:53:17.126] <TB3>     INFO: 4322880 events read in total (171982ms).
[13:53:46.397] <TB3>     INFO: 5025280 events read in total (201253ms).
[13:53:46.485] <TB3>     INFO: Test took 202400ms.
[13:53:46.681] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:47.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:48.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:50.511] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:52.128] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:53.667] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:55.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:56.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:58.292] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:59.845] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:01.380] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:02.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:04.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:05.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:07.493] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:09.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:10.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:12.076] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284065792
[13:54:12.078] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.500000 .. 50.254658
[13:54:12.154] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 60 (-1/-1) hits flags = 528 (plus default)
[13:54:12.163] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:12.163] <TB3>     INFO:     run 1 of 1
[13:54:12.163] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:12.507] <TB3>     INFO: Expecting 1996800 events.
[13:54:52.720] <TB3>     INFO: 1155768 events read in total (39498ms).
[13:55:22.142] <TB3>     INFO: 1996800 events read in total (68920ms).
[13:55:22.161] <TB3>     INFO: Test took 69998ms.
[13:55:22.201] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:22.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:23.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:24.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:25.298] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:26.330] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:27.341] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:28.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:29.340] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:30.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:31.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:32.352] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:33.370] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:34.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:35.705] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:36.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:37.882] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:38.892] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305176576
[13:55:38.974] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.059241 .. 44.705652
[13:55:39.048] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:55:39.058] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:55:39.058] <TB3>     INFO:     run 1 of 1
[13:55:39.058] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:39.401] <TB3>     INFO: Expecting 1630720 events.
[13:56:20.599] <TB3>     INFO: 1170480 events read in total (40483ms).
[13:56:36.838] <TB3>     INFO: 1630720 events read in total (56722ms).
[13:56:36.855] <TB3>     INFO: Test took 57798ms.
[13:56:36.888] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:36.957] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:37.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:38.857] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:39.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:40.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:41.698] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:42.656] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:43.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:44.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:45.493] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:46.450] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:47.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:48.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:49.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:50.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:51.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:52.141] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261632000
[13:56:52.221] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.515010 .. 41.356518
[13:56:52.295] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[13:56:52.305] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:56:52.305] <TB3>     INFO:     run 1 of 1
[13:56:52.305] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:52.648] <TB3>     INFO: Expecting 1364480 events.
[13:57:33.068] <TB3>     INFO: 1168088 events read in total (39704ms).
[13:57:40.270] <TB3>     INFO: 1364480 events read in total (46906ms).
[13:57:40.281] <TB3>     INFO: Test took 47976ms.
[13:57:40.309] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:40.369] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:41.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:42.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:43.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:44.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:45.028] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:45.954] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:46.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:47.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:48.742] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:49.677] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:50.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:51.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:52.468] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:53.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:54.330] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:55.268] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298729472
[13:57:55.360] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.547517 .. 41.285521
[13:57:55.434] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[13:57:55.444] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:57:55.444] <TB3>     INFO:     run 1 of 1
[13:57:55.444] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:55.786] <TB3>     INFO: Expecting 1297920 events.
[13:58:38.827] <TB3>     INFO: 1150640 events read in total (42326ms).
[13:58:44.378] <TB3>     INFO: 1297920 events read in total (47877ms).
[13:58:44.394] <TB3>     INFO: Test took 48950ms.
[13:58:44.427] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:44.488] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:45.450] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:46.411] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:47.369] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:48.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:49.299] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:50.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:51.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:52.191] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:53.156] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:54.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:55.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:56.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:57.034] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:58.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:58.980] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:59.954] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259375104
[13:59:00.036] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:59:00.036] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:59:00.047] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:59:00.047] <TB3>     INFO:     run 1 of 1
[13:59:00.047] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:00.396] <TB3>     INFO: Expecting 1364480 events.
[13:59:39.255] <TB3>     INFO: 1075168 events read in total (38144ms).
[13:59:49.845] <TB3>     INFO: 1364480 events read in total (48734ms).
[13:59:49.857] <TB3>     INFO: Test took 49810ms.
[13:59:49.890] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:49.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:50.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:51.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:52.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:53.893] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:54.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:55.814] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:56.785] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:57.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:58.709] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:59.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:00.634] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:01.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:02.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:03.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:04.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:05.489] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258666496
[14:00:05.521] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C0.dat
[14:00:05.521] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C1.dat
[14:00:05.521] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C2.dat
[14:00:05.521] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C3.dat
[14:00:05.521] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C4.dat
[14:00:05.521] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C5.dat
[14:00:05.521] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C6.dat
[14:00:05.521] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C7.dat
[14:00:05.522] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C8.dat
[14:00:05.522] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C9.dat
[14:00:05.522] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C10.dat
[14:00:05.522] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C11.dat
[14:00:05.522] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C12.dat
[14:00:05.522] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C13.dat
[14:00:05.522] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C14.dat
[14:00:05.522] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C15.dat
[14:00:05.522] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C0.dat
[14:00:05.530] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C1.dat
[14:00:05.537] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C2.dat
[14:00:05.544] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C3.dat
[14:00:05.551] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C4.dat
[14:00:05.559] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C5.dat
[14:00:05.566] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C6.dat
[14:00:05.574] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C7.dat
[14:00:05.581] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C8.dat
[14:00:05.588] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C9.dat
[14:00:05.595] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C10.dat
[14:00:05.603] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C11.dat
[14:00:05.610] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C12.dat
[14:00:05.617] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C13.dat
[14:00:05.625] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C14.dat
[14:00:05.632] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C15.dat
[14:00:05.639] <TB3>     INFO: PixTestTrim::trimTest() done
[14:00:05.639] <TB3>     INFO: vtrim:     101  91  95 101 102  90 112  98  99  92  97  99  97 101 113 101 
[14:00:05.639] <TB3>     INFO: vthrcomp:   89  87  89  96  90  83  83  91  92  87  79  83  95  84  96  87 
[14:00:05.639] <TB3>     INFO: vcal mean:  34.98  34.96  35.03  34.94  34.92  34.99  34.96  34.99  34.94  34.97  34.99  34.97  34.96  34.98  35.00  34.96 
[14:00:05.639] <TB3>     INFO: vcal RMS:    0.97   0.80   0.81   0.84   0.84   0.84   0.89   0.77   0.81   0.80   0.79   0.89   0.95   0.79   0.86   0.81 
[14:00:05.639] <TB3>     INFO: bits mean:   9.21   9.97   9.23   9.59   9.36   9.78   9.21   8.90   9.47   9.88   8.61   9.77   9.82   9.48   9.87   9.40 
[14:00:05.639] <TB3>     INFO: bits RMS:    2.61   2.49   2.60   2.60   2.58   2.62   2.72   2.65   2.49   2.50   2.61   2.61   2.48   2.68   2.63   2.78 
[14:00:05.651] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:05.652] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:00:05.652] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:05.654] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:00:05.654] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:00:05.664] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:00:05.665] <TB3>     INFO:     run 1 of 1
[14:00:05.665] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:06.013] <TB3>     INFO: Expecting 4160000 events.
[14:00:52.319] <TB3>     INFO: 1127535 events read in total (45591ms).
[14:01:36.772] <TB3>     INFO: 2244880 events read in total (90044ms).
[14:02:22.579] <TB3>     INFO: 3350025 events read in total (135852ms).
[14:02:54.509] <TB3>     INFO: 4160000 events read in total (167781ms).
[14:02:54.580] <TB3>     INFO: Test took 168915ms.
[14:02:54.715] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:54.979] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:56.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:58.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:00.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:02.627] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:04.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:06.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:08.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:10.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:12.368] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:14.296] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:16.221] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:18.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:20.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:22.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:24.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:25.938] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248942592
[14:03:25.939] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:03:26.013] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:03:26.013] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[14:03:26.023] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:03:26.023] <TB3>     INFO:     run 1 of 1
[14:03:26.024] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:26.370] <TB3>     INFO: Expecting 3328000 events.
[14:04:14.681] <TB3>     INFO: 1215105 events read in total (47596ms).
[14:05:01.335] <TB3>     INFO: 2409475 events read in total (94250ms).
[14:05:37.860] <TB3>     INFO: 3328000 events read in total (130776ms).
[14:05:37.915] <TB3>     INFO: Test took 131891ms.
[14:05:38.017] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:38.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:39.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:41.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:43.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:44.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:46.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:48.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:49.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:51.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:53.072] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:54.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:56.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:58.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:59.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:01.423] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:03.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:04.726] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290000896
[14:06:04.727] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:06:04.800] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:06:04.800] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 148 (-1/-1) hits flags = 528 (plus default)
[14:06:04.810] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:06:04.810] <TB3>     INFO:     run 1 of 1
[14:06:04.810] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:05.153] <TB3>     INFO: Expecting 3099200 events.
[14:06:55.245] <TB3>     INFO: 1271195 events read in total (49377ms).
[14:07:45.611] <TB3>     INFO: 2514975 events read in total (99743ms).
[14:08:08.817] <TB3>     INFO: 3099200 events read in total (122950ms).
[14:08:08.860] <TB3>     INFO: Test took 124050ms.
[14:08:08.934] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:09.072] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:10.665] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:12.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:13.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:15.359] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:16.894] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:18.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:20.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:21.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:23.134] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:24.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:26.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:27.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:29.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:31.033] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:32.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:34.136] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 316018688
[14:08:34.136] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:08:34.209] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:08:34.209] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 528 (plus default)
[14:08:34.219] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:08:34.219] <TB3>     INFO:     run 1 of 1
[14:08:34.220] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:34.564] <TB3>     INFO: Expecting 3120000 events.
[14:09:23.719] <TB3>     INFO: 1265525 events read in total (48440ms).
[14:10:12.282] <TB3>     INFO: 2503915 events read in total (97003ms).
[14:10:35.630] <TB3>     INFO: 3120000 events read in total (120351ms).
[14:10:35.663] <TB3>     INFO: Test took 121443ms.
[14:10:35.744] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:35.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:37.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:39.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:40.698] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:42.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:43.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:45.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:47.018] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:48.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:50.106] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:51.704] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:53.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:54.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:56.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:58.039] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:59.576] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:01.170] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281182208
[14:11:01.170] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:11:01.244] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:11:01.245] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[14:11:01.254] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:11:01.254] <TB3>     INFO:     run 1 of 1
[14:11:01.255] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:01.602] <TB3>     INFO: Expecting 3161600 events.
[14:11:50.845] <TB3>     INFO: 1253845 events read in total (48528ms).
[14:12:38.465] <TB3>     INFO: 2482195 events read in total (96148ms).
[14:13:07.223] <TB3>     INFO: 3161600 events read in total (124906ms).
[14:13:07.267] <TB3>     INFO: Test took 126012ms.
[14:13:07.348] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:07.540] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:09.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:11.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:12.993] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:14.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:16.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:17.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:19.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:20.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:22.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:24.094] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:25.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:27.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:28.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:30.494] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:32.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:33.657] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 335269888
[14:13:33.658] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.85655, thr difference RMS: 1.57134
[14:13:33.659] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.33797, thr difference RMS: 1.31879
[14:13:33.659] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.18592, thr difference RMS: 1.53118
[14:13:33.659] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.88816, thr difference RMS: 1.60073
[14:13:33.659] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.85849, thr difference RMS: 1.78855
[14:13:33.659] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.89819, thr difference RMS: 1.32949
[14:13:33.660] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.90777, thr difference RMS: 1.67284
[14:13:33.660] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.1724, thr difference RMS: 1.58405
[14:13:33.660] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.69828, thr difference RMS: 1.6022
[14:13:33.660] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.7169, thr difference RMS: 1.35287
[14:13:33.660] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.92629, thr difference RMS: 1.23388
[14:13:33.661] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.12783, thr difference RMS: 1.43011
[14:13:33.661] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.36948, thr difference RMS: 1.52168
[14:13:33.661] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.11877, thr difference RMS: 1.40431
[14:13:33.661] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.14512, thr difference RMS: 1.70731
[14:13:33.661] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.57955, thr difference RMS: 1.51325
[14:13:33.661] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.79944, thr difference RMS: 1.5835
[14:13:33.662] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.38102, thr difference RMS: 1.29839
[14:13:33.662] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.22151, thr difference RMS: 1.51316
[14:13:33.662] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.76137, thr difference RMS: 1.59909
[14:13:33.662] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.8435, thr difference RMS: 1.77252
[14:13:33.662] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.90396, thr difference RMS: 1.30084
[14:13:33.663] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.8162, thr difference RMS: 1.63853
[14:13:33.663] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.10874, thr difference RMS: 1.57615
[14:13:33.663] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.59961, thr difference RMS: 1.57517
[14:13:33.663] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.68888, thr difference RMS: 1.35235
[14:13:33.663] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.82003, thr difference RMS: 1.22264
[14:13:33.664] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.08076, thr difference RMS: 1.4432
[14:13:33.664] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.2877, thr difference RMS: 1.5085
[14:13:33.664] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.03283, thr difference RMS: 1.39307
[14:13:33.664] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.07754, thr difference RMS: 1.70691
[14:13:33.664] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.47479, thr difference RMS: 1.50126
[14:13:33.664] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.90488, thr difference RMS: 1.56383
[14:13:33.665] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.50529, thr difference RMS: 1.30962
[14:13:33.665] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.1743, thr difference RMS: 1.50203
[14:13:33.665] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.79736, thr difference RMS: 1.61515
[14:13:33.665] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.9135, thr difference RMS: 1.78029
[14:13:33.665] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.0564, thr difference RMS: 1.31463
[14:13:33.666] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.80261, thr difference RMS: 1.63714
[14:13:33.666] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.10978, thr difference RMS: 1.58968
[14:13:33.666] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.70064, thr difference RMS: 1.56758
[14:13:33.666] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.67225, thr difference RMS: 1.3377
[14:13:33.666] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.82929, thr difference RMS: 1.22557
[14:13:33.667] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.13708, thr difference RMS: 1.41858
[14:13:33.667] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.37262, thr difference RMS: 1.51763
[14:13:33.667] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.96579, thr difference RMS: 1.37497
[14:13:33.667] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.12722, thr difference RMS: 1.69019
[14:13:33.667] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.48924, thr difference RMS: 1.50415
[14:13:33.668] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.9468, thr difference RMS: 1.5507
[14:13:33.668] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.64757, thr difference RMS: 1.3036
[14:13:33.668] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.29061, thr difference RMS: 1.52598
[14:13:33.668] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.82292, thr difference RMS: 1.59302
[14:13:33.668] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.07355, thr difference RMS: 1.78095
[14:13:33.669] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.1282, thr difference RMS: 1.28633
[14:13:33.669] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.80271, thr difference RMS: 1.63205
[14:13:33.669] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.03483, thr difference RMS: 1.59053
[14:13:33.669] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.80414, thr difference RMS: 1.55427
[14:13:33.669] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.78872, thr difference RMS: 1.3259
[14:13:33.670] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.85272, thr difference RMS: 1.21551
[14:13:33.670] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.22463, thr difference RMS: 1.41042
[14:13:33.670] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.55744, thr difference RMS: 1.48804
[14:13:33.670] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.00545, thr difference RMS: 1.36735
[14:13:33.670] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.12598, thr difference RMS: 1.71089
[14:13:33.671] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.56117, thr difference RMS: 1.49012
[14:13:33.776] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:13:33.779] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1914 seconds
[14:13:33.779] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:13:34.482] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:13:34.482] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:13:34.485] <TB3>     INFO: ######################################################################
[14:13:34.485] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:13:34.485] <TB3>     INFO: ######################################################################
[14:13:34.485] <TB3>     INFO:    ----------------------------------------------------------------------
[14:13:34.485] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:13:34.485] <TB3>     INFO:    ----------------------------------------------------------------------
[14:13:34.485] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:13:34.496] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:13:34.496] <TB3>     INFO:     run 1 of 1
[14:13:34.496] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:34.844] <TB3>     INFO: Expecting 59072000 events.
[14:14:04.008] <TB3>     INFO: 1071800 events read in total (28449ms).
[14:14:32.163] <TB3>     INFO: 2140000 events read in total (56604ms).
[14:15:00.628] <TB3>     INFO: 3208400 events read in total (85069ms).
[14:15:28.012] <TB3>     INFO: 4280000 events read in total (112453ms).
[14:15:56.008] <TB3>     INFO: 5349200 events read in total (140449ms).
[14:16:24.172] <TB3>     INFO: 6417400 events read in total (168613ms).
[14:16:52.909] <TB3>     INFO: 7488200 events read in total (197350ms).
[14:17:21.037] <TB3>     INFO: 8558000 events read in total (225478ms).
[14:17:49.433] <TB3>     INFO: 9626200 events read in total (253874ms).
[14:18:18.157] <TB3>     INFO: 10697000 events read in total (282598ms).
[14:18:46.082] <TB3>     INFO: 11766200 events read in total (310523ms).
[14:19:14.460] <TB3>     INFO: 12834400 events read in total (338901ms).
[14:19:42.902] <TB3>     INFO: 13904600 events read in total (367343ms).
[14:20:11.333] <TB3>     INFO: 14976000 events read in total (395774ms).
[14:20:39.851] <TB3>     INFO: 16044000 events read in total (424292ms).
[14:21:08.464] <TB3>     INFO: 17113600 events read in total (452905ms).
[14:21:37.043] <TB3>     INFO: 18184600 events read in total (481484ms).
[14:22:05.488] <TB3>     INFO: 19252800 events read in total (509929ms).
[14:22:33.974] <TB3>     INFO: 20323200 events read in total (538415ms).
[14:23:02.471] <TB3>     INFO: 21394400 events read in total (566912ms).
[14:23:30.992] <TB3>     INFO: 22462600 events read in total (595433ms).
[14:23:59.591] <TB3>     INFO: 23532800 events read in total (624032ms).
[14:24:28.119] <TB3>     INFO: 24603200 events read in total (652560ms).
[14:24:56.701] <TB3>     INFO: 25671800 events read in total (681142ms).
[14:25:25.215] <TB3>     INFO: 26742800 events read in total (709656ms).
[14:25:53.759] <TB3>     INFO: 27813000 events read in total (738200ms).
[14:26:22.251] <TB3>     INFO: 28881400 events read in total (766692ms).
[14:26:50.861] <TB3>     INFO: 29951800 events read in total (795302ms).
[14:27:19.450] <TB3>     INFO: 31022000 events read in total (823891ms).
[14:27:47.991] <TB3>     INFO: 32090800 events read in total (852432ms).
[14:28:16.680] <TB3>     INFO: 33161400 events read in total (881121ms).
[14:28:45.290] <TB3>     INFO: 34231200 events read in total (909731ms).
[14:29:13.848] <TB3>     INFO: 35299600 events read in total (938289ms).
[14:29:42.458] <TB3>     INFO: 36371000 events read in total (966899ms).
[14:30:11.116] <TB3>     INFO: 37441000 events read in total (995557ms).
[14:30:39.725] <TB3>     INFO: 38508800 events read in total (1024166ms).
[14:31:08.174] <TB3>     INFO: 39579000 events read in total (1052615ms).
[14:31:36.668] <TB3>     INFO: 40649000 events read in total (1081109ms).
[14:32:05.151] <TB3>     INFO: 41717400 events read in total (1109592ms).
[14:32:33.619] <TB3>     INFO: 42786800 events read in total (1138060ms).
[14:33:02.261] <TB3>     INFO: 43857600 events read in total (1166702ms).
[14:33:30.746] <TB3>     INFO: 44925600 events read in total (1195187ms).
[14:33:59.177] <TB3>     INFO: 45993800 events read in total (1223618ms).
[14:34:27.689] <TB3>     INFO: 47065600 events read in total (1252130ms).
[14:34:56.199] <TB3>     INFO: 48134200 events read in total (1280640ms).
[14:35:24.561] <TB3>     INFO: 49202000 events read in total (1309002ms).
[14:35:53.163] <TB3>     INFO: 50272200 events read in total (1337604ms).
[14:36:21.623] <TB3>     INFO: 51341800 events read in total (1366064ms).
[14:36:50.184] <TB3>     INFO: 52409400 events read in total (1394625ms).
[14:37:18.728] <TB3>     INFO: 53476800 events read in total (1423169ms).
[14:37:47.366] <TB3>     INFO: 54547400 events read in total (1451807ms).
[14:38:15.766] <TB3>     INFO: 55616600 events read in total (1480207ms).
[14:38:44.379] <TB3>     INFO: 56684000 events read in total (1508820ms).
[14:39:12.870] <TB3>     INFO: 57753200 events read in total (1537311ms).
[14:39:41.101] <TB3>     INFO: 58824400 events read in total (1565542ms).
[14:39:47.959] <TB3>     INFO: 59072000 events read in total (1572400ms).
[14:39:47.981] <TB3>     INFO: Test took 1573485ms.
[14:39:48.038] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:48.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:48.165] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:49.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:49.320] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:50.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:50.482] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:51.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:51.645] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:52.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:52.809] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:53.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:53.947] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:55.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:55.124] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:56.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:56.277] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:57.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:57.447] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:58.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:58.615] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:59.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:59.805] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:00.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:00.975] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:02.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:02.189] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:03.410] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:03.411] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:04.628] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:04.628] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:05.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:05.819] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:06.977] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 495112192
[14:40:07.008] <TB3>     INFO: PixTestScurves::scurves() done 
[14:40:07.008] <TB3>     INFO: Vcal mean:  35.10  35.01  35.12  35.07  35.10  35.05  35.10  35.06  35.08  35.07  35.02  35.10  35.04  35.12  35.01  35.05 
[14:40:07.008] <TB3>     INFO: Vcal RMS:    0.88   0.68   0.68   0.71   0.70   0.72   0.76   0.66   0.68   0.67   0.66   0.75   0.85   0.68   0.72   0.67 
[14:40:07.008] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:40:07.081] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:40:07.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:40:07.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:40:07.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:40:07.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:40:07.082] <TB3>     INFO: ######################################################################
[14:40:07.082] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:40:07.082] <TB3>     INFO: ######################################################################
[14:40:07.084] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:40:07.431] <TB3>     INFO: Expecting 41600 events.
[14:40:11.508] <TB3>     INFO: 41600 events read in total (3351ms).
[14:40:11.509] <TB3>     INFO: Test took 4425ms.
[14:40:11.516] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:11.516] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:40:11.516] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:40:11.520] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 12, 75] has eff 0/10
[14:40:11.520] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 12, 75]
[14:40:11.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 3, 67] has eff 0/10
[14:40:11.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 3, 67]
[14:40:11.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[14:40:11.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:40:11.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:40:11.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:40:11.865] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:40:12.214] <TB3>     INFO: Expecting 41600 events.
[14:40:16.356] <TB3>     INFO: 41600 events read in total (3428ms).
[14:40:16.357] <TB3>     INFO: Test took 4492ms.
[14:40:16.365] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:16.365] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66399
[14:40:16.365] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:40:16.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.305
[14:40:16.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 176
[14:40:16.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.357
[14:40:16.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 181
[14:40:16.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.017
[14:40:16.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 162
[14:40:16.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.459
[14:40:16.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[14:40:16.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.929
[14:40:16.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:40:16.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.064
[14:40:16.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 188
[14:40:16.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.503
[14:40:16.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[14:40:16.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.644
[14:40:16.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[14:40:16.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.854
[14:40:16.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[14:40:16.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.295
[14:40:16.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[14:40:16.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.135
[14:40:16.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,6] phvalue 187
[14:40:16.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 199.85
[14:40:16.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 199
[14:40:16.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.686
[14:40:16.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:40:16.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.434
[14:40:16.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:40:16.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.522
[14:40:16.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 176
[14:40:16.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.211
[14:40:16.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 166
[14:40:16.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:40:16.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:40:16.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:40:16.456] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:40:16.799] <TB3>     INFO: Expecting 41600 events.
[14:40:20.933] <TB3>     INFO: 41600 events read in total (3419ms).
[14:40:20.933] <TB3>     INFO: Test took 4477ms.
[14:40:20.941] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:20.941] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:40:20.941] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:40:20.945] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:40:20.945] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 48minph_roc = 2
[14:40:20.945] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.5321
[14:40:20.945] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 70
[14:40:20.946] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.4605
[14:40:20.946] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 80
[14:40:20.946] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 51.6171
[14:40:20.946] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 52
[14:40:20.946] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9998
[14:40:20.946] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 72
[14:40:20.946] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3402
[14:40:20.946] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 61
[14:40:20.946] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.2093
[14:40:20.946] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 81
[14:40:20.946] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.4379
[14:40:20.946] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,7] phvalue 55
[14:40:20.947] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.038
[14:40:20.947] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,13] phvalue 60
[14:40:20.947] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.0438
[14:40:20.947] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,11] phvalue 76
[14:40:20.947] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.1227
[14:40:20.947] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 61
[14:40:20.947] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.1098
[14:40:20.947] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 82
[14:40:20.947] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 104.747
[14:40:20.947] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 105
[14:40:20.947] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.0447
[14:40:20.947] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,20] phvalue 74
[14:40:20.948] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.3934
[14:40:20.948] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 72
[14:40:20.948] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0071
[14:40:20.948] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,6] phvalue 77
[14:40:20.948] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.3391
[14:40:20.948] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 58
[14:40:20.950] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 0 0
[14:40:21.354] <TB3>     INFO: Expecting 2560 events.
[14:40:22.311] <TB3>     INFO: 2560 events read in total (242ms).
[14:40:22.312] <TB3>     INFO: Test took 1362ms.
[14:40:22.312] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:22.312] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[14:40:22.820] <TB3>     INFO: Expecting 2560 events.
[14:40:23.776] <TB3>     INFO: 2560 events read in total (242ms).
[14:40:23.777] <TB3>     INFO: Test took 1465ms.
[14:40:23.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:23.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 2 2
[14:40:24.284] <TB3>     INFO: Expecting 2560 events.
[14:40:25.241] <TB3>     INFO: 2560 events read in total (242ms).
[14:40:25.242] <TB3>     INFO: Test took 1465ms.
[14:40:25.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:25.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 3 3
[14:40:25.751] <TB3>     INFO: Expecting 2560 events.
[14:40:26.707] <TB3>     INFO: 2560 events read in total (241ms).
[14:40:26.707] <TB3>     INFO: Test took 1465ms.
[14:40:26.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:26.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 4 4
[14:40:27.215] <TB3>     INFO: Expecting 2560 events.
[14:40:28.172] <TB3>     INFO: 2560 events read in total (242ms).
[14:40:28.172] <TB3>     INFO: Test took 1464ms.
[14:40:28.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:28.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 5 5
[14:40:28.680] <TB3>     INFO: Expecting 2560 events.
[14:40:29.636] <TB3>     INFO: 2560 events read in total (241ms).
[14:40:29.637] <TB3>     INFO: Test took 1465ms.
[14:40:29.637] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:29.637] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 7, 6 6
[14:40:30.144] <TB3>     INFO: Expecting 2560 events.
[14:40:31.102] <TB3>     INFO: 2560 events read in total (243ms).
[14:40:31.102] <TB3>     INFO: Test took 1465ms.
[14:40:31.102] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:31.103] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 13, 7 7
[14:40:31.610] <TB3>     INFO: Expecting 2560 events.
[14:40:32.566] <TB3>     INFO: 2560 events read in total (241ms).
[14:40:32.566] <TB3>     INFO: Test took 1463ms.
[14:40:32.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:32.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 11, 8 8
[14:40:33.073] <TB3>     INFO: Expecting 2560 events.
[14:40:34.031] <TB3>     INFO: 2560 events read in total (243ms).
[14:40:34.031] <TB3>     INFO: Test took 1464ms.
[14:40:34.031] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:34.031] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 9 9
[14:40:34.540] <TB3>     INFO: Expecting 2560 events.
[14:40:35.498] <TB3>     INFO: 2560 events read in total (244ms).
[14:40:35.498] <TB3>     INFO: Test took 1467ms.
[14:40:35.499] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:35.499] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[14:40:36.006] <TB3>     INFO: Expecting 2560 events.
[14:40:36.964] <TB3>     INFO: 2560 events read in total (243ms).
[14:40:36.964] <TB3>     INFO: Test took 1465ms.
[14:40:36.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:36.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 11 11
[14:40:37.472] <TB3>     INFO: Expecting 2560 events.
[14:40:38.430] <TB3>     INFO: 2560 events read in total (243ms).
[14:40:38.430] <TB3>     INFO: Test took 1466ms.
[14:40:38.431] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:38.431] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 20, 12 12
[14:40:38.938] <TB3>     INFO: Expecting 2560 events.
[14:40:39.897] <TB3>     INFO: 2560 events read in total (244ms).
[14:40:39.897] <TB3>     INFO: Test took 1466ms.
[14:40:39.897] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:39.898] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 13 13
[14:40:40.405] <TB3>     INFO: Expecting 2560 events.
[14:40:41.362] <TB3>     INFO: 2560 events read in total (243ms).
[14:40:41.362] <TB3>     INFO: Test took 1464ms.
[14:40:41.363] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:41.363] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 6, 14 14
[14:40:41.870] <TB3>     INFO: Expecting 2560 events.
[14:40:42.827] <TB3>     INFO: 2560 events read in total (242ms).
[14:40:42.828] <TB3>     INFO: Test took 1465ms.
[14:40:42.828] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:42.828] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[14:40:43.335] <TB3>     INFO: Expecting 2560 events.
[14:40:44.292] <TB3>     INFO: 2560 events read in total (242ms).
[14:40:44.292] <TB3>     INFO: Test took 1464ms.
[14:40:44.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:44.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:40:44.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:40:44.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[14:40:44.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:40:44.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[14:40:44.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC5
[14:40:44.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:40:44.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[14:40:44.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:40:44.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[14:40:44.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:40:44.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:40:44.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:40:44.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:40:44.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[14:40:44.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:40:44.295] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:44.802] <TB3>     INFO: Expecting 655360 events.
[14:40:56.480] <TB3>     INFO: 655360 events read in total (10963ms).
[14:40:56.491] <TB3>     INFO: Expecting 655360 events.
[14:41:08.013] <TB3>     INFO: 655360 events read in total (10960ms).
[14:41:08.028] <TB3>     INFO: Expecting 655360 events.
[14:41:19.545] <TB3>     INFO: 655360 events read in total (10958ms).
[14:41:19.564] <TB3>     INFO: Expecting 655360 events.
[14:41:31.104] <TB3>     INFO: 655360 events read in total (10989ms).
[14:41:31.127] <TB3>     INFO: Expecting 655360 events.
[14:41:42.644] <TB3>     INFO: 655360 events read in total (10967ms).
[14:41:42.672] <TB3>     INFO: Expecting 655360 events.
[14:41:53.995] <TB3>     INFO: 655360 events read in total (10780ms).
[14:41:54.027] <TB3>     INFO: Expecting 655360 events.
[14:42:05.298] <TB3>     INFO: 655360 events read in total (10727ms).
[14:42:05.334] <TB3>     INFO: Expecting 655360 events.
[14:42:16.800] <TB3>     INFO: 655360 events read in total (10931ms).
[14:42:16.841] <TB3>     INFO: Expecting 655360 events.
[14:42:28.485] <TB3>     INFO: 655360 events read in total (11113ms).
[14:42:28.529] <TB3>     INFO: Expecting 655360 events.
[14:42:40.072] <TB3>     INFO: 655360 events read in total (11016ms).
[14:42:40.120] <TB3>     INFO: Expecting 655360 events.
[14:42:51.649] <TB3>     INFO: 655360 events read in total (11002ms).
[14:42:51.702] <TB3>     INFO: Expecting 655360 events.
[14:43:03.286] <TB3>     INFO: 655360 events read in total (11057ms).
[14:43:03.344] <TB3>     INFO: Expecting 655360 events.
[14:43:14.861] <TB3>     INFO: 655360 events read in total (10991ms).
[14:43:14.924] <TB3>     INFO: Expecting 655360 events.
[14:43:26.617] <TB3>     INFO: 655360 events read in total (11166ms).
[14:43:26.682] <TB3>     INFO: Expecting 655360 events.
[14:43:38.245] <TB3>     INFO: 655360 events read in total (11036ms).
[14:43:38.315] <TB3>     INFO: Expecting 655360 events.
[14:43:49.890] <TB3>     INFO: 655360 events read in total (11049ms).
[14:43:49.968] <TB3>     INFO: Test took 185673ms.
[14:43:50.062] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:50.368] <TB3>     INFO: Expecting 655360 events.
[14:44:02.132] <TB3>     INFO: 655360 events read in total (11049ms).
[14:44:02.143] <TB3>     INFO: Expecting 655360 events.
[14:44:13.710] <TB3>     INFO: 655360 events read in total (11004ms).
[14:44:13.725] <TB3>     INFO: Expecting 655360 events.
[14:44:25.421] <TB3>     INFO: 655360 events read in total (11137ms).
[14:44:25.440] <TB3>     INFO: Expecting 655360 events.
[14:44:37.030] <TB3>     INFO: 655360 events read in total (11033ms).
[14:44:37.054] <TB3>     INFO: Expecting 655360 events.
[14:44:48.682] <TB3>     INFO: 655360 events read in total (11079ms).
[14:44:48.710] <TB3>     INFO: Expecting 655360 events.
[14:44:59.986] <TB3>     INFO: 655360 events read in total (10731ms).
[14:45:00.020] <TB3>     INFO: Expecting 655360 events.
[14:45:11.306] <TB3>     INFO: 655360 events read in total (10749ms).
[14:45:11.342] <TB3>     INFO: Expecting 655360 events.
[14:45:22.996] <TB3>     INFO: 655360 events read in total (11119ms).
[14:45:23.037] <TB3>     INFO: Expecting 655360 events.
[14:45:34.810] <TB3>     INFO: 655360 events read in total (11241ms).
[14:45:34.855] <TB3>     INFO: Expecting 655360 events.
[14:45:46.567] <TB3>     INFO: 655360 events read in total (11185ms).
[14:45:46.616] <TB3>     INFO: Expecting 655360 events.
[14:45:58.266] <TB3>     INFO: 655360 events read in total (11123ms).
[14:45:58.319] <TB3>     INFO: Expecting 655360 events.
[14:46:09.978] <TB3>     INFO: 655360 events read in total (11132ms).
[14:46:10.039] <TB3>     INFO: Expecting 655360 events.
[14:46:21.667] <TB3>     INFO: 655360 events read in total (11101ms).
[14:46:21.728] <TB3>     INFO: Expecting 655360 events.
[14:46:33.315] <TB3>     INFO: 655360 events read in total (11061ms).
[14:46:33.380] <TB3>     INFO: Expecting 655360 events.
[14:46:45.049] <TB3>     INFO: 655360 events read in total (11142ms).
[14:46:45.120] <TB3>     INFO: Expecting 655360 events.
[14:46:56.778] <TB3>     INFO: 655360 events read in total (11132ms).
[14:46:56.852] <TB3>     INFO: Test took 186790ms.
[14:46:57.021] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:57.022] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:46:57.022] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:57.022] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:46:57.022] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:57.023] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:46:57.023] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:57.023] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:46:57.023] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:57.023] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:46:57.023] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:57.024] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:46:57.024] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:57.024] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:46:57.024] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:57.025] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:46:57.025] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:57.025] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:46:57.025] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:57.025] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:46:57.025] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:57.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:46:57.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:57.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:46:57.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:57.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:46:57.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:57.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:46:57.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:57.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:46:57.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:57.028] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:46:57.028] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:57.035] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:57.041] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:57.048] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:57.055] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:57.061] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:46:57.068] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:57.074] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:57.081] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:57.088] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:57.094] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:57.101] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:57.108] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:57.114] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:57.121] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:57.128] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:57.134] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:57.141] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:46:57.148] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:46:57.176] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C0.dat
[14:46:57.177] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C1.dat
[14:46:57.177] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C2.dat
[14:46:57.177] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C3.dat
[14:46:57.190] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C4.dat
[14:46:57.191] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C5.dat
[14:46:57.191] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C6.dat
[14:46:57.191] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C7.dat
[14:46:57.191] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C8.dat
[14:46:57.191] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C9.dat
[14:46:57.191] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C10.dat
[14:46:57.191] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C11.dat
[14:46:57.191] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C12.dat
[14:46:57.192] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C13.dat
[14:46:57.192] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C14.dat
[14:46:57.192] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C15.dat
[14:46:57.548] <TB3>     INFO: Expecting 41600 events.
[14:47:01.393] <TB3>     INFO: 41600 events read in total (3130ms).
[14:47:01.394] <TB3>     INFO: Test took 4199ms.
[14:47:02.044] <TB3>     INFO: Expecting 41600 events.
[14:47:05.888] <TB3>     INFO: 41600 events read in total (3129ms).
[14:47:05.889] <TB3>     INFO: Test took 4189ms.
[14:47:06.531] <TB3>     INFO: Expecting 41600 events.
[14:47:10.369] <TB3>     INFO: 41600 events read in total (3123ms).
[14:47:10.370] <TB3>     INFO: Test took 4180ms.
[14:47:10.669] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:10.801] <TB3>     INFO: Expecting 2560 events.
[14:47:11.757] <TB3>     INFO: 2560 events read in total (241ms).
[14:47:11.758] <TB3>     INFO: Test took 1089ms.
[14:47:11.759] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:12.267] <TB3>     INFO: Expecting 2560 events.
[14:47:13.224] <TB3>     INFO: 2560 events read in total (242ms).
[14:47:13.224] <TB3>     INFO: Test took 1465ms.
[14:47:13.226] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:13.733] <TB3>     INFO: Expecting 2560 events.
[14:47:14.692] <TB3>     INFO: 2560 events read in total (244ms).
[14:47:14.692] <TB3>     INFO: Test took 1466ms.
[14:47:14.695] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:15.201] <TB3>     INFO: Expecting 2560 events.
[14:47:16.156] <TB3>     INFO: 2560 events read in total (241ms).
[14:47:16.157] <TB3>     INFO: Test took 1462ms.
[14:47:16.158] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:16.665] <TB3>     INFO: Expecting 2560 events.
[14:47:17.622] <TB3>     INFO: 2560 events read in total (242ms).
[14:47:17.623] <TB3>     INFO: Test took 1465ms.
[14:47:17.625] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:18.131] <TB3>     INFO: Expecting 2560 events.
[14:47:19.088] <TB3>     INFO: 2560 events read in total (242ms).
[14:47:19.089] <TB3>     INFO: Test took 1464ms.
[14:47:19.091] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:19.597] <TB3>     INFO: Expecting 2560 events.
[14:47:20.553] <TB3>     INFO: 2560 events read in total (241ms).
[14:47:20.553] <TB3>     INFO: Test took 1463ms.
[14:47:20.555] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:21.062] <TB3>     INFO: Expecting 2560 events.
[14:47:22.019] <TB3>     INFO: 2560 events read in total (242ms).
[14:47:22.019] <TB3>     INFO: Test took 1464ms.
[14:47:22.021] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:22.528] <TB3>     INFO: Expecting 2560 events.
[14:47:23.487] <TB3>     INFO: 2560 events read in total (245ms).
[14:47:23.488] <TB3>     INFO: Test took 1467ms.
[14:47:23.490] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:23.996] <TB3>     INFO: Expecting 2560 events.
[14:47:24.955] <TB3>     INFO: 2560 events read in total (244ms).
[14:47:24.955] <TB3>     INFO: Test took 1465ms.
[14:47:24.957] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:25.464] <TB3>     INFO: Expecting 2560 events.
[14:47:26.421] <TB3>     INFO: 2560 events read in total (242ms).
[14:47:26.421] <TB3>     INFO: Test took 1464ms.
[14:47:26.424] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:26.930] <TB3>     INFO: Expecting 2560 events.
[14:47:27.889] <TB3>     INFO: 2560 events read in total (244ms).
[14:47:27.889] <TB3>     INFO: Test took 1465ms.
[14:47:27.891] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:28.400] <TB3>     INFO: Expecting 2560 events.
[14:47:29.358] <TB3>     INFO: 2560 events read in total (244ms).
[14:47:29.358] <TB3>     INFO: Test took 1467ms.
[14:47:29.360] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:29.866] <TB3>     INFO: Expecting 2560 events.
[14:47:30.824] <TB3>     INFO: 2560 events read in total (243ms).
[14:47:30.824] <TB3>     INFO: Test took 1464ms.
[14:47:30.826] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:31.333] <TB3>     INFO: Expecting 2560 events.
[14:47:32.291] <TB3>     INFO: 2560 events read in total (244ms).
[14:47:32.291] <TB3>     INFO: Test took 1465ms.
[14:47:32.293] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:32.800] <TB3>     INFO: Expecting 2560 events.
[14:47:33.758] <TB3>     INFO: 2560 events read in total (244ms).
[14:47:33.759] <TB3>     INFO: Test took 1466ms.
[14:47:33.761] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:34.268] <TB3>     INFO: Expecting 2560 events.
[14:47:35.226] <TB3>     INFO: 2560 events read in total (244ms).
[14:47:35.227] <TB3>     INFO: Test took 1466ms.
[14:47:35.229] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:35.735] <TB3>     INFO: Expecting 2560 events.
[14:47:36.693] <TB3>     INFO: 2560 events read in total (243ms).
[14:47:36.694] <TB3>     INFO: Test took 1465ms.
[14:47:36.695] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:37.202] <TB3>     INFO: Expecting 2560 events.
[14:47:38.162] <TB3>     INFO: 2560 events read in total (245ms).
[14:47:38.162] <TB3>     INFO: Test took 1467ms.
[14:47:38.164] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:38.670] <TB3>     INFO: Expecting 2560 events.
[14:47:39.629] <TB3>     INFO: 2560 events read in total (244ms).
[14:47:39.629] <TB3>     INFO: Test took 1465ms.
[14:47:39.631] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:40.138] <TB3>     INFO: Expecting 2560 events.
[14:47:41.097] <TB3>     INFO: 2560 events read in total (244ms).
[14:47:41.097] <TB3>     INFO: Test took 1466ms.
[14:47:41.099] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:41.607] <TB3>     INFO: Expecting 2560 events.
[14:47:42.565] <TB3>     INFO: 2560 events read in total (244ms).
[14:47:42.565] <TB3>     INFO: Test took 1466ms.
[14:47:42.567] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:43.074] <TB3>     INFO: Expecting 2560 events.
[14:47:44.033] <TB3>     INFO: 2560 events read in total (244ms).
[14:47:44.033] <TB3>     INFO: Test took 1466ms.
[14:47:44.035] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:44.542] <TB3>     INFO: Expecting 2560 events.
[14:47:45.500] <TB3>     INFO: 2560 events read in total (243ms).
[14:47:45.500] <TB3>     INFO: Test took 1465ms.
[14:47:45.502] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:46.009] <TB3>     INFO: Expecting 2560 events.
[14:47:46.968] <TB3>     INFO: 2560 events read in total (244ms).
[14:47:46.969] <TB3>     INFO: Test took 1467ms.
[14:47:46.971] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:47.477] <TB3>     INFO: Expecting 2560 events.
[14:47:48.437] <TB3>     INFO: 2560 events read in total (245ms).
[14:47:48.438] <TB3>     INFO: Test took 1468ms.
[14:47:48.440] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:48.946] <TB3>     INFO: Expecting 2560 events.
[14:47:49.906] <TB3>     INFO: 2560 events read in total (245ms).
[14:47:49.907] <TB3>     INFO: Test took 1467ms.
[14:47:49.909] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:50.415] <TB3>     INFO: Expecting 2560 events.
[14:47:51.375] <TB3>     INFO: 2560 events read in total (245ms).
[14:47:51.375] <TB3>     INFO: Test took 1466ms.
[14:47:51.378] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:51.884] <TB3>     INFO: Expecting 2560 events.
[14:47:52.842] <TB3>     INFO: 2560 events read in total (243ms).
[14:47:52.843] <TB3>     INFO: Test took 1465ms.
[14:47:52.845] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:53.352] <TB3>     INFO: Expecting 2560 events.
[14:47:54.310] <TB3>     INFO: 2560 events read in total (244ms).
[14:47:54.311] <TB3>     INFO: Test took 1467ms.
[14:47:54.313] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:54.819] <TB3>     INFO: Expecting 2560 events.
[14:47:55.778] <TB3>     INFO: 2560 events read in total (244ms).
[14:47:55.778] <TB3>     INFO: Test took 1466ms.
[14:47:55.780] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:56.287] <TB3>     INFO: Expecting 2560 events.
[14:47:57.246] <TB3>     INFO: 2560 events read in total (244ms).
[14:47:57.246] <TB3>     INFO: Test took 1466ms.
[14:47:58.259] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[14:47:58.259] <TB3>     INFO: PH scale (per ROC):    77  79  78  74  77  77  75  81  80  79  86  69  70  77  70  77
[14:47:58.259] <TB3>     INFO: PH offset (per ROC):  177 170 193 177 187 171 192 183 173 184 164 152 178 176 175 191
[14:47:58.432] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:47:58.434] <TB3>     INFO: ######################################################################
[14:47:58.434] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:47:58.434] <TB3>     INFO: ######################################################################
[14:47:58.435] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:47:58.446] <TB3>     INFO: scanning low vcal = 10
[14:47:58.789] <TB3>     INFO: Expecting 41600 events.
[14:48:02.501] <TB3>     INFO: 41600 events read in total (2998ms).
[14:48:02.501] <TB3>     INFO: Test took 4055ms.
[14:48:02.504] <TB3>     INFO: scanning low vcal = 20
[14:48:03.010] <TB3>     INFO: Expecting 41600 events.
[14:48:06.723] <TB3>     INFO: 41600 events read in total (2998ms).
[14:48:06.724] <TB3>     INFO: Test took 4220ms.
[14:48:06.725] <TB3>     INFO: scanning low vcal = 30
[14:48:07.231] <TB3>     INFO: Expecting 41600 events.
[14:48:10.965] <TB3>     INFO: 41600 events read in total (3019ms).
[14:48:10.966] <TB3>     INFO: Test took 4241ms.
[14:48:10.968] <TB3>     INFO: scanning low vcal = 40
[14:48:11.468] <TB3>     INFO: Expecting 41600 events.
[14:48:15.705] <TB3>     INFO: 41600 events read in total (3522ms).
[14:48:15.706] <TB3>     INFO: Test took 4738ms.
[14:48:15.709] <TB3>     INFO: scanning low vcal = 50
[14:48:16.125] <TB3>     INFO: Expecting 41600 events.
[14:48:20.382] <TB3>     INFO: 41600 events read in total (3541ms).
[14:48:20.383] <TB3>     INFO: Test took 4674ms.
[14:48:20.386] <TB3>     INFO: scanning low vcal = 60
[14:48:20.803] <TB3>     INFO: Expecting 41600 events.
[14:48:25.067] <TB3>     INFO: 41600 events read in total (3549ms).
[14:48:25.068] <TB3>     INFO: Test took 4682ms.
[14:48:25.070] <TB3>     INFO: scanning low vcal = 70
[14:48:25.491] <TB3>     INFO: Expecting 41600 events.
[14:48:29.725] <TB3>     INFO: 41600 events read in total (3519ms).
[14:48:29.726] <TB3>     INFO: Test took 4656ms.
[14:48:29.728] <TB3>     INFO: scanning low vcal = 80
[14:48:30.146] <TB3>     INFO: Expecting 41600 events.
[14:48:34.411] <TB3>     INFO: 41600 events read in total (3550ms).
[14:48:34.412] <TB3>     INFO: Test took 4684ms.
[14:48:34.414] <TB3>     INFO: scanning low vcal = 90
[14:48:34.831] <TB3>     INFO: Expecting 41600 events.
[14:48:39.089] <TB3>     INFO: 41600 events read in total (3543ms).
[14:48:39.091] <TB3>     INFO: Test took 4676ms.
[14:48:39.095] <TB3>     INFO: scanning low vcal = 100
[14:48:39.510] <TB3>     INFO: Expecting 41600 events.
[14:48:43.902] <TB3>     INFO: 41600 events read in total (3677ms).
[14:48:43.903] <TB3>     INFO: Test took 4808ms.
[14:48:43.906] <TB3>     INFO: scanning low vcal = 110
[14:48:44.320] <TB3>     INFO: Expecting 41600 events.
[14:48:48.603] <TB3>     INFO: 41600 events read in total (3568ms).
[14:48:48.604] <TB3>     INFO: Test took 4698ms.
[14:48:48.607] <TB3>     INFO: scanning low vcal = 120
[14:48:49.023] <TB3>     INFO: Expecting 41600 events.
[14:48:53.267] <TB3>     INFO: 41600 events read in total (3529ms).
[14:48:53.268] <TB3>     INFO: Test took 4661ms.
[14:48:53.271] <TB3>     INFO: scanning low vcal = 130
[14:48:53.690] <TB3>     INFO: Expecting 41600 events.
[14:48:57.954] <TB3>     INFO: 41600 events read in total (3550ms).
[14:48:57.955] <TB3>     INFO: Test took 4684ms.
[14:48:57.957] <TB3>     INFO: scanning low vcal = 140
[14:48:58.379] <TB3>     INFO: Expecting 41600 events.
[14:49:02.635] <TB3>     INFO: 41600 events read in total (3541ms).
[14:49:02.635] <TB3>     INFO: Test took 4678ms.
[14:49:02.638] <TB3>     INFO: scanning low vcal = 150
[14:49:03.056] <TB3>     INFO: Expecting 41600 events.
[14:49:07.313] <TB3>     INFO: 41600 events read in total (3543ms).
[14:49:07.314] <TB3>     INFO: Test took 4676ms.
[14:49:07.317] <TB3>     INFO: scanning low vcal = 160
[14:49:07.736] <TB3>     INFO: Expecting 41600 events.
[14:49:11.999] <TB3>     INFO: 41600 events read in total (3548ms).
[14:49:11.000] <TB3>     INFO: Test took 4683ms.
[14:49:11.003] <TB3>     INFO: scanning low vcal = 170
[14:49:12.419] <TB3>     INFO: Expecting 41600 events.
[14:49:16.672] <TB3>     INFO: 41600 events read in total (3538ms).
[14:49:16.672] <TB3>     INFO: Test took 4669ms.
[14:49:16.676] <TB3>     INFO: scanning low vcal = 180
[14:49:17.094] <TB3>     INFO: Expecting 41600 events.
[14:49:21.379] <TB3>     INFO: 41600 events read in total (3570ms).
[14:49:21.379] <TB3>     INFO: Test took 4703ms.
[14:49:21.382] <TB3>     INFO: scanning low vcal = 190
[14:49:21.800] <TB3>     INFO: Expecting 41600 events.
[14:49:26.049] <TB3>     INFO: 41600 events read in total (3534ms).
[14:49:26.049] <TB3>     INFO: Test took 4667ms.
[14:49:26.052] <TB3>     INFO: scanning low vcal = 200
[14:49:26.469] <TB3>     INFO: Expecting 41600 events.
[14:49:30.728] <TB3>     INFO: 41600 events read in total (3544ms).
[14:49:30.729] <TB3>     INFO: Test took 4677ms.
[14:49:30.731] <TB3>     INFO: scanning low vcal = 210
[14:49:31.149] <TB3>     INFO: Expecting 41600 events.
[14:49:35.427] <TB3>     INFO: 41600 events read in total (3563ms).
[14:49:35.428] <TB3>     INFO: Test took 4697ms.
[14:49:35.431] <TB3>     INFO: scanning low vcal = 220
[14:49:35.847] <TB3>     INFO: Expecting 41600 events.
[14:49:40.110] <TB3>     INFO: 41600 events read in total (3548ms).
[14:49:40.111] <TB3>     INFO: Test took 4680ms.
[14:49:40.114] <TB3>     INFO: scanning low vcal = 230
[14:49:40.530] <TB3>     INFO: Expecting 41600 events.
[14:49:44.805] <TB3>     INFO: 41600 events read in total (3560ms).
[14:49:44.806] <TB3>     INFO: Test took 4692ms.
[14:49:44.808] <TB3>     INFO: scanning low vcal = 240
[14:49:45.226] <TB3>     INFO: Expecting 41600 events.
[14:49:49.456] <TB3>     INFO: 41600 events read in total (3515ms).
[14:49:49.457] <TB3>     INFO: Test took 4649ms.
[14:49:49.460] <TB3>     INFO: scanning low vcal = 250
[14:49:49.879] <TB3>     INFO: Expecting 41600 events.
[14:49:54.098] <TB3>     INFO: 41600 events read in total (3504ms).
[14:49:54.098] <TB3>     INFO: Test took 4638ms.
[14:49:54.103] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:49:54.522] <TB3>     INFO: Expecting 41600 events.
[14:49:58.737] <TB3>     INFO: 41600 events read in total (3500ms).
[14:49:58.737] <TB3>     INFO: Test took 4634ms.
[14:49:58.741] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:49:59.161] <TB3>     INFO: Expecting 41600 events.
[14:50:03.394] <TB3>     INFO: 41600 events read in total (3518ms).
[14:50:03.395] <TB3>     INFO: Test took 4654ms.
[14:50:03.398] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:50:03.817] <TB3>     INFO: Expecting 41600 events.
[14:50:08.039] <TB3>     INFO: 41600 events read in total (3507ms).
[14:50:08.040] <TB3>     INFO: Test took 4642ms.
[14:50:08.043] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:50:08.463] <TB3>     INFO: Expecting 41600 events.
[14:50:12.703] <TB3>     INFO: 41600 events read in total (3525ms).
[14:50:12.705] <TB3>     INFO: Test took 4662ms.
[14:50:12.708] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:50:13.127] <TB3>     INFO: Expecting 41600 events.
[14:50:17.362] <TB3>     INFO: 41600 events read in total (3520ms).
[14:50:17.363] <TB3>     INFO: Test took 4655ms.
[14:50:17.901] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:50:17.904] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:50:17.904] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:50:17.904] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:50:17.904] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:50:17.905] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:50:17.905] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:50:17.905] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:50:17.905] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:50:17.905] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:50:17.905] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:50:17.906] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:50:17.906] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:50:17.906] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:50:17.906] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:50:17.906] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:50:17.906] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:50:55.914] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:50:55.914] <TB3>     INFO: non-linearity mean:  0.956 0.950 0.957 0.959 0.957 0.950 0.956 0.962 0.952 0.955 0.959 0.952 0.956 0.954 0.943 0.958
[14:50:55.914] <TB3>     INFO: non-linearity RMS:   0.005 0.006 0.006 0.005 0.006 0.007 0.007 0.005 0.007 0.008 0.005 0.008 0.006 0.006 0.008 0.006
[14:50:55.915] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:50:55.938] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:50:55.961] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:50:55.983] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:50:56.006] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:50:56.028] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:50:56.051] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:50:56.074] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:50:56.096] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:50:56.119] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:50:56.141] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:50:56.164] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:50:56.186] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:50:56.209] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:50:56.231] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:50:56.254] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-05_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:50:56.276] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[14:50:56.277] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:50:56.284] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:50:56.284] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:50:56.286] <TB3>     INFO: ######################################################################
[14:50:56.287] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:50:56.287] <TB3>     INFO: ######################################################################
[14:50:56.289] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:50:56.299] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:50:56.299] <TB3>     INFO:     run 1 of 1
[14:50:56.299] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:50:56.642] <TB3>     INFO: Expecting 3120000 events.
[14:51:48.038] <TB3>     INFO: 1321120 events read in total (50681ms).
[14:52:38.217] <TB3>     INFO: 2640505 events read in total (100860ms).
[14:52:56.636] <TB3>     INFO: 3120000 events read in total (119280ms).
[14:52:56.675] <TB3>     INFO: Test took 120377ms.
[14:52:56.745] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:56.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:58.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:59.672] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:53:01.033] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:53:02.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:53:03.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:53:05.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:53:06.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:53:07.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:09.300] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:10.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:12.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:13.380] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:14.824] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:16.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:17.637] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:19.008] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 383311872
[14:53:19.040] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:53:19.040] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.609, RMS = 0.9637
[14:53:19.040] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:53:19.040] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:53:19.040] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.1952, RMS = 1.2983
[14:53:19.040] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:53:19.041] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:53:19.041] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2767, RMS = 0.839726
[14:53:19.041] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:53:19.041] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:53:19.041] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1424, RMS = 1.00451
[14:53:19.041] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:53:19.042] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:53:19.042] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8863, RMS = 0.987909
[14:53:19.042] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:53:19.042] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:53:19.042] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8164, RMS = 1.21405
[14:53:19.042] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:53:19.044] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:53:19.044] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8597, RMS = 1.16068
[14:53:19.044] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:53:19.044] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:53:19.044] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9858, RMS = 1.14284
[14:53:19.044] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:53:19.045] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:53:19.045] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2972, RMS = 1.04145
[14:53:19.045] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:53:19.045] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:53:19.045] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0402, RMS = 1.31787
[14:53:19.045] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:53:19.046] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:53:19.046] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.4361, RMS = 1.98405
[14:53:19.046] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:53:19.046] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:53:19.046] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.2358, RMS = 1.88755
[14:53:19.046] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[14:53:19.047] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:53:19.047] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.7124, RMS = 1.99676
[14:53:19.047] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[14:53:19.047] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:53:19.047] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.3935, RMS = 2.0759
[14:53:19.047] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[14:53:19.048] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:53:19.048] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5983, RMS = 1.33541
[14:53:19.048] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:53:19.048] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:53:19.048] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.8554, RMS = 1.53666
[14:53:19.048] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:53:19.049] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:53:19.049] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2063, RMS = 0.982986
[14:53:19.049] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:53:19.049] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:53:19.049] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.971, RMS = 1.11279
[14:53:19.049] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:53:19.050] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:53:19.050] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5139, RMS = 1.08658
[14:53:19.050] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:53:19.050] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:53:19.050] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6265, RMS = 1.58136
[14:53:19.051] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:53:19.052] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:53:19.052] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.0947, RMS = 1.63279
[14:53:19.052] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[14:53:19.052] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:53:19.052] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.3684, RMS = 1.52289
[14:53:19.052] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 74
[14:53:19.053] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:53:19.053] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.718, RMS = 2.06714
[14:53:19.053] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:53:19.053] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:53:19.053] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.9864, RMS = 1.94509
[14:53:19.053] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[14:53:19.054] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:53:19.054] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6094, RMS = 1.53837
[14:53:19.054] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:53:19.054] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:53:19.054] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6078, RMS = 1.33171
[14:53:19.054] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:53:19.055] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:53:19.055] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3291, RMS = 1.20666
[14:53:19.055] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:53:19.055] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:53:19.055] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0789, RMS = 1.82075
[14:53:19.055] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:53:19.056] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:53:19.056] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.7504, RMS = 1.61935
[14:53:19.056] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:53:19.056] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:53:19.056] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6141, RMS = 1.23607
[14:53:19.056] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:53:19.057] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:53:19.057] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5637, RMS = 0.922245
[14:53:19.057] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:53:19.057] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:53:19.057] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8175, RMS = 1.29757
[14:53:19.057] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:53:19.060] <TB3>     INFO: PixTestBB3Map::doTest() done with 1 decoding errors: , duration: 142 seconds
[14:53:19.060] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:53:19.060] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:53:19.157] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:53:19.157] <TB3>     INFO: enter test to run
[14:53:19.157] <TB3>     INFO:   test:  no parameter change
[14:53:19.158] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 381mA
[14:53:19.158] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.9mA
[14:53:19.158] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[14:53:19.158] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:53:19.652] <TB3>    QUIET: Connection to board 24 closed.
[14:53:19.653] <TB3>     INFO: pXar: this is the end, my friend
[14:53:19.653] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
