
08-i2c.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000022  00800100  000003d4  00000468  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000003d4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000045  00800122  00800122  0000048a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000048a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000004bc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000c0  00000000  00000000  000004fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000d19  00000000  00000000  000005bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000913  00000000  00000000  000012d5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000066b  00000000  00000000  00001be8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001e4  00000000  00000000  00002254  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000537  00000000  00000000  00002438  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000052f  00000000  00000000  0000296f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  00002e9e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 6c 00 	jmp	0xd8	; 0xd8 <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__vector_18>
  4c:	0c 94 4c 01 	jmp	0x298	; 0x298 <__vector_19>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e4 ed       	ldi	r30, 0xD4	; 212
  7c:	f3 e0       	ldi	r31, 0x03	; 3
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a2 32       	cpi	r26, 0x22	; 34
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a2 e2       	ldi	r26, 0x22	; 34
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a7 36       	cpi	r26, 0x67	; 103
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
  9e:	0c 94 e8 01 	jmp	0x3d0	; 0x3d0 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:
 * Returns:  none
 **********************************************************************/
int main(void)
{
    // Initialize I2C (TWI)
    twi_init();
  a6:	0e 94 e2 00 	call	0x1c4	; 0x1c4 <twi_init>

    // Initialize UART to asynchronous, 8N1, 9600
    uart_init(UART_BAUD_SELECT(9600, F_CPU));
  aa:	87 e6       	ldi	r24, 0x67	; 103
  ac:	90 e0       	ldi	r25, 0x00	; 0
  ae:	0e 94 76 01 	call	0x2ec	; 0x2ec <uart_init>

    // Configure 16-bit Timer/Counter1 to update FSM
    // Set prescaler to 33 ms and enable interrupt
    TIM1_overflow_33ms();
  b2:	e1 e8       	ldi	r30, 0x81	; 129
  b4:	f0 e0       	ldi	r31, 0x00	; 0
  b6:	80 81       	ld	r24, Z
  b8:	8a 7f       	andi	r24, 0xFA	; 250
  ba:	80 83       	st	Z, r24
  bc:	80 81       	ld	r24, Z
  be:	82 60       	ori	r24, 0x02	; 2
  c0:	80 83       	st	Z, r24
    TIM1_overflow_interrupt_enable();
  c2:	ef e6       	ldi	r30, 0x6F	; 111
  c4:	f0 e0       	ldi	r31, 0x00	; 0
  c6:	80 81       	ld	r24, Z
  c8:	81 60       	ori	r24, 0x01	; 1
  ca:	80 83       	st	Z, r24

    // Enables interrupts by setting the global interrupt mask
    sei();
  cc:	78 94       	sei

    // Put strings to ringbuffer for transmitting via UART
    uart_puts("\r\nScan I2C-bus for devices:\r\n");
  ce:	82 e0       	ldi	r24, 0x02	; 2
  d0:	91 e0       	ldi	r25, 0x01	; 1
  d2:	0e 94 a4 01 	call	0x348	; 0x348 <uart_puts>
  d6:	ff cf       	rjmp	.-2      	; 0xd6 <main+0x30>

000000d8 <__vector_13>:
 * Function: Timer/Counter1 overflow interrupt
 * Purpose:  Update Finite State Machine and test I2C slave addresses 
 *           between 8 and 119.
 **********************************************************************/
ISR(TIMER1_OVF_vect)
{
  d8:	1f 92       	push	r1
  da:	0f 92       	push	r0
  dc:	0f b6       	in	r0, 0x3f	; 63
  de:	0f 92       	push	r0
  e0:	11 24       	eor	r1, r1
  e2:	1f 93       	push	r17
  e4:	2f 93       	push	r18
  e6:	3f 93       	push	r19
  e8:	4f 93       	push	r20
  ea:	5f 93       	push	r21
  ec:	6f 93       	push	r22
  ee:	7f 93       	push	r23
  f0:	8f 93       	push	r24
  f2:	9f 93       	push	r25
  f4:	af 93       	push	r26
  f6:	bf 93       	push	r27
  f8:	ef 93       	push	r30
  fa:	ff 93       	push	r31
  fc:	cf 93       	push	r28
  fe:	df 93       	push	r29
 100:	00 d0       	rcall	.+0      	; 0x102 <__vector_13+0x2a>
 102:	cd b7       	in	r28, 0x3d	; 61
 104:	de b7       	in	r29, 0x3e	; 62
    static state_t state = STATE_IDLE;  // Current state of the FSM
    static uint8_t addr = 7;            // I2C slave address
    uint8_t result = 1;    
    uint8_t hodnota = 0;             // ACK result from the bus
    char uart_string[2] = "00"; // String for converting numbers by itoa()
 106:	80 e3       	ldi	r24, 0x30	; 48
 108:	90 e3       	ldi	r25, 0x30	; 48
 10a:	9a 83       	std	Y+2, r25	; 0x02
 10c:	89 83       	std	Y+1, r24	; 0x01

    // FSM
    switch (state)
 10e:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <state.1964>
 112:	82 30       	cpi	r24, 0x02	; 2
 114:	b9 f0       	breq	.+46     	; 0x144 <__vector_13+0x6c>
 116:	83 30       	cpi	r24, 0x03	; 3
 118:	39 f1       	breq	.+78     	; 0x168 <__vector_13+0x90>
 11a:	81 30       	cpi	r24, 0x01	; 1
 11c:	d1 f5       	brne	.+116    	; 0x192 <__vector_13+0xba>
    {
    // Increment I2C slave address
    case STATE_IDLE:
        addr++;
 11e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 122:	91 e0       	ldi	r25, 0x01	; 1
 124:	98 0f       	add	r25, r24
 126:	90 93 00 01 	sts	0x0100, r25	; 0x800100 <__data_start>
        // If slave address is between 8 and 119 then move to SEND state
        if ((addr > 7) && (addr < 120))
 12a:	87 50       	subi	r24, 0x07	; 7
 12c:	80 37       	cpi	r24, 0x70	; 112
 12e:	20 f4       	brcc	.+8      	; 0x138 <__vector_13+0x60>
            state = STATE_SEND;
 130:	82 e0       	ldi	r24, 0x02	; 2
 132:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
 136:	30 c0       	rjmp	.+96     	; 0x198 <__vector_13+0xc0>
        else {
            addr = 0;
 138:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
            state = STATE_IDLE;
 13c:	81 e0       	ldi	r24, 0x01	; 1
 13e:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
 142:	2a c0       	rjmp	.+84     	; 0x198 <__vector_13+0xc0>
        // |      from Master       | from Slave |
        // +------------------------+------------+
        // | 7  6  5  4  3  2  1  0 |     ACK    |
        // |a6 a5 a4 a3 a2 a1 a0 R/W|   result   |
        // +------------------------+------------+
        result = twi_start((addr<<1) + TWI_WRITE);
 144:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 148:	88 0f       	add	r24, r24
 14a:	0e 94 f1 00 	call	0x1e2	; 0x1e2 <twi_start>
 14e:	18 2f       	mov	r17, r24
        twi_stop();
 150:	0e 94 1a 01 	call	0x234	; 0x234 <twi_stop>
        /* Test result from I2C bus. If it is 0 then move to ACK state, 
         * otherwise move to IDLE */
        if (result == 0)
 154:	11 11       	cpse	r17, r1
 156:	04 c0       	rjmp	.+8      	; 0x160 <__vector_13+0x88>
            state = STATE_ACK;
 158:	83 e0       	ldi	r24, 0x03	; 3
 15a:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
 15e:	1c c0       	rjmp	.+56     	; 0x198 <__vector_13+0xc0>
        else
            state = STATE_IDLE;
 160:	81 e0       	ldi	r24, 0x01	; 1
 162:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
 166:	18 c0       	rjmp	.+48     	; 0x198 <__vector_13+0xc0>
        break;

    // A module connected to the bus was found
    case STATE_ACK:
        // Send info about active I2C slave to UART and move to IDLE
        hodnota = twi_read_ack();
 168:	0e 94 0f 01 	call	0x21e	; 0x21e <twi_read_ack>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 16c:	40 e1       	ldi	r20, 0x10	; 16
 16e:	be 01       	movw	r22, r28
 170:	6f 5f       	subi	r22, 0xFF	; 255
 172:	7f 4f       	sbci	r23, 0xFF	; 255
 174:	90 e0       	ldi	r25, 0x00	; 0
 176:	0e 94 b3 01 	call	0x366	; 0x366 <__itoa_ncheck>


//        itoa(addr, uart_string, 16);
        itoa(hodnota, uart_string, 16);
        uart_puts(uart_string);
 17a:	ce 01       	movw	r24, r28
 17c:	01 96       	adiw	r24, 0x01	; 1
 17e:	0e 94 a4 01 	call	0x348	; 0x348 <uart_puts>
        uart_puts(" ");
 182:	80 e2       	ldi	r24, 0x20	; 32
 184:	91 e0       	ldi	r25, 0x01	; 1
 186:	0e 94 a4 01 	call	0x348	; 0x348 <uart_puts>

        state = STATE_IDLE;
 18a:	81 e0       	ldi	r24, 0x01	; 1
 18c:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
        break;
 190:	03 c0       	rjmp	.+6      	; 0x198 <__vector_13+0xc0>

    // If something unexpected happens then move to IDLE
    default:
        state = STATE_IDLE;
 192:	81 e0       	ldi	r24, 0x01	; 1
 194:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
        break;
    }
 198:	0f 90       	pop	r0
 19a:	0f 90       	pop	r0
 19c:	df 91       	pop	r29
 19e:	cf 91       	pop	r28
 1a0:	ff 91       	pop	r31
 1a2:	ef 91       	pop	r30
 1a4:	bf 91       	pop	r27
 1a6:	af 91       	pop	r26
 1a8:	9f 91       	pop	r25
 1aa:	8f 91       	pop	r24
 1ac:	7f 91       	pop	r23
 1ae:	6f 91       	pop	r22
 1b0:	5f 91       	pop	r21
 1b2:	4f 91       	pop	r20
 1b4:	3f 91       	pop	r19
 1b6:	2f 91       	pop	r18
 1b8:	1f 91       	pop	r17
 1ba:	0f 90       	pop	r0
 1bc:	0f be       	out	0x3f, r0	; 63
 1be:	0f 90       	pop	r0
 1c0:	1f 90       	pop	r1
 1c2:	18 95       	reti

000001c4 <twi_init>:
{
    TWCR = _BV(TWINT) | _BV(TWEN);

    while ((TWCR & _BV(TWINT)) == 0);
    return (TWDR);
}
 1c4:	87 b1       	in	r24, 0x07	; 7
 1c6:	8f 7c       	andi	r24, 0xCF	; 207
 1c8:	87 b9       	out	0x07, r24	; 7
 1ca:	88 b1       	in	r24, 0x08	; 8
 1cc:	80 63       	ori	r24, 0x30	; 48
 1ce:	88 b9       	out	0x08, r24	; 8
 1d0:	e9 eb       	ldi	r30, 0xB9	; 185
 1d2:	f0 e0       	ldi	r31, 0x00	; 0
 1d4:	80 81       	ld	r24, Z
 1d6:	8c 7f       	andi	r24, 0xFC	; 252
 1d8:	80 83       	st	Z, r24
 1da:	88 e9       	ldi	r24, 0x98	; 152
 1dc:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
 1e0:	08 95       	ret

000001e2 <twi_start>:
 1e2:	94 ea       	ldi	r25, 0xA4	; 164
 1e4:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 1e8:	ec eb       	ldi	r30, 0xBC	; 188
 1ea:	f0 e0       	ldi	r31, 0x00	; 0
 1ec:	90 81       	ld	r25, Z
 1ee:	99 23       	and	r25, r25
 1f0:	ec f7       	brge	.-6      	; 0x1ec <twi_start+0xa>
 1f2:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
 1f6:	84 e8       	ldi	r24, 0x84	; 132
 1f8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 1fc:	ec eb       	ldi	r30, 0xBC	; 188
 1fe:	f0 e0       	ldi	r31, 0x00	; 0
 200:	80 81       	ld	r24, Z
 202:	88 23       	and	r24, r24
 204:	ec f7       	brge	.-6      	; 0x200 <twi_start+0x1e>
 206:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 20a:	98 7f       	andi	r25, 0xF8	; 248
 20c:	98 31       	cpi	r25, 0x18	; 24
 20e:	29 f0       	breq	.+10     	; 0x21a <twi_start+0x38>
 210:	81 e0       	ldi	r24, 0x01	; 1
 212:	90 34       	cpi	r25, 0x40	; 64
 214:	19 f4       	brne	.+6      	; 0x21c <twi_start+0x3a>
 216:	80 e0       	ldi	r24, 0x00	; 0
 218:	08 95       	ret
 21a:	80 e0       	ldi	r24, 0x00	; 0
 21c:	08 95       	ret

0000021e <twi_read_ack>:
 21e:	84 ec       	ldi	r24, 0xC4	; 196
 220:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 224:	ec eb       	ldi	r30, 0xBC	; 188
 226:	f0 e0       	ldi	r31, 0x00	; 0
 228:	80 81       	ld	r24, Z
 22a:	88 23       	and	r24, r24
 22c:	ec f7       	brge	.-6      	; 0x228 <twi_read_ack+0xa>
 22e:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
 232:	08 95       	ret

00000234 <twi_stop>:
 * Purpose:  Generates stop condition on TWI bus.
 * Returns:  none
 **********************************************************************/
void twi_stop(void)
{
    TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN);
 234:	84 e9       	ldi	r24, 0x94	; 148
 236:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 23a:	08 95       	ret

0000023c <__vector_18>:
    /* store buffer index */
    UART_RxTail = tmptail;

    UART_LastRxError = 0;
    return (lastRxError << 8) + data;
}/* uart_getc */
 23c:	1f 92       	push	r1
 23e:	0f 92       	push	r0
 240:	0f b6       	in	r0, 0x3f	; 63
 242:	0f 92       	push	r0
 244:	11 24       	eor	r1, r1
 246:	2f 93       	push	r18
 248:	8f 93       	push	r24
 24a:	9f 93       	push	r25
 24c:	ef 93       	push	r30
 24e:	ff 93       	push	r31
 250:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 254:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 258:	8c 71       	andi	r24, 0x1C	; 28
 25a:	e0 91 24 01 	lds	r30, 0x0124	; 0x800124 <UART_RxHead>
 25e:	ef 5f       	subi	r30, 0xFF	; 255
 260:	ef 71       	andi	r30, 0x1F	; 31
 262:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <UART_RxTail>
 266:	e9 17       	cp	r30, r25
 268:	39 f0       	breq	.+14     	; 0x278 <__vector_18+0x3c>
 26a:	e0 93 24 01 	sts	0x0124, r30	; 0x800124 <UART_RxHead>
 26e:	f0 e0       	ldi	r31, 0x00	; 0
 270:	e9 5d       	subi	r30, 0xD9	; 217
 272:	fe 4f       	sbci	r31, 0xFE	; 254
 274:	20 83       	st	Z, r18
 276:	01 c0       	rjmp	.+2      	; 0x27a <__vector_18+0x3e>
 278:	82 e0       	ldi	r24, 0x02	; 2
 27a:	90 91 22 01 	lds	r25, 0x0122	; 0x800122 <__data_end>
 27e:	89 2b       	or	r24, r25
 280:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <__data_end>
 284:	ff 91       	pop	r31
 286:	ef 91       	pop	r30
 288:	9f 91       	pop	r25
 28a:	8f 91       	pop	r24
 28c:	2f 91       	pop	r18
 28e:	0f 90       	pop	r0
 290:	0f be       	out	0x3f, r0	; 63
 292:	0f 90       	pop	r0
 294:	1f 90       	pop	r1
 296:	18 95       	reti

00000298 <__vector_19>:
 298:	1f 92       	push	r1
 29a:	0f 92       	push	r0
 29c:	0f b6       	in	r0, 0x3f	; 63
 29e:	0f 92       	push	r0
 2a0:	11 24       	eor	r1, r1
 2a2:	8f 93       	push	r24
 2a4:	9f 93       	push	r25
 2a6:	ef 93       	push	r30
 2a8:	ff 93       	push	r31
 2aa:	90 91 26 01 	lds	r25, 0x0126	; 0x800126 <UART_TxHead>
 2ae:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <UART_TxTail>
 2b2:	98 17       	cp	r25, r24
 2b4:	69 f0       	breq	.+26     	; 0x2d0 <__vector_19+0x38>
 2b6:	e0 91 25 01 	lds	r30, 0x0125	; 0x800125 <UART_TxTail>
 2ba:	ef 5f       	subi	r30, 0xFF	; 255
 2bc:	ef 71       	andi	r30, 0x1F	; 31
 2be:	e0 93 25 01 	sts	0x0125, r30	; 0x800125 <UART_TxTail>
 2c2:	f0 e0       	ldi	r31, 0x00	; 0
 2c4:	e9 5b       	subi	r30, 0xB9	; 185
 2c6:	fe 4f       	sbci	r31, 0xFE	; 254
 2c8:	80 81       	ld	r24, Z
 2ca:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 2ce:	05 c0       	rjmp	.+10     	; 0x2da <__vector_19+0x42>
 2d0:	e1 ec       	ldi	r30, 0xC1	; 193
 2d2:	f0 e0       	ldi	r31, 0x00	; 0
 2d4:	80 81       	ld	r24, Z
 2d6:	8f 7d       	andi	r24, 0xDF	; 223
 2d8:	80 83       	st	Z, r24
 2da:	ff 91       	pop	r31
 2dc:	ef 91       	pop	r30
 2de:	9f 91       	pop	r25
 2e0:	8f 91       	pop	r24
 2e2:	0f 90       	pop	r0
 2e4:	0f be       	out	0x3f, r0	; 63
 2e6:	0f 90       	pop	r0
 2e8:	1f 90       	pop	r1
 2ea:	18 95       	reti

000002ec <uart_init>:
 2ec:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <UART_TxHead>
 2f0:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <UART_TxTail>
 2f4:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <UART_RxHead>
 2f8:	10 92 23 01 	sts	0x0123, r1	; 0x800123 <UART_RxTail>
 2fc:	99 23       	and	r25, r25
 2fe:	1c f4       	brge	.+6      	; 0x306 <uart_init+0x1a>
 300:	22 e0       	ldi	r18, 0x02	; 2
 302:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 306:	90 78       	andi	r25, 0x80	; 128
 308:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
 30c:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
 310:	88 e9       	ldi	r24, 0x98	; 152
 312:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
 316:	86 e0       	ldi	r24, 0x06	; 6
 318:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
 31c:	08 95       	ret

0000031e <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;


    tmphead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
 31e:	20 91 26 01 	lds	r18, 0x0126	; 0x800126 <UART_TxHead>
 322:	2f 5f       	subi	r18, 0xFF	; 255
 324:	2f 71       	andi	r18, 0x1F	; 31

    while (tmphead == UART_TxTail)
 326:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <UART_TxTail>
 32a:	29 17       	cp	r18, r25
 32c:	e1 f3       	breq	.-8      	; 0x326 <uart_putc+0x8>
    {
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
 32e:	e2 2f       	mov	r30, r18
 330:	f0 e0       	ldi	r31, 0x00	; 0
 332:	e9 5b       	subi	r30, 0xB9	; 185
 334:	fe 4f       	sbci	r31, 0xFE	; 254
 336:	80 83       	st	Z, r24
    UART_TxHead         = tmphead;
 338:	20 93 26 01 	sts	0x0126, r18	; 0x800126 <UART_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL |= _BV(UART0_UDRIE);
 33c:	e1 ec       	ldi	r30, 0xC1	; 193
 33e:	f0 e0       	ldi	r31, 0x00	; 0
 340:	80 81       	ld	r24, Z
 342:	80 62       	ori	r24, 0x20	; 32
 344:	80 83       	st	Z, r24
 346:	08 95       	ret

00000348 <uart_puts>:
 * Purpose:  transmit string to UART
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
 348:	cf 93       	push	r28
 34a:	df 93       	push	r29
 34c:	ec 01       	movw	r28, r24
    while (*s)
 34e:	88 81       	ld	r24, Y
 350:	88 23       	and	r24, r24
 352:	31 f0       	breq	.+12     	; 0x360 <uart_puts+0x18>
 354:	21 96       	adiw	r28, 0x01	; 1
        uart_putc(*s++);
 356:	0e 94 8f 01 	call	0x31e	; 0x31e <uart_putc>
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
    while (*s)
 35a:	89 91       	ld	r24, Y+
 35c:	81 11       	cpse	r24, r1
 35e:	fb cf       	rjmp	.-10     	; 0x356 <uart_puts+0xe>
        uart_putc(*s++);
}/* uart_puts */
 360:	df 91       	pop	r29
 362:	cf 91       	pop	r28
 364:	08 95       	ret

00000366 <__itoa_ncheck>:
 366:	bb 27       	eor	r27, r27
 368:	4a 30       	cpi	r20, 0x0A	; 10
 36a:	31 f4       	brne	.+12     	; 0x378 <__itoa_ncheck+0x12>
 36c:	99 23       	and	r25, r25
 36e:	22 f4       	brpl	.+8      	; 0x378 <__itoa_ncheck+0x12>
 370:	bd e2       	ldi	r27, 0x2D	; 45
 372:	90 95       	com	r25
 374:	81 95       	neg	r24
 376:	9f 4f       	sbci	r25, 0xFF	; 255
 378:	0c 94 bf 01 	jmp	0x37e	; 0x37e <__utoa_common>

0000037c <__utoa_ncheck>:
 37c:	bb 27       	eor	r27, r27

0000037e <__utoa_common>:
 37e:	fb 01       	movw	r30, r22
 380:	55 27       	eor	r21, r21
 382:	aa 27       	eor	r26, r26
 384:	88 0f       	add	r24, r24
 386:	99 1f       	adc	r25, r25
 388:	aa 1f       	adc	r26, r26
 38a:	a4 17       	cp	r26, r20
 38c:	10 f0       	brcs	.+4      	; 0x392 <__utoa_common+0x14>
 38e:	a4 1b       	sub	r26, r20
 390:	83 95       	inc	r24
 392:	50 51       	subi	r21, 0x10	; 16
 394:	b9 f7       	brne	.-18     	; 0x384 <__utoa_common+0x6>
 396:	a0 5d       	subi	r26, 0xD0	; 208
 398:	aa 33       	cpi	r26, 0x3A	; 58
 39a:	08 f0       	brcs	.+2      	; 0x39e <__utoa_common+0x20>
 39c:	a9 5d       	subi	r26, 0xD9	; 217
 39e:	a1 93       	st	Z+, r26
 3a0:	00 97       	sbiw	r24, 0x00	; 0
 3a2:	79 f7       	brne	.-34     	; 0x382 <__utoa_common+0x4>
 3a4:	b1 11       	cpse	r27, r1
 3a6:	b1 93       	st	Z+, r27
 3a8:	11 92       	st	Z+, r1
 3aa:	cb 01       	movw	r24, r22
 3ac:	0c 94 d8 01 	jmp	0x3b0	; 0x3b0 <strrev>

000003b0 <strrev>:
 3b0:	dc 01       	movw	r26, r24
 3b2:	fc 01       	movw	r30, r24
 3b4:	67 2f       	mov	r22, r23
 3b6:	71 91       	ld	r23, Z+
 3b8:	77 23       	and	r23, r23
 3ba:	e1 f7       	brne	.-8      	; 0x3b4 <strrev+0x4>
 3bc:	32 97       	sbiw	r30, 0x02	; 2
 3be:	04 c0       	rjmp	.+8      	; 0x3c8 <strrev+0x18>
 3c0:	7c 91       	ld	r23, X
 3c2:	6d 93       	st	X+, r22
 3c4:	70 83       	st	Z, r23
 3c6:	62 91       	ld	r22, -Z
 3c8:	ae 17       	cp	r26, r30
 3ca:	bf 07       	cpc	r27, r31
 3cc:	c8 f3       	brcs	.-14     	; 0x3c0 <strrev+0x10>
 3ce:	08 95       	ret

000003d0 <_exit>:
 3d0:	f8 94       	cli

000003d2 <__stop_program>:
 3d2:	ff cf       	rjmp	.-2      	; 0x3d2 <__stop_program>
