Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 27 20:38:19 2019
| Host         : quinteros running 64-bit Linux Mint 19 Tara
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.614        0.000                      0                  292        0.080        0.000                      0                  292        3.750        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.614        0.000                      0                  292        0.080        0.000                      0                  292        3.750        0.000                       0                   127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 u_iface/o_alu_data_b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.210ns (29.091%)  route 2.949ns (70.908%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.622     5.143    u_iface/i_clk_IBUF_BUFG
    SLICE_X6Y57          FDRE                                         r  u_iface/o_alu_data_b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.518     5.661 f  u_iface/o_alu_data_b_reg[5]/Q
                         net (fo=7, routed)           0.818     6.479    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_16_0[5]
    SLICE_X7Y58          LUT6 (Prop_lut6_I2_O)        0.124     6.603 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_35/O
                         net (fo=7, routed)           0.462     7.066    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_35_n_0
    SLICE_X6Y57          LUT4 (Prop_lut4_I1_O)        0.116     7.182 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_31/O
                         net (fo=4, routed)           0.733     7.915    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_31_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I0_O)        0.328     8.243 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.303     8.546    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_14_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I1_O)        0.124     8.670 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.632     9.302    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/DIA0
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.509     9.850    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/WCLK
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.258    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X2Y56          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.156     9.917    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 u_iface/o_alu_data_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMA_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.952ns (23.538%)  route 3.093ns (76.462%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.622     5.143    u_iface/i_clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  u_iface/o_alu_data_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  u_iface/o_alu_data_b_reg[2]/Q
                         net (fo=18, routed)          1.054     6.653    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_16_0[2]
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.124     6.777 r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7_i_11/O
                         net (fo=1, routed)           0.294     7.071    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7_i_11_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I3_O)        0.124     7.195 r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7_i_7/O
                         net (fo=8, routed)           0.478     7.673    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7_i_7_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.124     7.797 r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7_i_3/O
                         net (fo=1, routed)           0.606     8.403    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7_i_3_n_0
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.124     8.527 r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7_i_1/O
                         net (fo=1, routed)           0.660     9.187    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/DIA1
    SLICE_X2Y55          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.509     9.850    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/WCLK
    SLICE_X2Y55          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.258    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X2Y55          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.253     9.820    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.820    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 u_iface/o_alu_data_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMB_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.712ns (42.216%)  route 2.343ns (57.784%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.622     5.143    u_iface/i_clk_IBUF_BUFG
    SLICE_X6Y57          FDRE                                         r  u_iface/o_alu_data_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  u_iface/o_alu_data_b_reg[1]/Q
                         net (fo=17, routed)          0.840     6.501    u_iface/iface_datab_alu[1]
    SLICE_X5Y57          LUT3 (Prop_lut3_I0_O)        0.124     6.625 r  u_iface/_carry_i_3/O
                         net (fo=1, routed)           0.000     6.625    u_alu/S[1]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.265 r  u_alu/_carry/O[3]
                         net (fo=1, routed)           0.525     7.789    u_iface/u_FIFO_tx/data0[3]
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.306     8.095 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_21/O
                         net (fo=1, routed)           0.789     8.884    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_21_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.124     9.008 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.190     9.198    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/DIB1
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.509     9.850    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/WCLK
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.258    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X2Y56          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.223     9.850    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 u_iface/o_alu_data_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.857ns (45.245%)  route 2.247ns (54.755%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.622     5.143    u_iface/i_clk_IBUF_BUFG
    SLICE_X6Y57          FDRE                                         r  u_iface/o_alu_data_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  u_iface/o_alu_data_b_reg[1]/Q
                         net (fo=17, routed)          0.840     6.501    u_iface/iface_datab_alu[1]
    SLICE_X5Y57          LUT3 (Prop_lut3_I0_O)        0.124     6.625 r  u_iface/_carry_i_3/O
                         net (fo=1, routed)           0.000     6.625    u_alu/S[1]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  u_alu/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.175    u_alu/_carry_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.414 r  u_alu/_carry__0/O[2]
                         net (fo=1, routed)           0.431     7.845    u_iface/u_FIFO_tx/data0[6]
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.302     8.147 r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7_i_10/O
                         net (fo=1, routed)           0.264     8.411    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7_i_10_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.535 r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7_i_2/O
                         net (fo=1, routed)           0.712     9.247    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/DIA0
    SLICE_X2Y55          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.509     9.850    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/WCLK
    SLICE_X2Y55          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.258    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X2Y55          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.156     9.917    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 u_iface/o_alu_data_b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 1.231ns (31.123%)  route 2.724ns (68.877%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.622     5.143    u_iface/i_clk_IBUF_BUFG
    SLICE_X6Y57          FDRE                                         r  u_iface/o_alu_data_b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.518     5.661 f  u_iface/o_alu_data_b_reg[5]/Q
                         net (fo=7, routed)           0.818     6.479    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_16_0[5]
    SLICE_X7Y58          LUT6 (Prop_lut6_I2_O)        0.124     6.603 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_35/O
                         net (fo=7, routed)           0.605     7.208    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_35_n_0
    SLICE_X6Y57          LUT3 (Prop_lut3_I1_O)        0.117     7.325 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_34/O
                         net (fo=4, routed)           0.473     7.798    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_34_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I5_O)        0.348     8.146 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_9/O
                         net (fo=1, routed)           0.490     8.636    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_9_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124     8.760 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.338     9.098    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/DIA1
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.509     9.850    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/WCLK
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.258    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X2Y56          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.253     9.820    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.820    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 u_iface/o_alu_data_op_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMB/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.952ns (23.683%)  route 3.068ns (76.317%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.621     5.142    u_iface/i_clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  u_iface/o_alu_data_op_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  u_iface/o_alu_data_op_reg[4]/Q
                         net (fo=3, routed)           0.891     6.489    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_39_0[4]
    SLICE_X4Y58          LUT5 (Prop_lut5_I0_O)        0.124     6.613 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_37/O
                         net (fo=1, routed)           0.582     7.196    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_37_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I0_O)        0.124     7.320 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_16/O
                         net (fo=5, routed)           0.438     7.757    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_16_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I2_O)        0.124     7.881 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_22/O
                         net (fo=1, routed)           0.684     8.565    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_22_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.124     8.689 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.473     9.162    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/DIB0
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.509     9.850    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/WCLK
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.258    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X2Y56          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.180     9.893    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 u_iface/o_alu_data_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMC_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.952ns (25.599%)  route 2.767ns (74.401%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.622     5.143    u_iface/i_clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  u_iface/o_alu_data_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  u_iface/o_alu_data_b_reg[2]/Q
                         net (fo=18, routed)          1.054     6.653    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_16_0[2]
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.124     6.777 r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7_i_11/O
                         net (fo=1, routed)           0.294     7.071    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7_i_11_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I3_O)        0.124     7.195 r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7_i_7/O
                         net (fo=8, routed)           0.635     7.830    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7_i_7_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.124     7.954 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_27/O
                         net (fo=1, routed)           0.452     8.406    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_27_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I4_O)        0.124     8.530 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.331     8.862    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/DIC1
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.509     9.850    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/WCLK
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.258    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X2Y56          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.244     9.829    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 u_iface/o_alu_data_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMC/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 1.713ns (46.647%)  route 1.959ns (53.353%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.622     5.143    u_iface/i_clk_IBUF_BUFG
    SLICE_X6Y57          FDRE                                         r  u_iface/o_alu_data_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  u_iface/o_alu_data_b_reg[1]/Q
                         net (fo=17, routed)          0.840     6.501    u_iface/iface_datab_alu[1]
    SLICE_X5Y57          LUT3 (Prop_lut3_I0_O)        0.124     6.625 r  u_iface/_carry_i_3/O
                         net (fo=1, routed)           0.000     6.625    u_alu/S[1]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  u_alu/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.175    u_alu/_carry_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.397 r  u_alu/_carry__0/O[0]
                         net (fo=1, routed)           0.788     8.185    u_iface/u_FIFO_tx/data0[4]
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.299     8.484 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.331     8.815    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/DIC0
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.509     9.850    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/WCLK
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.258    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X2Y56          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.170     9.903    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          9.903    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 u_iface/u_FIFO_tx/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA/WE
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.890ns (26.826%)  route 2.428ns (73.174%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.625     5.146    u_iface/u_FIFO_tx/i_clk_IBUF_BUFG
    SLICE_X2Y57          FDRE                                         r  u_iface/u_FIFO_tx/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  u_iface/u_FIFO_tx/rd_ptr_reg_reg[0]/Q
                         net (fo=16, routed)          0.688     6.352    u_iface/u_FIFO_tx/rd_ptr_reg_reg_n_0_[0]
    SLICE_X1Y56          LUT4 (Prop_lut4_I1_O)        0.124     6.476 f  u_iface/u_FIFO_tx/i_write_reg_i_2/O
                         net (fo=5, routed)           0.286     6.762    u_iface/u_FIFO_tx/i_write_reg_i_2_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     6.886 r  u_iface/u_FIFO_tx/wr_ptr_reg[2]_i_2/O
                         net (fo=4, routed)           0.574     7.460    u_iface/u_FIFO_tx/wr_ptr_reg0
    SLICE_X7Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.584 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_1__0/O
                         net (fo=16, routed)          0.880     8.464    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/WE
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.509     9.850    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/WCLK
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.272    10.122    
                         clock uncertainty           -0.035    10.087    
    SLICE_X2Y56          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     9.559    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 u_iface/u_FIFO_tx/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.890ns (26.826%)  route 2.428ns (73.174%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.625     5.146    u_iface/u_FIFO_tx/i_clk_IBUF_BUFG
    SLICE_X2Y57          FDRE                                         r  u_iface/u_FIFO_tx/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  u_iface/u_FIFO_tx/rd_ptr_reg_reg[0]/Q
                         net (fo=16, routed)          0.688     6.352    u_iface/u_FIFO_tx/rd_ptr_reg_reg_n_0_[0]
    SLICE_X1Y56          LUT4 (Prop_lut4_I1_O)        0.124     6.476 f  u_iface/u_FIFO_tx/i_write_reg_i_2/O
                         net (fo=5, routed)           0.286     6.762    u_iface/u_FIFO_tx/i_write_reg_i_2_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     6.886 r  u_iface/u_FIFO_tx/wr_ptr_reg[2]_i_2/O
                         net (fo=4, routed)           0.574     7.460    u_iface/u_FIFO_tx/wr_ptr_reg0
    SLICE_X7Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.584 r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5_i_1__0/O
                         net (fo=16, routed)          0.880     8.464    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/WE
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.509     9.850    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/WCLK
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.272    10.122    
                         clock uncertainty           -0.035    10.087    
    SLICE_X2Y56          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     9.559    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  1.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMA/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.146ns (35.695%)  route 0.263ns (64.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.593     6.476    u_iface/u_FIFO_tx/i_clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.146     6.622 r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.263     6.885    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/ADDRD1
    SLICE_X2Y55          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.863     6.991    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/WCLK
    SLICE_X2Y55          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMA/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     6.492    
    SLICE_X2Y55          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     6.805    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -6.805    
                         arrival time                           6.885    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMA_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.146ns (35.695%)  route 0.263ns (64.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.593     6.476    u_iface/u_FIFO_tx/i_clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.146     6.622 r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.263     6.885    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/ADDRD1
    SLICE_X2Y55          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.863     6.991    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/WCLK
    SLICE_X2Y55          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     6.492    
    SLICE_X2Y55          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     6.805    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -6.805    
                         arrival time                           6.885    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMB/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.146ns (35.695%)  route 0.263ns (64.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.593     6.476    u_iface/u_FIFO_tx/i_clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.146     6.622 r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.263     6.885    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/ADDRD1
    SLICE_X2Y55          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.863     6.991    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/WCLK
    SLICE_X2Y55          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMB/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     6.492    
    SLICE_X2Y55          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     6.805    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -6.805    
                         arrival time                           6.885    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMB_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.146ns (35.695%)  route 0.263ns (64.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.593     6.476    u_iface/u_FIFO_tx/i_clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.146     6.622 r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.263     6.885    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/ADDRD1
    SLICE_X2Y55          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.863     6.991    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/WCLK
    SLICE_X2Y55          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     6.492    
    SLICE_X2Y55          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     6.805    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -6.805    
                         arrival time                           6.885    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMC/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.146ns (35.695%)  route 0.263ns (64.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.593     6.476    u_iface/u_FIFO_tx/i_clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.146     6.622 r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.263     6.885    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/ADDRD1
    SLICE_X2Y55          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.863     6.991    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/WCLK
    SLICE_X2Y55          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMC/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     6.492    
    SLICE_X2Y55          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     6.805    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -6.805    
                         arrival time                           6.885    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMC_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.146ns (35.695%)  route 0.263ns (64.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.593     6.476    u_iface/u_FIFO_tx/i_clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.146     6.622 r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.263     6.885    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/ADDRD1
    SLICE_X2Y55          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.863     6.991    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/WCLK
    SLICE_X2Y55          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     6.492    
    SLICE_X2Y55          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     6.805    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -6.805    
                         arrival time                           6.885    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMD/ADR1
                            (falling edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.146ns (35.695%)  route 0.263ns (64.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.593     6.476    u_iface/u_FIFO_tx/i_clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.146     6.622 r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.263     6.885    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/ADDRD1
    SLICE_X2Y55          RAMS32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.863     6.991    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/WCLK
    SLICE_X2Y55          RAMS32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMD/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     6.492    
    SLICE_X2Y55          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.313     6.805    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -6.805    
                         arrival time                           6.885    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMD_D1/ADR1
                            (falling edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.146ns (35.695%)  route 0.263ns (64.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.593     6.476    u_iface/u_FIFO_tx/i_clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.146     6.622 r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.263     6.885    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/ADDRD1
    SLICE_X2Y55          RAMS32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.863     6.991    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/WCLK
    SLICE_X2Y55          RAMS32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     6.492    
    SLICE_X2Y55          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.313     6.805    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -6.805    
                         arrival time                           6.885    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_iface/u_FIFO_tx/wr_ptr_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.430ns  (logic 0.146ns (33.955%)  route 0.284ns (66.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.593     6.476    u_iface/u_FIFO_tx/i_clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.146     6.622 r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.284     6.906    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/ADDRD0
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.863     6.991    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/WCLK
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     6.492    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.806    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -6.806    
                         arrival time                           6.906    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_iface/u_FIFO_tx/wr_ptr_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.430ns  (logic 0.146ns (33.955%)  route 0.284ns (66.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.593     6.476    u_iface/u_FIFO_tx/i_clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.146     6.622 r  u_iface/u_FIFO_tx/wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.284     6.906    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/ADDRD0
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.863     6.991    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/WCLK
    SLICE_X2Y56          RAMD32                                       r  u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     6.492    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.806    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -6.806    
                         arrival time                           6.906    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y53    u_br_gen/counter_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X0Y53    u_br_gen/counter_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y53    u_br_gen/counter_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X0Y53    u_br_gen/counter_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y53    u_br_gen/counter_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y53    u_br_gen/counter_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y54    u_br_gen/counter_reg[6]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X0Y54    u_br_gen/counter_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y54    u_br_gen/counter_reg[8]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56    u_iface/u_FIFO_tx/buffer_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y55    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y55    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y55    u_iface/u_FIFO_tx/buffer_reg_0_3_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59    u_iface/u_FIFO_rx/buffer_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59    u_iface/u_FIFO_rx/buffer_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59    u_iface/u_FIFO_rx/buffer_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59    u_iface/u_FIFO_rx/buffer_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59    u_iface/u_FIFO_rx/buffer_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59    u_iface/u_FIFO_rx/buffer_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59    u_iface/u_FIFO_rx/buffer_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y59    u_iface/u_FIFO_rx/buffer_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59    u_iface/u_FIFO_rx/buffer_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59    u_iface/u_FIFO_rx/buffer_reg_0_3_6_7/RAMA_D1/CLK



