// Seed: 1301013040
module module_0 #(
    parameter id_4 = 32'd39,
    parameter id_5 = 32'd11
) (
    input  uwire id_0,
    input  tri0  id_1,
    output tri0  id_2
);
  generate
    defparam id_4.id_5 = 1;
  endgenerate
  wire id_6;
  assign id_5 = !id_1;
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input supply1 id_2,
    output uwire id_3
);
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
  module_0(
      id_2, id_2, id_1
  );
endmodule
