// Seed: 3468973250
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_15 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd33
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire _id_1;
  genvar id_4;
  logic [1 'b0 : id_1] id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_4,
      id_6,
      id_5,
      id_6,
      id_4,
      id_3,
      id_5,
      id_5
  );
  always_comb @(posedge -1) begin : LABEL_0
    $clog2(65);
    ;
  end
endmodule
