// Seed: 606177180
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout tri1 id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_6 - id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd72,
    parameter id_6 = 32'd91
) (
    input uwire _id_0,
    input tri0 id_1,
    input wire id_2[id_6 : id_0],
    input tri0 id_3,
    input uwire id_4,
    input tri id_5,
    input supply0 _id_6,
    input wor id_7
    , id_13,
    input supply0 id_8,
    input wire id_9,
    output wand id_10,
    input tri id_11
);
  logic id_14 = id_11, id_15;
  assign id_13 = "" < id_11;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_15,
      id_14,
      id_13,
      id_14,
      id_13,
      id_14
  );
  assign modCall_1.id_3 = 0;
  wire [1 : -1 'b0] id_16;
endmodule
