Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Apr  9 23:09:44 2024
| Host         : LAPTOP-29JSQ2PH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-18  Warning           Missing input or output delay   9           
TIMING-20  Warning           Non-clocked latch               64          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4726)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3848)
5. checking no_input_delay (22)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4726)
---------------------------
 There are 1358 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[10]/Q (HIGH)

 There are 1358 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[24]/Q (HIGH)

 There are 1358 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3848)
---------------------------------------------------
 There are 3848 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.189        0.000                      0                   32        0.262        0.000                      0                   32       49.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        97.189        0.000                      0                   32        0.262        0.000                      0                   32       49.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       97.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.189ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 2.148ns (76.297%)  route 0.667ns (23.703%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 104.928 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.623     5.226    U8_clk_div/clk
    SLICE_X55Y90         FDCE                                         r  U8_clk_div/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U8_clk_div/clkdiv_reg[1]/Q
                         net (fo=3, routed)           0.667     6.349    U8_clk_div/out[1]
    SLICE_X55Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.023 r  U8_clk_div/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.023    U8_clk_div/clkdiv_reg[0]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.365    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.593    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.707    U8_clk_div/clkdiv_reg[24]_i_1_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.041 r  U8_clk_div/clkdiv_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.041    U8_clk_div/clkdiv_reg[28]_i_1_n_6
    SLICE_X55Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.505   104.928    U8_clk_div/clk
    SLICE_X55Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[29]/C
                         clock pessimism              0.276   105.204    
                         clock uncertainty           -0.035   105.168    
    SLICE_X55Y97         FDCE (Setup_fdce_C_D)        0.062   105.230    U8_clk_div/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                        105.230    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                 97.189    

Slack (MET) :             97.210ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 2.127ns (76.119%)  route 0.667ns (23.881%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 104.928 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.623     5.226    U8_clk_div/clk
    SLICE_X55Y90         FDCE                                         r  U8_clk_div/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U8_clk_div/clkdiv_reg[1]/Q
                         net (fo=3, routed)           0.667     6.349    U8_clk_div/out[1]
    SLICE_X55Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.023 r  U8_clk_div/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.023    U8_clk_div/clkdiv_reg[0]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.365    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.593    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.707    U8_clk_div/clkdiv_reg[24]_i_1_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.020 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.020    U8_clk_div/clkdiv_reg[28]_i_1_n_4
    SLICE_X55Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.505   104.928    U8_clk_div/clk
    SLICE_X55Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism              0.276   105.204    
                         clock uncertainty           -0.035   105.168    
    SLICE_X55Y97         FDCE (Setup_fdce_C_D)        0.062   105.230    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                        105.230    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                 97.210    

Slack (MET) :             97.284ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 2.053ns (75.470%)  route 0.667ns (24.530%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 104.928 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.623     5.226    U8_clk_div/clk
    SLICE_X55Y90         FDCE                                         r  U8_clk_div/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U8_clk_div/clkdiv_reg[1]/Q
                         net (fo=3, routed)           0.667     6.349    U8_clk_div/out[1]
    SLICE_X55Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.023 r  U8_clk_div/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.023    U8_clk_div/clkdiv_reg[0]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.365    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.593    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.707    U8_clk_div/clkdiv_reg[24]_i_1_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.946 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.946    U8_clk_div/clkdiv_reg[28]_i_1_n_5
    SLICE_X55Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.505   104.928    U8_clk_div/clk
    SLICE_X55Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism              0.276   105.204    
                         clock uncertainty           -0.035   105.168    
    SLICE_X55Y97         FDCE (Setup_fdce_C_D)        0.062   105.230    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                        105.230    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                 97.284    

Slack (MET) :             97.300ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 2.037ns (75.324%)  route 0.667ns (24.676%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 104.928 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.623     5.226    U8_clk_div/clk
    SLICE_X55Y90         FDCE                                         r  U8_clk_div/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U8_clk_div/clkdiv_reg[1]/Q
                         net (fo=3, routed)           0.667     6.349    U8_clk_div/out[1]
    SLICE_X55Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.023 r  U8_clk_div/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.023    U8_clk_div/clkdiv_reg[0]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.365    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.593    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.707    U8_clk_div/clkdiv_reg[24]_i_1_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.930 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.930    U8_clk_div/clkdiv_reg[28]_i_1_n_7
    SLICE_X55Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.505   104.928    U8_clk_div/clk
    SLICE_X55Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism              0.276   105.204    
                         clock uncertainty           -0.035   105.168    
    SLICE_X55Y97         FDCE (Setup_fdce_C_D)        0.062   105.230    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                        105.230    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                 97.300    

Slack (MET) :             97.302ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 2.034ns (75.297%)  route 0.667ns (24.703%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.623     5.226    U8_clk_div/clk
    SLICE_X55Y90         FDCE                                         r  U8_clk_div/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U8_clk_div/clkdiv_reg[1]/Q
                         net (fo=3, routed)           0.667     6.349    U8_clk_div/out[1]
    SLICE_X55Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.023 r  U8_clk_div/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.023    U8_clk_div/clkdiv_reg[0]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.365    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.593    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.927 r  U8_clk_div/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.927    U8_clk_div/clkdiv_reg[24]_i_1_n_6
    SLICE_X55Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504   104.927    U8_clk_div/clk
    SLICE_X55Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[25]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X55Y96         FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                 97.302    

Slack (MET) :             97.323ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 2.013ns (75.103%)  route 0.667ns (24.897%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.623     5.226    U8_clk_div/clk
    SLICE_X55Y90         FDCE                                         r  U8_clk_div/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U8_clk_div/clkdiv_reg[1]/Q
                         net (fo=3, routed)           0.667     6.349    U8_clk_div/out[1]
    SLICE_X55Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.023 r  U8_clk_div/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.023    U8_clk_div/clkdiv_reg[0]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.365    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.593    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.906 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.906    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X55Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504   104.927    U8_clk_div/clk
    SLICE_X55Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X55Y96         FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 97.323    

Slack (MET) :             97.397ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 1.939ns (74.397%)  route 0.667ns (25.603%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.623     5.226    U8_clk_div/clk
    SLICE_X55Y90         FDCE                                         r  U8_clk_div/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U8_clk_div/clkdiv_reg[1]/Q
                         net (fo=3, routed)           0.667     6.349    U8_clk_div/out[1]
    SLICE_X55Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.023 r  U8_clk_div/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.023    U8_clk_div/clkdiv_reg[0]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.365    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.593    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.832 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.832    U8_clk_div/clkdiv_reg[24]_i_1_n_5
    SLICE_X55Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504   104.927    U8_clk_div/clk
    SLICE_X55Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X55Y96         FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                 97.397    

Slack (MET) :             97.413ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 1.923ns (74.238%)  route 0.667ns (25.762%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.623     5.226    U8_clk_div/clk
    SLICE_X55Y90         FDCE                                         r  U8_clk_div/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U8_clk_div/clkdiv_reg[1]/Q
                         net (fo=3, routed)           0.667     6.349    U8_clk_div/out[1]
    SLICE_X55Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.023 r  U8_clk_div/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.023    U8_clk_div/clkdiv_reg[0]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.365    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.593    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.816 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.816    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X55Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504   104.927    U8_clk_div/clk
    SLICE_X55Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X55Y96         FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                 97.413    

Slack (MET) :             97.416ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.920ns (74.209%)  route 0.667ns (25.791%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.623     5.226    U8_clk_div/clk
    SLICE_X55Y90         FDCE                                         r  U8_clk_div/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U8_clk_div/clkdiv_reg[1]/Q
                         net (fo=3, routed)           0.667     6.349    U8_clk_div/out[1]
    SLICE_X55Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.023 r  U8_clk_div/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.023    U8_clk_div/clkdiv_reg[0]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.365    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.813 r  U8_clk_div/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.813    U8_clk_div/clkdiv_reg[20]_i_1_n_6
    SLICE_X55Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504   104.927    U8_clk_div/clk
    SLICE_X55Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[21]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X55Y95         FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                 97.416    

Slack (MET) :             97.437ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 1.899ns (73.998%)  route 0.667ns (26.002%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.623     5.226    U8_clk_div/clk
    SLICE_X55Y90         FDCE                                         r  U8_clk_div/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U8_clk_div/clkdiv_reg[1]/Q
                         net (fo=3, routed)           0.667     6.349    U8_clk_div/out[1]
    SLICE_X55Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.023 r  U8_clk_div/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.023    U8_clk_div/clkdiv_reg[0]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.365    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.792 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.792    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X55Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504   104.927    U8_clk_div/clk
    SLICE_X55Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X55Y95         FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                 97.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.564     1.483    U8_clk_div/clk
    SLICE_X55Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U8_clk_div/clkdiv_reg[23]/Q
                         net (fo=3, routed)           0.118     1.742    U8_clk_div/out[23]
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X55Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     1.999    U8_clk_div/clk
    SLICE_X55Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X55Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.482    U8_clk_div/clk
    SLICE_X55Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  U8_clk_div/clkdiv_reg[11]/Q
                         net (fo=3, routed)           0.120     1.744    U8_clk_div/out[11]
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  U8_clk_div/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X55Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.833     1.998    U8_clk_div/clk
    SLICE_X55Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X55Y92         FDCE (Hold_fdce_C_D)         0.105     1.587    U8_clk_div/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X55Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[31]/Q
                         net (fo=3, routed)           0.120     1.746    U8_clk_div/out[31]
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    U8_clk_div/clkdiv_reg[28]_i_1_n_4
    SLICE_X55Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U8_clk_div/clk
    SLICE_X55Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X55Y97         FDCE (Hold_fdce_C_D)         0.105     1.589    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.564     1.483    U8_clk_div/clk
    SLICE_X55Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.745    U8_clk_div/out[19]
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  U8_clk_div/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X55Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     1.999    U8_clk_div/clk
    SLICE_X55Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X55Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    U8_clk_div/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.564     1.483    U8_clk_div/clk
    SLICE_X55Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U8_clk_div/clkdiv_reg[27]/Q
                         net (fo=3, routed)           0.120     1.745    U8_clk_div/out[27]
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X55Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     1.999    U8_clk_div/clk
    SLICE_X55Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X55Y96         FDCE (Hold_fdce_C_D)         0.105     1.588    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.482    U8_clk_div/clk
    SLICE_X55Y91         FDCE                                         r  U8_clk_div/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  U8_clk_div/clkdiv_reg[4]/Q
                         net (fo=3, routed)           0.115     1.738    U8_clk_div/out[4]
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.853 r  U8_clk_div/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.853    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X55Y91         FDCE                                         r  U8_clk_div/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.833     1.998    U8_clk_div/clk
    SLICE_X55Y91         FDCE                                         r  U8_clk_div/clkdiv_reg[4]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.105     1.587    U8_clk_div/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.482    U8_clk_div/clk
    SLICE_X55Y91         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.123     1.746    U8_clk_div/out[7]
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  U8_clk_div/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X55Y91         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.833     1.998    U8_clk_div/clk
    SLICE_X55Y91         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.105     1.587    U8_clk_div/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X55Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[28]/Q
                         net (fo=3, routed)           0.117     1.743    U8_clk_div/out[28]
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.858 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.858    U8_clk_div/clkdiv_reg[28]_i_1_n_7
    SLICE_X55Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U8_clk_div/clk
    SLICE_X55Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X55Y97         FDCE (Hold_fdce_C_D)         0.105     1.589    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.564     1.483    U8_clk_div/clk
    SLICE_X55Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U8_clk_div/clkdiv_reg[20]/Q
                         net (fo=3, routed)           0.117     1.742    U8_clk_div/out[20]
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.857 r  U8_clk_div/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.857    U8_clk_div/clkdiv_reg[20]_i_1_n_7
    SLICE_X55Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     1.999    U8_clk_div/clk
    SLICE_X55Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[20]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X55Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    U8_clk_div/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X55Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[30]/Q
                         net (fo=3, routed)           0.122     1.747    U8_clk_div/out[30]
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    U8_clk_div/clkdiv_reg[28]_i_1_n_5
    SLICE_X55Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U8_clk_div/clk
    SLICE_X55Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X55Y97         FDCE (Hold_fdce_C_D)         0.105     1.589    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y15    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y15    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X57Y95    U6_SSeg7/LES_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X55Y96    U6_SSeg7/LES_data_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X55Y90    U6_SSeg7/LES_data_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X55Y94    U6_SSeg7/LES_data_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X55Y96    U6_SSeg7/LES_data_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X59Y90    U6_SSeg7/LES_data_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X58Y93    U6_SSeg7/LES_data_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X57Y95    U6_SSeg7/LES_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X57Y95    U6_SSeg7/LES_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y96    U6_SSeg7/LES_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y96    U6_SSeg7/LES_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y90    U6_SSeg7/LES_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y90    U6_SSeg7/LES_data_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y94    U6_SSeg7/LES_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y94    U6_SSeg7/LES_data_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y96    U6_SSeg7/LES_data_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y96    U6_SSeg7/LES_data_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X57Y95    U6_SSeg7/LES_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X57Y95    U6_SSeg7/LES_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y96    U6_SSeg7/LES_data_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y96    U6_SSeg7/LES_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y90    U6_SSeg7/LES_data_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y90    U6_SSeg7/LES_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y94    U6_SSeg7/LES_data_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y94    U6_SSeg7/LES_data_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y96    U6_SSeg7/LES_data_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y96    U6_SSeg7/LES_data_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3880 Endpoints
Min Delay          3880 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.993ns  (logic 3.919ns (14.518%)  route 23.074ns (85.482%))
  Logic Levels:           18  (FDCE=1 LUT2=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[4]/C
    SLICE_X44Y80         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1_SCPU/U_PC/PC_reg[4]/Q
                         net (fo=354, routed)         5.153     5.572    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.296     5.868 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.868    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     6.085 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.326     6.411    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7_n_0
    SLICE_X43Y75         LUT5 (Prop_lut5_I2_O)        0.299     6.710 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.710    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X43Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     6.927 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=45, routed)          2.927     9.854    U1_SCPU/U_RF/inst_in_IBUF[5]
    SLICE_X52Y80         LUT5 (Prop_lut5_I3_O)        0.299    10.153 r  U1_SCPU/U_RF/rf[31][31]_i_5/O
                         net (fo=45, routed)          0.910    11.062    U1_SCPU/U_PC/inst_in[2]
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.150    11.212 r  U1_SCPU/U_PC/PC[31]_i_4/O
                         net (fo=39, routed)          1.466    12.678    U1_SCPU/U_PC/PC_reg[0]_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.326    13.004 r  U1_SCPU/U_PC/immout_i_4/O
                         net (fo=1, routed)           0.796    13.800    U1_SCPU/U_EXT/EXTOp[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.924 r  U1_SCPU/U_EXT/immout/O
                         net (fo=35, routed)          1.847    15.771    U1_SCPU/U_EXT/immout_n_1
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.152    15.923 r  U1_SCPU/U_EXT/NPC0_carry__6_i_7/O
                         net (fo=10, routed)          0.892    16.815    U1_SCPU/U_EXT/NPC0_carry__6_i_7_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.326    17.141 r  U1_SCPU/U_EXT/NPC0_carry__2_i_9/O
                         net (fo=3, routed)           1.038    18.179    U1_SCPU/U_EXT/NPC0_carry__2_i_9_n_1
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.124    18.303 r  U1_SCPU/U_EXT/C_reg[12]_i_12/O
                         net (fo=10, routed)          1.146    19.449    U1_SCPU/U_EXT/PC_reg[31][5]
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.146    19.595 r  U1_SCPU/U_EXT/C_reg[27]_i_23/O
                         net (fo=23, routed)          1.039    20.634    U1_SCPU/U_EXT/C_reg[27]_i_23_n_1
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.328    20.962 r  U1_SCPU/U_EXT/C_reg[30]_i_24/O
                         net (fo=28, routed)          1.826    22.788    U1_SCPU/U_RF/rf_reg[19][20]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I3_O)        0.124    22.912 f  U1_SCPU/U_RF/C_reg[22]_i_18/O
                         net (fo=4, routed)           0.839    23.751    U1_SCPU/U_EXT/rf_reg[19][31]
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    23.875 f  U1_SCPU/U_EXT/C_reg[20]_i_11/O
                         net (fo=2, routed)           0.971    24.846    U1_SCPU/U_EXT/C_reg[20]_i_11_n_1
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.124    24.970 r  U1_SCPU/U_EXT/C_reg[19]_i_4/O
                         net (fo=1, routed)           1.153    26.123    U1_SCPU/U_EXT/C_reg[19]_i_4_n_1
    SLICE_X46Y89         LUT5 (Prop_lut5_I2_O)        0.124    26.247 r  U1_SCPU/U_EXT/C_reg[19]_i_1/O
                         net (fo=1, routed)           0.747    26.993    U1_SCPU/U_alu/PC_reg[29][19]
    SLICE_X41Y86         LDCE                                         r  U1_SCPU/U_alu/C_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.855ns  (logic 3.919ns (14.593%)  route 22.936ns (85.407%))
  Logic Levels:           18  (FDCE=1 LUT2=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[4]/C
    SLICE_X44Y80         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1_SCPU/U_PC/PC_reg[4]/Q
                         net (fo=354, routed)         5.153     5.572    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.296     5.868 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.868    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     6.085 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.326     6.411    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7_n_0
    SLICE_X43Y75         LUT5 (Prop_lut5_I2_O)        0.299     6.710 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.710    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X43Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     6.927 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=45, routed)          2.927     9.854    U1_SCPU/U_RF/inst_in_IBUF[5]
    SLICE_X52Y80         LUT5 (Prop_lut5_I3_O)        0.299    10.153 r  U1_SCPU/U_RF/rf[31][31]_i_5/O
                         net (fo=45, routed)          0.910    11.062    U1_SCPU/U_PC/inst_in[2]
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.150    11.212 r  U1_SCPU/U_PC/PC[31]_i_4/O
                         net (fo=39, routed)          1.466    12.678    U1_SCPU/U_PC/PC_reg[0]_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.326    13.004 r  U1_SCPU/U_PC/immout_i_4/O
                         net (fo=1, routed)           0.796    13.800    U1_SCPU/U_EXT/EXTOp[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.924 r  U1_SCPU/U_EXT/immout/O
                         net (fo=35, routed)          1.847    15.771    U1_SCPU/U_EXT/immout_n_1
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.152    15.923 r  U1_SCPU/U_EXT/NPC0_carry__6_i_7/O
                         net (fo=10, routed)          0.892    16.815    U1_SCPU/U_EXT/NPC0_carry__6_i_7_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.326    17.141 r  U1_SCPU/U_EXT/NPC0_carry__2_i_9/O
                         net (fo=3, routed)           1.038    18.179    U1_SCPU/U_EXT/NPC0_carry__2_i_9_n_1
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.124    18.303 r  U1_SCPU/U_EXT/C_reg[12]_i_12/O
                         net (fo=10, routed)          1.146    19.449    U1_SCPU/U_EXT/PC_reg[31][5]
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.146    19.595 r  U1_SCPU/U_EXT/C_reg[27]_i_23/O
                         net (fo=23, routed)          1.039    20.634    U1_SCPU/U_EXT/C_reg[27]_i_23_n_1
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.328    20.962 r  U1_SCPU/U_EXT/C_reg[30]_i_24/O
                         net (fo=28, routed)          1.826    22.788    U1_SCPU/U_RF/rf_reg[19][20]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I3_O)        0.124    22.912 f  U1_SCPU/U_RF/C_reg[22]_i_18/O
                         net (fo=4, routed)           0.831    23.743    U1_SCPU/U_EXT/rf_reg[19][31]
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.124    23.867 f  U1_SCPU/U_EXT/C_reg[22]_i_12/O
                         net (fo=2, routed)           1.133    25.001    U1_SCPU/U_EXT/C_reg[22]_i_12_n_1
    SLICE_X37Y89         LUT6 (Prop_lut6_I3_O)        0.124    25.125 r  U1_SCPU/U_EXT/C_reg[22]_i_4/O
                         net (fo=1, routed)           0.433    25.558    U1_SCPU/U_RF/rf_reg[19][22]_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.124    25.682 r  U1_SCPU/U_RF/C_reg[22]_i_1/O
                         net (fo=1, routed)           1.173    26.855    U1_SCPU/U_alu/PC_reg[29][22]
    SLICE_X39Y87         LDCE                                         r  U1_SCPU/U_alu/C_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.768ns  (logic 3.919ns (14.641%)  route 22.849ns (85.359%))
  Logic Levels:           18  (FDCE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=9 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[4]/C
    SLICE_X44Y80         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1_SCPU/U_PC/PC_reg[4]/Q
                         net (fo=354, routed)         5.153     5.572    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.296     5.868 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.868    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     6.085 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.326     6.411    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7_n_0
    SLICE_X43Y75         LUT5 (Prop_lut5_I2_O)        0.299     6.710 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.710    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X43Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     6.927 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=45, routed)          2.927     9.854    U1_SCPU/U_RF/inst_in_IBUF[5]
    SLICE_X52Y80         LUT5 (Prop_lut5_I3_O)        0.299    10.153 r  U1_SCPU/U_RF/rf[31][31]_i_5/O
                         net (fo=45, routed)          0.910    11.062    U1_SCPU/U_PC/inst_in[2]
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.150    11.212 r  U1_SCPU/U_PC/PC[31]_i_4/O
                         net (fo=39, routed)          1.466    12.678    U1_SCPU/U_PC/PC_reg[0]_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.326    13.004 r  U1_SCPU/U_PC/immout_i_4/O
                         net (fo=1, routed)           0.796    13.800    U1_SCPU/U_EXT/EXTOp[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.924 r  U1_SCPU/U_EXT/immout/O
                         net (fo=35, routed)          1.847    15.771    U1_SCPU/U_EXT/immout_n_1
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.152    15.923 r  U1_SCPU/U_EXT/NPC0_carry__6_i_7/O
                         net (fo=10, routed)          0.892    16.815    U1_SCPU/U_EXT/NPC0_carry__6_i_7_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.326    17.141 r  U1_SCPU/U_EXT/NPC0_carry__2_i_9/O
                         net (fo=3, routed)           1.038    18.179    U1_SCPU/U_EXT/NPC0_carry__2_i_9_n_1
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.124    18.303 r  U1_SCPU/U_EXT/C_reg[12]_i_12/O
                         net (fo=10, routed)          1.146    19.449    U1_SCPU/U_EXT/PC_reg[31][5]
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.146    19.595 r  U1_SCPU/U_EXT/C_reg[27]_i_23/O
                         net (fo=23, routed)          1.039    20.634    U1_SCPU/U_EXT/C_reg[27]_i_23_n_1
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.328    20.962 r  U1_SCPU/U_EXT/C_reg[30]_i_24/O
                         net (fo=28, routed)          1.284    22.247    U1_SCPU/U_RF/rf_reg[19][20]_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I1_O)        0.124    22.371 f  U1_SCPU/U_RF/C_reg[8]_i_20/O
                         net (fo=3, routed)           1.013    23.384    U1_SCPU/U_EXT/rf_reg[19][8]
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.124    23.508 f  U1_SCPU/U_EXT/C_reg[4]_i_11/O
                         net (fo=4, routed)           1.561    25.068    U1_SCPU/U_EXT/C_reg[4]_i_11_n_1
    SLICE_X50Y87         LUT6 (Prop_lut6_I3_O)        0.124    25.192 f  U1_SCPU/U_EXT/C_reg[2]_i_4/O
                         net (fo=1, routed)           1.121    26.313    U1_SCPU/U_RF/rf_reg[19][0]_6
    SLICE_X50Y84         LUT6 (Prop_lut6_I4_O)        0.124    26.437 r  U1_SCPU/U_RF/C_reg[2]_i_1/O
                         net (fo=1, routed)           0.331    26.768    U1_SCPU/U_alu/PC_reg[29][2]
    SLICE_X50Y84         LDCE                                         r  U1_SCPU/U_alu/C_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.760ns  (logic 4.164ns (15.560%)  route 22.596ns (84.440%))
  Logic Levels:           18  (CARRY4=2 FDCE=1 LUT2=2 LUT3=1 LUT5=3 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[4]/C
    SLICE_X44Y80         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1_SCPU/U_PC/PC_reg[4]/Q
                         net (fo=354, routed)         5.153     5.572    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.296     5.868 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.868    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     6.085 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.326     6.411    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7_n_0
    SLICE_X43Y75         LUT5 (Prop_lut5_I2_O)        0.299     6.710 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.710    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X43Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     6.927 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=45, routed)          2.927     9.854    U1_SCPU/U_RF/inst_in_IBUF[5]
    SLICE_X52Y80         LUT5 (Prop_lut5_I3_O)        0.299    10.153 r  U1_SCPU/U_RF/rf[31][31]_i_5/O
                         net (fo=45, routed)          0.910    11.062    U1_SCPU/U_PC/inst_in[2]
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.150    11.212 r  U1_SCPU/U_PC/PC[31]_i_4/O
                         net (fo=39, routed)          1.466    12.678    U1_SCPU/U_PC/PC_reg[0]_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.326    13.004 r  U1_SCPU/U_PC/immout_i_4/O
                         net (fo=1, routed)           0.796    13.800    U1_SCPU/U_EXT/EXTOp[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.924 r  U1_SCPU/U_EXT/immout/O
                         net (fo=35, routed)          1.144    15.068    U1_SCPU/U_EXT/immout_n_1
    SLICE_X44Y80         LUT3 (Prop_lut3_I1_O)        0.124    15.192 r  U1_SCPU/U_EXT/C_reg[22]_i_15/O
                         net (fo=4, routed)           0.450    15.643    U1_SCPU/U_EXT/C_reg[22]_i_15_n_1
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    15.767 r  U1_SCPU/U_EXT/C_reg[3]_i_9/O
                         net (fo=137, routed)         4.798    20.565    U1_SCPU/U_RF/rf_reg[19][31]_0[2]
    SLICE_X41Y81         LUT5 (Prop_lut5_I2_O)        0.124    20.689 r  U1_SCPU/U_RF/C_reg[7]_i_34/O
                         net (fo=2, routed)           0.949    21.638    U1_SCPU/U_RF/C_reg[7]_i_34_n_1
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124    21.762 r  U1_SCPU/U_RF/C_reg[7]_i_38/O
                         net (fo=1, routed)           0.000    21.762    U1_SCPU/U_RF/C_reg[7]_i_38_n_1
    SLICE_X40Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.294 r  U1_SCPU/U_RF/C_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.294    U1_SCPU/U_RF/C_reg[7]_i_21_n_1
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.533 r  U1_SCPU/U_RF/C_reg[15]_i_17/O[2]
                         net (fo=1, routed)           1.165    23.698    U1_SCPU/U_RF/U_alu/data2[10]
    SLICE_X47Y86         LUT6 (Prop_lut6_I3_O)        0.302    24.000 r  U1_SCPU/U_RF/C_reg[10]_i_12/O
                         net (fo=1, routed)           0.961    24.961    U1_SCPU/U_RF/C_reg[10]_i_12_n_1
    SLICE_X44Y89         LUT2 (Prop_lut2_I1_O)        0.124    25.085 f  U1_SCPU/U_RF/C_reg[10]_i_5/O
                         net (fo=1, routed)           1.003    26.088    U1_SCPU/U_RF/C_reg[10]_i_5_n_1
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.124    26.212 r  U1_SCPU/U_RF/C_reg[10]_i_1/O
                         net (fo=1, routed)           0.549    26.760    U1_SCPU/U_alu/PC_reg[29][10]
    SLICE_X48Y82         LDCE                                         r  U1_SCPU/U_alu/C_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.587ns  (logic 3.919ns (14.740%)  route 22.668ns (85.260%))
  Logic Levels:           18  (FDCE=1 LUT2=2 LUT4=3 LUT5=2 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[4]/C
    SLICE_X44Y80         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1_SCPU/U_PC/PC_reg[4]/Q
                         net (fo=354, routed)         5.153     5.572    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.296     5.868 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.868    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     6.085 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.326     6.411    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7_n_0
    SLICE_X43Y75         LUT5 (Prop_lut5_I2_O)        0.299     6.710 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.710    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X43Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     6.927 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=45, routed)          2.927     9.854    U1_SCPU/U_RF/inst_in_IBUF[5]
    SLICE_X52Y80         LUT5 (Prop_lut5_I3_O)        0.299    10.153 r  U1_SCPU/U_RF/rf[31][31]_i_5/O
                         net (fo=45, routed)          0.910    11.062    U1_SCPU/U_PC/inst_in[2]
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.150    11.212 r  U1_SCPU/U_PC/PC[31]_i_4/O
                         net (fo=39, routed)          1.466    12.678    U1_SCPU/U_PC/PC_reg[0]_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.326    13.004 r  U1_SCPU/U_PC/immout_i_4/O
                         net (fo=1, routed)           0.796    13.800    U1_SCPU/U_EXT/EXTOp[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.924 r  U1_SCPU/U_EXT/immout/O
                         net (fo=35, routed)          1.847    15.771    U1_SCPU/U_EXT/immout_n_1
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.152    15.923 r  U1_SCPU/U_EXT/NPC0_carry__6_i_7/O
                         net (fo=10, routed)          0.892    16.815    U1_SCPU/U_EXT/NPC0_carry__6_i_7_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.326    17.141 r  U1_SCPU/U_EXT/NPC0_carry__2_i_9/O
                         net (fo=3, routed)           1.038    18.179    U1_SCPU/U_EXT/NPC0_carry__2_i_9_n_1
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.124    18.303 r  U1_SCPU/U_EXT/C_reg[12]_i_12/O
                         net (fo=10, routed)          1.146    19.449    U1_SCPU/U_EXT/PC_reg[31][5]
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.146    19.595 r  U1_SCPU/U_EXT/C_reg[27]_i_23/O
                         net (fo=23, routed)          1.039    20.634    U1_SCPU/U_EXT/C_reg[27]_i_23_n_1
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.328    20.962 r  U1_SCPU/U_EXT/C_reg[30]_i_24/O
                         net (fo=28, routed)          1.826    22.788    U1_SCPU/U_RF/rf_reg[19][20]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I3_O)        0.124    22.912 f  U1_SCPU/U_RF/C_reg[22]_i_18/O
                         net (fo=4, routed)           0.328    23.240    U1_SCPU/U_EXT/rf_reg[19][31]
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.124    23.364 f  U1_SCPU/U_EXT/C_reg[16]_i_5/O
                         net (fo=2, routed)           1.357    24.721    U1_SCPU/U_EXT/C_reg[16]_i_5_n_1
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124    24.845 r  U1_SCPU/U_EXT/C_reg[15]_i_2/O
                         net (fo=1, routed)           0.660    25.506    U1_SCPU/U_RF/rf_reg[19][15]_0
    SLICE_X46Y84         LUT4 (Prop_lut4_I0_O)        0.124    25.630 r  U1_SCPU/U_RF/C_reg[15]_i_1/O
                         net (fo=1, routed)           0.958    26.587    U1_SCPU/U_alu/PC_reg[29][15]
    SLICE_X41Y84         LDCE                                         r  U1_SCPU/U_alu/C_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.555ns  (logic 3.919ns (14.758%)  route 22.636ns (85.242%))
  Logic Levels:           18  (FDCE=1 LUT2=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[4]/C
    SLICE_X44Y80         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1_SCPU/U_PC/PC_reg[4]/Q
                         net (fo=354, routed)         5.153     5.572    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.296     5.868 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.868    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     6.085 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.326     6.411    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7_n_0
    SLICE_X43Y75         LUT5 (Prop_lut5_I2_O)        0.299     6.710 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.710    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X43Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     6.927 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=45, routed)          2.927     9.854    U1_SCPU/U_RF/inst_in_IBUF[5]
    SLICE_X52Y80         LUT5 (Prop_lut5_I3_O)        0.299    10.153 r  U1_SCPU/U_RF/rf[31][31]_i_5/O
                         net (fo=45, routed)          0.910    11.062    U1_SCPU/U_PC/inst_in[2]
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.150    11.212 r  U1_SCPU/U_PC/PC[31]_i_4/O
                         net (fo=39, routed)          1.466    12.678    U1_SCPU/U_PC/PC_reg[0]_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.326    13.004 r  U1_SCPU/U_PC/immout_i_4/O
                         net (fo=1, routed)           0.796    13.800    U1_SCPU/U_EXT/EXTOp[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.924 r  U1_SCPU/U_EXT/immout/O
                         net (fo=35, routed)          1.847    15.771    U1_SCPU/U_EXT/immout_n_1
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.152    15.923 r  U1_SCPU/U_EXT/NPC0_carry__6_i_7/O
                         net (fo=10, routed)          0.892    16.815    U1_SCPU/U_EXT/NPC0_carry__6_i_7_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.326    17.141 r  U1_SCPU/U_EXT/NPC0_carry__2_i_9/O
                         net (fo=3, routed)           1.038    18.179    U1_SCPU/U_EXT/NPC0_carry__2_i_9_n_1
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.124    18.303 r  U1_SCPU/U_EXT/C_reg[12]_i_12/O
                         net (fo=10, routed)          1.146    19.449    U1_SCPU/U_EXT/PC_reg[31][5]
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.146    19.595 r  U1_SCPU/U_EXT/C_reg[27]_i_23/O
                         net (fo=23, routed)          1.039    20.634    U1_SCPU/U_EXT/C_reg[27]_i_23_n_1
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.328    20.962 r  U1_SCPU/U_EXT/C_reg[30]_i_24/O
                         net (fo=28, routed)          1.826    22.788    U1_SCPU/U_RF/rf_reg[19][20]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I3_O)        0.124    22.912 f  U1_SCPU/U_RF/C_reg[22]_i_18/O
                         net (fo=4, routed)           0.839    23.751    U1_SCPU/U_EXT/rf_reg[19][31]
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    23.875 f  U1_SCPU/U_EXT/C_reg[20]_i_11/O
                         net (fo=2, routed)           1.099    24.974    U1_SCPU/U_EXT/C_reg[20]_i_11_n_1
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.124    25.098 r  U1_SCPU/U_EXT/C_reg[20]_i_4/O
                         net (fo=1, routed)           0.298    25.396    U1_SCPU/U_EXT/C_reg[20]_i_4_n_1
    SLICE_X37Y88         LUT5 (Prop_lut5_I2_O)        0.124    25.520 r  U1_SCPU/U_EXT/C_reg[20]_i_1/O
                         net (fo=1, routed)           1.035    26.555    U1_SCPU/U_alu/PC_reg[29][20]
    SLICE_X39Y87         LDCE                                         r  U1_SCPU/U_alu/C_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.523ns  (logic 3.919ns (14.776%)  route 22.604ns (85.224%))
  Logic Levels:           18  (FDCE=1 LUT2=2 LUT4=2 LUT5=4 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[4]/C
    SLICE_X44Y80         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1_SCPU/U_PC/PC_reg[4]/Q
                         net (fo=354, routed)         5.153     5.572    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.296     5.868 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.868    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     6.085 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.326     6.411    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7_n_0
    SLICE_X43Y75         LUT5 (Prop_lut5_I2_O)        0.299     6.710 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.710    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X43Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     6.927 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=45, routed)          2.927     9.854    U1_SCPU/U_RF/inst_in_IBUF[5]
    SLICE_X52Y80         LUT5 (Prop_lut5_I3_O)        0.299    10.153 r  U1_SCPU/U_RF/rf[31][31]_i_5/O
                         net (fo=45, routed)          0.910    11.062    U1_SCPU/U_PC/inst_in[2]
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.150    11.212 r  U1_SCPU/U_PC/PC[31]_i_4/O
                         net (fo=39, routed)          1.466    12.678    U1_SCPU/U_PC/PC_reg[0]_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.326    13.004 r  U1_SCPU/U_PC/immout_i_4/O
                         net (fo=1, routed)           0.796    13.800    U1_SCPU/U_EXT/EXTOp[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.924 r  U1_SCPU/U_EXT/immout/O
                         net (fo=35, routed)          1.847    15.771    U1_SCPU/U_EXT/immout_n_1
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.152    15.923 r  U1_SCPU/U_EXT/NPC0_carry__6_i_7/O
                         net (fo=10, routed)          0.892    16.815    U1_SCPU/U_EXT/NPC0_carry__6_i_7_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.326    17.141 r  U1_SCPU/U_EXT/NPC0_carry__2_i_9/O
                         net (fo=3, routed)           1.038    18.179    U1_SCPU/U_EXT/NPC0_carry__2_i_9_n_1
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.124    18.303 r  U1_SCPU/U_EXT/C_reg[12]_i_12/O
                         net (fo=10, routed)          1.146    19.449    U1_SCPU/U_EXT/PC_reg[31][5]
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.146    19.595 r  U1_SCPU/U_EXT/C_reg[27]_i_23/O
                         net (fo=23, routed)          1.039    20.634    U1_SCPU/U_EXT/C_reg[27]_i_23_n_1
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.328    20.962 r  U1_SCPU/U_EXT/C_reg[30]_i_24/O
                         net (fo=28, routed)          1.826    22.788    U1_SCPU/U_RF/rf_reg[19][20]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I3_O)        0.124    22.912 f  U1_SCPU/U_RF/C_reg[22]_i_18/O
                         net (fo=4, routed)           0.831    23.743    U1_SCPU/U_EXT/rf_reg[19][31]
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.124    23.867 f  U1_SCPU/U_EXT/C_reg[22]_i_12/O
                         net (fo=2, routed)           1.002    24.870    U1_SCPU/U_EXT/C_reg[22]_i_12_n_1
    SLICE_X37Y90         LUT5 (Prop_lut5_I0_O)        0.124    24.994 f  U1_SCPU/U_EXT/C_reg[21]_i_4/O
                         net (fo=1, routed)           0.433    25.427    U1_SCPU/U_RF/rf_reg[19][0]_2
    SLICE_X37Y90         LUT5 (Prop_lut5_I3_O)        0.124    25.551 r  U1_SCPU/U_RF/C_reg[21]_i_1/O
                         net (fo=1, routed)           0.972    26.523    U1_SCPU/U_alu/PC_reg[29][21]
    SLICE_X39Y87         LDCE                                         r  U1_SCPU/U_alu/C_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.480ns  (logic 4.490ns (16.956%)  route 21.990ns (83.044%))
  Logic Levels:           18  (CARRY4=2 FDCE=1 LUT2=2 LUT3=1 LUT5=3 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[4]/C
    SLICE_X44Y80         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1_SCPU/U_PC/PC_reg[4]/Q
                         net (fo=354, routed)         5.153     5.572    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.296     5.868 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.868    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     6.085 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.326     6.411    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7_n_0
    SLICE_X43Y75         LUT5 (Prop_lut5_I2_O)        0.299     6.710 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.710    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X43Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     6.927 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=45, routed)          2.927     9.854    U1_SCPU/U_RF/inst_in_IBUF[5]
    SLICE_X52Y80         LUT5 (Prop_lut5_I3_O)        0.299    10.153 r  U1_SCPU/U_RF/rf[31][31]_i_5/O
                         net (fo=45, routed)          0.910    11.062    U1_SCPU/U_PC/inst_in[2]
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.150    11.212 r  U1_SCPU/U_PC/PC[31]_i_4/O
                         net (fo=39, routed)          1.466    12.678    U1_SCPU/U_PC/PC_reg[0]_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.326    13.004 r  U1_SCPU/U_PC/immout_i_4/O
                         net (fo=1, routed)           0.796    13.800    U1_SCPU/U_EXT/EXTOp[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.924 r  U1_SCPU/U_EXT/immout/O
                         net (fo=35, routed)          1.144    15.068    U1_SCPU/U_EXT/immout_n_1
    SLICE_X44Y80         LUT3 (Prop_lut3_I1_O)        0.124    15.192 r  U1_SCPU/U_EXT/C_reg[22]_i_15/O
                         net (fo=4, routed)           0.450    15.643    U1_SCPU/U_EXT/C_reg[22]_i_15_n_1
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    15.767 r  U1_SCPU/U_EXT/C_reg[3]_i_9/O
                         net (fo=137, routed)         4.798    20.565    U1_SCPU/U_RF/rf_reg[19][31]_0[2]
    SLICE_X41Y81         LUT5 (Prop_lut5_I2_O)        0.124    20.689 r  U1_SCPU/U_RF/C_reg[7]_i_34/O
                         net (fo=2, routed)           0.949    21.638    U1_SCPU/U_RF/C_reg[7]_i_34_n_1
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124    21.762 r  U1_SCPU/U_RF/C_reg[7]_i_38/O
                         net (fo=1, routed)           0.000    21.762    U1_SCPU/U_RF/C_reg[7]_i_38_n_1
    SLICE_X40Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.294 r  U1_SCPU/U_RF/C_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.294    U1_SCPU/U_RF/C_reg[7]_i_21_n_1
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.628 r  U1_SCPU/U_RF/C_reg[15]_i_17/O[1]
                         net (fo=1, routed)           0.670    23.298    U1_SCPU/U_RF/U_alu/data2[9]
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.303    23.601 r  U1_SCPU/U_RF/C_reg[9]_i_12/O
                         net (fo=1, routed)           1.156    24.758    U1_SCPU/U_RF/C_reg[9]_i_12_n_1
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.152    24.910 f  U1_SCPU/U_RF/C_reg[9]_i_5/O
                         net (fo=1, routed)           0.910    25.820    U1_SCPU/U_EXT/PC_reg[10]_3
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.326    26.146 r  U1_SCPU/U_EXT/C_reg[9]_i_1/O
                         net (fo=1, routed)           0.334    26.480    U1_SCPU/U_alu/PC_reg[29][9]
    SLICE_X48Y82         LDCE                                         r  U1_SCPU/U_alu/C_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.262ns  (logic 3.795ns (14.451%)  route 22.467ns (85.549%))
  Logic Levels:           17  (FDCE=1 LUT2=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[4]/C
    SLICE_X44Y80         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1_SCPU/U_PC/PC_reg[4]/Q
                         net (fo=354, routed)         5.153     5.572    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.296     5.868 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.868    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     6.085 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.326     6.411    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7_n_0
    SLICE_X43Y75         LUT5 (Prop_lut5_I2_O)        0.299     6.710 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.710    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X43Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     6.927 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=45, routed)          2.927     9.854    U1_SCPU/U_RF/inst_in_IBUF[5]
    SLICE_X52Y80         LUT5 (Prop_lut5_I3_O)        0.299    10.153 r  U1_SCPU/U_RF/rf[31][31]_i_5/O
                         net (fo=45, routed)          0.910    11.062    U1_SCPU/U_PC/inst_in[2]
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.150    11.212 r  U1_SCPU/U_PC/PC[31]_i_4/O
                         net (fo=39, routed)          1.466    12.678    U1_SCPU/U_PC/PC_reg[0]_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.326    13.004 r  U1_SCPU/U_PC/immout_i_4/O
                         net (fo=1, routed)           0.796    13.800    U1_SCPU/U_EXT/EXTOp[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.924 f  U1_SCPU/U_EXT/immout/O
                         net (fo=35, routed)          1.847    15.771    U1_SCPU/U_EXT/immout_n_1
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.152    15.923 f  U1_SCPU/U_EXT/NPC0_carry__6_i_7/O
                         net (fo=10, routed)          0.892    16.815    U1_SCPU/U_EXT/NPC0_carry__6_i_7_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.326    17.141 f  U1_SCPU/U_EXT/NPC0_carry__2_i_9/O
                         net (fo=3, routed)           1.038    18.179    U1_SCPU/U_EXT/NPC0_carry__2_i_9_n_1
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.124    18.303 f  U1_SCPU/U_EXT/C_reg[12]_i_12/O
                         net (fo=10, routed)          1.146    19.449    U1_SCPU/U_EXT/PC_reg[31][5]
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.146    19.595 f  U1_SCPU/U_EXT/C_reg[27]_i_23/O
                         net (fo=23, routed)          1.025    20.620    U1_SCPU/U_EXT/C_reg[27]_i_23_n_1
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.328    20.948 r  U1_SCPU/U_EXT/C_reg[27]_i_11/O
                         net (fo=15, routed)          1.357    22.305    U1_SCPU/U_EXT/PC_reg[27]_2
    SLICE_X50Y88         LUT2 (Prop_lut2_I0_O)        0.124    22.429 r  U1_SCPU/U_EXT/C_reg[27]_i_4/O
                         net (fo=25, routed)          1.798    24.228    U1_SCPU/U_RF/rf_reg[19][31]_12
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.352 r  U1_SCPU/U_RF/C_reg[3]_i_2/O
                         net (fo=1, routed)           1.096    25.448    U1_SCPU/U_RF/C_reg[3]_i_2_n_1
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.124    25.572 r  U1_SCPU/U_RF/C_reg[3]_i_1/O
                         net (fo=1, routed)           0.690    26.262    U1_SCPU/U_alu/PC_reg[29][3]
    SLICE_X50Y83         LDCE                                         r  U1_SCPU/U_alu/C_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.125ns  (logic 3.919ns (15.001%)  route 22.206ns (84.999%))
  Logic Levels:           18  (FDCE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=9 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[4]/C
    SLICE_X44Y80         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1_SCPU/U_PC/PC_reg[4]/Q
                         net (fo=354, routed)         5.153     5.572    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.296     5.868 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.868    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_18_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     6.085 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.326     6.411    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_7_n_0
    SLICE_X43Y75         LUT5 (Prop_lut5_I2_O)        0.299     6.710 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.710    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X43Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     6.927 r  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=45, routed)          2.927     9.854    U1_SCPU/U_RF/inst_in_IBUF[5]
    SLICE_X52Y80         LUT5 (Prop_lut5_I3_O)        0.299    10.153 r  U1_SCPU/U_RF/rf[31][31]_i_5/O
                         net (fo=45, routed)          0.910    11.062    U1_SCPU/U_PC/inst_in[2]
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.150    11.212 r  U1_SCPU/U_PC/PC[31]_i_4/O
                         net (fo=39, routed)          1.466    12.678    U1_SCPU/U_PC/PC_reg[0]_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.326    13.004 r  U1_SCPU/U_PC/immout_i_4/O
                         net (fo=1, routed)           0.796    13.800    U1_SCPU/U_EXT/EXTOp[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.924 r  U1_SCPU/U_EXT/immout/O
                         net (fo=35, routed)          1.847    15.771    U1_SCPU/U_EXT/immout_n_1
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.152    15.923 r  U1_SCPU/U_EXT/NPC0_carry__6_i_7/O
                         net (fo=10, routed)          0.892    16.815    U1_SCPU/U_EXT/NPC0_carry__6_i_7_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.326    17.141 r  U1_SCPU/U_EXT/NPC0_carry__2_i_9/O
                         net (fo=3, routed)           1.038    18.179    U1_SCPU/U_EXT/NPC0_carry__2_i_9_n_1
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.124    18.303 r  U1_SCPU/U_EXT/C_reg[12]_i_12/O
                         net (fo=10, routed)          1.146    19.449    U1_SCPU/U_EXT/PC_reg[31][5]
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.146    19.595 r  U1_SCPU/U_EXT/C_reg[27]_i_23/O
                         net (fo=23, routed)          1.039    20.634    U1_SCPU/U_EXT/C_reg[27]_i_23_n_1
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.328    20.962 r  U1_SCPU/U_EXT/C_reg[30]_i_24/O
                         net (fo=28, routed)          1.284    22.247    U1_SCPU/U_RF/rf_reg[19][20]_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I1_O)        0.124    22.371 f  U1_SCPU/U_RF/C_reg[8]_i_20/O
                         net (fo=3, routed)           1.013    23.384    U1_SCPU/U_EXT/rf_reg[19][8]
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.124    23.508 f  U1_SCPU/U_EXT/C_reg[4]_i_11/O
                         net (fo=4, routed)           1.417    24.924    U1_SCPU/U_EXT/C_reg[4]_i_11_n_1
    SLICE_X50Y87         LUT6 (Prop_lut6_I5_O)        0.124    25.048 f  U1_SCPU/U_EXT/C_reg[4]_i_4/O
                         net (fo=1, routed)           0.952    26.001    U1_SCPU/U_EXT/C_reg[4]_i_4_n_1
    SLICE_X50Y83         LUT6 (Prop_lut6_I4_O)        0.124    26.125 r  U1_SCPU/U_EXT/C_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    26.125    U1_SCPU/U_alu/PC_reg[29][4]
    SLICE_X50Y83         LDCE                                         r  U1_SCPU/U_alu/C_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5_Multi_8CH32/_Data7_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.050%)  route 0.135ns (48.950%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[21]/C
    SLICE_X36Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1_SCPU/U_PC/PC_reg[21]/Q
                         net (fo=7, routed)           0.135     0.276    U5_Multi_8CH32/data7[21]
    SLICE_X35Y85         FDCE                                         r  U5_Multi_8CH32/_Data7_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5_Multi_8CH32/_Data7_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.332%)  route 0.139ns (49.668%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[23]/C
    SLICE_X36Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1_SCPU/U_PC/PC_reg[23]/Q
                         net (fo=7, routed)           0.139     0.280    U5_Multi_8CH32/data7[23]
    SLICE_X35Y87         FDCE                                         r  U5_Multi_8CH32/_Data7_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5_Multi_8CH32/_Data1_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.144%)  route 0.140ns (49.856%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[20]/C
    SLICE_X36Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1_SCPU/U_PC/PC_reg[20]/Q
                         net (fo=7, routed)           0.140     0.281    U5_Multi_8CH32/data1[18]
    SLICE_X37Y84         FDCE                                         r  U5_Multi_8CH32/_Data1_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5_Multi_8CH32/_Data1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.629%)  route 0.143ns (50.371%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[10]/C
    SLICE_X47Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1_SCPU/U_PC/PC_reg[10]/Q
                         net (fo=59, routed)          0.143     0.284    U5_Multi_8CH32/data1[8]
    SLICE_X44Y79         FDCE                                         r  U5_Multi_8CH32/_Data1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5_Multi_8CH32/_Data1_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.164ns (54.162%)  route 0.139ns (45.838%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[25]/C
    SLICE_X38Y88         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1_SCPU/U_PC/PC_reg[25]/Q
                         net (fo=7, routed)           0.139     0.303    U5_Multi_8CH32/data1[23]
    SLICE_X38Y87         FDCE                                         r  U5_Multi_8CH32/_Data1_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5_Multi_8CH32/_Data1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.656%)  route 0.182ns (56.344%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[13]/C
    SLICE_X47Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1_SCPU/U_PC/PC_reg[13]/Q
                         net (fo=7, routed)           0.182     0.323    U5_Multi_8CH32/data1[11]
    SLICE_X50Y82         FDCE                                         r  U5_Multi_8CH32/_Data1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5_Multi_8CH32/_Data5_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5_Multi_8CH32/Disp_num_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.274ns (84.281%)  route 0.051ns (15.719%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDCE                         0.000     0.000 r  U5_Multi_8CH32/_Data5_reg[11]/C
    SLICE_X50Y82         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U5_Multi_8CH32/_Data5_reg[11]/Q
                         net (fo=1, routed)           0.051     0.215    U5_Multi_8CH32/_Data5[11]
    SLICE_X51Y82         LUT6 (Prop_lut6_I3_O)        0.045     0.260 r  U5_Multi_8CH32/Disp_num[11]_i_3/O
                         net (fo=1, routed)           0.000     0.260    U5_Multi_8CH32/Disp_num[11]_i_3_n_0
    SLICE_X51Y82         MUXF7 (Prop_muxf7_I1_O)      0.065     0.325 r  U5_Multi_8CH32/Disp_num_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.325    U5_Multi_8CH32/Disp_num_reg[11]_i_1_n_0
    SLICE_X51Y82         FDCE                                         r  U5_Multi_8CH32/Disp_num_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5_Multi_8CH32/_Data4_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5_Multi_8CH32/Disp_num_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.274ns (84.281%)  route 0.051ns (15.719%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDCE                         0.000     0.000 r  U5_Multi_8CH32/_Data4_reg[12]/C
    SLICE_X56Y84         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U5_Multi_8CH32/_Data4_reg[12]/Q
                         net (fo=1, routed)           0.051     0.215    U5_Multi_8CH32/_Data4[12]
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.045     0.260 r  U5_Multi_8CH32/Disp_num[12]_i_3/O
                         net (fo=1, routed)           0.000     0.260    U5_Multi_8CH32/Disp_num[12]_i_3_n_0
    SLICE_X57Y84         MUXF7 (Prop_muxf7_I1_O)      0.065     0.325 r  U5_Multi_8CH32/Disp_num_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.325    U5_Multi_8CH32/Disp_num_reg[12]_i_1_n_0
    SLICE_X57Y84         FDCE                                         r  U5_Multi_8CH32/Disp_num_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5_Multi_8CH32/_Data5_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5_Multi_8CH32/Disp_num_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.274ns (84.281%)  route 0.051ns (15.719%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE                         0.000     0.000 r  U5_Multi_8CH32/_Data5_reg[20]/C
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U5_Multi_8CH32/_Data5_reg[20]/Q
                         net (fo=1, routed)           0.051     0.215    U5_Multi_8CH32/_Data5[20]
    SLICE_X35Y84         LUT6 (Prop_lut6_I3_O)        0.045     0.260 r  U5_Multi_8CH32/Disp_num[20]_i_3/O
                         net (fo=1, routed)           0.000     0.260    U5_Multi_8CH32/Disp_num[20]_i_3_n_0
    SLICE_X35Y84         MUXF7 (Prop_muxf7_I1_O)      0.065     0.325 r  U5_Multi_8CH32/Disp_num_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     0.325    U5_Multi_8CH32/Disp_num_reg[20]_i_1_n_0
    SLICE_X35Y84         FDCE                                         r  U5_Multi_8CH32/Disp_num_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5_Multi_8CH32/_Data1_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.164ns (49.891%)  route 0.165ns (50.109%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[29]/C
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1_SCPU/U_PC/PC_reg[29]/Q
                         net (fo=7, routed)           0.165     0.329    U5_Multi_8CH32/data1[27]
    SLICE_X39Y88         FDCE                                         r  U5_Multi_8CH32/_Data1_reg[27]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          1080 Endpoints
Min Delay          1080 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[12][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.518ns  (logic 1.606ns (15.269%)  route 8.912ns (84.731%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.661    55.263    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.145 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.843    57.988    U4_MIO_BUS/ram_data_out[15]
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    58.112 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.056    59.169    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.150    59.319 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          2.697    62.016    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.326    62.342 r  U3_dm_controller/Data_read_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.151    62.493    U1_SCPU/U_alu/Data_in_IBUF[16]
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    62.617 r  U1_SCPU/U_alu/rf[31][16]_i_1/O
                         net (fo=32, routed)          3.164    65.781    U1_SCPU/U_RF/PC_reg[31]_0[16]
    SLICE_X60Y75         FDCE                                         r  U1_SCPU/U_RF/rf_reg[12][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[13][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.378ns  (logic 1.606ns (15.475%)  route 8.772ns (84.525%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.661    55.263    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.145 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.843    57.988    U4_MIO_BUS/ram_data_out[15]
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    58.112 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.056    59.169    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.150    59.319 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          2.697    62.016    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.326    62.342 r  U3_dm_controller/Data_read_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.151    62.493    U1_SCPU/U_alu/Data_in_IBUF[16]
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    62.617 r  U1_SCPU/U_alu/rf[31][16]_i_1/O
                         net (fo=32, routed)          3.024    65.641    U1_SCPU/U_RF/PC_reg[31]_0[16]
    SLICE_X60Y76         FDCE                                         r  U1_SCPU/U_RF/rf_reg[13][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[20][28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.042ns  (logic 1.606ns (15.993%)  route 8.436ns (84.007%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.661    55.263    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.145 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.843    57.988    U4_MIO_BUS/ram_data_out[15]
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    58.112 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.056    59.169    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.150    59.319 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          2.364    61.683    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I4_O)        0.326    62.009 r  U3_dm_controller/Data_read_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           0.564    62.573    U1_SCPU/U_alu/Data_in_IBUF[28]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    62.697 r  U1_SCPU/U_alu/rf[31][28]_i_1/O
                         net (fo=32, routed)          2.608    65.305    U1_SCPU/U_RF/PC_reg[31]_0[28]
    SLICE_X42Y95         FDCE                                         r  U1_SCPU/U_RF/rf_reg[20][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[23][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.022ns  (logic 1.606ns (16.024%)  route 8.416ns (83.976%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.661    55.263    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.145 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.843    57.988    U4_MIO_BUS/ram_data_out[15]
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    58.112 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.056    59.169    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.150    59.319 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          2.697    62.016    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.326    62.342 r  U3_dm_controller/Data_read_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.151    62.493    U1_SCPU/U_alu/Data_in_IBUF[16]
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    62.617 r  U1_SCPU/U_alu/rf[31][16]_i_1/O
                         net (fo=32, routed)          2.668    65.286    U1_SCPU/U_RF/PC_reg[31]_0[16]
    SLICE_X61Y84         FDCE                                         r  U1_SCPU/U_RF/rf_reg[23][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[19][28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.873ns  (logic 1.606ns (16.266%)  route 8.267ns (83.734%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.661    55.263    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.145 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.843    57.988    U4_MIO_BUS/ram_data_out[15]
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    58.112 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.056    59.169    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.150    59.319 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          2.364    61.683    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I4_O)        0.326    62.009 r  U3_dm_controller/Data_read_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           0.564    62.573    U1_SCPU/U_alu/Data_in_IBUF[28]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    62.697 r  U1_SCPU/U_alu/rf[31][28]_i_1/O
                         net (fo=32, routed)          2.439    65.137    U1_SCPU/U_RF/PC_reg[31]_0[28]
    SLICE_X42Y94         FDCE                                         r  U1_SCPU/U_RF/rf_reg[19][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[6][28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.733ns  (logic 1.606ns (16.500%)  route 8.127ns (83.500%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.661    55.263    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.145 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.843    57.988    U4_MIO_BUS/ram_data_out[15]
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    58.112 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.056    59.169    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.150    59.319 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          2.364    61.683    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I4_O)        0.326    62.009 r  U3_dm_controller/Data_read_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           0.564    62.573    U1_SCPU/U_alu/Data_in_IBUF[28]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    62.697 r  U1_SCPU/U_alu/rf[31][28]_i_1/O
                         net (fo=32, routed)          2.299    64.997    U1_SCPU/U_RF/PC_reg[31]_0[28]
    SLICE_X42Y96         FDCE                                         r  U1_SCPU/U_RF/rf_reg[6][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[4][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.727ns  (logic 1.606ns (16.512%)  route 8.121ns (83.489%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.661    55.263    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.145 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.843    57.988    U4_MIO_BUS/ram_data_out[15]
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    58.112 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.056    59.169    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.150    59.319 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          2.697    62.016    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.326    62.342 r  U3_dm_controller/Data_read_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.151    62.493    U1_SCPU/U_alu/Data_in_IBUF[16]
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    62.617 r  U1_SCPU/U_alu/rf[31][16]_i_1/O
                         net (fo=32, routed)          2.372    64.990    U1_SCPU/U_RF/PC_reg[31]_0[16]
    SLICE_X60Y87         FDCE                                         r  U1_SCPU/U_RF/rf_reg[4][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[22][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.625ns  (logic 1.606ns (16.686%)  route 8.019ns (83.314%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.661    55.263    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.145 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.843    57.988    U4_MIO_BUS/ram_data_out[15]
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    58.112 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.056    59.169    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.150    59.319 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          2.697    62.016    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.326    62.342 r  U3_dm_controller/Data_read_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.151    62.493    U1_SCPU/U_alu/Data_in_IBUF[16]
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    62.617 r  U1_SCPU/U_alu/rf[31][16]_i_1/O
                         net (fo=32, routed)          2.271    64.888    U1_SCPU/U_RF/PC_reg[31]_0[16]
    SLICE_X60Y84         FDCE                                         r  U1_SCPU/U_RF/rf_reg[22][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[11][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.623ns  (logic 1.606ns (16.689%)  route 8.017ns (83.311%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.661    55.263    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.145 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.843    57.988    U4_MIO_BUS/ram_data_out[15]
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    58.112 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.056    59.169    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.150    59.319 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          2.697    62.016    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.326    62.342 r  U3_dm_controller/Data_read_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.151    62.493    U1_SCPU/U_alu/Data_in_IBUF[16]
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    62.617 r  U1_SCPU/U_alu/rf[31][16]_i_1/O
                         net (fo=32, routed)          2.269    64.886    U1_SCPU/U_RF/PC_reg[31]_0[16]
    SLICE_X60Y86         FDCE                                         r  U1_SCPU/U_RF/rf_reg[11][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/U_RF/rf_reg[1][23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.601ns  (logic 1.606ns (16.727%)  route 7.995ns (83.273%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.661    55.263    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    56.145 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.843    57.988    U4_MIO_BUS/ram_data_out[15]
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    58.112 r  U4_MIO_BUS/Cpu_data4bus_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           1.056    59.169    U3_dm_controller/Data_read_from_dm[15]
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.150    59.319 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_2/O
                         net (fo=17, routed)          1.714    61.033    U3_dm_controller/Data_read_OBUF[31]_inst_i_2_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I4_O)        0.326    61.359 r  U3_dm_controller/Data_read_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.638    61.997    U1_SCPU/U_alu/Data_in_IBUF[23]
    SLICE_X36Y87         LUT6 (Prop_lut6_I1_O)        0.124    62.121 r  U1_SCPU/U_alu/rf[31][23]_i_1/O
                         net (fo=32, routed)          2.743    64.864    U1_SCPU/U_RF/PC_reg[31]_0[23]
    SLICE_X31Y98         FDCE                                         r  U1_SCPU/U_RF/rf_reg[1][23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.259ns (77.705%)  route 0.074ns (22.295%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.564     1.483    U8_clk_div/clk
    SLICE_X55Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U8_clk_div/clkdiv_reg[13]/Q
                         net (fo=3, routed)           0.074     1.699    U5_Multi_8CH32/point_in[13]
    SLICE_X54Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.744 r  U5_Multi_8CH32/point_out[5]_i_2/O
                         net (fo=1, routed)           0.000     1.744    U5_Multi_8CH32/point_out[5]_i_2_n_0
    SLICE_X54Y93         MUXF7 (Prop_muxf7_I0_O)      0.073     1.817 r  U5_Multi_8CH32/point_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.817    U5_Multi_8CH32/point_out_reg[5]_i_1_n_0
    SLICE_X54Y93         FDCE                                         r  U5_Multi_8CH32/point_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.250ns (69.577%)  route 0.109ns (30.423%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.564     1.483    U8_clk_div/clk
    SLICE_X55Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U8_clk_div/clkdiv_reg[12]/Q
                         net (fo=3, routed)           0.109     1.734    U5_Multi_8CH32/point_in[44]
    SLICE_X54Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  U5_Multi_8CH32/point_out[4]_i_3/O
                         net (fo=1, routed)           0.000     1.779    U5_Multi_8CH32/point_out[4]_i_3_n_0
    SLICE_X54Y93         MUXF7 (Prop_muxf7_I1_O)      0.064     1.843 r  U5_Multi_8CH32/point_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.843    U5_Multi_8CH32/point_out_reg[4]_i_1_n_0
    SLICE_X54Y93         FDCE                                         r  U5_Multi_8CH32/point_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.250ns (69.378%)  route 0.110ns (30.622%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.482    U8_clk_div/clk
    SLICE_X55Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  U8_clk_div/clkdiv_reg[8]/Q
                         net (fo=3, routed)           0.110     1.734    U5_Multi_8CH32/point_in[40]
    SLICE_X54Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  U5_Multi_8CH32/point_out[0]_i_3/O
                         net (fo=1, routed)           0.000     1.779    U5_Multi_8CH32/point_out[0]_i_3_n_0
    SLICE_X54Y92         MUXF7 (Prop_muxf7_I1_O)      0.064     1.843 r  U5_Multi_8CH32/point_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    U5_Multi_8CH32/point_out_reg[0]_i_1_n_0
    SLICE_X54Y92         FDCE                                         r  U5_Multi_8CH32/point_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.259ns (66.116%)  route 0.133ns (33.884%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.482    U8_clk_div/clk
    SLICE_X55Y90         FDCE                                         r  U8_clk_div/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  U8_clk_div/clkdiv_reg[2]/Q
                         net (fo=3, routed)           0.133     1.756    U5_Multi_8CH32/point_in[2]
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  U5_Multi_8CH32/point_out[2]_i_2/O
                         net (fo=1, routed)           0.000     1.801    U5_Multi_8CH32/point_out[2]_i_2_n_0
    SLICE_X54Y92         MUXF7 (Prop_muxf7_I0_O)      0.073     1.874 r  U5_Multi_8CH32/point_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.874    U5_Multi_8CH32/point_out_reg[2]_i_1_n_0
    SLICE_X54Y92         FDCE                                         r  U5_Multi_8CH32/point_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.248ns (56.672%)  route 0.190ns (43.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.564     1.483    U8_clk_div/clk
    SLICE_X55Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U8_clk_div/clkdiv_reg[14]/Q
                         net (fo=3, routed)           0.190     1.814    U5_Multi_8CH32/point_in[14]
    SLICE_X56Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.859 r  U5_Multi_8CH32/point_out[6]_i_2/O
                         net (fo=1, routed)           0.000     1.859    U5_Multi_8CH32/point_out[6]_i_2_n_0
    SLICE_X56Y95         MUXF7 (Prop_muxf7_I0_O)      0.062     1.921 r  U5_Multi_8CH32/point_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.921    U5_Multi_8CH32/point_out_reg[6]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  U5_Multi_8CH32/point_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.248ns (56.391%)  route 0.192ns (43.609%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.564     1.483    U8_clk_div/clk
    SLICE_X55Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U8_clk_div/clkdiv_reg[25]/Q
                         net (fo=3, routed)           0.192     1.816    U5_Multi_8CH32/point_in[25]
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  U5_Multi_8CH32/point_out[1]_i_2/O
                         net (fo=1, routed)           0.000     1.861    U5_Multi_8CH32/point_out[1]_i_2_n_0
    SLICE_X56Y93         MUXF7 (Prop_muxf7_I0_O)      0.062     1.923 r  U5_Multi_8CH32/point_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.923    U5_Multi_8CH32/point_out_reg[1]_i_1_n_0
    SLICE_X56Y93         FDCE                                         r  U5_Multi_8CH32/point_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.259ns (57.949%)  route 0.188ns (42.051%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.564     1.483    U8_clk_div/clk
    SLICE_X55Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U8_clk_div/clkdiv_reg[23]/Q
                         net (fo=3, routed)           0.188     1.812    U5_Multi_8CH32/point_in[23]
    SLICE_X56Y95         LUT6 (Prop_lut6_I1_O)        0.045     1.857 r  U5_Multi_8CH32/point_out[7]_i_2/O
                         net (fo=1, routed)           0.000     1.857    U5_Multi_8CH32/point_out[7]_i_2_n_0
    SLICE_X56Y95         MUXF7 (Prop_muxf7_I0_O)      0.073     1.930 r  U5_Multi_8CH32/point_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.930    U5_Multi_8CH32/point_out_reg[7]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  U5_Multi_8CH32/point_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.259ns (54.347%)  route 0.218ns (45.653%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.564     1.483    U8_clk_div/clk
    SLICE_X55Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.218     1.842    U5_Multi_8CH32/point_in[19]
    SLICE_X56Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.887 r  U5_Multi_8CH32/point_out[3]_i_2/O
                         net (fo=1, routed)           0.000     1.887    U5_Multi_8CH32/point_out[3]_i_2_n_0
    SLICE_X56Y93         MUXF7 (Prop_muxf7_I0_O)      0.073     1.960 r  U5_Multi_8CH32/point_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.960    U5_Multi_8CH32/point_out_reg[3]_i_1_n_0
    SLICE_X56Y93         FDCE                                         r  U5_Multi_8CH32/point_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6_SSeg7/seg_data_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U6_SSeg7/seg_sout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.254ns (48.369%)  route 0.271ns (51.631%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.481    U6_SSeg7/clk
    SLICE_X58Y86         FDPE                                         r  U6_SSeg7/seg_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDPE (Prop_fdpe_C_Q)         0.164     1.645 r  U6_SSeg7/seg_data_reg[3]/Q
                         net (fo=10, routed)          0.215     1.861    U6_SSeg7/seg_data_reg_n_0_[3]
    SLICE_X58Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.906 r  U6_SSeg7/seg_sout[3]_i_2/O
                         net (fo=1, routed)           0.056     1.961    U6_SSeg7/seg_sout[3]_i_2_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.045     2.006 r  U6_SSeg7/seg_sout[3]_i_1/O
                         net (fo=1, routed)           0.000     2.006    U6_SSeg7/p_0_in[3]
    SLICE_X58Y88         FDRE                                         r  U6_SSeg7/seg_sout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6_SSeg7/seg_data_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U6_SSeg7/seg_sout_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.231ns (39.104%)  route 0.360ns (60.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.481    U6_SSeg7/clk
    SLICE_X59Y86         FDPE                                         r  U6_SSeg7/seg_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.622 r  U6_SSeg7/seg_data_reg[0]/Q
                         net (fo=10, routed)          0.125     1.748    U6_SSeg7/seg_data_reg_n_0_[0]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.045     1.793 r  U6_SSeg7/seg_sout[4]_i_3/O
                         net (fo=2, routed)           0.234     2.027    U6_SSeg7/seg_sout[4]_i_3_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I1_O)        0.045     2.072 r  U6_SSeg7/seg_sout[4]_i_1/O
                         net (fo=1, routed)           0.000     2.072    U6_SSeg7/p_0_in[4]
    SLICE_X56Y88         FDRE                                         r  U6_SSeg7/seg_sout_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           174 Endpoints
Min Delay           174 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[1]
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.375ns  (logic 1.692ns (9.738%)  route 15.683ns (90.262%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[7]/C
    SLICE_X41Y79         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1_SCPU/U_PC/PC_reg[7]/Q
                         net (fo=355, routed)         5.358     5.777    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.299     6.076 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.433     6.509    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_13_n_0
    SLICE_X49Y70         LUT5 (Prop_lut5_I4_O)        0.124     6.633 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.873     7.506    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_4_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.630 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=29, routed)          1.768     9.398    U1_SCPU/U_alu/inst_in_IBUF[3]
    SLICE_X46Y81         LUT5 (Prop_lut5_I2_O)        0.150     9.548 r  U1_SCPU/U_alu/mem_w_OBUF_inst_i_2/O
                         net (fo=17, routed)          1.205    10.753    U1_SCPU/U_RF/inst_in[1]_0
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.328    11.081 r  U1_SCPU/U_RF/dm_ctrl_OBUF[2]_inst_i_2/O
                         net (fo=33, routed)          3.453    14.534    U1_SCPU/U_RF_n_156
    SLICE_X50Y82         LUT4 (Prop_lut4_I3_O)        0.124    14.658 r  U1_SCPU/dm_ctrl_OBUF[2]_inst_i_1/O
                         net (fo=62, routed)          1.783    16.441    U3_dm_controller/dm_ctrl[2]
    SLICE_X56Y77         LUT6 (Prop_lut6_I5_O)        0.124    16.565 r  U3_dm_controller/wea_mem_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.810    17.375    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[1]
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.537    54.959    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[2]
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.320ns  (logic 1.692ns (9.769%)  route 15.628ns (90.231%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[7]/C
    SLICE_X41Y79         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1_SCPU/U_PC/PC_reg[7]/Q
                         net (fo=355, routed)         5.358     5.777    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.299     6.076 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.433     6.509    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_13_n_0
    SLICE_X49Y70         LUT5 (Prop_lut5_I4_O)        0.124     6.633 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.873     7.506    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_4_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.630 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=29, routed)          1.768     9.398    U1_SCPU/U_alu/inst_in_IBUF[3]
    SLICE_X46Y81         LUT5 (Prop_lut5_I2_O)        0.150     9.548 r  U1_SCPU/U_alu/mem_w_OBUF_inst_i_2/O
                         net (fo=17, routed)          1.205    10.753    U1_SCPU/U_RF/inst_in[1]_0
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.328    11.081 r  U1_SCPU/U_RF/dm_ctrl_OBUF[2]_inst_i_2/O
                         net (fo=33, routed)          3.453    14.534    U1_SCPU/U_RF_n_156
    SLICE_X50Y82         LUT4 (Prop_lut4_I3_O)        0.124    14.658 r  U1_SCPU/dm_ctrl_OBUF[2]_inst_i_1/O
                         net (fo=62, routed)          1.797    16.455    U3_dm_controller/dm_ctrl[2]
    SLICE_X56Y77         LUT6 (Prop_lut6_I5_O)        0.124    16.579 r  U3_dm_controller/wea_mem_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.741    17.320    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[2]
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.537    54.959    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.995ns  (logic 1.692ns (9.956%)  route 15.303ns (90.044%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[7]/C
    SLICE_X41Y79         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1_SCPU/U_PC/PC_reg[7]/Q
                         net (fo=355, routed)         5.358     5.777    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.299     6.076 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.433     6.509    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_13_n_0
    SLICE_X49Y70         LUT5 (Prop_lut5_I4_O)        0.124     6.633 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.873     7.506    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_4_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.630 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=29, routed)          1.768     9.398    U1_SCPU/U_alu/inst_in_IBUF[3]
    SLICE_X46Y81         LUT5 (Prop_lut5_I2_O)        0.150     9.548 r  U1_SCPU/U_alu/mem_w_OBUF_inst_i_2/O
                         net (fo=17, routed)          1.205    10.753    U1_SCPU/U_RF/inst_in[1]_0
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.328    11.081 r  U1_SCPU/U_RF/dm_ctrl_OBUF[2]_inst_i_2/O
                         net (fo=33, routed)          3.453    14.534    U1_SCPU/U_RF_n_156
    SLICE_X50Y82         LUT4 (Prop_lut4_I3_O)        0.124    14.658 r  U1_SCPU/dm_ctrl_OBUF[2]_inst_i_1/O
                         net (fo=62, routed)          1.422    16.079    U3_dm_controller/dm_ctrl[2]
    SLICE_X56Y77         LUT6 (Prop_lut6_I5_O)        0.124    16.203 r  U3_dm_controller/wea_mem_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.792    16.995    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.537    54.959    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 U1_SCPU/U_PC/PC_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[3]
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.992ns  (logic 1.692ns (9.958%)  route 15.300ns (90.042%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDCE                         0.000     0.000 r  U1_SCPU/U_PC/PC_reg[7]/C
    SLICE_X41Y79         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1_SCPU/U_PC/PC_reg[7]/Q
                         net (fo=355, routed)         5.358     5.777    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.299     6.076 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.433     6.509    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_13_n_0
    SLICE_X49Y70         LUT5 (Prop_lut5_I4_O)        0.124     6.633 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.873     7.506    U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_4_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.630 f  U2_ROMD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=29, routed)          1.768     9.398    U1_SCPU/U_alu/inst_in_IBUF[3]
    SLICE_X46Y81         LUT5 (Prop_lut5_I2_O)        0.150     9.548 r  U1_SCPU/U_alu/mem_w_OBUF_inst_i_2/O
                         net (fo=17, routed)          1.205    10.753    U1_SCPU/U_RF/inst_in[1]_0
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.328    11.081 r  U1_SCPU/U_RF/dm_ctrl_OBUF[2]_inst_i_2/O
                         net (fo=33, routed)          3.453    14.534    U1_SCPU/U_RF_n_156
    SLICE_X50Y82         LUT4 (Prop_lut4_I3_O)        0.124    14.658 r  U1_SCPU/dm_ctrl_OBUF[2]_inst_i_1/O
                         net (fo=62, routed)          1.418    16.076    U3_dm_controller/dm_ctrl[2]
    SLICE_X56Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.200 r  U3_dm_controller/wea_mem_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.792    16.992    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[3]
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.537    54.959    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/seg_data_reg[13]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.064ns  (logic 1.631ns (16.206%)  route 8.433ns (83.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           3.204     4.711    U8_clk_div/rstn_IBUF
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.835 f  U8_clk_div/U1_SCPU_i_2/O
                         net (fo=1406, routed)        5.229    10.064    U6_SSeg7/rst
    SLICE_X58Y83         FDPE                                         f  U6_SSeg7/seg_data_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.502     4.925    U6_SSeg7/clk
    SLICE_X58Y83         FDPE                                         r  U6_SSeg7/seg_data_reg[13]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/seg_data_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.040ns  (logic 1.631ns (16.245%)  route 8.409ns (83.755%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           3.204     4.711    U8_clk_div/rstn_IBUF
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.835 f  U8_clk_div/U1_SCPU_i_2/O
                         net (fo=1406, routed)        5.206    10.040    U6_SSeg7/rst
    SLICE_X55Y84         FDPE                                         f  U6_SSeg7/seg_data_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.498     4.921    U6_SSeg7/clk
    SLICE_X55Y84         FDPE                                         r  U6_SSeg7/seg_data_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/seg_data_reg[15]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.935ns  (logic 1.631ns (16.417%)  route 8.304ns (83.583%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           3.204     4.711    U8_clk_div/rstn_IBUF
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.835 f  U8_clk_div/U1_SCPU_i_2/O
                         net (fo=1406, routed)        5.100     9.935    U6_SSeg7/rst
    SLICE_X58Y84         FDPE                                         f  U6_SSeg7/seg_data_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.503     4.926    U6_SSeg7/clk
    SLICE_X58Y84         FDPE                                         r  U6_SSeg7/seg_data_reg[15]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/seg_data_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.899ns  (logic 1.631ns (16.476%)  route 8.268ns (83.524%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           3.204     4.711    U8_clk_div/rstn_IBUF
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.835 f  U8_clk_div/U1_SCPU_i_2/O
                         net (fo=1406, routed)        5.064     9.899    U6_SSeg7/rst
    SLICE_X59Y86         FDPE                                         f  U6_SSeg7/seg_data_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504     4.927    U6_SSeg7/clk
    SLICE_X59Y86         FDPE                                         r  U6_SSeg7/seg_data_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/seg_data_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.899ns  (logic 1.631ns (16.476%)  route 8.268ns (83.524%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           3.204     4.711    U8_clk_div/rstn_IBUF
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.835 f  U8_clk_div/U1_SCPU_i_2/O
                         net (fo=1406, routed)        5.064     9.899    U6_SSeg7/rst
    SLICE_X58Y86         FDPE                                         f  U6_SSeg7/seg_data_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504     4.927    U6_SSeg7/clk
    SLICE_X58Y86         FDPE                                         r  U6_SSeg7/seg_data_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/seg_data_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.899ns  (logic 1.631ns (16.476%)  route 8.268ns (83.524%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           3.204     4.711    U8_clk_div/rstn_IBUF
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.835 f  U8_clk_div/U1_SCPU_i_2/O
                         net (fo=1406, routed)        5.064     9.899    U6_SSeg7/rst
    SLICE_X58Y86         FDPE                                         f  U6_SSeg7/seg_data_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504     4.927    U6_SSeg7/clk
    SLICE_X58Y86         FDPE                                         r  U6_SSeg7/seg_data_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3_dm_controller/Data_write_to_dm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[11]
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.158ns (59.440%)  route 0.108ns (40.560%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         LDCE                         0.000     0.000 r  U3_dm_controller/Data_write_to_dm_reg[11]/G
    SLICE_X63Y79         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U3_dm_controller/Data_write_to_dm_reg[11]/Q
                         net (fo=1, routed)           0.108     0.266    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[11]
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.869    52.034    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 U3_dm_controller/Data_write_to_dm_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[13]
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.158ns (59.440%)  route 0.108ns (40.560%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         LDCE                         0.000     0.000 r  U3_dm_controller/Data_write_to_dm_reg[13]/G
    SLICE_X63Y79         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U3_dm_controller/Data_write_to_dm_reg[13]/Q
                         net (fo=1, routed)           0.108     0.266    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[13]
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.869    52.034    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 U5_Multi_8CH32/LE_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/LES_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE                         0.000     0.000 r  U5_Multi_8CH32/LE_out_reg[3]/C
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U5_Multi_8CH32/LE_out_reg[3]/Q
                         net (fo=1, routed)           0.110     0.274    U6_SSeg7/LES[3]
    SLICE_X55Y94         FDCE                                         r  U6_SSeg7/LES_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     1.999    U6_SSeg7/clk
    SLICE_X55Y94         FDCE                                         r  U6_SSeg7/LES_data_reg[3]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/point_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/point_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDCE                         0.000     0.000 r  U5_Multi_8CH32/point_out_reg[6]/C
    SLICE_X56Y95         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U5_Multi_8CH32/point_out_reg[6]/Q
                         net (fo=1, routed)           0.110     0.274    U6_SSeg7/point[6]
    SLICE_X57Y94         FDCE                                         r  U6_SSeg7/point_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U6_SSeg7/clk
    SLICE_X57Y94         FDCE                                         r  U6_SSeg7/point_data_reg[6]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/point_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/point_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE                         0.000     0.000 r  U5_Multi_8CH32/point_out_reg[0]/C
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U5_Multi_8CH32/point_out_reg[0]/Q
                         net (fo=1, routed)           0.112     0.276    U6_SSeg7/point[0]
    SLICE_X55Y93         FDCE                                         r  U6_SSeg7/point_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     1.999    U6_SSeg7/clk
    SLICE_X55Y93         FDCE                                         r  U6_SSeg7/point_data_reg[0]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/LE_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/LES_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDCE                         0.000     0.000 r  U5_Multi_8CH32/LE_out_reg[0]/C
    SLICE_X56Y95         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U5_Multi_8CH32/LE_out_reg[0]/Q
                         net (fo=1, routed)           0.116     0.280    U6_SSeg7/LES[0]
    SLICE_X57Y95         FDCE                                         r  U6_SSeg7/LES_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U6_SSeg7/clk
    SLICE_X57Y95         FDCE                                         r  U6_SSeg7/LES_data_reg[0]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/point_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/point_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.223%)  route 0.144ns (46.777%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDCE                         0.000     0.000 r  U5_Multi_8CH32/point_out_reg[7]/C
    SLICE_X56Y95         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U5_Multi_8CH32/point_out_reg[7]/Q
                         net (fo=1, routed)           0.144     0.308    U6_SSeg7/point[7]
    SLICE_X57Y94         FDCE                                         r  U6_SSeg7/point_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U6_SSeg7/clk
    SLICE_X57Y94         FDCE                                         r  U6_SSeg7/point_data_reg[7]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/Disp_num_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/seg_data_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE                         0.000     0.000 r  U5_Multi_8CH32/Disp_num_reg[31]/C
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U5_Multi_8CH32/Disp_num_reg[31]/Q
                         net (fo=1, routed)           0.145     0.309    U6_SSeg7/Hexs[31]
    SLICE_X55Y89         FDPE                                         r  U6_SSeg7/seg_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.997    U6_SSeg7/clk
    SLICE_X55Y89         FDPE                                         r  U6_SSeg7/seg_data_reg[31]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/LE_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/LES_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE                         0.000     0.000 r  U5_Multi_8CH32/LE_out_reg[6]/C
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/LE_out_reg[6]/Q
                         net (fo=1, routed)           0.170     0.311    U6_SSeg7/LES[6]
    SLICE_X58Y93         FDCE                                         r  U6_SSeg7/LES_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.837     2.002    U6_SSeg7/clk
    SLICE_X58Y93         FDCE                                         r  U6_SSeg7/LES_data_reg[6]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/Disp_num_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/seg_data_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDCE                         0.000     0.000 r  U5_Multi_8CH32/Disp_num_reg[4]/C
    SLICE_X55Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/Disp_num_reg[4]/Q
                         net (fo=1, routed)           0.172     0.313    U6_SSeg7/Hexs[4]
    SLICE_X55Y84         FDPE                                         r  U6_SSeg7/seg_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.828     1.993    U6_SSeg7/clk
    SLICE_X55Y84         FDPE                                         r  U6_SSeg7/seg_data_reg[4]/C





