/*
 * Copyright (C) 2019 Boundary Devices
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */
/*
 * Hynix: H5TC4G63CFR-xxA (DDR3L-1600 11-11-11)
 *  NOTE: tFAW and tRRD must change to use a part slower than 1333
 * RANK 0, BUS_WIDTH 32
 * 15 row + 3 bank + 10 col + 0 rank + 2 width = 30 = 1 GB
 *
 * RANK 1, BUS_WIDTH 32
 * 15 row + 3 bank + 10 col + 1 rank + 2 width = 31 = 2 GB
 *
 * tRCD 13125 ps
 * tRP 13125 ps
 * tCL 13125 ps
 * 533M DDR clock = .533G = 1876.1ps/clocks
 * 13125ps / 1876.1ps/clocks = 6.995 clocks
 */

#ifndef RANK
#error please define RANK
#endif

#if RANK == 1
#define REG_RANK(reg, rank0, rank1) DATA 4, reg, rank1
#define R_RANK1(reg, rank1) DATA 4, reg, rank1
#else
#define REG_RANK(reg, rank0, rank1) DATA 4, reg, rank0
#define R_RANK1(reg, rank1)
#endif

DATA 4 0x30391000 0x00000002	/* SRC_DDRC_RCR - assert ddr phy reset */
DATA 4 0x307a0000 0x01040001	/* DDRC_MSTR - DDR3, burst 8, rank 1 */
DATA 4 0x307a01a0 0x80400003	/* DDRC_DFIUPD0 - disable auto req */
DATA 4 0x307a01a4 0x00100020	/* DDRC_DFIUPD1 - min/max delay line recalibration */
DATA 4 0x307a01a8 0x80100004	/* DDRC_DFIUPD2 - req controls */

/*
 * REFI:0x0040		(7800000/1876.1/32/2) = 64.96 (0x40) (round down) clocks
 * RFC: 0x0046		(260000/1876.1/2) = 69.29 = 70(0x46) clocks
 */
DATA 4 0x307a0064 0x00400046	/* DDRC_RFSHTMG - */
DATA 4 0x307a0490 0x00000001	/* DDRC_MP_PCTRL_0 - port enable */
DATA 4 0x307a00d0 0x00020083	/* DDRC_INIT0 - wait 2 clocks after cke high */
DATA 4 0x307a00d4 0x00690000	/* DDRC_INIT1 - reset width */

/*
 * MR0
 * b'000'
 * PD: b'0'	Precharge PD, 0 : DLL off (slow exit)
 * WR: b'100'   (write recovery) tWR (15000/1876.1) = 7.99 = 8 -> 4
 * DDL reset: b'1' yes
 * b'0'
 * CAS latency: b'011' ' (CL - 1) = 7-1 = 6 (skip a bit)
 * b'0'
 * CAS latency: b'0'
 * BL b'00'	Fixed burst length of 8
 *
 * MR1
 * b'0000'
 * TDQS: b'0'	disabled
 * b'0'
 * RTT: b'0'	RZQ/4 60Ohm (b'001' with below)
 * b'0'
 * WL: b'0'	write leveling (disbled)
 * RTT: b'0'
 * od: b'0'	RQ/6 output driver strength (with below)
 * AL: b'00'	Additive Latency Disabled
 * RTT: b'1'
 * ods: b'0'
 * dll: b'0'	enable
 */
DATA 4 0x307a00dc 0x09300004	/* DDRC_INIT3 - MR0/MR1 reg values */

/*
 * MR2
 * b'0000 0'
 * RTTWR: b'10'	Dynamic ODT (RZQ/2 120 Ohm nom)
 * b'0'
 *
 * SRT: b'0'	Self refresh temperature (normal)
 * ASR: b'0'	Auto self refresh (manual)
 * CWL: b'001'	CAS Write Latency, 6 CLocks
 * b'000'
 *
 * MR3
 * 0x00
 * b'0000 0'
 * MPR: b'0'	Normal DRAM operations
 * MPR_RF: b'00'	MPR Read Function (Predefined pattern)
 */
DATA 4 0x307a00e0 0x04080000	/* DDRC_INIT4 - MR2/MR3 reg values */
DATA 4 0x307a00e4 0x00100004	/* DDRC_INIT5 - ZQ cal clks(512)*/
DATA 4 0x307a00f4 0x0000033f	/* DDRC_RANKCTL - */

/*
 * WR2PRE:0x09
 * 		tWR (15000/1876.1) = 7.999 = 8 clocks
 *		WL = 6;
 *		BL/2 = 4;
 *		(WL + BL/2 + tWR)/2 = (6 + 4 + 8)/2 = 9
 * FAW:0x0b	(40000/1876.1/2) = 10.66 = 11(0x0b) clocks
 * RAS_MAX:0x11	(70200000/1876.1/1024-1)/2 = 17.77, round down
 * RAS_MIN:0x09	35000/1876.1/2 = 9.327, round down
 */
DATA 4 0x307a0100 0x090b1109	/* DDRC_DRAMTMG0 - RAS */

/*
 * XPDLL:0x0007	(24000/1876.1/2) = 6.396 = 7 clocks
 * RD2PRE: 0x02	(max(tRTP, 4))/2 = max(7500/1876.1, 4)/2 = 4/2 = 2
 * RC: 0x0d	tRC/2 = 48750/1876.1/2 = 12.99 = 13
 */
DATA 4 0x307a0104 0x0007020d	/* DDRC_DRAMTMG1 - tRC */
/*
 * WL: 0x03	(6/2) = 3
 * RL: 0x04	(7/2) = 3.5 = 4
 * RD2WR: 0x04	(tRL + tBL/2 + 2 - tWL)/2 = (7 + 4 + 2 - 6)/2 = 7/2 = 3.5 = 4
 * WR2RD: 0x07	(tWL + tBL/2 + tWTR)/2 = (6 + 4 + 4)/2 = 7
 */
DATA 4 0x307a0108 0x03040407	/* DDRC_DRAMTMG2 - WL/RL */
/*
 * MRW: 0
 * MRD: 0x02	(tMRD/2) = 4/2 = 2
 * MOD: 0x006	(tMOD/2) = 12/2 = 6; tMOD = MAX(12, 15000/1876.1)
 */
DATA 4 0x307a010c 0x00002006	/* DDRC_DRAMTMG3 - tMRD */
/*
 * RCD:0x04	(tRCD/2) = (13750/1876.1/2) = 3.66 = 4 clocks
 * CCD:0x02	(tCCD/2) = (4/2) = 2 Clocks
 * RRD:0x02	(tRRD/2) = (4/2) = 2 clocks
 * RP:0x05	(tRP/2 + 1) = (13750/1876.1/2 + 1) = 4.66 = 5 clocks
 */
DATA 4 0x307a0110 0x04020205	/* DDRC_DRAMTMG4 - tRCD, tRRD, tRP */
/*
 * CKSRX:0x03	(tCKSRX/2) = (10000/1876.1/2) = 2.66 = 3
 * CKSRE:0x03	(tCKSRE/2) = (10000/1876.1/2) = 2.66 = 3
 * CKESR:0x02	(tCKE+1)/2 = (3+1)/2 = 2
 * CKE:0x02	(tCKE)/2 = 3/2 = 1.5 = 2
 */
DATA 4 0x307a0114 0x03030202	/* DDRC_DRAMTMG5 - tCKE */
/*
 * XS_DLL_X32: 0x08	(tXSDLL/32/2) = (512/32/2) =  8
 * XS_X32: 0x03		(tRFC_min + 10000)/1876.1)/32/2 = 270000/1876.1/32/2 =2.24 = 3
 */
DATA 4 0x307a0120 0x00000803	/* DDRC_DRAMTMG8 - tXS */
/*
 * ZQ_LONG_NOP: 0x0080	(tZQoper/1876.1/2) = (480281/1876.1/2) = 127.9 = 128
 * ZQ_SHORT_NOP: 0x0020	(tZQCS/2) = (64/2) = 32
 */
DATA 4 0x307a0180 0x00800020	/* DDRC_ZQCTL0 - 32 NOP clks after short calibration */
/*
 * ZQ_RESET_NOP: 0x020
 * ZQ_SHORT_INTERVAL_X1024: 0x100
 */
DATA 4 0x307a0184 0x02000100	/* DDRC_ZQCTL1 - short calibration interval */
DATA 4 0x307a0190 0x02098204	/* DDRC_DFITMG0 - */
DATA 4 0x307a0194 0x00030303	/* DDRC_DFITMG1 - */
DATA 4 0x307a0200 0x0000001f	/* DDRC_ADDRMAP0 - only 1 CS, no rank bits */
DATA 4 0x307a0204 0x00171717	/* DDRC_ADDRMAP1 - bit(A25,A26,A27) for bank*/
DATA 4 0x307a0214 0x04040404	/* DDRC_ADDRMAP5 - bit(A10) for row bit 0, bit(A21) for row bit 11 */
DATA 4 0x307a0218 0x0f040404	/* DDRC_ADDRMAP6 - bit(A22) for row bit 12, A24 for row bit 14 */
/*
 * WR_ODT_HOLD: 0x06
 */
DATA 4 0x307a0240 0x06000604	/* DDRC_ODTCFG - odt clocks */
DATA 4 0x307a0244 0x00000001	/* DDRC_ODTMAP - enable rank 0 */

DATA 4 0x30790020 DDR_PHY_OFFSET_RD_CON0_VAL	/* DDR_PHY_OFFSET_RD_CON0, read DQS calibration */
DATA 4 0x30790030 DDR_PHY_OFFSET_WR_CON0_VAL	/* DDR_PHY_OFFSET_WR_CON0, write DQS calibration */
