{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727758153005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727758153005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  1 09:49:12 2024 " "Processing started: Tue Oct  1 09:49:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727758153005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727758153005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuit1 -c circuit1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuit1 -c circuit1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727758153005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727758153168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727758153168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myinverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myinverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myinverter-bhv " "Found design unit 1: myinverter-bhv" {  } { { "myinverter.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/PreLab/myinverter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727758158227 ""} { "Info" "ISGN_ENTITY_NAME" "1 myinverter " "Found entity 1: myinverter" {  } { { "myinverter.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/PreLab/myinverter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727758158227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727758158227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_2-bhv " "Found design unit 1: nand_2-bhv" {  } { { "nand_2.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/PreLab/nand_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727758158228 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_2 " "Found entity 1: nand_2" {  } { { "nand_2.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/PreLab/nand_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727758158228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727758158228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_3-bhv " "Found design unit 1: nand_3-bhv" {  } { { "nand_3.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/PreLab/nand_3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727758158229 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_3 " "Found entity 1: nand_3" {  } { { "nand_3.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/PreLab/nand_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727758158229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727758158229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components " "Found design unit 1: my_components" {  } { { "my_components.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/PreLab/my_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727758158229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727758158229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuit1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuit1-struct " "Found design unit 1: circuit1-struct" {  } { { "circuit1.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/PreLab/circuit1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727758158230 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuit1 " "Found entity 1: circuit1" {  } { { "circuit1.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/PreLab/circuit1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727758158230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727758158230 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuit1 " "Elaborating entity \"circuit1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727758158244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myinverter myinverter:U1 " "Elaborating entity \"myinverter\" for hierarchy \"myinverter:U1\"" {  } { { "circuit1.vhd" "U1" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/PreLab/circuit1.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727758158245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_2 nand_2:U2 " "Elaborating entity \"nand_2\" for hierarchy \"nand_2:U2\"" {  } { { "circuit1.vhd" "U2" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/PreLab/circuit1.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727758158245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_3 nand_3:U3 " "Elaborating entity \"nand_3\" for hierarchy \"nand_3:U3\"" {  } { { "circuit1.vhd" "U3" { Text "D:/5th-Semester/COA LAB/LABS/LAB3/PreLab/circuit1.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727758158246 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727758158587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727758158925 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727758158925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727758158940 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727758158940 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727758158940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727758158940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727758158953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  1 09:49:18 2024 " "Processing ended: Tue Oct  1 09:49:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727758158953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727758158953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727758158953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727758158953 ""}
