Calling target program-options parser
[15:29:06.481] [bmv2] [D] [thread 4400] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[15:29:06.481] [bmv2] [D] [thread 4400] Set default default entry for table 'tbl_basic169': basic169 - 
[15:29:06.481] [bmv2] [D] [thread 4400] Set default default entry for table 'tbl_add_int_filho_0': MyIngress.add_int_filho - 
[15:29:06.481] [bmv2] [D] [thread 4400] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
Adding interface s1-eth1 as port 1
[15:29:06.482] [bmv2] [D] [thread 4400] Adding interface s1-eth1 as port 1
Adding interface s1-eth2 as port 2
[15:29:06.518] [bmv2] [D] [thread 4400] Adding interface s1-eth2 as port 2
Adding interface s1-eth3 as port 3
[15:29:06.558] [bmv2] [D] [thread 4400] Adding interface s1-eth3 as port 3
Server listening on 0.0.0.0:50051
[15:29:06.663] [bmv2] [I] [thread 4400] Starting Thrift server on port 9090
[15:29:06.663] [bmv2] [I] [thread 4400] Thrift server was started
[15:29:06.664] [bmv2] [D] [thread 4410] [0.0] [cxt 0] Processing packet received on port 1
[15:29:06.664] [bmv2] [D] [thread 4410] [0.0] [cxt 0] Parser 'parser': start
[15:29:06.665] [bmv2] [D] [thread 4410] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:06.665] [bmv2] [D] [thread 4410] [0.0] [cxt 0] Extracting header 'ethernet'
[15:29:06.665] [bmv2] [D] [thread 4410] [0.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:06.666] [bmv2] [T] [thread 4410] [0.0] [cxt 0] Bytes parsed: 14
[15:29:06.666] [bmv2] [D] [thread 4410] [0.0] [cxt 0] Parser 'parser': end
[15:29:06.666] [bmv2] [D] [thread 4410] [0.0] [cxt 0] Pipeline 'ingress': start
[15:29:06.667] [bmv2] [T] [thread 4410] [0.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:06.667] [bmv2] [T] [thread 4410] [0.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:06.667] [bmv2] [D] [thread 4410] [0.0] [cxt 0] Looking up key:

[15:29:06.668] [bmv2] [D] [thread 4410] [0.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:06.668] [bmv2] [D] [thread 4410] [0.0] [cxt 0] Action entry is basic169 - 
[15:29:06.668] [bmv2] [T] [thread 4410] [0.0] [cxt 0] Action basic169
[15:29:06.668] [bmv2] [T] [thread 4410] [0.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:06.668] [bmv2] [T] [thread 4410] [0.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:06.668] [bmv2] [T] [thread 4410] [0.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:06.668] [bmv2] [T] [thread 4410] [0.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:06.668] [bmv2] [T] [thread 4410] [0.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:06.668] [bmv2] [T] [thread 4410] [0.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:06.668] [bmv2] [D] [thread 4410] [0.0] [cxt 0] Looking up key:

[15:29:06.668] [bmv2] [D] [thread 4410] [0.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:06.668] [bmv2] [D] [thread 4410] [0.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:06.668] [bmv2] [T] [thread 4410] [0.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:06.669] [bmv2] [T] [thread 4410] [0.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:06.669] [bmv2] [T] [thread 4410] [0.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:06.669] [bmv2] [T] [thread 4410] [0.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:06.669] [bmv2] [T] [thread 4410] [0.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:06.669] [bmv2] [T] [thread 4410] [0.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:06.669] [bmv2] [T] [thread 4410] [0.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:06.669] [bmv2] [T] [thread 4410] [0.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:06.669] [bmv2] [T] [thread 4410] [0.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:06.669] [bmv2] [T] [thread 4410] [0.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:06.669] [bmv2] [T] [thread 4410] [0.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:06.669] [bmv2] [T] [thread 4410] [0.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:06.669] [bmv2] [D] [thread 4410] [0.0] [cxt 0] Pipeline 'ingress': end
[15:29:06.669] [bmv2] [D] [thread 4410] [0.0] [cxt 0] Egress port is 0
[15:29:06.669] [bmv2] [D] [thread 4410] [1.0] [cxt 0] Processing packet received on port 1
[15:29:06.669] [bmv2] [D] [thread 4410] [1.0] [cxt 0] Parser 'parser': start
[15:29:06.669] [bmv2] [D] [thread 4410] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:06.669] [bmv2] [D] [thread 4410] [1.0] [cxt 0] Extracting header 'ethernet'
[15:29:06.670] [bmv2] [D] [thread 4410] [1.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:06.670] [bmv2] [T] [thread 4410] [1.0] [cxt 0] Bytes parsed: 14
[15:29:06.670] [bmv2] [D] [thread 4410] [1.0] [cxt 0] Parser 'parser': end
[15:29:06.670] [bmv2] [D] [thread 4410] [1.0] [cxt 0] Pipeline 'ingress': start
[15:29:06.670] [bmv2] [T] [thread 4410] [1.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:06.670] [bmv2] [T] [thread 4410] [1.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:06.670] [bmv2] [D] [thread 4410] [1.0] [cxt 0] Looking up key:

[15:29:06.670] [bmv2] [D] [thread 4410] [1.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:06.670] [bmv2] [D] [thread 4410] [1.0] [cxt 0] Action entry is basic169 - 
[15:29:06.670] [bmv2] [T] [thread 4410] [1.0] [cxt 0] Action basic169
[15:29:06.670] [bmv2] [T] [thread 4410] [1.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:06.670] [bmv2] [T] [thread 4410] [1.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:06.670] [bmv2] [T] [thread 4410] [1.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:06.670] [bmv2] [T] [thread 4410] [1.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:06.670] [bmv2] [T] [thread 4410] [1.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:06.670] [bmv2] [T] [thread 4410] [1.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:06.670] [bmv2] [D] [thread 4410] [1.0] [cxt 0] Looking up key:

[15:29:06.670] [bmv2] [D] [thread 4410] [1.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:06.671] [bmv2] [D] [thread 4410] [1.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:06.671] [bmv2] [T] [thread 4410] [1.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:06.671] [bmv2] [T] [thread 4410] [1.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:06.671] [bmv2] [T] [thread 4410] [1.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:06.671] [bmv2] [T] [thread 4410] [1.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:06.671] [bmv2] [T] [thread 4410] [1.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:06.671] [bmv2] [T] [thread 4410] [1.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:06.671] [bmv2] [T] [thread 4410] [1.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:06.671] [bmv2] [T] [thread 4410] [1.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:06.671] [bmv2] [T] [thread 4410] [1.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:06.671] [bmv2] [T] [thread 4410] [1.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:06.671] [bmv2] [T] [thread 4410] [1.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:06.671] [bmv2] [T] [thread 4410] [1.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:06.671] [bmv2] [D] [thread 4410] [1.0] [cxt 0] Pipeline 'ingress': end
[15:29:06.671] [bmv2] [D] [thread 4410] [1.0] [cxt 0] Egress port is 0
[15:29:06.669] [bmv2] [D] [thread 4411] [0.0] [cxt 0] Pipeline 'egress': start
[15:29:06.671] [bmv2] [D] [thread 4411] [0.0] [cxt 0] Pipeline 'egress': end
[15:29:06.671] [bmv2] [D] [thread 4411] [0.0] [cxt 0] Deparser 'deparser': start
[15:29:06.672] [bmv2] [T] [thread 4411] [0.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:06.672] [bmv2] [D] [thread 4411] [0.0] [cxt 0] Deparsing header 'ethernet'
[15:29:06.672] [bmv2] [D] [thread 4411] [0.0] [cxt 0] Deparsing header 'int_pai'
[15:29:06.672] [bmv2] [D] [thread 4411] [0.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:06.672] [bmv2] [D] [thread 4411] [0.0] [cxt 0] Deparser 'deparser': end
[15:29:06.672] [bmv2] [D] [thread 4411] [1.0] [cxt 0] Pipeline 'egress': start
[15:29:06.672] [bmv2] [D] [thread 4411] [1.0] [cxt 0] Pipeline 'egress': end
[15:29:06.672] [bmv2] [D] [thread 4411] [1.0] [cxt 0] Deparser 'deparser': start
[15:29:06.672] [bmv2] [T] [thread 4411] [1.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:06.672] [bmv2] [D] [thread 4411] [1.0] [cxt 0] Deparsing header 'ethernet'
[15:29:06.672] [bmv2] [D] [thread 4411] [1.0] [cxt 0] Deparsing header 'int_pai'
[15:29:06.672] [bmv2] [D] [thread 4411] [1.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:06.672] [bmv2] [D] [thread 4411] [1.0] [cxt 0] Deparser 'deparser': end
[15:29:06.672] [bmv2] [D] [thread 4415] [0.0] [cxt 0] Transmitting packet of size 109 out of port 0
[15:29:06.672] [bmv2] [D] [thread 4415] [1.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:06.772] [bmv2] [D] [thread 4410] [2.0] [cxt 0] Processing packet received on port 3
[15:29:06.773] [bmv2] [D] [thread 4410] [2.0] [cxt 0] Parser 'parser': start
[15:29:06.773] [bmv2] [D] [thread 4410] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:06.774] [bmv2] [D] [thread 4410] [2.0] [cxt 0] Extracting header 'ethernet'
[15:29:06.774] [bmv2] [D] [thread 4410] [2.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:06.774] [bmv2] [T] [thread 4410] [2.0] [cxt 0] Bytes parsed: 14
[15:29:06.775] [bmv2] [D] [thread 4410] [2.0] [cxt 0] Parser 'parser': end
[15:29:06.775] [bmv2] [D] [thread 4410] [2.0] [cxt 0] Pipeline 'ingress': start
[15:29:06.775] [bmv2] [T] [thread 4410] [2.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:06.776] [bmv2] [T] [thread 4410] [2.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:06.776] [bmv2] [D] [thread 4410] [2.0] [cxt 0] Looking up key:

[15:29:06.776] [bmv2] [D] [thread 4410] [2.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:06.776] [bmv2] [D] [thread 4410] [2.0] [cxt 0] Action entry is basic169 - 
[15:29:06.776] [bmv2] [T] [thread 4410] [2.0] [cxt 0] Action basic169
[15:29:06.776] [bmv2] [T] [thread 4410] [2.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:06.777] [bmv2] [T] [thread 4410] [2.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:06.777] [bmv2] [T] [thread 4410] [2.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:06.777] [bmv2] [T] [thread 4410] [2.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:06.777] [bmv2] [T] [thread 4410] [2.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:06.777] [bmv2] [T] [thread 4410] [2.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:06.777] [bmv2] [D] [thread 4410] [2.0] [cxt 0] Looking up key:

[15:29:06.777] [bmv2] [D] [thread 4410] [2.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:06.777] [bmv2] [D] [thread 4410] [2.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:06.777] [bmv2] [T] [thread 4410] [2.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:06.778] [bmv2] [T] [thread 4410] [2.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:06.778] [bmv2] [T] [thread 4410] [2.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:06.778] [bmv2] [T] [thread 4410] [2.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:06.778] [bmv2] [T] [thread 4410] [2.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:06.778] [bmv2] [T] [thread 4410] [2.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:06.778] [bmv2] [T] [thread 4410] [2.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:06.778] [bmv2] [T] [thread 4410] [2.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:06.778] [bmv2] [T] [thread 4410] [2.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:06.778] [bmv2] [T] [thread 4410] [2.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:06.778] [bmv2] [T] [thread 4410] [2.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:06.778] [bmv2] [T] [thread 4410] [2.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:06.778] [bmv2] [D] [thread 4410] [2.0] [cxt 0] Pipeline 'ingress': end
[15:29:06.778] [bmv2] [D] [thread 4410] [2.0] [cxt 0] Egress port is 0
[15:29:06.778] [bmv2] [D] [thread 4411] [2.0] [cxt 0] Pipeline 'egress': start
[15:29:06.779] [bmv2] [D] [thread 4411] [2.0] [cxt 0] Pipeline 'egress': end
[15:29:06.779] [bmv2] [D] [thread 4411] [2.0] [cxt 0] Deparser 'deparser': start
[15:29:06.779] [bmv2] [T] [thread 4411] [2.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:06.779] [bmv2] [D] [thread 4411] [2.0] [cxt 0] Deparsing header 'ethernet'
[15:29:06.779] [bmv2] [D] [thread 4411] [2.0] [cxt 0] Deparsing header 'int_pai'
[15:29:06.779] [bmv2] [D] [thread 4411] [2.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:06.779] [bmv2] [D] [thread 4411] [2.0] [cxt 0] Deparser 'deparser': end
[15:29:06.779] [bmv2] [D] [thread 4415] [2.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:06.929] [bmv2] [D] [thread 4410] [3.0] [cxt 0] Processing packet received on port 2
[15:29:06.930] [bmv2] [D] [thread 4410] [3.0] [cxt 0] Parser 'parser': start
[15:29:06.931] [bmv2] [D] [thread 4410] [3.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:06.931] [bmv2] [D] [thread 4410] [3.0] [cxt 0] Extracting header 'ethernet'
[15:29:06.932] [bmv2] [D] [thread 4410] [3.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:06.932] [bmv2] [T] [thread 4410] [3.0] [cxt 0] Bytes parsed: 14
[15:29:06.933] [bmv2] [D] [thread 4410] [3.0] [cxt 0] Parser 'parser': end
[15:29:06.934] [bmv2] [D] [thread 4410] [3.0] [cxt 0] Pipeline 'ingress': start
[15:29:06.934] [bmv2] [T] [thread 4410] [3.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:06.935] [bmv2] [T] [thread 4410] [3.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:06.935] [bmv2] [D] [thread 4410] [3.0] [cxt 0] Looking up key:

[15:29:06.936] [bmv2] [D] [thread 4410] [3.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:06.936] [bmv2] [D] [thread 4410] [3.0] [cxt 0] Action entry is basic169 - 
[15:29:06.936] [bmv2] [T] [thread 4410] [3.0] [cxt 0] Action basic169
[15:29:06.937] [bmv2] [T] [thread 4410] [3.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:06.937] [bmv2] [T] [thread 4410] [3.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:06.938] [bmv2] [T] [thread 4410] [3.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:06.938] [bmv2] [T] [thread 4410] [3.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:06.939] [bmv2] [T] [thread 4410] [3.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:06.939] [bmv2] [T] [thread 4410] [3.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:06.939] [bmv2] [D] [thread 4410] [3.0] [cxt 0] Looking up key:

[15:29:06.939] [bmv2] [D] [thread 4410] [3.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:06.939] [bmv2] [D] [thread 4410] [3.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:06.939] [bmv2] [T] [thread 4410] [3.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:06.939] [bmv2] [T] [thread 4410] [3.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:06.939] [bmv2] [T] [thread 4410] [3.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:06.940] [bmv2] [T] [thread 4410] [3.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:06.940] [bmv2] [T] [thread 4410] [3.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:06.940] [bmv2] [T] [thread 4410] [3.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:06.940] [bmv2] [T] [thread 4410] [3.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:06.940] [bmv2] [T] [thread 4410] [3.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:06.940] [bmv2] [T] [thread 4410] [3.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:06.940] [bmv2] [T] [thread 4410] [3.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:06.940] [bmv2] [T] [thread 4410] [3.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:06.940] [bmv2] [T] [thread 4410] [3.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:06.940] [bmv2] [D] [thread 4410] [3.0] [cxt 0] Pipeline 'ingress': end
[15:29:06.940] [bmv2] [D] [thread 4410] [3.0] [cxt 0] Egress port is 0
[15:29:06.940] [bmv2] [D] [thread 4411] [3.0] [cxt 0] Pipeline 'egress': start
[15:29:06.940] [bmv2] [D] [thread 4411] [3.0] [cxt 0] Pipeline 'egress': end
[15:29:06.941] [bmv2] [D] [thread 4411] [3.0] [cxt 0] Deparser 'deparser': start
[15:29:06.941] [bmv2] [T] [thread 4411] [3.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:06.941] [bmv2] [D] [thread 4411] [3.0] [cxt 0] Deparsing header 'ethernet'
[15:29:06.941] [bmv2] [D] [thread 4411] [3.0] [cxt 0] Deparsing header 'int_pai'
[15:29:06.941] [bmv2] [D] [thread 4411] [3.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:06.941] [bmv2] [D] [thread 4411] [3.0] [cxt 0] Deparser 'deparser': end
[15:29:06.941] [bmv2] [D] [thread 4415] [3.0] [cxt 0] Transmitting packet of size 109 out of port 0
[15:29:07.017] [bmv2] [D] [thread 4410] [4.0] [cxt 0] Processing packet received on port 2
[15:29:07.018] [bmv2] [D] [thread 4410] [4.0] [cxt 0] Parser 'parser': start
[15:29:07.018] [bmv2] [D] [thread 4410] [4.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.018] [bmv2] [D] [thread 4410] [4.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.018] [bmv2] [D] [thread 4410] [4.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.018] [bmv2] [T] [thread 4410] [4.0] [cxt 0] Bytes parsed: 14
[15:29:07.019] [bmv2] [D] [thread 4410] [4.0] [cxt 0] Parser 'parser': end
[15:29:07.019] [bmv2] [D] [thread 4410] [4.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.019] [bmv2] [T] [thread 4410] [4.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.019] [bmv2] [T] [thread 4410] [4.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.019] [bmv2] [D] [thread 4410] [4.0] [cxt 0] Looking up key:

[15:29:07.019] [bmv2] [D] [thread 4410] [4.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.019] [bmv2] [D] [thread 4410] [4.0] [cxt 0] Action entry is basic169 - 
[15:29:07.019] [bmv2] [T] [thread 4410] [4.0] [cxt 0] Action basic169
[15:29:07.019] [bmv2] [T] [thread 4410] [4.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.019] [bmv2] [T] [thread 4410] [4.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.019] [bmv2] [T] [thread 4410] [4.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.019] [bmv2] [T] [thread 4410] [4.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.019] [bmv2] [T] [thread 4410] [4.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.019] [bmv2] [T] [thread 4410] [4.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.019] [bmv2] [D] [thread 4410] [4.0] [cxt 0] Looking up key:

[15:29:07.019] [bmv2] [D] [thread 4410] [4.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.020] [bmv2] [D] [thread 4410] [4.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.020] [bmv2] [T] [thread 4410] [4.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.020] [bmv2] [T] [thread 4410] [4.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.020] [bmv2] [T] [thread 4410] [4.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.020] [bmv2] [T] [thread 4410] [4.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.020] [bmv2] [T] [thread 4410] [4.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.020] [bmv2] [T] [thread 4410] [4.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.020] [bmv2] [T] [thread 4410] [4.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.020] [bmv2] [T] [thread 4410] [4.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.020] [bmv2] [T] [thread 4410] [4.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.020] [bmv2] [T] [thread 4410] [4.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.020] [bmv2] [T] [thread 4410] [4.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.020] [bmv2] [T] [thread 4410] [4.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.020] [bmv2] [D] [thread 4410] [4.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.020] [bmv2] [D] [thread 4410] [4.0] [cxt 0] Egress port is 0
[15:29:07.020] [bmv2] [D] [thread 4411] [4.0] [cxt 0] Pipeline 'egress': start
[15:29:07.020] [bmv2] [D] [thread 4411] [4.0] [cxt 0] Pipeline 'egress': end
[15:29:07.020] [bmv2] [D] [thread 4411] [4.0] [cxt 0] Deparser 'deparser': start
[15:29:07.020] [bmv2] [T] [thread 4411] [4.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.020] [bmv2] [D] [thread 4411] [4.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.020] [bmv2] [D] [thread 4411] [4.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.020] [bmv2] [D] [thread 4411] [4.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.020] [bmv2] [D] [thread 4411] [4.0] [cxt 0] Deparser 'deparser': end
[15:29:07.021] [bmv2] [D] [thread 4415] [4.0] [cxt 0] Transmitting packet of size 109 out of port 0
[15:29:07.114] [bmv2] [D] [thread 4410] [5.0] [cxt 0] Processing packet received on port 3
[15:29:07.114] [bmv2] [D] [thread 4410] [5.0] [cxt 0] Parser 'parser': start
[15:29:07.115] [bmv2] [D] [thread 4410] [5.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.115] [bmv2] [D] [thread 4410] [5.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.115] [bmv2] [D] [thread 4410] [5.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.116] [bmv2] [T] [thread 4410] [5.0] [cxt 0] Bytes parsed: 14
[15:29:07.116] [bmv2] [D] [thread 4410] [5.0] [cxt 0] Parser 'parser': end
[15:29:07.116] [bmv2] [D] [thread 4410] [5.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.116] [bmv2] [T] [thread 4410] [5.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.117] [bmv2] [T] [thread 4410] [5.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.117] [bmv2] [D] [thread 4410] [5.0] [cxt 0] Looking up key:

[15:29:07.117] [bmv2] [D] [thread 4410] [5.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.117] [bmv2] [D] [thread 4410] [5.0] [cxt 0] Action entry is basic169 - 
[15:29:07.118] [bmv2] [T] [thread 4410] [5.0] [cxt 0] Action basic169
[15:29:07.118] [bmv2] [T] [thread 4410] [5.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.119] [bmv2] [T] [thread 4410] [5.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.119] [bmv2] [T] [thread 4410] [5.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.119] [bmv2] [T] [thread 4410] [5.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.119] [bmv2] [T] [thread 4410] [5.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.119] [bmv2] [T] [thread 4410] [5.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.119] [bmv2] [D] [thread 4410] [5.0] [cxt 0] Looking up key:

[15:29:07.119] [bmv2] [D] [thread 4410] [5.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.119] [bmv2] [D] [thread 4410] [5.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.120] [bmv2] [T] [thread 4410] [5.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.120] [bmv2] [T] [thread 4410] [5.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.120] [bmv2] [T] [thread 4410] [5.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.120] [bmv2] [T] [thread 4410] [5.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.120] [bmv2] [T] [thread 4410] [5.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.120] [bmv2] [T] [thread 4410] [5.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.120] [bmv2] [T] [thread 4410] [5.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.120] [bmv2] [T] [thread 4410] [5.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.120] [bmv2] [T] [thread 4410] [5.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.120] [bmv2] [T] [thread 4410] [5.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.120] [bmv2] [T] [thread 4410] [5.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.120] [bmv2] [T] [thread 4410] [5.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.120] [bmv2] [D] [thread 4410] [5.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.121] [bmv2] [D] [thread 4410] [5.0] [cxt 0] Egress port is 0
[15:29:07.121] [bmv2] [D] [thread 4411] [5.0] [cxt 0] Pipeline 'egress': start
[15:29:07.121] [bmv2] [D] [thread 4411] [5.0] [cxt 0] Pipeline 'egress': end
[15:29:07.121] [bmv2] [D] [thread 4411] [5.0] [cxt 0] Deparser 'deparser': start
[15:29:07.121] [bmv2] [T] [thread 4411] [5.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.121] [bmv2] [D] [thread 4411] [5.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.121] [bmv2] [D] [thread 4411] [5.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.121] [bmv2] [D] [thread 4411] [5.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.121] [bmv2] [D] [thread 4411] [5.0] [cxt 0] Deparser 'deparser': end
[15:29:07.121] [bmv2] [D] [thread 4415] [5.0] [cxt 0] Transmitting packet of size 109 out of port 0
[15:29:07.182] [bmv2] [D] [thread 4410] [6.0] [cxt 0] Processing packet received on port 2
[15:29:07.182] [bmv2] [D] [thread 4410] [6.0] [cxt 0] Parser 'parser': start
[15:29:07.182] [bmv2] [D] [thread 4410] [6.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.183] [bmv2] [D] [thread 4410] [6.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.183] [bmv2] [D] [thread 4410] [6.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.184] [bmv2] [T] [thread 4410] [6.0] [cxt 0] Bytes parsed: 14
[15:29:07.184] [bmv2] [D] [thread 4410] [6.0] [cxt 0] Parser 'parser': end
[15:29:07.184] [bmv2] [D] [thread 4410] [6.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.184] [bmv2] [T] [thread 4410] [6.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.184] [bmv2] [T] [thread 4410] [6.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.184] [bmv2] [D] [thread 4410] [6.0] [cxt 0] Looking up key:

[15:29:07.184] [bmv2] [D] [thread 4410] [6.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.185] [bmv2] [D] [thread 4410] [6.0] [cxt 0] Action entry is basic169 - 
[15:29:07.185] [bmv2] [T] [thread 4410] [6.0] [cxt 0] Action basic169
[15:29:07.185] [bmv2] [T] [thread 4410] [6.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.185] [bmv2] [T] [thread 4410] [6.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.185] [bmv2] [T] [thread 4410] [6.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.185] [bmv2] [T] [thread 4410] [6.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.186] [bmv2] [T] [thread 4410] [6.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.186] [bmv2] [T] [thread 4410] [6.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.186] [bmv2] [D] [thread 4410] [6.0] [cxt 0] Looking up key:

[15:29:07.186] [bmv2] [D] [thread 4410] [6.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.186] [bmv2] [D] [thread 4410] [6.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.186] [bmv2] [T] [thread 4410] [6.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.186] [bmv2] [T] [thread 4410] [6.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.186] [bmv2] [T] [thread 4410] [6.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.187] [bmv2] [T] [thread 4410] [6.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.187] [bmv2] [T] [thread 4410] [6.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.187] [bmv2] [T] [thread 4410] [6.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.187] [bmv2] [T] [thread 4410] [6.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.187] [bmv2] [T] [thread 4410] [6.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.187] [bmv2] [T] [thread 4410] [6.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.187] [bmv2] [T] [thread 4410] [6.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.187] [bmv2] [T] [thread 4410] [6.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.187] [bmv2] [T] [thread 4410] [6.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.187] [bmv2] [D] [thread 4410] [6.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.187] [bmv2] [D] [thread 4410] [6.0] [cxt 0] Egress port is 0
[15:29:07.187] [bmv2] [D] [thread 4411] [6.0] [cxt 0] Pipeline 'egress': start
[15:29:07.188] [bmv2] [D] [thread 4411] [6.0] [cxt 0] Pipeline 'egress': end
[15:29:07.188] [bmv2] [D] [thread 4411] [6.0] [cxt 0] Deparser 'deparser': start
[15:29:07.188] [bmv2] [T] [thread 4411] [6.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.188] [bmv2] [D] [thread 4411] [6.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.188] [bmv2] [D] [thread 4411] [6.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.188] [bmv2] [D] [thread 4411] [6.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.188] [bmv2] [D] [thread 4411] [6.0] [cxt 0] Deparser 'deparser': end
[15:29:07.188] [bmv2] [D] [thread 4415] [6.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:07.308] [bmv2] [D] [thread 4410] [7.0] [cxt 0] Processing packet received on port 2
[15:29:07.308] [bmv2] [D] [thread 4410] [7.0] [cxt 0] Parser 'parser': start
[15:29:07.308] [bmv2] [D] [thread 4410] [7.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.309] [bmv2] [D] [thread 4410] [7.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.309] [bmv2] [D] [thread 4410] [7.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.309] [bmv2] [T] [thread 4410] [7.0] [cxt 0] Bytes parsed: 14
[15:29:07.309] [bmv2] [D] [thread 4410] [7.0] [cxt 0] Parser 'parser': end
[15:29:07.310] [bmv2] [D] [thread 4410] [7.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.310] [bmv2] [T] [thread 4410] [7.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.310] [bmv2] [T] [thread 4410] [7.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.310] [bmv2] [D] [thread 4410] [7.0] [cxt 0] Looking up key:

[15:29:07.311] [bmv2] [D] [thread 4410] [7.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.311] [bmv2] [D] [thread 4410] [7.0] [cxt 0] Action entry is basic169 - 
[15:29:07.311] [bmv2] [T] [thread 4410] [7.0] [cxt 0] Action basic169
[15:29:07.311] [bmv2] [T] [thread 4410] [7.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.311] [bmv2] [T] [thread 4410] [7.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.311] [bmv2] [T] [thread 4410] [7.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.312] [bmv2] [T] [thread 4410] [7.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.312] [bmv2] [T] [thread 4410] [7.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.312] [bmv2] [T] [thread 4410] [7.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.312] [bmv2] [D] [thread 4410] [7.0] [cxt 0] Looking up key:

[15:29:07.312] [bmv2] [D] [thread 4410] [7.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.312] [bmv2] [D] [thread 4410] [7.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.312] [bmv2] [T] [thread 4410] [7.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.312] [bmv2] [T] [thread 4410] [7.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.312] [bmv2] [T] [thread 4410] [7.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.312] [bmv2] [T] [thread 4410] [7.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.312] [bmv2] [T] [thread 4410] [7.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.312] [bmv2] [T] [thread 4410] [7.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.312] [bmv2] [T] [thread 4410] [7.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.313] [bmv2] [T] [thread 4410] [7.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.313] [bmv2] [T] [thread 4410] [7.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.313] [bmv2] [T] [thread 4410] [7.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.313] [bmv2] [T] [thread 4410] [7.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.313] [bmv2] [T] [thread 4410] [7.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.313] [bmv2] [D] [thread 4410] [7.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.313] [bmv2] [D] [thread 4410] [7.0] [cxt 0] Egress port is 0
[15:29:07.313] [bmv2] [D] [thread 4411] [7.0] [cxt 0] Pipeline 'egress': start
[15:29:07.313] [bmv2] [D] [thread 4411] [7.0] [cxt 0] Pipeline 'egress': end
[15:29:07.313] [bmv2] [D] [thread 4411] [7.0] [cxt 0] Deparser 'deparser': start
[15:29:07.313] [bmv2] [T] [thread 4411] [7.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.313] [bmv2] [D] [thread 4411] [7.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.313] [bmv2] [D] [thread 4411] [7.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.314] [bmv2] [D] [thread 4411] [7.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.314] [bmv2] [D] [thread 4411] [7.0] [cxt 0] Deparser 'deparser': end
[15:29:07.314] [bmv2] [D] [thread 4415] [7.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:07.337] [bmv2] [D] [thread 4410] [8.0] [cxt 0] Processing packet received on port 3
[15:29:07.338] [bmv2] [D] [thread 4410] [8.0] [cxt 0] Parser 'parser': start
[15:29:07.338] [bmv2] [D] [thread 4410] [8.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.338] [bmv2] [D] [thread 4410] [8.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.338] [bmv2] [D] [thread 4410] [8.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.338] [bmv2] [T] [thread 4410] [8.0] [cxt 0] Bytes parsed: 14
[15:29:07.338] [bmv2] [D] [thread 4410] [8.0] [cxt 0] Parser 'parser': end
[15:29:07.338] [bmv2] [D] [thread 4410] [8.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.338] [bmv2] [T] [thread 4410] [8.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.338] [bmv2] [T] [thread 4410] [8.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.338] [bmv2] [D] [thread 4410] [8.0] [cxt 0] Looking up key:

[15:29:07.339] [bmv2] [D] [thread 4410] [8.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.339] [bmv2] [D] [thread 4410] [8.0] [cxt 0] Action entry is basic169 - 
[15:29:07.339] [bmv2] [T] [thread 4410] [8.0] [cxt 0] Action basic169
[15:29:07.339] [bmv2] [T] [thread 4410] [8.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.339] [bmv2] [T] [thread 4410] [8.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.339] [bmv2] [T] [thread 4410] [8.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.339] [bmv2] [T] [thread 4410] [8.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.339] [bmv2] [T] [thread 4410] [8.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.339] [bmv2] [T] [thread 4410] [8.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.339] [bmv2] [D] [thread 4410] [8.0] [cxt 0] Looking up key:

[15:29:07.339] [bmv2] [D] [thread 4410] [8.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.339] [bmv2] [D] [thread 4410] [8.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.339] [bmv2] [T] [thread 4410] [8.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.339] [bmv2] [T] [thread 4410] [8.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.340] [bmv2] [T] [thread 4410] [8.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.340] [bmv2] [T] [thread 4410] [8.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.340] [bmv2] [T] [thread 4410] [8.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.340] [bmv2] [T] [thread 4410] [8.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.340] [bmv2] [T] [thread 4410] [8.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.340] [bmv2] [T] [thread 4410] [8.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.340] [bmv2] [T] [thread 4410] [8.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.340] [bmv2] [T] [thread 4410] [8.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.340] [bmv2] [T] [thread 4410] [8.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.340] [bmv2] [T] [thread 4410] [8.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.340] [bmv2] [D] [thread 4410] [8.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.340] [bmv2] [D] [thread 4410] [8.0] [cxt 0] Egress port is 0
[15:29:07.340] [bmv2] [D] [thread 4411] [8.0] [cxt 0] Pipeline 'egress': start
[15:29:07.340] [bmv2] [D] [thread 4411] [8.0] [cxt 0] Pipeline 'egress': end
[15:29:07.340] [bmv2] [D] [thread 4411] [8.0] [cxt 0] Deparser 'deparser': start
[15:29:07.340] [bmv2] [T] [thread 4411] [8.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.340] [bmv2] [D] [thread 4411] [8.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.341] [bmv2] [D] [thread 4411] [8.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.341] [bmv2] [D] [thread 4411] [8.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.341] [bmv2] [D] [thread 4411] [8.0] [cxt 0] Deparser 'deparser': end
[15:29:07.341] [bmv2] [D] [thread 4415] [8.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:07.472] [bmv2] [D] [thread 4410] [9.0] [cxt 0] Processing packet received on port 3
[15:29:07.472] [bmv2] [D] [thread 4410] [9.0] [cxt 0] Parser 'parser': start
[15:29:07.472] [bmv2] [D] [thread 4410] [9.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.472] [bmv2] [D] [thread 4410] [9.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.473] [bmv2] [D] [thread 4410] [9.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.473] [bmv2] [T] [thread 4410] [9.0] [cxt 0] Bytes parsed: 14
[15:29:07.473] [bmv2] [D] [thread 4410] [9.0] [cxt 0] Parser 'parser': end
[15:29:07.473] [bmv2] [D] [thread 4410] [9.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.474] [bmv2] [T] [thread 4410] [9.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.474] [bmv2] [T] [thread 4410] [9.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.474] [bmv2] [D] [thread 4410] [9.0] [cxt 0] Looking up key:

[15:29:07.474] [bmv2] [D] [thread 4410] [9.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.474] [bmv2] [D] [thread 4410] [9.0] [cxt 0] Action entry is basic169 - 
[15:29:07.474] [bmv2] [T] [thread 4410] [9.0] [cxt 0] Action basic169
[15:29:07.474] [bmv2] [T] [thread 4410] [9.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.474] [bmv2] [T] [thread 4410] [9.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.475] [bmv2] [T] [thread 4410] [9.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.475] [bmv2] [T] [thread 4410] [9.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.475] [bmv2] [T] [thread 4410] [9.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.475] [bmv2] [T] [thread 4410] [9.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.475] [bmv2] [D] [thread 4410] [9.0] [cxt 0] Looking up key:

[15:29:07.475] [bmv2] [D] [thread 4410] [9.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.475] [bmv2] [D] [thread 4410] [9.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.475] [bmv2] [T] [thread 4410] [9.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.475] [bmv2] [T] [thread 4410] [9.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.475] [bmv2] [T] [thread 4410] [9.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.475] [bmv2] [T] [thread 4410] [9.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.475] [bmv2] [T] [thread 4410] [9.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.475] [bmv2] [T] [thread 4410] [9.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.475] [bmv2] [T] [thread 4410] [9.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.476] [bmv2] [T] [thread 4410] [9.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.476] [bmv2] [T] [thread 4410] [9.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.476] [bmv2] [T] [thread 4410] [9.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.476] [bmv2] [T] [thread 4410] [9.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.476] [bmv2] [T] [thread 4410] [9.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.476] [bmv2] [D] [thread 4410] [9.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.476] [bmv2] [D] [thread 4410] [9.0] [cxt 0] Egress port is 0
[15:29:07.476] [bmv2] [D] [thread 4410] [10.0] [cxt 0] Processing packet received on port 3
[15:29:07.476] [bmv2] [D] [thread 4410] [10.0] [cxt 0] Parser 'parser': start
[15:29:07.476] [bmv2] [D] [thread 4410] [10.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.476] [bmv2] [D] [thread 4410] [10.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.476] [bmv2] [D] [thread 4410] [10.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.476] [bmv2] [T] [thread 4410] [10.0] [cxt 0] Bytes parsed: 14
[15:29:07.476] [bmv2] [D] [thread 4410] [10.0] [cxt 0] Parser 'parser': end
[15:29:07.477] [bmv2] [D] [thread 4410] [10.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.477] [bmv2] [T] [thread 4410] [10.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.477] [bmv2] [T] [thread 4410] [10.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.477] [bmv2] [D] [thread 4410] [10.0] [cxt 0] Looking up key:

[15:29:07.477] [bmv2] [D] [thread 4410] [10.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.477] [bmv2] [D] [thread 4410] [10.0] [cxt 0] Action entry is basic169 - 
[15:29:07.477] [bmv2] [T] [thread 4410] [10.0] [cxt 0] Action basic169
[15:29:07.477] [bmv2] [T] [thread 4410] [10.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.477] [bmv2] [T] [thread 4410] [10.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.477] [bmv2] [T] [thread 4410] [10.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.477] [bmv2] [T] [thread 4410] [10.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.477] [bmv2] [T] [thread 4410] [10.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.477] [bmv2] [T] [thread 4410] [10.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.478] [bmv2] [D] [thread 4410] [10.0] [cxt 0] Looking up key:

[15:29:07.478] [bmv2] [D] [thread 4410] [10.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.478] [bmv2] [D] [thread 4410] [10.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.478] [bmv2] [T] [thread 4410] [10.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.478] [bmv2] [T] [thread 4410] [10.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.478] [bmv2] [T] [thread 4410] [10.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.478] [bmv2] [T] [thread 4410] [10.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.478] [bmv2] [T] [thread 4410] [10.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.478] [bmv2] [T] [thread 4410] [10.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.478] [bmv2] [T] [thread 4410] [10.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.478] [bmv2] [T] [thread 4410] [10.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.478] [bmv2] [T] [thread 4410] [10.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.478] [bmv2] [T] [thread 4410] [10.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.478] [bmv2] [T] [thread 4410] [10.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.478] [bmv2] [T] [thread 4410] [10.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.479] [bmv2] [D] [thread 4410] [10.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.479] [bmv2] [D] [thread 4410] [10.0] [cxt 0] Egress port is 0
[15:29:07.476] [bmv2] [D] [thread 4411] [9.0] [cxt 0] Pipeline 'egress': start
[15:29:07.479] [bmv2] [D] [thread 4411] [9.0] [cxt 0] Pipeline 'egress': end
[15:29:07.479] [bmv2] [D] [thread 4411] [9.0] [cxt 0] Deparser 'deparser': start
[15:29:07.479] [bmv2] [T] [thread 4411] [9.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.479] [bmv2] [D] [thread 4411] [9.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.479] [bmv2] [D] [thread 4411] [9.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.479] [bmv2] [D] [thread 4411] [9.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.479] [bmv2] [D] [thread 4411] [9.0] [cxt 0] Deparser 'deparser': end
[15:29:07.479] [bmv2] [D] [thread 4411] [10.0] [cxt 0] Pipeline 'egress': start
[15:29:07.479] [bmv2] [D] [thread 4411] [10.0] [cxt 0] Pipeline 'egress': end
[15:29:07.479] [bmv2] [D] [thread 4411] [10.0] [cxt 0] Deparser 'deparser': start
[15:29:07.479] [bmv2] [T] [thread 4411] [10.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.479] [bmv2] [D] [thread 4411] [10.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.479] [bmv2] [D] [thread 4411] [10.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.479] [bmv2] [D] [thread 4411] [10.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.480] [bmv2] [D] [thread 4411] [10.0] [cxt 0] Deparser 'deparser': end
[15:29:07.479] [bmv2] [D] [thread 4415] [9.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:07.480] [bmv2] [D] [thread 4415] [10.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:07.595] [bmv2] [D] [thread 4410] [11.0] [cxt 0] Processing packet received on port 1
[15:29:07.595] [bmv2] [D] [thread 4410] [11.0] [cxt 0] Parser 'parser': start
[15:29:07.595] [bmv2] [D] [thread 4410] [11.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.596] [bmv2] [D] [thread 4410] [11.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.596] [bmv2] [D] [thread 4410] [11.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.596] [bmv2] [T] [thread 4410] [11.0] [cxt 0] Bytes parsed: 14
[15:29:07.597] [bmv2] [D] [thread 4410] [11.0] [cxt 0] Parser 'parser': end
[15:29:07.597] [bmv2] [D] [thread 4410] [11.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.597] [bmv2] [T] [thread 4410] [11.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.597] [bmv2] [T] [thread 4410] [11.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.597] [bmv2] [D] [thread 4410] [11.0] [cxt 0] Looking up key:

[15:29:07.597] [bmv2] [D] [thread 4410] [11.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.597] [bmv2] [D] [thread 4410] [11.0] [cxt 0] Action entry is basic169 - 
[15:29:07.597] [bmv2] [T] [thread 4410] [11.0] [cxt 0] Action basic169
[15:29:07.598] [bmv2] [T] [thread 4410] [11.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.598] [bmv2] [T] [thread 4410] [11.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.598] [bmv2] [T] [thread 4410] [11.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.598] [bmv2] [T] [thread 4410] [11.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.598] [bmv2] [T] [thread 4410] [11.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.598] [bmv2] [T] [thread 4410] [11.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.598] [bmv2] [D] [thread 4410] [11.0] [cxt 0] Looking up key:

[15:29:07.598] [bmv2] [D] [thread 4410] [11.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.598] [bmv2] [D] [thread 4410] [11.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.598] [bmv2] [T] [thread 4410] [11.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.598] [bmv2] [T] [thread 4410] [11.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.598] [bmv2] [T] [thread 4410] [11.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.598] [bmv2] [T] [thread 4410] [11.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.598] [bmv2] [T] [thread 4410] [11.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.598] [bmv2] [T] [thread 4410] [11.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.598] [bmv2] [T] [thread 4410] [11.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.599] [bmv2] [T] [thread 4410] [11.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.599] [bmv2] [T] [thread 4410] [11.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.599] [bmv2] [T] [thread 4410] [11.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.599] [bmv2] [T] [thread 4410] [11.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.599] [bmv2] [T] [thread 4410] [11.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.599] [bmv2] [D] [thread 4410] [11.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.599] [bmv2] [D] [thread 4410] [11.0] [cxt 0] Egress port is 0
[15:29:07.599] [bmv2] [D] [thread 4410] [12.0] [cxt 0] Processing packet received on port 1
[15:29:07.599] [bmv2] [D] [thread 4410] [12.0] [cxt 0] Parser 'parser': start
[15:29:07.599] [bmv2] [D] [thread 4410] [12.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.599] [bmv2] [D] [thread 4410] [12.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.599] [bmv2] [D] [thread 4410] [12.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.599] [bmv2] [T] [thread 4410] [12.0] [cxt 0] Bytes parsed: 14
[15:29:07.599] [bmv2] [D] [thread 4410] [12.0] [cxt 0] Parser 'parser': end
[15:29:07.599] [bmv2] [D] [thread 4410] [12.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.599] [bmv2] [T] [thread 4410] [12.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.599] [bmv2] [T] [thread 4410] [12.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.600] [bmv2] [D] [thread 4410] [12.0] [cxt 0] Looking up key:

[15:29:07.600] [bmv2] [D] [thread 4410] [12.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.600] [bmv2] [D] [thread 4410] [12.0] [cxt 0] Action entry is basic169 - 
[15:29:07.600] [bmv2] [T] [thread 4410] [12.0] [cxt 0] Action basic169
[15:29:07.600] [bmv2] [T] [thread 4410] [12.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.600] [bmv2] [T] [thread 4410] [12.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.600] [bmv2] [T] [thread 4410] [12.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.600] [bmv2] [T] [thread 4410] [12.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.600] [bmv2] [T] [thread 4410] [12.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.600] [bmv2] [T] [thread 4410] [12.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.600] [bmv2] [D] [thread 4410] [12.0] [cxt 0] Looking up key:

[15:29:07.600] [bmv2] [D] [thread 4410] [12.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.600] [bmv2] [D] [thread 4410] [12.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.600] [bmv2] [T] [thread 4410] [12.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.600] [bmv2] [T] [thread 4410] [12.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.600] [bmv2] [T] [thread 4410] [12.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.600] [bmv2] [T] [thread 4410] [12.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.600] [bmv2] [T] [thread 4410] [12.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.600] [bmv2] [T] [thread 4410] [12.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.600] [bmv2] [T] [thread 4410] [12.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.600] [bmv2] [T] [thread 4410] [12.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.601] [bmv2] [T] [thread 4410] [12.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.601] [bmv2] [T] [thread 4410] [12.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.601] [bmv2] [T] [thread 4410] [12.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.601] [bmv2] [T] [thread 4410] [12.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.601] [bmv2] [D] [thread 4410] [12.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.601] [bmv2] [D] [thread 4410] [12.0] [cxt 0] Egress port is 0
[15:29:07.599] [bmv2] [D] [thread 4411] [11.0] [cxt 0] Pipeline 'egress': start
[15:29:07.601] [bmv2] [D] [thread 4411] [11.0] [cxt 0] Pipeline 'egress': end
[15:29:07.601] [bmv2] [D] [thread 4411] [11.0] [cxt 0] Deparser 'deparser': start
[15:29:07.601] [bmv2] [T] [thread 4411] [11.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.602] [bmv2] [D] [thread 4411] [11.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.602] [bmv2] [D] [thread 4411] [11.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.602] [bmv2] [D] [thread 4411] [11.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.602] [bmv2] [D] [thread 4411] [11.0] [cxt 0] Deparser 'deparser': end
[15:29:07.602] [bmv2] [D] [thread 4411] [12.0] [cxt 0] Pipeline 'egress': start
[15:29:07.602] [bmv2] [D] [thread 4411] [12.0] [cxt 0] Pipeline 'egress': end
[15:29:07.602] [bmv2] [D] [thread 4411] [12.0] [cxt 0] Deparser 'deparser': start
[15:29:07.602] [bmv2] [T] [thread 4411] [12.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.602] [bmv2] [D] [thread 4411] [12.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.602] [bmv2] [D] [thread 4411] [12.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.602] [bmv2] [D] [thread 4411] [12.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.602] [bmv2] [D] [thread 4411] [12.0] [cxt 0] Deparser 'deparser': end
[15:29:07.602] [bmv2] [D] [thread 4410] [13.0] [cxt 0] Processing packet received on port 3
[15:29:07.602] [bmv2] [D] [thread 4415] [11.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:07.602] [bmv2] [D] [thread 4415] [12.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:07.602] [bmv2] [D] [thread 4410] [13.0] [cxt 0] Parser 'parser': start
[15:29:07.602] [bmv2] [D] [thread 4410] [13.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.602] [bmv2] [D] [thread 4410] [13.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.603] [bmv2] [D] [thread 4410] [13.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.603] [bmv2] [T] [thread 4410] [13.0] [cxt 0] Bytes parsed: 14
[15:29:07.603] [bmv2] [D] [thread 4410] [13.0] [cxt 0] Parser 'parser': end
[15:29:07.603] [bmv2] [D] [thread 4410] [13.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.603] [bmv2] [T] [thread 4410] [13.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.603] [bmv2] [T] [thread 4410] [13.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.603] [bmv2] [D] [thread 4410] [13.0] [cxt 0] Looking up key:

[15:29:07.603] [bmv2] [D] [thread 4410] [13.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.603] [bmv2] [D] [thread 4410] [13.0] [cxt 0] Action entry is basic169 - 
[15:29:07.603] [bmv2] [T] [thread 4410] [13.0] [cxt 0] Action basic169
[15:29:07.603] [bmv2] [T] [thread 4410] [13.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.603] [bmv2] [T] [thread 4410] [13.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.603] [bmv2] [T] [thread 4410] [13.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.603] [bmv2] [T] [thread 4410] [13.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.603] [bmv2] [T] [thread 4410] [13.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.603] [bmv2] [T] [thread 4410] [13.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.603] [bmv2] [D] [thread 4410] [13.0] [cxt 0] Looking up key:

[15:29:07.603] [bmv2] [D] [thread 4410] [13.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.603] [bmv2] [D] [thread 4410] [13.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.603] [bmv2] [T] [thread 4410] [13.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.603] [bmv2] [T] [thread 4410] [13.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.603] [bmv2] [T] [thread 4410] [13.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.604] [bmv2] [T] [thread 4410] [13.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.604] [bmv2] [T] [thread 4410] [13.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.604] [bmv2] [T] [thread 4410] [13.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.604] [bmv2] [T] [thread 4410] [13.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.604] [bmv2] [T] [thread 4410] [13.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.604] [bmv2] [T] [thread 4410] [13.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.604] [bmv2] [T] [thread 4410] [13.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.604] [bmv2] [T] [thread 4410] [13.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.604] [bmv2] [T] [thread 4410] [13.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.604] [bmv2] [D] [thread 4410] [13.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.604] [bmv2] [D] [thread 4410] [13.0] [cxt 0] Egress port is 0
[15:29:07.604] [bmv2] [D] [thread 4411] [13.0] [cxt 0] Pipeline 'egress': start
[15:29:07.604] [bmv2] [D] [thread 4411] [13.0] [cxt 0] Pipeline 'egress': end
[15:29:07.604] [bmv2] [D] [thread 4411] [13.0] [cxt 0] Deparser 'deparser': start
[15:29:07.604] [bmv2] [T] [thread 4411] [13.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.604] [bmv2] [D] [thread 4411] [13.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.604] [bmv2] [D] [thread 4411] [13.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.604] [bmv2] [D] [thread 4411] [13.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.604] [bmv2] [D] [thread 4411] [13.0] [cxt 0] Deparser 'deparser': end
[15:29:07.604] [bmv2] [D] [thread 4415] [13.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:07.947] [bmv2] [D] [thread 4410] [14.0] [cxt 0] Processing packet received on port 2
[15:29:07.947] [bmv2] [D] [thread 4410] [14.0] [cxt 0] Parser 'parser': start
[15:29:07.947] [bmv2] [D] [thread 4410] [14.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.947] [bmv2] [D] [thread 4410] [14.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.948] [bmv2] [D] [thread 4410] [14.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.948] [bmv2] [T] [thread 4410] [14.0] [cxt 0] Bytes parsed: 14
[15:29:07.948] [bmv2] [D] [thread 4410] [14.0] [cxt 0] Parser 'parser': end
[15:29:07.948] [bmv2] [D] [thread 4410] [14.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.948] [bmv2] [T] [thread 4410] [14.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.948] [bmv2] [T] [thread 4410] [14.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.949] [bmv2] [D] [thread 4410] [14.0] [cxt 0] Looking up key:

[15:29:07.949] [bmv2] [D] [thread 4410] [14.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.949] [bmv2] [D] [thread 4410] [14.0] [cxt 0] Action entry is basic169 - 
[15:29:07.949] [bmv2] [T] [thread 4410] [14.0] [cxt 0] Action basic169
[15:29:07.949] [bmv2] [T] [thread 4410] [14.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.949] [bmv2] [T] [thread 4410] [14.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.949] [bmv2] [T] [thread 4410] [14.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.949] [bmv2] [T] [thread 4410] [14.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.949] [bmv2] [T] [thread 4410] [14.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.949] [bmv2] [T] [thread 4410] [14.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.949] [bmv2] [D] [thread 4410] [14.0] [cxt 0] Looking up key:

[15:29:07.949] [bmv2] [D] [thread 4410] [14.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.950] [bmv2] [D] [thread 4410] [14.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.950] [bmv2] [T] [thread 4410] [14.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.950] [bmv2] [T] [thread 4410] [14.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.950] [bmv2] [T] [thread 4410] [14.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.950] [bmv2] [T] [thread 4410] [14.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.950] [bmv2] [T] [thread 4410] [14.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.950] [bmv2] [T] [thread 4410] [14.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.950] [bmv2] [T] [thread 4410] [14.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.950] [bmv2] [T] [thread 4410] [14.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.950] [bmv2] [T] [thread 4410] [14.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.950] [bmv2] [T] [thread 4410] [14.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.950] [bmv2] [T] [thread 4410] [14.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.950] [bmv2] [T] [thread 4410] [14.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.950] [bmv2] [D] [thread 4410] [14.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.950] [bmv2] [D] [thread 4410] [14.0] [cxt 0] Egress port is 0
[15:29:07.951] [bmv2] [D] [thread 4410] [15.0] [cxt 0] Processing packet received on port 2
[15:29:07.951] [bmv2] [D] [thread 4410] [15.0] [cxt 0] Parser 'parser': start
[15:29:07.951] [bmv2] [D] [thread 4410] [15.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.951] [bmv2] [D] [thread 4410] [15.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.951] [bmv2] [D] [thread 4410] [15.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.951] [bmv2] [T] [thread 4410] [15.0] [cxt 0] Bytes parsed: 14
[15:29:07.951] [bmv2] [D] [thread 4410] [15.0] [cxt 0] Parser 'parser': end
[15:29:07.951] [bmv2] [D] [thread 4410] [15.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.951] [bmv2] [T] [thread 4410] [15.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.951] [bmv2] [T] [thread 4410] [15.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.951] [bmv2] [D] [thread 4410] [15.0] [cxt 0] Looking up key:

[15:29:07.951] [bmv2] [D] [thread 4410] [15.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.951] [bmv2] [D] [thread 4410] [15.0] [cxt 0] Action entry is basic169 - 
[15:29:07.951] [bmv2] [T] [thread 4410] [15.0] [cxt 0] Action basic169
[15:29:07.951] [bmv2] [T] [thread 4410] [15.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.951] [bmv2] [T] [thread 4410] [15.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.951] [bmv2] [T] [thread 4410] [15.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.951] [bmv2] [T] [thread 4410] [15.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.952] [bmv2] [T] [thread 4410] [15.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.952] [bmv2] [T] [thread 4410] [15.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.952] [bmv2] [D] [thread 4410] [15.0] [cxt 0] Looking up key:

[15:29:07.952] [bmv2] [D] [thread 4410] [15.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.952] [bmv2] [D] [thread 4410] [15.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.952] [bmv2] [T] [thread 4410] [15.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.952] [bmv2] [T] [thread 4410] [15.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.952] [bmv2] [T] [thread 4410] [15.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.952] [bmv2] [T] [thread 4410] [15.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.952] [bmv2] [T] [thread 4410] [15.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.951] [bmv2] [D] [thread 4411] [14.0] [cxt 0] Pipeline 'egress': start
[15:29:07.952] [bmv2] [D] [thread 4411] [14.0] [cxt 0] Pipeline 'egress': end
[15:29:07.952] [bmv2] [D] [thread 4411] [14.0] [cxt 0] Deparser 'deparser': start
[15:29:07.952] [bmv2] [T] [thread 4411] [14.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.952] [bmv2] [D] [thread 4411] [14.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.952] [bmv2] [D] [thread 4411] [14.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.952] [bmv2] [D] [thread 4411] [14.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.952] [bmv2] [D] [thread 4411] [14.0] [cxt 0] Deparser 'deparser': end
[15:29:07.952] [bmv2] [D] [thread 4415] [14.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:07.952] [bmv2] [T] [thread 4410] [15.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.952] [bmv2] [T] [thread 4410] [15.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.952] [bmv2] [T] [thread 4410] [15.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.952] [bmv2] [T] [thread 4410] [15.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.953] [bmv2] [T] [thread 4410] [15.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.953] [bmv2] [T] [thread 4410] [15.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.953] [bmv2] [T] [thread 4410] [15.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.953] [bmv2] [D] [thread 4410] [15.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.953] [bmv2] [D] [thread 4410] [15.0] [cxt 0] Egress port is 0
[15:29:07.953] [bmv2] [D] [thread 4411] [15.0] [cxt 0] Pipeline 'egress': start
[15:29:07.953] [bmv2] [D] [thread 4411] [15.0] [cxt 0] Pipeline 'egress': end
[15:29:07.953] [bmv2] [D] [thread 4411] [15.0] [cxt 0] Deparser 'deparser': start
[15:29:07.953] [bmv2] [T] [thread 4411] [15.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.953] [bmv2] [D] [thread 4411] [15.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.953] [bmv2] [D] [thread 4411] [15.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.953] [bmv2] [D] [thread 4411] [15.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.953] [bmv2] [D] [thread 4411] [15.0] [cxt 0] Deparser 'deparser': end
[15:29:07.953] [bmv2] [D] [thread 4415] [15.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:08.041] [bmv2] [D] [thread 4410] [16.0] [cxt 0] Processing packet received on port 2
[15:29:08.042] [bmv2] [D] [thread 4410] [16.0] [cxt 0] Parser 'parser': start
[15:29:08.042] [bmv2] [D] [thread 4410] [16.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.042] [bmv2] [D] [thread 4410] [16.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.042] [bmv2] [D] [thread 4410] [16.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.042] [bmv2] [T] [thread 4410] [16.0] [cxt 0] Bytes parsed: 14
[15:29:08.043] [bmv2] [D] [thread 4410] [16.0] [cxt 0] Parser 'parser': end
[15:29:08.043] [bmv2] [D] [thread 4410] [16.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.043] [bmv2] [T] [thread 4410] [16.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.043] [bmv2] [T] [thread 4410] [16.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.043] [bmv2] [D] [thread 4410] [16.0] [cxt 0] Looking up key:

[15:29:08.044] [bmv2] [D] [thread 4410] [16.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.044] [bmv2] [D] [thread 4410] [16.0] [cxt 0] Action entry is basic169 - 
[15:29:08.044] [bmv2] [T] [thread 4410] [16.0] [cxt 0] Action basic169
[15:29:08.044] [bmv2] [T] [thread 4410] [16.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.044] [bmv2] [T] [thread 4410] [16.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.044] [bmv2] [T] [thread 4410] [16.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.044] [bmv2] [T] [thread 4410] [16.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.044] [bmv2] [T] [thread 4410] [16.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.044] [bmv2] [T] [thread 4410] [16.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.045] [bmv2] [D] [thread 4410] [16.0] [cxt 0] Looking up key:

[15:29:08.045] [bmv2] [D] [thread 4410] [16.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.045] [bmv2] [D] [thread 4410] [16.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.045] [bmv2] [T] [thread 4410] [16.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.045] [bmv2] [T] [thread 4410] [16.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.045] [bmv2] [T] [thread 4410] [16.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.045] [bmv2] [T] [thread 4410] [16.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.045] [bmv2] [T] [thread 4410] [16.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.045] [bmv2] [T] [thread 4410] [16.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.045] [bmv2] [T] [thread 4410] [16.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.045] [bmv2] [T] [thread 4410] [16.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.045] [bmv2] [T] [thread 4410] [16.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.045] [bmv2] [T] [thread 4410] [16.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.045] [bmv2] [T] [thread 4410] [16.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.045] [bmv2] [T] [thread 4410] [16.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.046] [bmv2] [D] [thread 4410] [16.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.046] [bmv2] [D] [thread 4410] [16.0] [cxt 0] Egress port is 0
[15:29:08.046] [bmv2] [D] [thread 4410] [17.0] [cxt 0] Processing packet received on port 2
[15:29:08.046] [bmv2] [D] [thread 4410] [17.0] [cxt 0] Parser 'parser': start
[15:29:08.046] [bmv2] [D] [thread 4410] [17.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.046] [bmv2] [D] [thread 4410] [17.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.046] [bmv2] [D] [thread 4410] [17.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.046] [bmv2] [T] [thread 4410] [17.0] [cxt 0] Bytes parsed: 14
[15:29:08.046] [bmv2] [D] [thread 4411] [16.0] [cxt 0] Pipeline 'egress': start
[15:29:08.046] [bmv2] [D] [thread 4411] [16.0] [cxt 0] Pipeline 'egress': end
[15:29:08.046] [bmv2] [D] [thread 4411] [16.0] [cxt 0] Deparser 'deparser': start
[15:29:08.046] [bmv2] [T] [thread 4411] [16.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.046] [bmv2] [D] [thread 4411] [16.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.046] [bmv2] [D] [thread 4411] [16.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.046] [bmv2] [D] [thread 4411] [16.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.046] [bmv2] [D] [thread 4411] [16.0] [cxt 0] Deparser 'deparser': end
[15:29:08.046] [bmv2] [D] [thread 4415] [16.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:08.046] [bmv2] [D] [thread 4410] [17.0] [cxt 0] Parser 'parser': end
[15:29:08.047] [bmv2] [D] [thread 4410] [17.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.047] [bmv2] [T] [thread 4410] [17.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.047] [bmv2] [T] [thread 4410] [17.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.047] [bmv2] [D] [thread 4410] [17.0] [cxt 0] Looking up key:

[15:29:08.047] [bmv2] [D] [thread 4410] [17.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.047] [bmv2] [D] [thread 4410] [17.0] [cxt 0] Action entry is basic169 - 
[15:29:08.047] [bmv2] [T] [thread 4410] [17.0] [cxt 0] Action basic169
[15:29:08.047] [bmv2] [T] [thread 4410] [17.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.047] [bmv2] [T] [thread 4410] [17.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.047] [bmv2] [T] [thread 4410] [17.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.047] [bmv2] [T] [thread 4410] [17.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.047] [bmv2] [T] [thread 4410] [17.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.047] [bmv2] [T] [thread 4410] [17.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.047] [bmv2] [D] [thread 4410] [17.0] [cxt 0] Looking up key:

[15:29:08.047] [bmv2] [D] [thread 4410] [17.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.047] [bmv2] [D] [thread 4410] [17.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.048] [bmv2] [T] [thread 4410] [17.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.048] [bmv2] [T] [thread 4410] [17.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.048] [bmv2] [T] [thread 4410] [17.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.048] [bmv2] [T] [thread 4410] [17.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.048] [bmv2] [T] [thread 4410] [17.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.048] [bmv2] [T] [thread 4410] [17.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.048] [bmv2] [T] [thread 4410] [17.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.048] [bmv2] [T] [thread 4410] [17.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.048] [bmv2] [T] [thread 4410] [17.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.048] [bmv2] [T] [thread 4410] [17.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.048] [bmv2] [T] [thread 4410] [17.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.048] [bmv2] [T] [thread 4410] [17.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.048] [bmv2] [D] [thread 4410] [17.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.048] [bmv2] [D] [thread 4410] [17.0] [cxt 0] Egress port is 0
[15:29:08.048] [bmv2] [D] [thread 4411] [17.0] [cxt 0] Pipeline 'egress': start
[15:29:08.048] [bmv2] [D] [thread 4411] [17.0] [cxt 0] Pipeline 'egress': end
[15:29:08.048] [bmv2] [D] [thread 4411] [17.0] [cxt 0] Deparser 'deparser': start
[15:29:08.048] [bmv2] [T] [thread 4411] [17.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.048] [bmv2] [D] [thread 4411] [17.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.048] [bmv2] [D] [thread 4411] [17.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.049] [bmv2] [D] [thread 4411] [17.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.049] [bmv2] [D] [thread 4411] [17.0] [cxt 0] Deparser 'deparser': end
[15:29:08.049] [bmv2] [D] [thread 4415] [17.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:08.138] [bmv2] [D] [thread 4410] [18.0] [cxt 0] Processing packet received on port 3
[15:29:08.138] [bmv2] [D] [thread 4410] [18.0] [cxt 0] Parser 'parser': start
[15:29:08.138] [bmv2] [D] [thread 4410] [18.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.139] [bmv2] [D] [thread 4410] [18.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.139] [bmv2] [D] [thread 4410] [18.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.139] [bmv2] [T] [thread 4410] [18.0] [cxt 0] Bytes parsed: 14
[15:29:08.139] [bmv2] [D] [thread 4410] [18.0] [cxt 0] Parser 'parser': end
[15:29:08.139] [bmv2] [D] [thread 4410] [18.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.139] [bmv2] [T] [thread 4410] [18.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.139] [bmv2] [T] [thread 4410] [18.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.139] [bmv2] [D] [thread 4410] [18.0] [cxt 0] Looking up key:

[15:29:08.139] [bmv2] [D] [thread 4410] [18.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.139] [bmv2] [D] [thread 4410] [18.0] [cxt 0] Action entry is basic169 - 
[15:29:08.139] [bmv2] [T] [thread 4410] [18.0] [cxt 0] Action basic169
[15:29:08.139] [bmv2] [T] [thread 4410] [18.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.139] [bmv2] [T] [thread 4410] [18.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.139] [bmv2] [T] [thread 4410] [18.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.140] [bmv2] [T] [thread 4410] [18.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.140] [bmv2] [T] [thread 4410] [18.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.140] [bmv2] [T] [thread 4410] [18.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.140] [bmv2] [D] [thread 4410] [18.0] [cxt 0] Looking up key:

[15:29:08.140] [bmv2] [D] [thread 4410] [18.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.140] [bmv2] [D] [thread 4410] [18.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.140] [bmv2] [T] [thread 4410] [18.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.140] [bmv2] [T] [thread 4410] [18.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.140] [bmv2] [T] [thread 4410] [18.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.140] [bmv2] [T] [thread 4410] [18.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.140] [bmv2] [T] [thread 4410] [18.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.140] [bmv2] [T] [thread 4410] [18.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.140] [bmv2] [T] [thread 4410] [18.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.140] [bmv2] [T] [thread 4410] [18.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.140] [bmv2] [T] [thread 4410] [18.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.141] [bmv2] [T] [thread 4410] [18.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.141] [bmv2] [T] [thread 4410] [18.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.141] [bmv2] [T] [thread 4410] [18.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.141] [bmv2] [D] [thread 4410] [18.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.141] [bmv2] [D] [thread 4410] [18.0] [cxt 0] Egress port is 0
[15:29:08.141] [bmv2] [D] [thread 4410] [19.0] [cxt 0] Processing packet received on port 3
[15:29:08.141] [bmv2] [D] [thread 4411] [18.0] [cxt 0] Pipeline 'egress': start
[15:29:08.141] [bmv2] [D] [thread 4411] [18.0] [cxt 0] Pipeline 'egress': end
[15:29:08.141] [bmv2] [D] [thread 4410] [19.0] [cxt 0] Parser 'parser': start
[15:29:08.141] [bmv2] [D] [thread 4411] [18.0] [cxt 0] Deparser 'deparser': start
[15:29:08.141] [bmv2] [T] [thread 4411] [18.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.141] [bmv2] [D] [thread 4411] [18.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.141] [bmv2] [D] [thread 4411] [18.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.141] [bmv2] [D] [thread 4411] [18.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.142] [bmv2] [D] [thread 4411] [18.0] [cxt 0] Deparser 'deparser': end
[15:29:08.142] [bmv2] [D] [thread 4415] [18.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:08.141] [bmv2] [D] [thread 4410] [19.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.142] [bmv2] [D] [thread 4410] [19.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.142] [bmv2] [D] [thread 4410] [19.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.142] [bmv2] [T] [thread 4410] [19.0] [cxt 0] Bytes parsed: 14
[15:29:08.142] [bmv2] [D] [thread 4410] [19.0] [cxt 0] Parser 'parser': end
[15:29:08.142] [bmv2] [D] [thread 4410] [19.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.142] [bmv2] [T] [thread 4410] [19.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.142] [bmv2] [T] [thread 4410] [19.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.142] [bmv2] [D] [thread 4410] [19.0] [cxt 0] Looking up key:

[15:29:08.142] [bmv2] [D] [thread 4410] [19.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.142] [bmv2] [D] [thread 4410] [19.0] [cxt 0] Action entry is basic169 - 
[15:29:08.143] [bmv2] [T] [thread 4410] [19.0] [cxt 0] Action basic169
[15:29:08.143] [bmv2] [T] [thread 4410] [19.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.143] [bmv2] [T] [thread 4410] [19.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.143] [bmv2] [T] [thread 4410] [19.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.143] [bmv2] [T] [thread 4410] [19.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.143] [bmv2] [T] [thread 4410] [19.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.143] [bmv2] [T] [thread 4410] [19.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.143] [bmv2] [D] [thread 4410] [19.0] [cxt 0] Looking up key:

[15:29:08.143] [bmv2] [D] [thread 4410] [19.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.143] [bmv2] [D] [thread 4410] [19.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.143] [bmv2] [T] [thread 4410] [19.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.143] [bmv2] [T] [thread 4410] [19.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.144] [bmv2] [T] [thread 4410] [19.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.144] [bmv2] [T] [thread 4410] [19.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.144] [bmv2] [T] [thread 4410] [19.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.144] [bmv2] [T] [thread 4410] [19.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.144] [bmv2] [T] [thread 4410] [19.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.144] [bmv2] [T] [thread 4410] [19.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.144] [bmv2] [T] [thread 4410] [19.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.144] [bmv2] [T] [thread 4410] [19.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.144] [bmv2] [T] [thread 4410] [19.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.144] [bmv2] [T] [thread 4410] [19.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.144] [bmv2] [D] [thread 4410] [19.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.144] [bmv2] [D] [thread 4410] [19.0] [cxt 0] Egress port is 0
[15:29:08.144] [bmv2] [D] [thread 4411] [19.0] [cxt 0] Pipeline 'egress': start
[15:29:08.144] [bmv2] [D] [thread 4411] [19.0] [cxt 0] Pipeline 'egress': end
[15:29:08.144] [bmv2] [D] [thread 4411] [19.0] [cxt 0] Deparser 'deparser': start
[15:29:08.144] [bmv2] [T] [thread 4411] [19.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.144] [bmv2] [D] [thread 4411] [19.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.144] [bmv2] [D] [thread 4411] [19.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.144] [bmv2] [D] [thread 4411] [19.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.144] [bmv2] [D] [thread 4411] [19.0] [cxt 0] Deparser 'deparser': end
[15:29:08.144] [bmv2] [D] [thread 4415] [19.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:08.586] [bmv2] [D] [thread 4410] [20.0] [cxt 0] Processing packet received on port 1
[15:29:08.586] [bmv2] [D] [thread 4410] [20.0] [cxt 0] Parser 'parser': start
[15:29:08.587] [bmv2] [D] [thread 4410] [20.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.587] [bmv2] [D] [thread 4410] [20.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.587] [bmv2] [D] [thread 4410] [20.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.588] [bmv2] [T] [thread 4410] [20.0] [cxt 0] Bytes parsed: 14
[15:29:08.588] [bmv2] [D] [thread 4410] [20.0] [cxt 0] Parser 'parser': end
[15:29:08.588] [bmv2] [D] [thread 4410] [20.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.588] [bmv2] [T] [thread 4410] [20.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.588] [bmv2] [T] [thread 4410] [20.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.588] [bmv2] [D] [thread 4410] [20.0] [cxt 0] Looking up key:

[15:29:08.589] [bmv2] [D] [thread 4410] [20.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.589] [bmv2] [D] [thread 4410] [20.0] [cxt 0] Action entry is basic169 - 
[15:29:08.589] [bmv2] [T] [thread 4410] [20.0] [cxt 0] Action basic169
[15:29:08.589] [bmv2] [T] [thread 4410] [20.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.589] [bmv2] [T] [thread 4410] [20.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.589] [bmv2] [T] [thread 4410] [20.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.589] [bmv2] [T] [thread 4410] [20.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.590] [bmv2] [T] [thread 4410] [20.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.590] [bmv2] [T] [thread 4410] [20.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.590] [bmv2] [D] [thread 4410] [20.0] [cxt 0] Looking up key:

[15:29:08.590] [bmv2] [D] [thread 4410] [20.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.590] [bmv2] [D] [thread 4410] [20.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.590] [bmv2] [T] [thread 4410] [20.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.590] [bmv2] [T] [thread 4410] [20.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.590] [bmv2] [T] [thread 4410] [20.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.590] [bmv2] [T] [thread 4410] [20.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.590] [bmv2] [T] [thread 4410] [20.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.590] [bmv2] [T] [thread 4410] [20.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.590] [bmv2] [T] [thread 4410] [20.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.590] [bmv2] [T] [thread 4410] [20.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.590] [bmv2] [T] [thread 4410] [20.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.591] [bmv2] [T] [thread 4410] [20.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.591] [bmv2] [T] [thread 4410] [20.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.591] [bmv2] [T] [thread 4410] [20.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.591] [bmv2] [D] [thread 4410] [20.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.591] [bmv2] [D] [thread 4410] [20.0] [cxt 0] Egress port is 0
[15:29:08.591] [bmv2] [D] [thread 4411] [20.0] [cxt 0] Pipeline 'egress': start
[15:29:08.591] [bmv2] [D] [thread 4411] [20.0] [cxt 0] Pipeline 'egress': end
[15:29:08.591] [bmv2] [D] [thread 4411] [20.0] [cxt 0] Deparser 'deparser': start
[15:29:08.591] [bmv2] [T] [thread 4411] [20.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.591] [bmv2] [D] [thread 4411] [20.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.591] [bmv2] [D] [thread 4411] [20.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.591] [bmv2] [D] [thread 4411] [20.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.591] [bmv2] [D] [thread 4411] [20.0] [cxt 0] Deparser 'deparser': end
[15:29:08.592] [bmv2] [D] [thread 4415] [20.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:08.650] [bmv2] [D] [thread 4410] [21.0] [cxt 0] Processing packet received on port 2
[15:29:08.650] [bmv2] [D] [thread 4410] [21.0] [cxt 0] Parser 'parser': start
[15:29:08.651] [bmv2] [D] [thread 4410] [21.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.651] [bmv2] [D] [thread 4410] [21.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.651] [bmv2] [D] [thread 4410] [21.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.652] [bmv2] [T] [thread 4410] [21.0] [cxt 0] Bytes parsed: 14
[15:29:08.652] [bmv2] [D] [thread 4410] [21.0] [cxt 0] Parser 'parser': end
[15:29:08.652] [bmv2] [D] [thread 4410] [21.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.653] [bmv2] [T] [thread 4410] [21.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.653] [bmv2] [T] [thread 4410] [21.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.654] [bmv2] [D] [thread 4410] [21.0] [cxt 0] Looking up key:

[15:29:08.654] [bmv2] [D] [thread 4410] [21.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.655] [bmv2] [D] [thread 4410] [21.0] [cxt 0] Action entry is basic169 - 
[15:29:08.655] [bmv2] [T] [thread 4410] [21.0] [cxt 0] Action basic169
[15:29:08.655] [bmv2] [T] [thread 4410] [21.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.656] [bmv2] [T] [thread 4410] [21.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.656] [bmv2] [T] [thread 4410] [21.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.656] [bmv2] [T] [thread 4410] [21.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.656] [bmv2] [T] [thread 4410] [21.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.656] [bmv2] [T] [thread 4410] [21.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.656] [bmv2] [D] [thread 4410] [21.0] [cxt 0] Looking up key:

[15:29:08.656] [bmv2] [D] [thread 4410] [21.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.656] [bmv2] [D] [thread 4410] [21.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.657] [bmv2] [T] [thread 4410] [21.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.657] [bmv2] [T] [thread 4410] [21.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.657] [bmv2] [T] [thread 4410] [21.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.657] [bmv2] [T] [thread 4410] [21.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.657] [bmv2] [T] [thread 4410] [21.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.657] [bmv2] [T] [thread 4410] [21.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.657] [bmv2] [T] [thread 4410] [21.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.657] [bmv2] [T] [thread 4410] [21.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.657] [bmv2] [T] [thread 4410] [21.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.657] [bmv2] [T] [thread 4410] [21.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.657] [bmv2] [T] [thread 4410] [21.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.657] [bmv2] [T] [thread 4410] [21.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.658] [bmv2] [D] [thread 4410] [21.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.658] [bmv2] [D] [thread 4410] [21.0] [cxt 0] Egress port is 0
[15:29:08.658] [bmv2] [D] [thread 4411] [21.0] [cxt 0] Pipeline 'egress': start
[15:29:08.658] [bmv2] [D] [thread 4411] [21.0] [cxt 0] Pipeline 'egress': end
[15:29:08.658] [bmv2] [D] [thread 4411] [21.0] [cxt 0] Deparser 'deparser': start
[15:29:08.658] [bmv2] [T] [thread 4411] [21.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.658] [bmv2] [D] [thread 4411] [21.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.658] [bmv2] [D] [thread 4411] [21.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.658] [bmv2] [D] [thread 4411] [21.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.658] [bmv2] [D] [thread 4411] [21.0] [cxt 0] Deparser 'deparser': end
[15:29:08.658] [bmv2] [D] [thread 4415] [21.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:08.777] [bmv2] [D] [thread 4410] [22.0] [cxt 0] Processing packet received on port 2
[15:29:08.778] [bmv2] [D] [thread 4410] [22.0] [cxt 0] Parser 'parser': start
[15:29:08.778] [bmv2] [D] [thread 4410] [22.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.779] [bmv2] [D] [thread 4410] [22.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.779] [bmv2] [D] [thread 4410] [22.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.779] [bmv2] [T] [thread 4410] [22.0] [cxt 0] Bytes parsed: 14
[15:29:08.780] [bmv2] [D] [thread 4410] [22.0] [cxt 0] Parser 'parser': end
[15:29:08.780] [bmv2] [D] [thread 4410] [22.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.780] [bmv2] [T] [thread 4410] [22.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.780] [bmv2] [T] [thread 4410] [22.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.781] [bmv2] [D] [thread 4410] [22.0] [cxt 0] Looking up key:

[15:29:08.781] [bmv2] [D] [thread 4410] [22.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.781] [bmv2] [D] [thread 4410] [22.0] [cxt 0] Action entry is basic169 - 
[15:29:08.781] [bmv2] [T] [thread 4410] [22.0] [cxt 0] Action basic169
[15:29:08.781] [bmv2] [T] [thread 4410] [22.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.782] [bmv2] [T] [thread 4410] [22.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.782] [bmv2] [T] [thread 4410] [22.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.782] [bmv2] [T] [thread 4410] [22.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.782] [bmv2] [T] [thread 4410] [22.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.783] [bmv2] [T] [thread 4410] [22.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.783] [bmv2] [D] [thread 4410] [22.0] [cxt 0] Looking up key:

[15:29:08.783] [bmv2] [D] [thread 4410] [22.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.783] [bmv2] [D] [thread 4410] [22.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.783] [bmv2] [T] [thread 4410] [22.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.783] [bmv2] [T] [thread 4410] [22.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.783] [bmv2] [T] [thread 4410] [22.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.783] [bmv2] [T] [thread 4410] [22.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.784] [bmv2] [T] [thread 4410] [22.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.784] [bmv2] [T] [thread 4410] [22.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.784] [bmv2] [T] [thread 4410] [22.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.784] [bmv2] [T] [thread 4410] [22.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.784] [bmv2] [T] [thread 4410] [22.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.784] [bmv2] [T] [thread 4410] [22.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.784] [bmv2] [T] [thread 4410] [22.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.784] [bmv2] [T] [thread 4410] [22.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.784] [bmv2] [D] [thread 4410] [22.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.784] [bmv2] [D] [thread 4410] [22.0] [cxt 0] Egress port is 0
[15:29:08.784] [bmv2] [D] [thread 4411] [22.0] [cxt 0] Pipeline 'egress': start
[15:29:08.784] [bmv2] [D] [thread 4411] [22.0] [cxt 0] Pipeline 'egress': end
[15:29:08.784] [bmv2] [D] [thread 4411] [22.0] [cxt 0] Deparser 'deparser': start
[15:29:08.785] [bmv2] [T] [thread 4411] [22.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.785] [bmv2] [D] [thread 4411] [22.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.785] [bmv2] [D] [thread 4411] [22.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.785] [bmv2] [D] [thread 4411] [22.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.785] [bmv2] [D] [thread 4411] [22.0] [cxt 0] Deparser 'deparser': end
[15:29:08.785] [bmv2] [D] [thread 4415] [22.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:08.971] [bmv2] [D] [thread 4410] [23.0] [cxt 0] Processing packet received on port 3
[15:29:08.971] [bmv2] [D] [thread 4410] [23.0] [cxt 0] Parser 'parser': start
[15:29:08.972] [bmv2] [D] [thread 4410] [23.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.972] [bmv2] [D] [thread 4410] [23.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.973] [bmv2] [D] [thread 4410] [23.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.973] [bmv2] [T] [thread 4410] [23.0] [cxt 0] Bytes parsed: 14
[15:29:08.973] [bmv2] [D] [thread 4410] [23.0] [cxt 0] Parser 'parser': end
[15:29:08.974] [bmv2] [D] [thread 4410] [23.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.974] [bmv2] [T] [thread 4410] [23.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.975] [bmv2] [T] [thread 4410] [23.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.975] [bmv2] [D] [thread 4410] [23.0] [cxt 0] Looking up key:

[15:29:08.975] [bmv2] [D] [thread 4410] [23.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.976] [bmv2] [D] [thread 4410] [23.0] [cxt 0] Action entry is basic169 - 
[15:29:08.976] [bmv2] [T] [thread 4410] [23.0] [cxt 0] Action basic169
[15:29:08.976] [bmv2] [T] [thread 4410] [23.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.976] [bmv2] [T] [thread 4410] [23.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.977] [bmv2] [T] [thread 4410] [23.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.977] [bmv2] [T] [thread 4410] [23.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.977] [bmv2] [T] [thread 4410] [23.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.977] [bmv2] [T] [thread 4410] [23.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.977] [bmv2] [D] [thread 4410] [23.0] [cxt 0] Looking up key:

[15:29:08.977] [bmv2] [D] [thread 4410] [23.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.977] [bmv2] [D] [thread 4410] [23.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.978] [bmv2] [T] [thread 4410] [23.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.978] [bmv2] [T] [thread 4410] [23.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.978] [bmv2] [T] [thread 4410] [23.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.978] [bmv2] [T] [thread 4410] [23.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.978] [bmv2] [T] [thread 4410] [23.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.978] [bmv2] [T] [thread 4410] [23.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.978] [bmv2] [T] [thread 4410] [23.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.978] [bmv2] [T] [thread 4410] [23.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.978] [bmv2] [T] [thread 4410] [23.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.978] [bmv2] [T] [thread 4410] [23.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.978] [bmv2] [T] [thread 4410] [23.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.978] [bmv2] [T] [thread 4410] [23.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.978] [bmv2] [D] [thread 4410] [23.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.978] [bmv2] [D] [thread 4410] [23.0] [cxt 0] Egress port is 0
[15:29:08.979] [bmv2] [D] [thread 4411] [23.0] [cxt 0] Pipeline 'egress': start
[15:29:08.979] [bmv2] [D] [thread 4411] [23.0] [cxt 0] Pipeline 'egress': end
[15:29:08.979] [bmv2] [D] [thread 4411] [23.0] [cxt 0] Deparser 'deparser': start
[15:29:08.979] [bmv2] [T] [thread 4411] [23.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.979] [bmv2] [D] [thread 4411] [23.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.979] [bmv2] [D] [thread 4411] [23.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.979] [bmv2] [D] [thread 4411] [23.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.979] [bmv2] [D] [thread 4411] [23.0] [cxt 0] Deparser 'deparser': end
[15:29:08.979] [bmv2] [D] [thread 4415] [23.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:09.061] [bmv2] [W] [thread 4462] [P4Runtime] p4::tmp::P4DeviceConfig is deprecated
[15:29:09.062] [bmv2] [D] [thread 4462] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[15:29:09.062] [bmv2] [D] [thread 4462] Set default default entry for table 'tbl_basic169': basic169 - 
[15:29:09.063] [bmv2] [D] [thread 4462] Set default default entry for table 'tbl_add_int_filho_0': MyIngress.add_int_filho - 
[15:29:09.063] [bmv2] [D] [thread 4462] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[15:29:09.065] [bmv2] [D] [thread 4462] simple_switch target has been notified of a config swap
[15:29:09.068] [bmv2] [D] [thread 4463] Set default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[15:29:09.070] [bmv2] [D] [thread 4462] Entry 0 added to table 'MyIngress.ipv4_lpm'
[15:29:09.071] [bmv2] [D] [thread 4462] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000101/32
Action entry: MyIngress.ipv4_forward - 80000000111,1,

[15:29:09.072] [bmv2] [D] [thread 4463] Entry 1 added to table 'MyIngress.ipv4_lpm'
[15:29:09.073] [bmv2] [D] [thread 4463] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000200,2,

[15:29:09.074] [bmv2] [D] [thread 4462] Entry 2 added to table 'MyIngress.ipv4_lpm'
[15:29:09.075] [bmv2] [D] [thread 4462] Dumping entry 2
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000303/32
Action entry: MyIngress.ipv4_forward - 80000000300,3,

[15:29:11.530] [bmv2] [D] [thread 4410] [24.0] [cxt 0] Processing packet received on port 1
[15:29:11.533] [bmv2] [D] [thread 4410] [24.0] [cxt 0] Parser 'parser': start
[15:29:11.533] [bmv2] [D] [thread 4410] [24.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:11.534] [bmv2] [D] [thread 4410] [24.0] [cxt 0] Extracting header 'ethernet'
[15:29:11.535] [bmv2] [D] [thread 4410] [24.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:11.535] [bmv2] [T] [thread 4410] [24.0] [cxt 0] Bytes parsed: 14
[15:29:11.536] [bmv2] [D] [thread 4410] [24.0] [cxt 0] Parser 'parser': end
[15:29:11.536] [bmv2] [D] [thread 4410] [24.0] [cxt 0] Pipeline 'ingress': start
[15:29:11.537] [bmv2] [T] [thread 4410] [24.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:11.537] [bmv2] [T] [thread 4410] [24.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:11.538] [bmv2] [D] [thread 4410] [24.0] [cxt 0] Looking up key:

[15:29:11.538] [bmv2] [D] [thread 4410] [24.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:11.538] [bmv2] [D] [thread 4410] [24.0] [cxt 0] Action entry is basic169 - 
[15:29:11.539] [bmv2] [T] [thread 4410] [24.0] [cxt 0] Action basic169
[15:29:11.539] [bmv2] [T] [thread 4410] [24.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:11.539] [bmv2] [T] [thread 4410] [24.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:11.540] [bmv2] [T] [thread 4410] [24.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:11.540] [bmv2] [T] [thread 4410] [24.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:11.540] [bmv2] [T] [thread 4410] [24.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:11.540] [bmv2] [T] [thread 4410] [24.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:11.540] [bmv2] [D] [thread 4410] [24.0] [cxt 0] Looking up key:

[15:29:11.540] [bmv2] [D] [thread 4410] [24.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:11.541] [bmv2] [D] [thread 4410] [24.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:11.541] [bmv2] [T] [thread 4410] [24.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:11.541] [bmv2] [T] [thread 4410] [24.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:11.542] [bmv2] [T] [thread 4410] [24.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:11.542] [bmv2] [T] [thread 4410] [24.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:11.542] [bmv2] [T] [thread 4410] [24.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:11.543] [bmv2] [T] [thread 4410] [24.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:11.543] [bmv2] [T] [thread 4410] [24.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:11.543] [bmv2] [T] [thread 4410] [24.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:11.543] [bmv2] [T] [thread 4410] [24.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:11.543] [bmv2] [T] [thread 4410] [24.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:11.544] [bmv2] [T] [thread 4410] [24.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:11.544] [bmv2] [T] [thread 4410] [24.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:11.544] [bmv2] [D] [thread 4410] [24.0] [cxt 0] Pipeline 'ingress': end
[15:29:11.544] [bmv2] [D] [thread 4410] [24.0] [cxt 0] Egress port is 0
[15:29:11.544] [bmv2] [D] [thread 4411] [24.0] [cxt 0] Pipeline 'egress': start
[15:29:11.544] [bmv2] [D] [thread 4411] [24.0] [cxt 0] Pipeline 'egress': end
[15:29:11.544] [bmv2] [D] [thread 4411] [24.0] [cxt 0] Deparser 'deparser': start
[15:29:11.544] [bmv2] [T] [thread 4411] [24.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:11.544] [bmv2] [D] [thread 4411] [24.0] [cxt 0] Deparsing header 'ethernet'
[15:29:11.544] [bmv2] [D] [thread 4411] [24.0] [cxt 0] Deparsing header 'int_pai'
[15:29:11.545] [bmv2] [D] [thread 4411] [24.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:11.545] [bmv2] [D] [thread 4411] [24.0] [cxt 0] Deparser 'deparser': end
[15:29:11.545] [bmv2] [D] [thread 4415] [24.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:11.785] [bmv2] [D] [thread 4410] [25.0] [cxt 0] Processing packet received on port 2
[15:29:11.786] [bmv2] [D] [thread 4410] [25.0] [cxt 0] Parser 'parser': start
[15:29:11.786] [bmv2] [D] [thread 4410] [25.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:11.786] [bmv2] [D] [thread 4410] [25.0] [cxt 0] Extracting header 'ethernet'
[15:29:11.787] [bmv2] [D] [thread 4410] [25.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:11.787] [bmv2] [T] [thread 4410] [25.0] [cxt 0] Bytes parsed: 14
[15:29:11.787] [bmv2] [D] [thread 4410] [25.0] [cxt 0] Parser 'parser': end
[15:29:11.788] [bmv2] [D] [thread 4410] [25.0] [cxt 0] Pipeline 'ingress': start
[15:29:11.788] [bmv2] [T] [thread 4410] [25.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:11.788] [bmv2] [T] [thread 4410] [25.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:11.788] [bmv2] [D] [thread 4410] [25.0] [cxt 0] Looking up key:

[15:29:11.788] [bmv2] [D] [thread 4410] [25.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:11.788] [bmv2] [D] [thread 4410] [25.0] [cxt 0] Action entry is basic169 - 
[15:29:11.788] [bmv2] [T] [thread 4410] [25.0] [cxt 0] Action basic169
[15:29:11.788] [bmv2] [T] [thread 4410] [25.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:11.788] [bmv2] [T] [thread 4410] [25.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:11.789] [bmv2] [T] [thread 4410] [25.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:11.789] [bmv2] [T] [thread 4410] [25.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:11.789] [bmv2] [T] [thread 4410] [25.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:11.789] [bmv2] [T] [thread 4410] [25.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:11.789] [bmv2] [D] [thread 4410] [25.0] [cxt 0] Looking up key:

[15:29:11.789] [bmv2] [D] [thread 4410] [25.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:11.789] [bmv2] [D] [thread 4410] [25.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:11.789] [bmv2] [T] [thread 4410] [25.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:11.789] [bmv2] [T] [thread 4410] [25.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:11.789] [bmv2] [T] [thread 4410] [25.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:11.789] [bmv2] [T] [thread 4410] [25.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:11.789] [bmv2] [T] [thread 4410] [25.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:11.789] [bmv2] [T] [thread 4410] [25.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:11.789] [bmv2] [T] [thread 4410] [25.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:11.790] [bmv2] [T] [thread 4410] [25.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:11.790] [bmv2] [T] [thread 4410] [25.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:11.790] [bmv2] [T] [thread 4410] [25.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:11.790] [bmv2] [T] [thread 4410] [25.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:11.790] [bmv2] [T] [thread 4410] [25.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:11.790] [bmv2] [D] [thread 4410] [25.0] [cxt 0] Pipeline 'ingress': end
[15:29:11.790] [bmv2] [D] [thread 4410] [25.0] [cxt 0] Egress port is 0
[15:29:11.790] [bmv2] [D] [thread 4410] [26.0] [cxt 0] Processing packet received on port 3
[15:29:11.790] [bmv2] [D] [thread 4410] [26.0] [cxt 0] Parser 'parser': start
[15:29:11.790] [bmv2] [D] [thread 4410] [26.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:11.790] [bmv2] [D] [thread 4410] [26.0] [cxt 0] Extracting header 'ethernet'
[15:29:11.790] [bmv2] [D] [thread 4410] [26.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:11.790] [bmv2] [T] [thread 4410] [26.0] [cxt 0] Bytes parsed: 14
[15:29:11.790] [bmv2] [D] [thread 4411] [25.0] [cxt 0] Pipeline 'egress': start
[15:29:11.791] [bmv2] [D] [thread 4411] [25.0] [cxt 0] Pipeline 'egress': end
[15:29:11.791] [bmv2] [D] [thread 4411] [25.0] [cxt 0] Deparser 'deparser': start
[15:29:11.791] [bmv2] [T] [thread 4411] [25.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:11.791] [bmv2] [D] [thread 4411] [25.0] [cxt 0] Deparsing header 'ethernet'
[15:29:11.791] [bmv2] [D] [thread 4411] [25.0] [cxt 0] Deparsing header 'int_pai'
[15:29:11.791] [bmv2] [D] [thread 4411] [25.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:11.791] [bmv2] [D] [thread 4411] [25.0] [cxt 0] Deparser 'deparser': end
[15:29:11.791] [bmv2] [D] [thread 4410] [26.0] [cxt 0] Parser 'parser': end
[15:29:11.792] [bmv2] [D] [thread 4410] [26.0] [cxt 0] Pipeline 'ingress': start
[15:29:11.792] [bmv2] [T] [thread 4410] [26.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:11.792] [bmv2] [T] [thread 4410] [26.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:11.792] [bmv2] [D] [thread 4410] [26.0] [cxt 0] Looking up key:

[15:29:11.792] [bmv2] [D] [thread 4410] [26.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:11.792] [bmv2] [D] [thread 4410] [26.0] [cxt 0] Action entry is basic169 - 
[15:29:11.792] [bmv2] [T] [thread 4410] [26.0] [cxt 0] Action basic169
[15:29:11.792] [bmv2] [T] [thread 4410] [26.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:11.792] [bmv2] [T] [thread 4410] [26.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:11.791] [bmv2] [D] [thread 4415] [25.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:11.792] [bmv2] [T] [thread 4410] [26.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:11.793] [bmv2] [T] [thread 4410] [26.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:11.793] [bmv2] [T] [thread 4410] [26.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:11.793] [bmv2] [T] [thread 4410] [26.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:11.793] [bmv2] [D] [thread 4410] [26.0] [cxt 0] Looking up key:

[15:29:11.793] [bmv2] [D] [thread 4410] [26.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:11.793] [bmv2] [D] [thread 4410] [26.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:11.793] [bmv2] [T] [thread 4410] [26.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:11.793] [bmv2] [T] [thread 4410] [26.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:11.793] [bmv2] [T] [thread 4410] [26.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:11.794] [bmv2] [T] [thread 4410] [26.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:11.794] [bmv2] [T] [thread 4410] [26.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:11.794] [bmv2] [T] [thread 4410] [26.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:11.794] [bmv2] [T] [thread 4410] [26.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:11.794] [bmv2] [T] [thread 4410] [26.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:11.794] [bmv2] [T] [thread 4410] [26.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:11.794] [bmv2] [T] [thread 4410] [26.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:11.794] [bmv2] [T] [thread 4410] [26.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:11.794] [bmv2] [T] [thread 4410] [26.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:11.795] [bmv2] [D] [thread 4410] [26.0] [cxt 0] Pipeline 'ingress': end
[15:29:11.795] [bmv2] [D] [thread 4410] [26.0] [cxt 0] Egress port is 0
[15:29:11.795] [bmv2] [D] [thread 4410] [27.0] [cxt 0] Processing packet received on port 3
[15:29:11.795] [bmv2] [D] [thread 4410] [27.0] [cxt 0] Parser 'parser': start
[15:29:11.795] [bmv2] [D] [thread 4410] [27.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:11.795] [bmv2] [D] [thread 4410] [27.0] [cxt 0] Extracting header 'ethernet'
[15:29:11.795] [bmv2] [D] [thread 4410] [27.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:11.795] [bmv2] [T] [thread 4410] [27.0] [cxt 0] Bytes parsed: 14
[15:29:11.795] [bmv2] [D] [thread 4410] [27.0] [cxt 0] Parser 'parser': end
[15:29:11.795] [bmv2] [D] [thread 4410] [27.0] [cxt 0] Pipeline 'ingress': start
[15:29:11.795] [bmv2] [T] [thread 4410] [27.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:11.795] [bmv2] [T] [thread 4410] [27.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:11.795] [bmv2] [D] [thread 4410] [27.0] [cxt 0] Looking up key:

[15:29:11.795] [bmv2] [D] [thread 4410] [27.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:11.795] [bmv2] [D] [thread 4410] [27.0] [cxt 0] Action entry is basic169 - 
[15:29:11.795] [bmv2] [T] [thread 4410] [27.0] [cxt 0] Action basic169
[15:29:11.795] [bmv2] [T] [thread 4410] [27.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:11.795] [bmv2] [T] [thread 4410] [27.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:11.796] [bmv2] [T] [thread 4410] [27.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:11.796] [bmv2] [T] [thread 4410] [27.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:11.796] [bmv2] [T] [thread 4410] [27.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:11.796] [bmv2] [T] [thread 4410] [27.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:11.796] [bmv2] [D] [thread 4410] [27.0] [cxt 0] Looking up key:

[15:29:11.796] [bmv2] [D] [thread 4410] [27.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:11.796] [bmv2] [D] [thread 4410] [27.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:11.796] [bmv2] [T] [thread 4410] [27.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:11.796] [bmv2] [T] [thread 4410] [27.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:11.796] [bmv2] [T] [thread 4410] [27.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:11.796] [bmv2] [T] [thread 4410] [27.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:11.796] [bmv2] [T] [thread 4410] [27.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:11.796] [bmv2] [T] [thread 4410] [27.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:11.796] [bmv2] [T] [thread 4410] [27.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:11.796] [bmv2] [T] [thread 4410] [27.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:11.796] [bmv2] [T] [thread 4410] [27.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:11.796] [bmv2] [T] [thread 4410] [27.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:11.796] [bmv2] [T] [thread 4410] [27.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:11.796] [bmv2] [T] [thread 4410] [27.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:11.796] [bmv2] [D] [thread 4410] [27.0] [cxt 0] Pipeline 'ingress': end
[15:29:11.796] [bmv2] [D] [thread 4410] [27.0] [cxt 0] Egress port is 0
[15:29:11.795] [bmv2] [D] [thread 4411] [26.0] [cxt 0] Pipeline 'egress': start
[15:29:11.797] [bmv2] [D] [thread 4411] [26.0] [cxt 0] Pipeline 'egress': end
[15:29:11.797] [bmv2] [D] [thread 4411] [26.0] [cxt 0] Deparser 'deparser': start
[15:29:11.797] [bmv2] [T] [thread 4411] [26.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:11.797] [bmv2] [D] [thread 4411] [26.0] [cxt 0] Deparsing header 'ethernet'
[15:29:11.797] [bmv2] [D] [thread 4411] [26.0] [cxt 0] Deparsing header 'int_pai'
[15:29:11.797] [bmv2] [D] [thread 4411] [26.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:11.797] [bmv2] [D] [thread 4411] [26.0] [cxt 0] Deparser 'deparser': end
[15:29:11.797] [bmv2] [D] [thread 4411] [27.0] [cxt 0] Pipeline 'egress': start
[15:29:11.797] [bmv2] [D] [thread 4415] [26.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:11.797] [bmv2] [D] [thread 4411] [27.0] [cxt 0] Pipeline 'egress': end
[15:29:11.797] [bmv2] [D] [thread 4411] [27.0] [cxt 0] Deparser 'deparser': start
[15:29:11.797] [bmv2] [T] [thread 4411] [27.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:11.797] [bmv2] [D] [thread 4411] [27.0] [cxt 0] Deparsing header 'ethernet'
[15:29:11.797] [bmv2] [D] [thread 4411] [27.0] [cxt 0] Deparsing header 'int_pai'
[15:29:11.797] [bmv2] [D] [thread 4411] [27.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:11.797] [bmv2] [D] [thread 4411] [27.0] [cxt 0] Deparser 'deparser': end
[15:29:11.797] [bmv2] [D] [thread 4415] [27.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:12.298] [bmv2] [D] [thread 4410] [28.0] [cxt 0] Processing packet received on port 2
[15:29:12.298] [bmv2] [D] [thread 4410] [28.0] [cxt 0] Parser 'parser': start
[15:29:12.299] [bmv2] [D] [thread 4410] [28.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:12.299] [bmv2] [D] [thread 4410] [28.0] [cxt 0] Extracting header 'ethernet'
[15:29:12.299] [bmv2] [D] [thread 4410] [28.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:12.300] [bmv2] [T] [thread 4410] [28.0] [cxt 0] Bytes parsed: 14
[15:29:12.300] [bmv2] [D] [thread 4410] [28.0] [cxt 0] Parser 'parser': end
[15:29:12.301] [bmv2] [D] [thread 4410] [28.0] [cxt 0] Pipeline 'ingress': start
[15:29:12.301] [bmv2] [T] [thread 4410] [28.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:12.301] [bmv2] [T] [thread 4410] [28.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:12.302] [bmv2] [D] [thread 4410] [28.0] [cxt 0] Looking up key:

[15:29:12.302] [bmv2] [D] [thread 4410] [28.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:12.302] [bmv2] [D] [thread 4410] [28.0] [cxt 0] Action entry is basic169 - 
[15:29:12.303] [bmv2] [T] [thread 4410] [28.0] [cxt 0] Action basic169
[15:29:12.303] [bmv2] [T] [thread 4410] [28.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:12.303] [bmv2] [T] [thread 4410] [28.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:12.303] [bmv2] [T] [thread 4410] [28.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:12.303] [bmv2] [T] [thread 4410] [28.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:12.303] [bmv2] [T] [thread 4410] [28.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:12.303] [bmv2] [T] [thread 4410] [28.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:12.303] [bmv2] [D] [thread 4410] [28.0] [cxt 0] Looking up key:

[15:29:12.303] [bmv2] [D] [thread 4410] [28.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:12.304] [bmv2] [D] [thread 4410] [28.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:12.304] [bmv2] [T] [thread 4410] [28.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:12.304] [bmv2] [T] [thread 4410] [28.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:12.304] [bmv2] [T] [thread 4410] [28.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:12.304] [bmv2] [T] [thread 4410] [28.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:12.304] [bmv2] [T] [thread 4410] [28.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:12.304] [bmv2] [T] [thread 4410] [28.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:12.304] [bmv2] [T] [thread 4410] [28.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:12.304] [bmv2] [T] [thread 4410] [28.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:12.305] [bmv2] [T] [thread 4410] [28.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:12.305] [bmv2] [T] [thread 4410] [28.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:12.305] [bmv2] [T] [thread 4410] [28.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:12.305] [bmv2] [T] [thread 4410] [28.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:12.305] [bmv2] [D] [thread 4410] [28.0] [cxt 0] Pipeline 'ingress': end
[15:29:12.305] [bmv2] [D] [thread 4410] [28.0] [cxt 0] Egress port is 0
[15:29:12.305] [bmv2] [D] [thread 4411] [28.0] [cxt 0] Pipeline 'egress': start
[15:29:12.305] [bmv2] [D] [thread 4411] [28.0] [cxt 0] Pipeline 'egress': end
[15:29:12.305] [bmv2] [D] [thread 4411] [28.0] [cxt 0] Deparser 'deparser': start
[15:29:12.306] [bmv2] [T] [thread 4411] [28.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:12.306] [bmv2] [D] [thread 4411] [28.0] [cxt 0] Deparsing header 'ethernet'
[15:29:12.306] [bmv2] [D] [thread 4411] [28.0] [cxt 0] Deparsing header 'int_pai'
[15:29:12.306] [bmv2] [D] [thread 4411] [28.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:12.306] [bmv2] [D] [thread 4411] [28.0] [cxt 0] Deparser 'deparser': end
[15:29:12.306] [bmv2] [D] [thread 4415] [28.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:19.213] [bmv2] [D] [thread 4410] [29.0] [cxt 0] Processing packet received on port 1
[15:29:19.213] [bmv2] [D] [thread 4410] [29.0] [cxt 0] Parser 'parser': start
[15:29:19.213] [bmv2] [D] [thread 4410] [29.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:19.213] [bmv2] [D] [thread 4410] [29.0] [cxt 0] Extracting header 'ethernet'
[15:29:19.213] [bmv2] [D] [thread 4410] [29.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:19.214] [bmv2] [T] [thread 4410] [29.0] [cxt 0] Bytes parsed: 14
[15:29:19.214] [bmv2] [D] [thread 4410] [29.0] [cxt 0] Parser 'parser': end
[15:29:19.214] [bmv2] [D] [thread 4410] [29.0] [cxt 0] Pipeline 'ingress': start
[15:29:19.214] [bmv2] [T] [thread 4410] [29.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:19.214] [bmv2] [T] [thread 4410] [29.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:19.214] [bmv2] [D] [thread 4410] [29.0] [cxt 0] Looking up key:

[15:29:19.214] [bmv2] [D] [thread 4410] [29.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:19.214] [bmv2] [D] [thread 4410] [29.0] [cxt 0] Action entry is basic169 - 
[15:29:19.214] [bmv2] [T] [thread 4410] [29.0] [cxt 0] Action basic169
[15:29:19.214] [bmv2] [T] [thread 4410] [29.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:19.215] [bmv2] [T] [thread 4410] [29.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:19.215] [bmv2] [T] [thread 4410] [29.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:19.215] [bmv2] [T] [thread 4410] [29.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:19.215] [bmv2] [T] [thread 4410] [29.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:19.215] [bmv2] [T] [thread 4410] [29.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:19.215] [bmv2] [D] [thread 4410] [29.0] [cxt 0] Looking up key:

[15:29:19.215] [bmv2] [D] [thread 4410] [29.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:19.215] [bmv2] [D] [thread 4410] [29.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:19.215] [bmv2] [T] [thread 4410] [29.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:19.215] [bmv2] [T] [thread 4410] [29.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:19.215] [bmv2] [T] [thread 4410] [29.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:19.215] [bmv2] [T] [thread 4410] [29.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:19.216] [bmv2] [T] [thread 4410] [29.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:19.216] [bmv2] [T] [thread 4410] [29.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:19.216] [bmv2] [T] [thread 4410] [29.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:19.216] [bmv2] [T] [thread 4410] [29.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:19.216] [bmv2] [T] [thread 4410] [29.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:19.216] [bmv2] [T] [thread 4410] [29.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:19.216] [bmv2] [T] [thread 4410] [29.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:19.216] [bmv2] [T] [thread 4410] [29.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:19.216] [bmv2] [D] [thread 4410] [29.0] [cxt 0] Pipeline 'ingress': end
[15:29:19.216] [bmv2] [D] [thread 4410] [29.0] [cxt 0] Egress port is 0
[15:29:19.217] [bmv2] [D] [thread 4410] [30.0] [cxt 0] Processing packet received on port 3
[15:29:19.217] [bmv2] [D] [thread 4410] [30.0] [cxt 0] Parser 'parser': start
[15:29:19.217] [bmv2] [D] [thread 4410] [30.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:19.217] [bmv2] [D] [thread 4410] [30.0] [cxt 0] Extracting header 'ethernet'
[15:29:19.217] [bmv2] [D] [thread 4411] [29.0] [cxt 0] Pipeline 'egress': start
[15:29:19.217] [bmv2] [D] [thread 4411] [29.0] [cxt 0] Pipeline 'egress': end
[15:29:19.217] [bmv2] [D] [thread 4411] [29.0] [cxt 0] Deparser 'deparser': start
[15:29:19.217] [bmv2] [T] [thread 4411] [29.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:19.217] [bmv2] [D] [thread 4411] [29.0] [cxt 0] Deparsing header 'ethernet'
[15:29:19.217] [bmv2] [D] [thread 4411] [29.0] [cxt 0] Deparsing header 'int_pai'
[15:29:19.217] [bmv2] [D] [thread 4410] [30.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:19.217] [bmv2] [T] [thread 4410] [30.0] [cxt 0] Bytes parsed: 14
[15:29:19.217] [bmv2] [D] [thread 4410] [30.0] [cxt 0] Parser 'parser': end
[15:29:19.217] [bmv2] [D] [thread 4410] [30.0] [cxt 0] Pipeline 'ingress': start
[15:29:19.218] [bmv2] [T] [thread 4410] [30.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:19.218] [bmv2] [T] [thread 4410] [30.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:19.218] [bmv2] [D] [thread 4410] [30.0] [cxt 0] Looking up key:

[15:29:19.218] [bmv2] [D] [thread 4410] [30.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:19.218] [bmv2] [D] [thread 4410] [30.0] [cxt 0] Action entry is basic169 - 
[15:29:19.218] [bmv2] [T] [thread 4410] [30.0] [cxt 0] Action basic169
[15:29:19.218] [bmv2] [T] [thread 4410] [30.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:19.218] [bmv2] [T] [thread 4410] [30.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:19.218] [bmv2] [T] [thread 4410] [30.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:19.218] [bmv2] [T] [thread 4410] [30.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:19.218] [bmv2] [T] [thread 4410] [30.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:19.218] [bmv2] [T] [thread 4410] [30.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:19.218] [bmv2] [D] [thread 4410] [30.0] [cxt 0] Looking up key:

[15:29:19.218] [bmv2] [D] [thread 4410] [30.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:19.218] [bmv2] [D] [thread 4410] [30.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:19.218] [bmv2] [T] [thread 4410] [30.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:19.218] [bmv2] [T] [thread 4410] [30.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:19.218] [bmv2] [T] [thread 4410] [30.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:19.218] [bmv2] [T] [thread 4410] [30.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:19.219] [bmv2] [T] [thread 4410] [30.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:19.219] [bmv2] [T] [thread 4410] [30.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:19.219] [bmv2] [T] [thread 4410] [30.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:19.219] [bmv2] [T] [thread 4410] [30.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:19.219] [bmv2] [T] [thread 4410] [30.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:19.219] [bmv2] [T] [thread 4410] [30.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:19.219] [bmv2] [T] [thread 4410] [30.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:19.219] [bmv2] [T] [thread 4410] [30.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:19.219] [bmv2] [D] [thread 4410] [30.0] [cxt 0] Pipeline 'ingress': end
[15:29:19.219] [bmv2] [D] [thread 4410] [30.0] [cxt 0] Egress port is 0
[15:29:19.217] [bmv2] [D] [thread 4411] [29.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:19.219] [bmv2] [D] [thread 4411] [29.0] [cxt 0] Deparser 'deparser': end
[15:29:19.219] [bmv2] [D] [thread 4411] [30.0] [cxt 0] Pipeline 'egress': start
[15:29:19.219] [bmv2] [D] [thread 4415] [29.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:19.219] [bmv2] [D] [thread 4411] [30.0] [cxt 0] Pipeline 'egress': end
[15:29:19.219] [bmv2] [D] [thread 4411] [30.0] [cxt 0] Deparser 'deparser': start
[15:29:19.219] [bmv2] [T] [thread 4411] [30.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:19.219] [bmv2] [D] [thread 4411] [30.0] [cxt 0] Deparsing header 'ethernet'
[15:29:19.219] [bmv2] [D] [thread 4411] [30.0] [cxt 0] Deparsing header 'int_pai'
[15:29:19.219] [bmv2] [D] [thread 4411] [30.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:19.220] [bmv2] [D] [thread 4411] [30.0] [cxt 0] Deparser 'deparser': end
[15:29:19.220] [bmv2] [D] [thread 4415] [30.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:19.466] [bmv2] [D] [thread 4410] [31.0] [cxt 0] Processing packet received on port 2
[15:29:19.466] [bmv2] [D] [thread 4410] [31.0] [cxt 0] Parser 'parser': start
[15:29:19.467] [bmv2] [D] [thread 4410] [31.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:19.467] [bmv2] [D] [thread 4410] [31.0] [cxt 0] Extracting header 'ethernet'
[15:29:19.468] [bmv2] [D] [thread 4410] [31.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:19.468] [bmv2] [T] [thread 4410] [31.0] [cxt 0] Bytes parsed: 14
[15:29:19.468] [bmv2] [D] [thread 4410] [31.0] [cxt 0] Parser 'parser': end
[15:29:19.468] [bmv2] [D] [thread 4410] [31.0] [cxt 0] Pipeline 'ingress': start
[15:29:19.468] [bmv2] [T] [thread 4410] [31.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:19.469] [bmv2] [T] [thread 4410] [31.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:19.469] [bmv2] [D] [thread 4410] [31.0] [cxt 0] Looking up key:

[15:29:19.469] [bmv2] [D] [thread 4410] [31.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:19.469] [bmv2] [D] [thread 4410] [31.0] [cxt 0] Action entry is basic169 - 
[15:29:19.469] [bmv2] [T] [thread 4410] [31.0] [cxt 0] Action basic169
[15:29:19.469] [bmv2] [T] [thread 4410] [31.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:19.469] [bmv2] [T] [thread 4410] [31.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:19.469] [bmv2] [T] [thread 4410] [31.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:19.470] [bmv2] [T] [thread 4410] [31.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:19.470] [bmv2] [T] [thread 4410] [31.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:19.470] [bmv2] [T] [thread 4410] [31.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:19.470] [bmv2] [D] [thread 4410] [31.0] [cxt 0] Looking up key:

[15:29:19.470] [bmv2] [D] [thread 4410] [31.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:19.470] [bmv2] [D] [thread 4410] [31.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:19.470] [bmv2] [T] [thread 4410] [31.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:19.470] [bmv2] [T] [thread 4410] [31.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:19.470] [bmv2] [T] [thread 4410] [31.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:19.471] [bmv2] [T] [thread 4410] [31.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:19.471] [bmv2] [T] [thread 4410] [31.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:19.471] [bmv2] [T] [thread 4410] [31.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:19.471] [bmv2] [T] [thread 4410] [31.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:19.471] [bmv2] [T] [thread 4410] [31.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:19.471] [bmv2] [T] [thread 4410] [31.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:19.471] [bmv2] [T] [thread 4410] [31.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:19.471] [bmv2] [T] [thread 4410] [31.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:19.471] [bmv2] [T] [thread 4410] [31.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:19.471] [bmv2] [D] [thread 4410] [31.0] [cxt 0] Pipeline 'ingress': end
[15:29:19.471] [bmv2] [D] [thread 4410] [31.0] [cxt 0] Egress port is 0
[15:29:19.472] [bmv2] [D] [thread 4411] [31.0] [cxt 0] Pipeline 'egress': start
[15:29:19.472] [bmv2] [D] [thread 4411] [31.0] [cxt 0] Pipeline 'egress': end
[15:29:19.472] [bmv2] [D] [thread 4411] [31.0] [cxt 0] Deparser 'deparser': start
[15:29:19.472] [bmv2] [T] [thread 4411] [31.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:19.472] [bmv2] [D] [thread 4411] [31.0] [cxt 0] Deparsing header 'ethernet'
[15:29:19.472] [bmv2] [D] [thread 4411] [31.0] [cxt 0] Deparsing header 'int_pai'
[15:29:19.472] [bmv2] [D] [thread 4411] [31.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:19.472] [bmv2] [D] [thread 4411] [31.0] [cxt 0] Deparser 'deparser': end
[15:29:19.472] [bmv2] [D] [thread 4415] [31.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:20.494] [bmv2] [D] [thread 4410] [32.0] [cxt 0] Processing packet received on port 3
[15:29:20.495] [bmv2] [D] [thread 4410] [32.0] [cxt 0] Parser 'parser': start
[15:29:20.496] [bmv2] [D] [thread 4410] [32.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:20.497] [bmv2] [D] [thread 4410] [32.0] [cxt 0] Extracting header 'ethernet'
[15:29:20.497] [bmv2] [D] [thread 4410] [32.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:20.498] [bmv2] [T] [thread 4410] [32.0] [cxt 0] Bytes parsed: 14
[15:29:20.498] [bmv2] [D] [thread 4410] [32.0] [cxt 0] Parser 'parser': end
[15:29:20.499] [bmv2] [D] [thread 4410] [32.0] [cxt 0] Pipeline 'ingress': start
[15:29:20.499] [bmv2] [T] [thread 4410] [32.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:20.500] [bmv2] [T] [thread 4410] [32.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:20.500] [bmv2] [D] [thread 4410] [32.0] [cxt 0] Looking up key:

[15:29:20.500] [bmv2] [D] [thread 4410] [32.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:20.500] [bmv2] [D] [thread 4410] [32.0] [cxt 0] Action entry is basic169 - 
[15:29:20.500] [bmv2] [T] [thread 4410] [32.0] [cxt 0] Action basic169
[15:29:20.500] [bmv2] [T] [thread 4410] [32.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:20.501] [bmv2] [T] [thread 4410] [32.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:20.501] [bmv2] [T] [thread 4410] [32.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:20.501] [bmv2] [T] [thread 4410] [32.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:20.501] [bmv2] [T] [thread 4410] [32.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:20.502] [bmv2] [T] [thread 4410] [32.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:20.502] [bmv2] [D] [thread 4410] [32.0] [cxt 0] Looking up key:

[15:29:20.502] [bmv2] [D] [thread 4410] [32.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:20.502] [bmv2] [D] [thread 4410] [32.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:20.502] [bmv2] [T] [thread 4410] [32.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:20.502] [bmv2] [T] [thread 4410] [32.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:20.502] [bmv2] [T] [thread 4410] [32.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:20.502] [bmv2] [T] [thread 4410] [32.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:20.502] [bmv2] [T] [thread 4410] [32.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:20.502] [bmv2] [T] [thread 4410] [32.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:20.502] [bmv2] [T] [thread 4410] [32.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:20.503] [bmv2] [T] [thread 4410] [32.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:20.503] [bmv2] [T] [thread 4410] [32.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:20.503] [bmv2] [T] [thread 4410] [32.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:20.503] [bmv2] [T] [thread 4410] [32.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:20.503] [bmv2] [T] [thread 4410] [32.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:20.503] [bmv2] [D] [thread 4410] [32.0] [cxt 0] Pipeline 'ingress': end
[15:29:20.503] [bmv2] [D] [thread 4410] [32.0] [cxt 0] Egress port is 0
[15:29:20.503] [bmv2] [D] [thread 4411] [32.0] [cxt 0] Pipeline 'egress': start
[15:29:20.503] [bmv2] [D] [thread 4411] [32.0] [cxt 0] Pipeline 'egress': end
[15:29:20.503] [bmv2] [D] [thread 4411] [32.0] [cxt 0] Deparser 'deparser': start
[15:29:20.503] [bmv2] [T] [thread 4411] [32.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:20.503] [bmv2] [D] [thread 4411] [32.0] [cxt 0] Deparsing header 'ethernet'
[15:29:20.504] [bmv2] [D] [thread 4411] [32.0] [cxt 0] Deparsing header 'int_pai'
[15:29:20.504] [bmv2] [D] [thread 4411] [32.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:20.504] [bmv2] [D] [thread 4411] [32.0] [cxt 0] Deparser 'deparser': end
[15:29:20.504] [bmv2] [D] [thread 4415] [32.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:20.749] [bmv2] [D] [thread 4410] [33.0] [cxt 0] Processing packet received on port 2
[15:29:20.749] [bmv2] [D] [thread 4410] [33.0] [cxt 0] Parser 'parser': start
[15:29:20.750] [bmv2] [D] [thread 4410] [33.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:20.750] [bmv2] [D] [thread 4410] [33.0] [cxt 0] Extracting header 'ethernet'
[15:29:20.751] [bmv2] [D] [thread 4410] [33.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:20.751] [bmv2] [T] [thread 4410] [33.0] [cxt 0] Bytes parsed: 14
[15:29:20.752] [bmv2] [D] [thread 4410] [33.0] [cxt 0] Parser 'parser': end
[15:29:20.752] [bmv2] [D] [thread 4410] [33.0] [cxt 0] Pipeline 'ingress': start
[15:29:20.752] [bmv2] [T] [thread 4410] [33.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:20.753] [bmv2] [T] [thread 4410] [33.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:20.753] [bmv2] [D] [thread 4410] [33.0] [cxt 0] Looking up key:

[15:29:20.753] [bmv2] [D] [thread 4410] [33.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:20.753] [bmv2] [D] [thread 4410] [33.0] [cxt 0] Action entry is basic169 - 
[15:29:20.754] [bmv2] [T] [thread 4410] [33.0] [cxt 0] Action basic169
[15:29:20.754] [bmv2] [T] [thread 4410] [33.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:20.754] [bmv2] [T] [thread 4410] [33.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:20.754] [bmv2] [T] [thread 4410] [33.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:20.754] [bmv2] [T] [thread 4410] [33.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:20.754] [bmv2] [T] [thread 4410] [33.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:20.754] [bmv2] [T] [thread 4410] [33.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:20.754] [bmv2] [D] [thread 4410] [33.0] [cxt 0] Looking up key:

[15:29:20.754] [bmv2] [D] [thread 4410] [33.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:20.754] [bmv2] [D] [thread 4410] [33.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:20.755] [bmv2] [T] [thread 4410] [33.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:20.755] [bmv2] [T] [thread 4410] [33.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:20.755] [bmv2] [T] [thread 4410] [33.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:20.755] [bmv2] [T] [thread 4410] [33.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:20.755] [bmv2] [T] [thread 4410] [33.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:20.755] [bmv2] [T] [thread 4410] [33.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:20.755] [bmv2] [T] [thread 4410] [33.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:20.755] [bmv2] [T] [thread 4410] [33.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:20.755] [bmv2] [T] [thread 4410] [33.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:20.755] [bmv2] [T] [thread 4410] [33.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:20.755] [bmv2] [T] [thread 4410] [33.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:20.755] [bmv2] [T] [thread 4410] [33.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:20.755] [bmv2] [D] [thread 4410] [33.0] [cxt 0] Pipeline 'ingress': end
[15:29:20.756] [bmv2] [D] [thread 4410] [33.0] [cxt 0] Egress port is 0
[15:29:20.756] [bmv2] [D] [thread 4411] [33.0] [cxt 0] Pipeline 'egress': start
[15:29:20.756] [bmv2] [D] [thread 4411] [33.0] [cxt 0] Pipeline 'egress': end
[15:29:20.756] [bmv2] [D] [thread 4411] [33.0] [cxt 0] Deparser 'deparser': start
[15:29:20.756] [bmv2] [T] [thread 4411] [33.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:20.756] [bmv2] [D] [thread 4411] [33.0] [cxt 0] Deparsing header 'ethernet'
[15:29:20.756] [bmv2] [D] [thread 4411] [33.0] [cxt 0] Deparsing header 'int_pai'
[15:29:20.756] [bmv2] [D] [thread 4411] [33.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:20.756] [bmv2] [D] [thread 4411] [33.0] [cxt 0] Deparser 'deparser': end
[15:29:20.756] [bmv2] [D] [thread 4415] [33.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:26.366] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Processing packet received on port 1
[15:29:26.366] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Parser 'parser': start
[15:29:26.367] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:26.367] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Extracting header 'ethernet'
[15:29:26.367] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Parser state 'start': key is 0800
[15:29:26.368] [bmv2] [T] [thread 4410] [34.0] [cxt 0] Bytes parsed: 14
[15:29:26.368] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[15:29:26.368] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Extracting header 'ipv4'
[15:29:26.368] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[15:29:26.368] [bmv2] [T] [thread 4410] [34.0] [cxt 0] Bytes parsed: 34
[15:29:26.368] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Parser 'parser': end
[15:29:26.368] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Pipeline 'ingress': start
[15:29:26.368] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:26.368] [bmv2] [T] [thread 4410] [34.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:26.369] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Looking up key:

[15:29:26.369] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:26.369] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Action entry is basic169 - 
[15:29:26.369] [bmv2] [T] [thread 4410] [34.0] [cxt 0] Action basic169
[15:29:26.369] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:26.369] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:26.369] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:26.369] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:26.369] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:26.369] [bmv2] [T] [thread 4410] [34.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:26.369] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Looking up key:

[15:29:26.370] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:26.370] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:26.370] [bmv2] [T] [thread 4410] [34.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:26.370] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:26.370] [bmv2] [T] [thread 4410] [34.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:26.370] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:26.370] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:26.370] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:26.370] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:26.370] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:26.370] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:26.370] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:26.370] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:26.370] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is true
[15:29:26.370] [bmv2] [T] [thread 4410] [34.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[15:29:26.370] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000202

[15:29:26.370] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 1
[15:29:26.370] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000200,2,

[15:29:26.370] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Action entry is MyIngress.ipv4_forward - 80000000200,2,
[15:29:26.370] [bmv2] [T] [thread 4410] [34.0] [cxt 0] Action MyIngress.ipv4_forward
[15:29:26.370] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(132) Primitive standard_metadata.egress_spec = port
[15:29:26.370] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(133) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[15:29:26.370] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(134) Primitive hdr.ethernet.dstAddr = dstAddr
[15:29:26.370] [bmv2] [T] [thread 4410] [34.0] [cxt 0] basic.p4(135) Primitive hdr.ipv4.ttl = hdr.ipv4.ttl - 1
[15:29:26.370] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Pipeline 'ingress': end
[15:29:26.370] [bmv2] [D] [thread 4410] [34.0] [cxt 0] Egress port is 2
[15:29:26.371] [bmv2] [D] [thread 4413] [34.0] [cxt 0] Pipeline 'egress': start
[15:29:26.371] [bmv2] [D] [thread 4413] [34.0] [cxt 0] Pipeline 'egress': end
[15:29:26.371] [bmv2] [D] [thread 4413] [34.0] [cxt 0] Deparser 'deparser': start
[15:29:26.371] [bmv2] [D] [thread 4413] [34.0] [cxt 0] Updating checksum 'cksum'
[15:29:26.371] [bmv2] [D] [thread 4413] [34.0] [cxt 0] Deparsing header 'ethernet'
[15:29:26.371] [bmv2] [D] [thread 4413] [34.0] [cxt 0] Deparsing header 'int_pai'
[15:29:26.371] [bmv2] [D] [thread 4413] [34.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:26.371] [bmv2] [D] [thread 4413] [34.0] [cxt 0] Deparsing header 'ipv4'
[15:29:26.371] [bmv2] [D] [thread 4413] [34.0] [cxt 0] Deparser 'deparser': end
[15:29:26.371] [bmv2] [D] [thread 4415] [34.0] [cxt 0] Transmitting packet of size 82 out of port 2
[15:29:33.546] [bmv2] [D] [thread 4410] [35.0] [cxt 0] Processing packet received on port 1
[15:29:33.547] [bmv2] [D] [thread 4410] [35.0] [cxt 0] Parser 'parser': start
[15:29:33.548] [bmv2] [D] [thread 4410] [35.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:33.549] [bmv2] [D] [thread 4410] [35.0] [cxt 0] Extracting header 'ethernet'
[15:29:33.549] [bmv2] [D] [thread 4410] [35.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:33.550] [bmv2] [T] [thread 4410] [35.0] [cxt 0] Bytes parsed: 14
[15:29:33.550] [bmv2] [D] [thread 4410] [35.0] [cxt 0] Parser 'parser': end
[15:29:33.551] [bmv2] [D] [thread 4410] [35.0] [cxt 0] Pipeline 'ingress': start
[15:29:33.551] [bmv2] [T] [thread 4410] [35.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:33.551] [bmv2] [T] [thread 4410] [35.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:33.552] [bmv2] [D] [thread 4410] [35.0] [cxt 0] Looking up key:

[15:29:33.552] [bmv2] [D] [thread 4410] [35.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:33.552] [bmv2] [D] [thread 4410] [35.0] [cxt 0] Action entry is basic169 - 
[15:29:33.552] [bmv2] [T] [thread 4410] [35.0] [cxt 0] Action basic169
[15:29:33.552] [bmv2] [T] [thread 4410] [35.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:33.552] [bmv2] [T] [thread 4410] [35.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:33.552] [bmv2] [T] [thread 4410] [35.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:33.552] [bmv2] [T] [thread 4410] [35.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:33.552] [bmv2] [T] [thread 4410] [35.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:33.552] [bmv2] [T] [thread 4410] [35.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:33.553] [bmv2] [D] [thread 4410] [35.0] [cxt 0] Looking up key:

[15:29:33.553] [bmv2] [D] [thread 4410] [35.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:33.553] [bmv2] [D] [thread 4410] [35.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:33.553] [bmv2] [T] [thread 4410] [35.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:33.553] [bmv2] [T] [thread 4410] [35.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:33.553] [bmv2] [T] [thread 4410] [35.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:33.553] [bmv2] [T] [thread 4410] [35.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:33.553] [bmv2] [T] [thread 4410] [35.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:33.553] [bmv2] [T] [thread 4410] [35.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:33.553] [bmv2] [T] [thread 4410] [35.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:33.553] [bmv2] [T] [thread 4410] [35.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:33.553] [bmv2] [T] [thread 4410] [35.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:33.553] [bmv2] [T] [thread 4410] [35.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:33.553] [bmv2] [T] [thread 4410] [35.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:33.553] [bmv2] [T] [thread 4410] [35.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:33.554] [bmv2] [D] [thread 4410] [35.0] [cxt 0] Pipeline 'ingress': end
[15:29:33.554] [bmv2] [D] [thread 4410] [35.0] [cxt 0] Egress port is 0
[15:29:33.554] [bmv2] [D] [thread 4411] [35.0] [cxt 0] Pipeline 'egress': start
[15:29:33.554] [bmv2] [D] [thread 4411] [35.0] [cxt 0] Pipeline 'egress': end
[15:29:33.554] [bmv2] [D] [thread 4411] [35.0] [cxt 0] Deparser 'deparser': start
[15:29:33.554] [bmv2] [T] [thread 4411] [35.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:33.554] [bmv2] [D] [thread 4411] [35.0] [cxt 0] Deparsing header 'ethernet'
[15:29:33.554] [bmv2] [D] [thread 4411] [35.0] [cxt 0] Deparsing header 'int_pai'
[15:29:33.554] [bmv2] [D] [thread 4411] [35.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:33.554] [bmv2] [D] [thread 4411] [35.0] [cxt 0] Deparser 'deparser': end
[15:29:33.554] [bmv2] [D] [thread 4415] [35.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:34.058] [bmv2] [D] [thread 4410] [36.0] [cxt 0] Processing packet received on port 3
[15:29:34.058] [bmv2] [D] [thread 4410] [36.0] [cxt 0] Parser 'parser': start
[15:29:34.059] [bmv2] [D] [thread 4410] [36.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:34.060] [bmv2] [D] [thread 4410] [36.0] [cxt 0] Extracting header 'ethernet'
[15:29:34.060] [bmv2] [D] [thread 4410] [36.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:34.061] [bmv2] [T] [thread 4410] [36.0] [cxt 0] Bytes parsed: 14
[15:29:34.061] [bmv2] [D] [thread 4410] [36.0] [cxt 0] Parser 'parser': end
[15:29:34.061] [bmv2] [D] [thread 4410] [36.0] [cxt 0] Pipeline 'ingress': start
[15:29:34.062] [bmv2] [T] [thread 4410] [36.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:34.062] [bmv2] [T] [thread 4410] [36.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:34.062] [bmv2] [D] [thread 4410] [36.0] [cxt 0] Looking up key:

[15:29:34.063] [bmv2] [D] [thread 4410] [36.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:34.063] [bmv2] [D] [thread 4410] [36.0] [cxt 0] Action entry is basic169 - 
[15:29:34.063] [bmv2] [T] [thread 4410] [36.0] [cxt 0] Action basic169
[15:29:34.063] [bmv2] [T] [thread 4410] [36.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:34.064] [bmv2] [T] [thread 4410] [36.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:34.064] [bmv2] [T] [thread 4410] [36.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:34.064] [bmv2] [T] [thread 4410] [36.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:34.064] [bmv2] [T] [thread 4410] [36.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:34.064] [bmv2] [T] [thread 4410] [36.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:34.064] [bmv2] [D] [thread 4410] [36.0] [cxt 0] Looking up key:

[15:29:34.064] [bmv2] [D] [thread 4410] [36.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:34.064] [bmv2] [D] [thread 4410] [36.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:34.064] [bmv2] [T] [thread 4410] [36.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:34.064] [bmv2] [T] [thread 4410] [36.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:34.064] [bmv2] [T] [thread 4410] [36.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:34.064] [bmv2] [T] [thread 4410] [36.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:34.064] [bmv2] [T] [thread 4410] [36.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:34.064] [bmv2] [T] [thread 4410] [36.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:34.064] [bmv2] [T] [thread 4410] [36.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:34.065] [bmv2] [T] [thread 4410] [36.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:34.065] [bmv2] [T] [thread 4410] [36.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:34.065] [bmv2] [T] [thread 4410] [36.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:34.065] [bmv2] [T] [thread 4410] [36.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:34.065] [bmv2] [T] [thread 4410] [36.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:34.065] [bmv2] [D] [thread 4410] [36.0] [cxt 0] Pipeline 'ingress': end
[15:29:34.065] [bmv2] [D] [thread 4410] [36.0] [cxt 0] Egress port is 0
[15:29:34.065] [bmv2] [D] [thread 4411] [36.0] [cxt 0] Pipeline 'egress': start
[15:29:34.065] [bmv2] [D] [thread 4411] [36.0] [cxt 0] Pipeline 'egress': end
[15:29:34.065] [bmv2] [D] [thread 4411] [36.0] [cxt 0] Deparser 'deparser': start
[15:29:34.065] [bmv2] [T] [thread 4411] [36.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:34.065] [bmv2] [D] [thread 4411] [36.0] [cxt 0] Deparsing header 'ethernet'
[15:29:34.066] [bmv2] [D] [thread 4411] [36.0] [cxt 0] Deparsing header 'int_pai'
[15:29:34.066] [bmv2] [D] [thread 4411] [36.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:34.066] [bmv2] [D] [thread 4411] [36.0] [cxt 0] Deparser 'deparser': end
[15:29:34.066] [bmv2] [D] [thread 4415] [36.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:34.827] [bmv2] [D] [thread 4410] [37.0] [cxt 0] Processing packet received on port 2
[15:29:34.828] [bmv2] [D] [thread 4410] [37.0] [cxt 0] Parser 'parser': start
[15:29:34.828] [bmv2] [D] [thread 4410] [37.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:34.828] [bmv2] [D] [thread 4410] [37.0] [cxt 0] Extracting header 'ethernet'
[15:29:34.829] [bmv2] [D] [thread 4410] [37.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:34.829] [bmv2] [T] [thread 4410] [37.0] [cxt 0] Bytes parsed: 14
[15:29:34.829] [bmv2] [D] [thread 4410] [37.0] [cxt 0] Parser 'parser': end
[15:29:34.830] [bmv2] [D] [thread 4410] [37.0] [cxt 0] Pipeline 'ingress': start
[15:29:34.830] [bmv2] [T] [thread 4410] [37.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:34.832] [bmv2] [T] [thread 4410] [37.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:34.832] [bmv2] [D] [thread 4410] [37.0] [cxt 0] Looking up key:

[15:29:34.833] [bmv2] [D] [thread 4410] [37.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:34.833] [bmv2] [D] [thread 4410] [37.0] [cxt 0] Action entry is basic169 - 
[15:29:34.833] [bmv2] [T] [thread 4410] [37.0] [cxt 0] Action basic169
[15:29:34.833] [bmv2] [T] [thread 4410] [37.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:34.833] [bmv2] [T] [thread 4410] [37.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:34.833] [bmv2] [T] [thread 4410] [37.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:34.833] [bmv2] [T] [thread 4410] [37.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:34.834] [bmv2] [T] [thread 4410] [37.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:34.834] [bmv2] [T] [thread 4410] [37.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:34.834] [bmv2] [D] [thread 4410] [37.0] [cxt 0] Looking up key:

[15:29:34.834] [bmv2] [D] [thread 4410] [37.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:34.834] [bmv2] [D] [thread 4410] [37.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:34.834] [bmv2] [T] [thread 4410] [37.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:34.834] [bmv2] [T] [thread 4410] [37.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:34.834] [bmv2] [T] [thread 4410] [37.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:34.834] [bmv2] [T] [thread 4410] [37.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:34.834] [bmv2] [T] [thread 4410] [37.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:34.834] [bmv2] [T] [thread 4410] [37.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:34.834] [bmv2] [T] [thread 4410] [37.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:34.834] [bmv2] [T] [thread 4410] [37.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:34.834] [bmv2] [T] [thread 4410] [37.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:34.834] [bmv2] [T] [thread 4410] [37.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:34.834] [bmv2] [T] [thread 4410] [37.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:34.834] [bmv2] [T] [thread 4410] [37.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:34.834] [bmv2] [D] [thread 4410] [37.0] [cxt 0] Pipeline 'ingress': end
[15:29:34.834] [bmv2] [D] [thread 4410] [37.0] [cxt 0] Egress port is 0
[15:29:34.835] [bmv2] [D] [thread 4411] [37.0] [cxt 0] Pipeline 'egress': start
[15:29:34.835] [bmv2] [D] [thread 4411] [37.0] [cxt 0] Pipeline 'egress': end
[15:29:34.835] [bmv2] [D] [thread 4411] [37.0] [cxt 0] Deparser 'deparser': start
[15:29:34.835] [bmv2] [T] [thread 4411] [37.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:34.835] [bmv2] [D] [thread 4411] [37.0] [cxt 0] Deparsing header 'ethernet'
[15:29:34.835] [bmv2] [D] [thread 4411] [37.0] [cxt 0] Deparsing header 'int_pai'
[15:29:34.835] [bmv2] [D] [thread 4411] [37.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:34.835] [bmv2] [D] [thread 4411] [37.0] [cxt 0] Deparser 'deparser': end
[15:29:34.835] [bmv2] [D] [thread 4415] [37.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:36.618] [bmv2] [D] [thread 4410] [38.0] [cxt 0] Processing packet received on port 2
[15:29:36.618] [bmv2] [D] [thread 4410] [38.0] [cxt 0] Parser 'parser': start
[15:29:36.618] [bmv2] [D] [thread 4410] [38.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:36.619] [bmv2] [D] [thread 4410] [38.0] [cxt 0] Extracting header 'ethernet'
[15:29:36.619] [bmv2] [D] [thread 4410] [38.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:36.619] [bmv2] [T] [thread 4410] [38.0] [cxt 0] Bytes parsed: 14
[15:29:36.620] [bmv2] [D] [thread 4410] [38.0] [cxt 0] Parser 'parser': end
[15:29:36.620] [bmv2] [D] [thread 4410] [38.0] [cxt 0] Pipeline 'ingress': start
[15:29:36.620] [bmv2] [T] [thread 4410] [38.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:36.620] [bmv2] [T] [thread 4410] [38.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:36.620] [bmv2] [D] [thread 4410] [38.0] [cxt 0] Looking up key:

[15:29:36.620] [bmv2] [D] [thread 4410] [38.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:36.620] [bmv2] [D] [thread 4410] [38.0] [cxt 0] Action entry is basic169 - 
[15:29:36.620] [bmv2] [T] [thread 4410] [38.0] [cxt 0] Action basic169
[15:29:36.621] [bmv2] [T] [thread 4410] [38.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:36.621] [bmv2] [T] [thread 4410] [38.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:36.621] [bmv2] [T] [thread 4410] [38.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:36.621] [bmv2] [T] [thread 4410] [38.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:36.621] [bmv2] [T] [thread 4410] [38.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:36.621] [bmv2] [T] [thread 4410] [38.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:36.621] [bmv2] [D] [thread 4410] [38.0] [cxt 0] Looking up key:

[15:29:36.621] [bmv2] [D] [thread 4410] [38.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:36.621] [bmv2] [D] [thread 4410] [38.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:36.621] [bmv2] [T] [thread 4410] [38.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:36.621] [bmv2] [T] [thread 4410] [38.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:36.621] [bmv2] [T] [thread 4410] [38.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:36.621] [bmv2] [T] [thread 4410] [38.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:36.621] [bmv2] [T] [thread 4410] [38.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:36.621] [bmv2] [T] [thread 4410] [38.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:36.621] [bmv2] [T] [thread 4410] [38.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:36.621] [bmv2] [T] [thread 4410] [38.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:36.621] [bmv2] [T] [thread 4410] [38.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:36.621] [bmv2] [T] [thread 4410] [38.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:36.621] [bmv2] [T] [thread 4410] [38.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:36.621] [bmv2] [T] [thread 4410] [38.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:36.621] [bmv2] [D] [thread 4410] [38.0] [cxt 0] Pipeline 'ingress': end
[15:29:36.621] [bmv2] [D] [thread 4410] [38.0] [cxt 0] Egress port is 0
[15:29:36.621] [bmv2] [D] [thread 4411] [38.0] [cxt 0] Pipeline 'egress': start
[15:29:36.621] [bmv2] [D] [thread 4411] [38.0] [cxt 0] Pipeline 'egress': end
[15:29:36.621] [bmv2] [D] [thread 4411] [38.0] [cxt 0] Deparser 'deparser': start
[15:29:36.622] [bmv2] [T] [thread 4411] [38.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:36.622] [bmv2] [D] [thread 4411] [38.0] [cxt 0] Deparsing header 'ethernet'
[15:29:36.622] [bmv2] [D] [thread 4411] [38.0] [cxt 0] Deparsing header 'int_pai'
[15:29:36.622] [bmv2] [D] [thread 4411] [38.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:36.622] [bmv2] [D] [thread 4411] [38.0] [cxt 0] Deparser 'deparser': end
[15:29:36.622] [bmv2] [D] [thread 4415] [38.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:37.898] [bmv2] [D] [thread 4410] [39.0] [cxt 0] Processing packet received on port 3
[15:29:37.898] [bmv2] [D] [thread 4410] [39.0] [cxt 0] Parser 'parser': start
[15:29:37.898] [bmv2] [D] [thread 4410] [39.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:37.899] [bmv2] [D] [thread 4410] [39.0] [cxt 0] Extracting header 'ethernet'
[15:29:37.900] [bmv2] [D] [thread 4410] [39.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:37.900] [bmv2] [T] [thread 4410] [39.0] [cxt 0] Bytes parsed: 14
[15:29:37.900] [bmv2] [D] [thread 4410] [39.0] [cxt 0] Parser 'parser': end
[15:29:37.900] [bmv2] [D] [thread 4410] [39.0] [cxt 0] Pipeline 'ingress': start
[15:29:37.900] [bmv2] [T] [thread 4410] [39.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:37.900] [bmv2] [T] [thread 4410] [39.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:37.900] [bmv2] [D] [thread 4410] [39.0] [cxt 0] Looking up key:

[15:29:37.901] [bmv2] [D] [thread 4410] [39.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:37.901] [bmv2] [D] [thread 4410] [39.0] [cxt 0] Action entry is basic169 - 
[15:29:37.901] [bmv2] [T] [thread 4410] [39.0] [cxt 0] Action basic169
[15:29:37.901] [bmv2] [T] [thread 4410] [39.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:37.901] [bmv2] [T] [thread 4410] [39.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:37.901] [bmv2] [T] [thread 4410] [39.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:37.901] [bmv2] [T] [thread 4410] [39.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:37.901] [bmv2] [T] [thread 4410] [39.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:37.901] [bmv2] [T] [thread 4410] [39.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:37.901] [bmv2] [D] [thread 4410] [39.0] [cxt 0] Looking up key:

[15:29:37.901] [bmv2] [D] [thread 4410] [39.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:37.901] [bmv2] [D] [thread 4410] [39.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:37.901] [bmv2] [T] [thread 4410] [39.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:37.901] [bmv2] [T] [thread 4410] [39.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:37.902] [bmv2] [T] [thread 4410] [39.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:37.902] [bmv2] [T] [thread 4410] [39.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:37.902] [bmv2] [T] [thread 4410] [39.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:37.902] [bmv2] [T] [thread 4410] [39.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:37.902] [bmv2] [T] [thread 4410] [39.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:37.902] [bmv2] [T] [thread 4410] [39.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:37.902] [bmv2] [T] [thread 4410] [39.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:37.902] [bmv2] [T] [thread 4410] [39.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:37.902] [bmv2] [T] [thread 4410] [39.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:37.902] [bmv2] [T] [thread 4410] [39.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:37.902] [bmv2] [D] [thread 4410] [39.0] [cxt 0] Pipeline 'ingress': end
[15:29:37.902] [bmv2] [D] [thread 4410] [39.0] [cxt 0] Egress port is 0
[15:29:37.903] [bmv2] [D] [thread 4411] [39.0] [cxt 0] Pipeline 'egress': start
[15:29:37.903] [bmv2] [D] [thread 4411] [39.0] [cxt 0] Pipeline 'egress': end
[15:29:37.903] [bmv2] [D] [thread 4411] [39.0] [cxt 0] Deparser 'deparser': start
[15:29:37.903] [bmv2] [T] [thread 4411] [39.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:37.903] [bmv2] [D] [thread 4411] [39.0] [cxt 0] Deparsing header 'ethernet'
[15:29:37.903] [bmv2] [D] [thread 4411] [39.0] [cxt 0] Deparsing header 'int_pai'
[15:29:37.903] [bmv2] [D] [thread 4411] [39.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:37.904] [bmv2] [D] [thread 4411] [39.0] [cxt 0] Deparser 'deparser': end
[15:29:37.904] [bmv2] [D] [thread 4415] [39.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:30:02.477] [bmv2] [D] [thread 4410] [40.0] [cxt 0] Processing packet received on port 1
[15:30:02.478] [bmv2] [D] [thread 4410] [40.0] [cxt 0] Parser 'parser': start
[15:30:02.478] [bmv2] [D] [thread 4410] [40.0] [cxt 0] Parser 'parser' entering state 'start'
[15:30:02.478] [bmv2] [D] [thread 4410] [40.0] [cxt 0] Extracting header 'ethernet'
[15:30:02.478] [bmv2] [D] [thread 4410] [40.0] [cxt 0] Parser state 'start': key is 86dd
[15:30:02.478] [bmv2] [T] [thread 4410] [40.0] [cxt 0] Bytes parsed: 14
[15:30:02.479] [bmv2] [D] [thread 4410] [40.0] [cxt 0] Parser 'parser': end
[15:30:02.479] [bmv2] [D] [thread 4410] [40.0] [cxt 0] Pipeline 'ingress': start
[15:30:02.480] [bmv2] [T] [thread 4410] [40.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:30:02.481] [bmv2] [T] [thread 4410] [40.0] [cxt 0] Applying table 'tbl_basic169'
[15:30:02.481] [bmv2] [D] [thread 4410] [40.0] [cxt 0] Looking up key:

[15:30:02.481] [bmv2] [D] [thread 4410] [40.0] [cxt 0] Table 'tbl_basic169': miss
[15:30:02.481] [bmv2] [D] [thread 4410] [40.0] [cxt 0] Action entry is basic169 - 
[15:30:02.481] [bmv2] [T] [thread 4410] [40.0] [cxt 0] Action basic169
[15:30:02.482] [bmv2] [T] [thread 4410] [40.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:30:02.482] [bmv2] [T] [thread 4410] [40.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:30:02.483] [bmv2] [T] [thread 4410] [40.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:30:02.483] [bmv2] [T] [thread 4410] [40.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:30:02.484] [bmv2] [T] [thread 4410] [40.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:30:02.484] [bmv2] [T] [thread 4410] [40.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:30:02.485] [bmv2] [D] [thread 4410] [40.0] [cxt 0] Looking up key:

[15:30:02.486] [bmv2] [D] [thread 4410] [40.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:30:02.486] [bmv2] [D] [thread 4410] [40.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:30:02.487] [bmv2] [T] [thread 4410] [40.0] [cxt 0] Action MyIngress.add_int_filho
[15:30:02.487] [bmv2] [T] [thread 4410] [40.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:30:02.488] [bmv2] [T] [thread 4410] [40.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:30:02.488] [bmv2] [T] [thread 4410] [40.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:30:02.489] [bmv2] [T] [thread 4410] [40.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:30:02.489] [bmv2] [T] [thread 4410] [40.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:30:02.489] [bmv2] [T] [thread 4410] [40.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:30:02.489] [bmv2] [T] [thread 4410] [40.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:30:02.490] [bmv2] [T] [thread 4410] [40.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:30:02.490] [bmv2] [T] [thread 4410] [40.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:30:02.491] [bmv2] [T] [thread 4410] [40.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:30:02.491] [bmv2] [T] [thread 4410] [40.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:30:02.492] [bmv2] [D] [thread 4410] [40.0] [cxt 0] Pipeline 'ingress': end
[15:30:02.492] [bmv2] [D] [thread 4410] [40.0] [cxt 0] Egress port is 0
[15:30:02.493] [bmv2] [D] [thread 4411] [40.0] [cxt 0] Pipeline 'egress': start
[15:30:02.493] [bmv2] [D] [thread 4411] [40.0] [cxt 0] Pipeline 'egress': end
[15:30:02.493] [bmv2] [D] [thread 4411] [40.0] [cxt 0] Deparser 'deparser': start
[15:30:02.493] [bmv2] [T] [thread 4411] [40.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:30:02.493] [bmv2] [D] [thread 4411] [40.0] [cxt 0] Deparsing header 'ethernet'
[15:30:02.493] [bmv2] [D] [thread 4411] [40.0] [cxt 0] Deparsing header 'int_pai'
[15:30:02.493] [bmv2] [D] [thread 4411] [40.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:30:02.493] [bmv2] [D] [thread 4411] [40.0] [cxt 0] Deparser 'deparser': end
[15:30:02.494] [bmv2] [D] [thread 4415] [40.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:30:04.522] [bmv2] [D] [thread 4410] [41.0] [cxt 0] Processing packet received on port 3
[15:30:04.522] [bmv2] [D] [thread 4410] [41.0] [cxt 0] Parser 'parser': start
[15:30:04.523] [bmv2] [D] [thread 4410] [41.0] [cxt 0] Parser 'parser' entering state 'start'
[15:30:04.523] [bmv2] [D] [thread 4410] [41.0] [cxt 0] Extracting header 'ethernet'
[15:30:04.524] [bmv2] [D] [thread 4410] [41.0] [cxt 0] Parser state 'start': key is 86dd
[15:30:04.524] [bmv2] [T] [thread 4410] [41.0] [cxt 0] Bytes parsed: 14
[15:30:04.525] [bmv2] [D] [thread 4410] [41.0] [cxt 0] Parser 'parser': end
[15:30:04.525] [bmv2] [D] [thread 4410] [41.0] [cxt 0] Pipeline 'ingress': start
[15:30:04.525] [bmv2] [T] [thread 4410] [41.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:30:04.526] [bmv2] [T] [thread 4410] [41.0] [cxt 0] Applying table 'tbl_basic169'
[15:30:04.526] [bmv2] [D] [thread 4410] [41.0] [cxt 0] Looking up key:

[15:30:04.526] [bmv2] [D] [thread 4410] [41.0] [cxt 0] Table 'tbl_basic169': miss
[15:30:04.526] [bmv2] [D] [thread 4410] [41.0] [cxt 0] Action entry is basic169 - 
[15:30:04.526] [bmv2] [T] [thread 4410] [41.0] [cxt 0] Action basic169
[15:30:04.526] [bmv2] [T] [thread 4410] [41.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:30:04.527] [bmv2] [T] [thread 4410] [41.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:30:04.527] [bmv2] [T] [thread 4410] [41.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:30:04.527] [bmv2] [T] [thread 4410] [41.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:30:04.527] [bmv2] [T] [thread 4410] [41.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:30:04.527] [bmv2] [T] [thread 4410] [41.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:30:04.527] [bmv2] [D] [thread 4410] [41.0] [cxt 0] Looking up key:

[15:30:04.527] [bmv2] [D] [thread 4410] [41.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:30:04.527] [bmv2] [D] [thread 4410] [41.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:30:04.527] [bmv2] [T] [thread 4410] [41.0] [cxt 0] Action MyIngress.add_int_filho
[15:30:04.527] [bmv2] [T] [thread 4410] [41.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:30:04.527] [bmv2] [T] [thread 4410] [41.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:30:04.527] [bmv2] [T] [thread 4410] [41.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:30:04.527] [bmv2] [T] [thread 4410] [41.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:30:04.528] [bmv2] [T] [thread 4410] [41.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:30:04.528] [bmv2] [T] [thread 4410] [41.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:30:04.528] [bmv2] [T] [thread 4410] [41.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:30:04.528] [bmv2] [T] [thread 4410] [41.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:30:04.528] [bmv2] [T] [thread 4410] [41.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:30:04.528] [bmv2] [T] [thread 4410] [41.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:30:04.528] [bmv2] [T] [thread 4410] [41.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:30:04.528] [bmv2] [D] [thread 4410] [41.0] [cxt 0] Pipeline 'ingress': end
[15:30:04.528] [bmv2] [D] [thread 4410] [41.0] [cxt 0] Egress port is 0
[15:30:04.528] [bmv2] [D] [thread 4410] [42.0] [cxt 0] Processing packet received on port 2
[15:30:04.528] [bmv2] [D] [thread 4410] [42.0] [cxt 0] Parser 'parser': start
[15:30:04.528] [bmv2] [D] [thread 4410] [42.0] [cxt 0] Parser 'parser' entering state 'start'
[15:30:04.528] [bmv2] [D] [thread 4410] [42.0] [cxt 0] Extracting header 'ethernet'
[15:30:04.528] [bmv2] [D] [thread 4410] [42.0] [cxt 0] Parser state 'start': key is 86dd
[15:30:04.528] [bmv2] [T] [thread 4410] [42.0] [cxt 0] Bytes parsed: 14
[15:30:04.528] [bmv2] [D] [thread 4410] [42.0] [cxt 0] Parser 'parser': end
[15:30:04.529] [bmv2] [D] [thread 4410] [42.0] [cxt 0] Pipeline 'ingress': start
[15:30:04.529] [bmv2] [T] [thread 4410] [42.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:30:04.530] [bmv2] [T] [thread 4410] [42.0] [cxt 0] Applying table 'tbl_basic169'
[15:30:04.530] [bmv2] [D] [thread 4410] [42.0] [cxt 0] Looking up key:

[15:30:04.530] [bmv2] [D] [thread 4410] [42.0] [cxt 0] Table 'tbl_basic169': miss
[15:30:04.530] [bmv2] [D] [thread 4410] [42.0] [cxt 0] Action entry is basic169 - 
[15:30:04.530] [bmv2] [T] [thread 4410] [42.0] [cxt 0] Action basic169
[15:30:04.530] [bmv2] [T] [thread 4410] [42.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:30:04.530] [bmv2] [T] [thread 4410] [42.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:30:04.530] [bmv2] [T] [thread 4410] [42.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:30:04.530] [bmv2] [T] [thread 4410] [42.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:30:04.530] [bmv2] [T] [thread 4410] [42.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:30:04.530] [bmv2] [T] [thread 4410] [42.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:30:04.530] [bmv2] [D] [thread 4410] [42.0] [cxt 0] Looking up key:

[15:30:04.530] [bmv2] [D] [thread 4410] [42.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:30:04.530] [bmv2] [D] [thread 4410] [42.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:30:04.530] [bmv2] [T] [thread 4410] [42.0] [cxt 0] Action MyIngress.add_int_filho
[15:30:04.530] [bmv2] [T] [thread 4410] [42.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:30:04.530] [bmv2] [T] [thread 4410] [42.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:30:04.530] [bmv2] [T] [thread 4410] [42.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:30:04.530] [bmv2] [T] [thread 4410] [42.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:30:04.531] [bmv2] [T] [thread 4410] [42.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:30:04.531] [bmv2] [T] [thread 4410] [42.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:30:04.531] [bmv2] [T] [thread 4410] [42.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:30:04.531] [bmv2] [T] [thread 4410] [42.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:30:04.531] [bmv2] [T] [thread 4410] [42.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:30:04.531] [bmv2] [T] [thread 4410] [42.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:30:04.531] [bmv2] [T] [thread 4410] [42.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:30:04.531] [bmv2] [D] [thread 4410] [42.0] [cxt 0] Pipeline 'ingress': end
[15:30:04.531] [bmv2] [D] [thread 4410] [42.0] [cxt 0] Egress port is 0
[15:30:04.528] [bmv2] [D] [thread 4411] [41.0] [cxt 0] Pipeline 'egress': start
[15:30:04.531] [bmv2] [D] [thread 4411] [41.0] [cxt 0] Pipeline 'egress': end
[15:30:04.531] [bmv2] [D] [thread 4411] [41.0] [cxt 0] Deparser 'deparser': start
[15:30:04.531] [bmv2] [T] [thread 4411] [41.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:30:04.531] [bmv2] [D] [thread 4411] [41.0] [cxt 0] Deparsing header 'ethernet'
[15:30:04.531] [bmv2] [D] [thread 4411] [41.0] [cxt 0] Deparsing header 'int_pai'
[15:30:04.531] [bmv2] [D] [thread 4411] [41.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:30:04.531] [bmv2] [D] [thread 4411] [41.0] [cxt 0] Deparser 'deparser': end
[15:30:04.531] [bmv2] [D] [thread 4411] [42.0] [cxt 0] Pipeline 'egress': start
[15:30:04.531] [bmv2] [D] [thread 4415] [41.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:30:04.531] [bmv2] [D] [thread 4411] [42.0] [cxt 0] Pipeline 'egress': end
[15:30:04.531] [bmv2] [D] [thread 4411] [42.0] [cxt 0] Deparser 'deparser': start
[15:30:04.531] [bmv2] [T] [thread 4411] [42.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:30:04.531] [bmv2] [D] [thread 4411] [42.0] [cxt 0] Deparsing header 'ethernet'
[15:30:04.531] [bmv2] [D] [thread 4411] [42.0] [cxt 0] Deparsing header 'int_pai'
[15:30:04.531] [bmv2] [D] [thread 4411] [42.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:30:04.531] [bmv2] [D] [thread 4411] [42.0] [cxt 0] Deparser 'deparser': end
[15:30:04.532] [bmv2] [D] [thread 4415] [42.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:30:08.618] [bmv2] [D] [thread 4410] [43.0] [cxt 0] Processing packet received on port 2
[15:30:08.618] [bmv2] [D] [thread 4410] [43.0] [cxt 0] Parser 'parser': start
[15:30:08.619] [bmv2] [D] [thread 4410] [43.0] [cxt 0] Parser 'parser' entering state 'start'
[15:30:08.619] [bmv2] [D] [thread 4410] [43.0] [cxt 0] Extracting header 'ethernet'
[15:30:08.619] [bmv2] [D] [thread 4410] [43.0] [cxt 0] Parser state 'start': key is 86dd
[15:30:08.620] [bmv2] [T] [thread 4410] [43.0] [cxt 0] Bytes parsed: 14
[15:30:08.620] [bmv2] [D] [thread 4410] [43.0] [cxt 0] Parser 'parser': end
[15:30:08.620] [bmv2] [D] [thread 4410] [43.0] [cxt 0] Pipeline 'ingress': start
[15:30:08.620] [bmv2] [T] [thread 4410] [43.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:30:08.620] [bmv2] [T] [thread 4410] [43.0] [cxt 0] Applying table 'tbl_basic169'
[15:30:08.620] [bmv2] [D] [thread 4410] [43.0] [cxt 0] Looking up key:

[15:30:08.620] [bmv2] [D] [thread 4410] [43.0] [cxt 0] Table 'tbl_basic169': miss
[15:30:08.621] [bmv2] [D] [thread 4410] [43.0] [cxt 0] Action entry is basic169 - 
[15:30:08.621] [bmv2] [T] [thread 4410] [43.0] [cxt 0] Action basic169
[15:30:08.621] [bmv2] [T] [thread 4410] [43.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:30:08.621] [bmv2] [T] [thread 4410] [43.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:30:08.621] [bmv2] [T] [thread 4410] [43.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:30:08.621] [bmv2] [T] [thread 4410] [43.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:30:08.621] [bmv2] [T] [thread 4410] [43.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:30:08.621] [bmv2] [T] [thread 4410] [43.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:30:08.621] [bmv2] [D] [thread 4410] [43.0] [cxt 0] Looking up key:

[15:30:08.621] [bmv2] [D] [thread 4410] [43.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:30:08.621] [bmv2] [D] [thread 4410] [43.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:30:08.621] [bmv2] [T] [thread 4410] [43.0] [cxt 0] Action MyIngress.add_int_filho
[15:30:08.621] [bmv2] [T] [thread 4410] [43.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:30:08.622] [bmv2] [T] [thread 4410] [43.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:30:08.622] [bmv2] [T] [thread 4410] [43.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:30:08.622] [bmv2] [T] [thread 4410] [43.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:30:08.622] [bmv2] [T] [thread 4410] [43.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:30:08.622] [bmv2] [T] [thread 4410] [43.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:30:08.622] [bmv2] [T] [thread 4410] [43.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:30:08.622] [bmv2] [T] [thread 4410] [43.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:30:08.622] [bmv2] [T] [thread 4410] [43.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:30:08.622] [bmv2] [T] [thread 4410] [43.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:30:08.622] [bmv2] [T] [thread 4410] [43.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:30:08.623] [bmv2] [D] [thread 4410] [43.0] [cxt 0] Pipeline 'ingress': end
[15:30:08.623] [bmv2] [D] [thread 4410] [43.0] [cxt 0] Egress port is 0
[15:30:08.623] [bmv2] [D] [thread 4411] [43.0] [cxt 0] Pipeline 'egress': start
[15:30:08.623] [bmv2] [D] [thread 4411] [43.0] [cxt 0] Pipeline 'egress': end
[15:30:08.623] [bmv2] [D] [thread 4411] [43.0] [cxt 0] Deparser 'deparser': start
[15:30:08.623] [bmv2] [T] [thread 4411] [43.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:30:08.623] [bmv2] [D] [thread 4411] [43.0] [cxt 0] Deparsing header 'ethernet'
[15:30:08.623] [bmv2] [D] [thread 4411] [43.0] [cxt 0] Deparsing header 'int_pai'
[15:30:08.623] [bmv2] [D] [thread 4411] [43.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:30:08.623] [bmv2] [D] [thread 4411] [43.0] [cxt 0] Deparser 'deparser': end
[15:30:08.623] [bmv2] [D] [thread 4415] [43.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:30:12.736] [bmv2] [D] [thread 4410] [44.0] [cxt 0] Processing packet received on port 3
[15:30:12.739] [bmv2] [D] [thread 4410] [44.0] [cxt 0] Parser 'parser': start
[15:30:12.739] [bmv2] [D] [thread 4410] [44.0] [cxt 0] Parser 'parser' entering state 'start'
[15:30:12.739] [bmv2] [D] [thread 4410] [44.0] [cxt 0] Extracting header 'ethernet'
[15:30:12.740] [bmv2] [D] [thread 4410] [44.0] [cxt 0] Parser state 'start': key is 86dd
[15:30:12.740] [bmv2] [T] [thread 4410] [44.0] [cxt 0] Bytes parsed: 14
[15:30:12.740] [bmv2] [D] [thread 4410] [44.0] [cxt 0] Parser 'parser': end
[15:30:12.740] [bmv2] [D] [thread 4410] [44.0] [cxt 0] Pipeline 'ingress': start
[15:30:12.740] [bmv2] [T] [thread 4410] [44.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:30:12.741] [bmv2] [T] [thread 4410] [44.0] [cxt 0] Applying table 'tbl_basic169'
[15:30:12.741] [bmv2] [D] [thread 4410] [44.0] [cxt 0] Looking up key:

[15:30:12.741] [bmv2] [D] [thread 4410] [44.0] [cxt 0] Table 'tbl_basic169': miss
[15:30:12.741] [bmv2] [D] [thread 4410] [44.0] [cxt 0] Action entry is basic169 - 
[15:30:12.741] [bmv2] [T] [thread 4410] [44.0] [cxt 0] Action basic169
[15:30:12.741] [bmv2] [T] [thread 4410] [44.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:30:12.741] [bmv2] [T] [thread 4410] [44.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:30:12.741] [bmv2] [T] [thread 4410] [44.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:30:12.741] [bmv2] [T] [thread 4410] [44.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:30:12.741] [bmv2] [T] [thread 4410] [44.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:30:12.741] [bmv2] [T] [thread 4410] [44.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:30:12.741] [bmv2] [D] [thread 4410] [44.0] [cxt 0] Looking up key:

[15:30:12.741] [bmv2] [D] [thread 4410] [44.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:30:12.741] [bmv2] [D] [thread 4410] [44.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:30:12.741] [bmv2] [T] [thread 4410] [44.0] [cxt 0] Action MyIngress.add_int_filho
[15:30:12.741] [bmv2] [T] [thread 4410] [44.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:30:12.742] [bmv2] [T] [thread 4410] [44.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:30:12.742] [bmv2] [T] [thread 4410] [44.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:30:12.742] [bmv2] [T] [thread 4410] [44.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:30:12.742] [bmv2] [T] [thread 4410] [44.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:30:12.742] [bmv2] [T] [thread 4410] [44.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:30:12.742] [bmv2] [T] [thread 4410] [44.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:30:12.742] [bmv2] [T] [thread 4410] [44.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:30:12.742] [bmv2] [T] [thread 4410] [44.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:30:12.742] [bmv2] [T] [thread 4410] [44.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:30:12.742] [bmv2] [T] [thread 4410] [44.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:30:12.742] [bmv2] [D] [thread 4410] [44.0] [cxt 0] Pipeline 'ingress': end
[15:30:12.742] [bmv2] [D] [thread 4410] [44.0] [cxt 0] Egress port is 0
[15:30:12.742] [bmv2] [D] [thread 4411] [44.0] [cxt 0] Pipeline 'egress': start
[15:30:12.742] [bmv2] [D] [thread 4411] [44.0] [cxt 0] Pipeline 'egress': end
[15:30:12.742] [bmv2] [D] [thread 4411] [44.0] [cxt 0] Deparser 'deparser': start
[15:30:12.743] [bmv2] [T] [thread 4411] [44.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:30:12.743] [bmv2] [D] [thread 4411] [44.0] [cxt 0] Deparsing header 'ethernet'
[15:30:12.743] [bmv2] [D] [thread 4411] [44.0] [cxt 0] Deparsing header 'int_pai'
[15:30:12.743] [bmv2] [D] [thread 4411] [44.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:30:12.743] [bmv2] [D] [thread 4411] [44.0] [cxt 0] Deparser 'deparser': end
[15:30:12.743] [bmv2] [D] [thread 4415] [44.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:30:57.770] [bmv2] [D] [thread 4410] [45.0] [cxt 0] Processing packet received on port 1
[15:30:57.770] [bmv2] [D] [thread 4410] [45.0] [cxt 0] Parser 'parser': start
[15:30:57.771] [bmv2] [D] [thread 4410] [45.0] [cxt 0] Parser 'parser' entering state 'start'
[15:30:57.771] [bmv2] [D] [thread 4410] [45.0] [cxt 0] Extracting header 'ethernet'
[15:30:57.772] [bmv2] [D] [thread 4410] [45.0] [cxt 0] Parser state 'start': key is 86dd
[15:30:57.772] [bmv2] [T] [thread 4410] [45.0] [cxt 0] Bytes parsed: 14
[15:30:57.773] [bmv2] [D] [thread 4410] [45.0] [cxt 0] Parser 'parser': end
[15:30:57.773] [bmv2] [D] [thread 4410] [45.0] [cxt 0] Pipeline 'ingress': start
[15:30:57.773] [bmv2] [T] [thread 4410] [45.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:30:57.773] [bmv2] [T] [thread 4410] [45.0] [cxt 0] Applying table 'tbl_basic169'
[15:30:57.774] [bmv2] [D] [thread 4410] [45.0] [cxt 0] Looking up key:

[15:30:57.774] [bmv2] [D] [thread 4410] [45.0] [cxt 0] Table 'tbl_basic169': miss
[15:30:57.774] [bmv2] [D] [thread 4410] [45.0] [cxt 0] Action entry is basic169 - 
[15:30:57.775] [bmv2] [T] [thread 4410] [45.0] [cxt 0] Action basic169
[15:30:57.775] [bmv2] [T] [thread 4410] [45.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:30:57.776] [bmv2] [T] [thread 4410] [45.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:30:57.776] [bmv2] [T] [thread 4410] [45.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:30:57.776] [bmv2] [T] [thread 4410] [45.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:30:57.777] [bmv2] [T] [thread 4410] [45.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:30:57.777] [bmv2] [T] [thread 4410] [45.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:30:57.777] [bmv2] [D] [thread 4410] [45.0] [cxt 0] Looking up key:

[15:30:57.777] [bmv2] [D] [thread 4410] [45.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:30:57.777] [bmv2] [D] [thread 4410] [45.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:30:57.777] [bmv2] [T] [thread 4410] [45.0] [cxt 0] Action MyIngress.add_int_filho
[15:30:57.777] [bmv2] [T] [thread 4410] [45.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:30:57.777] [bmv2] [T] [thread 4410] [45.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:30:57.777] [bmv2] [T] [thread 4410] [45.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:30:57.777] [bmv2] [T] [thread 4410] [45.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:30:57.778] [bmv2] [T] [thread 4410] [45.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:30:57.778] [bmv2] [T] [thread 4410] [45.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:30:57.778] [bmv2] [T] [thread 4410] [45.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:30:57.778] [bmv2] [T] [thread 4410] [45.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:30:57.778] [bmv2] [T] [thread 4410] [45.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:30:57.778] [bmv2] [T] [thread 4410] [45.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:30:57.778] [bmv2] [T] [thread 4410] [45.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:30:57.778] [bmv2] [D] [thread 4410] [45.0] [cxt 0] Pipeline 'ingress': end
[15:30:57.778] [bmv2] [D] [thread 4410] [45.0] [cxt 0] Egress port is 0
[15:30:57.778] [bmv2] [D] [thread 4411] [45.0] [cxt 0] Pipeline 'egress': start
[15:30:57.778] [bmv2] [D] [thread 4411] [45.0] [cxt 0] Pipeline 'egress': end
[15:30:57.778] [bmv2] [D] [thread 4411] [45.0] [cxt 0] Deparser 'deparser': start
[15:30:57.779] [bmv2] [T] [thread 4411] [45.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:30:57.779] [bmv2] [D] [thread 4411] [45.0] [cxt 0] Deparsing header 'ethernet'
[15:30:57.779] [bmv2] [D] [thread 4411] [45.0] [cxt 0] Deparsing header 'int_pai'
[15:30:57.779] [bmv2] [D] [thread 4411] [45.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:30:57.779] [bmv2] [D] [thread 4411] [45.0] [cxt 0] Deparser 'deparser': end
[15:30:57.779] [bmv2] [D] [thread 4415] [45.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:31:01.866] [bmv2] [D] [thread 4410] [46.0] [cxt 0] Processing packet received on port 2
[15:31:01.866] [bmv2] [D] [thread 4410] [46.0] [cxt 0] Parser 'parser': start
[15:31:01.867] [bmv2] [D] [thread 4410] [46.0] [cxt 0] Parser 'parser' entering state 'start'
[15:31:01.867] [bmv2] [D] [thread 4410] [46.0] [cxt 0] Extracting header 'ethernet'
[15:31:01.867] [bmv2] [D] [thread 4410] [46.0] [cxt 0] Parser state 'start': key is 86dd
[15:31:01.869] [bmv2] [T] [thread 4410] [46.0] [cxt 0] Bytes parsed: 14
[15:31:01.869] [bmv2] [D] [thread 4410] [46.0] [cxt 0] Parser 'parser': end
[15:31:01.869] [bmv2] [D] [thread 4410] [46.0] [cxt 0] Pipeline 'ingress': start
[15:31:01.870] [bmv2] [T] [thread 4410] [46.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:31:01.870] [bmv2] [T] [thread 4410] [46.0] [cxt 0] Applying table 'tbl_basic169'
[15:31:01.870] [bmv2] [D] [thread 4410] [46.0] [cxt 0] Looking up key:

[15:31:01.871] [bmv2] [D] [thread 4410] [46.0] [cxt 0] Table 'tbl_basic169': miss
[15:31:01.871] [bmv2] [D] [thread 4410] [46.0] [cxt 0] Action entry is basic169 - 
[15:31:01.872] [bmv2] [T] [thread 4410] [46.0] [cxt 0] Action basic169
[15:31:01.872] [bmv2] [T] [thread 4410] [46.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:31:01.872] [bmv2] [T] [thread 4410] [46.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:31:01.873] [bmv2] [T] [thread 4410] [46.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:31:01.873] [bmv2] [T] [thread 4410] [46.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:31:01.873] [bmv2] [T] [thread 4410] [46.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:31:01.873] [bmv2] [T] [thread 4410] [46.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:31:01.873] [bmv2] [D] [thread 4410] [46.0] [cxt 0] Looking up key:

[15:31:01.873] [bmv2] [D] [thread 4410] [46.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:31:01.873] [bmv2] [D] [thread 4410] [46.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:31:01.874] [bmv2] [T] [thread 4410] [46.0] [cxt 0] Action MyIngress.add_int_filho
[15:31:01.874] [bmv2] [T] [thread 4410] [46.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:31:01.874] [bmv2] [T] [thread 4410] [46.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:31:01.874] [bmv2] [T] [thread 4410] [46.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:31:01.874] [bmv2] [T] [thread 4410] [46.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:31:01.874] [bmv2] [T] [thread 4410] [46.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:31:01.874] [bmv2] [T] [thread 4410] [46.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:31:01.874] [bmv2] [T] [thread 4410] [46.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:31:01.874] [bmv2] [T] [thread 4410] [46.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:31:01.874] [bmv2] [T] [thread 4410] [46.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:31:01.874] [bmv2] [T] [thread 4410] [46.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:31:01.874] [bmv2] [T] [thread 4410] [46.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:31:01.874] [bmv2] [D] [thread 4410] [46.0] [cxt 0] Pipeline 'ingress': end
[15:31:01.874] [bmv2] [D] [thread 4410] [46.0] [cxt 0] Egress port is 0
[15:31:01.874] [bmv2] [D] [thread 4411] [46.0] [cxt 0] Pipeline 'egress': start
[15:31:01.875] [bmv2] [D] [thread 4411] [46.0] [cxt 0] Pipeline 'egress': end
[15:31:01.875] [bmv2] [D] [thread 4411] [46.0] [cxt 0] Deparser 'deparser': start
[15:31:01.875] [bmv2] [T] [thread 4411] [46.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:31:01.875] [bmv2] [D] [thread 4411] [46.0] [cxt 0] Deparsing header 'ethernet'
[15:31:01.875] [bmv2] [D] [thread 4411] [46.0] [cxt 0] Deparsing header 'int_pai'
[15:31:01.875] [bmv2] [D] [thread 4411] [46.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:31:01.875] [bmv2] [D] [thread 4411] [46.0] [cxt 0] Deparser 'deparser': end
[15:31:01.876] [bmv2] [D] [thread 4415] [46.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:31:05.976] [bmv2] [D] [thread 4410] [47.0] [cxt 0] Processing packet received on port 3
[15:31:05.976] [bmv2] [D] [thread 4410] [47.0] [cxt 0] Parser 'parser': start
[15:31:05.976] [bmv2] [D] [thread 4410] [47.0] [cxt 0] Parser 'parser' entering state 'start'
[15:31:05.977] [bmv2] [D] [thread 4410] [47.0] [cxt 0] Extracting header 'ethernet'
[15:31:05.977] [bmv2] [D] [thread 4410] [47.0] [cxt 0] Parser state 'start': key is 86dd
[15:31:05.978] [bmv2] [T] [thread 4410] [47.0] [cxt 0] Bytes parsed: 14
[15:31:05.978] [bmv2] [D] [thread 4410] [47.0] [cxt 0] Parser 'parser': end
[15:31:05.979] [bmv2] [D] [thread 4410] [47.0] [cxt 0] Pipeline 'ingress': start
[15:31:05.979] [bmv2] [T] [thread 4410] [47.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:31:05.980] [bmv2] [T] [thread 4410] [47.0] [cxt 0] Applying table 'tbl_basic169'
[15:31:05.980] [bmv2] [D] [thread 4410] [47.0] [cxt 0] Looking up key:

[15:31:05.980] [bmv2] [D] [thread 4410] [47.0] [cxt 0] Table 'tbl_basic169': miss
[15:31:05.980] [bmv2] [D] [thread 4410] [47.0] [cxt 0] Action entry is basic169 - 
[15:31:05.980] [bmv2] [T] [thread 4410] [47.0] [cxt 0] Action basic169
[15:31:05.980] [bmv2] [T] [thread 4410] [47.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:31:05.981] [bmv2] [T] [thread 4410] [47.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:31:05.981] [bmv2] [T] [thread 4410] [47.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:31:05.981] [bmv2] [T] [thread 4410] [47.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:31:05.981] [bmv2] [T] [thread 4410] [47.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:31:05.981] [bmv2] [T] [thread 4410] [47.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:31:05.981] [bmv2] [D] [thread 4410] [47.0] [cxt 0] Looking up key:

[15:31:05.981] [bmv2] [D] [thread 4410] [47.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:31:05.981] [bmv2] [D] [thread 4410] [47.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:31:05.982] [bmv2] [T] [thread 4410] [47.0] [cxt 0] Action MyIngress.add_int_filho
[15:31:05.982] [bmv2] [T] [thread 4410] [47.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:31:05.982] [bmv2] [T] [thread 4410] [47.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:31:05.982] [bmv2] [T] [thread 4410] [47.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:31:05.982] [bmv2] [T] [thread 4410] [47.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:31:05.982] [bmv2] [T] [thread 4410] [47.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:31:05.983] [bmv2] [T] [thread 4410] [47.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:31:05.983] [bmv2] [T] [thread 4410] [47.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:31:05.983] [bmv2] [T] [thread 4410] [47.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:31:05.983] [bmv2] [T] [thread 4410] [47.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:31:05.983] [bmv2] [T] [thread 4410] [47.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:31:05.983] [bmv2] [T] [thread 4410] [47.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:31:05.983] [bmv2] [D] [thread 4410] [47.0] [cxt 0] Pipeline 'ingress': end
[15:31:05.983] [bmv2] [D] [thread 4410] [47.0] [cxt 0] Egress port is 0
[15:31:05.983] [bmv2] [D] [thread 4411] [47.0] [cxt 0] Pipeline 'egress': start
[15:31:05.983] [bmv2] [D] [thread 4411] [47.0] [cxt 0] Pipeline 'egress': end
[15:31:05.984] [bmv2] [D] [thread 4411] [47.0] [cxt 0] Deparser 'deparser': start
[15:31:05.984] [bmv2] [T] [thread 4411] [47.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:31:05.984] [bmv2] [D] [thread 4411] [47.0] [cxt 0] Deparsing header 'ethernet'
[15:31:05.984] [bmv2] [D] [thread 4411] [47.0] [cxt 0] Deparsing header 'int_pai'
[15:31:05.984] [bmv2] [D] [thread 4411] [47.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:31:05.984] [bmv2] [D] [thread 4411] [47.0] [cxt 0] Deparser 'deparser': end
[15:31:05.984] [bmv2] [D] [thread 4415] [47.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:31:10.059] [bmv2] [D] [thread 4410] [48.0] [cxt 0] Processing packet received on port 2
[15:31:10.059] [bmv2] [D] [thread 4410] [48.0] [cxt 0] Parser 'parser': start
[15:31:10.059] [bmv2] [D] [thread 4410] [48.0] [cxt 0] Parser 'parser' entering state 'start'
[15:31:10.060] [bmv2] [D] [thread 4410] [48.0] [cxt 0] Extracting header 'ethernet'
[15:31:10.060] [bmv2] [D] [thread 4410] [48.0] [cxt 0] Parser state 'start': key is 86dd
[15:31:10.060] [bmv2] [T] [thread 4410] [48.0] [cxt 0] Bytes parsed: 14
[15:31:10.060] [bmv2] [D] [thread 4410] [48.0] [cxt 0] Parser 'parser': end
[15:31:10.060] [bmv2] [D] [thread 4410] [48.0] [cxt 0] Pipeline 'ingress': start
[15:31:10.061] [bmv2] [T] [thread 4410] [48.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:31:10.061] [bmv2] [T] [thread 4410] [48.0] [cxt 0] Applying table 'tbl_basic169'
[15:31:10.061] [bmv2] [D] [thread 4410] [48.0] [cxt 0] Looking up key:

[15:31:10.061] [bmv2] [D] [thread 4410] [48.0] [cxt 0] Table 'tbl_basic169': miss
[15:31:10.062] [bmv2] [D] [thread 4410] [48.0] [cxt 0] Action entry is basic169 - 
[15:31:10.063] [bmv2] [T] [thread 4410] [48.0] [cxt 0] Action basic169
[15:31:10.063] [bmv2] [T] [thread 4410] [48.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:31:10.063] [bmv2] [T] [thread 4410] [48.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:31:10.063] [bmv2] [T] [thread 4410] [48.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:31:10.063] [bmv2] [T] [thread 4410] [48.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:31:10.063] [bmv2] [T] [thread 4410] [48.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:31:10.063] [bmv2] [T] [thread 4410] [48.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:31:10.063] [bmv2] [D] [thread 4410] [48.0] [cxt 0] Looking up key:

[15:31:10.063] [bmv2] [D] [thread 4410] [48.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:31:10.063] [bmv2] [D] [thread 4410] [48.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:31:10.063] [bmv2] [T] [thread 4410] [48.0] [cxt 0] Action MyIngress.add_int_filho
[15:31:10.063] [bmv2] [T] [thread 4410] [48.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:31:10.063] [bmv2] [T] [thread 4410] [48.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:31:10.063] [bmv2] [T] [thread 4410] [48.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:31:10.064] [bmv2] [T] [thread 4410] [48.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:31:10.064] [bmv2] [T] [thread 4410] [48.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:31:10.064] [bmv2] [T] [thread 4410] [48.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:31:10.064] [bmv2] [T] [thread 4410] [48.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:31:10.064] [bmv2] [T] [thread 4410] [48.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:31:10.064] [bmv2] [T] [thread 4410] [48.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:31:10.064] [bmv2] [T] [thread 4410] [48.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:31:10.064] [bmv2] [T] [thread 4410] [48.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:31:10.064] [bmv2] [D] [thread 4410] [48.0] [cxt 0] Pipeline 'ingress': end
[15:31:10.064] [bmv2] [D] [thread 4410] [48.0] [cxt 0] Egress port is 0
[15:31:10.065] [bmv2] [D] [thread 4411] [48.0] [cxt 0] Pipeline 'egress': start
[15:31:10.065] [bmv2] [D] [thread 4411] [48.0] [cxt 0] Pipeline 'egress': end
[15:31:10.065] [bmv2] [D] [thread 4411] [48.0] [cxt 0] Deparser 'deparser': start
[15:31:10.065] [bmv2] [T] [thread 4411] [48.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:31:10.065] [bmv2] [D] [thread 4411] [48.0] [cxt 0] Deparsing header 'ethernet'
[15:31:10.065] [bmv2] [D] [thread 4411] [48.0] [cxt 0] Deparsing header 'int_pai'
[15:31:10.065] [bmv2] [D] [thread 4411] [48.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:31:10.065] [bmv2] [D] [thread 4411] [48.0] [cxt 0] Deparser 'deparser': end
[15:31:10.065] [bmv2] [D] [thread 4415] [48.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:31:22.350] [bmv2] [D] [thread 4410] [49.0] [cxt 0] Processing packet received on port 3
[15:31:22.350] [bmv2] [D] [thread 4410] [49.0] [cxt 0] Parser 'parser': start
[15:31:22.351] [bmv2] [D] [thread 4410] [49.0] [cxt 0] Parser 'parser' entering state 'start'
[15:31:22.351] [bmv2] [D] [thread 4410] [49.0] [cxt 0] Extracting header 'ethernet'
[15:31:22.351] [bmv2] [D] [thread 4410] [49.0] [cxt 0] Parser state 'start': key is 86dd
[15:31:22.352] [bmv2] [T] [thread 4410] [49.0] [cxt 0] Bytes parsed: 14
[15:31:22.352] [bmv2] [D] [thread 4410] [49.0] [cxt 0] Parser 'parser': end
[15:31:22.353] [bmv2] [D] [thread 4410] [49.0] [cxt 0] Pipeline 'ingress': start
[15:31:22.353] [bmv2] [T] [thread 4410] [49.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:31:22.353] [bmv2] [T] [thread 4410] [49.0] [cxt 0] Applying table 'tbl_basic169'
[15:31:22.353] [bmv2] [D] [thread 4410] [49.0] [cxt 0] Looking up key:

[15:31:22.354] [bmv2] [D] [thread 4410] [49.0] [cxt 0] Table 'tbl_basic169': miss
[15:31:22.354] [bmv2] [D] [thread 4410] [49.0] [cxt 0] Action entry is basic169 - 
[15:31:22.354] [bmv2] [T] [thread 4410] [49.0] [cxt 0] Action basic169
[15:31:22.354] [bmv2] [T] [thread 4410] [49.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:31:22.355] [bmv2] [T] [thread 4410] [49.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:31:22.355] [bmv2] [T] [thread 4410] [49.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:31:22.355] [bmv2] [T] [thread 4410] [49.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:31:22.355] [bmv2] [T] [thread 4410] [49.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:31:22.355] [bmv2] [T] [thread 4410] [49.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:31:22.355] [bmv2] [D] [thread 4410] [49.0] [cxt 0] Looking up key:

[15:31:22.355] [bmv2] [D] [thread 4410] [49.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:31:22.355] [bmv2] [D] [thread 4410] [49.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:31:22.355] [bmv2] [T] [thread 4410] [49.0] [cxt 0] Action MyIngress.add_int_filho
[15:31:22.355] [bmv2] [T] [thread 4410] [49.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:31:22.356] [bmv2] [T] [thread 4410] [49.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:31:22.356] [bmv2] [T] [thread 4410] [49.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:31:22.356] [bmv2] [T] [thread 4410] [49.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:31:22.356] [bmv2] [T] [thread 4410] [49.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:31:22.356] [bmv2] [T] [thread 4410] [49.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:31:22.356] [bmv2] [T] [thread 4410] [49.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:31:22.356] [bmv2] [T] [thread 4410] [49.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:31:22.356] [bmv2] [T] [thread 4410] [49.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:31:22.356] [bmv2] [T] [thread 4410] [49.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:31:22.356] [bmv2] [T] [thread 4410] [49.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:31:22.356] [bmv2] [D] [thread 4410] [49.0] [cxt 0] Pipeline 'ingress': end
[15:31:22.356] [bmv2] [D] [thread 4410] [49.0] [cxt 0] Egress port is 0
[15:31:22.356] [bmv2] [D] [thread 4411] [49.0] [cxt 0] Pipeline 'egress': start
[15:31:22.357] [bmv2] [D] [thread 4411] [49.0] [cxt 0] Pipeline 'egress': end
[15:31:22.357] [bmv2] [D] [thread 4411] [49.0] [cxt 0] Deparser 'deparser': start
[15:31:22.357] [bmv2] [T] [thread 4411] [49.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:31:22.357] [bmv2] [D] [thread 4411] [49.0] [cxt 0] Deparsing header 'ethernet'
[15:31:22.357] [bmv2] [D] [thread 4411] [49.0] [cxt 0] Deparsing header 'int_pai'
[15:31:22.357] [bmv2] [D] [thread 4411] [49.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:31:22.357] [bmv2] [D] [thread 4411] [49.0] [cxt 0] Deparser 'deparser': end
[15:31:22.357] [bmv2] [D] [thread 4415] [49.0] [cxt 0] Transmitting packet of size 93 out of port 0
