.//hdd/home/gkhadge/IC_CAD/cadence/proj2/core_run1/testfixture.verilog
