/* Generated by Yosys 0.8+     369 (git sha1 ea0e0722, clang 10.0.1 -fPIC -Os) */

(* \nmigen.hierarchy  = "top" *)
(* top =  1  *)
(* generator = "nMigen" *)
module top(close_full, enc_out_ctr, enc_out, out_end, zeros, rst, clk, latch_output, enc_in, enc_in_ctr, in_end, valid_in, valid_out);
  wire \$1 ;
  wire \$11 ;
  wire \$13 ;
  wire \$15 ;
  wire \$17 ;
  wire \$19 ;
  wire \$21 ;
  wire \$23 ;
  wire \$25 ;
  wire \$27 ;
  wire [35:0] \$29 ;
  wire \$3 ;
  wire \$31 ;
  wire \$33 ;
  wire \$35 ;
  wire \$37 ;
  wire [7:0] \$39 ;
  wire [7:0] \$40 ;
  wire [7:0] \$42 ;
  wire [7:0] \$43 ;
  wire [7:0] \$45 ;
  wire [7:0] \$46 ;
  wire \$48 ;
  wire \$5 ;
  wire \$50 ;
  wire \$52 ;
  wire \$7 ;
  wire \$9 ;
  (* src = "./migen_src/converter36.py:19" *)
  reg [35:0] \$next\enc_in ;
  (* src = "./migen_src/converter36.py:20" *)
  reg [5:0] \$next\enc_in_ctr ;
  (* src = "./migen_src/converter36.py:34" *)
  reg [107:0] \$next\enc_out_latch ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/dsl.py:244" *)
  reg [2:0] \$next\fsm_state ;
  (* src = "./migen_src/converter36.py:21" *)
  reg \$next\in_end ;
  (* src = "./migen_src/converter36.py:12" *)
  reg \$next\latch_output ;
  (* src = "./migen_src/converter36.py:35" *)
  reg \$next\out_end_latch ;
  (* src = "./migen_src/converter36.py:22" *)
  reg \$next\valid_in ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input clk;
  (* src = "./migen_src/converter36.py:23" *)
  input close_full;
  (* init = 36'h000000000 *)
  (* src = "./migen_src/converter36.py:19" *)
  output [35:0] enc_in;
  reg [35:0] enc_in = 36'h000000000;
  (* init = 6'h00 *)
  (* src = "./migen_src/converter36.py:20" *)
  output [5:0] enc_in_ctr;
  reg [5:0] enc_in_ctr = 6'h00;
  (* src = "./migen_src/converter36.py:13" *)
  input [123:0] enc_out;
  (* src = "./migen_src/converter36.py:14" *)
  input [6:0] enc_out_ctr;
  (* init = 108'h000000000000000000000000000 *)
  (* src = "./migen_src/converter36.py:34" *)
  reg [107:0] enc_out_latch = 108'h000000000000000000000000000;
  (* init = 3'h0 *)
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/dsl.py:244" *)
  reg [2:0] fsm_state = 3'h0;
  (* init = 1'h0 *)
  (* src = "./migen_src/converter36.py:21" *)
  output in_end;
  reg in_end = 1'h0;
  (* init = 1'h0 *)
  (* src = "./migen_src/converter36.py:12" *)
  output latch_output;
  reg latch_output = 1'h0;
  (* src = "./migen_src/converter36.py:15" *)
  input out_end;
  (* init = 1'h0 *)
  (* src = "./migen_src/converter36.py:35" *)
  reg out_end_latch = 1'h0;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* init = 1'h0 *)
  (* src = "./migen_src/converter36.py:22" *)
  output valid_in;
  reg valid_in = 1'h0;
  (* src = "./migen_src/converter36.py:16" *)
  input valid_out;
  (* src = "./migen_src/converter36.py:37" *)
  input [15:0] zeros;
  assign \$9  = close_full == (* src = "./migen_src/converter36.py:46" *) 1'h0;
  assign \$11  = valid_out & (* src = "./migen_src/converter36.py:46" *) \$9 ;
  assign \$13  = enc_out_ctr <= (* src = "./migen_src/converter36.py:56" *) 6'h24;
  assign \$15  = enc_out_ctr <= (* src = "./migen_src/converter36.py:79" *) 7'h48;
  assign \$17  = enc_out_ctr <= (* src = "./migen_src/converter36.py:85" *) 7'h6c;
  assign \$1  = enc_out_ctr <= (* src = "./migen_src/converter36.py:56" *) 6'h24;
  assign \$19  = enc_out_ctr <= (* src = "./migen_src/converter36.py:91" *) 7'h7f;
  assign \$21  = enc_out_ctr <= (* src = "./migen_src/converter36.py:56" *) 6'h24;
  assign \$23  = enc_out_ctr <= (* src = "./migen_src/converter36.py:79" *) 7'h48;
  assign \$25  = enc_out_ctr <= (* src = "./migen_src/converter36.py:85" *) 7'h6c;
  assign \$27  = enc_out_ctr <= (* src = "./migen_src/converter36.py:91" *) 7'h7f;
  assign \$29  = + (* src = "./migen_src/converter36.py:93" *) { zeros, enc_out[123:108] };
  assign \$31  = enc_out_ctr <= (* src = "./migen_src/converter36.py:56" *) 6'h24;
  assign \$33  = enc_out_ctr <= (* src = "./migen_src/converter36.py:79" *) 7'h48;
  assign \$35  = enc_out_ctr <= (* src = "./migen_src/converter36.py:85" *) 7'h6c;
  assign \$37  = enc_out_ctr <= (* src = "./migen_src/converter36.py:91" *) 7'h7f;
  assign \$3  = close_full == (* src = "./migen_src/converter36.py:46" *) 1'h0;
  assign \$40  = enc_out_ctr - (* src = "./migen_src/converter36.py:82" *) 6'h24;
  assign \$43  = enc_out_ctr - (* src = "./migen_src/converter36.py:88" *) 7'h48;
  assign \$46  = enc_out_ctr - (* src = "./migen_src/converter36.py:94" *) 7'h6c;
  assign \$48  = enc_out_ctr <= (* src = "./migen_src/converter36.py:56" *) 6'h24;
  assign \$50  = enc_out_ctr <= (* src = "./migen_src/converter36.py:56" *) 6'h24;
  assign \$52  = enc_out_ctr <= (* src = "./migen_src/converter36.py:56" *) 6'h24;
  assign \$5  = valid_out & (* src = "./migen_src/converter36.py:46" *) \$3 ;
  assign \$7  = enc_out_ctr <= (* src = "./migen_src/converter36.py:56" *) 6'h24;
  always @(posedge clk)
      out_end_latch <= \$next\out_end_latch ;
  always @(posedge clk)
      enc_out_latch <= \$next\enc_out_latch ;
  always @(posedge clk)
      in_end <= \$next\in_end ;
  always @(posedge clk)
      enc_in_ctr <= \$next\enc_in_ctr ;
  always @(posedge clk)
      enc_in <= \$next\enc_in ;
  always @(posedge clk)
      fsm_state <= \$next\fsm_state ;
  always @(posedge clk)
      latch_output <= \$next\latch_output ;
  always @(posedge clk)
      valid_in <= \$next\valid_in ;
  always @* begin
    \$next\valid_in  = valid_in;
    casez (fsm_state)
      3'h0:
          \$next\valid_in  = 1'h0;
      3'h1:
          casez (valid_out)
            1'h1:
                casez (\$1 )
                  1'h1:
                      \$next\valid_in  = 1'h1;
                  1'hz:
                      \$next\valid_in  = 1'h1;
                endcase
            1'hz:
                \$next\valid_in  = 1'h0;
          endcase
      3'h2:
          \$next\valid_in  = 1'h1;
      3'h3:
          \$next\valid_in  = 1'h1;
      3'h4:
          \$next\valid_in  = 1'h1;
    endcase
    casez (rst)
      1'h1:
          \$next\valid_in  = 1'h0;
    endcase
  end
  always @* begin
    \$next\latch_output  = latch_output;
    casez (fsm_state)
      3'h0:
        begin
          \$next\latch_output  = 1'h0;
          casez (\$5 )
            1'h1:
                \$next\latch_output  = 1'h1;
          endcase
        end
      3'h1:
          casez (valid_out)
            1'h1:
                casez (\$7 )
                  1'h1:
                      casez (close_full)
                        1'h1:
                            \$next\latch_output  = 1'h0;
                      endcase
                  1'hz:
                      \$next\latch_output  = 1'h0;
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\latch_output  = 1'h0;
    endcase
  end
  always @* begin
    \$next\fsm_state  = fsm_state;
    casez (fsm_state)
      3'h0:
          casez (\$11 )
            1'h1:
                \$next\fsm_state  = 3'h1;
          endcase
      3'h1:
          casez (valid_out)
            1'h1:
                casez (\$13 )
                  1'h1:
                      casez (close_full)
                        1'h1:
                            \$next\fsm_state  = 3'h0;
                      endcase
                  1'hz:
                      casez ({ \$19 , \$17 , \$15  })
                        3'bzz1:
                            \$next\fsm_state  = 3'h2;
                        3'bz1z:
                            \$next\fsm_state  = 3'h3;
                        3'b1zz:
                            \$next\fsm_state  = 3'h4;
                      endcase
                endcase
          endcase
      3'h2:
          \$next\fsm_state  = 3'h0;
      3'h3:
          \$next\fsm_state  = 3'h2;
      3'h4:
          \$next\fsm_state  = 3'h3;
    endcase
    casez (rst)
      1'h1:
          \$next\fsm_state  = 3'h0;
    endcase
  end
  always @* begin
    \$next\enc_in  = enc_in;
    casez (fsm_state)
      3'h1:
          casez (valid_out)
            1'h1:
                casez (\$21 )
                  1'h1:
                      \$next\enc_in  = enc_out[35:0];
                  1'hz:
                      casez ({ \$27 , \$25 , \$23  })
                        3'bzz1:
                            \$next\enc_in  = enc_out[71:36];
                        3'bz1z:
                            \$next\enc_in  = enc_out[107:72];
                        3'b1zz:
                            \$next\enc_in  = \$29 ;
                      endcase
                endcase
          endcase
      3'h2:
          \$next\enc_in  = enc_out_latch[35:0];
      3'h3:
          \$next\enc_in  = enc_out_latch[71:36];
      3'h4:
          \$next\enc_in  = enc_out_latch[107:72];
    endcase
    casez (rst)
      1'h1:
          \$next\enc_in  = 36'h000000000;
    endcase
  end
  always @* begin
    \$next\enc_in_ctr  = enc_in_ctr;
    casez (fsm_state)
      3'h1:
          casez (valid_out)
            1'h1:
                casez (\$31 )
                  1'h1:
                      \$next\enc_in_ctr  = enc_out_ctr[5:0];
                  1'hz:
                    begin
                      \$next\enc_in_ctr  = 6'h24;
                      casez ({ \$37 , \$35 , \$33  })
                        3'bzz1:
                            \$next\enc_in_ctr  = \$39 [5:0];
                        3'bz1z:
                            \$next\enc_in_ctr  = \$42 [5:0];
                        3'b1zz:
                            \$next\enc_in_ctr  = \$45 [5:0];
                      endcase
                    end
                endcase
          endcase
      3'h2:
          \$next\enc_in_ctr  = 6'h24;
      3'h3:
          \$next\enc_in_ctr  = 6'h24;
      3'h4:
          \$next\enc_in_ctr  = 6'h24;
    endcase
    casez (rst)
      1'h1:
          \$next\enc_in_ctr  = 6'h00;
    endcase
  end
  always @* begin
    \$next\in_end  = in_end;
    casez (fsm_state)
      3'h1:
          casez (valid_out)
            1'h1:
                casez (\$48 )
                  1'h1:
                      \$next\in_end  = out_end;
                  1'hz:
                      \$next\in_end  = 1'h0;
                endcase
          endcase
      3'h2:
          \$next\in_end  = out_end_latch;
      3'h3:
          \$next\in_end  = 1'h0;
      3'h4:
          \$next\in_end  = 1'h0;
    endcase
    casez (rst)
      1'h1:
          \$next\in_end  = 1'h0;
    endcase
  end
  always @* begin
    \$next\enc_out_latch  = enc_out_latch;
    casez (fsm_state)
      3'h1:
          casez (valid_out)
            1'h1:
                casez (\$50 )
                  1'h1:
                      /* empty */;
                  1'hz:
                      \$next\enc_out_latch  = enc_out[107:0];
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out_latch  = 108'h000000000000000000000000000;
    endcase
  end
  always @* begin
    \$next\out_end_latch  = out_end_latch;
    casez (fsm_state)
      3'h1:
          casez (valid_out)
            1'h1:
                casez (\$52 )
                  1'h1:
                      /* empty */;
                  1'hz:
                      \$next\out_end_latch  = out_end;
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\out_end_latch  = 1'h0;
    endcase
  end
  assign \$39  = \$40 ;
  assign \$42  = \$43 ;
  assign \$45  = \$46 ;
endmodule

