INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2458] undeclared symbol ex_cnt_i, assumed default net type wire [D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/openmips.v:223]
INFO: [VRFC 10-2458] undeclared symbol ex_cnt_o, assumed default net type wire [D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/openmips.v:227]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sim_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sim_1/new/openmips_min_spoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_spoc_tb
