Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: mem_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mem_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mem_test"
Output Format                      : NGC
Target Device                      : xc6slx25-3-ftg256

---- Source Options
Top Module Name                    : mem_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/dylon/GitHub/MIPS_Datapath/tmp/mem_test/mem_test.vhd" into library work
Parsing entity <mem_test>.
Parsing architecture <Behavioral> of entity <mem_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mem_test> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mem_test>.
    Related source file is "/home/dylon/GitHub/MIPS_Datapath/tmp/mem_test/mem_test.vhd".
    Found 2-bit register for signal <cur_state>.
    Found 1-bit register for signal <cs>.
    Found 2-bit register for signal <next_state>.
    Found 5-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <command>.
    Found 1-bit register for signal <chip_data_in>.
    Found 8-bit register for signal <buf_data>.
    Found 8-bit register for signal <data_out>.
    Found 5-bit subtractor for signal <GND_3_o_GND_3_o_sub_17_OUT<4:0>> created at line 90.
    Found 4x1-bit Read Only RAM for signal <cur_state[1]_GND_3_o_Mux_20_o>
    Found 1-bit 24-to-1 multiplexer for signal <bit_cnt[4]_X_3_o_Mux_9_o> created at line 74.
    Found 2-bit 4-to-1 multiplexer for signal <cur_state[1]_PWR_3_o_wide_mux_21_OUT> created at line 52.
    Found 5-bit 4-to-1 multiplexer for signal <cur_state[1]_GND_3_o_wide_mux_22_OUT> created at line 52.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
Unit <mem_test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 1
 5-bit subtractor                                      : 1
# Registers                                            : 8
 1-bit register                                        : 2
 2-bit register                                        : 2
 5-bit register                                        : 1
 8-bit register                                        : 3
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 12
 1-bit 24-to-1 multiplexer                             : 1
 2-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 4
 5-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <command_0> (without init value) has a constant value of 1 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <command_1> (without init value) has a constant value of 1 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <command_2> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <command_3> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <command_4> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <command_5> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <command_6> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <command_7> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2404 -  FFs/Latches <command<7:2>> (without init value) have a constant value of 0 in block <mem_test>.

Synthesizing (advanced) Unit <mem_test>.
INFO:Xst:3231 - The small RAM <Mram_cur_state[1]_GND_3_o_Mux_20_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cur_state>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mem_test> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 5-bit subtractor                                      : 1
# Registers                                            : 29
 Flip-Flops                                            : 29
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 12
 1-bit 24-to-1 multiplexer                             : 1
 2-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 4
 5-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <command_0> (without init value) has a constant value of 1 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <command_1> (without init value) has a constant value of 1 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mem_test> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mem_test, actual ratio is 0.
FlipFlop bit_cnt_0 has been replicated 1 time(s)
FlipFlop bit_cnt_1 has been replicated 1 time(s)
FlipFlop cur_state_0 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mem_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 47
#      LUT2                        : 2
#      LUT3                        : 18
#      LUT4                        : 3
#      LUT5                        : 3
#      LUT6                        : 19
#      MUXF7                       : 2
# FlipFlops/Latches                : 31
#      FD_1                        : 11
#      FDC                         : 4
#      FDE_1                       : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 27
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:              31  out of  30064     0%  
 Number of Slice LUTs:                   45  out of  15032     0%  
    Number used as Logic:                45  out of  15032     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     51
   Number with an unused Flip Flop:      20  out of     51    39%  
   Number with an unused LUT:             6  out of     51    11%  
   Number of fully used LUT-FF pairs:    25  out of     51    49%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    186    20%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 31    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.921ns (Maximum Frequency: 255.011MHz)
   Minimum input arrival time before clock: 4.426ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.921ns (frequency: 255.011MHz)
  Total number of paths / destination ports: 238 / 47
-------------------------------------------------------------------------
Delay:               1.961ns (Levels of Logic = 0)
  Source:            cur_state_1 (FF)
  Destination:       buf_data_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: cur_state_1 to buf_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             25   0.447   1.192  cur_state_1 (cur_state_1)
     FDE_1:CE                  0.322          buf_data_0
    ----------------------------------------
    Total                      1.961ns (0.769ns logic, 1.192ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 44 / 21
-------------------------------------------------------------------------
Offset:              4.426ns (Levels of Logic = 5)
  Source:            addr<0> (PAD)
  Destination:       chip_data_in (FF)
  Destination Clock: clk falling

  Data Path: addr<0> to chip_data_in
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  addr_0_IBUF (addr_0_IBUF)
     LUT6:I0->O            1   0.203   0.827  Mmux_bit_cnt[4]_X_3_o_Mux_9_o_9 (Mmux_bit_cnt[4]_X_3_o_Mux_9_o_9)
     LUT6:I2->O            1   0.203   0.580  Mmux_cur_state[1]_chip_data_in_Mux_24_o1_SW0 (N3)
     LUT5:I4->O            1   0.205   0.000  chip_data_in_rstpot_G (N14)
     MUXF7:I1->O           1   0.140   0.000  chip_data_in_rstpot (chip_data_in_rstpot)
     FD_1:D                    0.102          chip_data_in
    ----------------------------------------
    Total                      4.426ns (2.075ns logic, 2.351ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            data_out_7 (FF)
  Destination:       data_out<7> (PAD)
  Source Clock:      clk falling

  Data Path: data_out_7 to data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.447   0.650  data_out_7 (data_out_7)
     OBUF:I->O                 2.571          data_out_7_OBUF (data_out<7>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |    1.199|    3.742|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.49 secs
 
--> 


Total memory usage is 387292 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    1 (   0 filtered)

