
Lab3-3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008cec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08008e7c  08008e7c  00018e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ee0  08008ee0  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08008ee0  08008ee0  00018ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ee8  08008ee8  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ee8  08008ee8  00018ee8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008eec  08008eec  00018eec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08008ef0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008c4  20000090  08008f80  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000954  08008f80  00020954  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d819  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003c5e  00000000  00000000  0003d8d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001820  00000000  00000000  00041538  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001688  00000000  00000000  00042d58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00025740  00000000  00000000  000443e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014bd6  00000000  00000000  00069b20  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d3977  00000000  00000000  0007e6f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015206d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069f0  00000000  00000000  001520e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008e64 	.word	0x08008e64

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	08008e64 	.word	0x08008e64

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000574:	4b0e      	ldr	r3, [pc, #56]	; (80005b0 <HAL_Init+0x40>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a0d      	ldr	r2, [pc, #52]	; (80005b0 <HAL_Init+0x40>)
 800057a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800057e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000580:	4b0b      	ldr	r3, [pc, #44]	; (80005b0 <HAL_Init+0x40>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a0a      	ldr	r2, [pc, #40]	; (80005b0 <HAL_Init+0x40>)
 8000586:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800058a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800058c:	4b08      	ldr	r3, [pc, #32]	; (80005b0 <HAL_Init+0x40>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a07      	ldr	r2, [pc, #28]	; (80005b0 <HAL_Init+0x40>)
 8000592:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000596:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000598:	2003      	movs	r0, #3
 800059a:	f000 f94d 	bl	8000838 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800059e:	2000      	movs	r0, #0
 80005a0:	f000 f808 	bl	80005b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005a4:	f007 fa58 	bl	8007a58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005a8:	2300      	movs	r3, #0
}
 80005aa:	4618      	mov	r0, r3
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	40023c00 	.word	0x40023c00

080005b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005bc:	4b12      	ldr	r3, [pc, #72]	; (8000608 <HAL_InitTick+0x54>)
 80005be:	681a      	ldr	r2, [r3, #0]
 80005c0:	4b12      	ldr	r3, [pc, #72]	; (800060c <HAL_InitTick+0x58>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	4619      	mov	r1, r3
 80005c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80005ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80005d2:	4618      	mov	r0, r3
 80005d4:	f000 f965 	bl	80008a2 <HAL_SYSTICK_Config>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005de:	2301      	movs	r3, #1
 80005e0:	e00e      	b.n	8000600 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	2b0f      	cmp	r3, #15
 80005e6:	d80a      	bhi.n	80005fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005e8:	2200      	movs	r2, #0
 80005ea:	6879      	ldr	r1, [r7, #4]
 80005ec:	f04f 30ff 	mov.w	r0, #4294967295
 80005f0:	f000 f92d 	bl	800084e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005f4:	4a06      	ldr	r2, [pc, #24]	; (8000610 <HAL_InitTick+0x5c>)
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005fa:	2300      	movs	r3, #0
 80005fc:	e000      	b.n	8000600 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005fe:	2301      	movs	r3, #1
}
 8000600:	4618      	mov	r0, r3
 8000602:	3708      	adds	r7, #8
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000028 	.word	0x20000028
 800060c:	20000004 	.word	0x20000004
 8000610:	20000000 	.word	0x20000000

08000614 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000618:	4b06      	ldr	r3, [pc, #24]	; (8000634 <HAL_IncTick+0x20>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	461a      	mov	r2, r3
 800061e:	4b06      	ldr	r3, [pc, #24]	; (8000638 <HAL_IncTick+0x24>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	4413      	add	r3, r2
 8000624:	4a04      	ldr	r2, [pc, #16]	; (8000638 <HAL_IncTick+0x24>)
 8000626:	6013      	str	r3, [r2, #0]
}
 8000628:	bf00      	nop
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	20000004 	.word	0x20000004
 8000638:	200000c8 	.word	0x200000c8

0800063c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  return uwTick;
 8000640:	4b03      	ldr	r3, [pc, #12]	; (8000650 <HAL_GetTick+0x14>)
 8000642:	681b      	ldr	r3, [r3, #0]
}
 8000644:	4618      	mov	r0, r3
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	200000c8 	.word	0x200000c8

08000654 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b084      	sub	sp, #16
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800065c:	f7ff ffee 	bl	800063c <HAL_GetTick>
 8000660:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800066c:	d005      	beq.n	800067a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800066e:	4b09      	ldr	r3, [pc, #36]	; (8000694 <HAL_Delay+0x40>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	461a      	mov	r2, r3
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	4413      	add	r3, r2
 8000678:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800067a:	bf00      	nop
 800067c:	f7ff ffde 	bl	800063c <HAL_GetTick>
 8000680:	4602      	mov	r2, r0
 8000682:	68bb      	ldr	r3, [r7, #8]
 8000684:	1ad3      	subs	r3, r2, r3
 8000686:	68fa      	ldr	r2, [r7, #12]
 8000688:	429a      	cmp	r2, r3
 800068a:	d8f7      	bhi.n	800067c <HAL_Delay+0x28>
  {
  }
}
 800068c:	bf00      	nop
 800068e:	3710      	adds	r7, #16
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	20000004 	.word	0x20000004

08000698 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000698:	b480      	push	{r7}
 800069a:	b085      	sub	sp, #20
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	f003 0307 	and.w	r3, r3, #7
 80006a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006a8:	4b0c      	ldr	r3, [pc, #48]	; (80006dc <__NVIC_SetPriorityGrouping+0x44>)
 80006aa:	68db      	ldr	r3, [r3, #12]
 80006ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006ae:	68ba      	ldr	r2, [r7, #8]
 80006b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006b4:	4013      	ands	r3, r2
 80006b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006ca:	4a04      	ldr	r2, [pc, #16]	; (80006dc <__NVIC_SetPriorityGrouping+0x44>)
 80006cc:	68bb      	ldr	r3, [r7, #8]
 80006ce:	60d3      	str	r3, [r2, #12]
}
 80006d0:	bf00      	nop
 80006d2:	3714      	adds	r7, #20
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	e000ed00 	.word	0xe000ed00

080006e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006e4:	4b04      	ldr	r3, [pc, #16]	; (80006f8 <__NVIC_GetPriorityGrouping+0x18>)
 80006e6:	68db      	ldr	r3, [r3, #12]
 80006e8:	0a1b      	lsrs	r3, r3, #8
 80006ea:	f003 0307 	and.w	r3, r3, #7
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	46bd      	mov	sp, r7
 80006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f6:	4770      	bx	lr
 80006f8:	e000ed00 	.word	0xe000ed00

080006fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	4603      	mov	r3, r0
 8000704:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800070a:	2b00      	cmp	r3, #0
 800070c:	db0b      	blt.n	8000726 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	f003 021f 	and.w	r2, r3, #31
 8000714:	4907      	ldr	r1, [pc, #28]	; (8000734 <__NVIC_EnableIRQ+0x38>)
 8000716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800071a:	095b      	lsrs	r3, r3, #5
 800071c:	2001      	movs	r0, #1
 800071e:	fa00 f202 	lsl.w	r2, r0, r2
 8000722:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000726:	bf00      	nop
 8000728:	370c      	adds	r7, #12
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	e000e100 	.word	0xe000e100

08000738 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
 800073e:	4603      	mov	r3, r0
 8000740:	6039      	str	r1, [r7, #0]
 8000742:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000744:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000748:	2b00      	cmp	r3, #0
 800074a:	db0a      	blt.n	8000762 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800074c:	683b      	ldr	r3, [r7, #0]
 800074e:	b2da      	uxtb	r2, r3
 8000750:	490c      	ldr	r1, [pc, #48]	; (8000784 <__NVIC_SetPriority+0x4c>)
 8000752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000756:	0112      	lsls	r2, r2, #4
 8000758:	b2d2      	uxtb	r2, r2
 800075a:	440b      	add	r3, r1
 800075c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000760:	e00a      	b.n	8000778 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	b2da      	uxtb	r2, r3
 8000766:	4908      	ldr	r1, [pc, #32]	; (8000788 <__NVIC_SetPriority+0x50>)
 8000768:	79fb      	ldrb	r3, [r7, #7]
 800076a:	f003 030f 	and.w	r3, r3, #15
 800076e:	3b04      	subs	r3, #4
 8000770:	0112      	lsls	r2, r2, #4
 8000772:	b2d2      	uxtb	r2, r2
 8000774:	440b      	add	r3, r1
 8000776:	761a      	strb	r2, [r3, #24]
}
 8000778:	bf00      	nop
 800077a:	370c      	adds	r7, #12
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr
 8000784:	e000e100 	.word	0xe000e100
 8000788:	e000ed00 	.word	0xe000ed00

0800078c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800078c:	b480      	push	{r7}
 800078e:	b089      	sub	sp, #36	; 0x24
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	f003 0307 	and.w	r3, r3, #7
 800079e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007a0:	69fb      	ldr	r3, [r7, #28]
 80007a2:	f1c3 0307 	rsb	r3, r3, #7
 80007a6:	2b04      	cmp	r3, #4
 80007a8:	bf28      	it	cs
 80007aa:	2304      	movcs	r3, #4
 80007ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007ae:	69fb      	ldr	r3, [r7, #28]
 80007b0:	3304      	adds	r3, #4
 80007b2:	2b06      	cmp	r3, #6
 80007b4:	d902      	bls.n	80007bc <NVIC_EncodePriority+0x30>
 80007b6:	69fb      	ldr	r3, [r7, #28]
 80007b8:	3b03      	subs	r3, #3
 80007ba:	e000      	b.n	80007be <NVIC_EncodePriority+0x32>
 80007bc:	2300      	movs	r3, #0
 80007be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007c0:	f04f 32ff 	mov.w	r2, #4294967295
 80007c4:	69bb      	ldr	r3, [r7, #24]
 80007c6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ca:	43da      	mvns	r2, r3
 80007cc:	68bb      	ldr	r3, [r7, #8]
 80007ce:	401a      	ands	r2, r3
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007d4:	f04f 31ff 	mov.w	r1, #4294967295
 80007d8:	697b      	ldr	r3, [r7, #20]
 80007da:	fa01 f303 	lsl.w	r3, r1, r3
 80007de:	43d9      	mvns	r1, r3
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007e4:	4313      	orrs	r3, r2
         );
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	3724      	adds	r7, #36	; 0x24
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
	...

080007f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	3b01      	subs	r3, #1
 8000800:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000804:	d301      	bcc.n	800080a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000806:	2301      	movs	r3, #1
 8000808:	e00f      	b.n	800082a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800080a:	4a0a      	ldr	r2, [pc, #40]	; (8000834 <SysTick_Config+0x40>)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	3b01      	subs	r3, #1
 8000810:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000812:	210f      	movs	r1, #15
 8000814:	f04f 30ff 	mov.w	r0, #4294967295
 8000818:	f7ff ff8e 	bl	8000738 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800081c:	4b05      	ldr	r3, [pc, #20]	; (8000834 <SysTick_Config+0x40>)
 800081e:	2200      	movs	r2, #0
 8000820:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000822:	4b04      	ldr	r3, [pc, #16]	; (8000834 <SysTick_Config+0x40>)
 8000824:	2207      	movs	r2, #7
 8000826:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000828:	2300      	movs	r3, #0
}
 800082a:	4618      	mov	r0, r3
 800082c:	3708      	adds	r7, #8
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	e000e010 	.word	0xe000e010

08000838 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000840:	6878      	ldr	r0, [r7, #4]
 8000842:	f7ff ff29 	bl	8000698 <__NVIC_SetPriorityGrouping>
}
 8000846:	bf00      	nop
 8000848:	3708      	adds	r7, #8
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}

0800084e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800084e:	b580      	push	{r7, lr}
 8000850:	b086      	sub	sp, #24
 8000852:	af00      	add	r7, sp, #0
 8000854:	4603      	mov	r3, r0
 8000856:	60b9      	str	r1, [r7, #8]
 8000858:	607a      	str	r2, [r7, #4]
 800085a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800085c:	2300      	movs	r3, #0
 800085e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000860:	f7ff ff3e 	bl	80006e0 <__NVIC_GetPriorityGrouping>
 8000864:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000866:	687a      	ldr	r2, [r7, #4]
 8000868:	68b9      	ldr	r1, [r7, #8]
 800086a:	6978      	ldr	r0, [r7, #20]
 800086c:	f7ff ff8e 	bl	800078c <NVIC_EncodePriority>
 8000870:	4602      	mov	r2, r0
 8000872:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000876:	4611      	mov	r1, r2
 8000878:	4618      	mov	r0, r3
 800087a:	f7ff ff5d 	bl	8000738 <__NVIC_SetPriority>
}
 800087e:	bf00      	nop
 8000880:	3718      	adds	r7, #24
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}

08000886 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000886:	b580      	push	{r7, lr}
 8000888:	b082      	sub	sp, #8
 800088a:	af00      	add	r7, sp, #0
 800088c:	4603      	mov	r3, r0
 800088e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff ff31 	bl	80006fc <__NVIC_EnableIRQ>
}
 800089a:	bf00      	nop
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}

080008a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008a2:	b580      	push	{r7, lr}
 80008a4:	b082      	sub	sp, #8
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008aa:	6878      	ldr	r0, [r7, #4]
 80008ac:	f7ff ffa2 	bl	80007f4 <SysTick_Config>
 80008b0:	4603      	mov	r3, r0
}
 80008b2:	4618      	mov	r0, r3
 80008b4:	3708      	adds	r7, #8
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
	...

080008bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008bc:	b480      	push	{r7}
 80008be:	b089      	sub	sp, #36	; 0x24
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
 80008c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80008c6:	2300      	movs	r3, #0
 80008c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80008ca:	2300      	movs	r3, #0
 80008cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80008ce:	2300      	movs	r3, #0
 80008d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008d2:	2300      	movs	r3, #0
 80008d4:	61fb      	str	r3, [r7, #28]
 80008d6:	e16b      	b.n	8000bb0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80008d8:	2201      	movs	r2, #1
 80008da:	69fb      	ldr	r3, [r7, #28]
 80008dc:	fa02 f303 	lsl.w	r3, r2, r3
 80008e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	697a      	ldr	r2, [r7, #20]
 80008e8:	4013      	ands	r3, r2
 80008ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80008ec:	693a      	ldr	r2, [r7, #16]
 80008ee:	697b      	ldr	r3, [r7, #20]
 80008f0:	429a      	cmp	r2, r3
 80008f2:	f040 815a 	bne.w	8000baa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	685b      	ldr	r3, [r3, #4]
 80008fa:	2b02      	cmp	r3, #2
 80008fc:	d003      	beq.n	8000906 <HAL_GPIO_Init+0x4a>
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	2b12      	cmp	r3, #18
 8000904:	d123      	bne.n	800094e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000906:	69fb      	ldr	r3, [r7, #28]
 8000908:	08da      	lsrs	r2, r3, #3
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	3208      	adds	r2, #8
 800090e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000912:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000914:	69fb      	ldr	r3, [r7, #28]
 8000916:	f003 0307 	and.w	r3, r3, #7
 800091a:	009b      	lsls	r3, r3, #2
 800091c:	220f      	movs	r2, #15
 800091e:	fa02 f303 	lsl.w	r3, r2, r3
 8000922:	43db      	mvns	r3, r3
 8000924:	69ba      	ldr	r2, [r7, #24]
 8000926:	4013      	ands	r3, r2
 8000928:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	691a      	ldr	r2, [r3, #16]
 800092e:	69fb      	ldr	r3, [r7, #28]
 8000930:	f003 0307 	and.w	r3, r3, #7
 8000934:	009b      	lsls	r3, r3, #2
 8000936:	fa02 f303 	lsl.w	r3, r2, r3
 800093a:	69ba      	ldr	r2, [r7, #24]
 800093c:	4313      	orrs	r3, r2
 800093e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000940:	69fb      	ldr	r3, [r7, #28]
 8000942:	08da      	lsrs	r2, r3, #3
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	3208      	adds	r2, #8
 8000948:	69b9      	ldr	r1, [r7, #24]
 800094a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000954:	69fb      	ldr	r3, [r7, #28]
 8000956:	005b      	lsls	r3, r3, #1
 8000958:	2203      	movs	r2, #3
 800095a:	fa02 f303 	lsl.w	r3, r2, r3
 800095e:	43db      	mvns	r3, r3
 8000960:	69ba      	ldr	r2, [r7, #24]
 8000962:	4013      	ands	r3, r2
 8000964:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	685b      	ldr	r3, [r3, #4]
 800096a:	f003 0203 	and.w	r2, r3, #3
 800096e:	69fb      	ldr	r3, [r7, #28]
 8000970:	005b      	lsls	r3, r3, #1
 8000972:	fa02 f303 	lsl.w	r3, r2, r3
 8000976:	69ba      	ldr	r2, [r7, #24]
 8000978:	4313      	orrs	r3, r2
 800097a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	69ba      	ldr	r2, [r7, #24]
 8000980:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	685b      	ldr	r3, [r3, #4]
 8000986:	2b01      	cmp	r3, #1
 8000988:	d00b      	beq.n	80009a2 <HAL_GPIO_Init+0xe6>
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	685b      	ldr	r3, [r3, #4]
 800098e:	2b02      	cmp	r3, #2
 8000990:	d007      	beq.n	80009a2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000996:	2b11      	cmp	r3, #17
 8000998:	d003      	beq.n	80009a2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	2b12      	cmp	r3, #18
 80009a0:	d130      	bne.n	8000a04 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	689b      	ldr	r3, [r3, #8]
 80009a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80009a8:	69fb      	ldr	r3, [r7, #28]
 80009aa:	005b      	lsls	r3, r3, #1
 80009ac:	2203      	movs	r2, #3
 80009ae:	fa02 f303 	lsl.w	r3, r2, r3
 80009b2:	43db      	mvns	r3, r3
 80009b4:	69ba      	ldr	r2, [r7, #24]
 80009b6:	4013      	ands	r3, r2
 80009b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	68da      	ldr	r2, [r3, #12]
 80009be:	69fb      	ldr	r3, [r7, #28]
 80009c0:	005b      	lsls	r3, r3, #1
 80009c2:	fa02 f303 	lsl.w	r3, r2, r3
 80009c6:	69ba      	ldr	r2, [r7, #24]
 80009c8:	4313      	orrs	r3, r2
 80009ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	69ba      	ldr	r2, [r7, #24]
 80009d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	685b      	ldr	r3, [r3, #4]
 80009d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009d8:	2201      	movs	r2, #1
 80009da:	69fb      	ldr	r3, [r7, #28]
 80009dc:	fa02 f303 	lsl.w	r3, r2, r3
 80009e0:	43db      	mvns	r3, r3
 80009e2:	69ba      	ldr	r2, [r7, #24]
 80009e4:	4013      	ands	r3, r2
 80009e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	091b      	lsrs	r3, r3, #4
 80009ee:	f003 0201 	and.w	r2, r3, #1
 80009f2:	69fb      	ldr	r3, [r7, #28]
 80009f4:	fa02 f303 	lsl.w	r3, r2, r3
 80009f8:	69ba      	ldr	r2, [r7, #24]
 80009fa:	4313      	orrs	r3, r2
 80009fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	69ba      	ldr	r2, [r7, #24]
 8000a02:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	68db      	ldr	r3, [r3, #12]
 8000a08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000a0a:	69fb      	ldr	r3, [r7, #28]
 8000a0c:	005b      	lsls	r3, r3, #1
 8000a0e:	2203      	movs	r2, #3
 8000a10:	fa02 f303 	lsl.w	r3, r2, r3
 8000a14:	43db      	mvns	r3, r3
 8000a16:	69ba      	ldr	r2, [r7, #24]
 8000a18:	4013      	ands	r3, r2
 8000a1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	689a      	ldr	r2, [r3, #8]
 8000a20:	69fb      	ldr	r3, [r7, #28]
 8000a22:	005b      	lsls	r3, r3, #1
 8000a24:	fa02 f303 	lsl.w	r3, r2, r3
 8000a28:	69ba      	ldr	r2, [r7, #24]
 8000a2a:	4313      	orrs	r3, r2
 8000a2c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	69ba      	ldr	r2, [r7, #24]
 8000a32:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	f000 80b4 	beq.w	8000baa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	60fb      	str	r3, [r7, #12]
 8000a46:	4b5f      	ldr	r3, [pc, #380]	; (8000bc4 <HAL_GPIO_Init+0x308>)
 8000a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a4a:	4a5e      	ldr	r2, [pc, #376]	; (8000bc4 <HAL_GPIO_Init+0x308>)
 8000a4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a50:	6453      	str	r3, [r2, #68]	; 0x44
 8000a52:	4b5c      	ldr	r3, [pc, #368]	; (8000bc4 <HAL_GPIO_Init+0x308>)
 8000a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a5a:	60fb      	str	r3, [r7, #12]
 8000a5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000a5e:	4a5a      	ldr	r2, [pc, #360]	; (8000bc8 <HAL_GPIO_Init+0x30c>)
 8000a60:	69fb      	ldr	r3, [r7, #28]
 8000a62:	089b      	lsrs	r3, r3, #2
 8000a64:	3302      	adds	r3, #2
 8000a66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a6c:	69fb      	ldr	r3, [r7, #28]
 8000a6e:	f003 0303 	and.w	r3, r3, #3
 8000a72:	009b      	lsls	r3, r3, #2
 8000a74:	220f      	movs	r2, #15
 8000a76:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7a:	43db      	mvns	r3, r3
 8000a7c:	69ba      	ldr	r2, [r7, #24]
 8000a7e:	4013      	ands	r3, r2
 8000a80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4a51      	ldr	r2, [pc, #324]	; (8000bcc <HAL_GPIO_Init+0x310>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d02b      	beq.n	8000ae2 <HAL_GPIO_Init+0x226>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4a50      	ldr	r2, [pc, #320]	; (8000bd0 <HAL_GPIO_Init+0x314>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d025      	beq.n	8000ade <HAL_GPIO_Init+0x222>
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4a4f      	ldr	r2, [pc, #316]	; (8000bd4 <HAL_GPIO_Init+0x318>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d01f      	beq.n	8000ada <HAL_GPIO_Init+0x21e>
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	4a4e      	ldr	r2, [pc, #312]	; (8000bd8 <HAL_GPIO_Init+0x31c>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d019      	beq.n	8000ad6 <HAL_GPIO_Init+0x21a>
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4a4d      	ldr	r2, [pc, #308]	; (8000bdc <HAL_GPIO_Init+0x320>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d013      	beq.n	8000ad2 <HAL_GPIO_Init+0x216>
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	4a4c      	ldr	r2, [pc, #304]	; (8000be0 <HAL_GPIO_Init+0x324>)
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d00d      	beq.n	8000ace <HAL_GPIO_Init+0x212>
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	4a4b      	ldr	r2, [pc, #300]	; (8000be4 <HAL_GPIO_Init+0x328>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d007      	beq.n	8000aca <HAL_GPIO_Init+0x20e>
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	4a4a      	ldr	r2, [pc, #296]	; (8000be8 <HAL_GPIO_Init+0x32c>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d101      	bne.n	8000ac6 <HAL_GPIO_Init+0x20a>
 8000ac2:	2307      	movs	r3, #7
 8000ac4:	e00e      	b.n	8000ae4 <HAL_GPIO_Init+0x228>
 8000ac6:	2308      	movs	r3, #8
 8000ac8:	e00c      	b.n	8000ae4 <HAL_GPIO_Init+0x228>
 8000aca:	2306      	movs	r3, #6
 8000acc:	e00a      	b.n	8000ae4 <HAL_GPIO_Init+0x228>
 8000ace:	2305      	movs	r3, #5
 8000ad0:	e008      	b.n	8000ae4 <HAL_GPIO_Init+0x228>
 8000ad2:	2304      	movs	r3, #4
 8000ad4:	e006      	b.n	8000ae4 <HAL_GPIO_Init+0x228>
 8000ad6:	2303      	movs	r3, #3
 8000ad8:	e004      	b.n	8000ae4 <HAL_GPIO_Init+0x228>
 8000ada:	2302      	movs	r3, #2
 8000adc:	e002      	b.n	8000ae4 <HAL_GPIO_Init+0x228>
 8000ade:	2301      	movs	r3, #1
 8000ae0:	e000      	b.n	8000ae4 <HAL_GPIO_Init+0x228>
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	69fa      	ldr	r2, [r7, #28]
 8000ae6:	f002 0203 	and.w	r2, r2, #3
 8000aea:	0092      	lsls	r2, r2, #2
 8000aec:	4093      	lsls	r3, r2
 8000aee:	69ba      	ldr	r2, [r7, #24]
 8000af0:	4313      	orrs	r3, r2
 8000af2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000af4:	4934      	ldr	r1, [pc, #208]	; (8000bc8 <HAL_GPIO_Init+0x30c>)
 8000af6:	69fb      	ldr	r3, [r7, #28]
 8000af8:	089b      	lsrs	r3, r3, #2
 8000afa:	3302      	adds	r3, #2
 8000afc:	69ba      	ldr	r2, [r7, #24]
 8000afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b02:	4b3a      	ldr	r3, [pc, #232]	; (8000bec <HAL_GPIO_Init+0x330>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b08:	693b      	ldr	r3, [r7, #16]
 8000b0a:	43db      	mvns	r3, r3
 8000b0c:	69ba      	ldr	r2, [r7, #24]
 8000b0e:	4013      	ands	r3, r2
 8000b10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d003      	beq.n	8000b26 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000b1e:	69ba      	ldr	r2, [r7, #24]
 8000b20:	693b      	ldr	r3, [r7, #16]
 8000b22:	4313      	orrs	r3, r2
 8000b24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000b26:	4a31      	ldr	r2, [pc, #196]	; (8000bec <HAL_GPIO_Init+0x330>)
 8000b28:	69bb      	ldr	r3, [r7, #24]
 8000b2a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000b2c:	4b2f      	ldr	r3, [pc, #188]	; (8000bec <HAL_GPIO_Init+0x330>)
 8000b2e:	685b      	ldr	r3, [r3, #4]
 8000b30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	43db      	mvns	r3, r3
 8000b36:	69ba      	ldr	r2, [r7, #24]
 8000b38:	4013      	ands	r3, r2
 8000b3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d003      	beq.n	8000b50 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000b48:	69ba      	ldr	r2, [r7, #24]
 8000b4a:	693b      	ldr	r3, [r7, #16]
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000b50:	4a26      	ldr	r2, [pc, #152]	; (8000bec <HAL_GPIO_Init+0x330>)
 8000b52:	69bb      	ldr	r3, [r7, #24]
 8000b54:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b56:	4b25      	ldr	r3, [pc, #148]	; (8000bec <HAL_GPIO_Init+0x330>)
 8000b58:	689b      	ldr	r3, [r3, #8]
 8000b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b5c:	693b      	ldr	r3, [r7, #16]
 8000b5e:	43db      	mvns	r3, r3
 8000b60:	69ba      	ldr	r2, [r7, #24]
 8000b62:	4013      	ands	r3, r2
 8000b64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d003      	beq.n	8000b7a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000b72:	69ba      	ldr	r2, [r7, #24]
 8000b74:	693b      	ldr	r3, [r7, #16]
 8000b76:	4313      	orrs	r3, r2
 8000b78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000b7a:	4a1c      	ldr	r2, [pc, #112]	; (8000bec <HAL_GPIO_Init+0x330>)
 8000b7c:	69bb      	ldr	r3, [r7, #24]
 8000b7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b80:	4b1a      	ldr	r3, [pc, #104]	; (8000bec <HAL_GPIO_Init+0x330>)
 8000b82:	68db      	ldr	r3, [r3, #12]
 8000b84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b86:	693b      	ldr	r3, [r7, #16]
 8000b88:	43db      	mvns	r3, r3
 8000b8a:	69ba      	ldr	r2, [r7, #24]
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d003      	beq.n	8000ba4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000b9c:	69ba      	ldr	r2, [r7, #24]
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	4313      	orrs	r3, r2
 8000ba2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000ba4:	4a11      	ldr	r2, [pc, #68]	; (8000bec <HAL_GPIO_Init+0x330>)
 8000ba6:	69bb      	ldr	r3, [r7, #24]
 8000ba8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000baa:	69fb      	ldr	r3, [r7, #28]
 8000bac:	3301      	adds	r3, #1
 8000bae:	61fb      	str	r3, [r7, #28]
 8000bb0:	69fb      	ldr	r3, [r7, #28]
 8000bb2:	2b0f      	cmp	r3, #15
 8000bb4:	f67f ae90 	bls.w	80008d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000bb8:	bf00      	nop
 8000bba:	3724      	adds	r7, #36	; 0x24
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	40023800 	.word	0x40023800
 8000bc8:	40013800 	.word	0x40013800
 8000bcc:	40020000 	.word	0x40020000
 8000bd0:	40020400 	.word	0x40020400
 8000bd4:	40020800 	.word	0x40020800
 8000bd8:	40020c00 	.word	0x40020c00
 8000bdc:	40021000 	.word	0x40021000
 8000be0:	40021400 	.word	0x40021400
 8000be4:	40021800 	.word	0x40021800
 8000be8:	40021c00 	.word	0x40021c00
 8000bec:	40013c00 	.word	0x40013c00

08000bf0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
 8000bf8:	460b      	mov	r3, r1
 8000bfa:	807b      	strh	r3, [r7, #2]
 8000bfc:	4613      	mov	r3, r2
 8000bfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c00:	787b      	ldrb	r3, [r7, #1]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d003      	beq.n	8000c0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c06:	887a      	ldrh	r2, [r7, #2]
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000c0c:	e003      	b.n	8000c16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000c0e:	887b      	ldrh	r3, [r7, #2]
 8000c10:	041a      	lsls	r2, r3, #16
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	619a      	str	r2, [r3, #24]
}
 8000c16:	bf00      	nop
 8000c18:	370c      	adds	r7, #12
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr

08000c22 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c22:	b480      	push	{r7}
 8000c24:	b083      	sub	sp, #12
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	6078      	str	r0, [r7, #4]
 8000c2a:	460b      	mov	r3, r1
 8000c2c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	695a      	ldr	r2, [r3, #20]
 8000c32:	887b      	ldrh	r3, [r7, #2]
 8000c34:	401a      	ands	r2, r3
 8000c36:	887b      	ldrh	r3, [r7, #2]
 8000c38:	429a      	cmp	r2, r3
 8000c3a:	d104      	bne.n	8000c46 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000c3c:	887b      	ldrh	r3, [r7, #2]
 8000c3e:	041a      	lsls	r2, r3, #16
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8000c44:	e002      	b.n	8000c4c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8000c46:	887a      	ldrh	r2, [r7, #2]
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	619a      	str	r2, [r3, #24]
}
 8000c4c:	bf00      	nop
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr

08000c58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000c62:	4b08      	ldr	r3, [pc, #32]	; (8000c84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000c64:	695a      	ldr	r2, [r3, #20]
 8000c66:	88fb      	ldrh	r3, [r7, #6]
 8000c68:	4013      	ands	r3, r2
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d006      	beq.n	8000c7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000c6e:	4a05      	ldr	r2, [pc, #20]	; (8000c84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000c70:	88fb      	ldrh	r3, [r7, #6]
 8000c72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000c74:	88fb      	ldrh	r3, [r7, #6]
 8000c76:	4618      	mov	r0, r3
 8000c78:	f000 f806 	bl	8000c88 <HAL_GPIO_EXTI_Callback>
  }
}
 8000c7c:	bf00      	nop
 8000c7e:	3708      	adds	r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	40013c00 	.word	0x40013c00

08000c88 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000c92:	bf00      	nop
 8000c94:	370c      	adds	r7, #12
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr

08000c9e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8000c9e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ca0:	b08f      	sub	sp, #60	; 0x3c
 8000ca2:	af0a      	add	r7, sp, #40	; 0x28
 8000ca4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d101      	bne.n	8000cb0 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8000cac:	2301      	movs	r3, #1
 8000cae:	e054      	b.n	8000d5a <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d106      	bne.n	8000cd0 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8000cca:	6878      	ldr	r0, [r7, #4]
 8000ccc:	f007 f9ae 	bl	800802c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2203      	movs	r2, #3
 8000cd4:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000cdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d102      	bne.n	8000cea <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f003 fe68 	bl	80049c4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	603b      	str	r3, [r7, #0]
 8000cfa:	687e      	ldr	r6, [r7, #4]
 8000cfc:	466d      	mov	r5, sp
 8000cfe:	f106 0410 	add.w	r4, r6, #16
 8000d02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d06:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d0a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000d0e:	e885 0003 	stmia.w	r5, {r0, r1}
 8000d12:	1d33      	adds	r3, r6, #4
 8000d14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d16:	6838      	ldr	r0, [r7, #0]
 8000d18:	f003 fde2 	bl	80048e0 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	2101      	movs	r1, #1
 8000d22:	4618      	mov	r0, r3
 8000d24:	f003 fe5f 	bl	80049e6 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	603b      	str	r3, [r7, #0]
 8000d2e:	687e      	ldr	r6, [r7, #4]
 8000d30:	466d      	mov	r5, sp
 8000d32:	f106 0410 	add.w	r4, r6, #16
 8000d36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d3e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000d42:	e885 0003 	stmia.w	r5, {r0, r1}
 8000d46:	1d33      	adds	r3, r6, #4
 8000d48:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d4a:	6838      	ldr	r0, [r7, #0]
 8000d4c:	f003 ff72 	bl	8004c34 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	2201      	movs	r2, #1
 8000d54:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8000d58:	2300      	movs	r3, #0
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	3714      	adds	r7, #20
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000d62 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8000d62:	b590      	push	{r4, r7, lr}
 8000d64:	b089      	sub	sp, #36	; 0x24
 8000d66:	af04      	add	r7, sp, #16
 8000d68:	6078      	str	r0, [r7, #4]
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	4611      	mov	r1, r2
 8000d6e:	461a      	mov	r2, r3
 8000d70:	4603      	mov	r3, r0
 8000d72:	70fb      	strb	r3, [r7, #3]
 8000d74:	460b      	mov	r3, r1
 8000d76:	70bb      	strb	r3, [r7, #2]
 8000d78:	4613      	mov	r3, r2
 8000d7a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8000d82:	2b01      	cmp	r3, #1
 8000d84:	d101      	bne.n	8000d8a <HAL_HCD_HC_Init+0x28>
 8000d86:	2302      	movs	r3, #2
 8000d88:	e07f      	b.n	8000e8a <HAL_HCD_HC_Init+0x128>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8000d92:	78fa      	ldrb	r2, [r7, #3]
 8000d94:	6879      	ldr	r1, [r7, #4]
 8000d96:	4613      	mov	r3, r2
 8000d98:	009b      	lsls	r3, r3, #2
 8000d9a:	4413      	add	r3, r2
 8000d9c:	00db      	lsls	r3, r3, #3
 8000d9e:	440b      	add	r3, r1
 8000da0:	333d      	adds	r3, #61	; 0x3d
 8000da2:	2200      	movs	r2, #0
 8000da4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8000da6:	78fa      	ldrb	r2, [r7, #3]
 8000da8:	6879      	ldr	r1, [r7, #4]
 8000daa:	4613      	mov	r3, r2
 8000dac:	009b      	lsls	r3, r3, #2
 8000dae:	4413      	add	r3, r2
 8000db0:	00db      	lsls	r3, r3, #3
 8000db2:	440b      	add	r3, r1
 8000db4:	3338      	adds	r3, #56	; 0x38
 8000db6:	787a      	ldrb	r2, [r7, #1]
 8000db8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8000dba:	78fa      	ldrb	r2, [r7, #3]
 8000dbc:	6879      	ldr	r1, [r7, #4]
 8000dbe:	4613      	mov	r3, r2
 8000dc0:	009b      	lsls	r3, r3, #2
 8000dc2:	4413      	add	r3, r2
 8000dc4:	00db      	lsls	r3, r3, #3
 8000dc6:	440b      	add	r3, r1
 8000dc8:	3340      	adds	r3, #64	; 0x40
 8000dca:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000dcc:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8000dce:	78fa      	ldrb	r2, [r7, #3]
 8000dd0:	6879      	ldr	r1, [r7, #4]
 8000dd2:	4613      	mov	r3, r2
 8000dd4:	009b      	lsls	r3, r3, #2
 8000dd6:	4413      	add	r3, r2
 8000dd8:	00db      	lsls	r3, r3, #3
 8000dda:	440b      	add	r3, r1
 8000ddc:	3339      	adds	r3, #57	; 0x39
 8000dde:	78fa      	ldrb	r2, [r7, #3]
 8000de0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8000de2:	78fa      	ldrb	r2, [r7, #3]
 8000de4:	6879      	ldr	r1, [r7, #4]
 8000de6:	4613      	mov	r3, r2
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	4413      	add	r3, r2
 8000dec:	00db      	lsls	r3, r3, #3
 8000dee:	440b      	add	r3, r1
 8000df0:	333f      	adds	r3, #63	; 0x3f
 8000df2:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000df6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8000df8:	78fa      	ldrb	r2, [r7, #3]
 8000dfa:	78bb      	ldrb	r3, [r7, #2]
 8000dfc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e00:	b2d8      	uxtb	r0, r3
 8000e02:	6879      	ldr	r1, [r7, #4]
 8000e04:	4613      	mov	r3, r2
 8000e06:	009b      	lsls	r3, r3, #2
 8000e08:	4413      	add	r3, r2
 8000e0a:	00db      	lsls	r3, r3, #3
 8000e0c:	440b      	add	r3, r1
 8000e0e:	333a      	adds	r3, #58	; 0x3a
 8000e10:	4602      	mov	r2, r0
 8000e12:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8000e14:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	da0a      	bge.n	8000e32 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8000e1c:	78fa      	ldrb	r2, [r7, #3]
 8000e1e:	6879      	ldr	r1, [r7, #4]
 8000e20:	4613      	mov	r3, r2
 8000e22:	009b      	lsls	r3, r3, #2
 8000e24:	4413      	add	r3, r2
 8000e26:	00db      	lsls	r3, r3, #3
 8000e28:	440b      	add	r3, r1
 8000e2a:	333b      	adds	r3, #59	; 0x3b
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	701a      	strb	r2, [r3, #0]
 8000e30:	e009      	b.n	8000e46 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8000e32:	78fa      	ldrb	r2, [r7, #3]
 8000e34:	6879      	ldr	r1, [r7, #4]
 8000e36:	4613      	mov	r3, r2
 8000e38:	009b      	lsls	r3, r3, #2
 8000e3a:	4413      	add	r3, r2
 8000e3c:	00db      	lsls	r3, r3, #3
 8000e3e:	440b      	add	r3, r1
 8000e40:	333b      	adds	r3, #59	; 0x3b
 8000e42:	2200      	movs	r2, #0
 8000e44:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8000e46:	78fa      	ldrb	r2, [r7, #3]
 8000e48:	6879      	ldr	r1, [r7, #4]
 8000e4a:	4613      	mov	r3, r2
 8000e4c:	009b      	lsls	r3, r3, #2
 8000e4e:	4413      	add	r3, r2
 8000e50:	00db      	lsls	r3, r3, #3
 8000e52:	440b      	add	r3, r1
 8000e54:	333c      	adds	r3, #60	; 0x3c
 8000e56:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000e5a:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6818      	ldr	r0, [r3, #0]
 8000e60:	787c      	ldrb	r4, [r7, #1]
 8000e62:	78ba      	ldrb	r2, [r7, #2]
 8000e64:	78f9      	ldrb	r1, [r7, #3]
 8000e66:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000e68:	9302      	str	r3, [sp, #8]
 8000e6a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000e6e:	9301      	str	r3, [sp, #4]
 8000e70:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e74:	9300      	str	r3, [sp, #0]
 8000e76:	4623      	mov	r3, r4
 8000e78:	f004 f85e 	bl	8004f38 <USB_HC_Init>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	2200      	movs	r2, #0
 8000e84:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8000e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3714      	adds	r7, #20
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd90      	pop	{r4, r7, pc}

08000e92 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b084      	sub	sp, #16
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
 8000e9a:	460b      	mov	r3, r1
 8000e9c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d101      	bne.n	8000eb0 <HAL_HCD_HC_Halt+0x1e>
 8000eac:	2302      	movs	r3, #2
 8000eae:	e00f      	b.n	8000ed0 <HAL_HCD_HC_Halt+0x3e>
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	78fa      	ldrb	r2, [r7, #3]
 8000ebe:	4611      	mov	r1, r2
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f004 fa98 	bl	80053f6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	2200      	movs	r2, #0
 8000eca:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8000ece:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3710      	adds	r7, #16
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
 8000ee0:	4608      	mov	r0, r1
 8000ee2:	4611      	mov	r1, r2
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	70fb      	strb	r3, [r7, #3]
 8000eea:	460b      	mov	r3, r1
 8000eec:	70bb      	strb	r3, [r7, #2]
 8000eee:	4613      	mov	r3, r2
 8000ef0:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8000ef2:	78fa      	ldrb	r2, [r7, #3]
 8000ef4:	6879      	ldr	r1, [r7, #4]
 8000ef6:	4613      	mov	r3, r2
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	4413      	add	r3, r2
 8000efc:	00db      	lsls	r3, r3, #3
 8000efe:	440b      	add	r3, r1
 8000f00:	333b      	adds	r3, #59	; 0x3b
 8000f02:	78ba      	ldrb	r2, [r7, #2]
 8000f04:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8000f06:	78fa      	ldrb	r2, [r7, #3]
 8000f08:	6879      	ldr	r1, [r7, #4]
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	4413      	add	r3, r2
 8000f10:	00db      	lsls	r3, r3, #3
 8000f12:	440b      	add	r3, r1
 8000f14:	333f      	adds	r3, #63	; 0x3f
 8000f16:	787a      	ldrb	r2, [r7, #1]
 8000f18:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8000f1a:	7c3b      	ldrb	r3, [r7, #16]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d10a      	bne.n	8000f36 <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8000f20:	78fa      	ldrb	r2, [r7, #3]
 8000f22:	6879      	ldr	r1, [r7, #4]
 8000f24:	4613      	mov	r3, r2
 8000f26:	009b      	lsls	r3, r3, #2
 8000f28:	4413      	add	r3, r2
 8000f2a:	00db      	lsls	r3, r3, #3
 8000f2c:	440b      	add	r3, r1
 8000f2e:	3342      	adds	r3, #66	; 0x42
 8000f30:	2203      	movs	r2, #3
 8000f32:	701a      	strb	r2, [r3, #0]
 8000f34:	e009      	b.n	8000f4a <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000f36:	78fa      	ldrb	r2, [r7, #3]
 8000f38:	6879      	ldr	r1, [r7, #4]
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	4413      	add	r3, r2
 8000f40:	00db      	lsls	r3, r3, #3
 8000f42:	440b      	add	r3, r1
 8000f44:	3342      	adds	r3, #66	; 0x42
 8000f46:	2202      	movs	r2, #2
 8000f48:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8000f4a:	787b      	ldrb	r3, [r7, #1]
 8000f4c:	2b03      	cmp	r3, #3
 8000f4e:	f200 80d6 	bhi.w	80010fe <HAL_HCD_HC_SubmitRequest+0x226>
 8000f52:	a201      	add	r2, pc, #4	; (adr r2, 8000f58 <HAL_HCD_HC_SubmitRequest+0x80>)
 8000f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f58:	08000f69 	.word	0x08000f69
 8000f5c:	080010e9 	.word	0x080010e9
 8000f60:	08000fd5 	.word	0x08000fd5
 8000f64:	0800105f 	.word	0x0800105f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8000f68:	7c3b      	ldrb	r3, [r7, #16]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	f040 80c9 	bne.w	8001102 <HAL_HCD_HC_SubmitRequest+0x22a>
 8000f70:	78bb      	ldrb	r3, [r7, #2]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	f040 80c5 	bne.w	8001102 <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8000f78:	8b3b      	ldrh	r3, [r7, #24]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d109      	bne.n	8000f92 <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8000f7e:	78fa      	ldrb	r2, [r7, #3]
 8000f80:	6879      	ldr	r1, [r7, #4]
 8000f82:	4613      	mov	r3, r2
 8000f84:	009b      	lsls	r3, r3, #2
 8000f86:	4413      	add	r3, r2
 8000f88:	00db      	lsls	r3, r3, #3
 8000f8a:	440b      	add	r3, r1
 8000f8c:	3351      	adds	r3, #81	; 0x51
 8000f8e:	2201      	movs	r2, #1
 8000f90:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000f92:	78fa      	ldrb	r2, [r7, #3]
 8000f94:	6879      	ldr	r1, [r7, #4]
 8000f96:	4613      	mov	r3, r2
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	4413      	add	r3, r2
 8000f9c:	00db      	lsls	r3, r3, #3
 8000f9e:	440b      	add	r3, r1
 8000fa0:	3351      	adds	r3, #81	; 0x51
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d10a      	bne.n	8000fbe <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000fa8:	78fa      	ldrb	r2, [r7, #3]
 8000faa:	6879      	ldr	r1, [r7, #4]
 8000fac:	4613      	mov	r3, r2
 8000fae:	009b      	lsls	r3, r3, #2
 8000fb0:	4413      	add	r3, r2
 8000fb2:	00db      	lsls	r3, r3, #3
 8000fb4:	440b      	add	r3, r1
 8000fb6:	3342      	adds	r3, #66	; 0x42
 8000fb8:	2200      	movs	r2, #0
 8000fba:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8000fbc:	e0a1      	b.n	8001102 <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000fbe:	78fa      	ldrb	r2, [r7, #3]
 8000fc0:	6879      	ldr	r1, [r7, #4]
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	009b      	lsls	r3, r3, #2
 8000fc6:	4413      	add	r3, r2
 8000fc8:	00db      	lsls	r3, r3, #3
 8000fca:	440b      	add	r3, r1
 8000fcc:	3342      	adds	r3, #66	; 0x42
 8000fce:	2202      	movs	r2, #2
 8000fd0:	701a      	strb	r2, [r3, #0]
      break;
 8000fd2:	e096      	b.n	8001102 <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8000fd4:	78bb      	ldrb	r3, [r7, #2]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d120      	bne.n	800101c <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000fda:	78fa      	ldrb	r2, [r7, #3]
 8000fdc:	6879      	ldr	r1, [r7, #4]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	009b      	lsls	r3, r3, #2
 8000fe2:	4413      	add	r3, r2
 8000fe4:	00db      	lsls	r3, r3, #3
 8000fe6:	440b      	add	r3, r1
 8000fe8:	3351      	adds	r3, #81	; 0x51
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d10a      	bne.n	8001006 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000ff0:	78fa      	ldrb	r2, [r7, #3]
 8000ff2:	6879      	ldr	r1, [r7, #4]
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	009b      	lsls	r3, r3, #2
 8000ff8:	4413      	add	r3, r2
 8000ffa:	00db      	lsls	r3, r3, #3
 8000ffc:	440b      	add	r3, r1
 8000ffe:	3342      	adds	r3, #66	; 0x42
 8001000:	2200      	movs	r2, #0
 8001002:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001004:	e07e      	b.n	8001104 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001006:	78fa      	ldrb	r2, [r7, #3]
 8001008:	6879      	ldr	r1, [r7, #4]
 800100a:	4613      	mov	r3, r2
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	4413      	add	r3, r2
 8001010:	00db      	lsls	r3, r3, #3
 8001012:	440b      	add	r3, r1
 8001014:	3342      	adds	r3, #66	; 0x42
 8001016:	2202      	movs	r2, #2
 8001018:	701a      	strb	r2, [r3, #0]
      break;
 800101a:	e073      	b.n	8001104 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800101c:	78fa      	ldrb	r2, [r7, #3]
 800101e:	6879      	ldr	r1, [r7, #4]
 8001020:	4613      	mov	r3, r2
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	4413      	add	r3, r2
 8001026:	00db      	lsls	r3, r3, #3
 8001028:	440b      	add	r3, r1
 800102a:	3350      	adds	r3, #80	; 0x50
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d10a      	bne.n	8001048 <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001032:	78fa      	ldrb	r2, [r7, #3]
 8001034:	6879      	ldr	r1, [r7, #4]
 8001036:	4613      	mov	r3, r2
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	4413      	add	r3, r2
 800103c:	00db      	lsls	r3, r3, #3
 800103e:	440b      	add	r3, r1
 8001040:	3342      	adds	r3, #66	; 0x42
 8001042:	2200      	movs	r2, #0
 8001044:	701a      	strb	r2, [r3, #0]
      break;
 8001046:	e05d      	b.n	8001104 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001048:	78fa      	ldrb	r2, [r7, #3]
 800104a:	6879      	ldr	r1, [r7, #4]
 800104c:	4613      	mov	r3, r2
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	4413      	add	r3, r2
 8001052:	00db      	lsls	r3, r3, #3
 8001054:	440b      	add	r3, r1
 8001056:	3342      	adds	r3, #66	; 0x42
 8001058:	2202      	movs	r2, #2
 800105a:	701a      	strb	r2, [r3, #0]
      break;
 800105c:	e052      	b.n	8001104 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800105e:	78bb      	ldrb	r3, [r7, #2]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d120      	bne.n	80010a6 <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001064:	78fa      	ldrb	r2, [r7, #3]
 8001066:	6879      	ldr	r1, [r7, #4]
 8001068:	4613      	mov	r3, r2
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	4413      	add	r3, r2
 800106e:	00db      	lsls	r3, r3, #3
 8001070:	440b      	add	r3, r1
 8001072:	3351      	adds	r3, #81	; 0x51
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d10a      	bne.n	8001090 <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800107a:	78fa      	ldrb	r2, [r7, #3]
 800107c:	6879      	ldr	r1, [r7, #4]
 800107e:	4613      	mov	r3, r2
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	4413      	add	r3, r2
 8001084:	00db      	lsls	r3, r3, #3
 8001086:	440b      	add	r3, r1
 8001088:	3342      	adds	r3, #66	; 0x42
 800108a:	2200      	movs	r2, #0
 800108c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800108e:	e039      	b.n	8001104 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001090:	78fa      	ldrb	r2, [r7, #3]
 8001092:	6879      	ldr	r1, [r7, #4]
 8001094:	4613      	mov	r3, r2
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	4413      	add	r3, r2
 800109a:	00db      	lsls	r3, r3, #3
 800109c:	440b      	add	r3, r1
 800109e:	3342      	adds	r3, #66	; 0x42
 80010a0:	2202      	movs	r2, #2
 80010a2:	701a      	strb	r2, [r3, #0]
      break;
 80010a4:	e02e      	b.n	8001104 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80010a6:	78fa      	ldrb	r2, [r7, #3]
 80010a8:	6879      	ldr	r1, [r7, #4]
 80010aa:	4613      	mov	r3, r2
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	4413      	add	r3, r2
 80010b0:	00db      	lsls	r3, r3, #3
 80010b2:	440b      	add	r3, r1
 80010b4:	3350      	adds	r3, #80	; 0x50
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d10a      	bne.n	80010d2 <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80010bc:	78fa      	ldrb	r2, [r7, #3]
 80010be:	6879      	ldr	r1, [r7, #4]
 80010c0:	4613      	mov	r3, r2
 80010c2:	009b      	lsls	r3, r3, #2
 80010c4:	4413      	add	r3, r2
 80010c6:	00db      	lsls	r3, r3, #3
 80010c8:	440b      	add	r3, r1
 80010ca:	3342      	adds	r3, #66	; 0x42
 80010cc:	2200      	movs	r2, #0
 80010ce:	701a      	strb	r2, [r3, #0]
      break;
 80010d0:	e018      	b.n	8001104 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80010d2:	78fa      	ldrb	r2, [r7, #3]
 80010d4:	6879      	ldr	r1, [r7, #4]
 80010d6:	4613      	mov	r3, r2
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	4413      	add	r3, r2
 80010dc:	00db      	lsls	r3, r3, #3
 80010de:	440b      	add	r3, r1
 80010e0:	3342      	adds	r3, #66	; 0x42
 80010e2:	2202      	movs	r2, #2
 80010e4:	701a      	strb	r2, [r3, #0]
      break;
 80010e6:	e00d      	b.n	8001104 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80010e8:	78fa      	ldrb	r2, [r7, #3]
 80010ea:	6879      	ldr	r1, [r7, #4]
 80010ec:	4613      	mov	r3, r2
 80010ee:	009b      	lsls	r3, r3, #2
 80010f0:	4413      	add	r3, r2
 80010f2:	00db      	lsls	r3, r3, #3
 80010f4:	440b      	add	r3, r1
 80010f6:	3342      	adds	r3, #66	; 0x42
 80010f8:	2200      	movs	r2, #0
 80010fa:	701a      	strb	r2, [r3, #0]
      break;
 80010fc:	e002      	b.n	8001104 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 80010fe:	bf00      	nop
 8001100:	e000      	b.n	8001104 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 8001102:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001104:	78fa      	ldrb	r2, [r7, #3]
 8001106:	6879      	ldr	r1, [r7, #4]
 8001108:	4613      	mov	r3, r2
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	4413      	add	r3, r2
 800110e:	00db      	lsls	r3, r3, #3
 8001110:	440b      	add	r3, r1
 8001112:	3344      	adds	r3, #68	; 0x44
 8001114:	697a      	ldr	r2, [r7, #20]
 8001116:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001118:	78fa      	ldrb	r2, [r7, #3]
 800111a:	8b39      	ldrh	r1, [r7, #24]
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	4613      	mov	r3, r2
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	4413      	add	r3, r2
 8001124:	00db      	lsls	r3, r3, #3
 8001126:	4403      	add	r3, r0
 8001128:	3348      	adds	r3, #72	; 0x48
 800112a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800112c:	78fa      	ldrb	r2, [r7, #3]
 800112e:	6879      	ldr	r1, [r7, #4]
 8001130:	4613      	mov	r3, r2
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	4413      	add	r3, r2
 8001136:	00db      	lsls	r3, r3, #3
 8001138:	440b      	add	r3, r1
 800113a:	335c      	adds	r3, #92	; 0x5c
 800113c:	2200      	movs	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001140:	78fa      	ldrb	r2, [r7, #3]
 8001142:	6879      	ldr	r1, [r7, #4]
 8001144:	4613      	mov	r3, r2
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	4413      	add	r3, r2
 800114a:	00db      	lsls	r3, r3, #3
 800114c:	440b      	add	r3, r1
 800114e:	334c      	adds	r3, #76	; 0x4c
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001154:	78fa      	ldrb	r2, [r7, #3]
 8001156:	6879      	ldr	r1, [r7, #4]
 8001158:	4613      	mov	r3, r2
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	4413      	add	r3, r2
 800115e:	00db      	lsls	r3, r3, #3
 8001160:	440b      	add	r3, r1
 8001162:	3339      	adds	r3, #57	; 0x39
 8001164:	78fa      	ldrb	r2, [r7, #3]
 8001166:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001168:	78fa      	ldrb	r2, [r7, #3]
 800116a:	6879      	ldr	r1, [r7, #4]
 800116c:	4613      	mov	r3, r2
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	4413      	add	r3, r2
 8001172:	00db      	lsls	r3, r3, #3
 8001174:	440b      	add	r3, r1
 8001176:	335d      	adds	r3, #93	; 0x5d
 8001178:	2200      	movs	r2, #0
 800117a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6818      	ldr	r0, [r3, #0]
 8001180:	78fa      	ldrb	r2, [r7, #3]
 8001182:	4613      	mov	r3, r2
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	4413      	add	r3, r2
 8001188:	00db      	lsls	r3, r3, #3
 800118a:	3338      	adds	r3, #56	; 0x38
 800118c:	687a      	ldr	r2, [r7, #4]
 800118e:	18d1      	adds	r1, r2, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	691b      	ldr	r3, [r3, #16]
 8001194:	b2db      	uxtb	r3, r3
 8001196:	461a      	mov	r2, r3
 8001198:	f003 ffd8 	bl	800514c <USB_HC_StartXfer>
 800119c:	4603      	mov	r3, r0
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop

080011a8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4618      	mov	r0, r3
 80011c0:	f003 fcf5 	bl	8004bae <USB_GetMode>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	f040 80f1 	bne.w	80013ae <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4618      	mov	r0, r3
 80011d2:	f003 fcd9 	bl	8004b88 <USB_ReadInterrupts>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	f000 80e7 	beq.w	80013ac <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f003 fcd0 	bl	8004b88 <USB_ReadInterrupts>
 80011e8:	4603      	mov	r3, r0
 80011ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80011f2:	d104      	bne.n	80011fe <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80011fc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4618      	mov	r0, r3
 8001204:	f003 fcc0 	bl	8004b88 <USB_ReadInterrupts>
 8001208:	4603      	mov	r3, r0
 800120a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800120e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001212:	d104      	bne.n	800121e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800121c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4618      	mov	r0, r3
 8001224:	f003 fcb0 	bl	8004b88 <USB_ReadInterrupts>
 8001228:	4603      	mov	r3, r0
 800122a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800122e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001232:	d104      	bne.n	800123e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800123c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4618      	mov	r0, r3
 8001244:	f003 fca0 	bl	8004b88 <USB_ReadInterrupts>
 8001248:	4603      	mov	r3, r0
 800124a:	f003 0302 	and.w	r3, r3, #2
 800124e:	2b02      	cmp	r3, #2
 8001250:	d103      	bne.n	800125a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	2202      	movs	r2, #2
 8001258:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4618      	mov	r0, r3
 8001260:	f003 fc92 	bl	8004b88 <USB_ReadInterrupts>
 8001264:	4603      	mov	r3, r0
 8001266:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800126a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800126e:	d117      	bne.n	80012a0 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	68fa      	ldr	r2, [r7, #12]
 800127a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800127e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8001282:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 8001284:	6878      	ldr	r0, [r7, #4]
 8001286:	f006 ff4f 	bl	8008128 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	2101      	movs	r1, #1
 8001290:	4618      	mov	r0, r3
 8001292:	f003 fd8b 	bl	8004dac <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800129e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4618      	mov	r0, r3
 80012a6:	f003 fc6f 	bl	8004b88 <USB_ReadInterrupts>
 80012aa:	4603      	mov	r3, r0
 80012ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80012b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012b4:	d102      	bne.n	80012bc <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f001 f8c8 	bl	800244c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f003 fc61 	bl	8004b88 <USB_ReadInterrupts>
 80012c6:	4603      	mov	r3, r0
 80012c8:	f003 0308 	and.w	r3, r3, #8
 80012cc:	2b08      	cmp	r3, #8
 80012ce:	d106      	bne.n	80012de <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f006 ff0d 	bl	80080f0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	2208      	movs	r2, #8
 80012dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f003 fc50 	bl	8004b88 <USB_ReadInterrupts>
 80012e8:	4603      	mov	r3, r0
 80012ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012ee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80012f2:	d138      	bne.n	8001366 <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f004 f86b 	bl	80053d4 <USB_HC_ReadInterrupt>
 80012fe:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001300:	2300      	movs	r3, #0
 8001302:	617b      	str	r3, [r7, #20]
 8001304:	e025      	b.n	8001352 <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	f003 030f 	and.w	r3, r3, #15
 800130c:	68ba      	ldr	r2, [r7, #8]
 800130e:	fa22 f303 	lsr.w	r3, r2, r3
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	2b00      	cmp	r3, #0
 8001318:	d018      	beq.n	800134c <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	015a      	lsls	r2, r3, #5
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	4413      	add	r3, r2
 8001322:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800132c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001330:	d106      	bne.n	8001340 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	b2db      	uxtb	r3, r3
 8001336:	4619      	mov	r1, r3
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f000 f8cf 	bl	80014dc <HCD_HC_IN_IRQHandler>
 800133e:	e005      	b.n	800134c <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	b2db      	uxtb	r3, r3
 8001344:	4619      	mov	r1, r3
 8001346:	6878      	ldr	r0, [r7, #4]
 8001348:	f000 fc5f 	bl	8001c0a <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	3301      	adds	r3, #1
 8001350:	617b      	str	r3, [r7, #20]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	697a      	ldr	r2, [r7, #20]
 8001358:	429a      	cmp	r2, r3
 800135a:	d3d4      	bcc.n	8001306 <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001364:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4618      	mov	r0, r3
 800136c:	f003 fc0c 	bl	8004b88 <USB_ReadInterrupts>
 8001370:	4603      	mov	r3, r0
 8001372:	f003 0310 	and.w	r3, r3, #16
 8001376:	2b10      	cmp	r3, #16
 8001378:	d101      	bne.n	800137e <HAL_HCD_IRQHandler+0x1d6>
 800137a:	2301      	movs	r3, #1
 800137c:	e000      	b.n	8001380 <HAL_HCD_IRQHandler+0x1d8>
 800137e:	2300      	movs	r3, #0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d014      	beq.n	80013ae <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	699a      	ldr	r2, [r3, #24]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f022 0210 	bic.w	r2, r2, #16
 8001392:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	f000 ffad 	bl	80022f4 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	699a      	ldr	r2, [r3, #24]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f042 0210 	orr.w	r2, r2, #16
 80013a8:	619a      	str	r2, [r3, #24]
 80013aa:	e000      	b.n	80013ae <HAL_HCD_IRQHandler+0x206>
      return;
 80013ac:	bf00      	nop
    }
  }
}
 80013ae:	3718      	adds	r7, #24
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d101      	bne.n	80013ca <HAL_HCD_Start+0x16>
 80013c6:	2302      	movs	r3, #2
 80013c8:	e013      	b.n	80013f2 <HAL_HCD_Start+0x3e>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2201      	movs	r2, #1
 80013ce:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4618      	mov	r0, r3
 80013d8:	f003 fae3 	bl	80049a2 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2101      	movs	r1, #1
 80013e2:	4618      	mov	r0, r3
 80013e4:	f003 fd46 	bl	8004e74 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2200      	movs	r2, #0
 80013ec:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 80013f0:	2300      	movs	r3, #0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}

080013fa <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80013fa:	b580      	push	{r7, lr}
 80013fc:	b082      	sub	sp, #8
 80013fe:	af00      	add	r7, sp, #0
 8001400:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001408:	2b01      	cmp	r3, #1
 800140a:	d101      	bne.n	8001410 <HAL_HCD_Stop+0x16>
 800140c:	2302      	movs	r3, #2
 800140e:	e00d      	b.n	800142c <HAL_HCD_Stop+0x32>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2201      	movs	r2, #1
 8001414:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4618      	mov	r0, r3
 800141e:	f004 f925 	bl	800566c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2200      	movs	r2, #0
 8001426:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 800142a:	2300      	movs	r3, #0
}
 800142c:	4618      	mov	r0, r3
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}

08001434 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4618      	mov	r0, r3
 8001442:	f003 fced 	bl	8004e20 <USB_ResetPort>
 8001446:	4603      	mov	r3, r0
}
 8001448:	4618      	mov	r0, r3
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	460b      	mov	r3, r1
 800145a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800145c:	78fa      	ldrb	r2, [r7, #3]
 800145e:	6879      	ldr	r1, [r7, #4]
 8001460:	4613      	mov	r3, r2
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	4413      	add	r3, r2
 8001466:	00db      	lsls	r3, r3, #3
 8001468:	440b      	add	r3, r1
 800146a:	335c      	adds	r3, #92	; 0x5c
 800146c:	781b      	ldrb	r3, [r3, #0]
}
 800146e:	4618      	mov	r0, r3
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr

0800147a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800147a:	b480      	push	{r7}
 800147c:	b083      	sub	sp, #12
 800147e:	af00      	add	r7, sp, #0
 8001480:	6078      	str	r0, [r7, #4]
 8001482:	460b      	mov	r3, r1
 8001484:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001486:	78fa      	ldrb	r2, [r7, #3]
 8001488:	6879      	ldr	r1, [r7, #4]
 800148a:	4613      	mov	r3, r2
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	4413      	add	r3, r2
 8001490:	00db      	lsls	r3, r3, #3
 8001492:	440b      	add	r3, r1
 8001494:	334c      	adds	r3, #76	; 0x4c
 8001496:	681b      	ldr	r3, [r3, #0]
}
 8001498:	4618      	mov	r0, r3
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f003 fd2f 	bl	8004f14 <USB_GetCurrentFrame>
 80014b6:	4603      	mov	r3, r0
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f003 fd0a 	bl	8004ee6 <USB_GetHostSpeed>
 80014d2:	4603      	mov	r3, r0
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	460b      	mov	r3, r1
 80014e6:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80014f2:	78fb      	ldrb	r3, [r7, #3]
 80014f4:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	015a      	lsls	r2, r3, #5
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	4413      	add	r3, r2
 80014fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	f003 0304 	and.w	r3, r3, #4
 8001508:	2b04      	cmp	r3, #4
 800150a:	d119      	bne.n	8001540 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	015a      	lsls	r2, r3, #5
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	4413      	add	r3, r2
 8001514:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001518:	461a      	mov	r2, r3
 800151a:	2304      	movs	r3, #4
 800151c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	015a      	lsls	r2, r3, #5
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	4413      	add	r3, r2
 8001526:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	68fa      	ldr	r2, [r7, #12]
 800152e:	0151      	lsls	r1, r2, #5
 8001530:	693a      	ldr	r2, [r7, #16]
 8001532:	440a      	add	r2, r1
 8001534:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001538:	f043 0302 	orr.w	r3, r3, #2
 800153c:	60d3      	str	r3, [r2, #12]
 800153e:	e095      	b.n	800166c <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	015a      	lsls	r2, r3, #5
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	4413      	add	r3, r2
 8001548:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	f003 0320 	and.w	r3, r3, #32
 8001552:	2b20      	cmp	r3, #32
 8001554:	d109      	bne.n	800156a <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	015a      	lsls	r2, r3, #5
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	4413      	add	r3, r2
 800155e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001562:	461a      	mov	r2, r3
 8001564:	2320      	movs	r3, #32
 8001566:	6093      	str	r3, [r2, #8]
 8001568:	e080      	b.n	800166c <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	015a      	lsls	r2, r3, #5
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	4413      	add	r3, r2
 8001572:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	f003 0308 	and.w	r3, r3, #8
 800157c:	2b08      	cmp	r3, #8
 800157e:	d134      	bne.n	80015ea <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	015a      	lsls	r2, r3, #5
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	4413      	add	r3, r2
 8001588:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800158c:	68db      	ldr	r3, [r3, #12]
 800158e:	68fa      	ldr	r2, [r7, #12]
 8001590:	0151      	lsls	r1, r2, #5
 8001592:	693a      	ldr	r2, [r7, #16]
 8001594:	440a      	add	r2, r1
 8001596:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800159a:	f043 0302 	orr.w	r3, r3, #2
 800159e:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80015a0:	6879      	ldr	r1, [r7, #4]
 80015a2:	68fa      	ldr	r2, [r7, #12]
 80015a4:	4613      	mov	r3, r2
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	4413      	add	r3, r2
 80015aa:	00db      	lsls	r3, r3, #3
 80015ac:	440b      	add	r3, r1
 80015ae:	335d      	adds	r3, #93	; 0x5d
 80015b0:	2205      	movs	r2, #5
 80015b2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	015a      	lsls	r2, r3, #5
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	4413      	add	r3, r2
 80015bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015c0:	461a      	mov	r2, r3
 80015c2:	2310      	movs	r3, #16
 80015c4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	015a      	lsls	r2, r3, #5
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	4413      	add	r3, r2
 80015ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015d2:	461a      	mov	r2, r3
 80015d4:	2308      	movs	r3, #8
 80015d6:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	68fa      	ldr	r2, [r7, #12]
 80015de:	b2d2      	uxtb	r2, r2
 80015e0:	4611      	mov	r1, r2
 80015e2:	4618      	mov	r0, r3
 80015e4:	f003 ff07 	bl	80053f6 <USB_HC_Halt>
 80015e8:	e040      	b.n	800166c <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	015a      	lsls	r2, r3, #5
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	4413      	add	r3, r2
 80015f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001600:	d134      	bne.n	800166c <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	015a      	lsls	r2, r3, #5
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	4413      	add	r3, r2
 800160a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	68fa      	ldr	r2, [r7, #12]
 8001612:	0151      	lsls	r1, r2, #5
 8001614:	693a      	ldr	r2, [r7, #16]
 8001616:	440a      	add	r2, r1
 8001618:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800161c:	f043 0302 	orr.w	r3, r3, #2
 8001620:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	68fa      	ldr	r2, [r7, #12]
 8001628:	b2d2      	uxtb	r2, r2
 800162a:	4611      	mov	r1, r2
 800162c:	4618      	mov	r0, r3
 800162e:	f003 fee2 	bl	80053f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	015a      	lsls	r2, r3, #5
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	4413      	add	r3, r2
 800163a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800163e:	461a      	mov	r2, r3
 8001640:	2310      	movs	r3, #16
 8001642:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001644:	6879      	ldr	r1, [r7, #4]
 8001646:	68fa      	ldr	r2, [r7, #12]
 8001648:	4613      	mov	r3, r2
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	4413      	add	r3, r2
 800164e:	00db      	lsls	r3, r3, #3
 8001650:	440b      	add	r3, r1
 8001652:	335d      	adds	r3, #93	; 0x5d
 8001654:	2208      	movs	r2, #8
 8001656:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	015a      	lsls	r2, r3, #5
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	4413      	add	r3, r2
 8001660:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001664:	461a      	mov	r2, r3
 8001666:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800166a:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	015a      	lsls	r2, r3, #5
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	4413      	add	r3, r2
 8001674:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800167e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001682:	d122      	bne.n	80016ca <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	015a      	lsls	r2, r3, #5
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	4413      	add	r3, r2
 800168c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	68fa      	ldr	r2, [r7, #12]
 8001694:	0151      	lsls	r1, r2, #5
 8001696:	693a      	ldr	r2, [r7, #16]
 8001698:	440a      	add	r2, r1
 800169a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800169e:	f043 0302 	orr.w	r3, r3, #2
 80016a2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	68fa      	ldr	r2, [r7, #12]
 80016aa:	b2d2      	uxtb	r2, r2
 80016ac:	4611      	mov	r1, r2
 80016ae:	4618      	mov	r0, r3
 80016b0:	f003 fea1 	bl	80053f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	015a      	lsls	r2, r3, #5
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	4413      	add	r3, r2
 80016bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016c0:	461a      	mov	r2, r3
 80016c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016c6:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80016c8:	e29b      	b.n	8001c02 <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	015a      	lsls	r2, r3, #5
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	4413      	add	r3, r2
 80016d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	f003 0301 	and.w	r3, r3, #1
 80016dc:	2b01      	cmp	r3, #1
 80016de:	f040 80c1 	bne.w	8001864 <HCD_HC_IN_IRQHandler+0x388>
    if (hhcd->Init.dma_enable != 0U)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	691b      	ldr	r3, [r3, #16]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d01b      	beq.n	8001722 <HCD_HC_IN_IRQHandler+0x246>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80016ea:	6879      	ldr	r1, [r7, #4]
 80016ec:	68fa      	ldr	r2, [r7, #12]
 80016ee:	4613      	mov	r3, r2
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	4413      	add	r3, r2
 80016f4:	00db      	lsls	r3, r3, #3
 80016f6:	440b      	add	r3, r1
 80016f8:	3348      	adds	r3, #72	; 0x48
 80016fa:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	0159      	lsls	r1, r3, #5
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	440b      	add	r3, r1
 8001704:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001708:	691b      	ldr	r3, [r3, #16]
 800170a:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 800170e:	1ad1      	subs	r1, r2, r3
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	68fa      	ldr	r2, [r7, #12]
 8001714:	4613      	mov	r3, r2
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	4413      	add	r3, r2
 800171a:	00db      	lsls	r3, r3, #3
 800171c:	4403      	add	r3, r0
 800171e:	334c      	adds	r3, #76	; 0x4c
 8001720:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001722:	6879      	ldr	r1, [r7, #4]
 8001724:	68fa      	ldr	r2, [r7, #12]
 8001726:	4613      	mov	r3, r2
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	4413      	add	r3, r2
 800172c:	00db      	lsls	r3, r3, #3
 800172e:	440b      	add	r3, r1
 8001730:	335d      	adds	r3, #93	; 0x5d
 8001732:	2201      	movs	r2, #1
 8001734:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001736:	6879      	ldr	r1, [r7, #4]
 8001738:	68fa      	ldr	r2, [r7, #12]
 800173a:	4613      	mov	r3, r2
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	4413      	add	r3, r2
 8001740:	00db      	lsls	r3, r3, #3
 8001742:	440b      	add	r3, r1
 8001744:	3358      	adds	r3, #88	; 0x58
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	015a      	lsls	r2, r3, #5
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	4413      	add	r3, r2
 8001752:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001756:	461a      	mov	r2, r3
 8001758:	2301      	movs	r3, #1
 800175a:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800175c:	6879      	ldr	r1, [r7, #4]
 800175e:	68fa      	ldr	r2, [r7, #12]
 8001760:	4613      	mov	r3, r2
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	4413      	add	r3, r2
 8001766:	00db      	lsls	r3, r3, #3
 8001768:	440b      	add	r3, r1
 800176a:	333f      	adds	r3, #63	; 0x3f
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d00a      	beq.n	8001788 <HCD_HC_IN_IRQHandler+0x2ac>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001772:	6879      	ldr	r1, [r7, #4]
 8001774:	68fa      	ldr	r2, [r7, #12]
 8001776:	4613      	mov	r3, r2
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	4413      	add	r3, r2
 800177c:	00db      	lsls	r3, r3, #3
 800177e:	440b      	add	r3, r1
 8001780:	333f      	adds	r3, #63	; 0x3f
 8001782:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001784:	2b02      	cmp	r3, #2
 8001786:	d121      	bne.n	80017cc <HCD_HC_IN_IRQHandler+0x2f0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	015a      	lsls	r2, r3, #5
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	4413      	add	r3, r2
 8001790:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001794:	68db      	ldr	r3, [r3, #12]
 8001796:	68fa      	ldr	r2, [r7, #12]
 8001798:	0151      	lsls	r1, r2, #5
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	440a      	add	r2, r1
 800179e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80017a2:	f043 0302 	orr.w	r3, r3, #2
 80017a6:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	68fa      	ldr	r2, [r7, #12]
 80017ae:	b2d2      	uxtb	r2, r2
 80017b0:	4611      	mov	r1, r2
 80017b2:	4618      	mov	r0, r3
 80017b4:	f003 fe1f 	bl	80053f6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	015a      	lsls	r2, r3, #5
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	4413      	add	r3, r2
 80017c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80017c4:	461a      	mov	r2, r3
 80017c6:	2310      	movs	r3, #16
 80017c8:	6093      	str	r3, [r2, #8]
 80017ca:	e034      	b.n	8001836 <HCD_HC_IN_IRQHandler+0x35a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80017cc:	6879      	ldr	r1, [r7, #4]
 80017ce:	68fa      	ldr	r2, [r7, #12]
 80017d0:	4613      	mov	r3, r2
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	4413      	add	r3, r2
 80017d6:	00db      	lsls	r3, r3, #3
 80017d8:	440b      	add	r3, r1
 80017da:	333f      	adds	r3, #63	; 0x3f
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	2b03      	cmp	r3, #3
 80017e0:	d129      	bne.n	8001836 <HCD_HC_IN_IRQHandler+0x35a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	015a      	lsls	r2, r3, #5
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	4413      	add	r3, r2
 80017ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	68fa      	ldr	r2, [r7, #12]
 80017f2:	0151      	lsls	r1, r2, #5
 80017f4:	693a      	ldr	r2, [r7, #16]
 80017f6:	440a      	add	r2, r1
 80017f8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80017fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001800:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001802:	6879      	ldr	r1, [r7, #4]
 8001804:	68fa      	ldr	r2, [r7, #12]
 8001806:	4613      	mov	r3, r2
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	4413      	add	r3, r2
 800180c:	00db      	lsls	r3, r3, #3
 800180e:	440b      	add	r3, r1
 8001810:	335c      	adds	r3, #92	; 0x5c
 8001812:	2201      	movs	r2, #1
 8001814:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	b2d8      	uxtb	r0, r3
 800181a:	6879      	ldr	r1, [r7, #4]
 800181c:	68fa      	ldr	r2, [r7, #12]
 800181e:	4613      	mov	r3, r2
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	4413      	add	r3, r2
 8001824:	00db      	lsls	r3, r3, #3
 8001826:	440b      	add	r3, r1
 8001828:	335c      	adds	r3, #92	; 0x5c
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	461a      	mov	r2, r3
 800182e:	4601      	mov	r1, r0
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f006 fc87 	bl	8008144 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8001836:	6879      	ldr	r1, [r7, #4]
 8001838:	68fa      	ldr	r2, [r7, #12]
 800183a:	4613      	mov	r3, r2
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	4413      	add	r3, r2
 8001840:	00db      	lsls	r3, r3, #3
 8001842:	440b      	add	r3, r1
 8001844:	3350      	adds	r3, #80	; 0x50
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	f083 0301 	eor.w	r3, r3, #1
 800184c:	b2d8      	uxtb	r0, r3
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	68fa      	ldr	r2, [r7, #12]
 8001852:	4613      	mov	r3, r2
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	4413      	add	r3, r2
 8001858:	00db      	lsls	r3, r3, #3
 800185a:	440b      	add	r3, r1
 800185c:	3350      	adds	r3, #80	; 0x50
 800185e:	4602      	mov	r2, r0
 8001860:	701a      	strb	r2, [r3, #0]
}
 8001862:	e1ce      	b.n	8001c02 <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	015a      	lsls	r2, r3, #5
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	4413      	add	r3, r2
 800186c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b02      	cmp	r3, #2
 8001878:	f040 80f1 	bne.w	8001a5e <HCD_HC_IN_IRQHandler+0x582>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	015a      	lsls	r2, r3, #5
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	4413      	add	r3, r2
 8001884:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001888:	68db      	ldr	r3, [r3, #12]
 800188a:	68fa      	ldr	r2, [r7, #12]
 800188c:	0151      	lsls	r1, r2, #5
 800188e:	693a      	ldr	r2, [r7, #16]
 8001890:	440a      	add	r2, r1
 8001892:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001896:	f023 0302 	bic.w	r3, r3, #2
 800189a:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800189c:	6879      	ldr	r1, [r7, #4]
 800189e:	68fa      	ldr	r2, [r7, #12]
 80018a0:	4613      	mov	r3, r2
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	4413      	add	r3, r2
 80018a6:	00db      	lsls	r3, r3, #3
 80018a8:	440b      	add	r3, r1
 80018aa:	335d      	adds	r3, #93	; 0x5d
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d10a      	bne.n	80018c8 <HCD_HC_IN_IRQHandler+0x3ec>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80018b2:	6879      	ldr	r1, [r7, #4]
 80018b4:	68fa      	ldr	r2, [r7, #12]
 80018b6:	4613      	mov	r3, r2
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	4413      	add	r3, r2
 80018bc:	00db      	lsls	r3, r3, #3
 80018be:	440b      	add	r3, r1
 80018c0:	335c      	adds	r3, #92	; 0x5c
 80018c2:	2201      	movs	r2, #1
 80018c4:	701a      	strb	r2, [r3, #0]
 80018c6:	e0b0      	b.n	8001a2a <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80018c8:	6879      	ldr	r1, [r7, #4]
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	4613      	mov	r3, r2
 80018ce:	009b      	lsls	r3, r3, #2
 80018d0:	4413      	add	r3, r2
 80018d2:	00db      	lsls	r3, r3, #3
 80018d4:	440b      	add	r3, r1
 80018d6:	335d      	adds	r3, #93	; 0x5d
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	2b05      	cmp	r3, #5
 80018dc:	d10a      	bne.n	80018f4 <HCD_HC_IN_IRQHandler+0x418>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80018de:	6879      	ldr	r1, [r7, #4]
 80018e0:	68fa      	ldr	r2, [r7, #12]
 80018e2:	4613      	mov	r3, r2
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	4413      	add	r3, r2
 80018e8:	00db      	lsls	r3, r3, #3
 80018ea:	440b      	add	r3, r1
 80018ec:	335c      	adds	r3, #92	; 0x5c
 80018ee:	2205      	movs	r2, #5
 80018f0:	701a      	strb	r2, [r3, #0]
 80018f2:	e09a      	b.n	8001a2a <HCD_HC_IN_IRQHandler+0x54e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80018f4:	6879      	ldr	r1, [r7, #4]
 80018f6:	68fa      	ldr	r2, [r7, #12]
 80018f8:	4613      	mov	r3, r2
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	4413      	add	r3, r2
 80018fe:	00db      	lsls	r3, r3, #3
 8001900:	440b      	add	r3, r1
 8001902:	335d      	adds	r3, #93	; 0x5d
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b06      	cmp	r3, #6
 8001908:	d00a      	beq.n	8001920 <HCD_HC_IN_IRQHandler+0x444>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800190a:	6879      	ldr	r1, [r7, #4]
 800190c:	68fa      	ldr	r2, [r7, #12]
 800190e:	4613      	mov	r3, r2
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	4413      	add	r3, r2
 8001914:	00db      	lsls	r3, r3, #3
 8001916:	440b      	add	r3, r1
 8001918:	335d      	adds	r3, #93	; 0x5d
 800191a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800191c:	2b08      	cmp	r3, #8
 800191e:	d156      	bne.n	80019ce <HCD_HC_IN_IRQHandler+0x4f2>
      hhcd->hc[ch_num].ErrCnt++;
 8001920:	6879      	ldr	r1, [r7, #4]
 8001922:	68fa      	ldr	r2, [r7, #12]
 8001924:	4613      	mov	r3, r2
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	4413      	add	r3, r2
 800192a:	00db      	lsls	r3, r3, #3
 800192c:	440b      	add	r3, r1
 800192e:	3358      	adds	r3, #88	; 0x58
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	1c59      	adds	r1, r3, #1
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	68fa      	ldr	r2, [r7, #12]
 8001938:	4613      	mov	r3, r2
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	4413      	add	r3, r2
 800193e:	00db      	lsls	r3, r3, #3
 8001940:	4403      	add	r3, r0
 8001942:	3358      	adds	r3, #88	; 0x58
 8001944:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8001946:	6879      	ldr	r1, [r7, #4]
 8001948:	68fa      	ldr	r2, [r7, #12]
 800194a:	4613      	mov	r3, r2
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	4413      	add	r3, r2
 8001950:	00db      	lsls	r3, r3, #3
 8001952:	440b      	add	r3, r1
 8001954:	3358      	adds	r3, #88	; 0x58
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	2b03      	cmp	r3, #3
 800195a:	d914      	bls.n	8001986 <HCD_HC_IN_IRQHandler+0x4aa>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800195c:	6879      	ldr	r1, [r7, #4]
 800195e:	68fa      	ldr	r2, [r7, #12]
 8001960:	4613      	mov	r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	4413      	add	r3, r2
 8001966:	00db      	lsls	r3, r3, #3
 8001968:	440b      	add	r3, r1
 800196a:	3358      	adds	r3, #88	; 0x58
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8001970:	6879      	ldr	r1, [r7, #4]
 8001972:	68fa      	ldr	r2, [r7, #12]
 8001974:	4613      	mov	r3, r2
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	4413      	add	r3, r2
 800197a:	00db      	lsls	r3, r3, #3
 800197c:	440b      	add	r3, r1
 800197e:	335c      	adds	r3, #92	; 0x5c
 8001980:	2204      	movs	r2, #4
 8001982:	701a      	strb	r2, [r3, #0]
 8001984:	e009      	b.n	800199a <HCD_HC_IN_IRQHandler+0x4be>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8001986:	6879      	ldr	r1, [r7, #4]
 8001988:	68fa      	ldr	r2, [r7, #12]
 800198a:	4613      	mov	r3, r2
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	4413      	add	r3, r2
 8001990:	00db      	lsls	r3, r3, #3
 8001992:	440b      	add	r3, r1
 8001994:	335c      	adds	r3, #92	; 0x5c
 8001996:	2202      	movs	r2, #2
 8001998:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	015a      	lsls	r2, r3, #5
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	4413      	add	r3, r2
 80019a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80019b0:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80019b8:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	015a      	lsls	r2, r3, #5
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	4413      	add	r3, r2
 80019c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019c6:	461a      	mov	r2, r3
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	6013      	str	r3, [r2, #0]
 80019cc:	e02d      	b.n	8001a2a <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80019ce:	6879      	ldr	r1, [r7, #4]
 80019d0:	68fa      	ldr	r2, [r7, #12]
 80019d2:	4613      	mov	r3, r2
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	4413      	add	r3, r2
 80019d8:	00db      	lsls	r3, r3, #3
 80019da:	440b      	add	r3, r1
 80019dc:	335d      	adds	r3, #93	; 0x5d
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	2b03      	cmp	r3, #3
 80019e2:	d122      	bne.n	8001a2a <HCD_HC_IN_IRQHandler+0x54e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80019e4:	6879      	ldr	r1, [r7, #4]
 80019e6:	68fa      	ldr	r2, [r7, #12]
 80019e8:	4613      	mov	r3, r2
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	4413      	add	r3, r2
 80019ee:	00db      	lsls	r3, r3, #3
 80019f0:	440b      	add	r3, r1
 80019f2:	335c      	adds	r3, #92	; 0x5c
 80019f4:	2202      	movs	r2, #2
 80019f6:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	015a      	lsls	r2, r3, #5
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	4413      	add	r3, r2
 8001a00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001a0e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001a16:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	015a      	lsls	r2, r3, #5
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	4413      	add	r3, r2
 8001a20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a24:	461a      	mov	r2, r3
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	015a      	lsls	r2, r3, #5
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	4413      	add	r3, r2
 8001a32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a36:	461a      	mov	r2, r3
 8001a38:	2302      	movs	r3, #2
 8001a3a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	b2d8      	uxtb	r0, r3
 8001a40:	6879      	ldr	r1, [r7, #4]
 8001a42:	68fa      	ldr	r2, [r7, #12]
 8001a44:	4613      	mov	r3, r2
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	4413      	add	r3, r2
 8001a4a:	00db      	lsls	r3, r3, #3
 8001a4c:	440b      	add	r3, r1
 8001a4e:	335c      	adds	r3, #92	; 0x5c
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	461a      	mov	r2, r3
 8001a54:	4601      	mov	r1, r0
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	f006 fb74 	bl	8008144 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8001a5c:	e0d1      	b.n	8001c02 <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	015a      	lsls	r2, r3, #5
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	4413      	add	r3, r2
 8001a66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a70:	2b80      	cmp	r3, #128	; 0x80
 8001a72:	d13e      	bne.n	8001af2 <HCD_HC_IN_IRQHandler+0x616>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	015a      	lsls	r2, r3, #5
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	68fa      	ldr	r2, [r7, #12]
 8001a84:	0151      	lsls	r1, r2, #5
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	440a      	add	r2, r1
 8001a8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001a8e:	f043 0302 	orr.w	r3, r3, #2
 8001a92:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8001a94:	6879      	ldr	r1, [r7, #4]
 8001a96:	68fa      	ldr	r2, [r7, #12]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	4413      	add	r3, r2
 8001a9e:	00db      	lsls	r3, r3, #3
 8001aa0:	440b      	add	r3, r1
 8001aa2:	3358      	adds	r3, #88	; 0x58
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	1c59      	adds	r1, r3, #1
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	68fa      	ldr	r2, [r7, #12]
 8001aac:	4613      	mov	r3, r2
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	4413      	add	r3, r2
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	4403      	add	r3, r0
 8001ab6:	3358      	adds	r3, #88	; 0x58
 8001ab8:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001aba:	6879      	ldr	r1, [r7, #4]
 8001abc:	68fa      	ldr	r2, [r7, #12]
 8001abe:	4613      	mov	r3, r2
 8001ac0:	009b      	lsls	r3, r3, #2
 8001ac2:	4413      	add	r3, r2
 8001ac4:	00db      	lsls	r3, r3, #3
 8001ac6:	440b      	add	r3, r1
 8001ac8:	335d      	adds	r3, #93	; 0x5d
 8001aca:	2206      	movs	r2, #6
 8001acc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	68fa      	ldr	r2, [r7, #12]
 8001ad4:	b2d2      	uxtb	r2, r2
 8001ad6:	4611      	mov	r1, r2
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f003 fc8c 	bl	80053f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	015a      	lsls	r2, r3, #5
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001aea:	461a      	mov	r2, r3
 8001aec:	2380      	movs	r3, #128	; 0x80
 8001aee:	6093      	str	r3, [r2, #8]
}
 8001af0:	e087      	b.n	8001c02 <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	015a      	lsls	r2, r3, #5
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	4413      	add	r3, r2
 8001afa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	f003 0310 	and.w	r3, r3, #16
 8001b04:	2b10      	cmp	r3, #16
 8001b06:	d17c      	bne.n	8001c02 <HCD_HC_IN_IRQHandler+0x726>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8001b08:	6879      	ldr	r1, [r7, #4]
 8001b0a:	68fa      	ldr	r2, [r7, #12]
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	4413      	add	r3, r2
 8001b12:	00db      	lsls	r3, r3, #3
 8001b14:	440b      	add	r3, r1
 8001b16:	333f      	adds	r3, #63	; 0x3f
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	2b03      	cmp	r3, #3
 8001b1c:	d122      	bne.n	8001b64 <HCD_HC_IN_IRQHandler+0x688>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001b1e:	6879      	ldr	r1, [r7, #4]
 8001b20:	68fa      	ldr	r2, [r7, #12]
 8001b22:	4613      	mov	r3, r2
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	4413      	add	r3, r2
 8001b28:	00db      	lsls	r3, r3, #3
 8001b2a:	440b      	add	r3, r1
 8001b2c:	3358      	adds	r3, #88	; 0x58
 8001b2e:	2200      	movs	r2, #0
 8001b30:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	015a      	lsls	r2, r3, #5
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	4413      	add	r3, r2
 8001b3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	68fa      	ldr	r2, [r7, #12]
 8001b42:	0151      	lsls	r1, r2, #5
 8001b44:	693a      	ldr	r2, [r7, #16]
 8001b46:	440a      	add	r2, r1
 8001b48:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001b4c:	f043 0302 	orr.w	r3, r3, #2
 8001b50:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	68fa      	ldr	r2, [r7, #12]
 8001b58:	b2d2      	uxtb	r2, r2
 8001b5a:	4611      	mov	r1, r2
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f003 fc4a 	bl	80053f6 <USB_HC_Halt>
 8001b62:	e045      	b.n	8001bf0 <HCD_HC_IN_IRQHandler+0x714>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001b64:	6879      	ldr	r1, [r7, #4]
 8001b66:	68fa      	ldr	r2, [r7, #12]
 8001b68:	4613      	mov	r3, r2
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	4413      	add	r3, r2
 8001b6e:	00db      	lsls	r3, r3, #3
 8001b70:	440b      	add	r3, r1
 8001b72:	333f      	adds	r3, #63	; 0x3f
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d00a      	beq.n	8001b90 <HCD_HC_IN_IRQHandler+0x6b4>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001b7a:	6879      	ldr	r1, [r7, #4]
 8001b7c:	68fa      	ldr	r2, [r7, #12]
 8001b7e:	4613      	mov	r3, r2
 8001b80:	009b      	lsls	r3, r3, #2
 8001b82:	4413      	add	r3, r2
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	440b      	add	r3, r1
 8001b88:	333f      	adds	r3, #63	; 0x3f
 8001b8a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	d12f      	bne.n	8001bf0 <HCD_HC_IN_IRQHandler+0x714>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001b90:	6879      	ldr	r1, [r7, #4]
 8001b92:	68fa      	ldr	r2, [r7, #12]
 8001b94:	4613      	mov	r3, r2
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	4413      	add	r3, r2
 8001b9a:	00db      	lsls	r3, r3, #3
 8001b9c:	440b      	add	r3, r1
 8001b9e:	3358      	adds	r3, #88	; 0x58
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	691b      	ldr	r3, [r3, #16]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d121      	bne.n	8001bf0 <HCD_HC_IN_IRQHandler+0x714>
        hhcd->hc[ch_num].state = HC_NAK;
 8001bac:	6879      	ldr	r1, [r7, #4]
 8001bae:	68fa      	ldr	r2, [r7, #12]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	4413      	add	r3, r2
 8001bb6:	00db      	lsls	r3, r3, #3
 8001bb8:	440b      	add	r3, r1
 8001bba:	335d      	adds	r3, #93	; 0x5d
 8001bbc:	2203      	movs	r2, #3
 8001bbe:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	015a      	lsls	r2, r3, #5
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bcc:	68db      	ldr	r3, [r3, #12]
 8001bce:	68fa      	ldr	r2, [r7, #12]
 8001bd0:	0151      	lsls	r1, r2, #5
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	440a      	add	r2, r1
 8001bd6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001bda:	f043 0302 	orr.w	r3, r3, #2
 8001bde:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	68fa      	ldr	r2, [r7, #12]
 8001be6:	b2d2      	uxtb	r2, r2
 8001be8:	4611      	mov	r1, r2
 8001bea:	4618      	mov	r0, r3
 8001bec:	f003 fc03 	bl	80053f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	015a      	lsls	r2, r3, #5
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	4413      	add	r3, r2
 8001bf8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	2310      	movs	r3, #16
 8001c00:	6093      	str	r3, [r2, #8]
}
 8001c02:	bf00      	nop
 8001c04:	3718      	adds	r7, #24
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b086      	sub	sp, #24
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
 8001c12:	460b      	mov	r3, r1
 8001c14:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001c20:	78fb      	ldrb	r3, [r7, #3]
 8001c22:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	015a      	lsls	r2, r3, #5
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	f003 0304 	and.w	r3, r3, #4
 8001c36:	2b04      	cmp	r3, #4
 8001c38:	d119      	bne.n	8001c6e <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	015a      	lsls	r2, r3, #5
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	4413      	add	r3, r2
 8001c42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c46:	461a      	mov	r2, r3
 8001c48:	2304      	movs	r3, #4
 8001c4a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	015a      	lsls	r2, r3, #5
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	4413      	add	r3, r2
 8001c54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c58:	68db      	ldr	r3, [r3, #12]
 8001c5a:	68fa      	ldr	r2, [r7, #12]
 8001c5c:	0151      	lsls	r1, r2, #5
 8001c5e:	693a      	ldr	r2, [r7, #16]
 8001c60:	440a      	add	r2, r1
 8001c62:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001c66:	f043 0302 	orr.w	r3, r3, #2
 8001c6a:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8001c6c:	e33e      	b.n	80022ec <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	015a      	lsls	r2, r3, #5
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	4413      	add	r3, r2
 8001c76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	f003 0320 	and.w	r3, r3, #32
 8001c80:	2b20      	cmp	r3, #32
 8001c82:	d141      	bne.n	8001d08 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	015a      	lsls	r2, r3, #5
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c90:	461a      	mov	r2, r3
 8001c92:	2320      	movs	r3, #32
 8001c94:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8001c96:	6879      	ldr	r1, [r7, #4]
 8001c98:	68fa      	ldr	r2, [r7, #12]
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	4413      	add	r3, r2
 8001ca0:	00db      	lsls	r3, r3, #3
 8001ca2:	440b      	add	r3, r1
 8001ca4:	333d      	adds	r3, #61	; 0x3d
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	f040 831f 	bne.w	80022ec <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8001cae:	6879      	ldr	r1, [r7, #4]
 8001cb0:	68fa      	ldr	r2, [r7, #12]
 8001cb2:	4613      	mov	r3, r2
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	4413      	add	r3, r2
 8001cb8:	00db      	lsls	r3, r3, #3
 8001cba:	440b      	add	r3, r1
 8001cbc:	333d      	adds	r3, #61	; 0x3d
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001cc2:	6879      	ldr	r1, [r7, #4]
 8001cc4:	68fa      	ldr	r2, [r7, #12]
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	4413      	add	r3, r2
 8001ccc:	00db      	lsls	r3, r3, #3
 8001cce:	440b      	add	r3, r1
 8001cd0:	335c      	adds	r3, #92	; 0x5c
 8001cd2:	2202      	movs	r2, #2
 8001cd4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	015a      	lsls	r2, r3, #5
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	4413      	add	r3, r2
 8001cde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	68fa      	ldr	r2, [r7, #12]
 8001ce6:	0151      	lsls	r1, r2, #5
 8001ce8:	693a      	ldr	r2, [r7, #16]
 8001cea:	440a      	add	r2, r1
 8001cec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001cf0:	f043 0302 	orr.w	r3, r3, #2
 8001cf4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	b2d2      	uxtb	r2, r2
 8001cfe:	4611      	mov	r1, r2
 8001d00:	4618      	mov	r0, r3
 8001d02:	f003 fb78 	bl	80053f6 <USB_HC_Halt>
}
 8001d06:	e2f1      	b.n	80022ec <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	015a      	lsls	r2, r3, #5
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	4413      	add	r3, r2
 8001d10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d1a:	2b40      	cmp	r3, #64	; 0x40
 8001d1c:	d13f      	bne.n	8001d9e <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8001d1e:	6879      	ldr	r1, [r7, #4]
 8001d20:	68fa      	ldr	r2, [r7, #12]
 8001d22:	4613      	mov	r3, r2
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	4413      	add	r3, r2
 8001d28:	00db      	lsls	r3, r3, #3
 8001d2a:	440b      	add	r3, r1
 8001d2c:	335d      	adds	r3, #93	; 0x5d
 8001d2e:	2204      	movs	r2, #4
 8001d30:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8001d32:	6879      	ldr	r1, [r7, #4]
 8001d34:	68fa      	ldr	r2, [r7, #12]
 8001d36:	4613      	mov	r3, r2
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	4413      	add	r3, r2
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	440b      	add	r3, r1
 8001d40:	333d      	adds	r3, #61	; 0x3d
 8001d42:	2201      	movs	r2, #1
 8001d44:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001d46:	6879      	ldr	r1, [r7, #4]
 8001d48:	68fa      	ldr	r2, [r7, #12]
 8001d4a:	4613      	mov	r3, r2
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	4413      	add	r3, r2
 8001d50:	00db      	lsls	r3, r3, #3
 8001d52:	440b      	add	r3, r1
 8001d54:	3358      	adds	r3, #88	; 0x58
 8001d56:	2200      	movs	r2, #0
 8001d58:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	015a      	lsls	r2, r3, #5
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	4413      	add	r3, r2
 8001d62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	68fa      	ldr	r2, [r7, #12]
 8001d6a:	0151      	lsls	r1, r2, #5
 8001d6c:	693a      	ldr	r2, [r7, #16]
 8001d6e:	440a      	add	r2, r1
 8001d70:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001d74:	f043 0302 	orr.w	r3, r3, #2
 8001d78:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68fa      	ldr	r2, [r7, #12]
 8001d80:	b2d2      	uxtb	r2, r2
 8001d82:	4611      	mov	r1, r2
 8001d84:	4618      	mov	r0, r3
 8001d86:	f003 fb36 	bl	80053f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	015a      	lsls	r2, r3, #5
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	4413      	add	r3, r2
 8001d92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d96:	461a      	mov	r2, r3
 8001d98:	2340      	movs	r3, #64	; 0x40
 8001d9a:	6093      	str	r3, [r2, #8]
}
 8001d9c:	e2a6      	b.n	80022ec <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	015a      	lsls	r2, r3, #5
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	4413      	add	r3, r2
 8001da6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001db0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001db4:	d122      	bne.n	8001dfc <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	015a      	lsls	r2, r3, #5
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	68fa      	ldr	r2, [r7, #12]
 8001dc6:	0151      	lsls	r1, r2, #5
 8001dc8:	693a      	ldr	r2, [r7, #16]
 8001dca:	440a      	add	r2, r1
 8001dcc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001dd0:	f043 0302 	orr.w	r3, r3, #2
 8001dd4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	68fa      	ldr	r2, [r7, #12]
 8001ddc:	b2d2      	uxtb	r2, r2
 8001dde:	4611      	mov	r1, r2
 8001de0:	4618      	mov	r0, r3
 8001de2:	f003 fb08 	bl	80053f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	015a      	lsls	r2, r3, #5
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	4413      	add	r3, r2
 8001dee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001df2:	461a      	mov	r2, r3
 8001df4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001df8:	6093      	str	r3, [r2, #8]
}
 8001dfa:	e277      	b.n	80022ec <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	015a      	lsls	r2, r3, #5
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	4413      	add	r3, r2
 8001e04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	f003 0301 	and.w	r3, r3, #1
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	d135      	bne.n	8001e7e <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001e12:	6879      	ldr	r1, [r7, #4]
 8001e14:	68fa      	ldr	r2, [r7, #12]
 8001e16:	4613      	mov	r3, r2
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	4413      	add	r3, r2
 8001e1c:	00db      	lsls	r3, r3, #3
 8001e1e:	440b      	add	r3, r1
 8001e20:	3358      	adds	r3, #88	; 0x58
 8001e22:	2200      	movs	r2, #0
 8001e24:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	015a      	lsls	r2, r3, #5
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	4413      	add	r3, r2
 8001e2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	68fa      	ldr	r2, [r7, #12]
 8001e36:	0151      	lsls	r1, r2, #5
 8001e38:	693a      	ldr	r2, [r7, #16]
 8001e3a:	440a      	add	r2, r1
 8001e3c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001e40:	f043 0302 	orr.w	r3, r3, #2
 8001e44:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	68fa      	ldr	r2, [r7, #12]
 8001e4c:	b2d2      	uxtb	r2, r2
 8001e4e:	4611      	mov	r1, r2
 8001e50:	4618      	mov	r0, r3
 8001e52:	f003 fad0 	bl	80053f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	015a      	lsls	r2, r3, #5
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	4413      	add	r3, r2
 8001e5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e62:	461a      	mov	r2, r3
 8001e64:	2301      	movs	r3, #1
 8001e66:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001e68:	6879      	ldr	r1, [r7, #4]
 8001e6a:	68fa      	ldr	r2, [r7, #12]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	4413      	add	r3, r2
 8001e72:	00db      	lsls	r3, r3, #3
 8001e74:	440b      	add	r3, r1
 8001e76:	335d      	adds	r3, #93	; 0x5d
 8001e78:	2201      	movs	r2, #1
 8001e7a:	701a      	strb	r2, [r3, #0]
}
 8001e7c:	e236      	b.n	80022ec <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	015a      	lsls	r2, r3, #5
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	4413      	add	r3, r2
 8001e86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	f003 0308 	and.w	r3, r3, #8
 8001e90:	2b08      	cmp	r3, #8
 8001e92:	d12b      	bne.n	8001eec <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	015a      	lsls	r2, r3, #5
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	4413      	add	r3, r2
 8001e9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	2308      	movs	r3, #8
 8001ea4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	015a      	lsls	r2, r3, #5
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	4413      	add	r3, r2
 8001eae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	68fa      	ldr	r2, [r7, #12]
 8001eb6:	0151      	lsls	r1, r2, #5
 8001eb8:	693a      	ldr	r2, [r7, #16]
 8001eba:	440a      	add	r2, r1
 8001ebc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001ec0:	f043 0302 	orr.w	r3, r3, #2
 8001ec4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	68fa      	ldr	r2, [r7, #12]
 8001ecc:	b2d2      	uxtb	r2, r2
 8001ece:	4611      	mov	r1, r2
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f003 fa90 	bl	80053f6 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8001ed6:	6879      	ldr	r1, [r7, #4]
 8001ed8:	68fa      	ldr	r2, [r7, #12]
 8001eda:	4613      	mov	r3, r2
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	4413      	add	r3, r2
 8001ee0:	00db      	lsls	r3, r3, #3
 8001ee2:	440b      	add	r3, r1
 8001ee4:	335d      	adds	r3, #93	; 0x5d
 8001ee6:	2205      	movs	r2, #5
 8001ee8:	701a      	strb	r2, [r3, #0]
}
 8001eea:	e1ff      	b.n	80022ec <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	015a      	lsls	r2, r3, #5
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	4413      	add	r3, r2
 8001ef4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	f003 0310 	and.w	r3, r3, #16
 8001efe:	2b10      	cmp	r3, #16
 8001f00:	d155      	bne.n	8001fae <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001f02:	6879      	ldr	r1, [r7, #4]
 8001f04:	68fa      	ldr	r2, [r7, #12]
 8001f06:	4613      	mov	r3, r2
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	4413      	add	r3, r2
 8001f0c:	00db      	lsls	r3, r3, #3
 8001f0e:	440b      	add	r3, r1
 8001f10:	3358      	adds	r3, #88	; 0x58
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8001f16:	6879      	ldr	r1, [r7, #4]
 8001f18:	68fa      	ldr	r2, [r7, #12]
 8001f1a:	4613      	mov	r3, r2
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	4413      	add	r3, r2
 8001f20:	00db      	lsls	r3, r3, #3
 8001f22:	440b      	add	r3, r1
 8001f24:	335d      	adds	r3, #93	; 0x5d
 8001f26:	2203      	movs	r2, #3
 8001f28:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8001f2a:	6879      	ldr	r1, [r7, #4]
 8001f2c:	68fa      	ldr	r2, [r7, #12]
 8001f2e:	4613      	mov	r3, r2
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	4413      	add	r3, r2
 8001f34:	00db      	lsls	r3, r3, #3
 8001f36:	440b      	add	r3, r1
 8001f38:	333d      	adds	r3, #61	; 0x3d
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d114      	bne.n	8001f6a <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8001f40:	6879      	ldr	r1, [r7, #4]
 8001f42:	68fa      	ldr	r2, [r7, #12]
 8001f44:	4613      	mov	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	00db      	lsls	r3, r3, #3
 8001f4c:	440b      	add	r3, r1
 8001f4e:	333c      	adds	r3, #60	; 0x3c
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d109      	bne.n	8001f6a <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8001f56:	6879      	ldr	r1, [r7, #4]
 8001f58:	68fa      	ldr	r2, [r7, #12]
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	4413      	add	r3, r2
 8001f60:	00db      	lsls	r3, r3, #3
 8001f62:	440b      	add	r3, r1
 8001f64:	333d      	adds	r3, #61	; 0x3d
 8001f66:	2201      	movs	r2, #1
 8001f68:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	015a      	lsls	r2, r3, #5
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	4413      	add	r3, r2
 8001f72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	68fa      	ldr	r2, [r7, #12]
 8001f7a:	0151      	lsls	r1, r2, #5
 8001f7c:	693a      	ldr	r2, [r7, #16]
 8001f7e:	440a      	add	r2, r1
 8001f80:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001f84:	f043 0302 	orr.w	r3, r3, #2
 8001f88:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	b2d2      	uxtb	r2, r2
 8001f92:	4611      	mov	r1, r2
 8001f94:	4618      	mov	r0, r3
 8001f96:	f003 fa2e 	bl	80053f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	015a      	lsls	r2, r3, #5
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	2310      	movs	r3, #16
 8001faa:	6093      	str	r3, [r2, #8]
}
 8001fac:	e19e      	b.n	80022ec <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	015a      	lsls	r2, r3, #5
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fc0:	2b80      	cmp	r3, #128	; 0x80
 8001fc2:	d12b      	bne.n	800201c <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	015a      	lsls	r2, r3, #5
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	4413      	add	r3, r2
 8001fcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fd0:	68db      	ldr	r3, [r3, #12]
 8001fd2:	68fa      	ldr	r2, [r7, #12]
 8001fd4:	0151      	lsls	r1, r2, #5
 8001fd6:	693a      	ldr	r2, [r7, #16]
 8001fd8:	440a      	add	r2, r1
 8001fda:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001fde:	f043 0302 	orr.w	r3, r3, #2
 8001fe2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	68fa      	ldr	r2, [r7, #12]
 8001fea:	b2d2      	uxtb	r2, r2
 8001fec:	4611      	mov	r1, r2
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f003 fa01 	bl	80053f6 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001ff4:	6879      	ldr	r1, [r7, #4]
 8001ff6:	68fa      	ldr	r2, [r7, #12]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	4413      	add	r3, r2
 8001ffe:	00db      	lsls	r3, r3, #3
 8002000:	440b      	add	r3, r1
 8002002:	335d      	adds	r3, #93	; 0x5d
 8002004:	2206      	movs	r2, #6
 8002006:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	015a      	lsls	r2, r3, #5
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	4413      	add	r3, r2
 8002010:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002014:	461a      	mov	r2, r3
 8002016:	2380      	movs	r3, #128	; 0x80
 8002018:	6093      	str	r3, [r2, #8]
}
 800201a:	e167      	b.n	80022ec <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	015a      	lsls	r2, r3, #5
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	4413      	add	r3, r2
 8002024:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800202e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002032:	d135      	bne.n	80020a0 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	015a      	lsls	r2, r3, #5
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	4413      	add	r3, r2
 800203c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	68fa      	ldr	r2, [r7, #12]
 8002044:	0151      	lsls	r1, r2, #5
 8002046:	693a      	ldr	r2, [r7, #16]
 8002048:	440a      	add	r2, r1
 800204a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800204e:	f043 0302 	orr.w	r3, r3, #2
 8002052:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	68fa      	ldr	r2, [r7, #12]
 800205a:	b2d2      	uxtb	r2, r2
 800205c:	4611      	mov	r1, r2
 800205e:	4618      	mov	r0, r3
 8002060:	f003 f9c9 	bl	80053f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	015a      	lsls	r2, r3, #5
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	4413      	add	r3, r2
 800206c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002070:	461a      	mov	r2, r3
 8002072:	2310      	movs	r3, #16
 8002074:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	015a      	lsls	r2, r3, #5
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	4413      	add	r3, r2
 800207e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002082:	461a      	mov	r2, r3
 8002084:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002088:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800208a:	6879      	ldr	r1, [r7, #4]
 800208c:	68fa      	ldr	r2, [r7, #12]
 800208e:	4613      	mov	r3, r2
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	4413      	add	r3, r2
 8002094:	00db      	lsls	r3, r3, #3
 8002096:	440b      	add	r3, r1
 8002098:	335d      	adds	r3, #93	; 0x5d
 800209a:	2208      	movs	r2, #8
 800209c:	701a      	strb	r2, [r3, #0]
}
 800209e:	e125      	b.n	80022ec <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	015a      	lsls	r2, r3, #5
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	4413      	add	r3, r2
 80020a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	f040 811a 	bne.w	80022ec <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	015a      	lsls	r2, r3, #5
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	4413      	add	r3, r2
 80020c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	68fa      	ldr	r2, [r7, #12]
 80020c8:	0151      	lsls	r1, r2, #5
 80020ca:	693a      	ldr	r2, [r7, #16]
 80020cc:	440a      	add	r2, r1
 80020ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80020d2:	f023 0302 	bic.w	r3, r3, #2
 80020d6:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80020d8:	6879      	ldr	r1, [r7, #4]
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	4613      	mov	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	00db      	lsls	r3, r3, #3
 80020e4:	440b      	add	r3, r1
 80020e6:	335d      	adds	r3, #93	; 0x5d
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d137      	bne.n	800215e <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80020ee:	6879      	ldr	r1, [r7, #4]
 80020f0:	68fa      	ldr	r2, [r7, #12]
 80020f2:	4613      	mov	r3, r2
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4413      	add	r3, r2
 80020f8:	00db      	lsls	r3, r3, #3
 80020fa:	440b      	add	r3, r1
 80020fc:	335c      	adds	r3, #92	; 0x5c
 80020fe:	2201      	movs	r2, #1
 8002100:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002102:	6879      	ldr	r1, [r7, #4]
 8002104:	68fa      	ldr	r2, [r7, #12]
 8002106:	4613      	mov	r3, r2
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	4413      	add	r3, r2
 800210c:	00db      	lsls	r3, r3, #3
 800210e:	440b      	add	r3, r1
 8002110:	333f      	adds	r3, #63	; 0x3f
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	2b02      	cmp	r3, #2
 8002116:	d00b      	beq.n	8002130 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8002118:	6879      	ldr	r1, [r7, #4]
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	4613      	mov	r3, r2
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	4413      	add	r3, r2
 8002122:	00db      	lsls	r3, r3, #3
 8002124:	440b      	add	r3, r1
 8002126:	333f      	adds	r3, #63	; 0x3f
 8002128:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800212a:	2b03      	cmp	r3, #3
 800212c:	f040 80c5 	bne.w	80022ba <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8002130:	6879      	ldr	r1, [r7, #4]
 8002132:	68fa      	ldr	r2, [r7, #12]
 8002134:	4613      	mov	r3, r2
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	4413      	add	r3, r2
 800213a:	00db      	lsls	r3, r3, #3
 800213c:	440b      	add	r3, r1
 800213e:	3351      	adds	r3, #81	; 0x51
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	f083 0301 	eor.w	r3, r3, #1
 8002146:	b2d8      	uxtb	r0, r3
 8002148:	6879      	ldr	r1, [r7, #4]
 800214a:	68fa      	ldr	r2, [r7, #12]
 800214c:	4613      	mov	r3, r2
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	4413      	add	r3, r2
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	440b      	add	r3, r1
 8002156:	3351      	adds	r3, #81	; 0x51
 8002158:	4602      	mov	r2, r0
 800215a:	701a      	strb	r2, [r3, #0]
 800215c:	e0ad      	b.n	80022ba <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800215e:	6879      	ldr	r1, [r7, #4]
 8002160:	68fa      	ldr	r2, [r7, #12]
 8002162:	4613      	mov	r3, r2
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	4413      	add	r3, r2
 8002168:	00db      	lsls	r3, r3, #3
 800216a:	440b      	add	r3, r1
 800216c:	335d      	adds	r3, #93	; 0x5d
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	2b03      	cmp	r3, #3
 8002172:	d10a      	bne.n	800218a <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002174:	6879      	ldr	r1, [r7, #4]
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	4613      	mov	r3, r2
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	4413      	add	r3, r2
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	440b      	add	r3, r1
 8002182:	335c      	adds	r3, #92	; 0x5c
 8002184:	2202      	movs	r2, #2
 8002186:	701a      	strb	r2, [r3, #0]
 8002188:	e097      	b.n	80022ba <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800218a:	6879      	ldr	r1, [r7, #4]
 800218c:	68fa      	ldr	r2, [r7, #12]
 800218e:	4613      	mov	r3, r2
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	4413      	add	r3, r2
 8002194:	00db      	lsls	r3, r3, #3
 8002196:	440b      	add	r3, r1
 8002198:	335d      	adds	r3, #93	; 0x5d
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	2b04      	cmp	r3, #4
 800219e:	d10a      	bne.n	80021b6 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80021a0:	6879      	ldr	r1, [r7, #4]
 80021a2:	68fa      	ldr	r2, [r7, #12]
 80021a4:	4613      	mov	r3, r2
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	4413      	add	r3, r2
 80021aa:	00db      	lsls	r3, r3, #3
 80021ac:	440b      	add	r3, r1
 80021ae:	335c      	adds	r3, #92	; 0x5c
 80021b0:	2202      	movs	r2, #2
 80021b2:	701a      	strb	r2, [r3, #0]
 80021b4:	e081      	b.n	80022ba <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80021b6:	6879      	ldr	r1, [r7, #4]
 80021b8:	68fa      	ldr	r2, [r7, #12]
 80021ba:	4613      	mov	r3, r2
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	4413      	add	r3, r2
 80021c0:	00db      	lsls	r3, r3, #3
 80021c2:	440b      	add	r3, r1
 80021c4:	335d      	adds	r3, #93	; 0x5d
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	2b05      	cmp	r3, #5
 80021ca:	d10a      	bne.n	80021e2 <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80021cc:	6879      	ldr	r1, [r7, #4]
 80021ce:	68fa      	ldr	r2, [r7, #12]
 80021d0:	4613      	mov	r3, r2
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	4413      	add	r3, r2
 80021d6:	00db      	lsls	r3, r3, #3
 80021d8:	440b      	add	r3, r1
 80021da:	335c      	adds	r3, #92	; 0x5c
 80021dc:	2205      	movs	r2, #5
 80021de:	701a      	strb	r2, [r3, #0]
 80021e0:	e06b      	b.n	80022ba <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80021e2:	6879      	ldr	r1, [r7, #4]
 80021e4:	68fa      	ldr	r2, [r7, #12]
 80021e6:	4613      	mov	r3, r2
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	4413      	add	r3, r2
 80021ec:	00db      	lsls	r3, r3, #3
 80021ee:	440b      	add	r3, r1
 80021f0:	335d      	adds	r3, #93	; 0x5d
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	2b06      	cmp	r3, #6
 80021f6:	d00a      	beq.n	800220e <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80021f8:	6879      	ldr	r1, [r7, #4]
 80021fa:	68fa      	ldr	r2, [r7, #12]
 80021fc:	4613      	mov	r3, r2
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	4413      	add	r3, r2
 8002202:	00db      	lsls	r3, r3, #3
 8002204:	440b      	add	r3, r1
 8002206:	335d      	adds	r3, #93	; 0x5d
 8002208:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800220a:	2b08      	cmp	r3, #8
 800220c:	d155      	bne.n	80022ba <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 800220e:	6879      	ldr	r1, [r7, #4]
 8002210:	68fa      	ldr	r2, [r7, #12]
 8002212:	4613      	mov	r3, r2
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	4413      	add	r3, r2
 8002218:	00db      	lsls	r3, r3, #3
 800221a:	440b      	add	r3, r1
 800221c:	3358      	adds	r3, #88	; 0x58
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	1c59      	adds	r1, r3, #1
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	68fa      	ldr	r2, [r7, #12]
 8002226:	4613      	mov	r3, r2
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	4413      	add	r3, r2
 800222c:	00db      	lsls	r3, r3, #3
 800222e:	4403      	add	r3, r0
 8002230:	3358      	adds	r3, #88	; 0x58
 8002232:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8002234:	6879      	ldr	r1, [r7, #4]
 8002236:	68fa      	ldr	r2, [r7, #12]
 8002238:	4613      	mov	r3, r2
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	4413      	add	r3, r2
 800223e:	00db      	lsls	r3, r3, #3
 8002240:	440b      	add	r3, r1
 8002242:	3358      	adds	r3, #88	; 0x58
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2b03      	cmp	r3, #3
 8002248:	d914      	bls.n	8002274 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800224a:	6879      	ldr	r1, [r7, #4]
 800224c:	68fa      	ldr	r2, [r7, #12]
 800224e:	4613      	mov	r3, r2
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	4413      	add	r3, r2
 8002254:	00db      	lsls	r3, r3, #3
 8002256:	440b      	add	r3, r1
 8002258:	3358      	adds	r3, #88	; 0x58
 800225a:	2200      	movs	r2, #0
 800225c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800225e:	6879      	ldr	r1, [r7, #4]
 8002260:	68fa      	ldr	r2, [r7, #12]
 8002262:	4613      	mov	r3, r2
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	4413      	add	r3, r2
 8002268:	00db      	lsls	r3, r3, #3
 800226a:	440b      	add	r3, r1
 800226c:	335c      	adds	r3, #92	; 0x5c
 800226e:	2204      	movs	r2, #4
 8002270:	701a      	strb	r2, [r3, #0]
 8002272:	e009      	b.n	8002288 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002274:	6879      	ldr	r1, [r7, #4]
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	4613      	mov	r3, r2
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	4413      	add	r3, r2
 800227e:	00db      	lsls	r3, r3, #3
 8002280:	440b      	add	r3, r1
 8002282:	335c      	adds	r3, #92	; 0x5c
 8002284:	2202      	movs	r2, #2
 8002286:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	015a      	lsls	r2, r3, #5
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	4413      	add	r3, r2
 8002290:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800229e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80022a6:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	015a      	lsls	r2, r3, #5
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	4413      	add	r3, r2
 80022b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022b4:	461a      	mov	r2, r3
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	015a      	lsls	r2, r3, #5
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	4413      	add	r3, r2
 80022c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022c6:	461a      	mov	r2, r3
 80022c8:	2302      	movs	r3, #2
 80022ca:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	b2d8      	uxtb	r0, r3
 80022d0:	6879      	ldr	r1, [r7, #4]
 80022d2:	68fa      	ldr	r2, [r7, #12]
 80022d4:	4613      	mov	r3, r2
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	4413      	add	r3, r2
 80022da:	00db      	lsls	r3, r3, #3
 80022dc:	440b      	add	r3, r1
 80022de:	335c      	adds	r3, #92	; 0x5c
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	461a      	mov	r2, r3
 80022e4:	4601      	mov	r1, r0
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f005 ff2c 	bl	8008144 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80022ec:	bf00      	nop
 80022ee:	3718      	adds	r7, #24
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b08a      	sub	sp, #40	; 0x28
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002304:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	6a1b      	ldr	r3, [r3, #32]
 800230c:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	f003 030f 	and.w	r3, r3, #15
 8002314:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	0c5b      	lsrs	r3, r3, #17
 800231a:	f003 030f 	and.w	r3, r3, #15
 800231e:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	091b      	lsrs	r3, r3, #4
 8002324:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002328:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	2b02      	cmp	r3, #2
 800232e:	d003      	beq.n	8002338 <HCD_RXQLVL_IRQHandler+0x44>
 8002330:	2b05      	cmp	r3, #5
 8002332:	f000 8082 	beq.w	800243a <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002336:	e083      	b.n	8002440 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d07f      	beq.n	800243e <HCD_RXQLVL_IRQHandler+0x14a>
 800233e:	6879      	ldr	r1, [r7, #4]
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	4613      	mov	r3, r2
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	4413      	add	r3, r2
 8002348:	00db      	lsls	r3, r3, #3
 800234a:	440b      	add	r3, r1
 800234c:	3344      	adds	r3, #68	; 0x44
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d074      	beq.n	800243e <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6818      	ldr	r0, [r3, #0]
 8002358:	6879      	ldr	r1, [r7, #4]
 800235a:	69ba      	ldr	r2, [r7, #24]
 800235c:	4613      	mov	r3, r2
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	4413      	add	r3, r2
 8002362:	00db      	lsls	r3, r3, #3
 8002364:	440b      	add	r3, r1
 8002366:	3344      	adds	r3, #68	; 0x44
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	693a      	ldr	r2, [r7, #16]
 800236c:	b292      	uxth	r2, r2
 800236e:	4619      	mov	r1, r3
 8002370:	f002 fbe1 	bl	8004b36 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002374:	6879      	ldr	r1, [r7, #4]
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	4613      	mov	r3, r2
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	4413      	add	r3, r2
 800237e:	00db      	lsls	r3, r3, #3
 8002380:	440b      	add	r3, r1
 8002382:	3344      	adds	r3, #68	; 0x44
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	18d1      	adds	r1, r2, r3
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	69ba      	ldr	r2, [r7, #24]
 800238e:	4613      	mov	r3, r2
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	4413      	add	r3, r2
 8002394:	00db      	lsls	r3, r3, #3
 8002396:	4403      	add	r3, r0
 8002398:	3344      	adds	r3, #68	; 0x44
 800239a:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 800239c:	6879      	ldr	r1, [r7, #4]
 800239e:	69ba      	ldr	r2, [r7, #24]
 80023a0:	4613      	mov	r3, r2
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	4413      	add	r3, r2
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	440b      	add	r3, r1
 80023aa:	334c      	adds	r3, #76	; 0x4c
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	18d1      	adds	r1, r2, r3
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	69ba      	ldr	r2, [r7, #24]
 80023b6:	4613      	mov	r3, r2
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4413      	add	r3, r2
 80023bc:	00db      	lsls	r3, r3, #3
 80023be:	4403      	add	r3, r0
 80023c0:	334c      	adds	r3, #76	; 0x4c
 80023c2:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	015a      	lsls	r2, r3, #5
 80023c8:	6a3b      	ldr	r3, [r7, #32]
 80023ca:	4413      	add	r3, r2
 80023cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023d0:	691a      	ldr	r2, [r3, #16]
 80023d2:	4b1d      	ldr	r3, [pc, #116]	; (8002448 <HCD_RXQLVL_IRQHandler+0x154>)
 80023d4:	4013      	ands	r3, r2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d031      	beq.n	800243e <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	015a      	lsls	r2, r3, #5
 80023de:	6a3b      	ldr	r3, [r7, #32]
 80023e0:	4413      	add	r3, r2
 80023e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80023f0:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80023f8:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	015a      	lsls	r2, r3, #5
 80023fe:	6a3b      	ldr	r3, [r7, #32]
 8002400:	4413      	add	r3, r2
 8002402:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002406:	461a      	mov	r2, r3
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 800240c:	6879      	ldr	r1, [r7, #4]
 800240e:	69ba      	ldr	r2, [r7, #24]
 8002410:	4613      	mov	r3, r2
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	4413      	add	r3, r2
 8002416:	00db      	lsls	r3, r3, #3
 8002418:	440b      	add	r3, r1
 800241a:	3350      	adds	r3, #80	; 0x50
 800241c:	781b      	ldrb	r3, [r3, #0]
 800241e:	f083 0301 	eor.w	r3, r3, #1
 8002422:	b2d8      	uxtb	r0, r3
 8002424:	6879      	ldr	r1, [r7, #4]
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	4613      	mov	r3, r2
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	4413      	add	r3, r2
 800242e:	00db      	lsls	r3, r3, #3
 8002430:	440b      	add	r3, r1
 8002432:	3350      	adds	r3, #80	; 0x50
 8002434:	4602      	mov	r2, r0
 8002436:	701a      	strb	r2, [r3, #0]
      break;
 8002438:	e001      	b.n	800243e <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 800243a:	bf00      	nop
 800243c:	e000      	b.n	8002440 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 800243e:	bf00      	nop
  }
}
 8002440:	bf00      	nop
 8002442:	3728      	adds	r7, #40	; 0x28
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	1ff80000 	.word	0x1ff80000

0800244c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b086      	sub	sp, #24
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002478:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	f003 0302 	and.w	r3, r3, #2
 8002480:	2b02      	cmp	r3, #2
 8002482:	d113      	bne.n	80024ac <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	2b01      	cmp	r3, #1
 800248c:	d10a      	bne.n	80024a4 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	699a      	ldr	r2, [r3, #24]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800249c:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f005 fe34 	bl	800810c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	f043 0302 	orr.w	r3, r3, #2
 80024aa:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	f003 0308 	and.w	r3, r3, #8
 80024b2:	2b08      	cmp	r3, #8
 80024b4:	d147      	bne.n	8002546 <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	f043 0308 	orr.w	r3, r3, #8
 80024bc:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	f003 0304 	and.w	r3, r3, #4
 80024c4:	2b04      	cmp	r3, #4
 80024c6:	d129      	bne.n	800251c <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	699b      	ldr	r3, [r3, #24]
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	d113      	bne.n	80024f8 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80024d6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80024da:	d106      	bne.n	80024ea <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2102      	movs	r1, #2
 80024e2:	4618      	mov	r0, r3
 80024e4:	f002 fc62 	bl	8004dac <USB_InitFSLSPClkSel>
 80024e8:	e011      	b.n	800250e <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2101      	movs	r1, #1
 80024f0:	4618      	mov	r0, r3
 80024f2:	f002 fc5b 	bl	8004dac <USB_InitFSLSPClkSel>
 80024f6:	e00a      	b.n	800250e <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d106      	bne.n	800250e <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002506:	461a      	mov	r2, r3
 8002508:	f64e 2360 	movw	r3, #60000	; 0xea60
 800250c:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f005 fe26 	bl	8008160 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f005 fdf9 	bl	800810c <HAL_HCD_Connect_Callback>
 800251a:	e014      	b.n	8002546 <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f005 fe2d 	bl	800817c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	693a      	ldr	r2, [r7, #16]
 800252c:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8002530:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002534:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	699a      	ldr	r2, [r3, #24]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002544:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f003 0320 	and.w	r3, r3, #32
 800254c:	2b20      	cmp	r3, #32
 800254e:	d103      	bne.n	8002558 <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	f043 0320 	orr.w	r3, r3, #32
 8002556:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800255e:	461a      	mov	r2, r3
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	6013      	str	r3, [r2, #0]
}
 8002564:	bf00      	nop
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}

0800256c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d101      	bne.n	800257e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e10f      	b.n	800279e <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002584:	b2db      	uxtb	r3, r3
 8002586:	2b00      	cmp	r3, #0
 8002588:	d106      	bne.n	8002598 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2200      	movs	r2, #0
 800258e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f005 fa88 	bl	8007aa8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2224      	movs	r2, #36	; 0x24
 800259c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f022 0201 	bic.w	r2, r2, #1
 80025ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80025b0:	f001 f9ac 	bl	800390c <HAL_RCC_GetPCLK1Freq>
 80025b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	4a7b      	ldr	r2, [pc, #492]	; (80027a8 <HAL_I2C_Init+0x23c>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d807      	bhi.n	80025d0 <HAL_I2C_Init+0x64>
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	4a7a      	ldr	r2, [pc, #488]	; (80027ac <HAL_I2C_Init+0x240>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	bf94      	ite	ls
 80025c8:	2301      	movls	r3, #1
 80025ca:	2300      	movhi	r3, #0
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	e006      	b.n	80025de <HAL_I2C_Init+0x72>
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	4a77      	ldr	r2, [pc, #476]	; (80027b0 <HAL_I2C_Init+0x244>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	bf94      	ite	ls
 80025d8:	2301      	movls	r3, #1
 80025da:	2300      	movhi	r3, #0
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e0db      	b.n	800279e <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	4a72      	ldr	r2, [pc, #456]	; (80027b4 <HAL_I2C_Init+0x248>)
 80025ea:	fba2 2303 	umull	r2, r3, r2, r3
 80025ee:	0c9b      	lsrs	r3, r3, #18
 80025f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	68ba      	ldr	r2, [r7, #8]
 8002602:	430a      	orrs	r2, r1
 8002604:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	6a1b      	ldr	r3, [r3, #32]
 800260c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	4a64      	ldr	r2, [pc, #400]	; (80027a8 <HAL_I2C_Init+0x23c>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d802      	bhi.n	8002620 <HAL_I2C_Init+0xb4>
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	3301      	adds	r3, #1
 800261e:	e009      	b.n	8002634 <HAL_I2C_Init+0xc8>
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002626:	fb02 f303 	mul.w	r3, r2, r3
 800262a:	4a63      	ldr	r2, [pc, #396]	; (80027b8 <HAL_I2C_Init+0x24c>)
 800262c:	fba2 2303 	umull	r2, r3, r2, r3
 8002630:	099b      	lsrs	r3, r3, #6
 8002632:	3301      	adds	r3, #1
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	6812      	ldr	r2, [r2, #0]
 8002638:	430b      	orrs	r3, r1
 800263a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	69db      	ldr	r3, [r3, #28]
 8002642:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002646:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	4956      	ldr	r1, [pc, #344]	; (80027a8 <HAL_I2C_Init+0x23c>)
 8002650:	428b      	cmp	r3, r1
 8002652:	d80d      	bhi.n	8002670 <HAL_I2C_Init+0x104>
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	1e59      	subs	r1, r3, #1
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002662:	3301      	adds	r3, #1
 8002664:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002668:	2b04      	cmp	r3, #4
 800266a:	bf38      	it	cc
 800266c:	2304      	movcc	r3, #4
 800266e:	e04f      	b.n	8002710 <HAL_I2C_Init+0x1a4>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d111      	bne.n	800269c <HAL_I2C_Init+0x130>
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	1e58      	subs	r0, r3, #1
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6859      	ldr	r1, [r3, #4]
 8002680:	460b      	mov	r3, r1
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	440b      	add	r3, r1
 8002686:	fbb0 f3f3 	udiv	r3, r0, r3
 800268a:	3301      	adds	r3, #1
 800268c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002690:	2b00      	cmp	r3, #0
 8002692:	bf0c      	ite	eq
 8002694:	2301      	moveq	r3, #1
 8002696:	2300      	movne	r3, #0
 8002698:	b2db      	uxtb	r3, r3
 800269a:	e012      	b.n	80026c2 <HAL_I2C_Init+0x156>
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	1e58      	subs	r0, r3, #1
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6859      	ldr	r1, [r3, #4]
 80026a4:	460b      	mov	r3, r1
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	440b      	add	r3, r1
 80026aa:	0099      	lsls	r1, r3, #2
 80026ac:	440b      	add	r3, r1
 80026ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80026b2:	3301      	adds	r3, #1
 80026b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	bf0c      	ite	eq
 80026bc:	2301      	moveq	r3, #1
 80026be:	2300      	movne	r3, #0
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <HAL_I2C_Init+0x15e>
 80026c6:	2301      	movs	r3, #1
 80026c8:	e022      	b.n	8002710 <HAL_I2C_Init+0x1a4>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d10e      	bne.n	80026f0 <HAL_I2C_Init+0x184>
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	1e58      	subs	r0, r3, #1
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6859      	ldr	r1, [r3, #4]
 80026da:	460b      	mov	r3, r1
 80026dc:	005b      	lsls	r3, r3, #1
 80026de:	440b      	add	r3, r1
 80026e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80026e4:	3301      	adds	r3, #1
 80026e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026ee:	e00f      	b.n	8002710 <HAL_I2C_Init+0x1a4>
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	1e58      	subs	r0, r3, #1
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6859      	ldr	r1, [r3, #4]
 80026f8:	460b      	mov	r3, r1
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	440b      	add	r3, r1
 80026fe:	0099      	lsls	r1, r3, #2
 8002700:	440b      	add	r3, r1
 8002702:	fbb0 f3f3 	udiv	r3, r0, r3
 8002706:	3301      	adds	r3, #1
 8002708:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800270c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002710:	6879      	ldr	r1, [r7, #4]
 8002712:	6809      	ldr	r1, [r1, #0]
 8002714:	4313      	orrs	r3, r2
 8002716:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	69da      	ldr	r2, [r3, #28]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a1b      	ldr	r3, [r3, #32]
 800272a:	431a      	orrs	r2, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	430a      	orrs	r2, r1
 8002732:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800273e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	6911      	ldr	r1, [r2, #16]
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	68d2      	ldr	r2, [r2, #12]
 800274a:	4311      	orrs	r1, r2
 800274c:	687a      	ldr	r2, [r7, #4]
 800274e:	6812      	ldr	r2, [r2, #0]
 8002750:	430b      	orrs	r3, r1
 8002752:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	695a      	ldr	r2, [r3, #20]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	431a      	orrs	r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	430a      	orrs	r2, r1
 800276e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f042 0201 	orr.w	r2, r2, #1
 800277e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2220      	movs	r2, #32
 800278a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	000186a0 	.word	0x000186a0
 80027ac:	001e847f 	.word	0x001e847f
 80027b0:	003d08ff 	.word	0x003d08ff
 80027b4:	431bde83 	.word	0x431bde83
 80027b8:	10624dd3 	.word	0x10624dd3

080027bc <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b088      	sub	sp, #32
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d101      	bne.n	80027ce <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e128      	b.n	8002a20 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d109      	bne.n	80027ee <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2200      	movs	r2, #0
 80027de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a90      	ldr	r2, [pc, #576]	; (8002a28 <HAL_I2S_Init+0x26c>)
 80027e6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	f005 f9a5 	bl	8007b38 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2202      	movs	r2, #2
 80027f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	69db      	ldr	r3, [r3, #28]
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	6812      	ldr	r2, [r2, #0]
 8002800:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002804:	f023 030f 	bic.w	r3, r3, #15
 8002808:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2202      	movs	r2, #2
 8002810:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	2b02      	cmp	r3, #2
 8002818:	d060      	beq.n	80028dc <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d102      	bne.n	8002828 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002822:	2310      	movs	r3, #16
 8002824:	617b      	str	r3, [r7, #20]
 8002826:	e001      	b.n	800282c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002828:	2320      	movs	r3, #32
 800282a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	2b20      	cmp	r3, #32
 8002832:	d802      	bhi.n	800283a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800283a:	2001      	movs	r0, #1
 800283c:	f001 f970 	bl	8003b20 <HAL_RCCEx_GetPeriphCLKFreq>
 8002840:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	691b      	ldr	r3, [r3, #16]
 8002846:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800284a:	d125      	bne.n	8002898 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d010      	beq.n	8002876 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	68fa      	ldr	r2, [r7, #12]
 800285a:	fbb2 f2f3 	udiv	r2, r2, r3
 800285e:	4613      	mov	r3, r2
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	4413      	add	r3, r2
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	461a      	mov	r2, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	695b      	ldr	r3, [r3, #20]
 800286c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002870:	3305      	adds	r3, #5
 8002872:	613b      	str	r3, [r7, #16]
 8002874:	e01f      	b.n	80028b6 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	00db      	lsls	r3, r3, #3
 800287a:	68fa      	ldr	r2, [r7, #12]
 800287c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002880:	4613      	mov	r3, r2
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	4413      	add	r3, r2
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	461a      	mov	r2, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002892:	3305      	adds	r3, #5
 8002894:	613b      	str	r3, [r7, #16]
 8002896:	e00e      	b.n	80028b6 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002898:	68fa      	ldr	r2, [r7, #12]
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	fbb2 f2f3 	udiv	r2, r2, r3
 80028a0:	4613      	mov	r3, r2
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	4413      	add	r3, r2
 80028a6:	005b      	lsls	r3, r3, #1
 80028a8:	461a      	mov	r2, r3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	695b      	ldr	r3, [r3, #20]
 80028ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80028b2:	3305      	adds	r3, #5
 80028b4:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	4a5c      	ldr	r2, [pc, #368]	; (8002a2c <HAL_I2S_Init+0x270>)
 80028ba:	fba2 2303 	umull	r2, r3, r2, r3
 80028be:	08db      	lsrs	r3, r3, #3
 80028c0:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	f003 0301 	and.w	r3, r3, #1
 80028c8:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80028ca:	693a      	ldr	r2, [r7, #16]
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	085b      	lsrs	r3, r3, #1
 80028d2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	021b      	lsls	r3, r3, #8
 80028d8:	61bb      	str	r3, [r7, #24]
 80028da:	e003      	b.n	80028e4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80028dc:	2302      	movs	r3, #2
 80028de:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80028e0:	2300      	movs	r3, #0
 80028e2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d902      	bls.n	80028f0 <HAL_I2S_Init+0x134>
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	2bff      	cmp	r3, #255	; 0xff
 80028ee:	d907      	bls.n	8002900 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028f4:	f043 0210 	orr.w	r2, r3, #16
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e08f      	b.n	8002a20 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	691a      	ldr	r2, [r3, #16]
 8002904:	69bb      	ldr	r3, [r7, #24]
 8002906:	ea42 0103 	orr.w	r1, r2, r3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	69fa      	ldr	r2, [r7, #28]
 8002910:	430a      	orrs	r2, r1
 8002912:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	69db      	ldr	r3, [r3, #28]
 800291a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800291e:	f023 030f 	bic.w	r3, r3, #15
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	6851      	ldr	r1, [r2, #4]
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	6892      	ldr	r2, [r2, #8]
 800292a:	4311      	orrs	r1, r2
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	68d2      	ldr	r2, [r2, #12]
 8002930:	4311      	orrs	r1, r2
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	6992      	ldr	r2, [r2, #24]
 8002936:	430a      	orrs	r2, r1
 8002938:	431a      	orrs	r2, r3
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002942:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6a1b      	ldr	r3, [r3, #32]
 8002948:	2b01      	cmp	r3, #1
 800294a:	d161      	bne.n	8002a10 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	4a38      	ldr	r2, [pc, #224]	; (8002a30 <HAL_I2S_Init+0x274>)
 8002950:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a37      	ldr	r2, [pc, #220]	; (8002a34 <HAL_I2S_Init+0x278>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d101      	bne.n	8002960 <HAL_I2S_Init+0x1a4>
 800295c:	4b36      	ldr	r3, [pc, #216]	; (8002a38 <HAL_I2S_Init+0x27c>)
 800295e:	e001      	b.n	8002964 <HAL_I2S_Init+0x1a8>
 8002960:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002964:	69db      	ldr	r3, [r3, #28]
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	6812      	ldr	r2, [r2, #0]
 800296a:	4932      	ldr	r1, [pc, #200]	; (8002a34 <HAL_I2S_Init+0x278>)
 800296c:	428a      	cmp	r2, r1
 800296e:	d101      	bne.n	8002974 <HAL_I2S_Init+0x1b8>
 8002970:	4a31      	ldr	r2, [pc, #196]	; (8002a38 <HAL_I2S_Init+0x27c>)
 8002972:	e001      	b.n	8002978 <HAL_I2S_Init+0x1bc>
 8002974:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002978:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800297c:	f023 030f 	bic.w	r3, r3, #15
 8002980:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a2b      	ldr	r2, [pc, #172]	; (8002a34 <HAL_I2S_Init+0x278>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d101      	bne.n	8002990 <HAL_I2S_Init+0x1d4>
 800298c:	4b2a      	ldr	r3, [pc, #168]	; (8002a38 <HAL_I2S_Init+0x27c>)
 800298e:	e001      	b.n	8002994 <HAL_I2S_Init+0x1d8>
 8002990:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002994:	2202      	movs	r2, #2
 8002996:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a25      	ldr	r2, [pc, #148]	; (8002a34 <HAL_I2S_Init+0x278>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d101      	bne.n	80029a6 <HAL_I2S_Init+0x1ea>
 80029a2:	4b25      	ldr	r3, [pc, #148]	; (8002a38 <HAL_I2S_Init+0x27c>)
 80029a4:	e001      	b.n	80029aa <HAL_I2S_Init+0x1ee>
 80029a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80029aa:	69db      	ldr	r3, [r3, #28]
 80029ac:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029b6:	d003      	beq.n	80029c0 <HAL_I2S_Init+0x204>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d103      	bne.n	80029c8 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80029c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029c4:	613b      	str	r3, [r7, #16]
 80029c6:	e001      	b.n	80029cc <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80029c8:	2300      	movs	r3, #0
 80029ca:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	b299      	uxth	r1, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80029e2:	4303      	orrs	r3, r0
 80029e4:	b29b      	uxth	r3, r3
 80029e6:	430b      	orrs	r3, r1
 80029e8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80029ea:	4313      	orrs	r3, r2
 80029ec:	b29a      	uxth	r2, r3
 80029ee:	897b      	ldrh	r3, [r7, #10]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80029f8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a0d      	ldr	r2, [pc, #52]	; (8002a34 <HAL_I2S_Init+0x278>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d101      	bne.n	8002a08 <HAL_I2S_Init+0x24c>
 8002a04:	4b0c      	ldr	r3, [pc, #48]	; (8002a38 <HAL_I2S_Init+0x27c>)
 8002a06:	e001      	b.n	8002a0c <HAL_I2S_Init+0x250>
 8002a08:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002a0c:	897a      	ldrh	r2, [r7, #10]
 8002a0e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2201      	movs	r2, #1
 8002a1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8002a1e:	2300      	movs	r3, #0
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	3720      	adds	r7, #32
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	08002b33 	.word	0x08002b33
 8002a2c:	cccccccd 	.word	0xcccccccd
 8002a30:	08002c49 	.word	0x08002c49
 8002a34:	40003800 	.word	0x40003800
 8002a38:	40003400 	.word	0x40003400

08002a3c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002a44:	bf00      	nop
 8002a46:	370c      	adds	r7, #12
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr

08002a50 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002a6c:	bf00      	nop
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a84:	881a      	ldrh	r2, [r3, #0]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a90:	1c9a      	adds	r2, r3, #2
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	3b01      	subs	r3, #1
 8002a9e:	b29a      	uxth	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aa8:	b29b      	uxth	r3, r3
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d10e      	bne.n	8002acc <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	685a      	ldr	r2, [r3, #4]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002abc:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f7ff ffb8 	bl	8002a3c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002acc:	bf00      	nop
 8002ace:	3708      	adds	r7, #8
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	68da      	ldr	r2, [r3, #12]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae6:	b292      	uxth	r2, r2
 8002ae8:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aee:	1c9a      	adds	r2, r3, #2
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	3b01      	subs	r3, #1
 8002afc:	b29a      	uxth	r2, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d10e      	bne.n	8002b2a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	685a      	ldr	r2, [r3, #4]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002b1a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f7ff ff93 	bl	8002a50 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002b2a:	bf00      	nop
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b086      	sub	sp, #24
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	2b04      	cmp	r3, #4
 8002b4c:	d13a      	bne.n	8002bc4 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d109      	bne.n	8002b6c <I2S_IRQHandler+0x3a>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b62:	2b40      	cmp	r3, #64	; 0x40
 8002b64:	d102      	bne.n	8002b6c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f7ff ffb4 	bl	8002ad4 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b72:	2b40      	cmp	r3, #64	; 0x40
 8002b74:	d126      	bne.n	8002bc4 <I2S_IRQHandler+0x92>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f003 0320 	and.w	r3, r3, #32
 8002b80:	2b20      	cmp	r3, #32
 8002b82:	d11f      	bne.n	8002bc4 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	685a      	ldr	r2, [r3, #4]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002b92:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002b94:	2300      	movs	r3, #0
 8002b96:	613b      	str	r3, [r7, #16]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	613b      	str	r3, [r7, #16]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	613b      	str	r3, [r7, #16]
 8002ba8:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2201      	movs	r2, #1
 8002bae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb6:	f043 0202 	orr.w	r2, r3, #2
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	f7ff ff50 	bl	8002a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	2b03      	cmp	r3, #3
 8002bce:	d136      	bne.n	8002c3e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	f003 0302 	and.w	r3, r3, #2
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d109      	bne.n	8002bee <I2S_IRQHandler+0xbc>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002be4:	2b80      	cmp	r3, #128	; 0x80
 8002be6:	d102      	bne.n	8002bee <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f7ff ff45 	bl	8002a78 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	f003 0308 	and.w	r3, r3, #8
 8002bf4:	2b08      	cmp	r3, #8
 8002bf6:	d122      	bne.n	8002c3e <I2S_IRQHandler+0x10c>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f003 0320 	and.w	r3, r3, #32
 8002c02:	2b20      	cmp	r3, #32
 8002c04:	d11b      	bne.n	8002c3e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	685a      	ldr	r2, [r3, #4]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002c14:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002c16:	2300      	movs	r3, #0
 8002c18:	60fb      	str	r3, [r7, #12]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	60fb      	str	r3, [r7, #12]
 8002c22:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2201      	movs	r2, #1
 8002c28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c30:	f043 0204 	orr.w	r2, r3, #4
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f7ff ff13 	bl	8002a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002c3e:	bf00      	nop
 8002c40:	3718      	adds	r7, #24
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
	...

08002c48 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b088      	sub	sp, #32
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4aa2      	ldr	r2, [pc, #648]	; (8002ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d101      	bne.n	8002c66 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002c62:	4ba2      	ldr	r3, [pc, #648]	; (8002eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002c64:	e001      	b.n	8002c6a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002c66:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a9b      	ldr	r2, [pc, #620]	; (8002ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d101      	bne.n	8002c84 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002c80:	4b9a      	ldr	r3, [pc, #616]	; (8002eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002c82:	e001      	b.n	8002c88 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002c84:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c94:	d004      	beq.n	8002ca0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	f040 8099 	bne.w	8002dd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	d107      	bne.n	8002cba <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d002      	beq.n	8002cba <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f000 f925 	bl	8002f04 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002cba:	69bb      	ldr	r3, [r7, #24]
 8002cbc:	f003 0301 	and.w	r3, r3, #1
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d107      	bne.n	8002cd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d002      	beq.n	8002cd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f000 f9c8 	bl	8003064 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002cd4:	69bb      	ldr	r3, [r7, #24]
 8002cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cda:	2b40      	cmp	r3, #64	; 0x40
 8002cdc:	d13a      	bne.n	8002d54 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	f003 0320 	and.w	r3, r3, #32
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d035      	beq.n	8002d54 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a7e      	ldr	r2, [pc, #504]	; (8002ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d101      	bne.n	8002cf6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002cf2:	4b7e      	ldr	r3, [pc, #504]	; (8002eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002cf4:	e001      	b.n	8002cfa <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002cf6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002cfa:	685a      	ldr	r2, [r3, #4]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4979      	ldr	r1, [pc, #484]	; (8002ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002d02:	428b      	cmp	r3, r1
 8002d04:	d101      	bne.n	8002d0a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002d06:	4b79      	ldr	r3, [pc, #484]	; (8002eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002d08:	e001      	b.n	8002d0e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002d0a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d0e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002d12:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	685a      	ldr	r2, [r3, #4]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002d22:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002d24:	2300      	movs	r3, #0
 8002d26:	60fb      	str	r3, [r7, #12]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	60fb      	str	r3, [r7, #12]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	60fb      	str	r3, [r7, #12]
 8002d38:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d46:	f043 0202 	orr.w	r2, r3, #2
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f7ff fe88 	bl	8002a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	f003 0308 	and.w	r3, r3, #8
 8002d5a:	2b08      	cmp	r3, #8
 8002d5c:	f040 80be 	bne.w	8002edc <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	f003 0320 	and.w	r3, r3, #32
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	f000 80b8 	beq.w	8002edc <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	685a      	ldr	r2, [r3, #4]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002d7a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a59      	ldr	r2, [pc, #356]	; (8002ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d101      	bne.n	8002d8a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002d86:	4b59      	ldr	r3, [pc, #356]	; (8002eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002d88:	e001      	b.n	8002d8e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002d8a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d8e:	685a      	ldr	r2, [r3, #4]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4954      	ldr	r1, [pc, #336]	; (8002ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002d96:	428b      	cmp	r3, r1
 8002d98:	d101      	bne.n	8002d9e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002d9a:	4b54      	ldr	r3, [pc, #336]	; (8002eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002d9c:	e001      	b.n	8002da2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002d9e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002da2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002da6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002da8:	2300      	movs	r3, #0
 8002daa:	60bb      	str	r3, [r7, #8]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	60bb      	str	r3, [r7, #8]
 8002db4:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2201      	movs	r2, #1
 8002dba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc2:	f043 0204 	orr.w	r2, r3, #4
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f7ff fe4a 	bl	8002a64 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002dd0:	e084      	b.n	8002edc <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	f003 0302 	and.w	r3, r3, #2
 8002dd8:	2b02      	cmp	r3, #2
 8002dda:	d107      	bne.n	8002dec <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d002      	beq.n	8002dec <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f000 f8be 	bl	8002f68 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	f003 0301 	and.w	r3, r3, #1
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d107      	bne.n	8002e06 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d002      	beq.n	8002e06 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f000 f8fd 	bl	8003000 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e0c:	2b40      	cmp	r3, #64	; 0x40
 8002e0e:	d12f      	bne.n	8002e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	f003 0320 	and.w	r3, r3, #32
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d02a      	beq.n	8002e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	685a      	ldr	r2, [r3, #4]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002e28:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a2e      	ldr	r2, [pc, #184]	; (8002ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d101      	bne.n	8002e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002e34:	4b2d      	ldr	r3, [pc, #180]	; (8002eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002e36:	e001      	b.n	8002e3c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002e38:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e3c:	685a      	ldr	r2, [r3, #4]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4929      	ldr	r1, [pc, #164]	; (8002ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002e44:	428b      	cmp	r3, r1
 8002e46:	d101      	bne.n	8002e4c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002e48:	4b28      	ldr	r3, [pc, #160]	; (8002eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002e4a:	e001      	b.n	8002e50 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002e4c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e50:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002e54:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2201      	movs	r2, #1
 8002e5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e62:	f043 0202 	orr.w	r2, r3, #2
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f7ff fdfa 	bl	8002a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	f003 0308 	and.w	r3, r3, #8
 8002e76:	2b08      	cmp	r3, #8
 8002e78:	d131      	bne.n	8002ede <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	f003 0320 	and.w	r3, r3, #32
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d02c      	beq.n	8002ede <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a17      	ldr	r2, [pc, #92]	; (8002ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d101      	bne.n	8002e92 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002e8e:	4b17      	ldr	r3, [pc, #92]	; (8002eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002e90:	e001      	b.n	8002e96 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002e92:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e96:	685a      	ldr	r2, [r3, #4]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4912      	ldr	r1, [pc, #72]	; (8002ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002e9e:	428b      	cmp	r3, r1
 8002ea0:	d101      	bne.n	8002ea6 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8002ea2:	4b12      	ldr	r3, [pc, #72]	; (8002eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002ea4:	e001      	b.n	8002eaa <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8002ea6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002eaa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002eae:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	685a      	ldr	r2, [r3, #4]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002ebe:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ecc:	f043 0204 	orr.w	r2, r3, #4
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f7ff fdc5 	bl	8002a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002eda:	e000      	b.n	8002ede <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002edc:	bf00      	nop
}
 8002ede:	bf00      	nop
 8002ee0:	3720      	adds	r7, #32
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	40003800 	.word	0x40003800
 8002eec:	40003400 	.word	0x40003400

08002ef0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002ef8:	bf00      	nop
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr

08002f04 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b082      	sub	sp, #8
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f10:	1c99      	adds	r1, r3, #2
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	6251      	str	r1, [r2, #36]	; 0x24
 8002f16:	881a      	ldrh	r2, [r3, #0]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	3b01      	subs	r3, #1
 8002f26:	b29a      	uxth	r2, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d113      	bne.n	8002f5e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	685a      	ldr	r2, [r3, #4]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002f44:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d106      	bne.n	8002f5e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f7ff ffc9 	bl	8002ef0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002f5e:	bf00      	nop
 8002f60:	3708      	adds	r7, #8
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
	...

08002f68 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f74:	1c99      	adds	r1, r3, #2
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	6251      	str	r1, [r2, #36]	; 0x24
 8002f7a:	8819      	ldrh	r1, [r3, #0]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a1d      	ldr	r2, [pc, #116]	; (8002ff8 <I2SEx_TxISR_I2SExt+0x90>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d101      	bne.n	8002f8a <I2SEx_TxISR_I2SExt+0x22>
 8002f86:	4b1d      	ldr	r3, [pc, #116]	; (8002ffc <I2SEx_TxISR_I2SExt+0x94>)
 8002f88:	e001      	b.n	8002f8e <I2SEx_TxISR_I2SExt+0x26>
 8002f8a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f8e:	460a      	mov	r2, r1
 8002f90:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fa4:	b29b      	uxth	r3, r3
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d121      	bne.n	8002fee <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a12      	ldr	r2, [pc, #72]	; (8002ff8 <I2SEx_TxISR_I2SExt+0x90>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d101      	bne.n	8002fb8 <I2SEx_TxISR_I2SExt+0x50>
 8002fb4:	4b11      	ldr	r3, [pc, #68]	; (8002ffc <I2SEx_TxISR_I2SExt+0x94>)
 8002fb6:	e001      	b.n	8002fbc <I2SEx_TxISR_I2SExt+0x54>
 8002fb8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002fbc:	685a      	ldr	r2, [r3, #4]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	490d      	ldr	r1, [pc, #52]	; (8002ff8 <I2SEx_TxISR_I2SExt+0x90>)
 8002fc4:	428b      	cmp	r3, r1
 8002fc6:	d101      	bne.n	8002fcc <I2SEx_TxISR_I2SExt+0x64>
 8002fc8:	4b0c      	ldr	r3, [pc, #48]	; (8002ffc <I2SEx_TxISR_I2SExt+0x94>)
 8002fca:	e001      	b.n	8002fd0 <I2SEx_TxISR_I2SExt+0x68>
 8002fcc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002fd0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002fd4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002fda:	b29b      	uxth	r3, r3
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d106      	bne.n	8002fee <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f7ff ff81 	bl	8002ef0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002fee:	bf00      	nop
 8002ff0:	3708      	adds	r7, #8
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	40003800 	.word	0x40003800
 8002ffc:	40003400 	.word	0x40003400

08003000 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	68d8      	ldr	r0, [r3, #12]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003012:	1c99      	adds	r1, r3, #2
 8003014:	687a      	ldr	r2, [r7, #4]
 8003016:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003018:	b282      	uxth	r2, r0
 800301a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003020:	b29b      	uxth	r3, r3
 8003022:	3b01      	subs	r3, #1
 8003024:	b29a      	uxth	r2, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800302e:	b29b      	uxth	r3, r3
 8003030:	2b00      	cmp	r3, #0
 8003032:	d113      	bne.n	800305c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	685a      	ldr	r2, [r3, #4]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003042:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003048:	b29b      	uxth	r3, r3
 800304a:	2b00      	cmp	r3, #0
 800304c:	d106      	bne.n	800305c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f7ff ff4a 	bl	8002ef0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800305c:	bf00      	nop
 800305e:	3708      	adds	r7, #8
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}

08003064 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a20      	ldr	r2, [pc, #128]	; (80030f4 <I2SEx_RxISR_I2SExt+0x90>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d101      	bne.n	800307a <I2SEx_RxISR_I2SExt+0x16>
 8003076:	4b20      	ldr	r3, [pc, #128]	; (80030f8 <I2SEx_RxISR_I2SExt+0x94>)
 8003078:	e001      	b.n	800307e <I2SEx_RxISR_I2SExt+0x1a>
 800307a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800307e:	68d8      	ldr	r0, [r3, #12]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003084:	1c99      	adds	r1, r3, #2
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	62d1      	str	r1, [r2, #44]	; 0x2c
 800308a:	b282      	uxth	r2, r0
 800308c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003092:	b29b      	uxth	r3, r3
 8003094:	3b01      	subs	r3, #1
 8003096:	b29a      	uxth	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80030a0:	b29b      	uxth	r3, r3
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d121      	bne.n	80030ea <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a12      	ldr	r2, [pc, #72]	; (80030f4 <I2SEx_RxISR_I2SExt+0x90>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d101      	bne.n	80030b4 <I2SEx_RxISR_I2SExt+0x50>
 80030b0:	4b11      	ldr	r3, [pc, #68]	; (80030f8 <I2SEx_RxISR_I2SExt+0x94>)
 80030b2:	e001      	b.n	80030b8 <I2SEx_RxISR_I2SExt+0x54>
 80030b4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80030b8:	685a      	ldr	r2, [r3, #4]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	490d      	ldr	r1, [pc, #52]	; (80030f4 <I2SEx_RxISR_I2SExt+0x90>)
 80030c0:	428b      	cmp	r3, r1
 80030c2:	d101      	bne.n	80030c8 <I2SEx_RxISR_I2SExt+0x64>
 80030c4:	4b0c      	ldr	r3, [pc, #48]	; (80030f8 <I2SEx_RxISR_I2SExt+0x94>)
 80030c6:	e001      	b.n	80030cc <I2SEx_RxISR_I2SExt+0x68>
 80030c8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80030cc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80030d0:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d106      	bne.n	80030ea <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f7ff ff03 	bl	8002ef0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80030ea:	bf00      	nop
 80030ec:	3708      	adds	r7, #8
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	40003800 	.word	0x40003800
 80030f8:	40003400 	.word	0x40003400

080030fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d101      	bne.n	800310e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e22d      	b.n	800356a <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	2b00      	cmp	r3, #0
 8003118:	d075      	beq.n	8003206 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800311a:	4ba3      	ldr	r3, [pc, #652]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	f003 030c 	and.w	r3, r3, #12
 8003122:	2b04      	cmp	r3, #4
 8003124:	d00c      	beq.n	8003140 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003126:	4ba0      	ldr	r3, [pc, #640]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800312e:	2b08      	cmp	r3, #8
 8003130:	d112      	bne.n	8003158 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003132:	4b9d      	ldr	r3, [pc, #628]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800313a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800313e:	d10b      	bne.n	8003158 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003140:	4b99      	ldr	r3, [pc, #612]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d05b      	beq.n	8003204 <HAL_RCC_OscConfig+0x108>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d157      	bne.n	8003204 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e208      	b.n	800356a <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003160:	d106      	bne.n	8003170 <HAL_RCC_OscConfig+0x74>
 8003162:	4b91      	ldr	r3, [pc, #580]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a90      	ldr	r2, [pc, #576]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 8003168:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800316c:	6013      	str	r3, [r2, #0]
 800316e:	e01d      	b.n	80031ac <HAL_RCC_OscConfig+0xb0>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003178:	d10c      	bne.n	8003194 <HAL_RCC_OscConfig+0x98>
 800317a:	4b8b      	ldr	r3, [pc, #556]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a8a      	ldr	r2, [pc, #552]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 8003180:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003184:	6013      	str	r3, [r2, #0]
 8003186:	4b88      	ldr	r3, [pc, #544]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a87      	ldr	r2, [pc, #540]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 800318c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003190:	6013      	str	r3, [r2, #0]
 8003192:	e00b      	b.n	80031ac <HAL_RCC_OscConfig+0xb0>
 8003194:	4b84      	ldr	r3, [pc, #528]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a83      	ldr	r2, [pc, #524]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 800319a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800319e:	6013      	str	r3, [r2, #0]
 80031a0:	4b81      	ldr	r3, [pc, #516]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a80      	ldr	r2, [pc, #512]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 80031a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d013      	beq.n	80031dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031b4:	f7fd fa42 	bl	800063c <HAL_GetTick>
 80031b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ba:	e008      	b.n	80031ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031bc:	f7fd fa3e 	bl	800063c <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	2b64      	cmp	r3, #100	; 0x64
 80031c8:	d901      	bls.n	80031ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e1cd      	b.n	800356a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ce:	4b76      	ldr	r3, [pc, #472]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d0f0      	beq.n	80031bc <HAL_RCC_OscConfig+0xc0>
 80031da:	e014      	b.n	8003206 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031dc:	f7fd fa2e 	bl	800063c <HAL_GetTick>
 80031e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031e2:	e008      	b.n	80031f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031e4:	f7fd fa2a 	bl	800063c <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b64      	cmp	r3, #100	; 0x64
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e1b9      	b.n	800356a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031f6:	4b6c      	ldr	r3, [pc, #432]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d1f0      	bne.n	80031e4 <HAL_RCC_OscConfig+0xe8>
 8003202:	e000      	b.n	8003206 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003204:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	2b00      	cmp	r3, #0
 8003210:	d063      	beq.n	80032da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003212:	4b65      	ldr	r3, [pc, #404]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	f003 030c 	and.w	r3, r3, #12
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00b      	beq.n	8003236 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800321e:	4b62      	ldr	r3, [pc, #392]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003226:	2b08      	cmp	r3, #8
 8003228:	d11c      	bne.n	8003264 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800322a:	4b5f      	ldr	r3, [pc, #380]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d116      	bne.n	8003264 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003236:	4b5c      	ldr	r3, [pc, #368]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d005      	beq.n	800324e <HAL_RCC_OscConfig+0x152>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	2b01      	cmp	r3, #1
 8003248:	d001      	beq.n	800324e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e18d      	b.n	800356a <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800324e:	4b56      	ldr	r3, [pc, #344]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	691b      	ldr	r3, [r3, #16]
 800325a:	00db      	lsls	r3, r3, #3
 800325c:	4952      	ldr	r1, [pc, #328]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 800325e:	4313      	orrs	r3, r2
 8003260:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003262:	e03a      	b.n	80032da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d020      	beq.n	80032ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800326c:	4b4f      	ldr	r3, [pc, #316]	; (80033ac <HAL_RCC_OscConfig+0x2b0>)
 800326e:	2201      	movs	r2, #1
 8003270:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003272:	f7fd f9e3 	bl	800063c <HAL_GetTick>
 8003276:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003278:	e008      	b.n	800328c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800327a:	f7fd f9df 	bl	800063c <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	2b02      	cmp	r3, #2
 8003286:	d901      	bls.n	800328c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003288:	2303      	movs	r3, #3
 800328a:	e16e      	b.n	800356a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800328c:	4b46      	ldr	r3, [pc, #280]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0302 	and.w	r3, r3, #2
 8003294:	2b00      	cmp	r3, #0
 8003296:	d0f0      	beq.n	800327a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003298:	4b43      	ldr	r3, [pc, #268]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	691b      	ldr	r3, [r3, #16]
 80032a4:	00db      	lsls	r3, r3, #3
 80032a6:	4940      	ldr	r1, [pc, #256]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	600b      	str	r3, [r1, #0]
 80032ac:	e015      	b.n	80032da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032ae:	4b3f      	ldr	r3, [pc, #252]	; (80033ac <HAL_RCC_OscConfig+0x2b0>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b4:	f7fd f9c2 	bl	800063c <HAL_GetTick>
 80032b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ba:	e008      	b.n	80032ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032bc:	f7fd f9be 	bl	800063c <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e14d      	b.n	800356a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ce:	4b36      	ldr	r3, [pc, #216]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 0302 	and.w	r3, r3, #2
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d1f0      	bne.n	80032bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0308 	and.w	r3, r3, #8
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d030      	beq.n	8003348 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d016      	beq.n	800331c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032ee:	4b30      	ldr	r3, [pc, #192]	; (80033b0 <HAL_RCC_OscConfig+0x2b4>)
 80032f0:	2201      	movs	r2, #1
 80032f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032f4:	f7fd f9a2 	bl	800063c <HAL_GetTick>
 80032f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032fa:	e008      	b.n	800330e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032fc:	f7fd f99e 	bl	800063c <HAL_GetTick>
 8003300:	4602      	mov	r2, r0
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	2b02      	cmp	r3, #2
 8003308:	d901      	bls.n	800330e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e12d      	b.n	800356a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800330e:	4b26      	ldr	r3, [pc, #152]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 8003310:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d0f0      	beq.n	80032fc <HAL_RCC_OscConfig+0x200>
 800331a:	e015      	b.n	8003348 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800331c:	4b24      	ldr	r3, [pc, #144]	; (80033b0 <HAL_RCC_OscConfig+0x2b4>)
 800331e:	2200      	movs	r2, #0
 8003320:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003322:	f7fd f98b 	bl	800063c <HAL_GetTick>
 8003326:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003328:	e008      	b.n	800333c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800332a:	f7fd f987 	bl	800063c <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b02      	cmp	r3, #2
 8003336:	d901      	bls.n	800333c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e116      	b.n	800356a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800333c:	4b1a      	ldr	r3, [pc, #104]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 800333e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003340:	f003 0302 	and.w	r3, r3, #2
 8003344:	2b00      	cmp	r3, #0
 8003346:	d1f0      	bne.n	800332a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 0304 	and.w	r3, r3, #4
 8003350:	2b00      	cmp	r3, #0
 8003352:	f000 80a0 	beq.w	8003496 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003356:	2300      	movs	r3, #0
 8003358:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800335a:	4b13      	ldr	r3, [pc, #76]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 800335c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d10f      	bne.n	8003386 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003366:	2300      	movs	r3, #0
 8003368:	60fb      	str	r3, [r7, #12]
 800336a:	4b0f      	ldr	r3, [pc, #60]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 800336c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336e:	4a0e      	ldr	r2, [pc, #56]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 8003370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003374:	6413      	str	r3, [r2, #64]	; 0x40
 8003376:	4b0c      	ldr	r3, [pc, #48]	; (80033a8 <HAL_RCC_OscConfig+0x2ac>)
 8003378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800337e:	60fb      	str	r3, [r7, #12]
 8003380:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003382:	2301      	movs	r3, #1
 8003384:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003386:	4b0b      	ldr	r3, [pc, #44]	; (80033b4 <HAL_RCC_OscConfig+0x2b8>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800338e:	2b00      	cmp	r3, #0
 8003390:	d121      	bne.n	80033d6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003392:	4b08      	ldr	r3, [pc, #32]	; (80033b4 <HAL_RCC_OscConfig+0x2b8>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a07      	ldr	r2, [pc, #28]	; (80033b4 <HAL_RCC_OscConfig+0x2b8>)
 8003398:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800339c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800339e:	f7fd f94d 	bl	800063c <HAL_GetTick>
 80033a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033a4:	e011      	b.n	80033ca <HAL_RCC_OscConfig+0x2ce>
 80033a6:	bf00      	nop
 80033a8:	40023800 	.word	0x40023800
 80033ac:	42470000 	.word	0x42470000
 80033b0:	42470e80 	.word	0x42470e80
 80033b4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033b8:	f7fd f940 	bl	800063c <HAL_GetTick>
 80033bc:	4602      	mov	r2, r0
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	2b02      	cmp	r3, #2
 80033c4:	d901      	bls.n	80033ca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80033c6:	2303      	movs	r3, #3
 80033c8:	e0cf      	b.n	800356a <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ca:	4b6a      	ldr	r3, [pc, #424]	; (8003574 <HAL_RCC_OscConfig+0x478>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d0f0      	beq.n	80033b8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d106      	bne.n	80033ec <HAL_RCC_OscConfig+0x2f0>
 80033de:	4b66      	ldr	r3, [pc, #408]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 80033e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033e2:	4a65      	ldr	r2, [pc, #404]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 80033e4:	f043 0301 	orr.w	r3, r3, #1
 80033e8:	6713      	str	r3, [r2, #112]	; 0x70
 80033ea:	e01c      	b.n	8003426 <HAL_RCC_OscConfig+0x32a>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	2b05      	cmp	r3, #5
 80033f2:	d10c      	bne.n	800340e <HAL_RCC_OscConfig+0x312>
 80033f4:	4b60      	ldr	r3, [pc, #384]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 80033f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033f8:	4a5f      	ldr	r2, [pc, #380]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 80033fa:	f043 0304 	orr.w	r3, r3, #4
 80033fe:	6713      	str	r3, [r2, #112]	; 0x70
 8003400:	4b5d      	ldr	r3, [pc, #372]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 8003402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003404:	4a5c      	ldr	r2, [pc, #368]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 8003406:	f043 0301 	orr.w	r3, r3, #1
 800340a:	6713      	str	r3, [r2, #112]	; 0x70
 800340c:	e00b      	b.n	8003426 <HAL_RCC_OscConfig+0x32a>
 800340e:	4b5a      	ldr	r3, [pc, #360]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 8003410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003412:	4a59      	ldr	r2, [pc, #356]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 8003414:	f023 0301 	bic.w	r3, r3, #1
 8003418:	6713      	str	r3, [r2, #112]	; 0x70
 800341a:	4b57      	ldr	r3, [pc, #348]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 800341c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800341e:	4a56      	ldr	r2, [pc, #344]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 8003420:	f023 0304 	bic.w	r3, r3, #4
 8003424:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d015      	beq.n	800345a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800342e:	f7fd f905 	bl	800063c <HAL_GetTick>
 8003432:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003434:	e00a      	b.n	800344c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003436:	f7fd f901 	bl	800063c <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	f241 3288 	movw	r2, #5000	; 0x1388
 8003444:	4293      	cmp	r3, r2
 8003446:	d901      	bls.n	800344c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e08e      	b.n	800356a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800344c:	4b4a      	ldr	r3, [pc, #296]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 800344e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003450:	f003 0302 	and.w	r3, r3, #2
 8003454:	2b00      	cmp	r3, #0
 8003456:	d0ee      	beq.n	8003436 <HAL_RCC_OscConfig+0x33a>
 8003458:	e014      	b.n	8003484 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800345a:	f7fd f8ef 	bl	800063c <HAL_GetTick>
 800345e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003460:	e00a      	b.n	8003478 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003462:	f7fd f8eb 	bl	800063c <HAL_GetTick>
 8003466:	4602      	mov	r2, r0
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003470:	4293      	cmp	r3, r2
 8003472:	d901      	bls.n	8003478 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e078      	b.n	800356a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003478:	4b3f      	ldr	r3, [pc, #252]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 800347a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800347c:	f003 0302 	and.w	r3, r3, #2
 8003480:	2b00      	cmp	r3, #0
 8003482:	d1ee      	bne.n	8003462 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003484:	7dfb      	ldrb	r3, [r7, #23]
 8003486:	2b01      	cmp	r3, #1
 8003488:	d105      	bne.n	8003496 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800348a:	4b3b      	ldr	r3, [pc, #236]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 800348c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348e:	4a3a      	ldr	r2, [pc, #232]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 8003490:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003494:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	699b      	ldr	r3, [r3, #24]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d064      	beq.n	8003568 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800349e:	4b36      	ldr	r3, [pc, #216]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f003 030c 	and.w	r3, r3, #12
 80034a6:	2b08      	cmp	r3, #8
 80034a8:	d05c      	beq.n	8003564 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	2b02      	cmp	r3, #2
 80034b0:	d141      	bne.n	8003536 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034b2:	4b32      	ldr	r3, [pc, #200]	; (800357c <HAL_RCC_OscConfig+0x480>)
 80034b4:	2200      	movs	r2, #0
 80034b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034b8:	f7fd f8c0 	bl	800063c <HAL_GetTick>
 80034bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034be:	e008      	b.n	80034d2 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034c0:	f7fd f8bc 	bl	800063c <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d901      	bls.n	80034d2 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e04b      	b.n	800356a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034d2:	4b29      	ldr	r3, [pc, #164]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d1f0      	bne.n	80034c0 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	69da      	ldr	r2, [r3, #28]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a1b      	ldr	r3, [r3, #32]
 80034e6:	431a      	orrs	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ec:	019b      	lsls	r3, r3, #6
 80034ee:	431a      	orrs	r2, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034f4:	085b      	lsrs	r3, r3, #1
 80034f6:	3b01      	subs	r3, #1
 80034f8:	041b      	lsls	r3, r3, #16
 80034fa:	431a      	orrs	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003500:	061b      	lsls	r3, r3, #24
 8003502:	491d      	ldr	r1, [pc, #116]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 8003504:	4313      	orrs	r3, r2
 8003506:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003508:	4b1c      	ldr	r3, [pc, #112]	; (800357c <HAL_RCC_OscConfig+0x480>)
 800350a:	2201      	movs	r2, #1
 800350c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800350e:	f7fd f895 	bl	800063c <HAL_GetTick>
 8003512:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003514:	e008      	b.n	8003528 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003516:	f7fd f891 	bl	800063c <HAL_GetTick>
 800351a:	4602      	mov	r2, r0
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	1ad3      	subs	r3, r2, r3
 8003520:	2b02      	cmp	r3, #2
 8003522:	d901      	bls.n	8003528 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8003524:	2303      	movs	r3, #3
 8003526:	e020      	b.n	800356a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003528:	4b13      	ldr	r3, [pc, #76]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003530:	2b00      	cmp	r3, #0
 8003532:	d0f0      	beq.n	8003516 <HAL_RCC_OscConfig+0x41a>
 8003534:	e018      	b.n	8003568 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003536:	4b11      	ldr	r3, [pc, #68]	; (800357c <HAL_RCC_OscConfig+0x480>)
 8003538:	2200      	movs	r2, #0
 800353a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800353c:	f7fd f87e 	bl	800063c <HAL_GetTick>
 8003540:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003542:	e008      	b.n	8003556 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003544:	f7fd f87a 	bl	800063c <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	2b02      	cmp	r3, #2
 8003550:	d901      	bls.n	8003556 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8003552:	2303      	movs	r3, #3
 8003554:	e009      	b.n	800356a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003556:	4b08      	ldr	r3, [pc, #32]	; (8003578 <HAL_RCC_OscConfig+0x47c>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d1f0      	bne.n	8003544 <HAL_RCC_OscConfig+0x448>
 8003562:	e001      	b.n	8003568 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e000      	b.n	800356a <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3718      	adds	r7, #24
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	40007000 	.word	0x40007000
 8003578:	40023800 	.word	0x40023800
 800357c:	42470060 	.word	0x42470060

08003580 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d101      	bne.n	8003594 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e0ca      	b.n	800372a <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003594:	4b67      	ldr	r3, [pc, #412]	; (8003734 <HAL_RCC_ClockConfig+0x1b4>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 030f 	and.w	r3, r3, #15
 800359c:	683a      	ldr	r2, [r7, #0]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d90c      	bls.n	80035bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035a2:	4b64      	ldr	r3, [pc, #400]	; (8003734 <HAL_RCC_ClockConfig+0x1b4>)
 80035a4:	683a      	ldr	r2, [r7, #0]
 80035a6:	b2d2      	uxtb	r2, r2
 80035a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035aa:	4b62      	ldr	r3, [pc, #392]	; (8003734 <HAL_RCC_ClockConfig+0x1b4>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 030f 	and.w	r3, r3, #15
 80035b2:	683a      	ldr	r2, [r7, #0]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d001      	beq.n	80035bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e0b6      	b.n	800372a <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0302 	and.w	r3, r3, #2
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d020      	beq.n	800360a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0304 	and.w	r3, r3, #4
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d005      	beq.n	80035e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035d4:	4b58      	ldr	r3, [pc, #352]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	4a57      	ldr	r2, [pc, #348]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 80035da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80035de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0308 	and.w	r3, r3, #8
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d005      	beq.n	80035f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035ec:	4b52      	ldr	r3, [pc, #328]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	4a51      	ldr	r2, [pc, #324]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 80035f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80035f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035f8:	4b4f      	ldr	r3, [pc, #316]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	494c      	ldr	r1, [pc, #304]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 8003606:	4313      	orrs	r3, r2
 8003608:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0301 	and.w	r3, r3, #1
 8003612:	2b00      	cmp	r3, #0
 8003614:	d044      	beq.n	80036a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	2b01      	cmp	r3, #1
 800361c:	d107      	bne.n	800362e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800361e:	4b46      	ldr	r3, [pc, #280]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d119      	bne.n	800365e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e07d      	b.n	800372a <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	2b02      	cmp	r3, #2
 8003634:	d003      	beq.n	800363e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800363a:	2b03      	cmp	r3, #3
 800363c:	d107      	bne.n	800364e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800363e:	4b3e      	ldr	r3, [pc, #248]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d109      	bne.n	800365e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e06d      	b.n	800372a <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800364e:	4b3a      	ldr	r3, [pc, #232]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	2b00      	cmp	r3, #0
 8003658:	d101      	bne.n	800365e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e065      	b.n	800372a <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800365e:	4b36      	ldr	r3, [pc, #216]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	f023 0203 	bic.w	r2, r3, #3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	4933      	ldr	r1, [pc, #204]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 800366c:	4313      	orrs	r3, r2
 800366e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003670:	f7fc ffe4 	bl	800063c <HAL_GetTick>
 8003674:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003676:	e00a      	b.n	800368e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003678:	f7fc ffe0 	bl	800063c <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	f241 3288 	movw	r2, #5000	; 0x1388
 8003686:	4293      	cmp	r3, r2
 8003688:	d901      	bls.n	800368e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e04d      	b.n	800372a <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800368e:	4b2a      	ldr	r3, [pc, #168]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f003 020c 	and.w	r2, r3, #12
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	429a      	cmp	r2, r3
 800369e:	d1eb      	bne.n	8003678 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036a0:	4b24      	ldr	r3, [pc, #144]	; (8003734 <HAL_RCC_ClockConfig+0x1b4>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 030f 	and.w	r3, r3, #15
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d20c      	bcs.n	80036c8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ae:	4b21      	ldr	r3, [pc, #132]	; (8003734 <HAL_RCC_ClockConfig+0x1b4>)
 80036b0:	683a      	ldr	r2, [r7, #0]
 80036b2:	b2d2      	uxtb	r2, r2
 80036b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036b6:	4b1f      	ldr	r3, [pc, #124]	; (8003734 <HAL_RCC_ClockConfig+0x1b4>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 030f 	and.w	r3, r3, #15
 80036be:	683a      	ldr	r2, [r7, #0]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d001      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e030      	b.n	800372a <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0304 	and.w	r3, r3, #4
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d008      	beq.n	80036e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036d4:	4b18      	ldr	r3, [pc, #96]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	4915      	ldr	r1, [pc, #84]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 80036e2:	4313      	orrs	r3, r2
 80036e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0308 	and.w	r3, r3, #8
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d009      	beq.n	8003706 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036f2:	4b11      	ldr	r3, [pc, #68]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	00db      	lsls	r3, r3, #3
 8003700:	490d      	ldr	r1, [pc, #52]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 8003702:	4313      	orrs	r3, r2
 8003704:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003706:	f000 f81d 	bl	8003744 <HAL_RCC_GetSysClockFreq>
 800370a:	4601      	mov	r1, r0
 800370c:	4b0a      	ldr	r3, [pc, #40]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	091b      	lsrs	r3, r3, #4
 8003712:	f003 030f 	and.w	r3, r3, #15
 8003716:	4a09      	ldr	r2, [pc, #36]	; (800373c <HAL_RCC_ClockConfig+0x1bc>)
 8003718:	5cd3      	ldrb	r3, [r2, r3]
 800371a:	fa21 f303 	lsr.w	r3, r1, r3
 800371e:	4a08      	ldr	r2, [pc, #32]	; (8003740 <HAL_RCC_ClockConfig+0x1c0>)
 8003720:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8003722:	2000      	movs	r0, #0
 8003724:	f7fc ff46 	bl	80005b4 <HAL_InitTick>

  return HAL_OK;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3710      	adds	r7, #16
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	40023c00 	.word	0x40023c00
 8003738:	40023800 	.word	0x40023800
 800373c:	08008e94 	.word	0x08008e94
 8003740:	20000028 	.word	0x20000028

08003744 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003746:	b085      	sub	sp, #20
 8003748:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800374a:	2300      	movs	r3, #0
 800374c:	607b      	str	r3, [r7, #4]
 800374e:	2300      	movs	r3, #0
 8003750:	60fb      	str	r3, [r7, #12]
 8003752:	2300      	movs	r3, #0
 8003754:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003756:	2300      	movs	r3, #0
 8003758:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800375a:	4b63      	ldr	r3, [pc, #396]	; (80038e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	f003 030c 	and.w	r3, r3, #12
 8003762:	2b04      	cmp	r3, #4
 8003764:	d007      	beq.n	8003776 <HAL_RCC_GetSysClockFreq+0x32>
 8003766:	2b08      	cmp	r3, #8
 8003768:	d008      	beq.n	800377c <HAL_RCC_GetSysClockFreq+0x38>
 800376a:	2b00      	cmp	r3, #0
 800376c:	f040 80b4 	bne.w	80038d8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003770:	4b5e      	ldr	r3, [pc, #376]	; (80038ec <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003772:	60bb      	str	r3, [r7, #8]
       break;
 8003774:	e0b3      	b.n	80038de <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003776:	4b5e      	ldr	r3, [pc, #376]	; (80038f0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003778:	60bb      	str	r3, [r7, #8]
      break;
 800377a:	e0b0      	b.n	80038de <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800377c:	4b5a      	ldr	r3, [pc, #360]	; (80038e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003784:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003786:	4b58      	ldr	r3, [pc, #352]	; (80038e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d04a      	beq.n	8003828 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003792:	4b55      	ldr	r3, [pc, #340]	; (80038e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	099b      	lsrs	r3, r3, #6
 8003798:	f04f 0400 	mov.w	r4, #0
 800379c:	f240 11ff 	movw	r1, #511	; 0x1ff
 80037a0:	f04f 0200 	mov.w	r2, #0
 80037a4:	ea03 0501 	and.w	r5, r3, r1
 80037a8:	ea04 0602 	and.w	r6, r4, r2
 80037ac:	4629      	mov	r1, r5
 80037ae:	4632      	mov	r2, r6
 80037b0:	f04f 0300 	mov.w	r3, #0
 80037b4:	f04f 0400 	mov.w	r4, #0
 80037b8:	0154      	lsls	r4, r2, #5
 80037ba:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80037be:	014b      	lsls	r3, r1, #5
 80037c0:	4619      	mov	r1, r3
 80037c2:	4622      	mov	r2, r4
 80037c4:	1b49      	subs	r1, r1, r5
 80037c6:	eb62 0206 	sbc.w	r2, r2, r6
 80037ca:	f04f 0300 	mov.w	r3, #0
 80037ce:	f04f 0400 	mov.w	r4, #0
 80037d2:	0194      	lsls	r4, r2, #6
 80037d4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80037d8:	018b      	lsls	r3, r1, #6
 80037da:	1a5b      	subs	r3, r3, r1
 80037dc:	eb64 0402 	sbc.w	r4, r4, r2
 80037e0:	f04f 0100 	mov.w	r1, #0
 80037e4:	f04f 0200 	mov.w	r2, #0
 80037e8:	00e2      	lsls	r2, r4, #3
 80037ea:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80037ee:	00d9      	lsls	r1, r3, #3
 80037f0:	460b      	mov	r3, r1
 80037f2:	4614      	mov	r4, r2
 80037f4:	195b      	adds	r3, r3, r5
 80037f6:	eb44 0406 	adc.w	r4, r4, r6
 80037fa:	f04f 0100 	mov.w	r1, #0
 80037fe:	f04f 0200 	mov.w	r2, #0
 8003802:	0262      	lsls	r2, r4, #9
 8003804:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003808:	0259      	lsls	r1, r3, #9
 800380a:	460b      	mov	r3, r1
 800380c:	4614      	mov	r4, r2
 800380e:	4618      	mov	r0, r3
 8003810:	4621      	mov	r1, r4
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f04f 0400 	mov.w	r4, #0
 8003818:	461a      	mov	r2, r3
 800381a:	4623      	mov	r3, r4
 800381c:	f7fc fd28 	bl	8000270 <__aeabi_uldivmod>
 8003820:	4603      	mov	r3, r0
 8003822:	460c      	mov	r4, r1
 8003824:	60fb      	str	r3, [r7, #12]
 8003826:	e049      	b.n	80038bc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003828:	4b2f      	ldr	r3, [pc, #188]	; (80038e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	099b      	lsrs	r3, r3, #6
 800382e:	f04f 0400 	mov.w	r4, #0
 8003832:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003836:	f04f 0200 	mov.w	r2, #0
 800383a:	ea03 0501 	and.w	r5, r3, r1
 800383e:	ea04 0602 	and.w	r6, r4, r2
 8003842:	4629      	mov	r1, r5
 8003844:	4632      	mov	r2, r6
 8003846:	f04f 0300 	mov.w	r3, #0
 800384a:	f04f 0400 	mov.w	r4, #0
 800384e:	0154      	lsls	r4, r2, #5
 8003850:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003854:	014b      	lsls	r3, r1, #5
 8003856:	4619      	mov	r1, r3
 8003858:	4622      	mov	r2, r4
 800385a:	1b49      	subs	r1, r1, r5
 800385c:	eb62 0206 	sbc.w	r2, r2, r6
 8003860:	f04f 0300 	mov.w	r3, #0
 8003864:	f04f 0400 	mov.w	r4, #0
 8003868:	0194      	lsls	r4, r2, #6
 800386a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800386e:	018b      	lsls	r3, r1, #6
 8003870:	1a5b      	subs	r3, r3, r1
 8003872:	eb64 0402 	sbc.w	r4, r4, r2
 8003876:	f04f 0100 	mov.w	r1, #0
 800387a:	f04f 0200 	mov.w	r2, #0
 800387e:	00e2      	lsls	r2, r4, #3
 8003880:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003884:	00d9      	lsls	r1, r3, #3
 8003886:	460b      	mov	r3, r1
 8003888:	4614      	mov	r4, r2
 800388a:	195b      	adds	r3, r3, r5
 800388c:	eb44 0406 	adc.w	r4, r4, r6
 8003890:	f04f 0100 	mov.w	r1, #0
 8003894:	f04f 0200 	mov.w	r2, #0
 8003898:	02a2      	lsls	r2, r4, #10
 800389a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800389e:	0299      	lsls	r1, r3, #10
 80038a0:	460b      	mov	r3, r1
 80038a2:	4614      	mov	r4, r2
 80038a4:	4618      	mov	r0, r3
 80038a6:	4621      	mov	r1, r4
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f04f 0400 	mov.w	r4, #0
 80038ae:	461a      	mov	r2, r3
 80038b0:	4623      	mov	r3, r4
 80038b2:	f7fc fcdd 	bl	8000270 <__aeabi_uldivmod>
 80038b6:	4603      	mov	r3, r0
 80038b8:	460c      	mov	r4, r1
 80038ba:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80038bc:	4b0a      	ldr	r3, [pc, #40]	; (80038e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	0c1b      	lsrs	r3, r3, #16
 80038c2:	f003 0303 	and.w	r3, r3, #3
 80038c6:	3301      	adds	r3, #1
 80038c8:	005b      	lsls	r3, r3, #1
 80038ca:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80038cc:	68fa      	ldr	r2, [r7, #12]
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80038d4:	60bb      	str	r3, [r7, #8]
      break;
 80038d6:	e002      	b.n	80038de <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80038d8:	4b04      	ldr	r3, [pc, #16]	; (80038ec <HAL_RCC_GetSysClockFreq+0x1a8>)
 80038da:	60bb      	str	r3, [r7, #8]
      break;
 80038dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038de:	68bb      	ldr	r3, [r7, #8]
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3714      	adds	r7, #20
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038e8:	40023800 	.word	0x40023800
 80038ec:	00f42400 	.word	0x00f42400
 80038f0:	007a1200 	.word	0x007a1200

080038f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038f4:	b480      	push	{r7}
 80038f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038f8:	4b03      	ldr	r3, [pc, #12]	; (8003908 <HAL_RCC_GetHCLKFreq+0x14>)
 80038fa:	681b      	ldr	r3, [r3, #0]
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr
 8003906:	bf00      	nop
 8003908:	20000028 	.word	0x20000028

0800390c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003910:	f7ff fff0 	bl	80038f4 <HAL_RCC_GetHCLKFreq>
 8003914:	4601      	mov	r1, r0
 8003916:	4b05      	ldr	r3, [pc, #20]	; (800392c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	0a9b      	lsrs	r3, r3, #10
 800391c:	f003 0307 	and.w	r3, r3, #7
 8003920:	4a03      	ldr	r2, [pc, #12]	; (8003930 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003922:	5cd3      	ldrb	r3, [r2, r3]
 8003924:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003928:	4618      	mov	r0, r3
 800392a:	bd80      	pop	{r7, pc}
 800392c:	40023800 	.word	0x40023800
 8003930:	08008ea4 	.word	0x08008ea4

08003934 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003938:	f7ff ffdc 	bl	80038f4 <HAL_RCC_GetHCLKFreq>
 800393c:	4601      	mov	r1, r0
 800393e:	4b05      	ldr	r3, [pc, #20]	; (8003954 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	0b5b      	lsrs	r3, r3, #13
 8003944:	f003 0307 	and.w	r3, r3, #7
 8003948:	4a03      	ldr	r2, [pc, #12]	; (8003958 <HAL_RCC_GetPCLK2Freq+0x24>)
 800394a:	5cd3      	ldrb	r3, [r2, r3]
 800394c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003950:	4618      	mov	r0, r3
 8003952:	bd80      	pop	{r7, pc}
 8003954:	40023800 	.word	0x40023800
 8003958:	08008ea4 	.word	0x08008ea4

0800395c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b086      	sub	sp, #24
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003964:	2300      	movs	r3, #0
 8003966:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003968:	2300      	movs	r3, #0
 800396a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0301 	and.w	r3, r3, #1
 8003974:	2b00      	cmp	r3, #0
 8003976:	d105      	bne.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003980:	2b00      	cmp	r3, #0
 8003982:	d035      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003984:	4b62      	ldr	r3, [pc, #392]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003986:	2200      	movs	r2, #0
 8003988:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800398a:	f7fc fe57 	bl	800063c <HAL_GetTick>
 800398e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003990:	e008      	b.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003992:	f7fc fe53 	bl	800063c <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	2b02      	cmp	r3, #2
 800399e:	d901      	bls.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e0b0      	b.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80039a4:	4b5b      	ldr	r3, [pc, #364]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d1f0      	bne.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	019a      	lsls	r2, r3, #6
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	071b      	lsls	r3, r3, #28
 80039bc:	4955      	ldr	r1, [pc, #340]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039be:	4313      	orrs	r3, r2
 80039c0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80039c4:	4b52      	ldr	r3, [pc, #328]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80039c6:	2201      	movs	r2, #1
 80039c8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80039ca:	f7fc fe37 	bl	800063c <HAL_GetTick>
 80039ce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039d0:	e008      	b.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80039d2:	f7fc fe33 	bl	800063c <HAL_GetTick>
 80039d6:	4602      	mov	r2, r0
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	2b02      	cmp	r3, #2
 80039de:	d901      	bls.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039e0:	2303      	movs	r3, #3
 80039e2:	e090      	b.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039e4:	4b4b      	ldr	r3, [pc, #300]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d0f0      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0302 	and.w	r3, r3, #2
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	f000 8083 	beq.w	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80039fe:	2300      	movs	r3, #0
 8003a00:	60fb      	str	r3, [r7, #12]
 8003a02:	4b44      	ldr	r3, [pc, #272]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a06:	4a43      	ldr	r2, [pc, #268]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a0c:	6413      	str	r3, [r2, #64]	; 0x40
 8003a0e:	4b41      	ldr	r3, [pc, #260]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a16:	60fb      	str	r3, [r7, #12]
 8003a18:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003a1a:	4b3f      	ldr	r3, [pc, #252]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a3e      	ldr	r2, [pc, #248]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a24:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003a26:	f7fc fe09 	bl	800063c <HAL_GetTick>
 8003a2a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003a2c:	e008      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003a2e:	f7fc fe05 	bl	800063c <HAL_GetTick>
 8003a32:	4602      	mov	r2, r0
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	1ad3      	subs	r3, r2, r3
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	d901      	bls.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	e062      	b.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003a40:	4b35      	ldr	r3, [pc, #212]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d0f0      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a4c:	4b31      	ldr	r3, [pc, #196]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a54:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d02f      	beq.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a64:	693a      	ldr	r2, [r7, #16]
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d028      	beq.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a6a:	4b2a      	ldr	r3, [pc, #168]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a72:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a74:	4b29      	ldr	r3, [pc, #164]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003a76:	2201      	movs	r2, #1
 8003a78:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a7a:	4b28      	ldr	r3, [pc, #160]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003a80:	4a24      	ldr	r2, [pc, #144]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003a86:	4b23      	ldr	r3, [pc, #140]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a8a:	f003 0301 	and.w	r3, r3, #1
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d114      	bne.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003a92:	f7fc fdd3 	bl	800063c <HAL_GetTick>
 8003a96:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a98:	e00a      	b.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a9a:	f7fc fdcf 	bl	800063c <HAL_GetTick>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d901      	bls.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003aac:	2303      	movs	r3, #3
 8003aae:	e02a      	b.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ab0:	4b18      	ldr	r3, [pc, #96]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003ab2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ab4:	f003 0302 	and.w	r3, r3, #2
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d0ee      	beq.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ac4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ac8:	d10d      	bne.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003aca:	4b12      	ldr	r3, [pc, #72]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	68db      	ldr	r3, [r3, #12]
 8003ad6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003ada:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ade:	490d      	ldr	r1, [pc, #52]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	608b      	str	r3, [r1, #8]
 8003ae4:	e005      	b.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003ae6:	4b0b      	ldr	r3, [pc, #44]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	4a0a      	ldr	r2, [pc, #40]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003aec:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003af0:	6093      	str	r3, [r2, #8]
 8003af2:	4b08      	ldr	r3, [pc, #32]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003af4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003afe:	4905      	ldr	r1, [pc, #20]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003b00:	4313      	orrs	r3, r2
 8003b02:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3718      	adds	r7, #24
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	42470068 	.word	0x42470068
 8003b14:	40023800 	.word	0x40023800
 8003b18:	40007000 	.word	0x40007000
 8003b1c:	42470e40 	.word	0x42470e40

08003b20 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b087      	sub	sp, #28
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003b30:	2300      	movs	r3, #0
 8003b32:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003b34:	2300      	movs	r3, #0
 8003b36:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d13d      	bne.n	8003bba <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003b3e:	4b22      	ldr	r3, [pc, #136]	; (8003bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b46:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d004      	beq.n	8003b58 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d12f      	bne.n	8003bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003b52:	4b1e      	ldr	r3, [pc, #120]	; (8003bcc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003b54:	617b      	str	r3, [r7, #20]
          break;
 8003b56:	e02f      	b.n	8003bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003b58:	4b1b      	ldr	r3, [pc, #108]	; (8003bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b64:	d108      	bne.n	8003b78 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003b66:	4b18      	ldr	r3, [pc, #96]	; (8003bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b6e:	4a18      	ldr	r2, [pc, #96]	; (8003bd0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b74:	613b      	str	r3, [r7, #16]
 8003b76:	e007      	b.n	8003b88 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003b78:	4b13      	ldr	r3, [pc, #76]	; (8003bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b80:	4a14      	ldr	r2, [pc, #80]	; (8003bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003b82:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b86:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003b88:	4b0f      	ldr	r3, [pc, #60]	; (8003bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003b8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b8e:	099b      	lsrs	r3, r3, #6
 8003b90:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	fb02 f303 	mul.w	r3, r2, r3
 8003b9a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003b9c:	4b0a      	ldr	r3, [pc, #40]	; (8003bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003b9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ba2:	0f1b      	lsrs	r3, r3, #28
 8003ba4:	f003 0307 	and.w	r3, r3, #7
 8003ba8:	68ba      	ldr	r2, [r7, #8]
 8003baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bae:	617b      	str	r3, [r7, #20]
          break;
 8003bb0:	e002      	b.n	8003bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	617b      	str	r3, [r7, #20]
          break;
 8003bb6:	bf00      	nop
        }
      }
      break;
 8003bb8:	bf00      	nop
    }
  }
  return frequency;
 8003bba:	697b      	ldr	r3, [r7, #20]
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	371c      	adds	r7, #28
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr
 8003bc8:	40023800 	.word	0x40023800
 8003bcc:	00bb8000 	.word	0x00bb8000
 8003bd0:	007a1200 	.word	0x007a1200
 8003bd4:	00f42400 	.word	0x00f42400

08003bd8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d101      	bne.n	8003bea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e056      	b.n	8003c98 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d106      	bne.n	8003c0a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f003 ffff 	bl	8007c08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2202      	movs	r2, #2
 8003c0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c20:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	685a      	ldr	r2, [r3, #4]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	431a      	orrs	r2, r3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	431a      	orrs	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	691b      	ldr	r3, [r3, #16]
 8003c36:	431a      	orrs	r2, r3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	695b      	ldr	r3, [r3, #20]
 8003c3c:	431a      	orrs	r2, r3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	699b      	ldr	r3, [r3, #24]
 8003c42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c46:	431a      	orrs	r2, r3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	69db      	ldr	r3, [r3, #28]
 8003c4c:	431a      	orrs	r2, r3
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6a1b      	ldr	r3, [r3, #32]
 8003c52:	ea42 0103 	orr.w	r1, r2, r3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	430a      	orrs	r2, r1
 8003c60:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	0c1b      	lsrs	r3, r3, #16
 8003c68:	f003 0104 	and.w	r1, r3, #4
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	430a      	orrs	r2, r1
 8003c76:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	69da      	ldr	r2, [r3, #28]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c86:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2201      	movs	r2, #1
 8003c92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003c96:	2300      	movs	r3, #0
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3708      	adds	r7, #8
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}

08003ca0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d101      	bne.n	8003cb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e01d      	b.n	8003cee <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d106      	bne.n	8003ccc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f003 ffe6 	bl	8007c98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2202      	movs	r2, #2
 8003cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	3304      	adds	r3, #4
 8003cdc:	4619      	mov	r1, r3
 8003cde:	4610      	mov	r0, r2
 8003ce0:	f000 fa14 	bl	800410c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003cec:	2300      	movs	r3, #0
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3708      	adds	r7, #8
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}

08003cf6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003cf6:	b480      	push	{r7}
 8003cf8:	b085      	sub	sp, #20
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	68da      	ldr	r2, [r3, #12]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f042 0201 	orr.w	r2, r2, #1
 8003d0c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	f003 0307 	and.w	r3, r3, #7
 8003d18:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2b06      	cmp	r3, #6
 8003d1e:	d007      	beq.n	8003d30 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f042 0201 	orr.w	r2, r2, #1
 8003d2e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d30:	2300      	movs	r3, #0
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3714      	adds	r7, #20
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr

08003d3e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003d3e:	b580      	push	{r7, lr}
 8003d40:	b082      	sub	sp, #8
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	691b      	ldr	r3, [r3, #16]
 8003d4c:	f003 0302 	and.w	r3, r3, #2
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d122      	bne.n	8003d9a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	f003 0302 	and.w	r3, r3, #2
 8003d5e:	2b02      	cmp	r3, #2
 8003d60:	d11b      	bne.n	8003d9a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f06f 0202 	mvn.w	r2, #2
 8003d6a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	699b      	ldr	r3, [r3, #24]
 8003d78:	f003 0303 	and.w	r3, r3, #3
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d003      	beq.n	8003d88 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d80:	6878      	ldr	r0, [r7, #4]
 8003d82:	f000 f9a5 	bl	80040d0 <HAL_TIM_IC_CaptureCallback>
 8003d86:	e005      	b.n	8003d94 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d88:	6878      	ldr	r0, [r7, #4]
 8003d8a:	f000 f997 	bl	80040bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f000 f9a8 	bl	80040e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	691b      	ldr	r3, [r3, #16]
 8003da0:	f003 0304 	and.w	r3, r3, #4
 8003da4:	2b04      	cmp	r3, #4
 8003da6:	d122      	bne.n	8003dee <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	f003 0304 	and.w	r3, r3, #4
 8003db2:	2b04      	cmp	r3, #4
 8003db4:	d11b      	bne.n	8003dee <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f06f 0204 	mvn.w	r2, #4
 8003dbe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2202      	movs	r2, #2
 8003dc4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	699b      	ldr	r3, [r3, #24]
 8003dcc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d003      	beq.n	8003ddc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f000 f97b 	bl	80040d0 <HAL_TIM_IC_CaptureCallback>
 8003dda:	e005      	b.n	8003de8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f000 f96d 	bl	80040bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f000 f97e 	bl	80040e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2200      	movs	r2, #0
 8003dec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	f003 0308 	and.w	r3, r3, #8
 8003df8:	2b08      	cmp	r3, #8
 8003dfa:	d122      	bne.n	8003e42 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	f003 0308 	and.w	r3, r3, #8
 8003e06:	2b08      	cmp	r3, #8
 8003e08:	d11b      	bne.n	8003e42 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f06f 0208 	mvn.w	r2, #8
 8003e12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2204      	movs	r2, #4
 8003e18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	69db      	ldr	r3, [r3, #28]
 8003e20:	f003 0303 	and.w	r3, r3, #3
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d003      	beq.n	8003e30 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f000 f951 	bl	80040d0 <HAL_TIM_IC_CaptureCallback>
 8003e2e:	e005      	b.n	8003e3c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f000 f943 	bl	80040bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f000 f954 	bl	80040e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	691b      	ldr	r3, [r3, #16]
 8003e48:	f003 0310 	and.w	r3, r3, #16
 8003e4c:	2b10      	cmp	r3, #16
 8003e4e:	d122      	bne.n	8003e96 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	f003 0310 	and.w	r3, r3, #16
 8003e5a:	2b10      	cmp	r3, #16
 8003e5c:	d11b      	bne.n	8003e96 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f06f 0210 	mvn.w	r2, #16
 8003e66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2208      	movs	r2, #8
 8003e6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	69db      	ldr	r3, [r3, #28]
 8003e74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d003      	beq.n	8003e84 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f000 f927 	bl	80040d0 <HAL_TIM_IC_CaptureCallback>
 8003e82:	e005      	b.n	8003e90 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f000 f919 	bl	80040bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f000 f92a 	bl	80040e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	f003 0301 	and.w	r3, r3, #1
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d10e      	bne.n	8003ec2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d107      	bne.n	8003ec2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f06f 0201 	mvn.w	r2, #1
 8003eba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f003 fa25 	bl	800730c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	691b      	ldr	r3, [r3, #16]
 8003ec8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ecc:	2b80      	cmp	r3, #128	; 0x80
 8003ece:	d10e      	bne.n	8003eee <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	68db      	ldr	r3, [r3, #12]
 8003ed6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eda:	2b80      	cmp	r3, #128	; 0x80
 8003edc:	d107      	bne.n	8003eee <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ee6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ee8:	6878      	ldr	r0, [r7, #4]
 8003eea:	f000 fa98 	bl	800441e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	691b      	ldr	r3, [r3, #16]
 8003ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ef8:	2b40      	cmp	r3, #64	; 0x40
 8003efa:	d10e      	bne.n	8003f1a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f06:	2b40      	cmp	r3, #64	; 0x40
 8003f08:	d107      	bne.n	8003f1a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003f12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f000 f8ef 	bl	80040f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	691b      	ldr	r3, [r3, #16]
 8003f20:	f003 0320 	and.w	r3, r3, #32
 8003f24:	2b20      	cmp	r3, #32
 8003f26:	d10e      	bne.n	8003f46 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	68db      	ldr	r3, [r3, #12]
 8003f2e:	f003 0320 	and.w	r3, r3, #32
 8003f32:	2b20      	cmp	r3, #32
 8003f34:	d107      	bne.n	8003f46 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f06f 0220 	mvn.w	r2, #32
 8003f3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f000 fa62 	bl	800440a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f46:	bf00      	nop
 8003f48:	3708      	adds	r7, #8
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}

08003f4e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f4e:	b580      	push	{r7, lr}
 8003f50:	b084      	sub	sp, #16
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]
 8003f56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d101      	bne.n	8003f66 <HAL_TIM_ConfigClockSource+0x18>
 8003f62:	2302      	movs	r3, #2
 8003f64:	e0a6      	b.n	80040b4 <HAL_TIM_ConfigClockSource+0x166>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2201      	movs	r2, #1
 8003f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2202      	movs	r2, #2
 8003f72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003f84:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f8c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	68fa      	ldr	r2, [r7, #12]
 8003f94:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2b40      	cmp	r3, #64	; 0x40
 8003f9c:	d067      	beq.n	800406e <HAL_TIM_ConfigClockSource+0x120>
 8003f9e:	2b40      	cmp	r3, #64	; 0x40
 8003fa0:	d80b      	bhi.n	8003fba <HAL_TIM_ConfigClockSource+0x6c>
 8003fa2:	2b10      	cmp	r3, #16
 8003fa4:	d073      	beq.n	800408e <HAL_TIM_ConfigClockSource+0x140>
 8003fa6:	2b10      	cmp	r3, #16
 8003fa8:	d802      	bhi.n	8003fb0 <HAL_TIM_ConfigClockSource+0x62>
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d06f      	beq.n	800408e <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003fae:	e078      	b.n	80040a2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003fb0:	2b20      	cmp	r3, #32
 8003fb2:	d06c      	beq.n	800408e <HAL_TIM_ConfigClockSource+0x140>
 8003fb4:	2b30      	cmp	r3, #48	; 0x30
 8003fb6:	d06a      	beq.n	800408e <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003fb8:	e073      	b.n	80040a2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003fba:	2b70      	cmp	r3, #112	; 0x70
 8003fbc:	d00d      	beq.n	8003fda <HAL_TIM_ConfigClockSource+0x8c>
 8003fbe:	2b70      	cmp	r3, #112	; 0x70
 8003fc0:	d804      	bhi.n	8003fcc <HAL_TIM_ConfigClockSource+0x7e>
 8003fc2:	2b50      	cmp	r3, #80	; 0x50
 8003fc4:	d033      	beq.n	800402e <HAL_TIM_ConfigClockSource+0xe0>
 8003fc6:	2b60      	cmp	r3, #96	; 0x60
 8003fc8:	d041      	beq.n	800404e <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003fca:	e06a      	b.n	80040a2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003fcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fd0:	d066      	beq.n	80040a0 <HAL_TIM_ConfigClockSource+0x152>
 8003fd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fd6:	d017      	beq.n	8004008 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003fd8:	e063      	b.n	80040a2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6818      	ldr	r0, [r3, #0]
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	6899      	ldr	r1, [r3, #8]
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	685a      	ldr	r2, [r3, #4]
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	68db      	ldr	r3, [r3, #12]
 8003fea:	f000 f9a9 	bl	8004340 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003ffc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	68fa      	ldr	r2, [r7, #12]
 8004004:	609a      	str	r2, [r3, #8]
      break;
 8004006:	e04c      	b.n	80040a2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6818      	ldr	r0, [r3, #0]
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	6899      	ldr	r1, [r3, #8]
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	685a      	ldr	r2, [r3, #4]
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	f000 f992 	bl	8004340 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	689a      	ldr	r2, [r3, #8]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800402a:	609a      	str	r2, [r3, #8]
      break;
 800402c:	e039      	b.n	80040a2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6818      	ldr	r0, [r3, #0]
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	6859      	ldr	r1, [r3, #4]
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	461a      	mov	r2, r3
 800403c:	f000 f906 	bl	800424c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2150      	movs	r1, #80	; 0x50
 8004046:	4618      	mov	r0, r3
 8004048:	f000 f95f 	bl	800430a <TIM_ITRx_SetConfig>
      break;
 800404c:	e029      	b.n	80040a2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6818      	ldr	r0, [r3, #0]
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	6859      	ldr	r1, [r3, #4]
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	68db      	ldr	r3, [r3, #12]
 800405a:	461a      	mov	r2, r3
 800405c:	f000 f925 	bl	80042aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2160      	movs	r1, #96	; 0x60
 8004066:	4618      	mov	r0, r3
 8004068:	f000 f94f 	bl	800430a <TIM_ITRx_SetConfig>
      break;
 800406c:	e019      	b.n	80040a2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6818      	ldr	r0, [r3, #0]
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	6859      	ldr	r1, [r3, #4]
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	461a      	mov	r2, r3
 800407c:	f000 f8e6 	bl	800424c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2140      	movs	r1, #64	; 0x40
 8004086:	4618      	mov	r0, r3
 8004088:	f000 f93f 	bl	800430a <TIM_ITRx_SetConfig>
      break;
 800408c:	e009      	b.n	80040a2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4619      	mov	r1, r3
 8004098:	4610      	mov	r0, r2
 800409a:	f000 f936 	bl	800430a <TIM_ITRx_SetConfig>
      break;
 800409e:	e000      	b.n	80040a2 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80040a0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2201      	movs	r2, #1
 80040a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3710      	adds	r7, #16
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80040c4:	bf00      	nop
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80040d8:	bf00      	nop
 80040da:	370c      	adds	r7, #12
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr

080040e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80040ec:	bf00      	nop
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr

080040f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004100:	bf00      	nop
 8004102:	370c      	adds	r7, #12
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr

0800410c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800410c:	b480      	push	{r7}
 800410e:	b085      	sub	sp, #20
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
 8004114:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4a40      	ldr	r2, [pc, #256]	; (8004220 <TIM_Base_SetConfig+0x114>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d013      	beq.n	800414c <TIM_Base_SetConfig+0x40>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800412a:	d00f      	beq.n	800414c <TIM_Base_SetConfig+0x40>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	4a3d      	ldr	r2, [pc, #244]	; (8004224 <TIM_Base_SetConfig+0x118>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d00b      	beq.n	800414c <TIM_Base_SetConfig+0x40>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	4a3c      	ldr	r2, [pc, #240]	; (8004228 <TIM_Base_SetConfig+0x11c>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d007      	beq.n	800414c <TIM_Base_SetConfig+0x40>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	4a3b      	ldr	r2, [pc, #236]	; (800422c <TIM_Base_SetConfig+0x120>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d003      	beq.n	800414c <TIM_Base_SetConfig+0x40>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	4a3a      	ldr	r2, [pc, #232]	; (8004230 <TIM_Base_SetConfig+0x124>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d108      	bne.n	800415e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004152:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	68fa      	ldr	r2, [r7, #12]
 800415a:	4313      	orrs	r3, r2
 800415c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	4a2f      	ldr	r2, [pc, #188]	; (8004220 <TIM_Base_SetConfig+0x114>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d02b      	beq.n	80041be <TIM_Base_SetConfig+0xb2>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800416c:	d027      	beq.n	80041be <TIM_Base_SetConfig+0xb2>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	4a2c      	ldr	r2, [pc, #176]	; (8004224 <TIM_Base_SetConfig+0x118>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d023      	beq.n	80041be <TIM_Base_SetConfig+0xb2>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	4a2b      	ldr	r2, [pc, #172]	; (8004228 <TIM_Base_SetConfig+0x11c>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d01f      	beq.n	80041be <TIM_Base_SetConfig+0xb2>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a2a      	ldr	r2, [pc, #168]	; (800422c <TIM_Base_SetConfig+0x120>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d01b      	beq.n	80041be <TIM_Base_SetConfig+0xb2>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a29      	ldr	r2, [pc, #164]	; (8004230 <TIM_Base_SetConfig+0x124>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d017      	beq.n	80041be <TIM_Base_SetConfig+0xb2>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a28      	ldr	r2, [pc, #160]	; (8004234 <TIM_Base_SetConfig+0x128>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d013      	beq.n	80041be <TIM_Base_SetConfig+0xb2>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a27      	ldr	r2, [pc, #156]	; (8004238 <TIM_Base_SetConfig+0x12c>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d00f      	beq.n	80041be <TIM_Base_SetConfig+0xb2>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4a26      	ldr	r2, [pc, #152]	; (800423c <TIM_Base_SetConfig+0x130>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d00b      	beq.n	80041be <TIM_Base_SetConfig+0xb2>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4a25      	ldr	r2, [pc, #148]	; (8004240 <TIM_Base_SetConfig+0x134>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d007      	beq.n	80041be <TIM_Base_SetConfig+0xb2>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a24      	ldr	r2, [pc, #144]	; (8004244 <TIM_Base_SetConfig+0x138>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d003      	beq.n	80041be <TIM_Base_SetConfig+0xb2>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a23      	ldr	r2, [pc, #140]	; (8004248 <TIM_Base_SetConfig+0x13c>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d108      	bne.n	80041d0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	68fa      	ldr	r2, [r7, #12]
 80041cc:	4313      	orrs	r3, r2
 80041ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	695b      	ldr	r3, [r3, #20]
 80041da:	4313      	orrs	r3, r2
 80041dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	68fa      	ldr	r2, [r7, #12]
 80041e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	689a      	ldr	r2, [r3, #8]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a0a      	ldr	r2, [pc, #40]	; (8004220 <TIM_Base_SetConfig+0x114>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d003      	beq.n	8004204 <TIM_Base_SetConfig+0xf8>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	4a0c      	ldr	r2, [pc, #48]	; (8004230 <TIM_Base_SetConfig+0x124>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d103      	bne.n	800420c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	691a      	ldr	r2, [r3, #16]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	615a      	str	r2, [r3, #20]
}
 8004212:	bf00      	nop
 8004214:	3714      	adds	r7, #20
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop
 8004220:	40010000 	.word	0x40010000
 8004224:	40000400 	.word	0x40000400
 8004228:	40000800 	.word	0x40000800
 800422c:	40000c00 	.word	0x40000c00
 8004230:	40010400 	.word	0x40010400
 8004234:	40014000 	.word	0x40014000
 8004238:	40014400 	.word	0x40014400
 800423c:	40014800 	.word	0x40014800
 8004240:	40001800 	.word	0x40001800
 8004244:	40001c00 	.word	0x40001c00
 8004248:	40002000 	.word	0x40002000

0800424c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800424c:	b480      	push	{r7}
 800424e:	b087      	sub	sp, #28
 8004250:	af00      	add	r7, sp, #0
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6a1b      	ldr	r3, [r3, #32]
 800425c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6a1b      	ldr	r3, [r3, #32]
 8004262:	f023 0201 	bic.w	r2, r3, #1
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	699b      	ldr	r3, [r3, #24]
 800426e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004276:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	011b      	lsls	r3, r3, #4
 800427c:	693a      	ldr	r2, [r7, #16]
 800427e:	4313      	orrs	r3, r2
 8004280:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	f023 030a 	bic.w	r3, r3, #10
 8004288:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800428a:	697a      	ldr	r2, [r7, #20]
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	4313      	orrs	r3, r2
 8004290:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	693a      	ldr	r2, [r7, #16]
 8004296:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	697a      	ldr	r2, [r7, #20]
 800429c:	621a      	str	r2, [r3, #32]
}
 800429e:	bf00      	nop
 80042a0:	371c      	adds	r7, #28
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr

080042aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042aa:	b480      	push	{r7}
 80042ac:	b087      	sub	sp, #28
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	60f8      	str	r0, [r7, #12]
 80042b2:	60b9      	str	r1, [r7, #8]
 80042b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6a1b      	ldr	r3, [r3, #32]
 80042ba:	f023 0210 	bic.w	r2, r3, #16
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6a1b      	ldr	r3, [r3, #32]
 80042cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80042d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	031b      	lsls	r3, r3, #12
 80042da:	697a      	ldr	r2, [r7, #20]
 80042dc:	4313      	orrs	r3, r2
 80042de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80042e6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	011b      	lsls	r3, r3, #4
 80042ec:	693a      	ldr	r2, [r7, #16]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	697a      	ldr	r2, [r7, #20]
 80042f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	693a      	ldr	r2, [r7, #16]
 80042fc:	621a      	str	r2, [r3, #32]
}
 80042fe:	bf00      	nop
 8004300:	371c      	adds	r7, #28
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr

0800430a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800430a:	b480      	push	{r7}
 800430c:	b085      	sub	sp, #20
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
 8004312:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004320:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004322:	683a      	ldr	r2, [r7, #0]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	4313      	orrs	r3, r2
 8004328:	f043 0307 	orr.w	r3, r3, #7
 800432c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	68fa      	ldr	r2, [r7, #12]
 8004332:	609a      	str	r2, [r3, #8]
}
 8004334:	bf00      	nop
 8004336:	3714      	adds	r7, #20
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004340:	b480      	push	{r7}
 8004342:	b087      	sub	sp, #28
 8004344:	af00      	add	r7, sp, #0
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	607a      	str	r2, [r7, #4]
 800434c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800435a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	021a      	lsls	r2, r3, #8
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	431a      	orrs	r2, r3
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	4313      	orrs	r3, r2
 8004368:	697a      	ldr	r2, [r7, #20]
 800436a:	4313      	orrs	r3, r2
 800436c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	697a      	ldr	r2, [r7, #20]
 8004372:	609a      	str	r2, [r3, #8]
}
 8004374:	bf00      	nop
 8004376:	371c      	adds	r7, #28
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr

08004380 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004380:	b480      	push	{r7}
 8004382:	b085      	sub	sp, #20
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004390:	2b01      	cmp	r3, #1
 8004392:	d101      	bne.n	8004398 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004394:	2302      	movs	r3, #2
 8004396:	e032      	b.n	80043fe <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2202      	movs	r2, #2
 80043a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043d0:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	68ba      	ldr	r2, [r7, #8]
 80043d8:	4313      	orrs	r3, r2
 80043da:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68fa      	ldr	r2, [r7, #12]
 80043e2:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	68ba      	ldr	r2, [r7, #8]
 80043ea:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3714      	adds	r7, #20
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr

0800440a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800440a:	b480      	push	{r7}
 800440c:	b083      	sub	sp, #12
 800440e:	af00      	add	r7, sp, #0
 8004410:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004412:	bf00      	nop
 8004414:	370c      	adds	r7, #12
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr

0800441e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800441e:	b480      	push	{r7}
 8004420:	b083      	sub	sp, #12
 8004422:	af00      	add	r7, sp, #0
 8004424:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004426:	bf00      	nop
 8004428:	370c      	adds	r7, #12
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr

08004432 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004432:	b580      	push	{r7, lr}
 8004434:	b082      	sub	sp, #8
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d101      	bne.n	8004444 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e03f      	b.n	80044c4 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800444a:	b2db      	uxtb	r3, r3
 800444c:	2b00      	cmp	r3, #0
 800444e:	d106      	bne.n	800445e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f003 fc81 	bl	8007d60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2224      	movs	r2, #36	; 0x24
 8004462:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	68da      	ldr	r2, [r3, #12]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004474:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 f828 	bl	80044cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	691a      	ldr	r2, [r3, #16]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800448a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	695a      	ldr	r2, [r3, #20]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800449a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68da      	ldr	r2, [r3, #12]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80044aa:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2200      	movs	r2, #0
 80044b0:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2220      	movs	r2, #32
 80044b6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2220      	movs	r2, #32
 80044be:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80044c2:	2300      	movs	r3, #0
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3708      	adds	r7, #8
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}

080044cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044cc:	b5b0      	push	{r4, r5, r7, lr}
 80044ce:	b084      	sub	sp, #16
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	691b      	ldr	r3, [r3, #16]
 80044da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	68da      	ldr	r2, [r3, #12]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	430a      	orrs	r2, r1
 80044e8:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	689a      	ldr	r2, [r3, #8]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	431a      	orrs	r2, r3
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	695b      	ldr	r3, [r3, #20]
 80044f8:	431a      	orrs	r2, r3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	69db      	ldr	r3, [r3, #28]
 80044fe:	4313      	orrs	r3, r2
 8004500:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800450c:	f023 030c 	bic.w	r3, r3, #12
 8004510:	687a      	ldr	r2, [r7, #4]
 8004512:	6812      	ldr	r2, [r2, #0]
 8004514:	68f9      	ldr	r1, [r7, #12]
 8004516:	430b      	orrs	r3, r1
 8004518:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	695b      	ldr	r3, [r3, #20]
 8004520:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	699a      	ldr	r2, [r3, #24]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	430a      	orrs	r2, r1
 800452e:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	69db      	ldr	r3, [r3, #28]
 8004534:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004538:	f040 80e4 	bne.w	8004704 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4aab      	ldr	r2, [pc, #684]	; (80047f0 <UART_SetConfig+0x324>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d004      	beq.n	8004550 <UART_SetConfig+0x84>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4aaa      	ldr	r2, [pc, #680]	; (80047f4 <UART_SetConfig+0x328>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d16c      	bne.n	800462a <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004550:	f7ff f9f0 	bl	8003934 <HAL_RCC_GetPCLK2Freq>
 8004554:	4602      	mov	r2, r0
 8004556:	4613      	mov	r3, r2
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	4413      	add	r3, r2
 800455c:	009a      	lsls	r2, r3, #2
 800455e:	441a      	add	r2, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	005b      	lsls	r3, r3, #1
 8004566:	fbb2 f3f3 	udiv	r3, r2, r3
 800456a:	4aa3      	ldr	r2, [pc, #652]	; (80047f8 <UART_SetConfig+0x32c>)
 800456c:	fba2 2303 	umull	r2, r3, r2, r3
 8004570:	095b      	lsrs	r3, r3, #5
 8004572:	011c      	lsls	r4, r3, #4
 8004574:	f7ff f9de 	bl	8003934 <HAL_RCC_GetPCLK2Freq>
 8004578:	4602      	mov	r2, r0
 800457a:	4613      	mov	r3, r2
 800457c:	009b      	lsls	r3, r3, #2
 800457e:	4413      	add	r3, r2
 8004580:	009a      	lsls	r2, r3, #2
 8004582:	441a      	add	r2, r3
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	005b      	lsls	r3, r3, #1
 800458a:	fbb2 f5f3 	udiv	r5, r2, r3
 800458e:	f7ff f9d1 	bl	8003934 <HAL_RCC_GetPCLK2Freq>
 8004592:	4602      	mov	r2, r0
 8004594:	4613      	mov	r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	4413      	add	r3, r2
 800459a:	009a      	lsls	r2, r3, #2
 800459c:	441a      	add	r2, r3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	005b      	lsls	r3, r3, #1
 80045a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80045a8:	4a93      	ldr	r2, [pc, #588]	; (80047f8 <UART_SetConfig+0x32c>)
 80045aa:	fba2 2303 	umull	r2, r3, r2, r3
 80045ae:	095b      	lsrs	r3, r3, #5
 80045b0:	2264      	movs	r2, #100	; 0x64
 80045b2:	fb02 f303 	mul.w	r3, r2, r3
 80045b6:	1aeb      	subs	r3, r5, r3
 80045b8:	00db      	lsls	r3, r3, #3
 80045ba:	3332      	adds	r3, #50	; 0x32
 80045bc:	4a8e      	ldr	r2, [pc, #568]	; (80047f8 <UART_SetConfig+0x32c>)
 80045be:	fba2 2303 	umull	r2, r3, r2, r3
 80045c2:	095b      	lsrs	r3, r3, #5
 80045c4:	005b      	lsls	r3, r3, #1
 80045c6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80045ca:	441c      	add	r4, r3
 80045cc:	f7ff f9b2 	bl	8003934 <HAL_RCC_GetPCLK2Freq>
 80045d0:	4602      	mov	r2, r0
 80045d2:	4613      	mov	r3, r2
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	4413      	add	r3, r2
 80045d8:	009a      	lsls	r2, r3, #2
 80045da:	441a      	add	r2, r3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	005b      	lsls	r3, r3, #1
 80045e2:	fbb2 f5f3 	udiv	r5, r2, r3
 80045e6:	f7ff f9a5 	bl	8003934 <HAL_RCC_GetPCLK2Freq>
 80045ea:	4602      	mov	r2, r0
 80045ec:	4613      	mov	r3, r2
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	4413      	add	r3, r2
 80045f2:	009a      	lsls	r2, r3, #2
 80045f4:	441a      	add	r2, r3
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	005b      	lsls	r3, r3, #1
 80045fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004600:	4a7d      	ldr	r2, [pc, #500]	; (80047f8 <UART_SetConfig+0x32c>)
 8004602:	fba2 2303 	umull	r2, r3, r2, r3
 8004606:	095b      	lsrs	r3, r3, #5
 8004608:	2264      	movs	r2, #100	; 0x64
 800460a:	fb02 f303 	mul.w	r3, r2, r3
 800460e:	1aeb      	subs	r3, r5, r3
 8004610:	00db      	lsls	r3, r3, #3
 8004612:	3332      	adds	r3, #50	; 0x32
 8004614:	4a78      	ldr	r2, [pc, #480]	; (80047f8 <UART_SetConfig+0x32c>)
 8004616:	fba2 2303 	umull	r2, r3, r2, r3
 800461a:	095b      	lsrs	r3, r3, #5
 800461c:	f003 0207 	and.w	r2, r3, #7
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4422      	add	r2, r4
 8004626:	609a      	str	r2, [r3, #8]
 8004628:	e154      	b.n	80048d4 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800462a:	f7ff f96f 	bl	800390c <HAL_RCC_GetPCLK1Freq>
 800462e:	4602      	mov	r2, r0
 8004630:	4613      	mov	r3, r2
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	4413      	add	r3, r2
 8004636:	009a      	lsls	r2, r3, #2
 8004638:	441a      	add	r2, r3
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	005b      	lsls	r3, r3, #1
 8004640:	fbb2 f3f3 	udiv	r3, r2, r3
 8004644:	4a6c      	ldr	r2, [pc, #432]	; (80047f8 <UART_SetConfig+0x32c>)
 8004646:	fba2 2303 	umull	r2, r3, r2, r3
 800464a:	095b      	lsrs	r3, r3, #5
 800464c:	011c      	lsls	r4, r3, #4
 800464e:	f7ff f95d 	bl	800390c <HAL_RCC_GetPCLK1Freq>
 8004652:	4602      	mov	r2, r0
 8004654:	4613      	mov	r3, r2
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	4413      	add	r3, r2
 800465a:	009a      	lsls	r2, r3, #2
 800465c:	441a      	add	r2, r3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	005b      	lsls	r3, r3, #1
 8004664:	fbb2 f5f3 	udiv	r5, r2, r3
 8004668:	f7ff f950 	bl	800390c <HAL_RCC_GetPCLK1Freq>
 800466c:	4602      	mov	r2, r0
 800466e:	4613      	mov	r3, r2
 8004670:	009b      	lsls	r3, r3, #2
 8004672:	4413      	add	r3, r2
 8004674:	009a      	lsls	r2, r3, #2
 8004676:	441a      	add	r2, r3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	005b      	lsls	r3, r3, #1
 800467e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004682:	4a5d      	ldr	r2, [pc, #372]	; (80047f8 <UART_SetConfig+0x32c>)
 8004684:	fba2 2303 	umull	r2, r3, r2, r3
 8004688:	095b      	lsrs	r3, r3, #5
 800468a:	2264      	movs	r2, #100	; 0x64
 800468c:	fb02 f303 	mul.w	r3, r2, r3
 8004690:	1aeb      	subs	r3, r5, r3
 8004692:	00db      	lsls	r3, r3, #3
 8004694:	3332      	adds	r3, #50	; 0x32
 8004696:	4a58      	ldr	r2, [pc, #352]	; (80047f8 <UART_SetConfig+0x32c>)
 8004698:	fba2 2303 	umull	r2, r3, r2, r3
 800469c:	095b      	lsrs	r3, r3, #5
 800469e:	005b      	lsls	r3, r3, #1
 80046a0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80046a4:	441c      	add	r4, r3
 80046a6:	f7ff f931 	bl	800390c <HAL_RCC_GetPCLK1Freq>
 80046aa:	4602      	mov	r2, r0
 80046ac:	4613      	mov	r3, r2
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	4413      	add	r3, r2
 80046b2:	009a      	lsls	r2, r3, #2
 80046b4:	441a      	add	r2, r3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	005b      	lsls	r3, r3, #1
 80046bc:	fbb2 f5f3 	udiv	r5, r2, r3
 80046c0:	f7ff f924 	bl	800390c <HAL_RCC_GetPCLK1Freq>
 80046c4:	4602      	mov	r2, r0
 80046c6:	4613      	mov	r3, r2
 80046c8:	009b      	lsls	r3, r3, #2
 80046ca:	4413      	add	r3, r2
 80046cc:	009a      	lsls	r2, r3, #2
 80046ce:	441a      	add	r2, r3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	005b      	lsls	r3, r3, #1
 80046d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80046da:	4a47      	ldr	r2, [pc, #284]	; (80047f8 <UART_SetConfig+0x32c>)
 80046dc:	fba2 2303 	umull	r2, r3, r2, r3
 80046e0:	095b      	lsrs	r3, r3, #5
 80046e2:	2264      	movs	r2, #100	; 0x64
 80046e4:	fb02 f303 	mul.w	r3, r2, r3
 80046e8:	1aeb      	subs	r3, r5, r3
 80046ea:	00db      	lsls	r3, r3, #3
 80046ec:	3332      	adds	r3, #50	; 0x32
 80046ee:	4a42      	ldr	r2, [pc, #264]	; (80047f8 <UART_SetConfig+0x32c>)
 80046f0:	fba2 2303 	umull	r2, r3, r2, r3
 80046f4:	095b      	lsrs	r3, r3, #5
 80046f6:	f003 0207 	and.w	r2, r3, #7
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4422      	add	r2, r4
 8004700:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8004702:	e0e7      	b.n	80048d4 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a39      	ldr	r2, [pc, #228]	; (80047f0 <UART_SetConfig+0x324>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d004      	beq.n	8004718 <UART_SetConfig+0x24c>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a38      	ldr	r2, [pc, #224]	; (80047f4 <UART_SetConfig+0x328>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d171      	bne.n	80047fc <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004718:	f7ff f90c 	bl	8003934 <HAL_RCC_GetPCLK2Freq>
 800471c:	4602      	mov	r2, r0
 800471e:	4613      	mov	r3, r2
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	4413      	add	r3, r2
 8004724:	009a      	lsls	r2, r3, #2
 8004726:	441a      	add	r2, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	009b      	lsls	r3, r3, #2
 800472e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004732:	4a31      	ldr	r2, [pc, #196]	; (80047f8 <UART_SetConfig+0x32c>)
 8004734:	fba2 2303 	umull	r2, r3, r2, r3
 8004738:	095b      	lsrs	r3, r3, #5
 800473a:	011c      	lsls	r4, r3, #4
 800473c:	f7ff f8fa 	bl	8003934 <HAL_RCC_GetPCLK2Freq>
 8004740:	4602      	mov	r2, r0
 8004742:	4613      	mov	r3, r2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	4413      	add	r3, r2
 8004748:	009a      	lsls	r2, r3, #2
 800474a:	441a      	add	r2, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	009b      	lsls	r3, r3, #2
 8004752:	fbb2 f5f3 	udiv	r5, r2, r3
 8004756:	f7ff f8ed 	bl	8003934 <HAL_RCC_GetPCLK2Freq>
 800475a:	4602      	mov	r2, r0
 800475c:	4613      	mov	r3, r2
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	4413      	add	r3, r2
 8004762:	009a      	lsls	r2, r3, #2
 8004764:	441a      	add	r2, r3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	009b      	lsls	r3, r3, #2
 800476c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004770:	4a21      	ldr	r2, [pc, #132]	; (80047f8 <UART_SetConfig+0x32c>)
 8004772:	fba2 2303 	umull	r2, r3, r2, r3
 8004776:	095b      	lsrs	r3, r3, #5
 8004778:	2264      	movs	r2, #100	; 0x64
 800477a:	fb02 f303 	mul.w	r3, r2, r3
 800477e:	1aeb      	subs	r3, r5, r3
 8004780:	011b      	lsls	r3, r3, #4
 8004782:	3332      	adds	r3, #50	; 0x32
 8004784:	4a1c      	ldr	r2, [pc, #112]	; (80047f8 <UART_SetConfig+0x32c>)
 8004786:	fba2 2303 	umull	r2, r3, r2, r3
 800478a:	095b      	lsrs	r3, r3, #5
 800478c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004790:	441c      	add	r4, r3
 8004792:	f7ff f8cf 	bl	8003934 <HAL_RCC_GetPCLK2Freq>
 8004796:	4602      	mov	r2, r0
 8004798:	4613      	mov	r3, r2
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	4413      	add	r3, r2
 800479e:	009a      	lsls	r2, r3, #2
 80047a0:	441a      	add	r2, r3
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	fbb2 f5f3 	udiv	r5, r2, r3
 80047ac:	f7ff f8c2 	bl	8003934 <HAL_RCC_GetPCLK2Freq>
 80047b0:	4602      	mov	r2, r0
 80047b2:	4613      	mov	r3, r2
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	4413      	add	r3, r2
 80047b8:	009a      	lsls	r2, r3, #2
 80047ba:	441a      	add	r2, r3
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80047c6:	4a0c      	ldr	r2, [pc, #48]	; (80047f8 <UART_SetConfig+0x32c>)
 80047c8:	fba2 2303 	umull	r2, r3, r2, r3
 80047cc:	095b      	lsrs	r3, r3, #5
 80047ce:	2264      	movs	r2, #100	; 0x64
 80047d0:	fb02 f303 	mul.w	r3, r2, r3
 80047d4:	1aeb      	subs	r3, r5, r3
 80047d6:	011b      	lsls	r3, r3, #4
 80047d8:	3332      	adds	r3, #50	; 0x32
 80047da:	4a07      	ldr	r2, [pc, #28]	; (80047f8 <UART_SetConfig+0x32c>)
 80047dc:	fba2 2303 	umull	r2, r3, r2, r3
 80047e0:	095b      	lsrs	r3, r3, #5
 80047e2:	f003 020f 	and.w	r2, r3, #15
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4422      	add	r2, r4
 80047ec:	609a      	str	r2, [r3, #8]
 80047ee:	e071      	b.n	80048d4 <UART_SetConfig+0x408>
 80047f0:	40011000 	.word	0x40011000
 80047f4:	40011400 	.word	0x40011400
 80047f8:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80047fc:	f7ff f886 	bl	800390c <HAL_RCC_GetPCLK1Freq>
 8004800:	4602      	mov	r2, r0
 8004802:	4613      	mov	r3, r2
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	4413      	add	r3, r2
 8004808:	009a      	lsls	r2, r3, #2
 800480a:	441a      	add	r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	009b      	lsls	r3, r3, #2
 8004812:	fbb2 f3f3 	udiv	r3, r2, r3
 8004816:	4a31      	ldr	r2, [pc, #196]	; (80048dc <UART_SetConfig+0x410>)
 8004818:	fba2 2303 	umull	r2, r3, r2, r3
 800481c:	095b      	lsrs	r3, r3, #5
 800481e:	011c      	lsls	r4, r3, #4
 8004820:	f7ff f874 	bl	800390c <HAL_RCC_GetPCLK1Freq>
 8004824:	4602      	mov	r2, r0
 8004826:	4613      	mov	r3, r2
 8004828:	009b      	lsls	r3, r3, #2
 800482a:	4413      	add	r3, r2
 800482c:	009a      	lsls	r2, r3, #2
 800482e:	441a      	add	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	009b      	lsls	r3, r3, #2
 8004836:	fbb2 f5f3 	udiv	r5, r2, r3
 800483a:	f7ff f867 	bl	800390c <HAL_RCC_GetPCLK1Freq>
 800483e:	4602      	mov	r2, r0
 8004840:	4613      	mov	r3, r2
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	4413      	add	r3, r2
 8004846:	009a      	lsls	r2, r3, #2
 8004848:	441a      	add	r2, r3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	fbb2 f3f3 	udiv	r3, r2, r3
 8004854:	4a21      	ldr	r2, [pc, #132]	; (80048dc <UART_SetConfig+0x410>)
 8004856:	fba2 2303 	umull	r2, r3, r2, r3
 800485a:	095b      	lsrs	r3, r3, #5
 800485c:	2264      	movs	r2, #100	; 0x64
 800485e:	fb02 f303 	mul.w	r3, r2, r3
 8004862:	1aeb      	subs	r3, r5, r3
 8004864:	011b      	lsls	r3, r3, #4
 8004866:	3332      	adds	r3, #50	; 0x32
 8004868:	4a1c      	ldr	r2, [pc, #112]	; (80048dc <UART_SetConfig+0x410>)
 800486a:	fba2 2303 	umull	r2, r3, r2, r3
 800486e:	095b      	lsrs	r3, r3, #5
 8004870:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004874:	441c      	add	r4, r3
 8004876:	f7ff f849 	bl	800390c <HAL_RCC_GetPCLK1Freq>
 800487a:	4602      	mov	r2, r0
 800487c:	4613      	mov	r3, r2
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	4413      	add	r3, r2
 8004882:	009a      	lsls	r2, r3, #2
 8004884:	441a      	add	r2, r3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	fbb2 f5f3 	udiv	r5, r2, r3
 8004890:	f7ff f83c 	bl	800390c <HAL_RCC_GetPCLK1Freq>
 8004894:	4602      	mov	r2, r0
 8004896:	4613      	mov	r3, r2
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	4413      	add	r3, r2
 800489c:	009a      	lsls	r2, r3, #2
 800489e:	441a      	add	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	009b      	lsls	r3, r3, #2
 80048a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80048aa:	4a0c      	ldr	r2, [pc, #48]	; (80048dc <UART_SetConfig+0x410>)
 80048ac:	fba2 2303 	umull	r2, r3, r2, r3
 80048b0:	095b      	lsrs	r3, r3, #5
 80048b2:	2264      	movs	r2, #100	; 0x64
 80048b4:	fb02 f303 	mul.w	r3, r2, r3
 80048b8:	1aeb      	subs	r3, r5, r3
 80048ba:	011b      	lsls	r3, r3, #4
 80048bc:	3332      	adds	r3, #50	; 0x32
 80048be:	4a07      	ldr	r2, [pc, #28]	; (80048dc <UART_SetConfig+0x410>)
 80048c0:	fba2 2303 	umull	r2, r3, r2, r3
 80048c4:	095b      	lsrs	r3, r3, #5
 80048c6:	f003 020f 	and.w	r2, r3, #15
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4422      	add	r2, r4
 80048d0:	609a      	str	r2, [r3, #8]
}
 80048d2:	e7ff      	b.n	80048d4 <UART_SetConfig+0x408>
 80048d4:	bf00      	nop
 80048d6:	3710      	adds	r7, #16
 80048d8:	46bd      	mov	sp, r7
 80048da:	bdb0      	pop	{r4, r5, r7, pc}
 80048dc:	51eb851f 	.word	0x51eb851f

080048e0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80048e0:	b084      	sub	sp, #16
 80048e2:	b580      	push	{r7, lr}
 80048e4:	b084      	sub	sp, #16
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
 80048ea:	f107 001c 	add.w	r0, r7, #28
 80048ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80048f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d122      	bne.n	800493e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048fc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800490c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004910:	687a      	ldr	r2, [r7, #4]
 8004912:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004920:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004922:	2b01      	cmp	r3, #1
 8004924:	d105      	bne.n	8004932 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f000 f94a 	bl	8004bcc <USB_CoreReset>
 8004938:	4603      	mov	r3, r0
 800493a:	73fb      	strb	r3, [r7, #15]
 800493c:	e01a      	b.n	8004974 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f000 f93e 	bl	8004bcc <USB_CoreReset>
 8004950:	4603      	mov	r3, r0
 8004952:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004954:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004956:	2b00      	cmp	r3, #0
 8004958:	d106      	bne.n	8004968 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800495e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	639a      	str	r2, [r3, #56]	; 0x38
 8004966:	e005      	b.n	8004974 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800496c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004976:	2b01      	cmp	r3, #1
 8004978:	d10b      	bne.n	8004992 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	f043 0206 	orr.w	r2, r3, #6
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	f043 0220 	orr.w	r2, r3, #32
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004992:	7bfb      	ldrb	r3, [r7, #15]
}
 8004994:	4618      	mov	r0, r3
 8004996:	3710      	adds	r7, #16
 8004998:	46bd      	mov	sp, r7
 800499a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800499e:	b004      	add	sp, #16
 80049a0:	4770      	bx	lr

080049a2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80049a2:	b480      	push	{r7}
 80049a4:	b083      	sub	sp, #12
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	f043 0201 	orr.w	r2, r3, #1
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80049b6:	2300      	movs	r3, #0
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	370c      	adds	r7, #12
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	f023 0201 	bic.w	r2, r3, #1
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80049d8:	2300      	movs	r3, #0
}
 80049da:	4618      	mov	r0, r3
 80049dc:	370c      	adds	r7, #12
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr

080049e6 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80049e6:	b580      	push	{r7, lr}
 80049e8:	b082      	sub	sp, #8
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	6078      	str	r0, [r7, #4]
 80049ee:	460b      	mov	r3, r1
 80049f0:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	68db      	ldr	r3, [r3, #12]
 80049f6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80049fe:	78fb      	ldrb	r3, [r7, #3]
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d106      	bne.n	8004a12 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	60da      	str	r2, [r3, #12]
 8004a10:	e00b      	b.n	8004a2a <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8004a12:	78fb      	ldrb	r3, [r7, #3]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d106      	bne.n	8004a26 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	60da      	str	r2, [r3, #12]
 8004a24:	e001      	b.n	8004a2a <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e003      	b.n	8004a32 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8004a2a:	2032      	movs	r0, #50	; 0x32
 8004a2c:	f7fb fe12 	bl	8000654 <HAL_Delay>

  return HAL_OK;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3708      	adds	r7, #8
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
	...

08004a3c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b085      	sub	sp, #20
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8004a46:	2300      	movs	r3, #0
 8004a48:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	019b      	lsls	r3, r3, #6
 8004a4e:	f043 0220 	orr.w	r2, r3, #32
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	3301      	adds	r3, #1
 8004a5a:	60fb      	str	r3, [r7, #12]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	4a09      	ldr	r2, [pc, #36]	; (8004a84 <USB_FlushTxFifo+0x48>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d901      	bls.n	8004a68 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e006      	b.n	8004a76 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	691b      	ldr	r3, [r3, #16]
 8004a6c:	f003 0320 	and.w	r3, r3, #32
 8004a70:	2b20      	cmp	r3, #32
 8004a72:	d0f0      	beq.n	8004a56 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3714      	adds	r7, #20
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr
 8004a82:	bf00      	nop
 8004a84:	00030d40 	.word	0x00030d40

08004a88 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b085      	sub	sp, #20
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8004a90:	2300      	movs	r3, #0
 8004a92:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2210      	movs	r2, #16
 8004a98:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	60fb      	str	r3, [r7, #12]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	4a09      	ldr	r2, [pc, #36]	; (8004ac8 <USB_FlushRxFifo+0x40>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d901      	bls.n	8004aac <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8004aa8:	2303      	movs	r3, #3
 8004aaa:	e006      	b.n	8004aba <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	691b      	ldr	r3, [r3, #16]
 8004ab0:	f003 0310 	and.w	r3, r3, #16
 8004ab4:	2b10      	cmp	r3, #16
 8004ab6:	d0f0      	beq.n	8004a9a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004ab8:	2300      	movs	r3, #0
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3714      	adds	r7, #20
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr
 8004ac6:	bf00      	nop
 8004ac8:	00030d40 	.word	0x00030d40

08004acc <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b089      	sub	sp, #36	; 0x24
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	60b9      	str	r1, [r7, #8]
 8004ad6:	4611      	mov	r1, r2
 8004ad8:	461a      	mov	r2, r3
 8004ada:	460b      	mov	r3, r1
 8004adc:	71fb      	strb	r3, [r7, #7]
 8004ade:	4613      	mov	r3, r2
 8004ae0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8004aea:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d11a      	bne.n	8004b28 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004af2:	88bb      	ldrh	r3, [r7, #4]
 8004af4:	3303      	adds	r3, #3
 8004af6:	089b      	lsrs	r3, r3, #2
 8004af8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004afa:	2300      	movs	r3, #0
 8004afc:	61bb      	str	r3, [r7, #24]
 8004afe:	e00f      	b.n	8004b20 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004b00:	79fb      	ldrb	r3, [r7, #7]
 8004b02:	031a      	lsls	r2, r3, #12
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	4413      	add	r3, r2
 8004b08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b0c:	461a      	mov	r2, r3
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004b14:	69fb      	ldr	r3, [r7, #28]
 8004b16:	3304      	adds	r3, #4
 8004b18:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004b1a:	69bb      	ldr	r3, [r7, #24]
 8004b1c:	3301      	adds	r3, #1
 8004b1e:	61bb      	str	r3, [r7, #24]
 8004b20:	69ba      	ldr	r2, [r7, #24]
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d3eb      	bcc.n	8004b00 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004b28:	2300      	movs	r3, #0
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3724      	adds	r7, #36	; 0x24
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr

08004b36 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004b36:	b480      	push	{r7}
 8004b38:	b089      	sub	sp, #36	; 0x24
 8004b3a:	af00      	add	r7, sp, #0
 8004b3c:	60f8      	str	r0, [r7, #12]
 8004b3e:	60b9      	str	r1, [r7, #8]
 8004b40:	4613      	mov	r3, r2
 8004b42:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8004b4c:	88fb      	ldrh	r3, [r7, #6]
 8004b4e:	3303      	adds	r3, #3
 8004b50:	089b      	lsrs	r3, r3, #2
 8004b52:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8004b54:	2300      	movs	r3, #0
 8004b56:	61bb      	str	r3, [r7, #24]
 8004b58:	e00b      	b.n	8004b72 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	601a      	str	r2, [r3, #0]
    pDest++;
 8004b66:	69fb      	ldr	r3, [r7, #28]
 8004b68:	3304      	adds	r3, #4
 8004b6a:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8004b6c:	69bb      	ldr	r3, [r7, #24]
 8004b6e:	3301      	adds	r3, #1
 8004b70:	61bb      	str	r3, [r7, #24]
 8004b72:	69ba      	ldr	r2, [r7, #24]
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d3ef      	bcc.n	8004b5a <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8004b7a:	69fb      	ldr	r3, [r7, #28]
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3724      	adds	r7, #36	; 0x24
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr

08004b88 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b085      	sub	sp, #20
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	695b      	ldr	r3, [r3, #20]
 8004b94:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	699b      	ldr	r3, [r3, #24]
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3714      	adds	r7, #20
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr

08004bae <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004bae:	b480      	push	{r7}
 8004bb0:	b083      	sub	sp, #12
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	f003 0301 	and.w	r3, r3, #1
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	370c      	adds	r7, #12
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr
	...

08004bcc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b085      	sub	sp, #20
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	3301      	adds	r3, #1
 8004bdc:	60fb      	str	r3, [r7, #12]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	4a13      	ldr	r2, [pc, #76]	; (8004c30 <USB_CoreReset+0x64>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d901      	bls.n	8004bea <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e01b      	b.n	8004c22 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	691b      	ldr	r3, [r3, #16]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	daf2      	bge.n	8004bd8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	691b      	ldr	r3, [r3, #16]
 8004bfa:	f043 0201 	orr.w	r2, r3, #1
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	3301      	adds	r3, #1
 8004c06:	60fb      	str	r3, [r7, #12]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	4a09      	ldr	r2, [pc, #36]	; (8004c30 <USB_CoreReset+0x64>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d901      	bls.n	8004c14 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004c10:	2303      	movs	r3, #3
 8004c12:	e006      	b.n	8004c22 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	691b      	ldr	r3, [r3, #16]
 8004c18:	f003 0301 	and.w	r3, r3, #1
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d0f0      	beq.n	8004c02 <USB_CoreReset+0x36>

  return HAL_OK;
 8004c20:	2300      	movs	r3, #0
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3714      	adds	r7, #20
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
 8004c2e:	bf00      	nop
 8004c30:	00030d40 	.word	0x00030d40

08004c34 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004c34:	b084      	sub	sp, #16
 8004c36:	b580      	push	{r7, lr}
 8004c38:	b084      	sub	sp, #16
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	6078      	str	r0, [r7, #4]
 8004c3e:	f107 001c 	add.w	r0, r7, #28
 8004c42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004c50:	461a      	mov	r2, r3
 8004c52:	2300      	movs	r3, #0
 8004c54:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c5a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c66:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c72:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d018      	beq.n	8004cb8 <USB_HostInit+0x84>
  {
    if (cfg.speed == USB_OTG_SPEED_FULL)
 8004c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c88:	2b03      	cmp	r3, #3
 8004c8a:	d10a      	bne.n	8004ca2 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	68ba      	ldr	r2, [r7, #8]
 8004c96:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c9a:	f043 0304 	orr.w	r3, r3, #4
 8004c9e:	6013      	str	r3, [r2, #0]
 8004ca0:	e014      	b.n	8004ccc <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	68ba      	ldr	r2, [r7, #8]
 8004cac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004cb0:	f023 0304 	bic.w	r3, r3, #4
 8004cb4:	6013      	str	r3, [r2, #0]
 8004cb6:	e009      	b.n	8004ccc <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68ba      	ldr	r2, [r7, #8]
 8004cc2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004cc6:	f023 0304 	bic.w	r3, r3, #4
 8004cca:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8004ccc:	2110      	movs	r1, #16
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f7ff feb4 	bl	8004a3c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	f7ff fed7 	bl	8004a88 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8004cda:	2300      	movs	r3, #0
 8004cdc:	60fb      	str	r3, [r7, #12]
 8004cde:	e015      	b.n	8004d0c <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	015a      	lsls	r2, r3, #5
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	4413      	add	r3, r2
 8004ce8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cec:	461a      	mov	r2, r3
 8004cee:	f04f 33ff 	mov.w	r3, #4294967295
 8004cf2:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	015a      	lsls	r2, r3, #5
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	4413      	add	r3, r2
 8004cfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d00:	461a      	mov	r2, r3
 8004d02:	2300      	movs	r3, #0
 8004d04:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	3301      	adds	r3, #1
 8004d0a:	60fb      	str	r3, [r7, #12]
 8004d0c:	6a3b      	ldr	r3, [r7, #32]
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d3e5      	bcc.n	8004ce0 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8004d14:	2101      	movs	r1, #1
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f000 f8ac 	bl	8004e74 <USB_DriveVbus>

  HAL_Delay(200U);
 8004d1c:	20c8      	movs	r0, #200	; 0xc8
 8004d1e:	f7fb fc99 	bl	8000654 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d2e:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d00b      	beq.n	8004d54 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d42:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	4a14      	ldr	r2, [pc, #80]	; (8004d98 <USB_HostInit+0x164>)
 8004d48:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a13      	ldr	r2, [pc, #76]	; (8004d9c <USB_HostInit+0x168>)
 8004d4e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004d52:	e009      	b.n	8004d68 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2280      	movs	r2, #128	; 0x80
 8004d58:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a10      	ldr	r2, [pc, #64]	; (8004da0 <USB_HostInit+0x16c>)
 8004d5e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	4a10      	ldr	r2, [pc, #64]	; (8004da4 <USB_HostInit+0x170>)
 8004d64:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d105      	bne.n	8004d7a <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	699b      	ldr	r3, [r3, #24]
 8004d72:	f043 0210 	orr.w	r2, r3, #16
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	699a      	ldr	r2, [r3, #24]
 8004d7e:	4b0a      	ldr	r3, [pc, #40]	; (8004da8 <USB_HostInit+0x174>)
 8004d80:	4313      	orrs	r3, r2
 8004d82:	687a      	ldr	r2, [r7, #4]
 8004d84:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8004d86:	2300      	movs	r3, #0
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3710      	adds	r7, #16
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004d92:	b004      	add	sp, #16
 8004d94:	4770      	bx	lr
 8004d96:	bf00      	nop
 8004d98:	01000200 	.word	0x01000200
 8004d9c:	00e00300 	.word	0x00e00300
 8004da0:	00600080 	.word	0x00600080
 8004da4:	004000e0 	.word	0x004000e0
 8004da8:	a3200008 	.word	0xa3200008

08004dac <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b085      	sub	sp, #20
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
 8004db4:	460b      	mov	r3, r1
 8004db6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68fa      	ldr	r2, [r7, #12]
 8004dc6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004dca:	f023 0303 	bic.w	r3, r3, #3
 8004dce:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	78fb      	ldrb	r3, [r7, #3]
 8004dda:	f003 0303 	and.w	r3, r3, #3
 8004dde:	68f9      	ldr	r1, [r7, #12]
 8004de0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004de4:	4313      	orrs	r3, r2
 8004de6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004de8:	78fb      	ldrb	r3, [r7, #3]
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d107      	bne.n	8004dfe <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004df4:	461a      	mov	r2, r3
 8004df6:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004dfa:	6053      	str	r3, [r2, #4]
 8004dfc:	e009      	b.n	8004e12 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8004dfe:	78fb      	ldrb	r3, [r7, #3]
 8004e00:	2b02      	cmp	r3, #2
 8004e02:	d106      	bne.n	8004e12 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	f241 7370 	movw	r3, #6000	; 0x1770
 8004e10:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8004e12:	2300      	movs	r3, #0
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3714      	adds	r7, #20
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr

08004e20 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004e40:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	68fa      	ldr	r2, [r7, #12]
 8004e46:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004e4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e4e:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004e50:	2064      	movs	r0, #100	; 0x64
 8004e52:	f7fb fbff 	bl	8000654 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004e5e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e62:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004e64:	200a      	movs	r0, #10
 8004e66:	f7fb fbf5 	bl	8000654 <HAL_Delay>

  return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3710      	adds	r7, #16
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}

08004e74 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b085      	sub	sp, #20
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
 8004e7c:	460b      	mov	r3, r1
 8004e7e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004e84:	2300      	movs	r3, #0
 8004e86:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004e98:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d109      	bne.n	8004eb8 <USB_DriveVbus+0x44>
 8004ea4:	78fb      	ldrb	r3, [r7, #3]
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d106      	bne.n	8004eb8 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	68fa      	ldr	r2, [r7, #12]
 8004eae:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004eb2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004eb6:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ebe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ec2:	d109      	bne.n	8004ed8 <USB_DriveVbus+0x64>
 8004ec4:	78fb      	ldrb	r3, [r7, #3]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d106      	bne.n	8004ed8 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	68fa      	ldr	r2, [r7, #12]
 8004ece:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004ed2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ed6:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004ed8:	2300      	movs	r3, #0
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	3714      	adds	r7, #20
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr

08004ee6 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004ee6:	b480      	push	{r7}
 8004ee8:	b085      	sub	sp, #20
 8004eea:	af00      	add	r7, sp, #0
 8004eec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	0c5b      	lsrs	r3, r3, #17
 8004f04:	f003 0303 	and.w	r3, r3, #3
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3714      	adds	r7, #20
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr

08004f14 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b085      	sub	sp, #20
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	b29b      	uxth	r3, r3
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3714      	adds	r7, #20
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr
	...

08004f38 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b087      	sub	sp, #28
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	4608      	mov	r0, r1
 8004f42:	4611      	mov	r1, r2
 8004f44:	461a      	mov	r2, r3
 8004f46:	4603      	mov	r3, r0
 8004f48:	70fb      	strb	r3, [r7, #3]
 8004f4a:	460b      	mov	r3, r1
 8004f4c:	70bb      	strb	r3, [r7, #2]
 8004f4e:	4613      	mov	r3, r2
 8004f50:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8004f52:	2300      	movs	r3, #0
 8004f54:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8004f5a:	78fb      	ldrb	r3, [r7, #3]
 8004f5c:	015a      	lsls	r2, r3, #5
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	4413      	add	r3, r2
 8004f62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f66:	461a      	mov	r2, r3
 8004f68:	f04f 33ff 	mov.w	r3, #4294967295
 8004f6c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8004f6e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004f72:	2b03      	cmp	r3, #3
 8004f74:	d87e      	bhi.n	8005074 <USB_HC_Init+0x13c>
 8004f76:	a201      	add	r2, pc, #4	; (adr r2, 8004f7c <USB_HC_Init+0x44>)
 8004f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f7c:	08004f8d 	.word	0x08004f8d
 8004f80:	08005037 	.word	0x08005037
 8004f84:	08004f8d 	.word	0x08004f8d
 8004f88:	08004ff9 	.word	0x08004ff9
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004f8c:	78fb      	ldrb	r3, [r7, #3]
 8004f8e:	015a      	lsls	r2, r3, #5
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	4413      	add	r3, r2
 8004f94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f98:	461a      	mov	r2, r3
 8004f9a:	f240 439d 	movw	r3, #1181	; 0x49d
 8004f9e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8004fa0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	da10      	bge.n	8004fca <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004fa8:	78fb      	ldrb	r3, [r7, #3]
 8004faa:	015a      	lsls	r2, r3, #5
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	4413      	add	r3, r2
 8004fb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	78fa      	ldrb	r2, [r7, #3]
 8004fb8:	0151      	lsls	r1, r2, #5
 8004fba:	68ba      	ldr	r2, [r7, #8]
 8004fbc:	440a      	add	r2, r1
 8004fbe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004fc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fc6:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8004fc8:	e057      	b.n	800507a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d051      	beq.n	800507a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8004fd6:	78fb      	ldrb	r3, [r7, #3]
 8004fd8:	015a      	lsls	r2, r3, #5
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	4413      	add	r3, r2
 8004fde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	78fa      	ldrb	r2, [r7, #3]
 8004fe6:	0151      	lsls	r1, r2, #5
 8004fe8:	68ba      	ldr	r2, [r7, #8]
 8004fea:	440a      	add	r2, r1
 8004fec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004ff0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004ff4:	60d3      	str	r3, [r2, #12]
      break;
 8004ff6:	e040      	b.n	800507a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004ff8:	78fb      	ldrb	r3, [r7, #3]
 8004ffa:	015a      	lsls	r2, r3, #5
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	4413      	add	r3, r2
 8005000:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005004:	461a      	mov	r2, r3
 8005006:	f240 639d 	movw	r3, #1693	; 0x69d
 800500a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800500c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005010:	2b00      	cmp	r3, #0
 8005012:	da34      	bge.n	800507e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005014:	78fb      	ldrb	r3, [r7, #3]
 8005016:	015a      	lsls	r2, r3, #5
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	4413      	add	r3, r2
 800501c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	78fa      	ldrb	r2, [r7, #3]
 8005024:	0151      	lsls	r1, r2, #5
 8005026:	68ba      	ldr	r2, [r7, #8]
 8005028:	440a      	add	r2, r1
 800502a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800502e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005032:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005034:	e023      	b.n	800507e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005036:	78fb      	ldrb	r3, [r7, #3]
 8005038:	015a      	lsls	r2, r3, #5
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	4413      	add	r3, r2
 800503e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005042:	461a      	mov	r2, r3
 8005044:	f240 2325 	movw	r3, #549	; 0x225
 8005048:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800504a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800504e:	2b00      	cmp	r3, #0
 8005050:	da17      	bge.n	8005082 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005052:	78fb      	ldrb	r3, [r7, #3]
 8005054:	015a      	lsls	r2, r3, #5
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	4413      	add	r3, r2
 800505a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800505e:	68db      	ldr	r3, [r3, #12]
 8005060:	78fa      	ldrb	r2, [r7, #3]
 8005062:	0151      	lsls	r1, r2, #5
 8005064:	68ba      	ldr	r2, [r7, #8]
 8005066:	440a      	add	r2, r1
 8005068:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800506c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8005070:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005072:	e006      	b.n	8005082 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	75fb      	strb	r3, [r7, #23]
      break;
 8005078:	e004      	b.n	8005084 <USB_HC_Init+0x14c>
      break;
 800507a:	bf00      	nop
 800507c:	e002      	b.n	8005084 <USB_HC_Init+0x14c>
      break;
 800507e:	bf00      	nop
 8005080:	e000      	b.n	8005084 <USB_HC_Init+0x14c>
      break;
 8005082:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800508a:	699a      	ldr	r2, [r3, #24]
 800508c:	78fb      	ldrb	r3, [r7, #3]
 800508e:	f003 030f 	and.w	r3, r3, #15
 8005092:	2101      	movs	r1, #1
 8005094:	fa01 f303 	lsl.w	r3, r1, r3
 8005098:	68b9      	ldr	r1, [r7, #8]
 800509a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800509e:	4313      	orrs	r3, r2
 80050a0:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	699b      	ldr	r3, [r3, #24]
 80050a6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80050ae:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	da03      	bge.n	80050be <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80050b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050ba:	613b      	str	r3, [r7, #16]
 80050bc:	e001      	b.n	80050c2 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 80050be:	2300      	movs	r3, #0
 80050c0:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 80050c2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80050c6:	2b02      	cmp	r3, #2
 80050c8:	d103      	bne.n	80050d2 <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80050ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80050ce:	60fb      	str	r3, [r7, #12]
 80050d0:	e001      	b.n	80050d6 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80050d2:	2300      	movs	r3, #0
 80050d4:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80050d6:	787b      	ldrb	r3, [r7, #1]
 80050d8:	059b      	lsls	r3, r3, #22
 80050da:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80050de:	78bb      	ldrb	r3, [r7, #2]
 80050e0:	02db      	lsls	r3, r3, #11
 80050e2:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80050e6:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80050e8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80050ec:	049b      	lsls	r3, r3, #18
 80050ee:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80050f2:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80050f4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80050f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80050fa:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005100:	78fb      	ldrb	r3, [r7, #3]
 8005102:	0159      	lsls	r1, r3, #5
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	440b      	add	r3, r1
 8005108:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800510c:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005112:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8005114:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005118:	2b03      	cmp	r3, #3
 800511a:	d10f      	bne.n	800513c <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800511c:	78fb      	ldrb	r3, [r7, #3]
 800511e:	015a      	lsls	r2, r3, #5
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	4413      	add	r3, r2
 8005124:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	78fa      	ldrb	r2, [r7, #3]
 800512c:	0151      	lsls	r1, r2, #5
 800512e:	68ba      	ldr	r2, [r7, #8]
 8005130:	440a      	add	r2, r1
 8005132:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005136:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800513a:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800513c:	7dfb      	ldrb	r3, [r7, #23]
}
 800513e:	4618      	mov	r0, r3
 8005140:	371c      	adds	r7, #28
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr
 800514a:	bf00      	nop

0800514c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b08c      	sub	sp, #48	; 0x30
 8005150:	af02      	add	r7, sp, #8
 8005152:	60f8      	str	r0, [r7, #12]
 8005154:	60b9      	str	r1, [r7, #8]
 8005156:	4613      	mov	r3, r2
 8005158:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	785b      	ldrb	r3, [r3, #1]
 8005162:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8005164:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005168:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800516e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005172:	2b00      	cmp	r3, #0
 8005174:	d028      	beq.n	80051c8 <USB_HC_StartXfer+0x7c>
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	791b      	ldrb	r3, [r3, #4]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d124      	bne.n	80051c8 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 800517e:	79fb      	ldrb	r3, [r7, #7]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d10b      	bne.n	800519c <USB_HC_StartXfer+0x50>
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	795b      	ldrb	r3, [r3, #5]
 8005188:	2b01      	cmp	r3, #1
 800518a:	d107      	bne.n	800519c <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	785b      	ldrb	r3, [r3, #1]
 8005190:	4619      	mov	r1, r3
 8005192:	68f8      	ldr	r0, [r7, #12]
 8005194:	f000 fa2e 	bl	80055f4 <USB_DoPing>
      return HAL_OK;
 8005198:	2300      	movs	r3, #0
 800519a:	e112      	b.n	80053c2 <USB_HC_StartXfer+0x276>
    }
    else if (dma == 1U)
 800519c:	79fb      	ldrb	r3, [r7, #7]
 800519e:	2b01      	cmp	r3, #1
 80051a0:	d112      	bne.n	80051c8 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 80051a2:	69fb      	ldr	r3, [r7, #28]
 80051a4:	015a      	lsls	r2, r3, #5
 80051a6:	6a3b      	ldr	r3, [r7, #32]
 80051a8:	4413      	add	r3, r2
 80051aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051ae:	68db      	ldr	r3, [r3, #12]
 80051b0:	69fa      	ldr	r2, [r7, #28]
 80051b2:	0151      	lsls	r1, r2, #5
 80051b4:	6a3a      	ldr	r2, [r7, #32]
 80051b6:	440a      	add	r2, r1
 80051b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051bc:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80051c0:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	2200      	movs	r2, #0
 80051c6:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	691b      	ldr	r3, [r3, #16]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d018      	beq.n	8005202 <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	691b      	ldr	r3, [r3, #16]
 80051d4:	68ba      	ldr	r2, [r7, #8]
 80051d6:	8912      	ldrh	r2, [r2, #8]
 80051d8:	4413      	add	r3, r2
 80051da:	3b01      	subs	r3, #1
 80051dc:	68ba      	ldr	r2, [r7, #8]
 80051de:	8912      	ldrh	r2, [r2, #8]
 80051e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80051e4:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 80051e6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80051e8:	8b7b      	ldrh	r3, [r7, #26]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d90b      	bls.n	8005206 <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 80051ee:	8b7b      	ldrh	r3, [r7, #26]
 80051f0:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 80051f2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80051f4:	68ba      	ldr	r2, [r7, #8]
 80051f6:	8912      	ldrh	r2, [r2, #8]
 80051f8:	fb02 f203 	mul.w	r2, r2, r3
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	611a      	str	r2, [r3, #16]
 8005200:	e001      	b.n	8005206 <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 8005202:	2301      	movs	r3, #1
 8005204:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	78db      	ldrb	r3, [r3, #3]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d006      	beq.n	800521c <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800520e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005210:	68ba      	ldr	r2, [r7, #8]
 8005212:	8912      	ldrh	r2, [r2, #8]
 8005214:	fb02 f203 	mul.w	r2, r2, r3
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	691b      	ldr	r3, [r3, #16]
 8005220:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005224:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005226:	04d9      	lsls	r1, r3, #19
 8005228:	4b68      	ldr	r3, [pc, #416]	; (80053cc <USB_HC_StartXfer+0x280>)
 800522a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800522c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	7a9b      	ldrb	r3, [r3, #10]
 8005232:	075b      	lsls	r3, r3, #29
 8005234:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8005238:	69f9      	ldr	r1, [r7, #28]
 800523a:	0148      	lsls	r0, r1, #5
 800523c:	6a39      	ldr	r1, [r7, #32]
 800523e:	4401      	add	r1, r0
 8005240:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005244:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8005246:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005248:	79fb      	ldrb	r3, [r7, #7]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d009      	beq.n	8005262 <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	68d9      	ldr	r1, [r3, #12]
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	015a      	lsls	r2, r3, #5
 8005256:	6a3b      	ldr	r3, [r7, #32]
 8005258:	4413      	add	r3, r2
 800525a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800525e:	460a      	mov	r2, r1
 8005260:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005262:	6a3b      	ldr	r3, [r7, #32]
 8005264:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	f003 0301 	and.w	r3, r3, #1
 800526e:	2b00      	cmp	r3, #0
 8005270:	bf0c      	ite	eq
 8005272:	2301      	moveq	r3, #1
 8005274:	2300      	movne	r3, #0
 8005276:	b2db      	uxtb	r3, r3
 8005278:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	015a      	lsls	r2, r3, #5
 800527e:	6a3b      	ldr	r3, [r7, #32]
 8005280:	4413      	add	r3, r2
 8005282:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	69fa      	ldr	r2, [r7, #28]
 800528a:	0151      	lsls	r1, r2, #5
 800528c:	6a3a      	ldr	r2, [r7, #32]
 800528e:	440a      	add	r2, r1
 8005290:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005294:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005298:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	015a      	lsls	r2, r3, #5
 800529e:	6a3b      	ldr	r3, [r7, #32]
 80052a0:	4413      	add	r3, r2
 80052a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	7e7b      	ldrb	r3, [r7, #25]
 80052aa:	075b      	lsls	r3, r3, #29
 80052ac:	69f9      	ldr	r1, [r7, #28]
 80052ae:	0148      	lsls	r0, r1, #5
 80052b0:	6a39      	ldr	r1, [r7, #32]
 80052b2:	4401      	add	r1, r0
 80052b4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80052b8:	4313      	orrs	r3, r2
 80052ba:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	015a      	lsls	r2, r3, #5
 80052c0:	6a3b      	ldr	r3, [r7, #32]
 80052c2:	4413      	add	r3, r2
 80052c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a41      	ldr	r2, [pc, #260]	; (80053d0 <USB_HC_StartXfer+0x284>)
 80052cc:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80052ce:	4b40      	ldr	r3, [pc, #256]	; (80053d0 <USB_HC_StartXfer+0x284>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80052d6:	4a3e      	ldr	r2, [pc, #248]	; (80053d0 <USB_HC_StartXfer+0x284>)
 80052d8:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	78db      	ldrb	r3, [r3, #3]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d006      	beq.n	80052f0 <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80052e2:	4b3b      	ldr	r3, [pc, #236]	; (80053d0 <USB_HC_StartXfer+0x284>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052ea:	4a39      	ldr	r2, [pc, #228]	; (80053d0 <USB_HC_StartXfer+0x284>)
 80052ec:	6013      	str	r3, [r2, #0]
 80052ee:	e005      	b.n	80052fc <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80052f0:	4b37      	ldr	r3, [pc, #220]	; (80053d0 <USB_HC_StartXfer+0x284>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80052f8:	4a35      	ldr	r2, [pc, #212]	; (80053d0 <USB_HC_StartXfer+0x284>)
 80052fa:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80052fc:	4b34      	ldr	r3, [pc, #208]	; (80053d0 <USB_HC_StartXfer+0x284>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005304:	4a32      	ldr	r2, [pc, #200]	; (80053d0 <USB_HC_StartXfer+0x284>)
 8005306:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	015a      	lsls	r2, r3, #5
 800530c:	6a3b      	ldr	r3, [r7, #32]
 800530e:	4413      	add	r3, r2
 8005310:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005314:	461a      	mov	r2, r3
 8005316:	4b2e      	ldr	r3, [pc, #184]	; (80053d0 <USB_HC_StartXfer+0x284>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 800531c:	79fb      	ldrb	r3, [r7, #7]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d14e      	bne.n	80053c0 <USB_HC_StartXfer+0x274>
  {
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	78db      	ldrb	r3, [r3, #3]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d14a      	bne.n	80053c0 <USB_HC_StartXfer+0x274>
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d046      	beq.n	80053c0 <USB_HC_StartXfer+0x274>
    {
      switch (hc->ep_type)
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	79db      	ldrb	r3, [r3, #7]
 8005336:	2b03      	cmp	r3, #3
 8005338:	d830      	bhi.n	800539c <USB_HC_StartXfer+0x250>
 800533a:	a201      	add	r2, pc, #4	; (adr r2, 8005340 <USB_HC_StartXfer+0x1f4>)
 800533c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005340:	08005351 	.word	0x08005351
 8005344:	08005375 	.word	0x08005375
 8005348:	08005351 	.word	0x08005351
 800534c:	08005375 	.word	0x08005375
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	691b      	ldr	r3, [r3, #16]
 8005354:	3303      	adds	r3, #3
 8005356:	089b      	lsrs	r3, r3, #2
 8005358:	82fb      	strh	r3, [r7, #22]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800535a:	8afa      	ldrh	r2, [r7, #22]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005360:	b29b      	uxth	r3, r3
 8005362:	429a      	cmp	r2, r3
 8005364:	d91c      	bls.n	80053a0 <USB_HC_StartXfer+0x254>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	699b      	ldr	r3, [r3, #24]
 800536a:	f043 0220 	orr.w	r2, r3, #32
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	619a      	str	r2, [r3, #24]
          }
          break;
 8005372:	e015      	b.n	80053a0 <USB_HC_StartXfer+0x254>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	691b      	ldr	r3, [r3, #16]
 8005378:	3303      	adds	r3, #3
 800537a:	089b      	lsrs	r3, r3, #2
 800537c:	82fb      	strh	r3, [r7, #22]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800537e:	8afa      	ldrh	r2, [r7, #22]
 8005380:	6a3b      	ldr	r3, [r7, #32]
 8005382:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005386:	691b      	ldr	r3, [r3, #16]
 8005388:	b29b      	uxth	r3, r3
 800538a:	429a      	cmp	r2, r3
 800538c:	d90a      	bls.n	80053a4 <USB_HC_StartXfer+0x258>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	699b      	ldr	r3, [r3, #24]
 8005392:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	619a      	str	r2, [r3, #24]
          }
          break;
 800539a:	e003      	b.n	80053a4 <USB_HC_StartXfer+0x258>

        default:
          break;
 800539c:	bf00      	nop
 800539e:	e002      	b.n	80053a6 <USB_HC_StartXfer+0x25a>
          break;
 80053a0:	bf00      	nop
 80053a2:	e000      	b.n	80053a6 <USB_HC_StartXfer+0x25a>
          break;
 80053a4:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	68d9      	ldr	r1, [r3, #12]
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	785a      	ldrb	r2, [r3, #1]
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	691b      	ldr	r3, [r3, #16]
 80053b2:	b298      	uxth	r0, r3
 80053b4:	2300      	movs	r3, #0
 80053b6:	9300      	str	r3, [sp, #0]
 80053b8:	4603      	mov	r3, r0
 80053ba:	68f8      	ldr	r0, [r7, #12]
 80053bc:	f7ff fb86 	bl	8004acc <USB_WritePacket>
    }
  }

  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3728      	adds	r7, #40	; 0x28
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	1ff80000 	.word	0x1ff80000
 80053d0:	200000ac 	.word	0x200000ac

080053d4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b085      	sub	sp, #20
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80053e6:	695b      	ldr	r3, [r3, #20]
 80053e8:	b29b      	uxth	r3, r3
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3714      	adds	r7, #20
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr

080053f6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80053f6:	b480      	push	{r7}
 80053f8:	b087      	sub	sp, #28
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
 80053fe:	460b      	mov	r3, r1
 8005400:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8005406:	78fb      	ldrb	r3, [r7, #3]
 8005408:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800540a:	2300      	movs	r3, #0
 800540c:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	015a      	lsls	r2, r3, #5
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	4413      	add	r3, r2
 8005416:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	0c9b      	lsrs	r3, r3, #18
 800541e:	f003 0303 	and.w	r3, r3, #3
 8005422:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d002      	beq.n	8005430 <USB_HC_Halt+0x3a>
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	2b02      	cmp	r3, #2
 800542e:	d16c      	bne.n	800550a <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	015a      	lsls	r2, r3, #5
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	4413      	add	r3, r2
 8005438:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	68fa      	ldr	r2, [r7, #12]
 8005440:	0151      	lsls	r1, r2, #5
 8005442:	693a      	ldr	r2, [r7, #16]
 8005444:	440a      	add	r2, r1
 8005446:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800544a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800544e:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005454:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005458:	2b00      	cmp	r3, #0
 800545a:	d143      	bne.n	80054e4 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	015a      	lsls	r2, r3, #5
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	4413      	add	r3, r2
 8005464:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	0151      	lsls	r1, r2, #5
 800546e:	693a      	ldr	r2, [r7, #16]
 8005470:	440a      	add	r2, r1
 8005472:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005476:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800547a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	015a      	lsls	r2, r3, #5
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	4413      	add	r3, r2
 8005484:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	68fa      	ldr	r2, [r7, #12]
 800548c:	0151      	lsls	r1, r2, #5
 800548e:	693a      	ldr	r2, [r7, #16]
 8005490:	440a      	add	r2, r1
 8005492:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005496:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800549a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	015a      	lsls	r2, r3, #5
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	4413      	add	r3, r2
 80054a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	68fa      	ldr	r2, [r7, #12]
 80054ac:	0151      	lsls	r1, r2, #5
 80054ae:	693a      	ldr	r2, [r7, #16]
 80054b0:	440a      	add	r2, r1
 80054b2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80054b6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80054ba:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	3301      	adds	r3, #1
 80054c0:	617b      	str	r3, [r7, #20]
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80054c8:	d81d      	bhi.n	8005506 <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	015a      	lsls	r2, r3, #5
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	4413      	add	r3, r2
 80054d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80054dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80054e0:	d0ec      	beq.n	80054bc <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80054e2:	e080      	b.n	80055e6 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	015a      	lsls	r2, r3, #5
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	4413      	add	r3, r2
 80054ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	68fa      	ldr	r2, [r7, #12]
 80054f4:	0151      	lsls	r1, r2, #5
 80054f6:	693a      	ldr	r2, [r7, #16]
 80054f8:	440a      	add	r2, r1
 80054fa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80054fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005502:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005504:	e06f      	b.n	80055e6 <USB_HC_Halt+0x1f0>
          break;
 8005506:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005508:	e06d      	b.n	80055e6 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	015a      	lsls	r2, r3, #5
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	4413      	add	r3, r2
 8005512:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	68fa      	ldr	r2, [r7, #12]
 800551a:	0151      	lsls	r1, r2, #5
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	440a      	add	r2, r1
 8005520:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005524:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005528:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005530:	691b      	ldr	r3, [r3, #16]
 8005532:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005536:	2b00      	cmp	r3, #0
 8005538:	d143      	bne.n	80055c2 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	015a      	lsls	r2, r3, #5
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	4413      	add	r3, r2
 8005542:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	68fa      	ldr	r2, [r7, #12]
 800554a:	0151      	lsls	r1, r2, #5
 800554c:	693a      	ldr	r2, [r7, #16]
 800554e:	440a      	add	r2, r1
 8005550:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005554:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005558:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	015a      	lsls	r2, r3, #5
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	4413      	add	r3, r2
 8005562:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	0151      	lsls	r1, r2, #5
 800556c:	693a      	ldr	r2, [r7, #16]
 800556e:	440a      	add	r2, r1
 8005570:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005574:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005578:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	015a      	lsls	r2, r3, #5
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	4413      	add	r3, r2
 8005582:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	68fa      	ldr	r2, [r7, #12]
 800558a:	0151      	lsls	r1, r2, #5
 800558c:	693a      	ldr	r2, [r7, #16]
 800558e:	440a      	add	r2, r1
 8005590:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005594:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005598:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	3301      	adds	r3, #1
 800559e:	617b      	str	r3, [r7, #20]
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055a6:	d81d      	bhi.n	80055e4 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	015a      	lsls	r2, r3, #5
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	4413      	add	r3, r2
 80055b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80055ba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80055be:	d0ec      	beq.n	800559a <USB_HC_Halt+0x1a4>
 80055c0:	e011      	b.n	80055e6 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	015a      	lsls	r2, r3, #5
 80055c6:	693b      	ldr	r3, [r7, #16]
 80055c8:	4413      	add	r3, r2
 80055ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	68fa      	ldr	r2, [r7, #12]
 80055d2:	0151      	lsls	r1, r2, #5
 80055d4:	693a      	ldr	r2, [r7, #16]
 80055d6:	440a      	add	r2, r1
 80055d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80055dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80055e0:	6013      	str	r3, [r2, #0]
 80055e2:	e000      	b.n	80055e6 <USB_HC_Halt+0x1f0>
          break;
 80055e4:	bf00      	nop
    }
  }

  return HAL_OK;
 80055e6:	2300      	movs	r3, #0
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	371c      	adds	r7, #28
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b087      	sub	sp, #28
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	460b      	mov	r3, r1
 80055fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8005604:	78fb      	ldrb	r3, [r7, #3]
 8005606:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8005608:	2301      	movs	r3, #1
 800560a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	04da      	lsls	r2, r3, #19
 8005610:	4b15      	ldr	r3, [pc, #84]	; (8005668 <USB_DoPing+0x74>)
 8005612:	4013      	ands	r3, r2
 8005614:	693a      	ldr	r2, [r7, #16]
 8005616:	0151      	lsls	r1, r2, #5
 8005618:	697a      	ldr	r2, [r7, #20]
 800561a:	440a      	add	r2, r1
 800561c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005620:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005624:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	015a      	lsls	r2, r3, #5
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	4413      	add	r3, r2
 800562e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800563c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005644:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	015a      	lsls	r2, r3, #5
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	4413      	add	r3, r2
 800564e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005652:	461a      	mov	r2, r3
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	371c      	adds	r7, #28
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr
 8005666:	bf00      	nop
 8005668:	1ff80000 	.word	0x1ff80000

0800566c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b086      	sub	sp, #24
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8005678:	2300      	movs	r3, #0
 800567a:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f7ff f9a1 	bl	80049c4 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8005682:	2110      	movs	r1, #16
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f7ff f9d9 	bl	8004a3c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f7ff f9fc 	bl	8004a88 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005690:	2300      	movs	r3, #0
 8005692:	613b      	str	r3, [r7, #16]
 8005694:	e01f      	b.n	80056d6 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	015a      	lsls	r2, r3, #5
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	4413      	add	r3, r2
 800569e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80056ac:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80056b4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80056bc:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	015a      	lsls	r2, r3, #5
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	4413      	add	r3, r2
 80056c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056ca:	461a      	mov	r2, r3
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	3301      	adds	r3, #1
 80056d4:	613b      	str	r3, [r7, #16]
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	2b0f      	cmp	r3, #15
 80056da:	d9dc      	bls.n	8005696 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80056dc:	2300      	movs	r3, #0
 80056de:	613b      	str	r3, [r7, #16]
 80056e0:	e034      	b.n	800574c <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	015a      	lsls	r2, r3, #5
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	4413      	add	r3, r2
 80056ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80056f8:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005700:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005708:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	015a      	lsls	r2, r3, #5
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	4413      	add	r3, r2
 8005712:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005716:	461a      	mov	r2, r3
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	3301      	adds	r3, #1
 8005720:	617b      	str	r3, [r7, #20]
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005728:	d80c      	bhi.n	8005744 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	015a      	lsls	r2, r3, #5
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	4413      	add	r3, r2
 8005732:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800573c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005740:	d0ec      	beq.n	800571c <USB_StopHost+0xb0>
 8005742:	e000      	b.n	8005746 <USB_StopHost+0xda>
        break;
 8005744:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	3301      	adds	r3, #1
 800574a:	613b      	str	r3, [r7, #16]
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	2b0f      	cmp	r3, #15
 8005750:	d9c7      	bls.n	80056e2 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005758:	461a      	mov	r2, r3
 800575a:	f04f 33ff 	mov.w	r3, #4294967295
 800575e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	f04f 32ff 	mov.w	r2, #4294967295
 8005766:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f7ff f91a 	bl	80049a2 <USB_EnableGlobalInt>

  return HAL_OK;
 800576e:	2300      	movs	r3, #0
}
 8005770:	4618      	mov	r0, r3
 8005772:	3718      	adds	r7, #24
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 8005778:	b590      	push	{r4, r7, lr}
 800577a:	b089      	sub	sp, #36	; 0x24
 800577c:	af04      	add	r7, sp, #16
 800577e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 8005780:	2302      	movs	r3, #2
 8005782:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 8005784:	2301      	movs	r3, #1
 8005786:	2202      	movs	r2, #2
 8005788:	2102      	movs	r1, #2
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f000 fc3a 	bl	8006004 <USBH_FindInterface>
 8005790:	4603      	mov	r3, r0
 8005792:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 8005794:	7bbb      	ldrb	r3, [r7, #14]
 8005796:	2bff      	cmp	r3, #255	; 0xff
 8005798:	f000 812a 	beq.w	80059f0 <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 800579c:	7bbb      	ldrb	r3, [r7, #14]
 800579e:	4619      	mov	r1, r3
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f000 fc13 	bl	8005fcc <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 80057ac:	2050      	movs	r0, #80	; 0x50
 80057ae:	f002 ff3b 	bl	8008628 <malloc>
 80057b2:	4603      	mov	r3, r0
 80057b4:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80057bc:	69db      	ldr	r3, [r3, #28]
 80057be:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80057c0:	7bbb      	ldrb	r3, [r7, #14]
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	211a      	movs	r1, #26
 80057c6:	fb01 f303 	mul.w	r3, r1, r3
 80057ca:	4413      	add	r3, r2
 80057cc:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80057d0:	781b      	ldrb	r3, [r3, #0]
 80057d2:	b25b      	sxtb	r3, r3
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	da15      	bge.n	8005804 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80057d8:	7bbb      	ldrb	r3, [r7, #14]
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	211a      	movs	r1, #26
 80057de:	fb01 f303 	mul.w	r3, r1, r3
 80057e2:	4413      	add	r3, r2
 80057e4:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80057e8:	781a      	ldrb	r2, [r3, #0]
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80057ee:	7bbb      	ldrb	r3, [r7, #14]
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	211a      	movs	r1, #26
 80057f4:	fb01 f303 	mul.w	r3, r1, r3
 80057f8:	4413      	add	r3, r2
 80057fa:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 80057fe:	881a      	ldrh	r2, [r3, #0]
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	785b      	ldrb	r3, [r3, #1]
 8005808:	4619      	mov	r1, r3
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f001 fd21 	bl	8007252 <USBH_AllocPipe>
 8005810:	4603      	mov	r3, r0
 8005812:	461a      	mov	r2, r3
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	7819      	ldrb	r1, [r3, #0]
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	7858      	ldrb	r0, [r3, #1]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800582c:	68ba      	ldr	r2, [r7, #8]
 800582e:	8952      	ldrh	r2, [r2, #10]
 8005830:	9202      	str	r2, [sp, #8]
 8005832:	2203      	movs	r2, #3
 8005834:	9201      	str	r2, [sp, #4]
 8005836:	9300      	str	r3, [sp, #0]
 8005838:	4623      	mov	r3, r4
 800583a:	4602      	mov	r2, r0
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f001 fcd9 	bl	80071f4 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	2200      	movs	r2, #0
 8005848:	4619      	mov	r1, r3
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f002 fe12 	bl	8008474 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 8005850:	2300      	movs	r3, #0
 8005852:	2200      	movs	r2, #0
 8005854:	210a      	movs	r1, #10
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f000 fbd4 	bl	8006004 <USBH_FindInterface>
 800585c:	4603      	mov	r3, r0
 800585e:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 8005860:	7bbb      	ldrb	r3, [r7, #14]
 8005862:	2bff      	cmp	r3, #255	; 0xff
 8005864:	f000 80c4 	beq.w	80059f0 <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8005868:	7bbb      	ldrb	r3, [r7, #14]
 800586a:	687a      	ldr	r2, [r7, #4]
 800586c:	211a      	movs	r1, #26
 800586e:	fb01 f303 	mul.w	r3, r1, r3
 8005872:	4413      	add	r3, r2
 8005874:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8005878:	781b      	ldrb	r3, [r3, #0]
 800587a:	b25b      	sxtb	r3, r3
 800587c:	2b00      	cmp	r3, #0
 800587e:	da16      	bge.n	80058ae <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005880:	7bbb      	ldrb	r3, [r7, #14]
 8005882:	687a      	ldr	r2, [r7, #4]
 8005884:	211a      	movs	r1, #26
 8005886:	fb01 f303 	mul.w	r3, r1, r3
 800588a:	4413      	add	r3, r2
 800588c:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8005890:	781a      	ldrb	r2, [r3, #0]
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005896:	7bbb      	ldrb	r3, [r7, #14]
 8005898:	687a      	ldr	r2, [r7, #4]
 800589a:	211a      	movs	r1, #26
 800589c:	fb01 f303 	mul.w	r3, r1, r3
 80058a0:	4413      	add	r3, r2
 80058a2:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 80058a6:	881a      	ldrh	r2, [r3, #0]
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	835a      	strh	r2, [r3, #26]
 80058ac:	e015      	b.n	80058da <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80058ae:	7bbb      	ldrb	r3, [r7, #14]
 80058b0:	687a      	ldr	r2, [r7, #4]
 80058b2:	211a      	movs	r1, #26
 80058b4:	fb01 f303 	mul.w	r3, r1, r3
 80058b8:	4413      	add	r3, r2
 80058ba:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80058be:	781a      	ldrb	r2, [r3, #0]
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80058c4:	7bbb      	ldrb	r3, [r7, #14]
 80058c6:	687a      	ldr	r2, [r7, #4]
 80058c8:	211a      	movs	r1, #26
 80058ca:	fb01 f303 	mul.w	r3, r1, r3
 80058ce:	4413      	add	r3, r2
 80058d0:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 80058d4:	881a      	ldrh	r2, [r3, #0]
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80058da:	7bbb      	ldrb	r3, [r7, #14]
 80058dc:	687a      	ldr	r2, [r7, #4]
 80058de:	211a      	movs	r1, #26
 80058e0:	fb01 f303 	mul.w	r3, r1, r3
 80058e4:	4413      	add	r3, r2
 80058e6:	f203 3352 	addw	r3, r3, #850	; 0x352
 80058ea:	781b      	ldrb	r3, [r3, #0]
 80058ec:	b25b      	sxtb	r3, r3
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	da16      	bge.n	8005920 <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80058f2:	7bbb      	ldrb	r3, [r7, #14]
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	211a      	movs	r1, #26
 80058f8:	fb01 f303 	mul.w	r3, r1, r3
 80058fc:	4413      	add	r3, r2
 80058fe:	f203 3352 	addw	r3, r3, #850	; 0x352
 8005902:	781a      	ldrb	r2, [r3, #0]
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005908:	7bbb      	ldrb	r3, [r7, #14]
 800590a:	687a      	ldr	r2, [r7, #4]
 800590c:	211a      	movs	r1, #26
 800590e:	fb01 f303 	mul.w	r3, r1, r3
 8005912:	4413      	add	r3, r2
 8005914:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8005918:	881a      	ldrh	r2, [r3, #0]
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	835a      	strh	r2, [r3, #26]
 800591e:	e015      	b.n	800594c <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005920:	7bbb      	ldrb	r3, [r7, #14]
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	211a      	movs	r1, #26
 8005926:	fb01 f303 	mul.w	r3, r1, r3
 800592a:	4413      	add	r3, r2
 800592c:	f203 3352 	addw	r3, r3, #850	; 0x352
 8005930:	781a      	ldrb	r2, [r3, #0]
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005936:	7bbb      	ldrb	r3, [r7, #14]
 8005938:	687a      	ldr	r2, [r7, #4]
 800593a:	211a      	movs	r1, #26
 800593c:	fb01 f303 	mul.w	r3, r1, r3
 8005940:	4413      	add	r3, r2
 8005942:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8005946:	881a      	ldrh	r2, [r3, #0]
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	7b9b      	ldrb	r3, [r3, #14]
 8005950:	4619      	mov	r1, r3
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f001 fc7d 	bl	8007252 <USBH_AllocPipe>
 8005958:	4603      	mov	r3, r0
 800595a:	461a      	mov	r2, r3
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	7bdb      	ldrb	r3, [r3, #15]
 8005964:	4619      	mov	r1, r3
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f001 fc73 	bl	8007252 <USBH_AllocPipe>
 800596c:	4603      	mov	r3, r0
 800596e:	461a      	mov	r2, r3
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	7b59      	ldrb	r1, [r3, #13]
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	7b98      	ldrb	r0, [r3, #14]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005988:	68ba      	ldr	r2, [r7, #8]
 800598a:	8b12      	ldrh	r2, [r2, #24]
 800598c:	9202      	str	r2, [sp, #8]
 800598e:	2202      	movs	r2, #2
 8005990:	9201      	str	r2, [sp, #4]
 8005992:	9300      	str	r3, [sp, #0]
 8005994:	4623      	mov	r3, r4
 8005996:	4602      	mov	r2, r0
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f001 fc2b 	bl	80071f4 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	7b19      	ldrb	r1, [r3, #12]
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	7bd8      	ldrb	r0, [r3, #15]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80059b2:	68ba      	ldr	r2, [r7, #8]
 80059b4:	8b52      	ldrh	r2, [r2, #26]
 80059b6:	9202      	str	r2, [sp, #8]
 80059b8:	2202      	movs	r2, #2
 80059ba:	9201      	str	r2, [sp, #4]
 80059bc:	9300      	str	r3, [sp, #0]
 80059be:	4623      	mov	r3, r4
 80059c0:	4602      	mov	r2, r0
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f001 fc16 	bl	80071f4 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	2200      	movs	r2, #0
 80059cc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	7b5b      	ldrb	r3, [r3, #13]
 80059d4:	2200      	movs	r2, #0
 80059d6:	4619      	mov	r1, r3
 80059d8:	6878      	ldr	r0, [r7, #4]
 80059da:	f002 fd4b 	bl	8008474 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	7b1b      	ldrb	r3, [r3, #12]
 80059e2:	2200      	movs	r2, #0
 80059e4:	4619      	mov	r1, r3
 80059e6:	6878      	ldr	r0, [r7, #4]
 80059e8:	f002 fd44 	bl	8008474 <USBH_LL_SetToggle>
      status = USBH_OK;
 80059ec:	2300      	movs	r3, #0
 80059ee:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 80059f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3714      	adds	r7, #20
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd90      	pop	{r4, r7, pc}

080059fa <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 80059fa:	b580      	push	{r7, lr}
 80059fc:	b084      	sub	sp, #16
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005a08:	69db      	ldr	r3, [r3, #28]
 8005a0a:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	781b      	ldrb	r3, [r3, #0]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d00e      	beq.n	8005a32 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	781b      	ldrb	r3, [r3, #0]
 8005a18:	4619      	mov	r1, r3
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f001 fc09 	bl	8007232 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	781b      	ldrb	r3, [r3, #0]
 8005a24:	4619      	mov	r1, r3
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f001 fc31 	bl	800728e <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	7b1b      	ldrb	r3, [r3, #12]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00e      	beq.n	8005a58 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	7b1b      	ldrb	r3, [r3, #12]
 8005a3e:	4619      	mov	r1, r3
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f001 fbf6 	bl	8007232 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	7b1b      	ldrb	r3, [r3, #12]
 8005a4a:	4619      	mov	r1, r3
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f001 fc1e 	bl	800728e <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2200      	movs	r2, #0
 8005a56:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	7b5b      	ldrb	r3, [r3, #13]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d00e      	beq.n	8005a7e <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	7b5b      	ldrb	r3, [r3, #13]
 8005a64:	4619      	mov	r1, r3
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f001 fbe3 	bl	8007232 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	7b5b      	ldrb	r3, [r3, #13]
 8005a70:	4619      	mov	r1, r3
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f001 fc0b 	bl	800728e <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005a84:	69db      	ldr	r3, [r3, #28]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d00b      	beq.n	8005aa2 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005a90:	69db      	ldr	r3, [r3, #28]
 8005a92:	4618      	mov	r0, r3
 8005a94:	f002 fdd0 	bl	8008638 <free>
    phost->pActiveClass->pData = 0U;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8005aa2:	2300      	movs	r3, #0
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3710      	adds	r7, #16
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}

08005aac <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b084      	sub	sp, #16
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 8005ab4:	2302      	movs	r3, #2
 8005ab6:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005abe:	69db      	ldr	r3, [r3, #28]
 8005ac0:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	3340      	adds	r3, #64	; 0x40
 8005ac6:	4619      	mov	r1, r3
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f000 f8b2 	bl	8005c32 <GetLineCoding>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 8005ad2:	7bfb      	ldrb	r3, [r7, #15]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d105      	bne.n	8005ae4 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005ade:	2102      	movs	r1, #2
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	4798      	blx	r3
  }
  return status;
 8005ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3710      	adds	r7, #16
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
	...

08005af0 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b084      	sub	sp, #16
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005af8:	2301      	movs	r3, #1
 8005afa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8005afc:	2300      	movs	r3, #0
 8005afe:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005b06:	69db      	ldr	r3, [r3, #28]
 8005b08:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005b10:	2b04      	cmp	r3, #4
 8005b12:	d877      	bhi.n	8005c04 <USBH_CDC_Process+0x114>
 8005b14:	a201      	add	r2, pc, #4	; (adr r2, 8005b1c <USBH_CDC_Process+0x2c>)
 8005b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b1a:	bf00      	nop
 8005b1c:	08005b31 	.word	0x08005b31
 8005b20:	08005b37 	.word	0x08005b37
 8005b24:	08005b67 	.word	0x08005b67
 8005b28:	08005bdb 	.word	0x08005bdb
 8005b2c:	08005be9 	.word	0x08005be9
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 8005b30:	2300      	movs	r3, #0
 8005b32:	73fb      	strb	r3, [r7, #15]
    break;
 8005b34:	e06d      	b.n	8005c12 <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b3a:	4619      	mov	r1, r3
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	f000 f897 	bl	8005c70 <SetLineCoding>
 8005b42:	4603      	mov	r3, r0
 8005b44:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8005b46:	7bbb      	ldrb	r3, [r7, #14]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d104      	bne.n	8005b56 <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	2202      	movs	r2, #2
 8005b50:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 8005b54:	e058      	b.n	8005c08 <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 8005b56:	7bbb      	ldrb	r3, [r7, #14]
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d055      	beq.n	8005c08 <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	2204      	movs	r2, #4
 8005b60:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 8005b64:	e050      	b.n	8005c08 <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	3340      	adds	r3, #64	; 0x40
 8005b6a:	4619      	mov	r1, r3
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f000 f860 	bl	8005c32 <GetLineCoding>
 8005b72:	4603      	mov	r3, r0
 8005b74:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8005b76:	7bbb      	ldrb	r3, [r7, #14]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d126      	bne.n	8005bca <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b8e:	791b      	ldrb	r3, [r3, #4]
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d13b      	bne.n	8005c0c <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b9e:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d133      	bne.n	8005c0c <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bae:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005bb0:	429a      	cmp	r2, r3
 8005bb2:	d12b      	bne.n	8005c0c <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bbc:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d124      	bne.n	8005c0c <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 f95a 	bl	8005e7c <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 8005bc8:	e020      	b.n	8005c0c <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 8005bca:	7bbb      	ldrb	r3, [r7, #14]
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d01d      	beq.n	8005c0c <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	2204      	movs	r2, #4
 8005bd4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 8005bd8:	e018      	b.n	8005c0c <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f000 f867 	bl	8005cae <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 8005be0:	6878      	ldr	r0, [r7, #4]
 8005be2:	f000 f8dc 	bl	8005d9e <CDC_ProcessReception>
    break;
 8005be6:	e014      	b.n	8005c12 <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 8005be8:	2100      	movs	r1, #0
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f000 fece 	bl	800698c <USBH_ClrFeature>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 8005bf4:	7bbb      	ldrb	r3, [r7, #14]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d10a      	bne.n	8005c10 <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 8005c02:	e005      	b.n	8005c10 <USBH_CDC_Process+0x120>

  default:
    break;
 8005c04:	bf00      	nop
 8005c06:	e004      	b.n	8005c12 <USBH_CDC_Process+0x122>
    break;
 8005c08:	bf00      	nop
 8005c0a:	e002      	b.n	8005c12 <USBH_CDC_Process+0x122>
    break;
 8005c0c:	bf00      	nop
 8005c0e:	e000      	b.n	8005c12 <USBH_CDC_Process+0x122>
    break;
 8005c10:	bf00      	nop

  }

  return status;
 8005c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	3710      	adds	r7, #16
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}

08005c1c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b083      	sub	sp, #12
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	370c      	adds	r7, #12
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr

08005c32 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8005c32:	b580      	push	{r7, lr}
 8005c34:	b082      	sub	sp, #8
 8005c36:	af00      	add	r7, sp, #0
 8005c38:	6078      	str	r0, [r7, #4]
 8005c3a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	22a1      	movs	r2, #161	; 0xa1
 8005c40:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2221      	movs	r2, #33	; 0x21
 8005c46:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2207      	movs	r2, #7
 8005c58:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	2207      	movs	r2, #7
 8005c5e:	4619      	mov	r1, r3
 8005c60:	6878      	ldr	r0, [r7, #4]
 8005c62:	f001 f873 	bl	8006d4c <USBH_CtlReq>
 8005c66:	4603      	mov	r3, r0
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	3708      	adds	r7, #8
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}

08005c70 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b082      	sub	sp, #8
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2221      	movs	r2, #33	; 0x21
 8005c7e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2220      	movs	r2, #32
 8005c84:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2207      	movs	r2, #7
 8005c96:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	2207      	movs	r2, #7
 8005c9c:	4619      	mov	r1, r3
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f001 f854 	bl	8006d4c <USBH_CtlReq>
 8005ca4:	4603      	mov	r3, r0
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3708      	adds	r7, #8
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}

08005cae <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8005cae:	b580      	push	{r7, lr}
 8005cb0:	b086      	sub	sp, #24
 8005cb2:	af02      	add	r7, sp, #8
 8005cb4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005cbc:	69db      	ldr	r3, [r3, #28]
 8005cbe:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	d002      	beq.n	8005cd4 <CDC_ProcessTransmission+0x26>
 8005cce:	2b02      	cmp	r3, #2
 8005cd0:	d025      	beq.n	8005d1e <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 8005cd2:	e060      	b.n	8005d96 <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cd8:	68fa      	ldr	r2, [r7, #12]
 8005cda:	8b12      	ldrh	r2, [r2, #24]
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d90c      	bls.n	8005cfa <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	69d9      	ldr	r1, [r3, #28]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	8b1a      	ldrh	r2, [r3, #24]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	7b58      	ldrb	r0, [r3, #13]
 8005cec:	2301      	movs	r3, #1
 8005cee:	9300      	str	r3, [sp, #0]
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f001 fa3b 	bl	800716e <USBH_BulkSendData>
 8005cf8:	e00c      	b.n	8005d14 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 8005d02:	b29a      	uxth	r2, r3
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	7b58      	ldrb	r0, [r3, #13]
 8005d08:	2301      	movs	r3, #1
 8005d0a:	9300      	str	r3, [sp, #0]
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f001 fa2d 	bl	800716e <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2202      	movs	r2, #2
 8005d18:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8005d1c:	e03b      	b.n	8005d96 <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	7b5b      	ldrb	r3, [r3, #13]
 8005d22:	4619      	mov	r1, r3
 8005d24:	6878      	ldr	r0, [r7, #4]
 8005d26:	f002 fb7b 	bl	8008420 <USBH_LL_GetURBState>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 8005d2e:	7afb      	ldrb	r3, [r7, #11]
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d128      	bne.n	8005d86 <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d38:	68fa      	ldr	r2, [r7, #12]
 8005d3a:	8b12      	ldrh	r2, [r2, #24]
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d90e      	bls.n	8005d5e <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d44:	68fa      	ldr	r2, [r7, #12]
 8005d46:	8b12      	ldrh	r2, [r2, #24]
 8005d48:	1a9a      	subs	r2, r3, r2
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	69db      	ldr	r3, [r3, #28]
 8005d52:	68fa      	ldr	r2, [r7, #12]
 8005d54:	8b12      	ldrh	r2, [r2, #24]
 8005d56:	441a      	add	r2, r3
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	61da      	str	r2, [r3, #28]
 8005d5c:	e002      	b.n	8005d64 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2200      	movs	r2, #0
 8005d62:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d004      	beq.n	8005d76 <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8005d74:	e00e      	b.n	8005d94 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f000 f868 	bl	8005e54 <USBH_CDC_TransmitCallback>
    break;
 8005d84:	e006      	b.n	8005d94 <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 8005d86:	7afb      	ldrb	r3, [r7, #11]
 8005d88:	2b02      	cmp	r3, #2
 8005d8a:	d103      	bne.n	8005d94 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2201      	movs	r2, #1
 8005d90:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8005d94:	bf00      	nop
  }
}
 8005d96:	bf00      	nop
 8005d98:	3710      	adds	r7, #16
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}

08005d9e <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8005d9e:	b580      	push	{r7, lr}
 8005da0:	b086      	sub	sp, #24
 8005da2:	af00      	add	r7, sp, #0
 8005da4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005dac:	69db      	ldr	r3, [r3, #28]
 8005dae:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005db0:	2300      	movs	r3, #0
 8005db2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005dba:	2b03      	cmp	r3, #3
 8005dbc:	d002      	beq.n	8005dc4 <CDC_ProcessReception+0x26>
 8005dbe:	2b04      	cmp	r3, #4
 8005dc0:	d00e      	beq.n	8005de0 <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 8005dc2:	e043      	b.n	8005e4c <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	6a19      	ldr	r1, [r3, #32]
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	8b5a      	ldrh	r2, [r3, #26]
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	7b1b      	ldrb	r3, [r3, #12]
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f001 f9f1 	bl	80071b8 <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	2204      	movs	r2, #4
 8005dda:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 8005dde:	e035      	b.n	8005e4c <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	7b1b      	ldrb	r3, [r3, #12]
 8005de4:	4619      	mov	r1, r3
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f002 fb1a 	bl	8008420 <USBH_LL_GetURBState>
 8005dec:	4603      	mov	r3, r0
 8005dee:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 8005df0:	7cfb      	ldrb	r3, [r7, #19]
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d129      	bne.n	8005e4a <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	7b1b      	ldrb	r3, [r3, #12]
 8005dfa:	4619      	mov	r1, r3
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f002 fa7d 	bl	80082fc <USBH_LL_GetLastXferSize>
 8005e02:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e08:	68fa      	ldr	r2, [r7, #12]
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d016      	beq.n	8005e3c <CDC_ProcessReception+0x9e>
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	8b5b      	ldrh	r3, [r3, #26]
 8005e12:	461a      	mov	r2, r3
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d910      	bls.n	8005e3c <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	1ad2      	subs	r2, r2, r3
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	6a1a      	ldr	r2, [r3, #32]
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	441a      	add	r2, r3
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	2203      	movs	r2, #3
 8005e36:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 8005e3a:	e006      	b.n	8005e4a <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f000 f80f 	bl	8005e68 <USBH_CDC_ReceiveCallback>
    break;
 8005e4a:	bf00      	nop
  }
}
 8005e4c:	bf00      	nop
 8005e4e:	3718      	adds	r7, #24
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}

08005e54 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b083      	sub	sp, #12
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]

}
 8005e5c:	bf00      	nop
 8005e5e:	370c      	adds	r7, #12
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]

}
 8005e70:	bf00      	nop
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]

}
 8005e84:	bf00      	nop
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b084      	sub	sp, #16
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	60f8      	str	r0, [r7, #12]
 8005e98:	60b9      	str	r1, [r7, #8]
 8005e9a:	4613      	mov	r3, r2
 8005e9c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d101      	bne.n	8005ea8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005ea4:	2302      	movs	r3, #2
 8005ea6:	e019      	b.n	8005edc <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	79fa      	ldrb	r2, [r7, #7]
 8005eac:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8005ec0:	68f8      	ldr	r0, [r7, #12]
 8005ec2:	f000 f80f 	bl	8005ee4 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d003      	beq.n	8005ed4 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	68ba      	ldr	r2, [r7, #8]
 8005ed0:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8005ed4:	68f8      	ldr	r0, [r7, #12]
 8005ed6:	f002 f95f 	bl	8008198 <USBH_LL_Init>

  return USBH_OK;
 8005eda:	2300      	movs	r3, #0
}
 8005edc:	4618      	mov	r0, r3
 8005ede:	3710      	adds	r7, #16
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bd80      	pop	{r7, pc}

08005ee4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b085      	sub	sp, #20
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8005eec:	2300      	movs	r3, #0
 8005eee:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8005ef0:	e008      	b.n	8005f04 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	68fa      	ldr	r2, [r7, #12]
 8005ef6:	32e0      	adds	r2, #224	; 0xe0
 8005ef8:	2100      	movs	r1, #0
 8005efa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	3301      	adds	r3, #1
 8005f02:	60fb      	str	r3, [r7, #12]
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2b0e      	cmp	r3, #14
 8005f08:	d9f3      	bls.n	8005ef2 <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	60fb      	str	r3, [r7, #12]
 8005f0e:	e009      	b.n	8005f24 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	4413      	add	r3, r2
 8005f16:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	3301      	adds	r3, #1
 8005f22:	60fb      	str	r3, [r7, #12]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f2a:	d3f1      	bcc.n	8005f10 <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2201      	movs	r2, #1
 8005f4a:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2240      	movs	r2, #64	; 0x40
 8005f50:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 8005f68:	2300      	movs	r3, #0
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3714      	adds	r7, #20
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr

08005f76 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8005f76:	b480      	push	{r7}
 8005f78:	b085      	sub	sp, #20
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	6078      	str	r0, [r7, #4]
 8005f7e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 8005f80:	2300      	movs	r3, #0
 8005f82:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d017      	beq.n	8005fba <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d10f      	bne.n	8005fb4 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005f9a:	1c59      	adds	r1, r3, #1
 8005f9c:	687a      	ldr	r2, [r7, #4]
 8005f9e:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 8005fa2:	687a      	ldr	r2, [r7, #4]
 8005fa4:	33dc      	adds	r3, #220	; 0xdc
 8005fa6:	009b      	lsls	r3, r3, #2
 8005fa8:	4413      	add	r3, r2
 8005faa:	683a      	ldr	r2, [r7, #0]
 8005fac:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	73fb      	strb	r3, [r7, #15]
 8005fb2:	e004      	b.n	8005fbe <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8005fb4:	2302      	movs	r3, #2
 8005fb6:	73fb      	strb	r3, [r7, #15]
 8005fb8:	e001      	b.n	8005fbe <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8005fba:	2302      	movs	r3, #2
 8005fbc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3714      	adds	r7, #20
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b085      	sub	sp, #20
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
 8005fd4:	460b      	mov	r3, r1
 8005fd6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 8005fe2:	78fa      	ldrb	r2, [r7, #3]
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d204      	bcs.n	8005ff2 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	78fa      	ldrb	r2, [r7, #3]
 8005fec:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8005ff0:	e001      	b.n	8005ff6 <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 8005ff2:	2302      	movs	r3, #2
 8005ff4:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8005ff6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3714      	adds	r7, #20
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006002:	4770      	bx	lr

08006004 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006004:	b480      	push	{r7}
 8006006:	b087      	sub	sp, #28
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
 800600c:	4608      	mov	r0, r1
 800600e:	4611      	mov	r1, r2
 8006010:	461a      	mov	r2, r3
 8006012:	4603      	mov	r3, r0
 8006014:	70fb      	strb	r3, [r7, #3]
 8006016:	460b      	mov	r3, r1
 8006018:	70bb      	strb	r3, [r7, #2]
 800601a:	4613      	mov	r3, r2
 800601c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 800601e:	2300      	movs	r3, #0
 8006020:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8006022:	2300      	movs	r3, #0
 8006024:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800602c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800602e:	e025      	b.n	800607c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006030:	7dfb      	ldrb	r3, [r7, #23]
 8006032:	221a      	movs	r2, #26
 8006034:	fb02 f303 	mul.w	r3, r2, r3
 8006038:	3308      	adds	r3, #8
 800603a:	68fa      	ldr	r2, [r7, #12]
 800603c:	4413      	add	r3, r2
 800603e:	3302      	adds	r3, #2
 8006040:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	795b      	ldrb	r3, [r3, #5]
 8006046:	78fa      	ldrb	r2, [r7, #3]
 8006048:	429a      	cmp	r2, r3
 800604a:	d002      	beq.n	8006052 <USBH_FindInterface+0x4e>
 800604c:	78fb      	ldrb	r3, [r7, #3]
 800604e:	2bff      	cmp	r3, #255	; 0xff
 8006050:	d111      	bne.n	8006076 <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8006056:	78ba      	ldrb	r2, [r7, #2]
 8006058:	429a      	cmp	r2, r3
 800605a:	d002      	beq.n	8006062 <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800605c:	78bb      	ldrb	r3, [r7, #2]
 800605e:	2bff      	cmp	r3, #255	; 0xff
 8006060:	d109      	bne.n	8006076 <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8006066:	787a      	ldrb	r2, [r7, #1]
 8006068:	429a      	cmp	r2, r3
 800606a:	d002      	beq.n	8006072 <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800606c:	787b      	ldrb	r3, [r7, #1]
 800606e:	2bff      	cmp	r3, #255	; 0xff
 8006070:	d101      	bne.n	8006076 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006072:	7dfb      	ldrb	r3, [r7, #23]
 8006074:	e006      	b.n	8006084 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006076:	7dfb      	ldrb	r3, [r7, #23]
 8006078:	3301      	adds	r3, #1
 800607a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800607c:	7dfb      	ldrb	r3, [r7, #23]
 800607e:	2b01      	cmp	r3, #1
 8006080:	d9d6      	bls.n	8006030 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006082:	23ff      	movs	r3, #255	; 0xff
}
 8006084:	4618      	mov	r0, r3
 8006086:	371c      	adds	r7, #28
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr

08006090 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b082      	sub	sp, #8
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8006098:	6878      	ldr	r0, [r7, #4]
 800609a:	f002 f8b9 	bl	8008210 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 800609e:	2101      	movs	r1, #1
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f002 f9d0 	bl	8008446 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80060a6:	2300      	movs	r3, #0
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3708      	adds	r7, #8
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}

080060b0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b088      	sub	sp, #32
 80060b4:	af04      	add	r7, sp, #16
 80060b6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80060b8:	2302      	movs	r3, #2
 80060ba:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80060bc:	2300      	movs	r3, #0
 80060be:	73fb      	strb	r3, [r7, #15]

  /* check for Host port events */
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	f000 faec 	bl	800669e <USBH_IsPortEnabled>
 80060c6:	4603      	mov	r3, r0
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d10c      	bne.n	80060e6 <USBH_Process+0x36>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	781b      	ldrb	r3, [r3, #0]
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d007      	beq.n	80060e6 <USBH_Process+0x36>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	781b      	ldrb	r3, [r3, #0]
 80060da:	b2db      	uxtb	r3, r3
 80060dc:	2b03      	cmp	r3, #3
 80060de:	d002      	beq.n	80060e6 <USBH_Process+0x36>
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2203      	movs	r2, #3
 80060e4:	701a      	strb	r2, [r3, #0]
    }
  }

  switch (phost->gState)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	781b      	ldrb	r3, [r3, #0]
 80060ea:	b2db      	uxtb	r3, r3
 80060ec:	2b0b      	cmp	r3, #11
 80060ee:	f200 814c 	bhi.w	800638a <USBH_Process+0x2da>
 80060f2:	a201      	add	r2, pc, #4	; (adr r2, 80060f8 <USBH_Process+0x48>)
 80060f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060f8:	08006129 	.word	0x08006129
 80060fc:	0800614b 	.word	0x0800614b
 8006100:	0800615f 	.word	0x0800615f
 8006104:	08006365 	.word	0x08006365
 8006108:	0800638b 	.word	0x0800638b
 800610c:	080061ed 	.word	0x080061ed
 8006110:	0800631b 	.word	0x0800631b
 8006114:	0800621d 	.word	0x0800621d
 8006118:	0800623d 	.word	0x0800623d
 800611c:	0800625d 	.word	0x0800625d
 8006120:	0800628b 	.word	0x0800628b
 8006124:	0800634d 	.word	0x0800634d
  {
  case HOST_IDLE :

    if (phost->device.is_connected)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800612e:	b2db      	uxtb	r3, r3
 8006130:	2b00      	cmp	r3, #0
 8006132:	f000 812c 	beq.w	800638e <USBH_Process+0x2de>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2201      	movs	r2, #1
 800613a:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200U);
 800613c:	20c8      	movs	r0, #200	; 0xc8
 800613e:	f002 f9cc 	bl	80084da <USBH_Delay>
      USBH_LL_ResetPort(phost);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f002 f8bf 	bl	80082c6 <USBH_LL_ResetPort>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8006148:	e121      	b.n	800638e <USBH_Process+0x2de>

  case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Eabled */

    if (phost->device.PortEnabled == 1U)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006150:	2b01      	cmp	r3, #1
 8006152:	f040 811e 	bne.w	8006392 <USBH_Process+0x2e2>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2202      	movs	r2, #2
 800615a:	701a      	strb	r2, [r3, #0]
    }
    break;
 800615c:	e119      	b.n	8006392 <USBH_Process+0x2e2>
  case HOST_DEV_ATTACHED :

    USBH_UsrLog("USB Device Attached");

    /* Wait for 100 ms after Reset */
    USBH_Delay(100U);
 800615e:	2064      	movs	r0, #100	; 0x64
 8006160:	f002 f9bb 	bl	80084da <USBH_Delay>

    phost->device.speed = USBH_LL_GetSpeed(phost);
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	f002 f889 	bl	800827c <USBH_LL_GetSpeed>
 800616a:	4603      	mov	r3, r0
 800616c:	461a      	mov	r2, r3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

    phost->gState = HOST_ENUMERATION;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2205      	movs	r2, #5
 8006178:	701a      	strb	r2, [r3, #0]

    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 800617a:	2100      	movs	r1, #0
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f001 f868 	bl	8007252 <USBH_AllocPipe>
 8006182:	4603      	mov	r3, r0
 8006184:	461a      	mov	r2, r3
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 800618a:	2180      	movs	r1, #128	; 0x80
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f001 f860 	bl	8007252 <USBH_AllocPipe>
 8006192:	4603      	mov	r3, r0
 8006194:	461a      	mov	r2, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	711a      	strb	r2, [r3, #4]


    /* Open Control pipes */
    USBH_OpenPipe (phost,
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	7919      	ldrb	r1, [r3, #4]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 80061aa:	687a      	ldr	r2, [r7, #4]
 80061ac:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 80061ae:	b292      	uxth	r2, r2
 80061b0:	9202      	str	r2, [sp, #8]
 80061b2:	2200      	movs	r2, #0
 80061b4:	9201      	str	r2, [sp, #4]
 80061b6:	9300      	str	r3, [sp, #0]
 80061b8:	4603      	mov	r3, r0
 80061ba:	2280      	movs	r2, #128	; 0x80
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f001 f819 	bl	80071f4 <USBH_OpenPipe>

    /* Open Control pipes */
    USBH_OpenPipe (phost,
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	7959      	ldrb	r1, [r3, #5]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 80061d2:	687a      	ldr	r2, [r7, #4]
 80061d4:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 80061d6:	b292      	uxth	r2, r2
 80061d8:	9202      	str	r2, [sp, #8]
 80061da:	2200      	movs	r2, #0
 80061dc:	9201      	str	r2, [sp, #4]
 80061de:	9300      	str	r3, [sp, #0]
 80061e0:	4603      	mov	r3, r0
 80061e2:	2200      	movs	r2, #0
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f001 f805 	bl	80071f4 <USBH_OpenPipe>
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 80061ea:	e0e3      	b.n	80063b4 <USBH_Process+0x304>

  case HOST_ENUMERATION:
    /* Check for enumeration status */
    if ( USBH_HandleEnum(phost) == USBH_OK)
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f000 f8e7 	bl	80063c0 <USBH_HandleEnum>
 80061f2:	4603      	mov	r3, r0
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f040 80ce 	bne.w	8006396 <USBH_Process+0x2e6>
    {
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0U;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2200      	movs	r2, #0
 80061fe:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f893 3333 	ldrb.w	r3, [r3, #819]	; 0x333
 8006208:	2b01      	cmp	r3, #1
 800620a:	d103      	bne.n	8006214 <USBH_Process+0x164>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2208      	movs	r2, #8
 8006210:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT;
      }

    }
    break;
 8006212:	e0c0      	b.n	8006396 <USBH_Process+0x2e6>
        phost->gState  = HOST_INPUT;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2207      	movs	r2, #7
 8006218:	701a      	strb	r2, [r3, #0]
    break;
 800621a:	e0bc      	b.n	8006396 <USBH_Process+0x2e6>

  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006222:	2b00      	cmp	r3, #0
 8006224:	f000 80b9 	beq.w	800639a <USBH_Process+0x2ea>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800622e:	2101      	movs	r1, #1
 8006230:	6878      	ldr	r0, [r7, #4]
 8006232:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2208      	movs	r2, #8
 8006238:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800623a:	e0ae      	b.n	800639a <USBH_Process+0x2ea>

  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f893 3339 	ldrb.w	r3, [r3, #825]	; 0x339
 8006242:	b29b      	uxth	r3, r3
 8006244:	4619      	mov	r1, r3
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f000 fb59 	bl	80068fe <USBH_SetCfg>
 800624c:	4603      	mov	r3, r0
 800624e:	2b00      	cmp	r3, #0
 8006250:	f040 80a5 	bne.w	800639e <USBH_Process+0x2ee>
    {
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2209      	movs	r2, #9
 8006258:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800625a:	e0a0      	b.n	800639e <USBH_Process+0x2ee>

  case  HOST_SET_WAKEUP_FEATURE:

    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f893 333b 	ldrb.w	r3, [r3, #827]	; 0x33b
 8006262:	f003 0320 	and.w	r3, r3, #32
 8006266:	2b00      	cmp	r3, #0
 8006268:	d00b      	beq.n	8006282 <USBH_Process+0x1d2>
    {
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800626a:	2101      	movs	r1, #1
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f000 fb69 	bl	8006944 <USBH_SetFeature>
 8006272:	4603      	mov	r3, r0
 8006274:	2b00      	cmp	r3, #0
 8006276:	f040 8094 	bne.w	80063a2 <USBH_Process+0x2f2>
      {
        USBH_UsrLog ("Device remote wakeup enabled");
        phost->gState  = HOST_CHECK_CLASS;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	220a      	movs	r2, #10
 800627e:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8006280:	e08f      	b.n	80063a2 <USBH_Process+0x2f2>
      phost->gState  = HOST_CHECK_CLASS;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	220a      	movs	r2, #10
 8006286:	701a      	strb	r2, [r3, #0]
    break;
 8006288:	e08b      	b.n	80063a2 <USBH_Process+0x2f2>

  case HOST_CHECK_CLASS:

    if(phost->ClassNumber == 0U)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006290:	2b00      	cmp	r3, #0
 8006292:	f000 8088 	beq.w	80063a6 <USBH_Process+0x2f6>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378

      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800629e:	2300      	movs	r3, #0
 80062a0:	73fb      	strb	r3, [r7, #15]
 80062a2:	e017      	b.n	80062d4 <USBH_Process+0x224>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80062a4:	7bfb      	ldrb	r3, [r7, #15]
 80062a6:	687a      	ldr	r2, [r7, #4]
 80062a8:	33dc      	adds	r3, #220	; 0xdc
 80062aa:	009b      	lsls	r3, r3, #2
 80062ac:	4413      	add	r3, r2
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	791a      	ldrb	r2, [r3, #4]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f893 3343 	ldrb.w	r3, [r3, #835]	; 0x343
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d108      	bne.n	80062ce <USBH_Process+0x21e>
        {
          phost->pActiveClass = phost->pClass[idx];
 80062bc:	7bfb      	ldrb	r3, [r7, #15]
 80062be:	687a      	ldr	r2, [r7, #4]
 80062c0:	33dc      	adds	r3, #220	; 0xdc
 80062c2:	009b      	lsls	r3, r3, #2
 80062c4:	4413      	add	r3, r2
 80062c6:	685a      	ldr	r2, [r3, #4]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80062ce:	7bfb      	ldrb	r3, [r7, #15]
 80062d0:	3301      	adds	r3, #1
 80062d2:	73fb      	strb	r3, [r7, #15]
 80062d4:	7bfb      	ldrb	r3, [r7, #15]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d0e4      	beq.n	80062a4 <USBH_Process+0x1f4>
        }
      }

      if(phost->pActiveClass != NULL)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d016      	beq.n	8006312 <USBH_Process+0x262>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	4798      	blx	r3
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d109      	bne.n	800630a <USBH_Process+0x25a>
        {
          phost->gState  = HOST_CLASS_REQUEST;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2206      	movs	r2, #6
 80062fa:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);

          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006302:	2103      	movs	r1, #3
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	4798      	blx	r3
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8006308:	e04d      	b.n	80063a6 <USBH_Process+0x2f6>
          phost->gState  = HOST_ABORT_STATE;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	220d      	movs	r2, #13
 800630e:	701a      	strb	r2, [r3, #0]
    break;
 8006310:	e049      	b.n	80063a6 <USBH_Process+0x2f6>
        phost->gState  = HOST_ABORT_STATE;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	220d      	movs	r2, #13
 8006316:	701a      	strb	r2, [r3, #0]
    break;
 8006318:	e045      	b.n	80063a6 <USBH_Process+0x2f6>

  case HOST_CLASS_REQUEST:
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006320:	2b00      	cmp	r3, #0
 8006322:	d00f      	beq.n	8006344 <USBH_Process+0x294>
    {
      status = phost->pActiveClass->Requests(phost);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800632a:	691b      	ldr	r3, [r3, #16]
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	4798      	blx	r3
 8006330:	4603      	mov	r3, r0
 8006332:	73bb      	strb	r3, [r7, #14]

      if(status == USBH_OK)
 8006334:	7bbb      	ldrb	r3, [r7, #14]
 8006336:	b2db      	uxtb	r3, r3
 8006338:	2b00      	cmp	r3, #0
 800633a:	d136      	bne.n	80063aa <USBH_Process+0x2fa>
      {
        phost->gState  = HOST_CLASS;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	220b      	movs	r2, #11
 8006340:	701a      	strb	r2, [r3, #0]
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }

    break;
 8006342:	e032      	b.n	80063aa <USBH_Process+0x2fa>
      phost->gState  = HOST_ABORT_STATE;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	220d      	movs	r2, #13
 8006348:	701a      	strb	r2, [r3, #0]
    break;
 800634a:	e02e      	b.n	80063aa <USBH_Process+0x2fa>
  case HOST_CLASS:
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006352:	2b00      	cmp	r3, #0
 8006354:	d02b      	beq.n	80063ae <USBH_Process+0x2fe>
    {
      phost->pActiveClass->BgndProcess(phost);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800635c:	695b      	ldr	r3, [r3, #20]
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	4798      	blx	r3
    }
    break;
 8006362:	e024      	b.n	80063ae <USBH_Process+0x2fe>

  case HOST_DEV_DISCONNECTED :

    DeInitStateMachine(phost);
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f7ff fdbd 	bl	8005ee4 <DeInitStateMachine>

    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006370:	2b00      	cmp	r3, #0
 8006372:	d01e      	beq.n	80063b2 <USBH_Process+0x302>
    {
      phost->pActiveClass->DeInit(phost);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800637a:	68db      	ldr	r3, [r3, #12]
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	4798      	blx	r3
      phost->pActiveClass = NULL;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2200      	movs	r2, #0
 8006384:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
    }
    break;
 8006388:	e013      	b.n	80063b2 <USBH_Process+0x302>

  case HOST_ABORT_STATE:
  default :
    break;
 800638a:	bf00      	nop
 800638c:	e012      	b.n	80063b4 <USBH_Process+0x304>
    break;
 800638e:	bf00      	nop
 8006390:	e010      	b.n	80063b4 <USBH_Process+0x304>
    break;
 8006392:	bf00      	nop
 8006394:	e00e      	b.n	80063b4 <USBH_Process+0x304>
    break;
 8006396:	bf00      	nop
 8006398:	e00c      	b.n	80063b4 <USBH_Process+0x304>
    break;
 800639a:	bf00      	nop
 800639c:	e00a      	b.n	80063b4 <USBH_Process+0x304>
    break;
 800639e:	bf00      	nop
 80063a0:	e008      	b.n	80063b4 <USBH_Process+0x304>
    break;
 80063a2:	bf00      	nop
 80063a4:	e006      	b.n	80063b4 <USBH_Process+0x304>
    break;
 80063a6:	bf00      	nop
 80063a8:	e004      	b.n	80063b4 <USBH_Process+0x304>
    break;
 80063aa:	bf00      	nop
 80063ac:	e002      	b.n	80063b4 <USBH_Process+0x304>
    break;
 80063ae:	bf00      	nop
 80063b0:	e000      	b.n	80063b4 <USBH_Process+0x304>
    break;
 80063b2:	bf00      	nop
  }
 return USBH_OK;
 80063b4:	2300      	movs	r3, #0
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3710      	adds	r7, #16
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
 80063be:	bf00      	nop

080063c0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b088      	sub	sp, #32
 80063c4:	af04      	add	r7, sp, #16
 80063c6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80063c8:	2301      	movs	r3, #1
 80063ca:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	785b      	ldrb	r3, [r3, #1]
 80063d0:	2b07      	cmp	r3, #7
 80063d2:	f200 80f8 	bhi.w	80065c6 <USBH_HandleEnum+0x206>
 80063d6:	a201      	add	r2, pc, #4	; (adr r2, 80063dc <USBH_HandleEnum+0x1c>)
 80063d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063dc:	080063fd 	.word	0x080063fd
 80063e0:	0800646f 	.word	0x0800646f
 80063e4:	08006487 	.word	0x08006487
 80063e8:	080064fd 	.word	0x080064fd
 80063ec:	08006513 	.word	0x08006513
 80063f0:	0800652f 	.word	0x0800652f
 80063f4:	08006563 	.word	0x08006563
 80063f8:	08006597 	.word	0x08006597
  {
  case ENUM_IDLE:
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 80063fc:	2108      	movs	r1, #8
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f000 f9ad 	bl	800675e <USBH_Get_DevDesc>
 8006404:	4603      	mov	r3, r0
 8006406:	2b00      	cmp	r3, #0
 8006408:	f040 80df 	bne.w	80065ca <USBH_HandleEnum+0x20a>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f893 2329 	ldrb.w	r2, [r3, #809]	; 0x329
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2201      	movs	r2, #1
 800641a:	705a      	strb	r2, [r3, #1]

      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	7919      	ldrb	r1, [r3, #4]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800642c:	687a      	ldr	r2, [r7, #4]
 800642e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8006430:	b292      	uxth	r2, r2
 8006432:	9202      	str	r2, [sp, #8]
 8006434:	2200      	movs	r2, #0
 8006436:	9201      	str	r2, [sp, #4]
 8006438:	9300      	str	r3, [sp, #0]
 800643a:	4603      	mov	r3, r0
 800643c:	2280      	movs	r2, #128	; 0x80
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 fed8 	bl	80071f4 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	7959      	ldrb	r1, [r3, #5]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8006454:	687a      	ldr	r2, [r7, #4]
 8006456:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8006458:	b292      	uxth	r2, r2
 800645a:	9202      	str	r2, [sp, #8]
 800645c:	2200      	movs	r2, #0
 800645e:	9201      	str	r2, [sp, #4]
 8006460:	9300      	str	r3, [sp, #0]
 8006462:	4603      	mov	r3, r0
 8006464:	2200      	movs	r2, #0
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 fec4 	bl	80071f4 <USBH_OpenPipe>

    }
    break;
 800646c:	e0ad      	b.n	80065ca <USBH_HandleEnum+0x20a>

  case ENUM_GET_FULL_DEV_DESC:
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 800646e:	2112      	movs	r1, #18
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f000 f974 	bl	800675e <USBH_Get_DevDesc>
 8006476:	4603      	mov	r3, r0
 8006478:	2b00      	cmp	r3, #0
 800647a:	f040 80a8 	bne.w	80065ce <USBH_HandleEnum+0x20e>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );

      phost->EnumState = ENUM_SET_ADDR;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2202      	movs	r2, #2
 8006482:	705a      	strb	r2, [r3, #1]

    }
    break;
 8006484:	e0a3      	b.n	80065ce <USBH_HandleEnum+0x20e>

  case ENUM_SET_ADDR:
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 8006486:	2101      	movs	r1, #1
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f000 fa14 	bl	80068b6 <USBH_SetAddress>
 800648e:	4603      	mov	r3, r0
 8006490:	2b00      	cmp	r3, #0
 8006492:	f040 809e 	bne.w	80065d2 <USBH_HandleEnum+0x212>
    {
      USBH_Delay(2U);
 8006496:	2002      	movs	r0, #2
 8006498:	f002 f81f 	bl	80084da <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2201      	movs	r2, #1
 80064a0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2203      	movs	r2, #3
 80064a8:	705a      	strb	r2, [r3, #1]

      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	7919      	ldrb	r1, [r3, #4]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 80064ba:	687a      	ldr	r2, [r7, #4]
 80064bc:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 80064be:	b292      	uxth	r2, r2
 80064c0:	9202      	str	r2, [sp, #8]
 80064c2:	2200      	movs	r2, #0
 80064c4:	9201      	str	r2, [sp, #4]
 80064c6:	9300      	str	r3, [sp, #0]
 80064c8:	4603      	mov	r3, r0
 80064ca:	2280      	movs	r2, #128	; 0x80
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	f000 fe91 	bl	80071f4 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	7959      	ldrb	r1, [r3, #5]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 80064e2:	687a      	ldr	r2, [r7, #4]
 80064e4:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 80064e6:	b292      	uxth	r2, r2
 80064e8:	9202      	str	r2, [sp, #8]
 80064ea:	2200      	movs	r2, #0
 80064ec:	9201      	str	r2, [sp, #4]
 80064ee:	9300      	str	r3, [sp, #0]
 80064f0:	4603      	mov	r3, r0
 80064f2:	2200      	movs	r2, #0
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	f000 fe7d 	bl	80071f4 <USBH_OpenPipe>
    }
    break;
 80064fa:	e06a      	b.n	80065d2 <USBH_HandleEnum+0x212>

  case ENUM_GET_CFG_DESC:
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost,
 80064fc:	2109      	movs	r1, #9
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f000 f955 	bl	80067ae <USBH_Get_CfgDesc>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d165      	bne.n	80065d6 <USBH_HandleEnum+0x216>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2204      	movs	r2, #4
 800650e:	705a      	strb	r2, [r3, #1]
    }
    break;
 8006510:	e061      	b.n	80065d6 <USBH_HandleEnum+0x216>

  case ENUM_GET_FULL_CFG_DESC:
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost,
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f8b3 3336 	ldrh.w	r3, [r3, #822]	; 0x336
 8006518:	4619      	mov	r1, r3
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f000 f947 	bl	80067ae <USBH_Get_CfgDesc>
 8006520:	4603      	mov	r3, r0
 8006522:	2b00      	cmp	r3, #0
 8006524:	d159      	bne.n	80065da <USBH_HandleEnum+0x21a>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2205      	movs	r2, #5
 800652a:	705a      	strb	r2, [r3, #1]
    }
    break;
 800652c:	e055      	b.n	80065da <USBH_HandleEnum+0x21a>

  case ENUM_GET_MFC_STRING_DESC:
    if (phost->device.DevDesc.iManufacturer != 0U)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8006534:	2b00      	cmp	r3, #0
 8006536:	d010      	beq.n	800655a <USBH_HandleEnum+0x19a>
    { /* Check that Manufacturer String is available */

      if ( USBH_Get_StringDesc(phost,
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iManufacturer,
                               phost->device.Data,
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8006544:	23ff      	movs	r3, #255	; 0xff
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f000 f955 	bl	80067f6 <USBH_Get_StringDesc>
 800654c:	4603      	mov	r3, r0
 800654e:	2b00      	cmp	r3, #0
 8006550:	d145      	bne.n	80065de <USBH_HandleEnum+0x21e>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)(void*)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2206      	movs	r2, #6
 8006556:	705a      	strb	r2, [r3, #1]
#else
     (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8006558:	e041      	b.n	80065de <USBH_HandleEnum+0x21e>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2206      	movs	r2, #6
 800655e:	705a      	strb	r2, [r3, #1]
    break;
 8006560:	e03d      	b.n	80065de <USBH_HandleEnum+0x21e>

  case ENUM_GET_PRODUCT_STRING_DESC:
    if (phost->device.DevDesc.iProduct != 0U)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 8006568:	2b00      	cmp	r3, #0
 800656a:	d010      	beq.n	800658e <USBH_HandleEnum+0x1ce>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f893 1331 	ldrb.w	r1, [r3, #817]	; 0x331
                               phost->device.DevDesc.iProduct,
                               phost->device.Data,
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8006578:	23ff      	movs	r3, #255	; 0xff
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f000 f93b 	bl	80067f6 <USBH_Get_StringDesc>
 8006580:	4603      	mov	r3, r0
 8006582:	2b00      	cmp	r3, #0
 8006584:	d12d      	bne.n	80065e2 <USBH_HandleEnum+0x222>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)(void *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2207      	movs	r2, #7
 800658a:	705a      	strb	r2, [r3, #1]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800658c:	e029      	b.n	80065e2 <USBH_HandleEnum+0x222>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2207      	movs	r2, #7
 8006592:	705a      	strb	r2, [r3, #1]
    break;
 8006594:	e025      	b.n	80065e2 <USBH_HandleEnum+0x222>

  case ENUM_GET_SERIALNUM_STRING_DESC:
    if (phost->device.DevDesc.iSerialNumber != 0U)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f893 3332 	ldrb.w	r3, [r3, #818]	; 0x332
 800659c:	2b00      	cmp	r3, #0
 800659e:	d00f      	beq.n	80065c0 <USBH_HandleEnum+0x200>
    { /* Check that Serial number string is available */
      if ( USBH_Get_StringDesc(phost,
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f893 1332 	ldrb.w	r1, [r3, #818]	; 0x332
                               phost->device.DevDesc.iSerialNumber,
                               phost->device.Data,
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 80065ac:	23ff      	movs	r3, #255	; 0xff
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f000 f921 	bl	80067f6 <USBH_Get_StringDesc>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d115      	bne.n	80065e6 <USBH_HandleEnum+0x226>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)(void*)phost->device.Data);
        Status = USBH_OK;
 80065ba:	2300      	movs	r3, #0
 80065bc:	73fb      	strb	r3, [r7, #15]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 80065be:	e012      	b.n	80065e6 <USBH_HandleEnum+0x226>
      Status = USBH_OK;
 80065c0:	2300      	movs	r3, #0
 80065c2:	73fb      	strb	r3, [r7, #15]
    break;
 80065c4:	e00f      	b.n	80065e6 <USBH_HandleEnum+0x226>

  default:
    break;
 80065c6:	bf00      	nop
 80065c8:	e00e      	b.n	80065e8 <USBH_HandleEnum+0x228>
    break;
 80065ca:	bf00      	nop
 80065cc:	e00c      	b.n	80065e8 <USBH_HandleEnum+0x228>
    break;
 80065ce:	bf00      	nop
 80065d0:	e00a      	b.n	80065e8 <USBH_HandleEnum+0x228>
    break;
 80065d2:	bf00      	nop
 80065d4:	e008      	b.n	80065e8 <USBH_HandleEnum+0x228>
    break;
 80065d6:	bf00      	nop
 80065d8:	e006      	b.n	80065e8 <USBH_HandleEnum+0x228>
    break;
 80065da:	bf00      	nop
 80065dc:	e004      	b.n	80065e8 <USBH_HandleEnum+0x228>
    break;
 80065de:	bf00      	nop
 80065e0:	e002      	b.n	80065e8 <USBH_HandleEnum+0x228>
    break;
 80065e2:	bf00      	nop
 80065e4:	e000      	b.n	80065e8 <USBH_HandleEnum+0x228>
    break;
 80065e6:	bf00      	nop
  }
  return Status;
 80065e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3710      	adds	r7, #16
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
 80065f2:	bf00      	nop

080065f4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	683a      	ldr	r2, [r7, #0]
 8006602:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 8006606:	bf00      	nop
 8006608:	370c      	adds	r7, #12
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr

08006612 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 8006612:	b580      	push	{r7, lr}
 8006614:	b082      	sub	sp, #8
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8006620:	1c5a      	adds	r2, r3, #1
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 f804 	bl	8006636 <USBH_HandleSof>
}
 800662e:	bf00      	nop
 8006630:	3708      	adds	r7, #8
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}

08006636 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 8006636:	b580      	push	{r7, lr}
 8006638:	b082      	sub	sp, #8
 800663a:	af00      	add	r7, sp, #0
 800663c:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	781b      	ldrb	r3, [r3, #0]
 8006642:	b2db      	uxtb	r3, r3
 8006644:	2b0b      	cmp	r3, #11
 8006646:	d10a      	bne.n	800665e <USBH_HandleSof+0x28>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800664e:	2b00      	cmp	r3, #0
 8006650:	d005      	beq.n	800665e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006658:	699b      	ldr	r3, [r3, #24]
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	4798      	blx	r3
  }
}
 800665e:	bf00      	nop
 8006660:	3708      	adds	r7, #8
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}

08006666 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 8006666:	b480      	push	{r7}
 8006668:	b083      	sub	sp, #12
 800666a:	af00      	add	r7, sp, #0
 800666c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2201      	movs	r2, #1
 8006672:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8006676:	bf00      	nop
}
 8006678:	370c      	adds	r7, #12
 800667a:	46bd      	mov	sp, r7
 800667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006680:	4770      	bx	lr

08006682 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 8006682:	b480      	push	{r7}
 8006684:	b083      	sub	sp, #12
 8006686:	af00      	add	r7, sp, #0
 8006688:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2200      	movs	r2, #0
 800668e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8006692:	bf00      	nop
}
 8006694:	370c      	adds	r7, #12
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr

0800669e <USBH_IsPortEnabled>:
  *         Is Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
 800669e:	b480      	push	{r7}
 80066a0:	b083      	sub	sp, #12
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
  return(phost->device.PortEnabled);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	370c      	adds	r7, #12
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr

080066b8 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b082      	sub	sp, #8
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	781b      	ldrb	r3, [r3, #0]
 80066c4:	b2db      	uxtb	r3, r3
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d10f      	bne.n	80066ea <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2201      	movs	r2, #1
 80066ce:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d00e      	beq.n	80066fa <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80066e2:	2104      	movs	r1, #4
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	4798      	blx	r3
 80066e8:	e007      	b.n	80066fa <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d102      	bne.n	80066fa <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2202      	movs	r2, #2
 80066f8:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 80066fa:	2300      	movs	r3, #0
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3708      	adds	r7, #8
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}

08006704 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b082      	sub	sp, #8
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f001 fd9a 	bl	8008246 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	791b      	ldrb	r3, [r3, #4]
 8006716:	4619      	mov	r1, r3
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f000 fdb8 	bl	800728e <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	795b      	ldrb	r3, [r3, #5]
 8006722:	4619      	mov	r1, r3
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f000 fdb2 	bl	800728e <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2200      	movs	r2, #0
 800672e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006738:	2b00      	cmp	r3, #0
 800673a:	d005      	beq.n	8006748 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006742:	2105      	movs	r1, #5
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f001 fd61 	bl	8008210 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2203      	movs	r2, #3
 8006752:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8006754:	2300      	movs	r3, #0
}
 8006756:	4618      	mov	r0, r3
 8006758:	3708      	adds	r7, #8
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}

0800675e <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800675e:	b580      	push	{r7, lr}
 8006760:	b086      	sub	sp, #24
 8006762:	af02      	add	r7, sp, #8
 8006764:	6078      	str	r0, [r7, #4]
 8006766:	460b      	mov	r3, r1
 8006768:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_DEVICE,
                                  phost->device.Data,
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 8006770:	78fb      	ldrb	r3, [r7, #3]
 8006772:	b29b      	uxth	r3, r3
 8006774:	9300      	str	r3, [sp, #0]
 8006776:	4613      	mov	r3, r2
 8006778:	f44f 7280 	mov.w	r2, #256	; 0x100
 800677c:	2100      	movs	r1, #0
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f000 f864 	bl	800684c <USBH_GetDescriptor>
 8006784:	4603      	mov	r3, r0
 8006786:	73fb      	strb	r3, [r7, #15]
 8006788:	7bfb      	ldrb	r3, [r7, #15]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d10a      	bne.n	80067a4 <USBH_Get_DevDesc+0x46>
                                  (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f203 3022 	addw	r0, r3, #802	; 0x322
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800679a:	78fa      	ldrb	r2, [r7, #3]
 800679c:	b292      	uxth	r2, r2
 800679e:	4619      	mov	r1, r3
 80067a0:	f000 f918 	bl	80069d4 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }
  return status;
 80067a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3710      	adds	r7, #16
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}

080067ae <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                             uint16_t length)

{
 80067ae:	b580      	push	{r7, lr}
 80067b0:	b086      	sub	sp, #24
 80067b2:	af02      	add	r7, sp, #8
 80067b4:	6078      	str	r0, [r7, #4]
 80067b6:	460b      	mov	r3, r1
 80067b8:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	331c      	adds	r3, #28
 80067be:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif
  if((status = USBH_GetDescriptor(phost,
 80067c0:	887b      	ldrh	r3, [r7, #2]
 80067c2:	9300      	str	r3, [sp, #0]
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80067ca:	2100      	movs	r1, #0
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f000 f83d 	bl	800684c <USBH_GetDescriptor>
 80067d2:	4603      	mov	r3, r0
 80067d4:	72fb      	strb	r3, [r7, #11]
 80067d6:	7afb      	ldrb	r3, [r7, #11]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d107      	bne.n	80067ec <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {

    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f503 734d 	add.w	r3, r3, #820	; 0x334
 80067e2:	887a      	ldrh	r2, [r7, #2]
 80067e4:	68f9      	ldr	r1, [r7, #12]
 80067e6:	4618      	mov	r0, r3
 80067e8:	f000 f964 	bl	8006ab4 <USBH_ParseCfgDesc>
                       pData,
                       length);

  }
  return status;
 80067ec:	7afb      	ldrb	r3, [r7, #11]
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3710      	adds	r7, #16
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}

080067f6 <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index,
                                uint8_t *buff,
                                uint16_t length)
{
 80067f6:	b580      	push	{r7, lr}
 80067f8:	b088      	sub	sp, #32
 80067fa:	af02      	add	r7, sp, #8
 80067fc:	60f8      	str	r0, [r7, #12]
 80067fe:	607a      	str	r2, [r7, #4]
 8006800:	461a      	mov	r2, r3
 8006802:	460b      	mov	r3, r1
 8006804:	72fb      	strb	r3, [r7, #11]
 8006806:	4613      	mov	r3, r2
 8006808:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 800680a:	7afb      	ldrb	r3, [r7, #11]
 800680c:	b29b      	uxth	r3, r3
 800680e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006812:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_STRING | string_index,
                                  phost->device.Data,
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800681a:	893b      	ldrh	r3, [r7, #8]
 800681c:	9300      	str	r3, [sp, #0]
 800681e:	460b      	mov	r3, r1
 8006820:	2100      	movs	r1, #0
 8006822:	68f8      	ldr	r0, [r7, #12]
 8006824:	f000 f812 	bl	800684c <USBH_GetDescriptor>
 8006828:	4603      	mov	r3, r0
 800682a:	75fb      	strb	r3, [r7, #23]
 800682c:	7dfb      	ldrb	r3, [r7, #23]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d107      	bne.n	8006842 <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006838:	893a      	ldrh	r2, [r7, #8]
 800683a:	6879      	ldr	r1, [r7, #4]
 800683c:	4618      	mov	r0, r3
 800683e:	f000 fa37 	bl	8006cb0 <USBH_ParseStringDesc>
  }
  return status;
 8006842:	7dfb      	ldrb	r3, [r7, #23]
}
 8006844:	4618      	mov	r0, r3
 8006846:	3718      	adds	r7, #24
 8006848:	46bd      	mov	sp, r7
 800684a:	bd80      	pop	{r7, pc}

0800684c <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                               uint8_t  req_type,
                               uint16_t value_idx,
                               uint8_t* buff,
                               uint16_t length)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b084      	sub	sp, #16
 8006850:	af00      	add	r7, sp, #0
 8006852:	60f8      	str	r0, [r7, #12]
 8006854:	607b      	str	r3, [r7, #4]
 8006856:	460b      	mov	r3, r1
 8006858:	72fb      	strb	r3, [r7, #11]
 800685a:	4613      	mov	r3, r2
 800685c:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	789b      	ldrb	r3, [r3, #2]
 8006862:	2b01      	cmp	r3, #1
 8006864:	d11c      	bne.n	80068a0 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8006866:	7afb      	ldrb	r3, [r7, #11]
 8006868:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800686c:	b2da      	uxtb	r2, r3
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	2206      	movs	r2, #6
 8006876:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	893a      	ldrh	r2, [r7, #8]
 800687c:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800687e:	893b      	ldrh	r3, [r7, #8]
 8006880:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006884:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006888:	d104      	bne.n	8006894 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	f240 4209 	movw	r2, #1033	; 0x409
 8006890:	829a      	strh	r2, [r3, #20]
 8006892:	e002      	b.n	800689a <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2200      	movs	r2, #0
 8006898:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	8b3a      	ldrh	r2, [r7, #24]
 800689e:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff, length);
 80068a0:	8b3b      	ldrh	r3, [r7, #24]
 80068a2:	461a      	mov	r2, r3
 80068a4:	6879      	ldr	r1, [r7, #4]
 80068a6:	68f8      	ldr	r0, [r7, #12]
 80068a8:	f000 fa50 	bl	8006d4c <USBH_CtlReq>
 80068ac:	4603      	mov	r3, r0
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3710      	adds	r7, #16
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}

080068b6 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80068b6:	b580      	push	{r7, lr}
 80068b8:	b082      	sub	sp, #8
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	6078      	str	r0, [r7, #4]
 80068be:	460b      	mov	r3, r1
 80068c0:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	789b      	ldrb	r3, [r3, #2]
 80068c6:	2b01      	cmp	r3, #1
 80068c8:	d10f      	bne.n	80068ea <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2200      	movs	r2, #0
 80068ce:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2205      	movs	r2, #5
 80068d4:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80068d6:	78fb      	ldrb	r3, [r7, #3]
 80068d8:	b29a      	uxth	r2, r3
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2200      	movs	r2, #0
 80068e2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 80068ea:	2200      	movs	r2, #0
 80068ec:	2100      	movs	r1, #0
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f000 fa2c 	bl	8006d4c <USBH_CtlReq>
 80068f4:	4603      	mov	r3, r0
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3708      	adds	r7, #8
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}

080068fe <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80068fe:	b580      	push	{r7, lr}
 8006900:	b082      	sub	sp, #8
 8006902:	af00      	add	r7, sp, #0
 8006904:	6078      	str	r0, [r7, #4]
 8006906:	460b      	mov	r3, r1
 8006908:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	789b      	ldrb	r3, [r3, #2]
 800690e:	2b01      	cmp	r3, #1
 8006910:	d10e      	bne.n	8006930 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2200      	movs	r2, #0
 8006916:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2209      	movs	r2, #9
 800691c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	887a      	ldrh	r2, [r7, #2]
 8006922:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U , 0U);
 8006930:	2200      	movs	r2, #0
 8006932:	2100      	movs	r1, #0
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f000 fa09 	bl	8006d4c <USBH_CtlReq>
 800693a:	4603      	mov	r3, r0
}
 800693c:	4618      	mov	r0, r3
 800693e:	3708      	adds	r7, #8
 8006940:	46bd      	mov	sp, r7
 8006942:	bd80      	pop	{r7, pc}

08006944 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b082      	sub	sp, #8
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
 800694c:	460b      	mov	r3, r1
 800694e:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	789b      	ldrb	r3, [r3, #2]
 8006954:	2b01      	cmp	r3, #1
 8006956:	d10f      	bne.n	8006978 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2200      	movs	r2, #0
 800695c:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2203      	movs	r2, #3
 8006962:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8006964:	78fb      	ldrb	r3, [r7, #3]
 8006966:	b29a      	uxth	r2, r3
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2200      	movs	r2, #0
 8006970:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8006978:	2200      	movs	r2, #0
 800697a:	2100      	movs	r1, #0
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f000 f9e5 	bl	8006d4c <USBH_CtlReq>
 8006982:	4603      	mov	r3, r0
}
 8006984:	4618      	mov	r0, r3
 8006986:	3708      	adds	r7, #8
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}

0800698c <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b082      	sub	sp, #8
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
 8006994:	460b      	mov	r3, r1
 8006996:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	789b      	ldrb	r3, [r3, #2]
 800699c:	2b01      	cmp	r3, #1
 800699e:	d10f      	bne.n	80069c0 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2202      	movs	r2, #2
 80069a4:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2201      	movs	r2, #1
 80069aa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80069b2:	78fb      	ldrb	r3, [r7, #3]
 80069b4:	b29a      	uxth	r2, r3
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2200      	movs	r2, #0
 80069be:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 80069c0:	2200      	movs	r2, #0
 80069c2:	2100      	movs	r1, #0
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f000 f9c1 	bl	8006d4c <USBH_CtlReq>
 80069ca:	4603      	mov	r3, r0
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3708      	adds	r7, #8
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}

080069d4 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b085      	sub	sp, #20
 80069d8:	af00      	add	r7, sp, #0
 80069da:	60f8      	str	r0, [r7, #12]
 80069dc:	60b9      	str	r1, [r7, #8]
 80069de:	4613      	mov	r3, r2
 80069e0:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	781a      	ldrb	r2, [r3, #0]
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	785a      	ldrb	r2, [r3, #1]
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	3302      	adds	r3, #2
 80069f6:	781b      	ldrb	r3, [r3, #0]
 80069f8:	b29a      	uxth	r2, r3
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	3303      	adds	r3, #3
 80069fe:	781b      	ldrb	r3, [r3, #0]
 8006a00:	b29b      	uxth	r3, r3
 8006a02:	021b      	lsls	r3, r3, #8
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	4313      	orrs	r3, r2
 8006a08:	b29a      	uxth	r2, r3
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	791a      	ldrb	r2, [r3, #4]
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	795a      	ldrb	r2, [r3, #5]
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	799a      	ldrb	r2, [r3, #6]
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	79da      	ldrb	r2, [r3, #7]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8006a2e:	88fb      	ldrh	r3, [r7, #6]
 8006a30:	2b08      	cmp	r3, #8
 8006a32:	d939      	bls.n	8006aa8 <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	3308      	adds	r3, #8
 8006a38:	781b      	ldrb	r3, [r3, #0]
 8006a3a:	b29a      	uxth	r2, r3
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	3309      	adds	r3, #9
 8006a40:	781b      	ldrb	r3, [r3, #0]
 8006a42:	b29b      	uxth	r3, r3
 8006a44:	021b      	lsls	r3, r3, #8
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	4313      	orrs	r3, r2
 8006a4a:	b29a      	uxth	r2, r3
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	330a      	adds	r3, #10
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	b29a      	uxth	r2, r3
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	330b      	adds	r3, #11
 8006a5c:	781b      	ldrb	r3, [r3, #0]
 8006a5e:	b29b      	uxth	r3, r3
 8006a60:	021b      	lsls	r3, r3, #8
 8006a62:	b29b      	uxth	r3, r3
 8006a64:	4313      	orrs	r3, r2
 8006a66:	b29a      	uxth	r2, r3
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	330c      	adds	r3, #12
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	b29a      	uxth	r2, r3
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	330d      	adds	r3, #13
 8006a78:	781b      	ldrb	r3, [r3, #0]
 8006a7a:	b29b      	uxth	r3, r3
 8006a7c:	021b      	lsls	r3, r3, #8
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	4313      	orrs	r3, r2
 8006a82:	b29a      	uxth	r2, r3
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	7b9a      	ldrb	r2, [r3, #14]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	7bda      	ldrb	r2, [r3, #15]
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	7c1a      	ldrb	r2, [r3, #16]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	7c5a      	ldrb	r2, [r3, #17]
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	745a      	strb	r2, [r3, #17]
  }
}
 8006aa8:	bf00      	nop
 8006aaa:	3714      	adds	r7, #20
 8006aac:	46bd      	mov	sp, r7
 8006aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab2:	4770      	bx	lr

08006ab4 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc, uint8_t *buf,
                               uint16_t length)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b08a      	sub	sp, #40	; 0x28
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	60f8      	str	r0, [r7, #12]
 8006abc:	60b9      	str	r1, [r7, #8]
 8006abe:	4613      	mov	r3, r2
 8006ac0:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8006acc:	2300      	movs	r3, #0
 8006ace:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	781a      	ldrb	r2, [r3, #0]
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	785a      	ldrb	r2, [r3, #1]
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	3302      	adds	r3, #2
 8006aea:	781b      	ldrb	r3, [r3, #0]
 8006aec:	b29a      	uxth	r2, r3
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	3303      	adds	r3, #3
 8006af2:	781b      	ldrb	r3, [r3, #0]
 8006af4:	b29b      	uxth	r3, r3
 8006af6:	021b      	lsls	r3, r3, #8
 8006af8:	b29b      	uxth	r3, r3
 8006afa:	4313      	orrs	r3, r2
 8006afc:	b29a      	uxth	r2, r3
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	791a      	ldrb	r2, [r3, #4]
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	795a      	ldrb	r2, [r3, #5]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	799a      	ldrb	r2, [r3, #6]
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	79da      	ldrb	r2, [r3, #7]
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	7a1a      	ldrb	r2, [r3, #8]
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	721a      	strb	r2, [r3, #8]


  if (length > USB_CONFIGURATION_DESC_SIZE)
 8006b2a:	88fb      	ldrh	r3, [r7, #6]
 8006b2c:	2b09      	cmp	r3, #9
 8006b2e:	d95f      	bls.n	8006bf0 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8006b30:	2309      	movs	r3, #9
 8006b32:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8006b34:	2300      	movs	r3, #0
 8006b36:	61fb      	str	r3, [r7, #28]


    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006b38:	e051      	b.n	8006bde <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006b3a:	f107 0316 	add.w	r3, r7, #22
 8006b3e:	4619      	mov	r1, r3
 8006b40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006b42:	f000 f8e8 	bl	8006d16 <USBH_GetNextDesc>
 8006b46:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8006b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b4a:	785b      	ldrb	r3, [r3, #1]
 8006b4c:	2b04      	cmp	r3, #4
 8006b4e:	d146      	bne.n	8006bde <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8006b50:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006b54:	221a      	movs	r2, #26
 8006b56:	fb02 f303 	mul.w	r3, r2, r3
 8006b5a:	3308      	adds	r3, #8
 8006b5c:	68fa      	ldr	r2, [r7, #12]
 8006b5e:	4413      	add	r3, r2
 8006b60:	3302      	adds	r3, #2
 8006b62:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 8006b64:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006b66:	69f8      	ldr	r0, [r7, #28]
 8006b68:	f000 f846 	bl	8006bf8 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8006b72:	2300      	movs	r3, #0
 8006b74:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006b76:	e022      	b.n	8006bbe <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 8006b78:	f107 0316 	add.w	r3, r7, #22
 8006b7c:	4619      	mov	r1, r3
 8006b7e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006b80:	f000 f8c9 	bl	8006d16 <USBH_GetNextDesc>
 8006b84:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8006b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b88:	785b      	ldrb	r3, [r3, #1]
 8006b8a:	2b05      	cmp	r3, #5
 8006b8c:	d117      	bne.n	8006bbe <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006b8e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006b92:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006b96:	3201      	adds	r2, #1
 8006b98:	00d2      	lsls	r2, r2, #3
 8006b9a:	211a      	movs	r1, #26
 8006b9c:	fb01 f303 	mul.w	r3, r1, r3
 8006ba0:	4413      	add	r3, r2
 8006ba2:	3308      	adds	r3, #8
 8006ba4:	68fa      	ldr	r2, [r7, #12]
 8006ba6:	4413      	add	r3, r2
 8006ba8:	3304      	adds	r3, #4
 8006baa:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 8006bac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006bae:	69b8      	ldr	r0, [r7, #24]
 8006bb0:	f000 f851 	bl	8006c56 <USBH_ParseEPDesc>
            ep_ix++;
 8006bb4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8006bb8:	3301      	adds	r3, #1
 8006bba:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006bbe:	69fb      	ldr	r3, [r7, #28]
 8006bc0:	791b      	ldrb	r3, [r3, #4]
 8006bc2:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006bc6:	429a      	cmp	r2, r3
 8006bc8:	d204      	bcs.n	8006bd4 <USBH_ParseCfgDesc+0x120>
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	885a      	ldrh	r2, [r3, #2]
 8006bce:	8afb      	ldrh	r3, [r7, #22]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d8d1      	bhi.n	8006b78 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8006bd4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006bd8:	3301      	adds	r3, #1
 8006bda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006bde:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d804      	bhi.n	8006bf0 <USBH_ParseCfgDesc+0x13c>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	885a      	ldrh	r2, [r3, #2]
 8006bea:	8afb      	ldrh	r3, [r7, #22]
 8006bec:	429a      	cmp	r2, r3
 8006bee:	d8a4      	bhi.n	8006b3a <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8006bf0:	bf00      	nop
 8006bf2:	3728      	adds	r7, #40	; 0x28
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}

08006bf8 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b083      	sub	sp, #12
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	781a      	ldrb	r2, [r3, #0]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	785a      	ldrb	r2, [r3, #1]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	789a      	ldrb	r2, [r3, #2]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	78da      	ldrb	r2, [r3, #3]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	791a      	ldrb	r2, [r3, #4]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	795a      	ldrb	r2, [r3, #5]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	799a      	ldrb	r2, [r3, #6]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	79da      	ldrb	r2, [r3, #7]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	7a1a      	ldrb	r2, [r3, #8]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	721a      	strb	r2, [r3, #8]
}
 8006c4a:	bf00      	nop
 8006c4c:	370c      	adds	r7, #12
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr

08006c56 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{
 8006c56:	b480      	push	{r7}
 8006c58:	b083      	sub	sp, #12
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	6078      	str	r0, [r7, #4]
 8006c5e:	6039      	str	r1, [r7, #0]

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	781a      	ldrb	r2, [r3, #0]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	785a      	ldrb	r2, [r3, #1]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	789a      	ldrb	r2, [r3, #2]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	78da      	ldrb	r2, [r3, #3]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	3304      	adds	r3, #4
 8006c84:	781b      	ldrb	r3, [r3, #0]
 8006c86:	b29a      	uxth	r2, r3
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	3305      	adds	r3, #5
 8006c8c:	781b      	ldrb	r3, [r3, #0]
 8006c8e:	b29b      	uxth	r3, r3
 8006c90:	021b      	lsls	r3, r3, #8
 8006c92:	b29b      	uxth	r3, r3
 8006c94:	4313      	orrs	r3, r2
 8006c96:	b29a      	uxth	r2, r3
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	799a      	ldrb	r2, [r3, #6]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	719a      	strb	r2, [r3, #6]
}
 8006ca4:	bf00      	nop
 8006ca6:	370c      	adds	r7, #12
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cae:	4770      	bx	lr

08006cb0 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b087      	sub	sp, #28
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	60f8      	str	r0, [r7, #12]
 8006cb8:	60b9      	str	r1, [r7, #8]
 8006cba:	4613      	mov	r3, r2
 8006cbc:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	3301      	adds	r3, #1
 8006cc2:	781b      	ldrb	r3, [r3, #0]
 8006cc4:	2b03      	cmp	r3, #3
 8006cc6:	d120      	bne.n	8006d0a <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	1e9a      	subs	r2, r3, #2
 8006cce:	88fb      	ldrh	r3, [r7, #6]
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	bf28      	it	cs
 8006cd4:	4613      	movcs	r3, r2
 8006cd6:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	3302      	adds	r3, #2
 8006cdc:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8006cde:	2300      	movs	r3, #0
 8006ce0:	82fb      	strh	r3, [r7, #22]
 8006ce2:	e00b      	b.n	8006cfc <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8006ce4:	8afb      	ldrh	r3, [r7, #22]
 8006ce6:	68fa      	ldr	r2, [r7, #12]
 8006ce8:	4413      	add	r3, r2
 8006cea:	781a      	ldrb	r2, [r3, #0]
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	701a      	strb	r2, [r3, #0]
      pdest++;
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	3301      	adds	r3, #1
 8006cf4:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8006cf6:	8afb      	ldrh	r3, [r7, #22]
 8006cf8:	3302      	adds	r3, #2
 8006cfa:	82fb      	strh	r3, [r7, #22]
 8006cfc:	8afa      	ldrh	r2, [r7, #22]
 8006cfe:	8abb      	ldrh	r3, [r7, #20]
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d3ef      	bcc.n	8006ce4 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	2200      	movs	r2, #0
 8006d08:	701a      	strb	r2, [r3, #0]
  }
}
 8006d0a:	bf00      	nop
 8006d0c:	371c      	adds	r7, #28
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr

08006d16 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 8006d16:	b480      	push	{r7}
 8006d18:	b085      	sub	sp, #20
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
 8006d1e:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	881a      	ldrh	r2, [r3, #0]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	781b      	ldrb	r3, [r3, #0]
 8006d28:	b29b      	uxth	r3, r3
 8006d2a:	4413      	add	r3, r2
 8006d2c:	b29a      	uxth	r2, r3
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	4413      	add	r3, r2
 8006d3c:	60fb      	str	r3, [r7, #12]

  return(pnext);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	3714      	adds	r7, #20
 8006d44:	46bd      	mov	sp, r7
 8006d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4a:	4770      	bx	lr

08006d4c <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b086      	sub	sp, #24
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	60f8      	str	r0, [r7, #12]
 8006d54:	60b9      	str	r1, [r7, #8]
 8006d56:	4613      	mov	r3, r2
 8006d58:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	789b      	ldrb	r3, [r3, #2]
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d002      	beq.n	8006d6c <USBH_CtlReq+0x20>
 8006d66:	2b02      	cmp	r3, #2
 8006d68:	d00f      	beq.n	8006d8a <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 8006d6a:	e034      	b.n	8006dd6 <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	68ba      	ldr	r2, [r7, #8]
 8006d70:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	88fa      	ldrh	r2, [r7, #6]
 8006d76:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2202      	movs	r2, #2
 8006d82:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 8006d84:	2301      	movs	r3, #1
 8006d86:	75fb      	strb	r3, [r7, #23]
    break;
 8006d88:	e025      	b.n	8006dd6 <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 8006d8a:	68f8      	ldr	r0, [r7, #12]
 8006d8c:	f000 f828 	bl	8006de0 <USBH_HandleControl>
 8006d90:	4603      	mov	r3, r0
 8006d92:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 8006d94:	7dfb      	ldrb	r3, [r7, #23]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d108      	bne.n	8006dac <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2200      	movs	r2, #0
 8006da4:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8006da6:	2300      	movs	r3, #0
 8006da8:	75fb      	strb	r3, [r7, #23]
    break;
 8006daa:	e013      	b.n	8006dd4 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 8006dac:	7dfb      	ldrb	r3, [r7, #23]
 8006dae:	2b03      	cmp	r3, #3
 8006db0:	d108      	bne.n	8006dc4 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	2201      	movs	r2, #1
 8006db6:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8006dbe:	2303      	movs	r3, #3
 8006dc0:	75fb      	strb	r3, [r7, #23]
    break;
 8006dc2:	e007      	b.n	8006dd4 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 8006dc4:	7dfb      	ldrb	r3, [r7, #23]
 8006dc6:	2b02      	cmp	r3, #2
 8006dc8:	d104      	bne.n	8006dd4 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2201      	movs	r2, #1
 8006dce:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 8006dd0:	2302      	movs	r3, #2
 8006dd2:	75fb      	strb	r3, [r7, #23]
    break;
 8006dd4:	bf00      	nop
  }
  return status;
 8006dd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	3718      	adds	r7, #24
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}

08006de0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b086      	sub	sp, #24
 8006de4:	af02      	add	r7, sp, #8
 8006de6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006de8:	2301      	movs	r3, #1
 8006dea:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006dec:	2300      	movs	r3, #0
 8006dee:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	7e1b      	ldrb	r3, [r3, #24]
 8006df4:	3b01      	subs	r3, #1
 8006df6:	2b0a      	cmp	r3, #10
 8006df8:	f200 814c 	bhi.w	8007094 <USBH_HandleControl+0x2b4>
 8006dfc:	a201      	add	r2, pc, #4	; (adr r2, 8006e04 <USBH_HandleControl+0x24>)
 8006dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e02:	bf00      	nop
 8006e04:	08006e31 	.word	0x08006e31
 8006e08:	08006e4b 	.word	0x08006e4b
 8006e0c:	08006eb5 	.word	0x08006eb5
 8006e10:	08006edb 	.word	0x08006edb
 8006e14:	08006f13 	.word	0x08006f13
 8006e18:	08006f3f 	.word	0x08006f3f
 8006e1c:	08006f91 	.word	0x08006f91
 8006e20:	08006fb3 	.word	0x08006fb3
 8006e24:	08006fef 	.word	0x08006fef
 8006e28:	08007017 	.word	0x08007017
 8006e2c:	08007055 	.word	0x08007055
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f103 0110 	add.w	r1, r3, #16
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	795b      	ldrb	r3, [r3, #5]
 8006e3a:	461a      	mov	r2, r3
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f000 f939 	bl	80070b4 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2202      	movs	r2, #2
 8006e46:	761a      	strb	r2, [r3, #24]
    break;
 8006e48:	e12f      	b.n	80070aa <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	795b      	ldrb	r3, [r3, #5]
 8006e4e:	4619      	mov	r1, r3
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f001 fae5 	bl	8008420 <USBH_LL_GetURBState>
 8006e56:	4603      	mov	r3, r0
 8006e58:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 8006e5a:	7bbb      	ldrb	r3, [r7, #14]
 8006e5c:	2b01      	cmp	r3, #1
 8006e5e:	d11e      	bne.n	8006e9e <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	7c1b      	ldrb	r3, [r3, #16]
 8006e64:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006e68:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	8adb      	ldrh	r3, [r3, #22]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d00a      	beq.n	8006e88 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 8006e72:	7b7b      	ldrb	r3, [r7, #13]
 8006e74:	2b80      	cmp	r3, #128	; 0x80
 8006e76:	d103      	bne.n	8006e80 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2203      	movs	r2, #3
 8006e7c:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8006e7e:	e10b      	b.n	8007098 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2205      	movs	r2, #5
 8006e84:	761a      	strb	r2, [r3, #24]
    break;
 8006e86:	e107      	b.n	8007098 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 8006e88:	7b7b      	ldrb	r3, [r7, #13]
 8006e8a:	2b80      	cmp	r3, #128	; 0x80
 8006e8c:	d103      	bne.n	8006e96 <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2209      	movs	r2, #9
 8006e92:	761a      	strb	r2, [r3, #24]
    break;
 8006e94:	e100      	b.n	8007098 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2207      	movs	r2, #7
 8006e9a:	761a      	strb	r2, [r3, #24]
    break;
 8006e9c:	e0fc      	b.n	8007098 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8006e9e:	7bbb      	ldrb	r3, [r7, #14]
 8006ea0:	2b04      	cmp	r3, #4
 8006ea2:	d003      	beq.n	8006eac <USBH_HandleControl+0xcc>
 8006ea4:	7bbb      	ldrb	r3, [r7, #14]
 8006ea6:	2b02      	cmp	r3, #2
 8006ea8:	f040 80f6 	bne.w	8007098 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	220b      	movs	r2, #11
 8006eb0:	761a      	strb	r2, [r3, #24]
    break;
 8006eb2:	e0f1      	b.n	8007098 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8006eba:	b29a      	uxth	r2, r3
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6899      	ldr	r1, [r3, #8]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	899a      	ldrh	r2, [r3, #12]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	791b      	ldrb	r3, [r3, #4]
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f000 f930 	bl	8007132 <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2204      	movs	r2, #4
 8006ed6:	761a      	strb	r2, [r3, #24]
    break;
 8006ed8:	e0e7      	b.n	80070aa <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	791b      	ldrb	r3, [r3, #4]
 8006ede:	4619      	mov	r1, r3
 8006ee0:	6878      	ldr	r0, [r7, #4]
 8006ee2:	f001 fa9d 	bl	8008420 <USBH_LL_GetURBState>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 8006eea:	7bbb      	ldrb	r3, [r7, #14]
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d102      	bne.n	8006ef6 <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2209      	movs	r2, #9
 8006ef4:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 8006ef6:	7bbb      	ldrb	r3, [r7, #14]
 8006ef8:	2b05      	cmp	r3, #5
 8006efa:	d102      	bne.n	8006f02 <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 8006efc:	2303      	movs	r3, #3
 8006efe:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8006f00:	e0cc      	b.n	800709c <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 8006f02:	7bbb      	ldrb	r3, [r7, #14]
 8006f04:	2b04      	cmp	r3, #4
 8006f06:	f040 80c9 	bne.w	800709c <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	220b      	movs	r2, #11
 8006f0e:	761a      	strb	r2, [r3, #24]
    break;
 8006f10:	e0c4      	b.n	800709c <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6899      	ldr	r1, [r3, #8]
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	899a      	ldrh	r2, [r3, #12]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	7958      	ldrb	r0, [r3, #5]
 8006f1e:	2301      	movs	r3, #1
 8006f20:	9300      	str	r3, [sp, #0]
 8006f22:	4603      	mov	r3, r0
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f000 f8df 	bl	80070e8 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8006f30:	b29a      	uxth	r2, r3
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2206      	movs	r2, #6
 8006f3a:	761a      	strb	r2, [r3, #24]
    break;
 8006f3c:	e0b5      	b.n	80070aa <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	795b      	ldrb	r3, [r3, #5]
 8006f42:	4619      	mov	r1, r3
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f001 fa6b 	bl	8008420 <USBH_LL_GetURBState>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 8006f4e:	7bbb      	ldrb	r3, [r7, #14]
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d103      	bne.n	8006f5c <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2207      	movs	r2, #7
 8006f58:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8006f5a:	e0a1      	b.n	80070a0 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 8006f5c:	7bbb      	ldrb	r3, [r7, #14]
 8006f5e:	2b05      	cmp	r3, #5
 8006f60:	d105      	bne.n	8006f6e <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	220c      	movs	r2, #12
 8006f66:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8006f68:	2303      	movs	r3, #3
 8006f6a:	73fb      	strb	r3, [r7, #15]
    break;
 8006f6c:	e098      	b.n	80070a0 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8006f6e:	7bbb      	ldrb	r3, [r7, #14]
 8006f70:	2b02      	cmp	r3, #2
 8006f72:	d103      	bne.n	8006f7c <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2205      	movs	r2, #5
 8006f78:	761a      	strb	r2, [r3, #24]
    break;
 8006f7a:	e091      	b.n	80070a0 <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 8006f7c:	7bbb      	ldrb	r3, [r7, #14]
 8006f7e:	2b04      	cmp	r3, #4
 8006f80:	f040 808e 	bne.w	80070a0 <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	220b      	movs	r2, #11
 8006f88:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 8006f8a:	2302      	movs	r3, #2
 8006f8c:	73fb      	strb	r3, [r7, #15]
    break;
 8006f8e:	e087      	b.n	80070a0 <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	791b      	ldrb	r3, [r3, #4]
 8006f94:	2200      	movs	r2, #0
 8006f96:	2100      	movs	r1, #0
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f000 f8ca 	bl	8007132 <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8006fa4:	b29a      	uxth	r2, r3
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2208      	movs	r2, #8
 8006fae:	761a      	strb	r2, [r3, #24]

    break;
 8006fb0:	e07b      	b.n	80070aa <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	791b      	ldrb	r3, [r3, #4]
 8006fb6:	4619      	mov	r1, r3
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f001 fa31 	bl	8008420 <USBH_LL_GetURBState>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 8006fc2:	7bbb      	ldrb	r3, [r7, #14]
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	d105      	bne.n	8006fd4 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	220d      	movs	r2, #13
 8006fcc:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8006fd2:	e067      	b.n	80070a4 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 8006fd4:	7bbb      	ldrb	r3, [r7, #14]
 8006fd6:	2b04      	cmp	r3, #4
 8006fd8:	d103      	bne.n	8006fe2 <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	220b      	movs	r2, #11
 8006fde:	761a      	strb	r2, [r3, #24]
    break;
 8006fe0:	e060      	b.n	80070a4 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 8006fe2:	7bbb      	ldrb	r3, [r7, #14]
 8006fe4:	2b05      	cmp	r3, #5
 8006fe6:	d15d      	bne.n	80070a4 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 8006fe8:	2303      	movs	r3, #3
 8006fea:	73fb      	strb	r3, [r7, #15]
    break;
 8006fec:	e05a      	b.n	80070a4 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	795a      	ldrb	r2, [r3, #5]
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	9300      	str	r3, [sp, #0]
 8006ff6:	4613      	mov	r3, r2
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	2100      	movs	r1, #0
 8006ffc:	6878      	ldr	r0, [r7, #4]
 8006ffe:	f000 f873 	bl	80070e8 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8007008:	b29a      	uxth	r2, r3
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	220a      	movs	r2, #10
 8007012:	761a      	strb	r2, [r3, #24]
    break;
 8007014:	e049      	b.n	80070aa <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	795b      	ldrb	r3, [r3, #5]
 800701a:	4619      	mov	r1, r3
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f001 f9ff 	bl	8008420 <USBH_LL_GetURBState>
 8007022:	4603      	mov	r3, r0
 8007024:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 8007026:	7bbb      	ldrb	r3, [r7, #14]
 8007028:	2b01      	cmp	r3, #1
 800702a:	d105      	bne.n	8007038 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 800702c:	2300      	movs	r3, #0
 800702e:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	220d      	movs	r2, #13
 8007034:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 8007036:	e037      	b.n	80070a8 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8007038:	7bbb      	ldrb	r3, [r7, #14]
 800703a:	2b02      	cmp	r3, #2
 800703c:	d103      	bne.n	8007046 <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2209      	movs	r2, #9
 8007042:	761a      	strb	r2, [r3, #24]
    break;
 8007044:	e030      	b.n	80070a8 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 8007046:	7bbb      	ldrb	r3, [r7, #14]
 8007048:	2b04      	cmp	r3, #4
 800704a:	d12d      	bne.n	80070a8 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	220b      	movs	r2, #11
 8007050:	761a      	strb	r2, [r3, #24]
    break;
 8007052:	e029      	b.n	80070a8 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	7e5b      	ldrb	r3, [r3, #25]
 8007058:	3301      	adds	r3, #1
 800705a:	b2da      	uxtb	r2, r3
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	765a      	strb	r2, [r3, #25]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	7e5b      	ldrb	r3, [r3, #25]
 8007064:	2b02      	cmp	r3, #2
 8007066:	d809      	bhi.n	800707c <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f001 f8ec 	bl	8008246 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2201      	movs	r2, #1
 8007072:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2201      	movs	r2, #1
 8007078:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800707a:	e016      	b.n	80070aa <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007082:	2106      	movs	r1, #6
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2200      	movs	r2, #0
 800708c:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 800708e:	2302      	movs	r3, #2
 8007090:	73fb      	strb	r3, [r7, #15]
    break;
 8007092:	e00a      	b.n	80070aa <USBH_HandleControl+0x2ca>

  default:
    break;
 8007094:	bf00      	nop
 8007096:	e008      	b.n	80070aa <USBH_HandleControl+0x2ca>
    break;
 8007098:	bf00      	nop
 800709a:	e006      	b.n	80070aa <USBH_HandleControl+0x2ca>
    break;
 800709c:	bf00      	nop
 800709e:	e004      	b.n	80070aa <USBH_HandleControl+0x2ca>
    break;
 80070a0:	bf00      	nop
 80070a2:	e002      	b.n	80070aa <USBH_HandleControl+0x2ca>
    break;
 80070a4:	bf00      	nop
 80070a6:	e000      	b.n	80070aa <USBH_HandleControl+0x2ca>
    break;
 80070a8:	bf00      	nop
  }
  return status;
 80070aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3710      	adds	r7, #16
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}

080070b4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b088      	sub	sp, #32
 80070b8:	af04      	add	r7, sp, #16
 80070ba:	60f8      	str	r0, [r7, #12]
 80070bc:	60b9      	str	r1, [r7, #8]
 80070be:	4613      	mov	r3, r2
 80070c0:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80070c2:	79f9      	ldrb	r1, [r7, #7]
 80070c4:	2300      	movs	r3, #0
 80070c6:	9303      	str	r3, [sp, #12]
 80070c8:	2308      	movs	r3, #8
 80070ca:	9302      	str	r3, [sp, #8]
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	9301      	str	r3, [sp, #4]
 80070d0:	2300      	movs	r3, #0
 80070d2:	9300      	str	r3, [sp, #0]
 80070d4:	2300      	movs	r3, #0
 80070d6:	2200      	movs	r2, #0
 80070d8:	68f8      	ldr	r0, [r7, #12]
 80070da:	f001 f970 	bl	80083be <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80070de:	2300      	movs	r3, #0
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	3710      	adds	r7, #16
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}

080070e8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b088      	sub	sp, #32
 80070ec:	af04      	add	r7, sp, #16
 80070ee:	60f8      	str	r0, [r7, #12]
 80070f0:	60b9      	str	r1, [r7, #8]
 80070f2:	4611      	mov	r1, r2
 80070f4:	461a      	mov	r2, r3
 80070f6:	460b      	mov	r3, r1
 80070f8:	80fb      	strh	r3, [r7, #6]
 80070fa:	4613      	mov	r3, r2
 80070fc:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007104:	2b00      	cmp	r3, #0
 8007106:	d001      	beq.n	800710c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007108:	2300      	movs	r3, #0
 800710a:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800710c:	7979      	ldrb	r1, [r7, #5]
 800710e:	7e3b      	ldrb	r3, [r7, #24]
 8007110:	9303      	str	r3, [sp, #12]
 8007112:	88fb      	ldrh	r3, [r7, #6]
 8007114:	9302      	str	r3, [sp, #8]
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	9301      	str	r3, [sp, #4]
 800711a:	2301      	movs	r3, #1
 800711c:	9300      	str	r3, [sp, #0]
 800711e:	2300      	movs	r3, #0
 8007120:	2200      	movs	r2, #0
 8007122:	68f8      	ldr	r0, [r7, #12]
 8007124:	f001 f94b 	bl	80083be <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007128:	2300      	movs	r3, #0
}
 800712a:	4618      	mov	r0, r3
 800712c:	3710      	adds	r7, #16
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}

08007132 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8007132:	b580      	push	{r7, lr}
 8007134:	b088      	sub	sp, #32
 8007136:	af04      	add	r7, sp, #16
 8007138:	60f8      	str	r0, [r7, #12]
 800713a:	60b9      	str	r1, [r7, #8]
 800713c:	4611      	mov	r1, r2
 800713e:	461a      	mov	r2, r3
 8007140:	460b      	mov	r3, r1
 8007142:	80fb      	strh	r3, [r7, #6]
 8007144:	4613      	mov	r3, r2
 8007146:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8007148:	7979      	ldrb	r1, [r7, #5]
 800714a:	2300      	movs	r3, #0
 800714c:	9303      	str	r3, [sp, #12]
 800714e:	88fb      	ldrh	r3, [r7, #6]
 8007150:	9302      	str	r3, [sp, #8]
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	9301      	str	r3, [sp, #4]
 8007156:	2301      	movs	r3, #1
 8007158:	9300      	str	r3, [sp, #0]
 800715a:	2300      	movs	r3, #0
 800715c:	2201      	movs	r2, #1
 800715e:	68f8      	ldr	r0, [r7, #12]
 8007160:	f001 f92d 	bl	80083be <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007164:	2300      	movs	r3, #0

}
 8007166:	4618      	mov	r0, r3
 8007168:	3710      	adds	r7, #16
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}

0800716e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800716e:	b580      	push	{r7, lr}
 8007170:	b088      	sub	sp, #32
 8007172:	af04      	add	r7, sp, #16
 8007174:	60f8      	str	r0, [r7, #12]
 8007176:	60b9      	str	r1, [r7, #8]
 8007178:	4611      	mov	r1, r2
 800717a:	461a      	mov	r2, r3
 800717c:	460b      	mov	r3, r1
 800717e:	80fb      	strh	r3, [r7, #6]
 8007180:	4613      	mov	r3, r2
 8007182:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800718a:	2b00      	cmp	r3, #0
 800718c:	d001      	beq.n	8007192 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800718e:	2300      	movs	r3, #0
 8007190:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8007192:	7979      	ldrb	r1, [r7, #5]
 8007194:	7e3b      	ldrb	r3, [r7, #24]
 8007196:	9303      	str	r3, [sp, #12]
 8007198:	88fb      	ldrh	r3, [r7, #6]
 800719a:	9302      	str	r3, [sp, #8]
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	9301      	str	r3, [sp, #4]
 80071a0:	2301      	movs	r3, #1
 80071a2:	9300      	str	r3, [sp, #0]
 80071a4:	2302      	movs	r3, #2
 80071a6:	2200      	movs	r2, #0
 80071a8:	68f8      	ldr	r0, [r7, #12]
 80071aa:	f001 f908 	bl	80083be <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80071ae:	2300      	movs	r3, #0
}
 80071b0:	4618      	mov	r0, r3
 80071b2:	3710      	adds	r7, #16
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bd80      	pop	{r7, pc}

080071b8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b088      	sub	sp, #32
 80071bc:	af04      	add	r7, sp, #16
 80071be:	60f8      	str	r0, [r7, #12]
 80071c0:	60b9      	str	r1, [r7, #8]
 80071c2:	4611      	mov	r1, r2
 80071c4:	461a      	mov	r2, r3
 80071c6:	460b      	mov	r3, r1
 80071c8:	80fb      	strh	r3, [r7, #6]
 80071ca:	4613      	mov	r3, r2
 80071cc:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80071ce:	7979      	ldrb	r1, [r7, #5]
 80071d0:	2300      	movs	r3, #0
 80071d2:	9303      	str	r3, [sp, #12]
 80071d4:	88fb      	ldrh	r3, [r7, #6]
 80071d6:	9302      	str	r3, [sp, #8]
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	9301      	str	r3, [sp, #4]
 80071dc:	2301      	movs	r3, #1
 80071de:	9300      	str	r3, [sp, #0]
 80071e0:	2302      	movs	r3, #2
 80071e2:	2201      	movs	r2, #1
 80071e4:	68f8      	ldr	r0, [r7, #12]
 80071e6:	f001 f8ea 	bl	80083be <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80071ea:	2300      	movs	r3, #0
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3710      	adds	r7, #16
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b086      	sub	sp, #24
 80071f8:	af04      	add	r7, sp, #16
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	4608      	mov	r0, r1
 80071fe:	4611      	mov	r1, r2
 8007200:	461a      	mov	r2, r3
 8007202:	4603      	mov	r3, r0
 8007204:	70fb      	strb	r3, [r7, #3]
 8007206:	460b      	mov	r3, r1
 8007208:	70bb      	strb	r3, [r7, #2]
 800720a:	4613      	mov	r3, r2
 800720c:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800720e:	7878      	ldrb	r0, [r7, #1]
 8007210:	78ba      	ldrb	r2, [r7, #2]
 8007212:	78f9      	ldrb	r1, [r7, #3]
 8007214:	8b3b      	ldrh	r3, [r7, #24]
 8007216:	9302      	str	r3, [sp, #8]
 8007218:	7d3b      	ldrb	r3, [r7, #20]
 800721a:	9301      	str	r3, [sp, #4]
 800721c:	7c3b      	ldrb	r3, [r7, #16]
 800721e:	9300      	str	r3, [sp, #0]
 8007220:	4603      	mov	r3, r0
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f001 f87d 	bl	8008322 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 8007228:	2300      	movs	r3, #0

}
 800722a:	4618      	mov	r0, r3
 800722c:	3708      	adds	r7, #8
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}

08007232 <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 8007232:	b580      	push	{r7, lr}
 8007234:	b082      	sub	sp, #8
 8007236:	af00      	add	r7, sp, #0
 8007238:	6078      	str	r0, [r7, #4]
 800723a:	460b      	mov	r3, r1
 800723c:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800723e:	78fb      	ldrb	r3, [r7, #3]
 8007240:	4619      	mov	r1, r3
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f001 f89c 	bl	8008380 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007248:	2300      	movs	r3, #0

}
 800724a:	4618      	mov	r0, r3
 800724c:	3708      	adds	r7, #8
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}

08007252 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8007252:	b580      	push	{r7, lr}
 8007254:	b084      	sub	sp, #16
 8007256:	af00      	add	r7, sp, #0
 8007258:	6078      	str	r0, [r7, #4]
 800725a:	460b      	mov	r3, r1
 800725c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f000 f831 	bl	80072c6 <USBH_GetFreePipe>
 8007264:	4603      	mov	r3, r0
 8007266:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007268:	89fb      	ldrh	r3, [r7, #14]
 800726a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800726e:	4293      	cmp	r3, r2
 8007270:	d007      	beq.n	8007282 <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 8007272:	78fb      	ldrb	r3, [r7, #3]
 8007274:	89fa      	ldrh	r2, [r7, #14]
 8007276:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	32e0      	adds	r2, #224	; 0xe0
 800727e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 8007282:	89fb      	ldrh	r3, [r7, #14]
 8007284:	b2db      	uxtb	r3, r3
}
 8007286:	4618      	mov	r0, r3
 8007288:	3710      	adds	r7, #16
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}

0800728e <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800728e:	b480      	push	{r7}
 8007290:	b083      	sub	sp, #12
 8007292:	af00      	add	r7, sp, #0
 8007294:	6078      	str	r0, [r7, #4]
 8007296:	460b      	mov	r3, r1
 8007298:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 800729a:	78fb      	ldrb	r3, [r7, #3]
 800729c:	2b0a      	cmp	r3, #10
 800729e:	d80b      	bhi.n	80072b8 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 80072a0:	78fa      	ldrb	r2, [r7, #3]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	32e0      	adds	r2, #224	; 0xe0
 80072a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072aa:	78fa      	ldrb	r2, [r7, #3]
 80072ac:	f3c3 010e 	ubfx	r1, r3, #0, #15
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	32e0      	adds	r2, #224	; 0xe0
 80072b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 80072b8:	2300      	movs	r3, #0
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	370c      	adds	r7, #12
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr

080072c6 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 80072c6:	b480      	push	{r7}
 80072c8:	b085      	sub	sp, #20
 80072ca:	af00      	add	r7, sp, #0
 80072cc:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80072ce:	2300      	movs	r3, #0
 80072d0:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 80072d2:	2300      	movs	r3, #0
 80072d4:	73fb      	strb	r3, [r7, #15]
 80072d6:	e00e      	b.n	80072f6 <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80072d8:	7bfa      	ldrb	r2, [r7, #15]
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	32e0      	adds	r2, #224	; 0xe0
 80072de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d102      	bne.n	80072f0 <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 80072ea:	7bfb      	ldrb	r3, [r7, #15]
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	e007      	b.n	8007300 <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 80072f0:	7bfb      	ldrb	r3, [r7, #15]
 80072f2:	3301      	adds	r3, #1
 80072f4:	73fb      	strb	r3, [r7, #15]
 80072f6:	7bfb      	ldrb	r3, [r7, #15]
 80072f8:	2b0a      	cmp	r3, #10
 80072fa:	d9ed      	bls.n	80072d8 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 80072fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8007300:	4618      	mov	r0, r3
 8007302:	3714      	adds	r7, #20
 8007304:	46bd      	mov	sp, r7
 8007306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730a:	4770      	bx	lr

0800730c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 0 */

int countRed = 0;
int countGreen = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800730c:	b580      	push	{r7, lr}
 800730e:	b08a      	sub	sp, #40	; 0x28
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
	if (htim == &htim3) {
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	4a17      	ldr	r2, [pc, #92]	; (8007374 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d10a      	bne.n	8007332 <HAL_TIM_PeriodElapsedCallback+0x26>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 800731c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007320:	4815      	ldr	r0, [pc, #84]	; (8007378 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8007322:	f7f9 fc7e 	bl	8000c22 <HAL_GPIO_TogglePin>
		countRed++;
 8007326:	4b15      	ldr	r3, [pc, #84]	; (800737c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	3301      	adds	r3, #1
 800732c:	4a13      	ldr	r2, [pc, #76]	; (800737c <HAL_TIM_PeriodElapsedCallback+0x70>)
 800732e:	6013      	str	r3, [r2, #0]
	} else if (htim == &htim5) {
		char buffer[30];
		sprintf(buffer,"RED: %d GREEN: %d\r\n", countRed, countGreen);
		//HAL_UART_Transmit(&huart2, &buffer, strlen(buffer), 1000);
	}
}
 8007330:	e01b      	b.n	800736a <HAL_TIM_PeriodElapsedCallback+0x5e>
	} else if (htim == &htim4) {
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	4a12      	ldr	r2, [pc, #72]	; (8007380 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d10a      	bne.n	8007350 <HAL_TIM_PeriodElapsedCallback+0x44>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 800733a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800733e:	480e      	ldr	r0, [pc, #56]	; (8007378 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8007340:	f7f9 fc6f 	bl	8000c22 <HAL_GPIO_TogglePin>
		countGreen++;
 8007344:	4b0f      	ldr	r3, [pc, #60]	; (8007384 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	3301      	adds	r3, #1
 800734a:	4a0e      	ldr	r2, [pc, #56]	; (8007384 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800734c:	6013      	str	r3, [r2, #0]
}
 800734e:	e00c      	b.n	800736a <HAL_TIM_PeriodElapsedCallback+0x5e>
	} else if (htim == &htim5) {
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	4a0d      	ldr	r2, [pc, #52]	; (8007388 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d108      	bne.n	800736a <HAL_TIM_PeriodElapsedCallback+0x5e>
		sprintf(buffer,"RED: %d GREEN: %d\r\n", countRed, countGreen);
 8007358:	4b08      	ldr	r3, [pc, #32]	; (800737c <HAL_TIM_PeriodElapsedCallback+0x70>)
 800735a:	681a      	ldr	r2, [r3, #0]
 800735c:	4b09      	ldr	r3, [pc, #36]	; (8007384 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f107 0008 	add.w	r0, r7, #8
 8007364:	4909      	ldr	r1, [pc, #36]	; (800738c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8007366:	f001 fa2f 	bl	80087c8 <siprintf>
}
 800736a:	bf00      	nop
 800736c:	3728      	adds	r7, #40	; 0x28
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
 8007372:	bf00      	nop
 8007374:	200001a0 	.word	0x200001a0
 8007378:	40020c00 	.word	0x40020c00
 800737c:	200000b0 	.word	0x200000b0
 8007380:	200000cc 	.word	0x200000cc
 8007384:	200000b4 	.word	0x200000b4
 8007388:	20000160 	.word	0x20000160
 800738c:	08008e80 	.word	0x08008e80

08007390 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007394:	f7f9 f8ec 	bl	8000570 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007398:	f000 f824 	bl	80073e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800739c:	f000 fa4c 	bl	8007838 <MX_GPIO_Init>
  MX_I2C1_Init();
 80073a0:	f000 f8a2 	bl	80074e8 <MX_I2C1_Init>
  MX_I2S3_Init();
 80073a4:	f000 f8ce 	bl	8007544 <MX_I2S3_Init>
  MX_SPI1_Init();
 80073a8:	f000 f8fc 	bl	80075a4 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80073ac:	f000 fde0 	bl	8007f70 <MX_USB_HOST_Init>
  MX_TIM3_Init();
 80073b0:	f000 f92e 	bl	8007610 <MX_TIM3_Init>
  MX_TIM4_Init();
 80073b4:	f000 f97a 	bl	80076ac <MX_TIM4_Init>
  MX_TIM5_Init();
 80073b8:	f000 f9c6 	bl	8007748 <MX_TIM5_Init>
  MX_USART2_UART_Init();
 80073bc:	f000 fa12 	bl	80077e4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 80073c0:	4805      	ldr	r0, [pc, #20]	; (80073d8 <main+0x48>)
 80073c2:	f7fc fc98 	bl	8003cf6 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 80073c6:	4805      	ldr	r0, [pc, #20]	; (80073dc <main+0x4c>)
 80073c8:	f7fc fc95 	bl	8003cf6 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 80073cc:	4804      	ldr	r0, [pc, #16]	; (80073e0 <main+0x50>)
 80073ce:	f7fc fc92 	bl	8003cf6 <HAL_TIM_Base_Start_IT>


  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80073d2:	f000 fdf3 	bl	8007fbc <MX_USB_HOST_Process>
 80073d6:	e7fc      	b.n	80073d2 <main+0x42>
 80073d8:	200001a0 	.word	0x200001a0
 80073dc:	200000cc 	.word	0x200000cc
 80073e0:	20000160 	.word	0x20000160

080073e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b098      	sub	sp, #96	; 0x60
 80073e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80073ea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80073ee:	2230      	movs	r2, #48	; 0x30
 80073f0:	2100      	movs	r1, #0
 80073f2:	4618      	mov	r0, r3
 80073f4:	f001 f928 	bl	8008648 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80073f8:	f107 031c 	add.w	r3, r7, #28
 80073fc:	2200      	movs	r2, #0
 80073fe:	601a      	str	r2, [r3, #0]
 8007400:	605a      	str	r2, [r3, #4]
 8007402:	609a      	str	r2, [r3, #8]
 8007404:	60da      	str	r2, [r3, #12]
 8007406:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007408:	f107 030c 	add.w	r3, r7, #12
 800740c:	2200      	movs	r2, #0
 800740e:	601a      	str	r2, [r3, #0]
 8007410:	605a      	str	r2, [r3, #4]
 8007412:	609a      	str	r2, [r3, #8]
 8007414:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8007416:	2300      	movs	r3, #0
 8007418:	60bb      	str	r3, [r7, #8]
 800741a:	4b31      	ldr	r3, [pc, #196]	; (80074e0 <SystemClock_Config+0xfc>)
 800741c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800741e:	4a30      	ldr	r2, [pc, #192]	; (80074e0 <SystemClock_Config+0xfc>)
 8007420:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007424:	6413      	str	r3, [r2, #64]	; 0x40
 8007426:	4b2e      	ldr	r3, [pc, #184]	; (80074e0 <SystemClock_Config+0xfc>)
 8007428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800742a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800742e:	60bb      	str	r3, [r7, #8]
 8007430:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007432:	2300      	movs	r3, #0
 8007434:	607b      	str	r3, [r7, #4]
 8007436:	4b2b      	ldr	r3, [pc, #172]	; (80074e4 <SystemClock_Config+0x100>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4a2a      	ldr	r2, [pc, #168]	; (80074e4 <SystemClock_Config+0x100>)
 800743c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007440:	6013      	str	r3, [r2, #0]
 8007442:	4b28      	ldr	r3, [pc, #160]	; (80074e4 <SystemClock_Config+0x100>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800744a:	607b      	str	r3, [r7, #4]
 800744c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800744e:	2301      	movs	r3, #1
 8007450:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8007452:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007456:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007458:	2302      	movs	r3, #2
 800745a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800745c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007460:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8007462:	2308      	movs	r3, #8
 8007464:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8007466:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800746a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800746c:	2302      	movs	r3, #2
 800746e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8007470:	2307      	movs	r3, #7
 8007472:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007474:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007478:	4618      	mov	r0, r3
 800747a:	f7fb fe3f 	bl	80030fc <HAL_RCC_OscConfig>
 800747e:	4603      	mov	r3, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	d001      	beq.n	8007488 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8007484:	f000 fae0 	bl	8007a48 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007488:	230f      	movs	r3, #15
 800748a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800748c:	2302      	movs	r3, #2
 800748e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007490:	2300      	movs	r3, #0
 8007492:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8007494:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007498:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800749a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800749e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80074a0:	f107 031c 	add.w	r3, r7, #28
 80074a4:	2105      	movs	r1, #5
 80074a6:	4618      	mov	r0, r3
 80074a8:	f7fc f86a 	bl	8003580 <HAL_RCC_ClockConfig>
 80074ac:	4603      	mov	r3, r0
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d001      	beq.n	80074b6 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80074b2:	f000 fac9 	bl	8007a48 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80074b6:	2301      	movs	r3, #1
 80074b8:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80074ba:	23c0      	movs	r3, #192	; 0xc0
 80074bc:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80074be:	2302      	movs	r3, #2
 80074c0:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80074c2:	f107 030c 	add.w	r3, r7, #12
 80074c6:	4618      	mov	r0, r3
 80074c8:	f7fc fa48 	bl	800395c <HAL_RCCEx_PeriphCLKConfig>
 80074cc:	4603      	mov	r3, r0
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d001      	beq.n	80074d6 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 80074d2:	f000 fab9 	bl	8007a48 <Error_Handler>
  }
}
 80074d6:	bf00      	nop
 80074d8:	3760      	adds	r7, #96	; 0x60
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}
 80074de:	bf00      	nop
 80074e0:	40023800 	.word	0x40023800
 80074e4:	40007000 	.word	0x40007000

080074e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80074ec:	4b12      	ldr	r3, [pc, #72]	; (8007538 <MX_I2C1_Init+0x50>)
 80074ee:	4a13      	ldr	r2, [pc, #76]	; (800753c <MX_I2C1_Init+0x54>)
 80074f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80074f2:	4b11      	ldr	r3, [pc, #68]	; (8007538 <MX_I2C1_Init+0x50>)
 80074f4:	4a12      	ldr	r2, [pc, #72]	; (8007540 <MX_I2C1_Init+0x58>)
 80074f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80074f8:	4b0f      	ldr	r3, [pc, #60]	; (8007538 <MX_I2C1_Init+0x50>)
 80074fa:	2200      	movs	r2, #0
 80074fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80074fe:	4b0e      	ldr	r3, [pc, #56]	; (8007538 <MX_I2C1_Init+0x50>)
 8007500:	2200      	movs	r2, #0
 8007502:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007504:	4b0c      	ldr	r3, [pc, #48]	; (8007538 <MX_I2C1_Init+0x50>)
 8007506:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800750a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800750c:	4b0a      	ldr	r3, [pc, #40]	; (8007538 <MX_I2C1_Init+0x50>)
 800750e:	2200      	movs	r2, #0
 8007510:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8007512:	4b09      	ldr	r3, [pc, #36]	; (8007538 <MX_I2C1_Init+0x50>)
 8007514:	2200      	movs	r2, #0
 8007516:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007518:	4b07      	ldr	r3, [pc, #28]	; (8007538 <MX_I2C1_Init+0x50>)
 800751a:	2200      	movs	r2, #0
 800751c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800751e:	4b06      	ldr	r3, [pc, #24]	; (8007538 <MX_I2C1_Init+0x50>)
 8007520:	2200      	movs	r2, #0
 8007522:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8007524:	4804      	ldr	r0, [pc, #16]	; (8007538 <MX_I2C1_Init+0x50>)
 8007526:	f7fb f821 	bl	800256c <HAL_I2C_Init>
 800752a:	4603      	mov	r3, r0
 800752c:	2b00      	cmp	r3, #0
 800752e:	d001      	beq.n	8007534 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8007530:	f000 fa8a 	bl	8007a48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8007534:	bf00      	nop
 8007536:	bd80      	pop	{r7, pc}
 8007538:	2000010c 	.word	0x2000010c
 800753c:	40005400 	.word	0x40005400
 8007540:	000186a0 	.word	0x000186a0

08007544 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8007548:	4b13      	ldr	r3, [pc, #76]	; (8007598 <MX_I2S3_Init+0x54>)
 800754a:	4a14      	ldr	r2, [pc, #80]	; (800759c <MX_I2S3_Init+0x58>)
 800754c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800754e:	4b12      	ldr	r3, [pc, #72]	; (8007598 <MX_I2S3_Init+0x54>)
 8007550:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007554:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8007556:	4b10      	ldr	r3, [pc, #64]	; (8007598 <MX_I2S3_Init+0x54>)
 8007558:	2200      	movs	r2, #0
 800755a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800755c:	4b0e      	ldr	r3, [pc, #56]	; (8007598 <MX_I2S3_Init+0x54>)
 800755e:	2200      	movs	r2, #0
 8007560:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8007562:	4b0d      	ldr	r3, [pc, #52]	; (8007598 <MX_I2S3_Init+0x54>)
 8007564:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007568:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800756a:	4b0b      	ldr	r3, [pc, #44]	; (8007598 <MX_I2S3_Init+0x54>)
 800756c:	4a0c      	ldr	r2, [pc, #48]	; (80075a0 <MX_I2S3_Init+0x5c>)
 800756e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8007570:	4b09      	ldr	r3, [pc, #36]	; (8007598 <MX_I2S3_Init+0x54>)
 8007572:	2200      	movs	r2, #0
 8007574:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8007576:	4b08      	ldr	r3, [pc, #32]	; (8007598 <MX_I2S3_Init+0x54>)
 8007578:	2200      	movs	r2, #0
 800757a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800757c:	4b06      	ldr	r3, [pc, #24]	; (8007598 <MX_I2S3_Init+0x54>)
 800757e:	2200      	movs	r2, #0
 8007580:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8007582:	4805      	ldr	r0, [pc, #20]	; (8007598 <MX_I2S3_Init+0x54>)
 8007584:	f7fb f91a 	bl	80027bc <HAL_I2S_Init>
 8007588:	4603      	mov	r3, r0
 800758a:	2b00      	cmp	r3, #0
 800758c:	d001      	beq.n	8007592 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800758e:	f000 fa5b 	bl	8007a48 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8007592:	bf00      	nop
 8007594:	bd80      	pop	{r7, pc}
 8007596:	bf00      	nop
 8007598:	20000278 	.word	0x20000278
 800759c:	40003c00 	.word	0x40003c00
 80075a0:	00017700 	.word	0x00017700

080075a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80075a8:	4b17      	ldr	r3, [pc, #92]	; (8007608 <MX_SPI1_Init+0x64>)
 80075aa:	4a18      	ldr	r2, [pc, #96]	; (800760c <MX_SPI1_Init+0x68>)
 80075ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80075ae:	4b16      	ldr	r3, [pc, #88]	; (8007608 <MX_SPI1_Init+0x64>)
 80075b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80075b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80075b6:	4b14      	ldr	r3, [pc, #80]	; (8007608 <MX_SPI1_Init+0x64>)
 80075b8:	2200      	movs	r2, #0
 80075ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80075bc:	4b12      	ldr	r3, [pc, #72]	; (8007608 <MX_SPI1_Init+0x64>)
 80075be:	2200      	movs	r2, #0
 80075c0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80075c2:	4b11      	ldr	r3, [pc, #68]	; (8007608 <MX_SPI1_Init+0x64>)
 80075c4:	2200      	movs	r2, #0
 80075c6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80075c8:	4b0f      	ldr	r3, [pc, #60]	; (8007608 <MX_SPI1_Init+0x64>)
 80075ca:	2200      	movs	r2, #0
 80075cc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80075ce:	4b0e      	ldr	r3, [pc, #56]	; (8007608 <MX_SPI1_Init+0x64>)
 80075d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80075d4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80075d6:	4b0c      	ldr	r3, [pc, #48]	; (8007608 <MX_SPI1_Init+0x64>)
 80075d8:	2200      	movs	r2, #0
 80075da:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80075dc:	4b0a      	ldr	r3, [pc, #40]	; (8007608 <MX_SPI1_Init+0x64>)
 80075de:	2200      	movs	r2, #0
 80075e0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80075e2:	4b09      	ldr	r3, [pc, #36]	; (8007608 <MX_SPI1_Init+0x64>)
 80075e4:	2200      	movs	r2, #0
 80075e6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80075e8:	4b07      	ldr	r3, [pc, #28]	; (8007608 <MX_SPI1_Init+0x64>)
 80075ea:	2200      	movs	r2, #0
 80075ec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80075ee:	4b06      	ldr	r3, [pc, #24]	; (8007608 <MX_SPI1_Init+0x64>)
 80075f0:	220a      	movs	r2, #10
 80075f2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80075f4:	4804      	ldr	r0, [pc, #16]	; (8007608 <MX_SPI1_Init+0x64>)
 80075f6:	f7fc faef 	bl	8003bd8 <HAL_SPI_Init>
 80075fa:	4603      	mov	r3, r0
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d001      	beq.n	8007604 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8007600:	f000 fa22 	bl	8007a48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8007604:	bf00      	nop
 8007606:	bd80      	pop	{r7, pc}
 8007608:	200001e0 	.word	0x200001e0
 800760c:	40013000 	.word	0x40013000

08007610 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b086      	sub	sp, #24
 8007614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007616:	f107 0308 	add.w	r3, r7, #8
 800761a:	2200      	movs	r2, #0
 800761c:	601a      	str	r2, [r3, #0]
 800761e:	605a      	str	r2, [r3, #4]
 8007620:	609a      	str	r2, [r3, #8]
 8007622:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007624:	463b      	mov	r3, r7
 8007626:	2200      	movs	r2, #0
 8007628:	601a      	str	r2, [r3, #0]
 800762a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800762c:	4b1d      	ldr	r3, [pc, #116]	; (80076a4 <MX_TIM3_Init+0x94>)
 800762e:	4a1e      	ldr	r2, [pc, #120]	; (80076a8 <MX_TIM3_Init+0x98>)
 8007630:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 8007632:	4b1c      	ldr	r3, [pc, #112]	; (80076a4 <MX_TIM3_Init+0x94>)
 8007634:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8007638:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800763a:	4b1a      	ldr	r3, [pc, #104]	; (80076a4 <MX_TIM3_Init+0x94>)
 800763c:	2200      	movs	r2, #0
 800763e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4999;
 8007640:	4b18      	ldr	r3, [pc, #96]	; (80076a4 <MX_TIM3_Init+0x94>)
 8007642:	f241 3287 	movw	r2, #4999	; 0x1387
 8007646:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007648:	4b16      	ldr	r3, [pc, #88]	; (80076a4 <MX_TIM3_Init+0x94>)
 800764a:	2200      	movs	r2, #0
 800764c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800764e:	4b15      	ldr	r3, [pc, #84]	; (80076a4 <MX_TIM3_Init+0x94>)
 8007650:	2280      	movs	r2, #128	; 0x80
 8007652:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8007654:	4813      	ldr	r0, [pc, #76]	; (80076a4 <MX_TIM3_Init+0x94>)
 8007656:	f7fc fb23 	bl	8003ca0 <HAL_TIM_Base_Init>
 800765a:	4603      	mov	r3, r0
 800765c:	2b00      	cmp	r3, #0
 800765e:	d001      	beq.n	8007664 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8007660:	f000 f9f2 	bl	8007a48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007664:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007668:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800766a:	f107 0308 	add.w	r3, r7, #8
 800766e:	4619      	mov	r1, r3
 8007670:	480c      	ldr	r0, [pc, #48]	; (80076a4 <MX_TIM3_Init+0x94>)
 8007672:	f7fc fc6c 	bl	8003f4e <HAL_TIM_ConfigClockSource>
 8007676:	4603      	mov	r3, r0
 8007678:	2b00      	cmp	r3, #0
 800767a:	d001      	beq.n	8007680 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800767c:	f000 f9e4 	bl	8007a48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007680:	2300      	movs	r3, #0
 8007682:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007684:	2300      	movs	r3, #0
 8007686:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007688:	463b      	mov	r3, r7
 800768a:	4619      	mov	r1, r3
 800768c:	4805      	ldr	r0, [pc, #20]	; (80076a4 <MX_TIM3_Init+0x94>)
 800768e:	f7fc fe77 	bl	8004380 <HAL_TIMEx_MasterConfigSynchronization>
 8007692:	4603      	mov	r3, r0
 8007694:	2b00      	cmp	r3, #0
 8007696:	d001      	beq.n	800769c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8007698:	f000 f9d6 	bl	8007a48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800769c:	bf00      	nop
 800769e:	3718      	adds	r7, #24
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}
 80076a4:	200001a0 	.word	0x200001a0
 80076a8:	40000400 	.word	0x40000400

080076ac <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b086      	sub	sp, #24
 80076b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80076b2:	f107 0308 	add.w	r3, r7, #8
 80076b6:	2200      	movs	r2, #0
 80076b8:	601a      	str	r2, [r3, #0]
 80076ba:	605a      	str	r2, [r3, #4]
 80076bc:	609a      	str	r2, [r3, #8]
 80076be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80076c0:	463b      	mov	r3, r7
 80076c2:	2200      	movs	r2, #0
 80076c4:	601a      	str	r2, [r3, #0]
 80076c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80076c8:	4b1d      	ldr	r3, [pc, #116]	; (8007740 <MX_TIM4_Init+0x94>)
 80076ca:	4a1e      	ldr	r2, [pc, #120]	; (8007744 <MX_TIM4_Init+0x98>)
 80076cc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 8399;
 80076ce:	4b1c      	ldr	r3, [pc, #112]	; (8007740 <MX_TIM4_Init+0x94>)
 80076d0:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80076d4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80076d6:	4b1a      	ldr	r3, [pc, #104]	; (8007740 <MX_TIM4_Init+0x94>)
 80076d8:	2200      	movs	r2, #0
 80076da:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4900;
 80076dc:	4b18      	ldr	r3, [pc, #96]	; (8007740 <MX_TIM4_Init+0x94>)
 80076de:	f241 3224 	movw	r2, #4900	; 0x1324
 80076e2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80076e4:	4b16      	ldr	r3, [pc, #88]	; (8007740 <MX_TIM4_Init+0x94>)
 80076e6:	2200      	movs	r2, #0
 80076e8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80076ea:	4b15      	ldr	r3, [pc, #84]	; (8007740 <MX_TIM4_Init+0x94>)
 80076ec:	2280      	movs	r2, #128	; 0x80
 80076ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80076f0:	4813      	ldr	r0, [pc, #76]	; (8007740 <MX_TIM4_Init+0x94>)
 80076f2:	f7fc fad5 	bl	8003ca0 <HAL_TIM_Base_Init>
 80076f6:	4603      	mov	r3, r0
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d001      	beq.n	8007700 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80076fc:	f000 f9a4 	bl	8007a48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007700:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007704:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8007706:	f107 0308 	add.w	r3, r7, #8
 800770a:	4619      	mov	r1, r3
 800770c:	480c      	ldr	r0, [pc, #48]	; (8007740 <MX_TIM4_Init+0x94>)
 800770e:	f7fc fc1e 	bl	8003f4e <HAL_TIM_ConfigClockSource>
 8007712:	4603      	mov	r3, r0
 8007714:	2b00      	cmp	r3, #0
 8007716:	d001      	beq.n	800771c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8007718:	f000 f996 	bl	8007a48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800771c:	2300      	movs	r3, #0
 800771e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007720:	2300      	movs	r3, #0
 8007722:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8007724:	463b      	mov	r3, r7
 8007726:	4619      	mov	r1, r3
 8007728:	4805      	ldr	r0, [pc, #20]	; (8007740 <MX_TIM4_Init+0x94>)
 800772a:	f7fc fe29 	bl	8004380 <HAL_TIMEx_MasterConfigSynchronization>
 800772e:	4603      	mov	r3, r0
 8007730:	2b00      	cmp	r3, #0
 8007732:	d001      	beq.n	8007738 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8007734:	f000 f988 	bl	8007a48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8007738:	bf00      	nop
 800773a:	3718      	adds	r7, #24
 800773c:	46bd      	mov	sp, r7
 800773e:	bd80      	pop	{r7, pc}
 8007740:	200000cc 	.word	0x200000cc
 8007744:	40000800 	.word	0x40000800

08007748 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b086      	sub	sp, #24
 800774c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800774e:	f107 0308 	add.w	r3, r7, #8
 8007752:	2200      	movs	r2, #0
 8007754:	601a      	str	r2, [r3, #0]
 8007756:	605a      	str	r2, [r3, #4]
 8007758:	609a      	str	r2, [r3, #8]
 800775a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800775c:	463b      	mov	r3, r7
 800775e:	2200      	movs	r2, #0
 8007760:	601a      	str	r2, [r3, #0]
 8007762:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8007764:	4b1d      	ldr	r3, [pc, #116]	; (80077dc <MX_TIM5_Init+0x94>)
 8007766:	4a1e      	ldr	r2, [pc, #120]	; (80077e0 <MX_TIM5_Init+0x98>)
 8007768:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 8399;
 800776a:	4b1c      	ldr	r3, [pc, #112]	; (80077dc <MX_TIM5_Init+0x94>)
 800776c:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8007770:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007772:	4b1a      	ldr	r3, [pc, #104]	; (80077dc <MX_TIM5_Init+0x94>)
 8007774:	2200      	movs	r2, #0
 8007776:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 9999;
 8007778:	4b18      	ldr	r3, [pc, #96]	; (80077dc <MX_TIM5_Init+0x94>)
 800777a:	f242 720f 	movw	r2, #9999	; 0x270f
 800777e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007780:	4b16      	ldr	r3, [pc, #88]	; (80077dc <MX_TIM5_Init+0x94>)
 8007782:	2200      	movs	r2, #0
 8007784:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007786:	4b15      	ldr	r3, [pc, #84]	; (80077dc <MX_TIM5_Init+0x94>)
 8007788:	2280      	movs	r2, #128	; 0x80
 800778a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800778c:	4813      	ldr	r0, [pc, #76]	; (80077dc <MX_TIM5_Init+0x94>)
 800778e:	f7fc fa87 	bl	8003ca0 <HAL_TIM_Base_Init>
 8007792:	4603      	mov	r3, r0
 8007794:	2b00      	cmp	r3, #0
 8007796:	d001      	beq.n	800779c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8007798:	f000 f956 	bl	8007a48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800779c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80077a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80077a2:	f107 0308 	add.w	r3, r7, #8
 80077a6:	4619      	mov	r1, r3
 80077a8:	480c      	ldr	r0, [pc, #48]	; (80077dc <MX_TIM5_Init+0x94>)
 80077aa:	f7fc fbd0 	bl	8003f4e <HAL_TIM_ConfigClockSource>
 80077ae:	4603      	mov	r3, r0
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d001      	beq.n	80077b8 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80077b4:	f000 f948 	bl	8007a48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80077b8:	2300      	movs	r3, #0
 80077ba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80077bc:	2300      	movs	r3, #0
 80077be:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80077c0:	463b      	mov	r3, r7
 80077c2:	4619      	mov	r1, r3
 80077c4:	4805      	ldr	r0, [pc, #20]	; (80077dc <MX_TIM5_Init+0x94>)
 80077c6:	f7fc fddb 	bl	8004380 <HAL_TIMEx_MasterConfigSynchronization>
 80077ca:	4603      	mov	r3, r0
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d001      	beq.n	80077d4 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80077d0:	f000 f93a 	bl	8007a48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80077d4:	bf00      	nop
 80077d6:	3718      	adds	r7, #24
 80077d8:	46bd      	mov	sp, r7
 80077da:	bd80      	pop	{r7, pc}
 80077dc:	20000160 	.word	0x20000160
 80077e0:	40000c00 	.word	0x40000c00

080077e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80077e8:	4b11      	ldr	r3, [pc, #68]	; (8007830 <MX_USART2_UART_Init+0x4c>)
 80077ea:	4a12      	ldr	r2, [pc, #72]	; (8007834 <MX_USART2_UART_Init+0x50>)
 80077ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80077ee:	4b10      	ldr	r3, [pc, #64]	; (8007830 <MX_USART2_UART_Init+0x4c>)
 80077f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80077f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80077f6:	4b0e      	ldr	r3, [pc, #56]	; (8007830 <MX_USART2_UART_Init+0x4c>)
 80077f8:	2200      	movs	r2, #0
 80077fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80077fc:	4b0c      	ldr	r3, [pc, #48]	; (8007830 <MX_USART2_UART_Init+0x4c>)
 80077fe:	2200      	movs	r2, #0
 8007800:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8007802:	4b0b      	ldr	r3, [pc, #44]	; (8007830 <MX_USART2_UART_Init+0x4c>)
 8007804:	2200      	movs	r2, #0
 8007806:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8007808:	4b09      	ldr	r3, [pc, #36]	; (8007830 <MX_USART2_UART_Init+0x4c>)
 800780a:	220c      	movs	r2, #12
 800780c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800780e:	4b08      	ldr	r3, [pc, #32]	; (8007830 <MX_USART2_UART_Init+0x4c>)
 8007810:	2200      	movs	r2, #0
 8007812:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007814:	4b06      	ldr	r3, [pc, #24]	; (8007830 <MX_USART2_UART_Init+0x4c>)
 8007816:	2200      	movs	r2, #0
 8007818:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800781a:	4805      	ldr	r0, [pc, #20]	; (8007830 <MX_USART2_UART_Init+0x4c>)
 800781c:	f7fc fe09 	bl	8004432 <HAL_UART_Init>
 8007820:	4603      	mov	r3, r0
 8007822:	2b00      	cmp	r3, #0
 8007824:	d001      	beq.n	800782a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8007826:	f000 f90f 	bl	8007a48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800782a:	bf00      	nop
 800782c:	bd80      	pop	{r7, pc}
 800782e:	bf00      	nop
 8007830:	20000238 	.word	0x20000238
 8007834:	40004400 	.word	0x40004400

08007838 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b08c      	sub	sp, #48	; 0x30
 800783c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800783e:	f107 031c 	add.w	r3, r7, #28
 8007842:	2200      	movs	r2, #0
 8007844:	601a      	str	r2, [r3, #0]
 8007846:	605a      	str	r2, [r3, #4]
 8007848:	609a      	str	r2, [r3, #8]
 800784a:	60da      	str	r2, [r3, #12]
 800784c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800784e:	2300      	movs	r3, #0
 8007850:	61bb      	str	r3, [r7, #24]
 8007852:	4b75      	ldr	r3, [pc, #468]	; (8007a28 <MX_GPIO_Init+0x1f0>)
 8007854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007856:	4a74      	ldr	r2, [pc, #464]	; (8007a28 <MX_GPIO_Init+0x1f0>)
 8007858:	f043 0310 	orr.w	r3, r3, #16
 800785c:	6313      	str	r3, [r2, #48]	; 0x30
 800785e:	4b72      	ldr	r3, [pc, #456]	; (8007a28 <MX_GPIO_Init+0x1f0>)
 8007860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007862:	f003 0310 	and.w	r3, r3, #16
 8007866:	61bb      	str	r3, [r7, #24]
 8007868:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800786a:	2300      	movs	r3, #0
 800786c:	617b      	str	r3, [r7, #20]
 800786e:	4b6e      	ldr	r3, [pc, #440]	; (8007a28 <MX_GPIO_Init+0x1f0>)
 8007870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007872:	4a6d      	ldr	r2, [pc, #436]	; (8007a28 <MX_GPIO_Init+0x1f0>)
 8007874:	f043 0304 	orr.w	r3, r3, #4
 8007878:	6313      	str	r3, [r2, #48]	; 0x30
 800787a:	4b6b      	ldr	r3, [pc, #428]	; (8007a28 <MX_GPIO_Init+0x1f0>)
 800787c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800787e:	f003 0304 	and.w	r3, r3, #4
 8007882:	617b      	str	r3, [r7, #20]
 8007884:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8007886:	2300      	movs	r3, #0
 8007888:	613b      	str	r3, [r7, #16]
 800788a:	4b67      	ldr	r3, [pc, #412]	; (8007a28 <MX_GPIO_Init+0x1f0>)
 800788c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800788e:	4a66      	ldr	r2, [pc, #408]	; (8007a28 <MX_GPIO_Init+0x1f0>)
 8007890:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007894:	6313      	str	r3, [r2, #48]	; 0x30
 8007896:	4b64      	ldr	r3, [pc, #400]	; (8007a28 <MX_GPIO_Init+0x1f0>)
 8007898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800789a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800789e:	613b      	str	r3, [r7, #16]
 80078a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80078a2:	2300      	movs	r3, #0
 80078a4:	60fb      	str	r3, [r7, #12]
 80078a6:	4b60      	ldr	r3, [pc, #384]	; (8007a28 <MX_GPIO_Init+0x1f0>)
 80078a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078aa:	4a5f      	ldr	r2, [pc, #380]	; (8007a28 <MX_GPIO_Init+0x1f0>)
 80078ac:	f043 0301 	orr.w	r3, r3, #1
 80078b0:	6313      	str	r3, [r2, #48]	; 0x30
 80078b2:	4b5d      	ldr	r3, [pc, #372]	; (8007a28 <MX_GPIO_Init+0x1f0>)
 80078b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078b6:	f003 0301 	and.w	r3, r3, #1
 80078ba:	60fb      	str	r3, [r7, #12]
 80078bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80078be:	2300      	movs	r3, #0
 80078c0:	60bb      	str	r3, [r7, #8]
 80078c2:	4b59      	ldr	r3, [pc, #356]	; (8007a28 <MX_GPIO_Init+0x1f0>)
 80078c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078c6:	4a58      	ldr	r2, [pc, #352]	; (8007a28 <MX_GPIO_Init+0x1f0>)
 80078c8:	f043 0302 	orr.w	r3, r3, #2
 80078cc:	6313      	str	r3, [r2, #48]	; 0x30
 80078ce:	4b56      	ldr	r3, [pc, #344]	; (8007a28 <MX_GPIO_Init+0x1f0>)
 80078d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078d2:	f003 0302 	and.w	r3, r3, #2
 80078d6:	60bb      	str	r3, [r7, #8]
 80078d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80078da:	2300      	movs	r3, #0
 80078dc:	607b      	str	r3, [r7, #4]
 80078de:	4b52      	ldr	r3, [pc, #328]	; (8007a28 <MX_GPIO_Init+0x1f0>)
 80078e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078e2:	4a51      	ldr	r2, [pc, #324]	; (8007a28 <MX_GPIO_Init+0x1f0>)
 80078e4:	f043 0308 	orr.w	r3, r3, #8
 80078e8:	6313      	str	r3, [r2, #48]	; 0x30
 80078ea:	4b4f      	ldr	r3, [pc, #316]	; (8007a28 <MX_GPIO_Init+0x1f0>)
 80078ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078ee:	f003 0308 	and.w	r3, r3, #8
 80078f2:	607b      	str	r3, [r7, #4]
 80078f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80078f6:	2200      	movs	r2, #0
 80078f8:	2108      	movs	r1, #8
 80078fa:	484c      	ldr	r0, [pc, #304]	; (8007a2c <MX_GPIO_Init+0x1f4>)
 80078fc:	f7f9 f978 	bl	8000bf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8007900:	2201      	movs	r2, #1
 8007902:	2101      	movs	r1, #1
 8007904:	484a      	ldr	r0, [pc, #296]	; (8007a30 <MX_GPIO_Init+0x1f8>)
 8007906:	f7f9 f973 	bl	8000bf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|LD3_Pin|GPIO_PIN_14|LD6_Pin 
 800790a:	2200      	movs	r2, #0
 800790c:	f24f 0110 	movw	r1, #61456	; 0xf010
 8007910:	4848      	ldr	r0, [pc, #288]	; (8007a34 <MX_GPIO_Init+0x1fc>)
 8007912:	f7f9 f96d 	bl	8000bf0 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8007916:	2308      	movs	r3, #8
 8007918:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800791a:	2301      	movs	r3, #1
 800791c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800791e:	2300      	movs	r3, #0
 8007920:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007922:	2300      	movs	r3, #0
 8007924:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8007926:	f107 031c 	add.w	r3, r7, #28
 800792a:	4619      	mov	r1, r3
 800792c:	483f      	ldr	r0, [pc, #252]	; (8007a2c <MX_GPIO_Init+0x1f4>)
 800792e:	f7f8 ffc5 	bl	80008bc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8007932:	2301      	movs	r3, #1
 8007934:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007936:	2301      	movs	r3, #1
 8007938:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800793a:	2300      	movs	r3, #0
 800793c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800793e:	2300      	movs	r3, #0
 8007940:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8007942:	f107 031c 	add.w	r3, r7, #28
 8007946:	4619      	mov	r1, r3
 8007948:	4839      	ldr	r0, [pc, #228]	; (8007a30 <MX_GPIO_Init+0x1f8>)
 800794a:	f7f8 ffb7 	bl	80008bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800794e:	2308      	movs	r3, #8
 8007950:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007952:	2302      	movs	r3, #2
 8007954:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007956:	2300      	movs	r3, #0
 8007958:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800795a:	2300      	movs	r3, #0
 800795c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800795e:	2305      	movs	r3, #5
 8007960:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8007962:	f107 031c 	add.w	r3, r7, #28
 8007966:	4619      	mov	r1, r3
 8007968:	4831      	ldr	r0, [pc, #196]	; (8007a30 <MX_GPIO_Init+0x1f8>)
 800796a:	f7f8 ffa7 	bl	80008bc <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800796e:	2301      	movs	r3, #1
 8007970:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8007972:	4b31      	ldr	r3, [pc, #196]	; (8007a38 <MX_GPIO_Init+0x200>)
 8007974:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007976:	2300      	movs	r3, #0
 8007978:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800797a:	f107 031c 	add.w	r3, r7, #28
 800797e:	4619      	mov	r1, r3
 8007980:	482e      	ldr	r0, [pc, #184]	; (8007a3c <MX_GPIO_Init+0x204>)
 8007982:	f7f8 ff9b 	bl	80008bc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8007986:	2304      	movs	r3, #4
 8007988:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800798a:	2300      	movs	r3, #0
 800798c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800798e:	2300      	movs	r3, #0
 8007990:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8007992:	f107 031c 	add.w	r3, r7, #28
 8007996:	4619      	mov	r1, r3
 8007998:	4829      	ldr	r0, [pc, #164]	; (8007a40 <MX_GPIO_Init+0x208>)
 800799a:	f7f8 ff8f 	bl	80008bc <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800799e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80079a4:	2302      	movs	r3, #2
 80079a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079a8:	2300      	movs	r3, #0
 80079aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80079ac:	2300      	movs	r3, #0
 80079ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80079b0:	2305      	movs	r3, #5
 80079b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80079b4:	f107 031c 	add.w	r3, r7, #28
 80079b8:	4619      	mov	r1, r3
 80079ba:	4821      	ldr	r0, [pc, #132]	; (8007a40 <MX_GPIO_Init+0x208>)
 80079bc:	f7f8 ff7e 	bl	80008bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 LD3_Pin PD14 LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_12|LD3_Pin|GPIO_PIN_14|LD6_Pin 
 80079c0:	f24f 0310 	movw	r3, #61456	; 0xf010
 80079c4:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80079c6:	2301      	movs	r3, #1
 80079c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079ca:	2300      	movs	r3, #0
 80079cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80079ce:	2300      	movs	r3, #0
 80079d0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80079d2:	f107 031c 	add.w	r3, r7, #28
 80079d6:	4619      	mov	r1, r3
 80079d8:	4816      	ldr	r0, [pc, #88]	; (8007a34 <MX_GPIO_Init+0x1fc>)
 80079da:	f7f8 ff6f 	bl	80008bc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80079de:	2320      	movs	r3, #32
 80079e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80079e2:	2300      	movs	r3, #0
 80079e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079e6:	2300      	movs	r3, #0
 80079e8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80079ea:	f107 031c 	add.w	r3, r7, #28
 80079ee:	4619      	mov	r1, r3
 80079f0:	4810      	ldr	r0, [pc, #64]	; (8007a34 <MX_GPIO_Init+0x1fc>)
 80079f2:	f7f8 ff63 	bl	80008bc <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80079f6:	2302      	movs	r3, #2
 80079f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80079fa:	4b12      	ldr	r3, [pc, #72]	; (8007a44 <MX_GPIO_Init+0x20c>)
 80079fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079fe:	2300      	movs	r3, #0
 8007a00:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8007a02:	f107 031c 	add.w	r3, r7, #28
 8007a06:	4619      	mov	r1, r3
 8007a08:	4808      	ldr	r0, [pc, #32]	; (8007a2c <MX_GPIO_Init+0x1f4>)
 8007a0a:	f7f8 ff57 	bl	80008bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 2, 0);
 8007a0e:	2200      	movs	r2, #0
 8007a10:	2102      	movs	r1, #2
 8007a12:	2006      	movs	r0, #6
 8007a14:	f7f8 ff1b 	bl	800084e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8007a18:	2006      	movs	r0, #6
 8007a1a:	f7f8 ff34 	bl	8000886 <HAL_NVIC_EnableIRQ>

}
 8007a1e:	bf00      	nop
 8007a20:	3730      	adds	r7, #48	; 0x30
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}
 8007a26:	bf00      	nop
 8007a28:	40023800 	.word	0x40023800
 8007a2c:	40021000 	.word	0x40021000
 8007a30:	40020800 	.word	0x40020800
 8007a34:	40020c00 	.word	0x40020c00
 8007a38:	10110000 	.word	0x10110000
 8007a3c:	40020000 	.word	0x40020000
 8007a40:	40020400 	.word	0x40020400
 8007a44:	10120000 	.word	0x10120000

08007a48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007a4c:	bf00      	nop
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a54:	4770      	bx	lr
	...

08007a58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b082      	sub	sp, #8
 8007a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a5e:	2300      	movs	r3, #0
 8007a60:	607b      	str	r3, [r7, #4]
 8007a62:	4b10      	ldr	r3, [pc, #64]	; (8007aa4 <HAL_MspInit+0x4c>)
 8007a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a66:	4a0f      	ldr	r2, [pc, #60]	; (8007aa4 <HAL_MspInit+0x4c>)
 8007a68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007a6c:	6453      	str	r3, [r2, #68]	; 0x44
 8007a6e:	4b0d      	ldr	r3, [pc, #52]	; (8007aa4 <HAL_MspInit+0x4c>)
 8007a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a76:	607b      	str	r3, [r7, #4]
 8007a78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	603b      	str	r3, [r7, #0]
 8007a7e:	4b09      	ldr	r3, [pc, #36]	; (8007aa4 <HAL_MspInit+0x4c>)
 8007a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a82:	4a08      	ldr	r2, [pc, #32]	; (8007aa4 <HAL_MspInit+0x4c>)
 8007a84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a88:	6413      	str	r3, [r2, #64]	; 0x40
 8007a8a:	4b06      	ldr	r3, [pc, #24]	; (8007aa4 <HAL_MspInit+0x4c>)
 8007a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a92:	603b      	str	r3, [r7, #0]
 8007a94:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8007a96:	2005      	movs	r0, #5
 8007a98:	f7f8 fece 	bl	8000838 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007a9c:	bf00      	nop
 8007a9e:	3708      	adds	r7, #8
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}
 8007aa4:	40023800 	.word	0x40023800

08007aa8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b08a      	sub	sp, #40	; 0x28
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ab0:	f107 0314 	add.w	r3, r7, #20
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	601a      	str	r2, [r3, #0]
 8007ab8:	605a      	str	r2, [r3, #4]
 8007aba:	609a      	str	r2, [r3, #8]
 8007abc:	60da      	str	r2, [r3, #12]
 8007abe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a19      	ldr	r2, [pc, #100]	; (8007b2c <HAL_I2C_MspInit+0x84>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d12c      	bne.n	8007b24 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007aca:	2300      	movs	r3, #0
 8007acc:	613b      	str	r3, [r7, #16]
 8007ace:	4b18      	ldr	r3, [pc, #96]	; (8007b30 <HAL_I2C_MspInit+0x88>)
 8007ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ad2:	4a17      	ldr	r2, [pc, #92]	; (8007b30 <HAL_I2C_MspInit+0x88>)
 8007ad4:	f043 0302 	orr.w	r3, r3, #2
 8007ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8007ada:	4b15      	ldr	r3, [pc, #84]	; (8007b30 <HAL_I2C_MspInit+0x88>)
 8007adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ade:	f003 0302 	and.w	r3, r3, #2
 8007ae2:	613b      	str	r3, [r7, #16]
 8007ae4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8007ae6:	f44f 7310 	mov.w	r3, #576	; 0x240
 8007aea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007aec:	2312      	movs	r3, #18
 8007aee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007af0:	2301      	movs	r3, #1
 8007af2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007af4:	2300      	movs	r3, #0
 8007af6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007af8:	2304      	movs	r3, #4
 8007afa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007afc:	f107 0314 	add.w	r3, r7, #20
 8007b00:	4619      	mov	r1, r3
 8007b02:	480c      	ldr	r0, [pc, #48]	; (8007b34 <HAL_I2C_MspInit+0x8c>)
 8007b04:	f7f8 feda 	bl	80008bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007b08:	2300      	movs	r3, #0
 8007b0a:	60fb      	str	r3, [r7, #12]
 8007b0c:	4b08      	ldr	r3, [pc, #32]	; (8007b30 <HAL_I2C_MspInit+0x88>)
 8007b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b10:	4a07      	ldr	r2, [pc, #28]	; (8007b30 <HAL_I2C_MspInit+0x88>)
 8007b12:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007b16:	6413      	str	r3, [r2, #64]	; 0x40
 8007b18:	4b05      	ldr	r3, [pc, #20]	; (8007b30 <HAL_I2C_MspInit+0x88>)
 8007b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007b20:	60fb      	str	r3, [r7, #12]
 8007b22:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8007b24:	bf00      	nop
 8007b26:	3728      	adds	r7, #40	; 0x28
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}
 8007b2c:	40005400 	.word	0x40005400
 8007b30:	40023800 	.word	0x40023800
 8007b34:	40020400 	.word	0x40020400

08007b38 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b08a      	sub	sp, #40	; 0x28
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007b40:	f107 0314 	add.w	r3, r7, #20
 8007b44:	2200      	movs	r2, #0
 8007b46:	601a      	str	r2, [r3, #0]
 8007b48:	605a      	str	r2, [r3, #4]
 8007b4a:	609a      	str	r2, [r3, #8]
 8007b4c:	60da      	str	r2, [r3, #12]
 8007b4e:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a28      	ldr	r2, [pc, #160]	; (8007bf8 <HAL_I2S_MspInit+0xc0>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d14a      	bne.n	8007bf0 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	613b      	str	r3, [r7, #16]
 8007b5e:	4b27      	ldr	r3, [pc, #156]	; (8007bfc <HAL_I2S_MspInit+0xc4>)
 8007b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b62:	4a26      	ldr	r2, [pc, #152]	; (8007bfc <HAL_I2S_MspInit+0xc4>)
 8007b64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b68:	6413      	str	r3, [r2, #64]	; 0x40
 8007b6a:	4b24      	ldr	r3, [pc, #144]	; (8007bfc <HAL_I2S_MspInit+0xc4>)
 8007b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b6e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007b72:	613b      	str	r3, [r7, #16]
 8007b74:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007b76:	2300      	movs	r3, #0
 8007b78:	60fb      	str	r3, [r7, #12]
 8007b7a:	4b20      	ldr	r3, [pc, #128]	; (8007bfc <HAL_I2S_MspInit+0xc4>)
 8007b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b7e:	4a1f      	ldr	r2, [pc, #124]	; (8007bfc <HAL_I2S_MspInit+0xc4>)
 8007b80:	f043 0301 	orr.w	r3, r3, #1
 8007b84:	6313      	str	r3, [r2, #48]	; 0x30
 8007b86:	4b1d      	ldr	r3, [pc, #116]	; (8007bfc <HAL_I2S_MspInit+0xc4>)
 8007b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b8a:	f003 0301 	and.w	r3, r3, #1
 8007b8e:	60fb      	str	r3, [r7, #12]
 8007b90:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007b92:	2300      	movs	r3, #0
 8007b94:	60bb      	str	r3, [r7, #8]
 8007b96:	4b19      	ldr	r3, [pc, #100]	; (8007bfc <HAL_I2S_MspInit+0xc4>)
 8007b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b9a:	4a18      	ldr	r2, [pc, #96]	; (8007bfc <HAL_I2S_MspInit+0xc4>)
 8007b9c:	f043 0304 	orr.w	r3, r3, #4
 8007ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8007ba2:	4b16      	ldr	r3, [pc, #88]	; (8007bfc <HAL_I2S_MspInit+0xc4>)
 8007ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ba6:	f003 0304 	and.w	r3, r3, #4
 8007baa:	60bb      	str	r3, [r7, #8]
 8007bac:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD 
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8007bae:	2310      	movs	r3, #16
 8007bb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007bb2:	2302      	movs	r3, #2
 8007bb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8007bbe:	2306      	movs	r3, #6
 8007bc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8007bc2:	f107 0314 	add.w	r3, r7, #20
 8007bc6:	4619      	mov	r1, r3
 8007bc8:	480d      	ldr	r0, [pc, #52]	; (8007c00 <HAL_I2S_MspInit+0xc8>)
 8007bca:	f7f8 fe77 	bl	80008bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8007bce:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8007bd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007bd4:	2302      	movs	r3, #2
 8007bd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8007be0:	2306      	movs	r3, #6
 8007be2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007be4:	f107 0314 	add.w	r3, r7, #20
 8007be8:	4619      	mov	r1, r3
 8007bea:	4806      	ldr	r0, [pc, #24]	; (8007c04 <HAL_I2S_MspInit+0xcc>)
 8007bec:	f7f8 fe66 	bl	80008bc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8007bf0:	bf00      	nop
 8007bf2:	3728      	adds	r7, #40	; 0x28
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bd80      	pop	{r7, pc}
 8007bf8:	40003c00 	.word	0x40003c00
 8007bfc:	40023800 	.word	0x40023800
 8007c00:	40020000 	.word	0x40020000
 8007c04:	40020800 	.word	0x40020800

08007c08 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b08a      	sub	sp, #40	; 0x28
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007c10:	f107 0314 	add.w	r3, r7, #20
 8007c14:	2200      	movs	r2, #0
 8007c16:	601a      	str	r2, [r3, #0]
 8007c18:	605a      	str	r2, [r3, #4]
 8007c1a:	609a      	str	r2, [r3, #8]
 8007c1c:	60da      	str	r2, [r3, #12]
 8007c1e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	4a19      	ldr	r2, [pc, #100]	; (8007c8c <HAL_SPI_MspInit+0x84>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d12b      	bne.n	8007c82 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	613b      	str	r3, [r7, #16]
 8007c2e:	4b18      	ldr	r3, [pc, #96]	; (8007c90 <HAL_SPI_MspInit+0x88>)
 8007c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c32:	4a17      	ldr	r2, [pc, #92]	; (8007c90 <HAL_SPI_MspInit+0x88>)
 8007c34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007c38:	6453      	str	r3, [r2, #68]	; 0x44
 8007c3a:	4b15      	ldr	r3, [pc, #84]	; (8007c90 <HAL_SPI_MspInit+0x88>)
 8007c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007c42:	613b      	str	r3, [r7, #16]
 8007c44:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007c46:	2300      	movs	r3, #0
 8007c48:	60fb      	str	r3, [r7, #12]
 8007c4a:	4b11      	ldr	r3, [pc, #68]	; (8007c90 <HAL_SPI_MspInit+0x88>)
 8007c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c4e:	4a10      	ldr	r2, [pc, #64]	; (8007c90 <HAL_SPI_MspInit+0x88>)
 8007c50:	f043 0301 	orr.w	r3, r3, #1
 8007c54:	6313      	str	r3, [r2, #48]	; 0x30
 8007c56:	4b0e      	ldr	r3, [pc, #56]	; (8007c90 <HAL_SPI_MspInit+0x88>)
 8007c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c5a:	f003 0301 	and.w	r3, r3, #1
 8007c5e:	60fb      	str	r3, [r7, #12]
 8007c60:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8007c62:	23e0      	movs	r3, #224	; 0xe0
 8007c64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c66:	2302      	movs	r3, #2
 8007c68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8007c72:	2305      	movs	r3, #5
 8007c74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007c76:	f107 0314 	add.w	r3, r7, #20
 8007c7a:	4619      	mov	r1, r3
 8007c7c:	4805      	ldr	r0, [pc, #20]	; (8007c94 <HAL_SPI_MspInit+0x8c>)
 8007c7e:	f7f8 fe1d 	bl	80008bc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8007c82:	bf00      	nop
 8007c84:	3728      	adds	r7, #40	; 0x28
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}
 8007c8a:	bf00      	nop
 8007c8c:	40013000 	.word	0x40013000
 8007c90:	40023800 	.word	0x40023800
 8007c94:	40020000 	.word	0x40020000

08007c98 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b086      	sub	sp, #24
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4a2a      	ldr	r2, [pc, #168]	; (8007d50 <HAL_TIM_Base_MspInit+0xb8>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d116      	bne.n	8007cd8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007caa:	2300      	movs	r3, #0
 8007cac:	617b      	str	r3, [r7, #20]
 8007cae:	4b29      	ldr	r3, [pc, #164]	; (8007d54 <HAL_TIM_Base_MspInit+0xbc>)
 8007cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cb2:	4a28      	ldr	r2, [pc, #160]	; (8007d54 <HAL_TIM_Base_MspInit+0xbc>)
 8007cb4:	f043 0302 	orr.w	r3, r3, #2
 8007cb8:	6413      	str	r3, [r2, #64]	; 0x40
 8007cba:	4b26      	ldr	r3, [pc, #152]	; (8007d54 <HAL_TIM_Base_MspInit+0xbc>)
 8007cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cbe:	f003 0302 	and.w	r3, r3, #2
 8007cc2:	617b      	str	r3, [r7, #20]
 8007cc4:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	2100      	movs	r1, #0
 8007cca:	201d      	movs	r0, #29
 8007ccc:	f7f8 fdbf 	bl	800084e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8007cd0:	201d      	movs	r0, #29
 8007cd2:	f7f8 fdd8 	bl	8000886 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8007cd6:	e036      	b.n	8007d46 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM4)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4a1e      	ldr	r2, [pc, #120]	; (8007d58 <HAL_TIM_Base_MspInit+0xc0>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d116      	bne.n	8007d10 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	613b      	str	r3, [r7, #16]
 8007ce6:	4b1b      	ldr	r3, [pc, #108]	; (8007d54 <HAL_TIM_Base_MspInit+0xbc>)
 8007ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cea:	4a1a      	ldr	r2, [pc, #104]	; (8007d54 <HAL_TIM_Base_MspInit+0xbc>)
 8007cec:	f043 0304 	orr.w	r3, r3, #4
 8007cf0:	6413      	str	r3, [r2, #64]	; 0x40
 8007cf2:	4b18      	ldr	r3, [pc, #96]	; (8007d54 <HAL_TIM_Base_MspInit+0xbc>)
 8007cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cf6:	f003 0304 	and.w	r3, r3, #4
 8007cfa:	613b      	str	r3, [r7, #16]
 8007cfc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8007cfe:	2200      	movs	r2, #0
 8007d00:	2100      	movs	r1, #0
 8007d02:	201e      	movs	r0, #30
 8007d04:	f7f8 fda3 	bl	800084e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8007d08:	201e      	movs	r0, #30
 8007d0a:	f7f8 fdbc 	bl	8000886 <HAL_NVIC_EnableIRQ>
}
 8007d0e:	e01a      	b.n	8007d46 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM5)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a11      	ldr	r2, [pc, #68]	; (8007d5c <HAL_TIM_Base_MspInit+0xc4>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d115      	bne.n	8007d46 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	60fb      	str	r3, [r7, #12]
 8007d1e:	4b0d      	ldr	r3, [pc, #52]	; (8007d54 <HAL_TIM_Base_MspInit+0xbc>)
 8007d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d22:	4a0c      	ldr	r2, [pc, #48]	; (8007d54 <HAL_TIM_Base_MspInit+0xbc>)
 8007d24:	f043 0308 	orr.w	r3, r3, #8
 8007d28:	6413      	str	r3, [r2, #64]	; 0x40
 8007d2a:	4b0a      	ldr	r3, [pc, #40]	; (8007d54 <HAL_TIM_Base_MspInit+0xbc>)
 8007d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d2e:	f003 0308 	and.w	r3, r3, #8
 8007d32:	60fb      	str	r3, [r7, #12]
 8007d34:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8007d36:	2200      	movs	r2, #0
 8007d38:	2100      	movs	r1, #0
 8007d3a:	2032      	movs	r0, #50	; 0x32
 8007d3c:	f7f8 fd87 	bl	800084e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8007d40:	2032      	movs	r0, #50	; 0x32
 8007d42:	f7f8 fda0 	bl	8000886 <HAL_NVIC_EnableIRQ>
}
 8007d46:	bf00      	nop
 8007d48:	3718      	adds	r7, #24
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}
 8007d4e:	bf00      	nop
 8007d50:	40000400 	.word	0x40000400
 8007d54:	40023800 	.word	0x40023800
 8007d58:	40000800 	.word	0x40000800
 8007d5c:	40000c00 	.word	0x40000c00

08007d60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b08a      	sub	sp, #40	; 0x28
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007d68:	f107 0314 	add.w	r3, r7, #20
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	601a      	str	r2, [r3, #0]
 8007d70:	605a      	str	r2, [r3, #4]
 8007d72:	609a      	str	r2, [r3, #8]
 8007d74:	60da      	str	r2, [r3, #12]
 8007d76:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a19      	ldr	r2, [pc, #100]	; (8007de4 <HAL_UART_MspInit+0x84>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d12b      	bne.n	8007dda <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8007d82:	2300      	movs	r3, #0
 8007d84:	613b      	str	r3, [r7, #16]
 8007d86:	4b18      	ldr	r3, [pc, #96]	; (8007de8 <HAL_UART_MspInit+0x88>)
 8007d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d8a:	4a17      	ldr	r2, [pc, #92]	; (8007de8 <HAL_UART_MspInit+0x88>)
 8007d8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007d90:	6413      	str	r3, [r2, #64]	; 0x40
 8007d92:	4b15      	ldr	r3, [pc, #84]	; (8007de8 <HAL_UART_MspInit+0x88>)
 8007d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d9a:	613b      	str	r3, [r7, #16]
 8007d9c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007d9e:	2300      	movs	r3, #0
 8007da0:	60fb      	str	r3, [r7, #12]
 8007da2:	4b11      	ldr	r3, [pc, #68]	; (8007de8 <HAL_UART_MspInit+0x88>)
 8007da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007da6:	4a10      	ldr	r2, [pc, #64]	; (8007de8 <HAL_UART_MspInit+0x88>)
 8007da8:	f043 0301 	orr.w	r3, r3, #1
 8007dac:	6313      	str	r3, [r2, #48]	; 0x30
 8007dae:	4b0e      	ldr	r3, [pc, #56]	; (8007de8 <HAL_UART_MspInit+0x88>)
 8007db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007db2:	f003 0301 	and.w	r3, r3, #1
 8007db6:	60fb      	str	r3, [r7, #12]
 8007db8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8007dba:	230c      	movs	r3, #12
 8007dbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007dbe:	2302      	movs	r3, #2
 8007dc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007dc6:	2303      	movs	r3, #3
 8007dc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8007dca:	2307      	movs	r3, #7
 8007dcc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007dce:	f107 0314 	add.w	r3, r7, #20
 8007dd2:	4619      	mov	r1, r3
 8007dd4:	4805      	ldr	r0, [pc, #20]	; (8007dec <HAL_UART_MspInit+0x8c>)
 8007dd6:	f7f8 fd71 	bl	80008bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8007dda:	bf00      	nop
 8007ddc:	3728      	adds	r7, #40	; 0x28
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}
 8007de2:	bf00      	nop
 8007de4:	40004400 	.word	0x40004400
 8007de8:	40023800 	.word	0x40023800
 8007dec:	40020000 	.word	0x40020000

08007df0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007df0:	b480      	push	{r7}
 8007df2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007df4:	bf00      	nop
 8007df6:	46bd      	mov	sp, r7
 8007df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfc:	4770      	bx	lr

08007dfe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007dfe:	b480      	push	{r7}
 8007e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007e02:	e7fe      	b.n	8007e02 <HardFault_Handler+0x4>

08007e04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007e04:	b480      	push	{r7}
 8007e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007e08:	e7fe      	b.n	8007e08 <MemManage_Handler+0x4>

08007e0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007e0a:	b480      	push	{r7}
 8007e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007e0e:	e7fe      	b.n	8007e0e <BusFault_Handler+0x4>

08007e10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007e10:	b480      	push	{r7}
 8007e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007e14:	e7fe      	b.n	8007e14 <UsageFault_Handler+0x4>

08007e16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007e16:	b480      	push	{r7}
 8007e18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007e1a:	bf00      	nop
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e22:	4770      	bx	lr

08007e24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007e24:	b480      	push	{r7}
 8007e26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007e28:	bf00      	nop
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e30:	4770      	bx	lr

08007e32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007e32:	b480      	push	{r7}
 8007e34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007e36:	bf00      	nop
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3e:	4770      	bx	lr

08007e40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007e44:	f7f8 fbe6 	bl	8000614 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007e48:	bf00      	nop
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8007e50:	2001      	movs	r0, #1
 8007e52:	f7f8 ff01 	bl	8000c58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8007e56:	bf00      	nop
 8007e58:	bd80      	pop	{r7, pc}
	...

08007e5c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8007e60:	4802      	ldr	r0, [pc, #8]	; (8007e6c <TIM3_IRQHandler+0x10>)
 8007e62:	f7fb ff6c 	bl	8003d3e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8007e66:	bf00      	nop
 8007e68:	bd80      	pop	{r7, pc}
 8007e6a:	bf00      	nop
 8007e6c:	200001a0 	.word	0x200001a0

08007e70 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8007e74:	4802      	ldr	r0, [pc, #8]	; (8007e80 <TIM4_IRQHandler+0x10>)
 8007e76:	f7fb ff62 	bl	8003d3e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8007e7a:	bf00      	nop
 8007e7c:	bd80      	pop	{r7, pc}
 8007e7e:	bf00      	nop
 8007e80:	200000cc 	.word	0x200000cc

08007e84 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8007e88:	4802      	ldr	r0, [pc, #8]	; (8007e94 <TIM5_IRQHandler+0x10>)
 8007e8a:	f7fb ff58 	bl	8003d3e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8007e8e:	bf00      	nop
 8007e90:	bd80      	pop	{r7, pc}
 8007e92:	bf00      	nop
 8007e94:	20000160 	.word	0x20000160

08007e98 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8007e9c:	4802      	ldr	r0, [pc, #8]	; (8007ea8 <OTG_FS_IRQHandler+0x10>)
 8007e9e:	f7f9 f983 	bl	80011a8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8007ea2:	bf00      	nop
 8007ea4:	bd80      	pop	{r7, pc}
 8007ea6:	bf00      	nop
 8007ea8:	2000068c 	.word	0x2000068c

08007eac <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b084      	sub	sp, #16
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007eb4:	4b11      	ldr	r3, [pc, #68]	; (8007efc <_sbrk+0x50>)
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d102      	bne.n	8007ec2 <_sbrk+0x16>
		heap_end = &end;
 8007ebc:	4b0f      	ldr	r3, [pc, #60]	; (8007efc <_sbrk+0x50>)
 8007ebe:	4a10      	ldr	r2, [pc, #64]	; (8007f00 <_sbrk+0x54>)
 8007ec0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8007ec2:	4b0e      	ldr	r3, [pc, #56]	; (8007efc <_sbrk+0x50>)
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007ec8:	4b0c      	ldr	r3, [pc, #48]	; (8007efc <_sbrk+0x50>)
 8007eca:	681a      	ldr	r2, [r3, #0]
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	4413      	add	r3, r2
 8007ed0:	466a      	mov	r2, sp
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d907      	bls.n	8007ee6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8007ed6:	f000 fb7d 	bl	80085d4 <__errno>
 8007eda:	4602      	mov	r2, r0
 8007edc:	230c      	movs	r3, #12
 8007ede:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007ee0:	f04f 33ff 	mov.w	r3, #4294967295
 8007ee4:	e006      	b.n	8007ef4 <_sbrk+0x48>
	}

	heap_end += incr;
 8007ee6:	4b05      	ldr	r3, [pc, #20]	; (8007efc <_sbrk+0x50>)
 8007ee8:	681a      	ldr	r2, [r3, #0]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	4413      	add	r3, r2
 8007eee:	4a03      	ldr	r2, [pc, #12]	; (8007efc <_sbrk+0x50>)
 8007ef0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3710      	adds	r7, #16
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}
 8007efc:	200000b8 	.word	0x200000b8
 8007f00:	20000958 	.word	0x20000958

08007f04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007f04:	b480      	push	{r7}
 8007f06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007f08:	4b16      	ldr	r3, [pc, #88]	; (8007f64 <SystemInit+0x60>)
 8007f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f0e:	4a15      	ldr	r2, [pc, #84]	; (8007f64 <SystemInit+0x60>)
 8007f10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007f14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8007f18:	4b13      	ldr	r3, [pc, #76]	; (8007f68 <SystemInit+0x64>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a12      	ldr	r2, [pc, #72]	; (8007f68 <SystemInit+0x64>)
 8007f1e:	f043 0301 	orr.w	r3, r3, #1
 8007f22:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007f24:	4b10      	ldr	r3, [pc, #64]	; (8007f68 <SystemInit+0x64>)
 8007f26:	2200      	movs	r2, #0
 8007f28:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8007f2a:	4b0f      	ldr	r3, [pc, #60]	; (8007f68 <SystemInit+0x64>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a0e      	ldr	r2, [pc, #56]	; (8007f68 <SystemInit+0x64>)
 8007f30:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007f34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007f38:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8007f3a:	4b0b      	ldr	r3, [pc, #44]	; (8007f68 <SystemInit+0x64>)
 8007f3c:	4a0b      	ldr	r2, [pc, #44]	; (8007f6c <SystemInit+0x68>)
 8007f3e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8007f40:	4b09      	ldr	r3, [pc, #36]	; (8007f68 <SystemInit+0x64>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4a08      	ldr	r2, [pc, #32]	; (8007f68 <SystemInit+0x64>)
 8007f46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007f4a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8007f4c:	4b06      	ldr	r3, [pc, #24]	; (8007f68 <SystemInit+0x64>)
 8007f4e:	2200      	movs	r2, #0
 8007f50:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007f52:	4b04      	ldr	r3, [pc, #16]	; (8007f64 <SystemInit+0x60>)
 8007f54:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007f58:	609a      	str	r2, [r3, #8]
#endif
}
 8007f5a:	bf00      	nop
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f62:	4770      	bx	lr
 8007f64:	e000ed00 	.word	0xe000ed00
 8007f68:	40023800 	.word	0x40023800
 8007f6c:	24003010 	.word	0x24003010

08007f70 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007f74:	2201      	movs	r2, #1
 8007f76:	490e      	ldr	r1, [pc, #56]	; (8007fb0 <MX_USB_HOST_Init+0x40>)
 8007f78:	480e      	ldr	r0, [pc, #56]	; (8007fb4 <MX_USB_HOST_Init+0x44>)
 8007f7a:	f7fd ff89 	bl	8005e90 <USBH_Init>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d001      	beq.n	8007f88 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007f84:	f7ff fd60 	bl	8007a48 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8007f88:	490b      	ldr	r1, [pc, #44]	; (8007fb8 <MX_USB_HOST_Init+0x48>)
 8007f8a:	480a      	ldr	r0, [pc, #40]	; (8007fb4 <MX_USB_HOST_Init+0x44>)
 8007f8c:	f7fd fff3 	bl	8005f76 <USBH_RegisterClass>
 8007f90:	4603      	mov	r3, r0
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d001      	beq.n	8007f9a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8007f96:	f7ff fd57 	bl	8007a48 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8007f9a:	4806      	ldr	r0, [pc, #24]	; (8007fb4 <MX_USB_HOST_Init+0x44>)
 8007f9c:	f7fe f878 	bl	8006090 <USBH_Start>
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d001      	beq.n	8007faa <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8007fa6:	f7ff fd4f 	bl	8007a48 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8007faa:	bf00      	nop
 8007fac:	bd80      	pop	{r7, pc}
 8007fae:	bf00      	nop
 8007fb0:	08007fd1 	.word	0x08007fd1
 8007fb4:	200002c0 	.word	0x200002c0
 8007fb8:	20000008 	.word	0x20000008

08007fbc <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007fc0:	4802      	ldr	r0, [pc, #8]	; (8007fcc <MX_USB_HOST_Process+0x10>)
 8007fc2:	f7fe f875 	bl	80060b0 <USBH_Process>
}
 8007fc6:	bf00      	nop
 8007fc8:	bd80      	pop	{r7, pc}
 8007fca:	bf00      	nop
 8007fcc:	200002c0 	.word	0x200002c0

08007fd0 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b083      	sub	sp, #12
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
 8007fd8:	460b      	mov	r3, r1
 8007fda:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007fdc:	78fb      	ldrb	r3, [r7, #3]
 8007fde:	3b01      	subs	r3, #1
 8007fe0:	2b04      	cmp	r3, #4
 8007fe2:	d819      	bhi.n	8008018 <USBH_UserProcess+0x48>
 8007fe4:	a201      	add	r2, pc, #4	; (adr r2, 8007fec <USBH_UserProcess+0x1c>)
 8007fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fea:	bf00      	nop
 8007fec:	08008019 	.word	0x08008019
 8007ff0:	08008009 	.word	0x08008009
 8007ff4:	08008019 	.word	0x08008019
 8007ff8:	08008011 	.word	0x08008011
 8007ffc:	08008001 	.word	0x08008001
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8008000:	4b09      	ldr	r3, [pc, #36]	; (8008028 <USBH_UserProcess+0x58>)
 8008002:	2203      	movs	r2, #3
 8008004:	701a      	strb	r2, [r3, #0]
  break;
 8008006:	e008      	b.n	800801a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8008008:	4b07      	ldr	r3, [pc, #28]	; (8008028 <USBH_UserProcess+0x58>)
 800800a:	2202      	movs	r2, #2
 800800c:	701a      	strb	r2, [r3, #0]
  break;
 800800e:	e004      	b.n	800801a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8008010:	4b05      	ldr	r3, [pc, #20]	; (8008028 <USBH_UserProcess+0x58>)
 8008012:	2201      	movs	r2, #1
 8008014:	701a      	strb	r2, [r3, #0]
  break;
 8008016:	e000      	b.n	800801a <USBH_UserProcess+0x4a>

  default:
  break;
 8008018:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800801a:	bf00      	nop
 800801c:	370c      	adds	r7, #12
 800801e:	46bd      	mov	sp, r7
 8008020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008024:	4770      	bx	lr
 8008026:	bf00      	nop
 8008028:	200000bc 	.word	0x200000bc

0800802c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b08a      	sub	sp, #40	; 0x28
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008034:	f107 0314 	add.w	r3, r7, #20
 8008038:	2200      	movs	r2, #0
 800803a:	601a      	str	r2, [r3, #0]
 800803c:	605a      	str	r2, [r3, #4]
 800803e:	609a      	str	r2, [r3, #8]
 8008040:	60da      	str	r2, [r3, #12]
 8008042:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800804c:	d147      	bne.n	80080de <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800804e:	2300      	movs	r3, #0
 8008050:	613b      	str	r3, [r7, #16]
 8008052:	4b25      	ldr	r3, [pc, #148]	; (80080e8 <HAL_HCD_MspInit+0xbc>)
 8008054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008056:	4a24      	ldr	r2, [pc, #144]	; (80080e8 <HAL_HCD_MspInit+0xbc>)
 8008058:	f043 0301 	orr.w	r3, r3, #1
 800805c:	6313      	str	r3, [r2, #48]	; 0x30
 800805e:	4b22      	ldr	r3, [pc, #136]	; (80080e8 <HAL_HCD_MspInit+0xbc>)
 8008060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008062:	f003 0301 	and.w	r3, r3, #1
 8008066:	613b      	str	r3, [r7, #16]
 8008068:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800806a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800806e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008070:	2300      	movs	r3, #0
 8008072:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008074:	2300      	movs	r3, #0
 8008076:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008078:	f107 0314 	add.w	r3, r7, #20
 800807c:	4619      	mov	r1, r3
 800807e:	481b      	ldr	r0, [pc, #108]	; (80080ec <HAL_HCD_MspInit+0xc0>)
 8008080:	f7f8 fc1c 	bl	80008bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008084:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008088:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800808a:	2302      	movs	r3, #2
 800808c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800808e:	2300      	movs	r3, #0
 8008090:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008092:	2300      	movs	r3, #0
 8008094:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008096:	230a      	movs	r3, #10
 8008098:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800809a:	f107 0314 	add.w	r3, r7, #20
 800809e:	4619      	mov	r1, r3
 80080a0:	4812      	ldr	r0, [pc, #72]	; (80080ec <HAL_HCD_MspInit+0xc0>)
 80080a2:	f7f8 fc0b 	bl	80008bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80080a6:	4b10      	ldr	r3, [pc, #64]	; (80080e8 <HAL_HCD_MspInit+0xbc>)
 80080a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080aa:	4a0f      	ldr	r2, [pc, #60]	; (80080e8 <HAL_HCD_MspInit+0xbc>)
 80080ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080b0:	6353      	str	r3, [r2, #52]	; 0x34
 80080b2:	2300      	movs	r3, #0
 80080b4:	60fb      	str	r3, [r7, #12]
 80080b6:	4b0c      	ldr	r3, [pc, #48]	; (80080e8 <HAL_HCD_MspInit+0xbc>)
 80080b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080ba:	4a0b      	ldr	r2, [pc, #44]	; (80080e8 <HAL_HCD_MspInit+0xbc>)
 80080bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80080c0:	6453      	str	r3, [r2, #68]	; 0x44
 80080c2:	4b09      	ldr	r3, [pc, #36]	; (80080e8 <HAL_HCD_MspInit+0xbc>)
 80080c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80080ca:	60fb      	str	r3, [r7, #12]
 80080cc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80080ce:	2200      	movs	r2, #0
 80080d0:	2100      	movs	r1, #0
 80080d2:	2043      	movs	r0, #67	; 0x43
 80080d4:	f7f8 fbbb 	bl	800084e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80080d8:	2043      	movs	r0, #67	; 0x43
 80080da:	f7f8 fbd4 	bl	8000886 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80080de:	bf00      	nop
 80080e0:	3728      	adds	r7, #40	; 0x28
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd80      	pop	{r7, pc}
 80080e6:	bf00      	nop
 80080e8:	40023800 	.word	0x40023800
 80080ec:	40020000 	.word	0x40020000

080080f0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b082      	sub	sp, #8
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80080fe:	4618      	mov	r0, r3
 8008100:	f7fe fa87 	bl	8006612 <USBH_LL_IncTimer>
}
 8008104:	bf00      	nop
 8008106:	3708      	adds	r7, #8
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b082      	sub	sp, #8
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800811a:	4618      	mov	r0, r3
 800811c:	f7fe facc 	bl	80066b8 <USBH_LL_Connect>
}
 8008120:	bf00      	nop
 8008122:	3708      	adds	r7, #8
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}

08008128 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b082      	sub	sp, #8
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008136:	4618      	mov	r0, r3
 8008138:	f7fe fae4 	bl	8006704 <USBH_LL_Disconnect>
}
 800813c:	bf00      	nop
 800813e:	3708      	adds	r7, #8
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}

08008144 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8008144:	b480      	push	{r7}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
 800814c:	460b      	mov	r3, r1
 800814e:	70fb      	strb	r3, [r7, #3]
 8008150:	4613      	mov	r3, r2
 8008152:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8008154:	bf00      	nop
 8008156:	370c      	adds	r7, #12
 8008158:	46bd      	mov	sp, r7
 800815a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815e:	4770      	bx	lr

08008160 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b082      	sub	sp, #8
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800816e:	4618      	mov	r0, r3
 8008170:	f7fe fa79 	bl	8006666 <USBH_LL_PortEnabled>
} 
 8008174:	bf00      	nop
 8008176:	3708      	adds	r7, #8
 8008178:	46bd      	mov	sp, r7
 800817a:	bd80      	pop	{r7, pc}

0800817c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b082      	sub	sp, #8
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800818a:	4618      	mov	r0, r3
 800818c:	f7fe fa79 	bl	8006682 <USBH_LL_PortDisabled>
} 
 8008190:	bf00      	nop
 8008192:	3708      	adds	r7, #8
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}

08008198 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b082      	sub	sp, #8
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 80081a6:	2b01      	cmp	r3, #1
 80081a8:	d12a      	bne.n	8008200 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80081aa:	4a18      	ldr	r2, [pc, #96]	; (800820c <USBH_LL_Init+0x74>)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	4a15      	ldr	r2, [pc, #84]	; (800820c <USBH_LL_Init+0x74>)
 80081b6:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80081ba:	4b14      	ldr	r3, [pc, #80]	; (800820c <USBH_LL_Init+0x74>)
 80081bc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80081c0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80081c2:	4b12      	ldr	r3, [pc, #72]	; (800820c <USBH_LL_Init+0x74>)
 80081c4:	2208      	movs	r2, #8
 80081c6:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80081c8:	4b10      	ldr	r3, [pc, #64]	; (800820c <USBH_LL_Init+0x74>)
 80081ca:	2201      	movs	r2, #1
 80081cc:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80081ce:	4b0f      	ldr	r3, [pc, #60]	; (800820c <USBH_LL_Init+0x74>)
 80081d0:	2200      	movs	r2, #0
 80081d2:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80081d4:	4b0d      	ldr	r3, [pc, #52]	; (800820c <USBH_LL_Init+0x74>)
 80081d6:	2202      	movs	r2, #2
 80081d8:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80081da:	4b0c      	ldr	r3, [pc, #48]	; (800820c <USBH_LL_Init+0x74>)
 80081dc:	2200      	movs	r2, #0
 80081de:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80081e0:	480a      	ldr	r0, [pc, #40]	; (800820c <USBH_LL_Init+0x74>)
 80081e2:	f7f8 fd5c 	bl	8000c9e <HAL_HCD_Init>
 80081e6:	4603      	mov	r3, r0
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d001      	beq.n	80081f0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80081ec:	f7ff fc2c 	bl	8007a48 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80081f0:	4806      	ldr	r0, [pc, #24]	; (800820c <USBH_LL_Init+0x74>)
 80081f2:	f7f9 f957 	bl	80014a4 <HAL_HCD_GetCurrentFrame>
 80081f6:	4603      	mov	r3, r0
 80081f8:	4619      	mov	r1, r3
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f7fe f9fa 	bl	80065f4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8008200:	2300      	movs	r3, #0
}
 8008202:	4618      	mov	r0, r3
 8008204:	3708      	adds	r7, #8
 8008206:	46bd      	mov	sp, r7
 8008208:	bd80      	pop	{r7, pc}
 800820a:	bf00      	nop
 800820c:	2000068c 	.word	0x2000068c

08008210 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b084      	sub	sp, #16
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008218:	2300      	movs	r3, #0
 800821a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800821c:	2300      	movs	r3, #0
 800821e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008226:	4618      	mov	r0, r3
 8008228:	f7f9 f8c4 	bl	80013b4 <HAL_HCD_Start>
 800822c:	4603      	mov	r3, r0
 800822e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008230:	7bfb      	ldrb	r3, [r7, #15]
 8008232:	4618      	mov	r0, r3
 8008234:	f000 f95c 	bl	80084f0 <USBH_Get_USB_Status>
 8008238:	4603      	mov	r3, r0
 800823a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800823c:	7bbb      	ldrb	r3, [r7, #14]
}
 800823e:	4618      	mov	r0, r3
 8008240:	3710      	adds	r7, #16
 8008242:	46bd      	mov	sp, r7
 8008244:	bd80      	pop	{r7, pc}

08008246 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8008246:	b580      	push	{r7, lr}
 8008248:	b084      	sub	sp, #16
 800824a:	af00      	add	r7, sp, #0
 800824c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800824e:	2300      	movs	r3, #0
 8008250:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008252:	2300      	movs	r3, #0
 8008254:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800825c:	4618      	mov	r0, r3
 800825e:	f7f9 f8cc 	bl	80013fa <HAL_HCD_Stop>
 8008262:	4603      	mov	r3, r0
 8008264:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008266:	7bfb      	ldrb	r3, [r7, #15]
 8008268:	4618      	mov	r0, r3
 800826a:	f000 f941 	bl	80084f0 <USBH_Get_USB_Status>
 800826e:	4603      	mov	r3, r0
 8008270:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8008272:	7bbb      	ldrb	r3, [r7, #14]
}
 8008274:	4618      	mov	r0, r3
 8008276:	3710      	adds	r7, #16
 8008278:	46bd      	mov	sp, r7
 800827a:	bd80      	pop	{r7, pc}

0800827c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b084      	sub	sp, #16
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8008284:	2301      	movs	r3, #1
 8008286:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800828e:	4618      	mov	r0, r3
 8008290:	f7f9 f916 	bl	80014c0 <HAL_HCD_GetCurrentSpeed>
 8008294:	4603      	mov	r3, r0
 8008296:	2b01      	cmp	r3, #1
 8008298:	d007      	beq.n	80082aa <USBH_LL_GetSpeed+0x2e>
 800829a:	2b01      	cmp	r3, #1
 800829c:	d302      	bcc.n	80082a4 <USBH_LL_GetSpeed+0x28>
 800829e:	2b02      	cmp	r3, #2
 80082a0:	d006      	beq.n	80082b0 <USBH_LL_GetSpeed+0x34>
 80082a2:	e008      	b.n	80082b6 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80082a4:	2300      	movs	r3, #0
 80082a6:	73fb      	strb	r3, [r7, #15]
    break;
 80082a8:	e008      	b.n	80082bc <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 80082aa:	2301      	movs	r3, #1
 80082ac:	73fb      	strb	r3, [r7, #15]
    break;
 80082ae:	e005      	b.n	80082bc <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 80082b0:	2302      	movs	r3, #2
 80082b2:	73fb      	strb	r3, [r7, #15]
    break;
 80082b4:	e002      	b.n	80082bc <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 80082b6:	2301      	movs	r3, #1
 80082b8:	73fb      	strb	r3, [r7, #15]
    break;
 80082ba:	bf00      	nop
  }
  return  speed;
 80082bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3710      	adds	r7, #16
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}

080082c6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80082c6:	b580      	push	{r7, lr}
 80082c8:	b084      	sub	sp, #16
 80082ca:	af00      	add	r7, sp, #0
 80082cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80082ce:	2300      	movs	r3, #0
 80082d0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80082d2:	2300      	movs	r3, #0
 80082d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80082dc:	4618      	mov	r0, r3
 80082de:	f7f9 f8a9 	bl	8001434 <HAL_HCD_ResetPort>
 80082e2:	4603      	mov	r3, r0
 80082e4:	73fb      	strb	r3, [r7, #15]
  
  usb_status = USBH_Get_USB_Status(hal_status);
 80082e6:	7bfb      	ldrb	r3, [r7, #15]
 80082e8:	4618      	mov	r0, r3
 80082ea:	f000 f901 	bl	80084f0 <USBH_Get_USB_Status>
 80082ee:	4603      	mov	r3, r0
 80082f0:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80082f2:	7bbb      	ldrb	r3, [r7, #14]
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3710      	adds	r7, #16
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}

080082fc <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b082      	sub	sp, #8
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
 8008304:	460b      	mov	r3, r1
 8008306:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800830e:	78fa      	ldrb	r2, [r7, #3]
 8008310:	4611      	mov	r1, r2
 8008312:	4618      	mov	r0, r3
 8008314:	f7f9 f8b1 	bl	800147a <HAL_HCD_HC_GetXferCount>
 8008318:	4603      	mov	r3, r0
}
 800831a:	4618      	mov	r0, r3
 800831c:	3708      	adds	r7, #8
 800831e:	46bd      	mov	sp, r7
 8008320:	bd80      	pop	{r7, pc}

08008322 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008322:	b590      	push	{r4, r7, lr}
 8008324:	b089      	sub	sp, #36	; 0x24
 8008326:	af04      	add	r7, sp, #16
 8008328:	6078      	str	r0, [r7, #4]
 800832a:	4608      	mov	r0, r1
 800832c:	4611      	mov	r1, r2
 800832e:	461a      	mov	r2, r3
 8008330:	4603      	mov	r3, r0
 8008332:	70fb      	strb	r3, [r7, #3]
 8008334:	460b      	mov	r3, r1
 8008336:	70bb      	strb	r3, [r7, #2]
 8008338:	4613      	mov	r3, r2
 800833a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800833c:	2300      	movs	r3, #0
 800833e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008340:	2300      	movs	r3, #0
 8008342:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800834a:	787c      	ldrb	r4, [r7, #1]
 800834c:	78ba      	ldrb	r2, [r7, #2]
 800834e:	78f9      	ldrb	r1, [r7, #3]
 8008350:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008352:	9302      	str	r3, [sp, #8]
 8008354:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008358:	9301      	str	r3, [sp, #4]
 800835a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800835e:	9300      	str	r3, [sp, #0]
 8008360:	4623      	mov	r3, r4
 8008362:	f7f8 fcfe 	bl	8000d62 <HAL_HCD_HC_Init>
 8008366:	4603      	mov	r3, r0
 8008368:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800836a:	7bfb      	ldrb	r3, [r7, #15]
 800836c:	4618      	mov	r0, r3
 800836e:	f000 f8bf 	bl	80084f0 <USBH_Get_USB_Status>
 8008372:	4603      	mov	r3, r0
 8008374:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8008376:	7bbb      	ldrb	r3, [r7, #14]
}
 8008378:	4618      	mov	r0, r3
 800837a:	3714      	adds	r7, #20
 800837c:	46bd      	mov	sp, r7
 800837e:	bd90      	pop	{r4, r7, pc}

08008380 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b084      	sub	sp, #16
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
 8008388:	460b      	mov	r3, r1
 800838a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800838c:	2300      	movs	r3, #0
 800838e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008390:	2300      	movs	r3, #0
 8008392:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800839a:	78fa      	ldrb	r2, [r7, #3]
 800839c:	4611      	mov	r1, r2
 800839e:	4618      	mov	r0, r3
 80083a0:	f7f8 fd77 	bl	8000e92 <HAL_HCD_HC_Halt>
 80083a4:	4603      	mov	r3, r0
 80083a6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80083a8:	7bfb      	ldrb	r3, [r7, #15]
 80083aa:	4618      	mov	r0, r3
 80083ac:	f000 f8a0 	bl	80084f0 <USBH_Get_USB_Status>
 80083b0:	4603      	mov	r3, r0
 80083b2:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80083b4:	7bbb      	ldrb	r3, [r7, #14]
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	3710      	adds	r7, #16
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}

080083be <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80083be:	b590      	push	{r4, r7, lr}
 80083c0:	b089      	sub	sp, #36	; 0x24
 80083c2:	af04      	add	r7, sp, #16
 80083c4:	6078      	str	r0, [r7, #4]
 80083c6:	4608      	mov	r0, r1
 80083c8:	4611      	mov	r1, r2
 80083ca:	461a      	mov	r2, r3
 80083cc:	4603      	mov	r3, r0
 80083ce:	70fb      	strb	r3, [r7, #3]
 80083d0:	460b      	mov	r3, r1
 80083d2:	70bb      	strb	r3, [r7, #2]
 80083d4:	4613      	mov	r3, r2
 80083d6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80083d8:	2300      	movs	r3, #0
 80083da:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80083dc:	2300      	movs	r3, #0
 80083de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 80083e6:	787c      	ldrb	r4, [r7, #1]
 80083e8:	78ba      	ldrb	r2, [r7, #2]
 80083ea:	78f9      	ldrb	r1, [r7, #3]
 80083ec:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80083f0:	9303      	str	r3, [sp, #12]
 80083f2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80083f4:	9302      	str	r3, [sp, #8]
 80083f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083f8:	9301      	str	r3, [sp, #4]
 80083fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80083fe:	9300      	str	r3, [sp, #0]
 8008400:	4623      	mov	r3, r4
 8008402:	f7f8 fd69 	bl	8000ed8 <HAL_HCD_HC_SubmitRequest>
 8008406:	4603      	mov	r3, r0
 8008408:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800840a:	7bfb      	ldrb	r3, [r7, #15]
 800840c:	4618      	mov	r0, r3
 800840e:	f000 f86f 	bl	80084f0 <USBH_Get_USB_Status>
 8008412:	4603      	mov	r3, r0
 8008414:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8008416:	7bbb      	ldrb	r3, [r7, #14]
}
 8008418:	4618      	mov	r0, r3
 800841a:	3714      	adds	r7, #20
 800841c:	46bd      	mov	sp, r7
 800841e:	bd90      	pop	{r4, r7, pc}

08008420 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b082      	sub	sp, #8
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	460b      	mov	r3, r1
 800842a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008432:	78fa      	ldrb	r2, [r7, #3]
 8008434:	4611      	mov	r1, r2
 8008436:	4618      	mov	r0, r3
 8008438:	f7f9 f80a 	bl	8001450 <HAL_HCD_HC_GetURBState>
 800843c:	4603      	mov	r3, r0
}
 800843e:	4618      	mov	r0, r3
 8008440:	3708      	adds	r7, #8
 8008442:	46bd      	mov	sp, r7
 8008444:	bd80      	pop	{r7, pc}

08008446 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8008446:	b580      	push	{r7, lr}
 8008448:	b082      	sub	sp, #8
 800844a:	af00      	add	r7, sp, #0
 800844c:	6078      	str	r0, [r7, #4]
 800844e:	460b      	mov	r3, r1
 8008450:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 8008458:	2b01      	cmp	r3, #1
 800845a:	d103      	bne.n	8008464 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800845c:	78fb      	ldrb	r3, [r7, #3]
 800845e:	4618      	mov	r0, r3
 8008460:	f000 f872 	bl	8008548 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8008464:	20c8      	movs	r0, #200	; 0xc8
 8008466:	f7f8 f8f5 	bl	8000654 <HAL_Delay>
  return USBH_OK;
 800846a:	2300      	movs	r3, #0
}
 800846c:	4618      	mov	r0, r3
 800846e:	3708      	adds	r7, #8
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}

08008474 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008474:	b480      	push	{r7}
 8008476:	b085      	sub	sp, #20
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
 800847c:	460b      	mov	r3, r1
 800847e:	70fb      	strb	r3, [r7, #3]
 8008480:	4613      	mov	r3, r2
 8008482:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800848a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800848c:	78fa      	ldrb	r2, [r7, #3]
 800848e:	68f9      	ldr	r1, [r7, #12]
 8008490:	4613      	mov	r3, r2
 8008492:	009b      	lsls	r3, r3, #2
 8008494:	4413      	add	r3, r2
 8008496:	00db      	lsls	r3, r3, #3
 8008498:	440b      	add	r3, r1
 800849a:	333b      	adds	r3, #59	; 0x3b
 800849c:	781b      	ldrb	r3, [r3, #0]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d00a      	beq.n	80084b8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80084a2:	78fa      	ldrb	r2, [r7, #3]
 80084a4:	68f9      	ldr	r1, [r7, #12]
 80084a6:	4613      	mov	r3, r2
 80084a8:	009b      	lsls	r3, r3, #2
 80084aa:	4413      	add	r3, r2
 80084ac:	00db      	lsls	r3, r3, #3
 80084ae:	440b      	add	r3, r1
 80084b0:	3350      	adds	r3, #80	; 0x50
 80084b2:	78ba      	ldrb	r2, [r7, #2]
 80084b4:	701a      	strb	r2, [r3, #0]
 80084b6:	e009      	b.n	80084cc <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80084b8:	78fa      	ldrb	r2, [r7, #3]
 80084ba:	68f9      	ldr	r1, [r7, #12]
 80084bc:	4613      	mov	r3, r2
 80084be:	009b      	lsls	r3, r3, #2
 80084c0:	4413      	add	r3, r2
 80084c2:	00db      	lsls	r3, r3, #3
 80084c4:	440b      	add	r3, r1
 80084c6:	3351      	adds	r3, #81	; 0x51
 80084c8:	78ba      	ldrb	r2, [r7, #2]
 80084ca:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80084cc:	2300      	movs	r3, #0
}
 80084ce:	4618      	mov	r0, r3
 80084d0:	3714      	adds	r7, #20
 80084d2:	46bd      	mov	sp, r7
 80084d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d8:	4770      	bx	lr

080084da <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80084da:	b580      	push	{r7, lr}
 80084dc:	b082      	sub	sp, #8
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f7f8 f8b6 	bl	8000654 <HAL_Delay>
}
 80084e8:	bf00      	nop
 80084ea:	3708      	adds	r7, #8
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bd80      	pop	{r7, pc}

080084f0 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80084f0:	b480      	push	{r7}
 80084f2:	b085      	sub	sp, #20
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	4603      	mov	r3, r0
 80084f8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80084fa:	2300      	movs	r3, #0
 80084fc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80084fe:	79fb      	ldrb	r3, [r7, #7]
 8008500:	2b03      	cmp	r3, #3
 8008502:	d817      	bhi.n	8008534 <USBH_Get_USB_Status+0x44>
 8008504:	a201      	add	r2, pc, #4	; (adr r2, 800850c <USBH_Get_USB_Status+0x1c>)
 8008506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800850a:	bf00      	nop
 800850c:	0800851d 	.word	0x0800851d
 8008510:	08008523 	.word	0x08008523
 8008514:	08008529 	.word	0x08008529
 8008518:	0800852f 	.word	0x0800852f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800851c:	2300      	movs	r3, #0
 800851e:	73fb      	strb	r3, [r7, #15]
    break;
 8008520:	e00b      	b.n	800853a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8008522:	2302      	movs	r3, #2
 8008524:	73fb      	strb	r3, [r7, #15]
    break;
 8008526:	e008      	b.n	800853a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8008528:	2301      	movs	r3, #1
 800852a:	73fb      	strb	r3, [r7, #15]
    break;
 800852c:	e005      	b.n	800853a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800852e:	2302      	movs	r3, #2
 8008530:	73fb      	strb	r3, [r7, #15]
    break;
 8008532:	e002      	b.n	800853a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008534:	2302      	movs	r3, #2
 8008536:	73fb      	strb	r3, [r7, #15]
    break;
 8008538:	bf00      	nop
  }
  return usb_status;
 800853a:	7bfb      	ldrb	r3, [r7, #15]
}
 800853c:	4618      	mov	r0, r3
 800853e:	3714      	adds	r7, #20
 8008540:	46bd      	mov	sp, r7
 8008542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008546:	4770      	bx	lr

08008548 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 8008548:	b580      	push	{r7, lr}
 800854a:	b084      	sub	sp, #16
 800854c:	af00      	add	r7, sp, #0
 800854e:	4603      	mov	r3, r0
 8008550:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 8008552:	79fb      	ldrb	r3, [r7, #7]
 8008554:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8008556:	79fb      	ldrb	r3, [r7, #7]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d102      	bne.n	8008562 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800855c:	2301      	movs	r3, #1
 800855e:	73fb      	strb	r3, [r7, #15]
 8008560:	e001      	b.n	8008566 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8008562:	2300      	movs	r3, #0
 8008564:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8008566:	7bfb      	ldrb	r3, [r7, #15]
 8008568:	461a      	mov	r2, r3
 800856a:	2101      	movs	r1, #1
 800856c:	4803      	ldr	r0, [pc, #12]	; (800857c <MX_DriverVbusFS+0x34>)
 800856e:	f7f8 fb3f 	bl	8000bf0 <HAL_GPIO_WritePin>
}
 8008572:	bf00      	nop
 8008574:	3710      	adds	r7, #16
 8008576:	46bd      	mov	sp, r7
 8008578:	bd80      	pop	{r7, pc}
 800857a:	bf00      	nop
 800857c:	40020800 	.word	0x40020800

08008580 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8008580:	f8df d034 	ldr.w	sp, [pc, #52]	; 80085b8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8008584:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008586:	e003      	b.n	8008590 <LoopCopyDataInit>

08008588 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008588:	4b0c      	ldr	r3, [pc, #48]	; (80085bc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800858a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800858c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800858e:	3104      	adds	r1, #4

08008590 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008590:	480b      	ldr	r0, [pc, #44]	; (80085c0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8008592:	4b0c      	ldr	r3, [pc, #48]	; (80085c4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008594:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008596:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008598:	d3f6      	bcc.n	8008588 <CopyDataInit>
  ldr  r2, =_sbss
 800859a:	4a0b      	ldr	r2, [pc, #44]	; (80085c8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800859c:	e002      	b.n	80085a4 <LoopFillZerobss>

0800859e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800859e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80085a0:	f842 3b04 	str.w	r3, [r2], #4

080085a4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80085a4:	4b09      	ldr	r3, [pc, #36]	; (80085cc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80085a6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80085a8:	d3f9      	bcc.n	800859e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80085aa:	f7ff fcab 	bl	8007f04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80085ae:	f000 f817 	bl	80085e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80085b2:	f7fe feed 	bl	8007390 <main>
  bx  lr    
 80085b6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80085b8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80085bc:	08008ef0 	.word	0x08008ef0
  ldr  r0, =_sdata
 80085c0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80085c4:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 80085c8:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 80085cc:	20000954 	.word	0x20000954

080085d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80085d0:	e7fe      	b.n	80085d0 <ADC_IRQHandler>
	...

080085d4 <__errno>:
 80085d4:	4b01      	ldr	r3, [pc, #4]	; (80085dc <__errno+0x8>)
 80085d6:	6818      	ldr	r0, [r3, #0]
 80085d8:	4770      	bx	lr
 80085da:	bf00      	nop
 80085dc:	2000002c 	.word	0x2000002c

080085e0 <__libc_init_array>:
 80085e0:	b570      	push	{r4, r5, r6, lr}
 80085e2:	4e0d      	ldr	r6, [pc, #52]	; (8008618 <__libc_init_array+0x38>)
 80085e4:	4c0d      	ldr	r4, [pc, #52]	; (800861c <__libc_init_array+0x3c>)
 80085e6:	1ba4      	subs	r4, r4, r6
 80085e8:	10a4      	asrs	r4, r4, #2
 80085ea:	2500      	movs	r5, #0
 80085ec:	42a5      	cmp	r5, r4
 80085ee:	d109      	bne.n	8008604 <__libc_init_array+0x24>
 80085f0:	4e0b      	ldr	r6, [pc, #44]	; (8008620 <__libc_init_array+0x40>)
 80085f2:	4c0c      	ldr	r4, [pc, #48]	; (8008624 <__libc_init_array+0x44>)
 80085f4:	f000 fc36 	bl	8008e64 <_init>
 80085f8:	1ba4      	subs	r4, r4, r6
 80085fa:	10a4      	asrs	r4, r4, #2
 80085fc:	2500      	movs	r5, #0
 80085fe:	42a5      	cmp	r5, r4
 8008600:	d105      	bne.n	800860e <__libc_init_array+0x2e>
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008608:	4798      	blx	r3
 800860a:	3501      	adds	r5, #1
 800860c:	e7ee      	b.n	80085ec <__libc_init_array+0xc>
 800860e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008612:	4798      	blx	r3
 8008614:	3501      	adds	r5, #1
 8008616:	e7f2      	b.n	80085fe <__libc_init_array+0x1e>
 8008618:	08008ee8 	.word	0x08008ee8
 800861c:	08008ee8 	.word	0x08008ee8
 8008620:	08008ee8 	.word	0x08008ee8
 8008624:	08008eec 	.word	0x08008eec

08008628 <malloc>:
 8008628:	4b02      	ldr	r3, [pc, #8]	; (8008634 <malloc+0xc>)
 800862a:	4601      	mov	r1, r0
 800862c:	6818      	ldr	r0, [r3, #0]
 800862e:	f000 b861 	b.w	80086f4 <_malloc_r>
 8008632:	bf00      	nop
 8008634:	2000002c 	.word	0x2000002c

08008638 <free>:
 8008638:	4b02      	ldr	r3, [pc, #8]	; (8008644 <free+0xc>)
 800863a:	4601      	mov	r1, r0
 800863c:	6818      	ldr	r0, [r3, #0]
 800863e:	f000 b80b 	b.w	8008658 <_free_r>
 8008642:	bf00      	nop
 8008644:	2000002c 	.word	0x2000002c

08008648 <memset>:
 8008648:	4402      	add	r2, r0
 800864a:	4603      	mov	r3, r0
 800864c:	4293      	cmp	r3, r2
 800864e:	d100      	bne.n	8008652 <memset+0xa>
 8008650:	4770      	bx	lr
 8008652:	f803 1b01 	strb.w	r1, [r3], #1
 8008656:	e7f9      	b.n	800864c <memset+0x4>

08008658 <_free_r>:
 8008658:	b538      	push	{r3, r4, r5, lr}
 800865a:	4605      	mov	r5, r0
 800865c:	2900      	cmp	r1, #0
 800865e:	d045      	beq.n	80086ec <_free_r+0x94>
 8008660:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008664:	1f0c      	subs	r4, r1, #4
 8008666:	2b00      	cmp	r3, #0
 8008668:	bfb8      	it	lt
 800866a:	18e4      	addlt	r4, r4, r3
 800866c:	f000 f8cc 	bl	8008808 <__malloc_lock>
 8008670:	4a1f      	ldr	r2, [pc, #124]	; (80086f0 <_free_r+0x98>)
 8008672:	6813      	ldr	r3, [r2, #0]
 8008674:	4610      	mov	r0, r2
 8008676:	b933      	cbnz	r3, 8008686 <_free_r+0x2e>
 8008678:	6063      	str	r3, [r4, #4]
 800867a:	6014      	str	r4, [r2, #0]
 800867c:	4628      	mov	r0, r5
 800867e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008682:	f000 b8c2 	b.w	800880a <__malloc_unlock>
 8008686:	42a3      	cmp	r3, r4
 8008688:	d90c      	bls.n	80086a4 <_free_r+0x4c>
 800868a:	6821      	ldr	r1, [r4, #0]
 800868c:	1862      	adds	r2, r4, r1
 800868e:	4293      	cmp	r3, r2
 8008690:	bf04      	itt	eq
 8008692:	681a      	ldreq	r2, [r3, #0]
 8008694:	685b      	ldreq	r3, [r3, #4]
 8008696:	6063      	str	r3, [r4, #4]
 8008698:	bf04      	itt	eq
 800869a:	1852      	addeq	r2, r2, r1
 800869c:	6022      	streq	r2, [r4, #0]
 800869e:	6004      	str	r4, [r0, #0]
 80086a0:	e7ec      	b.n	800867c <_free_r+0x24>
 80086a2:	4613      	mov	r3, r2
 80086a4:	685a      	ldr	r2, [r3, #4]
 80086a6:	b10a      	cbz	r2, 80086ac <_free_r+0x54>
 80086a8:	42a2      	cmp	r2, r4
 80086aa:	d9fa      	bls.n	80086a2 <_free_r+0x4a>
 80086ac:	6819      	ldr	r1, [r3, #0]
 80086ae:	1858      	adds	r0, r3, r1
 80086b0:	42a0      	cmp	r0, r4
 80086b2:	d10b      	bne.n	80086cc <_free_r+0x74>
 80086b4:	6820      	ldr	r0, [r4, #0]
 80086b6:	4401      	add	r1, r0
 80086b8:	1858      	adds	r0, r3, r1
 80086ba:	4282      	cmp	r2, r0
 80086bc:	6019      	str	r1, [r3, #0]
 80086be:	d1dd      	bne.n	800867c <_free_r+0x24>
 80086c0:	6810      	ldr	r0, [r2, #0]
 80086c2:	6852      	ldr	r2, [r2, #4]
 80086c4:	605a      	str	r2, [r3, #4]
 80086c6:	4401      	add	r1, r0
 80086c8:	6019      	str	r1, [r3, #0]
 80086ca:	e7d7      	b.n	800867c <_free_r+0x24>
 80086cc:	d902      	bls.n	80086d4 <_free_r+0x7c>
 80086ce:	230c      	movs	r3, #12
 80086d0:	602b      	str	r3, [r5, #0]
 80086d2:	e7d3      	b.n	800867c <_free_r+0x24>
 80086d4:	6820      	ldr	r0, [r4, #0]
 80086d6:	1821      	adds	r1, r4, r0
 80086d8:	428a      	cmp	r2, r1
 80086da:	bf04      	itt	eq
 80086dc:	6811      	ldreq	r1, [r2, #0]
 80086de:	6852      	ldreq	r2, [r2, #4]
 80086e0:	6062      	str	r2, [r4, #4]
 80086e2:	bf04      	itt	eq
 80086e4:	1809      	addeq	r1, r1, r0
 80086e6:	6021      	streq	r1, [r4, #0]
 80086e8:	605c      	str	r4, [r3, #4]
 80086ea:	e7c7      	b.n	800867c <_free_r+0x24>
 80086ec:	bd38      	pop	{r3, r4, r5, pc}
 80086ee:	bf00      	nop
 80086f0:	200000c0 	.word	0x200000c0

080086f4 <_malloc_r>:
 80086f4:	b570      	push	{r4, r5, r6, lr}
 80086f6:	1ccd      	adds	r5, r1, #3
 80086f8:	f025 0503 	bic.w	r5, r5, #3
 80086fc:	3508      	adds	r5, #8
 80086fe:	2d0c      	cmp	r5, #12
 8008700:	bf38      	it	cc
 8008702:	250c      	movcc	r5, #12
 8008704:	2d00      	cmp	r5, #0
 8008706:	4606      	mov	r6, r0
 8008708:	db01      	blt.n	800870e <_malloc_r+0x1a>
 800870a:	42a9      	cmp	r1, r5
 800870c:	d903      	bls.n	8008716 <_malloc_r+0x22>
 800870e:	230c      	movs	r3, #12
 8008710:	6033      	str	r3, [r6, #0]
 8008712:	2000      	movs	r0, #0
 8008714:	bd70      	pop	{r4, r5, r6, pc}
 8008716:	f000 f877 	bl	8008808 <__malloc_lock>
 800871a:	4a21      	ldr	r2, [pc, #132]	; (80087a0 <_malloc_r+0xac>)
 800871c:	6814      	ldr	r4, [r2, #0]
 800871e:	4621      	mov	r1, r4
 8008720:	b991      	cbnz	r1, 8008748 <_malloc_r+0x54>
 8008722:	4c20      	ldr	r4, [pc, #128]	; (80087a4 <_malloc_r+0xb0>)
 8008724:	6823      	ldr	r3, [r4, #0]
 8008726:	b91b      	cbnz	r3, 8008730 <_malloc_r+0x3c>
 8008728:	4630      	mov	r0, r6
 800872a:	f000 f83d 	bl	80087a8 <_sbrk_r>
 800872e:	6020      	str	r0, [r4, #0]
 8008730:	4629      	mov	r1, r5
 8008732:	4630      	mov	r0, r6
 8008734:	f000 f838 	bl	80087a8 <_sbrk_r>
 8008738:	1c43      	adds	r3, r0, #1
 800873a:	d124      	bne.n	8008786 <_malloc_r+0x92>
 800873c:	230c      	movs	r3, #12
 800873e:	6033      	str	r3, [r6, #0]
 8008740:	4630      	mov	r0, r6
 8008742:	f000 f862 	bl	800880a <__malloc_unlock>
 8008746:	e7e4      	b.n	8008712 <_malloc_r+0x1e>
 8008748:	680b      	ldr	r3, [r1, #0]
 800874a:	1b5b      	subs	r3, r3, r5
 800874c:	d418      	bmi.n	8008780 <_malloc_r+0x8c>
 800874e:	2b0b      	cmp	r3, #11
 8008750:	d90f      	bls.n	8008772 <_malloc_r+0x7e>
 8008752:	600b      	str	r3, [r1, #0]
 8008754:	50cd      	str	r5, [r1, r3]
 8008756:	18cc      	adds	r4, r1, r3
 8008758:	4630      	mov	r0, r6
 800875a:	f000 f856 	bl	800880a <__malloc_unlock>
 800875e:	f104 000b 	add.w	r0, r4, #11
 8008762:	1d23      	adds	r3, r4, #4
 8008764:	f020 0007 	bic.w	r0, r0, #7
 8008768:	1ac3      	subs	r3, r0, r3
 800876a:	d0d3      	beq.n	8008714 <_malloc_r+0x20>
 800876c:	425a      	negs	r2, r3
 800876e:	50e2      	str	r2, [r4, r3]
 8008770:	e7d0      	b.n	8008714 <_malloc_r+0x20>
 8008772:	428c      	cmp	r4, r1
 8008774:	684b      	ldr	r3, [r1, #4]
 8008776:	bf16      	itet	ne
 8008778:	6063      	strne	r3, [r4, #4]
 800877a:	6013      	streq	r3, [r2, #0]
 800877c:	460c      	movne	r4, r1
 800877e:	e7eb      	b.n	8008758 <_malloc_r+0x64>
 8008780:	460c      	mov	r4, r1
 8008782:	6849      	ldr	r1, [r1, #4]
 8008784:	e7cc      	b.n	8008720 <_malloc_r+0x2c>
 8008786:	1cc4      	adds	r4, r0, #3
 8008788:	f024 0403 	bic.w	r4, r4, #3
 800878c:	42a0      	cmp	r0, r4
 800878e:	d005      	beq.n	800879c <_malloc_r+0xa8>
 8008790:	1a21      	subs	r1, r4, r0
 8008792:	4630      	mov	r0, r6
 8008794:	f000 f808 	bl	80087a8 <_sbrk_r>
 8008798:	3001      	adds	r0, #1
 800879a:	d0cf      	beq.n	800873c <_malloc_r+0x48>
 800879c:	6025      	str	r5, [r4, #0]
 800879e:	e7db      	b.n	8008758 <_malloc_r+0x64>
 80087a0:	200000c0 	.word	0x200000c0
 80087a4:	200000c4 	.word	0x200000c4

080087a8 <_sbrk_r>:
 80087a8:	b538      	push	{r3, r4, r5, lr}
 80087aa:	4c06      	ldr	r4, [pc, #24]	; (80087c4 <_sbrk_r+0x1c>)
 80087ac:	2300      	movs	r3, #0
 80087ae:	4605      	mov	r5, r0
 80087b0:	4608      	mov	r0, r1
 80087b2:	6023      	str	r3, [r4, #0]
 80087b4:	f7ff fb7a 	bl	8007eac <_sbrk>
 80087b8:	1c43      	adds	r3, r0, #1
 80087ba:	d102      	bne.n	80087c2 <_sbrk_r+0x1a>
 80087bc:	6823      	ldr	r3, [r4, #0]
 80087be:	b103      	cbz	r3, 80087c2 <_sbrk_r+0x1a>
 80087c0:	602b      	str	r3, [r5, #0]
 80087c2:	bd38      	pop	{r3, r4, r5, pc}
 80087c4:	20000950 	.word	0x20000950

080087c8 <siprintf>:
 80087c8:	b40e      	push	{r1, r2, r3}
 80087ca:	b500      	push	{lr}
 80087cc:	b09c      	sub	sp, #112	; 0x70
 80087ce:	ab1d      	add	r3, sp, #116	; 0x74
 80087d0:	9002      	str	r0, [sp, #8]
 80087d2:	9006      	str	r0, [sp, #24]
 80087d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80087d8:	4809      	ldr	r0, [pc, #36]	; (8008800 <siprintf+0x38>)
 80087da:	9107      	str	r1, [sp, #28]
 80087dc:	9104      	str	r1, [sp, #16]
 80087de:	4909      	ldr	r1, [pc, #36]	; (8008804 <siprintf+0x3c>)
 80087e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80087e4:	9105      	str	r1, [sp, #20]
 80087e6:	6800      	ldr	r0, [r0, #0]
 80087e8:	9301      	str	r3, [sp, #4]
 80087ea:	a902      	add	r1, sp, #8
 80087ec:	f000 f868 	bl	80088c0 <_svfiprintf_r>
 80087f0:	9b02      	ldr	r3, [sp, #8]
 80087f2:	2200      	movs	r2, #0
 80087f4:	701a      	strb	r2, [r3, #0]
 80087f6:	b01c      	add	sp, #112	; 0x70
 80087f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80087fc:	b003      	add	sp, #12
 80087fe:	4770      	bx	lr
 8008800:	2000002c 	.word	0x2000002c
 8008804:	ffff0208 	.word	0xffff0208

08008808 <__malloc_lock>:
 8008808:	4770      	bx	lr

0800880a <__malloc_unlock>:
 800880a:	4770      	bx	lr

0800880c <__ssputs_r>:
 800880c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008810:	688e      	ldr	r6, [r1, #8]
 8008812:	429e      	cmp	r6, r3
 8008814:	4682      	mov	sl, r0
 8008816:	460c      	mov	r4, r1
 8008818:	4690      	mov	r8, r2
 800881a:	4699      	mov	r9, r3
 800881c:	d837      	bhi.n	800888e <__ssputs_r+0x82>
 800881e:	898a      	ldrh	r2, [r1, #12]
 8008820:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008824:	d031      	beq.n	800888a <__ssputs_r+0x7e>
 8008826:	6825      	ldr	r5, [r4, #0]
 8008828:	6909      	ldr	r1, [r1, #16]
 800882a:	1a6f      	subs	r7, r5, r1
 800882c:	6965      	ldr	r5, [r4, #20]
 800882e:	2302      	movs	r3, #2
 8008830:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008834:	fb95 f5f3 	sdiv	r5, r5, r3
 8008838:	f109 0301 	add.w	r3, r9, #1
 800883c:	443b      	add	r3, r7
 800883e:	429d      	cmp	r5, r3
 8008840:	bf38      	it	cc
 8008842:	461d      	movcc	r5, r3
 8008844:	0553      	lsls	r3, r2, #21
 8008846:	d530      	bpl.n	80088aa <__ssputs_r+0x9e>
 8008848:	4629      	mov	r1, r5
 800884a:	f7ff ff53 	bl	80086f4 <_malloc_r>
 800884e:	4606      	mov	r6, r0
 8008850:	b950      	cbnz	r0, 8008868 <__ssputs_r+0x5c>
 8008852:	230c      	movs	r3, #12
 8008854:	f8ca 3000 	str.w	r3, [sl]
 8008858:	89a3      	ldrh	r3, [r4, #12]
 800885a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800885e:	81a3      	strh	r3, [r4, #12]
 8008860:	f04f 30ff 	mov.w	r0, #4294967295
 8008864:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008868:	463a      	mov	r2, r7
 800886a:	6921      	ldr	r1, [r4, #16]
 800886c:	f000 faa8 	bl	8008dc0 <memcpy>
 8008870:	89a3      	ldrh	r3, [r4, #12]
 8008872:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008876:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800887a:	81a3      	strh	r3, [r4, #12]
 800887c:	6126      	str	r6, [r4, #16]
 800887e:	6165      	str	r5, [r4, #20]
 8008880:	443e      	add	r6, r7
 8008882:	1bed      	subs	r5, r5, r7
 8008884:	6026      	str	r6, [r4, #0]
 8008886:	60a5      	str	r5, [r4, #8]
 8008888:	464e      	mov	r6, r9
 800888a:	454e      	cmp	r6, r9
 800888c:	d900      	bls.n	8008890 <__ssputs_r+0x84>
 800888e:	464e      	mov	r6, r9
 8008890:	4632      	mov	r2, r6
 8008892:	4641      	mov	r1, r8
 8008894:	6820      	ldr	r0, [r4, #0]
 8008896:	f000 fa9e 	bl	8008dd6 <memmove>
 800889a:	68a3      	ldr	r3, [r4, #8]
 800889c:	1b9b      	subs	r3, r3, r6
 800889e:	60a3      	str	r3, [r4, #8]
 80088a0:	6823      	ldr	r3, [r4, #0]
 80088a2:	441e      	add	r6, r3
 80088a4:	6026      	str	r6, [r4, #0]
 80088a6:	2000      	movs	r0, #0
 80088a8:	e7dc      	b.n	8008864 <__ssputs_r+0x58>
 80088aa:	462a      	mov	r2, r5
 80088ac:	f000 faac 	bl	8008e08 <_realloc_r>
 80088b0:	4606      	mov	r6, r0
 80088b2:	2800      	cmp	r0, #0
 80088b4:	d1e2      	bne.n	800887c <__ssputs_r+0x70>
 80088b6:	6921      	ldr	r1, [r4, #16]
 80088b8:	4650      	mov	r0, sl
 80088ba:	f7ff fecd 	bl	8008658 <_free_r>
 80088be:	e7c8      	b.n	8008852 <__ssputs_r+0x46>

080088c0 <_svfiprintf_r>:
 80088c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088c4:	461d      	mov	r5, r3
 80088c6:	898b      	ldrh	r3, [r1, #12]
 80088c8:	061f      	lsls	r7, r3, #24
 80088ca:	b09d      	sub	sp, #116	; 0x74
 80088cc:	4680      	mov	r8, r0
 80088ce:	460c      	mov	r4, r1
 80088d0:	4616      	mov	r6, r2
 80088d2:	d50f      	bpl.n	80088f4 <_svfiprintf_r+0x34>
 80088d4:	690b      	ldr	r3, [r1, #16]
 80088d6:	b96b      	cbnz	r3, 80088f4 <_svfiprintf_r+0x34>
 80088d8:	2140      	movs	r1, #64	; 0x40
 80088da:	f7ff ff0b 	bl	80086f4 <_malloc_r>
 80088de:	6020      	str	r0, [r4, #0]
 80088e0:	6120      	str	r0, [r4, #16]
 80088e2:	b928      	cbnz	r0, 80088f0 <_svfiprintf_r+0x30>
 80088e4:	230c      	movs	r3, #12
 80088e6:	f8c8 3000 	str.w	r3, [r8]
 80088ea:	f04f 30ff 	mov.w	r0, #4294967295
 80088ee:	e0c8      	b.n	8008a82 <_svfiprintf_r+0x1c2>
 80088f0:	2340      	movs	r3, #64	; 0x40
 80088f2:	6163      	str	r3, [r4, #20]
 80088f4:	2300      	movs	r3, #0
 80088f6:	9309      	str	r3, [sp, #36]	; 0x24
 80088f8:	2320      	movs	r3, #32
 80088fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088fe:	2330      	movs	r3, #48	; 0x30
 8008900:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008904:	9503      	str	r5, [sp, #12]
 8008906:	f04f 0b01 	mov.w	fp, #1
 800890a:	4637      	mov	r7, r6
 800890c:	463d      	mov	r5, r7
 800890e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008912:	b10b      	cbz	r3, 8008918 <_svfiprintf_r+0x58>
 8008914:	2b25      	cmp	r3, #37	; 0x25
 8008916:	d13e      	bne.n	8008996 <_svfiprintf_r+0xd6>
 8008918:	ebb7 0a06 	subs.w	sl, r7, r6
 800891c:	d00b      	beq.n	8008936 <_svfiprintf_r+0x76>
 800891e:	4653      	mov	r3, sl
 8008920:	4632      	mov	r2, r6
 8008922:	4621      	mov	r1, r4
 8008924:	4640      	mov	r0, r8
 8008926:	f7ff ff71 	bl	800880c <__ssputs_r>
 800892a:	3001      	adds	r0, #1
 800892c:	f000 80a4 	beq.w	8008a78 <_svfiprintf_r+0x1b8>
 8008930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008932:	4453      	add	r3, sl
 8008934:	9309      	str	r3, [sp, #36]	; 0x24
 8008936:	783b      	ldrb	r3, [r7, #0]
 8008938:	2b00      	cmp	r3, #0
 800893a:	f000 809d 	beq.w	8008a78 <_svfiprintf_r+0x1b8>
 800893e:	2300      	movs	r3, #0
 8008940:	f04f 32ff 	mov.w	r2, #4294967295
 8008944:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008948:	9304      	str	r3, [sp, #16]
 800894a:	9307      	str	r3, [sp, #28]
 800894c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008950:	931a      	str	r3, [sp, #104]	; 0x68
 8008952:	462f      	mov	r7, r5
 8008954:	2205      	movs	r2, #5
 8008956:	f817 1b01 	ldrb.w	r1, [r7], #1
 800895a:	4850      	ldr	r0, [pc, #320]	; (8008a9c <_svfiprintf_r+0x1dc>)
 800895c:	f7f7 fc38 	bl	80001d0 <memchr>
 8008960:	9b04      	ldr	r3, [sp, #16]
 8008962:	b9d0      	cbnz	r0, 800899a <_svfiprintf_r+0xda>
 8008964:	06d9      	lsls	r1, r3, #27
 8008966:	bf44      	itt	mi
 8008968:	2220      	movmi	r2, #32
 800896a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800896e:	071a      	lsls	r2, r3, #28
 8008970:	bf44      	itt	mi
 8008972:	222b      	movmi	r2, #43	; 0x2b
 8008974:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008978:	782a      	ldrb	r2, [r5, #0]
 800897a:	2a2a      	cmp	r2, #42	; 0x2a
 800897c:	d015      	beq.n	80089aa <_svfiprintf_r+0xea>
 800897e:	9a07      	ldr	r2, [sp, #28]
 8008980:	462f      	mov	r7, r5
 8008982:	2000      	movs	r0, #0
 8008984:	250a      	movs	r5, #10
 8008986:	4639      	mov	r1, r7
 8008988:	f811 3b01 	ldrb.w	r3, [r1], #1
 800898c:	3b30      	subs	r3, #48	; 0x30
 800898e:	2b09      	cmp	r3, #9
 8008990:	d94d      	bls.n	8008a2e <_svfiprintf_r+0x16e>
 8008992:	b1b8      	cbz	r0, 80089c4 <_svfiprintf_r+0x104>
 8008994:	e00f      	b.n	80089b6 <_svfiprintf_r+0xf6>
 8008996:	462f      	mov	r7, r5
 8008998:	e7b8      	b.n	800890c <_svfiprintf_r+0x4c>
 800899a:	4a40      	ldr	r2, [pc, #256]	; (8008a9c <_svfiprintf_r+0x1dc>)
 800899c:	1a80      	subs	r0, r0, r2
 800899e:	fa0b f000 	lsl.w	r0, fp, r0
 80089a2:	4318      	orrs	r0, r3
 80089a4:	9004      	str	r0, [sp, #16]
 80089a6:	463d      	mov	r5, r7
 80089a8:	e7d3      	b.n	8008952 <_svfiprintf_r+0x92>
 80089aa:	9a03      	ldr	r2, [sp, #12]
 80089ac:	1d11      	adds	r1, r2, #4
 80089ae:	6812      	ldr	r2, [r2, #0]
 80089b0:	9103      	str	r1, [sp, #12]
 80089b2:	2a00      	cmp	r2, #0
 80089b4:	db01      	blt.n	80089ba <_svfiprintf_r+0xfa>
 80089b6:	9207      	str	r2, [sp, #28]
 80089b8:	e004      	b.n	80089c4 <_svfiprintf_r+0x104>
 80089ba:	4252      	negs	r2, r2
 80089bc:	f043 0302 	orr.w	r3, r3, #2
 80089c0:	9207      	str	r2, [sp, #28]
 80089c2:	9304      	str	r3, [sp, #16]
 80089c4:	783b      	ldrb	r3, [r7, #0]
 80089c6:	2b2e      	cmp	r3, #46	; 0x2e
 80089c8:	d10c      	bne.n	80089e4 <_svfiprintf_r+0x124>
 80089ca:	787b      	ldrb	r3, [r7, #1]
 80089cc:	2b2a      	cmp	r3, #42	; 0x2a
 80089ce:	d133      	bne.n	8008a38 <_svfiprintf_r+0x178>
 80089d0:	9b03      	ldr	r3, [sp, #12]
 80089d2:	1d1a      	adds	r2, r3, #4
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	9203      	str	r2, [sp, #12]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	bfb8      	it	lt
 80089dc:	f04f 33ff 	movlt.w	r3, #4294967295
 80089e0:	3702      	adds	r7, #2
 80089e2:	9305      	str	r3, [sp, #20]
 80089e4:	4d2e      	ldr	r5, [pc, #184]	; (8008aa0 <_svfiprintf_r+0x1e0>)
 80089e6:	7839      	ldrb	r1, [r7, #0]
 80089e8:	2203      	movs	r2, #3
 80089ea:	4628      	mov	r0, r5
 80089ec:	f7f7 fbf0 	bl	80001d0 <memchr>
 80089f0:	b138      	cbz	r0, 8008a02 <_svfiprintf_r+0x142>
 80089f2:	2340      	movs	r3, #64	; 0x40
 80089f4:	1b40      	subs	r0, r0, r5
 80089f6:	fa03 f000 	lsl.w	r0, r3, r0
 80089fa:	9b04      	ldr	r3, [sp, #16]
 80089fc:	4303      	orrs	r3, r0
 80089fe:	3701      	adds	r7, #1
 8008a00:	9304      	str	r3, [sp, #16]
 8008a02:	7839      	ldrb	r1, [r7, #0]
 8008a04:	4827      	ldr	r0, [pc, #156]	; (8008aa4 <_svfiprintf_r+0x1e4>)
 8008a06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a0a:	2206      	movs	r2, #6
 8008a0c:	1c7e      	adds	r6, r7, #1
 8008a0e:	f7f7 fbdf 	bl	80001d0 <memchr>
 8008a12:	2800      	cmp	r0, #0
 8008a14:	d038      	beq.n	8008a88 <_svfiprintf_r+0x1c8>
 8008a16:	4b24      	ldr	r3, [pc, #144]	; (8008aa8 <_svfiprintf_r+0x1e8>)
 8008a18:	bb13      	cbnz	r3, 8008a60 <_svfiprintf_r+0x1a0>
 8008a1a:	9b03      	ldr	r3, [sp, #12]
 8008a1c:	3307      	adds	r3, #7
 8008a1e:	f023 0307 	bic.w	r3, r3, #7
 8008a22:	3308      	adds	r3, #8
 8008a24:	9303      	str	r3, [sp, #12]
 8008a26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a28:	444b      	add	r3, r9
 8008a2a:	9309      	str	r3, [sp, #36]	; 0x24
 8008a2c:	e76d      	b.n	800890a <_svfiprintf_r+0x4a>
 8008a2e:	fb05 3202 	mla	r2, r5, r2, r3
 8008a32:	2001      	movs	r0, #1
 8008a34:	460f      	mov	r7, r1
 8008a36:	e7a6      	b.n	8008986 <_svfiprintf_r+0xc6>
 8008a38:	2300      	movs	r3, #0
 8008a3a:	3701      	adds	r7, #1
 8008a3c:	9305      	str	r3, [sp, #20]
 8008a3e:	4619      	mov	r1, r3
 8008a40:	250a      	movs	r5, #10
 8008a42:	4638      	mov	r0, r7
 8008a44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a48:	3a30      	subs	r2, #48	; 0x30
 8008a4a:	2a09      	cmp	r2, #9
 8008a4c:	d903      	bls.n	8008a56 <_svfiprintf_r+0x196>
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d0c8      	beq.n	80089e4 <_svfiprintf_r+0x124>
 8008a52:	9105      	str	r1, [sp, #20]
 8008a54:	e7c6      	b.n	80089e4 <_svfiprintf_r+0x124>
 8008a56:	fb05 2101 	mla	r1, r5, r1, r2
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	4607      	mov	r7, r0
 8008a5e:	e7f0      	b.n	8008a42 <_svfiprintf_r+0x182>
 8008a60:	ab03      	add	r3, sp, #12
 8008a62:	9300      	str	r3, [sp, #0]
 8008a64:	4622      	mov	r2, r4
 8008a66:	4b11      	ldr	r3, [pc, #68]	; (8008aac <_svfiprintf_r+0x1ec>)
 8008a68:	a904      	add	r1, sp, #16
 8008a6a:	4640      	mov	r0, r8
 8008a6c:	f3af 8000 	nop.w
 8008a70:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008a74:	4681      	mov	r9, r0
 8008a76:	d1d6      	bne.n	8008a26 <_svfiprintf_r+0x166>
 8008a78:	89a3      	ldrh	r3, [r4, #12]
 8008a7a:	065b      	lsls	r3, r3, #25
 8008a7c:	f53f af35 	bmi.w	80088ea <_svfiprintf_r+0x2a>
 8008a80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a82:	b01d      	add	sp, #116	; 0x74
 8008a84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a88:	ab03      	add	r3, sp, #12
 8008a8a:	9300      	str	r3, [sp, #0]
 8008a8c:	4622      	mov	r2, r4
 8008a8e:	4b07      	ldr	r3, [pc, #28]	; (8008aac <_svfiprintf_r+0x1ec>)
 8008a90:	a904      	add	r1, sp, #16
 8008a92:	4640      	mov	r0, r8
 8008a94:	f000 f882 	bl	8008b9c <_printf_i>
 8008a98:	e7ea      	b.n	8008a70 <_svfiprintf_r+0x1b0>
 8008a9a:	bf00      	nop
 8008a9c:	08008eac 	.word	0x08008eac
 8008aa0:	08008eb2 	.word	0x08008eb2
 8008aa4:	08008eb6 	.word	0x08008eb6
 8008aa8:	00000000 	.word	0x00000000
 8008aac:	0800880d 	.word	0x0800880d

08008ab0 <_printf_common>:
 8008ab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ab4:	4691      	mov	r9, r2
 8008ab6:	461f      	mov	r7, r3
 8008ab8:	688a      	ldr	r2, [r1, #8]
 8008aba:	690b      	ldr	r3, [r1, #16]
 8008abc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	bfb8      	it	lt
 8008ac4:	4613      	movlt	r3, r2
 8008ac6:	f8c9 3000 	str.w	r3, [r9]
 8008aca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008ace:	4606      	mov	r6, r0
 8008ad0:	460c      	mov	r4, r1
 8008ad2:	b112      	cbz	r2, 8008ada <_printf_common+0x2a>
 8008ad4:	3301      	adds	r3, #1
 8008ad6:	f8c9 3000 	str.w	r3, [r9]
 8008ada:	6823      	ldr	r3, [r4, #0]
 8008adc:	0699      	lsls	r1, r3, #26
 8008ade:	bf42      	ittt	mi
 8008ae0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008ae4:	3302      	addmi	r3, #2
 8008ae6:	f8c9 3000 	strmi.w	r3, [r9]
 8008aea:	6825      	ldr	r5, [r4, #0]
 8008aec:	f015 0506 	ands.w	r5, r5, #6
 8008af0:	d107      	bne.n	8008b02 <_printf_common+0x52>
 8008af2:	f104 0a19 	add.w	sl, r4, #25
 8008af6:	68e3      	ldr	r3, [r4, #12]
 8008af8:	f8d9 2000 	ldr.w	r2, [r9]
 8008afc:	1a9b      	subs	r3, r3, r2
 8008afe:	42ab      	cmp	r3, r5
 8008b00:	dc28      	bgt.n	8008b54 <_printf_common+0xa4>
 8008b02:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008b06:	6822      	ldr	r2, [r4, #0]
 8008b08:	3300      	adds	r3, #0
 8008b0a:	bf18      	it	ne
 8008b0c:	2301      	movne	r3, #1
 8008b0e:	0692      	lsls	r2, r2, #26
 8008b10:	d42d      	bmi.n	8008b6e <_printf_common+0xbe>
 8008b12:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008b16:	4639      	mov	r1, r7
 8008b18:	4630      	mov	r0, r6
 8008b1a:	47c0      	blx	r8
 8008b1c:	3001      	adds	r0, #1
 8008b1e:	d020      	beq.n	8008b62 <_printf_common+0xb2>
 8008b20:	6823      	ldr	r3, [r4, #0]
 8008b22:	68e5      	ldr	r5, [r4, #12]
 8008b24:	f8d9 2000 	ldr.w	r2, [r9]
 8008b28:	f003 0306 	and.w	r3, r3, #6
 8008b2c:	2b04      	cmp	r3, #4
 8008b2e:	bf08      	it	eq
 8008b30:	1aad      	subeq	r5, r5, r2
 8008b32:	68a3      	ldr	r3, [r4, #8]
 8008b34:	6922      	ldr	r2, [r4, #16]
 8008b36:	bf0c      	ite	eq
 8008b38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b3c:	2500      	movne	r5, #0
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	bfc4      	itt	gt
 8008b42:	1a9b      	subgt	r3, r3, r2
 8008b44:	18ed      	addgt	r5, r5, r3
 8008b46:	f04f 0900 	mov.w	r9, #0
 8008b4a:	341a      	adds	r4, #26
 8008b4c:	454d      	cmp	r5, r9
 8008b4e:	d11a      	bne.n	8008b86 <_printf_common+0xd6>
 8008b50:	2000      	movs	r0, #0
 8008b52:	e008      	b.n	8008b66 <_printf_common+0xb6>
 8008b54:	2301      	movs	r3, #1
 8008b56:	4652      	mov	r2, sl
 8008b58:	4639      	mov	r1, r7
 8008b5a:	4630      	mov	r0, r6
 8008b5c:	47c0      	blx	r8
 8008b5e:	3001      	adds	r0, #1
 8008b60:	d103      	bne.n	8008b6a <_printf_common+0xba>
 8008b62:	f04f 30ff 	mov.w	r0, #4294967295
 8008b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b6a:	3501      	adds	r5, #1
 8008b6c:	e7c3      	b.n	8008af6 <_printf_common+0x46>
 8008b6e:	18e1      	adds	r1, r4, r3
 8008b70:	1c5a      	adds	r2, r3, #1
 8008b72:	2030      	movs	r0, #48	; 0x30
 8008b74:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008b78:	4422      	add	r2, r4
 8008b7a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008b7e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008b82:	3302      	adds	r3, #2
 8008b84:	e7c5      	b.n	8008b12 <_printf_common+0x62>
 8008b86:	2301      	movs	r3, #1
 8008b88:	4622      	mov	r2, r4
 8008b8a:	4639      	mov	r1, r7
 8008b8c:	4630      	mov	r0, r6
 8008b8e:	47c0      	blx	r8
 8008b90:	3001      	adds	r0, #1
 8008b92:	d0e6      	beq.n	8008b62 <_printf_common+0xb2>
 8008b94:	f109 0901 	add.w	r9, r9, #1
 8008b98:	e7d8      	b.n	8008b4c <_printf_common+0x9c>
	...

08008b9c <_printf_i>:
 8008b9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008ba0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008ba4:	460c      	mov	r4, r1
 8008ba6:	7e09      	ldrb	r1, [r1, #24]
 8008ba8:	b085      	sub	sp, #20
 8008baa:	296e      	cmp	r1, #110	; 0x6e
 8008bac:	4617      	mov	r7, r2
 8008bae:	4606      	mov	r6, r0
 8008bb0:	4698      	mov	r8, r3
 8008bb2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008bb4:	f000 80b3 	beq.w	8008d1e <_printf_i+0x182>
 8008bb8:	d822      	bhi.n	8008c00 <_printf_i+0x64>
 8008bba:	2963      	cmp	r1, #99	; 0x63
 8008bbc:	d036      	beq.n	8008c2c <_printf_i+0x90>
 8008bbe:	d80a      	bhi.n	8008bd6 <_printf_i+0x3a>
 8008bc0:	2900      	cmp	r1, #0
 8008bc2:	f000 80b9 	beq.w	8008d38 <_printf_i+0x19c>
 8008bc6:	2958      	cmp	r1, #88	; 0x58
 8008bc8:	f000 8083 	beq.w	8008cd2 <_printf_i+0x136>
 8008bcc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008bd0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008bd4:	e032      	b.n	8008c3c <_printf_i+0xa0>
 8008bd6:	2964      	cmp	r1, #100	; 0x64
 8008bd8:	d001      	beq.n	8008bde <_printf_i+0x42>
 8008bda:	2969      	cmp	r1, #105	; 0x69
 8008bdc:	d1f6      	bne.n	8008bcc <_printf_i+0x30>
 8008bde:	6820      	ldr	r0, [r4, #0]
 8008be0:	6813      	ldr	r3, [r2, #0]
 8008be2:	0605      	lsls	r5, r0, #24
 8008be4:	f103 0104 	add.w	r1, r3, #4
 8008be8:	d52a      	bpl.n	8008c40 <_printf_i+0xa4>
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	6011      	str	r1, [r2, #0]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	da03      	bge.n	8008bfa <_printf_i+0x5e>
 8008bf2:	222d      	movs	r2, #45	; 0x2d
 8008bf4:	425b      	negs	r3, r3
 8008bf6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008bfa:	486f      	ldr	r0, [pc, #444]	; (8008db8 <_printf_i+0x21c>)
 8008bfc:	220a      	movs	r2, #10
 8008bfe:	e039      	b.n	8008c74 <_printf_i+0xd8>
 8008c00:	2973      	cmp	r1, #115	; 0x73
 8008c02:	f000 809d 	beq.w	8008d40 <_printf_i+0x1a4>
 8008c06:	d808      	bhi.n	8008c1a <_printf_i+0x7e>
 8008c08:	296f      	cmp	r1, #111	; 0x6f
 8008c0a:	d020      	beq.n	8008c4e <_printf_i+0xb2>
 8008c0c:	2970      	cmp	r1, #112	; 0x70
 8008c0e:	d1dd      	bne.n	8008bcc <_printf_i+0x30>
 8008c10:	6823      	ldr	r3, [r4, #0]
 8008c12:	f043 0320 	orr.w	r3, r3, #32
 8008c16:	6023      	str	r3, [r4, #0]
 8008c18:	e003      	b.n	8008c22 <_printf_i+0x86>
 8008c1a:	2975      	cmp	r1, #117	; 0x75
 8008c1c:	d017      	beq.n	8008c4e <_printf_i+0xb2>
 8008c1e:	2978      	cmp	r1, #120	; 0x78
 8008c20:	d1d4      	bne.n	8008bcc <_printf_i+0x30>
 8008c22:	2378      	movs	r3, #120	; 0x78
 8008c24:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008c28:	4864      	ldr	r0, [pc, #400]	; (8008dbc <_printf_i+0x220>)
 8008c2a:	e055      	b.n	8008cd8 <_printf_i+0x13c>
 8008c2c:	6813      	ldr	r3, [r2, #0]
 8008c2e:	1d19      	adds	r1, r3, #4
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	6011      	str	r1, [r2, #0]
 8008c34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008c38:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	e08c      	b.n	8008d5a <_printf_i+0x1be>
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	6011      	str	r1, [r2, #0]
 8008c44:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008c48:	bf18      	it	ne
 8008c4a:	b21b      	sxthne	r3, r3
 8008c4c:	e7cf      	b.n	8008bee <_printf_i+0x52>
 8008c4e:	6813      	ldr	r3, [r2, #0]
 8008c50:	6825      	ldr	r5, [r4, #0]
 8008c52:	1d18      	adds	r0, r3, #4
 8008c54:	6010      	str	r0, [r2, #0]
 8008c56:	0628      	lsls	r0, r5, #24
 8008c58:	d501      	bpl.n	8008c5e <_printf_i+0xc2>
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	e002      	b.n	8008c64 <_printf_i+0xc8>
 8008c5e:	0668      	lsls	r0, r5, #25
 8008c60:	d5fb      	bpl.n	8008c5a <_printf_i+0xbe>
 8008c62:	881b      	ldrh	r3, [r3, #0]
 8008c64:	4854      	ldr	r0, [pc, #336]	; (8008db8 <_printf_i+0x21c>)
 8008c66:	296f      	cmp	r1, #111	; 0x6f
 8008c68:	bf14      	ite	ne
 8008c6a:	220a      	movne	r2, #10
 8008c6c:	2208      	moveq	r2, #8
 8008c6e:	2100      	movs	r1, #0
 8008c70:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008c74:	6865      	ldr	r5, [r4, #4]
 8008c76:	60a5      	str	r5, [r4, #8]
 8008c78:	2d00      	cmp	r5, #0
 8008c7a:	f2c0 8095 	blt.w	8008da8 <_printf_i+0x20c>
 8008c7e:	6821      	ldr	r1, [r4, #0]
 8008c80:	f021 0104 	bic.w	r1, r1, #4
 8008c84:	6021      	str	r1, [r4, #0]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d13d      	bne.n	8008d06 <_printf_i+0x16a>
 8008c8a:	2d00      	cmp	r5, #0
 8008c8c:	f040 808e 	bne.w	8008dac <_printf_i+0x210>
 8008c90:	4665      	mov	r5, ip
 8008c92:	2a08      	cmp	r2, #8
 8008c94:	d10b      	bne.n	8008cae <_printf_i+0x112>
 8008c96:	6823      	ldr	r3, [r4, #0]
 8008c98:	07db      	lsls	r3, r3, #31
 8008c9a:	d508      	bpl.n	8008cae <_printf_i+0x112>
 8008c9c:	6923      	ldr	r3, [r4, #16]
 8008c9e:	6862      	ldr	r2, [r4, #4]
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	bfde      	ittt	le
 8008ca4:	2330      	movle	r3, #48	; 0x30
 8008ca6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008caa:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008cae:	ebac 0305 	sub.w	r3, ip, r5
 8008cb2:	6123      	str	r3, [r4, #16]
 8008cb4:	f8cd 8000 	str.w	r8, [sp]
 8008cb8:	463b      	mov	r3, r7
 8008cba:	aa03      	add	r2, sp, #12
 8008cbc:	4621      	mov	r1, r4
 8008cbe:	4630      	mov	r0, r6
 8008cc0:	f7ff fef6 	bl	8008ab0 <_printf_common>
 8008cc4:	3001      	adds	r0, #1
 8008cc6:	d14d      	bne.n	8008d64 <_printf_i+0x1c8>
 8008cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8008ccc:	b005      	add	sp, #20
 8008cce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008cd2:	4839      	ldr	r0, [pc, #228]	; (8008db8 <_printf_i+0x21c>)
 8008cd4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008cd8:	6813      	ldr	r3, [r2, #0]
 8008cda:	6821      	ldr	r1, [r4, #0]
 8008cdc:	1d1d      	adds	r5, r3, #4
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	6015      	str	r5, [r2, #0]
 8008ce2:	060a      	lsls	r2, r1, #24
 8008ce4:	d50b      	bpl.n	8008cfe <_printf_i+0x162>
 8008ce6:	07ca      	lsls	r2, r1, #31
 8008ce8:	bf44      	itt	mi
 8008cea:	f041 0120 	orrmi.w	r1, r1, #32
 8008cee:	6021      	strmi	r1, [r4, #0]
 8008cf0:	b91b      	cbnz	r3, 8008cfa <_printf_i+0x15e>
 8008cf2:	6822      	ldr	r2, [r4, #0]
 8008cf4:	f022 0220 	bic.w	r2, r2, #32
 8008cf8:	6022      	str	r2, [r4, #0]
 8008cfa:	2210      	movs	r2, #16
 8008cfc:	e7b7      	b.n	8008c6e <_printf_i+0xd2>
 8008cfe:	064d      	lsls	r5, r1, #25
 8008d00:	bf48      	it	mi
 8008d02:	b29b      	uxthmi	r3, r3
 8008d04:	e7ef      	b.n	8008ce6 <_printf_i+0x14a>
 8008d06:	4665      	mov	r5, ip
 8008d08:	fbb3 f1f2 	udiv	r1, r3, r2
 8008d0c:	fb02 3311 	mls	r3, r2, r1, r3
 8008d10:	5cc3      	ldrb	r3, [r0, r3]
 8008d12:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008d16:	460b      	mov	r3, r1
 8008d18:	2900      	cmp	r1, #0
 8008d1a:	d1f5      	bne.n	8008d08 <_printf_i+0x16c>
 8008d1c:	e7b9      	b.n	8008c92 <_printf_i+0xf6>
 8008d1e:	6813      	ldr	r3, [r2, #0]
 8008d20:	6825      	ldr	r5, [r4, #0]
 8008d22:	6961      	ldr	r1, [r4, #20]
 8008d24:	1d18      	adds	r0, r3, #4
 8008d26:	6010      	str	r0, [r2, #0]
 8008d28:	0628      	lsls	r0, r5, #24
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	d501      	bpl.n	8008d32 <_printf_i+0x196>
 8008d2e:	6019      	str	r1, [r3, #0]
 8008d30:	e002      	b.n	8008d38 <_printf_i+0x19c>
 8008d32:	066a      	lsls	r2, r5, #25
 8008d34:	d5fb      	bpl.n	8008d2e <_printf_i+0x192>
 8008d36:	8019      	strh	r1, [r3, #0]
 8008d38:	2300      	movs	r3, #0
 8008d3a:	6123      	str	r3, [r4, #16]
 8008d3c:	4665      	mov	r5, ip
 8008d3e:	e7b9      	b.n	8008cb4 <_printf_i+0x118>
 8008d40:	6813      	ldr	r3, [r2, #0]
 8008d42:	1d19      	adds	r1, r3, #4
 8008d44:	6011      	str	r1, [r2, #0]
 8008d46:	681d      	ldr	r5, [r3, #0]
 8008d48:	6862      	ldr	r2, [r4, #4]
 8008d4a:	2100      	movs	r1, #0
 8008d4c:	4628      	mov	r0, r5
 8008d4e:	f7f7 fa3f 	bl	80001d0 <memchr>
 8008d52:	b108      	cbz	r0, 8008d58 <_printf_i+0x1bc>
 8008d54:	1b40      	subs	r0, r0, r5
 8008d56:	6060      	str	r0, [r4, #4]
 8008d58:	6863      	ldr	r3, [r4, #4]
 8008d5a:	6123      	str	r3, [r4, #16]
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d62:	e7a7      	b.n	8008cb4 <_printf_i+0x118>
 8008d64:	6923      	ldr	r3, [r4, #16]
 8008d66:	462a      	mov	r2, r5
 8008d68:	4639      	mov	r1, r7
 8008d6a:	4630      	mov	r0, r6
 8008d6c:	47c0      	blx	r8
 8008d6e:	3001      	adds	r0, #1
 8008d70:	d0aa      	beq.n	8008cc8 <_printf_i+0x12c>
 8008d72:	6823      	ldr	r3, [r4, #0]
 8008d74:	079b      	lsls	r3, r3, #30
 8008d76:	d413      	bmi.n	8008da0 <_printf_i+0x204>
 8008d78:	68e0      	ldr	r0, [r4, #12]
 8008d7a:	9b03      	ldr	r3, [sp, #12]
 8008d7c:	4298      	cmp	r0, r3
 8008d7e:	bfb8      	it	lt
 8008d80:	4618      	movlt	r0, r3
 8008d82:	e7a3      	b.n	8008ccc <_printf_i+0x130>
 8008d84:	2301      	movs	r3, #1
 8008d86:	464a      	mov	r2, r9
 8008d88:	4639      	mov	r1, r7
 8008d8a:	4630      	mov	r0, r6
 8008d8c:	47c0      	blx	r8
 8008d8e:	3001      	adds	r0, #1
 8008d90:	d09a      	beq.n	8008cc8 <_printf_i+0x12c>
 8008d92:	3501      	adds	r5, #1
 8008d94:	68e3      	ldr	r3, [r4, #12]
 8008d96:	9a03      	ldr	r2, [sp, #12]
 8008d98:	1a9b      	subs	r3, r3, r2
 8008d9a:	42ab      	cmp	r3, r5
 8008d9c:	dcf2      	bgt.n	8008d84 <_printf_i+0x1e8>
 8008d9e:	e7eb      	b.n	8008d78 <_printf_i+0x1dc>
 8008da0:	2500      	movs	r5, #0
 8008da2:	f104 0919 	add.w	r9, r4, #25
 8008da6:	e7f5      	b.n	8008d94 <_printf_i+0x1f8>
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d1ac      	bne.n	8008d06 <_printf_i+0x16a>
 8008dac:	7803      	ldrb	r3, [r0, #0]
 8008dae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008db2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008db6:	e76c      	b.n	8008c92 <_printf_i+0xf6>
 8008db8:	08008ebd 	.word	0x08008ebd
 8008dbc:	08008ece 	.word	0x08008ece

08008dc0 <memcpy>:
 8008dc0:	b510      	push	{r4, lr}
 8008dc2:	1e43      	subs	r3, r0, #1
 8008dc4:	440a      	add	r2, r1
 8008dc6:	4291      	cmp	r1, r2
 8008dc8:	d100      	bne.n	8008dcc <memcpy+0xc>
 8008dca:	bd10      	pop	{r4, pc}
 8008dcc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008dd0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008dd4:	e7f7      	b.n	8008dc6 <memcpy+0x6>

08008dd6 <memmove>:
 8008dd6:	4288      	cmp	r0, r1
 8008dd8:	b510      	push	{r4, lr}
 8008dda:	eb01 0302 	add.w	r3, r1, r2
 8008dde:	d807      	bhi.n	8008df0 <memmove+0x1a>
 8008de0:	1e42      	subs	r2, r0, #1
 8008de2:	4299      	cmp	r1, r3
 8008de4:	d00a      	beq.n	8008dfc <memmove+0x26>
 8008de6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008dea:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008dee:	e7f8      	b.n	8008de2 <memmove+0xc>
 8008df0:	4283      	cmp	r3, r0
 8008df2:	d9f5      	bls.n	8008de0 <memmove+0xa>
 8008df4:	1881      	adds	r1, r0, r2
 8008df6:	1ad2      	subs	r2, r2, r3
 8008df8:	42d3      	cmn	r3, r2
 8008dfa:	d100      	bne.n	8008dfe <memmove+0x28>
 8008dfc:	bd10      	pop	{r4, pc}
 8008dfe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e02:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008e06:	e7f7      	b.n	8008df8 <memmove+0x22>

08008e08 <_realloc_r>:
 8008e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e0a:	4607      	mov	r7, r0
 8008e0c:	4614      	mov	r4, r2
 8008e0e:	460e      	mov	r6, r1
 8008e10:	b921      	cbnz	r1, 8008e1c <_realloc_r+0x14>
 8008e12:	4611      	mov	r1, r2
 8008e14:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008e18:	f7ff bc6c 	b.w	80086f4 <_malloc_r>
 8008e1c:	b922      	cbnz	r2, 8008e28 <_realloc_r+0x20>
 8008e1e:	f7ff fc1b 	bl	8008658 <_free_r>
 8008e22:	4625      	mov	r5, r4
 8008e24:	4628      	mov	r0, r5
 8008e26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e28:	f000 f814 	bl	8008e54 <_malloc_usable_size_r>
 8008e2c:	42a0      	cmp	r0, r4
 8008e2e:	d20f      	bcs.n	8008e50 <_realloc_r+0x48>
 8008e30:	4621      	mov	r1, r4
 8008e32:	4638      	mov	r0, r7
 8008e34:	f7ff fc5e 	bl	80086f4 <_malloc_r>
 8008e38:	4605      	mov	r5, r0
 8008e3a:	2800      	cmp	r0, #0
 8008e3c:	d0f2      	beq.n	8008e24 <_realloc_r+0x1c>
 8008e3e:	4631      	mov	r1, r6
 8008e40:	4622      	mov	r2, r4
 8008e42:	f7ff ffbd 	bl	8008dc0 <memcpy>
 8008e46:	4631      	mov	r1, r6
 8008e48:	4638      	mov	r0, r7
 8008e4a:	f7ff fc05 	bl	8008658 <_free_r>
 8008e4e:	e7e9      	b.n	8008e24 <_realloc_r+0x1c>
 8008e50:	4635      	mov	r5, r6
 8008e52:	e7e7      	b.n	8008e24 <_realloc_r+0x1c>

08008e54 <_malloc_usable_size_r>:
 8008e54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e58:	1f18      	subs	r0, r3, #4
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	bfbc      	itt	lt
 8008e5e:	580b      	ldrlt	r3, [r1, r0]
 8008e60:	18c0      	addlt	r0, r0, r3
 8008e62:	4770      	bx	lr

08008e64 <_init>:
 8008e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e66:	bf00      	nop
 8008e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e6a:	bc08      	pop	{r3}
 8008e6c:	469e      	mov	lr, r3
 8008e6e:	4770      	bx	lr

08008e70 <_fini>:
 8008e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e72:	bf00      	nop
 8008e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e76:	bc08      	pop	{r3}
 8008e78:	469e      	mov	lr, r3
 8008e7a:	4770      	bx	lr
