<stg><name>Loop_VITIS_LOOP_267_1_proc</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i4, void %newFuncRoot, i4 %add_ln267, void %.split4.i.i46

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %i = phi i2, void %newFuncRoot, i2 %select_ln267, void %.split4.i.i46

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2 %j_1 = phi i2, void %newFuncRoot, i2 %add_ln269, void %.split4.i.i46

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %icmp_ln267 = icmp_eq  i4 %indvar_flatten, i4

]]></Node>
<StgValue><ssdm name="icmp_ln267"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %add_ln267 = add i4 %indvar_flatten, i4

]]></Node>
<StgValue><ssdm name="add_ln267"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln267 = br i1 %icmp_ln267, void %.reset, void %_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev.exit.i21.exitStub

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_267_1_VITIS_LOOP_269_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset:2 %icmp_ln269 = icmp_eq  i2 %j_1, i2

]]></Node>
<StgValue><ssdm name="icmp_ln269"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.reset:3 %select_ln266 = select i1 %icmp_ln269, i2, i2 %j_1

]]></Node>
<StgValue><ssdm name="select_ln266"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset:5 %add_ln267_1 = add i2 %i, i2

]]></Node>
<StgValue><ssdm name="add_ln267_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.reset:6 %select_ln267 = select i1 %icmp_ln269, i2 %add_ln267_1, i2 %i

]]></Node>
<StgValue><ssdm name="select_ln267"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="2">
<![CDATA[
.reset:7 %j_1_cast = zext i2 %select_ln266

]]></Node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:8 %specloopname_ln266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln266"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:9 %kernel_0_addr = getelementptr i1 %kernel_0, i64, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="kernel_0_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:10 %kernel_1_addr = getelementptr i1 %kernel_1, i64, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="kernel_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:11 %kernel_2_addr = getelementptr i1 %kernel_2, i64, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="kernel_2_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.reset:12 %switch_ln271 = switch i2 %select_ln267, void %branch2, i2, void %branch0, i2, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln271"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
<literal name="select_ln267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
branch1:0 %store_ln271 = store i1, i2 %kernel_1_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
<literal name="select_ln267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln271 = br void %.split4.i.i46

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
<literal name="select_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
branch0:0 %store_ln271 = store i1, i2 %kernel_0_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
<literal name="select_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln271 = br void %.split4.i.i46

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
<literal name="select_ln267" val="!0"/>
<literal name="select_ln267" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
branch2:0 %store_ln271 = store i1, i2 %kernel_2_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
<literal name="select_ln267" val="!0"/>
<literal name="select_ln267" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln271 = br void %.split4.i.i46

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split4.i.i46:0 %add_ln269 = add i2 %select_ln266, i2

]]></Node>
<StgValue><ssdm name="add_ln269"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.split4.i.i46:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev.exit.i21.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
