C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Verilog_Projects\sos_blinker_evalboard\synthesis  -sap  C:\Verilog_Projects\sos_blinker_evalboard\synthesis\sos_blinker.sap  -otap  C:\Verilog_Projects\sos_blinker_evalboard\synthesis\sos_blinker.tap  -omap  C:\Verilog_Projects\sos_blinker_evalboard\synthesis\sos_blinker.map   -part MPF300T  -package FCG1152  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\Verilog_Projects\sos_blinker_evalboard\synthesis\synlog\report\sos_blinker_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  sos_blinker  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Verilog_Projects\sos_blinker_evalboard\synthesis\scratchproject.prs  -multisrs  -ovm  C:\Verilog_Projects\sos_blinker_evalboard\synthesis\sos_blinker.vm   -freq 100.000   -tcl  C:\Verilog_Projects\sos_blinker_evalboard\designer\sos_blinker\synthesis.fdc  C:\Verilog_Projects\sos_blinker_evalboard\synthesis\synwork\sos_blinker_prem.srd  -devicelib  C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\acg5.v  -ologparam  C:\Verilog_Projects\sos_blinker_evalboard\synthesis\syntmp\sos_blinker.plg  -osyn  C:\Verilog_Projects\sos_blinker_evalboard\synthesis\sos_blinker.srm  -prjdir  C:\Verilog_Projects\sos_blinker_evalboard\synthesis\  -prjname  sos_blinker_syn  -log  C:\Verilog_Projects\sos_blinker_evalboard\synthesis\synlog\sos_blinker_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -sap ..\sos_blinker.sap -otap ..\sos_blinker.tap -omap ..\sos_blinker.map -part MPF300T -package FCG1152 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\sos_blinker_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module sos_blinker -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\sos_blinker.vm -freq 100.000 -tcl ..\..\designer\sos_blinker\synthesis.fdc ..\synwork\sos_blinker_prem.srd -devicelib ..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\acg5.v -ologparam sos_blinker.plg -osyn ..\sos_blinker.srm -prjdir ..\ -prjname sos_blinker_syn -log ..\synlog\sos_blinker_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:6
file:..\sos_blinker.sap|io:o|time:1713999210|size:574|exec:0|csum:
file:..\sos_blinker.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\sos_blinker.map|io:o|time:1713999216|size:28|exec:0|csum:
file:..\scratchproject.prs|io:o|time:1712163886|size:3104|exec:0|csum:
file:..\sos_blinker.vm|io:o|time:1713999216|size:150070|exec:0|csum:
file:..\..\designer\sos_blinker\synthesis.fdc|io:i|time:1713999206|size:64|exec:0|csum:9E09A842E80E9A2FCA05DE9C0AF0D984
file:..\synwork\sos_blinker_prem.srd|io:i|time:1713999210|size:5452|exec:0|csum:37AF1520819C15BE529F19F26676DBD9
file:..\..\..\..\microchip\libero_soc_v2024.1\synplifypro\lib\generic\acg5.v|io:i|time:1704384606|size:43686|exec:0|csum:C5B8CD150154D193C7B0D4301122DDFB
file:sos_blinker.plg|io:o|time:1713999216|size:801|exec:0|csum:
file:..\sos_blinker.srm|io:o|time:1713999215|size:36548|exec:0|csum:
file:..\synlog\sos_blinker_fpga_mapper.srr|io:o|time:1713999216|size:362050|exec:0|csum:
file:..\..\..\..\microchip\libero_soc_v2024.1\synplifypro\bin64\m_generic.exe|io:i|time:1704388032|size:52654080|exec:1|csum:7120A4CF8F847BC69C75A1CBBA41E49F
