Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date              : Fri Oct  6 20:39:36 2017
| Host              : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.23 12-12-2016
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1078 register/latch pins with no clock driven by root clock pin: design_1_i/top_wrapper_0/inst/t1/clk3_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2162 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.672        0.000                      0                   21        0.054        0.000                      0                   21        0.666        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
default_sysclk_300_clk_p         {0.000 1.666}        3.333           300.030         
  clk_out1_design_1_clk_wiz_0_0  {0.000 4.999}        9.999           100.010         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.999}        9.999           100.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
default_sysclk_300_clk_p                                                                                                                                                           0.666        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        8.672        0.000                      0                   21        0.054        0.000                      0                   21        4.019        0.000                       0                    15  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    8.620        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  default_sysclk_300_clk_p
  To Clock:  default_sysclk_300_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         default_sysclk_300_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { default_sysclk_300_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.672ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.375ns (35.988%)  route 0.667ns (64.012%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 9.061 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.595ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.549ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.662    -3.191 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.788    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.705 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          2.002    -0.703    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.589 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/Q
                         net (fo=3, routed)           0.232    -0.357    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[8]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189    -0.168 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.104    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.032 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.371     0.339    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X40Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.278     6.868 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.213    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.288 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.773     9.061    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/C
                         clock pessimism              0.107     9.168    
                         clock uncertainty           -0.074     9.094    
    SLICE_X40Y98         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     9.010    design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  8.672    

Slack (MET) :             8.674ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.375ns (35.988%)  route 0.667ns (64.012%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 9.061 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.595ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.549ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.662    -3.191 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.788    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.705 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          2.002    -0.703    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.589 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/Q
                         net (fo=3, routed)           0.232    -0.357    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[8]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189    -0.168 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.104    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.032 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.371     0.339    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X40Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.278     6.868 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.213    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.288 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.773     9.061    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]/C
                         clock pessimism              0.107     9.168    
                         clock uncertainty           -0.074     9.094    
    SLICE_X40Y98         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082     9.012    design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  8.674    

Slack (MET) :             8.687ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.375ns (34.467%)  route 0.713ns (65.533%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 9.061 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.595ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.549ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.662    -3.191 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.788    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.705 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          2.002    -0.703    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.589 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/Q
                         net (fo=3, routed)           0.232    -0.357    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[8]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189    -0.168 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.104    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.032 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.417     0.385    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.278     6.868 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.213    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.288 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.773     9.061    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
                         clock pessimism              0.168     9.230    
                         clock uncertainty           -0.074     9.156    
    SLICE_X39Y99         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     9.072    design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  8.687    

Slack (MET) :             8.687ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.375ns (34.467%)  route 0.713ns (65.533%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 9.061 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.595ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.549ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.662    -3.191 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.788    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.705 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          2.002    -0.703    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.589 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/Q
                         net (fo=3, routed)           0.232    -0.357    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[8]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189    -0.168 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.104    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.032 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.417     0.385    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.278     6.868 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.213    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.288 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.773     9.061    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]/C
                         clock pessimism              0.168     9.230    
                         clock uncertainty           -0.074     9.156    
    SLICE_X39Y99         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     9.072    design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  8.687    

Slack (MET) :             8.689ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.375ns (34.467%)  route 0.713ns (65.533%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 9.061 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.595ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.549ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.662    -3.191 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.788    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.705 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          2.002    -0.703    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.589 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/Q
                         net (fo=3, routed)           0.232    -0.357    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[8]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189    -0.168 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.104    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.032 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.417     0.385    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.278     6.868 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.213    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.288 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.773     9.061    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
                         clock pessimism              0.168     9.230    
                         clock uncertainty           -0.074     9.156    
    SLICE_X39Y99         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082     9.074    design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  8.689    

Slack (MET) :             8.689ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.375ns (34.467%)  route 0.713ns (65.533%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 9.061 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.595ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.549ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.662    -3.191 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.788    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.705 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          2.002    -0.703    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.589 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/Q
                         net (fo=3, routed)           0.232    -0.357    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[8]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189    -0.168 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.104    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.032 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.417     0.385    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.278     6.868 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.213    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.288 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.773     9.061    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
                         clock pessimism              0.168     9.230    
                         clock uncertainty           -0.074     9.156    
    SLICE_X39Y99         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     9.074    design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  8.689    

Slack (MET) :             8.689ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.375ns (34.467%)  route 0.713ns (65.533%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 9.061 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.595ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.549ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.662    -3.191 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.788    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.705 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          2.002    -0.703    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.589 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/Q
                         net (fo=3, routed)           0.232    -0.357    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[8]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189    -0.168 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.104    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.032 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.417     0.385    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.278     6.868 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.213    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.288 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.773     9.061    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/C
                         clock pessimism              0.168     9.230    
                         clock uncertainty           -0.074     9.156    
    SLICE_X39Y99         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.082     9.074    design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  8.689    

Slack (MET) :             8.770ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.361ns (35.323%)  route 0.661ns (64.677%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 9.066 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 0.595ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.549ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.662    -3.191 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.788    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.705 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.990    -0.715    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.598 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/Q
                         net (fo=6, routed)           0.238    -0.360    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[2]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172    -0.188 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.124    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.052 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.359     0.307    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.278     6.868 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.213    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.288 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.778     9.066    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]/C
                         clock pessimism              0.168     9.235    
                         clock uncertainty           -0.074     9.161    
    SLICE_X39Y98         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     9.077    design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  8.770    

Slack (MET) :             8.770ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.361ns (35.323%)  route 0.661ns (64.677%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 9.066 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 0.595ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.549ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.662    -3.191 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.788    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.705 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.990    -0.715    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.598 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/Q
                         net (fo=6, routed)           0.238    -0.360    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[2]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172    -0.188 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.124    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.052 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.359     0.307    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.278     6.868 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.213    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.288 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.778     9.066    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                         clock pessimism              0.168     9.235    
                         clock uncertainty           -0.074     9.161    
    SLICE_X39Y98         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     9.077    design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  8.770    

Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.361ns (35.323%)  route 0.661ns (64.677%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 9.066 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 0.595ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.549ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.662    -3.191 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.788    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.705 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.990    -0.715    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.598 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/Q
                         net (fo=6, routed)           0.238    -0.360    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[2]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172    -0.188 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.124    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.052 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.359     0.307    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.278     6.868 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.213    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.288 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.778     9.066    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]/C
                         clock pessimism              0.168     9.235    
                         clock uncertainty           -0.074     9.161    
    SLICE_X39Y98         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     9.079    design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  8.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.064ns (41.290%)  route 0.091ns (58.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      0.859ns (routing 0.263ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.290ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.211    -1.582 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.416    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.389 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.859    -0.530    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.481 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/Q
                         net (fo=7, routed)           0.075    -0.406    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[1]
    SLICE_X39Y98         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015    -0.391 r  design_1_i/top_wrapper_0/inst/t1/clk2[5]_i_1/O
                         net (fo=1, routed)           0.016    -0.375    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[5]
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.888    -1.931 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.723    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.014    -0.678    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]/C
                         clock pessimism              0.194    -0.484    
    SLICE_X39Y98         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.428    design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.086ns (64.662%)  route 0.047ns (35.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.859ns (routing 0.263ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.290ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.211    -1.582 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.416    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.389 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.859    -0.530    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048    -0.482 f  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/Q
                         net (fo=8, routed)           0.034    -0.448    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[0]
    SLICE_X39Y99         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.038    -0.410 r  design_1_i/top_wrapper_0/inst/t1/clk2[0]_i_1/O
                         net (fo=1, routed)           0.013    -0.397    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[0]
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.888    -1.931 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.723    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.007    -0.685    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
                         clock pessimism              0.161    -0.525    
    SLICE_X39Y99         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056    -0.469    design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.087ns (64.925%)  route 0.047ns (35.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.859ns (routing 0.263ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.290ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.211    -1.582 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.416    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.389 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.859    -0.530    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.481 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/Q
                         net (fo=6, routed)           0.036    -0.445    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[2]
    SLICE_X39Y99         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.038    -0.407 r  design_1_i/top_wrapper_0/inst/t1/clk2[2]_i_1/O
                         net (fo=1, routed)           0.011    -0.396    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[2]
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.888    -1.931 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.723    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.007    -0.685    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
                         clock pessimism              0.161    -0.525    
    SLICE_X39Y99         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.469    design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.086ns (63.704%)  route 0.049ns (36.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.859ns (routing 0.263ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.290ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.211    -1.582 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.416    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.389 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.859    -0.530    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048    -0.482 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/Q
                         net (fo=4, routed)           0.038    -0.444    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[4]
    SLICE_X39Y99         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.038    -0.406 r  design_1_i/top_wrapper_0/inst/t1/clk2[4]_i_1/O
                         net (fo=1, routed)           0.011    -0.395    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[4]
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.888    -1.931 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.723    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.007    -0.685    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/C
                         clock pessimism              0.161    -0.525    
    SLICE_X39Y99         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056    -0.469    design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.087ns (64.444%)  route 0.048ns (35.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.157ns
  Clock Net Delay (Source):      0.862ns (routing 0.263ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.290ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.211    -1.582 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.416    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.389 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.862    -0.527    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.478 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]/Q
                         net (fo=2, routed)           0.037    -0.441    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[9]
    SLICE_X39Y98         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.038    -0.403 r  design_1_i/top_wrapper_0/inst/t1/clk2[9]_i_1/O
                         net (fo=1, routed)           0.011    -0.392    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[9]
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.888    -1.931 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.723    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.014    -0.678    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]/C
                         clock pessimism              0.157    -0.522    
    SLICE_X39Y98         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.466    design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.089ns (63.571%)  route 0.051ns (36.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.861ns (routing 0.263ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.290ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.211    -1.582 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.416    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.389 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.861    -0.528    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049    -0.479 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]/Q
                         net (fo=4, routed)           0.039    -0.440    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[7]
    SLICE_X40Y98         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.040    -0.400 r  design_1_i/top_wrapper_0/inst/t1/clk2[7]_i_1/O
                         net (fo=1, routed)           0.012    -0.388    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[7]
    SLICE_X40Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.888    -1.931 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.723    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.009    -0.683    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]/C
                         clock pessimism              0.161    -0.523    
    SLICE_X40Y98         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056    -0.467    design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.094ns (40.171%)  route 0.140ns (59.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Net Delay (Source):      0.861ns (routing 0.263ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.290ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.211    -1.582 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.416    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.389 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.861    -0.528    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049    -0.479 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]/Q
                         net (fo=4, routed)           0.124    -0.355    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[7]
    SLICE_X39Y98         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045    -0.310 r  design_1_i/top_wrapper_0/inst/t1/clk2[8]_i_1/O
                         net (fo=1, routed)           0.016    -0.294    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[8]
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.888    -1.931 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.723    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.014    -0.678    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                         clock pessimism              0.223    -0.455    
    SLICE_X39Y98         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.399    design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.101ns (52.062%)  route 0.093ns (47.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.859ns (routing 0.263ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.290ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.211    -1.582 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.416    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.389 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.859    -0.530    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.481 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/Q
                         net (fo=6, routed)           0.077    -0.404    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[2]
    SLICE_X39Y99         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.052    -0.352 r  design_1_i/top_wrapper_0/inst/t1/clk2[3]_i_1/O
                         net (fo=1, routed)           0.016    -0.336    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[3]
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.888    -1.931 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.723    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.007    -0.685    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]/C
                         clock pessimism              0.161    -0.525    
    SLICE_X39Y99         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.469    design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.112ns (47.458%)  route 0.124ns (52.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.859ns (routing 0.263ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.290ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.211    -1.582 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.416    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.389 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.859    -0.530    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048    -0.482 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/Q
                         net (fo=8, routed)           0.108    -0.374    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[0]
    SLICE_X39Y99         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.064    -0.310 r  design_1_i/top_wrapper_0/inst/t1/clk2[1]_i_1/O
                         net (fo=1, routed)           0.016    -0.294    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[1]
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.888    -1.931 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.723    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.007    -0.685    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
                         clock pessimism              0.161    -0.525    
    SLICE_X39Y99         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.469    design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.103ns (38.433%)  route 0.165ns (61.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.861ns (routing 0.263ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.290ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.211    -1.582 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.416    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.389 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.861    -0.528    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.479 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/Q
                         net (fo=5, routed)           0.149    -0.330    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[6]
    SLICE_X40Y98         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.054    -0.276 r  design_1_i/top_wrapper_0/inst/t1/clk2[6]_i_1/O
                         net (fo=1, routed)           0.016    -0.260    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[6]
    SLICE_X40Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.888    -1.931 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.723    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.009    -0.683    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y98         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/C
                         clock pessimism              0.161    -0.523    
    SLICE_X40Y98         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.467    design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         9.999       8.038      RAMB36_X4Y15     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         9.999       8.038      RAMB36_X4Y15     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         9.999       8.620      BUFGCE_X0Y38     design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         9.999       8.928      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X39Y99     design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X39Y99     design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X39Y99     design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X39Y99     design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X39Y99     design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X39Y98     design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.999       4.019      RAMB36_X4Y15     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         4.999       4.019      RAMB36_X4Y15     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         4.999       4.019      RAMB36_X4Y15     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y15     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X39Y99     design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X39Y99     design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X39Y99     design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X39Y99     design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X39Y99     design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X39Y98     design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.019      RAMB36_X4Y15     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.019      RAMB36_X4Y15     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.019      RAMB36_X4Y15     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.019      RAMB36_X4Y15     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X39Y99     design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X39Y99     design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X39Y99     design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X39Y99     design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X39Y99     design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X39Y98     design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         9.999       8.620      BUFGCE_X0Y44     design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         9.999       8.928      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         9.999       8.928      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBIN



