# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
./compile
# Start time: 18:09:45 on Jul 02,2021
# vcom constants.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 18:09:45 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 18:09:45 on Jul 02,2021
# vcom nd3.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity ND3
# -- Compiling architecture behavioral of ND3
# -- Compiling configuration CFG_ND3
# -- Loading entity ND3
# -- Loading architecture behavioral of ND3
# End time: 18:09:45 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 18:09:45 on Jul 02,2021
# vcom nd4.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity ND4
# -- Compiling architecture behavioral of ND4
# -- Compiling configuration CFG_ND4
# -- Loading entity ND4
# -- Loading architecture behavioral of ND4
# End time: 18:09:46 on Jul 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Start time: 18:09:46 on Jul 02,2021
# vcom Logical.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity LogicalT2
# -- Compiling architecture Struct of LogicalT2
# -- Compiling configuration CFG_LogicalT2
# -- Loading entity LogicalT2
# -- Loading architecture Struct of LogicalT2
# -- Loading entity ND3
# -- Loading entity ND4
# End time: 18:09:46 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 18:09:46 on Jul 02,2021
# vcom tb_Logicals.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity tb
# -- Compiling architecture test of tb
# ** Error: tb_Logicals.vhd(101): near "1100;": (vcom-1203) String literal is not terminated with the " character.
# ** Error: tb_Logicals.vhd(101): String literal has a character ';' not in the enumeration type ieee.std_logic_1164.STD_LOGIC.
# ** Error: tb_Logicals.vhd(102): near "B": (vcom-1576) expecting ';'.
# ** Note: tb_Logicals.vhd(106): VHDL Compiler exiting
# End time: 18:09:46 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# child process exited abnormally
./compile
# Start time: 18:10:14 on Jul 02,2021
# vcom constants.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 18:10:14 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 18:10:14 on Jul 02,2021
# vcom nd3.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity ND3
# -- Compiling architecture behavioral of ND3
# -- Compiling configuration CFG_ND3
# -- Loading entity ND3
# -- Loading architecture behavioral of ND3
# End time: 18:10:14 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 18:10:14 on Jul 02,2021
# vcom nd4.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity ND4
# -- Compiling architecture behavioral of ND4
# -- Compiling configuration CFG_ND4
# -- Loading entity ND4
# -- Loading architecture behavioral of ND4
# End time: 18:10:14 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 18:10:14 on Jul 02,2021
# vcom Logical.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity LogicalT2
# -- Compiling architecture Struct of LogicalT2
# -- Compiling configuration CFG_LogicalT2
# -- Loading entity LogicalT2
# -- Loading architecture Struct of LogicalT2
# -- Loading entity ND3
# -- Loading entity ND4
# End time: 18:10:14 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 18:10:14 on Jul 02,2021
# vcom tb_Logicals.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity tb
# -- Compiling architecture test of tb
# End time: 18:10:14 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb(test)
# vsim work.tb(test) 
# Start time: 18:10:40 on Jul 02,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.constants
# Loading work.tb(test)#1
# ** Fatal: (vsim-3348) Port length (3) does not match actual length (4) for port "/tb/UUT/A".
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT File: Logical.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 18:10:41 on Jul 02,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.tb(test)
# vsim work.tb(test) 
# Start time: 18:11:27 on Jul 02,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.constants
# Loading work.tb(test)#1
# ** Fatal: (vsim-3348) Port length (3) does not match actual length (4) for port "/tb/UUT/A".
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT File: Logical.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 18:11:27 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
quit -sim
./compile
# Start time: 18:11:42 on Jul 02,2021
# vcom constants.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 18:11:42 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 18:11:42 on Jul 02,2021
# vcom nd3.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity ND3
# -- Compiling architecture behavioral of ND3
# -- Compiling configuration CFG_ND3
# -- Loading entity ND3
# -- Loading architecture behavioral of ND3
# End time: 18:11:43 on Jul 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Start time: 18:11:43 on Jul 02,2021
# vcom nd4.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity ND4
# -- Compiling architecture behavioral of ND4
# -- Compiling configuration CFG_ND4
# -- Loading entity ND4
# -- Loading architecture behavioral of ND4
# End time: 18:11:43 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 18:11:43 on Jul 02,2021
# vcom Logical.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity LogicalT2
# -- Compiling architecture Struct of LogicalT2
# -- Compiling configuration CFG_LogicalT2
# -- Loading entity LogicalT2
# -- Loading architecture Struct of LogicalT2
# -- Loading entity ND3
# -- Loading entity ND4
# End time: 18:11:43 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 18:11:43 on Jul 02,2021
# vcom tb_Logicals.vhd 
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity tb
# -- Compiling architecture test of tb
# End time: 18:11:43 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
vsim work.tb(test)
# vsim work.tb(test) 
# Start time: 18:11:55 on Jul 02,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.constants
# Loading work.tb(test)#1
add wave *
run 100 ns
quit -sim
# End time: 18:15:58 on Jul 02,2021, Elapsed time: 0:04:03
# Errors: 0, Warnings: 0
