###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =       110879   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =       124649   # Number of read requests issued
num_writes_done                =         2849   # Number of read requests issued
num_cycles                     =      4415384   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =            3   # Number of epochs
num_read_cmds                  =       124649   # Number of READ/READP commands
num_act_cmds                   =        15355   # Number of ACT commands
num_write_row_hits             =         1298   # Number of write row buffer hits
num_pre_cmds                   =        15355   # Number of PRE commands
num_write_cmds                 =         2849   # Number of WRITE/WRITEP commands
num_ondemand_pres              =        11090   # Number of ondemend PRE commands
num_ref_cmds                   =          849   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =       858830   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       763863   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =      3556554   # Cyles of rank active rank.0
rank_active_cycles.1           =      3651521   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        51648   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15438   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        14079   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        10114   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10690   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        11511   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4117   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4160   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1171   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          905   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         3665   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       109551   # Read request latency (cycles)
read_latency[40-59]            =         3109   # Read request latency (cycles)
read_latency[60-79]            =         8765   # Read request latency (cycles)
read_latency[80-99]            =          330   # Read request latency (cycles)
read_latency[100-119]          =          332   # Read request latency (cycles)
read_latency[120-139]          =          188   # Read request latency (cycles)
read_latency[140-159]          =           85   # Read request latency (cycles)
read_latency[160-179]          =           83   # Read request latency (cycles)
read_latency[180-199]          =           96   # Read request latency (cycles)
read_latency[200-]             =         2110   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =           81   # Write cmd latency (cycles)
write_latency[80-99]           =           75   # Write cmd latency (cycles)
write_latency[100-119]         =           37   # Write cmd latency (cycles)
write_latency[120-139]         =           39   # Write cmd latency (cycles)
write_latency[140-159]         =           82   # Write cmd latency (cycles)
write_latency[160-179]         =           89   # Write cmd latency (cycles)
write_latency[180-199]         =           58   # Write cmd latency (cycles)
write_latency[200-]            =         2386   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  1.59101e+09   # Refresh energy
write_energy                   =   1.5535e+07   # Write energy
act_energy                     =  1.25002e+08   # Activation energy
read_energy                    =  7.65843e+08   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  2.79972e+09   # Active standby energy rank.0
act_stb_energy.1               =  2.87448e+09   # Active standby energy rank.1
pre_stb_energy.0               =  5.77134e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.13316e+08   # Precharge standby energy rank.1
average_interarrival           =      34.3353   # Average request interarrival latency (cycles)
average_read_latency           =      35.2684   # Average read request latency (cycles)
average_power                  =      2097.67   # Average power (mW)
average_bandwidth              =      2.46407   # Average bandwidth
total_energy                   =  9.26203e+09   # Total energy (pJ)
