INFO-FLOW: Workspace /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1 opened at Fri Jun 24 15:07:23 CEST 2022
Execute     ap_set_clock -name default -period 7 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute     set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2020.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command       create_platform done; 0.76 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.84 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=60 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=60
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 0.85 sec.
Execute   set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute     create_platform xczu3eg-sbva484-1-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   create_clock -period 7 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 7 -name default 
Execute   config_compile -name_max_length 60 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   source ./myproject_prj/solution1/directives.tcl 
Execute     set_directive_top -name myproject_axi myproject_axi 
INFO: [HLS 200-1510] Running: set_directive_top -name myproject_axi myproject_axi 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject_axi.cpp -foptimization-record-file=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow > /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.cpp.clang.out.log 2> /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top myproject_axi -name=myproject_axi 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow > /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.48 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.46 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.67 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.9 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.96 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.43 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow > /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp.clang.out.log 2> /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.48 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow > /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top myproject_axi -name=myproject_axi 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow > /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.5 sec.
WARNING: [HLS 207-5565] '#pragma HLS unroll' can only be applied inside loop body (firmware/myproject.cpp:9:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.43 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.43 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.62 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.75 sec.
Command       clang_tidy done; 0.81 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.41 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow > /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.5 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.41 seconds. CPU system time: 0.58 seconds. Elapsed time: 8.21 seconds; current allocated memory: 161.242 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc" "/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.91 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.91 sec.
Execute       run_link_or_opt -opt -out /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject_axi -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject_axi -reflow-float-conversion -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.68 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.68 sec.
Execute       run_link_or_opt -out /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject_axi 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject_axi -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject_axi -mllvm -hls-db-dir -mllvm /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow > /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.31 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.21)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.20)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.19)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.18)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.17)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.16)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.15)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.14)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.13)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.12)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.11)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.10)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.9)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.8)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.7)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.6)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.5)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.4)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.3)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3.2)' (firmware/parameters.h:18:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_300_21' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:300:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_287_20' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:287:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_282_19' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:282:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_277_18' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:277:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_272_17' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:272:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_267_16' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:267:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_262_15' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:262:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_257_14' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:257:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_13' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:252:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_247_12' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:247:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_242_11' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:242:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_237_10' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:237:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_232_9' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:232:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_227_8' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:227:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_222_7' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:222:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_217_6' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:217:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_212_5' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:212:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_207_4' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:207:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_202_3' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:202:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_197_2' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:197:21)
INFO: [HLS 214-291] Loop 'Trees' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:192:3)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_188_1' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:188:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_147_1' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:147:21)
INFO: [HLS 214-291] Loop 'Activate' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:125:13)
INFO: [HLS 214-291] Loop 'Compare' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:112:11)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:104:11)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_300_21' (firmware/BDT.h:300:28) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_287_20' (firmware/BDT.h:287:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_282_19' (firmware/BDT.h:282:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_277_18' (firmware/BDT.h:277:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_272_17' (firmware/BDT.h:272:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_267_16' (firmware/BDT.h:267:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_262_15' (firmware/BDT.h:262:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_257_14' (firmware/BDT.h:257:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_13' (firmware/BDT.h:252:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_247_12' (firmware/BDT.h:247:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_242_11' (firmware/BDT.h:242:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_10' (firmware/BDT.h:237:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_232_9' (firmware/BDT.h:232:21) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_8' (firmware/BDT.h:227:21) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_7' (firmware/BDT.h:222:21) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_217_6' (firmware/BDT.h:217:21) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_5' (firmware/BDT.h:212:21) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_207_4' (firmware/BDT.h:207:21) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_202_3' (firmware/BDT.h:202:21) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_197_2' (firmware/BDT.h:197:21) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'Trees' (firmware/BDT.h:192:3) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_1' (firmware/BDT.h:188:21) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<19, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<19, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<19, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<19, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<18, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<18, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<18, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<18, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<17, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<17, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<17, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<17, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<16, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<16, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<16, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<16, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<15, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<15, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<15, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<15, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<14, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<14, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<14, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<14, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<13, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<13, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<13, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<13, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<11, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<11, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<11, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<11, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<10, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<10, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<10, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<10, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<9, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<9, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<9, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<9, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<7, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<7, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<7, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<7, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<6, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<6, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<6, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<6, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<3, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<3, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<3, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<3, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<1, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<1, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<1, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<1, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<0, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<0, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<0, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<0, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.21.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.21.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.21.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.21.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.21.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.21.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.20.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.20.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.20.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.20.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.20.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.20.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.19.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.19.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.19.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.19.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.19.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.19.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.18.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.18.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.18.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.18.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.18.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.18.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.17.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.17.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.17.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.17.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.17.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.17.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.16.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.16.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.16.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.16.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.16.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.16.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.15.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.15.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.15.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.15.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.15.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.15.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.14.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.14.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.14.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.14.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.14.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.14.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.13.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.13.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.13.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.13.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.13.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.13.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.12.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.12.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.12.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.12.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.12.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.12.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.11.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.11.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.11.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.11.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.11.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.11.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.10.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.10.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.10.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.10.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.10.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.10.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.9.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.9.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.9.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.9.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.9.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.9.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.8.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.8.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.8.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.8.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.8.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.8.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.7.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.7.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.7.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.7.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.7.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.7.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.6.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.6.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.6.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.6.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.6.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.6.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.5.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.5.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.5.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.5.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.5.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.5.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.4.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.4.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.4.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.4.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.4.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.4.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.3.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.3.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.3.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.3.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.3.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.3.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.2.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.2.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.2.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.2.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.2.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.2.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to 'comparison': Complete partitioning on dimension 1. (firmware/BDT.h:101:7)
INFO: [HLS 214-248] Applying array_partition to 'activation': Complete partitioning on dimension 1. (firmware/BDT.h:102:8)
INFO: [HLS 214-248] Applying array_partition to 'activation_leaf': Complete partitioning on dimension 1. (firmware/BDT.h:103:8)
INFO: [HLS 214-248] Applying array_partition to 'value_leaf': Complete partitioning on dimension 1. (firmware/BDT.h:104:11)
INFO: [HLS 214-248] Applying array_partition to 'tree_scores': Complete partitioning on dimension 1. (firmware/myproject_axi.cpp:15:13)
INFO: [HLS 214-248] Applying array_partition to 'in_local': Complete partitioning on dimension 1. (firmware/myproject_axi.cpp:19:16)
INFO: [HLS 214-248] Applying array_partition to 'out_local': Complete partitioning on dimension 1. (firmware/myproject_axi.cpp:20:14)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'myproject_axi(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'myproject_axi(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'myproject_axi(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.f32' into 'myproject_axi(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'myproject_axi(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'myproject_axi(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.4 seconds. CPU system time: 0.35 seconds. Elapsed time: 5.77 seconds; current allocated memory: 165.531 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.531 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 208.719 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.18 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1000: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 265.820 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' into 'myproject' (firmware/myproject.cpp:10) automatically.
Command         transform done; 0.25 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'myproject_axi'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:26:21) to (firmware/myproject_axi.cpp:46:1) in function 'myproject_axi'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'myproject' (firmware/BDT.h:4:26)...8 expression(s) balanced.
Command         transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 344.953 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 446.152 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.23 sec.
Command     elaborate done; 15.21 sec.
Execute     ap_eval exec zip -j /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
Execute       ap_set_top_model myproject_axi 
WARNING: [SYN 201-103] Legalizing function name 'decision_function.7' to 'decision_function_7'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function.6' to 'decision_function_6'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function.5' to 'decision_function_5'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function.4' to 'decision_function_4'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function.3' to 'decision_function_3'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function.2' to 'decision_function_2'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function.1' to 'decision_function_1'.
Execute       get_model_list myproject_axi -filter all-wo-channel -topdown 
Execute       preproc_iomode -model myproject_axi 
Execute       preproc_iomode -model myproject 
Execute       preproc_iomode -model decision_function 
Execute       preproc_iomode -model decision_function.1 
Execute       preproc_iomode -model decision_function.2 
Execute       preproc_iomode -model decision_function.3 
Execute       preproc_iomode -model decision_function.4 
Execute       preproc_iomode -model decision_function.5 
Execute       preproc_iomode -model decision_function.6 
Execute       preproc_iomode -model decision_function.7 
Execute       preproc_iomode -model myproject_axi_Pipeline_VITIS_LOOP_22_1 
Execute       get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Model list for configure: myproject_axi_Pipeline_VITIS_LOOP_22_1 decision_function.7 decision_function.6 decision_function.5 decision_function.4 decision_function.3 decision_function.2 decision_function.1 decision_function myproject myproject_axi
INFO-FLOW: Configuring Module : myproject_axi_Pipeline_VITIS_LOOP_22_1 ...
Execute       set_default_model myproject_axi_Pipeline_VITIS_LOOP_22_1 
Execute       apply_spec_resource_limit myproject_axi_Pipeline_VITIS_LOOP_22_1 
INFO-FLOW: Configuring Module : decision_function.7 ...
Execute       set_default_model decision_function.7 
Execute       apply_spec_resource_limit decision_function.7 
INFO-FLOW: Configuring Module : decision_function.6 ...
Execute       set_default_model decision_function.6 
Execute       apply_spec_resource_limit decision_function.6 
INFO-FLOW: Configuring Module : decision_function.5 ...
Execute       set_default_model decision_function.5 
Execute       apply_spec_resource_limit decision_function.5 
INFO-FLOW: Configuring Module : decision_function.4 ...
Execute       set_default_model decision_function.4 
Execute       apply_spec_resource_limit decision_function.4 
INFO-FLOW: Configuring Module : decision_function.3 ...
Execute       set_default_model decision_function.3 
Execute       apply_spec_resource_limit decision_function.3 
INFO-FLOW: Configuring Module : decision_function.2 ...
Execute       set_default_model decision_function.2 
Execute       apply_spec_resource_limit decision_function.2 
INFO-FLOW: Configuring Module : decision_function.1 ...
Execute       set_default_model decision_function.1 
Execute       apply_spec_resource_limit decision_function.1 
INFO-FLOW: Configuring Module : decision_function ...
Execute       set_default_model decision_function 
Execute       apply_spec_resource_limit decision_function 
INFO-FLOW: Configuring Module : myproject ...
Execute       set_default_model myproject 
Execute       apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : myproject_axi ...
Execute       set_default_model myproject_axi 
Execute       apply_spec_resource_limit myproject_axi 
INFO-FLOW: Model list for preprocess: myproject_axi_Pipeline_VITIS_LOOP_22_1 decision_function.7 decision_function.6 decision_function.5 decision_function.4 decision_function.3 decision_function.2 decision_function.1 decision_function myproject myproject_axi
INFO-FLOW: Preprocessing Module: myproject_axi_Pipeline_VITIS_LOOP_22_1 ...
Execute       set_default_model myproject_axi_Pipeline_VITIS_LOOP_22_1 
Execute       cdfg_preprocess -model myproject_axi_Pipeline_VITIS_LOOP_22_1 
Execute       rtl_gen_preprocess myproject_axi_Pipeline_VITIS_LOOP_22_1 
INFO-FLOW: Preprocessing Module: decision_function.7 ...
Execute       set_default_model decision_function.7 
Execute       cdfg_preprocess -model decision_function.7 
Execute       rtl_gen_preprocess decision_function.7 
INFO-FLOW: Preprocessing Module: decision_function.6 ...
Execute       set_default_model decision_function.6 
Execute       cdfg_preprocess -model decision_function.6 
Execute       rtl_gen_preprocess decision_function.6 
INFO-FLOW: Preprocessing Module: decision_function.5 ...
Execute       set_default_model decision_function.5 
Execute       cdfg_preprocess -model decision_function.5 
Execute       rtl_gen_preprocess decision_function.5 
INFO-FLOW: Preprocessing Module: decision_function.4 ...
Execute       set_default_model decision_function.4 
Execute       cdfg_preprocess -model decision_function.4 
Execute       rtl_gen_preprocess decision_function.4 
INFO-FLOW: Preprocessing Module: decision_function.3 ...
Execute       set_default_model decision_function.3 
Execute       cdfg_preprocess -model decision_function.3 
Execute       rtl_gen_preprocess decision_function.3 
INFO-FLOW: Preprocessing Module: decision_function.2 ...
Execute       set_default_model decision_function.2 
Execute       cdfg_preprocess -model decision_function.2 
Execute       rtl_gen_preprocess decision_function.2 
INFO-FLOW: Preprocessing Module: decision_function.1 ...
Execute       set_default_model decision_function.1 
Execute       cdfg_preprocess -model decision_function.1 
Execute       rtl_gen_preprocess decision_function.1 
INFO-FLOW: Preprocessing Module: decision_function ...
Execute       set_default_model decision_function 
Execute       cdfg_preprocess -model decision_function 
Execute       rtl_gen_preprocess decision_function 
INFO-FLOW: Preprocessing Module: myproject ...
Execute       set_default_model myproject 
Execute       cdfg_preprocess -model myproject 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: myproject_axi ...
Execute       set_default_model myproject_axi 
Execute       cdfg_preprocess -model myproject_axi 
Execute       rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for synthesis: myproject_axi_Pipeline_VITIS_LOOP_22_1 decision_function.7 decision_function.6 decision_function.5 decision_function.4 decision_function.3 decision_function.2 decision_function.1 decision_function myproject myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject_axi_Pipeline_VITIS_LOOP_22_1 
Execute       schedule -model myproject_axi_Pipeline_VITIS_LOOP_22_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 449.246 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi_Pipeline_VITIS_LOOP_22_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi_Pipeline_VITIS_LOOP_22_1.sched.adb -f 
INFO-FLOW: Finish scheduling myproject_axi_Pipeline_VITIS_LOOP_22_1.
Execute       set_default_model myproject_axi_Pipeline_VITIS_LOOP_22_1 
Execute       bind -model myproject_axi_Pipeline_VITIS_LOOP_22_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 449.246 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi_Pipeline_VITIS_LOOP_22_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi_Pipeline_VITIS_LOOP_22_1.bind.adb -f 
INFO-FLOW: Finish binding myproject_axi_Pipeline_VITIS_LOOP_22_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decision_function.7 
Execute       schedule -model decision_function.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function.7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decision_function.7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 449.246 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_7.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function.7.
Execute       set_default_model decision_function.7 
Execute       bind -model decision_function.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 449.246 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_7.bind.adb -f 
INFO-FLOW: Finish binding decision_function.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decision_function.6 
Execute       schedule -model decision_function.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function.6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decision_function.6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 449.246 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_6.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function.6.
Execute       set_default_model decision_function.6 
Execute       bind -model decision_function.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 449.246 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_6.bind.adb -f 
INFO-FLOW: Finish binding decision_function.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decision_function.5 
Execute       schedule -model decision_function.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function.5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decision_function.5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 449.246 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_5.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function.5.
Execute       set_default_model decision_function.5 
Execute       bind -model decision_function.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 449.246 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_5.bind.adb -f 
INFO-FLOW: Finish binding decision_function.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decision_function.4 
Execute       schedule -model decision_function.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function.4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decision_function.4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 449.312 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_4.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function.4.
Execute       set_default_model decision_function.4 
Execute       bind -model decision_function.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 449.375 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_4.bind.adb -f 
INFO-FLOW: Finish binding decision_function.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decision_function.3 
Execute       schedule -model decision_function.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decision_function.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 449.543 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_3.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function.3.
Execute       set_default_model decision_function.3 
Execute       bind -model decision_function.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 449.668 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_3.bind.adb -f 
INFO-FLOW: Finish binding decision_function.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decision_function.2 
Execute       schedule -model decision_function.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decision_function.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 449.773 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_2.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function.2.
Execute       set_default_model decision_function.2 
Execute       bind -model decision_function.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 449.836 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_2.bind.adb -f 
INFO-FLOW: Finish binding decision_function.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decision_function.1 
Execute       schedule -model decision_function.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decision_function.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 450.012 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_1.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function.1.
Execute       set_default_model decision_function.1 
Execute       bind -model decision_function.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 450.137 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_1.bind.adb -f 
INFO-FLOW: Finish binding decision_function.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decision_function 
Execute       schedule -model decision_function 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decision_function'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 450.266 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function.
Execute       set_default_model decision_function 
Execute       bind -model decision_function 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 450.328 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function.bind.adb -f 
INFO-FLOW: Finish binding decision_function.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject 
Execute       schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'myproject'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 450.535 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute       set_default_model myproject 
Execute       bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 450.582 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject_axi 
Execute       schedule -model myproject_axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 451.633 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.sched.adb -f 
INFO-FLOW: Finish scheduling myproject_axi.
Execute       set_default_model myproject_axi 
Execute       bind -model myproject_axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 451.633 MB.
Execute       syn_report -verbosereport -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.4 sec.
Execute       db_write -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.bind.adb -f 
INFO-FLOW: Finish binding myproject_axi.
Execute       get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess myproject_axi_Pipeline_VITIS_LOOP_22_1 
Execute       rtl_gen_preprocess decision_function.7 
Execute       rtl_gen_preprocess decision_function.6 
Execute       rtl_gen_preprocess decision_function.5 
Execute       rtl_gen_preprocess decision_function.4 
Execute       rtl_gen_preprocess decision_function.3 
Execute       rtl_gen_preprocess decision_function.2 
Execute       rtl_gen_preprocess decision_function.1 
Execute       rtl_gen_preprocess decision_function 
Execute       rtl_gen_preprocess myproject 
Execute       rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for RTL generation: myproject_axi_Pipeline_VITIS_LOOP_22_1 decision_function.7 decision_function.6 decision_function.5 decision_function.4 decision_function.3 decision_function.2 decision_function.1 decision_function myproject myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject_axi_Pipeline_VITIS_LOOP_22_1 -top_prefix myproject_axi_ -sub_prefix myproject_axi_ -mg_file /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi_Pipeline_VITIS_LOOP_22_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'myproject_axi_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 452.711 MB.
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject_axi_Pipeline_VITIS_LOOP_22_1 -style xilinx -f -lang vhdl -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/vhdl/myproject_axi_myproject_axi_Pipeline_VITIS_LOOP_22_1 
Execute       gen_rtl myproject_axi_Pipeline_VITIS_LOOP_22_1 -style xilinx -f -lang vlog -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/verilog/myproject_axi_myproject_axi_Pipeline_VITIS_LOOP_22_1 
Execute       syn_report -csynth -model myproject_axi_Pipeline_VITIS_LOOP_22_1 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/myproject_axi_Pipeline_VITIS_LOOP_22_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model myproject_axi_Pipeline_VITIS_LOOP_22_1 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/myproject_axi_Pipeline_VITIS_LOOP_22_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model myproject_axi_Pipeline_VITIS_LOOP_22_1 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi_Pipeline_VITIS_LOOP_22_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -model myproject_axi_Pipeline_VITIS_LOOP_22_1 -f -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi_Pipeline_VITIS_LOOP_22_1.adb 
Execute       db_write -model myproject_axi_Pipeline_VITIS_LOOP_22_1 -bindview -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info myproject_axi_Pipeline_VITIS_LOOP_22_1 -p /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi_Pipeline_VITIS_LOOP_22_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model decision_function.7 -top_prefix myproject_axi_ -sub_prefix myproject_axi_ -mg_file /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_7.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 455.812 MB.
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl decision_function.7 -style xilinx -f -lang vhdl -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/vhdl/myproject_axi_decision_function_7 
Execute       gen_rtl decision_function.7 -style xilinx -f -lang vlog -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/verilog/myproject_axi_decision_function_7 
Execute       syn_report -csynth -model decision_function.7 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/decision_function_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model decision_function.7 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/decision_function_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model decision_function.7 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model decision_function.7 -f -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_7.adb 
Execute       db_write -model decision_function.7 -bindview -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info decision_function.7 -p /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model decision_function.6 -top_prefix myproject_axi_ -sub_prefix myproject_axi_ -mg_file /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_6.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 456.379 MB.
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl decision_function.6 -style xilinx -f -lang vhdl -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/vhdl/myproject_axi_decision_function_6 
Execute       gen_rtl decision_function.6 -style xilinx -f -lang vlog -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/verilog/myproject_axi_decision_function_6 
Execute       syn_report -csynth -model decision_function.6 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/decision_function_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model decision_function.6 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/decision_function_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model decision_function.6 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model decision_function.6 -f -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_6.adb 
Execute       db_write -model decision_function.6 -bindview -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info decision_function.6 -p /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model decision_function.5 -top_prefix myproject_axi_ -sub_prefix myproject_axi_ -mg_file /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_5.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 456.953 MB.
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl decision_function.5 -style xilinx -f -lang vhdl -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/vhdl/myproject_axi_decision_function_5 
Execute       gen_rtl decision_function.5 -style xilinx -f -lang vlog -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/verilog/myproject_axi_decision_function_5 
Execute       syn_report -csynth -model decision_function.5 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/decision_function_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model decision_function.5 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/decision_function_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model decision_function.5 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model decision_function.5 -f -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_5.adb 
Execute       db_write -model decision_function.5 -bindview -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info decision_function.5 -p /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model decision_function.4 -top_prefix myproject_axi_ -sub_prefix myproject_axi_ -mg_file /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_4.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'mux_42_32_1_1' is changed to 'mux_42_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 457.527 MB.
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl decision_function.4 -style xilinx -f -lang vhdl -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/vhdl/myproject_axi_decision_function_4 
Execute       gen_rtl decision_function.4 -style xilinx -f -lang vlog -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/verilog/myproject_axi_decision_function_4 
Execute       syn_report -csynth -model decision_function.4 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/decision_function_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model decision_function.4 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/decision_function_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model decision_function.4 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model decision_function.4 -f -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_4.adb 
Execute       db_write -model decision_function.4 -bindview -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info decision_function.4 -p /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model decision_function.3 -top_prefix myproject_axi_ -sub_prefix myproject_axi_ -mg_file /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 458.125 MB.
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl decision_function.3 -style xilinx -f -lang vhdl -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/vhdl/myproject_axi_decision_function_3 
Execute       gen_rtl decision_function.3 -style xilinx -f -lang vlog -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/verilog/myproject_axi_decision_function_3 
Execute       syn_report -csynth -model decision_function.3 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/decision_function_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model decision_function.3 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/decision_function_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model decision_function.3 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model decision_function.3 -f -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_3.adb 
Execute       db_write -model decision_function.3 -bindview -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info decision_function.3 -p /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model decision_function.2 -top_prefix myproject_axi_ -sub_prefix myproject_axi_ -mg_file /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 458.637 MB.
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl decision_function.2 -style xilinx -f -lang vhdl -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/vhdl/myproject_axi_decision_function_2 
Execute       gen_rtl decision_function.2 -style xilinx -f -lang vlog -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/verilog/myproject_axi_decision_function_2 
Execute       syn_report -csynth -model decision_function.2 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/decision_function_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model decision_function.2 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/decision_function_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model decision_function.2 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model decision_function.2 -f -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_2.adb 
Execute       db_write -model decision_function.2 -bindview -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info decision_function.2 -p /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model decision_function.1 -top_prefix myproject_axi_ -sub_prefix myproject_axi_ -mg_file /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 459.203 MB.
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl decision_function.1 -style xilinx -f -lang vhdl -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/vhdl/myproject_axi_decision_function_1 
Execute       gen_rtl decision_function.1 -style xilinx -f -lang vlog -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/verilog/myproject_axi_decision_function_1 
Execute       syn_report -csynth -model decision_function.1 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/decision_function_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model decision_function.1 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/decision_function_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model decision_function.1 -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model decision_function.1 -f -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_1.adb 
Execute       db_write -model decision_function.1 -bindview -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info decision_function.1 -p /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model decision_function -top_prefix myproject_axi_ -sub_prefix myproject_axi_ -mg_file /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 459.770 MB.
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl decision_function -style xilinx -f -lang vhdl -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/vhdl/myproject_axi_decision_function 
Execute       gen_rtl decision_function -style xilinx -f -lang vlog -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/verilog/myproject_axi_decision_function 
Execute       syn_report -csynth -model decision_function -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/decision_function_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model decision_function -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/decision_function_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model decision_function -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model decision_function -f -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function.adb 
Execute       db_write -model decision_function -bindview -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info decision_function -p /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject -top_prefix myproject_axi_ -sub_prefix myproject_axi_ -mg_file /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 460.391 MB.
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject -style xilinx -f -lang vhdl -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/vhdl/myproject_axi_myproject 
Execute       gen_rtl myproject -style xilinx -f -lang vlog -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/verilog/myproject_axi_myproject 
Execute       syn_report -csynth -model myproject -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model myproject -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model myproject -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -model myproject -f -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute       db_write -model myproject -bindview -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info myproject -p /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject_axi -top_prefix  -sub_prefix myproject_axi_ -mg_file /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_r_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_r_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_r_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_r_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_r_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_r_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_r_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_r_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 461.984 MB.
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject_axi -istop -style xilinx -f -lang vhdl -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/vhdl/myproject_axi 
Execute       gen_rtl myproject_axi -istop -style xilinx -f -lang vlog -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/verilog/myproject_axi 
Execute       syn_report -csynth -model myproject_axi -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/myproject_axi_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model myproject_axi -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/myproject_axi_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model myproject_axi -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.38 sec.
Execute       db_write -model myproject_axi -f -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.adb 
Execute       db_write -model myproject_axi -bindview -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info myproject_axi -p /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi 
Execute       export_constraint_db -f -tool general -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       syn_report -designview -model myproject_axi -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.design.xml 
Command       syn_report done; 0.26 sec.
Execute       syn_report -csynthDesign -model myproject_axi -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model myproject_axi -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model myproject_axi -o /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks myproject_axi 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain myproject_axi 
INFO-FLOW: Model list for RTL component generation: myproject_axi_Pipeline_VITIS_LOOP_22_1 decision_function.7 decision_function.6 decision_function.5 decision_function.4 decision_function.3 decision_function.2 decision_function.1 decision_function myproject myproject_axi
INFO-FLOW: Handling components in module [myproject_axi_Pipeline_VITIS_LOOP_22_1] ... 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi_Pipeline_VITIS_LOOP_22_1.compgen.tcl 
INFO-FLOW: Found component myproject_axi_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model myproject_axi_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component myproject_axi_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model myproject_axi_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [decision_function_7] ... 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_7.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_42_32_1_1.
INFO-FLOW: Append model myproject_axi_mux_42_32_1_1
INFO-FLOW: Handling components in module [decision_function_6] ... 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_6.compgen.tcl 
INFO-FLOW: Handling components in module [decision_function_5] ... 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_5.compgen.tcl 
INFO-FLOW: Handling components in module [decision_function_4] ... 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_4.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_42_32_1_1_x.
INFO-FLOW: Append model myproject_axi_mux_42_32_1_1_x
INFO-FLOW: Handling components in module [decision_function_3] ... 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_3.compgen.tcl 
INFO-FLOW: Handling components in module [decision_function_2] ... 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_2.compgen.tcl 
INFO-FLOW: Handling components in module [decision_function_1] ... 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_1.compgen.tcl 
INFO-FLOW: Handling components in module [decision_function] ... 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Handling components in module [myproject_axi] ... 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: Found component myproject_axi_regslice_both.
INFO-FLOW: Append model myproject_axi_regslice_both
INFO-FLOW: Found component myproject_axi_regslice_both.
INFO-FLOW: Append model myproject_axi_regslice_both
INFO-FLOW: Found component myproject_axi_regslice_both.
INFO-FLOW: Append model myproject_axi_regslice_both
INFO-FLOW: Found component myproject_axi_regslice_both.
INFO-FLOW: Append model myproject_axi_regslice_both
INFO-FLOW: Found component myproject_axi_regslice_both.
INFO-FLOW: Append model myproject_axi_regslice_both
INFO-FLOW: Found component myproject_axi_regslice_both.
INFO-FLOW: Append model myproject_axi_regslice_both
INFO-FLOW: Found component myproject_axi_regslice_both.
INFO-FLOW: Append model myproject_axi_regslice_both
INFO-FLOW: Found component myproject_axi_regslice_both.
INFO-FLOW: Append model myproject_axi_regslice_both
INFO-FLOW: Append model myproject_axi_Pipeline_VITIS_LOOP_22_1
INFO-FLOW: Append model decision_function_7
INFO-FLOW: Append model decision_function_6
INFO-FLOW: Append model decision_function_5
INFO-FLOW: Append model decision_function_4
INFO-FLOW: Append model decision_function_3
INFO-FLOW: Append model decision_function_2
INFO-FLOW: Append model decision_function_1
INFO-FLOW: Append model decision_function
INFO-FLOW: Append model myproject
INFO-FLOW: Append model myproject_axi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_axi_fpext_32ns_64_2_no_dsp_1 myproject_axi_flow_control_loop_pipe_sequential_init myproject_axi_mux_42_32_1_1 myproject_axi_mux_42_32_1_1_x myproject_axi_regslice_both myproject_axi_regslice_both myproject_axi_regslice_both myproject_axi_regslice_both myproject_axi_regslice_both myproject_axi_regslice_both myproject_axi_regslice_both myproject_axi_regslice_both myproject_axi_Pipeline_VITIS_LOOP_22_1 decision_function_7 decision_function_6 decision_function_5 decision_function_4 decision_function_3 decision_function_2 decision_function_1 decision_function myproject myproject_axi
INFO-FLOW: Generating /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_axi_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model myproject_axi_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model myproject_axi_mux_42_32_1_1
INFO-FLOW: To file: write model myproject_axi_mux_42_32_1_1_x
INFO-FLOW: To file: write model myproject_axi_regslice_both
INFO-FLOW: To file: write model myproject_axi_regslice_both
INFO-FLOW: To file: write model myproject_axi_regslice_both
INFO-FLOW: To file: write model myproject_axi_regslice_both
INFO-FLOW: To file: write model myproject_axi_regslice_both
INFO-FLOW: To file: write model myproject_axi_regslice_both
INFO-FLOW: To file: write model myproject_axi_regslice_both
INFO-FLOW: To file: write model myproject_axi_regslice_both
INFO-FLOW: To file: write model myproject_axi_Pipeline_VITIS_LOOP_22_1
INFO-FLOW: To file: write model decision_function_7
INFO-FLOW: To file: write model decision_function_6
INFO-FLOW: To file: write model decision_function_5
INFO-FLOW: To file: write model decision_function_4
INFO-FLOW: To file: write model decision_function_3
INFO-FLOW: To file: write model decision_function_2
INFO-FLOW: To file: write model decision_function_1
INFO-FLOW: To file: write model decision_function
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model myproject_axi
INFO-FLOW: Generating /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=7.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db' modelList='myproject_axi_fpext_32ns_64_2_no_dsp_1
myproject_axi_flow_control_loop_pipe_sequential_init
myproject_axi_mux_42_32_1_1
myproject_axi_mux_42_32_1_1_x
myproject_axi_regslice_both
myproject_axi_regslice_both
myproject_axi_regslice_both
myproject_axi_regslice_both
myproject_axi_regslice_both
myproject_axi_regslice_both
myproject_axi_regslice_both
myproject_axi_regslice_both
myproject_axi_Pipeline_VITIS_LOOP_22_1
decision_function_7
decision_function_6
decision_function_5
decision_function_4
decision_function_3
decision_function_2
decision_function_1
decision_function
myproject
myproject_axi
' expOnly='0'
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi_Pipeline_VITIS_LOOP_22_1.compgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_7.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_6.compgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_5.compgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_4.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_3.compgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_2.compgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_1.compgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function.compgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 465.133 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name decision_function_7
INFO-FLOW: No bind nodes found for module_name decision_function_6
INFO-FLOW: No bind nodes found for module_name decision_function_5
INFO-FLOW: No bind nodes found for module_name decision_function_4
INFO-FLOW: No bind nodes found for module_name decision_function_3
INFO-FLOW: No bind nodes found for module_name decision_function_2
INFO-FLOW: No bind nodes found for module_name decision_function_1
INFO-FLOW: No bind nodes found for module_name decision_function
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_axi_fpext_32ns_64_2_no_dsp_1
myproject_axi_flow_control_loop_pipe_sequential_init
myproject_axi_mux_42_32_1_1
myproject_axi_mux_42_32_1_1_x
myproject_axi_regslice_both
myproject_axi_regslice_both
myproject_axi_regslice_both
myproject_axi_regslice_both
myproject_axi_regslice_both
myproject_axi_regslice_both
myproject_axi_regslice_both
myproject_axi_regslice_both
myproject_axi_Pipeline_VITIS_LOOP_22_1
decision_function_7
decision_function_6
decision_function_5
decision_function_4
decision_function_3
decision_function_2
decision_function_1
decision_function
myproject
myproject_axi
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi_Pipeline_VITIS_LOOP_22_1.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_7.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_6.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_5.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_4.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_3.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_2.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function_1.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/decision_function.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       sc_get_clocks myproject_axi 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/impl/misc/myproject_axi_fpext_32ns_64_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='' bind_report_dict='TOP myproject_axi DATA {myproject_axi {DEPTH 1 CHILDREN {myproject_axi_Pipeline_VITIS_LOOP_22_1 myproject} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_i_i_fu_239_p2 SOURCE firmware/myproject_axi.cpp:30 VARIABLE sub_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln997_fu_272_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:997 VARIABLE sub_ln997 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_278_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:997 VARIABLE lsb_index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1000_fu_304_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1000 VARIABLE sub_ln1000 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1012_fu_405_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1012 VARIABLE sub_ln1012 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1011_fu_420_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1011 VARIABLE add_ln1011 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_2_fu_445_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1014 VARIABLE m_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln1017_fu_481_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1017 VARIABLE sub_ln1017 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1017_fu_486_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1017 VARIABLE add_ln1017 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} myproject_axi_Pipeline_VITIS_LOOP_22_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_282_p2 SOURCE firmware/myproject_axi.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_1_fu_393_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_1 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_fu_352_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:584 VARIABLE F2 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_fu_364_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:590 VARIABLE add_ln590 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_fu_370_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:590 VARIABLE sub_ln590 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} myproject {DEPTH 2 CHILDREN {decision_function_7 decision_function_6 decision_function_5 decision_function_4 decision_function_3 decision_function_2 decision_function_1 decision_function} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_fu_176_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE add_ln712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_1_fu_182_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE add_ln712_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_2_fu_188_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE add_ln712_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_3_fu_194_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE add_ln712_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_4_fu_200_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE add_ln712_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_5_fu_206_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE add_ln712_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_6_fu_212_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE add_ln712_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ap_return SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE add_ln712_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} decision_function_7 {DEPTH 3 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} decision_function_6 {DEPTH 3 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} decision_function_5 {DEPTH 3 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} decision_function_4 {DEPTH 3 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} decision_function_3 {DEPTH 3 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} decision_function_2 {DEPTH 3 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} decision_function_1 {DEPTH 3 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} decision_function {DEPTH 3 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 466.395 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
Execute       syn_report -model myproject_axi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.71 MHz
Command     autosyn done; 4.8 sec.
Command   csynth_design done; 20.07 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.64 seconds. CPU system time: 1.13 seconds. Elapsed time: 20.07 seconds; current allocated memory: -630.266 MB.
Command ap_source done; 21.03 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1 opened at Fri Jun 24 15:07:54 CEST 2022
Execute     ap_set_clock -name default -period 7 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute     set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2020.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command       create_platform done; 0.76 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.84 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=60 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=60
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 0.84 sec.
Execute   set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute     create_platform xczu3eg-sbva484-1-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   create_clock -period 7 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 7 -name default 
Execute   config_compile -name_max_length 60 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   source ./myproject_prj/solution1/directives.tcl 
Execute     set_directive_top -name myproject_axi myproject_axi 
INFO: [HLS 200-1510] Running: set_directive_top -name myproject_axi myproject_axi 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=7.000 (was NA)
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: TB processing: /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_test.cpp /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.63 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: TB processing: /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/firmware/myproject_axi.cpp /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/./sim/autowrap/testbench/myproject_axi.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/./sim/autowrap/testbench/myproject_axi.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/./sim/autowrap/testbench/myproject_axi.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.36 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: TB processing: /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/firmware/myproject.cpp /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.03 sec.
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 1.75 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Command     ap_source done; error code: 1; 1.47 sec.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 37.53 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 26.61 seconds. CPU system time: 3.43 seconds. Elapsed time: 37.53 seconds; current allocated memory: -925.762 MB.
Command ap_source done; error code: 1; 38.48 sec.
Execute cleanup_all 
