$comment
	File created using the following command:
		vcd file exemplo.msim.vcd -direction
$end
$date
	Thu Jul 08 14:03:15 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module exemplo_vhd_vec_tst $end
$var wire 1 ! ck $end
$var wire 1 " saida $end

$scope module i1 $end
$var wire 1 # gnd $end
$var wire 1 $ vcc $end
$var wire 1 % unknown $end
$var wire 1 & devoe $end
$var wire 1 ' devclrn $end
$var wire 1 ( devpor $end
$var wire 1 ) ww_devoe $end
$var wire 1 * ww_devclrn $end
$var wire 1 + ww_devpor $end
$var wire 1 , ww_ck $end
$var wire 1 - ww_saida $end
$var wire 1 . \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 / \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 0 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 1 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 2 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 3 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 4 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 5 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 6 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 7 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 8 \ck~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 9 \ck~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 : \ck~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 ; \ck~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 < \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 = \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 > \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 ? \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 @ \saida~output_o\ $end
$var wire 1 A \ck~input_o\ $end
$var wire 1 B \ck~inputclkctrl_outclk\ $end
$var wire 1 C \porc:ultima_sai~0_combout\ $end
$var wire 1 D \porc:ultima_sai~q\ $end
$var wire 1 E \saida~0_combout\ $end
$var wire 1 F \saida~reg0_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
x%
1&
1'
1(
1)
1*
1+
0,
0-
0<
z=
z>
z?
0@
0A
0B
1C
0D
1E
0F
18
19
1:
0;
0.
0/
00
01
02
03
04
05
06
07
$end
#500
1!
1,
1A
1;
1B
1D
1F
1@
0C
0E
1-
1"
#1000
0!
0,
0A
0;
0B
#1500
1!
1,
1A
1;
1B
0D
0F
0@
1C
1E
0-
0"
#2000
0!
0,
0A
0;
0B
#2500
1!
1,
1A
1;
1B
1D
1F
1@
0C
0E
1-
1"
#3000
0!
0,
0A
0;
0B
#3500
1!
1,
1A
1;
1B
0D
0F
0@
1C
1E
0-
0"
#4000
0!
0,
0A
0;
0B
#4500
1!
1,
1A
1;
1B
1D
1F
1@
0C
0E
1-
1"
#5000
0!
0,
0A
0;
0B
#5500
1!
1,
1A
1;
1B
0D
0F
0@
1C
1E
0-
0"
#6000
0!
0,
0A
0;
0B
#6500
1!
1,
1A
1;
1B
1D
1F
1@
0C
0E
1-
1"
#7000
0!
0,
0A
0;
0B
#7500
1!
1,
1A
1;
1B
0D
0F
0@
1C
1E
0-
0"
#8000
0!
0,
0A
0;
0B
#8500
1!
1,
1A
1;
1B
1D
1F
1@
0C
0E
1-
1"
#9000
0!
0,
0A
0;
0B
#9500
1!
1,
1A
1;
1B
0D
0F
0@
1C
1E
0-
0"
#10000
0!
0,
0A
0;
0B
#10500
1!
1,
1A
1;
1B
1D
1F
1@
0C
0E
1-
1"
#11000
0!
0,
0A
0;
0B
#11500
1!
1,
1A
1;
1B
0D
0F
0@
1C
1E
0-
0"
#12000
0!
0,
0A
0;
0B
#12500
1!
1,
1A
1;
1B
1D
1F
1@
0C
0E
1-
1"
#13000
0!
0,
0A
0;
0B
#13500
1!
1,
1A
1;
1B
0D
0F
0@
1C
1E
0-
0"
#14000
0!
0,
0A
0;
0B
#14500
1!
1,
1A
1;
1B
1D
1F
1@
0C
0E
1-
1"
#15000
0!
0,
0A
0;
0B
#15500
1!
1,
1A
1;
1B
0D
0F
0@
1C
1E
0-
0"
#16000
0!
0,
0A
0;
0B
#16500
1!
1,
1A
1;
1B
1D
1F
1@
0C
0E
1-
1"
#17000
0!
0,
0A
0;
0B
#17500
1!
1,
1A
1;
1B
0D
0F
0@
1C
1E
0-
0"
#18000
0!
0,
0A
0;
0B
#18500
1!
1,
1A
1;
1B
1D
1F
1@
0C
0E
1-
1"
#19000
0!
0,
0A
0;
0B
#19500
1!
1,
1A
1;
1B
0D
0F
0@
1C
1E
0-
0"
#20000
