#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Dec 12 13:01:23 2021
# Process ID: 82412
# Current directory: C:/Users/LVCS/Desktop/RISCVCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent82308 C:\Users\LVCS\Desktop\RISCVCPU\RISCVCPU.xpr
# Log file: C:/Users/LVCS/Desktop/RISCVCPU/vivado.log
# Journal file: C:/Users/LVCS/Desktop/RISCVCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd}
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Users/LVCS/Desktop/a.coe}] [get_bd_cells ID_memory]
endgroup
update_module_reference TOP_CPU_0_0
update_module_reference TOP_CPU_0_0
generate_target Simulation [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg
source testbench.tcl
restart
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
open_bd_design {C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd}
update_module_reference TOP_CPU_0_0
update_module_reference TOP_CPU_0_0
close_sim
generate_target Simulation [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg
source testbench.tcl
restart
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run all
open_bd_design {C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd}
delete_bd_objs [get_bd_nets CLK_0_1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins mem_control_0/CLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins CPU_0/CLK]
undo
undo
undo
delete_bd_objs [get_bd_nets CLK_0_1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins ID_memory/clka]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins ID_memory/clkb]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins IO_memory/clka]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins IO_memory/clkb]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins mem_control_0/CLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins CPU_0/CLK]
save_bd_design
update_module_reference TOP_CPU_0_0
update_module_reference TOP_mem_control_0_0
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
undo
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins IO_memory/clka]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins ID_memory/clkb]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins ID_memory/clka]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins mem_control_0/CLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins CPU_0/CLK]
save_bd_design
reset_run synth_1
reset_run TOP_blk_mem_gen_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Users/LVCS/Desktop/a.coe}] [get_bd_cells ID_memory]
endgroup
update_module_reference TOP_mem_control_0_0
update_module_reference TOP_CPU_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Users/LVCS/Desktop/a.coe}] [get_bd_cells ID_memory]
endgroup
save_bd_design
close_sim
