$date
	Wed Apr 23 17:19:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 % rst $end
$var reg 1 ! q $end
$var reg 1 & temp $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
x&
1%
x$
x#
0"
x!
$end
#5
0#
0$
0%
1"
#10
1%
b1 '
0"
#15
0!
0&
1$
0%
1"
#20
1%
b10 '
0"
#25
1!
1&
1#
0$
0%
1"
#30
1%
b11 '
0"
#35
0!
0&
1$
0%
1"
#40
1%
b100 '
0"
#45
0#
0$
0%
1"
#50
1%
b101 '
0"
#55
1$
0%
1"
#60
1%
b110 '
0"
#65
1!
1&
1#
0$
0%
1"
#70
1%
b111 '
0"
#75
0!
0&
1$
0%
1"
#80
b1000 '
0"
#85
1!
1&
1"
#90
0"
#95
0!
0&
1"
#100
0"
#105
1!
1&
1"
#110
0"
#115
0!
0&
1"
#120
0"
#125
1!
1&
1"
#130
0"
#135
0!
0&
1"
#140
0"
#145
1!
1&
1"
#150
0"
#155
0!
0&
1"
#160
0"
#165
1!
1&
1"
#170
0"
#175
0!
0&
1"
#180
0"
#185
1!
1&
1"
#190
0"
#195
0!
0&
1"
#200
0"
#205
1!
1&
1"
#210
0"
#215
0!
0&
1"
#220
0"
#225
1!
1&
1"
#230
0"
#235
0!
0&
1"
#240
0"
#245
1!
1&
1"
#250
0"
#255
0!
0&
1"
#260
0"
#265
1!
1&
1"
#270
0"
#275
0!
0&
1"
#280
0"
#285
1!
1&
1"
#290
0"
#295
0!
0&
1"
#300
0"
#305
1!
1&
1"
#310
0"
#315
0!
0&
1"
#320
0"
#325
1!
1&
1"
#330
0"
#335
0!
0&
1"
#340
0"
#345
1!
1&
1"
#350
0"
#355
0!
0&
1"
#360
0"
#365
1!
1&
1"
#370
0"
#375
0!
0&
1"
#380
0"
