$date
	Tue Jun  2 11:54:38 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 32 ! instr [31:0] $end
$var reg 32 " pc [31:0] $end
$scope module ri $end
$var wire 32 # program_counter [31:0] $end
$var reg 32 $ instruction [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000010011111100010100000 $
b0 #
b0 "
b1000010011111100010100000 !
$end
#10
b101011111001010000010011111111 !
b101011111001010000010011111111 $
b1 "
b1 #
#20
b10000001001010000000000000000 !
b10000001001010000000000000000 $
b10 "
b10 #
#30
b1000010011111100010100001 !
b1000010011111100010100001 $
b11 "
b11 #
#40
b1000010011111100010100101 !
b1000010011111100010100101 $
b100 "
b100 #
#50
b1000010011111100010000000 !
b1000010011111100010000000 $
b101 "
b101 #
#60
