
ADC.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002164  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00802000  00002164  000021f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001c  00802018  00802018  00002210  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002210  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  0000226c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000208  00000000  00000000  000022b0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000098c6  00000000  00000000  000024b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004296  00000000  00000000  0000bd7e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00003b64  00000000  00000000  00010014  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000730  00000000  00000000  00013b78  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0002fc0a  00000000  00000000  000142a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000255b  00000000  00000000  00043eb2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001f8  00000000  00000000  00046410  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000a66c  00000000  00000000  00046608  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	7e c1       	rjmp	.+764    	; 0x2fe <__ctors_end>
       2:	00 00       	nop
       4:	9c c1       	rjmp	.+824    	; 0x33e <__bad_interrupt>
       6:	00 00       	nop
       8:	9a c1       	rjmp	.+820    	; 0x33e <__bad_interrupt>
       a:	00 00       	nop
       c:	98 c1       	rjmp	.+816    	; 0x33e <__bad_interrupt>
       e:	00 00       	nop
      10:	96 c1       	rjmp	.+812    	; 0x33e <__bad_interrupt>
      12:	00 00       	nop
      14:	94 c1       	rjmp	.+808    	; 0x33e <__bad_interrupt>
      16:	00 00       	nop
      18:	92 c1       	rjmp	.+804    	; 0x33e <__bad_interrupt>
      1a:	00 00       	nop
      1c:	90 c1       	rjmp	.+800    	; 0x33e <__bad_interrupt>
      1e:	00 00       	nop
      20:	8e c1       	rjmp	.+796    	; 0x33e <__bad_interrupt>
      22:	00 00       	nop
      24:	8c c1       	rjmp	.+792    	; 0x33e <__bad_interrupt>
      26:	00 00       	nop
      28:	8a c1       	rjmp	.+788    	; 0x33e <__bad_interrupt>
      2a:	00 00       	nop
      2c:	88 c1       	rjmp	.+784    	; 0x33e <__bad_interrupt>
      2e:	00 00       	nop
      30:	86 c1       	rjmp	.+780    	; 0x33e <__bad_interrupt>
      32:	00 00       	nop
      34:	84 c1       	rjmp	.+776    	; 0x33e <__bad_interrupt>
      36:	00 00       	nop
      38:	82 c1       	rjmp	.+772    	; 0x33e <__bad_interrupt>
      3a:	00 00       	nop
      3c:	80 c1       	rjmp	.+768    	; 0x33e <__bad_interrupt>
      3e:	00 00       	nop
      40:	7e c1       	rjmp	.+764    	; 0x33e <__bad_interrupt>
      42:	00 00       	nop
      44:	7c c1       	rjmp	.+760    	; 0x33e <__bad_interrupt>
      46:	00 00       	nop
      48:	7a c1       	rjmp	.+756    	; 0x33e <__bad_interrupt>
      4a:	00 00       	nop
      4c:	78 c1       	rjmp	.+752    	; 0x33e <__bad_interrupt>
      4e:	00 00       	nop
      50:	76 c1       	rjmp	.+748    	; 0x33e <__bad_interrupt>
      52:	00 00       	nop
      54:	74 c1       	rjmp	.+744    	; 0x33e <__bad_interrupt>
      56:	00 00       	nop
      58:	72 c1       	rjmp	.+740    	; 0x33e <__bad_interrupt>
      5a:	00 00       	nop
      5c:	70 c1       	rjmp	.+736    	; 0x33e <__bad_interrupt>
      5e:	00 00       	nop
      60:	6e c1       	rjmp	.+732    	; 0x33e <__bad_interrupt>
      62:	00 00       	nop
      64:	6c c1       	rjmp	.+728    	; 0x33e <__bad_interrupt>
      66:	00 00       	nop
      68:	6a c1       	rjmp	.+724    	; 0x33e <__bad_interrupt>
      6a:	00 00       	nop
      6c:	68 c1       	rjmp	.+720    	; 0x33e <__bad_interrupt>
      6e:	00 00       	nop
      70:	66 c1       	rjmp	.+716    	; 0x33e <__bad_interrupt>
      72:	00 00       	nop
      74:	64 c1       	rjmp	.+712    	; 0x33e <__bad_interrupt>
      76:	00 00       	nop
      78:	62 c1       	rjmp	.+708    	; 0x33e <__bad_interrupt>
      7a:	00 00       	nop
      7c:	60 c1       	rjmp	.+704    	; 0x33e <__bad_interrupt>
      7e:	00 00       	nop
      80:	5e c1       	rjmp	.+700    	; 0x33e <__bad_interrupt>
      82:	00 00       	nop
      84:	5c c1       	rjmp	.+696    	; 0x33e <__bad_interrupt>
      86:	00 00       	nop
      88:	5a c1       	rjmp	.+692    	; 0x33e <__bad_interrupt>
      8a:	00 00       	nop
      8c:	58 c1       	rjmp	.+688    	; 0x33e <__bad_interrupt>
      8e:	00 00       	nop
      90:	56 c1       	rjmp	.+684    	; 0x33e <__bad_interrupt>
      92:	00 00       	nop
      94:	54 c1       	rjmp	.+680    	; 0x33e <__bad_interrupt>
      96:	00 00       	nop
      98:	52 c1       	rjmp	.+676    	; 0x33e <__bad_interrupt>
      9a:	00 00       	nop
      9c:	cc c4       	rjmp	.+2456   	; 0xa36 <__vector_39>
      9e:	00 00       	nop
      a0:	fc c4       	rjmp	.+2552   	; 0xa9a <__vector_40>
      a2:	00 00       	nop
      a4:	2c c5       	rjmp	.+2648   	; 0xafe <__vector_41>
      a6:	00 00       	nop
      a8:	5c c5       	rjmp	.+2744   	; 0xb62 <__vector_42>
      aa:	00 00       	nop
      ac:	48 c1       	rjmp	.+656    	; 0x33e <__bad_interrupt>
      ae:	00 00       	nop
      b0:	46 c1       	rjmp	.+652    	; 0x33e <__bad_interrupt>
      b2:	00 00       	nop
      b4:	44 c1       	rjmp	.+648    	; 0x33e <__bad_interrupt>
      b6:	00 00       	nop
      b8:	42 c1       	rjmp	.+644    	; 0x33e <__bad_interrupt>
      ba:	00 00       	nop
      bc:	40 c1       	rjmp	.+640    	; 0x33e <__bad_interrupt>
      be:	00 00       	nop
      c0:	3e c1       	rjmp	.+636    	; 0x33e <__bad_interrupt>
      c2:	00 00       	nop
      c4:	3c c1       	rjmp	.+632    	; 0x33e <__bad_interrupt>
      c6:	00 00       	nop
      c8:	3a c1       	rjmp	.+628    	; 0x33e <__bad_interrupt>
      ca:	00 00       	nop
      cc:	38 c1       	rjmp	.+624    	; 0x33e <__bad_interrupt>
      ce:	00 00       	nop
      d0:	36 c1       	rjmp	.+620    	; 0x33e <__bad_interrupt>
      d2:	00 00       	nop
      d4:	34 c1       	rjmp	.+616    	; 0x33e <__bad_interrupt>
      d6:	00 00       	nop
      d8:	32 c1       	rjmp	.+612    	; 0x33e <__bad_interrupt>
      da:	00 00       	nop
      dc:	30 c1       	rjmp	.+608    	; 0x33e <__bad_interrupt>
      de:	00 00       	nop
      e0:	2e c1       	rjmp	.+604    	; 0x33e <__bad_interrupt>
      e2:	00 00       	nop
      e4:	2c c1       	rjmp	.+600    	; 0x33e <__bad_interrupt>
      e6:	00 00       	nop
      e8:	2a c1       	rjmp	.+596    	; 0x33e <__bad_interrupt>
      ea:	00 00       	nop
      ec:	28 c1       	rjmp	.+592    	; 0x33e <__bad_interrupt>
      ee:	00 00       	nop
      f0:	26 c1       	rjmp	.+588    	; 0x33e <__bad_interrupt>
      f2:	00 00       	nop
      f4:	24 c1       	rjmp	.+584    	; 0x33e <__bad_interrupt>
      f6:	00 00       	nop
      f8:	22 c1       	rjmp	.+580    	; 0x33e <__bad_interrupt>
      fa:	00 00       	nop
      fc:	20 c1       	rjmp	.+576    	; 0x33e <__bad_interrupt>
      fe:	00 00       	nop
     100:	1e c1       	rjmp	.+572    	; 0x33e <__bad_interrupt>
     102:	00 00       	nop
     104:	1c c1       	rjmp	.+568    	; 0x33e <__bad_interrupt>
     106:	00 00       	nop
     108:	1a c1       	rjmp	.+564    	; 0x33e <__bad_interrupt>
     10a:	00 00       	nop
     10c:	18 c1       	rjmp	.+560    	; 0x33e <__bad_interrupt>
     10e:	00 00       	nop
     110:	16 c1       	rjmp	.+556    	; 0x33e <__bad_interrupt>
     112:	00 00       	nop
     114:	14 c1       	rjmp	.+552    	; 0x33e <__bad_interrupt>
     116:	00 00       	nop
     118:	12 c1       	rjmp	.+548    	; 0x33e <__bad_interrupt>
     11a:	00 00       	nop
     11c:	c4 c3       	rjmp	.+1928   	; 0x8a6 <__vector_71>
     11e:	00 00       	nop
     120:	f4 c3       	rjmp	.+2024   	; 0x90a <__vector_72>
     122:	00 00       	nop
     124:	24 c4       	rjmp	.+2120   	; 0x96e <__vector_73>
     126:	00 00       	nop
     128:	54 c4       	rjmp	.+2216   	; 0x9d2 <__vector_74>
     12a:	00 00       	nop
     12c:	08 c1       	rjmp	.+528    	; 0x33e <__bad_interrupt>
     12e:	00 00       	nop
     130:	06 c1       	rjmp	.+524    	; 0x33e <__bad_interrupt>
     132:	00 00       	nop
     134:	04 c1       	rjmp	.+520    	; 0x33e <__bad_interrupt>
     136:	00 00       	nop
     138:	02 c1       	rjmp	.+516    	; 0x33e <__bad_interrupt>
     13a:	00 00       	nop
     13c:	00 c1       	rjmp	.+512    	; 0x33e <__bad_interrupt>
     13e:	00 00       	nop
     140:	fe c0       	rjmp	.+508    	; 0x33e <__bad_interrupt>
     142:	00 00       	nop
     144:	fc c0       	rjmp	.+504    	; 0x33e <__bad_interrupt>
     146:	00 00       	nop
     148:	fa c0       	rjmp	.+500    	; 0x33e <__bad_interrupt>
     14a:	00 00       	nop
     14c:	f8 c0       	rjmp	.+496    	; 0x33e <__bad_interrupt>
     14e:	00 00       	nop
     150:	f6 c0       	rjmp	.+492    	; 0x33e <__bad_interrupt>
     152:	00 00       	nop
     154:	f4 c0       	rjmp	.+488    	; 0x33e <__bad_interrupt>
     156:	00 00       	nop
     158:	f2 c0       	rjmp	.+484    	; 0x33e <__bad_interrupt>
     15a:	00 00       	nop
     15c:	f0 c0       	rjmp	.+480    	; 0x33e <__bad_interrupt>
     15e:	00 00       	nop
     160:	ee c0       	rjmp	.+476    	; 0x33e <__bad_interrupt>
     162:	00 00       	nop
     164:	ec c0       	rjmp	.+472    	; 0x33e <__bad_interrupt>
     166:	00 00       	nop
     168:	ea c0       	rjmp	.+468    	; 0x33e <__bad_interrupt>
     16a:	00 00       	nop
     16c:	e8 c0       	rjmp	.+464    	; 0x33e <__bad_interrupt>
     16e:	00 00       	nop
     170:	e6 c0       	rjmp	.+460    	; 0x33e <__bad_interrupt>
     172:	00 00       	nop
     174:	e4 c0       	rjmp	.+456    	; 0x33e <__bad_interrupt>
     176:	00 00       	nop
     178:	e2 c0       	rjmp	.+452    	; 0x33e <__bad_interrupt>
     17a:	00 00       	nop
     17c:	e0 c0       	rjmp	.+448    	; 0x33e <__bad_interrupt>
     17e:	00 00       	nop
     180:	de c0       	rjmp	.+444    	; 0x33e <__bad_interrupt>
     182:	00 00       	nop
     184:	dc c0       	rjmp	.+440    	; 0x33e <__bad_interrupt>
     186:	00 00       	nop
     188:	da c0       	rjmp	.+436    	; 0x33e <__bad_interrupt>
     18a:	00 00       	nop
     18c:	d8 c0       	rjmp	.+432    	; 0x33e <__bad_interrupt>
     18e:	00 00       	nop
     190:	d6 c0       	rjmp	.+428    	; 0x33e <__bad_interrupt>
     192:	00 00       	nop
     194:	d4 c0       	rjmp	.+424    	; 0x33e <__bad_interrupt>
     196:	00 00       	nop
     198:	d2 c0       	rjmp	.+420    	; 0x33e <__bad_interrupt>
     19a:	00 00       	nop
     19c:	d0 c0       	rjmp	.+416    	; 0x33e <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	ce c0       	rjmp	.+412    	; 0x33e <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	cc c0       	rjmp	.+408    	; 0x33e <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	ca c0       	rjmp	.+404    	; 0x33e <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	c8 c0       	rjmp	.+400    	; 0x33e <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	c6 c0       	rjmp	.+396    	; 0x33e <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	c4 c0       	rjmp	.+392    	; 0x33e <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	c2 c0       	rjmp	.+388    	; 0x33e <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	c0 c0       	rjmp	.+384    	; 0x33e <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	be c0       	rjmp	.+380    	; 0x33e <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	bc c0       	rjmp	.+376    	; 0x33e <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	ba c0       	rjmp	.+372    	; 0x33e <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	b8 c0       	rjmp	.+368    	; 0x33e <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	b6 c0       	rjmp	.+364    	; 0x33e <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	b4 c0       	rjmp	.+360    	; 0x33e <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	b2 c0       	rjmp	.+356    	; 0x33e <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	b0 c0       	rjmp	.+352    	; 0x33e <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	ae c0       	rjmp	.+348    	; 0x33e <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	ac c0       	rjmp	.+344    	; 0x33e <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	aa c0       	rjmp	.+340    	; 0x33e <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	a8 c0       	rjmp	.+336    	; 0x33e <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	a6 c0       	rjmp	.+332    	; 0x33e <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	a4 c0       	rjmp	.+328    	; 0x33e <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	a2 c0       	rjmp	.+324    	; 0x33e <__bad_interrupt>
	...

000001fc <__trampolines_end>:
     1fc:	6e 61       	ori	r22, 0x1E	; 30
     1fe:	6e 00       	.word	0x006e	; ????

00000200 <__c.2332>:
     200:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     210:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     220:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     230:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     240:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     250:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     260:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     270:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     280:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     290:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     2a0:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     2b0:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     2c0:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     2d0:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     2e0:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     2f0:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

000002fe <__ctors_end>:
     2fe:	11 24       	eor	r1, r1
     300:	1f be       	out	0x3f, r1	; 63
     302:	cf ef       	ldi	r28, 0xFF	; 255
     304:	cd bf       	out	0x3d, r28	; 61
     306:	df e5       	ldi	r29, 0x5F	; 95
     308:	de bf       	out	0x3e, r29	; 62
     30a:	00 e0       	ldi	r16, 0x00	; 0
     30c:	0c bf       	out	0x3c, r16	; 60

0000030e <__do_copy_data>:
     30e:	10 e2       	ldi	r17, 0x20	; 32
     310:	a0 e0       	ldi	r26, 0x00	; 0
     312:	b0 e2       	ldi	r27, 0x20	; 32
     314:	e4 e6       	ldi	r30, 0x64	; 100
     316:	f1 e2       	ldi	r31, 0x21	; 33
     318:	00 e0       	ldi	r16, 0x00	; 0
     31a:	0b bf       	out	0x3b, r16	; 59
     31c:	02 c0       	rjmp	.+4      	; 0x322 <__do_copy_data+0x14>
     31e:	07 90       	elpm	r0, Z+
     320:	0d 92       	st	X+, r0
     322:	a8 31       	cpi	r26, 0x18	; 24
     324:	b1 07       	cpc	r27, r17
     326:	d9 f7       	brne	.-10     	; 0x31e <__do_copy_data+0x10>

00000328 <__do_clear_bss>:
     328:	20 e2       	ldi	r18, 0x20	; 32
     32a:	a8 e1       	ldi	r26, 0x18	; 24
     32c:	b0 e2       	ldi	r27, 0x20	; 32
     32e:	01 c0       	rjmp	.+2      	; 0x332 <.do_clear_bss_start>

00000330 <.do_clear_bss_loop>:
     330:	1d 92       	st	X+, r1

00000332 <.do_clear_bss_start>:
     332:	a4 33       	cpi	r26, 0x34	; 52
     334:	b2 07       	cpc	r27, r18
     336:	e1 f7       	brne	.-8      	; 0x330 <.do_clear_bss_loop>
     338:	dc d5       	rcall	.+3000   	; 0xef2 <main>
     33a:	0c 94 b0 10 	jmp	0x2160	; 0x2160 <_exit>

0000033e <__bad_interrupt>:
     33e:	60 ce       	rjmp	.-832    	; 0x0 <__vectors>

00000340 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
     340:	cf 93       	push	r28
     342:	df 93       	push	r29
     344:	1f 92       	push	r1
     346:	cd b7       	in	r28, 0x3d	; 61
     348:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
     34a:	80 91 22 20 	lds	r24, 0x2022	; 0x802022 <stdio_base>
     34e:	90 91 23 20 	lds	r25, 0x2023	; 0x802023 <stdio_base+0x1>
     352:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <ptr_get>
     356:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <ptr_get+0x1>
     35a:	be 01       	movw	r22, r28
     35c:	6f 5f       	subi	r22, 0xFF	; 255
     35e:	7f 4f       	sbci	r23, 0xFF	; 255
     360:	19 95       	eicall
	return c;
     362:	89 81       	ldd	r24, Y+1	; 0x01
}
     364:	08 2e       	mov	r0, r24
     366:	00 0c       	add	r0, r0
     368:	99 0b       	sbc	r25, r25
     36a:	0f 90       	pop	r0
     36c:	df 91       	pop	r29
     36e:	cf 91       	pop	r28
     370:	08 95       	ret

00000372 <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     372:	81 15       	cp	r24, r1
     374:	22 e0       	ldi	r18, 0x02	; 2
     376:	92 07       	cpc	r25, r18
     378:	61 f4       	brne	.+24     	; 0x392 <adc_enable_clock+0x20>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
     37a:	80 91 19 20 	lds	r24, 0x2019	; 0x802019 <adca_enable_count>
     37e:	91 e0       	ldi	r25, 0x01	; 1
     380:	98 0f       	add	r25, r24
     382:	90 93 19 20 	sts	0x2019, r25	; 0x802019 <adca_enable_count>
     386:	81 11       	cpse	r24, r1
     388:	12 c0       	rjmp	.+36     	; 0x3ae <adc_enable_clock+0x3c>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     38a:	62 e0       	ldi	r22, 0x02	; 2
     38c:	81 e0       	ldi	r24, 0x01	; 1
     38e:	72 c5       	rjmp	.+2788   	; 0xe74 <sysclk_enable_module>
     390:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     392:	80 34       	cpi	r24, 0x40	; 64
     394:	92 40       	sbci	r25, 0x02	; 2
     396:	59 f4       	brne	.+22     	; 0x3ae <adc_enable_clock+0x3c>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
     398:	80 91 18 20 	lds	r24, 0x2018	; 0x802018 <__data_end>
     39c:	91 e0       	ldi	r25, 0x01	; 1
     39e:	98 0f       	add	r25, r24
     3a0:	90 93 18 20 	sts	0x2018, r25	; 0x802018 <__data_end>
     3a4:	81 11       	cpse	r24, r1
     3a6:	03 c0       	rjmp	.+6      	; 0x3ae <adc_enable_clock+0x3c>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     3a8:	62 e0       	ldi	r22, 0x02	; 2
     3aa:	82 e0       	ldi	r24, 0x02	; 2
     3ac:	63 c5       	rjmp	.+2758   	; 0xe74 <sysclk_enable_module>
     3ae:	08 95       	ret

000003b0 <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     3b0:	81 15       	cp	r24, r1
     3b2:	22 e0       	ldi	r18, 0x02	; 2
     3b4:	92 07       	cpc	r25, r18
     3b6:	59 f4       	brne	.+22     	; 0x3ce <adc_disable_clock+0x1e>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
     3b8:	80 91 19 20 	lds	r24, 0x2019	; 0x802019 <adca_enable_count>
     3bc:	81 50       	subi	r24, 0x01	; 1
     3be:	80 93 19 20 	sts	0x2019, r24	; 0x802019 <adca_enable_count>
     3c2:	81 11       	cpse	r24, r1
     3c4:	11 c0       	rjmp	.+34     	; 0x3e8 <adc_disable_clock+0x38>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     3c6:	62 e0       	ldi	r22, 0x02	; 2
     3c8:	81 e0       	ldi	r24, 0x01	; 1
     3ca:	6a c5       	rjmp	.+2772   	; 0xea0 <sysclk_disable_module>
     3cc:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     3ce:	80 34       	cpi	r24, 0x40	; 64
     3d0:	92 40       	sbci	r25, 0x02	; 2
     3d2:	51 f4       	brne	.+20     	; 0x3e8 <adc_disable_clock+0x38>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
     3d4:	80 91 18 20 	lds	r24, 0x2018	; 0x802018 <__data_end>
     3d8:	81 50       	subi	r24, 0x01	; 1
     3da:	80 93 18 20 	sts	0x2018, r24	; 0x802018 <__data_end>
     3de:	81 11       	cpse	r24, r1
     3e0:	03 c0       	rjmp	.+6      	; 0x3e8 <adc_disable_clock+0x38>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     3e2:	62 e0       	ldi	r22, 0x02	; 2
     3e4:	82 e0       	ldi	r24, 0x02	; 2
     3e6:	5c c5       	rjmp	.+2744   	; 0xea0 <sysclk_disable_module>
     3e8:	08 95       	ret

000003ea <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
     3ea:	ef 92       	push	r14
     3ec:	ff 92       	push	r15
     3ee:	1f 93       	push	r17
     3f0:	cf 93       	push	r28
     3f2:	df 93       	push	r29
     3f4:	1f 92       	push	r1
     3f6:	1f 92       	push	r1
     3f8:	cd b7       	in	r28, 0x3d	; 61
     3fa:	de b7       	in	r29, 0x3e	; 62
     3fc:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     3fe:	8f b7       	in	r24, 0x3f	; 63
     400:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     402:	f8 94       	cli
	return flags;
     404:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
     406:	c7 01       	movw	r24, r14
     408:	b4 df       	rcall	.-152    	; 0x372 <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
     40a:	f7 01       	movw	r30, r14
     40c:	80 81       	ld	r24, Z
     40e:	81 60       	ori	r24, 0x01	; 1
     410:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     412:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
     414:	80 91 25 20 	lds	r24, 0x2025	; 0x802025 <sleepmgr_locks+0x1>
     418:	8f 3f       	cpi	r24, 0xFF	; 255
     41a:	09 f4       	brne	.+2      	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
     41c:	ff cf       	rjmp	.-2      	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     41e:	8f b7       	in	r24, 0x3f	; 63
     420:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     422:	f8 94       	cli
	return flags;
     424:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     426:	e4 e2       	ldi	r30, 0x24	; 36
     428:	f0 e2       	ldi	r31, 0x20	; 32
     42a:	81 81       	ldd	r24, Z+1	; 0x01
     42c:	8f 5f       	subi	r24, 0xFF	; 255
     42e:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     430:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
     432:	0f 90       	pop	r0
     434:	0f 90       	pop	r0
     436:	df 91       	pop	r29
     438:	cf 91       	pop	r28
     43a:	1f 91       	pop	r17
     43c:	ff 90       	pop	r15
     43e:	ef 90       	pop	r14
     440:	08 95       	ret

00000442 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
     442:	fc 01       	movw	r30, r24
     444:	91 81       	ldd	r25, Z+1	; 0x01
     446:	95 ff       	sbrs	r25, 5
     448:	fd cf       	rjmp	.-6      	; 0x444 <usart_putchar+0x2>
     44a:	60 83       	st	Z, r22
     44c:	80 e0       	ldi	r24, 0x00	; 0
     44e:	90 e0       	ldi	r25, 0x00	; 0
     450:	08 95       	ret

00000452 <usart_getchar>:
     452:	fc 01       	movw	r30, r24
     454:	91 81       	ldd	r25, Z+1	; 0x01
     456:	99 23       	and	r25, r25
     458:	ec f7       	brge	.-6      	; 0x454 <usart_getchar+0x2>
     45a:	80 81       	ld	r24, Z
     45c:	08 95       	ret

0000045e <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     45e:	4f 92       	push	r4
     460:	5f 92       	push	r5
     462:	6f 92       	push	r6
     464:	7f 92       	push	r7
     466:	8f 92       	push	r8
     468:	9f 92       	push	r9
     46a:	af 92       	push	r10
     46c:	bf 92       	push	r11
     46e:	ef 92       	push	r14
     470:	ff 92       	push	r15
     472:	0f 93       	push	r16
     474:	1f 93       	push	r17
     476:	cf 93       	push	r28
     478:	7c 01       	movw	r14, r24
     47a:	4a 01       	movw	r8, r20
     47c:	5b 01       	movw	r10, r22
     47e:	28 01       	movw	r4, r16
     480:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     482:	fc 01       	movw	r30, r24
     484:	84 81       	ldd	r24, Z+4	; 0x04
     486:	82 ff       	sbrs	r24, 2
     488:	16 c0       	rjmp	.+44     	; 0x4b6 <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
     48a:	d9 01       	movw	r26, r18
     48c:	c8 01       	movw	r24, r16
     48e:	68 94       	set
     490:	12 f8       	bld	r1, 2
     492:	b6 95       	lsr	r27
     494:	a7 95       	ror	r26
     496:	97 95       	ror	r25
     498:	87 95       	ror	r24
     49a:	16 94       	lsr	r1
     49c:	d1 f7       	brne	.-12     	; 0x492 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
     49e:	b9 01       	movw	r22, r18
     4a0:	a8 01       	movw	r20, r16
     4a2:	03 2e       	mov	r0, r19
     4a4:	36 e1       	ldi	r19, 0x16	; 22
     4a6:	76 95       	lsr	r23
     4a8:	67 95       	ror	r22
     4aa:	57 95       	ror	r21
     4ac:	47 95       	ror	r20
     4ae:	3a 95       	dec	r19
     4b0:	d1 f7       	brne	.-12     	; 0x4a6 <usart_set_baudrate+0x48>
     4b2:	30 2d       	mov	r19, r0
     4b4:	15 c0       	rjmp	.+42     	; 0x4e0 <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
     4b6:	d9 01       	movw	r26, r18
     4b8:	c8 01       	movw	r24, r16
     4ba:	68 94       	set
     4bc:	13 f8       	bld	r1, 3
     4be:	b6 95       	lsr	r27
     4c0:	a7 95       	ror	r26
     4c2:	97 95       	ror	r25
     4c4:	87 95       	ror	r24
     4c6:	16 94       	lsr	r1
     4c8:	d1 f7       	brne	.-12     	; 0x4be <usart_set_baudrate+0x60>
		min_rate /= 2;
     4ca:	b9 01       	movw	r22, r18
     4cc:	a8 01       	movw	r20, r16
     4ce:	03 2e       	mov	r0, r19
     4d0:	37 e1       	ldi	r19, 0x17	; 23
     4d2:	76 95       	lsr	r23
     4d4:	67 95       	ror	r22
     4d6:	57 95       	ror	r21
     4d8:	47 95       	ror	r20
     4da:	3a 95       	dec	r19
     4dc:	d1 f7       	brne	.-12     	; 0x4d2 <usart_set_baudrate+0x74>
     4de:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     4e0:	88 15       	cp	r24, r8
     4e2:	99 05       	cpc	r25, r9
     4e4:	aa 05       	cpc	r26, r10
     4e6:	bb 05       	cpc	r27, r11
     4e8:	08 f4       	brcc	.+2      	; 0x4ec <usart_set_baudrate+0x8e>
     4ea:	a6 c0       	rjmp	.+332    	; 0x638 <usart_set_baudrate+0x1da>
     4ec:	84 16       	cp	r8, r20
     4ee:	95 06       	cpc	r9, r21
     4f0:	a6 06       	cpc	r10, r22
     4f2:	b7 06       	cpc	r11, r23
     4f4:	08 f4       	brcc	.+2      	; 0x4f8 <usart_set_baudrate+0x9a>
     4f6:	a2 c0       	rjmp	.+324    	; 0x63c <usart_set_baudrate+0x1de>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     4f8:	f7 01       	movw	r30, r14
     4fa:	84 81       	ldd	r24, Z+4	; 0x04
     4fc:	82 fd       	sbrc	r24, 2
     4fe:	04 c0       	rjmp	.+8      	; 0x508 <usart_set_baudrate+0xaa>
		baud *= 2;
     500:	88 0c       	add	r8, r8
     502:	99 1c       	adc	r9, r9
     504:	aa 1c       	adc	r10, r10
     506:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
     508:	c3 01       	movw	r24, r6
     50a:	b2 01       	movw	r22, r4
     50c:	a5 01       	movw	r20, r10
     50e:	94 01       	movw	r18, r8
     510:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
     514:	2f 3f       	cpi	r18, 0xFF	; 255
     516:	31 05       	cpc	r19, r1
     518:	41 05       	cpc	r20, r1
     51a:	51 05       	cpc	r21, r1
     51c:	08 f4       	brcc	.+2      	; 0x520 <usart_set_baudrate+0xc2>
     51e:	90 c0       	rjmp	.+288    	; 0x640 <usart_set_baudrate+0x1e2>
     520:	8f ef       	ldi	r24, 0xFF	; 255
     522:	90 e0       	ldi	r25, 0x00	; 0
     524:	a0 e0       	ldi	r26, 0x00	; 0
     526:	b0 e0       	ldi	r27, 0x00	; 0
     528:	c9 ef       	ldi	r28, 0xF9	; 249
     52a:	05 c0       	rjmp	.+10     	; 0x536 <usart_set_baudrate+0xd8>
     52c:	28 17       	cp	r18, r24
     52e:	39 07       	cpc	r19, r25
     530:	4a 07       	cpc	r20, r26
     532:	5b 07       	cpc	r21, r27
     534:	58 f0       	brcs	.+22     	; 0x54c <usart_set_baudrate+0xee>
			break;
		}

		limit <<= 1;
     536:	88 0f       	add	r24, r24
     538:	99 1f       	adc	r25, r25
     53a:	aa 1f       	adc	r26, r26
     53c:	bb 1f       	adc	r27, r27

		if (exp < -3) {
     53e:	cd 3f       	cpi	r28, 0xFD	; 253
     540:	0c f4       	brge	.+2      	; 0x544 <usart_set_baudrate+0xe6>
			limit |= 1;
     542:	81 60       	ori	r24, 0x01	; 1
     544:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     546:	c7 30       	cpi	r28, 0x07	; 7
     548:	89 f7       	brne	.-30     	; 0x52c <usart_set_baudrate+0xce>
     54a:	4f c0       	rjmp	.+158    	; 0x5ea <usart_set_baudrate+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
     54c:	cc 23       	and	r28, r28
     54e:	0c f0       	brlt	.+2      	; 0x552 <usart_set_baudrate+0xf4>
     550:	4c c0       	rjmp	.+152    	; 0x5ea <usart_set_baudrate+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     552:	d5 01       	movw	r26, r10
     554:	c4 01       	movw	r24, r8
     556:	88 0f       	add	r24, r24
     558:	99 1f       	adc	r25, r25
     55a:	aa 1f       	adc	r26, r26
     55c:	bb 1f       	adc	r27, r27
     55e:	88 0f       	add	r24, r24
     560:	99 1f       	adc	r25, r25
     562:	aa 1f       	adc	r26, r26
     564:	bb 1f       	adc	r27, r27
     566:	88 0f       	add	r24, r24
     568:	99 1f       	adc	r25, r25
     56a:	aa 1f       	adc	r26, r26
     56c:	bb 1f       	adc	r27, r27
     56e:	48 1a       	sub	r4, r24
     570:	59 0a       	sbc	r5, r25
     572:	6a 0a       	sbc	r6, r26
     574:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
     576:	ce 3f       	cpi	r28, 0xFE	; 254
     578:	f4 f4       	brge	.+60     	; 0x5b6 <usart_set_baudrate+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
     57a:	8d ef       	ldi	r24, 0xFD	; 253
     57c:	9f ef       	ldi	r25, 0xFF	; 255
     57e:	8c 1b       	sub	r24, r28
     580:	91 09       	sbc	r25, r1
     582:	c7 fd       	sbrc	r28, 7
     584:	93 95       	inc	r25
     586:	04 c0       	rjmp	.+8      	; 0x590 <usart_set_baudrate+0x132>
     588:	44 0c       	add	r4, r4
     58a:	55 1c       	adc	r5, r5
     58c:	66 1c       	adc	r6, r6
     58e:	77 1c       	adc	r7, r7
     590:	8a 95       	dec	r24
     592:	d2 f7       	brpl	.-12     	; 0x588 <usart_set_baudrate+0x12a>
     594:	d5 01       	movw	r26, r10
     596:	c4 01       	movw	r24, r8
     598:	b6 95       	lsr	r27
     59a:	a7 95       	ror	r26
     59c:	97 95       	ror	r25
     59e:	87 95       	ror	r24
     5a0:	bc 01       	movw	r22, r24
     5a2:	cd 01       	movw	r24, r26
     5a4:	64 0d       	add	r22, r4
     5a6:	75 1d       	adc	r23, r5
     5a8:	86 1d       	adc	r24, r6
     5aa:	97 1d       	adc	r25, r7
     5ac:	a5 01       	movw	r20, r10
     5ae:	94 01       	movw	r18, r8
     5b0:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <__udivmodsi4>
     5b4:	37 c0       	rjmp	.+110    	; 0x624 <usart_set_baudrate+0x1c6>
		} else {
			baud <<= exp + 3;
     5b6:	83 e0       	ldi	r24, 0x03	; 3
     5b8:	8c 0f       	add	r24, r28
     5ba:	a5 01       	movw	r20, r10
     5bc:	94 01       	movw	r18, r8
     5be:	04 c0       	rjmp	.+8      	; 0x5c8 <usart_set_baudrate+0x16a>
     5c0:	22 0f       	add	r18, r18
     5c2:	33 1f       	adc	r19, r19
     5c4:	44 1f       	adc	r20, r20
     5c6:	55 1f       	adc	r21, r21
     5c8:	8a 95       	dec	r24
     5ca:	d2 f7       	brpl	.-12     	; 0x5c0 <usart_set_baudrate+0x162>
			div = (cpu_hz + baud / 2) / baud;
     5cc:	da 01       	movw	r26, r20
     5ce:	c9 01       	movw	r24, r18
     5d0:	b6 95       	lsr	r27
     5d2:	a7 95       	ror	r26
     5d4:	97 95       	ror	r25
     5d6:	87 95       	ror	r24
     5d8:	bc 01       	movw	r22, r24
     5da:	cd 01       	movw	r24, r26
     5dc:	64 0d       	add	r22, r4
     5de:	75 1d       	adc	r23, r5
     5e0:	86 1d       	adc	r24, r6
     5e2:	97 1d       	adc	r25, r7
     5e4:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <__udivmodsi4>
     5e8:	1d c0       	rjmp	.+58     	; 0x624 <usart_set_baudrate+0x1c6>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
     5ea:	83 e0       	ldi	r24, 0x03	; 3
     5ec:	8c 0f       	add	r24, r28
     5ee:	a5 01       	movw	r20, r10
     5f0:	94 01       	movw	r18, r8
     5f2:	04 c0       	rjmp	.+8      	; 0x5fc <usart_set_baudrate+0x19e>
     5f4:	22 0f       	add	r18, r18
     5f6:	33 1f       	adc	r19, r19
     5f8:	44 1f       	adc	r20, r20
     5fa:	55 1f       	adc	r21, r21
     5fc:	8a 95       	dec	r24
     5fe:	d2 f7       	brpl	.-12     	; 0x5f4 <usart_set_baudrate+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
     600:	da 01       	movw	r26, r20
     602:	c9 01       	movw	r24, r18
     604:	b6 95       	lsr	r27
     606:	a7 95       	ror	r26
     608:	97 95       	ror	r25
     60a:	87 95       	ror	r24
     60c:	bc 01       	movw	r22, r24
     60e:	cd 01       	movw	r24, r26
     610:	64 0d       	add	r22, r4
     612:	75 1d       	adc	r23, r5
     614:	86 1d       	adc	r24, r6
     616:	97 1d       	adc	r25, r7
     618:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <__udivmodsi4>
     61c:	21 50       	subi	r18, 0x01	; 1
     61e:	31 09       	sbc	r19, r1
     620:	41 09       	sbc	r20, r1
     622:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
     624:	83 2f       	mov	r24, r19
     626:	8f 70       	andi	r24, 0x0F	; 15
     628:	c2 95       	swap	r28
     62a:	c0 7f       	andi	r28, 0xF0	; 240
     62c:	c8 2b       	or	r28, r24
     62e:	f7 01       	movw	r30, r14
     630:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
     632:	26 83       	std	Z+6, r18	; 0x06

	return true;
     634:	81 e0       	ldi	r24, 0x01	; 1
     636:	18 c0       	rjmp	.+48     	; 0x668 <usart_set_baudrate+0x20a>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     638:	80 e0       	ldi	r24, 0x00	; 0
     63a:	16 c0       	rjmp	.+44     	; 0x668 <usart_set_baudrate+0x20a>
     63c:	80 e0       	ldi	r24, 0x00	; 0
     63e:	14 c0       	rjmp	.+40     	; 0x668 <usart_set_baudrate+0x20a>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     640:	d5 01       	movw	r26, r10
     642:	c4 01       	movw	r24, r8
     644:	88 0f       	add	r24, r24
     646:	99 1f       	adc	r25, r25
     648:	aa 1f       	adc	r26, r26
     64a:	bb 1f       	adc	r27, r27
     64c:	88 0f       	add	r24, r24
     64e:	99 1f       	adc	r25, r25
     650:	aa 1f       	adc	r26, r26
     652:	bb 1f       	adc	r27, r27
     654:	88 0f       	add	r24, r24
     656:	99 1f       	adc	r25, r25
     658:	aa 1f       	adc	r26, r26
     65a:	bb 1f       	adc	r27, r27
     65c:	48 1a       	sub	r4, r24
     65e:	59 0a       	sbc	r5, r25
     660:	6a 0a       	sbc	r6, r26
     662:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     664:	c9 ef       	ldi	r28, 0xF9	; 249
     666:	89 cf       	rjmp	.-238    	; 0x57a <usart_set_baudrate+0x11c>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
     668:	cf 91       	pop	r28
     66a:	1f 91       	pop	r17
     66c:	0f 91       	pop	r16
     66e:	ff 90       	pop	r15
     670:	ef 90       	pop	r14
     672:	bf 90       	pop	r11
     674:	af 90       	pop	r10
     676:	9f 90       	pop	r9
     678:	8f 90       	pop	r8
     67a:	7f 90       	pop	r7
     67c:	6f 90       	pop	r6
     67e:	5f 90       	pop	r5
     680:	4f 90       	pop	r4
     682:	08 95       	ret

00000684 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     684:	0f 93       	push	r16
     686:	1f 93       	push	r17
     688:	cf 93       	push	r28
     68a:	df 93       	push	r29
     68c:	ec 01       	movw	r28, r24
     68e:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     690:	00 97       	sbiw	r24, 0x00	; 0
     692:	09 f4       	brne	.+2      	; 0x696 <usart_init_rs232+0x12>
     694:	e6 c0       	rjmp	.+460    	; 0x862 <usart_init_rs232+0x1de>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     696:	80 3c       	cpi	r24, 0xC0	; 192
     698:	91 05       	cpc	r25, r1
     69a:	21 f4       	brne	.+8      	; 0x6a4 <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     69c:	60 e1       	ldi	r22, 0x10	; 16
     69e:	80 e0       	ldi	r24, 0x00	; 0
     6a0:	e9 d3       	rcall	.+2002   	; 0xe74 <sysclk_enable_module>
     6a2:	df c0       	rjmp	.+446    	; 0x862 <usart_init_rs232+0x1de>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     6a4:	c0 38       	cpi	r28, 0x80	; 128
     6a6:	81 e0       	ldi	r24, 0x01	; 1
     6a8:	d8 07       	cpc	r29, r24
     6aa:	21 f4       	brne	.+8      	; 0x6b4 <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     6ac:	62 e0       	ldi	r22, 0x02	; 2
     6ae:	80 e0       	ldi	r24, 0x00	; 0
     6b0:	e1 d3       	rcall	.+1986   	; 0xe74 <sysclk_enable_module>
     6b2:	d7 c0       	rjmp	.+430    	; 0x862 <usart_init_rs232+0x1de>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     6b4:	c1 15       	cp	r28, r1
     6b6:	e1 e0       	ldi	r30, 0x01	; 1
     6b8:	de 07       	cpc	r29, r30
     6ba:	21 f4       	brne	.+8      	; 0x6c4 <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     6bc:	61 e0       	ldi	r22, 0x01	; 1
     6be:	80 e0       	ldi	r24, 0x00	; 0
     6c0:	d9 d3       	rcall	.+1970   	; 0xe74 <sysclk_enable_module>
     6c2:	cf c0       	rjmp	.+414    	; 0x862 <usart_init_rs232+0x1de>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     6c4:	c0 38       	cpi	r28, 0x80	; 128
     6c6:	f3 e0       	ldi	r31, 0x03	; 3
     6c8:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     6ca:	21 f4       	brne	.+8      	; 0x6d4 <usart_init_rs232+0x50>
     6cc:	61 e0       	ldi	r22, 0x01	; 1
     6ce:	81 e0       	ldi	r24, 0x01	; 1
     6d0:	d1 d3       	rcall	.+1954   	; 0xe74 <sysclk_enable_module>
     6d2:	c7 c0       	rjmp	.+398    	; 0x862 <usart_init_rs232+0x1de>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
     6d4:	c0 39       	cpi	r28, 0x90	; 144
     6d6:	83 e0       	ldi	r24, 0x03	; 3
     6d8:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
     6da:	21 f4       	brne	.+8      	; 0x6e4 <usart_init_rs232+0x60>
     6dc:	61 e0       	ldi	r22, 0x01	; 1
     6de:	82 e0       	ldi	r24, 0x02	; 2
     6e0:	c9 d3       	rcall	.+1938   	; 0xe74 <sysclk_enable_module>
     6e2:	bf c0       	rjmp	.+382    	; 0x862 <usart_init_rs232+0x1de>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     6e4:	c1 15       	cp	r28, r1
     6e6:	e2 e0       	ldi	r30, 0x02	; 2
     6e8:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     6ea:	21 f4       	brne	.+8      	; 0x6f4 <usart_init_rs232+0x70>
     6ec:	62 e0       	ldi	r22, 0x02	; 2
     6ee:	81 e0       	ldi	r24, 0x01	; 1
     6f0:	c1 d3       	rcall	.+1922   	; 0xe74 <sysclk_enable_module>
     6f2:	b7 c0       	rjmp	.+366    	; 0x862 <usart_init_rs232+0x1de>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
     6f4:	c0 34       	cpi	r28, 0x40	; 64
     6f6:	f2 e0       	ldi	r31, 0x02	; 2
     6f8:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     6fa:	21 f4       	brne	.+8      	; 0x704 <usart_init_rs232+0x80>
     6fc:	62 e0       	ldi	r22, 0x02	; 2
     6fe:	82 e0       	ldi	r24, 0x02	; 2
     700:	b9 d3       	rcall	.+1906   	; 0xe74 <sysclk_enable_module>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     702:	af c0       	rjmp	.+350    	; 0x862 <usart_init_rs232+0x1de>
     704:	c0 32       	cpi	r28, 0x20	; 32
     706:	83 e0       	ldi	r24, 0x03	; 3
     708:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     70a:	21 f4       	brne	.+8      	; 0x714 <usart_init_rs232+0x90>
     70c:	64 e0       	ldi	r22, 0x04	; 4
     70e:	82 e0       	ldi	r24, 0x02	; 2
     710:	b1 d3       	rcall	.+1890   	; 0xe74 <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     712:	a7 c0       	rjmp	.+334    	; 0x862 <usart_init_rs232+0x1de>
     714:	c1 15       	cp	r28, r1
     716:	e8 e0       	ldi	r30, 0x08	; 8
     718:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     71a:	21 f4       	brne	.+8      	; 0x724 <usart_init_rs232+0xa0>
     71c:	61 e0       	ldi	r22, 0x01	; 1
     71e:	83 e0       	ldi	r24, 0x03	; 3
     720:	a9 d3       	rcall	.+1874   	; 0xe74 <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     722:	9f c0       	rjmp	.+318    	; 0x862 <usart_init_rs232+0x1de>
     724:	c1 15       	cp	r28, r1
     726:	f9 e0       	ldi	r31, 0x09	; 9
     728:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     72a:	21 f4       	brne	.+8      	; 0x734 <usart_init_rs232+0xb0>
     72c:	61 e0       	ldi	r22, 0x01	; 1
     72e:	84 e0       	ldi	r24, 0x04	; 4
     730:	a1 d3       	rcall	.+1858   	; 0xe74 <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     732:	97 c0       	rjmp	.+302    	; 0x862 <usart_init_rs232+0x1de>
     734:	c1 15       	cp	r28, r1
     736:	8a e0       	ldi	r24, 0x0A	; 10
     738:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     73a:	21 f4       	brne	.+8      	; 0x744 <usart_init_rs232+0xc0>
     73c:	61 e0       	ldi	r22, 0x01	; 1
     73e:	85 e0       	ldi	r24, 0x05	; 5
     740:	99 d3       	rcall	.+1842   	; 0xe74 <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
     742:	8f c0       	rjmp	.+286    	; 0x862 <usart_init_rs232+0x1de>
     744:	c1 15       	cp	r28, r1
     746:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
     748:	de 07       	cpc	r29, r30
     74a:	21 f4       	brne	.+8      	; 0x754 <usart_init_rs232+0xd0>
     74c:	61 e0       	ldi	r22, 0x01	; 1
     74e:	86 e0       	ldi	r24, 0x06	; 6
     750:	91 d3       	rcall	.+1826   	; 0xe74 <sysclk_enable_module>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     752:	87 c0       	rjmp	.+270    	; 0x862 <usart_init_rs232+0x1de>
     754:	c0 34       	cpi	r28, 0x40	; 64
     756:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     758:	df 07       	cpc	r29, r31
     75a:	21 f4       	brne	.+8      	; 0x764 <usart_init_rs232+0xe0>
     75c:	62 e0       	ldi	r22, 0x02	; 2
     75e:	83 e0       	ldi	r24, 0x03	; 3
     760:	89 d3       	rcall	.+1810   	; 0xe74 <sysclk_enable_module>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
     762:	7f c0       	rjmp	.+254    	; 0x862 <usart_init_rs232+0x1de>
     764:	c0 34       	cpi	r28, 0x40	; 64
     766:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
     768:	d8 07       	cpc	r29, r24
     76a:	21 f4       	brne	.+8      	; 0x774 <usart_init_rs232+0xf0>
     76c:	62 e0       	ldi	r22, 0x02	; 2
     76e:	84 e0       	ldi	r24, 0x04	; 4
     770:	81 d3       	rcall	.+1794   	; 0xe74 <sysclk_enable_module>
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
     772:	77 c0       	rjmp	.+238    	; 0x862 <usart_init_rs232+0x1de>
     774:	c0 34       	cpi	r28, 0x40	; 64
     776:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
     778:	de 07       	cpc	r29, r30
     77a:	21 f4       	brne	.+8      	; 0x784 <usart_init_rs232+0x100>
     77c:	62 e0       	ldi	r22, 0x02	; 2
     77e:	85 e0       	ldi	r24, 0x05	; 5
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     780:	79 d3       	rcall	.+1778   	; 0xe74 <sysclk_enable_module>
     782:	6f c0       	rjmp	.+222    	; 0x862 <usart_init_rs232+0x1de>
     784:	c0 39       	cpi	r28, 0x90	; 144
     786:	f8 e0       	ldi	r31, 0x08	; 8
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     788:	df 07       	cpc	r29, r31
     78a:	21 f4       	brne	.+8      	; 0x794 <usart_init_rs232+0x110>
     78c:	64 e0       	ldi	r22, 0x04	; 4
     78e:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
     790:	71 d3       	rcall	.+1762   	; 0xe74 <sysclk_enable_module>
     792:	67 c0       	rjmp	.+206    	; 0x862 <usart_init_rs232+0x1de>
     794:	c0 39       	cpi	r28, 0x90	; 144
     796:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
     798:	d8 07       	cpc	r29, r24
     79a:	21 f4       	brne	.+8      	; 0x7a4 <usart_init_rs232+0x120>
     79c:	64 e0       	ldi	r22, 0x04	; 4
     79e:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
     7a0:	69 d3       	rcall	.+1746   	; 0xe74 <sysclk_enable_module>
     7a2:	5f c0       	rjmp	.+190    	; 0x862 <usart_init_rs232+0x1de>
     7a4:	c0 39       	cpi	r28, 0x90	; 144
     7a6:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
     7a8:	de 07       	cpc	r29, r30
     7aa:	21 f4       	brne	.+8      	; 0x7b4 <usart_init_rs232+0x130>
     7ac:	64 e0       	ldi	r22, 0x04	; 4
     7ae:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
     7b0:	61 d3       	rcall	.+1730   	; 0xe74 <sysclk_enable_module>
     7b2:	57 c0       	rjmp	.+174    	; 0x862 <usart_init_rs232+0x1de>
     7b4:	c0 39       	cpi	r28, 0x90	; 144
     7b6:	fb e0       	ldi	r31, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
     7b8:	df 07       	cpc	r29, r31
     7ba:	21 f4       	brne	.+8      	; 0x7c4 <usart_init_rs232+0x140>
     7bc:	64 e0       	ldi	r22, 0x04	; 4
     7be:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     7c0:	59 d3       	rcall	.+1714   	; 0xe74 <sysclk_enable_module>
     7c2:	4f c0       	rjmp	.+158    	; 0x862 <usart_init_rs232+0x1de>
     7c4:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     7c6:	88 e0       	ldi	r24, 0x08	; 8
     7c8:	d8 07       	cpc	r29, r24
     7ca:	21 f4       	brne	.+8      	; 0x7d4 <usart_init_rs232+0x150>
     7cc:	68 e0       	ldi	r22, 0x08	; 8
     7ce:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     7d0:	51 d3       	rcall	.+1698   	; 0xe74 <sysclk_enable_module>
     7d2:	47 c0       	rjmp	.+142    	; 0x862 <usart_init_rs232+0x1de>
     7d4:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     7d6:	e9 e0       	ldi	r30, 0x09	; 9
     7d8:	de 07       	cpc	r29, r30
     7da:	21 f4       	brne	.+8      	; 0x7e4 <usart_init_rs232+0x160>
     7dc:	68 e0       	ldi	r22, 0x08	; 8
     7de:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     7e0:	49 d3       	rcall	.+1682   	; 0xe74 <sysclk_enable_module>
     7e2:	3f c0       	rjmp	.+126    	; 0x862 <usart_init_rs232+0x1de>
     7e4:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     7e6:	f8 e0       	ldi	r31, 0x08	; 8
     7e8:	df 07       	cpc	r29, r31
     7ea:	21 f4       	brne	.+8      	; 0x7f4 <usart_init_rs232+0x170>
     7ec:	60 e1       	ldi	r22, 0x10	; 16
     7ee:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     7f0:	41 d3       	rcall	.+1666   	; 0xe74 <sysclk_enable_module>
     7f2:	37 c0       	rjmp	.+110    	; 0x862 <usart_init_rs232+0x1de>
     7f4:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     7f6:	89 e0       	ldi	r24, 0x09	; 9
     7f8:	d8 07       	cpc	r29, r24
     7fa:	21 f4       	brne	.+8      	; 0x804 <usart_init_rs232+0x180>
     7fc:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
     7fe:	84 e0       	ldi	r24, 0x04	; 4
     800:	39 d3       	rcall	.+1650   	; 0xe74 <sysclk_enable_module>
     802:	2f c0       	rjmp	.+94     	; 0x862 <usart_init_rs232+0x1de>
     804:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     806:	ea e0       	ldi	r30, 0x0A	; 10
     808:	de 07       	cpc	r29, r30
     80a:	21 f4       	brne	.+8      	; 0x814 <usart_init_rs232+0x190>
     80c:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
     80e:	85 e0       	ldi	r24, 0x05	; 5
     810:	31 d3       	rcall	.+1634   	; 0xe74 <sysclk_enable_module>
     812:	27 c0       	rjmp	.+78     	; 0x862 <usart_init_rs232+0x1de>
     814:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
     816:	fb e0       	ldi	r31, 0x0B	; 11
     818:	df 07       	cpc	r29, r31
     81a:	21 f4       	brne	.+8      	; 0x824 <usart_init_rs232+0x1a0>
     81c:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
     81e:	86 e0       	ldi	r24, 0x06	; 6
     820:	29 d3       	rcall	.+1618   	; 0xe74 <sysclk_enable_module>
     822:	1f c0       	rjmp	.+62     	; 0x862 <usart_init_rs232+0x1de>
     824:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
     826:	88 e0       	ldi	r24, 0x08	; 8
     828:	d8 07       	cpc	r29, r24
     82a:	21 f4       	brne	.+8      	; 0x834 <usart_init_rs232+0x1b0>
     82c:	60 e2       	ldi	r22, 0x20	; 32
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
     82e:	83 e0       	ldi	r24, 0x03	; 3
     830:	21 d3       	rcall	.+1602   	; 0xe74 <sysclk_enable_module>
     832:	17 c0       	rjmp	.+46     	; 0x862 <usart_init_rs232+0x1de>
     834:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
     836:	e9 e0       	ldi	r30, 0x09	; 9
     838:	de 07       	cpc	r29, r30
     83a:	21 f4       	brne	.+8      	; 0x844 <usart_init_rs232+0x1c0>
     83c:	60 e2       	ldi	r22, 0x20	; 32
     83e:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     840:	19 d3       	rcall	.+1586   	; 0xe74 <sysclk_enable_module>
     842:	0f c0       	rjmp	.+30     	; 0x862 <usart_init_rs232+0x1de>
     844:	c0 38       	cpi	r28, 0x80	; 128
     846:	f4 e0       	ldi	r31, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     848:	df 07       	cpc	r29, r31
     84a:	21 f4       	brne	.+8      	; 0x854 <usart_init_rs232+0x1d0>
     84c:	60 e4       	ldi	r22, 0x40	; 64
     84e:	83 e0       	ldi	r24, 0x03	; 3
     850:	11 d3       	rcall	.+1570   	; 0xe74 <sysclk_enable_module>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
     852:	07 c0       	rjmp	.+14     	; 0x862 <usart_init_rs232+0x1de>
     854:	c0 3a       	cpi	r28, 0xA0	; 160
     856:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
     858:	d8 07       	cpc	r29, r24
     85a:	19 f4       	brne	.+6      	; 0x862 <usart_init_rs232+0x1de>
     85c:	60 e4       	ldi	r22, 0x40	; 64
     85e:	85 e0       	ldi	r24, 0x05	; 5
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     860:	09 d3       	rcall	.+1554   	; 0xe74 <sysclk_enable_module>
     862:	8d 81       	ldd	r24, Y+5	; 0x05
     864:	8f 73       	andi	r24, 0x3F	; 63
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
     866:	8d 83       	std	Y+5, r24	; 0x05
     868:	f8 01       	movw	r30, r16
     86a:	95 81       	ldd	r25, Z+5	; 0x05
     86c:	84 81       	ldd	r24, Z+4	; 0x04
     86e:	89 2b       	or	r24, r25
     870:	96 81       	ldd	r25, Z+6	; 0x06
     872:	91 11       	cpse	r25, r1
     874:	98 e0       	ldi	r25, 0x08	; 8
     876:	89 2b       	or	r24, r25
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
     878:	8d 83       	std	Y+5, r24	; 0x05
     87a:	f8 01       	movw	r30, r16
     87c:	40 81       	ld	r20, Z
     87e:	51 81       	ldd	r21, Z+1	; 0x01
     880:	62 81       	ldd	r22, Z+2	; 0x02
     882:	73 81       	ldd	r23, Z+3	; 0x03
     884:	00 e8       	ldi	r16, 0x80	; 128
     886:	14 e8       	ldi	r17, 0x84	; 132
     888:	2e e1       	ldi	r18, 0x1E	; 30
     88a:	30 e0       	ldi	r19, 0x00	; 0
     88c:	ce 01       	movw	r24, r28
     88e:	e7 dd       	rcall	.-1074   	; 0x45e <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     890:	9c 81       	ldd	r25, Y+4	; 0x04
     892:	98 60       	ori	r25, 0x08	; 8
     894:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
     896:	9c 81       	ldd	r25, Y+4	; 0x04
     898:	90 61       	ori	r25, 0x10	; 16
     89a:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
     89c:	df 91       	pop	r29
     89e:	cf 91       	pop	r28
     8a0:	1f 91       	pop	r17
     8a2:	0f 91       	pop	r16
     8a4:	08 95       	ret

000008a6 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
     8a6:	1f 92       	push	r1
     8a8:	0f 92       	push	r0
     8aa:	0f b6       	in	r0, 0x3f	; 63
     8ac:	0f 92       	push	r0
     8ae:	11 24       	eor	r1, r1
     8b0:	0b b6       	in	r0, 0x3b	; 59
     8b2:	0f 92       	push	r0
     8b4:	2f 93       	push	r18
     8b6:	3f 93       	push	r19
     8b8:	4f 93       	push	r20
     8ba:	5f 93       	push	r21
     8bc:	6f 93       	push	r22
     8be:	7f 93       	push	r23
     8c0:	8f 93       	push	r24
     8c2:	9f 93       	push	r25
     8c4:	af 93       	push	r26
     8c6:	bf 93       	push	r27
     8c8:	ef 93       	push	r30
     8ca:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
     8cc:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x7be224>
     8d0:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x7be225>
     8d4:	e0 91 1e 20 	lds	r30, 0x201E	; 0x80201e <adca_callback>
     8d8:	f0 91 1f 20 	lds	r31, 0x201F	; 0x80201f <adca_callback+0x1>
     8dc:	61 e0       	ldi	r22, 0x01	; 1
     8de:	80 e0       	ldi	r24, 0x00	; 0
     8e0:	92 e0       	ldi	r25, 0x02	; 2
     8e2:	19 95       	eicall
}
     8e4:	ff 91       	pop	r31
     8e6:	ef 91       	pop	r30
     8e8:	bf 91       	pop	r27
     8ea:	af 91       	pop	r26
     8ec:	9f 91       	pop	r25
     8ee:	8f 91       	pop	r24
     8f0:	7f 91       	pop	r23
     8f2:	6f 91       	pop	r22
     8f4:	5f 91       	pop	r21
     8f6:	4f 91       	pop	r20
     8f8:	3f 91       	pop	r19
     8fa:	2f 91       	pop	r18
     8fc:	0f 90       	pop	r0
     8fe:	0b be       	out	0x3b, r0	; 59
     900:	0f 90       	pop	r0
     902:	0f be       	out	0x3f, r0	; 63
     904:	0f 90       	pop	r0
     906:	1f 90       	pop	r1
     908:	18 95       	reti

0000090a <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
     90a:	1f 92       	push	r1
     90c:	0f 92       	push	r0
     90e:	0f b6       	in	r0, 0x3f	; 63
     910:	0f 92       	push	r0
     912:	11 24       	eor	r1, r1
     914:	0b b6       	in	r0, 0x3b	; 59
     916:	0f 92       	push	r0
     918:	2f 93       	push	r18
     91a:	3f 93       	push	r19
     91c:	4f 93       	push	r20
     91e:	5f 93       	push	r21
     920:	6f 93       	push	r22
     922:	7f 93       	push	r23
     924:	8f 93       	push	r24
     926:	9f 93       	push	r25
     928:	af 93       	push	r26
     92a:	bf 93       	push	r27
     92c:	ef 93       	push	r30
     92e:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
     930:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x7be22c>
     934:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x7be22d>
     938:	e0 91 1e 20 	lds	r30, 0x201E	; 0x80201e <adca_callback>
     93c:	f0 91 1f 20 	lds	r31, 0x201F	; 0x80201f <adca_callback+0x1>
     940:	62 e0       	ldi	r22, 0x02	; 2
     942:	80 e0       	ldi	r24, 0x00	; 0
     944:	92 e0       	ldi	r25, 0x02	; 2
     946:	19 95       	eicall
}
     948:	ff 91       	pop	r31
     94a:	ef 91       	pop	r30
     94c:	bf 91       	pop	r27
     94e:	af 91       	pop	r26
     950:	9f 91       	pop	r25
     952:	8f 91       	pop	r24
     954:	7f 91       	pop	r23
     956:	6f 91       	pop	r22
     958:	5f 91       	pop	r21
     95a:	4f 91       	pop	r20
     95c:	3f 91       	pop	r19
     95e:	2f 91       	pop	r18
     960:	0f 90       	pop	r0
     962:	0b be       	out	0x3b, r0	; 59
     964:	0f 90       	pop	r0
     966:	0f be       	out	0x3f, r0	; 63
     968:	0f 90       	pop	r0
     96a:	1f 90       	pop	r1
     96c:	18 95       	reti

0000096e <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
     96e:	1f 92       	push	r1
     970:	0f 92       	push	r0
     972:	0f b6       	in	r0, 0x3f	; 63
     974:	0f 92       	push	r0
     976:	11 24       	eor	r1, r1
     978:	0b b6       	in	r0, 0x3b	; 59
     97a:	0f 92       	push	r0
     97c:	2f 93       	push	r18
     97e:	3f 93       	push	r19
     980:	4f 93       	push	r20
     982:	5f 93       	push	r21
     984:	6f 93       	push	r22
     986:	7f 93       	push	r23
     988:	8f 93       	push	r24
     98a:	9f 93       	push	r25
     98c:	af 93       	push	r26
     98e:	bf 93       	push	r27
     990:	ef 93       	push	r30
     992:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
     994:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x7be234>
     998:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x7be235>
     99c:	e0 91 1e 20 	lds	r30, 0x201E	; 0x80201e <adca_callback>
     9a0:	f0 91 1f 20 	lds	r31, 0x201F	; 0x80201f <adca_callback+0x1>
     9a4:	64 e0       	ldi	r22, 0x04	; 4
     9a6:	80 e0       	ldi	r24, 0x00	; 0
     9a8:	92 e0       	ldi	r25, 0x02	; 2
     9aa:	19 95       	eicall
}
     9ac:	ff 91       	pop	r31
     9ae:	ef 91       	pop	r30
     9b0:	bf 91       	pop	r27
     9b2:	af 91       	pop	r26
     9b4:	9f 91       	pop	r25
     9b6:	8f 91       	pop	r24
     9b8:	7f 91       	pop	r23
     9ba:	6f 91       	pop	r22
     9bc:	5f 91       	pop	r21
     9be:	4f 91       	pop	r20
     9c0:	3f 91       	pop	r19
     9c2:	2f 91       	pop	r18
     9c4:	0f 90       	pop	r0
     9c6:	0b be       	out	0x3b, r0	; 59
     9c8:	0f 90       	pop	r0
     9ca:	0f be       	out	0x3f, r0	; 63
     9cc:	0f 90       	pop	r0
     9ce:	1f 90       	pop	r1
     9d0:	18 95       	reti

000009d2 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
     9d2:	1f 92       	push	r1
     9d4:	0f 92       	push	r0
     9d6:	0f b6       	in	r0, 0x3f	; 63
     9d8:	0f 92       	push	r0
     9da:	11 24       	eor	r1, r1
     9dc:	0b b6       	in	r0, 0x3b	; 59
     9de:	0f 92       	push	r0
     9e0:	2f 93       	push	r18
     9e2:	3f 93       	push	r19
     9e4:	4f 93       	push	r20
     9e6:	5f 93       	push	r21
     9e8:	6f 93       	push	r22
     9ea:	7f 93       	push	r23
     9ec:	8f 93       	push	r24
     9ee:	9f 93       	push	r25
     9f0:	af 93       	push	r26
     9f2:	bf 93       	push	r27
     9f4:	ef 93       	push	r30
     9f6:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
     9f8:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x7be23c>
     9fc:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x7be23d>
     a00:	e0 91 1e 20 	lds	r30, 0x201E	; 0x80201e <adca_callback>
     a04:	f0 91 1f 20 	lds	r31, 0x201F	; 0x80201f <adca_callback+0x1>
     a08:	68 e0       	ldi	r22, 0x08	; 8
     a0a:	80 e0       	ldi	r24, 0x00	; 0
     a0c:	92 e0       	ldi	r25, 0x02	; 2
     a0e:	19 95       	eicall
}
     a10:	ff 91       	pop	r31
     a12:	ef 91       	pop	r30
     a14:	bf 91       	pop	r27
     a16:	af 91       	pop	r26
     a18:	9f 91       	pop	r25
     a1a:	8f 91       	pop	r24
     a1c:	7f 91       	pop	r23
     a1e:	6f 91       	pop	r22
     a20:	5f 91       	pop	r21
     a22:	4f 91       	pop	r20
     a24:	3f 91       	pop	r19
     a26:	2f 91       	pop	r18
     a28:	0f 90       	pop	r0
     a2a:	0b be       	out	0x3b, r0	; 59
     a2c:	0f 90       	pop	r0
     a2e:	0f be       	out	0x3f, r0	; 63
     a30:	0f 90       	pop	r0
     a32:	1f 90       	pop	r1
     a34:	18 95       	reti

00000a36 <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
     a36:	1f 92       	push	r1
     a38:	0f 92       	push	r0
     a3a:	0f b6       	in	r0, 0x3f	; 63
     a3c:	0f 92       	push	r0
     a3e:	11 24       	eor	r1, r1
     a40:	0b b6       	in	r0, 0x3b	; 59
     a42:	0f 92       	push	r0
     a44:	2f 93       	push	r18
     a46:	3f 93       	push	r19
     a48:	4f 93       	push	r20
     a4a:	5f 93       	push	r21
     a4c:	6f 93       	push	r22
     a4e:	7f 93       	push	r23
     a50:	8f 93       	push	r24
     a52:	9f 93       	push	r25
     a54:	af 93       	push	r26
     a56:	bf 93       	push	r27
     a58:	ef 93       	push	r30
     a5a:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
     a5c:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x7be264>
     a60:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x7be265>
     a64:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <adcb_callback>
     a68:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <adcb_callback+0x1>
     a6c:	61 e0       	ldi	r22, 0x01	; 1
     a6e:	80 e4       	ldi	r24, 0x40	; 64
     a70:	92 e0       	ldi	r25, 0x02	; 2
     a72:	19 95       	eicall
}
     a74:	ff 91       	pop	r31
     a76:	ef 91       	pop	r30
     a78:	bf 91       	pop	r27
     a7a:	af 91       	pop	r26
     a7c:	9f 91       	pop	r25
     a7e:	8f 91       	pop	r24
     a80:	7f 91       	pop	r23
     a82:	6f 91       	pop	r22
     a84:	5f 91       	pop	r21
     a86:	4f 91       	pop	r20
     a88:	3f 91       	pop	r19
     a8a:	2f 91       	pop	r18
     a8c:	0f 90       	pop	r0
     a8e:	0b be       	out	0x3b, r0	; 59
     a90:	0f 90       	pop	r0
     a92:	0f be       	out	0x3f, r0	; 63
     a94:	0f 90       	pop	r0
     a96:	1f 90       	pop	r1
     a98:	18 95       	reti

00000a9a <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
     a9a:	1f 92       	push	r1
     a9c:	0f 92       	push	r0
     a9e:	0f b6       	in	r0, 0x3f	; 63
     aa0:	0f 92       	push	r0
     aa2:	11 24       	eor	r1, r1
     aa4:	0b b6       	in	r0, 0x3b	; 59
     aa6:	0f 92       	push	r0
     aa8:	2f 93       	push	r18
     aaa:	3f 93       	push	r19
     aac:	4f 93       	push	r20
     aae:	5f 93       	push	r21
     ab0:	6f 93       	push	r22
     ab2:	7f 93       	push	r23
     ab4:	8f 93       	push	r24
     ab6:	9f 93       	push	r25
     ab8:	af 93       	push	r26
     aba:	bf 93       	push	r27
     abc:	ef 93       	push	r30
     abe:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
     ac0:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x7be26c>
     ac4:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x7be26d>
     ac8:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <adcb_callback>
     acc:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <adcb_callback+0x1>
     ad0:	62 e0       	ldi	r22, 0x02	; 2
     ad2:	80 e4       	ldi	r24, 0x40	; 64
     ad4:	92 e0       	ldi	r25, 0x02	; 2
     ad6:	19 95       	eicall
}
     ad8:	ff 91       	pop	r31
     ada:	ef 91       	pop	r30
     adc:	bf 91       	pop	r27
     ade:	af 91       	pop	r26
     ae0:	9f 91       	pop	r25
     ae2:	8f 91       	pop	r24
     ae4:	7f 91       	pop	r23
     ae6:	6f 91       	pop	r22
     ae8:	5f 91       	pop	r21
     aea:	4f 91       	pop	r20
     aec:	3f 91       	pop	r19
     aee:	2f 91       	pop	r18
     af0:	0f 90       	pop	r0
     af2:	0b be       	out	0x3b, r0	; 59
     af4:	0f 90       	pop	r0
     af6:	0f be       	out	0x3f, r0	; 63
     af8:	0f 90       	pop	r0
     afa:	1f 90       	pop	r1
     afc:	18 95       	reti

00000afe <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
     afe:	1f 92       	push	r1
     b00:	0f 92       	push	r0
     b02:	0f b6       	in	r0, 0x3f	; 63
     b04:	0f 92       	push	r0
     b06:	11 24       	eor	r1, r1
     b08:	0b b6       	in	r0, 0x3b	; 59
     b0a:	0f 92       	push	r0
     b0c:	2f 93       	push	r18
     b0e:	3f 93       	push	r19
     b10:	4f 93       	push	r20
     b12:	5f 93       	push	r21
     b14:	6f 93       	push	r22
     b16:	7f 93       	push	r23
     b18:	8f 93       	push	r24
     b1a:	9f 93       	push	r25
     b1c:	af 93       	push	r26
     b1e:	bf 93       	push	r27
     b20:	ef 93       	push	r30
     b22:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
     b24:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x7be274>
     b28:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x7be275>
     b2c:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <adcb_callback>
     b30:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <adcb_callback+0x1>
     b34:	64 e0       	ldi	r22, 0x04	; 4
     b36:	80 e4       	ldi	r24, 0x40	; 64
     b38:	92 e0       	ldi	r25, 0x02	; 2
     b3a:	19 95       	eicall
}
     b3c:	ff 91       	pop	r31
     b3e:	ef 91       	pop	r30
     b40:	bf 91       	pop	r27
     b42:	af 91       	pop	r26
     b44:	9f 91       	pop	r25
     b46:	8f 91       	pop	r24
     b48:	7f 91       	pop	r23
     b4a:	6f 91       	pop	r22
     b4c:	5f 91       	pop	r21
     b4e:	4f 91       	pop	r20
     b50:	3f 91       	pop	r19
     b52:	2f 91       	pop	r18
     b54:	0f 90       	pop	r0
     b56:	0b be       	out	0x3b, r0	; 59
     b58:	0f 90       	pop	r0
     b5a:	0f be       	out	0x3f, r0	; 63
     b5c:	0f 90       	pop	r0
     b5e:	1f 90       	pop	r1
     b60:	18 95       	reti

00000b62 <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
     b62:	1f 92       	push	r1
     b64:	0f 92       	push	r0
     b66:	0f b6       	in	r0, 0x3f	; 63
     b68:	0f 92       	push	r0
     b6a:	11 24       	eor	r1, r1
     b6c:	0b b6       	in	r0, 0x3b	; 59
     b6e:	0f 92       	push	r0
     b70:	2f 93       	push	r18
     b72:	3f 93       	push	r19
     b74:	4f 93       	push	r20
     b76:	5f 93       	push	r21
     b78:	6f 93       	push	r22
     b7a:	7f 93       	push	r23
     b7c:	8f 93       	push	r24
     b7e:	9f 93       	push	r25
     b80:	af 93       	push	r26
     b82:	bf 93       	push	r27
     b84:	ef 93       	push	r30
     b86:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
     b88:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x7be27c>
     b8c:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x7be27d>
     b90:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <adcb_callback>
     b94:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <adcb_callback+0x1>
     b98:	68 e0       	ldi	r22, 0x08	; 8
     b9a:	80 e4       	ldi	r24, 0x40	; 64
     b9c:	92 e0       	ldi	r25, 0x02	; 2
     b9e:	19 95       	eicall
}
     ba0:	ff 91       	pop	r31
     ba2:	ef 91       	pop	r30
     ba4:	bf 91       	pop	r27
     ba6:	af 91       	pop	r26
     ba8:	9f 91       	pop	r25
     baa:	8f 91       	pop	r24
     bac:	7f 91       	pop	r23
     bae:	6f 91       	pop	r22
     bb0:	5f 91       	pop	r21
     bb2:	4f 91       	pop	r20
     bb4:	3f 91       	pop	r19
     bb6:	2f 91       	pop	r18
     bb8:	0f 90       	pop	r0
     bba:	0b be       	out	0x3b, r0	; 59
     bbc:	0f 90       	pop	r0
     bbe:	0f be       	out	0x3f, r0	; 63
     bc0:	0f 90       	pop	r0
     bc2:	1f 90       	pop	r1
     bc4:	18 95       	reti

00000bc6 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
     bc6:	bf 92       	push	r11
     bc8:	cf 92       	push	r12
     bca:	df 92       	push	r13
     bcc:	ef 92       	push	r14
     bce:	ff 92       	push	r15
     bd0:	0f 93       	push	r16
     bd2:	1f 93       	push	r17
     bd4:	cf 93       	push	r28
     bd6:	df 93       	push	r29
     bd8:	1f 92       	push	r1
     bda:	cd b7       	in	r28, 0x3d	; 61
     bdc:	de b7       	in	r29, 0x3e	; 62
     bde:	8c 01       	movw	r16, r24
     be0:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
     be2:	81 15       	cp	r24, r1
     be4:	22 e0       	ldi	r18, 0x02	; 2
     be6:	92 07       	cpc	r25, r18
     be8:	71 f4       	brne	.+28     	; 0xc06 <adc_write_configuration+0x40>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
     bea:	61 e2       	ldi	r22, 0x21	; 33
     bec:	70 e0       	ldi	r23, 0x00	; 0
     bee:	82 e0       	ldi	r24, 0x02	; 2
     bf0:	6c d1       	rcall	.+728    	; 0xeca <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
     bf2:	c8 2e       	mov	r12, r24
     bf4:	d1 2c       	mov	r13, r1
     bf6:	60 e2       	ldi	r22, 0x20	; 32
     bf8:	70 e0       	ldi	r23, 0x00	; 0
     bfa:	82 e0       	ldi	r24, 0x02	; 2
     bfc:	66 d1       	rcall	.+716    	; 0xeca <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
     bfe:	dc 2c       	mov	r13, r12
     c00:	cc 24       	eor	r12, r12
     c02:	c8 2a       	or	r12, r24
     c04:	10 c0       	rjmp	.+32     	; 0xc26 <adc_write_configuration+0x60>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
     c06:	80 34       	cpi	r24, 0x40	; 64
     c08:	92 40       	sbci	r25, 0x02	; 2
     c0a:	c1 f5       	brne	.+112    	; 0xc7c <adc_write_configuration+0xb6>
     c0c:	65 e2       	ldi	r22, 0x25	; 37
     c0e:	70 e0       	ldi	r23, 0x00	; 0
     c10:	82 e0       	ldi	r24, 0x02	; 2
     c12:	5b d1       	rcall	.+694    	; 0xeca <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
     c14:	c8 2e       	mov	r12, r24
     c16:	d1 2c       	mov	r13, r1
     c18:	64 e2       	ldi	r22, 0x24	; 36
     c1a:	70 e0       	ldi	r23, 0x00	; 0
     c1c:	82 e0       	ldi	r24, 0x02	; 2
     c1e:	55 d1       	rcall	.+682    	; 0xeca <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
     c20:	dc 2c       	mov	r13, r12
     c22:	cc 24       	eor	r12, r12
     c24:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     c26:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     c28:	89 83       	std	Y+1, r24	; 0x01
	return flags;
     c2a:	f8 94       	cli
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
     c2c:	b9 80       	ldd	r11, Y+1	; 0x01
     c2e:	c8 01       	movw	r24, r16
     c30:	a0 db       	rcall	.-2240   	; 0x372 <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
     c32:	f8 01       	movw	r30, r16
     c34:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
     c36:	92 e0       	ldi	r25, 0x02	; 2
     c38:	90 83       	st	Z, r25
	adc->CAL = cal;
     c3a:	c4 86       	std	Z+12, r12	; 0x0c
     c3c:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
     c3e:	f7 01       	movw	r30, r14
     c40:	25 81       	ldd	r18, Z+5	; 0x05
     c42:	36 81       	ldd	r19, Z+6	; 0x06
     c44:	f8 01       	movw	r30, r16
     c46:	20 8f       	std	Z+24, r18	; 0x18
     c48:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
     c4a:	f7 01       	movw	r30, r14
     c4c:	92 81       	ldd	r25, Z+2	; 0x02
     c4e:	f8 01       	movw	r30, r16
     c50:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
     c52:	f7 01       	movw	r30, r14
     c54:	94 81       	ldd	r25, Z+4	; 0x04
     c56:	f8 01       	movw	r30, r16
     c58:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
     c5a:	f7 01       	movw	r30, r14
     c5c:	93 81       	ldd	r25, Z+3	; 0x03
     c5e:	f8 01       	movw	r30, r16
     c60:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
     c62:	f7 01       	movw	r30, r14
     c64:	91 81       	ldd	r25, Z+1	; 0x01
     c66:	f8 01       	movw	r30, r16
     c68:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
     c6a:	81 70       	andi	r24, 0x01	; 1
     c6c:	f7 01       	movw	r30, r14
     c6e:	90 81       	ld	r25, Z
     c70:	89 2b       	or	r24, r25
     c72:	f8 01       	movw	r30, r16

	adc_disable_clock(adc);
     c74:	80 83       	st	Z, r24
     c76:	c8 01       	movw	r24, r16
     c78:	9b db       	rcall	.-2250   	; 0x3b0 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     c7a:	bf be       	out	0x3f, r11	; 63

	cpu_irq_restore(flags);
}
     c7c:	0f 90       	pop	r0
     c7e:	df 91       	pop	r29
     c80:	cf 91       	pop	r28
     c82:	1f 91       	pop	r17
     c84:	0f 91       	pop	r16
     c86:	ff 90       	pop	r15
     c88:	ef 90       	pop	r14
     c8a:	df 90       	pop	r13
     c8c:	cf 90       	pop	r12
     c8e:	bf 90       	pop	r11
     c90:	08 95       	ret

00000c92 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
     c92:	df 92       	push	r13
     c94:	ef 92       	push	r14
     c96:	ff 92       	push	r15
     c98:	0f 93       	push	r16
     c9a:	1f 93       	push	r17
     c9c:	cf 93       	push	r28
     c9e:	df 93       	push	r29
     ca0:	1f 92       	push	r1
     ca2:	cd b7       	in	r28, 0x3d	; 61
     ca4:	de b7       	in	r29, 0x3e	; 62
     ca6:	8c 01       	movw	r16, r24
     ca8:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     caa:	8f b7       	in	r24, 0x3f	; 63
     cac:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     cae:	f8 94       	cli
	return flags;
     cb0:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
     cb2:	c8 01       	movw	r24, r16
     cb4:	5e db       	rcall	.-2372   	; 0x372 <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
     cb6:	f8 01       	movw	r30, r16
     cb8:	80 81       	ld	r24, Z
     cba:	80 7c       	andi	r24, 0xC0	; 192
     cbc:	f7 01       	movw	r30, r14
     cbe:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
     cc0:	f8 01       	movw	r30, r16
     cc2:	80 8d       	ldd	r24, Z+24	; 0x18
     cc4:	91 8d       	ldd	r25, Z+25	; 0x19
     cc6:	f7 01       	movw	r30, r14
     cc8:	85 83       	std	Z+5, r24	; 0x05
     cca:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
     ccc:	f8 01       	movw	r30, r16
     cce:	82 81       	ldd	r24, Z+2	; 0x02
     cd0:	f7 01       	movw	r30, r14
     cd2:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
     cd4:	f8 01       	movw	r30, r16
     cd6:	84 81       	ldd	r24, Z+4	; 0x04
     cd8:	f7 01       	movw	r30, r14
     cda:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
     cdc:	f8 01       	movw	r30, r16
     cde:	83 81       	ldd	r24, Z+3	; 0x03
     ce0:	f7 01       	movw	r30, r14
     ce2:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
     ce4:	f8 01       	movw	r30, r16
     ce6:	81 81       	ldd	r24, Z+1	; 0x01
     ce8:	f7 01       	movw	r30, r14
     cea:	81 83       	std	Z+1, r24	; 0x01

	adc_disable_clock(adc);
     cec:	c8 01       	movw	r24, r16
     cee:	60 db       	rcall	.-2368   	; 0x3b0 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     cf0:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
     cf2:	0f 90       	pop	r0
     cf4:	df 91       	pop	r29
     cf6:	cf 91       	pop	r28
     cf8:	1f 91       	pop	r17
     cfa:	0f 91       	pop	r16
     cfc:	ff 90       	pop	r15
     cfe:	ef 90       	pop	r14
     d00:	df 90       	pop	r13
     d02:	08 95       	ret

00000d04 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
     d04:	af 92       	push	r10
     d06:	bf 92       	push	r11
     d08:	cf 92       	push	r12
     d0a:	df 92       	push	r13
     d0c:	ef 92       	push	r14
     d0e:	ff 92       	push	r15
     d10:	0f 93       	push	r16
     d12:	1f 93       	push	r17
     d14:	cf 93       	push	r28
     d16:	df 93       	push	r29
     d18:	1f 92       	push	r1
     d1a:	cd b7       	in	r28, 0x3d	; 61
     d1c:	de b7       	in	r29, 0x3e	; 62
     d1e:	6c 01       	movw	r12, r24
     d20:	b6 2e       	mov	r11, r22
     d22:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     d24:	86 2f       	mov	r24, r22
     d26:	83 70       	andi	r24, 0x03	; 3
     d28:	29 f4       	brne	.+10     	; 0xd34 <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
     d2a:	96 2f       	mov	r25, r22
     d2c:	96 95       	lsr	r25
     d2e:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     d30:	82 e0       	ldi	r24, 0x02	; 2
     d32:	02 c0       	rjmp	.+4      	; 0xd38 <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     d34:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     d36:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     d38:	90 ff       	sbrs	r25, 0
		index++;
     d3a:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
     d3c:	86 01       	movw	r16, r12
     d3e:	00 5e       	subi	r16, 0xE0	; 224
     d40:	1f 4f       	sbci	r17, 0xFF	; 255
     d42:	98 e0       	ldi	r25, 0x08	; 8
     d44:	89 9f       	mul	r24, r25
     d46:	00 0d       	add	r16, r0
     d48:	11 1d       	adc	r17, r1
     d4a:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     d4c:	8f b7       	in	r24, 0x3f	; 63
     d4e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     d50:	f8 94       	cli
	return flags;
     d52:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
     d54:	c6 01       	movw	r24, r12
     d56:	0d db       	rcall	.-2534   	; 0x372 <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
     d58:	f7 01       	movw	r30, r14
     d5a:	80 81       	ld	r24, Z
     d5c:	f8 01       	movw	r30, r16
     d5e:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
     d60:	f7 01       	movw	r30, r14
     d62:	82 81       	ldd	r24, Z+2	; 0x02
     d64:	f8 01       	movw	r30, r16
     d66:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
     d68:	f7 01       	movw	r30, r14
     d6a:	81 81       	ldd	r24, Z+1	; 0x01
     d6c:	f8 01       	movw	r30, r16
     d6e:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
     d70:	b0 fe       	sbrs	r11, 0
     d72:	04 c0       	rjmp	.+8      	; 0xd7c <adcch_write_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
     d74:	f7 01       	movw	r30, r14
     d76:	83 81       	ldd	r24, Z+3	; 0x03
     d78:	f8 01       	movw	r30, r16
     d7a:	86 83       	std	Z+6, r24	; 0x06
	}
	adc_disable_clock(adc);
     d7c:	c6 01       	movw	r24, r12
     d7e:	18 db       	rcall	.-2512   	; 0x3b0 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     d80:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
     d82:	0f 90       	pop	r0
     d84:	df 91       	pop	r29
     d86:	cf 91       	pop	r28
     d88:	1f 91       	pop	r17
     d8a:	0f 91       	pop	r16
     d8c:	ff 90       	pop	r15
     d8e:	ef 90       	pop	r14
     d90:	df 90       	pop	r13
     d92:	cf 90       	pop	r12
     d94:	bf 90       	pop	r11
     d96:	af 90       	pop	r10
     d98:	08 95       	ret

00000d9a <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
     d9a:	af 92       	push	r10
     d9c:	bf 92       	push	r11
     d9e:	cf 92       	push	r12
     da0:	df 92       	push	r13
     da2:	ef 92       	push	r14
     da4:	ff 92       	push	r15
     da6:	0f 93       	push	r16
     da8:	1f 93       	push	r17
     daa:	cf 93       	push	r28
     dac:	df 93       	push	r29
     dae:	1f 92       	push	r1
     db0:	cd b7       	in	r28, 0x3d	; 61
     db2:	de b7       	in	r29, 0x3e	; 62
     db4:	6c 01       	movw	r12, r24
     db6:	b6 2e       	mov	r11, r22
     db8:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     dba:	86 2f       	mov	r24, r22
     dbc:	83 70       	andi	r24, 0x03	; 3
     dbe:	29 f4       	brne	.+10     	; 0xdca <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
     dc0:	96 2f       	mov	r25, r22
     dc2:	96 95       	lsr	r25
     dc4:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     dc6:	82 e0       	ldi	r24, 0x02	; 2
     dc8:	02 c0       	rjmp	.+4      	; 0xdce <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     dca:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     dcc:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     dce:	90 ff       	sbrs	r25, 0
		index++;
     dd0:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
     dd2:	86 01       	movw	r16, r12
     dd4:	00 5e       	subi	r16, 0xE0	; 224
     dd6:	1f 4f       	sbci	r17, 0xFF	; 255
     dd8:	98 e0       	ldi	r25, 0x08	; 8
     dda:	89 9f       	mul	r24, r25
     ddc:	00 0d       	add	r16, r0
     dde:	11 1d       	adc	r17, r1
     de0:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     de2:	8f b7       	in	r24, 0x3f	; 63
     de4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     de6:	f8 94       	cli
	return flags;
     de8:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
     dea:	c6 01       	movw	r24, r12
     dec:	c2 da       	rcall	.-2684   	; 0x372 <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
     dee:	f8 01       	movw	r30, r16
     df0:	80 81       	ld	r24, Z
     df2:	f7 01       	movw	r30, r14
     df4:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
     df6:	f8 01       	movw	r30, r16
     df8:	82 81       	ldd	r24, Z+2	; 0x02
     dfa:	f7 01       	movw	r30, r14
     dfc:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
     dfe:	f8 01       	movw	r30, r16
     e00:	81 81       	ldd	r24, Z+1	; 0x01
     e02:	f7 01       	movw	r30, r14
     e04:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
     e06:	b0 fe       	sbrs	r11, 0
     e08:	04 c0       	rjmp	.+8      	; 0xe12 <adcch_read_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
     e0a:	f8 01       	movw	r30, r16
     e0c:	86 81       	ldd	r24, Z+6	; 0x06
     e0e:	f7 01       	movw	r30, r14
     e10:	83 83       	std	Z+3, r24	; 0x03
	}
	adc_disable_clock(adc);
     e12:	c6 01       	movw	r24, r12
     e14:	cd da       	rcall	.-2662   	; 0x3b0 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     e16:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
     e18:	0f 90       	pop	r0
     e1a:	df 91       	pop	r29
     e1c:	cf 91       	pop	r28
     e1e:	1f 91       	pop	r17
     e20:	0f 91       	pop	r16
     e22:	ff 90       	pop	r15
     e24:	ef 90       	pop	r14
     e26:	df 90       	pop	r13
     e28:	cf 90       	pop	r12
     e2a:	bf 90       	pop	r11
     e2c:	af 90       	pop	r10
     e2e:	08 95       	ret

00000e30 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
     e30:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
     e32:	80 91 22 20 	lds	r24, 0x2022	; 0x802022 <stdio_base>
     e36:	90 91 23 20 	lds	r25, 0x2023	; 0x802023 <stdio_base+0x1>
     e3a:	e0 91 20 20 	lds	r30, 0x2020	; 0x802020 <ptr_put>
     e3e:	f0 91 21 20 	lds	r31, 0x2021	; 0x802021 <ptr_put+0x1>
     e42:	19 95       	eicall
     e44:	99 23       	and	r25, r25
     e46:	1c f0       	brlt	.+6      	; 0xe4e <_write+0x1e>
		return -1;
	}
	return 1;
     e48:	81 e0       	ldi	r24, 0x01	; 1
     e4a:	90 e0       	ldi	r25, 0x00	; 0
     e4c:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
     e4e:	8f ef       	ldi	r24, 0xFF	; 255
     e50:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
     e52:	08 95       	ret

00000e54 <sysclk_init>:
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     e54:	8f ef       	ldi	r24, 0xFF	; 255
     e56:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7be070>
     e5a:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x7be071>
     e5e:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x7be072>
     e62:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7be073>
     e66:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7be074>
     e6a:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x7be075>
     e6e:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x7be076>
     e72:	08 95       	ret

00000e74 <sysclk_enable_module>:
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
     e74:	cf 93       	push	r28
     e76:	df 93       	push	r29
     e78:	1f 92       	push	r1
     e7a:	cd b7       	in	r28, 0x3d	; 61
     e7c:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     e7e:	9f b7       	in	r25, 0x3f	; 63
     e80:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     e82:	f8 94       	cli
	return flags;
     e84:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     e86:	e8 2f       	mov	r30, r24
     e88:	f0 e0       	ldi	r31, 0x00	; 0
     e8a:	e0 59       	subi	r30, 0x90	; 144
     e8c:	ff 4f       	sbci	r31, 0xFF	; 255
     e8e:	60 95       	com	r22
     e90:	80 81       	ld	r24, Z
     e92:	68 23       	and	r22, r24
     e94:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     e96:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     e98:	0f 90       	pop	r0
     e9a:	df 91       	pop	r29
     e9c:	cf 91       	pop	r28
     e9e:	08 95       	ret

00000ea0 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
     ea0:	cf 93       	push	r28
     ea2:	df 93       	push	r29
     ea4:	1f 92       	push	r1
     ea6:	cd b7       	in	r28, 0x3d	; 61
     ea8:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     eaa:	9f b7       	in	r25, 0x3f	; 63
     eac:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     eae:	f8 94       	cli
	return flags;
     eb0:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
     eb2:	e8 2f       	mov	r30, r24
     eb4:	f0 e0       	ldi	r31, 0x00	; 0
     eb6:	e0 59       	subi	r30, 0x90	; 144
     eb8:	ff 4f       	sbci	r31, 0xFF	; 255
     eba:	80 81       	ld	r24, Z
     ebc:	68 2b       	or	r22, r24
     ebe:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     ec0:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     ec2:	0f 90       	pop	r0
     ec4:	df 91       	pop	r29
     ec6:	cf 91       	pop	r28
     ec8:	08 95       	ret

00000eca <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
     eca:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
     ece:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
     ed0:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
     ed2:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	lpm r24, Z                ; Perform an LPM to read out byte
     ed6:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
     ed8:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
     edc:	08 95       	ret

00000ede <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
     ede:	cf 93       	push	r28
     ee0:	df 93       	push	r29
     ee2:	eb 01       	movw	r28, r22
	*data = usart_getchar(usart);
     ee4:	b6 da       	rcall	.-2708   	; 0x452 <usart_getchar>
     ee6:	88 83       	st	Y, r24
}
     ee8:	df 91       	pop	r29
     eea:	cf 91       	pop	r28
     eec:	08 95       	ret

00000eee <usart_serial_putchar>:
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
     eee:	a9 ca       	rjmp	.-2734   	; 0x442 <usart_putchar>
}
     ef0:	08 95       	ret

00000ef2 <main>:
	
	adc_write_configuration(&MY_ADC, &adc_conf);
	adcch_write_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf);
}

int main (void) {
     ef2:	cf 93       	push	r28
     ef4:	df 93       	push	r29
     ef6:	cd b7       	in	r28, 0x3d	; 61
     ef8:	de b7       	in	r29, 0x3e	; 62
     efa:	6a 97       	sbiw	r28, 0x1a	; 26
     efc:	cd bf       	out	0x3d, r28	; 61
     efe:	de bf       	out	0x3e, r29	; 62
	
	sysclk_init();
     f00:	a9 df       	rcall	.-174    	; 0xe54 <sysclk_init>
static void adc_init(void)
{
	struct adc_config adc_conf; //konfiguracja adc 
	struct adc_channel_config adcch_conf; //konfiguracja kanau adc  Channels in an ADC is the number of analog values that can be read at the same time.
	
	adc_read_configuration(&MY_ADC, &adc_conf); //czyta aktualn konfiguracje wskazanego adc i zapisuje j do bufora pod wskazanym adresem 
     f02:	be 01       	movw	r22, r28
     f04:	60 5f       	subi	r22, 0xF0	; 240
     f06:	7f 4f       	sbci	r23, 0xFF	; 255
     f08:	80 e0       	ldi	r24, 0x00	; 0
     f0a:	92 e0       	ldi	r25, 0x02	; 2
     f0c:	c2 de       	rcall	.-636    	; 0xc92 <adc_read_configuration>
	adcch_read_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf); //czyta aktualn konfiguracje wskazanego kanau adc i zapisuje j do bufora pod wskazanym adresem 
     f0e:	ae 01       	movw	r20, r28
     f10:	49 5e       	subi	r20, 0xE9	; 233
     f12:	5f 4f       	sbci	r21, 0xFF	; 255
     f14:	61 e0       	ldi	r22, 0x01	; 1
     f16:	80 e0       	ldi	r24, 0x00	; 0
     f18:	92 e0       	ldi	r25, 0x02	; 2
     f1a:	3f df       	rcall	.-386    	; 0xd9a <adcch_read_configuration>
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
     f1c:	89 89       	ldd	r24, Y+17	; 0x11
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
     f1e:	9a 89       	ldd	r25, Y+18	; 0x12
     f20:	9f 78       	andi	r25, 0x8F	; 143
     f22:	9a 8b       	std	Y+18, r25	; 0x12
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
     f24:	81 7e       	andi	r24, 0xE1	; 225
     f26:	80 61       	ori	r24, 0x10	; 16
     f28:	89 8b       	std	Y+17, r24	; 0x11
		conf->evctrl = ADC_EVACT_NONE_gc;
     f2a:	1b 8a       	std	Y+19, r1	; 0x13
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
     f2c:	1c 8a       	std	Y+20, r1	; 0x14
#if XMEGA_E
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
				ADC_CH_INPUTMODE_DIFFWGAINL_gc;
#else
		Assert(gain == 1);
		ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
     f2e:	82 e0       	ldi	r24, 0x02	; 2
     f30:	8f 8b       	std	Y+23, r24	; 0x17
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
     f32:	89 e2       	ldi	r24, 0x29	; 41
     f34:	88 8f       	std	Y+24, r24	; 0x18
	ADC_REF_BANDGAP); //pod wskazan konfiguracj wpisujemy: wynik z znakiem, rozdzielczo 12 bitw,  vref = 1V; rozdzielczosc moze byc jeszcze 8 bitowa lub 12 left-adjusted, LSB = Vref/ 2^res = 0.24mV
	adc_set_conversion_trigger(&adc_conf, ADC_TRIG_MANUAL, 2, 0); //ustawienia triggera, jest on rczny, liczba kanaw 1, kanaw wyzwalanych wydarzeniem - 0
	adc_set_clock_rate(&adc_conf, 500000UL);
	adcch_set_input(&adcch_conf, ADCCH_POS_PIN5, ADCCH_NEG_PIN1, ADC_GAIN); 
	
	adc_write_configuration(&MY_ADC, &adc_conf);
     f36:	be 01       	movw	r22, r28
     f38:	60 5f       	subi	r22, 0xF0	; 240
     f3a:	7f 4f       	sbci	r23, 0xFF	; 255
     f3c:	80 e0       	ldi	r24, 0x00	; 0
     f3e:	92 e0       	ldi	r25, 0x02	; 2
     f40:	42 de       	rcall	.-892    	; 0xbc6 <adc_write_configuration>
	adcch_write_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf);
     f42:	ae 01       	movw	r20, r28
     f44:	49 5e       	subi	r20, 0xE9	; 233
     f46:	5f 4f       	sbci	r21, 0xFF	; 255
     f48:	61 e0       	ldi	r22, 0x01	; 1
     f4a:	80 e0       	ldi	r24, 0x00	; 0
     f4c:	92 e0       	ldi	r25, 0x02	; 2
     f4e:	da de       	rcall	.-588    	; 0xd04 <adcch_write_configuration>
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
     f50:	80 ea       	ldi	r24, 0xA0	; 160
     f52:	9a e0       	ldi	r25, 0x0A	; 10
     f54:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <stdio_base>
     f58:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     f5c:	87 e7       	ldi	r24, 0x77	; 119
     f5e:	97 e0       	ldi	r25, 0x07	; 7
     f60:	80 93 20 20 	sts	0x2020, r24	; 0x802020 <ptr_put>
     f64:	90 93 21 20 	sts	0x2021, r25	; 0x802021 <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     f68:	8f e6       	ldi	r24, 0x6F	; 111
     f6a:	97 e0       	ldi	r25, 0x07	; 7
     f6c:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <ptr_get>
     f70:	90 93 1b 20 	sts	0x201B, r25	; 0x80201b <ptr_get+0x1>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
     f74:	e6 e0       	ldi	r30, 0x06	; 6
     f76:	f0 e2       	ldi	r31, 0x20	; 32
     f78:	84 81       	ldd	r24, Z+4	; 0x04
     f7a:	8c 8b       	std	Y+20, r24	; 0x14
	usart_rs232_options.paritytype   = options->paritytype;
     f7c:	85 81       	ldd	r24, Z+5	; 0x05
     f7e:	8d 8b       	std	Y+21, r24	; 0x15
	usart_rs232_options.stopbits     = options->stopbits;
     f80:	86 81       	ldd	r24, Z+6	; 0x06
     f82:	8e 8b       	std	Y+22, r24	; 0x16
	usart_rs232_options.baudrate     = options->baudrate;
     f84:	80 81       	ld	r24, Z
     f86:	91 81       	ldd	r25, Z+1	; 0x01
     f88:	a2 81       	ldd	r26, Z+2	; 0x02
     f8a:	b3 81       	ldd	r27, Z+3	; 0x03
     f8c:	88 8b       	std	Y+16, r24	; 0x10
     f8e:	99 8b       	std	Y+17, r25	; 0x11
     f90:	aa 8b       	std	Y+18, r26	; 0x12
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART1_bm);
	}
#endif
#ifdef USARTE0
	if((uint16_t)usart == (uint16_t)&USARTE0) {
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART0_bm);
     f92:	bb 8b       	std	Y+19, r27	; 0x13
     f94:	60 e1       	ldi	r22, 0x10	; 16
     f96:	85 e0       	ldi	r24, 0x05	; 5
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
     f98:	6d df       	rcall	.-294    	; 0xe74 <sysclk_enable_module>
     f9a:	be 01       	movw	r22, r28
     f9c:	60 5f       	subi	r22, 0xF0	; 240
     f9e:	7f 4f       	sbci	r23, 0xFF	; 255
     fa0:	80 ea       	ldi	r24, 0xA0	; 160
     fa2:	9a e0       	ldi	r25, 0x0A	; 10
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
     fa4:	6f db       	rcall	.-2338   	; 0x684 <usart_init_rs232>
     fa6:	60 ea       	ldi	r22, 0xA0	; 160
     fa8:	71 e0       	ldi	r23, 0x01	; 1
     faa:	88 e1       	ldi	r24, 0x18	; 24
     fac:	97 e0       	ldi	r25, 0x07	; 7
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
     fae:	77 d6       	rcall	.+3310   	; 0x1c9e <fdevopen>
     fb0:	88 e0       	ldi	r24, 0x08	; 8
     fb2:	80 93 81 06 	sts	0x0681, r24	; 0x800681 <__TEXT_REGION_LENGTH__+0x7be681>
	ioport_set_pin_dir(UART_TXPIN, IOPORT_DIR_OUTPUT);
	
	float result,result_mv,result_mg;
	char ucresult[15], *pcDot; //8 cyfr przed przecinkiem, 6 po, null
	unsigned short ucRepCounter;
	adc_enable(&MY_ADC);
     fb6:	80 e0       	ldi	r24, 0x00	; 0
     fb8:	92 e0       	ldi	r25, 0x02	; 2
     fba:	17 da       	rcall	.-3026   	; 0x3ea <adc_enable>
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
     fbc:	00 e0       	ldi	r16, 0x00	; 0
     fbe:	12 e0       	ldi	r17, 0x02	; 2
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
     fc0:	99 24       	eor	r9, r9
     fc2:	93 94       	inc	r9
		}
		result /= SAMPLES_PER_MEASUREMENT;
		result_mv = (result * ADC_REF_VOLTAGE_mV)/((ADC_TOP_VALUE+1));
		result_mv /= ADC_GAIN;
		result_mg = 128571.0*(result-6.787) - 15571.4;
		sprintf(ucresult, "%f",result_mg);
     fc4:	0f 2e       	mov	r0, r31
     fc6:	fd e0       	ldi	r31, 0x0D	; 13
     fc8:	2f 2e       	mov	r2, r31
     fca:	f0 e2       	ldi	r31, 0x20	; 32
     fcc:	3f 2e       	mov	r3, r31
     fce:	f0 2d       	mov	r31, r0
     fd0:	9e 01       	movw	r18, r28
     fd2:	2f 5f       	subi	r18, 0xFF	; 255
     fd4:	3f 4f       	sbci	r19, 0xFF	; 255
     fd6:	39 01       	movw	r6, r18
		pcDot = strchr(ucresult, '.');
		
		if(pcDot)
			*pcDot = ',';
     fd8:	0f 2e       	mov	r0, r31
     fda:	fc e2       	ldi	r31, 0x2C	; 44
     fdc:	8f 2e       	mov	r8, r31
     fde:	f0 2d       	mov	r31, r0
		
		printf(" %s  \n\r" ,ucresult);
     fe0:	0f 2e       	mov	r0, r31
     fe2:	f0 e1       	ldi	r31, 0x10	; 16
     fe4:	4f 2e       	mov	r4, r31
     fe6:	f0 e2       	ldi	r31, 0x20	; 32
     fe8:	5f 2e       	mov	r5, r31
     fea:	f0 2d       	mov	r31, r0
	
	adc_write_configuration(&MY_ADC, &adc_conf);
	adcch_write_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf);
}

int main (void) {
     fec:	e1 2c       	mov	r14, r1
     fee:	68 94       	set
     ff0:	ff 24       	eor	r15, r15
     ff2:	f3 f8       	bld	r15, 3
	unsigned short ucRepCounter;
	adc_enable(&MY_ADC);
		
	
	while(1) {
		result = 0 ;
     ff4:	a1 2c       	mov	r10, r1
     ff6:	b1 2c       	mov	r11, r1
     ff8:	c1 2c       	mov	r12, r1
     ffa:	d1 2c       	mov	r13, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     ffc:	8f b7       	in	r24, 0x3f	; 63
     ffe:	88 8b       	std	Y+16, r24	; 0x10
	cpu_irq_disable();
    1000:	f8 94       	cli
	return flags;
    1002:	98 89       	ldd	r25, Y+16	; 0x10
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
    1004:	f8 01       	movw	r30, r16
    1006:	80 81       	ld	r24, Z
    1008:	84 60       	ori	r24, 0x04	; 4
    100a:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    100c:	9f bf       	out	0x3f, r25	; 63
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
    100e:	f8 01       	movw	r30, r16
    1010:	86 81       	ldd	r24, Z+6	; 0x06
 * \arg \c ADC_CHn , where \c n specifies the channel. (These can be OR'ed
 * together.)
 */
static inline void adc_wait_for_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	do { } while (adc_get_interrupt_flag(adc, ch_mask) != ch_mask);
    1012:	80 ff       	sbrs	r24, 0
    1014:	fc cf       	rjmp	.-8      	; 0x100e <__EEPROM_REGION_LENGTH__+0xe>
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
    1016:	96 82       	std	Z+6, r9	; 0x06

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1018:	8f b7       	in	r24, 0x3f	; 63
    101a:	8f 8b       	std	Y+23, r24	; 0x17
	cpu_irq_disable();
    101c:	f8 94       	cli
	return flags;
    101e:	8f 89       	ldd	r24, Y+23	; 0x17
	ADC_CH_t *adc_ch;

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();
	val = adc_ch->RES;
    1020:	64 a1       	ldd	r22, Z+36	; 0x24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1022:	75 a1       	ldd	r23, Z+37	; 0x25
		for(ucRepCounter=0;ucRepCounter<SAMPLES_PER_MEASUREMENT; ucRepCounter++){
		
			adc_start_conversion(&MY_ADC, MY_ADC_CH);
			adc_wait_for_interrupt_flag(&MY_ADC, MY_ADC_CH);
			result +=  -adc_get_signed_result(&MY_ADC, MY_ADC_CH);
    1024:	8f bf       	out	0x3f, r24	; 63
    1026:	71 95       	neg	r23
    1028:	61 95       	neg	r22
    102a:	71 09       	sbc	r23, r1
    102c:	07 2e       	mov	r0, r23
    102e:	00 0c       	add	r0, r0
    1030:	88 0b       	sbc	r24, r24
    1032:	99 0b       	sbc	r25, r25
    1034:	a7 d0       	rcall	.+334    	; 0x1184 <__floatsisf>
    1036:	9b 01       	movw	r18, r22
    1038:	ac 01       	movw	r20, r24
    103a:	6a 2d       	mov	r22, r10
    103c:	7b 2d       	mov	r23, r11
    103e:	8c 2d       	mov	r24, r12
    1040:	9d 2d       	mov	r25, r13
    1042:	3a d0       	rcall	.+116    	; 0x10b8 <__addsf3>
    1044:	a6 2e       	mov	r10, r22
    1046:	b7 2e       	mov	r11, r23
    1048:	c8 2e       	mov	r12, r24
    104a:	d9 2e       	mov	r13, r25
    104c:	f1 e0       	ldi	r31, 0x01	; 1
    104e:	ef 1a       	sub	r14, r31
	adc_enable(&MY_ADC);
		
	
	while(1) {
		result = 0 ;
		for(ucRepCounter=0;ucRepCounter<SAMPLES_PER_MEASUREMENT; ucRepCounter++){
    1050:	f1 08       	sbc	r15, r1
		}
		result /= SAMPLES_PER_MEASUREMENT;
		result_mv = (result * ADC_REF_VOLTAGE_mV)/((ADC_TOP_VALUE+1));
		result_mv /= ADC_GAIN;
		result_mg = 128571.0*(result-6.787) - 15571.4;
		sprintf(ucresult, "%f",result_mg);
    1052:	a1 f6       	brne	.-88     	; 0xffc <main+0x10a>
    1054:	20 e0       	ldi	r18, 0x00	; 0
    1056:	30 e0       	ldi	r19, 0x00	; 0
    1058:	40 e0       	ldi	r20, 0x00	; 0
    105a:	5a e3       	ldi	r21, 0x3A	; 58
    105c:	1f d1       	rcall	.+574    	; 0x129c <__mulsf3>
    105e:	2b e1       	ldi	r18, 0x1B	; 27
    1060:	3f e2       	ldi	r19, 0x2F	; 47
    1062:	49 ed       	ldi	r20, 0xD9	; 217
    1064:	50 e4       	ldi	r21, 0x40	; 64
    1066:	27 d0       	rcall	.+78     	; 0x10b6 <__subsf3>
    1068:	20 e8       	ldi	r18, 0x80	; 128
    106a:	3d e1       	ldi	r19, 0x1D	; 29
    106c:	4b ef       	ldi	r20, 0xFB	; 251
    106e:	57 e4       	ldi	r21, 0x47	; 71
    1070:	15 d1       	rcall	.+554    	; 0x129c <__mulsf3>
    1072:	2a e9       	ldi	r18, 0x9A	; 154
    1074:	3d e4       	ldi	r19, 0x4D	; 77
    1076:	43 e7       	ldi	r20, 0x73	; 115
    1078:	56 e4       	ldi	r21, 0x46	; 70
    107a:	1d d0       	rcall	.+58     	; 0x10b6 <__subsf3>
    107c:	9f 93       	push	r25
    107e:	8f 93       	push	r24
    1080:	7f 93       	push	r23
    1082:	6f 93       	push	r22
    1084:	3f 92       	push	r3
    1086:	2f 92       	push	r2
    1088:	7f 92       	push	r7
    108a:	6f 92       	push	r6
    108c:	a1 d6       	rcall	.+3394   	; 0x1dd0 <sprintf>
		pcDot = strchr(ucresult, '.');
    108e:	6e e2       	ldi	r22, 0x2E	; 46
    1090:	70 e0       	ldi	r23, 0x00	; 0
    1092:	c3 01       	movw	r24, r6
    1094:	ee d5       	rcall	.+3036   	; 0x1c72 <strchr>
    1096:	cd bf       	out	0x3d, r28	; 61
		
		if(pcDot)
    1098:	de bf       	out	0x3e, r29	; 62
    109a:	00 97       	sbiw	r24, 0x00	; 0
    109c:	11 f0       	breq	.+4      	; 0x10a2 <__EEPROM_REGION_LENGTH__+0xa2>
    109e:	fc 01       	movw	r30, r24
			*pcDot = ',';
    10a0:	80 82       	st	Z, r8
    10a2:	7f 92       	push	r7
		
		printf(" %s  \n\r" ,ucresult);
    10a4:	6f 92       	push	r6
    10a6:	5f 92       	push	r5
    10a8:	4f 92       	push	r4
    10aa:	7f d6       	rcall	.+3326   	; 0x1daa <printf>
    10ac:	0f 90       	pop	r0
    10ae:	0f 90       	pop	r0
	}
    10b0:	0f 90       	pop	r0
    10b2:	0f 90       	pop	r0
    10b4:	9b cf       	rjmp	.-202    	; 0xfec <main+0xfa>

000010b6 <__subsf3>:
    10b6:	50 58       	subi	r21, 0x80	; 128

000010b8 <__addsf3>:
    10b8:	bb 27       	eor	r27, r27
    10ba:	aa 27       	eor	r26, r26
    10bc:	0e d0       	rcall	.+28     	; 0x10da <__addsf3x>
    10be:	b4 c0       	rjmp	.+360    	; 0x1228 <__fp_round>
    10c0:	a5 d0       	rcall	.+330    	; 0x120c <__fp_pscA>
    10c2:	30 f0       	brcs	.+12     	; 0x10d0 <__addsf3+0x18>
    10c4:	aa d0       	rcall	.+340    	; 0x121a <__fp_pscB>
    10c6:	20 f0       	brcs	.+8      	; 0x10d0 <__addsf3+0x18>
    10c8:	31 f4       	brne	.+12     	; 0x10d6 <__addsf3+0x1e>
    10ca:	9f 3f       	cpi	r25, 0xFF	; 255
    10cc:	11 f4       	brne	.+4      	; 0x10d2 <__addsf3+0x1a>
    10ce:	1e f4       	brtc	.+6      	; 0x10d6 <__addsf3+0x1e>
    10d0:	9a c0       	rjmp	.+308    	; 0x1206 <__fp_nan>
    10d2:	0e f4       	brtc	.+2      	; 0x10d6 <__addsf3+0x1e>
    10d4:	e0 95       	com	r30
    10d6:	e7 fb       	bst	r30, 7
    10d8:	90 c0       	rjmp	.+288    	; 0x11fa <__fp_inf>

000010da <__addsf3x>:
    10da:	e9 2f       	mov	r30, r25
    10dc:	b6 d0       	rcall	.+364    	; 0x124a <__fp_split3>
    10de:	80 f3       	brcs	.-32     	; 0x10c0 <__addsf3+0x8>
    10e0:	ba 17       	cp	r27, r26
    10e2:	62 07       	cpc	r22, r18
    10e4:	73 07       	cpc	r23, r19
    10e6:	84 07       	cpc	r24, r20
    10e8:	95 07       	cpc	r25, r21
    10ea:	18 f0       	brcs	.+6      	; 0x10f2 <__addsf3x+0x18>
    10ec:	71 f4       	brne	.+28     	; 0x110a <__addsf3x+0x30>
    10ee:	9e f5       	brtc	.+102    	; 0x1156 <__addsf3x+0x7c>
    10f0:	ce c0       	rjmp	.+412    	; 0x128e <__fp_zero>
    10f2:	0e f4       	brtc	.+2      	; 0x10f6 <__addsf3x+0x1c>
    10f4:	e0 95       	com	r30
    10f6:	0b 2e       	mov	r0, r27
    10f8:	ba 2f       	mov	r27, r26
    10fa:	a0 2d       	mov	r26, r0
    10fc:	0b 01       	movw	r0, r22
    10fe:	b9 01       	movw	r22, r18
    1100:	90 01       	movw	r18, r0
    1102:	0c 01       	movw	r0, r24
    1104:	ca 01       	movw	r24, r20
    1106:	a0 01       	movw	r20, r0
    1108:	11 24       	eor	r1, r1
    110a:	ff 27       	eor	r31, r31
    110c:	59 1b       	sub	r21, r25
    110e:	99 f0       	breq	.+38     	; 0x1136 <__addsf3x+0x5c>
    1110:	59 3f       	cpi	r21, 0xF9	; 249
    1112:	50 f4       	brcc	.+20     	; 0x1128 <__addsf3x+0x4e>
    1114:	50 3e       	cpi	r21, 0xE0	; 224
    1116:	68 f1       	brcs	.+90     	; 0x1172 <__addsf3x+0x98>
    1118:	1a 16       	cp	r1, r26
    111a:	f0 40       	sbci	r31, 0x00	; 0
    111c:	a2 2f       	mov	r26, r18
    111e:	23 2f       	mov	r18, r19
    1120:	34 2f       	mov	r19, r20
    1122:	44 27       	eor	r20, r20
    1124:	58 5f       	subi	r21, 0xF8	; 248
    1126:	f3 cf       	rjmp	.-26     	; 0x110e <__addsf3x+0x34>
    1128:	46 95       	lsr	r20
    112a:	37 95       	ror	r19
    112c:	27 95       	ror	r18
    112e:	a7 95       	ror	r26
    1130:	f0 40       	sbci	r31, 0x00	; 0
    1132:	53 95       	inc	r21
    1134:	c9 f7       	brne	.-14     	; 0x1128 <__addsf3x+0x4e>
    1136:	7e f4       	brtc	.+30     	; 0x1156 <__addsf3x+0x7c>
    1138:	1f 16       	cp	r1, r31
    113a:	ba 0b       	sbc	r27, r26
    113c:	62 0b       	sbc	r22, r18
    113e:	73 0b       	sbc	r23, r19
    1140:	84 0b       	sbc	r24, r20
    1142:	ba f0       	brmi	.+46     	; 0x1172 <__addsf3x+0x98>
    1144:	91 50       	subi	r25, 0x01	; 1
    1146:	a1 f0       	breq	.+40     	; 0x1170 <__addsf3x+0x96>
    1148:	ff 0f       	add	r31, r31
    114a:	bb 1f       	adc	r27, r27
    114c:	66 1f       	adc	r22, r22
    114e:	77 1f       	adc	r23, r23
    1150:	88 1f       	adc	r24, r24
    1152:	c2 f7       	brpl	.-16     	; 0x1144 <__addsf3x+0x6a>
    1154:	0e c0       	rjmp	.+28     	; 0x1172 <__addsf3x+0x98>
    1156:	ba 0f       	add	r27, r26
    1158:	62 1f       	adc	r22, r18
    115a:	73 1f       	adc	r23, r19
    115c:	84 1f       	adc	r24, r20
    115e:	48 f4       	brcc	.+18     	; 0x1172 <__addsf3x+0x98>
    1160:	87 95       	ror	r24
    1162:	77 95       	ror	r23
    1164:	67 95       	ror	r22
    1166:	b7 95       	ror	r27
    1168:	f7 95       	ror	r31
    116a:	9e 3f       	cpi	r25, 0xFE	; 254
    116c:	08 f0       	brcs	.+2      	; 0x1170 <__addsf3x+0x96>
    116e:	b3 cf       	rjmp	.-154    	; 0x10d6 <__addsf3+0x1e>
    1170:	93 95       	inc	r25
    1172:	88 0f       	add	r24, r24
    1174:	08 f0       	brcs	.+2      	; 0x1178 <__addsf3x+0x9e>
    1176:	99 27       	eor	r25, r25
    1178:	ee 0f       	add	r30, r30
    117a:	97 95       	ror	r25
    117c:	87 95       	ror	r24
    117e:	08 95       	ret

00001180 <__floatunsisf>:
    1180:	e8 94       	clt
    1182:	09 c0       	rjmp	.+18     	; 0x1196 <__floatsisf+0x12>

00001184 <__floatsisf>:
    1184:	97 fb       	bst	r25, 7
    1186:	3e f4       	brtc	.+14     	; 0x1196 <__floatsisf+0x12>
    1188:	90 95       	com	r25
    118a:	80 95       	com	r24
    118c:	70 95       	com	r23
    118e:	61 95       	neg	r22
    1190:	7f 4f       	sbci	r23, 0xFF	; 255
    1192:	8f 4f       	sbci	r24, 0xFF	; 255
    1194:	9f 4f       	sbci	r25, 0xFF	; 255
    1196:	99 23       	and	r25, r25
    1198:	a9 f0       	breq	.+42     	; 0x11c4 <__floatsisf+0x40>
    119a:	f9 2f       	mov	r31, r25
    119c:	96 e9       	ldi	r25, 0x96	; 150
    119e:	bb 27       	eor	r27, r27
    11a0:	93 95       	inc	r25
    11a2:	f6 95       	lsr	r31
    11a4:	87 95       	ror	r24
    11a6:	77 95       	ror	r23
    11a8:	67 95       	ror	r22
    11aa:	b7 95       	ror	r27
    11ac:	f1 11       	cpse	r31, r1
    11ae:	f8 cf       	rjmp	.-16     	; 0x11a0 <__floatsisf+0x1c>
    11b0:	fa f4       	brpl	.+62     	; 0x11f0 <__floatsisf+0x6c>
    11b2:	bb 0f       	add	r27, r27
    11b4:	11 f4       	brne	.+4      	; 0x11ba <__floatsisf+0x36>
    11b6:	60 ff       	sbrs	r22, 0
    11b8:	1b c0       	rjmp	.+54     	; 0x11f0 <__floatsisf+0x6c>
    11ba:	6f 5f       	subi	r22, 0xFF	; 255
    11bc:	7f 4f       	sbci	r23, 0xFF	; 255
    11be:	8f 4f       	sbci	r24, 0xFF	; 255
    11c0:	9f 4f       	sbci	r25, 0xFF	; 255
    11c2:	16 c0       	rjmp	.+44     	; 0x11f0 <__floatsisf+0x6c>
    11c4:	88 23       	and	r24, r24
    11c6:	11 f0       	breq	.+4      	; 0x11cc <__floatsisf+0x48>
    11c8:	96 e9       	ldi	r25, 0x96	; 150
    11ca:	11 c0       	rjmp	.+34     	; 0x11ee <__floatsisf+0x6a>
    11cc:	77 23       	and	r23, r23
    11ce:	21 f0       	breq	.+8      	; 0x11d8 <__floatsisf+0x54>
    11d0:	9e e8       	ldi	r25, 0x8E	; 142
    11d2:	87 2f       	mov	r24, r23
    11d4:	76 2f       	mov	r23, r22
    11d6:	05 c0       	rjmp	.+10     	; 0x11e2 <__floatsisf+0x5e>
    11d8:	66 23       	and	r22, r22
    11da:	71 f0       	breq	.+28     	; 0x11f8 <__floatsisf+0x74>
    11dc:	96 e8       	ldi	r25, 0x86	; 134
    11de:	86 2f       	mov	r24, r22
    11e0:	70 e0       	ldi	r23, 0x00	; 0
    11e2:	60 e0       	ldi	r22, 0x00	; 0
    11e4:	2a f0       	brmi	.+10     	; 0x11f0 <__floatsisf+0x6c>
    11e6:	9a 95       	dec	r25
    11e8:	66 0f       	add	r22, r22
    11ea:	77 1f       	adc	r23, r23
    11ec:	88 1f       	adc	r24, r24
    11ee:	da f7       	brpl	.-10     	; 0x11e6 <__floatsisf+0x62>
    11f0:	88 0f       	add	r24, r24
    11f2:	96 95       	lsr	r25
    11f4:	87 95       	ror	r24
    11f6:	97 f9       	bld	r25, 7
    11f8:	08 95       	ret

000011fa <__fp_inf>:
    11fa:	97 f9       	bld	r25, 7
    11fc:	9f 67       	ori	r25, 0x7F	; 127
    11fe:	80 e8       	ldi	r24, 0x80	; 128
    1200:	70 e0       	ldi	r23, 0x00	; 0
    1202:	60 e0       	ldi	r22, 0x00	; 0
    1204:	08 95       	ret

00001206 <__fp_nan>:
    1206:	9f ef       	ldi	r25, 0xFF	; 255
    1208:	80 ec       	ldi	r24, 0xC0	; 192
    120a:	08 95       	ret

0000120c <__fp_pscA>:
    120c:	00 24       	eor	r0, r0
    120e:	0a 94       	dec	r0
    1210:	16 16       	cp	r1, r22
    1212:	17 06       	cpc	r1, r23
    1214:	18 06       	cpc	r1, r24
    1216:	09 06       	cpc	r0, r25
    1218:	08 95       	ret

0000121a <__fp_pscB>:
    121a:	00 24       	eor	r0, r0
    121c:	0a 94       	dec	r0
    121e:	12 16       	cp	r1, r18
    1220:	13 06       	cpc	r1, r19
    1222:	14 06       	cpc	r1, r20
    1224:	05 06       	cpc	r0, r21
    1226:	08 95       	ret

00001228 <__fp_round>:
    1228:	09 2e       	mov	r0, r25
    122a:	03 94       	inc	r0
    122c:	00 0c       	add	r0, r0
    122e:	11 f4       	brne	.+4      	; 0x1234 <__fp_round+0xc>
    1230:	88 23       	and	r24, r24
    1232:	52 f0       	brmi	.+20     	; 0x1248 <__fp_round+0x20>
    1234:	bb 0f       	add	r27, r27
    1236:	40 f4       	brcc	.+16     	; 0x1248 <__fp_round+0x20>
    1238:	bf 2b       	or	r27, r31
    123a:	11 f4       	brne	.+4      	; 0x1240 <__fp_round+0x18>
    123c:	60 ff       	sbrs	r22, 0
    123e:	04 c0       	rjmp	.+8      	; 0x1248 <__fp_round+0x20>
    1240:	6f 5f       	subi	r22, 0xFF	; 255
    1242:	7f 4f       	sbci	r23, 0xFF	; 255
    1244:	8f 4f       	sbci	r24, 0xFF	; 255
    1246:	9f 4f       	sbci	r25, 0xFF	; 255
    1248:	08 95       	ret

0000124a <__fp_split3>:
    124a:	57 fd       	sbrc	r21, 7
    124c:	90 58       	subi	r25, 0x80	; 128
    124e:	44 0f       	add	r20, r20
    1250:	55 1f       	adc	r21, r21
    1252:	59 f0       	breq	.+22     	; 0x126a <__fp_splitA+0x10>
    1254:	5f 3f       	cpi	r21, 0xFF	; 255
    1256:	71 f0       	breq	.+28     	; 0x1274 <__fp_splitA+0x1a>
    1258:	47 95       	ror	r20

0000125a <__fp_splitA>:
    125a:	88 0f       	add	r24, r24
    125c:	97 fb       	bst	r25, 7
    125e:	99 1f       	adc	r25, r25
    1260:	61 f0       	breq	.+24     	; 0x127a <__fp_splitA+0x20>
    1262:	9f 3f       	cpi	r25, 0xFF	; 255
    1264:	79 f0       	breq	.+30     	; 0x1284 <__fp_splitA+0x2a>
    1266:	87 95       	ror	r24
    1268:	08 95       	ret
    126a:	12 16       	cp	r1, r18
    126c:	13 06       	cpc	r1, r19
    126e:	14 06       	cpc	r1, r20
    1270:	55 1f       	adc	r21, r21
    1272:	f2 cf       	rjmp	.-28     	; 0x1258 <__fp_split3+0xe>
    1274:	46 95       	lsr	r20
    1276:	f1 df       	rcall	.-30     	; 0x125a <__fp_splitA>
    1278:	08 c0       	rjmp	.+16     	; 0x128a <__fp_splitA+0x30>
    127a:	16 16       	cp	r1, r22
    127c:	17 06       	cpc	r1, r23
    127e:	18 06       	cpc	r1, r24
    1280:	99 1f       	adc	r25, r25
    1282:	f1 cf       	rjmp	.-30     	; 0x1266 <__fp_splitA+0xc>
    1284:	86 95       	lsr	r24
    1286:	71 05       	cpc	r23, r1
    1288:	61 05       	cpc	r22, r1
    128a:	08 94       	sec
    128c:	08 95       	ret

0000128e <__fp_zero>:
    128e:	e8 94       	clt

00001290 <__fp_szero>:
    1290:	bb 27       	eor	r27, r27
    1292:	66 27       	eor	r22, r22
    1294:	77 27       	eor	r23, r23
    1296:	cb 01       	movw	r24, r22
    1298:	97 f9       	bld	r25, 7
    129a:	08 95       	ret

0000129c <__mulsf3>:
    129c:	0b d0       	rcall	.+22     	; 0x12b4 <__mulsf3x>
    129e:	c4 cf       	rjmp	.-120    	; 0x1228 <__fp_round>
    12a0:	b5 df       	rcall	.-150    	; 0x120c <__fp_pscA>
    12a2:	28 f0       	brcs	.+10     	; 0x12ae <__mulsf3+0x12>
    12a4:	ba df       	rcall	.-140    	; 0x121a <__fp_pscB>
    12a6:	18 f0       	brcs	.+6      	; 0x12ae <__mulsf3+0x12>
    12a8:	95 23       	and	r25, r21
    12aa:	09 f0       	breq	.+2      	; 0x12ae <__mulsf3+0x12>
    12ac:	a6 cf       	rjmp	.-180    	; 0x11fa <__fp_inf>
    12ae:	ab cf       	rjmp	.-170    	; 0x1206 <__fp_nan>
    12b0:	11 24       	eor	r1, r1
    12b2:	ee cf       	rjmp	.-36     	; 0x1290 <__fp_szero>

000012b4 <__mulsf3x>:
    12b4:	ca df       	rcall	.-108    	; 0x124a <__fp_split3>
    12b6:	a0 f3       	brcs	.-24     	; 0x12a0 <__mulsf3+0x4>

000012b8 <__mulsf3_pse>:
    12b8:	95 9f       	mul	r25, r21
    12ba:	d1 f3       	breq	.-12     	; 0x12b0 <__mulsf3+0x14>
    12bc:	95 0f       	add	r25, r21
    12be:	50 e0       	ldi	r21, 0x00	; 0
    12c0:	55 1f       	adc	r21, r21
    12c2:	62 9f       	mul	r22, r18
    12c4:	f0 01       	movw	r30, r0
    12c6:	72 9f       	mul	r23, r18
    12c8:	bb 27       	eor	r27, r27
    12ca:	f0 0d       	add	r31, r0
    12cc:	b1 1d       	adc	r27, r1
    12ce:	63 9f       	mul	r22, r19
    12d0:	aa 27       	eor	r26, r26
    12d2:	f0 0d       	add	r31, r0
    12d4:	b1 1d       	adc	r27, r1
    12d6:	aa 1f       	adc	r26, r26
    12d8:	64 9f       	mul	r22, r20
    12da:	66 27       	eor	r22, r22
    12dc:	b0 0d       	add	r27, r0
    12de:	a1 1d       	adc	r26, r1
    12e0:	66 1f       	adc	r22, r22
    12e2:	82 9f       	mul	r24, r18
    12e4:	22 27       	eor	r18, r18
    12e6:	b0 0d       	add	r27, r0
    12e8:	a1 1d       	adc	r26, r1
    12ea:	62 1f       	adc	r22, r18
    12ec:	73 9f       	mul	r23, r19
    12ee:	b0 0d       	add	r27, r0
    12f0:	a1 1d       	adc	r26, r1
    12f2:	62 1f       	adc	r22, r18
    12f4:	83 9f       	mul	r24, r19
    12f6:	a0 0d       	add	r26, r0
    12f8:	61 1d       	adc	r22, r1
    12fa:	22 1f       	adc	r18, r18
    12fc:	74 9f       	mul	r23, r20
    12fe:	33 27       	eor	r19, r19
    1300:	a0 0d       	add	r26, r0
    1302:	61 1d       	adc	r22, r1
    1304:	23 1f       	adc	r18, r19
    1306:	84 9f       	mul	r24, r20
    1308:	60 0d       	add	r22, r0
    130a:	21 1d       	adc	r18, r1
    130c:	82 2f       	mov	r24, r18
    130e:	76 2f       	mov	r23, r22
    1310:	6a 2f       	mov	r22, r26
    1312:	11 24       	eor	r1, r1
    1314:	9f 57       	subi	r25, 0x7F	; 127
    1316:	50 40       	sbci	r21, 0x00	; 0
    1318:	8a f0       	brmi	.+34     	; 0x133c <__mulsf3_pse+0x84>
    131a:	e1 f0       	breq	.+56     	; 0x1354 <__mulsf3_pse+0x9c>
    131c:	88 23       	and	r24, r24
    131e:	4a f0       	brmi	.+18     	; 0x1332 <__mulsf3_pse+0x7a>
    1320:	ee 0f       	add	r30, r30
    1322:	ff 1f       	adc	r31, r31
    1324:	bb 1f       	adc	r27, r27
    1326:	66 1f       	adc	r22, r22
    1328:	77 1f       	adc	r23, r23
    132a:	88 1f       	adc	r24, r24
    132c:	91 50       	subi	r25, 0x01	; 1
    132e:	50 40       	sbci	r21, 0x00	; 0
    1330:	a9 f7       	brne	.-22     	; 0x131c <__mulsf3_pse+0x64>
    1332:	9e 3f       	cpi	r25, 0xFE	; 254
    1334:	51 05       	cpc	r21, r1
    1336:	70 f0       	brcs	.+28     	; 0x1354 <__mulsf3_pse+0x9c>
    1338:	60 cf       	rjmp	.-320    	; 0x11fa <__fp_inf>
    133a:	aa cf       	rjmp	.-172    	; 0x1290 <__fp_szero>
    133c:	5f 3f       	cpi	r21, 0xFF	; 255
    133e:	ec f3       	brlt	.-6      	; 0x133a <__mulsf3_pse+0x82>
    1340:	98 3e       	cpi	r25, 0xE8	; 232
    1342:	dc f3       	brlt	.-10     	; 0x133a <__mulsf3_pse+0x82>
    1344:	86 95       	lsr	r24
    1346:	77 95       	ror	r23
    1348:	67 95       	ror	r22
    134a:	b7 95       	ror	r27
    134c:	f7 95       	ror	r31
    134e:	e7 95       	ror	r30
    1350:	9f 5f       	subi	r25, 0xFF	; 255
    1352:	c1 f7       	brne	.-16     	; 0x1344 <__mulsf3_pse+0x8c>
    1354:	fe 2b       	or	r31, r30
    1356:	88 0f       	add	r24, r24
    1358:	91 1d       	adc	r25, r1
    135a:	96 95       	lsr	r25
    135c:	87 95       	ror	r24
    135e:	97 f9       	bld	r25, 7
    1360:	08 95       	ret

00001362 <vfprintf>:
    1362:	2f 92       	push	r2
    1364:	3f 92       	push	r3
    1366:	4f 92       	push	r4
    1368:	5f 92       	push	r5
    136a:	6f 92       	push	r6
    136c:	7f 92       	push	r7
    136e:	8f 92       	push	r8
    1370:	9f 92       	push	r9
    1372:	af 92       	push	r10
    1374:	bf 92       	push	r11
    1376:	cf 92       	push	r12
    1378:	df 92       	push	r13
    137a:	ef 92       	push	r14
    137c:	ff 92       	push	r15
    137e:	0f 93       	push	r16
    1380:	1f 93       	push	r17
    1382:	cf 93       	push	r28
    1384:	df 93       	push	r29
    1386:	cd b7       	in	r28, 0x3d	; 61
    1388:	de b7       	in	r29, 0x3e	; 62
    138a:	60 97       	sbiw	r28, 0x10	; 16
    138c:	cd bf       	out	0x3d, r28	; 61
    138e:	de bf       	out	0x3e, r29	; 62
    1390:	7c 01       	movw	r14, r24
    1392:	1b 01       	movw	r2, r22
    1394:	6a 01       	movw	r12, r20
    1396:	fc 01       	movw	r30, r24
    1398:	16 82       	std	Z+6, r1	; 0x06
    139a:	17 82       	std	Z+7, r1	; 0x07
    139c:	83 81       	ldd	r24, Z+3	; 0x03
    139e:	81 ff       	sbrs	r24, 1
    13a0:	2a c3       	rjmp	.+1620   	; 0x19f6 <vfprintf+0x694>
    13a2:	9e 01       	movw	r18, r28
    13a4:	2f 5f       	subi	r18, 0xFF	; 255
    13a6:	3f 4f       	sbci	r19, 0xFF	; 255
    13a8:	39 01       	movw	r6, r18
    13aa:	f7 01       	movw	r30, r14
    13ac:	93 81       	ldd	r25, Z+3	; 0x03
    13ae:	f1 01       	movw	r30, r2
    13b0:	93 fd       	sbrc	r25, 3
    13b2:	85 91       	lpm	r24, Z+
    13b4:	93 ff       	sbrs	r25, 3
    13b6:	81 91       	ld	r24, Z+
    13b8:	1f 01       	movw	r2, r30
    13ba:	88 23       	and	r24, r24
    13bc:	09 f4       	brne	.+2      	; 0x13c0 <vfprintf+0x5e>
    13be:	17 c3       	rjmp	.+1582   	; 0x19ee <vfprintf+0x68c>
    13c0:	85 32       	cpi	r24, 0x25	; 37
    13c2:	39 f4       	brne	.+14     	; 0x13d2 <vfprintf+0x70>
    13c4:	93 fd       	sbrc	r25, 3
    13c6:	85 91       	lpm	r24, Z+
    13c8:	93 ff       	sbrs	r25, 3
    13ca:	81 91       	ld	r24, Z+
    13cc:	1f 01       	movw	r2, r30
    13ce:	85 32       	cpi	r24, 0x25	; 37
    13d0:	31 f4       	brne	.+12     	; 0x13de <vfprintf+0x7c>
    13d2:	b7 01       	movw	r22, r14
    13d4:	90 e0       	ldi	r25, 0x00	; 0
    13d6:	ad d4       	rcall	.+2394   	; 0x1d32 <fputc>
    13d8:	56 01       	movw	r10, r12
    13da:	65 01       	movw	r12, r10
    13dc:	e6 cf       	rjmp	.-52     	; 0x13aa <vfprintf+0x48>
    13de:	10 e0       	ldi	r17, 0x00	; 0
    13e0:	51 2c       	mov	r5, r1
    13e2:	91 2c       	mov	r9, r1
    13e4:	ff e1       	ldi	r31, 0x1F	; 31
    13e6:	f9 15       	cp	r31, r9
    13e8:	d8 f0       	brcs	.+54     	; 0x1420 <vfprintf+0xbe>
    13ea:	8b 32       	cpi	r24, 0x2B	; 43
    13ec:	79 f0       	breq	.+30     	; 0x140c <vfprintf+0xaa>
    13ee:	38 f4       	brcc	.+14     	; 0x13fe <vfprintf+0x9c>
    13f0:	80 32       	cpi	r24, 0x20	; 32
    13f2:	79 f0       	breq	.+30     	; 0x1412 <vfprintf+0xb0>
    13f4:	83 32       	cpi	r24, 0x23	; 35
    13f6:	a1 f4       	brne	.+40     	; 0x1420 <vfprintf+0xbe>
    13f8:	f9 2d       	mov	r31, r9
    13fa:	f0 61       	ori	r31, 0x10	; 16
    13fc:	2e c0       	rjmp	.+92     	; 0x145a <vfprintf+0xf8>
    13fe:	8d 32       	cpi	r24, 0x2D	; 45
    1400:	61 f0       	breq	.+24     	; 0x141a <vfprintf+0xb8>
    1402:	80 33       	cpi	r24, 0x30	; 48
    1404:	69 f4       	brne	.+26     	; 0x1420 <vfprintf+0xbe>
    1406:	29 2d       	mov	r18, r9
    1408:	21 60       	ori	r18, 0x01	; 1
    140a:	2d c0       	rjmp	.+90     	; 0x1466 <vfprintf+0x104>
    140c:	39 2d       	mov	r19, r9
    140e:	32 60       	ori	r19, 0x02	; 2
    1410:	93 2e       	mov	r9, r19
    1412:	89 2d       	mov	r24, r9
    1414:	84 60       	ori	r24, 0x04	; 4
    1416:	98 2e       	mov	r9, r24
    1418:	2a c0       	rjmp	.+84     	; 0x146e <vfprintf+0x10c>
    141a:	e9 2d       	mov	r30, r9
    141c:	e8 60       	ori	r30, 0x08	; 8
    141e:	15 c0       	rjmp	.+42     	; 0x144a <vfprintf+0xe8>
    1420:	97 fc       	sbrc	r9, 7
    1422:	2d c0       	rjmp	.+90     	; 0x147e <vfprintf+0x11c>
    1424:	20 ed       	ldi	r18, 0xD0	; 208
    1426:	28 0f       	add	r18, r24
    1428:	2a 30       	cpi	r18, 0x0A	; 10
    142a:	88 f4       	brcc	.+34     	; 0x144e <vfprintf+0xec>
    142c:	96 fe       	sbrs	r9, 6
    142e:	06 c0       	rjmp	.+12     	; 0x143c <vfprintf+0xda>
    1430:	3a e0       	ldi	r19, 0x0A	; 10
    1432:	13 9f       	mul	r17, r19
    1434:	20 0d       	add	r18, r0
    1436:	11 24       	eor	r1, r1
    1438:	12 2f       	mov	r17, r18
    143a:	19 c0       	rjmp	.+50     	; 0x146e <vfprintf+0x10c>
    143c:	8a e0       	ldi	r24, 0x0A	; 10
    143e:	58 9e       	mul	r5, r24
    1440:	20 0d       	add	r18, r0
    1442:	11 24       	eor	r1, r1
    1444:	52 2e       	mov	r5, r18
    1446:	e9 2d       	mov	r30, r9
    1448:	e0 62       	ori	r30, 0x20	; 32
    144a:	9e 2e       	mov	r9, r30
    144c:	10 c0       	rjmp	.+32     	; 0x146e <vfprintf+0x10c>
    144e:	8e 32       	cpi	r24, 0x2E	; 46
    1450:	31 f4       	brne	.+12     	; 0x145e <vfprintf+0xfc>
    1452:	96 fc       	sbrc	r9, 6
    1454:	cc c2       	rjmp	.+1432   	; 0x19ee <vfprintf+0x68c>
    1456:	f9 2d       	mov	r31, r9
    1458:	f0 64       	ori	r31, 0x40	; 64
    145a:	9f 2e       	mov	r9, r31
    145c:	08 c0       	rjmp	.+16     	; 0x146e <vfprintf+0x10c>
    145e:	8c 36       	cpi	r24, 0x6C	; 108
    1460:	21 f4       	brne	.+8      	; 0x146a <vfprintf+0x108>
    1462:	29 2d       	mov	r18, r9
    1464:	20 68       	ori	r18, 0x80	; 128
    1466:	92 2e       	mov	r9, r18
    1468:	02 c0       	rjmp	.+4      	; 0x146e <vfprintf+0x10c>
    146a:	88 36       	cpi	r24, 0x68	; 104
    146c:	41 f4       	brne	.+16     	; 0x147e <vfprintf+0x11c>
    146e:	f1 01       	movw	r30, r2
    1470:	93 fd       	sbrc	r25, 3
    1472:	85 91       	lpm	r24, Z+
    1474:	93 ff       	sbrs	r25, 3
    1476:	81 91       	ld	r24, Z+
    1478:	1f 01       	movw	r2, r30
    147a:	81 11       	cpse	r24, r1
    147c:	b3 cf       	rjmp	.-154    	; 0x13e4 <vfprintf+0x82>
    147e:	9b eb       	ldi	r25, 0xBB	; 187
    1480:	98 0f       	add	r25, r24
    1482:	93 30       	cpi	r25, 0x03	; 3
    1484:	20 f4       	brcc	.+8      	; 0x148e <vfprintf+0x12c>
    1486:	99 2d       	mov	r25, r9
    1488:	90 61       	ori	r25, 0x10	; 16
    148a:	80 5e       	subi	r24, 0xE0	; 224
    148c:	07 c0       	rjmp	.+14     	; 0x149c <vfprintf+0x13a>
    148e:	9b e9       	ldi	r25, 0x9B	; 155
    1490:	98 0f       	add	r25, r24
    1492:	93 30       	cpi	r25, 0x03	; 3
    1494:	08 f0       	brcs	.+2      	; 0x1498 <vfprintf+0x136>
    1496:	59 c1       	rjmp	.+690    	; 0x174a <vfprintf+0x3e8>
    1498:	99 2d       	mov	r25, r9
    149a:	9f 7e       	andi	r25, 0xEF	; 239
    149c:	96 ff       	sbrs	r25, 6
    149e:	16 e0       	ldi	r17, 0x06	; 6
    14a0:	9f 73       	andi	r25, 0x3F	; 63
    14a2:	99 2e       	mov	r9, r25
    14a4:	85 36       	cpi	r24, 0x65	; 101
    14a6:	19 f4       	brne	.+6      	; 0x14ae <vfprintf+0x14c>
    14a8:	90 64       	ori	r25, 0x40	; 64
    14aa:	99 2e       	mov	r9, r25
    14ac:	08 c0       	rjmp	.+16     	; 0x14be <vfprintf+0x15c>
    14ae:	86 36       	cpi	r24, 0x66	; 102
    14b0:	21 f4       	brne	.+8      	; 0x14ba <vfprintf+0x158>
    14b2:	39 2f       	mov	r19, r25
    14b4:	30 68       	ori	r19, 0x80	; 128
    14b6:	93 2e       	mov	r9, r19
    14b8:	02 c0       	rjmp	.+4      	; 0x14be <vfprintf+0x15c>
    14ba:	11 11       	cpse	r17, r1
    14bc:	11 50       	subi	r17, 0x01	; 1
    14be:	97 fe       	sbrs	r9, 7
    14c0:	07 c0       	rjmp	.+14     	; 0x14d0 <vfprintf+0x16e>
    14c2:	1c 33       	cpi	r17, 0x3C	; 60
    14c4:	50 f4       	brcc	.+20     	; 0x14da <vfprintf+0x178>
    14c6:	44 24       	eor	r4, r4
    14c8:	43 94       	inc	r4
    14ca:	41 0e       	add	r4, r17
    14cc:	27 e0       	ldi	r18, 0x07	; 7
    14ce:	0b c0       	rjmp	.+22     	; 0x14e6 <vfprintf+0x184>
    14d0:	18 30       	cpi	r17, 0x08	; 8
    14d2:	38 f0       	brcs	.+14     	; 0x14e2 <vfprintf+0x180>
    14d4:	27 e0       	ldi	r18, 0x07	; 7
    14d6:	17 e0       	ldi	r17, 0x07	; 7
    14d8:	05 c0       	rjmp	.+10     	; 0x14e4 <vfprintf+0x182>
    14da:	27 e0       	ldi	r18, 0x07	; 7
    14dc:	9c e3       	ldi	r25, 0x3C	; 60
    14de:	49 2e       	mov	r4, r25
    14e0:	02 c0       	rjmp	.+4      	; 0x14e6 <vfprintf+0x184>
    14e2:	21 2f       	mov	r18, r17
    14e4:	41 2c       	mov	r4, r1
    14e6:	56 01       	movw	r10, r12
    14e8:	84 e0       	ldi	r24, 0x04	; 4
    14ea:	a8 0e       	add	r10, r24
    14ec:	b1 1c       	adc	r11, r1
    14ee:	f6 01       	movw	r30, r12
    14f0:	60 81       	ld	r22, Z
    14f2:	71 81       	ldd	r23, Z+1	; 0x01
    14f4:	82 81       	ldd	r24, Z+2	; 0x02
    14f6:	93 81       	ldd	r25, Z+3	; 0x03
    14f8:	04 2d       	mov	r16, r4
    14fa:	a3 01       	movw	r20, r6
    14fc:	d7 d2       	rcall	.+1454   	; 0x1aac <__ftoa_engine>
    14fe:	6c 01       	movw	r12, r24
    1500:	f9 81       	ldd	r31, Y+1	; 0x01
    1502:	fc 87       	std	Y+12, r31	; 0x0c
    1504:	f0 ff       	sbrs	r31, 0
    1506:	02 c0       	rjmp	.+4      	; 0x150c <vfprintf+0x1aa>
    1508:	f3 ff       	sbrs	r31, 3
    150a:	06 c0       	rjmp	.+12     	; 0x1518 <vfprintf+0x1b6>
    150c:	91 fc       	sbrc	r9, 1
    150e:	06 c0       	rjmp	.+12     	; 0x151c <vfprintf+0x1ba>
    1510:	92 fe       	sbrs	r9, 2
    1512:	06 c0       	rjmp	.+12     	; 0x1520 <vfprintf+0x1be>
    1514:	00 e2       	ldi	r16, 0x20	; 32
    1516:	05 c0       	rjmp	.+10     	; 0x1522 <vfprintf+0x1c0>
    1518:	0d e2       	ldi	r16, 0x2D	; 45
    151a:	03 c0       	rjmp	.+6      	; 0x1522 <vfprintf+0x1c0>
    151c:	0b e2       	ldi	r16, 0x2B	; 43
    151e:	01 c0       	rjmp	.+2      	; 0x1522 <vfprintf+0x1c0>
    1520:	00 e0       	ldi	r16, 0x00	; 0
    1522:	8c 85       	ldd	r24, Y+12	; 0x0c
    1524:	8c 70       	andi	r24, 0x0C	; 12
    1526:	19 f0       	breq	.+6      	; 0x152e <vfprintf+0x1cc>
    1528:	01 11       	cpse	r16, r1
    152a:	43 c2       	rjmp	.+1158   	; 0x19b2 <vfprintf+0x650>
    152c:	80 c2       	rjmp	.+1280   	; 0x1a2e <vfprintf+0x6cc>
    152e:	97 fe       	sbrs	r9, 7
    1530:	10 c0       	rjmp	.+32     	; 0x1552 <vfprintf+0x1f0>
    1532:	4c 0c       	add	r4, r12
    1534:	fc 85       	ldd	r31, Y+12	; 0x0c
    1536:	f4 ff       	sbrs	r31, 4
    1538:	04 c0       	rjmp	.+8      	; 0x1542 <vfprintf+0x1e0>
    153a:	8a 81       	ldd	r24, Y+2	; 0x02
    153c:	81 33       	cpi	r24, 0x31	; 49
    153e:	09 f4       	brne	.+2      	; 0x1542 <vfprintf+0x1e0>
    1540:	4a 94       	dec	r4
    1542:	14 14       	cp	r1, r4
    1544:	74 f5       	brge	.+92     	; 0x15a2 <vfprintf+0x240>
    1546:	28 e0       	ldi	r18, 0x08	; 8
    1548:	24 15       	cp	r18, r4
    154a:	78 f5       	brcc	.+94     	; 0x15aa <vfprintf+0x248>
    154c:	88 e0       	ldi	r24, 0x08	; 8
    154e:	48 2e       	mov	r4, r24
    1550:	2c c0       	rjmp	.+88     	; 0x15aa <vfprintf+0x248>
    1552:	96 fc       	sbrc	r9, 6
    1554:	2a c0       	rjmp	.+84     	; 0x15aa <vfprintf+0x248>
    1556:	81 2f       	mov	r24, r17
    1558:	90 e0       	ldi	r25, 0x00	; 0
    155a:	8c 15       	cp	r24, r12
    155c:	9d 05       	cpc	r25, r13
    155e:	9c f0       	brlt	.+38     	; 0x1586 <vfprintf+0x224>
    1560:	3c ef       	ldi	r19, 0xFC	; 252
    1562:	c3 16       	cp	r12, r19
    1564:	3f ef       	ldi	r19, 0xFF	; 255
    1566:	d3 06       	cpc	r13, r19
    1568:	74 f0       	brlt	.+28     	; 0x1586 <vfprintf+0x224>
    156a:	89 2d       	mov	r24, r9
    156c:	80 68       	ori	r24, 0x80	; 128
    156e:	98 2e       	mov	r9, r24
    1570:	0a c0       	rjmp	.+20     	; 0x1586 <vfprintf+0x224>
    1572:	e2 e0       	ldi	r30, 0x02	; 2
    1574:	f0 e0       	ldi	r31, 0x00	; 0
    1576:	ec 0f       	add	r30, r28
    1578:	fd 1f       	adc	r31, r29
    157a:	e1 0f       	add	r30, r17
    157c:	f1 1d       	adc	r31, r1
    157e:	80 81       	ld	r24, Z
    1580:	80 33       	cpi	r24, 0x30	; 48
    1582:	19 f4       	brne	.+6      	; 0x158a <vfprintf+0x228>
    1584:	11 50       	subi	r17, 0x01	; 1
    1586:	11 11       	cpse	r17, r1
    1588:	f4 cf       	rjmp	.-24     	; 0x1572 <vfprintf+0x210>
    158a:	97 fe       	sbrs	r9, 7
    158c:	0e c0       	rjmp	.+28     	; 0x15aa <vfprintf+0x248>
    158e:	44 24       	eor	r4, r4
    1590:	43 94       	inc	r4
    1592:	41 0e       	add	r4, r17
    1594:	81 2f       	mov	r24, r17
    1596:	90 e0       	ldi	r25, 0x00	; 0
    1598:	c8 16       	cp	r12, r24
    159a:	d9 06       	cpc	r13, r25
    159c:	2c f4       	brge	.+10     	; 0x15a8 <vfprintf+0x246>
    159e:	1c 19       	sub	r17, r12
    15a0:	04 c0       	rjmp	.+8      	; 0x15aa <vfprintf+0x248>
    15a2:	44 24       	eor	r4, r4
    15a4:	43 94       	inc	r4
    15a6:	01 c0       	rjmp	.+2      	; 0x15aa <vfprintf+0x248>
    15a8:	10 e0       	ldi	r17, 0x00	; 0
    15aa:	97 fe       	sbrs	r9, 7
    15ac:	06 c0       	rjmp	.+12     	; 0x15ba <vfprintf+0x258>
    15ae:	1c 14       	cp	r1, r12
    15b0:	1d 04       	cpc	r1, r13
    15b2:	34 f4       	brge	.+12     	; 0x15c0 <vfprintf+0x25e>
    15b4:	c6 01       	movw	r24, r12
    15b6:	01 96       	adiw	r24, 0x01	; 1
    15b8:	05 c0       	rjmp	.+10     	; 0x15c4 <vfprintf+0x262>
    15ba:	85 e0       	ldi	r24, 0x05	; 5
    15bc:	90 e0       	ldi	r25, 0x00	; 0
    15be:	02 c0       	rjmp	.+4      	; 0x15c4 <vfprintf+0x262>
    15c0:	81 e0       	ldi	r24, 0x01	; 1
    15c2:	90 e0       	ldi	r25, 0x00	; 0
    15c4:	01 11       	cpse	r16, r1
    15c6:	01 96       	adiw	r24, 0x01	; 1
    15c8:	11 23       	and	r17, r17
    15ca:	31 f0       	breq	.+12     	; 0x15d8 <vfprintf+0x276>
    15cc:	21 2f       	mov	r18, r17
    15ce:	30 e0       	ldi	r19, 0x00	; 0
    15d0:	2f 5f       	subi	r18, 0xFF	; 255
    15d2:	3f 4f       	sbci	r19, 0xFF	; 255
    15d4:	82 0f       	add	r24, r18
    15d6:	93 1f       	adc	r25, r19
    15d8:	25 2d       	mov	r18, r5
    15da:	30 e0       	ldi	r19, 0x00	; 0
    15dc:	82 17       	cp	r24, r18
    15de:	93 07       	cpc	r25, r19
    15e0:	14 f4       	brge	.+4      	; 0x15e6 <vfprintf+0x284>
    15e2:	58 1a       	sub	r5, r24
    15e4:	01 c0       	rjmp	.+2      	; 0x15e8 <vfprintf+0x286>
    15e6:	51 2c       	mov	r5, r1
    15e8:	89 2d       	mov	r24, r9
    15ea:	89 70       	andi	r24, 0x09	; 9
    15ec:	41 f4       	brne	.+16     	; 0x15fe <vfprintf+0x29c>
    15ee:	55 20       	and	r5, r5
    15f0:	31 f0       	breq	.+12     	; 0x15fe <vfprintf+0x29c>
    15f2:	b7 01       	movw	r22, r14
    15f4:	80 e2       	ldi	r24, 0x20	; 32
    15f6:	90 e0       	ldi	r25, 0x00	; 0
    15f8:	9c d3       	rcall	.+1848   	; 0x1d32 <fputc>
    15fa:	5a 94       	dec	r5
    15fc:	f8 cf       	rjmp	.-16     	; 0x15ee <vfprintf+0x28c>
    15fe:	00 23       	and	r16, r16
    1600:	21 f0       	breq	.+8      	; 0x160a <vfprintf+0x2a8>
    1602:	b7 01       	movw	r22, r14
    1604:	80 2f       	mov	r24, r16
    1606:	90 e0       	ldi	r25, 0x00	; 0
    1608:	94 d3       	rcall	.+1832   	; 0x1d32 <fputc>
    160a:	93 fc       	sbrc	r9, 3
    160c:	08 c0       	rjmp	.+16     	; 0x161e <vfprintf+0x2bc>
    160e:	55 20       	and	r5, r5
    1610:	31 f0       	breq	.+12     	; 0x161e <vfprintf+0x2bc>
    1612:	b7 01       	movw	r22, r14
    1614:	80 e3       	ldi	r24, 0x30	; 48
    1616:	90 e0       	ldi	r25, 0x00	; 0
    1618:	8c d3       	rcall	.+1816   	; 0x1d32 <fputc>
    161a:	5a 94       	dec	r5
    161c:	f8 cf       	rjmp	.-16     	; 0x160e <vfprintf+0x2ac>
    161e:	97 fe       	sbrs	r9, 7
    1620:	4a c0       	rjmp	.+148    	; 0x16b6 <vfprintf+0x354>
    1622:	46 01       	movw	r8, r12
    1624:	d7 fe       	sbrs	r13, 7
    1626:	02 c0       	rjmp	.+4      	; 0x162c <vfprintf+0x2ca>
    1628:	81 2c       	mov	r8, r1
    162a:	91 2c       	mov	r9, r1
    162c:	c6 01       	movw	r24, r12
    162e:	88 19       	sub	r24, r8
    1630:	99 09       	sbc	r25, r9
    1632:	f3 01       	movw	r30, r6
    1634:	e8 0f       	add	r30, r24
    1636:	f9 1f       	adc	r31, r25
    1638:	ed 87       	std	Y+13, r30	; 0x0d
    163a:	fe 87       	std	Y+14, r31	; 0x0e
    163c:	96 01       	movw	r18, r12
    163e:	24 19       	sub	r18, r4
    1640:	31 09       	sbc	r19, r1
    1642:	2f 87       	std	Y+15, r18	; 0x0f
    1644:	38 8b       	std	Y+16, r19	; 0x10
    1646:	01 2f       	mov	r16, r17
    1648:	10 e0       	ldi	r17, 0x00	; 0
    164a:	11 95       	neg	r17
    164c:	01 95       	neg	r16
    164e:	11 09       	sbc	r17, r1
    1650:	3f ef       	ldi	r19, 0xFF	; 255
    1652:	83 16       	cp	r8, r19
    1654:	93 06       	cpc	r9, r19
    1656:	21 f4       	brne	.+8      	; 0x1660 <vfprintf+0x2fe>
    1658:	b7 01       	movw	r22, r14
    165a:	8e e2       	ldi	r24, 0x2E	; 46
    165c:	90 e0       	ldi	r25, 0x00	; 0
    165e:	69 d3       	rcall	.+1746   	; 0x1d32 <fputc>
    1660:	c8 14       	cp	r12, r8
    1662:	d9 04       	cpc	r13, r9
    1664:	4c f0       	brlt	.+18     	; 0x1678 <vfprintf+0x316>
    1666:	8f 85       	ldd	r24, Y+15	; 0x0f
    1668:	98 89       	ldd	r25, Y+16	; 0x10
    166a:	88 15       	cp	r24, r8
    166c:	99 05       	cpc	r25, r9
    166e:	24 f4       	brge	.+8      	; 0x1678 <vfprintf+0x316>
    1670:	ed 85       	ldd	r30, Y+13	; 0x0d
    1672:	fe 85       	ldd	r31, Y+14	; 0x0e
    1674:	81 81       	ldd	r24, Z+1	; 0x01
    1676:	01 c0       	rjmp	.+2      	; 0x167a <vfprintf+0x318>
    1678:	80 e3       	ldi	r24, 0x30	; 48
    167a:	f1 e0       	ldi	r31, 0x01	; 1
    167c:	8f 1a       	sub	r8, r31
    167e:	91 08       	sbc	r9, r1
    1680:	2d 85       	ldd	r18, Y+13	; 0x0d
    1682:	3e 85       	ldd	r19, Y+14	; 0x0e
    1684:	2f 5f       	subi	r18, 0xFF	; 255
    1686:	3f 4f       	sbci	r19, 0xFF	; 255
    1688:	2d 87       	std	Y+13, r18	; 0x0d
    168a:	3e 87       	std	Y+14, r19	; 0x0e
    168c:	80 16       	cp	r8, r16
    168e:	91 06       	cpc	r9, r17
    1690:	24 f0       	brlt	.+8      	; 0x169a <vfprintf+0x338>
    1692:	b7 01       	movw	r22, r14
    1694:	90 e0       	ldi	r25, 0x00	; 0
    1696:	4d d3       	rcall	.+1690   	; 0x1d32 <fputc>
    1698:	db cf       	rjmp	.-74     	; 0x1650 <vfprintf+0x2ee>
    169a:	c8 14       	cp	r12, r8
    169c:	d9 04       	cpc	r13, r9
    169e:	41 f4       	brne	.+16     	; 0x16b0 <vfprintf+0x34e>
    16a0:	9a 81       	ldd	r25, Y+2	; 0x02
    16a2:	96 33       	cpi	r25, 0x36	; 54
    16a4:	20 f4       	brcc	.+8      	; 0x16ae <vfprintf+0x34c>
    16a6:	95 33       	cpi	r25, 0x35	; 53
    16a8:	19 f4       	brne	.+6      	; 0x16b0 <vfprintf+0x34e>
    16aa:	3c 85       	ldd	r19, Y+12	; 0x0c
    16ac:	34 ff       	sbrs	r19, 4
    16ae:	81 e3       	ldi	r24, 0x31	; 49
    16b0:	b7 01       	movw	r22, r14
    16b2:	90 e0       	ldi	r25, 0x00	; 0
    16b4:	48 c0       	rjmp	.+144    	; 0x1746 <vfprintf+0x3e4>
    16b6:	8a 81       	ldd	r24, Y+2	; 0x02
    16b8:	81 33       	cpi	r24, 0x31	; 49
    16ba:	19 f0       	breq	.+6      	; 0x16c2 <vfprintf+0x360>
    16bc:	9c 85       	ldd	r25, Y+12	; 0x0c
    16be:	9f 7e       	andi	r25, 0xEF	; 239
    16c0:	9c 87       	std	Y+12, r25	; 0x0c
    16c2:	b7 01       	movw	r22, r14
    16c4:	90 e0       	ldi	r25, 0x00	; 0
    16c6:	35 d3       	rcall	.+1642   	; 0x1d32 <fputc>
    16c8:	11 11       	cpse	r17, r1
    16ca:	05 c0       	rjmp	.+10     	; 0x16d6 <vfprintf+0x374>
    16cc:	94 fc       	sbrc	r9, 4
    16ce:	16 c0       	rjmp	.+44     	; 0x16fc <vfprintf+0x39a>
    16d0:	85 e6       	ldi	r24, 0x65	; 101
    16d2:	90 e0       	ldi	r25, 0x00	; 0
    16d4:	15 c0       	rjmp	.+42     	; 0x1700 <vfprintf+0x39e>
    16d6:	b7 01       	movw	r22, r14
    16d8:	8e e2       	ldi	r24, 0x2E	; 46
    16da:	90 e0       	ldi	r25, 0x00	; 0
    16dc:	2a d3       	rcall	.+1620   	; 0x1d32 <fputc>
    16de:	1e 5f       	subi	r17, 0xFE	; 254
    16e0:	82 e0       	ldi	r24, 0x02	; 2
    16e2:	01 e0       	ldi	r16, 0x01	; 1
    16e4:	08 0f       	add	r16, r24
    16e6:	f3 01       	movw	r30, r6
    16e8:	e8 0f       	add	r30, r24
    16ea:	f1 1d       	adc	r31, r1
    16ec:	80 81       	ld	r24, Z
    16ee:	b7 01       	movw	r22, r14
    16f0:	90 e0       	ldi	r25, 0x00	; 0
    16f2:	1f d3       	rcall	.+1598   	; 0x1d32 <fputc>
    16f4:	80 2f       	mov	r24, r16
    16f6:	01 13       	cpse	r16, r17
    16f8:	f4 cf       	rjmp	.-24     	; 0x16e2 <vfprintf+0x380>
    16fa:	e8 cf       	rjmp	.-48     	; 0x16cc <vfprintf+0x36a>
    16fc:	85 e4       	ldi	r24, 0x45	; 69
    16fe:	90 e0       	ldi	r25, 0x00	; 0
    1700:	b7 01       	movw	r22, r14
    1702:	17 d3       	rcall	.+1582   	; 0x1d32 <fputc>
    1704:	d7 fc       	sbrc	r13, 7
    1706:	06 c0       	rjmp	.+12     	; 0x1714 <vfprintf+0x3b2>
    1708:	c1 14       	cp	r12, r1
    170a:	d1 04       	cpc	r13, r1
    170c:	41 f4       	brne	.+16     	; 0x171e <vfprintf+0x3bc>
    170e:	ec 85       	ldd	r30, Y+12	; 0x0c
    1710:	e4 ff       	sbrs	r30, 4
    1712:	05 c0       	rjmp	.+10     	; 0x171e <vfprintf+0x3bc>
    1714:	d1 94       	neg	r13
    1716:	c1 94       	neg	r12
    1718:	d1 08       	sbc	r13, r1
    171a:	8d e2       	ldi	r24, 0x2D	; 45
    171c:	01 c0       	rjmp	.+2      	; 0x1720 <vfprintf+0x3be>
    171e:	8b e2       	ldi	r24, 0x2B	; 43
    1720:	b7 01       	movw	r22, r14
    1722:	90 e0       	ldi	r25, 0x00	; 0
    1724:	06 d3       	rcall	.+1548   	; 0x1d32 <fputc>
    1726:	80 e3       	ldi	r24, 0x30	; 48
    1728:	2a e0       	ldi	r18, 0x0A	; 10
    172a:	c2 16       	cp	r12, r18
    172c:	d1 04       	cpc	r13, r1
    172e:	2c f0       	brlt	.+10     	; 0x173a <vfprintf+0x3d8>
    1730:	8f 5f       	subi	r24, 0xFF	; 255
    1732:	fa e0       	ldi	r31, 0x0A	; 10
    1734:	cf 1a       	sub	r12, r31
    1736:	d1 08       	sbc	r13, r1
    1738:	f7 cf       	rjmp	.-18     	; 0x1728 <vfprintf+0x3c6>
    173a:	b7 01       	movw	r22, r14
    173c:	90 e0       	ldi	r25, 0x00	; 0
    173e:	f9 d2       	rcall	.+1522   	; 0x1d32 <fputc>
    1740:	b7 01       	movw	r22, r14
    1742:	c6 01       	movw	r24, r12
    1744:	c0 96       	adiw	r24, 0x30	; 48
    1746:	f5 d2       	rcall	.+1514   	; 0x1d32 <fputc>
    1748:	49 c1       	rjmp	.+658    	; 0x19dc <vfprintf+0x67a>
    174a:	83 36       	cpi	r24, 0x63	; 99
    174c:	31 f0       	breq	.+12     	; 0x175a <vfprintf+0x3f8>
    174e:	83 37       	cpi	r24, 0x73	; 115
    1750:	79 f0       	breq	.+30     	; 0x1770 <vfprintf+0x40e>
    1752:	83 35       	cpi	r24, 0x53	; 83
    1754:	09 f0       	breq	.+2      	; 0x1758 <vfprintf+0x3f6>
    1756:	52 c0       	rjmp	.+164    	; 0x17fc <vfprintf+0x49a>
    1758:	1f c0       	rjmp	.+62     	; 0x1798 <vfprintf+0x436>
    175a:	56 01       	movw	r10, r12
    175c:	32 e0       	ldi	r19, 0x02	; 2
    175e:	a3 0e       	add	r10, r19
    1760:	b1 1c       	adc	r11, r1
    1762:	f6 01       	movw	r30, r12
    1764:	80 81       	ld	r24, Z
    1766:	89 83       	std	Y+1, r24	; 0x01
    1768:	01 e0       	ldi	r16, 0x01	; 1
    176a:	10 e0       	ldi	r17, 0x00	; 0
    176c:	63 01       	movw	r12, r6
    176e:	11 c0       	rjmp	.+34     	; 0x1792 <vfprintf+0x430>
    1770:	56 01       	movw	r10, r12
    1772:	f2 e0       	ldi	r31, 0x02	; 2
    1774:	af 0e       	add	r10, r31
    1776:	b1 1c       	adc	r11, r1
    1778:	f6 01       	movw	r30, r12
    177a:	c0 80       	ld	r12, Z
    177c:	d1 80       	ldd	r13, Z+1	; 0x01
    177e:	96 fe       	sbrs	r9, 6
    1780:	03 c0       	rjmp	.+6      	; 0x1788 <vfprintf+0x426>
    1782:	61 2f       	mov	r22, r17
    1784:	70 e0       	ldi	r23, 0x00	; 0
    1786:	02 c0       	rjmp	.+4      	; 0x178c <vfprintf+0x42a>
    1788:	6f ef       	ldi	r22, 0xFF	; 255
    178a:	7f ef       	ldi	r23, 0xFF	; 255
    178c:	c6 01       	movw	r24, r12
    178e:	7c d2       	rcall	.+1272   	; 0x1c88 <strnlen>
    1790:	8c 01       	movw	r16, r24
    1792:	f9 2d       	mov	r31, r9
    1794:	ff 77       	andi	r31, 0x7F	; 127
    1796:	13 c0       	rjmp	.+38     	; 0x17be <vfprintf+0x45c>
    1798:	56 01       	movw	r10, r12
    179a:	22 e0       	ldi	r18, 0x02	; 2
    179c:	a2 0e       	add	r10, r18
    179e:	b1 1c       	adc	r11, r1
    17a0:	f6 01       	movw	r30, r12
    17a2:	c0 80       	ld	r12, Z
    17a4:	d1 80       	ldd	r13, Z+1	; 0x01
    17a6:	96 fe       	sbrs	r9, 6
    17a8:	03 c0       	rjmp	.+6      	; 0x17b0 <vfprintf+0x44e>
    17aa:	61 2f       	mov	r22, r17
    17ac:	70 e0       	ldi	r23, 0x00	; 0
    17ae:	02 c0       	rjmp	.+4      	; 0x17b4 <vfprintf+0x452>
    17b0:	6f ef       	ldi	r22, 0xFF	; 255
    17b2:	7f ef       	ldi	r23, 0xFF	; 255
    17b4:	c6 01       	movw	r24, r12
    17b6:	52 d2       	rcall	.+1188   	; 0x1c5c <strnlen_P>
    17b8:	8c 01       	movw	r16, r24
    17ba:	f9 2d       	mov	r31, r9
    17bc:	f0 68       	ori	r31, 0x80	; 128
    17be:	9f 2e       	mov	r9, r31
    17c0:	f3 fd       	sbrc	r31, 3
    17c2:	18 c0       	rjmp	.+48     	; 0x17f4 <vfprintf+0x492>
    17c4:	85 2d       	mov	r24, r5
    17c6:	90 e0       	ldi	r25, 0x00	; 0
    17c8:	08 17       	cp	r16, r24
    17ca:	19 07       	cpc	r17, r25
    17cc:	98 f4       	brcc	.+38     	; 0x17f4 <vfprintf+0x492>
    17ce:	b7 01       	movw	r22, r14
    17d0:	80 e2       	ldi	r24, 0x20	; 32
    17d2:	90 e0       	ldi	r25, 0x00	; 0
    17d4:	ae d2       	rcall	.+1372   	; 0x1d32 <fputc>
    17d6:	5a 94       	dec	r5
    17d8:	f5 cf       	rjmp	.-22     	; 0x17c4 <vfprintf+0x462>
    17da:	f6 01       	movw	r30, r12
    17dc:	97 fc       	sbrc	r9, 7
    17de:	85 91       	lpm	r24, Z+
    17e0:	97 fe       	sbrs	r9, 7
    17e2:	81 91       	ld	r24, Z+
    17e4:	6f 01       	movw	r12, r30
    17e6:	b7 01       	movw	r22, r14
    17e8:	90 e0       	ldi	r25, 0x00	; 0
    17ea:	a3 d2       	rcall	.+1350   	; 0x1d32 <fputc>
    17ec:	51 10       	cpse	r5, r1
    17ee:	5a 94       	dec	r5
    17f0:	01 50       	subi	r16, 0x01	; 1
    17f2:	11 09       	sbc	r17, r1
    17f4:	01 15       	cp	r16, r1
    17f6:	11 05       	cpc	r17, r1
    17f8:	81 f7       	brne	.-32     	; 0x17da <vfprintf+0x478>
    17fa:	f0 c0       	rjmp	.+480    	; 0x19dc <vfprintf+0x67a>
    17fc:	84 36       	cpi	r24, 0x64	; 100
    17fe:	11 f0       	breq	.+4      	; 0x1804 <vfprintf+0x4a2>
    1800:	89 36       	cpi	r24, 0x69	; 105
    1802:	59 f5       	brne	.+86     	; 0x185a <vfprintf+0x4f8>
    1804:	56 01       	movw	r10, r12
    1806:	97 fe       	sbrs	r9, 7
    1808:	09 c0       	rjmp	.+18     	; 0x181c <vfprintf+0x4ba>
    180a:	24 e0       	ldi	r18, 0x04	; 4
    180c:	a2 0e       	add	r10, r18
    180e:	b1 1c       	adc	r11, r1
    1810:	f6 01       	movw	r30, r12
    1812:	60 81       	ld	r22, Z
    1814:	71 81       	ldd	r23, Z+1	; 0x01
    1816:	82 81       	ldd	r24, Z+2	; 0x02
    1818:	93 81       	ldd	r25, Z+3	; 0x03
    181a:	0a c0       	rjmp	.+20     	; 0x1830 <vfprintf+0x4ce>
    181c:	f2 e0       	ldi	r31, 0x02	; 2
    181e:	af 0e       	add	r10, r31
    1820:	b1 1c       	adc	r11, r1
    1822:	f6 01       	movw	r30, r12
    1824:	60 81       	ld	r22, Z
    1826:	71 81       	ldd	r23, Z+1	; 0x01
    1828:	07 2e       	mov	r0, r23
    182a:	00 0c       	add	r0, r0
    182c:	88 0b       	sbc	r24, r24
    182e:	99 0b       	sbc	r25, r25
    1830:	f9 2d       	mov	r31, r9
    1832:	ff 76       	andi	r31, 0x6F	; 111
    1834:	9f 2e       	mov	r9, r31
    1836:	97 ff       	sbrs	r25, 7
    1838:	09 c0       	rjmp	.+18     	; 0x184c <vfprintf+0x4ea>
    183a:	90 95       	com	r25
    183c:	80 95       	com	r24
    183e:	70 95       	com	r23
    1840:	61 95       	neg	r22
    1842:	7f 4f       	sbci	r23, 0xFF	; 255
    1844:	8f 4f       	sbci	r24, 0xFF	; 255
    1846:	9f 4f       	sbci	r25, 0xFF	; 255
    1848:	f0 68       	ori	r31, 0x80	; 128
    184a:	9f 2e       	mov	r9, r31
    184c:	2a e0       	ldi	r18, 0x0A	; 10
    184e:	30 e0       	ldi	r19, 0x00	; 0
    1850:	a3 01       	movw	r20, r6
    1852:	e6 d2       	rcall	.+1484   	; 0x1e20 <__ultoa_invert>
    1854:	c8 2e       	mov	r12, r24
    1856:	c6 18       	sub	r12, r6
    1858:	3e c0       	rjmp	.+124    	; 0x18d6 <vfprintf+0x574>
    185a:	09 2d       	mov	r16, r9
    185c:	85 37       	cpi	r24, 0x75	; 117
    185e:	21 f4       	brne	.+8      	; 0x1868 <vfprintf+0x506>
    1860:	0f 7e       	andi	r16, 0xEF	; 239
    1862:	2a e0       	ldi	r18, 0x0A	; 10
    1864:	30 e0       	ldi	r19, 0x00	; 0
    1866:	1d c0       	rjmp	.+58     	; 0x18a2 <vfprintf+0x540>
    1868:	09 7f       	andi	r16, 0xF9	; 249
    186a:	8f 36       	cpi	r24, 0x6F	; 111
    186c:	91 f0       	breq	.+36     	; 0x1892 <vfprintf+0x530>
    186e:	18 f4       	brcc	.+6      	; 0x1876 <vfprintf+0x514>
    1870:	88 35       	cpi	r24, 0x58	; 88
    1872:	59 f0       	breq	.+22     	; 0x188a <vfprintf+0x528>
    1874:	bc c0       	rjmp	.+376    	; 0x19ee <vfprintf+0x68c>
    1876:	80 37       	cpi	r24, 0x70	; 112
    1878:	19 f0       	breq	.+6      	; 0x1880 <vfprintf+0x51e>
    187a:	88 37       	cpi	r24, 0x78	; 120
    187c:	11 f0       	breq	.+4      	; 0x1882 <vfprintf+0x520>
    187e:	b7 c0       	rjmp	.+366    	; 0x19ee <vfprintf+0x68c>
    1880:	00 61       	ori	r16, 0x10	; 16
    1882:	04 ff       	sbrs	r16, 4
    1884:	09 c0       	rjmp	.+18     	; 0x1898 <vfprintf+0x536>
    1886:	04 60       	ori	r16, 0x04	; 4
    1888:	07 c0       	rjmp	.+14     	; 0x1898 <vfprintf+0x536>
    188a:	94 fe       	sbrs	r9, 4
    188c:	08 c0       	rjmp	.+16     	; 0x189e <vfprintf+0x53c>
    188e:	06 60       	ori	r16, 0x06	; 6
    1890:	06 c0       	rjmp	.+12     	; 0x189e <vfprintf+0x53c>
    1892:	28 e0       	ldi	r18, 0x08	; 8
    1894:	30 e0       	ldi	r19, 0x00	; 0
    1896:	05 c0       	rjmp	.+10     	; 0x18a2 <vfprintf+0x540>
    1898:	20 e1       	ldi	r18, 0x10	; 16
    189a:	30 e0       	ldi	r19, 0x00	; 0
    189c:	02 c0       	rjmp	.+4      	; 0x18a2 <vfprintf+0x540>
    189e:	20 e1       	ldi	r18, 0x10	; 16
    18a0:	32 e0       	ldi	r19, 0x02	; 2
    18a2:	56 01       	movw	r10, r12
    18a4:	07 ff       	sbrs	r16, 7
    18a6:	09 c0       	rjmp	.+18     	; 0x18ba <vfprintf+0x558>
    18a8:	84 e0       	ldi	r24, 0x04	; 4
    18aa:	a8 0e       	add	r10, r24
    18ac:	b1 1c       	adc	r11, r1
    18ae:	f6 01       	movw	r30, r12
    18b0:	60 81       	ld	r22, Z
    18b2:	71 81       	ldd	r23, Z+1	; 0x01
    18b4:	82 81       	ldd	r24, Z+2	; 0x02
    18b6:	93 81       	ldd	r25, Z+3	; 0x03
    18b8:	08 c0       	rjmp	.+16     	; 0x18ca <vfprintf+0x568>
    18ba:	f2 e0       	ldi	r31, 0x02	; 2
    18bc:	af 0e       	add	r10, r31
    18be:	b1 1c       	adc	r11, r1
    18c0:	f6 01       	movw	r30, r12
    18c2:	60 81       	ld	r22, Z
    18c4:	71 81       	ldd	r23, Z+1	; 0x01
    18c6:	80 e0       	ldi	r24, 0x00	; 0
    18c8:	90 e0       	ldi	r25, 0x00	; 0
    18ca:	a3 01       	movw	r20, r6
    18cc:	a9 d2       	rcall	.+1362   	; 0x1e20 <__ultoa_invert>
    18ce:	c8 2e       	mov	r12, r24
    18d0:	c6 18       	sub	r12, r6
    18d2:	0f 77       	andi	r16, 0x7F	; 127
    18d4:	90 2e       	mov	r9, r16
    18d6:	96 fe       	sbrs	r9, 6
    18d8:	0b c0       	rjmp	.+22     	; 0x18f0 <vfprintf+0x58e>
    18da:	09 2d       	mov	r16, r9
    18dc:	0e 7f       	andi	r16, 0xFE	; 254
    18de:	c1 16       	cp	r12, r17
    18e0:	50 f4       	brcc	.+20     	; 0x18f6 <vfprintf+0x594>
    18e2:	94 fe       	sbrs	r9, 4
    18e4:	0a c0       	rjmp	.+20     	; 0x18fa <vfprintf+0x598>
    18e6:	92 fc       	sbrc	r9, 2
    18e8:	08 c0       	rjmp	.+16     	; 0x18fa <vfprintf+0x598>
    18ea:	09 2d       	mov	r16, r9
    18ec:	0e 7e       	andi	r16, 0xEE	; 238
    18ee:	05 c0       	rjmp	.+10     	; 0x18fa <vfprintf+0x598>
    18f0:	dc 2c       	mov	r13, r12
    18f2:	09 2d       	mov	r16, r9
    18f4:	03 c0       	rjmp	.+6      	; 0x18fc <vfprintf+0x59a>
    18f6:	dc 2c       	mov	r13, r12
    18f8:	01 c0       	rjmp	.+2      	; 0x18fc <vfprintf+0x59a>
    18fa:	d1 2e       	mov	r13, r17
    18fc:	04 ff       	sbrs	r16, 4
    18fe:	0d c0       	rjmp	.+26     	; 0x191a <vfprintf+0x5b8>
    1900:	fe 01       	movw	r30, r28
    1902:	ec 0d       	add	r30, r12
    1904:	f1 1d       	adc	r31, r1
    1906:	80 81       	ld	r24, Z
    1908:	80 33       	cpi	r24, 0x30	; 48
    190a:	11 f4       	brne	.+4      	; 0x1910 <vfprintf+0x5ae>
    190c:	09 7e       	andi	r16, 0xE9	; 233
    190e:	09 c0       	rjmp	.+18     	; 0x1922 <vfprintf+0x5c0>
    1910:	02 ff       	sbrs	r16, 2
    1912:	06 c0       	rjmp	.+12     	; 0x1920 <vfprintf+0x5be>
    1914:	d3 94       	inc	r13
    1916:	d3 94       	inc	r13
    1918:	04 c0       	rjmp	.+8      	; 0x1922 <vfprintf+0x5c0>
    191a:	80 2f       	mov	r24, r16
    191c:	86 78       	andi	r24, 0x86	; 134
    191e:	09 f0       	breq	.+2      	; 0x1922 <vfprintf+0x5c0>
    1920:	d3 94       	inc	r13
    1922:	03 fd       	sbrc	r16, 3
    1924:	10 c0       	rjmp	.+32     	; 0x1946 <vfprintf+0x5e4>
    1926:	00 ff       	sbrs	r16, 0
    1928:	06 c0       	rjmp	.+12     	; 0x1936 <vfprintf+0x5d4>
    192a:	1c 2d       	mov	r17, r12
    192c:	d5 14       	cp	r13, r5
    192e:	78 f4       	brcc	.+30     	; 0x194e <vfprintf+0x5ec>
    1930:	15 0d       	add	r17, r5
    1932:	1d 19       	sub	r17, r13
    1934:	0c c0       	rjmp	.+24     	; 0x194e <vfprintf+0x5ec>
    1936:	d5 14       	cp	r13, r5
    1938:	50 f4       	brcc	.+20     	; 0x194e <vfprintf+0x5ec>
    193a:	b7 01       	movw	r22, r14
    193c:	80 e2       	ldi	r24, 0x20	; 32
    193e:	90 e0       	ldi	r25, 0x00	; 0
    1940:	f8 d1       	rcall	.+1008   	; 0x1d32 <fputc>
    1942:	d3 94       	inc	r13
    1944:	f8 cf       	rjmp	.-16     	; 0x1936 <vfprintf+0x5d4>
    1946:	d5 14       	cp	r13, r5
    1948:	10 f4       	brcc	.+4      	; 0x194e <vfprintf+0x5ec>
    194a:	5d 18       	sub	r5, r13
    194c:	01 c0       	rjmp	.+2      	; 0x1950 <vfprintf+0x5ee>
    194e:	51 2c       	mov	r5, r1
    1950:	04 ff       	sbrs	r16, 4
    1952:	0f c0       	rjmp	.+30     	; 0x1972 <vfprintf+0x610>
    1954:	b7 01       	movw	r22, r14
    1956:	80 e3       	ldi	r24, 0x30	; 48
    1958:	90 e0       	ldi	r25, 0x00	; 0
    195a:	eb d1       	rcall	.+982    	; 0x1d32 <fputc>
    195c:	02 ff       	sbrs	r16, 2
    195e:	16 c0       	rjmp	.+44     	; 0x198c <vfprintf+0x62a>
    1960:	01 fd       	sbrc	r16, 1
    1962:	03 c0       	rjmp	.+6      	; 0x196a <vfprintf+0x608>
    1964:	88 e7       	ldi	r24, 0x78	; 120
    1966:	90 e0       	ldi	r25, 0x00	; 0
    1968:	02 c0       	rjmp	.+4      	; 0x196e <vfprintf+0x60c>
    196a:	88 e5       	ldi	r24, 0x58	; 88
    196c:	90 e0       	ldi	r25, 0x00	; 0
    196e:	b7 01       	movw	r22, r14
    1970:	0c c0       	rjmp	.+24     	; 0x198a <vfprintf+0x628>
    1972:	80 2f       	mov	r24, r16
    1974:	86 78       	andi	r24, 0x86	; 134
    1976:	51 f0       	breq	.+20     	; 0x198c <vfprintf+0x62a>
    1978:	01 ff       	sbrs	r16, 1
    197a:	02 c0       	rjmp	.+4      	; 0x1980 <vfprintf+0x61e>
    197c:	8b e2       	ldi	r24, 0x2B	; 43
    197e:	01 c0       	rjmp	.+2      	; 0x1982 <vfprintf+0x620>
    1980:	80 e2       	ldi	r24, 0x20	; 32
    1982:	07 fd       	sbrc	r16, 7
    1984:	8d e2       	ldi	r24, 0x2D	; 45
    1986:	b7 01       	movw	r22, r14
    1988:	90 e0       	ldi	r25, 0x00	; 0
    198a:	d3 d1       	rcall	.+934    	; 0x1d32 <fputc>
    198c:	c1 16       	cp	r12, r17
    198e:	30 f4       	brcc	.+12     	; 0x199c <vfprintf+0x63a>
    1990:	b7 01       	movw	r22, r14
    1992:	80 e3       	ldi	r24, 0x30	; 48
    1994:	90 e0       	ldi	r25, 0x00	; 0
    1996:	cd d1       	rcall	.+922    	; 0x1d32 <fputc>
    1998:	11 50       	subi	r17, 0x01	; 1
    199a:	f8 cf       	rjmp	.-16     	; 0x198c <vfprintf+0x62a>
    199c:	ca 94       	dec	r12
    199e:	f3 01       	movw	r30, r6
    19a0:	ec 0d       	add	r30, r12
    19a2:	f1 1d       	adc	r31, r1
    19a4:	80 81       	ld	r24, Z
    19a6:	b7 01       	movw	r22, r14
    19a8:	90 e0       	ldi	r25, 0x00	; 0
    19aa:	c3 d1       	rcall	.+902    	; 0x1d32 <fputc>
    19ac:	c1 10       	cpse	r12, r1
    19ae:	f6 cf       	rjmp	.-20     	; 0x199c <vfprintf+0x63a>
    19b0:	15 c0       	rjmp	.+42     	; 0x19dc <vfprintf+0x67a>
    19b2:	f4 e0       	ldi	r31, 0x04	; 4
    19b4:	f5 15       	cp	r31, r5
    19b6:	50 f5       	brcc	.+84     	; 0x1a0c <vfprintf+0x6aa>
    19b8:	84 e0       	ldi	r24, 0x04	; 4
    19ba:	58 1a       	sub	r5, r24
    19bc:	93 fe       	sbrs	r9, 3
    19be:	1e c0       	rjmp	.+60     	; 0x19fc <vfprintf+0x69a>
    19c0:	01 11       	cpse	r16, r1
    19c2:	25 c0       	rjmp	.+74     	; 0x1a0e <vfprintf+0x6ac>
    19c4:	2c 85       	ldd	r18, Y+12	; 0x0c
    19c6:	23 ff       	sbrs	r18, 3
    19c8:	27 c0       	rjmp	.+78     	; 0x1a18 <vfprintf+0x6b6>
    19ca:	0c ef       	ldi	r16, 0xFC	; 252
    19cc:	11 e0       	ldi	r17, 0x01	; 1
    19ce:	39 2d       	mov	r19, r9
    19d0:	30 71       	andi	r19, 0x10	; 16
    19d2:	93 2e       	mov	r9, r19
    19d4:	f8 01       	movw	r30, r16
    19d6:	84 91       	lpm	r24, Z
    19d8:	81 11       	cpse	r24, r1
    19da:	21 c0       	rjmp	.+66     	; 0x1a1e <vfprintf+0x6bc>
    19dc:	55 20       	and	r5, r5
    19de:	09 f4       	brne	.+2      	; 0x19e2 <vfprintf+0x680>
    19e0:	fc cc       	rjmp	.-1544   	; 0x13da <vfprintf+0x78>
    19e2:	b7 01       	movw	r22, r14
    19e4:	80 e2       	ldi	r24, 0x20	; 32
    19e6:	90 e0       	ldi	r25, 0x00	; 0
    19e8:	a4 d1       	rcall	.+840    	; 0x1d32 <fputc>
    19ea:	5a 94       	dec	r5
    19ec:	f7 cf       	rjmp	.-18     	; 0x19dc <vfprintf+0x67a>
    19ee:	f7 01       	movw	r30, r14
    19f0:	86 81       	ldd	r24, Z+6	; 0x06
    19f2:	97 81       	ldd	r25, Z+7	; 0x07
    19f4:	23 c0       	rjmp	.+70     	; 0x1a3c <vfprintf+0x6da>
    19f6:	8f ef       	ldi	r24, 0xFF	; 255
    19f8:	9f ef       	ldi	r25, 0xFF	; 255
    19fa:	20 c0       	rjmp	.+64     	; 0x1a3c <vfprintf+0x6da>
    19fc:	b7 01       	movw	r22, r14
    19fe:	80 e2       	ldi	r24, 0x20	; 32
    1a00:	90 e0       	ldi	r25, 0x00	; 0
    1a02:	97 d1       	rcall	.+814    	; 0x1d32 <fputc>
    1a04:	5a 94       	dec	r5
    1a06:	51 10       	cpse	r5, r1
    1a08:	f9 cf       	rjmp	.-14     	; 0x19fc <vfprintf+0x69a>
    1a0a:	da cf       	rjmp	.-76     	; 0x19c0 <vfprintf+0x65e>
    1a0c:	51 2c       	mov	r5, r1
    1a0e:	b7 01       	movw	r22, r14
    1a10:	80 2f       	mov	r24, r16
    1a12:	90 e0       	ldi	r25, 0x00	; 0
    1a14:	8e d1       	rcall	.+796    	; 0x1d32 <fputc>
    1a16:	d6 cf       	rjmp	.-84     	; 0x19c4 <vfprintf+0x662>
    1a18:	00 e0       	ldi	r16, 0x00	; 0
    1a1a:	12 e0       	ldi	r17, 0x02	; 2
    1a1c:	d8 cf       	rjmp	.-80     	; 0x19ce <vfprintf+0x66c>
    1a1e:	91 10       	cpse	r9, r1
    1a20:	80 52       	subi	r24, 0x20	; 32
    1a22:	b7 01       	movw	r22, r14
    1a24:	90 e0       	ldi	r25, 0x00	; 0
    1a26:	85 d1       	rcall	.+778    	; 0x1d32 <fputc>
    1a28:	0f 5f       	subi	r16, 0xFF	; 255
    1a2a:	1f 4f       	sbci	r17, 0xFF	; 255
    1a2c:	d3 cf       	rjmp	.-90     	; 0x19d4 <vfprintf+0x672>
    1a2e:	23 e0       	ldi	r18, 0x03	; 3
    1a30:	25 15       	cp	r18, r5
    1a32:	10 f4       	brcc	.+4      	; 0x1a38 <vfprintf+0x6d6>
    1a34:	83 e0       	ldi	r24, 0x03	; 3
    1a36:	c1 cf       	rjmp	.-126    	; 0x19ba <vfprintf+0x658>
    1a38:	51 2c       	mov	r5, r1
    1a3a:	c4 cf       	rjmp	.-120    	; 0x19c4 <vfprintf+0x662>
    1a3c:	60 96       	adiw	r28, 0x10	; 16
    1a3e:	cd bf       	out	0x3d, r28	; 61
    1a40:	de bf       	out	0x3e, r29	; 62
    1a42:	df 91       	pop	r29
    1a44:	cf 91       	pop	r28
    1a46:	1f 91       	pop	r17
    1a48:	0f 91       	pop	r16
    1a4a:	ff 90       	pop	r15
    1a4c:	ef 90       	pop	r14
    1a4e:	df 90       	pop	r13
    1a50:	cf 90       	pop	r12
    1a52:	bf 90       	pop	r11
    1a54:	af 90       	pop	r10
    1a56:	9f 90       	pop	r9
    1a58:	8f 90       	pop	r8
    1a5a:	7f 90       	pop	r7
    1a5c:	6f 90       	pop	r6
    1a5e:	5f 90       	pop	r5
    1a60:	4f 90       	pop	r4
    1a62:	3f 90       	pop	r3
    1a64:	2f 90       	pop	r2
    1a66:	08 95       	ret

00001a68 <__udivmodsi4>:
    1a68:	a1 e2       	ldi	r26, 0x21	; 33
    1a6a:	1a 2e       	mov	r1, r26
    1a6c:	aa 1b       	sub	r26, r26
    1a6e:	bb 1b       	sub	r27, r27
    1a70:	fd 01       	movw	r30, r26
    1a72:	0d c0       	rjmp	.+26     	; 0x1a8e <__udivmodsi4_ep>

00001a74 <__udivmodsi4_loop>:
    1a74:	aa 1f       	adc	r26, r26
    1a76:	bb 1f       	adc	r27, r27
    1a78:	ee 1f       	adc	r30, r30
    1a7a:	ff 1f       	adc	r31, r31
    1a7c:	a2 17       	cp	r26, r18
    1a7e:	b3 07       	cpc	r27, r19
    1a80:	e4 07       	cpc	r30, r20
    1a82:	f5 07       	cpc	r31, r21
    1a84:	20 f0       	brcs	.+8      	; 0x1a8e <__udivmodsi4_ep>
    1a86:	a2 1b       	sub	r26, r18
    1a88:	b3 0b       	sbc	r27, r19
    1a8a:	e4 0b       	sbc	r30, r20
    1a8c:	f5 0b       	sbc	r31, r21

00001a8e <__udivmodsi4_ep>:
    1a8e:	66 1f       	adc	r22, r22
    1a90:	77 1f       	adc	r23, r23
    1a92:	88 1f       	adc	r24, r24
    1a94:	99 1f       	adc	r25, r25
    1a96:	1a 94       	dec	r1
    1a98:	69 f7       	brne	.-38     	; 0x1a74 <__udivmodsi4_loop>
    1a9a:	60 95       	com	r22
    1a9c:	70 95       	com	r23
    1a9e:	80 95       	com	r24
    1aa0:	90 95       	com	r25
    1aa2:	9b 01       	movw	r18, r22
    1aa4:	ac 01       	movw	r20, r24
    1aa6:	bd 01       	movw	r22, r26
    1aa8:	cf 01       	movw	r24, r30
    1aaa:	08 95       	ret

00001aac <__ftoa_engine>:
    1aac:	28 30       	cpi	r18, 0x08	; 8
    1aae:	08 f0       	brcs	.+2      	; 0x1ab2 <__ftoa_engine+0x6>
    1ab0:	27 e0       	ldi	r18, 0x07	; 7
    1ab2:	33 27       	eor	r19, r19
    1ab4:	da 01       	movw	r26, r20
    1ab6:	99 0f       	add	r25, r25
    1ab8:	31 1d       	adc	r19, r1
    1aba:	87 fd       	sbrc	r24, 7
    1abc:	91 60       	ori	r25, 0x01	; 1
    1abe:	00 96       	adiw	r24, 0x00	; 0
    1ac0:	61 05       	cpc	r22, r1
    1ac2:	71 05       	cpc	r23, r1
    1ac4:	39 f4       	brne	.+14     	; 0x1ad4 <__ftoa_engine+0x28>
    1ac6:	32 60       	ori	r19, 0x02	; 2
    1ac8:	2e 5f       	subi	r18, 0xFE	; 254
    1aca:	3d 93       	st	X+, r19
    1acc:	30 e3       	ldi	r19, 0x30	; 48
    1ace:	2a 95       	dec	r18
    1ad0:	e1 f7       	brne	.-8      	; 0x1aca <__ftoa_engine+0x1e>
    1ad2:	08 95       	ret
    1ad4:	9f 3f       	cpi	r25, 0xFF	; 255
    1ad6:	30 f0       	brcs	.+12     	; 0x1ae4 <__ftoa_engine+0x38>
    1ad8:	80 38       	cpi	r24, 0x80	; 128
    1ada:	71 05       	cpc	r23, r1
    1adc:	61 05       	cpc	r22, r1
    1ade:	09 f0       	breq	.+2      	; 0x1ae2 <__ftoa_engine+0x36>
    1ae0:	3c 5f       	subi	r19, 0xFC	; 252
    1ae2:	3c 5f       	subi	r19, 0xFC	; 252
    1ae4:	3d 93       	st	X+, r19
    1ae6:	91 30       	cpi	r25, 0x01	; 1
    1ae8:	08 f0       	brcs	.+2      	; 0x1aec <__ftoa_engine+0x40>
    1aea:	80 68       	ori	r24, 0x80	; 128
    1aec:	91 1d       	adc	r25, r1
    1aee:	df 93       	push	r29
    1af0:	cf 93       	push	r28
    1af2:	1f 93       	push	r17
    1af4:	0f 93       	push	r16
    1af6:	ff 92       	push	r15
    1af8:	ef 92       	push	r14
    1afa:	19 2f       	mov	r17, r25
    1afc:	98 7f       	andi	r25, 0xF8	; 248
    1afe:	96 95       	lsr	r25
    1b00:	e9 2f       	mov	r30, r25
    1b02:	96 95       	lsr	r25
    1b04:	96 95       	lsr	r25
    1b06:	e9 0f       	add	r30, r25
    1b08:	ff 27       	eor	r31, r31
    1b0a:	e2 5a       	subi	r30, 0xA2	; 162
    1b0c:	fd 4f       	sbci	r31, 0xFD	; 253
    1b0e:	99 27       	eor	r25, r25
    1b10:	33 27       	eor	r19, r19
    1b12:	ee 24       	eor	r14, r14
    1b14:	ff 24       	eor	r15, r15
    1b16:	a7 01       	movw	r20, r14
    1b18:	e7 01       	movw	r28, r14
    1b1a:	05 90       	lpm	r0, Z+
    1b1c:	08 94       	sec
    1b1e:	07 94       	ror	r0
    1b20:	28 f4       	brcc	.+10     	; 0x1b2c <__ftoa_engine+0x80>
    1b22:	36 0f       	add	r19, r22
    1b24:	e7 1e       	adc	r14, r23
    1b26:	f8 1e       	adc	r15, r24
    1b28:	49 1f       	adc	r20, r25
    1b2a:	51 1d       	adc	r21, r1
    1b2c:	66 0f       	add	r22, r22
    1b2e:	77 1f       	adc	r23, r23
    1b30:	88 1f       	adc	r24, r24
    1b32:	99 1f       	adc	r25, r25
    1b34:	06 94       	lsr	r0
    1b36:	a1 f7       	brne	.-24     	; 0x1b20 <__ftoa_engine+0x74>
    1b38:	05 90       	lpm	r0, Z+
    1b3a:	07 94       	ror	r0
    1b3c:	28 f4       	brcc	.+10     	; 0x1b48 <__ftoa_engine+0x9c>
    1b3e:	e7 0e       	add	r14, r23
    1b40:	f8 1e       	adc	r15, r24
    1b42:	49 1f       	adc	r20, r25
    1b44:	56 1f       	adc	r21, r22
    1b46:	c1 1d       	adc	r28, r1
    1b48:	77 0f       	add	r23, r23
    1b4a:	88 1f       	adc	r24, r24
    1b4c:	99 1f       	adc	r25, r25
    1b4e:	66 1f       	adc	r22, r22
    1b50:	06 94       	lsr	r0
    1b52:	a1 f7       	brne	.-24     	; 0x1b3c <__ftoa_engine+0x90>
    1b54:	05 90       	lpm	r0, Z+
    1b56:	07 94       	ror	r0
    1b58:	28 f4       	brcc	.+10     	; 0x1b64 <__ftoa_engine+0xb8>
    1b5a:	f8 0e       	add	r15, r24
    1b5c:	49 1f       	adc	r20, r25
    1b5e:	56 1f       	adc	r21, r22
    1b60:	c7 1f       	adc	r28, r23
    1b62:	d1 1d       	adc	r29, r1
    1b64:	88 0f       	add	r24, r24
    1b66:	99 1f       	adc	r25, r25
    1b68:	66 1f       	adc	r22, r22
    1b6a:	77 1f       	adc	r23, r23
    1b6c:	06 94       	lsr	r0
    1b6e:	a1 f7       	brne	.-24     	; 0x1b58 <__ftoa_engine+0xac>
    1b70:	05 90       	lpm	r0, Z+
    1b72:	07 94       	ror	r0
    1b74:	20 f4       	brcc	.+8      	; 0x1b7e <__ftoa_engine+0xd2>
    1b76:	49 0f       	add	r20, r25
    1b78:	56 1f       	adc	r21, r22
    1b7a:	c7 1f       	adc	r28, r23
    1b7c:	d8 1f       	adc	r29, r24
    1b7e:	99 0f       	add	r25, r25
    1b80:	66 1f       	adc	r22, r22
    1b82:	77 1f       	adc	r23, r23
    1b84:	88 1f       	adc	r24, r24
    1b86:	06 94       	lsr	r0
    1b88:	a9 f7       	brne	.-22     	; 0x1b74 <__ftoa_engine+0xc8>
    1b8a:	84 91       	lpm	r24, Z
    1b8c:	10 95       	com	r17
    1b8e:	17 70       	andi	r17, 0x07	; 7
    1b90:	41 f0       	breq	.+16     	; 0x1ba2 <__ftoa_engine+0xf6>
    1b92:	d6 95       	lsr	r29
    1b94:	c7 95       	ror	r28
    1b96:	57 95       	ror	r21
    1b98:	47 95       	ror	r20
    1b9a:	f7 94       	ror	r15
    1b9c:	e7 94       	ror	r14
    1b9e:	1a 95       	dec	r17
    1ba0:	c1 f7       	brne	.-16     	; 0x1b92 <__ftoa_engine+0xe6>
    1ba2:	e4 e0       	ldi	r30, 0x04	; 4
    1ba4:	f2 e0       	ldi	r31, 0x02	; 2
    1ba6:	68 94       	set
    1ba8:	15 90       	lpm	r1, Z+
    1baa:	15 91       	lpm	r17, Z+
    1bac:	35 91       	lpm	r19, Z+
    1bae:	65 91       	lpm	r22, Z+
    1bb0:	95 91       	lpm	r25, Z+
    1bb2:	05 90       	lpm	r0, Z+
    1bb4:	7f e2       	ldi	r23, 0x2F	; 47
    1bb6:	73 95       	inc	r23
    1bb8:	e1 18       	sub	r14, r1
    1bba:	f1 0a       	sbc	r15, r17
    1bbc:	43 0b       	sbc	r20, r19
    1bbe:	56 0b       	sbc	r21, r22
    1bc0:	c9 0b       	sbc	r28, r25
    1bc2:	d0 09       	sbc	r29, r0
    1bc4:	c0 f7       	brcc	.-16     	; 0x1bb6 <__ftoa_engine+0x10a>
    1bc6:	e1 0c       	add	r14, r1
    1bc8:	f1 1e       	adc	r15, r17
    1bca:	43 1f       	adc	r20, r19
    1bcc:	56 1f       	adc	r21, r22
    1bce:	c9 1f       	adc	r28, r25
    1bd0:	d0 1d       	adc	r29, r0
    1bd2:	7e f4       	brtc	.+30     	; 0x1bf2 <__ftoa_engine+0x146>
    1bd4:	70 33       	cpi	r23, 0x30	; 48
    1bd6:	11 f4       	brne	.+4      	; 0x1bdc <__ftoa_engine+0x130>
    1bd8:	8a 95       	dec	r24
    1bda:	e6 cf       	rjmp	.-52     	; 0x1ba8 <__ftoa_engine+0xfc>
    1bdc:	e8 94       	clt
    1bde:	01 50       	subi	r16, 0x01	; 1
    1be0:	30 f0       	brcs	.+12     	; 0x1bee <__ftoa_engine+0x142>
    1be2:	08 0f       	add	r16, r24
    1be4:	0a f4       	brpl	.+2      	; 0x1be8 <__ftoa_engine+0x13c>
    1be6:	00 27       	eor	r16, r16
    1be8:	02 17       	cp	r16, r18
    1bea:	08 f4       	brcc	.+2      	; 0x1bee <__ftoa_engine+0x142>
    1bec:	20 2f       	mov	r18, r16
    1bee:	23 95       	inc	r18
    1bf0:	02 2f       	mov	r16, r18
    1bf2:	7a 33       	cpi	r23, 0x3A	; 58
    1bf4:	28 f0       	brcs	.+10     	; 0x1c00 <__ftoa_engine+0x154>
    1bf6:	79 e3       	ldi	r23, 0x39	; 57
    1bf8:	7d 93       	st	X+, r23
    1bfa:	2a 95       	dec	r18
    1bfc:	e9 f7       	brne	.-6      	; 0x1bf8 <__ftoa_engine+0x14c>
    1bfe:	10 c0       	rjmp	.+32     	; 0x1c20 <__ftoa_engine+0x174>
    1c00:	7d 93       	st	X+, r23
    1c02:	2a 95       	dec	r18
    1c04:	89 f6       	brne	.-94     	; 0x1ba8 <__ftoa_engine+0xfc>
    1c06:	06 94       	lsr	r0
    1c08:	97 95       	ror	r25
    1c0a:	67 95       	ror	r22
    1c0c:	37 95       	ror	r19
    1c0e:	17 95       	ror	r17
    1c10:	17 94       	ror	r1
    1c12:	e1 18       	sub	r14, r1
    1c14:	f1 0a       	sbc	r15, r17
    1c16:	43 0b       	sbc	r20, r19
    1c18:	56 0b       	sbc	r21, r22
    1c1a:	c9 0b       	sbc	r28, r25
    1c1c:	d0 09       	sbc	r29, r0
    1c1e:	98 f0       	brcs	.+38     	; 0x1c46 <__ftoa_engine+0x19a>
    1c20:	23 95       	inc	r18
    1c22:	7e 91       	ld	r23, -X
    1c24:	73 95       	inc	r23
    1c26:	7a 33       	cpi	r23, 0x3A	; 58
    1c28:	08 f0       	brcs	.+2      	; 0x1c2c <__ftoa_engine+0x180>
    1c2a:	70 e3       	ldi	r23, 0x30	; 48
    1c2c:	7c 93       	st	X, r23
    1c2e:	20 13       	cpse	r18, r16
    1c30:	b8 f7       	brcc	.-18     	; 0x1c20 <__ftoa_engine+0x174>
    1c32:	7e 91       	ld	r23, -X
    1c34:	70 61       	ori	r23, 0x10	; 16
    1c36:	7d 93       	st	X+, r23
    1c38:	30 f0       	brcs	.+12     	; 0x1c46 <__ftoa_engine+0x19a>
    1c3a:	83 95       	inc	r24
    1c3c:	71 e3       	ldi	r23, 0x31	; 49
    1c3e:	7d 93       	st	X+, r23
    1c40:	70 e3       	ldi	r23, 0x30	; 48
    1c42:	2a 95       	dec	r18
    1c44:	e1 f7       	brne	.-8      	; 0x1c3e <__ftoa_engine+0x192>
    1c46:	11 24       	eor	r1, r1
    1c48:	ef 90       	pop	r14
    1c4a:	ff 90       	pop	r15
    1c4c:	0f 91       	pop	r16
    1c4e:	1f 91       	pop	r17
    1c50:	cf 91       	pop	r28
    1c52:	df 91       	pop	r29
    1c54:	99 27       	eor	r25, r25
    1c56:	87 fd       	sbrc	r24, 7
    1c58:	90 95       	com	r25
    1c5a:	08 95       	ret

00001c5c <strnlen_P>:
    1c5c:	fc 01       	movw	r30, r24
    1c5e:	05 90       	lpm	r0, Z+
    1c60:	61 50       	subi	r22, 0x01	; 1
    1c62:	70 40       	sbci	r23, 0x00	; 0
    1c64:	01 10       	cpse	r0, r1
    1c66:	d8 f7       	brcc	.-10     	; 0x1c5e <strnlen_P+0x2>
    1c68:	80 95       	com	r24
    1c6a:	90 95       	com	r25
    1c6c:	8e 0f       	add	r24, r30
    1c6e:	9f 1f       	adc	r25, r31
    1c70:	08 95       	ret

00001c72 <strchr>:
    1c72:	fc 01       	movw	r30, r24
    1c74:	81 91       	ld	r24, Z+
    1c76:	86 17       	cp	r24, r22
    1c78:	21 f0       	breq	.+8      	; 0x1c82 <strchr+0x10>
    1c7a:	88 23       	and	r24, r24
    1c7c:	d9 f7       	brne	.-10     	; 0x1c74 <strchr+0x2>
    1c7e:	99 27       	eor	r25, r25
    1c80:	08 95       	ret
    1c82:	31 97       	sbiw	r30, 0x01	; 1
    1c84:	cf 01       	movw	r24, r30
    1c86:	08 95       	ret

00001c88 <strnlen>:
    1c88:	fc 01       	movw	r30, r24
    1c8a:	61 50       	subi	r22, 0x01	; 1
    1c8c:	70 40       	sbci	r23, 0x00	; 0
    1c8e:	01 90       	ld	r0, Z+
    1c90:	01 10       	cpse	r0, r1
    1c92:	d8 f7       	brcc	.-10     	; 0x1c8a <strnlen+0x2>
    1c94:	80 95       	com	r24
    1c96:	90 95       	com	r25
    1c98:	8e 0f       	add	r24, r30
    1c9a:	9f 1f       	adc	r25, r31
    1c9c:	08 95       	ret

00001c9e <fdevopen>:
    1c9e:	0f 93       	push	r16
    1ca0:	1f 93       	push	r17
    1ca2:	cf 93       	push	r28
    1ca4:	df 93       	push	r29
    1ca6:	00 97       	sbiw	r24, 0x00	; 0
    1ca8:	31 f4       	brne	.+12     	; 0x1cb6 <fdevopen+0x18>
    1caa:	61 15       	cp	r22, r1
    1cac:	71 05       	cpc	r23, r1
    1cae:	19 f4       	brne	.+6      	; 0x1cb6 <fdevopen+0x18>
    1cb0:	80 e0       	ldi	r24, 0x00	; 0
    1cb2:	90 e0       	ldi	r25, 0x00	; 0
    1cb4:	39 c0       	rjmp	.+114    	; 0x1d28 <fdevopen+0x8a>
    1cb6:	8b 01       	movw	r16, r22
    1cb8:	ec 01       	movw	r28, r24
    1cba:	6e e0       	ldi	r22, 0x0E	; 14
    1cbc:	70 e0       	ldi	r23, 0x00	; 0
    1cbe:	81 e0       	ldi	r24, 0x01	; 1
    1cc0:	90 e0       	ldi	r25, 0x00	; 0
    1cc2:	0c d1       	rcall	.+536    	; 0x1edc <calloc>
    1cc4:	fc 01       	movw	r30, r24
    1cc6:	89 2b       	or	r24, r25
    1cc8:	99 f3       	breq	.-26     	; 0x1cb0 <fdevopen+0x12>
    1cca:	80 e8       	ldi	r24, 0x80	; 128
    1ccc:	83 83       	std	Z+3, r24	; 0x03
    1cce:	01 15       	cp	r16, r1
    1cd0:	11 05       	cpc	r17, r1
    1cd2:	71 f0       	breq	.+28     	; 0x1cf0 <fdevopen+0x52>
    1cd4:	02 87       	std	Z+10, r16	; 0x0a
    1cd6:	13 87       	std	Z+11, r17	; 0x0b
    1cd8:	81 e8       	ldi	r24, 0x81	; 129
    1cda:	83 83       	std	Z+3, r24	; 0x03
    1cdc:	80 91 2a 20 	lds	r24, 0x202A	; 0x80202a <__iob>
    1ce0:	90 91 2b 20 	lds	r25, 0x202B	; 0x80202b <__iob+0x1>
    1ce4:	89 2b       	or	r24, r25
    1ce6:	21 f4       	brne	.+8      	; 0x1cf0 <fdevopen+0x52>
    1ce8:	e0 93 2a 20 	sts	0x202A, r30	; 0x80202a <__iob>
    1cec:	f0 93 2b 20 	sts	0x202B, r31	; 0x80202b <__iob+0x1>
    1cf0:	20 97       	sbiw	r28, 0x00	; 0
    1cf2:	c9 f0       	breq	.+50     	; 0x1d26 <fdevopen+0x88>
    1cf4:	c0 87       	std	Z+8, r28	; 0x08
    1cf6:	d1 87       	std	Z+9, r29	; 0x09
    1cf8:	83 81       	ldd	r24, Z+3	; 0x03
    1cfa:	82 60       	ori	r24, 0x02	; 2
    1cfc:	83 83       	std	Z+3, r24	; 0x03
    1cfe:	80 91 2c 20 	lds	r24, 0x202C	; 0x80202c <__iob+0x2>
    1d02:	90 91 2d 20 	lds	r25, 0x202D	; 0x80202d <__iob+0x3>
    1d06:	89 2b       	or	r24, r25
    1d08:	71 f4       	brne	.+28     	; 0x1d26 <fdevopen+0x88>
    1d0a:	e0 93 2c 20 	sts	0x202C, r30	; 0x80202c <__iob+0x2>
    1d0e:	f0 93 2d 20 	sts	0x202D, r31	; 0x80202d <__iob+0x3>
    1d12:	80 91 2e 20 	lds	r24, 0x202E	; 0x80202e <__iob+0x4>
    1d16:	90 91 2f 20 	lds	r25, 0x202F	; 0x80202f <__iob+0x5>
    1d1a:	89 2b       	or	r24, r25
    1d1c:	21 f4       	brne	.+8      	; 0x1d26 <fdevopen+0x88>
    1d1e:	e0 93 2e 20 	sts	0x202E, r30	; 0x80202e <__iob+0x4>
    1d22:	f0 93 2f 20 	sts	0x202F, r31	; 0x80202f <__iob+0x5>
    1d26:	cf 01       	movw	r24, r30
    1d28:	df 91       	pop	r29
    1d2a:	cf 91       	pop	r28
    1d2c:	1f 91       	pop	r17
    1d2e:	0f 91       	pop	r16
    1d30:	08 95       	ret

00001d32 <fputc>:
    1d32:	0f 93       	push	r16
    1d34:	1f 93       	push	r17
    1d36:	cf 93       	push	r28
    1d38:	df 93       	push	r29
    1d3a:	fb 01       	movw	r30, r22
    1d3c:	23 81       	ldd	r18, Z+3	; 0x03
    1d3e:	21 fd       	sbrc	r18, 1
    1d40:	03 c0       	rjmp	.+6      	; 0x1d48 <fputc+0x16>
    1d42:	8f ef       	ldi	r24, 0xFF	; 255
    1d44:	9f ef       	ldi	r25, 0xFF	; 255
    1d46:	2c c0       	rjmp	.+88     	; 0x1da0 <fputc+0x6e>
    1d48:	22 ff       	sbrs	r18, 2
    1d4a:	16 c0       	rjmp	.+44     	; 0x1d78 <fputc+0x46>
    1d4c:	46 81       	ldd	r20, Z+6	; 0x06
    1d4e:	57 81       	ldd	r21, Z+7	; 0x07
    1d50:	24 81       	ldd	r18, Z+4	; 0x04
    1d52:	35 81       	ldd	r19, Z+5	; 0x05
    1d54:	42 17       	cp	r20, r18
    1d56:	53 07       	cpc	r21, r19
    1d58:	44 f4       	brge	.+16     	; 0x1d6a <fputc+0x38>
    1d5a:	a0 81       	ld	r26, Z
    1d5c:	b1 81       	ldd	r27, Z+1	; 0x01
    1d5e:	9d 01       	movw	r18, r26
    1d60:	2f 5f       	subi	r18, 0xFF	; 255
    1d62:	3f 4f       	sbci	r19, 0xFF	; 255
    1d64:	20 83       	st	Z, r18
    1d66:	31 83       	std	Z+1, r19	; 0x01
    1d68:	8c 93       	st	X, r24
    1d6a:	26 81       	ldd	r18, Z+6	; 0x06
    1d6c:	37 81       	ldd	r19, Z+7	; 0x07
    1d6e:	2f 5f       	subi	r18, 0xFF	; 255
    1d70:	3f 4f       	sbci	r19, 0xFF	; 255
    1d72:	26 83       	std	Z+6, r18	; 0x06
    1d74:	37 83       	std	Z+7, r19	; 0x07
    1d76:	14 c0       	rjmp	.+40     	; 0x1da0 <fputc+0x6e>
    1d78:	8b 01       	movw	r16, r22
    1d7a:	ec 01       	movw	r28, r24
    1d7c:	fb 01       	movw	r30, r22
    1d7e:	00 84       	ldd	r0, Z+8	; 0x08
    1d80:	f1 85       	ldd	r31, Z+9	; 0x09
    1d82:	e0 2d       	mov	r30, r0
    1d84:	19 95       	eicall
    1d86:	89 2b       	or	r24, r25
    1d88:	e1 f6       	brne	.-72     	; 0x1d42 <fputc+0x10>
    1d8a:	d8 01       	movw	r26, r16
    1d8c:	16 96       	adiw	r26, 0x06	; 6
    1d8e:	8d 91       	ld	r24, X+
    1d90:	9c 91       	ld	r25, X
    1d92:	17 97       	sbiw	r26, 0x07	; 7
    1d94:	01 96       	adiw	r24, 0x01	; 1
    1d96:	16 96       	adiw	r26, 0x06	; 6
    1d98:	8d 93       	st	X+, r24
    1d9a:	9c 93       	st	X, r25
    1d9c:	17 97       	sbiw	r26, 0x07	; 7
    1d9e:	ce 01       	movw	r24, r28
    1da0:	df 91       	pop	r29
    1da2:	cf 91       	pop	r28
    1da4:	1f 91       	pop	r17
    1da6:	0f 91       	pop	r16
    1da8:	08 95       	ret

00001daa <printf>:
    1daa:	cf 93       	push	r28
    1dac:	df 93       	push	r29
    1dae:	cd b7       	in	r28, 0x3d	; 61
    1db0:	de b7       	in	r29, 0x3e	; 62
    1db2:	ae 01       	movw	r20, r28
    1db4:	4a 5f       	subi	r20, 0xFA	; 250
    1db6:	5f 4f       	sbci	r21, 0xFF	; 255
    1db8:	fa 01       	movw	r30, r20
    1dba:	61 91       	ld	r22, Z+
    1dbc:	71 91       	ld	r23, Z+
    1dbe:	af 01       	movw	r20, r30
    1dc0:	80 91 2c 20 	lds	r24, 0x202C	; 0x80202c <__iob+0x2>
    1dc4:	90 91 2d 20 	lds	r25, 0x202D	; 0x80202d <__iob+0x3>
    1dc8:	cc da       	rcall	.-2664   	; 0x1362 <vfprintf>
    1dca:	df 91       	pop	r29
    1dcc:	cf 91       	pop	r28
    1dce:	08 95       	ret

00001dd0 <sprintf>:
    1dd0:	0f 93       	push	r16
    1dd2:	1f 93       	push	r17
    1dd4:	cf 93       	push	r28
    1dd6:	df 93       	push	r29
    1dd8:	cd b7       	in	r28, 0x3d	; 61
    1dda:	de b7       	in	r29, 0x3e	; 62
    1ddc:	2e 97       	sbiw	r28, 0x0e	; 14
    1dde:	cd bf       	out	0x3d, r28	; 61
    1de0:	de bf       	out	0x3e, r29	; 62
    1de2:	0e 89       	ldd	r16, Y+22	; 0x16
    1de4:	1f 89       	ldd	r17, Y+23	; 0x17
    1de6:	86 e0       	ldi	r24, 0x06	; 6
    1de8:	8c 83       	std	Y+4, r24	; 0x04
    1dea:	09 83       	std	Y+1, r16	; 0x01
    1dec:	1a 83       	std	Y+2, r17	; 0x02
    1dee:	8f ef       	ldi	r24, 0xFF	; 255
    1df0:	9f e7       	ldi	r25, 0x7F	; 127
    1df2:	8d 83       	std	Y+5, r24	; 0x05
    1df4:	9e 83       	std	Y+6, r25	; 0x06
    1df6:	ae 01       	movw	r20, r28
    1df8:	46 5e       	subi	r20, 0xE6	; 230
    1dfa:	5f 4f       	sbci	r21, 0xFF	; 255
    1dfc:	68 8d       	ldd	r22, Y+24	; 0x18
    1dfe:	79 8d       	ldd	r23, Y+25	; 0x19
    1e00:	ce 01       	movw	r24, r28
    1e02:	01 96       	adiw	r24, 0x01	; 1
    1e04:	ae da       	rcall	.-2724   	; 0x1362 <vfprintf>
    1e06:	ef 81       	ldd	r30, Y+7	; 0x07
    1e08:	f8 85       	ldd	r31, Y+8	; 0x08
    1e0a:	e0 0f       	add	r30, r16
    1e0c:	f1 1f       	adc	r31, r17
    1e0e:	10 82       	st	Z, r1
    1e10:	2e 96       	adiw	r28, 0x0e	; 14
    1e12:	cd bf       	out	0x3d, r28	; 61
    1e14:	de bf       	out	0x3e, r29	; 62
    1e16:	df 91       	pop	r29
    1e18:	cf 91       	pop	r28
    1e1a:	1f 91       	pop	r17
    1e1c:	0f 91       	pop	r16
    1e1e:	08 95       	ret

00001e20 <__ultoa_invert>:
    1e20:	fa 01       	movw	r30, r20
    1e22:	aa 27       	eor	r26, r26
    1e24:	28 30       	cpi	r18, 0x08	; 8
    1e26:	51 f1       	breq	.+84     	; 0x1e7c <__ultoa_invert+0x5c>
    1e28:	20 31       	cpi	r18, 0x10	; 16
    1e2a:	81 f1       	breq	.+96     	; 0x1e8c <__ultoa_invert+0x6c>
    1e2c:	e8 94       	clt
    1e2e:	6f 93       	push	r22
    1e30:	6e 7f       	andi	r22, 0xFE	; 254
    1e32:	6e 5f       	subi	r22, 0xFE	; 254
    1e34:	7f 4f       	sbci	r23, 0xFF	; 255
    1e36:	8f 4f       	sbci	r24, 0xFF	; 255
    1e38:	9f 4f       	sbci	r25, 0xFF	; 255
    1e3a:	af 4f       	sbci	r26, 0xFF	; 255
    1e3c:	b1 e0       	ldi	r27, 0x01	; 1
    1e3e:	3e d0       	rcall	.+124    	; 0x1ebc <__ultoa_invert+0x9c>
    1e40:	b4 e0       	ldi	r27, 0x04	; 4
    1e42:	3c d0       	rcall	.+120    	; 0x1ebc <__ultoa_invert+0x9c>
    1e44:	67 0f       	add	r22, r23
    1e46:	78 1f       	adc	r23, r24
    1e48:	89 1f       	adc	r24, r25
    1e4a:	9a 1f       	adc	r25, r26
    1e4c:	a1 1d       	adc	r26, r1
    1e4e:	68 0f       	add	r22, r24
    1e50:	79 1f       	adc	r23, r25
    1e52:	8a 1f       	adc	r24, r26
    1e54:	91 1d       	adc	r25, r1
    1e56:	a1 1d       	adc	r26, r1
    1e58:	6a 0f       	add	r22, r26
    1e5a:	71 1d       	adc	r23, r1
    1e5c:	81 1d       	adc	r24, r1
    1e5e:	91 1d       	adc	r25, r1
    1e60:	a1 1d       	adc	r26, r1
    1e62:	20 d0       	rcall	.+64     	; 0x1ea4 <__ultoa_invert+0x84>
    1e64:	09 f4       	brne	.+2      	; 0x1e68 <__ultoa_invert+0x48>
    1e66:	68 94       	set
    1e68:	3f 91       	pop	r19
    1e6a:	2a e0       	ldi	r18, 0x0A	; 10
    1e6c:	26 9f       	mul	r18, r22
    1e6e:	11 24       	eor	r1, r1
    1e70:	30 19       	sub	r19, r0
    1e72:	30 5d       	subi	r19, 0xD0	; 208
    1e74:	31 93       	st	Z+, r19
    1e76:	de f6       	brtc	.-74     	; 0x1e2e <__ultoa_invert+0xe>
    1e78:	cf 01       	movw	r24, r30
    1e7a:	08 95       	ret
    1e7c:	46 2f       	mov	r20, r22
    1e7e:	47 70       	andi	r20, 0x07	; 7
    1e80:	40 5d       	subi	r20, 0xD0	; 208
    1e82:	41 93       	st	Z+, r20
    1e84:	b3 e0       	ldi	r27, 0x03	; 3
    1e86:	0f d0       	rcall	.+30     	; 0x1ea6 <__ultoa_invert+0x86>
    1e88:	c9 f7       	brne	.-14     	; 0x1e7c <__ultoa_invert+0x5c>
    1e8a:	f6 cf       	rjmp	.-20     	; 0x1e78 <__ultoa_invert+0x58>
    1e8c:	46 2f       	mov	r20, r22
    1e8e:	4f 70       	andi	r20, 0x0F	; 15
    1e90:	40 5d       	subi	r20, 0xD0	; 208
    1e92:	4a 33       	cpi	r20, 0x3A	; 58
    1e94:	18 f0       	brcs	.+6      	; 0x1e9c <__ultoa_invert+0x7c>
    1e96:	49 5d       	subi	r20, 0xD9	; 217
    1e98:	31 fd       	sbrc	r19, 1
    1e9a:	40 52       	subi	r20, 0x20	; 32
    1e9c:	41 93       	st	Z+, r20
    1e9e:	02 d0       	rcall	.+4      	; 0x1ea4 <__ultoa_invert+0x84>
    1ea0:	a9 f7       	brne	.-22     	; 0x1e8c <__ultoa_invert+0x6c>
    1ea2:	ea cf       	rjmp	.-44     	; 0x1e78 <__ultoa_invert+0x58>
    1ea4:	b4 e0       	ldi	r27, 0x04	; 4
    1ea6:	a6 95       	lsr	r26
    1ea8:	97 95       	ror	r25
    1eaa:	87 95       	ror	r24
    1eac:	77 95       	ror	r23
    1eae:	67 95       	ror	r22
    1eb0:	ba 95       	dec	r27
    1eb2:	c9 f7       	brne	.-14     	; 0x1ea6 <__ultoa_invert+0x86>
    1eb4:	00 97       	sbiw	r24, 0x00	; 0
    1eb6:	61 05       	cpc	r22, r1
    1eb8:	71 05       	cpc	r23, r1
    1eba:	08 95       	ret
    1ebc:	9b 01       	movw	r18, r22
    1ebe:	ac 01       	movw	r20, r24
    1ec0:	0a 2e       	mov	r0, r26
    1ec2:	06 94       	lsr	r0
    1ec4:	57 95       	ror	r21
    1ec6:	47 95       	ror	r20
    1ec8:	37 95       	ror	r19
    1eca:	27 95       	ror	r18
    1ecc:	ba 95       	dec	r27
    1ece:	c9 f7       	brne	.-14     	; 0x1ec2 <__ultoa_invert+0xa2>
    1ed0:	62 0f       	add	r22, r18
    1ed2:	73 1f       	adc	r23, r19
    1ed4:	84 1f       	adc	r24, r20
    1ed6:	95 1f       	adc	r25, r21
    1ed8:	a0 1d       	adc	r26, r0
    1eda:	08 95       	ret

00001edc <calloc>:
    1edc:	0f 93       	push	r16
    1ede:	1f 93       	push	r17
    1ee0:	cf 93       	push	r28
    1ee2:	df 93       	push	r29
    1ee4:	86 9f       	mul	r24, r22
    1ee6:	80 01       	movw	r16, r0
    1ee8:	87 9f       	mul	r24, r23
    1eea:	10 0d       	add	r17, r0
    1eec:	96 9f       	mul	r25, r22
    1eee:	10 0d       	add	r17, r0
    1ef0:	11 24       	eor	r1, r1
    1ef2:	c8 01       	movw	r24, r16
    1ef4:	0d d0       	rcall	.+26     	; 0x1f10 <malloc>
    1ef6:	ec 01       	movw	r28, r24
    1ef8:	00 97       	sbiw	r24, 0x00	; 0
    1efa:	21 f0       	breq	.+8      	; 0x1f04 <calloc+0x28>
    1efc:	a8 01       	movw	r20, r16
    1efe:	60 e0       	ldi	r22, 0x00	; 0
    1f00:	70 e0       	ldi	r23, 0x00	; 0
    1f02:	27 d1       	rcall	.+590    	; 0x2152 <memset>
    1f04:	ce 01       	movw	r24, r28
    1f06:	df 91       	pop	r29
    1f08:	cf 91       	pop	r28
    1f0a:	1f 91       	pop	r17
    1f0c:	0f 91       	pop	r16
    1f0e:	08 95       	ret

00001f10 <malloc>:
    1f10:	0f 93       	push	r16
    1f12:	1f 93       	push	r17
    1f14:	cf 93       	push	r28
    1f16:	df 93       	push	r29
    1f18:	82 30       	cpi	r24, 0x02	; 2
    1f1a:	91 05       	cpc	r25, r1
    1f1c:	10 f4       	brcc	.+4      	; 0x1f22 <malloc+0x12>
    1f1e:	82 e0       	ldi	r24, 0x02	; 2
    1f20:	90 e0       	ldi	r25, 0x00	; 0
    1f22:	e0 91 32 20 	lds	r30, 0x2032	; 0x802032 <__flp>
    1f26:	f0 91 33 20 	lds	r31, 0x2033	; 0x802033 <__flp+0x1>
    1f2a:	20 e0       	ldi	r18, 0x00	; 0
    1f2c:	30 e0       	ldi	r19, 0x00	; 0
    1f2e:	a0 e0       	ldi	r26, 0x00	; 0
    1f30:	b0 e0       	ldi	r27, 0x00	; 0
    1f32:	30 97       	sbiw	r30, 0x00	; 0
    1f34:	19 f1       	breq	.+70     	; 0x1f7c <malloc+0x6c>
    1f36:	40 81       	ld	r20, Z
    1f38:	51 81       	ldd	r21, Z+1	; 0x01
    1f3a:	02 81       	ldd	r16, Z+2	; 0x02
    1f3c:	13 81       	ldd	r17, Z+3	; 0x03
    1f3e:	48 17       	cp	r20, r24
    1f40:	59 07       	cpc	r21, r25
    1f42:	c8 f0       	brcs	.+50     	; 0x1f76 <malloc+0x66>
    1f44:	84 17       	cp	r24, r20
    1f46:	95 07       	cpc	r25, r21
    1f48:	69 f4       	brne	.+26     	; 0x1f64 <malloc+0x54>
    1f4a:	10 97       	sbiw	r26, 0x00	; 0
    1f4c:	31 f0       	breq	.+12     	; 0x1f5a <malloc+0x4a>
    1f4e:	12 96       	adiw	r26, 0x02	; 2
    1f50:	0c 93       	st	X, r16
    1f52:	12 97       	sbiw	r26, 0x02	; 2
    1f54:	13 96       	adiw	r26, 0x03	; 3
    1f56:	1c 93       	st	X, r17
    1f58:	27 c0       	rjmp	.+78     	; 0x1fa8 <malloc+0x98>
    1f5a:	00 93 32 20 	sts	0x2032, r16	; 0x802032 <__flp>
    1f5e:	10 93 33 20 	sts	0x2033, r17	; 0x802033 <__flp+0x1>
    1f62:	22 c0       	rjmp	.+68     	; 0x1fa8 <malloc+0x98>
    1f64:	21 15       	cp	r18, r1
    1f66:	31 05       	cpc	r19, r1
    1f68:	19 f0       	breq	.+6      	; 0x1f70 <malloc+0x60>
    1f6a:	42 17       	cp	r20, r18
    1f6c:	53 07       	cpc	r21, r19
    1f6e:	18 f4       	brcc	.+6      	; 0x1f76 <malloc+0x66>
    1f70:	9a 01       	movw	r18, r20
    1f72:	bd 01       	movw	r22, r26
    1f74:	ef 01       	movw	r28, r30
    1f76:	df 01       	movw	r26, r30
    1f78:	f8 01       	movw	r30, r16
    1f7a:	db cf       	rjmp	.-74     	; 0x1f32 <malloc+0x22>
    1f7c:	21 15       	cp	r18, r1
    1f7e:	31 05       	cpc	r19, r1
    1f80:	f9 f0       	breq	.+62     	; 0x1fc0 <malloc+0xb0>
    1f82:	28 1b       	sub	r18, r24
    1f84:	39 0b       	sbc	r19, r25
    1f86:	24 30       	cpi	r18, 0x04	; 4
    1f88:	31 05       	cpc	r19, r1
    1f8a:	80 f4       	brcc	.+32     	; 0x1fac <malloc+0x9c>
    1f8c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f8e:	9b 81       	ldd	r25, Y+3	; 0x03
    1f90:	61 15       	cp	r22, r1
    1f92:	71 05       	cpc	r23, r1
    1f94:	21 f0       	breq	.+8      	; 0x1f9e <malloc+0x8e>
    1f96:	fb 01       	movw	r30, r22
    1f98:	82 83       	std	Z+2, r24	; 0x02
    1f9a:	93 83       	std	Z+3, r25	; 0x03
    1f9c:	04 c0       	rjmp	.+8      	; 0x1fa6 <malloc+0x96>
    1f9e:	80 93 32 20 	sts	0x2032, r24	; 0x802032 <__flp>
    1fa2:	90 93 33 20 	sts	0x2033, r25	; 0x802033 <__flp+0x1>
    1fa6:	fe 01       	movw	r30, r28
    1fa8:	32 96       	adiw	r30, 0x02	; 2
    1faa:	44 c0       	rjmp	.+136    	; 0x2034 <malloc+0x124>
    1fac:	fe 01       	movw	r30, r28
    1fae:	e2 0f       	add	r30, r18
    1fb0:	f3 1f       	adc	r31, r19
    1fb2:	81 93       	st	Z+, r24
    1fb4:	91 93       	st	Z+, r25
    1fb6:	22 50       	subi	r18, 0x02	; 2
    1fb8:	31 09       	sbc	r19, r1
    1fba:	28 83       	st	Y, r18
    1fbc:	39 83       	std	Y+1, r19	; 0x01
    1fbe:	3a c0       	rjmp	.+116    	; 0x2034 <malloc+0x124>
    1fc0:	20 91 30 20 	lds	r18, 0x2030	; 0x802030 <__brkval>
    1fc4:	30 91 31 20 	lds	r19, 0x2031	; 0x802031 <__brkval+0x1>
    1fc8:	23 2b       	or	r18, r19
    1fca:	41 f4       	brne	.+16     	; 0x1fdc <malloc+0xcc>
    1fcc:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    1fd0:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    1fd4:	20 93 30 20 	sts	0x2030, r18	; 0x802030 <__brkval>
    1fd8:	30 93 31 20 	sts	0x2031, r19	; 0x802031 <__brkval+0x1>
    1fdc:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
    1fe0:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
    1fe4:	21 15       	cp	r18, r1
    1fe6:	31 05       	cpc	r19, r1
    1fe8:	41 f4       	brne	.+16     	; 0x1ffa <malloc+0xea>
    1fea:	2d b7       	in	r18, 0x3d	; 61
    1fec:	3e b7       	in	r19, 0x3e	; 62
    1fee:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    1ff2:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    1ff6:	24 1b       	sub	r18, r20
    1ff8:	35 0b       	sbc	r19, r21
    1ffa:	e0 91 30 20 	lds	r30, 0x2030	; 0x802030 <__brkval>
    1ffe:	f0 91 31 20 	lds	r31, 0x2031	; 0x802031 <__brkval+0x1>
    2002:	e2 17       	cp	r30, r18
    2004:	f3 07       	cpc	r31, r19
    2006:	a0 f4       	brcc	.+40     	; 0x2030 <malloc+0x120>
    2008:	2e 1b       	sub	r18, r30
    200a:	3f 0b       	sbc	r19, r31
    200c:	28 17       	cp	r18, r24
    200e:	39 07       	cpc	r19, r25
    2010:	78 f0       	brcs	.+30     	; 0x2030 <malloc+0x120>
    2012:	ac 01       	movw	r20, r24
    2014:	4e 5f       	subi	r20, 0xFE	; 254
    2016:	5f 4f       	sbci	r21, 0xFF	; 255
    2018:	24 17       	cp	r18, r20
    201a:	35 07       	cpc	r19, r21
    201c:	48 f0       	brcs	.+18     	; 0x2030 <malloc+0x120>
    201e:	4e 0f       	add	r20, r30
    2020:	5f 1f       	adc	r21, r31
    2022:	40 93 30 20 	sts	0x2030, r20	; 0x802030 <__brkval>
    2026:	50 93 31 20 	sts	0x2031, r21	; 0x802031 <__brkval+0x1>
    202a:	81 93       	st	Z+, r24
    202c:	91 93       	st	Z+, r25
    202e:	02 c0       	rjmp	.+4      	; 0x2034 <malloc+0x124>
    2030:	e0 e0       	ldi	r30, 0x00	; 0
    2032:	f0 e0       	ldi	r31, 0x00	; 0
    2034:	cf 01       	movw	r24, r30
    2036:	df 91       	pop	r29
    2038:	cf 91       	pop	r28
    203a:	1f 91       	pop	r17
    203c:	0f 91       	pop	r16
    203e:	08 95       	ret

00002040 <free>:
    2040:	cf 93       	push	r28
    2042:	df 93       	push	r29
    2044:	00 97       	sbiw	r24, 0x00	; 0
    2046:	09 f4       	brne	.+2      	; 0x204a <free+0xa>
    2048:	81 c0       	rjmp	.+258    	; 0x214c <free+0x10c>
    204a:	fc 01       	movw	r30, r24
    204c:	32 97       	sbiw	r30, 0x02	; 2
    204e:	12 82       	std	Z+2, r1	; 0x02
    2050:	13 82       	std	Z+3, r1	; 0x03
    2052:	a0 91 32 20 	lds	r26, 0x2032	; 0x802032 <__flp>
    2056:	b0 91 33 20 	lds	r27, 0x2033	; 0x802033 <__flp+0x1>
    205a:	10 97       	sbiw	r26, 0x00	; 0
    205c:	81 f4       	brne	.+32     	; 0x207e <free+0x3e>
    205e:	20 81       	ld	r18, Z
    2060:	31 81       	ldd	r19, Z+1	; 0x01
    2062:	82 0f       	add	r24, r18
    2064:	93 1f       	adc	r25, r19
    2066:	20 91 30 20 	lds	r18, 0x2030	; 0x802030 <__brkval>
    206a:	30 91 31 20 	lds	r19, 0x2031	; 0x802031 <__brkval+0x1>
    206e:	28 17       	cp	r18, r24
    2070:	39 07       	cpc	r19, r25
    2072:	51 f5       	brne	.+84     	; 0x20c8 <free+0x88>
    2074:	e0 93 30 20 	sts	0x2030, r30	; 0x802030 <__brkval>
    2078:	f0 93 31 20 	sts	0x2031, r31	; 0x802031 <__brkval+0x1>
    207c:	67 c0       	rjmp	.+206    	; 0x214c <free+0x10c>
    207e:	ed 01       	movw	r28, r26
    2080:	20 e0       	ldi	r18, 0x00	; 0
    2082:	30 e0       	ldi	r19, 0x00	; 0
    2084:	ce 17       	cp	r28, r30
    2086:	df 07       	cpc	r29, r31
    2088:	40 f4       	brcc	.+16     	; 0x209a <free+0x5a>
    208a:	4a 81       	ldd	r20, Y+2	; 0x02
    208c:	5b 81       	ldd	r21, Y+3	; 0x03
    208e:	9e 01       	movw	r18, r28
    2090:	41 15       	cp	r20, r1
    2092:	51 05       	cpc	r21, r1
    2094:	f1 f0       	breq	.+60     	; 0x20d2 <free+0x92>
    2096:	ea 01       	movw	r28, r20
    2098:	f5 cf       	rjmp	.-22     	; 0x2084 <free+0x44>
    209a:	c2 83       	std	Z+2, r28	; 0x02
    209c:	d3 83       	std	Z+3, r29	; 0x03
    209e:	40 81       	ld	r20, Z
    20a0:	51 81       	ldd	r21, Z+1	; 0x01
    20a2:	84 0f       	add	r24, r20
    20a4:	95 1f       	adc	r25, r21
    20a6:	c8 17       	cp	r28, r24
    20a8:	d9 07       	cpc	r29, r25
    20aa:	59 f4       	brne	.+22     	; 0x20c2 <free+0x82>
    20ac:	88 81       	ld	r24, Y
    20ae:	99 81       	ldd	r25, Y+1	; 0x01
    20b0:	84 0f       	add	r24, r20
    20b2:	95 1f       	adc	r25, r21
    20b4:	02 96       	adiw	r24, 0x02	; 2
    20b6:	80 83       	st	Z, r24
    20b8:	91 83       	std	Z+1, r25	; 0x01
    20ba:	8a 81       	ldd	r24, Y+2	; 0x02
    20bc:	9b 81       	ldd	r25, Y+3	; 0x03
    20be:	82 83       	std	Z+2, r24	; 0x02
    20c0:	93 83       	std	Z+3, r25	; 0x03
    20c2:	21 15       	cp	r18, r1
    20c4:	31 05       	cpc	r19, r1
    20c6:	29 f4       	brne	.+10     	; 0x20d2 <free+0x92>
    20c8:	e0 93 32 20 	sts	0x2032, r30	; 0x802032 <__flp>
    20cc:	f0 93 33 20 	sts	0x2033, r31	; 0x802033 <__flp+0x1>
    20d0:	3d c0       	rjmp	.+122    	; 0x214c <free+0x10c>
    20d2:	e9 01       	movw	r28, r18
    20d4:	ea 83       	std	Y+2, r30	; 0x02
    20d6:	fb 83       	std	Y+3, r31	; 0x03
    20d8:	49 91       	ld	r20, Y+
    20da:	59 91       	ld	r21, Y+
    20dc:	c4 0f       	add	r28, r20
    20de:	d5 1f       	adc	r29, r21
    20e0:	ec 17       	cp	r30, r28
    20e2:	fd 07       	cpc	r31, r29
    20e4:	61 f4       	brne	.+24     	; 0x20fe <free+0xbe>
    20e6:	80 81       	ld	r24, Z
    20e8:	91 81       	ldd	r25, Z+1	; 0x01
    20ea:	84 0f       	add	r24, r20
    20ec:	95 1f       	adc	r25, r21
    20ee:	02 96       	adiw	r24, 0x02	; 2
    20f0:	e9 01       	movw	r28, r18
    20f2:	88 83       	st	Y, r24
    20f4:	99 83       	std	Y+1, r25	; 0x01
    20f6:	82 81       	ldd	r24, Z+2	; 0x02
    20f8:	93 81       	ldd	r25, Z+3	; 0x03
    20fa:	8a 83       	std	Y+2, r24	; 0x02
    20fc:	9b 83       	std	Y+3, r25	; 0x03
    20fe:	e0 e0       	ldi	r30, 0x00	; 0
    2100:	f0 e0       	ldi	r31, 0x00	; 0
    2102:	12 96       	adiw	r26, 0x02	; 2
    2104:	8d 91       	ld	r24, X+
    2106:	9c 91       	ld	r25, X
    2108:	13 97       	sbiw	r26, 0x03	; 3
    210a:	00 97       	sbiw	r24, 0x00	; 0
    210c:	19 f0       	breq	.+6      	; 0x2114 <free+0xd4>
    210e:	fd 01       	movw	r30, r26
    2110:	dc 01       	movw	r26, r24
    2112:	f7 cf       	rjmp	.-18     	; 0x2102 <free+0xc2>
    2114:	8d 91       	ld	r24, X+
    2116:	9c 91       	ld	r25, X
    2118:	11 97       	sbiw	r26, 0x01	; 1
    211a:	9d 01       	movw	r18, r26
    211c:	2e 5f       	subi	r18, 0xFE	; 254
    211e:	3f 4f       	sbci	r19, 0xFF	; 255
    2120:	82 0f       	add	r24, r18
    2122:	93 1f       	adc	r25, r19
    2124:	20 91 30 20 	lds	r18, 0x2030	; 0x802030 <__brkval>
    2128:	30 91 31 20 	lds	r19, 0x2031	; 0x802031 <__brkval+0x1>
    212c:	28 17       	cp	r18, r24
    212e:	39 07       	cpc	r19, r25
    2130:	69 f4       	brne	.+26     	; 0x214c <free+0x10c>
    2132:	30 97       	sbiw	r30, 0x00	; 0
    2134:	29 f4       	brne	.+10     	; 0x2140 <free+0x100>
    2136:	10 92 32 20 	sts	0x2032, r1	; 0x802032 <__flp>
    213a:	10 92 33 20 	sts	0x2033, r1	; 0x802033 <__flp+0x1>
    213e:	02 c0       	rjmp	.+4      	; 0x2144 <free+0x104>
    2140:	12 82       	std	Z+2, r1	; 0x02
    2142:	13 82       	std	Z+3, r1	; 0x03
    2144:	a0 93 30 20 	sts	0x2030, r26	; 0x802030 <__brkval>
    2148:	b0 93 31 20 	sts	0x2031, r27	; 0x802031 <__brkval+0x1>
    214c:	df 91       	pop	r29
    214e:	cf 91       	pop	r28
    2150:	08 95       	ret

00002152 <memset>:
    2152:	dc 01       	movw	r26, r24
    2154:	01 c0       	rjmp	.+2      	; 0x2158 <memset+0x6>
    2156:	6d 93       	st	X+, r22
    2158:	41 50       	subi	r20, 0x01	; 1
    215a:	50 40       	sbci	r21, 0x00	; 0
    215c:	e0 f7       	brcc	.-8      	; 0x2156 <memset+0x4>
    215e:	08 95       	ret

00002160 <_exit>:
    2160:	f8 94       	cli

00002162 <__stop_program>:
    2162:	ff cf       	rjmp	.-2      	; 0x2162 <__stop_program>
