# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do fpga_workbench_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Source/fpga_workbench {C:/Source/fpga_workbench/DE0_Nano.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:51 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Source/fpga_workbench" C:/Source/fpga_workbench/DE0_Nano.v 
# -- Compiling module DE0_Nano
# 
# Top level modules:
# 	DE0_Nano
# End time: 17:31:51 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Source/fpga_workbench {C:/Source/fpga_workbench/ram1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:51 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Source/fpga_workbench" C:/Source/fpga_workbench/ram1.v 
# -- Compiling module ram1
# 
# Top level modules:
# 	ram1
# End time: 17:31:51 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Source/fpga_workbench {C:/Source/fpga_workbench/chip8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:51 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Source/fpga_workbench" C:/Source/fpga_workbench/chip8.v 
# -- Compiling module chip8
# 
# Top level modules:
# 	chip8
# End time: 17:31:51 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Source/fpga_workbench {C:/Source/fpga_workbench/chip8_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:51 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Source/fpga_workbench" C:/Source/fpga_workbench/chip8_tb.v 
# -- Compiling module chip8_tb
# 
# Top level modules:
# 	chip8_tb
# End time: 17:31:51 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  chip8_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" chip8_tb 
# Start time: 17:31:51 on Nov 25,2019
# Loading work.chip8_tb
# Loading work.chip8
# Loading work.ram1
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Reset did not put register_0 to 0
# ** Note: $stop    : C:/Source/fpga_workbench/chip8_tb.v(67)
#    Time: 250 ps  Iteration: 0  Instance: /chip8_tb
# Break in Module chip8_tb at C:/Source/fpga_workbench/chip8_tb.v line 67
restart -f
add wave -position end sim:/chip8_tb/cpu/*
run
run
run
# Reset did not put register_0 to 0
# ** Note: $stop    : C:/Source/fpga_workbench/chip8_tb.v(67)
#    Time: 250 ps  Iteration: 0  Instance: /chip8_tb
# Break in Module chip8_tb at C:/Source/fpga_workbench/chip8_tb.v line 67
run
run
run
run
run
run
run
restart -f
run
mem load -filltype value -filldata {00000001 } -fillradix symbolic /chip8_tb/RAM1/altsyncram_component/m_default/altsyncram_inst/mem_data(0)
mem load -filltype value -filldata {00000010 } -fillradix symbolic /chip8_tb/RAM1/altsyncram_component/m_default/altsyncram_inst/mem_data(1)
mem load -filltype value -filldata {00000011 } -fillradix symbolic /chip8_tb/RAM1/altsyncram_component/m_default/altsyncram_inst/mem_data(2)
mem load -filltype value -filldata {00000100 } -fillradix symbolic /chip8_tb/RAM1/altsyncram_component/m_default/altsyncram_inst/mem_data(3)
run
run
# Reset did not put register_0 to 0
# ** Note: $stop    : C:/Source/fpga_workbench/chip8_tb.v(67)
#    Time: 250 ps  Iteration: 0  Instance: /chip8_tb
# Break in Module chip8_tb at C:/Source/fpga_workbench/chip8_tb.v line 67
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 17:43:38 on Nov 25,2019, Elapsed time: 0:11:47
# Errors: 0, Warnings: 0
