// Seed: 2015419558
module module_0;
  uwire id_1, id_2, id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2,
    output supply1 id_3
    , id_13,
    output supply0 id_4,
    output supply1 id_5,
    output wand id_6,
    input supply1 id_7,
    input tri id_8,
    output wand id_9,
    input supply1 id_10,
    output wand id_11
);
  assign id_1 = 1;
  module_0();
endmodule
module module_2 (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wor id_5,
    input tri id_6,
    input supply0 id_7,
    input wand id_8,
    input uwire id_9,
    input uwire id_10,
    output wire id_11,
    input uwire id_12
    , id_23,
    input tri0 id_13,
    output tri0 id_14,
    input supply0 id_15,
    output supply0 id_16,
    input supply0 id_17,
    input wand id_18,
    input uwire id_19,
    input tri0 id_20,
    input supply1 id_21
);
  module_0();
endmodule
