INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2458] undeclared symbol ReadData2_IDEX, assumed default net type wire [D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/RISC_V_Processor.v:116]
INFO: [VRFC 10-2458] undeclared symbol ReadData1_IDEX, assumed default net type wire [D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/RISC_V_Processor.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/immediate_data_extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_data_extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/instruction_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/top_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sim_1/new/tb_RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RISC_V_Processor
