Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon May 27 15:26:36 2024
| Host         : DESKTOP-845QQM1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Main_Controller_timing_summary_routed.rpt -rpx Main_Controller_timing_summary_routed.rpx
| Design       : Main_Controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.948        0.000                      0                 1014        0.178        0.000                      0                 1014        4.500        0.000                       0                   532  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.948        0.000                      0                 1014        0.178        0.000                      0                 1014        4.500        0.000                       0                   532  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 auto_inst/pwm_counters_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_inst/pwm_counters_reg[3][28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.092ns (23.423%)  route 3.570ns (76.577%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.615     5.136    auto_inst/CLK
    SLICE_X7Y25          FDRE                                         r  auto_inst/pwm_counters_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  auto_inst/pwm_counters_reg[3][20]/Q
                         net (fo=7, routed)           1.865     7.457    auto_inst/pwm_counters_reg[3]_2[20]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.581 r  auto_inst/pwm_counters_reg[3]0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.581    auto_inst/pwm_counters_reg[3]0_carry__1_i_6_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.979 r  auto_inst/pwm_counters_reg[3]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.979    auto_inst/pwm_counters_reg[3]0_carry__1_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  auto_inst/pwm_counters_reg[3]0_carry__2/CO[3]
                         net (fo=31, routed)          1.705     9.798    auto_inst/pwm_counters_reg[3]0_carry__2_n_0
    SLICE_X7Y27          FDRE                                         r  auto_inst/pwm_counters_reg[3][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.503    14.844    auto_inst/CLK
    SLICE_X7Y27          FDRE                                         r  auto_inst/pwm_counters_reg[3][28]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y27          FDRE (Setup_fdre_C_R)       -0.335    14.747    auto_inst/pwm_counters_reg[3][28]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 auto_inst/pwm_counters_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_inst/pwm_counters_reg[3][29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.092ns (23.423%)  route 3.570ns (76.577%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.615     5.136    auto_inst/CLK
    SLICE_X7Y25          FDRE                                         r  auto_inst/pwm_counters_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  auto_inst/pwm_counters_reg[3][20]/Q
                         net (fo=7, routed)           1.865     7.457    auto_inst/pwm_counters_reg[3]_2[20]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.581 r  auto_inst/pwm_counters_reg[3]0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.581    auto_inst/pwm_counters_reg[3]0_carry__1_i_6_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.979 r  auto_inst/pwm_counters_reg[3]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.979    auto_inst/pwm_counters_reg[3]0_carry__1_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  auto_inst/pwm_counters_reg[3]0_carry__2/CO[3]
                         net (fo=31, routed)          1.705     9.798    auto_inst/pwm_counters_reg[3]0_carry__2_n_0
    SLICE_X7Y27          FDRE                                         r  auto_inst/pwm_counters_reg[3][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.503    14.844    auto_inst/CLK
    SLICE_X7Y27          FDRE                                         r  auto_inst/pwm_counters_reg[3][29]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y27          FDRE (Setup_fdre_C_R)       -0.335    14.747    auto_inst/pwm_counters_reg[3][29]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 auto_inst/pwm_counters_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_inst/pwm_counters_reg[3][30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.092ns (23.423%)  route 3.570ns (76.577%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.615     5.136    auto_inst/CLK
    SLICE_X7Y25          FDRE                                         r  auto_inst/pwm_counters_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  auto_inst/pwm_counters_reg[3][20]/Q
                         net (fo=7, routed)           1.865     7.457    auto_inst/pwm_counters_reg[3]_2[20]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.581 r  auto_inst/pwm_counters_reg[3]0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.581    auto_inst/pwm_counters_reg[3]0_carry__1_i_6_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.979 r  auto_inst/pwm_counters_reg[3]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.979    auto_inst/pwm_counters_reg[3]0_carry__1_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  auto_inst/pwm_counters_reg[3]0_carry__2/CO[3]
                         net (fo=31, routed)          1.705     9.798    auto_inst/pwm_counters_reg[3]0_carry__2_n_0
    SLICE_X7Y27          FDRE                                         r  auto_inst/pwm_counters_reg[3][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.503    14.844    auto_inst/CLK
    SLICE_X7Y27          FDRE                                         r  auto_inst/pwm_counters_reg[3][30]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y27          FDRE (Setup_fdre_C_R)       -0.335    14.747    auto_inst/pwm_counters_reg[3][30]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 auto_inst/pwm_counters_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_inst/pwm_counters_reg[3][24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.092ns (24.139%)  route 3.432ns (75.861%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.615     5.136    auto_inst/CLK
    SLICE_X7Y25          FDRE                                         r  auto_inst/pwm_counters_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  auto_inst/pwm_counters_reg[3][20]/Q
                         net (fo=7, routed)           1.865     7.457    auto_inst/pwm_counters_reg[3]_2[20]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.581 r  auto_inst/pwm_counters_reg[3]0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.581    auto_inst/pwm_counters_reg[3]0_carry__1_i_6_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.979 r  auto_inst/pwm_counters_reg[3]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.979    auto_inst/pwm_counters_reg[3]0_carry__1_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  auto_inst/pwm_counters_reg[3]0_carry__2/CO[3]
                         net (fo=31, routed)          1.567     9.660    auto_inst/pwm_counters_reg[3]0_carry__2_n_0
    SLICE_X7Y26          FDRE                                         r  auto_inst/pwm_counters_reg[3][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.502    14.843    auto_inst/CLK
    SLICE_X7Y26          FDRE                                         r  auto_inst/pwm_counters_reg[3][24]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y26          FDRE (Setup_fdre_C_R)       -0.335    14.746    auto_inst/pwm_counters_reg[3][24]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 auto_inst/pwm_counters_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_inst/pwm_counters_reg[3][25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.092ns (24.139%)  route 3.432ns (75.861%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.615     5.136    auto_inst/CLK
    SLICE_X7Y25          FDRE                                         r  auto_inst/pwm_counters_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  auto_inst/pwm_counters_reg[3][20]/Q
                         net (fo=7, routed)           1.865     7.457    auto_inst/pwm_counters_reg[3]_2[20]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.581 r  auto_inst/pwm_counters_reg[3]0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.581    auto_inst/pwm_counters_reg[3]0_carry__1_i_6_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.979 r  auto_inst/pwm_counters_reg[3]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.979    auto_inst/pwm_counters_reg[3]0_carry__1_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  auto_inst/pwm_counters_reg[3]0_carry__2/CO[3]
                         net (fo=31, routed)          1.567     9.660    auto_inst/pwm_counters_reg[3]0_carry__2_n_0
    SLICE_X7Y26          FDRE                                         r  auto_inst/pwm_counters_reg[3][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.502    14.843    auto_inst/CLK
    SLICE_X7Y26          FDRE                                         r  auto_inst/pwm_counters_reg[3][25]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y26          FDRE (Setup_fdre_C_R)       -0.335    14.746    auto_inst/pwm_counters_reg[3][25]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 auto_inst/pwm_counters_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_inst/pwm_counters_reg[3][26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.092ns (24.139%)  route 3.432ns (75.861%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.615     5.136    auto_inst/CLK
    SLICE_X7Y25          FDRE                                         r  auto_inst/pwm_counters_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  auto_inst/pwm_counters_reg[3][20]/Q
                         net (fo=7, routed)           1.865     7.457    auto_inst/pwm_counters_reg[3]_2[20]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.581 r  auto_inst/pwm_counters_reg[3]0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.581    auto_inst/pwm_counters_reg[3]0_carry__1_i_6_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.979 r  auto_inst/pwm_counters_reg[3]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.979    auto_inst/pwm_counters_reg[3]0_carry__1_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  auto_inst/pwm_counters_reg[3]0_carry__2/CO[3]
                         net (fo=31, routed)          1.567     9.660    auto_inst/pwm_counters_reg[3]0_carry__2_n_0
    SLICE_X7Y26          FDRE                                         r  auto_inst/pwm_counters_reg[3][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.502    14.843    auto_inst/CLK
    SLICE_X7Y26          FDRE                                         r  auto_inst/pwm_counters_reg[3][26]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y26          FDRE (Setup_fdre_C_R)       -0.335    14.746    auto_inst/pwm_counters_reg[3][26]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 auto_inst/pwm_counters_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_inst/pwm_counters_reg[3][27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.092ns (24.139%)  route 3.432ns (75.861%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.615     5.136    auto_inst/CLK
    SLICE_X7Y25          FDRE                                         r  auto_inst/pwm_counters_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  auto_inst/pwm_counters_reg[3][20]/Q
                         net (fo=7, routed)           1.865     7.457    auto_inst/pwm_counters_reg[3]_2[20]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.581 r  auto_inst/pwm_counters_reg[3]0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.581    auto_inst/pwm_counters_reg[3]0_carry__1_i_6_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.979 r  auto_inst/pwm_counters_reg[3]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.979    auto_inst/pwm_counters_reg[3]0_carry__1_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  auto_inst/pwm_counters_reg[3]0_carry__2/CO[3]
                         net (fo=31, routed)          1.567     9.660    auto_inst/pwm_counters_reg[3]0_carry__2_n_0
    SLICE_X7Y26          FDRE                                         r  auto_inst/pwm_counters_reg[3][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.502    14.843    auto_inst/CLK
    SLICE_X7Y26          FDRE                                         r  auto_inst/pwm_counters_reg[3][27]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y26          FDRE (Setup_fdre_C_R)       -0.335    14.746    auto_inst/pwm_counters_reg[3][27]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 auto_inst/pwm_counters_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_inst/pwm_counters_reg[0][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.526ns (35.736%)  route 2.744ns (64.264%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.556     5.077    auto_inst/CLK
    SLICE_X10Y20         FDRE                                         r  auto_inst/pwm_counters_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  auto_inst/pwm_counters_reg[0][3]/Q
                         net (fo=5, routed)           1.304     6.900    auto_inst/pwm_counters_reg[0]_7[3]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.124     7.024 r  auto_inst/pwm_counters_reg[0]0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.024    auto_inst/pwm_counters_reg[0]0_carry_i_7_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.557 r  auto_inst/pwm_counters_reg[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.557    auto_inst/pwm_counters_reg[0]0_carry_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.674 r  auto_inst/pwm_counters_reg[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.674    auto_inst/pwm_counters_reg[0]0_carry__0_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.791 r  auto_inst/pwm_counters_reg[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.791    auto_inst/pwm_counters_reg[0]0_carry__1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.908 r  auto_inst/pwm_counters_reg[0]0_carry__2/CO[3]
                         net (fo=31, routed)          1.440     9.348    auto_inst/pwm_counters_reg[0]0_carry__2_n_0
    SLICE_X10Y23         FDRE                                         r  auto_inst/pwm_counters_reg[0][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.436    14.777    auto_inst/CLK
    SLICE_X10Y23         FDRE                                         r  auto_inst/pwm_counters_reg[0][12]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y23         FDRE (Setup_fdre_C_R)       -0.426    14.589    auto_inst/pwm_counters_reg[0][12]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 auto_inst/pwm_counters_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_inst/pwm_counters_reg[0][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.526ns (35.736%)  route 2.744ns (64.264%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.556     5.077    auto_inst/CLK
    SLICE_X10Y20         FDRE                                         r  auto_inst/pwm_counters_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  auto_inst/pwm_counters_reg[0][3]/Q
                         net (fo=5, routed)           1.304     6.900    auto_inst/pwm_counters_reg[0]_7[3]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.124     7.024 r  auto_inst/pwm_counters_reg[0]0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.024    auto_inst/pwm_counters_reg[0]0_carry_i_7_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.557 r  auto_inst/pwm_counters_reg[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.557    auto_inst/pwm_counters_reg[0]0_carry_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.674 r  auto_inst/pwm_counters_reg[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.674    auto_inst/pwm_counters_reg[0]0_carry__0_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.791 r  auto_inst/pwm_counters_reg[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.791    auto_inst/pwm_counters_reg[0]0_carry__1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.908 r  auto_inst/pwm_counters_reg[0]0_carry__2/CO[3]
                         net (fo=31, routed)          1.440     9.348    auto_inst/pwm_counters_reg[0]0_carry__2_n_0
    SLICE_X10Y23         FDRE                                         r  auto_inst/pwm_counters_reg[0][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.436    14.777    auto_inst/CLK
    SLICE_X10Y23         FDRE                                         r  auto_inst/pwm_counters_reg[0][13]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y23         FDRE (Setup_fdre_C_R)       -0.426    14.589    auto_inst/pwm_counters_reg[0][13]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 auto_inst/pwm_counters_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_inst/pwm_counters_reg[0][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.526ns (35.736%)  route 2.744ns (64.264%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.556     5.077    auto_inst/CLK
    SLICE_X10Y20         FDRE                                         r  auto_inst/pwm_counters_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  auto_inst/pwm_counters_reg[0][3]/Q
                         net (fo=5, routed)           1.304     6.900    auto_inst/pwm_counters_reg[0]_7[3]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.124     7.024 r  auto_inst/pwm_counters_reg[0]0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.024    auto_inst/pwm_counters_reg[0]0_carry_i_7_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.557 r  auto_inst/pwm_counters_reg[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.557    auto_inst/pwm_counters_reg[0]0_carry_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.674 r  auto_inst/pwm_counters_reg[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.674    auto_inst/pwm_counters_reg[0]0_carry__0_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.791 r  auto_inst/pwm_counters_reg[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.791    auto_inst/pwm_counters_reg[0]0_carry__1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.908 r  auto_inst/pwm_counters_reg[0]0_carry__2/CO[3]
                         net (fo=31, routed)          1.440     9.348    auto_inst/pwm_counters_reg[0]0_carry__2_n_0
    SLICE_X10Y23         FDRE                                         r  auto_inst/pwm_counters_reg[0][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.436    14.777    auto_inst/CLK
    SLICE_X10Y23         FDRE                                         r  auto_inst/pwm_counters_reg[0][14]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y23         FDRE (Setup_fdre_C_R)       -0.426    14.589    auto_inst/pwm_counters_reg[0][14]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 test_inst/pwm_counters_reg[7][22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/led_output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.590     1.473    test_inst/CLK
    SLICE_X6Y12          FDRE                                         r  test_inst/pwm_counters_reg[7][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164     1.637 f  test_inst/pwm_counters_reg[7][22]/Q
                         net (fo=4, routed)           0.073     1.710    test_inst/pwm_counters_reg[7]_7[22]
    SLICE_X7Y12          LUT6 (Prop_lut6_I3_O)        0.045     1.755 r  test_inst/led_output[7]_i_1/O
                         net (fo=1, routed)           0.000     1.755    test_inst/led_output0
    SLICE_X7Y12          FDRE                                         r  test_inst/led_output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.860     1.987    test_inst/CLK
    SLICE_X7Y12          FDRE                                         r  test_inst/led_output_reg[7]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.091     1.577    test_inst/led_output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 display_inst/mode_display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/cathodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.585     1.468    display_inst/CLK
    SLICE_X65Y21         FDRE                                         r  display_inst/mode_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display_inst/mode_display_reg[0]/Q
                         net (fo=1, routed)           0.116     1.725    display_inst/mode_display_reg_n_0_[0]
    SLICE_X64Y21         FDRE                                         r  display_inst/cathodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.854     1.981    display_inst/CLK
    SLICE_X64Y21         FDRE                                         r  display_inst/cathodes_reg[0]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.059     1.540    display_inst/cathodes_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 display_inst/mode_display_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/cathodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.588     1.471    display_inst/CLK
    SLICE_X65Y18         FDRE                                         r  display_inst/mode_display_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_inst/mode_display_reg[1]/Q
                         net (fo=1, routed)           0.116     1.728    display_inst/mode_display_reg_n_0_[1]
    SLICE_X64Y18         FDRE                                         r  display_inst/cathodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.857     1.984    display_inst/CLK
    SLICE_X64Y18         FDRE                                         r  display_inst/cathodes_reg[1]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.059     1.543    display_inst/cathodes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 test_inst/led_output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.293%)  route 0.144ns (43.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.590     1.473    test_inst/CLK
    SLICE_X7Y12          FDRE                                         r  test_inst/led_output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  test_inst/led_output_reg[7]/Q
                         net (fo=1, routed)           0.144     1.759    test_inst/led_output_reg_n_0_[7]
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.045     1.804 r  test_inst/led[7]_i_1/O
                         net (fo=1, routed)           0.000     1.804    test_inst_n_0
    SLICE_X3Y12          FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  led_reg[7]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.091     1.602    led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 test_inst/pwm_counters_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/led_output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.589     1.472    test_inst/CLK
    SLICE_X0Y17          FDRE                                         r  test_inst/pwm_counters_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  test_inst/pwm_counters_reg[1][20]/Q
                         net (fo=4, routed)           0.121     1.734    test_inst/pwm_counters_reg[1]_1[20]
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  test_inst/led_output[1]_i_1/O
                         net (fo=1, routed)           0.000     1.779    test_inst/p_0_out[1]
    SLICE_X1Y17          FDRE                                         r  test_inst/led_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.858     1.985    test_inst/CLK
    SLICE_X1Y17          FDRE                                         r  test_inst/led_output_reg[1]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.091     1.576    test_inst/led_output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 display_inst/mode_display_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/cathodes_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.588     1.471    display_inst/CLK
    SLICE_X65Y18         FDRE                                         r  display_inst/mode_display_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.128     1.599 r  display_inst/mode_display_reg[4]/Q
                         net (fo=1, routed)           0.119     1.719    display_inst/mode_display_reg_n_0_[4]
    SLICE_X65Y18         FDRE                                         r  display_inst/cathodes_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.857     1.984    display_inst/CLK
    SLICE_X65Y18         FDRE                                         r  display_inst/cathodes_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.017     1.488    display_inst/cathodes_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 test_inst/pwm_counters_reg[3][26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/led_output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.272%)  route 0.184ns (49.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.562     1.445    test_inst/CLK
    SLICE_X9Y15          FDRE                                         r  test_inst/pwm_counters_reg[3][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.586 f  test_inst/pwm_counters_reg[3][26]/Q
                         net (fo=3, routed)           0.184     1.770    test_inst/pwm_counters_reg[3]_3[26]
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.815 r  test_inst/led_output[3]_i_1/O
                         net (fo=1, routed)           0.000     1.815    test_inst/p_0_out[3]
    SLICE_X8Y13          FDRE                                         r  test_inst/led_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.831     1.958    test_inst/CLK
    SLICE_X8Y13          FDRE                                         r  test_inst/led_output_reg[3]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.120     1.580    test_inst/led_output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 display_inst/mode_display_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/cathodes_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.585     1.468    display_inst/CLK
    SLICE_X65Y21         FDRE                                         r  display_inst/mode_display_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  display_inst/mode_display_reg[6]/Q
                         net (fo=2, routed)           0.119     1.716    display_inst/mode_display_reg_n_0_[6]
    SLICE_X65Y21         FDRE                                         r  display_inst/cathodes_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.854     1.981    display_inst/CLK
    SLICE_X65Y21         FDRE                                         r  display_inst/cathodes_reg[6]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.012     1.480    display_inst/cathodes_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 test_inst/pwm_counters_reg[5][21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/led_output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.632%)  route 0.161ns (46.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.591     1.474    test_inst/CLK
    SLICE_X5Y11          FDRE                                         r  test_inst/pwm_counters_reg[5][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  test_inst/pwm_counters_reg[5][21]/Q
                         net (fo=3, routed)           0.161     1.776    test_inst/pwm_counters_reg[5]_5[21]
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.821 r  test_inst/led_output[5]_i_1/O
                         net (fo=1, routed)           0.000     1.821    test_inst/p_0_out[5]
    SLICE_X4Y12          FDRE                                         r  test_inst/led_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.860     1.987    test_inst/CLK
    SLICE_X4Y12          FDRE                                         r  test_inst/led_output_reg[5]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.092     1.580    test_inst/led_output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 test_inst/pwm_counters_reg[2][24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/led_output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.215%)  route 0.170ns (47.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.592     1.475    test_inst/CLK
    SLICE_X1Y12          FDRE                                         r  test_inst/pwm_counters_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  test_inst/pwm_counters_reg[2][24]/Q
                         net (fo=3, routed)           0.170     1.786    test_inst/pwm_counters_reg[2]_2[24]
    SLICE_X3Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.831 r  test_inst/led_output[2]_i_1/O
                         net (fo=1, routed)           0.000     1.831    test_inst/p_0_out[2]
    SLICE_X3Y12          FDRE                                         r  test_inst/led_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.862     1.989    test_inst/CLK
    SLICE_X3Y12          FDRE                                         r  test_inst/led_output_reg[2]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.092     1.582    test_inst/led_output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y26    auto_inst/led_output_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y18    auto_inst/led_output_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23    auto_inst/led_output_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y24    auto_inst/led_output_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y25   auto_inst/led_output_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y29    auto_inst/led_output_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y18   auto_inst/led_output_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y30    auto_inst/led_output_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y24   auto_inst/pwm_counters_reg[0][17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   test_inst/pwm_counters_reg[4][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   test_inst/pwm_counters_reg[4][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   test_inst/pwm_counters_reg[4][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   test_inst/pwm_counters_reg[4][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   test_inst/pwm_counters_reg[4][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   test_inst/pwm_counters_reg[4][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   test_inst/pwm_counters_reg[4][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y13   test_inst/pwm_counters_reg[6][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y13   test_inst/pwm_counters_reg[6][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y14   test_inst/pwm_counters_reg[6][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    auto_inst/led_output_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    auto_inst/led_output_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y25   auto_inst/led_output_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   auto_inst/led_output_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y24   auto_inst/pwm_counters_reg[0][17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y24   auto_inst/pwm_counters_reg[0][18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y24   auto_inst/pwm_counters_reg[0][19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y20   auto_inst/pwm_counters_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   auto_inst/pwm_counters_reg[0][20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   auto_inst/pwm_counters_reg[0][21]/C



