(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param37 = (&((~|(-(8'ha7))) <= ((+(8'h9e)) ? ((8'ha5) == (8'ha1)) : (~&(8'hae))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h58):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h6):(1'h0)] wire3;
  input wire [(3'h7):(1'h0)] wire2;
  input wire signed [(3'h6):(1'h0)] wire1;
  input wire [(3'h7):(1'h0)] wire0;
  wire signed [(2'h2):(1'h0)] wire33;
  wire signed [(3'h4):(1'h0)] wire32;
  wire [(2'h2):(1'h0)] wire27;
  wire signed [(4'h8):(1'h0)] wire26;
  wire signed [(2'h3):(1'h0)] wire25;
  wire signed [(4'ha):(1'h0)] wire24;
  wire signed [(2'h3):(1'h0)] wire22;
  wire [(3'h6):(1'h0)] wire5;
  wire signed [(3'h7):(1'h0)] wire4;
  reg signed [(2'h3):(1'h0)] reg36 = (1'h0);
  reg [(3'h5):(1'h0)] reg35 = (1'h0);
  reg [(2'h2):(1'h0)] reg34 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg31 = (1'h0);
  reg [(4'h9):(1'h0)] reg30 = (1'h0);
  reg [(2'h3):(1'h0)] reg29 = (1'h0);
  reg [(4'hb):(1'h0)] reg28 = (1'h0);
  assign y = {wire33,
                 wire32,
                 wire27,
                 wire26,
                 wire25,
                 wire24,
                 wire22,
                 wire5,
                 wire4,
                 reg36,
                 reg35,
                 reg34,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 (1'h0)};
  assign wire4 = wire3[(2'h2):(2'h2)];
  assign wire5 = $signed(((^~$signed(wire4)) >= wire3[(1'h0):(1'h0)]));
  module6 #() modinst23 (wire22, clk, wire1, wire3, wire0, wire5);
  assign wire24 = (~&$signed($signed(((8'had) ^ wire3))));
  assign wire25 = {$unsigned($unsigned(wire0))};
  assign wire26 = (~(~&wire3));
  assign wire27 = $unsigned((~(8'hae)));
  always
    @(posedge clk) begin
      reg28 <= wire1;
      if ((wire1 ?
          $signed($unsigned($signed(wire2))) : $unsigned($unsigned((^wire4)))))
        begin
          reg29 <= (^~$signed($signed(reg28)));
          reg30 <= ($signed({{wire24}}) ?
              (+$unsigned({reg28})) : $signed((wire1 ?
                  wire27 : $signed(wire4))));
        end
      else
        begin
          reg29 <= wire26;
        end
      reg31 <= $signed({{(reg29 >= wire27)}});
    end
  assign wire32 = $unsigned(wire2);
  assign wire33 = $signed((wire2 - wire25));
  always
    @(posedge clk) begin
      reg34 <= (wire0 ?
          ((~(wire22 ^~ wire5)) ?
              (~|{reg28}) : reg30[(3'h5):(3'h4)]) : (~&reg31[(4'h8):(2'h3)]));
      reg35 <= $unsigned((8'hae));
      reg36 <= $unsigned($signed(wire24));
    end
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module6
#(parameter param21 = (8'ha2))
(y, clk, wire10, wire9, wire8, wire7);
  output wire [(32'h4c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h6):(1'h0)] wire10;
  input wire signed [(3'h5):(1'h0)] wire9;
  input wire signed [(2'h3):(1'h0)] wire8;
  input wire [(3'h6):(1'h0)] wire7;
  wire signed [(2'h3):(1'h0)] wire20;
  wire [(4'h8):(1'h0)] wire19;
  wire signed [(4'h8):(1'h0)] wire18;
  wire signed [(4'hb):(1'h0)] wire17;
  wire signed [(4'h9):(1'h0)] wire16;
  wire signed [(4'h8):(1'h0)] wire15;
  wire signed [(4'h9):(1'h0)] wire12;
  wire [(3'h5):(1'h0)] wire11;
  reg signed [(2'h3):(1'h0)] reg14 = (1'h0);
  reg [(4'hb):(1'h0)] reg13 = (1'h0);
  assign y = {wire20,
                 wire19,
                 wire18,
                 wire17,
                 wire16,
                 wire15,
                 wire12,
                 wire11,
                 reg14,
                 reg13,
                 (1'h0)};
  assign wire11 = ((wire10 | (^wire7)) && wire9);
  assign wire12 = {{wire10}};
  always
    @(posedge clk) begin
      reg13 <= (^~$unsigned(wire12));
      reg14 <= (|$unsigned(wire10[(3'h4):(1'h0)]));
    end
  assign wire15 = wire12;
  assign wire16 = {$unsigned($unsigned((reg13 > (8'h9c))))};
  assign wire17 = ($signed($unsigned((wire10 ?
                      wire12 : (8'ha0)))) - $unsigned($unsigned($unsigned(wire11))));
  assign wire18 = $unsigned({wire7});
  assign wire19 = $signed($unsigned({(&wire8)}));
  assign wire20 = reg14[(1'h0):(1'h0)];
endmodule