

================================================================
== Vivado HLS Report for 'read_pixel_data'
================================================================
* Date:           Tue Jan 23 17:37:06 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_axi
* Solution:       KCU035
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     0.835|        0.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- FrameLoop     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + WriteInLoop  |    ?|    ?|         1|          1|          1|     ?|    yes   |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	5  / (!tmp_6)
	4  / (tmp_6)
4 --> 
	5  / (tmp_7)
	4  / (!tmp_7)
5 --> 
	2  / (inFrame)

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %StreamOut_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str66, i32 0, i32 0, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str70, [1 x i8]* @p_str71)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %StreamOut_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str60, [1 x i8]* @p_str61, [1 x i8]* @p_str62, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str63, [1 x i8]* @p_str64)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %StreamIn_V_Data_V, i4* %StreamIn_V_User_V, [5 x i8]* @p_str312, i32 0, i32 0, [5 x i8]* @p_str413, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.83ns)   --->   "br label %.loopexit._crit_edge" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:35]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 0.83>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i4 [ 0, %codeRepl ], [ %DataBuf_User_V_3, %.loopexit ]" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:84]   --->   Operation 10 'phi' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:35]   --->   Operation 11 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:35]   --->   Operation 12 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:36]   --->   Operation 13 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Val2_3, i32 3)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:40]   --->   Operation 14 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %1, label %0" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:40]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call { i128, i4 } @_ssdm_op_Read.axis.volatile.i128P.i4P(i128* %StreamIn_V_Data_V, i4* %StreamIn_V_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:42]   --->   Operation 16 'read' 'empty' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_Data_V = extractvalue { i128, i4 } %empty, 0" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:42]   --->   Operation 17 'extractvalue' 'tmp_Data_V' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_User_V = extractvalue { i128, i4 } %empty, 1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:42]   --->   Operation 18 'extractvalue' 'tmp_User_V' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.83ns)   --->   "store i128 %tmp_Data_V, i128* @DataBuf_Data_V, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/CustomLogic.h:51->/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:42]   --->   Operation 19 'store' <Predicate = (!tmp_1)> <Delay = 0.83>
ST_2 : Operation 20 [1/1] (0.83ns)   --->   "br label %3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:44]   --->   Operation 20 'br' <Predicate = (!tmp_1)> <Delay = 0.83>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Val2_3, i32 2)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:48]   --->   Operation 21 'bitselect' 'tmp_3' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %._crit_edge252, label %2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:48]   --->   Operation 22 'br' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.69ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P.i4P(i128* %StreamOut_V_Data_V, i4* %StreamOut_V_User_V, i128 0, i4 %p_Val2_3)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:53]   --->   Operation 23 'write' <Predicate = (tmp_1 & !tmp_3)> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br label %._crit_edge252" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:54]   --->   Operation 24 'br' <Predicate = (tmp_1 & !tmp_3)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.83ns)   --->   "br label %3"   --->   Operation 25 'br' <Predicate = (tmp_1)> <Delay = 0.83>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i4 [ %p_Val2_3, %._crit_edge252 ], [ %tmp_User_V, %0 ]"   --->   Operation 26 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%inFrame = phi i1 [ false, %._crit_edge252 ], [ true, %0 ]"   --->   Operation 27 'phi' 'inFrame' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i4 %p_Val2_s to i1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:57]   --->   Operation 28 'trunc' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %4, label %._crit_edge253" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:57]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Val2_s, i32 1)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:57]   --->   Operation 30 'bitselect' 'tmp_5' <Predicate = (tmp_4)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %._crit_edge253, label %5" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:57]   --->   Operation 31 'br' <Predicate = (tmp_4)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_Data_V_1 = load i128* @DataBuf_Data_V, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:59]   --->   Operation 32 'load' 'tmp_Data_V_1' <Predicate = (tmp_4 & !tmp_5)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.69ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P.i4P(i128* %StreamOut_V_Data_V, i4* %StreamOut_V_User_V, i128 %tmp_Data_V_1, i4 %p_Val2_s)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:59]   --->   Operation 33 'write' <Predicate = (tmp_4 & !tmp_5)> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %._crit_edge253" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:60]   --->   Operation 34 'br' <Predicate = (tmp_4 & !tmp_5)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Val2_s, i32 1)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:62]   --->   Operation 35 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.83ns)   --->   "br i1 %tmp_6, label %.preheader.preheader, label %.loopexit" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:62]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.83>
ST_3 : Operation 37 [1/1] (0.83ns)   --->   "br label %.preheader" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:64]   --->   Operation 37 'br' <Predicate = (tmp_6)> <Delay = 0.83>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_User_V_6 = phi i4 [ %tmp_User_V_5, %.preheader.critedge ], [ %p_Val2_s, %.preheader.preheader ]"   --->   Operation 38 'phi' 'tmp_User_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str2) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:64]   --->   Operation 39 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:64]   --->   Operation 40 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:65]   --->   Operation 41 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_Data_V_2 = load i128* @DataBuf_Data_V, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:72]   --->   Operation 42 'load' 'tmp_Data_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.69ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P.i4P(i128* %StreamOut_V_Data_V, i4* %StreamOut_V_User_V, i128 %tmp_Data_V_2, i4 %tmp_User_V_6)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:78]   --->   Operation 43 'write' <Predicate = true> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmp_User_V_6, i32 2)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:81]   --->   Operation 44 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %._crit_edge255, label %.preheader.critedge" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:81]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_11 = call { i128, i4 } @_ssdm_op_Read.axis.volatile.i128P.i4P(i128* %StreamIn_V_Data_V, i4* %StreamIn_V_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:84]   --->   Operation 46 'read' 'empty_11' <Predicate = (!tmp_7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_Data_V_3 = extractvalue { i128, i4 } %empty_11, 0" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:84]   --->   Operation 47 'extractvalue' 'tmp_Data_V_3' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_User_V_5 = extractvalue { i128, i4 } %empty_11, 1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:84]   --->   Operation 48 'extractvalue' 'tmp_User_V_5' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.83ns)   --->   "store i128 %tmp_Data_V_3, i128* @DataBuf_Data_V, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/CustomLogic.h:51->/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:84]   --->   Operation 49 'store' <Predicate = (!tmp_7)> <Delay = 0.83>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:88]   --->   Operation 50 'specregionend' 'empty_12' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 51 'br' <Predicate = (!tmp_7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.83>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:88]   --->   Operation 52 'specregionend' 'empty_13' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.83ns)   --->   "br label %.loopexit"   --->   Operation 53 'br' <Predicate = (tmp_6)> <Delay = 0.83>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%DataBuf_User_V_3 = phi i4 [ %tmp_User_V_6, %._crit_edge255 ], [ %p_Val2_s, %._crit_edge253 ]"   --->   Operation 54 'phi' 'DataBuf_User_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:90]   --->   Operation 55 'specregionend' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %inFrame, label %.loopexit._crit_edge, label %6" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:90]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:91]   --->   Operation 57 'ret' <Predicate = (!inFrame)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2ns, clock uncertainty: 0.25ns.

 <State 1>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:84) with incoming values : ('tmp.User.V', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:42) ('tmp.User.V', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:84) [11]  (0.835 ns)

 <State 2>: 0.835ns
The critical path consists of the following:
	axis read on port 'StreamIn_V_Data_V' (/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:42) [18]  (0 ns)
	'store' operation (/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/CustomLogic.h:51->/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:42) of variable 'tmp.Data.V', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:42 on static variable 'DataBuf_Data_V' [21]  (0.835 ns)

 <State 3>: 0.835ns
The critical path consists of the following:
	'phi' operation ('tmp.User.V') with incoming values : ('tmp.User.V', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:42) ('tmp.User.V', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:84) [32]  (0 ns)
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('tmp.User.V', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:42) ('tmp.User.V', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:84) [68]  (0.835 ns)

 <State 4>: 0.835ns
The critical path consists of the following:
	axis read on port 'StreamIn_V_Data_V' (/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:84) [58]  (0 ns)
	'store' operation (/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/CustomLogic.h:51->/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:84) of variable 'tmp.Data.V', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:84 on static variable 'DataBuf_Data_V' [61]  (0.835 ns)

 <State 5>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('tmp.User.V', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:42) ('tmp.User.V', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:84) [68]  (0.835 ns)
	'phi' operation ('__Val2__') with incoming values : ('tmp.User.V', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:42) ('tmp.User.V', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:84) [68]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
