digraph "CFG for '_Z11calc_kernelPdS_iid' function" {
	label="CFG for '_Z11calc_kernelPdS_iid' function";

	Node0x5a544d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !5, !invariant.load !6\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %6, %12\l  %14 = add i32 %13, %7\l  %15 = icmp slt i32 %6, %2\l  %16 = icmp sgt i32 %6, 0\l  %17 = and i1 %16, %15\l  %18 = icmp slt i32 %7, %3\l  %19 = select i1 %17, i1 %18, i1 false\l  br i1 %19, label %20, label %47\l|{<s0>T|<s1>F}}"];
	Node0x5a544d0:s0 -> Node0x5a566b0;
	Node0x5a544d0:s1 -> Node0x5a56740;
	Node0x5a566b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%20:\l20:                                               \l  %21 = add nsw i32 %14, 1\l  %22 = sext i32 %21 to i64\l  %23 = getelementptr inbounds double, double addrspace(1)* %1, i64 %22\l  %24 = load double, double addrspace(1)* %23, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %25 = add nsw i32 %14, -1\l  %26 = sext i32 %25 to i64\l  %27 = getelementptr inbounds double, double addrspace(1)* %1, i64 %26\l  %28 = load double, double addrspace(1)* %27, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %29 = fadd contract double %24, %28\l  %30 = add nsw i32 %6, -1\l  %31 = mul i32 %30, %12\l  %32 = add i32 %31, %7\l  %33 = zext i32 %32 to i64\l  %34 = getelementptr inbounds double, double addrspace(1)* %1, i64 %33\l  %35 = load double, double addrspace(1)* %34, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %36 = fadd contract double %29, %35\l  %37 = add nuw nsw i32 %6, 1\l  %38 = mul i32 %37, %12\l  %39 = add i32 %38, %7\l  %40 = zext i32 %39 to i64\l  %41 = getelementptr inbounds double, double addrspace(1)* %1, i64 %40\l  %42 = load double, double addrspace(1)* %41, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %43 = fadd contract double %36, %42\l  %44 = fmul contract double %43, 2.000000e-01\l  %45 = sext i32 %14 to i64\l  %46 = getelementptr inbounds double, double addrspace(1)* %0, i64 %45\l  store double %44, double addrspace(1)* %46, align 8, !tbaa !7\l  br label %47\l}"];
	Node0x5a566b0 -> Node0x5a56740;
	Node0x5a56740 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%47:\l47:                                               \l  ret void\l}"];
}
