{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481816037259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481816037270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 15:33:56 2016 " "Processing started: Thu Dec 15 15:33:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481816037270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816037270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex19 -c ex19_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex19 -c ex19_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816037271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481816038274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481816038274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi2dac.v 1 1 " "Found 1 design units, including 1 entities, in source file spi2dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2dac " "Found entity 1: spi2dac" {  } { { "spi2dac.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/spi2dac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481816047119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816047119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi2adc.v 1 1 " "Found 1 design units, including 1 entities, in source file spi2adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2adc " "Found entity 1: spi2adc" {  } { { "spi2adc.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/spi2adc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481816047137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816047137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481816047150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816047150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktick_16.v 1 1 " "Found 1 design units, including 1 entities, in source file clktick_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick_16 " "Found entity 1: clktick_16" {  } { { "clktick_16.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/clktick_16.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481816047177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816047177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 bin2bcd10.v(7) " "Verilog HDL Declaration information at bin2bcd10.v(7): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "bin2bcd10.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/bin2bcd10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481816047212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 bin2bcd10.v(7) " "Verilog HDL Declaration information at bin2bcd10.v(7): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "bin2bcd10.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/bin2bcd10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481816047212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 bin2bcd10.v(7) " "Verilog HDL Declaration information at bin2bcd10.v(7): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "bin2bcd10.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/bin2bcd10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481816047212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 bin2bcd10.v(7) " "Verilog HDL Declaration information at bin2bcd10.v(7): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "bin2bcd10.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/bin2bcd10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481816047213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 bin2bcd10.v(7) " "Verilog HDL Declaration information at bin2bcd10.v(7): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "bin2bcd10.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/bin2bcd10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481816047213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 bin2bcd10.v(7) " "Verilog HDL Declaration information at bin2bcd10.v(7): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "bin2bcd10.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/bin2bcd10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481816047213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 bin2bcd10.v(7) " "Verilog HDL Declaration information at bin2bcd10.v(7): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "bin2bcd10.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/bin2bcd10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481816047213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 bin2bcd10.v(7) " "Verilog HDL Declaration information at bin2bcd10.v(7): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "bin2bcd10.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/bin2bcd10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481816047213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 bin2bcd10.v(7) " "Verilog HDL Declaration information at bin2bcd10.v(7): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "bin2bcd10.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/bin2bcd10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481816047213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 bin2bcd10.v(7) " "Verilog HDL Declaration information at bin2bcd10.v(7): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "bin2bcd10.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/bin2bcd10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481816047221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 bin2bcd10.v(7) " "Verilog HDL Declaration information at bin2bcd10.v(7): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "bin2bcd10.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/bin2bcd10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481816047221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 bin2bcd10.v(7) " "Verilog HDL Declaration information at bin2bcd10.v(7): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "bin2bcd10.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/bin2bcd10.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481816047221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd10.v 2 2 " "Found 2 design units, including 2 entities, in source file bin2bcd10.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd10 " "Found entity 1: bin2bcd10" {  } { { "bin2bcd10.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/bin2bcd10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481816047222 ""} { "Info" "ISGN_ENTITY_NAME" "2 add3_ge5 " "Found entity 2: add3_ge5" {  } { { "bin2bcd10.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/bin2bcd10.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481816047222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816047222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex19_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex19_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex19_top " "Found entity 1: ex19_top" {  } { { "ex19_top.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/ex19_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481816047239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816047239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 sw2_7seg.v(5) " "Verilog HDL Declaration information at sw2_7seg.v(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "sw2_7seg.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/sw2_7seg.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481816047253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 sw2_7seg.v(5) " "Verilog HDL Declaration information at sw2_7seg.v(5): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "sw2_7seg.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/sw2_7seg.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481816047254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 sw2_7seg.v(5) " "Verilog HDL Declaration information at sw2_7seg.v(5): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "sw2_7seg.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/sw2_7seg.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481816047259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 sw2_7seg.v(5) " "Verilog HDL Declaration information at sw2_7seg.v(5): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "sw2_7seg.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/sw2_7seg.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481816047259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw2_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file sw2_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sw2_7seg " "Found entity 1: sw2_7seg" {  } { { "sw2_7seg.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/sw2_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481816047260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816047260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "pulse_gen.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/pulse_gen.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481816047274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816047274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor19.v 1 1 " "Found 1 design units, including 1 entities, in source file processor19.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor19 " "Found entity 1: processor19" {  } { { "processor19.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/processor19.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481816047299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816047299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_h666.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply_h666.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_k " "Found entity 1: multiply_k" {  } { { "multiply_h666.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/multiply_h666.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481816047315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816047315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/hex_to_7seg.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481816047328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816047328 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "counter_13.v(8) " "Verilog HDL Event Control warning at counter_13.v(8): Event Control contains a complex event expression" {  } { { "counter_13.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/counter_13.v" 8 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1481816047339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_13.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_13 " "Found entity 1: counter_13" {  } { { "counter_13.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/counter_13.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481816047340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816047340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram19.v 1 1 " "Found 1 design units, including 1 entities, in source file ram19.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM19 " "Found entity 1: RAM19" {  } { { "RAM19.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/RAM19.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481816047352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816047352 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SCK ex19_top.v(45) " "Verilog HDL Implicit Net warning at ex19_top.v(45): created implicit net for \"SCK\"" {  } { { "ex19_top.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/ex19_top.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816047352 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable processor19.v(22) " "Verilog HDL Implicit Net warning at processor19.v(22): created implicit net for \"enable\"" {  } { { "processor19.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/processor19.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816047352 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex19_top " "Elaborating entity \"ex19_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481816047800 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SCK ex19_top.v(45) " "Verilog HDL or VHDL warning at ex19_top.v(45): object \"SCK\" assigned a value but never read" {  } { { "ex19_top.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/ex19_top.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481816047813 "|ex19_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick_16 clktick_16:GEN_10K " "Elaborating entity \"clktick_16\" for hierarchy \"clktick_16:GEN_10K\"" {  } { { "ex19_top.v" "GEN_10K" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/ex19_top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816047814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2dac spi2dac:SPI_DAC " "Elaborating entity \"spi2dac\" for hierarchy \"spi2dac:SPI_DAC\"" {  } { { "ex19_top.v" "SPI_DAC" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/ex19_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816047826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:PWM_DC " "Elaborating entity \"pwm\" for hierarchy \"pwm:PWM_DC\"" {  } { { "ex19_top.v" "PWM_DC" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/ex19_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816047850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2adc spi2adc:SPI_ADC " "Elaborating entity \"spi2adc\" for hierarchy \"spi2adc:SPI_ADC\"" {  } { { "ex19_top.v" "SPI_ADC" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/ex19_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816047867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor19 processor19:ECHOER " "Elaborating entity \"processor19\" for hierarchy \"processor19:ECHOER\"" {  } { { "ex19_top.v" "ECHOER" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/ex19_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816047879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_13 processor19:ECHOER\|counter_13:counter13 " "Elaborating entity \"counter_13\" for hierarchy \"processor19:ECHOER\|counter_13:counter13\"" {  } { { "processor19.v" "counter13" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/processor19.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816047980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen processor19:ECHOER\|pulse_gen:pulse " "Elaborating entity \"pulse_gen\" for hierarchy \"processor19:ECHOER\|pulse_gen:pulse\"" {  } { { "processor19.v" "pulse" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/processor19.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM19 processor19:ECHOER\|RAM19:ram0 " "Elaborating entity \"RAM19\" for hierarchy \"processor19:ECHOER\|RAM19:ram0\"" {  } { { "processor19.v" "ram0" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/processor19.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor19:ECHOER\|RAM19:ram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor19:ECHOER\|RAM19:ram0\|altsyncram:altsyncram_component\"" {  } { { "RAM19.v" "altsyncram_component" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/RAM19.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor19:ECHOER\|RAM19:ram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor19:ECHOER\|RAM19:ram0\|altsyncram:altsyncram_component\"" {  } { { "RAM19.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/RAM19.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor19:ECHOER\|RAM19:ram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor19:ECHOER\|RAM19:ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048144 ""}  } { { "RAM19.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/RAM19.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481816048144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nm22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nm22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nm22 " "Found entity 1: altsyncram_nm22" {  } { { "db/altsyncram_nm22.tdf" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/db/altsyncram_nm22.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481816048198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816048198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nm22 processor19:ECHOER\|RAM19:ram0\|altsyncram:altsyncram_component\|altsyncram_nm22:auto_generated " "Elaborating entity \"altsyncram_nm22\" for hierarchy \"processor19:ECHOER\|RAM19:ram0\|altsyncram:altsyncram_component\|altsyncram_nm22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw2_7seg processor19:ECHOER\|sw2_7seg:out_sw2_7seg " "Elaborating entity \"sw2_7seg\" for hierarchy \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\"" {  } { { "processor19.v" "out_sw2_7seg" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/processor19.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply_k processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666 " "Elaborating entity \"multiply_k\" for hierarchy \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\"" {  } { { "sw2_7seg.v" "multiple_h666" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/sw2_7seg.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\"" {  } { { "multiply_h666.v" "lpm_mult_component" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/multiply_h666.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\"" {  } { { "multiply_h666.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/multiply_h666.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 9 " "Parameter \"lpm_widtha\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 11 " "Parameter \"lpm_widthb\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 20 " "Parameter \"lpm_widthp\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481816048470 ""}  } { { "multiply_h666.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/multiply_h666.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481816048470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048578 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\", which is child of megafunction instantiation \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "multiply_h666.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/multiply_h666.v" 57 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/altera/16.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048633 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "multiply_h666.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/multiply_h666.v" 57 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048690 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "multiply_h666.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/multiply_h666.v" 57 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a9h " "Found entity 1: add_sub_a9h" {  } { { "db/add_sub_a9h.tdf" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/db/add_sub_a9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481816048764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816048764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a9h processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_a9h:auto_generated " "Elaborating entity \"add_sub_a9h\" for hierarchy \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_a9h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048792 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "multiply_h666.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/multiply_h666.v" 57 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048810 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "multiply_h666.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/multiply_h666.v" 57 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e9h " "Found entity 1: add_sub_e9h" {  } { { "db/add_sub_e9h.tdf" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/db/add_sub_e9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481816048877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816048877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e9h processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_e9h:auto_generated " "Elaborating entity \"add_sub_e9h\" for hierarchy \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_e9h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048910 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|multiply_k:multiple_h666\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "multiply_h666.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/multiply_h666.v" 57 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd10 processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|bin2bcd10:bin2bcd " "Elaborating entity \"bin2bcd10\" for hierarchy \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|bin2bcd10:bin2bcd\"" {  } { { "sw2_7seg.v" "bin2bcd" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/sw2_7seg.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3_ge5 processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|bin2bcd10:bin2bcd\|add3_ge5:A1 " "Elaborating entity \"add3_ge5\" for hierarchy \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|bin2bcd10:bin2bcd\|add3_ge5:A1\"" {  } { { "bin2bcd10.v" "A1" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/bin2bcd10.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd10.v(52) " "Verilog HDL assignment warning at bin2bcd10.v(52): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd10.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/bin2bcd10.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481816048942 "|ex19_top|processor19:ECHOER|sw2_7seg:out_sw2_7seg|bin2bcd10:bin2bcd|add3_ge5:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|hex_to_7seg:hex0 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"processor19:ECHOER\|sw2_7seg:out_sw2_7seg\|hex_to_7seg:hex0\"" {  } { { "sw2_7seg.v" "hex0" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/sw2_7seg.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816048945 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1481816050460 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "ex19_top.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/ex19_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481816050641 "|ex19_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "ex19_top.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/ex19_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481816050641 "|ex19_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "ex19_top.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/ex19_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481816050641 "|ex19_top|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1481816050641 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1481816050721 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481816051385 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Desktop/VERI OLD/part_4/ex19/output_files/ex19_top.map.smsg " "Generated suppressed messages file /Desktop/VERI OLD/part_4/ex19/output_files/ex19_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816051522 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481816052072 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481816052072 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ex19_top.v" "" { Text "//icnas3.cc.ic.ac.uk/mh4115/Desktop/VERI OLD/part_4/ex19/ex19_top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481816053001 "|ex19_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1481816053001 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "371 " "Implemented 371 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481816053005 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481816053005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "314 " "Implemented 314 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481816053005 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1481816053005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481816053005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "937 " "Peak virtual memory: 937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481816053218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 15:34:13 2016 " "Processing ended: Thu Dec 15 15:34:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481816053218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481816053218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481816053218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481816053218 ""}
