INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TB_FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_FA
