{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647005344469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647005344470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 11 21:29:04 2022 " "Processing started: Fri Mar 11 21:29:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647005344470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005344470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005344470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647005344687 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1647005344687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/flash_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/flash_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_ctrl " "Found entity 1: flash_ctrl" {  } { { "src/flash_ctrl.v" "" { Text "C:/Users/HUIP/Desktop/project/src/flash_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005350973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005350973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "src/uart_rx.v" "" { Text "C:/Users/HUIP/Desktop/project/src/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005350975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005350975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "src/spi_master.v" "" { Text "C:/Users/HUIP/Desktop/project/src/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005350976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005350976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_flash_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_top " "Found entity 1: spi_flash_top" {  } { { "src/spi_flash_top.v" "" { Text "C:/Users/HUIP/Desktop/project/src/spi_flash_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005350978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005350978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_flash_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_test " "Found entity 1: spi_flash_test" {  } { { "src/spi_flash_test.v" "" { Text "C:/Users/HUIP/Desktop/project/src/spi_flash_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005350980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005350980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file src/spi_flash_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005350981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_flash_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_ctrl " "Found entity 1: spi_flash_ctrl" {  } { { "src/spi_flash_ctrl.v" "" { Text "C:/Users/HUIP/Desktop/project/src/spi_flash_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005350983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005350983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_flash_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_cmd " "Found entity 1: spi_flash_cmd" {  } { { "src/spi_flash_cmd.v" "" { Text "C:/Users/HUIP/Desktop/project/src/spi_flash_cmd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005350985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005350985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_ACTIVE h_active vga_timing.v(14) " "Verilog HDL Declaration information at vga_timing.v(14): object \"H_ACTIVE\" differs only in case from object \"h_active\" in the same scope" {  } { { "src/vga_timing.v" "" { Text "C:/Users/HUIP/Desktop/project/src/vga_timing.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647005350986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V_ACTIVE v_active vga_timing.v(18) " "Verilog HDL Declaration information at vga_timing.v(18): object \"V_ACTIVE\" differs only in case from object \"v_active\" in the same scope" {  } { { "src/vga_timing.v" "" { Text "C:/Users/HUIP/Desktop/project/src/vga_timing.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647005350987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_timing " "Found entity 1: vga_timing" {  } { { "src/vga_timing.v" "" { Text "C:/Users/HUIP/Desktop/project/src/vga_timing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005350987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005350987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "C:/Users/HUIP/Desktop/project/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005350988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005350988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll " "Found entity 1: video_pll" {  } { { "ip/video_pll.v" "" { Text "C:/Users/HUIP/Desktop/project/ip/video_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005350990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005350990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/vga_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/vga_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ram " "Found entity 1: vga_ram" {  } { { "ip/vga_ram.v" "" { Text "C:/Users/HUIP/Desktop/project/ip/vga_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005350991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005350991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fifo1024.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fifo1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo1024 " "Found entity 1: fifo1024" {  } { { "ip/fifo1024.v" "" { Text "C:/Users/HUIP/Desktop/project/ip/fifo1024.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005350992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005350992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flash_data_en top.v(79) " "Verilog HDL Implicit Net warning at top.v(79): created implicit net for \"flash_data_en\"" {  } { { "src/top.v" "" { Text "C:/Users/HUIP/Desktop/project/src/top.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005350992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647005351033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 top.v(99) " "Verilog HDL assignment warning at top.v(99): truncated value with size 32 to match size of target (14)" {  } { { "src/top.v" "" { Text "C:/Users/HUIP/Desktop/project/src/top.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647005351035 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll video_pll:video_pll_m0 " "Elaborating entity \"video_pll\" for hierarchy \"video_pll:video_pll_m0\"" {  } { { "src/top.v" "video_pll_m0" { Text "C:/Users/HUIP/Desktop/project/src/top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll video_pll:video_pll_m0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"video_pll:video_pll_m0\|altpll:altpll_component\"" {  } { { "ip/video_pll.v" "altpll_component" { Text "C:/Users/HUIP/Desktop/project/ip/video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pll:video_pll_m0\|altpll:altpll_component " "Elaborated megafunction instantiation \"video_pll:video_pll_m0\|altpll:altpll_component\"" {  } { { "ip/video_pll.v" "" { Text "C:/Users/HUIP/Desktop/project/ip/video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pll:video_pll_m0\|altpll:altpll_component " "Instantiated megafunction \"video_pll:video_pll_m0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=video_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=video_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351068 ""}  } { { "ip/video_pll.v" "" { Text "C:/Users/HUIP/Desktop/project/ip/video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647005351068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/video_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll_altpll " "Found entity 1: video_pll_altpll" {  } { { "db/video_pll_altpll.v" "" { Text "C:/Users/HUIP/Desktop/project/db/video_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005351104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005351104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll_altpll video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated " "Elaborating entity \"video_pll_altpll\" for hierarchy \"video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "src/top.v" "uart_rx_inst" { Text "C:/Users/HUIP/Desktop/project/src/top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_state uart_rx.v(102) " "Verilog HDL or VHDL warning at uart_rx.v(102): object \"rx_state\" assigned a value but never read" {  } { { "src/uart_rx.v" "" { Text "C:/Users/HUIP/Desktop/project/src/uart_rx.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647005351107 "|top|uart_rx:uart_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_ctrl flash_ctrl:flash_ctrl_m0 " "Elaborating entity \"flash_ctrl\" for hierarchy \"flash_ctrl:flash_ctrl_m0\"" {  } { { "src/top.v" "flash_ctrl_m0" { Text "C:/Users/HUIP/Desktop/project/src/top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351115 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer flash_ctrl.v(45) " "Verilog HDL or VHDL warning at flash_ctrl.v(45): object \"timer\" assigned a value but never read" {  } { { "src/flash_ctrl.v" "" { Text "C:/Users/HUIP/Desktop/project/src/flash_ctrl.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647005351117 "|top|flash_ctrl:flash_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 flash_ctrl.v(106) " "Verilog HDL assignment warning at flash_ctrl.v(106): truncated value with size 32 to match size of target (24)" {  } { { "src/flash_ctrl.v" "" { Text "C:/Users/HUIP/Desktop/project/src/flash_ctrl.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647005351117 "|top|flash_ctrl:flash_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 flash_ctrl.v(126) " "Verilog HDL assignment warning at flash_ctrl.v(126): truncated value with size 32 to match size of target (14)" {  } { { "src/flash_ctrl.v" "" { Text "C:/Users/HUIP/Desktop/project/src/flash_ctrl.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647005351117 "|top|flash_ctrl:flash_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 flash_ctrl.v(127) " "Verilog HDL assignment warning at flash_ctrl.v(127): truncated value with size 32 to match size of target (24)" {  } { { "src/flash_ctrl.v" "" { Text "C:/Users/HUIP/Desktop/project/src/flash_ctrl.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647005351117 "|top|flash_ctrl:flash_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flash_bulk_erase flash_ctrl.v(54) " "Verilog HDL Always Construct warning at flash_ctrl.v(54): inferring latch(es) for variable \"flash_bulk_erase\", which holds its previous value in one or more paths through the always construct" {  } { { "src/flash_ctrl.v" "" { Text "C:/Users/HUIP/Desktop/project/src/flash_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647005351117 "|top|flash_ctrl:flash_ctrl_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_bulk_erase flash_ctrl.v(54) " "Inferred latch for \"flash_bulk_erase\" at flash_ctrl.v(54)" {  } { { "src/flash_ctrl.v" "" { Text "C:/Users/HUIP/Desktop/project/src/flash_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005351117 "|top|flash_ctrl:flash_ctrl_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo1024 flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0 " "Elaborating entity \"fifo1024\" for hierarchy \"flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\"" {  } { { "src/flash_ctrl.v" "fifo1024_m0" { Text "C:/Users/HUIP/Desktop/project/src/flash_ctrl.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\"" {  } { { "ip/fifo1024.v" "dcfifo_component" { Text "C:/Users/HUIP/Desktop/project/ip/fifo1024.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\"" {  } { { "ip/fifo1024.v" "" { Text "C:/Users/HUIP/Desktop/project/ip/fifo1024.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component " "Instantiated megafunction \"flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351325 ""}  } { { "ip/fifo1024.v" "" { Text "C:/Users/HUIP/Desktop/project/ip/fifo1024.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647005351325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_7jj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_7jj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_7jj1 " "Found entity 1: dcfifo_7jj1" {  } { { "db/dcfifo_7jj1.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/dcfifo_7jj1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005351355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005351355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_7jj1 flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated " "Elaborating entity \"dcfifo_7jj1\" for hierarchy \"flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/a_gray2bin_7ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005351362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005351362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|a_gray2bin_7ib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|a_gray2bin_7ib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_7jj1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/HUIP/Desktop/project/db/dcfifo_7jj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/a_graycounter_677.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005351393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005351393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_7jj1.tdf" "rdptr_g1p" { Text "C:/Users/HUIP/Desktop/project/db/dcfifo_7jj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/a_graycounter_2lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005351422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005351422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_7jj1.tdf" "wrptr_g1p" { Text "C:/Users/HUIP/Desktop/project/db/dcfifo_7jj1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_av61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_av61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_av61 " "Found entity 1: altsyncram_av61" {  } { { "db/altsyncram_av61.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/altsyncram_av61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005351454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005351454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_av61 flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|altsyncram_av61:fifo_ram " "Elaborating entity \"altsyncram_av61\" for hierarchy \"flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|altsyncram_av61:fifo_ram\"" {  } { { "db/dcfifo_7jj1.tdf" "fifo_ram" { Text "C:/Users/HUIP/Desktop/project/db/dcfifo_7jj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e98 " "Found entity 1: alt_synch_pipe_e98" {  } { { "db/alt_synch_pipe_e98.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/alt_synch_pipe_e98.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005351461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005351461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e98 flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_e98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e98\" for hierarchy \"flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_e98:rs_dgwp\"" {  } { { "db/dcfifo_7jj1.tdf" "rs_dgwp" { Text "C:/Users/HUIP/Desktop/project/db/dcfifo_7jj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005351467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005351467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_e98:rs_dgwp\|dffpipe_pe9:dffpipe10 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_e98:rs_dgwp\|dffpipe_pe9:dffpipe10\"" {  } { { "db/alt_synch_pipe_e98.tdf" "dffpipe10" { Text "C:/Users/HUIP/Desktop/project/db/alt_synch_pipe_e98.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/alt_synch_pipe_vd8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005351475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005351475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_7jj1.tdf" "ws_dgrp" { Text "C:/Users/HUIP/Desktop/project/db/dcfifo_7jj1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005351482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005351482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe12 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe12" { Text "C:/Users/HUIP/Desktop/project/db/alt_synch_pipe_vd8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/cmpr_c66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005351511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005351511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_7jj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/HUIP/Desktop/project/db/dcfifo_7jj1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/cmpr_b66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005351541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005351541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_7jj1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/HUIP/Desktop/project/db/dcfifo_7jj1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005351574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005351574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"flash_ctrl:flash_ctrl_m0\|fifo1024:fifo1024_m0\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_7jj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/HUIP/Desktop/project/db/dcfifo_7jj1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_flash_top flash_ctrl:flash_ctrl_m0\|spi_flash_top:spi_flash_top_m0 " "Elaborating entity \"spi_flash_top\" for hierarchy \"flash_ctrl:flash_ctrl_m0\|spi_flash_top:spi_flash_top_m0\"" {  } { { "src/flash_ctrl.v" "spi_flash_top_m0" { Text "C:/Users/HUIP/Desktop/project/src/flash_ctrl.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_flash_ctrl flash_ctrl:flash_ctrl_m0\|spi_flash_top:spi_flash_top_m0\|spi_flash_ctrl:spi_flash_ctrl_m0 " "Elaborating entity \"spi_flash_ctrl\" for hierarchy \"flash_ctrl:flash_ctrl_m0\|spi_flash_top:spi_flash_top_m0\|spi_flash_ctrl:spi_flash_ctrl_m0\"" {  } { { "src/spi_flash_top.v" "spi_flash_ctrl_m0" { Text "C:/Users/HUIP/Desktop/project/src/spi_flash_top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351579 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_flash_ctrl.v(121) " "Verilog HDL Case Statement information at spi_flash_ctrl.v(121): all case item expressions in this case statement are onehot" {  } { { "src/spi_flash_ctrl.v" "" { Text "C:/Users/HUIP/Desktop/project/src/spi_flash_ctrl.v" 121 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1647005351580 "|top|flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_flash_ctrl.v(144) " "Verilog HDL Case Statement information at spi_flash_ctrl.v(144): all case item expressions in this case statement are onehot" {  } { { "src/spi_flash_ctrl.v" "" { Text "C:/Users/HUIP/Desktop/project/src/spi_flash_ctrl.v" 144 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1647005351580 "|top|flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_flash_ctrl.v(203) " "Verilog HDL Case Statement information at spi_flash_ctrl.v(203): all case item expressions in this case statement are onehot" {  } { { "src/spi_flash_ctrl.v" "" { Text "C:/Users/HUIP/Desktop/project/src/spi_flash_ctrl.v" 203 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1647005351580 "|top|flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_flash_cmd flash_ctrl:flash_ctrl_m0\|spi_flash_top:spi_flash_top_m0\|spi_flash_cmd:spi_flash_cmd_m0 " "Elaborating entity \"spi_flash_cmd\" for hierarchy \"flash_ctrl:flash_ctrl_m0\|spi_flash_top:spi_flash_top_m0\|spi_flash_cmd:spi_flash_cmd_m0\"" {  } { { "src/spi_flash_top.v" "spi_flash_cmd_m0" { Text "C:/Users/HUIP/Desktop/project/src/spi_flash_top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master flash_ctrl:flash_ctrl_m0\|spi_flash_top:spi_flash_top_m0\|spi_master:spi_master_m0 " "Elaborating entity \"spi_master\" for hierarchy \"flash_ctrl:flash_ctrl_m0\|spi_flash_top:spi_flash_top_m0\|spi_master:spi_master_m0\"" {  } { { "src/spi_flash_top.v" "spi_master_m0" { Text "C:/Users/HUIP/Desktop/project/src/spi_flash_top.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_timing vga_timing:vga_timing_m0 " "Elaborating entity \"vga_timing\" for hierarchy \"vga_timing:vga_timing_m0\"" {  } { { "src/top.v" "vga_timing_m0" { Text "C:/Users/HUIP/Desktop/project/src/top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ram vga_ram:vga_ram_m0 " "Elaborating entity \"vga_ram\" for hierarchy \"vga_ram:vga_ram_m0\"" {  } { { "src/top.v" "vga_ram_m0" { Text "C:/Users/HUIP/Desktop/project/src/top.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_ram:vga_ram_m0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_ram:vga_ram_m0\|altsyncram:altsyncram_component\"" {  } { { "ip/vga_ram.v" "altsyncram_component" { Text "C:/Users/HUIP/Desktop/project/ip/vga_ram.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ram:vga_ram_m0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_ram:vga_ram_m0\|altsyncram:altsyncram_component\"" {  } { { "ip/vga_ram.v" "" { Text "C:/Users/HUIP/Desktop/project/ip/vga_ram.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ram:vga_ram_m0\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_ram:vga_ram_m0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647005351609 ""}  } { { "ip/vga_ram.v" "" { Text "C:/Users/HUIP/Desktop/project/ip/vga_ram.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647005351609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_efk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_efk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_efk1 " "Found entity 1: altsyncram_efk1" {  } { { "db/altsyncram_efk1.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/altsyncram_efk1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005351645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005351645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_efk1 vga_ram:vga_ram_m0\|altsyncram:altsyncram_component\|altsyncram_efk1:auto_generated " "Elaborating entity \"altsyncram_efk1\" for hierarchy \"vga_ram:vga_ram_m0\|altsyncram:altsyncram_component\|altsyncram_efk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005351676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005351676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa vga_ram:vga_ram_m0\|altsyncram:altsyncram_component\|altsyncram_efk1:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"vga_ram:vga_ram_m0\|altsyncram:altsyncram_component\|altsyncram_efk1:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_efk1.tdf" "decode2" { Text "C:/Users/HUIP/Desktop/project/db/altsyncram_efk1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005351713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005351713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a vga_ram:vga_ram_m0\|altsyncram:altsyncram_component\|altsyncram_efk1:auto_generated\|decode_c8a:rden_decode_b " "Elaborating entity \"decode_c8a\" for hierarchy \"vga_ram:vga_ram_m0\|altsyncram:altsyncram_component\|altsyncram_efk1:auto_generated\|decode_c8a:rden_decode_b\"" {  } { { "db/altsyncram_efk1.tdf" "rden_decode_b" { Text "C:/Users/HUIP/Desktop/project/db/altsyncram_efk1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/mux_3nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005351743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005351743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb vga_ram:vga_ram_m0\|altsyncram:altsyncram_component\|altsyncram_efk1:auto_generated\|mux_3nb:mux3 " "Elaborating entity \"mux_3nb\" for hierarchy \"vga_ram:vga_ram_m0\|altsyncram:altsyncram_component\|altsyncram_efk1:auto_generated\|mux_3nb:mux3\"" {  } { { "db/altsyncram_efk1.tdf" "mux3" { Text "C:/Users/HUIP/Desktop/project/db/altsyncram_efk1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005351743 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1647005352431 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/spi_flash_ctrl.v" "" { Text "C:/Users/HUIP/Desktop/project/src/spi_flash_ctrl.v" 121 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/a_graycounter_2lc.tdf" 33 2 0 } } { "db/dcfifo_7jj1.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/dcfifo_7jj1.tdf" 63 2 0 } } { "db/dcfifo_7jj1.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/dcfifo_7jj1.tdf" 67 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/a_graycounter_677.tdf" 33 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/a_graycounter_2lc.tdf" 47 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/Users/HUIP/Desktop/project/db/a_graycounter_677.tdf" 47 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1647005352454 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1647005352454 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_r\[4\] GND " "Pin \"lcd_r\[4\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Users/HUIP/Desktop/project/src/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647005352712 "|top|lcd_r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[4\] GND " "Pin \"lcd_g\[4\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Users/HUIP/Desktop/project/src/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647005352712 "|top|lcd_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_b\[4\] GND " "Pin \"lcd_b\[4\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Users/HUIP/Desktop/project/src/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647005352712 "|top|lcd_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_b\[5\] GND " "Pin \"lcd_b\[5\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Users/HUIP/Desktop/project/src/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647005352712 "|top|lcd_b[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647005352712 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647005352784 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647005353242 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HUIP/Desktop/project/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/HUIP/Desktop/project/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005353305 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647005353427 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005353427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "737 " "Implemented 737 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647005353493 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647005353493 ""} { "Info" "ICUT_CUT_TM_LCELLS" "677 " "Implemented 677 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647005353493 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1647005353493 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1647005353493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647005353493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647005353518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 11 21:29:13 2022 " "Processing ended: Fri Mar 11 21:29:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647005353518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647005353518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647005353518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005353518 ""}
