/* Quartus II 32-bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE6E22) Path("D:/Dvpt/FPGA/Altera/vga_demo/synthesis/output_files/") File("vga_demo.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
