//
// Generated by Bluespec Compiler (build 0fccbb13)
//
//
// Ports:
// Name                         I/O  size props
// axi4_s_awready                 O     1 reg
// axi4_s_wready                  O     1 reg
// axi4_s_bvalid                  O     1 reg
// axi4_s_bid                     O    16 reg
// axi4_s_bresp                   O     2 reg
// axi4_s_arready                 O     1 reg
// axi4_s_rvalid                  O     1 reg
// axi4_s_rid                     O    16 reg
// axi4_s_rdata                   O   512 reg
// axi4_s_rresp                   O     2 reg
// axi4_s_rlast                   O     1 reg
// l1_to_l2_client_request_first  O    69 reg
// RDY_l1_to_l2_client_request_first  O     1 reg
// RDY_l1_to_l2_client_request_deq  O     1 reg
// l1_to_l2_client_request_notEmpty  O     1 reg
// RDY_l1_to_l2_client_request_notEmpty  O     1 const
// RDY_l1_to_l2_client_response_enq  O     1 reg
// l1_to_l2_client_response_notFull  O     1 reg
// RDY_l1_to_l2_client_response_notFull  O     1 const
// RDY_l2_to_l1_server_request_enq  O     1 reg
// l2_to_l1_server_request_notFull  O     1 reg
// RDY_l2_to_l1_server_request_notFull  O     1 const
// l2_to_l1_server_response_first  O   579 reg
// RDY_l2_to_l1_server_response_first  O     1 reg
// RDY_l2_to_l1_server_response_deq  O     1 reg
// l2_to_l1_server_response_notEmpty  O     1 reg
// RDY_l2_to_l1_server_response_notEmpty  O     1 const
// mmio_client_request_get        O   131 reg
// RDY_mmio_client_request_get    O     1 reg
// RDY_mmio_client_response_put   O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// axi4_s_awvalid                 I     1
// axi4_s_awid                    I    16 reg
// axi4_s_awaddr                  I    64 reg
// axi4_s_awlen                   I     8 reg
// axi4_s_awsize                  I     3 reg
// axi4_s_awburst                 I     2 reg
// axi4_s_awlock                  I     1 reg
// axi4_s_awcache                 I     4 reg
// axi4_s_awprot                  I     3 reg
// axi4_s_awqos                   I     4 reg
// axi4_s_awregion                I     4 reg
// axi4_s_wvalid                  I     1
// axi4_s_wdata                   I   512 reg
// axi4_s_wstrb                   I    64 reg
// axi4_s_wlast                   I     1 reg
// axi4_s_bready                  I     1
// axi4_s_arvalid                 I     1
// axi4_s_arid                    I    16 reg
// axi4_s_araddr                  I    64 reg
// axi4_s_arlen                   I     8 reg
// axi4_s_arsize                  I     3 reg
// axi4_s_arburst                 I     2 reg
// axi4_s_arlock                  I     1 reg
// axi4_s_arcache                 I     4 reg
// axi4_s_arprot                  I     3 reg
// axi4_s_arqos                   I     4 reg
// axi4_s_arregion                I     4 reg
// axi4_s_rready                  I     1
// l1_to_l2_client_response_enq_x  I   579 reg
// l2_to_l1_server_request_enq_x  I    66 reg
// mmio_client_response_put       I    65 reg
// EN_l1_to_l2_client_request_deq  I     1
// EN_l1_to_l2_client_response_enq  I     1
// EN_l2_to_l1_server_request_enq  I     1
// EN_l2_to_l1_server_response_deq  I     1
// EN_mmio_client_response_put    I     1
// EN_mmio_client_request_get     I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkDMA_Cache(CLK,
		   RST_N,

		   axi4_s_awvalid,
		   axi4_s_awid,
		   axi4_s_awaddr,
		   axi4_s_awlen,
		   axi4_s_awsize,
		   axi4_s_awburst,
		   axi4_s_awlock,
		   axi4_s_awcache,
		   axi4_s_awprot,
		   axi4_s_awqos,
		   axi4_s_awregion,

		   axi4_s_awready,

		   axi4_s_wvalid,
		   axi4_s_wdata,
		   axi4_s_wstrb,
		   axi4_s_wlast,

		   axi4_s_wready,

		   axi4_s_bvalid,

		   axi4_s_bid,

		   axi4_s_bresp,

		   axi4_s_bready,

		   axi4_s_arvalid,
		   axi4_s_arid,
		   axi4_s_araddr,
		   axi4_s_arlen,
		   axi4_s_arsize,
		   axi4_s_arburst,
		   axi4_s_arlock,
		   axi4_s_arcache,
		   axi4_s_arprot,
		   axi4_s_arqos,
		   axi4_s_arregion,

		   axi4_s_arready,

		   axi4_s_rvalid,

		   axi4_s_rid,

		   axi4_s_rdata,

		   axi4_s_rresp,

		   axi4_s_rlast,

		   axi4_s_rready,

		   l1_to_l2_client_request_first,
		   RDY_l1_to_l2_client_request_first,

		   EN_l1_to_l2_client_request_deq,
		   RDY_l1_to_l2_client_request_deq,

		   l1_to_l2_client_request_notEmpty,
		   RDY_l1_to_l2_client_request_notEmpty,

		   l1_to_l2_client_response_enq_x,
		   EN_l1_to_l2_client_response_enq,
		   RDY_l1_to_l2_client_response_enq,

		   l1_to_l2_client_response_notFull,
		   RDY_l1_to_l2_client_response_notFull,

		   l2_to_l1_server_request_enq_x,
		   EN_l2_to_l1_server_request_enq,
		   RDY_l2_to_l1_server_request_enq,

		   l2_to_l1_server_request_notFull,
		   RDY_l2_to_l1_server_request_notFull,

		   l2_to_l1_server_response_first,
		   RDY_l2_to_l1_server_response_first,

		   EN_l2_to_l1_server_response_deq,
		   RDY_l2_to_l1_server_response_deq,

		   l2_to_l1_server_response_notEmpty,
		   RDY_l2_to_l1_server_response_notEmpty,

		   EN_mmio_client_request_get,
		   mmio_client_request_get,
		   RDY_mmio_client_request_get,

		   mmio_client_response_put,
		   EN_mmio_client_response_put,
		   RDY_mmio_client_response_put);
  input  CLK;
  input  RST_N;

  // action method axi4_s_m_awvalid
  input  axi4_s_awvalid;
  input  [15 : 0] axi4_s_awid;
  input  [63 : 0] axi4_s_awaddr;
  input  [7 : 0] axi4_s_awlen;
  input  [2 : 0] axi4_s_awsize;
  input  [1 : 0] axi4_s_awburst;
  input  axi4_s_awlock;
  input  [3 : 0] axi4_s_awcache;
  input  [2 : 0] axi4_s_awprot;
  input  [3 : 0] axi4_s_awqos;
  input  [3 : 0] axi4_s_awregion;

  // value method axi4_s_m_awready
  output axi4_s_awready;

  // action method axi4_s_m_wvalid
  input  axi4_s_wvalid;
  input  [511 : 0] axi4_s_wdata;
  input  [63 : 0] axi4_s_wstrb;
  input  axi4_s_wlast;

  // value method axi4_s_m_wready
  output axi4_s_wready;

  // value method axi4_s_m_bvalid
  output axi4_s_bvalid;

  // value method axi4_s_m_bid
  output [15 : 0] axi4_s_bid;

  // value method axi4_s_m_bresp
  output [1 : 0] axi4_s_bresp;

  // value method axi4_s_m_buser

  // action method axi4_s_m_bready
  input  axi4_s_bready;

  // action method axi4_s_m_arvalid
  input  axi4_s_arvalid;
  input  [15 : 0] axi4_s_arid;
  input  [63 : 0] axi4_s_araddr;
  input  [7 : 0] axi4_s_arlen;
  input  [2 : 0] axi4_s_arsize;
  input  [1 : 0] axi4_s_arburst;
  input  axi4_s_arlock;
  input  [3 : 0] axi4_s_arcache;
  input  [2 : 0] axi4_s_arprot;
  input  [3 : 0] axi4_s_arqos;
  input  [3 : 0] axi4_s_arregion;

  // value method axi4_s_m_arready
  output axi4_s_arready;

  // value method axi4_s_m_rvalid
  output axi4_s_rvalid;

  // value method axi4_s_m_rid
  output [15 : 0] axi4_s_rid;

  // value method axi4_s_m_rdata
  output [511 : 0] axi4_s_rdata;

  // value method axi4_s_m_rresp
  output [1 : 0] axi4_s_rresp;

  // value method axi4_s_m_rlast
  output axi4_s_rlast;

  // value method axi4_s_m_ruser

  // action method axi4_s_m_rready
  input  axi4_s_rready;

  // value method l1_to_l2_client_request_first
  output [68 : 0] l1_to_l2_client_request_first;
  output RDY_l1_to_l2_client_request_first;

  // action method l1_to_l2_client_request_deq
  input  EN_l1_to_l2_client_request_deq;
  output RDY_l1_to_l2_client_request_deq;

  // value method l1_to_l2_client_request_notEmpty
  output l1_to_l2_client_request_notEmpty;
  output RDY_l1_to_l2_client_request_notEmpty;

  // action method l1_to_l2_client_response_enq
  input  [578 : 0] l1_to_l2_client_response_enq_x;
  input  EN_l1_to_l2_client_response_enq;
  output RDY_l1_to_l2_client_response_enq;

  // value method l1_to_l2_client_response_notFull
  output l1_to_l2_client_response_notFull;
  output RDY_l1_to_l2_client_response_notFull;

  // action method l2_to_l1_server_request_enq
  input  [65 : 0] l2_to_l1_server_request_enq_x;
  input  EN_l2_to_l1_server_request_enq;
  output RDY_l2_to_l1_server_request_enq;

  // value method l2_to_l1_server_request_notFull
  output l2_to_l1_server_request_notFull;
  output RDY_l2_to_l1_server_request_notFull;

  // value method l2_to_l1_server_response_first
  output [578 : 0] l2_to_l1_server_response_first;
  output RDY_l2_to_l1_server_response_first;

  // action method l2_to_l1_server_response_deq
  input  EN_l2_to_l1_server_response_deq;
  output RDY_l2_to_l1_server_response_deq;

  // value method l2_to_l1_server_response_notEmpty
  output l2_to_l1_server_response_notEmpty;
  output RDY_l2_to_l1_server_response_notEmpty;

  // actionvalue method mmio_client_request_get
  input  EN_mmio_client_request_get;
  output [130 : 0] mmio_client_request_get;
  output RDY_mmio_client_request_get;

  // action method mmio_client_response_put
  input  [64 : 0] mmio_client_response_put;
  input  EN_mmio_client_response_put;
  output RDY_mmio_client_response_put;

  // signals for module outputs
  wire [578 : 0] l2_to_l1_server_response_first;
  wire [511 : 0] axi4_s_rdata;
  wire [130 : 0] mmio_client_request_get;
  wire [68 : 0] l1_to_l2_client_request_first;
  wire [15 : 0] axi4_s_bid, axi4_s_rid;
  wire [1 : 0] axi4_s_bresp, axi4_s_rresp;
  wire RDY_l1_to_l2_client_request_deq,
       RDY_l1_to_l2_client_request_first,
       RDY_l1_to_l2_client_request_notEmpty,
       RDY_l1_to_l2_client_response_enq,
       RDY_l1_to_l2_client_response_notFull,
       RDY_l2_to_l1_server_request_enq,
       RDY_l2_to_l1_server_request_notFull,
       RDY_l2_to_l1_server_response_deq,
       RDY_l2_to_l1_server_response_first,
       RDY_l2_to_l1_server_response_notEmpty,
       RDY_mmio_client_request_get,
       RDY_mmio_client_response_put,
       axi4_s_arready,
       axi4_s_awready,
       axi4_s_bvalid,
       axi4_s_rlast,
       axi4_s_rvalid,
       axi4_s_wready,
       l1_to_l2_client_request_notEmpty,
       l1_to_l2_client_response_notFull,
       l2_to_l1_server_request_notFull,
       l2_to_l1_server_response_notEmpty;

  // register rg_init_index
  reg [5 : 0] rg_init_index;
  wire [5 : 0] rg_init_index$D_IN;
  wire rg_init_index$EN;

  // register rg_mmio_addr
  reg [63 : 0] rg_mmio_addr;
  wire [63 : 0] rg_mmio_addr$D_IN;
  wire rg_mmio_addr$EN;

  // register rg_mmio_err
  reg rg_mmio_err;
  wire rg_mmio_err$D_IN, rg_mmio_err$EN;

  // register rg_mmio_num_bytes
  reg [7 : 0] rg_mmio_num_bytes;
  wire [7 : 0] rg_mmio_num_bytes$D_IN;
  wire rg_mmio_num_bytes$EN;

  // register rg_mmio_num_slices
  reg [3 : 0] rg_mmio_num_slices;
  wire [3 : 0] rg_mmio_num_slices$D_IN;
  wire rg_mmio_num_slices$EN;

  // register rg_mmio_v_slices
  reg [511 : 0] rg_mmio_v_slices;
  reg [511 : 0] rg_mmio_v_slices$D_IN;
  wire rg_mmio_v_slices$EN;

  // register rg_state
  reg [2 : 0] rg_state;
  reg [2 : 0] rg_state$D_IN;
  wire rg_state$EN;

  // ports of submodule axi4_s_xactor_f_rd_addr
  wire [108 : 0] axi4_s_xactor_f_rd_addr$D_IN, axi4_s_xactor_f_rd_addr$D_OUT;
  wire axi4_s_xactor_f_rd_addr$CLR,
       axi4_s_xactor_f_rd_addr$DEQ,
       axi4_s_xactor_f_rd_addr$EMPTY_N,
       axi4_s_xactor_f_rd_addr$ENQ,
       axi4_s_xactor_f_rd_addr$FULL_N;

  // ports of submodule axi4_s_xactor_f_rd_data
  reg [530 : 0] axi4_s_xactor_f_rd_data$D_IN;
  wire [530 : 0] axi4_s_xactor_f_rd_data$D_OUT;
  wire axi4_s_xactor_f_rd_data$CLR,
       axi4_s_xactor_f_rd_data$DEQ,
       axi4_s_xactor_f_rd_data$EMPTY_N,
       axi4_s_xactor_f_rd_data$ENQ,
       axi4_s_xactor_f_rd_data$FULL_N;

  // ports of submodule axi4_s_xactor_f_wr_addr
  wire [108 : 0] axi4_s_xactor_f_wr_addr$D_IN, axi4_s_xactor_f_wr_addr$D_OUT;
  wire axi4_s_xactor_f_wr_addr$CLR,
       axi4_s_xactor_f_wr_addr$DEQ,
       axi4_s_xactor_f_wr_addr$EMPTY_N,
       axi4_s_xactor_f_wr_addr$ENQ,
       axi4_s_xactor_f_wr_addr$FULL_N;

  // ports of submodule axi4_s_xactor_f_wr_data
  wire [576 : 0] axi4_s_xactor_f_wr_data$D_IN, axi4_s_xactor_f_wr_data$D_OUT;
  wire axi4_s_xactor_f_wr_data$CLR,
       axi4_s_xactor_f_wr_data$DEQ,
       axi4_s_xactor_f_wr_data$EMPTY_N,
       axi4_s_xactor_f_wr_data$ENQ,
       axi4_s_xactor_f_wr_data$FULL_N;

  // ports of submodule axi4_s_xactor_f_wr_resp
  wire [17 : 0] axi4_s_xactor_f_wr_resp$D_IN, axi4_s_xactor_f_wr_resp$D_OUT;
  wire axi4_s_xactor_f_wr_resp$CLR,
       axi4_s_xactor_f_wr_resp$DEQ,
       axi4_s_xactor_f_wr_resp$EMPTY_N,
       axi4_s_xactor_f_wr_resp$ENQ,
       axi4_s_xactor_f_wr_resp$FULL_N;

  // ports of submodule f_L1_to_L2_Reqs
  wire [68 : 0] f_L1_to_L2_Reqs$D_IN, f_L1_to_L2_Reqs$D_OUT;
  wire f_L1_to_L2_Reqs$CLR,
       f_L1_to_L2_Reqs$DEQ,
       f_L1_to_L2_Reqs$EMPTY_N,
       f_L1_to_L2_Reqs$ENQ,
       f_L1_to_L2_Reqs$FULL_N;

  // ports of submodule f_L1_to_L2_Rsps
  wire [578 : 0] f_L1_to_L2_Rsps$D_IN, f_L1_to_L2_Rsps$D_OUT;
  wire f_L1_to_L2_Rsps$CLR,
       f_L1_to_L2_Rsps$DEQ,
       f_L1_to_L2_Rsps$EMPTY_N,
       f_L1_to_L2_Rsps$ENQ,
       f_L1_to_L2_Rsps$FULL_N;

  // ports of submodule f_L2_to_L1_Reqs
  wire [65 : 0] f_L2_to_L1_Reqs$D_IN, f_L2_to_L1_Reqs$D_OUT;
  wire f_L2_to_L1_Reqs$CLR,
       f_L2_to_L1_Reqs$DEQ,
       f_L2_to_L1_Reqs$EMPTY_N,
       f_L2_to_L1_Reqs$ENQ,
       f_L2_to_L1_Reqs$FULL_N;

  // ports of submodule f_L2_to_L1_Rsps
  wire [578 : 0] f_L2_to_L1_Rsps$D_IN, f_L2_to_L1_Rsps$D_OUT;
  wire f_L2_to_L1_Rsps$CLR,
       f_L2_to_L1_Rsps$DEQ,
       f_L2_to_L1_Rsps$EMPTY_N,
       f_L2_to_L1_Rsps$ENQ,
       f_L2_to_L1_Rsps$FULL_N;

  // ports of submodule f_reqs
  wire [685 : 0] f_reqs$D_IN, f_reqs$D_OUT;
  wire f_reqs$CLR, f_reqs$DEQ, f_reqs$EMPTY_N, f_reqs$ENQ, f_reqs$FULL_N;

  // ports of submodule mmio
  reg [207 : 0] mmio$req_mmu_cache_req;
  wire [130 : 0] mmio$mmio_client_request_get;
  wire [64 : 0] mmio$mmio_client_response_put;
  wire [63 : 0] mmio$result_snd_fst, mmio$start_pa;
  wire mmio$EN_mmio_client_request_get,
       mmio$EN_mmio_client_response_put,
       mmio$EN_req,
       mmio$EN_start,
       mmio$RDY_mmio_client_request_get,
       mmio$RDY_mmio_client_response_put,
       mmio$RDY_result_fst,
       mmio$RDY_result_snd_fst,
       mmio$result_fst;

  // ports of submodule rf_data_sets
  wire [511 : 0] rf_data_sets$D_IN, rf_data_sets$D_OUT_1;
  wire [5 : 0] rf_data_sets$ADDR_1,
	       rf_data_sets$ADDR_2,
	       rf_data_sets$ADDR_3,
	       rf_data_sets$ADDR_4,
	       rf_data_sets$ADDR_5,
	       rf_data_sets$ADDR_IN;
  wire rf_data_sets$WE;

  // ports of submodule rf_tag_sets
  reg [65 : 0] rf_tag_sets$D_IN;
  reg [5 : 0] rf_tag_sets$ADDR_IN;
  wire [65 : 0] rf_tag_sets$D_OUT_1, rf_tag_sets$D_OUT_2;
  wire [5 : 0] rf_tag_sets$ADDR_1,
	       rf_tag_sets$ADDR_2,
	       rf_tag_sets$ADDR_3,
	       rf_tag_sets$ADDR_4,
	       rf_tag_sets$ADDR_5;
  wire rf_tag_sets$WE;

  // ports of submodule soc_map
  wire [63 : 0] soc_map$m_is_IO_addr_addr,
		soc_map$m_is_mem_addr_addr,
		soc_map$m_is_near_mem_IO_addr_addr;
  wire soc_map$m_is_mem_addr;

  // rule scheduling signals
  wire CAN_FIRE_RL_rl_downgrade,
       CAN_FIRE_RL_rl_evict,
       CAN_FIRE_RL_rl_hit,
       CAN_FIRE_RL_rl_init,
       CAN_FIRE_RL_rl_merge_rd_req,
       CAN_FIRE_RL_rl_merge_wr_req,
       CAN_FIRE_RL_rl_mmio_rd_req,
       CAN_FIRE_RL_rl_mmio_rd_slice_rsp,
       CAN_FIRE_RL_rl_mmio_wr_req,
       CAN_FIRE_RL_rl_mmio_wr_slice_rsp,
       CAN_FIRE_RL_rl_upgrade_req,
       CAN_FIRE_RL_rl_upgrade_rsp,
       CAN_FIRE_axi4_s_m_arvalid,
       CAN_FIRE_axi4_s_m_awvalid,
       CAN_FIRE_axi4_s_m_bready,
       CAN_FIRE_axi4_s_m_rready,
       CAN_FIRE_axi4_s_m_wvalid,
       CAN_FIRE_l1_to_l2_client_request_deq,
       CAN_FIRE_l1_to_l2_client_response_enq,
       CAN_FIRE_l2_to_l1_server_request_enq,
       CAN_FIRE_l2_to_l1_server_response_deq,
       CAN_FIRE_mmio_client_request_get,
       CAN_FIRE_mmio_client_response_put,
       WILL_FIRE_RL_rl_downgrade,
       WILL_FIRE_RL_rl_evict,
       WILL_FIRE_RL_rl_hit,
       WILL_FIRE_RL_rl_init,
       WILL_FIRE_RL_rl_merge_rd_req,
       WILL_FIRE_RL_rl_merge_wr_req,
       WILL_FIRE_RL_rl_mmio_rd_req,
       WILL_FIRE_RL_rl_mmio_rd_slice_rsp,
       WILL_FIRE_RL_rl_mmio_wr_req,
       WILL_FIRE_RL_rl_mmio_wr_slice_rsp,
       WILL_FIRE_RL_rl_upgrade_req,
       WILL_FIRE_RL_rl_upgrade_rsp,
       WILL_FIRE_axi4_s_m_arvalid,
       WILL_FIRE_axi4_s_m_awvalid,
       WILL_FIRE_axi4_s_m_bready,
       WILL_FIRE_axi4_s_m_rready,
       WILL_FIRE_axi4_s_m_wvalid,
       WILL_FIRE_l1_to_l2_client_request_deq,
       WILL_FIRE_l1_to_l2_client_response_enq,
       WILL_FIRE_l2_to_l1_server_request_enq,
       WILL_FIRE_l2_to_l1_server_response_deq,
       WILL_FIRE_mmio_client_request_get,
       WILL_FIRE_mmio_client_response_put;

  // inputs to muxes for submodule ports
  wire [685 : 0] MUX_f_reqs$enq_1__VAL_1, MUX_f_reqs$enq_1__VAL_2;
  wire [578 : 0] MUX_f_L1_to_L2_Rsps$enq_1__VAL_1,
		 MUX_f_L1_to_L2_Rsps$enq_1__VAL_2;
  wire [530 : 0] MUX_axi4_s_xactor_f_rd_data$enq_1__VAL_1,
		 MUX_axi4_s_xactor_f_rd_data$enq_1__VAL_2,
		 MUX_axi4_s_xactor_f_rd_data$enq_1__VAL_3,
		 MUX_axi4_s_xactor_f_rd_data$enq_1__VAL_4;
  wire [511 : 0] MUX_rf_data_sets$upd_2__VAL_1,
		 MUX_rf_data_sets$upd_2__VAL_2,
		 MUX_rg_mmio_v_slices$write_1__VAL_1,
		 MUX_rg_mmio_v_slices$write_1__VAL_2,
		 MUX_rg_mmio_v_slices$write_1__VAL_3;
  wire [207 : 0] MUX_mmio$req_1__VAL_1,
		 MUX_mmio$req_1__VAL_2,
		 MUX_mmio$req_1__VAL_3,
		 MUX_mmio$req_1__VAL_4;
  wire [65 : 0] MUX_rf_tag_sets$upd_2__VAL_1,
		MUX_rf_tag_sets$upd_2__VAL_3,
		MUX_rf_tag_sets$upd_2__VAL_4;
  wire [17 : 0] MUX_axi4_s_xactor_f_wr_resp$enq_1__VAL_1,
		MUX_axi4_s_xactor_f_wr_resp$enq_1__VAL_2;
  wire [3 : 0] MUX_rg_mmio_num_slices$write_1__VAL_1;
  wire MUX_axi4_s_xactor_f_rd_data$enq_1__SEL_1,
       MUX_axi4_s_xactor_f_rd_data$enq_1__SEL_2,
       MUX_axi4_s_xactor_f_rd_data$enq_1__SEL_3,
       MUX_axi4_s_xactor_f_rd_data$enq_1__SEL_4,
       MUX_axi4_s_xactor_f_wr_resp$enq_1__PSEL_1,
       MUX_axi4_s_xactor_f_wr_resp$enq_1__PSEL_2,
       MUX_axi4_s_xactor_f_wr_resp$enq_1__SEL_1,
       MUX_f_L1_to_L2_Rsps$enq_1__SEL_1,
       MUX_mmio$req_1__SEL_1,
       MUX_mmio$req_1__SEL_2,
       MUX_mmio$start_1__SEL_1,
       MUX_rg_mmio_addr$write_1__SEL_1,
       MUX_rg_mmio_err$write_1__SEL_1,
       MUX_rg_mmio_err$write_1__VAL_1,
       MUX_rg_mmio_num_bytes$write_1__SEL_1,
       MUX_rg_state$write_1__SEL_1,
       MUX_rg_state$write_1__SEL_2,
       MUX_rg_state$write_1__SEL_3,
       MUX_rg_state$write_1__SEL_4;

  // declarations used by system tasks
  // synopsys translate_off
  reg [31 : 0] v__h2223;
  reg [31 : 0] v__h2644;
  reg [31 : 0] v__h22214;
  reg [31 : 0] v__h22497;
  reg [31 : 0] v__h22729;
  reg [31 : 0] v__h2217;
  reg [31 : 0] v__h2638;
  reg [31 : 0] v__h22208;
  reg [31 : 0] v__h22491;
  reg [31 : 0] v__h22723;
  // synopsys translate_on

  // remaining internal signals
  reg [2 : 0] CASE_num_bytes1072_1_0b0_2_0b1_4_0b10_8_0b11_1_ETC__q2,
	      CASE_rg_mmio_num_bytes_9_0b0_10_0b1_12_0b10_16_ETC__q3;
  wire [511 : 0] IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1497,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1523,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1524,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1540,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1555,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1557,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1572,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1587,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1603,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1618,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1620,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1636,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1651,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1667,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1682,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1684,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1699,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1714,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1730,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1754,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1755,
		 IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1757,
		 IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_1_17_ETC___d1752,
		 IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1522,
		 IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1753,
		 new_data___1__h23512,
		 new_data___1__h4515,
		 rdata__h75733,
		 v__h22436;
  wire [503 : 0] IF_f_reqsD_OUT_BIT_610_THEN_IF_f_reqsD_OUT_B_ETC__q1;
  wire [447 : 0] IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_1_17_ETC___d1482,
		 IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483;
  wire [63 : 0] IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_1_17_ETC___d1452,
		IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		addr__h72582,
		line_addr__h2933,
		line_addr__h3361,
		x__h41186;
  wire [7 : 0] num_bytes__h41072, num_bytes__h72583;
  wire [6 : 0] _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164;
  wire [3 : 0] rot_amt_slices__h75728;
  wire [2 : 0] size_code__h41085, size_code__h72688;
  wire [1 : 0] axi4_resp__h75883;
  wire IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1199,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1203,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1205,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1209,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1212,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1216,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1220,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1224,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1226,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1228,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1229,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1233,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1234,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1236,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1239,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1240,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1242,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1245,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1249,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1251,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1253,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1255,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1258,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1260,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1263,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1265,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1268,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1269,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1272,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1273,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1276,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1277,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1280,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1281,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1284,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1286,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1288,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1290,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1292,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1294,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1296,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1298,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1300,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1301,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1302,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1331,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1332,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1333,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1334,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1335,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1336,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1337,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1338,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1339,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1340,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1341,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1342,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1343,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1344,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1345,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1346,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1347,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1348,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1349,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1350,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1351,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1352,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1353,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1354,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1355,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1356,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1357,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1358,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1359,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1364,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1365,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1368,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1370,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1371,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1372,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1375,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1376,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1377,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1378,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1384,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1390,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1396,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1400,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1401,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1402,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1403,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1404,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1405,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1406,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1412,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1418,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1424,
       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1430,
       IF_f_reqs_first__5_BIT_685_07_THEN_axi4_s_xact_ETC___d110,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1202,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1207,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1208,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1214,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1215,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1222,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1223,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1227,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1230,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1231,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1232,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1235,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1237,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1238,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1241,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1243,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1244,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1246,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1247,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1248,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1252,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1256,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1257,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1261,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1262,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1266,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1267,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1270,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1271,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1274,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1275,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1278,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1279,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1282,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1283,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1285,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1287,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1289,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1291,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1293,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1295,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1297,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1299,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1305,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1306,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1310,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1311,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1315,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1316,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1318,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1319,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1322,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1323,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1325,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1326,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1328,
       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1329,
       NOT_f_L2_to_L1_Rsps_first__32_BITS_578_TO_515__ETC___d435,
       NOT_f_reqs_first__5_BIT_685_07_12_AND_NOT_rf_t_ETC___d118,
       f_reqs_i_notEmpty__9_AND_IF_f_reqs_first__5_BI_ETC___d1435,
       mmio_RDY_result_fst__115_AND_IF_rg_mmio_num_by_ETC___d1437,
       mmio_RDY_result_fst__115_AND_NOT_rg_mmio_num_b_ETC___d1120,
       rf_tag_sets_sub_f_L2_to_L1_Reqs_first__1_BITS__ETC___d57,
       rf_tag_sets_sub_f_L2_to_L1_Reqs_first__1_BITS__ETC___d62,
       rf_tag_sets_sub_f_reqs_first__5_BITS_616_TO_61_ETC___d97,
       rg_mmio_num_bytes_116_ULE_8___d1117,
       rg_state_EQ_1_1_AND_NOT_f_L2_to_L1_Reqs_notEmp_ETC___d100,
       rg_state_EQ_1_1_AND_NOT_f_L2_to_L1_Reqs_notEmp_ETC___d421;

  // action method axi4_s_m_awvalid
  assign CAN_FIRE_axi4_s_m_awvalid = 1'd1 ;
  assign WILL_FIRE_axi4_s_m_awvalid = 1'd1 ;

  // value method axi4_s_m_awready
  assign axi4_s_awready = axi4_s_xactor_f_wr_addr$FULL_N ;

  // action method axi4_s_m_wvalid
  assign CAN_FIRE_axi4_s_m_wvalid = 1'd1 ;
  assign WILL_FIRE_axi4_s_m_wvalid = 1'd1 ;

  // value method axi4_s_m_wready
  assign axi4_s_wready = axi4_s_xactor_f_wr_data$FULL_N ;

  // value method axi4_s_m_bvalid
  assign axi4_s_bvalid = axi4_s_xactor_f_wr_resp$EMPTY_N ;

  // value method axi4_s_m_bid
  assign axi4_s_bid = axi4_s_xactor_f_wr_resp$D_OUT[17:2] ;

  // value method axi4_s_m_bresp
  assign axi4_s_bresp = axi4_s_xactor_f_wr_resp$D_OUT[1:0] ;

  // action method axi4_s_m_bready
  assign CAN_FIRE_axi4_s_m_bready = 1'd1 ;
  assign WILL_FIRE_axi4_s_m_bready = 1'd1 ;

  // action method axi4_s_m_arvalid
  assign CAN_FIRE_axi4_s_m_arvalid = 1'd1 ;
  assign WILL_FIRE_axi4_s_m_arvalid = 1'd1 ;

  // value method axi4_s_m_arready
  assign axi4_s_arready = axi4_s_xactor_f_rd_addr$FULL_N ;

  // value method axi4_s_m_rvalid
  assign axi4_s_rvalid = axi4_s_xactor_f_rd_data$EMPTY_N ;

  // value method axi4_s_m_rid
  assign axi4_s_rid = axi4_s_xactor_f_rd_data$D_OUT[530:515] ;

  // value method axi4_s_m_rdata
  assign axi4_s_rdata = axi4_s_xactor_f_rd_data$D_OUT[514:3] ;

  // value method axi4_s_m_rresp
  assign axi4_s_rresp = axi4_s_xactor_f_rd_data$D_OUT[2:1] ;

  // value method axi4_s_m_rlast
  assign axi4_s_rlast = axi4_s_xactor_f_rd_data$D_OUT[0] ;

  // action method axi4_s_m_rready
  assign CAN_FIRE_axi4_s_m_rready = 1'd1 ;
  assign WILL_FIRE_axi4_s_m_rready = 1'd1 ;

  // value method l1_to_l2_client_request_first
  assign l1_to_l2_client_request_first = f_L1_to_L2_Reqs$D_OUT ;
  assign RDY_l1_to_l2_client_request_first = f_L1_to_L2_Reqs$EMPTY_N ;

  // action method l1_to_l2_client_request_deq
  assign RDY_l1_to_l2_client_request_deq = f_L1_to_L2_Reqs$EMPTY_N ;
  assign CAN_FIRE_l1_to_l2_client_request_deq = f_L1_to_L2_Reqs$EMPTY_N ;
  assign WILL_FIRE_l1_to_l2_client_request_deq =
	     EN_l1_to_l2_client_request_deq ;

  // value method l1_to_l2_client_request_notEmpty
  assign l1_to_l2_client_request_notEmpty = f_L1_to_L2_Reqs$EMPTY_N ;
  assign RDY_l1_to_l2_client_request_notEmpty = 1'd1 ;

  // action method l1_to_l2_client_response_enq
  assign RDY_l1_to_l2_client_response_enq = f_L2_to_L1_Rsps$FULL_N ;
  assign CAN_FIRE_l1_to_l2_client_response_enq = f_L2_to_L1_Rsps$FULL_N ;
  assign WILL_FIRE_l1_to_l2_client_response_enq =
	     EN_l1_to_l2_client_response_enq ;

  // value method l1_to_l2_client_response_notFull
  assign l1_to_l2_client_response_notFull = f_L2_to_L1_Rsps$FULL_N ;
  assign RDY_l1_to_l2_client_response_notFull = 1'd1 ;

  // action method l2_to_l1_server_request_enq
  assign RDY_l2_to_l1_server_request_enq = f_L2_to_L1_Reqs$FULL_N ;
  assign CAN_FIRE_l2_to_l1_server_request_enq = f_L2_to_L1_Reqs$FULL_N ;
  assign WILL_FIRE_l2_to_l1_server_request_enq =
	     EN_l2_to_l1_server_request_enq ;

  // value method l2_to_l1_server_request_notFull
  assign l2_to_l1_server_request_notFull = f_L2_to_L1_Reqs$FULL_N ;
  assign RDY_l2_to_l1_server_request_notFull = 1'd1 ;

  // value method l2_to_l1_server_response_first
  assign l2_to_l1_server_response_first = f_L1_to_L2_Rsps$D_OUT ;
  assign RDY_l2_to_l1_server_response_first = f_L1_to_L2_Rsps$EMPTY_N ;

  // action method l2_to_l1_server_response_deq
  assign RDY_l2_to_l1_server_response_deq = f_L1_to_L2_Rsps$EMPTY_N ;
  assign CAN_FIRE_l2_to_l1_server_response_deq = f_L1_to_L2_Rsps$EMPTY_N ;
  assign WILL_FIRE_l2_to_l1_server_response_deq =
	     EN_l2_to_l1_server_response_deq ;

  // value method l2_to_l1_server_response_notEmpty
  assign l2_to_l1_server_response_notEmpty = f_L1_to_L2_Rsps$EMPTY_N ;
  assign RDY_l2_to_l1_server_response_notEmpty = 1'd1 ;

  // actionvalue method mmio_client_request_get
  assign mmio_client_request_get = mmio$mmio_client_request_get ;
  assign RDY_mmio_client_request_get = mmio$RDY_mmio_client_request_get ;
  assign CAN_FIRE_mmio_client_request_get = mmio$RDY_mmio_client_request_get ;
  assign WILL_FIRE_mmio_client_request_get = EN_mmio_client_request_get ;

  // action method mmio_client_response_put
  assign RDY_mmio_client_response_put = mmio$RDY_mmio_client_response_put ;
  assign CAN_FIRE_mmio_client_response_put =
	     mmio$RDY_mmio_client_response_put ;
  assign WILL_FIRE_mmio_client_response_put = EN_mmio_client_response_put ;

  // submodule axi4_s_xactor_f_rd_addr
  FIFO2 #(.width(32'd109),
	  .guarded(1'd1)) axi4_s_xactor_f_rd_addr(.RST(RST_N),
						  .CLK(CLK),
						  .D_IN(axi4_s_xactor_f_rd_addr$D_IN),
						  .ENQ(axi4_s_xactor_f_rd_addr$ENQ),
						  .DEQ(axi4_s_xactor_f_rd_addr$DEQ),
						  .CLR(axi4_s_xactor_f_rd_addr$CLR),
						  .D_OUT(axi4_s_xactor_f_rd_addr$D_OUT),
						  .FULL_N(axi4_s_xactor_f_rd_addr$FULL_N),
						  .EMPTY_N(axi4_s_xactor_f_rd_addr$EMPTY_N));

  // submodule axi4_s_xactor_f_rd_data
  FIFO2 #(.width(32'd531),
	  .guarded(1'd1)) axi4_s_xactor_f_rd_data(.RST(RST_N),
						  .CLK(CLK),
						  .D_IN(axi4_s_xactor_f_rd_data$D_IN),
						  .ENQ(axi4_s_xactor_f_rd_data$ENQ),
						  .DEQ(axi4_s_xactor_f_rd_data$DEQ),
						  .CLR(axi4_s_xactor_f_rd_data$CLR),
						  .D_OUT(axi4_s_xactor_f_rd_data$D_OUT),
						  .FULL_N(axi4_s_xactor_f_rd_data$FULL_N),
						  .EMPTY_N(axi4_s_xactor_f_rd_data$EMPTY_N));

  // submodule axi4_s_xactor_f_wr_addr
  FIFO2 #(.width(32'd109),
	  .guarded(1'd1)) axi4_s_xactor_f_wr_addr(.RST(RST_N),
						  .CLK(CLK),
						  .D_IN(axi4_s_xactor_f_wr_addr$D_IN),
						  .ENQ(axi4_s_xactor_f_wr_addr$ENQ),
						  .DEQ(axi4_s_xactor_f_wr_addr$DEQ),
						  .CLR(axi4_s_xactor_f_wr_addr$CLR),
						  .D_OUT(axi4_s_xactor_f_wr_addr$D_OUT),
						  .FULL_N(axi4_s_xactor_f_wr_addr$FULL_N),
						  .EMPTY_N(axi4_s_xactor_f_wr_addr$EMPTY_N));

  // submodule axi4_s_xactor_f_wr_data
  FIFO2 #(.width(32'd577),
	  .guarded(1'd1)) axi4_s_xactor_f_wr_data(.RST(RST_N),
						  .CLK(CLK),
						  .D_IN(axi4_s_xactor_f_wr_data$D_IN),
						  .ENQ(axi4_s_xactor_f_wr_data$ENQ),
						  .DEQ(axi4_s_xactor_f_wr_data$DEQ),
						  .CLR(axi4_s_xactor_f_wr_data$CLR),
						  .D_OUT(axi4_s_xactor_f_wr_data$D_OUT),
						  .FULL_N(axi4_s_xactor_f_wr_data$FULL_N),
						  .EMPTY_N(axi4_s_xactor_f_wr_data$EMPTY_N));

  // submodule axi4_s_xactor_f_wr_resp
  FIFO2 #(.width(32'd18), .guarded(1'd1)) axi4_s_xactor_f_wr_resp(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(axi4_s_xactor_f_wr_resp$D_IN),
								  .ENQ(axi4_s_xactor_f_wr_resp$ENQ),
								  .DEQ(axi4_s_xactor_f_wr_resp$DEQ),
								  .CLR(axi4_s_xactor_f_wr_resp$CLR),
								  .D_OUT(axi4_s_xactor_f_wr_resp$D_OUT),
								  .FULL_N(axi4_s_xactor_f_wr_resp$FULL_N),
								  .EMPTY_N(axi4_s_xactor_f_wr_resp$EMPTY_N));

  // submodule f_L1_to_L2_Reqs
  FIFO2 #(.width(32'd69), .guarded(1'd1)) f_L1_to_L2_Reqs(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(f_L1_to_L2_Reqs$D_IN),
							  .ENQ(f_L1_to_L2_Reqs$ENQ),
							  .DEQ(f_L1_to_L2_Reqs$DEQ),
							  .CLR(f_L1_to_L2_Reqs$CLR),
							  .D_OUT(f_L1_to_L2_Reqs$D_OUT),
							  .FULL_N(f_L1_to_L2_Reqs$FULL_N),
							  .EMPTY_N(f_L1_to_L2_Reqs$EMPTY_N));

  // submodule f_L1_to_L2_Rsps
  FIFO2 #(.width(32'd579), .guarded(1'd1)) f_L1_to_L2_Rsps(.RST(RST_N),
							   .CLK(CLK),
							   .D_IN(f_L1_to_L2_Rsps$D_IN),
							   .ENQ(f_L1_to_L2_Rsps$ENQ),
							   .DEQ(f_L1_to_L2_Rsps$DEQ),
							   .CLR(f_L1_to_L2_Rsps$CLR),
							   .D_OUT(f_L1_to_L2_Rsps$D_OUT),
							   .FULL_N(f_L1_to_L2_Rsps$FULL_N),
							   .EMPTY_N(f_L1_to_L2_Rsps$EMPTY_N));

  // submodule f_L2_to_L1_Reqs
  FIFO2 #(.width(32'd66), .guarded(1'd1)) f_L2_to_L1_Reqs(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(f_L2_to_L1_Reqs$D_IN),
							  .ENQ(f_L2_to_L1_Reqs$ENQ),
							  .DEQ(f_L2_to_L1_Reqs$DEQ),
							  .CLR(f_L2_to_L1_Reqs$CLR),
							  .D_OUT(f_L2_to_L1_Reqs$D_OUT),
							  .FULL_N(f_L2_to_L1_Reqs$FULL_N),
							  .EMPTY_N(f_L2_to_L1_Reqs$EMPTY_N));

  // submodule f_L2_to_L1_Rsps
  FIFO2 #(.width(32'd579), .guarded(1'd1)) f_L2_to_L1_Rsps(.RST(RST_N),
							   .CLK(CLK),
							   .D_IN(f_L2_to_L1_Rsps$D_IN),
							   .ENQ(f_L2_to_L1_Rsps$ENQ),
							   .DEQ(f_L2_to_L1_Rsps$DEQ),
							   .CLR(f_L2_to_L1_Rsps$CLR),
							   .D_OUT(f_L2_to_L1_Rsps$D_OUT),
							   .FULL_N(f_L2_to_L1_Rsps$FULL_N),
							   .EMPTY_N(f_L2_to_L1_Rsps$EMPTY_N));

  // submodule f_reqs
  FIFO2 #(.width(32'd686), .guarded(1'd1)) f_reqs(.RST(RST_N),
						  .CLK(CLK),
						  .D_IN(f_reqs$D_IN),
						  .ENQ(f_reqs$ENQ),
						  .DEQ(f_reqs$DEQ),
						  .CLR(f_reqs$CLR),
						  .D_OUT(f_reqs$D_OUT),
						  .FULL_N(f_reqs$FULL_N),
						  .EMPTY_N(f_reqs$EMPTY_N));

  // submodule mmio
  mkMMIO #(.verbosity(3'd0)) mmio(.CLK(CLK),
				  .RST_N(RST_N),
				  .mmio_client_response_put(mmio$mmio_client_response_put),
				  .req_mmu_cache_req(mmio$req_mmu_cache_req),
				  .start_pa(mmio$start_pa),
				  .EN_req(mmio$EN_req),
				  .EN_start(mmio$EN_start),
				  .EN_mmio_client_request_get(mmio$EN_mmio_client_request_get),
				  .EN_mmio_client_response_put(mmio$EN_mmio_client_response_put),
				  .RDY_req(),
				  .RDY_start(),
				  .result_fst(mmio$result_fst),
				  .RDY_result_fst(mmio$RDY_result_fst),
				  .result_snd_fst(mmio$result_snd_fst),
				  .RDY_result_snd_fst(mmio$RDY_result_snd_fst),
				  .result_snd_snd(),
				  .RDY_result_snd_snd(),
				  .mmio_client_request_get(mmio$mmio_client_request_get),
				  .RDY_mmio_client_request_get(mmio$RDY_mmio_client_request_get),
				  .RDY_mmio_client_response_put(mmio$RDY_mmio_client_response_put));

  // submodule rf_data_sets
  RegFile #(.addr_width(32'd6),
	    .data_width(32'd512),
	    .lo(6'h0),
	    .hi(6'd63)) rf_data_sets(.CLK(CLK),
				     .ADDR_1(rf_data_sets$ADDR_1),
				     .ADDR_2(rf_data_sets$ADDR_2),
				     .ADDR_3(rf_data_sets$ADDR_3),
				     .ADDR_4(rf_data_sets$ADDR_4),
				     .ADDR_5(rf_data_sets$ADDR_5),
				     .ADDR_IN(rf_data_sets$ADDR_IN),
				     .D_IN(rf_data_sets$D_IN),
				     .WE(rf_data_sets$WE),
				     .D_OUT_1(rf_data_sets$D_OUT_1),
				     .D_OUT_2(),
				     .D_OUT_3(),
				     .D_OUT_4(),
				     .D_OUT_5());

  // submodule rf_tag_sets
  RegFile #(.addr_width(32'd6),
	    .data_width(32'd66),
	    .lo(6'h0),
	    .hi(6'd63)) rf_tag_sets(.CLK(CLK),
				    .ADDR_1(rf_tag_sets$ADDR_1),
				    .ADDR_2(rf_tag_sets$ADDR_2),
				    .ADDR_3(rf_tag_sets$ADDR_3),
				    .ADDR_4(rf_tag_sets$ADDR_4),
				    .ADDR_5(rf_tag_sets$ADDR_5),
				    .ADDR_IN(rf_tag_sets$ADDR_IN),
				    .D_IN(rf_tag_sets$D_IN),
				    .WE(rf_tag_sets$WE),
				    .D_OUT_1(rf_tag_sets$D_OUT_1),
				    .D_OUT_2(rf_tag_sets$D_OUT_2),
				    .D_OUT_3(),
				    .D_OUT_4(),
				    .D_OUT_5());

  // submodule soc_map
  mkSoC_Map soc_map(.CLK(CLK),
		    .RST_N(RST_N),
		    .m_is_IO_addr_addr(soc_map$m_is_IO_addr_addr),
		    .m_is_mem_addr_addr(soc_map$m_is_mem_addr_addr),
		    .m_is_near_mem_IO_addr_addr(soc_map$m_is_near_mem_IO_addr_addr),
		    .m_near_mem_io_addr_base(),
		    .m_near_mem_io_addr_size(),
		    .m_near_mem_io_addr_lim(),
		    .m_plic_addr_base(),
		    .m_plic_addr_size(),
		    .m_plic_addr_lim(),
		    .m_uart0_addr_base(),
		    .m_uart0_addr_size(),
		    .m_uart0_addr_lim(),
		    .m_boot_rom_addr_base(),
		    .m_boot_rom_addr_size(),
		    .m_boot_rom_addr_lim(),
		    .m_mem0_controller_addr_base(),
		    .m_mem0_controller_addr_size(),
		    .m_mem0_controller_addr_lim(),
		    .m_tcm_addr_base(),
		    .m_tcm_addr_size(),
		    .m_tcm_addr_lim(),
		    .m_is_mem_addr(soc_map$m_is_mem_addr),
		    .m_is_IO_addr(),
		    .m_is_near_mem_IO_addr(),
		    .m_pc_reset_value(),
		    .m_mtvec_reset_value(),
		    .m_nmivec_reset_value());

  // rule RL_rl_init
  assign CAN_FIRE_RL_rl_init = rg_state == 3'd0 ;
  assign WILL_FIRE_RL_rl_init = CAN_FIRE_RL_rl_init ;

  // rule RL_rl_merge_rd_req
  assign CAN_FIRE_RL_rl_merge_rd_req =
	     axi4_s_xactor_f_rd_addr$EMPTY_N && f_reqs$FULL_N ;
  assign WILL_FIRE_RL_rl_merge_rd_req = CAN_FIRE_RL_rl_merge_rd_req ;

  // rule RL_rl_merge_wr_req
  assign CAN_FIRE_RL_rl_merge_wr_req =
	     f_reqs$FULL_N && axi4_s_xactor_f_wr_addr$EMPTY_N &&
	     axi4_s_xactor_f_wr_data$EMPTY_N ;
  assign WILL_FIRE_RL_rl_merge_wr_req =
	     CAN_FIRE_RL_rl_merge_wr_req && !WILL_FIRE_RL_rl_merge_rd_req ;

  // rule RL_rl_downgrade
  assign CAN_FIRE_RL_rl_downgrade =
	     f_L2_to_L1_Reqs$EMPTY_N &&
	     (rf_tag_sets$D_OUT_2[65:64] == 2'd0 ||
	      rf_tag_sets_sub_f_L2_to_L1_Reqs_first__1_BITS__ETC___d57 ||
	      !rf_tag_sets_sub_f_L2_to_L1_Reqs_first__1_BITS__ETC___d62 ||
	      f_L1_to_L2_Rsps$FULL_N) &&
	     rg_state != 3'd0 ;
  assign WILL_FIRE_RL_rl_downgrade = CAN_FIRE_RL_rl_downgrade ;

  // rule RL_rl_evict
  assign CAN_FIRE_RL_rl_evict =
	     f_L1_to_L2_Rsps$FULL_N && f_reqs$EMPTY_N &&
	     rg_state_EQ_1_1_AND_NOT_f_L2_to_L1_Reqs_notEmp_ETC___d100 ;
  assign WILL_FIRE_RL_rl_evict = CAN_FIRE_RL_rl_evict ;

  // rule RL_rl_hit
  assign CAN_FIRE_RL_rl_hit =
	     f_reqs$EMPTY_N &&
	     IF_f_reqs_first__5_BIT_685_07_THEN_axi4_s_xact_ETC___d110 &&
	     rg_state == 3'd1 &&
	     !f_L2_to_L1_Reqs$EMPTY_N &&
	     soc_map$m_is_mem_addr &&
	     NOT_f_reqs_first__5_BIT_685_07_12_AND_NOT_rf_t_ETC___d118 ;
  assign WILL_FIRE_RL_rl_hit = CAN_FIRE_RL_rl_hit ;

  // rule RL_rl_upgrade_req
  assign CAN_FIRE_RL_rl_upgrade_req = MUX_rg_state$write_1__SEL_4 ;
  assign WILL_FIRE_RL_rl_upgrade_req = MUX_rg_state$write_1__SEL_4 ;

  // rule RL_rl_upgrade_rsp
  assign CAN_FIRE_RL_rl_upgrade_rsp = MUX_rg_state$write_1__SEL_3 ;
  assign WILL_FIRE_RL_rl_upgrade_rsp = MUX_rg_state$write_1__SEL_3 ;

  // rule RL_rl_mmio_wr_req
  assign CAN_FIRE_RL_rl_mmio_wr_req =
	     f_reqs$EMPTY_N && rg_state == 3'd1 && !f_L2_to_L1_Reqs$EMPTY_N &&
	     !soc_map$m_is_mem_addr &&
	     f_reqs$D_OUT[685] ;
  assign WILL_FIRE_RL_rl_mmio_wr_req = CAN_FIRE_RL_rl_mmio_wr_req ;

  // rule RL_rl_mmio_wr_slice_rsp
  assign CAN_FIRE_RL_rl_mmio_wr_slice_rsp =
	     mmio_RDY_result_fst__115_AND_NOT_rg_mmio_num_b_ETC___d1120 &&
	     rg_state == 3'd5 ;
  assign WILL_FIRE_RL_rl_mmio_wr_slice_rsp =
	     CAN_FIRE_RL_rl_mmio_wr_slice_rsp ;

  // rule RL_rl_mmio_rd_req
  assign CAN_FIRE_RL_rl_mmio_rd_req =
	     f_reqs$EMPTY_N && rg_state == 3'd1 && !f_L2_to_L1_Reqs$EMPTY_N &&
	     !soc_map$m_is_mem_addr &&
	     !f_reqs$D_OUT[685] ;
  assign WILL_FIRE_RL_rl_mmio_rd_req = CAN_FIRE_RL_rl_mmio_rd_req ;

  // rule RL_rl_mmio_rd_slice_rsp
  assign CAN_FIRE_RL_rl_mmio_rd_slice_rsp =
	     mmio_RDY_result_fst__115_AND_IF_rg_mmio_num_by_ETC___d1437 &&
	     rg_state == 3'd4 ;
  assign WILL_FIRE_RL_rl_mmio_rd_slice_rsp =
	     CAN_FIRE_RL_rl_mmio_rd_slice_rsp ;

  // inputs to muxes for submodule ports
  assign MUX_axi4_s_xactor_f_rd_data$enq_1__SEL_1 =
	     WILL_FIRE_RL_rl_hit && !f_reqs$D_OUT[685] ;
  assign MUX_axi4_s_xactor_f_rd_data$enq_1__SEL_2 =
	     WILL_FIRE_RL_rl_upgrade_rsp && !f_reqs$D_OUT[685] ;
  assign MUX_axi4_s_xactor_f_rd_data$enq_1__SEL_3 =
	     WILL_FIRE_RL_rl_mmio_wr_slice_rsp &&
	     rg_mmio_num_bytes_116_ULE_8___d1117 &&
	     !f_reqs$D_OUT[685] ;
  assign MUX_axi4_s_xactor_f_rd_data$enq_1__SEL_4 =
	     WILL_FIRE_RL_rl_mmio_rd_slice_rsp &&
	     rg_mmio_num_bytes_116_ULE_8___d1117 &&
	     !f_reqs$D_OUT[685] ;
  assign MUX_axi4_s_xactor_f_wr_resp$enq_1__PSEL_1 =
	     WILL_FIRE_RL_rl_upgrade_rsp || WILL_FIRE_RL_rl_hit ;
  assign MUX_axi4_s_xactor_f_wr_resp$enq_1__SEL_1 =
	     MUX_axi4_s_xactor_f_wr_resp$enq_1__PSEL_1 && f_reqs$D_OUT[685] ;
  assign MUX_axi4_s_xactor_f_wr_resp$enq_1__PSEL_2 =
	     WILL_FIRE_RL_rl_mmio_rd_slice_rsp ||
	     WILL_FIRE_RL_rl_mmio_wr_slice_rsp ;
  assign MUX_f_L1_to_L2_Rsps$enq_1__SEL_1 =
	     WILL_FIRE_RL_rl_downgrade &&
	     rf_tag_sets$D_OUT_2[65:64] != 2'd0 &&
	     !rf_tag_sets_sub_f_L2_to_L1_Reqs_first__1_BITS__ETC___d57 &&
	     rf_tag_sets_sub_f_L2_to_L1_Reqs_first__1_BITS__ETC___d62 ;
  assign MUX_mmio$req_1__SEL_1 =
	     WILL_FIRE_RL_rl_mmio_wr_slice_rsp &&
	     !rg_mmio_num_bytes_116_ULE_8___d1117 ;
  assign MUX_mmio$req_1__SEL_2 =
	     WILL_FIRE_RL_rl_mmio_rd_slice_rsp &&
	     !rg_mmio_num_bytes_116_ULE_8___d1117 ;
  assign MUX_mmio$start_1__SEL_1 =
	     MUX_axi4_s_xactor_f_wr_resp$enq_1__PSEL_2 &&
	     !rg_mmio_num_bytes_116_ULE_8___d1117 ;
  assign MUX_rg_mmio_addr$write_1__SEL_1 =
	     MUX_axi4_s_xactor_f_wr_resp$enq_1__PSEL_2 &&
	     !rg_mmio_num_bytes_116_ULE_8___d1117 ;
  assign MUX_rg_mmio_err$write_1__SEL_1 =
	     MUX_axi4_s_xactor_f_wr_resp$enq_1__PSEL_2 &&
	     !rg_mmio_num_bytes_116_ULE_8___d1117 ;
  assign MUX_rg_mmio_num_bytes$write_1__SEL_1 =
	     MUX_axi4_s_xactor_f_wr_resp$enq_1__PSEL_2 &&
	     !rg_mmio_num_bytes_116_ULE_8___d1117 ;
  assign MUX_rg_state$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_init && rg_init_index == 6'd63 ;
  assign MUX_rg_state$write_1__SEL_2 =
	     MUX_axi4_s_xactor_f_wr_resp$enq_1__PSEL_2 &&
	     rg_mmio_num_bytes_116_ULE_8___d1117 ;
  assign MUX_rg_state$write_1__SEL_3 =
	     f_reqs$EMPTY_N && f_L2_to_L1_Rsps$EMPTY_N &&
	     IF_f_reqs_first__5_BIT_685_07_THEN_axi4_s_xact_ETC___d110 &&
	     rg_state == 3'd3 &&
	     !f_L2_to_L1_Reqs$EMPTY_N ;
  assign MUX_rg_state$write_1__SEL_4 =
	     f_reqs$EMPTY_N && f_L1_to_L2_Reqs$FULL_N &&
	     rg_state_EQ_1_1_AND_NOT_f_L2_to_L1_Reqs_notEmp_ETC___d421 ;
  assign MUX_axi4_s_xactor_f_rd_data$enq_1__VAL_1 =
	     { f_reqs$D_OUT[684:669], rf_data_sets$D_OUT_1, 3'd1 } ;
  assign MUX_axi4_s_xactor_f_rd_data$enq_1__VAL_2 =
	     { f_reqs$D_OUT[684:669], v__h22436, 3'd1 } ;
  assign MUX_axi4_s_xactor_f_rd_data$enq_1__VAL_3 =
	     { f_reqs$D_OUT[684:669],
	       512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA,
	       axi4_resp__h75883,
	       1'd1 } ;
  assign MUX_axi4_s_xactor_f_rd_data$enq_1__VAL_4 =
	     { f_reqs$D_OUT[684:669],
	       rdata__h75733,
	       axi4_resp__h75883,
	       1'd1 } ;
  assign MUX_axi4_s_xactor_f_wr_resp$enq_1__VAL_1 =
	     { f_reqs$D_OUT[684:669], 2'd0 } ;
  assign MUX_axi4_s_xactor_f_wr_resp$enq_1__VAL_2 =
	     { f_reqs$D_OUT[684:669], axi4_resp__h75883 } ;
  assign MUX_f_L1_to_L2_Rsps$enq_1__VAL_1 =
	     { line_addr__h2933,
	       f_L2_to_L1_Reqs$D_OUT[1:0],
	       rf_tag_sets$D_OUT_2[65:64] == 2'd3,
	       rf_data_sets$D_OUT_1 } ;
  assign MUX_f_L1_to_L2_Rsps$enq_1__VAL_2 =
	     { rf_tag_sets$D_OUT_1[63:0],
	       2'd0,
	       rf_tag_sets$D_OUT_1[65:64] == 2'd3,
	       rf_data_sets$D_OUT_1 } ;
  assign MUX_f_reqs$enq_1__VAL_1 =
	     { 1'd0,
	       axi4_s_xactor_f_rd_addr$D_OUT,
	       576'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA } ;
  assign MUX_f_reqs$enq_1__VAL_2 =
	     { 1'd1,
	       axi4_s_xactor_f_wr_addr$D_OUT,
	       axi4_s_xactor_f_wr_data$D_OUT[64:1],
	       axi4_s_xactor_f_wr_data$D_OUT[576:65] } ;
  assign MUX_mmio$req_1__VAL_1 =
	     { 2'd1,
	       size_code__h72688,
	       addr__h72582,
	       rg_mmio_v_slices[127:64],
	       75'h00C0000000000000000 } ;
  assign MUX_mmio$req_1__VAL_2 =
	     { 2'd0,
	       size_code__h72688,
	       addr__h72582,
	       139'h555555555555555500C0000000000000000 } ;
  assign MUX_mmio$req_1__VAL_3 =
	     { 2'd1,
	       size_code__h41085,
	       f_reqs$D_OUT[668:605],
	       x__h41186,
	       75'h00C0000000000000000 } ;
  assign MUX_mmio$req_1__VAL_4 =
	     { 2'd0,
	       size_code__h41085,
	       f_reqs$D_OUT[668:605],
	       139'h555555555555555500C0000000000000000 } ;
  assign MUX_rf_data_sets$upd_2__VAL_1 =
	     f_reqs$D_OUT[685] ? new_data___1__h4515 : rf_data_sets$D_OUT_1 ;
  assign MUX_rf_data_sets$upd_2__VAL_2 =
	     f_reqs$D_OUT[685] ? new_data___1__h23512 : v__h22436 ;
  assign MUX_rf_tag_sets$upd_2__VAL_1 =
	     { f_L2_to_L1_Reqs$D_OUT[1:0],
	       f_L2_to_L1_Reqs$D_OUT[65:8],
	       6'd0 } ;
  assign MUX_rf_tag_sets$upd_2__VAL_3 =
	     { f_reqs$D_OUT[685] ? 2'd3 : rf_tag_sets$D_OUT_1[65:64],
	       line_addr__h3361 } ;
  assign MUX_rf_tag_sets$upd_2__VAL_4 =
	     { f_reqs$D_OUT[685] ? 2'd3 : f_L2_to_L1_Rsps$D_OUT[514:513],
	       line_addr__h3361 } ;
  assign MUX_rg_mmio_err$write_1__VAL_1 = mmio$result_fst || rg_mmio_err ;
  assign MUX_rg_mmio_num_slices$write_1__VAL_1 = rg_mmio_num_slices + 4'd1 ;
  assign MUX_rg_mmio_v_slices$write_1__VAL_1 =
	     { mmio$result_snd_fst, rg_mmio_v_slices[511:64] } ;
  assign MUX_rg_mmio_v_slices$write_1__VAL_2 =
	     { 64'd0, rg_mmio_v_slices[511:64] } ;
  assign MUX_rg_mmio_v_slices$write_1__VAL_3 =
	     f_reqs$D_OUT[610] ?
	       (f_reqs$D_OUT[609] ?
		  (f_reqs$D_OUT[608] ?
		     (f_reqs$D_OUT[607] ?
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[7:0], f_reqs$D_OUT[511:8] } :
			      { f_reqs$D_OUT[15:0], f_reqs$D_OUT[511:16] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[23:0], f_reqs$D_OUT[511:24] } :
			      { f_reqs$D_OUT[31:0], f_reqs$D_OUT[511:32] })) :
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[39:0], f_reqs$D_OUT[511:40] } :
			      { f_reqs$D_OUT[47:0], f_reqs$D_OUT[511:48] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[55:0], f_reqs$D_OUT[511:56] } :
			      { f_reqs$D_OUT[63:0],
				f_reqs$D_OUT[511:64] }))) :
		     (f_reqs$D_OUT[607] ?
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[71:0], f_reqs$D_OUT[511:72] } :
			      { f_reqs$D_OUT[79:0], f_reqs$D_OUT[511:80] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[87:0], f_reqs$D_OUT[511:88] } :
			      { f_reqs$D_OUT[95:0], f_reqs$D_OUT[511:96] })) :
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[103:0], f_reqs$D_OUT[511:104] } :
			      { f_reqs$D_OUT[111:0],
				f_reqs$D_OUT[511:112] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[119:0], f_reqs$D_OUT[511:120] } :
			      { f_reqs$D_OUT[127:0],
				f_reqs$D_OUT[511:128] })))) :
		  (f_reqs$D_OUT[608] ?
		     (f_reqs$D_OUT[607] ?
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[135:0], f_reqs$D_OUT[511:136] } :
			      { f_reqs$D_OUT[143:0],
				f_reqs$D_OUT[511:144] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[151:0], f_reqs$D_OUT[511:152] } :
			      { f_reqs$D_OUT[159:0],
				f_reqs$D_OUT[511:160] })) :
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[167:0], f_reqs$D_OUT[511:168] } :
			      { f_reqs$D_OUT[175:0],
				f_reqs$D_OUT[511:176] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[183:0], f_reqs$D_OUT[511:184] } :
			      { f_reqs$D_OUT[191:0],
				f_reqs$D_OUT[511:192] }))) :
		     (f_reqs$D_OUT[607] ?
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[199:0], f_reqs$D_OUT[511:200] } :
			      { f_reqs$D_OUT[207:0],
				f_reqs$D_OUT[511:208] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[215:0], f_reqs$D_OUT[511:216] } :
			      { f_reqs$D_OUT[223:0],
				f_reqs$D_OUT[511:224] })) :
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[231:0], f_reqs$D_OUT[511:232] } :
			      { f_reqs$D_OUT[239:0],
				f_reqs$D_OUT[511:240] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[247:0], f_reqs$D_OUT[511:248] } :
			      { f_reqs$D_OUT[255:0],
				f_reqs$D_OUT[511:256] }))))) :
	       (f_reqs$D_OUT[609] ?
		  (f_reqs$D_OUT[608] ?
		     (f_reqs$D_OUT[607] ?
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[263:0], f_reqs$D_OUT[511:264] } :
			      { f_reqs$D_OUT[271:0],
				f_reqs$D_OUT[511:272] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[279:0], f_reqs$D_OUT[511:280] } :
			      { f_reqs$D_OUT[287:0],
				f_reqs$D_OUT[511:288] })) :
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[295:0], f_reqs$D_OUT[511:296] } :
			      { f_reqs$D_OUT[303:0],
				f_reqs$D_OUT[511:304] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[311:0], f_reqs$D_OUT[511:312] } :
			      { f_reqs$D_OUT[319:0],
				f_reqs$D_OUT[511:320] }))) :
		     (f_reqs$D_OUT[607] ?
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[327:0], f_reqs$D_OUT[511:328] } :
			      { f_reqs$D_OUT[335:0],
				f_reqs$D_OUT[511:336] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[343:0], f_reqs$D_OUT[511:344] } :
			      { f_reqs$D_OUT[351:0],
				f_reqs$D_OUT[511:352] })) :
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[359:0], f_reqs$D_OUT[511:360] } :
			      { f_reqs$D_OUT[367:0],
				f_reqs$D_OUT[511:368] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[375:0], f_reqs$D_OUT[511:376] } :
			      { f_reqs$D_OUT[383:0],
				f_reqs$D_OUT[511:384] })))) :
		  (f_reqs$D_OUT[608] ?
		     (f_reqs$D_OUT[607] ?
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[391:0], f_reqs$D_OUT[511:392] } :
			      { f_reqs$D_OUT[399:0],
				f_reqs$D_OUT[511:400] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[407:0], f_reqs$D_OUT[511:408] } :
			      { f_reqs$D_OUT[415:0],
				f_reqs$D_OUT[511:416] })) :
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[423:0], f_reqs$D_OUT[511:424] } :
			      { f_reqs$D_OUT[431:0],
				f_reqs$D_OUT[511:432] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[439:0], f_reqs$D_OUT[511:440] } :
			      { f_reqs$D_OUT[447:0],
				f_reqs$D_OUT[511:448] }))) :
		     (f_reqs$D_OUT[607] ?
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[455:0], f_reqs$D_OUT[511:456] } :
			      { f_reqs$D_OUT[463:0],
				f_reqs$D_OUT[511:464] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[471:0], f_reqs$D_OUT[511:472] } :
			      { f_reqs$D_OUT[479:0],
				f_reqs$D_OUT[511:480] })) :
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[487:0], f_reqs$D_OUT[511:488] } :
			      { f_reqs$D_OUT[495:0],
				f_reqs$D_OUT[511:496] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[503:0], f_reqs$D_OUT[511:504] } :
			      f_reqs$D_OUT[511:0]))))) ;

  // register rg_init_index
  assign rg_init_index$D_IN = rg_init_index + 6'd1 ;
  assign rg_init_index$EN = WILL_FIRE_RL_rl_init && rg_init_index != 6'd63 ;

  // register rg_mmio_addr
  assign rg_mmio_addr$D_IN =
	     MUX_rg_mmio_addr$write_1__SEL_1 ?
	       addr__h72582 :
	       f_reqs$D_OUT[668:605] ;
  assign rg_mmio_addr$EN =
	     (WILL_FIRE_RL_rl_mmio_rd_slice_rsp ||
	      WILL_FIRE_RL_rl_mmio_wr_slice_rsp) &&
	     !rg_mmio_num_bytes_116_ULE_8___d1117 ||
	     WILL_FIRE_RL_rl_mmio_rd_req ||
	     WILL_FIRE_RL_rl_mmio_wr_req ;

  // register rg_mmio_err
  assign rg_mmio_err$D_IN =
	     MUX_rg_mmio_err$write_1__SEL_1 &&
	     MUX_rg_mmio_err$write_1__VAL_1 ;
  assign rg_mmio_err$EN =
	     (WILL_FIRE_RL_rl_mmio_rd_slice_rsp ||
	      WILL_FIRE_RL_rl_mmio_wr_slice_rsp) &&
	     !rg_mmio_num_bytes_116_ULE_8___d1117 ||
	     WILL_FIRE_RL_rl_mmio_rd_req ||
	     WILL_FIRE_RL_rl_mmio_wr_req ;

  // register rg_mmio_num_bytes
  assign rg_mmio_num_bytes$D_IN =
	     MUX_rg_mmio_num_bytes$write_1__SEL_1 ?
	       num_bytes__h72583 :
	       num_bytes__h41072 ;
  assign rg_mmio_num_bytes$EN =
	     (WILL_FIRE_RL_rl_mmio_rd_slice_rsp ||
	      WILL_FIRE_RL_rl_mmio_wr_slice_rsp) &&
	     !rg_mmio_num_bytes_116_ULE_8___d1117 ||
	     WILL_FIRE_RL_rl_mmio_rd_req ||
	     WILL_FIRE_RL_rl_mmio_wr_req ;

  // register rg_mmio_num_slices
  assign rg_mmio_num_slices$D_IN =
	     MUX_mmio$req_1__SEL_2 ?
	       MUX_rg_mmio_num_slices$write_1__VAL_1 :
	       4'd1 ;
  assign rg_mmio_num_slices$EN =
	     WILL_FIRE_RL_rl_mmio_rd_slice_rsp &&
	     !rg_mmio_num_bytes_116_ULE_8___d1117 ||
	     WILL_FIRE_RL_rl_mmio_rd_req ;

  // register rg_mmio_v_slices
  always@(MUX_mmio$req_1__SEL_2 or
	  MUX_rg_mmio_v_slices$write_1__VAL_1 or
	  MUX_mmio$req_1__SEL_1 or
	  MUX_rg_mmio_v_slices$write_1__VAL_2 or
	  WILL_FIRE_RL_rl_mmio_wr_req or
	  MUX_rg_mmio_v_slices$write_1__VAL_3 or WILL_FIRE_RL_rl_mmio_rd_req)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_mmio$req_1__SEL_2:
	  rg_mmio_v_slices$D_IN = MUX_rg_mmio_v_slices$write_1__VAL_1;
      MUX_mmio$req_1__SEL_1:
	  rg_mmio_v_slices$D_IN = MUX_rg_mmio_v_slices$write_1__VAL_2;
      WILL_FIRE_RL_rl_mmio_wr_req:
	  rg_mmio_v_slices$D_IN = MUX_rg_mmio_v_slices$write_1__VAL_3;
      WILL_FIRE_RL_rl_mmio_rd_req: rg_mmio_v_slices$D_IN = 512'd0;
      default: rg_mmio_v_slices$D_IN =
		   512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign rg_mmio_v_slices$EN =
	     WILL_FIRE_RL_rl_mmio_rd_slice_rsp &&
	     !rg_mmio_num_bytes_116_ULE_8___d1117 ||
	     WILL_FIRE_RL_rl_mmio_wr_slice_rsp &&
	     !rg_mmio_num_bytes_116_ULE_8___d1117 ||
	     WILL_FIRE_RL_rl_mmio_wr_req ||
	     WILL_FIRE_RL_rl_mmio_rd_req ;

  // register rg_state
  always@(MUX_rg_state$write_1__SEL_1 or
	  MUX_rg_state$write_1__SEL_2 or
	  WILL_FIRE_RL_rl_upgrade_rsp or
	  WILL_FIRE_RL_rl_upgrade_req or
	  WILL_FIRE_RL_rl_mmio_rd_req or WILL_FIRE_RL_rl_mmio_wr_req)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_rg_state$write_1__SEL_1 || MUX_rg_state$write_1__SEL_2 ||
      WILL_FIRE_RL_rl_upgrade_rsp:
	  rg_state$D_IN = 3'd1;
      WILL_FIRE_RL_rl_upgrade_req: rg_state$D_IN = 3'd3;
      WILL_FIRE_RL_rl_mmio_rd_req: rg_state$D_IN = 3'd4;
      WILL_FIRE_RL_rl_mmio_wr_req: rg_state$D_IN = 3'd5;
      default: rg_state$D_IN = 3'b010 /* unspecified value */ ;
    endcase
  end
  assign rg_state$EN =
	     WILL_FIRE_RL_rl_init && rg_init_index == 6'd63 ||
	     (WILL_FIRE_RL_rl_mmio_rd_slice_rsp ||
	      WILL_FIRE_RL_rl_mmio_wr_slice_rsp) &&
	     rg_mmio_num_bytes_116_ULE_8___d1117 ||
	     WILL_FIRE_RL_rl_upgrade_rsp ||
	     WILL_FIRE_RL_rl_upgrade_req ||
	     WILL_FIRE_RL_rl_mmio_rd_req ||
	     WILL_FIRE_RL_rl_mmio_wr_req ;

  // submodule axi4_s_xactor_f_rd_addr
  assign axi4_s_xactor_f_rd_addr$D_IN =
	     { axi4_s_arid,
	       axi4_s_araddr,
	       axi4_s_arlen,
	       axi4_s_arsize,
	       axi4_s_arburst,
	       axi4_s_arlock,
	       axi4_s_arcache,
	       axi4_s_arprot,
	       axi4_s_arqos,
	       axi4_s_arregion } ;
  assign axi4_s_xactor_f_rd_addr$ENQ =
	     axi4_s_arvalid && axi4_s_xactor_f_rd_addr$FULL_N ;
  assign axi4_s_xactor_f_rd_addr$DEQ = CAN_FIRE_RL_rl_merge_rd_req ;
  assign axi4_s_xactor_f_rd_addr$CLR = 1'b0 ;

  // submodule axi4_s_xactor_f_rd_data
  always@(MUX_axi4_s_xactor_f_rd_data$enq_1__SEL_1 or
	  MUX_axi4_s_xactor_f_rd_data$enq_1__VAL_1 or
	  MUX_axi4_s_xactor_f_rd_data$enq_1__SEL_2 or
	  MUX_axi4_s_xactor_f_rd_data$enq_1__VAL_2 or
	  MUX_axi4_s_xactor_f_rd_data$enq_1__SEL_3 or
	  MUX_axi4_s_xactor_f_rd_data$enq_1__VAL_3 or
	  MUX_axi4_s_xactor_f_rd_data$enq_1__SEL_4 or
	  MUX_axi4_s_xactor_f_rd_data$enq_1__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_axi4_s_xactor_f_rd_data$enq_1__SEL_1:
	  axi4_s_xactor_f_rd_data$D_IN =
	      MUX_axi4_s_xactor_f_rd_data$enq_1__VAL_1;
      MUX_axi4_s_xactor_f_rd_data$enq_1__SEL_2:
	  axi4_s_xactor_f_rd_data$D_IN =
	      MUX_axi4_s_xactor_f_rd_data$enq_1__VAL_2;
      MUX_axi4_s_xactor_f_rd_data$enq_1__SEL_3:
	  axi4_s_xactor_f_rd_data$D_IN =
	      MUX_axi4_s_xactor_f_rd_data$enq_1__VAL_3;
      MUX_axi4_s_xactor_f_rd_data$enq_1__SEL_4:
	  axi4_s_xactor_f_rd_data$D_IN =
	      MUX_axi4_s_xactor_f_rd_data$enq_1__VAL_4;
      default: axi4_s_xactor_f_rd_data$D_IN =
		   531'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign axi4_s_xactor_f_rd_data$ENQ =
	     WILL_FIRE_RL_rl_hit && !f_reqs$D_OUT[685] ||
	     WILL_FIRE_RL_rl_upgrade_rsp && !f_reqs$D_OUT[685] ||
	     WILL_FIRE_RL_rl_mmio_wr_slice_rsp &&
	     rg_mmio_num_bytes_116_ULE_8___d1117 &&
	     !f_reqs$D_OUT[685] ||
	     WILL_FIRE_RL_rl_mmio_rd_slice_rsp &&
	     rg_mmio_num_bytes_116_ULE_8___d1117 &&
	     !f_reqs$D_OUT[685] ;
  assign axi4_s_xactor_f_rd_data$DEQ =
	     axi4_s_rready && axi4_s_xactor_f_rd_data$EMPTY_N ;
  assign axi4_s_xactor_f_rd_data$CLR = 1'b0 ;

  // submodule axi4_s_xactor_f_wr_addr
  assign axi4_s_xactor_f_wr_addr$D_IN =
	     { axi4_s_awid,
	       axi4_s_awaddr,
	       axi4_s_awlen,
	       axi4_s_awsize,
	       axi4_s_awburst,
	       axi4_s_awlock,
	       axi4_s_awcache,
	       axi4_s_awprot,
	       axi4_s_awqos,
	       axi4_s_awregion } ;
  assign axi4_s_xactor_f_wr_addr$ENQ =
	     axi4_s_awvalid && axi4_s_xactor_f_wr_addr$FULL_N ;
  assign axi4_s_xactor_f_wr_addr$DEQ = WILL_FIRE_RL_rl_merge_wr_req ;
  assign axi4_s_xactor_f_wr_addr$CLR = 1'b0 ;

  // submodule axi4_s_xactor_f_wr_data
  assign axi4_s_xactor_f_wr_data$D_IN =
	     { axi4_s_wdata, axi4_s_wstrb, axi4_s_wlast } ;
  assign axi4_s_xactor_f_wr_data$ENQ =
	     axi4_s_wvalid && axi4_s_xactor_f_wr_data$FULL_N ;
  assign axi4_s_xactor_f_wr_data$DEQ = WILL_FIRE_RL_rl_merge_wr_req ;
  assign axi4_s_xactor_f_wr_data$CLR = 1'b0 ;

  // submodule axi4_s_xactor_f_wr_resp
  assign axi4_s_xactor_f_wr_resp$D_IN =
	     MUX_axi4_s_xactor_f_wr_resp$enq_1__SEL_1 ?
	       MUX_axi4_s_xactor_f_wr_resp$enq_1__VAL_1 :
	       MUX_axi4_s_xactor_f_wr_resp$enq_1__VAL_2 ;
  assign axi4_s_xactor_f_wr_resp$ENQ =
	     (WILL_FIRE_RL_rl_upgrade_rsp || WILL_FIRE_RL_rl_hit) &&
	     f_reqs$D_OUT[685] ||
	     (WILL_FIRE_RL_rl_mmio_rd_slice_rsp ||
	      WILL_FIRE_RL_rl_mmio_wr_slice_rsp) &&
	     rg_mmio_num_bytes_116_ULE_8___d1117 &&
	     f_reqs$D_OUT[685] ;
  assign axi4_s_xactor_f_wr_resp$DEQ =
	     axi4_s_bready && axi4_s_xactor_f_wr_resp$EMPTY_N ;
  assign axi4_s_xactor_f_wr_resp$CLR = 1'b0 ;

  // submodule f_L1_to_L2_Reqs
  assign f_L1_to_L2_Reqs$D_IN =
	     { line_addr__h3361,
	       rf_tag_sets$D_OUT_1[65:64],
	       f_reqs$D_OUT[685] ? 2'd2 : 2'd1,
	       f_reqs$D_OUT[685] } ;
  assign f_L1_to_L2_Reqs$ENQ = MUX_rg_state$write_1__SEL_4 ;
  assign f_L1_to_L2_Reqs$DEQ = EN_l1_to_l2_client_request_deq ;
  assign f_L1_to_L2_Reqs$CLR = 1'b0 ;

  // submodule f_L1_to_L2_Rsps
  assign f_L1_to_L2_Rsps$D_IN =
	     MUX_f_L1_to_L2_Rsps$enq_1__SEL_1 ?
	       MUX_f_L1_to_L2_Rsps$enq_1__VAL_1 :
	       MUX_f_L1_to_L2_Rsps$enq_1__VAL_2 ;
  assign f_L1_to_L2_Rsps$ENQ =
	     WILL_FIRE_RL_rl_downgrade &&
	     rf_tag_sets$D_OUT_2[65:64] != 2'd0 &&
	     !rf_tag_sets_sub_f_L2_to_L1_Reqs_first__1_BITS__ETC___d57 &&
	     rf_tag_sets_sub_f_L2_to_L1_Reqs_first__1_BITS__ETC___d62 ||
	     WILL_FIRE_RL_rl_evict ;
  assign f_L1_to_L2_Rsps$DEQ = EN_l2_to_l1_server_response_deq ;
  assign f_L1_to_L2_Rsps$CLR = 1'b0 ;

  // submodule f_L2_to_L1_Reqs
  assign f_L2_to_L1_Reqs$D_IN = l2_to_l1_server_request_enq_x ;
  assign f_L2_to_L1_Reqs$ENQ = EN_l2_to_l1_server_request_enq ;
  assign f_L2_to_L1_Reqs$DEQ = CAN_FIRE_RL_rl_downgrade ;
  assign f_L2_to_L1_Reqs$CLR = 1'b0 ;

  // submodule f_L2_to_L1_Rsps
  assign f_L2_to_L1_Rsps$D_IN = l1_to_l2_client_response_enq_x ;
  assign f_L2_to_L1_Rsps$ENQ = EN_l1_to_l2_client_response_enq ;
  assign f_L2_to_L1_Rsps$DEQ = MUX_rg_state$write_1__SEL_3 ;
  assign f_L2_to_L1_Rsps$CLR = 1'b0 ;

  // submodule f_reqs
  assign f_reqs$D_IN =
	     WILL_FIRE_RL_rl_merge_rd_req ?
	       MUX_f_reqs$enq_1__VAL_1 :
	       MUX_f_reqs$enq_1__VAL_2 ;
  assign f_reqs$ENQ =
	     WILL_FIRE_RL_rl_merge_rd_req || WILL_FIRE_RL_rl_merge_wr_req ;
  assign f_reqs$DEQ =
	     (WILL_FIRE_RL_rl_mmio_rd_slice_rsp ||
	      WILL_FIRE_RL_rl_mmio_wr_slice_rsp) &&
	     rg_mmio_num_bytes_116_ULE_8___d1117 ||
	     WILL_FIRE_RL_rl_upgrade_rsp ||
	     WILL_FIRE_RL_rl_hit ;
  assign f_reqs$CLR = 1'b0 ;

  // submodule mmio
  assign mmio$mmio_client_response_put = mmio_client_response_put ;
  always@(MUX_mmio$req_1__SEL_1 or
	  MUX_mmio$req_1__VAL_1 or
	  MUX_mmio$req_1__SEL_2 or
	  MUX_mmio$req_1__VAL_2 or
	  WILL_FIRE_RL_rl_mmio_wr_req or
	  MUX_mmio$req_1__VAL_3 or
	  WILL_FIRE_RL_rl_mmio_rd_req or MUX_mmio$req_1__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_mmio$req_1__SEL_1: mmio$req_mmu_cache_req = MUX_mmio$req_1__VAL_1;
      MUX_mmio$req_1__SEL_2: mmio$req_mmu_cache_req = MUX_mmio$req_1__VAL_2;
      WILL_FIRE_RL_rl_mmio_wr_req:
	  mmio$req_mmu_cache_req = MUX_mmio$req_1__VAL_3;
      WILL_FIRE_RL_rl_mmio_rd_req:
	  mmio$req_mmu_cache_req = MUX_mmio$req_1__VAL_4;
      default: mmio$req_mmu_cache_req =
		   208'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign mmio$start_pa =
	     MUX_mmio$start_1__SEL_1 ? addr__h72582 : f_reqs$D_OUT[668:605] ;
  assign mmio$EN_req =
	     WILL_FIRE_RL_rl_mmio_wr_slice_rsp &&
	     !rg_mmio_num_bytes_116_ULE_8___d1117 ||
	     WILL_FIRE_RL_rl_mmio_rd_slice_rsp &&
	     !rg_mmio_num_bytes_116_ULE_8___d1117 ||
	     WILL_FIRE_RL_rl_mmio_wr_req ||
	     WILL_FIRE_RL_rl_mmio_rd_req ;
  assign mmio$EN_start =
	     (WILL_FIRE_RL_rl_mmio_rd_slice_rsp ||
	      WILL_FIRE_RL_rl_mmio_wr_slice_rsp) &&
	     !rg_mmio_num_bytes_116_ULE_8___d1117 ||
	     WILL_FIRE_RL_rl_mmio_rd_req ||
	     WILL_FIRE_RL_rl_mmio_wr_req ;
  assign mmio$EN_mmio_client_request_get = EN_mmio_client_request_get ;
  assign mmio$EN_mmio_client_response_put = EN_mmio_client_response_put ;

  // submodule rf_data_sets
  assign rf_data_sets$ADDR_1 =
	     WILL_FIRE_RL_rl_downgrade ?
	       f_L2_to_L1_Reqs$D_OUT[13:8] :
	       f_reqs$D_OUT[616:611] ;
  assign rf_data_sets$ADDR_2 = 6'h0 ;
  assign rf_data_sets$ADDR_3 = 6'h0 ;
  assign rf_data_sets$ADDR_4 = 6'h0 ;
  assign rf_data_sets$ADDR_5 = 6'h0 ;
  assign rf_data_sets$ADDR_IN = f_reqs$D_OUT[616:611] ;
  assign rf_data_sets$D_IN =
	     WILL_FIRE_RL_rl_hit ?
	       MUX_rf_data_sets$upd_2__VAL_1 :
	       MUX_rf_data_sets$upd_2__VAL_2 ;
  assign rf_data_sets$WE =
	     WILL_FIRE_RL_rl_hit || WILL_FIRE_RL_rl_upgrade_rsp ;

  // submodule rf_tag_sets
  assign rf_tag_sets$ADDR_1 = f_reqs$D_OUT[616:611] ;
  assign rf_tag_sets$ADDR_2 = f_L2_to_L1_Reqs$D_OUT[13:8] ;
  assign rf_tag_sets$ADDR_3 = 6'h0 ;
  assign rf_tag_sets$ADDR_4 = 6'h0 ;
  assign rf_tag_sets$ADDR_5 = 6'h0 ;
  always@(MUX_f_L1_to_L2_Rsps$enq_1__SEL_1 or
	  f_L2_to_L1_Reqs$D_OUT or
	  WILL_FIRE_RL_rl_evict or
	  WILL_FIRE_RL_rl_hit or
	  WILL_FIRE_RL_rl_upgrade_rsp or
	  f_reqs$D_OUT or WILL_FIRE_RL_rl_init or rg_init_index)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_f_L1_to_L2_Rsps$enq_1__SEL_1:
	  rf_tag_sets$ADDR_IN = f_L2_to_L1_Reqs$D_OUT[13:8];
      WILL_FIRE_RL_rl_evict || WILL_FIRE_RL_rl_hit ||
      WILL_FIRE_RL_rl_upgrade_rsp:
	  rf_tag_sets$ADDR_IN = f_reqs$D_OUT[616:611];
      WILL_FIRE_RL_rl_init: rf_tag_sets$ADDR_IN = rg_init_index;
      default: rf_tag_sets$ADDR_IN = 6'b101010 /* unspecified value */ ;
    endcase
  end
  always@(MUX_f_L1_to_L2_Rsps$enq_1__SEL_1 or
	  MUX_rf_tag_sets$upd_2__VAL_1 or
	  WILL_FIRE_RL_rl_evict or
	  WILL_FIRE_RL_rl_hit or
	  MUX_rf_tag_sets$upd_2__VAL_3 or
	  WILL_FIRE_RL_rl_upgrade_rsp or
	  MUX_rf_tag_sets$upd_2__VAL_4 or WILL_FIRE_RL_rl_init)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_f_L1_to_L2_Rsps$enq_1__SEL_1:
	  rf_tag_sets$D_IN = MUX_rf_tag_sets$upd_2__VAL_1;
      WILL_FIRE_RL_rl_evict: rf_tag_sets$D_IN = 66'h0AAAAAAAAAAAAAAAA;
      WILL_FIRE_RL_rl_hit: rf_tag_sets$D_IN = MUX_rf_tag_sets$upd_2__VAL_3;
      WILL_FIRE_RL_rl_upgrade_rsp:
	  rf_tag_sets$D_IN = MUX_rf_tag_sets$upd_2__VAL_4;
      WILL_FIRE_RL_rl_init: rf_tag_sets$D_IN = 66'd0;
      default: rf_tag_sets$D_IN =
		   66'h2AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign rf_tag_sets$WE =
	     WILL_FIRE_RL_rl_downgrade &&
	     rf_tag_sets$D_OUT_2[65:64] != 2'd0 &&
	     !rf_tag_sets_sub_f_L2_to_L1_Reqs_first__1_BITS__ETC___d57 &&
	     rf_tag_sets_sub_f_L2_to_L1_Reqs_first__1_BITS__ETC___d62 ||
	     WILL_FIRE_RL_rl_evict ||
	     WILL_FIRE_RL_rl_hit ||
	     WILL_FIRE_RL_rl_upgrade_rsp ||
	     WILL_FIRE_RL_rl_init ;

  // submodule soc_map
  assign soc_map$m_is_IO_addr_addr = 64'h0 ;
  assign soc_map$m_is_mem_addr_addr = f_reqs$D_OUT[668:605] ;
  assign soc_map$m_is_near_mem_IO_addr_addr = 64'h0 ;

  // remaining internal signals
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1199 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3]) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1203 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1202 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1205 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1209 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1208 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1212 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1]) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1216 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1215 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1220 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0]) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1224 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1223 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1226 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1228 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1227 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1229 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1233 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1232 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1234 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1236 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ?
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1239 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1238 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1240 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0]) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1242 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0]) ?
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1245 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1244 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1249 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1248 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1251 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1253 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1252 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1255 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2]) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1258 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1257 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1260 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1]) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1263 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1262 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1265 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0]) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1268 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1267 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1269 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2]) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1227 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1272 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1271 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1273 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1235 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1276 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1275 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1277 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1241 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1280 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1279 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1281 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1246 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1284 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1283 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1286 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1285 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1288 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1287 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1290 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1289 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1292 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1291 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1294 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1293 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1296 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1295 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1298 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1297 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1300 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1299 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1301 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ||
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3]) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1302 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1301 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1331 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1202 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1332 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1331 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1333 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1208 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1334 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1333 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1335 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1215 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1336 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1335 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1337 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1223 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1338 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1337 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1339 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1232 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1340 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1339 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1341 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1238 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1342 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1341 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1343 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1244 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1344 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1343 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1345 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1248 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1346 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1345 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1347 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1252 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1348 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1257 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1349 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1262 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1350 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1267 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1351 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1271 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1352 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1275 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1353 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1279 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1354 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1283 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1355 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1285 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1356 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1287 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1357 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1289 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1358 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1291 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1359 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1293 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1364 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1295 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1365 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1297 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1368 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1299 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1370 =
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1368 &&
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1329 :
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1328) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1371 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1326 :
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1325) &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1370 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1372 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1323 :
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1322) &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1371 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1375 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1319 :
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1318) &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1364 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1365 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1372 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1376 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1316 :
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1315) &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1375 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1377 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1311 :
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1310) &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1376 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1378 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1306 :
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1305) &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1377 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1384 =
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1354 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1355 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1356 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1357 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1358 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1359 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1378 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1390 =
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1348 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1349 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1350 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1351 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1352 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1353 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1384 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1396 =
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1338 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1340 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1342 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1344 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1346 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1347 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1390 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1400 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1328 :
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1329) &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1332 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1334 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1336 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1396 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1401 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1325 :
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1326) &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1400 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1402 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1322 :
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1323) &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1401 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1403 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1318 :
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1319) &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1402 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1404 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1315 :
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1316) &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1403 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1405 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1310 :
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1311) &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1404 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1406 =
	     (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1305 :
		IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1306) &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1405 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1412 =
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1292 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1294 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1296 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1298 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1300 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1302 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1406 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1418 =
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1276 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1280 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1284 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1286 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1288 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1290 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1412 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1424 =
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1249 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1253 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1258 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1263 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1268 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1272 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1418 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1430 =
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1209 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1216 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1224 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1233 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1239 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1245 &&
	     IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1424 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1497 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453[7:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453[63:8] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453[15:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453[63:16] }) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453[23:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453[63:24] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453[31:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453[63:32] }) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1523 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
	       { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453[55:0],
		 IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483,
		 IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453[63:56] } :
	       IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1522 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1524 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453[39:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453[63:40] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453[47:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453[63:48] }) :
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1523 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1540 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[7:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:8] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[15:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:16] }) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[23:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:24] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[31:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:32] }) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1555 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[39:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:40] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[47:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:48] }) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[55:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:56] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[63:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:64] }) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1557 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2] ?
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1497 :
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1524) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2] ?
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1540 :
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1555) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1572 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[71:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:72] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[79:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:80] }) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[87:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:88] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[95:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:96] }) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1587 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[103:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:104] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[111:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:112] }) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[119:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:120] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[127:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:128] }) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1603 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[135:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:136] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[143:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:144] }) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[151:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:152] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[159:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:160] }) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1618 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[167:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:168] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[175:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:176] }) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[183:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:184] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[191:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:192] }) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1620 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2] ?
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1572 :
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1587) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2] ?
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1603 :
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1618) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1636 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[199:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:200] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[207:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:208] }) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[215:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:216] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[223:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:224] }) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1651 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[231:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:232] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[239:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:240] }) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[247:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:248] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[255:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:256] }) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1667 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[263:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:264] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[271:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:272] }) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[279:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:280] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[287:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:288] }) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1682 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[295:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:296] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[303:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:304] }) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[311:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:312] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[319:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:320] }) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1684 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2] ?
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1636 :
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1651) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2] ?
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1667 :
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1682) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1699 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[327:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:328] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[335:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:336] }) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[343:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:344] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[351:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:352] }) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1714 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[359:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:360] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[367:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:368] }) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[375:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:376] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[383:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:384] }) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1730 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[391:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:392] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[399:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:400] }) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[407:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:408] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[415:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:416] }) ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1754 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
	       { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[439:0],
		 IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		 IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:440] } :
	       IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1753 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1755 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0] ?
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[423:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:424] } :
		  { IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[431:0],
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453,
		    IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483[447:432] }) :
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1754 ;
  assign IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1757 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2] ?
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1699 :
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1714) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2] ?
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1730 :
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1755) ;
  assign IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_1_17_ETC___d1452 =
	     rot_amt_slices__h75728[1] ?
	       (rot_amt_slices__h75728[0] ?
		  rg_mmio_v_slices[447:384] :
		  rg_mmio_v_slices[511:448]) :
	       (rot_amt_slices__h75728[0] ?
		  mmio$result_snd_fst :
		  rg_mmio_v_slices[127:64]) ;
  assign IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_1_17_ETC___d1482 =
	     rot_amt_slices__h75728[1] ?
	       (rot_amt_slices__h75728[0] ?
		  { rg_mmio_v_slices[383:64],
		    mmio$result_snd_fst,
		    rg_mmio_v_slices[511:448] } :
		  { rg_mmio_v_slices[447:64], mmio$result_snd_fst }) :
	       (rot_amt_slices__h75728[0] ?
		  rg_mmio_v_slices[511:64] :
		  { mmio$result_snd_fst, rg_mmio_v_slices[511:128] }) ;
  assign IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_1_17_ETC___d1752 =
	     rot_amt_slices__h75728[1] ?
	       (rot_amt_slices__h75728[0] ?
		  { rg_mmio_v_slices[383:64],
		    mmio$result_snd_fst,
		    rg_mmio_v_slices[511:384] } :
		  { rg_mmio_v_slices[447:64],
		    mmio$result_snd_fst,
		    rg_mmio_v_slices[511:448] }) :
	       (rot_amt_slices__h75728[0] ?
		  { rg_mmio_v_slices[511:64], mmio$result_snd_fst } :
		  { mmio$result_snd_fst, rg_mmio_v_slices[511:64] }) ;
  assign IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1453 =
	     rot_amt_slices__h75728[2] ?
	       (rot_amt_slices__h75728[1] ?
		  (rot_amt_slices__h75728[0] ?
		     rg_mmio_v_slices[191:128] :
		     rg_mmio_v_slices[255:192]) :
		  (rot_amt_slices__h75728[0] ?
		     rg_mmio_v_slices[319:256] :
		     rg_mmio_v_slices[383:320])) :
	       IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_1_17_ETC___d1452 ;
  assign IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1483 =
	     rot_amt_slices__h75728[2] ?
	       (rot_amt_slices__h75728[1] ?
		  (rot_amt_slices__h75728[0] ?
		     { rg_mmio_v_slices[127:64],
		       mmio$result_snd_fst,
		       rg_mmio_v_slices[511:192] } :
		     { rg_mmio_v_slices[191:64],
		       mmio$result_snd_fst,
		       rg_mmio_v_slices[511:256] }) :
		  (rot_amt_slices__h75728[0] ?
		     { rg_mmio_v_slices[255:64],
		       mmio$result_snd_fst,
		       rg_mmio_v_slices[511:320] } :
		     { rg_mmio_v_slices[319:64],
		       mmio$result_snd_fst,
		       rg_mmio_v_slices[511:384] })) :
	       IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_1_17_ETC___d1482 ;
  assign IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1522 =
	     rot_amt_slices__h75728[2] ?
	       (rot_amt_slices__h75728[1] ?
		  (rot_amt_slices__h75728[0] ?
		     { rg_mmio_v_slices[191:64],
		       mmio$result_snd_fst,
		       rg_mmio_v_slices[511:192] } :
		     { rg_mmio_v_slices[255:64],
		       mmio$result_snd_fst,
		       rg_mmio_v_slices[511:256] }) :
		  (rot_amt_slices__h75728[0] ?
		     { rg_mmio_v_slices[319:64],
		       mmio$result_snd_fst,
		       rg_mmio_v_slices[511:320] } :
		     { rg_mmio_v_slices[383:64],
		       mmio$result_snd_fst,
		       rg_mmio_v_slices[511:384] })) :
	       (rot_amt_slices__h75728[1] ?
		  (rot_amt_slices__h75728[0] ?
		     { rg_mmio_v_slices[447:64],
		       mmio$result_snd_fst,
		       rg_mmio_v_slices[511:448] } :
		     { rg_mmio_v_slices[511:64], mmio$result_snd_fst }) :
		  (rot_amt_slices__h75728[0] ?
		     { mmio$result_snd_fst, rg_mmio_v_slices[511:64] } :
		     { rg_mmio_v_slices[127:64],
		       mmio$result_snd_fst,
		       rg_mmio_v_slices[511:128] })) ;
  assign IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_2_17_ETC___d1753 =
	     rot_amt_slices__h75728[2] ?
	       (rot_amt_slices__h75728[1] ?
		  (rot_amt_slices__h75728[0] ?
		     { rg_mmio_v_slices[127:64],
		       mmio$result_snd_fst,
		       rg_mmio_v_slices[511:128] } :
		     { rg_mmio_v_slices[191:64],
		       mmio$result_snd_fst,
		       rg_mmio_v_slices[511:192] }) :
		  (rot_amt_slices__h75728[0] ?
		     { rg_mmio_v_slices[255:64],
		       mmio$result_snd_fst,
		       rg_mmio_v_slices[511:256] } :
		     { rg_mmio_v_slices[319:64],
		       mmio$result_snd_fst,
		       rg_mmio_v_slices[511:320] })) :
	       IF_8_MINUS_rg_mmio_num_slices_170_171_BIT_1_17_ETC___d1752 ;
  assign IF_f_reqsD_OUT_BIT_610_THEN_IF_f_reqsD_OUT_B_ETC__q1 =
	     f_reqs$D_OUT[610] ?
	       (f_reqs$D_OUT[609] ?
		  (f_reqs$D_OUT[608] ?
		     (f_reqs$D_OUT[607] ?
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[7:0], f_reqs$D_OUT[511:16] } :
			      { f_reqs$D_OUT[15:0], f_reqs$D_OUT[511:24] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[23:0], f_reqs$D_OUT[511:32] } :
			      { f_reqs$D_OUT[31:0], f_reqs$D_OUT[511:40] })) :
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[39:0], f_reqs$D_OUT[511:48] } :
			      { f_reqs$D_OUT[47:0], f_reqs$D_OUT[511:56] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[55:0], f_reqs$D_OUT[511:64] } :
			      { f_reqs$D_OUT[63:0],
				f_reqs$D_OUT[511:72] }))) :
		     (f_reqs$D_OUT[607] ?
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[71:0], f_reqs$D_OUT[511:80] } :
			      { f_reqs$D_OUT[79:0], f_reqs$D_OUT[511:88] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[87:0], f_reqs$D_OUT[511:96] } :
			      { f_reqs$D_OUT[95:0],
				f_reqs$D_OUT[511:104] })) :
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[103:0], f_reqs$D_OUT[511:112] } :
			      { f_reqs$D_OUT[111:0],
				f_reqs$D_OUT[511:120] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[119:0], f_reqs$D_OUT[511:128] } :
			      { f_reqs$D_OUT[127:0],
				f_reqs$D_OUT[511:136] })))) :
		  (f_reqs$D_OUT[608] ?
		     (f_reqs$D_OUT[607] ?
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[135:0], f_reqs$D_OUT[511:144] } :
			      { f_reqs$D_OUT[143:0],
				f_reqs$D_OUT[511:152] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[151:0], f_reqs$D_OUT[511:160] } :
			      { f_reqs$D_OUT[159:0],
				f_reqs$D_OUT[511:168] })) :
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[167:0], f_reqs$D_OUT[511:176] } :
			      { f_reqs$D_OUT[175:0],
				f_reqs$D_OUT[511:184] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[183:0], f_reqs$D_OUT[511:192] } :
			      { f_reqs$D_OUT[191:0],
				f_reqs$D_OUT[511:200] }))) :
		     (f_reqs$D_OUT[607] ?
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[199:0], f_reqs$D_OUT[511:208] } :
			      { f_reqs$D_OUT[207:0],
				f_reqs$D_OUT[511:216] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[215:0], f_reqs$D_OUT[511:224] } :
			      { f_reqs$D_OUT[223:0],
				f_reqs$D_OUT[511:232] })) :
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[231:0], f_reqs$D_OUT[511:240] } :
			      { f_reqs$D_OUT[239:0],
				f_reqs$D_OUT[511:248] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[247:0], f_reqs$D_OUT[511:256] } :
			      { f_reqs$D_OUT[255:0],
				f_reqs$D_OUT[511:264] }))))) :
	       (f_reqs$D_OUT[609] ?
		  (f_reqs$D_OUT[608] ?
		     (f_reqs$D_OUT[607] ?
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[263:0], f_reqs$D_OUT[511:272] } :
			      { f_reqs$D_OUT[271:0],
				f_reqs$D_OUT[511:280] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[279:0], f_reqs$D_OUT[511:288] } :
			      { f_reqs$D_OUT[287:0],
				f_reqs$D_OUT[511:296] })) :
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[295:0], f_reqs$D_OUT[511:304] } :
			      { f_reqs$D_OUT[303:0],
				f_reqs$D_OUT[511:312] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[311:0], f_reqs$D_OUT[511:320] } :
			      { f_reqs$D_OUT[319:0],
				f_reqs$D_OUT[511:328] }))) :
		     (f_reqs$D_OUT[607] ?
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[327:0], f_reqs$D_OUT[511:336] } :
			      { f_reqs$D_OUT[335:0],
				f_reqs$D_OUT[511:344] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[343:0], f_reqs$D_OUT[511:352] } :
			      { f_reqs$D_OUT[351:0],
				f_reqs$D_OUT[511:360] })) :
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[359:0], f_reqs$D_OUT[511:368] } :
			      { f_reqs$D_OUT[367:0],
				f_reqs$D_OUT[511:376] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[375:0], f_reqs$D_OUT[511:384] } :
			      { f_reqs$D_OUT[383:0],
				f_reqs$D_OUT[511:392] })))) :
		  (f_reqs$D_OUT[608] ?
		     (f_reqs$D_OUT[607] ?
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[391:0], f_reqs$D_OUT[511:400] } :
			      { f_reqs$D_OUT[399:0],
				f_reqs$D_OUT[511:408] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[407:0], f_reqs$D_OUT[511:416] } :
			      { f_reqs$D_OUT[415:0],
				f_reqs$D_OUT[511:424] })) :
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[423:0], f_reqs$D_OUT[511:432] } :
			      { f_reqs$D_OUT[431:0],
				f_reqs$D_OUT[511:440] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[439:0], f_reqs$D_OUT[511:448] } :
			      { f_reqs$D_OUT[447:0],
				f_reqs$D_OUT[511:456] }))) :
		     (f_reqs$D_OUT[607] ?
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[455:0], f_reqs$D_OUT[511:464] } :
			      { f_reqs$D_OUT[463:0],
				f_reqs$D_OUT[511:472] }) :
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[471:0], f_reqs$D_OUT[511:480] } :
			      { f_reqs$D_OUT[479:0],
				f_reqs$D_OUT[511:488] })) :
			(f_reqs$D_OUT[606] ?
			   (f_reqs$D_OUT[605] ?
			      { f_reqs$D_OUT[487:0], f_reqs$D_OUT[511:496] } :
			      { f_reqs$D_OUT[495:0],
				f_reqs$D_OUT[511:504] }) :
			   (f_reqs$D_OUT[605] ?
			      f_reqs$D_OUT[503:0] :
			      f_reqs$D_OUT[511:8]))))) ;
  assign IF_f_reqs_first__5_BIT_685_07_THEN_axi4_s_xact_ETC___d110 =
	     f_reqs$D_OUT[685] ?
	       axi4_s_xactor_f_wr_resp$FULL_N :
	       axi4_s_xactor_f_rd_data$FULL_N ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1202 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3]) ?
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1207 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2]) ?
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1208 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3]) ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1205 :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1207 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1214 =
	     (f_reqs$EMPTY_N &&
	      (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2] ||
	       _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1])) ?
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1215 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3]) ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1212 :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1214 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1222 =
	     (f_reqs$EMPTY_N &&
	      (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2] ||
	       _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ||
	       _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0])) ?
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1223 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3]) ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1220 :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1222 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1227 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1]) ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1226 :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1230 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1]) ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1229 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1231 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2]) ?
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1230 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1232 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3]) ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1228 :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1231 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1235 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2]) ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1234 :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1237 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2]) ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1236 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1238 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1235 :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1237 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1241 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2]) ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1240 :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1243 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2]) ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1242 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1244 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1241 :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1243 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1246 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1227 :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1247 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1230 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1248 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1246 :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1247 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1252 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1251 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1256 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1207 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1257 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1255 :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1256 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1261 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1214 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1262 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1260 :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1261 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1266 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1222 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1267 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1265 :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1266 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1270 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1231 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1271 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1269 :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1270 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1274 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1237 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1275 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1273 :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1274 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1278 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1243 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1279 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1277 :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1278 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1282 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1247 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1283 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1281 :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1282 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1285 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1202 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1287 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1208 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1289 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1215 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1291 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1223 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1293 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1232 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1295 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1238 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1297 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1244 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1299 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1248 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1305 =
	     (f_reqs$EMPTY_N &&
	      (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ||
	       _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3] ||
	       _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2])) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1306 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1256 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1310 =
	     (f_reqs$EMPTY_N &&
	      (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ||
	       _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3] ||
	       _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2] ||
	       _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1])) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1311 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1261 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1315 =
	     (f_reqs$EMPTY_N &&
	      (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ||
	       _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3] ||
	       _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2] ||
	       _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[1] ||
	       _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[0])) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
	       !rot_amt_slices__h75728[0] ||
	       mmio$RDY_result_snd_fst ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1316 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1266 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1318 =
	     (f_reqs$EMPTY_N &&
	      (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ||
	       _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3] ||
	       _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[2])) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1227 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1319 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1270 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1322 =
	     (f_reqs$EMPTY_N &&
	      (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ||
	       _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3])) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1235 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1323 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1274 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1325 =
	     (f_reqs$EMPTY_N &&
	      (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ||
	       _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3])) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1241 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1326 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1278 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1328 =
	     (f_reqs$EMPTY_N &&
	      (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ||
	       _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[3])) ?
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) :
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1246 ;
  assign IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1329 =
	     (f_reqs$EMPTY_N &&
	      _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4]) ?
	       IF_f_reqs_i_notEmpty__9_AND_0x40_MINUS_0_CONCA_ETC___d1282 :
	       (rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) &&
	       (!rot_amt_slices__h75728[2] || !rot_amt_slices__h75728[1] ||
		!rot_amt_slices__h75728[0] ||
		mmio$RDY_result_snd_fst) ;
  assign NOT_f_L2_to_L1_Rsps_first__32_BITS_578_TO_515__ETC___d435 =
	     f_L2_to_L1_Rsps$D_OUT[578:515] != line_addr__h3361 ;
  assign NOT_f_reqs_first__5_BIT_685_07_12_AND_NOT_rf_t_ETC___d118 =
	     (!f_reqs$D_OUT[685] && rf_tag_sets$D_OUT_1[65:64] != 2'd0 ||
	      f_reqs$D_OUT[685] && rf_tag_sets$D_OUT_1[65:64] >= 2'd2) &&
	     rf_tag_sets_sub_f_reqs_first__5_BITS_616_TO_61_ETC___d97 ;
  assign _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164 =
	     7'h40 - { 1'd0, f_reqs$D_OUT[610:605] } ;
  assign addr__h72582 = rg_mmio_addr + 64'd8 ;
  assign axi4_resp__h75883 = (mmio$result_fst || rg_mmio_err) ? 2'b10 : 2'b0 ;
  assign f_reqs_i_notEmpty__9_AND_IF_f_reqs_first__5_BI_ETC___d1435 =
	     f_reqs$EMPTY_N &&
	     (f_reqs$D_OUT[685] ?
		axi4_s_xactor_f_wr_resp$FULL_N :
		axi4_s_xactor_f_rd_data$FULL_N &&
		IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1199 &&
		IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1203 &&
		IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1430) ;
  assign line_addr__h2933 = { f_L2_to_L1_Reqs$D_OUT[65:8], 6'd0 } ;
  assign line_addr__h3361 = { f_reqs$D_OUT[668:611], 6'd0 } ;
  assign mmio_RDY_result_fst__115_AND_IF_rg_mmio_num_by_ETC___d1437 =
	     mmio$RDY_result_fst &&
	     (rg_mmio_num_bytes_116_ULE_8___d1117 ?
		f_reqs_i_notEmpty__9_AND_IF_f_reqs_first__5_BI_ETC___d1435 :
		mmio$RDY_result_snd_fst) ;
  assign mmio_RDY_result_fst__115_AND_NOT_rg_mmio_num_b_ETC___d1120 =
	     mmio$RDY_result_fst &&
	     (!rg_mmio_num_bytes_116_ULE_8___d1117 ||
	      f_reqs$EMPTY_N &&
	      IF_f_reqs_first__5_BIT_685_07_THEN_axi4_s_xact_ETC___d110) ;
  assign new_data___1__h23512 =
	     { f_reqs$D_OUT[575] ? f_reqs$D_OUT[511:504] : v__h22436[511:504],
	       f_reqs$D_OUT[574] ? f_reqs$D_OUT[503:496] : v__h22436[503:496],
	       f_reqs$D_OUT[573] ? f_reqs$D_OUT[495:488] : v__h22436[495:488],
	       f_reqs$D_OUT[572] ? f_reqs$D_OUT[487:480] : v__h22436[487:480],
	       f_reqs$D_OUT[571] ? f_reqs$D_OUT[479:472] : v__h22436[479:472],
	       f_reqs$D_OUT[570] ? f_reqs$D_OUT[471:464] : v__h22436[471:464],
	       f_reqs$D_OUT[569] ? f_reqs$D_OUT[463:456] : v__h22436[463:456],
	       f_reqs$D_OUT[568] ? f_reqs$D_OUT[455:448] : v__h22436[455:448],
	       f_reqs$D_OUT[567] ? f_reqs$D_OUT[447:440] : v__h22436[447:440],
	       f_reqs$D_OUT[566] ? f_reqs$D_OUT[439:432] : v__h22436[439:432],
	       f_reqs$D_OUT[565] ? f_reqs$D_OUT[431:424] : v__h22436[431:424],
	       f_reqs$D_OUT[564] ? f_reqs$D_OUT[423:416] : v__h22436[423:416],
	       f_reqs$D_OUT[563] ? f_reqs$D_OUT[415:408] : v__h22436[415:408],
	       f_reqs$D_OUT[562] ? f_reqs$D_OUT[407:400] : v__h22436[407:400],
	       f_reqs$D_OUT[561] ? f_reqs$D_OUT[399:392] : v__h22436[399:392],
	       f_reqs$D_OUT[560] ? f_reqs$D_OUT[391:384] : v__h22436[391:384],
	       f_reqs$D_OUT[559] ? f_reqs$D_OUT[383:376] : v__h22436[383:376],
	       f_reqs$D_OUT[558] ? f_reqs$D_OUT[375:368] : v__h22436[375:368],
	       f_reqs$D_OUT[557] ? f_reqs$D_OUT[367:360] : v__h22436[367:360],
	       f_reqs$D_OUT[556] ? f_reqs$D_OUT[359:352] : v__h22436[359:352],
	       f_reqs$D_OUT[555] ? f_reqs$D_OUT[351:344] : v__h22436[351:344],
	       f_reqs$D_OUT[554] ? f_reqs$D_OUT[343:336] : v__h22436[343:336],
	       f_reqs$D_OUT[553] ? f_reqs$D_OUT[335:328] : v__h22436[335:328],
	       f_reqs$D_OUT[552] ? f_reqs$D_OUT[327:320] : v__h22436[327:320],
	       f_reqs$D_OUT[551] ? f_reqs$D_OUT[319:312] : v__h22436[319:312],
	       f_reqs$D_OUT[550] ? f_reqs$D_OUT[311:304] : v__h22436[311:304],
	       f_reqs$D_OUT[549] ? f_reqs$D_OUT[303:296] : v__h22436[303:296],
	       f_reqs$D_OUT[548] ? f_reqs$D_OUT[295:288] : v__h22436[295:288],
	       f_reqs$D_OUT[547] ? f_reqs$D_OUT[287:280] : v__h22436[287:280],
	       f_reqs$D_OUT[546] ? f_reqs$D_OUT[279:272] : v__h22436[279:272],
	       f_reqs$D_OUT[545] ? f_reqs$D_OUT[271:264] : v__h22436[271:264],
	       f_reqs$D_OUT[544] ? f_reqs$D_OUT[263:256] : v__h22436[263:256],
	       f_reqs$D_OUT[543] ? f_reqs$D_OUT[255:248] : v__h22436[255:248],
	       f_reqs$D_OUT[542] ? f_reqs$D_OUT[247:240] : v__h22436[247:240],
	       f_reqs$D_OUT[541] ? f_reqs$D_OUT[239:232] : v__h22436[239:232],
	       f_reqs$D_OUT[540] ? f_reqs$D_OUT[231:224] : v__h22436[231:224],
	       f_reqs$D_OUT[539] ? f_reqs$D_OUT[223:216] : v__h22436[223:216],
	       f_reqs$D_OUT[538] ? f_reqs$D_OUT[215:208] : v__h22436[215:208],
	       f_reqs$D_OUT[537] ? f_reqs$D_OUT[207:200] : v__h22436[207:200],
	       f_reqs$D_OUT[536] ? f_reqs$D_OUT[199:192] : v__h22436[199:192],
	       f_reqs$D_OUT[535] ? f_reqs$D_OUT[191:184] : v__h22436[191:184],
	       f_reqs$D_OUT[534] ? f_reqs$D_OUT[183:176] : v__h22436[183:176],
	       f_reqs$D_OUT[533] ? f_reqs$D_OUT[175:168] : v__h22436[175:168],
	       f_reqs$D_OUT[532] ? f_reqs$D_OUT[167:160] : v__h22436[167:160],
	       f_reqs$D_OUT[531] ? f_reqs$D_OUT[159:152] : v__h22436[159:152],
	       f_reqs$D_OUT[530] ? f_reqs$D_OUT[151:144] : v__h22436[151:144],
	       f_reqs$D_OUT[529] ? f_reqs$D_OUT[143:136] : v__h22436[143:136],
	       f_reqs$D_OUT[528] ? f_reqs$D_OUT[135:128] : v__h22436[135:128],
	       f_reqs$D_OUT[527] ? f_reqs$D_OUT[127:120] : v__h22436[127:120],
	       f_reqs$D_OUT[526] ? f_reqs$D_OUT[119:112] : v__h22436[119:112],
	       f_reqs$D_OUT[525] ? f_reqs$D_OUT[111:104] : v__h22436[111:104],
	       f_reqs$D_OUT[524] ? f_reqs$D_OUT[103:96] : v__h22436[103:96],
	       f_reqs$D_OUT[523] ? f_reqs$D_OUT[95:88] : v__h22436[95:88],
	       f_reqs$D_OUT[522] ? f_reqs$D_OUT[87:80] : v__h22436[87:80],
	       f_reqs$D_OUT[521] ? f_reqs$D_OUT[79:72] : v__h22436[79:72],
	       f_reqs$D_OUT[520] ? f_reqs$D_OUT[71:64] : v__h22436[71:64],
	       f_reqs$D_OUT[519] ? f_reqs$D_OUT[63:56] : v__h22436[63:56],
	       f_reqs$D_OUT[518] ? f_reqs$D_OUT[55:48] : v__h22436[55:48],
	       f_reqs$D_OUT[517] ? f_reqs$D_OUT[47:40] : v__h22436[47:40],
	       f_reqs$D_OUT[516] ? f_reqs$D_OUT[39:32] : v__h22436[39:32],
	       f_reqs$D_OUT[515] ? f_reqs$D_OUT[31:24] : v__h22436[31:24],
	       f_reqs$D_OUT[514] ? f_reqs$D_OUT[23:16] : v__h22436[23:16],
	       f_reqs$D_OUT[513] ? f_reqs$D_OUT[15:8] : v__h22436[15:8],
	       f_reqs$D_OUT[512] ? f_reqs$D_OUT[7:0] : v__h22436[7:0] } ;
  assign new_data___1__h4515 =
	     { f_reqs$D_OUT[575] ?
		 f_reqs$D_OUT[511:504] :
		 rf_data_sets$D_OUT_1[511:504],
	       f_reqs$D_OUT[574] ?
		 f_reqs$D_OUT[503:496] :
		 rf_data_sets$D_OUT_1[503:496],
	       f_reqs$D_OUT[573] ?
		 f_reqs$D_OUT[495:488] :
		 rf_data_sets$D_OUT_1[495:488],
	       f_reqs$D_OUT[572] ?
		 f_reqs$D_OUT[487:480] :
		 rf_data_sets$D_OUT_1[487:480],
	       f_reqs$D_OUT[571] ?
		 f_reqs$D_OUT[479:472] :
		 rf_data_sets$D_OUT_1[479:472],
	       f_reqs$D_OUT[570] ?
		 f_reqs$D_OUT[471:464] :
		 rf_data_sets$D_OUT_1[471:464],
	       f_reqs$D_OUT[569] ?
		 f_reqs$D_OUT[463:456] :
		 rf_data_sets$D_OUT_1[463:456],
	       f_reqs$D_OUT[568] ?
		 f_reqs$D_OUT[455:448] :
		 rf_data_sets$D_OUT_1[455:448],
	       f_reqs$D_OUT[567] ?
		 f_reqs$D_OUT[447:440] :
		 rf_data_sets$D_OUT_1[447:440],
	       f_reqs$D_OUT[566] ?
		 f_reqs$D_OUT[439:432] :
		 rf_data_sets$D_OUT_1[439:432],
	       f_reqs$D_OUT[565] ?
		 f_reqs$D_OUT[431:424] :
		 rf_data_sets$D_OUT_1[431:424],
	       f_reqs$D_OUT[564] ?
		 f_reqs$D_OUT[423:416] :
		 rf_data_sets$D_OUT_1[423:416],
	       f_reqs$D_OUT[563] ?
		 f_reqs$D_OUT[415:408] :
		 rf_data_sets$D_OUT_1[415:408],
	       f_reqs$D_OUT[562] ?
		 f_reqs$D_OUT[407:400] :
		 rf_data_sets$D_OUT_1[407:400],
	       f_reqs$D_OUT[561] ?
		 f_reqs$D_OUT[399:392] :
		 rf_data_sets$D_OUT_1[399:392],
	       f_reqs$D_OUT[560] ?
		 f_reqs$D_OUT[391:384] :
		 rf_data_sets$D_OUT_1[391:384],
	       f_reqs$D_OUT[559] ?
		 f_reqs$D_OUT[383:376] :
		 rf_data_sets$D_OUT_1[383:376],
	       f_reqs$D_OUT[558] ?
		 f_reqs$D_OUT[375:368] :
		 rf_data_sets$D_OUT_1[375:368],
	       f_reqs$D_OUT[557] ?
		 f_reqs$D_OUT[367:360] :
		 rf_data_sets$D_OUT_1[367:360],
	       f_reqs$D_OUT[556] ?
		 f_reqs$D_OUT[359:352] :
		 rf_data_sets$D_OUT_1[359:352],
	       f_reqs$D_OUT[555] ?
		 f_reqs$D_OUT[351:344] :
		 rf_data_sets$D_OUT_1[351:344],
	       f_reqs$D_OUT[554] ?
		 f_reqs$D_OUT[343:336] :
		 rf_data_sets$D_OUT_1[343:336],
	       f_reqs$D_OUT[553] ?
		 f_reqs$D_OUT[335:328] :
		 rf_data_sets$D_OUT_1[335:328],
	       f_reqs$D_OUT[552] ?
		 f_reqs$D_OUT[327:320] :
		 rf_data_sets$D_OUT_1[327:320],
	       f_reqs$D_OUT[551] ?
		 f_reqs$D_OUT[319:312] :
		 rf_data_sets$D_OUT_1[319:312],
	       f_reqs$D_OUT[550] ?
		 f_reqs$D_OUT[311:304] :
		 rf_data_sets$D_OUT_1[311:304],
	       f_reqs$D_OUT[549] ?
		 f_reqs$D_OUT[303:296] :
		 rf_data_sets$D_OUT_1[303:296],
	       f_reqs$D_OUT[548] ?
		 f_reqs$D_OUT[295:288] :
		 rf_data_sets$D_OUT_1[295:288],
	       f_reqs$D_OUT[547] ?
		 f_reqs$D_OUT[287:280] :
		 rf_data_sets$D_OUT_1[287:280],
	       f_reqs$D_OUT[546] ?
		 f_reqs$D_OUT[279:272] :
		 rf_data_sets$D_OUT_1[279:272],
	       f_reqs$D_OUT[545] ?
		 f_reqs$D_OUT[271:264] :
		 rf_data_sets$D_OUT_1[271:264],
	       f_reqs$D_OUT[544] ?
		 f_reqs$D_OUT[263:256] :
		 rf_data_sets$D_OUT_1[263:256],
	       f_reqs$D_OUT[543] ?
		 f_reqs$D_OUT[255:248] :
		 rf_data_sets$D_OUT_1[255:248],
	       f_reqs$D_OUT[542] ?
		 f_reqs$D_OUT[247:240] :
		 rf_data_sets$D_OUT_1[247:240],
	       f_reqs$D_OUT[541] ?
		 f_reqs$D_OUT[239:232] :
		 rf_data_sets$D_OUT_1[239:232],
	       f_reqs$D_OUT[540] ?
		 f_reqs$D_OUT[231:224] :
		 rf_data_sets$D_OUT_1[231:224],
	       f_reqs$D_OUT[539] ?
		 f_reqs$D_OUT[223:216] :
		 rf_data_sets$D_OUT_1[223:216],
	       f_reqs$D_OUT[538] ?
		 f_reqs$D_OUT[215:208] :
		 rf_data_sets$D_OUT_1[215:208],
	       f_reqs$D_OUT[537] ?
		 f_reqs$D_OUT[207:200] :
		 rf_data_sets$D_OUT_1[207:200],
	       f_reqs$D_OUT[536] ?
		 f_reqs$D_OUT[199:192] :
		 rf_data_sets$D_OUT_1[199:192],
	       f_reqs$D_OUT[535] ?
		 f_reqs$D_OUT[191:184] :
		 rf_data_sets$D_OUT_1[191:184],
	       f_reqs$D_OUT[534] ?
		 f_reqs$D_OUT[183:176] :
		 rf_data_sets$D_OUT_1[183:176],
	       f_reqs$D_OUT[533] ?
		 f_reqs$D_OUT[175:168] :
		 rf_data_sets$D_OUT_1[175:168],
	       f_reqs$D_OUT[532] ?
		 f_reqs$D_OUT[167:160] :
		 rf_data_sets$D_OUT_1[167:160],
	       f_reqs$D_OUT[531] ?
		 f_reqs$D_OUT[159:152] :
		 rf_data_sets$D_OUT_1[159:152],
	       f_reqs$D_OUT[530] ?
		 f_reqs$D_OUT[151:144] :
		 rf_data_sets$D_OUT_1[151:144],
	       f_reqs$D_OUT[529] ?
		 f_reqs$D_OUT[143:136] :
		 rf_data_sets$D_OUT_1[143:136],
	       f_reqs$D_OUT[528] ?
		 f_reqs$D_OUT[135:128] :
		 rf_data_sets$D_OUT_1[135:128],
	       f_reqs$D_OUT[527] ?
		 f_reqs$D_OUT[127:120] :
		 rf_data_sets$D_OUT_1[127:120],
	       f_reqs$D_OUT[526] ?
		 f_reqs$D_OUT[119:112] :
		 rf_data_sets$D_OUT_1[119:112],
	       f_reqs$D_OUT[525] ?
		 f_reqs$D_OUT[111:104] :
		 rf_data_sets$D_OUT_1[111:104],
	       f_reqs$D_OUT[524] ?
		 f_reqs$D_OUT[103:96] :
		 rf_data_sets$D_OUT_1[103:96],
	       f_reqs$D_OUT[523] ?
		 f_reqs$D_OUT[95:88] :
		 rf_data_sets$D_OUT_1[95:88],
	       f_reqs$D_OUT[522] ?
		 f_reqs$D_OUT[87:80] :
		 rf_data_sets$D_OUT_1[87:80],
	       f_reqs$D_OUT[521] ?
		 f_reqs$D_OUT[79:72] :
		 rf_data_sets$D_OUT_1[79:72],
	       f_reqs$D_OUT[520] ?
		 f_reqs$D_OUT[71:64] :
		 rf_data_sets$D_OUT_1[71:64],
	       f_reqs$D_OUT[519] ?
		 f_reqs$D_OUT[63:56] :
		 rf_data_sets$D_OUT_1[63:56],
	       f_reqs$D_OUT[518] ?
		 f_reqs$D_OUT[55:48] :
		 rf_data_sets$D_OUT_1[55:48],
	       f_reqs$D_OUT[517] ?
		 f_reqs$D_OUT[47:40] :
		 rf_data_sets$D_OUT_1[47:40],
	       f_reqs$D_OUT[516] ?
		 f_reqs$D_OUT[39:32] :
		 rf_data_sets$D_OUT_1[39:32],
	       f_reqs$D_OUT[515] ?
		 f_reqs$D_OUT[31:24] :
		 rf_data_sets$D_OUT_1[31:24],
	       f_reqs$D_OUT[514] ?
		 f_reqs$D_OUT[23:16] :
		 rf_data_sets$D_OUT_1[23:16],
	       f_reqs$D_OUT[513] ?
		 f_reqs$D_OUT[15:8] :
		 rf_data_sets$D_OUT_1[15:8],
	       f_reqs$D_OUT[512] ?
		 f_reqs$D_OUT[7:0] :
		 rf_data_sets$D_OUT_1[7:0] } ;
  assign num_bytes__h41072 = 8'd1 << f_reqs$D_OUT[596:594] ;
  assign num_bytes__h72583 = rg_mmio_num_bytes - 8'd8 ;
  assign rdata__h75733 =
	     _0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[5] ?
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ?
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1557 :
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1620) :
	       (_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_610_T_ETC___d1164[4] ?
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1684 :
		  IF_0x40_MINUS_0_CONCAT_f_reqs_first__5_BITS_61_ETC___d1757) ;
  assign rf_tag_sets_sub_f_L2_to_L1_Reqs_first__1_BITS__ETC___d57 =
	     rf_tag_sets$D_OUT_2[65:64] <= f_L2_to_L1_Reqs$D_OUT[1:0] ;
  assign rf_tag_sets_sub_f_L2_to_L1_Reqs_first__1_BITS__ETC___d62 =
	     rf_tag_sets$D_OUT_2[63:0] == line_addr__h2933 ;
  assign rf_tag_sets_sub_f_reqs_first__5_BITS_616_TO_61_ETC___d97 =
	     rf_tag_sets$D_OUT_1[63:0] == line_addr__h3361 ;
  assign rg_mmio_num_bytes_116_ULE_8___d1117 = rg_mmio_num_bytes <= 8'd8 ;
  assign rg_state_EQ_1_1_AND_NOT_f_L2_to_L1_Reqs_notEmp_ETC___d100 =
	     rg_state == 3'd1 && !f_L2_to_L1_Reqs$EMPTY_N &&
	     soc_map$m_is_mem_addr &&
	     rf_tag_sets$D_OUT_1[65:64] != 2'd0 &&
	     !rf_tag_sets_sub_f_reqs_first__5_BITS_616_TO_61_ETC___d97 ;
  assign rg_state_EQ_1_1_AND_NOT_f_L2_to_L1_Reqs_notEmp_ETC___d421 =
	     rg_state == 3'd1 && !f_L2_to_L1_Reqs$EMPTY_N &&
	     soc_map$m_is_mem_addr &&
	     (rf_tag_sets$D_OUT_1[65:64] == 2'd0 ||
	      rf_tag_sets_sub_f_reqs_first__5_BITS_616_TO_61_ETC___d97 &&
	      f_reqs$D_OUT[685] &&
	      rf_tag_sets$D_OUT_1[65:64] == 2'd1) ;
  assign rot_amt_slices__h75728 = 4'd8 - rg_mmio_num_slices ;
  assign size_code__h41085 =
	     (num_bytes__h41072 < 8'd8) ?
	       CASE_num_bytes1072_1_0b0_2_0b1_4_0b10_8_0b11_1_ETC__q2 :
	       3'b011 ;
  assign size_code__h72688 =
	     (num_bytes__h72583 < 8'd8) ?
	       CASE_rg_mmio_num_bytes_9_0b0_10_0b1_12_0b10_16_ETC__q3 :
	       3'b011 ;
  assign v__h22436 =
	     f_L2_to_L1_Rsps$D_OUT[512] ?
	       f_L2_to_L1_Rsps$D_OUT[511:0] :
	       rf_data_sets$D_OUT_1 ;
  assign x__h41186 =
	     { IF_f_reqsD_OUT_BIT_610_THEN_IF_f_reqsD_OUT_B_ETC__q1[55:0],
	       f_reqs$D_OUT[610] ?
		 (f_reqs$D_OUT[609] ?
		    (f_reqs$D_OUT[608] ?
		       (f_reqs$D_OUT[607] ?
			  (f_reqs$D_OUT[606] ?
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[15:8] :
				f_reqs$D_OUT[23:16]) :
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[31:24] :
				f_reqs$D_OUT[39:32])) :
			  (f_reqs$D_OUT[606] ?
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[47:40] :
				f_reqs$D_OUT[55:48]) :
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[63:56] :
				f_reqs$D_OUT[71:64]))) :
		       (f_reqs$D_OUT[607] ?
			  (f_reqs$D_OUT[606] ?
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[79:72] :
				f_reqs$D_OUT[87:80]) :
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[95:88] :
				f_reqs$D_OUT[103:96])) :
			  (f_reqs$D_OUT[606] ?
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[111:104] :
				f_reqs$D_OUT[119:112]) :
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[127:120] :
				f_reqs$D_OUT[135:128])))) :
		    (f_reqs$D_OUT[608] ?
		       (f_reqs$D_OUT[607] ?
			  (f_reqs$D_OUT[606] ?
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[143:136] :
				f_reqs$D_OUT[151:144]) :
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[159:152] :
				f_reqs$D_OUT[167:160])) :
			  (f_reqs$D_OUT[606] ?
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[175:168] :
				f_reqs$D_OUT[183:176]) :
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[191:184] :
				f_reqs$D_OUT[199:192]))) :
		       (f_reqs$D_OUT[607] ?
			  (f_reqs$D_OUT[606] ?
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[207:200] :
				f_reqs$D_OUT[215:208]) :
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[223:216] :
				f_reqs$D_OUT[231:224])) :
			  (f_reqs$D_OUT[606] ?
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[239:232] :
				f_reqs$D_OUT[247:240]) :
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[255:248] :
				f_reqs$D_OUT[263:256]))))) :
		 (f_reqs$D_OUT[609] ?
		    (f_reqs$D_OUT[608] ?
		       (f_reqs$D_OUT[607] ?
			  (f_reqs$D_OUT[606] ?
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[271:264] :
				f_reqs$D_OUT[279:272]) :
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[287:280] :
				f_reqs$D_OUT[295:288])) :
			  (f_reqs$D_OUT[606] ?
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[303:296] :
				f_reqs$D_OUT[311:304]) :
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[319:312] :
				f_reqs$D_OUT[327:320]))) :
		       (f_reqs$D_OUT[607] ?
			  (f_reqs$D_OUT[606] ?
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[335:328] :
				f_reqs$D_OUT[343:336]) :
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[351:344] :
				f_reqs$D_OUT[359:352])) :
			  (f_reqs$D_OUT[606] ?
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[367:360] :
				f_reqs$D_OUT[375:368]) :
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[383:376] :
				f_reqs$D_OUT[391:384])))) :
		    (f_reqs$D_OUT[608] ?
		       (f_reqs$D_OUT[607] ?
			  (f_reqs$D_OUT[606] ?
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[399:392] :
				f_reqs$D_OUT[407:400]) :
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[415:408] :
				f_reqs$D_OUT[423:416])) :
			  (f_reqs$D_OUT[606] ?
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[431:424] :
				f_reqs$D_OUT[439:432]) :
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[447:440] :
				f_reqs$D_OUT[455:448]))) :
		       (f_reqs$D_OUT[607] ?
			  (f_reqs$D_OUT[606] ?
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[463:456] :
				f_reqs$D_OUT[471:464]) :
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[479:472] :
				f_reqs$D_OUT[487:480])) :
			  (f_reqs$D_OUT[606] ?
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[495:488] :
				f_reqs$D_OUT[503:496]) :
			     (f_reqs$D_OUT[605] ?
				f_reqs$D_OUT[511:504] :
				f_reqs$D_OUT[7:0]))))) } ;
  always@(num_bytes__h41072)
  begin
    case (num_bytes__h41072)
      8'd1: CASE_num_bytes1072_1_0b0_2_0b1_4_0b10_8_0b11_1_ETC__q2 = 3'b0;
      8'd2: CASE_num_bytes1072_1_0b0_2_0b1_4_0b10_8_0b11_1_ETC__q2 = 3'b001;
      8'd4: CASE_num_bytes1072_1_0b0_2_0b1_4_0b10_8_0b11_1_ETC__q2 = 3'b010;
      8'd8: CASE_num_bytes1072_1_0b0_2_0b1_4_0b10_8_0b11_1_ETC__q2 = 3'b011;
      8'd16: CASE_num_bytes1072_1_0b0_2_0b1_4_0b10_8_0b11_1_ETC__q2 = 3'b100;
      8'd32: CASE_num_bytes1072_1_0b0_2_0b1_4_0b10_8_0b11_1_ETC__q2 = 3'b101;
      8'd64: CASE_num_bytes1072_1_0b0_2_0b1_4_0b10_8_0b11_1_ETC__q2 = 3'b110;
      default: CASE_num_bytes1072_1_0b0_2_0b1_4_0b10_8_0b11_1_ETC__q2 =
		   3'b111;
    endcase
  end
  always@(rg_mmio_num_bytes)
  begin
    case (rg_mmio_num_bytes)
      8'd9: CASE_rg_mmio_num_bytes_9_0b0_10_0b1_12_0b10_16_ETC__q3 = 3'b0;
      8'd10: CASE_rg_mmio_num_bytes_9_0b0_10_0b1_12_0b10_16_ETC__q3 = 3'b001;
      8'd12: CASE_rg_mmio_num_bytes_9_0b0_10_0b1_12_0b10_16_ETC__q3 = 3'b010;
      8'd16: CASE_rg_mmio_num_bytes_9_0b0_10_0b1_12_0b10_16_ETC__q3 = 3'b011;
      8'd24: CASE_rg_mmio_num_bytes_9_0b0_10_0b1_12_0b10_16_ETC__q3 = 3'b100;
      8'd40: CASE_rg_mmio_num_bytes_9_0b0_10_0b1_12_0b10_16_ETC__q3 = 3'b101;
      8'd72: CASE_rg_mmio_num_bytes_9_0b0_10_0b1_12_0b10_16_ETC__q3 = 3'b110;
      default: CASE_rg_mmio_num_bytes_9_0b0_10_0b1_12_0b10_16_ETC__q3 =
		   3'b111;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        rg_init_index <= `BSV_ASSIGNMENT_DELAY 6'd0;
	rg_state <= `BSV_ASSIGNMENT_DELAY 3'd0;
      end
    else
      begin
        if (rg_init_index$EN)
	  rg_init_index <= `BSV_ASSIGNMENT_DELAY rg_init_index$D_IN;
	if (rg_state$EN) rg_state <= `BSV_ASSIGNMENT_DELAY rg_state$D_IN;
      end
    if (rg_mmio_addr$EN)
      rg_mmio_addr <= `BSV_ASSIGNMENT_DELAY rg_mmio_addr$D_IN;
    if (rg_mmio_err$EN) rg_mmio_err <= `BSV_ASSIGNMENT_DELAY rg_mmio_err$D_IN;
    if (rg_mmio_num_bytes$EN)
      rg_mmio_num_bytes <= `BSV_ASSIGNMENT_DELAY rg_mmio_num_bytes$D_IN;
    if (rg_mmio_num_slices$EN)
      rg_mmio_num_slices <= `BSV_ASSIGNMENT_DELAY rg_mmio_num_slices$D_IN;
    if (rg_mmio_v_slices$EN)
      rg_mmio_v_slices <= `BSV_ASSIGNMENT_DELAY rg_mmio_v_slices$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    rg_init_index = 6'h2A;
    rg_mmio_addr = 64'hAAAAAAAAAAAAAAAA;
    rg_mmio_err = 1'h0;
    rg_mmio_num_bytes = 8'hAA;
    rg_mmio_num_slices = 4'hA;
    rg_mmio_v_slices =
	512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    rg_state = 3'h2;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	begin
	  v__h2223 = $stime;
	  #0;
	end
    v__h2217 = v__h2223 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$display("%0d: DMA_Merge.rl_merge_rd_req: ERROR: burst request; not supported",
		 v__h2217);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write("AXI4_Rd_Addr { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_rd_addr$D_OUT[108:93]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_rd_addr$D_OUT[92:29]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_rd_addr$D_OUT[28:21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_rd_addr$D_OUT[20:18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_rd_addr$D_OUT[17:16]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_rd_addr$D_OUT[15]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_rd_addr$D_OUT[14:11]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_rd_addr$D_OUT[10:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_rd_addr$D_OUT[7:4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_rd_addr$D_OUT[3:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_rd_req &&
	  axi4_s_xactor_f_rd_addr$D_OUT[28:21] != 8'd0)
	$finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	begin
	  v__h2644 = $stime;
	  #0;
	end
    v__h2638 = v__h2644 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$display("%0d: DMA_Merge.rl_merge_wr_req: ERROR: burst request; not supported",
		 v__h2638);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write("AXI4_Wr_Addr { ", "awid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_wr_addr$D_OUT[108:93]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_wr_addr$D_OUT[92:29]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "awlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_wr_addr$D_OUT[28:21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "awsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_wr_addr$D_OUT[20:18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "awburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_wr_addr$D_OUT[17:16]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "awlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_wr_addr$D_OUT[15]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "awcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_wr_addr$D_OUT[14:11]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_wr_addr$D_OUT[10:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "awqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_wr_addr$D_OUT[7:4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "awregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", axi4_s_xactor_f_wr_addr$D_OUT[3:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_merge_wr_req &&
	  axi4_s_xactor_f_wr_addr$D_OUT[28:21] != 8'd0)
	$finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp &&
	  NOT_f_L2_to_L1_Rsps_first__32_BITS_578_TO_515__ETC___d435)
	begin
	  v__h22214 = $stime;
	  #0;
	end
    v__h22208 = v__h22214 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp &&
	  NOT_f_L2_to_L1_Rsps_first__32_BITS_578_TO_515__ETC___d435)
	$display("%0d: DMA_Cache.rl_upgrade_rsp: ERROR: rsp is not for addr %0h",
		 v__h22208,
		 line_addr__h3361);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp &&
	  NOT_f_L2_to_L1_Rsps_first__32_BITS_578_TO_515__ETC___d435)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp &&
	  NOT_f_L2_to_L1_Rsps_first__32_BITS_578_TO_515__ETC___d435)
	$write("L2_to_L1_Rsp { ", "addr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp &&
	  NOT_f_L2_to_L1_Rsps_first__32_BITS_578_TO_515__ETC___d435)
	$write("'h%h", f_L2_to_L1_Rsps$D_OUT[578:515]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp &&
	  NOT_f_L2_to_L1_Rsps_first__32_BITS_578_TO_515__ETC___d435)
	$write(", ", "to_state: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp &&
	  NOT_f_L2_to_L1_Rsps_first__32_BITS_578_TO_515__ETC___d435 &&
	  f_L2_to_L1_Rsps$D_OUT[514:513] == 2'd0)
	$write("INVALID");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp &&
	  NOT_f_L2_to_L1_Rsps_first__32_BITS_578_TO_515__ETC___d435 &&
	  f_L2_to_L1_Rsps$D_OUT[514:513] == 2'd1)
	$write("SHARED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp &&
	  NOT_f_L2_to_L1_Rsps_first__32_BITS_578_TO_515__ETC___d435 &&
	  f_L2_to_L1_Rsps$D_OUT[514:513] == 2'd2)
	$write("EXCLUSIVE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp &&
	  NOT_f_L2_to_L1_Rsps_first__32_BITS_578_TO_515__ETC___d435 &&
	  f_L2_to_L1_Rsps$D_OUT[514:513] != 2'd0 &&
	  f_L2_to_L1_Rsps$D_OUT[514:513] != 2'd1 &&
	  f_L2_to_L1_Rsps$D_OUT[514:513] != 2'd2)
	$write("MODIFIED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp &&
	  NOT_f_L2_to_L1_Rsps_first__32_BITS_578_TO_515__ETC___d435)
	$write(", ", "m_cline: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp &&
	  NOT_f_L2_to_L1_Rsps_first__32_BITS_578_TO_515__ETC___d435 &&
	  f_L2_to_L1_Rsps$D_OUT[512])
	$write("tagged Valid ", "'h%h", f_L2_to_L1_Rsps$D_OUT[511:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp &&
	  NOT_f_L2_to_L1_Rsps_first__32_BITS_578_TO_515__ETC___d435 &&
	  !f_L2_to_L1_Rsps$D_OUT[512])
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp &&
	  NOT_f_L2_to_L1_Rsps_first__32_BITS_578_TO_515__ETC___d435)
	$write(" }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp &&
	  NOT_f_L2_to_L1_Rsps_first__32_BITS_578_TO_515__ETC___d435)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp &&
	  NOT_f_L2_to_L1_Rsps_first__32_BITS_578_TO_515__ETC___d435)
	$finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] != 2'd0)
	begin
	  v__h22497 = $stime;
	  #0;
	end
    v__h22491 = v__h22497 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] != 2'd0)
	$display("%0d: DMA_Cache.rl_upgrade_rsp: ERROR: rsp has refill data for non-INVALID frame",
		 v__h22491);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] != 2'd0)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] != 2'd0)
	$write("L2_to_L1_Rsp { ", "addr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] != 2'd0)
	$write("'h%h", f_L2_to_L1_Rsps$D_OUT[578:515]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] != 2'd0)
	$write(", ", "to_state: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] != 2'd0 &&
	  f_L2_to_L1_Rsps$D_OUT[514:513] == 2'd0)
	$write("INVALID");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] != 2'd0 &&
	  f_L2_to_L1_Rsps$D_OUT[514:513] == 2'd1)
	$write("SHARED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] != 2'd0 &&
	  f_L2_to_L1_Rsps$D_OUT[514:513] == 2'd2)
	$write("EXCLUSIVE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] != 2'd0 &&
	  f_L2_to_L1_Rsps$D_OUT[514:513] != 2'd0 &&
	  f_L2_to_L1_Rsps$D_OUT[514:513] != 2'd1 &&
	  f_L2_to_L1_Rsps$D_OUT[514:513] != 2'd2)
	$write("MODIFIED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] != 2'd0)
	$write(", ", "m_cline: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] != 2'd0)
	$write("tagged Valid ", "'h%h", f_L2_to_L1_Rsps$D_OUT[511:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] != 2'd0)
	$write(" }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] != 2'd0)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] != 2'd0)
	$finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && !f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] == 2'd0)
	begin
	  v__h22729 = $stime;
	  #0;
	end
    v__h22723 = v__h22729 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && !f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] == 2'd0)
	$display("%0d: DMA_Cache.rl_upgrade_rsp: ERROR: rsp has no data for INVALID frame",
		 v__h22723);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && !f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] == 2'd0)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && !f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] == 2'd0)
	$write("L2_to_L1_Rsp { ", "addr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && !f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] == 2'd0)
	$write("'h%h", f_L2_to_L1_Rsps$D_OUT[578:515]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && !f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] == 2'd0)
	$write(", ", "to_state: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && !f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] == 2'd0 &&
	  f_L2_to_L1_Rsps$D_OUT[514:513] == 2'd0)
	$write("INVALID");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && !f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] == 2'd0 &&
	  f_L2_to_L1_Rsps$D_OUT[514:513] == 2'd1)
	$write("SHARED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && !f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] == 2'd0 &&
	  f_L2_to_L1_Rsps$D_OUT[514:513] == 2'd2)
	$write("EXCLUSIVE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && !f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] == 2'd0 &&
	  f_L2_to_L1_Rsps$D_OUT[514:513] != 2'd0 &&
	  f_L2_to_L1_Rsps$D_OUT[514:513] != 2'd1 &&
	  f_L2_to_L1_Rsps$D_OUT[514:513] != 2'd2)
	$write("MODIFIED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && !f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] == 2'd0)
	$write(", ", "m_cline: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && !f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] == 2'd0)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && !f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] == 2'd0)
	$write(" }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && !f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] == 2'd0)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_upgrade_rsp && !f_L2_to_L1_Rsps$D_OUT[512] &&
	  rf_tag_sets$D_OUT_1[65:64] == 2'd0)
	$finish(32'd1);
  end
  // synopsys translate_on
endmodule  // mkDMA_Cache

