Analysis & Synthesis report for RISCV
Mon Jan 11 19:01:07 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: IF_stage:IF_block|mux21:mux
 13. Parameter Settings for User Entity Instance: reg_NOP:reg_jal_ID_EX
 14. Parameter Settings for User Entity Instance: reg_NOP:reg_pc_ID_EX
 15. Parameter Settings for User Entity Instance: reg_NOP:reg_read_data_1_ID_EX
 16. Parameter Settings for User Entity Instance: reg_NOP:reg_read_data_2_ID_EX
 17. Parameter Settings for User Entity Instance: reg_NOP:reg_immediate_ID_EX
 18. Parameter Settings for User Entity Instance: reg_NOP:reg_to_ALU_control_ID_EX
 19. Parameter Settings for User Entity Instance: reg_NOP:reg_rd_ID_EX
 20. Parameter Settings for User Entity Instance: reg_NOP:reg_WB_ID_EX
 21. Parameter Settings for User Entity Instance: reg_NOP:reg_M_ID_EX
 22. Parameter Settings for User Entity Instance: reg_NOP:reg_EX_ID_EX
 23. Parameter Settings for User Entity Instance: reg_NOP:reg_rs1_ID_EX
 24. Parameter Settings for User Entity Instance: reg_NOP:reg_rs2_ID_EX
 25. Parameter Settings for User Entity Instance: EX_stage:EX|mux21:mux3_ex
 26. Parameter Settings for User Entity Instance: EX_stage:EX|mux21:mux4_Ex
 27. Parameter Settings for User Entity Instance: reg_NOP:reg_WB_EX_MEM
 28. Parameter Settings for User Entity Instance: reg_NOP:reg_M_EX_MEM
 29. Parameter Settings for User Entity Instance: reg_NOP:reg_JAL_EX_MEM
 30. Parameter Settings for User Entity Instance: reg_NOP:reg_rd_EX_MEM
 31. Parameter Settings for User Entity Instance: reg_NOP:reg_TAddr_EX_MEM
 32. Parameter Settings for User Entity Instance: reg_NOP:reg_ALUout_EX_MEM
 33. Parameter Settings for User Entity Instance: reg_NOP:reg_immediate_EX_MEM
 34. Parameter Settings for User Entity Instance: reg:reg_WB_MEM_WB
 35. Parameter Settings for User Entity Instance: reg:reg_JAL_MEM_WB
 36. Parameter Settings for User Entity Instance: reg:reg_ALUout_MEM_WB
 37. Parameter Settings for User Entity Instance: reg:reg_immediate_MEM_WB
 38. Parameter Settings for User Entity Instance: reg_NOP:reg_rd_MEM_WB
 39. Port Connectivity Checks: "ID_stage:ID|mux_ID:mux"
 40. Port Connectivity Checks: "ID_stage:ID|register_file:RF"
 41. Port Connectivity Checks: "reg_zero:reg_delayed_PCsrc"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jan 11 19:01:07 2021       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; RISCV                                       ;
; Top-level Entity Name           ; RISCV                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1522                                        ;
; Total pins                      ; 167                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; RISCV              ; RISCV              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------+---------+
; WB_stage.vhd                     ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/WB_stage.vhd         ;         ;
; RISCV.vhd                        ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/RISCV.vhd            ;         ;
; risc_package.vhd                 ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/risc_package.vhd     ;         ;
; register_file.vhd                ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/register_file.vhd    ;         ;
; reg_zero.vhd                     ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/reg_zero.vhd         ;         ;
; reg_NOP.vhd                      ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/reg_NOP.vhd          ;         ;
; reg_jal_PC_IF_ID.vhd             ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/reg_jal_PC_IF_ID.vhd ;         ;
; reg.vhd                          ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/reg.vhd              ;         ;
; OR_Gate.vhd                      ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/OR_Gate.vhd          ;         ;
; mux31.vhd                        ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/mux31.vhd            ;         ;
; mux21.vhd                        ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/mux21.vhd            ;         ;
; mux_ID.vhd                       ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/mux_ID.vhd           ;         ;
; MEM_stage.vhd                    ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/MEM_stage.vhd        ;         ;
; imm_gen.vhd                      ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/imm_gen.vhd          ;         ;
; IF_stage.vhd                     ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/IF_stage.vhd         ;         ;
; ID_stage.vhd                     ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/ID_stage.vhd         ;         ;
; HDU.vhd                          ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/HDU.vhd              ;         ;
; forwarding_unit.vhd              ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/forwarding_unit.vhd  ;         ;
; EX_stage.vhd                     ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/EX_stage.vhd         ;         ;
; CU.vhd                           ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/CU.vhd               ;         ;
; AND_Gate.vhd                     ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/AND_Gate.vhd         ;         ;
; ALU_control.vhd                  ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/ALU_control.vhd      ;         ;
; ALU.vhd                          ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/ALU.vhd              ;         ;
; AddSum.vhd                       ; yes             ; User VHDL File  ; C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/AddSum.vhd           ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1279      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1366      ;
;     -- 7 input functions                    ; 40        ;
;     -- 6 input functions                    ; 874       ;
;     -- 5 input functions                    ; 140       ;
;     -- 4 input functions                    ; 136       ;
;     -- <=3 input functions                  ; 176       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1522      ;
;                                             ;           ;
; I/O pins                                    ; 167       ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 1560      ;
; Total fan-out                               ; 14568     ;
; Average fan-out                             ; 4.52      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                             ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                    ; Entity Name      ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------+------------------+--------------+
; |RISCV                                      ; 1366 (1)            ; 1522 (0)                  ; 0                 ; 0          ; 167  ; 0            ; |RISCV                                                 ; RISCV            ; work         ;
;    |EX_stage:EX|                            ; 430 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|EX_stage:EX                                     ; EX_stage         ; work         ;
;       |ALU:ALUcomp|                         ; 256 (256)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|EX_stage:EX|ALU:ALUcomp                         ; ALU              ; work         ;
;       |ALU_control:ALUcontrolcomp|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|EX_stage:EX|ALU_control:ALUcontrolcomp          ; ALU_control      ; work         ;
;       |AddSum:AddSumcomp|                   ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|EX_stage:EX|AddSum:AddSumcomp                   ; AddSum           ; work         ;
;       |forwarding_unit:forwarding_unitcomp| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|EX_stage:EX|forwarding_unit:forwarding_unitcomp ; forwarding_unit  ; work         ;
;       |mux21:mux3_ex|                       ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|EX_stage:EX|mux21:mux3_ex                       ; mux21            ; work         ;
;       |mux21:mux4_Ex|                       ; 37 (37)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|EX_stage:EX|mux21:mux4_Ex                       ; mux21            ; work         ;
;       |mux31:mux2_ex|                       ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|EX_stage:EX|mux31:mux2_ex                       ; mux31            ; work         ;
;    |ID_stage:ID|                            ; 81 (0)              ; 992 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|ID_stage:ID                                     ; ID_stage         ; work         ;
;       |CU:control_unit|                     ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|ID_stage:ID|CU:control_unit                     ; CU               ; work         ;
;       |HDU:Hazard|                          ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|ID_stage:ID|HDU:Hazard                          ; HDU              ; work         ;
;       |OR_Gate:OR_port|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|ID_stage:ID|OR_Gate:OR_port                     ; OR_Gate          ; work         ;
;       |mux_ID:mux|                          ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|ID_stage:ID|mux_ID:mux                          ; mux_ID           ; work         ;
;       |register_file:RF|                    ; 45 (45)             ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |RISCV|ID_stage:ID|register_file:RF                    ; register_file    ; work         ;
;    |IF_stage:IF_block|                      ; 64 (32)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|IF_stage:IF_block                               ; IF_stage         ; work         ;
;       |mux21:mux|                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|IF_stage:IF_block|mux21:mux                     ; mux21            ; work         ;
;    |MEM_stage:MEM|                          ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|MEM_stage:MEM                                   ; MEM_stage        ; work         ;
;       |AND_Gate:and_port|                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|MEM_stage:MEM|AND_Gate:and_port                 ; AND_Gate         ; work         ;
;    |WB_stage:WB|                            ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|WB_stage:WB                                     ; WB_stage         ; work         ;
;    |reg:reg_ALUout_MEM_WB|                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg:reg_ALUout_MEM_WB                           ; reg              ; work         ;
;    |reg:reg_JAL_MEM_WB|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg:reg_JAL_MEM_WB                              ; reg              ; work         ;
;    |reg:reg_WB_MEM_WB|                      ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg:reg_WB_MEM_WB                               ; reg              ; work         ;
;    |reg:reg_immediate_MEM_WB|               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg:reg_immediate_MEM_WB                        ; reg              ; work         ;
;    |reg_NOP:reg_ALUout_EX_MEM|              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_ALUout_EX_MEM                       ; reg_NOP          ; work         ;
;    |reg_NOP:reg_EX_ID_EX|                   ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_EX_ID_EX                            ; reg_NOP          ; work         ;
;    |reg_NOP:reg_JAL_EX_MEM|                 ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_JAL_EX_MEM                          ; reg_NOP          ; work         ;
;    |reg_NOP:reg_M_EX_MEM|                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_M_EX_MEM                            ; reg_NOP          ; work         ;
;    |reg_NOP:reg_M_ID_EX|                    ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_M_ID_EX                             ; reg_NOP          ; work         ;
;    |reg_NOP:reg_TAddr_EX_MEM|               ; 0 (0)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_TAddr_EX_MEM                        ; reg_NOP          ; work         ;
;    |reg_NOP:reg_WB_EX_MEM|                  ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_WB_EX_MEM                           ; reg_NOP          ; work         ;
;    |reg_NOP:reg_WB_ID_EX|                   ; 3 (3)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_WB_ID_EX                            ; reg_NOP          ; work         ;
;    |reg_NOP:reg_immediate_EX_MEM|           ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_immediate_EX_MEM                    ; reg_NOP          ; work         ;
;    |reg_NOP:reg_immediate_ID_EX|            ; 53 (53)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_immediate_ID_EX                     ; reg_NOP          ; work         ;
;    |reg_NOP:reg_jal_ID_EX|                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_jal_ID_EX                           ; reg_NOP          ; work         ;
;    |reg_NOP:reg_pc_ID_EX|                   ; 0 (0)               ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_pc_ID_EX                            ; reg_NOP          ; work         ;
;    |reg_NOP:reg_rd_EX_MEM|                  ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_rd_EX_MEM                           ; reg_NOP          ; work         ;
;    |reg_NOP:reg_rd_ID_EX|                   ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_rd_ID_EX                            ; reg_NOP          ; work         ;
;    |reg_NOP:reg_rd_MEM_WB|                  ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_rd_MEM_WB                           ; reg_NOP          ; work         ;
;    |reg_NOP:reg_read_data_1_ID_EX|          ; 326 (326)           ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_read_data_1_ID_EX                   ; reg_NOP          ; work         ;
;    |reg_NOP:reg_read_data_2_ID_EX|          ; 326 (326)           ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_read_data_2_ID_EX                   ; reg_NOP          ; work         ;
;    |reg_NOP:reg_rs1_ID_EX|                  ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_rs1_ID_EX                           ; reg_NOP          ; work         ;
;    |reg_NOP:reg_rs2_ID_EX|                  ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_rs2_ID_EX                           ; reg_NOP          ; work         ;
;    |reg_NOP:reg_to_ALU_control_ID_EX|       ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_NOP:reg_to_ALU_control_ID_EX                ; reg_NOP          ; work         ;
;    |reg_jal_PC_IF_ID:reg_PC_IF_ID|          ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_jal_PC_IF_ID:reg_PC_IF_ID                   ; reg_jal_PC_IF_ID ; work         ;
;    |reg_jal_PC_IF_ID:reg_jal_IF_ID|         ; 0 (0)               ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_jal_PC_IF_ID:reg_jal_IF_ID                  ; reg_jal_PC_IF_ID ; work         ;
;    |reg_zero:reg_delayed_PCsrc|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_zero:reg_delayed_PCsrc                      ; reg_zero         ; work         ;
;    |reg_zero:reg_z_EX_MEM|                  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|reg_zero:reg_z_EX_MEM                           ; reg_zero         ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+---------------------------------------+------------------------------------------------+
; Register name                         ; Reason for Removal                             ;
+---------------------------------------+------------------------------------------------+
; reg_jal_PC_IF_ID:reg_jal_IF_ID|s[1]   ; Merged with reg_jal_PC_IF_ID:reg_PC_IF_ID|s[1] ;
; reg_jal_PC_IF_ID:reg_jal_IF_ID|s[0]   ; Merged with reg_jal_PC_IF_ID:reg_PC_IF_ID|s[0] ;
; reg_NOP:reg_pc_ID_EX|q[1]             ; Merged with reg_NOP:reg_jal_ID_EX|q[1]         ;
; reg_NOP:reg_pc_ID_EX|q[0]             ; Merged with reg_NOP:reg_jal_ID_EX|q[0]         ;
; reg_NOP:reg_TAddr_EX_MEM|q[0]         ; Merged with reg_NOP:reg_JAL_EX_MEM|q[0]        ;
; Total Number of Removed Registers = 5 ;                                                ;
+---------------------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1522  ;
; Number of registers using Synchronous Clear  ; 1295  ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 1522  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1024  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; IF_stage:IF_block|current_tmp_address[22] ; 2       ;
; Total number of inverted registers = 1    ;         ;
+-------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 4:1                ; 62 bits   ; 124 LEs       ; 0 LEs                ; 124 LEs                ; Yes        ; |RISCV|reg_NOP:reg_pc_ID_EX|q[8]            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |RISCV|reg_NOP:reg_EX_ID_EX|q[5]            ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |RISCV|reg_NOP:reg_immediate_ID_EX|q[24]    ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |RISCV|reg_NOP:reg_immediate_ID_EX|q[16]    ;
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |RISCV|reg_NOP:reg_immediate_ID_EX|q[8]     ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |RISCV|reg_NOP:reg_immediate_ID_EX|q[3]     ;
; 36:1               ; 32 bits   ; 768 LEs       ; 640 LEs              ; 128 LEs                ; Yes        ; |RISCV|reg_NOP:reg_read_data_1_ID_EX|q[28]  ;
; 36:1               ; 32 bits   ; 768 LEs       ; 640 LEs              ; 128 LEs                ; Yes        ; |RISCV|reg_NOP:reg_read_data_2_ID_EX|q[31]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISCV|EX_stage:EX|mux31:mux2_ex|Mux5       ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |RISCV|EX_stage:EX|ALU:ALUcomp|ShiftRight0  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISCV|EX_stage:EX|ALU:ALUcomp|ShiftRight0  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |RISCV|EX_stage:EX|ALU:ALUcomp|ShiftRight0  ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |RISCV|WB_stage:WB|Mux28                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |RISCV|EX_stage:EX|mux21:mux4_Ex|output[28] ;
; 18:1               ; 15 bits   ; 180 LEs       ; 90 LEs               ; 90 LEs                 ; No         ; |RISCV|EX_stage:EX|ALU:ALUcomp|output[17]   ;
; 21:1               ; 12 bits   ; 168 LEs       ; 96 LEs               ; 72 LEs                 ; No         ; |RISCV|EX_stage:EX|ALU:ALUcomp|output[15]   ;
; 24:1               ; 3 bits    ; 48 LEs        ; 30 LEs               ; 18 LEs                 ; No         ; |RISCV|EX_stage:EX|ALU:ALUcomp|output[2]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_stage:IF_block|mux21:mux ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_jal_ID_EX ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_pc_ID_EX ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_read_data_1_ID_EX ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_read_data_2_ID_EX ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_immediate_ID_EX ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_to_ALU_control_ID_EX ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_rd_ID_EX ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 5     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_WB_ID_EX ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_M_ID_EX ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 3     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_EX_ID_EX ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 6     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_rs1_ID_EX ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_rs2_ID_EX ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_stage:EX|mux21:mux3_ex ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_stage:EX|mux21:mux4_Ex ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_WB_EX_MEM ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_M_EX_MEM ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 3     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_JAL_EX_MEM ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_rd_EX_MEM ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_TAddr_EX_MEM ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_ALUout_EX_MEM ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_immediate_EX_MEM ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:reg_WB_MEM_WB ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 4     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:reg_JAL_MEM_WB ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:reg_ALUout_MEM_WB ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:reg_immediate_MEM_WB ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_NOP:reg_rd_MEM_WB ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; Port Connectivity Checks: "ID_stage:ID|mux_ID:mux" ;
+-------+-------+----------+-------------------------+
; Port  ; Type  ; Severity ; Details                 ;
+-------+-------+----------+-------------------------+
; zeros ; Input ; Info     ; Stuck at GND            ;
+-------+-------+----------+-------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "ID_stage:ID|register_file:RF" ;
+---------+-------+----------+-----------------------------+
; Port    ; Type  ; Severity ; Details                     ;
+---------+-------+----------+-----------------------------+
; read_en ; Input ; Info     ; Stuck at VCC                ;
+---------+-------+----------+-----------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "reg_zero:reg_delayed_PCsrc" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; n_en ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1522                        ;
;     CLR               ; 195                         ;
;     CLR SCLR          ; 239                         ;
;     CLR SCLR SLD      ; 64                          ;
;     ENA CLR           ; 32                          ;
;     ENA CLR SCLR      ; 992                         ;
; arriav_lcell_comb     ; 1366                        ;
;     arith             ; 126                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 31                          ;
;         4 data inputs ; 64                          ;
;     extend            ; 40                          ;
;         7 data inputs ; 40                          ;
;     normal            ; 1200                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 79                          ;
;         4 data inputs ; 72                          ;
;         5 data inputs ; 140                         ;
;         6 data inputs ; 874                         ;
; boundary_port         ; 167                         ;
;                       ;                             ;
; Max LUT depth         ; 10.50                       ;
; Average LUT depth     ; 3.95                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jan 11 19:00:38 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file wb_stage.vhd
    Info (12022): Found design unit 1: WB_stage-behavior File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/WB_stage.vhd Line: 18
    Info (12023): Found entity 1: WB_stage File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/WB_stage.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file riscv.vhd
    Info (12022): Found design unit 1: RISCV-structural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/RISCV.vhd Line: 27
    Info (12023): Found entity 1: RISCV File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/RISCV.vhd Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file risc_package.vhd
    Info (12022): Found design unit 1: risc_package File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/risc_package.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: register_file-behavioural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/register_file.vhd Line: 25
    Info (12023): Found entity 1: register_file File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/register_file.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file reg_zero.vhd
    Info (12022): Found design unit 1: reg_zero-behavioural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/reg_zero.vhd Line: 18
    Info (12023): Found entity 1: reg_zero File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/reg_zero.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file reg_nop.vhd
    Info (12022): Found design unit 1: reg_NOP-behavioural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/reg_NOP.vhd Line: 18
    Info (12023): Found entity 1: reg_NOP File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/reg_NOP.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file reg_jal_pc_if_id.vhd
    Info (12022): Found design unit 1: reg_jal_PC_IF_ID-behavioural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/reg_jal_PC_IF_ID.vhd Line: 17
    Info (12023): Found entity 1: reg_jal_PC_IF_ID File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/reg_jal_PC_IF_ID.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: reg-behavioural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/reg.vhd Line: 17
    Info (12023): Found entity 1: reg File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/reg.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file pc_instr_mem.vhd
    Info (12022): Found design unit 1: PC_instr_mem-behavioural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/PC_instr_mem.vhd Line: 17
    Info (12023): Found entity 1: PC_instr_mem File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/PC_instr_mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-behavioural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/PC.vhd Line: 17
    Info (12023): Found entity 1: PC File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/PC.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file or_gate.vhd
    Info (12022): Found design unit 1: OR_Gate-behavioural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/OR_Gate.vhd Line: 18
    Info (12023): Found entity 1: OR_Gate File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/OR_Gate.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mux31.vhd
    Info (12022): Found design unit 1: mux31-structural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/mux31.vhd Line: 18
    Info (12023): Found entity 1: mux31 File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/mux31.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mux21.vhd
    Info (12022): Found design unit 1: mux21-structural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/mux21.vhd Line: 18
    Info (12023): Found entity 1: mux21 File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/mux21.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mux_id.vhd
    Info (12022): Found design unit 1: mux_ID-behavioural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/mux_ID.vhd Line: 17
    Info (12023): Found entity 1: mux_ID File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/mux_ID.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mem_stage.vhd
    Info (12022): Found design unit 1: MEM_stage-behavioural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/MEM_stage.vhd Line: 33
    Info (12023): Found entity 1: MEM_stage File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/MEM_stage.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file instruction_memory.vhd
    Info (12022): Found design unit 1: instruction_memory-Behavioral File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/instruction_memory.vhd Line: 21
    Info (12023): Found entity 1: instruction_memory File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/instruction_memory.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file imm_gen.vhd
    Info (12022): Found design unit 1: imm_gen-structural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/imm_gen.vhd Line: 18
    Info (12023): Found entity 1: imm_gen File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/imm_gen.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file if_stage.vhd
    Info (12022): Found design unit 1: IF_stage-behavioral File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/IF_stage.vhd Line: 19
    Info (12023): Found entity 1: IF_stage File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/IF_stage.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file id_stage.vhd
    Info (12022): Found design unit 1: ID_stage-behavioural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/ID_stage.vhd Line: 42
    Info (12023): Found entity 1: ID_stage File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/ID_stage.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file hdu.vhd
    Info (12022): Found design unit 1: HDU-arch File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/HDU.vhd Line: 22
    Info (12023): Found entity 1: HDU File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/HDU.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file forwarding_unit.vhd
    Info (12022): Found design unit 1: forwarding_unit-structural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/forwarding_unit.vhd Line: 22
    Info (12023): Found entity 1: forwarding_unit File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/forwarding_unit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file ex_stage.vhd
    Info (12022): Found design unit 1: EX_stage-structural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/EX_stage.vhd Line: 65
    Info (12023): Found entity 1: EX_stage File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/EX_stage.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file data_memory.vhd
    Info (12022): Found design unit 1: data_memory-Behavioral File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/data_memory.vhd Line: 19
    Info (12023): Found entity 1: data_memory File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/data_memory.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file cu.vhd
    Info (12022): Found design unit 1: CU-arch File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/CU.vhd Line: 17
    Info (12023): Found entity 1: CU File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/CU.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file and_gate.vhd
    Info (12022): Found design unit 1: AND_Gate-behavioural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/AND_Gate.vhd Line: 18
    Info (12023): Found entity 1: AND_Gate File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/AND_Gate.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file alu_control.vhd
    Info (12022): Found design unit 1: ALU_control-structural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/ALU_control.vhd Line: 20
    Info (12023): Found entity 1: ALU_control File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/ALU_control.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-behavioural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/ALU.vhd Line: 20
    Info (12023): Found entity 1: ALU File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/ALU.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file addsum.vhd
    Info (12022): Found design unit 1: AddSum-structural File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/AddSum.vhd Line: 19
    Info (12023): Found entity 1: AddSum File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/AddSum.vhd Line: 9
Info (12127): Elaborating entity "RISCV" for the top level hierarchy
Info (12128): Elaborating entity "IF_stage" for hierarchy "IF_stage:IF_block" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/RISCV.vhd Line: 236
Info (12128): Elaborating entity "mux21" for hierarchy "IF_stage:IF_block|mux21:mux" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/IF_stage.vhd Line: 35
Info (12128): Elaborating entity "reg_jal_PC_IF_ID" for hierarchy "reg_jal_PC_IF_ID:reg_jal_IF_ID" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/RISCV.vhd Line: 248
Info (12128): Elaborating entity "reg_zero" for hierarchy "reg_zero:reg_delayed_PCsrc" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/RISCV.vhd Line: 264
Info (12128): Elaborating entity "ID_stage" for hierarchy "ID_stage:ID" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/RISCV.vhd Line: 274
Info (12128): Elaborating entity "imm_gen" for hierarchy "ID_stage:ID|imm_gen:immediate_generator" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/ID_stage.vhd Line: 155
Info (12128): Elaborating entity "register_file" for hierarchy "ID_stage:ID|register_file:RF" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/ID_stage.vhd Line: 162
Info (12128): Elaborating entity "HDU" for hierarchy "ID_stage:ID|HDU:Hazard" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/ID_stage.vhd Line: 175
Info (12128): Elaborating entity "mux_ID" for hierarchy "ID_stage:ID|mux_ID:mux" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/ID_stage.vhd Line: 186
Info (12128): Elaborating entity "CU" for hierarchy "ID_stage:ID|CU:control_unit" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/ID_stage.vhd Line: 193
Info (12128): Elaborating entity "OR_Gate" for hierarchy "ID_stage:ID|OR_Gate:OR_port" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/ID_stage.vhd Line: 200
Info (12128): Elaborating entity "reg_NOP" for hierarchy "reg_NOP:reg_jal_ID_EX" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/RISCV.vhd Line: 307
Info (12128): Elaborating entity "reg_NOP" for hierarchy "reg_NOP:reg_to_ALU_control_ID_EX" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/RISCV.vhd Line: 346
Info (12128): Elaborating entity "reg_NOP" for hierarchy "reg_NOP:reg_rd_ID_EX" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/RISCV.vhd Line: 354
Info (12128): Elaborating entity "reg_NOP" for hierarchy "reg_NOP:reg_M_ID_EX" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/RISCV.vhd Line: 370
Info (12128): Elaborating entity "reg_NOP" for hierarchy "reg_NOP:reg_EX_ID_EX" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/RISCV.vhd Line: 377
Info (12128): Elaborating entity "EX_stage" for hierarchy "EX_stage:EX" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/RISCV.vhd Line: 406
Info (12128): Elaborating entity "mux31" for hierarchy "EX_stage:EX|mux31:mux1_ex" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/EX_stage.vhd Line: 148
Info (12128): Elaborating entity "ALU" for hierarchy "EX_stage:EX|ALU:ALUcomp" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/EX_stage.vhd Line: 185
Info (12128): Elaborating entity "ALU_control" for hierarchy "EX_stage:EX|ALU_control:ALUcontrolcomp" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/EX_stage.vhd Line: 195
Info (12128): Elaborating entity "AddSum" for hierarchy "EX_stage:EX|AddSum:AddSumcomp" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/EX_stage.vhd Line: 204
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "EX_stage:EX|forwarding_unit:forwarding_unitcomp" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/EX_stage.vhd Line: 211
Info (12128): Elaborating entity "MEM_stage" for hierarchy "MEM_stage:MEM" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/RISCV.vhd Line: 525
Info (12128): Elaborating entity "AND_Gate" for hierarchy "MEM_stage:MEM|AND_Gate:and_port" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/MEM_stage.vhd Line: 59
Info (12128): Elaborating entity "reg" for hierarchy "reg:reg_WB_MEM_WB" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/RISCV.vhd Line: 547
Info (12128): Elaborating entity "reg" for hierarchy "reg:reg_JAL_MEM_WB" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/RISCV.vhd Line: 554
Info (12128): Elaborating entity "WB_stage" for hierarchy "WB_stage:WB" File: C:/Users/lchis/OneDrive/Desktop/RISCV_BASE_VERSION_V2/src/RISCV.vhd Line: 584
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2907 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 66 input pins
    Info (21059): Implemented 101 output pins
    Info (21061): Implemented 2740 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4910 megabytes
    Info: Processing ended: Mon Jan 11 19:01:07 2021
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:42


