Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Aug 24 15:34:24 2015
| Host         : MC32GBLNX running 64-bit CentOS release 6.7 (Final)
| Command      : report_drc
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 25

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X122Y127 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X122Y126 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X122Y128 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X127Y127 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X127Y128 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X113Y132 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X65Y102 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X68Y101 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X69Y103 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X66Y105 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X66Y101 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X66Y103 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X64Y103 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X68Y105 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X68Y103 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X65Y104 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X67Y104 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#18 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X67Y101 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PLCK-23#1 Warning
Clock Placer Checks  
Sub-optimal placement for a clock-capable IO pin and MMCM pair. 
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk (IBUFDS.O) is locked to AD12
	pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y6

Related violations: <none>

PLIO-7#1 Warning
Placement Constraints Check for IO constraints  
An IO Bus led_8bits_tri_o[7:0] with more than one IO standard is found. Components associated with this bus are:  led_8bits_tri_o[7] of IOStandard LVCMOS25; led_8bits_tri_o[6] of IOStandard LVCMOS25; led_8bits_tri_o[5] of IOStandard LVCMOS25; led_8bits_tri_o[4] of IOStandard LVCMOS25; led_8bits_tri_o[3] of IOStandard LVCMOS15; led_8bits_tri_o[2] of IOStandard LVCMOS15; led_8bits_tri_o[1] of IOStandard LVCMOS15; led_8bits_tri_o[0] of IOStandard LVCMOS15;
Related violations: <none>

REQP-1709#1 Warning
Clock output buffering  
PLLE2_ADV connectivity violation. The signal pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
147 net(s) have no routable loads. The problem bus(es) and/or net(s) are u_ila_0/inst/clk2x, pcie_gen2x1_sub_sys_i/pcie_axi_brdg/inst/app/PIO/PIO_EP_inst/EP_TX_inst/dbg_rd_addr[31:0], pcie_gen2x1_sub_sys_i/pcie_axi_brdg/inst/app/PIO/PIO_EP_inst/EP_TX_inst/dbg_rd_be[3:0], pcie_gen2x1_sub_sys_i/pcie_axi_brdg/inst/app/PIO/PIO_EP_inst/EP_TX_inst/dbg_rd_data[31:0], pcie_gen2x1_sub_sys_i/pcie_axi_brdg/inst/app/PIO/PIO_EP_inst/EP_TX_inst/dbg_rd_data_valid, pcie_gen2x1_sub_sys_i/pcie_axi_brdg/inst/app/PIO/PIO_EP_inst/EP_TX_inst/dbg_rd_en, pcie_gen2x1_sub_sys_i/pcie_axi_brdg/inst/app/PIO/PIO_EP_inst/EP_TX_inst/dbg_s_axis_tx_tdata[63:0], pcie_gen2x1_sub_sys_i/pcie_axi_brdg/inst/app/PIO/PIO_EP_inst/EP_TX_inst/dbg_s_axis_tx_tkeep[7:0], pcie_gen2x1_sub_sys_i/pcie_axi_brdg/inst/app/PIO/PIO_EP_inst/EP_TX_inst/dbg_s_axis_tx_tlast, pcie_gen2x1_sub_sys_i/pcie_axi_brdg/inst/app/PIO/PIO_EP_inst/EP_TX_inst/dbg_s_axis_tx_tready, pcie_gen2x1_sub_sys_i/pcie_axi_brdg/inst/app/PIO/PIO_EP_inst/EP_TX_inst/dbg_s_axis_tx_tvalid, pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][14].
Related violations: <none>

XDCB-1#1 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-from = 2187
set_max_delay -datapath_only -from [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only] IS_LEAF] -to [f...
/home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_cc_0/pcie_gen2x1_sub_sys_auto_cc_0_clocks.xdc (Line: 19)
Related violations: <none>

XDCB-1#2 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-from = 2213, -to = 1153
set_max_delay -datapath_only -from [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only] IS_LEAF] -to [f...
/home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_cc_0/pcie_gen2x1_sub_sys_auto_cc_0_clocks.xdc (Line: 20)
Related violations: <none>


