Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc6slx45csg324-3 -lang verilog -intstyle ise -toplevel
no -ti mb_system_i -msg __xps/ise/xmsgprops.lst mb_system.mhs 

Parse
D:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565_doom_opl2_new/mb_syste
m/mb_system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 8 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_M_AXI_IC_DATA_WIDTH value to 128 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_INTERFACE value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 372 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_M_AXI_DC_DATA_WIDTH value to 128 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 382 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40a00000-0x40a0ffff) SPI_FLASH	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x42000000-0x4200ffff) wing_0	axi4lite_0
  (0x43000000-0x4300ffff) timebase_0	axi4lite_0
  (0x44000000-0x4400ffff) uart_0	axi4lite_0
  (0x45000000-0x4500ffff) spi_0	axi4lite_0
  (0x46000000-0x4600ffff) sound_0	axi4lite_0
  (0x47000000-0x4700ffff) ps2_0	axi4lite_0
  (0x47800000-0x4780ffff) ps2_1	axi4lite_0
  (0x48000000-0x4800ffff) axi_tft_0	axi4lite_0
  (0xa4000000-0xa7ffffff) MCB3_LPDDR	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: dvi_out_native_0_clkin_pin, CONNECTOR:
   net_dvi_out_native_0_clkin_pin - floating connection -
   D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_sy
   stem\mb_system.mhs line 53 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 132 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: SPI_FLASH_IP2INTC_Irpt -
   floating connection -
   D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_sy
   stem\mb_system.mhs line 230 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111101000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 11 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 11 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB3_LPDDR - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The axi_tft_0 core has constraints automatically generated by XPS in
implementation/axi_tft_0_wrapper/axi_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 56 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 69 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 80 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 87 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 96 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 103 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 112 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 119 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 154 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 199 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 207 - Copying cache implementation netlist
IPNAME:axi_spi INSTANCE:spi_flash -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 214 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb3_lpddr -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 233 - Copying cache implementation netlist
IPNAME:wing INSTANCE:wing_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 275 - Copying cache implementation netlist
IPNAME:timebase INSTANCE:timebase_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 292 - Copying cache implementation netlist
IPNAME:uart INSTANCE:uart_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 302 - Copying cache implementation netlist
IPNAME:spi INSTANCE:spi_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 316 - Copying cache implementation netlist
IPNAME:axi_tft INSTANCE:axi_tft_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 330 - Copying cache implementation netlist
IPNAME:dvi_out_native INSTANCE:dvi_out_native_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 351 - Copying cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 369 - Copying cache implementation netlist
IPNAME:sound INSTANCE:sound_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 390 - Copying cache implementation netlist
IPNAME:ps2 INSTANCE:ps2_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 404 - Copying cache implementation netlist
IPNAME:ps2 INSTANCE:ps2_1 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 416 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 112 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 167 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 167 - Running XST synthesis
INSTANCE:wing_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 275 - Running XST synthesis
INSTANCE:timebase_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 292 - Running XST synthesis
INSTANCE:uart_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 302 - Running XST synthesis
INSTANCE:spi_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 316 - Running XST synthesis
INSTANCE:sound_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 390 - Running XST synthesis
INSTANCE:ps2_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 404 - Running XST synthesis
INSTANCE:ps2_1 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 416 - Running XST synthesis

Running NGCBUILD ...
IPNAME:mb_system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_syste
m\mb_system.mhs line 167 - Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/mb_system.ucf file.

Rebuilding cache ...

Total run time: 133.00 seconds
