
*** Running vivado
    with args -log FIR_design_1_Bit_width_Casting_6_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR_design_1_Bit_width_Casting_6_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source FIR_design_1_Bit_width_Casting_6_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 473.750 ; gain = 179.730
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: FIR_design_1_Bit_width_Casting_6_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d602b54975dd3afb to dir: C:/BC_Final_Project/hdl/projects/FIR_Filter_Design/FIR_Filter_Design.runs/FIR_design_1_Bit_width_Casting_6_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/BC_Final_Project/hdl/projects/FIR_Filter_Design/FIR_Filter_Design.cache/ip/2023.2/d/6/d602b54975dd3afb/FIR_design_1_Bit_width_Casting_1_0.dcp to C:/BC_Final_Project/hdl/projects/FIR_Filter_Design/FIR_Filter_Design.runs/FIR_design_1_Bit_width_Casting_6_0_synth_1/FIR_design_1_Bit_width_Casting_6_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/BC_Final_Project/hdl/projects/FIR_Filter_Design/FIR_Filter_Design.cache/ip/2023.2/d/6/d602b54975dd3afb/FIR_design_1_Bit_width_Casting_1_0_sim_netlist.v to C:/BC_Final_Project/hdl/projects/FIR_Filter_Design/FIR_Filter_Design.runs/FIR_design_1_Bit_width_Casting_6_0_synth_1/FIR_design_1_Bit_width_Casting_6_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/BC_Final_Project/hdl/projects/FIR_Filter_Design/FIR_Filter_Design.cache/ip/2023.2/d/6/d602b54975dd3afb/FIR_design_1_Bit_width_Casting_1_0_sim_netlist.vhdl to C:/BC_Final_Project/hdl/projects/FIR_Filter_Design/FIR_Filter_Design.runs/FIR_design_1_Bit_width_Casting_6_0_synth_1/FIR_design_1_Bit_width_Casting_6_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/BC_Final_Project/hdl/projects/FIR_Filter_Design/FIR_Filter_Design.cache/ip/2023.2/d/6/d602b54975dd3afb/FIR_design_1_Bit_width_Casting_1_0_stub.v to C:/BC_Final_Project/hdl/projects/FIR_Filter_Design/FIR_Filter_Design.runs/FIR_design_1_Bit_width_Casting_6_0_synth_1/FIR_design_1_Bit_width_Casting_6_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/BC_Final_Project/hdl/projects/FIR_Filter_Design/FIR_Filter_Design.cache/ip/2023.2/d/6/d602b54975dd3afb/FIR_design_1_Bit_width_Casting_1_0_stub.vhdl to C:/BC_Final_Project/hdl/projects/FIR_Filter_Design/FIR_Filter_Design.runs/FIR_design_1_Bit_width_Casting_6_0_synth_1/FIR_design_1_Bit_width_Casting_6_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP FIR_design_1_Bit_width_Casting_6_0, cache-ID = d602b54975dd3afb.
INFO: [Common 17-206] Exiting Vivado at Thu Jul 17 11:15:33 2025...
