# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../XADC_demo.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v" \
"../../../../XADC_demo.srcs/sources_1/new/top_XADC.v" \

verilog work  \
"../../../../XADC_demo.srcs/sim_1/new/XADC_tb.v" \

# compile glbl module
verilog work "glbl.v"

# Do not sort compile order
nosort
