library ieee;
use ieee.std_logic_1164.all;

entity LZE is
	port(A: in std_logic_vector(7 downto 0); C : out std_logic_vector(15 downto 0));
end entity;

architecture Struct of LZE is
begin
n2: for i in 0 to 7 generate
C(i)<='0';
end generate;
n1: for i in 8 to 15 generate
C(i)<=A(i-8);
end generate;
end Struct;