;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 100
	SUB 7, @10
	SUB @127, 106
	SUB @127, 106
	SUB 12, @10
	ADD 10, 6
	JMN @12, #200
	JMN @12, #200
	SUB #72, @200
	SUB #77, 200
	SUB -7, <20
	SUB #72, @200
	SUB @127, 106
	MOV -7, <-20
	SUB 12, @10
	SUB 10, 6
	ADD #77, 200
	MOV 0, @0
	SUB 12, @10
	SUB 42, @10
	MOV 0, @0
	SUB #72, @200
	SUB 42, @10
	SUB 10, 6
	SUB 42, @10
	MOV 0, @0
	SUB 10, 6
	MOV 0, @0
	ADD #270, <1
	SUB #72, @800
	SUB 10, 6
	SUB #72, @200
	JMN @612, #207
	SPL 12, <900
	DJN -1, @-20
	SUB 12, @10
	MOV -7, <-20
	SUB 5, @-410
	ADD 210, 30
	CMP -207, <-120
	ADD 210, 30
	CMP -207, <-120
	SUB 72, @200
	SPL 0, <-2
	CMP -207, <-120
	SPL 0, <-2
