<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:234:20:234:34:@W:CD604:@XP_MSG">rcb.vhd(234)</a><!@TM:0> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD274:@XP_HELP">CD274</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:148:8:148:12:@W:CD274:@XP_MSG">rcb.vhd(148)</a><!@TM:0> | Incomplete case statement - add more cases or a when others</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:91:11:91:23:@W:CL169:@XP_MSG">rcb.vhd(91)</a><!@TM:0> | Pruning register prev_dbb_bus.rcb_cmd(2 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:91:11:91:23:@W:CL169:@XP_MSG">rcb.vhd(91)</a><!@TM:0> | Pruning register prev_dbb_bus.startcmd  </font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:91:11:91:23:@W:CL271:@XP_MSG">rcb.vhd(91)</a><!@TM:0> | Pruning bits 1 to 0 of prev_dbb_bus.X(5 downto 0) -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:91:11:91:23:@W:CL271:@XP_MSG">rcb.vhd(91)</a><!@TM:0> | Pruning bits 1 to 0 of prev_dbb_bus.Y(5 downto 0) -- not in use ... </font>


</pre></samp></body></html>
