/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [6:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [32:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [14:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  reg [7:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [11:0] celloutsig_0_33z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_40z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  reg [16:0] celloutsig_0_57z;
  wire [2:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = celloutsig_0_1z[2] ? celloutsig_0_1z[1] : celloutsig_0_13z;
  assign celloutsig_0_26z = celloutsig_0_23z[24] ? celloutsig_0_8z : celloutsig_0_12z;
  assign celloutsig_1_19z = ~(celloutsig_1_9z & celloutsig_1_4z);
  assign celloutsig_0_20z = ~(celloutsig_0_1z[0] & celloutsig_0_9z);
  assign celloutsig_1_6z = ~((celloutsig_1_5z | in_data[112]) & celloutsig_1_2z);
  assign celloutsig_0_49z = celloutsig_0_15z[1] | ~(celloutsig_0_20z);
  assign celloutsig_0_9z = celloutsig_0_2z | ~(celloutsig_0_5z);
  assign celloutsig_0_10z = celloutsig_0_1z[0] | ~(celloutsig_0_8z);
  assign celloutsig_0_32z = celloutsig_0_19z | in_data[59];
  assign celloutsig_0_5z = in_data[15] | celloutsig_0_3z;
  assign celloutsig_1_3z = in_data[183] | celloutsig_1_2z;
  assign celloutsig_1_4z = celloutsig_1_0z[4] | celloutsig_1_0z[3];
  assign celloutsig_0_13z = celloutsig_0_2z | celloutsig_0_8z;
  assign celloutsig_0_14z = celloutsig_0_0z[4] | celloutsig_0_3z;
  assign celloutsig_0_19z = ~(celloutsig_0_1z[1] ^ celloutsig_0_17z[5]);
  assign celloutsig_0_4z = celloutsig_0_2z & ~(celloutsig_0_3z);
  assign celloutsig_1_5z = celloutsig_1_0z[2] & ~(celloutsig_1_4z);
  assign celloutsig_1_18z = celloutsig_1_7z & ~(celloutsig_1_8z[6]);
  assign celloutsig_0_21z = celloutsig_0_16z[1] & ~(celloutsig_0_17z[9]);
  assign celloutsig_1_0z = in_data[125:121] % { 1'h1, in_data[158:155] };
  assign celloutsig_0_23z = { in_data[76:53], celloutsig_0_0z, celloutsig_0_16z } % { 1'h1, in_data[50:27], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_20z };
  assign celloutsig_0_0z = in_data[95:91] % { 1'h1, in_data[65:62] };
  assign celloutsig_0_40z = celloutsig_0_25z[13:0] % { 1'h1, celloutsig_0_23z[9:4], celloutsig_0_2z, celloutsig_0_30z, celloutsig_0_26z, celloutsig_0_16z };
  assign celloutsig_0_24z = { celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_14z } % { 1'h1, celloutsig_0_16z[1:0] };
  assign celloutsig_1_2z = in_data[135:106] !== { in_data[124:100], celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } !== { in_data[7:0], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_3z = | in_data[77:70];
  assign celloutsig_1_7z = | { in_data[158:149], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_12z = | { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_2z = | in_data[77:69];
  assign celloutsig_0_6z = | { in_data[39:35], celloutsig_0_0z };
  assign celloutsig_0_58z = { celloutsig_0_16z[3:2], celloutsig_0_2z } <<< celloutsig_0_35z[2:0];
  assign celloutsig_0_33z = { celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_31z, celloutsig_0_13z, celloutsig_0_2z } >>> { celloutsig_0_23z[22:19], celloutsig_0_31z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_11z };
  assign celloutsig_1_1z = in_data[182:178] >>> in_data[174:170];
  assign celloutsig_0_17z = { in_data[22:14], celloutsig_0_14z } >>> { celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_35z = celloutsig_0_28z[7:1] ^ { celloutsig_0_33z[1], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z } ^ { in_data[130:126], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_16z = { in_data[74:73], celloutsig_0_2z, celloutsig_0_8z } ^ in_data[83:80];
  assign celloutsig_0_25z = { celloutsig_0_17z[8:2], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_10z } ^ { in_data[61:50], celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_12z } ^ celloutsig_0_25z[10:4];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_57z = 17'h00000;
    else if (clkin_data[0]) celloutsig_0_57z = { celloutsig_0_40z[8:0], celloutsig_0_32z, celloutsig_0_30z, celloutsig_0_49z, celloutsig_0_16z, celloutsig_0_19z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_1z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[38:35];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_15z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_15z = { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_9z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_28z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_28z = celloutsig_0_17z[7:0];
  assign celloutsig_1_9z = ~((celloutsig_1_1z[3] & celloutsig_1_2z) | (celloutsig_1_1z[3] & celloutsig_1_5z));
  assign celloutsig_0_11z = ~((celloutsig_0_6z & celloutsig_0_6z) | (celloutsig_0_5z & celloutsig_0_2z));
  assign celloutsig_0_30z = ~((celloutsig_0_21z & celloutsig_0_2z) | (celloutsig_0_13z & celloutsig_0_25z[0]));
  assign celloutsig_0_31z = ~((celloutsig_0_15z[5] & celloutsig_0_16z[3]) | (celloutsig_0_2z & celloutsig_0_0z[2]));
  assign { out_data[128], out_data[96], out_data[48:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
