Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Jan  9 17:30:21 2026
| Host         : PORT-BABIN-L running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file bd_ref_design_jtag_axi_0_0_utilization_synth.rpt -pb bd_ref_design_jtag_axi_0_0_utilization_synth.pb
| Design       : bd_ref_design_jtag_axi_0_0
| Device       : xcku060-ffva1517-2-e
| Speed File   : -2
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*                  |  681 |     0 |          0 |    331680 |  0.21 |
|   LUT as Logic             |  519 |     0 |          0 |    331680 |  0.16 |
|   LUT as Memory            |  162 |     0 |          0 |    146880 |  0.11 |
|     LUT as Distributed RAM |  160 |     0 |            |           |       |
|     LUT as Shift Register  |    2 |     0 |            |           |       |
| CLB Registers              | 1716 |     0 |          0 |    663360 |  0.26 |
|   Register as Flip Flop    | 1716 |     0 |          0 |    663360 |  0.26 |
|   Register as Latch        |    0 |     0 |          0 |    663360 |  0.00 |
| CARRY8                     |    0 |     0 |          0 |     41460 |  0.00 |
| F7 Muxes                   |    0 |     0 |          0 |    165840 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     82920 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     41460 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 12    |          Yes |         Set |            - |
| 1704  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  2.5 |     0 |          0 |      1080 |  0.23 |
|   RAMB36/FIFO*    |    2 |     0 |          0 |      1080 |  0.19 |
|     RAMB36E2 only |    2 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |      2160 |  0.05 |
|     RAMB18E2 only |    1 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      2760 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       624 |  0.00 |
|   HPIOB          |    0 |     0 |          0 |       520 |  0.00 |
|   HRIO           |    0 |     0 |          0 |       104 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       240 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       240 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |          0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        96 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3744 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        96 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        48 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       288 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        48 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       192 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        96 |  0.00 |
| PLLE3_ADV  |    0 |     0 |          0 |        24 |  0.00 |
| MMCME3_ADV |    0 |     0 |          0 |        12 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |          0 |        32 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |          0 |         8 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |          0 |        16 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |        16 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |        16 |  0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1704 |            Register |
| LUT6     |  190 |                 CLB |
| RAMD64E  |  160 |                 CLB |
| LUT2     |  123 |                 CLB |
| LUT3     |  118 |                 CLB |
| LUT4     |  102 |                 CLB |
| LUT5     |   82 |                 CLB |
| LUT1     |   19 |                 CLB |
| FDSE     |   12 |            Register |
| SRL16E   |    2 |                 CLB |
| RAMB36E2 |    2 |            BLOCKRAM |
| RAMB18E2 |    1 |            BLOCKRAM |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


