// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY,
        m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY,
        m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY,
        m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID,
        m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA,
        m_axi_gmem_0_RLAST,
        m_axi_gmem_0_RID,
        m_axi_gmem_0_RFIFONUM,
        m_axi_gmem_0_RUSER,
        m_axi_gmem_0_RRESP,
        m_axi_gmem_0_BVALID,
        m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP,
        m_axi_gmem_0_BID,
        m_axi_gmem_0_BUSER,
        boxes,
        inc_i11_out,
        inc_i11_out_ap_vld,
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_address0,
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_ce0,
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_q0,
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345_address0,
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345_ce0,
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345_q0,
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346_address0,
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346_ce0,
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346_q0,
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347_address0,
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347_ce0,
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347_q0,
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348_address0,
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348_ce0,
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_0_AWVALID;
input   m_axi_gmem_0_AWREADY;
output  [63:0] m_axi_gmem_0_AWADDR;
output  [0:0] m_axi_gmem_0_AWID;
output  [31:0] m_axi_gmem_0_AWLEN;
output  [2:0] m_axi_gmem_0_AWSIZE;
output  [1:0] m_axi_gmem_0_AWBURST;
output  [1:0] m_axi_gmem_0_AWLOCK;
output  [3:0] m_axi_gmem_0_AWCACHE;
output  [2:0] m_axi_gmem_0_AWPROT;
output  [3:0] m_axi_gmem_0_AWQOS;
output  [3:0] m_axi_gmem_0_AWREGION;
output  [0:0] m_axi_gmem_0_AWUSER;
output   m_axi_gmem_0_WVALID;
input   m_axi_gmem_0_WREADY;
output  [127:0] m_axi_gmem_0_WDATA;
output  [15:0] m_axi_gmem_0_WSTRB;
output   m_axi_gmem_0_WLAST;
output  [0:0] m_axi_gmem_0_WID;
output  [0:0] m_axi_gmem_0_WUSER;
output   m_axi_gmem_0_ARVALID;
input   m_axi_gmem_0_ARREADY;
output  [63:0] m_axi_gmem_0_ARADDR;
output  [0:0] m_axi_gmem_0_ARID;
output  [31:0] m_axi_gmem_0_ARLEN;
output  [2:0] m_axi_gmem_0_ARSIZE;
output  [1:0] m_axi_gmem_0_ARBURST;
output  [1:0] m_axi_gmem_0_ARLOCK;
output  [3:0] m_axi_gmem_0_ARCACHE;
output  [2:0] m_axi_gmem_0_ARPROT;
output  [3:0] m_axi_gmem_0_ARQOS;
output  [3:0] m_axi_gmem_0_ARREGION;
output  [0:0] m_axi_gmem_0_ARUSER;
input   m_axi_gmem_0_RVALID;
output   m_axi_gmem_0_RREADY;
input  [127:0] m_axi_gmem_0_RDATA;
input   m_axi_gmem_0_RLAST;
input  [0:0] m_axi_gmem_0_RID;
input  [8:0] m_axi_gmem_0_RFIFONUM;
input  [0:0] m_axi_gmem_0_RUSER;
input  [1:0] m_axi_gmem_0_RRESP;
input   m_axi_gmem_0_BVALID;
output   m_axi_gmem_0_BREADY;
input  [1:0] m_axi_gmem_0_BRESP;
input  [0:0] m_axi_gmem_0_BID;
input  [0:0] m_axi_gmem_0_BUSER;
input  [63:0] boxes;
output  [31:0] inc_i11_out;
output   inc_i11_out_ap_vld;
output  [11:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_address0;
output   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_ce0;
input  [14:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_q0;
output  [11:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345_address0;
output   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345_ce0;
input  [14:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345_q0;
output  [11:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346_address0;
output   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346_ce0;
input  [14:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346_q0;
output  [11:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347_address0;
output   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347_ce0;
input  [14:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347_q0;
output  [11:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348_address0;
output   pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348_ce0;
input  [14:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348_q0;

reg ap_idle;
reg m_axi_gmem_0_AWVALID;
reg[63:0] m_axi_gmem_0_AWADDR;
reg m_axi_gmem_0_WVALID;
reg[127:0] m_axi_gmem_0_WDATA;
reg[15:0] m_axi_gmem_0_WSTRB;
reg m_axi_gmem_0_BREADY;
reg inc_i11_out_ap_vld;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
reg   [0:0] and_ln123_reg_1677;
reg   [0:0] and_ln123_reg_1677_pp0_iter1_reg;
reg    ap_block_state16_io_grp8;
reg    ap_block_pp0_stage7_subdone_grp8_done_reg;
reg    ap_block_pp0_stage7_subdone_grp8;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_state16_io_grp9;
reg    ap_block_pp0_stage7_subdone_grp9_done_reg;
reg    ap_block_pp0_stage7_subdone_grp9;
reg    ap_block_pp0_stage7_subdone_grp23_done_reg;
reg    ap_block_pp0_stage7_subdone_grp23;
reg   [0:0] and_ln123_reg_1677_pp0_iter2_reg;
reg    ap_block_state24_pp0_stage7_iter2_grp23;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln118_reg_1609;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_grp1;
reg    ap_block_pp0_stage2_subdone_grp1_done_reg;
reg    ap_block_pp0_stage2_subdone_grp1;
reg    ap_block_pp0_stage2_subdone;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_grp2;
reg    gmem_blk_n_B;
wire    ap_block_pp0_stage0_grp10;
reg    ap_block_pp0_stage0_subdone_grp10_done_reg;
reg    ap_block_pp0_stage0_subdone_grp10;
reg    ap_block_pp0_stage0_subdone;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_grp3;
reg    ap_block_pp0_stage4_subdone_grp3_done_reg;
reg    ap_block_pp0_stage4_subdone_grp3;
reg    ap_block_pp0_stage4_subdone;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_grp4;
reg    ap_block_pp0_stage5_subdone_grp4_done_reg;
reg    ap_block_pp0_stage5_subdone_grp4;
reg    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage2_grp15;
reg    ap_block_pp0_stage2_subdone_grp15_done_reg;
reg    ap_block_pp0_stage2_subdone_grp15;
wire    ap_block_pp0_stage5_grp5;
reg    ap_block_pp0_stage5_subdone_grp5_done_reg;
reg    ap_block_pp0_stage5_subdone_grp5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_grp6;
reg    ap_block_pp0_stage6_subdone_grp6_done_reg;
reg    ap_block_pp0_stage6_subdone_grp6;
reg    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage6_grp7;
reg    ap_block_pp0_stage6_subdone_grp7_done_reg;
reg    ap_block_pp0_stage6_subdone_grp7;
wire    ap_block_pp0_stage7_grp8;
wire    ap_block_pp0_stage4_grp19;
reg    ap_block_pp0_stage4_subdone_grp19_done_reg;
reg    ap_block_pp0_stage4_subdone_grp19;
wire    ap_block_pp0_stage7_grp9;
wire    ap_block_pp0_stage0_grp11;
reg    ap_block_pp0_stage0_subdone_grp11_done_reg;
reg    ap_block_pp0_stage0_subdone_grp11;
wire    ap_block_pp0_stage5_grp21;
reg    ap_block_pp0_stage5_subdone_grp21_done_reg;
reg    ap_block_pp0_stage5_subdone_grp21;
wire    ap_block_pp0_stage0_grp12;
reg    ap_block_pp0_stage0_subdone_grp12_done_reg;
reg    ap_block_pp0_stage0_subdone_grp12;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp13;
reg    ap_block_pp0_stage1_subdone_grp13_done_reg;
reg    ap_block_pp0_stage1_subdone_grp13;
reg    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage6_grp22;
reg    ap_block_pp0_stage6_subdone_grp22_done_reg;
reg    ap_block_pp0_stage6_subdone_grp22;
wire    ap_block_pp0_stage1_grp14;
reg    ap_block_pp0_stage1_subdone_grp14_done_reg;
reg    ap_block_pp0_stage1_subdone_grp14;
wire    ap_block_pp0_stage2_grp16;
reg    ap_block_pp0_stage2_subdone_grp16_done_reg;
reg    ap_block_pp0_stage2_subdone_grp16;
wire    ap_block_pp0_stage7_grp23;
wire    ap_block_pp0_stage4_grp20;
reg    ap_block_pp0_stage4_subdone_grp20_done_reg;
reg    ap_block_pp0_stage4_subdone_grp20;
wire    ap_block_pp0_stage1_grp24;
reg    ap_block_pp0_stage1_subdone_grp24_done_reg;
reg    ap_block_pp0_stage1_subdone_grp24;
wire   [63:0] grp_fu_297_p2;
reg   [63:0] reg_310;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
wire    ap_block_pp0_stage3_11001_grp0;
reg    ap_block_pp0_stage3_subdone_grp0_done_reg;
wire    ap_block_pp0_stage3_subdone_grp0;
reg    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
wire   [0:0] icmp_ln118_fu_337_p2;
reg    ap_block_state17_pp0_stage0_iter2_grp10;
reg    ap_block_state17_io_grp11;
reg    ap_block_state17_io_grp12;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln118_reg_1609_pp0_iter1_reg;
reg   [0:0] icmp_ln118_reg_1609_pp0_iter2_reg;
wire   [6:0] select_ln118_fu_367_p3;
reg   [6:0] select_ln118_reg_1613;
wire   [5:0] trunc_ln121_fu_383_p1;
reg   [5:0] trunc_ln121_reg_1618;
reg   [11:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2190_reg_1628;
reg   [11:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2190_reg_1628_pp0_iter1_reg;
reg   [11:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2191_reg_1633;
reg   [11:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2191_reg_1633_pp0_iter1_reg;
reg   [11:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2192_reg_1638;
reg   [11:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2192_reg_1638_pp0_iter1_reg;
reg   [11:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2193_reg_1643;
reg   [11:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2193_reg_1643_pp0_iter1_reg;
wire   [31:0] zext_ln124_1_fu_435_p1;
reg   [14:0] score_reg_1653;
reg   [14:0] score_reg_1653_pp0_iter1_reg;
wire   [63:0] LD_2_fu_529_p5;
reg   [63:0] LD_2_reg_1659;
reg   [31:0] inc_i11_load_reg_1664;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
reg   [31:0] inc_i11_load_reg_1664_pp0_iter1_reg;
wire   [0:0] and_ln123_fu_574_p2;
reg    ap_block_state12_io_grp2;
reg    ap_block_state20_pp0_stage3_iter2_grp2;
reg    ap_block_state20_io_grp2;
reg    ap_block_pp0_stage3_11001_grp2;
wire   [63:0] add_ln124_1_fu_591_p2;
reg   [63:0] add_ln124_1_reg_1681;
reg   [63:0] add_ln124_1_reg_1681_pp0_iter1_reg;
wire   [3:0] trunc_ln124_7_fu_596_p1;
reg   [3:0] trunc_ln124_7_reg_1692;
wire   [15:0] shl_ln124_2_fu_604_p2;
reg   [15:0] shl_ln124_2_reg_1697;
reg   [59:0] trunc_ln124_6_reg_1702;
wire   [31:0] zext_ln125_1_fu_623_p1;
wire   [63:0] grp_fu_307_p1;
reg   [63:0] conv_i_reg_1712;
wire    ap_block_pp0_stage4_11001_grp0;
reg    ap_block_pp0_stage4_subdone_grp0_done_reg;
wire    ap_block_pp0_stage4_subdone_grp0;
reg   [63:0] conv13_i_reg_1717;
wire    ap_block_pp0_stage6_11001_grp0;
reg    ap_block_pp0_stage6_subdone_grp0_done_reg;
wire    ap_block_pp0_stage6_subdone_grp0;
wire   [127:0] shl_ln124_4_fu_897_p2;
reg   [127:0] shl_ln124_4_reg_1722;
reg    ap_block_state11_io_grp1;
reg    ap_block_pp0_stage2_11001_grp1;
wire   [3:0] trunc_ln125_8_fu_918_p1;
reg   [3:0] trunc_ln125_8_reg_1733;
wire   [15:0] shl_ln125_1_fu_926_p2;
reg   [15:0] shl_ln125_1_reg_1738;
reg   [59:0] trunc_ln125_6_reg_1743;
wire   [3:0] trunc_ln126_fu_947_p1;
reg   [3:0] trunc_ln126_reg_1748;
wire   [15:0] shl_ln126_fu_955_p2;
reg   [15:0] shl_ln126_reg_1753;
reg   [59:0] trunc_ln126_1_reg_1758;
wire   [127:0] shl_ln125_3_fu_1230_p2;
reg   [127:0] shl_ln125_3_reg_1763;
reg    ap_block_state13_io_grp3;
reg    ap_block_pp0_stage4_11001_grp3;
reg   [14:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2194_reg_1774;
reg   [14:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2195_reg_1779;
reg   [14:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2196_reg_1784;
reg   [14:0] pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2197_reg_1789;
wire   [127:0] shl_ln126_2_fu_1260_p2;
reg   [127:0] shl_ln126_2_reg_1794;
wire    ap_block_pp0_stage5_11001_grp0;
reg    ap_block_pp0_stage5_subdone_grp0_done_reg;
wire    ap_block_pp0_stage5_subdone_grp0;
reg    ap_block_state14_io_grp5;
reg    ap_block_pp0_stage5_11001_grp5;
wire   [15:0] shl_ln128_fu_1292_p2;
reg   [15:0] shl_ln128_reg_1805;
wire   [127:0] shl_ln128_2_fu_1310_p2;
reg   [127:0] shl_ln128_2_reg_1810;
reg   [59:0] trunc_ln128_1_reg_1815;
reg    ap_block_state15_io_grp7;
reg    ap_block_pp0_stage6_11001_grp7;
wire   [15:0] shl_ln129_fu_1352_p2;
reg   [15:0] shl_ln129_reg_1826;
wire   [127:0] shl_ln129_2_fu_1370_p2;
reg   [127:0] shl_ln129_2_reg_1831;
reg   [59:0] trunc_ln129_1_reg_1836;
wire   [3:0] trunc_ln130_fu_1391_p1;
reg   [3:0] trunc_ln130_reg_1841;
wire   [15:0] shl_ln130_fu_1399_p2;
reg   [15:0] shl_ln130_reg_1846;
reg   [59:0] trunc_ln130_1_reg_1851;
reg    ap_block_pp0_stage7_11001_grp9;
wire   [127:0] shl_ln130_2_fu_1439_p2;
reg   [127:0] shl_ln130_2_reg_1862;
wire    ap_block_pp0_stage7_11001_grp0;
reg    ap_block_pp0_stage7_subdone_grp0_done_reg;
wire    ap_block_pp0_stage7_subdone_grp0;
wire   [15:0] shl_ln132_fu_1461_p2;
reg   [15:0] shl_ln132_reg_1867;
wire   [127:0] shl_ln132_2_fu_1479_p2;
reg   [127:0] shl_ln132_2_reg_1872;
reg   [59:0] trunc_ln132_1_reg_1877;
reg    ap_block_pp0_stage0_11001_grp12;
wire   [15:0] shl_ln133_fu_1518_p2;
reg   [15:0] shl_ln133_reg_1888;
wire   [120:0] shl_ln133_2_fu_1536_p2;
reg   [120:0] shl_ln133_2_reg_1893;
reg   [59:0] trunc_ln133_1_reg_1898;
reg    ap_block_state18_io_grp14;
reg    ap_block_pp0_stage1_11001_grp14;
reg    ap_block_state18_io_grp13;
reg    ap_block_state26_pp0_stage1_iter3_grp24;
wire   [63:0] zext_ln121_1_fu_405_p1;
wire    ap_block_pp0_stage0;
wire  signed [63:0] sext_ln124_2_fu_903_p1;
wire  signed [63:0] sext_ln125_1_fu_1236_p1;
wire  signed [63:0] sext_ln126_fu_1266_p1;
wire  signed [63:0] sext_ln128_fu_1326_p1;
wire  signed [63:0] sext_ln129_fu_1415_p1;
wire  signed [63:0] sext_ln130_fu_1495_p1;
wire  signed [63:0] sext_ln132_fu_1552_p1;
wire  signed [63:0] sext_ln133_fu_1562_p1;
reg    ap_block_pp0_stage3_01001_grp2;
reg    ap_block_state14_io_grp4;
reg    ap_block_pp0_stage5_11001_grp4;
wire    ap_block_pp0_stage5_01001_grp4;
reg    ap_block_state15_io_grp6;
reg    ap_block_pp0_stage6_11001_grp6;
wire    ap_block_pp0_stage6_01001_grp6;
reg    ap_block_pp0_stage7_11001_grp8;
wire    ap_block_pp0_stage7_01001_grp8;
reg    ap_block_pp0_stage0_11001_grp11;
wire    ap_block_pp0_stage0_01001_grp11;
reg    ap_block_pp0_stage1_11001_grp13;
wire    ap_block_pp0_stage1_01001_grp13;
reg    ap_block_state19_io_grp16;
reg    ap_block_pp0_stage2_11001_grp16;
wire    ap_block_pp0_stage2_01001_grp16;
reg    ap_block_state21_io_grp20;
reg    ap_block_pp0_stage4_11001_grp20;
wire   [127:0] zext_ln133_2_fu_1572_p1;
wire    ap_block_pp0_stage4_01001_grp20;
reg    ap_block_pp0_stage0_11001_grp10;
reg    ap_block_state19_pp0_stage2_iter2_grp15;
reg    ap_block_pp0_stage2_11001_grp15;
reg    ap_block_state21_pp0_stage4_iter2_grp19;
reg    ap_block_pp0_stage4_11001_grp19;
reg    ap_block_state22_pp0_stage5_iter2_grp21;
reg    ap_block_pp0_stage5_11001_grp21;
reg    ap_block_state23_pp0_stage6_iter2_grp22;
reg    ap_block_pp0_stage6_11001_grp22;
reg    ap_block_pp0_stage7_11001_grp23;
reg    ap_block_pp0_stage1_11001_grp24;
reg   [6:0] y_fu_188;
wire   [6:0] add_ln119_fu_414_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_y_load;
reg   [6:0] x_fu_192;
wire   [6:0] select_ln118_1_fu_375_p3;
reg   [6:0] ap_sig_allocacmp_x_load;
reg   [12:0] indvar_flatten113_fu_196;
wire   [12:0] add_ln118_1_fu_343_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten113_load;
reg   [31:0] inc_i11_fu_200;
wire   [31:0] add_ln135_fu_628_p2;
wire    ap_block_pp0_stage2_grp0;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_block_pp0_stage7_11001;
reg    ap_condition_exit_pp0_iter2_stage1;
reg    ap_idle_pp0_0to1;
reg    ap_loop_exit_ready_pp0_iter2_reg;
wire    ap_block_pp0_stage1_01001_grp0;
reg    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_ce0_local;
reg    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345_ce0_local;
wire    ap_block_pp0_stage3_grp0;
reg    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346_ce0_local;
reg    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347_ce0_local;
reg    pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348_ce0_local;
reg   [63:0] grp_fu_297_p0;
wire    ap_block_pp0_stage5_grp0;
wire    ap_block_pp0_stage7_grp0;
wire   [63:0] grp_fu_302_p0;
reg   [31:0] grp_fu_307_p0;
wire    ap_block_pp0_stage1_grp0;
wire   [0:0] icmp_ln119_fu_361_p2;
wire   [6:0] add_ln118_fu_355_p2;
wire   [11:0] tmp_s_fu_387_p3;
wire   [11:0] zext_ln121_fu_395_p1;
wire   [11:0] add_ln121_fu_399_p2;
wire   [15:0] tmp_10_fu_443_p1;
wire   [15:0] tmp_10_fu_443_p3;
wire   [5:0] trunc_ln123_fu_451_p1;
wire   [5:0] add_ln123_fu_463_p2;
wire   [63:0] zext_ln123_1_fu_459_p1;
wire   [63:0] zext_ln123_2_fu_469_p1;
wire   [63:0] shl_ln123_fu_473_p2;
wire   [62:0] lshr_ln_fu_479_p4;
wire   [0:0] tmp_fu_493_p3;
wire   [3:0] trunc_ln123_1_fu_455_p1;
wire   [3:0] sub_ln123_fu_509_p2;
wire  signed [10:0] sext_ln123_fu_515_p1;
wire   [10:0] select_ln123_fu_501_p3;
wire   [10:0] add_ln123_1_fu_519_p2;
wire   [63:0] zext_ln123_4_fu_489_p1;
wire   [11:0] zext_ln123_3_fu_525_p1;
wire   [26:0] tmp_25_fu_553_p4;
wire   [0:0] grp_fu_302_p2;
wire   [0:0] not_icmp_ln123_fu_548_p2;
wire   [0:0] phi_ln123_fu_568_p2;
wire   [0:0] icmp_ln123_fu_562_p2;
wire   [35:0] shl_ln124_1_fu_580_p3;
wire  signed [63:0] sext_ln124_1_fu_587_p1;
wire   [15:0] zext_ln124_4_fu_600_p1;
wire   [5:0] trunc_ln125_fu_620_p1;
wire   [63:0] bitcast_ln726_1_fu_638_p1;
wire   [62:0] trunc_ln124_fu_642_p1;
wire   [10:0] tmp_15_fu_660_p3;
wire   [51:0] trunc_ln124_1_fu_672_p1;
wire   [52:0] zext_ln124_5_cast_fu_676_p3;
wire   [53:0] zext_ln124_5_fu_684_p1;
wire   [0:0] tmp_26_fu_652_p3;
wire   [53:0] sub_ln124_fu_688_p2;
wire   [11:0] zext_ln124_fu_668_p1;
wire   [11:0] sub_ln124_1_fu_702_p2;
wire   [10:0] trunc_ln124_2_fu_708_p1;
wire   [0:0] icmp_ln124_1_fu_712_p2;
wire   [10:0] add_ln124_fu_718_p2;
wire   [10:0] sub_ln124_2_fu_724_p2;
wire   [53:0] select_ln124_fu_694_p3;
wire   [10:0] select_ln124_1_fu_730_p3;
wire   [53:0] zext_ln124_2_fu_762_p1;
wire   [53:0] ashr_ln124_fu_766_p2;
wire   [0:0] icmp_ln124_3_fu_748_p2;
wire   [15:0] trunc_ln124_4_fu_772_p1;
wire   [15:0] select_ln124_4_fu_754_p3;
wire   [6:0] tmp_27_fu_784_p4;
wire   [15:0] trunc_ln124_3_fu_744_p1;
wire   [15:0] select_ln124_1cast_fu_800_p1;
wire   [0:0] icmp_ln124_4_fu_794_p2;
wire   [15:0] shl_ln124_fu_804_p2;
wire   [0:0] icmp_ln124_fu_646_p2;
wire   [0:0] icmp_ln124_2_fu_738_p2;
wire   [0:0] xor_ln124_fu_818_p2;
wire   [0:0] or_ln124_fu_830_p2;
wire   [0:0] xor_ln124_1_fu_836_p2;
wire   [0:0] and_ln124_fu_824_p2;
wire   [0:0] and_ln124_1_fu_842_p2;
wire   [15:0] storemerge4_i1_fu_858_p6;
wire   [15:0] storemerge4_i1_fu_858_p8;
wire   [15:0] storemerge4_i1_fu_858_p9;
wire   [2:0] storemerge4_i1_fu_858_p10;
wire   [15:0] storemerge4_i1_fu_858_p11;
wire   [6:0] shl_ln124_3_fu_886_p3;
wire   [127:0] zext_ln124_3_fu_882_p1;
wire   [127:0] zext_ln124_7_fu_893_p1;
wire   [63:0] add_ln125_1_fu_913_p2;
wire   [15:0] zext_ln125_4_fu_922_p1;
wire   [63:0] add_ln126_fu_942_p2;
wire   [15:0] zext_ln126_1_fu_951_p1;
wire    ap_block_pp0_stage4_grp0;
wire   [63:0] bitcast_ln726_3_fu_971_p1;
wire   [10:0] tmp_22_fu_987_p3;
wire   [51:0] trunc_ln125_2_fu_999_p1;
wire   [52:0] zext_ln125_5_cast_fu_1003_p3;
wire   [53:0] zext_ln125_5_fu_1011_p1;
wire   [0:0] tmp_28_fu_979_p3;
wire   [53:0] sub_ln125_fu_1015_p2;
wire   [62:0] trunc_ln125_1_fu_975_p1;
wire   [11:0] zext_ln125_fu_995_p1;
wire   [11:0] sub_ln125_1_fu_1035_p2;
wire   [10:0] trunc_ln125_3_fu_1041_p1;
wire   [0:0] icmp_ln125_1_fu_1045_p2;
wire   [10:0] add_ln125_fu_1051_p2;
wire   [10:0] sub_ln125_2_fu_1057_p2;
wire   [53:0] select_ln125_fu_1021_p3;
wire   [10:0] select_ln125_1_fu_1063_p3;
wire   [53:0] zext_ln125_2_fu_1095_p1;
wire   [53:0] ashr_ln125_fu_1099_p2;
wire   [0:0] icmp_ln125_3_fu_1081_p2;
wire   [15:0] trunc_ln125_5_fu_1105_p1;
wire   [15:0] select_ln125_4_fu_1087_p3;
wire   [6:0] tmp_29_fu_1117_p4;
wire   [15:0] trunc_ln125_4_fu_1077_p1;
wire   [15:0] select_ln125_1cast_fu_1133_p1;
wire   [0:0] icmp_ln125_4_fu_1127_p2;
wire   [15:0] shl_ln125_fu_1137_p2;
wire   [0:0] icmp_ln125_fu_1029_p2;
wire   [0:0] icmp_ln125_2_fu_1071_p2;
wire   [0:0] xor_ln125_fu_1151_p2;
wire   [0:0] or_ln125_fu_1163_p2;
wire   [0:0] xor_ln125_1_fu_1169_p2;
wire   [0:0] and_ln125_fu_1157_p2;
wire   [0:0] and_ln125_1_fu_1175_p2;
wire   [15:0] storemerge4_i2_fu_1191_p6;
wire   [15:0] storemerge4_i2_fu_1191_p8;
wire   [15:0] storemerge4_i2_fu_1191_p9;
wire   [2:0] storemerge4_i2_fu_1191_p10;
wire   [15:0] storemerge4_i2_fu_1191_p11;
wire   [6:0] shl_ln125_2_fu_1219_p3;
wire   [127:0] zext_ln125_3_fu_1215_p1;
wire   [127:0] zext_ln125_7_fu_1226_p1;
wire   [6:0] shl_ln126_1_fu_1249_p3;
wire   [127:0] zext_ln126_fu_1246_p1;
wire   [127:0] zext_ln126_2_fu_1256_p1;
wire   [63:0] add_ln128_fu_1276_p2;
wire   [3:0] trunc_ln128_fu_1284_p1;
wire   [15:0] zext_ln128_1_fu_1288_p1;
wire   [6:0] shl_ln128_1_fu_1298_p3;
wire   [127:0] zext_ln128_fu_1281_p1;
wire   [127:0] zext_ln128_2_fu_1306_p1;
wire    ap_block_pp0_stage6_grp0;
wire   [63:0] add_ln129_fu_1336_p2;
wire   [3:0] trunc_ln129_fu_1344_p1;
wire   [15:0] zext_ln129_1_fu_1348_p1;
wire   [6:0] shl_ln129_1_fu_1358_p3;
wire   [127:0] zext_ln129_fu_1341_p1;
wire   [127:0] zext_ln129_2_fu_1366_p1;
wire   [63:0] add_ln130_fu_1386_p2;
wire   [15:0] zext_ln130_1_fu_1395_p1;
wire   [6:0] shl_ln130_1_fu_1428_p3;
wire   [127:0] zext_ln130_fu_1425_p1;
wire   [127:0] zext_ln130_2_fu_1435_p1;
wire   [63:0] add_ln132_fu_1445_p2;
wire   [3:0] trunc_ln132_fu_1453_p1;
wire   [15:0] zext_ln132_1_fu_1457_p1;
wire   [6:0] shl_ln132_1_fu_1467_p3;
wire   [127:0] zext_ln132_fu_1450_p1;
wire   [127:0] zext_ln132_2_fu_1475_p1;
wire    ap_block_pp0_stage0_grp0;
wire   [63:0] add_ln133_fu_1505_p2;
wire   [3:0] trunc_ln133_fu_1510_p1;
wire   [15:0] zext_ln133_fu_1514_p1;
wire   [6:0] shl_ln133_1_fu_1524_p3;
wire   [120:0] zext_ln133_1_fu_1532_p1;
reg    grp_fu_297_ce;
reg    ap_block_pp0_stage1_11001;
reg    grp_fu_302_ce;
wire    ap_block_pp0_stage2_00001_grp0;
reg    grp_fu_307_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [7:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [15:0] tmp_10_fu_443_p0;
wire   [0:0] tmp_10_fu_443_p2;
wire  signed [2:0] storemerge4_i1_fu_858_p1;
wire   [2:0] storemerge4_i1_fu_858_p3;
wire   [2:0] storemerge4_i1_fu_858_p5;
wire   [2:0] storemerge4_i1_fu_858_p7;
wire  signed [2:0] storemerge4_i2_fu_1191_p1;
wire   [2:0] storemerge4_i2_fu_1191_p3;
wire   [2:0] storemerge4_i2_fu_1191_p5;
wire   [2:0] storemerge4_i2_fu_1191_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp8_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp9_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp23_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp10_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp3_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp4_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp15_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp5_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp6_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp7_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp19_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp11_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp21_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp12_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp13_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp22_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp14_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp16_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp20_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp24_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp0_done_reg = 1'b0;
#0 y_fu_188 = 7'd0;
#0 x_fu_192 = 7'd0;
#0 indvar_flatten113_fu_196 = 13'd0;
#0 inc_i11_fu_200 = 32'd0;
#0 ap_done_reg = 1'b0;
end

pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U1542(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_297_p0),
    .din1(64'd4598175219545276416),
    .ce(grp_fu_297_ce),
    .dout(grp_fu_297_p2)
);

pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U1543(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_302_p0),
    .din1(64'd4604480259023595110),
    .ce(grp_fu_302_ce),
    .opcode(5'd2),
    .dout(grp_fu_302_p2)
);

pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32ns_64_4_no_dsp_1_U1544(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_307_p0),
    .ce(grp_fu_307_ce),
    .dout(grp_fu_307_p1)
);

pointpillars_cnn_ctlz_16_16_1_1 #(
    .din_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
ctlz_16_16_1_1_U1545(
    .din(tmp_10_fu_443_p1),
    .dout(tmp_10_fu_443_p3)
);

(* dissolve_hierarchy = "yes" *) pointpillars_cnn_sparsemux_9_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_9_3_16_1_1_U1546(
    .din0(16'd0),
    .din1(trunc_ln124_3_fu_744_p1),
    .din2(storemerge4_i1_fu_858_p6),
    .din3(storemerge4_i1_fu_858_p8),
    .def(storemerge4_i1_fu_858_p9),
    .sel(storemerge4_i1_fu_858_p10),
    .dout(storemerge4_i1_fu_858_p11)
);

(* dissolve_hierarchy = "yes" *) pointpillars_cnn_sparsemux_9_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_9_3_16_1_1_U1547(
    .din0(16'd0),
    .din1(trunc_ln125_4_fu_1077_p1),
    .din2(storemerge4_i2_fu_1191_p6),
    .din3(storemerge4_i2_fu_1191_p8),
    .def(storemerge4_i2_fu_1191_p9),
    .sel(storemerge4_i2_fu_1191_p10),
    .dout(storemerge4_i2_fu_1191_p11)
);

pointpillars_cnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp10_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp10_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp10)) begin
                ap_block_pp0_stage0_subdone_grp10_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp11_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp11_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp11)) begin
                ap_block_pp0_stage0_subdone_grp11_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp12_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp12_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp12)) begin
                ap_block_pp0_stage0_subdone_grp12_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp13_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp13_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp13)) begin
                ap_block_pp0_stage1_subdone_grp13_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp14_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp14_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp14)) begin
                ap_block_pp0_stage1_subdone_grp14_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp24_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp24_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp24)) begin
                ap_block_pp0_stage1_subdone_grp24_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp15_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp15_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp15)) begin
                ap_block_pp0_stage2_subdone_grp15_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp16_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp16_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp16)) begin
                ap_block_pp0_stage2_subdone_grp16_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp1_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp1)) begin
                ap_block_pp0_stage2_subdone_grp1_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp0)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp0)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp19_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp19_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp19)) begin
                ap_block_pp0_stage4_subdone_grp19_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp20_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp20_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp20)) begin
                ap_block_pp0_stage4_subdone_grp20_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp3_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp3_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp3)) begin
                ap_block_pp0_stage4_subdone_grp3_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp0)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp21_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp21_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp21)) begin
                ap_block_pp0_stage5_subdone_grp21_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp4_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp4_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp4)) begin
                ap_block_pp0_stage5_subdone_grp4_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp5_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp5_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp5)) begin
                ap_block_pp0_stage5_subdone_grp5_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp0)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp22_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp22_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp22)) begin
                ap_block_pp0_stage6_subdone_grp22_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp6_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp6_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp6)) begin
                ap_block_pp0_stage6_subdone_grp6_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp7_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp7_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp7)) begin
                ap_block_pp0_stage6_subdone_grp7_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp0)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp23_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp23_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp23)) begin
                ap_block_pp0_stage7_subdone_grp23_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp8_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp8_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp8)) begin
                ap_block_pp0_stage7_subdone_grp8_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp9_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp9_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp9)) begin
                ap_block_pp0_stage7_subdone_grp9_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage7)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter2_stage1) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter2_stage1) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1))) begin
        inc_i11_fu_200 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln118_reg_1609 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001_grp2) & (1'd1 == and_ln123_fu_574_p2))) begin
        inc_i11_fu_200 <= add_ln135_fu_628_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln118_fu_337_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten113_fu_196 <= add_ln118_1_fu_343_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten113_fu_196 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln118_fu_337_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_fu_192 <= select_ln118_1_fu_375_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_192 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln118_fu_337_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            y_fu_188 <= add_ln119_fu_414_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            y_fu_188 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        LD_2_reg_1659 <= LD_2_fu_529_p5;
        score_reg_1653 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_q0;
        score_reg_1653_pp0_iter1_reg <= score_reg_1653;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp2))) begin
        add_ln124_1_reg_1681 <= add_ln124_1_fu_591_p2;
        add_ln124_1_reg_1681_pp0_iter1_reg <= add_ln124_1_reg_1681;
        and_ln123_reg_1677 <= and_ln123_fu_574_p2;
        and_ln123_reg_1677_pp0_iter1_reg <= and_ln123_reg_1677;
        and_ln123_reg_1677_pp0_iter2_reg <= and_ln123_reg_1677_pp0_iter1_reg;
        shl_ln124_2_reg_1697 <= shl_ln124_2_fu_604_p2;
        trunc_ln124_6_reg_1702 <= {{add_ln124_1_fu_591_p2[63:4]}};
        trunc_ln124_7_reg_1692 <= trunc_ln124_7_fu_596_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        conv13_i_reg_1717 <= grp_fu_307_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        conv_i_reg_1712 <= grp_fu_307_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln118_reg_1609 <= icmp_ln118_fu_337_p2;
        icmp_ln118_reg_1609_pp0_iter1_reg <= icmp_ln118_reg_1609;
        icmp_ln118_reg_1609_pp0_iter2_reg <= icmp_ln118_reg_1609_pp0_iter1_reg;
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2190_reg_1628 <= zext_ln121_1_fu_405_p1;
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2190_reg_1628_pp0_iter1_reg <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2190_reg_1628;
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2191_reg_1633 <= zext_ln121_1_fu_405_p1;
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2191_reg_1633_pp0_iter1_reg <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2191_reg_1633;
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2192_reg_1638 <= zext_ln121_1_fu_405_p1;
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2192_reg_1638_pp0_iter1_reg <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2192_reg_1638;
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2193_reg_1643 <= zext_ln121_1_fu_405_p1;
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2193_reg_1643_pp0_iter1_reg <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2193_reg_1643;
        select_ln118_reg_1613 <= select_ln118_fu_367_p3;
        trunc_ln121_reg_1618 <= trunc_ln121_fu_383_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        inc_i11_load_reg_1664 <= inc_i11_fu_200;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        inc_i11_load_reg_1664_pp0_iter1_reg <= inc_i11_load_reg_1664;
        shl_ln124_4_reg_1722 <= shl_ln124_4_fu_897_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2194_reg_1774 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345_q0;
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2195_reg_1779 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346_q0;
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2196_reg_1784 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347_q0;
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2197_reg_1789 <= pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348_q0;
        shl_ln125_3_reg_1763 <= shl_ln125_3_fu_1230_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)))) begin
        reg_310 <= grp_fu_297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        shl_ln125_1_reg_1738 <= shl_ln125_1_fu_926_p2;
        shl_ln126_reg_1753 <= shl_ln126_fu_955_p2;
        trunc_ln125_6_reg_1743 <= {{add_ln125_1_fu_913_p2[63:4]}};
        trunc_ln125_8_reg_1733 <= trunc_ln125_8_fu_918_p1;
        trunc_ln126_1_reg_1758 <= {{add_ln126_fu_942_p2[63:4]}};
        trunc_ln126_reg_1748 <= trunc_ln126_fu_947_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        shl_ln126_2_reg_1794 <= shl_ln126_2_fu_1260_p2;
        shl_ln128_2_reg_1810 <= shl_ln128_2_fu_1310_p2;
        shl_ln128_reg_1805 <= shl_ln128_fu_1292_p2;
        trunc_ln128_1_reg_1815 <= {{add_ln128_fu_1276_p2[63:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        shl_ln129_2_reg_1831 <= shl_ln129_2_fu_1370_p2;
        shl_ln129_reg_1826 <= shl_ln129_fu_1352_p2;
        shl_ln130_reg_1846 <= shl_ln130_fu_1399_p2;
        trunc_ln129_1_reg_1836 <= {{add_ln129_fu_1336_p2[63:4]}};
        trunc_ln130_1_reg_1851 <= {{add_ln130_fu_1386_p2[63:4]}};
        trunc_ln130_reg_1841 <= trunc_ln130_fu_1391_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        shl_ln130_2_reg_1862 <= shl_ln130_2_fu_1439_p2;
        shl_ln132_2_reg_1872 <= shl_ln132_2_fu_1479_p2;
        shl_ln132_reg_1867 <= shl_ln132_fu_1461_p2;
        trunc_ln132_1_reg_1877 <= {{add_ln132_fu_1445_p2[63:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        shl_ln133_2_reg_1893 <= shl_ln133_2_fu_1536_p2;
        shl_ln133_reg_1888 <= shl_ln133_fu_1518_p2;
        trunc_ln133_1_reg_1898 <= {{add_ln133_fu_1505_p2[63:4]}};
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln118_reg_1609 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln118_reg_1609_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_condition_exit_pp0_iter2_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten113_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten113_load = indvar_flatten113_fu_196;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_x_load = 7'd0;
    end else begin
        ap_sig_allocacmp_x_load = x_fu_192;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_y_load = 7'd0;
    end else begin
        ap_sig_allocacmp_y_load = y_fu_188;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp14_done_reg) & (1'b0 == ap_block_pp0_stage1_grp14) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp2) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg) & (1'b0 == ap_block_pp0_stage0_grp12) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_grp9) & (1'b0 == ap_block_pp0_stage7_subdone_grp9_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage6_grp7) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage5_grp5) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage4_grp3) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage2_grp1) & (1'd1 == and_ln123_reg_1677)))) begin
        gmem_blk_n_AW = m_axi_gmem_0_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp24_done_reg) & (1'b0 == ap_block_pp0_stage1_grp24) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_grp23) & (1'b0 == ap_block_pp0_stage7_subdone_grp23_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp22_done_reg) & (1'b0 == ap_block_pp0_stage6_grp22) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp21_done_reg) & (1'b0 == ap_block_pp0_stage5_grp21) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp19_done_reg) & (1'b0 == ap_block_pp0_stage4_grp19) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg)) 
    | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp2) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp10_done_reg) & (1'b0 == ap_block_pp0_stage0_grp10) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp15_done_reg) & (1'b0 == ap_block_pp0_stage2_grp15) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)))) begin
        gmem_blk_n_B = m_axi_gmem_0_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg) & (1'b0 == ap_block_pp0_stage1_grp13) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg) & (1'b0 == ap_block_pp0_stage4_grp20) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp11_done_reg) & (1'b0 == ap_block_pp0_stage0_grp11) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp16_done_reg) & (1'b0 == ap_block_pp0_stage2_grp16) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_grp8) & (1'b0 == ap_block_pp0_stage7_subdone_grp8_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) 
    | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage6_grp6) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage5_grp4) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp2) & (1'd1 == and_ln123_reg_1677)))) begin
        gmem_blk_n_W = m_axi_gmem_0_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_297_ce = 1'b1;
    end else begin
        grp_fu_297_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
            grp_fu_297_p0 = conv13_i_reg_1717;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp0))) begin
            grp_fu_297_p0 = conv_i_reg_1712;
        end else begin
            grp_fu_297_p0 = 'bx;
        end
    end else begin
        grp_fu_297_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp2)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_302_ce = 1'b1;
    end else begin
        grp_fu_302_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_307_ce = 1'b1;
    end else begin
        grp_fu_307_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp0))) begin
            grp_fu_307_p0 = zext_ln125_1_fu_623_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_grp0))) begin
            grp_fu_307_p0 = zext_ln124_1_fu_435_p1;
        end else begin
            grp_fu_307_p0 = 'bx;
        end
    end else begin
        grp_fu_307_p0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln118_reg_1609_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        inc_i11_out_ap_vld = 1'b1;
    end else begin
        inc_i11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp2) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_AWADDR = sext_ln133_fu_1562_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp14) & (1'b0 == ap_block_pp0_stage1_subdone_grp14_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_AWADDR = sext_ln132_fu_1552_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp12) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_AWADDR = sext_ln130_fu_1495_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp9) & (1'b0 == ap_block_pp0_stage7_subdone_grp9_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_AWADDR = sext_ln129_fu_1415_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_grp7) & (1'b0 == ap_block_pp0_stage6_subdone_grp7_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_AWADDR = sext_ln128_fu_1326_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp5) & (1'b0 == ap_block_pp0_stage5_subdone_grp5_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_AWADDR = sext_ln126_fu_1266_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp3) & (1'b0 == ap_block_pp0_stage4_subdone_grp3_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_AWADDR = sext_ln125_1_fu_1236_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg) & (1'd1 == and_ln123_reg_1677))) begin
        m_axi_gmem_0_AWADDR = sext_ln124_2_fu_903_p1;
    end else begin
        m_axi_gmem_0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp14) & (1'b0 == ap_block_pp0_stage1_subdone_grp14_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp2) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp12) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp9) & (1'b0 == ap_block_pp0_stage7_subdone_grp9_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_grp7) & (1'b0 == ap_block_pp0_stage6_subdone_grp7_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp5) & (1'b0 == ap_block_pp0_stage5_subdone_grp5_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp3) & (1'b0 == ap_block_pp0_stage4_subdone_grp3_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg) & (1'd1 == and_ln123_reg_1677)))) begin
        m_axi_gmem_0_AWVALID = 1'b1;
    end else begin
        m_axi_gmem_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp24_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp24) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp23_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp23) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp22_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp22) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp21_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp21) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp19_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp19) 
    & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp2) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp10_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp10) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp15_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp15) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)))) begin
        m_axi_gmem_0_BREADY = 1'b1;
    end else begin
        m_axi_gmem_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg) & (1'b0 == ap_block_pp0_stage4_01001_grp20) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg))) begin
        m_axi_gmem_0_WDATA = zext_ln133_2_fu_1572_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001_grp16) & (1'b0 == ap_block_pp0_stage2_subdone_grp16_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_WDATA = shl_ln132_2_reg_1872;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_WDATA = shl_ln130_2_reg_1862;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001_grp11) & (1'b0 == ap_block_pp0_stage0_subdone_grp11_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_WDATA = shl_ln129_2_reg_1831;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_01001_grp8) & (1'b0 == ap_block_pp0_stage7_subdone_grp8_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_WDATA = shl_ln128_2_reg_1810;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_01001_grp6) & (1'b0 == ap_block_pp0_stage6_subdone_grp6_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_WDATA = shl_ln126_2_reg_1794;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001_grp4) & (1'b0 == ap_block_pp0_stage5_subdone_grp4_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_WDATA = shl_ln125_3_reg_1763;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001_grp2) & (1'd1 == and_ln123_reg_1677))) begin
        m_axi_gmem_0_WDATA = shl_ln124_4_reg_1722;
    end else begin
        m_axi_gmem_0_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg) & (1'b0 == ap_block_pp0_stage4_01001_grp20) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg))) begin
        m_axi_gmem_0_WSTRB = shl_ln133_reg_1888;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001_grp16) & (1'b0 == ap_block_pp0_stage2_subdone_grp16_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_WSTRB = shl_ln132_reg_1867;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_WSTRB = shl_ln130_reg_1846;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001_grp11) & (1'b0 == ap_block_pp0_stage0_subdone_grp11_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_WSTRB = shl_ln129_reg_1826;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_01001_grp8) & (1'b0 == ap_block_pp0_stage7_subdone_grp8_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_WSTRB = shl_ln128_reg_1805;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_01001_grp6) & (1'b0 == ap_block_pp0_stage6_subdone_grp6_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_WSTRB = shl_ln126_reg_1753;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001_grp4) & (1'b0 == ap_block_pp0_stage5_subdone_grp4_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg))) begin
        m_axi_gmem_0_WSTRB = shl_ln125_1_reg_1738;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001_grp2) & (1'd1 == and_ln123_reg_1677))) begin
        m_axi_gmem_0_WSTRB = shl_ln124_2_reg_1697;
    end else begin
        m_axi_gmem_0_WSTRB = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp20) & (1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp11) & (1'b0 == ap_block_pp0_stage0_subdone_grp11_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp16) & (1'b0 == ap_block_pp0_stage2_subdone_grp16_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp8) & (1'b0 == ap_block_pp0_stage7_subdone_grp8_done_reg) 
    & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_grp6) & (1'b0 == ap_block_pp0_stage6_subdone_grp6_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp4) & (1'b0 == ap_block_pp0_stage5_subdone_grp4_done_reg) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp2) & (1'd1 == and_ln123_reg_1677)))) begin
        m_axi_gmem_0_WVALID = 1'b1;
    end else begin
        m_axi_gmem_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_ce0_local = 1'b1;
    end else begin
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345_ce0_local = 1'b1;
    end else begin
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346_ce0_local = 1'b1;
    end else begin
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347_ce0_local = 1'b1;
    end else begin
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348_ce0_local = 1'b1;
    end else begin
        pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter2_stage1) & (ap_idle_pp0_0to1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LD_2_fu_529_p5 = {{zext_ln123_3_fu_525_p1}, {zext_ln123_4_fu_489_p1[51:0]}};

assign add_ln118_1_fu_343_p2 = (ap_sig_allocacmp_indvar_flatten113_load + 13'd1);

assign add_ln118_fu_355_p2 = (ap_sig_allocacmp_x_load + 7'd1);

assign add_ln119_fu_414_p2 = (select_ln118_fu_367_p3 + 7'd1);

assign add_ln121_fu_399_p2 = (tmp_s_fu_387_p3 + zext_ln121_fu_395_p1);

assign add_ln123_1_fu_519_p2 = ($signed(sext_ln123_fu_515_p1) + $signed(select_ln123_fu_501_p3));

assign add_ln123_fu_463_p2 = ($signed(trunc_ln123_fu_451_p1) + $signed(6'd38));

assign add_ln124_1_fu_591_p2 = ($signed(sext_ln124_1_fu_587_p1) + $signed(boxes));

assign add_ln124_fu_718_p2 = ($signed(trunc_ln124_2_fu_708_p1) + $signed(11'd2040));

assign add_ln125_1_fu_913_p2 = (add_ln124_1_reg_1681 + 64'd2);

assign add_ln125_fu_1051_p2 = ($signed(trunc_ln125_3_fu_1041_p1) + $signed(11'd2040));

assign add_ln126_fu_942_p2 = (add_ln124_1_reg_1681 + 64'd4);

assign add_ln128_fu_1276_p2 = (add_ln124_1_reg_1681_pp0_iter1_reg + 64'd6);

assign add_ln129_fu_1336_p2 = (add_ln124_1_reg_1681_pp0_iter1_reg + 64'd8);

assign add_ln130_fu_1386_p2 = (add_ln124_1_reg_1681_pp0_iter1_reg + 64'd10);

assign add_ln132_fu_1445_p2 = (add_ln124_1_reg_1681_pp0_iter1_reg + 64'd12);

assign add_ln133_fu_1505_p2 = (add_ln124_1_reg_1681_pp0_iter1_reg + 64'd14);

assign add_ln135_fu_628_p2 = (inc_i11_load_reg_1664 + 32'd1);

assign and_ln123_fu_574_p2 = (phi_ln123_fu_568_p2 & icmp_ln123_fu_562_p2);

assign and_ln124_1_fu_842_p2 = (xor_ln124_1_fu_836_p2 & icmp_ln124_1_fu_712_p2);

assign and_ln124_fu_824_p2 = (xor_ln124_fu_818_p2 & icmp_ln124_2_fu_738_p2);

assign and_ln125_1_fu_1175_p2 = (xor_ln125_1_fu_1169_p2 & icmp_ln125_1_fu_1045_p2);

assign and_ln125_fu_1157_p2 = (xor_ln125_fu_1151_p2 & icmp_ln125_2_fu_1071_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001_grp11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((1'b1 == ap_block_state17_io_grp12) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg)) | ((1'b1 == ap_block_state17_io_grp11) & (1'b0 == ap_block_pp0_stage0_subdone_grp11_done_reg)) | ((1'b1 == ap_block_state17_pp0_stage0_iter2_grp10) & (1'b0 == ap_block_pp0_stage0_subdone_grp10_done_reg))));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp10 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage0_iter2_grp10) & (1'b0 == ap_block_pp0_stage0_subdone_grp10_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp11 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state17_io_grp11) & (1'b0 == ap_block_pp0_stage0_subdone_grp11_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp12 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state17_io_grp12) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((1'b1 == ap_block_state17_io_grp12) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg)) | ((1'b1 == ap_block_state17_io_grp11) & (1'b0 == ap_block_pp0_stage0_subdone_grp11_done_reg)) | ((1'b1 == ap_block_state17_pp0_stage0_iter2_grp10) & (1'b0 == ap_block_pp0_stage0_subdone_grp10_done_reg))));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp10 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage0_iter2_grp10) & (1'b0 == ap_block_pp0_stage0_subdone_grp10_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp11 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state17_io_grp11) & (1'b0 == ap_block_pp0_stage0_subdone_grp11_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp12 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state17_io_grp12) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg));
end

assign ap_block_pp0_stage1_01001_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001_grp13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage1_iter3_grp24) & (1'b0 == ap_block_pp0_stage1_subdone_grp24_done_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((1'b1 == ap_block_state18_io_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg)) | ((1'b1 == ap_block_state18_io_grp14) & (1'b0 == ap_block_pp0_stage1_subdone_grp14_done_reg)))));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp13 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state18_io_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp14 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state18_io_grp14) & (1'b0 == ap_block_pp0_stage1_subdone_grp14_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp24 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage1_iter3_grp24) & (1'b0 == ap_block_pp0_stage1_subdone_grp24_done_reg));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp24 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage1_iter3_grp24) & (1'b0 == ap_block_pp0_stage1_subdone_grp24_done_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((1'b1 == ap_block_state18_io_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg)) | ((1'b1 == ap_block_state18_io_grp14) & (1'b0 == ap_block_pp0_stage1_subdone_grp14_done_reg)))));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp13 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state18_io_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp14 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state18_io_grp14) & (1'b0 == ap_block_pp0_stage1_subdone_grp14_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp24 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage1_iter3_grp24) & (1'b0 == ap_block_pp0_stage1_subdone_grp24_done_reg));
end

assign ap_block_pp0_stage2_00001_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001_grp16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_io_grp1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_grp15 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage2_iter2_grp15) & (1'b0 == ap_block_pp0_stage2_subdone_grp15_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_grp16 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state19_io_grp16) & (1'b0 == ap_block_pp0_stage2_subdone_grp16_done_reg));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((1'b1 == ap_block_state19_io_grp16) & (1'b0 == ap_block_pp0_stage2_subdone_grp16_done_reg)) | ((1'b1 == ap_block_state19_pp0_stage2_iter2_grp15) & (1'b0 == ap_block_pp0_stage2_subdone_grp15_done_reg)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_io_grp1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg)));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_io_grp1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp15 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage2_iter2_grp15) & (1'b0 == ap_block_pp0_stage2_subdone_grp15_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp16 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state19_io_grp16) & (1'b0 == ap_block_pp0_stage2_subdone_grp16_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_01001_grp2 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage3_iter2_grp2));
end

assign ap_block_pp0_stage3_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_grp2 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state20_io_grp2) | (1'b1 == ap_block_state20_pp0_stage3_iter2_grp2))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state12_io_grp2)));
end

assign ap_block_pp0_stage3_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state20_io_grp2) | (1'b1 == ap_block_state20_pp0_stage3_iter2_grp2))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state12_io_grp2)));
end

assign ap_block_pp0_stage3_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001_grp20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_grp19 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage4_iter2_grp19) & (1'b0 == ap_block_pp0_stage4_subdone_grp19_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_grp20 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state21_io_grp20) & (1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_grp3 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state13_io_grp3) & (1'b0 == ap_block_pp0_stage4_subdone_grp3_done_reg));
end

assign ap_block_pp0_stage4_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((1'b1 == ap_block_state21_io_grp20) & (1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg)) | ((1'b1 == ap_block_state21_pp0_stage4_iter2_grp19) & (1'b0 == ap_block_pp0_stage4_subdone_grp19_done_reg)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state13_io_grp3) & (1'b0 == ap_block_pp0_stage4_subdone_grp3_done_reg)));
end

assign ap_block_pp0_stage4_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp19 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage4_iter2_grp19) & (1'b0 == ap_block_pp0_stage4_subdone_grp19_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp20 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state21_io_grp20) & (1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp3 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state13_io_grp3) & (1'b0 == ap_block_pp0_stage4_subdone_grp3_done_reg));
end

assign ap_block_pp0_stage5_01001_grp4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_grp21 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage5_iter2_grp21) & (1'b0 == ap_block_pp0_stage5_subdone_grp21_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_grp4 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state14_io_grp4) & (1'b0 == ap_block_pp0_stage5_subdone_grp4_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_grp5 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state14_io_grp5) & (1'b0 == ap_block_pp0_stage5_subdone_grp5_done_reg));
end

assign ap_block_pp0_stage5_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage5_iter2_grp21) & (1'b0 == ap_block_pp0_stage5_subdone_grp21_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state14_io_grp4) & (1'b0 == ap_block_pp0_stage5_subdone_grp4_done_reg)) | ((1'b1 == ap_block_state14_io_grp5) & (1'b0 == ap_block_pp0_stage5_subdone_grp5_done_reg)))));
end

assign ap_block_pp0_stage5_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp21 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage5_iter2_grp21) & (1'b0 == ap_block_pp0_stage5_subdone_grp21_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp4 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state14_io_grp4) & (1'b0 == ap_block_pp0_stage5_subdone_grp4_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp5 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state14_io_grp5) & (1'b0 == ap_block_pp0_stage5_subdone_grp5_done_reg));
end

assign ap_block_pp0_stage6_01001_grp6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001_grp22 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage6_iter2_grp22) & (1'b0 == ap_block_pp0_stage6_subdone_grp22_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_grp6 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state15_io_grp6) & (1'b0 == ap_block_pp0_stage6_subdone_grp6_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_grp7 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state15_io_grp7) & (1'b0 == ap_block_pp0_stage6_subdone_grp7_done_reg));
end

assign ap_block_pp0_stage6_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage6_iter2_grp22) & (1'b0 == ap_block_pp0_stage6_subdone_grp22_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state15_io_grp6) & (1'b0 == ap_block_pp0_stage6_subdone_grp6_done_reg)) | ((1'b1 == ap_block_state15_io_grp7) & (1'b0 == ap_block_pp0_stage6_subdone_grp7_done_reg)))));
end

assign ap_block_pp0_stage6_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp22 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage6_iter2_grp22) & (1'b0 == ap_block_pp0_stage6_subdone_grp22_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp6 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state15_io_grp6) & (1'b0 == ap_block_pp0_stage6_subdone_grp6_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp7 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state15_io_grp7) & (1'b0 == ap_block_pp0_stage6_subdone_grp7_done_reg));
end

assign ap_block_pp0_stage7_01001_grp8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage7_iter2_grp23) & (1'b0 == ap_block_pp0_stage7_subdone_grp23_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state16_io_grp9) & (1'b0 == ap_block_pp0_stage7_subdone_grp9_done_reg)) | ((1'b1 == ap_block_state16_io_grp8) & (1'b0 == ap_block_pp0_stage7_subdone_grp8_done_reg)))));
end

assign ap_block_pp0_stage7_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001_grp23 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage7_iter2_grp23) & (1'b0 == ap_block_pp0_stage7_subdone_grp23_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_grp8 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state16_io_grp8) & (1'b0 == ap_block_pp0_stage7_subdone_grp8_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_grp9 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state16_io_grp9) & (1'b0 == ap_block_pp0_stage7_subdone_grp9_done_reg));
end

assign ap_block_pp0_stage7_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage7_iter2_grp23) & (1'b0 == ap_block_pp0_stage7_subdone_grp23_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state16_io_grp9) & (1'b0 == ap_block_pp0_stage7_subdone_grp9_done_reg)) | ((1'b1 == ap_block_state16_io_grp8) & (1'b0 == ap_block_pp0_stage7_subdone_grp8_done_reg)))));
end

assign ap_block_pp0_stage7_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp23 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage7_iter2_grp23) & (1'b0 == ap_block_pp0_stage7_subdone_grp23_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp8 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state16_io_grp8) & (1'b0 == ap_block_pp0_stage7_subdone_grp8_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp9 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state16_io_grp9) & (1'b0 == ap_block_pp0_stage7_subdone_grp9_done_reg));
end

always @ (*) begin
    ap_block_state11_io_grp1 = ((m_axi_gmem_0_AWREADY == 1'b0) & (1'd1 == and_ln123_reg_1677));
end

always @ (*) begin
    ap_block_state12_io_grp2 = ((m_axi_gmem_0_WREADY == 1'b0) & (1'd1 == and_ln123_reg_1677));
end

always @ (*) begin
    ap_block_state13_io_grp3 = ((m_axi_gmem_0_AWREADY == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg));
end

always @ (*) begin
    ap_block_state14_io_grp4 = ((m_axi_gmem_0_WREADY == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg));
end

always @ (*) begin
    ap_block_state14_io_grp5 = ((m_axi_gmem_0_AWREADY == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg));
end

always @ (*) begin
    ap_block_state15_io_grp6 = ((m_axi_gmem_0_WREADY == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg));
end

always @ (*) begin
    ap_block_state15_io_grp7 = ((m_axi_gmem_0_AWREADY == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg));
end

always @ (*) begin
    ap_block_state16_io_grp8 = ((m_axi_gmem_0_WREADY == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg));
end

always @ (*) begin
    ap_block_state16_io_grp9 = ((m_axi_gmem_0_AWREADY == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg));
end

always @ (*) begin
    ap_block_state17_io_grp11 = ((m_axi_gmem_0_WREADY == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg));
end

always @ (*) begin
    ap_block_state17_io_grp12 = ((m_axi_gmem_0_AWREADY == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg));
end

always @ (*) begin
    ap_block_state17_pp0_stage0_iter2_grp10 = ((m_axi_gmem_0_BVALID == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg));
end

always @ (*) begin
    ap_block_state18_io_grp13 = ((m_axi_gmem_0_WREADY == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg));
end

always @ (*) begin
    ap_block_state18_io_grp14 = ((m_axi_gmem_0_AWREADY == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg));
end

always @ (*) begin
    ap_block_state19_io_grp16 = ((m_axi_gmem_0_WREADY == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg));
end

always @ (*) begin
    ap_block_state19_pp0_stage2_iter2_grp15 = ((m_axi_gmem_0_BVALID == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg));
end

always @ (*) begin
    ap_block_state20_io_grp2 = ((m_axi_gmem_0_AWREADY == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg));
end

always @ (*) begin
    ap_block_state20_pp0_stage3_iter2_grp2 = ((m_axi_gmem_0_BVALID == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter1_reg));
end

always @ (*) begin
    ap_block_state21_io_grp20 = ((m_axi_gmem_0_WREADY == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg));
end

always @ (*) begin
    ap_block_state21_pp0_stage4_iter2_grp19 = ((m_axi_gmem_0_BVALID == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg));
end

always @ (*) begin
    ap_block_state22_pp0_stage5_iter2_grp21 = ((m_axi_gmem_0_BVALID == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg));
end

always @ (*) begin
    ap_block_state23_pp0_stage6_iter2_grp22 = ((m_axi_gmem_0_BVALID == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg));
end

always @ (*) begin
    ap_block_state24_pp0_stage7_iter2_grp23 = ((m_axi_gmem_0_BVALID == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg));
end

always @ (*) begin
    ap_block_state26_pp0_stage1_iter3_grp24 = ((m_axi_gmem_0_BVALID == 1'b0) & (1'd1 == and_ln123_reg_1677_pp0_iter2_reg));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign ap_ready = ap_ready_sig;

assign ashr_ln124_fu_766_p2 = $signed(select_ln124_fu_694_p3) >>> zext_ln124_2_fu_762_p1;

assign ashr_ln125_fu_1099_p2 = $signed(select_ln125_fu_1021_p3) >>> zext_ln125_2_fu_1095_p1;

assign bitcast_ln726_1_fu_638_p1 = reg_310;

assign bitcast_ln726_3_fu_971_p1 = reg_310;

assign grp_fu_302_p0 = LD_2_reg_1659;

assign icmp_ln118_fu_337_p2 = ((ap_sig_allocacmp_indvar_flatten113_load == 13'd4096) ? 1'b1 : 1'b0);

assign icmp_ln119_fu_361_p2 = ((ap_sig_allocacmp_y_load == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln123_fu_562_p2 = (($signed(tmp_25_fu_553_p4) < $signed(27'd1)) ? 1'b1 : 1'b0);

assign icmp_ln124_1_fu_712_p2 = (($signed(sub_ln124_1_fu_702_p2) > $signed(12'd8)) ? 1'b1 : 1'b0);

assign icmp_ln124_2_fu_738_p2 = ((sub_ln124_1_fu_702_p2 == 12'd8) ? 1'b1 : 1'b0);

assign icmp_ln124_3_fu_748_p2 = ((select_ln124_1_fu_730_p3 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln124_4_fu_794_p2 = ((tmp_27_fu_784_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln124_fu_646_p2 = ((trunc_ln124_fu_642_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln125_1_fu_1045_p2 = (($signed(sub_ln125_1_fu_1035_p2) > $signed(12'd8)) ? 1'b1 : 1'b0);

assign icmp_ln125_2_fu_1071_p2 = ((sub_ln125_1_fu_1035_p2 == 12'd8) ? 1'b1 : 1'b0);

assign icmp_ln125_3_fu_1081_p2 = ((select_ln125_1_fu_1063_p3 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln125_4_fu_1127_p2 = ((tmp_29_fu_1117_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_1029_p2 = ((trunc_ln125_1_fu_975_p1 == 63'd0) ? 1'b1 : 1'b0);

assign inc_i11_out = inc_i11_load_reg_1664_pp0_iter1_reg;

assign lshr_ln_fu_479_p4 = {{shl_ln123_fu_473_p2[63:1]}};

assign m_axi_gmem_0_ARADDR = 64'd0;

assign m_axi_gmem_0_ARBURST = 2'd0;

assign m_axi_gmem_0_ARCACHE = 4'd0;

assign m_axi_gmem_0_ARID = 1'd0;

assign m_axi_gmem_0_ARLEN = 32'd0;

assign m_axi_gmem_0_ARLOCK = 2'd0;

assign m_axi_gmem_0_ARPROT = 3'd0;

assign m_axi_gmem_0_ARQOS = 4'd0;

assign m_axi_gmem_0_ARREGION = 4'd0;

assign m_axi_gmem_0_ARSIZE = 3'd0;

assign m_axi_gmem_0_ARUSER = 1'd0;

assign m_axi_gmem_0_ARVALID = 1'b0;

assign m_axi_gmem_0_AWBURST = 2'd0;

assign m_axi_gmem_0_AWCACHE = 4'd0;

assign m_axi_gmem_0_AWID = 1'd0;

assign m_axi_gmem_0_AWLEN = 64'd1;

assign m_axi_gmem_0_AWLOCK = 2'd0;

assign m_axi_gmem_0_AWPROT = 3'd0;

assign m_axi_gmem_0_AWQOS = 4'd0;

assign m_axi_gmem_0_AWREGION = 4'd0;

assign m_axi_gmem_0_AWSIZE = 3'd0;

assign m_axi_gmem_0_AWUSER = 1'd0;

assign m_axi_gmem_0_RREADY = 1'b0;

assign m_axi_gmem_0_WID = 1'd0;

assign m_axi_gmem_0_WLAST = 1'b0;

assign m_axi_gmem_0_WUSER = 1'd0;

assign not_icmp_ln123_fu_548_p2 = ((score_reg_1653 != 15'd0) ? 1'b1 : 1'b0);

assign or_ln124_fu_830_p2 = (icmp_ln124_fu_646_p2 | icmp_ln124_2_fu_738_p2);

assign or_ln125_fu_1163_p2 = (icmp_ln125_fu_1029_p2 | icmp_ln125_2_fu_1071_p2);

assign phi_ln123_fu_568_p2 = (not_icmp_ln123_fu_548_p2 & grp_fu_302_p2);

assign pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_address0 = zext_ln121_1_fu_405_p1;

assign pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_ce0 = pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_ce0_local;

assign pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345_address0 = pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2190_reg_1628_pp0_iter1_reg;

assign pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345_ce0 = pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345_ce0_local;

assign pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346_address0 = pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2191_reg_1633_pp0_iter1_reg;

assign pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346_ce0 = pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346_ce0_local;

assign pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347_address0 = pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2192_reg_1638_pp0_iter1_reg;

assign pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347_ce0 = pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347_ce0_local;

assign pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348_address0 = pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2193_reg_1643_pp0_iter1_reg;

assign pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348_ce0 = pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348_ce0_local;

assign select_ln118_1_fu_375_p3 = ((icmp_ln119_fu_361_p2[0:0] == 1'b1) ? add_ln118_fu_355_p2 : ap_sig_allocacmp_x_load);

assign select_ln118_fu_367_p3 = ((icmp_ln119_fu_361_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_y_load);

assign select_ln123_fu_501_p3 = ((tmp_fu_493_p3[0:0] == 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln124_1_fu_730_p3 = ((icmp_ln124_1_fu_712_p2[0:0] == 1'b1) ? add_ln124_fu_718_p2 : sub_ln124_2_fu_724_p2);

assign select_ln124_1cast_fu_800_p1 = select_ln124_1_fu_730_p3;

assign select_ln124_4_fu_754_p3 = ((tmp_26_fu_652_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln124_fu_694_p3 = ((tmp_26_fu_652_p3[0:0] == 1'b1) ? sub_ln124_fu_688_p2 : zext_ln124_5_fu_684_p1);

assign select_ln125_1_fu_1063_p3 = ((icmp_ln125_1_fu_1045_p2[0:0] == 1'b1) ? add_ln125_fu_1051_p2 : sub_ln125_2_fu_1057_p2);

assign select_ln125_1cast_fu_1133_p1 = select_ln125_1_fu_1063_p3;

assign select_ln125_4_fu_1087_p3 = ((tmp_28_fu_979_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln125_fu_1021_p3 = ((tmp_28_fu_979_p3[0:0] == 1'b1) ? sub_ln125_fu_1015_p2 : zext_ln125_5_fu_1011_p1);

assign sext_ln123_fu_515_p1 = $signed(sub_ln123_fu_509_p2);

assign sext_ln124_1_fu_587_p1 = $signed(shl_ln124_1_fu_580_p3);

assign sext_ln124_2_fu_903_p1 = $signed(trunc_ln124_6_reg_1702);

assign sext_ln125_1_fu_1236_p1 = $signed(trunc_ln125_6_reg_1743);

assign sext_ln126_fu_1266_p1 = $signed(trunc_ln126_1_reg_1758);

assign sext_ln128_fu_1326_p1 = $signed(trunc_ln128_1_reg_1815);

assign sext_ln129_fu_1415_p1 = $signed(trunc_ln129_1_reg_1836);

assign sext_ln130_fu_1495_p1 = $signed(trunc_ln130_1_reg_1851);

assign sext_ln132_fu_1552_p1 = $signed(trunc_ln132_1_reg_1877);

assign sext_ln133_fu_1562_p1 = $signed(trunc_ln133_1_reg_1898);

assign shl_ln123_fu_473_p2 = zext_ln123_1_fu_459_p1 << zext_ln123_2_fu_469_p1;

assign shl_ln124_1_fu_580_p3 = {{inc_i11_load_reg_1664}, {4'd0}};

assign shl_ln124_2_fu_604_p2 = 16'd3 << zext_ln124_4_fu_600_p1;

assign shl_ln124_3_fu_886_p3 = {{trunc_ln124_7_reg_1692}, {3'd0}};

assign shl_ln124_4_fu_897_p2 = zext_ln124_3_fu_882_p1 << zext_ln124_7_fu_893_p1;

assign shl_ln124_fu_804_p2 = trunc_ln124_3_fu_744_p1 << select_ln124_1cast_fu_800_p1;

assign shl_ln125_1_fu_926_p2 = 16'd3 << zext_ln125_4_fu_922_p1;

assign shl_ln125_2_fu_1219_p3 = {{trunc_ln125_8_reg_1733}, {3'd0}};

assign shl_ln125_3_fu_1230_p2 = zext_ln125_3_fu_1215_p1 << zext_ln125_7_fu_1226_p1;

assign shl_ln125_fu_1137_p2 = trunc_ln125_4_fu_1077_p1 << select_ln125_1cast_fu_1133_p1;

assign shl_ln126_1_fu_1249_p3 = {{trunc_ln126_reg_1748}, {3'd0}};

assign shl_ln126_2_fu_1260_p2 = zext_ln126_fu_1246_p1 << zext_ln126_2_fu_1256_p1;

assign shl_ln126_fu_955_p2 = 16'd3 << zext_ln126_1_fu_951_p1;

assign shl_ln128_1_fu_1298_p3 = {{trunc_ln128_fu_1284_p1}, {3'd0}};

assign shl_ln128_2_fu_1310_p2 = zext_ln128_fu_1281_p1 << zext_ln128_2_fu_1306_p1;

assign shl_ln128_fu_1292_p2 = 16'd3 << zext_ln128_1_fu_1288_p1;

assign shl_ln129_1_fu_1358_p3 = {{trunc_ln129_fu_1344_p1}, {3'd0}};

assign shl_ln129_2_fu_1370_p2 = zext_ln129_fu_1341_p1 << zext_ln129_2_fu_1366_p1;

assign shl_ln129_fu_1352_p2 = 16'd3 << zext_ln129_1_fu_1348_p1;

assign shl_ln130_1_fu_1428_p3 = {{trunc_ln130_reg_1841}, {3'd0}};

assign shl_ln130_2_fu_1439_p2 = zext_ln130_fu_1425_p1 << zext_ln130_2_fu_1435_p1;

assign shl_ln130_fu_1399_p2 = 16'd3 << zext_ln130_1_fu_1395_p1;

assign shl_ln132_1_fu_1467_p3 = {{trunc_ln132_fu_1453_p1}, {3'd0}};

assign shl_ln132_2_fu_1479_p2 = zext_ln132_fu_1450_p1 << zext_ln132_2_fu_1475_p1;

assign shl_ln132_fu_1461_p2 = 16'd3 << zext_ln132_1_fu_1457_p1;

assign shl_ln133_1_fu_1524_p3 = {{trunc_ln133_fu_1510_p1}, {3'd0}};

assign shl_ln133_2_fu_1536_p2 = 121'd1 << zext_ln133_1_fu_1532_p1;

assign shl_ln133_fu_1518_p2 = 16'd1 << zext_ln133_fu_1514_p1;

assign storemerge4_i1_fu_858_p10 = {{{icmp_ln124_fu_646_p2}, {and_ln124_fu_824_p2}}, {and_ln124_1_fu_842_p2}};

assign storemerge4_i1_fu_858_p6 = ((icmp_ln124_3_fu_748_p2[0:0] == 1'b1) ? trunc_ln124_4_fu_772_p1 : select_ln124_4_fu_754_p3);

assign storemerge4_i1_fu_858_p8 = ((icmp_ln124_4_fu_794_p2[0:0] == 1'b1) ? shl_ln124_fu_804_p2 : 16'd0);

assign storemerge4_i1_fu_858_p9 = 'bx;

assign storemerge4_i2_fu_1191_p10 = {{{icmp_ln125_fu_1029_p2}, {and_ln125_fu_1157_p2}}, {and_ln125_1_fu_1175_p2}};

assign storemerge4_i2_fu_1191_p6 = ((icmp_ln125_3_fu_1081_p2[0:0] == 1'b1) ? trunc_ln125_5_fu_1105_p1 : select_ln125_4_fu_1087_p3);

assign storemerge4_i2_fu_1191_p8 = ((icmp_ln125_4_fu_1127_p2[0:0] == 1'b1) ? shl_ln125_fu_1137_p2 : 16'd0);

assign storemerge4_i2_fu_1191_p9 = 'bx;

assign sub_ln123_fu_509_p2 = ($signed(4'd8) - $signed(trunc_ln123_1_fu_455_p1));

assign sub_ln124_1_fu_702_p2 = (12'd1075 - zext_ln124_fu_668_p1);

assign sub_ln124_2_fu_724_p2 = (11'd8 - trunc_ln124_2_fu_708_p1);

assign sub_ln124_fu_688_p2 = (54'd0 - zext_ln124_5_fu_684_p1);

assign sub_ln125_1_fu_1035_p2 = (12'd1075 - zext_ln125_fu_995_p1);

assign sub_ln125_2_fu_1057_p2 = (11'd8 - trunc_ln125_3_fu_1041_p1);

assign sub_ln125_fu_1015_p2 = (54'd0 - zext_ln125_5_fu_1011_p1);

assign tmp_10_fu_443_p1 = pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_q0;

assign tmp_15_fu_660_p3 = {{bitcast_ln726_1_fu_638_p1[62:52]}};

assign tmp_22_fu_987_p3 = {{bitcast_ln726_3_fu_971_p1[62:52]}};

assign tmp_25_fu_553_p4 = {{inc_i11_load_reg_1664[31:5]}};

assign tmp_26_fu_652_p3 = bitcast_ln726_1_fu_638_p1[32'd63];

assign tmp_27_fu_784_p4 = {{select_ln124_1_fu_730_p3[10:4]}};

assign tmp_28_fu_979_p3 = bitcast_ln726_3_fu_971_p1[32'd63];

assign tmp_29_fu_1117_p4 = {{select_ln125_1_fu_1063_p3[10:4]}};

assign tmp_fu_493_p3 = shl_ln123_fu_473_p2[32'd54];

assign tmp_s_fu_387_p3 = {{trunc_ln121_fu_383_p1}, {6'd0}};

assign trunc_ln121_fu_383_p1 = select_ln118_1_fu_375_p3[5:0];

assign trunc_ln123_1_fu_455_p1 = tmp_10_fu_443_p3[3:0];

assign trunc_ln123_fu_451_p1 = tmp_10_fu_443_p3[5:0];

assign trunc_ln124_1_fu_672_p1 = bitcast_ln726_1_fu_638_p1[51:0];

assign trunc_ln124_2_fu_708_p1 = sub_ln124_1_fu_702_p2[10:0];

assign trunc_ln124_3_fu_744_p1 = select_ln124_fu_694_p3[15:0];

assign trunc_ln124_4_fu_772_p1 = ashr_ln124_fu_766_p2[15:0];

assign trunc_ln124_7_fu_596_p1 = add_ln124_1_fu_591_p2[3:0];

assign trunc_ln124_fu_642_p1 = bitcast_ln726_1_fu_638_p1[62:0];

assign trunc_ln125_1_fu_975_p1 = bitcast_ln726_3_fu_971_p1[62:0];

assign trunc_ln125_2_fu_999_p1 = bitcast_ln726_3_fu_971_p1[51:0];

assign trunc_ln125_3_fu_1041_p1 = sub_ln125_1_fu_1035_p2[10:0];

assign trunc_ln125_4_fu_1077_p1 = select_ln125_fu_1021_p3[15:0];

assign trunc_ln125_5_fu_1105_p1 = ashr_ln125_fu_1099_p2[15:0];

assign trunc_ln125_8_fu_918_p1 = add_ln125_1_fu_913_p2[3:0];

assign trunc_ln125_fu_620_p1 = select_ln118_reg_1613[5:0];

assign trunc_ln126_fu_947_p1 = add_ln126_fu_942_p2[3:0];

assign trunc_ln128_fu_1284_p1 = add_ln128_fu_1276_p2[3:0];

assign trunc_ln129_fu_1344_p1 = add_ln129_fu_1336_p2[3:0];

assign trunc_ln130_fu_1391_p1 = add_ln130_fu_1386_p2[3:0];

assign trunc_ln132_fu_1453_p1 = add_ln132_fu_1445_p2[3:0];

assign trunc_ln133_fu_1510_p1 = add_ln133_fu_1505_p2[3:0];

assign xor_ln124_1_fu_836_p2 = (or_ln124_fu_830_p2 ^ 1'd1);

assign xor_ln124_fu_818_p2 = (icmp_ln124_fu_646_p2 ^ 1'd1);

assign xor_ln125_1_fu_1169_p2 = (or_ln125_fu_1163_p2 ^ 1'd1);

assign xor_ln125_fu_1151_p2 = (icmp_ln125_fu_1029_p2 ^ 1'd1);

assign zext_ln121_1_fu_405_p1 = add_ln121_fu_399_p2;

assign zext_ln121_fu_395_p1 = select_ln118_fu_367_p3;

assign zext_ln123_1_fu_459_p1 = pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_q0;

assign zext_ln123_2_fu_469_p1 = add_ln123_fu_463_p2;

assign zext_ln123_3_fu_525_p1 = add_ln123_1_fu_519_p2;

assign zext_ln123_4_fu_489_p1 = lshr_ln_fu_479_p4;

assign zext_ln124_1_fu_435_p1 = trunc_ln121_reg_1618;

assign zext_ln124_2_fu_762_p1 = select_ln124_1_fu_730_p3;

assign zext_ln124_3_fu_882_p1 = storemerge4_i1_fu_858_p11;

assign zext_ln124_4_fu_600_p1 = trunc_ln124_7_fu_596_p1;

assign zext_ln124_5_cast_fu_676_p3 = {{1'd1}, {trunc_ln124_1_fu_672_p1}};

assign zext_ln124_5_fu_684_p1 = zext_ln124_5_cast_fu_676_p3;

assign zext_ln124_7_fu_893_p1 = shl_ln124_3_fu_886_p3;

assign zext_ln124_fu_668_p1 = tmp_15_fu_660_p3;

assign zext_ln125_1_fu_623_p1 = trunc_ln125_fu_620_p1;

assign zext_ln125_2_fu_1095_p1 = select_ln125_1_fu_1063_p3;

assign zext_ln125_3_fu_1215_p1 = storemerge4_i2_fu_1191_p11;

assign zext_ln125_4_fu_922_p1 = trunc_ln125_8_fu_918_p1;

assign zext_ln125_5_cast_fu_1003_p3 = {{1'd1}, {trunc_ln125_2_fu_999_p1}};

assign zext_ln125_5_fu_1011_p1 = zext_ln125_5_cast_fu_1003_p3;

assign zext_ln125_7_fu_1226_p1 = shl_ln125_2_fu_1219_p3;

assign zext_ln125_fu_995_p1 = tmp_22_fu_987_p3;

assign zext_ln126_1_fu_951_p1 = trunc_ln126_fu_947_p1;

assign zext_ln126_2_fu_1256_p1 = shl_ln126_1_fu_1249_p3;

assign zext_ln126_fu_1246_p1 = pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2194_reg_1774;

assign zext_ln128_1_fu_1288_p1 = trunc_ln128_fu_1284_p1;

assign zext_ln128_2_fu_1306_p1 = shl_ln128_1_fu_1298_p3;

assign zext_ln128_fu_1281_p1 = pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2195_reg_1779;

assign zext_ln129_1_fu_1348_p1 = trunc_ln129_fu_1344_p1;

assign zext_ln129_2_fu_1366_p1 = shl_ln129_1_fu_1358_p3;

assign zext_ln129_fu_1341_p1 = pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2196_reg_1784;

assign zext_ln130_1_fu_1395_p1 = trunc_ln130_fu_1391_p1;

assign zext_ln130_2_fu_1435_p1 = shl_ln130_1_fu_1428_p3;

assign zext_ln130_fu_1425_p1 = pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2197_reg_1789;

assign zext_ln132_1_fu_1457_p1 = trunc_ln132_fu_1453_p1;

assign zext_ln132_2_fu_1475_p1 = shl_ln132_1_fu_1467_p3;

assign zext_ln132_fu_1450_p1 = score_reg_1653_pp0_iter1_reg;

assign zext_ln133_1_fu_1532_p1 = shl_ln133_1_fu_1524_p3;

assign zext_ln133_2_fu_1572_p1 = shl_ln133_2_reg_1893;

assign zext_ln133_fu_1514_p1 = trunc_ln133_fu_1510_p1;

endmodule //pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2
