// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ethernet_axi_splitter,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku040-ffva1156-2-e,HLS_INPUT_CLOCK=3.300000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.601000,HLS_SYN_LAT=3,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1772,HLS_SYN_LUT=1622,HLS_VERSION=2018_3}" *)

module ethernet_axi_splitter (
        ap_clk,
        ap_rst_n,
        data_in_TDATA,
        data_in_TVALID,
        data_in_TREADY,
        data_in_TKEEP,
        data_in_TLAST,
        ethernet_axi_0_TDATA,
        ethernet_axi_0_TVALID,
        ethernet_axi_0_TREADY,
        ethernet_axi_0_TKEEP,
        ethernet_axi_0_TLAST,
        ethernet_axi_1_TDATA,
        ethernet_axi_1_TVALID,
        ethernet_axi_1_TREADY,
        ethernet_axi_1_TKEEP,
        ethernet_axi_1_TLAST,
        ethernet_axi_2_TDATA,
        ethernet_axi_2_TVALID,
        ethernet_axi_2_TREADY,
        ethernet_axi_2_TKEEP,
        ethernet_axi_2_TLAST,
        ethernet_axi_3_TDATA,
        ethernet_axi_3_TVALID,
        ethernet_axi_3_TREADY,
        ethernet_axi_3_TKEEP,
        ethernet_axi_3_TLAST,
        ethernet_axi_4_TDATA,
        ethernet_axi_4_TVALID,
        ethernet_axi_4_TREADY,
        ethernet_axi_4_TKEEP,
        ethernet_axi_4_TLAST,
        ethernet_axi_5_TDATA,
        ethernet_axi_5_TVALID,
        ethernet_axi_5_TREADY,
        ethernet_axi_5_TKEEP,
        ethernet_axi_5_TLAST,
        ethernet_axi_6_TDATA,
        ethernet_axi_6_TVALID,
        ethernet_axi_6_TREADY,
        ethernet_axi_6_TKEEP,
        ethernet_axi_6_TLAST,
        ethernet_axi_7_TDATA,
        ethernet_axi_7_TVALID,
        ethernet_axi_7_TREADY,
        ethernet_axi_7_TKEEP,
        ethernet_axi_7_TLAST,
        data_out_TDATA,
        data_out_TVALID,
        data_out_TREADY,
        data_out_TKEEP,
        data_out_TLAST,
        my_mac_address_V
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst_n;
input  [63:0] data_in_TDATA;
input   data_in_TVALID;
output   data_in_TREADY;
input  [7:0] data_in_TKEEP;
input  [0:0] data_in_TLAST;
output  [63:0] ethernet_axi_0_TDATA;
output   ethernet_axi_0_TVALID;
input   ethernet_axi_0_TREADY;
output  [7:0] ethernet_axi_0_TKEEP;
output  [0:0] ethernet_axi_0_TLAST;
output  [63:0] ethernet_axi_1_TDATA;
output   ethernet_axi_1_TVALID;
input   ethernet_axi_1_TREADY;
output  [7:0] ethernet_axi_1_TKEEP;
output  [0:0] ethernet_axi_1_TLAST;
output  [63:0] ethernet_axi_2_TDATA;
output   ethernet_axi_2_TVALID;
input   ethernet_axi_2_TREADY;
output  [7:0] ethernet_axi_2_TKEEP;
output  [0:0] ethernet_axi_2_TLAST;
output  [63:0] ethernet_axi_3_TDATA;
output   ethernet_axi_3_TVALID;
input   ethernet_axi_3_TREADY;
output  [7:0] ethernet_axi_3_TKEEP;
output  [0:0] ethernet_axi_3_TLAST;
output  [63:0] ethernet_axi_4_TDATA;
output   ethernet_axi_4_TVALID;
input   ethernet_axi_4_TREADY;
output  [7:0] ethernet_axi_4_TKEEP;
output  [0:0] ethernet_axi_4_TLAST;
output  [63:0] ethernet_axi_5_TDATA;
output   ethernet_axi_5_TVALID;
input   ethernet_axi_5_TREADY;
output  [7:0] ethernet_axi_5_TKEEP;
output  [0:0] ethernet_axi_5_TLAST;
output  [63:0] ethernet_axi_6_TDATA;
output   ethernet_axi_6_TVALID;
input   ethernet_axi_6_TREADY;
output  [7:0] ethernet_axi_6_TKEEP;
output  [0:0] ethernet_axi_6_TLAST;
output  [63:0] ethernet_axi_7_TDATA;
output   ethernet_axi_7_TVALID;
input   ethernet_axi_7_TREADY;
output  [7:0] ethernet_axi_7_TKEEP;
output  [0:0] ethernet_axi_7_TLAST;
output  [63:0] data_out_TDATA;
output   data_out_TVALID;
input   data_out_TREADY;
output  [7:0] data_out_TKEEP;
output  [0:0] data_out_TLAST;
input  [47:0] my_mac_address_V;

reg data_in_TREADY;

 reg    ap_rst_n_inv;
reg   [63:0] ethernet_axi_0_V_data_V_1_data_out;
reg    ethernet_axi_0_V_data_V_1_vld_in;
wire    ethernet_axi_0_V_data_V_1_vld_out;
wire    ethernet_axi_0_V_data_V_1_ack_in;
wire    ethernet_axi_0_V_data_V_1_ack_out;
reg   [63:0] ethernet_axi_0_V_data_V_1_payload_A;
reg   [63:0] ethernet_axi_0_V_data_V_1_payload_B;
reg    ethernet_axi_0_V_data_V_1_sel_rd;
reg    ethernet_axi_0_V_data_V_1_sel_wr;
wire    ethernet_axi_0_V_data_V_1_sel;
wire    ethernet_axi_0_V_data_V_1_load_A;
wire    ethernet_axi_0_V_data_V_1_load_B;
reg   [1:0] ethernet_axi_0_V_data_V_1_state;
wire    ethernet_axi_0_V_data_V_1_state_cmp_full;
reg   [7:0] ethernet_axi_0_V_keep_V_1_data_out;
reg    ethernet_axi_0_V_keep_V_1_vld_in;
wire    ethernet_axi_0_V_keep_V_1_vld_out;
wire    ethernet_axi_0_V_keep_V_1_ack_in;
wire    ethernet_axi_0_V_keep_V_1_ack_out;
reg   [7:0] ethernet_axi_0_V_keep_V_1_payload_A;
reg   [7:0] ethernet_axi_0_V_keep_V_1_payload_B;
reg    ethernet_axi_0_V_keep_V_1_sel_rd;
reg    ethernet_axi_0_V_keep_V_1_sel_wr;
wire    ethernet_axi_0_V_keep_V_1_sel;
wire    ethernet_axi_0_V_keep_V_1_load_A;
wire    ethernet_axi_0_V_keep_V_1_load_B;
reg   [1:0] ethernet_axi_0_V_keep_V_1_state;
wire    ethernet_axi_0_V_keep_V_1_state_cmp_full;
reg   [0:0] ethernet_axi_0_V_last_V_1_data_out;
reg    ethernet_axi_0_V_last_V_1_vld_in;
wire    ethernet_axi_0_V_last_V_1_vld_out;
wire    ethernet_axi_0_V_last_V_1_ack_in;
wire    ethernet_axi_0_V_last_V_1_ack_out;
reg   [0:0] ethernet_axi_0_V_last_V_1_payload_A;
reg   [0:0] ethernet_axi_0_V_last_V_1_payload_B;
reg    ethernet_axi_0_V_last_V_1_sel_rd;
reg    ethernet_axi_0_V_last_V_1_sel_wr;
wire    ethernet_axi_0_V_last_V_1_sel;
wire    ethernet_axi_0_V_last_V_1_load_A;
wire    ethernet_axi_0_V_last_V_1_load_B;
reg   [1:0] ethernet_axi_0_V_last_V_1_state;
wire    ethernet_axi_0_V_last_V_1_state_cmp_full;
reg   [63:0] ethernet_axi_1_V_data_V_1_data_out;
reg    ethernet_axi_1_V_data_V_1_vld_in;
wire    ethernet_axi_1_V_data_V_1_vld_out;
wire    ethernet_axi_1_V_data_V_1_ack_in;
wire    ethernet_axi_1_V_data_V_1_ack_out;
reg   [63:0] ethernet_axi_1_V_data_V_1_payload_A;
reg   [63:0] ethernet_axi_1_V_data_V_1_payload_B;
reg    ethernet_axi_1_V_data_V_1_sel_rd;
reg    ethernet_axi_1_V_data_V_1_sel_wr;
wire    ethernet_axi_1_V_data_V_1_sel;
wire    ethernet_axi_1_V_data_V_1_load_A;
wire    ethernet_axi_1_V_data_V_1_load_B;
reg   [1:0] ethernet_axi_1_V_data_V_1_state;
wire    ethernet_axi_1_V_data_V_1_state_cmp_full;
reg   [7:0] ethernet_axi_1_V_keep_V_1_data_out;
reg    ethernet_axi_1_V_keep_V_1_vld_in;
wire    ethernet_axi_1_V_keep_V_1_vld_out;
wire    ethernet_axi_1_V_keep_V_1_ack_in;
wire    ethernet_axi_1_V_keep_V_1_ack_out;
reg   [7:0] ethernet_axi_1_V_keep_V_1_payload_A;
reg   [7:0] ethernet_axi_1_V_keep_V_1_payload_B;
reg    ethernet_axi_1_V_keep_V_1_sel_rd;
reg    ethernet_axi_1_V_keep_V_1_sel_wr;
wire    ethernet_axi_1_V_keep_V_1_sel;
wire    ethernet_axi_1_V_keep_V_1_load_A;
wire    ethernet_axi_1_V_keep_V_1_load_B;
reg   [1:0] ethernet_axi_1_V_keep_V_1_state;
wire    ethernet_axi_1_V_keep_V_1_state_cmp_full;
reg   [0:0] ethernet_axi_1_V_last_V_1_data_out;
reg    ethernet_axi_1_V_last_V_1_vld_in;
wire    ethernet_axi_1_V_last_V_1_vld_out;
wire    ethernet_axi_1_V_last_V_1_ack_in;
wire    ethernet_axi_1_V_last_V_1_ack_out;
reg   [0:0] ethernet_axi_1_V_last_V_1_payload_A;
reg   [0:0] ethernet_axi_1_V_last_V_1_payload_B;
reg    ethernet_axi_1_V_last_V_1_sel_rd;
reg    ethernet_axi_1_V_last_V_1_sel_wr;
wire    ethernet_axi_1_V_last_V_1_sel;
wire    ethernet_axi_1_V_last_V_1_load_A;
wire    ethernet_axi_1_V_last_V_1_load_B;
reg   [1:0] ethernet_axi_1_V_last_V_1_state;
wire    ethernet_axi_1_V_last_V_1_state_cmp_full;
reg   [63:0] ethernet_axi_2_V_data_V_1_data_out;
reg    ethernet_axi_2_V_data_V_1_vld_in;
wire    ethernet_axi_2_V_data_V_1_vld_out;
wire    ethernet_axi_2_V_data_V_1_ack_in;
wire    ethernet_axi_2_V_data_V_1_ack_out;
reg   [63:0] ethernet_axi_2_V_data_V_1_payload_A;
reg   [63:0] ethernet_axi_2_V_data_V_1_payload_B;
reg    ethernet_axi_2_V_data_V_1_sel_rd;
reg    ethernet_axi_2_V_data_V_1_sel_wr;
wire    ethernet_axi_2_V_data_V_1_sel;
wire    ethernet_axi_2_V_data_V_1_load_A;
wire    ethernet_axi_2_V_data_V_1_load_B;
reg   [1:0] ethernet_axi_2_V_data_V_1_state;
wire    ethernet_axi_2_V_data_V_1_state_cmp_full;
reg   [7:0] ethernet_axi_2_V_keep_V_1_data_out;
reg    ethernet_axi_2_V_keep_V_1_vld_in;
wire    ethernet_axi_2_V_keep_V_1_vld_out;
wire    ethernet_axi_2_V_keep_V_1_ack_in;
wire    ethernet_axi_2_V_keep_V_1_ack_out;
reg   [7:0] ethernet_axi_2_V_keep_V_1_payload_A;
reg   [7:0] ethernet_axi_2_V_keep_V_1_payload_B;
reg    ethernet_axi_2_V_keep_V_1_sel_rd;
reg    ethernet_axi_2_V_keep_V_1_sel_wr;
wire    ethernet_axi_2_V_keep_V_1_sel;
wire    ethernet_axi_2_V_keep_V_1_load_A;
wire    ethernet_axi_2_V_keep_V_1_load_B;
reg   [1:0] ethernet_axi_2_V_keep_V_1_state;
wire    ethernet_axi_2_V_keep_V_1_state_cmp_full;
reg   [0:0] ethernet_axi_2_V_last_V_1_data_out;
reg    ethernet_axi_2_V_last_V_1_vld_in;
wire    ethernet_axi_2_V_last_V_1_vld_out;
wire    ethernet_axi_2_V_last_V_1_ack_in;
wire    ethernet_axi_2_V_last_V_1_ack_out;
reg   [0:0] ethernet_axi_2_V_last_V_1_payload_A;
reg   [0:0] ethernet_axi_2_V_last_V_1_payload_B;
reg    ethernet_axi_2_V_last_V_1_sel_rd;
reg    ethernet_axi_2_V_last_V_1_sel_wr;
wire    ethernet_axi_2_V_last_V_1_sel;
wire    ethernet_axi_2_V_last_V_1_load_A;
wire    ethernet_axi_2_V_last_V_1_load_B;
reg   [1:0] ethernet_axi_2_V_last_V_1_state;
wire    ethernet_axi_2_V_last_V_1_state_cmp_full;
reg   [63:0] ethernet_axi_3_V_data_V_1_data_out;
reg    ethernet_axi_3_V_data_V_1_vld_in;
wire    ethernet_axi_3_V_data_V_1_vld_out;
wire    ethernet_axi_3_V_data_V_1_ack_in;
wire    ethernet_axi_3_V_data_V_1_ack_out;
reg   [63:0] ethernet_axi_3_V_data_V_1_payload_A;
reg   [63:0] ethernet_axi_3_V_data_V_1_payload_B;
reg    ethernet_axi_3_V_data_V_1_sel_rd;
reg    ethernet_axi_3_V_data_V_1_sel_wr;
wire    ethernet_axi_3_V_data_V_1_sel;
wire    ethernet_axi_3_V_data_V_1_load_A;
wire    ethernet_axi_3_V_data_V_1_load_B;
reg   [1:0] ethernet_axi_3_V_data_V_1_state;
wire    ethernet_axi_3_V_data_V_1_state_cmp_full;
reg   [7:0] ethernet_axi_3_V_keep_V_1_data_out;
reg    ethernet_axi_3_V_keep_V_1_vld_in;
wire    ethernet_axi_3_V_keep_V_1_vld_out;
wire    ethernet_axi_3_V_keep_V_1_ack_in;
wire    ethernet_axi_3_V_keep_V_1_ack_out;
reg   [7:0] ethernet_axi_3_V_keep_V_1_payload_A;
reg   [7:0] ethernet_axi_3_V_keep_V_1_payload_B;
reg    ethernet_axi_3_V_keep_V_1_sel_rd;
reg    ethernet_axi_3_V_keep_V_1_sel_wr;
wire    ethernet_axi_3_V_keep_V_1_sel;
wire    ethernet_axi_3_V_keep_V_1_load_A;
wire    ethernet_axi_3_V_keep_V_1_load_B;
reg   [1:0] ethernet_axi_3_V_keep_V_1_state;
wire    ethernet_axi_3_V_keep_V_1_state_cmp_full;
reg   [0:0] ethernet_axi_3_V_last_V_1_data_out;
reg    ethernet_axi_3_V_last_V_1_vld_in;
wire    ethernet_axi_3_V_last_V_1_vld_out;
wire    ethernet_axi_3_V_last_V_1_ack_in;
wire    ethernet_axi_3_V_last_V_1_ack_out;
reg   [0:0] ethernet_axi_3_V_last_V_1_payload_A;
reg   [0:0] ethernet_axi_3_V_last_V_1_payload_B;
reg    ethernet_axi_3_V_last_V_1_sel_rd;
reg    ethernet_axi_3_V_last_V_1_sel_wr;
wire    ethernet_axi_3_V_last_V_1_sel;
wire    ethernet_axi_3_V_last_V_1_load_A;
wire    ethernet_axi_3_V_last_V_1_load_B;
reg   [1:0] ethernet_axi_3_V_last_V_1_state;
wire    ethernet_axi_3_V_last_V_1_state_cmp_full;
reg   [63:0] ethernet_axi_4_V_data_V_1_data_out;
reg    ethernet_axi_4_V_data_V_1_vld_in;
wire    ethernet_axi_4_V_data_V_1_vld_out;
wire    ethernet_axi_4_V_data_V_1_ack_in;
wire    ethernet_axi_4_V_data_V_1_ack_out;
reg   [63:0] ethernet_axi_4_V_data_V_1_payload_A;
reg   [63:0] ethernet_axi_4_V_data_V_1_payload_B;
reg    ethernet_axi_4_V_data_V_1_sel_rd;
reg    ethernet_axi_4_V_data_V_1_sel_wr;
wire    ethernet_axi_4_V_data_V_1_sel;
wire    ethernet_axi_4_V_data_V_1_load_A;
wire    ethernet_axi_4_V_data_V_1_load_B;
reg   [1:0] ethernet_axi_4_V_data_V_1_state;
wire    ethernet_axi_4_V_data_V_1_state_cmp_full;
reg   [7:0] ethernet_axi_4_V_keep_V_1_data_out;
reg    ethernet_axi_4_V_keep_V_1_vld_in;
wire    ethernet_axi_4_V_keep_V_1_vld_out;
wire    ethernet_axi_4_V_keep_V_1_ack_in;
wire    ethernet_axi_4_V_keep_V_1_ack_out;
reg   [7:0] ethernet_axi_4_V_keep_V_1_payload_A;
reg   [7:0] ethernet_axi_4_V_keep_V_1_payload_B;
reg    ethernet_axi_4_V_keep_V_1_sel_rd;
reg    ethernet_axi_4_V_keep_V_1_sel_wr;
wire    ethernet_axi_4_V_keep_V_1_sel;
wire    ethernet_axi_4_V_keep_V_1_load_A;
wire    ethernet_axi_4_V_keep_V_1_load_B;
reg   [1:0] ethernet_axi_4_V_keep_V_1_state;
wire    ethernet_axi_4_V_keep_V_1_state_cmp_full;
reg   [0:0] ethernet_axi_4_V_last_V_1_data_out;
reg    ethernet_axi_4_V_last_V_1_vld_in;
wire    ethernet_axi_4_V_last_V_1_vld_out;
wire    ethernet_axi_4_V_last_V_1_ack_in;
wire    ethernet_axi_4_V_last_V_1_ack_out;
reg   [0:0] ethernet_axi_4_V_last_V_1_payload_A;
reg   [0:0] ethernet_axi_4_V_last_V_1_payload_B;
reg    ethernet_axi_4_V_last_V_1_sel_rd;
reg    ethernet_axi_4_V_last_V_1_sel_wr;
wire    ethernet_axi_4_V_last_V_1_sel;
wire    ethernet_axi_4_V_last_V_1_load_A;
wire    ethernet_axi_4_V_last_V_1_load_B;
reg   [1:0] ethernet_axi_4_V_last_V_1_state;
wire    ethernet_axi_4_V_last_V_1_state_cmp_full;
reg   [63:0] ethernet_axi_5_V_data_V_1_data_out;
reg    ethernet_axi_5_V_data_V_1_vld_in;
wire    ethernet_axi_5_V_data_V_1_vld_out;
wire    ethernet_axi_5_V_data_V_1_ack_in;
wire    ethernet_axi_5_V_data_V_1_ack_out;
reg   [63:0] ethernet_axi_5_V_data_V_1_payload_A;
reg   [63:0] ethernet_axi_5_V_data_V_1_payload_B;
reg    ethernet_axi_5_V_data_V_1_sel_rd;
reg    ethernet_axi_5_V_data_V_1_sel_wr;
wire    ethernet_axi_5_V_data_V_1_sel;
wire    ethernet_axi_5_V_data_V_1_load_A;
wire    ethernet_axi_5_V_data_V_1_load_B;
reg   [1:0] ethernet_axi_5_V_data_V_1_state;
wire    ethernet_axi_5_V_data_V_1_state_cmp_full;
reg   [7:0] ethernet_axi_5_V_keep_V_1_data_out;
reg    ethernet_axi_5_V_keep_V_1_vld_in;
wire    ethernet_axi_5_V_keep_V_1_vld_out;
wire    ethernet_axi_5_V_keep_V_1_ack_in;
wire    ethernet_axi_5_V_keep_V_1_ack_out;
reg   [7:0] ethernet_axi_5_V_keep_V_1_payload_A;
reg   [7:0] ethernet_axi_5_V_keep_V_1_payload_B;
reg    ethernet_axi_5_V_keep_V_1_sel_rd;
reg    ethernet_axi_5_V_keep_V_1_sel_wr;
wire    ethernet_axi_5_V_keep_V_1_sel;
wire    ethernet_axi_5_V_keep_V_1_load_A;
wire    ethernet_axi_5_V_keep_V_1_load_B;
reg   [1:0] ethernet_axi_5_V_keep_V_1_state;
wire    ethernet_axi_5_V_keep_V_1_state_cmp_full;
reg   [0:0] ethernet_axi_5_V_last_V_1_data_out;
reg    ethernet_axi_5_V_last_V_1_vld_in;
wire    ethernet_axi_5_V_last_V_1_vld_out;
wire    ethernet_axi_5_V_last_V_1_ack_in;
wire    ethernet_axi_5_V_last_V_1_ack_out;
reg   [0:0] ethernet_axi_5_V_last_V_1_payload_A;
reg   [0:0] ethernet_axi_5_V_last_V_1_payload_B;
reg    ethernet_axi_5_V_last_V_1_sel_rd;
reg    ethernet_axi_5_V_last_V_1_sel_wr;
wire    ethernet_axi_5_V_last_V_1_sel;
wire    ethernet_axi_5_V_last_V_1_load_A;
wire    ethernet_axi_5_V_last_V_1_load_B;
reg   [1:0] ethernet_axi_5_V_last_V_1_state;
wire    ethernet_axi_5_V_last_V_1_state_cmp_full;
reg   [63:0] ethernet_axi_6_V_data_V_1_data_out;
reg    ethernet_axi_6_V_data_V_1_vld_in;
wire    ethernet_axi_6_V_data_V_1_vld_out;
wire    ethernet_axi_6_V_data_V_1_ack_in;
wire    ethernet_axi_6_V_data_V_1_ack_out;
reg   [63:0] ethernet_axi_6_V_data_V_1_payload_A;
reg   [63:0] ethernet_axi_6_V_data_V_1_payload_B;
reg    ethernet_axi_6_V_data_V_1_sel_rd;
reg    ethernet_axi_6_V_data_V_1_sel_wr;
wire    ethernet_axi_6_V_data_V_1_sel;
wire    ethernet_axi_6_V_data_V_1_load_A;
wire    ethernet_axi_6_V_data_V_1_load_B;
reg   [1:0] ethernet_axi_6_V_data_V_1_state;
wire    ethernet_axi_6_V_data_V_1_state_cmp_full;
reg   [7:0] ethernet_axi_6_V_keep_V_1_data_out;
reg    ethernet_axi_6_V_keep_V_1_vld_in;
wire    ethernet_axi_6_V_keep_V_1_vld_out;
wire    ethernet_axi_6_V_keep_V_1_ack_in;
wire    ethernet_axi_6_V_keep_V_1_ack_out;
reg   [7:0] ethernet_axi_6_V_keep_V_1_payload_A;
reg   [7:0] ethernet_axi_6_V_keep_V_1_payload_B;
reg    ethernet_axi_6_V_keep_V_1_sel_rd;
reg    ethernet_axi_6_V_keep_V_1_sel_wr;
wire    ethernet_axi_6_V_keep_V_1_sel;
wire    ethernet_axi_6_V_keep_V_1_load_A;
wire    ethernet_axi_6_V_keep_V_1_load_B;
reg   [1:0] ethernet_axi_6_V_keep_V_1_state;
wire    ethernet_axi_6_V_keep_V_1_state_cmp_full;
reg   [0:0] ethernet_axi_6_V_last_V_1_data_out;
reg    ethernet_axi_6_V_last_V_1_vld_in;
wire    ethernet_axi_6_V_last_V_1_vld_out;
wire    ethernet_axi_6_V_last_V_1_ack_in;
wire    ethernet_axi_6_V_last_V_1_ack_out;
reg   [0:0] ethernet_axi_6_V_last_V_1_payload_A;
reg   [0:0] ethernet_axi_6_V_last_V_1_payload_B;
reg    ethernet_axi_6_V_last_V_1_sel_rd;
reg    ethernet_axi_6_V_last_V_1_sel_wr;
wire    ethernet_axi_6_V_last_V_1_sel;
wire    ethernet_axi_6_V_last_V_1_load_A;
wire    ethernet_axi_6_V_last_V_1_load_B;
reg   [1:0] ethernet_axi_6_V_last_V_1_state;
wire    ethernet_axi_6_V_last_V_1_state_cmp_full;
reg   [63:0] ethernet_axi_7_V_data_V_1_data_out;
reg    ethernet_axi_7_V_data_V_1_vld_in;
wire    ethernet_axi_7_V_data_V_1_vld_out;
wire    ethernet_axi_7_V_data_V_1_ack_in;
wire    ethernet_axi_7_V_data_V_1_ack_out;
reg   [63:0] ethernet_axi_7_V_data_V_1_payload_A;
reg   [63:0] ethernet_axi_7_V_data_V_1_payload_B;
reg    ethernet_axi_7_V_data_V_1_sel_rd;
reg    ethernet_axi_7_V_data_V_1_sel_wr;
wire    ethernet_axi_7_V_data_V_1_sel;
wire    ethernet_axi_7_V_data_V_1_load_A;
wire    ethernet_axi_7_V_data_V_1_load_B;
reg   [1:0] ethernet_axi_7_V_data_V_1_state;
wire    ethernet_axi_7_V_data_V_1_state_cmp_full;
reg   [7:0] ethernet_axi_7_V_keep_V_1_data_out;
reg    ethernet_axi_7_V_keep_V_1_vld_in;
wire    ethernet_axi_7_V_keep_V_1_vld_out;
wire    ethernet_axi_7_V_keep_V_1_ack_in;
wire    ethernet_axi_7_V_keep_V_1_ack_out;
reg   [7:0] ethernet_axi_7_V_keep_V_1_payload_A;
reg   [7:0] ethernet_axi_7_V_keep_V_1_payload_B;
reg    ethernet_axi_7_V_keep_V_1_sel_rd;
reg    ethernet_axi_7_V_keep_V_1_sel_wr;
wire    ethernet_axi_7_V_keep_V_1_sel;
wire    ethernet_axi_7_V_keep_V_1_load_A;
wire    ethernet_axi_7_V_keep_V_1_load_B;
reg   [1:0] ethernet_axi_7_V_keep_V_1_state;
wire    ethernet_axi_7_V_keep_V_1_state_cmp_full;
reg   [0:0] ethernet_axi_7_V_last_V_1_data_out;
reg    ethernet_axi_7_V_last_V_1_vld_in;
wire    ethernet_axi_7_V_last_V_1_vld_out;
wire    ethernet_axi_7_V_last_V_1_ack_in;
wire    ethernet_axi_7_V_last_V_1_ack_out;
reg   [0:0] ethernet_axi_7_V_last_V_1_payload_A;
reg   [0:0] ethernet_axi_7_V_last_V_1_payload_B;
reg    ethernet_axi_7_V_last_V_1_sel_rd;
reg    ethernet_axi_7_V_last_V_1_sel_wr;
wire    ethernet_axi_7_V_last_V_1_sel;
wire    ethernet_axi_7_V_last_V_1_load_A;
wire    ethernet_axi_7_V_last_V_1_load_B;
reg   [1:0] ethernet_axi_7_V_last_V_1_state;
wire    ethernet_axi_7_V_last_V_1_state_cmp_full;
reg   [63:0] data_out_V_data_V_1_data_out;
reg    data_out_V_data_V_1_vld_in;
wire    data_out_V_data_V_1_vld_out;
wire    data_out_V_data_V_1_ack_in;
wire    data_out_V_data_V_1_ack_out;
reg   [63:0] data_out_V_data_V_1_payload_A;
reg   [63:0] data_out_V_data_V_1_payload_B;
reg    data_out_V_data_V_1_sel_rd;
reg    data_out_V_data_V_1_sel_wr;
wire    data_out_V_data_V_1_sel;
wire    data_out_V_data_V_1_load_A;
wire    data_out_V_data_V_1_load_B;
reg   [1:0] data_out_V_data_V_1_state;
wire    data_out_V_data_V_1_state_cmp_full;
reg   [7:0] data_out_V_keep_V_1_data_out;
reg    data_out_V_keep_V_1_vld_in;
wire    data_out_V_keep_V_1_vld_out;
wire    data_out_V_keep_V_1_ack_in;
wire    data_out_V_keep_V_1_ack_out;
reg   [7:0] data_out_V_keep_V_1_payload_A;
reg   [7:0] data_out_V_keep_V_1_payload_B;
reg    data_out_V_keep_V_1_sel_rd;
reg    data_out_V_keep_V_1_sel_wr;
wire    data_out_V_keep_V_1_sel;
wire    data_out_V_keep_V_1_load_A;
wire    data_out_V_keep_V_1_load_B;
reg   [1:0] data_out_V_keep_V_1_state;
wire    data_out_V_keep_V_1_state_cmp_full;
reg   [0:0] data_out_V_last_V_1_data_out;
reg    data_out_V_last_V_1_vld_in;
wire    data_out_V_last_V_1_vld_out;
wire    data_out_V_last_V_1_ack_in;
wire    data_out_V_last_V_1_ack_out;
reg   [0:0] data_out_V_last_V_1_payload_A;
reg   [0:0] data_out_V_last_V_1_payload_B;
reg    data_out_V_last_V_1_sel_rd;
reg    data_out_V_last_V_1_sel_wr;
wire    data_out_V_last_V_1_sel;
wire    data_out_V_last_V_1_load_A;
wire    data_out_V_last_V_1_load_B;
reg   [1:0] data_out_V_last_V_1_state;
wire    data_out_V_last_V_1_state_cmp_full;
reg   [0:0] fsm_state_V;
reg   [15:0] mac_type_V;
reg   [7:0] ethernet_axi_id_V;
reg   [63:0] prev_word_data_V;
reg   [7:0] prev_word_keep_V;
reg   [0:0] prev_word_last_V;
reg   [1:0] word_count_V;
reg    data_in_TDATA_blk_n;
reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state2;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state3;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state4;
wire   [0:0] fsm_state_V_load_load_fu_384_p1;
wire   [0:0] tmp_nbreadreq_fu_164_p5;
reg    ethernet_axi_0_TDATA_blk_n;
reg   [0:0] fsm_state_V_load_reg_694;
reg   [0:0] fsm_state_V_load_reg_694_pp0_iter1_reg;
reg   [0:0] tmp_reg_720;
reg   [0:0] tmp_reg_720_pp0_iter1_reg;
reg   [0:0] cond_reg_739;
reg   [0:0] cond_reg_739_pp0_iter1_reg;
reg   [0:0] tmp_10_reg_759;
reg   [0:0] tmp_12_reg_763;
reg   [0:0] fsm_state_V_load_reg_694_pp0_iter2_reg;
reg   [0:0] tmp_reg_720_pp0_iter2_reg;
reg   [0:0] cond_reg_739_pp0_iter2_reg;
reg   [0:0] tmp_10_reg_759_pp0_iter2_reg;
reg   [0:0] tmp_12_reg_763_pp0_iter2_reg;
reg   [0:0] tmp_2_reg_799;
reg   [0:0] tmp_4_reg_803;
reg   [0:0] tmp_2_reg_799_pp0_iter2_reg;
reg   [0:0] tmp_4_reg_803_pp0_iter2_reg;
reg    ethernet_axi_1_TDATA_blk_n;
reg   [0:0] tmp_14_reg_767;
reg   [0:0] tmp_14_reg_767_pp0_iter2_reg;
reg   [0:0] tmp_9_reg_807;
reg   [0:0] tmp_9_reg_807_pp0_iter2_reg;
reg    ethernet_axi_2_TDATA_blk_n;
reg   [0:0] tmp_16_reg_771;
reg   [0:0] tmp_16_reg_771_pp0_iter2_reg;
reg   [0:0] tmp_8_reg_811;
reg   [0:0] tmp_8_reg_811_pp0_iter2_reg;
reg    ethernet_axi_3_TDATA_blk_n;
reg   [0:0] tmp_18_reg_775;
reg   [0:0] tmp_18_reg_775_pp0_iter2_reg;
reg   [0:0] tmp_1_reg_815;
reg   [0:0] tmp_1_reg_815_pp0_iter2_reg;
reg    ethernet_axi_4_TDATA_blk_n;
reg   [0:0] tmp_19_reg_779;
reg   [0:0] tmp_19_reg_779_pp0_iter2_reg;
reg   [0:0] tmp_5_reg_819;
reg   [0:0] tmp_5_reg_819_pp0_iter2_reg;
reg    ethernet_axi_5_TDATA_blk_n;
reg   [0:0] tmp_20_reg_783;
reg   [0:0] tmp_20_reg_783_pp0_iter2_reg;
reg   [0:0] tmp_11_reg_823;
reg   [0:0] tmp_11_reg_823_pp0_iter2_reg;
reg    ethernet_axi_6_TDATA_blk_n;
reg   [0:0] tmp_21_reg_787;
reg   [0:0] tmp_21_reg_787_pp0_iter2_reg;
reg   [0:0] tmp_13_reg_827;
reg   [0:0] tmp_13_reg_827_pp0_iter2_reg;
reg    ethernet_axi_7_TDATA_blk_n;
reg   [0:0] tmp_22_reg_791;
reg   [0:0] tmp_22_reg_791_pp0_iter2_reg;
reg   [0:0] tmp_15_reg_831;
reg   [0:0] tmp_15_reg_831_pp0_iter2_reg;
reg    data_out_TDATA_blk_n;
reg   [0:0] tmp_23_reg_795;
reg   [0:0] tmp_23_reg_795_pp0_iter2_reg;
reg   [0:0] tmp_17_reg_835;
reg   [0:0] tmp_17_reg_835_pp0_iter2_reg;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    ap_predicate_op94_write_state3;
reg    ap_predicate_op95_write_state3;
reg    ap_predicate_op96_write_state3;
reg    ap_predicate_op97_write_state3;
reg    ap_predicate_op98_write_state3;
reg    ap_predicate_op99_write_state3;
reg    ap_predicate_op100_write_state3;
reg    ap_predicate_op101_write_state3;
reg    ap_predicate_op102_write_state3;
reg    ap_predicate_op106_write_state3;
reg    ap_predicate_op107_write_state3;
reg    ap_predicate_op108_write_state3;
reg    ap_predicate_op109_write_state3;
reg    ap_predicate_op110_write_state3;
reg    ap_predicate_op111_write_state3;
reg    ap_predicate_op112_write_state3;
reg    ap_predicate_op113_write_state3;
reg    ap_predicate_op114_write_state3;
reg    ap_block_state3_io;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_predicate_op160_write_state4;
reg    ap_predicate_op163_write_state4;
reg    ap_predicate_op166_write_state4;
reg    ap_predicate_op169_write_state4;
reg    ap_predicate_op172_write_state4;
reg    ap_predicate_op175_write_state4;
reg    ap_predicate_op178_write_state4;
reg    ap_predicate_op181_write_state4;
reg    ap_predicate_op184_write_state4;
reg    ap_predicate_op189_write_state4;
reg    ap_predicate_op192_write_state4;
reg    ap_predicate_op195_write_state4;
reg    ap_predicate_op198_write_state4;
reg    ap_predicate_op201_write_state4;
reg    ap_predicate_op204_write_state4;
reg    ap_predicate_op207_write_state4;
reg    ap_predicate_op210_write_state4;
reg    ap_predicate_op213_write_state4;
reg    ap_block_state4_io;
reg    ap_predicate_op12_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] fsm_state_V_load_reg_694_pp0_iter0_reg;
reg   [15:0] mac_type_V_load_reg_698;
reg   [7:0] ethernet_axi_id_V_lo_reg_706;
wire   [0:0] tmp_reg_720_pp0_iter0_reg;
reg   [63:0] tmp_data_V_reg_724;
reg   [63:0] tmp_data_V_reg_724_pp0_iter1_reg;
reg   [7:0] tmp_keep_V_reg_729;
reg   [7:0] tmp_keep_V_reg_729_pp0_iter1_reg;
wire   [0:0] tmp_last_V_fu_404_p1;
reg   [0:0] tmp_last_V_reg_734;
reg   [0:0] tmp_last_V_reg_734_pp0_iter1_reg;
wire   [0:0] cond_fu_412_p2;
wire   [0:0] cond_reg_739_pp0_iter0_reg;
wire   [15:0] tmp_i_fu_450_p3;
wire   [0:0] tmp_7_fu_418_p2;
wire   [0:0] tmp_3_fu_424_p2;
wire   [0:0] tmp_10_fu_530_p2;
wire   [0:0] tmp_12_fu_536_p2;
wire   [0:0] tmp_14_fu_542_p2;
wire   [0:0] tmp_16_fu_548_p2;
wire   [0:0] tmp_18_fu_554_p2;
wire   [0:0] tmp_19_fu_560_p2;
wire   [0:0] tmp_20_fu_566_p2;
wire   [0:0] tmp_21_fu_572_p2;
wire   [0:0] tmp_22_fu_578_p2;
wire   [0:0] tmp_23_fu_584_p2;
wire   [0:0] tmp_2_fu_590_p2;
wire   [0:0] tmp_4_fu_595_p2;
wire   [0:0] tmp_9_fu_600_p2;
wire   [0:0] tmp_8_fu_605_p2;
wire   [0:0] tmp_1_fu_610_p2;
wire   [0:0] tmp_5_fu_615_p2;
wire   [0:0] tmp_11_fu_620_p2;
wire   [0:0] tmp_13_fu_625_p2;
wire   [0:0] tmp_15_fu_630_p2;
wire   [0:0] tmp_17_fu_635_p2;
reg   [0:0] ap_phi_mux_word_count_V_flag_phi_fu_306_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_word_count_V_flag_reg_303;
reg   [0:0] ap_phi_mux_word_count_V_flag_1_phi_fu_320_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_word_count_V_flag_1_reg_317;
reg   [1:0] ap_phi_mux_word_count_V_new_1_phi_fu_331_p4;
wire   [1:0] ap_phi_reg_pp0_iter0_word_count_V_new_1_reg_328;
reg   [0:0] ap_phi_mux_word_count_V_flag_2_phi_fu_342_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_word_count_V_flag_2_reg_339;
reg   [1:0] ap_phi_mux_word_count_V_new_2_phi_fu_354_p4;
wire   [1:0] ap_phi_reg_pp0_iter0_word_count_V_new_2_reg_351;
wire   [15:0] ap_phi_reg_pp0_iter0_mac_type_V_loc_1_reg_362;
reg   [15:0] ap_phi_reg_pp0_iter1_mac_type_V_loc_1_reg_362;
wire   [7:0] ap_phi_reg_pp0_iter0_ethernet_axi_id_V_lo_1_reg_373;
reg   [7:0] ap_phi_reg_pp0_iter1_ethernet_axi_id_V_lo_1_reg_373;
wire   [15:0] storemerge_fu_502_p1;
wire   [7:0] p_Result_3_i_fu_440_p4;
wire   [7:0] p_Result_i_fu_430_p4;
wire   [47:0] tmp_24_fu_480_p1;
wire   [0:0] tmp_6_fu_484_p2;
wire   [0:0] tmp_s_fu_490_p2;
wire   [0:0] or_cond_fu_496_p2;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg    ap_condition_1639;
reg    ap_condition_2423;
reg    ap_condition_2217;
reg    ap_condition_2692;
reg    ap_condition_2233;

// power-on initialization
initial begin
#0 ethernet_axi_0_V_data_V_1_sel_rd = 1'b0;
#0 ethernet_axi_0_V_data_V_1_sel_wr = 1'b0;
#0 ethernet_axi_0_V_data_V_1_state = 2'd0;
#0 ethernet_axi_0_V_keep_V_1_sel_rd = 1'b0;
#0 ethernet_axi_0_V_keep_V_1_sel_wr = 1'b0;
#0 ethernet_axi_0_V_keep_V_1_state = 2'd0;
#0 ethernet_axi_0_V_last_V_1_sel_rd = 1'b0;
#0 ethernet_axi_0_V_last_V_1_sel_wr = 1'b0;
#0 ethernet_axi_0_V_last_V_1_state = 2'd0;
#0 ethernet_axi_1_V_data_V_1_sel_rd = 1'b0;
#0 ethernet_axi_1_V_data_V_1_sel_wr = 1'b0;
#0 ethernet_axi_1_V_data_V_1_state = 2'd0;
#0 ethernet_axi_1_V_keep_V_1_sel_rd = 1'b0;
#0 ethernet_axi_1_V_keep_V_1_sel_wr = 1'b0;
#0 ethernet_axi_1_V_keep_V_1_state = 2'd0;
#0 ethernet_axi_1_V_last_V_1_sel_rd = 1'b0;
#0 ethernet_axi_1_V_last_V_1_sel_wr = 1'b0;
#0 ethernet_axi_1_V_last_V_1_state = 2'd0;
#0 ethernet_axi_2_V_data_V_1_sel_rd = 1'b0;
#0 ethernet_axi_2_V_data_V_1_sel_wr = 1'b0;
#0 ethernet_axi_2_V_data_V_1_state = 2'd0;
#0 ethernet_axi_2_V_keep_V_1_sel_rd = 1'b0;
#0 ethernet_axi_2_V_keep_V_1_sel_wr = 1'b0;
#0 ethernet_axi_2_V_keep_V_1_state = 2'd0;
#0 ethernet_axi_2_V_last_V_1_sel_rd = 1'b0;
#0 ethernet_axi_2_V_last_V_1_sel_wr = 1'b0;
#0 ethernet_axi_2_V_last_V_1_state = 2'd0;
#0 ethernet_axi_3_V_data_V_1_sel_rd = 1'b0;
#0 ethernet_axi_3_V_data_V_1_sel_wr = 1'b0;
#0 ethernet_axi_3_V_data_V_1_state = 2'd0;
#0 ethernet_axi_3_V_keep_V_1_sel_rd = 1'b0;
#0 ethernet_axi_3_V_keep_V_1_sel_wr = 1'b0;
#0 ethernet_axi_3_V_keep_V_1_state = 2'd0;
#0 ethernet_axi_3_V_last_V_1_sel_rd = 1'b0;
#0 ethernet_axi_3_V_last_V_1_sel_wr = 1'b0;
#0 ethernet_axi_3_V_last_V_1_state = 2'd0;
#0 ethernet_axi_4_V_data_V_1_sel_rd = 1'b0;
#0 ethernet_axi_4_V_data_V_1_sel_wr = 1'b0;
#0 ethernet_axi_4_V_data_V_1_state = 2'd0;
#0 ethernet_axi_4_V_keep_V_1_sel_rd = 1'b0;
#0 ethernet_axi_4_V_keep_V_1_sel_wr = 1'b0;
#0 ethernet_axi_4_V_keep_V_1_state = 2'd0;
#0 ethernet_axi_4_V_last_V_1_sel_rd = 1'b0;
#0 ethernet_axi_4_V_last_V_1_sel_wr = 1'b0;
#0 ethernet_axi_4_V_last_V_1_state = 2'd0;
#0 ethernet_axi_5_V_data_V_1_sel_rd = 1'b0;
#0 ethernet_axi_5_V_data_V_1_sel_wr = 1'b0;
#0 ethernet_axi_5_V_data_V_1_state = 2'd0;
#0 ethernet_axi_5_V_keep_V_1_sel_rd = 1'b0;
#0 ethernet_axi_5_V_keep_V_1_sel_wr = 1'b0;
#0 ethernet_axi_5_V_keep_V_1_state = 2'd0;
#0 ethernet_axi_5_V_last_V_1_sel_rd = 1'b0;
#0 ethernet_axi_5_V_last_V_1_sel_wr = 1'b0;
#0 ethernet_axi_5_V_last_V_1_state = 2'd0;
#0 ethernet_axi_6_V_data_V_1_sel_rd = 1'b0;
#0 ethernet_axi_6_V_data_V_1_sel_wr = 1'b0;
#0 ethernet_axi_6_V_data_V_1_state = 2'd0;
#0 ethernet_axi_6_V_keep_V_1_sel_rd = 1'b0;
#0 ethernet_axi_6_V_keep_V_1_sel_wr = 1'b0;
#0 ethernet_axi_6_V_keep_V_1_state = 2'd0;
#0 ethernet_axi_6_V_last_V_1_sel_rd = 1'b0;
#0 ethernet_axi_6_V_last_V_1_sel_wr = 1'b0;
#0 ethernet_axi_6_V_last_V_1_state = 2'd0;
#0 ethernet_axi_7_V_data_V_1_sel_rd = 1'b0;
#0 ethernet_axi_7_V_data_V_1_sel_wr = 1'b0;
#0 ethernet_axi_7_V_data_V_1_state = 2'd0;
#0 ethernet_axi_7_V_keep_V_1_sel_rd = 1'b0;
#0 ethernet_axi_7_V_keep_V_1_sel_wr = 1'b0;
#0 ethernet_axi_7_V_keep_V_1_state = 2'd0;
#0 ethernet_axi_7_V_last_V_1_sel_rd = 1'b0;
#0 ethernet_axi_7_V_last_V_1_sel_wr = 1'b0;
#0 ethernet_axi_7_V_last_V_1_state = 2'd0;
#0 data_out_V_data_V_1_sel_rd = 1'b0;
#0 data_out_V_data_V_1_sel_wr = 1'b0;
#0 data_out_V_data_V_1_state = 2'd0;
#0 data_out_V_keep_V_1_sel_rd = 1'b0;
#0 data_out_V_keep_V_1_sel_wr = 1'b0;
#0 data_out_V_keep_V_1_state = 2'd0;
#0 data_out_V_last_V_1_sel_rd = 1'b0;
#0 data_out_V_last_V_1_sel_wr = 1'b0;
#0 data_out_V_last_V_1_state = 2'd0;
#0 fsm_state_V = 1'd0;
#0 mac_type_V = 16'd0;
#0 ethernet_axi_id_V = 8'd0;
#0 prev_word_data_V = 64'd0;
#0 prev_word_keep_V = 8'd0;
#0 prev_word_last_V = 1'd0;
#0 word_count_V = 2'd0;
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        data_out_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((data_out_V_data_V_1_ack_out == 1'b1) & (data_out_V_data_V_1_vld_out == 1'b1))) begin
            data_out_V_data_V_1_sel_rd <= ~data_out_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        data_out_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((data_out_V_data_V_1_ack_in == 1'b1) & (data_out_V_data_V_1_vld_in == 1'b1))) begin
            data_out_V_data_V_1_sel_wr <= ~data_out_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        data_out_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((data_out_V_data_V_1_vld_in == 1'b0) & (data_out_V_data_V_1_state == 2'd2)) | ((data_out_V_data_V_1_vld_in == 1'b0) & (data_out_V_data_V_1_state == 2'd3) & (data_out_V_data_V_1_ack_out == 1'b1)))) begin
            data_out_V_data_V_1_state <= 2'd2;
        end else if ((((data_out_V_data_V_1_ack_out == 1'b0) & (data_out_V_data_V_1_state == 2'd1)) | ((data_out_V_data_V_1_ack_out == 1'b0) & (data_out_V_data_V_1_state == 2'd3) & (data_out_V_data_V_1_vld_in == 1'b1)))) begin
            data_out_V_data_V_1_state <= 2'd1;
        end else if (((~((data_out_V_data_V_1_vld_in == 1'b0) & (data_out_V_data_V_1_ack_out == 1'b1)) & ~((data_out_V_data_V_1_ack_out == 1'b0) & (data_out_V_data_V_1_vld_in == 1'b1)) & (data_out_V_data_V_1_state == 2'd3)) | ((data_out_V_data_V_1_state == 2'd1) & (data_out_V_data_V_1_ack_out == 1'b1)) | ((data_out_V_data_V_1_vld_in == 1'b1) & (data_out_V_data_V_1_state == 2'd2)))) begin
            data_out_V_data_V_1_state <= 2'd3;
        end else begin
            data_out_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        data_out_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((data_out_V_keep_V_1_ack_out == 1'b1) & (data_out_V_keep_V_1_vld_out == 1'b1))) begin
            data_out_V_keep_V_1_sel_rd <= ~data_out_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        data_out_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((data_out_V_keep_V_1_ack_in == 1'b1) & (data_out_V_keep_V_1_vld_in == 1'b1))) begin
            data_out_V_keep_V_1_sel_wr <= ~data_out_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        data_out_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((data_out_V_keep_V_1_vld_in == 1'b0) & (data_out_V_keep_V_1_state == 2'd2)) | ((data_out_V_keep_V_1_vld_in == 1'b0) & (data_out_V_keep_V_1_state == 2'd3) & (data_out_V_keep_V_1_ack_out == 1'b1)))) begin
            data_out_V_keep_V_1_state <= 2'd2;
        end else if ((((data_out_V_keep_V_1_ack_out == 1'b0) & (data_out_V_keep_V_1_state == 2'd1)) | ((data_out_V_keep_V_1_ack_out == 1'b0) & (data_out_V_keep_V_1_state == 2'd3) & (data_out_V_keep_V_1_vld_in == 1'b1)))) begin
            data_out_V_keep_V_1_state <= 2'd1;
        end else if (((~((data_out_V_keep_V_1_vld_in == 1'b0) & (data_out_V_keep_V_1_ack_out == 1'b1)) & ~((data_out_V_keep_V_1_ack_out == 1'b0) & (data_out_V_keep_V_1_vld_in == 1'b1)) & (data_out_V_keep_V_1_state == 2'd3)) | ((data_out_V_keep_V_1_state == 2'd1) & (data_out_V_keep_V_1_ack_out == 1'b1)) | ((data_out_V_keep_V_1_vld_in == 1'b1) & (data_out_V_keep_V_1_state == 2'd2)))) begin
            data_out_V_keep_V_1_state <= 2'd3;
        end else begin
            data_out_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        data_out_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((data_out_V_last_V_1_ack_out == 1'b1) & (data_out_V_last_V_1_vld_out == 1'b1))) begin
            data_out_V_last_V_1_sel_rd <= ~data_out_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        data_out_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((data_out_V_last_V_1_ack_in == 1'b1) & (data_out_V_last_V_1_vld_in == 1'b1))) begin
            data_out_V_last_V_1_sel_wr <= ~data_out_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        data_out_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((data_out_V_last_V_1_vld_in == 1'b0) & (data_out_V_last_V_1_state == 2'd2)) | ((data_out_V_last_V_1_vld_in == 1'b0) & (data_out_V_last_V_1_state == 2'd3) & (data_out_V_last_V_1_ack_out == 1'b1)))) begin
            data_out_V_last_V_1_state <= 2'd2;
        end else if ((((data_out_V_last_V_1_ack_out == 1'b0) & (data_out_V_last_V_1_state == 2'd1)) | ((data_out_V_last_V_1_ack_out == 1'b0) & (data_out_V_last_V_1_state == 2'd3) & (data_out_V_last_V_1_vld_in == 1'b1)))) begin
            data_out_V_last_V_1_state <= 2'd1;
        end else if (((~((data_out_V_last_V_1_vld_in == 1'b0) & (data_out_V_last_V_1_ack_out == 1'b1)) & ~((data_out_V_last_V_1_ack_out == 1'b0) & (data_out_V_last_V_1_vld_in == 1'b1)) & (data_out_V_last_V_1_state == 2'd3)) | ((data_out_V_last_V_1_state == 2'd1) & (data_out_V_last_V_1_ack_out == 1'b1)) | ((data_out_V_last_V_1_vld_in == 1'b1) & (data_out_V_last_V_1_state == 2'd2)))) begin
            data_out_V_last_V_1_state <= 2'd3;
        end else begin
            data_out_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_0_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_0_V_data_V_1_ack_out == 1'b1) & (ethernet_axi_0_V_data_V_1_vld_out == 1'b1))) begin
            ethernet_axi_0_V_data_V_1_sel_rd <= ~ethernet_axi_0_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_0_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_0_V_data_V_1_ack_in == 1'b1) & (ethernet_axi_0_V_data_V_1_vld_in == 1'b1))) begin
            ethernet_axi_0_V_data_V_1_sel_wr <= ~ethernet_axi_0_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_0_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_0_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_0_V_data_V_1_state == 2'd2)) | ((ethernet_axi_0_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_0_V_data_V_1_ack_out == 1'b1) & (ethernet_axi_0_V_data_V_1_state == 2'd3)))) begin
            ethernet_axi_0_V_data_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_0_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_0_V_data_V_1_state == 2'd1)) | ((ethernet_axi_0_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_0_V_data_V_1_vld_in == 1'b1) & (ethernet_axi_0_V_data_V_1_state == 2'd3)))) begin
            ethernet_axi_0_V_data_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_0_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_0_V_data_V_1_ack_out == 1'b1)) & ~((ethernet_axi_0_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_0_V_data_V_1_vld_in == 1'b1)) & (ethernet_axi_0_V_data_V_1_state == 2'd3)) | ((ethernet_axi_0_V_data_V_1_ack_out == 1'b1) & (ethernet_axi_0_V_data_V_1_state == 2'd1)) | ((ethernet_axi_0_V_data_V_1_vld_in == 1'b1) & (ethernet_axi_0_V_data_V_1_state == 2'd2)))) begin
            ethernet_axi_0_V_data_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_0_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_0_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_0_V_keep_V_1_ack_out == 1'b1) & (ethernet_axi_0_V_keep_V_1_vld_out == 1'b1))) begin
            ethernet_axi_0_V_keep_V_1_sel_rd <= ~ethernet_axi_0_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_0_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_0_V_keep_V_1_ack_in == 1'b1) & (ethernet_axi_0_V_keep_V_1_vld_in == 1'b1))) begin
            ethernet_axi_0_V_keep_V_1_sel_wr <= ~ethernet_axi_0_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_0_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_0_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_0_V_keep_V_1_state == 2'd2)) | ((ethernet_axi_0_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_0_V_keep_V_1_state == 2'd3) & (ethernet_axi_0_V_keep_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_0_V_keep_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_0_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_0_V_keep_V_1_state == 2'd1)) | ((ethernet_axi_0_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_0_V_keep_V_1_state == 2'd3) & (ethernet_axi_0_V_keep_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_0_V_keep_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_0_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_0_V_keep_V_1_ack_out == 1'b1)) & ~((ethernet_axi_0_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_0_V_keep_V_1_vld_in == 1'b1)) & (ethernet_axi_0_V_keep_V_1_state == 2'd3)) | ((ethernet_axi_0_V_keep_V_1_state == 2'd1) & (ethernet_axi_0_V_keep_V_1_ack_out == 1'b1)) | ((ethernet_axi_0_V_keep_V_1_vld_in == 1'b1) & (ethernet_axi_0_V_keep_V_1_state == 2'd2)))) begin
            ethernet_axi_0_V_keep_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_0_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_0_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_0_V_last_V_1_ack_out == 1'b1) & (ethernet_axi_0_V_last_V_1_vld_out == 1'b1))) begin
            ethernet_axi_0_V_last_V_1_sel_rd <= ~ethernet_axi_0_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_0_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_0_V_last_V_1_ack_in == 1'b1) & (ethernet_axi_0_V_last_V_1_vld_in == 1'b1))) begin
            ethernet_axi_0_V_last_V_1_sel_wr <= ~ethernet_axi_0_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_0_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_0_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_0_V_last_V_1_state == 2'd2)) | ((ethernet_axi_0_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_0_V_last_V_1_state == 2'd3) & (ethernet_axi_0_V_last_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_0_V_last_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_0_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_0_V_last_V_1_state == 2'd1)) | ((ethernet_axi_0_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_0_V_last_V_1_state == 2'd3) & (ethernet_axi_0_V_last_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_0_V_last_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_0_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_0_V_last_V_1_ack_out == 1'b1)) & ~((ethernet_axi_0_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_0_V_last_V_1_vld_in == 1'b1)) & (ethernet_axi_0_V_last_V_1_state == 2'd3)) | ((ethernet_axi_0_V_last_V_1_state == 2'd1) & (ethernet_axi_0_V_last_V_1_ack_out == 1'b1)) | ((ethernet_axi_0_V_last_V_1_vld_in == 1'b1) & (ethernet_axi_0_V_last_V_1_state == 2'd2)))) begin
            ethernet_axi_0_V_last_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_0_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_1_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_1_V_data_V_1_ack_out == 1'b1) & (ethernet_axi_1_V_data_V_1_vld_out == 1'b1))) begin
            ethernet_axi_1_V_data_V_1_sel_rd <= ~ethernet_axi_1_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_1_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_1_V_data_V_1_ack_in == 1'b1) & (ethernet_axi_1_V_data_V_1_vld_in == 1'b1))) begin
            ethernet_axi_1_V_data_V_1_sel_wr <= ~ethernet_axi_1_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_1_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_1_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_1_V_data_V_1_state == 2'd2)) | ((ethernet_axi_1_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_1_V_data_V_1_state == 2'd3) & (ethernet_axi_1_V_data_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_1_V_data_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_1_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_1_V_data_V_1_state == 2'd1)) | ((ethernet_axi_1_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_1_V_data_V_1_state == 2'd3) & (ethernet_axi_1_V_data_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_1_V_data_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_1_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_1_V_data_V_1_ack_out == 1'b1)) & ~((ethernet_axi_1_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_1_V_data_V_1_vld_in == 1'b1)) & (ethernet_axi_1_V_data_V_1_state == 2'd3)) | ((ethernet_axi_1_V_data_V_1_state == 2'd1) & (ethernet_axi_1_V_data_V_1_ack_out == 1'b1)) | ((ethernet_axi_1_V_data_V_1_vld_in == 1'b1) & (ethernet_axi_1_V_data_V_1_state == 2'd2)))) begin
            ethernet_axi_1_V_data_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_1_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_1_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_1_V_keep_V_1_ack_out == 1'b1) & (ethernet_axi_1_V_keep_V_1_vld_out == 1'b1))) begin
            ethernet_axi_1_V_keep_V_1_sel_rd <= ~ethernet_axi_1_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_1_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_1_V_keep_V_1_ack_in == 1'b1) & (ethernet_axi_1_V_keep_V_1_vld_in == 1'b1))) begin
            ethernet_axi_1_V_keep_V_1_sel_wr <= ~ethernet_axi_1_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_1_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_1_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_1_V_keep_V_1_state == 2'd2)) | ((ethernet_axi_1_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_1_V_keep_V_1_state == 2'd3) & (ethernet_axi_1_V_keep_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_1_V_keep_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_1_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_1_V_keep_V_1_state == 2'd1)) | ((ethernet_axi_1_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_1_V_keep_V_1_state == 2'd3) & (ethernet_axi_1_V_keep_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_1_V_keep_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_1_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_1_V_keep_V_1_ack_out == 1'b1)) & ~((ethernet_axi_1_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_1_V_keep_V_1_vld_in == 1'b1)) & (ethernet_axi_1_V_keep_V_1_state == 2'd3)) | ((ethernet_axi_1_V_keep_V_1_state == 2'd1) & (ethernet_axi_1_V_keep_V_1_ack_out == 1'b1)) | ((ethernet_axi_1_V_keep_V_1_vld_in == 1'b1) & (ethernet_axi_1_V_keep_V_1_state == 2'd2)))) begin
            ethernet_axi_1_V_keep_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_1_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_1_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_1_V_last_V_1_ack_out == 1'b1) & (ethernet_axi_1_V_last_V_1_vld_out == 1'b1))) begin
            ethernet_axi_1_V_last_V_1_sel_rd <= ~ethernet_axi_1_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_1_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_1_V_last_V_1_ack_in == 1'b1) & (ethernet_axi_1_V_last_V_1_vld_in == 1'b1))) begin
            ethernet_axi_1_V_last_V_1_sel_wr <= ~ethernet_axi_1_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_1_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_1_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_1_V_last_V_1_state == 2'd2)) | ((ethernet_axi_1_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_1_V_last_V_1_state == 2'd3) & (ethernet_axi_1_V_last_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_1_V_last_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_1_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_1_V_last_V_1_state == 2'd1)) | ((ethernet_axi_1_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_1_V_last_V_1_state == 2'd3) & (ethernet_axi_1_V_last_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_1_V_last_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_1_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_1_V_last_V_1_ack_out == 1'b1)) & ~((ethernet_axi_1_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_1_V_last_V_1_vld_in == 1'b1)) & (ethernet_axi_1_V_last_V_1_state == 2'd3)) | ((ethernet_axi_1_V_last_V_1_state == 2'd1) & (ethernet_axi_1_V_last_V_1_ack_out == 1'b1)) | ((ethernet_axi_1_V_last_V_1_vld_in == 1'b1) & (ethernet_axi_1_V_last_V_1_state == 2'd2)))) begin
            ethernet_axi_1_V_last_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_1_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_2_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_2_V_data_V_1_ack_out == 1'b1) & (ethernet_axi_2_V_data_V_1_vld_out == 1'b1))) begin
            ethernet_axi_2_V_data_V_1_sel_rd <= ~ethernet_axi_2_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_2_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_2_V_data_V_1_ack_in == 1'b1) & (ethernet_axi_2_V_data_V_1_vld_in == 1'b1))) begin
            ethernet_axi_2_V_data_V_1_sel_wr <= ~ethernet_axi_2_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_2_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_2_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_2_V_data_V_1_state == 2'd2)) | ((ethernet_axi_2_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_2_V_data_V_1_state == 2'd3) & (ethernet_axi_2_V_data_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_2_V_data_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_2_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_2_V_data_V_1_state == 2'd1)) | ((ethernet_axi_2_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_2_V_data_V_1_state == 2'd3) & (ethernet_axi_2_V_data_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_2_V_data_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_2_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_2_V_data_V_1_ack_out == 1'b1)) & ~((ethernet_axi_2_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_2_V_data_V_1_vld_in == 1'b1)) & (ethernet_axi_2_V_data_V_1_state == 2'd3)) | ((ethernet_axi_2_V_data_V_1_state == 2'd1) & (ethernet_axi_2_V_data_V_1_ack_out == 1'b1)) | ((ethernet_axi_2_V_data_V_1_vld_in == 1'b1) & (ethernet_axi_2_V_data_V_1_state == 2'd2)))) begin
            ethernet_axi_2_V_data_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_2_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_2_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_2_V_keep_V_1_ack_out == 1'b1) & (ethernet_axi_2_V_keep_V_1_vld_out == 1'b1))) begin
            ethernet_axi_2_V_keep_V_1_sel_rd <= ~ethernet_axi_2_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_2_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_2_V_keep_V_1_ack_in == 1'b1) & (ethernet_axi_2_V_keep_V_1_vld_in == 1'b1))) begin
            ethernet_axi_2_V_keep_V_1_sel_wr <= ~ethernet_axi_2_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_2_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_2_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_2_V_keep_V_1_state == 2'd2)) | ((ethernet_axi_2_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_2_V_keep_V_1_state == 2'd3) & (ethernet_axi_2_V_keep_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_2_V_keep_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_2_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_2_V_keep_V_1_state == 2'd1)) | ((ethernet_axi_2_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_2_V_keep_V_1_state == 2'd3) & (ethernet_axi_2_V_keep_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_2_V_keep_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_2_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_2_V_keep_V_1_ack_out == 1'b1)) & ~((ethernet_axi_2_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_2_V_keep_V_1_vld_in == 1'b1)) & (ethernet_axi_2_V_keep_V_1_state == 2'd3)) | ((ethernet_axi_2_V_keep_V_1_state == 2'd1) & (ethernet_axi_2_V_keep_V_1_ack_out == 1'b1)) | ((ethernet_axi_2_V_keep_V_1_vld_in == 1'b1) & (ethernet_axi_2_V_keep_V_1_state == 2'd2)))) begin
            ethernet_axi_2_V_keep_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_2_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_2_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_2_V_last_V_1_ack_out == 1'b1) & (ethernet_axi_2_V_last_V_1_vld_out == 1'b1))) begin
            ethernet_axi_2_V_last_V_1_sel_rd <= ~ethernet_axi_2_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_2_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_2_V_last_V_1_ack_in == 1'b1) & (ethernet_axi_2_V_last_V_1_vld_in == 1'b1))) begin
            ethernet_axi_2_V_last_V_1_sel_wr <= ~ethernet_axi_2_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_2_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_2_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_2_V_last_V_1_state == 2'd2)) | ((ethernet_axi_2_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_2_V_last_V_1_state == 2'd3) & (ethernet_axi_2_V_last_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_2_V_last_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_2_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_2_V_last_V_1_state == 2'd1)) | ((ethernet_axi_2_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_2_V_last_V_1_state == 2'd3) & (ethernet_axi_2_V_last_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_2_V_last_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_2_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_2_V_last_V_1_ack_out == 1'b1)) & ~((ethernet_axi_2_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_2_V_last_V_1_vld_in == 1'b1)) & (ethernet_axi_2_V_last_V_1_state == 2'd3)) | ((ethernet_axi_2_V_last_V_1_state == 2'd1) & (ethernet_axi_2_V_last_V_1_ack_out == 1'b1)) | ((ethernet_axi_2_V_last_V_1_vld_in == 1'b1) & (ethernet_axi_2_V_last_V_1_state == 2'd2)))) begin
            ethernet_axi_2_V_last_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_2_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_3_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_3_V_data_V_1_ack_out == 1'b1) & (ethernet_axi_3_V_data_V_1_vld_out == 1'b1))) begin
            ethernet_axi_3_V_data_V_1_sel_rd <= ~ethernet_axi_3_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_3_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_3_V_data_V_1_ack_in == 1'b1) & (ethernet_axi_3_V_data_V_1_vld_in == 1'b1))) begin
            ethernet_axi_3_V_data_V_1_sel_wr <= ~ethernet_axi_3_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_3_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_3_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_3_V_data_V_1_state == 2'd2)) | ((ethernet_axi_3_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_3_V_data_V_1_state == 2'd3) & (ethernet_axi_3_V_data_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_3_V_data_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_3_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_3_V_data_V_1_state == 2'd1)) | ((ethernet_axi_3_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_3_V_data_V_1_state == 2'd3) & (ethernet_axi_3_V_data_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_3_V_data_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_3_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_3_V_data_V_1_ack_out == 1'b1)) & ~((ethernet_axi_3_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_3_V_data_V_1_vld_in == 1'b1)) & (ethernet_axi_3_V_data_V_1_state == 2'd3)) | ((ethernet_axi_3_V_data_V_1_state == 2'd1) & (ethernet_axi_3_V_data_V_1_ack_out == 1'b1)) | ((ethernet_axi_3_V_data_V_1_vld_in == 1'b1) & (ethernet_axi_3_V_data_V_1_state == 2'd2)))) begin
            ethernet_axi_3_V_data_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_3_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_3_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_3_V_keep_V_1_ack_out == 1'b1) & (ethernet_axi_3_V_keep_V_1_vld_out == 1'b1))) begin
            ethernet_axi_3_V_keep_V_1_sel_rd <= ~ethernet_axi_3_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_3_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_3_V_keep_V_1_ack_in == 1'b1) & (ethernet_axi_3_V_keep_V_1_vld_in == 1'b1))) begin
            ethernet_axi_3_V_keep_V_1_sel_wr <= ~ethernet_axi_3_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_3_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_3_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_3_V_keep_V_1_state == 2'd2)) | ((ethernet_axi_3_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_3_V_keep_V_1_state == 2'd3) & (ethernet_axi_3_V_keep_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_3_V_keep_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_3_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_3_V_keep_V_1_state == 2'd1)) | ((ethernet_axi_3_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_3_V_keep_V_1_state == 2'd3) & (ethernet_axi_3_V_keep_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_3_V_keep_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_3_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_3_V_keep_V_1_ack_out == 1'b1)) & ~((ethernet_axi_3_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_3_V_keep_V_1_vld_in == 1'b1)) & (ethernet_axi_3_V_keep_V_1_state == 2'd3)) | ((ethernet_axi_3_V_keep_V_1_state == 2'd1) & (ethernet_axi_3_V_keep_V_1_ack_out == 1'b1)) | ((ethernet_axi_3_V_keep_V_1_vld_in == 1'b1) & (ethernet_axi_3_V_keep_V_1_state == 2'd2)))) begin
            ethernet_axi_3_V_keep_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_3_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_3_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_3_V_last_V_1_ack_out == 1'b1) & (ethernet_axi_3_V_last_V_1_vld_out == 1'b1))) begin
            ethernet_axi_3_V_last_V_1_sel_rd <= ~ethernet_axi_3_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_3_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_3_V_last_V_1_ack_in == 1'b1) & (ethernet_axi_3_V_last_V_1_vld_in == 1'b1))) begin
            ethernet_axi_3_V_last_V_1_sel_wr <= ~ethernet_axi_3_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_3_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_3_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_3_V_last_V_1_state == 2'd2)) | ((ethernet_axi_3_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_3_V_last_V_1_state == 2'd3) & (ethernet_axi_3_V_last_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_3_V_last_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_3_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_3_V_last_V_1_state == 2'd1)) | ((ethernet_axi_3_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_3_V_last_V_1_state == 2'd3) & (ethernet_axi_3_V_last_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_3_V_last_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_3_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_3_V_last_V_1_ack_out == 1'b1)) & ~((ethernet_axi_3_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_3_V_last_V_1_vld_in == 1'b1)) & (ethernet_axi_3_V_last_V_1_state == 2'd3)) | ((ethernet_axi_3_V_last_V_1_state == 2'd1) & (ethernet_axi_3_V_last_V_1_ack_out == 1'b1)) | ((ethernet_axi_3_V_last_V_1_vld_in == 1'b1) & (ethernet_axi_3_V_last_V_1_state == 2'd2)))) begin
            ethernet_axi_3_V_last_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_3_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_4_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_4_V_data_V_1_ack_out == 1'b1) & (ethernet_axi_4_V_data_V_1_vld_out == 1'b1))) begin
            ethernet_axi_4_V_data_V_1_sel_rd <= ~ethernet_axi_4_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_4_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_4_V_data_V_1_ack_in == 1'b1) & (ethernet_axi_4_V_data_V_1_vld_in == 1'b1))) begin
            ethernet_axi_4_V_data_V_1_sel_wr <= ~ethernet_axi_4_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_4_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_4_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_4_V_data_V_1_state == 2'd2)) | ((ethernet_axi_4_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_4_V_data_V_1_state == 2'd3) & (ethernet_axi_4_V_data_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_4_V_data_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_4_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_4_V_data_V_1_state == 2'd1)) | ((ethernet_axi_4_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_4_V_data_V_1_state == 2'd3) & (ethernet_axi_4_V_data_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_4_V_data_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_4_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_4_V_data_V_1_ack_out == 1'b1)) & ~((ethernet_axi_4_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_4_V_data_V_1_vld_in == 1'b1)) & (ethernet_axi_4_V_data_V_1_state == 2'd3)) | ((ethernet_axi_4_V_data_V_1_state == 2'd1) & (ethernet_axi_4_V_data_V_1_ack_out == 1'b1)) | ((ethernet_axi_4_V_data_V_1_vld_in == 1'b1) & (ethernet_axi_4_V_data_V_1_state == 2'd2)))) begin
            ethernet_axi_4_V_data_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_4_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_4_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_4_V_keep_V_1_ack_out == 1'b1) & (ethernet_axi_4_V_keep_V_1_vld_out == 1'b1))) begin
            ethernet_axi_4_V_keep_V_1_sel_rd <= ~ethernet_axi_4_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_4_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_4_V_keep_V_1_ack_in == 1'b1) & (ethernet_axi_4_V_keep_V_1_vld_in == 1'b1))) begin
            ethernet_axi_4_V_keep_V_1_sel_wr <= ~ethernet_axi_4_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_4_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_4_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_4_V_keep_V_1_state == 2'd2)) | ((ethernet_axi_4_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_4_V_keep_V_1_state == 2'd3) & (ethernet_axi_4_V_keep_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_4_V_keep_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_4_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_4_V_keep_V_1_state == 2'd1)) | ((ethernet_axi_4_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_4_V_keep_V_1_state == 2'd3) & (ethernet_axi_4_V_keep_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_4_V_keep_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_4_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_4_V_keep_V_1_ack_out == 1'b1)) & ~((ethernet_axi_4_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_4_V_keep_V_1_vld_in == 1'b1)) & (ethernet_axi_4_V_keep_V_1_state == 2'd3)) | ((ethernet_axi_4_V_keep_V_1_state == 2'd1) & (ethernet_axi_4_V_keep_V_1_ack_out == 1'b1)) | ((ethernet_axi_4_V_keep_V_1_vld_in == 1'b1) & (ethernet_axi_4_V_keep_V_1_state == 2'd2)))) begin
            ethernet_axi_4_V_keep_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_4_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_4_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_4_V_last_V_1_ack_out == 1'b1) & (ethernet_axi_4_V_last_V_1_vld_out == 1'b1))) begin
            ethernet_axi_4_V_last_V_1_sel_rd <= ~ethernet_axi_4_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_4_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_4_V_last_V_1_ack_in == 1'b1) & (ethernet_axi_4_V_last_V_1_vld_in == 1'b1))) begin
            ethernet_axi_4_V_last_V_1_sel_wr <= ~ethernet_axi_4_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_4_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_4_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_4_V_last_V_1_state == 2'd2)) | ((ethernet_axi_4_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_4_V_last_V_1_state == 2'd3) & (ethernet_axi_4_V_last_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_4_V_last_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_4_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_4_V_last_V_1_state == 2'd1)) | ((ethernet_axi_4_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_4_V_last_V_1_state == 2'd3) & (ethernet_axi_4_V_last_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_4_V_last_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_4_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_4_V_last_V_1_ack_out == 1'b1)) & ~((ethernet_axi_4_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_4_V_last_V_1_vld_in == 1'b1)) & (ethernet_axi_4_V_last_V_1_state == 2'd3)) | ((ethernet_axi_4_V_last_V_1_state == 2'd1) & (ethernet_axi_4_V_last_V_1_ack_out == 1'b1)) | ((ethernet_axi_4_V_last_V_1_vld_in == 1'b1) & (ethernet_axi_4_V_last_V_1_state == 2'd2)))) begin
            ethernet_axi_4_V_last_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_4_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_5_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_5_V_data_V_1_ack_out == 1'b1) & (ethernet_axi_5_V_data_V_1_vld_out == 1'b1))) begin
            ethernet_axi_5_V_data_V_1_sel_rd <= ~ethernet_axi_5_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_5_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_5_V_data_V_1_ack_in == 1'b1) & (ethernet_axi_5_V_data_V_1_vld_in == 1'b1))) begin
            ethernet_axi_5_V_data_V_1_sel_wr <= ~ethernet_axi_5_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_5_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_5_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_5_V_data_V_1_state == 2'd2)) | ((ethernet_axi_5_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_5_V_data_V_1_state == 2'd3) & (ethernet_axi_5_V_data_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_5_V_data_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_5_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_5_V_data_V_1_state == 2'd1)) | ((ethernet_axi_5_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_5_V_data_V_1_state == 2'd3) & (ethernet_axi_5_V_data_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_5_V_data_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_5_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_5_V_data_V_1_ack_out == 1'b1)) & ~((ethernet_axi_5_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_5_V_data_V_1_vld_in == 1'b1)) & (ethernet_axi_5_V_data_V_1_state == 2'd3)) | ((ethernet_axi_5_V_data_V_1_state == 2'd1) & (ethernet_axi_5_V_data_V_1_ack_out == 1'b1)) | ((ethernet_axi_5_V_data_V_1_vld_in == 1'b1) & (ethernet_axi_5_V_data_V_1_state == 2'd2)))) begin
            ethernet_axi_5_V_data_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_5_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_5_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_5_V_keep_V_1_ack_out == 1'b1) & (ethernet_axi_5_V_keep_V_1_vld_out == 1'b1))) begin
            ethernet_axi_5_V_keep_V_1_sel_rd <= ~ethernet_axi_5_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_5_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_5_V_keep_V_1_ack_in == 1'b1) & (ethernet_axi_5_V_keep_V_1_vld_in == 1'b1))) begin
            ethernet_axi_5_V_keep_V_1_sel_wr <= ~ethernet_axi_5_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_5_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_5_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_5_V_keep_V_1_state == 2'd2)) | ((ethernet_axi_5_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_5_V_keep_V_1_state == 2'd3) & (ethernet_axi_5_V_keep_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_5_V_keep_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_5_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_5_V_keep_V_1_state == 2'd1)) | ((ethernet_axi_5_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_5_V_keep_V_1_state == 2'd3) & (ethernet_axi_5_V_keep_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_5_V_keep_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_5_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_5_V_keep_V_1_ack_out == 1'b1)) & ~((ethernet_axi_5_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_5_V_keep_V_1_vld_in == 1'b1)) & (ethernet_axi_5_V_keep_V_1_state == 2'd3)) | ((ethernet_axi_5_V_keep_V_1_state == 2'd1) & (ethernet_axi_5_V_keep_V_1_ack_out == 1'b1)) | ((ethernet_axi_5_V_keep_V_1_vld_in == 1'b1) & (ethernet_axi_5_V_keep_V_1_state == 2'd2)))) begin
            ethernet_axi_5_V_keep_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_5_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_5_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_5_V_last_V_1_ack_out == 1'b1) & (ethernet_axi_5_V_last_V_1_vld_out == 1'b1))) begin
            ethernet_axi_5_V_last_V_1_sel_rd <= ~ethernet_axi_5_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_5_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_5_V_last_V_1_ack_in == 1'b1) & (ethernet_axi_5_V_last_V_1_vld_in == 1'b1))) begin
            ethernet_axi_5_V_last_V_1_sel_wr <= ~ethernet_axi_5_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_5_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_5_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_5_V_last_V_1_state == 2'd2)) | ((ethernet_axi_5_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_5_V_last_V_1_state == 2'd3) & (ethernet_axi_5_V_last_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_5_V_last_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_5_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_5_V_last_V_1_state == 2'd1)) | ((ethernet_axi_5_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_5_V_last_V_1_state == 2'd3) & (ethernet_axi_5_V_last_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_5_V_last_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_5_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_5_V_last_V_1_ack_out == 1'b1)) & ~((ethernet_axi_5_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_5_V_last_V_1_vld_in == 1'b1)) & (ethernet_axi_5_V_last_V_1_state == 2'd3)) | ((ethernet_axi_5_V_last_V_1_state == 2'd1) & (ethernet_axi_5_V_last_V_1_ack_out == 1'b1)) | ((ethernet_axi_5_V_last_V_1_vld_in == 1'b1) & (ethernet_axi_5_V_last_V_1_state == 2'd2)))) begin
            ethernet_axi_5_V_last_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_5_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_6_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_6_V_data_V_1_ack_out == 1'b1) & (ethernet_axi_6_V_data_V_1_vld_out == 1'b1))) begin
            ethernet_axi_6_V_data_V_1_sel_rd <= ~ethernet_axi_6_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_6_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_6_V_data_V_1_ack_in == 1'b1) & (ethernet_axi_6_V_data_V_1_vld_in == 1'b1))) begin
            ethernet_axi_6_V_data_V_1_sel_wr <= ~ethernet_axi_6_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_6_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_6_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_6_V_data_V_1_state == 2'd2)) | ((ethernet_axi_6_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_6_V_data_V_1_state == 2'd3) & (ethernet_axi_6_V_data_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_6_V_data_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_6_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_6_V_data_V_1_state == 2'd1)) | ((ethernet_axi_6_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_6_V_data_V_1_state == 2'd3) & (ethernet_axi_6_V_data_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_6_V_data_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_6_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_6_V_data_V_1_ack_out == 1'b1)) & ~((ethernet_axi_6_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_6_V_data_V_1_vld_in == 1'b1)) & (ethernet_axi_6_V_data_V_1_state == 2'd3)) | ((ethernet_axi_6_V_data_V_1_state == 2'd1) & (ethernet_axi_6_V_data_V_1_ack_out == 1'b1)) | ((ethernet_axi_6_V_data_V_1_vld_in == 1'b1) & (ethernet_axi_6_V_data_V_1_state == 2'd2)))) begin
            ethernet_axi_6_V_data_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_6_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_6_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_6_V_keep_V_1_ack_out == 1'b1) & (ethernet_axi_6_V_keep_V_1_vld_out == 1'b1))) begin
            ethernet_axi_6_V_keep_V_1_sel_rd <= ~ethernet_axi_6_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_6_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_6_V_keep_V_1_ack_in == 1'b1) & (ethernet_axi_6_V_keep_V_1_vld_in == 1'b1))) begin
            ethernet_axi_6_V_keep_V_1_sel_wr <= ~ethernet_axi_6_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_6_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_6_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_6_V_keep_V_1_state == 2'd2)) | ((ethernet_axi_6_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_6_V_keep_V_1_state == 2'd3) & (ethernet_axi_6_V_keep_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_6_V_keep_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_6_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_6_V_keep_V_1_state == 2'd1)) | ((ethernet_axi_6_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_6_V_keep_V_1_state == 2'd3) & (ethernet_axi_6_V_keep_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_6_V_keep_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_6_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_6_V_keep_V_1_ack_out == 1'b1)) & ~((ethernet_axi_6_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_6_V_keep_V_1_vld_in == 1'b1)) & (ethernet_axi_6_V_keep_V_1_state == 2'd3)) | ((ethernet_axi_6_V_keep_V_1_state == 2'd1) & (ethernet_axi_6_V_keep_V_1_ack_out == 1'b1)) | ((ethernet_axi_6_V_keep_V_1_vld_in == 1'b1) & (ethernet_axi_6_V_keep_V_1_state == 2'd2)))) begin
            ethernet_axi_6_V_keep_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_6_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_6_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_6_V_last_V_1_ack_out == 1'b1) & (ethernet_axi_6_V_last_V_1_vld_out == 1'b1))) begin
            ethernet_axi_6_V_last_V_1_sel_rd <= ~ethernet_axi_6_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_6_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_6_V_last_V_1_ack_in == 1'b1) & (ethernet_axi_6_V_last_V_1_vld_in == 1'b1))) begin
            ethernet_axi_6_V_last_V_1_sel_wr <= ~ethernet_axi_6_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_6_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_6_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_6_V_last_V_1_state == 2'd2)) | ((ethernet_axi_6_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_6_V_last_V_1_state == 2'd3) & (ethernet_axi_6_V_last_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_6_V_last_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_6_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_6_V_last_V_1_state == 2'd1)) | ((ethernet_axi_6_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_6_V_last_V_1_state == 2'd3) & (ethernet_axi_6_V_last_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_6_V_last_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_6_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_6_V_last_V_1_ack_out == 1'b1)) & ~((ethernet_axi_6_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_6_V_last_V_1_vld_in == 1'b1)) & (ethernet_axi_6_V_last_V_1_state == 2'd3)) | ((ethernet_axi_6_V_last_V_1_state == 2'd1) & (ethernet_axi_6_V_last_V_1_ack_out == 1'b1)) | ((ethernet_axi_6_V_last_V_1_vld_in == 1'b1) & (ethernet_axi_6_V_last_V_1_state == 2'd2)))) begin
            ethernet_axi_6_V_last_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_6_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_7_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_7_V_data_V_1_ack_out == 1'b1) & (ethernet_axi_7_V_data_V_1_vld_out == 1'b1))) begin
            ethernet_axi_7_V_data_V_1_sel_rd <= ~ethernet_axi_7_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_7_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_7_V_data_V_1_ack_in == 1'b1) & (ethernet_axi_7_V_data_V_1_vld_in == 1'b1))) begin
            ethernet_axi_7_V_data_V_1_sel_wr <= ~ethernet_axi_7_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_7_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_7_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_7_V_data_V_1_state == 2'd2)) | ((ethernet_axi_7_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_7_V_data_V_1_state == 2'd3) & (ethernet_axi_7_V_data_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_7_V_data_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_7_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_7_V_data_V_1_state == 2'd1)) | ((ethernet_axi_7_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_7_V_data_V_1_state == 2'd3) & (ethernet_axi_7_V_data_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_7_V_data_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_7_V_data_V_1_vld_in == 1'b0) & (ethernet_axi_7_V_data_V_1_ack_out == 1'b1)) & ~((ethernet_axi_7_V_data_V_1_ack_out == 1'b0) & (ethernet_axi_7_V_data_V_1_vld_in == 1'b1)) & (ethernet_axi_7_V_data_V_1_state == 2'd3)) | ((ethernet_axi_7_V_data_V_1_state == 2'd1) & (ethernet_axi_7_V_data_V_1_ack_out == 1'b1)) | ((ethernet_axi_7_V_data_V_1_vld_in == 1'b1) & (ethernet_axi_7_V_data_V_1_state == 2'd2)))) begin
            ethernet_axi_7_V_data_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_7_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_7_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_7_V_keep_V_1_ack_out == 1'b1) & (ethernet_axi_7_V_keep_V_1_vld_out == 1'b1))) begin
            ethernet_axi_7_V_keep_V_1_sel_rd <= ~ethernet_axi_7_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_7_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_7_V_keep_V_1_ack_in == 1'b1) & (ethernet_axi_7_V_keep_V_1_vld_in == 1'b1))) begin
            ethernet_axi_7_V_keep_V_1_sel_wr <= ~ethernet_axi_7_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_7_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_7_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_7_V_keep_V_1_state == 2'd2)) | ((ethernet_axi_7_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_7_V_keep_V_1_state == 2'd3) & (ethernet_axi_7_V_keep_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_7_V_keep_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_7_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_7_V_keep_V_1_state == 2'd1)) | ((ethernet_axi_7_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_7_V_keep_V_1_state == 2'd3) & (ethernet_axi_7_V_keep_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_7_V_keep_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_7_V_keep_V_1_vld_in == 1'b0) & (ethernet_axi_7_V_keep_V_1_ack_out == 1'b1)) & ~((ethernet_axi_7_V_keep_V_1_ack_out == 1'b0) & (ethernet_axi_7_V_keep_V_1_vld_in == 1'b1)) & (ethernet_axi_7_V_keep_V_1_state == 2'd3)) | ((ethernet_axi_7_V_keep_V_1_state == 2'd1) & (ethernet_axi_7_V_keep_V_1_ack_out == 1'b1)) | ((ethernet_axi_7_V_keep_V_1_vld_in == 1'b1) & (ethernet_axi_7_V_keep_V_1_state == 2'd2)))) begin
            ethernet_axi_7_V_keep_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_7_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_7_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((ethernet_axi_7_V_last_V_1_ack_out == 1'b1) & (ethernet_axi_7_V_last_V_1_vld_out == 1'b1))) begin
            ethernet_axi_7_V_last_V_1_sel_rd <= ~ethernet_axi_7_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_7_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((ethernet_axi_7_V_last_V_1_ack_in == 1'b1) & (ethernet_axi_7_V_last_V_1_vld_in == 1'b1))) begin
            ethernet_axi_7_V_last_V_1_sel_wr <= ~ethernet_axi_7_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ethernet_axi_7_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((ethernet_axi_7_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_7_V_last_V_1_state == 2'd2)) | ((ethernet_axi_7_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_7_V_last_V_1_state == 2'd3) & (ethernet_axi_7_V_last_V_1_ack_out == 1'b1)))) begin
            ethernet_axi_7_V_last_V_1_state <= 2'd2;
        end else if ((((ethernet_axi_7_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_7_V_last_V_1_state == 2'd1)) | ((ethernet_axi_7_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_7_V_last_V_1_state == 2'd3) & (ethernet_axi_7_V_last_V_1_vld_in == 1'b1)))) begin
            ethernet_axi_7_V_last_V_1_state <= 2'd1;
        end else if (((~((ethernet_axi_7_V_last_V_1_vld_in == 1'b0) & (ethernet_axi_7_V_last_V_1_ack_out == 1'b1)) & ~((ethernet_axi_7_V_last_V_1_ack_out == 1'b0) & (ethernet_axi_7_V_last_V_1_vld_in == 1'b1)) & (ethernet_axi_7_V_last_V_1_state == 2'd3)) | ((ethernet_axi_7_V_last_V_1_state == 2'd1) & (ethernet_axi_7_V_last_V_1_ack_out == 1'b1)) | ((ethernet_axi_7_V_last_V_1_vld_in == 1'b1) & (ethernet_axi_7_V_last_V_1_state == 2'd2)))) begin
            ethernet_axi_7_V_last_V_1_state <= 2'd3;
        end else begin
            ethernet_axi_7_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (tmp_7_fu_418_p2 == 1'd1) & (tmp_nbreadreq_fu_164_p5 == 1'd1) & (tmp_3_fu_424_p2 == 1'd0) & (cond_fu_412_p2 == 1'd0) & (fsm_state_V == 1'd0))) begin
        ap_phi_reg_pp0_iter1_ethernet_axi_id_V_lo_1_reg_373 <= {{data_in_TDATA[55:48]}};
    end else if (((~(((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (tmp_nbreadreq_fu_164_p5 == 1'd1) & (tmp_7_fu_418_p2 == 1'd0) & (cond_fu_412_p2 == 1'd0) & (fsm_state_V == 1'd0)) | (~(((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (tmp_3_fu_424_p2 == 1'd1) & (tmp_7_fu_418_p2 == 1'd1) & (tmp_nbreadreq_fu_164_p5 == 1'd1) & (cond_fu_412_p2 == 1'd0) & (fsm_state_V == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_ethernet_axi_id_V_lo_1_reg_373 <= ethernet_axi_id_V;
    end else if ((~(((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_ethernet_axi_id_V_lo_1_reg_373 <= ap_phi_reg_pp0_iter0_ethernet_axi_id_V_lo_1_reg_373;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (tmp_7_fu_418_p2 == 1'd1) & (tmp_nbreadreq_fu_164_p5 == 1'd1) & (tmp_3_fu_424_p2 == 1'd0) & (cond_fu_412_p2 == 1'd0) & (fsm_state_V == 1'd0))) begin
        ap_phi_reg_pp0_iter1_mac_type_V_loc_1_reg_362 <= tmp_i_fu_450_p3;
    end else if (((~(((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (tmp_nbreadreq_fu_164_p5 == 1'd1) & (tmp_7_fu_418_p2 == 1'd0) & (cond_fu_412_p2 == 1'd0) & (fsm_state_V == 1'd0)) | (~(((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (tmp_3_fu_424_p2 == 1'd1) & (tmp_7_fu_418_p2 == 1'd1) & (tmp_nbreadreq_fu_164_p5 == 1'd1) & (cond_fu_412_p2 == 1'd0) & (fsm_state_V == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_mac_type_V_loc_1_reg_362 <= mac_type_V;
    end else if ((~(((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_mac_type_V_loc_1_reg_362 <= ap_phi_reg_pp0_iter0_mac_type_V_loc_1_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2217)) begin
        if ((fsm_state_V_load_load_fu_384_p1 == 1'd1)) begin
            fsm_state_V <= 1'd0;
        end else if ((1'b1 == ap_condition_2423)) begin
            fsm_state_V <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2233)) begin
        if ((cond_fu_412_p2 == 1'd1)) begin
            mac_type_V <= storemerge_fu_502_p1;
        end else if ((1'b1 == ap_condition_2692)) begin
            mac_type_V <= tmp_i_fu_450_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (tmp_nbreadreq_fu_164_p5 == 1'd1) & (fsm_state_V == 1'd0))) begin
        cond_reg_739 <= cond_fu_412_p2;
        tmp_data_V_reg_724 <= data_in_TDATA;
        tmp_keep_V_reg_729 <= data_in_TKEEP;
        tmp_last_V_reg_734 <= data_in_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        cond_reg_739_pp0_iter1_reg <= cond_reg_739;
        fsm_state_V_load_reg_694_pp0_iter1_reg <= fsm_state_V_load_reg_694;
        tmp_data_V_reg_724_pp0_iter1_reg <= tmp_data_V_reg_724;
        tmp_keep_V_reg_729_pp0_iter1_reg <= tmp_keep_V_reg_729;
        tmp_last_V_reg_734_pp0_iter1_reg <= tmp_last_V_reg_734;
        tmp_reg_720_pp0_iter1_reg <= tmp_reg_720;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        cond_reg_739_pp0_iter2_reg <= cond_reg_739_pp0_iter1_reg;
        fsm_state_V_load_reg_694_pp0_iter2_reg <= fsm_state_V_load_reg_694_pp0_iter1_reg;
        tmp_10_reg_759_pp0_iter2_reg <= tmp_10_reg_759;
        tmp_11_reg_823_pp0_iter2_reg <= tmp_11_reg_823;
        tmp_12_reg_763_pp0_iter2_reg <= tmp_12_reg_763;
        tmp_13_reg_827_pp0_iter2_reg <= tmp_13_reg_827;
        tmp_14_reg_767_pp0_iter2_reg <= tmp_14_reg_767;
        tmp_15_reg_831_pp0_iter2_reg <= tmp_15_reg_831;
        tmp_16_reg_771_pp0_iter2_reg <= tmp_16_reg_771;
        tmp_17_reg_835_pp0_iter2_reg <= tmp_17_reg_835;
        tmp_18_reg_775_pp0_iter2_reg <= tmp_18_reg_775;
        tmp_19_reg_779_pp0_iter2_reg <= tmp_19_reg_779;
        tmp_1_reg_815_pp0_iter2_reg <= tmp_1_reg_815;
        tmp_20_reg_783_pp0_iter2_reg <= tmp_20_reg_783;
        tmp_21_reg_787_pp0_iter2_reg <= tmp_21_reg_787;
        tmp_22_reg_791_pp0_iter2_reg <= tmp_22_reg_791;
        tmp_23_reg_795_pp0_iter2_reg <= tmp_23_reg_795;
        tmp_2_reg_799_pp0_iter2_reg <= tmp_2_reg_799;
        tmp_4_reg_803_pp0_iter2_reg <= tmp_4_reg_803;
        tmp_5_reg_819_pp0_iter2_reg <= tmp_5_reg_819;
        tmp_8_reg_811_pp0_iter2_reg <= tmp_8_reg_811;
        tmp_9_reg_807_pp0_iter2_reg <= tmp_9_reg_807;
        tmp_reg_720_pp0_iter2_reg <= tmp_reg_720_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((data_out_V_data_V_1_load_A == 1'b1)) begin
        data_out_V_data_V_1_payload_A <= prev_word_data_V;
    end
end

always @ (posedge ap_clk) begin
    if ((data_out_V_data_V_1_load_B == 1'b1)) begin
        data_out_V_data_V_1_payload_B <= prev_word_data_V;
    end
end

always @ (posedge ap_clk) begin
    if ((data_out_V_keep_V_1_load_A == 1'b1)) begin
        data_out_V_keep_V_1_payload_A <= prev_word_keep_V;
    end
end

always @ (posedge ap_clk) begin
    if ((data_out_V_keep_V_1_load_B == 1'b1)) begin
        data_out_V_keep_V_1_payload_B <= prev_word_keep_V;
    end
end

always @ (posedge ap_clk) begin
    if ((data_out_V_last_V_1_load_A == 1'b1)) begin
        data_out_V_last_V_1_payload_A <= prev_word_last_V;
    end
end

always @ (posedge ap_clk) begin
    if ((data_out_V_last_V_1_load_B == 1'b1)) begin
        data_out_V_last_V_1_payload_B <= prev_word_last_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_0_V_data_V_1_load_A == 1'b1)) begin
        ethernet_axi_0_V_data_V_1_payload_A <= prev_word_data_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_0_V_data_V_1_load_B == 1'b1)) begin
        ethernet_axi_0_V_data_V_1_payload_B <= prev_word_data_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_0_V_keep_V_1_load_A == 1'b1)) begin
        ethernet_axi_0_V_keep_V_1_payload_A <= prev_word_keep_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_0_V_keep_V_1_load_B == 1'b1)) begin
        ethernet_axi_0_V_keep_V_1_payload_B <= prev_word_keep_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_0_V_last_V_1_load_A == 1'b1)) begin
        ethernet_axi_0_V_last_V_1_payload_A <= prev_word_last_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_0_V_last_V_1_load_B == 1'b1)) begin
        ethernet_axi_0_V_last_V_1_payload_B <= prev_word_last_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_1_V_data_V_1_load_A == 1'b1)) begin
        ethernet_axi_1_V_data_V_1_payload_A <= prev_word_data_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_1_V_data_V_1_load_B == 1'b1)) begin
        ethernet_axi_1_V_data_V_1_payload_B <= prev_word_data_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_1_V_keep_V_1_load_A == 1'b1)) begin
        ethernet_axi_1_V_keep_V_1_payload_A <= prev_word_keep_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_1_V_keep_V_1_load_B == 1'b1)) begin
        ethernet_axi_1_V_keep_V_1_payload_B <= prev_word_keep_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_1_V_last_V_1_load_A == 1'b1)) begin
        ethernet_axi_1_V_last_V_1_payload_A <= prev_word_last_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_1_V_last_V_1_load_B == 1'b1)) begin
        ethernet_axi_1_V_last_V_1_payload_B <= prev_word_last_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_2_V_data_V_1_load_A == 1'b1)) begin
        ethernet_axi_2_V_data_V_1_payload_A <= prev_word_data_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_2_V_data_V_1_load_B == 1'b1)) begin
        ethernet_axi_2_V_data_V_1_payload_B <= prev_word_data_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_2_V_keep_V_1_load_A == 1'b1)) begin
        ethernet_axi_2_V_keep_V_1_payload_A <= prev_word_keep_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_2_V_keep_V_1_load_B == 1'b1)) begin
        ethernet_axi_2_V_keep_V_1_payload_B <= prev_word_keep_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_2_V_last_V_1_load_A == 1'b1)) begin
        ethernet_axi_2_V_last_V_1_payload_A <= prev_word_last_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_2_V_last_V_1_load_B == 1'b1)) begin
        ethernet_axi_2_V_last_V_1_payload_B <= prev_word_last_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_3_V_data_V_1_load_A == 1'b1)) begin
        ethernet_axi_3_V_data_V_1_payload_A <= prev_word_data_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_3_V_data_V_1_load_B == 1'b1)) begin
        ethernet_axi_3_V_data_V_1_payload_B <= prev_word_data_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_3_V_keep_V_1_load_A == 1'b1)) begin
        ethernet_axi_3_V_keep_V_1_payload_A <= prev_word_keep_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_3_V_keep_V_1_load_B == 1'b1)) begin
        ethernet_axi_3_V_keep_V_1_payload_B <= prev_word_keep_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_3_V_last_V_1_load_A == 1'b1)) begin
        ethernet_axi_3_V_last_V_1_payload_A <= prev_word_last_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_3_V_last_V_1_load_B == 1'b1)) begin
        ethernet_axi_3_V_last_V_1_payload_B <= prev_word_last_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_4_V_data_V_1_load_A == 1'b1)) begin
        ethernet_axi_4_V_data_V_1_payload_A <= prev_word_data_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_4_V_data_V_1_load_B == 1'b1)) begin
        ethernet_axi_4_V_data_V_1_payload_B <= prev_word_data_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_4_V_keep_V_1_load_A == 1'b1)) begin
        ethernet_axi_4_V_keep_V_1_payload_A <= prev_word_keep_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_4_V_keep_V_1_load_B == 1'b1)) begin
        ethernet_axi_4_V_keep_V_1_payload_B <= prev_word_keep_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_4_V_last_V_1_load_A == 1'b1)) begin
        ethernet_axi_4_V_last_V_1_payload_A <= prev_word_last_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_4_V_last_V_1_load_B == 1'b1)) begin
        ethernet_axi_4_V_last_V_1_payload_B <= prev_word_last_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_5_V_data_V_1_load_A == 1'b1)) begin
        ethernet_axi_5_V_data_V_1_payload_A <= prev_word_data_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_5_V_data_V_1_load_B == 1'b1)) begin
        ethernet_axi_5_V_data_V_1_payload_B <= prev_word_data_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_5_V_keep_V_1_load_A == 1'b1)) begin
        ethernet_axi_5_V_keep_V_1_payload_A <= prev_word_keep_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_5_V_keep_V_1_load_B == 1'b1)) begin
        ethernet_axi_5_V_keep_V_1_payload_B <= prev_word_keep_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_5_V_last_V_1_load_A == 1'b1)) begin
        ethernet_axi_5_V_last_V_1_payload_A <= prev_word_last_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_5_V_last_V_1_load_B == 1'b1)) begin
        ethernet_axi_5_V_last_V_1_payload_B <= prev_word_last_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_6_V_data_V_1_load_A == 1'b1)) begin
        ethernet_axi_6_V_data_V_1_payload_A <= prev_word_data_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_6_V_data_V_1_load_B == 1'b1)) begin
        ethernet_axi_6_V_data_V_1_payload_B <= prev_word_data_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_6_V_keep_V_1_load_A == 1'b1)) begin
        ethernet_axi_6_V_keep_V_1_payload_A <= prev_word_keep_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_6_V_keep_V_1_load_B == 1'b1)) begin
        ethernet_axi_6_V_keep_V_1_payload_B <= prev_word_keep_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_6_V_last_V_1_load_A == 1'b1)) begin
        ethernet_axi_6_V_last_V_1_payload_A <= prev_word_last_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_6_V_last_V_1_load_B == 1'b1)) begin
        ethernet_axi_6_V_last_V_1_payload_B <= prev_word_last_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_7_V_data_V_1_load_A == 1'b1)) begin
        ethernet_axi_7_V_data_V_1_payload_A <= prev_word_data_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_7_V_data_V_1_load_B == 1'b1)) begin
        ethernet_axi_7_V_data_V_1_payload_B <= prev_word_data_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_7_V_keep_V_1_load_A == 1'b1)) begin
        ethernet_axi_7_V_keep_V_1_payload_A <= prev_word_keep_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_7_V_keep_V_1_load_B == 1'b1)) begin
        ethernet_axi_7_V_keep_V_1_payload_B <= prev_word_keep_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_7_V_last_V_1_load_A == 1'b1)) begin
        ethernet_axi_7_V_last_V_1_payload_A <= prev_word_last_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ethernet_axi_7_V_last_V_1_load_B == 1'b1)) begin
        ethernet_axi_7_V_last_V_1_payload_B <= prev_word_last_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (tmp_7_fu_418_p2 == 1'd1) & (tmp_nbreadreq_fu_164_p5 == 1'd1) & (tmp_3_fu_424_p2 == 1'd0) & (cond_fu_412_p2 == 1'd0) & (fsm_state_V == 1'd0))) begin
        ethernet_axi_id_V <= {{data_in_TDATA[55:48]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ethernet_axi_id_V_lo_reg_706 <= ethernet_axi_id_V;
        fsm_state_V_load_reg_694 <= fsm_state_V;
        mac_type_V_load_reg_698 <= mac_type_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (tmp_reg_720_pp0_iter1_reg == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0))) begin
        prev_word_data_V <= tmp_data_V_reg_724_pp0_iter1_reg;
        prev_word_keep_V <= tmp_keep_V_reg_729_pp0_iter1_reg;
        prev_word_last_V <= tmp_last_V_reg_734_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_reg_720_pp0_iter0_reg == 1'd1) & (cond_reg_739_pp0_iter0_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd0))) begin
        tmp_10_reg_759 <= tmp_10_fu_530_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_2_fu_590_p2 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd1) & (tmp_5_fu_615_p2 == 1'd0) & (tmp_1_fu_610_p2 == 1'd0) & (tmp_8_fu_605_p2 == 1'd0) & (tmp_9_fu_600_p2 == 1'd0) & (tmp_4_fu_595_p2 == 1'd0))) begin
        tmp_11_reg_823 <= tmp_11_fu_620_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_10_fu_530_p2 == 1'd1) & (tmp_reg_720_pp0_iter0_reg == 1'd1) & (cond_reg_739_pp0_iter0_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd0))) begin
        tmp_12_reg_763 <= tmp_12_fu_536_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_2_fu_590_p2 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd1) & (tmp_11_fu_620_p2 == 1'd0) & (tmp_5_fu_615_p2 == 1'd0) & (tmp_1_fu_610_p2 == 1'd0) & (tmp_8_fu_605_p2 == 1'd0) & (tmp_9_fu_600_p2 == 1'd0) & (tmp_4_fu_595_p2 == 1'd0))) begin
        tmp_13_reg_827 <= tmp_13_fu_625_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_10_fu_530_p2 == 1'd1) & (tmp_reg_720_pp0_iter0_reg == 1'd1) & (tmp_12_fu_536_p2 == 1'd0) & (cond_reg_739_pp0_iter0_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd0))) begin
        tmp_14_reg_767 <= tmp_14_fu_542_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_2_fu_590_p2 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd1) & (tmp_13_fu_625_p2 == 1'd0) & (tmp_11_fu_620_p2 == 1'd0) & (tmp_5_fu_615_p2 == 1'd0) & (tmp_1_fu_610_p2 == 1'd0) & (tmp_8_fu_605_p2 == 1'd0) & (tmp_9_fu_600_p2 == 1'd0) & (tmp_4_fu_595_p2 == 1'd0))) begin
        tmp_15_reg_831 <= tmp_15_fu_630_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_10_fu_530_p2 == 1'd1) & (tmp_reg_720_pp0_iter0_reg == 1'd1) & (tmp_14_fu_542_p2 == 1'd0) & (tmp_12_fu_536_p2 == 1'd0) & (cond_reg_739_pp0_iter0_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd0))) begin
        tmp_16_reg_771 <= tmp_16_fu_548_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (((fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd1) & (tmp_2_fu_590_p2 == 1'd0)) | ((fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd1) & (tmp_15_fu_630_p2 == 1'd0) & (tmp_13_fu_625_p2 == 1'd0) & (tmp_11_fu_620_p2 == 1'd0) & (tmp_5_fu_615_p2 == 1'd0) & (tmp_1_fu_610_p2 == 1'd0) & (tmp_8_fu_605_p2 == 1'd0) & (tmp_9_fu_600_p2 == 1'd0) & (tmp_4_fu_595_p2 == 1'd0))))) begin
        tmp_17_reg_835 <= tmp_17_fu_635_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_10_fu_530_p2 == 1'd1) & (tmp_reg_720_pp0_iter0_reg == 1'd1) & (tmp_16_fu_548_p2 == 1'd0) & (tmp_14_fu_542_p2 == 1'd0) & (tmp_12_fu_536_p2 == 1'd0) & (cond_reg_739_pp0_iter0_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd0))) begin
        tmp_18_reg_775 <= tmp_18_fu_554_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_10_fu_530_p2 == 1'd1) & (tmp_reg_720_pp0_iter0_reg == 1'd1) & (tmp_18_fu_554_p2 == 1'd0) & (tmp_16_fu_548_p2 == 1'd0) & (tmp_14_fu_542_p2 == 1'd0) & (tmp_12_fu_536_p2 == 1'd0) & (cond_reg_739_pp0_iter0_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd0))) begin
        tmp_19_reg_779 <= tmp_19_fu_560_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_2_fu_590_p2 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd1) & (tmp_8_fu_605_p2 == 1'd0) & (tmp_9_fu_600_p2 == 1'd0) & (tmp_4_fu_595_p2 == 1'd0))) begin
        tmp_1_reg_815 <= tmp_1_fu_610_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_10_fu_530_p2 == 1'd1) & (tmp_reg_720_pp0_iter0_reg == 1'd1) & (tmp_19_fu_560_p2 == 1'd0) & (tmp_18_fu_554_p2 == 1'd0) & (tmp_16_fu_548_p2 == 1'd0) & (tmp_14_fu_542_p2 == 1'd0) & (tmp_12_fu_536_p2 == 1'd0) & (cond_reg_739_pp0_iter0_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd0))) begin
        tmp_20_reg_783 <= tmp_20_fu_566_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_10_fu_530_p2 == 1'd1) & (tmp_reg_720_pp0_iter0_reg == 1'd1) & (tmp_20_fu_566_p2 == 1'd0) & (tmp_19_fu_560_p2 == 1'd0) & (tmp_18_fu_554_p2 == 1'd0) & (tmp_16_fu_548_p2 == 1'd0) & (tmp_14_fu_542_p2 == 1'd0) & (tmp_12_fu_536_p2 == 1'd0) & (cond_reg_739_pp0_iter0_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd0))) begin
        tmp_21_reg_787 <= tmp_21_fu_572_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_10_fu_530_p2 == 1'd1) & (tmp_reg_720_pp0_iter0_reg == 1'd1) & (tmp_21_fu_572_p2 == 1'd0) & (tmp_20_fu_566_p2 == 1'd0) & (tmp_19_fu_560_p2 == 1'd0) & (tmp_18_fu_554_p2 == 1'd0) & (tmp_16_fu_548_p2 == 1'd0) & (tmp_14_fu_542_p2 == 1'd0) & (tmp_12_fu_536_p2 == 1'd0) & (cond_reg_739_pp0_iter0_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd0))) begin
        tmp_22_reg_791 <= tmp_22_fu_578_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (((tmp_reg_720_pp0_iter0_reg == 1'd1) & (tmp_10_fu_530_p2 == 1'd0) & (cond_reg_739_pp0_iter0_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd0)) | ((tmp_reg_720_pp0_iter0_reg == 1'd1) & (tmp_22_fu_578_p2 == 1'd0) & (tmp_21_fu_572_p2 == 1'd0) & (tmp_20_fu_566_p2 == 1'd0) & (tmp_19_fu_560_p2 == 1'd0) & (tmp_18_fu_554_p2 == 1'd0) & (tmp_16_fu_548_p2 == 1'd0) & (tmp_14_fu_542_p2 == 1'd0) & (tmp_12_fu_536_p2 == 1'd0) & (cond_reg_739_pp0_iter0_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd0))))) begin
        tmp_23_reg_795 <= tmp_23_fu_584_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd1))) begin
        tmp_2_reg_799 <= tmp_2_fu_590_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_2_fu_590_p2 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd1))) begin
        tmp_4_reg_803 <= tmp_4_fu_595_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_2_fu_590_p2 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd1) & (tmp_1_fu_610_p2 == 1'd0) & (tmp_8_fu_605_p2 == 1'd0) & (tmp_9_fu_600_p2 == 1'd0) & (tmp_4_fu_595_p2 == 1'd0))) begin
        tmp_5_reg_819 <= tmp_5_fu_615_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_2_fu_590_p2 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd1) & (tmp_9_fu_600_p2 == 1'd0) & (tmp_4_fu_595_p2 == 1'd0))) begin
        tmp_8_reg_811 <= tmp_8_fu_605_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_2_fu_590_p2 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter0_reg == 1'd1) & (tmp_4_fu_595_p2 == 1'd0))) begin
        tmp_9_reg_807 <= tmp_9_fu_600_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (fsm_state_V == 1'd0))) begin
        tmp_reg_720 <= tmp_nbreadreq_fu_164_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_phi_mux_word_count_V_flag_2_phi_fu_342_p4 == 1'd1) & (tmp_nbreadreq_fu_164_p5 == 1'd1) & (fsm_state_V == 1'd0))) begin
        word_count_V <= ap_phi_mux_word_count_V_new_2_phi_fu_354_p4;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1639)) begin
        if ((cond_fu_412_p2 == 1'd0)) begin
            ap_phi_mux_word_count_V_flag_1_phi_fu_320_p4 = ap_phi_mux_word_count_V_flag_phi_fu_306_p6;
        end else if ((cond_fu_412_p2 == 1'd1)) begin
            ap_phi_mux_word_count_V_flag_1_phi_fu_320_p4 = 1'd1;
        end else begin
            ap_phi_mux_word_count_V_flag_1_phi_fu_320_p4 = ap_phi_reg_pp0_iter0_word_count_V_flag_1_reg_317;
        end
    end else begin
        ap_phi_mux_word_count_V_flag_1_phi_fu_320_p4 = ap_phi_reg_pp0_iter0_word_count_V_flag_1_reg_317;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1639)) begin
        if ((tmp_last_V_fu_404_p1 == 1'd0)) begin
            ap_phi_mux_word_count_V_flag_2_phi_fu_342_p4 = ap_phi_mux_word_count_V_flag_1_phi_fu_320_p4;
        end else if ((tmp_last_V_fu_404_p1 == 1'd1)) begin
            ap_phi_mux_word_count_V_flag_2_phi_fu_342_p4 = 1'd1;
        end else begin
            ap_phi_mux_word_count_V_flag_2_phi_fu_342_p4 = ap_phi_reg_pp0_iter0_word_count_V_flag_2_reg_339;
        end
    end else begin
        ap_phi_mux_word_count_V_flag_2_phi_fu_342_p4 = ap_phi_reg_pp0_iter0_word_count_V_flag_2_reg_339;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter0_fsm_state1) & (tmp_3_fu_424_p2 == 1'd1) & (tmp_7_fu_418_p2 == 1'd1) & (tmp_nbreadreq_fu_164_p5 == 1'd1) & (cond_fu_412_p2 == 1'd0) & (fsm_state_V == 1'd0)) | ((1'b1 == ap_CS_iter0_fsm_state1) & (tmp_7_fu_418_p2 == 1'd1) & (tmp_nbreadreq_fu_164_p5 == 1'd1) & (tmp_3_fu_424_p2 == 1'd0) & (cond_fu_412_p2 == 1'd0) & (fsm_state_V == 1'd0)))) begin
        ap_phi_mux_word_count_V_flag_phi_fu_306_p6 = 1'd1;
    end else if (((1'b1 == ap_CS_iter0_fsm_state1) & (tmp_nbreadreq_fu_164_p5 == 1'd1) & (tmp_7_fu_418_p2 == 1'd0) & (cond_fu_412_p2 == 1'd0) & (fsm_state_V == 1'd0))) begin
        ap_phi_mux_word_count_V_flag_phi_fu_306_p6 = 1'd0;
    end else begin
        ap_phi_mux_word_count_V_flag_phi_fu_306_p6 = ap_phi_reg_pp0_iter0_word_count_V_flag_reg_303;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1639)) begin
        if ((cond_fu_412_p2 == 1'd0)) begin
            ap_phi_mux_word_count_V_new_1_phi_fu_331_p4 = 2'd2;
        end else if ((cond_fu_412_p2 == 1'd1)) begin
            ap_phi_mux_word_count_V_new_1_phi_fu_331_p4 = 2'd1;
        end else begin
            ap_phi_mux_word_count_V_new_1_phi_fu_331_p4 = ap_phi_reg_pp0_iter0_word_count_V_new_1_reg_328;
        end
    end else begin
        ap_phi_mux_word_count_V_new_1_phi_fu_331_p4 = ap_phi_reg_pp0_iter0_word_count_V_new_1_reg_328;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1639)) begin
        if ((tmp_last_V_fu_404_p1 == 1'd0)) begin
            ap_phi_mux_word_count_V_new_2_phi_fu_354_p4 = ap_phi_mux_word_count_V_new_1_phi_fu_331_p4;
        end else if ((tmp_last_V_fu_404_p1 == 1'd1)) begin
            ap_phi_mux_word_count_V_new_2_phi_fu_354_p4 = 2'd0;
        end else begin
            ap_phi_mux_word_count_V_new_2_phi_fu_354_p4 = ap_phi_reg_pp0_iter0_word_count_V_new_2_reg_351;
        end
    end else begin
        ap_phi_mux_word_count_V_new_2_phi_fu_354_p4 = ap_phi_reg_pp0_iter0_word_count_V_new_2_reg_351;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (tmp_nbreadreq_fu_164_p5 == 1'd1) & (fsm_state_V == 1'd0))) begin
        data_in_TDATA_blk_n = data_in_TVALID;
    end else begin
        data_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op12_read_state1 == 1'b1))) begin
        data_in_TREADY = 1'b1;
    end else begin
        data_in_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter3_fsm_state4) & (((fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1) & (tmp_17_reg_835_pp0_iter2_reg == 1'd0) & (tmp_2_reg_799_pp0_iter2_reg == 1'd0)) | ((fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1) & (tmp_17_reg_835_pp0_iter2_reg == 1'd0) & (tmp_15_reg_831_pp0_iter2_reg == 1'd0) & (tmp_13_reg_827_pp0_iter2_reg == 1'd0) & (tmp_11_reg_823_pp0_iter2_reg == 1'd0) & (tmp_5_reg_819_pp0_iter2_reg == 1'd0) & (tmp_1_reg_815_pp0_iter2_reg == 1'd0) & (tmp_8_reg_811_pp0_iter2_reg == 1'd0) & (tmp_9_reg_807_pp0_iter2_reg == 1'd0) & (tmp_4_reg_803_pp0_iter2_reg == 1'd0)))) | ((1'b1 == ap_CS_iter3_fsm_state4) & (((tmp_reg_720_pp0_iter2_reg == 1'd1) & (tmp_23_reg_795_pp0_iter2_reg == 1'd0) & (tmp_10_reg_759_pp0_iter2_reg == 1'd0) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0)) | ((tmp_reg_720_pp0_iter2_reg == 1'd1) & (tmp_23_reg_795_pp0_iter2_reg == 1'd0) & (tmp_22_reg_791_pp0_iter2_reg == 1'd0) & (tmp_21_reg_787_pp0_iter2_reg == 1'd0) & (tmp_20_reg_783_pp0_iter2_reg == 1'd0) & (tmp_19_reg_779_pp0_iter2_reg == 1'd0) & (tmp_18_reg_775_pp0_iter2_reg == 1'd0) & (tmp_16_reg_771_pp0_iter2_reg == 1'd0) & (tmp_14_reg_767_pp0_iter2_reg == 1'd0) & (tmp_12_reg_763_pp0_iter2_reg == 1'd0) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0)))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (((fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1) & (tmp_17_reg_835 == 1'd0) & (tmp_2_reg_799 == 1'd0)) | ((fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1) & (tmp_17_reg_835 == 1'd0) & (tmp_15_reg_831 == 1'd0) & (tmp_13_reg_827 == 1'd0) & (tmp_11_reg_823 == 1'd0) & (tmp_5_reg_819 == 1'd0) & (tmp_1_reg_815 == 1'd0) & (tmp_8_reg_811 == 1'd0) & (tmp_9_reg_807 == 1'd0) & (tmp_4_reg_803 == 1'd0)))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (((tmp_reg_720_pp0_iter1_reg == 1'd1) & (tmp_23_reg_795 == 1'd0) & (tmp_10_reg_759 == 1'd0) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0)) | ((tmp_reg_720_pp0_iter1_reg == 1'd1) & (tmp_23_reg_795 == 1'd0) & (tmp_22_reg_791 == 1'd0) & (tmp_21_reg_787 == 1'd0) & (tmp_20_reg_783 == 1'd0) & (tmp_19_reg_779 == 1'd0) & (tmp_18_reg_775 == 1'd0) & (tmp_16_reg_771 == 1'd0) & (tmp_14_reg_767 == 1'd0) & (tmp_12_reg_763 == 1'd0) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0)))))) begin
        data_out_TDATA_blk_n = data_out_V_data_V_1_state[1'd1];
    end else begin
        data_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((data_out_V_data_V_1_sel == 1'b1)) begin
        data_out_V_data_V_1_data_out = data_out_V_data_V_1_payload_B;
    end else begin
        data_out_V_data_V_1_data_out = data_out_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op106_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op94_write_state3 == 1'b1)))) begin
        data_out_V_data_V_1_vld_in = 1'b1;
    end else begin
        data_out_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((data_out_V_keep_V_1_sel == 1'b1)) begin
        data_out_V_keep_V_1_data_out = data_out_V_keep_V_1_payload_B;
    end else begin
        data_out_V_keep_V_1_data_out = data_out_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op106_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op94_write_state3 == 1'b1)))) begin
        data_out_V_keep_V_1_vld_in = 1'b1;
    end else begin
        data_out_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((data_out_V_last_V_1_sel == 1'b1)) begin
        data_out_V_last_V_1_data_out = data_out_V_last_V_1_payload_B;
    end else begin
        data_out_V_last_V_1_data_out = data_out_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op106_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op94_write_state3 == 1'b1)))) begin
        data_out_V_last_V_1_vld_in = 1'b1;
    end else begin
        data_out_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter3_fsm_state4) & (tmp_4_reg_803_pp0_iter2_reg == 1'd1) & (tmp_2_reg_799_pp0_iter2_reg == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1)) | ((1'b1 == ap_CS_iter3_fsm_state4) & (tmp_12_reg_763_pp0_iter2_reg == 1'd1) & (tmp_10_reg_759_pp0_iter2_reg == 1'd1) & (tmp_reg_720_pp0_iter2_reg == 1'd1) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (tmp_4_reg_803 == 1'd1) & (tmp_2_reg_799 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (tmp_12_reg_763 == 1'd1) & (tmp_10_reg_759 == 1'd1) & (tmp_reg_720_pp0_iter1_reg == 1'd1) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0)))) begin
        ethernet_axi_0_TDATA_blk_n = ethernet_axi_0_V_data_V_1_state[1'd1];
    end else begin
        ethernet_axi_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ethernet_axi_0_V_data_V_1_sel == 1'b1)) begin
        ethernet_axi_0_V_data_V_1_data_out = ethernet_axi_0_V_data_V_1_payload_B;
    end else begin
        ethernet_axi_0_V_data_V_1_data_out = ethernet_axi_0_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op114_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op102_write_state3 == 1'b1)))) begin
        ethernet_axi_0_V_data_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_0_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((ethernet_axi_0_V_keep_V_1_sel == 1'b1)) begin
        ethernet_axi_0_V_keep_V_1_data_out = ethernet_axi_0_V_keep_V_1_payload_B;
    end else begin
        ethernet_axi_0_V_keep_V_1_data_out = ethernet_axi_0_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op114_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op102_write_state3 == 1'b1)))) begin
        ethernet_axi_0_V_keep_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_0_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((ethernet_axi_0_V_last_V_1_sel == 1'b1)) begin
        ethernet_axi_0_V_last_V_1_data_out = ethernet_axi_0_V_last_V_1_payload_B;
    end else begin
        ethernet_axi_0_V_last_V_1_data_out = ethernet_axi_0_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op114_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op102_write_state3 == 1'b1)))) begin
        ethernet_axi_0_V_last_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_0_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter3_fsm_state4) & (tmp_9_reg_807_pp0_iter2_reg == 1'd1) & (tmp_2_reg_799_pp0_iter2_reg == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1) & (tmp_4_reg_803_pp0_iter2_reg == 1'd0)) | ((1'b1 == ap_CS_iter3_fsm_state4) & (tmp_14_reg_767_pp0_iter2_reg == 1'd1) & (tmp_10_reg_759_pp0_iter2_reg == 1'd1) & (tmp_reg_720_pp0_iter2_reg == 1'd1) & (tmp_12_reg_763_pp0_iter2_reg == 1'd0) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (tmp_9_reg_807 == 1'd1) & (tmp_2_reg_799 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1) & (tmp_4_reg_803 == 1'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (tmp_14_reg_767 == 1'd1) & (tmp_10_reg_759 == 1'd1) & (tmp_reg_720_pp0_iter1_reg == 1'd1) & (tmp_12_reg_763 == 1'd0) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0)))) begin
        ethernet_axi_1_TDATA_blk_n = ethernet_axi_1_V_data_V_1_state[1'd1];
    end else begin
        ethernet_axi_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ethernet_axi_1_V_data_V_1_sel == 1'b1)) begin
        ethernet_axi_1_V_data_V_1_data_out = ethernet_axi_1_V_data_V_1_payload_B;
    end else begin
        ethernet_axi_1_V_data_V_1_data_out = ethernet_axi_1_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op113_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op101_write_state3 == 1'b1)))) begin
        ethernet_axi_1_V_data_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_1_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((ethernet_axi_1_V_keep_V_1_sel == 1'b1)) begin
        ethernet_axi_1_V_keep_V_1_data_out = ethernet_axi_1_V_keep_V_1_payload_B;
    end else begin
        ethernet_axi_1_V_keep_V_1_data_out = ethernet_axi_1_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op113_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op101_write_state3 == 1'b1)))) begin
        ethernet_axi_1_V_keep_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_1_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((ethernet_axi_1_V_last_V_1_sel == 1'b1)) begin
        ethernet_axi_1_V_last_V_1_data_out = ethernet_axi_1_V_last_V_1_payload_B;
    end else begin
        ethernet_axi_1_V_last_V_1_data_out = ethernet_axi_1_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op113_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op101_write_state3 == 1'b1)))) begin
        ethernet_axi_1_V_last_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_1_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter3_fsm_state4) & (tmp_8_reg_811_pp0_iter2_reg == 1'd1) & (tmp_2_reg_799_pp0_iter2_reg == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1) & (tmp_9_reg_807_pp0_iter2_reg == 1'd0) & (tmp_4_reg_803_pp0_iter2_reg == 1'd0)) | ((1'b1 == ap_CS_iter3_fsm_state4) & (tmp_16_reg_771_pp0_iter2_reg == 1'd1) & (tmp_10_reg_759_pp0_iter2_reg == 1'd1) & (tmp_reg_720_pp0_iter2_reg == 1'd1) & (tmp_14_reg_767_pp0_iter2_reg == 1'd0) & (tmp_12_reg_763_pp0_iter2_reg == 1'd0) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (tmp_8_reg_811 == 1'd1) & (tmp_2_reg_799 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1) & (tmp_9_reg_807 == 1'd0) & (tmp_4_reg_803 == 1'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (tmp_16_reg_771 == 1'd1) & (tmp_10_reg_759 == 1'd1) & (tmp_reg_720_pp0_iter1_reg == 1'd1) & (tmp_14_reg_767 == 1'd0) & (tmp_12_reg_763 == 1'd0) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0)))) begin
        ethernet_axi_2_TDATA_blk_n = ethernet_axi_2_V_data_V_1_state[1'd1];
    end else begin
        ethernet_axi_2_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ethernet_axi_2_V_data_V_1_sel == 1'b1)) begin
        ethernet_axi_2_V_data_V_1_data_out = ethernet_axi_2_V_data_V_1_payload_B;
    end else begin
        ethernet_axi_2_V_data_V_1_data_out = ethernet_axi_2_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op112_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op100_write_state3 == 1'b1)))) begin
        ethernet_axi_2_V_data_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_2_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((ethernet_axi_2_V_keep_V_1_sel == 1'b1)) begin
        ethernet_axi_2_V_keep_V_1_data_out = ethernet_axi_2_V_keep_V_1_payload_B;
    end else begin
        ethernet_axi_2_V_keep_V_1_data_out = ethernet_axi_2_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op112_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op100_write_state3 == 1'b1)))) begin
        ethernet_axi_2_V_keep_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_2_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((ethernet_axi_2_V_last_V_1_sel == 1'b1)) begin
        ethernet_axi_2_V_last_V_1_data_out = ethernet_axi_2_V_last_V_1_payload_B;
    end else begin
        ethernet_axi_2_V_last_V_1_data_out = ethernet_axi_2_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op112_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op100_write_state3 == 1'b1)))) begin
        ethernet_axi_2_V_last_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_2_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter3_fsm_state4) & (tmp_1_reg_815_pp0_iter2_reg == 1'd1) & (tmp_2_reg_799_pp0_iter2_reg == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1) & (tmp_8_reg_811_pp0_iter2_reg == 1'd0) & (tmp_9_reg_807_pp0_iter2_reg == 1'd0) & (tmp_4_reg_803_pp0_iter2_reg == 1'd0)) | ((1'b1 == ap_CS_iter3_fsm_state4) & (tmp_18_reg_775_pp0_iter2_reg == 1'd1) & (tmp_10_reg_759_pp0_iter2_reg == 1'd1) & (tmp_reg_720_pp0_iter2_reg == 1'd1) & (tmp_16_reg_771_pp0_iter2_reg == 1'd0) & (tmp_14_reg_767_pp0_iter2_reg == 1'd0) & (tmp_12_reg_763_pp0_iter2_reg == 1'd0) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (tmp_1_reg_815 == 1'd1) & (tmp_2_reg_799 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1) & (tmp_8_reg_811 == 1'd0) & (tmp_9_reg_807 == 1'd0) & (tmp_4_reg_803 == 1'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (tmp_18_reg_775 == 1'd1) & (tmp_10_reg_759 == 1'd1) & (tmp_reg_720_pp0_iter1_reg == 1'd1) & (tmp_16_reg_771 == 1'd0) & (tmp_14_reg_767 == 1'd0) & (tmp_12_reg_763 == 1'd0) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0)))) begin
        ethernet_axi_3_TDATA_blk_n = ethernet_axi_3_V_data_V_1_state[1'd1];
    end else begin
        ethernet_axi_3_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ethernet_axi_3_V_data_V_1_sel == 1'b1)) begin
        ethernet_axi_3_V_data_V_1_data_out = ethernet_axi_3_V_data_V_1_payload_B;
    end else begin
        ethernet_axi_3_V_data_V_1_data_out = ethernet_axi_3_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op111_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op99_write_state3 == 1'b1)))) begin
        ethernet_axi_3_V_data_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_3_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((ethernet_axi_3_V_keep_V_1_sel == 1'b1)) begin
        ethernet_axi_3_V_keep_V_1_data_out = ethernet_axi_3_V_keep_V_1_payload_B;
    end else begin
        ethernet_axi_3_V_keep_V_1_data_out = ethernet_axi_3_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op111_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op99_write_state3 == 1'b1)))) begin
        ethernet_axi_3_V_keep_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_3_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((ethernet_axi_3_V_last_V_1_sel == 1'b1)) begin
        ethernet_axi_3_V_last_V_1_data_out = ethernet_axi_3_V_last_V_1_payload_B;
    end else begin
        ethernet_axi_3_V_last_V_1_data_out = ethernet_axi_3_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op111_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op99_write_state3 == 1'b1)))) begin
        ethernet_axi_3_V_last_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_3_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter3_fsm_state4) & (tmp_5_reg_819_pp0_iter2_reg == 1'd1) & (tmp_2_reg_799_pp0_iter2_reg == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1) & (tmp_1_reg_815_pp0_iter2_reg == 1'd0) & (tmp_8_reg_811_pp0_iter2_reg == 1'd0) & (tmp_9_reg_807_pp0_iter2_reg == 1'd0) & (tmp_4_reg_803_pp0_iter2_reg == 1'd0)) | ((1'b1 == ap_CS_iter3_fsm_state4) & (tmp_19_reg_779_pp0_iter2_reg == 1'd1) & (tmp_10_reg_759_pp0_iter2_reg == 1'd1) & (tmp_reg_720_pp0_iter2_reg == 1'd1) & (tmp_18_reg_775_pp0_iter2_reg == 1'd0) & (tmp_16_reg_771_pp0_iter2_reg == 1'd0) & (tmp_14_reg_767_pp0_iter2_reg == 1'd0) & (tmp_12_reg_763_pp0_iter2_reg == 1'd0) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (tmp_5_reg_819 == 1'd1) & (tmp_2_reg_799 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1) & (tmp_1_reg_815 == 1'd0) & (tmp_8_reg_811 == 1'd0) & (tmp_9_reg_807 == 1'd0) & (tmp_4_reg_803 == 1'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (tmp_19_reg_779 == 1'd1) & (tmp_10_reg_759 == 1'd1) & (tmp_reg_720_pp0_iter1_reg == 1'd1) & (tmp_18_reg_775 == 1'd0) & (tmp_16_reg_771 == 1'd0) & (tmp_14_reg_767 == 1'd0) & (tmp_12_reg_763 == 1'd0) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0)))) begin
        ethernet_axi_4_TDATA_blk_n = ethernet_axi_4_V_data_V_1_state[1'd1];
    end else begin
        ethernet_axi_4_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ethernet_axi_4_V_data_V_1_sel == 1'b1)) begin
        ethernet_axi_4_V_data_V_1_data_out = ethernet_axi_4_V_data_V_1_payload_B;
    end else begin
        ethernet_axi_4_V_data_V_1_data_out = ethernet_axi_4_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op110_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op98_write_state3 == 1'b1)))) begin
        ethernet_axi_4_V_data_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_4_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((ethernet_axi_4_V_keep_V_1_sel == 1'b1)) begin
        ethernet_axi_4_V_keep_V_1_data_out = ethernet_axi_4_V_keep_V_1_payload_B;
    end else begin
        ethernet_axi_4_V_keep_V_1_data_out = ethernet_axi_4_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op110_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op98_write_state3 == 1'b1)))) begin
        ethernet_axi_4_V_keep_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_4_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((ethernet_axi_4_V_last_V_1_sel == 1'b1)) begin
        ethernet_axi_4_V_last_V_1_data_out = ethernet_axi_4_V_last_V_1_payload_B;
    end else begin
        ethernet_axi_4_V_last_V_1_data_out = ethernet_axi_4_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op110_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op98_write_state3 == 1'b1)))) begin
        ethernet_axi_4_V_last_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_4_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter3_fsm_state4) & (tmp_11_reg_823_pp0_iter2_reg == 1'd1) & (tmp_2_reg_799_pp0_iter2_reg == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1) & (tmp_5_reg_819_pp0_iter2_reg == 1'd0) & (tmp_1_reg_815_pp0_iter2_reg == 1'd0) & (tmp_8_reg_811_pp0_iter2_reg == 1'd0) & (tmp_9_reg_807_pp0_iter2_reg == 1'd0) & (tmp_4_reg_803_pp0_iter2_reg == 1'd0)) | ((1'b1 == ap_CS_iter3_fsm_state4) & (tmp_20_reg_783_pp0_iter2_reg == 1'd1) & (tmp_10_reg_759_pp0_iter2_reg == 1'd1) & (tmp_reg_720_pp0_iter2_reg == 1'd1) & (tmp_19_reg_779_pp0_iter2_reg == 1'd0) & (tmp_18_reg_775_pp0_iter2_reg == 1'd0) & (tmp_16_reg_771_pp0_iter2_reg == 1'd0) & (tmp_14_reg_767_pp0_iter2_reg == 1'd0) & (tmp_12_reg_763_pp0_iter2_reg == 1'd0) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (tmp_11_reg_823 == 1'd1) & (tmp_2_reg_799 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1) & (tmp_5_reg_819 == 1'd0) & (tmp_1_reg_815 == 1'd0) & (tmp_8_reg_811 == 1'd0) & (tmp_9_reg_807 == 1'd0) & (tmp_4_reg_803 == 1'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (tmp_20_reg_783 == 1'd1) & (tmp_10_reg_759 == 1'd1) & (tmp_reg_720_pp0_iter1_reg == 1'd1) & (tmp_19_reg_779 == 1'd0) & (tmp_18_reg_775 == 1'd0) & (tmp_16_reg_771 == 1'd0) & (tmp_14_reg_767 == 1'd0) & (tmp_12_reg_763 == 1'd0) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0)))) begin
        ethernet_axi_5_TDATA_blk_n = ethernet_axi_5_V_data_V_1_state[1'd1];
    end else begin
        ethernet_axi_5_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ethernet_axi_5_V_data_V_1_sel == 1'b1)) begin
        ethernet_axi_5_V_data_V_1_data_out = ethernet_axi_5_V_data_V_1_payload_B;
    end else begin
        ethernet_axi_5_V_data_V_1_data_out = ethernet_axi_5_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op109_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op97_write_state3 == 1'b1)))) begin
        ethernet_axi_5_V_data_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_5_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((ethernet_axi_5_V_keep_V_1_sel == 1'b1)) begin
        ethernet_axi_5_V_keep_V_1_data_out = ethernet_axi_5_V_keep_V_1_payload_B;
    end else begin
        ethernet_axi_5_V_keep_V_1_data_out = ethernet_axi_5_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op109_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op97_write_state3 == 1'b1)))) begin
        ethernet_axi_5_V_keep_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_5_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((ethernet_axi_5_V_last_V_1_sel == 1'b1)) begin
        ethernet_axi_5_V_last_V_1_data_out = ethernet_axi_5_V_last_V_1_payload_B;
    end else begin
        ethernet_axi_5_V_last_V_1_data_out = ethernet_axi_5_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op109_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op97_write_state3 == 1'b1)))) begin
        ethernet_axi_5_V_last_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_5_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter3_fsm_state4) & (tmp_13_reg_827_pp0_iter2_reg == 1'd1) & (tmp_2_reg_799_pp0_iter2_reg == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1) & (tmp_11_reg_823_pp0_iter2_reg == 1'd0) & (tmp_5_reg_819_pp0_iter2_reg == 1'd0) & (tmp_1_reg_815_pp0_iter2_reg == 1'd0) & (tmp_8_reg_811_pp0_iter2_reg == 1'd0) & (tmp_9_reg_807_pp0_iter2_reg == 1'd0) & (tmp_4_reg_803_pp0_iter2_reg == 1'd0)) | ((1'b1 == ap_CS_iter3_fsm_state4) & (tmp_21_reg_787_pp0_iter2_reg == 1'd1) & (tmp_10_reg_759_pp0_iter2_reg == 1'd1) & (tmp_reg_720_pp0_iter2_reg == 1'd1) & (tmp_20_reg_783_pp0_iter2_reg == 1'd0) & (tmp_19_reg_779_pp0_iter2_reg == 1'd0) & (tmp_18_reg_775_pp0_iter2_reg == 1'd0) & (tmp_16_reg_771_pp0_iter2_reg == 1'd0) & (tmp_14_reg_767_pp0_iter2_reg == 1'd0) & (tmp_12_reg_763_pp0_iter2_reg == 1'd0) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (tmp_13_reg_827 == 1'd1) & (tmp_2_reg_799 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1) & (tmp_11_reg_823 == 1'd0) & (tmp_5_reg_819 == 1'd0) & (tmp_1_reg_815 == 1'd0) & (tmp_8_reg_811 == 1'd0) & (tmp_9_reg_807 == 1'd0) & (tmp_4_reg_803 == 1'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (tmp_21_reg_787 == 1'd1) & (tmp_10_reg_759 == 1'd1) & (tmp_reg_720_pp0_iter1_reg == 1'd1) & (tmp_20_reg_783 == 1'd0) & (tmp_19_reg_779 == 1'd0) & (tmp_18_reg_775 == 1'd0) & (tmp_16_reg_771 == 1'd0) & (tmp_14_reg_767 == 1'd0) & (tmp_12_reg_763 == 1'd0) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0)))) begin
        ethernet_axi_6_TDATA_blk_n = ethernet_axi_6_V_data_V_1_state[1'd1];
    end else begin
        ethernet_axi_6_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ethernet_axi_6_V_data_V_1_sel == 1'b1)) begin
        ethernet_axi_6_V_data_V_1_data_out = ethernet_axi_6_V_data_V_1_payload_B;
    end else begin
        ethernet_axi_6_V_data_V_1_data_out = ethernet_axi_6_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op108_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op96_write_state3 == 1'b1)))) begin
        ethernet_axi_6_V_data_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_6_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((ethernet_axi_6_V_keep_V_1_sel == 1'b1)) begin
        ethernet_axi_6_V_keep_V_1_data_out = ethernet_axi_6_V_keep_V_1_payload_B;
    end else begin
        ethernet_axi_6_V_keep_V_1_data_out = ethernet_axi_6_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op108_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op96_write_state3 == 1'b1)))) begin
        ethernet_axi_6_V_keep_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_6_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((ethernet_axi_6_V_last_V_1_sel == 1'b1)) begin
        ethernet_axi_6_V_last_V_1_data_out = ethernet_axi_6_V_last_V_1_payload_B;
    end else begin
        ethernet_axi_6_V_last_V_1_data_out = ethernet_axi_6_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op108_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op96_write_state3 == 1'b1)))) begin
        ethernet_axi_6_V_last_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_6_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter3_fsm_state4) & (tmp_15_reg_831_pp0_iter2_reg == 1'd1) & (tmp_2_reg_799_pp0_iter2_reg == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1) & (tmp_13_reg_827_pp0_iter2_reg == 1'd0) & (tmp_11_reg_823_pp0_iter2_reg == 1'd0) & (tmp_5_reg_819_pp0_iter2_reg == 1'd0) & (tmp_1_reg_815_pp0_iter2_reg == 1'd0) & (tmp_8_reg_811_pp0_iter2_reg == 1'd0) & (tmp_9_reg_807_pp0_iter2_reg == 1'd0) & (tmp_4_reg_803_pp0_iter2_reg == 1'd0)) | ((1'b1 == ap_CS_iter3_fsm_state4) & (tmp_22_reg_791_pp0_iter2_reg == 1'd1) & (tmp_10_reg_759_pp0_iter2_reg == 1'd1) & (tmp_reg_720_pp0_iter2_reg == 1'd1) & (tmp_21_reg_787_pp0_iter2_reg == 1'd0) & (tmp_20_reg_783_pp0_iter2_reg == 1'd0) & (tmp_19_reg_779_pp0_iter2_reg == 1'd0) & (tmp_18_reg_775_pp0_iter2_reg == 1'd0) & (tmp_16_reg_771_pp0_iter2_reg == 1'd0) & (tmp_14_reg_767_pp0_iter2_reg == 1'd0) & (tmp_12_reg_763_pp0_iter2_reg == 1'd0) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (tmp_15_reg_831 == 1'd1) & (tmp_2_reg_799 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1) & (tmp_13_reg_827 == 1'd0) & (tmp_11_reg_823 == 1'd0) & (tmp_5_reg_819 == 1'd0) & (tmp_1_reg_815 == 1'd0) & (tmp_8_reg_811 == 1'd0) & (tmp_9_reg_807 == 1'd0) & (tmp_4_reg_803 == 1'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (tmp_22_reg_791 == 1'd1) & (tmp_10_reg_759 == 1'd1) & (tmp_reg_720_pp0_iter1_reg == 1'd1) & (tmp_21_reg_787 == 1'd0) & (tmp_20_reg_783 == 1'd0) & (tmp_19_reg_779 == 1'd0) & (tmp_18_reg_775 == 1'd0) & (tmp_16_reg_771 == 1'd0) & (tmp_14_reg_767 == 1'd0) & (tmp_12_reg_763 == 1'd0) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0)))) begin
        ethernet_axi_7_TDATA_blk_n = ethernet_axi_7_V_data_V_1_state[1'd1];
    end else begin
        ethernet_axi_7_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ethernet_axi_7_V_data_V_1_sel == 1'b1)) begin
        ethernet_axi_7_V_data_V_1_data_out = ethernet_axi_7_V_data_V_1_payload_B;
    end else begin
        ethernet_axi_7_V_data_V_1_data_out = ethernet_axi_7_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op107_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op95_write_state3 == 1'b1)))) begin
        ethernet_axi_7_V_data_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_7_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((ethernet_axi_7_V_keep_V_1_sel == 1'b1)) begin
        ethernet_axi_7_V_keep_V_1_data_out = ethernet_axi_7_V_keep_V_1_payload_B;
    end else begin
        ethernet_axi_7_V_keep_V_1_data_out = ethernet_axi_7_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op107_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op95_write_state3 == 1'b1)))) begin
        ethernet_axi_7_V_keep_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_7_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((ethernet_axi_7_V_last_V_1_sel == 1'b1)) begin
        ethernet_axi_7_V_last_V_1_data_out = ethernet_axi_7_V_last_V_1_payload_B;
    end else begin
        ethernet_axi_7_V_last_V_1_data_out = ethernet_axi_7_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op107_write_state3 == 1'b1)) | (~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op95_write_state3 == 1'b1)))) begin
        ethernet_axi_7_V_last_V_1_vld_in = 1'b1;
    end else begin
        ethernet_axi_7_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1)) & ~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((data_in_TVALID == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op12_read_state1 == 1'b1))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~(((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~(((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)) & (1'b1 == ap_CS_iter2_fsm_state3) & (1'b0 == ap_block_state3_io))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)) & ((1'b0 == ap_CS_iter2_fsm_state3) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_block_state3_io) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = (((ethernet_axi_0_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op114_write_state3 == 1'b1)) | ((ethernet_axi_0_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op102_write_state3 == 1'b1)) | ((ethernet_axi_1_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op113_write_state3 == 1'b1)) | ((ethernet_axi_1_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op101_write_state3 == 1'b1)) | ((ethernet_axi_2_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op112_write_state3 == 1'b1)) | ((ethernet_axi_2_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op100_write_state3 == 1'b1)) | ((ethernet_axi_3_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op111_write_state3 == 1'b1)) | ((ethernet_axi_3_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op99_write_state3 == 1'b1)) | ((ethernet_axi_4_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op110_write_state3 == 1'b1)) | ((ethernet_axi_4_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op98_write_state3 == 1'b1)) | ((ethernet_axi_5_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op109_write_state3 == 1'b1)) | ((ethernet_axi_5_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op97_write_state3 == 1'b1)) | ((ethernet_axi_6_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op108_write_state3 == 1'b1)) | ((ethernet_axi_6_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op96_write_state3 == 1'b1)) | ((ethernet_axi_7_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op107_write_state3 == 1'b1)) | ((ethernet_axi_7_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op95_write_state3 == 1'b1)) | ((data_out_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op106_write_state3 == 1'b1)) | ((data_out_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op94_write_state3 == 1'b1)));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = (((ethernet_axi_0_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op213_write_state4 == 1'b1)) | ((ethernet_axi_0_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op184_write_state4 == 1'b1)) | ((ethernet_axi_1_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op210_write_state4 == 1'b1)) | ((ethernet_axi_1_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op181_write_state4 == 1'b1)) | ((ethernet_axi_2_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op207_write_state4 == 1'b1)) | ((ethernet_axi_2_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op178_write_state4 == 1'b1)) | ((ethernet_axi_3_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op204_write_state4 == 1'b1)) | ((ethernet_axi_3_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op175_write_state4 == 1'b1)) | ((ethernet_axi_4_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op201_write_state4 == 1'b1)) | ((ethernet_axi_4_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op172_write_state4 == 1'b1)) | ((ethernet_axi_5_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op198_write_state4 == 1'b1)) | ((ethernet_axi_5_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op169_write_state4 == 1'b1)) | ((ethernet_axi_6_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op195_write_state4 == 1'b1)) | ((ethernet_axi_6_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op166_write_state4 == 1'b1)) | ((ethernet_axi_7_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op192_write_state4 == 1'b1)) | ((ethernet_axi_7_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op163_write_state4 == 1'b1)) | ((data_out_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op189_write_state4 == 1'b1)) | ((data_out_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op160_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_condition_1639 = ((1'b1 == ap_CS_iter0_fsm_state1) & (tmp_nbreadreq_fu_164_p5 == 1'd1) & (fsm_state_V == 1'd0));
end

always @ (*) begin
    ap_condition_2217 = (~(((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

always @ (*) begin
    ap_condition_2233 = (~(((data_in_TVALID == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((ethernet_axi_0_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_4_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_3_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_2_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_1_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_0_V_last_V_1_ack_in == 1'b0) | (data_out_V_last_V_1_ack_in == 1'b0) | (data_out_V_keep_V_1_ack_in == 1'b0) | (data_out_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_7_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_last_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_keep_V_1_ack_in == 1'b0) | (ethernet_axi_6_V_data_V_1_ack_in == 1'b0) | (ethernet_axi_5_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state4_io))) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_block_state3_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (tmp_nbreadreq_fu_164_p5 == 1'd1) & (fsm_state_V == 1'd0));
end

always @ (*) begin
    ap_condition_2423 = ((tmp_last_V_fu_404_p1 == 1'd1) & (tmp_nbreadreq_fu_164_p5 == 1'd1) & (fsm_state_V == 1'd0));
end

always @ (*) begin
    ap_condition_2692 = ((tmp_7_fu_418_p2 == 1'd1) & (tmp_3_fu_424_p2 == 1'd0) & (cond_fu_412_p2 == 1'd0));
end

assign ap_phi_reg_pp0_iter0_ethernet_axi_id_V_lo_1_reg_373 = 'bx;

assign ap_phi_reg_pp0_iter0_mac_type_V_loc_1_reg_362 = 'bx;

assign ap_phi_reg_pp0_iter0_word_count_V_flag_1_reg_317 = 'bx;

assign ap_phi_reg_pp0_iter0_word_count_V_flag_2_reg_339 = 'bx;

assign ap_phi_reg_pp0_iter0_word_count_V_flag_reg_303 = 'bx;

assign ap_phi_reg_pp0_iter0_word_count_V_new_1_reg_328 = 'bx;

assign ap_phi_reg_pp0_iter0_word_count_V_new_2_reg_351 = 'bx;

always @ (*) begin
    ap_predicate_op100_write_state3 = ((tmp_16_reg_771 == 1'd1) & (tmp_10_reg_759 == 1'd1) & (tmp_reg_720_pp0_iter1_reg == 1'd1) & (tmp_14_reg_767 == 1'd0) & (tmp_12_reg_763 == 1'd0) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op101_write_state3 = ((tmp_14_reg_767 == 1'd1) & (tmp_10_reg_759 == 1'd1) & (tmp_reg_720_pp0_iter1_reg == 1'd1) & (tmp_12_reg_763 == 1'd0) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op102_write_state3 = ((tmp_12_reg_763 == 1'd1) & (tmp_10_reg_759 == 1'd1) & (tmp_reg_720_pp0_iter1_reg == 1'd1) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op106_write_state3 = (((fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1) & (tmp_17_reg_835 == 1'd0) & (tmp_2_reg_799 == 1'd0)) | ((fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1) & (tmp_17_reg_835 == 1'd0) & (tmp_15_reg_831 == 1'd0) & (tmp_13_reg_827 == 1'd0) & (tmp_11_reg_823 == 1'd0) & (tmp_5_reg_819 == 1'd0) & (tmp_1_reg_815 == 1'd0) & (tmp_8_reg_811 == 1'd0) & (tmp_9_reg_807 == 1'd0) & (tmp_4_reg_803 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op107_write_state3 = ((tmp_15_reg_831 == 1'd1) & (tmp_2_reg_799 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1) & (tmp_13_reg_827 == 1'd0) & (tmp_11_reg_823 == 1'd0) & (tmp_5_reg_819 == 1'd0) & (tmp_1_reg_815 == 1'd0) & (tmp_8_reg_811 == 1'd0) & (tmp_9_reg_807 == 1'd0) & (tmp_4_reg_803 == 1'd0));
end

always @ (*) begin
    ap_predicate_op108_write_state3 = ((tmp_13_reg_827 == 1'd1) & (tmp_2_reg_799 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1) & (tmp_11_reg_823 == 1'd0) & (tmp_5_reg_819 == 1'd0) & (tmp_1_reg_815 == 1'd0) & (tmp_8_reg_811 == 1'd0) & (tmp_9_reg_807 == 1'd0) & (tmp_4_reg_803 == 1'd0));
end

always @ (*) begin
    ap_predicate_op109_write_state3 = ((tmp_11_reg_823 == 1'd1) & (tmp_2_reg_799 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1) & (tmp_5_reg_819 == 1'd0) & (tmp_1_reg_815 == 1'd0) & (tmp_8_reg_811 == 1'd0) & (tmp_9_reg_807 == 1'd0) & (tmp_4_reg_803 == 1'd0));
end

always @ (*) begin
    ap_predicate_op110_write_state3 = ((tmp_5_reg_819 == 1'd1) & (tmp_2_reg_799 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1) & (tmp_1_reg_815 == 1'd0) & (tmp_8_reg_811 == 1'd0) & (tmp_9_reg_807 == 1'd0) & (tmp_4_reg_803 == 1'd0));
end

always @ (*) begin
    ap_predicate_op111_write_state3 = ((tmp_1_reg_815 == 1'd1) & (tmp_2_reg_799 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1) & (tmp_8_reg_811 == 1'd0) & (tmp_9_reg_807 == 1'd0) & (tmp_4_reg_803 == 1'd0));
end

always @ (*) begin
    ap_predicate_op112_write_state3 = ((tmp_8_reg_811 == 1'd1) & (tmp_2_reg_799 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1) & (tmp_9_reg_807 == 1'd0) & (tmp_4_reg_803 == 1'd0));
end

always @ (*) begin
    ap_predicate_op113_write_state3 = ((tmp_9_reg_807 == 1'd1) & (tmp_2_reg_799 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1) & (tmp_4_reg_803 == 1'd0));
end

always @ (*) begin
    ap_predicate_op114_write_state3 = ((tmp_4_reg_803 == 1'd1) & (tmp_2_reg_799 == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op12_read_state1 = ((tmp_nbreadreq_fu_164_p5 == 1'd1) & (fsm_state_V == 1'd0));
end

always @ (*) begin
    ap_predicate_op160_write_state4 = (((tmp_reg_720_pp0_iter2_reg == 1'd1) & (tmp_23_reg_795_pp0_iter2_reg == 1'd0) & (tmp_10_reg_759_pp0_iter2_reg == 1'd0) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0)) | ((tmp_reg_720_pp0_iter2_reg == 1'd1) & (tmp_23_reg_795_pp0_iter2_reg == 1'd0) & (tmp_22_reg_791_pp0_iter2_reg == 1'd0) & (tmp_21_reg_787_pp0_iter2_reg == 1'd0) & (tmp_20_reg_783_pp0_iter2_reg == 1'd0) & (tmp_19_reg_779_pp0_iter2_reg == 1'd0) & (tmp_18_reg_775_pp0_iter2_reg == 1'd0) & (tmp_16_reg_771_pp0_iter2_reg == 1'd0) & (tmp_14_reg_767_pp0_iter2_reg == 1'd0) & (tmp_12_reg_763_pp0_iter2_reg == 1'd0) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op163_write_state4 = ((tmp_22_reg_791_pp0_iter2_reg == 1'd1) & (tmp_10_reg_759_pp0_iter2_reg == 1'd1) & (tmp_reg_720_pp0_iter2_reg == 1'd1) & (tmp_21_reg_787_pp0_iter2_reg == 1'd0) & (tmp_20_reg_783_pp0_iter2_reg == 1'd0) & (tmp_19_reg_779_pp0_iter2_reg == 1'd0) & (tmp_18_reg_775_pp0_iter2_reg == 1'd0) & (tmp_16_reg_771_pp0_iter2_reg == 1'd0) & (tmp_14_reg_767_pp0_iter2_reg == 1'd0) & (tmp_12_reg_763_pp0_iter2_reg == 1'd0) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op166_write_state4 = ((tmp_21_reg_787_pp0_iter2_reg == 1'd1) & (tmp_10_reg_759_pp0_iter2_reg == 1'd1) & (tmp_reg_720_pp0_iter2_reg == 1'd1) & (tmp_20_reg_783_pp0_iter2_reg == 1'd0) & (tmp_19_reg_779_pp0_iter2_reg == 1'd0) & (tmp_18_reg_775_pp0_iter2_reg == 1'd0) & (tmp_16_reg_771_pp0_iter2_reg == 1'd0) & (tmp_14_reg_767_pp0_iter2_reg == 1'd0) & (tmp_12_reg_763_pp0_iter2_reg == 1'd0) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op169_write_state4 = ((tmp_20_reg_783_pp0_iter2_reg == 1'd1) & (tmp_10_reg_759_pp0_iter2_reg == 1'd1) & (tmp_reg_720_pp0_iter2_reg == 1'd1) & (tmp_19_reg_779_pp0_iter2_reg == 1'd0) & (tmp_18_reg_775_pp0_iter2_reg == 1'd0) & (tmp_16_reg_771_pp0_iter2_reg == 1'd0) & (tmp_14_reg_767_pp0_iter2_reg == 1'd0) & (tmp_12_reg_763_pp0_iter2_reg == 1'd0) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op172_write_state4 = ((tmp_19_reg_779_pp0_iter2_reg == 1'd1) & (tmp_10_reg_759_pp0_iter2_reg == 1'd1) & (tmp_reg_720_pp0_iter2_reg == 1'd1) & (tmp_18_reg_775_pp0_iter2_reg == 1'd0) & (tmp_16_reg_771_pp0_iter2_reg == 1'd0) & (tmp_14_reg_767_pp0_iter2_reg == 1'd0) & (tmp_12_reg_763_pp0_iter2_reg == 1'd0) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op175_write_state4 = ((tmp_18_reg_775_pp0_iter2_reg == 1'd1) & (tmp_10_reg_759_pp0_iter2_reg == 1'd1) & (tmp_reg_720_pp0_iter2_reg == 1'd1) & (tmp_16_reg_771_pp0_iter2_reg == 1'd0) & (tmp_14_reg_767_pp0_iter2_reg == 1'd0) & (tmp_12_reg_763_pp0_iter2_reg == 1'd0) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op178_write_state4 = ((tmp_16_reg_771_pp0_iter2_reg == 1'd1) & (tmp_10_reg_759_pp0_iter2_reg == 1'd1) & (tmp_reg_720_pp0_iter2_reg == 1'd1) & (tmp_14_reg_767_pp0_iter2_reg == 1'd0) & (tmp_12_reg_763_pp0_iter2_reg == 1'd0) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op181_write_state4 = ((tmp_14_reg_767_pp0_iter2_reg == 1'd1) & (tmp_10_reg_759_pp0_iter2_reg == 1'd1) & (tmp_reg_720_pp0_iter2_reg == 1'd1) & (tmp_12_reg_763_pp0_iter2_reg == 1'd0) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op184_write_state4 = ((tmp_12_reg_763_pp0_iter2_reg == 1'd1) & (tmp_10_reg_759_pp0_iter2_reg == 1'd1) & (tmp_reg_720_pp0_iter2_reg == 1'd1) & (cond_reg_739_pp0_iter2_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op189_write_state4 = (((fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1) & (tmp_17_reg_835_pp0_iter2_reg == 1'd0) & (tmp_2_reg_799_pp0_iter2_reg == 1'd0)) | ((fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1) & (tmp_17_reg_835_pp0_iter2_reg == 1'd0) & (tmp_15_reg_831_pp0_iter2_reg == 1'd0) & (tmp_13_reg_827_pp0_iter2_reg == 1'd0) & (tmp_11_reg_823_pp0_iter2_reg == 1'd0) & (tmp_5_reg_819_pp0_iter2_reg == 1'd0) & (tmp_1_reg_815_pp0_iter2_reg == 1'd0) & (tmp_8_reg_811_pp0_iter2_reg == 1'd0) & (tmp_9_reg_807_pp0_iter2_reg == 1'd0) & (tmp_4_reg_803_pp0_iter2_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op192_write_state4 = ((tmp_15_reg_831_pp0_iter2_reg == 1'd1) & (tmp_2_reg_799_pp0_iter2_reg == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1) & (tmp_13_reg_827_pp0_iter2_reg == 1'd0) & (tmp_11_reg_823_pp0_iter2_reg == 1'd0) & (tmp_5_reg_819_pp0_iter2_reg == 1'd0) & (tmp_1_reg_815_pp0_iter2_reg == 1'd0) & (tmp_8_reg_811_pp0_iter2_reg == 1'd0) & (tmp_9_reg_807_pp0_iter2_reg == 1'd0) & (tmp_4_reg_803_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op195_write_state4 = ((tmp_13_reg_827_pp0_iter2_reg == 1'd1) & (tmp_2_reg_799_pp0_iter2_reg == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1) & (tmp_11_reg_823_pp0_iter2_reg == 1'd0) & (tmp_5_reg_819_pp0_iter2_reg == 1'd0) & (tmp_1_reg_815_pp0_iter2_reg == 1'd0) & (tmp_8_reg_811_pp0_iter2_reg == 1'd0) & (tmp_9_reg_807_pp0_iter2_reg == 1'd0) & (tmp_4_reg_803_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op198_write_state4 = ((tmp_11_reg_823_pp0_iter2_reg == 1'd1) & (tmp_2_reg_799_pp0_iter2_reg == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1) & (tmp_5_reg_819_pp0_iter2_reg == 1'd0) & (tmp_1_reg_815_pp0_iter2_reg == 1'd0) & (tmp_8_reg_811_pp0_iter2_reg == 1'd0) & (tmp_9_reg_807_pp0_iter2_reg == 1'd0) & (tmp_4_reg_803_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op201_write_state4 = ((tmp_5_reg_819_pp0_iter2_reg == 1'd1) & (tmp_2_reg_799_pp0_iter2_reg == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1) & (tmp_1_reg_815_pp0_iter2_reg == 1'd0) & (tmp_8_reg_811_pp0_iter2_reg == 1'd0) & (tmp_9_reg_807_pp0_iter2_reg == 1'd0) & (tmp_4_reg_803_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op204_write_state4 = ((tmp_1_reg_815_pp0_iter2_reg == 1'd1) & (tmp_2_reg_799_pp0_iter2_reg == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1) & (tmp_8_reg_811_pp0_iter2_reg == 1'd0) & (tmp_9_reg_807_pp0_iter2_reg == 1'd0) & (tmp_4_reg_803_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op207_write_state4 = ((tmp_8_reg_811_pp0_iter2_reg == 1'd1) & (tmp_2_reg_799_pp0_iter2_reg == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1) & (tmp_9_reg_807_pp0_iter2_reg == 1'd0) & (tmp_4_reg_803_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op210_write_state4 = ((tmp_9_reg_807_pp0_iter2_reg == 1'd1) & (tmp_2_reg_799_pp0_iter2_reg == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1) & (tmp_4_reg_803_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op213_write_state4 = ((tmp_4_reg_803_pp0_iter2_reg == 1'd1) & (tmp_2_reg_799_pp0_iter2_reg == 1'd1) & (fsm_state_V_load_reg_694_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op94_write_state3 = (((tmp_reg_720_pp0_iter1_reg == 1'd1) & (tmp_23_reg_795 == 1'd0) & (tmp_10_reg_759 == 1'd0) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0)) | ((tmp_reg_720_pp0_iter1_reg == 1'd1) & (tmp_23_reg_795 == 1'd0) & (tmp_22_reg_791 == 1'd0) & (tmp_21_reg_787 == 1'd0) & (tmp_20_reg_783 == 1'd0) & (tmp_19_reg_779 == 1'd0) & (tmp_18_reg_775 == 1'd0) & (tmp_16_reg_771 == 1'd0) & (tmp_14_reg_767 == 1'd0) & (tmp_12_reg_763 == 1'd0) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op95_write_state3 = ((tmp_22_reg_791 == 1'd1) & (tmp_10_reg_759 == 1'd1) & (tmp_reg_720_pp0_iter1_reg == 1'd1) & (tmp_21_reg_787 == 1'd0) & (tmp_20_reg_783 == 1'd0) & (tmp_19_reg_779 == 1'd0) & (tmp_18_reg_775 == 1'd0) & (tmp_16_reg_771 == 1'd0) & (tmp_14_reg_767 == 1'd0) & (tmp_12_reg_763 == 1'd0) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op96_write_state3 = ((tmp_21_reg_787 == 1'd1) & (tmp_10_reg_759 == 1'd1) & (tmp_reg_720_pp0_iter1_reg == 1'd1) & (tmp_20_reg_783 == 1'd0) & (tmp_19_reg_779 == 1'd0) & (tmp_18_reg_775 == 1'd0) & (tmp_16_reg_771 == 1'd0) & (tmp_14_reg_767 == 1'd0) & (tmp_12_reg_763 == 1'd0) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op97_write_state3 = ((tmp_20_reg_783 == 1'd1) & (tmp_10_reg_759 == 1'd1) & (tmp_reg_720_pp0_iter1_reg == 1'd1) & (tmp_19_reg_779 == 1'd0) & (tmp_18_reg_775 == 1'd0) & (tmp_16_reg_771 == 1'd0) & (tmp_14_reg_767 == 1'd0) & (tmp_12_reg_763 == 1'd0) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op98_write_state3 = ((tmp_19_reg_779 == 1'd1) & (tmp_10_reg_759 == 1'd1) & (tmp_reg_720_pp0_iter1_reg == 1'd1) & (tmp_18_reg_775 == 1'd0) & (tmp_16_reg_771 == 1'd0) & (tmp_14_reg_767 == 1'd0) & (tmp_12_reg_763 == 1'd0) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op99_write_state3 = ((tmp_18_reg_775 == 1'd1) & (tmp_10_reg_759 == 1'd1) & (tmp_reg_720_pp0_iter1_reg == 1'd1) & (tmp_16_reg_771 == 1'd0) & (tmp_14_reg_767 == 1'd0) & (tmp_12_reg_763 == 1'd0) & (cond_reg_739_pp0_iter1_reg == 1'd0) & (fsm_state_V_load_reg_694_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cond_fu_412_p2 = ((word_count_V == 2'd0) ? 1'b1 : 1'b0);

assign cond_reg_739_pp0_iter0_reg = cond_reg_739;

assign data_out_TDATA = data_out_V_data_V_1_data_out;

assign data_out_TKEEP = data_out_V_keep_V_1_data_out;

assign data_out_TLAST = data_out_V_last_V_1_data_out;

assign data_out_TVALID = data_out_V_last_V_1_state[1'd0];

assign data_out_V_data_V_1_ack_in = data_out_V_data_V_1_state[1'd1];

assign data_out_V_data_V_1_ack_out = data_out_TREADY;

assign data_out_V_data_V_1_load_A = (~data_out_V_data_V_1_sel_wr & data_out_V_data_V_1_state_cmp_full);

assign data_out_V_data_V_1_load_B = (data_out_V_data_V_1_state_cmp_full & data_out_V_data_V_1_sel_wr);

assign data_out_V_data_V_1_sel = data_out_V_data_V_1_sel_rd;

assign data_out_V_data_V_1_state_cmp_full = ((data_out_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign data_out_V_data_V_1_vld_out = data_out_V_data_V_1_state[1'd0];

assign data_out_V_keep_V_1_ack_in = data_out_V_keep_V_1_state[1'd1];

assign data_out_V_keep_V_1_ack_out = data_out_TREADY;

assign data_out_V_keep_V_1_load_A = (~data_out_V_keep_V_1_sel_wr & data_out_V_keep_V_1_state_cmp_full);

assign data_out_V_keep_V_1_load_B = (data_out_V_keep_V_1_state_cmp_full & data_out_V_keep_V_1_sel_wr);

assign data_out_V_keep_V_1_sel = data_out_V_keep_V_1_sel_rd;

assign data_out_V_keep_V_1_state_cmp_full = ((data_out_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign data_out_V_keep_V_1_vld_out = data_out_V_keep_V_1_state[1'd0];

assign data_out_V_last_V_1_ack_in = data_out_V_last_V_1_state[1'd1];

assign data_out_V_last_V_1_ack_out = data_out_TREADY;

assign data_out_V_last_V_1_load_A = (~data_out_V_last_V_1_sel_wr & data_out_V_last_V_1_state_cmp_full);

assign data_out_V_last_V_1_load_B = (data_out_V_last_V_1_state_cmp_full & data_out_V_last_V_1_sel_wr);

assign data_out_V_last_V_1_sel = data_out_V_last_V_1_sel_rd;

assign data_out_V_last_V_1_state_cmp_full = ((data_out_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign data_out_V_last_V_1_vld_out = data_out_V_last_V_1_state[1'd0];

assign ethernet_axi_0_TDATA = ethernet_axi_0_V_data_V_1_data_out;

assign ethernet_axi_0_TKEEP = ethernet_axi_0_V_keep_V_1_data_out;

assign ethernet_axi_0_TLAST = ethernet_axi_0_V_last_V_1_data_out;

assign ethernet_axi_0_TVALID = ethernet_axi_0_V_last_V_1_state[1'd0];

assign ethernet_axi_0_V_data_V_1_ack_in = ethernet_axi_0_V_data_V_1_state[1'd1];

assign ethernet_axi_0_V_data_V_1_ack_out = ethernet_axi_0_TREADY;

assign ethernet_axi_0_V_data_V_1_load_A = (~ethernet_axi_0_V_data_V_1_sel_wr & ethernet_axi_0_V_data_V_1_state_cmp_full);

assign ethernet_axi_0_V_data_V_1_load_B = (ethernet_axi_0_V_data_V_1_state_cmp_full & ethernet_axi_0_V_data_V_1_sel_wr);

assign ethernet_axi_0_V_data_V_1_sel = ethernet_axi_0_V_data_V_1_sel_rd;

assign ethernet_axi_0_V_data_V_1_state_cmp_full = ((ethernet_axi_0_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_0_V_data_V_1_vld_out = ethernet_axi_0_V_data_V_1_state[1'd0];

assign ethernet_axi_0_V_keep_V_1_ack_in = ethernet_axi_0_V_keep_V_1_state[1'd1];

assign ethernet_axi_0_V_keep_V_1_ack_out = ethernet_axi_0_TREADY;

assign ethernet_axi_0_V_keep_V_1_load_A = (~ethernet_axi_0_V_keep_V_1_sel_wr & ethernet_axi_0_V_keep_V_1_state_cmp_full);

assign ethernet_axi_0_V_keep_V_1_load_B = (ethernet_axi_0_V_keep_V_1_state_cmp_full & ethernet_axi_0_V_keep_V_1_sel_wr);

assign ethernet_axi_0_V_keep_V_1_sel = ethernet_axi_0_V_keep_V_1_sel_rd;

assign ethernet_axi_0_V_keep_V_1_state_cmp_full = ((ethernet_axi_0_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_0_V_keep_V_1_vld_out = ethernet_axi_0_V_keep_V_1_state[1'd0];

assign ethernet_axi_0_V_last_V_1_ack_in = ethernet_axi_0_V_last_V_1_state[1'd1];

assign ethernet_axi_0_V_last_V_1_ack_out = ethernet_axi_0_TREADY;

assign ethernet_axi_0_V_last_V_1_load_A = (~ethernet_axi_0_V_last_V_1_sel_wr & ethernet_axi_0_V_last_V_1_state_cmp_full);

assign ethernet_axi_0_V_last_V_1_load_B = (ethernet_axi_0_V_last_V_1_state_cmp_full & ethernet_axi_0_V_last_V_1_sel_wr);

assign ethernet_axi_0_V_last_V_1_sel = ethernet_axi_0_V_last_V_1_sel_rd;

assign ethernet_axi_0_V_last_V_1_state_cmp_full = ((ethernet_axi_0_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_0_V_last_V_1_vld_out = ethernet_axi_0_V_last_V_1_state[1'd0];

assign ethernet_axi_1_TDATA = ethernet_axi_1_V_data_V_1_data_out;

assign ethernet_axi_1_TKEEP = ethernet_axi_1_V_keep_V_1_data_out;

assign ethernet_axi_1_TLAST = ethernet_axi_1_V_last_V_1_data_out;

assign ethernet_axi_1_TVALID = ethernet_axi_1_V_last_V_1_state[1'd0];

assign ethernet_axi_1_V_data_V_1_ack_in = ethernet_axi_1_V_data_V_1_state[1'd1];

assign ethernet_axi_1_V_data_V_1_ack_out = ethernet_axi_1_TREADY;

assign ethernet_axi_1_V_data_V_1_load_A = (~ethernet_axi_1_V_data_V_1_sel_wr & ethernet_axi_1_V_data_V_1_state_cmp_full);

assign ethernet_axi_1_V_data_V_1_load_B = (ethernet_axi_1_V_data_V_1_state_cmp_full & ethernet_axi_1_V_data_V_1_sel_wr);

assign ethernet_axi_1_V_data_V_1_sel = ethernet_axi_1_V_data_V_1_sel_rd;

assign ethernet_axi_1_V_data_V_1_state_cmp_full = ((ethernet_axi_1_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_1_V_data_V_1_vld_out = ethernet_axi_1_V_data_V_1_state[1'd0];

assign ethernet_axi_1_V_keep_V_1_ack_in = ethernet_axi_1_V_keep_V_1_state[1'd1];

assign ethernet_axi_1_V_keep_V_1_ack_out = ethernet_axi_1_TREADY;

assign ethernet_axi_1_V_keep_V_1_load_A = (~ethernet_axi_1_V_keep_V_1_sel_wr & ethernet_axi_1_V_keep_V_1_state_cmp_full);

assign ethernet_axi_1_V_keep_V_1_load_B = (ethernet_axi_1_V_keep_V_1_state_cmp_full & ethernet_axi_1_V_keep_V_1_sel_wr);

assign ethernet_axi_1_V_keep_V_1_sel = ethernet_axi_1_V_keep_V_1_sel_rd;

assign ethernet_axi_1_V_keep_V_1_state_cmp_full = ((ethernet_axi_1_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_1_V_keep_V_1_vld_out = ethernet_axi_1_V_keep_V_1_state[1'd0];

assign ethernet_axi_1_V_last_V_1_ack_in = ethernet_axi_1_V_last_V_1_state[1'd1];

assign ethernet_axi_1_V_last_V_1_ack_out = ethernet_axi_1_TREADY;

assign ethernet_axi_1_V_last_V_1_load_A = (~ethernet_axi_1_V_last_V_1_sel_wr & ethernet_axi_1_V_last_V_1_state_cmp_full);

assign ethernet_axi_1_V_last_V_1_load_B = (ethernet_axi_1_V_last_V_1_state_cmp_full & ethernet_axi_1_V_last_V_1_sel_wr);

assign ethernet_axi_1_V_last_V_1_sel = ethernet_axi_1_V_last_V_1_sel_rd;

assign ethernet_axi_1_V_last_V_1_state_cmp_full = ((ethernet_axi_1_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_1_V_last_V_1_vld_out = ethernet_axi_1_V_last_V_1_state[1'd0];

assign ethernet_axi_2_TDATA = ethernet_axi_2_V_data_V_1_data_out;

assign ethernet_axi_2_TKEEP = ethernet_axi_2_V_keep_V_1_data_out;

assign ethernet_axi_2_TLAST = ethernet_axi_2_V_last_V_1_data_out;

assign ethernet_axi_2_TVALID = ethernet_axi_2_V_last_V_1_state[1'd0];

assign ethernet_axi_2_V_data_V_1_ack_in = ethernet_axi_2_V_data_V_1_state[1'd1];

assign ethernet_axi_2_V_data_V_1_ack_out = ethernet_axi_2_TREADY;

assign ethernet_axi_2_V_data_V_1_load_A = (~ethernet_axi_2_V_data_V_1_sel_wr & ethernet_axi_2_V_data_V_1_state_cmp_full);

assign ethernet_axi_2_V_data_V_1_load_B = (ethernet_axi_2_V_data_V_1_state_cmp_full & ethernet_axi_2_V_data_V_1_sel_wr);

assign ethernet_axi_2_V_data_V_1_sel = ethernet_axi_2_V_data_V_1_sel_rd;

assign ethernet_axi_2_V_data_V_1_state_cmp_full = ((ethernet_axi_2_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_2_V_data_V_1_vld_out = ethernet_axi_2_V_data_V_1_state[1'd0];

assign ethernet_axi_2_V_keep_V_1_ack_in = ethernet_axi_2_V_keep_V_1_state[1'd1];

assign ethernet_axi_2_V_keep_V_1_ack_out = ethernet_axi_2_TREADY;

assign ethernet_axi_2_V_keep_V_1_load_A = (~ethernet_axi_2_V_keep_V_1_sel_wr & ethernet_axi_2_V_keep_V_1_state_cmp_full);

assign ethernet_axi_2_V_keep_V_1_load_B = (ethernet_axi_2_V_keep_V_1_state_cmp_full & ethernet_axi_2_V_keep_V_1_sel_wr);

assign ethernet_axi_2_V_keep_V_1_sel = ethernet_axi_2_V_keep_V_1_sel_rd;

assign ethernet_axi_2_V_keep_V_1_state_cmp_full = ((ethernet_axi_2_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_2_V_keep_V_1_vld_out = ethernet_axi_2_V_keep_V_1_state[1'd0];

assign ethernet_axi_2_V_last_V_1_ack_in = ethernet_axi_2_V_last_V_1_state[1'd1];

assign ethernet_axi_2_V_last_V_1_ack_out = ethernet_axi_2_TREADY;

assign ethernet_axi_2_V_last_V_1_load_A = (~ethernet_axi_2_V_last_V_1_sel_wr & ethernet_axi_2_V_last_V_1_state_cmp_full);

assign ethernet_axi_2_V_last_V_1_load_B = (ethernet_axi_2_V_last_V_1_state_cmp_full & ethernet_axi_2_V_last_V_1_sel_wr);

assign ethernet_axi_2_V_last_V_1_sel = ethernet_axi_2_V_last_V_1_sel_rd;

assign ethernet_axi_2_V_last_V_1_state_cmp_full = ((ethernet_axi_2_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_2_V_last_V_1_vld_out = ethernet_axi_2_V_last_V_1_state[1'd0];

assign ethernet_axi_3_TDATA = ethernet_axi_3_V_data_V_1_data_out;

assign ethernet_axi_3_TKEEP = ethernet_axi_3_V_keep_V_1_data_out;

assign ethernet_axi_3_TLAST = ethernet_axi_3_V_last_V_1_data_out;

assign ethernet_axi_3_TVALID = ethernet_axi_3_V_last_V_1_state[1'd0];

assign ethernet_axi_3_V_data_V_1_ack_in = ethernet_axi_3_V_data_V_1_state[1'd1];

assign ethernet_axi_3_V_data_V_1_ack_out = ethernet_axi_3_TREADY;

assign ethernet_axi_3_V_data_V_1_load_A = (~ethernet_axi_3_V_data_V_1_sel_wr & ethernet_axi_3_V_data_V_1_state_cmp_full);

assign ethernet_axi_3_V_data_V_1_load_B = (ethernet_axi_3_V_data_V_1_state_cmp_full & ethernet_axi_3_V_data_V_1_sel_wr);

assign ethernet_axi_3_V_data_V_1_sel = ethernet_axi_3_V_data_V_1_sel_rd;

assign ethernet_axi_3_V_data_V_1_state_cmp_full = ((ethernet_axi_3_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_3_V_data_V_1_vld_out = ethernet_axi_3_V_data_V_1_state[1'd0];

assign ethernet_axi_3_V_keep_V_1_ack_in = ethernet_axi_3_V_keep_V_1_state[1'd1];

assign ethernet_axi_3_V_keep_V_1_ack_out = ethernet_axi_3_TREADY;

assign ethernet_axi_3_V_keep_V_1_load_A = (~ethernet_axi_3_V_keep_V_1_sel_wr & ethernet_axi_3_V_keep_V_1_state_cmp_full);

assign ethernet_axi_3_V_keep_V_1_load_B = (ethernet_axi_3_V_keep_V_1_state_cmp_full & ethernet_axi_3_V_keep_V_1_sel_wr);

assign ethernet_axi_3_V_keep_V_1_sel = ethernet_axi_3_V_keep_V_1_sel_rd;

assign ethernet_axi_3_V_keep_V_1_state_cmp_full = ((ethernet_axi_3_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_3_V_keep_V_1_vld_out = ethernet_axi_3_V_keep_V_1_state[1'd0];

assign ethernet_axi_3_V_last_V_1_ack_in = ethernet_axi_3_V_last_V_1_state[1'd1];

assign ethernet_axi_3_V_last_V_1_ack_out = ethernet_axi_3_TREADY;

assign ethernet_axi_3_V_last_V_1_load_A = (~ethernet_axi_3_V_last_V_1_sel_wr & ethernet_axi_3_V_last_V_1_state_cmp_full);

assign ethernet_axi_3_V_last_V_1_load_B = (ethernet_axi_3_V_last_V_1_state_cmp_full & ethernet_axi_3_V_last_V_1_sel_wr);

assign ethernet_axi_3_V_last_V_1_sel = ethernet_axi_3_V_last_V_1_sel_rd;

assign ethernet_axi_3_V_last_V_1_state_cmp_full = ((ethernet_axi_3_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_3_V_last_V_1_vld_out = ethernet_axi_3_V_last_V_1_state[1'd0];

assign ethernet_axi_4_TDATA = ethernet_axi_4_V_data_V_1_data_out;

assign ethernet_axi_4_TKEEP = ethernet_axi_4_V_keep_V_1_data_out;

assign ethernet_axi_4_TLAST = ethernet_axi_4_V_last_V_1_data_out;

assign ethernet_axi_4_TVALID = ethernet_axi_4_V_last_V_1_state[1'd0];

assign ethernet_axi_4_V_data_V_1_ack_in = ethernet_axi_4_V_data_V_1_state[1'd1];

assign ethernet_axi_4_V_data_V_1_ack_out = ethernet_axi_4_TREADY;

assign ethernet_axi_4_V_data_V_1_load_A = (~ethernet_axi_4_V_data_V_1_sel_wr & ethernet_axi_4_V_data_V_1_state_cmp_full);

assign ethernet_axi_4_V_data_V_1_load_B = (ethernet_axi_4_V_data_V_1_state_cmp_full & ethernet_axi_4_V_data_V_1_sel_wr);

assign ethernet_axi_4_V_data_V_1_sel = ethernet_axi_4_V_data_V_1_sel_rd;

assign ethernet_axi_4_V_data_V_1_state_cmp_full = ((ethernet_axi_4_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_4_V_data_V_1_vld_out = ethernet_axi_4_V_data_V_1_state[1'd0];

assign ethernet_axi_4_V_keep_V_1_ack_in = ethernet_axi_4_V_keep_V_1_state[1'd1];

assign ethernet_axi_4_V_keep_V_1_ack_out = ethernet_axi_4_TREADY;

assign ethernet_axi_4_V_keep_V_1_load_A = (~ethernet_axi_4_V_keep_V_1_sel_wr & ethernet_axi_4_V_keep_V_1_state_cmp_full);

assign ethernet_axi_4_V_keep_V_1_load_B = (ethernet_axi_4_V_keep_V_1_state_cmp_full & ethernet_axi_4_V_keep_V_1_sel_wr);

assign ethernet_axi_4_V_keep_V_1_sel = ethernet_axi_4_V_keep_V_1_sel_rd;

assign ethernet_axi_4_V_keep_V_1_state_cmp_full = ((ethernet_axi_4_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_4_V_keep_V_1_vld_out = ethernet_axi_4_V_keep_V_1_state[1'd0];

assign ethernet_axi_4_V_last_V_1_ack_in = ethernet_axi_4_V_last_V_1_state[1'd1];

assign ethernet_axi_4_V_last_V_1_ack_out = ethernet_axi_4_TREADY;

assign ethernet_axi_4_V_last_V_1_load_A = (~ethernet_axi_4_V_last_V_1_sel_wr & ethernet_axi_4_V_last_V_1_state_cmp_full);

assign ethernet_axi_4_V_last_V_1_load_B = (ethernet_axi_4_V_last_V_1_state_cmp_full & ethernet_axi_4_V_last_V_1_sel_wr);

assign ethernet_axi_4_V_last_V_1_sel = ethernet_axi_4_V_last_V_1_sel_rd;

assign ethernet_axi_4_V_last_V_1_state_cmp_full = ((ethernet_axi_4_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_4_V_last_V_1_vld_out = ethernet_axi_4_V_last_V_1_state[1'd0];

assign ethernet_axi_5_TDATA = ethernet_axi_5_V_data_V_1_data_out;

assign ethernet_axi_5_TKEEP = ethernet_axi_5_V_keep_V_1_data_out;

assign ethernet_axi_5_TLAST = ethernet_axi_5_V_last_V_1_data_out;

assign ethernet_axi_5_TVALID = ethernet_axi_5_V_last_V_1_state[1'd0];

assign ethernet_axi_5_V_data_V_1_ack_in = ethernet_axi_5_V_data_V_1_state[1'd1];

assign ethernet_axi_5_V_data_V_1_ack_out = ethernet_axi_5_TREADY;

assign ethernet_axi_5_V_data_V_1_load_A = (~ethernet_axi_5_V_data_V_1_sel_wr & ethernet_axi_5_V_data_V_1_state_cmp_full);

assign ethernet_axi_5_V_data_V_1_load_B = (ethernet_axi_5_V_data_V_1_state_cmp_full & ethernet_axi_5_V_data_V_1_sel_wr);

assign ethernet_axi_5_V_data_V_1_sel = ethernet_axi_5_V_data_V_1_sel_rd;

assign ethernet_axi_5_V_data_V_1_state_cmp_full = ((ethernet_axi_5_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_5_V_data_V_1_vld_out = ethernet_axi_5_V_data_V_1_state[1'd0];

assign ethernet_axi_5_V_keep_V_1_ack_in = ethernet_axi_5_V_keep_V_1_state[1'd1];

assign ethernet_axi_5_V_keep_V_1_ack_out = ethernet_axi_5_TREADY;

assign ethernet_axi_5_V_keep_V_1_load_A = (~ethernet_axi_5_V_keep_V_1_sel_wr & ethernet_axi_5_V_keep_V_1_state_cmp_full);

assign ethernet_axi_5_V_keep_V_1_load_B = (ethernet_axi_5_V_keep_V_1_state_cmp_full & ethernet_axi_5_V_keep_V_1_sel_wr);

assign ethernet_axi_5_V_keep_V_1_sel = ethernet_axi_5_V_keep_V_1_sel_rd;

assign ethernet_axi_5_V_keep_V_1_state_cmp_full = ((ethernet_axi_5_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_5_V_keep_V_1_vld_out = ethernet_axi_5_V_keep_V_1_state[1'd0];

assign ethernet_axi_5_V_last_V_1_ack_in = ethernet_axi_5_V_last_V_1_state[1'd1];

assign ethernet_axi_5_V_last_V_1_ack_out = ethernet_axi_5_TREADY;

assign ethernet_axi_5_V_last_V_1_load_A = (~ethernet_axi_5_V_last_V_1_sel_wr & ethernet_axi_5_V_last_V_1_state_cmp_full);

assign ethernet_axi_5_V_last_V_1_load_B = (ethernet_axi_5_V_last_V_1_state_cmp_full & ethernet_axi_5_V_last_V_1_sel_wr);

assign ethernet_axi_5_V_last_V_1_sel = ethernet_axi_5_V_last_V_1_sel_rd;

assign ethernet_axi_5_V_last_V_1_state_cmp_full = ((ethernet_axi_5_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_5_V_last_V_1_vld_out = ethernet_axi_5_V_last_V_1_state[1'd0];

assign ethernet_axi_6_TDATA = ethernet_axi_6_V_data_V_1_data_out;

assign ethernet_axi_6_TKEEP = ethernet_axi_6_V_keep_V_1_data_out;

assign ethernet_axi_6_TLAST = ethernet_axi_6_V_last_V_1_data_out;

assign ethernet_axi_6_TVALID = ethernet_axi_6_V_last_V_1_state[1'd0];

assign ethernet_axi_6_V_data_V_1_ack_in = ethernet_axi_6_V_data_V_1_state[1'd1];

assign ethernet_axi_6_V_data_V_1_ack_out = ethernet_axi_6_TREADY;

assign ethernet_axi_6_V_data_V_1_load_A = (~ethernet_axi_6_V_data_V_1_sel_wr & ethernet_axi_6_V_data_V_1_state_cmp_full);

assign ethernet_axi_6_V_data_V_1_load_B = (ethernet_axi_6_V_data_V_1_state_cmp_full & ethernet_axi_6_V_data_V_1_sel_wr);

assign ethernet_axi_6_V_data_V_1_sel = ethernet_axi_6_V_data_V_1_sel_rd;

assign ethernet_axi_6_V_data_V_1_state_cmp_full = ((ethernet_axi_6_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_6_V_data_V_1_vld_out = ethernet_axi_6_V_data_V_1_state[1'd0];

assign ethernet_axi_6_V_keep_V_1_ack_in = ethernet_axi_6_V_keep_V_1_state[1'd1];

assign ethernet_axi_6_V_keep_V_1_ack_out = ethernet_axi_6_TREADY;

assign ethernet_axi_6_V_keep_V_1_load_A = (~ethernet_axi_6_V_keep_V_1_sel_wr & ethernet_axi_6_V_keep_V_1_state_cmp_full);

assign ethernet_axi_6_V_keep_V_1_load_B = (ethernet_axi_6_V_keep_V_1_state_cmp_full & ethernet_axi_6_V_keep_V_1_sel_wr);

assign ethernet_axi_6_V_keep_V_1_sel = ethernet_axi_6_V_keep_V_1_sel_rd;

assign ethernet_axi_6_V_keep_V_1_state_cmp_full = ((ethernet_axi_6_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_6_V_keep_V_1_vld_out = ethernet_axi_6_V_keep_V_1_state[1'd0];

assign ethernet_axi_6_V_last_V_1_ack_in = ethernet_axi_6_V_last_V_1_state[1'd1];

assign ethernet_axi_6_V_last_V_1_ack_out = ethernet_axi_6_TREADY;

assign ethernet_axi_6_V_last_V_1_load_A = (~ethernet_axi_6_V_last_V_1_sel_wr & ethernet_axi_6_V_last_V_1_state_cmp_full);

assign ethernet_axi_6_V_last_V_1_load_B = (ethernet_axi_6_V_last_V_1_state_cmp_full & ethernet_axi_6_V_last_V_1_sel_wr);

assign ethernet_axi_6_V_last_V_1_sel = ethernet_axi_6_V_last_V_1_sel_rd;

assign ethernet_axi_6_V_last_V_1_state_cmp_full = ((ethernet_axi_6_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_6_V_last_V_1_vld_out = ethernet_axi_6_V_last_V_1_state[1'd0];

assign ethernet_axi_7_TDATA = ethernet_axi_7_V_data_V_1_data_out;

assign ethernet_axi_7_TKEEP = ethernet_axi_7_V_keep_V_1_data_out;

assign ethernet_axi_7_TLAST = ethernet_axi_7_V_last_V_1_data_out;

assign ethernet_axi_7_TVALID = ethernet_axi_7_V_last_V_1_state[1'd0];

assign ethernet_axi_7_V_data_V_1_ack_in = ethernet_axi_7_V_data_V_1_state[1'd1];

assign ethernet_axi_7_V_data_V_1_ack_out = ethernet_axi_7_TREADY;

assign ethernet_axi_7_V_data_V_1_load_A = (~ethernet_axi_7_V_data_V_1_sel_wr & ethernet_axi_7_V_data_V_1_state_cmp_full);

assign ethernet_axi_7_V_data_V_1_load_B = (ethernet_axi_7_V_data_V_1_state_cmp_full & ethernet_axi_7_V_data_V_1_sel_wr);

assign ethernet_axi_7_V_data_V_1_sel = ethernet_axi_7_V_data_V_1_sel_rd;

assign ethernet_axi_7_V_data_V_1_state_cmp_full = ((ethernet_axi_7_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_7_V_data_V_1_vld_out = ethernet_axi_7_V_data_V_1_state[1'd0];

assign ethernet_axi_7_V_keep_V_1_ack_in = ethernet_axi_7_V_keep_V_1_state[1'd1];

assign ethernet_axi_7_V_keep_V_1_ack_out = ethernet_axi_7_TREADY;

assign ethernet_axi_7_V_keep_V_1_load_A = (~ethernet_axi_7_V_keep_V_1_sel_wr & ethernet_axi_7_V_keep_V_1_state_cmp_full);

assign ethernet_axi_7_V_keep_V_1_load_B = (ethernet_axi_7_V_keep_V_1_state_cmp_full & ethernet_axi_7_V_keep_V_1_sel_wr);

assign ethernet_axi_7_V_keep_V_1_sel = ethernet_axi_7_V_keep_V_1_sel_rd;

assign ethernet_axi_7_V_keep_V_1_state_cmp_full = ((ethernet_axi_7_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_7_V_keep_V_1_vld_out = ethernet_axi_7_V_keep_V_1_state[1'd0];

assign ethernet_axi_7_V_last_V_1_ack_in = ethernet_axi_7_V_last_V_1_state[1'd1];

assign ethernet_axi_7_V_last_V_1_ack_out = ethernet_axi_7_TREADY;

assign ethernet_axi_7_V_last_V_1_load_A = (~ethernet_axi_7_V_last_V_1_sel_wr & ethernet_axi_7_V_last_V_1_state_cmp_full);

assign ethernet_axi_7_V_last_V_1_load_B = (ethernet_axi_7_V_last_V_1_state_cmp_full & ethernet_axi_7_V_last_V_1_sel_wr);

assign ethernet_axi_7_V_last_V_1_sel = ethernet_axi_7_V_last_V_1_sel_rd;

assign ethernet_axi_7_V_last_V_1_state_cmp_full = ((ethernet_axi_7_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign ethernet_axi_7_V_last_V_1_vld_out = ethernet_axi_7_V_last_V_1_state[1'd0];

assign fsm_state_V_load_load_fu_384_p1 = fsm_state_V;

assign fsm_state_V_load_reg_694_pp0_iter0_reg = fsm_state_V_load_reg_694;

assign or_cond_fu_496_p2 = (tmp_s_fu_490_p2 | tmp_6_fu_484_p2);

assign p_Result_3_i_fu_440_p4 = {{data_in_TDATA[39:32]}};

assign p_Result_i_fu_430_p4 = {{data_in_TDATA[47:40]}};

assign storemerge_fu_502_p1 = or_cond_fu_496_p2;

assign tmp_10_fu_530_p2 = ((ap_phi_reg_pp0_iter1_mac_type_V_loc_1_reg_362 == 16'd31232) ? 1'b1 : 1'b0);

assign tmp_11_fu_620_p2 = ((ethernet_axi_id_V_lo_reg_706 == 8'd5) ? 1'b1 : 1'b0);

assign tmp_12_fu_536_p2 = ((ap_phi_reg_pp0_iter1_ethernet_axi_id_V_lo_1_reg_373 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_13_fu_625_p2 = ((ethernet_axi_id_V_lo_reg_706 == 8'd6) ? 1'b1 : 1'b0);

assign tmp_14_fu_542_p2 = ((ap_phi_reg_pp0_iter1_ethernet_axi_id_V_lo_1_reg_373 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_15_fu_630_p2 = ((ethernet_axi_id_V_lo_reg_706 == 8'd7) ? 1'b1 : 1'b0);

assign tmp_16_fu_548_p2 = ((ap_phi_reg_pp0_iter1_ethernet_axi_id_V_lo_1_reg_373 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_17_fu_635_p2 = ((mac_type_V_load_reg_698 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_18_fu_554_p2 = ((ap_phi_reg_pp0_iter1_ethernet_axi_id_V_lo_1_reg_373 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_19_fu_560_p2 = ((ap_phi_reg_pp0_iter1_ethernet_axi_id_V_lo_1_reg_373 == 8'd4) ? 1'b1 : 1'b0);

assign tmp_1_fu_610_p2 = ((ethernet_axi_id_V_lo_reg_706 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_20_fu_566_p2 = ((ap_phi_reg_pp0_iter1_ethernet_axi_id_V_lo_1_reg_373 == 8'd5) ? 1'b1 : 1'b0);

assign tmp_21_fu_572_p2 = ((ap_phi_reg_pp0_iter1_ethernet_axi_id_V_lo_1_reg_373 == 8'd6) ? 1'b1 : 1'b0);

assign tmp_22_fu_578_p2 = ((ap_phi_reg_pp0_iter1_ethernet_axi_id_V_lo_1_reg_373 == 8'd7) ? 1'b1 : 1'b0);

assign tmp_23_fu_584_p2 = ((ap_phi_reg_pp0_iter1_mac_type_V_loc_1_reg_362 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_24_fu_480_p1 = data_in_TDATA[47:0];

assign tmp_2_fu_590_p2 = ((mac_type_V_load_reg_698 == 16'd31232) ? 1'b1 : 1'b0);

assign tmp_3_fu_424_p2 = ((mac_type_V == 16'd0) ? 1'b1 : 1'b0);

assign tmp_4_fu_595_p2 = ((ethernet_axi_id_V_lo_reg_706 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_5_fu_615_p2 = ((ethernet_axi_id_V_lo_reg_706 == 8'd4) ? 1'b1 : 1'b0);

assign tmp_6_fu_484_p2 = ((tmp_24_fu_480_p1 == my_mac_address_V) ? 1'b1 : 1'b0);

assign tmp_7_fu_418_p2 = ((word_count_V == 2'd1) ? 1'b1 : 1'b0);

assign tmp_8_fu_605_p2 = ((ethernet_axi_id_V_lo_reg_706 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_9_fu_600_p2 = ((ethernet_axi_id_V_lo_reg_706 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_i_fu_450_p3 = {{p_Result_3_i_fu_440_p4}, {p_Result_i_fu_430_p4}};

assign tmp_last_V_fu_404_p1 = data_in_TLAST;

assign tmp_nbreadreq_fu_164_p5 = data_in_TVALID;

assign tmp_reg_720_pp0_iter0_reg = tmp_reg_720;

assign tmp_s_fu_490_p2 = ((tmp_24_fu_480_p1 == 48'd281474976710655) ? 1'b1 : 1'b0);

endmodule //ethernet_axi_splitter
