# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/compteur_nbits.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/mef_decod_i2s_v1b.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/reg_24b.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/reg_dec_24b.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/mef_cod_i2s_vsb.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/mux2.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/reg_dec_24b_fd.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/affhex_pmodssd_v3.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/calcul_param_1.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/calcul_param_3.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/conditionne_btn_v7.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/strb_gen_v3.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/mux4.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/sig_fct_3.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/sig_fct_sat_dure.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_compteur_nbits_0_0/sim/design_1_compteur_nbits_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mef_decod_i2s_v1b_0_0/sim/design_1_mef_decod_i2s_v1b_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_24b_0_0/sim/design_1_reg_24b_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_24b_0_1/sim/design_1_reg_24b_0_1.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_dec_24b_0_0/sim/design_1_reg_dec_24b_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_compteur_nbits_0_1/sim/design_1_compteur_nbits_0_1.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mef_cod_i2s_vsb_0_0/sim/design_1_mef_cod_i2s_vsb_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mux2_0_0/sim/design_1_mux2_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_dec_24b_fd_0_0/sim/design_1_reg_dec_24b_fd_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_affhexPmodSSD_v3_0_0/sim/design_1_affhexPmodSSD_v3_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_calcul_param_1_0_0/sim/design_1_calcul_param_1_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_calcul_param_2_0_0/sim/design_1_calcul_param_2_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_calcul_param_3_0_0/sim/design_1_calcul_param_3_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_module_commande_0_0/sim/design_1_module_commande_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mux4_0_0/sim/design_1_mux4_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mux4_0_1/sim/design_1_mux4_0_1.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_sig_fct_3_0_0/sim/design_1_sig_fct_3_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_sig_fct_sat_dure_0_0/sim/design_1_sig_fct_sat_dure_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_sig_fct_sat_dure_0_1/sim/design_1_sig_fct_sat_dure_0_1.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../pb_logique_seq.srcs/sim_1/imports/new/simul_module_sig_tb.vhd" \

# Do not sort compile order
nosort
