source $CL_DIR/design/hls_accel/HPCC_FPGA/STREAM/hdl/ip/ipgen/calc_0_ap_fadd_5_full_dsp_32_ip.tcl
source $CL_DIR/design/hls_accel/HPCC_FPGA/STREAM/hdl/ip/ipgen/calc_0_ap_fmul_2_max_dsp_32_ip.tcl
