////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2020 Ambarella International LP
////////////////////////////////////////////////////////////////////////////////
// This file and its contents ("Software") are protected by intellectual
// property rights including, without limitation, U.S. and/or foreign
// copyrights. This Software is also the confidential and proprietary
// information of Ambarella International LP and its licensors. You may not use,
// reproduce, disclose, distribute, modify, or otherwise prepare derivative
// works of this Software or any portion thereof except pursuant to a signed
// license agreement or nondisclosure agreement with Ambarella International LP
// or its authorized affiliates. In the absence of such an agreement, you agree
// to promptly notify and return this Software to Ambarella International LP.
//
// THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
// INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF NON-INFRINGEMENT,
// MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
// IN NO EVENT SHALL AMBARELLA INTERNATIONAL LP OR ITS AFFILIATES BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; COMPUTER FAILURE OR MALFUNCTION;
// OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
// WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
// OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
// ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
////////////////////////////////////////////////////////////////////////////////
#ifndef flexidag_openseg_prim_split_5_H
#define flexidag_openseg_prim_split_5_H

#define vas_gen_header_version                  	7

/* dag name */
#define flexidag_openseg_prim_split_5_DAG_NAME 	"flexidag_openseg_prim_split_5"

/* VDG file info */
#define flexidag_openseg_prim_split_5_vdg_name 	"flexidag_openseg_split_5.vdg"

/* VDG DAG memory info */
#define flexidag_openseg_prim_split_5_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_5_byte_size 	424	/* 0x000001a8 */
#define flexidag_openseg_prim_split_5_preferred_dram_xfer_size 	1

/* flexidag_openseg_prim_split_5 VMEM info */
#define flexidag_openseg_prim_split_5_use_ping_pong_vmem 	0
#define flexidag_openseg_prim_split_5_VMEM_start 	4096	/* 0x00001000 */
#define flexidag_openseg_prim_split_5_VMEM_end 	509332	/* 0x0007c594 */
#define flexidag_openseg_prim_split_5_image_start 	505312	/* 0x0007b5e0 */
#define flexidag_openseg_prim_split_5_image_size 	4444	/* 0x0000115c */
#define flexidag_openseg_prim_split_5_dagbin_start 	509332	/* 0x0007c594 */

/* flexidag_openseg_prim_split_5 DAG info */
#define flexidag_openseg_prim_split_5_estimated_cycles 	654830
#define flexidag_openseg_prim_split_5_ddi_byte_size 	0	/* 0x00000000 */

/*******************************************************************************
 * DAG byte offset info for HMB/SMB/VCB and their fields
 * in DAG 'flexidag_openseg_prim_split_5' in source file 'pre_split4_flexidag_openseg_split_0.vas'
 ******************************************************************************/
/* flexidag_openseg_prim_split_5 HMB_input PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_main_input_output 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_constant 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_has_init_data 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_variable_scalar 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	4	/* 0x00000004 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_dbase_byte_offset 	28	/* 0x0000001c */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitchm1_byte_offset 	32	/* 0x00000020 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vwidth_minus_one_byte_offset 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vheight_minus_one_byte_offset 	18	/* 0x00000012 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_drotate_bit_offset 	198	/* 0x000000c6 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_hflip_bit_offset 	199	/* 0x000000c7 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vflip_bit_offset 	200	/* 0x000000c8 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_dflip_bit_offset 	201	/* 0x000000c9 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_pflip_bit_offset 	202	/* 0x000000ca */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_W 	640
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_H 	256
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_D 	16
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_P 	1
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_data_num_bytes 	1
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_denable 	1
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_dram_format 	3
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_tile_width 	4
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_tile_height 	1
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	166272
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_dram_size_num_bytes 	2621440
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_sign 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_datasize 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_expoffset 	5
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_expbits 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_drotate 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_hflip 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vflip 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_dflip 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_pflip 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_5 HMB_input PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool"
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_is_main_input_output 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_is_constant 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_has_init_data 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_is_variable_scalar 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_is_bitvector 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_is_rlz 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_byte_offset 	36	/* 0x00000024 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vbase_byte_offset 	40	/* 0x00000028 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_dbase_byte_offset 	64	/* 0x00000040 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_dpitchm1_byte_offset 	68	/* 0x00000044 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vwidth_minus_one_byte_offset 	52	/* 0x00000034 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vheight_minus_one_byte_offset 	54	/* 0x00000036 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_drotate_bit_offset 	486	/* 0x000001e6 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_hflip_bit_offset 	487	/* 0x000001e7 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vflip_bit_offset 	488	/* 0x000001e8 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_dflip_bit_offset 	489	/* 0x000001e9 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_pflip_bit_offset 	490	/* 0x000001ea */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_W 	320
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_H 	128
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_D 	32
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_P 	1
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_data_num_bytes 	1
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_denable 	1
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_dram_format 	3
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_tile_width 	2
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_tile_height 	1
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vmem_buffer_num_bytes 	164096
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_dram_size_num_bytes 	1310720
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_sign 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_datasize 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_expoffset 	5
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_expbits 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_drotate 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_hflip 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vflip 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_dflip 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_pflip 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_5 HMB_input __pvcn_1152_ */
#define flexidag_openseg_prim_split_5___pvcn_1152__cnngen_demangled_name 	"__pvcn_1152_"
#define flexidag_openseg_prim_split_5___pvcn_1152__is_main_input_output 	0
#define flexidag_openseg_prim_split_5___pvcn_1152__is_constant 	0
#define flexidag_openseg_prim_split_5___pvcn_1152__has_init_data 	0
#define flexidag_openseg_prim_split_5___pvcn_1152__is_variable_scalar 	0
#define flexidag_openseg_prim_split_5___pvcn_1152__ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_5___pvcn_1152__ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_5___pvcn_1152__is_bitvector 	0
#define flexidag_openseg_prim_split_5___pvcn_1152__is_rlz 	0
#define flexidag_openseg_prim_split_5___pvcn_1152__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_5___pvcn_1152__byte_offset 	76	/* 0x0000004c */
#define flexidag_openseg_prim_split_5___pvcn_1152__vbase_byte_offset 	80	/* 0x00000050 */
#define flexidag_openseg_prim_split_5___pvcn_1152__dbase_byte_offset 	104	/* 0x00000068 */
#define flexidag_openseg_prim_split_5___pvcn_1152__dpitchm1_byte_offset 	108	/* 0x0000006c */
#define flexidag_openseg_prim_split_5___pvcn_1152__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_5___pvcn_1152__vwidth_minus_one_byte_offset 	92	/* 0x0000005c */
#define flexidag_openseg_prim_split_5___pvcn_1152__vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_5___pvcn_1152__vheight_minus_one_byte_offset 	94	/* 0x0000005e */
#define flexidag_openseg_prim_split_5___pvcn_1152__vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_5___pvcn_1152__drotate_bit_offset 	806	/* 0x00000326 */
#define flexidag_openseg_prim_split_5___pvcn_1152__hflip_bit_offset 	807	/* 0x00000327 */
#define flexidag_openseg_prim_split_5___pvcn_1152__vflip_bit_offset 	808	/* 0x00000328 */
#define flexidag_openseg_prim_split_5___pvcn_1152__dflip_bit_offset 	809	/* 0x00000329 */
#define flexidag_openseg_prim_split_5___pvcn_1152__pflip_bit_offset 	810	/* 0x0000032a */
#define flexidag_openseg_prim_split_5___pvcn_1152__W 	160
#define flexidag_openseg_prim_split_5___pvcn_1152__H 	64
#define flexidag_openseg_prim_split_5___pvcn_1152__D 	256
#define flexidag_openseg_prim_split_5___pvcn_1152__P 	1
#define flexidag_openseg_prim_split_5___pvcn_1152__data_num_bytes 	2
#define flexidag_openseg_prim_split_5___pvcn_1152__denable 	1
#define flexidag_openseg_prim_split_5___pvcn_1152__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_5___pvcn_1152__dram_format 	3
#define flexidag_openseg_prim_split_5___pvcn_1152__vp_interleave_mode 	2
#define flexidag_openseg_prim_split_5___pvcn_1152__tile_width 	4
#define flexidag_openseg_prim_split_5___pvcn_1152__tile_height 	1
#define flexidag_openseg_prim_split_5___pvcn_1152__vmem_buffer_num_bytes 	66560
#define flexidag_openseg_prim_split_5___pvcn_1152__dram_size_num_bytes 	5242880
#define flexidag_openseg_prim_split_5___pvcn_1152__sign 	0
#define flexidag_openseg_prim_split_5___pvcn_1152__datasize 	1
#define flexidag_openseg_prim_split_5___pvcn_1152__expoffset 	12
#define flexidag_openseg_prim_split_5___pvcn_1152__expbits 	0
#define flexidag_openseg_prim_split_5___pvcn_1152__drotate 	0
#define flexidag_openseg_prim_split_5___pvcn_1152__hflip 	0
#define flexidag_openseg_prim_split_5___pvcn_1152__vflip 	0
#define flexidag_openseg_prim_split_5___pvcn_1152__dflip 	0
#define flexidag_openseg_prim_split_5___pvcn_1152__pflip 	0
#define flexidag_openseg_prim_split_5___pvcn_1152__trailing_extra_elements 	0

/* flexidag_openseg_prim_split_5 SMB_input __pvcn_584_ */
#define flexidag_openseg_prim_split_5___pvcn_584__cnngen_demangled_name 	"__pvcn_584_"
#define flexidag_openseg_prim_split_5___pvcn_584__is_constant 	1
#define flexidag_openseg_prim_split_5___pvcn_584__has_init_data 	1
#define flexidag_openseg_prim_split_5___pvcn_584__is_variable_scalar 	0
#define flexidag_openseg_prim_split_5___pvcn_584__is_bitvector 	0
#define flexidag_openseg_prim_split_5___pvcn_584__is_rlz 	0
#define flexidag_openseg_prim_split_5___pvcn_584__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_5___pvcn_584__byte_offset 	116	/* 0x00000074 */
#define flexidag_openseg_prim_split_5___pvcn_584__vbase_byte_offset 	120	/* 0x00000078 */
#define flexidag_openseg_prim_split_5___pvcn_584__dbase_byte_offset 	144	/* 0x00000090 */
#define flexidag_openseg_prim_split_5___pvcn_584__dpitchm1_byte_offset 	148	/* 0x00000094 */
#define flexidag_openseg_prim_split_5___pvcn_584__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_5___pvcn_584__W 	3828
#define flexidag_openseg_prim_split_5___pvcn_584__H 	1
#define flexidag_openseg_prim_split_5___pvcn_584__D 	1
#define flexidag_openseg_prim_split_5___pvcn_584__P 	1
#define flexidag_openseg_prim_split_5___pvcn_584__data_num_bytes 	1
#define flexidag_openseg_prim_split_5___pvcn_584__denable 	1
#define flexidag_openseg_prim_split_5___pvcn_584__dpitch_num_bytes 	3840
#define flexidag_openseg_prim_split_5___pvcn_584__dram_format 	0
#define flexidag_openseg_prim_split_5___pvcn_584__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_5___pvcn_584__tile_width 	1
#define flexidag_openseg_prim_split_5___pvcn_584__tile_height 	1
#define flexidag_openseg_prim_split_5___pvcn_584__vmem_buffer_num_bytes 	3828
#define flexidag_openseg_prim_split_5___pvcn_584__dram_size_num_bytes 	3840

/* flexidag_openseg_prim_split_5 SMB_input __pvcn_585_ */
#define flexidag_openseg_prim_split_5___pvcn_585__cnngen_demangled_name 	"__pvcn_585_"
#define flexidag_openseg_prim_split_5___pvcn_585__is_constant 	1
#define flexidag_openseg_prim_split_5___pvcn_585__has_init_data 	1
#define flexidag_openseg_prim_split_5___pvcn_585__is_variable_scalar 	0
#define flexidag_openseg_prim_split_5___pvcn_585__is_bitvector 	0
#define flexidag_openseg_prim_split_5___pvcn_585__is_rlz 	0
#define flexidag_openseg_prim_split_5___pvcn_585__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_5___pvcn_585__byte_offset 	152	/* 0x00000098 */
#define flexidag_openseg_prim_split_5___pvcn_585__vbase_byte_offset 	156	/* 0x0000009c */
#define flexidag_openseg_prim_split_5___pvcn_585__dbase_byte_offset 	180	/* 0x000000b4 */
#define flexidag_openseg_prim_split_5___pvcn_585__dpitchm1_byte_offset 	184	/* 0x000000b8 */
#define flexidag_openseg_prim_split_5___pvcn_585__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_5___pvcn_585__W 	192
#define flexidag_openseg_prim_split_5___pvcn_585__H 	1
#define flexidag_openseg_prim_split_5___pvcn_585__D 	1
#define flexidag_openseg_prim_split_5___pvcn_585__P 	1
#define flexidag_openseg_prim_split_5___pvcn_585__data_num_bytes 	1
#define flexidag_openseg_prim_split_5___pvcn_585__denable 	1
#define flexidag_openseg_prim_split_5___pvcn_585__dpitch_num_bytes 	192
#define flexidag_openseg_prim_split_5___pvcn_585__dram_format 	0
#define flexidag_openseg_prim_split_5___pvcn_585__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_5___pvcn_585__tile_width 	1
#define flexidag_openseg_prim_split_5___pvcn_585__tile_height 	1
#define flexidag_openseg_prim_split_5___pvcn_585__vmem_buffer_num_bytes 	192
#define flexidag_openseg_prim_split_5___pvcn_585__dram_size_num_bytes 	192

/* flexidag_openseg_prim_split_5 VCB PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	216	/* 0x000000d8 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	224	/* 0x000000e0 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	82176

/* flexidag_openseg_prim_split_5 HMB_output PeleeNet__stem_block__concat */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_cnngen_demangled_name 	"PeleeNet__stem_block__concat"
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_is_main_input_output 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_is_bitvector 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_is_rlz 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_byte_offset 	260	/* 0x00000104 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_vbase_byte_offset 	264	/* 0x00000108 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_dbase_byte_offset 	288	/* 0x00000120 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_dpitchm1_byte_offset 	292	/* 0x00000124 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_vwidth_minus_one_byte_offset 	276	/* 0x00000114 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_vheight_minus_one_byte_offset 	278	/* 0x00000116 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_drotate_bit_offset 	2278	/* 0x000008e6 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_hflip_bit_offset 	2279	/* 0x000008e7 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_vflip_bit_offset 	2280	/* 0x000008e8 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_dflip_bit_offset 	2281	/* 0x000008e9 */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_pflip_bit_offset 	2282	/* 0x000008ea */
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_W 	320
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_H 	128
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_D 	64
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_P 	1
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_data_num_bytes 	1
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_denable 	1
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_dram_format 	3
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_tile_width 	2
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_tile_height 	1
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_vmem_buffer_num_bytes 	12800
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_dram_size_num_bytes 	2621440
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_sign 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_datasize 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_expoffset 	5
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_expbits 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_drotate 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_hflip 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_vflip 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_dflip 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_pflip 	0
#define flexidag_openseg_prim_split_5_PeleeNet__stem_block__concat_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_5 HMB_output Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2 */
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_cnngen_demangled_name 	"Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2"
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_is_main_input_output 	0
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_is_bitvector 	0
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_is_rlz 	0
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_byte_offset 	308	/* 0x00000134 */
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_vbase_byte_offset 	312	/* 0x00000138 */
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_dbase_byte_offset 	336	/* 0x00000150 */
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_dpitchm1_byte_offset 	340	/* 0x00000154 */
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_vwidth_minus_one_byte_offset 	324	/* 0x00000144 */
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_vheight_minus_one_byte_offset 	326	/* 0x00000146 */
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_drotate_bit_offset 	2662	/* 0x00000a66 */
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_hflip_bit_offset 	2663	/* 0x00000a67 */
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_vflip_bit_offset 	2664	/* 0x00000a68 */
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_dflip_bit_offset 	2665	/* 0x00000a69 */
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_pflip_bit_offset 	2666	/* 0x00000a6a */
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_W 	160
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_H 	64
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_D 	256
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_P 	1
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_data_num_bytes 	2
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_denable 	1
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_dram_format 	3
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_tile_width 	1
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_tile_height 	1
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_vmem_buffer_num_bytes 	9216
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_dram_size_num_bytes 	5242880
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_sign 	0
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_datasize 	1
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_expoffset 	13
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_expbits 	0
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_drotate 	0
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_hflip 	0
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_vflip 	0
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_dflip 	0
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_pflip 	0
#define flexidag_openseg_prim_split_5_Conv_2__Conv2D___BiasAdd___BatchNorm_2__FusedBatchNorm___muli___13___BatchNorm_2__FusedBatchNorm___Relu_2_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_5 SMB_output __vas_created_terminate__v0 */
#define flexidag_openseg_prim_split_5___vas_created_terminate__v0_cnngen_demangled_name 	"__vas_created_terminate__v0"
#define flexidag_openseg_prim_split_5___vas_created_terminate__v0_is_main_input_output 	0
#define flexidag_openseg_prim_split_5___vas_created_terminate__v0_is_bitvector 	1
#define flexidag_openseg_prim_split_5___vas_created_terminate__v0_is_rlz 	0
#define flexidag_openseg_prim_split_5___vas_created_terminate__v0_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_5___vas_created_terminate__v0_byte_offset 	348	/* 0x0000015c */
#define flexidag_openseg_prim_split_5___vas_created_terminate__v0_vbase_byte_offset 	352	/* 0x00000160 */
#define flexidag_openseg_prim_split_5___vas_created_terminate__v0_W 	256
#define flexidag_openseg_prim_split_5___vas_created_terminate__v0_H 	3
#define flexidag_openseg_prim_split_5___vas_created_terminate__v0_D 	1
#define flexidag_openseg_prim_split_5___vas_created_terminate__v0_P 	1
#define flexidag_openseg_prim_split_5___vas_created_terminate__v0_data_num_bytes 	1
#define flexidag_openseg_prim_split_5___vas_created_terminate__v0_denable 	0
#define flexidag_openseg_prim_split_5___vas_created_terminate__v0_dram_format 	0
#define flexidag_openseg_prim_split_5___vas_created_terminate__v0_vp_interleave_mode 	1
#define flexidag_openseg_prim_split_5___vas_created_terminate__v0_tile_width 	1
#define flexidag_openseg_prim_split_5___vas_created_terminate__v0_tile_height 	1
#define flexidag_openseg_prim_split_5___vas_created_terminate__v0_vmem_buffer_num_bytes 	96


#endif /* flexidag_openseg_prim_split_5_H */
