{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586876709367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586876709372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 18:05:09 2020 " "Processing started: Tue Apr 14 18:05:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586876709372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586876709372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586876709372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586876709714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586876709714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586876730916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586876730916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_w_autoreset_mark1.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_w_autoreset_mark1.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_W_autoreset_mark1 " "Found entity 1: counter_W_autoreset_mark1" {  } { { "counter_w_autoreset_mark1.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/counter_w_autoreset_mark1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586876730919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586876730919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_w_autoreset_mark2.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_w_autoreset_mark2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_W_autoreset_mark2 " "Found entity 1: counter_W_autoreset_mark2" {  } { { "counter_w_autoreset_mark2.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/counter_w_autoreset_mark2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586876730921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586876730921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_w_autoreset_mark3.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_w_autoreset_mark3.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_W_autoreset_mark3 " "Found entity 1: counter_W_autoreset_mark3" {  } { { "counter_w_autoreset_mark3.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/counter_w_autoreset_mark3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586876730923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586876730923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_ae.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_ae.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_ae " "Found entity 1: comp_ae" {  } { { "comp_ae.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/comp_ae.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586876730926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586876730926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586876730928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586876730928 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counter3_to_comp_ae top.v(22) " "Verilog HDL Implicit Net warning at top.v(22): created implicit net for \"counter3_to_comp_ae\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/top.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586876730929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586876730967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_W_autoreset_mark1 counter_W_autoreset_mark1:numarator1 " "Elaborating entity \"counter_W_autoreset_mark1\" for hierarchy \"counter_W_autoreset_mark1:numarator1\"" {  } { { "top.v" "numarator1" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586876731000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter_w_autoreset_mark1.v(26) " "Verilog HDL assignment warning at counter_w_autoreset_mark1.v(26): truncated value with size 32 to match size of target (8)" {  } { { "counter_w_autoreset_mark1.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/counter_w_autoreset_mark1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586876731001 "|top|counter_W_autoreset_mark1:numarator1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_W_autoreset_mark2 counter_W_autoreset_mark2:numarator2 " "Elaborating entity \"counter_W_autoreset_mark2\" for hierarchy \"counter_W_autoreset_mark2:numarator2\"" {  } { { "top.v" "numarator2" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586876731026 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter_w_autoreset_mark2.v(26) " "Verilog HDL assignment warning at counter_w_autoreset_mark2.v(26): truncated value with size 32 to match size of target (8)" {  } { { "counter_w_autoreset_mark2.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/counter_w_autoreset_mark2.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586876731026 "|top|counter_W_autoreset_mark2:numarator2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_W_autoreset_mark3 counter_W_autoreset_mark3:numarator3 " "Elaborating entity \"counter_W_autoreset_mark3\" for hierarchy \"counter_W_autoreset_mark3:numarator3\"" {  } { { "top.v" "numarator3" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586876731053 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "autoreset counter_w_autoreset_mark3.v(7) " "Verilog HDL or VHDL warning at counter_w_autoreset_mark3.v(7): object \"autoreset\" assigned a value but never read" {  } { { "counter_w_autoreset_mark3.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/counter_w_autoreset_mark3.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586876731053 "|top|counter_W_autoreset_mark3:numarator3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter_w_autoreset_mark3.v(26) " "Verilog HDL assignment warning at counter_w_autoreset_mark3.v(26): truncated value with size 32 to match size of target (8)" {  } { { "counter_w_autoreset_mark3.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/counter_w_autoreset_mark3.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586876731054 "|top|counter_W_autoreset_mark3:numarator3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_ae comp_ae:comparator " "Elaborating entity \"comp_ae\" for hierarchy \"comp_ae:comparator\"" {  } { { "top.v" "comparator" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/Part 2/top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586876731079 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1586876731765 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586876731925 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586876732420 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586876732420 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586876732543 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586876732543 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586876732543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586876732543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586876732609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 18:05:32 2020 " "Processing ended: Tue Apr 14 18:05:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586876732609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586876732609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586876732609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586876732609 ""}
