
AxxSolder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a958  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002d98  0801ab38  0801ab38  0002ab38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d8d0  0801d8d0  00030540  2**0
                  CONTENTS
  4 .ARM          00000008  0801d8d0  0801d8d0  0002d8d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d8d8  0801d8d8  00030540  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d8d8  0801d8d8  0002d8d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801d8dc  0801d8dc  0002d8dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000540  20000000  0801d8e0  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ef0  20000540  0801de20  00030540  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20003430  0801de20  00033430  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030540  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030570  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002f5de  00000000  00000000  000305b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000065b2  00000000  00000000  0005fb91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000029a0  00000000  00000000  00066148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001fe9  00000000  00000000  00068ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028967  00000000  00000000  0006aad1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000355cd  00000000  00000000  00093438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ee7c3  00000000  00000000  000c8a05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000c70c  00000000  00000000  001b71c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  001c38d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000540 	.word	0x20000540
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801ab20 	.word	0x0801ab20

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000544 	.word	0x20000544
 800021c:	0801ab20 	.word	0x0801ab20

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a6 	b.w	800103c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9e08      	ldr	r6, [sp, #32]
 8000d7a:	460d      	mov	r5, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	460f      	mov	r7, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4694      	mov	ip, r2
 8000d88:	d965      	bls.n	8000e56 <__udivmoddi4+0xe2>
 8000d8a:	fab2 f382 	clz	r3, r2
 8000d8e:	b143      	cbz	r3, 8000da2 <__udivmoddi4+0x2e>
 8000d90:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d94:	f1c3 0220 	rsb	r2, r3, #32
 8000d98:	409f      	lsls	r7, r3
 8000d9a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d9e:	4317      	orrs	r7, r2
 8000da0:	409c      	lsls	r4, r3
 8000da2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000da6:	fa1f f58c 	uxth.w	r5, ip
 8000daa:	fbb7 f1fe 	udiv	r1, r7, lr
 8000dae:	0c22      	lsrs	r2, r4, #16
 8000db0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000db4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000db8:	fb01 f005 	mul.w	r0, r1, r5
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc0:	eb1c 0202 	adds.w	r2, ip, r2
 8000dc4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000dc8:	f080 811c 	bcs.w	8001004 <__udivmoddi4+0x290>
 8000dcc:	4290      	cmp	r0, r2
 8000dce:	f240 8119 	bls.w	8001004 <__udivmoddi4+0x290>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	4462      	add	r2, ip
 8000dd6:	1a12      	subs	r2, r2, r0
 8000dd8:	b2a4      	uxth	r4, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000de6:	fb00 f505 	mul.w	r5, r0, r5
 8000dea:	42a5      	cmp	r5, r4
 8000dec:	d90a      	bls.n	8000e04 <__udivmoddi4+0x90>
 8000dee:	eb1c 0404 	adds.w	r4, ip, r4
 8000df2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df6:	f080 8107 	bcs.w	8001008 <__udivmoddi4+0x294>
 8000dfa:	42a5      	cmp	r5, r4
 8000dfc:	f240 8104 	bls.w	8001008 <__udivmoddi4+0x294>
 8000e00:	4464      	add	r4, ip
 8000e02:	3802      	subs	r0, #2
 8000e04:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e08:	1b64      	subs	r4, r4, r5
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11e      	cbz	r6, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40dc      	lsrs	r4, r3
 8000e10:	2300      	movs	r3, #0
 8000e12:	e9c6 4300 	strd	r4, r3, [r6]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0xbc>
 8000e1e:	2e00      	cmp	r6, #0
 8000e20:	f000 80ed 	beq.w	8000ffe <__udivmoddi4+0x28a>
 8000e24:	2100      	movs	r1, #0
 8000e26:	e9c6 0500 	strd	r0, r5, [r6]
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e30:	fab3 f183 	clz	r1, r3
 8000e34:	2900      	cmp	r1, #0
 8000e36:	d149      	bne.n	8000ecc <__udivmoddi4+0x158>
 8000e38:	42ab      	cmp	r3, r5
 8000e3a:	d302      	bcc.n	8000e42 <__udivmoddi4+0xce>
 8000e3c:	4282      	cmp	r2, r0
 8000e3e:	f200 80f8 	bhi.w	8001032 <__udivmoddi4+0x2be>
 8000e42:	1a84      	subs	r4, r0, r2
 8000e44:	eb65 0203 	sbc.w	r2, r5, r3
 8000e48:	2001      	movs	r0, #1
 8000e4a:	4617      	mov	r7, r2
 8000e4c:	2e00      	cmp	r6, #0
 8000e4e:	d0e2      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	e9c6 4700 	strd	r4, r7, [r6]
 8000e54:	e7df      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e56:	b902      	cbnz	r2, 8000e5a <__udivmoddi4+0xe6>
 8000e58:	deff      	udf	#255	; 0xff
 8000e5a:	fab2 f382 	clz	r3, r2
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f040 8090 	bne.w	8000f84 <__udivmoddi4+0x210>
 8000e64:	1a8a      	subs	r2, r1, r2
 8000e66:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e6a:	fa1f fe8c 	uxth.w	lr, ip
 8000e6e:	2101      	movs	r1, #1
 8000e70:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e74:	fb07 2015 	mls	r0, r7, r5, r2
 8000e78:	0c22      	lsrs	r2, r4, #16
 8000e7a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e7e:	fb0e f005 	mul.w	r0, lr, r5
 8000e82:	4290      	cmp	r0, r2
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x124>
 8000e86:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e8e:	d202      	bcs.n	8000e96 <__udivmoddi4+0x122>
 8000e90:	4290      	cmp	r0, r2
 8000e92:	f200 80cb 	bhi.w	800102c <__udivmoddi4+0x2b8>
 8000e96:	4645      	mov	r5, r8
 8000e98:	1a12      	subs	r2, r2, r0
 8000e9a:	b2a4      	uxth	r4, r4
 8000e9c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000ea0:	fb07 2210 	mls	r2, r7, r0, r2
 8000ea4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ea8:	fb0e fe00 	mul.w	lr, lr, r0
 8000eac:	45a6      	cmp	lr, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x14e>
 8000eb0:	eb1c 0404 	adds.w	r4, ip, r4
 8000eb4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000eb8:	d202      	bcs.n	8000ec0 <__udivmoddi4+0x14c>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f200 80bb 	bhi.w	8001036 <__udivmoddi4+0x2c2>
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	eba4 040e 	sub.w	r4, r4, lr
 8000ec6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eca:	e79f      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ecc:	f1c1 0720 	rsb	r7, r1, #32
 8000ed0:	408b      	lsls	r3, r1
 8000ed2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ed6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eda:	fa05 f401 	lsl.w	r4, r5, r1
 8000ede:	fa20 f307 	lsr.w	r3, r0, r7
 8000ee2:	40fd      	lsrs	r5, r7
 8000ee4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee8:	4323      	orrs	r3, r4
 8000eea:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eee:	fa1f fe8c 	uxth.w	lr, ip
 8000ef2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ef6:	0c1c      	lsrs	r4, r3, #16
 8000ef8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000efc:	fb08 f50e 	mul.w	r5, r8, lr
 8000f00:	42a5      	cmp	r5, r4
 8000f02:	fa02 f201 	lsl.w	r2, r2, r1
 8000f06:	fa00 f001 	lsl.w	r0, r0, r1
 8000f0a:	d90b      	bls.n	8000f24 <__udivmoddi4+0x1b0>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f14:	f080 8088 	bcs.w	8001028 <__udivmoddi4+0x2b4>
 8000f18:	42a5      	cmp	r5, r4
 8000f1a:	f240 8085 	bls.w	8001028 <__udivmoddi4+0x2b4>
 8000f1e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f22:	4464      	add	r4, ip
 8000f24:	1b64      	subs	r4, r4, r5
 8000f26:	b29d      	uxth	r5, r3
 8000f28:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f2c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f30:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f34:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f38:	45a6      	cmp	lr, r4
 8000f3a:	d908      	bls.n	8000f4e <__udivmoddi4+0x1da>
 8000f3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f40:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f44:	d26c      	bcs.n	8001020 <__udivmoddi4+0x2ac>
 8000f46:	45a6      	cmp	lr, r4
 8000f48:	d96a      	bls.n	8001020 <__udivmoddi4+0x2ac>
 8000f4a:	3b02      	subs	r3, #2
 8000f4c:	4464      	add	r4, ip
 8000f4e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f52:	fba3 9502 	umull	r9, r5, r3, r2
 8000f56:	eba4 040e 	sub.w	r4, r4, lr
 8000f5a:	42ac      	cmp	r4, r5
 8000f5c:	46c8      	mov	r8, r9
 8000f5e:	46ae      	mov	lr, r5
 8000f60:	d356      	bcc.n	8001010 <__udivmoddi4+0x29c>
 8000f62:	d053      	beq.n	800100c <__udivmoddi4+0x298>
 8000f64:	b156      	cbz	r6, 8000f7c <__udivmoddi4+0x208>
 8000f66:	ebb0 0208 	subs.w	r2, r0, r8
 8000f6a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f6e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f72:	40ca      	lsrs	r2, r1
 8000f74:	40cc      	lsrs	r4, r1
 8000f76:	4317      	orrs	r7, r2
 8000f78:	e9c6 7400 	strd	r7, r4, [r6]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	2100      	movs	r1, #0
 8000f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f84:	f1c3 0120 	rsb	r1, r3, #32
 8000f88:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f8c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f90:	fa25 f101 	lsr.w	r1, r5, r1
 8000f94:	409d      	lsls	r5, r3
 8000f96:	432a      	orrs	r2, r5
 8000f98:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f9c:	fa1f fe8c 	uxth.w	lr, ip
 8000fa0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000fa4:	fb07 1510 	mls	r5, r7, r0, r1
 8000fa8:	0c11      	lsrs	r1, r2, #16
 8000faa:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000fae:	fb00 f50e 	mul.w	r5, r0, lr
 8000fb2:	428d      	cmp	r5, r1
 8000fb4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fb8:	d908      	bls.n	8000fcc <__udivmoddi4+0x258>
 8000fba:	eb1c 0101 	adds.w	r1, ip, r1
 8000fbe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fc2:	d22f      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000fc4:	428d      	cmp	r5, r1
 8000fc6:	d92d      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000fc8:	3802      	subs	r0, #2
 8000fca:	4461      	add	r1, ip
 8000fcc:	1b49      	subs	r1, r1, r5
 8000fce:	b292      	uxth	r2, r2
 8000fd0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fd4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fd8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fdc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fe0:	4291      	cmp	r1, r2
 8000fe2:	d908      	bls.n	8000ff6 <__udivmoddi4+0x282>
 8000fe4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fe8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fec:	d216      	bcs.n	800101c <__udivmoddi4+0x2a8>
 8000fee:	4291      	cmp	r1, r2
 8000ff0:	d914      	bls.n	800101c <__udivmoddi4+0x2a8>
 8000ff2:	3d02      	subs	r5, #2
 8000ff4:	4462      	add	r2, ip
 8000ff6:	1a52      	subs	r2, r2, r1
 8000ff8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ffc:	e738      	b.n	8000e70 <__udivmoddi4+0xfc>
 8000ffe:	4631      	mov	r1, r6
 8001000:	4630      	mov	r0, r6
 8001002:	e708      	b.n	8000e16 <__udivmoddi4+0xa2>
 8001004:	4639      	mov	r1, r7
 8001006:	e6e6      	b.n	8000dd6 <__udivmoddi4+0x62>
 8001008:	4610      	mov	r0, r2
 800100a:	e6fb      	b.n	8000e04 <__udivmoddi4+0x90>
 800100c:	4548      	cmp	r0, r9
 800100e:	d2a9      	bcs.n	8000f64 <__udivmoddi4+0x1f0>
 8001010:	ebb9 0802 	subs.w	r8, r9, r2
 8001014:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001018:	3b01      	subs	r3, #1
 800101a:	e7a3      	b.n	8000f64 <__udivmoddi4+0x1f0>
 800101c:	4645      	mov	r5, r8
 800101e:	e7ea      	b.n	8000ff6 <__udivmoddi4+0x282>
 8001020:	462b      	mov	r3, r5
 8001022:	e794      	b.n	8000f4e <__udivmoddi4+0x1da>
 8001024:	4640      	mov	r0, r8
 8001026:	e7d1      	b.n	8000fcc <__udivmoddi4+0x258>
 8001028:	46d0      	mov	r8, sl
 800102a:	e77b      	b.n	8000f24 <__udivmoddi4+0x1b0>
 800102c:	3d02      	subs	r5, #2
 800102e:	4462      	add	r2, ip
 8001030:	e732      	b.n	8000e98 <__udivmoddi4+0x124>
 8001032:	4608      	mov	r0, r1
 8001034:	e70a      	b.n	8000e4c <__udivmoddi4+0xd8>
 8001036:	4464      	add	r4, ip
 8001038:	3802      	subs	r0, #2
 800103a:	e742      	b.n	8000ec2 <__udivmoddi4+0x14e>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <GetPage>:

/*Variable used for Erase procedure*/
static FLASH_EraseInitTypeDef EraseInitStruct;

uint32_t GetPage(uint32_t Addr)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  return (Addr - FLASH_BASE) / FLASH_PAGE_SIZE;;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 800104e:	0adb      	lsrs	r3, r3, #11
}
 8001050:	4618      	mov	r0, r3
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <FlashCheckCRC>:

bool FlashCheckCRC()
{
 800105c:	b5b0      	push	{r4, r5, r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
	volatile uint64_t uwCRCValue = 0;
 8001062:	f04f 0200 	mov.w	r2, #0
 8001066:	f04f 0300 	mov.w	r3, #0
 800106a:	e9c7 2300 	strd	r2, r3, [r7]
	unsigned int cRCAddress = (bufLength / 8) * 8;
 800106e:	4b17      	ldr	r3, [pc, #92]	; (80010cc <FlashCheckCRC+0x70>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f023 0307 	bic.w	r3, r3, #7
 8001076:	60fb      	str	r3, [r7, #12]
	if (bufLength % 8 != 0)
 8001078:	4b14      	ldr	r3, [pc, #80]	; (80010cc <FlashCheckCRC+0x70>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f003 0307 	and.w	r3, r3, #7
 8001080:	2b00      	cmp	r3, #0
 8001082:	d002      	beq.n	800108a <FlashCheckCRC+0x2e>
	{
		cRCAddress += 8;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	3308      	adds	r3, #8
 8001088:	60fb      	str	r3, [r7, #12]
	}
	uwCRCValue = HAL_CRC_Calculate(&hcrc, (uint32_t*) FLASH_USER_START_ADDR, bufLength);
 800108a:	4b10      	ldr	r3, [pc, #64]	; (80010cc <FlashCheckCRC+0x70>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	461a      	mov	r2, r3
 8001090:	490f      	ldr	r1, [pc, #60]	; (80010d0 <FlashCheckCRC+0x74>)
 8001092:	4810      	ldr	r0, [pc, #64]	; (80010d4 <FlashCheckCRC+0x78>)
 8001094:	f007 fc16 	bl	80088c4 <HAL_CRC_Calculate>
 8001098:	4603      	mov	r3, r0
 800109a:	2200      	movs	r2, #0
 800109c:	461c      	mov	r4, r3
 800109e:	4615      	mov	r5, r2
 80010a0:	e9c7 4500 	strd	r4, r5, [r7]
	if (*(volatile uint64_t*) (FLASH_USER_START_ADDR + cRCAddress) == uwCRCValue)
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80010aa:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
 80010ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80010b6:	4299      	cmp	r1, r3
 80010b8:	bf08      	it	eq
 80010ba:	4290      	cmpeq	r0, r2
 80010bc:	d101      	bne.n	80010c2 <FlashCheckCRC+0x66>
	{
		return true;
 80010be:	2301      	movs	r3, #1
 80010c0:	e000      	b.n	80010c4 <FlashCheckCRC+0x68>
	}
	return false;
 80010c2:	2300      	movs	r3, #0
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3710      	adds	r7, #16
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bdb0      	pop	{r4, r5, r7, pc}
 80010cc:	20000000 	.word	0x20000000
 80010d0:	0801f000 	.word	0x0801f000
 80010d4:	20001bac 	.word	0x20001bac

080010d8 <FlashReadToBuf>:


bool FlashReadToBuf()
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
	int i = 0;
 80010de:	2300      	movs	r3, #0
 80010e0:	617b      	str	r3, [r7, #20]
	unsigned char temp[8];
	uint32_t Address = FLASH_USER_START_ADDR;
 80010e2:	4b1f      	ldr	r3, [pc, #124]	; (8001160 <FlashReadToBuf+0x88>)
 80010e4:	613b      	str	r3, [r7, #16]

	if (FlashCheckCRC())
 80010e6:	f7ff ffb9 	bl	800105c <FlashCheckCRC>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d031      	beq.n	8001154 <FlashReadToBuf+0x7c>
	{
		while (i < bufLength && Address < FLASH_USER_END_ADDR)
 80010f0:	e025      	b.n	800113e <FlashReadToBuf+0x66>
		{
			*(uint64_t*) temp = *(volatile uint64_t*) Address;
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	1d39      	adds	r1, r7, #4
 80010f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010fa:	e9c1 2300 	strd	r2, r3, [r1]

			for (int j = 0; j < 8; j++)
 80010fe:	2300      	movs	r3, #0
 8001100:	60fb      	str	r3, [r7, #12]
 8001102:	e013      	b.n	800112c <FlashReadToBuf+0x54>
			{
				if (j + i < bufLength)
 8001104:	68fa      	ldr	r2, [r7, #12]
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	4413      	add	r3, r2
 800110a:	461a      	mov	r2, r3
 800110c:	4b15      	ldr	r3, [pc, #84]	; (8001164 <FlashReadToBuf+0x8c>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	429a      	cmp	r2, r3
 8001112:	d208      	bcs.n	8001126 <FlashReadToBuf+0x4e>
				{
					bufferFlash[i + j] = temp[j];
 8001114:	697a      	ldr	r2, [r7, #20]
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	4413      	add	r3, r2
 800111a:	1d39      	adds	r1, r7, #4
 800111c:	68fa      	ldr	r2, [r7, #12]
 800111e:	440a      	add	r2, r1
 8001120:	7811      	ldrb	r1, [r2, #0]
 8001122:	4a11      	ldr	r2, [pc, #68]	; (8001168 <FlashReadToBuf+0x90>)
 8001124:	54d1      	strb	r1, [r2, r3]
			for (int j = 0; j < 8; j++)
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	3301      	adds	r3, #1
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	2b07      	cmp	r3, #7
 8001130:	dde8      	ble.n	8001104 <FlashReadToBuf+0x2c>
				}
			}
			Address = Address + 8;
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	3308      	adds	r3, #8
 8001136:	613b      	str	r3, [r7, #16]
			i = i + 8;
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	3308      	adds	r3, #8
 800113c:	617b      	str	r3, [r7, #20]
		while (i < bufLength && Address < FLASH_USER_END_ADDR)
 800113e:	697a      	ldr	r2, [r7, #20]
 8001140:	4b08      	ldr	r3, [pc, #32]	; (8001164 <FlashReadToBuf+0x8c>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	429a      	cmp	r2, r3
 8001146:	d203      	bcs.n	8001150 <FlashReadToBuf+0x78>
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	4a08      	ldr	r2, [pc, #32]	; (800116c <FlashReadToBuf+0x94>)
 800114c:	4293      	cmp	r3, r2
 800114e:	d3d0      	bcc.n	80010f2 <FlashReadToBuf+0x1a>
		}
		return true;
 8001150:	2301      	movs	r3, #1
 8001152:	e000      	b.n	8001156 <FlashReadToBuf+0x7e>
	}
	return false;
 8001154:	2300      	movs	r3, #0
}
 8001156:	4618      	mov	r0, r3
 8001158:	3718      	adds	r7, #24
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	0801f000 	.word	0x0801f000
 8001164:	20000000 	.word	0x20000000
 8001168:	20000560 	.word	0x20000560
 800116c:	0801ffff 	.word	0x0801ffff

08001170 <FlashRead>:


//__attribute__((__section__(".user_data"))) const uint8_t userConfig[64];
bool FlashRead(Flash_values *flash_values)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
	if (FlashReadToBuf())
 8001178:	f7ff ffae 	bl	80010d8 <FlashReadToBuf>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d009      	beq.n	8001196 <FlashRead+0x26>
	{
		memcpy(flash_values, bufferFlash, sizeof(Flash_values));
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a06      	ldr	r2, [pc, #24]	; (80011a0 <FlashRead+0x30>)
 8001186:	4618      	mov	r0, r3
 8001188:	4611      	mov	r1, r2
 800118a:	2348      	movs	r3, #72	; 0x48
 800118c:	461a      	mov	r2, r3
 800118e:	f015 ff8a 	bl	80170a6 <memcpy>
		return true;
 8001192:	2301      	movs	r3, #1
 8001194:	e000      	b.n	8001198 <FlashRead+0x28>
	}
	return false;
 8001196:	2300      	movs	r3, #0
}
 8001198:	4618      	mov	r0, r3
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20000560 	.word	0x20000560

080011a4 <FlashWrite>:
	   return 0;
}



bool FlashWrite(Flash_values *flash_values){
 80011a4:	b5b0      	push	{r4, r5, r7, lr}
 80011a6:	b08c      	sub	sp, #48	; 0x30
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	flashWriting = 1;
 80011ac:	4b59      	ldr	r3, [pc, #356]	; (8001314 <FlashWrite+0x170>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	701a      	strb	r2, [r3, #0]
	volatile uint64_t uwCRCValue = 0;
 80011b2:	f04f 0200 	mov.w	r2, #0
 80011b6:	f04f 0300 	mov.w	r3, #0
 80011ba:	e9c7 2306 	strd	r2, r3, [r7, #24]
	int i = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t Address = FLASH_USER_START_ADDR;
 80011c2:	4b55      	ldr	r3, [pc, #340]	; (8001318 <FlashWrite+0x174>)
 80011c4:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PageError = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	617b      	str	r3, [r7, #20]
	uint64_t temp = 0;
 80011ca:	f04f 0200 	mov.w	r2, #0
 80011ce:	f04f 0300 	mov.w	r3, #0
 80011d2:	e9c7 2302 	strd	r2, r3, [r7, #8]
	uint32_t NbOfPages = 0;
 80011d6:	2300      	movs	r3, #0
 80011d8:	623b      	str	r3, [r7, #32]

	if (!FlashReadToBuf())	//invalid flash memory force write all
 80011da:	f7ff ff7d 	bl	80010d8 <FlashReadToBuf>
	{
		//configurationMsg->command = ConfigurationCommand_WriteMsgToFlash;
	}

	memcpy(bufferFlash, flash_values, sizeof(Flash_values));
 80011de:	4a4f      	ldr	r2, [pc, #316]	; (800131c <FlashWrite+0x178>)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	4610      	mov	r0, r2
 80011e4:	4619      	mov	r1, r3
 80011e6:	2348      	movs	r3, #72	; 0x48
 80011e8:	461a      	mov	r2, r3
 80011ea:	f015 ff5c 	bl	80170a6 <memcpy>

	uwCRCValue = HAL_CRC_Calculate(&hcrc, (uint32_t*) bufferFlash, bufLength);
 80011ee:	4b4c      	ldr	r3, [pc, #304]	; (8001320 <FlashWrite+0x17c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	461a      	mov	r2, r3
 80011f4:	4949      	ldr	r1, [pc, #292]	; (800131c <FlashWrite+0x178>)
 80011f6:	484b      	ldr	r0, [pc, #300]	; (8001324 <FlashWrite+0x180>)
 80011f8:	f007 fb64 	bl	80088c4 <HAL_CRC_Calculate>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2200      	movs	r2, #0
 8001200:	461c      	mov	r4, r3
 8001202:	4615      	mov	r5, r2
 8001204:	e9c7 4506 	strd	r4, r5, [r7, #24]

	HAL_FLASH_Unlock();
 8001208:	f008 f844 	bl	8009294 <HAL_FLASH_Unlock>

	/* Clear OPTVERR bit set on virgin samples */
	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800120c:	4b46      	ldr	r3, [pc, #280]	; (8001328 <FlashWrite+0x184>)
 800120e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001212:	611a      	str	r2, [r3, #16]

	/* Get the number of pages to erase from 1st page */
	NbOfPages = GetPage(FLASH_USER_END_ADDR) - GetPage(FLASH_USER_START_ADDR) + 1;
 8001214:	4845      	ldr	r0, [pc, #276]	; (800132c <FlashWrite+0x188>)
 8001216:	f7ff ff13 	bl	8001040 <GetPage>
 800121a:	4604      	mov	r4, r0
 800121c:	483e      	ldr	r0, [pc, #248]	; (8001318 <FlashWrite+0x174>)
 800121e:	f7ff ff0f 	bl	8001040 <GetPage>
 8001222:	4603      	mov	r3, r0
 8001224:	1ae3      	subs	r3, r4, r3
 8001226:	3301      	adds	r3, #1
 8001228:	623b      	str	r3, [r7, #32]

	/* Fill EraseInit structure*/
	EraseInitStruct.Banks = FLASH_BANK_1;
 800122a:	4b41      	ldr	r3, [pc, #260]	; (8001330 <FlashWrite+0x18c>)
 800122c:	2201      	movs	r2, #1
 800122e:	605a      	str	r2, [r3, #4]
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8001230:	4b3f      	ldr	r3, [pc, #252]	; (8001330 <FlashWrite+0x18c>)
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
	EraseInitStruct.Page = GetPage(FLASH_USER_START_ADDR);
 8001236:	4838      	ldr	r0, [pc, #224]	; (8001318 <FlashWrite+0x174>)
 8001238:	f7ff ff02 	bl	8001040 <GetPage>
 800123c:	4603      	mov	r3, r0
 800123e:	4a3c      	ldr	r2, [pc, #240]	; (8001330 <FlashWrite+0x18c>)
 8001240:	6093      	str	r3, [r2, #8]
	EraseInitStruct.NbPages = NbOfPages;
 8001242:	4a3b      	ldr	r2, [pc, #236]	; (8001330 <FlashWrite+0x18c>)
 8001244:	6a3b      	ldr	r3, [r7, #32]
 8001246:	60d3      	str	r3, [r2, #12]

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &PageError) == HAL_OK)
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	4619      	mov	r1, r3
 800124e:	4838      	ldr	r0, [pc, #224]	; (8001330 <FlashWrite+0x18c>)
 8001250:	f008 f90c 	bl	800946c <HAL_FLASHEx_Erase>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d152      	bne.n	8001300 <FlashWrite+0x15c>
	{
		//FLASH_FlushCaches();

		//__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGSERR);

		while (Address < FLASH_USER_END_ADDR)
 800125a:	e04b      	b.n	80012f4 <FlashWrite+0x150>
		{
			for (int j = 0; j < 8; j++)
 800125c:	2300      	movs	r3, #0
 800125e:	627b      	str	r3, [r7, #36]	; 0x24
 8001260:	e01b      	b.n	800129a <FlashWrite+0xf6>
			{
				if (j + i < bufLength)
 8001262:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001264:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001266:	4413      	add	r3, r2
 8001268:	461a      	mov	r2, r3
 800126a:	4b2d      	ldr	r3, [pc, #180]	; (8001320 <FlashWrite+0x17c>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	429a      	cmp	r2, r3
 8001270:	d20a      	bcs.n	8001288 <FlashWrite+0xe4>
				{
					((unsigned char*) &temp)[j] = bufferFlash[i + j];
 8001272:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001276:	441a      	add	r2, r3
 8001278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800127a:	f107 0108 	add.w	r1, r7, #8
 800127e:	440b      	add	r3, r1
 8001280:	4926      	ldr	r1, [pc, #152]	; (800131c <FlashWrite+0x178>)
 8001282:	5c8a      	ldrb	r2, [r1, r2]
 8001284:	701a      	strb	r2, [r3, #0]
 8001286:	e005      	b.n	8001294 <FlashWrite+0xf0>
				}
				else
				{
					((unsigned char*) &temp)[j] = 0;
 8001288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800128a:	f107 0208 	add.w	r2, r7, #8
 800128e:	4413      	add	r3, r2
 8001290:	2200      	movs	r2, #0
 8001292:	701a      	strb	r2, [r3, #0]
			for (int j = 0; j < 8; j++)
 8001294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001296:	3301      	adds	r3, #1
 8001298:	627b      	str	r3, [r7, #36]	; 0x24
 800129a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129c:	2b07      	cmp	r3, #7
 800129e:	dde0      	ble.n	8001262 <FlashWrite+0xbe>
				}
			}
			if (i < bufLength && HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, temp) == HAL_OK)
 80012a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80012a2:	4b1f      	ldr	r3, [pc, #124]	; (8001320 <FlashWrite+0x17c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d20f      	bcs.n	80012ca <FlashWrite+0x126>
 80012aa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80012ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80012b0:	2000      	movs	r0, #0
 80012b2:	f007 ff83 	bl	80091bc <HAL_FLASH_Program>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d106      	bne.n	80012ca <FlashWrite+0x126>
			{
				Address = Address + 8;
 80012bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012be:	3308      	adds	r3, #8
 80012c0:	62bb      	str	r3, [r7, #40]	; 0x28
				i = i + 8;
 80012c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012c4:	3308      	adds	r3, #8
 80012c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012c8:	e014      	b.n	80012f4 <FlashWrite+0x150>
			}
			else if (i >= bufLength)
 80012ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80012cc:	4b14      	ldr	r3, [pc, #80]	; (8001320 <FlashWrite+0x17c>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d314      	bcc.n	80012fe <FlashWrite+0x15a>
			{
				if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, uwCRCValue) == HAL_OK)
 80012d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80012d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80012da:	2000      	movs	r0, #0
 80012dc:	f007 ff6e 	bl	80091bc <HAL_FLASH_Program>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d106      	bne.n	80012f4 <FlashWrite+0x150>
				{
					HAL_FLASH_Lock();
 80012e6:	f007 fff7 	bl	80092d8 <HAL_FLASH_Lock>
					flashWriting = 0;
 80012ea:	4b0a      	ldr	r3, [pc, #40]	; (8001314 <FlashWrite+0x170>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
					return true;
 80012f0:	2301      	movs	r3, #1
 80012f2:	e00b      	b.n	800130c <FlashWrite+0x168>
		while (Address < FLASH_USER_END_ADDR)
 80012f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012f6:	4a0d      	ldr	r2, [pc, #52]	; (800132c <FlashWrite+0x188>)
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d3af      	bcc.n	800125c <FlashWrite+0xb8>
 80012fc:	e000      	b.n	8001300 <FlashWrite+0x15c>
			}
			else
			{
				/* Error occurred while writing data in Flash memory.
				 User can add here some code to deal with this error */
				break;
 80012fe:	bf00      	nop
			}
		}
	}
	/* Lock the Flash to disable the flash control register access (recommended
	 to protect the FLASH memory against possible unwanted operation) *********/
	HAL_FLASH_Lock();
 8001300:	f007 ffea 	bl	80092d8 <HAL_FLASH_Lock>

	flashWriting = 0;
 8001304:	4b03      	ldr	r3, [pc, #12]	; (8001314 <FlashWrite+0x170>)
 8001306:	2200      	movs	r2, #0
 8001308:	701a      	strb	r2, [r3, #0]
	return false;
 800130a:	2300      	movs	r3, #0
}
 800130c:	4618      	mov	r0, r3
 800130e:	3730      	adds	r7, #48	; 0x30
 8001310:	46bd      	mov	sp, r7
 8001312:	bdb0      	pop	{r4, r5, r7, pc}
 8001314:	2000055c 	.word	0x2000055c
 8001318:	0801f000 	.word	0x0801f000
 800131c:	20000560 	.word	0x20000560
 8001320:	20000000 	.word	0x20000000
 8001324:	20001bac 	.word	0x20001bac
 8001328:	40022000 	.word	0x40022000
 800132c:	0801ffff 	.word	0x0801ffff
 8001330:	200005a8 	.word	0x200005a8

08001334 <clamp>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PID_TypeDef TPID;

/* Function to clamp d between the limits min and max */
double clamp(double d, double min, double max) {
 8001334:	b580      	push	{r7, lr}
 8001336:	b088      	sub	sp, #32
 8001338:	af00      	add	r7, sp, #0
 800133a:	ed87 0b04 	vstr	d0, [r7, #16]
 800133e:	ed87 1b02 	vstr	d1, [r7, #8]
 8001342:	ed87 2b00 	vstr	d2, [r7]
  const double t = d < min ? min : d;
 8001346:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800134a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800134e:	f7ff fbed 	bl	8000b2c <__aeabi_dcmplt>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d002      	beq.n	800135e <clamp+0x2a>
 8001358:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800135c:	e001      	b.n	8001362 <clamp+0x2e>
 800135e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001362:	e9c7 2306 	strd	r2, r3, [r7, #24]
  return t > max ? max : t;
 8001366:	e9d7 2300 	ldrd	r2, r3, [r7]
 800136a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800136e:	f7ff fbfb 	bl	8000b68 <__aeabi_dcmpgt>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d002      	beq.n	800137e <clamp+0x4a>
 8001378:	e9d7 2300 	ldrd	r2, r3, [r7]
 800137c:	e001      	b.n	8001382 <clamp+0x4e>
 800137e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001382:	ec43 2b17 	vmov	d7, r2, r3
}
 8001386:	eeb0 0a47 	vmov.f32	s0, s14
 800138a:	eef0 0a67 	vmov.f32	s1, s15
 800138e:	3720      	adds	r7, #32
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <get_mean_ADC_reading_indexed>:

/* Returns the average of 100 readings of the index+3*n value in the ADC_buffer vector */
double get_mean_ADC_reading_indexed(uint8_t index){
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	71fb      	strb	r3, [r7, #7]
	ADC_filter_mean = 0;
 800139e:	4b19      	ldr	r3, [pc, #100]	; (8001404 <get_mean_ADC_reading_indexed+0x70>)
 80013a0:	f04f 0200 	mov.w	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
	for(int n=index;n<ADC1_BUF_LEN;n=n+3){
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	60fb      	str	r3, [r7, #12]
 80013aa:	e012      	b.n	80013d2 <get_mean_ADC_reading_indexed+0x3e>
		ADC_filter_mean += ADC1_BUF[n];
 80013ac:	4a16      	ldr	r2, [pc, #88]	; (8001408 <get_mean_ADC_reading_indexed+0x74>)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013b4:	ee07 3a90 	vmov	s15, r3
 80013b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013bc:	4b11      	ldr	r3, [pc, #68]	; (8001404 <get_mean_ADC_reading_indexed+0x70>)
 80013be:	edd3 7a00 	vldr	s15, [r3]
 80013c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013c6:	4b0f      	ldr	r3, [pc, #60]	; (8001404 <get_mean_ADC_reading_indexed+0x70>)
 80013c8:	edc3 7a00 	vstr	s15, [r3]
	for(int n=index;n<ADC1_BUF_LEN;n=n+3){
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	3303      	adds	r3, #3
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	2b38      	cmp	r3, #56	; 0x38
 80013d6:	dde9      	ble.n	80013ac <get_mean_ADC_reading_indexed+0x18>
	}
	return ADC_filter_mean/(ADC1_BUF_LEN/3.0);
 80013d8:	4b0a      	ldr	r3, [pc, #40]	; (8001404 <get_mean_ADC_reading_indexed+0x70>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff f8db 	bl	8000598 <__aeabi_f2d>
 80013e2:	f04f 0200 	mov.w	r2, #0
 80013e6:	4b09      	ldr	r3, [pc, #36]	; (800140c <get_mean_ADC_reading_indexed+0x78>)
 80013e8:	f7ff fa58 	bl	800089c <__aeabi_ddiv>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	ec43 2b17 	vmov	d7, r2, r3
}
 80013f4:	eeb0 0a47 	vmov.f32	s0, s14
 80013f8:	eef0 0a67 	vmov.f32	s1, s15
 80013fc:	3710      	adds	r7, #16
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	20000628 	.word	0x20000628
 8001408:	20000630 	.word	0x20000630
 800140c:	40330000 	.word	0x40330000

08001410 <get_mcu_temp>:

void get_mcu_temp(){
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
	sensor_values.mcu_temperature =	Moving_Average_Compute((((get_mean_ADC_reading_indexed(2) * VSENSE) - V30) / Avg_Slope + 25), &mcu_temperature_filter_struct);
 8001414:	2002      	movs	r0, #2
 8001416:	f7ff ffbd 	bl	8001394 <get_mean_ADC_reading_indexed>
 800141a:	ec51 0b10 	vmov	r0, r1, d0
 800141e:	a328      	add	r3, pc, #160	; (adr r3, 80014c0 <get_mcu_temp+0xb0>)
 8001420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001424:	f7ff f910 	bl	8000648 <__aeabi_dmul>
 8001428:	4602      	mov	r2, r0
 800142a:	460b      	mov	r3, r1
 800142c:	4610      	mov	r0, r2
 800142e:	4619      	mov	r1, r3
 8001430:	f04f 0200 	mov.w	r2, #0
 8001434:	4b1e      	ldr	r3, [pc, #120]	; (80014b0 <get_mcu_temp+0xa0>)
 8001436:	f7ff fa31 	bl	800089c <__aeabi_ddiv>
 800143a:	4602      	mov	r2, r0
 800143c:	460b      	mov	r3, r1
 800143e:	4610      	mov	r0, r2
 8001440:	4619      	mov	r1, r3
 8001442:	a317      	add	r3, pc, #92	; (adr r3, 80014a0 <get_mcu_temp+0x90>)
 8001444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001448:	f7fe ff46 	bl	80002d8 <__aeabi_dsub>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	4610      	mov	r0, r2
 8001452:	4619      	mov	r1, r3
 8001454:	a314      	add	r3, pc, #80	; (adr r3, 80014a8 <get_mcu_temp+0x98>)
 8001456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800145a:	f7ff fa1f 	bl	800089c <__aeabi_ddiv>
 800145e:	4602      	mov	r2, r0
 8001460:	460b      	mov	r3, r1
 8001462:	4610      	mov	r0, r2
 8001464:	4619      	mov	r1, r3
 8001466:	f04f 0200 	mov.w	r2, #0
 800146a:	4b12      	ldr	r3, [pc, #72]	; (80014b4 <get_mcu_temp+0xa4>)
 800146c:	f7fe ff36 	bl	80002dc <__adddf3>
 8001470:	4602      	mov	r2, r0
 8001472:	460b      	mov	r3, r1
 8001474:	4610      	mov	r0, r2
 8001476:	4619      	mov	r1, r3
 8001478:	f7ff fbbe 	bl	8000bf8 <__aeabi_d2uiz>
 800147c:	4603      	mov	r3, r0
 800147e:	490e      	ldr	r1, [pc, #56]	; (80014b8 <get_mcu_temp+0xa8>)
 8001480:	4618      	mov	r0, r3
 8001482:	f002 fea7 	bl	80041d4 <Moving_Average_Compute>
 8001486:	ec53 2b10 	vmov	r2, r3, d0
 800148a:	4610      	mov	r0, r2
 800148c:	4619      	mov	r1, r3
 800148e:	f7ff fbd3 	bl	8000c38 <__aeabi_d2f>
 8001492:	4603      	mov	r3, r0
 8001494:	4a09      	ldr	r2, [pc, #36]	; (80014bc <get_mcu_temp+0xac>)
 8001496:	6193      	str	r3, [r2, #24]
}
 8001498:	bf00      	nop
 800149a:	bd80      	pop	{r7, pc}
 800149c:	f3af 8000 	nop.w
 80014a0:	851eb852 	.word	0x851eb852
 80014a4:	3fe851eb 	.word	0x3fe851eb
 80014a8:	47ae147b 	.word	0x47ae147b
 80014ac:	3f647ae1 	.word	0x3f647ae1
 80014b0:	40b00000 	.word	0x40b00000
 80014b4:	40390000 	.word	0x40390000
 80014b8:	20000a38 	.word	0x20000a38
 80014bc:	20000038 	.word	0x20000038
 80014c0:	66666666 	.word	0x66666666
 80014c4:	400a6666 	.word	0x400a6666

080014c8 <RGB_to_BRG>:

uint16_t RGB_to_BRG(uint16_t color){
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	80fb      	strh	r3, [r7, #6]
	//return ((color & 0b0000000000011111)  << 11)    |    ((color & 0b1111100000000000) >> 5)   |    ((color  & 0b0000011111100000) >> 6);
	return ((((color & 0b0000000000011111)  << 11) & 0b1111100000000000) | ((color & 0b1111111111100000) >> 5));
 80014d2:	88fb      	ldrh	r3, [r7, #6]
 80014d4:	02db      	lsls	r3, r3, #11
 80014d6:	b21a      	sxth	r2, r3
 80014d8:	88fb      	ldrh	r3, [r7, #6]
 80014da:	095b      	lsrs	r3, r3, #5
 80014dc:	b29b      	uxth	r3, r3
 80014de:	b21b      	sxth	r3, r3
 80014e0:	4313      	orrs	r3, r2
 80014e2:	b21b      	sxth	r3, r3
 80014e4:	b29b      	uxth	r3, r3
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
	...

080014f4 <change_state>:

void change_state(mainstates new_state){
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	71fb      	strb	r3, [r7, #7]
	sensor_values.previous_state = active_state;
 80014fe:	4b13      	ldr	r3, [pc, #76]	; (800154c <change_state+0x58>)
 8001500:	781a      	ldrb	r2, [r3, #0]
 8001502:	4b13      	ldr	r3, [pc, #76]	; (8001550 <change_state+0x5c>)
 8001504:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	active_state = new_state;
 8001508:	4a10      	ldr	r2, [pc, #64]	; (800154c <change_state+0x58>)
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	7013      	strb	r3, [r2, #0]
	if((active_state == RUN) && (flash_values.GPIO4_ON_at_run == 1)){
 800150e:	4b0f      	ldr	r3, [pc, #60]	; (800154c <change_state+0x58>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d110      	bne.n	8001538 <change_state+0x44>
 8001516:	4b0f      	ldr	r3, [pc, #60]	; (8001554 <change_state+0x60>)
 8001518:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 800151c:	f04f 0200 	mov.w	r2, #0
 8001520:	4b0d      	ldr	r3, [pc, #52]	; (8001558 <change_state+0x64>)
 8001522:	f7ff faf9 	bl	8000b18 <__aeabi_dcmpeq>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d005      	beq.n	8001538 <change_state+0x44>
		HAL_GPIO_WritePin(GPIOB, USR_4_Pin, GPIO_PIN_SET);
 800152c:	2201      	movs	r2, #1
 800152e:	2104      	movs	r1, #4
 8001530:	480a      	ldr	r0, [pc, #40]	; (800155c <change_state+0x68>)
 8001532:	f008 fa59 	bl	80099e8 <HAL_GPIO_WritePin>
 8001536:	e005      	b.n	8001544 <change_state+0x50>
	}
	else{
		HAL_GPIO_WritePin(GPIOB, USR_4_Pin, GPIO_PIN_RESET);
 8001538:	2200      	movs	r2, #0
 800153a:	2104      	movs	r1, #4
 800153c:	4807      	ldr	r0, [pc, #28]	; (800155c <change_state+0x68>)
 800153e:	f008 fa53 	bl	80099e8 <HAL_GPIO_WritePin>
	}
}
 8001542:	bf00      	nop
 8001544:	bf00      	nop
 8001546:	3708      	adds	r7, #8
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	2000001d 	.word	0x2000001d
 8001550:	20000038 	.word	0x20000038
 8001554:	200006a8 	.word	0x200006a8
 8001558:	3ff00000 	.word	0x3ff00000
 800155c:	48000400 	.word	0x48000400

08001560 <get_bus_voltage>:

void get_bus_voltage(){
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
	sensor_values.bus_voltage = Moving_Average_Compute(get_mean_ADC_reading_indexed(0), &input_voltage_filterStruct)*VOLTAGE_COMPENSATION;
 8001564:	2000      	movs	r0, #0
 8001566:	f7ff ff15 	bl	8001394 <get_mean_ADC_reading_indexed>
 800156a:	ec53 2b10 	vmov	r2, r3, d0
 800156e:	4610      	mov	r0, r2
 8001570:	4619      	mov	r1, r3
 8001572:	f7ff fb41 	bl	8000bf8 <__aeabi_d2uiz>
 8001576:	4603      	mov	r3, r0
 8001578:	490d      	ldr	r1, [pc, #52]	; (80015b0 <get_bus_voltage+0x50>)
 800157a:	4618      	mov	r0, r3
 800157c:	f002 fe2a 	bl	80041d4 <Moving_Average_Compute>
 8001580:	ec51 0b10 	vmov	r0, r1, d0
 8001584:	a308      	add	r3, pc, #32	; (adr r3, 80015a8 <get_bus_voltage+0x48>)
 8001586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158a:	f7ff f85d 	bl	8000648 <__aeabi_dmul>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	4610      	mov	r0, r2
 8001594:	4619      	mov	r1, r3
 8001596:	f7ff fb4f 	bl	8000c38 <__aeabi_d2f>
 800159a:	4603      	mov	r3, r0
 800159c:	4a05      	ldr	r2, [pc, #20]	; (80015b4 <get_bus_voltage+0x54>)
 800159e:	6113      	str	r3, [r2, #16]
}
 80015a0:	bf00      	nop
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	f3af 8000 	nop.w
 80015a8:	ada68bd9 	.word	0xada68bd9
 80015ac:	3f813656 	.word	0x3f813656
 80015b0:	20000d64 	.word	0x20000d64
 80015b4:	20000038 	.word	0x20000038

080015b8 <get_thermocouple_temperature>:

void get_thermocouple_temperature(){
 80015b8:	b5b0      	push	{r4, r5, r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
	double TC_temp = Moving_Average_Compute(get_mean_ADC_reading_indexed(1), &thermocouple_temperature_filter_struct); /* Moving average filter */
 80015be:	2001      	movs	r0, #1
 80015c0:	f7ff fee8 	bl	8001394 <get_mean_ADC_reading_indexed>
 80015c4:	ec53 2b10 	vmov	r2, r3, d0
 80015c8:	4610      	mov	r0, r2
 80015ca:	4619      	mov	r1, r3
 80015cc:	f7ff fb14 	bl	8000bf8 <__aeabi_d2uiz>
 80015d0:	4603      	mov	r3, r0
 80015d2:	4977      	ldr	r1, [pc, #476]	; (80017b0 <get_thermocouple_temperature+0x1f8>)
 80015d4:	4618      	mov	r0, r3
 80015d6:	f002 fdfd 	bl	80041d4 <Moving_Average_Compute>
 80015da:	ed87 0b00 	vstr	d0, [r7]

	if(handle == T210){
 80015de:	4b75      	ldr	r3, [pc, #468]	; (80017b4 <get_thermocouple_temperature+0x1fc>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d12e      	bne.n	8001644 <get_thermocouple_temperature+0x8c>
		sensor_values.thermocouple_temperature = TC_temp*TC_temp*TC_COMPENSATION_X2_T210 + TC_temp*TC_COMPENSATION_X1_T210 + TC_COMPENSATION_X0_T210;
 80015e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80015ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 80015ee:	f7ff f82b 	bl	8000648 <__aeabi_dmul>
 80015f2:	4602      	mov	r2, r0
 80015f4:	460b      	mov	r3, r1
 80015f6:	4610      	mov	r0, r2
 80015f8:	4619      	mov	r1, r3
 80015fa:	a357      	add	r3, pc, #348	; (adr r3, 8001758 <get_thermocouple_temperature+0x1a0>)
 80015fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001600:	f7ff f822 	bl	8000648 <__aeabi_dmul>
 8001604:	4602      	mov	r2, r0
 8001606:	460b      	mov	r3, r1
 8001608:	4614      	mov	r4, r2
 800160a:	461d      	mov	r5, r3
 800160c:	a354      	add	r3, pc, #336	; (adr r3, 8001760 <get_thermocouple_temperature+0x1a8>)
 800160e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001612:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001616:	f7ff f817 	bl	8000648 <__aeabi_dmul>
 800161a:	4602      	mov	r2, r0
 800161c:	460b      	mov	r3, r1
 800161e:	4620      	mov	r0, r4
 8001620:	4629      	mov	r1, r5
 8001622:	f7fe fe5b 	bl	80002dc <__adddf3>
 8001626:	4602      	mov	r2, r0
 8001628:	460b      	mov	r3, r1
 800162a:	4610      	mov	r0, r2
 800162c:	4619      	mov	r1, r3
 800162e:	a34e      	add	r3, pc, #312	; (adr r3, 8001768 <get_thermocouple_temperature+0x1b0>)
 8001630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001634:	f7fe fe52 	bl	80002dc <__adddf3>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	495e      	ldr	r1, [pc, #376]	; (80017b8 <get_thermocouple_temperature+0x200>)
 800163e:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8001642:	e064      	b.n	800170e <get_thermocouple_temperature+0x156>
	}
	else if(handle == T245){
 8001644:	4b5b      	ldr	r3, [pc, #364]	; (80017b4 <get_thermocouple_temperature+0x1fc>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	2b02      	cmp	r3, #2
 800164a:	d12e      	bne.n	80016aa <get_thermocouple_temperature+0xf2>
		sensor_values.thermocouple_temperature = TC_temp*TC_temp*TC_COMPENSATION_X2_T245 + TC_temp*TC_COMPENSATION_X1_T245 + TC_COMPENSATION_X0_T245;
 800164c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001650:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001654:	f7fe fff8 	bl	8000648 <__aeabi_dmul>
 8001658:	4602      	mov	r2, r0
 800165a:	460b      	mov	r3, r1
 800165c:	4610      	mov	r0, r2
 800165e:	4619      	mov	r1, r3
 8001660:	a343      	add	r3, pc, #268	; (adr r3, 8001770 <get_thermocouple_temperature+0x1b8>)
 8001662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001666:	f7fe ffef 	bl	8000648 <__aeabi_dmul>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	4614      	mov	r4, r2
 8001670:	461d      	mov	r5, r3
 8001672:	a341      	add	r3, pc, #260	; (adr r3, 8001778 <get_thermocouple_temperature+0x1c0>)
 8001674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001678:	e9d7 0100 	ldrd	r0, r1, [r7]
 800167c:	f7fe ffe4 	bl	8000648 <__aeabi_dmul>
 8001680:	4602      	mov	r2, r0
 8001682:	460b      	mov	r3, r1
 8001684:	4620      	mov	r0, r4
 8001686:	4629      	mov	r1, r5
 8001688:	f7fe fe28 	bl	80002dc <__adddf3>
 800168c:	4602      	mov	r2, r0
 800168e:	460b      	mov	r3, r1
 8001690:	4610      	mov	r0, r2
 8001692:	4619      	mov	r1, r3
 8001694:	a33a      	add	r3, pc, #232	; (adr r3, 8001780 <get_thermocouple_temperature+0x1c8>)
 8001696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800169a:	f7fe fe1f 	bl	80002dc <__adddf3>
 800169e:	4602      	mov	r2, r0
 80016a0:	460b      	mov	r3, r1
 80016a2:	4945      	ldr	r1, [pc, #276]	; (80017b8 <get_thermocouple_temperature+0x200>)
 80016a4:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80016a8:	e031      	b.n	800170e <get_thermocouple_temperature+0x156>
	}
	else if(handle == NT115){
 80016aa:	4b42      	ldr	r3, [pc, #264]	; (80017b4 <get_thermocouple_temperature+0x1fc>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d12d      	bne.n	800170e <get_thermocouple_temperature+0x156>
		sensor_values.thermocouple_temperature = TC_temp*TC_temp*TC_COMPENSATION_X2_NT115 + TC_temp*TC_COMPENSATION_X1_NT115 + TC_COMPENSATION_X0_NT115;
 80016b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80016b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80016ba:	f7fe ffc5 	bl	8000648 <__aeabi_dmul>
 80016be:	4602      	mov	r2, r0
 80016c0:	460b      	mov	r3, r1
 80016c2:	4610      	mov	r0, r2
 80016c4:	4619      	mov	r1, r3
 80016c6:	a330      	add	r3, pc, #192	; (adr r3, 8001788 <get_thermocouple_temperature+0x1d0>)
 80016c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016cc:	f7fe ffbc 	bl	8000648 <__aeabi_dmul>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4614      	mov	r4, r2
 80016d6:	461d      	mov	r5, r3
 80016d8:	a32d      	add	r3, pc, #180	; (adr r3, 8001790 <get_thermocouple_temperature+0x1d8>)
 80016da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80016e2:	f7fe ffb1 	bl	8000648 <__aeabi_dmul>
 80016e6:	4602      	mov	r2, r0
 80016e8:	460b      	mov	r3, r1
 80016ea:	4620      	mov	r0, r4
 80016ec:	4629      	mov	r1, r5
 80016ee:	f7fe fdf5 	bl	80002dc <__adddf3>
 80016f2:	4602      	mov	r2, r0
 80016f4:	460b      	mov	r3, r1
 80016f6:	4610      	mov	r0, r2
 80016f8:	4619      	mov	r1, r3
 80016fa:	a327      	add	r3, pc, #156	; (adr r3, 8001798 <get_thermocouple_temperature+0x1e0>)
 80016fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001700:	f7fe fdec 	bl	80002dc <__adddf3>
 8001704:	4602      	mov	r2, r0
 8001706:	460b      	mov	r3, r1
 8001708:	492b      	ldr	r1, [pc, #172]	; (80017b8 <get_thermocouple_temperature+0x200>)
 800170a:	e9c1 2302 	strd	r2, r3, [r1, #8]
	}
	sensor_values.thermocouple_temperature += flash_values.temperature_offset; // Add temperature offset value
 800170e:	4b2a      	ldr	r3, [pc, #168]	; (80017b8 <get_thermocouple_temperature+0x200>)
 8001710:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001714:	4b29      	ldr	r3, [pc, #164]	; (80017bc <get_thermocouple_temperature+0x204>)
 8001716:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800171a:	f7fe fddf 	bl	80002dc <__adddf3>
 800171e:	4602      	mov	r2, r0
 8001720:	460b      	mov	r3, r1
 8001722:	4925      	ldr	r1, [pc, #148]	; (80017b8 <get_thermocouple_temperature+0x200>)
 8001724:	e9c1 2302 	strd	r2, r3, [r1, #8]
	sensor_values.thermocouple_temperature = clamp(sensor_values.thermocouple_temperature ,0 ,999); // Clamp
 8001728:	4b23      	ldr	r3, [pc, #140]	; (80017b8 <get_thermocouple_temperature+0x200>)
 800172a:	ed93 7b02 	vldr	d7, [r3, #8]
 800172e:	ed9f 2b1c 	vldr	d2, [pc, #112]	; 80017a0 <get_thermocouple_temperature+0x1e8>
 8001732:	ed9f 1b1d 	vldr	d1, [pc, #116]	; 80017a8 <get_thermocouple_temperature+0x1f0>
 8001736:	eeb0 0a47 	vmov.f32	s0, s14
 800173a:	eef0 0a67 	vmov.f32	s1, s15
 800173e:	f7ff fdf9 	bl	8001334 <clamp>
 8001742:	eeb0 7a40 	vmov.f32	s14, s0
 8001746:	eef0 7a60 	vmov.f32	s15, s1
 800174a:	4b1b      	ldr	r3, [pc, #108]	; (80017b8 <get_thermocouple_temperature+0x200>)
 800174c:	ed83 7b02 	vstr	d7, [r3, #8]
}
 8001750:	bf00      	nop
 8001752:	3708      	adds	r7, #8
 8001754:	46bd      	mov	sp, r7
 8001756:	bdb0      	pop	{r4, r5, r7, pc}
 8001758:	92e63abf 	.word	0x92e63abf
 800175c:	3ee1b6ee 	.word	0x3ee1b6ee
 8001760:	1a8bcf67 	.word	0x1a8bcf67
 8001764:	3fd3ea38 	.word	0x3fd3ea38
 8001768:	ef80bf90 	.word	0xef80bf90
 800176c:	403810db 	.word	0x403810db
 8001770:	82fead10 	.word	0x82fead10
 8001774:	3ea7dc92 	.word	0x3ea7dc92
 8001778:	c53ce03f 	.word	0xc53ce03f
 800177c:	3fbd94aa 	.word	0x3fbd94aa
 8001780:	34da2134 	.word	0x34da2134
 8001784:	403a2648 	.word	0x403a2648
 8001788:	202b3c5a 	.word	0x202b3c5a
 800178c:	3f0edf88 	.word	0x3f0edf88
 8001790:	15fb4706 	.word	0x15fb4706
 8001794:	3fda2f75 	.word	0x3fda2f75
 8001798:	53430524 	.word	0x53430524
 800179c:	40381413 	.word	0x40381413
 80017a0:	00000000 	.word	0x00000000
 80017a4:	408f3800 	.word	0x408f3800
	...
 80017b0:	2000070c 	.word	0x2000070c
 80017b4:	200005b8 	.word	0x200005b8
 80017b8:	20000038 	.word	0x20000038
 80017bc:	200006a8 	.word	0x200006a8

080017c0 <set_heater_duty>:

/* Sets the duty cycle of timer controlling the heater */
void set_heater_duty(uint16_t dutycycle){
 80017c0:	b590      	push	{r4, r7, lr}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	4603      	mov	r3, r0
 80017c8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, dutycycle);
 80017ca:	4b0f      	ldr	r3, [pc, #60]	; (8001808 <set_heater_duty+0x48>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	88fa      	ldrh	r2, [r7, #6]
 80017d0:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, dutycycle*0.3);
 80017d2:	88fb      	ldrh	r3, [r7, #6]
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7fe fecd 	bl	8000574 <__aeabi_i2d>
 80017da:	a309      	add	r3, pc, #36	; (adr r3, 8001800 <set_heater_duty+0x40>)
 80017dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017e0:	f7fe ff32 	bl	8000648 <__aeabi_dmul>
 80017e4:	4602      	mov	r2, r0
 80017e6:	460b      	mov	r3, r1
 80017e8:	4907      	ldr	r1, [pc, #28]	; (8001808 <set_heater_duty+0x48>)
 80017ea:	680c      	ldr	r4, [r1, #0]
 80017ec:	4610      	mov	r0, r2
 80017ee:	4619      	mov	r1, r3
 80017f0:	f7ff fa02 	bl	8000bf8 <__aeabi_d2uiz>
 80017f4:	4603      	mov	r3, r0
 80017f6:	6363      	str	r3, [r4, #52]	; 0x34
}
 80017f8:	bf00      	nop
 80017fa:	370c      	adds	r7, #12
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd90      	pop	{r4, r7, pc}
 8001800:	33333333 	.word	0x33333333
 8001804:	3fd33333 	.word	0x3fd33333
 8001808:	20001ce8 	.word	0x20001ce8
 800180c:	00000000 	.word	0x00000000

08001810 <heater_on>:

/* Update the duty cycle of timer controlling the heater PWM */
void heater_on(){
 8001810:	b5b0      	push	{r4, r5, r7, lr}
 8001812:	af00      	add	r7, sp, #0
	duty_cycle = PID_output*(sensor_values.max_power_watt*POWER_REDUCTION_FACTOR/sensor_values.bus_voltage);
 8001814:	4b26      	ldr	r3, [pc, #152]	; (80018b0 <heater_on+0xa0>)
 8001816:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001818:	4618      	mov	r0, r3
 800181a:	f7fe febd 	bl	8000598 <__aeabi_f2d>
 800181e:	a31e      	add	r3, pc, #120	; (adr r3, 8001898 <heater_on+0x88>)
 8001820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001824:	f7fe ff10 	bl	8000648 <__aeabi_dmul>
 8001828:	4602      	mov	r2, r0
 800182a:	460b      	mov	r3, r1
 800182c:	4614      	mov	r4, r2
 800182e:	461d      	mov	r5, r3
 8001830:	4b1f      	ldr	r3, [pc, #124]	; (80018b0 <heater_on+0xa0>)
 8001832:	691b      	ldr	r3, [r3, #16]
 8001834:	4618      	mov	r0, r3
 8001836:	f7fe feaf 	bl	8000598 <__aeabi_f2d>
 800183a:	4602      	mov	r2, r0
 800183c:	460b      	mov	r3, r1
 800183e:	4620      	mov	r0, r4
 8001840:	4629      	mov	r1, r5
 8001842:	f7ff f82b 	bl	800089c <__aeabi_ddiv>
 8001846:	4602      	mov	r2, r0
 8001848:	460b      	mov	r3, r1
 800184a:	4610      	mov	r0, r2
 800184c:	4619      	mov	r1, r3
 800184e:	4b19      	ldr	r3, [pc, #100]	; (80018b4 <heater_on+0xa4>)
 8001850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001854:	f7fe fef8 	bl	8000648 <__aeabi_dmul>
 8001858:	4602      	mov	r2, r0
 800185a:	460b      	mov	r3, r1
 800185c:	4916      	ldr	r1, [pc, #88]	; (80018b8 <heater_on+0xa8>)
 800185e:	e9c1 2300 	strd	r2, r3, [r1]
	set_heater_duty(clamp(duty_cycle, 0.0, PID_MAX_OUTPUT));
 8001862:	4b15      	ldr	r3, [pc, #84]	; (80018b8 <heater_on+0xa8>)
 8001864:	ed93 7b00 	vldr	d7, [r3]
 8001868:	ed9f 2b0d 	vldr	d2, [pc, #52]	; 80018a0 <heater_on+0x90>
 800186c:	ed9f 1b0e 	vldr	d1, [pc, #56]	; 80018a8 <heater_on+0x98>
 8001870:	eeb0 0a47 	vmov.f32	s0, s14
 8001874:	eef0 0a67 	vmov.f32	s1, s15
 8001878:	f7ff fd5c 	bl	8001334 <clamp>
 800187c:	ec53 2b10 	vmov	r2, r3, d0
 8001880:	4610      	mov	r0, r2
 8001882:	4619      	mov	r1, r3
 8001884:	f7ff f9b8 	bl	8000bf8 <__aeabi_d2uiz>
 8001888:	4603      	mov	r3, r0
 800188a:	b29b      	uxth	r3, r3
 800188c:	4618      	mov	r0, r3
 800188e:	f7ff ff97 	bl	80017c0 <set_heater_duty>
}
 8001892:	bf00      	nop
 8001894:	bdb0      	pop	{r4, r5, r7, pc}
 8001896:	bf00      	nop
 8001898:	a5e353f8 	.word	0xa5e353f8
 800189c:	3fc0c49b 	.word	0x3fc0c49b
 80018a0:	00000000 	.word	0x00000000
 80018a4:	407f4000 	.word	0x407f4000
	...
 80018b0:	20000038 	.word	0x20000038
 80018b4:	200006f0 	.word	0x200006f0
 80018b8:	20000700 	.word	0x20000700

080018bc <heater_off>:

/* Disable the duty cycle of timer controlling the heater PWM*/
void heater_off(){
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
	set_heater_duty(0);
 80018c0:	2000      	movs	r0, #0
 80018c2:	f7ff ff7d 	bl	80017c0 <set_heater_duty>
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	0000      	movs	r0, r0
 80018cc:	0000      	movs	r0, r0
	...

080018d0 <settings_menue>:

void settings_menue(){
 80018d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80018d4:	b08d      	sub	sp, #52	; 0x34
 80018d6:	af02      	add	r7, sp, #8
	/* If SW_1 is pressed during startup - Show SETTINGS and allow to release button. */
	if (HAL_GPIO_ReadPin (GPIOB, SW_1_Pin) == 1){
 80018d8:	2120      	movs	r1, #32
 80018da:	48c1      	ldr	r0, [pc, #772]	; (8001be0 <settings_menue+0x310>)
 80018dc:	f008 f86c 	bl	80099b8 <HAL_GPIO_ReadPin>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	f040 82cb 	bne.w	8001e7e <settings_menue+0x5ae>
		LCD_PutStr(0, 300, "Version:", FONT_arial_20X23, RGB_to_BRG(C_RED), RGB_to_BRG(C_BLACK));
 80018e8:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 80018ec:	f7ff fdec 	bl	80014c8 <RGB_to_BRG>
 80018f0:	4603      	mov	r3, r0
 80018f2:	461c      	mov	r4, r3
 80018f4:	2000      	movs	r0, #0
 80018f6:	f7ff fde7 	bl	80014c8 <RGB_to_BRG>
 80018fa:	4603      	mov	r3, r0
 80018fc:	9301      	str	r3, [sp, #4]
 80018fe:	9400      	str	r4, [sp, #0]
 8001900:	4bb8      	ldr	r3, [pc, #736]	; (8001be4 <settings_menue+0x314>)
 8001902:	4ab9      	ldr	r2, [pc, #740]	; (8001be8 <settings_menue+0x318>)
 8001904:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001908:	2000      	movs	r0, #0
 800190a:	f004 fa11 	bl	8005d30 <LCD_PutStr>
		LCD_PutStr(150, 300, version, FONT_arial_20X23, RGB_to_BRG(C_RED), RGB_to_BRG(C_BLACK));
 800190e:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8001912:	f7ff fdd9 	bl	80014c8 <RGB_to_BRG>
 8001916:	4603      	mov	r3, r0
 8001918:	461c      	mov	r4, r3
 800191a:	2000      	movs	r0, #0
 800191c:	f7ff fdd4 	bl	80014c8 <RGB_to_BRG>
 8001920:	4603      	mov	r3, r0
 8001922:	9301      	str	r3, [sp, #4]
 8001924:	9400      	str	r4, [sp, #0]
 8001926:	4baf      	ldr	r3, [pc, #700]	; (8001be4 <settings_menue+0x314>)
 8001928:	4ab0      	ldr	r2, [pc, #704]	; (8001bec <settings_menue+0x31c>)
 800192a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800192e:	2096      	movs	r0, #150	; 0x96
 8001930:	f004 f9fe 	bl	8005d30 <LCD_PutStr>

		TIM2->CNT = 1000;
 8001934:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001938:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800193c:	625a      	str	r2, [r3, #36]	; 0x24
		uint16_t menu_cursor_position = 0;
 800193e:	2300      	movs	r3, #0
 8001940:	84fb      	strh	r3, [r7, #38]	; 0x26
		uint16_t old_menu_cursor_position = 0;
 8001942:	2300      	movs	r3, #0
 8001944:	84bb      	strh	r3, [r7, #36]	; 0x24
		uint16_t menue_start = 0;
 8001946:	2300      	movs	r3, #0
 8001948:	847b      	strh	r3, [r7, #34]	; 0x22
		uint16_t menue_level = 0;
 800194a:	2300      	movs	r3, #0
 800194c:	843b      	strh	r3, [r7, #32]
		uint16_t menu_active = 1;
 800194e:	2301      	movs	r3, #1
 8001950:	83fb      	strh	r3, [r7, #30]
		float old_value = 0;
 8001952:	f04f 0300 	mov.w	r3, #0
 8001956:	61bb      	str	r3, [r7, #24]

		LCD_PutStr(60, 12, "SETTINGS", FONT_arial_20X23, RGB_to_BRG(C_YELLOW), RGB_to_BRG(C_BLACK));
 8001958:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 800195c:	f7ff fdb4 	bl	80014c8 <RGB_to_BRG>
 8001960:	4603      	mov	r3, r0
 8001962:	461c      	mov	r4, r3
 8001964:	2000      	movs	r0, #0
 8001966:	f7ff fdaf 	bl	80014c8 <RGB_to_BRG>
 800196a:	4603      	mov	r3, r0
 800196c:	9301      	str	r3, [sp, #4]
 800196e:	9400      	str	r4, [sp, #0]
 8001970:	4b9c      	ldr	r3, [pc, #624]	; (8001be4 <settings_menue+0x314>)
 8001972:	4a9f      	ldr	r2, [pc, #636]	; (8001bf0 <settings_menue+0x320>)
 8001974:	210c      	movs	r1, #12
 8001976:	203c      	movs	r0, #60	; 0x3c
 8001978:	f004 f9da 	bl	8005d30 <LCD_PutStr>
		LCD_DrawLine(0,40,240,40,RGB_to_BRG(C_YELLOW));
 800197c:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8001980:	f7ff fda2 	bl	80014c8 <RGB_to_BRG>
 8001984:	4603      	mov	r3, r0
 8001986:	9300      	str	r3, [sp, #0]
 8001988:	2328      	movs	r3, #40	; 0x28
 800198a:	22f0      	movs	r2, #240	; 0xf0
 800198c:	2128      	movs	r1, #40	; 0x28
 800198e:	2000      	movs	r0, #0
 8001990:	f004 f990 	bl	8005cb4 <LCD_DrawLine>
		LCD_DrawLine(0,41,240,41,RGB_to_BRG(C_YELLOW));
 8001994:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8001998:	f7ff fd96 	bl	80014c8 <RGB_to_BRG>
 800199c:	4603      	mov	r3, r0
 800199e:	9300      	str	r3, [sp, #0]
 80019a0:	2329      	movs	r3, #41	; 0x29
 80019a2:	22f0      	movs	r2, #240	; 0xf0
 80019a4:	2129      	movs	r1, #41	; 0x29
 80019a6:	2000      	movs	r0, #0
 80019a8:	f004 f984 	bl	8005cb4 <LCD_DrawLine>
		LCD_DrawLine(0,42,240,42,RGB_to_BRG(C_YELLOW));
 80019ac:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 80019b0:	f7ff fd8a 	bl	80014c8 <RGB_to_BRG>
 80019b4:	4603      	mov	r3, r0
 80019b6:	9300      	str	r3, [sp, #0]
 80019b8:	232a      	movs	r3, #42	; 0x2a
 80019ba:	22f0      	movs	r2, #240	; 0xf0
 80019bc:	212a      	movs	r1, #42	; 0x2a
 80019be:	2000      	movs	r0, #0
 80019c0:	f004 f978 	bl	8005cb4 <LCD_DrawLine>

		HAL_Delay(500);
 80019c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80019c8:	f004 facc 	bl	8005f64 <HAL_Delay>
		while(menu_active == 1){
 80019cc:	e253      	b.n	8001e76 <settings_menue+0x5a6>
			if(menue_level == 0){
 80019ce:	8c3b      	ldrh	r3, [r7, #32]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d120      	bne.n	8001a16 <settings_menue+0x146>
				TIM2->CNT = clamp(TIM2->CNT, 1000, 1000000);
 80019d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019da:	4618      	mov	r0, r3
 80019dc:	f7fe fdba 	bl	8000554 <__aeabi_ui2d>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	ed9f 2b78 	vldr	d2, [pc, #480]	; 8001bc8 <settings_menue+0x2f8>
 80019e8:	ed9f 1b79 	vldr	d1, [pc, #484]	; 8001bd0 <settings_menue+0x300>
 80019ec:	ec43 2b10 	vmov	d0, r2, r3
 80019f0:	f7ff fca0 	bl	8001334 <clamp>
 80019f4:	ec53 2b10 	vmov	r2, r3, d0
 80019f8:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 80019fc:	4610      	mov	r0, r2
 80019fe:	4619      	mov	r1, r3
 8001a00:	f7ff f8fa 	bl	8000bf8 <__aeabi_d2uiz>
 8001a04:	4603      	mov	r3, r0
 8001a06:	6263      	str	r3, [r4, #36]	; 0x24
				menu_cursor_position = (TIM2->CNT - 1000) / 2;
 8001a08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a0e:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8001a12:	085b      	lsrs	r3, r3, #1
 8001a14:	84fb      	strh	r3, [r7, #38]	; 0x26
			}
			if (menue_level == 1){
 8001a16:	8c3b      	ldrh	r3, [r7, #32]
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	f040 8091 	bne.w	8001b40 <settings_menue+0x270>
				((double*)&flash_values)[menu_cursor_position] = (float)old_value + (float)(TIM2->CNT - 1000.0) / 2.0 - (float)menu_cursor_position;
 8001a1e:	69b8      	ldr	r0, [r7, #24]
 8001a20:	f7fe fdba 	bl	8000598 <__aeabi_f2d>
 8001a24:	4604      	mov	r4, r0
 8001a26:	460d      	mov	r5, r1
 8001a28:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f7fe fd90 	bl	8000554 <__aeabi_ui2d>
 8001a34:	f04f 0200 	mov.w	r2, #0
 8001a38:	4b6e      	ldr	r3, [pc, #440]	; (8001bf4 <settings_menue+0x324>)
 8001a3a:	f7fe fc4d 	bl	80002d8 <__aeabi_dsub>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	460b      	mov	r3, r1
 8001a42:	4610      	mov	r0, r2
 8001a44:	4619      	mov	r1, r3
 8001a46:	f7ff f8f7 	bl	8000c38 <__aeabi_d2f>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7fe fda3 	bl	8000598 <__aeabi_f2d>
 8001a52:	f04f 0200 	mov.w	r2, #0
 8001a56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a5a:	f7fe ff1f 	bl	800089c <__aeabi_ddiv>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	460b      	mov	r3, r1
 8001a62:	4620      	mov	r0, r4
 8001a64:	4629      	mov	r1, r5
 8001a66:	f7fe fc39 	bl	80002dc <__adddf3>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	4690      	mov	r8, r2
 8001a70:	4699      	mov	r9, r3
 8001a72:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001a74:	ee07 3a90 	vmov	s15, r3
 8001a78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a7c:	ee17 0a90 	vmov	r0, s15
 8001a80:	f7fe fd8a 	bl	8000598 <__aeabi_f2d>
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8001a8a:	00c9      	lsls	r1, r1, #3
 8001a8c:	485a      	ldr	r0, [pc, #360]	; (8001bf8 <settings_menue+0x328>)
 8001a8e:	180c      	adds	r4, r1, r0
 8001a90:	4640      	mov	r0, r8
 8001a92:	4649      	mov	r1, r9
 8001a94:	f7fe fc20 	bl	80002d8 <__aeabi_dsub>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	e9c4 2300 	strd	r2, r3, [r4]
				if ((menu_cursor_position == 5) || (menu_cursor_position == 8)){
 8001aa0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001aa2:	2b05      	cmp	r3, #5
 8001aa4:	d002      	beq.n	8001aac <settings_menue+0x1dc>
 8001aa6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001aa8:	2b08      	cmp	r3, #8
 8001aaa:	d12c      	bne.n	8001b06 <settings_menue+0x236>
					((double*)&flash_values)[menu_cursor_position] = round(fmod(abs(((double*)&flash_values)[menu_cursor_position]), 2));
 8001aac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001aae:	00db      	lsls	r3, r3, #3
 8001ab0:	4a51      	ldr	r2, [pc, #324]	; (8001bf8 <settings_menue+0x328>)
 8001ab2:	4413      	add	r3, r2
 8001ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ab8:	4610      	mov	r0, r2
 8001aba:	4619      	mov	r1, r3
 8001abc:	f7ff f874 	bl	8000ba8 <__aeabi_d2iz>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	bfb8      	it	lt
 8001ac6:	425b      	neglt	r3, r3
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7fe fd53 	bl	8000574 <__aeabi_i2d>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	ed9f 1b41 	vldr	d1, [pc, #260]	; 8001bd8 <settings_menue+0x308>
 8001ad6:	ec43 2b10 	vmov	d0, r2, r3
 8001ada:	f018 fe9d 	bl	801a818 <fmod>
 8001ade:	eeb0 7a40 	vmov.f32	s14, s0
 8001ae2:	eef0 7a60 	vmov.f32	s15, s1
 8001ae6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001ae8:	00db      	lsls	r3, r3, #3
 8001aea:	4a43      	ldr	r2, [pc, #268]	; (8001bf8 <settings_menue+0x328>)
 8001aec:	189c      	adds	r4, r3, r2
 8001aee:	eeb0 0a47 	vmov.f32	s0, s14
 8001af2:	eef0 0a67 	vmov.f32	s1, s15
 8001af6:	f018 febd 	bl	801a874 <round>
 8001afa:	eeb0 7a40 	vmov.f32	s14, s0
 8001afe:	eef0 7a60 	vmov.f32	s15, s1
 8001b02:	ed84 7b00 	vstr	d7, [r4]
				}
				if(menu_cursor_position != 1){
 8001b06:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d019      	beq.n	8001b40 <settings_menue+0x270>
					((double*)&flash_values)[menu_cursor_position] = abs(((double*)&flash_values)[menu_cursor_position]);
 8001b0c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b0e:	00db      	lsls	r3, r3, #3
 8001b10:	4a39      	ldr	r2, [pc, #228]	; (8001bf8 <settings_menue+0x328>)
 8001b12:	4413      	add	r3, r2
 8001b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b18:	4610      	mov	r0, r2
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	f7ff f844 	bl	8000ba8 <__aeabi_d2iz>
 8001b20:	4603      	mov	r3, r0
 8001b22:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001b26:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001b2a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b2c:	00db      	lsls	r3, r3, #3
 8001b2e:	4932      	ldr	r1, [pc, #200]	; (8001bf8 <settings_menue+0x328>)
 8001b30:	185c      	adds	r4, r3, r1
 8001b32:	4610      	mov	r0, r2
 8001b34:	f7fe fd1e 	bl	8000574 <__aeabi_i2d>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	e9c4 2300 	strd	r2, r3, [r4]
				}
			}

			if(menu_cursor_position > menu_length-1){
 8001b40:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b42:	2b0b      	cmp	r3, #11
 8001b44:	d906      	bls.n	8001b54 <settings_menue+0x284>
							menu_cursor_position = menu_length-1;
 8001b46:	230b      	movs	r3, #11
 8001b48:	84fb      	strh	r3, [r7, #38]	; 0x26
							TIM2->CNT = 1000 + (menu_length-1)*2;
 8001b4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b4e:	f240 32fe 	movw	r2, #1022	; 0x3fe
 8001b52:	625a      	str	r2, [r3, #36]	; 0x24
			}

			if(menu_cursor_position >= 7){
 8001b54:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b56:	2b06      	cmp	r3, #6
 8001b58:	d903      	bls.n	8001b62 <settings_menue+0x292>
				menue_start = menu_cursor_position-7;
 8001b5a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b5c:	3b07      	subs	r3, #7
 8001b5e:	847b      	strh	r3, [r7, #34]	; 0x22
 8001b60:	e001      	b.n	8001b66 <settings_menue+0x296>
			}
			else{
				menue_start = 0;
 8001b62:	2300      	movs	r3, #0
 8001b64:	847b      	strh	r3, [r7, #34]	; 0x22
			}

			if((HAL_GPIO_ReadPin (GPIOB, SW_1_Pin) == 1) && (menu_cursor_position < menu_length-3)){
 8001b66:	2120      	movs	r1, #32
 8001b68:	481d      	ldr	r0, [pc, #116]	; (8001be0 <settings_menue+0x310>)
 8001b6a:	f007 ff25 	bl	80099b8 <HAL_GPIO_ReadPin>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d143      	bne.n	8001bfc <settings_menue+0x32c>
 8001b74:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b76:	2b08      	cmp	r3, #8
 8001b78:	d840      	bhi.n	8001bfc <settings_menue+0x32c>
				if(menue_level == 0){
 8001b7a:	8c3b      	ldrh	r3, [r7, #32]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d10d      	bne.n	8001b9c <settings_menue+0x2cc>
					old_value = ((double*)&flash_values)[menu_cursor_position];
 8001b80:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b82:	00db      	lsls	r3, r3, #3
 8001b84:	4a1c      	ldr	r2, [pc, #112]	; (8001bf8 <settings_menue+0x328>)
 8001b86:	4413      	add	r3, r2
 8001b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b8c:	4610      	mov	r0, r2
 8001b8e:	4619      	mov	r1, r3
 8001b90:	f7ff f852 	bl	8000c38 <__aeabi_d2f>
 8001b94:	4603      	mov	r3, r0
 8001b96:	61bb      	str	r3, [r7, #24]
					old_menu_cursor_position = menu_cursor_position;
 8001b98:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b9a:	84bb      	strh	r3, [r7, #36]	; 0x24
				}
				if(menue_level == 1){
 8001b9c:	8c3b      	ldrh	r3, [r7, #32]
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d106      	bne.n	8001bb0 <settings_menue+0x2e0>
					TIM2->CNT = old_menu_cursor_position*2 + 1000;
 8001ba2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001ba4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001ba8:	005a      	lsls	r2, r3, #1
 8001baa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001bae:	625a      	str	r2, [r3, #36]	; 0x24
				}

				menue_level = abs(menue_level-1);
 8001bb0:	8c3b      	ldrh	r3, [r7, #32]
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	bfb8      	it	lt
 8001bb8:	425b      	neglt	r3, r3
 8001bba:	843b      	strh	r3, [r7, #32]
				HAL_Delay(200);
 8001bbc:	20c8      	movs	r0, #200	; 0xc8
 8001bbe:	f004 f9d1 	bl	8005f64 <HAL_Delay>
 8001bc2:	e04a      	b.n	8001c5a <settings_menue+0x38a>
 8001bc4:	f3af 8000 	nop.w
 8001bc8:	00000000 	.word	0x00000000
 8001bcc:	412e8480 	.word	0x412e8480
 8001bd0:	00000000 	.word	0x00000000
 8001bd4:	408f4000 	.word	0x408f4000
 8001bd8:	00000000 	.word	0x00000000
 8001bdc:	40000000 	.word	0x40000000
 8001be0:	48000400 	.word	0x48000400
 8001be4:	0801bd34 	.word	0x0801bd34
 8001be8:	0801ab38 	.word	0x0801ab38
 8001bec:	0801ab44 	.word	0x0801ab44
 8001bf0:	0801ab4c 	.word	0x0801ab4c
 8001bf4:	408f4000 	.word	0x408f4000
 8001bf8:	200006a8 	.word	0x200006a8
			}
			else if((HAL_GPIO_ReadPin (GPIOB, SW_1_Pin) == 1) && (menu_cursor_position == menu_length-1)){
 8001bfc:	2120      	movs	r1, #32
 8001bfe:	48a4      	ldr	r0, [pc, #656]	; (8001e90 <settings_menue+0x5c0>)
 8001c00:	f007 feda 	bl	80099b8 <HAL_GPIO_ReadPin>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d105      	bne.n	8001c16 <settings_menue+0x346>
 8001c0a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c0c:	2b0b      	cmp	r3, #11
 8001c0e:	d102      	bne.n	8001c16 <settings_menue+0x346>
				menu_active = 0;
 8001c10:	2300      	movs	r3, #0
 8001c12:	83fb      	strh	r3, [r7, #30]
 8001c14:	e021      	b.n	8001c5a <settings_menue+0x38a>
			}
			else if((HAL_GPIO_ReadPin (GPIOB, SW_1_Pin) == 1) && (menu_cursor_position == menu_length-2)){
 8001c16:	2120      	movs	r1, #32
 8001c18:	489d      	ldr	r0, [pc, #628]	; (8001e90 <settings_menue+0x5c0>)
 8001c1a:	f007 fecd 	bl	80099b8 <HAL_GPIO_ReadPin>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d108      	bne.n	8001c36 <settings_menue+0x366>
 8001c24:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c26:	2b0a      	cmp	r3, #10
 8001c28:	d105      	bne.n	8001c36 <settings_menue+0x366>
				menu_active = 0;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	83fb      	strh	r3, [r7, #30]
				FlashWrite(&flash_values);
 8001c2e:	4899      	ldr	r0, [pc, #612]	; (8001e94 <settings_menue+0x5c4>)
 8001c30:	f7ff fab8 	bl	80011a4 <FlashWrite>
 8001c34:	e011      	b.n	8001c5a <settings_menue+0x38a>
			}
			else if((HAL_GPIO_ReadPin (GPIOB, SW_1_Pin) == 1) && (menu_cursor_position == menu_length-3)){
 8001c36:	2120      	movs	r1, #32
 8001c38:	4895      	ldr	r0, [pc, #596]	; (8001e90 <settings_menue+0x5c0>)
 8001c3a:	f007 febd 	bl	80099b8 <HAL_GPIO_ReadPin>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d10a      	bne.n	8001c5a <settings_menue+0x38a>
 8001c44:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c46:	2b09      	cmp	r3, #9
 8001c48:	d107      	bne.n	8001c5a <settings_menue+0x38a>
				flash_values = default_flash_values;
 8001c4a:	4a92      	ldr	r2, [pc, #584]	; (8001e94 <settings_menue+0x5c4>)
 8001c4c:	4b92      	ldr	r3, [pc, #584]	; (8001e98 <settings_menue+0x5c8>)
 8001c4e:	4610      	mov	r0, r2
 8001c50:	4619      	mov	r1, r3
 8001c52:	2348      	movs	r3, #72	; 0x48
 8001c54:	461a      	mov	r2, r3
 8001c56:	f015 fa26 	bl	80170a6 <memcpy>
			}

			for(int i = menue_start;i<=menue_start+7;i++){
 8001c5a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001c5c:	617b      	str	r3, [r7, #20]
 8001c5e:	e104      	b.n	8001e6a <settings_menue+0x59a>

				if((i == menu_cursor_position) && (menue_level == 0)){
 8001c60:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c62:	697a      	ldr	r2, [r7, #20]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d12b      	bne.n	8001cc0 <settings_menue+0x3f0>
 8001c68:	8c3b      	ldrh	r3, [r7, #32]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d128      	bne.n	8001cc0 <settings_menue+0x3f0>
					LCD_PutStr(5, 45+(i-menue_start)*25, menu_names[i], FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_WHITE));
 8001c6e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001c70:	697a      	ldr	r2, [r7, #20]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	b29b      	uxth	r3, r3
 8001c76:	461a      	mov	r2, r3
 8001c78:	0092      	lsls	r2, r2, #2
 8001c7a:	4413      	add	r3, r2
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	0091      	lsls	r1, r2, #2
 8001c80:	461a      	mov	r2, r3
 8001c82:	460b      	mov	r3, r1
 8001c84:	4413      	add	r3, r2
 8001c86:	b29b      	uxth	r3, r3
 8001c88:	332d      	adds	r3, #45	; 0x2d
 8001c8a:	b29c      	uxth	r4, r3
 8001c8c:	697a      	ldr	r2, [r7, #20]
 8001c8e:	4613      	mov	r3, r2
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	4413      	add	r3, r2
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	4a81      	ldr	r2, [pc, #516]	; (8001e9c <settings_menue+0x5cc>)
 8001c98:	189d      	adds	r5, r3, r2
 8001c9a:	2000      	movs	r0, #0
 8001c9c:	f7ff fc14 	bl	80014c8 <RGB_to_BRG>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	461e      	mov	r6, r3
 8001ca4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001ca8:	f7ff fc0e 	bl	80014c8 <RGB_to_BRG>
 8001cac:	4603      	mov	r3, r0
 8001cae:	9301      	str	r3, [sp, #4]
 8001cb0:	9600      	str	r6, [sp, #0]
 8001cb2:	4b7b      	ldr	r3, [pc, #492]	; (8001ea0 <settings_menue+0x5d0>)
 8001cb4:	462a      	mov	r2, r5
 8001cb6:	4621      	mov	r1, r4
 8001cb8:	2005      	movs	r0, #5
 8001cba:	f004 f839 	bl	8005d30 <LCD_PutStr>
 8001cbe:	e027      	b.n	8001d10 <settings_menue+0x440>
				}
				else{
					LCD_PutStr(5, 45+(i-menue_start)*25, menu_names[i], FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8001cc0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001cc2:	697a      	ldr	r2, [r7, #20]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	b29b      	uxth	r3, r3
 8001cc8:	461a      	mov	r2, r3
 8001cca:	0092      	lsls	r2, r2, #2
 8001ccc:	4413      	add	r3, r2
 8001cce:	461a      	mov	r2, r3
 8001cd0:	0091      	lsls	r1, r2, #2
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	4413      	add	r3, r2
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	332d      	adds	r3, #45	; 0x2d
 8001cdc:	b29c      	uxth	r4, r3
 8001cde:	697a      	ldr	r2, [r7, #20]
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	4413      	add	r3, r2
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	4a6c      	ldr	r2, [pc, #432]	; (8001e9c <settings_menue+0x5cc>)
 8001cea:	189d      	adds	r5, r3, r2
 8001cec:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001cf0:	f7ff fbea 	bl	80014c8 <RGB_to_BRG>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	461e      	mov	r6, r3
 8001cf8:	2000      	movs	r0, #0
 8001cfa:	f7ff fbe5 	bl	80014c8 <RGB_to_BRG>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	9301      	str	r3, [sp, #4]
 8001d02:	9600      	str	r6, [sp, #0]
 8001d04:	4b66      	ldr	r3, [pc, #408]	; (8001ea0 <settings_menue+0x5d0>)
 8001d06:	462a      	mov	r2, r5
 8001d08:	4621      	mov	r1, r4
 8001d0a:	2005      	movs	r0, #5
 8001d0c:	f004 f810 	bl	8005d30 <LCD_PutStr>
				}

				char str[20];
				memset(&str, '\0', sizeof(str));
 8001d10:	463b      	mov	r3, r7
 8001d12:	2214      	movs	r2, #20
 8001d14:	2100      	movs	r1, #0
 8001d16:	4618      	mov	r0, r3
 8001d18:	f015 f945 	bl	8016fa6 <memset>
				sprintf(str, "%.0f", (((double*)&flash_values)[i]));
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	00db      	lsls	r3, r3, #3
 8001d20:	4a5c      	ldr	r2, [pc, #368]	; (8001e94 <settings_menue+0x5c4>)
 8001d22:	4413      	add	r3, r2
 8001d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d28:	4638      	mov	r0, r7
 8001d2a:	495e      	ldr	r1, [pc, #376]	; (8001ea4 <settings_menue+0x5d4>)
 8001d2c:	f015 f8d8 	bl	8016ee0 <siprintf>

				if((((double*)&flash_values)[i]) < 9.5){
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	00db      	lsls	r3, r3, #3
 8001d34:	4a57      	ldr	r2, [pc, #348]	; (8001e94 <settings_menue+0x5c4>)
 8001d36:	4413      	add	r3, r2
 8001d38:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d3c:	f04f 0200 	mov.w	r2, #0
 8001d40:	4b59      	ldr	r3, [pc, #356]	; (8001ea8 <settings_menue+0x5d8>)
 8001d42:	f7fe fef3 	bl	8000b2c <__aeabi_dcmplt>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d008      	beq.n	8001d5e <settings_menue+0x48e>
					str[1] = 32;
 8001d4c:	2320      	movs	r3, #32
 8001d4e:	707b      	strb	r3, [r7, #1]
					str[2] = 32;
 8001d50:	2320      	movs	r3, #32
 8001d52:	70bb      	strb	r3, [r7, #2]
					str[3] = 32;
 8001d54:	2320      	movs	r3, #32
 8001d56:	70fb      	strb	r3, [r7, #3]
					str[4] = 32;
 8001d58:	2320      	movs	r3, #32
 8001d5a:	713b      	strb	r3, [r7, #4]
 8001d5c:	e011      	b.n	8001d82 <settings_menue+0x4b2>
				}
				else if((((double*)&flash_values)[i]) < 99.5){
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	00db      	lsls	r3, r3, #3
 8001d62:	4a4c      	ldr	r2, [pc, #304]	; (8001e94 <settings_menue+0x5c4>)
 8001d64:	4413      	add	r3, r2
 8001d66:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d6a:	a347      	add	r3, pc, #284	; (adr r3, 8001e88 <settings_menue+0x5b8>)
 8001d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d70:	f7fe fedc 	bl	8000b2c <__aeabi_dcmplt>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d003      	beq.n	8001d82 <settings_menue+0x4b2>
					str[2] = 32;
 8001d7a:	2320      	movs	r3, #32
 8001d7c:	70bb      	strb	r3, [r7, #2]
					str[3] = 32;
 8001d7e:	2320      	movs	r3, #32
 8001d80:	70fb      	strb	r3, [r7, #3]
				}
				if(i < menu_length-3){
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	2b08      	cmp	r3, #8
 8001d86:	dc49      	bgt.n	8001e1c <settings_menue+0x54c>
					if((i == menu_cursor_position) && (menue_level == 1)){
 8001d88:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d8a:	697a      	ldr	r2, [r7, #20]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d124      	bne.n	8001dda <settings_menue+0x50a>
 8001d90:	8c3b      	ldrh	r3, [r7, #32]
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d121      	bne.n	8001dda <settings_menue+0x50a>
						LCD_PutStr(200, 45+(i-menue_start)*25, str, FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_WHITE));
 8001d96:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001d98:	697a      	ldr	r2, [r7, #20]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	461a      	mov	r2, r3
 8001da0:	0092      	lsls	r2, r2, #2
 8001da2:	4413      	add	r3, r2
 8001da4:	461a      	mov	r2, r3
 8001da6:	0091      	lsls	r1, r2, #2
 8001da8:	461a      	mov	r2, r3
 8001daa:	460b      	mov	r3, r1
 8001dac:	4413      	add	r3, r2
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	332d      	adds	r3, #45	; 0x2d
 8001db2:	b29c      	uxth	r4, r3
 8001db4:	2000      	movs	r0, #0
 8001db6:	f7ff fb87 	bl	80014c8 <RGB_to_BRG>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	461d      	mov	r5, r3
 8001dbe:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001dc2:	f7ff fb81 	bl	80014c8 <RGB_to_BRG>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	463a      	mov	r2, r7
 8001dca:	9301      	str	r3, [sp, #4]
 8001dcc:	9500      	str	r5, [sp, #0]
 8001dce:	4b34      	ldr	r3, [pc, #208]	; (8001ea0 <settings_menue+0x5d0>)
 8001dd0:	4621      	mov	r1, r4
 8001dd2:	20c8      	movs	r0, #200	; 0xc8
 8001dd4:	f003 ffac 	bl	8005d30 <LCD_PutStr>
 8001dd8:	e020      	b.n	8001e1c <settings_menue+0x54c>
					}
					else{
						LCD_PutStr(200, 45+(i-menue_start)*25, str, FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8001dda:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001ddc:	697a      	ldr	r2, [r7, #20]
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	461a      	mov	r2, r3
 8001de4:	0092      	lsls	r2, r2, #2
 8001de6:	4413      	add	r3, r2
 8001de8:	461a      	mov	r2, r3
 8001dea:	0091      	lsls	r1, r2, #2
 8001dec:	461a      	mov	r2, r3
 8001dee:	460b      	mov	r3, r1
 8001df0:	4413      	add	r3, r2
 8001df2:	b29b      	uxth	r3, r3
 8001df4:	332d      	adds	r3, #45	; 0x2d
 8001df6:	b29c      	uxth	r4, r3
 8001df8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001dfc:	f7ff fb64 	bl	80014c8 <RGB_to_BRG>
 8001e00:	4603      	mov	r3, r0
 8001e02:	461d      	mov	r5, r3
 8001e04:	2000      	movs	r0, #0
 8001e06:	f7ff fb5f 	bl	80014c8 <RGB_to_BRG>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	463a      	mov	r2, r7
 8001e0e:	9301      	str	r3, [sp, #4]
 8001e10:	9500      	str	r5, [sp, #0]
 8001e12:	4b23      	ldr	r3, [pc, #140]	; (8001ea0 <settings_menue+0x5d0>)
 8001e14:	4621      	mov	r1, r4
 8001e16:	20c8      	movs	r0, #200	; 0xc8
 8001e18:	f003 ff8a 	bl	8005d30 <LCD_PutStr>

					}
				}
				if(i >= menu_length-3){
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	2b08      	cmp	r3, #8
 8001e20:	dd20      	ble.n	8001e64 <settings_menue+0x594>
					LCD_PutStr(200, 45+(i-menue_start)*25, "      ", FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8001e22:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001e24:	697a      	ldr	r2, [r7, #20]
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	b29b      	uxth	r3, r3
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	0092      	lsls	r2, r2, #2
 8001e2e:	4413      	add	r3, r2
 8001e30:	461a      	mov	r2, r3
 8001e32:	0091      	lsls	r1, r2, #2
 8001e34:	461a      	mov	r2, r3
 8001e36:	460b      	mov	r3, r1
 8001e38:	4413      	add	r3, r2
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	332d      	adds	r3, #45	; 0x2d
 8001e3e:	b29c      	uxth	r4, r3
 8001e40:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001e44:	f7ff fb40 	bl	80014c8 <RGB_to_BRG>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	461d      	mov	r5, r3
 8001e4c:	2000      	movs	r0, #0
 8001e4e:	f7ff fb3b 	bl	80014c8 <RGB_to_BRG>
 8001e52:	4603      	mov	r3, r0
 8001e54:	9301      	str	r3, [sp, #4]
 8001e56:	9500      	str	r5, [sp, #0]
 8001e58:	4b11      	ldr	r3, [pc, #68]	; (8001ea0 <settings_menue+0x5d0>)
 8001e5a:	4a14      	ldr	r2, [pc, #80]	; (8001eac <settings_menue+0x5dc>)
 8001e5c:	4621      	mov	r1, r4
 8001e5e:	20c8      	movs	r0, #200	; 0xc8
 8001e60:	f003 ff66 	bl	8005d30 <LCD_PutStr>
			for(int i = menue_start;i<=menue_start+7;i++){
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	3301      	adds	r3, #1
 8001e68:	617b      	str	r3, [r7, #20]
 8001e6a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001e6c:	3307      	adds	r3, #7
 8001e6e:	697a      	ldr	r2, [r7, #20]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	f77f aef5 	ble.w	8001c60 <settings_menue+0x390>
		while(menu_active == 1){
 8001e76:	8bfb      	ldrh	r3, [r7, #30]
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	f43f ada8 	beq.w	80019ce <settings_menue+0xfe>
				}

			}
		}
	}
}
 8001e7e:	bf00      	nop
 8001e80:	372c      	adds	r7, #44	; 0x2c
 8001e82:	46bd      	mov	sp, r7
 8001e84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001e88:	00000000 	.word	0x00000000
 8001e8c:	4058e000 	.word	0x4058e000
 8001e90:	48000400 	.word	0x48000400
 8001e94:	200006a8 	.word	0x200006a8
 8001e98:	20000088 	.word	0x20000088
 8001e9c:	200000d0 	.word	0x200000d0
 8001ea0:	0801bd34 	.word	0x0801bd34
 8001ea4:	0801ab58 	.word	0x0801ab58
 8001ea8:	40230000 	.word	0x40230000
 8001eac:	0801ab60 	.word	0x0801ab60

08001eb0 <update_display>:

void update_display(){
 8001eb0:	b590      	push	{r4, r7, lr}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af02      	add	r7, sp, #8
	memset(&buffer, '\0', sizeof(buffer));
 8001eb6:	2228      	movs	r2, #40	; 0x28
 8001eb8:	2100      	movs	r1, #0
 8001eba:	4875      	ldr	r0, [pc, #468]	; (8002090 <update_display+0x1e0>)
 8001ebc:	f015 f873 	bl	8016fa6 <memset>
	sprintf(buffer, "%.f", sensor_values.set_temperature);
 8001ec0:	4b74      	ldr	r3, [pc, #464]	; (8002094 <update_display+0x1e4>)
 8001ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ec6:	4974      	ldr	r1, [pc, #464]	; (8002098 <update_display+0x1e8>)
 8001ec8:	4871      	ldr	r0, [pc, #452]	; (8002090 <update_display+0x1e0>)
 8001eca:	f015 f809 	bl	8016ee0 <siprintf>
	if(sensor_values.set_temperature < 99.5){
 8001ece:	4b71      	ldr	r3, [pc, #452]	; (8002094 <update_display+0x1e4>)
 8001ed0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ed4:	a36c      	add	r3, pc, #432	; (adr r3, 8002088 <update_display+0x1d8>)
 8001ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eda:	f7fe fe27 	bl	8000b2c <__aeabi_dcmplt>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d005      	beq.n	8001ef0 <update_display+0x40>
		buffer[2] = 32;
 8001ee4:	4b6a      	ldr	r3, [pc, #424]	; (8002090 <update_display+0x1e0>)
 8001ee6:	2220      	movs	r2, #32
 8001ee8:	709a      	strb	r2, [r3, #2]
		buffer[3] = 32;
 8001eea:	4b69      	ldr	r3, [pc, #420]	; (8002090 <update_display+0x1e0>)
 8001eec:	2220      	movs	r2, #32
 8001eee:	70da      	strb	r2, [r3, #3]
	}
  	LCD_PutStr(10, 75, buffer, FONT_arial_36X44_NUMBERS, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8001ef0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001ef4:	f7ff fae8 	bl	80014c8 <RGB_to_BRG>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	461c      	mov	r4, r3
 8001efc:	2000      	movs	r0, #0
 8001efe:	f7ff fae3 	bl	80014c8 <RGB_to_BRG>
 8001f02:	4603      	mov	r3, r0
 8001f04:	9301      	str	r3, [sp, #4]
 8001f06:	9400      	str	r4, [sp, #0]
 8001f08:	4b64      	ldr	r3, [pc, #400]	; (800209c <update_display+0x1ec>)
 8001f0a:	4a61      	ldr	r2, [pc, #388]	; (8002090 <update_display+0x1e0>)
 8001f0c:	214b      	movs	r1, #75	; 0x4b
 8001f0e:	200a      	movs	r0, #10
 8001f10:	f003 ff0e 	bl	8005d30 <LCD_PutStr>

	if(sensor_values.heater_current < 10){
 8001f14:	4b5f      	ldr	r3, [pc, #380]	; (8002094 <update_display+0x1e4>)
 8001f16:	8a9b      	ldrh	r3, [r3, #20]
 8001f18:	2b09      	cmp	r3, #9
 8001f1a:	d812      	bhi.n	8001f42 <update_display+0x92>
	  	LCD_PutStr(10, 165, " ---  ", FONT_arial_36X44_NUMBERS, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8001f1c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001f20:	f7ff fad2 	bl	80014c8 <RGB_to_BRG>
 8001f24:	4603      	mov	r3, r0
 8001f26:	461c      	mov	r4, r3
 8001f28:	2000      	movs	r0, #0
 8001f2a:	f7ff facd 	bl	80014c8 <RGB_to_BRG>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	9301      	str	r3, [sp, #4]
 8001f32:	9400      	str	r4, [sp, #0]
 8001f34:	4b59      	ldr	r3, [pc, #356]	; (800209c <update_display+0x1ec>)
 8001f36:	4a5a      	ldr	r2, [pc, #360]	; (80020a0 <update_display+0x1f0>)
 8001f38:	21a5      	movs	r1, #165	; 0xa5
 8001f3a:	200a      	movs	r0, #10
 8001f3c:	f003 fef8 	bl	8005d30 <LCD_PutStr>
 8001f40:	e02e      	b.n	8001fa0 <update_display+0xf0>
	}
	else{
		memset(&buffer, '\0', sizeof(buffer));
 8001f42:	2228      	movs	r2, #40	; 0x28
 8001f44:	2100      	movs	r1, #0
 8001f46:	4852      	ldr	r0, [pc, #328]	; (8002090 <update_display+0x1e0>)
 8001f48:	f015 f82d 	bl	8016fa6 <memset>
		sprintf(buffer, "%.f", sensor_values.thermocouple_temperature);
 8001f4c:	4b51      	ldr	r3, [pc, #324]	; (8002094 <update_display+0x1e4>)
 8001f4e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001f52:	4951      	ldr	r1, [pc, #324]	; (8002098 <update_display+0x1e8>)
 8001f54:	484e      	ldr	r0, [pc, #312]	; (8002090 <update_display+0x1e0>)
 8001f56:	f014 ffc3 	bl	8016ee0 <siprintf>
		if(sensor_values.thermocouple_temperature < 99.5){
 8001f5a:	4b4e      	ldr	r3, [pc, #312]	; (8002094 <update_display+0x1e4>)
 8001f5c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001f60:	a349      	add	r3, pc, #292	; (adr r3, 8002088 <update_display+0x1d8>)
 8001f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f66:	f7fe fde1 	bl	8000b2c <__aeabi_dcmplt>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d005      	beq.n	8001f7c <update_display+0xcc>
			buffer[2] = 32;
 8001f70:	4b47      	ldr	r3, [pc, #284]	; (8002090 <update_display+0x1e0>)
 8001f72:	2220      	movs	r2, #32
 8001f74:	709a      	strb	r2, [r3, #2]
			buffer[3] = 32;
 8001f76:	4b46      	ldr	r3, [pc, #280]	; (8002090 <update_display+0x1e0>)
 8001f78:	2220      	movs	r2, #32
 8001f7a:	70da      	strb	r2, [r3, #3]
		}
	  	LCD_PutStr(10, 165, buffer, FONT_arial_36X44_NUMBERS, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8001f7c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001f80:	f7ff faa2 	bl	80014c8 <RGB_to_BRG>
 8001f84:	4603      	mov	r3, r0
 8001f86:	461c      	mov	r4, r3
 8001f88:	2000      	movs	r0, #0
 8001f8a:	f7ff fa9d 	bl	80014c8 <RGB_to_BRG>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	9301      	str	r3, [sp, #4]
 8001f92:	9400      	str	r4, [sp, #0]
 8001f94:	4b41      	ldr	r3, [pc, #260]	; (800209c <update_display+0x1ec>)
 8001f96:	4a3e      	ldr	r2, [pc, #248]	; (8002090 <update_display+0x1e0>)
 8001f98:	21a5      	movs	r1, #165	; 0xa5
 8001f9a:	200a      	movs	r0, #10
 8001f9c:	f003 fec8 	bl	8005d30 <LCD_PutStr>
	}

	memset(&buffer, '\0', sizeof(buffer));
 8001fa0:	2228      	movs	r2, #40	; 0x28
 8001fa2:	2100      	movs	r1, #0
 8001fa4:	483a      	ldr	r0, [pc, #232]	; (8002090 <update_display+0x1e0>)
 8001fa6:	f014 fffe 	bl	8016fa6 <memset>
	sprintf(buffer, "%.1f", sensor_values.bus_voltage);
 8001faa:	4b3a      	ldr	r3, [pc, #232]	; (8002094 <update_display+0x1e4>)
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f7fe faf2 	bl	8000598 <__aeabi_f2d>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	460b      	mov	r3, r1
 8001fb8:	493a      	ldr	r1, [pc, #232]	; (80020a4 <update_display+0x1f4>)
 8001fba:	4835      	ldr	r0, [pc, #212]	; (8002090 <update_display+0x1e0>)
 8001fbc:	f014 ff90 	bl	8016ee0 <siprintf>
	LCD_PutStr(100, 255, buffer, FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8001fc0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001fc4:	f7ff fa80 	bl	80014c8 <RGB_to_BRG>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	461c      	mov	r4, r3
 8001fcc:	2000      	movs	r0, #0
 8001fce:	f7ff fa7b 	bl	80014c8 <RGB_to_BRG>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	9301      	str	r3, [sp, #4]
 8001fd6:	9400      	str	r4, [sp, #0]
 8001fd8:	4b33      	ldr	r3, [pc, #204]	; (80020a8 <update_display+0x1f8>)
 8001fda:	4a2d      	ldr	r2, [pc, #180]	; (8002090 <update_display+0x1e0>)
 8001fdc:	21ff      	movs	r1, #255	; 0xff
 8001fde:	2064      	movs	r0, #100	; 0x64
 8001fe0:	f003 fea6 	bl	8005d30 <LCD_PutStr>

	memset(&buffer, '\0', sizeof(buffer));
 8001fe4:	2228      	movs	r2, #40	; 0x28
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	4829      	ldr	r0, [pc, #164]	; (8002090 <update_display+0x1e0>)
 8001fea:	f014 ffdc 	bl	8016fa6 <memset>
	sprintf(buffer, "%.1f", sensor_values.mcu_temperature);
 8001fee:	4b29      	ldr	r3, [pc, #164]	; (8002094 <update_display+0x1e4>)
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f7fe fad0 	bl	8000598 <__aeabi_f2d>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	4929      	ldr	r1, [pc, #164]	; (80020a4 <update_display+0x1f4>)
 8001ffe:	4824      	ldr	r0, [pc, #144]	; (8002090 <update_display+0x1e0>)
 8002000:	f014 ff6e 	bl	8016ee0 <siprintf>
	LCD_PutStr(100, 275, buffer, FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002004:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002008:	f7ff fa5e 	bl	80014c8 <RGB_to_BRG>
 800200c:	4603      	mov	r3, r0
 800200e:	461c      	mov	r4, r3
 8002010:	2000      	movs	r0, #0
 8002012:	f7ff fa59 	bl	80014c8 <RGB_to_BRG>
 8002016:	4603      	mov	r3, r0
 8002018:	9301      	str	r3, [sp, #4]
 800201a:	9400      	str	r4, [sp, #0]
 800201c:	4b22      	ldr	r3, [pc, #136]	; (80020a8 <update_display+0x1f8>)
 800201e:	4a1c      	ldr	r2, [pc, #112]	; (8002090 <update_display+0x1e0>)
 8002020:	f240 1113 	movw	r1, #275	; 0x113
 8002024:	2064      	movs	r0, #100	; 0x64
 8002026:	f003 fe83 	bl	8005d30 <LCD_PutStr>

	if(handle == T210){
 800202a:	4b20      	ldr	r3, [pc, #128]	; (80020ac <update_display+0x1fc>)
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d112      	bne.n	8002058 <update_display+0x1a8>
		LCD_PutStr(100, 235, "T210   ", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002032:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002036:	f7ff fa47 	bl	80014c8 <RGB_to_BRG>
 800203a:	4603      	mov	r3, r0
 800203c:	461c      	mov	r4, r3
 800203e:	2000      	movs	r0, #0
 8002040:	f7ff fa42 	bl	80014c8 <RGB_to_BRG>
 8002044:	4603      	mov	r3, r0
 8002046:	9301      	str	r3, [sp, #4]
 8002048:	9400      	str	r4, [sp, #0]
 800204a:	4b17      	ldr	r3, [pc, #92]	; (80020a8 <update_display+0x1f8>)
 800204c:	4a18      	ldr	r2, [pc, #96]	; (80020b0 <update_display+0x200>)
 800204e:	21eb      	movs	r1, #235	; 0xeb
 8002050:	2064      	movs	r0, #100	; 0x64
 8002052:	f003 fe6d 	bl	8005d30 <LCD_PutStr>
 8002056:	e045      	b.n	80020e4 <update_display+0x234>
	}
	else if(handle == T245){
 8002058:	4b14      	ldr	r3, [pc, #80]	; (80020ac <update_display+0x1fc>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2b02      	cmp	r3, #2
 800205e:	d12b      	bne.n	80020b8 <update_display+0x208>
		LCD_PutStr(100, 235, "T245   ", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002060:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002064:	f7ff fa30 	bl	80014c8 <RGB_to_BRG>
 8002068:	4603      	mov	r3, r0
 800206a:	461c      	mov	r4, r3
 800206c:	2000      	movs	r0, #0
 800206e:	f7ff fa2b 	bl	80014c8 <RGB_to_BRG>
 8002072:	4603      	mov	r3, r0
 8002074:	9301      	str	r3, [sp, #4]
 8002076:	9400      	str	r4, [sp, #0]
 8002078:	4b0b      	ldr	r3, [pc, #44]	; (80020a8 <update_display+0x1f8>)
 800207a:	4a0e      	ldr	r2, [pc, #56]	; (80020b4 <update_display+0x204>)
 800207c:	21eb      	movs	r1, #235	; 0xeb
 800207e:	2064      	movs	r0, #100	; 0x64
 8002080:	f003 fe56 	bl	8005d30 <LCD_PutStr>
 8002084:	e02e      	b.n	80020e4 <update_display+0x234>
 8002086:	bf00      	nop
 8002088:	00000000 	.word	0x00000000
 800208c:	4058e000 	.word	0x4058e000
 8002090:	20000600 	.word	0x20000600
 8002094:	20000038 	.word	0x20000038
 8002098:	0801ab68 	.word	0x0801ab68
 800209c:	0801ccac 	.word	0x0801ccac
 80020a0:	0801ab6c 	.word	0x0801ab6c
 80020a4:	0801ab74 	.word	0x0801ab74
 80020a8:	0801ad64 	.word	0x0801ad64
 80020ac:	200005b8 	.word	0x200005b8
 80020b0:	0801ab7c 	.word	0x0801ab7c
 80020b4:	0801ab84 	.word	0x0801ab84
	}
	else if(handle == NT115){
 80020b8:	4bab      	ldr	r3, [pc, #684]	; (8002368 <update_display+0x4b8>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d111      	bne.n	80020e4 <update_display+0x234>
		LCD_PutStr(100, 235, "NT115", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 80020c0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80020c4:	f7ff fa00 	bl	80014c8 <RGB_to_BRG>
 80020c8:	4603      	mov	r3, r0
 80020ca:	461c      	mov	r4, r3
 80020cc:	2000      	movs	r0, #0
 80020ce:	f7ff f9fb 	bl	80014c8 <RGB_to_BRG>
 80020d2:	4603      	mov	r3, r0
 80020d4:	9301      	str	r3, [sp, #4]
 80020d6:	9400      	str	r4, [sp, #0]
 80020d8:	4ba4      	ldr	r3, [pc, #656]	; (800236c <update_display+0x4bc>)
 80020da:	4aa5      	ldr	r2, [pc, #660]	; (8002370 <update_display+0x4c0>)
 80020dc:	21eb      	movs	r1, #235	; 0xeb
 80020de:	2064      	movs	r0, #100	; 0x64
 80020e0:	f003 fe26 	bl	8005d30 <LCD_PutStr>
	}

	if((active_state == SLEEP || active_state == EMERGENCY_SLEEP || active_state == HALTED) && !sleep_state_written_to_LCD){
 80020e4:	4ba3      	ldr	r3, [pc, #652]	; (8002374 <update_display+0x4c4>)
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	d008      	beq.n	80020fe <update_display+0x24e>
 80020ec:	4ba1      	ldr	r3, [pc, #644]	; (8002374 <update_display+0x4c4>)
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	2b03      	cmp	r3, #3
 80020f2:	d004      	beq.n	80020fe <update_display+0x24e>
 80020f4:	4b9f      	ldr	r3, [pc, #636]	; (8002374 <update_display+0x4c4>)
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	2b04      	cmp	r3, #4
 80020fa:	f040 8098 	bne.w	800222e <update_display+0x37e>
 80020fe:	4b9e      	ldr	r3, [pc, #632]	; (8002378 <update_display+0x4c8>)
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	2b00      	cmp	r3, #0
 8002104:	f040 8093 	bne.w	800222e <update_display+0x37e>
		UG_FillFrame(210,55,230,286, RGB_to_BRG(C_ORANGE));
 8002108:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800210c:	f7ff f9dc 	bl	80014c8 <RGB_to_BRG>
 8002110:	4603      	mov	r3, r0
 8002112:	9300      	str	r3, [sp, #0]
 8002114:	f44f 738f 	mov.w	r3, #286	; 0x11e
 8002118:	22e6      	movs	r2, #230	; 0xe6
 800211a:	2137      	movs	r1, #55	; 0x37
 800211c:	20d2      	movs	r0, #210	; 0xd2
 800211e:	f010 f84b 	bl	80121b8 <UG_FillFrame>
		LCD_PutStr(214, 58,  "Z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002122:	2000      	movs	r0, #0
 8002124:	f7ff f9d0 	bl	80014c8 <RGB_to_BRG>
 8002128:	4603      	mov	r3, r0
 800212a:	461c      	mov	r4, r3
 800212c:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002130:	f7ff f9ca 	bl	80014c8 <RGB_to_BRG>
 8002134:	4603      	mov	r3, r0
 8002136:	9301      	str	r3, [sp, #4]
 8002138:	9400      	str	r4, [sp, #0]
 800213a:	4b90      	ldr	r3, [pc, #576]	; (800237c <update_display+0x4cc>)
 800213c:	4a90      	ldr	r2, [pc, #576]	; (8002380 <update_display+0x4d0>)
 800213e:	213a      	movs	r1, #58	; 0x3a
 8002140:	20d6      	movs	r0, #214	; 0xd6
 8002142:	f003 fdf5 	bl	8005d30 <LCD_PutStr>
		LCD_PutStr(216, 92, "z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002146:	2000      	movs	r0, #0
 8002148:	f7ff f9be 	bl	80014c8 <RGB_to_BRG>
 800214c:	4603      	mov	r3, r0
 800214e:	461c      	mov	r4, r3
 8002150:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002154:	f7ff f9b8 	bl	80014c8 <RGB_to_BRG>
 8002158:	4603      	mov	r3, r0
 800215a:	9301      	str	r3, [sp, #4]
 800215c:	9400      	str	r4, [sp, #0]
 800215e:	4b87      	ldr	r3, [pc, #540]	; (800237c <update_display+0x4cc>)
 8002160:	4a88      	ldr	r2, [pc, #544]	; (8002384 <update_display+0x4d4>)
 8002162:	215c      	movs	r1, #92	; 0x5c
 8002164:	20d8      	movs	r0, #216	; 0xd8
 8002166:	f003 fde3 	bl	8005d30 <LCD_PutStr>
		LCD_PutStr(214, 126, "Z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 800216a:	2000      	movs	r0, #0
 800216c:	f7ff f9ac 	bl	80014c8 <RGB_to_BRG>
 8002170:	4603      	mov	r3, r0
 8002172:	461c      	mov	r4, r3
 8002174:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002178:	f7ff f9a6 	bl	80014c8 <RGB_to_BRG>
 800217c:	4603      	mov	r3, r0
 800217e:	9301      	str	r3, [sp, #4]
 8002180:	9400      	str	r4, [sp, #0]
 8002182:	4b7e      	ldr	r3, [pc, #504]	; (800237c <update_display+0x4cc>)
 8002184:	4a7e      	ldr	r2, [pc, #504]	; (8002380 <update_display+0x4d0>)
 8002186:	217e      	movs	r1, #126	; 0x7e
 8002188:	20d6      	movs	r0, #214	; 0xd6
 800218a:	f003 fdd1 	bl	8005d30 <LCD_PutStr>
		LCD_PutStr(216, 161, "z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 800218e:	2000      	movs	r0, #0
 8002190:	f7ff f99a 	bl	80014c8 <RGB_to_BRG>
 8002194:	4603      	mov	r3, r0
 8002196:	461c      	mov	r4, r3
 8002198:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800219c:	f7ff f994 	bl	80014c8 <RGB_to_BRG>
 80021a0:	4603      	mov	r3, r0
 80021a2:	9301      	str	r3, [sp, #4]
 80021a4:	9400      	str	r4, [sp, #0]
 80021a6:	4b75      	ldr	r3, [pc, #468]	; (800237c <update_display+0x4cc>)
 80021a8:	4a76      	ldr	r2, [pc, #472]	; (8002384 <update_display+0x4d4>)
 80021aa:	21a1      	movs	r1, #161	; 0xa1
 80021ac:	20d8      	movs	r0, #216	; 0xd8
 80021ae:	f003 fdbf 	bl	8005d30 <LCD_PutStr>
		LCD_PutStr(214, 194, "Z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80021b2:	2000      	movs	r0, #0
 80021b4:	f7ff f988 	bl	80014c8 <RGB_to_BRG>
 80021b8:	4603      	mov	r3, r0
 80021ba:	461c      	mov	r4, r3
 80021bc:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80021c0:	f7ff f982 	bl	80014c8 <RGB_to_BRG>
 80021c4:	4603      	mov	r3, r0
 80021c6:	9301      	str	r3, [sp, #4]
 80021c8:	9400      	str	r4, [sp, #0]
 80021ca:	4b6c      	ldr	r3, [pc, #432]	; (800237c <update_display+0x4cc>)
 80021cc:	4a6c      	ldr	r2, [pc, #432]	; (8002380 <update_display+0x4d0>)
 80021ce:	21c2      	movs	r1, #194	; 0xc2
 80021d0:	20d6      	movs	r0, #214	; 0xd6
 80021d2:	f003 fdad 	bl	8005d30 <LCD_PutStr>
		LCD_PutStr(216, 228, "z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80021d6:	2000      	movs	r0, #0
 80021d8:	f7ff f976 	bl	80014c8 <RGB_to_BRG>
 80021dc:	4603      	mov	r3, r0
 80021de:	461c      	mov	r4, r3
 80021e0:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80021e4:	f7ff f970 	bl	80014c8 <RGB_to_BRG>
 80021e8:	4603      	mov	r3, r0
 80021ea:	9301      	str	r3, [sp, #4]
 80021ec:	9400      	str	r4, [sp, #0]
 80021ee:	4b63      	ldr	r3, [pc, #396]	; (800237c <update_display+0x4cc>)
 80021f0:	4a64      	ldr	r2, [pc, #400]	; (8002384 <update_display+0x4d4>)
 80021f2:	21e4      	movs	r1, #228	; 0xe4
 80021f4:	20d8      	movs	r0, #216	; 0xd8
 80021f6:	f003 fd9b 	bl	8005d30 <LCD_PutStr>
		LCD_PutStr(214, 262, "Z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80021fa:	2000      	movs	r0, #0
 80021fc:	f7ff f964 	bl	80014c8 <RGB_to_BRG>
 8002200:	4603      	mov	r3, r0
 8002202:	461c      	mov	r4, r3
 8002204:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002208:	f7ff f95e 	bl	80014c8 <RGB_to_BRG>
 800220c:	4603      	mov	r3, r0
 800220e:	9301      	str	r3, [sp, #4]
 8002210:	9400      	str	r4, [sp, #0]
 8002212:	4b5a      	ldr	r3, [pc, #360]	; (800237c <update_display+0x4cc>)
 8002214:	4a5a      	ldr	r2, [pc, #360]	; (8002380 <update_display+0x4d0>)
 8002216:	f44f 7183 	mov.w	r1, #262	; 0x106
 800221a:	20d6      	movs	r0, #214	; 0xd6
 800221c:	f003 fd88 	bl	8005d30 <LCD_PutStr>
		sleep_state_written_to_LCD = 1;
 8002220:	4b55      	ldr	r3, [pc, #340]	; (8002378 <update_display+0x4c8>)
 8002222:	2201      	movs	r2, #1
 8002224:	701a      	strb	r2, [r3, #0]
		standby_state_written_to_LCD = 0;
 8002226:	4b58      	ldr	r3, [pc, #352]	; (8002388 <update_display+0x4d8>)
 8002228:	2200      	movs	r2, #0
 800222a:	701a      	strb	r2, [r3, #0]
 800222c:	e128      	b.n	8002480 <update_display+0x5d0>
	}
	else if((active_state == STANDBY) && !standby_state_written_to_LCD){
 800222e:	4b51      	ldr	r3, [pc, #324]	; (8002374 <update_display+0x4c4>)
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	2b01      	cmp	r3, #1
 8002234:	f040 80b8 	bne.w	80023a8 <update_display+0x4f8>
 8002238:	4b53      	ldr	r3, [pc, #332]	; (8002388 <update_display+0x4d8>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	f040 80b3 	bne.w	80023a8 <update_display+0x4f8>
		UG_FillFrame(210, 55, 230,286, RGB_to_BRG(C_ORANGE));
 8002242:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002246:	f7ff f93f 	bl	80014c8 <RGB_to_BRG>
 800224a:	4603      	mov	r3, r0
 800224c:	9300      	str	r3, [sp, #0]
 800224e:	f44f 738f 	mov.w	r3, #286	; 0x11e
 8002252:	22e6      	movs	r2, #230	; 0xe6
 8002254:	2137      	movs	r1, #55	; 0x37
 8002256:	20d2      	movs	r0, #210	; 0xd2
 8002258:	f00f ffae 	bl	80121b8 <UG_FillFrame>
		LCD_PutStr(214, 58,  "S", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 800225c:	2000      	movs	r0, #0
 800225e:	f7ff f933 	bl	80014c8 <RGB_to_BRG>
 8002262:	4603      	mov	r3, r0
 8002264:	461c      	mov	r4, r3
 8002266:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800226a:	f7ff f92d 	bl	80014c8 <RGB_to_BRG>
 800226e:	4603      	mov	r3, r0
 8002270:	9301      	str	r3, [sp, #4]
 8002272:	9400      	str	r4, [sp, #0]
 8002274:	4b41      	ldr	r3, [pc, #260]	; (800237c <update_display+0x4cc>)
 8002276:	4a45      	ldr	r2, [pc, #276]	; (800238c <update_display+0x4dc>)
 8002278:	213a      	movs	r1, #58	; 0x3a
 800227a:	20d6      	movs	r0, #214	; 0xd6
 800227c:	f003 fd58 	bl	8005d30 <LCD_PutStr>
		LCD_PutStr(214, 92,  "T", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002280:	2000      	movs	r0, #0
 8002282:	f7ff f921 	bl	80014c8 <RGB_to_BRG>
 8002286:	4603      	mov	r3, r0
 8002288:	461c      	mov	r4, r3
 800228a:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800228e:	f7ff f91b 	bl	80014c8 <RGB_to_BRG>
 8002292:	4603      	mov	r3, r0
 8002294:	9301      	str	r3, [sp, #4]
 8002296:	9400      	str	r4, [sp, #0]
 8002298:	4b38      	ldr	r3, [pc, #224]	; (800237c <update_display+0x4cc>)
 800229a:	4a3d      	ldr	r2, [pc, #244]	; (8002390 <update_display+0x4e0>)
 800229c:	215c      	movs	r1, #92	; 0x5c
 800229e:	20d6      	movs	r0, #214	; 0xd6
 80022a0:	f003 fd46 	bl	8005d30 <LCD_PutStr>
		LCD_PutStr(214, 126, "A", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80022a4:	2000      	movs	r0, #0
 80022a6:	f7ff f90f 	bl	80014c8 <RGB_to_BRG>
 80022aa:	4603      	mov	r3, r0
 80022ac:	461c      	mov	r4, r3
 80022ae:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80022b2:	f7ff f909 	bl	80014c8 <RGB_to_BRG>
 80022b6:	4603      	mov	r3, r0
 80022b8:	9301      	str	r3, [sp, #4]
 80022ba:	9400      	str	r4, [sp, #0]
 80022bc:	4b2f      	ldr	r3, [pc, #188]	; (800237c <update_display+0x4cc>)
 80022be:	4a35      	ldr	r2, [pc, #212]	; (8002394 <update_display+0x4e4>)
 80022c0:	217e      	movs	r1, #126	; 0x7e
 80022c2:	20d6      	movs	r0, #214	; 0xd6
 80022c4:	f003 fd34 	bl	8005d30 <LCD_PutStr>
		LCD_PutStr(214, 161, "N", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80022c8:	2000      	movs	r0, #0
 80022ca:	f7ff f8fd 	bl	80014c8 <RGB_to_BRG>
 80022ce:	4603      	mov	r3, r0
 80022d0:	461c      	mov	r4, r3
 80022d2:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80022d6:	f7ff f8f7 	bl	80014c8 <RGB_to_BRG>
 80022da:	4603      	mov	r3, r0
 80022dc:	9301      	str	r3, [sp, #4]
 80022de:	9400      	str	r4, [sp, #0]
 80022e0:	4b26      	ldr	r3, [pc, #152]	; (800237c <update_display+0x4cc>)
 80022e2:	4a2d      	ldr	r2, [pc, #180]	; (8002398 <update_display+0x4e8>)
 80022e4:	21a1      	movs	r1, #161	; 0xa1
 80022e6:	20d6      	movs	r0, #214	; 0xd6
 80022e8:	f003 fd22 	bl	8005d30 <LCD_PutStr>
		LCD_PutStr(214, 194, "D", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80022ec:	2000      	movs	r0, #0
 80022ee:	f7ff f8eb 	bl	80014c8 <RGB_to_BRG>
 80022f2:	4603      	mov	r3, r0
 80022f4:	461c      	mov	r4, r3
 80022f6:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80022fa:	f7ff f8e5 	bl	80014c8 <RGB_to_BRG>
 80022fe:	4603      	mov	r3, r0
 8002300:	9301      	str	r3, [sp, #4]
 8002302:	9400      	str	r4, [sp, #0]
 8002304:	4b1d      	ldr	r3, [pc, #116]	; (800237c <update_display+0x4cc>)
 8002306:	4a25      	ldr	r2, [pc, #148]	; (800239c <update_display+0x4ec>)
 8002308:	21c2      	movs	r1, #194	; 0xc2
 800230a:	20d6      	movs	r0, #214	; 0xd6
 800230c:	f003 fd10 	bl	8005d30 <LCD_PutStr>
		LCD_PutStr(214, 228, "B", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002310:	2000      	movs	r0, #0
 8002312:	f7ff f8d9 	bl	80014c8 <RGB_to_BRG>
 8002316:	4603      	mov	r3, r0
 8002318:	461c      	mov	r4, r3
 800231a:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800231e:	f7ff f8d3 	bl	80014c8 <RGB_to_BRG>
 8002322:	4603      	mov	r3, r0
 8002324:	9301      	str	r3, [sp, #4]
 8002326:	9400      	str	r4, [sp, #0]
 8002328:	4b14      	ldr	r3, [pc, #80]	; (800237c <update_display+0x4cc>)
 800232a:	4a1d      	ldr	r2, [pc, #116]	; (80023a0 <update_display+0x4f0>)
 800232c:	21e4      	movs	r1, #228	; 0xe4
 800232e:	20d6      	movs	r0, #214	; 0xd6
 8002330:	f003 fcfe 	bl	8005d30 <LCD_PutStr>
		LCD_PutStr(214, 262, "Y", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002334:	2000      	movs	r0, #0
 8002336:	f7ff f8c7 	bl	80014c8 <RGB_to_BRG>
 800233a:	4603      	mov	r3, r0
 800233c:	461c      	mov	r4, r3
 800233e:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002342:	f7ff f8c1 	bl	80014c8 <RGB_to_BRG>
 8002346:	4603      	mov	r3, r0
 8002348:	9301      	str	r3, [sp, #4]
 800234a:	9400      	str	r4, [sp, #0]
 800234c:	4b0b      	ldr	r3, [pc, #44]	; (800237c <update_display+0x4cc>)
 800234e:	4a15      	ldr	r2, [pc, #84]	; (80023a4 <update_display+0x4f4>)
 8002350:	f44f 7183 	mov.w	r1, #262	; 0x106
 8002354:	20d6      	movs	r0, #214	; 0xd6
 8002356:	f003 fceb 	bl	8005d30 <LCD_PutStr>
		standby_state_written_to_LCD = 1;
 800235a:	4b0b      	ldr	r3, [pc, #44]	; (8002388 <update_display+0x4d8>)
 800235c:	2201      	movs	r2, #1
 800235e:	701a      	strb	r2, [r3, #0]
		sleep_state_written_to_LCD = 0;
 8002360:	4b05      	ldr	r3, [pc, #20]	; (8002378 <update_display+0x4c8>)
 8002362:	2200      	movs	r2, #0
 8002364:	701a      	strb	r2, [r3, #0]
 8002366:	e08b      	b.n	8002480 <update_display+0x5d0>
 8002368:	200005b8 	.word	0x200005b8
 800236c:	0801ad64 	.word	0x0801ad64
 8002370:	0801ab8c 	.word	0x0801ab8c
 8002374:	2000001d 	.word	0x2000001d
 8002378:	200005df 	.word	0x200005df
 800237c:	0801bd34 	.word	0x0801bd34
 8002380:	0801ab94 	.word	0x0801ab94
 8002384:	0801ab98 	.word	0x0801ab98
 8002388:	200005e0 	.word	0x200005e0
 800238c:	0801ab9c 	.word	0x0801ab9c
 8002390:	0801aba0 	.word	0x0801aba0
 8002394:	0801aba4 	.word	0x0801aba4
 8002398:	0801aba8 	.word	0x0801aba8
 800239c:	0801abac 	.word	0x0801abac
 80023a0:	0801abb0 	.word	0x0801abb0
 80023a4:	0801abb4 	.word	0x0801abb4
	}
	else if(active_state == RUN){
 80023a8:	4b3b      	ldr	r3, [pc, #236]	; (8002498 <update_display+0x5e8>)
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d167      	bne.n	8002480 <update_display+0x5d0>
		UG_FillFrame(210, 287-(PID_output/PID_MAX_OUTPUT)*232, 	230, 	287, 									RGB_to_BRG(C_LIGHT_SKY_BLUE));
 80023b0:	4b3a      	ldr	r3, [pc, #232]	; (800249c <update_display+0x5ec>)
 80023b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80023b6:	f04f 0200 	mov.w	r2, #0
 80023ba:	4b39      	ldr	r3, [pc, #228]	; (80024a0 <update_display+0x5f0>)
 80023bc:	f7fe fa6e 	bl	800089c <__aeabi_ddiv>
 80023c0:	4602      	mov	r2, r0
 80023c2:	460b      	mov	r3, r1
 80023c4:	4610      	mov	r0, r2
 80023c6:	4619      	mov	r1, r3
 80023c8:	f04f 0200 	mov.w	r2, #0
 80023cc:	4b35      	ldr	r3, [pc, #212]	; (80024a4 <update_display+0x5f4>)
 80023ce:	f7fe f93b 	bl	8000648 <__aeabi_dmul>
 80023d2:	4602      	mov	r2, r0
 80023d4:	460b      	mov	r3, r1
 80023d6:	a12c      	add	r1, pc, #176	; (adr r1, 8002488 <update_display+0x5d8>)
 80023d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80023dc:	f7fd ff7c 	bl	80002d8 <__aeabi_dsub>
 80023e0:	4602      	mov	r2, r0
 80023e2:	460b      	mov	r3, r1
 80023e4:	4610      	mov	r0, r2
 80023e6:	4619      	mov	r1, r3
 80023e8:	f7fe fbde 	bl	8000ba8 <__aeabi_d2iz>
 80023ec:	4603      	mov	r3, r0
 80023ee:	b21c      	sxth	r4, r3
 80023f0:	f248 607e 	movw	r0, #34430	; 0x867e
 80023f4:	f7ff f868 	bl	80014c8 <RGB_to_BRG>
 80023f8:	4603      	mov	r3, r0
 80023fa:	9300      	str	r3, [sp, #0]
 80023fc:	f240 131f 	movw	r3, #287	; 0x11f
 8002400:	22e6      	movs	r2, #230	; 0xe6
 8002402:	4621      	mov	r1, r4
 8002404:	20d2      	movs	r0, #210	; 0xd2
 8002406:	f00f fed7 	bl	80121b8 <UG_FillFrame>
		UG_FillFrame(210, 55, 									230, 	287-(PID_output/PID_MAX_OUTPUT)*231-1, RGB_to_BRG(C_BLACK));
 800240a:	4b24      	ldr	r3, [pc, #144]	; (800249c <update_display+0x5ec>)
 800240c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002410:	f04f 0200 	mov.w	r2, #0
 8002414:	4b22      	ldr	r3, [pc, #136]	; (80024a0 <update_display+0x5f0>)
 8002416:	f7fe fa41 	bl	800089c <__aeabi_ddiv>
 800241a:	4602      	mov	r2, r0
 800241c:	460b      	mov	r3, r1
 800241e:	4610      	mov	r0, r2
 8002420:	4619      	mov	r1, r3
 8002422:	a31b      	add	r3, pc, #108	; (adr r3, 8002490 <update_display+0x5e0>)
 8002424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002428:	f7fe f90e 	bl	8000648 <__aeabi_dmul>
 800242c:	4602      	mov	r2, r0
 800242e:	460b      	mov	r3, r1
 8002430:	a115      	add	r1, pc, #84	; (adr r1, 8002488 <update_display+0x5d8>)
 8002432:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002436:	f7fd ff4f 	bl	80002d8 <__aeabi_dsub>
 800243a:	4602      	mov	r2, r0
 800243c:	460b      	mov	r3, r1
 800243e:	4610      	mov	r0, r2
 8002440:	4619      	mov	r1, r3
 8002442:	f04f 0200 	mov.w	r2, #0
 8002446:	4b18      	ldr	r3, [pc, #96]	; (80024a8 <update_display+0x5f8>)
 8002448:	f7fd ff46 	bl	80002d8 <__aeabi_dsub>
 800244c:	4602      	mov	r2, r0
 800244e:	460b      	mov	r3, r1
 8002450:	4610      	mov	r0, r2
 8002452:	4619      	mov	r1, r3
 8002454:	f7fe fba8 	bl	8000ba8 <__aeabi_d2iz>
 8002458:	4603      	mov	r3, r0
 800245a:	b21c      	sxth	r4, r3
 800245c:	2000      	movs	r0, #0
 800245e:	f7ff f833 	bl	80014c8 <RGB_to_BRG>
 8002462:	4603      	mov	r3, r0
 8002464:	9300      	str	r3, [sp, #0]
 8002466:	4623      	mov	r3, r4
 8002468:	22e6      	movs	r2, #230	; 0xe6
 800246a:	2137      	movs	r1, #55	; 0x37
 800246c:	20d2      	movs	r0, #210	; 0xd2
 800246e:	f00f fea3 	bl	80121b8 <UG_FillFrame>
		standby_state_written_to_LCD = 0;
 8002472:	4b0e      	ldr	r3, [pc, #56]	; (80024ac <update_display+0x5fc>)
 8002474:	2200      	movs	r2, #0
 8002476:	701a      	strb	r2, [r3, #0]
		sleep_state_written_to_LCD = 0;
 8002478:	4b0d      	ldr	r3, [pc, #52]	; (80024b0 <update_display+0x600>)
 800247a:	2200      	movs	r2, #0
 800247c:	701a      	strb	r2, [r3, #0]
	}
}
 800247e:	e7ff      	b.n	8002480 <update_display+0x5d0>
 8002480:	bf00      	nop
 8002482:	3704      	adds	r7, #4
 8002484:	46bd      	mov	sp, r7
 8002486:	bd90      	pop	{r4, r7, pc}
 8002488:	00000000 	.word	0x00000000
 800248c:	4071f000 	.word	0x4071f000
 8002490:	00000000 	.word	0x00000000
 8002494:	406ce000 	.word	0x406ce000
 8002498:	2000001d 	.word	0x2000001d
 800249c:	200006f0 	.word	0x200006f0
 80024a0:	407f4000 	.word	0x407f4000
 80024a4:	406d0000 	.word	0x406d0000
 80024a8:	3ff00000 	.word	0x3ff00000
 80024ac:	200005e0 	.word	0x200005e0
 80024b0:	200005df 	.word	0x200005df

080024b4 <LCD_draw_main_screen>:

void LCD_draw_main_screen(){
 80024b4:	b590      	push	{r4, r7, lr}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af02      	add	r7, sp, #8
		UG_FillScreen(RGB_to_BRG(C_BLACK));
 80024ba:	2000      	movs	r0, #0
 80024bc:	f7ff f804 	bl	80014c8 <RGB_to_BRG>
 80024c0:	4603      	mov	r3, r0
 80024c2:	4618      	mov	r0, r3
 80024c4:	f00f fe54 	bl	8012170 <UG_FillScreen>

		LCD_PutStr(53, 12, "AxxSolder", FONT_arial_19X22, RGB_to_BRG(C_YELLOW), RGB_to_BRG(C_BLACK));
 80024c8:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 80024cc:	f7fe fffc 	bl	80014c8 <RGB_to_BRG>
 80024d0:	4603      	mov	r3, r0
 80024d2:	461c      	mov	r4, r3
 80024d4:	2000      	movs	r0, #0
 80024d6:	f7fe fff7 	bl	80014c8 <RGB_to_BRG>
 80024da:	4603      	mov	r3, r0
 80024dc:	9301      	str	r3, [sp, #4]
 80024de:	9400      	str	r4, [sp, #0]
 80024e0:	4bc3      	ldr	r3, [pc, #780]	; (80027f0 <LCD_draw_main_screen+0x33c>)
 80024e2:	4ac4      	ldr	r2, [pc, #784]	; (80027f4 <LCD_draw_main_screen+0x340>)
 80024e4:	210c      	movs	r1, #12
 80024e6:	2035      	movs	r0, #53	; 0x35
 80024e8:	f003 fc22 	bl	8005d30 <LCD_PutStr>
		LCD_DrawLine(0,40,240,40,RGB_to_BRG(C_YELLOW));
 80024ec:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 80024f0:	f7fe ffea 	bl	80014c8 <RGB_to_BRG>
 80024f4:	4603      	mov	r3, r0
 80024f6:	9300      	str	r3, [sp, #0]
 80024f8:	2328      	movs	r3, #40	; 0x28
 80024fa:	22f0      	movs	r2, #240	; 0xf0
 80024fc:	2128      	movs	r1, #40	; 0x28
 80024fe:	2000      	movs	r0, #0
 8002500:	f003 fbd8 	bl	8005cb4 <LCD_DrawLine>
		LCD_DrawLine(0,41,240,41,RGB_to_BRG(C_YELLOW));
 8002504:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8002508:	f7fe ffde 	bl	80014c8 <RGB_to_BRG>
 800250c:	4603      	mov	r3, r0
 800250e:	9300      	str	r3, [sp, #0]
 8002510:	2329      	movs	r3, #41	; 0x29
 8002512:	22f0      	movs	r2, #240	; 0xf0
 8002514:	2129      	movs	r1, #41	; 0x29
 8002516:	2000      	movs	r0, #0
 8002518:	f003 fbcc 	bl	8005cb4 <LCD_DrawLine>
		LCD_DrawLine(0,42,240,42,RGB_to_BRG(C_YELLOW));
 800251c:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8002520:	f7fe ffd2 	bl	80014c8 <RGB_to_BRG>
 8002524:	4603      	mov	r3, r0
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	232a      	movs	r3, #42	; 0x2a
 800252a:	22f0      	movs	r2, #240	; 0xf0
 800252c:	212a      	movs	r1, #42	; 0x2a
 800252e:	2000      	movs	r0, #0
 8002530:	f003 fbc0 	bl	8005cb4 <LCD_DrawLine>


		LCD_PutStr(10, 50, "Set temp", FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002534:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002538:	f7fe ffc6 	bl	80014c8 <RGB_to_BRG>
 800253c:	4603      	mov	r3, r0
 800253e:	461c      	mov	r4, r3
 8002540:	2000      	movs	r0, #0
 8002542:	f7fe ffc1 	bl	80014c8 <RGB_to_BRG>
 8002546:	4603      	mov	r3, r0
 8002548:	9301      	str	r3, [sp, #4]
 800254a:	9400      	str	r4, [sp, #0]
 800254c:	4baa      	ldr	r3, [pc, #680]	; (80027f8 <LCD_draw_main_screen+0x344>)
 800254e:	4aab      	ldr	r2, [pc, #684]	; (80027fc <LCD_draw_main_screen+0x348>)
 8002550:	2132      	movs	r1, #50	; 0x32
 8002552:	200a      	movs	r0, #10
 8002554:	f003 fbec 	bl	8005d30 <LCD_PutStr>
		UG_DrawCircle(120, 85, 5, RGB_to_BRG(C_WHITE));
 8002558:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800255c:	f7fe ffb4 	bl	80014c8 <RGB_to_BRG>
 8002560:	4603      	mov	r3, r0
 8002562:	2205      	movs	r2, #5
 8002564:	2155      	movs	r1, #85	; 0x55
 8002566:	2078      	movs	r0, #120	; 0x78
 8002568:	f00f fee0 	bl	801232c <UG_DrawCircle>
		UG_DrawCircle(120, 85, 4, RGB_to_BRG(C_WHITE));
 800256c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002570:	f7fe ffaa 	bl	80014c8 <RGB_to_BRG>
 8002574:	4603      	mov	r3, r0
 8002576:	2204      	movs	r2, #4
 8002578:	2155      	movs	r1, #85	; 0x55
 800257a:	2078      	movs	r0, #120	; 0x78
 800257c:	f00f fed6 	bl	801232c <UG_DrawCircle>
		UG_DrawCircle(120, 85, 3, RGB_to_BRG(C_WHITE));
 8002580:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002584:	f7fe ffa0 	bl	80014c8 <RGB_to_BRG>
 8002588:	4603      	mov	r3, r0
 800258a:	2203      	movs	r2, #3
 800258c:	2155      	movs	r1, #85	; 0x55
 800258e:	2078      	movs	r0, #120	; 0x78
 8002590:	f00f fecc 	bl	801232c <UG_DrawCircle>
		LCD_PutStr(130, 75, "C", FONT_arial_36X44_C, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002594:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002598:	f7fe ff96 	bl	80014c8 <RGB_to_BRG>
 800259c:	4603      	mov	r3, r0
 800259e:	461c      	mov	r4, r3
 80025a0:	2000      	movs	r0, #0
 80025a2:	f7fe ff91 	bl	80014c8 <RGB_to_BRG>
 80025a6:	4603      	mov	r3, r0
 80025a8:	9301      	str	r3, [sp, #4]
 80025aa:	9400      	str	r4, [sp, #0]
 80025ac:	4b94      	ldr	r3, [pc, #592]	; (8002800 <LCD_draw_main_screen+0x34c>)
 80025ae:	4a95      	ldr	r2, [pc, #596]	; (8002804 <LCD_draw_main_screen+0x350>)
 80025b0:	214b      	movs	r1, #75	; 0x4b
 80025b2:	2082      	movs	r0, #130	; 0x82
 80025b4:	f003 fbbc 	bl	8005d30 <LCD_PutStr>


		LCD_PutStr(10, 140, "Actual temp", FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 80025b8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80025bc:	f7fe ff84 	bl	80014c8 <RGB_to_BRG>
 80025c0:	4603      	mov	r3, r0
 80025c2:	461c      	mov	r4, r3
 80025c4:	2000      	movs	r0, #0
 80025c6:	f7fe ff7f 	bl	80014c8 <RGB_to_BRG>
 80025ca:	4603      	mov	r3, r0
 80025cc:	9301      	str	r3, [sp, #4]
 80025ce:	9400      	str	r4, [sp, #0]
 80025d0:	4b89      	ldr	r3, [pc, #548]	; (80027f8 <LCD_draw_main_screen+0x344>)
 80025d2:	4a8d      	ldr	r2, [pc, #564]	; (8002808 <LCD_draw_main_screen+0x354>)
 80025d4:	218c      	movs	r1, #140	; 0x8c
 80025d6:	200a      	movs	r0, #10
 80025d8:	f003 fbaa 	bl	8005d30 <LCD_PutStr>
		UG_DrawCircle(120, 175, 5, RGB_to_BRG(C_WHITE));
 80025dc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80025e0:	f7fe ff72 	bl	80014c8 <RGB_to_BRG>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2205      	movs	r2, #5
 80025e8:	21af      	movs	r1, #175	; 0xaf
 80025ea:	2078      	movs	r0, #120	; 0x78
 80025ec:	f00f fe9e 	bl	801232c <UG_DrawCircle>
		UG_DrawCircle(120, 175, 4, RGB_to_BRG(C_WHITE));
 80025f0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80025f4:	f7fe ff68 	bl	80014c8 <RGB_to_BRG>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2204      	movs	r2, #4
 80025fc:	21af      	movs	r1, #175	; 0xaf
 80025fe:	2078      	movs	r0, #120	; 0x78
 8002600:	f00f fe94 	bl	801232c <UG_DrawCircle>
		UG_DrawCircle(120, 175, 3, RGB_to_BRG(C_WHITE));
 8002604:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002608:	f7fe ff5e 	bl	80014c8 <RGB_to_BRG>
 800260c:	4603      	mov	r3, r0
 800260e:	2203      	movs	r2, #3
 8002610:	21af      	movs	r1, #175	; 0xaf
 8002612:	2078      	movs	r0, #120	; 0x78
 8002614:	f00f fe8a 	bl	801232c <UG_DrawCircle>
		LCD_PutStr(130, 165, "C", FONT_arial_36X44_C, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002618:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800261c:	f7fe ff54 	bl	80014c8 <RGB_to_BRG>
 8002620:	4603      	mov	r3, r0
 8002622:	461c      	mov	r4, r3
 8002624:	2000      	movs	r0, #0
 8002626:	f7fe ff4f 	bl	80014c8 <RGB_to_BRG>
 800262a:	4603      	mov	r3, r0
 800262c:	9301      	str	r3, [sp, #4]
 800262e:	9400      	str	r4, [sp, #0]
 8002630:	4b73      	ldr	r3, [pc, #460]	; (8002800 <LCD_draw_main_screen+0x34c>)
 8002632:	4a74      	ldr	r2, [pc, #464]	; (8002804 <LCD_draw_main_screen+0x350>)
 8002634:	21a5      	movs	r1, #165	; 0xa5
 8002636:	2082      	movs	r0, #130	; 0x82
 8002638:	f003 fb7a 	bl	8005d30 <LCD_PutStr>

		UG_DrawFrame(4, 134, 182, 220, RGB_to_BRG(C_WHITE));
 800263c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002640:	f7fe ff42 	bl	80014c8 <RGB_to_BRG>
 8002644:	4603      	mov	r3, r0
 8002646:	9300      	str	r3, [sp, #0]
 8002648:	23dc      	movs	r3, #220	; 0xdc
 800264a:	22b6      	movs	r2, #182	; 0xb6
 800264c:	2186      	movs	r1, #134	; 0x86
 800264e:	2004      	movs	r0, #4
 8002650:	f00f fe24 	bl	801229c <UG_DrawFrame>
		UG_DrawFrame(3, 133, 183, 221, RGB_to_BRG(C_WHITE));
 8002654:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002658:	f7fe ff36 	bl	80014c8 <RGB_to_BRG>
 800265c:	4603      	mov	r3, r0
 800265e:	9300      	str	r3, [sp, #0]
 8002660:	23dd      	movs	r3, #221	; 0xdd
 8002662:	22b7      	movs	r2, #183	; 0xb7
 8002664:	2185      	movs	r1, #133	; 0x85
 8002666:	2003      	movs	r0, #3
 8002668:	f00f fe18 	bl	801229c <UG_DrawFrame>

		LCD_PutStr(2, 235, "Handle type:", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800266c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002670:	f7fe ff2a 	bl	80014c8 <RGB_to_BRG>
 8002674:	4603      	mov	r3, r0
 8002676:	461c      	mov	r4, r3
 8002678:	2000      	movs	r0, #0
 800267a:	f7fe ff25 	bl	80014c8 <RGB_to_BRG>
 800267e:	4603      	mov	r3, r0
 8002680:	9301      	str	r3, [sp, #4]
 8002682:	9400      	str	r4, [sp, #0]
 8002684:	4b61      	ldr	r3, [pc, #388]	; (800280c <LCD_draw_main_screen+0x358>)
 8002686:	4a62      	ldr	r2, [pc, #392]	; (8002810 <LCD_draw_main_screen+0x35c>)
 8002688:	21eb      	movs	r1, #235	; 0xeb
 800268a:	2002      	movs	r0, #2
 800268c:	f003 fb50 	bl	8005d30 <LCD_PutStr>
		LCD_PutStr(2, 255, "Input voltage:           V", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002690:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002694:	f7fe ff18 	bl	80014c8 <RGB_to_BRG>
 8002698:	4603      	mov	r3, r0
 800269a:	461c      	mov	r4, r3
 800269c:	2000      	movs	r0, #0
 800269e:	f7fe ff13 	bl	80014c8 <RGB_to_BRG>
 80026a2:	4603      	mov	r3, r0
 80026a4:	9301      	str	r3, [sp, #4]
 80026a6:	9400      	str	r4, [sp, #0]
 80026a8:	4b58      	ldr	r3, [pc, #352]	; (800280c <LCD_draw_main_screen+0x358>)
 80026aa:	4a5a      	ldr	r2, [pc, #360]	; (8002814 <LCD_draw_main_screen+0x360>)
 80026ac:	21ff      	movs	r1, #255	; 0xff
 80026ae:	2002      	movs	r0, #2
 80026b0:	f003 fb3e 	bl	8005d30 <LCD_PutStr>
		LCD_PutStr(2, 275, "MCU temp:              deg C", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 80026b4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80026b8:	f7fe ff06 	bl	80014c8 <RGB_to_BRG>
 80026bc:	4603      	mov	r3, r0
 80026be:	461c      	mov	r4, r3
 80026c0:	2000      	movs	r0, #0
 80026c2:	f7fe ff01 	bl	80014c8 <RGB_to_BRG>
 80026c6:	4603      	mov	r3, r0
 80026c8:	9301      	str	r3, [sp, #4]
 80026ca:	9400      	str	r4, [sp, #0]
 80026cc:	4b4f      	ldr	r3, [pc, #316]	; (800280c <LCD_draw_main_screen+0x358>)
 80026ce:	4a52      	ldr	r2, [pc, #328]	; (8002818 <LCD_draw_main_screen+0x364>)
 80026d0:	f240 1113 	movw	r1, #275	; 0x113
 80026d4:	2002      	movs	r0, #2
 80026d6:	f003 fb2b 	bl	8005d30 <LCD_PutStr>

		UG_DrawLine(2, 296, 240, 296, RGB_to_BRG(C_DARK_SEA_GREEN));
 80026da:	f648 50d1 	movw	r0, #36305	; 0x8dd1
 80026de:	f7fe fef3 	bl	80014c8 <RGB_to_BRG>
 80026e2:	4603      	mov	r3, r0
 80026e4:	9300      	str	r3, [sp, #0]
 80026e6:	f44f 7394 	mov.w	r3, #296	; 0x128
 80026ea:	22f0      	movs	r2, #240	; 0xf0
 80026ec:	f44f 7194 	mov.w	r1, #296	; 0x128
 80026f0:	2002      	movs	r0, #2
 80026f2:	f00f ff01 	bl	80124f8 <UG_DrawLine>
		UG_DrawLine(2, 297, 240, 297, RGB_to_BRG(C_DARK_SEA_GREEN));
 80026f6:	f648 50d1 	movw	r0, #36305	; 0x8dd1
 80026fa:	f7fe fee5 	bl	80014c8 <RGB_to_BRG>
 80026fe:	4603      	mov	r3, r0
 8002700:	9300      	str	r3, [sp, #0]
 8002702:	f240 1329 	movw	r3, #297	; 0x129
 8002706:	22f0      	movs	r2, #240	; 0xf0
 8002708:	f240 1129 	movw	r1, #297	; 0x129
 800270c:	2002      	movs	r0, #2
 800270e:	f00f fef3 	bl	80124f8 <UG_DrawLine>


		LCD_PutStr(2, 301, "PRESETS", FONT_arial_20X23, RGB_to_BRG(C_DARK_SEA_GREEN), RGB_to_BRG(C_BLACK));
 8002712:	f648 50d1 	movw	r0, #36305	; 0x8dd1
 8002716:	f7fe fed7 	bl	80014c8 <RGB_to_BRG>
 800271a:	4603      	mov	r3, r0
 800271c:	461c      	mov	r4, r3
 800271e:	2000      	movs	r0, #0
 8002720:	f7fe fed2 	bl	80014c8 <RGB_to_BRG>
 8002724:	4603      	mov	r3, r0
 8002726:	9301      	str	r3, [sp, #4]
 8002728:	9400      	str	r4, [sp, #0]
 800272a:	4b33      	ldr	r3, [pc, #204]	; (80027f8 <LCD_draw_main_screen+0x344>)
 800272c:	4a3b      	ldr	r2, [pc, #236]	; (800281c <LCD_draw_main_screen+0x368>)
 800272e:	f240 112d 	movw	r1, #301	; 0x12d
 8002732:	2002      	movs	r0, #2
 8002734:	f003 fafc 	bl	8005d30 <LCD_PutStr>
		memset(&buffer, '\0', sizeof(buffer));
 8002738:	2228      	movs	r2, #40	; 0x28
 800273a:	2100      	movs	r1, #0
 800273c:	4838      	ldr	r0, [pc, #224]	; (8002820 <LCD_draw_main_screen+0x36c>)
 800273e:	f014 fc32 	bl	8016fa6 <memset>
		sprintf(buffer, "%.0f", flash_values.preset_temp_1);
 8002742:	4b38      	ldr	r3, [pc, #224]	; (8002824 <LCD_draw_main_screen+0x370>)
 8002744:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002748:	4937      	ldr	r1, [pc, #220]	; (8002828 <LCD_draw_main_screen+0x374>)
 800274a:	4835      	ldr	r0, [pc, #212]	; (8002820 <LCD_draw_main_screen+0x36c>)
 800274c:	f014 fbc8 	bl	8016ee0 <siprintf>
		LCD_PutStr(130, 301, buffer, FONT_arial_20X23, RGB_to_BRG(C_DARK_SEA_GREEN), RGB_to_BRG(C_BLACK));
 8002750:	f648 50d1 	movw	r0, #36305	; 0x8dd1
 8002754:	f7fe feb8 	bl	80014c8 <RGB_to_BRG>
 8002758:	4603      	mov	r3, r0
 800275a:	461c      	mov	r4, r3
 800275c:	2000      	movs	r0, #0
 800275e:	f7fe feb3 	bl	80014c8 <RGB_to_BRG>
 8002762:	4603      	mov	r3, r0
 8002764:	9301      	str	r3, [sp, #4]
 8002766:	9400      	str	r4, [sp, #0]
 8002768:	4b23      	ldr	r3, [pc, #140]	; (80027f8 <LCD_draw_main_screen+0x344>)
 800276a:	4a2d      	ldr	r2, [pc, #180]	; (8002820 <LCD_draw_main_screen+0x36c>)
 800276c:	f240 112d 	movw	r1, #301	; 0x12d
 8002770:	2082      	movs	r0, #130	; 0x82
 8002772:	f003 fadd 	bl	8005d30 <LCD_PutStr>
		memset(&buffer, '\0', sizeof(buffer));
 8002776:	2228      	movs	r2, #40	; 0x28
 8002778:	2100      	movs	r1, #0
 800277a:	4829      	ldr	r0, [pc, #164]	; (8002820 <LCD_draw_main_screen+0x36c>)
 800277c:	f014 fc13 	bl	8016fa6 <memset>
		sprintf(buffer, "%.0f", flash_values.preset_temp_2);
 8002780:	4b28      	ldr	r3, [pc, #160]	; (8002824 <LCD_draw_main_screen+0x370>)
 8002782:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002786:	4928      	ldr	r1, [pc, #160]	; (8002828 <LCD_draw_main_screen+0x374>)
 8002788:	4825      	ldr	r0, [pc, #148]	; (8002820 <LCD_draw_main_screen+0x36c>)
 800278a:	f014 fba9 	bl	8016ee0 <siprintf>
		LCD_PutStr(190, 301, buffer, FONT_arial_20X23, RGB_to_BRG(C_DARK_SEA_GREEN), RGB_to_BRG(C_BLACK));
 800278e:	f648 50d1 	movw	r0, #36305	; 0x8dd1
 8002792:	f7fe fe99 	bl	80014c8 <RGB_to_BRG>
 8002796:	4603      	mov	r3, r0
 8002798:	461c      	mov	r4, r3
 800279a:	2000      	movs	r0, #0
 800279c:	f7fe fe94 	bl	80014c8 <RGB_to_BRG>
 80027a0:	4603      	mov	r3, r0
 80027a2:	9301      	str	r3, [sp, #4]
 80027a4:	9400      	str	r4, [sp, #0]
 80027a6:	4b14      	ldr	r3, [pc, #80]	; (80027f8 <LCD_draw_main_screen+0x344>)
 80027a8:	4a1d      	ldr	r2, [pc, #116]	; (8002820 <LCD_draw_main_screen+0x36c>)
 80027aa:	f240 112d 	movw	r1, #301	; 0x12d
 80027ae:	20be      	movs	r0, #190	; 0xbe
 80027b0:	f003 fabe 	bl	8005d30 <LCD_PutStr>

		UG_DrawFrame(208, 53, 232, 289, RGB_to_BRG(C_WHITE));
 80027b4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80027b8:	f7fe fe86 	bl	80014c8 <RGB_to_BRG>
 80027bc:	4603      	mov	r3, r0
 80027be:	9300      	str	r3, [sp, #0]
 80027c0:	f240 1321 	movw	r3, #289	; 0x121
 80027c4:	22e8      	movs	r2, #232	; 0xe8
 80027c6:	2135      	movs	r1, #53	; 0x35
 80027c8:	20d0      	movs	r0, #208	; 0xd0
 80027ca:	f00f fd67 	bl	801229c <UG_DrawFrame>
		UG_DrawFrame(209, 54, 231, 288, RGB_to_BRG(C_WHITE));
 80027ce:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80027d2:	f7fe fe79 	bl	80014c8 <RGB_to_BRG>
 80027d6:	4603      	mov	r3, r0
 80027d8:	9300      	str	r3, [sp, #0]
 80027da:	f44f 7390 	mov.w	r3, #288	; 0x120
 80027de:	22e7      	movs	r2, #231	; 0xe7
 80027e0:	2136      	movs	r1, #54	; 0x36
 80027e2:	20d1      	movs	r0, #209	; 0xd1
 80027e4:	f00f fd5a 	bl	801229c <UG_DrawFrame>
}
 80027e8:	bf00      	nop
 80027ea:	3704      	adds	r7, #4
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd90      	pop	{r4, r7, pc}
 80027f0:	0801bb00 	.word	0x0801bb00
 80027f4:	0801abb8 	.word	0x0801abb8
 80027f8:	0801bd34 	.word	0x0801bd34
 80027fc:	0801abc4 	.word	0x0801abc4
 8002800:	0801cbcc 	.word	0x0801cbcc
 8002804:	0801abd0 	.word	0x0801abd0
 8002808:	0801abd4 	.word	0x0801abd4
 800280c:	0801ad64 	.word	0x0801ad64
 8002810:	0801abe0 	.word	0x0801abe0
 8002814:	0801abf0 	.word	0x0801abf0
 8002818:	0801ac0c 	.word	0x0801ac0c
 800281c:	0801ac2c 	.word	0x0801ac2c
 8002820:	20000600 	.word	0x20000600
 8002824:	200006a8 	.word	0x200006a8
 8002828:	0801ab58 	.word	0x0801ab58

0800282c <LCD_draw_earth_fault_popup>:

void LCD_draw_earth_fault_popup(){
 800282c:	b590      	push	{r4, r7, lr}
 800282e:	b083      	sub	sp, #12
 8002830:	af02      	add	r7, sp, #8
	UG_FillFrame(10, 50, 205, 205, RGB_to_BRG(C_ORANGE));
 8002832:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002836:	f7fe fe47 	bl	80014c8 <RGB_to_BRG>
 800283a:	4603      	mov	r3, r0
 800283c:	9300      	str	r3, [sp, #0]
 800283e:	23cd      	movs	r3, #205	; 0xcd
 8002840:	22cd      	movs	r2, #205	; 0xcd
 8002842:	2132      	movs	r1, #50	; 0x32
 8002844:	200a      	movs	r0, #10
 8002846:	f00f fcb7 	bl	80121b8 <UG_FillFrame>
	UG_FillFrame(15, 55, 200, 200, RGB_to_BRG(C_WHITE));
 800284a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800284e:	f7fe fe3b 	bl	80014c8 <RGB_to_BRG>
 8002852:	4603      	mov	r3, r0
 8002854:	9300      	str	r3, [sp, #0]
 8002856:	23c8      	movs	r3, #200	; 0xc8
 8002858:	22c8      	movs	r2, #200	; 0xc8
 800285a:	2137      	movs	r1, #55	; 0x37
 800285c:	200f      	movs	r0, #15
 800285e:	f00f fcab 	bl	80121b8 <UG_FillFrame>
	LCD_PutStr(20, 60, "GROUNDING", FONT_arial_20X23, RGB_to_BRG(C_ORANGE), RGB_to_BRG(C_WHITE));
 8002862:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002866:	f7fe fe2f 	bl	80014c8 <RGB_to_BRG>
 800286a:	4603      	mov	r3, r0
 800286c:	461c      	mov	r4, r3
 800286e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002872:	f7fe fe29 	bl	80014c8 <RGB_to_BRG>
 8002876:	4603      	mov	r3, r0
 8002878:	9301      	str	r3, [sp, #4]
 800287a:	9400      	str	r4, [sp, #0]
 800287c:	4b2c      	ldr	r3, [pc, #176]	; (8002930 <LCD_draw_earth_fault_popup+0x104>)
 800287e:	4a2d      	ldr	r2, [pc, #180]	; (8002934 <LCD_draw_earth_fault_popup+0x108>)
 8002880:	213c      	movs	r1, #60	; 0x3c
 8002882:	2014      	movs	r0, #20
 8002884:	f003 fa54 	bl	8005d30 <LCD_PutStr>
	LCD_PutStr(20, 80, "ERROR", FONT_arial_20X23, RGB_to_BRG(C_ORANGE), RGB_to_BRG(C_WHITE));
 8002888:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800288c:	f7fe fe1c 	bl	80014c8 <RGB_to_BRG>
 8002890:	4603      	mov	r3, r0
 8002892:	461c      	mov	r4, r3
 8002894:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002898:	f7fe fe16 	bl	80014c8 <RGB_to_BRG>
 800289c:	4603      	mov	r3, r0
 800289e:	9301      	str	r3, [sp, #4]
 80028a0:	9400      	str	r4, [sp, #0]
 80028a2:	4b23      	ldr	r3, [pc, #140]	; (8002930 <LCD_draw_earth_fault_popup+0x104>)
 80028a4:	4a24      	ldr	r2, [pc, #144]	; (8002938 <LCD_draw_earth_fault_popup+0x10c>)
 80028a6:	2150      	movs	r1, #80	; 0x50
 80028a8:	2014      	movs	r0, #20
 80028aa:	f003 fa41 	bl	8005d30 <LCD_PutStr>

	LCD_PutStr(20, 120, "CHECK", FONT_arial_20X23, RGB_to_BRG(C_ORANGE), RGB_to_BRG(C_WHITE));
 80028ae:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80028b2:	f7fe fe09 	bl	80014c8 <RGB_to_BRG>
 80028b6:	4603      	mov	r3, r0
 80028b8:	461c      	mov	r4, r3
 80028ba:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80028be:	f7fe fe03 	bl	80014c8 <RGB_to_BRG>
 80028c2:	4603      	mov	r3, r0
 80028c4:	9301      	str	r3, [sp, #4]
 80028c6:	9400      	str	r4, [sp, #0]
 80028c8:	4b19      	ldr	r3, [pc, #100]	; (8002930 <LCD_draw_earth_fault_popup+0x104>)
 80028ca:	4a1c      	ldr	r2, [pc, #112]	; (800293c <LCD_draw_earth_fault_popup+0x110>)
 80028cc:	2178      	movs	r1, #120	; 0x78
 80028ce:	2014      	movs	r0, #20
 80028d0:	f003 fa2e 	bl	8005d30 <LCD_PutStr>
	LCD_PutStr(20, 140, "CONNECTIONS", FONT_arial_20X23, RGB_to_BRG(C_ORANGE), RGB_to_BRG(C_WHITE));
 80028d4:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80028d8:	f7fe fdf6 	bl	80014c8 <RGB_to_BRG>
 80028dc:	4603      	mov	r3, r0
 80028de:	461c      	mov	r4, r3
 80028e0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80028e4:	f7fe fdf0 	bl	80014c8 <RGB_to_BRG>
 80028e8:	4603      	mov	r3, r0
 80028ea:	9301      	str	r3, [sp, #4]
 80028ec:	9400      	str	r4, [sp, #0]
 80028ee:	4b10      	ldr	r3, [pc, #64]	; (8002930 <LCD_draw_earth_fault_popup+0x104>)
 80028f0:	4a13      	ldr	r2, [pc, #76]	; (8002940 <LCD_draw_earth_fault_popup+0x114>)
 80028f2:	218c      	movs	r1, #140	; 0x8c
 80028f4:	2014      	movs	r0, #20
 80028f6:	f003 fa1b 	bl	8005d30 <LCD_PutStr>
	LCD_PutStr(20, 160, "AND REBOOT", FONT_arial_20X23, RGB_to_BRG(C_ORANGE), RGB_to_BRG(C_WHITE));
 80028fa:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80028fe:	f7fe fde3 	bl	80014c8 <RGB_to_BRG>
 8002902:	4603      	mov	r3, r0
 8002904:	461c      	mov	r4, r3
 8002906:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800290a:	f7fe fddd 	bl	80014c8 <RGB_to_BRG>
 800290e:	4603      	mov	r3, r0
 8002910:	9301      	str	r3, [sp, #4]
 8002912:	9400      	str	r4, [sp, #0]
 8002914:	4b06      	ldr	r3, [pc, #24]	; (8002930 <LCD_draw_earth_fault_popup+0x104>)
 8002916:	4a0b      	ldr	r2, [pc, #44]	; (8002944 <LCD_draw_earth_fault_popup+0x118>)
 8002918:	21a0      	movs	r1, #160	; 0xa0
 800291a:	2014      	movs	r0, #20
 800291c:	f003 fa08 	bl	8005d30 <LCD_PutStr>

	heater_off();
 8002920:	f7fe ffcc 	bl	80018bc <heater_off>
	Error_Handler();
 8002924:	f001 fc20 	bl	8004168 <Error_Handler>
}
 8002928:	bf00      	nop
 800292a:	3704      	adds	r7, #4
 800292c:	46bd      	mov	sp, r7
 800292e:	bd90      	pop	{r4, r7, pc}
 8002930:	0801bd34 	.word	0x0801bd34
 8002934:	0801ac34 	.word	0x0801ac34
 8002938:	0801ac40 	.word	0x0801ac40
 800293c:	0801ac48 	.word	0x0801ac48
 8002940:	0801ac50 	.word	0x0801ac50
 8002944:	0801ac5c 	.word	0x0801ac5c

08002948 <get_set_temperature>:


/* Get encoder value (Set temp.) and limit is NOT heating_halted*/
void get_set_temperature(){
 8002948:	b598      	push	{r3, r4, r7, lr}
 800294a:	af00      	add	r7, sp, #0
	if(custom_temperature_on == 0){
 800294c:	4b1a      	ldr	r3, [pc, #104]	; (80029b8 <get_set_temperature+0x70>)
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d12f      	bne.n	80029b4 <get_set_temperature+0x6c>
		TIM2->CNT = clamp(TIM2->CNT, min_selectable_temperature, max_selectable_temperature);
 8002954:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295a:	4618      	mov	r0, r3
 800295c:	f7fd fdfa 	bl	8000554 <__aeabi_ui2d>
 8002960:	4b16      	ldr	r3, [pc, #88]	; (80029bc <get_set_temperature+0x74>)
 8002962:	ed93 7b00 	vldr	d7, [r3]
 8002966:	4b16      	ldr	r3, [pc, #88]	; (80029c0 <get_set_temperature+0x78>)
 8002968:	ed93 6b00 	vldr	d6, [r3]
 800296c:	eeb0 2a46 	vmov.f32	s4, s12
 8002970:	eef0 2a66 	vmov.f32	s5, s13
 8002974:	eeb0 1a47 	vmov.f32	s2, s14
 8002978:	eef0 1a67 	vmov.f32	s3, s15
 800297c:	ec41 0b10 	vmov	d0, r0, r1
 8002980:	f7fe fcd8 	bl	8001334 <clamp>
 8002984:	ec53 2b10 	vmov	r2, r3, d0
 8002988:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 800298c:	4610      	mov	r0, r2
 800298e:	4619      	mov	r1, r3
 8002990:	f7fe f932 	bl	8000bf8 <__aeabi_d2uiz>
 8002994:	4603      	mov	r3, r0
 8002996:	6263      	str	r3, [r4, #36]	; 0x24
		sensor_values.set_temperature = (uint16_t)(TIM2->CNT/2) * 2;
 8002998:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800299c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800299e:	085b      	lsrs	r3, r3, #1
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	005b      	lsls	r3, r3, #1
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7fd fde5 	bl	8000574 <__aeabi_i2d>
 80029aa:	4602      	mov	r2, r0
 80029ac:	460b      	mov	r3, r1
 80029ae:	4905      	ldr	r1, [pc, #20]	; (80029c4 <get_set_temperature+0x7c>)
 80029b0:	e9c1 2300 	strd	r2, r3, [r1]
	}
}
 80029b4:	bf00      	nop
 80029b6:	bd98      	pop	{r3, r4, r7, pc}
 80029b8:	200006a2 	.word	0x200006a2
 80029bc:	20000028 	.word	0x20000028
 80029c0:	20000030 	.word	0x20000030
 80029c4:	20000038 	.word	0x20000038

080029c8 <beep>:

/* Beep the beeper */
void beep(){
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
	if(flash_values.buzzer_enable == 1){
 80029cc:	4b0a      	ldr	r3, [pc, #40]	; (80029f8 <beep+0x30>)
 80029ce:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80029d2:	f04f 0200 	mov.w	r2, #0
 80029d6:	4b09      	ldr	r3, [pc, #36]	; (80029fc <beep+0x34>)
 80029d8:	f7fe f89e 	bl	8000b18 <__aeabi_dcmpeq>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d100      	bne.n	80029e4 <beep+0x1c>
		HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_2);
		HAL_TIM_Base_Start_IT(&htim17);
	}
}
 80029e2:	e006      	b.n	80029f2 <beep+0x2a>
		HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_2);
 80029e4:	2104      	movs	r1, #4
 80029e6:	4806      	ldr	r0, [pc, #24]	; (8002a00 <beep+0x38>)
 80029e8:	f00a fcc2 	bl	800d370 <HAL_TIM_PWM_Start_IT>
		HAL_TIM_Base_Start_IT(&htim17);
 80029ec:	4805      	ldr	r0, [pc, #20]	; (8002a04 <beep+0x3c>)
 80029ee:	f00a fbcf 	bl	800d190 <HAL_TIM_Base_Start_IT>
}
 80029f2:	bf00      	nop
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	200006a8 	.word	0x200006a8
 80029fc:	3ff00000 	.word	0x3ff00000
 8002a00:	20001d80 	.word	0x20001d80
 8002a04:	20001efc 	.word	0x20001efc

08002a08 <handle_emergency_shutdown>:

/* Function to set state to EMERGENCY_SLEEP */
void handle_emergency_shutdown(){
 8002a08:	b5b0      	push	{r4, r5, r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
	/* Get time when iron turns on */
	if(!sensor_values.previous_state == RUN  && active_state == RUN){
 8002a0c:	4b34      	ldr	r3, [pc, #208]	; (8002ae0 <handle_emergency_shutdown+0xd8>)
 8002a0e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d008      	beq.n	8002a28 <handle_emergency_shutdown+0x20>
 8002a16:	4b33      	ldr	r3, [pc, #204]	; (8002ae4 <handle_emergency_shutdown+0xdc>)
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d104      	bne.n	8002a28 <handle_emergency_shutdown+0x20>
		previous_millis_left_stand = HAL_GetTick();
 8002a1e:	f003 fa95 	bl	8005f4c <HAL_GetTick>
 8002a22:	4603      	mov	r3, r0
 8002a24:	4a30      	ldr	r2, [pc, #192]	; (8002ae8 <handle_emergency_shutdown+0xe0>)
 8002a26:	6013      	str	r3, [r2, #0]
	}

	/* Set state to EMERGENCY_SLEEP if iron ON for longer time than emergency_time */
	if ((sensor_values.in_stand == 0) && (HAL_GetTick() - previous_millis_left_stand >= flash_values.emergency_time*60000) && active_state == RUN){
 8002a28:	4b2d      	ldr	r3, [pc, #180]	; (8002ae0 <handle_emergency_shutdown+0xd8>)
 8002a2a:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8002a2e:	f04f 0200 	mov.w	r2, #0
 8002a32:	f04f 0300 	mov.w	r3, #0
 8002a36:	f7fe f86f 	bl	8000b18 <__aeabi_dcmpeq>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d024      	beq.n	8002a8a <handle_emergency_shutdown+0x82>
 8002a40:	f003 fa84 	bl	8005f4c <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	4b28      	ldr	r3, [pc, #160]	; (8002ae8 <handle_emergency_shutdown+0xe0>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7fd fd81 	bl	8000554 <__aeabi_ui2d>
 8002a52:	4604      	mov	r4, r0
 8002a54:	460d      	mov	r5, r1
 8002a56:	4b25      	ldr	r3, [pc, #148]	; (8002aec <handle_emergency_shutdown+0xe4>)
 8002a58:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8002a5c:	a31e      	add	r3, pc, #120	; (adr r3, 8002ad8 <handle_emergency_shutdown+0xd0>)
 8002a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a62:	f7fd fdf1 	bl	8000648 <__aeabi_dmul>
 8002a66:	4602      	mov	r2, r0
 8002a68:	460b      	mov	r3, r1
 8002a6a:	4620      	mov	r0, r4
 8002a6c:	4629      	mov	r1, r5
 8002a6e:	f7fe f871 	bl	8000b54 <__aeabi_dcmpge>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d008      	beq.n	8002a8a <handle_emergency_shutdown+0x82>
 8002a78:	4b1a      	ldr	r3, [pc, #104]	; (8002ae4 <handle_emergency_shutdown+0xdc>)
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d104      	bne.n	8002a8a <handle_emergency_shutdown+0x82>
		change_state(EMERGENCY_SLEEP);
 8002a80:	2003      	movs	r0, #3
 8002a82:	f7fe fd37 	bl	80014f4 <change_state>
		beep();
 8002a86:	f7ff ff9f 	bl	80029c8 <beep>
	}

	/* Set state to EMERGENCY_SLEEP if iron is over max allowed temp */
	if((sensor_values.thermocouple_temperature > EMERGENCY_SHUTDOWN_TEMPERATURE) && (active_state == RUN)){
 8002a8a:	4b15      	ldr	r3, [pc, #84]	; (8002ae0 <handle_emergency_shutdown+0xd8>)
 8002a8c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002a90:	f04f 0200 	mov.w	r2, #0
 8002a94:	4b16      	ldr	r3, [pc, #88]	; (8002af0 <handle_emergency_shutdown+0xe8>)
 8002a96:	f7fe f867 	bl	8000b68 <__aeabi_dcmpgt>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d008      	beq.n	8002ab2 <handle_emergency_shutdown+0xaa>
 8002aa0:	4b10      	ldr	r3, [pc, #64]	; (8002ae4 <handle_emergency_shutdown+0xdc>)
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d104      	bne.n	8002ab2 <handle_emergency_shutdown+0xaa>
		change_state(EMERGENCY_SLEEP);
 8002aa8:	2003      	movs	r0, #3
 8002aaa:	f7fe fd23 	bl	80014f4 <change_state>
		beep();
 8002aae:	f7ff ff8b 	bl	80029c8 <beep>
	}
	/* Set state to EMERGENCY_SLEEP if input voltage is too low */
	if(sensor_values.bus_voltage <= MIN_BUSVOLTAGE){
 8002ab2:	4b0b      	ldr	r3, [pc, #44]	; (8002ae0 <handle_emergency_shutdown+0xd8>)
 8002ab4:	edd3 7a04 	vldr	s15, [r3, #16]
 8002ab8:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8002abc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ac4:	d900      	bls.n	8002ac8 <handle_emergency_shutdown+0xc0>
		change_state(EMERGENCY_SLEEP);
	}
}
 8002ac6:	e002      	b.n	8002ace <handle_emergency_shutdown+0xc6>
		change_state(EMERGENCY_SLEEP);
 8002ac8:	2003      	movs	r0, #3
 8002aca:	f7fe fd13 	bl	80014f4 <change_state>
}
 8002ace:	bf00      	nop
 8002ad0:	bdb0      	pop	{r4, r5, r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	f3af 8000 	nop.w
 8002ad8:	00000000 	.word	0x00000000
 8002adc:	40ed4c00 	.word	0x40ed4c00
 8002ae0:	20000038 	.word	0x20000038
 8002ae4:	2000001d 	.word	0x2000001d
 8002ae8:	200005c8 	.word	0x200005c8
 8002aec:	200006a8 	.word	0x200006a8
 8002af0:	407e0000 	.word	0x407e0000

08002af4 <handle_button_status>:

/* Function to toggle between RUN and HALTED at each press of the encoder button */
void handle_button_status(){
 8002af4:	b598      	push	{r3, r4, r7, lr}
 8002af6:	af00      	add	r7, sp, #0
	if(SW_1_pressed == 1){
 8002af8:	4b24      	ldr	r3, [pc, #144]	; (8002b8c <handle_button_status+0x98>)
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d11e      	bne.n	8002b3e <handle_button_status+0x4a>
		SW_1_pressed = 0;
 8002b00:	4b22      	ldr	r3, [pc, #136]	; (8002b8c <handle_button_status+0x98>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	701a      	strb	r2, [r3, #0]
		// toggle between RUN and HALTED
		if ((active_state == RUN) || (active_state == STANDBY)){
 8002b06:	4b22      	ldr	r3, [pc, #136]	; (8002b90 <handle_button_status+0x9c>)
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d003      	beq.n	8002b16 <handle_button_status+0x22>
 8002b0e:	4b20      	ldr	r3, [pc, #128]	; (8002b90 <handle_button_status+0x9c>)
 8002b10:	781b      	ldrb	r3, [r3, #0]
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d103      	bne.n	8002b1e <handle_button_status+0x2a>
			change_state(HALTED);
 8002b16:	2004      	movs	r0, #4
 8002b18:	f7fe fcec 	bl	80014f4 <change_state>
 8002b1c:	e00a      	b.n	8002b34 <handle_button_status+0x40>
		}
		else if ((active_state == HALTED) || (active_state == EMERGENCY_SLEEP)){
 8002b1e:	4b1c      	ldr	r3, [pc, #112]	; (8002b90 <handle_button_status+0x9c>)
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	2b04      	cmp	r3, #4
 8002b24:	d003      	beq.n	8002b2e <handle_button_status+0x3a>
 8002b26:	4b1a      	ldr	r3, [pc, #104]	; (8002b90 <handle_button_status+0x9c>)
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	2b03      	cmp	r3, #3
 8002b2c:	d102      	bne.n	8002b34 <handle_button_status+0x40>
			change_state(RUN);
 8002b2e:	2000      	movs	r0, #0
 8002b30:	f7fe fce0 	bl	80014f4 <change_state>
		}
		previous_millis_heating_halted_update = HAL_GetTick();
 8002b34:	f003 fa0a 	bl	8005f4c <HAL_GetTick>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	4a16      	ldr	r2, [pc, #88]	; (8002b94 <handle_button_status+0xa0>)
 8002b3c:	6013      	str	r3, [r2, #0]

	}
	/* Set "set temp" to preset temp 1 */
	if(SW_2_pressed == 1){
 8002b3e:	4b16      	ldr	r3, [pc, #88]	; (8002b98 <handle_button_status+0xa4>)
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d10d      	bne.n	8002b62 <handle_button_status+0x6e>
		SW_2_pressed = 0;
 8002b46:	4b14      	ldr	r3, [pc, #80]	; (8002b98 <handle_button_status+0xa4>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	701a      	strb	r2, [r3, #0]
		TIM2->CNT = flash_values.preset_temp_1;
 8002b4c:	4b13      	ldr	r3, [pc, #76]	; (8002b9c <handle_button_status+0xa8>)
 8002b4e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002b52:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002b56:	4610      	mov	r0, r2
 8002b58:	4619      	mov	r1, r3
 8002b5a:	f7fe f84d 	bl	8000bf8 <__aeabi_d2uiz>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	6263      	str	r3, [r4, #36]	; 0x24
	}
	/* Set "set temp" to preset temp 2 */
	if(SW_3_pressed == 1){
 8002b62:	4b0f      	ldr	r3, [pc, #60]	; (8002ba0 <handle_button_status+0xac>)
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d10d      	bne.n	8002b86 <handle_button_status+0x92>
		SW_3_pressed = 0;
 8002b6a:	4b0d      	ldr	r3, [pc, #52]	; (8002ba0 <handle_button_status+0xac>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	701a      	strb	r2, [r3, #0]
		TIM2->CNT = flash_values.preset_temp_2;
 8002b70:	4b0a      	ldr	r3, [pc, #40]	; (8002b9c <handle_button_status+0xa8>)
 8002b72:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002b76:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002b7a:	4610      	mov	r0, r2
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	f7fe f83b 	bl	8000bf8 <__aeabi_d2uiz>
 8002b82:	4603      	mov	r3, r0
 8002b84:	6263      	str	r3, [r4, #36]	; 0x24
	}
}
 8002b86:	bf00      	nop
 8002b88:	bd98      	pop	{r3, r4, r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	200005dc 	.word	0x200005dc
 8002b90:	2000001d 	.word	0x2000001d
 8002b94:	200005c4 	.word	0x200005c4
 8002b98:	200005dd 	.word	0x200005dd
 8002b9c:	200006a8 	.word	0x200006a8
 8002ba0:	200005de 	.word	0x200005de
 8002ba4:	00000000 	.word	0x00000000

08002ba8 <get_stand_status>:

/* Get the status of handle in/on stand to trigger SLEEP */
void get_stand_status(){
 8002ba8:	b5b0      	push	{r4, r5, r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
	uint8_t stand_status;
	if(HAL_GPIO_ReadPin (GPIOA, STAND_INP_Pin) == 0){
 8002bae:	2140      	movs	r1, #64	; 0x40
 8002bb0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bb4:	f006 ff00 	bl	80099b8 <HAL_GPIO_ReadPin>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d102      	bne.n	8002bc4 <get_stand_status+0x1c>
		stand_status = 1;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	71fb      	strb	r3, [r7, #7]
 8002bc2:	e001      	b.n	8002bc8 <get_stand_status+0x20>
	}
	else{
		stand_status = 0;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	71fb      	strb	r3, [r7, #7]
	}
	sensor_values.in_stand = Moving_Average_Compute(stand_status, &stand_sense_filterStruct); /* Moving average filter */
 8002bc8:	79fb      	ldrb	r3, [r7, #7]
 8002bca:	493b      	ldr	r1, [pc, #236]	; (8002cb8 <get_stand_status+0x110>)
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f001 fb01 	bl	80041d4 <Moving_Average_Compute>
 8002bd2:	eeb0 7a40 	vmov.f32	s14, s0
 8002bd6:	eef0 7a60 	vmov.f32	s15, s1
 8002bda:	4b38      	ldr	r3, [pc, #224]	; (8002cbc <get_stand_status+0x114>)
 8002bdc:	ed83 7b08 	vstr	d7, [r3, #32]

	/* If handle is in stand set state to STANDBY */
	if(sensor_values.in_stand >= 0.2){
 8002be0:	4b36      	ldr	r3, [pc, #216]	; (8002cbc <get_stand_status+0x114>)
 8002be2:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8002be6:	a330      	add	r3, pc, #192	; (adr r3, 8002ca8 <get_stand_status+0x100>)
 8002be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bec:	f7fd ffb2 	bl	8000b54 <__aeabi_dcmpge>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d039      	beq.n	8002c6a <get_stand_status+0xc2>
		if(active_state == RUN){
 8002bf6:	4b32      	ldr	r3, [pc, #200]	; (8002cc0 <get_stand_status+0x118>)
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d107      	bne.n	8002c0e <get_stand_status+0x66>
			change_state(STANDBY);
 8002bfe:	2001      	movs	r0, #1
 8002c00:	f7fe fc78 	bl	80014f4 <change_state>
			previous_standby_millis = HAL_GetTick();
 8002c04:	f003 f9a2 	bl	8005f4c <HAL_GetTick>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	4a2e      	ldr	r2, [pc, #184]	; (8002cc4 <get_stand_status+0x11c>)
 8002c0c:	6013      	str	r3, [r2, #0]
		}
		if((HAL_GetTick()-previous_standby_millis >= flash_values.standby_time*60000.0) && (active_state == STANDBY)){
 8002c0e:	f003 f99d 	bl	8005f4c <HAL_GetTick>
 8002c12:	4602      	mov	r2, r0
 8002c14:	4b2b      	ldr	r3, [pc, #172]	; (8002cc4 <get_stand_status+0x11c>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f7fd fc9a 	bl	8000554 <__aeabi_ui2d>
 8002c20:	4604      	mov	r4, r0
 8002c22:	460d      	mov	r5, r1
 8002c24:	4b28      	ldr	r3, [pc, #160]	; (8002cc8 <get_stand_status+0x120>)
 8002c26:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8002c2a:	a321      	add	r3, pc, #132	; (adr r3, 8002cb0 <get_stand_status+0x108>)
 8002c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c30:	f7fd fd0a 	bl	8000648 <__aeabi_dmul>
 8002c34:	4602      	mov	r2, r0
 8002c36:	460b      	mov	r3, r1
 8002c38:	4620      	mov	r0, r4
 8002c3a:	4629      	mov	r1, r5
 8002c3c:	f7fd ff8a 	bl	8000b54 <__aeabi_dcmpge>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d006      	beq.n	8002c54 <get_stand_status+0xac>
 8002c46:	4b1e      	ldr	r3, [pc, #120]	; (8002cc0 <get_stand_status+0x118>)
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d102      	bne.n	8002c54 <get_stand_status+0xac>
			change_state(SLEEP);
 8002c4e:	2002      	movs	r0, #2
 8002c50:	f7fe fc50 	bl	80014f4 <change_state>
		}
		if((active_state == EMERGENCY_SLEEP) || (active_state == HALTED)){
 8002c54:	4b1a      	ldr	r3, [pc, #104]	; (8002cc0 <get_stand_status+0x118>)
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	2b03      	cmp	r3, #3
 8002c5a:	d003      	beq.n	8002c64 <get_stand_status+0xbc>
 8002c5c:	4b18      	ldr	r3, [pc, #96]	; (8002cc0 <get_stand_status+0x118>)
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	2b04      	cmp	r3, #4
 8002c62:	d102      	bne.n	8002c6a <get_stand_status+0xc2>
			change_state(SLEEP);
 8002c64:	2002      	movs	r0, #2
 8002c66:	f7fe fc45 	bl	80014f4 <change_state>
		}
	}

	/* If handle is NOT in stand and state is SLEEP, change state to RUN */
	if(sensor_values.in_stand < 0.2){
 8002c6a:	4b14      	ldr	r3, [pc, #80]	; (8002cbc <get_stand_status+0x114>)
 8002c6c:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8002c70:	a30d      	add	r3, pc, #52	; (adr r3, 8002ca8 <get_stand_status+0x100>)
 8002c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c76:	f7fd ff59 	bl	8000b2c <__aeabi_dcmplt>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d100      	bne.n	8002c82 <get_stand_status+0xda>
		if((active_state == SLEEP) || (active_state == STANDBY) || (active_state == RUN)){
			change_state(RUN);
		}
	}
}
 8002c80:	e00e      	b.n	8002ca0 <get_stand_status+0xf8>
		if((active_state == SLEEP) || (active_state == STANDBY) || (active_state == RUN)){
 8002c82:	4b0f      	ldr	r3, [pc, #60]	; (8002cc0 <get_stand_status+0x118>)
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d007      	beq.n	8002c9a <get_stand_status+0xf2>
 8002c8a:	4b0d      	ldr	r3, [pc, #52]	; (8002cc0 <get_stand_status+0x118>)
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d003      	beq.n	8002c9a <get_stand_status+0xf2>
 8002c92:	4b0b      	ldr	r3, [pc, #44]	; (8002cc0 <get_stand_status+0x118>)
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d102      	bne.n	8002ca0 <get_stand_status+0xf8>
			change_state(RUN);
 8002c9a:	2000      	movs	r0, #0
 8002c9c:	f7fe fc2a 	bl	80014f4 <change_state>
}
 8002ca0:	bf00      	nop
 8002ca2:	3708      	adds	r7, #8
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bdb0      	pop	{r4, r5, r7, pc}
 8002ca8:	9999999a 	.word	0x9999999a
 8002cac:	3fc99999 	.word	0x3fc99999
 8002cb0:	00000000 	.word	0x00000000
 8002cb4:	40ed4c00 	.word	0x40ed4c00
 8002cb8:	20001090 	.word	0x20001090
 8002cbc:	20000038 	.word	0x20000038
 8002cc0:	2000001d 	.word	0x2000001d
 8002cc4:	200005cc 	.word	0x200005cc
 8002cc8:	200006a8 	.word	0x200006a8
 8002ccc:	00000000 	.word	0x00000000

08002cd0 <get_handle_type>:

/* Automatically detect handle type, T210 or T245 based on HANDLE_DETECTION_Pin, which is connected to BLUE for T210.*/
void get_handle_type(){
 8002cd0:	b5b0      	push	{r4, r5, r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
	uint8_t handle_status;
	if(HAL_GPIO_ReadPin (GPIOA, HANDLE_INP_1_Pin) == 0){
 8002cd6:	2110      	movs	r1, #16
 8002cd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cdc:	f006 fe6c 	bl	80099b8 <HAL_GPIO_ReadPin>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d102      	bne.n	8002cec <get_handle_type+0x1c>
		handle_status = 0;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	71fb      	strb	r3, [r7, #7]
 8002cea:	e001      	b.n	8002cf0 <get_handle_type+0x20>
	}
	else{
		handle_status = 1;
 8002cec:	2301      	movs	r3, #1
 8002cee:	71fb      	strb	r3, [r7, #7]
	}
	sensor_values.handle1_sense = Moving_Average_Compute(handle_status, &handle1_sense_filterStruct); /* Moving average filter */
 8002cf0:	79fb      	ldrb	r3, [r7, #7]
 8002cf2:	496f      	ldr	r1, [pc, #444]	; (8002eb0 <get_handle_type+0x1e0>)
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f001 fa6d 	bl	80041d4 <Moving_Average_Compute>
 8002cfa:	eeb0 7a40 	vmov.f32	s14, s0
 8002cfe:	eef0 7a60 	vmov.f32	s15, s1
 8002d02:	4b6c      	ldr	r3, [pc, #432]	; (8002eb4 <get_handle_type+0x1e4>)
 8002d04:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28

	if(HAL_GPIO_ReadPin (GPIOA, HANDLE_INP_2_Pin) == 0){
 8002d08:	2120      	movs	r1, #32
 8002d0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d0e:	f006 fe53 	bl	80099b8 <HAL_GPIO_ReadPin>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d102      	bne.n	8002d1e <get_handle_type+0x4e>
		handle_status = 0;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	71fb      	strb	r3, [r7, #7]
 8002d1c:	e001      	b.n	8002d22 <get_handle_type+0x52>
	}
	else{
		handle_status = 1;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	71fb      	strb	r3, [r7, #7]
	}
	sensor_values.handle2_sense = Moving_Average_Compute(handle_status, &handle2_sense_filterStruct); /* Moving average filter */
 8002d22:	79fb      	ldrb	r3, [r7, #7]
 8002d24:	4964      	ldr	r1, [pc, #400]	; (8002eb8 <get_handle_type+0x1e8>)
 8002d26:	4618      	mov	r0, r3
 8002d28:	f001 fa54 	bl	80041d4 <Moving_Average_Compute>
 8002d2c:	eeb0 7a40 	vmov.f32	s14, s0
 8002d30:	eef0 7a60 	vmov.f32	s15, s1
 8002d34:	4b5f      	ldr	r3, [pc, #380]	; (8002eb4 <get_handle_type+0x1e4>)
 8002d36:	ed83 7b0c 	vstr	d7, [r3, #48]	; 0x30

	/* Determine if NT115 handle is detected */
	if((sensor_values.handle1_sense >= 0.5) && (sensor_values.handle2_sense < 0.5)){
 8002d3a:	4b5e      	ldr	r3, [pc, #376]	; (8002eb4 <get_handle_type+0x1e4>)
 8002d3c:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002d40:	f04f 0200 	mov.w	r2, #0
 8002d44:	4b5d      	ldr	r3, [pc, #372]	; (8002ebc <get_handle_type+0x1ec>)
 8002d46:	f7fd ff05 	bl	8000b54 <__aeabi_dcmpge>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d029      	beq.n	8002da4 <get_handle_type+0xd4>
 8002d50:	4b58      	ldr	r3, [pc, #352]	; (8002eb4 <get_handle_type+0x1e4>)
 8002d52:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8002d56:	f04f 0200 	mov.w	r2, #0
 8002d5a:	4b58      	ldr	r3, [pc, #352]	; (8002ebc <get_handle_type+0x1ec>)
 8002d5c:	f7fd fee6 	bl	8000b2c <__aeabi_dcmplt>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d01e      	beq.n	8002da4 <get_handle_type+0xd4>
		handle = NT115;
 8002d66:	4b56      	ldr	r3, [pc, #344]	; (8002ec0 <get_handle_type+0x1f0>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	701a      	strb	r2, [r3, #0]
		sensor_values.max_power_watt = 20; //20W
 8002d6c:	4b51      	ldr	r3, [pc, #324]	; (8002eb4 <get_handle_type+0x1e4>)
 8002d6e:	4a55      	ldr	r2, [pc, #340]	; (8002ec4 <get_handle_type+0x1f4>)
 8002d70:	649a      	str	r2, [r3, #72]	; 0x48
		Kp = 3;
 8002d72:	4955      	ldr	r1, [pc, #340]	; (8002ec8 <get_handle_type+0x1f8>)
 8002d74:	f04f 0200 	mov.w	r2, #0
 8002d78:	4b54      	ldr	r3, [pc, #336]	; (8002ecc <get_handle_type+0x1fc>)
 8002d7a:	e9c1 2300 	strd	r2, r3, [r1]
		Ki = 1;
 8002d7e:	4954      	ldr	r1, [pc, #336]	; (8002ed0 <get_handle_type+0x200>)
 8002d80:	f04f 0200 	mov.w	r2, #0
 8002d84:	4b53      	ldr	r3, [pc, #332]	; (8002ed4 <get_handle_type+0x204>)
 8002d86:	e9c1 2300 	strd	r2, r3, [r1]
		Kd = 0.25;
 8002d8a:	4953      	ldr	r1, [pc, #332]	; (8002ed8 <get_handle_type+0x208>)
 8002d8c:	f04f 0200 	mov.w	r2, #0
 8002d90:	4b52      	ldr	r3, [pc, #328]	; (8002edc <get_handle_type+0x20c>)
 8002d92:	e9c1 2300 	strd	r2, r3, [r1]
		PID_MAX_I_LIMIT = 20;
 8002d96:	4952      	ldr	r1, [pc, #328]	; (8002ee0 <get_handle_type+0x210>)
 8002d98:	f04f 0200 	mov.w	r2, #0
 8002d9c:	4b51      	ldr	r3, [pc, #324]	; (8002ee4 <get_handle_type+0x214>)
 8002d9e:	e9c1 2300 	strd	r2, r3, [r1]
 8002da2:	e052      	b.n	8002e4a <get_handle_type+0x17a>
	}
	/* Determine if T210 handle is detected */
	else if((sensor_values.handle1_sense < 0.5) && (sensor_values.handle2_sense >= 0.5)){
 8002da4:	4b43      	ldr	r3, [pc, #268]	; (8002eb4 <get_handle_type+0x1e4>)
 8002da6:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002daa:	f04f 0200 	mov.w	r2, #0
 8002dae:	4b43      	ldr	r3, [pc, #268]	; (8002ebc <get_handle_type+0x1ec>)
 8002db0:	f7fd febc 	bl	8000b2c <__aeabi_dcmplt>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d029      	beq.n	8002e0e <get_handle_type+0x13e>
 8002dba:	4b3e      	ldr	r3, [pc, #248]	; (8002eb4 <get_handle_type+0x1e4>)
 8002dbc:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8002dc0:	f04f 0200 	mov.w	r2, #0
 8002dc4:	4b3d      	ldr	r3, [pc, #244]	; (8002ebc <get_handle_type+0x1ec>)
 8002dc6:	f7fd fec5 	bl	8000b54 <__aeabi_dcmpge>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d01e      	beq.n	8002e0e <get_handle_type+0x13e>
		handle = T210;
 8002dd0:	4b3b      	ldr	r3, [pc, #236]	; (8002ec0 <get_handle_type+0x1f0>)
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	701a      	strb	r2, [r3, #0]
		sensor_values.max_power_watt = 60; //60W
 8002dd6:	4b37      	ldr	r3, [pc, #220]	; (8002eb4 <get_handle_type+0x1e4>)
 8002dd8:	4a43      	ldr	r2, [pc, #268]	; (8002ee8 <get_handle_type+0x218>)
 8002dda:	649a      	str	r2, [r3, #72]	; 0x48
		Kp = 5;
 8002ddc:	493a      	ldr	r1, [pc, #232]	; (8002ec8 <get_handle_type+0x1f8>)
 8002dde:	f04f 0200 	mov.w	r2, #0
 8002de2:	4b42      	ldr	r3, [pc, #264]	; (8002eec <get_handle_type+0x21c>)
 8002de4:	e9c1 2300 	strd	r2, r3, [r1]
		Ki = 5;
 8002de8:	4939      	ldr	r1, [pc, #228]	; (8002ed0 <get_handle_type+0x200>)
 8002dea:	f04f 0200 	mov.w	r2, #0
 8002dee:	4b3f      	ldr	r3, [pc, #252]	; (8002eec <get_handle_type+0x21c>)
 8002df0:	e9c1 2300 	strd	r2, r3, [r1]
		Kd = 0.5;
 8002df4:	4938      	ldr	r1, [pc, #224]	; (8002ed8 <get_handle_type+0x208>)
 8002df6:	f04f 0200 	mov.w	r2, #0
 8002dfa:	4b30      	ldr	r3, [pc, #192]	; (8002ebc <get_handle_type+0x1ec>)
 8002dfc:	e9c1 2300 	strd	r2, r3, [r1]
		PID_MAX_I_LIMIT = 50;
 8002e00:	4937      	ldr	r1, [pc, #220]	; (8002ee0 <get_handle_type+0x210>)
 8002e02:	f04f 0200 	mov.w	r2, #0
 8002e06:	4b3a      	ldr	r3, [pc, #232]	; (8002ef0 <get_handle_type+0x220>)
 8002e08:	e9c1 2300 	strd	r2, r3, [r1]
 8002e0c:	e01d      	b.n	8002e4a <get_handle_type+0x17a>
	}
	else{
		handle = T245;
 8002e0e:	4b2c      	ldr	r3, [pc, #176]	; (8002ec0 <get_handle_type+0x1f0>)
 8002e10:	2202      	movs	r2, #2
 8002e12:	701a      	strb	r2, [r3, #0]
		sensor_values.max_power_watt = 120; //120W
 8002e14:	4b27      	ldr	r3, [pc, #156]	; (8002eb4 <get_handle_type+0x1e4>)
 8002e16:	4a37      	ldr	r2, [pc, #220]	; (8002ef4 <get_handle_type+0x224>)
 8002e18:	649a      	str	r2, [r3, #72]	; 0x48
		Kp = 8;
 8002e1a:	492b      	ldr	r1, [pc, #172]	; (8002ec8 <get_handle_type+0x1f8>)
 8002e1c:	f04f 0200 	mov.w	r2, #0
 8002e20:	4b35      	ldr	r3, [pc, #212]	; (8002ef8 <get_handle_type+0x228>)
 8002e22:	e9c1 2300 	strd	r2, r3, [r1]
		Ki = 3;
 8002e26:	492a      	ldr	r1, [pc, #168]	; (8002ed0 <get_handle_type+0x200>)
 8002e28:	f04f 0200 	mov.w	r2, #0
 8002e2c:	4b27      	ldr	r3, [pc, #156]	; (8002ecc <get_handle_type+0x1fc>)
 8002e2e:	e9c1 2300 	strd	r2, r3, [r1]
		Kd = 0.5;
 8002e32:	4929      	ldr	r1, [pc, #164]	; (8002ed8 <get_handle_type+0x208>)
 8002e34:	f04f 0200 	mov.w	r2, #0
 8002e38:	4b20      	ldr	r3, [pc, #128]	; (8002ebc <get_handle_type+0x1ec>)
 8002e3a:	e9c1 2300 	strd	r2, r3, [r1]
		PID_MAX_I_LIMIT = 150;
 8002e3e:	4928      	ldr	r1, [pc, #160]	; (8002ee0 <get_handle_type+0x210>)
 8002e40:	a319      	add	r3, pc, #100	; (adr r3, 8002ea8 <get_handle_type+0x1d8>)
 8002e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e46:	e9c1 2300 	strd	r2, r3, [r1]
	}
	PID_SetTunings(&TPID, Kp, Ki, Kd); // Update PID parameters based on handle type
 8002e4a:	4b1f      	ldr	r3, [pc, #124]	; (8002ec8 <get_handle_type+0x1f8>)
 8002e4c:	ed93 7b00 	vldr	d7, [r3]
 8002e50:	4b1f      	ldr	r3, [pc, #124]	; (8002ed0 <get_handle_type+0x200>)
 8002e52:	ed93 6b00 	vldr	d6, [r3]
 8002e56:	4b20      	ldr	r3, [pc, #128]	; (8002ed8 <get_handle_type+0x208>)
 8002e58:	ed93 5b00 	vldr	d5, [r3]
 8002e5c:	eeb0 2a45 	vmov.f32	s4, s10
 8002e60:	eef0 2a65 	vmov.f32	s5, s11
 8002e64:	eeb0 1a46 	vmov.f32	s2, s12
 8002e68:	eef0 1a66 	vmov.f32	s3, s13
 8002e6c:	eeb0 0a47 	vmov.f32	s0, s14
 8002e70:	eef0 0a67 	vmov.f32	s1, s15
 8002e74:	4821      	ldr	r0, [pc, #132]	; (8002efc <get_handle_type+0x22c>)
 8002e76:	f001 fc86 	bl	8004786 <PID_SetTunings>
	PID_SetILimits(&TPID, -PID_MAX_I_LIMIT, PID_MAX_I_LIMIT); 	// Set max and min I limit
 8002e7a:	4b19      	ldr	r3, [pc, #100]	; (8002ee0 <get_handle_type+0x210>)
 8002e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e80:	4614      	mov	r4, r2
 8002e82:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002e86:	4b16      	ldr	r3, [pc, #88]	; (8002ee0 <get_handle_type+0x210>)
 8002e88:	ed93 7b00 	vldr	d7, [r3]
 8002e8c:	eeb0 1a47 	vmov.f32	s2, s14
 8002e90:	eef0 1a67 	vmov.f32	s3, s15
 8002e94:	ec45 4b10 	vmov	d0, r4, r5
 8002e98:	4818      	ldr	r0, [pc, #96]	; (8002efc <get_handle_type+0x22c>)
 8002e9a:	f001 fc54 	bl	8004746 <PID_SetILimits>

}
 8002e9e:	bf00      	nop
 8002ea0:	3708      	adds	r7, #8
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bdb0      	pop	{r4, r5, r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	00000000 	.word	0x00000000
 8002eac:	4062c000 	.word	0x4062c000
 8002eb0:	200013bc 	.word	0x200013bc
 8002eb4:	20000038 	.word	0x20000038
 8002eb8:	200016e8 	.word	0x200016e8
 8002ebc:	3fe00000 	.word	0x3fe00000
 8002ec0:	200005b8 	.word	0x200005b8
 8002ec4:	41a00000 	.word	0x41a00000
 8002ec8:	200005e8 	.word	0x200005e8
 8002ecc:	40080000 	.word	0x40080000
 8002ed0:	200005f0 	.word	0x200005f0
 8002ed4:	3ff00000 	.word	0x3ff00000
 8002ed8:	200005f8 	.word	0x200005f8
 8002edc:	3fd00000 	.word	0x3fd00000
 8002ee0:	20000020 	.word	0x20000020
 8002ee4:	40340000 	.word	0x40340000
 8002ee8:	42700000 	.word	0x42700000
 8002eec:	40140000 	.word	0x40140000
 8002ef0:	40490000 	.word	0x40490000
 8002ef4:	42f00000 	.word	0x42f00000
 8002ef8:	40200000 	.word	0x40200000
 8002efc:	20001fe0 	.word	0x20001fe0

08002f00 <HAL_GPIO_EXTI_Callback>:

/* Interrupts at button press */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	4603      	mov	r3, r0
 8002f08:	80fb      	strh	r3, [r7, #6]
    if(((GPIO_Pin == SW_1_Pin) || (GPIO_Pin == SW_2_Pin) || (GPIO_Pin == SW_3_Pin)) && (SW_ready == 1)){ //A button is pressed
 8002f0a:	88fb      	ldrh	r3, [r7, #6]
 8002f0c:	2b20      	cmp	r3, #32
 8002f0e:	d006      	beq.n	8002f1e <HAL_GPIO_EXTI_Callback+0x1e>
 8002f10:	88fb      	ldrh	r3, [r7, #6]
 8002f12:	2b80      	cmp	r3, #128	; 0x80
 8002f14:	d003      	beq.n	8002f1e <HAL_GPIO_EXTI_Callback+0x1e>
 8002f16:	88fb      	ldrh	r3, [r7, #6]
 8002f18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f1c:	d109      	bne.n	8002f32 <HAL_GPIO_EXTI_Callback+0x32>
 8002f1e:	4b07      	ldr	r3, [pc, #28]	; (8002f3c <HAL_GPIO_EXTI_Callback+0x3c>)
 8002f20:	781b      	ldrb	r3, [r3, #0]
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d105      	bne.n	8002f32 <HAL_GPIO_EXTI_Callback+0x32>
		HAL_TIM_Base_Start_IT(&htim16);
 8002f26:	4806      	ldr	r0, [pc, #24]	; (8002f40 <HAL_GPIO_EXTI_Callback+0x40>)
 8002f28:	f00a f932 	bl	800d190 <HAL_TIM_Base_Start_IT>
		SW_ready = 0;
 8002f2c:	4b03      	ldr	r3, [pc, #12]	; (8002f3c <HAL_GPIO_EXTI_Callback+0x3c>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	701a      	strb	r2, [r3, #0]
    }
}
 8002f32:	bf00      	nop
 8002f34:	3708      	adds	r7, #8
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	2000001c 	.word	0x2000001c
 8002f40:	20001eb0 	.word	0x20001eb0

08002f44 <HAL_TIM_IC_CaptureCallback>:

/* Interrupts at every encoder increment */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
	if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) || (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) ) {
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	7f1b      	ldrb	r3, [r3, #28]
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d003      	beq.n	8002f5c <HAL_TIM_IC_CaptureCallback+0x18>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	7f1b      	ldrb	r3, [r3, #28]
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d101      	bne.n	8002f60 <HAL_TIM_IC_CaptureCallback+0x1c>
		beep();
 8002f5c:	f7ff fd34 	bl	80029c8 <beep>
	}
}
 8002f60:	bf00      	nop
 8002f62:	3708      	adds	r7, #8
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <HAL_TIM_PWM_PulseFinishedCallback>:

// Callback:
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
	if (((htim == &htim1) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)) && (current_measurement_requested == 1)){
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	4a0a      	ldr	r2, [pc, #40]	; (8002f9c <HAL_TIM_PWM_PulseFinishedCallback+0x34>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d10d      	bne.n	8002f94 <HAL_TIM_PWM_PulseFinishedCallback+0x2c>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	7f1b      	ldrb	r3, [r3, #28]
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d109      	bne.n	8002f94 <HAL_TIM_PWM_PulseFinishedCallback+0x2c>
 8002f80:	4b07      	ldr	r3, [pc, #28]	; (8002fa0 <HAL_TIM_PWM_PulseFinishedCallback+0x38>)
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d105      	bne.n	8002f94 <HAL_TIM_PWM_PulseFinishedCallback+0x2c>
		current_measurement_requested = 0;
 8002f88:	4b05      	ldr	r3, [pc, #20]	; (8002fa0 <HAL_TIM_PWM_PulseFinishedCallback+0x38>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	701a      	strb	r2, [r3, #0]
		HAL_ADC_Start_IT(&hadc2);
 8002f8e:	4805      	ldr	r0, [pc, #20]	; (8002fa4 <HAL_TIM_PWM_PulseFinishedCallback+0x3c>)
 8002f90:	f003 fcf4 	bl	800697c <HAL_ADC_Start_IT>
	}
}
 8002f94:	bf00      	nop
 8002f96:	3708      	adds	r7, #8
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	20001ce8 	.word	0x20001ce8
 8002fa0:	20000708 	.word	0x20000708
 8002fa4:	20001a80 	.word	0x20001a80

08002fa8 <HAL_TIM_PeriodElapsedCallback>:

/* Timer Callbacks */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
	/* take thermocouple measurement every 25 ms */
	if (htim == &htim6){
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a35      	ldr	r2, [pc, #212]	; (8003088 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d10c      	bne.n	8002fd2 <HAL_TIM_PeriodElapsedCallback+0x2a>
		thermocouple_measurement_done = 0;
 8002fb8:	4b34      	ldr	r3, [pc, #208]	; (800308c <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	701a      	strb	r2, [r3, #0]
		heater_off();
 8002fbe:	f7fe fc7d 	bl	80018bc <heater_off>
		__HAL_TIM_ENABLE(&htim7);
 8002fc2:	4b33      	ldr	r3, [pc, #204]	; (8003090 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	4b31      	ldr	r3, [pc, #196]	; (8003090 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f042 0201 	orr.w	r2, r2, #1
 8002fd0:	601a      	str	r2, [r3, #0]
	}

	if (htim == &htim7){
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a2e      	ldr	r2, [pc, #184]	; (8003090 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d104      	bne.n	8002fe4 <HAL_TIM_PeriodElapsedCallback+0x3c>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC1_BUF, (uint32_t)ADC1_BUF_LEN);	//Start ADC DMA mode
 8002fda:	2239      	movs	r2, #57	; 0x39
 8002fdc:	492d      	ldr	r1, [pc, #180]	; (8003094 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8002fde:	482e      	ldr	r0, [pc, #184]	; (8003098 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8002fe0:	f003 fdfc 	bl	8006bdc <HAL_ADC_Start_DMA>
		}

	/* Beep length timer */
	if (htim == &htim17){
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4a2d      	ldr	r2, [pc, #180]	; (800309c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d106      	bne.n	8002ffa <HAL_TIM_PeriodElapsedCallback+0x52>
		HAL_TIM_Base_Stop_IT(&htim17);
 8002fec:	482b      	ldr	r0, [pc, #172]	; (800309c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8002fee:	f00a f939 	bl	800d264 <HAL_TIM_Base_Stop_IT>
		HAL_TIM_PWM_Stop_IT(&htim4, TIM_CHANNEL_2);
 8002ff2:	2104      	movs	r1, #4
 8002ff4:	482a      	ldr	r0, [pc, #168]	; (80030a0 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8002ff6:	f00a fb07 	bl	800d608 <HAL_TIM_PWM_Stop_IT>
	}

	/* Button Debounce timer (50 ms) */
	if ((htim == &htim16 && SW_ready == 0)){
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4a29      	ldr	r2, [pc, #164]	; (80030a4 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d13d      	bne.n	800307e <HAL_TIM_PeriodElapsedCallback+0xd6>
 8003002:	4b29      	ldr	r3, [pc, #164]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d139      	bne.n	800307e <HAL_TIM_PeriodElapsedCallback+0xd6>
		if(HAL_GPIO_ReadPin(SW_1_GPIO_Port, SW_1_Pin) == GPIO_PIN_SET){
 800300a:	2120      	movs	r1, #32
 800300c:	4827      	ldr	r0, [pc, #156]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0x104>)
 800300e:	f006 fcd3 	bl	80099b8 <HAL_GPIO_ReadPin>
 8003012:	4603      	mov	r3, r0
 8003014:	2b01      	cmp	r3, #1
 8003016:	d10b      	bne.n	8003030 <HAL_TIM_PeriodElapsedCallback+0x88>
			SW_ready = 1;
 8003018:	4b23      	ldr	r3, [pc, #140]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0x100>)
 800301a:	2201      	movs	r2, #1
 800301c:	701a      	strb	r2, [r3, #0]
			SW_1_pressed = 1;
 800301e:	4b24      	ldr	r3, [pc, #144]	; (80030b0 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8003020:	2201      	movs	r2, #1
 8003022:	701a      	strb	r2, [r3, #0]
			beep();
 8003024:	f7ff fcd0 	bl	80029c8 <beep>
			HAL_TIM_Base_Stop_IT(&htim16);
 8003028:	481e      	ldr	r0, [pc, #120]	; (80030a4 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800302a:	f00a f91b 	bl	800d264 <HAL_TIM_Base_Stop_IT>
			SW_3_pressed = 1;
			beep();
			HAL_TIM_Base_Stop_IT(&htim16);
		}
	}
}
 800302e:	e026      	b.n	800307e <HAL_TIM_PeriodElapsedCallback+0xd6>
		else if(HAL_GPIO_ReadPin(SW_2_GPIO_Port, SW_2_Pin) == GPIO_PIN_SET){
 8003030:	2180      	movs	r1, #128	; 0x80
 8003032:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003036:	f006 fcbf 	bl	80099b8 <HAL_GPIO_ReadPin>
 800303a:	4603      	mov	r3, r0
 800303c:	2b01      	cmp	r3, #1
 800303e:	d10b      	bne.n	8003058 <HAL_TIM_PeriodElapsedCallback+0xb0>
			SW_ready = 1;
 8003040:	4b19      	ldr	r3, [pc, #100]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8003042:	2201      	movs	r2, #1
 8003044:	701a      	strb	r2, [r3, #0]
			SW_2_pressed = 1;
 8003046:	4b1b      	ldr	r3, [pc, #108]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8003048:	2201      	movs	r2, #1
 800304a:	701a      	strb	r2, [r3, #0]
			beep();
 800304c:	f7ff fcbc 	bl	80029c8 <beep>
			HAL_TIM_Base_Stop_IT(&htim16);
 8003050:	4814      	ldr	r0, [pc, #80]	; (80030a4 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003052:	f00a f907 	bl	800d264 <HAL_TIM_Base_Stop_IT>
}
 8003056:	e012      	b.n	800307e <HAL_TIM_PeriodElapsedCallback+0xd6>
		else if(HAL_GPIO_ReadPin(SW_3_GPIO_Port, SW_3_Pin) == GPIO_PIN_SET){
 8003058:	f44f 7180 	mov.w	r1, #256	; 0x100
 800305c:	4813      	ldr	r0, [pc, #76]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0x104>)
 800305e:	f006 fcab 	bl	80099b8 <HAL_GPIO_ReadPin>
 8003062:	4603      	mov	r3, r0
 8003064:	2b01      	cmp	r3, #1
 8003066:	d10a      	bne.n	800307e <HAL_TIM_PeriodElapsedCallback+0xd6>
			SW_ready = 1;
 8003068:	4b0f      	ldr	r3, [pc, #60]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0x100>)
 800306a:	2201      	movs	r2, #1
 800306c:	701a      	strb	r2, [r3, #0]
			SW_3_pressed = 1;
 800306e:	4b12      	ldr	r3, [pc, #72]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8003070:	2201      	movs	r2, #1
 8003072:	701a      	strb	r2, [r3, #0]
			beep();
 8003074:	f7ff fca8 	bl	80029c8 <beep>
			HAL_TIM_Base_Stop_IT(&htim16);
 8003078:	480a      	ldr	r0, [pc, #40]	; (80030a4 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800307a:	f00a f8f3 	bl	800d264 <HAL_TIM_Base_Stop_IT>
}
 800307e:	bf00      	nop
 8003080:	3708      	adds	r7, #8
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	20001dcc 	.word	0x20001dcc
 800308c:	200001c1 	.word	0x200001c1
 8003090:	20001e18 	.word	0x20001e18
 8003094:	20000630 	.word	0x20000630
 8003098:	20001a14 	.word	0x20001a14
 800309c:	20001efc 	.word	0x20001efc
 80030a0:	20001d80 	.word	0x20001d80
 80030a4:	20001eb0 	.word	0x20001eb0
 80030a8:	2000001c 	.word	0x2000001c
 80030ac:	48000400 	.word	0x48000400
 80030b0:	200005dc 	.word	0x200005dc
 80030b4:	200005dd 	.word	0x200005dd
 80030b8:	200005de 	.word	0x200005de

080030bc <HAL_ADC_ConvCpltCallback>:
/* ADC conversion completed Callbacks */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
	if ((hadc->Instance == ADC1) && (thermocouple_measurement_done == 0)){
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030cc:	d110      	bne.n	80030f0 <HAL_ADC_ConvCpltCallback+0x34>
 80030ce:	4b11      	ldr	r3, [pc, #68]	; (8003114 <HAL_ADC_ConvCpltCallback+0x58>)
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d10c      	bne.n	80030f0 <HAL_ADC_ConvCpltCallback+0x34>
		get_thermocouple_temperature();
 80030d6:	f7fe fa6f 	bl	80015b8 <get_thermocouple_temperature>
		heater_on();
 80030da:	f7fe fb99 	bl	8001810 <heater_on>
		/* Compute PID */
		PID_Compute(&TPID);
 80030de:	480e      	ldr	r0, [pc, #56]	; (8003118 <HAL_ADC_ConvCpltCallback+0x5c>)
 80030e0:	f001 f95e 	bl	80043a0 <PID_Compute>
		HAL_ADC_Stop_DMA(&hadc1);
 80030e4:	480d      	ldr	r0, [pc, #52]	; (800311c <HAL_ADC_ConvCpltCallback+0x60>)
 80030e6:	f003 fe2d 	bl	8006d44 <HAL_ADC_Stop_DMA>
		thermocouple_measurement_done = 1;
 80030ea:	4b0a      	ldr	r3, [pc, #40]	; (8003114 <HAL_ADC_ConvCpltCallback+0x58>)
 80030ec:	2201      	movs	r2, #1
 80030ee:	701a      	strb	r2, [r3, #0]
	}
	if ((hadc->Instance == ADC2)){
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a0a      	ldr	r2, [pc, #40]	; (8003120 <HAL_ADC_ConvCpltCallback+0x64>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d108      	bne.n	800310c <HAL_ADC_ConvCpltCallback+0x50>
		sensor_values.heater_current = ADC2_BUF[1];
 80030fa:	4b0a      	ldr	r3, [pc, #40]	; (8003124 <HAL_ADC_ConvCpltCallback+0x68>)
 80030fc:	885a      	ldrh	r2, [r3, #2]
 80030fe:	4b0a      	ldr	r3, [pc, #40]	; (8003128 <HAL_ADC_ConvCpltCallback+0x6c>)
 8003100:	829a      	strh	r2, [r3, #20]
		heater_on();
 8003102:	f7fe fb85 	bl	8001810 <heater_on>
		current_measurement_done = 1;
 8003106:	4b09      	ldr	r3, [pc, #36]	; (800312c <HAL_ADC_ConvCpltCallback+0x70>)
 8003108:	2201      	movs	r2, #1
 800310a:	701a      	strb	r2, [r3, #0]
	}
}
 800310c:	bf00      	nop
 800310e:	3708      	adds	r7, #8
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	200001c1 	.word	0x200001c1
 8003118:	20001fe0 	.word	0x20001fe0
 800311c:	20001a14 	.word	0x20001a14
 8003120:	50000100 	.word	0x50000100
 8003124:	2000062c 	.word	0x2000062c
 8003128:	20000038 	.word	0x20000038
 800312c:	200001c0 	.word	0x200001c0

08003130 <HAL_ADC_LevelOutOfWindowCallback>:

/* ADC watchdog Callback */
void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc){
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
	LCD_draw_earth_fault_popup();
 8003138:	f7ff fb78 	bl	800282c <LCD_draw_earth_fault_popup>
}
 800313c:	bf00      	nop
 800313e:	3708      	adds	r7, #8
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}
 8003144:	0000      	movs	r0, r0
	...

08003148 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003148:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800314c:	ed2d 8b04 	vpush	{d8-d9}
 8003150:	b08c      	sub	sp, #48	; 0x30
 8003152:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003154:	f002 fe96 	bl	8005e84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003158:	f000 fa50 	bl	80035fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800315c:	f000 ff54 	bl	8004008 <MX_GPIO_Init>
  MX_DMA_Init();
 8003160:	f000 ff18 	bl	8003f94 <MX_DMA_Init>
  MX_ADC1_Init();
 8003164:	f000 fa98 	bl	8003698 <MX_ADC1_Init>
  MX_ADC2_Init();
 8003168:	f000 fb2e 	bl	80037c8 <MX_ADC2_Init>
  MX_CRC_Init();
 800316c:	f000 fbca 	bl	8003904 <MX_CRC_Init>
  MX_TIM1_Init();
 8003170:	f000 fc68 	bl	8003a44 <MX_TIM1_Init>
  MX_TIM2_Init();
 8003174:	f000 fd06 	bl	8003b84 <MX_TIM2_Init>
  MX_TIM4_Init();
 8003178:	f000 fd58 	bl	8003c2c <MX_TIM4_Init>
  MX_SPI2_Init();
 800317c:	f000 fc24 	bl	80039c8 <MX_SPI2_Init>
  MX_I2C1_Init();
 8003180:	f000 fbe2 	bl	8003948 <MX_I2C1_Init>
  MX_USB_Device_Init();
 8003184:	f012 fa6a 	bl	801565c <MX_USB_Device_Init>
  MX_TIM17_Init();
 8003188:	f000 fe88 	bl	8003e9c <MX_TIM17_Init>
  MX_USART1_UART_Init();
 800318c:	f000 feb6 	bl	8003efc <MX_USART1_UART_Init>
  MX_TIM7_Init();
 8003190:	f000 fddc 	bl	8003d4c <MX_TIM7_Init>
  MX_TIM8_Init();
 8003194:	f000 fe1a 	bl	8003dcc <MX_TIM8_Init>
  MX_TIM6_Init();
 8003198:	f000 fda2 	bl	8003ce0 <MX_TIM6_Init>
  MX_TIM16_Init();
 800319c:	f000 fe56 	bl	8003e4c <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

	set_heater_duty(0);		//Set heater duty to zero to ensure zero startup current
 80031a0:	2000      	movs	r0, #0
 80031a2:	f7fe fb0d 	bl	80017c0 <set_heater_duty>
	HAL_TIMEx_PWMN_Start_IT(&htim1, TIM_CHANNEL_3);
 80031a6:	2108      	movs	r1, #8
 80031a8:	488d      	ldr	r0, [pc, #564]	; (80033e0 <main+0x298>)
 80031aa:	f00b fae5 	bl	800e778 <HAL_TIMEx_PWMN_Start_IT>

	HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 80031ae:	213c      	movs	r1, #60	; 0x3c
 80031b0:	488c      	ldr	r0, [pc, #560]	; (80033e4 <main+0x29c>)
 80031b2:	f00a fc03 	bl	800d9bc <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 80031b6:	2100      	movs	r1, #0
 80031b8:	4889      	ldr	r0, [pc, #548]	; (80033e0 <main+0x298>)
 80031ba:	f00a f8d9 	bl	800d370 <HAL_TIM_PWM_Start_IT>
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 5); //Set BUZZER duty to 50%
 80031be:	4b8a      	ldr	r3, [pc, #552]	; (80033e8 <main+0x2a0>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	2205      	movs	r2, #5
 80031c4:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_TIM_Base_Start_IT(&htim6);
 80031c6:	4889      	ldr	r0, [pc, #548]	; (80033ec <main+0x2a4>)
 80031c8:	f009 ffe2 	bl	800d190 <HAL_TIM_Base_Start_IT>

	__HAL_TIM_ENABLE_IT(&htim7, TIM_IT_UPDATE);
 80031cc:	4b88      	ldr	r3, [pc, #544]	; (80033f0 <main+0x2a8>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	68da      	ldr	r2, [r3, #12]
 80031d2:	4b87      	ldr	r3, [pc, #540]	; (80033f0 <main+0x2a8>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f042 0201 	orr.w	r2, r2, #1
 80031da:	60da      	str	r2, [r3, #12]

	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 80031dc:	217f      	movs	r1, #127	; 0x7f
 80031de:	4885      	ldr	r0, [pc, #532]	; (80033f4 <main+0x2ac>)
 80031e0:	f005 f8c4 	bl	800836c <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC2_BUF, (uint32_t)ADC2_BUF_LEN);	//Start ADC DMA mode
 80031e4:	2202      	movs	r2, #2
 80031e6:	4984      	ldr	r1, [pc, #528]	; (80033f8 <main+0x2b0>)
 80031e8:	4884      	ldr	r0, [pc, #528]	; (80033fc <main+0x2b4>)
 80031ea:	f003 fcf7 	bl	8006bdc <HAL_ADC_Start_DMA>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80031ee:	217f      	movs	r1, #127	; 0x7f
 80031f0:	4882      	ldr	r0, [pc, #520]	; (80033fc <main+0x2b4>)
 80031f2:	f005 f8bb 	bl	800836c <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC1_BUF, (uint32_t)ADC1_BUF_LEN);	//Start ADC DMA mode
 80031f6:	2239      	movs	r2, #57	; 0x39
 80031f8:	4981      	ldr	r1, [pc, #516]	; (8003400 <main+0x2b8>)
 80031fa:	4880      	ldr	r0, [pc, #512]	; (80033fc <main+0x2b4>)
 80031fc:	f003 fcee 	bl	8006bdc <HAL_ADC_Start_DMA>

	/* initialize moving average functions */
	Moving_Average_Init(&thermocouple_temperature_filter_struct,30);
 8003200:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8003204:	487f      	ldr	r0, [pc, #508]	; (8003404 <main+0x2bc>)
 8003206:	f000 ffb4 	bl	8004172 <Moving_Average_Init>
	Moving_Average_Init(&mcu_temperature_filter_struct,100);
 800320a:	ed9f 0a7f 	vldr	s0, [pc, #508]	; 8003408 <main+0x2c0>
 800320e:	487f      	ldr	r0, [pc, #508]	; (800340c <main+0x2c4>)
 8003210:	f000 ffaf 	bl	8004172 <Moving_Average_Init>
	Moving_Average_Init(&input_voltage_filterStruct,25);
 8003214:	eeb3 0a09 	vmov.f32	s0, #57	; 0x41c80000  25.0
 8003218:	487d      	ldr	r0, [pc, #500]	; (8003410 <main+0x2c8>)
 800321a:	f000 ffaa 	bl	8004172 <Moving_Average_Init>
	Moving_Average_Init(&stand_sense_filterStruct,20);
 800321e:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8003222:	487c      	ldr	r0, [pc, #496]	; (8003414 <main+0x2cc>)
 8003224:	f000 ffa5 	bl	8004172 <Moving_Average_Init>
	Moving_Average_Init(&handle1_sense_filterStruct,20);
 8003228:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 800322c:	487a      	ldr	r0, [pc, #488]	; (8003418 <main+0x2d0>)
 800322e:	f000 ffa0 	bl	8004172 <Moving_Average_Init>
	Moving_Average_Init(&handle2_sense_filterStruct,20);
 8003232:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8003236:	4879      	ldr	r0, [pc, #484]	; (800341c <main+0x2d4>)
 8003238:	f000 ff9b 	bl	8004172 <Moving_Average_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	HAL_Delay(200);
 800323c:	20c8      	movs	r0, #200	; 0xc8
 800323e:	f002 fe91 	bl	8005f64 <HAL_Delay>
	LCD_init();
 8003242:	f002 fdb3 	bl	8005dac <LCD_init>

  		// Check if user data in flash is valid, if not - write default parameters
  		if(!FlashCheckCRC()){
 8003246:	f7fd ff09 	bl	800105c <FlashCheckCRC>
 800324a:	4603      	mov	r3, r0
 800324c:	f083 0301 	eor.w	r3, r3, #1
 8003250:	b2db      	uxtb	r3, r3
 8003252:	2b00      	cmp	r3, #0
 8003254:	d002      	beq.n	800325c <main+0x114>
  	    	FlashWrite(&default_flash_values);
 8003256:	4872      	ldr	r0, [pc, #456]	; (8003420 <main+0x2d8>)
 8003258:	f7fd ffa4 	bl	80011a4 <FlashWrite>
  		}

  		/* Read flash data */
  	    FlashRead(&flash_values);
 800325c:	4871      	ldr	r0, [pc, #452]	; (8003424 <main+0x2dc>)
 800325e:	f7fd ff87 	bl	8001170 <FlashRead>

  		/* Set startup state */
  	    change_state(HALTED);
 8003262:	2004      	movs	r0, #4
 8003264:	f7fe f946 	bl	80014f4 <change_state>

  		settings_menue();
 8003268:	f7fe fb32 	bl	80018d0 <settings_menue>

  		/* Set initial encoder timer value */
  		TIM2->CNT = flash_values.startup_temperature;
 800326c:	4b6d      	ldr	r3, [pc, #436]	; (8003424 <main+0x2dc>)
 800326e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003272:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8003276:	4610      	mov	r0, r2
 8003278:	4619      	mov	r1, r3
 800327a:	f7fd fcbd 	bl	8000bf8 <__aeabi_d2uiz>
 800327e:	4603      	mov	r3, r0
 8003280:	6263      	str	r3, [r4, #36]	; 0x24

  		/* Initiate PID controller */
  		PID(&TPID, &sensor_values.thermocouple_temperature, &PID_output, &PID_setpoint, Kp, Ki, Kd, _PID_P_ON_E, _PID_CD_DIRECT);
 8003282:	4b69      	ldr	r3, [pc, #420]	; (8003428 <main+0x2e0>)
 8003284:	ed93 7b00 	vldr	d7, [r3]
 8003288:	4b68      	ldr	r3, [pc, #416]	; (800342c <main+0x2e4>)
 800328a:	ed93 6b00 	vldr	d6, [r3]
 800328e:	4b68      	ldr	r3, [pc, #416]	; (8003430 <main+0x2e8>)
 8003290:	ed93 5b00 	vldr	d5, [r3]
 8003294:	2300      	movs	r3, #0
 8003296:	9301      	str	r3, [sp, #4]
 8003298:	2301      	movs	r3, #1
 800329a:	9300      	str	r3, [sp, #0]
 800329c:	eeb0 2a45 	vmov.f32	s4, s10
 80032a0:	eef0 2a65 	vmov.f32	s5, s11
 80032a4:	eeb0 1a46 	vmov.f32	s2, s12
 80032a8:	eef0 1a66 	vmov.f32	s3, s13
 80032ac:	eeb0 0a47 	vmov.f32	s0, s14
 80032b0:	eef0 0a67 	vmov.f32	s1, s15
 80032b4:	4b5f      	ldr	r3, [pc, #380]	; (8003434 <main+0x2ec>)
 80032b6:	4a60      	ldr	r2, [pc, #384]	; (8003438 <main+0x2f0>)
 80032b8:	4960      	ldr	r1, [pc, #384]	; (800343c <main+0x2f4>)
 80032ba:	4861      	ldr	r0, [pc, #388]	; (8003440 <main+0x2f8>)
 80032bc:	f001 f824 	bl	8004308 <PID>
  		PID_SetMode(&TPID, _PID_MODE_AUTOMATIC);
 80032c0:	2101      	movs	r1, #1
 80032c2:	485f      	ldr	r0, [pc, #380]	; (8003440 <main+0x2f8>)
 80032c4:	f001 f9b3 	bl	800462e <PID_SetMode>
  		PID_SetSampleTime(&TPID, interval_PID_update, 0); 		//Set PID sample time to "interval_PID_update" to make sure PID is calculated every time it is called
 80032c8:	4b5e      	ldr	r3, [pc, #376]	; (8003444 <main+0x2fc>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2200      	movs	r2, #0
 80032ce:	4619      	mov	r1, r3
 80032d0:	485b      	ldr	r0, [pc, #364]	; (8003440 <main+0x2f8>)
 80032d2:	f001 fb5b 	bl	800498c <PID_SetSampleTime>
  		PID_SetOutputLimits(&TPID, 0, PID_MAX_OUTPUT); 			// Set max and min output limit
 80032d6:	ed9f 1b3e 	vldr	d1, [pc, #248]	; 80033d0 <main+0x288>
 80032da:	ed9f 0b3f 	vldr	d0, [pc, #252]	; 80033d8 <main+0x290>
 80032de:	4858      	ldr	r0, [pc, #352]	; (8003440 <main+0x2f8>)
 80032e0:	f001 f9c3 	bl	800466a <PID_SetOutputLimits>
  		PID_SetILimits(&TPID, -PID_MAX_I_LIMIT, PID_MAX_I_LIMIT); 	// Set max and min I limit
 80032e4:	4b58      	ldr	r3, [pc, #352]	; (8003448 <main+0x300>)
 80032e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032ea:	4690      	mov	r8, r2
 80032ec:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 80032f0:	4b55      	ldr	r3, [pc, #340]	; (8003448 <main+0x300>)
 80032f2:	ed93 7b00 	vldr	d7, [r3]
 80032f6:	eeb0 1a47 	vmov.f32	s2, s14
 80032fa:	eef0 1a67 	vmov.f32	s3, s15
 80032fe:	ec49 8b10 	vmov	d0, r8, r9
 8003302:	484f      	ldr	r0, [pc, #316]	; (8003440 <main+0x2f8>)
 8003304:	f001 fa1f 	bl	8004746 <PID_SetILimits>

  		/* Draw the main screen decoration */
  		LCD_draw_main_screen();
 8003308:	f7ff f8d4 	bl	80024b4 <LCD_draw_main_screen>

  		/* Init and fill filter structures with initial values */
  		for (int i = 0; i<200;i++){
 800330c:	2300      	movs	r3, #0
 800330e:	607b      	str	r3, [r7, #4]
 8003310:	e00e      	b.n	8003330 <main+0x1e8>
  			get_bus_voltage();
 8003312:	f7fe f925 	bl	8001560 <get_bus_voltage>
  			get_mcu_temp();
 8003316:	f7fe f87b 	bl	8001410 <get_mcu_temp>
  			get_thermocouple_temperature();
 800331a:	f7fe f94d 	bl	80015b8 <get_thermocouple_temperature>
  			get_handle_type();
 800331e:	f7ff fcd7 	bl	8002cd0 <get_handle_type>
  			get_stand_status();
 8003322:	f7ff fc41 	bl	8002ba8 <get_stand_status>
  			handle_button_status();
 8003326:	f7ff fbe5 	bl	8002af4 <handle_button_status>
  		for (int i = 0; i<200;i++){
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	3301      	adds	r3, #1
 800332e:	607b      	str	r3, [r7, #4]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2bc7      	cmp	r3, #199	; 0xc7
 8003334:	dded      	ble.n	8003312 <main+0x1ca>
  		}

  		/* Start-up beep */
  		beep();
 8003336:	f7ff fb47 	bl	80029c8 <beep>
  		HAL_Delay(100);
 800333a:	2064      	movs	r0, #100	; 0x64
 800333c:	f002 fe12 	bl	8005f64 <HAL_Delay>
  		beep();
 8003340:	f7ff fb42 	bl	80029c8 <beep>

  		while (1){
  			if(HAL_GetTick() - previous_sensor_update_high_update >= interval_sensor_update_high_update){
 8003344:	f002 fe02 	bl	8005f4c <HAL_GetTick>
 8003348:	4602      	mov	r2, r0
 800334a:	4b40      	ldr	r3, [pc, #256]	; (800344c <main+0x304>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	1ad2      	subs	r2, r2, r3
 8003350:	4b3f      	ldr	r3, [pc, #252]	; (8003450 <main+0x308>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	429a      	cmp	r2, r3
 8003356:	d30e      	bcc.n	8003376 <main+0x22e>
  				get_stand_status();
 8003358:	f7ff fc26 	bl	8002ba8 <get_stand_status>
  				get_handle_type();
 800335c:	f7ff fcb8 	bl	8002cd0 <get_handle_type>
  				get_set_temperature();
 8003360:	f7ff faf2 	bl	8002948 <get_set_temperature>
  				handle_button_status();
 8003364:	f7ff fbc6 	bl	8002af4 <handle_button_status>
  	  			handle_emergency_shutdown();
 8003368:	f7ff fb4e 	bl	8002a08 <handle_emergency_shutdown>
  				previous_sensor_update_high_update = HAL_GetTick();
 800336c:	f002 fdee 	bl	8005f4c <HAL_GetTick>
 8003370:	4603      	mov	r3, r0
 8003372:	4a36      	ldr	r2, [pc, #216]	; (800344c <main+0x304>)
 8003374:	6013      	str	r3, [r2, #0]
  			}

  			if(HAL_GetTick() - previous_sensor_update_low_update >= interval_sensor_update_low_update){
 8003376:	f002 fde9 	bl	8005f4c <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	4b35      	ldr	r3, [pc, #212]	; (8003454 <main+0x30c>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	1ad2      	subs	r2, r2, r3
 8003382:	4b35      	ldr	r3, [pc, #212]	; (8003458 <main+0x310>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	429a      	cmp	r2, r3
 8003388:	d308      	bcc.n	800339c <main+0x254>
  				get_bus_voltage();
 800338a:	f7fe f8e9 	bl	8001560 <get_bus_voltage>
  				get_mcu_temp();
 800338e:	f7fe f83f 	bl	8001410 <get_mcu_temp>
  				previous_sensor_update_low_update = HAL_GetTick();
 8003392:	f002 fddb 	bl	8005f4c <HAL_GetTick>
 8003396:	4603      	mov	r3, r0
 8003398:	4a2e      	ldr	r2, [pc, #184]	; (8003454 <main+0x30c>)
 800339a:	6013      	str	r3, [r2, #0]
  			}

  			/* switch */
  			switch (active_state) {
 800339c:	4b2f      	ldr	r3, [pc, #188]	; (800345c <main+0x314>)
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	2b04      	cmp	r3, #4
 80033a2:	dc67      	bgt.n	8003474 <main+0x32c>
 80033a4:	2b02      	cmp	r3, #2
 80033a6:	da5d      	bge.n	8003464 <main+0x31c>
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d002      	beq.n	80033b2 <main+0x26a>
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d007      	beq.n	80033c0 <main+0x278>
 80033b0:	e060      	b.n	8003474 <main+0x32c>
  				case RUN: {
  					PID_setpoint = sensor_values.set_temperature;
 80033b2:	4b2b      	ldr	r3, [pc, #172]	; (8003460 <main+0x318>)
 80033b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033b8:	491e      	ldr	r1, [pc, #120]	; (8003434 <main+0x2ec>)
 80033ba:	e9c1 2300 	strd	r2, r3, [r1]
  					break;
 80033be:	e059      	b.n	8003474 <main+0x32c>
  				}
  				case STANDBY: {
  					PID_setpoint = flash_values.standby_temp;
 80033c0:	4b18      	ldr	r3, [pc, #96]	; (8003424 <main+0x2dc>)
 80033c2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80033c6:	491b      	ldr	r1, [pc, #108]	; (8003434 <main+0x2ec>)
 80033c8:	e9c1 2300 	strd	r2, r3, [r1]
  					break;
 80033cc:	e052      	b.n	8003474 <main+0x32c>
 80033ce:	bf00      	nop
 80033d0:	00000000 	.word	0x00000000
 80033d4:	407f4000 	.word	0x407f4000
	...
 80033e0:	20001ce8 	.word	0x20001ce8
 80033e4:	20001d34 	.word	0x20001d34
 80033e8:	20001d80 	.word	0x20001d80
 80033ec:	20001dcc 	.word	0x20001dcc
 80033f0:	20001e18 	.word	0x20001e18
 80033f4:	20001a80 	.word	0x20001a80
 80033f8:	2000062c 	.word	0x2000062c
 80033fc:	20001a14 	.word	0x20001a14
 8003400:	20000630 	.word	0x20000630
 8003404:	2000070c 	.word	0x2000070c
 8003408:	42c80000 	.word	0x42c80000
 800340c:	20000a38 	.word	0x20000a38
 8003410:	20000d64 	.word	0x20000d64
 8003414:	20001090 	.word	0x20001090
 8003418:	200013bc 	.word	0x200013bc
 800341c:	200016e8 	.word	0x200016e8
 8003420:	20000088 	.word	0x20000088
 8003424:	200006a8 	.word	0x200006a8
 8003428:	200005e8 	.word	0x200005e8
 800342c:	200005f0 	.word	0x200005f0
 8003430:	200005f8 	.word	0x200005f8
 8003434:	200006f8 	.word	0x200006f8
 8003438:	200006f0 	.word	0x200006f0
 800343c:	20000040 	.word	0x20000040
 8003440:	20001fe0 	.word	0x20001fe0
 8003444:	2000000c 	.word	0x2000000c
 8003448:	20000020 	.word	0x20000020
 800344c:	200005d4 	.word	0x200005d4
 8003450:	20000014 	.word	0x20000014
 8003454:	200005d8 	.word	0x200005d8
 8003458:	20000018 	.word	0x20000018
 800345c:	2000001d 	.word	0x2000001d
 8003460:	20000038 	.word	0x20000038
  				}
  				case SLEEP:
  				case EMERGENCY_SLEEP:
  				case HALTED: {
  					PID_setpoint = 0;
 8003464:	4953      	ldr	r1, [pc, #332]	; (80035b4 <main+0x46c>)
 8003466:	f04f 0200 	mov.w	r2, #0
 800346a:	f04f 0300 	mov.w	r3, #0
 800346e:	e9c1 2300 	strd	r2, r3, [r1]
  					break;
 8003472:	bf00      	nop
  			//PID_SetTunings(&TPID, Kp_custom, Ki_custom, Kd_custom);
  			//sensor_values.set_temperature = temperature_custom;
  			// ----------------------------------------------

  			/* Send debug information */
  			if(HAL_GetTick() - previous_millis_debug >= interval_debug){
 8003474:	f002 fd6a 	bl	8005f4c <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	4b4f      	ldr	r3, [pc, #316]	; (80035b8 <main+0x470>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	1ad2      	subs	r2, r2, r3
 8003480:	4b4e      	ldr	r3, [pc, #312]	; (80035bc <main+0x474>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	429a      	cmp	r2, r3
 8003486:	d365      	bcc.n	8003554 <main+0x40c>
  				memset(&buffer, '\0', sizeof(buffer));
 8003488:	2228      	movs	r2, #40	; 0x28
 800348a:	2100      	movs	r1, #0
 800348c:	484c      	ldr	r0, [pc, #304]	; (80035c0 <main+0x478>)
 800348e:	f013 fd8a 	bl	8016fa6 <memset>
  				sprintf(buffer, "%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\n",
 8003492:	4b4c      	ldr	r3, [pc, #304]	; (80035c4 <main+0x47c>)
 8003494:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 8003498:	4b4a      	ldr	r3, [pc, #296]	; (80035c4 <main+0x47c>)
 800349a:	e9d3 4500 	ldrd	r4, r5, [r3]
  						sensor_values.thermocouple_temperature, sensor_values.set_temperature,
  						PID_output/PID_MAX_OUTPUT*100.0, PID_GetPpart(&TPID)/10.0, PID_GetIpart(&TPID)/10.0, PID_GetDpart(&TPID)/10.0);
 800349e:	4b4a      	ldr	r3, [pc, #296]	; (80035c8 <main+0x480>)
 80034a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034a4:	f04f 0200 	mov.w	r2, #0
 80034a8:	4b48      	ldr	r3, [pc, #288]	; (80035cc <main+0x484>)
 80034aa:	f7fd f9f7 	bl	800089c <__aeabi_ddiv>
 80034ae:	4602      	mov	r2, r0
 80034b0:	460b      	mov	r3, r1
 80034b2:	4610      	mov	r0, r2
 80034b4:	4619      	mov	r1, r3
  				sprintf(buffer, "%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\n",
 80034b6:	f04f 0200 	mov.w	r2, #0
 80034ba:	4b45      	ldr	r3, [pc, #276]	; (80035d0 <main+0x488>)
 80034bc:	f7fd f8c4 	bl	8000648 <__aeabi_dmul>
 80034c0:	4602      	mov	r2, r0
 80034c2:	460b      	mov	r3, r1
 80034c4:	ec43 2b18 	vmov	d8, r2, r3
  						PID_output/PID_MAX_OUTPUT*100.0, PID_GetPpart(&TPID)/10.0, PID_GetIpart(&TPID)/10.0, PID_GetDpart(&TPID)/10.0);
 80034c8:	4842      	ldr	r0, [pc, #264]	; (80035d4 <main+0x48c>)
 80034ca:	f001 faa3 	bl	8004a14 <PID_GetPpart>
 80034ce:	ec51 0b10 	vmov	r0, r1, d0
  				sprintf(buffer, "%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\n",
 80034d2:	f04f 0200 	mov.w	r2, #0
 80034d6:	4b40      	ldr	r3, [pc, #256]	; (80035d8 <main+0x490>)
 80034d8:	f7fd f9e0 	bl	800089c <__aeabi_ddiv>
 80034dc:	4602      	mov	r2, r0
 80034de:	460b      	mov	r3, r1
 80034e0:	ec43 2b19 	vmov	d9, r2, r3
  						PID_output/PID_MAX_OUTPUT*100.0, PID_GetPpart(&TPID)/10.0, PID_GetIpart(&TPID)/10.0, PID_GetDpart(&TPID)/10.0);
 80034e4:	483b      	ldr	r0, [pc, #236]	; (80035d4 <main+0x48c>)
 80034e6:	f001 faa7 	bl	8004a38 <PID_GetIpart>
 80034ea:	ec51 0b10 	vmov	r0, r1, d0
  				sprintf(buffer, "%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\n",
 80034ee:	f04f 0200 	mov.w	r2, #0
 80034f2:	4b39      	ldr	r3, [pc, #228]	; (80035d8 <main+0x490>)
 80034f4:	f7fd f9d2 	bl	800089c <__aeabi_ddiv>
 80034f8:	4602      	mov	r2, r0
 80034fa:	460b      	mov	r3, r1
 80034fc:	4692      	mov	sl, r2
 80034fe:	469b      	mov	fp, r3
  						PID_output/PID_MAX_OUTPUT*100.0, PID_GetPpart(&TPID)/10.0, PID_GetIpart(&TPID)/10.0, PID_GetDpart(&TPID)/10.0);
 8003500:	4834      	ldr	r0, [pc, #208]	; (80035d4 <main+0x48c>)
 8003502:	f001 faab 	bl	8004a5c <PID_GetDpart>
 8003506:	ec51 0b10 	vmov	r0, r1, d0
  				sprintf(buffer, "%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\n",
 800350a:	f04f 0200 	mov.w	r2, #0
 800350e:	4b32      	ldr	r3, [pc, #200]	; (80035d8 <main+0x490>)
 8003510:	f7fd f9c4 	bl	800089c <__aeabi_ddiv>
 8003514:	4602      	mov	r2, r0
 8003516:	460b      	mov	r3, r1
 8003518:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800351c:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8003520:	ed8d 9b04 	vstr	d9, [sp, #16]
 8003524:	ed8d 8b02 	vstr	d8, [sp, #8]
 8003528:	e9cd 4500 	strd	r4, r5, [sp]
 800352c:	4642      	mov	r2, r8
 800352e:	464b      	mov	r3, r9
 8003530:	492a      	ldr	r1, [pc, #168]	; (80035dc <main+0x494>)
 8003532:	4823      	ldr	r0, [pc, #140]	; (80035c0 <main+0x478>)
 8003534:	f013 fcd4 	bl	8016ee0 <siprintf>
  				CDC_Transmit_FS((uint8_t *) buffer, strlen(buffer)); //Print string over USB virtual COM port
 8003538:	4821      	ldr	r0, [pc, #132]	; (80035c0 <main+0x478>)
 800353a:	f7fc fec1 	bl	80002c0 <strlen>
 800353e:	4603      	mov	r3, r0
 8003540:	b29b      	uxth	r3, r3
 8003542:	4619      	mov	r1, r3
 8003544:	481e      	ldr	r0, [pc, #120]	; (80035c0 <main+0x478>)
 8003546:	f012 f947 	bl	80157d8 <CDC_Transmit_FS>
  				previous_millis_debug = HAL_GetTick();
 800354a:	f002 fcff 	bl	8005f4c <HAL_GetTick>
 800354e:	4603      	mov	r3, r0
 8003550:	4a19      	ldr	r2, [pc, #100]	; (80035b8 <main+0x470>)
 8003552:	6013      	str	r3, [r2, #0]
  			}

 			/* Detect if a tip is present by sending a short voltage pulse and sense current */
			#ifdef DETECT_TIP_BY_CURRENT
  				if(HAL_GetTick() - previous_measure_current_update >= interval_measure_current){
 8003554:	f002 fcfa 	bl	8005f4c <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	4b21      	ldr	r3, [pc, #132]	; (80035e0 <main+0x498>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	1ad2      	subs	r2, r2, r3
 8003560:	4b20      	ldr	r3, [pc, #128]	; (80035e4 <main+0x49c>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	429a      	cmp	r2, r3
 8003566:	d311      	bcc.n	800358c <main+0x444>
  					if(thermocouple_measurement_done == 1){
 8003568:	4b1f      	ldr	r3, [pc, #124]	; (80035e8 <main+0x4a0>)
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d10d      	bne.n	800358c <main+0x444>
						current_measurement_done = 0;
 8003570:	4b1e      	ldr	r3, [pc, #120]	; (80035ec <main+0x4a4>)
 8003572:	2200      	movs	r2, #0
 8003574:	701a      	strb	r2, [r3, #0]
						set_heater_duty(PID_MAX_OUTPUT/2);
 8003576:	20fa      	movs	r0, #250	; 0xfa
 8003578:	f7fe f922 	bl	80017c0 <set_heater_duty>
						current_measurement_requested = 1;
 800357c:	4b1c      	ldr	r3, [pc, #112]	; (80035f0 <main+0x4a8>)
 800357e:	2201      	movs	r2, #1
 8003580:	701a      	strb	r2, [r3, #0]
	  					previous_measure_current_update = HAL_GetTick();
 8003582:	f002 fce3 	bl	8005f4c <HAL_GetTick>
 8003586:	4603      	mov	r3, r0
 8003588:	4a15      	ldr	r2, [pc, #84]	; (80035e0 <main+0x498>)
 800358a:	6013      	str	r3, [r2, #0]
  					}
  				}
			#endif

  			/* Update display */
  			if(HAL_GetTick() - previous_millis_display >= interval_display){
 800358c:	f002 fcde 	bl	8005f4c <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	4b18      	ldr	r3, [pc, #96]	; (80035f4 <main+0x4ac>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	1ad2      	subs	r2, r2, r3
 8003598:	4b17      	ldr	r3, [pc, #92]	; (80035f8 <main+0x4b0>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	429a      	cmp	r2, r3
 800359e:	f4ff aed1 	bcc.w	8003344 <main+0x1fc>
  				update_display();
 80035a2:	f7fe fc85 	bl	8001eb0 <update_display>
  				previous_millis_display = HAL_GetTick();
 80035a6:	f002 fcd1 	bl	8005f4c <HAL_GetTick>
 80035aa:	4603      	mov	r3, r0
 80035ac:	4a11      	ldr	r2, [pc, #68]	; (80035f4 <main+0x4ac>)
 80035ae:	6013      	str	r3, [r2, #0]
  			if(HAL_GetTick() - previous_sensor_update_high_update >= interval_sensor_update_high_update){
 80035b0:	e6c8      	b.n	8003344 <main+0x1fc>
 80035b2:	bf00      	nop
 80035b4:	200006f8 	.word	0x200006f8
 80035b8:	200005c0 	.word	0x200005c0
 80035bc:	20000008 	.word	0x20000008
 80035c0:	20000600 	.word	0x20000600
 80035c4:	20000038 	.word	0x20000038
 80035c8:	200006f0 	.word	0x200006f0
 80035cc:	407f4000 	.word	0x407f4000
 80035d0:	40590000 	.word	0x40590000
 80035d4:	20001fe0 	.word	0x20001fe0
 80035d8:	40240000 	.word	0x40240000
 80035dc:	0801ac68 	.word	0x0801ac68
 80035e0:	200005d0 	.word	0x200005d0
 80035e4:	20000010 	.word	0x20000010
 80035e8:	200001c1 	.word	0x200001c1
 80035ec:	200001c0 	.word	0x200001c0
 80035f0:	20000708 	.word	0x20000708
 80035f4:	200005bc 	.word	0x200005bc
 80035f8:	20000004 	.word	0x20000004

080035fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b094      	sub	sp, #80	; 0x50
 8003600:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003602:	f107 0318 	add.w	r3, r7, #24
 8003606:	2238      	movs	r2, #56	; 0x38
 8003608:	2100      	movs	r1, #0
 800360a:	4618      	mov	r0, r3
 800360c:	f013 fccb 	bl	8016fa6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003610:	1d3b      	adds	r3, r7, #4
 8003612:	2200      	movs	r2, #0
 8003614:	601a      	str	r2, [r3, #0]
 8003616:	605a      	str	r2, [r3, #4]
 8003618:	609a      	str	r2, [r3, #8]
 800361a:	60da      	str	r2, [r3, #12]
 800361c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800361e:	2000      	movs	r0, #0
 8003620:	f008 f878 	bl	800b714 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8003624:	2322      	movs	r3, #34	; 0x22
 8003626:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003628:	f44f 7380 	mov.w	r3, #256	; 0x100
 800362c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800362e:	2340      	movs	r3, #64	; 0x40
 8003630:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003632:	2301      	movs	r3, #1
 8003634:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003636:	2302      	movs	r3, #2
 8003638:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800363a:	2302      	movs	r3, #2
 800363c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800363e:	2304      	movs	r3, #4
 8003640:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003642:	2355      	movs	r3, #85	; 0x55
 8003644:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003646:	2302      	movs	r3, #2
 8003648:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800364a:	2302      	movs	r3, #2
 800364c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800364e:	2302      	movs	r3, #2
 8003650:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003652:	f107 0318 	add.w	r3, r7, #24
 8003656:	4618      	mov	r0, r3
 8003658:	f008 f910 	bl	800b87c <HAL_RCC_OscConfig>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d001      	beq.n	8003666 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8003662:	f000 fd81 	bl	8004168 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003666:	230f      	movs	r3, #15
 8003668:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800366a:	2303      	movs	r3, #3
 800366c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800366e:	2300      	movs	r3, #0
 8003670:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003672:	2300      	movs	r3, #0
 8003674:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003676:	2300      	movs	r3, #0
 8003678:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800367a:	1d3b      	adds	r3, r7, #4
 800367c:	2104      	movs	r1, #4
 800367e:	4618      	mov	r0, r3
 8003680:	f008 fc0e 	bl	800bea0 <HAL_RCC_ClockConfig>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800368a:	f000 fd6d 	bl	8004168 <Error_Handler>
  }
}
 800368e:	bf00      	nop
 8003690:	3750      	adds	r7, #80	; 0x50
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
	...

08003698 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b08c      	sub	sp, #48	; 0x30
 800369c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800369e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036a2:	2200      	movs	r2, #0
 80036a4:	601a      	str	r2, [r3, #0]
 80036a6:	605a      	str	r2, [r3, #4]
 80036a8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80036aa:	1d3b      	adds	r3, r7, #4
 80036ac:	2220      	movs	r2, #32
 80036ae:	2100      	movs	r1, #0
 80036b0:	4618      	mov	r0, r3
 80036b2:	f013 fc78 	bl	8016fa6 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80036b6:	4b40      	ldr	r3, [pc, #256]	; (80037b8 <MX_ADC1_Init+0x120>)
 80036b8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80036bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80036be:	4b3e      	ldr	r3, [pc, #248]	; (80037b8 <MX_ADC1_Init+0x120>)
 80036c0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80036c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80036c6:	4b3c      	ldr	r3, [pc, #240]	; (80037b8 <MX_ADC1_Init+0x120>)
 80036c8:	2200      	movs	r2, #0
 80036ca:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80036cc:	4b3a      	ldr	r3, [pc, #232]	; (80037b8 <MX_ADC1_Init+0x120>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80036d2:	4b39      	ldr	r3, [pc, #228]	; (80037b8 <MX_ADC1_Init+0x120>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80036d8:	4b37      	ldr	r3, [pc, #220]	; (80037b8 <MX_ADC1_Init+0x120>)
 80036da:	2201      	movs	r2, #1
 80036dc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80036de:	4b36      	ldr	r3, [pc, #216]	; (80037b8 <MX_ADC1_Init+0x120>)
 80036e0:	2204      	movs	r2, #4
 80036e2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80036e4:	4b34      	ldr	r3, [pc, #208]	; (80037b8 <MX_ADC1_Init+0x120>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80036ea:	4b33      	ldr	r3, [pc, #204]	; (80037b8 <MX_ADC1_Init+0x120>)
 80036ec:	2201      	movs	r2, #1
 80036ee:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 80036f0:	4b31      	ldr	r3, [pc, #196]	; (80037b8 <MX_ADC1_Init+0x120>)
 80036f2:	2203      	movs	r2, #3
 80036f4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80036f6:	4b30      	ldr	r3, [pc, #192]	; (80037b8 <MX_ADC1_Init+0x120>)
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80036fe:	4b2e      	ldr	r3, [pc, #184]	; (80037b8 <MX_ADC1_Init+0x120>)
 8003700:	2200      	movs	r2, #0
 8003702:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003704:	4b2c      	ldr	r3, [pc, #176]	; (80037b8 <MX_ADC1_Init+0x120>)
 8003706:	2200      	movs	r2, #0
 8003708:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800370a:	4b2b      	ldr	r3, [pc, #172]	; (80037b8 <MX_ADC1_Init+0x120>)
 800370c:	2201      	movs	r2, #1
 800370e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003712:	4b29      	ldr	r3, [pc, #164]	; (80037b8 <MX_ADC1_Init+0x120>)
 8003714:	2200      	movs	r2, #0
 8003716:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8003718:	4b27      	ldr	r3, [pc, #156]	; (80037b8 <MX_ADC1_Init+0x120>)
 800371a:	2200      	movs	r2, #0
 800371c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003720:	4825      	ldr	r0, [pc, #148]	; (80037b8 <MX_ADC1_Init+0x120>)
 8003722:	f002 ffa7 	bl	8006674 <HAL_ADC_Init>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d001      	beq.n	8003730 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800372c:	f000 fd1c 	bl	8004168 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003730:	2300      	movs	r3, #0
 8003732:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003734:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003738:	4619      	mov	r1, r3
 800373a:	481f      	ldr	r0, [pc, #124]	; (80037b8 <MX_ADC1_Init+0x120>)
 800373c:	f004 feaa 	bl	8008494 <HAL_ADCEx_MultiModeConfigChannel>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d001      	beq.n	800374a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8003746:	f000 fd0f 	bl	8004168 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800374a:	4b1c      	ldr	r3, [pc, #112]	; (80037bc <MX_ADC1_Init+0x124>)
 800374c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800374e:	2306      	movs	r3, #6
 8003750:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8003752:	2306      	movs	r3, #6
 8003754:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003756:	237f      	movs	r3, #127	; 0x7f
 8003758:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800375a:	2304      	movs	r3, #4
 800375c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800375e:	2300      	movs	r3, #0
 8003760:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003762:	1d3b      	adds	r3, r7, #4
 8003764:	4619      	mov	r1, r3
 8003766:	4814      	ldr	r0, [pc, #80]	; (80037b8 <MX_ADC1_Init+0x120>)
 8003768:	f003 fd7c 	bl	8007264 <HAL_ADC_ConfigChannel>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d001      	beq.n	8003776 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8003772:	f000 fcf9 	bl	8004168 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8003776:	4b12      	ldr	r3, [pc, #72]	; (80037c0 <MX_ADC1_Init+0x128>)
 8003778:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800377a:	230c      	movs	r3, #12
 800377c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800377e:	1d3b      	adds	r3, r7, #4
 8003780:	4619      	mov	r1, r3
 8003782:	480d      	ldr	r0, [pc, #52]	; (80037b8 <MX_ADC1_Init+0x120>)
 8003784:	f003 fd6e 	bl	8007264 <HAL_ADC_ConfigChannel>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 800378e:	f000 fceb 	bl	8004168 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 8003792:	4b0c      	ldr	r3, [pc, #48]	; (80037c4 <MX_ADC1_Init+0x12c>)
 8003794:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8003796:	2312      	movs	r3, #18
 8003798:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800379a:	1d3b      	adds	r3, r7, #4
 800379c:	4619      	mov	r1, r3
 800379e:	4806      	ldr	r0, [pc, #24]	; (80037b8 <MX_ADC1_Init+0x120>)
 80037a0:	f003 fd60 	bl	8007264 <HAL_ADC_ConfigChannel>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d001      	beq.n	80037ae <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 80037aa:	f000 fcdd 	bl	8004168 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80037ae:	bf00      	nop
 80037b0:	3730      	adds	r7, #48	; 0x30
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	20001a14 	.word	0x20001a14
 80037bc:	0c900008 	.word	0x0c900008
 80037c0:	10c00010 	.word	0x10c00010
 80037c4:	c3210000 	.word	0xc3210000

080037c8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b090      	sub	sp, #64	; 0x40
 80037cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80037ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037d2:	2200      	movs	r2, #0
 80037d4:	601a      	str	r2, [r3, #0]
 80037d6:	605a      	str	r2, [r3, #4]
 80037d8:	609a      	str	r2, [r3, #8]
 80037da:	60da      	str	r2, [r3, #12]
 80037dc:	611a      	str	r2, [r3, #16]
 80037de:	615a      	str	r2, [r3, #20]
 80037e0:	619a      	str	r2, [r3, #24]
  ADC_ChannelConfTypeDef sConfig = {0};
 80037e2:	1d3b      	adds	r3, r7, #4
 80037e4:	2220      	movs	r2, #32
 80037e6:	2100      	movs	r1, #0
 80037e8:	4618      	mov	r0, r3
 80037ea:	f013 fbdc 	bl	8016fa6 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80037ee:	4b40      	ldr	r3, [pc, #256]	; (80038f0 <MX_ADC2_Init+0x128>)
 80037f0:	4a40      	ldr	r2, [pc, #256]	; (80038f4 <MX_ADC2_Init+0x12c>)
 80037f2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80037f4:	4b3e      	ldr	r3, [pc, #248]	; (80038f0 <MX_ADC2_Init+0x128>)
 80037f6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80037fa:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80037fc:	4b3c      	ldr	r3, [pc, #240]	; (80038f0 <MX_ADC2_Init+0x128>)
 80037fe:	2200      	movs	r2, #0
 8003800:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003802:	4b3b      	ldr	r3, [pc, #236]	; (80038f0 <MX_ADC2_Init+0x128>)
 8003804:	2200      	movs	r2, #0
 8003806:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8003808:	4b39      	ldr	r3, [pc, #228]	; (80038f0 <MX_ADC2_Init+0x128>)
 800380a:	2200      	movs	r2, #0
 800380c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800380e:	4b38      	ldr	r3, [pc, #224]	; (80038f0 <MX_ADC2_Init+0x128>)
 8003810:	2201      	movs	r2, #1
 8003812:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003814:	4b36      	ldr	r3, [pc, #216]	; (80038f0 <MX_ADC2_Init+0x128>)
 8003816:	2204      	movs	r2, #4
 8003818:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800381a:	4b35      	ldr	r3, [pc, #212]	; (80038f0 <MX_ADC2_Init+0x128>)
 800381c:	2200      	movs	r2, #0
 800381e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8003820:	4b33      	ldr	r3, [pc, #204]	; (80038f0 <MX_ADC2_Init+0x128>)
 8003822:	2201      	movs	r2, #1
 8003824:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 8003826:	4b32      	ldr	r3, [pc, #200]	; (80038f0 <MX_ADC2_Init+0x128>)
 8003828:	2202      	movs	r2, #2
 800382a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800382c:	4b30      	ldr	r3, [pc, #192]	; (80038f0 <MX_ADC2_Init+0x128>)
 800382e:	2200      	movs	r2, #0
 8003830:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003834:	4b2e      	ldr	r3, [pc, #184]	; (80038f0 <MX_ADC2_Init+0x128>)
 8003836:	2200      	movs	r2, #0
 8003838:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800383a:	4b2d      	ldr	r3, [pc, #180]	; (80038f0 <MX_ADC2_Init+0x128>)
 800383c:	2200      	movs	r2, #0
 800383e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8003840:	4b2b      	ldr	r3, [pc, #172]	; (80038f0 <MX_ADC2_Init+0x128>)
 8003842:	2201      	movs	r2, #1
 8003844:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003848:	4b29      	ldr	r3, [pc, #164]	; (80038f0 <MX_ADC2_Init+0x128>)
 800384a:	2200      	movs	r2, #0
 800384c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800384e:	4b28      	ldr	r3, [pc, #160]	; (80038f0 <MX_ADC2_Init+0x128>)
 8003850:	2200      	movs	r2, #0
 8003852:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003856:	4826      	ldr	r0, [pc, #152]	; (80038f0 <MX_ADC2_Init+0x128>)
 8003858:	f002 ff0c 	bl	8006674 <HAL_ADC_Init>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d001      	beq.n	8003866 <MX_ADC2_Init+0x9e>
  {
    Error_Handler();
 8003862:	f000 fc81 	bl	8004168 <Error_Handler>
  }

  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8003866:	4b24      	ldr	r3, [pc, #144]	; (80038f8 <MX_ADC2_Init+0x130>)
 8003868:	627b      	str	r3, [r7, #36]	; 0x24
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 800386a:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
 800386e:	62bb      	str	r3, [r7, #40]	; 0x28
  AnalogWDGConfig.Channel = ADC_CHANNEL_2;
 8003870:	4b22      	ldr	r3, [pc, #136]	; (80038fc <MX_ADC2_Init+0x134>)
 8003872:	62fb      	str	r3, [r7, #44]	; 0x2c
  AnalogWDGConfig.ITMode = ENABLE;
 8003874:	2301      	movs	r3, #1
 8003876:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  AnalogWDGConfig.HighThreshold = 2000;
 800387a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800387e:	637b      	str	r3, [r7, #52]	; 0x34
  AnalogWDGConfig.LowThreshold = 0;
 8003880:	2300      	movs	r3, #0
 8003882:	63bb      	str	r3, [r7, #56]	; 0x38
  AnalogWDGConfig.FilteringConfig = ADC_AWD_FILTERING_NONE;
 8003884:	2300      	movs	r3, #0
 8003886:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8003888:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800388c:	4619      	mov	r1, r3
 800388e:	4818      	ldr	r0, [pc, #96]	; (80038f0 <MX_ADC2_Init+0x128>)
 8003890:	f004 f8d8 	bl	8007a44 <HAL_ADC_AnalogWDGConfig>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d001      	beq.n	800389e <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 800389a:	f000 fc65 	bl	8004168 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800389e:	4b17      	ldr	r3, [pc, #92]	; (80038fc <MX_ADC2_Init+0x134>)
 80038a0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80038a2:	2306      	movs	r3, #6
 80038a4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80038a6:	2300      	movs	r3, #0
 80038a8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80038aa:	237f      	movs	r3, #127	; 0x7f
 80038ac:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80038ae:	2304      	movs	r3, #4
 80038b0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80038b2:	2300      	movs	r3, #0
 80038b4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80038b6:	1d3b      	adds	r3, r7, #4
 80038b8:	4619      	mov	r1, r3
 80038ba:	480d      	ldr	r0, [pc, #52]	; (80038f0 <MX_ADC2_Init+0x128>)
 80038bc:	f003 fcd2 	bl	8007264 <HAL_ADC_ConfigChannel>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <MX_ADC2_Init+0x102>
  {
    Error_Handler();
 80038c6:	f000 fc4f 	bl	8004168 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80038ca:	4b0d      	ldr	r3, [pc, #52]	; (8003900 <MX_ADC2_Init+0x138>)
 80038cc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80038ce:	230c      	movs	r3, #12
 80038d0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80038d2:	1d3b      	adds	r3, r7, #4
 80038d4:	4619      	mov	r1, r3
 80038d6:	4806      	ldr	r0, [pc, #24]	; (80038f0 <MX_ADC2_Init+0x128>)
 80038d8:	f003 fcc4 	bl	8007264 <HAL_ADC_ConfigChannel>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <MX_ADC2_Init+0x11e>
  {
    Error_Handler();
 80038e2:	f000 fc41 	bl	8004168 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80038e6:	bf00      	nop
 80038e8:	3740      	adds	r7, #64	; 0x40
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	bf00      	nop
 80038f0:	20001a80 	.word	0x20001a80
 80038f4:	50000100 	.word	0x50000100
 80038f8:	7dc00000 	.word	0x7dc00000
 80038fc:	08600004 	.word	0x08600004
 8003900:	2a000400 	.word	0x2a000400

08003904 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8003908:	4b0d      	ldr	r3, [pc, #52]	; (8003940 <MX_CRC_Init+0x3c>)
 800390a:	4a0e      	ldr	r2, [pc, #56]	; (8003944 <MX_CRC_Init+0x40>)
 800390c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800390e:	4b0c      	ldr	r3, [pc, #48]	; (8003940 <MX_CRC_Init+0x3c>)
 8003910:	2200      	movs	r2, #0
 8003912:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8003914:	4b0a      	ldr	r3, [pc, #40]	; (8003940 <MX_CRC_Init+0x3c>)
 8003916:	2200      	movs	r2, #0
 8003918:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800391a:	4b09      	ldr	r3, [pc, #36]	; (8003940 <MX_CRC_Init+0x3c>)
 800391c:	2200      	movs	r2, #0
 800391e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8003920:	4b07      	ldr	r3, [pc, #28]	; (8003940 <MX_CRC_Init+0x3c>)
 8003922:	2200      	movs	r2, #0
 8003924:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8003926:	4b06      	ldr	r3, [pc, #24]	; (8003940 <MX_CRC_Init+0x3c>)
 8003928:	2201      	movs	r2, #1
 800392a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800392c:	4804      	ldr	r0, [pc, #16]	; (8003940 <MX_CRC_Init+0x3c>)
 800392e:	f004 ff65 	bl	80087fc <HAL_CRC_Init>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d001      	beq.n	800393c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8003938:	f000 fc16 	bl	8004168 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800393c:	bf00      	nop
 800393e:	bd80      	pop	{r7, pc}
 8003940:	20001bac 	.word	0x20001bac
 8003944:	40023000 	.word	0x40023000

08003948 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800394c:	4b1b      	ldr	r3, [pc, #108]	; (80039bc <MX_I2C1_Init+0x74>)
 800394e:	4a1c      	ldr	r2, [pc, #112]	; (80039c0 <MX_I2C1_Init+0x78>)
 8003950:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A0A7FB;
 8003952:	4b1a      	ldr	r3, [pc, #104]	; (80039bc <MX_I2C1_Init+0x74>)
 8003954:	4a1b      	ldr	r2, [pc, #108]	; (80039c4 <MX_I2C1_Init+0x7c>)
 8003956:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003958:	4b18      	ldr	r3, [pc, #96]	; (80039bc <MX_I2C1_Init+0x74>)
 800395a:	2200      	movs	r2, #0
 800395c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800395e:	4b17      	ldr	r3, [pc, #92]	; (80039bc <MX_I2C1_Init+0x74>)
 8003960:	2201      	movs	r2, #1
 8003962:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003964:	4b15      	ldr	r3, [pc, #84]	; (80039bc <MX_I2C1_Init+0x74>)
 8003966:	2200      	movs	r2, #0
 8003968:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800396a:	4b14      	ldr	r3, [pc, #80]	; (80039bc <MX_I2C1_Init+0x74>)
 800396c:	2200      	movs	r2, #0
 800396e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003970:	4b12      	ldr	r3, [pc, #72]	; (80039bc <MX_I2C1_Init+0x74>)
 8003972:	2200      	movs	r2, #0
 8003974:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003976:	4b11      	ldr	r3, [pc, #68]	; (80039bc <MX_I2C1_Init+0x74>)
 8003978:	2200      	movs	r2, #0
 800397a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800397c:	4b0f      	ldr	r3, [pc, #60]	; (80039bc <MX_I2C1_Init+0x74>)
 800397e:	2200      	movs	r2, #0
 8003980:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003982:	480e      	ldr	r0, [pc, #56]	; (80039bc <MX_I2C1_Init+0x74>)
 8003984:	f006 f860 	bl	8009a48 <HAL_I2C_Init>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d001      	beq.n	8003992 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800398e:	f000 fbeb 	bl	8004168 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003992:	2100      	movs	r1, #0
 8003994:	4809      	ldr	r0, [pc, #36]	; (80039bc <MX_I2C1_Init+0x74>)
 8003996:	f006 f8f2 	bl	8009b7e <HAL_I2CEx_ConfigAnalogFilter>
 800399a:	4603      	mov	r3, r0
 800399c:	2b00      	cmp	r3, #0
 800399e:	d001      	beq.n	80039a4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80039a0:	f000 fbe2 	bl	8004168 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80039a4:	2100      	movs	r1, #0
 80039a6:	4805      	ldr	r0, [pc, #20]	; (80039bc <MX_I2C1_Init+0x74>)
 80039a8:	f006 f934 	bl	8009c14 <HAL_I2CEx_ConfigDigitalFilter>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80039b2:	f000 fbd9 	bl	8004168 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80039b6:	bf00      	nop
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	20001bd0 	.word	0x20001bd0
 80039c0:	40005400 	.word	0x40005400
 80039c4:	30a0a7fb 	.word	0x30a0a7fb

080039c8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80039cc:	4b1b      	ldr	r3, [pc, #108]	; (8003a3c <MX_SPI2_Init+0x74>)
 80039ce:	4a1c      	ldr	r2, [pc, #112]	; (8003a40 <MX_SPI2_Init+0x78>)
 80039d0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80039d2:	4b1a      	ldr	r3, [pc, #104]	; (8003a3c <MX_SPI2_Init+0x74>)
 80039d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80039d8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 80039da:	4b18      	ldr	r3, [pc, #96]	; (8003a3c <MX_SPI2_Init+0x74>)
 80039dc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80039e0:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80039e2:	4b16      	ldr	r3, [pc, #88]	; (8003a3c <MX_SPI2_Init+0x74>)
 80039e4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80039e8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80039ea:	4b14      	ldr	r3, [pc, #80]	; (8003a3c <MX_SPI2_Init+0x74>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80039f0:	4b12      	ldr	r3, [pc, #72]	; (8003a3c <MX_SPI2_Init+0x74>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80039f6:	4b11      	ldr	r3, [pc, #68]	; (8003a3c <MX_SPI2_Init+0x74>)
 80039f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039fc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80039fe:	4b0f      	ldr	r3, [pc, #60]	; (8003a3c <MX_SPI2_Init+0x74>)
 8003a00:	2210      	movs	r2, #16
 8003a02:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003a04:	4b0d      	ldr	r3, [pc, #52]	; (8003a3c <MX_SPI2_Init+0x74>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003a0a:	4b0c      	ldr	r3, [pc, #48]	; (8003a3c <MX_SPI2_Init+0x74>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a10:	4b0a      	ldr	r3, [pc, #40]	; (8003a3c <MX_SPI2_Init+0x74>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003a16:	4b09      	ldr	r3, [pc, #36]	; (8003a3c <MX_SPI2_Init+0x74>)
 8003a18:	2207      	movs	r2, #7
 8003a1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003a1c:	4b07      	ldr	r3, [pc, #28]	; (8003a3c <MX_SPI2_Init+0x74>)
 8003a1e:	2200      	movs	r2, #0
 8003a20:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003a22:	4b06      	ldr	r3, [pc, #24]	; (8003a3c <MX_SPI2_Init+0x74>)
 8003a24:	2208      	movs	r2, #8
 8003a26:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003a28:	4804      	ldr	r0, [pc, #16]	; (8003a3c <MX_SPI2_Init+0x74>)
 8003a2a:	f008 fe45 	bl	800c6b8 <HAL_SPI_Init>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d001      	beq.n	8003a38 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 8003a34:	f000 fb98 	bl	8004168 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003a38:	bf00      	nop
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	20001c24 	.word	0x20001c24
 8003a40:	40003800 	.word	0x40003800

08003a44 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b098      	sub	sp, #96	; 0x60
 8003a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a4a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003a4e:	2200      	movs	r2, #0
 8003a50:	601a      	str	r2, [r3, #0]
 8003a52:	605a      	str	r2, [r3, #4]
 8003a54:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a56:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	601a      	str	r2, [r3, #0]
 8003a5e:	605a      	str	r2, [r3, #4]
 8003a60:	609a      	str	r2, [r3, #8]
 8003a62:	60da      	str	r2, [r3, #12]
 8003a64:	611a      	str	r2, [r3, #16]
 8003a66:	615a      	str	r2, [r3, #20]
 8003a68:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003a6a:	1d3b      	adds	r3, r7, #4
 8003a6c:	2234      	movs	r2, #52	; 0x34
 8003a6e:	2100      	movs	r1, #0
 8003a70:	4618      	mov	r0, r3
 8003a72:	f013 fa98 	bl	8016fa6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003a76:	4b41      	ldr	r3, [pc, #260]	; (8003b7c <MX_TIM1_Init+0x138>)
 8003a78:	4a41      	ldr	r2, [pc, #260]	; (8003b80 <MX_TIM1_Init+0x13c>)
 8003a7a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20-1;
 8003a7c:	4b3f      	ldr	r3, [pc, #252]	; (8003b7c <MX_TIM1_Init+0x138>)
 8003a7e:	2213      	movs	r2, #19
 8003a80:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a82:	4b3e      	ldr	r3, [pc, #248]	; (8003b7c <MX_TIM1_Init+0x138>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500;
 8003a88:	4b3c      	ldr	r3, [pc, #240]	; (8003b7c <MX_TIM1_Init+0x138>)
 8003a8a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003a8e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a90:	4b3a      	ldr	r3, [pc, #232]	; (8003b7c <MX_TIM1_Init+0x138>)
 8003a92:	2200      	movs	r2, #0
 8003a94:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003a96:	4b39      	ldr	r3, [pc, #228]	; (8003b7c <MX_TIM1_Init+0x138>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003a9c:	4b37      	ldr	r3, [pc, #220]	; (8003b7c <MX_TIM1_Init+0x138>)
 8003a9e:	2280      	movs	r2, #128	; 0x80
 8003aa0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003aa2:	4836      	ldr	r0, [pc, #216]	; (8003b7c <MX_TIM1_Init+0x138>)
 8003aa4:	f009 fc0d 	bl	800d2c2 <HAL_TIM_PWM_Init>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8003aae:	f000 fb5b 	bl	8004168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003aba:	2300      	movs	r3, #0
 8003abc:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003abe:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003ac2:	4619      	mov	r1, r3
 8003ac4:	482d      	ldr	r0, [pc, #180]	; (8003b7c <MX_TIM1_Init+0x138>)
 8003ac6:	f00a ff5f 	bl	800e988 <HAL_TIMEx_MasterConfigSynchronization>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d001      	beq.n	8003ad4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8003ad0:	f000 fb4a 	bl	8004168 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003ad4:	2360      	movs	r3, #96	; 0x60
 8003ad6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003adc:	2300      	movs	r3, #0
 8003ade:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003aec:	2300      	movs	r3, #0
 8003aee:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003af0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003af4:	2200      	movs	r2, #0
 8003af6:	4619      	mov	r1, r3
 8003af8:	4820      	ldr	r0, [pc, #128]	; (8003b7c <MX_TIM1_Init+0x138>)
 8003afa:	f00a f95d 	bl	800ddb8 <HAL_TIM_PWM_ConfigChannel>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d001      	beq.n	8003b08 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003b04:	f000 fb30 	bl	8004168 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003b08:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003b0c:	2208      	movs	r2, #8
 8003b0e:	4619      	mov	r1, r3
 8003b10:	481a      	ldr	r0, [pc, #104]	; (8003b7c <MX_TIM1_Init+0x138>)
 8003b12:	f00a f951 	bl	800ddb8 <HAL_TIM_PWM_ConfigChannel>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d001      	beq.n	8003b20 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8003b1c:	f000 fb24 	bl	8004168 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003b20:	2300      	movs	r3, #0
 8003b22:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003b24:	2300      	movs	r3, #0
 8003b26:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003b30:	2300      	movs	r3, #0
 8003b32:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003b34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b38:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003b42:	2300      	movs	r3, #0
 8003b44:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003b46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b4a:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8003b50:	2300      	movs	r3, #0
 8003b52:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003b54:	2300      	movs	r3, #0
 8003b56:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003b58:	1d3b      	adds	r3, r7, #4
 8003b5a:	4619      	mov	r1, r3
 8003b5c:	4807      	ldr	r0, [pc, #28]	; (8003b7c <MX_TIM1_Init+0x138>)
 8003b5e:	f00a ff95 	bl	800ea8c <HAL_TIMEx_ConfigBreakDeadTime>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d001      	beq.n	8003b6c <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8003b68:	f000 fafe 	bl	8004168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003b6c:	4803      	ldr	r0, [pc, #12]	; (8003b7c <MX_TIM1_Init+0x138>)
 8003b6e:	f001 fb2d 	bl	80051cc <HAL_TIM_MspPostInit>

}
 8003b72:	bf00      	nop
 8003b74:	3760      	adds	r7, #96	; 0x60
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	20001ce8 	.word	0x20001ce8
 8003b80:	40012c00 	.word	0x40012c00

08003b84 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b08c      	sub	sp, #48	; 0x30
 8003b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003b8a:	f107 030c 	add.w	r3, r7, #12
 8003b8e:	2224      	movs	r2, #36	; 0x24
 8003b90:	2100      	movs	r1, #0
 8003b92:	4618      	mov	r0, r3
 8003b94:	f013 fa07 	bl	8016fa6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b98:	463b      	mov	r3, r7
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	601a      	str	r2, [r3, #0]
 8003b9e:	605a      	str	r2, [r3, #4]
 8003ba0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003ba2:	4b21      	ldr	r3, [pc, #132]	; (8003c28 <MX_TIM2_Init+0xa4>)
 8003ba4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003ba8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003baa:	4b1f      	ldr	r3, [pc, #124]	; (8003c28 <MX_TIM2_Init+0xa4>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bb0:	4b1d      	ldr	r3, [pc, #116]	; (8003c28 <MX_TIM2_Init+0xa4>)
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 8003bb6:	4b1c      	ldr	r3, [pc, #112]	; (8003c28 <MX_TIM2_Init+0xa4>)
 8003bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8003bbc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bbe:	4b1a      	ldr	r3, [pc, #104]	; (8003c28 <MX_TIM2_Init+0xa4>)
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bc4:	4b18      	ldr	r3, [pc, #96]	; (8003c28 <MX_TIM2_Init+0xa4>)
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003bde:	2300      	movs	r3, #0
 8003be0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003be2:	2301      	movs	r3, #1
 8003be4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003be6:	2300      	movs	r3, #0
 8003be8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003bea:	2300      	movs	r3, #0
 8003bec:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003bee:	f107 030c 	add.w	r3, r7, #12
 8003bf2:	4619      	mov	r1, r3
 8003bf4:	480c      	ldr	r0, [pc, #48]	; (8003c28 <MX_TIM2_Init+0xa4>)
 8003bf6:	f009 fe3b 	bl	800d870 <HAL_TIM_Encoder_Init>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d001      	beq.n	8003c04 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8003c00:	f000 fab2 	bl	8004168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c04:	2300      	movs	r3, #0
 8003c06:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003c0c:	463b      	mov	r3, r7
 8003c0e:	4619      	mov	r1, r3
 8003c10:	4805      	ldr	r0, [pc, #20]	; (8003c28 <MX_TIM2_Init+0xa4>)
 8003c12:	f00a feb9 	bl	800e988 <HAL_TIMEx_MasterConfigSynchronization>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d001      	beq.n	8003c20 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8003c1c:	f000 faa4 	bl	8004168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003c20:	bf00      	nop
 8003c22:	3730      	adds	r7, #48	; 0x30
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	20001d34 	.word	0x20001d34

08003c2c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b08a      	sub	sp, #40	; 0x28
 8003c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c32:	f107 031c 	add.w	r3, r7, #28
 8003c36:	2200      	movs	r2, #0
 8003c38:	601a      	str	r2, [r3, #0]
 8003c3a:	605a      	str	r2, [r3, #4]
 8003c3c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003c3e:	463b      	mov	r3, r7
 8003c40:	2200      	movs	r2, #0
 8003c42:	601a      	str	r2, [r3, #0]
 8003c44:	605a      	str	r2, [r3, #4]
 8003c46:	609a      	str	r2, [r3, #8]
 8003c48:	60da      	str	r2, [r3, #12]
 8003c4a:	611a      	str	r2, [r3, #16]
 8003c4c:	615a      	str	r2, [r3, #20]
 8003c4e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003c50:	4b21      	ldr	r3, [pc, #132]	; (8003cd8 <MX_TIM4_Init+0xac>)
 8003c52:	4a22      	ldr	r2, [pc, #136]	; (8003cdc <MX_TIM4_Init+0xb0>)
 8003c54:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 10000-1;
 8003c56:	4b20      	ldr	r3, [pc, #128]	; (8003cd8 <MX_TIM4_Init+0xac>)
 8003c58:	f242 720f 	movw	r2, #9999	; 0x270f
 8003c5c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c5e:	4b1e      	ldr	r3, [pc, #120]	; (8003cd8 <MX_TIM4_Init+0xac>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10;
 8003c64:	4b1c      	ldr	r3, [pc, #112]	; (8003cd8 <MX_TIM4_Init+0xac>)
 8003c66:	220a      	movs	r2, #10
 8003c68:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c6a:	4b1b      	ldr	r3, [pc, #108]	; (8003cd8 <MX_TIM4_Init+0xac>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003c70:	4b19      	ldr	r3, [pc, #100]	; (8003cd8 <MX_TIM4_Init+0xac>)
 8003c72:	2280      	movs	r2, #128	; 0x80
 8003c74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003c76:	4818      	ldr	r0, [pc, #96]	; (8003cd8 <MX_TIM4_Init+0xac>)
 8003c78:	f009 fb23 	bl	800d2c2 <HAL_TIM_PWM_Init>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d001      	beq.n	8003c86 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8003c82:	f000 fa71 	bl	8004168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c86:	2300      	movs	r3, #0
 8003c88:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003c8e:	f107 031c 	add.w	r3, r7, #28
 8003c92:	4619      	mov	r1, r3
 8003c94:	4810      	ldr	r0, [pc, #64]	; (8003cd8 <MX_TIM4_Init+0xac>)
 8003c96:	f00a fe77 	bl	800e988 <HAL_TIMEx_MasterConfigSynchronization>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d001      	beq.n	8003ca4 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8003ca0:	f000 fa62 	bl	8004168 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003ca4:	2360      	movs	r3, #96	; 0x60
 8003ca6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003cac:	2300      	movs	r3, #0
 8003cae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003cb4:	463b      	mov	r3, r7
 8003cb6:	2204      	movs	r2, #4
 8003cb8:	4619      	mov	r1, r3
 8003cba:	4807      	ldr	r0, [pc, #28]	; (8003cd8 <MX_TIM4_Init+0xac>)
 8003cbc:	f00a f87c 	bl	800ddb8 <HAL_TIM_PWM_ConfigChannel>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d001      	beq.n	8003cca <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8003cc6:	f000 fa4f 	bl	8004168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8003cca:	4803      	ldr	r0, [pc, #12]	; (8003cd8 <MX_TIM4_Init+0xac>)
 8003ccc:	f001 fa7e 	bl	80051cc <HAL_TIM_MspPostInit>

}
 8003cd0:	bf00      	nop
 8003cd2:	3728      	adds	r7, #40	; 0x28
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	20001d80 	.word	0x20001d80
 8003cdc:	40000800 	.word	0x40000800

08003ce0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ce6:	1d3b      	adds	r3, r7, #4
 8003ce8:	2200      	movs	r2, #0
 8003cea:	601a      	str	r2, [r3, #0]
 8003cec:	605a      	str	r2, [r3, #4]
 8003cee:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003cf0:	4b14      	ldr	r3, [pc, #80]	; (8003d44 <MX_TIM6_Init+0x64>)
 8003cf2:	4a15      	ldr	r2, [pc, #84]	; (8003d48 <MX_TIM6_Init+0x68>)
 8003cf4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 17000-1;
 8003cf6:	4b13      	ldr	r3, [pc, #76]	; (8003d44 <MX_TIM6_Init+0x64>)
 8003cf8:	f244 2267 	movw	r2, #16999	; 0x4267
 8003cfc:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cfe:	4b11      	ldr	r3, [pc, #68]	; (8003d44 <MX_TIM6_Init+0x64>)
 8003d00:	2200      	movs	r2, #0
 8003d02:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 250;
 8003d04:	4b0f      	ldr	r3, [pc, #60]	; (8003d44 <MX_TIM6_Init+0x64>)
 8003d06:	22fa      	movs	r2, #250	; 0xfa
 8003d08:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003d0a:	4b0e      	ldr	r3, [pc, #56]	; (8003d44 <MX_TIM6_Init+0x64>)
 8003d0c:	2280      	movs	r2, #128	; 0x80
 8003d0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003d10:	480c      	ldr	r0, [pc, #48]	; (8003d44 <MX_TIM6_Init+0x64>)
 8003d12:	f009 f9e5 	bl	800d0e0 <HAL_TIM_Base_Init>
 8003d16:	4603      	mov	r3, r0
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d001      	beq.n	8003d20 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003d1c:	f000 fa24 	bl	8004168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d20:	2300      	movs	r3, #0
 8003d22:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d24:	2300      	movs	r3, #0
 8003d26:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003d28:	1d3b      	adds	r3, r7, #4
 8003d2a:	4619      	mov	r1, r3
 8003d2c:	4805      	ldr	r0, [pc, #20]	; (8003d44 <MX_TIM6_Init+0x64>)
 8003d2e:	f00a fe2b 	bl	800e988 <HAL_TIMEx_MasterConfigSynchronization>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d001      	beq.n	8003d3c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003d38:	f000 fa16 	bl	8004168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003d3c:	bf00      	nop
 8003d3e:	3710      	adds	r7, #16
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	20001dcc 	.word	0x20001dcc
 8003d48:	40001000 	.word	0x40001000

08003d4c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d52:	1d3b      	adds	r3, r7, #4
 8003d54:	2200      	movs	r2, #0
 8003d56:	601a      	str	r2, [r3, #0]
 8003d58:	605a      	str	r2, [r3, #4]
 8003d5a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003d5c:	4b19      	ldr	r3, [pc, #100]	; (8003dc4 <MX_TIM7_Init+0x78>)
 8003d5e:	4a1a      	ldr	r2, [pc, #104]	; (8003dc8 <MX_TIM7_Init+0x7c>)
 8003d60:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8500-1;
 8003d62:	4b18      	ldr	r3, [pc, #96]	; (8003dc4 <MX_TIM7_Init+0x78>)
 8003d64:	f242 1233 	movw	r2, #8499	; 0x2133
 8003d68:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d6a:	4b16      	ldr	r3, [pc, #88]	; (8003dc4 <MX_TIM7_Init+0x78>)
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 8003d70:	4b14      	ldr	r3, [pc, #80]	; (8003dc4 <MX_TIM7_Init+0x78>)
 8003d72:	2209      	movs	r2, #9
 8003d74:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003d76:	4b13      	ldr	r3, [pc, #76]	; (8003dc4 <MX_TIM7_Init+0x78>)
 8003d78:	2280      	movs	r2, #128	; 0x80
 8003d7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003d7c:	4811      	ldr	r0, [pc, #68]	; (8003dc4 <MX_TIM7_Init+0x78>)
 8003d7e:	f009 f9af 	bl	800d0e0 <HAL_TIM_Base_Init>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d001      	beq.n	8003d8c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003d88:	f000 f9ee 	bl	8004168 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim7, TIM_OPMODE_SINGLE) != HAL_OK)
 8003d8c:	2108      	movs	r1, #8
 8003d8e:	480d      	ldr	r0, [pc, #52]	; (8003dc4 <MX_TIM7_Init+0x78>)
 8003d90:	f009 fd1e 	bl	800d7d0 <HAL_TIM_OnePulse_Init>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d001      	beq.n	8003d9e <MX_TIM7_Init+0x52>
  {
    Error_Handler();
 8003d9a:	f000 f9e5 	bl	8004168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003d9e:	2320      	movs	r3, #32
 8003da0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003da2:	2300      	movs	r3, #0
 8003da4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003da6:	1d3b      	adds	r3, r7, #4
 8003da8:	4619      	mov	r1, r3
 8003daa:	4806      	ldr	r0, [pc, #24]	; (8003dc4 <MX_TIM7_Init+0x78>)
 8003dac:	f00a fdec 	bl	800e988 <HAL_TIMEx_MasterConfigSynchronization>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d001      	beq.n	8003dba <MX_TIM7_Init+0x6e>
  {
    Error_Handler();
 8003db6:	f000 f9d7 	bl	8004168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003dba:	bf00      	nop
 8003dbc:	3710      	adds	r7, #16
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop
 8003dc4:	20001e18 	.word	0x20001e18
 8003dc8:	40001400 	.word	0x40001400

08003dcc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003dd2:	1d3b      	adds	r3, r7, #4
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	601a      	str	r2, [r3, #0]
 8003dd8:	605a      	str	r2, [r3, #4]
 8003dda:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003ddc:	4b19      	ldr	r3, [pc, #100]	; (8003e44 <MX_TIM8_Init+0x78>)
 8003dde:	4a1a      	ldr	r2, [pc, #104]	; (8003e48 <MX_TIM8_Init+0x7c>)
 8003de0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003de2:	4b18      	ldr	r3, [pc, #96]	; (8003e44 <MX_TIM8_Init+0x78>)
 8003de4:	2200      	movs	r2, #0
 8003de6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003de8:	4b16      	ldr	r3, [pc, #88]	; (8003e44 <MX_TIM8_Init+0x78>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003dee:	4b15      	ldr	r3, [pc, #84]	; (8003e44 <MX_TIM8_Init+0x78>)
 8003df0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003df4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003df6:	4b13      	ldr	r3, [pc, #76]	; (8003e44 <MX_TIM8_Init+0x78>)
 8003df8:	2200      	movs	r2, #0
 8003dfa:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003dfc:	4b11      	ldr	r3, [pc, #68]	; (8003e44 <MX_TIM8_Init+0x78>)
 8003dfe:	2200      	movs	r2, #0
 8003e00:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e02:	4b10      	ldr	r3, [pc, #64]	; (8003e44 <MX_TIM8_Init+0x78>)
 8003e04:	2200      	movs	r2, #0
 8003e06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OnePulse_Init(&htim8, TIM_OPMODE_SINGLE) != HAL_OK)
 8003e08:	2108      	movs	r1, #8
 8003e0a:	480e      	ldr	r0, [pc, #56]	; (8003e44 <MX_TIM8_Init+0x78>)
 8003e0c:	f009 fce0 	bl	800d7d0 <HAL_TIM_OnePulse_Init>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d001      	beq.n	8003e1a <MX_TIM8_Init+0x4e>
  {
    Error_Handler();
 8003e16:	f000 f9a7 	bl	8004168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e22:	2300      	movs	r3, #0
 8003e24:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003e26:	1d3b      	adds	r3, r7, #4
 8003e28:	4619      	mov	r1, r3
 8003e2a:	4806      	ldr	r0, [pc, #24]	; (8003e44 <MX_TIM8_Init+0x78>)
 8003e2c:	f00a fdac 	bl	800e988 <HAL_TIMEx_MasterConfigSynchronization>
 8003e30:	4603      	mov	r3, r0
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d001      	beq.n	8003e3a <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8003e36:	f000 f997 	bl	8004168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003e3a:	bf00      	nop
 8003e3c:	3710      	adds	r7, #16
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	bf00      	nop
 8003e44:	20001e64 	.word	0x20001e64
 8003e48:	40013400 	.word	0x40013400

08003e4c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003e50:	4b10      	ldr	r3, [pc, #64]	; (8003e94 <MX_TIM16_Init+0x48>)
 8003e52:	4a11      	ldr	r2, [pc, #68]	; (8003e98 <MX_TIM16_Init+0x4c>)
 8003e54:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 17000-1;
 8003e56:	4b0f      	ldr	r3, [pc, #60]	; (8003e94 <MX_TIM16_Init+0x48>)
 8003e58:	f244 2267 	movw	r2, #16999	; 0x4267
 8003e5c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e5e:	4b0d      	ldr	r3, [pc, #52]	; (8003e94 <MX_TIM16_Init+0x48>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 499;
 8003e64:	4b0b      	ldr	r3, [pc, #44]	; (8003e94 <MX_TIM16_Init+0x48>)
 8003e66:	f240 12f3 	movw	r2, #499	; 0x1f3
 8003e6a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e6c:	4b09      	ldr	r3, [pc, #36]	; (8003e94 <MX_TIM16_Init+0x48>)
 8003e6e:	2200      	movs	r2, #0
 8003e70:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003e72:	4b08      	ldr	r3, [pc, #32]	; (8003e94 <MX_TIM16_Init+0x48>)
 8003e74:	2200      	movs	r2, #0
 8003e76:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003e78:	4b06      	ldr	r3, [pc, #24]	; (8003e94 <MX_TIM16_Init+0x48>)
 8003e7a:	2280      	movs	r2, #128	; 0x80
 8003e7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003e7e:	4805      	ldr	r0, [pc, #20]	; (8003e94 <MX_TIM16_Init+0x48>)
 8003e80:	f009 f92e 	bl	800d0e0 <HAL_TIM_Base_Init>
 8003e84:	4603      	mov	r3, r0
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d001      	beq.n	8003e8e <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8003e8a:	f000 f96d 	bl	8004168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8003e8e:	bf00      	nop
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	20001eb0 	.word	0x20001eb0
 8003e98:	40014400 	.word	0x40014400

08003e9c <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8003ea0:	4b14      	ldr	r3, [pc, #80]	; (8003ef4 <MX_TIM17_Init+0x58>)
 8003ea2:	4a15      	ldr	r2, [pc, #84]	; (8003ef8 <MX_TIM17_Init+0x5c>)
 8003ea4:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 17000-1;
 8003ea6:	4b13      	ldr	r3, [pc, #76]	; (8003ef4 <MX_TIM17_Init+0x58>)
 8003ea8:	f244 2267 	movw	r2, #16999	; 0x4267
 8003eac:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003eae:	4b11      	ldr	r3, [pc, #68]	; (8003ef4 <MX_TIM17_Init+0x58>)
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 49;
 8003eb4:	4b0f      	ldr	r3, [pc, #60]	; (8003ef4 <MX_TIM17_Init+0x58>)
 8003eb6:	2231      	movs	r2, #49	; 0x31
 8003eb8:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003eba:	4b0e      	ldr	r3, [pc, #56]	; (8003ef4 <MX_TIM17_Init+0x58>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8003ec0:	4b0c      	ldr	r3, [pc, #48]	; (8003ef4 <MX_TIM17_Init+0x58>)
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003ec6:	4b0b      	ldr	r3, [pc, #44]	; (8003ef4 <MX_TIM17_Init+0x58>)
 8003ec8:	2280      	movs	r2, #128	; 0x80
 8003eca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8003ecc:	4809      	ldr	r0, [pc, #36]	; (8003ef4 <MX_TIM17_Init+0x58>)
 8003ece:	f009 f907 	bl	800d0e0 <HAL_TIM_Base_Init>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d001      	beq.n	8003edc <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8003ed8:	f000 f946 	bl	8004168 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim17, TIM_OPMODE_SINGLE) != HAL_OK)
 8003edc:	2108      	movs	r1, #8
 8003ede:	4805      	ldr	r0, [pc, #20]	; (8003ef4 <MX_TIM17_Init+0x58>)
 8003ee0:	f009 fc76 	bl	800d7d0 <HAL_TIM_OnePulse_Init>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d001      	beq.n	8003eee <MX_TIM17_Init+0x52>
  {
    Error_Handler();
 8003eea:	f000 f93d 	bl	8004168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8003eee:	bf00      	nop
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	20001efc 	.word	0x20001efc
 8003ef8:	40014800 	.word	0x40014800

08003efc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003f00:	4b22      	ldr	r3, [pc, #136]	; (8003f8c <MX_USART1_UART_Init+0x90>)
 8003f02:	4a23      	ldr	r2, [pc, #140]	; (8003f90 <MX_USART1_UART_Init+0x94>)
 8003f04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003f06:	4b21      	ldr	r3, [pc, #132]	; (8003f8c <MX_USART1_UART_Init+0x90>)
 8003f08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003f0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003f0e:	4b1f      	ldr	r3, [pc, #124]	; (8003f8c <MX_USART1_UART_Init+0x90>)
 8003f10:	2200      	movs	r2, #0
 8003f12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003f14:	4b1d      	ldr	r3, [pc, #116]	; (8003f8c <MX_USART1_UART_Init+0x90>)
 8003f16:	2200      	movs	r2, #0
 8003f18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003f1a:	4b1c      	ldr	r3, [pc, #112]	; (8003f8c <MX_USART1_UART_Init+0x90>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003f20:	4b1a      	ldr	r3, [pc, #104]	; (8003f8c <MX_USART1_UART_Init+0x90>)
 8003f22:	220c      	movs	r2, #12
 8003f24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f26:	4b19      	ldr	r3, [pc, #100]	; (8003f8c <MX_USART1_UART_Init+0x90>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f2c:	4b17      	ldr	r3, [pc, #92]	; (8003f8c <MX_USART1_UART_Init+0x90>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003f32:	4b16      	ldr	r3, [pc, #88]	; (8003f8c <MX_USART1_UART_Init+0x90>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003f38:	4b14      	ldr	r3, [pc, #80]	; (8003f8c <MX_USART1_UART_Init+0x90>)
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003f3e:	4b13      	ldr	r3, [pc, #76]	; (8003f8c <MX_USART1_UART_Init+0x90>)
 8003f40:	2200      	movs	r2, #0
 8003f42:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003f44:	4811      	ldr	r0, [pc, #68]	; (8003f8c <MX_USART1_UART_Init+0x90>)
 8003f46:	f00a fe98 	bl	800ec7a <HAL_UART_Init>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d001      	beq.n	8003f54 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003f50:	f000 f90a 	bl	8004168 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003f54:	2100      	movs	r1, #0
 8003f56:	480d      	ldr	r0, [pc, #52]	; (8003f8c <MX_USART1_UART_Init+0x90>)
 8003f58:	f00b fc04 	bl	800f764 <HAL_UARTEx_SetTxFifoThreshold>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d001      	beq.n	8003f66 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003f62:	f000 f901 	bl	8004168 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003f66:	2100      	movs	r1, #0
 8003f68:	4808      	ldr	r0, [pc, #32]	; (8003f8c <MX_USART1_UART_Init+0x90>)
 8003f6a:	f00b fc39 	bl	800f7e0 <HAL_UARTEx_SetRxFifoThreshold>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d001      	beq.n	8003f78 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003f74:	f000 f8f8 	bl	8004168 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003f78:	4804      	ldr	r0, [pc, #16]	; (8003f8c <MX_USART1_UART_Init+0x90>)
 8003f7a:	f00b fbba 	bl	800f6f2 <HAL_UARTEx_DisableFifoMode>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d001      	beq.n	8003f88 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003f84:	f000 f8f0 	bl	8004168 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003f88:	bf00      	nop
 8003f8a:	bd80      	pop	{r7, pc}
 8003f8c:	20001f48 	.word	0x20001f48
 8003f90:	40013800 	.word	0x40013800

08003f94 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b082      	sub	sp, #8
 8003f98:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003f9a:	4b1a      	ldr	r3, [pc, #104]	; (8004004 <MX_DMA_Init+0x70>)
 8003f9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f9e:	4a19      	ldr	r2, [pc, #100]	; (8004004 <MX_DMA_Init+0x70>)
 8003fa0:	f043 0304 	orr.w	r3, r3, #4
 8003fa4:	6493      	str	r3, [r2, #72]	; 0x48
 8003fa6:	4b17      	ldr	r3, [pc, #92]	; (8004004 <MX_DMA_Init+0x70>)
 8003fa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003faa:	f003 0304 	and.w	r3, r3, #4
 8003fae:	607b      	str	r3, [r7, #4]
 8003fb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003fb2:	4b14      	ldr	r3, [pc, #80]	; (8004004 <MX_DMA_Init+0x70>)
 8003fb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fb6:	4a13      	ldr	r2, [pc, #76]	; (8004004 <MX_DMA_Init+0x70>)
 8003fb8:	f043 0301 	orr.w	r3, r3, #1
 8003fbc:	6493      	str	r3, [r2, #72]	; 0x48
 8003fbe:	4b11      	ldr	r3, [pc, #68]	; (8004004 <MX_DMA_Init+0x70>)
 8003fc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	603b      	str	r3, [r7, #0]
 8003fc8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003fca:	2200      	movs	r2, #0
 8003fcc:	2100      	movs	r1, #0
 8003fce:	200b      	movs	r0, #11
 8003fd0:	f004 fbdf 	bl	8008792 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003fd4:	200b      	movs	r0, #11
 8003fd6:	f004 fbf6 	bl	80087c6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003fda:	2200      	movs	r2, #0
 8003fdc:	2100      	movs	r1, #0
 8003fde:	200c      	movs	r0, #12
 8003fe0:	f004 fbd7 	bl	8008792 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003fe4:	200c      	movs	r0, #12
 8003fe6:	f004 fbee 	bl	80087c6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8003fea:	2200      	movs	r2, #0
 8003fec:	2100      	movs	r1, #0
 8003fee:	200d      	movs	r0, #13
 8003ff0:	f004 fbcf 	bl	8008792 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8003ff4:	200d      	movs	r0, #13
 8003ff6:	f004 fbe6 	bl	80087c6 <HAL_NVIC_EnableIRQ>

}
 8003ffa:	bf00      	nop
 8003ffc:	3708      	adds	r7, #8
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	40021000 	.word	0x40021000

08004008 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b08a      	sub	sp, #40	; 0x28
 800400c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800400e:	f107 0314 	add.w	r3, r7, #20
 8004012:	2200      	movs	r2, #0
 8004014:	601a      	str	r2, [r3, #0]
 8004016:	605a      	str	r2, [r3, #4]
 8004018:	609a      	str	r2, [r3, #8]
 800401a:	60da      	str	r2, [r3, #12]
 800401c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800401e:	4b4f      	ldr	r3, [pc, #316]	; (800415c <MX_GPIO_Init+0x154>)
 8004020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004022:	4a4e      	ldr	r2, [pc, #312]	; (800415c <MX_GPIO_Init+0x154>)
 8004024:	f043 0304 	orr.w	r3, r3, #4
 8004028:	64d3      	str	r3, [r2, #76]	; 0x4c
 800402a:	4b4c      	ldr	r3, [pc, #304]	; (800415c <MX_GPIO_Init+0x154>)
 800402c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800402e:	f003 0304 	and.w	r3, r3, #4
 8004032:	613b      	str	r3, [r7, #16]
 8004034:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004036:	4b49      	ldr	r3, [pc, #292]	; (800415c <MX_GPIO_Init+0x154>)
 8004038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800403a:	4a48      	ldr	r2, [pc, #288]	; (800415c <MX_GPIO_Init+0x154>)
 800403c:	f043 0320 	orr.w	r3, r3, #32
 8004040:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004042:	4b46      	ldr	r3, [pc, #280]	; (800415c <MX_GPIO_Init+0x154>)
 8004044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004046:	f003 0320 	and.w	r3, r3, #32
 800404a:	60fb      	str	r3, [r7, #12]
 800404c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800404e:	4b43      	ldr	r3, [pc, #268]	; (800415c <MX_GPIO_Init+0x154>)
 8004050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004052:	4a42      	ldr	r2, [pc, #264]	; (800415c <MX_GPIO_Init+0x154>)
 8004054:	f043 0301 	orr.w	r3, r3, #1
 8004058:	64d3      	str	r3, [r2, #76]	; 0x4c
 800405a:	4b40      	ldr	r3, [pc, #256]	; (800415c <MX_GPIO_Init+0x154>)
 800405c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800405e:	f003 0301 	and.w	r3, r3, #1
 8004062:	60bb      	str	r3, [r7, #8]
 8004064:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004066:	4b3d      	ldr	r3, [pc, #244]	; (800415c <MX_GPIO_Init+0x154>)
 8004068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800406a:	4a3c      	ldr	r2, [pc, #240]	; (800415c <MX_GPIO_Init+0x154>)
 800406c:	f043 0302 	orr.w	r3, r3, #2
 8004070:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004072:	4b3a      	ldr	r3, [pc, #232]	; (800415c <MX_GPIO_Init+0x154>)
 8004074:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	607b      	str	r3, [r7, #4]
 800407c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, USR_2_Pin|USR_3_Pin|USR_4_Pin|SPI2_SD_CS_Pin
 800407e:	2200      	movs	r2, #0
 8004080:	f645 4107 	movw	r1, #23559	; 0x5c07
 8004084:	4836      	ldr	r0, [pc, #216]	; (8004160 <MX_GPIO_Init+0x158>)
 8004086:	f005 fcaf 	bl	80099e8 <HAL_GPIO_WritePin>
                          |SPI2_DC_Pin|SPI2_RST_Pin|SPI2_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_1_GPIO_Port, USR_1_Pin, GPIO_PIN_RESET);
 800408a:	2200      	movs	r2, #0
 800408c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004090:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004094:	f005 fca8 	bl	80099e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : VERSION_BIT_1_Pin VERSION_BIT_2_Pin VERSION_BIT_3_Pin */
  GPIO_InitStruct.Pin = VERSION_BIT_1_Pin|VERSION_BIT_2_Pin|VERSION_BIT_3_Pin;
 8004098:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800409c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800409e:	2300      	movs	r3, #0
 80040a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a2:	2300      	movs	r3, #0
 80040a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80040a6:	f107 0314 	add.w	r3, r7, #20
 80040aa:	4619      	mov	r1, r3
 80040ac:	482d      	ldr	r0, [pc, #180]	; (8004164 <MX_GPIO_Init+0x15c>)
 80040ae:	f005 fb01 	bl	80096b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : HANDLE_INP_1_Pin HANDLE_INP_2_Pin STAND_INP_Pin */
  GPIO_InitStruct.Pin = HANDLE_INP_1_Pin|HANDLE_INP_2_Pin|STAND_INP_Pin;
 80040b2:	2370      	movs	r3, #112	; 0x70
 80040b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80040b6:	2300      	movs	r3, #0
 80040b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ba:	2300      	movs	r3, #0
 80040bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040be:	f107 0314 	add.w	r3, r7, #20
 80040c2:	4619      	mov	r1, r3
 80040c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80040c8:	f005 faf4 	bl	80096b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_2_Pin */
  GPIO_InitStruct.Pin = SW_2_Pin;
 80040cc:	2380      	movs	r3, #128	; 0x80
 80040ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80040d0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80040d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040d6:	2300      	movs	r3, #0
 80040d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_2_GPIO_Port, &GPIO_InitStruct);
 80040da:	f107 0314 	add.w	r3, r7, #20
 80040de:	4619      	mov	r1, r3
 80040e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80040e4:	f005 fae6 	bl	80096b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USR_2_Pin USR_3_Pin USR_4_Pin SPI2_SD_CS_Pin
                           SPI2_DC_Pin SPI2_RST_Pin SPI2_CS_Pin */
  GPIO_InitStruct.Pin = USR_2_Pin|USR_3_Pin|USR_4_Pin|SPI2_SD_CS_Pin
 80040e8:	f645 4307 	movw	r3, #23559	; 0x5c07
 80040ec:	617b      	str	r3, [r7, #20]
                          |SPI2_DC_Pin|SPI2_RST_Pin|SPI2_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040ee:	2301      	movs	r3, #1
 80040f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040f2:	2300      	movs	r3, #0
 80040f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040f6:	2300      	movs	r3, #0
 80040f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040fa:	f107 0314 	add.w	r3, r7, #20
 80040fe:	4619      	mov	r1, r3
 8004100:	4817      	ldr	r0, [pc, #92]	; (8004160 <MX_GPIO_Init+0x158>)
 8004102:	f005 fad7 	bl	80096b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_1_Pin */
  GPIO_InitStruct.Pin = USR_1_Pin;
 8004106:	f44f 7380 	mov.w	r3, #256	; 0x100
 800410a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800410c:	2301      	movs	r3, #1
 800410e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004110:	2300      	movs	r3, #0
 8004112:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004114:	2300      	movs	r3, #0
 8004116:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_1_GPIO_Port, &GPIO_InitStruct);
 8004118:	f107 0314 	add.w	r3, r7, #20
 800411c:	4619      	mov	r1, r3
 800411e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004122:	f005 fac7 	bl	80096b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW_1_Pin SW_3_Pin */
  GPIO_InitStruct.Pin = SW_1_Pin|SW_3_Pin;
 8004126:	f44f 7390 	mov.w	r3, #288	; 0x120
 800412a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800412c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004130:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004132:	2300      	movs	r3, #0
 8004134:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004136:	f107 0314 	add.w	r3, r7, #20
 800413a:	4619      	mov	r1, r3
 800413c:	4808      	ldr	r0, [pc, #32]	; (8004160 <MX_GPIO_Init+0x158>)
 800413e:	f005 fab9 	bl	80096b4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004142:	2200      	movs	r2, #0
 8004144:	2100      	movs	r1, #0
 8004146:	2017      	movs	r0, #23
 8004148:	f004 fb23 	bl	8008792 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800414c:	2017      	movs	r0, #23
 800414e:	f004 fb3a 	bl	80087c6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004152:	bf00      	nop
 8004154:	3728      	adds	r7, #40	; 0x28
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	40021000 	.word	0x40021000
 8004160:	48000400 	.word	0x48000400
 8004164:	48000800 	.word	0x48000800

08004168 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004168:	b480      	push	{r7}
 800416a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800416c:	b672      	cpsid	i
}
 800416e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004170:	e7fe      	b.n	8004170 <Error_Handler+0x8>

08004172 <Moving_Average_Init>:
  * @brief  This function initializes filter's data structure.
	* @param  filter_struct : Data structure
  * @retval None.
  */
void Moving_Average_Init(FilterTypeDef* filter_struct, float window_length)
{
 8004172:	b480      	push	{r7}
 8004174:	b085      	sub	sp, #20
 8004176:	af00      	add	r7, sp, #0
 8004178:	6078      	str	r0, [r7, #4]
 800417a:	ed87 0a00 	vstr	s0, [r7]
	filter_struct->WindowLength = window_length;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	683a      	ldr	r2, [r7, #0]
 8004182:	601a      	str	r2, [r3, #0]

	filter_struct->Sum = 0;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	f8c3 2324 	str.w	r2, [r3, #804]	; 0x324
	filter_struct->WindowPointer = 0;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	f8c3 2328 	str.w	r2, [r3, #808]	; 0x328

	for(uint32_t i=0; i<filter_struct->WindowLength; i++)
 8004194:	2300      	movs	r3, #0
 8004196:	60fb      	str	r3, [r7, #12]
 8004198:	e008      	b.n	80041ac <Moving_Average_Init+0x3a>
	{
		filter_struct->History[i] = 0;
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	4413      	add	r3, r2
 80041a2:	2200      	movs	r2, #0
 80041a4:	605a      	str	r2, [r3, #4]
	for(uint32_t i=0; i<filter_struct->WindowLength; i++)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	3301      	adds	r3, #1
 80041aa:	60fb      	str	r3, [r7, #12]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	ee07 3a90 	vmov	s15, r3
 80041b2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	edd3 7a00 	vldr	s15, [r3]
 80041bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80041c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041c4:	d4e9      	bmi.n	800419a <Moving_Average_Init+0x28>
	}
}
 80041c6:	bf00      	nop
 80041c8:	bf00      	nop
 80041ca:	3714      	adds	r7, #20
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr

080041d4 <Moving_Average_Compute>:
	* @param  raw_data : input raw sensor data.
	* @param  filter_struct : Data structure
  * @retval Filtered value.
  */
double Moving_Average_Compute(uint32_t raw_data, FilterTypeDef* filter_struct)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
	filter_struct->Sum += raw_data;
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	f8d3 2324 	ldr.w	r2, [r3, #804]	; 0x324
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	441a      	add	r2, r3
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	f8c3 2324 	str.w	r2, [r3, #804]	; 0x324
	filter_struct->Sum -= filter_struct->History[filter_struct->WindowPointer];
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	f8d3 2324 	ldr.w	r2, [r3, #804]	; 0x324
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	f8d3 3328 	ldr.w	r3, [r3, #808]	; 0x328
 80041fa:	6839      	ldr	r1, [r7, #0]
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	440b      	add	r3, r1
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	1ad2      	subs	r2, r2, r3
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	f8c3 2324 	str.w	r2, [r3, #804]	; 0x324
	filter_struct->History[filter_struct->WindowPointer] = raw_data;
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	f8d3 3328 	ldr.w	r3, [r3, #808]	; 0x328
 8004210:	683a      	ldr	r2, [r7, #0]
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	4413      	add	r3, r2
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	605a      	str	r2, [r3, #4]
	if(filter_struct->WindowPointer < filter_struct->WindowLength - 1)
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	f8d3 3328 	ldr.w	r3, [r3, #808]	; 0x328
 8004220:	ee07 3a90 	vmov	s15, r3
 8004224:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	edd3 7a00 	vldr	s15, [r3]
 800422e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004232:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004236:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800423a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800423e:	d507      	bpl.n	8004250 <Moving_Average_Compute+0x7c>
	{
		filter_struct->WindowPointer += 1;
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	f8d3 3328 	ldr.w	r3, [r3, #808]	; 0x328
 8004246:	1c5a      	adds	r2, r3, #1
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	f8c3 2328 	str.w	r2, [r3, #808]	; 0x328
 800424e:	e003      	b.n	8004258 <Moving_Average_Compute+0x84>
	}
	else
	{
		filter_struct->WindowPointer = 0;
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	2200      	movs	r2, #0
 8004254:	f8c3 2328 	str.w	r2, [r3, #808]	; 0x328
	}
	return filter_struct->Sum/filter_struct->WindowLength;
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	f8d3 3324 	ldr.w	r3, [r3, #804]	; 0x324
 800425e:	ee07 3a90 	vmov	s15, r3
 8004262:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	edd3 7a00 	vldr	s15, [r3]
 800426c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004270:	ee16 0a90 	vmov	r0, s13
 8004274:	f7fc f990 	bl	8000598 <__aeabi_f2d>
 8004278:	4602      	mov	r2, r0
 800427a:	460b      	mov	r3, r1
 800427c:	ec43 2b17 	vmov	d7, r2, r3
}
 8004280:	eeb0 0a47 	vmov.f32	s0, s14
 8004284:	eef0 0a67 	vmov.f32	s1, s15
 8004288:	3708      	adds	r7, #8
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}

0800428e <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 800428e:	b580      	push	{r7, lr}
 8004290:	b082      	sub	sp, #8
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800429a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800429e:	6879      	ldr	r1, [r7, #4]
 80042a0:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	uPID->LastInput = *uPID->MyInput;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ac:	6879      	ldr	r1, [r7, #4]
 80042ae:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70

	if (uPID->OutputSum > uPID->OutMax)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80042be:	f7fc fc53 	bl	8000b68 <__aeabi_dcmpgt>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d006      	beq.n	80042d6 <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80042ce:	6879      	ldr	r1, [r7, #4]
 80042d0:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }

}
 80042d4:	e011      	b.n	80042fa <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80042e2:	f7fc fc23 	bl	8000b2c <__aeabi_dcmplt>
 80042e6:	4603      	mov	r3, r0
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d100      	bne.n	80042ee <PID_Init+0x60>
}
 80042ec:	e005      	b.n	80042fa <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80042f4:	6879      	ldr	r1, [r7, #4]
 80042f6:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
}
 80042fa:	bf00      	nop
 80042fc:	3708      	adds	r7, #8
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
 8004302:	0000      	movs	r0, r0
 8004304:	0000      	movs	r0, r0
	...

08004308 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b08a      	sub	sp, #40	; 0x28
 800430c:	af00      	add	r7, sp, #0
 800430e:	6278      	str	r0, [r7, #36]	; 0x24
 8004310:	6239      	str	r1, [r7, #32]
 8004312:	61fa      	str	r2, [r7, #28]
 8004314:	61bb      	str	r3, [r7, #24]
 8004316:	ed87 0b04 	vstr	d0, [r7, #16]
 800431a:	ed87 1b02 	vstr	d1, [r7, #8]
 800431e:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 8004322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004324:	69fa      	ldr	r2, [r7, #28]
 8004326:	65da      	str	r2, [r3, #92]	; 0x5c
	uPID->MyInput    = Input;
 8004328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432a:	6a3a      	ldr	r2, [r7, #32]
 800432c:	659a      	str	r2, [r3, #88]	; 0x58
	uPID->MySetpoint = Setpoint;
 800432e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004330:	69ba      	ldr	r2, [r7, #24]
 8004332:	661a      	str	r2, [r3, #96]	; 0x60
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 8004334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004336:	2200      	movs	r2, #0
 8004338:	705a      	strb	r2, [r3, #1]

	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 800433a:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8004390 <PID+0x88>
 800433e:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8004398 <PID+0x90>
 8004342:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004344:	f000 f991 	bl	800466a <PID_SetOutputLimits>

	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 8004348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800434a:	2264      	movs	r2, #100	; 0x64
 800434c:	609a      	str	r2, [r3, #8]

	PID_SetControllerDirection(uPID, ControllerDirection);
 800434e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004352:	4619      	mov	r1, r3
 8004354:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004356:	f000 fad9 	bl	800490c <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 800435a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800435e:	4619      	mov	r1, r3
 8004360:	ed97 2b00 	vldr	d2, [r7]
 8004364:	ed97 1b02 	vldr	d1, [r7, #8]
 8004368:	ed97 0b04 	vldr	d0, [r7, #16]
 800436c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800436e:	f000 fa25 	bl	80047bc <PID_SetTunings2>

	uPID->LastTime = GetTime() - uPID->SampleTime;
 8004372:	f001 fdeb 	bl	8005f4c <HAL_GetTick>
 8004376:	4602      	mov	r2, r0
 8004378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	1ad2      	subs	r2, r2, r3
 800437e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004380:	605a      	str	r2, [r3, #4]

}
 8004382:	bf00      	nop
 8004384:	3728      	adds	r7, #40	; 0x28
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
 800438a:	bf00      	nop
 800438c:	f3af 8000 	nop.w
 8004390:	00000000 	.word	0x00000000
 8004394:	406fe000 	.word	0x406fe000
	...

080043a0 <PID_Compute>:
	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
}

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 80043a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043a4:	b08c      	sub	sp, #48	; 0x30
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;

	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	785b      	ldrb	r3, [r3, #1]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d101      	bne.n	80043b6 <PID_Compute+0x16>
	{
		return _FALSE;
 80043b2:	2300      	movs	r3, #0
 80043b4:	e136      	b.n	8004624 <PID_Compute+0x284>
	}

	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 80043b6:	f001 fdc9 	bl	8005f4c <HAL_GetTick>
 80043ba:	6278      	str	r0, [r7, #36]	; 0x24
	timeChange = (now - uPID->LastTime);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	623b      	str	r3, [r7, #32]

	if ((timeChange >= uPID->SampleTime) || (uPID->updateOnEveryCall))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	6a3a      	ldr	r2, [r7, #32]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d204      	bcs.n	80043da <PID_Compute+0x3a>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	f000 8124 	beq.w	8004622 <PID_Compute+0x282>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e2:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043ea:	e9d3 0100 	ldrd	r0, r1, [r3]
 80043ee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043f2:	f7fb ff71 	bl	80002d8 <__aeabi_dsub>
 80043f6:	4602      	mov	r2, r0
 80043f8:	460b      	mov	r3, r1
 80043fa:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = (input - uPID->LastInput);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8004404:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004408:	f7fb ff66 	bl	80002d8 <__aeabi_dsub>
 800440c:	4602      	mov	r2, r0
 800440e:	460b      	mov	r3, r1
 8004410:	e9c7 2302 	strd	r2, r3, [r7, #8]





		uPID->OutputSum     += (uPID->Ki * error);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	e9d3 ab1a 	ldrd	sl, fp, [r3, #104]	; 0x68
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8004420:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004424:	f7fc f910 	bl	8000648 <__aeabi_dmul>
 8004428:	4602      	mov	r2, r0
 800442a:	460b      	mov	r3, r1
 800442c:	4650      	mov	r0, sl
 800442e:	4659      	mov	r1, fp
 8004430:	f7fb ff54 	bl	80002dc <__adddf3>
 8004434:	4602      	mov	r2, r0
 8004436:	460b      	mov	r3, r1
 8004438:	6879      	ldr	r1, [r7, #4]
 800443a:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68

		if (uPID->OutputSum > uPID->IMax)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 800444a:	f7fc fb8d 	bl	8000b68 <__aeabi_dcmpgt>
 800444e:	4603      	mov	r3, r0
 8004450:	2b00      	cmp	r3, #0
 8004452:	d006      	beq.n	8004462 <PID_Compute+0xc2>
				{
					uPID->OutputSum = uPID->IMax;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 800445a:	6879      	ldr	r1, [r7, #4]
 800445c:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 8004460:	e010      	b.n	8004484 <PID_Compute+0xe4>
				}
		else if (uPID->OutputSum < uPID->IMin)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 800446e:	f7fc fb5d 	bl	8000b2c <__aeabi_dcmplt>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	d005      	beq.n	8004484 <PID_Compute+0xe4>
		{
			uPID->OutputSum = uPID->IMin;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 800447e:	6879      	ldr	r1, [r7, #4]
 8004480:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68





		uPID->DispKi_part = uPID->OutputSum;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800448a:	6879      	ldr	r1, [r7, #4]
 800448c:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	781b      	ldrb	r3, [r3, #0]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d114      	bne.n	80044c2 <PID_Compute+0x122>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	e9d3 ab1a 	ldrd	sl, fp, [r3, #104]	; 0x68
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80044a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80044a8:	f7fc f8ce 	bl	8000648 <__aeabi_dmul>
 80044ac:	4602      	mov	r2, r0
 80044ae:	460b      	mov	r3, r1
 80044b0:	4650      	mov	r0, sl
 80044b2:	4659      	mov	r1, fp
 80044b4:	f7fb ff10 	bl	80002d8 <__aeabi_dsub>
 80044b8:	4602      	mov	r2, r0
 80044ba:	460b      	mov	r3, r1
 80044bc:	6879      	ldr	r1, [r7, #4]
 80044be:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		}

		if (uPID->OutputSum > uPID->OutMax)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80044ce:	f7fc fb4b 	bl	8000b68 <__aeabi_dcmpgt>
 80044d2:	4603      	mov	r3, r0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d006      	beq.n	80044e6 <PID_Compute+0x146>
		{
			uPID->OutputSum = uPID->OutMax;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80044de:	6879      	ldr	r1, [r7, #4]
 80044e0:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 80044e4:	e010      	b.n	8004508 <PID_Compute+0x168>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80044f2:	f7fc fb1b 	bl	8000b2c <__aeabi_dcmplt>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d005      	beq.n	8004508 <PID_Compute+0x168>
		{
			uPID->OutputSum = uPID->OutMin;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8004502:	6879      	ldr	r1, [r7, #4]
 8004504:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		}
		else { }
		uPID->DispKp_part = - uPID->Kp * dInput;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800450e:	4690      	mov	r8, r2
 8004510:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8004514:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004518:	4640      	mov	r0, r8
 800451a:	4649      	mov	r1, r9
 800451c:	f7fc f894 	bl	8000648 <__aeabi_dmul>
 8004520:	4602      	mov	r2, r0
 8004522:	460b      	mov	r3, r1
 8004524:	6879      	ldr	r1, [r7, #4]
 8004526:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40


		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d017      	beq.n	8004562 <PID_Compute+0x1c2>
		{
			output = uPID->Kp * error;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8004538:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800453c:	f7fc f884 	bl	8000648 <__aeabi_dmul>
 8004540:	4602      	mov	r2, r0
 8004542:	460b      	mov	r3, r1
 8004544:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			uPID->DispKp_part = uPID->Kp * error;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800454e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004552:	f7fc f879 	bl	8000648 <__aeabi_dmul>
 8004556:	4602      	mov	r2, r0
 8004558:	460b      	mov	r3, r1
 800455a:	6879      	ldr	r1, [r7, #4]
 800455c:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 8004560:	e005      	b.n	800456e <PID_Compute+0x1ce>
		}
		else
		{
			output = 0;
 8004562:	f04f 0200 	mov.w	r2, #0
 8004566:	f04f 0300 	mov.w	r3, #0
 800456a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}

		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	e9d3 891a 	ldrd	r8, r9, [r3, #104]	; 0x68
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 800457a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800457e:	f7fc f863 	bl	8000648 <__aeabi_dmul>
 8004582:	4602      	mov	r2, r0
 8004584:	460b      	mov	r3, r1
 8004586:	4640      	mov	r0, r8
 8004588:	4649      	mov	r1, r9
 800458a:	f7fb fea5 	bl	80002d8 <__aeabi_dsub>
 800458e:	4602      	mov	r2, r0
 8004590:	460b      	mov	r3, r1
 8004592:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004596:	f7fb fea1 	bl	80002dc <__adddf3>
 800459a:	4602      	mov	r2, r0
 800459c:	460b      	mov	r3, r1
 800459e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

		if (output > uPID->OutMax)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80045a8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80045ac:	f7fc fadc 	bl	8000b68 <__aeabi_dcmpgt>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d005      	beq.n	80045c2 <PID_Compute+0x222>
		{
			output = uPID->OutMax;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80045bc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80045c0:	e00e      	b.n	80045e0 <PID_Compute+0x240>
		}
		else if (output < uPID->OutMin)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80045c8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80045cc:	f7fc faae 	bl	8000b2c <__aeabi_dcmplt>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d004      	beq.n	80045e0 <PID_Compute+0x240>
		{
			output = uPID->OutMin;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80045dc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}
		else { }
		uPID->DispKd_part = - uPID->Kd * dInput;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80045e6:	4614      	mov	r4, r2
 80045e8:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80045ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80045f0:	4620      	mov	r0, r4
 80045f2:	4629      	mov	r1, r5
 80045f4:	f7fc f828 	bl	8000648 <__aeabi_dmul>
 80045f8:	4602      	mov	r2, r0
 80045fa:	460b      	mov	r3, r1
 80045fc:	6879      	ldr	r1, [r7, #4]
 80045fe:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

		*uPID->MyOutput = output;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8004606:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800460a:	e9c1 2300 	strd	r2, r3, [r1]


		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 800460e:	6879      	ldr	r1, [r7, #4]
 8004610:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004614:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		uPID->LastTime = now;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800461c:	605a      	str	r2, [r3, #4]

		return _TRUE;
 800461e:	2301      	movs	r3, #1
 8004620:	e000      	b.n	8004624 <PID_Compute+0x284>

	}
	else
	{
		return _FALSE;
 8004622:	2300      	movs	r3, #0
	}

}
 8004624:	4618      	mov	r0, r3
 8004626:	3730      	adds	r7, #48	; 0x30
 8004628:	46bd      	mov	sp, r7
 800462a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800462e <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 800462e:	b580      	push	{r7, lr}
 8004630:	b084      	sub	sp, #16
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
 8004636:	460b      	mov	r3, r1
 8004638:	70fb      	strb	r3, [r7, #3]

	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 800463a:	78fb      	ldrb	r3, [r7, #3]
 800463c:	2b01      	cmp	r3, #1
 800463e:	bf0c      	ite	eq
 8004640:	2301      	moveq	r3, #1
 8004642:	2300      	movne	r3, #0
 8004644:	b2db      	uxtb	r3, r3
 8004646:	73fb      	strb	r3, [r7, #15]

	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 8004648:	7bfb      	ldrb	r3, [r7, #15]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d006      	beq.n	800465c <PID_SetMode+0x2e>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	785b      	ldrb	r3, [r3, #1]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d102      	bne.n	800465c <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f7ff fe19 	bl	800428e <PID_Init>
	}

	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	7bfa      	ldrb	r2, [r7, #15]
 8004660:	705a      	strb	r2, [r3, #1]

}
 8004662:	bf00      	nop
 8004664:	3710      	adds	r7, #16
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}

0800466a <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 800466a:	b580      	push	{r7, lr}
 800466c:	b086      	sub	sp, #24
 800466e:	af00      	add	r7, sp, #0
 8004670:	6178      	str	r0, [r7, #20]
 8004672:	ed87 0b02 	vstr	d0, [r7, #8]
 8004676:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 800467a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800467e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004682:	f7fc fa67 	bl	8000b54 <__aeabi_dcmpge>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d158      	bne.n	800473e <PID_SetOutputLimits+0xd4>
	{
		return;
	}

	uPID->OutMin = Min;
 800468c:	6979      	ldr	r1, [r7, #20]
 800468e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004692:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	uPID->OutMax = Max;
 8004696:	6979      	ldr	r1, [r7, #20]
 8004698:	e9d7 2300 	ldrd	r2, r3, [r7]
 800469c:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80

	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	785b      	ldrb	r3, [r3, #1]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d04b      	beq.n	8004740 <PID_SetOutputLimits+0xd6>
	{

		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046ac:	e9d3 0100 	ldrd	r0, r1, [r3]
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80046b6:	f7fc fa57 	bl	8000b68 <__aeabi_dcmpgt>
 80046ba:	4603      	mov	r3, r0
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d007      	beq.n	80046d0 <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80046ca:	e9c1 2300 	strd	r2, r3, [r1]
 80046ce:	e012      	b.n	80046f6 <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046d4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80046de:	f7fc fa25 	bl	8000b2c <__aeabi_dcmplt>
 80046e2:	4603      	mov	r3, r0
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d006      	beq.n	80046f6 <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80046f2:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }

		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8004702:	f7fc fa31 	bl	8000b68 <__aeabi_dcmpgt>
 8004706:	4603      	mov	r3, r0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d006      	beq.n	800471a <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8004712:	6979      	ldr	r1, [r7, #20]
 8004714:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 8004718:	e012      	b.n	8004740 <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8004726:	f7fc fa01 	bl	8000b2c <__aeabi_dcmplt>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d007      	beq.n	8004740 <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8004736:	6979      	ldr	r1, [r7, #20]
 8004738:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 800473c:	e000      	b.n	8004740 <PID_SetOutputLimits+0xd6>
		return;
 800473e:	bf00      	nop
		}
		else { }

	}

}
 8004740:	3718      	adds	r7, #24
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}

08004746 <PID_SetILimits>:


/* ~~~~~~~~~~~~~~~~ PID I-windup Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetILimits(PID_TypeDef *uPID, double Min, double Max)
{
 8004746:	b580      	push	{r7, lr}
 8004748:	b086      	sub	sp, #24
 800474a:	af00      	add	r7, sp, #0
 800474c:	6178      	str	r0, [r7, #20]
 800474e:	ed87 0b02 	vstr	d0, [r7, #8]
 8004752:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8004756:	e9d7 2300 	ldrd	r2, r3, [r7]
 800475a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800475e:	f7fc f9f9 	bl	8000b54 <__aeabi_dcmpge>
 8004762:	4603      	mov	r3, r0
 8004764:	2b00      	cmp	r3, #0
 8004766:	d10a      	bne.n	800477e <PID_SetILimits+0x38>
	{
		return;
	}

	uPID->IMin = Min;
 8004768:	6979      	ldr	r1, [r7, #20]
 800476a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800476e:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
	uPID->IMax = Max;
 8004772:	6979      	ldr	r1, [r7, #20]
 8004774:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004778:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
 800477c:	e000      	b.n	8004780 <PID_SetILimits+0x3a>
		return;
 800477e:	bf00      	nop
}
 8004780:	3718      	adds	r7, #24
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}

08004786 <PID_SetTunings>:


/* ~~~~~~~~~~~~~~~~ PID Tunings ~~~~~~~~~~~~~~~~ */
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
 8004786:	b580      	push	{r7, lr}
 8004788:	b088      	sub	sp, #32
 800478a:	af00      	add	r7, sp, #0
 800478c:	61f8      	str	r0, [r7, #28]
 800478e:	ed87 0b04 	vstr	d0, [r7, #16]
 8004792:	ed87 1b02 	vstr	d1, [r7, #8]
 8004796:	ed87 2b00 	vstr	d2, [r7]
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
 800479a:	69fb      	ldr	r3, [r7, #28]
 800479c:	789b      	ldrb	r3, [r3, #2]
 800479e:	4619      	mov	r1, r3
 80047a0:	ed97 2b00 	vldr	d2, [r7]
 80047a4:	ed97 1b02 	vldr	d1, [r7, #8]
 80047a8:	ed97 0b04 	vldr	d0, [r7, #16]
 80047ac:	69f8      	ldr	r0, [r7, #28]
 80047ae:	f000 f805 	bl	80047bc <PID_SetTunings2>
}
 80047b2:	bf00      	nop
 80047b4:	3720      	adds	r7, #32
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
	...

080047bc <PID_SetTunings2>:
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b08a      	sub	sp, #40	; 0x28
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	61f8      	str	r0, [r7, #28]
 80047c4:	ed87 0b04 	vstr	d0, [r7, #16]
 80047c8:	ed87 1b02 	vstr	d1, [r7, #8]
 80047cc:	ed87 2b00 	vstr	d2, [r7]
 80047d0:	460b      	mov	r3, r1
 80047d2:	76fb      	strb	r3, [r7, #27]

	double SampleTimeInSec;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 80047d4:	f04f 0200 	mov.w	r2, #0
 80047d8:	f04f 0300 	mov.w	r3, #0
 80047dc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80047e0:	f7fc f9a4 	bl	8000b2c <__aeabi_dcmplt>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	f040 8089 	bne.w	80048fe <PID_SetTunings2+0x142>
 80047ec:	f04f 0200 	mov.w	r2, #0
 80047f0:	f04f 0300 	mov.w	r3, #0
 80047f4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80047f8:	f7fc f998 	bl	8000b2c <__aeabi_dcmplt>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d17d      	bne.n	80048fe <PID_SetTunings2+0x142>
 8004802:	f04f 0200 	mov.w	r2, #0
 8004806:	f04f 0300 	mov.w	r3, #0
 800480a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800480e:	f7fc f98d 	bl	8000b2c <__aeabi_dcmplt>
 8004812:	4603      	mov	r3, r0
 8004814:	2b00      	cmp	r3, #0
 8004816:	d172      	bne.n	80048fe <PID_SetTunings2+0x142>
	{
		return;
	}

	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	7efa      	ldrb	r2, [r7, #27]
 800481c:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 800481e:	7efb      	ldrb	r3, [r7, #27]
 8004820:	2b01      	cmp	r3, #1
 8004822:	bf0c      	ite	eq
 8004824:	2301      	moveq	r3, #1
 8004826:	2300      	movne	r3, #0
 8004828:	b2db      	uxtb	r3, r3
 800482a:	461a      	mov	r2, r3
 800482c:	69fb      	ldr	r3, [r7, #28]
 800482e:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 8004830:	69f9      	ldr	r1, [r7, #28]
 8004832:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004836:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 800483a:	69f9      	ldr	r1, [r7, #28]
 800483c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004840:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 8004844:	69f9      	ldr	r1, [r7, #28]
 8004846:	e9d7 2300 	ldrd	r2, r3, [r7]
 800484a:	e9c1 2308 	strd	r2, r3, [r1, #32]

	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 800484e:	69fb      	ldr	r3, [r7, #28]
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	4618      	mov	r0, r3
 8004854:	f7fb fe7e 	bl	8000554 <__aeabi_ui2d>
 8004858:	f04f 0200 	mov.w	r2, #0
 800485c:	4b2a      	ldr	r3, [pc, #168]	; (8004908 <PID_SetTunings2+0x14c>)
 800485e:	f7fc f81d 	bl	800089c <__aeabi_ddiv>
 8004862:	4602      	mov	r2, r0
 8004864:	460b      	mov	r3, r1
 8004866:	e9c7 2308 	strd	r2, r3, [r7, #32]

	uPID->Kp = Kp;
 800486a:	69f9      	ldr	r1, [r7, #28]
 800486c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004870:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 8004874:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004878:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800487c:	f7fb fee4 	bl	8000648 <__aeabi_dmul>
 8004880:	4602      	mov	r2, r0
 8004882:	460b      	mov	r3, r1
 8004884:	69f9      	ldr	r1, [r7, #28]
 8004886:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 800488a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800488e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004892:	f7fc f803 	bl	800089c <__aeabi_ddiv>
 8004896:	4602      	mov	r2, r0
 8004898:	460b      	mov	r3, r1
 800489a:	69f9      	ldr	r1, [r7, #28]
 800489c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	78db      	ldrb	r3, [r3, #3]
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d12b      	bne.n	8004900 <PID_SetTunings2+0x144>
	{

		uPID->Kp = (0 - uPID->Kp);
 80048a8:	69fb      	ldr	r3, [r7, #28]
 80048aa:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80048ae:	f04f 0000 	mov.w	r0, #0
 80048b2:	f04f 0100 	mov.w	r1, #0
 80048b6:	f7fb fd0f 	bl	80002d8 <__aeabi_dsub>
 80048ba:	4602      	mov	r2, r0
 80048bc:	460b      	mov	r3, r1
 80048be:	69f9      	ldr	r1, [r7, #28]
 80048c0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80048ca:	f04f 0000 	mov.w	r0, #0
 80048ce:	f04f 0100 	mov.w	r1, #0
 80048d2:	f7fb fd01 	bl	80002d8 <__aeabi_dsub>
 80048d6:	4602      	mov	r2, r0
 80048d8:	460b      	mov	r3, r1
 80048da:	69f9      	ldr	r1, [r7, #28]
 80048dc:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80048e6:	f04f 0000 	mov.w	r0, #0
 80048ea:	f04f 0100 	mov.w	r1, #0
 80048ee:	f7fb fcf3 	bl	80002d8 <__aeabi_dsub>
 80048f2:	4602      	mov	r2, r0
 80048f4:	460b      	mov	r3, r1
 80048f6:	69f9      	ldr	r1, [r7, #28]
 80048f8:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 80048fc:	e000      	b.n	8004900 <PID_SetTunings2+0x144>
		return;
 80048fe:	bf00      	nop

	}

}
 8004900:	3728      	adds	r7, #40	; 0x28
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}
 8004906:	bf00      	nop
 8004908:	408f4000 	.word	0x408f4000

0800490c <PID_SetControllerDirection>:


/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b082      	sub	sp, #8
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	460b      	mov	r3, r1
 8004916:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	785b      	ldrb	r3, [r3, #1]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d02e      	beq.n	800497e <PID_SetControllerDirection+0x72>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	78db      	ldrb	r3, [r3, #3]
 8004924:	78fa      	ldrb	r2, [r7, #3]
 8004926:	429a      	cmp	r2, r3
 8004928:	d029      	beq.n	800497e <PID_SetControllerDirection+0x72>
	{

		uPID->Kp = (0 - uPID->Kp);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8004930:	f04f 0000 	mov.w	r0, #0
 8004934:	f04f 0100 	mov.w	r1, #0
 8004938:	f7fb fcce 	bl	80002d8 <__aeabi_dsub>
 800493c:	4602      	mov	r2, r0
 800493e:	460b      	mov	r3, r1
 8004940:	6879      	ldr	r1, [r7, #4]
 8004942:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800494c:	f04f 0000 	mov.w	r0, #0
 8004950:	f04f 0100 	mov.w	r1, #0
 8004954:	f7fb fcc0 	bl	80002d8 <__aeabi_dsub>
 8004958:	4602      	mov	r2, r0
 800495a:	460b      	mov	r3, r1
 800495c:	6879      	ldr	r1, [r7, #4]
 800495e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8004968:	f04f 0000 	mov.w	r0, #0
 800496c:	f04f 0100 	mov.w	r1, #0
 8004970:	f7fb fcb2 	bl	80002d8 <__aeabi_dsub>
 8004974:	4602      	mov	r2, r0
 8004976:	460b      	mov	r3, r1
 8004978:	6879      	ldr	r1, [r7, #4]
 800497a:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	}

	uPID->ControllerDirection = Direction;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	78fa      	ldrb	r2, [r7, #3]
 8004982:	70da      	strb	r2, [r3, #3]

}
 8004984:	bf00      	nop
 8004986:	3708      	adds	r7, #8
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}

0800498c <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime, int32_t updateOnCall)
{
 800498c:	b5b0      	push	{r4, r5, r7, lr}
 800498e:	b086      	sub	sp, #24
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
	if(updateOnCall > 0){
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2b00      	cmp	r3, #0
 800499c:	dd01      	ble.n	80049a2 <PID_SetSampleTime+0x16>
		updateOnCall = 1;
 800499e:	2301      	movs	r3, #1
 80049a0:	607b      	str	r3, [r7, #4]
	}
	uPID->updateOnEveryCall = updateOnCall;
 80049a2:	687a      	ldr	r2, [r7, #4]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	60da      	str	r2, [r3, #12]
	double ratio;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	dd2e      	ble.n	8004a0c <PID_SetSampleTime+0x80>
	{

		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 80049ae:	68b8      	ldr	r0, [r7, #8]
 80049b0:	f7fb fde0 	bl	8000574 <__aeabi_i2d>
 80049b4:	4604      	mov	r4, r0
 80049b6:	460d      	mov	r5, r1
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	4618      	mov	r0, r3
 80049be:	f7fb fdc9 	bl	8000554 <__aeabi_ui2d>
 80049c2:	4602      	mov	r2, r0
 80049c4:	460b      	mov	r3, r1
 80049c6:	4620      	mov	r0, r4
 80049c8:	4629      	mov	r1, r5
 80049ca:	f7fb ff67 	bl	800089c <__aeabi_ddiv>
 80049ce:	4602      	mov	r2, r0
 80049d0:	460b      	mov	r3, r1
 80049d2:	e9c7 2304 	strd	r2, r3, [r7, #16]

		uPID->Ki *= ratio;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80049dc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80049e0:	f7fb fe32 	bl	8000648 <__aeabi_dmul>
 80049e4:	4602      	mov	r2, r0
 80049e6:	460b      	mov	r3, r1
 80049e8:	68f9      	ldr	r1, [r7, #12]
 80049ea:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd /= ratio;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80049f4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80049f8:	f7fb ff50 	bl	800089c <__aeabi_ddiv>
 80049fc:	4602      	mov	r2, r0
 80049fe:	460b      	mov	r3, r1
 8004a00:	68f9      	ldr	r1, [r7, #12]
 8004a02:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 8004a06:	68ba      	ldr	r2, [r7, #8]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	609a      	str	r2, [r3, #8]

	}

}
 8004a0c:	bf00      	nop
 8004a0e:	3718      	adds	r7, #24
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bdb0      	pop	{r4, r5, r7, pc}

08004a14 <PID_GetPpart>:
{
	return uPID->DispKd;
}

double PID_GetPpart(PID_TypeDef *uPID)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b083      	sub	sp, #12
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
	return uPID->DispKp_part;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8004a22:	ec43 2b17 	vmov	d7, r2, r3
}
 8004a26:	eeb0 0a47 	vmov.f32	s0, s14
 8004a2a:	eef0 0a67 	vmov.f32	s1, s15
 8004a2e:	370c      	adds	r7, #12
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr

08004a38 <PID_GetIpart>:
double PID_GetIpart(PID_TypeDef *uPID)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
	return uPID->DispKi_part;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8004a46:	ec43 2b17 	vmov	d7, r2, r3
}
 8004a4a:	eeb0 0a47 	vmov.f32	s0, s14
 8004a4e:	eef0 0a67 	vmov.f32	s1, s15
 8004a52:	370c      	adds	r7, #12
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr

08004a5c <PID_GetDpart>:
double PID_GetDpart(PID_TypeDef *uPID)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
	return uPID->DispKd_part;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8004a6a:	ec43 2b17 	vmov	d7, r2, r3
}
 8004a6e:	eeb0 0a47 	vmov.f32	s0, s14
 8004a72:	eef0 0a67 	vmov.f32	s1, s15
 8004a76:	370c      	adds	r7, #12
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr

08004a80 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a86:	4b0f      	ldr	r3, [pc, #60]	; (8004ac4 <HAL_MspInit+0x44>)
 8004a88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a8a:	4a0e      	ldr	r2, [pc, #56]	; (8004ac4 <HAL_MspInit+0x44>)
 8004a8c:	f043 0301 	orr.w	r3, r3, #1
 8004a90:	6613      	str	r3, [r2, #96]	; 0x60
 8004a92:	4b0c      	ldr	r3, [pc, #48]	; (8004ac4 <HAL_MspInit+0x44>)
 8004a94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a96:	f003 0301 	and.w	r3, r3, #1
 8004a9a:	607b      	str	r3, [r7, #4]
 8004a9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a9e:	4b09      	ldr	r3, [pc, #36]	; (8004ac4 <HAL_MspInit+0x44>)
 8004aa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aa2:	4a08      	ldr	r2, [pc, #32]	; (8004ac4 <HAL_MspInit+0x44>)
 8004aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004aa8:	6593      	str	r3, [r2, #88]	; 0x58
 8004aaa:	4b06      	ldr	r3, [pc, #24]	; (8004ac4 <HAL_MspInit+0x44>)
 8004aac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ab2:	603b      	str	r3, [r7, #0]
 8004ab4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8004ab6:	f006 fed1 	bl	800b85c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004aba:	bf00      	nop
 8004abc:	3708      	adds	r7, #8
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	40021000 	.word	0x40021000

08004ac8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b09e      	sub	sp, #120	; 0x78
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ad0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	601a      	str	r2, [r3, #0]
 8004ad8:	605a      	str	r2, [r3, #4]
 8004ada:	609a      	str	r2, [r3, #8]
 8004adc:	60da      	str	r2, [r3, #12]
 8004ade:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004ae0:	f107 0320 	add.w	r3, r7, #32
 8004ae4:	2244      	movs	r2, #68	; 0x44
 8004ae6:	2100      	movs	r1, #0
 8004ae8:	4618      	mov	r0, r3
 8004aea:	f012 fa5c 	bl	8016fa6 <memset>
  if(hadc->Instance==ADC1)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004af6:	d171      	bne.n	8004bdc <HAL_ADC_MspInit+0x114>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004af8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004afc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004afe:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8004b02:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b04:	f107 0320 	add.w	r3, r7, #32
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f007 fbe5 	bl	800c2d8 <HAL_RCCEx_PeriphCLKConfig>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d001      	beq.n	8004b18 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004b14:	f7ff fb28 	bl	8004168 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8004b18:	4b7a      	ldr	r3, [pc, #488]	; (8004d04 <HAL_ADC_MspInit+0x23c>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	3301      	adds	r3, #1
 8004b1e:	4a79      	ldr	r2, [pc, #484]	; (8004d04 <HAL_ADC_MspInit+0x23c>)
 8004b20:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8004b22:	4b78      	ldr	r3, [pc, #480]	; (8004d04 <HAL_ADC_MspInit+0x23c>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d10b      	bne.n	8004b42 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8004b2a:	4b77      	ldr	r3, [pc, #476]	; (8004d08 <HAL_ADC_MspInit+0x240>)
 8004b2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b2e:	4a76      	ldr	r2, [pc, #472]	; (8004d08 <HAL_ADC_MspInit+0x240>)
 8004b30:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004b34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b36:	4b74      	ldr	r3, [pc, #464]	; (8004d08 <HAL_ADC_MspInit+0x240>)
 8004b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b3a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b3e:	61fb      	str	r3, [r7, #28]
 8004b40:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b42:	4b71      	ldr	r3, [pc, #452]	; (8004d08 <HAL_ADC_MspInit+0x240>)
 8004b44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b46:	4a70      	ldr	r2, [pc, #448]	; (8004d08 <HAL_ADC_MspInit+0x240>)
 8004b48:	f043 0301 	orr.w	r3, r3, #1
 8004b4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b4e:	4b6e      	ldr	r3, [pc, #440]	; (8004d08 <HAL_ADC_MspInit+0x240>)
 8004b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b52:	f003 0301 	and.w	r3, r3, #1
 8004b56:	61bb      	str	r3, [r7, #24]
 8004b58:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = VBUS_Pin|THERMOCOUPLE_Pin;
 8004b5a:	230c      	movs	r3, #12
 8004b5c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b62:	2300      	movs	r3, #0
 8004b64:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b66:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b70:	f004 fda0 	bl	80096b4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 8004b74:	4b65      	ldr	r3, [pc, #404]	; (8004d0c <HAL_ADC_MspInit+0x244>)
 8004b76:	4a66      	ldr	r2, [pc, #408]	; (8004d10 <HAL_ADC_MspInit+0x248>)
 8004b78:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004b7a:	4b64      	ldr	r3, [pc, #400]	; (8004d0c <HAL_ADC_MspInit+0x244>)
 8004b7c:	2205      	movs	r2, #5
 8004b7e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b80:	4b62      	ldr	r3, [pc, #392]	; (8004d0c <HAL_ADC_MspInit+0x244>)
 8004b82:	2200      	movs	r2, #0
 8004b84:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b86:	4b61      	ldr	r3, [pc, #388]	; (8004d0c <HAL_ADC_MspInit+0x244>)
 8004b88:	2200      	movs	r2, #0
 8004b8a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004b8c:	4b5f      	ldr	r3, [pc, #380]	; (8004d0c <HAL_ADC_MspInit+0x244>)
 8004b8e:	2280      	movs	r2, #128	; 0x80
 8004b90:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004b92:	4b5e      	ldr	r3, [pc, #376]	; (8004d0c <HAL_ADC_MspInit+0x244>)
 8004b94:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004b98:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004b9a:	4b5c      	ldr	r3, [pc, #368]	; (8004d0c <HAL_ADC_MspInit+0x244>)
 8004b9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ba0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8004ba2:	4b5a      	ldr	r3, [pc, #360]	; (8004d0c <HAL_ADC_MspInit+0x244>)
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004ba8:	4b58      	ldr	r3, [pc, #352]	; (8004d0c <HAL_ADC_MspInit+0x244>)
 8004baa:	2200      	movs	r2, #0
 8004bac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004bae:	4857      	ldr	r0, [pc, #348]	; (8004d0c <HAL_ADC_MspInit+0x244>)
 8004bb0:	f004 f82a 	bl	8008c08 <HAL_DMA_Init>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d001      	beq.n	8004bbe <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 8004bba:	f7ff fad5 	bl	8004168 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a52      	ldr	r2, [pc, #328]	; (8004d0c <HAL_ADC_MspInit+0x244>)
 8004bc2:	655a      	str	r2, [r3, #84]	; 0x54
 8004bc4:	4a51      	ldr	r2, [pc, #324]	; (8004d0c <HAL_ADC_MspInit+0x244>)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 10, 0);
 8004bca:	2200      	movs	r2, #0
 8004bcc:	210a      	movs	r1, #10
 8004bce:	2012      	movs	r0, #18
 8004bd0:	f003 fddf 	bl	8008792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004bd4:	2012      	movs	r0, #18
 8004bd6:	f003 fdf6 	bl	80087c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8004bda:	e08e      	b.n	8004cfa <HAL_ADC_MspInit+0x232>
  else if(hadc->Instance==ADC2)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a4c      	ldr	r2, [pc, #304]	; (8004d14 <HAL_ADC_MspInit+0x24c>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	f040 8089 	bne.w	8004cfa <HAL_ADC_MspInit+0x232>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004be8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004bec:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004bee:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8004bf2:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004bf4:	f107 0320 	add.w	r3, r7, #32
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	f007 fb6d 	bl	800c2d8 <HAL_RCCEx_PeriphCLKConfig>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d001      	beq.n	8004c08 <HAL_ADC_MspInit+0x140>
      Error_Handler();
 8004c04:	f7ff fab0 	bl	8004168 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8004c08:	4b3e      	ldr	r3, [pc, #248]	; (8004d04 <HAL_ADC_MspInit+0x23c>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	3301      	adds	r3, #1
 8004c0e:	4a3d      	ldr	r2, [pc, #244]	; (8004d04 <HAL_ADC_MspInit+0x23c>)
 8004c10:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8004c12:	4b3c      	ldr	r3, [pc, #240]	; (8004d04 <HAL_ADC_MspInit+0x23c>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d10b      	bne.n	8004c32 <HAL_ADC_MspInit+0x16a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8004c1a:	4b3b      	ldr	r3, [pc, #236]	; (8004d08 <HAL_ADC_MspInit+0x240>)
 8004c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c1e:	4a3a      	ldr	r2, [pc, #232]	; (8004d08 <HAL_ADC_MspInit+0x240>)
 8004c20:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004c24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c26:	4b38      	ldr	r3, [pc, #224]	; (8004d08 <HAL_ADC_MspInit+0x240>)
 8004c28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c2a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c2e:	617b      	str	r3, [r7, #20]
 8004c30:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004c32:	4b35      	ldr	r3, [pc, #212]	; (8004d08 <HAL_ADC_MspInit+0x240>)
 8004c34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c36:	4a34      	ldr	r2, [pc, #208]	; (8004d08 <HAL_ADC_MspInit+0x240>)
 8004c38:	f043 0320 	orr.w	r3, r3, #32
 8004c3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c3e:	4b32      	ldr	r3, [pc, #200]	; (8004d08 <HAL_ADC_MspInit+0x240>)
 8004c40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c42:	f003 0320 	and.w	r3, r3, #32
 8004c46:	613b      	str	r3, [r7, #16]
 8004c48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c4a:	4b2f      	ldr	r3, [pc, #188]	; (8004d08 <HAL_ADC_MspInit+0x240>)
 8004c4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c4e:	4a2e      	ldr	r2, [pc, #184]	; (8004d08 <HAL_ADC_MspInit+0x240>)
 8004c50:	f043 0301 	orr.w	r3, r3, #1
 8004c54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c56:	4b2c      	ldr	r3, [pc, #176]	; (8004d08 <HAL_ADC_MspInit+0x240>)
 8004c58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c5a:	f003 0301 	and.w	r3, r3, #1
 8004c5e:	60fb      	str	r3, [r7, #12]
 8004c60:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CURRENT_Pin;
 8004c62:	2302      	movs	r3, #2
 8004c64:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004c66:	2303      	movs	r3, #3
 8004c68:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(CURRENT_GPIO_Port, &GPIO_InitStruct);
 8004c6e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004c72:	4619      	mov	r1, r3
 8004c74:	4828      	ldr	r0, [pc, #160]	; (8004d18 <HAL_ADC_MspInit+0x250>)
 8004c76:	f004 fd1d 	bl	80096b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I_LEAK_Pin;
 8004c7a:	2302      	movs	r3, #2
 8004c7c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004c7e:	2303      	movs	r3, #3
 8004c80:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c82:	2300      	movs	r3, #0
 8004c84:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(I_LEAK_GPIO_Port, &GPIO_InitStruct);
 8004c86:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004c8a:	4619      	mov	r1, r3
 8004c8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c90:	f004 fd10 	bl	80096b4 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8004c94:	4b21      	ldr	r3, [pc, #132]	; (8004d1c <HAL_ADC_MspInit+0x254>)
 8004c96:	4a22      	ldr	r2, [pc, #136]	; (8004d20 <HAL_ADC_MspInit+0x258>)
 8004c98:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8004c9a:	4b20      	ldr	r3, [pc, #128]	; (8004d1c <HAL_ADC_MspInit+0x254>)
 8004c9c:	2224      	movs	r2, #36	; 0x24
 8004c9e:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ca0:	4b1e      	ldr	r3, [pc, #120]	; (8004d1c <HAL_ADC_MspInit+0x254>)
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ca6:	4b1d      	ldr	r3, [pc, #116]	; (8004d1c <HAL_ADC_MspInit+0x254>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8004cac:	4b1b      	ldr	r3, [pc, #108]	; (8004d1c <HAL_ADC_MspInit+0x254>)
 8004cae:	2280      	movs	r2, #128	; 0x80
 8004cb0:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004cb2:	4b1a      	ldr	r3, [pc, #104]	; (8004d1c <HAL_ADC_MspInit+0x254>)
 8004cb4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004cb8:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004cba:	4b18      	ldr	r3, [pc, #96]	; (8004d1c <HAL_ADC_MspInit+0x254>)
 8004cbc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004cc0:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8004cc2:	4b16      	ldr	r3, [pc, #88]	; (8004d1c <HAL_ADC_MspInit+0x254>)
 8004cc4:	2220      	movs	r2, #32
 8004cc6:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8004cc8:	4b14      	ldr	r3, [pc, #80]	; (8004d1c <HAL_ADC_MspInit+0x254>)
 8004cca:	2200      	movs	r2, #0
 8004ccc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8004cce:	4813      	ldr	r0, [pc, #76]	; (8004d1c <HAL_ADC_MspInit+0x254>)
 8004cd0:	f003 ff9a 	bl	8008c08 <HAL_DMA_Init>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d001      	beq.n	8004cde <HAL_ADC_MspInit+0x216>
      Error_Handler();
 8004cda:	f7ff fa45 	bl	8004168 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4a0e      	ldr	r2, [pc, #56]	; (8004d1c <HAL_ADC_MspInit+0x254>)
 8004ce2:	655a      	str	r2, [r3, #84]	; 0x54
 8004ce4:	4a0d      	ldr	r2, [pc, #52]	; (8004d1c <HAL_ADC_MspInit+0x254>)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 10, 0);
 8004cea:	2200      	movs	r2, #0
 8004cec:	210a      	movs	r1, #10
 8004cee:	2012      	movs	r0, #18
 8004cf0:	f003 fd4f 	bl	8008792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004cf4:	2012      	movs	r0, #18
 8004cf6:	f003 fd66 	bl	80087c6 <HAL_NVIC_EnableIRQ>
}
 8004cfa:	bf00      	nop
 8004cfc:	3778      	adds	r7, #120	; 0x78
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}
 8004d02:	bf00      	nop
 8004d04:	20002078 	.word	0x20002078
 8004d08:	40021000 	.word	0x40021000
 8004d0c:	20001aec 	.word	0x20001aec
 8004d10:	40020030 	.word	0x40020030
 8004d14:	50000100 	.word	0x50000100
 8004d18:	48001400 	.word	0x48001400
 8004d1c:	20001b4c 	.word	0x20001b4c
 8004d20:	4002001c 	.word	0x4002001c

08004d24 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b085      	sub	sp, #20
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a0a      	ldr	r2, [pc, #40]	; (8004d5c <HAL_CRC_MspInit+0x38>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d10b      	bne.n	8004d4e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8004d36:	4b0a      	ldr	r3, [pc, #40]	; (8004d60 <HAL_CRC_MspInit+0x3c>)
 8004d38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d3a:	4a09      	ldr	r2, [pc, #36]	; (8004d60 <HAL_CRC_MspInit+0x3c>)
 8004d3c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004d40:	6493      	str	r3, [r2, #72]	; 0x48
 8004d42:	4b07      	ldr	r3, [pc, #28]	; (8004d60 <HAL_CRC_MspInit+0x3c>)
 8004d44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d4a:	60fb      	str	r3, [r7, #12]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8004d4e:	bf00      	nop
 8004d50:	3714      	adds	r7, #20
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop
 8004d5c:	40023000 	.word	0x40023000
 8004d60:	40021000 	.word	0x40021000

08004d64 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b09c      	sub	sp, #112	; 0x70
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d6c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004d70:	2200      	movs	r2, #0
 8004d72:	601a      	str	r2, [r3, #0]
 8004d74:	605a      	str	r2, [r3, #4]
 8004d76:	609a      	str	r2, [r3, #8]
 8004d78:	60da      	str	r2, [r3, #12]
 8004d7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004d7c:	f107 0318 	add.w	r3, r7, #24
 8004d80:	2244      	movs	r2, #68	; 0x44
 8004d82:	2100      	movs	r1, #0
 8004d84:	4618      	mov	r0, r3
 8004d86:	f012 f90e 	bl	8016fa6 <memset>
  if(hi2c->Instance==I2C1)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a2e      	ldr	r2, [pc, #184]	; (8004e48 <HAL_I2C_MspInit+0xe4>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d154      	bne.n	8004e3e <HAL_I2C_MspInit+0xda>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004d94:	2340      	movs	r3, #64	; 0x40
 8004d96:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004d9c:	f107 0318 	add.w	r3, r7, #24
 8004da0:	4618      	mov	r0, r3
 8004da2:	f007 fa99 	bl	800c2d8 <HAL_RCCEx_PeriphCLKConfig>
 8004da6:	4603      	mov	r3, r0
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d001      	beq.n	8004db0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004dac:	f7ff f9dc 	bl	8004168 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004db0:	4b26      	ldr	r3, [pc, #152]	; (8004e4c <HAL_I2C_MspInit+0xe8>)
 8004db2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004db4:	4a25      	ldr	r2, [pc, #148]	; (8004e4c <HAL_I2C_MspInit+0xe8>)
 8004db6:	f043 0301 	orr.w	r3, r3, #1
 8004dba:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004dbc:	4b23      	ldr	r3, [pc, #140]	; (8004e4c <HAL_I2C_MspInit+0xe8>)
 8004dbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dc0:	f003 0301 	and.w	r3, r3, #1
 8004dc4:	617b      	str	r3, [r7, #20]
 8004dc6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004dc8:	4b20      	ldr	r3, [pc, #128]	; (8004e4c <HAL_I2C_MspInit+0xe8>)
 8004dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dcc:	4a1f      	ldr	r2, [pc, #124]	; (8004e4c <HAL_I2C_MspInit+0xe8>)
 8004dce:	f043 0302 	orr.w	r3, r3, #2
 8004dd2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004dd4:	4b1d      	ldr	r3, [pc, #116]	; (8004e4c <HAL_I2C_MspInit+0xe8>)
 8004dd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dd8:	f003 0302 	and.w	r3, r3, #2
 8004ddc:	613b      	str	r3, [r7, #16]
 8004dde:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004de0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004de4:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004de6:	2312      	movs	r3, #18
 8004de8:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dea:	2300      	movs	r3, #0
 8004dec:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dee:	2300      	movs	r3, #0
 8004df0:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004df2:	2304      	movs	r3, #4
 8004df4:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004df6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004dfa:	4619      	mov	r1, r3
 8004dfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004e00:	f004 fc58 	bl	80096b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004e04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004e08:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004e0a:	2312      	movs	r3, #18
 8004e0c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e12:	2300      	movs	r3, #0
 8004e14:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004e16:	2304      	movs	r3, #4
 8004e18:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e1a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004e1e:	4619      	mov	r1, r3
 8004e20:	480b      	ldr	r0, [pc, #44]	; (8004e50 <HAL_I2C_MspInit+0xec>)
 8004e22:	f004 fc47 	bl	80096b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004e26:	4b09      	ldr	r3, [pc, #36]	; (8004e4c <HAL_I2C_MspInit+0xe8>)
 8004e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e2a:	4a08      	ldr	r2, [pc, #32]	; (8004e4c <HAL_I2C_MspInit+0xe8>)
 8004e2c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004e30:	6593      	str	r3, [r2, #88]	; 0x58
 8004e32:	4b06      	ldr	r3, [pc, #24]	; (8004e4c <HAL_I2C_MspInit+0xe8>)
 8004e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e3a:	60fb      	str	r3, [r7, #12]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004e3e:	bf00      	nop
 8004e40:	3770      	adds	r7, #112	; 0x70
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
 8004e46:	bf00      	nop
 8004e48:	40005400 	.word	0x40005400
 8004e4c:	40021000 	.word	0x40021000
 8004e50:	48000400 	.word	0x48000400

08004e54 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b08a      	sub	sp, #40	; 0x28
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e5c:	f107 0314 	add.w	r3, r7, #20
 8004e60:	2200      	movs	r2, #0
 8004e62:	601a      	str	r2, [r3, #0]
 8004e64:	605a      	str	r2, [r3, #4]
 8004e66:	609a      	str	r2, [r3, #8]
 8004e68:	60da      	str	r2, [r3, #12]
 8004e6a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a2c      	ldr	r2, [pc, #176]	; (8004f24 <HAL_SPI_MspInit+0xd0>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d151      	bne.n	8004f1a <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004e76:	4b2c      	ldr	r3, [pc, #176]	; (8004f28 <HAL_SPI_MspInit+0xd4>)
 8004e78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e7a:	4a2b      	ldr	r2, [pc, #172]	; (8004f28 <HAL_SPI_MspInit+0xd4>)
 8004e7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e80:	6593      	str	r3, [r2, #88]	; 0x58
 8004e82:	4b29      	ldr	r3, [pc, #164]	; (8004f28 <HAL_SPI_MspInit+0xd4>)
 8004e84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e8a:	613b      	str	r3, [r7, #16]
 8004e8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e8e:	4b26      	ldr	r3, [pc, #152]	; (8004f28 <HAL_SPI_MspInit+0xd4>)
 8004e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e92:	4a25      	ldr	r2, [pc, #148]	; (8004f28 <HAL_SPI_MspInit+0xd4>)
 8004e94:	f043 0302 	orr.w	r3, r3, #2
 8004e98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e9a:	4b23      	ldr	r3, [pc, #140]	; (8004f28 <HAL_SPI_MspInit+0xd4>)
 8004e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e9e:	f003 0302 	and.w	r3, r3, #2
 8004ea2:	60fb      	str	r3, [r7, #12]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8004ea6:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8004eaa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004eac:	2302      	movs	r3, #2
 8004eae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004eb8:	2305      	movs	r3, #5
 8004eba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ebc:	f107 0314 	add.w	r3, r7, #20
 8004ec0:	4619      	mov	r1, r3
 8004ec2:	481a      	ldr	r0, [pc, #104]	; (8004f2c <HAL_SPI_MspInit+0xd8>)
 8004ec4:	f004 fbf6 	bl	80096b4 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel1;
 8004ec8:	4b19      	ldr	r3, [pc, #100]	; (8004f30 <HAL_SPI_MspInit+0xdc>)
 8004eca:	4a1a      	ldr	r2, [pc, #104]	; (8004f34 <HAL_SPI_MspInit+0xe0>)
 8004ecc:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8004ece:	4b18      	ldr	r3, [pc, #96]	; (8004f30 <HAL_SPI_MspInit+0xdc>)
 8004ed0:	220d      	movs	r2, #13
 8004ed2:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004ed4:	4b16      	ldr	r3, [pc, #88]	; (8004f30 <HAL_SPI_MspInit+0xdc>)
 8004ed6:	2210      	movs	r2, #16
 8004ed8:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004eda:	4b15      	ldr	r3, [pc, #84]	; (8004f30 <HAL_SPI_MspInit+0xdc>)
 8004edc:	2200      	movs	r2, #0
 8004ede:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004ee0:	4b13      	ldr	r3, [pc, #76]	; (8004f30 <HAL_SPI_MspInit+0xdc>)
 8004ee2:	2280      	movs	r2, #128	; 0x80
 8004ee4:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004ee6:	4b12      	ldr	r3, [pc, #72]	; (8004f30 <HAL_SPI_MspInit+0xdc>)
 8004ee8:	2200      	movs	r2, #0
 8004eea:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004eec:	4b10      	ldr	r3, [pc, #64]	; (8004f30 <HAL_SPI_MspInit+0xdc>)
 8004eee:	2200      	movs	r2, #0
 8004ef0:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004ef2:	4b0f      	ldr	r3, [pc, #60]	; (8004f30 <HAL_SPI_MspInit+0xdc>)
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004ef8:	4b0d      	ldr	r3, [pc, #52]	; (8004f30 <HAL_SPI_MspInit+0xdc>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004efe:	480c      	ldr	r0, [pc, #48]	; (8004f30 <HAL_SPI_MspInit+0xdc>)
 8004f00:	f003 fe82 	bl	8008c08 <HAL_DMA_Init>
 8004f04:	4603      	mov	r3, r0
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d001      	beq.n	8004f0e <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8004f0a:	f7ff f92d 	bl	8004168 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a07      	ldr	r2, [pc, #28]	; (8004f30 <HAL_SPI_MspInit+0xdc>)
 8004f12:	655a      	str	r2, [r3, #84]	; 0x54
 8004f14:	4a06      	ldr	r2, [pc, #24]	; (8004f30 <HAL_SPI_MspInit+0xdc>)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004f1a:	bf00      	nop
 8004f1c:	3728      	adds	r7, #40	; 0x28
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	40003800 	.word	0x40003800
 8004f28:	40021000 	.word	0x40021000
 8004f2c:	48000400 	.word	0x48000400
 8004f30:	20001c88 	.word	0x20001c88
 8004f34:	40020008 	.word	0x40020008

08004f38 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b084      	sub	sp, #16
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a22      	ldr	r2, [pc, #136]	; (8004fd0 <HAL_TIM_PWM_MspInit+0x98>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d12c      	bne.n	8004fa4 <HAL_TIM_PWM_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004f4a:	4b22      	ldr	r3, [pc, #136]	; (8004fd4 <HAL_TIM_PWM_MspInit+0x9c>)
 8004f4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f4e:	4a21      	ldr	r2, [pc, #132]	; (8004fd4 <HAL_TIM_PWM_MspInit+0x9c>)
 8004f50:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004f54:	6613      	str	r3, [r2, #96]	; 0x60
 8004f56:	4b1f      	ldr	r3, [pc, #124]	; (8004fd4 <HAL_TIM_PWM_MspInit+0x9c>)
 8004f58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f5e:	60fb      	str	r3, [r7, #12]
 8004f60:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8004f62:	2200      	movs	r2, #0
 8004f64:	2100      	movs	r1, #0
 8004f66:	2018      	movs	r0, #24
 8004f68:	f003 fc13 	bl	8008792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8004f6c:	2018      	movs	r0, #24
 8004f6e:	f003 fc2a 	bl	80087c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8004f72:	2200      	movs	r2, #0
 8004f74:	2100      	movs	r1, #0
 8004f76:	2019      	movs	r0, #25
 8004f78:	f003 fc0b 	bl	8008792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004f7c:	2019      	movs	r0, #25
 8004f7e:	f003 fc22 	bl	80087c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8004f82:	2200      	movs	r2, #0
 8004f84:	2100      	movs	r1, #0
 8004f86:	201a      	movs	r0, #26
 8004f88:	f003 fc03 	bl	8008792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8004f8c:	201a      	movs	r0, #26
 8004f8e:	f003 fc1a 	bl	80087c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8004f92:	2200      	movs	r2, #0
 8004f94:	2100      	movs	r1, #0
 8004f96:	201b      	movs	r0, #27
 8004f98:	f003 fbfb 	bl	8008792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004f9c:	201b      	movs	r0, #27
 8004f9e:	f003 fc12 	bl	80087c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004fa2:	e010      	b.n	8004fc6 <HAL_TIM_PWM_MspInit+0x8e>
  else if(htim_pwm->Instance==TIM4)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a0b      	ldr	r2, [pc, #44]	; (8004fd8 <HAL_TIM_PWM_MspInit+0xa0>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d10b      	bne.n	8004fc6 <HAL_TIM_PWM_MspInit+0x8e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004fae:	4b09      	ldr	r3, [pc, #36]	; (8004fd4 <HAL_TIM_PWM_MspInit+0x9c>)
 8004fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fb2:	4a08      	ldr	r2, [pc, #32]	; (8004fd4 <HAL_TIM_PWM_MspInit+0x9c>)
 8004fb4:	f043 0304 	orr.w	r3, r3, #4
 8004fb8:	6593      	str	r3, [r2, #88]	; 0x58
 8004fba:	4b06      	ldr	r3, [pc, #24]	; (8004fd4 <HAL_TIM_PWM_MspInit+0x9c>)
 8004fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fbe:	f003 0304 	and.w	r3, r3, #4
 8004fc2:	60bb      	str	r3, [r7, #8]
 8004fc4:	68bb      	ldr	r3, [r7, #8]
}
 8004fc6:	bf00      	nop
 8004fc8:	3710      	adds	r7, #16
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	40012c00 	.word	0x40012c00
 8004fd4:	40021000 	.word	0x40021000
 8004fd8:	40000800 	.word	0x40000800

08004fdc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b08a      	sub	sp, #40	; 0x28
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fe4:	f107 0314 	add.w	r3, r7, #20
 8004fe8:	2200      	movs	r2, #0
 8004fea:	601a      	str	r2, [r3, #0]
 8004fec:	605a      	str	r2, [r3, #4]
 8004fee:	609a      	str	r2, [r3, #8]
 8004ff0:	60da      	str	r2, [r3, #12]
 8004ff2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ffc:	d144      	bne.n	8005088 <HAL_TIM_Encoder_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004ffe:	4b24      	ldr	r3, [pc, #144]	; (8005090 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005000:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005002:	4a23      	ldr	r2, [pc, #140]	; (8005090 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005004:	f043 0301 	orr.w	r3, r3, #1
 8005008:	6593      	str	r3, [r2, #88]	; 0x58
 800500a:	4b21      	ldr	r3, [pc, #132]	; (8005090 <HAL_TIM_Encoder_MspInit+0xb4>)
 800500c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800500e:	f003 0301 	and.w	r3, r3, #1
 8005012:	613b      	str	r3, [r7, #16]
 8005014:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005016:	4b1e      	ldr	r3, [pc, #120]	; (8005090 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800501a:	4a1d      	ldr	r2, [pc, #116]	; (8005090 <HAL_TIM_Encoder_MspInit+0xb4>)
 800501c:	f043 0301 	orr.w	r3, r3, #1
 8005020:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005022:	4b1b      	ldr	r3, [pc, #108]	; (8005090 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005026:	f003 0301 	and.w	r3, r3, #1
 800502a:	60fb      	str	r3, [r7, #12]
 800502c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800502e:	4b18      	ldr	r3, [pc, #96]	; (8005090 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005032:	4a17      	ldr	r2, [pc, #92]	; (8005090 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005034:	f043 0302 	orr.w	r3, r3, #2
 8005038:	64d3      	str	r3, [r2, #76]	; 0x4c
 800503a:	4b15      	ldr	r3, [pc, #84]	; (8005090 <HAL_TIM_Encoder_MspInit+0xb4>)
 800503c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800503e:	f003 0302 	and.w	r3, r3, #2
 8005042:	60bb      	str	r3, [r7, #8]
 8005044:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_Pin;
 8005046:	2301      	movs	r3, #1
 8005048:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800504a:	2302      	movs	r3, #2
 800504c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800504e:	2300      	movs	r3, #0
 8005050:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005052:	2300      	movs	r3, #0
 8005054:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005056:	2301      	movs	r3, #1
 8005058:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENC_A_GPIO_Port, &GPIO_InitStruct);
 800505a:	f107 0314 	add.w	r3, r7, #20
 800505e:	4619      	mov	r1, r3
 8005060:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005064:	f004 fb26 	bl	80096b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENC_B_Pin;
 8005068:	2308      	movs	r3, #8
 800506a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800506c:	2302      	movs	r3, #2
 800506e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005070:	2300      	movs	r3, #0
 8005072:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005074:	2300      	movs	r3, #0
 8005076:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005078:	2301      	movs	r3, #1
 800507a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENC_B_GPIO_Port, &GPIO_InitStruct);
 800507c:	f107 0314 	add.w	r3, r7, #20
 8005080:	4619      	mov	r1, r3
 8005082:	4804      	ldr	r0, [pc, #16]	; (8005094 <HAL_TIM_Encoder_MspInit+0xb8>)
 8005084:	f004 fb16 	bl	80096b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8005088:	bf00      	nop
 800508a:	3728      	adds	r7, #40	; 0x28
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}
 8005090:	40021000 	.word	0x40021000
 8005094:	48000400 	.word	0x48000400

08005098 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b086      	sub	sp, #24
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a34      	ldr	r2, [pc, #208]	; (8005178 <HAL_TIM_Base_MspInit+0xe0>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d114      	bne.n	80050d4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80050aa:	4b34      	ldr	r3, [pc, #208]	; (800517c <HAL_TIM_Base_MspInit+0xe4>)
 80050ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050ae:	4a33      	ldr	r2, [pc, #204]	; (800517c <HAL_TIM_Base_MspInit+0xe4>)
 80050b0:	f043 0310 	orr.w	r3, r3, #16
 80050b4:	6593      	str	r3, [r2, #88]	; 0x58
 80050b6:	4b31      	ldr	r3, [pc, #196]	; (800517c <HAL_TIM_Base_MspInit+0xe4>)
 80050b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050ba:	f003 0310 	and.w	r3, r3, #16
 80050be:	617b      	str	r3, [r7, #20]
 80050c0:	697b      	ldr	r3, [r7, #20]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80050c2:	2200      	movs	r2, #0
 80050c4:	2100      	movs	r1, #0
 80050c6:	2036      	movs	r0, #54	; 0x36
 80050c8:	f003 fb63 	bl	8008792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80050cc:	2036      	movs	r0, #54	; 0x36
 80050ce:	f003 fb7a 	bl	80087c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80050d2:	e04c      	b.n	800516e <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM7)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a29      	ldr	r2, [pc, #164]	; (8005180 <HAL_TIM_Base_MspInit+0xe8>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d114      	bne.n	8005108 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80050de:	4b27      	ldr	r3, [pc, #156]	; (800517c <HAL_TIM_Base_MspInit+0xe4>)
 80050e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050e2:	4a26      	ldr	r2, [pc, #152]	; (800517c <HAL_TIM_Base_MspInit+0xe4>)
 80050e4:	f043 0320 	orr.w	r3, r3, #32
 80050e8:	6593      	str	r3, [r2, #88]	; 0x58
 80050ea:	4b24      	ldr	r3, [pc, #144]	; (800517c <HAL_TIM_Base_MspInit+0xe4>)
 80050ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050ee:	f003 0320 	and.w	r3, r3, #32
 80050f2:	613b      	str	r3, [r7, #16]
 80050f4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80050f6:	2200      	movs	r2, #0
 80050f8:	2100      	movs	r1, #0
 80050fa:	2037      	movs	r0, #55	; 0x37
 80050fc:	f003 fb49 	bl	8008792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005100:	2037      	movs	r0, #55	; 0x37
 8005102:	f003 fb60 	bl	80087c6 <HAL_NVIC_EnableIRQ>
}
 8005106:	e032      	b.n	800516e <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM16)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a1d      	ldr	r2, [pc, #116]	; (8005184 <HAL_TIM_Base_MspInit+0xec>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d114      	bne.n	800513c <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005112:	4b1a      	ldr	r3, [pc, #104]	; (800517c <HAL_TIM_Base_MspInit+0xe4>)
 8005114:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005116:	4a19      	ldr	r2, [pc, #100]	; (800517c <HAL_TIM_Base_MspInit+0xe4>)
 8005118:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800511c:	6613      	str	r3, [r2, #96]	; 0x60
 800511e:	4b17      	ldr	r3, [pc, #92]	; (800517c <HAL_TIM_Base_MspInit+0xe4>)
 8005120:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005126:	60fb      	str	r3, [r7, #12]
 8005128:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800512a:	2200      	movs	r2, #0
 800512c:	2100      	movs	r1, #0
 800512e:	2019      	movs	r0, #25
 8005130:	f003 fb2f 	bl	8008792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005134:	2019      	movs	r0, #25
 8005136:	f003 fb46 	bl	80087c6 <HAL_NVIC_EnableIRQ>
}
 800513a:	e018      	b.n	800516e <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM17)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a11      	ldr	r2, [pc, #68]	; (8005188 <HAL_TIM_Base_MspInit+0xf0>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d113      	bne.n	800516e <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8005146:	4b0d      	ldr	r3, [pc, #52]	; (800517c <HAL_TIM_Base_MspInit+0xe4>)
 8005148:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800514a:	4a0c      	ldr	r2, [pc, #48]	; (800517c <HAL_TIM_Base_MspInit+0xe4>)
 800514c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005150:	6613      	str	r3, [r2, #96]	; 0x60
 8005152:	4b0a      	ldr	r3, [pc, #40]	; (800517c <HAL_TIM_Base_MspInit+0xe4>)
 8005154:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005156:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800515a:	60bb      	str	r3, [r7, #8]
 800515c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 800515e:	2200      	movs	r2, #0
 8005160:	2100      	movs	r1, #0
 8005162:	201a      	movs	r0, #26
 8005164:	f003 fb15 	bl	8008792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8005168:	201a      	movs	r0, #26
 800516a:	f003 fb2c 	bl	80087c6 <HAL_NVIC_EnableIRQ>
}
 800516e:	bf00      	nop
 8005170:	3718      	adds	r7, #24
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}
 8005176:	bf00      	nop
 8005178:	40001000 	.word	0x40001000
 800517c:	40021000 	.word	0x40021000
 8005180:	40001400 	.word	0x40001400
 8005184:	40014400 	.word	0x40014400
 8005188:	40014800 	.word	0x40014800

0800518c <HAL_TIM_OnePulse_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_onepulse: TIM_OnePulse handle pointer
* @retval None
*/
void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef* htim_onepulse)
{
 800518c:	b480      	push	{r7}
 800518e:	b085      	sub	sp, #20
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  if(htim_onepulse->Instance==TIM8)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a0a      	ldr	r2, [pc, #40]	; (80051c4 <HAL_TIM_OnePulse_MspInit+0x38>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d10b      	bne.n	80051b6 <HAL_TIM_OnePulse_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800519e:	4b0a      	ldr	r3, [pc, #40]	; (80051c8 <HAL_TIM_OnePulse_MspInit+0x3c>)
 80051a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051a2:	4a09      	ldr	r2, [pc, #36]	; (80051c8 <HAL_TIM_OnePulse_MspInit+0x3c>)
 80051a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80051a8:	6613      	str	r3, [r2, #96]	; 0x60
 80051aa:	4b07      	ldr	r3, [pc, #28]	; (80051c8 <HAL_TIM_OnePulse_MspInit+0x3c>)
 80051ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80051b2:	60fb      	str	r3, [r7, #12]
 80051b4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80051b6:	bf00      	nop
 80051b8:	3714      	adds	r7, #20
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	40013400 	.word	0x40013400
 80051c8:	40021000 	.word	0x40021000

080051cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b08a      	sub	sp, #40	; 0x28
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051d4:	f107 0314 	add.w	r3, r7, #20
 80051d8:	2200      	movs	r2, #0
 80051da:	601a      	str	r2, [r3, #0]
 80051dc:	605a      	str	r2, [r3, #4]
 80051de:	609a      	str	r2, [r3, #8]
 80051e0:	60da      	str	r2, [r3, #12]
 80051e2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a22      	ldr	r2, [pc, #136]	; (8005274 <HAL_TIM_MspPostInit+0xa8>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d11c      	bne.n	8005228 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80051ee:	4b22      	ldr	r3, [pc, #136]	; (8005278 <HAL_TIM_MspPostInit+0xac>)
 80051f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051f2:	4a21      	ldr	r2, [pc, #132]	; (8005278 <HAL_TIM_MspPostInit+0xac>)
 80051f4:	f043 0320 	orr.w	r3, r3, #32
 80051f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80051fa:	4b1f      	ldr	r3, [pc, #124]	; (8005278 <HAL_TIM_MspPostInit+0xac>)
 80051fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051fe:	f003 0320 	and.w	r3, r3, #32
 8005202:	613b      	str	r3, [r7, #16]
 8005204:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PF0-OSC_IN     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = HEATER_Pin;
 8005206:	2301      	movs	r3, #1
 8005208:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800520a:	2302      	movs	r3, #2
 800520c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800520e:	2300      	movs	r3, #0
 8005210:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005212:	2300      	movs	r3, #0
 8005214:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8005216:	2306      	movs	r3, #6
 8005218:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(HEATER_GPIO_Port, &GPIO_InitStruct);
 800521a:	f107 0314 	add.w	r3, r7, #20
 800521e:	4619      	mov	r1, r3
 8005220:	4816      	ldr	r0, [pc, #88]	; (800527c <HAL_TIM_MspPostInit+0xb0>)
 8005222:	f004 fa47 	bl	80096b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8005226:	e020      	b.n	800526a <HAL_TIM_MspPostInit+0x9e>
  else if(htim->Instance==TIM4)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a14      	ldr	r2, [pc, #80]	; (8005280 <HAL_TIM_MspPostInit+0xb4>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d11b      	bne.n	800526a <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005232:	4b11      	ldr	r3, [pc, #68]	; (8005278 <HAL_TIM_MspPostInit+0xac>)
 8005234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005236:	4a10      	ldr	r2, [pc, #64]	; (8005278 <HAL_TIM_MspPostInit+0xac>)
 8005238:	f043 0302 	orr.w	r3, r3, #2
 800523c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800523e:	4b0e      	ldr	r3, [pc, #56]	; (8005278 <HAL_TIM_MspPostInit+0xac>)
 8005240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005242:	f003 0302 	and.w	r3, r3, #2
 8005246:	60fb      	str	r3, [r7, #12]
 8005248:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 800524a:	2380      	movs	r3, #128	; 0x80
 800524c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800524e:	2302      	movs	r3, #2
 8005250:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005252:	2300      	movs	r3, #0
 8005254:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005256:	2300      	movs	r3, #0
 8005258:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800525a:	2302      	movs	r3, #2
 800525c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 800525e:	f107 0314 	add.w	r3, r7, #20
 8005262:	4619      	mov	r1, r3
 8005264:	4807      	ldr	r0, [pc, #28]	; (8005284 <HAL_TIM_MspPostInit+0xb8>)
 8005266:	f004 fa25 	bl	80096b4 <HAL_GPIO_Init>
}
 800526a:	bf00      	nop
 800526c:	3728      	adds	r7, #40	; 0x28
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}
 8005272:	bf00      	nop
 8005274:	40012c00 	.word	0x40012c00
 8005278:	40021000 	.word	0x40021000
 800527c:	48001400 	.word	0x48001400
 8005280:	40000800 	.word	0x40000800
 8005284:	48000400 	.word	0x48000400

08005288 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b09a      	sub	sp, #104	; 0x68
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005290:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005294:	2200      	movs	r2, #0
 8005296:	601a      	str	r2, [r3, #0]
 8005298:	605a      	str	r2, [r3, #4]
 800529a:	609a      	str	r2, [r3, #8]
 800529c:	60da      	str	r2, [r3, #12]
 800529e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80052a0:	f107 0310 	add.w	r3, r7, #16
 80052a4:	2244      	movs	r2, #68	; 0x44
 80052a6:	2100      	movs	r1, #0
 80052a8:	4618      	mov	r0, r3
 80052aa:	f011 fe7c 	bl	8016fa6 <memset>
  if(huart->Instance==USART1)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a1f      	ldr	r2, [pc, #124]	; (8005330 <HAL_UART_MspInit+0xa8>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d137      	bne.n	8005328 <HAL_UART_MspInit+0xa0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80052b8:	2301      	movs	r3, #1
 80052ba:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80052bc:	2300      	movs	r3, #0
 80052be:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80052c0:	f107 0310 	add.w	r3, r7, #16
 80052c4:	4618      	mov	r0, r3
 80052c6:	f007 f807 	bl	800c2d8 <HAL_RCCEx_PeriphCLKConfig>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d001      	beq.n	80052d4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80052d0:	f7fe ff4a 	bl	8004168 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80052d4:	4b17      	ldr	r3, [pc, #92]	; (8005334 <HAL_UART_MspInit+0xac>)
 80052d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052d8:	4a16      	ldr	r2, [pc, #88]	; (8005334 <HAL_UART_MspInit+0xac>)
 80052da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80052de:	6613      	str	r3, [r2, #96]	; 0x60
 80052e0:	4b14      	ldr	r3, [pc, #80]	; (8005334 <HAL_UART_MspInit+0xac>)
 80052e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052e8:	60fb      	str	r3, [r7, #12]
 80052ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052ec:	4b11      	ldr	r3, [pc, #68]	; (8005334 <HAL_UART_MspInit+0xac>)
 80052ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052f0:	4a10      	ldr	r2, [pc, #64]	; (8005334 <HAL_UART_MspInit+0xac>)
 80052f2:	f043 0301 	orr.w	r3, r3, #1
 80052f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80052f8:	4b0e      	ldr	r3, [pc, #56]	; (8005334 <HAL_UART_MspInit+0xac>)
 80052fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052fc:	f003 0301 	and.w	r3, r3, #1
 8005300:	60bb      	str	r3, [r7, #8]
 8005302:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005304:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005308:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800530a:	2302      	movs	r3, #2
 800530c:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800530e:	2300      	movs	r3, #0
 8005310:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005312:	2300      	movs	r3, #0
 8005314:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005316:	2307      	movs	r3, #7
 8005318:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800531a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800531e:	4619      	mov	r1, r3
 8005320:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005324:	f004 f9c6 	bl	80096b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8005328:	bf00      	nop
 800532a:	3768      	adds	r7, #104	; 0x68
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}
 8005330:	40013800 	.word	0x40013800
 8005334:	40021000 	.word	0x40021000

08005338 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005338:	b480      	push	{r7}
 800533a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800533c:	e7fe      	b.n	800533c <NMI_Handler+0x4>

0800533e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800533e:	b480      	push	{r7}
 8005340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005342:	e7fe      	b.n	8005342 <HardFault_Handler+0x4>

08005344 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005344:	b480      	push	{r7}
 8005346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005348:	e7fe      	b.n	8005348 <MemManage_Handler+0x4>

0800534a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800534a:	b480      	push	{r7}
 800534c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800534e:	e7fe      	b.n	800534e <BusFault_Handler+0x4>

08005350 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005350:	b480      	push	{r7}
 8005352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005354:	e7fe      	b.n	8005354 <UsageFault_Handler+0x4>

08005356 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005356:	b480      	push	{r7}
 8005358:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800535a:	bf00      	nop
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr

08005364 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005364:	b480      	push	{r7}
 8005366:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005368:	bf00      	nop
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr

08005372 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005372:	b480      	push	{r7}
 8005374:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005376:	bf00      	nop
 8005378:	46bd      	mov	sp, r7
 800537a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537e:	4770      	bx	lr

08005380 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005384:	f000 fdd0 	bl	8005f28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005388:	bf00      	nop
 800538a:	bd80      	pop	{r7, pc}

0800538c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8005390:	4802      	ldr	r0, [pc, #8]	; (800539c <DMA1_Channel1_IRQHandler+0x10>)
 8005392:	f003 fdb5 	bl	8008f00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005396:	bf00      	nop
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	20001c88 	.word	0x20001c88

080053a0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80053a4:	4802      	ldr	r0, [pc, #8]	; (80053b0 <DMA1_Channel2_IRQHandler+0x10>)
 80053a6:	f003 fdab 	bl	8008f00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80053aa:	bf00      	nop
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	20001b4c 	.word	0x20001b4c

080053b4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80053b8:	4802      	ldr	r0, [pc, #8]	; (80053c4 <DMA1_Channel3_IRQHandler+0x10>)
 80053ba:	f003 fda1 	bl	8008f00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80053be:	bf00      	nop
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	20001aec 	.word	0x20001aec

080053c8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80053cc:	4803      	ldr	r0, [pc, #12]	; (80053dc <ADC1_2_IRQHandler+0x14>)
 80053ce:	f001 fd1b 	bl	8006e08 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80053d2:	4803      	ldr	r0, [pc, #12]	; (80053e0 <ADC1_2_IRQHandler+0x18>)
 80053d4:	f001 fd18 	bl	8006e08 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80053d8:	bf00      	nop
 80053da:	bd80      	pop	{r7, pc}
 80053dc:	20001a14 	.word	0x20001a14
 80053e0:	20001a80 	.word	0x20001a80

080053e4 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80053e8:	4802      	ldr	r0, [pc, #8]	; (80053f4 <USB_LP_IRQHandler+0x10>)
 80053ea:	f004 fd4f 	bl	8009e8c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80053ee:	bf00      	nop
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	20002de8 	.word	0x20002de8

080053f8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW_1_Pin);
 80053fc:	2020      	movs	r0, #32
 80053fe:	f004 fb0b 	bl	8009a18 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW_2_Pin);
 8005402:	2080      	movs	r0, #128	; 0x80
 8005404:	f004 fb08 	bl	8009a18 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW_3_Pin);
 8005408:	f44f 7080 	mov.w	r0, #256	; 0x100
 800540c:	f004 fb04 	bl	8009a18 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005410:	bf00      	nop
 8005412:	bd80      	pop	{r7, pc}

08005414 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005418:	4802      	ldr	r0, [pc, #8]	; (8005424 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 800541a:	f008 fb7d 	bl	800db18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 800541e:	bf00      	nop
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	20001ce8 	.word	0x20001ce8

08005428 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800542c:	4803      	ldr	r0, [pc, #12]	; (800543c <TIM1_UP_TIM16_IRQHandler+0x14>)
 800542e:	f008 fb73 	bl	800db18 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8005432:	4803      	ldr	r0, [pc, #12]	; (8005440 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8005434:	f008 fb70 	bl	800db18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8005438:	bf00      	nop
 800543a:	bd80      	pop	{r7, pc}
 800543c:	20001ce8 	.word	0x20001ce8
 8005440:	20001eb0 	.word	0x20001eb0

08005444 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005448:	4803      	ldr	r0, [pc, #12]	; (8005458 <TIM1_TRG_COM_TIM17_IRQHandler+0x14>)
 800544a:	f008 fb65 	bl	800db18 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 800544e:	4803      	ldr	r0, [pc, #12]	; (800545c <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8005450:	f008 fb62 	bl	800db18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8005454:	bf00      	nop
 8005456:	bd80      	pop	{r7, pc}
 8005458:	20001ce8 	.word	0x20001ce8
 800545c:	20001efc 	.word	0x20001efc

08005460 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005464:	4802      	ldr	r0, [pc, #8]	; (8005470 <TIM1_CC_IRQHandler+0x10>)
 8005466:	f008 fb57 	bl	800db18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800546a:	bf00      	nop
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	20001ce8 	.word	0x20001ce8

08005474 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005478:	4802      	ldr	r0, [pc, #8]	; (8005484 <TIM6_DAC_IRQHandler+0x10>)
 800547a:	f008 fb4d 	bl	800db18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800547e:	bf00      	nop
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	20001dcc 	.word	0x20001dcc

08005488 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800548c:	4802      	ldr	r0, [pc, #8]	; (8005498 <TIM7_IRQHandler+0x10>)
 800548e:	f008 fb43 	bl	800db18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005492:	bf00      	nop
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	20001e18 	.word	0x20001e18

0800549c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800549c:	b480      	push	{r7}
 800549e:	af00      	add	r7, sp, #0
  return 1;
 80054a0:	2301      	movs	r3, #1
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr

080054ac <_kill>:

int _kill(int pid, int sig)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b082      	sub	sp, #8
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80054b6:	f011 fdc9 	bl	801704c <__errno>
 80054ba:	4603      	mov	r3, r0
 80054bc:	2216      	movs	r2, #22
 80054be:	601a      	str	r2, [r3, #0]
  return -1;
 80054c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	3708      	adds	r7, #8
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}

080054cc <_exit>:

void _exit (int status)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b082      	sub	sp, #8
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80054d4:	f04f 31ff 	mov.w	r1, #4294967295
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	f7ff ffe7 	bl	80054ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80054de:	e7fe      	b.n	80054de <_exit+0x12>

080054e0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b086      	sub	sp, #24
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	60f8      	str	r0, [r7, #12]
 80054e8:	60b9      	str	r1, [r7, #8]
 80054ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80054ec:	2300      	movs	r3, #0
 80054ee:	617b      	str	r3, [r7, #20]
 80054f0:	e00a      	b.n	8005508 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80054f2:	f3af 8000 	nop.w
 80054f6:	4601      	mov	r1, r0
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	1c5a      	adds	r2, r3, #1
 80054fc:	60ba      	str	r2, [r7, #8]
 80054fe:	b2ca      	uxtb	r2, r1
 8005500:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	3301      	adds	r3, #1
 8005506:	617b      	str	r3, [r7, #20]
 8005508:	697a      	ldr	r2, [r7, #20]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	429a      	cmp	r2, r3
 800550e:	dbf0      	blt.n	80054f2 <_read+0x12>
  }

  return len;
 8005510:	687b      	ldr	r3, [r7, #4]
}
 8005512:	4618      	mov	r0, r3
 8005514:	3718      	adds	r7, #24
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}

0800551a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800551a:	b580      	push	{r7, lr}
 800551c:	b086      	sub	sp, #24
 800551e:	af00      	add	r7, sp, #0
 8005520:	60f8      	str	r0, [r7, #12]
 8005522:	60b9      	str	r1, [r7, #8]
 8005524:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005526:	2300      	movs	r3, #0
 8005528:	617b      	str	r3, [r7, #20]
 800552a:	e009      	b.n	8005540 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	1c5a      	adds	r2, r3, #1
 8005530:	60ba      	str	r2, [r7, #8]
 8005532:	781b      	ldrb	r3, [r3, #0]
 8005534:	4618      	mov	r0, r3
 8005536:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	3301      	adds	r3, #1
 800553e:	617b      	str	r3, [r7, #20]
 8005540:	697a      	ldr	r2, [r7, #20]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	429a      	cmp	r2, r3
 8005546:	dbf1      	blt.n	800552c <_write+0x12>
  }
  return len;
 8005548:	687b      	ldr	r3, [r7, #4]
}
 800554a:	4618      	mov	r0, r3
 800554c:	3718      	adds	r7, #24
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}

08005552 <_close>:

int _close(int file)
{
 8005552:	b480      	push	{r7}
 8005554:	b083      	sub	sp, #12
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800555a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800555e:	4618      	mov	r0, r3
 8005560:	370c      	adds	r7, #12
 8005562:	46bd      	mov	sp, r7
 8005564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005568:	4770      	bx	lr

0800556a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800556a:	b480      	push	{r7}
 800556c:	b083      	sub	sp, #12
 800556e:	af00      	add	r7, sp, #0
 8005570:	6078      	str	r0, [r7, #4]
 8005572:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800557a:	605a      	str	r2, [r3, #4]
  return 0;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	370c      	adds	r7, #12
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr

0800558a <_isatty>:

int _isatty(int file)
{
 800558a:	b480      	push	{r7}
 800558c:	b083      	sub	sp, #12
 800558e:	af00      	add	r7, sp, #0
 8005590:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005592:	2301      	movs	r3, #1
}
 8005594:	4618      	mov	r0, r3
 8005596:	370c      	adds	r7, #12
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b085      	sub	sp, #20
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	60f8      	str	r0, [r7, #12]
 80055a8:	60b9      	str	r1, [r7, #8]
 80055aa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80055ac:	2300      	movs	r3, #0
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3714      	adds	r7, #20
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr
	...

080055bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b086      	sub	sp, #24
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80055c4:	4a14      	ldr	r2, [pc, #80]	; (8005618 <_sbrk+0x5c>)
 80055c6:	4b15      	ldr	r3, [pc, #84]	; (800561c <_sbrk+0x60>)
 80055c8:	1ad3      	subs	r3, r2, r3
 80055ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80055d0:	4b13      	ldr	r3, [pc, #76]	; (8005620 <_sbrk+0x64>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d102      	bne.n	80055de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80055d8:	4b11      	ldr	r3, [pc, #68]	; (8005620 <_sbrk+0x64>)
 80055da:	4a12      	ldr	r2, [pc, #72]	; (8005624 <_sbrk+0x68>)
 80055dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80055de:	4b10      	ldr	r3, [pc, #64]	; (8005620 <_sbrk+0x64>)
 80055e0:	681a      	ldr	r2, [r3, #0]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	4413      	add	r3, r2
 80055e6:	693a      	ldr	r2, [r7, #16]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d207      	bcs.n	80055fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80055ec:	f011 fd2e 	bl	801704c <__errno>
 80055f0:	4603      	mov	r3, r0
 80055f2:	220c      	movs	r2, #12
 80055f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80055f6:	f04f 33ff 	mov.w	r3, #4294967295
 80055fa:	e009      	b.n	8005610 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80055fc:	4b08      	ldr	r3, [pc, #32]	; (8005620 <_sbrk+0x64>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005602:	4b07      	ldr	r3, [pc, #28]	; (8005620 <_sbrk+0x64>)
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4413      	add	r3, r2
 800560a:	4a05      	ldr	r2, [pc, #20]	; (8005620 <_sbrk+0x64>)
 800560c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800560e:	68fb      	ldr	r3, [r7, #12]
}
 8005610:	4618      	mov	r0, r3
 8005612:	3718      	adds	r7, #24
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}
 8005618:	20008000 	.word	0x20008000
 800561c:	00000400 	.word	0x00000400
 8005620:	2000207c 	.word	0x2000207c
 8005624:	20003430 	.word	0x20003430

08005628 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005628:	b480      	push	{r7}
 800562a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800562c:	4b06      	ldr	r3, [pc, #24]	; (8005648 <SystemInit+0x20>)
 800562e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005632:	4a05      	ldr	r2, [pc, #20]	; (8005648 <SystemInit+0x20>)
 8005634:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005638:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800563c:	bf00      	nop
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr
 8005646:	bf00      	nop
 8005648:	e000ed00 	.word	0xe000ed00

0800564c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800564c:	480d      	ldr	r0, [pc, #52]	; (8005684 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800564e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8005650:	f7ff ffea 	bl	8005628 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005654:	480c      	ldr	r0, [pc, #48]	; (8005688 <LoopForever+0x6>)
  ldr r1, =_edata
 8005656:	490d      	ldr	r1, [pc, #52]	; (800568c <LoopForever+0xa>)
  ldr r2, =_sidata
 8005658:	4a0d      	ldr	r2, [pc, #52]	; (8005690 <LoopForever+0xe>)
  movs r3, #0
 800565a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800565c:	e002      	b.n	8005664 <LoopCopyDataInit>

0800565e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800565e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005660:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005662:	3304      	adds	r3, #4

08005664 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005664:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005666:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005668:	d3f9      	bcc.n	800565e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800566a:	4a0a      	ldr	r2, [pc, #40]	; (8005694 <LoopForever+0x12>)
  ldr r4, =_ebss
 800566c:	4c0a      	ldr	r4, [pc, #40]	; (8005698 <LoopForever+0x16>)
  movs r3, #0
 800566e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005670:	e001      	b.n	8005676 <LoopFillZerobss>

08005672 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005672:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005674:	3204      	adds	r2, #4

08005676 <LoopFillZerobss>:
LoopFillZerobss:
  cmp r2, r4
 8005676:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005678:	d3fb      	bcc.n	8005672 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800567a:	f011 fced 	bl	8017058 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800567e:	f7fd fd63 	bl	8003148 <main>

08005682 <LoopForever>:

LoopForever:
    b LoopForever
 8005682:	e7fe      	b.n	8005682 <LoopForever>
  ldr   r0, =_estack
 8005684:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8005688:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800568c:	20000540 	.word	0x20000540
  ldr r2, =_sidata
 8005690:	0801d8e0 	.word	0x0801d8e0
  ldr r2, =_sbss
 8005694:	20000540 	.word	0x20000540
  ldr r4, =_ebss
 8005698:	20003430 	.word	0x20003430

0800569c <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800569c:	e7fe      	b.n	800569c <COMP1_2_3_IRQHandler>
	...

080056a0 <setSPI_Size>:
 * @brief Sets SPI interface word size (0=8bit, 1=16 bit)
 * @param none
 * @return none
 */

static void setSPI_Size(int8_t size){
 80056a0:	b480      	push	{r7}
 80056a2:	b083      	sub	sp, #12
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	4603      	mov	r3, r0
 80056a8:	71fb      	strb	r3, [r7, #7]
  if(config.spi_sz!=size){
 80056aa:	4b12      	ldr	r3, [pc, #72]	; (80056f4 <setSPI_Size+0x54>)
 80056ac:	f993 3000 	ldrsb.w	r3, [r3]
 80056b0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d017      	beq.n	80056e8 <setSPI_Size+0x48>
    __HAL_SPI_DISABLE(&LCD_HANDLE);
 80056b8:	4b0f      	ldr	r3, [pc, #60]	; (80056f8 <setSPI_Size+0x58>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	4b0e      	ldr	r3, [pc, #56]	; (80056f8 <setSPI_Size+0x58>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056c6:	601a      	str	r2, [r3, #0]
    config.spi_sz=size;
 80056c8:	4a0a      	ldr	r2, [pc, #40]	; (80056f4 <setSPI_Size+0x54>)
 80056ca:	79fb      	ldrb	r3, [r7, #7]
 80056cc:	7013      	strb	r3, [r2, #0]
    if(size==mode_16bit){
 80056ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d104      	bne.n	80056e0 <setSPI_Size+0x40>
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_16BIT;
 80056d6:	4b08      	ldr	r3, [pc, #32]	; (80056f8 <setSPI_Size+0x58>)
 80056d8:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80056dc:	60da      	str	r2, [r3, #12]
    else{
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
      //LCD_HANDLE.Instance->CR1 &= ~(SPI_CR1_DFF);
    }
  }
}
 80056de:	e003      	b.n	80056e8 <setSPI_Size+0x48>
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
 80056e0:	4b05      	ldr	r3, [pc, #20]	; (80056f8 <setSPI_Size+0x58>)
 80056e2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80056e6:	60da      	str	r2, [r3, #12]
}
 80056e8:	bf00      	nop
 80056ea:	370c      	adds	r7, #12
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr
 80056f4:	200001c8 	.word	0x200001c8
 80056f8:	20001c24 	.word	0x20001c24

080056fc <setDMAMemMode>:
 * @param memInc Enable/disable memory address increase
 * @param mode16 Enable/disable 16 bit mode (disabled = 8 bit)
 * @return none
 */
static void setDMAMemMode(uint8_t memInc, uint8_t size)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	4603      	mov	r3, r0
 8005704:	460a      	mov	r2, r1
 8005706:	71fb      	strb	r3, [r7, #7]
 8005708:	4613      	mov	r3, r2
 800570a:	71bb      	strb	r3, [r7, #6]
  setSPI_Size(size);
 800570c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8005710:	4618      	mov	r0, r3
 8005712:	f7ff ffc5 	bl	80056a0 <setSPI_Size>
  if(config.dma_sz!=size || config.dma_mem_inc!=memInc){
 8005716:	4b3c      	ldr	r3, [pc, #240]	; (8005808 <setDMAMemMode+0x10c>)
 8005718:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800571c:	461a      	mov	r2, r3
 800571e:	79bb      	ldrb	r3, [r7, #6]
 8005720:	429a      	cmp	r2, r3
 8005722:	d106      	bne.n	8005732 <setDMAMemMode+0x36>
 8005724:	4b38      	ldr	r3, [pc, #224]	; (8005808 <setDMAMemMode+0x10c>)
 8005726:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800572a:	461a      	mov	r2, r3
 800572c:	79fb      	ldrb	r3, [r7, #7]
 800572e:	429a      	cmp	r2, r3
 8005730:	d066      	beq.n	8005800 <setDMAMemMode+0x104>
    config.dma_sz =size;
 8005732:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8005736:	4b34      	ldr	r3, [pc, #208]	; (8005808 <setDMAMemMode+0x10c>)
 8005738:	705a      	strb	r2, [r3, #1]
    config.dma_mem_inc = memInc;
 800573a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800573e:	4b32      	ldr	r3, [pc, #200]	; (8005808 <setDMAMemMode+0x10c>)
 8005740:	709a      	strb	r2, [r3, #2]
    __HAL_DMA_DISABLE(LCD_HANDLE.hdmatx);;
 8005742:	4b32      	ldr	r3, [pc, #200]	; (800580c <setDMAMemMode+0x110>)
 8005744:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	4b30      	ldr	r3, [pc, #192]	; (800580c <setDMAMemMode+0x110>)
 800574c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f022 0201 	bic.w	r2, r2, #1
 8005754:	601a      	str	r2, [r3, #0]
#ifdef DMA_SxCR_EN
    while((LCD_HANDLE.hdmatx->Instance->CR & DMA_SxCR_EN) != RESET);
#elif defined DMA_CCR_EN
    while((LCD_HANDLE.hdmatx->Instance->CCR & DMA_CCR_EN) != RESET);
 8005756:	bf00      	nop
 8005758:	4b2c      	ldr	r3, [pc, #176]	; (800580c <setDMAMemMode+0x110>)
 800575a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f003 0301 	and.w	r3, r3, #1
 8005764:	2b00      	cmp	r3, #0
 8005766:	d1f7      	bne.n	8005758 <setDMAMemMode+0x5c>
#endif
    if(memInc==mem_increase){
 8005768:	79fb      	ldrb	r3, [r7, #7]
 800576a:	2b01      	cmp	r3, #1
 800576c:	d10e      	bne.n	800578c <setDMAMemMode+0x90>
      LCD_HANDLE.hdmatx->Init.MemInc = DMA_MINC_ENABLE;
 800576e:	4b27      	ldr	r3, [pc, #156]	; (800580c <setDMAMemMode+0x110>)
 8005770:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005772:	2280      	movs	r2, #128	; 0x80
 8005774:	611a      	str	r2, [r3, #16]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR |= DMA_SxCR_MINC;
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR |= DMA_CCR_MINC;
 8005776:	4b25      	ldr	r3, [pc, #148]	; (800580c <setDMAMemMode+0x110>)
 8005778:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	4b23      	ldr	r3, [pc, #140]	; (800580c <setDMAMemMode+0x110>)
 8005780:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005788:	601a      	str	r2, [r3, #0]
 800578a:	e00d      	b.n	80057a8 <setDMAMemMode+0xac>
#endif
    }
    else{
      LCD_HANDLE.hdmatx->Init.MemInc = DMA_MINC_DISABLE;
 800578c:	4b1f      	ldr	r3, [pc, #124]	; (800580c <setDMAMemMode+0x110>)
 800578e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005790:	2200      	movs	r2, #0
 8005792:	611a      	str	r2, [r3, #16]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR &= ~(DMA_SxCR_MINC);
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR &= ~(DMA_CCR_MINC);
 8005794:	4b1d      	ldr	r3, [pc, #116]	; (800580c <setDMAMemMode+0x110>)
 8005796:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	4b1b      	ldr	r3, [pc, #108]	; (800580c <setDMAMemMode+0x110>)
 800579e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80057a6:	601a      	str	r2, [r3, #0]
#endif
    }

    if(size==mode_16bit){
 80057a8:	79bb      	ldrb	r3, [r7, #6]
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d116      	bne.n	80057dc <setDMAMemMode+0xe0>
      LCD_HANDLE.hdmatx->Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80057ae:	4b17      	ldr	r3, [pc, #92]	; (800580c <setDMAMemMode+0x110>)
 80057b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80057b6:	615a      	str	r2, [r3, #20]
      LCD_HANDLE.hdmatx->Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80057b8:	4b14      	ldr	r3, [pc, #80]	; (800580c <setDMAMemMode+0x110>)
 80057ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80057c0:	619a      	str	r2, [r3, #24]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR = (LCD_HANDLE.hdmatx->Instance->CR & ~(DMA_SxCR_PSIZE_Msk | DMA_SxCR_MSIZE_Msk)) |
                                                   (1<<DMA_SxCR_PSIZE_Pos | 1<<DMA_SxCR_MSIZE_Pos);
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR = (LCD_HANDLE.hdmatx->Instance->CCR & ~(DMA_CCR_PSIZE_Msk | DMA_CCR_MSIZE_Msk)) |
 80057c2:	4b12      	ldr	r3, [pc, #72]	; (800580c <setDMAMemMode+0x110>)
 80057c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80057ce:	4b0f      	ldr	r3, [pc, #60]	; (800580c <setDMAMemMode+0x110>)
 80057d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f442 62a0 	orr.w	r2, r2, #1280	; 0x500
 80057d8:	601a      	str	r2, [r3, #0]
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR = (LCD_HANDLE.hdmatx->Instance->CCR & ~(DMA_CCR_PSIZE_Msk | DMA_CCR_MSIZE_Msk));
#endif
    }
  }
}
 80057da:	e011      	b.n	8005800 <setDMAMemMode+0x104>
      LCD_HANDLE.hdmatx->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80057dc:	4b0b      	ldr	r3, [pc, #44]	; (800580c <setDMAMemMode+0x110>)
 80057de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057e0:	2200      	movs	r2, #0
 80057e2:	615a      	str	r2, [r3, #20]
      LCD_HANDLE.hdmatx->Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80057e4:	4b09      	ldr	r3, [pc, #36]	; (800580c <setDMAMemMode+0x110>)
 80057e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057e8:	2200      	movs	r2, #0
 80057ea:	619a      	str	r2, [r3, #24]
      LCD_HANDLE.hdmatx->Instance->CCR = (LCD_HANDLE.hdmatx->Instance->CCR & ~(DMA_CCR_PSIZE_Msk | DMA_CCR_MSIZE_Msk));
 80057ec:	4b07      	ldr	r3, [pc, #28]	; (800580c <setDMAMemMode+0x110>)
 80057ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	4b05      	ldr	r3, [pc, #20]	; (800580c <setDMAMemMode+0x110>)
 80057f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 80057fe:	601a      	str	r2, [r3, #0]
}
 8005800:	bf00      	nop
 8005802:	3708      	adds	r7, #8
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}
 8005808:	200001c8 	.word	0x200001c8
 800580c:	20001c24 	.word	0x20001c24

08005810 <LCD_WriteCommand>:
 * @brief Write command to ST7735 controller
 * @param cmd -> command to write
 * @return none
 */
static void LCD_WriteCommand(uint8_t *cmd, uint8_t argc)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b082      	sub	sp, #8
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	460b      	mov	r3, r1
 800581a:	70fb      	strb	r3, [r7, #3]
  setSPI_Size(mode_8bit);
 800581c:	2000      	movs	r0, #0
 800581e:	f7ff ff3f 	bl	80056a0 <setSPI_Size>
  //LCD_PIN(LCD_DC,RESET);
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin, GPIO_PIN_RESET);
 8005822:	2200      	movs	r2, #0
 8005824:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005828:	4815      	ldr	r0, [pc, #84]	; (8005880 <LCD_WriteCommand+0x70>)
 800582a:	f004 f8dd 	bl	80099e8 <HAL_GPIO_WritePin>

#ifdef LCD_CS
  //LCD_PIN(LCD_CS,RESET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_RESET);
 800582e:	2200      	movs	r2, #0
 8005830:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005834:	4812      	ldr	r0, [pc, #72]	; (8005880 <LCD_WriteCommand+0x70>)
 8005836:	f004 f8d7 	bl	80099e8 <HAL_GPIO_WritePin>
#endif
  HAL_SPI_Transmit(&LCD_HANDLE, cmd, 1, HAL_MAX_DELAY);
 800583a:	f04f 33ff 	mov.w	r3, #4294967295
 800583e:	2201      	movs	r2, #1
 8005840:	6879      	ldr	r1, [r7, #4]
 8005842:	4810      	ldr	r0, [pc, #64]	; (8005884 <LCD_WriteCommand+0x74>)
 8005844:	f006 ffe3 	bl	800c80e <HAL_SPI_Transmit>
  if(argc){
 8005848:	78fb      	ldrb	r3, [r7, #3]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d00e      	beq.n	800586c <LCD_WriteCommand+0x5c>
    //LCD_PIN(LCD_DC,SET);
    HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin, GPIO_PIN_SET);
 800584e:	2201      	movs	r2, #1
 8005850:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005854:	480a      	ldr	r0, [pc, #40]	; (8005880 <LCD_WriteCommand+0x70>)
 8005856:	f004 f8c7 	bl	80099e8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&LCD_HANDLE, (cmd+1), argc, HAL_MAX_DELAY);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	1c59      	adds	r1, r3, #1
 800585e:	78fb      	ldrb	r3, [r7, #3]
 8005860:	b29a      	uxth	r2, r3
 8005862:	f04f 33ff 	mov.w	r3, #4294967295
 8005866:	4807      	ldr	r0, [pc, #28]	; (8005884 <LCD_WriteCommand+0x74>)
 8005868:	f006 ffd1 	bl	800c80e <HAL_SPI_Transmit>
  }
#ifdef LCD_CS
  //LCD_PIN(LCD_CS,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_SET);
 800586c:	2201      	movs	r2, #1
 800586e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005872:	4803      	ldr	r0, [pc, #12]	; (8005880 <LCD_WriteCommand+0x70>)
 8005874:	f004 f8b8 	bl	80099e8 <HAL_GPIO_WritePin>
#endif
}
 8005878:	bf00      	nop
 800587a:	3708      	adds	r7, #8
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}
 8005880:	48000400 	.word	0x48000400
 8005884:	20001c24 	.word	0x20001c24

08005888 <LCD_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void LCD_WriteData(uint8_t *buff, size_t buff_size)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  //LCD_PIN(LCD_DC,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin, GPIO_PIN_SET);
 8005892:	2201      	movs	r2, #1
 8005894:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005898:	4830      	ldr	r0, [pc, #192]	; (800595c <LCD_WriteData+0xd4>)
 800589a:	f004 f8a5 	bl	80099e8 <HAL_GPIO_WritePin>
#ifdef LCD_CS
  //LCD_PIN(LCD_CS,RESET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_RESET);
 800589e:	2200      	movs	r2, #0
 80058a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80058a4:	482d      	ldr	r0, [pc, #180]	; (800595c <LCD_WriteData+0xd4>)
 80058a6:	f004 f89f 	bl	80099e8 <HAL_GPIO_WritePin>
#endif

  // split data in small chunks because HAL can't send more than 64K at once

  while (buff_size > 0) {
 80058aa:	e049      	b.n	8005940 <LCD_WriteData+0xb8>
    uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058b2:	4293      	cmp	r3, r2
 80058b4:	bf28      	it	cs
 80058b6:	4613      	movcs	r3, r2
 80058b8:	81fb      	strh	r3, [r7, #14]
#ifdef USE_DMA
    if(buff_size>DMA_Min_Pixels){
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	2b20      	cmp	r3, #32
 80058be:	d924      	bls.n	800590a <LCD_WriteData+0x82>
      HAL_SPI_Transmit_DMA(&LCD_HANDLE, buff, chunk_size);
 80058c0:	89fb      	ldrh	r3, [r7, #14]
 80058c2:	461a      	mov	r2, r3
 80058c4:	6879      	ldr	r1, [r7, #4]
 80058c6:	4826      	ldr	r0, [pc, #152]	; (8005960 <LCD_WriteData+0xd8>)
 80058c8:	f007 f916 	bl	800caf8 <HAL_SPI_Transmit_DMA>
      while(HAL_DMA_GetState(LCD_HANDLE.hdmatx)!=HAL_DMA_STATE_READY);
 80058cc:	bf00      	nop
 80058ce:	4b24      	ldr	r3, [pc, #144]	; (8005960 <LCD_WriteData+0xd8>)
 80058d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058d2:	4618      	mov	r0, r3
 80058d4:	f003 fbc3 	bl	800905e <HAL_DMA_GetState>
 80058d8:	4603      	mov	r3, r0
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d1f7      	bne.n	80058ce <LCD_WriteData+0x46>
      if(config.dma_mem_inc==mem_increase){
 80058de:	4b21      	ldr	r3, [pc, #132]	; (8005964 <LCD_WriteData+0xdc>)
 80058e0:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d127      	bne.n	8005938 <LCD_WriteData+0xb0>
        if(config.dma_sz==mode_16bit)
 80058e8:	4b1e      	ldr	r3, [pc, #120]	; (8005964 <LCD_WriteData+0xdc>)
 80058ea:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d104      	bne.n	80058fc <LCD_WriteData+0x74>
          buff += chunk_size;
 80058f2:	89fb      	ldrh	r3, [r7, #14]
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	4413      	add	r3, r2
 80058f8:	607b      	str	r3, [r7, #4]
 80058fa:	e01d      	b.n	8005938 <LCD_WriteData+0xb0>
        else
          buff += chunk_size*2;
 80058fc:	89fb      	ldrh	r3, [r7, #14]
 80058fe:	005b      	lsls	r3, r3, #1
 8005900:	461a      	mov	r2, r3
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4413      	add	r3, r2
 8005906:	607b      	str	r3, [r7, #4]
 8005908:	e016      	b.n	8005938 <LCD_WriteData+0xb0>
      }
    }
    else{
      HAL_SPI_Transmit(&LCD_HANDLE, buff, chunk_size, HAL_MAX_DELAY);
 800590a:	89fa      	ldrh	r2, [r7, #14]
 800590c:	f04f 33ff 	mov.w	r3, #4294967295
 8005910:	6879      	ldr	r1, [r7, #4]
 8005912:	4813      	ldr	r0, [pc, #76]	; (8005960 <LCD_WriteData+0xd8>)
 8005914:	f006 ff7b 	bl	800c80e <HAL_SPI_Transmit>
      if(config.spi_sz==mode_16bit)
 8005918:	4b12      	ldr	r3, [pc, #72]	; (8005964 <LCD_WriteData+0xdc>)
 800591a:	f993 3000 	ldrsb.w	r3, [r3]
 800591e:	2b01      	cmp	r3, #1
 8005920:	d104      	bne.n	800592c <LCD_WriteData+0xa4>
        buff += chunk_size;
 8005922:	89fb      	ldrh	r3, [r7, #14]
 8005924:	687a      	ldr	r2, [r7, #4]
 8005926:	4413      	add	r3, r2
 8005928:	607b      	str	r3, [r7, #4]
 800592a:	e005      	b.n	8005938 <LCD_WriteData+0xb0>
      else
        buff += chunk_size*2;
 800592c:	89fb      	ldrh	r3, [r7, #14]
 800592e:	005b      	lsls	r3, r3, #1
 8005930:	461a      	mov	r2, r3
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4413      	add	r3, r2
 8005936:	607b      	str	r3, [r7, #4]
    }
#else
    HAL_SPI_Transmit(&LCD_HANDLE, buff, chunk_size, HAL_MAX_DELAY);
#endif
    buff_size -= chunk_size;
 8005938:	89fb      	ldrh	r3, [r7, #14]
 800593a:	683a      	ldr	r2, [r7, #0]
 800593c:	1ad3      	subs	r3, r2, r3
 800593e:	603b      	str	r3, [r7, #0]
  while (buff_size > 0) {
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d1b2      	bne.n	80058ac <LCD_WriteData+0x24>
  }
#ifdef LCD_CS
  //LCD_PIN(LCD_CS,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_SET);
 8005946:	2201      	movs	r2, #1
 8005948:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800594c:	4803      	ldr	r0, [pc, #12]	; (800595c <LCD_WriteData+0xd4>)
 800594e:	f004 f84b 	bl	80099e8 <HAL_GPIO_WritePin>
#endif
}
 8005952:	bf00      	nop
 8005954:	3710      	adds	r7, #16
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	48000400 	.word	0x48000400
 8005960:	20001c24 	.word	0x20001c24
 8005964:	200001c8 	.word	0x200001c8

08005968 <LCD_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void LCD_SetAddressWindow(int16_t x0, int16_t y0, int16_t x1, int16_t y1)
{
 8005968:	b590      	push	{r4, r7, lr}
 800596a:	b08b      	sub	sp, #44	; 0x2c
 800596c:	af00      	add	r7, sp, #0
 800596e:	4604      	mov	r4, r0
 8005970:	4608      	mov	r0, r1
 8005972:	4611      	mov	r1, r2
 8005974:	461a      	mov	r2, r3
 8005976:	4623      	mov	r3, r4
 8005978:	80fb      	strh	r3, [r7, #6]
 800597a:	4603      	mov	r3, r0
 800597c:	80bb      	strh	r3, [r7, #4]
 800597e:	460b      	mov	r3, r1
 8005980:	807b      	strh	r3, [r7, #2]
 8005982:	4613      	mov	r3, r2
 8005984:	803b      	strh	r3, [r7, #0]
  int16_t x_start = x0 + LCD_X_SHIFT, x_end = x1 + LCD_X_SHIFT;
 8005986:	88fb      	ldrh	r3, [r7, #6]
 8005988:	84fb      	strh	r3, [r7, #38]	; 0x26
 800598a:	887b      	ldrh	r3, [r7, #2]
 800598c:	84bb      	strh	r3, [r7, #36]	; 0x24
  int16_t y_start = y0 + LCD_Y_SHIFT, y_end = y1 + LCD_Y_SHIFT;
 800598e:	88bb      	ldrh	r3, [r7, #4]
 8005990:	847b      	strh	r3, [r7, #34]	; 0x22
 8005992:	883b      	ldrh	r3, [r7, #0]
 8005994:	843b      	strh	r3, [r7, #32]

  /* Column Address set */
  {
    uint8_t cmd[] = { CMD_CASET, x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF };
 8005996:	232a      	movs	r3, #42	; 0x2a
 8005998:	763b      	strb	r3, [r7, #24]
 800599a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800599e:	121b      	asrs	r3, r3, #8
 80059a0:	b21b      	sxth	r3, r3
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	767b      	strb	r3, [r7, #25]
 80059a6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	76bb      	strb	r3, [r7, #26]
 80059ac:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80059b0:	121b      	asrs	r3, r3, #8
 80059b2:	b21b      	sxth	r3, r3
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	76fb      	strb	r3, [r7, #27]
 80059b8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	773b      	strb	r3, [r7, #28]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 80059be:	f107 0318 	add.w	r3, r7, #24
 80059c2:	2104      	movs	r1, #4
 80059c4:	4618      	mov	r0, r3
 80059c6:	f7ff ff23 	bl	8005810 <LCD_WriteCommand>
  }
  /* Row Address set */
  {
    uint8_t cmd[] = { CMD_RASET, y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF };
 80059ca:	232b      	movs	r3, #43	; 0x2b
 80059cc:	743b      	strb	r3, [r7, #16]
 80059ce:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80059d2:	121b      	asrs	r3, r3, #8
 80059d4:	b21b      	sxth	r3, r3
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	747b      	strb	r3, [r7, #17]
 80059da:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	74bb      	strb	r3, [r7, #18]
 80059e0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80059e4:	121b      	asrs	r3, r3, #8
 80059e6:	b21b      	sxth	r3, r3
 80059e8:	b2db      	uxtb	r3, r3
 80059ea:	74fb      	strb	r3, [r7, #19]
 80059ec:	8c3b      	ldrh	r3, [r7, #32]
 80059ee:	b2db      	uxtb	r3, r3
 80059f0:	753b      	strb	r3, [r7, #20]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 80059f2:	f107 0310 	add.w	r3, r7, #16
 80059f6:	2104      	movs	r1, #4
 80059f8:	4618      	mov	r0, r3
 80059fa:	f7ff ff09 	bl	8005810 <LCD_WriteCommand>
  }
  {
  /* Write to RAM */
    uint8_t cmd[] = { CMD_RAMWR };
 80059fe:	232c      	movs	r3, #44	; 0x2c
 8005a00:	733b      	strb	r3, [r7, #12]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 8005a02:	f107 030c 	add.w	r3, r7, #12
 8005a06:	2100      	movs	r1, #0
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f7ff ff01 	bl	8005810 <LCD_WriteCommand>
  }
}
 8005a0e:	bf00      	nop
 8005a10:	372c      	adds	r7, #44	; 0x2c
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd90      	pop	{r4, r7, pc}
	...

08005a18 <LCD_DrawPixel>:
 * @param x&y -> coordinate to Draw
 * @param color -> color of the Pixel
 * @return none
 */
void LCD_DrawPixel(int16_t x, int16_t y, uint16_t color)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	4603      	mov	r3, r0
 8005a20:	80fb      	strh	r3, [r7, #6]
 8005a22:	460b      	mov	r3, r1
 8005a24:	80bb      	strh	r3, [r7, #4]
 8005a26:	4613      	mov	r3, r2
 8005a28:	807b      	strh	r3, [r7, #2]
  if ((x < 0) || (x > LCD_WIDTH-1) ||
 8005a2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	db39      	blt.n	8005aa6 <LCD_DrawPixel+0x8e>
 8005a32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005a36:	2bef      	cmp	r3, #239	; 0xef
 8005a38:	dc35      	bgt.n	8005aa6 <LCD_DrawPixel+0x8e>
 8005a3a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	db31      	blt.n	8005aa6 <LCD_DrawPixel+0x8e>
     (y < 0) || (y > LCD_HEIGHT-1))
 8005a42:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005a46:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8005a4a:	da2c      	bge.n	8005aa6 <LCD_DrawPixel+0x8e>
    return;

  uint8_t data[2] = {color >> 8, color & 0xFF};
 8005a4c:	887b      	ldrh	r3, [r7, #2]
 8005a4e:	0a1b      	lsrs	r3, r3, #8
 8005a50:	b29b      	uxth	r3, r3
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	733b      	strb	r3, [r7, #12]
 8005a56:	887b      	ldrh	r3, [r7, #2]
 8005a58:	b2db      	uxtb	r3, r3
 8005a5a:	737b      	strb	r3, [r7, #13]

  LCD_SetAddressWindow(x, y, x, y);
 8005a5c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005a60:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005a64:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005a68:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005a6c:	f7ff ff7c 	bl	8005968 <LCD_SetAddressWindow>

  //LCD_PIN(LCD_DC,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin, GPIO_PIN_SET);
 8005a70:	2201      	movs	r2, #1
 8005a72:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005a76:	480e      	ldr	r0, [pc, #56]	; (8005ab0 <LCD_DrawPixel+0x98>)
 8005a78:	f003 ffb6 	bl	80099e8 <HAL_GPIO_WritePin>
#ifdef LCD_CS
  //LCD_PIN(LCD_CS,RESET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_RESET);
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005a82:	480b      	ldr	r0, [pc, #44]	; (8005ab0 <LCD_DrawPixel+0x98>)
 8005a84:	f003 ffb0 	bl	80099e8 <HAL_GPIO_WritePin>
#endif
  HAL_SPI_Transmit(&LCD_HANDLE, data, sizeof(data), HAL_MAX_DELAY);
 8005a88:	f107 010c 	add.w	r1, r7, #12
 8005a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8005a90:	2202      	movs	r2, #2
 8005a92:	4808      	ldr	r0, [pc, #32]	; (8005ab4 <LCD_DrawPixel+0x9c>)
 8005a94:	f006 febb 	bl	800c80e <HAL_SPI_Transmit>
#ifdef LCD_CS
  //LCD_PIN(LCD_CS,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_SET);
 8005a98:	2201      	movs	r2, #1
 8005a9a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005a9e:	4804      	ldr	r0, [pc, #16]	; (8005ab0 <LCD_DrawPixel+0x98>)
 8005aa0:	f003 ffa2 	bl	80099e8 <HAL_GPIO_WritePin>
 8005aa4:	e000      	b.n	8005aa8 <LCD_DrawPixel+0x90>
    return;
 8005aa6:	bf00      	nop
#endif
}
 8005aa8:	3710      	adds	r7, #16
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
 8005aae:	bf00      	nop
 8005ab0:	48000400 	.word	0x48000400
 8005ab4:	20001c24 	.word	0x20001c24

08005ab8 <LCD_FillPixels>:

  fb[x+(y*LCD_WIDTH)] = color;
}
#endif

void LCD_FillPixels(uint32_t pixels, uint16_t color){
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b094      	sub	sp, #80	; 0x50
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	460b      	mov	r3, r1
 8005ac2:	807b      	strh	r3, [r7, #2]
#ifdef USE_DMA
  if(pixels>DMA_Min_Pixels)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2b20      	cmp	r3, #32
 8005ac8:	d905      	bls.n	8005ad6 <LCD_FillPixels+0x1e>
    LCD_WriteData((uint8_t*)&color, pixels);
 8005aca:	1cbb      	adds	r3, r7, #2
 8005acc:	6879      	ldr	r1, [r7, #4]
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f7ff feda 	bl	8005888 <LCD_WriteData>
      pixels-=sz;
    }
#ifdef USE_DMA
  }
#endif
}
 8005ad4:	e026      	b.n	8005b24 <LCD_FillPixels+0x6c>
    for(uint32_t t=0;t<(pixels<DMA_Min_Pixels ? pixels : DMA_Min_Pixels);t++){                     // Fill the buffer with the color
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ada:	e009      	b.n	8005af0 <LCD_FillPixels+0x38>
      fill[t]=color;
 8005adc:	887a      	ldrh	r2, [r7, #2]
 8005ade:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ae0:	005b      	lsls	r3, r3, #1
 8005ae2:	3350      	adds	r3, #80	; 0x50
 8005ae4:	443b      	add	r3, r7
 8005ae6:	f823 2c48 	strh.w	r2, [r3, #-72]
    for(uint32_t t=0;t<(pixels<DMA_Min_Pixels ? pixels : DMA_Min_Pixels);t++){                     // Fill the buffer with the color
 8005aea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005aec:	3301      	adds	r3, #1
 8005aee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2b20      	cmp	r3, #32
 8005af4:	bf28      	it	cs
 8005af6:	2320      	movcs	r3, #32
 8005af8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005afa:	429a      	cmp	r2, r3
 8005afc:	d3ee      	bcc.n	8005adc <LCD_FillPixels+0x24>
    while(pixels){                                                                                // Send 64 pixel blocks
 8005afe:	e00e      	b.n	8005b1e <LCD_FillPixels+0x66>
      uint32_t sz = (pixels<DMA_Min_Pixels ? pixels : DMA_Min_Pixels);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2b20      	cmp	r3, #32
 8005b04:	bf28      	it	cs
 8005b06:	2320      	movcs	r3, #32
 8005b08:	64bb      	str	r3, [r7, #72]	; 0x48
      LCD_WriteData((uint8_t*)fill, sz);
 8005b0a:	f107 0308 	add.w	r3, r7, #8
 8005b0e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005b10:	4618      	mov	r0, r3
 8005b12:	f7ff feb9 	bl	8005888 <LCD_WriteData>
      pixels-=sz;
 8005b16:	687a      	ldr	r2, [r7, #4]
 8005b18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	607b      	str	r3, [r7, #4]
    while(pixels){                                                                                // Send 64 pixel blocks
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d1ed      	bne.n	8005b00 <LCD_FillPixels+0x48>
}
 8005b24:	bf00      	nop
 8005b26:	3750      	adds	r7, #80	; 0x50
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}

08005b2c <LCD_FillArea>:
/**
 * @brief Set address of DisplayWindow and returns raw pixel draw for uGUI driver acceleration
 * @param xi&yi -> coordinates of window
 * @return none
 */
void(*LCD_FillArea(int16_t x0, int16_t y0, int16_t x1, int16_t y1))(uint32_t, uint16_t){
 8005b2c:	b590      	push	{r4, r7, lr}
 8005b2e:	b083      	sub	sp, #12
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	4604      	mov	r4, r0
 8005b34:	4608      	mov	r0, r1
 8005b36:	4611      	mov	r1, r2
 8005b38:	461a      	mov	r2, r3
 8005b3a:	4623      	mov	r3, r4
 8005b3c:	80fb      	strh	r3, [r7, #6]
 8005b3e:	4603      	mov	r3, r0
 8005b40:	80bb      	strh	r3, [r7, #4]
 8005b42:	460b      	mov	r3, r1
 8005b44:	807b      	strh	r3, [r7, #2]
 8005b46:	4613      	mov	r3, r2
 8005b48:	803b      	strh	r3, [r7, #0]
  if(x0==-1){
 8005b4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b52:	d105      	bne.n	8005b60 <LCD_FillArea+0x34>
#ifdef USE_DMA
    setDMAMemMode(mem_increase, mode_8bit);
 8005b54:	2100      	movs	r1, #0
 8005b56:	2001      	movs	r0, #1
 8005b58:	f7ff fdd0 	bl	80056fc <setDMAMemMode>
#else
    setSPI_Size(mode_8bit);                                                          // Set SPI to 8 bit
#endif
    return NULL;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	e014      	b.n	8005b8a <LCD_FillArea+0x5e>
  }
  LCD_SetAddressWindow(x0,y0,x1,y1);
 8005b60:	f9b7 3000 	ldrsh.w	r3, [r7]
 8005b64:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8005b68:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005b6c:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005b70:	f7ff fefa 	bl	8005968 <LCD_SetAddressWindow>
#ifdef USE_DMA
    setDMAMemMode(mem_fixed, mode_16bit);
 8005b74:	2101      	movs	r1, #1
 8005b76:	2000      	movs	r0, #0
 8005b78:	f7ff fdc0 	bl	80056fc <setDMAMemMode>
#else
    setSPI_Size(mode_16bit);                                                          // Set SPI to 16 bit
#endif
  //LCD_PIN(LCD_DC,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin, GPIO_PIN_SET);
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005b82:	4804      	ldr	r0, [pc, #16]	; (8005b94 <LCD_FillArea+0x68>)
 8005b84:	f003 ff30 	bl	80099e8 <HAL_GPIO_WritePin>
  return LCD_FillPixels;
 8005b88:	4b03      	ldr	r3, [pc, #12]	; (8005b98 <LCD_FillArea+0x6c>)
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	370c      	adds	r7, #12
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd90      	pop	{r4, r7, pc}
 8005b92:	bf00      	nop
 8005b94:	48000400 	.word	0x48000400
 8005b98:	08005ab9 	.word	0x08005ab9

08005b9c <LCD_Fill>:
 * @param xEnd&yEnd -> coordinate of the end point
 * @param color -> color to Fill with
 * @return none
 */
int8_t LCD_Fill(uint16_t xSta, uint16_t ySta, uint16_t xEnd, uint16_t yEnd, uint16_t color)
{
 8005b9c:	b590      	push	{r4, r7, lr}
 8005b9e:	b085      	sub	sp, #20
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	4604      	mov	r4, r0
 8005ba4:	4608      	mov	r0, r1
 8005ba6:	4611      	mov	r1, r2
 8005ba8:	461a      	mov	r2, r3
 8005baa:	4623      	mov	r3, r4
 8005bac:	80fb      	strh	r3, [r7, #6]
 8005bae:	4603      	mov	r3, r0
 8005bb0:	80bb      	strh	r3, [r7, #4]
 8005bb2:	460b      	mov	r3, r1
 8005bb4:	807b      	strh	r3, [r7, #2]
 8005bb6:	4613      	mov	r3, r2
 8005bb8:	803b      	strh	r3, [r7, #0]
  uint32_t pixels = (uint32_t)(xEnd-xSta+1)*(yEnd-ySta+1);
 8005bba:	887a      	ldrh	r2, [r7, #2]
 8005bbc:	88fb      	ldrh	r3, [r7, #6]
 8005bbe:	1ad3      	subs	r3, r2, r3
 8005bc0:	3301      	adds	r3, #1
 8005bc2:	4619      	mov	r1, r3
 8005bc4:	883a      	ldrh	r2, [r7, #0]
 8005bc6:	88bb      	ldrh	r3, [r7, #4]
 8005bc8:	1ad3      	subs	r3, r2, r3
 8005bca:	3301      	adds	r3, #1
 8005bcc:	fb01 f303 	mul.w	r3, r1, r3
 8005bd0:	60fb      	str	r3, [r7, #12]
  LCD_SetAddressWindow(xSta, ySta, xEnd, yEnd);
 8005bd2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005bd6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005bda:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8005bde:	f9b7 3000 	ldrsh.w	r3, [r7]
 8005be2:	f7ff fec1 	bl	8005968 <LCD_SetAddressWindow>
#ifdef USE_DMA
    setDMAMemMode(mem_fixed, mode_16bit);
 8005be6:	2101      	movs	r1, #1
 8005be8:	2000      	movs	r0, #0
 8005bea:	f7ff fd87 	bl	80056fc <setDMAMemMode>
#else
    setSPI_Size(mode_16bit);
#endif
  LCD_FillPixels(pixels, color);
 8005bee:	8c3b      	ldrh	r3, [r7, #32]
 8005bf0:	4619      	mov	r1, r3
 8005bf2:	68f8      	ldr	r0, [r7, #12]
 8005bf4:	f7ff ff60 	bl	8005ab8 <LCD_FillPixels>
#ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit);
 8005bf8:	2100      	movs	r1, #0
 8005bfa:	2001      	movs	r0, #1
 8005bfc:	f7ff fd7e 	bl	80056fc <setDMAMemMode>
#else
  setSPI_Size(mode_8bit);
#endif
  return UG_RESULT_OK;
 8005c00:	2300      	movs	r3, #0
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	3714      	adds	r7, #20
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd90      	pop	{r4, r7, pc}

08005c0a <LCD_DrawImage>:
 * @param w&h -> width & height of the Image to Draw
 * @param data -> pointer of the Image array
 * @return none
 */
void LCD_DrawImage(uint16_t x, uint16_t y, UG_BMP* bmp)
{
 8005c0a:	b590      	push	{r4, r7, lr}
 8005c0c:	b085      	sub	sp, #20
 8005c0e:	af00      	add	r7, sp, #0
 8005c10:	4603      	mov	r3, r0
 8005c12:	603a      	str	r2, [r7, #0]
 8005c14:	80fb      	strh	r3, [r7, #6]
 8005c16:	460b      	mov	r3, r1
 8005c18:	80bb      	strh	r3, [r7, #4]
  uint16_t w = bmp->width;
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	889b      	ldrh	r3, [r3, #4]
 8005c1e:	81fb      	strh	r3, [r7, #14]
  uint16_t h = bmp->height;
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	88db      	ldrh	r3, [r3, #6]
 8005c24:	81bb      	strh	r3, [r7, #12]
  if ((x > LCD_WIDTH-1) || (y > LCD_HEIGHT-1))
 8005c26:	88fb      	ldrh	r3, [r7, #6]
 8005c28:	2bef      	cmp	r3, #239	; 0xef
 8005c2a:	d839      	bhi.n	8005ca0 <LCD_DrawImage+0x96>
 8005c2c:	88bb      	ldrh	r3, [r7, #4]
 8005c2e:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8005c32:	d235      	bcs.n	8005ca0 <LCD_DrawImage+0x96>
    return;
  if ((x + w - 1) > LCD_WIDTH-1)
 8005c34:	88fa      	ldrh	r2, [r7, #6]
 8005c36:	89fb      	ldrh	r3, [r7, #14]
 8005c38:	4413      	add	r3, r2
 8005c3a:	2bf0      	cmp	r3, #240	; 0xf0
 8005c3c:	dc32      	bgt.n	8005ca4 <LCD_DrawImage+0x9a>
    return;
  if ((y + h - 1) > LCD_HEIGHT-1)
 8005c3e:	88ba      	ldrh	r2, [r7, #4]
 8005c40:	89bb      	ldrh	r3, [r7, #12]
 8005c42:	4413      	add	r3, r2
 8005c44:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8005c48:	dc2e      	bgt.n	8005ca8 <LCD_DrawImage+0x9e>
    return;
  if(bmp->bpp!=BMP_BPP_16)
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	7a1b      	ldrb	r3, [r3, #8]
 8005c4e:	2b10      	cmp	r3, #16
 8005c50:	d12c      	bne.n	8005cac <LCD_DrawImage+0xa2>
    return;
  LCD_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8005c52:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005c56:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005c5a:	88fa      	ldrh	r2, [r7, #6]
 8005c5c:	89fb      	ldrh	r3, [r7, #14]
 8005c5e:	4413      	add	r3, r2
 8005c60:	b29b      	uxth	r3, r3
 8005c62:	3b01      	subs	r3, #1
 8005c64:	b29b      	uxth	r3, r3
 8005c66:	b21c      	sxth	r4, r3
 8005c68:	88ba      	ldrh	r2, [r7, #4]
 8005c6a:	89bb      	ldrh	r3, [r7, #12]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	3b01      	subs	r3, #1
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	b21b      	sxth	r3, r3
 8005c76:	4622      	mov	r2, r4
 8005c78:	f7ff fe76 	bl	8005968 <LCD_SetAddressWindow>

  #ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_16bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
 8005c7c:	2101      	movs	r1, #1
 8005c7e:	2001      	movs	r0, #1
 8005c80:	f7ff fd3c 	bl	80056fc <setDMAMemMode>
  #else
  setSPI_Size(mode_16bit);                                                                            // Set SPI to 16 bit
  #endif
  LCD_WriteData((uint8_t*)bmp->p, w*h);
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	6818      	ldr	r0, [r3, #0]
 8005c88:	89fb      	ldrh	r3, [r7, #14]
 8005c8a:	89ba      	ldrh	r2, [r7, #12]
 8005c8c:	fb02 f303 	mul.w	r3, r2, r3
 8005c90:	4619      	mov	r1, r3
 8005c92:	f7ff fdf9 	bl	8005888 <LCD_WriteData>
#ifdef USE_DMA
setDMAMemMode(mem_increase, mode_8bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
 8005c96:	2100      	movs	r1, #0
 8005c98:	2001      	movs	r0, #1
 8005c9a:	f7ff fd2f 	bl	80056fc <setDMAMemMode>
 8005c9e:	e006      	b.n	8005cae <LCD_DrawImage+0xa4>
    return;
 8005ca0:	bf00      	nop
 8005ca2:	e004      	b.n	8005cae <LCD_DrawImage+0xa4>
    return;
 8005ca4:	bf00      	nop
 8005ca6:	e002      	b.n	8005cae <LCD_DrawImage+0xa4>
    return;
 8005ca8:	bf00      	nop
 8005caa:	e000      	b.n	8005cae <LCD_DrawImage+0xa4>
    return;
 8005cac:	bf00      	nop
#else
setSPI_Size(mode_8bit);                                                                            // Set SPI to 16 bit
#endif
  }
 8005cae:	3714      	adds	r7, #20
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	bd90      	pop	{r4, r7, pc}

08005cb4 <LCD_DrawLine>:
 * @param x1&y1 -> coordinate of the start point
 * @param x2&y2 -> coordinate of the end point
 * @param color -> color of the line to Draw
 * @return none
 */
int8_t LCD_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8005cb4:	b590      	push	{r4, r7, lr}
 8005cb6:	b087      	sub	sp, #28
 8005cb8:	af02      	add	r7, sp, #8
 8005cba:	4604      	mov	r4, r0
 8005cbc:	4608      	mov	r0, r1
 8005cbe:	4611      	mov	r1, r2
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	4623      	mov	r3, r4
 8005cc4:	80fb      	strh	r3, [r7, #6]
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	80bb      	strh	r3, [r7, #4]
 8005cca:	460b      	mov	r3, r1
 8005ccc:	807b      	strh	r3, [r7, #2]
 8005cce:	4613      	mov	r3, r2
 8005cd0:	803b      	strh	r3, [r7, #0]

  if(x0==x1){                                   // If horizontal
 8005cd2:	88fa      	ldrh	r2, [r7, #6]
 8005cd4:	887b      	ldrh	r3, [r7, #2]
 8005cd6:	429a      	cmp	r2, r3
 8005cd8:	d10a      	bne.n	8005cf0 <LCD_DrawLine+0x3c>
    if(y0>y1) swap(y0,y1);
 8005cda:	88ba      	ldrh	r2, [r7, #4]
 8005cdc:	883b      	ldrh	r3, [r7, #0]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d918      	bls.n	8005d14 <LCD_DrawLine+0x60>
 8005ce2:	88bb      	ldrh	r3, [r7, #4]
 8005ce4:	81bb      	strh	r3, [r7, #12]
 8005ce6:	883b      	ldrh	r3, [r7, #0]
 8005ce8:	80bb      	strh	r3, [r7, #4]
 8005cea:	89bb      	ldrh	r3, [r7, #12]
 8005cec:	803b      	strh	r3, [r7, #0]
 8005cee:	e011      	b.n	8005d14 <LCD_DrawLine+0x60>
  }
  else if(y0==y1){                              // If vertical
 8005cf0:	88ba      	ldrh	r2, [r7, #4]
 8005cf2:	883b      	ldrh	r3, [r7, #0]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d10a      	bne.n	8005d0e <LCD_DrawLine+0x5a>
    if(x0>x1) swap(x0,x1);
 8005cf8:	88fa      	ldrh	r2, [r7, #6]
 8005cfa:	887b      	ldrh	r3, [r7, #2]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d909      	bls.n	8005d14 <LCD_DrawLine+0x60>
 8005d00:	88fb      	ldrh	r3, [r7, #6]
 8005d02:	81fb      	strh	r3, [r7, #14]
 8005d04:	887b      	ldrh	r3, [r7, #2]
 8005d06:	80fb      	strh	r3, [r7, #6]
 8005d08:	89fb      	ldrh	r3, [r7, #14]
 8005d0a:	807b      	strh	r3, [r7, #2]
 8005d0c:	e002      	b.n	8005d14 <LCD_DrawLine+0x60>
  }
  else{                                         // Else, return fail, draw using software
    return UG_RESULT_FAIL;
 8005d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8005d12:	e009      	b.n	8005d28 <LCD_DrawLine+0x74>
  }

  LCD_Fill(x0,y0,x1,y1,color);               // Draw using acceleration
 8005d14:	883c      	ldrh	r4, [r7, #0]
 8005d16:	887a      	ldrh	r2, [r7, #2]
 8005d18:	88b9      	ldrh	r1, [r7, #4]
 8005d1a:	88f8      	ldrh	r0, [r7, #6]
 8005d1c:	8c3b      	ldrh	r3, [r7, #32]
 8005d1e:	9300      	str	r3, [sp, #0]
 8005d20:	4623      	mov	r3, r4
 8005d22:	f7ff ff3b 	bl	8005b9c <LCD_Fill>
  return UG_RESULT_OK;
 8005d26:	2300      	movs	r3, #0
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	3714      	adds	r7, #20
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd90      	pop	{r4, r7, pc}

08005d30 <LCD_PutStr>:
void LCD_PutChar(uint16_t x, uint16_t y, char ch, UG_FONT* font, uint16_t color, uint16_t bgcolor){
  UG_FontSelect(font);
  UG_PutChar(ch, x, y, color, bgcolor);
}

void LCD_PutStr(uint16_t x, uint16_t y,  char *str, UG_FONT* font, uint16_t color, uint16_t bgcolor){
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b084      	sub	sp, #16
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	60ba      	str	r2, [r7, #8]
 8005d38:	607b      	str	r3, [r7, #4]
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	81fb      	strh	r3, [r7, #14]
 8005d3e:	460b      	mov	r3, r1
 8005d40:	81bb      	strh	r3, [r7, #12]
  UG_FontSelect(font);
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f00c fa04 	bl	8012150 <UG_FontSelect>
  UG_SetForecolor(color);
 8005d48:	8b3b      	ldrh	r3, [r7, #24]
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f00c fd4c 	bl	80127e8 <UG_SetForecolor>
  UG_SetBackcolor(bgcolor);
 8005d50:	8bbb      	ldrh	r3, [r7, #28]
 8005d52:	4618      	mov	r0, r3
 8005d54:	f00c fd5a 	bl	801280c <UG_SetBackcolor>
  UG_PutString(x, y, str);
 8005d58:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005d5c:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8005d60:	68ba      	ldr	r2, [r7, #8]
 8005d62:	4618      	mov	r0, r3
 8005d64:	f00c fca8 	bl	80126b8 <UG_PutString>
}
 8005d68:	bf00      	nop
 8005d6a:	3710      	adds	r7, #16
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <LCD_setPower>:
  uint8_t cmd[] = { (tear ? 0x35 /* TEON */ : 0x34 /* TEOFF */) };
  LCD_WriteCommand(cmd, sizeof(cmd)-1);
}

void LCD_setPower(uint8_t power)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b084      	sub	sp, #16
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	4603      	mov	r3, r0
 8005d78:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd[] = { (power ? CMD_DISPON /* TEON */ : CMD_DISPOFF /* TEOFF */) };
 8005d7a:	79fb      	ldrb	r3, [r7, #7]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d001      	beq.n	8005d84 <LCD_setPower+0x14>
 8005d80:	2329      	movs	r3, #41	; 0x29
 8005d82:	e000      	b.n	8005d86 <LCD_setPower+0x16>
 8005d84:	2328      	movs	r3, #40	; 0x28
 8005d86:	733b      	strb	r3, [r7, #12]
  LCD_WriteCommand(cmd, sizeof(cmd)-1);
 8005d88:	f107 030c 	add.w	r3, r7, #12
 8005d8c:	2100      	movs	r1, #0
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f7ff fd3e 	bl	8005810 <LCD_WriteCommand>
}
 8005d94:	bf00      	nop
 8005d96:	3710      	adds	r7, #16
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <LCD_Update>:

static void LCD_Update(void)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	af00      	add	r7, sp, #0
  setSPI_Size(mode_16bit);                                                                            // Set SPI to 16 bit
  #endif
  LCD_WriteData((uint8_t*)fb, LCD_WIDTH*LCD_HEIGHT);
#endif
  #ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
 8005da0:	2100      	movs	r1, #0
 8005da2:	2001      	movs	r0, #1
 8005da4:	f7ff fcaa 	bl	80056fc <setDMAMemMode>
  #else
  setSPI_Size(mode_8bit);                                                                            // Set SPI to 16 bit
  #endif
}
 8005da8:	bf00      	nop
 8005daa:	bd80      	pop	{r7, pc}

08005dac <LCD_init>:
 * @param none
 * @return none
 */

void LCD_init(void)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b082      	sub	sp, #8
 8005db0:	af00      	add	r7, sp, #0
#ifdef LCD_CS
  //LCD_PIN(LCD_CS,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_SET);
 8005db2:	2201      	movs	r2, #1
 8005db4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005db8:	482a      	ldr	r0, [pc, #168]	; (8005e64 <LCD_init+0xb8>)
 8005dba:	f003 fe15 	bl	80099e8 <HAL_GPIO_WritePin>
#endif
#ifdef LCD_RST
  //LCD_PIN(LCD_RST,RESET);
  HAL_GPIO_WritePin(GPIOB, SPI2_RST_Pin, GPIO_PIN_RESET);
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005dc4:	4827      	ldr	r0, [pc, #156]	; (8005e64 <LCD_init+0xb8>)
 8005dc6:	f003 fe0f 	bl	80099e8 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8005dca:	2001      	movs	r0, #1
 8005dcc:	f000 f8ca 	bl	8005f64 <HAL_Delay>
  //LCD_PIN(LCD_RST,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_RST_Pin, GPIO_PIN_SET);
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005dd6:	4823      	ldr	r0, [pc, #140]	; (8005e64 <LCD_init+0xb8>)
 8005dd8:	f003 fe06 	bl	80099e8 <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8005ddc:	20c8      	movs	r0, #200	; 0xc8
 8005dde:	f000 f8c1 	bl	8005f64 <HAL_Delay>
#endif
  UG_Init(&gui, &device);
 8005de2:	4921      	ldr	r1, [pc, #132]	; (8005e68 <LCD_init+0xbc>)
 8005de4:	4821      	ldr	r0, [pc, #132]	; (8005e6c <LCD_init+0xc0>)
 8005de6:	f00c f919 	bl	801201c <UG_Init>
#ifndef LCD_LOCAL_FB
  UG_DriverRegister(DRIVER_DRAW_LINE, LCD_DrawLine);
 8005dea:	4921      	ldr	r1, [pc, #132]	; (8005e70 <LCD_init+0xc4>)
 8005dec:	2000      	movs	r0, #0
 8005dee:	f00d fda3 	bl	8013938 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_FILL_FRAME, LCD_Fill);
 8005df2:	4920      	ldr	r1, [pc, #128]	; (8005e74 <LCD_init+0xc8>)
 8005df4:	2001      	movs	r0, #1
 8005df6:	f00d fd9f 	bl	8013938 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_FILL_AREA, LCD_FillArea);
 8005dfa:	491f      	ldr	r1, [pc, #124]	; (8005e78 <LCD_init+0xcc>)
 8005dfc:	2002      	movs	r0, #2
 8005dfe:	f00d fd9b 	bl	8013938 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_DRAW_BMP, LCD_DrawImage);
 8005e02:	491e      	ldr	r1, [pc, #120]	; (8005e7c <LCD_init+0xd0>)
 8005e04:	2003      	movs	r0, #3
 8005e06:	f00d fd97 	bl	8013938 <UG_DriverRegister>
#endif
  UG_FontSetHSpace(0);
 8005e0a:	2000      	movs	r0, #0
 8005e0c:	f00c fd10 	bl	8012830 <UG_FontSetHSpace>
  UG_FontSetVSpace(0);
 8005e10:	2000      	movs	r0, #0
 8005e12:	f00c fd21 	bl	8012858 <UG_FontSetVSpace>
  for(uint16_t i=0; i<sizeof(init_cmd); ){
 8005e16:	2300      	movs	r3, #0
 8005e18:	80fb      	strh	r3, [r7, #6]
 8005e1a:	e013      	b.n	8005e44 <LCD_init+0x98>
    LCD_WriteCommand((uint8_t*)&init_cmd[i+1], init_cmd[i]);
 8005e1c:	88fb      	ldrh	r3, [r7, #6]
 8005e1e:	3301      	adds	r3, #1
 8005e20:	4a17      	ldr	r2, [pc, #92]	; (8005e80 <LCD_init+0xd4>)
 8005e22:	441a      	add	r2, r3
 8005e24:	88fb      	ldrh	r3, [r7, #6]
 8005e26:	4916      	ldr	r1, [pc, #88]	; (8005e80 <LCD_init+0xd4>)
 8005e28:	5ccb      	ldrb	r3, [r1, r3]
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	4610      	mov	r0, r2
 8005e2e:	f7ff fcef 	bl	8005810 <LCD_WriteCommand>
    i += init_cmd[i]+2;
 8005e32:	88fb      	ldrh	r3, [r7, #6]
 8005e34:	4a12      	ldr	r2, [pc, #72]	; (8005e80 <LCD_init+0xd4>)
 8005e36:	5cd3      	ldrb	r3, [r2, r3]
 8005e38:	b29a      	uxth	r2, r3
 8005e3a:	88fb      	ldrh	r3, [r7, #6]
 8005e3c:	4413      	add	r3, r2
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	3302      	adds	r3, #2
 8005e42:	80fb      	strh	r3, [r7, #6]
  for(uint16_t i=0; i<sizeof(init_cmd); ){
 8005e44:	88fb      	ldrh	r3, [r7, #6]
 8005e46:	2b4b      	cmp	r3, #75	; 0x4b
 8005e48:	d9e8      	bls.n	8005e1c <LCD_init+0x70>
  }
  UG_FillScreen(C_BLACK);               //  Clear screen
 8005e4a:	2000      	movs	r0, #0
 8005e4c:	f00c f990 	bl	8012170 <UG_FillScreen>
  LCD_setPower(ENABLE);
 8005e50:	2001      	movs	r0, #1
 8005e52:	f7ff ff8d 	bl	8005d70 <LCD_setPower>
  UG_Update();
 8005e56:	f00d fd91 	bl	801397c <UG_Update>
}
 8005e5a:	bf00      	nop
 8005e5c:	3708      	adds	r7, #8
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	48000400 	.word	0x48000400
 8005e68:	200001cc 	.word	0x200001cc
 8005e6c:	20002080 	.word	0x20002080
 8005e70:	08005cb5 	.word	0x08005cb5
 8005e74:	08005b9d 	.word	0x08005b9d
 8005e78:	08005b2d 	.word	0x08005b2d
 8005e7c:	08005c0b 	.word	0x08005c0b
 8005e80:	0801acf0 	.word	0x0801acf0

08005e84 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b082      	sub	sp, #8
 8005e88:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005e8e:	2003      	movs	r0, #3
 8005e90:	f002 fc74 	bl	800877c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005e94:	200f      	movs	r0, #15
 8005e96:	f000 f80d 	bl	8005eb4 <HAL_InitTick>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d002      	beq.n	8005ea6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	71fb      	strb	r3, [r7, #7]
 8005ea4:	e001      	b.n	8005eaa <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005ea6:	f7fe fdeb 	bl	8004a80 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005eaa:	79fb      	ldrb	r3, [r7, #7]

}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3708      	adds	r7, #8
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}

08005eb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b084      	sub	sp, #16
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005ec0:	4b16      	ldr	r3, [pc, #88]	; (8005f1c <HAL_InitTick+0x68>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d022      	beq.n	8005f0e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005ec8:	4b15      	ldr	r3, [pc, #84]	; (8005f20 <HAL_InitTick+0x6c>)
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	4b13      	ldr	r3, [pc, #76]	; (8005f1c <HAL_InitTick+0x68>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005ed4:	fbb1 f3f3 	udiv	r3, r1, r3
 8005ed8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005edc:	4618      	mov	r0, r3
 8005ede:	f002 fc80 	bl	80087e2 <HAL_SYSTICK_Config>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d10f      	bne.n	8005f08 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2b0f      	cmp	r3, #15
 8005eec:	d809      	bhi.n	8005f02 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005eee:	2200      	movs	r2, #0
 8005ef0:	6879      	ldr	r1, [r7, #4]
 8005ef2:	f04f 30ff 	mov.w	r0, #4294967295
 8005ef6:	f002 fc4c 	bl	8008792 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005efa:	4a0a      	ldr	r2, [pc, #40]	; (8005f24 <HAL_InitTick+0x70>)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6013      	str	r3, [r2, #0]
 8005f00:	e007      	b.n	8005f12 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	73fb      	strb	r3, [r7, #15]
 8005f06:	e004      	b.n	8005f12 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	73fb      	strb	r3, [r7, #15]
 8005f0c:	e001      	b.n	8005f12 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005f12:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3710      	adds	r7, #16
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	200001dc 	.word	0x200001dc
 8005f20:	200001c4 	.word	0x200001c4
 8005f24:	200001d8 	.word	0x200001d8

08005f28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005f2c:	4b05      	ldr	r3, [pc, #20]	; (8005f44 <HAL_IncTick+0x1c>)
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	4b05      	ldr	r3, [pc, #20]	; (8005f48 <HAL_IncTick+0x20>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4413      	add	r3, r2
 8005f36:	4a03      	ldr	r2, [pc, #12]	; (8005f44 <HAL_IncTick+0x1c>)
 8005f38:	6013      	str	r3, [r2, #0]
}
 8005f3a:	bf00      	nop
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f42:	4770      	bx	lr
 8005f44:	200020f4 	.word	0x200020f4
 8005f48:	200001dc 	.word	0x200001dc

08005f4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	af00      	add	r7, sp, #0
  return uwTick;
 8005f50:	4b03      	ldr	r3, [pc, #12]	; (8005f60 <HAL_GetTick+0x14>)
 8005f52:	681b      	ldr	r3, [r3, #0]
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	46bd      	mov	sp, r7
 8005f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5c:	4770      	bx	lr
 8005f5e:	bf00      	nop
 8005f60:	200020f4 	.word	0x200020f4

08005f64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b084      	sub	sp, #16
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005f6c:	f7ff ffee 	bl	8005f4c <HAL_GetTick>
 8005f70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f7c:	d004      	beq.n	8005f88 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8005f7e:	4b09      	ldr	r3, [pc, #36]	; (8005fa4 <HAL_Delay+0x40>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	4413      	add	r3, r2
 8005f86:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005f88:	bf00      	nop
 8005f8a:	f7ff ffdf 	bl	8005f4c <HAL_GetTick>
 8005f8e:	4602      	mov	r2, r0
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	1ad3      	subs	r3, r2, r3
 8005f94:	68fa      	ldr	r2, [r7, #12]
 8005f96:	429a      	cmp	r2, r3
 8005f98:	d8f7      	bhi.n	8005f8a <HAL_Delay+0x26>
  {
  }
}
 8005f9a:	bf00      	nop
 8005f9c:	bf00      	nop
 8005f9e:	3710      	adds	r7, #16
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}
 8005fa4:	200001dc 	.word	0x200001dc

08005fa8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	689b      	ldr	r3, [r3, #8]
 8005fb6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	431a      	orrs	r2, r3
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	609a      	str	r2, [r3, #8]
}
 8005fc2:	bf00      	nop
 8005fc4:	370c      	adds	r7, #12
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fcc:	4770      	bx	lr

08005fce <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005fce:	b480      	push	{r7}
 8005fd0:	b083      	sub	sp, #12
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	6078      	str	r0, [r7, #4]
 8005fd6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	431a      	orrs	r2, r3
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	609a      	str	r2, [r3, #8]
}
 8005fe8:	bf00      	nop
 8005fea:	370c      	adds	r7, #12
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr

08005ff4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b083      	sub	sp, #12
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8006004:	4618      	mov	r0, r3
 8006006:	370c      	adds	r7, #12
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr

08006010 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006010:	b480      	push	{r7}
 8006012:	b087      	sub	sp, #28
 8006014:	af00      	add	r7, sp, #0
 8006016:	60f8      	str	r0, [r7, #12]
 8006018:	60b9      	str	r1, [r7, #8]
 800601a:	607a      	str	r2, [r7, #4]
 800601c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	3360      	adds	r3, #96	; 0x60
 8006022:	461a      	mov	r2, r3
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	009b      	lsls	r3, r3, #2
 8006028:	4413      	add	r3, r2
 800602a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	4b08      	ldr	r3, [pc, #32]	; (8006054 <LL_ADC_SetOffset+0x44>)
 8006032:	4013      	ands	r3, r2
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800603a:	683a      	ldr	r2, [r7, #0]
 800603c:	430a      	orrs	r2, r1
 800603e:	4313      	orrs	r3, r2
 8006040:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006048:	bf00      	nop
 800604a:	371c      	adds	r7, #28
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr
 8006054:	03fff000 	.word	0x03fff000

08006058 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006058:	b480      	push	{r7}
 800605a:	b085      	sub	sp, #20
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
 8006060:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	3360      	adds	r3, #96	; 0x60
 8006066:	461a      	mov	r2, r3
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	009b      	lsls	r3, r3, #2
 800606c:	4413      	add	r3, r2
 800606e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8006078:	4618      	mov	r0, r3
 800607a:	3714      	adds	r7, #20
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr

08006084 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8006084:	b480      	push	{r7}
 8006086:	b087      	sub	sp, #28
 8006088:	af00      	add	r7, sp, #0
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	60b9      	str	r1, [r7, #8]
 800608e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	3360      	adds	r3, #96	; 0x60
 8006094:	461a      	mov	r2, r3
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	009b      	lsls	r3, r3, #2
 800609a:	4413      	add	r3, r2
 800609c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	431a      	orrs	r2, r3
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80060ae:	bf00      	nop
 80060b0:	371c      	adds	r7, #28
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr

080060ba <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80060ba:	b480      	push	{r7}
 80060bc:	b087      	sub	sp, #28
 80060be:	af00      	add	r7, sp, #0
 80060c0:	60f8      	str	r0, [r7, #12]
 80060c2:	60b9      	str	r1, [r7, #8]
 80060c4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	3360      	adds	r3, #96	; 0x60
 80060ca:	461a      	mov	r2, r3
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	009b      	lsls	r3, r3, #2
 80060d0:	4413      	add	r3, r2
 80060d2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	431a      	orrs	r2, r3
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80060e4:	bf00      	nop
 80060e6:	371c      	adds	r7, #28
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b087      	sub	sp, #28
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	60b9      	str	r1, [r7, #8]
 80060fa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	3360      	adds	r3, #96	; 0x60
 8006100:	461a      	mov	r2, r3
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	009b      	lsls	r3, r3, #2
 8006106:	4413      	add	r3, r2
 8006108:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	431a      	orrs	r2, r3
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800611a:	bf00      	nop
 800611c:	371c      	adds	r7, #28
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr

08006126 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006126:	b480      	push	{r7}
 8006128:	b083      	sub	sp, #12
 800612a:	af00      	add	r7, sp, #0
 800612c:	6078      	str	r0, [r7, #4]
 800612e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	695b      	ldr	r3, [r3, #20]
 8006134:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	431a      	orrs	r2, r3
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	615a      	str	r2, [r3, #20]
}
 8006140:	bf00      	nop
 8006142:	370c      	adds	r7, #12
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr

0800614c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800614c:	b480      	push	{r7}
 800614e:	b083      	sub	sp, #12
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	68db      	ldr	r3, [r3, #12]
 8006158:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800615c:	2b00      	cmp	r3, #0
 800615e:	d101      	bne.n	8006164 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006160:	2301      	movs	r3, #1
 8006162:	e000      	b.n	8006166 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	370c      	adds	r7, #12
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr

08006172 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006172:	b480      	push	{r7}
 8006174:	b087      	sub	sp, #28
 8006176:	af00      	add	r7, sp, #0
 8006178:	60f8      	str	r0, [r7, #12]
 800617a:	60b9      	str	r1, [r7, #8]
 800617c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	3330      	adds	r3, #48	; 0x30
 8006182:	461a      	mov	r2, r3
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	0a1b      	lsrs	r3, r3, #8
 8006188:	009b      	lsls	r3, r3, #2
 800618a:	f003 030c 	and.w	r3, r3, #12
 800618e:	4413      	add	r3, r2
 8006190:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	f003 031f 	and.w	r3, r3, #31
 800619c:	211f      	movs	r1, #31
 800619e:	fa01 f303 	lsl.w	r3, r1, r3
 80061a2:	43db      	mvns	r3, r3
 80061a4:	401a      	ands	r2, r3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	0e9b      	lsrs	r3, r3, #26
 80061aa:	f003 011f 	and.w	r1, r3, #31
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	f003 031f 	and.w	r3, r3, #31
 80061b4:	fa01 f303 	lsl.w	r3, r1, r3
 80061b8:	431a      	orrs	r2, r3
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80061be:	bf00      	nop
 80061c0:	371c      	adds	r7, #28
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr

080061ca <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80061ca:	b480      	push	{r7}
 80061cc:	b083      	sub	sp, #12
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061d6:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d101      	bne.n	80061e2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80061de:	2301      	movs	r3, #1
 80061e0:	e000      	b.n	80061e4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	370c      	adds	r7, #12
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b087      	sub	sp, #28
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	60f8      	str	r0, [r7, #12]
 80061f8:	60b9      	str	r1, [r7, #8]
 80061fa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	3314      	adds	r3, #20
 8006200:	461a      	mov	r2, r3
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	0e5b      	lsrs	r3, r3, #25
 8006206:	009b      	lsls	r3, r3, #2
 8006208:	f003 0304 	and.w	r3, r3, #4
 800620c:	4413      	add	r3, r2
 800620e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	0d1b      	lsrs	r3, r3, #20
 8006218:	f003 031f 	and.w	r3, r3, #31
 800621c:	2107      	movs	r1, #7
 800621e:	fa01 f303 	lsl.w	r3, r1, r3
 8006222:	43db      	mvns	r3, r3
 8006224:	401a      	ands	r2, r3
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	0d1b      	lsrs	r3, r3, #20
 800622a:	f003 031f 	and.w	r3, r3, #31
 800622e:	6879      	ldr	r1, [r7, #4]
 8006230:	fa01 f303 	lsl.w	r3, r1, r3
 8006234:	431a      	orrs	r2, r3
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800623a:	bf00      	nop
 800623c:	371c      	adds	r7, #28
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr
	...

08006248 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006260:	43db      	mvns	r3, r3
 8006262:	401a      	ands	r2, r3
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f003 0318 	and.w	r3, r3, #24
 800626a:	4908      	ldr	r1, [pc, #32]	; (800628c <LL_ADC_SetChannelSingleDiff+0x44>)
 800626c:	40d9      	lsrs	r1, r3
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	400b      	ands	r3, r1
 8006272:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006276:	431a      	orrs	r2, r3
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800627e:	bf00      	nop
 8006280:	3714      	adds	r7, #20
 8006282:	46bd      	mov	sp, r7
 8006284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006288:	4770      	bx	lr
 800628a:	bf00      	nop
 800628c:	0007ffff 	.word	0x0007ffff

08006290 <LL_ADC_SetAnalogWDMonitChannels>:
  *             On this STM32 series, all ADCx are not available on all devices. Refer to device datasheet
  *             for more details.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 8006290:	b480      	push	{r7}
 8006292:	b087      	sub	sp, #28
 8006294:	af00      	add	r7, sp, #0
 8006296:	60f8      	str	r0, [r7, #12]
 8006298:	60b9      	str	r1, [r7, #8]
 800629a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR,
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	330c      	adds	r3, #12
 80062a0:	4618      	mov	r0, r3
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	0d1b      	lsrs	r3, r3, #20
 80062a6:	f003 0103 	and.w	r1, r3, #3
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	f003 0201 	and.w	r2, r3, #1
 80062b0:	4613      	mov	r3, r2
 80062b2:	00db      	lsls	r3, r3, #3
 80062b4:	4413      	add	r3, r2
 80062b6:	009b      	lsls	r3, r3, #2
 80062b8:	440b      	add	r3, r1
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	4403      	add	r3, r0
 80062be:	617b      	str	r3, [r7, #20]
                                             ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
                                             + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK)
                                                * ADC_AWD_CR12_REGOFFSETGAP_VAL));

  MODIFY_REG(*preg,
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	681a      	ldr	r2, [r3, #0]
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	f023 4302 	bic.w	r3, r3, #2181038080	; 0x82000000
 80062ca:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
 80062ce:	43db      	mvns	r3, r3
 80062d0:	401a      	ands	r2, r3
 80062d2:	6879      	ldr	r1, [r7, #4]
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	400b      	ands	r3, r1
 80062d8:	431a      	orrs	r2, r3
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 80062de:	bf00      	nop
 80062e0:	371c      	adds	r7, #28
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr

080062ea <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 80062ea:	b480      	push	{r7}
 80062ec:	b087      	sub	sp, #28
 80062ee:	af00      	add	r7, sp, #0
 80062f0:	60f8      	str	r0, [r7, #12]
 80062f2:	60b9      	str	r1, [r7, #8]
 80062f4:	607a      	str	r2, [r7, #4]
 80062f6:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	3320      	adds	r3, #32
 80062fc:	461a      	mov	r2, r3
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	0d1b      	lsrs	r3, r3, #20
 8006302:	009b      	lsls	r3, r3, #2
 8006304:	f003 030c 	and.w	r3, r3, #12
 8006308:	4413      	add	r3, r2
 800630a:	617b      	str	r3, [r7, #20]
                                             ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f003 22f0 	and.w	r2, r3, #4026593280	; 0xf000f000
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	0419      	lsls	r1, r3, #16
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	430b      	orrs	r3, r1
 800631c:	431a      	orrs	r2, r3
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	601a      	str	r2, [r3, #0]
             ADC_TR1_HT1 | ADC_TR1_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 8006322:	bf00      	nop
 8006324:	371c      	adds	r7, #28
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr

0800632e <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800632e:	b480      	push	{r7}
 8006330:	b083      	sub	sp, #12
 8006332:	af00      	add	r7, sp, #0
 8006334:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	f003 031f 	and.w	r3, r3, #31
}
 800633e:	4618      	mov	r0, r3
 8006340:	370c      	adds	r7, #12
 8006342:	46bd      	mov	sp, r7
 8006344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006348:	4770      	bx	lr

0800634a <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800634a:	b480      	push	{r7}
 800634c:	b083      	sub	sp, #12
 800634e:	af00      	add	r7, sp, #0
 8006350:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800635a:	4618      	mov	r0, r3
 800635c:	370c      	adds	r7, #12
 800635e:	46bd      	mov	sp, r7
 8006360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006364:	4770      	bx	lr

08006366 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006366:	b480      	push	{r7}
 8006368:	b083      	sub	sp, #12
 800636a:	af00      	add	r7, sp, #0
 800636c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8006376:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800637a:	687a      	ldr	r2, [r7, #4]
 800637c:	6093      	str	r3, [r2, #8]
}
 800637e:	bf00      	nop
 8006380:	370c      	adds	r7, #12
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr

0800638a <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800638a:	b480      	push	{r7}
 800638c:	b083      	sub	sp, #12
 800638e:	af00      	add	r7, sp, #0
 8006390:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800639a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800639e:	d101      	bne.n	80063a4 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80063a0:	2301      	movs	r3, #1
 80063a2:	e000      	b.n	80063a6 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80063a4:	2300      	movs	r3, #0
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	370c      	adds	r7, #12
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr

080063b2 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80063b2:	b480      	push	{r7}
 80063b4:	b083      	sub	sp, #12
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80063c2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80063c6:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80063ce:	bf00      	nop
 80063d0:	370c      	adds	r7, #12
 80063d2:	46bd      	mov	sp, r7
 80063d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d8:	4770      	bx	lr

080063da <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80063da:	b480      	push	{r7}
 80063dc:	b083      	sub	sp, #12
 80063de:	af00      	add	r7, sp, #0
 80063e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80063ee:	d101      	bne.n	80063f4 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80063f0:	2301      	movs	r3, #1
 80063f2:	e000      	b.n	80063f6 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80063f4:	2300      	movs	r3, #0
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	370c      	adds	r7, #12
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr

08006402 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006402:	b480      	push	{r7}
 8006404:	b083      	sub	sp, #12
 8006406:	af00      	add	r7, sp, #0
 8006408:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	689b      	ldr	r3, [r3, #8]
 800640e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006412:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006416:	f043 0201 	orr.w	r2, r3, #1
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800641e:	bf00      	nop
 8006420:	370c      	adds	r7, #12
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr

0800642a <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800642a:	b480      	push	{r7}
 800642c:	b083      	sub	sp, #12
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	689b      	ldr	r3, [r3, #8]
 8006436:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800643a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800643e:	f043 0202 	orr.w	r2, r3, #2
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006446:	bf00      	nop
 8006448:	370c      	adds	r7, #12
 800644a:	46bd      	mov	sp, r7
 800644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006450:	4770      	bx	lr

08006452 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006452:	b480      	push	{r7}
 8006454:	b083      	sub	sp, #12
 8006456:	af00      	add	r7, sp, #0
 8006458:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	f003 0301 	and.w	r3, r3, #1
 8006462:	2b01      	cmp	r3, #1
 8006464:	d101      	bne.n	800646a <LL_ADC_IsEnabled+0x18>
 8006466:	2301      	movs	r3, #1
 8006468:	e000      	b.n	800646c <LL_ADC_IsEnabled+0x1a>
 800646a:	2300      	movs	r3, #0
}
 800646c:	4618      	mov	r0, r3
 800646e:	370c      	adds	r7, #12
 8006470:	46bd      	mov	sp, r7
 8006472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006476:	4770      	bx	lr

08006478 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8006478:	b480      	push	{r7}
 800647a:	b083      	sub	sp, #12
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	f003 0302 	and.w	r3, r3, #2
 8006488:	2b02      	cmp	r3, #2
 800648a:	d101      	bne.n	8006490 <LL_ADC_IsDisableOngoing+0x18>
 800648c:	2301      	movs	r3, #1
 800648e:	e000      	b.n	8006492 <LL_ADC_IsDisableOngoing+0x1a>
 8006490:	2300      	movs	r3, #0
}
 8006492:	4618      	mov	r0, r3
 8006494:	370c      	adds	r7, #12
 8006496:	46bd      	mov	sp, r7
 8006498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649c:	4770      	bx	lr

0800649e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800649e:	b480      	push	{r7}
 80064a0:	b083      	sub	sp, #12
 80064a2:	af00      	add	r7, sp, #0
 80064a4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80064ae:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80064b2:	f043 0204 	orr.w	r2, r3, #4
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80064ba:	bf00      	nop
 80064bc:	370c      	adds	r7, #12
 80064be:	46bd      	mov	sp, r7
 80064c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c4:	4770      	bx	lr

080064c6 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80064c6:	b480      	push	{r7}
 80064c8:	b083      	sub	sp, #12
 80064ca:	af00      	add	r7, sp, #0
 80064cc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80064d6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80064da:	f043 0210 	orr.w	r2, r3, #16
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80064e2:	bf00      	nop
 80064e4:	370c      	adds	r7, #12
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr

080064ee <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80064ee:	b480      	push	{r7}
 80064f0:	b083      	sub	sp, #12
 80064f2:	af00      	add	r7, sp, #0
 80064f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	689b      	ldr	r3, [r3, #8]
 80064fa:	f003 0304 	and.w	r3, r3, #4
 80064fe:	2b04      	cmp	r3, #4
 8006500:	d101      	bne.n	8006506 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006502:	2301      	movs	r3, #1
 8006504:	e000      	b.n	8006508 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006506:	2300      	movs	r3, #0
}
 8006508:	4618      	mov	r0, r3
 800650a:	370c      	adds	r7, #12
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr

08006514 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006524:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006528:	f043 0220 	orr.w	r2, r3, #32
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8006530:	bf00      	nop
 8006532:	370c      	adds	r7, #12
 8006534:	46bd      	mov	sp, r7
 8006536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653a:	4770      	bx	lr

0800653c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800653c:	b480      	push	{r7}
 800653e:	b083      	sub	sp, #12
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	f003 0308 	and.w	r3, r3, #8
 800654c:	2b08      	cmp	r3, #8
 800654e:	d101      	bne.n	8006554 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006550:	2301      	movs	r3, #1
 8006552:	e000      	b.n	8006556 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006554:	2300      	movs	r3, #0
}
 8006556:	4618      	mov	r0, r3
 8006558:	370c      	adds	r7, #12
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr

08006562 <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 8006562:	b480      	push	{r7}
 8006564:	b083      	sub	sp, #12
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2280      	movs	r2, #128	; 0x80
 800656e:	601a      	str	r2, [r3, #0]
}
 8006570:	bf00      	nop
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f44f 7280 	mov.w	r2, #256	; 0x100
 800658a:	601a      	str	r2, [r3, #0]
}
 800658c:	bf00      	nop
 800658e:	370c      	adds	r7, #12
 8006590:	46bd      	mov	sp, r7
 8006592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006596:	4770      	bx	lr

08006598 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 8006598:	b480      	push	{r7}
 800659a:	b083      	sub	sp, #12
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065a6:	601a      	str	r2, [r3, #0]
}
 80065a8:	bf00      	nop
 80065aa:	370c      	adds	r7, #12
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	605a      	str	r2, [r3, #4]
}
 80065c8:	bf00      	nop
 80065ca:	370c      	adds	r7, #12
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr

080065d4 <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b083      	sub	sp, #12
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	605a      	str	r2, [r3, #4]
}
 80065e8:	bf00      	nop
 80065ea:	370c      	adds	r7, #12
 80065ec:	46bd      	mov	sp, r7
 80065ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f2:	4770      	bx	lr

080065f4 <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	605a      	str	r2, [r3, #4]
}
 8006608:	bf00      	nop
 800660a:	370c      	adds	r7, #12
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr

08006614 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 8006614:	b480      	push	{r7}
 8006616:	b083      	sub	sp, #12
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	605a      	str	r2, [r3, #4]
}
 8006628:	bf00      	nop
 800662a:	370c      	adds	r7, #12
 800662c:	46bd      	mov	sp, r7
 800662e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006632:	4770      	bx	lr

08006634 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	605a      	str	r2, [r3, #4]
}
 8006648:	bf00      	nop
 800664a:	370c      	adds	r7, #12
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr

08006654 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	605a      	str	r2, [r3, #4]
}
 8006668:	bf00      	nop
 800666a:	370c      	adds	r7, #12
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr

08006674 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006674:	b590      	push	{r4, r7, lr}
 8006676:	b089      	sub	sp, #36	; 0x24
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800667c:	2300      	movs	r3, #0
 800667e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8006680:	2300      	movs	r3, #0
 8006682:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d101      	bne.n	800668e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e167      	b.n	800695e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	695b      	ldr	r3, [r3, #20]
 8006692:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006698:	2b00      	cmp	r3, #0
 800669a:	d109      	bne.n	80066b0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	f7fe fa13 	bl	8004ac8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2200      	movs	r2, #0
 80066a6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4618      	mov	r0, r3
 80066b6:	f7ff fe68 	bl	800638a <LL_ADC_IsDeepPowerDownEnabled>
 80066ba:	4603      	mov	r3, r0
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d004      	beq.n	80066ca <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4618      	mov	r0, r3
 80066c6:	f7ff fe4e 	bl	8006366 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4618      	mov	r0, r3
 80066d0:	f7ff fe83 	bl	80063da <LL_ADC_IsInternalRegulatorEnabled>
 80066d4:	4603      	mov	r3, r0
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d115      	bne.n	8006706 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4618      	mov	r0, r3
 80066e0:	f7ff fe67 	bl	80063b2 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80066e4:	4ba0      	ldr	r3, [pc, #640]	; (8006968 <HAL_ADC_Init+0x2f4>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	099b      	lsrs	r3, r3, #6
 80066ea:	4aa0      	ldr	r2, [pc, #640]	; (800696c <HAL_ADC_Init+0x2f8>)
 80066ec:	fba2 2303 	umull	r2, r3, r2, r3
 80066f0:	099b      	lsrs	r3, r3, #6
 80066f2:	3301      	adds	r3, #1
 80066f4:	005b      	lsls	r3, r3, #1
 80066f6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80066f8:	e002      	b.n	8006700 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	3b01      	subs	r3, #1
 80066fe:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1f9      	bne.n	80066fa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4618      	mov	r0, r3
 800670c:	f7ff fe65 	bl	80063da <LL_ADC_IsInternalRegulatorEnabled>
 8006710:	4603      	mov	r3, r0
 8006712:	2b00      	cmp	r3, #0
 8006714:	d10d      	bne.n	8006732 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800671a:	f043 0210 	orr.w	r2, r3, #16
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006726:	f043 0201 	orr.w	r2, r3, #1
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4618      	mov	r0, r3
 8006738:	f7ff fed9 	bl	80064ee <LL_ADC_REG_IsConversionOngoing>
 800673c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006742:	f003 0310 	and.w	r3, r3, #16
 8006746:	2b00      	cmp	r3, #0
 8006748:	f040 8100 	bne.w	800694c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	2b00      	cmp	r3, #0
 8006750:	f040 80fc 	bne.w	800694c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006758:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800675c:	f043 0202 	orr.w	r2, r3, #2
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4618      	mov	r0, r3
 800676a:	f7ff fe72 	bl	8006452 <LL_ADC_IsEnabled>
 800676e:	4603      	mov	r3, r0
 8006770:	2b00      	cmp	r3, #0
 8006772:	d111      	bne.n	8006798 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006774:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006778:	f7ff fe6b 	bl	8006452 <LL_ADC_IsEnabled>
 800677c:	4604      	mov	r4, r0
 800677e:	487c      	ldr	r0, [pc, #496]	; (8006970 <HAL_ADC_Init+0x2fc>)
 8006780:	f7ff fe67 	bl	8006452 <LL_ADC_IsEnabled>
 8006784:	4603      	mov	r3, r0
 8006786:	4323      	orrs	r3, r4
 8006788:	2b00      	cmp	r3, #0
 800678a:	d105      	bne.n	8006798 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	4619      	mov	r1, r3
 8006792:	4878      	ldr	r0, [pc, #480]	; (8006974 <HAL_ADC_Init+0x300>)
 8006794:	f7ff fc08 	bl	8005fa8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	7f5b      	ldrb	r3, [r3, #29]
 800679c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80067a2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80067a8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80067ae:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80067b6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80067b8:	4313      	orrs	r3, r2
 80067ba:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80067c2:	2b01      	cmp	r3, #1
 80067c4:	d106      	bne.n	80067d4 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067ca:	3b01      	subs	r3, #1
 80067cc:	045b      	lsls	r3, r3, #17
 80067ce:	69ba      	ldr	r2, [r7, #24]
 80067d0:	4313      	orrs	r3, r2
 80067d2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d009      	beq.n	80067f0 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067e0:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067e8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80067ea:	69ba      	ldr	r2, [r7, #24]
 80067ec:	4313      	orrs	r3, r2
 80067ee:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	68da      	ldr	r2, [r3, #12]
 80067f6:	4b60      	ldr	r3, [pc, #384]	; (8006978 <HAL_ADC_Init+0x304>)
 80067f8:	4013      	ands	r3, r2
 80067fa:	687a      	ldr	r2, [r7, #4]
 80067fc:	6812      	ldr	r2, [r2, #0]
 80067fe:	69b9      	ldr	r1, [r7, #24]
 8006800:	430b      	orrs	r3, r1
 8006802:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	691b      	ldr	r3, [r3, #16]
 800680a:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	430a      	orrs	r2, r1
 8006818:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4618      	mov	r0, r3
 8006820:	f7ff fe8c 	bl	800653c <LL_ADC_INJ_IsConversionOngoing>
 8006824:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d16d      	bne.n	8006908 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d16a      	bne.n	8006908 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006836:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800683e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006840:	4313      	orrs	r3, r2
 8006842:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	68db      	ldr	r3, [r3, #12]
 800684a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800684e:	f023 0302 	bic.w	r3, r3, #2
 8006852:	687a      	ldr	r2, [r7, #4]
 8006854:	6812      	ldr	r2, [r2, #0]
 8006856:	69b9      	ldr	r1, [r7, #24]
 8006858:	430b      	orrs	r3, r1
 800685a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	691b      	ldr	r3, [r3, #16]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d017      	beq.n	8006894 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	691a      	ldr	r2, [r3, #16]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006872:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800687c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006880:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	6911      	ldr	r1, [r2, #16]
 8006888:	687a      	ldr	r2, [r7, #4]
 800688a:	6812      	ldr	r2, [r2, #0]
 800688c:	430b      	orrs	r3, r1
 800688e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8006892:	e013      	b.n	80068bc <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	691a      	ldr	r2, [r3, #16]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80068a2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80068ac:	687a      	ldr	r2, [r7, #4]
 80068ae:	6812      	ldr	r2, [r2, #0]
 80068b0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80068b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80068b8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d118      	bne.n	80068f8 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	691b      	ldr	r3, [r3, #16]
 80068cc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80068d0:	f023 0304 	bic.w	r3, r3, #4
 80068d4:	687a      	ldr	r2, [r7, #4]
 80068d6:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80068dc:	4311      	orrs	r1, r2
 80068de:	687a      	ldr	r2, [r7, #4]
 80068e0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80068e2:	4311      	orrs	r1, r2
 80068e4:	687a      	ldr	r2, [r7, #4]
 80068e6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80068e8:	430a      	orrs	r2, r1
 80068ea:	431a      	orrs	r2, r3
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f042 0201 	orr.w	r2, r2, #1
 80068f4:	611a      	str	r2, [r3, #16]
 80068f6:	e007      	b.n	8006908 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	691a      	ldr	r2, [r3, #16]
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f022 0201 	bic.w	r2, r2, #1
 8006906:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	695b      	ldr	r3, [r3, #20]
 800690c:	2b01      	cmp	r3, #1
 800690e:	d10c      	bne.n	800692a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006916:	f023 010f 	bic.w	r1, r3, #15
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6a1b      	ldr	r3, [r3, #32]
 800691e:	1e5a      	subs	r2, r3, #1
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	430a      	orrs	r2, r1
 8006926:	631a      	str	r2, [r3, #48]	; 0x30
 8006928:	e007      	b.n	800693a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f022 020f 	bic.w	r2, r2, #15
 8006938:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800693e:	f023 0303 	bic.w	r3, r3, #3
 8006942:	f043 0201 	orr.w	r2, r3, #1
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	65da      	str	r2, [r3, #92]	; 0x5c
 800694a:	e007      	b.n	800695c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006950:	f043 0210 	orr.w	r2, r3, #16
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006958:	2301      	movs	r3, #1
 800695a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800695c:	7ffb      	ldrb	r3, [r7, #31]
}
 800695e:	4618      	mov	r0, r3
 8006960:	3724      	adds	r7, #36	; 0x24
 8006962:	46bd      	mov	sp, r7
 8006964:	bd90      	pop	{r4, r7, pc}
 8006966:	bf00      	nop
 8006968:	200001c4 	.word	0x200001c4
 800696c:	053e2d63 	.word	0x053e2d63
 8006970:	50000100 	.word	0x50000100
 8006974:	50000300 	.word	0x50000300
 8006978:	fff04007 	.word	0xfff04007

0800697c <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b086      	sub	sp, #24
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006984:	4893      	ldr	r0, [pc, #588]	; (8006bd4 <HAL_ADC_Start_IT+0x258>)
 8006986:	f7ff fcd2 	bl	800632e <LL_ADC_GetMultimode>
 800698a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4618      	mov	r0, r3
 8006992:	f7ff fdac 	bl	80064ee <LL_ADC_REG_IsConversionOngoing>
 8006996:	4603      	mov	r3, r0
 8006998:	2b00      	cmp	r3, #0
 800699a:	f040 8113 	bne.w	8006bc4 <HAL_ADC_Start_IT+0x248>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d101      	bne.n	80069ac <HAL_ADC_Start_IT+0x30>
 80069a8:	2302      	movs	r3, #2
 80069aa:	e10e      	b.n	8006bca <HAL_ADC_Start_IT+0x24e>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2201      	movs	r2, #1
 80069b0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f001 fb0d 	bl	8007fd4 <ADC_Enable>
 80069ba:	4603      	mov	r3, r0
 80069bc:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80069be:	7dfb      	ldrb	r3, [r7, #23]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	f040 80fa 	bne.w	8006bba <HAL_ADC_Start_IT+0x23e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069ca:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80069ce:	f023 0301 	bic.w	r3, r3, #1
 80069d2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4a7e      	ldr	r2, [pc, #504]	; (8006bd8 <HAL_ADC_Start_IT+0x25c>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d002      	beq.n	80069ea <HAL_ADC_Start_IT+0x6e>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	e001      	b.n	80069ee <HAL_ADC_Start_IT+0x72>
 80069ea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80069ee:	687a      	ldr	r2, [r7, #4]
 80069f0:	6812      	ldr	r2, [r2, #0]
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d002      	beq.n	80069fc <HAL_ADC_Start_IT+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d105      	bne.n	8006a08 <HAL_ADC_Start_IT+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a00:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a0c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d006      	beq.n	8006a22 <HAL_ADC_Start_IT+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a18:	f023 0206 	bic.w	r2, r3, #6
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	661a      	str	r2, [r3, #96]	; 0x60
 8006a20:	e002      	b.n	8006a28 <HAL_ADC_Start_IT+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	221c      	movs	r2, #28
 8006a2e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	685a      	ldr	r2, [r3, #4]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f022 021c 	bic.w	r2, r2, #28
 8006a46:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	699b      	ldr	r3, [r3, #24]
 8006a4c:	2b08      	cmp	r3, #8
 8006a4e:	d108      	bne.n	8006a62 <HAL_ADC_Start_IT+0xe6>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	685a      	ldr	r2, [r3, #4]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f042 0208 	orr.w	r2, r2, #8
 8006a5e:	605a      	str	r2, [r3, #4]
          break;
 8006a60:	e008      	b.n	8006a74 <HAL_ADC_Start_IT+0xf8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	685a      	ldr	r2, [r3, #4]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f042 0204 	orr.w	r2, r2, #4
 8006a70:	605a      	str	r2, [r3, #4]
          break;
 8006a72:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d107      	bne.n	8006a8c <HAL_ADC_Start_IT+0x110>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	685a      	ldr	r2, [r3, #4]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f042 0210 	orr.w	r2, r2, #16
 8006a8a:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4a51      	ldr	r2, [pc, #324]	; (8006bd8 <HAL_ADC_Start_IT+0x25c>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d002      	beq.n	8006a9c <HAL_ADC_Start_IT+0x120>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	e001      	b.n	8006aa0 <HAL_ADC_Start_IT+0x124>
 8006a9c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006aa0:	687a      	ldr	r2, [r7, #4]
 8006aa2:	6812      	ldr	r2, [r2, #0]
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d008      	beq.n	8006aba <HAL_ADC_Start_IT+0x13e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d005      	beq.n	8006aba <HAL_ADC_Start_IT+0x13e>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	2b05      	cmp	r3, #5
 8006ab2:	d002      	beq.n	8006aba <HAL_ADC_Start_IT+0x13e>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	2b09      	cmp	r3, #9
 8006ab8:	d13a      	bne.n	8006b30 <HAL_ADC_Start_IT+0x1b4>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	68db      	ldr	r3, [r3, #12]
 8006ac0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d02d      	beq.n	8006b24 <HAL_ADC_Start_IT+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006acc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006ad0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	699b      	ldr	r3, [r3, #24]
 8006adc:	2b08      	cmp	r3, #8
 8006ade:	d110      	bne.n	8006b02 <HAL_ADC_Start_IT+0x186>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	685a      	ldr	r2, [r3, #4]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f022 0220 	bic.w	r2, r2, #32
 8006aee:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	685a      	ldr	r2, [r3, #4]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006afe:	605a      	str	r2, [r3, #4]
              break;
 8006b00:	e010      	b.n	8006b24 <HAL_ADC_Start_IT+0x1a8>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	685a      	ldr	r2, [r3, #4]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b10:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	685a      	ldr	r2, [r3, #4]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f042 0220 	orr.w	r2, r2, #32
 8006b20:	605a      	str	r2, [r3, #4]
              break;
 8006b22:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f7ff fcb8 	bl	800649e <LL_ADC_REG_StartConversion>
 8006b2e:	e04b      	b.n	8006bc8 <HAL_ADC_Start_IT+0x24c>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b34:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a25      	ldr	r2, [pc, #148]	; (8006bd8 <HAL_ADC_Start_IT+0x25c>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d002      	beq.n	8006b4c <HAL_ADC_Start_IT+0x1d0>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	e001      	b.n	8006b50 <HAL_ADC_Start_IT+0x1d4>
 8006b4c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006b50:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	68db      	ldr	r3, [r3, #12]
 8006b56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d034      	beq.n	8006bc8 <HAL_ADC_Start_IT+0x24c>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b62:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006b66:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	65da      	str	r2, [r3, #92]	; 0x5c
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	699b      	ldr	r3, [r3, #24]
 8006b72:	2b08      	cmp	r3, #8
 8006b74:	d110      	bne.n	8006b98 <HAL_ADC_Start_IT+0x21c>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	685a      	ldr	r2, [r3, #4]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f022 0220 	bic.w	r2, r2, #32
 8006b84:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	685a      	ldr	r2, [r3, #4]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b94:	605a      	str	r2, [r3, #4]
              break;
 8006b96:	e017      	b.n	8006bc8 <HAL_ADC_Start_IT+0x24c>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	685a      	ldr	r2, [r3, #4]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ba6:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	685a      	ldr	r2, [r3, #4]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f042 0220 	orr.w	r2, r2, #32
 8006bb6:	605a      	str	r2, [r3, #4]
              break;
 8006bb8:	e006      	b.n	8006bc8 <HAL_ADC_Start_IT+0x24c>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8006bc2:	e001      	b.n	8006bc8 <HAL_ADC_Start_IT+0x24c>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006bc4:	2302      	movs	r3, #2
 8006bc6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006bc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	3718      	adds	r7, #24
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}
 8006bd2:	bf00      	nop
 8006bd4:	50000300 	.word	0x50000300
 8006bd8:	50000100 	.word	0x50000100

08006bdc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b086      	sub	sp, #24
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	60f8      	str	r0, [r7, #12]
 8006be4:	60b9      	str	r1, [r7, #8]
 8006be6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006be8:	4851      	ldr	r0, [pc, #324]	; (8006d30 <HAL_ADC_Start_DMA+0x154>)
 8006bea:	f7ff fba0 	bl	800632e <LL_ADC_GetMultimode>
 8006bee:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f7ff fc7a 	bl	80064ee <LL_ADC_REG_IsConversionOngoing>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	f040 808f 	bne.w	8006d20 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	d101      	bne.n	8006c10 <HAL_ADC_Start_DMA+0x34>
 8006c0c:	2302      	movs	r3, #2
 8006c0e:	e08a      	b.n	8006d26 <HAL_ADC_Start_DMA+0x14a>
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2201      	movs	r2, #1
 8006c14:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d005      	beq.n	8006c2a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	2b05      	cmp	r3, #5
 8006c22:	d002      	beq.n	8006c2a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	2b09      	cmp	r3, #9
 8006c28:	d173      	bne.n	8006d12 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8006c2a:	68f8      	ldr	r0, [r7, #12]
 8006c2c:	f001 f9d2 	bl	8007fd4 <ADC_Enable>
 8006c30:	4603      	mov	r3, r0
 8006c32:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8006c34:	7dfb      	ldrb	r3, [r7, #23]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d166      	bne.n	8006d08 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c3e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006c42:	f023 0301 	bic.w	r3, r3, #1
 8006c46:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a38      	ldr	r2, [pc, #224]	; (8006d34 <HAL_ADC_Start_DMA+0x158>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d002      	beq.n	8006c5e <HAL_ADC_Start_DMA+0x82>
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	e001      	b.n	8006c62 <HAL_ADC_Start_DMA+0x86>
 8006c5e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006c62:	68fa      	ldr	r2, [r7, #12]
 8006c64:	6812      	ldr	r2, [r2, #0]
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d002      	beq.n	8006c70 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d105      	bne.n	8006c7c <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c74:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c80:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d006      	beq.n	8006c96 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c8c:	f023 0206 	bic.w	r2, r3, #6
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	661a      	str	r2, [r3, #96]	; 0x60
 8006c94:	e002      	b.n	8006c9c <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ca0:	4a25      	ldr	r2, [pc, #148]	; (8006d38 <HAL_ADC_Start_DMA+0x15c>)
 8006ca2:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ca8:	4a24      	ldr	r2, [pc, #144]	; (8006d3c <HAL_ADC_Start_DMA+0x160>)
 8006caa:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cb0:	4a23      	ldr	r2, [pc, #140]	; (8006d40 <HAL_ADC_Start_DMA+0x164>)
 8006cb2:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	221c      	movs	r2, #28
 8006cba:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	685a      	ldr	r2, [r3, #4]
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f042 0210 	orr.w	r2, r2, #16
 8006cd2:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	68da      	ldr	r2, [r3, #12]
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f042 0201 	orr.w	r2, r2, #1
 8006ce2:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	3340      	adds	r3, #64	; 0x40
 8006cee:	4619      	mov	r1, r3
 8006cf0:	68ba      	ldr	r2, [r7, #8]
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f002 f830 	bl	8008d58 <HAL_DMA_Start_IT>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4618      	mov	r0, r3
 8006d02:	f7ff fbcc 	bl	800649e <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8006d06:	e00d      	b.n	8006d24 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8006d10:	e008      	b.n	8006d24 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8006d12:	2301      	movs	r3, #1
 8006d14:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8006d1e:	e001      	b.n	8006d24 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006d20:	2302      	movs	r3, #2
 8006d22:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006d24:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3718      	adds	r7, #24
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	50000300 	.word	0x50000300
 8006d34:	50000100 	.word	0x50000100
 8006d38:	0800819f 	.word	0x0800819f
 8006d3c:	08008277 	.word	0x08008277
 8006d40:	08008293 	.word	0x08008293

08006d44 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b084      	sub	sp, #16
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	d101      	bne.n	8006d5a <HAL_ADC_Stop_DMA+0x16>
 8006d56:	2302      	movs	r3, #2
 8006d58:	e051      	b.n	8006dfe <HAL_ADC_Stop_DMA+0xba>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2201      	movs	r2, #1
 8006d5e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8006d62:	2103      	movs	r1, #3
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f001 f879 	bl	8007e5c <ADC_ConversionStop>
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006d6e:	7bfb      	ldrb	r3, [r7, #15]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d13f      	bne.n	8006df4 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	68da      	ldr	r2, [r3, #12]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f022 0201 	bic.w	r2, r2, #1
 8006d82:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d88:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006d8c:	b2db      	uxtb	r3, r3
 8006d8e:	2b02      	cmp	r3, #2
 8006d90:	d10f      	bne.n	8006db2 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d96:	4618      	mov	r0, r3
 8006d98:	f002 f859 	bl	8008e4e <HAL_DMA_Abort>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8006da0:	7bfb      	ldrb	r3, [r7, #15]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d005      	beq.n	8006db2 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006daa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	685a      	ldr	r2, [r3, #4]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f022 0210 	bic.w	r2, r2, #16
 8006dc0:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8006dc2:	7bfb      	ldrb	r3, [r7, #15]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d105      	bne.n	8006dd4 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f001 f989 	bl	80080e0 <ADC_Disable>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	73fb      	strb	r3, [r7, #15]
 8006dd2:	e002      	b.n	8006dda <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f001 f983 	bl	80080e0 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8006dda:	7bfb      	ldrb	r3, [r7, #15]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d109      	bne.n	8006df4 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006de4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006de8:	f023 0301 	bic.w	r3, r3, #1
 8006dec:	f043 0201 	orr.w	r2, r3, #1
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2200      	movs	r2, #0
 8006df8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8006dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	3710      	adds	r7, #16
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
	...

08006e08 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b08a      	sub	sp, #40	; 0x28
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8006e10:	2300      	movs	r3, #0
 8006e12:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006e24:	4883      	ldr	r0, [pc, #524]	; (8007034 <HAL_ADC_IRQHandler+0x22c>)
 8006e26:	f7ff fa82 	bl	800632e <LL_ADC_GetMultimode>
 8006e2a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	f003 0302 	and.w	r3, r3, #2
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d017      	beq.n	8006e66 <HAL_ADC_IRQHandler+0x5e>
 8006e36:	69bb      	ldr	r3, [r7, #24]
 8006e38:	f003 0302 	and.w	r3, r3, #2
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d012      	beq.n	8006e66 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e44:	f003 0310 	and.w	r3, r3, #16
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d105      	bne.n	8006e58 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e50:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f001 fb11 	bl	8008480 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	2202      	movs	r2, #2
 8006e64:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006e66:	69fb      	ldr	r3, [r7, #28]
 8006e68:	f003 0304 	and.w	r3, r3, #4
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d004      	beq.n	8006e7a <HAL_ADC_IRQHandler+0x72>
 8006e70:	69bb      	ldr	r3, [r7, #24]
 8006e72:	f003 0304 	and.w	r3, r3, #4
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d10a      	bne.n	8006e90 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006e7a:	69fb      	ldr	r3, [r7, #28]
 8006e7c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	f000 8085 	beq.w	8006f90 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006e86:	69bb      	ldr	r3, [r7, #24]
 8006e88:	f003 0308 	and.w	r3, r3, #8
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d07f      	beq.n	8006f90 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e94:	f003 0310 	and.w	r3, r3, #16
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d105      	bne.n	8006ea8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ea0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4618      	mov	r0, r3
 8006eae:	f7ff f94d 	bl	800614c <LL_ADC_REG_IsTriggerSourceSWStart>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d064      	beq.n	8006f82 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a5e      	ldr	r2, [pc, #376]	; (8007038 <HAL_ADC_IRQHandler+0x230>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d002      	beq.n	8006ec8 <HAL_ADC_IRQHandler+0xc0>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	e001      	b.n	8006ecc <HAL_ADC_IRQHandler+0xc4>
 8006ec8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006ecc:	687a      	ldr	r2, [r7, #4]
 8006ece:	6812      	ldr	r2, [r2, #0]
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d008      	beq.n	8006ee6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d005      	beq.n	8006ee6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	2b05      	cmp	r3, #5
 8006ede:	d002      	beq.n	8006ee6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	2b09      	cmp	r3, #9
 8006ee4:	d104      	bne.n	8006ef0 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	623b      	str	r3, [r7, #32]
 8006eee:	e00d      	b.n	8006f0c <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a50      	ldr	r2, [pc, #320]	; (8007038 <HAL_ADC_IRQHandler+0x230>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d002      	beq.n	8006f00 <HAL_ADC_IRQHandler+0xf8>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	e001      	b.n	8006f04 <HAL_ADC_IRQHandler+0xfc>
 8006f00:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006f04:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	68db      	ldr	r3, [r3, #12]
 8006f0a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8006f0c:	6a3b      	ldr	r3, [r7, #32]
 8006f0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d135      	bne.n	8006f82 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f003 0308 	and.w	r3, r3, #8
 8006f20:	2b08      	cmp	r3, #8
 8006f22:	d12e      	bne.n	8006f82 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4618      	mov	r0, r3
 8006f2a:	f7ff fae0 	bl	80064ee <LL_ADC_REG_IsConversionOngoing>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d11a      	bne.n	8006f6a <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	685a      	ldr	r2, [r3, #4]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f022 020c 	bic.w	r2, r2, #12
 8006f42:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f48:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d112      	bne.n	8006f82 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f60:	f043 0201 	orr.w	r2, r3, #1
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	65da      	str	r2, [r3, #92]	; 0x5c
 8006f68:	e00b      	b.n	8006f82 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f6e:	f043 0210 	orr.w	r2, r3, #16
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f7a:	f043 0201 	orr.w	r2, r3, #1
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f7fc f89a 	bl	80030bc <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	220c      	movs	r2, #12
 8006f8e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006f90:	69fb      	ldr	r3, [r7, #28]
 8006f92:	f003 0320 	and.w	r3, r3, #32
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d004      	beq.n	8006fa4 <HAL_ADC_IRQHandler+0x19c>
 8006f9a:	69bb      	ldr	r3, [r7, #24]
 8006f9c:	f003 0320 	and.w	r3, r3, #32
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d10b      	bne.n	8006fbc <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006fa4:	69fb      	ldr	r3, [r7, #28]
 8006fa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	f000 809e 	beq.w	80070ec <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006fb0:	69bb      	ldr	r3, [r7, #24]
 8006fb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	f000 8098 	beq.w	80070ec <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fc0:	f003 0310 	and.w	r3, r3, #16
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d105      	bne.n	8006fd4 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fcc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4618      	mov	r0, r3
 8006fda:	f7ff f8f6 	bl	80061ca <LL_ADC_INJ_IsTriggerSourceSWStart>
 8006fde:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	f7ff f8b1 	bl	800614c <LL_ADC_REG_IsTriggerSourceSWStart>
 8006fea:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a11      	ldr	r2, [pc, #68]	; (8007038 <HAL_ADC_IRQHandler+0x230>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d002      	beq.n	8006ffc <HAL_ADC_IRQHandler+0x1f4>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	e001      	b.n	8007000 <HAL_ADC_IRQHandler+0x1f8>
 8006ffc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8007000:	687a      	ldr	r2, [r7, #4]
 8007002:	6812      	ldr	r2, [r2, #0]
 8007004:	4293      	cmp	r3, r2
 8007006:	d008      	beq.n	800701a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d005      	beq.n	800701a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800700e:	697b      	ldr	r3, [r7, #20]
 8007010:	2b06      	cmp	r3, #6
 8007012:	d002      	beq.n	800701a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	2b07      	cmp	r3, #7
 8007018:	d104      	bne.n	8007024 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	68db      	ldr	r3, [r3, #12]
 8007020:	623b      	str	r3, [r7, #32]
 8007022:	e011      	b.n	8007048 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a03      	ldr	r2, [pc, #12]	; (8007038 <HAL_ADC_IRQHandler+0x230>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d006      	beq.n	800703c <HAL_ADC_IRQHandler+0x234>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	e005      	b.n	8007040 <HAL_ADC_IRQHandler+0x238>
 8007034:	50000300 	.word	0x50000300
 8007038:	50000100 	.word	0x50000100
 800703c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8007040:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8007042:	693b      	ldr	r3, [r7, #16]
 8007044:	68db      	ldr	r3, [r3, #12]
 8007046:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d047      	beq.n	80070de <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800704e:	6a3b      	ldr	r3, [r7, #32]
 8007050:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007054:	2b00      	cmp	r3, #0
 8007056:	d007      	beq.n	8007068 <HAL_ADC_IRQHandler+0x260>
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d03f      	beq.n	80070de <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800705e:	6a3b      	ldr	r3, [r7, #32]
 8007060:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8007064:	2b00      	cmp	r3, #0
 8007066:	d13a      	bne.n	80070de <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007072:	2b40      	cmp	r3, #64	; 0x40
 8007074:	d133      	bne.n	80070de <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8007076:	6a3b      	ldr	r3, [r7, #32]
 8007078:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800707c:	2b00      	cmp	r3, #0
 800707e:	d12e      	bne.n	80070de <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4618      	mov	r0, r3
 8007086:	f7ff fa59 	bl	800653c <LL_ADC_INJ_IsConversionOngoing>
 800708a:	4603      	mov	r3, r0
 800708c:	2b00      	cmp	r3, #0
 800708e:	d11a      	bne.n	80070c6 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	685a      	ldr	r2, [r3, #4]
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800709e:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070a4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d112      	bne.n	80070de <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070bc:	f043 0201 	orr.w	r2, r3, #1
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	65da      	str	r2, [r3, #92]	; 0x5c
 80070c4:	e00b      	b.n	80070de <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070ca:	f043 0210 	orr.w	r2, r3, #16
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070d6:	f043 0201 	orr.w	r2, r3, #1
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f001 f9a6 	bl	8008430 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	2260      	movs	r2, #96	; 0x60
 80070ea:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80070ec:	69fb      	ldr	r3, [r7, #28]
 80070ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d011      	beq.n	800711a <HAL_ADC_IRQHandler+0x312>
 80070f6:	69bb      	ldr	r3, [r7, #24]
 80070f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d00c      	beq.n	800711a <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007104:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f7fc f80f 	bl	8003130 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	2280      	movs	r2, #128	; 0x80
 8007118:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007120:	2b00      	cmp	r3, #0
 8007122:	d012      	beq.n	800714a <HAL_ADC_IRQHandler+0x342>
 8007124:	69bb      	ldr	r3, [r7, #24]
 8007126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800712a:	2b00      	cmp	r3, #0
 800712c:	d00d      	beq.n	800714a <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007132:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f001 f98c 	bl	8008458 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007148:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800714a:	69fb      	ldr	r3, [r7, #28]
 800714c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007150:	2b00      	cmp	r3, #0
 8007152:	d012      	beq.n	800717a <HAL_ADC_IRQHandler+0x372>
 8007154:	69bb      	ldr	r3, [r7, #24]
 8007156:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800715a:	2b00      	cmp	r3, #0
 800715c:	d00d      	beq.n	800717a <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007162:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f001 f97e 	bl	800846c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007178:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800717a:	69fb      	ldr	r3, [r7, #28]
 800717c:	f003 0310 	and.w	r3, r3, #16
 8007180:	2b00      	cmp	r3, #0
 8007182:	d036      	beq.n	80071f2 <HAL_ADC_IRQHandler+0x3ea>
 8007184:	69bb      	ldr	r3, [r7, #24]
 8007186:	f003 0310 	and.w	r3, r3, #16
 800718a:	2b00      	cmp	r3, #0
 800718c:	d031      	beq.n	80071f2 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007192:	2b00      	cmp	r3, #0
 8007194:	d102      	bne.n	800719c <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8007196:	2301      	movs	r3, #1
 8007198:	627b      	str	r3, [r7, #36]	; 0x24
 800719a:	e014      	b.n	80071c6 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d008      	beq.n	80071b4 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80071a2:	4825      	ldr	r0, [pc, #148]	; (8007238 <HAL_ADC_IRQHandler+0x430>)
 80071a4:	f7ff f8d1 	bl	800634a <LL_ADC_GetMultiDMATransfer>
 80071a8:	4603      	mov	r3, r0
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d00b      	beq.n	80071c6 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80071ae:	2301      	movs	r3, #1
 80071b0:	627b      	str	r3, [r7, #36]	; 0x24
 80071b2:	e008      	b.n	80071c6 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	68db      	ldr	r3, [r3, #12]
 80071ba:	f003 0301 	and.w	r3, r3, #1
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d001      	beq.n	80071c6 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80071c2:	2301      	movs	r3, #1
 80071c4:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80071c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d10e      	bne.n	80071ea <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071d0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80071dc:	f043 0202 	orr.w	r2, r3, #2
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f000 f833 	bl	8007250 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	2210      	movs	r2, #16
 80071f0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80071f2:	69fb      	ldr	r3, [r7, #28]
 80071f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d018      	beq.n	800722e <HAL_ADC_IRQHandler+0x426>
 80071fc:	69bb      	ldr	r3, [r7, #24]
 80071fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007202:	2b00      	cmp	r3, #0
 8007204:	d013      	beq.n	800722e <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800720a:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007216:	f043 0208 	orr.w	r2, r3, #8
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007226:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f001 f90b 	bl	8008444 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800722e:	bf00      	nop
 8007230:	3728      	adds	r7, #40	; 0x28
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
 8007236:	bf00      	nop
 8007238:	50000300 	.word	0x50000300

0800723c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800723c:	b480      	push	{r7}
 800723e:	b083      	sub	sp, #12
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8007244:	bf00      	nop
 8007246:	370c      	adds	r7, #12
 8007248:	46bd      	mov	sp, r7
 800724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724e:	4770      	bx	lr

08007250 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007250:	b480      	push	{r7}
 8007252:	b083      	sub	sp, #12
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8007258:	bf00      	nop
 800725a:	370c      	adds	r7, #12
 800725c:	46bd      	mov	sp, r7
 800725e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007262:	4770      	bx	lr

08007264 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b0b6      	sub	sp, #216	; 0xd8
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
 800726c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800726e:	2300      	movs	r3, #0
 8007270:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8007274:	2300      	movs	r3, #0
 8007276:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800727e:	2b01      	cmp	r3, #1
 8007280:	d101      	bne.n	8007286 <HAL_ADC_ConfigChannel+0x22>
 8007282:	2302      	movs	r3, #2
 8007284:	e3c8      	b.n	8007a18 <HAL_ADC_ConfigChannel+0x7b4>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2201      	movs	r2, #1
 800728a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4618      	mov	r0, r3
 8007294:	f7ff f92b 	bl	80064ee <LL_ADC_REG_IsConversionOngoing>
 8007298:	4603      	mov	r3, r0
 800729a:	2b00      	cmp	r3, #0
 800729c:	f040 83ad 	bne.w	80079fa <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6818      	ldr	r0, [r3, #0]
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	6859      	ldr	r1, [r3, #4]
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	461a      	mov	r2, r3
 80072ae:	f7fe ff60 	bl	8006172 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4618      	mov	r0, r3
 80072b8:	f7ff f919 	bl	80064ee <LL_ADC_REG_IsConversionOngoing>
 80072bc:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4618      	mov	r0, r3
 80072c6:	f7ff f939 	bl	800653c <LL_ADC_INJ_IsConversionOngoing>
 80072ca:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80072ce:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	f040 81d9 	bne.w	800768a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80072d8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80072dc:	2b00      	cmp	r3, #0
 80072de:	f040 81d4 	bne.w	800768a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80072ea:	d10f      	bne.n	800730c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6818      	ldr	r0, [r3, #0]
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	2200      	movs	r2, #0
 80072f6:	4619      	mov	r1, r3
 80072f8:	f7fe ff7a 	bl	80061f0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8007304:	4618      	mov	r0, r3
 8007306:	f7fe ff0e 	bl	8006126 <LL_ADC_SetSamplingTimeCommonConfig>
 800730a:	e00e      	b.n	800732a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6818      	ldr	r0, [r3, #0]
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	6819      	ldr	r1, [r3, #0]
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	689b      	ldr	r3, [r3, #8]
 8007318:	461a      	mov	r2, r3
 800731a:	f7fe ff69 	bl	80061f0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	2100      	movs	r1, #0
 8007324:	4618      	mov	r0, r3
 8007326:	f7fe fefe 	bl	8006126 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	695a      	ldr	r2, [r3, #20]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	08db      	lsrs	r3, r3, #3
 8007336:	f003 0303 	and.w	r3, r3, #3
 800733a:	005b      	lsls	r3, r3, #1
 800733c:	fa02 f303 	lsl.w	r3, r2, r3
 8007340:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	691b      	ldr	r3, [r3, #16]
 8007348:	2b04      	cmp	r3, #4
 800734a:	d022      	beq.n	8007392 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6818      	ldr	r0, [r3, #0]
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	6919      	ldr	r1, [r3, #16]
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800735c:	f7fe fe58 	bl	8006010 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6818      	ldr	r0, [r3, #0]
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	6919      	ldr	r1, [r3, #16]
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	699b      	ldr	r3, [r3, #24]
 800736c:	461a      	mov	r2, r3
 800736e:	f7fe fea4 	bl	80060ba <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6818      	ldr	r0, [r3, #0]
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800737e:	2b01      	cmp	r3, #1
 8007380:	d102      	bne.n	8007388 <HAL_ADC_ConfigChannel+0x124>
 8007382:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007386:	e000      	b.n	800738a <HAL_ADC_ConfigChannel+0x126>
 8007388:	2300      	movs	r3, #0
 800738a:	461a      	mov	r2, r3
 800738c:	f7fe feb0 	bl	80060f0 <LL_ADC_SetOffsetSaturation>
 8007390:	e17b      	b.n	800768a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2100      	movs	r1, #0
 8007398:	4618      	mov	r0, r3
 800739a:	f7fe fe5d 	bl	8006058 <LL_ADC_GetOffsetChannel>
 800739e:	4603      	mov	r3, r0
 80073a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d10a      	bne.n	80073be <HAL_ADC_ConfigChannel+0x15a>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	2100      	movs	r1, #0
 80073ae:	4618      	mov	r0, r3
 80073b0:	f7fe fe52 	bl	8006058 <LL_ADC_GetOffsetChannel>
 80073b4:	4603      	mov	r3, r0
 80073b6:	0e9b      	lsrs	r3, r3, #26
 80073b8:	f003 021f 	and.w	r2, r3, #31
 80073bc:	e01e      	b.n	80073fc <HAL_ADC_ConfigChannel+0x198>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	2100      	movs	r1, #0
 80073c4:	4618      	mov	r0, r3
 80073c6:	f7fe fe47 	bl	8006058 <LL_ADC_GetOffsetChannel>
 80073ca:	4603      	mov	r3, r0
 80073cc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073d0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80073d4:	fa93 f3a3 	rbit	r3, r3
 80073d8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80073dc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80073e0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80073e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d101      	bne.n	80073f0 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80073ec:	2320      	movs	r3, #32
 80073ee:	e004      	b.n	80073fa <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80073f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80073f4:	fab3 f383 	clz	r3, r3
 80073f8:	b2db      	uxtb	r3, r3
 80073fa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007404:	2b00      	cmp	r3, #0
 8007406:	d105      	bne.n	8007414 <HAL_ADC_ConfigChannel+0x1b0>
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	0e9b      	lsrs	r3, r3, #26
 800740e:	f003 031f 	and.w	r3, r3, #31
 8007412:	e018      	b.n	8007446 <HAL_ADC_ConfigChannel+0x1e2>
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800741c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007420:	fa93 f3a3 	rbit	r3, r3
 8007424:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8007428:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800742c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8007430:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007434:	2b00      	cmp	r3, #0
 8007436:	d101      	bne.n	800743c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8007438:	2320      	movs	r3, #32
 800743a:	e004      	b.n	8007446 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 800743c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007440:	fab3 f383 	clz	r3, r3
 8007444:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007446:	429a      	cmp	r2, r3
 8007448:	d106      	bne.n	8007458 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	2200      	movs	r2, #0
 8007450:	2100      	movs	r1, #0
 8007452:	4618      	mov	r0, r3
 8007454:	f7fe fe16 	bl	8006084 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	2101      	movs	r1, #1
 800745e:	4618      	mov	r0, r3
 8007460:	f7fe fdfa 	bl	8006058 <LL_ADC_GetOffsetChannel>
 8007464:	4603      	mov	r3, r0
 8007466:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800746a:	2b00      	cmp	r3, #0
 800746c:	d10a      	bne.n	8007484 <HAL_ADC_ConfigChannel+0x220>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	2101      	movs	r1, #1
 8007474:	4618      	mov	r0, r3
 8007476:	f7fe fdef 	bl	8006058 <LL_ADC_GetOffsetChannel>
 800747a:	4603      	mov	r3, r0
 800747c:	0e9b      	lsrs	r3, r3, #26
 800747e:	f003 021f 	and.w	r2, r3, #31
 8007482:	e01e      	b.n	80074c2 <HAL_ADC_ConfigChannel+0x25e>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	2101      	movs	r1, #1
 800748a:	4618      	mov	r0, r3
 800748c:	f7fe fde4 	bl	8006058 <LL_ADC_GetOffsetChannel>
 8007490:	4603      	mov	r3, r0
 8007492:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007496:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800749a:	fa93 f3a3 	rbit	r3, r3
 800749e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80074a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80074a6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80074aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d101      	bne.n	80074b6 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80074b2:	2320      	movs	r3, #32
 80074b4:	e004      	b.n	80074c0 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80074b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80074ba:	fab3 f383 	clz	r3, r3
 80074be:	b2db      	uxtb	r3, r3
 80074c0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d105      	bne.n	80074da <HAL_ADC_ConfigChannel+0x276>
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	0e9b      	lsrs	r3, r3, #26
 80074d4:	f003 031f 	and.w	r3, r3, #31
 80074d8:	e018      	b.n	800750c <HAL_ADC_ConfigChannel+0x2a8>
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074e2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80074e6:	fa93 f3a3 	rbit	r3, r3
 80074ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80074ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80074f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80074f6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d101      	bne.n	8007502 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80074fe:	2320      	movs	r3, #32
 8007500:	e004      	b.n	800750c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8007502:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007506:	fab3 f383 	clz	r3, r3
 800750a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800750c:	429a      	cmp	r2, r3
 800750e:	d106      	bne.n	800751e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	2200      	movs	r2, #0
 8007516:	2101      	movs	r1, #1
 8007518:	4618      	mov	r0, r3
 800751a:	f7fe fdb3 	bl	8006084 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	2102      	movs	r1, #2
 8007524:	4618      	mov	r0, r3
 8007526:	f7fe fd97 	bl	8006058 <LL_ADC_GetOffsetChannel>
 800752a:	4603      	mov	r3, r0
 800752c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007530:	2b00      	cmp	r3, #0
 8007532:	d10a      	bne.n	800754a <HAL_ADC_ConfigChannel+0x2e6>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	2102      	movs	r1, #2
 800753a:	4618      	mov	r0, r3
 800753c:	f7fe fd8c 	bl	8006058 <LL_ADC_GetOffsetChannel>
 8007540:	4603      	mov	r3, r0
 8007542:	0e9b      	lsrs	r3, r3, #26
 8007544:	f003 021f 	and.w	r2, r3, #31
 8007548:	e01e      	b.n	8007588 <HAL_ADC_ConfigChannel+0x324>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	2102      	movs	r1, #2
 8007550:	4618      	mov	r0, r3
 8007552:	f7fe fd81 	bl	8006058 <LL_ADC_GetOffsetChannel>
 8007556:	4603      	mov	r3, r0
 8007558:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800755c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007560:	fa93 f3a3 	rbit	r3, r3
 8007564:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8007568:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800756c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8007570:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007574:	2b00      	cmp	r3, #0
 8007576:	d101      	bne.n	800757c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8007578:	2320      	movs	r3, #32
 800757a:	e004      	b.n	8007586 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 800757c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007580:	fab3 f383 	clz	r3, r3
 8007584:	b2db      	uxtb	r3, r3
 8007586:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007590:	2b00      	cmp	r3, #0
 8007592:	d105      	bne.n	80075a0 <HAL_ADC_ConfigChannel+0x33c>
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	0e9b      	lsrs	r3, r3, #26
 800759a:	f003 031f 	and.w	r3, r3, #31
 800759e:	e016      	b.n	80075ce <HAL_ADC_ConfigChannel+0x36a>
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80075ac:	fa93 f3a3 	rbit	r3, r3
 80075b0:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80075b2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80075b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80075b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d101      	bne.n	80075c4 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80075c0:	2320      	movs	r3, #32
 80075c2:	e004      	b.n	80075ce <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80075c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80075c8:	fab3 f383 	clz	r3, r3
 80075cc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80075ce:	429a      	cmp	r2, r3
 80075d0:	d106      	bne.n	80075e0 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	2200      	movs	r2, #0
 80075d8:	2102      	movs	r1, #2
 80075da:	4618      	mov	r0, r3
 80075dc:	f7fe fd52 	bl	8006084 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	2103      	movs	r1, #3
 80075e6:	4618      	mov	r0, r3
 80075e8:	f7fe fd36 	bl	8006058 <LL_ADC_GetOffsetChannel>
 80075ec:	4603      	mov	r3, r0
 80075ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d10a      	bne.n	800760c <HAL_ADC_ConfigChannel+0x3a8>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	2103      	movs	r1, #3
 80075fc:	4618      	mov	r0, r3
 80075fe:	f7fe fd2b 	bl	8006058 <LL_ADC_GetOffsetChannel>
 8007602:	4603      	mov	r3, r0
 8007604:	0e9b      	lsrs	r3, r3, #26
 8007606:	f003 021f 	and.w	r2, r3, #31
 800760a:	e017      	b.n	800763c <HAL_ADC_ConfigChannel+0x3d8>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	2103      	movs	r1, #3
 8007612:	4618      	mov	r0, r3
 8007614:	f7fe fd20 	bl	8006058 <LL_ADC_GetOffsetChannel>
 8007618:	4603      	mov	r3, r0
 800761a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800761c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800761e:	fa93 f3a3 	rbit	r3, r3
 8007622:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8007624:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007626:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8007628:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800762a:	2b00      	cmp	r3, #0
 800762c:	d101      	bne.n	8007632 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800762e:	2320      	movs	r3, #32
 8007630:	e003      	b.n	800763a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8007632:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007634:	fab3 f383 	clz	r3, r3
 8007638:	b2db      	uxtb	r3, r3
 800763a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007644:	2b00      	cmp	r3, #0
 8007646:	d105      	bne.n	8007654 <HAL_ADC_ConfigChannel+0x3f0>
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	0e9b      	lsrs	r3, r3, #26
 800764e:	f003 031f 	and.w	r3, r3, #31
 8007652:	e011      	b.n	8007678 <HAL_ADC_ConfigChannel+0x414>
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800765a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800765c:	fa93 f3a3 	rbit	r3, r3
 8007660:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8007662:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007664:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8007666:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007668:	2b00      	cmp	r3, #0
 800766a:	d101      	bne.n	8007670 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 800766c:	2320      	movs	r3, #32
 800766e:	e003      	b.n	8007678 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8007670:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007672:	fab3 f383 	clz	r3, r3
 8007676:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007678:	429a      	cmp	r2, r3
 800767a:	d106      	bne.n	800768a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	2200      	movs	r2, #0
 8007682:	2103      	movs	r1, #3
 8007684:	4618      	mov	r0, r3
 8007686:	f7fe fcfd 	bl	8006084 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4618      	mov	r0, r3
 8007690:	f7fe fedf 	bl	8006452 <LL_ADC_IsEnabled>
 8007694:	4603      	mov	r3, r0
 8007696:	2b00      	cmp	r3, #0
 8007698:	f040 8140 	bne.w	800791c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6818      	ldr	r0, [r3, #0]
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	6819      	ldr	r1, [r3, #0]
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	68db      	ldr	r3, [r3, #12]
 80076a8:	461a      	mov	r2, r3
 80076aa:	f7fe fdcd 	bl	8006248 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	68db      	ldr	r3, [r3, #12]
 80076b2:	4a8f      	ldr	r2, [pc, #572]	; (80078f0 <HAL_ADC_ConfigChannel+0x68c>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	f040 8131 	bne.w	800791c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d10b      	bne.n	80076e2 <HAL_ADC_ConfigChannel+0x47e>
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	0e9b      	lsrs	r3, r3, #26
 80076d0:	3301      	adds	r3, #1
 80076d2:	f003 031f 	and.w	r3, r3, #31
 80076d6:	2b09      	cmp	r3, #9
 80076d8:	bf94      	ite	ls
 80076da:	2301      	movls	r3, #1
 80076dc:	2300      	movhi	r3, #0
 80076de:	b2db      	uxtb	r3, r3
 80076e0:	e019      	b.n	8007716 <HAL_ADC_ConfigChannel+0x4b2>
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80076ea:	fa93 f3a3 	rbit	r3, r3
 80076ee:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80076f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80076f2:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80076f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d101      	bne.n	80076fe <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80076fa:	2320      	movs	r3, #32
 80076fc:	e003      	b.n	8007706 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80076fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007700:	fab3 f383 	clz	r3, r3
 8007704:	b2db      	uxtb	r3, r3
 8007706:	3301      	adds	r3, #1
 8007708:	f003 031f 	and.w	r3, r3, #31
 800770c:	2b09      	cmp	r3, #9
 800770e:	bf94      	ite	ls
 8007710:	2301      	movls	r3, #1
 8007712:	2300      	movhi	r3, #0
 8007714:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007716:	2b00      	cmp	r3, #0
 8007718:	d079      	beq.n	800780e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007722:	2b00      	cmp	r3, #0
 8007724:	d107      	bne.n	8007736 <HAL_ADC_ConfigChannel+0x4d2>
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	0e9b      	lsrs	r3, r3, #26
 800772c:	3301      	adds	r3, #1
 800772e:	069b      	lsls	r3, r3, #26
 8007730:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007734:	e015      	b.n	8007762 <HAL_ADC_ConfigChannel+0x4fe>
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800773c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800773e:	fa93 f3a3 	rbit	r3, r3
 8007742:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8007744:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007746:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8007748:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800774a:	2b00      	cmp	r3, #0
 800774c:	d101      	bne.n	8007752 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800774e:	2320      	movs	r3, #32
 8007750:	e003      	b.n	800775a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8007752:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007754:	fab3 f383 	clz	r3, r3
 8007758:	b2db      	uxtb	r3, r3
 800775a:	3301      	adds	r3, #1
 800775c:	069b      	lsls	r3, r3, #26
 800775e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800776a:	2b00      	cmp	r3, #0
 800776c:	d109      	bne.n	8007782 <HAL_ADC_ConfigChannel+0x51e>
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	0e9b      	lsrs	r3, r3, #26
 8007774:	3301      	adds	r3, #1
 8007776:	f003 031f 	and.w	r3, r3, #31
 800777a:	2101      	movs	r1, #1
 800777c:	fa01 f303 	lsl.w	r3, r1, r3
 8007780:	e017      	b.n	80077b2 <HAL_ADC_ConfigChannel+0x54e>
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007788:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800778a:	fa93 f3a3 	rbit	r3, r3
 800778e:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8007790:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007792:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8007794:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007796:	2b00      	cmp	r3, #0
 8007798:	d101      	bne.n	800779e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800779a:	2320      	movs	r3, #32
 800779c:	e003      	b.n	80077a6 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800779e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80077a0:	fab3 f383 	clz	r3, r3
 80077a4:	b2db      	uxtb	r3, r3
 80077a6:	3301      	adds	r3, #1
 80077a8:	f003 031f 	and.w	r3, r3, #31
 80077ac:	2101      	movs	r1, #1
 80077ae:	fa01 f303 	lsl.w	r3, r1, r3
 80077b2:	ea42 0103 	orr.w	r1, r2, r3
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d10a      	bne.n	80077d8 <HAL_ADC_ConfigChannel+0x574>
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	0e9b      	lsrs	r3, r3, #26
 80077c8:	3301      	adds	r3, #1
 80077ca:	f003 021f 	and.w	r2, r3, #31
 80077ce:	4613      	mov	r3, r2
 80077d0:	005b      	lsls	r3, r3, #1
 80077d2:	4413      	add	r3, r2
 80077d4:	051b      	lsls	r3, r3, #20
 80077d6:	e018      	b.n	800780a <HAL_ADC_ConfigChannel+0x5a6>
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e0:	fa93 f3a3 	rbit	r3, r3
 80077e4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80077e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80077ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d101      	bne.n	80077f4 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80077f0:	2320      	movs	r3, #32
 80077f2:	e003      	b.n	80077fc <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80077f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077f6:	fab3 f383 	clz	r3, r3
 80077fa:	b2db      	uxtb	r3, r3
 80077fc:	3301      	adds	r3, #1
 80077fe:	f003 021f 	and.w	r2, r3, #31
 8007802:	4613      	mov	r3, r2
 8007804:	005b      	lsls	r3, r3, #1
 8007806:	4413      	add	r3, r2
 8007808:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800780a:	430b      	orrs	r3, r1
 800780c:	e081      	b.n	8007912 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007816:	2b00      	cmp	r3, #0
 8007818:	d107      	bne.n	800782a <HAL_ADC_ConfigChannel+0x5c6>
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	0e9b      	lsrs	r3, r3, #26
 8007820:	3301      	adds	r3, #1
 8007822:	069b      	lsls	r3, r3, #26
 8007824:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007828:	e015      	b.n	8007856 <HAL_ADC_ConfigChannel+0x5f2>
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007832:	fa93 f3a3 	rbit	r3, r3
 8007836:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8007838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800783a:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800783c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800783e:	2b00      	cmp	r3, #0
 8007840:	d101      	bne.n	8007846 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8007842:	2320      	movs	r3, #32
 8007844:	e003      	b.n	800784e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8007846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007848:	fab3 f383 	clz	r3, r3
 800784c:	b2db      	uxtb	r3, r3
 800784e:	3301      	adds	r3, #1
 8007850:	069b      	lsls	r3, r3, #26
 8007852:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800785e:	2b00      	cmp	r3, #0
 8007860:	d109      	bne.n	8007876 <HAL_ADC_ConfigChannel+0x612>
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	0e9b      	lsrs	r3, r3, #26
 8007868:	3301      	adds	r3, #1
 800786a:	f003 031f 	and.w	r3, r3, #31
 800786e:	2101      	movs	r1, #1
 8007870:	fa01 f303 	lsl.w	r3, r1, r3
 8007874:	e017      	b.n	80078a6 <HAL_ADC_ConfigChannel+0x642>
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800787c:	6a3b      	ldr	r3, [r7, #32]
 800787e:	fa93 f3a3 	rbit	r3, r3
 8007882:	61fb      	str	r3, [r7, #28]
  return result;
 8007884:	69fb      	ldr	r3, [r7, #28]
 8007886:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8007888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800788a:	2b00      	cmp	r3, #0
 800788c:	d101      	bne.n	8007892 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800788e:	2320      	movs	r3, #32
 8007890:	e003      	b.n	800789a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8007892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007894:	fab3 f383 	clz	r3, r3
 8007898:	b2db      	uxtb	r3, r3
 800789a:	3301      	adds	r3, #1
 800789c:	f003 031f 	and.w	r3, r3, #31
 80078a0:	2101      	movs	r1, #1
 80078a2:	fa01 f303 	lsl.w	r3, r1, r3
 80078a6:	ea42 0103 	orr.w	r1, r2, r3
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d10d      	bne.n	80078d2 <HAL_ADC_ConfigChannel+0x66e>
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	0e9b      	lsrs	r3, r3, #26
 80078bc:	3301      	adds	r3, #1
 80078be:	f003 021f 	and.w	r2, r3, #31
 80078c2:	4613      	mov	r3, r2
 80078c4:	005b      	lsls	r3, r3, #1
 80078c6:	4413      	add	r3, r2
 80078c8:	3b1e      	subs	r3, #30
 80078ca:	051b      	lsls	r3, r3, #20
 80078cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80078d0:	e01e      	b.n	8007910 <HAL_ADC_ConfigChannel+0x6ac>
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	fa93 f3a3 	rbit	r3, r3
 80078de:	613b      	str	r3, [r7, #16]
  return result;
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80078e4:	69bb      	ldr	r3, [r7, #24]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d104      	bne.n	80078f4 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80078ea:	2320      	movs	r3, #32
 80078ec:	e006      	b.n	80078fc <HAL_ADC_ConfigChannel+0x698>
 80078ee:	bf00      	nop
 80078f0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80078f4:	69bb      	ldr	r3, [r7, #24]
 80078f6:	fab3 f383 	clz	r3, r3
 80078fa:	b2db      	uxtb	r3, r3
 80078fc:	3301      	adds	r3, #1
 80078fe:	f003 021f 	and.w	r2, r3, #31
 8007902:	4613      	mov	r3, r2
 8007904:	005b      	lsls	r3, r3, #1
 8007906:	4413      	add	r3, r2
 8007908:	3b1e      	subs	r3, #30
 800790a:	051b      	lsls	r3, r3, #20
 800790c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007910:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8007912:	683a      	ldr	r2, [r7, #0]
 8007914:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007916:	4619      	mov	r1, r3
 8007918:	f7fe fc6a 	bl	80061f0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	4b3f      	ldr	r3, [pc, #252]	; (8007a20 <HAL_ADC_ConfigChannel+0x7bc>)
 8007922:	4013      	ands	r3, r2
 8007924:	2b00      	cmp	r3, #0
 8007926:	d071      	beq.n	8007a0c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007928:	483e      	ldr	r0, [pc, #248]	; (8007a24 <HAL_ADC_ConfigChannel+0x7c0>)
 800792a:	f7fe fb63 	bl	8005ff4 <LL_ADC_GetCommonPathInternalCh>
 800792e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4a3c      	ldr	r2, [pc, #240]	; (8007a28 <HAL_ADC_ConfigChannel+0x7c4>)
 8007938:	4293      	cmp	r3, r2
 800793a:	d004      	beq.n	8007946 <HAL_ADC_ConfigChannel+0x6e2>
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a3a      	ldr	r2, [pc, #232]	; (8007a2c <HAL_ADC_ConfigChannel+0x7c8>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d127      	bne.n	8007996 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007946:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800794a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800794e:	2b00      	cmp	r3, #0
 8007950:	d121      	bne.n	8007996 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800795a:	d157      	bne.n	8007a0c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800795c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007960:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007964:	4619      	mov	r1, r3
 8007966:	482f      	ldr	r0, [pc, #188]	; (8007a24 <HAL_ADC_ConfigChannel+0x7c0>)
 8007968:	f7fe fb31 	bl	8005fce <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800796c:	4b30      	ldr	r3, [pc, #192]	; (8007a30 <HAL_ADC_ConfigChannel+0x7cc>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	099b      	lsrs	r3, r3, #6
 8007972:	4a30      	ldr	r2, [pc, #192]	; (8007a34 <HAL_ADC_ConfigChannel+0x7d0>)
 8007974:	fba2 2303 	umull	r2, r3, r2, r3
 8007978:	099b      	lsrs	r3, r3, #6
 800797a:	1c5a      	adds	r2, r3, #1
 800797c:	4613      	mov	r3, r2
 800797e:	005b      	lsls	r3, r3, #1
 8007980:	4413      	add	r3, r2
 8007982:	009b      	lsls	r3, r3, #2
 8007984:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007986:	e002      	b.n	800798e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	3b01      	subs	r3, #1
 800798c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d1f9      	bne.n	8007988 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007994:	e03a      	b.n	8007a0c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4a27      	ldr	r2, [pc, #156]	; (8007a38 <HAL_ADC_ConfigChannel+0x7d4>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d113      	bne.n	80079c8 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80079a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80079a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d10d      	bne.n	80079c8 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4a22      	ldr	r2, [pc, #136]	; (8007a3c <HAL_ADC_ConfigChannel+0x7d8>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d02a      	beq.n	8007a0c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80079b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80079ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80079be:	4619      	mov	r1, r3
 80079c0:	4818      	ldr	r0, [pc, #96]	; (8007a24 <HAL_ADC_ConfigChannel+0x7c0>)
 80079c2:	f7fe fb04 	bl	8005fce <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80079c6:	e021      	b.n	8007a0c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	4a1c      	ldr	r2, [pc, #112]	; (8007a40 <HAL_ADC_ConfigChannel+0x7dc>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d11c      	bne.n	8007a0c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80079d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80079d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d116      	bne.n	8007a0c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4a16      	ldr	r2, [pc, #88]	; (8007a3c <HAL_ADC_ConfigChannel+0x7d8>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d011      	beq.n	8007a0c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80079e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80079ec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80079f0:	4619      	mov	r1, r3
 80079f2:	480c      	ldr	r0, [pc, #48]	; (8007a24 <HAL_ADC_ConfigChannel+0x7c0>)
 80079f4:	f7fe faeb 	bl	8005fce <LL_ADC_SetCommonPathInternalCh>
 80079f8:	e008      	b.n	8007a0c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079fe:	f043 0220 	orr.w	r2, r3, #32
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2200      	movs	r2, #0
 8007a10:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8007a14:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	37d8      	adds	r7, #216	; 0xd8
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}
 8007a20:	80080000 	.word	0x80080000
 8007a24:	50000300 	.word	0x50000300
 8007a28:	c3210000 	.word	0xc3210000
 8007a2c:	90c00010 	.word	0x90c00010
 8007a30:	200001c4 	.word	0x200001c4
 8007a34:	053e2d63 	.word	0x053e2d63
 8007a38:	c7520000 	.word	0xc7520000
 8007a3c:	50000100 	.word	0x50000100
 8007a40:	cb840000 	.word	0xcb840000

08007a44 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param pAnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b08e      	sub	sp, #56	; 0x38
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
 8007a4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  assert_param(IS_ADC_ANALOG_WATCHDOG_NUMBER(pAnalogWDGConfig->WatchdogNumber));
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(pAnalogWDGConfig->WatchdogMode));
  assert_param(IS_ADC_ANALOG_WATCHDOG_FILTERING_MODE(pAnalogWDGConfig->FilteringConfig));
  assert_param(IS_FUNCTIONAL_STATE(pAnalogWDGConfig->ITMode));

  if ((pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007a5c:	d003      	beq.n	8007a66 <HAL_ADC_AnalogWDGConfig+0x22>
      (pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	685b      	ldr	r3, [r3, #4]
  if ((pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8007a62:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d101      	bne.n	8007a74 <HAL_ADC_AnalogWDGConfig+0x30>
 8007a70:	2302      	movs	r3, #2
 8007a72:	e1ea      	b.n	8007e4a <HAL_ADC_AnalogWDGConfig+0x406>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2201      	movs	r2, #1
 8007a78:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC groups regular and injected:                  */
  /*  - Analog watchdog channels                                              */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4618      	mov	r0, r3
 8007a82:	f7fe fd34 	bl	80064ee <LL_ADC_REG_IsConversionOngoing>
 8007a86:	62b8      	str	r0, [r7, #40]	; 0x28
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	f7fe fd55 	bl	800653c <LL_ADC_INJ_IsConversionOngoing>
 8007a92:	6278      	str	r0, [r7, #36]	; 0x24
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	f040 8175 	bne.w	8007d86 <HAL_ADC_AnalogWDGConfig+0x342>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	f040 8171 	bne.w	8007d86 <HAL_ADC_AnalogWDGConfig+0x342>
     )
  {
    /* Analog watchdog configuration */
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4a90      	ldr	r2, [pc, #576]	; (8007cec <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	f040 808d 	bne.w	8007bca <HAL_ADC_AnalogWDGConfig+0x186>
    {
      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels, on groups regular and-or injected.                      */
      switch (pAnalogWDGConfig->WatchdogMode)
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8007ab8:	d034      	beq.n	8007b24 <HAL_ADC_AnalogWDGConfig+0xe0>
 8007aba:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8007abe:	d856      	bhi.n	8007b6e <HAL_ADC_AnalogWDGConfig+0x12a>
 8007ac0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007ac4:	d04b      	beq.n	8007b5e <HAL_ADC_AnalogWDGConfig+0x11a>
 8007ac6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007aca:	d850      	bhi.n	8007b6e <HAL_ADC_AnalogWDGConfig+0x12a>
 8007acc:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007ad0:	d01b      	beq.n	8007b0a <HAL_ADC_AnalogWDGConfig+0xc6>
 8007ad2:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007ad6:	d84a      	bhi.n	8007b6e <HAL_ADC_AnalogWDGConfig+0x12a>
 8007ad8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007adc:	d037      	beq.n	8007b4e <HAL_ADC_AnalogWDGConfig+0x10a>
 8007ade:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007ae2:	d844      	bhi.n	8007b6e <HAL_ADC_AnalogWDGConfig+0x12a>
 8007ae4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007ae8:	d029      	beq.n	8007b3e <HAL_ADC_AnalogWDGConfig+0xfa>
 8007aea:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007aee:	d13e      	bne.n	8007b6e <HAL_ADC_AnalogWDGConfig+0x12a>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	689b      	ldr	r3, [r3, #8]
 8007af8:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8007afc:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 8007b00:	461a      	mov	r2, r3
 8007b02:	497a      	ldr	r1, [pc, #488]	; (8007cec <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8007b04:	f7fe fbc4 	bl	8006290 <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR));
          break;
 8007b08:	e039      	b.n	8007b7e <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	689b      	ldr	r3, [r3, #8]
 8007b12:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8007b16:	f043 73a0 	orr.w	r3, r3, #20971520	; 0x1400000
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	4973      	ldr	r1, [pc, #460]	; (8007cec <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8007b1e:	f7fe fbb7 	bl	8006290 <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_INJECTED));
          break;
 8007b22:	e02c      	b.n	8007b7e <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	689b      	ldr	r3, [r3, #8]
 8007b2c:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8007b30:	f043 73e0 	orr.w	r3, r3, #29360128	; 0x1c00000
 8007b34:	461a      	mov	r2, r3
 8007b36:	496d      	ldr	r1, [pc, #436]	; (8007cec <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8007b38:	f7fe fbaa 	bl	8006290 <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR_INJECTED));
          break;
 8007b3c:	e01f      	b.n	8007b7e <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4a6b      	ldr	r2, [pc, #428]	; (8007cf0 <HAL_ADC_AnalogWDGConfig+0x2ac>)
 8007b44:	4969      	ldr	r1, [pc, #420]	; (8007cec <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8007b46:	4618      	mov	r0, r3
 8007b48:	f7fe fba2 	bl	8006290 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8007b4c:	e017      	b.n	8007b7e <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_INJ);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a68      	ldr	r2, [pc, #416]	; (8007cf4 <HAL_ADC_AnalogWDGConfig+0x2b0>)
 8007b54:	4965      	ldr	r1, [pc, #404]	; (8007cec <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8007b56:	4618      	mov	r0, r3
 8007b58:	f7fe fb9a 	bl	8006290 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8007b5c:	e00f      	b.n	8007b7e <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	4a65      	ldr	r2, [pc, #404]	; (8007cf8 <HAL_ADC_AnalogWDGConfig+0x2b4>)
 8007b64:	4961      	ldr	r1, [pc, #388]	; (8007cec <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8007b66:	4618      	mov	r0, r3
 8007b68:	f7fe fb92 	bl	8006290 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8007b6c:	e007      	b.n	8007b7e <HAL_ADC_AnalogWDGConfig+0x13a>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	2200      	movs	r2, #0
 8007b74:	495d      	ldr	r1, [pc, #372]	; (8007cec <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8007b76:	4618      	mov	r0, r3
 8007b78:	f7fe fb8a 	bl	8006290 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8007b7c:	bf00      	nop
      }

      /* Set the filtering configuration */
      MODIFY_REG(hadc->Instance->TR1,
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	6a1b      	ldr	r3, [r3, #32]
 8007b84:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	699a      	ldr	r2, [r3, #24]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	430a      	orrs	r2, r1
 8007b92:	621a      	str	r2, [r3, #32]
                 ADC_TR1_AWDFILT,
                 pAnalogWDGConfig->FilteringConfig);

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b98:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	f7fe fcdc 	bl	8006562 <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (pAnalogWDGConfig->ITMode == ENABLE)
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	7b1b      	ldrb	r3, [r3, #12]
 8007bae:	2b01      	cmp	r3, #1
 8007bb0:	d105      	bne.n	8007bbe <HAL_ADC_AnalogWDGConfig+0x17a>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	f7fe fcfc 	bl	80065b4 <LL_ADC_EnableIT_AWD1>
 8007bbc:	e0e3      	b.n	8007d86 <HAL_ADC_AnalogWDGConfig+0x342>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f7fe fd26 	bl	8006614 <LL_ADC_DisableIT_AWD1>
 8007bc8:	e0dd      	b.n	8007d86 <HAL_ADC_AnalogWDGConfig+0x342>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (pAnalogWDGConfig->WatchdogMode)
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	685b      	ldr	r3, [r3, #4]
 8007bce:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8007bd2:	d01d      	beq.n	8007c10 <HAL_ADC_AnalogWDGConfig+0x1cc>
 8007bd4:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8007bd8:	f200 8092 	bhi.w	8007d00 <HAL_ADC_AnalogWDGConfig+0x2bc>
 8007bdc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007be0:	d07b      	beq.n	8007cda <HAL_ADC_AnalogWDGConfig+0x296>
 8007be2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007be6:	f200 808b 	bhi.w	8007d00 <HAL_ADC_AnalogWDGConfig+0x2bc>
 8007bea:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007bee:	d00f      	beq.n	8007c10 <HAL_ADC_AnalogWDGConfig+0x1cc>
 8007bf0:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007bf4:	f200 8084 	bhi.w	8007d00 <HAL_ADC_AnalogWDGConfig+0x2bc>
 8007bf8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007bfc:	d06d      	beq.n	8007cda <HAL_ADC_AnalogWDGConfig+0x296>
 8007bfe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007c02:	d87d      	bhi.n	8007d00 <HAL_ADC_AnalogWDGConfig+0x2bc>
 8007c04:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007c08:	d067      	beq.n	8007cda <HAL_ADC_AnalogWDGConfig+0x296>
 8007c0a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007c0e:	d177      	bne.n	8007d00 <HAL_ADC_AnalogWDGConfig+0x2bc>
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a39      	ldr	r2, [pc, #228]	; (8007cfc <HAL_ADC_AnalogWDGConfig+0x2b8>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d12f      	bne.n	8007c7a <HAL_ADC_AnalogWDGConfig+0x236>
          {
            SET_BIT(hadc->Instance->AWD2CR,
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d108      	bne.n	8007c38 <HAL_ADC_AnalogWDGConfig+0x1f4>
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	689b      	ldr	r3, [r3, #8]
 8007c2a:	0e9b      	lsrs	r3, r3, #26
 8007c2c:	f003 031f 	and.w	r3, r3, #31
 8007c30:	2201      	movs	r2, #1
 8007c32:	fa02 f303 	lsl.w	r3, r2, r3
 8007c36:	e016      	b.n	8007c66 <HAL_ADC_AnalogWDGConfig+0x222>
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	689b      	ldr	r3, [r3, #8]
 8007c3c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c3e:	69fb      	ldr	r3, [r7, #28]
 8007c40:	fa93 f3a3 	rbit	r3, r3
 8007c44:	61bb      	str	r3, [r7, #24]
  return result;
 8007c46:	69bb      	ldr	r3, [r7, #24]
 8007c48:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8007c4a:	6a3b      	ldr	r3, [r7, #32]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d101      	bne.n	8007c54 <HAL_ADC_AnalogWDGConfig+0x210>
    return 32U;
 8007c50:	2320      	movs	r3, #32
 8007c52:	e003      	b.n	8007c5c <HAL_ADC_AnalogWDGConfig+0x218>
  return __builtin_clz(value);
 8007c54:	6a3b      	ldr	r3, [r7, #32]
 8007c56:	fab3 f383 	clz	r3, r3
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	f003 031f 	and.w	r3, r3, #31
 8007c60:	2201      	movs	r2, #1
 8007c62:	fa02 f303 	lsl.w	r3, r2, r3
 8007c66:	687a      	ldr	r2, [r7, #4]
 8007c68:	6812      	ldr	r2, [r2, #0]
 8007c6a:	f8d2 10a0 	ldr.w	r1, [r2, #160]	; 0xa0
 8007c6e:	687a      	ldr	r2, [r7, #4]
 8007c70:	6812      	ldr	r2, [r2, #0]
 8007c72:	430b      	orrs	r3, r1
 8007c74:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
          else
          {
            SET_BIT(hadc->Instance->AWD3CR,
                    (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel) & 0x1FUL)));
          }
          break;
 8007c78:	e04b      	b.n	8007d12 <HAL_ADC_AnalogWDGConfig+0x2ce>
            SET_BIT(hadc->Instance->AWD3CR,
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	689b      	ldr	r3, [r3, #8]
 8007c7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d108      	bne.n	8007c98 <HAL_ADC_AnalogWDGConfig+0x254>
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	0e9b      	lsrs	r3, r3, #26
 8007c8c:	f003 031f 	and.w	r3, r3, #31
 8007c90:	2201      	movs	r2, #1
 8007c92:	fa02 f303 	lsl.w	r3, r2, r3
 8007c96:	e016      	b.n	8007cc6 <HAL_ADC_AnalogWDGConfig+0x282>
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	fa93 f3a3 	rbit	r3, r3
 8007ca4:	60fb      	str	r3, [r7, #12]
  return result;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d101      	bne.n	8007cb4 <HAL_ADC_AnalogWDGConfig+0x270>
    return 32U;
 8007cb0:	2320      	movs	r3, #32
 8007cb2:	e003      	b.n	8007cbc <HAL_ADC_AnalogWDGConfig+0x278>
  return __builtin_clz(value);
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	fab3 f383 	clz	r3, r3
 8007cba:	b2db      	uxtb	r3, r3
 8007cbc:	f003 031f 	and.w	r3, r3, #31
 8007cc0:	2201      	movs	r2, #1
 8007cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8007cc6:	687a      	ldr	r2, [r7, #4]
 8007cc8:	6812      	ldr	r2, [r2, #0]
 8007cca:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8007cce:	687a      	ldr	r2, [r7, #4]
 8007cd0:	6812      	ldr	r2, [r2, #0]
 8007cd2:	430b      	orrs	r3, r1
 8007cd4:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
          break;
 8007cd8:	e01b      	b.n	8007d12 <HAL_ADC_AnalogWDGConfig+0x2ce>

        case ADC_ANALOGWATCHDOG_ALL_REG:
        case ADC_ANALOGWATCHDOG_ALL_INJEC:
        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6818      	ldr	r0, [r3, #0]
                                          pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	681b      	ldr	r3, [r3, #0]
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 8007ce2:	4a05      	ldr	r2, [pc, #20]	; (8007cf8 <HAL_ADC_AnalogWDGConfig+0x2b4>)
 8007ce4:	4619      	mov	r1, r3
 8007ce6:	f7fe fad3 	bl	8006290 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8007cea:	e012      	b.n	8007d12 <HAL_ADC_AnalogWDGConfig+0x2ce>
 8007cec:	7dc00000 	.word	0x7dc00000
 8007cf0:	0087ffff 	.word	0x0087ffff
 8007cf4:	0107ffff 	.word	0x0107ffff
 8007cf8:	0187ffff 	.word	0x0187ffff
 8007cfc:	0017ffff 	.word	0x0017ffff

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6818      	ldr	r0, [r3, #0]
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	4619      	mov	r1, r3
 8007d0c:	f7fe fac0 	bl	8006290 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8007d10:	bf00      	nop
      }

      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a4f      	ldr	r2, [pc, #316]	; (8007e54 <HAL_ADC_AnalogWDGConfig+0x410>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d11a      	bne.n	8007d52 <HAL_ADC_AnalogWDGConfig+0x30e>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d20:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	f7fe fc25 	bl	800657c <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	7b1b      	ldrb	r3, [r3, #12]
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	d105      	bne.n	8007d46 <HAL_ADC_AnalogWDGConfig+0x302>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4618      	mov	r0, r3
 8007d40:	f7fe fc48 	bl	80065d4 <LL_ADC_EnableIT_AWD2>
 8007d44:	e01f      	b.n	8007d86 <HAL_ADC_AnalogWDGConfig+0x342>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f7fe fc72 	bl	8006634 <LL_ADC_DisableIT_AWD2>
 8007d50:	e019      	b.n	8007d86 <HAL_ADC_AnalogWDGConfig+0x342>
      }
      /* (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d56:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4618      	mov	r0, r3
 8007d64:	f7fe fc18 	bl	8006598 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	7b1b      	ldrb	r3, [r3, #12]
 8007d6c:	2b01      	cmp	r3, #1
 8007d6e:	d105      	bne.n	8007d7c <HAL_ADC_AnalogWDGConfig+0x338>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4618      	mov	r0, r3
 8007d76:	f7fe fc3d 	bl	80065f4 <LL_ADC_EnableIT_AWD3>
 8007d7a:	e004      	b.n	8007d86 <HAL_ADC_AnalogWDGConfig+0x342>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4618      	mov	r0, r3
 8007d82:	f7fe fc67 	bl	8006654 <LL_ADC_DisableIT_AWD3>
    }

  }

  /* Analog watchdog thresholds configuration */
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a33      	ldr	r2, [pc, #204]	; (8007e58 <HAL_ADC_AnalogWDGConfig+0x414>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d118      	bne.n	8007dc2 <HAL_ADC_AnalogWDGConfig+0x37e>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	691a      	ldr	r2, [r3, #16]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	68db      	ldr	r3, [r3, #12]
 8007d9a:	08db      	lsrs	r3, r3, #3
 8007d9c:	f003 0303 	and.w	r3, r3, #3
 8007da0:	005b      	lsls	r3, r3, #1
 8007da2:	fa02 f303 	lsl.w	r3, r2, r3
 8007da6:	637b      	str	r3, [r7, #52]	; 0x34
    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	695a      	ldr	r2, [r3, #20]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	68db      	ldr	r3, [r3, #12]
 8007db2:	08db      	lsrs	r3, r3, #3
 8007db4:	f003 0303 	and.w	r3, r3, #3
 8007db8:	005b      	lsls	r3, r3, #1
 8007dba:	fa02 f303 	lsl.w	r3, r2, r3
 8007dbe:	633b      	str	r3, [r7, #48]	; 0x30
 8007dc0:	e035      	b.n	8007e2e <HAL_ADC_AnalogWDGConfig+0x3ea>
  else
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 7, the LSB (right bits)    */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	68db      	ldr	r3, [r3, #12]
 8007dc8:	f003 0318 	and.w	r3, r3, #24
 8007dcc:	2b18      	cmp	r3, #24
 8007dce:	d00f      	beq.n	8007df0 <HAL_ADC_AnalogWDGConfig+0x3ac>
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	691a      	ldr	r2, [r3, #16]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	68db      	ldr	r3, [r3, #12]
 8007dda:	08db      	lsrs	r3, r3, #3
 8007ddc:	f003 0303 	and.w	r3, r3, #3
 8007de0:	f1c3 0302 	rsb	r3, r3, #2
 8007de4:	005b      	lsls	r3, r3, #1
 8007de6:	f003 031e 	and.w	r3, r3, #30
 8007dea:	fa22 f303 	lsr.w	r3, r2, r3
 8007dee:	e002      	b.n	8007df6 <HAL_ADC_AnalogWDGConfig+0x3b2>
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	691b      	ldr	r3, [r3, #16]
 8007df4:	009b      	lsls	r3, r3, #2
 8007df6:	637b      	str	r3, [r7, #52]	; 0x34
    tmp_awd_low_threshold_shifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	68db      	ldr	r3, [r3, #12]
 8007dfe:	f003 0318 	and.w	r3, r3, #24
 8007e02:	2b18      	cmp	r3, #24
 8007e04:	d00f      	beq.n	8007e26 <HAL_ADC_AnalogWDGConfig+0x3e2>
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	695a      	ldr	r2, [r3, #20]
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	68db      	ldr	r3, [r3, #12]
 8007e10:	08db      	lsrs	r3, r3, #3
 8007e12:	f003 0303 	and.w	r3, r3, #3
 8007e16:	f1c3 0302 	rsb	r3, r3, #2
 8007e1a:	005b      	lsls	r3, r3, #1
 8007e1c:	f003 031e 	and.w	r3, r3, #30
 8007e20:	fa22 f303 	lsr.w	r3, r2, r3
 8007e24:	e002      	b.n	8007e2c <HAL_ADC_AnalogWDGConfig+0x3e8>
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	695b      	ldr	r3, [r3, #20]
 8007e2a:	009b      	lsls	r3, r3, #2
 8007e2c:	633b      	str	r3, [r7, #48]	; 0x30
  }

  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6818      	ldr	r0, [r3, #0]
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	6819      	ldr	r1, [r3, #0]
 8007e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007e3a:	f7fe fa56 	bl	80062ea <LL_ADC_ConfigAnalogWDThresholds>
                                  tmp_awd_low_threshold_shifted);

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8007e46:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	3738      	adds	r7, #56	; 0x38
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}
 8007e52:	bf00      	nop
 8007e54:	0017ffff 	.word	0x0017ffff
 8007e58:	7dc00000 	.word	0x7dc00000

08007e5c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b088      	sub	sp, #32
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8007e66:	2300      	movs	r3, #0
 8007e68:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4618      	mov	r0, r3
 8007e74:	f7fe fb3b 	bl	80064ee <LL_ADC_REG_IsConversionOngoing>
 8007e78:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4618      	mov	r0, r3
 8007e80:	f7fe fb5c 	bl	800653c <LL_ADC_INJ_IsConversionOngoing>
 8007e84:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d103      	bne.n	8007e94 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	f000 8098 	beq.w	8007fc4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	68db      	ldr	r3, [r3, #12]
 8007e9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d02a      	beq.n	8007ef8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	7f5b      	ldrb	r3, [r3, #29]
 8007ea6:	2b01      	cmp	r3, #1
 8007ea8:	d126      	bne.n	8007ef8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	7f1b      	ldrb	r3, [r3, #28]
 8007eae:	2b01      	cmp	r3, #1
 8007eb0:	d122      	bne.n	8007ef8 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007eb6:	e014      	b.n	8007ee2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8007eb8:	69fb      	ldr	r3, [r7, #28]
 8007eba:	4a45      	ldr	r2, [pc, #276]	; (8007fd0 <ADC_ConversionStop+0x174>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d90d      	bls.n	8007edc <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ec4:	f043 0210 	orr.w	r2, r3, #16
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ed0:	f043 0201 	orr.w	r2, r3, #1
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8007ed8:	2301      	movs	r3, #1
 8007eda:	e074      	b.n	8007fc6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8007edc:	69fb      	ldr	r3, [r7, #28]
 8007ede:	3301      	adds	r3, #1
 8007ee0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eec:	2b40      	cmp	r3, #64	; 0x40
 8007eee:	d1e3      	bne.n	8007eb8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	2240      	movs	r2, #64	; 0x40
 8007ef6:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8007ef8:	69bb      	ldr	r3, [r7, #24]
 8007efa:	2b02      	cmp	r3, #2
 8007efc:	d014      	beq.n	8007f28 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4618      	mov	r0, r3
 8007f04:	f7fe faf3 	bl	80064ee <LL_ADC_REG_IsConversionOngoing>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d00c      	beq.n	8007f28 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4618      	mov	r0, r3
 8007f14:	f7fe fab0 	bl	8006478 <LL_ADC_IsDisableOngoing>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d104      	bne.n	8007f28 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4618      	mov	r0, r3
 8007f24:	f7fe facf 	bl	80064c6 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8007f28:	69bb      	ldr	r3, [r7, #24]
 8007f2a:	2b01      	cmp	r3, #1
 8007f2c:	d014      	beq.n	8007f58 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4618      	mov	r0, r3
 8007f34:	f7fe fb02 	bl	800653c <LL_ADC_INJ_IsConversionOngoing>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d00c      	beq.n	8007f58 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4618      	mov	r0, r3
 8007f44:	f7fe fa98 	bl	8006478 <LL_ADC_IsDisableOngoing>
 8007f48:	4603      	mov	r3, r0
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d104      	bne.n	8007f58 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4618      	mov	r0, r3
 8007f54:	f7fe fade 	bl	8006514 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8007f58:	69bb      	ldr	r3, [r7, #24]
 8007f5a:	2b02      	cmp	r3, #2
 8007f5c:	d005      	beq.n	8007f6a <ADC_ConversionStop+0x10e>
 8007f5e:	69bb      	ldr	r3, [r7, #24]
 8007f60:	2b03      	cmp	r3, #3
 8007f62:	d105      	bne.n	8007f70 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8007f64:	230c      	movs	r3, #12
 8007f66:	617b      	str	r3, [r7, #20]
        break;
 8007f68:	e005      	b.n	8007f76 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8007f6a:	2308      	movs	r3, #8
 8007f6c:	617b      	str	r3, [r7, #20]
        break;
 8007f6e:	e002      	b.n	8007f76 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007f70:	2304      	movs	r3, #4
 8007f72:	617b      	str	r3, [r7, #20]
        break;
 8007f74:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8007f76:	f7fd ffe9 	bl	8005f4c <HAL_GetTick>
 8007f7a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007f7c:	e01b      	b.n	8007fb6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007f7e:	f7fd ffe5 	bl	8005f4c <HAL_GetTick>
 8007f82:	4602      	mov	r2, r0
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	1ad3      	subs	r3, r2, r3
 8007f88:	2b05      	cmp	r3, #5
 8007f8a:	d914      	bls.n	8007fb6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	689a      	ldr	r2, [r3, #8]
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	4013      	ands	r3, r2
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d00d      	beq.n	8007fb6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f9e:	f043 0210 	orr.w	r2, r3, #16
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007faa:	f043 0201 	orr.w	r2, r3, #1
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	e007      	b.n	8007fc6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	689a      	ldr	r2, [r3, #8]
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	4013      	ands	r3, r2
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d1dc      	bne.n	8007f7e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8007fc4:	2300      	movs	r3, #0
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	3720      	adds	r7, #32
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
 8007fce:	bf00      	nop
 8007fd0:	a33fffff 	.word	0xa33fffff

08007fd4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b084      	sub	sp, #16
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	f7fe fa34 	bl	8006452 <LL_ADC_IsEnabled>
 8007fea:	4603      	mov	r3, r0
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d169      	bne.n	80080c4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	689a      	ldr	r2, [r3, #8]
 8007ff6:	4b36      	ldr	r3, [pc, #216]	; (80080d0 <ADC_Enable+0xfc>)
 8007ff8:	4013      	ands	r3, r2
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d00d      	beq.n	800801a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008002:	f043 0210 	orr.w	r2, r3, #16
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800800e:	f043 0201 	orr.w	r2, r3, #1
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8008016:	2301      	movs	r3, #1
 8008018:	e055      	b.n	80080c6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	4618      	mov	r0, r3
 8008020:	f7fe f9ef 	bl	8006402 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8008024:	482b      	ldr	r0, [pc, #172]	; (80080d4 <ADC_Enable+0x100>)
 8008026:	f7fd ffe5 	bl	8005ff4 <LL_ADC_GetCommonPathInternalCh>
 800802a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800802c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8008030:	2b00      	cmp	r3, #0
 8008032:	d013      	beq.n	800805c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008034:	4b28      	ldr	r3, [pc, #160]	; (80080d8 <ADC_Enable+0x104>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	099b      	lsrs	r3, r3, #6
 800803a:	4a28      	ldr	r2, [pc, #160]	; (80080dc <ADC_Enable+0x108>)
 800803c:	fba2 2303 	umull	r2, r3, r2, r3
 8008040:	099b      	lsrs	r3, r3, #6
 8008042:	1c5a      	adds	r2, r3, #1
 8008044:	4613      	mov	r3, r2
 8008046:	005b      	lsls	r3, r3, #1
 8008048:	4413      	add	r3, r2
 800804a:	009b      	lsls	r3, r3, #2
 800804c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800804e:	e002      	b.n	8008056 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	3b01      	subs	r3, #1
 8008054:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d1f9      	bne.n	8008050 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800805c:	f7fd ff76 	bl	8005f4c <HAL_GetTick>
 8008060:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008062:	e028      	b.n	80080b6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4618      	mov	r0, r3
 800806a:	f7fe f9f2 	bl	8006452 <LL_ADC_IsEnabled>
 800806e:	4603      	mov	r3, r0
 8008070:	2b00      	cmp	r3, #0
 8008072:	d104      	bne.n	800807e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4618      	mov	r0, r3
 800807a:	f7fe f9c2 	bl	8006402 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800807e:	f7fd ff65 	bl	8005f4c <HAL_GetTick>
 8008082:	4602      	mov	r2, r0
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	1ad3      	subs	r3, r2, r3
 8008088:	2b02      	cmp	r3, #2
 800808a:	d914      	bls.n	80080b6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f003 0301 	and.w	r3, r3, #1
 8008096:	2b01      	cmp	r3, #1
 8008098:	d00d      	beq.n	80080b6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800809e:	f043 0210 	orr.w	r2, r3, #16
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080aa:	f043 0201 	orr.w	r2, r3, #1
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80080b2:	2301      	movs	r3, #1
 80080b4:	e007      	b.n	80080c6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f003 0301 	and.w	r3, r3, #1
 80080c0:	2b01      	cmp	r3, #1
 80080c2:	d1cf      	bne.n	8008064 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80080c4:	2300      	movs	r3, #0
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3710      	adds	r7, #16
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
 80080ce:	bf00      	nop
 80080d0:	8000003f 	.word	0x8000003f
 80080d4:	50000300 	.word	0x50000300
 80080d8:	200001c4 	.word	0x200001c4
 80080dc:	053e2d63 	.word	0x053e2d63

080080e0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b084      	sub	sp, #16
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	4618      	mov	r0, r3
 80080ee:	f7fe f9c3 	bl	8006478 <LL_ADC_IsDisableOngoing>
 80080f2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4618      	mov	r0, r3
 80080fa:	f7fe f9aa 	bl	8006452 <LL_ADC_IsEnabled>
 80080fe:	4603      	mov	r3, r0
 8008100:	2b00      	cmp	r3, #0
 8008102:	d047      	beq.n	8008194 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d144      	bne.n	8008194 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	689b      	ldr	r3, [r3, #8]
 8008110:	f003 030d 	and.w	r3, r3, #13
 8008114:	2b01      	cmp	r3, #1
 8008116:	d10c      	bne.n	8008132 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4618      	mov	r0, r3
 800811e:	f7fe f984 	bl	800642a <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	2203      	movs	r2, #3
 8008128:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800812a:	f7fd ff0f 	bl	8005f4c <HAL_GetTick>
 800812e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008130:	e029      	b.n	8008186 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008136:	f043 0210 	orr.w	r2, r3, #16
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008142:	f043 0201 	orr.w	r2, r3, #1
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 800814a:	2301      	movs	r3, #1
 800814c:	e023      	b.n	8008196 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800814e:	f7fd fefd 	bl	8005f4c <HAL_GetTick>
 8008152:	4602      	mov	r2, r0
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	1ad3      	subs	r3, r2, r3
 8008158:	2b02      	cmp	r3, #2
 800815a:	d914      	bls.n	8008186 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	689b      	ldr	r3, [r3, #8]
 8008162:	f003 0301 	and.w	r3, r3, #1
 8008166:	2b00      	cmp	r3, #0
 8008168:	d00d      	beq.n	8008186 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800816e:	f043 0210 	orr.w	r2, r3, #16
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800817a:	f043 0201 	orr.w	r2, r3, #1
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8008182:	2301      	movs	r3, #1
 8008184:	e007      	b.n	8008196 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	689b      	ldr	r3, [r3, #8]
 800818c:	f003 0301 	and.w	r3, r3, #1
 8008190:	2b00      	cmp	r3, #0
 8008192:	d1dc      	bne.n	800814e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8008194:	2300      	movs	r3, #0
}
 8008196:	4618      	mov	r0, r3
 8008198:	3710      	adds	r7, #16
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}

0800819e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800819e:	b580      	push	{r7, lr}
 80081a0:	b084      	sub	sp, #16
 80081a2:	af00      	add	r7, sp, #0
 80081a4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081aa:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081b0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d14b      	bne.n	8008250 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081bc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f003 0308 	and.w	r3, r3, #8
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d021      	beq.n	8008216 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4618      	mov	r0, r3
 80081d8:	f7fd ffb8 	bl	800614c <LL_ADC_REG_IsTriggerSourceSWStart>
 80081dc:	4603      	mov	r3, r0
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d032      	beq.n	8008248 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	68db      	ldr	r3, [r3, #12]
 80081e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d12b      	bne.n	8008248 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008200:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008204:	2b00      	cmp	r3, #0
 8008206:	d11f      	bne.n	8008248 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800820c:	f043 0201 	orr.w	r2, r3, #1
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	65da      	str	r2, [r3, #92]	; 0x5c
 8008214:	e018      	b.n	8008248 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	68db      	ldr	r3, [r3, #12]
 800821c:	f003 0302 	and.w	r3, r3, #2
 8008220:	2b00      	cmp	r3, #0
 8008222:	d111      	bne.n	8008248 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008228:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008234:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008238:	2b00      	cmp	r3, #0
 800823a:	d105      	bne.n	8008248 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008240:	f043 0201 	orr.w	r2, r3, #1
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008248:	68f8      	ldr	r0, [r7, #12]
 800824a:	f7fa ff37 	bl	80030bc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800824e:	e00e      	b.n	800826e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008254:	f003 0310 	and.w	r3, r3, #16
 8008258:	2b00      	cmp	r3, #0
 800825a:	d003      	beq.n	8008264 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800825c:	68f8      	ldr	r0, [r7, #12]
 800825e:	f7fe fff7 	bl	8007250 <HAL_ADC_ErrorCallback>
}
 8008262:	e004      	b.n	800826e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008268:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	4798      	blx	r3
}
 800826e:	bf00      	nop
 8008270:	3710      	adds	r7, #16
 8008272:	46bd      	mov	sp, r7
 8008274:	bd80      	pop	{r7, pc}

08008276 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8008276:	b580      	push	{r7, lr}
 8008278:	b084      	sub	sp, #16
 800827a:	af00      	add	r7, sp, #0
 800827c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008282:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8008284:	68f8      	ldr	r0, [r7, #12]
 8008286:	f7fe ffd9 	bl	800723c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800828a:	bf00      	nop
 800828c:	3710      	adds	r7, #16
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}

08008292 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8008292:	b580      	push	{r7, lr}
 8008294:	b084      	sub	sp, #16
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800829e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80082a4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082b0:	f043 0204 	orr.w	r2, r3, #4
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80082b8:	68f8      	ldr	r0, [r7, #12]
 80082ba:	f7fe ffc9 	bl	8007250 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80082be:	bf00      	nop
 80082c0:	3710      	adds	r7, #16
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}

080082c6 <LL_ADC_IsEnabled>:
{
 80082c6:	b480      	push	{r7}
 80082c8:	b083      	sub	sp, #12
 80082ca:	af00      	add	r7, sp, #0
 80082cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	689b      	ldr	r3, [r3, #8]
 80082d2:	f003 0301 	and.w	r3, r3, #1
 80082d6:	2b01      	cmp	r3, #1
 80082d8:	d101      	bne.n	80082de <LL_ADC_IsEnabled+0x18>
 80082da:	2301      	movs	r3, #1
 80082dc:	e000      	b.n	80082e0 <LL_ADC_IsEnabled+0x1a>
 80082de:	2300      	movs	r3, #0
}
 80082e0:	4618      	mov	r0, r3
 80082e2:	370c      	adds	r7, #12
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr

080082ec <LL_ADC_StartCalibration>:
{
 80082ec:	b480      	push	{r7}
 80082ee:	b083      	sub	sp, #12
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
 80082f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	689b      	ldr	r3, [r3, #8]
 80082fa:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80082fe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008302:	683a      	ldr	r2, [r7, #0]
 8008304:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008308:	4313      	orrs	r3, r2
 800830a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	609a      	str	r2, [r3, #8]
}
 8008312:	bf00      	nop
 8008314:	370c      	adds	r7, #12
 8008316:	46bd      	mov	sp, r7
 8008318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831c:	4770      	bx	lr

0800831e <LL_ADC_IsCalibrationOnGoing>:
{
 800831e:	b480      	push	{r7}
 8008320:	b083      	sub	sp, #12
 8008322:	af00      	add	r7, sp, #0
 8008324:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	689b      	ldr	r3, [r3, #8]
 800832a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800832e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008332:	d101      	bne.n	8008338 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8008334:	2301      	movs	r3, #1
 8008336:	e000      	b.n	800833a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8008338:	2300      	movs	r3, #0
}
 800833a:	4618      	mov	r0, r3
 800833c:	370c      	adds	r7, #12
 800833e:	46bd      	mov	sp, r7
 8008340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008344:	4770      	bx	lr

08008346 <LL_ADC_REG_IsConversionOngoing>:
{
 8008346:	b480      	push	{r7}
 8008348:	b083      	sub	sp, #12
 800834a:	af00      	add	r7, sp, #0
 800834c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	689b      	ldr	r3, [r3, #8]
 8008352:	f003 0304 	and.w	r3, r3, #4
 8008356:	2b04      	cmp	r3, #4
 8008358:	d101      	bne.n	800835e <LL_ADC_REG_IsConversionOngoing+0x18>
 800835a:	2301      	movs	r3, #1
 800835c:	e000      	b.n	8008360 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800835e:	2300      	movs	r3, #0
}
 8008360:	4618      	mov	r0, r3
 8008362:	370c      	adds	r7, #12
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr

0800836c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b084      	sub	sp, #16
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
 8008374:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8008376:	2300      	movs	r3, #0
 8008378:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8008380:	2b01      	cmp	r3, #1
 8008382:	d101      	bne.n	8008388 <HAL_ADCEx_Calibration_Start+0x1c>
 8008384:	2302      	movs	r3, #2
 8008386:	e04d      	b.n	8008424 <HAL_ADCEx_Calibration_Start+0xb8>
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2201      	movs	r2, #1
 800838c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f7ff fea5 	bl	80080e0 <ADC_Disable>
 8008396:	4603      	mov	r3, r0
 8008398:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800839a:	7bfb      	ldrb	r3, [r7, #15]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d136      	bne.n	800840e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083a4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80083a8:	f023 0302 	bic.w	r3, r3, #2
 80083ac:	f043 0202 	orr.w	r2, r3, #2
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	6839      	ldr	r1, [r7, #0]
 80083ba:	4618      	mov	r0, r3
 80083bc:	f7ff ff96 	bl	80082ec <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80083c0:	e014      	b.n	80083ec <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80083c2:	68bb      	ldr	r3, [r7, #8]
 80083c4:	3301      	adds	r3, #1
 80083c6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	4a18      	ldr	r2, [pc, #96]	; (800842c <HAL_ADCEx_Calibration_Start+0xc0>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d90d      	bls.n	80083ec <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083d4:	f023 0312 	bic.w	r3, r3, #18
 80083d8:	f043 0210 	orr.w	r2, r3, #16
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2200      	movs	r2, #0
 80083e4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80083e8:	2301      	movs	r3, #1
 80083ea:	e01b      	b.n	8008424 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4618      	mov	r0, r3
 80083f2:	f7ff ff94 	bl	800831e <LL_ADC_IsCalibrationOnGoing>
 80083f6:	4603      	mov	r3, r0
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d1e2      	bne.n	80083c2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008400:	f023 0303 	bic.w	r3, r3, #3
 8008404:	f043 0201 	orr.w	r2, r3, #1
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	65da      	str	r2, [r3, #92]	; 0x5c
 800840c:	e005      	b.n	800841a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008412:	f043 0210 	orr.w	r2, r3, #16
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2200      	movs	r2, #0
 800841e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8008422:	7bfb      	ldrb	r3, [r7, #15]
}
 8008424:	4618      	mov	r0, r3
 8008426:	3710      	adds	r7, #16
 8008428:	46bd      	mov	sp, r7
 800842a:	bd80      	pop	{r7, pc}
 800842c:	0004de01 	.word	0x0004de01

08008430 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8008430:	b480      	push	{r7}
 8008432:	b083      	sub	sp, #12
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8008438:	bf00      	nop
 800843a:	370c      	adds	r7, #12
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr

08008444 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8008444:	b480      	push	{r7}
 8008446:	b083      	sub	sp, #12
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800844c:	bf00      	nop
 800844e:	370c      	adds	r7, #12
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr

08008458 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8008458:	b480      	push	{r7}
 800845a:	b083      	sub	sp, #12
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8008460:	bf00      	nop
 8008462:	370c      	adds	r7, #12
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr

0800846c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800846c:	b480      	push	{r7}
 800846e:	b083      	sub	sp, #12
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8008474:	bf00      	nop
 8008476:	370c      	adds	r7, #12
 8008478:	46bd      	mov	sp, r7
 800847a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847e:	4770      	bx	lr

08008480 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8008480:	b480      	push	{r7}
 8008482:	b083      	sub	sp, #12
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8008488:	bf00      	nop
 800848a:	370c      	adds	r7, #12
 800848c:	46bd      	mov	sp, r7
 800848e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008492:	4770      	bx	lr

08008494 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8008494:	b590      	push	{r4, r7, lr}
 8008496:	b0a1      	sub	sp, #132	; 0x84
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
 800849c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800849e:	2300      	movs	r3, #0
 80084a0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80084aa:	2b01      	cmp	r3, #1
 80084ac:	d101      	bne.n	80084b2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80084ae:	2302      	movs	r3, #2
 80084b0:	e08b      	b.n	80085ca <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2201      	movs	r2, #1
 80084b6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80084ba:	2300      	movs	r3, #0
 80084bc:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80084be:	2300      	movs	r3, #0
 80084c0:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80084ca:	d102      	bne.n	80084d2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80084cc:	4b41      	ldr	r3, [pc, #260]	; (80085d4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80084ce:	60bb      	str	r3, [r7, #8]
 80084d0:	e001      	b.n	80084d6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80084d2:	2300      	movs	r3, #0
 80084d4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d10b      	bne.n	80084f4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80084e0:	f043 0220 	orr.w	r2, r3, #32
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2200      	movs	r2, #0
 80084ec:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80084f0:	2301      	movs	r3, #1
 80084f2:	e06a      	b.n	80085ca <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	4618      	mov	r0, r3
 80084f8:	f7ff ff25 	bl	8008346 <LL_ADC_REG_IsConversionOngoing>
 80084fc:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4618      	mov	r0, r3
 8008504:	f7ff ff1f 	bl	8008346 <LL_ADC_REG_IsConversionOngoing>
 8008508:	4603      	mov	r3, r0
 800850a:	2b00      	cmp	r3, #0
 800850c:	d14c      	bne.n	80085a8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800850e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008510:	2b00      	cmp	r3, #0
 8008512:	d149      	bne.n	80085a8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8008514:	4b30      	ldr	r3, [pc, #192]	; (80085d8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8008516:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d028      	beq.n	8008572 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8008520:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008522:	689b      	ldr	r3, [r3, #8]
 8008524:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	6859      	ldr	r1, [r3, #4]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008532:	035b      	lsls	r3, r3, #13
 8008534:	430b      	orrs	r3, r1
 8008536:	431a      	orrs	r2, r3
 8008538:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800853a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800853c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8008540:	f7ff fec1 	bl	80082c6 <LL_ADC_IsEnabled>
 8008544:	4604      	mov	r4, r0
 8008546:	4823      	ldr	r0, [pc, #140]	; (80085d4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8008548:	f7ff febd 	bl	80082c6 <LL_ADC_IsEnabled>
 800854c:	4603      	mov	r3, r0
 800854e:	4323      	orrs	r3, r4
 8008550:	2b00      	cmp	r3, #0
 8008552:	d133      	bne.n	80085bc <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8008554:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008556:	689b      	ldr	r3, [r3, #8]
 8008558:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800855c:	f023 030f 	bic.w	r3, r3, #15
 8008560:	683a      	ldr	r2, [r7, #0]
 8008562:	6811      	ldr	r1, [r2, #0]
 8008564:	683a      	ldr	r2, [r7, #0]
 8008566:	6892      	ldr	r2, [r2, #8]
 8008568:	430a      	orrs	r2, r1
 800856a:	431a      	orrs	r2, r3
 800856c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800856e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8008570:	e024      	b.n	80085bc <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8008572:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008574:	689b      	ldr	r3, [r3, #8]
 8008576:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800857a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800857c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800857e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8008582:	f7ff fea0 	bl	80082c6 <LL_ADC_IsEnabled>
 8008586:	4604      	mov	r4, r0
 8008588:	4812      	ldr	r0, [pc, #72]	; (80085d4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800858a:	f7ff fe9c 	bl	80082c6 <LL_ADC_IsEnabled>
 800858e:	4603      	mov	r3, r0
 8008590:	4323      	orrs	r3, r4
 8008592:	2b00      	cmp	r3, #0
 8008594:	d112      	bne.n	80085bc <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8008596:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008598:	689b      	ldr	r3, [r3, #8]
 800859a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800859e:	f023 030f 	bic.w	r3, r3, #15
 80085a2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80085a4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80085a6:	e009      	b.n	80085bc <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085ac:	f043 0220 	orr.w	r2, r3, #32
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80085b4:	2301      	movs	r3, #1
 80085b6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80085ba:	e000      	b.n	80085be <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80085bc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2200      	movs	r2, #0
 80085c2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80085c6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3784      	adds	r7, #132	; 0x84
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd90      	pop	{r4, r7, pc}
 80085d2:	bf00      	nop
 80085d4:	50000100 	.word	0x50000100
 80085d8:	50000300 	.word	0x50000300

080085dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80085dc:	b480      	push	{r7}
 80085de:	b085      	sub	sp, #20
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	f003 0307 	and.w	r3, r3, #7
 80085ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80085ec:	4b0c      	ldr	r3, [pc, #48]	; (8008620 <__NVIC_SetPriorityGrouping+0x44>)
 80085ee:	68db      	ldr	r3, [r3, #12]
 80085f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80085f2:	68ba      	ldr	r2, [r7, #8]
 80085f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80085f8:	4013      	ands	r3, r2
 80085fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008604:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008608:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800860c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800860e:	4a04      	ldr	r2, [pc, #16]	; (8008620 <__NVIC_SetPriorityGrouping+0x44>)
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	60d3      	str	r3, [r2, #12]
}
 8008614:	bf00      	nop
 8008616:	3714      	adds	r7, #20
 8008618:	46bd      	mov	sp, r7
 800861a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861e:	4770      	bx	lr
 8008620:	e000ed00 	.word	0xe000ed00

08008624 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008624:	b480      	push	{r7}
 8008626:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008628:	4b04      	ldr	r3, [pc, #16]	; (800863c <__NVIC_GetPriorityGrouping+0x18>)
 800862a:	68db      	ldr	r3, [r3, #12]
 800862c:	0a1b      	lsrs	r3, r3, #8
 800862e:	f003 0307 	and.w	r3, r3, #7
}
 8008632:	4618      	mov	r0, r3
 8008634:	46bd      	mov	sp, r7
 8008636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863a:	4770      	bx	lr
 800863c:	e000ed00 	.word	0xe000ed00

08008640 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008640:	b480      	push	{r7}
 8008642:	b083      	sub	sp, #12
 8008644:	af00      	add	r7, sp, #0
 8008646:	4603      	mov	r3, r0
 8008648:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800864a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800864e:	2b00      	cmp	r3, #0
 8008650:	db0b      	blt.n	800866a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008652:	79fb      	ldrb	r3, [r7, #7]
 8008654:	f003 021f 	and.w	r2, r3, #31
 8008658:	4907      	ldr	r1, [pc, #28]	; (8008678 <__NVIC_EnableIRQ+0x38>)
 800865a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800865e:	095b      	lsrs	r3, r3, #5
 8008660:	2001      	movs	r0, #1
 8008662:	fa00 f202 	lsl.w	r2, r0, r2
 8008666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800866a:	bf00      	nop
 800866c:	370c      	adds	r7, #12
 800866e:	46bd      	mov	sp, r7
 8008670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008674:	4770      	bx	lr
 8008676:	bf00      	nop
 8008678:	e000e100 	.word	0xe000e100

0800867c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800867c:	b480      	push	{r7}
 800867e:	b083      	sub	sp, #12
 8008680:	af00      	add	r7, sp, #0
 8008682:	4603      	mov	r3, r0
 8008684:	6039      	str	r1, [r7, #0]
 8008686:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008688:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800868c:	2b00      	cmp	r3, #0
 800868e:	db0a      	blt.n	80086a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	b2da      	uxtb	r2, r3
 8008694:	490c      	ldr	r1, [pc, #48]	; (80086c8 <__NVIC_SetPriority+0x4c>)
 8008696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800869a:	0112      	lsls	r2, r2, #4
 800869c:	b2d2      	uxtb	r2, r2
 800869e:	440b      	add	r3, r1
 80086a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80086a4:	e00a      	b.n	80086bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	b2da      	uxtb	r2, r3
 80086aa:	4908      	ldr	r1, [pc, #32]	; (80086cc <__NVIC_SetPriority+0x50>)
 80086ac:	79fb      	ldrb	r3, [r7, #7]
 80086ae:	f003 030f 	and.w	r3, r3, #15
 80086b2:	3b04      	subs	r3, #4
 80086b4:	0112      	lsls	r2, r2, #4
 80086b6:	b2d2      	uxtb	r2, r2
 80086b8:	440b      	add	r3, r1
 80086ba:	761a      	strb	r2, [r3, #24]
}
 80086bc:	bf00      	nop
 80086be:	370c      	adds	r7, #12
 80086c0:	46bd      	mov	sp, r7
 80086c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c6:	4770      	bx	lr
 80086c8:	e000e100 	.word	0xe000e100
 80086cc:	e000ed00 	.word	0xe000ed00

080086d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b089      	sub	sp, #36	; 0x24
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	60f8      	str	r0, [r7, #12]
 80086d8:	60b9      	str	r1, [r7, #8]
 80086da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f003 0307 	and.w	r3, r3, #7
 80086e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80086e4:	69fb      	ldr	r3, [r7, #28]
 80086e6:	f1c3 0307 	rsb	r3, r3, #7
 80086ea:	2b04      	cmp	r3, #4
 80086ec:	bf28      	it	cs
 80086ee:	2304      	movcs	r3, #4
 80086f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80086f2:	69fb      	ldr	r3, [r7, #28]
 80086f4:	3304      	adds	r3, #4
 80086f6:	2b06      	cmp	r3, #6
 80086f8:	d902      	bls.n	8008700 <NVIC_EncodePriority+0x30>
 80086fa:	69fb      	ldr	r3, [r7, #28]
 80086fc:	3b03      	subs	r3, #3
 80086fe:	e000      	b.n	8008702 <NVIC_EncodePriority+0x32>
 8008700:	2300      	movs	r3, #0
 8008702:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008704:	f04f 32ff 	mov.w	r2, #4294967295
 8008708:	69bb      	ldr	r3, [r7, #24]
 800870a:	fa02 f303 	lsl.w	r3, r2, r3
 800870e:	43da      	mvns	r2, r3
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	401a      	ands	r2, r3
 8008714:	697b      	ldr	r3, [r7, #20]
 8008716:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008718:	f04f 31ff 	mov.w	r1, #4294967295
 800871c:	697b      	ldr	r3, [r7, #20]
 800871e:	fa01 f303 	lsl.w	r3, r1, r3
 8008722:	43d9      	mvns	r1, r3
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008728:	4313      	orrs	r3, r2
         );
}
 800872a:	4618      	mov	r0, r3
 800872c:	3724      	adds	r7, #36	; 0x24
 800872e:	46bd      	mov	sp, r7
 8008730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008734:	4770      	bx	lr
	...

08008738 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b082      	sub	sp, #8
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	3b01      	subs	r3, #1
 8008744:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008748:	d301      	bcc.n	800874e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800874a:	2301      	movs	r3, #1
 800874c:	e00f      	b.n	800876e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800874e:	4a0a      	ldr	r2, [pc, #40]	; (8008778 <SysTick_Config+0x40>)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	3b01      	subs	r3, #1
 8008754:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008756:	210f      	movs	r1, #15
 8008758:	f04f 30ff 	mov.w	r0, #4294967295
 800875c:	f7ff ff8e 	bl	800867c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008760:	4b05      	ldr	r3, [pc, #20]	; (8008778 <SysTick_Config+0x40>)
 8008762:	2200      	movs	r2, #0
 8008764:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008766:	4b04      	ldr	r3, [pc, #16]	; (8008778 <SysTick_Config+0x40>)
 8008768:	2207      	movs	r2, #7
 800876a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800876c:	2300      	movs	r3, #0
}
 800876e:	4618      	mov	r0, r3
 8008770:	3708      	adds	r7, #8
 8008772:	46bd      	mov	sp, r7
 8008774:	bd80      	pop	{r7, pc}
 8008776:	bf00      	nop
 8008778:	e000e010 	.word	0xe000e010

0800877c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b082      	sub	sp, #8
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	f7ff ff29 	bl	80085dc <__NVIC_SetPriorityGrouping>
}
 800878a:	bf00      	nop
 800878c:	3708      	adds	r7, #8
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}

08008792 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008792:	b580      	push	{r7, lr}
 8008794:	b086      	sub	sp, #24
 8008796:	af00      	add	r7, sp, #0
 8008798:	4603      	mov	r3, r0
 800879a:	60b9      	str	r1, [r7, #8]
 800879c:	607a      	str	r2, [r7, #4]
 800879e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80087a0:	f7ff ff40 	bl	8008624 <__NVIC_GetPriorityGrouping>
 80087a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80087a6:	687a      	ldr	r2, [r7, #4]
 80087a8:	68b9      	ldr	r1, [r7, #8]
 80087aa:	6978      	ldr	r0, [r7, #20]
 80087ac:	f7ff ff90 	bl	80086d0 <NVIC_EncodePriority>
 80087b0:	4602      	mov	r2, r0
 80087b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80087b6:	4611      	mov	r1, r2
 80087b8:	4618      	mov	r0, r3
 80087ba:	f7ff ff5f 	bl	800867c <__NVIC_SetPriority>
}
 80087be:	bf00      	nop
 80087c0:	3718      	adds	r7, #24
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bd80      	pop	{r7, pc}

080087c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80087c6:	b580      	push	{r7, lr}
 80087c8:	b082      	sub	sp, #8
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	4603      	mov	r3, r0
 80087ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80087d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80087d4:	4618      	mov	r0, r3
 80087d6:	f7ff ff33 	bl	8008640 <__NVIC_EnableIRQ>
}
 80087da:	bf00      	nop
 80087dc:	3708      	adds	r7, #8
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}

080087e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80087e2:	b580      	push	{r7, lr}
 80087e4:	b082      	sub	sp, #8
 80087e6:	af00      	add	r7, sp, #0
 80087e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f7ff ffa4 	bl	8008738 <SysTick_Config>
 80087f0:	4603      	mov	r3, r0
}
 80087f2:	4618      	mov	r0, r3
 80087f4:	3708      	adds	r7, #8
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bd80      	pop	{r7, pc}
	...

080087fc <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b082      	sub	sp, #8
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d101      	bne.n	800880e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800880a:	2301      	movs	r3, #1
 800880c:	e054      	b.n	80088b8 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	7f5b      	ldrb	r3, [r3, #29]
 8008812:	b2db      	uxtb	r3, r3
 8008814:	2b00      	cmp	r3, #0
 8008816:	d105      	bne.n	8008824 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2200      	movs	r2, #0
 800881c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f7fc fa80 	bl	8004d24 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2202      	movs	r2, #2
 8008828:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	791b      	ldrb	r3, [r3, #4]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d10c      	bne.n	800884c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	4a22      	ldr	r2, [pc, #136]	; (80088c0 <HAL_CRC_Init+0xc4>)
 8008838:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	689a      	ldr	r2, [r3, #8]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f022 0218 	bic.w	r2, r2, #24
 8008848:	609a      	str	r2, [r3, #8]
 800884a:	e00c      	b.n	8008866 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6899      	ldr	r1, [r3, #8]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	68db      	ldr	r3, [r3, #12]
 8008854:	461a      	mov	r2, r3
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f000 f948 	bl	8008aec <HAL_CRCEx_Polynomial_Set>
 800885c:	4603      	mov	r3, r0
 800885e:	2b00      	cmp	r3, #0
 8008860:	d001      	beq.n	8008866 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8008862:	2301      	movs	r3, #1
 8008864:	e028      	b.n	80088b8 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	795b      	ldrb	r3, [r3, #5]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d105      	bne.n	800887a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f04f 32ff 	mov.w	r2, #4294967295
 8008876:	611a      	str	r2, [r3, #16]
 8008878:	e004      	b.n	8008884 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	687a      	ldr	r2, [r7, #4]
 8008880:	6912      	ldr	r2, [r2, #16]
 8008882:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	689b      	ldr	r3, [r3, #8]
 800888a:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	695a      	ldr	r2, [r3, #20]
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	430a      	orrs	r2, r1
 8008898:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	689b      	ldr	r3, [r3, #8]
 80088a0:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	699a      	ldr	r2, [r3, #24]
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	430a      	orrs	r2, r1
 80088ae:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2201      	movs	r2, #1
 80088b4:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80088b6:	2300      	movs	r3, #0
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	3708      	adds	r7, #8
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}
 80088c0:	04c11db7 	.word	0x04c11db7

080088c4 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b086      	sub	sp, #24
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	60f8      	str	r0, [r7, #12]
 80088cc:	60b9      	str	r1, [r7, #8]
 80088ce:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80088d0:	2300      	movs	r3, #0
 80088d2:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	2202      	movs	r2, #2
 80088d8:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	689a      	ldr	r2, [r3, #8]
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f042 0201 	orr.w	r2, r2, #1
 80088e8:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	6a1b      	ldr	r3, [r3, #32]
 80088ee:	2b03      	cmp	r3, #3
 80088f0:	d006      	beq.n	8008900 <HAL_CRC_Calculate+0x3c>
 80088f2:	2b03      	cmp	r3, #3
 80088f4:	d829      	bhi.n	800894a <HAL_CRC_Calculate+0x86>
 80088f6:	2b01      	cmp	r3, #1
 80088f8:	d019      	beq.n	800892e <HAL_CRC_Calculate+0x6a>
 80088fa:	2b02      	cmp	r3, #2
 80088fc:	d01e      	beq.n	800893c <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 80088fe:	e024      	b.n	800894a <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 8008900:	2300      	movs	r3, #0
 8008902:	617b      	str	r3, [r7, #20]
 8008904:	e00a      	b.n	800891c <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	009b      	lsls	r3, r3, #2
 800890a:	68ba      	ldr	r2, [r7, #8]
 800890c:	441a      	add	r2, r3
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	6812      	ldr	r2, [r2, #0]
 8008914:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	3301      	adds	r3, #1
 800891a:	617b      	str	r3, [r7, #20]
 800891c:	697a      	ldr	r2, [r7, #20]
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	429a      	cmp	r2, r3
 8008922:	d3f0      	bcc.n	8008906 <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	613b      	str	r3, [r7, #16]
      break;
 800892c:	e00e      	b.n	800894c <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800892e:	687a      	ldr	r2, [r7, #4]
 8008930:	68b9      	ldr	r1, [r7, #8]
 8008932:	68f8      	ldr	r0, [r7, #12]
 8008934:	f000 f812 	bl	800895c <CRC_Handle_8>
 8008938:	6138      	str	r0, [r7, #16]
      break;
 800893a:	e007      	b.n	800894c <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800893c:	687a      	ldr	r2, [r7, #4]
 800893e:	68b9      	ldr	r1, [r7, #8]
 8008940:	68f8      	ldr	r0, [r7, #12]
 8008942:	f000 f899 	bl	8008a78 <CRC_Handle_16>
 8008946:	6138      	str	r0, [r7, #16]
      break;
 8008948:	e000      	b.n	800894c <HAL_CRC_Calculate+0x88>
      break;
 800894a:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2201      	movs	r2, #1
 8008950:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8008952:	693b      	ldr	r3, [r7, #16]
}
 8008954:	4618      	mov	r0, r3
 8008956:	3718      	adds	r7, #24
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}

0800895c <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 800895c:	b480      	push	{r7}
 800895e:	b089      	sub	sp, #36	; 0x24
 8008960:	af00      	add	r7, sp, #0
 8008962:	60f8      	str	r0, [r7, #12]
 8008964:	60b9      	str	r1, [r7, #8]
 8008966:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8008968:	2300      	movs	r3, #0
 800896a:	61fb      	str	r3, [r7, #28]
 800896c:	e023      	b.n	80089b6 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800896e:	69fb      	ldr	r3, [r7, #28]
 8008970:	009b      	lsls	r3, r3, #2
 8008972:	68ba      	ldr	r2, [r7, #8]
 8008974:	4413      	add	r3, r2
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800897a:	69fb      	ldr	r3, [r7, #28]
 800897c:	009b      	lsls	r3, r3, #2
 800897e:	3301      	adds	r3, #1
 8008980:	68b9      	ldr	r1, [r7, #8]
 8008982:	440b      	add	r3, r1
 8008984:	781b      	ldrb	r3, [r3, #0]
 8008986:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8008988:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800898a:	69fb      	ldr	r3, [r7, #28]
 800898c:	009b      	lsls	r3, r3, #2
 800898e:	3302      	adds	r3, #2
 8008990:	68b9      	ldr	r1, [r7, #8]
 8008992:	440b      	add	r3, r1
 8008994:	781b      	ldrb	r3, [r3, #0]
 8008996:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8008998:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800899a:	69fb      	ldr	r3, [r7, #28]
 800899c:	009b      	lsls	r3, r3, #2
 800899e:	3303      	adds	r3, #3
 80089a0:	68b9      	ldr	r1, [r7, #8]
 80089a2:	440b      	add	r3, r1
 80089a4:	781b      	ldrb	r3, [r3, #0]
 80089a6:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80089ac:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80089ae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 80089b0:	69fb      	ldr	r3, [r7, #28]
 80089b2:	3301      	adds	r3, #1
 80089b4:	61fb      	str	r3, [r7, #28]
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	089b      	lsrs	r3, r3, #2
 80089ba:	69fa      	ldr	r2, [r7, #28]
 80089bc:	429a      	cmp	r2, r3
 80089be:	d3d6      	bcc.n	800896e <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f003 0303 	and.w	r3, r3, #3
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d04d      	beq.n	8008a66 <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f003 0303 	and.w	r3, r3, #3
 80089d0:	2b01      	cmp	r3, #1
 80089d2:	d107      	bne.n	80089e4 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 80089d4:	69fb      	ldr	r3, [r7, #28]
 80089d6:	009b      	lsls	r3, r3, #2
 80089d8:	68ba      	ldr	r2, [r7, #8]
 80089da:	4413      	add	r3, r2
 80089dc:	68fa      	ldr	r2, [r7, #12]
 80089de:	6812      	ldr	r2, [r2, #0]
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f003 0303 	and.w	r3, r3, #3
 80089ea:	2b02      	cmp	r3, #2
 80089ec:	d116      	bne.n	8008a1c <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80089ee:	69fb      	ldr	r3, [r7, #28]
 80089f0:	009b      	lsls	r3, r3, #2
 80089f2:	68ba      	ldr	r2, [r7, #8]
 80089f4:	4413      	add	r3, r2
 80089f6:	781b      	ldrb	r3, [r3, #0]
 80089f8:	021b      	lsls	r3, r3, #8
 80089fa:	b21a      	sxth	r2, r3
 80089fc:	69fb      	ldr	r3, [r7, #28]
 80089fe:	009b      	lsls	r3, r3, #2
 8008a00:	3301      	adds	r3, #1
 8008a02:	68b9      	ldr	r1, [r7, #8]
 8008a04:	440b      	add	r3, r1
 8008a06:	781b      	ldrb	r3, [r3, #0]
 8008a08:	b21b      	sxth	r3, r3
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	b21b      	sxth	r3, r3
 8008a0e:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8008a16:	697b      	ldr	r3, [r7, #20]
 8008a18:	8b7a      	ldrh	r2, [r7, #26]
 8008a1a:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f003 0303 	and.w	r3, r3, #3
 8008a22:	2b03      	cmp	r3, #3
 8008a24:	d11f      	bne.n	8008a66 <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8008a26:	69fb      	ldr	r3, [r7, #28]
 8008a28:	009b      	lsls	r3, r3, #2
 8008a2a:	68ba      	ldr	r2, [r7, #8]
 8008a2c:	4413      	add	r3, r2
 8008a2e:	781b      	ldrb	r3, [r3, #0]
 8008a30:	021b      	lsls	r3, r3, #8
 8008a32:	b21a      	sxth	r2, r3
 8008a34:	69fb      	ldr	r3, [r7, #28]
 8008a36:	009b      	lsls	r3, r3, #2
 8008a38:	3301      	adds	r3, #1
 8008a3a:	68b9      	ldr	r1, [r7, #8]
 8008a3c:	440b      	add	r3, r1
 8008a3e:	781b      	ldrb	r3, [r3, #0]
 8008a40:	b21b      	sxth	r3, r3
 8008a42:	4313      	orrs	r3, r2
 8008a44:	b21b      	sxth	r3, r3
 8008a46:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8008a4e:	697b      	ldr	r3, [r7, #20]
 8008a50:	8b7a      	ldrh	r2, [r7, #26]
 8008a52:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8008a54:	69fb      	ldr	r3, [r7, #28]
 8008a56:	009b      	lsls	r3, r3, #2
 8008a58:	3302      	adds	r3, #2
 8008a5a:	68ba      	ldr	r2, [r7, #8]
 8008a5c:	4413      	add	r3, r2
 8008a5e:	68fa      	ldr	r2, [r7, #12]
 8008a60:	6812      	ldr	r2, [r2, #0]
 8008a62:	781b      	ldrb	r3, [r3, #0]
 8008a64:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	681b      	ldr	r3, [r3, #0]
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	3724      	adds	r7, #36	; 0x24
 8008a70:	46bd      	mov	sp, r7
 8008a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a76:	4770      	bx	lr

08008a78 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b087      	sub	sp, #28
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	60f8      	str	r0, [r7, #12]
 8008a80:	60b9      	str	r1, [r7, #8]
 8008a82:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8008a84:	2300      	movs	r3, #0
 8008a86:	617b      	str	r3, [r7, #20]
 8008a88:	e013      	b.n	8008ab2 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8008a8a:	697b      	ldr	r3, [r7, #20]
 8008a8c:	009b      	lsls	r3, r3, #2
 8008a8e:	68ba      	ldr	r2, [r7, #8]
 8008a90:	4413      	add	r3, r2
 8008a92:	881b      	ldrh	r3, [r3, #0]
 8008a94:	041a      	lsls	r2, r3, #16
 8008a96:	697b      	ldr	r3, [r7, #20]
 8008a98:	009b      	lsls	r3, r3, #2
 8008a9a:	3302      	adds	r3, #2
 8008a9c:	68b9      	ldr	r1, [r7, #8]
 8008a9e:	440b      	add	r3, r1
 8008aa0:	881b      	ldrh	r3, [r3, #0]
 8008aa2:	4619      	mov	r1, r3
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	430a      	orrs	r2, r1
 8008aaa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	3301      	adds	r3, #1
 8008ab0:	617b      	str	r3, [r7, #20]
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	085b      	lsrs	r3, r3, #1
 8008ab6:	697a      	ldr	r2, [r7, #20]
 8008ab8:	429a      	cmp	r2, r3
 8008aba:	d3e6      	bcc.n	8008a8a <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f003 0301 	and.w	r3, r3, #1
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d009      	beq.n	8008ada <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8008acc:	697b      	ldr	r3, [r7, #20]
 8008ace:	009b      	lsls	r3, r3, #2
 8008ad0:	68ba      	ldr	r2, [r7, #8]
 8008ad2:	4413      	add	r3, r2
 8008ad4:	881a      	ldrh	r2, [r3, #0]
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	681b      	ldr	r3, [r3, #0]
}
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	371c      	adds	r7, #28
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aea:	4770      	bx	lr

08008aec <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b087      	sub	sp, #28
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	60f8      	str	r0, [r7, #12]
 8008af4:	60b9      	str	r1, [r7, #8]
 8008af6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008af8:	2300      	movs	r3, #0
 8008afa:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8008afc:	231f      	movs	r3, #31
 8008afe:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	f003 0301 	and.w	r3, r3, #1
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d102      	bne.n	8008b10 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	75fb      	strb	r3, [r7, #23]
 8008b0e:	e063      	b.n	8008bd8 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8008b10:	bf00      	nop
 8008b12:	693b      	ldr	r3, [r7, #16]
 8008b14:	1e5a      	subs	r2, r3, #1
 8008b16:	613a      	str	r2, [r7, #16]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d009      	beq.n	8008b30 <HAL_CRCEx_Polynomial_Set+0x44>
 8008b1c:	693b      	ldr	r3, [r7, #16]
 8008b1e:	f003 031f 	and.w	r3, r3, #31
 8008b22:	68ba      	ldr	r2, [r7, #8]
 8008b24:	fa22 f303 	lsr.w	r3, r2, r3
 8008b28:	f003 0301 	and.w	r3, r3, #1
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d0f0      	beq.n	8008b12 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2b18      	cmp	r3, #24
 8008b34:	d846      	bhi.n	8008bc4 <HAL_CRCEx_Polynomial_Set+0xd8>
 8008b36:	a201      	add	r2, pc, #4	; (adr r2, 8008b3c <HAL_CRCEx_Polynomial_Set+0x50>)
 8008b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b3c:	08008bcb 	.word	0x08008bcb
 8008b40:	08008bc5 	.word	0x08008bc5
 8008b44:	08008bc5 	.word	0x08008bc5
 8008b48:	08008bc5 	.word	0x08008bc5
 8008b4c:	08008bc5 	.word	0x08008bc5
 8008b50:	08008bc5 	.word	0x08008bc5
 8008b54:	08008bc5 	.word	0x08008bc5
 8008b58:	08008bc5 	.word	0x08008bc5
 8008b5c:	08008bb9 	.word	0x08008bb9
 8008b60:	08008bc5 	.word	0x08008bc5
 8008b64:	08008bc5 	.word	0x08008bc5
 8008b68:	08008bc5 	.word	0x08008bc5
 8008b6c:	08008bc5 	.word	0x08008bc5
 8008b70:	08008bc5 	.word	0x08008bc5
 8008b74:	08008bc5 	.word	0x08008bc5
 8008b78:	08008bc5 	.word	0x08008bc5
 8008b7c:	08008bad 	.word	0x08008bad
 8008b80:	08008bc5 	.word	0x08008bc5
 8008b84:	08008bc5 	.word	0x08008bc5
 8008b88:	08008bc5 	.word	0x08008bc5
 8008b8c:	08008bc5 	.word	0x08008bc5
 8008b90:	08008bc5 	.word	0x08008bc5
 8008b94:	08008bc5 	.word	0x08008bc5
 8008b98:	08008bc5 	.word	0x08008bc5
 8008b9c:	08008ba1 	.word	0x08008ba1
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	2b06      	cmp	r3, #6
 8008ba4:	d913      	bls.n	8008bce <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8008ba6:	2301      	movs	r3, #1
 8008ba8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8008baa:	e010      	b.n	8008bce <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	2b07      	cmp	r3, #7
 8008bb0:	d90f      	bls.n	8008bd2 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8008bb6:	e00c      	b.n	8008bd2 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8008bb8:	693b      	ldr	r3, [r7, #16]
 8008bba:	2b0f      	cmp	r3, #15
 8008bbc:	d90b      	bls.n	8008bd6 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8008bc2:	e008      	b.n	8008bd6 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	75fb      	strb	r3, [r7, #23]
        break;
 8008bc8:	e006      	b.n	8008bd8 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8008bca:	bf00      	nop
 8008bcc:	e004      	b.n	8008bd8 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8008bce:	bf00      	nop
 8008bd0:	e002      	b.n	8008bd8 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8008bd2:	bf00      	nop
 8008bd4:	e000      	b.n	8008bd8 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8008bd6:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8008bd8:	7dfb      	ldrb	r3, [r7, #23]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d10d      	bne.n	8008bfa <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	68ba      	ldr	r2, [r7, #8]
 8008be4:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	689b      	ldr	r3, [r3, #8]
 8008bec:	f023 0118 	bic.w	r1, r3, #24
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	687a      	ldr	r2, [r7, #4]
 8008bf6:	430a      	orrs	r2, r1
 8008bf8:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8008bfa:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	371c      	adds	r7, #28
 8008c00:	46bd      	mov	sp, r7
 8008c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c06:	4770      	bx	lr

08008c08 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b084      	sub	sp, #16
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d101      	bne.n	8008c1a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8008c16:	2301      	movs	r3, #1
 8008c18:	e08d      	b.n	8008d36 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	461a      	mov	r2, r3
 8008c20:	4b47      	ldr	r3, [pc, #284]	; (8008d40 <HAL_DMA_Init+0x138>)
 8008c22:	429a      	cmp	r2, r3
 8008c24:	d80f      	bhi.n	8008c46 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	461a      	mov	r2, r3
 8008c2c:	4b45      	ldr	r3, [pc, #276]	; (8008d44 <HAL_DMA_Init+0x13c>)
 8008c2e:	4413      	add	r3, r2
 8008c30:	4a45      	ldr	r2, [pc, #276]	; (8008d48 <HAL_DMA_Init+0x140>)
 8008c32:	fba2 2303 	umull	r2, r3, r2, r3
 8008c36:	091b      	lsrs	r3, r3, #4
 8008c38:	009a      	lsls	r2, r3, #2
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	4a42      	ldr	r2, [pc, #264]	; (8008d4c <HAL_DMA_Init+0x144>)
 8008c42:	641a      	str	r2, [r3, #64]	; 0x40
 8008c44:	e00e      	b.n	8008c64 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	461a      	mov	r2, r3
 8008c4c:	4b40      	ldr	r3, [pc, #256]	; (8008d50 <HAL_DMA_Init+0x148>)
 8008c4e:	4413      	add	r3, r2
 8008c50:	4a3d      	ldr	r2, [pc, #244]	; (8008d48 <HAL_DMA_Init+0x140>)
 8008c52:	fba2 2303 	umull	r2, r3, r2, r3
 8008c56:	091b      	lsrs	r3, r3, #4
 8008c58:	009a      	lsls	r2, r3, #2
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	4a3c      	ldr	r2, [pc, #240]	; (8008d54 <HAL_DMA_Init+0x14c>)
 8008c62:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2202      	movs	r2, #2
 8008c68:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8008c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c7e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8008c88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	691b      	ldr	r3, [r3, #16]
 8008c8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008c94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	699b      	ldr	r3, [r3, #24]
 8008c9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008ca0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6a1b      	ldr	r3, [r3, #32]
 8008ca6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8008ca8:	68fa      	ldr	r2, [r7, #12]
 8008caa:	4313      	orrs	r3, r2
 8008cac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	68fa      	ldr	r2, [r7, #12]
 8008cb4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f000 fa1e 	bl	80090f8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	689b      	ldr	r3, [r3, #8]
 8008cc0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008cc4:	d102      	bne.n	8008ccc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	685a      	ldr	r2, [r3, #4]
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008cd4:	b2d2      	uxtb	r2, r2
 8008cd6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008cdc:	687a      	ldr	r2, [r7, #4]
 8008cde:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008ce0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	685b      	ldr	r3, [r3, #4]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d010      	beq.n	8008d0c <HAL_DMA_Init+0x104>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	2b04      	cmp	r3, #4
 8008cf0:	d80c      	bhi.n	8008d0c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f000 fa3e 	bl	8009174 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d04:	687a      	ldr	r2, [r7, #4]
 8008d06:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8008d08:	605a      	str	r2, [r3, #4]
 8008d0a:	e008      	b.n	8008d1e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2200      	movs	r2, #0
 8008d10:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2200      	movs	r2, #0
 8008d16:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2200      	movs	r2, #0
 8008d22:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2201      	movs	r2, #1
 8008d28:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2200      	movs	r2, #0
 8008d30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8008d34:	2300      	movs	r3, #0
}
 8008d36:	4618      	mov	r0, r3
 8008d38:	3710      	adds	r7, #16
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	bd80      	pop	{r7, pc}
 8008d3e:	bf00      	nop
 8008d40:	40020407 	.word	0x40020407
 8008d44:	bffdfff8 	.word	0xbffdfff8
 8008d48:	cccccccd 	.word	0xcccccccd
 8008d4c:	40020000 	.word	0x40020000
 8008d50:	bffdfbf8 	.word	0xbffdfbf8
 8008d54:	40020400 	.word	0x40020400

08008d58 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b086      	sub	sp, #24
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	60f8      	str	r0, [r7, #12]
 8008d60:	60b9      	str	r1, [r7, #8]
 8008d62:	607a      	str	r2, [r7, #4]
 8008d64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008d66:	2300      	movs	r3, #0
 8008d68:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008d70:	2b01      	cmp	r3, #1
 8008d72:	d101      	bne.n	8008d78 <HAL_DMA_Start_IT+0x20>
 8008d74:	2302      	movs	r3, #2
 8008d76:	e066      	b.n	8008e46 <HAL_DMA_Start_IT+0xee>
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008d86:	b2db      	uxtb	r3, r3
 8008d88:	2b01      	cmp	r3, #1
 8008d8a:	d155      	bne.n	8008e38 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2202      	movs	r2, #2
 8008d90:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	2200      	movs	r2, #0
 8008d98:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	681a      	ldr	r2, [r3, #0]
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f022 0201 	bic.w	r2, r2, #1
 8008da8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	687a      	ldr	r2, [r7, #4]
 8008dae:	68b9      	ldr	r1, [r7, #8]
 8008db0:	68f8      	ldr	r0, [r7, #12]
 8008db2:	f000 f962 	bl	800907a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d008      	beq.n	8008dd0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	681a      	ldr	r2, [r3, #0]
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f042 020e 	orr.w	r2, r2, #14
 8008dcc:	601a      	str	r2, [r3, #0]
 8008dce:	e00f      	b.n	8008df0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	681a      	ldr	r2, [r3, #0]
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f022 0204 	bic.w	r2, r2, #4
 8008dde:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	681a      	ldr	r2, [r3, #0]
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f042 020a 	orr.w	r2, r2, #10
 8008dee:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d007      	beq.n	8008e0e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008e02:	681a      	ldr	r2, [r3, #0]
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008e08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008e0c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d007      	beq.n	8008e26 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e1a:	681a      	ldr	r2, [r3, #0]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008e24:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	681a      	ldr	r2, [r3, #0]
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	f042 0201 	orr.w	r2, r2, #1
 8008e34:	601a      	str	r2, [r3, #0]
 8008e36:	e005      	b.n	8008e44 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008e40:	2302      	movs	r3, #2
 8008e42:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008e44:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3718      	adds	r7, #24
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}

08008e4e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008e4e:	b480      	push	{r7}
 8008e50:	b085      	sub	sp, #20
 8008e52:	af00      	add	r7, sp, #0
 8008e54:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008e56:	2300      	movs	r3, #0
 8008e58:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008e60:	b2db      	uxtb	r3, r3
 8008e62:	2b02      	cmp	r3, #2
 8008e64:	d005      	beq.n	8008e72 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2204      	movs	r2, #4
 8008e6a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	73fb      	strb	r3, [r7, #15]
 8008e70:	e037      	b.n	8008ee2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	681a      	ldr	r2, [r3, #0]
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f022 020e 	bic.w	r2, r2, #14
 8008e80:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008e86:	681a      	ldr	r2, [r3, #0]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008e8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008e90:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f022 0201 	bic.w	r2, r2, #1
 8008ea0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ea6:	f003 021f 	and.w	r2, r3, #31
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eae:	2101      	movs	r1, #1
 8008eb0:	fa01 f202 	lsl.w	r2, r1, r2
 8008eb4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008eba:	687a      	ldr	r2, [r7, #4]
 8008ebc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008ebe:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d00c      	beq.n	8008ee2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ecc:	681a      	ldr	r2, [r3, #0]
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ed2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008ed6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008edc:	687a      	ldr	r2, [r7, #4]
 8008ede:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8008ee0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2201      	movs	r2, #1
 8008ee6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2200      	movs	r2, #0
 8008eee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8008ef2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3714      	adds	r7, #20
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr

08008f00 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b084      	sub	sp, #16
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f1c:	f003 031f 	and.w	r3, r3, #31
 8008f20:	2204      	movs	r2, #4
 8008f22:	409a      	lsls	r2, r3
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	4013      	ands	r3, r2
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d026      	beq.n	8008f7a <HAL_DMA_IRQHandler+0x7a>
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	f003 0304 	and.w	r3, r3, #4
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d021      	beq.n	8008f7a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f003 0320 	and.w	r3, r3, #32
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d107      	bne.n	8008f54 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	681a      	ldr	r2, [r3, #0]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f022 0204 	bic.w	r2, r2, #4
 8008f52:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f58:	f003 021f 	and.w	r2, r3, #31
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f60:	2104      	movs	r1, #4
 8008f62:	fa01 f202 	lsl.w	r2, r1, r2
 8008f66:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d071      	beq.n	8009054 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008f78:	e06c      	b.n	8009054 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f7e:	f003 031f 	and.w	r3, r3, #31
 8008f82:	2202      	movs	r2, #2
 8008f84:	409a      	lsls	r2, r3
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	4013      	ands	r3, r2
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d02e      	beq.n	8008fec <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8008f8e:	68bb      	ldr	r3, [r7, #8]
 8008f90:	f003 0302 	and.w	r3, r3, #2
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d029      	beq.n	8008fec <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f003 0320 	and.w	r3, r3, #32
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d10b      	bne.n	8008fbe <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	681a      	ldr	r2, [r3, #0]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f022 020a 	bic.w	r2, r2, #10
 8008fb4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2201      	movs	r2, #1
 8008fba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fc2:	f003 021f 	and.w	r2, r3, #31
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fca:	2102      	movs	r1, #2
 8008fcc:	fa01 f202 	lsl.w	r2, r1, r2
 8008fd0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d038      	beq.n	8009054 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008fea:	e033      	b.n	8009054 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ff0:	f003 031f 	and.w	r3, r3, #31
 8008ff4:	2208      	movs	r2, #8
 8008ff6:	409a      	lsls	r2, r3
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	4013      	ands	r3, r2
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d02a      	beq.n	8009056 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	f003 0308 	and.w	r3, r3, #8
 8009006:	2b00      	cmp	r3, #0
 8009008:	d025      	beq.n	8009056 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	681a      	ldr	r2, [r3, #0]
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f022 020e 	bic.w	r2, r2, #14
 8009018:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800901e:	f003 021f 	and.w	r2, r3, #31
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009026:	2101      	movs	r1, #1
 8009028:	fa01 f202 	lsl.w	r2, r1, r2
 800902c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2201      	movs	r2, #1
 8009032:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2201      	movs	r2, #1
 8009038:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2200      	movs	r2, #0
 8009040:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009048:	2b00      	cmp	r3, #0
 800904a:	d004      	beq.n	8009056 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8009054:	bf00      	nop
 8009056:	bf00      	nop
}
 8009058:	3710      	adds	r7, #16
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}

0800905e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800905e:	b480      	push	{r7}
 8009060:	b083      	sub	sp, #12
 8009062:	af00      	add	r7, sp, #0
 8009064:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800906c:	b2db      	uxtb	r3, r3
}
 800906e:	4618      	mov	r0, r3
 8009070:	370c      	adds	r7, #12
 8009072:	46bd      	mov	sp, r7
 8009074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009078:	4770      	bx	lr

0800907a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800907a:	b480      	push	{r7}
 800907c:	b085      	sub	sp, #20
 800907e:	af00      	add	r7, sp, #0
 8009080:	60f8      	str	r0, [r7, #12]
 8009082:	60b9      	str	r1, [r7, #8]
 8009084:	607a      	str	r2, [r7, #4]
 8009086:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800908c:	68fa      	ldr	r2, [r7, #12]
 800908e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8009090:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009096:	2b00      	cmp	r3, #0
 8009098:	d004      	beq.n	80090a4 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800909e:	68fa      	ldr	r2, [r7, #12]
 80090a0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80090a2:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090a8:	f003 021f 	and.w	r2, r3, #31
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090b0:	2101      	movs	r1, #1
 80090b2:	fa01 f202 	lsl.w	r2, r1, r2
 80090b6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	683a      	ldr	r2, [r7, #0]
 80090be:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	689b      	ldr	r3, [r3, #8]
 80090c4:	2b10      	cmp	r3, #16
 80090c6:	d108      	bne.n	80090da <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	687a      	ldr	r2, [r7, #4]
 80090ce:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	68ba      	ldr	r2, [r7, #8]
 80090d6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80090d8:	e007      	b.n	80090ea <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	68ba      	ldr	r2, [r7, #8]
 80090e0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	687a      	ldr	r2, [r7, #4]
 80090e8:	60da      	str	r2, [r3, #12]
}
 80090ea:	bf00      	nop
 80090ec:	3714      	adds	r7, #20
 80090ee:	46bd      	mov	sp, r7
 80090f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f4:	4770      	bx	lr
	...

080090f8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80090f8:	b480      	push	{r7}
 80090fa:	b087      	sub	sp, #28
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	461a      	mov	r2, r3
 8009106:	4b16      	ldr	r3, [pc, #88]	; (8009160 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8009108:	429a      	cmp	r2, r3
 800910a:	d802      	bhi.n	8009112 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800910c:	4b15      	ldr	r3, [pc, #84]	; (8009164 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800910e:	617b      	str	r3, [r7, #20]
 8009110:	e001      	b.n	8009116 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8009112:	4b15      	ldr	r3, [pc, #84]	; (8009168 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8009114:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	b2db      	uxtb	r3, r3
 8009120:	3b08      	subs	r3, #8
 8009122:	4a12      	ldr	r2, [pc, #72]	; (800916c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8009124:	fba2 2303 	umull	r2, r3, r2, r3
 8009128:	091b      	lsrs	r3, r3, #4
 800912a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009130:	089b      	lsrs	r3, r3, #2
 8009132:	009a      	lsls	r2, r3, #2
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	4413      	add	r3, r2
 8009138:	461a      	mov	r2, r3
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	4a0b      	ldr	r2, [pc, #44]	; (8009170 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8009142:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f003 031f 	and.w	r3, r3, #31
 800914a:	2201      	movs	r2, #1
 800914c:	409a      	lsls	r2, r3
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	651a      	str	r2, [r3, #80]	; 0x50
}
 8009152:	bf00      	nop
 8009154:	371c      	adds	r7, #28
 8009156:	46bd      	mov	sp, r7
 8009158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915c:	4770      	bx	lr
 800915e:	bf00      	nop
 8009160:	40020407 	.word	0x40020407
 8009164:	40020800 	.word	0x40020800
 8009168:	40020820 	.word	0x40020820
 800916c:	cccccccd 	.word	0xcccccccd
 8009170:	40020880 	.word	0x40020880

08009174 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009174:	b480      	push	{r7}
 8009176:	b085      	sub	sp, #20
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	685b      	ldr	r3, [r3, #4]
 8009180:	b2db      	uxtb	r3, r3
 8009182:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009184:	68fa      	ldr	r2, [r7, #12]
 8009186:	4b0b      	ldr	r3, [pc, #44]	; (80091b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8009188:	4413      	add	r3, r2
 800918a:	009b      	lsls	r3, r3, #2
 800918c:	461a      	mov	r2, r3
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	4a08      	ldr	r2, [pc, #32]	; (80091b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8009196:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	3b01      	subs	r3, #1
 800919c:	f003 031f 	and.w	r3, r3, #31
 80091a0:	2201      	movs	r2, #1
 80091a2:	409a      	lsls	r2, r3
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80091a8:	bf00      	nop
 80091aa:	3714      	adds	r7, #20
 80091ac:	46bd      	mov	sp, r7
 80091ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b2:	4770      	bx	lr
 80091b4:	1000823f 	.word	0x1000823f
 80091b8:	40020940 	.word	0x40020940

080091bc <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b086      	sub	sp, #24
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	60f8      	str	r0, [r7, #12]
 80091c4:	60b9      	str	r1, [r7, #8]
 80091c6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 80091ca:	2300      	movs	r3, #0
 80091cc:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80091ce:	4b2f      	ldr	r3, [pc, #188]	; (800928c <HAL_FLASH_Program+0xd0>)
 80091d0:	781b      	ldrb	r3, [r3, #0]
 80091d2:	2b01      	cmp	r3, #1
 80091d4:	d101      	bne.n	80091da <HAL_FLASH_Program+0x1e>
 80091d6:	2302      	movs	r3, #2
 80091d8:	e053      	b.n	8009282 <HAL_FLASH_Program+0xc6>
 80091da:	4b2c      	ldr	r3, [pc, #176]	; (800928c <HAL_FLASH_Program+0xd0>)
 80091dc:	2201      	movs	r2, #1
 80091de:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80091e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80091e4:	f000 f892 	bl	800930c <FLASH_WaitForLastOperation>
 80091e8:	4603      	mov	r3, r0
 80091ea:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80091ec:	7dfb      	ldrb	r3, [r7, #23]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d143      	bne.n	800927a <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80091f2:	4b26      	ldr	r3, [pc, #152]	; (800928c <HAL_FLASH_Program+0xd0>)
 80091f4:	2200      	movs	r2, #0
 80091f6:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80091f8:	4b25      	ldr	r3, [pc, #148]	; (8009290 <HAL_FLASH_Program+0xd4>)
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009200:	2b00      	cmp	r3, #0
 8009202:	d009      	beq.n	8009218 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8009204:	4b22      	ldr	r3, [pc, #136]	; (8009290 <HAL_FLASH_Program+0xd4>)
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	4a21      	ldr	r2, [pc, #132]	; (8009290 <HAL_FLASH_Program+0xd4>)
 800920a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800920e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8009210:	4b1e      	ldr	r3, [pc, #120]	; (800928c <HAL_FLASH_Program+0xd0>)
 8009212:	2202      	movs	r2, #2
 8009214:	771a      	strb	r2, [r3, #28]
 8009216:	e002      	b.n	800921e <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8009218:	4b1c      	ldr	r3, [pc, #112]	; (800928c <HAL_FLASH_Program+0xd0>)
 800921a:	2200      	movs	r2, #0
 800921c:	771a      	strb	r2, [r3, #28]
    }
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d107      	bne.n	8009234 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8009224:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009228:	68b8      	ldr	r0, [r7, #8]
 800922a:	f000 f8c3 	bl	80093b4 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 800922e:	2301      	movs	r3, #1
 8009230:	613b      	str	r3, [r7, #16]
 8009232:	e010      	b.n	8009256 <HAL_FLASH_Program+0x9a>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	2b01      	cmp	r3, #1
 8009238:	d002      	beq.n	8009240 <HAL_FLASH_Program+0x84>
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	2b02      	cmp	r3, #2
 800923e:	d10a      	bne.n	8009256 <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	4619      	mov	r1, r3
 8009244:	68b8      	ldr	r0, [r7, #8]
 8009246:	f000 f8db 	bl	8009400 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	2b02      	cmp	r3, #2
 800924e:	d102      	bne.n	8009256 <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8009250:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009254:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009256:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800925a:	f000 f857 	bl	800930c <FLASH_WaitForLastOperation>
 800925e:	4603      	mov	r3, r0
 8009260:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8009262:	693b      	ldr	r3, [r7, #16]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d006      	beq.n	8009276 <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8009268:	4b09      	ldr	r3, [pc, #36]	; (8009290 <HAL_FLASH_Program+0xd4>)
 800926a:	695a      	ldr	r2, [r3, #20]
 800926c:	693b      	ldr	r3, [r7, #16]
 800926e:	43db      	mvns	r3, r3
 8009270:	4907      	ldr	r1, [pc, #28]	; (8009290 <HAL_FLASH_Program+0xd4>)
 8009272:	4013      	ands	r3, r2
 8009274:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8009276:	f000 f9d3 	bl	8009620 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800927a:	4b04      	ldr	r3, [pc, #16]	; (800928c <HAL_FLASH_Program+0xd0>)
 800927c:	2200      	movs	r2, #0
 800927e:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8009280:	7dfb      	ldrb	r3, [r7, #23]
}
 8009282:	4618      	mov	r0, r3
 8009284:	3718      	adds	r7, #24
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}
 800928a:	bf00      	nop
 800928c:	200001e0 	.word	0x200001e0
 8009290:	40022000 	.word	0x40022000

08009294 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8009294:	b480      	push	{r7}
 8009296:	b083      	sub	sp, #12
 8009298:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800929a:	2300      	movs	r3, #0
 800929c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800929e:	4b0b      	ldr	r3, [pc, #44]	; (80092cc <HAL_FLASH_Unlock+0x38>)
 80092a0:	695b      	ldr	r3, [r3, #20]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	da0b      	bge.n	80092be <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80092a6:	4b09      	ldr	r3, [pc, #36]	; (80092cc <HAL_FLASH_Unlock+0x38>)
 80092a8:	4a09      	ldr	r2, [pc, #36]	; (80092d0 <HAL_FLASH_Unlock+0x3c>)
 80092aa:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80092ac:	4b07      	ldr	r3, [pc, #28]	; (80092cc <HAL_FLASH_Unlock+0x38>)
 80092ae:	4a09      	ldr	r2, [pc, #36]	; (80092d4 <HAL_FLASH_Unlock+0x40>)
 80092b0:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80092b2:	4b06      	ldr	r3, [pc, #24]	; (80092cc <HAL_FLASH_Unlock+0x38>)
 80092b4:	695b      	ldr	r3, [r3, #20]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	da01      	bge.n	80092be <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80092ba:	2301      	movs	r3, #1
 80092bc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80092be:	79fb      	ldrb	r3, [r7, #7]
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	370c      	adds	r7, #12
 80092c4:	46bd      	mov	sp, r7
 80092c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ca:	4770      	bx	lr
 80092cc:	40022000 	.word	0x40022000
 80092d0:	45670123 	.word	0x45670123
 80092d4:	cdef89ab 	.word	0xcdef89ab

080092d8 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80092d8:	b480      	push	{r7}
 80092da:	b083      	sub	sp, #12
 80092dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 80092de:	2301      	movs	r3, #1
 80092e0:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80092e2:	4b09      	ldr	r3, [pc, #36]	; (8009308 <HAL_FLASH_Lock+0x30>)
 80092e4:	695b      	ldr	r3, [r3, #20]
 80092e6:	4a08      	ldr	r2, [pc, #32]	; (8009308 <HAL_FLASH_Lock+0x30>)
 80092e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80092ec:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80092ee:	4b06      	ldr	r3, [pc, #24]	; (8009308 <HAL_FLASH_Lock+0x30>)
 80092f0:	695b      	ldr	r3, [r3, #20]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	da01      	bge.n	80092fa <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 80092f6:	2300      	movs	r3, #0
 80092f8:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80092fa:	79fb      	ldrb	r3, [r7, #7]
}
 80092fc:	4618      	mov	r0, r3
 80092fe:	370c      	adds	r7, #12
 8009300:	46bd      	mov	sp, r7
 8009302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009306:	4770      	bx	lr
 8009308:	40022000 	.word	0x40022000

0800930c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b084      	sub	sp, #16
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8009314:	f7fc fe1a 	bl	8005f4c <HAL_GetTick>
 8009318:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800931a:	e009      	b.n	8009330 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 800931c:	f7fc fe16 	bl	8005f4c <HAL_GetTick>
 8009320:	4602      	mov	r2, r0
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	1ad3      	subs	r3, r2, r3
 8009326:	687a      	ldr	r2, [r7, #4]
 8009328:	429a      	cmp	r2, r3
 800932a:	d201      	bcs.n	8009330 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 800932c:	2303      	movs	r3, #3
 800932e:	e038      	b.n	80093a2 <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8009330:	4b1e      	ldr	r3, [pc, #120]	; (80093ac <FLASH_WaitForLastOperation+0xa0>)
 8009332:	691b      	ldr	r3, [r3, #16]
 8009334:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009338:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800933c:	d0ee      	beq.n	800931c <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800933e:	4b1b      	ldr	r3, [pc, #108]	; (80093ac <FLASH_WaitForLastOperation+0xa0>)
 8009340:	691a      	ldr	r2, [r3, #16]
 8009342:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8009346:	4013      	ands	r3, r2
 8009348:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d01e      	beq.n	800938e <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8009350:	4b17      	ldr	r3, [pc, #92]	; (80093b0 <FLASH_WaitForLastOperation+0xa4>)
 8009352:	685a      	ldr	r2, [r3, #4]
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	4313      	orrs	r3, r2
 8009358:	4a15      	ldr	r2, [pc, #84]	; (80093b0 <FLASH_WaitForLastOperation+0xa4>)
 800935a:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 800935c:	68bb      	ldr	r3, [r7, #8]
 800935e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8009362:	2b00      	cmp	r3, #0
 8009364:	d007      	beq.n	8009376 <FLASH_WaitForLastOperation+0x6a>
 8009366:	4b11      	ldr	r3, [pc, #68]	; (80093ac <FLASH_WaitForLastOperation+0xa0>)
 8009368:	699a      	ldr	r2, [r3, #24]
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8009370:	490e      	ldr	r1, [pc, #56]	; (80093ac <FLASH_WaitForLastOperation+0xa0>)
 8009372:	4313      	orrs	r3, r2
 8009374:	618b      	str	r3, [r1, #24]
 8009376:	68bb      	ldr	r3, [r7, #8]
 8009378:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800937c:	2b00      	cmp	r3, #0
 800937e:	d004      	beq.n	800938a <FLASH_WaitForLastOperation+0x7e>
 8009380:	4a0a      	ldr	r2, [pc, #40]	; (80093ac <FLASH_WaitForLastOperation+0xa0>)
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8009388:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 800938a:	2301      	movs	r3, #1
 800938c:	e009      	b.n	80093a2 <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800938e:	4b07      	ldr	r3, [pc, #28]	; (80093ac <FLASH_WaitForLastOperation+0xa0>)
 8009390:	691b      	ldr	r3, [r3, #16]
 8009392:	f003 0301 	and.w	r3, r3, #1
 8009396:	2b01      	cmp	r3, #1
 8009398:	d102      	bne.n	80093a0 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800939a:	4b04      	ldr	r3, [pc, #16]	; (80093ac <FLASH_WaitForLastOperation+0xa0>)
 800939c:	2201      	movs	r2, #1
 800939e:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80093a0:	2300      	movs	r3, #0
}
 80093a2:	4618      	mov	r0, r3
 80093a4:	3710      	adds	r7, #16
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}
 80093aa:	bf00      	nop
 80093ac:	40022000 	.word	0x40022000
 80093b0:	200001e0 	.word	0x200001e0

080093b4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80093b4:	b480      	push	{r7}
 80093b6:	b085      	sub	sp, #20
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	60f8      	str	r0, [r7, #12]
 80093bc:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80093c0:	4b0e      	ldr	r3, [pc, #56]	; (80093fc <FLASH_Program_DoubleWord+0x48>)
 80093c2:	695b      	ldr	r3, [r3, #20]
 80093c4:	4a0d      	ldr	r2, [pc, #52]	; (80093fc <FLASH_Program_DoubleWord+0x48>)
 80093c6:	f043 0301 	orr.w	r3, r3, #1
 80093ca:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	683a      	ldr	r2, [r7, #0]
 80093d0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80093d2:	f3bf 8f6f 	isb	sy
}
 80093d6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80093d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80093dc:	f04f 0200 	mov.w	r2, #0
 80093e0:	f04f 0300 	mov.w	r3, #0
 80093e4:	000a      	movs	r2, r1
 80093e6:	2300      	movs	r3, #0
 80093e8:	68f9      	ldr	r1, [r7, #12]
 80093ea:	3104      	adds	r1, #4
 80093ec:	4613      	mov	r3, r2
 80093ee:	600b      	str	r3, [r1, #0]
}
 80093f0:	bf00      	nop
 80093f2:	3714      	adds	r7, #20
 80093f4:	46bd      	mov	sp, r7
 80093f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fa:	4770      	bx	lr
 80093fc:	40022000 	.word	0x40022000

08009400 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8009400:	b480      	push	{r7}
 8009402:	b089      	sub	sp, #36	; 0x24
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
 8009408:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800940a:	2340      	movs	r3, #64	; 0x40
 800940c:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8009416:	4b14      	ldr	r3, [pc, #80]	; (8009468 <FLASH_Program_Fast+0x68>)
 8009418:	695b      	ldr	r3, [r3, #20]
 800941a:	4a13      	ldr	r2, [pc, #76]	; (8009468 <FLASH_Program_Fast+0x68>)
 800941c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009420:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009422:	f3ef 8310 	mrs	r3, PRIMASK
 8009426:	60fb      	str	r3, [r7, #12]
  return(result);
 8009428:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800942a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800942c:	b672      	cpsid	i
}
 800942e:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8009430:	697b      	ldr	r3, [r7, #20]
 8009432:	681a      	ldr	r2, [r3, #0]
 8009434:	69bb      	ldr	r3, [r7, #24]
 8009436:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8009438:	69bb      	ldr	r3, [r7, #24]
 800943a:	3304      	adds	r3, #4
 800943c:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800943e:	697b      	ldr	r3, [r7, #20]
 8009440:	3304      	adds	r3, #4
 8009442:	617b      	str	r3, [r7, #20]
    row_index--;
 8009444:	7ffb      	ldrb	r3, [r7, #31]
 8009446:	3b01      	subs	r3, #1
 8009448:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 800944a:	7ffb      	ldrb	r3, [r7, #31]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d1ef      	bne.n	8009430 <FLASH_Program_Fast+0x30>
 8009450:	693b      	ldr	r3, [r7, #16]
 8009452:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	f383 8810 	msr	PRIMASK, r3
}
 800945a:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 800945c:	bf00      	nop
 800945e:	3724      	adds	r7, #36	; 0x24
 8009460:	46bd      	mov	sp, r7
 8009462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009466:	4770      	bx	lr
 8009468:	40022000 	.word	0x40022000

0800946c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b084      	sub	sp, #16
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8009476:	4b47      	ldr	r3, [pc, #284]	; (8009594 <HAL_FLASHEx_Erase+0x128>)
 8009478:	781b      	ldrb	r3, [r3, #0]
 800947a:	2b01      	cmp	r3, #1
 800947c:	d101      	bne.n	8009482 <HAL_FLASHEx_Erase+0x16>
 800947e:	2302      	movs	r3, #2
 8009480:	e083      	b.n	800958a <HAL_FLASHEx_Erase+0x11e>
 8009482:	4b44      	ldr	r3, [pc, #272]	; (8009594 <HAL_FLASHEx_Erase+0x128>)
 8009484:	2201      	movs	r2, #1
 8009486:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009488:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800948c:	f7ff ff3e 	bl	800930c <FLASH_WaitForLastOperation>
 8009490:	4603      	mov	r3, r0
 8009492:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8009494:	7bfb      	ldrb	r3, [r7, #15]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d173      	bne.n	8009582 <HAL_FLASHEx_Erase+0x116>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800949a:	4b3e      	ldr	r3, [pc, #248]	; (8009594 <HAL_FLASHEx_Erase+0x128>)
 800949c:	2200      	movs	r2, #0
 800949e:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80094a0:	4b3d      	ldr	r3, [pc, #244]	; (8009598 <HAL_FLASHEx_Erase+0x12c>)
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d013      	beq.n	80094d4 <HAL_FLASHEx_Erase+0x68>
    {
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80094ac:	4b3a      	ldr	r3, [pc, #232]	; (8009598 <HAL_FLASHEx_Erase+0x12c>)
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d009      	beq.n	80094cc <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80094b8:	4b37      	ldr	r3, [pc, #220]	; (8009598 <HAL_FLASHEx_Erase+0x12c>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	4a36      	ldr	r2, [pc, #216]	; (8009598 <HAL_FLASHEx_Erase+0x12c>)
 80094be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80094c2:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80094c4:	4b33      	ldr	r3, [pc, #204]	; (8009594 <HAL_FLASHEx_Erase+0x128>)
 80094c6:	2203      	movs	r2, #3
 80094c8:	771a      	strb	r2, [r3, #28]
 80094ca:	e016      	b.n	80094fa <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80094cc:	4b31      	ldr	r3, [pc, #196]	; (8009594 <HAL_FLASHEx_Erase+0x128>)
 80094ce:	2201      	movs	r2, #1
 80094d0:	771a      	strb	r2, [r3, #28]
 80094d2:	e012      	b.n	80094fa <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80094d4:	4b30      	ldr	r3, [pc, #192]	; (8009598 <HAL_FLASHEx_Erase+0x12c>)
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d009      	beq.n	80094f4 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80094e0:	4b2d      	ldr	r3, [pc, #180]	; (8009598 <HAL_FLASHEx_Erase+0x12c>)
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	4a2c      	ldr	r2, [pc, #176]	; (8009598 <HAL_FLASHEx_Erase+0x12c>)
 80094e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80094ea:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80094ec:	4b29      	ldr	r3, [pc, #164]	; (8009594 <HAL_FLASHEx_Erase+0x128>)
 80094ee:	2202      	movs	r2, #2
 80094f0:	771a      	strb	r2, [r3, #28]
 80094f2:	e002      	b.n	80094fa <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80094f4:	4b27      	ldr	r3, [pc, #156]	; (8009594 <HAL_FLASHEx_Erase+0x128>)
 80094f6:	2200      	movs	r2, #0
 80094f8:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	2b01      	cmp	r3, #1
 8009500:	d111      	bne.n	8009526 <HAL_FLASHEx_Erase+0xba>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	4618      	mov	r0, r3
 8009508:	f000 f848 	bl	800959c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800950c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009510:	f7ff fefc 	bl	800930c <FLASH_WaitForLastOperation>
 8009514:	4603      	mov	r3, r0
 8009516:	73fb      	strb	r3, [r7, #15]
#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8009518:	4b1f      	ldr	r3, [pc, #124]	; (8009598 <HAL_FLASHEx_Erase+0x12c>)
 800951a:	695b      	ldr	r3, [r3, #20]
 800951c:	4a1e      	ldr	r2, [pc, #120]	; (8009598 <HAL_FLASHEx_Erase+0x12c>)
 800951e:	f023 0304 	bic.w	r3, r3, #4
 8009522:	6153      	str	r3, [r2, #20]
 8009524:	e02b      	b.n	800957e <HAL_FLASHEx_Erase+0x112>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	f04f 32ff 	mov.w	r2, #4294967295
 800952c:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	689b      	ldr	r3, [r3, #8]
 8009532:	60bb      	str	r3, [r7, #8]
 8009534:	e01b      	b.n	800956e <HAL_FLASHEx_Erase+0x102>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	685b      	ldr	r3, [r3, #4]
 800953a:	4619      	mov	r1, r3
 800953c:	68b8      	ldr	r0, [r7, #8]
 800953e:	f000 f84b 	bl	80095d8 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009542:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009546:	f7ff fee1 	bl	800930c <FLASH_WaitForLastOperation>
 800954a:	4603      	mov	r3, r0
 800954c:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800954e:	4b12      	ldr	r3, [pc, #72]	; (8009598 <HAL_FLASHEx_Erase+0x12c>)
 8009550:	695b      	ldr	r3, [r3, #20]
 8009552:	4a11      	ldr	r2, [pc, #68]	; (8009598 <HAL_FLASHEx_Erase+0x12c>)
 8009554:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8009558:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 800955a:	7bfb      	ldrb	r3, [r7, #15]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d003      	beq.n	8009568 <HAL_FLASHEx_Erase+0xfc>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	68ba      	ldr	r2, [r7, #8]
 8009564:	601a      	str	r2, [r3, #0]
          break;
 8009566:	e00a      	b.n	800957e <HAL_FLASHEx_Erase+0x112>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	3301      	adds	r3, #1
 800956c:	60bb      	str	r3, [r7, #8]
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	689a      	ldr	r2, [r3, #8]
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	68db      	ldr	r3, [r3, #12]
 8009576:	4413      	add	r3, r2
 8009578:	68ba      	ldr	r2, [r7, #8]
 800957a:	429a      	cmp	r2, r3
 800957c:	d3db      	bcc.n	8009536 <HAL_FLASHEx_Erase+0xca>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800957e:	f000 f84f 	bl	8009620 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8009582:	4b04      	ldr	r3, [pc, #16]	; (8009594 <HAL_FLASHEx_Erase+0x128>)
 8009584:	2200      	movs	r2, #0
 8009586:	701a      	strb	r2, [r3, #0]

  return status;
 8009588:	7bfb      	ldrb	r3, [r7, #15]
}
 800958a:	4618      	mov	r0, r3
 800958c:	3710      	adds	r7, #16
 800958e:	46bd      	mov	sp, r7
 8009590:	bd80      	pop	{r7, pc}
 8009592:	bf00      	nop
 8009594:	200001e0 	.word	0x200001e0
 8009598:	40022000 	.word	0x40022000

0800959c <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800959c:	b480      	push	{r7}
 800959e:	b083      	sub	sp, #12
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f003 0301 	and.w	r3, r3, #1
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d005      	beq.n	80095ba <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80095ae:	4b09      	ldr	r3, [pc, #36]	; (80095d4 <FLASH_MassErase+0x38>)
 80095b0:	695b      	ldr	r3, [r3, #20]
 80095b2:	4a08      	ldr	r2, [pc, #32]	; (80095d4 <FLASH_MassErase+0x38>)
 80095b4:	f043 0304 	orr.w	r3, r3, #4
 80095b8:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80095ba:	4b06      	ldr	r3, [pc, #24]	; (80095d4 <FLASH_MassErase+0x38>)
 80095bc:	695b      	ldr	r3, [r3, #20]
 80095be:	4a05      	ldr	r2, [pc, #20]	; (80095d4 <FLASH_MassErase+0x38>)
 80095c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80095c4:	6153      	str	r3, [r2, #20]
}
 80095c6:	bf00      	nop
 80095c8:	370c      	adds	r7, #12
 80095ca:	46bd      	mov	sp, r7
 80095cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d0:	4770      	bx	lr
 80095d2:	bf00      	nop
 80095d4:	40022000 	.word	0x40022000

080095d8 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 80095d8:	b480      	push	{r7}
 80095da:	b083      	sub	sp, #12
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
 80095e0:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_OPTR_DBANK */

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80095e2:	4b0e      	ldr	r3, [pc, #56]	; (800961c <FLASH_PageErase+0x44>)
 80095e4:	695b      	ldr	r3, [r3, #20]
 80095e6:	f423 72fc 	bic.w	r2, r3, #504	; 0x1f8
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	00db      	lsls	r3, r3, #3
 80095ee:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 80095f2:	490a      	ldr	r1, [pc, #40]	; (800961c <FLASH_PageErase+0x44>)
 80095f4:	4313      	orrs	r3, r2
 80095f6:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 80095f8:	4b08      	ldr	r3, [pc, #32]	; (800961c <FLASH_PageErase+0x44>)
 80095fa:	695b      	ldr	r3, [r3, #20]
 80095fc:	4a07      	ldr	r2, [pc, #28]	; (800961c <FLASH_PageErase+0x44>)
 80095fe:	f043 0302 	orr.w	r3, r3, #2
 8009602:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8009604:	4b05      	ldr	r3, [pc, #20]	; (800961c <FLASH_PageErase+0x44>)
 8009606:	695b      	ldr	r3, [r3, #20]
 8009608:	4a04      	ldr	r2, [pc, #16]	; (800961c <FLASH_PageErase+0x44>)
 800960a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800960e:	6153      	str	r3, [r2, #20]
}
 8009610:	bf00      	nop
 8009612:	370c      	adds	r7, #12
 8009614:	46bd      	mov	sp, r7
 8009616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961a:	4770      	bx	lr
 800961c:	40022000 	.word	0x40022000

08009620 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8009620:	b480      	push	{r7}
 8009622:	b083      	sub	sp, #12
 8009624:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8009626:	4b21      	ldr	r3, [pc, #132]	; (80096ac <FLASH_FlushCaches+0x8c>)
 8009628:	7f1b      	ldrb	r3, [r3, #28]
 800962a:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800962c:	79fb      	ldrb	r3, [r7, #7]
 800962e:	2b01      	cmp	r3, #1
 8009630:	d002      	beq.n	8009638 <FLASH_FlushCaches+0x18>
 8009632:	79fb      	ldrb	r3, [r7, #7]
 8009634:	2b03      	cmp	r3, #3
 8009636:	d117      	bne.n	8009668 <FLASH_FlushCaches+0x48>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8009638:	4b1d      	ldr	r3, [pc, #116]	; (80096b0 <FLASH_FlushCaches+0x90>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4a1c      	ldr	r2, [pc, #112]	; (80096b0 <FLASH_FlushCaches+0x90>)
 800963e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009642:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8009644:	4b1a      	ldr	r3, [pc, #104]	; (80096b0 <FLASH_FlushCaches+0x90>)
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	4a19      	ldr	r2, [pc, #100]	; (80096b0 <FLASH_FlushCaches+0x90>)
 800964a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800964e:	6013      	str	r3, [r2, #0]
 8009650:	4b17      	ldr	r3, [pc, #92]	; (80096b0 <FLASH_FlushCaches+0x90>)
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	4a16      	ldr	r2, [pc, #88]	; (80096b0 <FLASH_FlushCaches+0x90>)
 8009656:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800965a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800965c:	4b14      	ldr	r3, [pc, #80]	; (80096b0 <FLASH_FlushCaches+0x90>)
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	4a13      	ldr	r2, [pc, #76]	; (80096b0 <FLASH_FlushCaches+0x90>)
 8009662:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009666:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8009668:	79fb      	ldrb	r3, [r7, #7]
 800966a:	2b02      	cmp	r3, #2
 800966c:	d002      	beq.n	8009674 <FLASH_FlushCaches+0x54>
 800966e:	79fb      	ldrb	r3, [r7, #7]
 8009670:	2b03      	cmp	r3, #3
 8009672:	d111      	bne.n	8009698 <FLASH_FlushCaches+0x78>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8009674:	4b0e      	ldr	r3, [pc, #56]	; (80096b0 <FLASH_FlushCaches+0x90>)
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	4a0d      	ldr	r2, [pc, #52]	; (80096b0 <FLASH_FlushCaches+0x90>)
 800967a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800967e:	6013      	str	r3, [r2, #0]
 8009680:	4b0b      	ldr	r3, [pc, #44]	; (80096b0 <FLASH_FlushCaches+0x90>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	4a0a      	ldr	r2, [pc, #40]	; (80096b0 <FLASH_FlushCaches+0x90>)
 8009686:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800968a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800968c:	4b08      	ldr	r3, [pc, #32]	; (80096b0 <FLASH_FlushCaches+0x90>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	4a07      	ldr	r2, [pc, #28]	; (80096b0 <FLASH_FlushCaches+0x90>)
 8009692:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009696:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8009698:	4b04      	ldr	r3, [pc, #16]	; (80096ac <FLASH_FlushCaches+0x8c>)
 800969a:	2200      	movs	r2, #0
 800969c:	771a      	strb	r2, [r3, #28]
}
 800969e:	bf00      	nop
 80096a0:	370c      	adds	r7, #12
 80096a2:	46bd      	mov	sp, r7
 80096a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a8:	4770      	bx	lr
 80096aa:	bf00      	nop
 80096ac:	200001e0 	.word	0x200001e0
 80096b0:	40022000 	.word	0x40022000

080096b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b087      	sub	sp, #28
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
 80096bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80096be:	2300      	movs	r3, #0
 80096c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80096c2:	e15a      	b.n	800997a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	681a      	ldr	r2, [r3, #0]
 80096c8:	2101      	movs	r1, #1
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	fa01 f303 	lsl.w	r3, r1, r3
 80096d0:	4013      	ands	r3, r2
 80096d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	f000 814c 	beq.w	8009974 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	685b      	ldr	r3, [r3, #4]
 80096e0:	f003 0303 	and.w	r3, r3, #3
 80096e4:	2b01      	cmp	r3, #1
 80096e6:	d005      	beq.n	80096f4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	685b      	ldr	r3, [r3, #4]
 80096ec:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80096f0:	2b02      	cmp	r3, #2
 80096f2:	d130      	bne.n	8009756 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	689b      	ldr	r3, [r3, #8]
 80096f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	005b      	lsls	r3, r3, #1
 80096fe:	2203      	movs	r2, #3
 8009700:	fa02 f303 	lsl.w	r3, r2, r3
 8009704:	43db      	mvns	r3, r3
 8009706:	693a      	ldr	r2, [r7, #16]
 8009708:	4013      	ands	r3, r2
 800970a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	68da      	ldr	r2, [r3, #12]
 8009710:	697b      	ldr	r3, [r7, #20]
 8009712:	005b      	lsls	r3, r3, #1
 8009714:	fa02 f303 	lsl.w	r3, r2, r3
 8009718:	693a      	ldr	r2, [r7, #16]
 800971a:	4313      	orrs	r3, r2
 800971c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	693a      	ldr	r2, [r7, #16]
 8009722:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	685b      	ldr	r3, [r3, #4]
 8009728:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800972a:	2201      	movs	r2, #1
 800972c:	697b      	ldr	r3, [r7, #20]
 800972e:	fa02 f303 	lsl.w	r3, r2, r3
 8009732:	43db      	mvns	r3, r3
 8009734:	693a      	ldr	r2, [r7, #16]
 8009736:	4013      	ands	r3, r2
 8009738:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	685b      	ldr	r3, [r3, #4]
 800973e:	091b      	lsrs	r3, r3, #4
 8009740:	f003 0201 	and.w	r2, r3, #1
 8009744:	697b      	ldr	r3, [r7, #20]
 8009746:	fa02 f303 	lsl.w	r3, r2, r3
 800974a:	693a      	ldr	r2, [r7, #16]
 800974c:	4313      	orrs	r3, r2
 800974e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	693a      	ldr	r2, [r7, #16]
 8009754:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	685b      	ldr	r3, [r3, #4]
 800975a:	f003 0303 	and.w	r3, r3, #3
 800975e:	2b03      	cmp	r3, #3
 8009760:	d017      	beq.n	8009792 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	68db      	ldr	r3, [r3, #12]
 8009766:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009768:	697b      	ldr	r3, [r7, #20]
 800976a:	005b      	lsls	r3, r3, #1
 800976c:	2203      	movs	r2, #3
 800976e:	fa02 f303 	lsl.w	r3, r2, r3
 8009772:	43db      	mvns	r3, r3
 8009774:	693a      	ldr	r2, [r7, #16]
 8009776:	4013      	ands	r3, r2
 8009778:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	689a      	ldr	r2, [r3, #8]
 800977e:	697b      	ldr	r3, [r7, #20]
 8009780:	005b      	lsls	r3, r3, #1
 8009782:	fa02 f303 	lsl.w	r3, r2, r3
 8009786:	693a      	ldr	r2, [r7, #16]
 8009788:	4313      	orrs	r3, r2
 800978a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	693a      	ldr	r2, [r7, #16]
 8009790:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	685b      	ldr	r3, [r3, #4]
 8009796:	f003 0303 	and.w	r3, r3, #3
 800979a:	2b02      	cmp	r3, #2
 800979c:	d123      	bne.n	80097e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800979e:	697b      	ldr	r3, [r7, #20]
 80097a0:	08da      	lsrs	r2, r3, #3
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	3208      	adds	r2, #8
 80097a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80097ac:	697b      	ldr	r3, [r7, #20]
 80097ae:	f003 0307 	and.w	r3, r3, #7
 80097b2:	009b      	lsls	r3, r3, #2
 80097b4:	220f      	movs	r2, #15
 80097b6:	fa02 f303 	lsl.w	r3, r2, r3
 80097ba:	43db      	mvns	r3, r3
 80097bc:	693a      	ldr	r2, [r7, #16]
 80097be:	4013      	ands	r3, r2
 80097c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	691a      	ldr	r2, [r3, #16]
 80097c6:	697b      	ldr	r3, [r7, #20]
 80097c8:	f003 0307 	and.w	r3, r3, #7
 80097cc:	009b      	lsls	r3, r3, #2
 80097ce:	fa02 f303 	lsl.w	r3, r2, r3
 80097d2:	693a      	ldr	r2, [r7, #16]
 80097d4:	4313      	orrs	r3, r2
 80097d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80097d8:	697b      	ldr	r3, [r7, #20]
 80097da:	08da      	lsrs	r2, r3, #3
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	3208      	adds	r2, #8
 80097e0:	6939      	ldr	r1, [r7, #16]
 80097e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	005b      	lsls	r3, r3, #1
 80097f0:	2203      	movs	r2, #3
 80097f2:	fa02 f303 	lsl.w	r3, r2, r3
 80097f6:	43db      	mvns	r3, r3
 80097f8:	693a      	ldr	r2, [r7, #16]
 80097fa:	4013      	ands	r3, r2
 80097fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	685b      	ldr	r3, [r3, #4]
 8009802:	f003 0203 	and.w	r2, r3, #3
 8009806:	697b      	ldr	r3, [r7, #20]
 8009808:	005b      	lsls	r3, r3, #1
 800980a:	fa02 f303 	lsl.w	r3, r2, r3
 800980e:	693a      	ldr	r2, [r7, #16]
 8009810:	4313      	orrs	r3, r2
 8009812:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	693a      	ldr	r2, [r7, #16]
 8009818:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	685b      	ldr	r3, [r3, #4]
 800981e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8009822:	2b00      	cmp	r3, #0
 8009824:	f000 80a6 	beq.w	8009974 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009828:	4b5b      	ldr	r3, [pc, #364]	; (8009998 <HAL_GPIO_Init+0x2e4>)
 800982a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800982c:	4a5a      	ldr	r2, [pc, #360]	; (8009998 <HAL_GPIO_Init+0x2e4>)
 800982e:	f043 0301 	orr.w	r3, r3, #1
 8009832:	6613      	str	r3, [r2, #96]	; 0x60
 8009834:	4b58      	ldr	r3, [pc, #352]	; (8009998 <HAL_GPIO_Init+0x2e4>)
 8009836:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009838:	f003 0301 	and.w	r3, r3, #1
 800983c:	60bb      	str	r3, [r7, #8]
 800983e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009840:	4a56      	ldr	r2, [pc, #344]	; (800999c <HAL_GPIO_Init+0x2e8>)
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	089b      	lsrs	r3, r3, #2
 8009846:	3302      	adds	r3, #2
 8009848:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800984c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	f003 0303 	and.w	r3, r3, #3
 8009854:	009b      	lsls	r3, r3, #2
 8009856:	220f      	movs	r2, #15
 8009858:	fa02 f303 	lsl.w	r3, r2, r3
 800985c:	43db      	mvns	r3, r3
 800985e:	693a      	ldr	r2, [r7, #16]
 8009860:	4013      	ands	r3, r2
 8009862:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800986a:	d01f      	beq.n	80098ac <HAL_GPIO_Init+0x1f8>
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	4a4c      	ldr	r2, [pc, #304]	; (80099a0 <HAL_GPIO_Init+0x2ec>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d019      	beq.n	80098a8 <HAL_GPIO_Init+0x1f4>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	4a4b      	ldr	r2, [pc, #300]	; (80099a4 <HAL_GPIO_Init+0x2f0>)
 8009878:	4293      	cmp	r3, r2
 800987a:	d013      	beq.n	80098a4 <HAL_GPIO_Init+0x1f0>
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	4a4a      	ldr	r2, [pc, #296]	; (80099a8 <HAL_GPIO_Init+0x2f4>)
 8009880:	4293      	cmp	r3, r2
 8009882:	d00d      	beq.n	80098a0 <HAL_GPIO_Init+0x1ec>
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	4a49      	ldr	r2, [pc, #292]	; (80099ac <HAL_GPIO_Init+0x2f8>)
 8009888:	4293      	cmp	r3, r2
 800988a:	d007      	beq.n	800989c <HAL_GPIO_Init+0x1e8>
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	4a48      	ldr	r2, [pc, #288]	; (80099b0 <HAL_GPIO_Init+0x2fc>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d101      	bne.n	8009898 <HAL_GPIO_Init+0x1e4>
 8009894:	2305      	movs	r3, #5
 8009896:	e00a      	b.n	80098ae <HAL_GPIO_Init+0x1fa>
 8009898:	2306      	movs	r3, #6
 800989a:	e008      	b.n	80098ae <HAL_GPIO_Init+0x1fa>
 800989c:	2304      	movs	r3, #4
 800989e:	e006      	b.n	80098ae <HAL_GPIO_Init+0x1fa>
 80098a0:	2303      	movs	r3, #3
 80098a2:	e004      	b.n	80098ae <HAL_GPIO_Init+0x1fa>
 80098a4:	2302      	movs	r3, #2
 80098a6:	e002      	b.n	80098ae <HAL_GPIO_Init+0x1fa>
 80098a8:	2301      	movs	r3, #1
 80098aa:	e000      	b.n	80098ae <HAL_GPIO_Init+0x1fa>
 80098ac:	2300      	movs	r3, #0
 80098ae:	697a      	ldr	r2, [r7, #20]
 80098b0:	f002 0203 	and.w	r2, r2, #3
 80098b4:	0092      	lsls	r2, r2, #2
 80098b6:	4093      	lsls	r3, r2
 80098b8:	693a      	ldr	r2, [r7, #16]
 80098ba:	4313      	orrs	r3, r2
 80098bc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80098be:	4937      	ldr	r1, [pc, #220]	; (800999c <HAL_GPIO_Init+0x2e8>)
 80098c0:	697b      	ldr	r3, [r7, #20]
 80098c2:	089b      	lsrs	r3, r3, #2
 80098c4:	3302      	adds	r3, #2
 80098c6:	693a      	ldr	r2, [r7, #16]
 80098c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80098cc:	4b39      	ldr	r3, [pc, #228]	; (80099b4 <HAL_GPIO_Init+0x300>)
 80098ce:	689b      	ldr	r3, [r3, #8]
 80098d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	43db      	mvns	r3, r3
 80098d6:	693a      	ldr	r2, [r7, #16]
 80098d8:	4013      	ands	r3, r2
 80098da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	685b      	ldr	r3, [r3, #4]
 80098e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d003      	beq.n	80098f0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80098e8:	693a      	ldr	r2, [r7, #16]
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	4313      	orrs	r3, r2
 80098ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80098f0:	4a30      	ldr	r2, [pc, #192]	; (80099b4 <HAL_GPIO_Init+0x300>)
 80098f2:	693b      	ldr	r3, [r7, #16]
 80098f4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80098f6:	4b2f      	ldr	r3, [pc, #188]	; (80099b4 <HAL_GPIO_Init+0x300>)
 80098f8:	68db      	ldr	r3, [r3, #12]
 80098fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	43db      	mvns	r3, r3
 8009900:	693a      	ldr	r2, [r7, #16]
 8009902:	4013      	ands	r3, r2
 8009904:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	685b      	ldr	r3, [r3, #4]
 800990a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800990e:	2b00      	cmp	r3, #0
 8009910:	d003      	beq.n	800991a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8009912:	693a      	ldr	r2, [r7, #16]
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	4313      	orrs	r3, r2
 8009918:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800991a:	4a26      	ldr	r2, [pc, #152]	; (80099b4 <HAL_GPIO_Init+0x300>)
 800991c:	693b      	ldr	r3, [r7, #16]
 800991e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8009920:	4b24      	ldr	r3, [pc, #144]	; (80099b4 <HAL_GPIO_Init+0x300>)
 8009922:	685b      	ldr	r3, [r3, #4]
 8009924:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	43db      	mvns	r3, r3
 800992a:	693a      	ldr	r2, [r7, #16]
 800992c:	4013      	ands	r3, r2
 800992e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	685b      	ldr	r3, [r3, #4]
 8009934:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009938:	2b00      	cmp	r3, #0
 800993a:	d003      	beq.n	8009944 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800993c:	693a      	ldr	r2, [r7, #16]
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	4313      	orrs	r3, r2
 8009942:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8009944:	4a1b      	ldr	r2, [pc, #108]	; (80099b4 <HAL_GPIO_Init+0x300>)
 8009946:	693b      	ldr	r3, [r7, #16]
 8009948:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800994a:	4b1a      	ldr	r3, [pc, #104]	; (80099b4 <HAL_GPIO_Init+0x300>)
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	43db      	mvns	r3, r3
 8009954:	693a      	ldr	r2, [r7, #16]
 8009956:	4013      	ands	r3, r2
 8009958:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	685b      	ldr	r3, [r3, #4]
 800995e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009962:	2b00      	cmp	r3, #0
 8009964:	d003      	beq.n	800996e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8009966:	693a      	ldr	r2, [r7, #16]
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	4313      	orrs	r3, r2
 800996c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800996e:	4a11      	ldr	r2, [pc, #68]	; (80099b4 <HAL_GPIO_Init+0x300>)
 8009970:	693b      	ldr	r3, [r7, #16]
 8009972:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8009974:	697b      	ldr	r3, [r7, #20]
 8009976:	3301      	adds	r3, #1
 8009978:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	681a      	ldr	r2, [r3, #0]
 800997e:	697b      	ldr	r3, [r7, #20]
 8009980:	fa22 f303 	lsr.w	r3, r2, r3
 8009984:	2b00      	cmp	r3, #0
 8009986:	f47f ae9d 	bne.w	80096c4 <HAL_GPIO_Init+0x10>
  }
}
 800998a:	bf00      	nop
 800998c:	bf00      	nop
 800998e:	371c      	adds	r7, #28
 8009990:	46bd      	mov	sp, r7
 8009992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009996:	4770      	bx	lr
 8009998:	40021000 	.word	0x40021000
 800999c:	40010000 	.word	0x40010000
 80099a0:	48000400 	.word	0x48000400
 80099a4:	48000800 	.word	0x48000800
 80099a8:	48000c00 	.word	0x48000c00
 80099ac:	48001000 	.word	0x48001000
 80099b0:	48001400 	.word	0x48001400
 80099b4:	40010400 	.word	0x40010400

080099b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80099b8:	b480      	push	{r7}
 80099ba:	b085      	sub	sp, #20
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
 80099c0:	460b      	mov	r3, r1
 80099c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	691a      	ldr	r2, [r3, #16]
 80099c8:	887b      	ldrh	r3, [r7, #2]
 80099ca:	4013      	ands	r3, r2
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d002      	beq.n	80099d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80099d0:	2301      	movs	r3, #1
 80099d2:	73fb      	strb	r3, [r7, #15]
 80099d4:	e001      	b.n	80099da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80099d6:	2300      	movs	r3, #0
 80099d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80099da:	7bfb      	ldrb	r3, [r7, #15]
}
 80099dc:	4618      	mov	r0, r3
 80099de:	3714      	adds	r7, #20
 80099e0:	46bd      	mov	sp, r7
 80099e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e6:	4770      	bx	lr

080099e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80099e8:	b480      	push	{r7}
 80099ea:	b083      	sub	sp, #12
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
 80099f0:	460b      	mov	r3, r1
 80099f2:	807b      	strh	r3, [r7, #2]
 80099f4:	4613      	mov	r3, r2
 80099f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80099f8:	787b      	ldrb	r3, [r7, #1]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d003      	beq.n	8009a06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80099fe:	887a      	ldrh	r2, [r7, #2]
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009a04:	e002      	b.n	8009a0c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009a06:	887a      	ldrh	r2, [r7, #2]
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8009a0c:	bf00      	nop
 8009a0e:	370c      	adds	r7, #12
 8009a10:	46bd      	mov	sp, r7
 8009a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a16:	4770      	bx	lr

08009a18 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b082      	sub	sp, #8
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	4603      	mov	r3, r0
 8009a20:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8009a22:	4b08      	ldr	r3, [pc, #32]	; (8009a44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009a24:	695a      	ldr	r2, [r3, #20]
 8009a26:	88fb      	ldrh	r3, [r7, #6]
 8009a28:	4013      	ands	r3, r2
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d006      	beq.n	8009a3c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009a2e:	4a05      	ldr	r2, [pc, #20]	; (8009a44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009a30:	88fb      	ldrh	r3, [r7, #6]
 8009a32:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009a34:	88fb      	ldrh	r3, [r7, #6]
 8009a36:	4618      	mov	r0, r3
 8009a38:	f7f9 fa62 	bl	8002f00 <HAL_GPIO_EXTI_Callback>
  }
}
 8009a3c:	bf00      	nop
 8009a3e:	3708      	adds	r7, #8
 8009a40:	46bd      	mov	sp, r7
 8009a42:	bd80      	pop	{r7, pc}
 8009a44:	40010400 	.word	0x40010400

08009a48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b082      	sub	sp, #8
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d101      	bne.n	8009a5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009a56:	2301      	movs	r3, #1
 8009a58:	e08d      	b.n	8009b76 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009a60:	b2db      	uxtb	r3, r3
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d106      	bne.n	8009a74 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	f7fb f978 	bl	8004d64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2224      	movs	r2, #36	; 0x24
 8009a78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	681a      	ldr	r2, [r3, #0]
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f022 0201 	bic.w	r2, r2, #1
 8009a8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	685a      	ldr	r2, [r3, #4]
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8009a98:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	689a      	ldr	r2, [r3, #8]
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009aa8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	68db      	ldr	r3, [r3, #12]
 8009aae:	2b01      	cmp	r3, #1
 8009ab0:	d107      	bne.n	8009ac2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	689a      	ldr	r2, [r3, #8]
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009abe:	609a      	str	r2, [r3, #8]
 8009ac0:	e006      	b.n	8009ad0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	689a      	ldr	r2, [r3, #8]
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8009ace:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	68db      	ldr	r3, [r3, #12]
 8009ad4:	2b02      	cmp	r3, #2
 8009ad6:	d108      	bne.n	8009aea <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	685a      	ldr	r2, [r3, #4]
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009ae6:	605a      	str	r2, [r3, #4]
 8009ae8:	e007      	b.n	8009afa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	685a      	ldr	r2, [r3, #4]
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009af8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	685b      	ldr	r3, [r3, #4]
 8009b00:	687a      	ldr	r2, [r7, #4]
 8009b02:	6812      	ldr	r2, [r2, #0]
 8009b04:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009b08:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b0c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	68da      	ldr	r2, [r3, #12]
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009b1c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	691a      	ldr	r2, [r3, #16]
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	695b      	ldr	r3, [r3, #20]
 8009b26:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	699b      	ldr	r3, [r3, #24]
 8009b2e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	430a      	orrs	r2, r1
 8009b36:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	69d9      	ldr	r1, [r3, #28]
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	6a1a      	ldr	r2, [r3, #32]
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	430a      	orrs	r2, r1
 8009b46:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	681a      	ldr	r2, [r3, #0]
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f042 0201 	orr.w	r2, r2, #1
 8009b56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2220      	movs	r2, #32
 8009b62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	2200      	movs	r2, #0
 8009b6a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2200      	movs	r2, #0
 8009b70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8009b74:	2300      	movs	r3, #0
}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3708      	adds	r7, #8
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}

08009b7e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009b7e:	b480      	push	{r7}
 8009b80:	b083      	sub	sp, #12
 8009b82:	af00      	add	r7, sp, #0
 8009b84:	6078      	str	r0, [r7, #4]
 8009b86:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009b8e:	b2db      	uxtb	r3, r3
 8009b90:	2b20      	cmp	r3, #32
 8009b92:	d138      	bne.n	8009c06 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009b9a:	2b01      	cmp	r3, #1
 8009b9c:	d101      	bne.n	8009ba2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009b9e:	2302      	movs	r3, #2
 8009ba0:	e032      	b.n	8009c08 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	2201      	movs	r2, #1
 8009ba6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2224      	movs	r2, #36	; 0x24
 8009bae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	681a      	ldr	r2, [r3, #0]
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f022 0201 	bic.w	r2, r2, #1
 8009bc0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	681a      	ldr	r2, [r3, #0]
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009bd0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	6819      	ldr	r1, [r3, #0]
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	683a      	ldr	r2, [r7, #0]
 8009bde:	430a      	orrs	r2, r1
 8009be0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	681a      	ldr	r2, [r3, #0]
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	f042 0201 	orr.w	r2, r2, #1
 8009bf0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	2220      	movs	r2, #32
 8009bf6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009c02:	2300      	movs	r3, #0
 8009c04:	e000      	b.n	8009c08 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009c06:	2302      	movs	r3, #2
  }
}
 8009c08:	4618      	mov	r0, r3
 8009c0a:	370c      	adds	r7, #12
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c12:	4770      	bx	lr

08009c14 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009c14:	b480      	push	{r7}
 8009c16:	b085      	sub	sp, #20
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
 8009c1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009c24:	b2db      	uxtb	r3, r3
 8009c26:	2b20      	cmp	r3, #32
 8009c28:	d139      	bne.n	8009c9e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009c30:	2b01      	cmp	r3, #1
 8009c32:	d101      	bne.n	8009c38 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009c34:	2302      	movs	r3, #2
 8009c36:	e033      	b.n	8009ca0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2201      	movs	r2, #1
 8009c3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2224      	movs	r2, #36	; 0x24
 8009c44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	681a      	ldr	r2, [r3, #0]
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f022 0201 	bic.w	r2, r2, #1
 8009c56:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009c66:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	021b      	lsls	r3, r3, #8
 8009c6c:	68fa      	ldr	r2, [r7, #12]
 8009c6e:	4313      	orrs	r3, r2
 8009c70:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	68fa      	ldr	r2, [r7, #12]
 8009c78:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	681a      	ldr	r2, [r3, #0]
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f042 0201 	orr.w	r2, r2, #1
 8009c88:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2220      	movs	r2, #32
 8009c8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2200      	movs	r2, #0
 8009c96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	e000      	b.n	8009ca0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009c9e:	2302      	movs	r3, #2
  }
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3714      	adds	r7, #20
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr

08009cac <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b084      	sub	sp, #16
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d101      	bne.n	8009cbe <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009cba:	2301      	movs	r3, #1
 8009cbc:	e0c0      	b.n	8009e40 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f893 3291 	ldrb.w	r3, [r3, #657]	; 0x291
 8009cc4:	b2db      	uxtb	r3, r3
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d106      	bne.n	8009cd8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2200      	movs	r2, #0
 8009cce:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f00b fec8 	bl	8015a68 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2203      	movs	r2, #3
 8009cdc:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	f005 fe1e 	bl	800f926 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009cea:	2300      	movs	r3, #0
 8009cec:	73fb      	strb	r3, [r7, #15]
 8009cee:	e03e      	b.n	8009d6e <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009cf0:	7bfa      	ldrb	r2, [r7, #15]
 8009cf2:	6879      	ldr	r1, [r7, #4]
 8009cf4:	4613      	mov	r3, r2
 8009cf6:	009b      	lsls	r3, r3, #2
 8009cf8:	4413      	add	r3, r2
 8009cfa:	00db      	lsls	r3, r3, #3
 8009cfc:	440b      	add	r3, r1
 8009cfe:	3311      	adds	r3, #17
 8009d00:	2201      	movs	r2, #1
 8009d02:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009d04:	7bfa      	ldrb	r2, [r7, #15]
 8009d06:	6879      	ldr	r1, [r7, #4]
 8009d08:	4613      	mov	r3, r2
 8009d0a:	009b      	lsls	r3, r3, #2
 8009d0c:	4413      	add	r3, r2
 8009d0e:	00db      	lsls	r3, r3, #3
 8009d10:	440b      	add	r3, r1
 8009d12:	3310      	adds	r3, #16
 8009d14:	7bfa      	ldrb	r2, [r7, #15]
 8009d16:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009d18:	7bfa      	ldrb	r2, [r7, #15]
 8009d1a:	6879      	ldr	r1, [r7, #4]
 8009d1c:	4613      	mov	r3, r2
 8009d1e:	009b      	lsls	r3, r3, #2
 8009d20:	4413      	add	r3, r2
 8009d22:	00db      	lsls	r3, r3, #3
 8009d24:	440b      	add	r3, r1
 8009d26:	3313      	adds	r3, #19
 8009d28:	2200      	movs	r2, #0
 8009d2a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009d2c:	7bfa      	ldrb	r2, [r7, #15]
 8009d2e:	6879      	ldr	r1, [r7, #4]
 8009d30:	4613      	mov	r3, r2
 8009d32:	009b      	lsls	r3, r3, #2
 8009d34:	4413      	add	r3, r2
 8009d36:	00db      	lsls	r3, r3, #3
 8009d38:	440b      	add	r3, r1
 8009d3a:	3320      	adds	r3, #32
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009d40:	7bfa      	ldrb	r2, [r7, #15]
 8009d42:	6879      	ldr	r1, [r7, #4]
 8009d44:	4613      	mov	r3, r2
 8009d46:	009b      	lsls	r3, r3, #2
 8009d48:	4413      	add	r3, r2
 8009d4a:	00db      	lsls	r3, r3, #3
 8009d4c:	440b      	add	r3, r1
 8009d4e:	3324      	adds	r3, #36	; 0x24
 8009d50:	2200      	movs	r2, #0
 8009d52:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009d54:	7bfb      	ldrb	r3, [r7, #15]
 8009d56:	6879      	ldr	r1, [r7, #4]
 8009d58:	1c5a      	adds	r2, r3, #1
 8009d5a:	4613      	mov	r3, r2
 8009d5c:	009b      	lsls	r3, r3, #2
 8009d5e:	4413      	add	r3, r2
 8009d60:	00db      	lsls	r3, r3, #3
 8009d62:	440b      	add	r3, r1
 8009d64:	2200      	movs	r2, #0
 8009d66:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009d68:	7bfb      	ldrb	r3, [r7, #15]
 8009d6a:	3301      	adds	r3, #1
 8009d6c:	73fb      	strb	r3, [r7, #15]
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	791b      	ldrb	r3, [r3, #4]
 8009d72:	7bfa      	ldrb	r2, [r7, #15]
 8009d74:	429a      	cmp	r2, r3
 8009d76:	d3bb      	bcc.n	8009cf0 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009d78:	2300      	movs	r3, #0
 8009d7a:	73fb      	strb	r3, [r7, #15]
 8009d7c:	e044      	b.n	8009e08 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009d7e:	7bfa      	ldrb	r2, [r7, #15]
 8009d80:	6879      	ldr	r1, [r7, #4]
 8009d82:	4613      	mov	r3, r2
 8009d84:	009b      	lsls	r3, r3, #2
 8009d86:	4413      	add	r3, r2
 8009d88:	00db      	lsls	r3, r3, #3
 8009d8a:	440b      	add	r3, r1
 8009d8c:	f203 1351 	addw	r3, r3, #337	; 0x151
 8009d90:	2200      	movs	r2, #0
 8009d92:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009d94:	7bfa      	ldrb	r2, [r7, #15]
 8009d96:	6879      	ldr	r1, [r7, #4]
 8009d98:	4613      	mov	r3, r2
 8009d9a:	009b      	lsls	r3, r3, #2
 8009d9c:	4413      	add	r3, r2
 8009d9e:	00db      	lsls	r3, r3, #3
 8009da0:	440b      	add	r3, r1
 8009da2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009da6:	7bfa      	ldrb	r2, [r7, #15]
 8009da8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009daa:	7bfa      	ldrb	r2, [r7, #15]
 8009dac:	6879      	ldr	r1, [r7, #4]
 8009dae:	4613      	mov	r3, r2
 8009db0:	009b      	lsls	r3, r3, #2
 8009db2:	4413      	add	r3, r2
 8009db4:	00db      	lsls	r3, r3, #3
 8009db6:	440b      	add	r3, r1
 8009db8:	f203 1353 	addw	r3, r3, #339	; 0x153
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009dc0:	7bfa      	ldrb	r2, [r7, #15]
 8009dc2:	6879      	ldr	r1, [r7, #4]
 8009dc4:	4613      	mov	r3, r2
 8009dc6:	009b      	lsls	r3, r3, #2
 8009dc8:	4413      	add	r3, r2
 8009dca:	00db      	lsls	r3, r3, #3
 8009dcc:	440b      	add	r3, r1
 8009dce:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8009dd6:	7bfa      	ldrb	r2, [r7, #15]
 8009dd8:	6879      	ldr	r1, [r7, #4]
 8009dda:	4613      	mov	r3, r2
 8009ddc:	009b      	lsls	r3, r3, #2
 8009dde:	4413      	add	r3, r2
 8009de0:	00db      	lsls	r3, r3, #3
 8009de2:	440b      	add	r3, r1
 8009de4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009de8:	2200      	movs	r2, #0
 8009dea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009dec:	7bfa      	ldrb	r2, [r7, #15]
 8009dee:	6879      	ldr	r1, [r7, #4]
 8009df0:	4613      	mov	r3, r2
 8009df2:	009b      	lsls	r3, r3, #2
 8009df4:	4413      	add	r3, r2
 8009df6:	00db      	lsls	r3, r3, #3
 8009df8:	440b      	add	r3, r1
 8009dfa:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8009dfe:	2200      	movs	r2, #0
 8009e00:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009e02:	7bfb      	ldrb	r3, [r7, #15]
 8009e04:	3301      	adds	r3, #1
 8009e06:	73fb      	strb	r3, [r7, #15]
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	791b      	ldrb	r3, [r3, #4]
 8009e0c:	7bfa      	ldrb	r2, [r7, #15]
 8009e0e:	429a      	cmp	r2, r3
 8009e10:	d3b5      	bcc.n	8009d7e <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6818      	ldr	r0, [r3, #0]
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	3304      	adds	r3, #4
 8009e1a:	e893 0006 	ldmia.w	r3, {r1, r2}
 8009e1e:	f005 fd9d 	bl	800f95c <USB_DevInit>

  hpcd->USB_Address = 0U;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2200      	movs	r2, #0
 8009e26:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	2201      	movs	r2, #1
 8009e2c:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	7a9b      	ldrb	r3, [r3, #10]
 8009e34:	2b01      	cmp	r3, #1
 8009e36:	d102      	bne.n	8009e3e <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009e38:	6878      	ldr	r0, [r7, #4]
 8009e3a:	f001 fc41 	bl	800b6c0 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8009e3e:	2300      	movs	r3, #0
}
 8009e40:	4618      	mov	r0, r3
 8009e42:	3710      	adds	r7, #16
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}

08009e48 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b082      	sub	sp, #8
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8009e56:	2b01      	cmp	r3, #1
 8009e58:	d101      	bne.n	8009e5e <HAL_PCD_Start+0x16>
 8009e5a:	2302      	movs	r3, #2
 8009e5c:	e012      	b.n	8009e84 <HAL_PCD_Start+0x3c>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2201      	movs	r2, #1
 8009e62:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  __HAL_PCD_ENABLE(hpcd);
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	f005 fd44 	bl	800f8f8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	4618      	mov	r0, r3
 8009e76:	f008 f804 	bl	8011e82 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 8009e82:	2300      	movs	r3, #0
}
 8009e84:	4618      	mov	r0, r3
 8009e86:	3708      	adds	r7, #8
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}

08009e8c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b084      	sub	sp, #16
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	4618      	mov	r0, r3
 8009e9a:	f008 f809 	bl	8011eb0 <USB_ReadInterrupts>
 8009e9e:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d003      	beq.n	8009eb2 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f000 fb04 	bl	800a4b8 <PCD_EP_ISR_Handler>

    return;
 8009eb0:	e110      	b.n	800a0d4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d013      	beq.n	8009ee4 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009ec4:	b29a      	uxth	r2, r3
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009ece:	b292      	uxth	r2, r2
 8009ed0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f00b fe58 	bl	8015b8a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8009eda:	2100      	movs	r1, #0
 8009edc:	6878      	ldr	r0, [r7, #4]
 8009ede:	f000 f8fc 	bl	800a0da <HAL_PCD_SetAddress>

    return;
 8009ee2:	e0f7      	b.n	800a0d4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d00c      	beq.n	8009f08 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009ef6:	b29a      	uxth	r2, r3
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009f00:	b292      	uxth	r2, r2
 8009f02:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8009f06:	e0e5      	b.n	800a0d4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d00c      	beq.n	8009f2c <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009f1a:	b29a      	uxth	r2, r3
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009f24:	b292      	uxth	r2, r2
 8009f26:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8009f2a:	e0d3      	b.n	800a0d4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d034      	beq.n	8009fa0 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8009f3e:	b29a      	uxth	r2, r3
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	f022 0204 	bic.w	r2, r2, #4
 8009f48:	b292      	uxth	r2, r2
 8009f4a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8009f56:	b29a      	uxth	r2, r3
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	f022 0208 	bic.w	r2, r2, #8
 8009f60:	b292      	uxth	r2, r2
 8009f62:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	f893 32c8 	ldrb.w	r3, [r3, #712]	; 0x2c8
 8009f6c:	2b01      	cmp	r3, #1
 8009f6e:	d107      	bne.n	8009f80 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2200      	movs	r2, #0
 8009f74:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009f78:	2100      	movs	r1, #0
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f00b fff8 	bl	8015f70 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8009f80:	6878      	ldr	r0, [r7, #4]
 8009f82:	f00b fe3b 	bl	8015bfc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009f8e:	b29a      	uxth	r2, r3
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009f98:	b292      	uxth	r2, r2
 8009f9a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8009f9e:	e099      	b.n	800a0d4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d027      	beq.n	8009ffa <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8009fb2:	b29a      	uxth	r2, r3
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	f042 0208 	orr.w	r2, r2, #8
 8009fbc:	b292      	uxth	r2, r2
 8009fbe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009fca:	b29a      	uxth	r2, r3
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009fd4:	b292      	uxth	r2, r2
 8009fd6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8009fe2:	b29a      	uxth	r2, r3
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	f042 0204 	orr.w	r2, r2, #4
 8009fec:	b292      	uxth	r2, r2
 8009fee:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8009ff2:	6878      	ldr	r0, [r7, #4]
 8009ff4:	f00b fde8 	bl	8015bc8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8009ff8:	e06c      	b.n	800a0d4 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a000:	2b00      	cmp	r3, #0
 800a002:	d040      	beq.n	800a086 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800a00c:	b29a      	uxth	r2, r3
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a016:	b292      	uxth	r2, r2
 800a018:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	f893 32c8 	ldrb.w	r3, [r3, #712]	; 0x2c8
 800a022:	2b00      	cmp	r3, #0
 800a024:	d12b      	bne.n	800a07e <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800a02e:	b29a      	uxth	r2, r3
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	f042 0204 	orr.w	r2, r2, #4
 800a038:	b292      	uxth	r2, r2
 800a03a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800a046:	b29a      	uxth	r2, r3
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f042 0208 	orr.w	r2, r2, #8
 800a050:	b292      	uxth	r2, r2
 800a052:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	2201      	movs	r2, #1
 800a05a:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800a066:	b29b      	uxth	r3, r3
 800a068:	089b      	lsrs	r3, r3, #2
 800a06a:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800a074:	2101      	movs	r1, #1
 800a076:	6878      	ldr	r0, [r7, #4]
 800a078:	f00b ff7a 	bl	8015f70 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800a07c:	e02a      	b.n	800a0d4 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800a07e:	6878      	ldr	r0, [r7, #4]
 800a080:	f00b fda2 	bl	8015bc8 <HAL_PCD_SuspendCallback>
    return;
 800a084:	e026      	b.n	800a0d4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d00f      	beq.n	800a0b0 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800a098:	b29a      	uxth	r2, r3
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800a0a2:	b292      	uxth	r2, r2
 800a0a4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800a0a8:	6878      	ldr	r0, [r7, #4]
 800a0aa:	f00b fd60 	bl	8015b6e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800a0ae:	e011      	b.n	800a0d4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d00c      	beq.n	800a0d4 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800a0c2:	b29a      	uxth	r2, r3
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a0cc:	b292      	uxth	r2, r2
 800a0ce:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800a0d2:	bf00      	nop
  }
}
 800a0d4:	3710      	adds	r7, #16
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	bd80      	pop	{r7, pc}

0800a0da <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800a0da:	b580      	push	{r7, lr}
 800a0dc:	b082      	sub	sp, #8
 800a0de:	af00      	add	r7, sp, #0
 800a0e0:	6078      	str	r0, [r7, #4]
 800a0e2:	460b      	mov	r3, r1
 800a0e4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 800a0ec:	2b01      	cmp	r3, #1
 800a0ee:	d101      	bne.n	800a0f4 <HAL_PCD_SetAddress+0x1a>
 800a0f0:	2302      	movs	r3, #2
 800a0f2:	e012      	b.n	800a11a <HAL_PCD_SetAddress+0x40>
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	2201      	movs	r2, #1
 800a0f8:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  hpcd->USB_Address = address;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	78fa      	ldrb	r2, [r7, #3]
 800a100:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	78fa      	ldrb	r2, [r7, #3]
 800a108:	4611      	mov	r1, r2
 800a10a:	4618      	mov	r0, r3
 800a10c:	f007 fea5 	bl	8011e5a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2200      	movs	r2, #0
 800a114:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 800a118:	2300      	movs	r3, #0
}
 800a11a:	4618      	mov	r0, r3
 800a11c:	3708      	adds	r7, #8
 800a11e:	46bd      	mov	sp, r7
 800a120:	bd80      	pop	{r7, pc}

0800a122 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800a122:	b580      	push	{r7, lr}
 800a124:	b084      	sub	sp, #16
 800a126:	af00      	add	r7, sp, #0
 800a128:	6078      	str	r0, [r7, #4]
 800a12a:	4608      	mov	r0, r1
 800a12c:	4611      	mov	r1, r2
 800a12e:	461a      	mov	r2, r3
 800a130:	4603      	mov	r3, r0
 800a132:	70fb      	strb	r3, [r7, #3]
 800a134:	460b      	mov	r3, r1
 800a136:	803b      	strh	r3, [r7, #0]
 800a138:	4613      	mov	r3, r2
 800a13a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800a13c:	2300      	movs	r3, #0
 800a13e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a140:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a144:	2b00      	cmp	r3, #0
 800a146:	da0e      	bge.n	800a166 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a148:	78fb      	ldrb	r3, [r7, #3]
 800a14a:	f003 0207 	and.w	r2, r3, #7
 800a14e:	4613      	mov	r3, r2
 800a150:	009b      	lsls	r3, r3, #2
 800a152:	4413      	add	r3, r2
 800a154:	00db      	lsls	r3, r3, #3
 800a156:	3310      	adds	r3, #16
 800a158:	687a      	ldr	r2, [r7, #4]
 800a15a:	4413      	add	r3, r2
 800a15c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	2201      	movs	r2, #1
 800a162:	705a      	strb	r2, [r3, #1]
 800a164:	e00e      	b.n	800a184 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a166:	78fb      	ldrb	r3, [r7, #3]
 800a168:	f003 0207 	and.w	r2, r3, #7
 800a16c:	4613      	mov	r3, r2
 800a16e:	009b      	lsls	r3, r3, #2
 800a170:	4413      	add	r3, r2
 800a172:	00db      	lsls	r3, r3, #3
 800a174:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a178:	687a      	ldr	r2, [r7, #4]
 800a17a:	4413      	add	r3, r2
 800a17c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	2200      	movs	r2, #0
 800a182:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800a184:	78fb      	ldrb	r3, [r7, #3]
 800a186:	f003 0307 	and.w	r3, r3, #7
 800a18a:	b2da      	uxtb	r2, r3
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800a190:	883a      	ldrh	r2, [r7, #0]
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	78ba      	ldrb	r2, [r7, #2]
 800a19a:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800a19c:	78bb      	ldrb	r3, [r7, #2]
 800a19e:	2b02      	cmp	r3, #2
 800a1a0:	d102      	bne.n	800a1a8 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 800a1ae:	2b01      	cmp	r3, #1
 800a1b0:	d101      	bne.n	800a1b6 <HAL_PCD_EP_Open+0x94>
 800a1b2:	2302      	movs	r3, #2
 800a1b4:	e00e      	b.n	800a1d4 <HAL_PCD_EP_Open+0xb2>
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2201      	movs	r2, #1
 800a1ba:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	68f9      	ldr	r1, [r7, #12]
 800a1c4:	4618      	mov	r0, r3
 800a1c6:	f005 fbe7 	bl	800f998 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return ret;
 800a1d2:	7afb      	ldrb	r3, [r7, #11]
}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	3710      	adds	r7, #16
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}

0800a1dc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b084      	sub	sp, #16
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
 800a1e4:	460b      	mov	r3, r1
 800a1e6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a1e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	da0e      	bge.n	800a20e <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a1f0:	78fb      	ldrb	r3, [r7, #3]
 800a1f2:	f003 0207 	and.w	r2, r3, #7
 800a1f6:	4613      	mov	r3, r2
 800a1f8:	009b      	lsls	r3, r3, #2
 800a1fa:	4413      	add	r3, r2
 800a1fc:	00db      	lsls	r3, r3, #3
 800a1fe:	3310      	adds	r3, #16
 800a200:	687a      	ldr	r2, [r7, #4]
 800a202:	4413      	add	r3, r2
 800a204:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	2201      	movs	r2, #1
 800a20a:	705a      	strb	r2, [r3, #1]
 800a20c:	e00e      	b.n	800a22c <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a20e:	78fb      	ldrb	r3, [r7, #3]
 800a210:	f003 0207 	and.w	r2, r3, #7
 800a214:	4613      	mov	r3, r2
 800a216:	009b      	lsls	r3, r3, #2
 800a218:	4413      	add	r3, r2
 800a21a:	00db      	lsls	r3, r3, #3
 800a21c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a220:	687a      	ldr	r2, [r7, #4]
 800a222:	4413      	add	r3, r2
 800a224:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	2200      	movs	r2, #0
 800a22a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800a22c:	78fb      	ldrb	r3, [r7, #3]
 800a22e:	f003 0307 	and.w	r3, r3, #7
 800a232:	b2da      	uxtb	r2, r3
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 800a23e:	2b01      	cmp	r3, #1
 800a240:	d101      	bne.n	800a246 <HAL_PCD_EP_Close+0x6a>
 800a242:	2302      	movs	r3, #2
 800a244:	e00e      	b.n	800a264 <HAL_PCD_EP_Close+0x88>
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	2201      	movs	r2, #1
 800a24a:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	68f9      	ldr	r1, [r7, #12]
 800a254:	4618      	mov	r0, r3
 800a256:	f005 ff63 	bl	8010120 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2200      	movs	r2, #0
 800a25e:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  return HAL_OK;
 800a262:	2300      	movs	r3, #0
}
 800a264:	4618      	mov	r0, r3
 800a266:	3710      	adds	r7, #16
 800a268:	46bd      	mov	sp, r7
 800a26a:	bd80      	pop	{r7, pc}

0800a26c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b086      	sub	sp, #24
 800a270:	af00      	add	r7, sp, #0
 800a272:	60f8      	str	r0, [r7, #12]
 800a274:	607a      	str	r2, [r7, #4]
 800a276:	603b      	str	r3, [r7, #0]
 800a278:	460b      	mov	r3, r1
 800a27a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a27c:	7afb      	ldrb	r3, [r7, #11]
 800a27e:	f003 0207 	and.w	r2, r3, #7
 800a282:	4613      	mov	r3, r2
 800a284:	009b      	lsls	r3, r3, #2
 800a286:	4413      	add	r3, r2
 800a288:	00db      	lsls	r3, r3, #3
 800a28a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a28e:	68fa      	ldr	r2, [r7, #12]
 800a290:	4413      	add	r3, r2
 800a292:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a294:	697b      	ldr	r3, [r7, #20]
 800a296:	687a      	ldr	r2, [r7, #4]
 800a298:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	683a      	ldr	r2, [r7, #0]
 800a29e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800a2a0:	697b      	ldr	r3, [r7, #20]
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800a2a6:	697b      	ldr	r3, [r7, #20]
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a2ac:	7afb      	ldrb	r3, [r7, #11]
 800a2ae:	f003 0307 	and.w	r3, r3, #7
 800a2b2:	b2da      	uxtb	r2, r3
 800a2b4:	697b      	ldr	r3, [r7, #20]
 800a2b6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	6979      	ldr	r1, [r7, #20]
 800a2be:	4618      	mov	r0, r3
 800a2c0:	f006 f91b 	bl	80104fa <USB_EPStartXfer>

  return HAL_OK;
 800a2c4:	2300      	movs	r3, #0
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	3718      	adds	r7, #24
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	bd80      	pop	{r7, pc}

0800a2ce <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800a2ce:	b480      	push	{r7}
 800a2d0:	b083      	sub	sp, #12
 800a2d2:	af00      	add	r7, sp, #0
 800a2d4:	6078      	str	r0, [r7, #4]
 800a2d6:	460b      	mov	r3, r1
 800a2d8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800a2da:	78fb      	ldrb	r3, [r7, #3]
 800a2dc:	f003 0207 	and.w	r2, r3, #7
 800a2e0:	6879      	ldr	r1, [r7, #4]
 800a2e2:	4613      	mov	r3, r2
 800a2e4:	009b      	lsls	r3, r3, #2
 800a2e6:	4413      	add	r3, r2
 800a2e8:	00db      	lsls	r3, r3, #3
 800a2ea:	440b      	add	r3, r1
 800a2ec:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 800a2f0:	681b      	ldr	r3, [r3, #0]
}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	370c      	adds	r7, #12
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fc:	4770      	bx	lr

0800a2fe <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a2fe:	b580      	push	{r7, lr}
 800a300:	b086      	sub	sp, #24
 800a302:	af00      	add	r7, sp, #0
 800a304:	60f8      	str	r0, [r7, #12]
 800a306:	607a      	str	r2, [r7, #4]
 800a308:	603b      	str	r3, [r7, #0]
 800a30a:	460b      	mov	r3, r1
 800a30c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a30e:	7afb      	ldrb	r3, [r7, #11]
 800a310:	f003 0207 	and.w	r2, r3, #7
 800a314:	4613      	mov	r3, r2
 800a316:	009b      	lsls	r3, r3, #2
 800a318:	4413      	add	r3, r2
 800a31a:	00db      	lsls	r3, r3, #3
 800a31c:	3310      	adds	r3, #16
 800a31e:	68fa      	ldr	r2, [r7, #12]
 800a320:	4413      	add	r3, r2
 800a322:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a324:	697b      	ldr	r3, [r7, #20]
 800a326:	687a      	ldr	r2, [r7, #4]
 800a328:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800a32a:	697b      	ldr	r3, [r7, #20]
 800a32c:	683a      	ldr	r2, [r7, #0]
 800a32e:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800a330:	697b      	ldr	r3, [r7, #20]
 800a332:	2201      	movs	r2, #1
 800a334:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 800a338:	697b      	ldr	r3, [r7, #20]
 800a33a:	683a      	ldr	r2, [r7, #0]
 800a33c:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800a33e:	697b      	ldr	r3, [r7, #20]
 800a340:	2200      	movs	r2, #0
 800a342:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800a344:	697b      	ldr	r3, [r7, #20]
 800a346:	2201      	movs	r2, #1
 800a348:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a34a:	7afb      	ldrb	r3, [r7, #11]
 800a34c:	f003 0307 	and.w	r3, r3, #7
 800a350:	b2da      	uxtb	r2, r3
 800a352:	697b      	ldr	r3, [r7, #20]
 800a354:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	6979      	ldr	r1, [r7, #20]
 800a35c:	4618      	mov	r0, r3
 800a35e:	f006 f8cc 	bl	80104fa <USB_EPStartXfer>

  return HAL_OK;
 800a362:	2300      	movs	r3, #0
}
 800a364:	4618      	mov	r0, r3
 800a366:	3718      	adds	r7, #24
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b084      	sub	sp, #16
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
 800a374:	460b      	mov	r3, r1
 800a376:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a378:	78fb      	ldrb	r3, [r7, #3]
 800a37a:	f003 0307 	and.w	r3, r3, #7
 800a37e:	687a      	ldr	r2, [r7, #4]
 800a380:	7912      	ldrb	r2, [r2, #4]
 800a382:	4293      	cmp	r3, r2
 800a384:	d901      	bls.n	800a38a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a386:	2301      	movs	r3, #1
 800a388:	e03e      	b.n	800a408 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a38a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	da0e      	bge.n	800a3b0 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a392:	78fb      	ldrb	r3, [r7, #3]
 800a394:	f003 0207 	and.w	r2, r3, #7
 800a398:	4613      	mov	r3, r2
 800a39a:	009b      	lsls	r3, r3, #2
 800a39c:	4413      	add	r3, r2
 800a39e:	00db      	lsls	r3, r3, #3
 800a3a0:	3310      	adds	r3, #16
 800a3a2:	687a      	ldr	r2, [r7, #4]
 800a3a4:	4413      	add	r3, r2
 800a3a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	2201      	movs	r2, #1
 800a3ac:	705a      	strb	r2, [r3, #1]
 800a3ae:	e00c      	b.n	800a3ca <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a3b0:	78fa      	ldrb	r2, [r7, #3]
 800a3b2:	4613      	mov	r3, r2
 800a3b4:	009b      	lsls	r3, r3, #2
 800a3b6:	4413      	add	r3, r2
 800a3b8:	00db      	lsls	r3, r3, #3
 800a3ba:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a3be:	687a      	ldr	r2, [r7, #4]
 800a3c0:	4413      	add	r3, r2
 800a3c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	2201      	movs	r2, #1
 800a3ce:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a3d0:	78fb      	ldrb	r3, [r7, #3]
 800a3d2:	f003 0307 	and.w	r3, r3, #7
 800a3d6:	b2da      	uxtb	r2, r3
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 800a3e2:	2b01      	cmp	r3, #1
 800a3e4:	d101      	bne.n	800a3ea <HAL_PCD_EP_SetStall+0x7e>
 800a3e6:	2302      	movs	r3, #2
 800a3e8:	e00e      	b.n	800a408 <HAL_PCD_EP_SetStall+0x9c>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	2201      	movs	r2, #1
 800a3ee:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	68f9      	ldr	r1, [r7, #12]
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	f007 fc2f 	bl	8011c5c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	2200      	movs	r2, #0
 800a402:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 800a406:	2300      	movs	r3, #0
}
 800a408:	4618      	mov	r0, r3
 800a40a:	3710      	adds	r7, #16
 800a40c:	46bd      	mov	sp, r7
 800a40e:	bd80      	pop	{r7, pc}

0800a410 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b084      	sub	sp, #16
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
 800a418:	460b      	mov	r3, r1
 800a41a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a41c:	78fb      	ldrb	r3, [r7, #3]
 800a41e:	f003 030f 	and.w	r3, r3, #15
 800a422:	687a      	ldr	r2, [r7, #4]
 800a424:	7912      	ldrb	r2, [r2, #4]
 800a426:	4293      	cmp	r3, r2
 800a428:	d901      	bls.n	800a42e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a42a:	2301      	movs	r3, #1
 800a42c:	e040      	b.n	800a4b0 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a42e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a432:	2b00      	cmp	r3, #0
 800a434:	da0e      	bge.n	800a454 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a436:	78fb      	ldrb	r3, [r7, #3]
 800a438:	f003 0207 	and.w	r2, r3, #7
 800a43c:	4613      	mov	r3, r2
 800a43e:	009b      	lsls	r3, r3, #2
 800a440:	4413      	add	r3, r2
 800a442:	00db      	lsls	r3, r3, #3
 800a444:	3310      	adds	r3, #16
 800a446:	687a      	ldr	r2, [r7, #4]
 800a448:	4413      	add	r3, r2
 800a44a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	2201      	movs	r2, #1
 800a450:	705a      	strb	r2, [r3, #1]
 800a452:	e00e      	b.n	800a472 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a454:	78fb      	ldrb	r3, [r7, #3]
 800a456:	f003 0207 	and.w	r2, r3, #7
 800a45a:	4613      	mov	r3, r2
 800a45c:	009b      	lsls	r3, r3, #2
 800a45e:	4413      	add	r3, r2
 800a460:	00db      	lsls	r3, r3, #3
 800a462:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a466:	687a      	ldr	r2, [r7, #4]
 800a468:	4413      	add	r3, r2
 800a46a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	2200      	movs	r2, #0
 800a470:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	2200      	movs	r2, #0
 800a476:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a478:	78fb      	ldrb	r3, [r7, #3]
 800a47a:	f003 0307 	and.w	r3, r3, #7
 800a47e:	b2da      	uxtb	r2, r3
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 800a48a:	2b01      	cmp	r3, #1
 800a48c:	d101      	bne.n	800a492 <HAL_PCD_EP_ClrStall+0x82>
 800a48e:	2302      	movs	r3, #2
 800a490:	e00e      	b.n	800a4b0 <HAL_PCD_EP_ClrStall+0xa0>
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2201      	movs	r2, #1
 800a496:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	68f9      	ldr	r1, [r7, #12]
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	f007 fc2c 	bl	8011cfe <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 800a4ae:	2300      	movs	r3, #0
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	3710      	adds	r7, #16
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}

0800a4b8 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b096      	sub	sp, #88	; 0x58
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800a4c0:	e3ae      	b.n	800ac20 <PCD_EP_ISR_Handler+0x768>
  {
    wIstr = hpcd->Instance->ISTR;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800a4ca:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800a4ce:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800a4d2:	b2db      	uxtb	r3, r3
 800a4d4:	f003 030f 	and.w	r3, r3, #15
 800a4d8:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 800a4dc:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	f040 8170 	bne.w	800a7c6 <PCD_EP_ISR_Handler+0x30e>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800a4e6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800a4ea:	f003 0310 	and.w	r3, r3, #16
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d14d      	bne.n	800a58e <PCD_EP_ISR_Handler+0xd6>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	881b      	ldrh	r3, [r3, #0]
 800a4f8:	b29b      	uxth	r3, r3
 800a4fa:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800a4fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a502:	81fb      	strh	r3, [r7, #14]
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681a      	ldr	r2, [r3, #0]
 800a508:	89fb      	ldrh	r3, [r7, #14]
 800a50a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a50e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a512:	b29b      	uxth	r3, r3
 800a514:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	3310      	adds	r3, #16
 800a51a:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a524:	b29b      	uxth	r3, r3
 800a526:	461a      	mov	r2, r3
 800a528:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a52a:	781b      	ldrb	r3, [r3, #0]
 800a52c:	00db      	lsls	r3, r3, #3
 800a52e:	4413      	add	r3, r2
 800a530:	687a      	ldr	r2, [r7, #4]
 800a532:	6812      	ldr	r2, [r2, #0]
 800a534:	4413      	add	r3, r2
 800a536:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a53a:	881b      	ldrh	r3, [r3, #0]
 800a53c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a540:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a542:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800a544:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a546:	695a      	ldr	r2, [r3, #20]
 800a548:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a54a:	69db      	ldr	r3, [r3, #28]
 800a54c:	441a      	add	r2, r3
 800a54e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a550:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800a552:	2100      	movs	r1, #0
 800a554:	6878      	ldr	r0, [r7, #4]
 800a556:	f00b faf0 	bl	8015b3a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	7b1b      	ldrb	r3, [r3, #12]
 800a55e:	b2db      	uxtb	r3, r3
 800a560:	2b00      	cmp	r3, #0
 800a562:	f000 835d 	beq.w	800ac20 <PCD_EP_ISR_Handler+0x768>
 800a566:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a568:	699b      	ldr	r3, [r3, #24]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	f040 8358 	bne.w	800ac20 <PCD_EP_ISR_Handler+0x768>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	7b1b      	ldrb	r3, [r3, #12]
 800a574:	b2db      	uxtb	r3, r3
 800a576:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a57a:	b2da      	uxtb	r2, r3
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	b292      	uxth	r2, r2
 800a582:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	2200      	movs	r2, #0
 800a58a:	731a      	strb	r2, [r3, #12]
 800a58c:	e348      	b.n	800ac20 <PCD_EP_ISR_Handler+0x768>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a594:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	881b      	ldrh	r3, [r3, #0]
 800a59c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800a5a0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800a5a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d032      	beq.n	800a612 <PCD_EP_ISR_Handler+0x15a>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a5b4:	b29b      	uxth	r3, r3
 800a5b6:	461a      	mov	r2, r3
 800a5b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a5ba:	781b      	ldrb	r3, [r3, #0]
 800a5bc:	00db      	lsls	r3, r3, #3
 800a5be:	4413      	add	r3, r2
 800a5c0:	687a      	ldr	r2, [r7, #4]
 800a5c2:	6812      	ldr	r2, [r2, #0]
 800a5c4:	4413      	add	r3, r2
 800a5c6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a5ca:	881b      	ldrh	r3, [r3, #0]
 800a5cc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a5d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a5d2:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	6818      	ldr	r0, [r3, #0]
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f503 7126 	add.w	r1, r3, #664	; 0x298
 800a5de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a5e0:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800a5e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a5e4:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a5e6:	b29b      	uxth	r3, r3
 800a5e8:	f007 fcb4 	bl	8011f54 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	881b      	ldrh	r3, [r3, #0]
 800a5f2:	b29a      	uxth	r2, r3
 800a5f4:	f640 738f 	movw	r3, #3983	; 0xf8f
 800a5f8:	4013      	ands	r3, r2
 800a5fa:	823b      	strh	r3, [r7, #16]
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	8a3a      	ldrh	r2, [r7, #16]
 800a602:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a606:	b292      	uxth	r2, r2
 800a608:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	f00b fa68 	bl	8015ae0 <HAL_PCD_SetupStageCallback>
 800a610:	e306      	b.n	800ac20 <PCD_EP_ISR_Handler+0x768>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800a612:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800a616:	2b00      	cmp	r3, #0
 800a618:	f280 8302 	bge.w	800ac20 <PCD_EP_ISR_Handler+0x768>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	881b      	ldrh	r3, [r3, #0]
 800a622:	b29a      	uxth	r2, r3
 800a624:	f640 738f 	movw	r3, #3983	; 0xf8f
 800a628:	4013      	ands	r3, r2
 800a62a:	83fb      	strh	r3, [r7, #30]
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	8bfa      	ldrh	r2, [r7, #30]
 800a632:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a636:	b292      	uxth	r2, r2
 800a638:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a642:	b29b      	uxth	r3, r3
 800a644:	461a      	mov	r2, r3
 800a646:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a648:	781b      	ldrb	r3, [r3, #0]
 800a64a:	00db      	lsls	r3, r3, #3
 800a64c:	4413      	add	r3, r2
 800a64e:	687a      	ldr	r2, [r7, #4]
 800a650:	6812      	ldr	r2, [r2, #0]
 800a652:	4413      	add	r3, r2
 800a654:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a658:	881b      	ldrh	r3, [r3, #0]
 800a65a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a65e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a660:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800a662:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a664:	69db      	ldr	r3, [r3, #28]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d019      	beq.n	800a69e <PCD_EP_ISR_Handler+0x1e6>
 800a66a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a66c:	695b      	ldr	r3, [r3, #20]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d015      	beq.n	800a69e <PCD_EP_ISR_Handler+0x1e6>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	6818      	ldr	r0, [r3, #0]
 800a676:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a678:	6959      	ldr	r1, [r3, #20]
 800a67a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a67c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800a67e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a680:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a682:	b29b      	uxth	r3, r3
 800a684:	f007 fc66 	bl	8011f54 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800a688:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a68a:	695a      	ldr	r2, [r3, #20]
 800a68c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a68e:	69db      	ldr	r3, [r3, #28]
 800a690:	441a      	add	r2, r3
 800a692:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a694:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800a696:	2100      	movs	r1, #0
 800a698:	6878      	ldr	r0, [r7, #4]
 800a69a:	f00b fa33 	bl	8015b04 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	881b      	ldrh	r3, [r3, #0]
 800a6a4:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800a6a8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800a6ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	f040 82b5 	bne.w	800ac20 <PCD_EP_ISR_Handler+0x768>
 800a6b6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800a6ba:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a6be:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a6c2:	f000 82ad 	beq.w	800ac20 <PCD_EP_ISR_Handler+0x768>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	61bb      	str	r3, [r7, #24]
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a6d4:	b29b      	uxth	r3, r3
 800a6d6:	461a      	mov	r2, r3
 800a6d8:	69bb      	ldr	r3, [r7, #24]
 800a6da:	4413      	add	r3, r2
 800a6dc:	61bb      	str	r3, [r7, #24]
 800a6de:	69bb      	ldr	r3, [r7, #24]
 800a6e0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a6e4:	617b      	str	r3, [r7, #20]
 800a6e6:	697b      	ldr	r3, [r7, #20]
 800a6e8:	881b      	ldrh	r3, [r3, #0]
 800a6ea:	b29b      	uxth	r3, r3
 800a6ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a6f0:	b29a      	uxth	r2, r3
 800a6f2:	697b      	ldr	r3, [r7, #20]
 800a6f4:	801a      	strh	r2, [r3, #0]
 800a6f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a6f8:	691b      	ldr	r3, [r3, #16]
 800a6fa:	2b3e      	cmp	r3, #62	; 0x3e
 800a6fc:	d91d      	bls.n	800a73a <PCD_EP_ISR_Handler+0x282>
 800a6fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a700:	691b      	ldr	r3, [r3, #16]
 800a702:	095b      	lsrs	r3, r3, #5
 800a704:	647b      	str	r3, [r7, #68]	; 0x44
 800a706:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a708:	691b      	ldr	r3, [r3, #16]
 800a70a:	f003 031f 	and.w	r3, r3, #31
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d102      	bne.n	800a718 <PCD_EP_ISR_Handler+0x260>
 800a712:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a714:	3b01      	subs	r3, #1
 800a716:	647b      	str	r3, [r7, #68]	; 0x44
 800a718:	697b      	ldr	r3, [r7, #20]
 800a71a:	881b      	ldrh	r3, [r3, #0]
 800a71c:	b29a      	uxth	r2, r3
 800a71e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a720:	b29b      	uxth	r3, r3
 800a722:	029b      	lsls	r3, r3, #10
 800a724:	b29b      	uxth	r3, r3
 800a726:	4313      	orrs	r3, r2
 800a728:	b29b      	uxth	r3, r3
 800a72a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a72e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a732:	b29a      	uxth	r2, r3
 800a734:	697b      	ldr	r3, [r7, #20]
 800a736:	801a      	strh	r2, [r3, #0]
 800a738:	e026      	b.n	800a788 <PCD_EP_ISR_Handler+0x2d0>
 800a73a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a73c:	691b      	ldr	r3, [r3, #16]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d10a      	bne.n	800a758 <PCD_EP_ISR_Handler+0x2a0>
 800a742:	697b      	ldr	r3, [r7, #20]
 800a744:	881b      	ldrh	r3, [r3, #0]
 800a746:	b29b      	uxth	r3, r3
 800a748:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a74c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a750:	b29a      	uxth	r2, r3
 800a752:	697b      	ldr	r3, [r7, #20]
 800a754:	801a      	strh	r2, [r3, #0]
 800a756:	e017      	b.n	800a788 <PCD_EP_ISR_Handler+0x2d0>
 800a758:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a75a:	691b      	ldr	r3, [r3, #16]
 800a75c:	085b      	lsrs	r3, r3, #1
 800a75e:	647b      	str	r3, [r7, #68]	; 0x44
 800a760:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a762:	691b      	ldr	r3, [r3, #16]
 800a764:	f003 0301 	and.w	r3, r3, #1
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d002      	beq.n	800a772 <PCD_EP_ISR_Handler+0x2ba>
 800a76c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a76e:	3301      	adds	r3, #1
 800a770:	647b      	str	r3, [r7, #68]	; 0x44
 800a772:	697b      	ldr	r3, [r7, #20]
 800a774:	881b      	ldrh	r3, [r3, #0]
 800a776:	b29a      	uxth	r2, r3
 800a778:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a77a:	b29b      	uxth	r3, r3
 800a77c:	029b      	lsls	r3, r3, #10
 800a77e:	b29b      	uxth	r3, r3
 800a780:	4313      	orrs	r3, r2
 800a782:	b29a      	uxth	r2, r3
 800a784:	697b      	ldr	r3, [r7, #20]
 800a786:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	881b      	ldrh	r3, [r3, #0]
 800a78e:	b29b      	uxth	r3, r3
 800a790:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a794:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a798:	827b      	strh	r3, [r7, #18]
 800a79a:	8a7b      	ldrh	r3, [r7, #18]
 800a79c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800a7a0:	827b      	strh	r3, [r7, #18]
 800a7a2:	8a7b      	ldrh	r3, [r7, #18]
 800a7a4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800a7a8:	827b      	strh	r3, [r7, #18]
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681a      	ldr	r2, [r3, #0]
 800a7ae:	8a7b      	ldrh	r3, [r7, #18]
 800a7b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a7b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a7b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a7bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a7c0:	b29b      	uxth	r3, r3
 800a7c2:	8013      	strh	r3, [r2, #0]
 800a7c4:	e22c      	b.n	800ac20 <PCD_EP_ISR_Handler+0x768>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	461a      	mov	r2, r3
 800a7cc:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800a7d0:	009b      	lsls	r3, r3, #2
 800a7d2:	4413      	add	r3, r2
 800a7d4:	881b      	ldrh	r3, [r3, #0]
 800a7d6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800a7da:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	f280 80f6 	bge.w	800a9d0 <PCD_EP_ISR_Handler+0x518>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	461a      	mov	r2, r3
 800a7ea:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800a7ee:	009b      	lsls	r3, r3, #2
 800a7f0:	4413      	add	r3, r2
 800a7f2:	881b      	ldrh	r3, [r3, #0]
 800a7f4:	b29a      	uxth	r2, r3
 800a7f6:	f640 738f 	movw	r3, #3983	; 0xf8f
 800a7fa:	4013      	ands	r3, r2
 800a7fc:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	461a      	mov	r2, r3
 800a806:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800a80a:	009b      	lsls	r3, r3, #2
 800a80c:	4413      	add	r3, r2
 800a80e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 800a812:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a816:	b292      	uxth	r2, r2
 800a818:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800a81a:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 800a81e:	4613      	mov	r3, r2
 800a820:	009b      	lsls	r3, r3, #2
 800a822:	4413      	add	r3, r2
 800a824:	00db      	lsls	r3, r3, #3
 800a826:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a82a:	687a      	ldr	r2, [r7, #4]
 800a82c:	4413      	add	r3, r2
 800a82e:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800a830:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a832:	7b1b      	ldrb	r3, [r3, #12]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d123      	bne.n	800a880 <PCD_EP_ISR_Handler+0x3c8>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a840:	b29b      	uxth	r3, r3
 800a842:	461a      	mov	r2, r3
 800a844:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a846:	781b      	ldrb	r3, [r3, #0]
 800a848:	00db      	lsls	r3, r3, #3
 800a84a:	4413      	add	r3, r2
 800a84c:	687a      	ldr	r2, [r7, #4]
 800a84e:	6812      	ldr	r2, [r2, #0]
 800a850:	4413      	add	r3, r2
 800a852:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a856:	881b      	ldrh	r3, [r3, #0]
 800a858:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a85c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 800a860:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800a864:	2b00      	cmp	r3, #0
 800a866:	f000 808e 	beq.w	800a986 <PCD_EP_ISR_Handler+0x4ce>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	6818      	ldr	r0, [r3, #0]
 800a86e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a870:	6959      	ldr	r1, [r3, #20]
 800a872:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a874:	88da      	ldrh	r2, [r3, #6]
 800a876:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800a87a:	f007 fb6b 	bl	8011f54 <USB_ReadPMA>
 800a87e:	e082      	b.n	800a986 <PCD_EP_ISR_Handler+0x4ce>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800a880:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a882:	78db      	ldrb	r3, [r3, #3]
 800a884:	2b02      	cmp	r3, #2
 800a886:	d10a      	bne.n	800a89e <PCD_EP_ISR_Handler+0x3e6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800a888:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800a88c:	461a      	mov	r2, r3
 800a88e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	f000 f9d3 	bl	800ac3c <HAL_PCD_EP_DB_Receive>
 800a896:	4603      	mov	r3, r0
 800a898:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 800a89c:	e073      	b.n	800a986 <PCD_EP_ISR_Handler+0x4ce>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	461a      	mov	r2, r3
 800a8a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a8a6:	781b      	ldrb	r3, [r3, #0]
 800a8a8:	009b      	lsls	r3, r3, #2
 800a8aa:	4413      	add	r3, r2
 800a8ac:	881b      	ldrh	r3, [r3, #0]
 800a8ae:	b29b      	uxth	r3, r3
 800a8b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a8b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a8b8:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	461a      	mov	r2, r3
 800a8c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a8c4:	781b      	ldrb	r3, [r3, #0]
 800a8c6:	009b      	lsls	r3, r3, #2
 800a8c8:	441a      	add	r2, r3
 800a8ca:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800a8ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a8d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a8d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a8da:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a8de:	b29b      	uxth	r3, r3
 800a8e0:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	461a      	mov	r2, r3
 800a8e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a8ea:	781b      	ldrb	r3, [r3, #0]
 800a8ec:	009b      	lsls	r3, r3, #2
 800a8ee:	4413      	add	r3, r2
 800a8f0:	881b      	ldrh	r3, [r3, #0]
 800a8f2:	b29b      	uxth	r3, r3
 800a8f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d022      	beq.n	800a942 <PCD_EP_ISR_Handler+0x48a>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a904:	b29b      	uxth	r3, r3
 800a906:	461a      	mov	r2, r3
 800a908:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a90a:	781b      	ldrb	r3, [r3, #0]
 800a90c:	00db      	lsls	r3, r3, #3
 800a90e:	4413      	add	r3, r2
 800a910:	687a      	ldr	r2, [r7, #4]
 800a912:	6812      	ldr	r2, [r2, #0]
 800a914:	4413      	add	r3, r2
 800a916:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a91a:	881b      	ldrh	r3, [r3, #0]
 800a91c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a920:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 800a924:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d02c      	beq.n	800a986 <PCD_EP_ISR_Handler+0x4ce>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	6818      	ldr	r0, [r3, #0]
 800a930:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a932:	6959      	ldr	r1, [r3, #20]
 800a934:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a936:	891a      	ldrh	r2, [r3, #8]
 800a938:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800a93c:	f007 fb0a 	bl	8011f54 <USB_ReadPMA>
 800a940:	e021      	b.n	800a986 <PCD_EP_ISR_Handler+0x4ce>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a94a:	b29b      	uxth	r3, r3
 800a94c:	461a      	mov	r2, r3
 800a94e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a950:	781b      	ldrb	r3, [r3, #0]
 800a952:	00db      	lsls	r3, r3, #3
 800a954:	4413      	add	r3, r2
 800a956:	687a      	ldr	r2, [r7, #4]
 800a958:	6812      	ldr	r2, [r2, #0]
 800a95a:	4413      	add	r3, r2
 800a95c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a960:	881b      	ldrh	r3, [r3, #0]
 800a962:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a966:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 800a96a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d009      	beq.n	800a986 <PCD_EP_ISR_Handler+0x4ce>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	6818      	ldr	r0, [r3, #0]
 800a976:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a978:	6959      	ldr	r1, [r3, #20]
 800a97a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a97c:	895a      	ldrh	r2, [r3, #10]
 800a97e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800a982:	f007 fae7 	bl	8011f54 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800a986:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a988:	69da      	ldr	r2, [r3, #28]
 800a98a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800a98e:	441a      	add	r2, r3
 800a990:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a992:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800a994:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a996:	695a      	ldr	r2, [r3, #20]
 800a998:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800a99c:	441a      	add	r2, r3
 800a99e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a9a0:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800a9a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a9a4:	699b      	ldr	r3, [r3, #24]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d005      	beq.n	800a9b6 <PCD_EP_ISR_Handler+0x4fe>
 800a9aa:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800a9ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a9b0:	691b      	ldr	r3, [r3, #16]
 800a9b2:	429a      	cmp	r2, r3
 800a9b4:	d206      	bcs.n	800a9c4 <PCD_EP_ISR_Handler+0x50c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800a9b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a9b8:	781b      	ldrb	r3, [r3, #0]
 800a9ba:	4619      	mov	r1, r3
 800a9bc:	6878      	ldr	r0, [r7, #4]
 800a9be:	f00b f8a1 	bl	8015b04 <HAL_PCD_DataOutStageCallback>
 800a9c2:	e005      	b.n	800a9d0 <PCD_EP_ISR_Handler+0x518>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	f005 fd95 	bl	80104fa <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800a9d0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800a9d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	f000 8121 	beq.w	800ac20 <PCD_EP_ISR_Handler+0x768>
      {
        ep = &hpcd->IN_ep[epindex];
 800a9de:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 800a9e2:	4613      	mov	r3, r2
 800a9e4:	009b      	lsls	r3, r3, #2
 800a9e6:	4413      	add	r3, r2
 800a9e8:	00db      	lsls	r3, r3, #3
 800a9ea:	3310      	adds	r3, #16
 800a9ec:	687a      	ldr	r2, [r7, #4]
 800a9ee:	4413      	add	r3, r2
 800a9f0:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	461a      	mov	r2, r3
 800a9f8:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800a9fc:	009b      	lsls	r3, r3, #2
 800a9fe:	4413      	add	r3, r2
 800aa00:	881b      	ldrh	r3, [r3, #0]
 800aa02:	b29b      	uxth	r3, r3
 800aa04:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800aa08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa0c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	461a      	mov	r2, r3
 800aa16:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800aa1a:	009b      	lsls	r3, r3, #2
 800aa1c:	441a      	add	r2, r3
 800aa1e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800aa22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aa26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aa2a:	b29b      	uxth	r3, r3
 800aa2c:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800aa2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aa30:	78db      	ldrb	r3, [r3, #3]
 800aa32:	2b01      	cmp	r3, #1
 800aa34:	f040 80a2 	bne.w	800ab7c <PCD_EP_ISR_Handler+0x6c4>
        {
          ep->xfer_len = 0U;
 800aa38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800aa3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aa40:	7b1b      	ldrb	r3, [r3, #12]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	f000 8093 	beq.w	800ab6e <PCD_EP_ISR_Handler+0x6b6>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800aa48:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800aa4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d046      	beq.n	800aae2 <PCD_EP_ISR_Handler+0x62a>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800aa54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aa56:	785b      	ldrb	r3, [r3, #1]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d126      	bne.n	800aaaa <PCD_EP_ISR_Handler+0x5f2>
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	627b      	str	r3, [r7, #36]	; 0x24
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aa6a:	b29b      	uxth	r3, r3
 800aa6c:	461a      	mov	r2, r3
 800aa6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa70:	4413      	add	r3, r2
 800aa72:	627b      	str	r3, [r7, #36]	; 0x24
 800aa74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aa76:	781b      	ldrb	r3, [r3, #0]
 800aa78:	00da      	lsls	r2, r3, #3
 800aa7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa7c:	4413      	add	r3, r2
 800aa7e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800aa82:	623b      	str	r3, [r7, #32]
 800aa84:	6a3b      	ldr	r3, [r7, #32]
 800aa86:	881b      	ldrh	r3, [r3, #0]
 800aa88:	b29b      	uxth	r3, r3
 800aa8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aa8e:	b29a      	uxth	r2, r3
 800aa90:	6a3b      	ldr	r3, [r7, #32]
 800aa92:	801a      	strh	r2, [r3, #0]
 800aa94:	6a3b      	ldr	r3, [r7, #32]
 800aa96:	881b      	ldrh	r3, [r3, #0]
 800aa98:	b29b      	uxth	r3, r3
 800aa9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aa9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aaa2:	b29a      	uxth	r2, r3
 800aaa4:	6a3b      	ldr	r3, [r7, #32]
 800aaa6:	801a      	strh	r2, [r3, #0]
 800aaa8:	e061      	b.n	800ab6e <PCD_EP_ISR_Handler+0x6b6>
 800aaaa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aaac:	785b      	ldrb	r3, [r3, #1]
 800aaae:	2b01      	cmp	r3, #1
 800aab0:	d15d      	bne.n	800ab6e <PCD_EP_ISR_Handler+0x6b6>
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aac0:	b29b      	uxth	r3, r3
 800aac2:	461a      	mov	r2, r3
 800aac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aac6:	4413      	add	r3, r2
 800aac8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aaca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aacc:	781b      	ldrb	r3, [r3, #0]
 800aace:	00da      	lsls	r2, r3, #3
 800aad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aad2:	4413      	add	r3, r2
 800aad4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800aad8:	62bb      	str	r3, [r7, #40]	; 0x28
 800aada:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aadc:	2200      	movs	r2, #0
 800aade:	801a      	strh	r2, [r3, #0]
 800aae0:	e045      	b.n	800ab6e <PCD_EP_ISR_Handler+0x6b6>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aae8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aaea:	785b      	ldrb	r3, [r3, #1]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d126      	bne.n	800ab3e <PCD_EP_ISR_Handler+0x686>
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	637b      	str	r3, [r7, #52]	; 0x34
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aafe:	b29b      	uxth	r3, r3
 800ab00:	461a      	mov	r2, r3
 800ab02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab04:	4413      	add	r3, r2
 800ab06:	637b      	str	r3, [r7, #52]	; 0x34
 800ab08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ab0a:	781b      	ldrb	r3, [r3, #0]
 800ab0c:	00da      	lsls	r2, r3, #3
 800ab0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab10:	4413      	add	r3, r2
 800ab12:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ab16:	633b      	str	r3, [r7, #48]	; 0x30
 800ab18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab1a:	881b      	ldrh	r3, [r3, #0]
 800ab1c:	b29b      	uxth	r3, r3
 800ab1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ab22:	b29a      	uxth	r2, r3
 800ab24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab26:	801a      	strh	r2, [r3, #0]
 800ab28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab2a:	881b      	ldrh	r3, [r3, #0]
 800ab2c:	b29b      	uxth	r3, r3
 800ab2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ab32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ab36:	b29a      	uxth	r2, r3
 800ab38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab3a:	801a      	strh	r2, [r3, #0]
 800ab3c:	e017      	b.n	800ab6e <PCD_EP_ISR_Handler+0x6b6>
 800ab3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ab40:	785b      	ldrb	r3, [r3, #1]
 800ab42:	2b01      	cmp	r3, #1
 800ab44:	d113      	bne.n	800ab6e <PCD_EP_ISR_Handler+0x6b6>
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ab4e:	b29b      	uxth	r3, r3
 800ab50:	461a      	mov	r2, r3
 800ab52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab54:	4413      	add	r3, r2
 800ab56:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ab58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ab5a:	781b      	ldrb	r3, [r3, #0]
 800ab5c:	00da      	lsls	r2, r3, #3
 800ab5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab60:	4413      	add	r3, r2
 800ab62:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ab66:	63bb      	str	r3, [r7, #56]	; 0x38
 800ab68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800ab6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ab70:	781b      	ldrb	r3, [r3, #0]
 800ab72:	4619      	mov	r1, r3
 800ab74:	6878      	ldr	r0, [r7, #4]
 800ab76:	f00a ffe0 	bl	8015b3a <HAL_PCD_DataInStageCallback>
 800ab7a:	e051      	b.n	800ac20 <PCD_EP_ISR_Handler+0x768>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800ab7c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800ab80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d144      	bne.n	800ac12 <PCD_EP_ISR_Handler+0x75a>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ab90:	b29b      	uxth	r3, r3
 800ab92:	461a      	mov	r2, r3
 800ab94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ab96:	781b      	ldrb	r3, [r3, #0]
 800ab98:	00db      	lsls	r3, r3, #3
 800ab9a:	4413      	add	r3, r2
 800ab9c:	687a      	ldr	r2, [r7, #4]
 800ab9e:	6812      	ldr	r2, [r2, #0]
 800aba0:	4413      	add	r3, r2
 800aba2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800aba6:	881b      	ldrh	r3, [r3, #0]
 800aba8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800abac:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 800abb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800abb2:	699a      	ldr	r2, [r3, #24]
 800abb4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800abb8:	429a      	cmp	r2, r3
 800abba:	d907      	bls.n	800abcc <PCD_EP_ISR_Handler+0x714>
            {
              ep->xfer_len -= TxPctSize;
 800abbc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800abbe:	699a      	ldr	r2, [r3, #24]
 800abc0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800abc4:	1ad2      	subs	r2, r2, r3
 800abc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800abc8:	619a      	str	r2, [r3, #24]
 800abca:	e002      	b.n	800abd2 <PCD_EP_ISR_Handler+0x71a>
            }
            else
            {
              ep->xfer_len = 0U;
 800abcc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800abce:	2200      	movs	r2, #0
 800abd0:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800abd2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800abd4:	699b      	ldr	r3, [r3, #24]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d106      	bne.n	800abe8 <PCD_EP_ISR_Handler+0x730>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800abda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800abdc:	781b      	ldrb	r3, [r3, #0]
 800abde:	4619      	mov	r1, r3
 800abe0:	6878      	ldr	r0, [r7, #4]
 800abe2:	f00a ffaa 	bl	8015b3a <HAL_PCD_DataInStageCallback>
 800abe6:	e01b      	b.n	800ac20 <PCD_EP_ISR_Handler+0x768>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800abe8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800abea:	695a      	ldr	r2, [r3, #20]
 800abec:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800abf0:	441a      	add	r2, r3
 800abf2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800abf4:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800abf6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800abf8:	69da      	ldr	r2, [r3, #28]
 800abfa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800abfe:	441a      	add	r2, r3
 800ac00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac02:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	f005 fc75 	bl	80104fa <USB_EPStartXfer>
 800ac10:	e006      	b.n	800ac20 <PCD_EP_ISR_Handler+0x768>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800ac12:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800ac16:	461a      	mov	r2, r3
 800ac18:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ac1a:	6878      	ldr	r0, [r7, #4]
 800ac1c:	f000 f917 	bl	800ae4e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800ac28:	b29b      	uxth	r3, r3
 800ac2a:	b21b      	sxth	r3, r3
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	f6ff ac48 	blt.w	800a4c2 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800ac32:	2300      	movs	r3, #0
}
 800ac34:	4618      	mov	r0, r3
 800ac36:	3758      	adds	r7, #88	; 0x58
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	bd80      	pop	{r7, pc}

0800ac3c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b088      	sub	sp, #32
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	60f8      	str	r0, [r7, #12]
 800ac44:	60b9      	str	r1, [r7, #8]
 800ac46:	4613      	mov	r3, r2
 800ac48:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ac4a:	88fb      	ldrh	r3, [r7, #6]
 800ac4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d07c      	beq.n	800ad4e <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ac5c:	b29b      	uxth	r3, r3
 800ac5e:	461a      	mov	r2, r3
 800ac60:	68bb      	ldr	r3, [r7, #8]
 800ac62:	781b      	ldrb	r3, [r3, #0]
 800ac64:	00db      	lsls	r3, r3, #3
 800ac66:	4413      	add	r3, r2
 800ac68:	68fa      	ldr	r2, [r7, #12]
 800ac6a:	6812      	ldr	r2, [r2, #0]
 800ac6c:	4413      	add	r3, r2
 800ac6e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800ac72:	881b      	ldrh	r3, [r3, #0]
 800ac74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ac78:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800ac7a:	68bb      	ldr	r3, [r7, #8]
 800ac7c:	699a      	ldr	r2, [r3, #24]
 800ac7e:	8b7b      	ldrh	r3, [r7, #26]
 800ac80:	429a      	cmp	r2, r3
 800ac82:	d306      	bcc.n	800ac92 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800ac84:	68bb      	ldr	r3, [r7, #8]
 800ac86:	699a      	ldr	r2, [r3, #24]
 800ac88:	8b7b      	ldrh	r3, [r7, #26]
 800ac8a:	1ad2      	subs	r2, r2, r3
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	619a      	str	r2, [r3, #24]
 800ac90:	e002      	b.n	800ac98 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800ac92:	68bb      	ldr	r3, [r7, #8]
 800ac94:	2200      	movs	r2, #0
 800ac96:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800ac98:	68bb      	ldr	r3, [r7, #8]
 800ac9a:	699b      	ldr	r3, [r3, #24]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d123      	bne.n	800ace8 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	461a      	mov	r2, r3
 800aca6:	68bb      	ldr	r3, [r7, #8]
 800aca8:	781b      	ldrb	r3, [r3, #0]
 800acaa:	009b      	lsls	r3, r3, #2
 800acac:	4413      	add	r3, r2
 800acae:	881b      	ldrh	r3, [r3, #0]
 800acb0:	b29b      	uxth	r3, r3
 800acb2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800acb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800acba:	833b      	strh	r3, [r7, #24]
 800acbc:	8b3b      	ldrh	r3, [r7, #24]
 800acbe:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800acc2:	833b      	strh	r3, [r7, #24]
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	461a      	mov	r2, r3
 800acca:	68bb      	ldr	r3, [r7, #8]
 800accc:	781b      	ldrb	r3, [r3, #0]
 800acce:	009b      	lsls	r3, r3, #2
 800acd0:	441a      	add	r2, r3
 800acd2:	8b3b      	ldrh	r3, [r7, #24]
 800acd4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800acd8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800acdc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ace0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ace4:	b29b      	uxth	r3, r3
 800ace6:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800ace8:	88fb      	ldrh	r3, [r7, #6]
 800acea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d01f      	beq.n	800ad32 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	461a      	mov	r2, r3
 800acf8:	68bb      	ldr	r3, [r7, #8]
 800acfa:	781b      	ldrb	r3, [r3, #0]
 800acfc:	009b      	lsls	r3, r3, #2
 800acfe:	4413      	add	r3, r2
 800ad00:	881b      	ldrh	r3, [r3, #0]
 800ad02:	b29b      	uxth	r3, r3
 800ad04:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ad08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad0c:	82fb      	strh	r3, [r7, #22]
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	461a      	mov	r2, r3
 800ad14:	68bb      	ldr	r3, [r7, #8]
 800ad16:	781b      	ldrb	r3, [r3, #0]
 800ad18:	009b      	lsls	r3, r3, #2
 800ad1a:	441a      	add	r2, r3
 800ad1c:	8afb      	ldrh	r3, [r7, #22]
 800ad1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad22:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad2a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ad2e:	b29b      	uxth	r3, r3
 800ad30:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800ad32:	8b7b      	ldrh	r3, [r7, #26]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	f000 8085 	beq.w	800ae44 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	6818      	ldr	r0, [r3, #0]
 800ad3e:	68bb      	ldr	r3, [r7, #8]
 800ad40:	6959      	ldr	r1, [r3, #20]
 800ad42:	68bb      	ldr	r3, [r7, #8]
 800ad44:	891a      	ldrh	r2, [r3, #8]
 800ad46:	8b7b      	ldrh	r3, [r7, #26]
 800ad48:	f007 f904 	bl	8011f54 <USB_ReadPMA>
 800ad4c:	e07a      	b.n	800ae44 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ad56:	b29b      	uxth	r3, r3
 800ad58:	461a      	mov	r2, r3
 800ad5a:	68bb      	ldr	r3, [r7, #8]
 800ad5c:	781b      	ldrb	r3, [r3, #0]
 800ad5e:	00db      	lsls	r3, r3, #3
 800ad60:	4413      	add	r3, r2
 800ad62:	68fa      	ldr	r2, [r7, #12]
 800ad64:	6812      	ldr	r2, [r2, #0]
 800ad66:	4413      	add	r3, r2
 800ad68:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ad6c:	881b      	ldrh	r3, [r3, #0]
 800ad6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ad72:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800ad74:	68bb      	ldr	r3, [r7, #8]
 800ad76:	699a      	ldr	r2, [r3, #24]
 800ad78:	8b7b      	ldrh	r3, [r7, #26]
 800ad7a:	429a      	cmp	r2, r3
 800ad7c:	d306      	bcc.n	800ad8c <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	699a      	ldr	r2, [r3, #24]
 800ad82:	8b7b      	ldrh	r3, [r7, #26]
 800ad84:	1ad2      	subs	r2, r2, r3
 800ad86:	68bb      	ldr	r3, [r7, #8]
 800ad88:	619a      	str	r2, [r3, #24]
 800ad8a:	e002      	b.n	800ad92 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800ad8c:	68bb      	ldr	r3, [r7, #8]
 800ad8e:	2200      	movs	r2, #0
 800ad90:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800ad92:	68bb      	ldr	r3, [r7, #8]
 800ad94:	699b      	ldr	r3, [r3, #24]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d123      	bne.n	800ade2 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	461a      	mov	r2, r3
 800ada0:	68bb      	ldr	r3, [r7, #8]
 800ada2:	781b      	ldrb	r3, [r3, #0]
 800ada4:	009b      	lsls	r3, r3, #2
 800ada6:	4413      	add	r3, r2
 800ada8:	881b      	ldrh	r3, [r3, #0]
 800adaa:	b29b      	uxth	r3, r3
 800adac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800adb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adb4:	83fb      	strh	r3, [r7, #30]
 800adb6:	8bfb      	ldrh	r3, [r7, #30]
 800adb8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800adbc:	83fb      	strh	r3, [r7, #30]
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	461a      	mov	r2, r3
 800adc4:	68bb      	ldr	r3, [r7, #8]
 800adc6:	781b      	ldrb	r3, [r3, #0]
 800adc8:	009b      	lsls	r3, r3, #2
 800adca:	441a      	add	r2, r3
 800adcc:	8bfb      	ldrh	r3, [r7, #30]
 800adce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800add2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800add6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800adda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800adde:	b29b      	uxth	r3, r3
 800ade0:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800ade2:	88fb      	ldrh	r3, [r7, #6]
 800ade4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d11f      	bne.n	800ae2c <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	461a      	mov	r2, r3
 800adf2:	68bb      	ldr	r3, [r7, #8]
 800adf4:	781b      	ldrb	r3, [r3, #0]
 800adf6:	009b      	lsls	r3, r3, #2
 800adf8:	4413      	add	r3, r2
 800adfa:	881b      	ldrh	r3, [r3, #0]
 800adfc:	b29b      	uxth	r3, r3
 800adfe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae06:	83bb      	strh	r3, [r7, #28]
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	461a      	mov	r2, r3
 800ae0e:	68bb      	ldr	r3, [r7, #8]
 800ae10:	781b      	ldrb	r3, [r3, #0]
 800ae12:	009b      	lsls	r3, r3, #2
 800ae14:	441a      	add	r2, r3
 800ae16:	8bbb      	ldrh	r3, [r7, #28]
 800ae18:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae1c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ae24:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ae28:	b29b      	uxth	r3, r3
 800ae2a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800ae2c:	8b7b      	ldrh	r3, [r7, #26]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d008      	beq.n	800ae44 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	6818      	ldr	r0, [r3, #0]
 800ae36:	68bb      	ldr	r3, [r7, #8]
 800ae38:	6959      	ldr	r1, [r3, #20]
 800ae3a:	68bb      	ldr	r3, [r7, #8]
 800ae3c:	895a      	ldrh	r2, [r3, #10]
 800ae3e:	8b7b      	ldrh	r3, [r7, #26]
 800ae40:	f007 f888 	bl	8011f54 <USB_ReadPMA>
    }
  }

  return count;
 800ae44:	8b7b      	ldrh	r3, [r7, #26]
}
 800ae46:	4618      	mov	r0, r3
 800ae48:	3720      	adds	r7, #32
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	bd80      	pop	{r7, pc}

0800ae4e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800ae4e:	b580      	push	{r7, lr}
 800ae50:	b0a4      	sub	sp, #144	; 0x90
 800ae52:	af00      	add	r7, sp, #0
 800ae54:	60f8      	str	r0, [r7, #12]
 800ae56:	60b9      	str	r1, [r7, #8]
 800ae58:	4613      	mov	r3, r2
 800ae5a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800ae5c:	88fb      	ldrh	r3, [r7, #6]
 800ae5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	f000 81db 	beq.w	800b21e <HAL_PCD_EP_DB_Transmit+0x3d0>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ae70:	b29b      	uxth	r3, r3
 800ae72:	461a      	mov	r2, r3
 800ae74:	68bb      	ldr	r3, [r7, #8]
 800ae76:	781b      	ldrb	r3, [r3, #0]
 800ae78:	00db      	lsls	r3, r3, #3
 800ae7a:	4413      	add	r3, r2
 800ae7c:	68fa      	ldr	r2, [r7, #12]
 800ae7e:	6812      	ldr	r2, [r2, #0]
 800ae80:	4413      	add	r3, r2
 800ae82:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800ae86:	881b      	ldrh	r3, [r3, #0]
 800ae88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ae8c:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 800ae90:	68bb      	ldr	r3, [r7, #8]
 800ae92:	699a      	ldr	r2, [r3, #24]
 800ae94:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800ae98:	429a      	cmp	r2, r3
 800ae9a:	d907      	bls.n	800aeac <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800ae9c:	68bb      	ldr	r3, [r7, #8]
 800ae9e:	699a      	ldr	r2, [r3, #24]
 800aea0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800aea4:	1ad2      	subs	r2, r2, r3
 800aea6:	68bb      	ldr	r3, [r7, #8]
 800aea8:	619a      	str	r2, [r3, #24]
 800aeaa:	e002      	b.n	800aeb2 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	2200      	movs	r2, #0
 800aeb0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800aeb2:	68bb      	ldr	r3, [r7, #8]
 800aeb4:	699b      	ldr	r3, [r3, #24]
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	f040 80b9 	bne.w	800b02e <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800aebc:	68bb      	ldr	r3, [r7, #8]
 800aebe:	785b      	ldrb	r3, [r3, #1]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d126      	bne.n	800af12 <HAL_PCD_EP_DB_Transmit+0xc4>
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aed2:	b29b      	uxth	r3, r3
 800aed4:	461a      	mov	r2, r3
 800aed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aed8:	4413      	add	r3, r2
 800aeda:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aedc:	68bb      	ldr	r3, [r7, #8]
 800aede:	781b      	ldrb	r3, [r3, #0]
 800aee0:	00da      	lsls	r2, r3, #3
 800aee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aee4:	4413      	add	r3, r2
 800aee6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800aeea:	62bb      	str	r3, [r7, #40]	; 0x28
 800aeec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeee:	881b      	ldrh	r3, [r3, #0]
 800aef0:	b29b      	uxth	r3, r3
 800aef2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aef6:	b29a      	uxth	r2, r3
 800aef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aefa:	801a      	strh	r2, [r3, #0]
 800aefc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aefe:	881b      	ldrh	r3, [r3, #0]
 800af00:	b29b      	uxth	r3, r3
 800af02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800af06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af0a:	b29a      	uxth	r2, r3
 800af0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af0e:	801a      	strh	r2, [r3, #0]
 800af10:	e01a      	b.n	800af48 <HAL_PCD_EP_DB_Transmit+0xfa>
 800af12:	68bb      	ldr	r3, [r7, #8]
 800af14:	785b      	ldrb	r3, [r3, #1]
 800af16:	2b01      	cmp	r3, #1
 800af18:	d116      	bne.n	800af48 <HAL_PCD_EP_DB_Transmit+0xfa>
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	637b      	str	r3, [r7, #52]	; 0x34
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800af28:	b29b      	uxth	r3, r3
 800af2a:	461a      	mov	r2, r3
 800af2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af2e:	4413      	add	r3, r2
 800af30:	637b      	str	r3, [r7, #52]	; 0x34
 800af32:	68bb      	ldr	r3, [r7, #8]
 800af34:	781b      	ldrb	r3, [r3, #0]
 800af36:	00da      	lsls	r2, r3, #3
 800af38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af3a:	4413      	add	r3, r2
 800af3c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800af40:	633b      	str	r3, [r7, #48]	; 0x30
 800af42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af44:	2200      	movs	r2, #0
 800af46:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	627b      	str	r3, [r7, #36]	; 0x24
 800af4e:	68bb      	ldr	r3, [r7, #8]
 800af50:	785b      	ldrb	r3, [r3, #1]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d126      	bne.n	800afa4 <HAL_PCD_EP_DB_Transmit+0x156>
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	61fb      	str	r3, [r7, #28]
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800af64:	b29b      	uxth	r3, r3
 800af66:	461a      	mov	r2, r3
 800af68:	69fb      	ldr	r3, [r7, #28]
 800af6a:	4413      	add	r3, r2
 800af6c:	61fb      	str	r3, [r7, #28]
 800af6e:	68bb      	ldr	r3, [r7, #8]
 800af70:	781b      	ldrb	r3, [r3, #0]
 800af72:	00da      	lsls	r2, r3, #3
 800af74:	69fb      	ldr	r3, [r7, #28]
 800af76:	4413      	add	r3, r2
 800af78:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800af7c:	61bb      	str	r3, [r7, #24]
 800af7e:	69bb      	ldr	r3, [r7, #24]
 800af80:	881b      	ldrh	r3, [r3, #0]
 800af82:	b29b      	uxth	r3, r3
 800af84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800af88:	b29a      	uxth	r2, r3
 800af8a:	69bb      	ldr	r3, [r7, #24]
 800af8c:	801a      	strh	r2, [r3, #0]
 800af8e:	69bb      	ldr	r3, [r7, #24]
 800af90:	881b      	ldrh	r3, [r3, #0]
 800af92:	b29b      	uxth	r3, r3
 800af94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800af98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af9c:	b29a      	uxth	r2, r3
 800af9e:	69bb      	ldr	r3, [r7, #24]
 800afa0:	801a      	strh	r2, [r3, #0]
 800afa2:	e017      	b.n	800afd4 <HAL_PCD_EP_DB_Transmit+0x186>
 800afa4:	68bb      	ldr	r3, [r7, #8]
 800afa6:	785b      	ldrb	r3, [r3, #1]
 800afa8:	2b01      	cmp	r3, #1
 800afaa:	d113      	bne.n	800afd4 <HAL_PCD_EP_DB_Transmit+0x186>
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800afb4:	b29b      	uxth	r3, r3
 800afb6:	461a      	mov	r2, r3
 800afb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afba:	4413      	add	r3, r2
 800afbc:	627b      	str	r3, [r7, #36]	; 0x24
 800afbe:	68bb      	ldr	r3, [r7, #8]
 800afc0:	781b      	ldrb	r3, [r3, #0]
 800afc2:	00da      	lsls	r2, r3, #3
 800afc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afc6:	4413      	add	r3, r2
 800afc8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800afcc:	623b      	str	r3, [r7, #32]
 800afce:	6a3b      	ldr	r3, [r7, #32]
 800afd0:	2200      	movs	r2, #0
 800afd2:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800afd4:	68bb      	ldr	r3, [r7, #8]
 800afd6:	781b      	ldrb	r3, [r3, #0]
 800afd8:	4619      	mov	r1, r3
 800afda:	68f8      	ldr	r0, [r7, #12]
 800afdc:	f00a fdad 	bl	8015b3a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800afe0:	88fb      	ldrh	r3, [r7, #6]
 800afe2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	f000 82fa 	beq.w	800b5e0 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	461a      	mov	r2, r3
 800aff2:	68bb      	ldr	r3, [r7, #8]
 800aff4:	781b      	ldrb	r3, [r3, #0]
 800aff6:	009b      	lsls	r3, r3, #2
 800aff8:	4413      	add	r3, r2
 800affa:	881b      	ldrh	r3, [r3, #0]
 800affc:	b29b      	uxth	r3, r3
 800affe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b002:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b006:	82fb      	strh	r3, [r7, #22]
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	461a      	mov	r2, r3
 800b00e:	68bb      	ldr	r3, [r7, #8]
 800b010:	781b      	ldrb	r3, [r3, #0]
 800b012:	009b      	lsls	r3, r3, #2
 800b014:	441a      	add	r2, r3
 800b016:	8afb      	ldrh	r3, [r7, #22]
 800b018:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b01c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b020:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b024:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b028:	b29b      	uxth	r3, r3
 800b02a:	8013      	strh	r3, [r2, #0]
 800b02c:	e2d8      	b.n	800b5e0 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800b02e:	88fb      	ldrh	r3, [r7, #6]
 800b030:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b034:	2b00      	cmp	r3, #0
 800b036:	d021      	beq.n	800b07c <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	461a      	mov	r2, r3
 800b03e:	68bb      	ldr	r3, [r7, #8]
 800b040:	781b      	ldrb	r3, [r3, #0]
 800b042:	009b      	lsls	r3, r3, #2
 800b044:	4413      	add	r3, r2
 800b046:	881b      	ldrh	r3, [r3, #0]
 800b048:	b29b      	uxth	r3, r3
 800b04a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b04e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b052:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	461a      	mov	r2, r3
 800b05c:	68bb      	ldr	r3, [r7, #8]
 800b05e:	781b      	ldrb	r3, [r3, #0]
 800b060:	009b      	lsls	r3, r3, #2
 800b062:	441a      	add	r2, r3
 800b064:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800b068:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b06c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b070:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b074:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b078:	b29b      	uxth	r3, r3
 800b07a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800b07c:	68bb      	ldr	r3, [r7, #8]
 800b07e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b082:	2b01      	cmp	r3, #1
 800b084:	f040 82ac 	bne.w	800b5e0 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 800b088:	68bb      	ldr	r3, [r7, #8]
 800b08a:	695a      	ldr	r2, [r3, #20]
 800b08c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800b090:	441a      	add	r2, r3
 800b092:	68bb      	ldr	r3, [r7, #8]
 800b094:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800b096:	68bb      	ldr	r3, [r7, #8]
 800b098:	69da      	ldr	r2, [r3, #28]
 800b09a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800b09e:	441a      	add	r2, r3
 800b0a0:	68bb      	ldr	r3, [r7, #8]
 800b0a2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800b0a4:	68bb      	ldr	r3, [r7, #8]
 800b0a6:	6a1a      	ldr	r2, [r3, #32]
 800b0a8:	68bb      	ldr	r3, [r7, #8]
 800b0aa:	691b      	ldr	r3, [r3, #16]
 800b0ac:	429a      	cmp	r2, r3
 800b0ae:	d30b      	bcc.n	800b0c8 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 800b0b0:	68bb      	ldr	r3, [r7, #8]
 800b0b2:	691b      	ldr	r3, [r3, #16]
 800b0b4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	6a1a      	ldr	r2, [r3, #32]
 800b0bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b0c0:	1ad2      	subs	r2, r2, r3
 800b0c2:	68bb      	ldr	r3, [r7, #8]
 800b0c4:	621a      	str	r2, [r3, #32]
 800b0c6:	e017      	b.n	800b0f8 <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else if (ep->xfer_len_db == 0U)
 800b0c8:	68bb      	ldr	r3, [r7, #8]
 800b0ca:	6a1b      	ldr	r3, [r3, #32]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d108      	bne.n	800b0e2 <HAL_PCD_EP_DB_Transmit+0x294>
        {
          len = TxPctSize;
 800b0d0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800b0d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 800b0d8:	68bb      	ldr	r3, [r7, #8]
 800b0da:	2200      	movs	r2, #0
 800b0dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800b0e0:	e00a      	b.n	800b0f8 <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800b0e2:	68bb      	ldr	r3, [r7, #8]
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 800b0ea:	68bb      	ldr	r3, [r7, #8]
 800b0ec:	6a1b      	ldr	r3, [r3, #32]
 800b0ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 800b0f2:	68bb      	ldr	r3, [r7, #8]
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800b0f8:	68bb      	ldr	r3, [r7, #8]
 800b0fa:	785b      	ldrb	r3, [r3, #1]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d165      	bne.n	800b1cc <HAL_PCD_EP_DB_Transmit+0x37e>
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b10e:	b29b      	uxth	r3, r3
 800b110:	461a      	mov	r2, r3
 800b112:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b114:	4413      	add	r3, r2
 800b116:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b118:	68bb      	ldr	r3, [r7, #8]
 800b11a:	781b      	ldrb	r3, [r3, #0]
 800b11c:	00da      	lsls	r2, r3, #3
 800b11e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b120:	4413      	add	r3, r2
 800b122:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b126:	63bb      	str	r3, [r7, #56]	; 0x38
 800b128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b12a:	881b      	ldrh	r3, [r3, #0]
 800b12c:	b29b      	uxth	r3, r3
 800b12e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b132:	b29a      	uxth	r2, r3
 800b134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b136:	801a      	strh	r2, [r3, #0]
 800b138:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b13c:	2b3e      	cmp	r3, #62	; 0x3e
 800b13e:	d91d      	bls.n	800b17c <HAL_PCD_EP_DB_Transmit+0x32e>
 800b140:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b144:	095b      	lsrs	r3, r3, #5
 800b146:	64bb      	str	r3, [r7, #72]	; 0x48
 800b148:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b14c:	f003 031f 	and.w	r3, r3, #31
 800b150:	2b00      	cmp	r3, #0
 800b152:	d102      	bne.n	800b15a <HAL_PCD_EP_DB_Transmit+0x30c>
 800b154:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b156:	3b01      	subs	r3, #1
 800b158:	64bb      	str	r3, [r7, #72]	; 0x48
 800b15a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b15c:	881b      	ldrh	r3, [r3, #0]
 800b15e:	b29a      	uxth	r2, r3
 800b160:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b162:	b29b      	uxth	r3, r3
 800b164:	029b      	lsls	r3, r3, #10
 800b166:	b29b      	uxth	r3, r3
 800b168:	4313      	orrs	r3, r2
 800b16a:	b29b      	uxth	r3, r3
 800b16c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b170:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b174:	b29a      	uxth	r2, r3
 800b176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b178:	801a      	strh	r2, [r3, #0]
 800b17a:	e044      	b.n	800b206 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800b17c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b180:	2b00      	cmp	r3, #0
 800b182:	d10a      	bne.n	800b19a <HAL_PCD_EP_DB_Transmit+0x34c>
 800b184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b186:	881b      	ldrh	r3, [r3, #0]
 800b188:	b29b      	uxth	r3, r3
 800b18a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b18e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b192:	b29a      	uxth	r2, r3
 800b194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b196:	801a      	strh	r2, [r3, #0]
 800b198:	e035      	b.n	800b206 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800b19a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b19e:	085b      	lsrs	r3, r3, #1
 800b1a0:	64bb      	str	r3, [r7, #72]	; 0x48
 800b1a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b1a6:	f003 0301 	and.w	r3, r3, #1
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d002      	beq.n	800b1b4 <HAL_PCD_EP_DB_Transmit+0x366>
 800b1ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b1b0:	3301      	adds	r3, #1
 800b1b2:	64bb      	str	r3, [r7, #72]	; 0x48
 800b1b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1b6:	881b      	ldrh	r3, [r3, #0]
 800b1b8:	b29a      	uxth	r2, r3
 800b1ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b1bc:	b29b      	uxth	r3, r3
 800b1be:	029b      	lsls	r3, r3, #10
 800b1c0:	b29b      	uxth	r3, r3
 800b1c2:	4313      	orrs	r3, r2
 800b1c4:	b29a      	uxth	r2, r3
 800b1c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1c8:	801a      	strh	r2, [r3, #0]
 800b1ca:	e01c      	b.n	800b206 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800b1cc:	68bb      	ldr	r3, [r7, #8]
 800b1ce:	785b      	ldrb	r3, [r3, #1]
 800b1d0:	2b01      	cmp	r3, #1
 800b1d2:	d118      	bne.n	800b206 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	647b      	str	r3, [r7, #68]	; 0x44
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b1e2:	b29b      	uxth	r3, r3
 800b1e4:	461a      	mov	r2, r3
 800b1e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b1e8:	4413      	add	r3, r2
 800b1ea:	647b      	str	r3, [r7, #68]	; 0x44
 800b1ec:	68bb      	ldr	r3, [r7, #8]
 800b1ee:	781b      	ldrb	r3, [r3, #0]
 800b1f0:	00da      	lsls	r2, r3, #3
 800b1f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b1f4:	4413      	add	r3, r2
 800b1f6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b1fa:	643b      	str	r3, [r7, #64]	; 0x40
 800b1fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b200:	b29a      	uxth	r2, r3
 800b202:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b204:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	6818      	ldr	r0, [r3, #0]
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	6959      	ldr	r1, [r3, #20]
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	891a      	ldrh	r2, [r3, #8]
 800b212:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b216:	b29b      	uxth	r3, r3
 800b218:	f006 fe5a 	bl	8011ed0 <USB_WritePMA>
 800b21c:	e1e0      	b.n	800b5e0 <HAL_PCD_EP_DB_Transmit+0x792>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b226:	b29b      	uxth	r3, r3
 800b228:	461a      	mov	r2, r3
 800b22a:	68bb      	ldr	r3, [r7, #8]
 800b22c:	781b      	ldrb	r3, [r3, #0]
 800b22e:	00db      	lsls	r3, r3, #3
 800b230:	4413      	add	r3, r2
 800b232:	68fa      	ldr	r2, [r7, #12]
 800b234:	6812      	ldr	r2, [r2, #0]
 800b236:	4413      	add	r3, r2
 800b238:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b23c:	881b      	ldrh	r3, [r3, #0]
 800b23e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b242:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 800b246:	68bb      	ldr	r3, [r7, #8]
 800b248:	699a      	ldr	r2, [r3, #24]
 800b24a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800b24e:	429a      	cmp	r2, r3
 800b250:	d307      	bcc.n	800b262 <HAL_PCD_EP_DB_Transmit+0x414>
    {
      ep->xfer_len -= TxPctSize;
 800b252:	68bb      	ldr	r3, [r7, #8]
 800b254:	699a      	ldr	r2, [r3, #24]
 800b256:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800b25a:	1ad2      	subs	r2, r2, r3
 800b25c:	68bb      	ldr	r3, [r7, #8]
 800b25e:	619a      	str	r2, [r3, #24]
 800b260:	e002      	b.n	800b268 <HAL_PCD_EP_DB_Transmit+0x41a>
    }
    else
    {
      ep->xfer_len = 0U;
 800b262:	68bb      	ldr	r3, [r7, #8]
 800b264:	2200      	movs	r2, #0
 800b266:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800b268:	68bb      	ldr	r3, [r7, #8]
 800b26a:	699b      	ldr	r3, [r3, #24]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	f040 80c0 	bne.w	800b3f2 <HAL_PCD_EP_DB_Transmit+0x5a4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b272:	68bb      	ldr	r3, [r7, #8]
 800b274:	785b      	ldrb	r3, [r3, #1]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d126      	bne.n	800b2c8 <HAL_PCD_EP_DB_Transmit+0x47a>
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b288:	b29b      	uxth	r3, r3
 800b28a:	461a      	mov	r2, r3
 800b28c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b28e:	4413      	add	r3, r2
 800b290:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b292:	68bb      	ldr	r3, [r7, #8]
 800b294:	781b      	ldrb	r3, [r3, #0]
 800b296:	00da      	lsls	r2, r3, #3
 800b298:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b29a:	4413      	add	r3, r2
 800b29c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b2a0:	67bb      	str	r3, [r7, #120]	; 0x78
 800b2a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b2a4:	881b      	ldrh	r3, [r3, #0]
 800b2a6:	b29b      	uxth	r3, r3
 800b2a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b2ac:	b29a      	uxth	r2, r3
 800b2ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b2b0:	801a      	strh	r2, [r3, #0]
 800b2b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b2b4:	881b      	ldrh	r3, [r3, #0]
 800b2b6:	b29b      	uxth	r3, r3
 800b2b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b2bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b2c0:	b29a      	uxth	r2, r3
 800b2c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b2c4:	801a      	strh	r2, [r3, #0]
 800b2c6:	e01a      	b.n	800b2fe <HAL_PCD_EP_DB_Transmit+0x4b0>
 800b2c8:	68bb      	ldr	r3, [r7, #8]
 800b2ca:	785b      	ldrb	r3, [r3, #1]
 800b2cc:	2b01      	cmp	r3, #1
 800b2ce:	d116      	bne.n	800b2fe <HAL_PCD_EP_DB_Transmit+0x4b0>
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	667b      	str	r3, [r7, #100]	; 0x64
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b2de:	b29b      	uxth	r3, r3
 800b2e0:	461a      	mov	r2, r3
 800b2e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b2e4:	4413      	add	r3, r2
 800b2e6:	667b      	str	r3, [r7, #100]	; 0x64
 800b2e8:	68bb      	ldr	r3, [r7, #8]
 800b2ea:	781b      	ldrb	r3, [r3, #0]
 800b2ec:	00da      	lsls	r2, r3, #3
 800b2ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b2f0:	4413      	add	r3, r2
 800b2f2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b2f6:	663b      	str	r3, [r7, #96]	; 0x60
 800b2f8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	677b      	str	r3, [r7, #116]	; 0x74
 800b304:	68bb      	ldr	r3, [r7, #8]
 800b306:	785b      	ldrb	r3, [r3, #1]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d12b      	bne.n	800b364 <HAL_PCD_EP_DB_Transmit+0x516>
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b31a:	b29b      	uxth	r3, r3
 800b31c:	461a      	mov	r2, r3
 800b31e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b320:	4413      	add	r3, r2
 800b322:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b324:	68bb      	ldr	r3, [r7, #8]
 800b326:	781b      	ldrb	r3, [r3, #0]
 800b328:	00da      	lsls	r2, r3, #3
 800b32a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b32c:	4413      	add	r3, r2
 800b32e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b332:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b336:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800b33a:	881b      	ldrh	r3, [r3, #0]
 800b33c:	b29b      	uxth	r3, r3
 800b33e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b342:	b29a      	uxth	r2, r3
 800b344:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800b348:	801a      	strh	r2, [r3, #0]
 800b34a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800b34e:	881b      	ldrh	r3, [r3, #0]
 800b350:	b29b      	uxth	r3, r3
 800b352:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b356:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b35a:	b29a      	uxth	r2, r3
 800b35c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800b360:	801a      	strh	r2, [r3, #0]
 800b362:	e017      	b.n	800b394 <HAL_PCD_EP_DB_Transmit+0x546>
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	785b      	ldrb	r3, [r3, #1]
 800b368:	2b01      	cmp	r3, #1
 800b36a:	d113      	bne.n	800b394 <HAL_PCD_EP_DB_Transmit+0x546>
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b374:	b29b      	uxth	r3, r3
 800b376:	461a      	mov	r2, r3
 800b378:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b37a:	4413      	add	r3, r2
 800b37c:	677b      	str	r3, [r7, #116]	; 0x74
 800b37e:	68bb      	ldr	r3, [r7, #8]
 800b380:	781b      	ldrb	r3, [r3, #0]
 800b382:	00da      	lsls	r2, r3, #3
 800b384:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b386:	4413      	add	r3, r2
 800b388:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b38c:	673b      	str	r3, [r7, #112]	; 0x70
 800b38e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b390:	2200      	movs	r2, #0
 800b392:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b394:	68bb      	ldr	r3, [r7, #8]
 800b396:	781b      	ldrb	r3, [r3, #0]
 800b398:	4619      	mov	r1, r3
 800b39a:	68f8      	ldr	r0, [r7, #12]
 800b39c:	f00a fbcd 	bl	8015b3a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800b3a0:	88fb      	ldrh	r3, [r7, #6]
 800b3a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	f040 811a 	bne.w	800b5e0 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	461a      	mov	r2, r3
 800b3b2:	68bb      	ldr	r3, [r7, #8]
 800b3b4:	781b      	ldrb	r3, [r3, #0]
 800b3b6:	009b      	lsls	r3, r3, #2
 800b3b8:	4413      	add	r3, r2
 800b3ba:	881b      	ldrh	r3, [r3, #0]
 800b3bc:	b29b      	uxth	r3, r3
 800b3be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b3c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b3c6:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	461a      	mov	r2, r3
 800b3d0:	68bb      	ldr	r3, [r7, #8]
 800b3d2:	781b      	ldrb	r3, [r3, #0]
 800b3d4:	009b      	lsls	r3, r3, #2
 800b3d6:	441a      	add	r2, r3
 800b3d8:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 800b3dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b3e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b3e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b3e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3ec:	b29b      	uxth	r3, r3
 800b3ee:	8013      	strh	r3, [r2, #0]
 800b3f0:	e0f6      	b.n	800b5e0 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800b3f2:	88fb      	ldrh	r3, [r7, #6]
 800b3f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d121      	bne.n	800b440 <HAL_PCD_EP_DB_Transmit+0x5f2>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	461a      	mov	r2, r3
 800b402:	68bb      	ldr	r3, [r7, #8]
 800b404:	781b      	ldrb	r3, [r3, #0]
 800b406:	009b      	lsls	r3, r3, #2
 800b408:	4413      	add	r3, r2
 800b40a:	881b      	ldrh	r3, [r3, #0]
 800b40c:	b29b      	uxth	r3, r3
 800b40e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b412:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b416:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	461a      	mov	r2, r3
 800b420:	68bb      	ldr	r3, [r7, #8]
 800b422:	781b      	ldrb	r3, [r3, #0]
 800b424:	009b      	lsls	r3, r3, #2
 800b426:	441a      	add	r2, r3
 800b428:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800b42c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b430:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b434:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b438:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b43c:	b29b      	uxth	r3, r3
 800b43e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800b440:	68bb      	ldr	r3, [r7, #8]
 800b442:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b446:	2b01      	cmp	r3, #1
 800b448:	f040 80ca 	bne.w	800b5e0 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 800b44c:	68bb      	ldr	r3, [r7, #8]
 800b44e:	695a      	ldr	r2, [r3, #20]
 800b450:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800b454:	441a      	add	r2, r3
 800b456:	68bb      	ldr	r3, [r7, #8]
 800b458:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800b45a:	68bb      	ldr	r3, [r7, #8]
 800b45c:	69da      	ldr	r2, [r3, #28]
 800b45e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800b462:	441a      	add	r2, r3
 800b464:	68bb      	ldr	r3, [r7, #8]
 800b466:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800b468:	68bb      	ldr	r3, [r7, #8]
 800b46a:	6a1a      	ldr	r2, [r3, #32]
 800b46c:	68bb      	ldr	r3, [r7, #8]
 800b46e:	691b      	ldr	r3, [r3, #16]
 800b470:	429a      	cmp	r2, r3
 800b472:	d30b      	bcc.n	800b48c <HAL_PCD_EP_DB_Transmit+0x63e>
        {
          len = ep->maxpacket;
 800b474:	68bb      	ldr	r3, [r7, #8]
 800b476:	691b      	ldr	r3, [r3, #16]
 800b478:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 800b47c:	68bb      	ldr	r3, [r7, #8]
 800b47e:	6a1a      	ldr	r2, [r3, #32]
 800b480:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b484:	1ad2      	subs	r2, r2, r3
 800b486:	68bb      	ldr	r3, [r7, #8]
 800b488:	621a      	str	r2, [r3, #32]
 800b48a:	e017      	b.n	800b4bc <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else if (ep->xfer_len_db == 0U)
 800b48c:	68bb      	ldr	r3, [r7, #8]
 800b48e:	6a1b      	ldr	r3, [r3, #32]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d108      	bne.n	800b4a6 <HAL_PCD_EP_DB_Transmit+0x658>
        {
          len = TxPctSize;
 800b494:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800b498:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 800b49c:	68bb      	ldr	r3, [r7, #8]
 800b49e:	2200      	movs	r2, #0
 800b4a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800b4a4:	e00a      	b.n	800b4bc <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else
        {
          len = ep->xfer_len_db;
 800b4a6:	68bb      	ldr	r3, [r7, #8]
 800b4a8:	6a1b      	ldr	r3, [r3, #32]
 800b4aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 800b4ae:	68bb      	ldr	r3, [r7, #8]
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800b4b4:	68bb      	ldr	r3, [r7, #8]
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	657b      	str	r3, [r7, #84]	; 0x54
 800b4c2:	68bb      	ldr	r3, [r7, #8]
 800b4c4:	785b      	ldrb	r3, [r3, #1]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d165      	bne.n	800b596 <HAL_PCD_EP_DB_Transmit+0x748>
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b4d8:	b29b      	uxth	r3, r3
 800b4da:	461a      	mov	r2, r3
 800b4dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b4de:	4413      	add	r3, r2
 800b4e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b4e2:	68bb      	ldr	r3, [r7, #8]
 800b4e4:	781b      	ldrb	r3, [r3, #0]
 800b4e6:	00da      	lsls	r2, r3, #3
 800b4e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b4ea:	4413      	add	r3, r2
 800b4ec:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b4f0:	65bb      	str	r3, [r7, #88]	; 0x58
 800b4f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b4f4:	881b      	ldrh	r3, [r3, #0]
 800b4f6:	b29b      	uxth	r3, r3
 800b4f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b4fc:	b29a      	uxth	r2, r3
 800b4fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b500:	801a      	strh	r2, [r3, #0]
 800b502:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b506:	2b3e      	cmp	r3, #62	; 0x3e
 800b508:	d91d      	bls.n	800b546 <HAL_PCD_EP_DB_Transmit+0x6f8>
 800b50a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b50e:	095b      	lsrs	r3, r3, #5
 800b510:	66bb      	str	r3, [r7, #104]	; 0x68
 800b512:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b516:	f003 031f 	and.w	r3, r3, #31
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d102      	bne.n	800b524 <HAL_PCD_EP_DB_Transmit+0x6d6>
 800b51e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b520:	3b01      	subs	r3, #1
 800b522:	66bb      	str	r3, [r7, #104]	; 0x68
 800b524:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b526:	881b      	ldrh	r3, [r3, #0]
 800b528:	b29a      	uxth	r2, r3
 800b52a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b52c:	b29b      	uxth	r3, r3
 800b52e:	029b      	lsls	r3, r3, #10
 800b530:	b29b      	uxth	r3, r3
 800b532:	4313      	orrs	r3, r2
 800b534:	b29b      	uxth	r3, r3
 800b536:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b53a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b53e:	b29a      	uxth	r2, r3
 800b540:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b542:	801a      	strh	r2, [r3, #0]
 800b544:	e041      	b.n	800b5ca <HAL_PCD_EP_DB_Transmit+0x77c>
 800b546:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d10a      	bne.n	800b564 <HAL_PCD_EP_DB_Transmit+0x716>
 800b54e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b550:	881b      	ldrh	r3, [r3, #0]
 800b552:	b29b      	uxth	r3, r3
 800b554:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b558:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b55c:	b29a      	uxth	r2, r3
 800b55e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b560:	801a      	strh	r2, [r3, #0]
 800b562:	e032      	b.n	800b5ca <HAL_PCD_EP_DB_Transmit+0x77c>
 800b564:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b568:	085b      	lsrs	r3, r3, #1
 800b56a:	66bb      	str	r3, [r7, #104]	; 0x68
 800b56c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b570:	f003 0301 	and.w	r3, r3, #1
 800b574:	2b00      	cmp	r3, #0
 800b576:	d002      	beq.n	800b57e <HAL_PCD_EP_DB_Transmit+0x730>
 800b578:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b57a:	3301      	adds	r3, #1
 800b57c:	66bb      	str	r3, [r7, #104]	; 0x68
 800b57e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b580:	881b      	ldrh	r3, [r3, #0]
 800b582:	b29a      	uxth	r2, r3
 800b584:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b586:	b29b      	uxth	r3, r3
 800b588:	029b      	lsls	r3, r3, #10
 800b58a:	b29b      	uxth	r3, r3
 800b58c:	4313      	orrs	r3, r2
 800b58e:	b29a      	uxth	r2, r3
 800b590:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b592:	801a      	strh	r2, [r3, #0]
 800b594:	e019      	b.n	800b5ca <HAL_PCD_EP_DB_Transmit+0x77c>
 800b596:	68bb      	ldr	r3, [r7, #8]
 800b598:	785b      	ldrb	r3, [r3, #1]
 800b59a:	2b01      	cmp	r3, #1
 800b59c:	d115      	bne.n	800b5ca <HAL_PCD_EP_DB_Transmit+0x77c>
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b5a6:	b29b      	uxth	r3, r3
 800b5a8:	461a      	mov	r2, r3
 800b5aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b5ac:	4413      	add	r3, r2
 800b5ae:	657b      	str	r3, [r7, #84]	; 0x54
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	781b      	ldrb	r3, [r3, #0]
 800b5b4:	00da      	lsls	r2, r3, #3
 800b5b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b5b8:	4413      	add	r3, r2
 800b5ba:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b5be:	653b      	str	r3, [r7, #80]	; 0x50
 800b5c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b5c4:	b29a      	uxth	r2, r3
 800b5c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b5c8:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	6818      	ldr	r0, [r3, #0]
 800b5ce:	68bb      	ldr	r3, [r7, #8]
 800b5d0:	6959      	ldr	r1, [r3, #20]
 800b5d2:	68bb      	ldr	r3, [r7, #8]
 800b5d4:	895a      	ldrh	r2, [r3, #10]
 800b5d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b5da:	b29b      	uxth	r3, r3
 800b5dc:	f006 fc78 	bl	8011ed0 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	461a      	mov	r2, r3
 800b5e6:	68bb      	ldr	r3, [r7, #8]
 800b5e8:	781b      	ldrb	r3, [r3, #0]
 800b5ea:	009b      	lsls	r3, r3, #2
 800b5ec:	4413      	add	r3, r2
 800b5ee:	881b      	ldrh	r3, [r3, #0]
 800b5f0:	b29b      	uxth	r3, r3
 800b5f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b5f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b5fa:	82bb      	strh	r3, [r7, #20]
 800b5fc:	8abb      	ldrh	r3, [r7, #20]
 800b5fe:	f083 0310 	eor.w	r3, r3, #16
 800b602:	82bb      	strh	r3, [r7, #20]
 800b604:	8abb      	ldrh	r3, [r7, #20]
 800b606:	f083 0320 	eor.w	r3, r3, #32
 800b60a:	82bb      	strh	r3, [r7, #20]
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	461a      	mov	r2, r3
 800b612:	68bb      	ldr	r3, [r7, #8]
 800b614:	781b      	ldrb	r3, [r3, #0]
 800b616:	009b      	lsls	r3, r3, #2
 800b618:	441a      	add	r2, r3
 800b61a:	8abb      	ldrh	r3, [r7, #20]
 800b61c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b620:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b624:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b628:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b62c:	b29b      	uxth	r3, r3
 800b62e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800b630:	2300      	movs	r3, #0
}
 800b632:	4618      	mov	r0, r3
 800b634:	3790      	adds	r7, #144	; 0x90
 800b636:	46bd      	mov	sp, r7
 800b638:	bd80      	pop	{r7, pc}

0800b63a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800b63a:	b480      	push	{r7}
 800b63c:	b087      	sub	sp, #28
 800b63e:	af00      	add	r7, sp, #0
 800b640:	60f8      	str	r0, [r7, #12]
 800b642:	607b      	str	r3, [r7, #4]
 800b644:	460b      	mov	r3, r1
 800b646:	817b      	strh	r3, [r7, #10]
 800b648:	4613      	mov	r3, r2
 800b64a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800b64c:	897b      	ldrh	r3, [r7, #10]
 800b64e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b652:	b29b      	uxth	r3, r3
 800b654:	2b00      	cmp	r3, #0
 800b656:	d00b      	beq.n	800b670 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b658:	897b      	ldrh	r3, [r7, #10]
 800b65a:	f003 0207 	and.w	r2, r3, #7
 800b65e:	4613      	mov	r3, r2
 800b660:	009b      	lsls	r3, r3, #2
 800b662:	4413      	add	r3, r2
 800b664:	00db      	lsls	r3, r3, #3
 800b666:	3310      	adds	r3, #16
 800b668:	68fa      	ldr	r2, [r7, #12]
 800b66a:	4413      	add	r3, r2
 800b66c:	617b      	str	r3, [r7, #20]
 800b66e:	e009      	b.n	800b684 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b670:	897a      	ldrh	r2, [r7, #10]
 800b672:	4613      	mov	r3, r2
 800b674:	009b      	lsls	r3, r3, #2
 800b676:	4413      	add	r3, r2
 800b678:	00db      	lsls	r3, r3, #3
 800b67a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b67e:	68fa      	ldr	r2, [r7, #12]
 800b680:	4413      	add	r3, r2
 800b682:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800b684:	893b      	ldrh	r3, [r7, #8]
 800b686:	2b00      	cmp	r3, #0
 800b688:	d107      	bne.n	800b69a <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800b68a:	697b      	ldr	r3, [r7, #20]
 800b68c:	2200      	movs	r2, #0
 800b68e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	b29a      	uxth	r2, r3
 800b694:	697b      	ldr	r3, [r7, #20]
 800b696:	80da      	strh	r2, [r3, #6]
 800b698:	e00b      	b.n	800b6b2 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800b69a:	697b      	ldr	r3, [r7, #20]
 800b69c:	2201      	movs	r2, #1
 800b69e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	b29a      	uxth	r2, r3
 800b6a4:	697b      	ldr	r3, [r7, #20]
 800b6a6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	0c1b      	lsrs	r3, r3, #16
 800b6ac:	b29a      	uxth	r2, r3
 800b6ae:	697b      	ldr	r3, [r7, #20]
 800b6b0:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b6b2:	2300      	movs	r3, #0
}
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	371c      	adds	r7, #28
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6be:	4770      	bx	lr

0800b6c0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b6c0:	b480      	push	{r7}
 800b6c2:	b085      	sub	sp, #20
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	2201      	movs	r2, #1
 800b6d2:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  hpcd->LPM_State = LPM_L0;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	2200      	movs	r2, #0
 800b6da:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800b6e4:	b29b      	uxth	r3, r3
 800b6e6:	f043 0301 	orr.w	r3, r3, #1
 800b6ea:	b29a      	uxth	r2, r3
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800b6f8:	b29b      	uxth	r3, r3
 800b6fa:	f043 0302 	orr.w	r3, r3, #2
 800b6fe:	b29a      	uxth	r2, r3
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 800b706:	2300      	movs	r3, #0
}
 800b708:	4618      	mov	r0, r3
 800b70a:	3714      	adds	r7, #20
 800b70c:	46bd      	mov	sp, r7
 800b70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b712:	4770      	bx	lr

0800b714 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b714:	b480      	push	{r7}
 800b716:	b085      	sub	sp, #20
 800b718:	af00      	add	r7, sp, #0
 800b71a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d141      	bne.n	800b7a6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b722:	4b4b      	ldr	r3, [pc, #300]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b72a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b72e:	d131      	bne.n	800b794 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b730:	4b47      	ldr	r3, [pc, #284]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b732:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b736:	4a46      	ldr	r2, [pc, #280]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b738:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b73c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b740:	4b43      	ldr	r3, [pc, #268]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b748:	4a41      	ldr	r2, [pc, #260]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b74a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b74e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b750:	4b40      	ldr	r3, [pc, #256]	; (800b854 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	2232      	movs	r2, #50	; 0x32
 800b756:	fb02 f303 	mul.w	r3, r2, r3
 800b75a:	4a3f      	ldr	r2, [pc, #252]	; (800b858 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b75c:	fba2 2303 	umull	r2, r3, r2, r3
 800b760:	0c9b      	lsrs	r3, r3, #18
 800b762:	3301      	adds	r3, #1
 800b764:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b766:	e002      	b.n	800b76e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	3b01      	subs	r3, #1
 800b76c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b76e:	4b38      	ldr	r3, [pc, #224]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b770:	695b      	ldr	r3, [r3, #20]
 800b772:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b776:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b77a:	d102      	bne.n	800b782 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d1f2      	bne.n	800b768 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b782:	4b33      	ldr	r3, [pc, #204]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b784:	695b      	ldr	r3, [r3, #20]
 800b786:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b78a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b78e:	d158      	bne.n	800b842 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b790:	2303      	movs	r3, #3
 800b792:	e057      	b.n	800b844 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b794:	4b2e      	ldr	r3, [pc, #184]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b796:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b79a:	4a2d      	ldr	r2, [pc, #180]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b79c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b7a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800b7a4:	e04d      	b.n	800b842 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b7ac:	d141      	bne.n	800b832 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b7ae:	4b28      	ldr	r3, [pc, #160]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b7b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b7ba:	d131      	bne.n	800b820 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b7bc:	4b24      	ldr	r3, [pc, #144]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b7be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b7c2:	4a23      	ldr	r2, [pc, #140]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b7c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b7c8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b7cc:	4b20      	ldr	r3, [pc, #128]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b7d4:	4a1e      	ldr	r2, [pc, #120]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b7d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b7da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b7dc:	4b1d      	ldr	r3, [pc, #116]	; (800b854 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	2232      	movs	r2, #50	; 0x32
 800b7e2:	fb02 f303 	mul.w	r3, r2, r3
 800b7e6:	4a1c      	ldr	r2, [pc, #112]	; (800b858 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b7e8:	fba2 2303 	umull	r2, r3, r2, r3
 800b7ec:	0c9b      	lsrs	r3, r3, #18
 800b7ee:	3301      	adds	r3, #1
 800b7f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b7f2:	e002      	b.n	800b7fa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	3b01      	subs	r3, #1
 800b7f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b7fa:	4b15      	ldr	r3, [pc, #84]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b7fc:	695b      	ldr	r3, [r3, #20]
 800b7fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b802:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b806:	d102      	bne.n	800b80e <HAL_PWREx_ControlVoltageScaling+0xfa>
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d1f2      	bne.n	800b7f4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b80e:	4b10      	ldr	r3, [pc, #64]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b810:	695b      	ldr	r3, [r3, #20]
 800b812:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b816:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b81a:	d112      	bne.n	800b842 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b81c:	2303      	movs	r3, #3
 800b81e:	e011      	b.n	800b844 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b820:	4b0b      	ldr	r3, [pc, #44]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b822:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b826:	4a0a      	ldr	r2, [pc, #40]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b828:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b82c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800b830:	e007      	b.n	800b842 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b832:	4b07      	ldr	r3, [pc, #28]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b83a:	4a05      	ldr	r2, [pc, #20]	; (800b850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b83c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b840:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800b842:	2300      	movs	r3, #0
}
 800b844:	4618      	mov	r0, r3
 800b846:	3714      	adds	r7, #20
 800b848:	46bd      	mov	sp, r7
 800b84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84e:	4770      	bx	lr
 800b850:	40007000 	.word	0x40007000
 800b854:	200001c4 	.word	0x200001c4
 800b858:	431bde83 	.word	0x431bde83

0800b85c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800b85c:	b480      	push	{r7}
 800b85e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800b860:	4b05      	ldr	r3, [pc, #20]	; (800b878 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800b862:	689b      	ldr	r3, [r3, #8]
 800b864:	4a04      	ldr	r2, [pc, #16]	; (800b878 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800b866:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b86a:	6093      	str	r3, [r2, #8]
}
 800b86c:	bf00      	nop
 800b86e:	46bd      	mov	sp, r7
 800b870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b874:	4770      	bx	lr
 800b876:	bf00      	nop
 800b878:	40007000 	.word	0x40007000

0800b87c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b87c:	b580      	push	{r7, lr}
 800b87e:	b088      	sub	sp, #32
 800b880:	af00      	add	r7, sp, #0
 800b882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d101      	bne.n	800b88e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b88a:	2301      	movs	r3, #1
 800b88c:	e2fe      	b.n	800be8c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	f003 0301 	and.w	r3, r3, #1
 800b896:	2b00      	cmp	r3, #0
 800b898:	d075      	beq.n	800b986 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b89a:	4b97      	ldr	r3, [pc, #604]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b89c:	689b      	ldr	r3, [r3, #8]
 800b89e:	f003 030c 	and.w	r3, r3, #12
 800b8a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b8a4:	4b94      	ldr	r3, [pc, #592]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b8a6:	68db      	ldr	r3, [r3, #12]
 800b8a8:	f003 0303 	and.w	r3, r3, #3
 800b8ac:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800b8ae:	69bb      	ldr	r3, [r7, #24]
 800b8b0:	2b0c      	cmp	r3, #12
 800b8b2:	d102      	bne.n	800b8ba <HAL_RCC_OscConfig+0x3e>
 800b8b4:	697b      	ldr	r3, [r7, #20]
 800b8b6:	2b03      	cmp	r3, #3
 800b8b8:	d002      	beq.n	800b8c0 <HAL_RCC_OscConfig+0x44>
 800b8ba:	69bb      	ldr	r3, [r7, #24]
 800b8bc:	2b08      	cmp	r3, #8
 800b8be:	d10b      	bne.n	800b8d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b8c0:	4b8d      	ldr	r3, [pc, #564]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d05b      	beq.n	800b984 <HAL_RCC_OscConfig+0x108>
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	685b      	ldr	r3, [r3, #4]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d157      	bne.n	800b984 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b8d4:	2301      	movs	r3, #1
 800b8d6:	e2d9      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	685b      	ldr	r3, [r3, #4]
 800b8dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b8e0:	d106      	bne.n	800b8f0 <HAL_RCC_OscConfig+0x74>
 800b8e2:	4b85      	ldr	r3, [pc, #532]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	4a84      	ldr	r2, [pc, #528]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b8e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b8ec:	6013      	str	r3, [r2, #0]
 800b8ee:	e01d      	b.n	800b92c <HAL_RCC_OscConfig+0xb0>
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	685b      	ldr	r3, [r3, #4]
 800b8f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b8f8:	d10c      	bne.n	800b914 <HAL_RCC_OscConfig+0x98>
 800b8fa:	4b7f      	ldr	r3, [pc, #508]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	4a7e      	ldr	r2, [pc, #504]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b900:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b904:	6013      	str	r3, [r2, #0]
 800b906:	4b7c      	ldr	r3, [pc, #496]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	4a7b      	ldr	r2, [pc, #492]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b90c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b910:	6013      	str	r3, [r2, #0]
 800b912:	e00b      	b.n	800b92c <HAL_RCC_OscConfig+0xb0>
 800b914:	4b78      	ldr	r3, [pc, #480]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	4a77      	ldr	r2, [pc, #476]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b91a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b91e:	6013      	str	r3, [r2, #0]
 800b920:	4b75      	ldr	r3, [pc, #468]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	4a74      	ldr	r2, [pc, #464]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b926:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b92a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	685b      	ldr	r3, [r3, #4]
 800b930:	2b00      	cmp	r3, #0
 800b932:	d013      	beq.n	800b95c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b934:	f7fa fb0a 	bl	8005f4c <HAL_GetTick>
 800b938:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b93a:	e008      	b.n	800b94e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b93c:	f7fa fb06 	bl	8005f4c <HAL_GetTick>
 800b940:	4602      	mov	r2, r0
 800b942:	693b      	ldr	r3, [r7, #16]
 800b944:	1ad3      	subs	r3, r2, r3
 800b946:	2b64      	cmp	r3, #100	; 0x64
 800b948:	d901      	bls.n	800b94e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b94a:	2303      	movs	r3, #3
 800b94c:	e29e      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b94e:	4b6a      	ldr	r3, [pc, #424]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b956:	2b00      	cmp	r3, #0
 800b958:	d0f0      	beq.n	800b93c <HAL_RCC_OscConfig+0xc0>
 800b95a:	e014      	b.n	800b986 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b95c:	f7fa faf6 	bl	8005f4c <HAL_GetTick>
 800b960:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b962:	e008      	b.n	800b976 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b964:	f7fa faf2 	bl	8005f4c <HAL_GetTick>
 800b968:	4602      	mov	r2, r0
 800b96a:	693b      	ldr	r3, [r7, #16]
 800b96c:	1ad3      	subs	r3, r2, r3
 800b96e:	2b64      	cmp	r3, #100	; 0x64
 800b970:	d901      	bls.n	800b976 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b972:	2303      	movs	r3, #3
 800b974:	e28a      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b976:	4b60      	ldr	r3, [pc, #384]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d1f0      	bne.n	800b964 <HAL_RCC_OscConfig+0xe8>
 800b982:	e000      	b.n	800b986 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b984:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	f003 0302 	and.w	r3, r3, #2
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d075      	beq.n	800ba7e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b992:	4b59      	ldr	r3, [pc, #356]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b994:	689b      	ldr	r3, [r3, #8]
 800b996:	f003 030c 	and.w	r3, r3, #12
 800b99a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b99c:	4b56      	ldr	r3, [pc, #344]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b99e:	68db      	ldr	r3, [r3, #12]
 800b9a0:	f003 0303 	and.w	r3, r3, #3
 800b9a4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800b9a6:	69bb      	ldr	r3, [r7, #24]
 800b9a8:	2b0c      	cmp	r3, #12
 800b9aa:	d102      	bne.n	800b9b2 <HAL_RCC_OscConfig+0x136>
 800b9ac:	697b      	ldr	r3, [r7, #20]
 800b9ae:	2b02      	cmp	r3, #2
 800b9b0:	d002      	beq.n	800b9b8 <HAL_RCC_OscConfig+0x13c>
 800b9b2:	69bb      	ldr	r3, [r7, #24]
 800b9b4:	2b04      	cmp	r3, #4
 800b9b6:	d11f      	bne.n	800b9f8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b9b8:	4b4f      	ldr	r3, [pc, #316]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d005      	beq.n	800b9d0 <HAL_RCC_OscConfig+0x154>
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	68db      	ldr	r3, [r3, #12]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d101      	bne.n	800b9d0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800b9cc:	2301      	movs	r3, #1
 800b9ce:	e25d      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b9d0:	4b49      	ldr	r3, [pc, #292]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b9d2:	685b      	ldr	r3, [r3, #4]
 800b9d4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	691b      	ldr	r3, [r3, #16]
 800b9dc:	061b      	lsls	r3, r3, #24
 800b9de:	4946      	ldr	r1, [pc, #280]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800b9e0:	4313      	orrs	r3, r2
 800b9e2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800b9e4:	4b45      	ldr	r3, [pc, #276]	; (800bafc <HAL_RCC_OscConfig+0x280>)
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	f7fa fa63 	bl	8005eb4 <HAL_InitTick>
 800b9ee:	4603      	mov	r3, r0
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d043      	beq.n	800ba7c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800b9f4:	2301      	movs	r3, #1
 800b9f6:	e249      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	68db      	ldr	r3, [r3, #12]
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d023      	beq.n	800ba48 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ba00:	4b3d      	ldr	r3, [pc, #244]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	4a3c      	ldr	r2, [pc, #240]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800ba06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ba0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba0c:	f7fa fa9e 	bl	8005f4c <HAL_GetTick>
 800ba10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ba12:	e008      	b.n	800ba26 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ba14:	f7fa fa9a 	bl	8005f4c <HAL_GetTick>
 800ba18:	4602      	mov	r2, r0
 800ba1a:	693b      	ldr	r3, [r7, #16]
 800ba1c:	1ad3      	subs	r3, r2, r3
 800ba1e:	2b02      	cmp	r3, #2
 800ba20:	d901      	bls.n	800ba26 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800ba22:	2303      	movs	r3, #3
 800ba24:	e232      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ba26:	4b34      	ldr	r3, [pc, #208]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d0f0      	beq.n	800ba14 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ba32:	4b31      	ldr	r3, [pc, #196]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800ba34:	685b      	ldr	r3, [r3, #4]
 800ba36:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	691b      	ldr	r3, [r3, #16]
 800ba3e:	061b      	lsls	r3, r3, #24
 800ba40:	492d      	ldr	r1, [pc, #180]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800ba42:	4313      	orrs	r3, r2
 800ba44:	604b      	str	r3, [r1, #4]
 800ba46:	e01a      	b.n	800ba7e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ba48:	4b2b      	ldr	r3, [pc, #172]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	4a2a      	ldr	r2, [pc, #168]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800ba4e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ba52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba54:	f7fa fa7a 	bl	8005f4c <HAL_GetTick>
 800ba58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ba5a:	e008      	b.n	800ba6e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ba5c:	f7fa fa76 	bl	8005f4c <HAL_GetTick>
 800ba60:	4602      	mov	r2, r0
 800ba62:	693b      	ldr	r3, [r7, #16]
 800ba64:	1ad3      	subs	r3, r2, r3
 800ba66:	2b02      	cmp	r3, #2
 800ba68:	d901      	bls.n	800ba6e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800ba6a:	2303      	movs	r3, #3
 800ba6c:	e20e      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ba6e:	4b22      	ldr	r3, [pc, #136]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d1f0      	bne.n	800ba5c <HAL_RCC_OscConfig+0x1e0>
 800ba7a:	e000      	b.n	800ba7e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ba7c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	f003 0308 	and.w	r3, r3, #8
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d041      	beq.n	800bb0e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	695b      	ldr	r3, [r3, #20]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d01c      	beq.n	800bacc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ba92:	4b19      	ldr	r3, [pc, #100]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800ba94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ba98:	4a17      	ldr	r2, [pc, #92]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800ba9a:	f043 0301 	orr.w	r3, r3, #1
 800ba9e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800baa2:	f7fa fa53 	bl	8005f4c <HAL_GetTick>
 800baa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800baa8:	e008      	b.n	800babc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800baaa:	f7fa fa4f 	bl	8005f4c <HAL_GetTick>
 800baae:	4602      	mov	r2, r0
 800bab0:	693b      	ldr	r3, [r7, #16]
 800bab2:	1ad3      	subs	r3, r2, r3
 800bab4:	2b02      	cmp	r3, #2
 800bab6:	d901      	bls.n	800babc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800bab8:	2303      	movs	r3, #3
 800baba:	e1e7      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800babc:	4b0e      	ldr	r3, [pc, #56]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800babe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bac2:	f003 0302 	and.w	r3, r3, #2
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d0ef      	beq.n	800baaa <HAL_RCC_OscConfig+0x22e>
 800baca:	e020      	b.n	800bb0e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bacc:	4b0a      	ldr	r3, [pc, #40]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800bace:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bad2:	4a09      	ldr	r2, [pc, #36]	; (800baf8 <HAL_RCC_OscConfig+0x27c>)
 800bad4:	f023 0301 	bic.w	r3, r3, #1
 800bad8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800badc:	f7fa fa36 	bl	8005f4c <HAL_GetTick>
 800bae0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bae2:	e00d      	b.n	800bb00 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bae4:	f7fa fa32 	bl	8005f4c <HAL_GetTick>
 800bae8:	4602      	mov	r2, r0
 800baea:	693b      	ldr	r3, [r7, #16]
 800baec:	1ad3      	subs	r3, r2, r3
 800baee:	2b02      	cmp	r3, #2
 800baf0:	d906      	bls.n	800bb00 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800baf2:	2303      	movs	r3, #3
 800baf4:	e1ca      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
 800baf6:	bf00      	nop
 800baf8:	40021000 	.word	0x40021000
 800bafc:	200001d8 	.word	0x200001d8
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bb00:	4b8c      	ldr	r3, [pc, #560]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bb02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bb06:	f003 0302 	and.w	r3, r3, #2
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d1ea      	bne.n	800bae4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	f003 0304 	and.w	r3, r3, #4
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	f000 80a6 	beq.w	800bc68 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800bb20:	4b84      	ldr	r3, [pc, #528]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bb22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d101      	bne.n	800bb30 <HAL_RCC_OscConfig+0x2b4>
 800bb2c:	2301      	movs	r3, #1
 800bb2e:	e000      	b.n	800bb32 <HAL_RCC_OscConfig+0x2b6>
 800bb30:	2300      	movs	r3, #0
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d00d      	beq.n	800bb52 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bb36:	4b7f      	ldr	r3, [pc, #508]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bb38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb3a:	4a7e      	ldr	r2, [pc, #504]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bb3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bb40:	6593      	str	r3, [r2, #88]	; 0x58
 800bb42:	4b7c      	ldr	r3, [pc, #496]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bb44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bb4a:	60fb      	str	r3, [r7, #12]
 800bb4c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800bb4e:	2301      	movs	r3, #1
 800bb50:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bb52:	4b79      	ldr	r3, [pc, #484]	; (800bd38 <HAL_RCC_OscConfig+0x4bc>)
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d118      	bne.n	800bb90 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bb5e:	4b76      	ldr	r3, [pc, #472]	; (800bd38 <HAL_RCC_OscConfig+0x4bc>)
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	4a75      	ldr	r2, [pc, #468]	; (800bd38 <HAL_RCC_OscConfig+0x4bc>)
 800bb64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bb68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800bb6a:	f7fa f9ef 	bl	8005f4c <HAL_GetTick>
 800bb6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bb70:	e008      	b.n	800bb84 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bb72:	f7fa f9eb 	bl	8005f4c <HAL_GetTick>
 800bb76:	4602      	mov	r2, r0
 800bb78:	693b      	ldr	r3, [r7, #16]
 800bb7a:	1ad3      	subs	r3, r2, r3
 800bb7c:	2b02      	cmp	r3, #2
 800bb7e:	d901      	bls.n	800bb84 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800bb80:	2303      	movs	r3, #3
 800bb82:	e183      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bb84:	4b6c      	ldr	r3, [pc, #432]	; (800bd38 <HAL_RCC_OscConfig+0x4bc>)
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d0f0      	beq.n	800bb72 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	689b      	ldr	r3, [r3, #8]
 800bb94:	2b01      	cmp	r3, #1
 800bb96:	d108      	bne.n	800bbaa <HAL_RCC_OscConfig+0x32e>
 800bb98:	4b66      	ldr	r3, [pc, #408]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bb9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bb9e:	4a65      	ldr	r2, [pc, #404]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bba0:	f043 0301 	orr.w	r3, r3, #1
 800bba4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800bba8:	e024      	b.n	800bbf4 <HAL_RCC_OscConfig+0x378>
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	689b      	ldr	r3, [r3, #8]
 800bbae:	2b05      	cmp	r3, #5
 800bbb0:	d110      	bne.n	800bbd4 <HAL_RCC_OscConfig+0x358>
 800bbb2:	4b60      	ldr	r3, [pc, #384]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bbb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bbb8:	4a5e      	ldr	r2, [pc, #376]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bbba:	f043 0304 	orr.w	r3, r3, #4
 800bbbe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800bbc2:	4b5c      	ldr	r3, [pc, #368]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bbc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bbc8:	4a5a      	ldr	r2, [pc, #360]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bbca:	f043 0301 	orr.w	r3, r3, #1
 800bbce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800bbd2:	e00f      	b.n	800bbf4 <HAL_RCC_OscConfig+0x378>
 800bbd4:	4b57      	ldr	r3, [pc, #348]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bbd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bbda:	4a56      	ldr	r2, [pc, #344]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bbdc:	f023 0301 	bic.w	r3, r3, #1
 800bbe0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800bbe4:	4b53      	ldr	r3, [pc, #332]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bbe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bbea:	4a52      	ldr	r2, [pc, #328]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bbec:	f023 0304 	bic.w	r3, r3, #4
 800bbf0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	689b      	ldr	r3, [r3, #8]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d016      	beq.n	800bc2a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bbfc:	f7fa f9a6 	bl	8005f4c <HAL_GetTick>
 800bc00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bc02:	e00a      	b.n	800bc1a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bc04:	f7fa f9a2 	bl	8005f4c <HAL_GetTick>
 800bc08:	4602      	mov	r2, r0
 800bc0a:	693b      	ldr	r3, [r7, #16]
 800bc0c:	1ad3      	subs	r3, r2, r3
 800bc0e:	f241 3288 	movw	r2, #5000	; 0x1388
 800bc12:	4293      	cmp	r3, r2
 800bc14:	d901      	bls.n	800bc1a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800bc16:	2303      	movs	r3, #3
 800bc18:	e138      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bc1a:	4b46      	ldr	r3, [pc, #280]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bc1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bc20:	f003 0302 	and.w	r3, r3, #2
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d0ed      	beq.n	800bc04 <HAL_RCC_OscConfig+0x388>
 800bc28:	e015      	b.n	800bc56 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bc2a:	f7fa f98f 	bl	8005f4c <HAL_GetTick>
 800bc2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bc30:	e00a      	b.n	800bc48 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bc32:	f7fa f98b 	bl	8005f4c <HAL_GetTick>
 800bc36:	4602      	mov	r2, r0
 800bc38:	693b      	ldr	r3, [r7, #16]
 800bc3a:	1ad3      	subs	r3, r2, r3
 800bc3c:	f241 3288 	movw	r2, #5000	; 0x1388
 800bc40:	4293      	cmp	r3, r2
 800bc42:	d901      	bls.n	800bc48 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800bc44:	2303      	movs	r3, #3
 800bc46:	e121      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bc48:	4b3a      	ldr	r3, [pc, #232]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bc4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bc4e:	f003 0302 	and.w	r3, r3, #2
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d1ed      	bne.n	800bc32 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800bc56:	7ffb      	ldrb	r3, [r7, #31]
 800bc58:	2b01      	cmp	r3, #1
 800bc5a:	d105      	bne.n	800bc68 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bc5c:	4b35      	ldr	r3, [pc, #212]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bc5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc60:	4a34      	ldr	r2, [pc, #208]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bc62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bc66:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	f003 0320 	and.w	r3, r3, #32
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d03c      	beq.n	800bcee <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	699b      	ldr	r3, [r3, #24]
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d01c      	beq.n	800bcb6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800bc7c:	4b2d      	ldr	r3, [pc, #180]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bc7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bc82:	4a2c      	ldr	r2, [pc, #176]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bc84:	f043 0301 	orr.w	r3, r3, #1
 800bc88:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bc8c:	f7fa f95e 	bl	8005f4c <HAL_GetTick>
 800bc90:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800bc92:	e008      	b.n	800bca6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bc94:	f7fa f95a 	bl	8005f4c <HAL_GetTick>
 800bc98:	4602      	mov	r2, r0
 800bc9a:	693b      	ldr	r3, [r7, #16]
 800bc9c:	1ad3      	subs	r3, r2, r3
 800bc9e:	2b02      	cmp	r3, #2
 800bca0:	d901      	bls.n	800bca6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800bca2:	2303      	movs	r3, #3
 800bca4:	e0f2      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800bca6:	4b23      	ldr	r3, [pc, #140]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bca8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bcac:	f003 0302 	and.w	r3, r3, #2
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d0ef      	beq.n	800bc94 <HAL_RCC_OscConfig+0x418>
 800bcb4:	e01b      	b.n	800bcee <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800bcb6:	4b1f      	ldr	r3, [pc, #124]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bcb8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bcbc:	4a1d      	ldr	r2, [pc, #116]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bcbe:	f023 0301 	bic.w	r3, r3, #1
 800bcc2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bcc6:	f7fa f941 	bl	8005f4c <HAL_GetTick>
 800bcca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800bccc:	e008      	b.n	800bce0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bcce:	f7fa f93d 	bl	8005f4c <HAL_GetTick>
 800bcd2:	4602      	mov	r2, r0
 800bcd4:	693b      	ldr	r3, [r7, #16]
 800bcd6:	1ad3      	subs	r3, r2, r3
 800bcd8:	2b02      	cmp	r3, #2
 800bcda:	d901      	bls.n	800bce0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800bcdc:	2303      	movs	r3, #3
 800bcde:	e0d5      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800bce0:	4b14      	ldr	r3, [pc, #80]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bce2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bce6:	f003 0302 	and.w	r3, r3, #2
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d1ef      	bne.n	800bcce <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	69db      	ldr	r3, [r3, #28]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	f000 80c9 	beq.w	800be8a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800bcf8:	4b0e      	ldr	r3, [pc, #56]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bcfa:	689b      	ldr	r3, [r3, #8]
 800bcfc:	f003 030c 	and.w	r3, r3, #12
 800bd00:	2b0c      	cmp	r3, #12
 800bd02:	f000 8083 	beq.w	800be0c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	69db      	ldr	r3, [r3, #28]
 800bd0a:	2b02      	cmp	r3, #2
 800bd0c:	d15e      	bne.n	800bdcc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bd0e:	4b09      	ldr	r3, [pc, #36]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	4a08      	ldr	r2, [pc, #32]	; (800bd34 <HAL_RCC_OscConfig+0x4b8>)
 800bd14:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bd18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd1a:	f7fa f917 	bl	8005f4c <HAL_GetTick>
 800bd1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bd20:	e00c      	b.n	800bd3c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bd22:	f7fa f913 	bl	8005f4c <HAL_GetTick>
 800bd26:	4602      	mov	r2, r0
 800bd28:	693b      	ldr	r3, [r7, #16]
 800bd2a:	1ad3      	subs	r3, r2, r3
 800bd2c:	2b02      	cmp	r3, #2
 800bd2e:	d905      	bls.n	800bd3c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800bd30:	2303      	movs	r3, #3
 800bd32:	e0ab      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
 800bd34:	40021000 	.word	0x40021000
 800bd38:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bd3c:	4b55      	ldr	r3, [pc, #340]	; (800be94 <HAL_RCC_OscConfig+0x618>)
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d1ec      	bne.n	800bd22 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bd48:	4b52      	ldr	r3, [pc, #328]	; (800be94 <HAL_RCC_OscConfig+0x618>)
 800bd4a:	68da      	ldr	r2, [r3, #12]
 800bd4c:	4b52      	ldr	r3, [pc, #328]	; (800be98 <HAL_RCC_OscConfig+0x61c>)
 800bd4e:	4013      	ands	r3, r2
 800bd50:	687a      	ldr	r2, [r7, #4]
 800bd52:	6a11      	ldr	r1, [r2, #32]
 800bd54:	687a      	ldr	r2, [r7, #4]
 800bd56:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800bd58:	3a01      	subs	r2, #1
 800bd5a:	0112      	lsls	r2, r2, #4
 800bd5c:	4311      	orrs	r1, r2
 800bd5e:	687a      	ldr	r2, [r7, #4]
 800bd60:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800bd62:	0212      	lsls	r2, r2, #8
 800bd64:	4311      	orrs	r1, r2
 800bd66:	687a      	ldr	r2, [r7, #4]
 800bd68:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800bd6a:	0852      	lsrs	r2, r2, #1
 800bd6c:	3a01      	subs	r2, #1
 800bd6e:	0552      	lsls	r2, r2, #21
 800bd70:	4311      	orrs	r1, r2
 800bd72:	687a      	ldr	r2, [r7, #4]
 800bd74:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800bd76:	0852      	lsrs	r2, r2, #1
 800bd78:	3a01      	subs	r2, #1
 800bd7a:	0652      	lsls	r2, r2, #25
 800bd7c:	4311      	orrs	r1, r2
 800bd7e:	687a      	ldr	r2, [r7, #4]
 800bd80:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800bd82:	06d2      	lsls	r2, r2, #27
 800bd84:	430a      	orrs	r2, r1
 800bd86:	4943      	ldr	r1, [pc, #268]	; (800be94 <HAL_RCC_OscConfig+0x618>)
 800bd88:	4313      	orrs	r3, r2
 800bd8a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800bd8c:	4b41      	ldr	r3, [pc, #260]	; (800be94 <HAL_RCC_OscConfig+0x618>)
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	4a40      	ldr	r2, [pc, #256]	; (800be94 <HAL_RCC_OscConfig+0x618>)
 800bd92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bd96:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800bd98:	4b3e      	ldr	r3, [pc, #248]	; (800be94 <HAL_RCC_OscConfig+0x618>)
 800bd9a:	68db      	ldr	r3, [r3, #12]
 800bd9c:	4a3d      	ldr	r2, [pc, #244]	; (800be94 <HAL_RCC_OscConfig+0x618>)
 800bd9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bda2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bda4:	f7fa f8d2 	bl	8005f4c <HAL_GetTick>
 800bda8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bdaa:	e008      	b.n	800bdbe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bdac:	f7fa f8ce 	bl	8005f4c <HAL_GetTick>
 800bdb0:	4602      	mov	r2, r0
 800bdb2:	693b      	ldr	r3, [r7, #16]
 800bdb4:	1ad3      	subs	r3, r2, r3
 800bdb6:	2b02      	cmp	r3, #2
 800bdb8:	d901      	bls.n	800bdbe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800bdba:	2303      	movs	r3, #3
 800bdbc:	e066      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bdbe:	4b35      	ldr	r3, [pc, #212]	; (800be94 <HAL_RCC_OscConfig+0x618>)
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d0f0      	beq.n	800bdac <HAL_RCC_OscConfig+0x530>
 800bdca:	e05e      	b.n	800be8a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bdcc:	4b31      	ldr	r3, [pc, #196]	; (800be94 <HAL_RCC_OscConfig+0x618>)
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	4a30      	ldr	r2, [pc, #192]	; (800be94 <HAL_RCC_OscConfig+0x618>)
 800bdd2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bdd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bdd8:	f7fa f8b8 	bl	8005f4c <HAL_GetTick>
 800bddc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bdde:	e008      	b.n	800bdf2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bde0:	f7fa f8b4 	bl	8005f4c <HAL_GetTick>
 800bde4:	4602      	mov	r2, r0
 800bde6:	693b      	ldr	r3, [r7, #16]
 800bde8:	1ad3      	subs	r3, r2, r3
 800bdea:	2b02      	cmp	r3, #2
 800bdec:	d901      	bls.n	800bdf2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800bdee:	2303      	movs	r3, #3
 800bdf0:	e04c      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bdf2:	4b28      	ldr	r3, [pc, #160]	; (800be94 <HAL_RCC_OscConfig+0x618>)
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d1f0      	bne.n	800bde0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800bdfe:	4b25      	ldr	r3, [pc, #148]	; (800be94 <HAL_RCC_OscConfig+0x618>)
 800be00:	68da      	ldr	r2, [r3, #12]
 800be02:	4924      	ldr	r1, [pc, #144]	; (800be94 <HAL_RCC_OscConfig+0x618>)
 800be04:	4b25      	ldr	r3, [pc, #148]	; (800be9c <HAL_RCC_OscConfig+0x620>)
 800be06:	4013      	ands	r3, r2
 800be08:	60cb      	str	r3, [r1, #12]
 800be0a:	e03e      	b.n	800be8a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	69db      	ldr	r3, [r3, #28]
 800be10:	2b01      	cmp	r3, #1
 800be12:	d101      	bne.n	800be18 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800be14:	2301      	movs	r3, #1
 800be16:	e039      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800be18:	4b1e      	ldr	r3, [pc, #120]	; (800be94 <HAL_RCC_OscConfig+0x618>)
 800be1a:	68db      	ldr	r3, [r3, #12]
 800be1c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800be1e:	697b      	ldr	r3, [r7, #20]
 800be20:	f003 0203 	and.w	r2, r3, #3
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	6a1b      	ldr	r3, [r3, #32]
 800be28:	429a      	cmp	r2, r3
 800be2a:	d12c      	bne.n	800be86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800be2c:	697b      	ldr	r3, [r7, #20]
 800be2e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be36:	3b01      	subs	r3, #1
 800be38:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800be3a:	429a      	cmp	r2, r3
 800be3c:	d123      	bne.n	800be86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800be3e:	697b      	ldr	r3, [r7, #20]
 800be40:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be48:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800be4a:	429a      	cmp	r2, r3
 800be4c:	d11b      	bne.n	800be86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800be4e:	697b      	ldr	r3, [r7, #20]
 800be50:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be58:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800be5a:	429a      	cmp	r2, r3
 800be5c:	d113      	bne.n	800be86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800be5e:	697b      	ldr	r3, [r7, #20]
 800be60:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be68:	085b      	lsrs	r3, r3, #1
 800be6a:	3b01      	subs	r3, #1
 800be6c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800be6e:	429a      	cmp	r2, r3
 800be70:	d109      	bne.n	800be86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800be72:	697b      	ldr	r3, [r7, #20]
 800be74:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be7c:	085b      	lsrs	r3, r3, #1
 800be7e:	3b01      	subs	r3, #1
 800be80:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800be82:	429a      	cmp	r2, r3
 800be84:	d001      	beq.n	800be8a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800be86:	2301      	movs	r3, #1
 800be88:	e000      	b.n	800be8c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800be8a:	2300      	movs	r3, #0
}
 800be8c:	4618      	mov	r0, r3
 800be8e:	3720      	adds	r7, #32
 800be90:	46bd      	mov	sp, r7
 800be92:	bd80      	pop	{r7, pc}
 800be94:	40021000 	.word	0x40021000
 800be98:	019f800c 	.word	0x019f800c
 800be9c:	feeefffc 	.word	0xfeeefffc

0800bea0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b086      	sub	sp, #24
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
 800bea8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800beaa:	2300      	movs	r3, #0
 800beac:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d101      	bne.n	800beb8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800beb4:	2301      	movs	r3, #1
 800beb6:	e11e      	b.n	800c0f6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800beb8:	4b91      	ldr	r3, [pc, #580]	; (800c100 <HAL_RCC_ClockConfig+0x260>)
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	f003 030f 	and.w	r3, r3, #15
 800bec0:	683a      	ldr	r2, [r7, #0]
 800bec2:	429a      	cmp	r2, r3
 800bec4:	d910      	bls.n	800bee8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bec6:	4b8e      	ldr	r3, [pc, #568]	; (800c100 <HAL_RCC_ClockConfig+0x260>)
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	f023 020f 	bic.w	r2, r3, #15
 800bece:	498c      	ldr	r1, [pc, #560]	; (800c100 <HAL_RCC_ClockConfig+0x260>)
 800bed0:	683b      	ldr	r3, [r7, #0]
 800bed2:	4313      	orrs	r3, r2
 800bed4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bed6:	4b8a      	ldr	r3, [pc, #552]	; (800c100 <HAL_RCC_ClockConfig+0x260>)
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	f003 030f 	and.w	r3, r3, #15
 800bede:	683a      	ldr	r2, [r7, #0]
 800bee0:	429a      	cmp	r2, r3
 800bee2:	d001      	beq.n	800bee8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800bee4:	2301      	movs	r3, #1
 800bee6:	e106      	b.n	800c0f6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	f003 0301 	and.w	r3, r3, #1
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d073      	beq.n	800bfdc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	685b      	ldr	r3, [r3, #4]
 800bef8:	2b03      	cmp	r3, #3
 800befa:	d129      	bne.n	800bf50 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800befc:	4b81      	ldr	r3, [pc, #516]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d101      	bne.n	800bf0c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800bf08:	2301      	movs	r3, #1
 800bf0a:	e0f4      	b.n	800c0f6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800bf0c:	f000 f99e 	bl	800c24c <RCC_GetSysClockFreqFromPLLSource>
 800bf10:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800bf12:	693b      	ldr	r3, [r7, #16]
 800bf14:	4a7c      	ldr	r2, [pc, #496]	; (800c108 <HAL_RCC_ClockConfig+0x268>)
 800bf16:	4293      	cmp	r3, r2
 800bf18:	d93f      	bls.n	800bf9a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800bf1a:	4b7a      	ldr	r3, [pc, #488]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800bf1c:	689b      	ldr	r3, [r3, #8]
 800bf1e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d009      	beq.n	800bf3a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d033      	beq.n	800bf9a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d12f      	bne.n	800bf9a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800bf3a:	4b72      	ldr	r3, [pc, #456]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800bf3c:	689b      	ldr	r3, [r3, #8]
 800bf3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bf42:	4a70      	ldr	r2, [pc, #448]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800bf44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf48:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800bf4a:	2380      	movs	r3, #128	; 0x80
 800bf4c:	617b      	str	r3, [r7, #20]
 800bf4e:	e024      	b.n	800bf9a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	685b      	ldr	r3, [r3, #4]
 800bf54:	2b02      	cmp	r3, #2
 800bf56:	d107      	bne.n	800bf68 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bf58:	4b6a      	ldr	r3, [pc, #424]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d109      	bne.n	800bf78 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800bf64:	2301      	movs	r3, #1
 800bf66:	e0c6      	b.n	800c0f6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bf68:	4b66      	ldr	r3, [pc, #408]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d101      	bne.n	800bf78 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800bf74:	2301      	movs	r3, #1
 800bf76:	e0be      	b.n	800c0f6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800bf78:	f000 f8ce 	bl	800c118 <HAL_RCC_GetSysClockFreq>
 800bf7c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800bf7e:	693b      	ldr	r3, [r7, #16]
 800bf80:	4a61      	ldr	r2, [pc, #388]	; (800c108 <HAL_RCC_ClockConfig+0x268>)
 800bf82:	4293      	cmp	r3, r2
 800bf84:	d909      	bls.n	800bf9a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800bf86:	4b5f      	ldr	r3, [pc, #380]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800bf88:	689b      	ldr	r3, [r3, #8]
 800bf8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bf8e:	4a5d      	ldr	r2, [pc, #372]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800bf90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf94:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800bf96:	2380      	movs	r3, #128	; 0x80
 800bf98:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bf9a:	4b5a      	ldr	r3, [pc, #360]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800bf9c:	689b      	ldr	r3, [r3, #8]
 800bf9e:	f023 0203 	bic.w	r2, r3, #3
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	685b      	ldr	r3, [r3, #4]
 800bfa6:	4957      	ldr	r1, [pc, #348]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800bfa8:	4313      	orrs	r3, r2
 800bfaa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bfac:	f7f9 ffce 	bl	8005f4c <HAL_GetTick>
 800bfb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bfb2:	e00a      	b.n	800bfca <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bfb4:	f7f9 ffca 	bl	8005f4c <HAL_GetTick>
 800bfb8:	4602      	mov	r2, r0
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	1ad3      	subs	r3, r2, r3
 800bfbe:	f241 3288 	movw	r2, #5000	; 0x1388
 800bfc2:	4293      	cmp	r3, r2
 800bfc4:	d901      	bls.n	800bfca <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800bfc6:	2303      	movs	r3, #3
 800bfc8:	e095      	b.n	800c0f6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bfca:	4b4e      	ldr	r3, [pc, #312]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800bfcc:	689b      	ldr	r3, [r3, #8]
 800bfce:	f003 020c 	and.w	r2, r3, #12
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	685b      	ldr	r3, [r3, #4]
 800bfd6:	009b      	lsls	r3, r3, #2
 800bfd8:	429a      	cmp	r2, r3
 800bfda:	d1eb      	bne.n	800bfb4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	f003 0302 	and.w	r3, r3, #2
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d023      	beq.n	800c030 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	f003 0304 	and.w	r3, r3, #4
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d005      	beq.n	800c000 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800bff4:	4b43      	ldr	r3, [pc, #268]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800bff6:	689b      	ldr	r3, [r3, #8]
 800bff8:	4a42      	ldr	r2, [pc, #264]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800bffa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800bffe:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	f003 0308 	and.w	r3, r3, #8
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d007      	beq.n	800c01c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800c00c:	4b3d      	ldr	r3, [pc, #244]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800c00e:	689b      	ldr	r3, [r3, #8]
 800c010:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800c014:	4a3b      	ldr	r2, [pc, #236]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800c016:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800c01a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c01c:	4b39      	ldr	r3, [pc, #228]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800c01e:	689b      	ldr	r3, [r3, #8]
 800c020:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	689b      	ldr	r3, [r3, #8]
 800c028:	4936      	ldr	r1, [pc, #216]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800c02a:	4313      	orrs	r3, r2
 800c02c:	608b      	str	r3, [r1, #8]
 800c02e:	e008      	b.n	800c042 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800c030:	697b      	ldr	r3, [r7, #20]
 800c032:	2b80      	cmp	r3, #128	; 0x80
 800c034:	d105      	bne.n	800c042 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800c036:	4b33      	ldr	r3, [pc, #204]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800c038:	689b      	ldr	r3, [r3, #8]
 800c03a:	4a32      	ldr	r2, [pc, #200]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800c03c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c040:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c042:	4b2f      	ldr	r3, [pc, #188]	; (800c100 <HAL_RCC_ClockConfig+0x260>)
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	f003 030f 	and.w	r3, r3, #15
 800c04a:	683a      	ldr	r2, [r7, #0]
 800c04c:	429a      	cmp	r2, r3
 800c04e:	d21d      	bcs.n	800c08c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c050:	4b2b      	ldr	r3, [pc, #172]	; (800c100 <HAL_RCC_ClockConfig+0x260>)
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	f023 020f 	bic.w	r2, r3, #15
 800c058:	4929      	ldr	r1, [pc, #164]	; (800c100 <HAL_RCC_ClockConfig+0x260>)
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	4313      	orrs	r3, r2
 800c05e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c060:	f7f9 ff74 	bl	8005f4c <HAL_GetTick>
 800c064:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c066:	e00a      	b.n	800c07e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c068:	f7f9 ff70 	bl	8005f4c <HAL_GetTick>
 800c06c:	4602      	mov	r2, r0
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	1ad3      	subs	r3, r2, r3
 800c072:	f241 3288 	movw	r2, #5000	; 0x1388
 800c076:	4293      	cmp	r3, r2
 800c078:	d901      	bls.n	800c07e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800c07a:	2303      	movs	r3, #3
 800c07c:	e03b      	b.n	800c0f6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c07e:	4b20      	ldr	r3, [pc, #128]	; (800c100 <HAL_RCC_ClockConfig+0x260>)
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	f003 030f 	and.w	r3, r3, #15
 800c086:	683a      	ldr	r2, [r7, #0]
 800c088:	429a      	cmp	r2, r3
 800c08a:	d1ed      	bne.n	800c068 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	f003 0304 	and.w	r3, r3, #4
 800c094:	2b00      	cmp	r3, #0
 800c096:	d008      	beq.n	800c0aa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c098:	4b1a      	ldr	r3, [pc, #104]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800c09a:	689b      	ldr	r3, [r3, #8]
 800c09c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	68db      	ldr	r3, [r3, #12]
 800c0a4:	4917      	ldr	r1, [pc, #92]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800c0a6:	4313      	orrs	r3, r2
 800c0a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	f003 0308 	and.w	r3, r3, #8
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d009      	beq.n	800c0ca <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c0b6:	4b13      	ldr	r3, [pc, #76]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800c0b8:	689b      	ldr	r3, [r3, #8]
 800c0ba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	691b      	ldr	r3, [r3, #16]
 800c0c2:	00db      	lsls	r3, r3, #3
 800c0c4:	490f      	ldr	r1, [pc, #60]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800c0c6:	4313      	orrs	r3, r2
 800c0c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c0ca:	f000 f825 	bl	800c118 <HAL_RCC_GetSysClockFreq>
 800c0ce:	4602      	mov	r2, r0
 800c0d0:	4b0c      	ldr	r3, [pc, #48]	; (800c104 <HAL_RCC_ClockConfig+0x264>)
 800c0d2:	689b      	ldr	r3, [r3, #8]
 800c0d4:	091b      	lsrs	r3, r3, #4
 800c0d6:	f003 030f 	and.w	r3, r3, #15
 800c0da:	490c      	ldr	r1, [pc, #48]	; (800c10c <HAL_RCC_ClockConfig+0x26c>)
 800c0dc:	5ccb      	ldrb	r3, [r1, r3]
 800c0de:	f003 031f 	and.w	r3, r3, #31
 800c0e2:	fa22 f303 	lsr.w	r3, r2, r3
 800c0e6:	4a0a      	ldr	r2, [pc, #40]	; (800c110 <HAL_RCC_ClockConfig+0x270>)
 800c0e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800c0ea:	4b0a      	ldr	r3, [pc, #40]	; (800c114 <HAL_RCC_ClockConfig+0x274>)
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	4618      	mov	r0, r3
 800c0f0:	f7f9 fee0 	bl	8005eb4 <HAL_InitTick>
 800c0f4:	4603      	mov	r3, r0
}
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	3718      	adds	r7, #24
 800c0fa:	46bd      	mov	sp, r7
 800c0fc:	bd80      	pop	{r7, pc}
 800c0fe:	bf00      	nop
 800c100:	40022000 	.word	0x40022000
 800c104:	40021000 	.word	0x40021000
 800c108:	04c4b400 	.word	0x04c4b400
 800c10c:	0801acd8 	.word	0x0801acd8
 800c110:	200001c4 	.word	0x200001c4
 800c114:	200001d8 	.word	0x200001d8

0800c118 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c118:	b480      	push	{r7}
 800c11a:	b087      	sub	sp, #28
 800c11c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800c11e:	4b2c      	ldr	r3, [pc, #176]	; (800c1d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c120:	689b      	ldr	r3, [r3, #8]
 800c122:	f003 030c 	and.w	r3, r3, #12
 800c126:	2b04      	cmp	r3, #4
 800c128:	d102      	bne.n	800c130 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c12a:	4b2a      	ldr	r3, [pc, #168]	; (800c1d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800c12c:	613b      	str	r3, [r7, #16]
 800c12e:	e047      	b.n	800c1c0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800c130:	4b27      	ldr	r3, [pc, #156]	; (800c1d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c132:	689b      	ldr	r3, [r3, #8]
 800c134:	f003 030c 	and.w	r3, r3, #12
 800c138:	2b08      	cmp	r3, #8
 800c13a:	d102      	bne.n	800c142 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c13c:	4b26      	ldr	r3, [pc, #152]	; (800c1d8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800c13e:	613b      	str	r3, [r7, #16]
 800c140:	e03e      	b.n	800c1c0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800c142:	4b23      	ldr	r3, [pc, #140]	; (800c1d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c144:	689b      	ldr	r3, [r3, #8]
 800c146:	f003 030c 	and.w	r3, r3, #12
 800c14a:	2b0c      	cmp	r3, #12
 800c14c:	d136      	bne.n	800c1bc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c14e:	4b20      	ldr	r3, [pc, #128]	; (800c1d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c150:	68db      	ldr	r3, [r3, #12]
 800c152:	f003 0303 	and.w	r3, r3, #3
 800c156:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c158:	4b1d      	ldr	r3, [pc, #116]	; (800c1d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c15a:	68db      	ldr	r3, [r3, #12]
 800c15c:	091b      	lsrs	r3, r3, #4
 800c15e:	f003 030f 	and.w	r3, r3, #15
 800c162:	3301      	adds	r3, #1
 800c164:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	2b03      	cmp	r3, #3
 800c16a:	d10c      	bne.n	800c186 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c16c:	4a1a      	ldr	r2, [pc, #104]	; (800c1d8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800c16e:	68bb      	ldr	r3, [r7, #8]
 800c170:	fbb2 f3f3 	udiv	r3, r2, r3
 800c174:	4a16      	ldr	r2, [pc, #88]	; (800c1d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c176:	68d2      	ldr	r2, [r2, #12]
 800c178:	0a12      	lsrs	r2, r2, #8
 800c17a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800c17e:	fb02 f303 	mul.w	r3, r2, r3
 800c182:	617b      	str	r3, [r7, #20]
      break;
 800c184:	e00c      	b.n	800c1a0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c186:	4a13      	ldr	r2, [pc, #76]	; (800c1d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800c188:	68bb      	ldr	r3, [r7, #8]
 800c18a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c18e:	4a10      	ldr	r2, [pc, #64]	; (800c1d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c190:	68d2      	ldr	r2, [r2, #12]
 800c192:	0a12      	lsrs	r2, r2, #8
 800c194:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800c198:	fb02 f303 	mul.w	r3, r2, r3
 800c19c:	617b      	str	r3, [r7, #20]
      break;
 800c19e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c1a0:	4b0b      	ldr	r3, [pc, #44]	; (800c1d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c1a2:	68db      	ldr	r3, [r3, #12]
 800c1a4:	0e5b      	lsrs	r3, r3, #25
 800c1a6:	f003 0303 	and.w	r3, r3, #3
 800c1aa:	3301      	adds	r3, #1
 800c1ac:	005b      	lsls	r3, r3, #1
 800c1ae:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800c1b0:	697a      	ldr	r2, [r7, #20]
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1b8:	613b      	str	r3, [r7, #16]
 800c1ba:	e001      	b.n	800c1c0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800c1bc:	2300      	movs	r3, #0
 800c1be:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800c1c0:	693b      	ldr	r3, [r7, #16]
}
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	371c      	adds	r7, #28
 800c1c6:	46bd      	mov	sp, r7
 800c1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1cc:	4770      	bx	lr
 800c1ce:	bf00      	nop
 800c1d0:	40021000 	.word	0x40021000
 800c1d4:	00f42400 	.word	0x00f42400
 800c1d8:	007a1200 	.word	0x007a1200

0800c1dc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c1dc:	b480      	push	{r7}
 800c1de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c1e0:	4b03      	ldr	r3, [pc, #12]	; (800c1f0 <HAL_RCC_GetHCLKFreq+0x14>)
 800c1e2:	681b      	ldr	r3, [r3, #0]
}
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ec:	4770      	bx	lr
 800c1ee:	bf00      	nop
 800c1f0:	200001c4 	.word	0x200001c4

0800c1f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800c1f8:	f7ff fff0 	bl	800c1dc <HAL_RCC_GetHCLKFreq>
 800c1fc:	4602      	mov	r2, r0
 800c1fe:	4b06      	ldr	r3, [pc, #24]	; (800c218 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c200:	689b      	ldr	r3, [r3, #8]
 800c202:	0a1b      	lsrs	r3, r3, #8
 800c204:	f003 0307 	and.w	r3, r3, #7
 800c208:	4904      	ldr	r1, [pc, #16]	; (800c21c <HAL_RCC_GetPCLK1Freq+0x28>)
 800c20a:	5ccb      	ldrb	r3, [r1, r3]
 800c20c:	f003 031f 	and.w	r3, r3, #31
 800c210:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c214:	4618      	mov	r0, r3
 800c216:	bd80      	pop	{r7, pc}
 800c218:	40021000 	.word	0x40021000
 800c21c:	0801ace8 	.word	0x0801ace8

0800c220 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c220:	b580      	push	{r7, lr}
 800c222:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800c224:	f7ff ffda 	bl	800c1dc <HAL_RCC_GetHCLKFreq>
 800c228:	4602      	mov	r2, r0
 800c22a:	4b06      	ldr	r3, [pc, #24]	; (800c244 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c22c:	689b      	ldr	r3, [r3, #8]
 800c22e:	0adb      	lsrs	r3, r3, #11
 800c230:	f003 0307 	and.w	r3, r3, #7
 800c234:	4904      	ldr	r1, [pc, #16]	; (800c248 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c236:	5ccb      	ldrb	r3, [r1, r3]
 800c238:	f003 031f 	and.w	r3, r3, #31
 800c23c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c240:	4618      	mov	r0, r3
 800c242:	bd80      	pop	{r7, pc}
 800c244:	40021000 	.word	0x40021000
 800c248:	0801ace8 	.word	0x0801ace8

0800c24c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800c24c:	b480      	push	{r7}
 800c24e:	b087      	sub	sp, #28
 800c250:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c252:	4b1e      	ldr	r3, [pc, #120]	; (800c2cc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c254:	68db      	ldr	r3, [r3, #12]
 800c256:	f003 0303 	and.w	r3, r3, #3
 800c25a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c25c:	4b1b      	ldr	r3, [pc, #108]	; (800c2cc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c25e:	68db      	ldr	r3, [r3, #12]
 800c260:	091b      	lsrs	r3, r3, #4
 800c262:	f003 030f 	and.w	r3, r3, #15
 800c266:	3301      	adds	r3, #1
 800c268:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800c26a:	693b      	ldr	r3, [r7, #16]
 800c26c:	2b03      	cmp	r3, #3
 800c26e:	d10c      	bne.n	800c28a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c270:	4a17      	ldr	r2, [pc, #92]	; (800c2d0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	fbb2 f3f3 	udiv	r3, r2, r3
 800c278:	4a14      	ldr	r2, [pc, #80]	; (800c2cc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c27a:	68d2      	ldr	r2, [r2, #12]
 800c27c:	0a12      	lsrs	r2, r2, #8
 800c27e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800c282:	fb02 f303 	mul.w	r3, r2, r3
 800c286:	617b      	str	r3, [r7, #20]
    break;
 800c288:	e00c      	b.n	800c2a4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c28a:	4a12      	ldr	r2, [pc, #72]	; (800c2d4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c292:	4a0e      	ldr	r2, [pc, #56]	; (800c2cc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c294:	68d2      	ldr	r2, [r2, #12]
 800c296:	0a12      	lsrs	r2, r2, #8
 800c298:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800c29c:	fb02 f303 	mul.w	r3, r2, r3
 800c2a0:	617b      	str	r3, [r7, #20]
    break;
 800c2a2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c2a4:	4b09      	ldr	r3, [pc, #36]	; (800c2cc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c2a6:	68db      	ldr	r3, [r3, #12]
 800c2a8:	0e5b      	lsrs	r3, r3, #25
 800c2aa:	f003 0303 	and.w	r3, r3, #3
 800c2ae:	3301      	adds	r3, #1
 800c2b0:	005b      	lsls	r3, r3, #1
 800c2b2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800c2b4:	697a      	ldr	r2, [r7, #20]
 800c2b6:	68bb      	ldr	r3, [r7, #8]
 800c2b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2bc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800c2be:	687b      	ldr	r3, [r7, #4]
}
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	371c      	adds	r7, #28
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ca:	4770      	bx	lr
 800c2cc:	40021000 	.word	0x40021000
 800c2d0:	007a1200 	.word	0x007a1200
 800c2d4:	00f42400 	.word	0x00f42400

0800c2d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c2d8:	b580      	push	{r7, lr}
 800c2da:	b086      	sub	sp, #24
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	f000 8098 	beq.w	800c426 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c2fa:	4b43      	ldr	r3, [pc, #268]	; (800c408 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c2fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c2fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c302:	2b00      	cmp	r3, #0
 800c304:	d10d      	bne.n	800c322 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c306:	4b40      	ldr	r3, [pc, #256]	; (800c408 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c308:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c30a:	4a3f      	ldr	r2, [pc, #252]	; (800c408 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c30c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c310:	6593      	str	r3, [r2, #88]	; 0x58
 800c312:	4b3d      	ldr	r3, [pc, #244]	; (800c408 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c314:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c316:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c31a:	60bb      	str	r3, [r7, #8]
 800c31c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c31e:	2301      	movs	r3, #1
 800c320:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c322:	4b3a      	ldr	r3, [pc, #232]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	4a39      	ldr	r2, [pc, #228]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c328:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c32c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c32e:	f7f9 fe0d 	bl	8005f4c <HAL_GetTick>
 800c332:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c334:	e009      	b.n	800c34a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c336:	f7f9 fe09 	bl	8005f4c <HAL_GetTick>
 800c33a:	4602      	mov	r2, r0
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	1ad3      	subs	r3, r2, r3
 800c340:	2b02      	cmp	r3, #2
 800c342:	d902      	bls.n	800c34a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800c344:	2303      	movs	r3, #3
 800c346:	74fb      	strb	r3, [r7, #19]
        break;
 800c348:	e005      	b.n	800c356 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c34a:	4b30      	ldr	r3, [pc, #192]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c352:	2b00      	cmp	r3, #0
 800c354:	d0ef      	beq.n	800c336 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800c356:	7cfb      	ldrb	r3, [r7, #19]
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d159      	bne.n	800c410 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c35c:	4b2a      	ldr	r3, [pc, #168]	; (800c408 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c35e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c362:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c366:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c368:	697b      	ldr	r3, [r7, #20]
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d01e      	beq.n	800c3ac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c372:	697a      	ldr	r2, [r7, #20]
 800c374:	429a      	cmp	r2, r3
 800c376:	d019      	beq.n	800c3ac <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c378:	4b23      	ldr	r3, [pc, #140]	; (800c408 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c37a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c37e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c382:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c384:	4b20      	ldr	r3, [pc, #128]	; (800c408 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c386:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c38a:	4a1f      	ldr	r2, [pc, #124]	; (800c408 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c38c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c390:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c394:	4b1c      	ldr	r3, [pc, #112]	; (800c408 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c396:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c39a:	4a1b      	ldr	r2, [pc, #108]	; (800c408 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c39c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c3a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c3a4:	4a18      	ldr	r2, [pc, #96]	; (800c408 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c3a6:	697b      	ldr	r3, [r7, #20]
 800c3a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c3ac:	697b      	ldr	r3, [r7, #20]
 800c3ae:	f003 0301 	and.w	r3, r3, #1
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d016      	beq.n	800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c3b6:	f7f9 fdc9 	bl	8005f4c <HAL_GetTick>
 800c3ba:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c3bc:	e00b      	b.n	800c3d6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c3be:	f7f9 fdc5 	bl	8005f4c <HAL_GetTick>
 800c3c2:	4602      	mov	r2, r0
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	1ad3      	subs	r3, r2, r3
 800c3c8:	f241 3288 	movw	r2, #5000	; 0x1388
 800c3cc:	4293      	cmp	r3, r2
 800c3ce:	d902      	bls.n	800c3d6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800c3d0:	2303      	movs	r3, #3
 800c3d2:	74fb      	strb	r3, [r7, #19]
            break;
 800c3d4:	e006      	b.n	800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c3d6:	4b0c      	ldr	r3, [pc, #48]	; (800c408 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c3d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c3dc:	f003 0302 	and.w	r3, r3, #2
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d0ec      	beq.n	800c3be <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800c3e4:	7cfb      	ldrb	r3, [r7, #19]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d10b      	bne.n	800c402 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c3ea:	4b07      	ldr	r3, [pc, #28]	; (800c408 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c3ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c3f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3f8:	4903      	ldr	r1, [pc, #12]	; (800c408 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c3fa:	4313      	orrs	r3, r2
 800c3fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800c400:	e008      	b.n	800c414 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c402:	7cfb      	ldrb	r3, [r7, #19]
 800c404:	74bb      	strb	r3, [r7, #18]
 800c406:	e005      	b.n	800c414 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800c408:	40021000 	.word	0x40021000
 800c40c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c410:	7cfb      	ldrb	r3, [r7, #19]
 800c412:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c414:	7c7b      	ldrb	r3, [r7, #17]
 800c416:	2b01      	cmp	r3, #1
 800c418:	d105      	bne.n	800c426 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c41a:	4ba6      	ldr	r3, [pc, #664]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c41c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c41e:	4aa5      	ldr	r2, [pc, #660]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c420:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c424:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	f003 0301 	and.w	r3, r3, #1
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d00a      	beq.n	800c448 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c432:	4ba0      	ldr	r3, [pc, #640]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c434:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c438:	f023 0203 	bic.w	r2, r3, #3
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	685b      	ldr	r3, [r3, #4]
 800c440:	499c      	ldr	r1, [pc, #624]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c442:	4313      	orrs	r3, r2
 800c444:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	f003 0302 	and.w	r3, r3, #2
 800c450:	2b00      	cmp	r3, #0
 800c452:	d00a      	beq.n	800c46a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c454:	4b97      	ldr	r3, [pc, #604]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c45a:	f023 020c 	bic.w	r2, r3, #12
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	689b      	ldr	r3, [r3, #8]
 800c462:	4994      	ldr	r1, [pc, #592]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c464:	4313      	orrs	r3, r2
 800c466:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	f003 0304 	and.w	r3, r3, #4
 800c472:	2b00      	cmp	r3, #0
 800c474:	d00a      	beq.n	800c48c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c476:	4b8f      	ldr	r3, [pc, #572]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c478:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c47c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	68db      	ldr	r3, [r3, #12]
 800c484:	498b      	ldr	r1, [pc, #556]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c486:	4313      	orrs	r3, r2
 800c488:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	f003 0308 	and.w	r3, r3, #8
 800c494:	2b00      	cmp	r3, #0
 800c496:	d00a      	beq.n	800c4ae <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c498:	4b86      	ldr	r3, [pc, #536]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c49a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c49e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	691b      	ldr	r3, [r3, #16]
 800c4a6:	4983      	ldr	r1, [pc, #524]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c4a8:	4313      	orrs	r3, r2
 800c4aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	f003 0320 	and.w	r3, r3, #32
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d00a      	beq.n	800c4d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c4ba:	4b7e      	ldr	r3, [pc, #504]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c4bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4c0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	695b      	ldr	r3, [r3, #20]
 800c4c8:	497a      	ldr	r1, [pc, #488]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c4ca:	4313      	orrs	r3, r2
 800c4cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d00a      	beq.n	800c4f2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c4dc:	4b75      	ldr	r3, [pc, #468]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c4de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4e2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	699b      	ldr	r3, [r3, #24]
 800c4ea:	4972      	ldr	r1, [pc, #456]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c4ec:	4313      	orrs	r3, r2
 800c4ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d00a      	beq.n	800c514 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c4fe:	4b6d      	ldr	r3, [pc, #436]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c500:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c504:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	69db      	ldr	r3, [r3, #28]
 800c50c:	4969      	ldr	r1, [pc, #420]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c50e:	4313      	orrs	r3, r2
 800c510:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d00a      	beq.n	800c536 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c520:	4b64      	ldr	r3, [pc, #400]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c526:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	6a1b      	ldr	r3, [r3, #32]
 800c52e:	4961      	ldr	r1, [pc, #388]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c530:	4313      	orrs	r3, r2
 800c532:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d00a      	beq.n	800c558 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c542:	4b5c      	ldr	r3, [pc, #368]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c544:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c548:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c550:	4958      	ldr	r1, [pc, #352]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c552:	4313      	orrs	r3, r2
 800c554:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c560:	2b00      	cmp	r3, #0
 800c562:	d015      	beq.n	800c590 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c564:	4b53      	ldr	r3, [pc, #332]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c566:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c56a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c572:	4950      	ldr	r1, [pc, #320]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c574:	4313      	orrs	r3, r2
 800c576:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c57e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c582:	d105      	bne.n	800c590 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c584:	4b4b      	ldr	r3, [pc, #300]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c586:	68db      	ldr	r3, [r3, #12]
 800c588:	4a4a      	ldr	r2, [pc, #296]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c58a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c58e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d015      	beq.n	800c5c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800c59c:	4b45      	ldr	r3, [pc, #276]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c59e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c5a2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5aa:	4942      	ldr	r1, [pc, #264]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c5ac:	4313      	orrs	r3, r2
 800c5ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c5ba:	d105      	bne.n	800c5c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c5bc:	4b3d      	ldr	r3, [pc, #244]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c5be:	68db      	ldr	r3, [r3, #12]
 800c5c0:	4a3c      	ldr	r2, [pc, #240]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c5c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c5c6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d015      	beq.n	800c600 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c5d4:	4b37      	ldr	r3, [pc, #220]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c5d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c5da:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c5e2:	4934      	ldr	r1, [pc, #208]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c5e4:	4313      	orrs	r3, r2
 800c5e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c5ee:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c5f2:	d105      	bne.n	800c600 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c5f4:	4b2f      	ldr	r3, [pc, #188]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c5f6:	68db      	ldr	r3, [r3, #12]
 800c5f8:	4a2e      	ldr	r2, [pc, #184]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c5fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c5fe:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d015      	beq.n	800c638 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c60c:	4b29      	ldr	r3, [pc, #164]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c60e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c612:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c61a:	4926      	ldr	r1, [pc, #152]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c61c:	4313      	orrs	r3, r2
 800c61e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c626:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c62a:	d105      	bne.n	800c638 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c62c:	4b21      	ldr	r3, [pc, #132]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c62e:	68db      	ldr	r3, [r3, #12]
 800c630:	4a20      	ldr	r2, [pc, #128]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c632:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c636:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c640:	2b00      	cmp	r3, #0
 800c642:	d015      	beq.n	800c670 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c644:	4b1b      	ldr	r3, [pc, #108]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c64a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c652:	4918      	ldr	r1, [pc, #96]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c654:	4313      	orrs	r3, r2
 800c656:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c65e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c662:	d105      	bne.n	800c670 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c664:	4b13      	ldr	r3, [pc, #76]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c666:	68db      	ldr	r3, [r3, #12]
 800c668:	4a12      	ldr	r2, [pc, #72]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c66a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c66e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d015      	beq.n	800c6a8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800c67c:	4b0d      	ldr	r3, [pc, #52]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c67e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c682:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c68a:	490a      	ldr	r1, [pc, #40]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c68c:	4313      	orrs	r3, r2
 800c68e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c696:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c69a:	d105      	bne.n	800c6a8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800c69c:	4b05      	ldr	r3, [pc, #20]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c69e:	68db      	ldr	r3, [r3, #12]
 800c6a0:	4a04      	ldr	r2, [pc, #16]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c6a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c6a6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800c6a8:	7cbb      	ldrb	r3, [r7, #18]
}
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	3718      	adds	r7, #24
 800c6ae:	46bd      	mov	sp, r7
 800c6b0:	bd80      	pop	{r7, pc}
 800c6b2:	bf00      	nop
 800c6b4:	40021000 	.word	0x40021000

0800c6b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b084      	sub	sp, #16
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d101      	bne.n	800c6ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c6c6:	2301      	movs	r3, #1
 800c6c8:	e09d      	b.n	800c806 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d108      	bne.n	800c6e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	685b      	ldr	r3, [r3, #4]
 800c6d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c6da:	d009      	beq.n	800c6f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	2200      	movs	r2, #0
 800c6e0:	61da      	str	r2, [r3, #28]
 800c6e2:	e005      	b.n	800c6f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	2200      	movs	r2, #0
 800c6ee:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c6fc:	b2db      	uxtb	r3, r3
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d106      	bne.n	800c710 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	2200      	movs	r2, #0
 800c706:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c70a:	6878      	ldr	r0, [r7, #4]
 800c70c:	f7f8 fba2 	bl	8004e54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	2202      	movs	r2, #2
 800c714:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	681a      	ldr	r2, [r3, #0]
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c726:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	68db      	ldr	r3, [r3, #12]
 800c72c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c730:	d902      	bls.n	800c738 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c732:	2300      	movs	r3, #0
 800c734:	60fb      	str	r3, [r7, #12]
 800c736:	e002      	b.n	800c73e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c738:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c73c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	68db      	ldr	r3, [r3, #12]
 800c742:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800c746:	d007      	beq.n	800c758 <HAL_SPI_Init+0xa0>
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	68db      	ldr	r3, [r3, #12]
 800c74c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c750:	d002      	beq.n	800c758 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	2200      	movs	r2, #0
 800c756:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	685b      	ldr	r3, [r3, #4]
 800c75c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	689b      	ldr	r3, [r3, #8]
 800c764:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800c768:	431a      	orrs	r2, r3
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	691b      	ldr	r3, [r3, #16]
 800c76e:	f003 0302 	and.w	r3, r3, #2
 800c772:	431a      	orrs	r2, r3
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	695b      	ldr	r3, [r3, #20]
 800c778:	f003 0301 	and.w	r3, r3, #1
 800c77c:	431a      	orrs	r2, r3
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	699b      	ldr	r3, [r3, #24]
 800c782:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c786:	431a      	orrs	r2, r3
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	69db      	ldr	r3, [r3, #28]
 800c78c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c790:	431a      	orrs	r2, r3
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	6a1b      	ldr	r3, [r3, #32]
 800c796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c79a:	ea42 0103 	orr.w	r1, r2, r3
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7a2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	430a      	orrs	r2, r1
 800c7ac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	699b      	ldr	r3, [r3, #24]
 800c7b2:	0c1b      	lsrs	r3, r3, #16
 800c7b4:	f003 0204 	and.w	r2, r3, #4
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7bc:	f003 0310 	and.w	r3, r3, #16
 800c7c0:	431a      	orrs	r2, r3
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c7c6:	f003 0308 	and.w	r3, r3, #8
 800c7ca:	431a      	orrs	r2, r3
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	68db      	ldr	r3, [r3, #12]
 800c7d0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800c7d4:	ea42 0103 	orr.w	r1, r2, r3
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	430a      	orrs	r2, r1
 800c7e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	69da      	ldr	r2, [r3, #28]
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c7f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	2200      	movs	r2, #0
 800c7fa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	2201      	movs	r2, #1
 800c800:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800c804:	2300      	movs	r3, #0
}
 800c806:	4618      	mov	r0, r3
 800c808:	3710      	adds	r7, #16
 800c80a:	46bd      	mov	sp, r7
 800c80c:	bd80      	pop	{r7, pc}

0800c80e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c80e:	b580      	push	{r7, lr}
 800c810:	b088      	sub	sp, #32
 800c812:	af00      	add	r7, sp, #0
 800c814:	60f8      	str	r0, [r7, #12]
 800c816:	60b9      	str	r1, [r7, #8]
 800c818:	603b      	str	r3, [r7, #0]
 800c81a:	4613      	mov	r3, r2
 800c81c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c81e:	2300      	movs	r3, #0
 800c820:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c828:	2b01      	cmp	r3, #1
 800c82a:	d101      	bne.n	800c830 <HAL_SPI_Transmit+0x22>
 800c82c:	2302      	movs	r3, #2
 800c82e:	e15f      	b.n	800caf0 <HAL_SPI_Transmit+0x2e2>
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	2201      	movs	r2, #1
 800c834:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c838:	f7f9 fb88 	bl	8005f4c <HAL_GetTick>
 800c83c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800c83e:	88fb      	ldrh	r3, [r7, #6]
 800c840:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c848:	b2db      	uxtb	r3, r3
 800c84a:	2b01      	cmp	r3, #1
 800c84c:	d002      	beq.n	800c854 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800c84e:	2302      	movs	r3, #2
 800c850:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c852:	e148      	b.n	800cae6 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800c854:	68bb      	ldr	r3, [r7, #8]
 800c856:	2b00      	cmp	r3, #0
 800c858:	d002      	beq.n	800c860 <HAL_SPI_Transmit+0x52>
 800c85a:	88fb      	ldrh	r3, [r7, #6]
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d102      	bne.n	800c866 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800c860:	2301      	movs	r3, #1
 800c862:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c864:	e13f      	b.n	800cae6 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	2203      	movs	r2, #3
 800c86a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	2200      	movs	r2, #0
 800c872:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	68ba      	ldr	r2, [r7, #8]
 800c878:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	88fa      	ldrh	r2, [r7, #6]
 800c87e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	88fa      	ldrh	r2, [r7, #6]
 800c884:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	2200      	movs	r2, #0
 800c88a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	2200      	movs	r2, #0
 800c890:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	2200      	movs	r2, #0
 800c898:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	2200      	movs	r2, #0
 800c8a0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	2200      	movs	r2, #0
 800c8a6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	689b      	ldr	r3, [r3, #8]
 800c8ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c8b0:	d10f      	bne.n	800c8d2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	681a      	ldr	r2, [r3, #0]
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c8c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	681a      	ldr	r2, [r3, #0]
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c8d0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c8dc:	2b40      	cmp	r3, #64	; 0x40
 800c8de:	d007      	beq.n	800c8f0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	681a      	ldr	r2, [r3, #0]
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c8ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	68db      	ldr	r3, [r3, #12]
 800c8f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c8f8:	d94f      	bls.n	800c99a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	685b      	ldr	r3, [r3, #4]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d002      	beq.n	800c908 <HAL_SPI_Transmit+0xfa>
 800c902:	8afb      	ldrh	r3, [r7, #22]
 800c904:	2b01      	cmp	r3, #1
 800c906:	d142      	bne.n	800c98e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c90c:	881a      	ldrh	r2, [r3, #0]
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c918:	1c9a      	adds	r2, r3, #2
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c922:	b29b      	uxth	r3, r3
 800c924:	3b01      	subs	r3, #1
 800c926:	b29a      	uxth	r2, r3
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c92c:	e02f      	b.n	800c98e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	689b      	ldr	r3, [r3, #8]
 800c934:	f003 0302 	and.w	r3, r3, #2
 800c938:	2b02      	cmp	r3, #2
 800c93a:	d112      	bne.n	800c962 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c940:	881a      	ldrh	r2, [r3, #0]
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c94c:	1c9a      	adds	r2, r3, #2
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c956:	b29b      	uxth	r3, r3
 800c958:	3b01      	subs	r3, #1
 800c95a:	b29a      	uxth	r2, r3
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c960:	e015      	b.n	800c98e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c962:	f7f9 faf3 	bl	8005f4c <HAL_GetTick>
 800c966:	4602      	mov	r2, r0
 800c968:	69bb      	ldr	r3, [r7, #24]
 800c96a:	1ad3      	subs	r3, r2, r3
 800c96c:	683a      	ldr	r2, [r7, #0]
 800c96e:	429a      	cmp	r2, r3
 800c970:	d803      	bhi.n	800c97a <HAL_SPI_Transmit+0x16c>
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c978:	d102      	bne.n	800c980 <HAL_SPI_Transmit+0x172>
 800c97a:	683b      	ldr	r3, [r7, #0]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d106      	bne.n	800c98e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800c980:	2303      	movs	r3, #3
 800c982:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	2201      	movs	r2, #1
 800c988:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800c98c:	e0ab      	b.n	800cae6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c992:	b29b      	uxth	r3, r3
 800c994:	2b00      	cmp	r3, #0
 800c996:	d1ca      	bne.n	800c92e <HAL_SPI_Transmit+0x120>
 800c998:	e080      	b.n	800ca9c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	685b      	ldr	r3, [r3, #4]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d002      	beq.n	800c9a8 <HAL_SPI_Transmit+0x19a>
 800c9a2:	8afb      	ldrh	r3, [r7, #22]
 800c9a4:	2b01      	cmp	r3, #1
 800c9a6:	d174      	bne.n	800ca92 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c9ac:	b29b      	uxth	r3, r3
 800c9ae:	2b01      	cmp	r3, #1
 800c9b0:	d912      	bls.n	800c9d8 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9b6:	881a      	ldrh	r2, [r3, #0]
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9c2:	1c9a      	adds	r2, r3, #2
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c9cc:	b29b      	uxth	r3, r3
 800c9ce:	3b02      	subs	r3, #2
 800c9d0:	b29a      	uxth	r2, r3
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c9d6:	e05c      	b.n	800ca92 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	330c      	adds	r3, #12
 800c9e2:	7812      	ldrb	r2, [r2, #0]
 800c9e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9ea:	1c5a      	adds	r2, r3, #1
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c9f4:	b29b      	uxth	r3, r3
 800c9f6:	3b01      	subs	r3, #1
 800c9f8:	b29a      	uxth	r2, r3
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800c9fe:	e048      	b.n	800ca92 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	689b      	ldr	r3, [r3, #8]
 800ca06:	f003 0302 	and.w	r3, r3, #2
 800ca0a:	2b02      	cmp	r3, #2
 800ca0c:	d12b      	bne.n	800ca66 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ca12:	b29b      	uxth	r3, r3
 800ca14:	2b01      	cmp	r3, #1
 800ca16:	d912      	bls.n	800ca3e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca1c:	881a      	ldrh	r2, [r3, #0]
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca28:	1c9a      	adds	r2, r3, #2
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ca32:	b29b      	uxth	r3, r3
 800ca34:	3b02      	subs	r3, #2
 800ca36:	b29a      	uxth	r2, r3
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ca3c:	e029      	b.n	800ca92 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	330c      	adds	r3, #12
 800ca48:	7812      	ldrb	r2, [r2, #0]
 800ca4a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca50:	1c5a      	adds	r2, r3, #1
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ca5a:	b29b      	uxth	r3, r3
 800ca5c:	3b01      	subs	r3, #1
 800ca5e:	b29a      	uxth	r2, r3
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ca64:	e015      	b.n	800ca92 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ca66:	f7f9 fa71 	bl	8005f4c <HAL_GetTick>
 800ca6a:	4602      	mov	r2, r0
 800ca6c:	69bb      	ldr	r3, [r7, #24]
 800ca6e:	1ad3      	subs	r3, r2, r3
 800ca70:	683a      	ldr	r2, [r7, #0]
 800ca72:	429a      	cmp	r2, r3
 800ca74:	d803      	bhi.n	800ca7e <HAL_SPI_Transmit+0x270>
 800ca76:	683b      	ldr	r3, [r7, #0]
 800ca78:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca7c:	d102      	bne.n	800ca84 <HAL_SPI_Transmit+0x276>
 800ca7e:	683b      	ldr	r3, [r7, #0]
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d106      	bne.n	800ca92 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 800ca84:	2303      	movs	r3, #3
 800ca86:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	2201      	movs	r2, #1
 800ca8c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800ca90:	e029      	b.n	800cae6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ca96:	b29b      	uxth	r3, r3
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d1b1      	bne.n	800ca00 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ca9c:	69ba      	ldr	r2, [r7, #24]
 800ca9e:	6839      	ldr	r1, [r7, #0]
 800caa0:	68f8      	ldr	r0, [r7, #12]
 800caa2:	f000 fad7 	bl	800d054 <SPI_EndRxTxTransaction>
 800caa6:	4603      	mov	r3, r0
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d002      	beq.n	800cab2 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	2220      	movs	r2, #32
 800cab0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	689b      	ldr	r3, [r3, #8]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d10a      	bne.n	800cad0 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800caba:	2300      	movs	r3, #0
 800cabc:	613b      	str	r3, [r7, #16]
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	68db      	ldr	r3, [r3, #12]
 800cac4:	613b      	str	r3, [r7, #16]
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	689b      	ldr	r3, [r3, #8]
 800cacc:	613b      	str	r3, [r7, #16]
 800cace:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d002      	beq.n	800cade <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800cad8:	2301      	movs	r3, #1
 800cada:	77fb      	strb	r3, [r7, #31]
 800cadc:	e003      	b.n	800cae6 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	2201      	movs	r2, #1
 800cae2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	2200      	movs	r2, #0
 800caea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800caee:	7ffb      	ldrb	r3, [r7, #31]
}
 800caf0:	4618      	mov	r0, r3
 800caf2:	3720      	adds	r7, #32
 800caf4:	46bd      	mov	sp, r7
 800caf6:	bd80      	pop	{r7, pc}

0800caf8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800caf8:	b580      	push	{r7, lr}
 800cafa:	b086      	sub	sp, #24
 800cafc:	af00      	add	r7, sp, #0
 800cafe:	60f8      	str	r0, [r7, #12]
 800cb00:	60b9      	str	r1, [r7, #8]
 800cb02:	4613      	mov	r3, r2
 800cb04:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800cb06:	2300      	movs	r3, #0
 800cb08:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800cb10:	2b01      	cmp	r3, #1
 800cb12:	d101      	bne.n	800cb18 <HAL_SPI_Transmit_DMA+0x20>
 800cb14:	2302      	movs	r3, #2
 800cb16:	e0d4      	b.n	800ccc2 <HAL_SPI_Transmit_DMA+0x1ca>
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	2201      	movs	r2, #1
 800cb1c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800cb26:	b2db      	uxtb	r3, r3
 800cb28:	2b01      	cmp	r3, #1
 800cb2a:	d002      	beq.n	800cb32 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800cb2c:	2302      	movs	r3, #2
 800cb2e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800cb30:	e0c2      	b.n	800ccb8 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 800cb32:	68bb      	ldr	r3, [r7, #8]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d002      	beq.n	800cb3e <HAL_SPI_Transmit_DMA+0x46>
 800cb38:	88fb      	ldrh	r3, [r7, #6]
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d102      	bne.n	800cb44 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800cb3e:	2301      	movs	r3, #1
 800cb40:	75fb      	strb	r3, [r7, #23]
    goto error;
 800cb42:	e0b9      	b.n	800ccb8 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	2203      	movs	r2, #3
 800cb48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	2200      	movs	r2, #0
 800cb50:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	68ba      	ldr	r2, [r7, #8]
 800cb56:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	88fa      	ldrh	r2, [r7, #6]
 800cb5c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	88fa      	ldrh	r2, [r7, #6]
 800cb62:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	2200      	movs	r2, #0
 800cb68:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	2200      	movs	r2, #0
 800cb6e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	2200      	movs	r2, #0
 800cb74:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	2200      	movs	r2, #0
 800cb7a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	2200      	movs	r2, #0
 800cb82:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	689b      	ldr	r3, [r3, #8]
 800cb8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cb8e:	d10f      	bne.n	800cbb0 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	681a      	ldr	r2, [r3, #0]
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cb9e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	681a      	ldr	r2, [r3, #0]
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cbae:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cbb4:	4a45      	ldr	r2, [pc, #276]	; (800cccc <HAL_SPI_Transmit_DMA+0x1d4>)
 800cbb6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cbbc:	4a44      	ldr	r2, [pc, #272]	; (800ccd0 <HAL_SPI_Transmit_DMA+0x1d8>)
 800cbbe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cbc4:	4a43      	ldr	r2, [pc, #268]	; (800ccd4 <HAL_SPI_Transmit_DMA+0x1dc>)
 800cbc6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cbcc:	2200      	movs	r2, #0
 800cbce:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	685a      	ldr	r2, [r3, #4]
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800cbde:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	68db      	ldr	r3, [r3, #12]
 800cbe4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cbe8:	d82d      	bhi.n	800cc46 <HAL_SPI_Transmit_DMA+0x14e>
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cbee:	699b      	ldr	r3, [r3, #24]
 800cbf0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cbf4:	d127      	bne.n	800cc46 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cbfa:	b29b      	uxth	r3, r3
 800cbfc:	f003 0301 	and.w	r3, r3, #1
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d10f      	bne.n	800cc24 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	685a      	ldr	r2, [r3, #4]
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800cc12:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cc18:	b29b      	uxth	r3, r3
 800cc1a:	085b      	lsrs	r3, r3, #1
 800cc1c:	b29a      	uxth	r2, r3
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cc22:	e010      	b.n	800cc46 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	685a      	ldr	r2, [r3, #4]
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cc32:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cc38:	b29b      	uxth	r3, r3
 800cc3a:	085b      	lsrs	r3, r3, #1
 800cc3c:	b29b      	uxth	r3, r3
 800cc3e:	3301      	adds	r3, #1
 800cc40:	b29a      	uxth	r2, r3
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc4e:	4619      	mov	r1, r3
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	330c      	adds	r3, #12
 800cc56:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cc5c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800cc5e:	f7fc f87b 	bl	8008d58 <HAL_DMA_Start_IT>
 800cc62:	4603      	mov	r3, r0
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d008      	beq.n	800cc7a <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cc6c:	f043 0210 	orr.w	r2, r3, #16
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800cc74:	2301      	movs	r3, #1
 800cc76:	75fb      	strb	r3, [r7, #23]

    goto error;
 800cc78:	e01e      	b.n	800ccb8 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc84:	2b40      	cmp	r3, #64	; 0x40
 800cc86:	d007      	beq.n	800cc98 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	681a      	ldr	r2, [r3, #0]
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cc96:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	685a      	ldr	r2, [r3, #4]
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	f042 0220 	orr.w	r2, r2, #32
 800cca6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	685a      	ldr	r2, [r3, #4]
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	f042 0202 	orr.w	r2, r2, #2
 800ccb6:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	2200      	movs	r2, #0
 800ccbc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800ccc0:	7dfb      	ldrb	r3, [r7, #23]
}
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	3718      	adds	r7, #24
 800ccc6:	46bd      	mov	sp, r7
 800ccc8:	bd80      	pop	{r7, pc}
 800ccca:	bf00      	nop
 800cccc:	0800cdbb 	.word	0x0800cdbb
 800ccd0:	0800cd15 	.word	0x0800cd15
 800ccd4:	0800cdd7 	.word	0x0800cdd7

0800ccd8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ccd8:	b480      	push	{r7}
 800ccda:	b083      	sub	sp, #12
 800ccdc:	af00      	add	r7, sp, #0
 800ccde:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800cce0:	bf00      	nop
 800cce2:	370c      	adds	r7, #12
 800cce4:	46bd      	mov	sp, r7
 800cce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccea:	4770      	bx	lr

0800ccec <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ccec:	b480      	push	{r7}
 800ccee:	b083      	sub	sp, #12
 800ccf0:	af00      	add	r7, sp, #0
 800ccf2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800ccf4:	bf00      	nop
 800ccf6:	370c      	adds	r7, #12
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfe:	4770      	bx	lr

0800cd00 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800cd00:	b480      	push	{r7}
 800cd02:	b083      	sub	sp, #12
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800cd08:	bf00      	nop
 800cd0a:	370c      	adds	r7, #12
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd12:	4770      	bx	lr

0800cd14 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800cd14:	b580      	push	{r7, lr}
 800cd16:	b086      	sub	sp, #24
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd20:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cd22:	f7f9 f913 	bl	8005f4c <HAL_GetTick>
 800cd26:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	f003 0320 	and.w	r3, r3, #32
 800cd32:	2b20      	cmp	r3, #32
 800cd34:	d03b      	beq.n	800cdae <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800cd36:	697b      	ldr	r3, [r7, #20]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	685a      	ldr	r2, [r3, #4]
 800cd3c:	697b      	ldr	r3, [r7, #20]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	f022 0220 	bic.w	r2, r2, #32
 800cd44:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800cd46:	697b      	ldr	r3, [r7, #20]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	685a      	ldr	r2, [r3, #4]
 800cd4c:	697b      	ldr	r3, [r7, #20]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	f022 0202 	bic.w	r2, r2, #2
 800cd54:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800cd56:	693a      	ldr	r2, [r7, #16]
 800cd58:	2164      	movs	r1, #100	; 0x64
 800cd5a:	6978      	ldr	r0, [r7, #20]
 800cd5c:	f000 f97a 	bl	800d054 <SPI_EndRxTxTransaction>
 800cd60:	4603      	mov	r3, r0
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d005      	beq.n	800cd72 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cd66:	697b      	ldr	r3, [r7, #20]
 800cd68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cd6a:	f043 0220 	orr.w	r2, r3, #32
 800cd6e:	697b      	ldr	r3, [r7, #20]
 800cd70:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cd72:	697b      	ldr	r3, [r7, #20]
 800cd74:	689b      	ldr	r3, [r3, #8]
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d10a      	bne.n	800cd90 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	60fb      	str	r3, [r7, #12]
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	68db      	ldr	r3, [r3, #12]
 800cd84:	60fb      	str	r3, [r7, #12]
 800cd86:	697b      	ldr	r3, [r7, #20]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	689b      	ldr	r3, [r3, #8]
 800cd8c:	60fb      	str	r3, [r7, #12]
 800cd8e:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800cd90:	697b      	ldr	r3, [r7, #20]
 800cd92:	2200      	movs	r2, #0
 800cd94:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800cd96:	697b      	ldr	r3, [r7, #20]
 800cd98:	2201      	movs	r2, #1
 800cd9a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cd9e:	697b      	ldr	r3, [r7, #20]
 800cda0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d003      	beq.n	800cdae <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800cda6:	6978      	ldr	r0, [r7, #20]
 800cda8:	f7ff ffaa 	bl	800cd00 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800cdac:	e002      	b.n	800cdb4 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800cdae:	6978      	ldr	r0, [r7, #20]
 800cdb0:	f7ff ff92 	bl	800ccd8 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cdb4:	3718      	adds	r7, #24
 800cdb6:	46bd      	mov	sp, r7
 800cdb8:	bd80      	pop	{r7, pc}

0800cdba <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800cdba:	b580      	push	{r7, lr}
 800cdbc:	b084      	sub	sp, #16
 800cdbe:	af00      	add	r7, sp, #0
 800cdc0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cdc6:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800cdc8:	68f8      	ldr	r0, [r7, #12]
 800cdca:	f7ff ff8f 	bl	800ccec <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cdce:	bf00      	nop
 800cdd0:	3710      	adds	r7, #16
 800cdd2:	46bd      	mov	sp, r7
 800cdd4:	bd80      	pop	{r7, pc}

0800cdd6 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800cdd6:	b580      	push	{r7, lr}
 800cdd8:	b084      	sub	sp, #16
 800cdda:	af00      	add	r7, sp, #0
 800cddc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cde2:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	685a      	ldr	r2, [r3, #4]
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	f022 0203 	bic.w	r2, r2, #3
 800cdf2:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cdf8:	f043 0210 	orr.w	r2, r3, #16
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	2201      	movs	r2, #1
 800ce04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800ce08:	68f8      	ldr	r0, [r7, #12]
 800ce0a:	f7ff ff79 	bl	800cd00 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ce0e:	bf00      	nop
 800ce10:	3710      	adds	r7, #16
 800ce12:	46bd      	mov	sp, r7
 800ce14:	bd80      	pop	{r7, pc}
	...

0800ce18 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ce18:	b580      	push	{r7, lr}
 800ce1a:	b088      	sub	sp, #32
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	60f8      	str	r0, [r7, #12]
 800ce20:	60b9      	str	r1, [r7, #8]
 800ce22:	603b      	str	r3, [r7, #0]
 800ce24:	4613      	mov	r3, r2
 800ce26:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ce28:	f7f9 f890 	bl	8005f4c <HAL_GetTick>
 800ce2c:	4602      	mov	r2, r0
 800ce2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce30:	1a9b      	subs	r3, r3, r2
 800ce32:	683a      	ldr	r2, [r7, #0]
 800ce34:	4413      	add	r3, r2
 800ce36:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ce38:	f7f9 f888 	bl	8005f4c <HAL_GetTick>
 800ce3c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ce3e:	4b39      	ldr	r3, [pc, #228]	; (800cf24 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	015b      	lsls	r3, r3, #5
 800ce44:	0d1b      	lsrs	r3, r3, #20
 800ce46:	69fa      	ldr	r2, [r7, #28]
 800ce48:	fb02 f303 	mul.w	r3, r2, r3
 800ce4c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ce4e:	e054      	b.n	800cefa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ce50:	683b      	ldr	r3, [r7, #0]
 800ce52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce56:	d050      	beq.n	800cefa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ce58:	f7f9 f878 	bl	8005f4c <HAL_GetTick>
 800ce5c:	4602      	mov	r2, r0
 800ce5e:	69bb      	ldr	r3, [r7, #24]
 800ce60:	1ad3      	subs	r3, r2, r3
 800ce62:	69fa      	ldr	r2, [r7, #28]
 800ce64:	429a      	cmp	r2, r3
 800ce66:	d902      	bls.n	800ce6e <SPI_WaitFlagStateUntilTimeout+0x56>
 800ce68:	69fb      	ldr	r3, [r7, #28]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d13d      	bne.n	800ceea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	685a      	ldr	r2, [r3, #4]
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ce7c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	685b      	ldr	r3, [r3, #4]
 800ce82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ce86:	d111      	bne.n	800ceac <SPI_WaitFlagStateUntilTimeout+0x94>
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	689b      	ldr	r3, [r3, #8]
 800ce8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ce90:	d004      	beq.n	800ce9c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	689b      	ldr	r3, [r3, #8]
 800ce96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ce9a:	d107      	bne.n	800ceac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	681a      	ldr	r2, [r3, #0]
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ceaa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ceb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ceb4:	d10f      	bne.n	800ced6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	681a      	ldr	r2, [r3, #0]
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cec4:	601a      	str	r2, [r3, #0]
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	681a      	ldr	r2, [r3, #0]
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ced4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	2201      	movs	r2, #1
 800ceda:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	2200      	movs	r2, #0
 800cee2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800cee6:	2303      	movs	r3, #3
 800cee8:	e017      	b.n	800cf1a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ceea:	697b      	ldr	r3, [r7, #20]
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d101      	bne.n	800cef4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800cef0:	2300      	movs	r3, #0
 800cef2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800cef4:	697b      	ldr	r3, [r7, #20]
 800cef6:	3b01      	subs	r3, #1
 800cef8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	689a      	ldr	r2, [r3, #8]
 800cf00:	68bb      	ldr	r3, [r7, #8]
 800cf02:	4013      	ands	r3, r2
 800cf04:	68ba      	ldr	r2, [r7, #8]
 800cf06:	429a      	cmp	r2, r3
 800cf08:	bf0c      	ite	eq
 800cf0a:	2301      	moveq	r3, #1
 800cf0c:	2300      	movne	r3, #0
 800cf0e:	b2db      	uxtb	r3, r3
 800cf10:	461a      	mov	r2, r3
 800cf12:	79fb      	ldrb	r3, [r7, #7]
 800cf14:	429a      	cmp	r2, r3
 800cf16:	d19b      	bne.n	800ce50 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800cf18:	2300      	movs	r3, #0
}
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	3720      	adds	r7, #32
 800cf1e:	46bd      	mov	sp, r7
 800cf20:	bd80      	pop	{r7, pc}
 800cf22:	bf00      	nop
 800cf24:	200001c4 	.word	0x200001c4

0800cf28 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800cf28:	b580      	push	{r7, lr}
 800cf2a:	b08a      	sub	sp, #40	; 0x28
 800cf2c:	af00      	add	r7, sp, #0
 800cf2e:	60f8      	str	r0, [r7, #12]
 800cf30:	60b9      	str	r1, [r7, #8]
 800cf32:	607a      	str	r2, [r7, #4]
 800cf34:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800cf36:	2300      	movs	r3, #0
 800cf38:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800cf3a:	f7f9 f807 	bl	8005f4c <HAL_GetTick>
 800cf3e:	4602      	mov	r2, r0
 800cf40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf42:	1a9b      	subs	r3, r3, r2
 800cf44:	683a      	ldr	r2, [r7, #0]
 800cf46:	4413      	add	r3, r2
 800cf48:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800cf4a:	f7f8 ffff 	bl	8005f4c <HAL_GetTick>
 800cf4e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	330c      	adds	r3, #12
 800cf56:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800cf58:	4b3d      	ldr	r3, [pc, #244]	; (800d050 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800cf5a:	681a      	ldr	r2, [r3, #0]
 800cf5c:	4613      	mov	r3, r2
 800cf5e:	009b      	lsls	r3, r3, #2
 800cf60:	4413      	add	r3, r2
 800cf62:	00da      	lsls	r2, r3, #3
 800cf64:	1ad3      	subs	r3, r2, r3
 800cf66:	0d1b      	lsrs	r3, r3, #20
 800cf68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf6a:	fb02 f303 	mul.w	r3, r2, r3
 800cf6e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800cf70:	e060      	b.n	800d034 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800cf72:	68bb      	ldr	r3, [r7, #8]
 800cf74:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800cf78:	d107      	bne.n	800cf8a <SPI_WaitFifoStateUntilTimeout+0x62>
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d104      	bne.n	800cf8a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800cf80:	69fb      	ldr	r3, [r7, #28]
 800cf82:	781b      	ldrb	r3, [r3, #0]
 800cf84:	b2db      	uxtb	r3, r3
 800cf86:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800cf88:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800cf8a:	683b      	ldr	r3, [r7, #0]
 800cf8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf90:	d050      	beq.n	800d034 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800cf92:	f7f8 ffdb 	bl	8005f4c <HAL_GetTick>
 800cf96:	4602      	mov	r2, r0
 800cf98:	6a3b      	ldr	r3, [r7, #32]
 800cf9a:	1ad3      	subs	r3, r2, r3
 800cf9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf9e:	429a      	cmp	r2, r3
 800cfa0:	d902      	bls.n	800cfa8 <SPI_WaitFifoStateUntilTimeout+0x80>
 800cfa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d13d      	bne.n	800d024 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	685a      	ldr	r2, [r3, #4]
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800cfb6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	685b      	ldr	r3, [r3, #4]
 800cfbc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cfc0:	d111      	bne.n	800cfe6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	689b      	ldr	r3, [r3, #8]
 800cfc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cfca:	d004      	beq.n	800cfd6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	689b      	ldr	r3, [r3, #8]
 800cfd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cfd4:	d107      	bne.n	800cfe6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	681a      	ldr	r2, [r3, #0]
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cfe4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cfea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cfee:	d10f      	bne.n	800d010 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	681a      	ldr	r2, [r3, #0]
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cffe:	601a      	str	r2, [r3, #0]
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	681a      	ldr	r2, [r3, #0]
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d00e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	2201      	movs	r2, #1
 800d014:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	2200      	movs	r2, #0
 800d01c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800d020:	2303      	movs	r3, #3
 800d022:	e010      	b.n	800d046 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d024:	69bb      	ldr	r3, [r7, #24]
 800d026:	2b00      	cmp	r3, #0
 800d028:	d101      	bne.n	800d02e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800d02a:	2300      	movs	r3, #0
 800d02c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800d02e:	69bb      	ldr	r3, [r7, #24]
 800d030:	3b01      	subs	r3, #1
 800d032:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	689a      	ldr	r2, [r3, #8]
 800d03a:	68bb      	ldr	r3, [r7, #8]
 800d03c:	4013      	ands	r3, r2
 800d03e:	687a      	ldr	r2, [r7, #4]
 800d040:	429a      	cmp	r2, r3
 800d042:	d196      	bne.n	800cf72 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800d044:	2300      	movs	r3, #0
}
 800d046:	4618      	mov	r0, r3
 800d048:	3728      	adds	r7, #40	; 0x28
 800d04a:	46bd      	mov	sp, r7
 800d04c:	bd80      	pop	{r7, pc}
 800d04e:	bf00      	nop
 800d050:	200001c4 	.word	0x200001c4

0800d054 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d054:	b580      	push	{r7, lr}
 800d056:	b086      	sub	sp, #24
 800d058:	af02      	add	r7, sp, #8
 800d05a:	60f8      	str	r0, [r7, #12]
 800d05c:	60b9      	str	r1, [r7, #8]
 800d05e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	9300      	str	r3, [sp, #0]
 800d064:	68bb      	ldr	r3, [r7, #8]
 800d066:	2200      	movs	r2, #0
 800d068:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800d06c:	68f8      	ldr	r0, [r7, #12]
 800d06e:	f7ff ff5b 	bl	800cf28 <SPI_WaitFifoStateUntilTimeout>
 800d072:	4603      	mov	r3, r0
 800d074:	2b00      	cmp	r3, #0
 800d076:	d007      	beq.n	800d088 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d07c:	f043 0220 	orr.w	r2, r3, #32
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d084:	2303      	movs	r3, #3
 800d086:	e027      	b.n	800d0d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	9300      	str	r3, [sp, #0]
 800d08c:	68bb      	ldr	r3, [r7, #8]
 800d08e:	2200      	movs	r2, #0
 800d090:	2180      	movs	r1, #128	; 0x80
 800d092:	68f8      	ldr	r0, [r7, #12]
 800d094:	f7ff fec0 	bl	800ce18 <SPI_WaitFlagStateUntilTimeout>
 800d098:	4603      	mov	r3, r0
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d007      	beq.n	800d0ae <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d0a2:	f043 0220 	orr.w	r2, r3, #32
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d0aa:	2303      	movs	r3, #3
 800d0ac:	e014      	b.n	800d0d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	9300      	str	r3, [sp, #0]
 800d0b2:	68bb      	ldr	r3, [r7, #8]
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800d0ba:	68f8      	ldr	r0, [r7, #12]
 800d0bc:	f7ff ff34 	bl	800cf28 <SPI_WaitFifoStateUntilTimeout>
 800d0c0:	4603      	mov	r3, r0
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d007      	beq.n	800d0d6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d0ca:	f043 0220 	orr.w	r2, r3, #32
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d0d2:	2303      	movs	r3, #3
 800d0d4:	e000      	b.n	800d0d8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800d0d6:	2300      	movs	r3, #0
}
 800d0d8:	4618      	mov	r0, r3
 800d0da:	3710      	adds	r7, #16
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	bd80      	pop	{r7, pc}

0800d0e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d0e0:	b580      	push	{r7, lr}
 800d0e2:	b082      	sub	sp, #8
 800d0e4:	af00      	add	r7, sp, #0
 800d0e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d101      	bne.n	800d0f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d0ee:	2301      	movs	r3, #1
 800d0f0:	e049      	b.n	800d186 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d0f8:	b2db      	uxtb	r3, r3
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d106      	bne.n	800d10c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	2200      	movs	r2, #0
 800d102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d106:	6878      	ldr	r0, [r7, #4]
 800d108:	f7f7 ffc6 	bl	8005098 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	2202      	movs	r2, #2
 800d110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	681a      	ldr	r2, [r3, #0]
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	3304      	adds	r3, #4
 800d11c:	4619      	mov	r1, r3
 800d11e:	4610      	mov	r0, r2
 800d120:	f000 ff72 	bl	800e008 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	2201      	movs	r2, #1
 800d128:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	2201      	movs	r2, #1
 800d130:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	2201      	movs	r2, #1
 800d138:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	2201      	movs	r2, #1
 800d140:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	2201      	movs	r2, #1
 800d148:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	2201      	movs	r2, #1
 800d150:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	2201      	movs	r2, #1
 800d158:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	2201      	movs	r2, #1
 800d160:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	2201      	movs	r2, #1
 800d168:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	2201      	movs	r2, #1
 800d170:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	2201      	movs	r2, #1
 800d178:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	2201      	movs	r2, #1
 800d180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d184:	2300      	movs	r3, #0
}
 800d186:	4618      	mov	r0, r3
 800d188:	3708      	adds	r7, #8
 800d18a:	46bd      	mov	sp, r7
 800d18c:	bd80      	pop	{r7, pc}
	...

0800d190 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d190:	b480      	push	{r7}
 800d192:	b085      	sub	sp, #20
 800d194:	af00      	add	r7, sp, #0
 800d196:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d19e:	b2db      	uxtb	r3, r3
 800d1a0:	2b01      	cmp	r3, #1
 800d1a2:	d001      	beq.n	800d1a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d1a4:	2301      	movs	r3, #1
 800d1a6:	e04a      	b.n	800d23e <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	2202      	movs	r2, #2
 800d1ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	68da      	ldr	r2, [r3, #12]
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	f042 0201 	orr.w	r2, r2, #1
 800d1be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	4a21      	ldr	r2, [pc, #132]	; (800d24c <HAL_TIM_Base_Start_IT+0xbc>)
 800d1c6:	4293      	cmp	r3, r2
 800d1c8:	d018      	beq.n	800d1fc <HAL_TIM_Base_Start_IT+0x6c>
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d1d2:	d013      	beq.n	800d1fc <HAL_TIM_Base_Start_IT+0x6c>
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	4a1d      	ldr	r2, [pc, #116]	; (800d250 <HAL_TIM_Base_Start_IT+0xc0>)
 800d1da:	4293      	cmp	r3, r2
 800d1dc:	d00e      	beq.n	800d1fc <HAL_TIM_Base_Start_IT+0x6c>
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	4a1c      	ldr	r2, [pc, #112]	; (800d254 <HAL_TIM_Base_Start_IT+0xc4>)
 800d1e4:	4293      	cmp	r3, r2
 800d1e6:	d009      	beq.n	800d1fc <HAL_TIM_Base_Start_IT+0x6c>
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	4a1a      	ldr	r2, [pc, #104]	; (800d258 <HAL_TIM_Base_Start_IT+0xc8>)
 800d1ee:	4293      	cmp	r3, r2
 800d1f0:	d004      	beq.n	800d1fc <HAL_TIM_Base_Start_IT+0x6c>
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	4a19      	ldr	r2, [pc, #100]	; (800d25c <HAL_TIM_Base_Start_IT+0xcc>)
 800d1f8:	4293      	cmp	r3, r2
 800d1fa:	d115      	bne.n	800d228 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	689a      	ldr	r2, [r3, #8]
 800d202:	4b17      	ldr	r3, [pc, #92]	; (800d260 <HAL_TIM_Base_Start_IT+0xd0>)
 800d204:	4013      	ands	r3, r2
 800d206:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	2b06      	cmp	r3, #6
 800d20c:	d015      	beq.n	800d23a <HAL_TIM_Base_Start_IT+0xaa>
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d214:	d011      	beq.n	800d23a <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	681a      	ldr	r2, [r3, #0]
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	f042 0201 	orr.w	r2, r2, #1
 800d224:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d226:	e008      	b.n	800d23a <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	681a      	ldr	r2, [r3, #0]
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	f042 0201 	orr.w	r2, r2, #1
 800d236:	601a      	str	r2, [r3, #0]
 800d238:	e000      	b.n	800d23c <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d23a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d23c:	2300      	movs	r3, #0
}
 800d23e:	4618      	mov	r0, r3
 800d240:	3714      	adds	r7, #20
 800d242:	46bd      	mov	sp, r7
 800d244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d248:	4770      	bx	lr
 800d24a:	bf00      	nop
 800d24c:	40012c00 	.word	0x40012c00
 800d250:	40000400 	.word	0x40000400
 800d254:	40000800 	.word	0x40000800
 800d258:	40013400 	.word	0x40013400
 800d25c:	40014000 	.word	0x40014000
 800d260:	00010007 	.word	0x00010007

0800d264 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800d264:	b480      	push	{r7}
 800d266:	b083      	sub	sp, #12
 800d268:	af00      	add	r7, sp, #0
 800d26a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	68da      	ldr	r2, [r3, #12]
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	f022 0201 	bic.w	r2, r2, #1
 800d27a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	6a1a      	ldr	r2, [r3, #32]
 800d282:	f241 1311 	movw	r3, #4369	; 0x1111
 800d286:	4013      	ands	r3, r2
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d10f      	bne.n	800d2ac <HAL_TIM_Base_Stop_IT+0x48>
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	6a1a      	ldr	r2, [r3, #32]
 800d292:	f244 4344 	movw	r3, #17476	; 0x4444
 800d296:	4013      	ands	r3, r2
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d107      	bne.n	800d2ac <HAL_TIM_Base_Stop_IT+0x48>
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	681a      	ldr	r2, [r3, #0]
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	f022 0201 	bic.w	r2, r2, #1
 800d2aa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	2201      	movs	r2, #1
 800d2b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800d2b4:	2300      	movs	r3, #0
}
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	370c      	adds	r7, #12
 800d2ba:	46bd      	mov	sp, r7
 800d2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c0:	4770      	bx	lr

0800d2c2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d2c2:	b580      	push	{r7, lr}
 800d2c4:	b082      	sub	sp, #8
 800d2c6:	af00      	add	r7, sp, #0
 800d2c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d101      	bne.n	800d2d4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d2d0:	2301      	movs	r3, #1
 800d2d2:	e049      	b.n	800d368 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d2da:	b2db      	uxtb	r3, r3
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d106      	bne.n	800d2ee <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	2200      	movs	r2, #0
 800d2e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d2e8:	6878      	ldr	r0, [r7, #4]
 800d2ea:	f7f7 fe25 	bl	8004f38 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	2202      	movs	r2, #2
 800d2f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	681a      	ldr	r2, [r3, #0]
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	3304      	adds	r3, #4
 800d2fe:	4619      	mov	r1, r3
 800d300:	4610      	mov	r0, r2
 800d302:	f000 fe81 	bl	800e008 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	2201      	movs	r2, #1
 800d30a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	2201      	movs	r2, #1
 800d312:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	2201      	movs	r2, #1
 800d31a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	2201      	movs	r2, #1
 800d322:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	2201      	movs	r2, #1
 800d32a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	2201      	movs	r2, #1
 800d332:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	2201      	movs	r2, #1
 800d33a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	2201      	movs	r2, #1
 800d342:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	2201      	movs	r2, #1
 800d34a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	2201      	movs	r2, #1
 800d352:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	2201      	movs	r2, #1
 800d35a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	2201      	movs	r2, #1
 800d362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d366:	2300      	movs	r3, #0
}
 800d368:	4618      	mov	r0, r3
 800d36a:	3708      	adds	r7, #8
 800d36c:	46bd      	mov	sp, r7
 800d36e:	bd80      	pop	{r7, pc}

0800d370 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d370:	b580      	push	{r7, lr}
 800d372:	b084      	sub	sp, #16
 800d374:	af00      	add	r7, sp, #0
 800d376:	6078      	str	r0, [r7, #4]
 800d378:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d37a:	2300      	movs	r3, #0
 800d37c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d37e:	683b      	ldr	r3, [r7, #0]
 800d380:	2b00      	cmp	r3, #0
 800d382:	d109      	bne.n	800d398 <HAL_TIM_PWM_Start_IT+0x28>
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d38a:	b2db      	uxtb	r3, r3
 800d38c:	2b01      	cmp	r3, #1
 800d38e:	bf14      	ite	ne
 800d390:	2301      	movne	r3, #1
 800d392:	2300      	moveq	r3, #0
 800d394:	b2db      	uxtb	r3, r3
 800d396:	e03c      	b.n	800d412 <HAL_TIM_PWM_Start_IT+0xa2>
 800d398:	683b      	ldr	r3, [r7, #0]
 800d39a:	2b04      	cmp	r3, #4
 800d39c:	d109      	bne.n	800d3b2 <HAL_TIM_PWM_Start_IT+0x42>
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800d3a4:	b2db      	uxtb	r3, r3
 800d3a6:	2b01      	cmp	r3, #1
 800d3a8:	bf14      	ite	ne
 800d3aa:	2301      	movne	r3, #1
 800d3ac:	2300      	moveq	r3, #0
 800d3ae:	b2db      	uxtb	r3, r3
 800d3b0:	e02f      	b.n	800d412 <HAL_TIM_PWM_Start_IT+0xa2>
 800d3b2:	683b      	ldr	r3, [r7, #0]
 800d3b4:	2b08      	cmp	r3, #8
 800d3b6:	d109      	bne.n	800d3cc <HAL_TIM_PWM_Start_IT+0x5c>
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d3be:	b2db      	uxtb	r3, r3
 800d3c0:	2b01      	cmp	r3, #1
 800d3c2:	bf14      	ite	ne
 800d3c4:	2301      	movne	r3, #1
 800d3c6:	2300      	moveq	r3, #0
 800d3c8:	b2db      	uxtb	r3, r3
 800d3ca:	e022      	b.n	800d412 <HAL_TIM_PWM_Start_IT+0xa2>
 800d3cc:	683b      	ldr	r3, [r7, #0]
 800d3ce:	2b0c      	cmp	r3, #12
 800d3d0:	d109      	bne.n	800d3e6 <HAL_TIM_PWM_Start_IT+0x76>
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d3d8:	b2db      	uxtb	r3, r3
 800d3da:	2b01      	cmp	r3, #1
 800d3dc:	bf14      	ite	ne
 800d3de:	2301      	movne	r3, #1
 800d3e0:	2300      	moveq	r3, #0
 800d3e2:	b2db      	uxtb	r3, r3
 800d3e4:	e015      	b.n	800d412 <HAL_TIM_PWM_Start_IT+0xa2>
 800d3e6:	683b      	ldr	r3, [r7, #0]
 800d3e8:	2b10      	cmp	r3, #16
 800d3ea:	d109      	bne.n	800d400 <HAL_TIM_PWM_Start_IT+0x90>
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800d3f2:	b2db      	uxtb	r3, r3
 800d3f4:	2b01      	cmp	r3, #1
 800d3f6:	bf14      	ite	ne
 800d3f8:	2301      	movne	r3, #1
 800d3fa:	2300      	moveq	r3, #0
 800d3fc:	b2db      	uxtb	r3, r3
 800d3fe:	e008      	b.n	800d412 <HAL_TIM_PWM_Start_IT+0xa2>
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800d406:	b2db      	uxtb	r3, r3
 800d408:	2b01      	cmp	r3, #1
 800d40a:	bf14      	ite	ne
 800d40c:	2301      	movne	r3, #1
 800d40e:	2300      	moveq	r3, #0
 800d410:	b2db      	uxtb	r3, r3
 800d412:	2b00      	cmp	r3, #0
 800d414:	d001      	beq.n	800d41a <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800d416:	2301      	movs	r3, #1
 800d418:	e0e2      	b.n	800d5e0 <HAL_TIM_PWM_Start_IT+0x270>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d104      	bne.n	800d42a <HAL_TIM_PWM_Start_IT+0xba>
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	2202      	movs	r2, #2
 800d424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d428:	e023      	b.n	800d472 <HAL_TIM_PWM_Start_IT+0x102>
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	2b04      	cmp	r3, #4
 800d42e:	d104      	bne.n	800d43a <HAL_TIM_PWM_Start_IT+0xca>
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	2202      	movs	r2, #2
 800d434:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d438:	e01b      	b.n	800d472 <HAL_TIM_PWM_Start_IT+0x102>
 800d43a:	683b      	ldr	r3, [r7, #0]
 800d43c:	2b08      	cmp	r3, #8
 800d43e:	d104      	bne.n	800d44a <HAL_TIM_PWM_Start_IT+0xda>
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	2202      	movs	r2, #2
 800d444:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d448:	e013      	b.n	800d472 <HAL_TIM_PWM_Start_IT+0x102>
 800d44a:	683b      	ldr	r3, [r7, #0]
 800d44c:	2b0c      	cmp	r3, #12
 800d44e:	d104      	bne.n	800d45a <HAL_TIM_PWM_Start_IT+0xea>
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	2202      	movs	r2, #2
 800d454:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d458:	e00b      	b.n	800d472 <HAL_TIM_PWM_Start_IT+0x102>
 800d45a:	683b      	ldr	r3, [r7, #0]
 800d45c:	2b10      	cmp	r3, #16
 800d45e:	d104      	bne.n	800d46a <HAL_TIM_PWM_Start_IT+0xfa>
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	2202      	movs	r2, #2
 800d464:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d468:	e003      	b.n	800d472 <HAL_TIM_PWM_Start_IT+0x102>
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	2202      	movs	r2, #2
 800d46e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 800d472:	683b      	ldr	r3, [r7, #0]
 800d474:	2b0c      	cmp	r3, #12
 800d476:	d841      	bhi.n	800d4fc <HAL_TIM_PWM_Start_IT+0x18c>
 800d478:	a201      	add	r2, pc, #4	; (adr r2, 800d480 <HAL_TIM_PWM_Start_IT+0x110>)
 800d47a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d47e:	bf00      	nop
 800d480:	0800d4b5 	.word	0x0800d4b5
 800d484:	0800d4fd 	.word	0x0800d4fd
 800d488:	0800d4fd 	.word	0x0800d4fd
 800d48c:	0800d4fd 	.word	0x0800d4fd
 800d490:	0800d4c7 	.word	0x0800d4c7
 800d494:	0800d4fd 	.word	0x0800d4fd
 800d498:	0800d4fd 	.word	0x0800d4fd
 800d49c:	0800d4fd 	.word	0x0800d4fd
 800d4a0:	0800d4d9 	.word	0x0800d4d9
 800d4a4:	0800d4fd 	.word	0x0800d4fd
 800d4a8:	0800d4fd 	.word	0x0800d4fd
 800d4ac:	0800d4fd 	.word	0x0800d4fd
 800d4b0:	0800d4eb 	.word	0x0800d4eb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	68da      	ldr	r2, [r3, #12]
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	f042 0202 	orr.w	r2, r2, #2
 800d4c2:	60da      	str	r2, [r3, #12]
      break;
 800d4c4:	e01d      	b.n	800d502 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	68da      	ldr	r2, [r3, #12]
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	f042 0204 	orr.w	r2, r2, #4
 800d4d4:	60da      	str	r2, [r3, #12]
      break;
 800d4d6:	e014      	b.n	800d502 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	68da      	ldr	r2, [r3, #12]
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	f042 0208 	orr.w	r2, r2, #8
 800d4e6:	60da      	str	r2, [r3, #12]
      break;
 800d4e8:	e00b      	b.n	800d502 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	68da      	ldr	r2, [r3, #12]
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	f042 0210 	orr.w	r2, r2, #16
 800d4f8:	60da      	str	r2, [r3, #12]
      break;
 800d4fa:	e002      	b.n	800d502 <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800d4fc:	2301      	movs	r3, #1
 800d4fe:	73fb      	strb	r3, [r7, #15]
      break;
 800d500:	bf00      	nop
  }

  if (status == HAL_OK)
 800d502:	7bfb      	ldrb	r3, [r7, #15]
 800d504:	2b00      	cmp	r3, #0
 800d506:	d16a      	bne.n	800d5de <HAL_TIM_PWM_Start_IT+0x26e>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	2201      	movs	r2, #1
 800d50e:	6839      	ldr	r1, [r7, #0]
 800d510:	4618      	mov	r0, r3
 800d512:	f001 f90b 	bl	800e72c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	4a33      	ldr	r2, [pc, #204]	; (800d5e8 <HAL_TIM_PWM_Start_IT+0x278>)
 800d51c:	4293      	cmp	r3, r2
 800d51e:	d013      	beq.n	800d548 <HAL_TIM_PWM_Start_IT+0x1d8>
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	4a31      	ldr	r2, [pc, #196]	; (800d5ec <HAL_TIM_PWM_Start_IT+0x27c>)
 800d526:	4293      	cmp	r3, r2
 800d528:	d00e      	beq.n	800d548 <HAL_TIM_PWM_Start_IT+0x1d8>
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	4a30      	ldr	r2, [pc, #192]	; (800d5f0 <HAL_TIM_PWM_Start_IT+0x280>)
 800d530:	4293      	cmp	r3, r2
 800d532:	d009      	beq.n	800d548 <HAL_TIM_PWM_Start_IT+0x1d8>
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	4a2e      	ldr	r2, [pc, #184]	; (800d5f4 <HAL_TIM_PWM_Start_IT+0x284>)
 800d53a:	4293      	cmp	r3, r2
 800d53c:	d004      	beq.n	800d548 <HAL_TIM_PWM_Start_IT+0x1d8>
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	4a2d      	ldr	r2, [pc, #180]	; (800d5f8 <HAL_TIM_PWM_Start_IT+0x288>)
 800d544:	4293      	cmp	r3, r2
 800d546:	d101      	bne.n	800d54c <HAL_TIM_PWM_Start_IT+0x1dc>
 800d548:	2301      	movs	r3, #1
 800d54a:	e000      	b.n	800d54e <HAL_TIM_PWM_Start_IT+0x1de>
 800d54c:	2300      	movs	r3, #0
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d007      	beq.n	800d562 <HAL_TIM_PWM_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d560:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	4a20      	ldr	r2, [pc, #128]	; (800d5e8 <HAL_TIM_PWM_Start_IT+0x278>)
 800d568:	4293      	cmp	r3, r2
 800d56a:	d018      	beq.n	800d59e <HAL_TIM_PWM_Start_IT+0x22e>
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d574:	d013      	beq.n	800d59e <HAL_TIM_PWM_Start_IT+0x22e>
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	4a20      	ldr	r2, [pc, #128]	; (800d5fc <HAL_TIM_PWM_Start_IT+0x28c>)
 800d57c:	4293      	cmp	r3, r2
 800d57e:	d00e      	beq.n	800d59e <HAL_TIM_PWM_Start_IT+0x22e>
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	4a1e      	ldr	r2, [pc, #120]	; (800d600 <HAL_TIM_PWM_Start_IT+0x290>)
 800d586:	4293      	cmp	r3, r2
 800d588:	d009      	beq.n	800d59e <HAL_TIM_PWM_Start_IT+0x22e>
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	4a17      	ldr	r2, [pc, #92]	; (800d5ec <HAL_TIM_PWM_Start_IT+0x27c>)
 800d590:	4293      	cmp	r3, r2
 800d592:	d004      	beq.n	800d59e <HAL_TIM_PWM_Start_IT+0x22e>
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	4a15      	ldr	r2, [pc, #84]	; (800d5f0 <HAL_TIM_PWM_Start_IT+0x280>)
 800d59a:	4293      	cmp	r3, r2
 800d59c:	d115      	bne.n	800d5ca <HAL_TIM_PWM_Start_IT+0x25a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	689a      	ldr	r2, [r3, #8]
 800d5a4:	4b17      	ldr	r3, [pc, #92]	; (800d604 <HAL_TIM_PWM_Start_IT+0x294>)
 800d5a6:	4013      	ands	r3, r2
 800d5a8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d5aa:	68bb      	ldr	r3, [r7, #8]
 800d5ac:	2b06      	cmp	r3, #6
 800d5ae:	d015      	beq.n	800d5dc <HAL_TIM_PWM_Start_IT+0x26c>
 800d5b0:	68bb      	ldr	r3, [r7, #8]
 800d5b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d5b6:	d011      	beq.n	800d5dc <HAL_TIM_PWM_Start_IT+0x26c>
      {
        __HAL_TIM_ENABLE(htim);
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	681a      	ldr	r2, [r3, #0]
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	f042 0201 	orr.w	r2, r2, #1
 800d5c6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d5c8:	e008      	b.n	800d5dc <HAL_TIM_PWM_Start_IT+0x26c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	681a      	ldr	r2, [r3, #0]
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	f042 0201 	orr.w	r2, r2, #1
 800d5d8:	601a      	str	r2, [r3, #0]
 800d5da:	e000      	b.n	800d5de <HAL_TIM_PWM_Start_IT+0x26e>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d5dc:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800d5de:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	3710      	adds	r7, #16
 800d5e4:	46bd      	mov	sp, r7
 800d5e6:	bd80      	pop	{r7, pc}
 800d5e8:	40012c00 	.word	0x40012c00
 800d5ec:	40013400 	.word	0x40013400
 800d5f0:	40014000 	.word	0x40014000
 800d5f4:	40014400 	.word	0x40014400
 800d5f8:	40014800 	.word	0x40014800
 800d5fc:	40000400 	.word	0x40000400
 800d600:	40000800 	.word	0x40000800
 800d604:	00010007 	.word	0x00010007

0800d608 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d608:	b580      	push	{r7, lr}
 800d60a:	b084      	sub	sp, #16
 800d60c:	af00      	add	r7, sp, #0
 800d60e:	6078      	str	r0, [r7, #4]
 800d610:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d612:	2300      	movs	r3, #0
 800d614:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800d616:	683b      	ldr	r3, [r7, #0]
 800d618:	2b0c      	cmp	r3, #12
 800d61a:	d841      	bhi.n	800d6a0 <HAL_TIM_PWM_Stop_IT+0x98>
 800d61c:	a201      	add	r2, pc, #4	; (adr r2, 800d624 <HAL_TIM_PWM_Stop_IT+0x1c>)
 800d61e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d622:	bf00      	nop
 800d624:	0800d659 	.word	0x0800d659
 800d628:	0800d6a1 	.word	0x0800d6a1
 800d62c:	0800d6a1 	.word	0x0800d6a1
 800d630:	0800d6a1 	.word	0x0800d6a1
 800d634:	0800d66b 	.word	0x0800d66b
 800d638:	0800d6a1 	.word	0x0800d6a1
 800d63c:	0800d6a1 	.word	0x0800d6a1
 800d640:	0800d6a1 	.word	0x0800d6a1
 800d644:	0800d67d 	.word	0x0800d67d
 800d648:	0800d6a1 	.word	0x0800d6a1
 800d64c:	0800d6a1 	.word	0x0800d6a1
 800d650:	0800d6a1 	.word	0x0800d6a1
 800d654:	0800d68f 	.word	0x0800d68f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	68da      	ldr	r2, [r3, #12]
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	f022 0202 	bic.w	r2, r2, #2
 800d666:	60da      	str	r2, [r3, #12]
      break;
 800d668:	e01d      	b.n	800d6a6 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	68da      	ldr	r2, [r3, #12]
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	f022 0204 	bic.w	r2, r2, #4
 800d678:	60da      	str	r2, [r3, #12]
      break;
 800d67a:	e014      	b.n	800d6a6 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	68da      	ldr	r2, [r3, #12]
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	f022 0208 	bic.w	r2, r2, #8
 800d68a:	60da      	str	r2, [r3, #12]
      break;
 800d68c:	e00b      	b.n	800d6a6 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	68da      	ldr	r2, [r3, #12]
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	f022 0210 	bic.w	r2, r2, #16
 800d69c:	60da      	str	r2, [r3, #12]
      break;
 800d69e:	e002      	b.n	800d6a6 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800d6a0:	2301      	movs	r3, #1
 800d6a2:	73fb      	strb	r3, [r7, #15]
      break;
 800d6a4:	bf00      	nop
  }

  if (status == HAL_OK)
 800d6a6:	7bfb      	ldrb	r3, [r7, #15]
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	f040 8081 	bne.w	800d7b0 <HAL_TIM_PWM_Stop_IT+0x1a8>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	2200      	movs	r2, #0
 800d6b4:	6839      	ldr	r1, [r7, #0]
 800d6b6:	4618      	mov	r0, r3
 800d6b8:	f001 f838 	bl	800e72c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	4a3e      	ldr	r2, [pc, #248]	; (800d7bc <HAL_TIM_PWM_Stop_IT+0x1b4>)
 800d6c2:	4293      	cmp	r3, r2
 800d6c4:	d013      	beq.n	800d6ee <HAL_TIM_PWM_Stop_IT+0xe6>
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	4a3d      	ldr	r2, [pc, #244]	; (800d7c0 <HAL_TIM_PWM_Stop_IT+0x1b8>)
 800d6cc:	4293      	cmp	r3, r2
 800d6ce:	d00e      	beq.n	800d6ee <HAL_TIM_PWM_Stop_IT+0xe6>
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	4a3b      	ldr	r2, [pc, #236]	; (800d7c4 <HAL_TIM_PWM_Stop_IT+0x1bc>)
 800d6d6:	4293      	cmp	r3, r2
 800d6d8:	d009      	beq.n	800d6ee <HAL_TIM_PWM_Stop_IT+0xe6>
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	4a3a      	ldr	r2, [pc, #232]	; (800d7c8 <HAL_TIM_PWM_Stop_IT+0x1c0>)
 800d6e0:	4293      	cmp	r3, r2
 800d6e2:	d004      	beq.n	800d6ee <HAL_TIM_PWM_Stop_IT+0xe6>
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	4a38      	ldr	r2, [pc, #224]	; (800d7cc <HAL_TIM_PWM_Stop_IT+0x1c4>)
 800d6ea:	4293      	cmp	r3, r2
 800d6ec:	d101      	bne.n	800d6f2 <HAL_TIM_PWM_Stop_IT+0xea>
 800d6ee:	2301      	movs	r3, #1
 800d6f0:	e000      	b.n	800d6f4 <HAL_TIM_PWM_Stop_IT+0xec>
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d017      	beq.n	800d728 <HAL_TIM_PWM_Stop_IT+0x120>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	6a1a      	ldr	r2, [r3, #32]
 800d6fe:	f241 1311 	movw	r3, #4369	; 0x1111
 800d702:	4013      	ands	r3, r2
 800d704:	2b00      	cmp	r3, #0
 800d706:	d10f      	bne.n	800d728 <HAL_TIM_PWM_Stop_IT+0x120>
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	6a1a      	ldr	r2, [r3, #32]
 800d70e:	f244 4344 	movw	r3, #17476	; 0x4444
 800d712:	4013      	ands	r3, r2
 800d714:	2b00      	cmp	r3, #0
 800d716:	d107      	bne.n	800d728 <HAL_TIM_PWM_Stop_IT+0x120>
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d726:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	6a1a      	ldr	r2, [r3, #32]
 800d72e:	f241 1311 	movw	r3, #4369	; 0x1111
 800d732:	4013      	ands	r3, r2
 800d734:	2b00      	cmp	r3, #0
 800d736:	d10f      	bne.n	800d758 <HAL_TIM_PWM_Stop_IT+0x150>
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	6a1a      	ldr	r2, [r3, #32]
 800d73e:	f244 4344 	movw	r3, #17476	; 0x4444
 800d742:	4013      	ands	r3, r2
 800d744:	2b00      	cmp	r3, #0
 800d746:	d107      	bne.n	800d758 <HAL_TIM_PWM_Stop_IT+0x150>
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	681a      	ldr	r2, [r3, #0]
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	f022 0201 	bic.w	r2, r2, #1
 800d756:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d758:	683b      	ldr	r3, [r7, #0]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d104      	bne.n	800d768 <HAL_TIM_PWM_Stop_IT+0x160>
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	2201      	movs	r2, #1
 800d762:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d766:	e023      	b.n	800d7b0 <HAL_TIM_PWM_Stop_IT+0x1a8>
 800d768:	683b      	ldr	r3, [r7, #0]
 800d76a:	2b04      	cmp	r3, #4
 800d76c:	d104      	bne.n	800d778 <HAL_TIM_PWM_Stop_IT+0x170>
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	2201      	movs	r2, #1
 800d772:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d776:	e01b      	b.n	800d7b0 <HAL_TIM_PWM_Stop_IT+0x1a8>
 800d778:	683b      	ldr	r3, [r7, #0]
 800d77a:	2b08      	cmp	r3, #8
 800d77c:	d104      	bne.n	800d788 <HAL_TIM_PWM_Stop_IT+0x180>
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	2201      	movs	r2, #1
 800d782:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d786:	e013      	b.n	800d7b0 <HAL_TIM_PWM_Stop_IT+0x1a8>
 800d788:	683b      	ldr	r3, [r7, #0]
 800d78a:	2b0c      	cmp	r3, #12
 800d78c:	d104      	bne.n	800d798 <HAL_TIM_PWM_Stop_IT+0x190>
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	2201      	movs	r2, #1
 800d792:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d796:	e00b      	b.n	800d7b0 <HAL_TIM_PWM_Stop_IT+0x1a8>
 800d798:	683b      	ldr	r3, [r7, #0]
 800d79a:	2b10      	cmp	r3, #16
 800d79c:	d104      	bne.n	800d7a8 <HAL_TIM_PWM_Stop_IT+0x1a0>
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	2201      	movs	r2, #1
 800d7a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d7a6:	e003      	b.n	800d7b0 <HAL_TIM_PWM_Stop_IT+0x1a8>
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	2201      	movs	r2, #1
 800d7ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 800d7b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7b2:	4618      	mov	r0, r3
 800d7b4:	3710      	adds	r7, #16
 800d7b6:	46bd      	mov	sp, r7
 800d7b8:	bd80      	pop	{r7, pc}
 800d7ba:	bf00      	nop
 800d7bc:	40012c00 	.word	0x40012c00
 800d7c0:	40013400 	.word	0x40013400
 800d7c4:	40014000 	.word	0x40014000
 800d7c8:	40014400 	.word	0x40014400
 800d7cc:	40014800 	.word	0x40014800

0800d7d0 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	b082      	sub	sp, #8
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	6078      	str	r0, [r7, #4]
 800d7d8:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d101      	bne.n	800d7e4 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800d7e0:	2301      	movs	r3, #1
 800d7e2:	e041      	b.n	800d868 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d7ea:	b2db      	uxtb	r3, r3
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d106      	bne.n	800d7fe <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	2200      	movs	r2, #0
 800d7f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800d7f8:	6878      	ldr	r0, [r7, #4]
 800d7fa:	f7f7 fcc7 	bl	800518c <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	2202      	movs	r2, #2
 800d802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	681a      	ldr	r2, [r3, #0]
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	3304      	adds	r3, #4
 800d80e:	4619      	mov	r1, r3
 800d810:	4610      	mov	r0, r2
 800d812:	f000 fbf9 	bl	800e008 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	681a      	ldr	r2, [r3, #0]
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	f022 0208 	bic.w	r2, r2, #8
 800d824:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	6819      	ldr	r1, [r3, #0]
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	683a      	ldr	r2, [r7, #0]
 800d832:	430a      	orrs	r2, r1
 800d834:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	2201      	movs	r2, #1
 800d83a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	2201      	movs	r2, #1
 800d842:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	2201      	movs	r2, #1
 800d84a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	2201      	movs	r2, #1
 800d852:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	2201      	movs	r2, #1
 800d85a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	2201      	movs	r2, #1
 800d862:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d866:	2300      	movs	r3, #0
}
 800d868:	4618      	mov	r0, r3
 800d86a:	3708      	adds	r7, #8
 800d86c:	46bd      	mov	sp, r7
 800d86e:	bd80      	pop	{r7, pc}

0800d870 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800d870:	b580      	push	{r7, lr}
 800d872:	b086      	sub	sp, #24
 800d874:	af00      	add	r7, sp, #0
 800d876:	6078      	str	r0, [r7, #4]
 800d878:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d101      	bne.n	800d884 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800d880:	2301      	movs	r3, #1
 800d882:	e097      	b.n	800d9b4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d88a:	b2db      	uxtb	r3, r3
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d106      	bne.n	800d89e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	2200      	movs	r2, #0
 800d894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800d898:	6878      	ldr	r0, [r7, #4]
 800d89a:	f7f7 fb9f 	bl	8004fdc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	2202      	movs	r2, #2
 800d8a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	689b      	ldr	r3, [r3, #8]
 800d8ac:	687a      	ldr	r2, [r7, #4]
 800d8ae:	6812      	ldr	r2, [r2, #0]
 800d8b0:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800d8b4:	f023 0307 	bic.w	r3, r3, #7
 800d8b8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	681a      	ldr	r2, [r3, #0]
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	3304      	adds	r3, #4
 800d8c2:	4619      	mov	r1, r3
 800d8c4:	4610      	mov	r0, r2
 800d8c6:	f000 fb9f 	bl	800e008 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	689b      	ldr	r3, [r3, #8]
 800d8d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	699b      	ldr	r3, [r3, #24]
 800d8d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	6a1b      	ldr	r3, [r3, #32]
 800d8e0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800d8e2:	683b      	ldr	r3, [r7, #0]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	697a      	ldr	r2, [r7, #20]
 800d8e8:	4313      	orrs	r3, r2
 800d8ea:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800d8ec:	693b      	ldr	r3, [r7, #16]
 800d8ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d8f2:	f023 0303 	bic.w	r3, r3, #3
 800d8f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d8f8:	683b      	ldr	r3, [r7, #0]
 800d8fa:	689a      	ldr	r2, [r3, #8]
 800d8fc:	683b      	ldr	r3, [r7, #0]
 800d8fe:	699b      	ldr	r3, [r3, #24]
 800d900:	021b      	lsls	r3, r3, #8
 800d902:	4313      	orrs	r3, r2
 800d904:	693a      	ldr	r2, [r7, #16]
 800d906:	4313      	orrs	r3, r2
 800d908:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800d90a:	693b      	ldr	r3, [r7, #16]
 800d90c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800d910:	f023 030c 	bic.w	r3, r3, #12
 800d914:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800d916:	693b      	ldr	r3, [r7, #16]
 800d918:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d91c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d920:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	68da      	ldr	r2, [r3, #12]
 800d926:	683b      	ldr	r3, [r7, #0]
 800d928:	69db      	ldr	r3, [r3, #28]
 800d92a:	021b      	lsls	r3, r3, #8
 800d92c:	4313      	orrs	r3, r2
 800d92e:	693a      	ldr	r2, [r7, #16]
 800d930:	4313      	orrs	r3, r2
 800d932:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d934:	683b      	ldr	r3, [r7, #0]
 800d936:	691b      	ldr	r3, [r3, #16]
 800d938:	011a      	lsls	r2, r3, #4
 800d93a:	683b      	ldr	r3, [r7, #0]
 800d93c:	6a1b      	ldr	r3, [r3, #32]
 800d93e:	031b      	lsls	r3, r3, #12
 800d940:	4313      	orrs	r3, r2
 800d942:	693a      	ldr	r2, [r7, #16]
 800d944:	4313      	orrs	r3, r2
 800d946:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800d94e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800d956:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d958:	683b      	ldr	r3, [r7, #0]
 800d95a:	685a      	ldr	r2, [r3, #4]
 800d95c:	683b      	ldr	r3, [r7, #0]
 800d95e:	695b      	ldr	r3, [r3, #20]
 800d960:	011b      	lsls	r3, r3, #4
 800d962:	4313      	orrs	r3, r2
 800d964:	68fa      	ldr	r2, [r7, #12]
 800d966:	4313      	orrs	r3, r2
 800d968:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	697a      	ldr	r2, [r7, #20]
 800d970:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	693a      	ldr	r2, [r7, #16]
 800d978:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	68fa      	ldr	r2, [r7, #12]
 800d980:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	2201      	movs	r2, #1
 800d986:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	2201      	movs	r2, #1
 800d98e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	2201      	movs	r2, #1
 800d996:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	2201      	movs	r2, #1
 800d99e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	2201      	movs	r2, #1
 800d9a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	2201      	movs	r2, #1
 800d9ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d9b2:	2300      	movs	r3, #0
}
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	3718      	adds	r7, #24
 800d9b8:	46bd      	mov	sp, r7
 800d9ba:	bd80      	pop	{r7, pc}

0800d9bc <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b084      	sub	sp, #16
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	6078      	str	r0, [r7, #4]
 800d9c4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d9cc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800d9d4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d9dc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d9e4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800d9e6:	683b      	ldr	r3, [r7, #0]
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d110      	bne.n	800da0e <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d9ec:	7bfb      	ldrb	r3, [r7, #15]
 800d9ee:	2b01      	cmp	r3, #1
 800d9f0:	d102      	bne.n	800d9f8 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800d9f2:	7b7b      	ldrb	r3, [r7, #13]
 800d9f4:	2b01      	cmp	r3, #1
 800d9f6:	d001      	beq.n	800d9fc <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800d9f8:	2301      	movs	r3, #1
 800d9fa:	e089      	b.n	800db10 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	2202      	movs	r2, #2
 800da00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	2202      	movs	r2, #2
 800da08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800da0c:	e031      	b.n	800da72 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800da0e:	683b      	ldr	r3, [r7, #0]
 800da10:	2b04      	cmp	r3, #4
 800da12:	d110      	bne.n	800da36 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800da14:	7bbb      	ldrb	r3, [r7, #14]
 800da16:	2b01      	cmp	r3, #1
 800da18:	d102      	bne.n	800da20 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800da1a:	7b3b      	ldrb	r3, [r7, #12]
 800da1c:	2b01      	cmp	r3, #1
 800da1e:	d001      	beq.n	800da24 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800da20:	2301      	movs	r3, #1
 800da22:	e075      	b.n	800db10 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	2202      	movs	r2, #2
 800da28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	2202      	movs	r2, #2
 800da30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800da34:	e01d      	b.n	800da72 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800da36:	7bfb      	ldrb	r3, [r7, #15]
 800da38:	2b01      	cmp	r3, #1
 800da3a:	d108      	bne.n	800da4e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800da3c:	7bbb      	ldrb	r3, [r7, #14]
 800da3e:	2b01      	cmp	r3, #1
 800da40:	d105      	bne.n	800da4e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800da42:	7b7b      	ldrb	r3, [r7, #13]
 800da44:	2b01      	cmp	r3, #1
 800da46:	d102      	bne.n	800da4e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800da48:	7b3b      	ldrb	r3, [r7, #12]
 800da4a:	2b01      	cmp	r3, #1
 800da4c:	d001      	beq.n	800da52 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800da4e:	2301      	movs	r3, #1
 800da50:	e05e      	b.n	800db10 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	2202      	movs	r2, #2
 800da56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	2202      	movs	r2, #2
 800da5e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	2202      	movs	r2, #2
 800da66:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	2202      	movs	r2, #2
 800da6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800da72:	683b      	ldr	r3, [r7, #0]
 800da74:	2b00      	cmp	r3, #0
 800da76:	d003      	beq.n	800da80 <HAL_TIM_Encoder_Start_IT+0xc4>
 800da78:	683b      	ldr	r3, [r7, #0]
 800da7a:	2b04      	cmp	r3, #4
 800da7c:	d010      	beq.n	800daa0 <HAL_TIM_Encoder_Start_IT+0xe4>
 800da7e:	e01f      	b.n	800dac0 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	2201      	movs	r2, #1
 800da86:	2100      	movs	r1, #0
 800da88:	4618      	mov	r0, r3
 800da8a:	f000 fe4f 	bl	800e72c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	68da      	ldr	r2, [r3, #12]
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	f042 0202 	orr.w	r2, r2, #2
 800da9c:	60da      	str	r2, [r3, #12]
      break;
 800da9e:	e02e      	b.n	800dafe <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	2201      	movs	r2, #1
 800daa6:	2104      	movs	r1, #4
 800daa8:	4618      	mov	r0, r3
 800daaa:	f000 fe3f 	bl	800e72c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	68da      	ldr	r2, [r3, #12]
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	f042 0204 	orr.w	r2, r2, #4
 800dabc:	60da      	str	r2, [r3, #12]
      break;
 800dabe:	e01e      	b.n	800dafe <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	2201      	movs	r2, #1
 800dac6:	2100      	movs	r1, #0
 800dac8:	4618      	mov	r0, r3
 800daca:	f000 fe2f 	bl	800e72c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	2201      	movs	r2, #1
 800dad4:	2104      	movs	r1, #4
 800dad6:	4618      	mov	r0, r3
 800dad8:	f000 fe28 	bl	800e72c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	68da      	ldr	r2, [r3, #12]
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	f042 0202 	orr.w	r2, r2, #2
 800daea:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	68da      	ldr	r2, [r3, #12]
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	f042 0204 	orr.w	r2, r2, #4
 800dafa:	60da      	str	r2, [r3, #12]
      break;
 800dafc:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	681a      	ldr	r2, [r3, #0]
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	f042 0201 	orr.w	r2, r2, #1
 800db0c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800db0e:	2300      	movs	r3, #0
}
 800db10:	4618      	mov	r0, r3
 800db12:	3710      	adds	r7, #16
 800db14:	46bd      	mov	sp, r7
 800db16:	bd80      	pop	{r7, pc}

0800db18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800db18:	b580      	push	{r7, lr}
 800db1a:	b084      	sub	sp, #16
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	68db      	ldr	r3, [r3, #12]
 800db26:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	691b      	ldr	r3, [r3, #16]
 800db2e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800db30:	68bb      	ldr	r3, [r7, #8]
 800db32:	f003 0302 	and.w	r3, r3, #2
 800db36:	2b00      	cmp	r3, #0
 800db38:	d020      	beq.n	800db7c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	f003 0302 	and.w	r3, r3, #2
 800db40:	2b00      	cmp	r3, #0
 800db42:	d01b      	beq.n	800db7c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	f06f 0202 	mvn.w	r2, #2
 800db4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	2201      	movs	r2, #1
 800db52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	699b      	ldr	r3, [r3, #24]
 800db5a:	f003 0303 	and.w	r3, r3, #3
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d003      	beq.n	800db6a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800db62:	6878      	ldr	r0, [r7, #4]
 800db64:	f7f5 f9ee 	bl	8002f44 <HAL_TIM_IC_CaptureCallback>
 800db68:	e005      	b.n	800db76 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800db6a:	6878      	ldr	r0, [r7, #4]
 800db6c:	f000 fa38 	bl	800dfe0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800db70:	6878      	ldr	r0, [r7, #4]
 800db72:	f7f5 f9f9 	bl	8002f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	2200      	movs	r2, #0
 800db7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800db7c:	68bb      	ldr	r3, [r7, #8]
 800db7e:	f003 0304 	and.w	r3, r3, #4
 800db82:	2b00      	cmp	r3, #0
 800db84:	d020      	beq.n	800dbc8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	f003 0304 	and.w	r3, r3, #4
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d01b      	beq.n	800dbc8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	f06f 0204 	mvn.w	r2, #4
 800db98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	2202      	movs	r2, #2
 800db9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	699b      	ldr	r3, [r3, #24]
 800dba6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d003      	beq.n	800dbb6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dbae:	6878      	ldr	r0, [r7, #4]
 800dbb0:	f7f5 f9c8 	bl	8002f44 <HAL_TIM_IC_CaptureCallback>
 800dbb4:	e005      	b.n	800dbc2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dbb6:	6878      	ldr	r0, [r7, #4]
 800dbb8:	f000 fa12 	bl	800dfe0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dbbc:	6878      	ldr	r0, [r7, #4]
 800dbbe:	f7f5 f9d3 	bl	8002f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	2200      	movs	r2, #0
 800dbc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800dbc8:	68bb      	ldr	r3, [r7, #8]
 800dbca:	f003 0308 	and.w	r3, r3, #8
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d020      	beq.n	800dc14 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	f003 0308 	and.w	r3, r3, #8
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d01b      	beq.n	800dc14 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	f06f 0208 	mvn.w	r2, #8
 800dbe4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	2204      	movs	r2, #4
 800dbea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	69db      	ldr	r3, [r3, #28]
 800dbf2:	f003 0303 	and.w	r3, r3, #3
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d003      	beq.n	800dc02 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dbfa:	6878      	ldr	r0, [r7, #4]
 800dbfc:	f7f5 f9a2 	bl	8002f44 <HAL_TIM_IC_CaptureCallback>
 800dc00:	e005      	b.n	800dc0e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc02:	6878      	ldr	r0, [r7, #4]
 800dc04:	f000 f9ec 	bl	800dfe0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc08:	6878      	ldr	r0, [r7, #4]
 800dc0a:	f7f5 f9ad 	bl	8002f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	2200      	movs	r2, #0
 800dc12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800dc14:	68bb      	ldr	r3, [r7, #8]
 800dc16:	f003 0310 	and.w	r3, r3, #16
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d020      	beq.n	800dc60 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	f003 0310 	and.w	r3, r3, #16
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d01b      	beq.n	800dc60 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	f06f 0210 	mvn.w	r2, #16
 800dc30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	2208      	movs	r2, #8
 800dc36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	69db      	ldr	r3, [r3, #28]
 800dc3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d003      	beq.n	800dc4e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dc46:	6878      	ldr	r0, [r7, #4]
 800dc48:	f7f5 f97c 	bl	8002f44 <HAL_TIM_IC_CaptureCallback>
 800dc4c:	e005      	b.n	800dc5a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc4e:	6878      	ldr	r0, [r7, #4]
 800dc50:	f000 f9c6 	bl	800dfe0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc54:	6878      	ldr	r0, [r7, #4]
 800dc56:	f7f5 f987 	bl	8002f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	2200      	movs	r2, #0
 800dc5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800dc60:	68bb      	ldr	r3, [r7, #8]
 800dc62:	f003 0301 	and.w	r3, r3, #1
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d00c      	beq.n	800dc84 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	f003 0301 	and.w	r3, r3, #1
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d007      	beq.n	800dc84 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	f06f 0201 	mvn.w	r2, #1
 800dc7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800dc7e:	6878      	ldr	r0, [r7, #4]
 800dc80:	f7f5 f992 	bl	8002fa8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dc84:	68bb      	ldr	r3, [r7, #8]
 800dc86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d104      	bne.n	800dc98 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800dc8e:	68bb      	ldr	r3, [r7, #8]
 800dc90:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d00c      	beq.n	800dcb2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d007      	beq.n	800dcb2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 800dcaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dcac:	6878      	ldr	r0, [r7, #4]
 800dcae:	f000 ff83 	bl	800ebb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800dcb2:	68bb      	ldr	r3, [r7, #8]
 800dcb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d00c      	beq.n	800dcd6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d007      	beq.n	800dcd6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800dcce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800dcd0:	6878      	ldr	r0, [r7, #4]
 800dcd2:	f000 ff7b 	bl	800ebcc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800dcd6:	68bb      	ldr	r3, [r7, #8]
 800dcd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d00c      	beq.n	800dcfa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d007      	beq.n	800dcfa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800dcf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800dcf4:	6878      	ldr	r0, [r7, #4]
 800dcf6:	f000 f97d 	bl	800dff4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800dcfa:	68bb      	ldr	r3, [r7, #8]
 800dcfc:	f003 0320 	and.w	r3, r3, #32
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d00c      	beq.n	800dd1e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	f003 0320 	and.w	r3, r3, #32
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d007      	beq.n	800dd1e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	f06f 0220 	mvn.w	r2, #32
 800dd16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800dd18:	6878      	ldr	r0, [r7, #4]
 800dd1a:	f000 ff43 	bl	800eba4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800dd1e:	68bb      	ldr	r3, [r7, #8]
 800dd20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d00c      	beq.n	800dd42 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d007      	beq.n	800dd42 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800dd3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800dd3c:	6878      	ldr	r0, [r7, #4]
 800dd3e:	f000 ff4f 	bl	800ebe0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800dd42:	68bb      	ldr	r3, [r7, #8]
 800dd44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d00c      	beq.n	800dd66 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d007      	beq.n	800dd66 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800dd5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800dd60:	6878      	ldr	r0, [r7, #4]
 800dd62:	f000 ff47 	bl	800ebf4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800dd66:	68bb      	ldr	r3, [r7, #8]
 800dd68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d00c      	beq.n	800dd8a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d007      	beq.n	800dd8a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800dd82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800dd84:	6878      	ldr	r0, [r7, #4]
 800dd86:	f000 ff3f 	bl	800ec08 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800dd8a:	68bb      	ldr	r3, [r7, #8]
 800dd8c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d00c      	beq.n	800ddae <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d007      	beq.n	800ddae <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	681b      	ldr	r3, [r3, #0]
 800dda2:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800dda6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800dda8:	6878      	ldr	r0, [r7, #4]
 800ddaa:	f000 ff37 	bl	800ec1c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ddae:	bf00      	nop
 800ddb0:	3710      	adds	r7, #16
 800ddb2:	46bd      	mov	sp, r7
 800ddb4:	bd80      	pop	{r7, pc}
	...

0800ddb8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ddb8:	b580      	push	{r7, lr}
 800ddba:	b086      	sub	sp, #24
 800ddbc:	af00      	add	r7, sp, #0
 800ddbe:	60f8      	str	r0, [r7, #12]
 800ddc0:	60b9      	str	r1, [r7, #8]
 800ddc2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ddc4:	2300      	movs	r3, #0
 800ddc6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ddce:	2b01      	cmp	r3, #1
 800ddd0:	d101      	bne.n	800ddd6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ddd2:	2302      	movs	r3, #2
 800ddd4:	e0ff      	b.n	800dfd6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	2201      	movs	r2, #1
 800ddda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	2b14      	cmp	r3, #20
 800dde2:	f200 80f0 	bhi.w	800dfc6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800dde6:	a201      	add	r2, pc, #4	; (adr r2, 800ddec <HAL_TIM_PWM_ConfigChannel+0x34>)
 800dde8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddec:	0800de41 	.word	0x0800de41
 800ddf0:	0800dfc7 	.word	0x0800dfc7
 800ddf4:	0800dfc7 	.word	0x0800dfc7
 800ddf8:	0800dfc7 	.word	0x0800dfc7
 800ddfc:	0800de81 	.word	0x0800de81
 800de00:	0800dfc7 	.word	0x0800dfc7
 800de04:	0800dfc7 	.word	0x0800dfc7
 800de08:	0800dfc7 	.word	0x0800dfc7
 800de0c:	0800dec3 	.word	0x0800dec3
 800de10:	0800dfc7 	.word	0x0800dfc7
 800de14:	0800dfc7 	.word	0x0800dfc7
 800de18:	0800dfc7 	.word	0x0800dfc7
 800de1c:	0800df03 	.word	0x0800df03
 800de20:	0800dfc7 	.word	0x0800dfc7
 800de24:	0800dfc7 	.word	0x0800dfc7
 800de28:	0800dfc7 	.word	0x0800dfc7
 800de2c:	0800df45 	.word	0x0800df45
 800de30:	0800dfc7 	.word	0x0800dfc7
 800de34:	0800dfc7 	.word	0x0800dfc7
 800de38:	0800dfc7 	.word	0x0800dfc7
 800de3c:	0800df85 	.word	0x0800df85
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	68b9      	ldr	r1, [r7, #8]
 800de46:	4618      	mov	r0, r3
 800de48:	f000 f97a 	bl	800e140 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	699a      	ldr	r2, [r3, #24]
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	f042 0208 	orr.w	r2, r2, #8
 800de5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	699a      	ldr	r2, [r3, #24]
 800de62:	68fb      	ldr	r3, [r7, #12]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	f022 0204 	bic.w	r2, r2, #4
 800de6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	6999      	ldr	r1, [r3, #24]
 800de72:	68bb      	ldr	r3, [r7, #8]
 800de74:	691a      	ldr	r2, [r3, #16]
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	430a      	orrs	r2, r1
 800de7c:	619a      	str	r2, [r3, #24]
      break;
 800de7e:	e0a5      	b.n	800dfcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	68b9      	ldr	r1, [r7, #8]
 800de86:	4618      	mov	r0, r3
 800de88:	f000 f9ea 	bl	800e260 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	699a      	ldr	r2, [r3, #24]
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800de9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	699a      	ldr	r2, [r3, #24]
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800deaa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	6999      	ldr	r1, [r3, #24]
 800deb2:	68bb      	ldr	r3, [r7, #8]
 800deb4:	691b      	ldr	r3, [r3, #16]
 800deb6:	021a      	lsls	r2, r3, #8
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	430a      	orrs	r2, r1
 800debe:	619a      	str	r2, [r3, #24]
      break;
 800dec0:	e084      	b.n	800dfcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	68b9      	ldr	r1, [r7, #8]
 800dec8:	4618      	mov	r0, r3
 800deca:	f000 fa53 	bl	800e374 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	69da      	ldr	r2, [r3, #28]
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	f042 0208 	orr.w	r2, r2, #8
 800dedc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	69da      	ldr	r2, [r3, #28]
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	f022 0204 	bic.w	r2, r2, #4
 800deec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	69d9      	ldr	r1, [r3, #28]
 800def4:	68bb      	ldr	r3, [r7, #8]
 800def6:	691a      	ldr	r2, [r3, #16]
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	430a      	orrs	r2, r1
 800defe:	61da      	str	r2, [r3, #28]
      break;
 800df00:	e064      	b.n	800dfcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	68b9      	ldr	r1, [r7, #8]
 800df08:	4618      	mov	r0, r3
 800df0a:	f000 fabb 	bl	800e484 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	69da      	ldr	r2, [r3, #28]
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800df1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	69da      	ldr	r2, [r3, #28]
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800df2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	69d9      	ldr	r1, [r3, #28]
 800df34:	68bb      	ldr	r3, [r7, #8]
 800df36:	691b      	ldr	r3, [r3, #16]
 800df38:	021a      	lsls	r2, r3, #8
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	430a      	orrs	r2, r1
 800df40:	61da      	str	r2, [r3, #28]
      break;
 800df42:	e043      	b.n	800dfcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	68b9      	ldr	r1, [r7, #8]
 800df4a:	4618      	mov	r0, r3
 800df4c:	f000 fb24 	bl	800e598 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	f042 0208 	orr.w	r2, r2, #8
 800df5e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	f022 0204 	bic.w	r2, r2, #4
 800df6e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800df76:	68bb      	ldr	r3, [r7, #8]
 800df78:	691a      	ldr	r2, [r3, #16]
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	430a      	orrs	r2, r1
 800df80:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800df82:	e023      	b.n	800dfcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	68b9      	ldr	r1, [r7, #8]
 800df8a:	4618      	mov	r0, r3
 800df8c:	f000 fb68 	bl	800e660 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800df96:	68fb      	ldr	r3, [r7, #12]
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800df9e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800dfae:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800dfb6:	68bb      	ldr	r3, [r7, #8]
 800dfb8:	691b      	ldr	r3, [r3, #16]
 800dfba:	021a      	lsls	r2, r3, #8
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	430a      	orrs	r2, r1
 800dfc2:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800dfc4:	e002      	b.n	800dfcc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800dfc6:	2301      	movs	r3, #1
 800dfc8:	75fb      	strb	r3, [r7, #23]
      break;
 800dfca:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	2200      	movs	r2, #0
 800dfd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800dfd4:	7dfb      	ldrb	r3, [r7, #23]
}
 800dfd6:	4618      	mov	r0, r3
 800dfd8:	3718      	adds	r7, #24
 800dfda:	46bd      	mov	sp, r7
 800dfdc:	bd80      	pop	{r7, pc}
 800dfde:	bf00      	nop

0800dfe0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800dfe0:	b480      	push	{r7}
 800dfe2:	b083      	sub	sp, #12
 800dfe4:	af00      	add	r7, sp, #0
 800dfe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800dfe8:	bf00      	nop
 800dfea:	370c      	adds	r7, #12
 800dfec:	46bd      	mov	sp, r7
 800dfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff2:	4770      	bx	lr

0800dff4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800dff4:	b480      	push	{r7}
 800dff6:	b083      	sub	sp, #12
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800dffc:	bf00      	nop
 800dffe:	370c      	adds	r7, #12
 800e000:	46bd      	mov	sp, r7
 800e002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e006:	4770      	bx	lr

0800e008 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e008:	b480      	push	{r7}
 800e00a:	b085      	sub	sp, #20
 800e00c:	af00      	add	r7, sp, #0
 800e00e:	6078      	str	r0, [r7, #4]
 800e010:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	4a42      	ldr	r2, [pc, #264]	; (800e124 <TIM_Base_SetConfig+0x11c>)
 800e01c:	4293      	cmp	r3, r2
 800e01e:	d00f      	beq.n	800e040 <TIM_Base_SetConfig+0x38>
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e026:	d00b      	beq.n	800e040 <TIM_Base_SetConfig+0x38>
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	4a3f      	ldr	r2, [pc, #252]	; (800e128 <TIM_Base_SetConfig+0x120>)
 800e02c:	4293      	cmp	r3, r2
 800e02e:	d007      	beq.n	800e040 <TIM_Base_SetConfig+0x38>
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	4a3e      	ldr	r2, [pc, #248]	; (800e12c <TIM_Base_SetConfig+0x124>)
 800e034:	4293      	cmp	r3, r2
 800e036:	d003      	beq.n	800e040 <TIM_Base_SetConfig+0x38>
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	4a3d      	ldr	r2, [pc, #244]	; (800e130 <TIM_Base_SetConfig+0x128>)
 800e03c:	4293      	cmp	r3, r2
 800e03e:	d108      	bne.n	800e052 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e046:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e048:	683b      	ldr	r3, [r7, #0]
 800e04a:	685b      	ldr	r3, [r3, #4]
 800e04c:	68fa      	ldr	r2, [r7, #12]
 800e04e:	4313      	orrs	r3, r2
 800e050:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	4a33      	ldr	r2, [pc, #204]	; (800e124 <TIM_Base_SetConfig+0x11c>)
 800e056:	4293      	cmp	r3, r2
 800e058:	d01b      	beq.n	800e092 <TIM_Base_SetConfig+0x8a>
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e060:	d017      	beq.n	800e092 <TIM_Base_SetConfig+0x8a>
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	4a30      	ldr	r2, [pc, #192]	; (800e128 <TIM_Base_SetConfig+0x120>)
 800e066:	4293      	cmp	r3, r2
 800e068:	d013      	beq.n	800e092 <TIM_Base_SetConfig+0x8a>
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	4a2f      	ldr	r2, [pc, #188]	; (800e12c <TIM_Base_SetConfig+0x124>)
 800e06e:	4293      	cmp	r3, r2
 800e070:	d00f      	beq.n	800e092 <TIM_Base_SetConfig+0x8a>
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	4a2e      	ldr	r2, [pc, #184]	; (800e130 <TIM_Base_SetConfig+0x128>)
 800e076:	4293      	cmp	r3, r2
 800e078:	d00b      	beq.n	800e092 <TIM_Base_SetConfig+0x8a>
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	4a2d      	ldr	r2, [pc, #180]	; (800e134 <TIM_Base_SetConfig+0x12c>)
 800e07e:	4293      	cmp	r3, r2
 800e080:	d007      	beq.n	800e092 <TIM_Base_SetConfig+0x8a>
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	4a2c      	ldr	r2, [pc, #176]	; (800e138 <TIM_Base_SetConfig+0x130>)
 800e086:	4293      	cmp	r3, r2
 800e088:	d003      	beq.n	800e092 <TIM_Base_SetConfig+0x8a>
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	4a2b      	ldr	r2, [pc, #172]	; (800e13c <TIM_Base_SetConfig+0x134>)
 800e08e:	4293      	cmp	r3, r2
 800e090:	d108      	bne.n	800e0a4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e098:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e09a:	683b      	ldr	r3, [r7, #0]
 800e09c:	68db      	ldr	r3, [r3, #12]
 800e09e:	68fa      	ldr	r2, [r7, #12]
 800e0a0:	4313      	orrs	r3, r2
 800e0a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e0aa:	683b      	ldr	r3, [r7, #0]
 800e0ac:	695b      	ldr	r3, [r3, #20]
 800e0ae:	4313      	orrs	r3, r2
 800e0b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	68fa      	ldr	r2, [r7, #12]
 800e0b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e0b8:	683b      	ldr	r3, [r7, #0]
 800e0ba:	689a      	ldr	r2, [r3, #8]
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e0c0:	683b      	ldr	r3, [r7, #0]
 800e0c2:	681a      	ldr	r2, [r3, #0]
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	4a16      	ldr	r2, [pc, #88]	; (800e124 <TIM_Base_SetConfig+0x11c>)
 800e0cc:	4293      	cmp	r3, r2
 800e0ce:	d00f      	beq.n	800e0f0 <TIM_Base_SetConfig+0xe8>
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	4a17      	ldr	r2, [pc, #92]	; (800e130 <TIM_Base_SetConfig+0x128>)
 800e0d4:	4293      	cmp	r3, r2
 800e0d6:	d00b      	beq.n	800e0f0 <TIM_Base_SetConfig+0xe8>
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	4a16      	ldr	r2, [pc, #88]	; (800e134 <TIM_Base_SetConfig+0x12c>)
 800e0dc:	4293      	cmp	r3, r2
 800e0de:	d007      	beq.n	800e0f0 <TIM_Base_SetConfig+0xe8>
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	4a15      	ldr	r2, [pc, #84]	; (800e138 <TIM_Base_SetConfig+0x130>)
 800e0e4:	4293      	cmp	r3, r2
 800e0e6:	d003      	beq.n	800e0f0 <TIM_Base_SetConfig+0xe8>
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	4a14      	ldr	r2, [pc, #80]	; (800e13c <TIM_Base_SetConfig+0x134>)
 800e0ec:	4293      	cmp	r3, r2
 800e0ee:	d103      	bne.n	800e0f8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e0f0:	683b      	ldr	r3, [r7, #0]
 800e0f2:	691a      	ldr	r2, [r3, #16]
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	2201      	movs	r2, #1
 800e0fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	691b      	ldr	r3, [r3, #16]
 800e102:	f003 0301 	and.w	r3, r3, #1
 800e106:	2b01      	cmp	r3, #1
 800e108:	d105      	bne.n	800e116 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	691b      	ldr	r3, [r3, #16]
 800e10e:	f023 0201 	bic.w	r2, r3, #1
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	611a      	str	r2, [r3, #16]
  }
}
 800e116:	bf00      	nop
 800e118:	3714      	adds	r7, #20
 800e11a:	46bd      	mov	sp, r7
 800e11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e120:	4770      	bx	lr
 800e122:	bf00      	nop
 800e124:	40012c00 	.word	0x40012c00
 800e128:	40000400 	.word	0x40000400
 800e12c:	40000800 	.word	0x40000800
 800e130:	40013400 	.word	0x40013400
 800e134:	40014000 	.word	0x40014000
 800e138:	40014400 	.word	0x40014400
 800e13c:	40014800 	.word	0x40014800

0800e140 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e140:	b480      	push	{r7}
 800e142:	b087      	sub	sp, #28
 800e144:	af00      	add	r7, sp, #0
 800e146:	6078      	str	r0, [r7, #4]
 800e148:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	6a1b      	ldr	r3, [r3, #32]
 800e14e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	6a1b      	ldr	r3, [r3, #32]
 800e154:	f023 0201 	bic.w	r2, r3, #1
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	685b      	ldr	r3, [r3, #4]
 800e160:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	699b      	ldr	r3, [r3, #24]
 800e166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e16e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e172:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	f023 0303 	bic.w	r3, r3, #3
 800e17a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e17c:	683b      	ldr	r3, [r7, #0]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	68fa      	ldr	r2, [r7, #12]
 800e182:	4313      	orrs	r3, r2
 800e184:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e186:	697b      	ldr	r3, [r7, #20]
 800e188:	f023 0302 	bic.w	r3, r3, #2
 800e18c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e18e:	683b      	ldr	r3, [r7, #0]
 800e190:	689b      	ldr	r3, [r3, #8]
 800e192:	697a      	ldr	r2, [r7, #20]
 800e194:	4313      	orrs	r3, r2
 800e196:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	4a2c      	ldr	r2, [pc, #176]	; (800e24c <TIM_OC1_SetConfig+0x10c>)
 800e19c:	4293      	cmp	r3, r2
 800e19e:	d00f      	beq.n	800e1c0 <TIM_OC1_SetConfig+0x80>
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	4a2b      	ldr	r2, [pc, #172]	; (800e250 <TIM_OC1_SetConfig+0x110>)
 800e1a4:	4293      	cmp	r3, r2
 800e1a6:	d00b      	beq.n	800e1c0 <TIM_OC1_SetConfig+0x80>
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	4a2a      	ldr	r2, [pc, #168]	; (800e254 <TIM_OC1_SetConfig+0x114>)
 800e1ac:	4293      	cmp	r3, r2
 800e1ae:	d007      	beq.n	800e1c0 <TIM_OC1_SetConfig+0x80>
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	4a29      	ldr	r2, [pc, #164]	; (800e258 <TIM_OC1_SetConfig+0x118>)
 800e1b4:	4293      	cmp	r3, r2
 800e1b6:	d003      	beq.n	800e1c0 <TIM_OC1_SetConfig+0x80>
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	4a28      	ldr	r2, [pc, #160]	; (800e25c <TIM_OC1_SetConfig+0x11c>)
 800e1bc:	4293      	cmp	r3, r2
 800e1be:	d10c      	bne.n	800e1da <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e1c0:	697b      	ldr	r3, [r7, #20]
 800e1c2:	f023 0308 	bic.w	r3, r3, #8
 800e1c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e1c8:	683b      	ldr	r3, [r7, #0]
 800e1ca:	68db      	ldr	r3, [r3, #12]
 800e1cc:	697a      	ldr	r2, [r7, #20]
 800e1ce:	4313      	orrs	r3, r2
 800e1d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e1d2:	697b      	ldr	r3, [r7, #20]
 800e1d4:	f023 0304 	bic.w	r3, r3, #4
 800e1d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	4a1b      	ldr	r2, [pc, #108]	; (800e24c <TIM_OC1_SetConfig+0x10c>)
 800e1de:	4293      	cmp	r3, r2
 800e1e0:	d00f      	beq.n	800e202 <TIM_OC1_SetConfig+0xc2>
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	4a1a      	ldr	r2, [pc, #104]	; (800e250 <TIM_OC1_SetConfig+0x110>)
 800e1e6:	4293      	cmp	r3, r2
 800e1e8:	d00b      	beq.n	800e202 <TIM_OC1_SetConfig+0xc2>
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	4a19      	ldr	r2, [pc, #100]	; (800e254 <TIM_OC1_SetConfig+0x114>)
 800e1ee:	4293      	cmp	r3, r2
 800e1f0:	d007      	beq.n	800e202 <TIM_OC1_SetConfig+0xc2>
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	4a18      	ldr	r2, [pc, #96]	; (800e258 <TIM_OC1_SetConfig+0x118>)
 800e1f6:	4293      	cmp	r3, r2
 800e1f8:	d003      	beq.n	800e202 <TIM_OC1_SetConfig+0xc2>
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	4a17      	ldr	r2, [pc, #92]	; (800e25c <TIM_OC1_SetConfig+0x11c>)
 800e1fe:	4293      	cmp	r3, r2
 800e200:	d111      	bne.n	800e226 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e202:	693b      	ldr	r3, [r7, #16]
 800e204:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e208:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e20a:	693b      	ldr	r3, [r7, #16]
 800e20c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e210:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e212:	683b      	ldr	r3, [r7, #0]
 800e214:	695b      	ldr	r3, [r3, #20]
 800e216:	693a      	ldr	r2, [r7, #16]
 800e218:	4313      	orrs	r3, r2
 800e21a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e21c:	683b      	ldr	r3, [r7, #0]
 800e21e:	699b      	ldr	r3, [r3, #24]
 800e220:	693a      	ldr	r2, [r7, #16]
 800e222:	4313      	orrs	r3, r2
 800e224:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	693a      	ldr	r2, [r7, #16]
 800e22a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	68fa      	ldr	r2, [r7, #12]
 800e230:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e232:	683b      	ldr	r3, [r7, #0]
 800e234:	685a      	ldr	r2, [r3, #4]
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	697a      	ldr	r2, [r7, #20]
 800e23e:	621a      	str	r2, [r3, #32]
}
 800e240:	bf00      	nop
 800e242:	371c      	adds	r7, #28
 800e244:	46bd      	mov	sp, r7
 800e246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e24a:	4770      	bx	lr
 800e24c:	40012c00 	.word	0x40012c00
 800e250:	40013400 	.word	0x40013400
 800e254:	40014000 	.word	0x40014000
 800e258:	40014400 	.word	0x40014400
 800e25c:	40014800 	.word	0x40014800

0800e260 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e260:	b480      	push	{r7}
 800e262:	b087      	sub	sp, #28
 800e264:	af00      	add	r7, sp, #0
 800e266:	6078      	str	r0, [r7, #4]
 800e268:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	6a1b      	ldr	r3, [r3, #32]
 800e26e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	6a1b      	ldr	r3, [r3, #32]
 800e274:	f023 0210 	bic.w	r2, r3, #16
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	685b      	ldr	r3, [r3, #4]
 800e280:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	699b      	ldr	r3, [r3, #24]
 800e286:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e28e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e292:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e29a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e29c:	683b      	ldr	r3, [r7, #0]
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	021b      	lsls	r3, r3, #8
 800e2a2:	68fa      	ldr	r2, [r7, #12]
 800e2a4:	4313      	orrs	r3, r2
 800e2a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e2a8:	697b      	ldr	r3, [r7, #20]
 800e2aa:	f023 0320 	bic.w	r3, r3, #32
 800e2ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e2b0:	683b      	ldr	r3, [r7, #0]
 800e2b2:	689b      	ldr	r3, [r3, #8]
 800e2b4:	011b      	lsls	r3, r3, #4
 800e2b6:	697a      	ldr	r2, [r7, #20]
 800e2b8:	4313      	orrs	r3, r2
 800e2ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	4a28      	ldr	r2, [pc, #160]	; (800e360 <TIM_OC2_SetConfig+0x100>)
 800e2c0:	4293      	cmp	r3, r2
 800e2c2:	d003      	beq.n	800e2cc <TIM_OC2_SetConfig+0x6c>
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	4a27      	ldr	r2, [pc, #156]	; (800e364 <TIM_OC2_SetConfig+0x104>)
 800e2c8:	4293      	cmp	r3, r2
 800e2ca:	d10d      	bne.n	800e2e8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e2cc:	697b      	ldr	r3, [r7, #20]
 800e2ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e2d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e2d4:	683b      	ldr	r3, [r7, #0]
 800e2d6:	68db      	ldr	r3, [r3, #12]
 800e2d8:	011b      	lsls	r3, r3, #4
 800e2da:	697a      	ldr	r2, [r7, #20]
 800e2dc:	4313      	orrs	r3, r2
 800e2de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e2e0:	697b      	ldr	r3, [r7, #20]
 800e2e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e2e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	4a1d      	ldr	r2, [pc, #116]	; (800e360 <TIM_OC2_SetConfig+0x100>)
 800e2ec:	4293      	cmp	r3, r2
 800e2ee:	d00f      	beq.n	800e310 <TIM_OC2_SetConfig+0xb0>
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	4a1c      	ldr	r2, [pc, #112]	; (800e364 <TIM_OC2_SetConfig+0x104>)
 800e2f4:	4293      	cmp	r3, r2
 800e2f6:	d00b      	beq.n	800e310 <TIM_OC2_SetConfig+0xb0>
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	4a1b      	ldr	r2, [pc, #108]	; (800e368 <TIM_OC2_SetConfig+0x108>)
 800e2fc:	4293      	cmp	r3, r2
 800e2fe:	d007      	beq.n	800e310 <TIM_OC2_SetConfig+0xb0>
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	4a1a      	ldr	r2, [pc, #104]	; (800e36c <TIM_OC2_SetConfig+0x10c>)
 800e304:	4293      	cmp	r3, r2
 800e306:	d003      	beq.n	800e310 <TIM_OC2_SetConfig+0xb0>
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	4a19      	ldr	r2, [pc, #100]	; (800e370 <TIM_OC2_SetConfig+0x110>)
 800e30c:	4293      	cmp	r3, r2
 800e30e:	d113      	bne.n	800e338 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e310:	693b      	ldr	r3, [r7, #16]
 800e312:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e316:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e318:	693b      	ldr	r3, [r7, #16]
 800e31a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e31e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e320:	683b      	ldr	r3, [r7, #0]
 800e322:	695b      	ldr	r3, [r3, #20]
 800e324:	009b      	lsls	r3, r3, #2
 800e326:	693a      	ldr	r2, [r7, #16]
 800e328:	4313      	orrs	r3, r2
 800e32a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e32c:	683b      	ldr	r3, [r7, #0]
 800e32e:	699b      	ldr	r3, [r3, #24]
 800e330:	009b      	lsls	r3, r3, #2
 800e332:	693a      	ldr	r2, [r7, #16]
 800e334:	4313      	orrs	r3, r2
 800e336:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	693a      	ldr	r2, [r7, #16]
 800e33c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	68fa      	ldr	r2, [r7, #12]
 800e342:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e344:	683b      	ldr	r3, [r7, #0]
 800e346:	685a      	ldr	r2, [r3, #4]
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	697a      	ldr	r2, [r7, #20]
 800e350:	621a      	str	r2, [r3, #32]
}
 800e352:	bf00      	nop
 800e354:	371c      	adds	r7, #28
 800e356:	46bd      	mov	sp, r7
 800e358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e35c:	4770      	bx	lr
 800e35e:	bf00      	nop
 800e360:	40012c00 	.word	0x40012c00
 800e364:	40013400 	.word	0x40013400
 800e368:	40014000 	.word	0x40014000
 800e36c:	40014400 	.word	0x40014400
 800e370:	40014800 	.word	0x40014800

0800e374 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e374:	b480      	push	{r7}
 800e376:	b087      	sub	sp, #28
 800e378:	af00      	add	r7, sp, #0
 800e37a:	6078      	str	r0, [r7, #4]
 800e37c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	6a1b      	ldr	r3, [r3, #32]
 800e382:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	6a1b      	ldr	r3, [r3, #32]
 800e388:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	685b      	ldr	r3, [r3, #4]
 800e394:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	69db      	ldr	r3, [r3, #28]
 800e39a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e3a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e3a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	f023 0303 	bic.w	r3, r3, #3
 800e3ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e3b0:	683b      	ldr	r3, [r7, #0]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	68fa      	ldr	r2, [r7, #12]
 800e3b6:	4313      	orrs	r3, r2
 800e3b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e3ba:	697b      	ldr	r3, [r7, #20]
 800e3bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e3c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e3c2:	683b      	ldr	r3, [r7, #0]
 800e3c4:	689b      	ldr	r3, [r3, #8]
 800e3c6:	021b      	lsls	r3, r3, #8
 800e3c8:	697a      	ldr	r2, [r7, #20]
 800e3ca:	4313      	orrs	r3, r2
 800e3cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	4a27      	ldr	r2, [pc, #156]	; (800e470 <TIM_OC3_SetConfig+0xfc>)
 800e3d2:	4293      	cmp	r3, r2
 800e3d4:	d003      	beq.n	800e3de <TIM_OC3_SetConfig+0x6a>
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	4a26      	ldr	r2, [pc, #152]	; (800e474 <TIM_OC3_SetConfig+0x100>)
 800e3da:	4293      	cmp	r3, r2
 800e3dc:	d10d      	bne.n	800e3fa <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e3de:	697b      	ldr	r3, [r7, #20]
 800e3e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e3e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e3e6:	683b      	ldr	r3, [r7, #0]
 800e3e8:	68db      	ldr	r3, [r3, #12]
 800e3ea:	021b      	lsls	r3, r3, #8
 800e3ec:	697a      	ldr	r2, [r7, #20]
 800e3ee:	4313      	orrs	r3, r2
 800e3f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e3f2:	697b      	ldr	r3, [r7, #20]
 800e3f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e3f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	4a1c      	ldr	r2, [pc, #112]	; (800e470 <TIM_OC3_SetConfig+0xfc>)
 800e3fe:	4293      	cmp	r3, r2
 800e400:	d00f      	beq.n	800e422 <TIM_OC3_SetConfig+0xae>
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	4a1b      	ldr	r2, [pc, #108]	; (800e474 <TIM_OC3_SetConfig+0x100>)
 800e406:	4293      	cmp	r3, r2
 800e408:	d00b      	beq.n	800e422 <TIM_OC3_SetConfig+0xae>
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	4a1a      	ldr	r2, [pc, #104]	; (800e478 <TIM_OC3_SetConfig+0x104>)
 800e40e:	4293      	cmp	r3, r2
 800e410:	d007      	beq.n	800e422 <TIM_OC3_SetConfig+0xae>
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	4a19      	ldr	r2, [pc, #100]	; (800e47c <TIM_OC3_SetConfig+0x108>)
 800e416:	4293      	cmp	r3, r2
 800e418:	d003      	beq.n	800e422 <TIM_OC3_SetConfig+0xae>
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	4a18      	ldr	r2, [pc, #96]	; (800e480 <TIM_OC3_SetConfig+0x10c>)
 800e41e:	4293      	cmp	r3, r2
 800e420:	d113      	bne.n	800e44a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e422:	693b      	ldr	r3, [r7, #16]
 800e424:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e428:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e42a:	693b      	ldr	r3, [r7, #16]
 800e42c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e430:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e432:	683b      	ldr	r3, [r7, #0]
 800e434:	695b      	ldr	r3, [r3, #20]
 800e436:	011b      	lsls	r3, r3, #4
 800e438:	693a      	ldr	r2, [r7, #16]
 800e43a:	4313      	orrs	r3, r2
 800e43c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e43e:	683b      	ldr	r3, [r7, #0]
 800e440:	699b      	ldr	r3, [r3, #24]
 800e442:	011b      	lsls	r3, r3, #4
 800e444:	693a      	ldr	r2, [r7, #16]
 800e446:	4313      	orrs	r3, r2
 800e448:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	693a      	ldr	r2, [r7, #16]
 800e44e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	68fa      	ldr	r2, [r7, #12]
 800e454:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e456:	683b      	ldr	r3, [r7, #0]
 800e458:	685a      	ldr	r2, [r3, #4]
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	697a      	ldr	r2, [r7, #20]
 800e462:	621a      	str	r2, [r3, #32]
}
 800e464:	bf00      	nop
 800e466:	371c      	adds	r7, #28
 800e468:	46bd      	mov	sp, r7
 800e46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e46e:	4770      	bx	lr
 800e470:	40012c00 	.word	0x40012c00
 800e474:	40013400 	.word	0x40013400
 800e478:	40014000 	.word	0x40014000
 800e47c:	40014400 	.word	0x40014400
 800e480:	40014800 	.word	0x40014800

0800e484 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e484:	b480      	push	{r7}
 800e486:	b087      	sub	sp, #28
 800e488:	af00      	add	r7, sp, #0
 800e48a:	6078      	str	r0, [r7, #4]
 800e48c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	6a1b      	ldr	r3, [r3, #32]
 800e492:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	6a1b      	ldr	r3, [r3, #32]
 800e498:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	685b      	ldr	r3, [r3, #4]
 800e4a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	69db      	ldr	r3, [r3, #28]
 800e4aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e4b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e4b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e4be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e4c0:	683b      	ldr	r3, [r7, #0]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	021b      	lsls	r3, r3, #8
 800e4c6:	68fa      	ldr	r2, [r7, #12]
 800e4c8:	4313      	orrs	r3, r2
 800e4ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e4cc:	697b      	ldr	r3, [r7, #20]
 800e4ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e4d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e4d4:	683b      	ldr	r3, [r7, #0]
 800e4d6:	689b      	ldr	r3, [r3, #8]
 800e4d8:	031b      	lsls	r3, r3, #12
 800e4da:	697a      	ldr	r2, [r7, #20]
 800e4dc:	4313      	orrs	r3, r2
 800e4de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	4a28      	ldr	r2, [pc, #160]	; (800e584 <TIM_OC4_SetConfig+0x100>)
 800e4e4:	4293      	cmp	r3, r2
 800e4e6:	d003      	beq.n	800e4f0 <TIM_OC4_SetConfig+0x6c>
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	4a27      	ldr	r2, [pc, #156]	; (800e588 <TIM_OC4_SetConfig+0x104>)
 800e4ec:	4293      	cmp	r3, r2
 800e4ee:	d10d      	bne.n	800e50c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800e4f0:	697b      	ldr	r3, [r7, #20]
 800e4f2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800e4f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800e4f8:	683b      	ldr	r3, [r7, #0]
 800e4fa:	68db      	ldr	r3, [r3, #12]
 800e4fc:	031b      	lsls	r3, r3, #12
 800e4fe:	697a      	ldr	r2, [r7, #20]
 800e500:	4313      	orrs	r3, r2
 800e502:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800e504:	697b      	ldr	r3, [r7, #20]
 800e506:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e50a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	4a1d      	ldr	r2, [pc, #116]	; (800e584 <TIM_OC4_SetConfig+0x100>)
 800e510:	4293      	cmp	r3, r2
 800e512:	d00f      	beq.n	800e534 <TIM_OC4_SetConfig+0xb0>
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	4a1c      	ldr	r2, [pc, #112]	; (800e588 <TIM_OC4_SetConfig+0x104>)
 800e518:	4293      	cmp	r3, r2
 800e51a:	d00b      	beq.n	800e534 <TIM_OC4_SetConfig+0xb0>
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	4a1b      	ldr	r2, [pc, #108]	; (800e58c <TIM_OC4_SetConfig+0x108>)
 800e520:	4293      	cmp	r3, r2
 800e522:	d007      	beq.n	800e534 <TIM_OC4_SetConfig+0xb0>
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	4a1a      	ldr	r2, [pc, #104]	; (800e590 <TIM_OC4_SetConfig+0x10c>)
 800e528:	4293      	cmp	r3, r2
 800e52a:	d003      	beq.n	800e534 <TIM_OC4_SetConfig+0xb0>
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	4a19      	ldr	r2, [pc, #100]	; (800e594 <TIM_OC4_SetConfig+0x110>)
 800e530:	4293      	cmp	r3, r2
 800e532:	d113      	bne.n	800e55c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e534:	693b      	ldr	r3, [r7, #16]
 800e536:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e53a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800e53c:	693b      	ldr	r3, [r7, #16]
 800e53e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800e542:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e544:	683b      	ldr	r3, [r7, #0]
 800e546:	695b      	ldr	r3, [r3, #20]
 800e548:	019b      	lsls	r3, r3, #6
 800e54a:	693a      	ldr	r2, [r7, #16]
 800e54c:	4313      	orrs	r3, r2
 800e54e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800e550:	683b      	ldr	r3, [r7, #0]
 800e552:	699b      	ldr	r3, [r3, #24]
 800e554:	019b      	lsls	r3, r3, #6
 800e556:	693a      	ldr	r2, [r7, #16]
 800e558:	4313      	orrs	r3, r2
 800e55a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	693a      	ldr	r2, [r7, #16]
 800e560:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	68fa      	ldr	r2, [r7, #12]
 800e566:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e568:	683b      	ldr	r3, [r7, #0]
 800e56a:	685a      	ldr	r2, [r3, #4]
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	697a      	ldr	r2, [r7, #20]
 800e574:	621a      	str	r2, [r3, #32]
}
 800e576:	bf00      	nop
 800e578:	371c      	adds	r7, #28
 800e57a:	46bd      	mov	sp, r7
 800e57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e580:	4770      	bx	lr
 800e582:	bf00      	nop
 800e584:	40012c00 	.word	0x40012c00
 800e588:	40013400 	.word	0x40013400
 800e58c:	40014000 	.word	0x40014000
 800e590:	40014400 	.word	0x40014400
 800e594:	40014800 	.word	0x40014800

0800e598 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e598:	b480      	push	{r7}
 800e59a:	b087      	sub	sp, #28
 800e59c:	af00      	add	r7, sp, #0
 800e59e:	6078      	str	r0, [r7, #4]
 800e5a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	6a1b      	ldr	r3, [r3, #32]
 800e5a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	6a1b      	ldr	r3, [r3, #32]
 800e5ac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	685b      	ldr	r3, [r3, #4]
 800e5b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e5be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e5c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e5ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e5cc:	683b      	ldr	r3, [r7, #0]
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	68fa      	ldr	r2, [r7, #12]
 800e5d2:	4313      	orrs	r3, r2
 800e5d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e5d6:	693b      	ldr	r3, [r7, #16]
 800e5d8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800e5dc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e5de:	683b      	ldr	r3, [r7, #0]
 800e5e0:	689b      	ldr	r3, [r3, #8]
 800e5e2:	041b      	lsls	r3, r3, #16
 800e5e4:	693a      	ldr	r2, [r7, #16]
 800e5e6:	4313      	orrs	r3, r2
 800e5e8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	4a17      	ldr	r2, [pc, #92]	; (800e64c <TIM_OC5_SetConfig+0xb4>)
 800e5ee:	4293      	cmp	r3, r2
 800e5f0:	d00f      	beq.n	800e612 <TIM_OC5_SetConfig+0x7a>
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	4a16      	ldr	r2, [pc, #88]	; (800e650 <TIM_OC5_SetConfig+0xb8>)
 800e5f6:	4293      	cmp	r3, r2
 800e5f8:	d00b      	beq.n	800e612 <TIM_OC5_SetConfig+0x7a>
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	4a15      	ldr	r2, [pc, #84]	; (800e654 <TIM_OC5_SetConfig+0xbc>)
 800e5fe:	4293      	cmp	r3, r2
 800e600:	d007      	beq.n	800e612 <TIM_OC5_SetConfig+0x7a>
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	4a14      	ldr	r2, [pc, #80]	; (800e658 <TIM_OC5_SetConfig+0xc0>)
 800e606:	4293      	cmp	r3, r2
 800e608:	d003      	beq.n	800e612 <TIM_OC5_SetConfig+0x7a>
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	4a13      	ldr	r2, [pc, #76]	; (800e65c <TIM_OC5_SetConfig+0xc4>)
 800e60e:	4293      	cmp	r3, r2
 800e610:	d109      	bne.n	800e626 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e612:	697b      	ldr	r3, [r7, #20]
 800e614:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e618:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e61a:	683b      	ldr	r3, [r7, #0]
 800e61c:	695b      	ldr	r3, [r3, #20]
 800e61e:	021b      	lsls	r3, r3, #8
 800e620:	697a      	ldr	r2, [r7, #20]
 800e622:	4313      	orrs	r3, r2
 800e624:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	697a      	ldr	r2, [r7, #20]
 800e62a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	68fa      	ldr	r2, [r7, #12]
 800e630:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e632:	683b      	ldr	r3, [r7, #0]
 800e634:	685a      	ldr	r2, [r3, #4]
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	693a      	ldr	r2, [r7, #16]
 800e63e:	621a      	str	r2, [r3, #32]
}
 800e640:	bf00      	nop
 800e642:	371c      	adds	r7, #28
 800e644:	46bd      	mov	sp, r7
 800e646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e64a:	4770      	bx	lr
 800e64c:	40012c00 	.word	0x40012c00
 800e650:	40013400 	.word	0x40013400
 800e654:	40014000 	.word	0x40014000
 800e658:	40014400 	.word	0x40014400
 800e65c:	40014800 	.word	0x40014800

0800e660 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e660:	b480      	push	{r7}
 800e662:	b087      	sub	sp, #28
 800e664:	af00      	add	r7, sp, #0
 800e666:	6078      	str	r0, [r7, #4]
 800e668:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	6a1b      	ldr	r3, [r3, #32]
 800e66e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	6a1b      	ldr	r3, [r3, #32]
 800e674:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	685b      	ldr	r3, [r3, #4]
 800e680:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e686:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e68e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e692:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e694:	683b      	ldr	r3, [r7, #0]
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	021b      	lsls	r3, r3, #8
 800e69a:	68fa      	ldr	r2, [r7, #12]
 800e69c:	4313      	orrs	r3, r2
 800e69e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e6a0:	693b      	ldr	r3, [r7, #16]
 800e6a2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e6a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e6a8:	683b      	ldr	r3, [r7, #0]
 800e6aa:	689b      	ldr	r3, [r3, #8]
 800e6ac:	051b      	lsls	r3, r3, #20
 800e6ae:	693a      	ldr	r2, [r7, #16]
 800e6b0:	4313      	orrs	r3, r2
 800e6b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	4a18      	ldr	r2, [pc, #96]	; (800e718 <TIM_OC6_SetConfig+0xb8>)
 800e6b8:	4293      	cmp	r3, r2
 800e6ba:	d00f      	beq.n	800e6dc <TIM_OC6_SetConfig+0x7c>
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	4a17      	ldr	r2, [pc, #92]	; (800e71c <TIM_OC6_SetConfig+0xbc>)
 800e6c0:	4293      	cmp	r3, r2
 800e6c2:	d00b      	beq.n	800e6dc <TIM_OC6_SetConfig+0x7c>
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	4a16      	ldr	r2, [pc, #88]	; (800e720 <TIM_OC6_SetConfig+0xc0>)
 800e6c8:	4293      	cmp	r3, r2
 800e6ca:	d007      	beq.n	800e6dc <TIM_OC6_SetConfig+0x7c>
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	4a15      	ldr	r2, [pc, #84]	; (800e724 <TIM_OC6_SetConfig+0xc4>)
 800e6d0:	4293      	cmp	r3, r2
 800e6d2:	d003      	beq.n	800e6dc <TIM_OC6_SetConfig+0x7c>
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	4a14      	ldr	r2, [pc, #80]	; (800e728 <TIM_OC6_SetConfig+0xc8>)
 800e6d8:	4293      	cmp	r3, r2
 800e6da:	d109      	bne.n	800e6f0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e6dc:	697b      	ldr	r3, [r7, #20]
 800e6de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800e6e2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e6e4:	683b      	ldr	r3, [r7, #0]
 800e6e6:	695b      	ldr	r3, [r3, #20]
 800e6e8:	029b      	lsls	r3, r3, #10
 800e6ea:	697a      	ldr	r2, [r7, #20]
 800e6ec:	4313      	orrs	r3, r2
 800e6ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	697a      	ldr	r2, [r7, #20]
 800e6f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	68fa      	ldr	r2, [r7, #12]
 800e6fa:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e6fc:	683b      	ldr	r3, [r7, #0]
 800e6fe:	685a      	ldr	r2, [r3, #4]
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	693a      	ldr	r2, [r7, #16]
 800e708:	621a      	str	r2, [r3, #32]
}
 800e70a:	bf00      	nop
 800e70c:	371c      	adds	r7, #28
 800e70e:	46bd      	mov	sp, r7
 800e710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e714:	4770      	bx	lr
 800e716:	bf00      	nop
 800e718:	40012c00 	.word	0x40012c00
 800e71c:	40013400 	.word	0x40013400
 800e720:	40014000 	.word	0x40014000
 800e724:	40014400 	.word	0x40014400
 800e728:	40014800 	.word	0x40014800

0800e72c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e72c:	b480      	push	{r7}
 800e72e:	b087      	sub	sp, #28
 800e730:	af00      	add	r7, sp, #0
 800e732:	60f8      	str	r0, [r7, #12]
 800e734:	60b9      	str	r1, [r7, #8]
 800e736:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e738:	68bb      	ldr	r3, [r7, #8]
 800e73a:	f003 031f 	and.w	r3, r3, #31
 800e73e:	2201      	movs	r2, #1
 800e740:	fa02 f303 	lsl.w	r3, r2, r3
 800e744:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	6a1a      	ldr	r2, [r3, #32]
 800e74a:	697b      	ldr	r3, [r7, #20]
 800e74c:	43db      	mvns	r3, r3
 800e74e:	401a      	ands	r2, r3
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	6a1a      	ldr	r2, [r3, #32]
 800e758:	68bb      	ldr	r3, [r7, #8]
 800e75a:	f003 031f 	and.w	r3, r3, #31
 800e75e:	6879      	ldr	r1, [r7, #4]
 800e760:	fa01 f303 	lsl.w	r3, r1, r3
 800e764:	431a      	orrs	r2, r3
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	621a      	str	r2, [r3, #32]
}
 800e76a:	bf00      	nop
 800e76c:	371c      	adds	r7, #28
 800e76e:	46bd      	mov	sp, r7
 800e770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e774:	4770      	bx	lr
	...

0800e778 <HAL_TIMEx_PWMN_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e778:	b580      	push	{r7, lr}
 800e77a:	b084      	sub	sp, #16
 800e77c:	af00      	add	r7, sp, #0
 800e77e:	6078      	str	r0, [r7, #4]
 800e780:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e782:	2300      	movs	r3, #0
 800e784:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e786:	683b      	ldr	r3, [r7, #0]
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d109      	bne.n	800e7a0 <HAL_TIMEx_PWMN_Start_IT+0x28>
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e792:	b2db      	uxtb	r3, r3
 800e794:	2b01      	cmp	r3, #1
 800e796:	bf14      	ite	ne
 800e798:	2301      	movne	r3, #1
 800e79a:	2300      	moveq	r3, #0
 800e79c:	b2db      	uxtb	r3, r3
 800e79e:	e022      	b.n	800e7e6 <HAL_TIMEx_PWMN_Start_IT+0x6e>
 800e7a0:	683b      	ldr	r3, [r7, #0]
 800e7a2:	2b04      	cmp	r3, #4
 800e7a4:	d109      	bne.n	800e7ba <HAL_TIMEx_PWMN_Start_IT+0x42>
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e7ac:	b2db      	uxtb	r3, r3
 800e7ae:	2b01      	cmp	r3, #1
 800e7b0:	bf14      	ite	ne
 800e7b2:	2301      	movne	r3, #1
 800e7b4:	2300      	moveq	r3, #0
 800e7b6:	b2db      	uxtb	r3, r3
 800e7b8:	e015      	b.n	800e7e6 <HAL_TIMEx_PWMN_Start_IT+0x6e>
 800e7ba:	683b      	ldr	r3, [r7, #0]
 800e7bc:	2b08      	cmp	r3, #8
 800e7be:	d109      	bne.n	800e7d4 <HAL_TIMEx_PWMN_Start_IT+0x5c>
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800e7c6:	b2db      	uxtb	r3, r3
 800e7c8:	2b01      	cmp	r3, #1
 800e7ca:	bf14      	ite	ne
 800e7cc:	2301      	movne	r3, #1
 800e7ce:	2300      	moveq	r3, #0
 800e7d0:	b2db      	uxtb	r3, r3
 800e7d2:	e008      	b.n	800e7e6 <HAL_TIMEx_PWMN_Start_IT+0x6e>
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800e7da:	b2db      	uxtb	r3, r3
 800e7dc:	2b01      	cmp	r3, #1
 800e7de:	bf14      	ite	ne
 800e7e0:	2301      	movne	r3, #1
 800e7e2:	2300      	moveq	r3, #0
 800e7e4:	b2db      	uxtb	r3, r3
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d001      	beq.n	800e7ee <HAL_TIMEx_PWMN_Start_IT+0x76>
  {
    return HAL_ERROR;
 800e7ea:	2301      	movs	r3, #1
 800e7ec:	e0bc      	b.n	800e968 <HAL_TIMEx_PWMN_Start_IT+0x1f0>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e7ee:	683b      	ldr	r3, [r7, #0]
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d104      	bne.n	800e7fe <HAL_TIMEx_PWMN_Start_IT+0x86>
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	2202      	movs	r2, #2
 800e7f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e7fc:	e013      	b.n	800e826 <HAL_TIMEx_PWMN_Start_IT+0xae>
 800e7fe:	683b      	ldr	r3, [r7, #0]
 800e800:	2b04      	cmp	r3, #4
 800e802:	d104      	bne.n	800e80e <HAL_TIMEx_PWMN_Start_IT+0x96>
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	2202      	movs	r2, #2
 800e808:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e80c:	e00b      	b.n	800e826 <HAL_TIMEx_PWMN_Start_IT+0xae>
 800e80e:	683b      	ldr	r3, [r7, #0]
 800e810:	2b08      	cmp	r3, #8
 800e812:	d104      	bne.n	800e81e <HAL_TIMEx_PWMN_Start_IT+0xa6>
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	2202      	movs	r2, #2
 800e818:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800e81c:	e003      	b.n	800e826 <HAL_TIMEx_PWMN_Start_IT+0xae>
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	2202      	movs	r2, #2
 800e822:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 800e826:	683b      	ldr	r3, [r7, #0]
 800e828:	2b0c      	cmp	r3, #12
 800e82a:	d841      	bhi.n	800e8b0 <HAL_TIMEx_PWMN_Start_IT+0x138>
 800e82c:	a201      	add	r2, pc, #4	; (adr r2, 800e834 <HAL_TIMEx_PWMN_Start_IT+0xbc>)
 800e82e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e832:	bf00      	nop
 800e834:	0800e869 	.word	0x0800e869
 800e838:	0800e8b1 	.word	0x0800e8b1
 800e83c:	0800e8b1 	.word	0x0800e8b1
 800e840:	0800e8b1 	.word	0x0800e8b1
 800e844:	0800e87b 	.word	0x0800e87b
 800e848:	0800e8b1 	.word	0x0800e8b1
 800e84c:	0800e8b1 	.word	0x0800e8b1
 800e850:	0800e8b1 	.word	0x0800e8b1
 800e854:	0800e88d 	.word	0x0800e88d
 800e858:	0800e8b1 	.word	0x0800e8b1
 800e85c:	0800e8b1 	.word	0x0800e8b1
 800e860:	0800e8b1 	.word	0x0800e8b1
 800e864:	0800e89f 	.word	0x0800e89f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	68da      	ldr	r2, [r3, #12]
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	f042 0202 	orr.w	r2, r2, #2
 800e876:	60da      	str	r2, [r3, #12]
      break;
 800e878:	e01d      	b.n	800e8b6 <HAL_TIMEx_PWMN_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	68da      	ldr	r2, [r3, #12]
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	f042 0204 	orr.w	r2, r2, #4
 800e888:	60da      	str	r2, [r3, #12]
      break;
 800e88a:	e014      	b.n	800e8b6 <HAL_TIMEx_PWMN_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	68da      	ldr	r2, [r3, #12]
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	f042 0208 	orr.w	r2, r2, #8
 800e89a:	60da      	str	r2, [r3, #12]
      break;
 800e89c:	e00b      	b.n	800e8b6 <HAL_TIMEx_PWMN_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	68da      	ldr	r2, [r3, #12]
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	f042 0210 	orr.w	r2, r2, #16
 800e8ac:	60da      	str	r2, [r3, #12]
      break;
 800e8ae:	e002      	b.n	800e8b6 <HAL_TIMEx_PWMN_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 800e8b0:	2301      	movs	r3, #1
 800e8b2:	73fb      	strb	r3, [r7, #15]
      break;
 800e8b4:	bf00      	nop
  }

  if (status == HAL_OK)
 800e8b6:	7bfb      	ldrb	r3, [r7, #15]
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d154      	bne.n	800e966 <HAL_TIMEx_PWMN_Start_IT+0x1ee>
  {
    /* Enable the TIM Break interrupt */
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	68da      	ldr	r2, [r3, #12]
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800e8ca:	60da      	str	r2, [r3, #12]

    /* Enable the complementary PWM output  */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	2204      	movs	r2, #4
 800e8d2:	6839      	ldr	r1, [r7, #0]
 800e8d4:	4618      	mov	r0, r3
 800e8d6:	f000 f9ab 	bl	800ec30 <TIM_CCxNChannelCmd>

    /* Enable the Main Output */
    __HAL_TIM_MOE_ENABLE(htim);
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800e8e8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	4a20      	ldr	r2, [pc, #128]	; (800e970 <HAL_TIMEx_PWMN_Start_IT+0x1f8>)
 800e8f0:	4293      	cmp	r3, r2
 800e8f2:	d018      	beq.n	800e926 <HAL_TIMEx_PWMN_Start_IT+0x1ae>
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e8fc:	d013      	beq.n	800e926 <HAL_TIMEx_PWMN_Start_IT+0x1ae>
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	4a1c      	ldr	r2, [pc, #112]	; (800e974 <HAL_TIMEx_PWMN_Start_IT+0x1fc>)
 800e904:	4293      	cmp	r3, r2
 800e906:	d00e      	beq.n	800e926 <HAL_TIMEx_PWMN_Start_IT+0x1ae>
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	4a1a      	ldr	r2, [pc, #104]	; (800e978 <HAL_TIMEx_PWMN_Start_IT+0x200>)
 800e90e:	4293      	cmp	r3, r2
 800e910:	d009      	beq.n	800e926 <HAL_TIMEx_PWMN_Start_IT+0x1ae>
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	681b      	ldr	r3, [r3, #0]
 800e916:	4a19      	ldr	r2, [pc, #100]	; (800e97c <HAL_TIMEx_PWMN_Start_IT+0x204>)
 800e918:	4293      	cmp	r3, r2
 800e91a:	d004      	beq.n	800e926 <HAL_TIMEx_PWMN_Start_IT+0x1ae>
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	4a17      	ldr	r2, [pc, #92]	; (800e980 <HAL_TIMEx_PWMN_Start_IT+0x208>)
 800e922:	4293      	cmp	r3, r2
 800e924:	d115      	bne.n	800e952 <HAL_TIMEx_PWMN_Start_IT+0x1da>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	681b      	ldr	r3, [r3, #0]
 800e92a:	689a      	ldr	r2, [r3, #8]
 800e92c:	4b15      	ldr	r3, [pc, #84]	; (800e984 <HAL_TIMEx_PWMN_Start_IT+0x20c>)
 800e92e:	4013      	ands	r3, r2
 800e930:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e932:	68bb      	ldr	r3, [r7, #8]
 800e934:	2b06      	cmp	r3, #6
 800e936:	d015      	beq.n	800e964 <HAL_TIMEx_PWMN_Start_IT+0x1ec>
 800e938:	68bb      	ldr	r3, [r7, #8]
 800e93a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e93e:	d011      	beq.n	800e964 <HAL_TIMEx_PWMN_Start_IT+0x1ec>
      {
        __HAL_TIM_ENABLE(htim);
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	681b      	ldr	r3, [r3, #0]
 800e944:	681a      	ldr	r2, [r3, #0]
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	f042 0201 	orr.w	r2, r2, #1
 800e94e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e950:	e008      	b.n	800e964 <HAL_TIMEx_PWMN_Start_IT+0x1ec>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	681b      	ldr	r3, [r3, #0]
 800e956:	681a      	ldr	r2, [r3, #0]
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	f042 0201 	orr.w	r2, r2, #1
 800e960:	601a      	str	r2, [r3, #0]
 800e962:	e000      	b.n	800e966 <HAL_TIMEx_PWMN_Start_IT+0x1ee>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e964:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800e966:	7bfb      	ldrb	r3, [r7, #15]
}
 800e968:	4618      	mov	r0, r3
 800e96a:	3710      	adds	r7, #16
 800e96c:	46bd      	mov	sp, r7
 800e96e:	bd80      	pop	{r7, pc}
 800e970:	40012c00 	.word	0x40012c00
 800e974:	40000400 	.word	0x40000400
 800e978:	40000800 	.word	0x40000800
 800e97c:	40013400 	.word	0x40013400
 800e980:	40014000 	.word	0x40014000
 800e984:	00010007 	.word	0x00010007

0800e988 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e988:	b480      	push	{r7}
 800e98a:	b085      	sub	sp, #20
 800e98c:	af00      	add	r7, sp, #0
 800e98e:	6078      	str	r0, [r7, #4]
 800e990:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e998:	2b01      	cmp	r3, #1
 800e99a:	d101      	bne.n	800e9a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e99c:	2302      	movs	r3, #2
 800e99e:	e065      	b.n	800ea6c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	2201      	movs	r2, #1
 800e9a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	2202      	movs	r2, #2
 800e9ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	685b      	ldr	r3, [r3, #4]
 800e9b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	689b      	ldr	r3, [r3, #8]
 800e9be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	4a2c      	ldr	r2, [pc, #176]	; (800ea78 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800e9c6:	4293      	cmp	r3, r2
 800e9c8:	d004      	beq.n	800e9d4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	4a2b      	ldr	r2, [pc, #172]	; (800ea7c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800e9d0:	4293      	cmp	r3, r2
 800e9d2:	d108      	bne.n	800e9e6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800e9da:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e9dc:	683b      	ldr	r3, [r7, #0]
 800e9de:	685b      	ldr	r3, [r3, #4]
 800e9e0:	68fa      	ldr	r2, [r7, #12]
 800e9e2:	4313      	orrs	r3, r2
 800e9e4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800e9ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e9f0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e9f2:	683b      	ldr	r3, [r7, #0]
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	68fa      	ldr	r2, [r7, #12]
 800e9f8:	4313      	orrs	r3, r2
 800e9fa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	68fa      	ldr	r2, [r7, #12]
 800ea02:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	4a1b      	ldr	r2, [pc, #108]	; (800ea78 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ea0a:	4293      	cmp	r3, r2
 800ea0c:	d018      	beq.n	800ea40 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	681b      	ldr	r3, [r3, #0]
 800ea12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ea16:	d013      	beq.n	800ea40 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	4a18      	ldr	r2, [pc, #96]	; (800ea80 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800ea1e:	4293      	cmp	r3, r2
 800ea20:	d00e      	beq.n	800ea40 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	4a17      	ldr	r2, [pc, #92]	; (800ea84 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800ea28:	4293      	cmp	r3, r2
 800ea2a:	d009      	beq.n	800ea40 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	4a12      	ldr	r2, [pc, #72]	; (800ea7c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ea32:	4293      	cmp	r3, r2
 800ea34:	d004      	beq.n	800ea40 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	4a13      	ldr	r2, [pc, #76]	; (800ea88 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ea3c:	4293      	cmp	r3, r2
 800ea3e:	d10c      	bne.n	800ea5a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ea40:	68bb      	ldr	r3, [r7, #8]
 800ea42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ea46:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ea48:	683b      	ldr	r3, [r7, #0]
 800ea4a:	689b      	ldr	r3, [r3, #8]
 800ea4c:	68ba      	ldr	r2, [r7, #8]
 800ea4e:	4313      	orrs	r3, r2
 800ea50:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	68ba      	ldr	r2, [r7, #8]
 800ea58:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	2201      	movs	r2, #1
 800ea5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	2200      	movs	r2, #0
 800ea66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ea6a:	2300      	movs	r3, #0
}
 800ea6c:	4618      	mov	r0, r3
 800ea6e:	3714      	adds	r7, #20
 800ea70:	46bd      	mov	sp, r7
 800ea72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea76:	4770      	bx	lr
 800ea78:	40012c00 	.word	0x40012c00
 800ea7c:	40013400 	.word	0x40013400
 800ea80:	40000400 	.word	0x40000400
 800ea84:	40000800 	.word	0x40000800
 800ea88:	40014000 	.word	0x40014000

0800ea8c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ea8c:	b480      	push	{r7}
 800ea8e:	b085      	sub	sp, #20
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	6078      	str	r0, [r7, #4]
 800ea94:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ea96:	2300      	movs	r3, #0
 800ea98:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800eaa0:	2b01      	cmp	r3, #1
 800eaa2:	d101      	bne.n	800eaa8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800eaa4:	2302      	movs	r3, #2
 800eaa6:	e073      	b.n	800eb90 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	2201      	movs	r2, #1
 800eaac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800eab6:	683b      	ldr	r3, [r7, #0]
 800eab8:	68db      	ldr	r3, [r3, #12]
 800eaba:	4313      	orrs	r3, r2
 800eabc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800eac4:	683b      	ldr	r3, [r7, #0]
 800eac6:	689b      	ldr	r3, [r3, #8]
 800eac8:	4313      	orrs	r3, r2
 800eaca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800ead2:	683b      	ldr	r3, [r7, #0]
 800ead4:	685b      	ldr	r3, [r3, #4]
 800ead6:	4313      	orrs	r3, r2
 800ead8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800eae0:	683b      	ldr	r3, [r7, #0]
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	4313      	orrs	r3, r2
 800eae6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800eaee:	683b      	ldr	r3, [r7, #0]
 800eaf0:	691b      	ldr	r3, [r3, #16]
 800eaf2:	4313      	orrs	r3, r2
 800eaf4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800eafc:	683b      	ldr	r3, [r7, #0]
 800eafe:	695b      	ldr	r3, [r3, #20]
 800eb00:	4313      	orrs	r3, r2
 800eb02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800eb0a:	683b      	ldr	r3, [r7, #0]
 800eb0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb0e:	4313      	orrs	r3, r2
 800eb10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800eb12:	68fb      	ldr	r3, [r7, #12]
 800eb14:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800eb18:	683b      	ldr	r3, [r7, #0]
 800eb1a:	699b      	ldr	r3, [r3, #24]
 800eb1c:	041b      	lsls	r3, r3, #16
 800eb1e:	4313      	orrs	r3, r2
 800eb20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800eb28:	683b      	ldr	r3, [r7, #0]
 800eb2a:	69db      	ldr	r3, [r3, #28]
 800eb2c:	4313      	orrs	r3, r2
 800eb2e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	4a19      	ldr	r2, [pc, #100]	; (800eb9c <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800eb36:	4293      	cmp	r3, r2
 800eb38:	d004      	beq.n	800eb44 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	4a18      	ldr	r2, [pc, #96]	; (800eba0 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800eb40:	4293      	cmp	r3, r2
 800eb42:	d11c      	bne.n	800eb7e <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800eb4a:	683b      	ldr	r3, [r7, #0]
 800eb4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb4e:	051b      	lsls	r3, r3, #20
 800eb50:	4313      	orrs	r3, r2
 800eb52:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800eb5a:	683b      	ldr	r3, [r7, #0]
 800eb5c:	6a1b      	ldr	r3, [r3, #32]
 800eb5e:	4313      	orrs	r3, r2
 800eb60:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800eb68:	683b      	ldr	r3, [r7, #0]
 800eb6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb6c:	4313      	orrs	r3, r2
 800eb6e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800eb76:	683b      	ldr	r3, [r7, #0]
 800eb78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb7a:	4313      	orrs	r3, r2
 800eb7c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	68fa      	ldr	r2, [r7, #12]
 800eb84:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	2200      	movs	r2, #0
 800eb8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800eb8e:	2300      	movs	r3, #0
}
 800eb90:	4618      	mov	r0, r3
 800eb92:	3714      	adds	r7, #20
 800eb94:	46bd      	mov	sp, r7
 800eb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb9a:	4770      	bx	lr
 800eb9c:	40012c00 	.word	0x40012c00
 800eba0:	40013400 	.word	0x40013400

0800eba4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800eba4:	b480      	push	{r7}
 800eba6:	b083      	sub	sp, #12
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ebac:	bf00      	nop
 800ebae:	370c      	adds	r7, #12
 800ebb0:	46bd      	mov	sp, r7
 800ebb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb6:	4770      	bx	lr

0800ebb8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ebb8:	b480      	push	{r7}
 800ebba:	b083      	sub	sp, #12
 800ebbc:	af00      	add	r7, sp, #0
 800ebbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ebc0:	bf00      	nop
 800ebc2:	370c      	adds	r7, #12
 800ebc4:	46bd      	mov	sp, r7
 800ebc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebca:	4770      	bx	lr

0800ebcc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ebcc:	b480      	push	{r7}
 800ebce:	b083      	sub	sp, #12
 800ebd0:	af00      	add	r7, sp, #0
 800ebd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ebd4:	bf00      	nop
 800ebd6:	370c      	adds	r7, #12
 800ebd8:	46bd      	mov	sp, r7
 800ebda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebde:	4770      	bx	lr

0800ebe0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800ebe0:	b480      	push	{r7}
 800ebe2:	b083      	sub	sp, #12
 800ebe4:	af00      	add	r7, sp, #0
 800ebe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800ebe8:	bf00      	nop
 800ebea:	370c      	adds	r7, #12
 800ebec:	46bd      	mov	sp, r7
 800ebee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf2:	4770      	bx	lr

0800ebf4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800ebf4:	b480      	push	{r7}
 800ebf6:	b083      	sub	sp, #12
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800ebfc:	bf00      	nop
 800ebfe:	370c      	adds	r7, #12
 800ec00:	46bd      	mov	sp, r7
 800ec02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec06:	4770      	bx	lr

0800ec08 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800ec08:	b480      	push	{r7}
 800ec0a:	b083      	sub	sp, #12
 800ec0c:	af00      	add	r7, sp, #0
 800ec0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800ec10:	bf00      	nop
 800ec12:	370c      	adds	r7, #12
 800ec14:	46bd      	mov	sp, r7
 800ec16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec1a:	4770      	bx	lr

0800ec1c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800ec1c:	b480      	push	{r7}
 800ec1e:	b083      	sub	sp, #12
 800ec20:	af00      	add	r7, sp, #0
 800ec22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800ec24:	bf00      	nop
 800ec26:	370c      	adds	r7, #12
 800ec28:	46bd      	mov	sp, r7
 800ec2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec2e:	4770      	bx	lr

0800ec30 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800ec30:	b480      	push	{r7}
 800ec32:	b087      	sub	sp, #28
 800ec34:	af00      	add	r7, sp, #0
 800ec36:	60f8      	str	r0, [r7, #12]
 800ec38:	60b9      	str	r1, [r7, #8]
 800ec3a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800ec3c:	68bb      	ldr	r3, [r7, #8]
 800ec3e:	f003 030f 	and.w	r3, r3, #15
 800ec42:	2204      	movs	r2, #4
 800ec44:	fa02 f303 	lsl.w	r3, r2, r3
 800ec48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	6a1a      	ldr	r2, [r3, #32]
 800ec4e:	697b      	ldr	r3, [r7, #20]
 800ec50:	43db      	mvns	r3, r3
 800ec52:	401a      	ands	r2, r3
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	6a1a      	ldr	r2, [r3, #32]
 800ec5c:	68bb      	ldr	r3, [r7, #8]
 800ec5e:	f003 030f 	and.w	r3, r3, #15
 800ec62:	6879      	ldr	r1, [r7, #4]
 800ec64:	fa01 f303 	lsl.w	r3, r1, r3
 800ec68:	431a      	orrs	r2, r3
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	621a      	str	r2, [r3, #32]
}
 800ec6e:	bf00      	nop
 800ec70:	371c      	adds	r7, #28
 800ec72:	46bd      	mov	sp, r7
 800ec74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec78:	4770      	bx	lr

0800ec7a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ec7a:	b580      	push	{r7, lr}
 800ec7c:	b082      	sub	sp, #8
 800ec7e:	af00      	add	r7, sp, #0
 800ec80:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d101      	bne.n	800ec8c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ec88:	2301      	movs	r3, #1
 800ec8a:	e042      	b.n	800ed12 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d106      	bne.n	800eca4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	2200      	movs	r2, #0
 800ec9a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ec9e:	6878      	ldr	r0, [r7, #4]
 800eca0:	f7f6 faf2 	bl	8005288 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	2224      	movs	r2, #36	; 0x24
 800eca8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	681a      	ldr	r2, [r3, #0]
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	f022 0201 	bic.w	r2, r2, #1
 800ecba:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d002      	beq.n	800ecca <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ecc4:	6878      	ldr	r0, [r7, #4]
 800ecc6:	f000 faf5 	bl	800f2b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ecca:	6878      	ldr	r0, [r7, #4]
 800eccc:	f000 f826 	bl	800ed1c <UART_SetConfig>
 800ecd0:	4603      	mov	r3, r0
 800ecd2:	2b01      	cmp	r3, #1
 800ecd4:	d101      	bne.n	800ecda <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ecd6:	2301      	movs	r3, #1
 800ecd8:	e01b      	b.n	800ed12 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	685a      	ldr	r2, [r3, #4]
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ece8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	689a      	ldr	r2, [r3, #8]
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ecf8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	681a      	ldr	r2, [r3, #0]
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	f042 0201 	orr.w	r2, r2, #1
 800ed08:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ed0a:	6878      	ldr	r0, [r7, #4]
 800ed0c:	f000 fb74 	bl	800f3f8 <UART_CheckIdleState>
 800ed10:	4603      	mov	r3, r0
}
 800ed12:	4618      	mov	r0, r3
 800ed14:	3708      	adds	r7, #8
 800ed16:	46bd      	mov	sp, r7
 800ed18:	bd80      	pop	{r7, pc}
	...

0800ed1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ed1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ed20:	b08c      	sub	sp, #48	; 0x30
 800ed22:	af00      	add	r7, sp, #0
 800ed24:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ed26:	2300      	movs	r3, #0
 800ed28:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ed2c:	697b      	ldr	r3, [r7, #20]
 800ed2e:	689a      	ldr	r2, [r3, #8]
 800ed30:	697b      	ldr	r3, [r7, #20]
 800ed32:	691b      	ldr	r3, [r3, #16]
 800ed34:	431a      	orrs	r2, r3
 800ed36:	697b      	ldr	r3, [r7, #20]
 800ed38:	695b      	ldr	r3, [r3, #20]
 800ed3a:	431a      	orrs	r2, r3
 800ed3c:	697b      	ldr	r3, [r7, #20]
 800ed3e:	69db      	ldr	r3, [r3, #28]
 800ed40:	4313      	orrs	r3, r2
 800ed42:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ed44:	697b      	ldr	r3, [r7, #20]
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	681a      	ldr	r2, [r3, #0]
 800ed4a:	4bab      	ldr	r3, [pc, #684]	; (800eff8 <UART_SetConfig+0x2dc>)
 800ed4c:	4013      	ands	r3, r2
 800ed4e:	697a      	ldr	r2, [r7, #20]
 800ed50:	6812      	ldr	r2, [r2, #0]
 800ed52:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ed54:	430b      	orrs	r3, r1
 800ed56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ed58:	697b      	ldr	r3, [r7, #20]
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	685b      	ldr	r3, [r3, #4]
 800ed5e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ed62:	697b      	ldr	r3, [r7, #20]
 800ed64:	68da      	ldr	r2, [r3, #12]
 800ed66:	697b      	ldr	r3, [r7, #20]
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	430a      	orrs	r2, r1
 800ed6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ed6e:	697b      	ldr	r3, [r7, #20]
 800ed70:	699b      	ldr	r3, [r3, #24]
 800ed72:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ed74:	697b      	ldr	r3, [r7, #20]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	4aa0      	ldr	r2, [pc, #640]	; (800effc <UART_SetConfig+0x2e0>)
 800ed7a:	4293      	cmp	r3, r2
 800ed7c:	d004      	beq.n	800ed88 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ed7e:	697b      	ldr	r3, [r7, #20]
 800ed80:	6a1b      	ldr	r3, [r3, #32]
 800ed82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ed84:	4313      	orrs	r3, r2
 800ed86:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ed88:	697b      	ldr	r3, [r7, #20]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	689b      	ldr	r3, [r3, #8]
 800ed8e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800ed92:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800ed96:	697a      	ldr	r2, [r7, #20]
 800ed98:	6812      	ldr	r2, [r2, #0]
 800ed9a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ed9c:	430b      	orrs	r3, r1
 800ed9e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800eda0:	697b      	ldr	r3, [r7, #20]
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eda6:	f023 010f 	bic.w	r1, r3, #15
 800edaa:	697b      	ldr	r3, [r7, #20]
 800edac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800edae:	697b      	ldr	r3, [r7, #20]
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	430a      	orrs	r2, r1
 800edb4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800edb6:	697b      	ldr	r3, [r7, #20]
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	4a91      	ldr	r2, [pc, #580]	; (800f000 <UART_SetConfig+0x2e4>)
 800edbc:	4293      	cmp	r3, r2
 800edbe:	d125      	bne.n	800ee0c <UART_SetConfig+0xf0>
 800edc0:	4b90      	ldr	r3, [pc, #576]	; (800f004 <UART_SetConfig+0x2e8>)
 800edc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800edc6:	f003 0303 	and.w	r3, r3, #3
 800edca:	2b03      	cmp	r3, #3
 800edcc:	d81a      	bhi.n	800ee04 <UART_SetConfig+0xe8>
 800edce:	a201      	add	r2, pc, #4	; (adr r2, 800edd4 <UART_SetConfig+0xb8>)
 800edd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edd4:	0800ede5 	.word	0x0800ede5
 800edd8:	0800edf5 	.word	0x0800edf5
 800eddc:	0800eded 	.word	0x0800eded
 800ede0:	0800edfd 	.word	0x0800edfd
 800ede4:	2301      	movs	r3, #1
 800ede6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800edea:	e0d6      	b.n	800ef9a <UART_SetConfig+0x27e>
 800edec:	2302      	movs	r3, #2
 800edee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800edf2:	e0d2      	b.n	800ef9a <UART_SetConfig+0x27e>
 800edf4:	2304      	movs	r3, #4
 800edf6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800edfa:	e0ce      	b.n	800ef9a <UART_SetConfig+0x27e>
 800edfc:	2308      	movs	r3, #8
 800edfe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ee02:	e0ca      	b.n	800ef9a <UART_SetConfig+0x27e>
 800ee04:	2310      	movs	r3, #16
 800ee06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ee0a:	e0c6      	b.n	800ef9a <UART_SetConfig+0x27e>
 800ee0c:	697b      	ldr	r3, [r7, #20]
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	4a7d      	ldr	r2, [pc, #500]	; (800f008 <UART_SetConfig+0x2ec>)
 800ee12:	4293      	cmp	r3, r2
 800ee14:	d138      	bne.n	800ee88 <UART_SetConfig+0x16c>
 800ee16:	4b7b      	ldr	r3, [pc, #492]	; (800f004 <UART_SetConfig+0x2e8>)
 800ee18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ee1c:	f003 030c 	and.w	r3, r3, #12
 800ee20:	2b0c      	cmp	r3, #12
 800ee22:	d82d      	bhi.n	800ee80 <UART_SetConfig+0x164>
 800ee24:	a201      	add	r2, pc, #4	; (adr r2, 800ee2c <UART_SetConfig+0x110>)
 800ee26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee2a:	bf00      	nop
 800ee2c:	0800ee61 	.word	0x0800ee61
 800ee30:	0800ee81 	.word	0x0800ee81
 800ee34:	0800ee81 	.word	0x0800ee81
 800ee38:	0800ee81 	.word	0x0800ee81
 800ee3c:	0800ee71 	.word	0x0800ee71
 800ee40:	0800ee81 	.word	0x0800ee81
 800ee44:	0800ee81 	.word	0x0800ee81
 800ee48:	0800ee81 	.word	0x0800ee81
 800ee4c:	0800ee69 	.word	0x0800ee69
 800ee50:	0800ee81 	.word	0x0800ee81
 800ee54:	0800ee81 	.word	0x0800ee81
 800ee58:	0800ee81 	.word	0x0800ee81
 800ee5c:	0800ee79 	.word	0x0800ee79
 800ee60:	2300      	movs	r3, #0
 800ee62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ee66:	e098      	b.n	800ef9a <UART_SetConfig+0x27e>
 800ee68:	2302      	movs	r3, #2
 800ee6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ee6e:	e094      	b.n	800ef9a <UART_SetConfig+0x27e>
 800ee70:	2304      	movs	r3, #4
 800ee72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ee76:	e090      	b.n	800ef9a <UART_SetConfig+0x27e>
 800ee78:	2308      	movs	r3, #8
 800ee7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ee7e:	e08c      	b.n	800ef9a <UART_SetConfig+0x27e>
 800ee80:	2310      	movs	r3, #16
 800ee82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ee86:	e088      	b.n	800ef9a <UART_SetConfig+0x27e>
 800ee88:	697b      	ldr	r3, [r7, #20]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	4a5f      	ldr	r2, [pc, #380]	; (800f00c <UART_SetConfig+0x2f0>)
 800ee8e:	4293      	cmp	r3, r2
 800ee90:	d125      	bne.n	800eede <UART_SetConfig+0x1c2>
 800ee92:	4b5c      	ldr	r3, [pc, #368]	; (800f004 <UART_SetConfig+0x2e8>)
 800ee94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ee98:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800ee9c:	2b30      	cmp	r3, #48	; 0x30
 800ee9e:	d016      	beq.n	800eece <UART_SetConfig+0x1b2>
 800eea0:	2b30      	cmp	r3, #48	; 0x30
 800eea2:	d818      	bhi.n	800eed6 <UART_SetConfig+0x1ba>
 800eea4:	2b20      	cmp	r3, #32
 800eea6:	d00a      	beq.n	800eebe <UART_SetConfig+0x1a2>
 800eea8:	2b20      	cmp	r3, #32
 800eeaa:	d814      	bhi.n	800eed6 <UART_SetConfig+0x1ba>
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d002      	beq.n	800eeb6 <UART_SetConfig+0x19a>
 800eeb0:	2b10      	cmp	r3, #16
 800eeb2:	d008      	beq.n	800eec6 <UART_SetConfig+0x1aa>
 800eeb4:	e00f      	b.n	800eed6 <UART_SetConfig+0x1ba>
 800eeb6:	2300      	movs	r3, #0
 800eeb8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800eebc:	e06d      	b.n	800ef9a <UART_SetConfig+0x27e>
 800eebe:	2302      	movs	r3, #2
 800eec0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800eec4:	e069      	b.n	800ef9a <UART_SetConfig+0x27e>
 800eec6:	2304      	movs	r3, #4
 800eec8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800eecc:	e065      	b.n	800ef9a <UART_SetConfig+0x27e>
 800eece:	2308      	movs	r3, #8
 800eed0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800eed4:	e061      	b.n	800ef9a <UART_SetConfig+0x27e>
 800eed6:	2310      	movs	r3, #16
 800eed8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800eedc:	e05d      	b.n	800ef9a <UART_SetConfig+0x27e>
 800eede:	697b      	ldr	r3, [r7, #20]
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	4a4b      	ldr	r2, [pc, #300]	; (800f010 <UART_SetConfig+0x2f4>)
 800eee4:	4293      	cmp	r3, r2
 800eee6:	d125      	bne.n	800ef34 <UART_SetConfig+0x218>
 800eee8:	4b46      	ldr	r3, [pc, #280]	; (800f004 <UART_SetConfig+0x2e8>)
 800eeea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eeee:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800eef2:	2bc0      	cmp	r3, #192	; 0xc0
 800eef4:	d016      	beq.n	800ef24 <UART_SetConfig+0x208>
 800eef6:	2bc0      	cmp	r3, #192	; 0xc0
 800eef8:	d818      	bhi.n	800ef2c <UART_SetConfig+0x210>
 800eefa:	2b80      	cmp	r3, #128	; 0x80
 800eefc:	d00a      	beq.n	800ef14 <UART_SetConfig+0x1f8>
 800eefe:	2b80      	cmp	r3, #128	; 0x80
 800ef00:	d814      	bhi.n	800ef2c <UART_SetConfig+0x210>
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d002      	beq.n	800ef0c <UART_SetConfig+0x1f0>
 800ef06:	2b40      	cmp	r3, #64	; 0x40
 800ef08:	d008      	beq.n	800ef1c <UART_SetConfig+0x200>
 800ef0a:	e00f      	b.n	800ef2c <UART_SetConfig+0x210>
 800ef0c:	2300      	movs	r3, #0
 800ef0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ef12:	e042      	b.n	800ef9a <UART_SetConfig+0x27e>
 800ef14:	2302      	movs	r3, #2
 800ef16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ef1a:	e03e      	b.n	800ef9a <UART_SetConfig+0x27e>
 800ef1c:	2304      	movs	r3, #4
 800ef1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ef22:	e03a      	b.n	800ef9a <UART_SetConfig+0x27e>
 800ef24:	2308      	movs	r3, #8
 800ef26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ef2a:	e036      	b.n	800ef9a <UART_SetConfig+0x27e>
 800ef2c:	2310      	movs	r3, #16
 800ef2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ef32:	e032      	b.n	800ef9a <UART_SetConfig+0x27e>
 800ef34:	697b      	ldr	r3, [r7, #20]
 800ef36:	681b      	ldr	r3, [r3, #0]
 800ef38:	4a30      	ldr	r2, [pc, #192]	; (800effc <UART_SetConfig+0x2e0>)
 800ef3a:	4293      	cmp	r3, r2
 800ef3c:	d12a      	bne.n	800ef94 <UART_SetConfig+0x278>
 800ef3e:	4b31      	ldr	r3, [pc, #196]	; (800f004 <UART_SetConfig+0x2e8>)
 800ef40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ef44:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ef48:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ef4c:	d01a      	beq.n	800ef84 <UART_SetConfig+0x268>
 800ef4e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ef52:	d81b      	bhi.n	800ef8c <UART_SetConfig+0x270>
 800ef54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ef58:	d00c      	beq.n	800ef74 <UART_SetConfig+0x258>
 800ef5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ef5e:	d815      	bhi.n	800ef8c <UART_SetConfig+0x270>
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d003      	beq.n	800ef6c <UART_SetConfig+0x250>
 800ef64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ef68:	d008      	beq.n	800ef7c <UART_SetConfig+0x260>
 800ef6a:	e00f      	b.n	800ef8c <UART_SetConfig+0x270>
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ef72:	e012      	b.n	800ef9a <UART_SetConfig+0x27e>
 800ef74:	2302      	movs	r3, #2
 800ef76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ef7a:	e00e      	b.n	800ef9a <UART_SetConfig+0x27e>
 800ef7c:	2304      	movs	r3, #4
 800ef7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ef82:	e00a      	b.n	800ef9a <UART_SetConfig+0x27e>
 800ef84:	2308      	movs	r3, #8
 800ef86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ef8a:	e006      	b.n	800ef9a <UART_SetConfig+0x27e>
 800ef8c:	2310      	movs	r3, #16
 800ef8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ef92:	e002      	b.n	800ef9a <UART_SetConfig+0x27e>
 800ef94:	2310      	movs	r3, #16
 800ef96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ef9a:	697b      	ldr	r3, [r7, #20]
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	4a17      	ldr	r2, [pc, #92]	; (800effc <UART_SetConfig+0x2e0>)
 800efa0:	4293      	cmp	r3, r2
 800efa2:	f040 80a8 	bne.w	800f0f6 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800efa6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800efaa:	2b08      	cmp	r3, #8
 800efac:	d834      	bhi.n	800f018 <UART_SetConfig+0x2fc>
 800efae:	a201      	add	r2, pc, #4	; (adr r2, 800efb4 <UART_SetConfig+0x298>)
 800efb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efb4:	0800efd9 	.word	0x0800efd9
 800efb8:	0800f019 	.word	0x0800f019
 800efbc:	0800efe1 	.word	0x0800efe1
 800efc0:	0800f019 	.word	0x0800f019
 800efc4:	0800efe7 	.word	0x0800efe7
 800efc8:	0800f019 	.word	0x0800f019
 800efcc:	0800f019 	.word	0x0800f019
 800efd0:	0800f019 	.word	0x0800f019
 800efd4:	0800efef 	.word	0x0800efef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800efd8:	f7fd f90c 	bl	800c1f4 <HAL_RCC_GetPCLK1Freq>
 800efdc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800efde:	e021      	b.n	800f024 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800efe0:	4b0c      	ldr	r3, [pc, #48]	; (800f014 <UART_SetConfig+0x2f8>)
 800efe2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800efe4:	e01e      	b.n	800f024 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800efe6:	f7fd f897 	bl	800c118 <HAL_RCC_GetSysClockFreq>
 800efea:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800efec:	e01a      	b.n	800f024 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800efee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eff2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800eff4:	e016      	b.n	800f024 <UART_SetConfig+0x308>
 800eff6:	bf00      	nop
 800eff8:	cfff69f3 	.word	0xcfff69f3
 800effc:	40008000 	.word	0x40008000
 800f000:	40013800 	.word	0x40013800
 800f004:	40021000 	.word	0x40021000
 800f008:	40004400 	.word	0x40004400
 800f00c:	40004800 	.word	0x40004800
 800f010:	40004c00 	.word	0x40004c00
 800f014:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800f018:	2300      	movs	r3, #0
 800f01a:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800f01c:	2301      	movs	r3, #1
 800f01e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800f022:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f026:	2b00      	cmp	r3, #0
 800f028:	f000 812a 	beq.w	800f280 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f02c:	697b      	ldr	r3, [r7, #20]
 800f02e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f030:	4a9e      	ldr	r2, [pc, #632]	; (800f2ac <UART_SetConfig+0x590>)
 800f032:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f036:	461a      	mov	r2, r3
 800f038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f03a:	fbb3 f3f2 	udiv	r3, r3, r2
 800f03e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f040:	697b      	ldr	r3, [r7, #20]
 800f042:	685a      	ldr	r2, [r3, #4]
 800f044:	4613      	mov	r3, r2
 800f046:	005b      	lsls	r3, r3, #1
 800f048:	4413      	add	r3, r2
 800f04a:	69ba      	ldr	r2, [r7, #24]
 800f04c:	429a      	cmp	r2, r3
 800f04e:	d305      	bcc.n	800f05c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f050:	697b      	ldr	r3, [r7, #20]
 800f052:	685b      	ldr	r3, [r3, #4]
 800f054:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f056:	69ba      	ldr	r2, [r7, #24]
 800f058:	429a      	cmp	r2, r3
 800f05a:	d903      	bls.n	800f064 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800f05c:	2301      	movs	r3, #1
 800f05e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800f062:	e10d      	b.n	800f280 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f066:	2200      	movs	r2, #0
 800f068:	60bb      	str	r3, [r7, #8]
 800f06a:	60fa      	str	r2, [r7, #12]
 800f06c:	697b      	ldr	r3, [r7, #20]
 800f06e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f070:	4a8e      	ldr	r2, [pc, #568]	; (800f2ac <UART_SetConfig+0x590>)
 800f072:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f076:	b29b      	uxth	r3, r3
 800f078:	2200      	movs	r2, #0
 800f07a:	603b      	str	r3, [r7, #0]
 800f07c:	607a      	str	r2, [r7, #4]
 800f07e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f082:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f086:	f7f1 fe27 	bl	8000cd8 <__aeabi_uldivmod>
 800f08a:	4602      	mov	r2, r0
 800f08c:	460b      	mov	r3, r1
 800f08e:	4610      	mov	r0, r2
 800f090:	4619      	mov	r1, r3
 800f092:	f04f 0200 	mov.w	r2, #0
 800f096:	f04f 0300 	mov.w	r3, #0
 800f09a:	020b      	lsls	r3, r1, #8
 800f09c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f0a0:	0202      	lsls	r2, r0, #8
 800f0a2:	6979      	ldr	r1, [r7, #20]
 800f0a4:	6849      	ldr	r1, [r1, #4]
 800f0a6:	0849      	lsrs	r1, r1, #1
 800f0a8:	2000      	movs	r0, #0
 800f0aa:	460c      	mov	r4, r1
 800f0ac:	4605      	mov	r5, r0
 800f0ae:	eb12 0804 	adds.w	r8, r2, r4
 800f0b2:	eb43 0905 	adc.w	r9, r3, r5
 800f0b6:	697b      	ldr	r3, [r7, #20]
 800f0b8:	685b      	ldr	r3, [r3, #4]
 800f0ba:	2200      	movs	r2, #0
 800f0bc:	469a      	mov	sl, r3
 800f0be:	4693      	mov	fp, r2
 800f0c0:	4652      	mov	r2, sl
 800f0c2:	465b      	mov	r3, fp
 800f0c4:	4640      	mov	r0, r8
 800f0c6:	4649      	mov	r1, r9
 800f0c8:	f7f1 fe06 	bl	8000cd8 <__aeabi_uldivmod>
 800f0cc:	4602      	mov	r2, r0
 800f0ce:	460b      	mov	r3, r1
 800f0d0:	4613      	mov	r3, r2
 800f0d2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f0d4:	6a3b      	ldr	r3, [r7, #32]
 800f0d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f0da:	d308      	bcc.n	800f0ee <UART_SetConfig+0x3d2>
 800f0dc:	6a3b      	ldr	r3, [r7, #32]
 800f0de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f0e2:	d204      	bcs.n	800f0ee <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800f0e4:	697b      	ldr	r3, [r7, #20]
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	6a3a      	ldr	r2, [r7, #32]
 800f0ea:	60da      	str	r2, [r3, #12]
 800f0ec:	e0c8      	b.n	800f280 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800f0ee:	2301      	movs	r3, #1
 800f0f0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800f0f4:	e0c4      	b.n	800f280 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f0f6:	697b      	ldr	r3, [r7, #20]
 800f0f8:	69db      	ldr	r3, [r3, #28]
 800f0fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f0fe:	d167      	bne.n	800f1d0 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800f100:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f104:	2b08      	cmp	r3, #8
 800f106:	d828      	bhi.n	800f15a <UART_SetConfig+0x43e>
 800f108:	a201      	add	r2, pc, #4	; (adr r2, 800f110 <UART_SetConfig+0x3f4>)
 800f10a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f10e:	bf00      	nop
 800f110:	0800f135 	.word	0x0800f135
 800f114:	0800f13d 	.word	0x0800f13d
 800f118:	0800f145 	.word	0x0800f145
 800f11c:	0800f15b 	.word	0x0800f15b
 800f120:	0800f14b 	.word	0x0800f14b
 800f124:	0800f15b 	.word	0x0800f15b
 800f128:	0800f15b 	.word	0x0800f15b
 800f12c:	0800f15b 	.word	0x0800f15b
 800f130:	0800f153 	.word	0x0800f153
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f134:	f7fd f85e 	bl	800c1f4 <HAL_RCC_GetPCLK1Freq>
 800f138:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800f13a:	e014      	b.n	800f166 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f13c:	f7fd f870 	bl	800c220 <HAL_RCC_GetPCLK2Freq>
 800f140:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800f142:	e010      	b.n	800f166 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f144:	4b5a      	ldr	r3, [pc, #360]	; (800f2b0 <UART_SetConfig+0x594>)
 800f146:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800f148:	e00d      	b.n	800f166 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f14a:	f7fc ffe5 	bl	800c118 <HAL_RCC_GetSysClockFreq>
 800f14e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800f150:	e009      	b.n	800f166 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f152:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f156:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800f158:	e005      	b.n	800f166 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800f15a:	2300      	movs	r3, #0
 800f15c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800f15e:	2301      	movs	r3, #1
 800f160:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800f164:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f168:	2b00      	cmp	r3, #0
 800f16a:	f000 8089 	beq.w	800f280 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f16e:	697b      	ldr	r3, [r7, #20]
 800f170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f172:	4a4e      	ldr	r2, [pc, #312]	; (800f2ac <UART_SetConfig+0x590>)
 800f174:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f178:	461a      	mov	r2, r3
 800f17a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f17c:	fbb3 f3f2 	udiv	r3, r3, r2
 800f180:	005a      	lsls	r2, r3, #1
 800f182:	697b      	ldr	r3, [r7, #20]
 800f184:	685b      	ldr	r3, [r3, #4]
 800f186:	085b      	lsrs	r3, r3, #1
 800f188:	441a      	add	r2, r3
 800f18a:	697b      	ldr	r3, [r7, #20]
 800f18c:	685b      	ldr	r3, [r3, #4]
 800f18e:	fbb2 f3f3 	udiv	r3, r2, r3
 800f192:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f194:	6a3b      	ldr	r3, [r7, #32]
 800f196:	2b0f      	cmp	r3, #15
 800f198:	d916      	bls.n	800f1c8 <UART_SetConfig+0x4ac>
 800f19a:	6a3b      	ldr	r3, [r7, #32]
 800f19c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f1a0:	d212      	bcs.n	800f1c8 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f1a2:	6a3b      	ldr	r3, [r7, #32]
 800f1a4:	b29b      	uxth	r3, r3
 800f1a6:	f023 030f 	bic.w	r3, r3, #15
 800f1aa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f1ac:	6a3b      	ldr	r3, [r7, #32]
 800f1ae:	085b      	lsrs	r3, r3, #1
 800f1b0:	b29b      	uxth	r3, r3
 800f1b2:	f003 0307 	and.w	r3, r3, #7
 800f1b6:	b29a      	uxth	r2, r3
 800f1b8:	8bfb      	ldrh	r3, [r7, #30]
 800f1ba:	4313      	orrs	r3, r2
 800f1bc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800f1be:	697b      	ldr	r3, [r7, #20]
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	8bfa      	ldrh	r2, [r7, #30]
 800f1c4:	60da      	str	r2, [r3, #12]
 800f1c6:	e05b      	b.n	800f280 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800f1c8:	2301      	movs	r3, #1
 800f1ca:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800f1ce:	e057      	b.n	800f280 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f1d0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f1d4:	2b08      	cmp	r3, #8
 800f1d6:	d828      	bhi.n	800f22a <UART_SetConfig+0x50e>
 800f1d8:	a201      	add	r2, pc, #4	; (adr r2, 800f1e0 <UART_SetConfig+0x4c4>)
 800f1da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1de:	bf00      	nop
 800f1e0:	0800f205 	.word	0x0800f205
 800f1e4:	0800f20d 	.word	0x0800f20d
 800f1e8:	0800f215 	.word	0x0800f215
 800f1ec:	0800f22b 	.word	0x0800f22b
 800f1f0:	0800f21b 	.word	0x0800f21b
 800f1f4:	0800f22b 	.word	0x0800f22b
 800f1f8:	0800f22b 	.word	0x0800f22b
 800f1fc:	0800f22b 	.word	0x0800f22b
 800f200:	0800f223 	.word	0x0800f223
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f204:	f7fc fff6 	bl	800c1f4 <HAL_RCC_GetPCLK1Freq>
 800f208:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800f20a:	e014      	b.n	800f236 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f20c:	f7fd f808 	bl	800c220 <HAL_RCC_GetPCLK2Freq>
 800f210:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800f212:	e010      	b.n	800f236 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f214:	4b26      	ldr	r3, [pc, #152]	; (800f2b0 <UART_SetConfig+0x594>)
 800f216:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800f218:	e00d      	b.n	800f236 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f21a:	f7fc ff7d 	bl	800c118 <HAL_RCC_GetSysClockFreq>
 800f21e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800f220:	e009      	b.n	800f236 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f222:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f226:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800f228:	e005      	b.n	800f236 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800f22a:	2300      	movs	r3, #0
 800f22c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800f22e:	2301      	movs	r3, #1
 800f230:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800f234:	bf00      	nop
    }

    if (pclk != 0U)
 800f236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d021      	beq.n	800f280 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f23c:	697b      	ldr	r3, [r7, #20]
 800f23e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f240:	4a1a      	ldr	r2, [pc, #104]	; (800f2ac <UART_SetConfig+0x590>)
 800f242:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f246:	461a      	mov	r2, r3
 800f248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f24a:	fbb3 f2f2 	udiv	r2, r3, r2
 800f24e:	697b      	ldr	r3, [r7, #20]
 800f250:	685b      	ldr	r3, [r3, #4]
 800f252:	085b      	lsrs	r3, r3, #1
 800f254:	441a      	add	r2, r3
 800f256:	697b      	ldr	r3, [r7, #20]
 800f258:	685b      	ldr	r3, [r3, #4]
 800f25a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f25e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f260:	6a3b      	ldr	r3, [r7, #32]
 800f262:	2b0f      	cmp	r3, #15
 800f264:	d909      	bls.n	800f27a <UART_SetConfig+0x55e>
 800f266:	6a3b      	ldr	r3, [r7, #32]
 800f268:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f26c:	d205      	bcs.n	800f27a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f26e:	6a3b      	ldr	r3, [r7, #32]
 800f270:	b29a      	uxth	r2, r3
 800f272:	697b      	ldr	r3, [r7, #20]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	60da      	str	r2, [r3, #12]
 800f278:	e002      	b.n	800f280 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800f27a:	2301      	movs	r3, #1
 800f27c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f280:	697b      	ldr	r3, [r7, #20]
 800f282:	2201      	movs	r2, #1
 800f284:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800f288:	697b      	ldr	r3, [r7, #20]
 800f28a:	2201      	movs	r2, #1
 800f28c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f290:	697b      	ldr	r3, [r7, #20]
 800f292:	2200      	movs	r2, #0
 800f294:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800f296:	697b      	ldr	r3, [r7, #20]
 800f298:	2200      	movs	r2, #0
 800f29a:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800f29c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800f2a0:	4618      	mov	r0, r3
 800f2a2:	3730      	adds	r7, #48	; 0x30
 800f2a4:	46bd      	mov	sp, r7
 800f2a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f2aa:	bf00      	nop
 800f2ac:	0801ad3c 	.word	0x0801ad3c
 800f2b0:	00f42400 	.word	0x00f42400

0800f2b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f2b4:	b480      	push	{r7}
 800f2b6:	b083      	sub	sp, #12
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f2c0:	f003 0308 	and.w	r3, r3, #8
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d00a      	beq.n	800f2de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	681b      	ldr	r3, [r3, #0]
 800f2cc:	685b      	ldr	r3, [r3, #4]
 800f2ce:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	430a      	orrs	r2, r1
 800f2dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f2e2:	f003 0301 	and.w	r3, r3, #1
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d00a      	beq.n	800f300 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	681b      	ldr	r3, [r3, #0]
 800f2ee:	685b      	ldr	r3, [r3, #4]
 800f2f0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	430a      	orrs	r2, r1
 800f2fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f304:	f003 0302 	and.w	r3, r3, #2
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d00a      	beq.n	800f322 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	681b      	ldr	r3, [r3, #0]
 800f310:	685b      	ldr	r3, [r3, #4]
 800f312:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	430a      	orrs	r2, r1
 800f320:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f326:	f003 0304 	and.w	r3, r3, #4
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d00a      	beq.n	800f344 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	685b      	ldr	r3, [r3, #4]
 800f334:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	430a      	orrs	r2, r1
 800f342:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f348:	f003 0310 	and.w	r3, r3, #16
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d00a      	beq.n	800f366 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	689b      	ldr	r3, [r3, #8]
 800f356:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	430a      	orrs	r2, r1
 800f364:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f36a:	f003 0320 	and.w	r3, r3, #32
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d00a      	beq.n	800f388 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	689b      	ldr	r3, [r3, #8]
 800f378:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	681b      	ldr	r3, [r3, #0]
 800f384:	430a      	orrs	r2, r1
 800f386:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f38c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f390:	2b00      	cmp	r3, #0
 800f392:	d01a      	beq.n	800f3ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	681b      	ldr	r3, [r3, #0]
 800f398:	685b      	ldr	r3, [r3, #4]
 800f39a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	430a      	orrs	r2, r1
 800f3a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f3ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f3b2:	d10a      	bne.n	800f3ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	685b      	ldr	r3, [r3, #4]
 800f3ba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	430a      	orrs	r2, r1
 800f3c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f3ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d00a      	beq.n	800f3ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	685b      	ldr	r3, [r3, #4]
 800f3dc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	681b      	ldr	r3, [r3, #0]
 800f3e8:	430a      	orrs	r2, r1
 800f3ea:	605a      	str	r2, [r3, #4]
  }
}
 800f3ec:	bf00      	nop
 800f3ee:	370c      	adds	r7, #12
 800f3f0:	46bd      	mov	sp, r7
 800f3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f6:	4770      	bx	lr

0800f3f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f3f8:	b580      	push	{r7, lr}
 800f3fa:	b098      	sub	sp, #96	; 0x60
 800f3fc:	af02      	add	r7, sp, #8
 800f3fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	2200      	movs	r2, #0
 800f404:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f408:	f7f6 fda0 	bl	8005f4c <HAL_GetTick>
 800f40c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	f003 0308 	and.w	r3, r3, #8
 800f418:	2b08      	cmp	r3, #8
 800f41a:	d12f      	bne.n	800f47c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f41c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f420:	9300      	str	r3, [sp, #0]
 800f422:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f424:	2200      	movs	r2, #0
 800f426:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f42a:	6878      	ldr	r0, [r7, #4]
 800f42c:	f000 f88e 	bl	800f54c <UART_WaitOnFlagUntilTimeout>
 800f430:	4603      	mov	r3, r0
 800f432:	2b00      	cmp	r3, #0
 800f434:	d022      	beq.n	800f47c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f43c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f43e:	e853 3f00 	ldrex	r3, [r3]
 800f442:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800f444:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f446:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f44a:	653b      	str	r3, [r7, #80]	; 0x50
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	461a      	mov	r2, r3
 800f452:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f454:	647b      	str	r3, [r7, #68]	; 0x44
 800f456:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f458:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f45a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f45c:	e841 2300 	strex	r3, r2, [r1]
 800f460:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f462:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f464:	2b00      	cmp	r3, #0
 800f466:	d1e6      	bne.n	800f436 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	2220      	movs	r2, #32
 800f46c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	2200      	movs	r2, #0
 800f474:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f478:	2303      	movs	r3, #3
 800f47a:	e063      	b.n	800f544 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	681b      	ldr	r3, [r3, #0]
 800f482:	f003 0304 	and.w	r3, r3, #4
 800f486:	2b04      	cmp	r3, #4
 800f488:	d149      	bne.n	800f51e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f48a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f48e:	9300      	str	r3, [sp, #0]
 800f490:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f492:	2200      	movs	r2, #0
 800f494:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800f498:	6878      	ldr	r0, [r7, #4]
 800f49a:	f000 f857 	bl	800f54c <UART_WaitOnFlagUntilTimeout>
 800f49e:	4603      	mov	r3, r0
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d03c      	beq.n	800f51e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4ac:	e853 3f00 	ldrex	r3, [r3]
 800f4b0:	623b      	str	r3, [r7, #32]
   return(result);
 800f4b2:	6a3b      	ldr	r3, [r7, #32]
 800f4b4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f4b8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	461a      	mov	r2, r3
 800f4c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f4c2:	633b      	str	r3, [r7, #48]	; 0x30
 800f4c4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f4c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f4ca:	e841 2300 	strex	r3, r2, [r1]
 800f4ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f4d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d1e6      	bne.n	800f4a4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	3308      	adds	r3, #8
 800f4dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4de:	693b      	ldr	r3, [r7, #16]
 800f4e0:	e853 3f00 	ldrex	r3, [r3]
 800f4e4:	60fb      	str	r3, [r7, #12]
   return(result);
 800f4e6:	68fb      	ldr	r3, [r7, #12]
 800f4e8:	f023 0301 	bic.w	r3, r3, #1
 800f4ec:	64bb      	str	r3, [r7, #72]	; 0x48
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	681b      	ldr	r3, [r3, #0]
 800f4f2:	3308      	adds	r3, #8
 800f4f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f4f6:	61fa      	str	r2, [r7, #28]
 800f4f8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4fa:	69b9      	ldr	r1, [r7, #24]
 800f4fc:	69fa      	ldr	r2, [r7, #28]
 800f4fe:	e841 2300 	strex	r3, r2, [r1]
 800f502:	617b      	str	r3, [r7, #20]
   return(result);
 800f504:	697b      	ldr	r3, [r7, #20]
 800f506:	2b00      	cmp	r3, #0
 800f508:	d1e5      	bne.n	800f4d6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	2220      	movs	r2, #32
 800f50e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	2200      	movs	r2, #0
 800f516:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f51a:	2303      	movs	r3, #3
 800f51c:	e012      	b.n	800f544 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	2220      	movs	r2, #32
 800f522:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	2220      	movs	r2, #32
 800f52a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	2200      	movs	r2, #0
 800f532:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	2200      	movs	r2, #0
 800f538:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	2200      	movs	r2, #0
 800f53e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f542:	2300      	movs	r3, #0
}
 800f544:	4618      	mov	r0, r3
 800f546:	3758      	adds	r7, #88	; 0x58
 800f548:	46bd      	mov	sp, r7
 800f54a:	bd80      	pop	{r7, pc}

0800f54c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f54c:	b580      	push	{r7, lr}
 800f54e:	b084      	sub	sp, #16
 800f550:	af00      	add	r7, sp, #0
 800f552:	60f8      	str	r0, [r7, #12]
 800f554:	60b9      	str	r1, [r7, #8]
 800f556:	603b      	str	r3, [r7, #0]
 800f558:	4613      	mov	r3, r2
 800f55a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f55c:	e04f      	b.n	800f5fe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f55e:	69bb      	ldr	r3, [r7, #24]
 800f560:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f564:	d04b      	beq.n	800f5fe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f566:	f7f6 fcf1 	bl	8005f4c <HAL_GetTick>
 800f56a:	4602      	mov	r2, r0
 800f56c:	683b      	ldr	r3, [r7, #0]
 800f56e:	1ad3      	subs	r3, r2, r3
 800f570:	69ba      	ldr	r2, [r7, #24]
 800f572:	429a      	cmp	r2, r3
 800f574:	d302      	bcc.n	800f57c <UART_WaitOnFlagUntilTimeout+0x30>
 800f576:	69bb      	ldr	r3, [r7, #24]
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d101      	bne.n	800f580 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f57c:	2303      	movs	r3, #3
 800f57e:	e04e      	b.n	800f61e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	f003 0304 	and.w	r3, r3, #4
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d037      	beq.n	800f5fe <UART_WaitOnFlagUntilTimeout+0xb2>
 800f58e:	68bb      	ldr	r3, [r7, #8]
 800f590:	2b80      	cmp	r3, #128	; 0x80
 800f592:	d034      	beq.n	800f5fe <UART_WaitOnFlagUntilTimeout+0xb2>
 800f594:	68bb      	ldr	r3, [r7, #8]
 800f596:	2b40      	cmp	r3, #64	; 0x40
 800f598:	d031      	beq.n	800f5fe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f59a:	68fb      	ldr	r3, [r7, #12]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	69db      	ldr	r3, [r3, #28]
 800f5a0:	f003 0308 	and.w	r3, r3, #8
 800f5a4:	2b08      	cmp	r3, #8
 800f5a6:	d110      	bne.n	800f5ca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f5a8:	68fb      	ldr	r3, [r7, #12]
 800f5aa:	681b      	ldr	r3, [r3, #0]
 800f5ac:	2208      	movs	r2, #8
 800f5ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f5b0:	68f8      	ldr	r0, [r7, #12]
 800f5b2:	f000 f838 	bl	800f626 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	2208      	movs	r2, #8
 800f5ba:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	2200      	movs	r2, #0
 800f5c2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800f5c6:	2301      	movs	r3, #1
 800f5c8:	e029      	b.n	800f61e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	69db      	ldr	r3, [r3, #28]
 800f5d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f5d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f5d8:	d111      	bne.n	800f5fe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f5e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f5e4:	68f8      	ldr	r0, [r7, #12]
 800f5e6:	f000 f81e 	bl	800f626 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f5ea:	68fb      	ldr	r3, [r7, #12]
 800f5ec:	2220      	movs	r2, #32
 800f5ee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	2200      	movs	r2, #0
 800f5f6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800f5fa:	2303      	movs	r3, #3
 800f5fc:	e00f      	b.n	800f61e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f5fe:	68fb      	ldr	r3, [r7, #12]
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	69da      	ldr	r2, [r3, #28]
 800f604:	68bb      	ldr	r3, [r7, #8]
 800f606:	4013      	ands	r3, r2
 800f608:	68ba      	ldr	r2, [r7, #8]
 800f60a:	429a      	cmp	r2, r3
 800f60c:	bf0c      	ite	eq
 800f60e:	2301      	moveq	r3, #1
 800f610:	2300      	movne	r3, #0
 800f612:	b2db      	uxtb	r3, r3
 800f614:	461a      	mov	r2, r3
 800f616:	79fb      	ldrb	r3, [r7, #7]
 800f618:	429a      	cmp	r2, r3
 800f61a:	d0a0      	beq.n	800f55e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f61c:	2300      	movs	r3, #0
}
 800f61e:	4618      	mov	r0, r3
 800f620:	3710      	adds	r7, #16
 800f622:	46bd      	mov	sp, r7
 800f624:	bd80      	pop	{r7, pc}

0800f626 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f626:	b480      	push	{r7}
 800f628:	b095      	sub	sp, #84	; 0x54
 800f62a:	af00      	add	r7, sp, #0
 800f62c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	681b      	ldr	r3, [r3, #0]
 800f632:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f634:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f636:	e853 3f00 	ldrex	r3, [r3]
 800f63a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f63c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f63e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f642:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	681b      	ldr	r3, [r3, #0]
 800f648:	461a      	mov	r2, r3
 800f64a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f64c:	643b      	str	r3, [r7, #64]	; 0x40
 800f64e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f650:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f652:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f654:	e841 2300 	strex	r3, r2, [r1]
 800f658:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f65a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d1e6      	bne.n	800f62e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	3308      	adds	r3, #8
 800f666:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f668:	6a3b      	ldr	r3, [r7, #32]
 800f66a:	e853 3f00 	ldrex	r3, [r3]
 800f66e:	61fb      	str	r3, [r7, #28]
   return(result);
 800f670:	69fb      	ldr	r3, [r7, #28]
 800f672:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f676:	f023 0301 	bic.w	r3, r3, #1
 800f67a:	64bb      	str	r3, [r7, #72]	; 0x48
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	3308      	adds	r3, #8
 800f682:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f684:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f686:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f688:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f68a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f68c:	e841 2300 	strex	r3, r2, [r1]
 800f690:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f694:	2b00      	cmp	r3, #0
 800f696:	d1e3      	bne.n	800f660 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f69c:	2b01      	cmp	r3, #1
 800f69e:	d118      	bne.n	800f6d2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	e853 3f00 	ldrex	r3, [r3]
 800f6ac:	60bb      	str	r3, [r7, #8]
   return(result);
 800f6ae:	68bb      	ldr	r3, [r7, #8]
 800f6b0:	f023 0310 	bic.w	r3, r3, #16
 800f6b4:	647b      	str	r3, [r7, #68]	; 0x44
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	681b      	ldr	r3, [r3, #0]
 800f6ba:	461a      	mov	r2, r3
 800f6bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f6be:	61bb      	str	r3, [r7, #24]
 800f6c0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6c2:	6979      	ldr	r1, [r7, #20]
 800f6c4:	69ba      	ldr	r2, [r7, #24]
 800f6c6:	e841 2300 	strex	r3, r2, [r1]
 800f6ca:	613b      	str	r3, [r7, #16]
   return(result);
 800f6cc:	693b      	ldr	r3, [r7, #16]
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d1e6      	bne.n	800f6a0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	2220      	movs	r2, #32
 800f6d6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	2200      	movs	r2, #0
 800f6de:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	2200      	movs	r2, #0
 800f6e4:	675a      	str	r2, [r3, #116]	; 0x74
}
 800f6e6:	bf00      	nop
 800f6e8:	3754      	adds	r7, #84	; 0x54
 800f6ea:	46bd      	mov	sp, r7
 800f6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6f0:	4770      	bx	lr

0800f6f2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f6f2:	b480      	push	{r7}
 800f6f4:	b085      	sub	sp, #20
 800f6f6:	af00      	add	r7, sp, #0
 800f6f8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800f700:	2b01      	cmp	r3, #1
 800f702:	d101      	bne.n	800f708 <HAL_UARTEx_DisableFifoMode+0x16>
 800f704:	2302      	movs	r3, #2
 800f706:	e027      	b.n	800f758 <HAL_UARTEx_DisableFifoMode+0x66>
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	2201      	movs	r2, #1
 800f70c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	2224      	movs	r2, #36	; 0x24
 800f714:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	681b      	ldr	r3, [r3, #0]
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	681a      	ldr	r2, [r3, #0]
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	681b      	ldr	r3, [r3, #0]
 800f72a:	f022 0201 	bic.w	r2, r2, #1
 800f72e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f730:	68fb      	ldr	r3, [r7, #12]
 800f732:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800f736:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	2200      	movs	r2, #0
 800f73c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	681b      	ldr	r3, [r3, #0]
 800f742:	68fa      	ldr	r2, [r7, #12]
 800f744:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	2220      	movs	r2, #32
 800f74a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	2200      	movs	r2, #0
 800f752:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f756:	2300      	movs	r3, #0
}
 800f758:	4618      	mov	r0, r3
 800f75a:	3714      	adds	r7, #20
 800f75c:	46bd      	mov	sp, r7
 800f75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f762:	4770      	bx	lr

0800f764 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f764:	b580      	push	{r7, lr}
 800f766:	b084      	sub	sp, #16
 800f768:	af00      	add	r7, sp, #0
 800f76a:	6078      	str	r0, [r7, #4]
 800f76c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800f774:	2b01      	cmp	r3, #1
 800f776:	d101      	bne.n	800f77c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f778:	2302      	movs	r3, #2
 800f77a:	e02d      	b.n	800f7d8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	2201      	movs	r2, #1
 800f780:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	2224      	movs	r2, #36	; 0x24
 800f788:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	681b      	ldr	r3, [r3, #0]
 800f798:	681a      	ldr	r2, [r3, #0]
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	681b      	ldr	r3, [r3, #0]
 800f79e:	f022 0201 	bic.w	r2, r2, #1
 800f7a2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	689b      	ldr	r3, [r3, #8]
 800f7aa:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	683a      	ldr	r2, [r7, #0]
 800f7b4:	430a      	orrs	r2, r1
 800f7b6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f7b8:	6878      	ldr	r0, [r7, #4]
 800f7ba:	f000 f84f 	bl	800f85c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	68fa      	ldr	r2, [r7, #12]
 800f7c4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	2220      	movs	r2, #32
 800f7ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	2200      	movs	r2, #0
 800f7d2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f7d6:	2300      	movs	r3, #0
}
 800f7d8:	4618      	mov	r0, r3
 800f7da:	3710      	adds	r7, #16
 800f7dc:	46bd      	mov	sp, r7
 800f7de:	bd80      	pop	{r7, pc}

0800f7e0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f7e0:	b580      	push	{r7, lr}
 800f7e2:	b084      	sub	sp, #16
 800f7e4:	af00      	add	r7, sp, #0
 800f7e6:	6078      	str	r0, [r7, #4]
 800f7e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800f7f0:	2b01      	cmp	r3, #1
 800f7f2:	d101      	bne.n	800f7f8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f7f4:	2302      	movs	r3, #2
 800f7f6:	e02d      	b.n	800f854 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	2201      	movs	r2, #1
 800f7fc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	2224      	movs	r2, #36	; 0x24
 800f804:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	681b      	ldr	r3, [r3, #0]
 800f80e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	681a      	ldr	r2, [r3, #0]
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	681b      	ldr	r3, [r3, #0]
 800f81a:	f022 0201 	bic.w	r2, r2, #1
 800f81e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	689b      	ldr	r3, [r3, #8]
 800f826:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	683a      	ldr	r2, [r7, #0]
 800f830:	430a      	orrs	r2, r1
 800f832:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f834:	6878      	ldr	r0, [r7, #4]
 800f836:	f000 f811 	bl	800f85c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	681b      	ldr	r3, [r3, #0]
 800f83e:	68fa      	ldr	r2, [r7, #12]
 800f840:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	2220      	movs	r2, #32
 800f846:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	2200      	movs	r2, #0
 800f84e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f852:	2300      	movs	r3, #0
}
 800f854:	4618      	mov	r0, r3
 800f856:	3710      	adds	r7, #16
 800f858:	46bd      	mov	sp, r7
 800f85a:	bd80      	pop	{r7, pc}

0800f85c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f85c:	b480      	push	{r7}
 800f85e:	b085      	sub	sp, #20
 800f860:	af00      	add	r7, sp, #0
 800f862:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d108      	bne.n	800f87e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	2201      	movs	r2, #1
 800f870:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	2201      	movs	r2, #1
 800f878:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f87c:	e031      	b.n	800f8e2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f87e:	2308      	movs	r3, #8
 800f880:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f882:	2308      	movs	r3, #8
 800f884:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	681b      	ldr	r3, [r3, #0]
 800f88a:	689b      	ldr	r3, [r3, #8]
 800f88c:	0e5b      	lsrs	r3, r3, #25
 800f88e:	b2db      	uxtb	r3, r3
 800f890:	f003 0307 	and.w	r3, r3, #7
 800f894:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	689b      	ldr	r3, [r3, #8]
 800f89c:	0f5b      	lsrs	r3, r3, #29
 800f89e:	b2db      	uxtb	r3, r3
 800f8a0:	f003 0307 	and.w	r3, r3, #7
 800f8a4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f8a6:	7bbb      	ldrb	r3, [r7, #14]
 800f8a8:	7b3a      	ldrb	r2, [r7, #12]
 800f8aa:	4911      	ldr	r1, [pc, #68]	; (800f8f0 <UARTEx_SetNbDataToProcess+0x94>)
 800f8ac:	5c8a      	ldrb	r2, [r1, r2]
 800f8ae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f8b2:	7b3a      	ldrb	r2, [r7, #12]
 800f8b4:	490f      	ldr	r1, [pc, #60]	; (800f8f4 <UARTEx_SetNbDataToProcess+0x98>)
 800f8b6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f8b8:	fb93 f3f2 	sdiv	r3, r3, r2
 800f8bc:	b29a      	uxth	r2, r3
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f8c4:	7bfb      	ldrb	r3, [r7, #15]
 800f8c6:	7b7a      	ldrb	r2, [r7, #13]
 800f8c8:	4909      	ldr	r1, [pc, #36]	; (800f8f0 <UARTEx_SetNbDataToProcess+0x94>)
 800f8ca:	5c8a      	ldrb	r2, [r1, r2]
 800f8cc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f8d0:	7b7a      	ldrb	r2, [r7, #13]
 800f8d2:	4908      	ldr	r1, [pc, #32]	; (800f8f4 <UARTEx_SetNbDataToProcess+0x98>)
 800f8d4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f8d6:	fb93 f3f2 	sdiv	r3, r3, r2
 800f8da:	b29a      	uxth	r2, r3
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800f8e2:	bf00      	nop
 800f8e4:	3714      	adds	r7, #20
 800f8e6:	46bd      	mov	sp, r7
 800f8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ec:	4770      	bx	lr
 800f8ee:	bf00      	nop
 800f8f0:	0801ad54 	.word	0x0801ad54
 800f8f4:	0801ad5c 	.word	0x0801ad5c

0800f8f8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800f8f8:	b480      	push	{r7}
 800f8fa:	b085      	sub	sp, #20
 800f8fc:	af00      	add	r7, sp, #0
 800f8fe:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	2200      	movs	r2, #0
 800f904:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800f908:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800f90c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	b29a      	uxth	r2, r3
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800f918:	2300      	movs	r3, #0
}
 800f91a:	4618      	mov	r0, r3
 800f91c:	3714      	adds	r7, #20
 800f91e:	46bd      	mov	sp, r7
 800f920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f924:	4770      	bx	lr

0800f926 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800f926:	b480      	push	{r7}
 800f928:	b085      	sub	sp, #20
 800f92a:	af00      	add	r7, sp, #0
 800f92c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800f92e:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800f932:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800f93a:	b29a      	uxth	r2, r3
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	b29b      	uxth	r3, r3
 800f940:	43db      	mvns	r3, r3
 800f942:	b29b      	uxth	r3, r3
 800f944:	4013      	ands	r3, r2
 800f946:	b29a      	uxth	r2, r3
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800f94e:	2300      	movs	r3, #0
}
 800f950:	4618      	mov	r0, r3
 800f952:	3714      	adds	r7, #20
 800f954:	46bd      	mov	sp, r7
 800f956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f95a:	4770      	bx	lr

0800f95c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800f95c:	b480      	push	{r7}
 800f95e:	b085      	sub	sp, #20
 800f960:	af00      	add	r7, sp, #0
 800f962:	60f8      	str	r0, [r7, #12]
 800f964:	1d3b      	adds	r3, r7, #4
 800f966:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	2201      	movs	r2, #1
 800f96e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800f972:	68fb      	ldr	r3, [r7, #12]
 800f974:	2200      	movs	r2, #0
 800f976:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	2200      	movs	r2, #0
 800f97e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800f982:	68fb      	ldr	r3, [r7, #12]
 800f984:	2200      	movs	r2, #0
 800f986:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800f98a:	2300      	movs	r3, #0
}
 800f98c:	4618      	mov	r0, r3
 800f98e:	3714      	adds	r7, #20
 800f990:	46bd      	mov	sp, r7
 800f992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f996:	4770      	bx	lr

0800f998 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f998:	b480      	push	{r7}
 800f99a:	b09d      	sub	sp, #116	; 0x74
 800f99c:	af00      	add	r7, sp, #0
 800f99e:	6078      	str	r0, [r7, #4]
 800f9a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800f9a2:	2300      	movs	r3, #0
 800f9a4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800f9a8:	687a      	ldr	r2, [r7, #4]
 800f9aa:	683b      	ldr	r3, [r7, #0]
 800f9ac:	781b      	ldrb	r3, [r3, #0]
 800f9ae:	009b      	lsls	r3, r3, #2
 800f9b0:	4413      	add	r3, r2
 800f9b2:	881b      	ldrh	r3, [r3, #0]
 800f9b4:	b29b      	uxth	r3, r3
 800f9b6:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800f9ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f9be:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800f9c2:	683b      	ldr	r3, [r7, #0]
 800f9c4:	78db      	ldrb	r3, [r3, #3]
 800f9c6:	2b03      	cmp	r3, #3
 800f9c8:	d81f      	bhi.n	800fa0a <USB_ActivateEndpoint+0x72>
 800f9ca:	a201      	add	r2, pc, #4	; (adr r2, 800f9d0 <USB_ActivateEndpoint+0x38>)
 800f9cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9d0:	0800f9e1 	.word	0x0800f9e1
 800f9d4:	0800f9fd 	.word	0x0800f9fd
 800f9d8:	0800fa13 	.word	0x0800fa13
 800f9dc:	0800f9ef 	.word	0x0800f9ef
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800f9e0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800f9e4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f9e8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800f9ec:	e012      	b.n	800fa14 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800f9ee:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800f9f2:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800f9f6:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800f9fa:	e00b      	b.n	800fa14 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800f9fc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800fa00:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800fa04:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800fa08:	e004      	b.n	800fa14 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800fa0a:	2301      	movs	r3, #1
 800fa0c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 800fa10:	e000      	b.n	800fa14 <USB_ActivateEndpoint+0x7c>
      break;
 800fa12:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800fa14:	687a      	ldr	r2, [r7, #4]
 800fa16:	683b      	ldr	r3, [r7, #0]
 800fa18:	781b      	ldrb	r3, [r3, #0]
 800fa1a:	009b      	lsls	r3, r3, #2
 800fa1c:	441a      	add	r2, r3
 800fa1e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800fa22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800fa26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800fa2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fa2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fa32:	b29b      	uxth	r3, r3
 800fa34:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800fa36:	687a      	ldr	r2, [r7, #4]
 800fa38:	683b      	ldr	r3, [r7, #0]
 800fa3a:	781b      	ldrb	r3, [r3, #0]
 800fa3c:	009b      	lsls	r3, r3, #2
 800fa3e:	4413      	add	r3, r2
 800fa40:	881b      	ldrh	r3, [r3, #0]
 800fa42:	b29b      	uxth	r3, r3
 800fa44:	b21b      	sxth	r3, r3
 800fa46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fa4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fa4e:	b21a      	sxth	r2, r3
 800fa50:	683b      	ldr	r3, [r7, #0]
 800fa52:	781b      	ldrb	r3, [r3, #0]
 800fa54:	b21b      	sxth	r3, r3
 800fa56:	4313      	orrs	r3, r2
 800fa58:	b21b      	sxth	r3, r3
 800fa5a:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800fa5e:	687a      	ldr	r2, [r7, #4]
 800fa60:	683b      	ldr	r3, [r7, #0]
 800fa62:	781b      	ldrb	r3, [r3, #0]
 800fa64:	009b      	lsls	r3, r3, #2
 800fa66:	441a      	add	r2, r3
 800fa68:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800fa6c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800fa70:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800fa74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fa78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fa7c:	b29b      	uxth	r3, r3
 800fa7e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800fa80:	683b      	ldr	r3, [r7, #0]
 800fa82:	7b1b      	ldrb	r3, [r3, #12]
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	f040 8178 	bne.w	800fd7a <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 800fa8a:	683b      	ldr	r3, [r7, #0]
 800fa8c:	785b      	ldrb	r3, [r3, #1]
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	f000 8084 	beq.w	800fb9c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	61bb      	str	r3, [r7, #24]
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fa9e:	b29b      	uxth	r3, r3
 800faa0:	461a      	mov	r2, r3
 800faa2:	69bb      	ldr	r3, [r7, #24]
 800faa4:	4413      	add	r3, r2
 800faa6:	61bb      	str	r3, [r7, #24]
 800faa8:	683b      	ldr	r3, [r7, #0]
 800faaa:	781b      	ldrb	r3, [r3, #0]
 800faac:	00da      	lsls	r2, r3, #3
 800faae:	69bb      	ldr	r3, [r7, #24]
 800fab0:	4413      	add	r3, r2
 800fab2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800fab6:	617b      	str	r3, [r7, #20]
 800fab8:	683b      	ldr	r3, [r7, #0]
 800faba:	88db      	ldrh	r3, [r3, #6]
 800fabc:	085b      	lsrs	r3, r3, #1
 800fabe:	b29b      	uxth	r3, r3
 800fac0:	005b      	lsls	r3, r3, #1
 800fac2:	b29a      	uxth	r2, r3
 800fac4:	697b      	ldr	r3, [r7, #20]
 800fac6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800fac8:	687a      	ldr	r2, [r7, #4]
 800faca:	683b      	ldr	r3, [r7, #0]
 800facc:	781b      	ldrb	r3, [r3, #0]
 800face:	009b      	lsls	r3, r3, #2
 800fad0:	4413      	add	r3, r2
 800fad2:	881b      	ldrh	r3, [r3, #0]
 800fad4:	827b      	strh	r3, [r7, #18]
 800fad6:	8a7b      	ldrh	r3, [r7, #18]
 800fad8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fadc:	2b00      	cmp	r3, #0
 800fade:	d01b      	beq.n	800fb18 <USB_ActivateEndpoint+0x180>
 800fae0:	687a      	ldr	r2, [r7, #4]
 800fae2:	683b      	ldr	r3, [r7, #0]
 800fae4:	781b      	ldrb	r3, [r3, #0]
 800fae6:	009b      	lsls	r3, r3, #2
 800fae8:	4413      	add	r3, r2
 800faea:	881b      	ldrh	r3, [r3, #0]
 800faec:	b29b      	uxth	r3, r3
 800faee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800faf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800faf6:	823b      	strh	r3, [r7, #16]
 800faf8:	687a      	ldr	r2, [r7, #4]
 800fafa:	683b      	ldr	r3, [r7, #0]
 800fafc:	781b      	ldrb	r3, [r3, #0]
 800fafe:	009b      	lsls	r3, r3, #2
 800fb00:	441a      	add	r2, r3
 800fb02:	8a3b      	ldrh	r3, [r7, #16]
 800fb04:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800fb08:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800fb0c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fb10:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800fb14:	b29b      	uxth	r3, r3
 800fb16:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800fb18:	683b      	ldr	r3, [r7, #0]
 800fb1a:	78db      	ldrb	r3, [r3, #3]
 800fb1c:	2b01      	cmp	r3, #1
 800fb1e:	d020      	beq.n	800fb62 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800fb20:	687a      	ldr	r2, [r7, #4]
 800fb22:	683b      	ldr	r3, [r7, #0]
 800fb24:	781b      	ldrb	r3, [r3, #0]
 800fb26:	009b      	lsls	r3, r3, #2
 800fb28:	4413      	add	r3, r2
 800fb2a:	881b      	ldrh	r3, [r3, #0]
 800fb2c:	b29b      	uxth	r3, r3
 800fb2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fb32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fb36:	81bb      	strh	r3, [r7, #12]
 800fb38:	89bb      	ldrh	r3, [r7, #12]
 800fb3a:	f083 0320 	eor.w	r3, r3, #32
 800fb3e:	81bb      	strh	r3, [r7, #12]
 800fb40:	687a      	ldr	r2, [r7, #4]
 800fb42:	683b      	ldr	r3, [r7, #0]
 800fb44:	781b      	ldrb	r3, [r3, #0]
 800fb46:	009b      	lsls	r3, r3, #2
 800fb48:	441a      	add	r2, r3
 800fb4a:	89bb      	ldrh	r3, [r7, #12]
 800fb4c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800fb50:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800fb54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fb58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fb5c:	b29b      	uxth	r3, r3
 800fb5e:	8013      	strh	r3, [r2, #0]
 800fb60:	e2d5      	b.n	801010e <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800fb62:	687a      	ldr	r2, [r7, #4]
 800fb64:	683b      	ldr	r3, [r7, #0]
 800fb66:	781b      	ldrb	r3, [r3, #0]
 800fb68:	009b      	lsls	r3, r3, #2
 800fb6a:	4413      	add	r3, r2
 800fb6c:	881b      	ldrh	r3, [r3, #0]
 800fb6e:	b29b      	uxth	r3, r3
 800fb70:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fb74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fb78:	81fb      	strh	r3, [r7, #14]
 800fb7a:	687a      	ldr	r2, [r7, #4]
 800fb7c:	683b      	ldr	r3, [r7, #0]
 800fb7e:	781b      	ldrb	r3, [r3, #0]
 800fb80:	009b      	lsls	r3, r3, #2
 800fb82:	441a      	add	r2, r3
 800fb84:	89fb      	ldrh	r3, [r7, #14]
 800fb86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800fb8a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800fb8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fb92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fb96:	b29b      	uxth	r3, r3
 800fb98:	8013      	strh	r3, [r2, #0]
 800fb9a:	e2b8      	b.n	801010e <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	633b      	str	r3, [r7, #48]	; 0x30
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fba6:	b29b      	uxth	r3, r3
 800fba8:	461a      	mov	r2, r3
 800fbaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbac:	4413      	add	r3, r2
 800fbae:	633b      	str	r3, [r7, #48]	; 0x30
 800fbb0:	683b      	ldr	r3, [r7, #0]
 800fbb2:	781b      	ldrb	r3, [r3, #0]
 800fbb4:	00da      	lsls	r2, r3, #3
 800fbb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbb8:	4413      	add	r3, r2
 800fbba:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800fbbe:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fbc0:	683b      	ldr	r3, [r7, #0]
 800fbc2:	88db      	ldrh	r3, [r3, #6]
 800fbc4:	085b      	lsrs	r3, r3, #1
 800fbc6:	b29b      	uxth	r3, r3
 800fbc8:	005b      	lsls	r3, r3, #1
 800fbca:	b29a      	uxth	r2, r3
 800fbcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fbce:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	62bb      	str	r3, [r7, #40]	; 0x28
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fbda:	b29b      	uxth	r3, r3
 800fbdc:	461a      	mov	r2, r3
 800fbde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbe0:	4413      	add	r3, r2
 800fbe2:	62bb      	str	r3, [r7, #40]	; 0x28
 800fbe4:	683b      	ldr	r3, [r7, #0]
 800fbe6:	781b      	ldrb	r3, [r3, #0]
 800fbe8:	00da      	lsls	r2, r3, #3
 800fbea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbec:	4413      	add	r3, r2
 800fbee:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800fbf2:	627b      	str	r3, [r7, #36]	; 0x24
 800fbf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbf6:	881b      	ldrh	r3, [r3, #0]
 800fbf8:	b29b      	uxth	r3, r3
 800fbfa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fbfe:	b29a      	uxth	r2, r3
 800fc00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc02:	801a      	strh	r2, [r3, #0]
 800fc04:	683b      	ldr	r3, [r7, #0]
 800fc06:	691b      	ldr	r3, [r3, #16]
 800fc08:	2b3e      	cmp	r3, #62	; 0x3e
 800fc0a:	d91d      	bls.n	800fc48 <USB_ActivateEndpoint+0x2b0>
 800fc0c:	683b      	ldr	r3, [r7, #0]
 800fc0e:	691b      	ldr	r3, [r3, #16]
 800fc10:	095b      	lsrs	r3, r3, #5
 800fc12:	66bb      	str	r3, [r7, #104]	; 0x68
 800fc14:	683b      	ldr	r3, [r7, #0]
 800fc16:	691b      	ldr	r3, [r3, #16]
 800fc18:	f003 031f 	and.w	r3, r3, #31
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d102      	bne.n	800fc26 <USB_ActivateEndpoint+0x28e>
 800fc20:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800fc22:	3b01      	subs	r3, #1
 800fc24:	66bb      	str	r3, [r7, #104]	; 0x68
 800fc26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc28:	881b      	ldrh	r3, [r3, #0]
 800fc2a:	b29a      	uxth	r2, r3
 800fc2c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800fc2e:	b29b      	uxth	r3, r3
 800fc30:	029b      	lsls	r3, r3, #10
 800fc32:	b29b      	uxth	r3, r3
 800fc34:	4313      	orrs	r3, r2
 800fc36:	b29b      	uxth	r3, r3
 800fc38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fc3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fc40:	b29a      	uxth	r2, r3
 800fc42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc44:	801a      	strh	r2, [r3, #0]
 800fc46:	e026      	b.n	800fc96 <USB_ActivateEndpoint+0x2fe>
 800fc48:	683b      	ldr	r3, [r7, #0]
 800fc4a:	691b      	ldr	r3, [r3, #16]
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d10a      	bne.n	800fc66 <USB_ActivateEndpoint+0x2ce>
 800fc50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc52:	881b      	ldrh	r3, [r3, #0]
 800fc54:	b29b      	uxth	r3, r3
 800fc56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fc5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fc5e:	b29a      	uxth	r2, r3
 800fc60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc62:	801a      	strh	r2, [r3, #0]
 800fc64:	e017      	b.n	800fc96 <USB_ActivateEndpoint+0x2fe>
 800fc66:	683b      	ldr	r3, [r7, #0]
 800fc68:	691b      	ldr	r3, [r3, #16]
 800fc6a:	085b      	lsrs	r3, r3, #1
 800fc6c:	66bb      	str	r3, [r7, #104]	; 0x68
 800fc6e:	683b      	ldr	r3, [r7, #0]
 800fc70:	691b      	ldr	r3, [r3, #16]
 800fc72:	f003 0301 	and.w	r3, r3, #1
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	d002      	beq.n	800fc80 <USB_ActivateEndpoint+0x2e8>
 800fc7a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800fc7c:	3301      	adds	r3, #1
 800fc7e:	66bb      	str	r3, [r7, #104]	; 0x68
 800fc80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc82:	881b      	ldrh	r3, [r3, #0]
 800fc84:	b29a      	uxth	r2, r3
 800fc86:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800fc88:	b29b      	uxth	r3, r3
 800fc8a:	029b      	lsls	r3, r3, #10
 800fc8c:	b29b      	uxth	r3, r3
 800fc8e:	4313      	orrs	r3, r2
 800fc90:	b29a      	uxth	r2, r3
 800fc92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc94:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800fc96:	687a      	ldr	r2, [r7, #4]
 800fc98:	683b      	ldr	r3, [r7, #0]
 800fc9a:	781b      	ldrb	r3, [r3, #0]
 800fc9c:	009b      	lsls	r3, r3, #2
 800fc9e:	4413      	add	r3, r2
 800fca0:	881b      	ldrh	r3, [r3, #0]
 800fca2:	847b      	strh	r3, [r7, #34]	; 0x22
 800fca4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fca6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d01b      	beq.n	800fce6 <USB_ActivateEndpoint+0x34e>
 800fcae:	687a      	ldr	r2, [r7, #4]
 800fcb0:	683b      	ldr	r3, [r7, #0]
 800fcb2:	781b      	ldrb	r3, [r3, #0]
 800fcb4:	009b      	lsls	r3, r3, #2
 800fcb6:	4413      	add	r3, r2
 800fcb8:	881b      	ldrh	r3, [r3, #0]
 800fcba:	b29b      	uxth	r3, r3
 800fcbc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fcc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fcc4:	843b      	strh	r3, [r7, #32]
 800fcc6:	687a      	ldr	r2, [r7, #4]
 800fcc8:	683b      	ldr	r3, [r7, #0]
 800fcca:	781b      	ldrb	r3, [r3, #0]
 800fccc:	009b      	lsls	r3, r3, #2
 800fcce:	441a      	add	r2, r3
 800fcd0:	8c3b      	ldrh	r3, [r7, #32]
 800fcd2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800fcd6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800fcda:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800fcde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fce2:	b29b      	uxth	r3, r3
 800fce4:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800fce6:	683b      	ldr	r3, [r7, #0]
 800fce8:	781b      	ldrb	r3, [r3, #0]
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	d124      	bne.n	800fd38 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800fcee:	687a      	ldr	r2, [r7, #4]
 800fcf0:	683b      	ldr	r3, [r7, #0]
 800fcf2:	781b      	ldrb	r3, [r3, #0]
 800fcf4:	009b      	lsls	r3, r3, #2
 800fcf6:	4413      	add	r3, r2
 800fcf8:	881b      	ldrh	r3, [r3, #0]
 800fcfa:	b29b      	uxth	r3, r3
 800fcfc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800fd00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fd04:	83bb      	strh	r3, [r7, #28]
 800fd06:	8bbb      	ldrh	r3, [r7, #28]
 800fd08:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800fd0c:	83bb      	strh	r3, [r7, #28]
 800fd0e:	8bbb      	ldrh	r3, [r7, #28]
 800fd10:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800fd14:	83bb      	strh	r3, [r7, #28]
 800fd16:	687a      	ldr	r2, [r7, #4]
 800fd18:	683b      	ldr	r3, [r7, #0]
 800fd1a:	781b      	ldrb	r3, [r3, #0]
 800fd1c:	009b      	lsls	r3, r3, #2
 800fd1e:	441a      	add	r2, r3
 800fd20:	8bbb      	ldrh	r3, [r7, #28]
 800fd22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800fd26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800fd2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fd2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fd32:	b29b      	uxth	r3, r3
 800fd34:	8013      	strh	r3, [r2, #0]
 800fd36:	e1ea      	b.n	801010e <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800fd38:	687a      	ldr	r2, [r7, #4]
 800fd3a:	683b      	ldr	r3, [r7, #0]
 800fd3c:	781b      	ldrb	r3, [r3, #0]
 800fd3e:	009b      	lsls	r3, r3, #2
 800fd40:	4413      	add	r3, r2
 800fd42:	881b      	ldrh	r3, [r3, #0]
 800fd44:	b29b      	uxth	r3, r3
 800fd46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800fd4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fd4e:	83fb      	strh	r3, [r7, #30]
 800fd50:	8bfb      	ldrh	r3, [r7, #30]
 800fd52:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800fd56:	83fb      	strh	r3, [r7, #30]
 800fd58:	687a      	ldr	r2, [r7, #4]
 800fd5a:	683b      	ldr	r3, [r7, #0]
 800fd5c:	781b      	ldrb	r3, [r3, #0]
 800fd5e:	009b      	lsls	r3, r3, #2
 800fd60:	441a      	add	r2, r3
 800fd62:	8bfb      	ldrh	r3, [r7, #30]
 800fd64:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800fd68:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800fd6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fd70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fd74:	b29b      	uxth	r3, r3
 800fd76:	8013      	strh	r3, [r2, #0]
 800fd78:	e1c9      	b.n	801010e <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800fd7a:	683b      	ldr	r3, [r7, #0]
 800fd7c:	78db      	ldrb	r3, [r3, #3]
 800fd7e:	2b02      	cmp	r3, #2
 800fd80:	d11e      	bne.n	800fdc0 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800fd82:	687a      	ldr	r2, [r7, #4]
 800fd84:	683b      	ldr	r3, [r7, #0]
 800fd86:	781b      	ldrb	r3, [r3, #0]
 800fd88:	009b      	lsls	r3, r3, #2
 800fd8a:	4413      	add	r3, r2
 800fd8c:	881b      	ldrh	r3, [r3, #0]
 800fd8e:	b29b      	uxth	r3, r3
 800fd90:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fd94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fd98:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800fd9c:	687a      	ldr	r2, [r7, #4]
 800fd9e:	683b      	ldr	r3, [r7, #0]
 800fda0:	781b      	ldrb	r3, [r3, #0]
 800fda2:	009b      	lsls	r3, r3, #2
 800fda4:	441a      	add	r2, r3
 800fda6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800fdaa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800fdae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800fdb2:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800fdb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fdba:	b29b      	uxth	r3, r3
 800fdbc:	8013      	strh	r3, [r2, #0]
 800fdbe:	e01d      	b.n	800fdfc <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800fdc0:	687a      	ldr	r2, [r7, #4]
 800fdc2:	683b      	ldr	r3, [r7, #0]
 800fdc4:	781b      	ldrb	r3, [r3, #0]
 800fdc6:	009b      	lsls	r3, r3, #2
 800fdc8:	4413      	add	r3, r2
 800fdca:	881b      	ldrh	r3, [r3, #0]
 800fdcc:	b29b      	uxth	r3, r3
 800fdce:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800fdd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fdd6:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 800fdda:	687a      	ldr	r2, [r7, #4]
 800fddc:	683b      	ldr	r3, [r7, #0]
 800fdde:	781b      	ldrb	r3, [r3, #0]
 800fde0:	009b      	lsls	r3, r3, #2
 800fde2:	441a      	add	r2, r3
 800fde4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800fde8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800fdec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800fdf0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fdf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fdf8:	b29b      	uxth	r3, r3
 800fdfa:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	65fb      	str	r3, [r7, #92]	; 0x5c
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fe06:	b29b      	uxth	r3, r3
 800fe08:	461a      	mov	r2, r3
 800fe0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fe0c:	4413      	add	r3, r2
 800fe0e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800fe10:	683b      	ldr	r3, [r7, #0]
 800fe12:	781b      	ldrb	r3, [r3, #0]
 800fe14:	00da      	lsls	r2, r3, #3
 800fe16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fe18:	4413      	add	r3, r2
 800fe1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800fe1e:	65bb      	str	r3, [r7, #88]	; 0x58
 800fe20:	683b      	ldr	r3, [r7, #0]
 800fe22:	891b      	ldrh	r3, [r3, #8]
 800fe24:	085b      	lsrs	r3, r3, #1
 800fe26:	b29b      	uxth	r3, r3
 800fe28:	005b      	lsls	r3, r3, #1
 800fe2a:	b29a      	uxth	r2, r3
 800fe2c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fe2e:	801a      	strh	r2, [r3, #0]
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	657b      	str	r3, [r7, #84]	; 0x54
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fe3a:	b29b      	uxth	r3, r3
 800fe3c:	461a      	mov	r2, r3
 800fe3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fe40:	4413      	add	r3, r2
 800fe42:	657b      	str	r3, [r7, #84]	; 0x54
 800fe44:	683b      	ldr	r3, [r7, #0]
 800fe46:	781b      	ldrb	r3, [r3, #0]
 800fe48:	00da      	lsls	r2, r3, #3
 800fe4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fe4c:	4413      	add	r3, r2
 800fe4e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800fe52:	653b      	str	r3, [r7, #80]	; 0x50
 800fe54:	683b      	ldr	r3, [r7, #0]
 800fe56:	895b      	ldrh	r3, [r3, #10]
 800fe58:	085b      	lsrs	r3, r3, #1
 800fe5a:	b29b      	uxth	r3, r3
 800fe5c:	005b      	lsls	r3, r3, #1
 800fe5e:	b29a      	uxth	r2, r3
 800fe60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fe62:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800fe64:	683b      	ldr	r3, [r7, #0]
 800fe66:	785b      	ldrb	r3, [r3, #1]
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	f040 8093 	bne.w	800ff94 <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800fe6e:	687a      	ldr	r2, [r7, #4]
 800fe70:	683b      	ldr	r3, [r7, #0]
 800fe72:	781b      	ldrb	r3, [r3, #0]
 800fe74:	009b      	lsls	r3, r3, #2
 800fe76:	4413      	add	r3, r2
 800fe78:	881b      	ldrh	r3, [r3, #0]
 800fe7a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800fe7e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800fe82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d01b      	beq.n	800fec2 <USB_ActivateEndpoint+0x52a>
 800fe8a:	687a      	ldr	r2, [r7, #4]
 800fe8c:	683b      	ldr	r3, [r7, #0]
 800fe8e:	781b      	ldrb	r3, [r3, #0]
 800fe90:	009b      	lsls	r3, r3, #2
 800fe92:	4413      	add	r3, r2
 800fe94:	881b      	ldrh	r3, [r3, #0]
 800fe96:	b29b      	uxth	r3, r3
 800fe98:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fe9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fea0:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800fea2:	687a      	ldr	r2, [r7, #4]
 800fea4:	683b      	ldr	r3, [r7, #0]
 800fea6:	781b      	ldrb	r3, [r3, #0]
 800fea8:	009b      	lsls	r3, r3, #2
 800feaa:	441a      	add	r2, r3
 800feac:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800feae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800feb2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800feb6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800feba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800febe:	b29b      	uxth	r3, r3
 800fec0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800fec2:	687a      	ldr	r2, [r7, #4]
 800fec4:	683b      	ldr	r3, [r7, #0]
 800fec6:	781b      	ldrb	r3, [r3, #0]
 800fec8:	009b      	lsls	r3, r3, #2
 800feca:	4413      	add	r3, r2
 800fecc:	881b      	ldrh	r3, [r3, #0]
 800fece:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800fed0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800fed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d01b      	beq.n	800ff12 <USB_ActivateEndpoint+0x57a>
 800feda:	687a      	ldr	r2, [r7, #4]
 800fedc:	683b      	ldr	r3, [r7, #0]
 800fede:	781b      	ldrb	r3, [r3, #0]
 800fee0:	009b      	lsls	r3, r3, #2
 800fee2:	4413      	add	r3, r2
 800fee4:	881b      	ldrh	r3, [r3, #0]
 800fee6:	b29b      	uxth	r3, r3
 800fee8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800feec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fef0:	877b      	strh	r3, [r7, #58]	; 0x3a
 800fef2:	687a      	ldr	r2, [r7, #4]
 800fef4:	683b      	ldr	r3, [r7, #0]
 800fef6:	781b      	ldrb	r3, [r3, #0]
 800fef8:	009b      	lsls	r3, r3, #2
 800fefa:	441a      	add	r2, r3
 800fefc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800fefe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ff02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ff06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ff0a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ff0e:	b29b      	uxth	r3, r3
 800ff10:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ff12:	687a      	ldr	r2, [r7, #4]
 800ff14:	683b      	ldr	r3, [r7, #0]
 800ff16:	781b      	ldrb	r3, [r3, #0]
 800ff18:	009b      	lsls	r3, r3, #2
 800ff1a:	4413      	add	r3, r2
 800ff1c:	881b      	ldrh	r3, [r3, #0]
 800ff1e:	b29b      	uxth	r3, r3
 800ff20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ff24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ff28:	873b      	strh	r3, [r7, #56]	; 0x38
 800ff2a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ff2c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800ff30:	873b      	strh	r3, [r7, #56]	; 0x38
 800ff32:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ff34:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800ff38:	873b      	strh	r3, [r7, #56]	; 0x38
 800ff3a:	687a      	ldr	r2, [r7, #4]
 800ff3c:	683b      	ldr	r3, [r7, #0]
 800ff3e:	781b      	ldrb	r3, [r3, #0]
 800ff40:	009b      	lsls	r3, r3, #2
 800ff42:	441a      	add	r2, r3
 800ff44:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ff46:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ff4a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ff4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ff52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ff56:	b29b      	uxth	r3, r3
 800ff58:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ff5a:	687a      	ldr	r2, [r7, #4]
 800ff5c:	683b      	ldr	r3, [r7, #0]
 800ff5e:	781b      	ldrb	r3, [r3, #0]
 800ff60:	009b      	lsls	r3, r3, #2
 800ff62:	4413      	add	r3, r2
 800ff64:	881b      	ldrh	r3, [r3, #0]
 800ff66:	b29b      	uxth	r3, r3
 800ff68:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ff6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ff70:	86fb      	strh	r3, [r7, #54]	; 0x36
 800ff72:	687a      	ldr	r2, [r7, #4]
 800ff74:	683b      	ldr	r3, [r7, #0]
 800ff76:	781b      	ldrb	r3, [r3, #0]
 800ff78:	009b      	lsls	r3, r3, #2
 800ff7a:	441a      	add	r2, r3
 800ff7c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ff7e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ff82:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ff86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ff8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ff8e:	b29b      	uxth	r3, r3
 800ff90:	8013      	strh	r3, [r2, #0]
 800ff92:	e0bc      	b.n	801010e <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ff94:	687a      	ldr	r2, [r7, #4]
 800ff96:	683b      	ldr	r3, [r7, #0]
 800ff98:	781b      	ldrb	r3, [r3, #0]
 800ff9a:	009b      	lsls	r3, r3, #2
 800ff9c:	4413      	add	r3, r2
 800ff9e:	881b      	ldrh	r3, [r3, #0]
 800ffa0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800ffa4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800ffa8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	d01d      	beq.n	800ffec <USB_ActivateEndpoint+0x654>
 800ffb0:	687a      	ldr	r2, [r7, #4]
 800ffb2:	683b      	ldr	r3, [r7, #0]
 800ffb4:	781b      	ldrb	r3, [r3, #0]
 800ffb6:	009b      	lsls	r3, r3, #2
 800ffb8:	4413      	add	r3, r2
 800ffba:	881b      	ldrh	r3, [r3, #0]
 800ffbc:	b29b      	uxth	r3, r3
 800ffbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ffc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ffc6:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800ffca:	687a      	ldr	r2, [r7, #4]
 800ffcc:	683b      	ldr	r3, [r7, #0]
 800ffce:	781b      	ldrb	r3, [r3, #0]
 800ffd0:	009b      	lsls	r3, r3, #2
 800ffd2:	441a      	add	r2, r3
 800ffd4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800ffd8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ffdc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ffe0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ffe4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ffe8:	b29b      	uxth	r3, r3
 800ffea:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ffec:	687a      	ldr	r2, [r7, #4]
 800ffee:	683b      	ldr	r3, [r7, #0]
 800fff0:	781b      	ldrb	r3, [r3, #0]
 800fff2:	009b      	lsls	r3, r3, #2
 800fff4:	4413      	add	r3, r2
 800fff6:	881b      	ldrh	r3, [r3, #0]
 800fff8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800fffc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8010000:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010004:	2b00      	cmp	r3, #0
 8010006:	d01d      	beq.n	8010044 <USB_ActivateEndpoint+0x6ac>
 8010008:	687a      	ldr	r2, [r7, #4]
 801000a:	683b      	ldr	r3, [r7, #0]
 801000c:	781b      	ldrb	r3, [r3, #0]
 801000e:	009b      	lsls	r3, r3, #2
 8010010:	4413      	add	r3, r2
 8010012:	881b      	ldrh	r3, [r3, #0]
 8010014:	b29b      	uxth	r3, r3
 8010016:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801001a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801001e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8010022:	687a      	ldr	r2, [r7, #4]
 8010024:	683b      	ldr	r3, [r7, #0]
 8010026:	781b      	ldrb	r3, [r3, #0]
 8010028:	009b      	lsls	r3, r3, #2
 801002a:	441a      	add	r2, r3
 801002c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8010030:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010034:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010038:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801003c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8010040:	b29b      	uxth	r3, r3
 8010042:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010044:	683b      	ldr	r3, [r7, #0]
 8010046:	78db      	ldrb	r3, [r3, #3]
 8010048:	2b01      	cmp	r3, #1
 801004a:	d024      	beq.n	8010096 <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801004c:	687a      	ldr	r2, [r7, #4]
 801004e:	683b      	ldr	r3, [r7, #0]
 8010050:	781b      	ldrb	r3, [r3, #0]
 8010052:	009b      	lsls	r3, r3, #2
 8010054:	4413      	add	r3, r2
 8010056:	881b      	ldrh	r3, [r3, #0]
 8010058:	b29b      	uxth	r3, r3
 801005a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801005e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010062:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8010066:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801006a:	f083 0320 	eor.w	r3, r3, #32
 801006e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8010072:	687a      	ldr	r2, [r7, #4]
 8010074:	683b      	ldr	r3, [r7, #0]
 8010076:	781b      	ldrb	r3, [r3, #0]
 8010078:	009b      	lsls	r3, r3, #2
 801007a:	441a      	add	r2, r3
 801007c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8010080:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010084:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010088:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801008c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010090:	b29b      	uxth	r3, r3
 8010092:	8013      	strh	r3, [r2, #0]
 8010094:	e01d      	b.n	80100d2 <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010096:	687a      	ldr	r2, [r7, #4]
 8010098:	683b      	ldr	r3, [r7, #0]
 801009a:	781b      	ldrb	r3, [r3, #0]
 801009c:	009b      	lsls	r3, r3, #2
 801009e:	4413      	add	r3, r2
 80100a0:	881b      	ldrh	r3, [r3, #0]
 80100a2:	b29b      	uxth	r3, r3
 80100a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80100a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80100ac:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80100b0:	687a      	ldr	r2, [r7, #4]
 80100b2:	683b      	ldr	r3, [r7, #0]
 80100b4:	781b      	ldrb	r3, [r3, #0]
 80100b6:	009b      	lsls	r3, r3, #2
 80100b8:	441a      	add	r2, r3
 80100ba:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80100be:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80100c2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80100c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80100ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80100ce:	b29b      	uxth	r3, r3
 80100d0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80100d2:	687a      	ldr	r2, [r7, #4]
 80100d4:	683b      	ldr	r3, [r7, #0]
 80100d6:	781b      	ldrb	r3, [r3, #0]
 80100d8:	009b      	lsls	r3, r3, #2
 80100da:	4413      	add	r3, r2
 80100dc:	881b      	ldrh	r3, [r3, #0]
 80100de:	b29b      	uxth	r3, r3
 80100e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80100e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80100e8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80100ec:	687a      	ldr	r2, [r7, #4]
 80100ee:	683b      	ldr	r3, [r7, #0]
 80100f0:	781b      	ldrb	r3, [r3, #0]
 80100f2:	009b      	lsls	r3, r3, #2
 80100f4:	441a      	add	r2, r3
 80100f6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80100fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80100fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010102:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010106:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801010a:	b29b      	uxth	r3, r3
 801010c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 801010e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8010112:	4618      	mov	r0, r3
 8010114:	3774      	adds	r7, #116	; 0x74
 8010116:	46bd      	mov	sp, r7
 8010118:	f85d 7b04 	ldr.w	r7, [sp], #4
 801011c:	4770      	bx	lr
 801011e:	bf00      	nop

08010120 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010120:	b480      	push	{r7}
 8010122:	b08d      	sub	sp, #52	; 0x34
 8010124:	af00      	add	r7, sp, #0
 8010126:	6078      	str	r0, [r7, #4]
 8010128:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 801012a:	683b      	ldr	r3, [r7, #0]
 801012c:	7b1b      	ldrb	r3, [r3, #12]
 801012e:	2b00      	cmp	r3, #0
 8010130:	f040 808e 	bne.w	8010250 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8010134:	683b      	ldr	r3, [r7, #0]
 8010136:	785b      	ldrb	r3, [r3, #1]
 8010138:	2b00      	cmp	r3, #0
 801013a:	d044      	beq.n	80101c6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801013c:	687a      	ldr	r2, [r7, #4]
 801013e:	683b      	ldr	r3, [r7, #0]
 8010140:	781b      	ldrb	r3, [r3, #0]
 8010142:	009b      	lsls	r3, r3, #2
 8010144:	4413      	add	r3, r2
 8010146:	881b      	ldrh	r3, [r3, #0]
 8010148:	81bb      	strh	r3, [r7, #12]
 801014a:	89bb      	ldrh	r3, [r7, #12]
 801014c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010150:	2b00      	cmp	r3, #0
 8010152:	d01b      	beq.n	801018c <USB_DeactivateEndpoint+0x6c>
 8010154:	687a      	ldr	r2, [r7, #4]
 8010156:	683b      	ldr	r3, [r7, #0]
 8010158:	781b      	ldrb	r3, [r3, #0]
 801015a:	009b      	lsls	r3, r3, #2
 801015c:	4413      	add	r3, r2
 801015e:	881b      	ldrh	r3, [r3, #0]
 8010160:	b29b      	uxth	r3, r3
 8010162:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010166:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801016a:	817b      	strh	r3, [r7, #10]
 801016c:	687a      	ldr	r2, [r7, #4]
 801016e:	683b      	ldr	r3, [r7, #0]
 8010170:	781b      	ldrb	r3, [r3, #0]
 8010172:	009b      	lsls	r3, r3, #2
 8010174:	441a      	add	r2, r3
 8010176:	897b      	ldrh	r3, [r7, #10]
 8010178:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801017c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010180:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010184:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8010188:	b29b      	uxth	r3, r3
 801018a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801018c:	687a      	ldr	r2, [r7, #4]
 801018e:	683b      	ldr	r3, [r7, #0]
 8010190:	781b      	ldrb	r3, [r3, #0]
 8010192:	009b      	lsls	r3, r3, #2
 8010194:	4413      	add	r3, r2
 8010196:	881b      	ldrh	r3, [r3, #0]
 8010198:	b29b      	uxth	r3, r3
 801019a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801019e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80101a2:	813b      	strh	r3, [r7, #8]
 80101a4:	687a      	ldr	r2, [r7, #4]
 80101a6:	683b      	ldr	r3, [r7, #0]
 80101a8:	781b      	ldrb	r3, [r3, #0]
 80101aa:	009b      	lsls	r3, r3, #2
 80101ac:	441a      	add	r2, r3
 80101ae:	893b      	ldrh	r3, [r7, #8]
 80101b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80101b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80101b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80101bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80101c0:	b29b      	uxth	r3, r3
 80101c2:	8013      	strh	r3, [r2, #0]
 80101c4:	e192      	b.n	80104ec <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80101c6:	687a      	ldr	r2, [r7, #4]
 80101c8:	683b      	ldr	r3, [r7, #0]
 80101ca:	781b      	ldrb	r3, [r3, #0]
 80101cc:	009b      	lsls	r3, r3, #2
 80101ce:	4413      	add	r3, r2
 80101d0:	881b      	ldrh	r3, [r3, #0]
 80101d2:	827b      	strh	r3, [r7, #18]
 80101d4:	8a7b      	ldrh	r3, [r7, #18]
 80101d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d01b      	beq.n	8010216 <USB_DeactivateEndpoint+0xf6>
 80101de:	687a      	ldr	r2, [r7, #4]
 80101e0:	683b      	ldr	r3, [r7, #0]
 80101e2:	781b      	ldrb	r3, [r3, #0]
 80101e4:	009b      	lsls	r3, r3, #2
 80101e6:	4413      	add	r3, r2
 80101e8:	881b      	ldrh	r3, [r3, #0]
 80101ea:	b29b      	uxth	r3, r3
 80101ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80101f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80101f4:	823b      	strh	r3, [r7, #16]
 80101f6:	687a      	ldr	r2, [r7, #4]
 80101f8:	683b      	ldr	r3, [r7, #0]
 80101fa:	781b      	ldrb	r3, [r3, #0]
 80101fc:	009b      	lsls	r3, r3, #2
 80101fe:	441a      	add	r2, r3
 8010200:	8a3b      	ldrh	r3, [r7, #16]
 8010202:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010206:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801020a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801020e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010212:	b29b      	uxth	r3, r3
 8010214:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010216:	687a      	ldr	r2, [r7, #4]
 8010218:	683b      	ldr	r3, [r7, #0]
 801021a:	781b      	ldrb	r3, [r3, #0]
 801021c:	009b      	lsls	r3, r3, #2
 801021e:	4413      	add	r3, r2
 8010220:	881b      	ldrh	r3, [r3, #0]
 8010222:	b29b      	uxth	r3, r3
 8010224:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010228:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801022c:	81fb      	strh	r3, [r7, #14]
 801022e:	687a      	ldr	r2, [r7, #4]
 8010230:	683b      	ldr	r3, [r7, #0]
 8010232:	781b      	ldrb	r3, [r3, #0]
 8010234:	009b      	lsls	r3, r3, #2
 8010236:	441a      	add	r2, r3
 8010238:	89fb      	ldrh	r3, [r7, #14]
 801023a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801023e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010242:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010246:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801024a:	b29b      	uxth	r3, r3
 801024c:	8013      	strh	r3, [r2, #0]
 801024e:	e14d      	b.n	80104ec <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8010250:	683b      	ldr	r3, [r7, #0]
 8010252:	785b      	ldrb	r3, [r3, #1]
 8010254:	2b00      	cmp	r3, #0
 8010256:	f040 80a5 	bne.w	80103a4 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801025a:	687a      	ldr	r2, [r7, #4]
 801025c:	683b      	ldr	r3, [r7, #0]
 801025e:	781b      	ldrb	r3, [r3, #0]
 8010260:	009b      	lsls	r3, r3, #2
 8010262:	4413      	add	r3, r2
 8010264:	881b      	ldrh	r3, [r3, #0]
 8010266:	843b      	strh	r3, [r7, #32]
 8010268:	8c3b      	ldrh	r3, [r7, #32]
 801026a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801026e:	2b00      	cmp	r3, #0
 8010270:	d01b      	beq.n	80102aa <USB_DeactivateEndpoint+0x18a>
 8010272:	687a      	ldr	r2, [r7, #4]
 8010274:	683b      	ldr	r3, [r7, #0]
 8010276:	781b      	ldrb	r3, [r3, #0]
 8010278:	009b      	lsls	r3, r3, #2
 801027a:	4413      	add	r3, r2
 801027c:	881b      	ldrh	r3, [r3, #0]
 801027e:	b29b      	uxth	r3, r3
 8010280:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010284:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010288:	83fb      	strh	r3, [r7, #30]
 801028a:	687a      	ldr	r2, [r7, #4]
 801028c:	683b      	ldr	r3, [r7, #0]
 801028e:	781b      	ldrb	r3, [r3, #0]
 8010290:	009b      	lsls	r3, r3, #2
 8010292:	441a      	add	r2, r3
 8010294:	8bfb      	ldrh	r3, [r7, #30]
 8010296:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801029a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801029e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80102a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80102a6:	b29b      	uxth	r3, r3
 80102a8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80102aa:	687a      	ldr	r2, [r7, #4]
 80102ac:	683b      	ldr	r3, [r7, #0]
 80102ae:	781b      	ldrb	r3, [r3, #0]
 80102b0:	009b      	lsls	r3, r3, #2
 80102b2:	4413      	add	r3, r2
 80102b4:	881b      	ldrh	r3, [r3, #0]
 80102b6:	83bb      	strh	r3, [r7, #28]
 80102b8:	8bbb      	ldrh	r3, [r7, #28]
 80102ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d01b      	beq.n	80102fa <USB_DeactivateEndpoint+0x1da>
 80102c2:	687a      	ldr	r2, [r7, #4]
 80102c4:	683b      	ldr	r3, [r7, #0]
 80102c6:	781b      	ldrb	r3, [r3, #0]
 80102c8:	009b      	lsls	r3, r3, #2
 80102ca:	4413      	add	r3, r2
 80102cc:	881b      	ldrh	r3, [r3, #0]
 80102ce:	b29b      	uxth	r3, r3
 80102d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80102d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80102d8:	837b      	strh	r3, [r7, #26]
 80102da:	687a      	ldr	r2, [r7, #4]
 80102dc:	683b      	ldr	r3, [r7, #0]
 80102de:	781b      	ldrb	r3, [r3, #0]
 80102e0:	009b      	lsls	r3, r3, #2
 80102e2:	441a      	add	r2, r3
 80102e4:	8b7b      	ldrh	r3, [r7, #26]
 80102e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80102ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80102ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80102f2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80102f6:	b29b      	uxth	r3, r3
 80102f8:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80102fa:	687a      	ldr	r2, [r7, #4]
 80102fc:	683b      	ldr	r3, [r7, #0]
 80102fe:	781b      	ldrb	r3, [r3, #0]
 8010300:	009b      	lsls	r3, r3, #2
 8010302:	4413      	add	r3, r2
 8010304:	881b      	ldrh	r3, [r3, #0]
 8010306:	b29b      	uxth	r3, r3
 8010308:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801030c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010310:	833b      	strh	r3, [r7, #24]
 8010312:	687a      	ldr	r2, [r7, #4]
 8010314:	683b      	ldr	r3, [r7, #0]
 8010316:	781b      	ldrb	r3, [r3, #0]
 8010318:	009b      	lsls	r3, r3, #2
 801031a:	441a      	add	r2, r3
 801031c:	8b3b      	ldrh	r3, [r7, #24]
 801031e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010322:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010326:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801032a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 801032e:	b29b      	uxth	r3, r3
 8010330:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010332:	687a      	ldr	r2, [r7, #4]
 8010334:	683b      	ldr	r3, [r7, #0]
 8010336:	781b      	ldrb	r3, [r3, #0]
 8010338:	009b      	lsls	r3, r3, #2
 801033a:	4413      	add	r3, r2
 801033c:	881b      	ldrh	r3, [r3, #0]
 801033e:	b29b      	uxth	r3, r3
 8010340:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010344:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010348:	82fb      	strh	r3, [r7, #22]
 801034a:	687a      	ldr	r2, [r7, #4]
 801034c:	683b      	ldr	r3, [r7, #0]
 801034e:	781b      	ldrb	r3, [r3, #0]
 8010350:	009b      	lsls	r3, r3, #2
 8010352:	441a      	add	r2, r3
 8010354:	8afb      	ldrh	r3, [r7, #22]
 8010356:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801035a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801035e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010362:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010366:	b29b      	uxth	r3, r3
 8010368:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801036a:	687a      	ldr	r2, [r7, #4]
 801036c:	683b      	ldr	r3, [r7, #0]
 801036e:	781b      	ldrb	r3, [r3, #0]
 8010370:	009b      	lsls	r3, r3, #2
 8010372:	4413      	add	r3, r2
 8010374:	881b      	ldrh	r3, [r3, #0]
 8010376:	b29b      	uxth	r3, r3
 8010378:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801037c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010380:	82bb      	strh	r3, [r7, #20]
 8010382:	687a      	ldr	r2, [r7, #4]
 8010384:	683b      	ldr	r3, [r7, #0]
 8010386:	781b      	ldrb	r3, [r3, #0]
 8010388:	009b      	lsls	r3, r3, #2
 801038a:	441a      	add	r2, r3
 801038c:	8abb      	ldrh	r3, [r7, #20]
 801038e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010392:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010396:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801039a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801039e:	b29b      	uxth	r3, r3
 80103a0:	8013      	strh	r3, [r2, #0]
 80103a2:	e0a3      	b.n	80104ec <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80103a4:	687a      	ldr	r2, [r7, #4]
 80103a6:	683b      	ldr	r3, [r7, #0]
 80103a8:	781b      	ldrb	r3, [r3, #0]
 80103aa:	009b      	lsls	r3, r3, #2
 80103ac:	4413      	add	r3, r2
 80103ae:	881b      	ldrh	r3, [r3, #0]
 80103b0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80103b2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80103b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d01b      	beq.n	80103f4 <USB_DeactivateEndpoint+0x2d4>
 80103bc:	687a      	ldr	r2, [r7, #4]
 80103be:	683b      	ldr	r3, [r7, #0]
 80103c0:	781b      	ldrb	r3, [r3, #0]
 80103c2:	009b      	lsls	r3, r3, #2
 80103c4:	4413      	add	r3, r2
 80103c6:	881b      	ldrh	r3, [r3, #0]
 80103c8:	b29b      	uxth	r3, r3
 80103ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80103ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80103d2:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80103d4:	687a      	ldr	r2, [r7, #4]
 80103d6:	683b      	ldr	r3, [r7, #0]
 80103d8:	781b      	ldrb	r3, [r3, #0]
 80103da:	009b      	lsls	r3, r3, #2
 80103dc:	441a      	add	r2, r3
 80103de:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80103e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80103e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80103e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80103ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80103f0:	b29b      	uxth	r3, r3
 80103f2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80103f4:	687a      	ldr	r2, [r7, #4]
 80103f6:	683b      	ldr	r3, [r7, #0]
 80103f8:	781b      	ldrb	r3, [r3, #0]
 80103fa:	009b      	lsls	r3, r3, #2
 80103fc:	4413      	add	r3, r2
 80103fe:	881b      	ldrh	r3, [r3, #0]
 8010400:	857b      	strh	r3, [r7, #42]	; 0x2a
 8010402:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8010404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010408:	2b00      	cmp	r3, #0
 801040a:	d01b      	beq.n	8010444 <USB_DeactivateEndpoint+0x324>
 801040c:	687a      	ldr	r2, [r7, #4]
 801040e:	683b      	ldr	r3, [r7, #0]
 8010410:	781b      	ldrb	r3, [r3, #0]
 8010412:	009b      	lsls	r3, r3, #2
 8010414:	4413      	add	r3, r2
 8010416:	881b      	ldrh	r3, [r3, #0]
 8010418:	b29b      	uxth	r3, r3
 801041a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801041e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010422:	853b      	strh	r3, [r7, #40]	; 0x28
 8010424:	687a      	ldr	r2, [r7, #4]
 8010426:	683b      	ldr	r3, [r7, #0]
 8010428:	781b      	ldrb	r3, [r3, #0]
 801042a:	009b      	lsls	r3, r3, #2
 801042c:	441a      	add	r2, r3
 801042e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010430:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010434:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010438:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801043c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8010440:	b29b      	uxth	r3, r3
 8010442:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8010444:	687a      	ldr	r2, [r7, #4]
 8010446:	683b      	ldr	r3, [r7, #0]
 8010448:	781b      	ldrb	r3, [r3, #0]
 801044a:	009b      	lsls	r3, r3, #2
 801044c:	4413      	add	r3, r2
 801044e:	881b      	ldrh	r3, [r3, #0]
 8010450:	b29b      	uxth	r3, r3
 8010452:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010456:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801045a:	84fb      	strh	r3, [r7, #38]	; 0x26
 801045c:	687a      	ldr	r2, [r7, #4]
 801045e:	683b      	ldr	r3, [r7, #0]
 8010460:	781b      	ldrb	r3, [r3, #0]
 8010462:	009b      	lsls	r3, r3, #2
 8010464:	441a      	add	r2, r3
 8010466:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8010468:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801046c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010470:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8010474:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010478:	b29b      	uxth	r3, r3
 801047a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801047c:	687a      	ldr	r2, [r7, #4]
 801047e:	683b      	ldr	r3, [r7, #0]
 8010480:	781b      	ldrb	r3, [r3, #0]
 8010482:	009b      	lsls	r3, r3, #2
 8010484:	4413      	add	r3, r2
 8010486:	881b      	ldrh	r3, [r3, #0]
 8010488:	b29b      	uxth	r3, r3
 801048a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801048e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010492:	84bb      	strh	r3, [r7, #36]	; 0x24
 8010494:	687a      	ldr	r2, [r7, #4]
 8010496:	683b      	ldr	r3, [r7, #0]
 8010498:	781b      	ldrb	r3, [r3, #0]
 801049a:	009b      	lsls	r3, r3, #2
 801049c:	441a      	add	r2, r3
 801049e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80104a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80104a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80104a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80104ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80104b0:	b29b      	uxth	r3, r3
 80104b2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80104b4:	687a      	ldr	r2, [r7, #4]
 80104b6:	683b      	ldr	r3, [r7, #0]
 80104b8:	781b      	ldrb	r3, [r3, #0]
 80104ba:	009b      	lsls	r3, r3, #2
 80104bc:	4413      	add	r3, r2
 80104be:	881b      	ldrh	r3, [r3, #0]
 80104c0:	b29b      	uxth	r3, r3
 80104c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80104c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80104ca:	847b      	strh	r3, [r7, #34]	; 0x22
 80104cc:	687a      	ldr	r2, [r7, #4]
 80104ce:	683b      	ldr	r3, [r7, #0]
 80104d0:	781b      	ldrb	r3, [r3, #0]
 80104d2:	009b      	lsls	r3, r3, #2
 80104d4:	441a      	add	r2, r3
 80104d6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80104d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80104dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80104e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80104e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80104e8:	b29b      	uxth	r3, r3
 80104ea:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80104ec:	2300      	movs	r3, #0
}
 80104ee:	4618      	mov	r0, r3
 80104f0:	3734      	adds	r7, #52	; 0x34
 80104f2:	46bd      	mov	sp, r7
 80104f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104f8:	4770      	bx	lr

080104fa <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80104fa:	b580      	push	{r7, lr}
 80104fc:	b0c2      	sub	sp, #264	; 0x108
 80104fe:	af00      	add	r7, sp, #0
 8010500:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010504:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010508:	6018      	str	r0, [r3, #0]
 801050a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801050e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010512:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8010514:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010518:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801051c:	681b      	ldr	r3, [r3, #0]
 801051e:	785b      	ldrb	r3, [r3, #1]
 8010520:	2b01      	cmp	r3, #1
 8010522:	f040 86b7 	bne.w	8011294 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8010526:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801052a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	699a      	ldr	r2, [r3, #24]
 8010532:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010536:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	691b      	ldr	r3, [r3, #16]
 801053e:	429a      	cmp	r2, r3
 8010540:	d908      	bls.n	8010554 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8010542:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010546:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801054a:	681b      	ldr	r3, [r3, #0]
 801054c:	691b      	ldr	r3, [r3, #16]
 801054e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8010552:	e007      	b.n	8010564 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8010554:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010558:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801055c:	681b      	ldr	r3, [r3, #0]
 801055e:	699b      	ldr	r3, [r3, #24]
 8010560:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8010564:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010568:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801056c:	681b      	ldr	r3, [r3, #0]
 801056e:	7b1b      	ldrb	r3, [r3, #12]
 8010570:	2b00      	cmp	r3, #0
 8010572:	d13a      	bne.n	80105ea <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8010574:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010578:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801057c:	681b      	ldr	r3, [r3, #0]
 801057e:	6959      	ldr	r1, [r3, #20]
 8010580:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010584:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	88da      	ldrh	r2, [r3, #6]
 801058c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010590:	b29b      	uxth	r3, r3
 8010592:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8010596:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 801059a:	6800      	ldr	r0, [r0, #0]
 801059c:	f001 fc98 	bl	8011ed0 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80105a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80105a4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80105a8:	681b      	ldr	r3, [r3, #0]
 80105aa:	613b      	str	r3, [r7, #16]
 80105ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80105b0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80105ba:	b29b      	uxth	r3, r3
 80105bc:	461a      	mov	r2, r3
 80105be:	693b      	ldr	r3, [r7, #16]
 80105c0:	4413      	add	r3, r2
 80105c2:	613b      	str	r3, [r7, #16]
 80105c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80105c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80105cc:	681b      	ldr	r3, [r3, #0]
 80105ce:	781b      	ldrb	r3, [r3, #0]
 80105d0:	00da      	lsls	r2, r3, #3
 80105d2:	693b      	ldr	r3, [r7, #16]
 80105d4:	4413      	add	r3, r2
 80105d6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80105da:	60fb      	str	r3, [r7, #12]
 80105dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80105e0:	b29a      	uxth	r2, r3
 80105e2:	68fb      	ldr	r3, [r7, #12]
 80105e4:	801a      	strh	r2, [r3, #0]
 80105e6:	f000 be1f 	b.w	8011228 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80105ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80105ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80105f2:	681b      	ldr	r3, [r3, #0]
 80105f4:	78db      	ldrb	r3, [r3, #3]
 80105f6:	2b02      	cmp	r3, #2
 80105f8:	f040 8462 	bne.w	8010ec0 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80105fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010600:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010604:	681b      	ldr	r3, [r3, #0]
 8010606:	6a1a      	ldr	r2, [r3, #32]
 8010608:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801060c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	691b      	ldr	r3, [r3, #16]
 8010614:	429a      	cmp	r2, r3
 8010616:	f240 83df 	bls.w	8010dd8 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 801061a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801061e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010622:	681a      	ldr	r2, [r3, #0]
 8010624:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010628:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	781b      	ldrb	r3, [r3, #0]
 8010630:	009b      	lsls	r3, r3, #2
 8010632:	4413      	add	r3, r2
 8010634:	881b      	ldrh	r3, [r3, #0]
 8010636:	b29b      	uxth	r3, r3
 8010638:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801063c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010640:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8010644:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010648:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801064c:	681a      	ldr	r2, [r3, #0]
 801064e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010652:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010656:	681b      	ldr	r3, [r3, #0]
 8010658:	781b      	ldrb	r3, [r3, #0]
 801065a:	009b      	lsls	r3, r3, #2
 801065c:	441a      	add	r2, r3
 801065e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8010662:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010666:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801066a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 801066e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010672:	b29b      	uxth	r3, r3
 8010674:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8010676:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801067a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801067e:	681b      	ldr	r3, [r3, #0]
 8010680:	6a1a      	ldr	r2, [r3, #32]
 8010682:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010686:	1ad2      	subs	r2, r2, r3
 8010688:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801068c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010690:	681b      	ldr	r3, [r3, #0]
 8010692:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8010694:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010698:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801069c:	681a      	ldr	r2, [r3, #0]
 801069e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80106a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80106a6:	681b      	ldr	r3, [r3, #0]
 80106a8:	781b      	ldrb	r3, [r3, #0]
 80106aa:	009b      	lsls	r3, r3, #2
 80106ac:	4413      	add	r3, r2
 80106ae:	881b      	ldrh	r3, [r3, #0]
 80106b0:	b29b      	uxth	r3, r3
 80106b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	f000 81c7 	beq.w	8010a4a <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80106bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80106c0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80106c4:	681b      	ldr	r3, [r3, #0]
 80106c6:	633b      	str	r3, [r7, #48]	; 0x30
 80106c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80106cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80106d0:	681b      	ldr	r3, [r3, #0]
 80106d2:	785b      	ldrb	r3, [r3, #1]
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	d177      	bne.n	80107c8 <USB_EPStartXfer+0x2ce>
 80106d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80106dc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80106e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80106e8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80106ec:	681b      	ldr	r3, [r3, #0]
 80106ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80106f2:	b29b      	uxth	r3, r3
 80106f4:	461a      	mov	r2, r3
 80106f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106f8:	4413      	add	r3, r2
 80106fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80106fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010700:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010704:	681b      	ldr	r3, [r3, #0]
 8010706:	781b      	ldrb	r3, [r3, #0]
 8010708:	00da      	lsls	r2, r3, #3
 801070a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801070c:	4413      	add	r3, r2
 801070e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8010712:	627b      	str	r3, [r7, #36]	; 0x24
 8010714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010716:	881b      	ldrh	r3, [r3, #0]
 8010718:	b29b      	uxth	r3, r3
 801071a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801071e:	b29a      	uxth	r2, r3
 8010720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010722:	801a      	strh	r2, [r3, #0]
 8010724:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010728:	2b3e      	cmp	r3, #62	; 0x3e
 801072a:	d921      	bls.n	8010770 <USB_EPStartXfer+0x276>
 801072c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010730:	095b      	lsrs	r3, r3, #5
 8010732:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8010736:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801073a:	f003 031f 	and.w	r3, r3, #31
 801073e:	2b00      	cmp	r3, #0
 8010740:	d104      	bne.n	801074c <USB_EPStartXfer+0x252>
 8010742:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8010746:	3b01      	subs	r3, #1
 8010748:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 801074c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801074e:	881b      	ldrh	r3, [r3, #0]
 8010750:	b29a      	uxth	r2, r3
 8010752:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8010756:	b29b      	uxth	r3, r3
 8010758:	029b      	lsls	r3, r3, #10
 801075a:	b29b      	uxth	r3, r3
 801075c:	4313      	orrs	r3, r2
 801075e:	b29b      	uxth	r3, r3
 8010760:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010764:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010768:	b29a      	uxth	r2, r3
 801076a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801076c:	801a      	strh	r2, [r3, #0]
 801076e:	e050      	b.n	8010812 <USB_EPStartXfer+0x318>
 8010770:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010774:	2b00      	cmp	r3, #0
 8010776:	d10a      	bne.n	801078e <USB_EPStartXfer+0x294>
 8010778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801077a:	881b      	ldrh	r3, [r3, #0]
 801077c:	b29b      	uxth	r3, r3
 801077e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010782:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010786:	b29a      	uxth	r2, r3
 8010788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801078a:	801a      	strh	r2, [r3, #0]
 801078c:	e041      	b.n	8010812 <USB_EPStartXfer+0x318>
 801078e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010792:	085b      	lsrs	r3, r3, #1
 8010794:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8010798:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801079c:	f003 0301 	and.w	r3, r3, #1
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d004      	beq.n	80107ae <USB_EPStartXfer+0x2b4>
 80107a4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80107a8:	3301      	adds	r3, #1
 80107aa:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80107ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107b0:	881b      	ldrh	r3, [r3, #0]
 80107b2:	b29a      	uxth	r2, r3
 80107b4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80107b8:	b29b      	uxth	r3, r3
 80107ba:	029b      	lsls	r3, r3, #10
 80107bc:	b29b      	uxth	r3, r3
 80107be:	4313      	orrs	r3, r2
 80107c0:	b29a      	uxth	r2, r3
 80107c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107c4:	801a      	strh	r2, [r3, #0]
 80107c6:	e024      	b.n	8010812 <USB_EPStartXfer+0x318>
 80107c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80107cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80107d0:	681b      	ldr	r3, [r3, #0]
 80107d2:	785b      	ldrb	r3, [r3, #1]
 80107d4:	2b01      	cmp	r3, #1
 80107d6:	d11c      	bne.n	8010812 <USB_EPStartXfer+0x318>
 80107d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80107dc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80107e0:	681b      	ldr	r3, [r3, #0]
 80107e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80107e6:	b29b      	uxth	r3, r3
 80107e8:	461a      	mov	r2, r3
 80107ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107ec:	4413      	add	r3, r2
 80107ee:	633b      	str	r3, [r7, #48]	; 0x30
 80107f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80107f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	781b      	ldrb	r3, [r3, #0]
 80107fc:	00da      	lsls	r2, r3, #3
 80107fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010800:	4413      	add	r3, r2
 8010802:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8010806:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010808:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801080c:	b29a      	uxth	r2, r3
 801080e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010810:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8010812:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010816:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801081a:	681b      	ldr	r3, [r3, #0]
 801081c:	895b      	ldrh	r3, [r3, #10]
 801081e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010822:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010826:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801082a:	681b      	ldr	r3, [r3, #0]
 801082c:	6959      	ldr	r1, [r3, #20]
 801082e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010832:	b29b      	uxth	r3, r3
 8010834:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8010838:	f507 7084 	add.w	r0, r7, #264	; 0x108
 801083c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8010840:	6800      	ldr	r0, [r0, #0]
 8010842:	f001 fb45 	bl	8011ed0 <USB_WritePMA>
            ep->xfer_buff += len;
 8010846:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801084a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	695a      	ldr	r2, [r3, #20]
 8010852:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010856:	441a      	add	r2, r3
 8010858:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801085c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8010864:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010868:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	6a1a      	ldr	r2, [r3, #32]
 8010870:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010874:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010878:	681b      	ldr	r3, [r3, #0]
 801087a:	691b      	ldr	r3, [r3, #16]
 801087c:	429a      	cmp	r2, r3
 801087e:	d90f      	bls.n	80108a0 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8010880:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010884:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010888:	681b      	ldr	r3, [r3, #0]
 801088a:	6a1a      	ldr	r2, [r3, #32]
 801088c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010890:	1ad2      	subs	r2, r2, r3
 8010892:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010896:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	621a      	str	r2, [r3, #32]
 801089e:	e00e      	b.n	80108be <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 80108a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80108a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	6a1b      	ldr	r3, [r3, #32]
 80108ac:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 80108b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80108b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	2200      	movs	r2, #0
 80108bc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80108be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80108c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	785b      	ldrb	r3, [r3, #1]
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d177      	bne.n	80109be <USB_EPStartXfer+0x4c4>
 80108ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80108d2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	61bb      	str	r3, [r7, #24]
 80108da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80108de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80108e8:	b29b      	uxth	r3, r3
 80108ea:	461a      	mov	r2, r3
 80108ec:	69bb      	ldr	r3, [r7, #24]
 80108ee:	4413      	add	r3, r2
 80108f0:	61bb      	str	r3, [r7, #24]
 80108f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80108f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	781b      	ldrb	r3, [r3, #0]
 80108fe:	00da      	lsls	r2, r3, #3
 8010900:	69bb      	ldr	r3, [r7, #24]
 8010902:	4413      	add	r3, r2
 8010904:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8010908:	617b      	str	r3, [r7, #20]
 801090a:	697b      	ldr	r3, [r7, #20]
 801090c:	881b      	ldrh	r3, [r3, #0]
 801090e:	b29b      	uxth	r3, r3
 8010910:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010914:	b29a      	uxth	r2, r3
 8010916:	697b      	ldr	r3, [r7, #20]
 8010918:	801a      	strh	r2, [r3, #0]
 801091a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801091e:	2b3e      	cmp	r3, #62	; 0x3e
 8010920:	d921      	bls.n	8010966 <USB_EPStartXfer+0x46c>
 8010922:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010926:	095b      	lsrs	r3, r3, #5
 8010928:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 801092c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010930:	f003 031f 	and.w	r3, r3, #31
 8010934:	2b00      	cmp	r3, #0
 8010936:	d104      	bne.n	8010942 <USB_EPStartXfer+0x448>
 8010938:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 801093c:	3b01      	subs	r3, #1
 801093e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8010942:	697b      	ldr	r3, [r7, #20]
 8010944:	881b      	ldrh	r3, [r3, #0]
 8010946:	b29a      	uxth	r2, r3
 8010948:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 801094c:	b29b      	uxth	r3, r3
 801094e:	029b      	lsls	r3, r3, #10
 8010950:	b29b      	uxth	r3, r3
 8010952:	4313      	orrs	r3, r2
 8010954:	b29b      	uxth	r3, r3
 8010956:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801095a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801095e:	b29a      	uxth	r2, r3
 8010960:	697b      	ldr	r3, [r7, #20]
 8010962:	801a      	strh	r2, [r3, #0]
 8010964:	e056      	b.n	8010a14 <USB_EPStartXfer+0x51a>
 8010966:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801096a:	2b00      	cmp	r3, #0
 801096c:	d10a      	bne.n	8010984 <USB_EPStartXfer+0x48a>
 801096e:	697b      	ldr	r3, [r7, #20]
 8010970:	881b      	ldrh	r3, [r3, #0]
 8010972:	b29b      	uxth	r3, r3
 8010974:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010978:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801097c:	b29a      	uxth	r2, r3
 801097e:	697b      	ldr	r3, [r7, #20]
 8010980:	801a      	strh	r2, [r3, #0]
 8010982:	e047      	b.n	8010a14 <USB_EPStartXfer+0x51a>
 8010984:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010988:	085b      	lsrs	r3, r3, #1
 801098a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 801098e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010992:	f003 0301 	and.w	r3, r3, #1
 8010996:	2b00      	cmp	r3, #0
 8010998:	d004      	beq.n	80109a4 <USB_EPStartXfer+0x4aa>
 801099a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 801099e:	3301      	adds	r3, #1
 80109a0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80109a4:	697b      	ldr	r3, [r7, #20]
 80109a6:	881b      	ldrh	r3, [r3, #0]
 80109a8:	b29a      	uxth	r2, r3
 80109aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80109ae:	b29b      	uxth	r3, r3
 80109b0:	029b      	lsls	r3, r3, #10
 80109b2:	b29b      	uxth	r3, r3
 80109b4:	4313      	orrs	r3, r2
 80109b6:	b29a      	uxth	r2, r3
 80109b8:	697b      	ldr	r3, [r7, #20]
 80109ba:	801a      	strh	r2, [r3, #0]
 80109bc:	e02a      	b.n	8010a14 <USB_EPStartXfer+0x51a>
 80109be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80109c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80109c6:	681b      	ldr	r3, [r3, #0]
 80109c8:	785b      	ldrb	r3, [r3, #1]
 80109ca:	2b01      	cmp	r3, #1
 80109cc:	d122      	bne.n	8010a14 <USB_EPStartXfer+0x51a>
 80109ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80109d2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80109d6:	681b      	ldr	r3, [r3, #0]
 80109d8:	623b      	str	r3, [r7, #32]
 80109da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80109de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80109e8:	b29b      	uxth	r3, r3
 80109ea:	461a      	mov	r2, r3
 80109ec:	6a3b      	ldr	r3, [r7, #32]
 80109ee:	4413      	add	r3, r2
 80109f0:	623b      	str	r3, [r7, #32]
 80109f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80109f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80109fa:	681b      	ldr	r3, [r3, #0]
 80109fc:	781b      	ldrb	r3, [r3, #0]
 80109fe:	00da      	lsls	r2, r3, #3
 8010a00:	6a3b      	ldr	r3, [r7, #32]
 8010a02:	4413      	add	r3, r2
 8010a04:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8010a08:	61fb      	str	r3, [r7, #28]
 8010a0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010a0e:	b29a      	uxth	r2, r3
 8010a10:	69fb      	ldr	r3, [r7, #28]
 8010a12:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8010a14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010a18:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010a1c:	681b      	ldr	r3, [r3, #0]
 8010a1e:	891b      	ldrh	r3, [r3, #8]
 8010a20:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010a24:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010a28:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010a2c:	681b      	ldr	r3, [r3, #0]
 8010a2e:	6959      	ldr	r1, [r3, #20]
 8010a30:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010a34:	b29b      	uxth	r3, r3
 8010a36:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8010a3a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8010a3e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8010a42:	6800      	ldr	r0, [r0, #0]
 8010a44:	f001 fa44 	bl	8011ed0 <USB_WritePMA>
 8010a48:	e3ee      	b.n	8011228 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8010a4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010a4e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010a52:	681b      	ldr	r3, [r3, #0]
 8010a54:	785b      	ldrb	r3, [r3, #1]
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	d177      	bne.n	8010b4a <USB_EPStartXfer+0x650>
 8010a5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010a5e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010a62:	681b      	ldr	r3, [r3, #0]
 8010a64:	64bb      	str	r3, [r7, #72]	; 0x48
 8010a66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010a6a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010a6e:	681b      	ldr	r3, [r3, #0]
 8010a70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010a74:	b29b      	uxth	r3, r3
 8010a76:	461a      	mov	r2, r3
 8010a78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010a7a:	4413      	add	r3, r2
 8010a7c:	64bb      	str	r3, [r7, #72]	; 0x48
 8010a7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010a82:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010a86:	681b      	ldr	r3, [r3, #0]
 8010a88:	781b      	ldrb	r3, [r3, #0]
 8010a8a:	00da      	lsls	r2, r3, #3
 8010a8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010a8e:	4413      	add	r3, r2
 8010a90:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8010a94:	647b      	str	r3, [r7, #68]	; 0x44
 8010a96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010a98:	881b      	ldrh	r3, [r3, #0]
 8010a9a:	b29b      	uxth	r3, r3
 8010a9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010aa0:	b29a      	uxth	r2, r3
 8010aa2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010aa4:	801a      	strh	r2, [r3, #0]
 8010aa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010aaa:	2b3e      	cmp	r3, #62	; 0x3e
 8010aac:	d921      	bls.n	8010af2 <USB_EPStartXfer+0x5f8>
 8010aae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010ab2:	095b      	lsrs	r3, r3, #5
 8010ab4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8010ab8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010abc:	f003 031f 	and.w	r3, r3, #31
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d104      	bne.n	8010ace <USB_EPStartXfer+0x5d4>
 8010ac4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8010ac8:	3b01      	subs	r3, #1
 8010aca:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8010ace:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010ad0:	881b      	ldrh	r3, [r3, #0]
 8010ad2:	b29a      	uxth	r2, r3
 8010ad4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8010ad8:	b29b      	uxth	r3, r3
 8010ada:	029b      	lsls	r3, r3, #10
 8010adc:	b29b      	uxth	r3, r3
 8010ade:	4313      	orrs	r3, r2
 8010ae0:	b29b      	uxth	r3, r3
 8010ae2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010ae6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010aea:	b29a      	uxth	r2, r3
 8010aec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010aee:	801a      	strh	r2, [r3, #0]
 8010af0:	e056      	b.n	8010ba0 <USB_EPStartXfer+0x6a6>
 8010af2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d10a      	bne.n	8010b10 <USB_EPStartXfer+0x616>
 8010afa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010afc:	881b      	ldrh	r3, [r3, #0]
 8010afe:	b29b      	uxth	r3, r3
 8010b00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010b04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010b08:	b29a      	uxth	r2, r3
 8010b0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010b0c:	801a      	strh	r2, [r3, #0]
 8010b0e:	e047      	b.n	8010ba0 <USB_EPStartXfer+0x6a6>
 8010b10:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010b14:	085b      	lsrs	r3, r3, #1
 8010b16:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8010b1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010b1e:	f003 0301 	and.w	r3, r3, #1
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d004      	beq.n	8010b30 <USB_EPStartXfer+0x636>
 8010b26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8010b2a:	3301      	adds	r3, #1
 8010b2c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8010b30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010b32:	881b      	ldrh	r3, [r3, #0]
 8010b34:	b29a      	uxth	r2, r3
 8010b36:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8010b3a:	b29b      	uxth	r3, r3
 8010b3c:	029b      	lsls	r3, r3, #10
 8010b3e:	b29b      	uxth	r3, r3
 8010b40:	4313      	orrs	r3, r2
 8010b42:	b29a      	uxth	r2, r3
 8010b44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010b46:	801a      	strh	r2, [r3, #0]
 8010b48:	e02a      	b.n	8010ba0 <USB_EPStartXfer+0x6a6>
 8010b4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010b4e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	785b      	ldrb	r3, [r3, #1]
 8010b56:	2b01      	cmp	r3, #1
 8010b58:	d122      	bne.n	8010ba0 <USB_EPStartXfer+0x6a6>
 8010b5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010b5e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010b62:	681b      	ldr	r3, [r3, #0]
 8010b64:	653b      	str	r3, [r7, #80]	; 0x50
 8010b66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010b6a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010b74:	b29b      	uxth	r3, r3
 8010b76:	461a      	mov	r2, r3
 8010b78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010b7a:	4413      	add	r3, r2
 8010b7c:	653b      	str	r3, [r7, #80]	; 0x50
 8010b7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010b82:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010b86:	681b      	ldr	r3, [r3, #0]
 8010b88:	781b      	ldrb	r3, [r3, #0]
 8010b8a:	00da      	lsls	r2, r3, #3
 8010b8c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010b8e:	4413      	add	r3, r2
 8010b90:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8010b94:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010b96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010b9a:	b29a      	uxth	r2, r3
 8010b9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010b9e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8010ba0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ba4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010ba8:	681b      	ldr	r3, [r3, #0]
 8010baa:	891b      	ldrh	r3, [r3, #8]
 8010bac:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010bb0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010bb4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010bb8:	681b      	ldr	r3, [r3, #0]
 8010bba:	6959      	ldr	r1, [r3, #20]
 8010bbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010bc0:	b29b      	uxth	r3, r3
 8010bc2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8010bc6:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8010bca:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8010bce:	6800      	ldr	r0, [r0, #0]
 8010bd0:	f001 f97e 	bl	8011ed0 <USB_WritePMA>
            ep->xfer_buff += len;
 8010bd4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010bd8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010bdc:	681b      	ldr	r3, [r3, #0]
 8010bde:	695a      	ldr	r2, [r3, #20]
 8010be0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010be4:	441a      	add	r2, r3
 8010be6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010bea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8010bf2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010bf6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	6a1a      	ldr	r2, [r3, #32]
 8010bfe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c02:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c06:	681b      	ldr	r3, [r3, #0]
 8010c08:	691b      	ldr	r3, [r3, #16]
 8010c0a:	429a      	cmp	r2, r3
 8010c0c:	d90f      	bls.n	8010c2e <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8010c0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c12:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c16:	681b      	ldr	r3, [r3, #0]
 8010c18:	6a1a      	ldr	r2, [r3, #32]
 8010c1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010c1e:	1ad2      	subs	r2, r2, r3
 8010c20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c24:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	621a      	str	r2, [r3, #32]
 8010c2c:	e00e      	b.n	8010c4c <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8010c2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	6a1b      	ldr	r3, [r3, #32]
 8010c3a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8010c3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c42:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c46:	681b      	ldr	r3, [r3, #0]
 8010c48:	2200      	movs	r2, #0
 8010c4a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8010c4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c50:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010c54:	681b      	ldr	r3, [r3, #0]
 8010c56:	643b      	str	r3, [r7, #64]	; 0x40
 8010c58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c5c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c60:	681b      	ldr	r3, [r3, #0]
 8010c62:	785b      	ldrb	r3, [r3, #1]
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d177      	bne.n	8010d58 <USB_EPStartXfer+0x85e>
 8010c68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c6c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010c70:	681b      	ldr	r3, [r3, #0]
 8010c72:	63bb      	str	r3, [r7, #56]	; 0x38
 8010c74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c78:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010c7c:	681b      	ldr	r3, [r3, #0]
 8010c7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010c82:	b29b      	uxth	r3, r3
 8010c84:	461a      	mov	r2, r3
 8010c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c88:	4413      	add	r3, r2
 8010c8a:	63bb      	str	r3, [r7, #56]	; 0x38
 8010c8c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c90:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	781b      	ldrb	r3, [r3, #0]
 8010c98:	00da      	lsls	r2, r3, #3
 8010c9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c9c:	4413      	add	r3, r2
 8010c9e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8010ca2:	637b      	str	r3, [r7, #52]	; 0x34
 8010ca4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010ca6:	881b      	ldrh	r3, [r3, #0]
 8010ca8:	b29b      	uxth	r3, r3
 8010caa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010cae:	b29a      	uxth	r2, r3
 8010cb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010cb2:	801a      	strh	r2, [r3, #0]
 8010cb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010cb8:	2b3e      	cmp	r3, #62	; 0x3e
 8010cba:	d921      	bls.n	8010d00 <USB_EPStartXfer+0x806>
 8010cbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010cc0:	095b      	lsrs	r3, r3, #5
 8010cc2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8010cc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010cca:	f003 031f 	and.w	r3, r3, #31
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d104      	bne.n	8010cdc <USB_EPStartXfer+0x7e2>
 8010cd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8010cd6:	3b01      	subs	r3, #1
 8010cd8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8010cdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010cde:	881b      	ldrh	r3, [r3, #0]
 8010ce0:	b29a      	uxth	r2, r3
 8010ce2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8010ce6:	b29b      	uxth	r3, r3
 8010ce8:	029b      	lsls	r3, r3, #10
 8010cea:	b29b      	uxth	r3, r3
 8010cec:	4313      	orrs	r3, r2
 8010cee:	b29b      	uxth	r3, r3
 8010cf0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010cf4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010cf8:	b29a      	uxth	r2, r3
 8010cfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010cfc:	801a      	strh	r2, [r3, #0]
 8010cfe:	e050      	b.n	8010da2 <USB_EPStartXfer+0x8a8>
 8010d00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d10a      	bne.n	8010d1e <USB_EPStartXfer+0x824>
 8010d08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d0a:	881b      	ldrh	r3, [r3, #0]
 8010d0c:	b29b      	uxth	r3, r3
 8010d0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010d12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010d16:	b29a      	uxth	r2, r3
 8010d18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d1a:	801a      	strh	r2, [r3, #0]
 8010d1c:	e041      	b.n	8010da2 <USB_EPStartXfer+0x8a8>
 8010d1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010d22:	085b      	lsrs	r3, r3, #1
 8010d24:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8010d28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010d2c:	f003 0301 	and.w	r3, r3, #1
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	d004      	beq.n	8010d3e <USB_EPStartXfer+0x844>
 8010d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8010d38:	3301      	adds	r3, #1
 8010d3a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8010d3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d40:	881b      	ldrh	r3, [r3, #0]
 8010d42:	b29a      	uxth	r2, r3
 8010d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8010d48:	b29b      	uxth	r3, r3
 8010d4a:	029b      	lsls	r3, r3, #10
 8010d4c:	b29b      	uxth	r3, r3
 8010d4e:	4313      	orrs	r3, r2
 8010d50:	b29a      	uxth	r2, r3
 8010d52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d54:	801a      	strh	r2, [r3, #0]
 8010d56:	e024      	b.n	8010da2 <USB_EPStartXfer+0x8a8>
 8010d58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d5c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010d60:	681b      	ldr	r3, [r3, #0]
 8010d62:	785b      	ldrb	r3, [r3, #1]
 8010d64:	2b01      	cmp	r3, #1
 8010d66:	d11c      	bne.n	8010da2 <USB_EPStartXfer+0x8a8>
 8010d68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d6c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010d70:	681b      	ldr	r3, [r3, #0]
 8010d72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010d76:	b29b      	uxth	r3, r3
 8010d78:	461a      	mov	r2, r3
 8010d7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010d7c:	4413      	add	r3, r2
 8010d7e:	643b      	str	r3, [r7, #64]	; 0x40
 8010d80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d84:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	781b      	ldrb	r3, [r3, #0]
 8010d8c:	00da      	lsls	r2, r3, #3
 8010d8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010d90:	4413      	add	r3, r2
 8010d92:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8010d96:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010d98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010d9c:	b29a      	uxth	r2, r3
 8010d9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010da0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8010da2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010da6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	895b      	ldrh	r3, [r3, #10]
 8010dae:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010db2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010db6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010dba:	681b      	ldr	r3, [r3, #0]
 8010dbc:	6959      	ldr	r1, [r3, #20]
 8010dbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010dc2:	b29b      	uxth	r3, r3
 8010dc4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8010dc8:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8010dcc:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8010dd0:	6800      	ldr	r0, [r0, #0]
 8010dd2:	f001 f87d 	bl	8011ed0 <USB_WritePMA>
 8010dd6:	e227      	b.n	8011228 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8010dd8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ddc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	6a1b      	ldr	r3, [r3, #32]
 8010de4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8010de8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010dec:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010df0:	681a      	ldr	r2, [r3, #0]
 8010df2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010df6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	781b      	ldrb	r3, [r3, #0]
 8010dfe:	009b      	lsls	r3, r3, #2
 8010e00:	4413      	add	r3, r2
 8010e02:	881b      	ldrh	r3, [r3, #0]
 8010e04:	b29b      	uxth	r3, r3
 8010e06:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8010e0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010e0e:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8010e12:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e16:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010e1a:	681a      	ldr	r2, [r3, #0]
 8010e1c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e20:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010e24:	681b      	ldr	r3, [r3, #0]
 8010e26:	781b      	ldrb	r3, [r3, #0]
 8010e28:	009b      	lsls	r3, r3, #2
 8010e2a:	441a      	add	r2, r3
 8010e2c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8010e30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010e34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010e38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010e3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010e40:	b29b      	uxth	r3, r3
 8010e42:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8010e44:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e48:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010e4c:	681b      	ldr	r3, [r3, #0]
 8010e4e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010e50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e54:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010e58:	681b      	ldr	r3, [r3, #0]
 8010e5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010e5e:	b29b      	uxth	r3, r3
 8010e60:	461a      	mov	r2, r3
 8010e62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010e64:	4413      	add	r3, r2
 8010e66:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010e68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010e70:	681b      	ldr	r3, [r3, #0]
 8010e72:	781b      	ldrb	r3, [r3, #0]
 8010e74:	00da      	lsls	r2, r3, #3
 8010e76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010e78:	4413      	add	r3, r2
 8010e7a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8010e7e:	65bb      	str	r3, [r7, #88]	; 0x58
 8010e80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010e84:	b29a      	uxth	r2, r3
 8010e86:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010e88:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8010e8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e8e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010e92:	681b      	ldr	r3, [r3, #0]
 8010e94:	891b      	ldrh	r3, [r3, #8]
 8010e96:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010e9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e9e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	6959      	ldr	r1, [r3, #20]
 8010ea6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010eaa:	b29b      	uxth	r3, r3
 8010eac:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8010eb0:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8010eb4:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8010eb8:	6800      	ldr	r0, [r0, #0]
 8010eba:	f001 f809 	bl	8011ed0 <USB_WritePMA>
 8010ebe:	e1b3      	b.n	8011228 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8010ec0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ec4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010ec8:	681b      	ldr	r3, [r3, #0]
 8010eca:	6a1a      	ldr	r2, [r3, #32]
 8010ecc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010ed0:	1ad2      	subs	r2, r2, r3
 8010ed2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ed6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010eda:	681b      	ldr	r3, [r3, #0]
 8010edc:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8010ede:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ee2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010ee6:	681a      	ldr	r2, [r3, #0]
 8010ee8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010eec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010ef0:	681b      	ldr	r3, [r3, #0]
 8010ef2:	781b      	ldrb	r3, [r3, #0]
 8010ef4:	009b      	lsls	r3, r3, #2
 8010ef6:	4413      	add	r3, r2
 8010ef8:	881b      	ldrh	r3, [r3, #0]
 8010efa:	b29b      	uxth	r3, r3
 8010efc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	f000 80c6 	beq.w	8011092 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8010f06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010f0a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	673b      	str	r3, [r7, #112]	; 0x70
 8010f12:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010f16:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010f1a:	681b      	ldr	r3, [r3, #0]
 8010f1c:	785b      	ldrb	r3, [r3, #1]
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	d177      	bne.n	8011012 <USB_EPStartXfer+0xb18>
 8010f22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010f26:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	66bb      	str	r3, [r7, #104]	; 0x68
 8010f2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010f32:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010f3c:	b29b      	uxth	r3, r3
 8010f3e:	461a      	mov	r2, r3
 8010f40:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8010f42:	4413      	add	r3, r2
 8010f44:	66bb      	str	r3, [r7, #104]	; 0x68
 8010f46:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010f4a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010f4e:	681b      	ldr	r3, [r3, #0]
 8010f50:	781b      	ldrb	r3, [r3, #0]
 8010f52:	00da      	lsls	r2, r3, #3
 8010f54:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8010f56:	4413      	add	r3, r2
 8010f58:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8010f5c:	667b      	str	r3, [r7, #100]	; 0x64
 8010f5e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010f60:	881b      	ldrh	r3, [r3, #0]
 8010f62:	b29b      	uxth	r3, r3
 8010f64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010f68:	b29a      	uxth	r2, r3
 8010f6a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010f6c:	801a      	strh	r2, [r3, #0]
 8010f6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010f72:	2b3e      	cmp	r3, #62	; 0x3e
 8010f74:	d921      	bls.n	8010fba <USB_EPStartXfer+0xac0>
 8010f76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010f7a:	095b      	lsrs	r3, r3, #5
 8010f7c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8010f80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010f84:	f003 031f 	and.w	r3, r3, #31
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d104      	bne.n	8010f96 <USB_EPStartXfer+0xa9c>
 8010f8c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8010f90:	3b01      	subs	r3, #1
 8010f92:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8010f96:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010f98:	881b      	ldrh	r3, [r3, #0]
 8010f9a:	b29a      	uxth	r2, r3
 8010f9c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8010fa0:	b29b      	uxth	r3, r3
 8010fa2:	029b      	lsls	r3, r3, #10
 8010fa4:	b29b      	uxth	r3, r3
 8010fa6:	4313      	orrs	r3, r2
 8010fa8:	b29b      	uxth	r3, r3
 8010faa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010fae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010fb2:	b29a      	uxth	r2, r3
 8010fb4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010fb6:	801a      	strh	r2, [r3, #0]
 8010fb8:	e050      	b.n	801105c <USB_EPStartXfer+0xb62>
 8010fba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d10a      	bne.n	8010fd8 <USB_EPStartXfer+0xade>
 8010fc2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010fc4:	881b      	ldrh	r3, [r3, #0]
 8010fc6:	b29b      	uxth	r3, r3
 8010fc8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010fcc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010fd0:	b29a      	uxth	r2, r3
 8010fd2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010fd4:	801a      	strh	r2, [r3, #0]
 8010fd6:	e041      	b.n	801105c <USB_EPStartXfer+0xb62>
 8010fd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010fdc:	085b      	lsrs	r3, r3, #1
 8010fde:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8010fe2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010fe6:	f003 0301 	and.w	r3, r3, #1
 8010fea:	2b00      	cmp	r3, #0
 8010fec:	d004      	beq.n	8010ff8 <USB_EPStartXfer+0xafe>
 8010fee:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8010ff2:	3301      	adds	r3, #1
 8010ff4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8010ff8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010ffa:	881b      	ldrh	r3, [r3, #0]
 8010ffc:	b29a      	uxth	r2, r3
 8010ffe:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8011002:	b29b      	uxth	r3, r3
 8011004:	029b      	lsls	r3, r3, #10
 8011006:	b29b      	uxth	r3, r3
 8011008:	4313      	orrs	r3, r2
 801100a:	b29a      	uxth	r2, r3
 801100c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801100e:	801a      	strh	r2, [r3, #0]
 8011010:	e024      	b.n	801105c <USB_EPStartXfer+0xb62>
 8011012:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011016:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801101a:	681b      	ldr	r3, [r3, #0]
 801101c:	785b      	ldrb	r3, [r3, #1]
 801101e:	2b01      	cmp	r3, #1
 8011020:	d11c      	bne.n	801105c <USB_EPStartXfer+0xb62>
 8011022:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011026:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801102a:	681b      	ldr	r3, [r3, #0]
 801102c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011030:	b29b      	uxth	r3, r3
 8011032:	461a      	mov	r2, r3
 8011034:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011036:	4413      	add	r3, r2
 8011038:	673b      	str	r3, [r7, #112]	; 0x70
 801103a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801103e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011042:	681b      	ldr	r3, [r3, #0]
 8011044:	781b      	ldrb	r3, [r3, #0]
 8011046:	00da      	lsls	r2, r3, #3
 8011048:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801104a:	4413      	add	r3, r2
 801104c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8011050:	66fb      	str	r3, [r7, #108]	; 0x6c
 8011052:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011056:	b29a      	uxth	r2, r3
 8011058:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801105a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 801105c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011060:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011064:	681b      	ldr	r3, [r3, #0]
 8011066:	895b      	ldrh	r3, [r3, #10]
 8011068:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801106c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011070:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	6959      	ldr	r1, [r3, #20]
 8011078:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801107c:	b29b      	uxth	r3, r3
 801107e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8011082:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8011086:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 801108a:	6800      	ldr	r0, [r0, #0]
 801108c:	f000 ff20 	bl	8011ed0 <USB_WritePMA>
 8011090:	e0ca      	b.n	8011228 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8011092:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011096:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801109a:	681b      	ldr	r3, [r3, #0]
 801109c:	785b      	ldrb	r3, [r3, #1]
 801109e:	2b00      	cmp	r3, #0
 80110a0:	d177      	bne.n	8011192 <USB_EPStartXfer+0xc98>
 80110a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80110a6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80110aa:	681b      	ldr	r3, [r3, #0]
 80110ac:	67fb      	str	r3, [r7, #124]	; 0x7c
 80110ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80110b2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80110b6:	681b      	ldr	r3, [r3, #0]
 80110b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80110bc:	b29b      	uxth	r3, r3
 80110be:	461a      	mov	r2, r3
 80110c0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80110c2:	4413      	add	r3, r2
 80110c4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80110c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80110ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80110ce:	681b      	ldr	r3, [r3, #0]
 80110d0:	781b      	ldrb	r3, [r3, #0]
 80110d2:	00da      	lsls	r2, r3, #3
 80110d4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80110d6:	4413      	add	r3, r2
 80110d8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80110dc:	67bb      	str	r3, [r7, #120]	; 0x78
 80110de:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80110e0:	881b      	ldrh	r3, [r3, #0]
 80110e2:	b29b      	uxth	r3, r3
 80110e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80110e8:	b29a      	uxth	r2, r3
 80110ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80110ec:	801a      	strh	r2, [r3, #0]
 80110ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80110f2:	2b3e      	cmp	r3, #62	; 0x3e
 80110f4:	d921      	bls.n	801113a <USB_EPStartXfer+0xc40>
 80110f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80110fa:	095b      	lsrs	r3, r3, #5
 80110fc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8011100:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011104:	f003 031f 	and.w	r3, r3, #31
 8011108:	2b00      	cmp	r3, #0
 801110a:	d104      	bne.n	8011116 <USB_EPStartXfer+0xc1c>
 801110c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8011110:	3b01      	subs	r3, #1
 8011112:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8011116:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011118:	881b      	ldrh	r3, [r3, #0]
 801111a:	b29a      	uxth	r2, r3
 801111c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8011120:	b29b      	uxth	r3, r3
 8011122:	029b      	lsls	r3, r3, #10
 8011124:	b29b      	uxth	r3, r3
 8011126:	4313      	orrs	r3, r2
 8011128:	b29b      	uxth	r3, r3
 801112a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801112e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011132:	b29a      	uxth	r2, r3
 8011134:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011136:	801a      	strh	r2, [r3, #0]
 8011138:	e05c      	b.n	80111f4 <USB_EPStartXfer+0xcfa>
 801113a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801113e:	2b00      	cmp	r3, #0
 8011140:	d10a      	bne.n	8011158 <USB_EPStartXfer+0xc5e>
 8011142:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011144:	881b      	ldrh	r3, [r3, #0]
 8011146:	b29b      	uxth	r3, r3
 8011148:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801114c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011150:	b29a      	uxth	r2, r3
 8011152:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011154:	801a      	strh	r2, [r3, #0]
 8011156:	e04d      	b.n	80111f4 <USB_EPStartXfer+0xcfa>
 8011158:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801115c:	085b      	lsrs	r3, r3, #1
 801115e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8011162:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011166:	f003 0301 	and.w	r3, r3, #1
 801116a:	2b00      	cmp	r3, #0
 801116c:	d004      	beq.n	8011178 <USB_EPStartXfer+0xc7e>
 801116e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8011172:	3301      	adds	r3, #1
 8011174:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8011178:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801117a:	881b      	ldrh	r3, [r3, #0]
 801117c:	b29a      	uxth	r2, r3
 801117e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8011182:	b29b      	uxth	r3, r3
 8011184:	029b      	lsls	r3, r3, #10
 8011186:	b29b      	uxth	r3, r3
 8011188:	4313      	orrs	r3, r2
 801118a:	b29a      	uxth	r2, r3
 801118c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801118e:	801a      	strh	r2, [r3, #0]
 8011190:	e030      	b.n	80111f4 <USB_EPStartXfer+0xcfa>
 8011192:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011196:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	785b      	ldrb	r3, [r3, #1]
 801119e:	2b01      	cmp	r3, #1
 80111a0:	d128      	bne.n	80111f4 <USB_EPStartXfer+0xcfa>
 80111a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80111a6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80111b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80111b4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80111b8:	681b      	ldr	r3, [r3, #0]
 80111ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80111be:	b29b      	uxth	r3, r3
 80111c0:	461a      	mov	r2, r3
 80111c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80111c6:	4413      	add	r3, r2
 80111c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80111cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80111d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80111d4:	681b      	ldr	r3, [r3, #0]
 80111d6:	781b      	ldrb	r3, [r3, #0]
 80111d8:	00da      	lsls	r2, r3, #3
 80111da:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80111de:	4413      	add	r3, r2
 80111e0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80111e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80111e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80111ec:	b29a      	uxth	r2, r3
 80111ee:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80111f2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80111f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80111f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80111fc:	681b      	ldr	r3, [r3, #0]
 80111fe:	891b      	ldrh	r3, [r3, #8]
 8011200:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011204:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011208:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	6959      	ldr	r1, [r3, #20]
 8011210:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011214:	b29b      	uxth	r3, r3
 8011216:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 801121a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 801121e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8011222:	6800      	ldr	r0, [r0, #0]
 8011224:	f000 fe54 	bl	8011ed0 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8011228:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801122c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011230:	681a      	ldr	r2, [r3, #0]
 8011232:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011236:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801123a:	681b      	ldr	r3, [r3, #0]
 801123c:	781b      	ldrb	r3, [r3, #0]
 801123e:	009b      	lsls	r3, r3, #2
 8011240:	4413      	add	r3, r2
 8011242:	881b      	ldrh	r3, [r3, #0]
 8011244:	b29b      	uxth	r3, r3
 8011246:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801124a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801124e:	817b      	strh	r3, [r7, #10]
 8011250:	897b      	ldrh	r3, [r7, #10]
 8011252:	f083 0310 	eor.w	r3, r3, #16
 8011256:	817b      	strh	r3, [r7, #10]
 8011258:	897b      	ldrh	r3, [r7, #10]
 801125a:	f083 0320 	eor.w	r3, r3, #32
 801125e:	817b      	strh	r3, [r7, #10]
 8011260:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011264:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011268:	681a      	ldr	r2, [r3, #0]
 801126a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801126e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011272:	681b      	ldr	r3, [r3, #0]
 8011274:	781b      	ldrb	r3, [r3, #0]
 8011276:	009b      	lsls	r3, r3, #2
 8011278:	441a      	add	r2, r3
 801127a:	897b      	ldrh	r3, [r7, #10]
 801127c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011280:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011284:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011288:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801128c:	b29b      	uxth	r3, r3
 801128e:	8013      	strh	r3, [r2, #0]
 8011290:	f000 bcde 	b.w	8011c50 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8011294:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011298:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801129c:	681b      	ldr	r3, [r3, #0]
 801129e:	7b1b      	ldrb	r3, [r3, #12]
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	f040 80bb 	bne.w	801141c <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80112a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80112aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80112ae:	681b      	ldr	r3, [r3, #0]
 80112b0:	699a      	ldr	r2, [r3, #24]
 80112b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80112b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80112ba:	681b      	ldr	r3, [r3, #0]
 80112bc:	691b      	ldr	r3, [r3, #16]
 80112be:	429a      	cmp	r2, r3
 80112c0:	d917      	bls.n	80112f2 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 80112c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80112c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80112ca:	681b      	ldr	r3, [r3, #0]
 80112cc:	691b      	ldr	r3, [r3, #16]
 80112ce:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 80112d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80112d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80112da:	681b      	ldr	r3, [r3, #0]
 80112dc:	699a      	ldr	r2, [r3, #24]
 80112de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80112e2:	1ad2      	subs	r2, r2, r3
 80112e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80112e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80112ec:	681b      	ldr	r3, [r3, #0]
 80112ee:	619a      	str	r2, [r3, #24]
 80112f0:	e00e      	b.n	8011310 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 80112f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80112f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80112fa:	681b      	ldr	r3, [r3, #0]
 80112fc:	699b      	ldr	r3, [r3, #24]
 80112fe:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 8011302:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011306:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801130a:	681b      	ldr	r3, [r3, #0]
 801130c:	2200      	movs	r2, #0
 801130e:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8011310:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011314:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011318:	681b      	ldr	r3, [r3, #0]
 801131a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 801131e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011322:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011326:	681b      	ldr	r3, [r3, #0]
 8011328:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801132c:	b29b      	uxth	r3, r3
 801132e:	461a      	mov	r2, r3
 8011330:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8011334:	4413      	add	r3, r2
 8011336:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 801133a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801133e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011342:	681b      	ldr	r3, [r3, #0]
 8011344:	781b      	ldrb	r3, [r3, #0]
 8011346:	00da      	lsls	r2, r3, #3
 8011348:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801134c:	4413      	add	r3, r2
 801134e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8011352:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8011356:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801135a:	881b      	ldrh	r3, [r3, #0]
 801135c:	b29b      	uxth	r3, r3
 801135e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011362:	b29a      	uxth	r2, r3
 8011364:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011368:	801a      	strh	r2, [r3, #0]
 801136a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801136e:	2b3e      	cmp	r3, #62	; 0x3e
 8011370:	d924      	bls.n	80113bc <USB_EPStartXfer+0xec2>
 8011372:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011376:	095b      	lsrs	r3, r3, #5
 8011378:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 801137c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011380:	f003 031f 	and.w	r3, r3, #31
 8011384:	2b00      	cmp	r3, #0
 8011386:	d104      	bne.n	8011392 <USB_EPStartXfer+0xe98>
 8011388:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 801138c:	3b01      	subs	r3, #1
 801138e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8011392:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011396:	881b      	ldrh	r3, [r3, #0]
 8011398:	b29a      	uxth	r2, r3
 801139a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 801139e:	b29b      	uxth	r3, r3
 80113a0:	029b      	lsls	r3, r3, #10
 80113a2:	b29b      	uxth	r3, r3
 80113a4:	4313      	orrs	r3, r2
 80113a6:	b29b      	uxth	r3, r3
 80113a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80113ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80113b0:	b29a      	uxth	r2, r3
 80113b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80113b6:	801a      	strh	r2, [r3, #0]
 80113b8:	f000 bc10 	b.w	8011bdc <USB_EPStartXfer+0x16e2>
 80113bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	d10c      	bne.n	80113de <USB_EPStartXfer+0xee4>
 80113c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80113c8:	881b      	ldrh	r3, [r3, #0]
 80113ca:	b29b      	uxth	r3, r3
 80113cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80113d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80113d4:	b29a      	uxth	r2, r3
 80113d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80113da:	801a      	strh	r2, [r3, #0]
 80113dc:	e3fe      	b.n	8011bdc <USB_EPStartXfer+0x16e2>
 80113de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80113e2:	085b      	lsrs	r3, r3, #1
 80113e4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80113e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80113ec:	f003 0301 	and.w	r3, r3, #1
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d004      	beq.n	80113fe <USB_EPStartXfer+0xf04>
 80113f4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80113f8:	3301      	adds	r3, #1
 80113fa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80113fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011402:	881b      	ldrh	r3, [r3, #0]
 8011404:	b29a      	uxth	r2, r3
 8011406:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 801140a:	b29b      	uxth	r3, r3
 801140c:	029b      	lsls	r3, r3, #10
 801140e:	b29b      	uxth	r3, r3
 8011410:	4313      	orrs	r3, r2
 8011412:	b29a      	uxth	r2, r3
 8011414:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011418:	801a      	strh	r2, [r3, #0]
 801141a:	e3df      	b.n	8011bdc <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 801141c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011420:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011424:	681b      	ldr	r3, [r3, #0]
 8011426:	78db      	ldrb	r3, [r3, #3]
 8011428:	2b02      	cmp	r3, #2
 801142a:	f040 8218 	bne.w	801185e <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 801142e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011432:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011436:	681b      	ldr	r3, [r3, #0]
 8011438:	785b      	ldrb	r3, [r3, #1]
 801143a:	2b00      	cmp	r3, #0
 801143c:	f040 809d 	bne.w	801157a <USB_EPStartXfer+0x1080>
 8011440:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011444:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011448:	681b      	ldr	r3, [r3, #0]
 801144a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 801144e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011452:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011456:	681b      	ldr	r3, [r3, #0]
 8011458:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801145c:	b29b      	uxth	r3, r3
 801145e:	461a      	mov	r2, r3
 8011460:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8011464:	4413      	add	r3, r2
 8011466:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 801146a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801146e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011472:	681b      	ldr	r3, [r3, #0]
 8011474:	781b      	ldrb	r3, [r3, #0]
 8011476:	00da      	lsls	r2, r3, #3
 8011478:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801147c:	4413      	add	r3, r2
 801147e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8011482:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8011486:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801148a:	881b      	ldrh	r3, [r3, #0]
 801148c:	b29b      	uxth	r3, r3
 801148e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011492:	b29a      	uxth	r2, r3
 8011494:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011498:	801a      	strh	r2, [r3, #0]
 801149a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801149e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80114a2:	681b      	ldr	r3, [r3, #0]
 80114a4:	691b      	ldr	r3, [r3, #16]
 80114a6:	2b3e      	cmp	r3, #62	; 0x3e
 80114a8:	d92b      	bls.n	8011502 <USB_EPStartXfer+0x1008>
 80114aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80114ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80114b2:	681b      	ldr	r3, [r3, #0]
 80114b4:	691b      	ldr	r3, [r3, #16]
 80114b6:	095b      	lsrs	r3, r3, #5
 80114b8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80114bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80114c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80114c4:	681b      	ldr	r3, [r3, #0]
 80114c6:	691b      	ldr	r3, [r3, #16]
 80114c8:	f003 031f 	and.w	r3, r3, #31
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d104      	bne.n	80114da <USB_EPStartXfer+0xfe0>
 80114d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80114d4:	3b01      	subs	r3, #1
 80114d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80114da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80114de:	881b      	ldrh	r3, [r3, #0]
 80114e0:	b29a      	uxth	r2, r3
 80114e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80114e6:	b29b      	uxth	r3, r3
 80114e8:	029b      	lsls	r3, r3, #10
 80114ea:	b29b      	uxth	r3, r3
 80114ec:	4313      	orrs	r3, r2
 80114ee:	b29b      	uxth	r3, r3
 80114f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80114f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80114f8:	b29a      	uxth	r2, r3
 80114fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80114fe:	801a      	strh	r2, [r3, #0]
 8011500:	e070      	b.n	80115e4 <USB_EPStartXfer+0x10ea>
 8011502:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011506:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801150a:	681b      	ldr	r3, [r3, #0]
 801150c:	691b      	ldr	r3, [r3, #16]
 801150e:	2b00      	cmp	r3, #0
 8011510:	d10c      	bne.n	801152c <USB_EPStartXfer+0x1032>
 8011512:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011516:	881b      	ldrh	r3, [r3, #0]
 8011518:	b29b      	uxth	r3, r3
 801151a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801151e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011522:	b29a      	uxth	r2, r3
 8011524:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011528:	801a      	strh	r2, [r3, #0]
 801152a:	e05b      	b.n	80115e4 <USB_EPStartXfer+0x10ea>
 801152c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011530:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011534:	681b      	ldr	r3, [r3, #0]
 8011536:	691b      	ldr	r3, [r3, #16]
 8011538:	085b      	lsrs	r3, r3, #1
 801153a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 801153e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011542:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011546:	681b      	ldr	r3, [r3, #0]
 8011548:	691b      	ldr	r3, [r3, #16]
 801154a:	f003 0301 	and.w	r3, r3, #1
 801154e:	2b00      	cmp	r3, #0
 8011550:	d004      	beq.n	801155c <USB_EPStartXfer+0x1062>
 8011552:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8011556:	3301      	adds	r3, #1
 8011558:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 801155c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011560:	881b      	ldrh	r3, [r3, #0]
 8011562:	b29a      	uxth	r2, r3
 8011564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8011568:	b29b      	uxth	r3, r3
 801156a:	029b      	lsls	r3, r3, #10
 801156c:	b29b      	uxth	r3, r3
 801156e:	4313      	orrs	r3, r2
 8011570:	b29a      	uxth	r2, r3
 8011572:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011576:	801a      	strh	r2, [r3, #0]
 8011578:	e034      	b.n	80115e4 <USB_EPStartXfer+0x10ea>
 801157a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801157e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	785b      	ldrb	r3, [r3, #1]
 8011586:	2b01      	cmp	r3, #1
 8011588:	d12c      	bne.n	80115e4 <USB_EPStartXfer+0x10ea>
 801158a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801158e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011592:	681b      	ldr	r3, [r3, #0]
 8011594:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8011598:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801159c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80115a0:	681b      	ldr	r3, [r3, #0]
 80115a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80115a6:	b29b      	uxth	r3, r3
 80115a8:	461a      	mov	r2, r3
 80115aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80115ae:	4413      	add	r3, r2
 80115b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80115b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80115b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80115bc:	681b      	ldr	r3, [r3, #0]
 80115be:	781b      	ldrb	r3, [r3, #0]
 80115c0:	00da      	lsls	r2, r3, #3
 80115c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80115c6:	4413      	add	r3, r2
 80115c8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80115cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80115d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80115d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80115d8:	681b      	ldr	r3, [r3, #0]
 80115da:	691b      	ldr	r3, [r3, #16]
 80115dc:	b29a      	uxth	r2, r3
 80115de:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80115e2:	801a      	strh	r2, [r3, #0]
 80115e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80115e8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80115ec:	681b      	ldr	r3, [r3, #0]
 80115ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80115f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80115f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	785b      	ldrb	r3, [r3, #1]
 80115fe:	2b00      	cmp	r3, #0
 8011600:	f040 809d 	bne.w	801173e <USB_EPStartXfer+0x1244>
 8011604:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011608:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801160c:	681b      	ldr	r3, [r3, #0]
 801160e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8011612:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011616:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801161a:	681b      	ldr	r3, [r3, #0]
 801161c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011620:	b29b      	uxth	r3, r3
 8011622:	461a      	mov	r2, r3
 8011624:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8011628:	4413      	add	r3, r2
 801162a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 801162e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011632:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	781b      	ldrb	r3, [r3, #0]
 801163a:	00da      	lsls	r2, r3, #3
 801163c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8011640:	4413      	add	r3, r2
 8011642:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8011646:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 801164a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801164e:	881b      	ldrh	r3, [r3, #0]
 8011650:	b29b      	uxth	r3, r3
 8011652:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011656:	b29a      	uxth	r2, r3
 8011658:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801165c:	801a      	strh	r2, [r3, #0]
 801165e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011662:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011666:	681b      	ldr	r3, [r3, #0]
 8011668:	691b      	ldr	r3, [r3, #16]
 801166a:	2b3e      	cmp	r3, #62	; 0x3e
 801166c:	d92b      	bls.n	80116c6 <USB_EPStartXfer+0x11cc>
 801166e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011672:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011676:	681b      	ldr	r3, [r3, #0]
 8011678:	691b      	ldr	r3, [r3, #16]
 801167a:	095b      	lsrs	r3, r3, #5
 801167c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8011680:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011684:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011688:	681b      	ldr	r3, [r3, #0]
 801168a:	691b      	ldr	r3, [r3, #16]
 801168c:	f003 031f 	and.w	r3, r3, #31
 8011690:	2b00      	cmp	r3, #0
 8011692:	d104      	bne.n	801169e <USB_EPStartXfer+0x11a4>
 8011694:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8011698:	3b01      	subs	r3, #1
 801169a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 801169e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80116a2:	881b      	ldrh	r3, [r3, #0]
 80116a4:	b29a      	uxth	r2, r3
 80116a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80116aa:	b29b      	uxth	r3, r3
 80116ac:	029b      	lsls	r3, r3, #10
 80116ae:	b29b      	uxth	r3, r3
 80116b0:	4313      	orrs	r3, r2
 80116b2:	b29b      	uxth	r3, r3
 80116b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80116b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80116bc:	b29a      	uxth	r2, r3
 80116be:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80116c2:	801a      	strh	r2, [r3, #0]
 80116c4:	e069      	b.n	801179a <USB_EPStartXfer+0x12a0>
 80116c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80116ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80116ce:	681b      	ldr	r3, [r3, #0]
 80116d0:	691b      	ldr	r3, [r3, #16]
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d10c      	bne.n	80116f0 <USB_EPStartXfer+0x11f6>
 80116d6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80116da:	881b      	ldrh	r3, [r3, #0]
 80116dc:	b29b      	uxth	r3, r3
 80116de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80116e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80116e6:	b29a      	uxth	r2, r3
 80116e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80116ec:	801a      	strh	r2, [r3, #0]
 80116ee:	e054      	b.n	801179a <USB_EPStartXfer+0x12a0>
 80116f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80116f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	691b      	ldr	r3, [r3, #16]
 80116fc:	085b      	lsrs	r3, r3, #1
 80116fe:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8011702:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011706:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801170a:	681b      	ldr	r3, [r3, #0]
 801170c:	691b      	ldr	r3, [r3, #16]
 801170e:	f003 0301 	and.w	r3, r3, #1
 8011712:	2b00      	cmp	r3, #0
 8011714:	d004      	beq.n	8011720 <USB_EPStartXfer+0x1226>
 8011716:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801171a:	3301      	adds	r3, #1
 801171c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8011720:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011724:	881b      	ldrh	r3, [r3, #0]
 8011726:	b29a      	uxth	r2, r3
 8011728:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801172c:	b29b      	uxth	r3, r3
 801172e:	029b      	lsls	r3, r3, #10
 8011730:	b29b      	uxth	r3, r3
 8011732:	4313      	orrs	r3, r2
 8011734:	b29a      	uxth	r2, r3
 8011736:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801173a:	801a      	strh	r2, [r3, #0]
 801173c:	e02d      	b.n	801179a <USB_EPStartXfer+0x12a0>
 801173e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011742:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011746:	681b      	ldr	r3, [r3, #0]
 8011748:	785b      	ldrb	r3, [r3, #1]
 801174a:	2b01      	cmp	r3, #1
 801174c:	d125      	bne.n	801179a <USB_EPStartXfer+0x12a0>
 801174e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011752:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011756:	681b      	ldr	r3, [r3, #0]
 8011758:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801175c:	b29b      	uxth	r3, r3
 801175e:	461a      	mov	r2, r3
 8011760:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011764:	4413      	add	r3, r2
 8011766:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 801176a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801176e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011772:	681b      	ldr	r3, [r3, #0]
 8011774:	781b      	ldrb	r3, [r3, #0]
 8011776:	00da      	lsls	r2, r3, #3
 8011778:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801177c:	4413      	add	r3, r2
 801177e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8011782:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8011786:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801178a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801178e:	681b      	ldr	r3, [r3, #0]
 8011790:	691b      	ldr	r3, [r3, #16]
 8011792:	b29a      	uxth	r2, r3
 8011794:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8011798:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 801179a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801179e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80117a2:	681b      	ldr	r3, [r3, #0]
 80117a4:	69db      	ldr	r3, [r3, #28]
 80117a6:	2b00      	cmp	r3, #0
 80117a8:	f000 8218 	beq.w	8011bdc <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80117ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80117b0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80117b4:	681a      	ldr	r2, [r3, #0]
 80117b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80117ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80117be:	681b      	ldr	r3, [r3, #0]
 80117c0:	781b      	ldrb	r3, [r3, #0]
 80117c2:	009b      	lsls	r3, r3, #2
 80117c4:	4413      	add	r3, r2
 80117c6:	881b      	ldrh	r3, [r3, #0]
 80117c8:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80117cc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80117d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	d005      	beq.n	80117e4 <USB_EPStartXfer+0x12ea>
 80117d8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80117dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	d10d      	bne.n	8011800 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80117e4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80117e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	f040 81f5 	bne.w	8011bdc <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80117f2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80117f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	f040 81ee 	bne.w	8011bdc <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8011800:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011804:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011808:	681a      	ldr	r2, [r3, #0]
 801180a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801180e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011812:	681b      	ldr	r3, [r3, #0]
 8011814:	781b      	ldrb	r3, [r3, #0]
 8011816:	009b      	lsls	r3, r3, #2
 8011818:	4413      	add	r3, r2
 801181a:	881b      	ldrh	r3, [r3, #0]
 801181c:	b29b      	uxth	r3, r3
 801181e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011822:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011826:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 801182a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801182e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011832:	681a      	ldr	r2, [r3, #0]
 8011834:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011838:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801183c:	681b      	ldr	r3, [r3, #0]
 801183e:	781b      	ldrb	r3, [r3, #0]
 8011840:	009b      	lsls	r3, r3, #2
 8011842:	441a      	add	r2, r3
 8011844:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8011848:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801184c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011850:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011854:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8011858:	b29b      	uxth	r3, r3
 801185a:	8013      	strh	r3, [r2, #0]
 801185c:	e1be      	b.n	8011bdc <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 801185e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011862:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011866:	681b      	ldr	r3, [r3, #0]
 8011868:	78db      	ldrb	r3, [r3, #3]
 801186a:	2b01      	cmp	r3, #1
 801186c:	f040 81b4 	bne.w	8011bd8 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8011870:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011874:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011878:	681b      	ldr	r3, [r3, #0]
 801187a:	699a      	ldr	r2, [r3, #24]
 801187c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011880:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011884:	681b      	ldr	r3, [r3, #0]
 8011886:	691b      	ldr	r3, [r3, #16]
 8011888:	429a      	cmp	r2, r3
 801188a:	d917      	bls.n	80118bc <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 801188c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011890:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011894:	681b      	ldr	r3, [r3, #0]
 8011896:	691b      	ldr	r3, [r3, #16]
 8011898:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 801189c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80118a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80118a4:	681b      	ldr	r3, [r3, #0]
 80118a6:	699a      	ldr	r2, [r3, #24]
 80118a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80118ac:	1ad2      	subs	r2, r2, r3
 80118ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80118b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80118b6:	681b      	ldr	r3, [r3, #0]
 80118b8:	619a      	str	r2, [r3, #24]
 80118ba:	e00e      	b.n	80118da <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 80118bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80118c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80118c4:	681b      	ldr	r3, [r3, #0]
 80118c6:	699b      	ldr	r3, [r3, #24]
 80118c8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 80118cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80118d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80118d4:	681b      	ldr	r3, [r3, #0]
 80118d6:	2200      	movs	r2, #0
 80118d8:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80118da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80118de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80118e2:	681b      	ldr	r3, [r3, #0]
 80118e4:	785b      	ldrb	r3, [r3, #1]
 80118e6:	2b00      	cmp	r3, #0
 80118e8:	f040 8085 	bne.w	80119f6 <USB_EPStartXfer+0x14fc>
 80118ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80118f0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80118f4:	681b      	ldr	r3, [r3, #0]
 80118f6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80118fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80118fe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011902:	681b      	ldr	r3, [r3, #0]
 8011904:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011908:	b29b      	uxth	r3, r3
 801190a:	461a      	mov	r2, r3
 801190c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8011910:	4413      	add	r3, r2
 8011912:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8011916:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801191a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801191e:	681b      	ldr	r3, [r3, #0]
 8011920:	781b      	ldrb	r3, [r3, #0]
 8011922:	00da      	lsls	r2, r3, #3
 8011924:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8011928:	4413      	add	r3, r2
 801192a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 801192e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8011932:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8011936:	881b      	ldrh	r3, [r3, #0]
 8011938:	b29b      	uxth	r3, r3
 801193a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801193e:	b29a      	uxth	r2, r3
 8011940:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8011944:	801a      	strh	r2, [r3, #0]
 8011946:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801194a:	2b3e      	cmp	r3, #62	; 0x3e
 801194c:	d923      	bls.n	8011996 <USB_EPStartXfer+0x149c>
 801194e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011952:	095b      	lsrs	r3, r3, #5
 8011954:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8011958:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801195c:	f003 031f 	and.w	r3, r3, #31
 8011960:	2b00      	cmp	r3, #0
 8011962:	d104      	bne.n	801196e <USB_EPStartXfer+0x1474>
 8011964:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8011968:	3b01      	subs	r3, #1
 801196a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 801196e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8011972:	881b      	ldrh	r3, [r3, #0]
 8011974:	b29a      	uxth	r2, r3
 8011976:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801197a:	b29b      	uxth	r3, r3
 801197c:	029b      	lsls	r3, r3, #10
 801197e:	b29b      	uxth	r3, r3
 8011980:	4313      	orrs	r3, r2
 8011982:	b29b      	uxth	r3, r3
 8011984:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011988:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801198c:	b29a      	uxth	r2, r3
 801198e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8011992:	801a      	strh	r2, [r3, #0]
 8011994:	e060      	b.n	8011a58 <USB_EPStartXfer+0x155e>
 8011996:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801199a:	2b00      	cmp	r3, #0
 801199c:	d10c      	bne.n	80119b8 <USB_EPStartXfer+0x14be>
 801199e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80119a2:	881b      	ldrh	r3, [r3, #0]
 80119a4:	b29b      	uxth	r3, r3
 80119a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80119aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80119ae:	b29a      	uxth	r2, r3
 80119b0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80119b4:	801a      	strh	r2, [r3, #0]
 80119b6:	e04f      	b.n	8011a58 <USB_EPStartXfer+0x155e>
 80119b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80119bc:	085b      	lsrs	r3, r3, #1
 80119be:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80119c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80119c6:	f003 0301 	and.w	r3, r3, #1
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	d004      	beq.n	80119d8 <USB_EPStartXfer+0x14de>
 80119ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80119d2:	3301      	adds	r3, #1
 80119d4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80119d8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80119dc:	881b      	ldrh	r3, [r3, #0]
 80119de:	b29a      	uxth	r2, r3
 80119e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80119e4:	b29b      	uxth	r3, r3
 80119e6:	029b      	lsls	r3, r3, #10
 80119e8:	b29b      	uxth	r3, r3
 80119ea:	4313      	orrs	r3, r2
 80119ec:	b29a      	uxth	r2, r3
 80119ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80119f2:	801a      	strh	r2, [r3, #0]
 80119f4:	e030      	b.n	8011a58 <USB_EPStartXfer+0x155e>
 80119f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80119fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80119fe:	681b      	ldr	r3, [r3, #0]
 8011a00:	785b      	ldrb	r3, [r3, #1]
 8011a02:	2b01      	cmp	r3, #1
 8011a04:	d128      	bne.n	8011a58 <USB_EPStartXfer+0x155e>
 8011a06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011a0a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011a0e:	681b      	ldr	r3, [r3, #0]
 8011a10:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8011a14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011a18:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011a1c:	681b      	ldr	r3, [r3, #0]
 8011a1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011a22:	b29b      	uxth	r3, r3
 8011a24:	461a      	mov	r2, r3
 8011a26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8011a2a:	4413      	add	r3, r2
 8011a2c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8011a30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011a34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011a38:	681b      	ldr	r3, [r3, #0]
 8011a3a:	781b      	ldrb	r3, [r3, #0]
 8011a3c:	00da      	lsls	r2, r3, #3
 8011a3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8011a42:	4413      	add	r3, r2
 8011a44:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8011a48:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8011a4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011a50:	b29a      	uxth	r2, r3
 8011a52:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8011a56:	801a      	strh	r2, [r3, #0]
 8011a58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011a5c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011a60:	681b      	ldr	r3, [r3, #0]
 8011a62:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8011a66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011a6a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011a6e:	681b      	ldr	r3, [r3, #0]
 8011a70:	785b      	ldrb	r3, [r3, #1]
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	f040 8085 	bne.w	8011b82 <USB_EPStartXfer+0x1688>
 8011a78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011a7c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8011a86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011a8a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011a8e:	681b      	ldr	r3, [r3, #0]
 8011a90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011a94:	b29b      	uxth	r3, r3
 8011a96:	461a      	mov	r2, r3
 8011a98:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8011a9c:	4413      	add	r3, r2
 8011a9e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8011aa2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011aa6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011aaa:	681b      	ldr	r3, [r3, #0]
 8011aac:	781b      	ldrb	r3, [r3, #0]
 8011aae:	00da      	lsls	r2, r3, #3
 8011ab0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8011ab4:	4413      	add	r3, r2
 8011ab6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8011aba:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8011abe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8011ac2:	881b      	ldrh	r3, [r3, #0]
 8011ac4:	b29b      	uxth	r3, r3
 8011ac6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011aca:	b29a      	uxth	r2, r3
 8011acc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8011ad0:	801a      	strh	r2, [r3, #0]
 8011ad2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011ad6:	2b3e      	cmp	r3, #62	; 0x3e
 8011ad8:	d923      	bls.n	8011b22 <USB_EPStartXfer+0x1628>
 8011ada:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011ade:	095b      	lsrs	r3, r3, #5
 8011ae0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8011ae4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011ae8:	f003 031f 	and.w	r3, r3, #31
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d104      	bne.n	8011afa <USB_EPStartXfer+0x1600>
 8011af0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8011af4:	3b01      	subs	r3, #1
 8011af6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8011afa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8011afe:	881b      	ldrh	r3, [r3, #0]
 8011b00:	b29a      	uxth	r2, r3
 8011b02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8011b06:	b29b      	uxth	r3, r3
 8011b08:	029b      	lsls	r3, r3, #10
 8011b0a:	b29b      	uxth	r3, r3
 8011b0c:	4313      	orrs	r3, r2
 8011b0e:	b29b      	uxth	r3, r3
 8011b10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011b14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011b18:	b29a      	uxth	r2, r3
 8011b1a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8011b1e:	801a      	strh	r2, [r3, #0]
 8011b20:	e05c      	b.n	8011bdc <USB_EPStartXfer+0x16e2>
 8011b22:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d10c      	bne.n	8011b44 <USB_EPStartXfer+0x164a>
 8011b2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8011b2e:	881b      	ldrh	r3, [r3, #0]
 8011b30:	b29b      	uxth	r3, r3
 8011b32:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011b36:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011b3a:	b29a      	uxth	r2, r3
 8011b3c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8011b40:	801a      	strh	r2, [r3, #0]
 8011b42:	e04b      	b.n	8011bdc <USB_EPStartXfer+0x16e2>
 8011b44:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011b48:	085b      	lsrs	r3, r3, #1
 8011b4a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8011b4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011b52:	f003 0301 	and.w	r3, r3, #1
 8011b56:	2b00      	cmp	r3, #0
 8011b58:	d004      	beq.n	8011b64 <USB_EPStartXfer+0x166a>
 8011b5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8011b5e:	3301      	adds	r3, #1
 8011b60:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8011b64:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8011b68:	881b      	ldrh	r3, [r3, #0]
 8011b6a:	b29a      	uxth	r2, r3
 8011b6c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8011b70:	b29b      	uxth	r3, r3
 8011b72:	029b      	lsls	r3, r3, #10
 8011b74:	b29b      	uxth	r3, r3
 8011b76:	4313      	orrs	r3, r2
 8011b78:	b29a      	uxth	r2, r3
 8011b7a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8011b7e:	801a      	strh	r2, [r3, #0]
 8011b80:	e02c      	b.n	8011bdc <USB_EPStartXfer+0x16e2>
 8011b82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011b86:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	785b      	ldrb	r3, [r3, #1]
 8011b8e:	2b01      	cmp	r3, #1
 8011b90:	d124      	bne.n	8011bdc <USB_EPStartXfer+0x16e2>
 8011b92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011b96:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011b9a:	681b      	ldr	r3, [r3, #0]
 8011b9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011ba0:	b29b      	uxth	r3, r3
 8011ba2:	461a      	mov	r2, r3
 8011ba4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8011ba8:	4413      	add	r3, r2
 8011baa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8011bae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011bb2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	781b      	ldrb	r3, [r3, #0]
 8011bba:	00da      	lsls	r2, r3, #3
 8011bbc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8011bc0:	4413      	add	r3, r2
 8011bc2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8011bc6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8011bca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011bce:	b29a      	uxth	r2, r3
 8011bd0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8011bd4:	801a      	strh	r2, [r3, #0]
 8011bd6:	e001      	b.n	8011bdc <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8011bd8:	2301      	movs	r3, #1
 8011bda:	e03a      	b.n	8011c52 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011bdc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011be0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011be4:	681a      	ldr	r2, [r3, #0]
 8011be6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011bea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011bee:	681b      	ldr	r3, [r3, #0]
 8011bf0:	781b      	ldrb	r3, [r3, #0]
 8011bf2:	009b      	lsls	r3, r3, #2
 8011bf4:	4413      	add	r3, r2
 8011bf6:	881b      	ldrh	r3, [r3, #0]
 8011bf8:	b29b      	uxth	r3, r3
 8011bfa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8011bfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011c02:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8011c06:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8011c0a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8011c0e:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8011c12:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8011c16:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8011c1a:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8011c1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c22:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011c26:	681a      	ldr	r2, [r3, #0]
 8011c28:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c2c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011c30:	681b      	ldr	r3, [r3, #0]
 8011c32:	781b      	ldrb	r3, [r3, #0]
 8011c34:	009b      	lsls	r3, r3, #2
 8011c36:	441a      	add	r2, r3
 8011c38:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8011c3c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011c40:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011c44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011c48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011c4c:	b29b      	uxth	r3, r3
 8011c4e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8011c50:	2300      	movs	r3, #0
}
 8011c52:	4618      	mov	r0, r3
 8011c54:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8011c58:	46bd      	mov	sp, r7
 8011c5a:	bd80      	pop	{r7, pc}

08011c5c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011c5c:	b480      	push	{r7}
 8011c5e:	b085      	sub	sp, #20
 8011c60:	af00      	add	r7, sp, #0
 8011c62:	6078      	str	r0, [r7, #4]
 8011c64:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8011c66:	683b      	ldr	r3, [r7, #0]
 8011c68:	785b      	ldrb	r3, [r3, #1]
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d020      	beq.n	8011cb0 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8011c6e:	687a      	ldr	r2, [r7, #4]
 8011c70:	683b      	ldr	r3, [r7, #0]
 8011c72:	781b      	ldrb	r3, [r3, #0]
 8011c74:	009b      	lsls	r3, r3, #2
 8011c76:	4413      	add	r3, r2
 8011c78:	881b      	ldrh	r3, [r3, #0]
 8011c7a:	b29b      	uxth	r3, r3
 8011c7c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011c80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011c84:	81bb      	strh	r3, [r7, #12]
 8011c86:	89bb      	ldrh	r3, [r7, #12]
 8011c88:	f083 0310 	eor.w	r3, r3, #16
 8011c8c:	81bb      	strh	r3, [r7, #12]
 8011c8e:	687a      	ldr	r2, [r7, #4]
 8011c90:	683b      	ldr	r3, [r7, #0]
 8011c92:	781b      	ldrb	r3, [r3, #0]
 8011c94:	009b      	lsls	r3, r3, #2
 8011c96:	441a      	add	r2, r3
 8011c98:	89bb      	ldrh	r3, [r7, #12]
 8011c9a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011c9e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011ca2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011ca6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011caa:	b29b      	uxth	r3, r3
 8011cac:	8013      	strh	r3, [r2, #0]
 8011cae:	e01f      	b.n	8011cf0 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8011cb0:	687a      	ldr	r2, [r7, #4]
 8011cb2:	683b      	ldr	r3, [r7, #0]
 8011cb4:	781b      	ldrb	r3, [r3, #0]
 8011cb6:	009b      	lsls	r3, r3, #2
 8011cb8:	4413      	add	r3, r2
 8011cba:	881b      	ldrh	r3, [r3, #0]
 8011cbc:	b29b      	uxth	r3, r3
 8011cbe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8011cc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011cc6:	81fb      	strh	r3, [r7, #14]
 8011cc8:	89fb      	ldrh	r3, [r7, #14]
 8011cca:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8011cce:	81fb      	strh	r3, [r7, #14]
 8011cd0:	687a      	ldr	r2, [r7, #4]
 8011cd2:	683b      	ldr	r3, [r7, #0]
 8011cd4:	781b      	ldrb	r3, [r3, #0]
 8011cd6:	009b      	lsls	r3, r3, #2
 8011cd8:	441a      	add	r2, r3
 8011cda:	89fb      	ldrh	r3, [r7, #14]
 8011cdc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011ce0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011ce4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011ce8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011cec:	b29b      	uxth	r3, r3
 8011cee:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8011cf0:	2300      	movs	r3, #0
}
 8011cf2:	4618      	mov	r0, r3
 8011cf4:	3714      	adds	r7, #20
 8011cf6:	46bd      	mov	sp, r7
 8011cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cfc:	4770      	bx	lr

08011cfe <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011cfe:	b480      	push	{r7}
 8011d00:	b087      	sub	sp, #28
 8011d02:	af00      	add	r7, sp, #0
 8011d04:	6078      	str	r0, [r7, #4]
 8011d06:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8011d08:	683b      	ldr	r3, [r7, #0]
 8011d0a:	7b1b      	ldrb	r3, [r3, #12]
 8011d0c:	2b00      	cmp	r3, #0
 8011d0e:	f040 809d 	bne.w	8011e4c <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8011d12:	683b      	ldr	r3, [r7, #0]
 8011d14:	785b      	ldrb	r3, [r3, #1]
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	d04c      	beq.n	8011db4 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011d1a:	687a      	ldr	r2, [r7, #4]
 8011d1c:	683b      	ldr	r3, [r7, #0]
 8011d1e:	781b      	ldrb	r3, [r3, #0]
 8011d20:	009b      	lsls	r3, r3, #2
 8011d22:	4413      	add	r3, r2
 8011d24:	881b      	ldrh	r3, [r3, #0]
 8011d26:	823b      	strh	r3, [r7, #16]
 8011d28:	8a3b      	ldrh	r3, [r7, #16]
 8011d2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	d01b      	beq.n	8011d6a <USB_EPClearStall+0x6c>
 8011d32:	687a      	ldr	r2, [r7, #4]
 8011d34:	683b      	ldr	r3, [r7, #0]
 8011d36:	781b      	ldrb	r3, [r3, #0]
 8011d38:	009b      	lsls	r3, r3, #2
 8011d3a:	4413      	add	r3, r2
 8011d3c:	881b      	ldrh	r3, [r3, #0]
 8011d3e:	b29b      	uxth	r3, r3
 8011d40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011d44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011d48:	81fb      	strh	r3, [r7, #14]
 8011d4a:	687a      	ldr	r2, [r7, #4]
 8011d4c:	683b      	ldr	r3, [r7, #0]
 8011d4e:	781b      	ldrb	r3, [r3, #0]
 8011d50:	009b      	lsls	r3, r3, #2
 8011d52:	441a      	add	r2, r3
 8011d54:	89fb      	ldrh	r3, [r7, #14]
 8011d56:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011d5a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011d5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011d62:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8011d66:	b29b      	uxth	r3, r3
 8011d68:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8011d6a:	683b      	ldr	r3, [r7, #0]
 8011d6c:	78db      	ldrb	r3, [r3, #3]
 8011d6e:	2b01      	cmp	r3, #1
 8011d70:	d06c      	beq.n	8011e4c <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011d72:	687a      	ldr	r2, [r7, #4]
 8011d74:	683b      	ldr	r3, [r7, #0]
 8011d76:	781b      	ldrb	r3, [r3, #0]
 8011d78:	009b      	lsls	r3, r3, #2
 8011d7a:	4413      	add	r3, r2
 8011d7c:	881b      	ldrh	r3, [r3, #0]
 8011d7e:	b29b      	uxth	r3, r3
 8011d80:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011d84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011d88:	81bb      	strh	r3, [r7, #12]
 8011d8a:	89bb      	ldrh	r3, [r7, #12]
 8011d8c:	f083 0320 	eor.w	r3, r3, #32
 8011d90:	81bb      	strh	r3, [r7, #12]
 8011d92:	687a      	ldr	r2, [r7, #4]
 8011d94:	683b      	ldr	r3, [r7, #0]
 8011d96:	781b      	ldrb	r3, [r3, #0]
 8011d98:	009b      	lsls	r3, r3, #2
 8011d9a:	441a      	add	r2, r3
 8011d9c:	89bb      	ldrh	r3, [r7, #12]
 8011d9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011da2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011da6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011daa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011dae:	b29b      	uxth	r3, r3
 8011db0:	8013      	strh	r3, [r2, #0]
 8011db2:	e04b      	b.n	8011e4c <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011db4:	687a      	ldr	r2, [r7, #4]
 8011db6:	683b      	ldr	r3, [r7, #0]
 8011db8:	781b      	ldrb	r3, [r3, #0]
 8011dba:	009b      	lsls	r3, r3, #2
 8011dbc:	4413      	add	r3, r2
 8011dbe:	881b      	ldrh	r3, [r3, #0]
 8011dc0:	82fb      	strh	r3, [r7, #22]
 8011dc2:	8afb      	ldrh	r3, [r7, #22]
 8011dc4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011dc8:	2b00      	cmp	r3, #0
 8011dca:	d01b      	beq.n	8011e04 <USB_EPClearStall+0x106>
 8011dcc:	687a      	ldr	r2, [r7, #4]
 8011dce:	683b      	ldr	r3, [r7, #0]
 8011dd0:	781b      	ldrb	r3, [r3, #0]
 8011dd2:	009b      	lsls	r3, r3, #2
 8011dd4:	4413      	add	r3, r2
 8011dd6:	881b      	ldrh	r3, [r3, #0]
 8011dd8:	b29b      	uxth	r3, r3
 8011dda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011dde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011de2:	82bb      	strh	r3, [r7, #20]
 8011de4:	687a      	ldr	r2, [r7, #4]
 8011de6:	683b      	ldr	r3, [r7, #0]
 8011de8:	781b      	ldrb	r3, [r3, #0]
 8011dea:	009b      	lsls	r3, r3, #2
 8011dec:	441a      	add	r2, r3
 8011dee:	8abb      	ldrh	r3, [r7, #20]
 8011df0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011df4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011df8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8011dfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011e00:	b29b      	uxth	r3, r3
 8011e02:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011e04:	687a      	ldr	r2, [r7, #4]
 8011e06:	683b      	ldr	r3, [r7, #0]
 8011e08:	781b      	ldrb	r3, [r3, #0]
 8011e0a:	009b      	lsls	r3, r3, #2
 8011e0c:	4413      	add	r3, r2
 8011e0e:	881b      	ldrh	r3, [r3, #0]
 8011e10:	b29b      	uxth	r3, r3
 8011e12:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8011e16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011e1a:	827b      	strh	r3, [r7, #18]
 8011e1c:	8a7b      	ldrh	r3, [r7, #18]
 8011e1e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8011e22:	827b      	strh	r3, [r7, #18]
 8011e24:	8a7b      	ldrh	r3, [r7, #18]
 8011e26:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8011e2a:	827b      	strh	r3, [r7, #18]
 8011e2c:	687a      	ldr	r2, [r7, #4]
 8011e2e:	683b      	ldr	r3, [r7, #0]
 8011e30:	781b      	ldrb	r3, [r3, #0]
 8011e32:	009b      	lsls	r3, r3, #2
 8011e34:	441a      	add	r2, r3
 8011e36:	8a7b      	ldrh	r3, [r7, #18]
 8011e38:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011e3c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011e40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011e44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011e48:	b29b      	uxth	r3, r3
 8011e4a:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8011e4c:	2300      	movs	r3, #0
}
 8011e4e:	4618      	mov	r0, r3
 8011e50:	371c      	adds	r7, #28
 8011e52:	46bd      	mov	sp, r7
 8011e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e58:	4770      	bx	lr

08011e5a <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8011e5a:	b480      	push	{r7}
 8011e5c:	b083      	sub	sp, #12
 8011e5e:	af00      	add	r7, sp, #0
 8011e60:	6078      	str	r0, [r7, #4]
 8011e62:	460b      	mov	r3, r1
 8011e64:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8011e66:	78fb      	ldrb	r3, [r7, #3]
 8011e68:	2b00      	cmp	r3, #0
 8011e6a:	d103      	bne.n	8011e74 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	2280      	movs	r2, #128	; 0x80
 8011e70:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8011e74:	2300      	movs	r3, #0
}
 8011e76:	4618      	mov	r0, r3
 8011e78:	370c      	adds	r7, #12
 8011e7a:	46bd      	mov	sp, r7
 8011e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e80:	4770      	bx	lr

08011e82 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8011e82:	b480      	push	{r7}
 8011e84:	b083      	sub	sp, #12
 8011e86:	af00      	add	r7, sp, #0
 8011e88:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8011e90:	b29b      	uxth	r3, r3
 8011e92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011e96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011e9a:	b29a      	uxth	r2, r3
 8011e9c:	687b      	ldr	r3, [r7, #4]
 8011e9e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8011ea2:	2300      	movs	r3, #0
}
 8011ea4:	4618      	mov	r0, r3
 8011ea6:	370c      	adds	r7, #12
 8011ea8:	46bd      	mov	sp, r7
 8011eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eae:	4770      	bx	lr

08011eb0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8011eb0:	b480      	push	{r7}
 8011eb2:	b085      	sub	sp, #20
 8011eb4:	af00      	add	r7, sp, #0
 8011eb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8011ebe:	b29b      	uxth	r3, r3
 8011ec0:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8011ec2:	68fb      	ldr	r3, [r7, #12]
}
 8011ec4:	4618      	mov	r0, r3
 8011ec6:	3714      	adds	r7, #20
 8011ec8:	46bd      	mov	sp, r7
 8011eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ece:	4770      	bx	lr

08011ed0 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8011ed0:	b480      	push	{r7}
 8011ed2:	b08b      	sub	sp, #44	; 0x2c
 8011ed4:	af00      	add	r7, sp, #0
 8011ed6:	60f8      	str	r0, [r7, #12]
 8011ed8:	60b9      	str	r1, [r7, #8]
 8011eda:	4611      	mov	r1, r2
 8011edc:	461a      	mov	r2, r3
 8011ede:	460b      	mov	r3, r1
 8011ee0:	80fb      	strh	r3, [r7, #6]
 8011ee2:	4613      	mov	r3, r2
 8011ee4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8011ee6:	88bb      	ldrh	r3, [r7, #4]
 8011ee8:	3301      	adds	r3, #1
 8011eea:	085b      	lsrs	r3, r3, #1
 8011eec:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8011eee:	68fb      	ldr	r3, [r7, #12]
 8011ef0:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8011ef2:	68bb      	ldr	r3, [r7, #8]
 8011ef4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8011ef6:	88fa      	ldrh	r2, [r7, #6]
 8011ef8:	697b      	ldr	r3, [r7, #20]
 8011efa:	4413      	add	r3, r2
 8011efc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8011f00:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8011f02:	69bb      	ldr	r3, [r7, #24]
 8011f04:	627b      	str	r3, [r7, #36]	; 0x24
 8011f06:	e01b      	b.n	8011f40 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 8011f08:	69fb      	ldr	r3, [r7, #28]
 8011f0a:	781b      	ldrb	r3, [r3, #0]
 8011f0c:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8011f0e:	69fb      	ldr	r3, [r7, #28]
 8011f10:	3301      	adds	r3, #1
 8011f12:	781b      	ldrb	r3, [r3, #0]
 8011f14:	021b      	lsls	r3, r3, #8
 8011f16:	b21a      	sxth	r2, r3
 8011f18:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011f1c:	4313      	orrs	r3, r2
 8011f1e:	b21b      	sxth	r3, r3
 8011f20:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8011f22:	6a3b      	ldr	r3, [r7, #32]
 8011f24:	8a7a      	ldrh	r2, [r7, #18]
 8011f26:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8011f28:	6a3b      	ldr	r3, [r7, #32]
 8011f2a:	3302      	adds	r3, #2
 8011f2c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8011f2e:	69fb      	ldr	r3, [r7, #28]
 8011f30:	3301      	adds	r3, #1
 8011f32:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8011f34:	69fb      	ldr	r3, [r7, #28]
 8011f36:	3301      	adds	r3, #1
 8011f38:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8011f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f3c:	3b01      	subs	r3, #1
 8011f3e:	627b      	str	r3, [r7, #36]	; 0x24
 8011f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	d1e0      	bne.n	8011f08 <USB_WritePMA+0x38>
  }
}
 8011f46:	bf00      	nop
 8011f48:	bf00      	nop
 8011f4a:	372c      	adds	r7, #44	; 0x2c
 8011f4c:	46bd      	mov	sp, r7
 8011f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f52:	4770      	bx	lr

08011f54 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8011f54:	b480      	push	{r7}
 8011f56:	b08b      	sub	sp, #44	; 0x2c
 8011f58:	af00      	add	r7, sp, #0
 8011f5a:	60f8      	str	r0, [r7, #12]
 8011f5c:	60b9      	str	r1, [r7, #8]
 8011f5e:	4611      	mov	r1, r2
 8011f60:	461a      	mov	r2, r3
 8011f62:	460b      	mov	r3, r1
 8011f64:	80fb      	strh	r3, [r7, #6]
 8011f66:	4613      	mov	r3, r2
 8011f68:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8011f6a:	88bb      	ldrh	r3, [r7, #4]
 8011f6c:	085b      	lsrs	r3, r3, #1
 8011f6e:	b29b      	uxth	r3, r3
 8011f70:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8011f72:	68fb      	ldr	r3, [r7, #12]
 8011f74:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8011f76:	68bb      	ldr	r3, [r7, #8]
 8011f78:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8011f7a:	88fa      	ldrh	r2, [r7, #6]
 8011f7c:	697b      	ldr	r3, [r7, #20]
 8011f7e:	4413      	add	r3, r2
 8011f80:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8011f84:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8011f86:	69bb      	ldr	r3, [r7, #24]
 8011f88:	627b      	str	r3, [r7, #36]	; 0x24
 8011f8a:	e018      	b.n	8011fbe <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8011f8c:	6a3b      	ldr	r3, [r7, #32]
 8011f8e:	881b      	ldrh	r3, [r3, #0]
 8011f90:	b29b      	uxth	r3, r3
 8011f92:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8011f94:	6a3b      	ldr	r3, [r7, #32]
 8011f96:	3302      	adds	r3, #2
 8011f98:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8011f9a:	693b      	ldr	r3, [r7, #16]
 8011f9c:	b2da      	uxtb	r2, r3
 8011f9e:	69fb      	ldr	r3, [r7, #28]
 8011fa0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8011fa2:	69fb      	ldr	r3, [r7, #28]
 8011fa4:	3301      	adds	r3, #1
 8011fa6:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8011fa8:	693b      	ldr	r3, [r7, #16]
 8011faa:	0a1b      	lsrs	r3, r3, #8
 8011fac:	b2da      	uxtb	r2, r3
 8011fae:	69fb      	ldr	r3, [r7, #28]
 8011fb0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8011fb2:	69fb      	ldr	r3, [r7, #28]
 8011fb4:	3301      	adds	r3, #1
 8011fb6:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8011fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fba:	3b01      	subs	r3, #1
 8011fbc:	627b      	str	r3, [r7, #36]	; 0x24
 8011fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d1e3      	bne.n	8011f8c <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8011fc4:	88bb      	ldrh	r3, [r7, #4]
 8011fc6:	f003 0301 	and.w	r3, r3, #1
 8011fca:	b29b      	uxth	r3, r3
 8011fcc:	2b00      	cmp	r3, #0
 8011fce:	d007      	beq.n	8011fe0 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8011fd0:	6a3b      	ldr	r3, [r7, #32]
 8011fd2:	881b      	ldrh	r3, [r3, #0]
 8011fd4:	b29b      	uxth	r3, r3
 8011fd6:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8011fd8:	693b      	ldr	r3, [r7, #16]
 8011fda:	b2da      	uxtb	r2, r3
 8011fdc:	69fb      	ldr	r3, [r7, #28]
 8011fde:	701a      	strb	r2, [r3, #0]
  }
}
 8011fe0:	bf00      	nop
 8011fe2:	372c      	adds	r7, #44	; 0x2c
 8011fe4:	46bd      	mov	sp, r7
 8011fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fea:	4770      	bx	lr

08011fec <ptr_8to16>:
static UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p);
#ifdef UGUI_USE_UTF8
static UG_U16 _UG_DecodeUTF8(char **str);
#endif

static UG_U16 ptr_8to16(const UG_U8* p){
 8011fec:	b480      	push	{r7}
 8011fee:	b085      	sub	sp, #20
 8011ff0:	af00      	add	r7, sp, #0
 8011ff2:	6078      	str	r0, [r7, #4]
  UG_U16 d = *p++;
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	1c5a      	adds	r2, r3, #1
 8011ff8:	607a      	str	r2, [r7, #4]
 8011ffa:	781b      	ldrb	r3, [r3, #0]
 8011ffc:	81fb      	strh	r3, [r7, #14]
  return ((d<<8) | *p);
 8011ffe:	89fb      	ldrh	r3, [r7, #14]
 8012000:	021b      	lsls	r3, r3, #8
 8012002:	b21a      	sxth	r2, r3
 8012004:	687b      	ldr	r3, [r7, #4]
 8012006:	781b      	ldrb	r3, [r3, #0]
 8012008:	b21b      	sxth	r3, r3
 801200a:	4313      	orrs	r3, r2
 801200c:	b21b      	sxth	r3, r3
 801200e:	b29b      	uxth	r3, r3
}
 8012010:	4618      	mov	r0, r3
 8012012:	3714      	adds	r7, #20
 8012014:	46bd      	mov	sp, r7
 8012016:	f85d 7b04 	ldr.w	r7, [sp], #4
 801201a:	4770      	bx	lr

0801201c <UG_Init>:

/* Pointer to the gui */
static UG_GUI* gui;

UG_S16 UG_Init( UG_GUI* g, UG_DEVICE *device )
{
 801201c:	b480      	push	{r7}
 801201e:	b085      	sub	sp, #20
 8012020:	af00      	add	r7, sp, #0
 8012022:	6078      	str	r0, [r7, #4]
 8012024:	6039      	str	r1, [r7, #0]
   UG_U8 i;

   g->device = device;
 8012026:	687b      	ldr	r3, [r7, #4]
 8012028:	683a      	ldr	r2, [r7, #0]
 801202a:	601a      	str	r2, [r3, #0]
#if defined(UGUI_USE_CONSOLE)
   g->console.x_start = 4;
 801202c:	687b      	ldr	r3, [r7, #4]
 801202e:	2204      	movs	r2, #4
 8012030:	839a      	strh	r2, [r3, #28]
   g->console.y_start = 4;
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	2204      	movs	r2, #4
 8012036:	83da      	strh	r2, [r3, #30]
   g->console.x_end = g->device->x_dim - g->console.x_start-1;
 8012038:	687b      	ldr	r3, [r7, #4]
 801203a:	681b      	ldr	r3, [r3, #0]
 801203c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8012040:	b29a      	uxth	r2, r3
 8012042:	687b      	ldr	r3, [r7, #4]
 8012044:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8012048:	b29b      	uxth	r3, r3
 801204a:	1ad3      	subs	r3, r2, r3
 801204c:	b29b      	uxth	r3, r3
 801204e:	3b01      	subs	r3, #1
 8012050:	b29b      	uxth	r3, r3
 8012052:	b21a      	sxth	r2, r3
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	841a      	strh	r2, [r3, #32]
   g->console.y_end = g->device->y_dim - g->console.x_start-1;
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	681b      	ldr	r3, [r3, #0]
 801205c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8012060:	b29a      	uxth	r2, r3
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8012068:	b29b      	uxth	r3, r3
 801206a:	1ad3      	subs	r3, r2, r3
 801206c:	b29b      	uxth	r3, r3
 801206e:	3b01      	subs	r3, #1
 8012070:	b29b      	uxth	r3, r3
 8012072:	b21a      	sxth	r2, r3
 8012074:	687b      	ldr	r3, [r7, #4]
 8012076:	845a      	strh	r2, [r3, #34]	; 0x22
   g->console.x_pos = g->console.x_end;
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	831a      	strh	r2, [r3, #24]
   g->console.y_pos = g->console.y_end;
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	f9b3 2022 	ldrsh.w	r2, [r3, #34]	; 0x22
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	835a      	strh	r2, [r3, #26]
#endif
   g->char_h_space = 1;
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	2201      	movs	r2, #1
 8012090:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
   g->char_v_space = 1;
 8012094:	687b      	ldr	r3, [r7, #4]
 8012096:	2201      	movs	r2, #1
 8012098:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
   g->font=NULL;
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	2200      	movs	r2, #0
 80120a0:	629a      	str	r2, [r3, #40]	; 0x28
   g->currentFont.bytes_per_char = 0;
 80120a2:	687b      	ldr	r3, [r7, #4]
 80120a4:	2200      	movs	r2, #0
 80120a6:	861a      	strh	r2, [r3, #48]	; 0x30
   g->currentFont.char_height = 0;
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	2200      	movs	r2, #0
 80120ac:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   g->currentFont.char_width = 0;
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	2200      	movs	r2, #0
 80120b4:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
   g->currentFont.number_of_chars = 0;
 80120b8:	687b      	ldr	r3, [r7, #4]
 80120ba:	2200      	movs	r2, #0
 80120bc:	865a      	strh	r2, [r3, #50]	; 0x32
   g->currentFont.number_of_offsets = 0;
 80120be:	687b      	ldr	r3, [r7, #4]
 80120c0:	2200      	movs	r2, #0
 80120c2:	869a      	strh	r2, [r3, #52]	; 0x34
   g->currentFont.widths = NULL;
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	2200      	movs	r2, #0
 80120c8:	639a      	str	r2, [r3, #56]	; 0x38
   g->currentFont.offsets = NULL;
 80120ca:	687b      	ldr	r3, [r7, #4]
 80120cc:	2200      	movs	r2, #0
 80120ce:	63da      	str	r2, [r3, #60]	; 0x3c
   g->currentFont.data = NULL;
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	2200      	movs	r2, #0
 80120d4:	641a      	str	r2, [r3, #64]	; 0x40
   g->currentFont.font = NULL;
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	2200      	movs	r2, #0
 80120da:	645a      	str	r2, [r3, #68]	; 0x44
   g->desktop_color = C_DESKTOP_COLOR;
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	f645 425d 	movw	r2, #23645	; 0x5c5d
 80120e2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
   g->fore_color = C_WHITE;
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80120ec:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
   g->back_color = C_BLACK;
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	2200      	movs	r2, #0
 80120f4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
   g->next_window = NULL;
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	2200      	movs	r2, #0
 80120fc:	60da      	str	r2, [r3, #12]
   g->active_window = NULL;
 80120fe:	687b      	ldr	r3, [r7, #4]
 8012100:	2200      	movs	r2, #0
 8012102:	611a      	str	r2, [r3, #16]
   g->last_window = NULL;
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	2200      	movs	r2, #0
 8012108:	615a      	str	r2, [r3, #20]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 801210a:	2300      	movs	r3, #0
 801210c:	73fb      	strb	r3, [r7, #15]
 801210e:	e010      	b.n	8012132 <UG_Init+0x116>
   {
      g->driver[i].driver = NULL;
 8012110:	7bfb      	ldrb	r3, [r7, #15]
 8012112:	687a      	ldr	r2, [r7, #4]
 8012114:	330a      	adds	r3, #10
 8012116:	00db      	lsls	r3, r3, #3
 8012118:	4413      	add	r3, r2
 801211a:	2200      	movs	r2, #0
 801211c:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 801211e:	7bfb      	ldrb	r3, [r7, #15]
 8012120:	687a      	ldr	r2, [r7, #4]
 8012122:	330a      	adds	r3, #10
 8012124:	00db      	lsls	r3, r3, #3
 8012126:	4413      	add	r3, r2
 8012128:	2200      	movs	r2, #0
 801212a:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 801212c:	7bfb      	ldrb	r3, [r7, #15]
 801212e:	3301      	adds	r3, #1
 8012130:	73fb      	strb	r3, [r7, #15]
 8012132:	7bfb      	ldrb	r3, [r7, #15]
 8012134:	2b03      	cmp	r3, #3
 8012136:	d9eb      	bls.n	8012110 <UG_Init+0xf4>
   }

   gui = g;
 8012138:	4a04      	ldr	r2, [pc, #16]	; (801214c <UG_Init+0x130>)
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	6013      	str	r3, [r2, #0]
   return 1;
 801213e:	2301      	movs	r3, #1
}
 8012140:	4618      	mov	r0, r3
 8012142:	3714      	adds	r7, #20
 8012144:	46bd      	mov	sp, r7
 8012146:	f85d 7b04 	ldr.w	r7, [sp], #4
 801214a:	4770      	bx	lr
 801214c:	200020f8 	.word	0x200020f8

08012150 <UG_FontSelect>:

/*
 * Sets the GUI font
 */
void UG_FontSelect( UG_FONT* font )
{
 8012150:	b480      	push	{r7}
 8012152:	b083      	sub	sp, #12
 8012154:	af00      	add	r7, sp, #0
 8012156:	6078      	str	r0, [r7, #4]
  gui->font = font;
 8012158:	4b04      	ldr	r3, [pc, #16]	; (801216c <UG_FontSelect+0x1c>)
 801215a:	681b      	ldr	r3, [r3, #0]
 801215c:	687a      	ldr	r2, [r7, #4]
 801215e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8012160:	bf00      	nop
 8012162:	370c      	adds	r7, #12
 8012164:	46bd      	mov	sp, r7
 8012166:	f85d 7b04 	ldr.w	r7, [sp], #4
 801216a:	4770      	bx	lr
 801216c:	200020f8 	.word	0x200020f8

08012170 <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 8012170:	b580      	push	{r7, lr}
 8012172:	b084      	sub	sp, #16
 8012174:	af02      	add	r7, sp, #8
 8012176:	4603      	mov	r3, r0
 8012178:	80fb      	strh	r3, [r7, #6]
   UG_FillFrame(0,0,gui->device->x_dim-1,gui->device->y_dim-1,c);
 801217a:	4b0e      	ldr	r3, [pc, #56]	; (80121b4 <UG_FillScreen+0x44>)
 801217c:	681b      	ldr	r3, [r3, #0]
 801217e:	681b      	ldr	r3, [r3, #0]
 8012180:	f9b3 3000 	ldrsh.w	r3, [r3]
 8012184:	b29b      	uxth	r3, r3
 8012186:	3b01      	subs	r3, #1
 8012188:	b29b      	uxth	r3, r3
 801218a:	b21a      	sxth	r2, r3
 801218c:	4b09      	ldr	r3, [pc, #36]	; (80121b4 <UG_FillScreen+0x44>)
 801218e:	681b      	ldr	r3, [r3, #0]
 8012190:	681b      	ldr	r3, [r3, #0]
 8012192:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8012196:	b29b      	uxth	r3, r3
 8012198:	3b01      	subs	r3, #1
 801219a:	b29b      	uxth	r3, r3
 801219c:	b219      	sxth	r1, r3
 801219e:	88fb      	ldrh	r3, [r7, #6]
 80121a0:	9300      	str	r3, [sp, #0]
 80121a2:	460b      	mov	r3, r1
 80121a4:	2100      	movs	r1, #0
 80121a6:	2000      	movs	r0, #0
 80121a8:	f000 f806 	bl	80121b8 <UG_FillFrame>
}
 80121ac:	bf00      	nop
 80121ae:	3708      	adds	r7, #8
 80121b0:	46bd      	mov	sp, r7
 80121b2:	bd80      	pop	{r7, pc}
 80121b4:	200020f8 	.word	0x200020f8

080121b8 <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 80121b8:	b5b0      	push	{r4, r5, r7, lr}
 80121ba:	b086      	sub	sp, #24
 80121bc:	af02      	add	r7, sp, #8
 80121be:	4604      	mov	r4, r0
 80121c0:	4608      	mov	r0, r1
 80121c2:	4611      	mov	r1, r2
 80121c4:	461a      	mov	r2, r3
 80121c6:	4623      	mov	r3, r4
 80121c8:	80fb      	strh	r3, [r7, #6]
 80121ca:	4603      	mov	r3, r0
 80121cc:	80bb      	strh	r3, [r7, #4]
 80121ce:	460b      	mov	r3, r1
 80121d0:	807b      	strh	r3, [r7, #2]
 80121d2:	4613      	mov	r3, r2
 80121d4:	803b      	strh	r3, [r7, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 80121d6:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80121da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80121de:	429a      	cmp	r2, r3
 80121e0:	da05      	bge.n	80121ee <UG_FillFrame+0x36>
     swap(x1,x2);
 80121e2:	88fb      	ldrh	r3, [r7, #6]
 80121e4:	817b      	strh	r3, [r7, #10]
 80121e6:	887b      	ldrh	r3, [r7, #2]
 80121e8:	80fb      	strh	r3, [r7, #6]
 80121ea:	897b      	ldrh	r3, [r7, #10]
 80121ec:	807b      	strh	r3, [r7, #2]
   if ( y2 < y1 )
 80121ee:	f9b7 2000 	ldrsh.w	r2, [r7]
 80121f2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80121f6:	429a      	cmp	r2, r3
 80121f8:	da05      	bge.n	8012206 <UG_FillFrame+0x4e>
     swap(y1,y2);
 80121fa:	88bb      	ldrh	r3, [r7, #4]
 80121fc:	813b      	strh	r3, [r7, #8]
 80121fe:	883b      	ldrh	r3, [r7, #0]
 8012200:	80bb      	strh	r3, [r7, #4]
 8012202:	893b      	ldrh	r3, [r7, #8]
 8012204:	803b      	strh	r3, [r7, #0]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
 8012206:	4b24      	ldr	r3, [pc, #144]	; (8012298 <UG_FillFrame+0xe0>)
 8012208:	681b      	ldr	r3, [r3, #0]
 801220a:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 801220e:	f003 0302 	and.w	r3, r3, #2
 8012212:	2b00      	cmp	r3, #0
 8012214:	d012      	beq.n	801223c <UG_FillFrame+0x84>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8012216:	4b20      	ldr	r3, [pc, #128]	; (8012298 <UG_FillFrame+0xe0>)
 8012218:	681b      	ldr	r3, [r3, #0]
 801221a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801221c:	461d      	mov	r5, r3
 801221e:	f9b7 4000 	ldrsh.w	r4, [r7]
 8012222:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8012226:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 801222a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 801222e:	8c3b      	ldrh	r3, [r7, #32]
 8012230:	9300      	str	r3, [sp, #0]
 8012232:	4623      	mov	r3, r4
 8012234:	47a8      	blx	r5
 8012236:	4603      	mov	r3, r0
 8012238:	2b00      	cmp	r3, #0
 801223a:	d028      	beq.n	801228e <UG_FillFrame+0xd6>
   }

   for( m=y1; m<=y2; m++ )
 801223c:	88bb      	ldrh	r3, [r7, #4]
 801223e:	81bb      	strh	r3, [r7, #12]
 8012240:	e01e      	b.n	8012280 <UG_FillFrame+0xc8>
   {
      for( n=x1; n<=x2; n++ )
 8012242:	88fb      	ldrh	r3, [r7, #6]
 8012244:	81fb      	strh	r3, [r7, #14]
 8012246:	e00f      	b.n	8012268 <UG_FillFrame+0xb0>
      {
         gui->device->pset(n,m,c);
 8012248:	4b13      	ldr	r3, [pc, #76]	; (8012298 <UG_FillFrame+0xe0>)
 801224a:	681b      	ldr	r3, [r3, #0]
 801224c:	681b      	ldr	r3, [r3, #0]
 801224e:	685b      	ldr	r3, [r3, #4]
 8012250:	8c3a      	ldrh	r2, [r7, #32]
 8012252:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8012256:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 801225a:	4798      	blx	r3
      for( n=x1; n<=x2; n++ )
 801225c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8012260:	b29b      	uxth	r3, r3
 8012262:	3301      	adds	r3, #1
 8012264:	b29b      	uxth	r3, r3
 8012266:	81fb      	strh	r3, [r7, #14]
 8012268:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 801226c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8012270:	429a      	cmp	r2, r3
 8012272:	dde9      	ble.n	8012248 <UG_FillFrame+0x90>
   for( m=y1; m<=y2; m++ )
 8012274:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8012278:	b29b      	uxth	r3, r3
 801227a:	3301      	adds	r3, #1
 801227c:	b29b      	uxth	r3, r3
 801227e:	81bb      	strh	r3, [r7, #12]
 8012280:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8012284:	f9b7 3000 	ldrsh.w	r3, [r7]
 8012288:	429a      	cmp	r2, r3
 801228a:	ddda      	ble.n	8012242 <UG_FillFrame+0x8a>
 801228c:	e000      	b.n	8012290 <UG_FillFrame+0xd8>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 801228e:	bf00      	nop
      }
   }
}
 8012290:	3710      	adds	r7, #16
 8012292:	46bd      	mov	sp, r7
 8012294:	bdb0      	pop	{r4, r5, r7, pc}
 8012296:	bf00      	nop
 8012298:	200020f8 	.word	0x200020f8

0801229c <UG_DrawFrame>:
   }
   UG_DrawLine(x2, y1, x2, y2, c);
}

void UG_DrawFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 801229c:	b590      	push	{r4, r7, lr}
 801229e:	b085      	sub	sp, #20
 80122a0:	af02      	add	r7, sp, #8
 80122a2:	4604      	mov	r4, r0
 80122a4:	4608      	mov	r0, r1
 80122a6:	4611      	mov	r1, r2
 80122a8:	461a      	mov	r2, r3
 80122aa:	4623      	mov	r3, r4
 80122ac:	80fb      	strh	r3, [r7, #6]
 80122ae:	4603      	mov	r3, r0
 80122b0:	80bb      	strh	r3, [r7, #4]
 80122b2:	460b      	mov	r3, r1
 80122b4:	807b      	strh	r3, [r7, #2]
 80122b6:	4613      	mov	r3, r2
 80122b8:	803b      	strh	r3, [r7, #0]
   UG_DrawLine(x1,y1,x2,y1,c);
 80122ba:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 80122be:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80122c2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80122c6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80122ca:	8b3b      	ldrh	r3, [r7, #24]
 80122cc:	9300      	str	r3, [sp, #0]
 80122ce:	4623      	mov	r3, r4
 80122d0:	f000 f912 	bl	80124f8 <UG_DrawLine>
   UG_DrawLine(x1,y2,x2,y2,c);
 80122d4:	f9b7 4000 	ldrsh.w	r4, [r7]
 80122d8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80122dc:	f9b7 1000 	ldrsh.w	r1, [r7]
 80122e0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80122e4:	8b3b      	ldrh	r3, [r7, #24]
 80122e6:	9300      	str	r3, [sp, #0]
 80122e8:	4623      	mov	r3, r4
 80122ea:	f000 f905 	bl	80124f8 <UG_DrawLine>
   UG_DrawLine(x1,y1,x1,y2,c);
 80122ee:	f9b7 4000 	ldrsh.w	r4, [r7]
 80122f2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80122f6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80122fa:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80122fe:	8b3b      	ldrh	r3, [r7, #24]
 8012300:	9300      	str	r3, [sp, #0]
 8012302:	4623      	mov	r3, r4
 8012304:	f000 f8f8 	bl	80124f8 <UG_DrawLine>
   UG_DrawLine(x2,y1,x2,y2,c);
 8012308:	f9b7 4000 	ldrsh.w	r4, [r7]
 801230c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8012310:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8012314:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8012318:	8b3b      	ldrh	r3, [r7, #24]
 801231a:	9300      	str	r3, [sp, #0]
 801231c:	4623      	mov	r3, r4
 801231e:	f000 f8eb 	bl	80124f8 <UG_DrawLine>
}
 8012322:	bf00      	nop
 8012324:	370c      	adds	r7, #12
 8012326:	46bd      	mov	sp, r7
 8012328:	bd90      	pop	{r4, r7, pc}
	...

0801232c <UG_DrawCircle>:
{
   gui->device->pset(x0,y0,c);
}

void UG_DrawCircle( UG_S16 x0, UG_S16 y0, UG_S16 r, UG_COLOR c )
{
 801232c:	b590      	push	{r4, r7, lr}
 801232e:	b087      	sub	sp, #28
 8012330:	af00      	add	r7, sp, #0
 8012332:	4604      	mov	r4, r0
 8012334:	4608      	mov	r0, r1
 8012336:	4611      	mov	r1, r2
 8012338:	461a      	mov	r2, r3
 801233a:	4623      	mov	r3, r4
 801233c:	80fb      	strh	r3, [r7, #6]
 801233e:	4603      	mov	r3, r0
 8012340:	80bb      	strh	r3, [r7, #4]
 8012342:	460b      	mov	r3, r1
 8012344:	807b      	strh	r3, [r7, #2]
 8012346:	4613      	mov	r3, r2
 8012348:	803b      	strh	r3, [r7, #0]
   UG_S16 x,y,xd,yd,e;

   if ( x0<0 ) return;
 801234a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801234e:	2b00      	cmp	r3, #0
 8012350:	f2c0 80c8 	blt.w	80124e4 <UG_DrawCircle+0x1b8>
   if ( y0<0 ) return;
 8012354:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8012358:	2b00      	cmp	r3, #0
 801235a:	f2c0 80c5 	blt.w	80124e8 <UG_DrawCircle+0x1bc>
   if ( r<=0 ) return;
 801235e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8012362:	2b00      	cmp	r3, #0
 8012364:	f340 80c2 	ble.w	80124ec <UG_DrawCircle+0x1c0>

   xd = 1 - (r << 1);
 8012368:	887b      	ldrh	r3, [r7, #2]
 801236a:	005b      	lsls	r3, r3, #1
 801236c:	b29b      	uxth	r3, r3
 801236e:	f1c3 0301 	rsb	r3, r3, #1
 8012372:	b29b      	uxth	r3, r3
 8012374:	827b      	strh	r3, [r7, #18]
   yd = 0;
 8012376:	2300      	movs	r3, #0
 8012378:	823b      	strh	r3, [r7, #16]
   e = 0;
 801237a:	2300      	movs	r3, #0
 801237c:	81fb      	strh	r3, [r7, #14]
   x = r;
 801237e:	887b      	ldrh	r3, [r7, #2]
 8012380:	82fb      	strh	r3, [r7, #22]
   y = 0;
 8012382:	2300      	movs	r3, #0
 8012384:	82bb      	strh	r3, [r7, #20]

   while ( x >= y )
 8012386:	e0a5      	b.n	80124d4 <UG_DrawCircle+0x1a8>
   {
      gui->device->pset(x0 - x, y0 + y, c);
 8012388:	4b5a      	ldr	r3, [pc, #360]	; (80124f4 <UG_DrawCircle+0x1c8>)
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	681b      	ldr	r3, [r3, #0]
 801238e:	685b      	ldr	r3, [r3, #4]
 8012390:	88f9      	ldrh	r1, [r7, #6]
 8012392:	8afa      	ldrh	r2, [r7, #22]
 8012394:	1a8a      	subs	r2, r1, r2
 8012396:	b292      	uxth	r2, r2
 8012398:	b210      	sxth	r0, r2
 801239a:	88b9      	ldrh	r1, [r7, #4]
 801239c:	8aba      	ldrh	r2, [r7, #20]
 801239e:	440a      	add	r2, r1
 80123a0:	b292      	uxth	r2, r2
 80123a2:	b211      	sxth	r1, r2
 80123a4:	883a      	ldrh	r2, [r7, #0]
 80123a6:	4798      	blx	r3
      gui->device->pset(x0 - x, y0 - y, c);
 80123a8:	4b52      	ldr	r3, [pc, #328]	; (80124f4 <UG_DrawCircle+0x1c8>)
 80123aa:	681b      	ldr	r3, [r3, #0]
 80123ac:	681b      	ldr	r3, [r3, #0]
 80123ae:	685b      	ldr	r3, [r3, #4]
 80123b0:	88f9      	ldrh	r1, [r7, #6]
 80123b2:	8afa      	ldrh	r2, [r7, #22]
 80123b4:	1a8a      	subs	r2, r1, r2
 80123b6:	b292      	uxth	r2, r2
 80123b8:	b210      	sxth	r0, r2
 80123ba:	88b9      	ldrh	r1, [r7, #4]
 80123bc:	8aba      	ldrh	r2, [r7, #20]
 80123be:	1a8a      	subs	r2, r1, r2
 80123c0:	b292      	uxth	r2, r2
 80123c2:	b211      	sxth	r1, r2
 80123c4:	883a      	ldrh	r2, [r7, #0]
 80123c6:	4798      	blx	r3
      gui->device->pset(x0 + x, y0 + y, c);
 80123c8:	4b4a      	ldr	r3, [pc, #296]	; (80124f4 <UG_DrawCircle+0x1c8>)
 80123ca:	681b      	ldr	r3, [r3, #0]
 80123cc:	681b      	ldr	r3, [r3, #0]
 80123ce:	685b      	ldr	r3, [r3, #4]
 80123d0:	88f9      	ldrh	r1, [r7, #6]
 80123d2:	8afa      	ldrh	r2, [r7, #22]
 80123d4:	440a      	add	r2, r1
 80123d6:	b292      	uxth	r2, r2
 80123d8:	b210      	sxth	r0, r2
 80123da:	88b9      	ldrh	r1, [r7, #4]
 80123dc:	8aba      	ldrh	r2, [r7, #20]
 80123de:	440a      	add	r2, r1
 80123e0:	b292      	uxth	r2, r2
 80123e2:	b211      	sxth	r1, r2
 80123e4:	883a      	ldrh	r2, [r7, #0]
 80123e6:	4798      	blx	r3
      gui->device->pset(x0 + x, y0 - y, c);
 80123e8:	4b42      	ldr	r3, [pc, #264]	; (80124f4 <UG_DrawCircle+0x1c8>)
 80123ea:	681b      	ldr	r3, [r3, #0]
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	685b      	ldr	r3, [r3, #4]
 80123f0:	88f9      	ldrh	r1, [r7, #6]
 80123f2:	8afa      	ldrh	r2, [r7, #22]
 80123f4:	440a      	add	r2, r1
 80123f6:	b292      	uxth	r2, r2
 80123f8:	b210      	sxth	r0, r2
 80123fa:	88b9      	ldrh	r1, [r7, #4]
 80123fc:	8aba      	ldrh	r2, [r7, #20]
 80123fe:	1a8a      	subs	r2, r1, r2
 8012400:	b292      	uxth	r2, r2
 8012402:	b211      	sxth	r1, r2
 8012404:	883a      	ldrh	r2, [r7, #0]
 8012406:	4798      	blx	r3
      gui->device->pset(x0 - y, y0 + x, c);
 8012408:	4b3a      	ldr	r3, [pc, #232]	; (80124f4 <UG_DrawCircle+0x1c8>)
 801240a:	681b      	ldr	r3, [r3, #0]
 801240c:	681b      	ldr	r3, [r3, #0]
 801240e:	685b      	ldr	r3, [r3, #4]
 8012410:	88f9      	ldrh	r1, [r7, #6]
 8012412:	8aba      	ldrh	r2, [r7, #20]
 8012414:	1a8a      	subs	r2, r1, r2
 8012416:	b292      	uxth	r2, r2
 8012418:	b210      	sxth	r0, r2
 801241a:	88b9      	ldrh	r1, [r7, #4]
 801241c:	8afa      	ldrh	r2, [r7, #22]
 801241e:	440a      	add	r2, r1
 8012420:	b292      	uxth	r2, r2
 8012422:	b211      	sxth	r1, r2
 8012424:	883a      	ldrh	r2, [r7, #0]
 8012426:	4798      	blx	r3
      gui->device->pset(x0 - y, y0 - x, c);
 8012428:	4b32      	ldr	r3, [pc, #200]	; (80124f4 <UG_DrawCircle+0x1c8>)
 801242a:	681b      	ldr	r3, [r3, #0]
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	685b      	ldr	r3, [r3, #4]
 8012430:	88f9      	ldrh	r1, [r7, #6]
 8012432:	8aba      	ldrh	r2, [r7, #20]
 8012434:	1a8a      	subs	r2, r1, r2
 8012436:	b292      	uxth	r2, r2
 8012438:	b210      	sxth	r0, r2
 801243a:	88b9      	ldrh	r1, [r7, #4]
 801243c:	8afa      	ldrh	r2, [r7, #22]
 801243e:	1a8a      	subs	r2, r1, r2
 8012440:	b292      	uxth	r2, r2
 8012442:	b211      	sxth	r1, r2
 8012444:	883a      	ldrh	r2, [r7, #0]
 8012446:	4798      	blx	r3
      gui->device->pset(x0 + y, y0 + x, c);
 8012448:	4b2a      	ldr	r3, [pc, #168]	; (80124f4 <UG_DrawCircle+0x1c8>)
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	681b      	ldr	r3, [r3, #0]
 801244e:	685b      	ldr	r3, [r3, #4]
 8012450:	88f9      	ldrh	r1, [r7, #6]
 8012452:	8aba      	ldrh	r2, [r7, #20]
 8012454:	440a      	add	r2, r1
 8012456:	b292      	uxth	r2, r2
 8012458:	b210      	sxth	r0, r2
 801245a:	88b9      	ldrh	r1, [r7, #4]
 801245c:	8afa      	ldrh	r2, [r7, #22]
 801245e:	440a      	add	r2, r1
 8012460:	b292      	uxth	r2, r2
 8012462:	b211      	sxth	r1, r2
 8012464:	883a      	ldrh	r2, [r7, #0]
 8012466:	4798      	blx	r3
      gui->device->pset(x0 + y, y0 - x, c);
 8012468:	4b22      	ldr	r3, [pc, #136]	; (80124f4 <UG_DrawCircle+0x1c8>)
 801246a:	681b      	ldr	r3, [r3, #0]
 801246c:	681b      	ldr	r3, [r3, #0]
 801246e:	685b      	ldr	r3, [r3, #4]
 8012470:	88f9      	ldrh	r1, [r7, #6]
 8012472:	8aba      	ldrh	r2, [r7, #20]
 8012474:	440a      	add	r2, r1
 8012476:	b292      	uxth	r2, r2
 8012478:	b210      	sxth	r0, r2
 801247a:	88b9      	ldrh	r1, [r7, #4]
 801247c:	8afa      	ldrh	r2, [r7, #22]
 801247e:	1a8a      	subs	r2, r1, r2
 8012480:	b292      	uxth	r2, r2
 8012482:	b211      	sxth	r1, r2
 8012484:	883a      	ldrh	r2, [r7, #0]
 8012486:	4798      	blx	r3

      y++;
 8012488:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801248c:	b29b      	uxth	r3, r3
 801248e:	3301      	adds	r3, #1
 8012490:	b29b      	uxth	r3, r3
 8012492:	82bb      	strh	r3, [r7, #20]
      e += yd;
 8012494:	89fa      	ldrh	r2, [r7, #14]
 8012496:	8a3b      	ldrh	r3, [r7, #16]
 8012498:	4413      	add	r3, r2
 801249a:	b29b      	uxth	r3, r3
 801249c:	81fb      	strh	r3, [r7, #14]
      yd += 2;
 801249e:	8a3b      	ldrh	r3, [r7, #16]
 80124a0:	3302      	adds	r3, #2
 80124a2:	b29b      	uxth	r3, r3
 80124a4:	823b      	strh	r3, [r7, #16]
      if ( ((e << 1) + xd) > 0 )
 80124a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80124aa:	005a      	lsls	r2, r3, #1
 80124ac:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80124b0:	4413      	add	r3, r2
 80124b2:	2b00      	cmp	r3, #0
 80124b4:	dd0e      	ble.n	80124d4 <UG_DrawCircle+0x1a8>
      {
         x--;
 80124b6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80124ba:	b29b      	uxth	r3, r3
 80124bc:	3b01      	subs	r3, #1
 80124be:	b29b      	uxth	r3, r3
 80124c0:	82fb      	strh	r3, [r7, #22]
         e += xd;
 80124c2:	89fa      	ldrh	r2, [r7, #14]
 80124c4:	8a7b      	ldrh	r3, [r7, #18]
 80124c6:	4413      	add	r3, r2
 80124c8:	b29b      	uxth	r3, r3
 80124ca:	81fb      	strh	r3, [r7, #14]
         xd += 2;
 80124cc:	8a7b      	ldrh	r3, [r7, #18]
 80124ce:	3302      	adds	r3, #2
 80124d0:	b29b      	uxth	r3, r3
 80124d2:	827b      	strh	r3, [r7, #18]
   while ( x >= y )
 80124d4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80124d8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80124dc:	429a      	cmp	r2, r3
 80124de:	f6bf af53 	bge.w	8012388 <UG_DrawCircle+0x5c>
 80124e2:	e004      	b.n	80124ee <UG_DrawCircle+0x1c2>
   if ( x0<0 ) return;
 80124e4:	bf00      	nop
 80124e6:	e002      	b.n	80124ee <UG_DrawCircle+0x1c2>
   if ( y0<0 ) return;
 80124e8:	bf00      	nop
 80124ea:	e000      	b.n	80124ee <UG_DrawCircle+0x1c2>
   if ( r<=0 ) return;
 80124ec:	bf00      	nop
      }
   }
}
 80124ee:	371c      	adds	r7, #28
 80124f0:	46bd      	mov	sp, r7
 80124f2:	bd90      	pop	{r4, r7, pc}
 80124f4:	200020f8 	.word	0x200020f8

080124f8 <UG_DrawLine>:
      }
   }
}

void UG_DrawLine( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 80124f8:	b5b0      	push	{r4, r5, r7, lr}
 80124fa:	b08a      	sub	sp, #40	; 0x28
 80124fc:	af02      	add	r7, sp, #8
 80124fe:	4604      	mov	r4, r0
 8012500:	4608      	mov	r0, r1
 8012502:	4611      	mov	r1, r2
 8012504:	461a      	mov	r2, r3
 8012506:	4623      	mov	r3, r4
 8012508:	80fb      	strh	r3, [r7, #6]
 801250a:	4603      	mov	r3, r0
 801250c:	80bb      	strh	r3, [r7, #4]
 801250e:	460b      	mov	r3, r1
 8012510:	807b      	strh	r3, [r7, #2]
 8012512:	4613      	mov	r3, r2
 8012514:	803b      	strh	r3, [r7, #0]
   UG_S16 n, dx, dy, sgndx, sgndy, dxabs, dyabs, x, y, drawx, drawy;

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_DRAW_LINE].state & DRIVER_ENABLED )
 8012516:	4b67      	ldr	r3, [pc, #412]	; (80126b4 <UG_DrawLine+0x1bc>)
 8012518:	681b      	ldr	r3, [r3, #0]
 801251a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 801251e:	f003 0302 	and.w	r3, r3, #2
 8012522:	2b00      	cmp	r3, #0
 8012524:	d013      	beq.n	801254e <UG_DrawLine+0x56>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8012526:	4b63      	ldr	r3, [pc, #396]	; (80126b4 <UG_DrawLine+0x1bc>)
 8012528:	681b      	ldr	r3, [r3, #0]
 801252a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801252c:	461d      	mov	r5, r3
 801252e:	f9b7 4000 	ldrsh.w	r4, [r7]
 8012532:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8012536:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 801253a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 801253e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8012540:	9300      	str	r3, [sp, #0]
 8012542:	4623      	mov	r3, r4
 8012544:	47a8      	blx	r5
 8012546:	4603      	mov	r3, r0
 8012548:	2b00      	cmp	r3, #0
 801254a:	f000 80ae 	beq.w	80126aa <UG_DrawLine+0x1b2>
   }

   dx = x2 - x1;
 801254e:	887a      	ldrh	r2, [r7, #2]
 8012550:	88fb      	ldrh	r3, [r7, #6]
 8012552:	1ad3      	subs	r3, r2, r3
 8012554:	b29b      	uxth	r3, r3
 8012556:	82bb      	strh	r3, [r7, #20]
   dy = y2 - y1;
 8012558:	883a      	ldrh	r2, [r7, #0]
 801255a:	88bb      	ldrh	r3, [r7, #4]
 801255c:	1ad3      	subs	r3, r2, r3
 801255e:	b29b      	uxth	r3, r3
 8012560:	827b      	strh	r3, [r7, #18]
   dxabs = (dx>0)?dx:-dx;
 8012562:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8012566:	2b00      	cmp	r3, #0
 8012568:	bfb8      	it	lt
 801256a:	425b      	neglt	r3, r3
 801256c:	b29b      	uxth	r3, r3
 801256e:	823b      	strh	r3, [r7, #16]
   dyabs = (dy>0)?dy:-dy;
 8012570:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012574:	2b00      	cmp	r3, #0
 8012576:	bfb8      	it	lt
 8012578:	425b      	neglt	r3, r3
 801257a:	b29b      	uxth	r3, r3
 801257c:	81fb      	strh	r3, [r7, #14]
   sgndx = (dx>0)?1:-1;
 801257e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8012582:	2b00      	cmp	r3, #0
 8012584:	dd01      	ble.n	801258a <UG_DrawLine+0x92>
 8012586:	2301      	movs	r3, #1
 8012588:	e001      	b.n	801258e <UG_DrawLine+0x96>
 801258a:	f04f 33ff 	mov.w	r3, #4294967295
 801258e:	81bb      	strh	r3, [r7, #12]
   sgndy = (dy>0)?1:-1;
 8012590:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012594:	2b00      	cmp	r3, #0
 8012596:	dd01      	ble.n	801259c <UG_DrawLine+0xa4>
 8012598:	2301      	movs	r3, #1
 801259a:	e001      	b.n	80125a0 <UG_DrawLine+0xa8>
 801259c:	f04f 33ff 	mov.w	r3, #4294967295
 80125a0:	817b      	strh	r3, [r7, #10]
   x = dyabs >> 1;
 80125a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80125a6:	105b      	asrs	r3, r3, #1
 80125a8:	83bb      	strh	r3, [r7, #28]
   y = dxabs >> 1;
 80125aa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80125ae:	105b      	asrs	r3, r3, #1
 80125b0:	837b      	strh	r3, [r7, #26]
   drawx = x1;
 80125b2:	88fb      	ldrh	r3, [r7, #6]
 80125b4:	833b      	strh	r3, [r7, #24]
   drawy = y1;
 80125b6:	88bb      	ldrh	r3, [r7, #4]
 80125b8:	82fb      	strh	r3, [r7, #22]

   gui->device->pset(drawx, drawy,c);
 80125ba:	4b3e      	ldr	r3, [pc, #248]	; (80126b4 <UG_DrawLine+0x1bc>)
 80125bc:	681b      	ldr	r3, [r3, #0]
 80125be:	681b      	ldr	r3, [r3, #0]
 80125c0:	685b      	ldr	r3, [r3, #4]
 80125c2:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80125c4:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 80125c8:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 80125cc:	4798      	blx	r3

   if( dxabs >= dyabs )
 80125ce:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80125d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80125d6:	429a      	cmp	r2, r3
 80125d8:	db33      	blt.n	8012642 <UG_DrawLine+0x14a>
   {
      for( n=0; n<dxabs; n++ )
 80125da:	2300      	movs	r3, #0
 80125dc:	83fb      	strh	r3, [r7, #30]
 80125de:	e029      	b.n	8012634 <UG_DrawLine+0x13c>
      {
         y += dyabs;
 80125e0:	8b7a      	ldrh	r2, [r7, #26]
 80125e2:	89fb      	ldrh	r3, [r7, #14]
 80125e4:	4413      	add	r3, r2
 80125e6:	b29b      	uxth	r3, r3
 80125e8:	837b      	strh	r3, [r7, #26]
         if( y >= dxabs )
 80125ea:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80125ee:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80125f2:	429a      	cmp	r2, r3
 80125f4:	db09      	blt.n	801260a <UG_DrawLine+0x112>
         {
            y -= dxabs;
 80125f6:	8b7a      	ldrh	r2, [r7, #26]
 80125f8:	8a3b      	ldrh	r3, [r7, #16]
 80125fa:	1ad3      	subs	r3, r2, r3
 80125fc:	b29b      	uxth	r3, r3
 80125fe:	837b      	strh	r3, [r7, #26]
            drawy += sgndy;
 8012600:	8afa      	ldrh	r2, [r7, #22]
 8012602:	897b      	ldrh	r3, [r7, #10]
 8012604:	4413      	add	r3, r2
 8012606:	b29b      	uxth	r3, r3
 8012608:	82fb      	strh	r3, [r7, #22]
         }
         drawx += sgndx;
 801260a:	8b3a      	ldrh	r2, [r7, #24]
 801260c:	89bb      	ldrh	r3, [r7, #12]
 801260e:	4413      	add	r3, r2
 8012610:	b29b      	uxth	r3, r3
 8012612:	833b      	strh	r3, [r7, #24]
         gui->device->pset(drawx, drawy,c);
 8012614:	4b27      	ldr	r3, [pc, #156]	; (80126b4 <UG_DrawLine+0x1bc>)
 8012616:	681b      	ldr	r3, [r3, #0]
 8012618:	681b      	ldr	r3, [r3, #0]
 801261a:	685b      	ldr	r3, [r3, #4]
 801261c:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 801261e:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 8012622:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 8012626:	4798      	blx	r3
      for( n=0; n<dxabs; n++ )
 8012628:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801262c:	b29b      	uxth	r3, r3
 801262e:	3301      	adds	r3, #1
 8012630:	b29b      	uxth	r3, r3
 8012632:	83fb      	strh	r3, [r7, #30]
 8012634:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8012638:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 801263c:	429a      	cmp	r2, r3
 801263e:	dbcf      	blt.n	80125e0 <UG_DrawLine+0xe8>
 8012640:	e034      	b.n	80126ac <UG_DrawLine+0x1b4>
      }
   }
   else
   {
      for( n=0; n<dyabs; n++ )
 8012642:	2300      	movs	r3, #0
 8012644:	83fb      	strh	r3, [r7, #30]
 8012646:	e029      	b.n	801269c <UG_DrawLine+0x1a4>
      {
         x += dxabs;
 8012648:	8bba      	ldrh	r2, [r7, #28]
 801264a:	8a3b      	ldrh	r3, [r7, #16]
 801264c:	4413      	add	r3, r2
 801264e:	b29b      	uxth	r3, r3
 8012650:	83bb      	strh	r3, [r7, #28]
         if( x >= dyabs )
 8012652:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8012656:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801265a:	429a      	cmp	r2, r3
 801265c:	db09      	blt.n	8012672 <UG_DrawLine+0x17a>
         {
            x -= dyabs;
 801265e:	8bba      	ldrh	r2, [r7, #28]
 8012660:	89fb      	ldrh	r3, [r7, #14]
 8012662:	1ad3      	subs	r3, r2, r3
 8012664:	b29b      	uxth	r3, r3
 8012666:	83bb      	strh	r3, [r7, #28]
            drawx += sgndx;
 8012668:	8b3a      	ldrh	r2, [r7, #24]
 801266a:	89bb      	ldrh	r3, [r7, #12]
 801266c:	4413      	add	r3, r2
 801266e:	b29b      	uxth	r3, r3
 8012670:	833b      	strh	r3, [r7, #24]
         }
         drawy += sgndy;
 8012672:	8afa      	ldrh	r2, [r7, #22]
 8012674:	897b      	ldrh	r3, [r7, #10]
 8012676:	4413      	add	r3, r2
 8012678:	b29b      	uxth	r3, r3
 801267a:	82fb      	strh	r3, [r7, #22]
         gui->device->pset(drawx, drawy,c);
 801267c:	4b0d      	ldr	r3, [pc, #52]	; (80126b4 <UG_DrawLine+0x1bc>)
 801267e:	681b      	ldr	r3, [r3, #0]
 8012680:	681b      	ldr	r3, [r3, #0]
 8012682:	685b      	ldr	r3, [r3, #4]
 8012684:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8012686:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 801268a:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 801268e:	4798      	blx	r3
      for( n=0; n<dyabs; n++ )
 8012690:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8012694:	b29b      	uxth	r3, r3
 8012696:	3301      	adds	r3, #1
 8012698:	b29b      	uxth	r3, r3
 801269a:	83fb      	strh	r3, [r7, #30]
 801269c:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80126a0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80126a4:	429a      	cmp	r2, r3
 80126a6:	dbcf      	blt.n	8012648 <UG_DrawLine+0x150>
 80126a8:	e000      	b.n	80126ac <UG_DrawLine+0x1b4>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 80126aa:	bf00      	nop
      }
   }  
}
 80126ac:	3720      	adds	r7, #32
 80126ae:	46bd      	mov	sp, r7
 80126b0:	bdb0      	pop	{r4, r5, r7, pc}
 80126b2:	bf00      	nop
 80126b4:	200020f8 	.word	0x200020f8

080126b8 <UG_PutString>:
    UG_DrawLine(a, y, b + 1, y, c);
  }
}

void UG_PutString( UG_S16 x, UG_S16 y, char* str )
{
 80126b8:	b590      	push	{r4, r7, lr}
 80126ba:	b087      	sub	sp, #28
 80126bc:	af02      	add	r7, sp, #8
 80126be:	4603      	mov	r3, r0
 80126c0:	603a      	str	r2, [r7, #0]
 80126c2:	80fb      	strh	r3, [r7, #6]
 80126c4:	460b      	mov	r3, r1
 80126c6:	80bb      	strh	r3, [r7, #4]
   UG_S16 xp,yp,cw;
   UG_CHAR chr;

   xp=x;
 80126c8:	88fb      	ldrh	r3, [r7, #6]
 80126ca:	81fb      	strh	r3, [r7, #14]
   yp=y;
 80126cc:	88bb      	ldrh	r3, [r7, #4]
 80126ce:	81bb      	strh	r3, [r7, #12]

   _UG_FontSelect(gui->font);
 80126d0:	4b44      	ldr	r3, [pc, #272]	; (80127e4 <UG_PutString+0x12c>)
 80126d2:	681b      	ldr	r3, [r3, #0]
 80126d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80126d6:	4618      	mov	r0, r3
 80126d8:	f000 fa96 	bl	8012c08 <_UG_FontSelect>
   while ( *str != 0 )
 80126dc:	e064      	b.n	80127a8 <UG_PutString+0xf0>
   {
      #ifdef UGUI_USE_UTF8
      if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 80126de:	4b41      	ldr	r3, [pc, #260]	; (80127e4 <UG_PutString+0x12c>)
 80126e0:	681b      	ldr	r3, [r3, #0]
 80126e2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80126e6:	2b00      	cmp	r3, #0
 80126e8:	d106      	bne.n	80126f8 <UG_PutString+0x40>
         chr = _UG_DecodeUTF8(&str);
 80126ea:	463b      	mov	r3, r7
 80126ec:	4618      	mov	r0, r3
 80126ee:	f000 f8c7 	bl	8012880 <_UG_DecodeUTF8>
 80126f2:	4603      	mov	r3, r0
 80126f4:	817b      	strh	r3, [r7, #10]
 80126f6:	e004      	b.n	8012702 <UG_PutString+0x4a>
      }
      else{
         chr = *str++;
 80126f8:	683b      	ldr	r3, [r7, #0]
 80126fa:	1c5a      	adds	r2, r3, #1
 80126fc:	603a      	str	r2, [r7, #0]
 80126fe:	781b      	ldrb	r3, [r3, #0]
 8012700:	817b      	strh	r3, [r7, #10]
      }
      #else
      chr = *str++;
      #endif

      if ( chr == '\n' )
 8012702:	897b      	ldrh	r3, [r7, #10]
 8012704:	2b0a      	cmp	r3, #10
 8012706:	d105      	bne.n	8012714 <UG_PutString+0x5c>
      {
         xp = gui->device->x_dim;
 8012708:	4b36      	ldr	r3, [pc, #216]	; (80127e4 <UG_PutString+0x12c>)
 801270a:	681b      	ldr	r3, [r3, #0]
 801270c:	681b      	ldr	r3, [r3, #0]
 801270e:	881b      	ldrh	r3, [r3, #0]
 8012710:	81fb      	strh	r3, [r7, #14]
         continue;
 8012712:	e049      	b.n	80127a8 <UG_PutString+0xf0>
      }
      cw = _UG_GetCharData(chr,NULL);
 8012714:	897b      	ldrh	r3, [r7, #10]
 8012716:	2100      	movs	r1, #0
 8012718:	4618      	mov	r0, r3
 801271a:	f000 f929 	bl	8012970 <_UG_GetCharData>
 801271e:	4603      	mov	r3, r0
 8012720:	813b      	strh	r3, [r7, #8]
      if(cw==-1) continue;
 8012722:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8012726:	f1b3 3fff 	cmp.w	r3, #4294967295
 801272a:	d100      	bne.n	801272e <UG_PutString+0x76>
 801272c:	e03c      	b.n	80127a8 <UG_PutString+0xf0>
      if ( xp + cw > gui->device->x_dim - 1 )
 801272e:	4b2d      	ldr	r3, [pc, #180]	; (80127e4 <UG_PutString+0x12c>)
 8012730:	681b      	ldr	r3, [r3, #0]
 8012732:	681b      	ldr	r3, [r3, #0]
 8012734:	f9b3 3000 	ldrsh.w	r3, [r3]
 8012738:	4619      	mov	r1, r3
 801273a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 801273e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8012742:	4413      	add	r3, r2
 8012744:	4299      	cmp	r1, r3
 8012746:	dc12      	bgt.n	801276e <UG_PutString+0xb6>
      {
         xp = x;
 8012748:	88fb      	ldrh	r3, [r7, #6]
 801274a:	81fb      	strh	r3, [r7, #14]
         yp +=  gui->currentFont.char_height+gui->char_v_space;
 801274c:	4b25      	ldr	r3, [pc, #148]	; (80127e4 <UG_PutString+0x12c>)
 801274e:	681b      	ldr	r3, [r3, #0]
 8012750:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012754:	b21a      	sxth	r2, r3
 8012756:	4b23      	ldr	r3, [pc, #140]	; (80127e4 <UG_PutString+0x12c>)
 8012758:	681b      	ldr	r3, [r3, #0]
 801275a:	f993 304a 	ldrsb.w	r3, [r3, #74]	; 0x4a
 801275e:	b21b      	sxth	r3, r3
 8012760:	4413      	add	r3, r2
 8012762:	b21b      	sxth	r3, r3
 8012764:	b29a      	uxth	r2, r3
 8012766:	89bb      	ldrh	r3, [r7, #12]
 8012768:	4413      	add	r3, r2
 801276a:	b29b      	uxth	r3, r3
 801276c:	81bb      	strh	r3, [r7, #12]
      }

      _UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 801276e:	4b1d      	ldr	r3, [pc, #116]	; (80127e4 <UG_PutString+0x12c>)
 8012770:	681b      	ldr	r3, [r3, #0]
 8012772:	f8b3 404c 	ldrh.w	r4, [r3, #76]	; 0x4c
 8012776:	4b1b      	ldr	r3, [pc, #108]	; (80127e4 <UG_PutString+0x12c>)
 8012778:	681b      	ldr	r3, [r3, #0]
 801277a:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 801277e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8012782:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8012786:	8978      	ldrh	r0, [r7, #10]
 8012788:	9300      	str	r3, [sp, #0]
 801278a:	4623      	mov	r3, r4
 801278c:	f000 fabe 	bl	8012d0c <_UG_PutChar>

      xp += cw + gui->char_h_space;
 8012790:	4b14      	ldr	r3, [pc, #80]	; (80127e4 <UG_PutString+0x12c>)
 8012792:	681b      	ldr	r3, [r3, #0]
 8012794:	f993 3049 	ldrsb.w	r3, [r3, #73]	; 0x49
 8012798:	b29a      	uxth	r2, r3
 801279a:	893b      	ldrh	r3, [r7, #8]
 801279c:	4413      	add	r3, r2
 801279e:	b29a      	uxth	r2, r3
 80127a0:	89fb      	ldrh	r3, [r7, #14]
 80127a2:	4413      	add	r3, r2
 80127a4:	b29b      	uxth	r3, r3
 80127a6:	81fb      	strh	r3, [r7, #14]
   while ( *str != 0 )
 80127a8:	683b      	ldr	r3, [r7, #0]
 80127aa:	781b      	ldrb	r3, [r3, #0]
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d196      	bne.n	80126de <UG_PutString+0x26>
   }
   if((gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED))
 80127b0:	4b0c      	ldr	r3, [pc, #48]	; (80127e4 <UG_PutString+0x12c>)
 80127b2:	681b      	ldr	r3, [r3, #0]
 80127b4:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80127b8:	f003 0302 	and.w	r3, r3, #2
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d00c      	beq.n	80127da <UG_PutString+0x122>
     ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(-1,-1,-1,-1);   // -1 to indicate finish
 80127c0:	4b08      	ldr	r3, [pc, #32]	; (80127e4 <UG_PutString+0x12c>)
 80127c2:	681b      	ldr	r3, [r3, #0]
 80127c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80127c6:	461c      	mov	r4, r3
 80127c8:	f04f 33ff 	mov.w	r3, #4294967295
 80127cc:	f04f 32ff 	mov.w	r2, #4294967295
 80127d0:	f04f 31ff 	mov.w	r1, #4294967295
 80127d4:	f04f 30ff 	mov.w	r0, #4294967295
 80127d8:	47a0      	blx	r4
}
 80127da:	bf00      	nop
 80127dc:	3714      	adds	r7, #20
 80127de:	46bd      	mov	sp, r7
 80127e0:	bd90      	pop	{r4, r7, pc}
 80127e2:	bf00      	nop
 80127e4:	200020f8 	.word	0x200020f8

080127e8 <UG_SetForecolor>:
   gui->console.back_color = c;
}
#endif

void UG_SetForecolor( UG_COLOR c )
{
 80127e8:	b480      	push	{r7}
 80127ea:	b083      	sub	sp, #12
 80127ec:	af00      	add	r7, sp, #0
 80127ee:	4603      	mov	r3, r0
 80127f0:	80fb      	strh	r3, [r7, #6]
   gui->fore_color = c;
 80127f2:	4b05      	ldr	r3, [pc, #20]	; (8012808 <UG_SetForecolor+0x20>)
 80127f4:	681b      	ldr	r3, [r3, #0]
 80127f6:	88fa      	ldrh	r2, [r7, #6]
 80127f8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
}
 80127fc:	bf00      	nop
 80127fe:	370c      	adds	r7, #12
 8012800:	46bd      	mov	sp, r7
 8012802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012806:	4770      	bx	lr
 8012808:	200020f8 	.word	0x200020f8

0801280c <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 801280c:	b480      	push	{r7}
 801280e:	b083      	sub	sp, #12
 8012810:	af00      	add	r7, sp, #0
 8012812:	4603      	mov	r3, r0
 8012814:	80fb      	strh	r3, [r7, #6]
   gui->back_color = c;
 8012816:	4b05      	ldr	r3, [pc, #20]	; (801282c <UG_SetBackcolor+0x20>)
 8012818:	681b      	ldr	r3, [r3, #0]
 801281a:	88fa      	ldrh	r2, [r7, #6]
 801281c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
}
 8012820:	bf00      	nop
 8012822:	370c      	adds	r7, #12
 8012824:	46bd      	mov	sp, r7
 8012826:	f85d 7b04 	ldr.w	r7, [sp], #4
 801282a:	4770      	bx	lr
 801282c:	200020f8 	.word	0x200020f8

08012830 <UG_FontSetHSpace>:
{
   return gui->device->y_dim;
}

void UG_FontSetHSpace( UG_U16 s )
{
 8012830:	b480      	push	{r7}
 8012832:	b083      	sub	sp, #12
 8012834:	af00      	add	r7, sp, #0
 8012836:	4603      	mov	r3, r0
 8012838:	80fb      	strh	r3, [r7, #6]
   gui->char_h_space = s;
 801283a:	4b06      	ldr	r3, [pc, #24]	; (8012854 <UG_FontSetHSpace+0x24>)
 801283c:	681b      	ldr	r3, [r3, #0]
 801283e:	88fa      	ldrh	r2, [r7, #6]
 8012840:	b252      	sxtb	r2, r2
 8012842:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
}
 8012846:	bf00      	nop
 8012848:	370c      	adds	r7, #12
 801284a:	46bd      	mov	sp, r7
 801284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012850:	4770      	bx	lr
 8012852:	bf00      	nop
 8012854:	200020f8 	.word	0x200020f8

08012858 <UG_FontSetVSpace>:

void UG_FontSetVSpace( UG_U16 s )
{
 8012858:	b480      	push	{r7}
 801285a:	b083      	sub	sp, #12
 801285c:	af00      	add	r7, sp, #0
 801285e:	4603      	mov	r3, r0
 8012860:	80fb      	strh	r3, [r7, #6]
   gui->char_v_space = s;
 8012862:	4b06      	ldr	r3, [pc, #24]	; (801287c <UG_FontSetVSpace+0x24>)
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	88fa      	ldrh	r2, [r7, #6]
 8012868:	b252      	sxtb	r2, r2
 801286a:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
}
 801286e:	bf00      	nop
 8012870:	370c      	adds	r7, #12
 8012872:	46bd      	mov	sp, r7
 8012874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012878:	4770      	bx	lr
 801287a:	bf00      	nop
 801287c:	200020f8 	.word	0x200020f8

08012880 <_UG_DecodeUTF8>:
 *
 * Based on https://github.com/olikraus/u8g2/blob/master/csrc/u8x8_8x8.c
 *
 */
 #ifdef UGUI_USE_UTF8
UG_CHAR _UG_DecodeUTF8(char **str) {
 8012880:	b480      	push	{r7}
 8012882:	b085      	sub	sp, #20
 8012884:	af00      	add	r7, sp, #0
 8012886:	6078      	str	r0, [r7, #4]

  char c=**str;
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	681b      	ldr	r3, [r3, #0]
 801288c:	781b      	ldrb	r3, [r3, #0]
 801288e:	73fb      	strb	r3, [r7, #15]

  if ( c < 0x80 )                 // Fast detection for simple ASCII
 8012890:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012894:	2b00      	cmp	r3, #0
 8012896:	db07      	blt.n	80128a8 <_UG_DecodeUTF8+0x28>
  {
    *str = *str+1;
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	681b      	ldr	r3, [r3, #0]
 801289c:	1c5a      	adds	r2, r3, #1
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	601a      	str	r2, [r3, #0]
    return c;
 80128a2:	7bfb      	ldrb	r3, [r7, #15]
 80128a4:	b29b      	uxth	r3, r3
 80128a6:	e05c      	b.n	8012962 <_UG_DecodeUTF8+0xe2>
  }

  UG_U8 bytes_left=0;
 80128a8:	2300      	movs	r3, #0
 80128aa:	73bb      	strb	r3, [r7, #14]
  UG_CHAR encoding=0;
 80128ac:	2300      	movs	r3, #0
 80128ae:	81bb      	strh	r3, [r7, #12]

  while(**str)
 80128b0:	e04f      	b.n	8012952 <_UG_DecodeUTF8+0xd2>
  {
    c=**str;
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	681b      	ldr	r3, [r3, #0]
 80128b6:	781b      	ldrb	r3, [r3, #0]
 80128b8:	73fb      	strb	r3, [r7, #15]
    *str = *str+1;
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	681b      	ldr	r3, [r3, #0]
 80128be:	1c5a      	adds	r2, r3, #1
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	601a      	str	r2, [r3, #0]
    if ( bytes_left == 0 )
 80128c4:	7bbb      	ldrb	r3, [r7, #14]
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	d130      	bne.n	801292c <_UG_DecodeUTF8+0xac>
    {
      if ( c < 0xe0 )             // 2 byte sequence
 80128ca:	7bfb      	ldrb	r3, [r7, #15]
 80128cc:	2bdf      	cmp	r3, #223	; 0xdf
 80128ce:	d806      	bhi.n	80128de <_UG_DecodeUTF8+0x5e>
      {
        bytes_left = 1;
 80128d0:	2301      	movs	r3, #1
 80128d2:	73bb      	strb	r3, [r7, #14]
        c &= 0x01f;
 80128d4:	7bfb      	ldrb	r3, [r7, #15]
 80128d6:	f003 031f 	and.w	r3, r3, #31
 80128da:	73fb      	strb	r3, [r7, #15]
 80128dc:	e023      	b.n	8012926 <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xf0 )        // 3 byte sequence
 80128de:	7bfb      	ldrb	r3, [r7, #15]
 80128e0:	2bef      	cmp	r3, #239	; 0xef
 80128e2:	d806      	bhi.n	80128f2 <_UG_DecodeUTF8+0x72>
      {
        bytes_left = 2;
 80128e4:	2302      	movs	r3, #2
 80128e6:	73bb      	strb	r3, [r7, #14]
        c &= 15;
 80128e8:	7bfb      	ldrb	r3, [r7, #15]
 80128ea:	f003 030f 	and.w	r3, r3, #15
 80128ee:	73fb      	strb	r3, [r7, #15]
 80128f0:	e019      	b.n	8012926 <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xf8 )        // 4 byte sequence
 80128f2:	7bfb      	ldrb	r3, [r7, #15]
 80128f4:	2bf7      	cmp	r3, #247	; 0xf7
 80128f6:	d806      	bhi.n	8012906 <_UG_DecodeUTF8+0x86>
      {
        bytes_left = 3;
 80128f8:	2303      	movs	r3, #3
 80128fa:	73bb      	strb	r3, [r7, #14]
        c &= 7;
 80128fc:	7bfb      	ldrb	r3, [r7, #15]
 80128fe:	f003 0307 	and.w	r3, r3, #7
 8012902:	73fb      	strb	r3, [r7, #15]
 8012904:	e00f      	b.n	8012926 <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xfc )        // 5 byte sequence
 8012906:	7bfb      	ldrb	r3, [r7, #15]
 8012908:	2bfb      	cmp	r3, #251	; 0xfb
 801290a:	d806      	bhi.n	801291a <_UG_DecodeUTF8+0x9a>
      {
        bytes_left = 4;
 801290c:	2304      	movs	r3, #4
 801290e:	73bb      	strb	r3, [r7, #14]
        c &= 3;
 8012910:	7bfb      	ldrb	r3, [r7, #15]
 8012912:	f003 0303 	and.w	r3, r3, #3
 8012916:	73fb      	strb	r3, [r7, #15]
 8012918:	e005      	b.n	8012926 <_UG_DecodeUTF8+0xa6>
      }
      else                        // 6 byte sequence
      {
        bytes_left = 5;
 801291a:	2305      	movs	r3, #5
 801291c:	73bb      	strb	r3, [r7, #14]
        c &= 1;
 801291e:	7bfb      	ldrb	r3, [r7, #15]
 8012920:	f003 0301 	and.w	r3, r3, #1
 8012924:	73fb      	strb	r3, [r7, #15]
      }
      encoding = c;
 8012926:	7bfb      	ldrb	r3, [r7, #15]
 8012928:	81bb      	strh	r3, [r7, #12]
 801292a:	e012      	b.n	8012952 <_UG_DecodeUTF8+0xd2>
    }
    else
    {
      encoding<<=6;
 801292c:	89bb      	ldrh	r3, [r7, #12]
 801292e:	019b      	lsls	r3, r3, #6
 8012930:	81bb      	strh	r3, [r7, #12]
      encoding |= (c & 0x3F);
 8012932:	7bfb      	ldrb	r3, [r7, #15]
 8012934:	b21b      	sxth	r3, r3
 8012936:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801293a:	b21a      	sxth	r2, r3
 801293c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8012940:	4313      	orrs	r3, r2
 8012942:	b21b      	sxth	r3, r3
 8012944:	81bb      	strh	r3, [r7, #12]
      if ( --bytes_left == 0 )
 8012946:	7bbb      	ldrb	r3, [r7, #14]
 8012948:	3b01      	subs	r3, #1
 801294a:	73bb      	strb	r3, [r7, #14]
 801294c:	7bbb      	ldrb	r3, [r7, #14]
 801294e:	2b00      	cmp	r3, #0
 8012950:	d005      	beq.n	801295e <_UG_DecodeUTF8+0xde>
  while(**str)
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	681b      	ldr	r3, [r3, #0]
 8012956:	781b      	ldrb	r3, [r3, #0]
 8012958:	2b00      	cmp	r3, #0
 801295a:	d1aa      	bne.n	80128b2 <_UG_DecodeUTF8+0x32>
 801295c:	e000      	b.n	8012960 <_UG_DecodeUTF8+0xe0>
        break;
 801295e:	bf00      	nop
    }
  }
  return encoding;
 8012960:	89bb      	ldrh	r3, [r7, #12]
}
 8012962:	4618      	mov	r0, r3
 8012964:	3714      	adds	r7, #20
 8012966:	46bd      	mov	sp, r7
 8012968:	f85d 7b04 	ldr.w	r7, [sp], #4
 801296c:	4770      	bx	lr
	...

08012970 <_UG_GetCharData>:
#endif

/*
 *  Load char bitmap address into p, return the font width
 */
UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p){
 8012970:	b580      	push	{r7, lr}
 8012972:	b086      	sub	sp, #24
 8012974:	af00      	add	r7, sp, #0
 8012976:	4603      	mov	r3, r0
 8012978:	6039      	str	r1, [r7, #0]
 801297a:	80fb      	strh	r3, [r7, #6]
  static UG_CHAR last_encoding;
  static UG_S16 last_width;
  static const UG_U8 * last_p;
  static UG_FONT * last_font;
  UG_U16 start=0;
 801297c:	2300      	movs	r3, #0
 801297e:	82fb      	strh	r3, [r7, #22]
  UG_U16 skip=0;
 8012980:	2300      	movs	r3, #0
 8012982:	82bb      	strh	r3, [r7, #20]
  UG_U16 t=0;
 8012984:	2300      	movs	r3, #0
 8012986:	827b      	strh	r3, [r7, #18]
  UG_U8 range=0;
 8012988:	2300      	movs	r3, #0
 801298a:	747b      	strb	r3, [r7, #17]
  UG_U8 found=0;
 801298c:	2300      	movs	r3, #0
 801298e:	743b      	strb	r3, [r7, #16]

  if( gui->currentFont.font==last_font && encoding==last_encoding){       // If called with the same arguments, return cached data
 8012990:	4b98      	ldr	r3, [pc, #608]	; (8012bf4 <_UG_GetCharData+0x284>)
 8012992:	681b      	ldr	r3, [r3, #0]
 8012994:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012996:	4b98      	ldr	r3, [pc, #608]	; (8012bf8 <_UG_GetCharData+0x288>)
 8012998:	681b      	ldr	r3, [r3, #0]
 801299a:	429a      	cmp	r2, r3
 801299c:	d10f      	bne.n	80129be <_UG_GetCharData+0x4e>
 801299e:	4b97      	ldr	r3, [pc, #604]	; (8012bfc <_UG_GetCharData+0x28c>)
 80129a0:	881b      	ldrh	r3, [r3, #0]
 80129a2:	88fa      	ldrh	r2, [r7, #6]
 80129a4:	429a      	cmp	r2, r3
 80129a6:	d10a      	bne.n	80129be <_UG_GetCharData+0x4e>
    if(p){
 80129a8:	683b      	ldr	r3, [r7, #0]
 80129aa:	2b00      	cmp	r3, #0
 80129ac:	d003      	beq.n	80129b6 <_UG_GetCharData+0x46>
      *p=last_p;                                                    // Load char bitmap address
 80129ae:	4b94      	ldr	r3, [pc, #592]	; (8012c00 <_UG_GetCharData+0x290>)
 80129b0:	681a      	ldr	r2, [r3, #0]
 80129b2:	683b      	ldr	r3, [r7, #0]
 80129b4:	601a      	str	r2, [r3, #0]
    }
    return last_width;
 80129b6:	4b93      	ldr	r3, [pc, #588]	; (8012c04 <_UG_GetCharData+0x294>)
 80129b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80129bc:	e116      	b.n	8012bec <_UG_GetCharData+0x27c>
  }

  if( gui->currentFont.is_old_font){                                      // Compatibility with old fonts charset
 80129be:	4b8d      	ldr	r3, [pc, #564]	; (8012bf4 <_UG_GetCharData+0x284>)
 80129c0:	681b      	ldr	r3, [r3, #0]
 80129c2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80129c6:	2b00      	cmp	r3, #0
 80129c8:	f000 80cc 	beq.w	8012b64 <_UG_GetCharData+0x1f4>
    switch ( encoding )
 80129cc:	88fb      	ldrh	r3, [r7, #6]
 80129ce:	2bfc      	cmp	r3, #252	; 0xfc
 80129d0:	f300 80c8 	bgt.w	8012b64 <_UG_GetCharData+0x1f4>
 80129d4:	2bd6      	cmp	r3, #214	; 0xd6
 80129d6:	da09      	bge.n	80129ec <_UG_GetCharData+0x7c>
 80129d8:	2bc4      	cmp	r3, #196	; 0xc4
 80129da:	d06c      	beq.n	8012ab6 <_UG_GetCharData+0x146>
 80129dc:	2bc4      	cmp	r3, #196	; 0xc4
 80129de:	f300 80c1 	bgt.w	8012b64 <_UG_GetCharData+0x1f4>
 80129e2:	2bb0      	cmp	r3, #176	; 0xb0
 80129e4:	d06d      	beq.n	8012ac2 <_UG_GetCharData+0x152>
 80129e6:	2bb5      	cmp	r3, #181	; 0xb5
 80129e8:	d068      	beq.n	8012abc <_UG_GetCharData+0x14c>
 80129ea:	e06e      	b.n	8012aca <_UG_GetCharData+0x15a>
 80129ec:	3bd6      	subs	r3, #214	; 0xd6
 80129ee:	2b26      	cmp	r3, #38	; 0x26
 80129f0:	f200 80b8 	bhi.w	8012b64 <_UG_GetCharData+0x1f4>
 80129f4:	a201      	add	r2, pc, #4	; (adr r2, 80129fc <_UG_GetCharData+0x8c>)
 80129f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80129fa:	bf00      	nop
 80129fc:	08012a9f 	.word	0x08012a9f
 8012a00:	08012b65 	.word	0x08012b65
 8012a04:	08012b65 	.word	0x08012b65
 8012a08:	08012b65 	.word	0x08012b65
 8012a0c:	08012b65 	.word	0x08012b65
 8012a10:	08012b65 	.word	0x08012b65
 8012a14:	08012aab 	.word	0x08012aab
 8012a18:	08012b65 	.word	0x08012b65
 8012a1c:	08012b65 	.word	0x08012b65
 8012a20:	08012b65 	.word	0x08012b65
 8012a24:	08012b65 	.word	0x08012b65
 8012a28:	08012b65 	.word	0x08012b65
 8012a2c:	08012b65 	.word	0x08012b65
 8012a30:	08012b65 	.word	0x08012b65
 8012a34:	08012ab1 	.word	0x08012ab1
 8012a38:	08012b65 	.word	0x08012b65
 8012a3c:	08012b65 	.word	0x08012b65
 8012a40:	08012b65 	.word	0x08012b65
 8012a44:	08012b65 	.word	0x08012b65
 8012a48:	08012b65 	.word	0x08012b65
 8012a4c:	08012b65 	.word	0x08012b65
 8012a50:	08012b65 	.word	0x08012b65
 8012a54:	08012b65 	.word	0x08012b65
 8012a58:	08012b65 	.word	0x08012b65
 8012a5c:	08012b65 	.word	0x08012b65
 8012a60:	08012b65 	.word	0x08012b65
 8012a64:	08012b65 	.word	0x08012b65
 8012a68:	08012b65 	.word	0x08012b65
 8012a6c:	08012b65 	.word	0x08012b65
 8012a70:	08012b65 	.word	0x08012b65
 8012a74:	08012b65 	.word	0x08012b65
 8012a78:	08012b65 	.word	0x08012b65
 8012a7c:	08012a99 	.word	0x08012a99
 8012a80:	08012b65 	.word	0x08012b65
 8012a84:	08012b65 	.word	0x08012b65
 8012a88:	08012b65 	.word	0x08012b65
 8012a8c:	08012b65 	.word	0x08012b65
 8012a90:	08012b65 	.word	0x08012b65
 8012a94:	08012aa5 	.word	0x08012aa5
    {
       case 0xF6: encoding = 0x94; break; // ö
 8012a98:	2394      	movs	r3, #148	; 0x94
 8012a9a:	80fb      	strh	r3, [r7, #6]
 8012a9c:	e015      	b.n	8012aca <_UG_GetCharData+0x15a>
       case 0xD6: encoding = 0x99; break; // Ö
 8012a9e:	2399      	movs	r3, #153	; 0x99
 8012aa0:	80fb      	strh	r3, [r7, #6]
 8012aa2:	e012      	b.n	8012aca <_UG_GetCharData+0x15a>
       case 0xFC: encoding = 0x81; break; // ü
 8012aa4:	2381      	movs	r3, #129	; 0x81
 8012aa6:	80fb      	strh	r3, [r7, #6]
 8012aa8:	e00f      	b.n	8012aca <_UG_GetCharData+0x15a>
       case 0xDC: encoding = 0x9A; break; // Ü
 8012aaa:	239a      	movs	r3, #154	; 0x9a
 8012aac:	80fb      	strh	r3, [r7, #6]
 8012aae:	e00c      	b.n	8012aca <_UG_GetCharData+0x15a>
       case 0xE4: encoding = 0x84; break; // ä
 8012ab0:	2384      	movs	r3, #132	; 0x84
 8012ab2:	80fb      	strh	r3, [r7, #6]
 8012ab4:	e009      	b.n	8012aca <_UG_GetCharData+0x15a>
       case 0xC4: encoding = 0x8E; break; // Ä
 8012ab6:	238e      	movs	r3, #142	; 0x8e
 8012ab8:	80fb      	strh	r3, [r7, #6]
 8012aba:	e006      	b.n	8012aca <_UG_GetCharData+0x15a>
       case 0xB5: encoding = 0xE6; break; // µ
 8012abc:	23e6      	movs	r3, #230	; 0xe6
 8012abe:	80fb      	strh	r3, [r7, #6]
 8012ac0:	e003      	b.n	8012aca <_UG_GetCharData+0x15a>
       case 0xB0: encoding = 0xF8; break; // °
 8012ac2:	23f8      	movs	r3, #248	; 0xf8
 8012ac4:	80fb      	strh	r3, [r7, #6]
 8012ac6:	bf00      	nop
 8012ac8:	e04c      	b.n	8012b64 <_UG_GetCharData+0x1f4>
    }
  }

  for(;t< gui->currentFont.number_of_offsets;t++)                         // Seek through the offsets
 8012aca:	e04b      	b.n	8012b64 <_UG_GetCharData+0x1f4>
  {
    UG_U16 curr_offset = ptr_8to16( gui->currentFont.offsets+(t*2));    // Offsets are 16-bit, splitted in 2 byte values
 8012acc:	4b49      	ldr	r3, [pc, #292]	; (8012bf4 <_UG_GetCharData+0x284>)
 8012ace:	681b      	ldr	r3, [r3, #0]
 8012ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012ad2:	8a7a      	ldrh	r2, [r7, #18]
 8012ad4:	0052      	lsls	r2, r2, #1
 8012ad6:	4413      	add	r3, r2
 8012ad8:	4618      	mov	r0, r3
 8012ada:	f7ff fa87 	bl	8011fec <ptr_8to16>
 8012ade:	4603      	mov	r3, r0
 8012ae0:	81fb      	strh	r3, [r7, #14]

    if(curr_offset&0x8000)                                          // If the offset has the MSB bit set, it means it's the a range start
 8012ae2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8012ae6:	2b00      	cmp	r3, #0
 8012ae8:	da06      	bge.n	8012af8 <_UG_GetCharData+0x188>
    {
      start=curr_offset&0x7FFF;                                     // Store range start
 8012aea:	89fb      	ldrh	r3, [r7, #14]
 8012aec:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8012af0:	82fb      	strh	r3, [r7, #22]
      range=1;                                                      // Set flag
 8012af2:	2301      	movs	r3, #1
 8012af4:	747b      	strb	r3, [r7, #17]
 8012af6:	e032      	b.n	8012b5e <_UG_GetCharData+0x1ee>
    }
    else if(range)                                                  // If range previously set, this is the range end
 8012af8:	7c7b      	ldrb	r3, [r7, #17]
 8012afa:	2b00      	cmp	r3, #0
 8012afc:	d021      	beq.n	8012b42 <_UG_GetCharData+0x1d2>
    {
      if(encoding>=start && encoding<=curr_offset)            // If the encoding is between the range
 8012afe:	88fa      	ldrh	r2, [r7, #6]
 8012b00:	8afb      	ldrh	r3, [r7, #22]
 8012b02:	429a      	cmp	r2, r3
 8012b04:	d30d      	bcc.n	8012b22 <_UG_GetCharData+0x1b2>
 8012b06:	88fa      	ldrh	r2, [r7, #6]
 8012b08:	89fb      	ldrh	r3, [r7, #14]
 8012b0a:	429a      	cmp	r2, r3
 8012b0c:	d809      	bhi.n	8012b22 <_UG_GetCharData+0x1b2>
      {
        skip += (encoding-start);                             // Calculate the skip value
 8012b0e:	88fa      	ldrh	r2, [r7, #6]
 8012b10:	8afb      	ldrh	r3, [r7, #22]
 8012b12:	1ad3      	subs	r3, r2, r3
 8012b14:	b29a      	uxth	r2, r3
 8012b16:	8abb      	ldrh	r3, [r7, #20]
 8012b18:	4413      	add	r3, r2
 8012b1a:	82bb      	strh	r3, [r7, #20]
        found=1;
 8012b1c:	2301      	movs	r3, #1
 8012b1e:	743b      	strb	r3, [r7, #16]
        break;
 8012b20:	e02a      	b.n	8012b78 <_UG_GetCharData+0x208>
      }
      else if(encoding<start)                                 // If the encoding is lower than current range start, the char is not in the font
 8012b22:	88fa      	ldrh	r2, [r7, #6]
 8012b24:	8afb      	ldrh	r3, [r7, #22]
 8012b26:	429a      	cmp	r2, r3
 8012b28:	d323      	bcc.n	8012b72 <_UG_GetCharData+0x202>
        break;

      skip += ((curr_offset-start)+1);                        // Encoding not found in the current range, increase skip size and clear range flasg
 8012b2a:	89fa      	ldrh	r2, [r7, #14]
 8012b2c:	8afb      	ldrh	r3, [r7, #22]
 8012b2e:	1ad3      	subs	r3, r2, r3
 8012b30:	b29a      	uxth	r2, r3
 8012b32:	8abb      	ldrh	r3, [r7, #20]
 8012b34:	4413      	add	r3, r2
 8012b36:	b29b      	uxth	r3, r3
 8012b38:	3301      	adds	r3, #1
 8012b3a:	82bb      	strh	r3, [r7, #20]
      range=0;
 8012b3c:	2300      	movs	r3, #0
 8012b3e:	747b      	strb	r3, [r7, #17]
 8012b40:	e00d      	b.n	8012b5e <_UG_GetCharData+0x1ee>
    }
    else                                                            // Range not set, this is a single char offset
    {
      if(encoding==curr_offset)                                     // If matching the current offset char
 8012b42:	88fa      	ldrh	r2, [r7, #6]
 8012b44:	89fb      	ldrh	r3, [r7, #14]
 8012b46:	429a      	cmp	r2, r3
 8012b48:	d102      	bne.n	8012b50 <_UG_GetCharData+0x1e0>
      {
        found=1;
 8012b4a:	2301      	movs	r3, #1
 8012b4c:	743b      	strb	r3, [r7, #16]
        break;
 8012b4e:	e013      	b.n	8012b78 <_UG_GetCharData+0x208>
      }
      else if (encoding<curr_offset)                                // If the encoding is lower than current range, the char is not in the font
 8012b50:	88fa      	ldrh	r2, [r7, #6]
 8012b52:	89fb      	ldrh	r3, [r7, #14]
 8012b54:	429a      	cmp	r2, r3
 8012b56:	d30e      	bcc.n	8012b76 <_UG_GetCharData+0x206>
      {
        break;
      }
      skip++;                                                       // Else, increase skip and keep searching
 8012b58:	8abb      	ldrh	r3, [r7, #20]
 8012b5a:	3301      	adds	r3, #1
 8012b5c:	82bb      	strh	r3, [r7, #20]
  for(;t< gui->currentFont.number_of_offsets;t++)                         // Seek through the offsets
 8012b5e:	8a7b      	ldrh	r3, [r7, #18]
 8012b60:	3301      	adds	r3, #1
 8012b62:	827b      	strh	r3, [r7, #18]
 8012b64:	4b23      	ldr	r3, [pc, #140]	; (8012bf4 <_UG_GetCharData+0x284>)
 8012b66:	681b      	ldr	r3, [r3, #0]
 8012b68:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8012b6a:	8a7a      	ldrh	r2, [r7, #18]
 8012b6c:	429a      	cmp	r2, r3
 8012b6e:	d3ad      	bcc.n	8012acc <_UG_GetCharData+0x15c>
 8012b70:	e002      	b.n	8012b78 <_UG_GetCharData+0x208>
        break;
 8012b72:	bf00      	nop
 8012b74:	e000      	b.n	8012b78 <_UG_GetCharData+0x208>
        break;
 8012b76:	bf00      	nop
    }
  }

  if(found)                                                         // If char found
 8012b78:	7c3b      	ldrb	r3, [r7, #16]
 8012b7a:	2b00      	cmp	r3, #0
 8012b7c:	d034      	beq.n	8012be8 <_UG_GetCharData+0x278>
  {
    last_font =  gui->currentFont.font;                                     // Update cached data
 8012b7e:	4b1d      	ldr	r3, [pc, #116]	; (8012bf4 <_UG_GetCharData+0x284>)
 8012b80:	681b      	ldr	r3, [r3, #0]
 8012b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012b84:	4a1c      	ldr	r2, [pc, #112]	; (8012bf8 <_UG_GetCharData+0x288>)
 8012b86:	6013      	str	r3, [r2, #0]
    last_encoding = encoding;
 8012b88:	4a1c      	ldr	r2, [pc, #112]	; (8012bfc <_UG_GetCharData+0x28c>)
 8012b8a:	88fb      	ldrh	r3, [r7, #6]
 8012b8c:	8013      	strh	r3, [r2, #0]
    last_p = ( gui->currentFont.data+(skip* gui->currentFont.bytes_per_char));
 8012b8e:	4b19      	ldr	r3, [pc, #100]	; (8012bf4 <_UG_GetCharData+0x284>)
 8012b90:	681b      	ldr	r3, [r3, #0]
 8012b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012b94:	8aba      	ldrh	r2, [r7, #20]
 8012b96:	4917      	ldr	r1, [pc, #92]	; (8012bf4 <_UG_GetCharData+0x284>)
 8012b98:	6809      	ldr	r1, [r1, #0]
 8012b9a:	8e09      	ldrh	r1, [r1, #48]	; 0x30
 8012b9c:	fb01 f202 	mul.w	r2, r1, r2
 8012ba0:	4413      	add	r3, r2
 8012ba2:	4a17      	ldr	r2, [pc, #92]	; (8012c00 <_UG_GetCharData+0x290>)
 8012ba4:	6013      	str	r3, [r2, #0]
    if( gui->currentFont.widths){                                                // If width table available
 8012ba6:	4b13      	ldr	r3, [pc, #76]	; (8012bf4 <_UG_GetCharData+0x284>)
 8012ba8:	681b      	ldr	r3, [r3, #0]
 8012baa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012bac:	2b00      	cmp	r3, #0
 8012bae:	d009      	beq.n	8012bc4 <_UG_GetCharData+0x254>
      last_width = *( gui->currentFont.widths+skip);                        // Use width from table
 8012bb0:	4b10      	ldr	r3, [pc, #64]	; (8012bf4 <_UG_GetCharData+0x284>)
 8012bb2:	681b      	ldr	r3, [r3, #0]
 8012bb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012bb6:	8abb      	ldrh	r3, [r7, #20]
 8012bb8:	4413      	add	r3, r2
 8012bba:	781b      	ldrb	r3, [r3, #0]
 8012bbc:	b21a      	sxth	r2, r3
 8012bbe:	4b11      	ldr	r3, [pc, #68]	; (8012c04 <_UG_GetCharData+0x294>)
 8012bc0:	801a      	strh	r2, [r3, #0]
 8012bc2:	e006      	b.n	8012bd2 <_UG_GetCharData+0x262>
    }
    else{
      last_width =  gui->currentFont.char_width;                            // Else use width from char width
 8012bc4:	4b0b      	ldr	r3, [pc, #44]	; (8012bf4 <_UG_GetCharData+0x284>)
 8012bc6:	681b      	ldr	r3, [r3, #0]
 8012bc8:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8012bcc:	b21a      	sxth	r2, r3
 8012bce:	4b0d      	ldr	r3, [pc, #52]	; (8012c04 <_UG_GetCharData+0x294>)
 8012bd0:	801a      	strh	r2, [r3, #0]
    }


    if(p){
 8012bd2:	683b      	ldr	r3, [r7, #0]
 8012bd4:	2b00      	cmp	r3, #0
 8012bd6:	d003      	beq.n	8012be0 <_UG_GetCharData+0x270>
      *p=last_p;                                                    // Load char bitmap address
 8012bd8:	4b09      	ldr	r3, [pc, #36]	; (8012c00 <_UG_GetCharData+0x290>)
 8012bda:	681a      	ldr	r2, [r3, #0]
 8012bdc:	683b      	ldr	r3, [r7, #0]
 8012bde:	601a      	str	r2, [r3, #0]
    }
    return(last_width);                                             // Return char width
 8012be0:	4b08      	ldr	r3, [pc, #32]	; (8012c04 <_UG_GetCharData+0x294>)
 8012be2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8012be6:	e001      	b.n	8012bec <_UG_GetCharData+0x27c>
  }
  return -1;                                                        // -1 = char not found
 8012be8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8012bec:	4618      	mov	r0, r3
 8012bee:	3718      	adds	r7, #24
 8012bf0:	46bd      	mov	sp, r7
 8012bf2:	bd80      	pop	{r7, pc}
 8012bf4:	200020f8 	.word	0x200020f8
 8012bf8:	200020fc 	.word	0x200020fc
 8012bfc:	20002100 	.word	0x20002100
 8012c00:	20002104 	.word	0x20002104
 8012c04:	20002108 	.word	0x20002108

08012c08 <_UG_FontSelect>:

/*
 * Updates the current font data
 */
void _UG_FontSelect( UG_FONT *font){
 8012c08:	b590      	push	{r4, r7, lr}
 8012c0a:	b083      	sub	sp, #12
 8012c0c:	af00      	add	r7, sp, #0
 8012c0e:	6078      	str	r0, [r7, #4]
  if( gui->currentFont.font==font)
 8012c10:	4b3d      	ldr	r3, [pc, #244]	; (8012d08 <_UG_FontSelect+0x100>)
 8012c12:	681b      	ldr	r3, [r3, #0]
 8012c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012c16:	687a      	ldr	r2, [r7, #4]
 8012c18:	429a      	cmp	r2, r3
 8012c1a:	d070      	beq.n	8012cfe <_UG_FontSelect+0xf6>
    return;
   gui->currentFont.font = font;                          // Save Font pointer
 8012c1c:	4b3a      	ldr	r3, [pc, #232]	; (8012d08 <_UG_FontSelect+0x100>)
 8012c1e:	681b      	ldr	r3, [r3, #0]
 8012c20:	687a      	ldr	r2, [r7, #4]
 8012c22:	645a      	str	r2, [r3, #68]	; 0x44
   gui->currentFont.font_type = 0x7F & *font;             // Byte    0: Font_type
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	781a      	ldrb	r2, [r3, #0]
 8012c28:	4b37      	ldr	r3, [pc, #220]	; (8012d08 <_UG_FontSelect+0x100>)
 8012c2a:	681b      	ldr	r3, [r3, #0]
 8012c2c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8012c30:	b2d2      	uxtb	r2, r2
 8012c32:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
   gui->currentFont.is_old_font = (0x80 & *font++)&&1;    // Byte    0: Bit 7 indicates old or new font type. 1=old font, 0=new font
 8012c36:	687b      	ldr	r3, [r7, #4]
 8012c38:	1c5a      	adds	r2, r3, #1
 8012c3a:	607a      	str	r2, [r7, #4]
 8012c3c:	781b      	ldrb	r3, [r3, #0]
 8012c3e:	b25b      	sxtb	r3, r3
 8012c40:	2b00      	cmp	r3, #0
 8012c42:	da01      	bge.n	8012c48 <_UG_FontSelect+0x40>
 8012c44:	2201      	movs	r2, #1
 8012c46:	e000      	b.n	8012c4a <_UG_FontSelect+0x42>
 8012c48:	2200      	movs	r2, #0
 8012c4a:	4b2f      	ldr	r3, [pc, #188]	; (8012d08 <_UG_FontSelect+0x100>)
 8012c4c:	681b      	ldr	r3, [r3, #0]
 8012c4e:	b2d2      	uxtb	r2, r2
 8012c50:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
   gui->currentFont.char_width = *font++;                 // Byte    1: Char width
 8012c54:	687b      	ldr	r3, [r7, #4]
 8012c56:	1c5a      	adds	r2, r3, #1
 8012c58:	607a      	str	r2, [r7, #4]
 8012c5a:	4a2b      	ldr	r2, [pc, #172]	; (8012d08 <_UG_FontSelect+0x100>)
 8012c5c:	6812      	ldr	r2, [r2, #0]
 8012c5e:	781b      	ldrb	r3, [r3, #0]
 8012c60:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
   gui->currentFont.char_height = *font++;                // Byte    2: Char height
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	1c5a      	adds	r2, r3, #1
 8012c68:	607a      	str	r2, [r7, #4]
 8012c6a:	4a27      	ldr	r2, [pc, #156]	; (8012d08 <_UG_FontSelect+0x100>)
 8012c6c:	6812      	ldr	r2, [r2, #0]
 8012c6e:	781b      	ldrb	r3, [r3, #0]
 8012c70:	f882 302f 	strb.w	r3, [r2, #47]	; 0x2f
   gui->currentFont.number_of_chars = ptr_8to16(font);    // Bytes 3+4: Number of chars
 8012c74:	4b24      	ldr	r3, [pc, #144]	; (8012d08 <_UG_FontSelect+0x100>)
 8012c76:	681c      	ldr	r4, [r3, #0]
 8012c78:	6878      	ldr	r0, [r7, #4]
 8012c7a:	f7ff f9b7 	bl	8011fec <ptr_8to16>
 8012c7e:	4603      	mov	r3, r0
 8012c80:	8663      	strh	r3, [r4, #50]	; 0x32
  font+=2;
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	3302      	adds	r3, #2
 8012c86:	607b      	str	r3, [r7, #4]
   gui->currentFont.number_of_offsets = ptr_8to16(font);  // Bytes 5+6: Number of offsets
 8012c88:	4b1f      	ldr	r3, [pc, #124]	; (8012d08 <_UG_FontSelect+0x100>)
 8012c8a:	681c      	ldr	r4, [r3, #0]
 8012c8c:	6878      	ldr	r0, [r7, #4]
 8012c8e:	f7ff f9ad 	bl	8011fec <ptr_8to16>
 8012c92:	4603      	mov	r3, r0
 8012c94:	86a3      	strh	r3, [r4, #52]	; 0x34
  font+=2;
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	3302      	adds	r3, #2
 8012c9a:	607b      	str	r3, [r7, #4]
   gui->currentFont.bytes_per_char = ptr_8to16(font);     // Bytes 7+8: Bytes per char
 8012c9c:	4b1a      	ldr	r3, [pc, #104]	; (8012d08 <_UG_FontSelect+0x100>)
 8012c9e:	681c      	ldr	r4, [r3, #0]
 8012ca0:	6878      	ldr	r0, [r7, #4]
 8012ca2:	f7ff f9a3 	bl	8011fec <ptr_8to16>
 8012ca6:	4603      	mov	r3, r0
 8012ca8:	8623      	strh	r3, [r4, #48]	; 0x30
  font+=2;
 8012caa:	687b      	ldr	r3, [r7, #4]
 8012cac:	3302      	adds	r3, #2
 8012cae:	607b      	str	r3, [r7, #4]
  if(*font++){                                    // Byte 9: 1=Width table present, 0=not present
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	1c5a      	adds	r2, r3, #1
 8012cb4:	607a      	str	r2, [r7, #4]
 8012cb6:	781b      	ldrb	r3, [r3, #0]
 8012cb8:	2b00      	cmp	r3, #0
 8012cba:	d00b      	beq.n	8012cd4 <_UG_FontSelect+0xcc>
     gui->currentFont.widths = font;                      // Save pointer to width table
 8012cbc:	4b12      	ldr	r3, [pc, #72]	; (8012d08 <_UG_FontSelect+0x100>)
 8012cbe:	681b      	ldr	r3, [r3, #0]
 8012cc0:	687a      	ldr	r2, [r7, #4]
 8012cc2:	639a      	str	r2, [r3, #56]	; 0x38
    font+= gui->currentFont.number_of_chars;              // Increase number of chars
 8012cc4:	4b10      	ldr	r3, [pc, #64]	; (8012d08 <_UG_FontSelect+0x100>)
 8012cc6:	681b      	ldr	r3, [r3, #0]
 8012cc8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012cca:	461a      	mov	r2, r3
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	4413      	add	r3, r2
 8012cd0:	607b      	str	r3, [r7, #4]
 8012cd2:	e003      	b.n	8012cdc <_UG_FontSelect+0xd4>
  }
  else{
     gui->currentFont.widths = NULL;                      // No width table
 8012cd4:	4b0c      	ldr	r3, [pc, #48]	; (8012d08 <_UG_FontSelect+0x100>)
 8012cd6:	681b      	ldr	r3, [r3, #0]
 8012cd8:	2200      	movs	r2, #0
 8012cda:	639a      	str	r2, [r3, #56]	; 0x38
  }
   gui->currentFont.offsets = font;                       // Save pointer to offset table
 8012cdc:	4b0a      	ldr	r3, [pc, #40]	; (8012d08 <_UG_FontSelect+0x100>)
 8012cde:	681b      	ldr	r3, [r3, #0]
 8012ce0:	687a      	ldr	r2, [r7, #4]
 8012ce2:	63da      	str	r2, [r3, #60]	; 0x3c
  font += ( gui->currentFont.number_of_offsets*2);        // Increase pointer by number of offsets*2 (2-byte values)
 8012ce4:	4b08      	ldr	r3, [pc, #32]	; (8012d08 <_UG_FontSelect+0x100>)
 8012ce6:	681b      	ldr	r3, [r3, #0]
 8012ce8:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8012cea:	005b      	lsls	r3, r3, #1
 8012cec:	461a      	mov	r2, r3
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	4413      	add	r3, r2
 8012cf2:	607b      	str	r3, [r7, #4]
   gui->currentFont.data = font;                          // Save pointer to bitmap data
 8012cf4:	4b04      	ldr	r3, [pc, #16]	; (8012d08 <_UG_FontSelect+0x100>)
 8012cf6:	681b      	ldr	r3, [r3, #0]
 8012cf8:	687a      	ldr	r2, [r7, #4]
 8012cfa:	641a      	str	r2, [r3, #64]	; 0x40
 8012cfc:	e000      	b.n	8012d00 <_UG_FontSelect+0xf8>
    return;
 8012cfe:	bf00      	nop
}
 8012d00:	370c      	adds	r7, #12
 8012d02:	46bd      	mov	sp, r7
 8012d04:	bd90      	pop	{r4, r7, pc}
 8012d06:	bf00      	nop
 8012d08:	200020f8 	.word	0x200020f8

08012d0c <_UG_PutChar>:

UG_S16 _UG_PutChar( UG_CHAR chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc)
{
 8012d0c:	b5b0      	push	{r4, r5, r7, lr}
 8012d0e:	b08c      	sub	sp, #48	; 0x30
 8012d10:	af00      	add	r7, sp, #0
 8012d12:	4604      	mov	r4, r0
 8012d14:	4608      	mov	r0, r1
 8012d16:	4611      	mov	r1, r2
 8012d18:	461a      	mov	r2, r3
 8012d1a:	4623      	mov	r3, r4
 8012d1c:	80fb      	strh	r3, [r7, #6]
 8012d1e:	4603      	mov	r3, r0
 8012d20:	80bb      	strh	r3, [r7, #4]
 8012d22:	460b      	mov	r3, r1
 8012d24:	807b      	strh	r3, [r7, #2]
 8012d26:	4613      	mov	r3, r2
 8012d28:	803b      	strh	r3, [r7, #0]
   UG_U16 x0=0,y0=0,i,j,k,bn,fpixels=0,bpixels=0;
 8012d2a:	2300      	movs	r3, #0
 8012d2c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8012d2e:	2300      	movs	r3, #0
 8012d30:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8012d32:	2300      	movs	r3, #0
 8012d34:	847b      	strh	r3, [r7, #34]	; 0x22
 8012d36:	2300      	movs	r3, #0
 8012d38:	843b      	strh	r3, [r7, #32]
   UG_S16 c;
   UG_U8 b,trans=gui->transparent_font,driver=(gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED);
 8012d3a:	4b8c      	ldr	r3, [pc, #560]	; (8012f6c <_UG_PutChar+0x260>)
 8012d3c:	681b      	ldr	r3, [r3, #0]
 8012d3e:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8012d42:	75fb      	strb	r3, [r7, #23]
 8012d44:	4b89      	ldr	r3, [pc, #548]	; (8012f6c <_UG_PutChar+0x260>)
 8012d46:	681b      	ldr	r3, [r3, #0]
 8012d48:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8012d4c:	f003 0302 	and.w	r3, r3, #2
 8012d50:	75bb      	strb	r3, [r7, #22]
   const UG_U8 * data;                              // Pointer to current char bitmap
   UG_COLOR color;
   void(*push_pixels)(UG_SIZE, UG_COLOR) = NULL;
 8012d52:	2300      	movs	r3, #0
 8012d54:	61bb      	str	r3, [r7, #24]

   UG_S16 actual_char_width = _UG_GetCharData(chr, &data);
 8012d56:	f107 0208 	add.w	r2, r7, #8
 8012d5a:	88fb      	ldrh	r3, [r7, #6]
 8012d5c:	4611      	mov	r1, r2
 8012d5e:	4618      	mov	r0, r3
 8012d60:	f7ff fe06 	bl	8012970 <_UG_GetCharData>
 8012d64:	4603      	mov	r3, r0
 8012d66:	82bb      	strh	r3, [r7, #20]
   if(actual_char_width==-1)
 8012d68:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8012d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d70:	d102      	bne.n	8012d78 <_UG_PutChar+0x6c>
        return -1;                                     // Char not presnt in the font
 8012d72:	f04f 33ff 	mov.w	r3, #4294967295
 8012d76:	e226      	b.n	80131c6 <_UG_PutChar+0x4ba>

   bn =  gui->currentFont.char_width;
 8012d78:	4b7c      	ldr	r3, [pc, #496]	; (8012f6c <_UG_PutChar+0x260>)
 8012d7a:	681b      	ldr	r3, [r3, #0]
 8012d7c:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8012d80:	84bb      	strh	r3, [r7, #36]	; 0x24
   if ( !bn ){
 8012d82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d101      	bne.n	8012d8c <_UG_PutChar+0x80>
     return 0;
 8012d88:	2300      	movs	r3, #0
 8012d8a:	e21c      	b.n	80131c6 <_UG_PutChar+0x4ba>
   }
   bn >>= 3;
 8012d8c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012d8e:	08db      	lsrs	r3, r3, #3
 8012d90:	84bb      	strh	r3, [r7, #36]	; 0x24
   if (  gui->currentFont.char_width % 8 ) bn++;
 8012d92:	4b76      	ldr	r3, [pc, #472]	; (8012f6c <_UG_PutChar+0x260>)
 8012d94:	681b      	ldr	r3, [r3, #0]
 8012d96:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8012d9a:	f003 0307 	and.w	r3, r3, #7
 8012d9e:	b2db      	uxtb	r3, r3
 8012da0:	2b00      	cmp	r3, #0
 8012da2:	d002      	beq.n	8012daa <_UG_PutChar+0x9e>
 8012da4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012da6:	3301      	adds	r3, #1
 8012da8:	84bb      	strh	r3, [r7, #36]	; 0x24

   /* Is hardware acceleration available? */
   if (driver)
 8012daa:	7dbb      	ldrb	r3, [r7, #22]
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	d01d      	beq.n	8012dec <_UG_PutChar+0xe0>
   {
     push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+ gui->currentFont.char_height-1);
 8012db0:	4b6e      	ldr	r3, [pc, #440]	; (8012f6c <_UG_PutChar+0x260>)
 8012db2:	681b      	ldr	r3, [r3, #0]
 8012db4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012db6:	461d      	mov	r5, r3
 8012db8:	88ba      	ldrh	r2, [r7, #4]
 8012dba:	8abb      	ldrh	r3, [r7, #20]
 8012dbc:	4413      	add	r3, r2
 8012dbe:	b29b      	uxth	r3, r3
 8012dc0:	3b01      	subs	r3, #1
 8012dc2:	b29b      	uxth	r3, r3
 8012dc4:	b21c      	sxth	r4, r3
 8012dc6:	4b69      	ldr	r3, [pc, #420]	; (8012f6c <_UG_PutChar+0x260>)
 8012dc8:	681b      	ldr	r3, [r3, #0]
 8012dca:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012dce:	b29a      	uxth	r2, r3
 8012dd0:	887b      	ldrh	r3, [r7, #2]
 8012dd2:	4413      	add	r3, r2
 8012dd4:	b29b      	uxth	r3, r3
 8012dd6:	3b01      	subs	r3, #1
 8012dd8:	b29b      	uxth	r3, r3
 8012dda:	b21b      	sxth	r3, r3
 8012ddc:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8012de0:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8012de4:	4622      	mov	r2, r4
 8012de6:	47a8      	blx	r5
 8012de8:	4603      	mov	r3, r0
 8012dea:	61bb      	str	r3, [r7, #24]
   }

   if ( gui->currentFont.font_type == FONT_TYPE_1BPP)
 8012dec:	4b5f      	ldr	r3, [pc, #380]	; (8012f6c <_UG_PutChar+0x260>)
 8012dee:	681b      	ldr	r3, [r3, #0]
 8012df0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	f040 8172 	bne.w	80130de <_UG_PutChar+0x3d2>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 8012dfa:	2300      	movs	r3, #0
 8012dfc:	853b      	strh	r3, [r7, #40]	; 0x28
 8012dfe:	e0ec      	b.n	8012fda <_UG_PutChar+0x2ce>
     {
       c=0;
 8012e00:	2300      	movs	r3, #0
 8012e02:	83fb      	strh	r3, [r7, #30]
       for( i=0;i<bn;i++ )
 8012e04:	2300      	movs	r3, #0
 8012e06:	857b      	strh	r3, [r7, #42]	; 0x2a
 8012e08:	e0df      	b.n	8012fca <_UG_PutChar+0x2be>
       {
         b = *data++;
 8012e0a:	68bb      	ldr	r3, [r7, #8]
 8012e0c:	1c5a      	adds	r2, r3, #1
 8012e0e:	60ba      	str	r2, [r7, #8]
 8012e10:	781b      	ldrb	r3, [r3, #0]
 8012e12:	777b      	strb	r3, [r7, #29]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 8012e14:	2300      	movs	r3, #0
 8012e16:	84fb      	strh	r3, [r7, #38]	; 0x26
 8012e18:	e0ca      	b.n	8012fb0 <_UG_PutChar+0x2a4>
         {
           if(b & 0x01 )                    // Foreground pixel detected
 8012e1a:	7f7b      	ldrb	r3, [r7, #29]
 8012e1c:	f003 0301 	and.w	r3, r3, #1
 8012e20:	2b00      	cmp	r3, #0
 8012e22:	d033      	beq.n	8012e8c <_UG_PutChar+0x180>
           {
             if(driver)
 8012e24:	7dbb      	ldrb	r3, [r7, #22]
 8012e26:	2b00      	cmp	r3, #0
 8012e28:	d01f      	beq.n	8012e6a <_UG_PutChar+0x15e>
             {                              // Accelerated output
               if(bpixels && !trans)        // Draw accumulated background pixels, only if transparent mode disabled
 8012e2a:	8c3b      	ldrh	r3, [r7, #32]
 8012e2c:	2b00      	cmp	r3, #0
 8012e2e:	d00a      	beq.n	8012e46 <_UG_PutChar+0x13a>
 8012e30:	7dfb      	ldrb	r3, [r7, #23]
 8012e32:	2b00      	cmp	r3, #0
 8012e34:	d107      	bne.n	8012e46 <_UG_PutChar+0x13a>
               {
                 push_pixels(bpixels,bc);   // Drawing accumulated pixels removes a lot of overhead, drawing speed is at least 3x faster
 8012e36:	8c3a      	ldrh	r2, [r7, #32]
 8012e38:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8012e3c:	69bb      	ldr	r3, [r7, #24]
 8012e3e:	4610      	mov	r0, r2
 8012e40:	4798      	blx	r3
                 bpixels=0;
 8012e42:	2300      	movs	r3, #0
 8012e44:	843b      	strh	r3, [r7, #32]
               }
               if(!fpixels && trans)        // Store first foreground pixel position for transparent drawing
 8012e46:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012e48:	2b00      	cmp	r3, #0
 8012e4a:	d10a      	bne.n	8012e62 <_UG_PutChar+0x156>
 8012e4c:	7dfb      	ldrb	r3, [r7, #23]
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	d007      	beq.n	8012e62 <_UG_PutChar+0x156>
               {
                 x0=x+c;
 8012e52:	88ba      	ldrh	r2, [r7, #4]
 8012e54:	8bfb      	ldrh	r3, [r7, #30]
 8012e56:	4413      	add	r3, r2
 8012e58:	85fb      	strh	r3, [r7, #46]	; 0x2e
                 y0=y+j;
 8012e5a:	887a      	ldrh	r2, [r7, #2]
 8012e5c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8012e5e:	4413      	add	r3, r2
 8012e60:	85bb      	strh	r3, [r7, #44]	; 0x2c
               }
               fpixels++;                   // Instead writing every pixel, count consecutive pixels, then send accumulated pixels in a single transaction
 8012e62:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012e64:	3301      	adds	r3, #1
 8012e66:	847b      	strh	r3, [r7, #34]	; 0x22
 8012e68:	e096      	b.n	8012f98 <_UG_PutChar+0x28c>
             }
             else
             {                              // Not accelerated output
               gui->device->pset(x+c,y+j,fc);
 8012e6a:	4b40      	ldr	r3, [pc, #256]	; (8012f6c <_UG_PutChar+0x260>)
 8012e6c:	681b      	ldr	r3, [r3, #0]
 8012e6e:	681b      	ldr	r3, [r3, #0]
 8012e70:	685b      	ldr	r3, [r3, #4]
 8012e72:	88b9      	ldrh	r1, [r7, #4]
 8012e74:	8bfa      	ldrh	r2, [r7, #30]
 8012e76:	440a      	add	r2, r1
 8012e78:	b292      	uxth	r2, r2
 8012e7a:	b210      	sxth	r0, r2
 8012e7c:	8879      	ldrh	r1, [r7, #2]
 8012e7e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8012e80:	440a      	add	r2, r1
 8012e82:	b292      	uxth	r2, r2
 8012e84:	b211      	sxth	r1, r2
 8012e86:	883a      	ldrh	r2, [r7, #0]
 8012e88:	4798      	blx	r3
 8012e8a:	e085      	b.n	8012f98 <_UG_PutChar+0x28c>
             }
           }
           else                             // Background pixel detected
           {
             if(driver)
 8012e8c:	7dbb      	ldrb	r3, [r7, #22]
 8012e8e:	2b00      	cmp	r3, #0
 8012e90:	d06e      	beq.n	8012f70 <_UG_PutChar+0x264>
             {                              // Accelerated output
               if(fpixels)                  // Draw accumulated foreground pixels
 8012e92:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012e94:	2b00      	cmp	r3, #0
 8012e96:	d064      	beq.n	8012f62 <_UG_PutChar+0x256>
               {
                 if(!trans)                 // In transparent mode, we don't need to address pixel areas, so just keep pushing pixels
 8012e98:	7dfb      	ldrb	r3, [r7, #23]
 8012e9a:	2b00      	cmp	r3, #0
 8012e9c:	d15e      	bne.n	8012f5c <_UG_PutChar+0x250>
                 {
                   push_pixels(fpixels,fc);
 8012e9e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8012ea0:	8839      	ldrh	r1, [r7, #0]
 8012ea2:	69bb      	ldr	r3, [r7, #24]
 8012ea4:	4610      	mov	r0, r2
 8012ea6:	4798      	blx	r3
                   fpixels=0;
 8012ea8:	2300      	movs	r3, #0
 8012eaa:	847b      	strh	r3, [r7, #34]	; 0x22
 8012eac:	e059      	b.n	8012f62 <_UG_PutChar+0x256>
                 }
                 else{                                // In transparent mode, drawing needs to be broken in smaller parts, avoiding the background areas
                   while(fpixels)
                   {
                     UG_U16 width = (x+actual_char_width)-x0;         // Detect available pixels in the current row from current x position
 8012eae:	88ba      	ldrh	r2, [r7, #4]
 8012eb0:	8abb      	ldrh	r3, [r7, #20]
 8012eb2:	4413      	add	r3, r2
 8012eb4:	b29a      	uxth	r2, r3
 8012eb6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8012eb8:	1ad3      	subs	r3, r2, r3
 8012eba:	81fb      	strh	r3, [r7, #14]
                     if(x0==x || fpixels<width)                       // If pixel draw count is lower than available pixels, or drawing at start of the row, drawn as-is
 8012ebc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8012ebe:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8012ec2:	429a      	cmp	r2, r3
 8012ec4:	d003      	beq.n	8012ece <_UG_PutChar+0x1c2>
 8012ec6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8012ec8:	89fb      	ldrh	r3, [r7, #14]
 8012eca:	429a      	cmp	r2, r3
 8012ecc:	d224      	bcs.n	8012f18 <_UG_PutChar+0x20c>
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 8012ece:	4b27      	ldr	r3, [pc, #156]	; (8012f6c <_UG_PutChar+0x260>)
 8012ed0:	681b      	ldr	r3, [r3, #0]
 8012ed2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012ed4:	461d      	mov	r5, r3
 8012ed6:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 8012eda:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 8012ede:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8012ee0:	89fb      	ldrh	r3, [r7, #14]
 8012ee2:	4413      	add	r3, r2
 8012ee4:	b29b      	uxth	r3, r3
 8012ee6:	3b01      	subs	r3, #1
 8012ee8:	b29b      	uxth	r3, r3
 8012eea:	b21c      	sxth	r4, r3
 8012eec:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8012eee:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8012ef2:	fb92 f3f3 	sdiv	r3, r2, r3
 8012ef6:	b29a      	uxth	r2, r3
 8012ef8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8012efa:	4413      	add	r3, r2
 8012efc:	b29b      	uxth	r3, r3
 8012efe:	b21b      	sxth	r3, r3
 8012f00:	4622      	mov	r2, r4
 8012f02:	47a8      	blx	r5
 8012f04:	4603      	mov	r3, r0
 8012f06:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 8012f08:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8012f0a:	8839      	ldrh	r1, [r7, #0]
 8012f0c:	69bb      	ldr	r3, [r7, #24]
 8012f0e:	4610      	mov	r0, r2
 8012f10:	4798      	blx	r3
                       fpixels=0;
 8012f12:	2300      	movs	r3, #0
 8012f14:	847b      	strh	r3, [r7, #34]	; 0x22
 8012f16:	e021      	b.n	8012f5c <_UG_PutChar+0x250>
                     }
                     else                                             // If  pixel draw count is higher than available pixels, there's at least second line, drawn this row first
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 8012f18:	4b14      	ldr	r3, [pc, #80]	; (8012f6c <_UG_PutChar+0x260>)
 8012f1a:	681b      	ldr	r3, [r3, #0]
 8012f1c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012f1e:	461c      	mov	r4, r3
 8012f20:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 8012f24:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 8012f28:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8012f2a:	89fb      	ldrh	r3, [r7, #14]
 8012f2c:	4413      	add	r3, r2
 8012f2e:	b29b      	uxth	r3, r3
 8012f30:	3b01      	subs	r3, #1
 8012f32:	b29b      	uxth	r3, r3
 8012f34:	b21a      	sxth	r2, r3
 8012f36:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8012f3a:	47a0      	blx	r4
 8012f3c:	4603      	mov	r3, r0
 8012f3e:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 8012f40:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8012f42:	8839      	ldrh	r1, [r7, #0]
 8012f44:	69bb      	ldr	r3, [r7, #24]
 8012f46:	4610      	mov	r0, r2
 8012f48:	4798      	blx	r3
                       fpixels -= width;
 8012f4a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8012f4c:	89fb      	ldrh	r3, [r7, #14]
 8012f4e:	1ad3      	subs	r3, r2, r3
 8012f50:	847b      	strh	r3, [r7, #34]	; 0x22
                       x0=x;
 8012f52:	88bb      	ldrh	r3, [r7, #4]
 8012f54:	85fb      	strh	r3, [r7, #46]	; 0x2e
                       y0++;
 8012f56:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8012f58:	3301      	adds	r3, #1
 8012f5a:	85bb      	strh	r3, [r7, #44]	; 0x2c
                   while(fpixels)
 8012f5c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	d1a5      	bne.n	8012eae <_UG_PutChar+0x1a2>
                     }
                   }
                 }
               }
               bpixels++;
 8012f62:	8c3b      	ldrh	r3, [r7, #32]
 8012f64:	3301      	adds	r3, #1
 8012f66:	843b      	strh	r3, [r7, #32]
 8012f68:	e016      	b.n	8012f98 <_UG_PutChar+0x28c>
 8012f6a:	bf00      	nop
 8012f6c:	200020f8 	.word	0x200020f8
             }
             else if(!trans)                           // Not accelerated output
 8012f70:	7dfb      	ldrb	r3, [r7, #23]
 8012f72:	2b00      	cmp	r3, #0
 8012f74:	d110      	bne.n	8012f98 <_UG_PutChar+0x28c>
             {
               gui->device->pset(x+c,y+j,bc);
 8012f76:	4b96      	ldr	r3, [pc, #600]	; (80131d0 <_UG_PutChar+0x4c4>)
 8012f78:	681b      	ldr	r3, [r3, #0]
 8012f7a:	681b      	ldr	r3, [r3, #0]
 8012f7c:	685b      	ldr	r3, [r3, #4]
 8012f7e:	88b9      	ldrh	r1, [r7, #4]
 8012f80:	8bfa      	ldrh	r2, [r7, #30]
 8012f82:	440a      	add	r2, r1
 8012f84:	b292      	uxth	r2, r2
 8012f86:	b210      	sxth	r0, r2
 8012f88:	8879      	ldrh	r1, [r7, #2]
 8012f8a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8012f8c:	440a      	add	r2, r1
 8012f8e:	b292      	uxth	r2, r2
 8012f90:	b211      	sxth	r1, r2
 8012f92:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8012f96:	4798      	blx	r3
             }
           }
           b >>= 1;
 8012f98:	7f7b      	ldrb	r3, [r7, #29]
 8012f9a:	085b      	lsrs	r3, r3, #1
 8012f9c:	777b      	strb	r3, [r7, #29]
           c++;
 8012f9e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8012fa2:	b29b      	uxth	r3, r3
 8012fa4:	3301      	adds	r3, #1
 8012fa6:	b29b      	uxth	r3, r3
 8012fa8:	83fb      	strh	r3, [r7, #30]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 8012faa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012fac:	3301      	adds	r3, #1
 8012fae:	84fb      	strh	r3, [r7, #38]	; 0x26
 8012fb0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012fb2:	2b07      	cmp	r3, #7
 8012fb4:	d806      	bhi.n	8012fc4 <_UG_PutChar+0x2b8>
 8012fb6:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8012fba:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8012fbe:	429a      	cmp	r2, r3
 8012fc0:	f6ff af2b 	blt.w	8012e1a <_UG_PutChar+0x10e>
       for( i=0;i<bn;i++ )
 8012fc4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8012fc6:	3301      	adds	r3, #1
 8012fc8:	857b      	strh	r3, [r7, #42]	; 0x2a
 8012fca:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8012fcc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012fce:	429a      	cmp	r2, r3
 8012fd0:	f4ff af1b 	bcc.w	8012e0a <_UG_PutChar+0xfe>
     for( j=0;j< gui->currentFont.char_height;j++ )
 8012fd4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8012fd6:	3301      	adds	r3, #1
 8012fd8:	853b      	strh	r3, [r7, #40]	; 0x28
 8012fda:	4b7d      	ldr	r3, [pc, #500]	; (80131d0 <_UG_PutChar+0x4c4>)
 8012fdc:	681b      	ldr	r3, [r3, #0]
 8012fde:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012fe2:	b29b      	uxth	r3, r3
 8012fe4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8012fe6:	429a      	cmp	r2, r3
 8012fe8:	f4ff af0a 	bcc.w	8012e00 <_UG_PutChar+0xf4>
        }
       }
     }
     if(driver){                                            // After finishing, ensure there're no remaining pixels left, make another pass
 8012fec:	7dbb      	ldrb	r3, [r7, #22]
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	f000 80e7 	beq.w	80131c2 <_UG_PutChar+0x4b6>
       if(bpixels && !trans)
 8012ff4:	8c3b      	ldrh	r3, [r7, #32]
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	d009      	beq.n	801300e <_UG_PutChar+0x302>
 8012ffa:	7dfb      	ldrb	r3, [r7, #23]
 8012ffc:	2b00      	cmp	r3, #0
 8012ffe:	d106      	bne.n	801300e <_UG_PutChar+0x302>
       {
         push_pixels(bpixels,bc);
 8013000:	8c3a      	ldrh	r2, [r7, #32]
 8013002:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8013006:	69bb      	ldr	r3, [r7, #24]
 8013008:	4610      	mov	r0, r2
 801300a:	4798      	blx	r3
 801300c:	e0d9      	b.n	80131c2 <_UG_PutChar+0x4b6>
       }
       else if(fpixels)
 801300e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013010:	2b00      	cmp	r3, #0
 8013012:	f000 80d6 	beq.w	80131c2 <_UG_PutChar+0x4b6>
       {
         if(!trans)
 8013016:	7dfb      	ldrb	r3, [r7, #23]
 8013018:	2b00      	cmp	r3, #0
 801301a:	d15c      	bne.n	80130d6 <_UG_PutChar+0x3ca>
         {
           push_pixels(fpixels,fc);
 801301c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801301e:	8839      	ldrh	r1, [r7, #0]
 8013020:	69bb      	ldr	r3, [r7, #24]
 8013022:	4610      	mov	r0, r2
 8013024:	4798      	blx	r3
 8013026:	e0cc      	b.n	80131c2 <_UG_PutChar+0x4b6>
         }
         else
         {
           while(fpixels)
           {
             UG_U16 width = (x+actual_char_width)-x0;
 8013028:	88ba      	ldrh	r2, [r7, #4]
 801302a:	8abb      	ldrh	r3, [r7, #20]
 801302c:	4413      	add	r3, r2
 801302e:	b29a      	uxth	r2, r3
 8013030:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8013032:	1ad3      	subs	r3, r2, r3
 8013034:	823b      	strh	r3, [r7, #16]
             if(x0==x || fpixels<width)
 8013036:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8013038:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 801303c:	429a      	cmp	r2, r3
 801303e:	d003      	beq.n	8013048 <_UG_PutChar+0x33c>
 8013040:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8013042:	8a3b      	ldrh	r3, [r7, #16]
 8013044:	429a      	cmp	r2, r3
 8013046:	d224      	bcs.n	8013092 <_UG_PutChar+0x386>
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 8013048:	4b61      	ldr	r3, [pc, #388]	; (80131d0 <_UG_PutChar+0x4c4>)
 801304a:	681b      	ldr	r3, [r3, #0]
 801304c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801304e:	461d      	mov	r5, r3
 8013050:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 8013054:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 8013058:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801305a:	8a3b      	ldrh	r3, [r7, #16]
 801305c:	4413      	add	r3, r2
 801305e:	b29b      	uxth	r3, r3
 8013060:	3b01      	subs	r3, #1
 8013062:	b29b      	uxth	r3, r3
 8013064:	b21c      	sxth	r4, r3
 8013066:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8013068:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801306c:	fb92 f3f3 	sdiv	r3, r2, r3
 8013070:	b29a      	uxth	r2, r3
 8013072:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8013074:	4413      	add	r3, r2
 8013076:	b29b      	uxth	r3, r3
 8013078:	b21b      	sxth	r3, r3
 801307a:	4622      	mov	r2, r4
 801307c:	47a8      	blx	r5
 801307e:	4603      	mov	r3, r0
 8013080:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 8013082:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8013084:	8839      	ldrh	r1, [r7, #0]
 8013086:	69bb      	ldr	r3, [r7, #24]
 8013088:	4610      	mov	r0, r2
 801308a:	4798      	blx	r3
               fpixels=0;
 801308c:	2300      	movs	r3, #0
 801308e:	847b      	strh	r3, [r7, #34]	; 0x22
 8013090:	e021      	b.n	80130d6 <_UG_PutChar+0x3ca>
             }
             else
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 8013092:	4b4f      	ldr	r3, [pc, #316]	; (80131d0 <_UG_PutChar+0x4c4>)
 8013094:	681b      	ldr	r3, [r3, #0]
 8013096:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8013098:	461c      	mov	r4, r3
 801309a:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 801309e:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 80130a2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80130a4:	8a3b      	ldrh	r3, [r7, #16]
 80130a6:	4413      	add	r3, r2
 80130a8:	b29b      	uxth	r3, r3
 80130aa:	3b01      	subs	r3, #1
 80130ac:	b29b      	uxth	r3, r3
 80130ae:	b21a      	sxth	r2, r3
 80130b0:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80130b4:	47a0      	blx	r4
 80130b6:	4603      	mov	r3, r0
 80130b8:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 80130ba:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80130bc:	8839      	ldrh	r1, [r7, #0]
 80130be:	69bb      	ldr	r3, [r7, #24]
 80130c0:	4610      	mov	r0, r2
 80130c2:	4798      	blx	r3
               fpixels -= width;
 80130c4:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80130c6:	8a3b      	ldrh	r3, [r7, #16]
 80130c8:	1ad3      	subs	r3, r2, r3
 80130ca:	847b      	strh	r3, [r7, #34]	; 0x22
               x0=x;
 80130cc:	88bb      	ldrh	r3, [r7, #4]
 80130ce:	85fb      	strh	r3, [r7, #46]	; 0x2e
               y0++;
 80130d0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80130d2:	3301      	adds	r3, #1
 80130d4:	85bb      	strh	r3, [r7, #44]	; 0x2c
           while(fpixels)
 80130d6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80130d8:	2b00      	cmp	r3, #0
 80130da:	d1a5      	bne.n	8013028 <_UG_PutChar+0x31c>
 80130dc:	e071      	b.n	80131c2 <_UG_PutChar+0x4b6>
         }
       }
     }
   }
   #if defined(UGUI_USE_COLOR_RGB888) || defined(UGUI_USE_COLOR_RGB565)
   else if ( gui->currentFont.font_type == FONT_TYPE_8BPP)
 80130de:	4b3c      	ldr	r3, [pc, #240]	; (80131d0 <_UG_PutChar+0x4c4>)
 80130e0:	681b      	ldr	r3, [r3, #0]
 80130e2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80130e6:	2b01      	cmp	r3, #1
 80130e8:	d16b      	bne.n	80131c2 <_UG_PutChar+0x4b6>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 80130ea:	2300      	movs	r3, #0
 80130ec:	853b      	strh	r3, [r7, #40]	; 0x28
 80130ee:	e060      	b.n	80131b2 <_UG_PutChar+0x4a6>
     {
       for( i=0;i<actual_char_width;i++ )
 80130f0:	2300      	movs	r3, #0
 80130f2:	857b      	strh	r3, [r7, #42]	; 0x2a
 80130f4:	e04a      	b.n	801318c <_UG_PutChar+0x480>
       {
         b = *data++;
 80130f6:	68bb      	ldr	r3, [r7, #8]
 80130f8:	1c5a      	adds	r2, r3, #1
 80130fa:	60ba      	str	r2, [r7, #8]
 80130fc:	781b      	ldrb	r3, [r3, #0]
 80130fe:	777b      	strb	r3, [r7, #29]
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 8013100:	883b      	ldrh	r3, [r7, #0]
 8013102:	b2db      	uxtb	r3, r3
 8013104:	7f7a      	ldrb	r2, [r7, #29]
 8013106:	fb03 f202 	mul.w	r2, r3, r2
 801310a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801310e:	b2db      	uxtb	r3, r3
 8013110:	7f79      	ldrb	r1, [r7, #29]
 8013112:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 8013116:	fb01 f303 	mul.w	r3, r1, r3
 801311a:	4413      	add	r3, r2
 801311c:	121b      	asrs	r3, r3, #8
 801311e:	b21b      	sxth	r3, r3
 8013120:	b2db      	uxtb	r3, r3
 8013122:	b21a      	sxth	r2, r3
                 ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     //Green component
 8013124:	883b      	ldrh	r3, [r7, #0]
 8013126:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 801312a:	7f79      	ldrb	r1, [r7, #29]
 801312c:	fb03 f101 	mul.w	r1, r3, r1
 8013130:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8013134:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8013138:	7f78      	ldrb	r0, [r7, #29]
 801313a:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 801313e:	fb00 f303 	mul.w	r3, r0, r3
 8013142:	440b      	add	r3, r1
 8013144:	121b      	asrs	r3, r3, #8
 8013146:	b21b      	sxth	r3, r3
 8013148:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 801314c:	b21b      	sxth	r3, r3
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 801314e:	4313      	orrs	r3, r2
 8013150:	b21b      	sxth	r3, r3
 8013152:	827b      	strh	r3, [r7, #18]
                 ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); //Red component
         if(driver)
 8013154:	7dbb      	ldrb	r3, [r7, #22]
 8013156:	2b00      	cmp	r3, #0
 8013158:	d005      	beq.n	8013166 <_UG_PutChar+0x45a>
         {
           push_pixels(1,color);                                                          // Accelerated output
 801315a:	8a7a      	ldrh	r2, [r7, #18]
 801315c:	69bb      	ldr	r3, [r7, #24]
 801315e:	4611      	mov	r1, r2
 8013160:	2001      	movs	r0, #1
 8013162:	4798      	blx	r3
 8013164:	e00f      	b.n	8013186 <_UG_PutChar+0x47a>
         }
         else
         {
           gui->device->pset(x+i,y+j,color);                                                // Not accelerated output
 8013166:	4b1a      	ldr	r3, [pc, #104]	; (80131d0 <_UG_PutChar+0x4c4>)
 8013168:	681b      	ldr	r3, [r3, #0]
 801316a:	681b      	ldr	r3, [r3, #0]
 801316c:	685b      	ldr	r3, [r3, #4]
 801316e:	88b9      	ldrh	r1, [r7, #4]
 8013170:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8013172:	440a      	add	r2, r1
 8013174:	b292      	uxth	r2, r2
 8013176:	b210      	sxth	r0, r2
 8013178:	8879      	ldrh	r1, [r7, #2]
 801317a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 801317c:	440a      	add	r2, r1
 801317e:	b292      	uxth	r2, r2
 8013180:	b211      	sxth	r1, r2
 8013182:	8a7a      	ldrh	r2, [r7, #18]
 8013184:	4798      	blx	r3
       for( i=0;i<actual_char_width;i++ )
 8013186:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8013188:	3301      	adds	r3, #1
 801318a:	857b      	strh	r3, [r7, #42]	; 0x2a
 801318c:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 801318e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8013192:	429a      	cmp	r2, r3
 8013194:	dbaf      	blt.n	80130f6 <_UG_PutChar+0x3ea>
         }
       }
       data +=  gui->currentFont.char_width - actual_char_width;
 8013196:	68bb      	ldr	r3, [r7, #8]
 8013198:	4a0d      	ldr	r2, [pc, #52]	; (80131d0 <_UG_PutChar+0x4c4>)
 801319a:	6812      	ldr	r2, [r2, #0]
 801319c:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 80131a0:	4611      	mov	r1, r2
 80131a2:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80131a6:	1a8a      	subs	r2, r1, r2
 80131a8:	4413      	add	r3, r2
 80131aa:	60bb      	str	r3, [r7, #8]
     for( j=0;j< gui->currentFont.char_height;j++ )
 80131ac:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80131ae:	3301      	adds	r3, #1
 80131b0:	853b      	strh	r3, [r7, #40]	; 0x28
 80131b2:	4b07      	ldr	r3, [pc, #28]	; (80131d0 <_UG_PutChar+0x4c4>)
 80131b4:	681b      	ldr	r3, [r3, #0]
 80131b6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80131ba:	b29b      	uxth	r3, r3
 80131bc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80131be:	429a      	cmp	r2, r3
 80131c0:	d396      	bcc.n	80130f0 <_UG_PutChar+0x3e4>
     }
   }
   #endif
   return (actual_char_width);
 80131c2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 80131c6:	4618      	mov	r0, r3
 80131c8:	3730      	adds	r7, #48	; 0x30
 80131ca:	46bd      	mov	sp, r7
 80131cc:	bdb0      	pop	{r4, r5, r7, pc}
 80131ce:	bf00      	nop
 80131d0:	200020f8 	.word	0x200020f8

080131d4 <_UG_ProcessTouchData>:

#ifdef UGUI_USE_TOUCH
static void _UG_ProcessTouchData( UG_WINDOW* wnd )
{
 80131d4:	b480      	push	{r7}
 80131d6:	b089      	sub	sp, #36	; 0x24
 80131d8:	af00      	add	r7, sp, #0
 80131da:	6078      	str	r0, [r7, #4]
   UG_OBJECT* obj;
   UG_U8 objstate;
   UG_U8 objtouch;
   UG_U8 tchstate;

   xp = gui->touch.xp;
 80131dc:	4b57      	ldr	r3, [pc, #348]	; (801333c <_UG_ProcessTouchData+0x168>)
 80131de:	681b      	ldr	r3, [r3, #0]
 80131e0:	88db      	ldrh	r3, [r3, #6]
 80131e2:	837b      	strh	r3, [r7, #26]
   yp = gui->touch.yp;
 80131e4:	4b55      	ldr	r3, [pc, #340]	; (801333c <_UG_ProcessTouchData+0x168>)
 80131e6:	681b      	ldr	r3, [r3, #0]
 80131e8:	891b      	ldrh	r3, [r3, #8]
 80131ea:	833b      	strh	r3, [r7, #24]
   tchstate = gui->touch.state;
 80131ec:	4b53      	ldr	r3, [pc, #332]	; (801333c <_UG_ProcessTouchData+0x168>)
 80131ee:	681b      	ldr	r3, [r3, #0]
 80131f0:	791b      	ldrb	r3, [r3, #4]
 80131f2:	75fb      	strb	r3, [r7, #23]

   objcnt = wnd->objcnt;
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	781b      	ldrb	r3, [r3, #0]
 80131f8:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 80131fa:	2300      	movs	r3, #0
 80131fc:	83fb      	strh	r3, [r7, #30]
 80131fe:	e090      	b.n	8013322 <_UG_ProcessTouchData+0x14e>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	685a      	ldr	r2, [r3, #4]
 8013204:	8bfb      	ldrh	r3, [r7, #30]
 8013206:	015b      	lsls	r3, r3, #5
 8013208:	4413      	add	r3, r2
 801320a:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 801320c:	693b      	ldr	r3, [r7, #16]
 801320e:	781b      	ldrb	r3, [r3, #0]
 8013210:	73fb      	strb	r3, [r7, #15]
      objtouch = obj->touch_state;
 8013212:	693b      	ldr	r3, [r7, #16]
 8013214:	785b      	ldrb	r3, [r3, #1]
 8013216:	777b      	strb	r3, [r7, #29]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) && (objstate & OBJ_STATE_VISIBLE) && !(objstate & OBJ_STATE_REDRAW))
 8013218:	7bfb      	ldrb	r3, [r7, #15]
 801321a:	f003 0301 	and.w	r3, r3, #1
 801321e:	2b00      	cmp	r3, #0
 8013220:	d179      	bne.n	8013316 <_UG_ProcessTouchData+0x142>
 8013222:	7bfb      	ldrb	r3, [r7, #15]
 8013224:	f003 0302 	and.w	r3, r3, #2
 8013228:	2b00      	cmp	r3, #0
 801322a:	d074      	beq.n	8013316 <_UG_ProcessTouchData+0x142>
 801322c:	7bfb      	ldrb	r3, [r7, #15]
 801322e:	f003 0308 	and.w	r3, r3, #8
 8013232:	2b00      	cmp	r3, #0
 8013234:	d06f      	beq.n	8013316 <_UG_ProcessTouchData+0x142>
 8013236:	7bfb      	ldrb	r3, [r7, #15]
 8013238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801323c:	2b00      	cmp	r3, #0
 801323e:	d16a      	bne.n	8013316 <_UG_ProcessTouchData+0x142>
      {
         /* Process touch data */
         if ( (tchstate) && xp != -1 )
 8013240:	7dfb      	ldrb	r3, [r7, #23]
 8013242:	2b00      	cmp	r3, #0
 8013244:	d047      	beq.n	80132d6 <_UG_ProcessTouchData+0x102>
 8013246:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 801324a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801324e:	d042      	beq.n	80132d6 <_UG_ProcessTouchData+0x102>
         {
            if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 8013250:	7f7b      	ldrb	r3, [r7, #29]
 8013252:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013256:	2b00      	cmp	r3, #0
 8013258:	d107      	bne.n	801326a <_UG_ProcessTouchData+0x96>
            {
               objtouch |= OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_CHANGED;
 801325a:	7f7b      	ldrb	r3, [r7, #29]
 801325c:	f043 0305 	orr.w	r3, r3, #5
 8013260:	777b      	strb	r3, [r7, #29]
               objtouch &= ~(OBJ_TOUCH_STATE_RELEASED_ON_OBJECT | OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT);
 8013262:	7f7b      	ldrb	r3, [r7, #29]
 8013264:	f023 0318 	bic.w	r3, r3, #24
 8013268:	777b      	strb	r3, [r7, #29]
            }
            objtouch &= ~OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 801326a:	7f7b      	ldrb	r3, [r7, #29]
 801326c:	f023 0320 	bic.w	r3, r3, #32
 8013270:	777b      	strb	r3, [r7, #29]
            if ( xp >= obj->a_abs.xs )
 8013272:	693b      	ldr	r3, [r7, #16]
 8013274:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8013278:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 801327c:	429a      	cmp	r2, r3
 801327e:	db25      	blt.n	80132cc <_UG_ProcessTouchData+0xf8>
            {
               if ( xp <= obj->a_abs.xe )
 8013280:	693b      	ldr	r3, [r7, #16]
 8013282:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8013286:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 801328a:	429a      	cmp	r2, r3
 801328c:	dc1e      	bgt.n	80132cc <_UG_ProcessTouchData+0xf8>
               {
                  if ( yp >= obj->a_abs.ys )
 801328e:	693b      	ldr	r3, [r7, #16]
 8013290:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8013294:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8013298:	429a      	cmp	r2, r3
 801329a:	db17      	blt.n	80132cc <_UG_ProcessTouchData+0xf8>
                  {
                     if ( yp <= obj->a_abs.ye )
 801329c:	693b      	ldr	r3, [r7, #16]
 801329e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80132a2:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80132a6:	429a      	cmp	r2, r3
 80132a8:	dc10      	bgt.n	80132cc <_UG_ProcessTouchData+0xf8>
                     {
                        objtouch |= OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 80132aa:	7f7b      	ldrb	r3, [r7, #29]
 80132ac:	f043 0320 	orr.w	r3, r3, #32
 80132b0:	777b      	strb	r3, [r7, #29]
                        if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 80132b2:	7f7b      	ldrb	r3, [r7, #29]
 80132b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80132b8:	2b00      	cmp	r3, #0
 80132ba:	d107      	bne.n	80132cc <_UG_ProcessTouchData+0xf8>
                        {
                           objtouch &= ~OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT;
 80132bc:	7f7b      	ldrb	r3, [r7, #29]
 80132be:	f023 0304 	bic.w	r3, r3, #4
 80132c2:	777b      	strb	r3, [r7, #29]
                           objtouch |= OBJ_TOUCH_STATE_PRESSED_ON_OBJECT;
 80132c4:	7f7b      	ldrb	r3, [r7, #29]
 80132c6:	f043 0302 	orr.w	r3, r3, #2
 80132ca:	777b      	strb	r3, [r7, #29]
                        }
                     }
                  }
               }
            }
            objtouch |= OBJ_TOUCH_STATE_IS_PRESSED;
 80132cc:	7f7b      	ldrb	r3, [r7, #29]
 80132ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80132d2:	777b      	strb	r3, [r7, #29]
 80132d4:	e01f      	b.n	8013316 <_UG_ProcessTouchData+0x142>
         }
         else if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 80132d6:	7f7b      	ldrb	r3, [r7, #29]
 80132d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80132dc:	2b00      	cmp	r3, #0
 80132de:	d01a      	beq.n	8013316 <_UG_ProcessTouchData+0x142>
         {
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT )
 80132e0:	7f7b      	ldrb	r3, [r7, #29]
 80132e2:	f003 0320 	and.w	r3, r3, #32
 80132e6:	2b00      	cmp	r3, #0
 80132e8:	d004      	beq.n	80132f4 <_UG_ProcessTouchData+0x120>
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_ON_OBJECT;
 80132ea:	7f7b      	ldrb	r3, [r7, #29]
 80132ec:	f043 0308 	orr.w	r3, r3, #8
 80132f0:	777b      	strb	r3, [r7, #29]
 80132f2:	e003      	b.n	80132fc <_UG_ProcessTouchData+0x128>
            }
            else
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT;
 80132f4:	7f7b      	ldrb	r3, [r7, #29]
 80132f6:	f043 0310 	orr.w	r3, r3, #16
 80132fa:	777b      	strb	r3, [r7, #29]
            }
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 80132fc:	7f7b      	ldrb	r3, [r7, #29]
 80132fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013302:	2b00      	cmp	r3, #0
 8013304:	d003      	beq.n	801330e <_UG_ProcessTouchData+0x13a>
            {
               objtouch |= OBJ_TOUCH_STATE_CHANGED;
 8013306:	7f7b      	ldrb	r3, [r7, #29]
 8013308:	f043 0301 	orr.w	r3, r3, #1
 801330c:	777b      	strb	r3, [r7, #29]
            }
            objtouch &= ~(OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_PRESSED_ON_OBJECT | OBJ_TOUCH_STATE_IS_PRESSED);
 801330e:	7f7b      	ldrb	r3, [r7, #29]
 8013310:	f023 0346 	bic.w	r3, r3, #70	; 0x46
 8013314:	777b      	strb	r3, [r7, #29]
         }
      }
      obj->touch_state = objtouch;
 8013316:	693b      	ldr	r3, [r7, #16]
 8013318:	7f7a      	ldrb	r2, [r7, #29]
 801331a:	705a      	strb	r2, [r3, #1]
   for(i=0; i<objcnt; i++)
 801331c:	8bfb      	ldrh	r3, [r7, #30]
 801331e:	3301      	adds	r3, #1
 8013320:	83fb      	strh	r3, [r7, #30]
 8013322:	8bfa      	ldrh	r2, [r7, #30]
 8013324:	8abb      	ldrh	r3, [r7, #20]
 8013326:	429a      	cmp	r2, r3
 8013328:	f4ff af6a 	bcc.w	8013200 <_UG_ProcessTouchData+0x2c>
   }
}
 801332c:	bf00      	nop
 801332e:	bf00      	nop
 8013330:	3724      	adds	r7, #36	; 0x24
 8013332:	46bd      	mov	sp, r7
 8013334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013338:	4770      	bx	lr
 801333a:	bf00      	nop
 801333c:	200020f8 	.word	0x200020f8

08013340 <_UG_UpdateObjects>:
#endif

static void _UG_UpdateObjects( UG_WINDOW* wnd )
{
 8013340:	b580      	push	{r7, lr}
 8013342:	b086      	sub	sp, #24
 8013344:	af00      	add	r7, sp, #0
 8013346:	6078      	str	r0, [r7, #4]
   #ifdef UGUI_USE_TOUCH
   UG_U8 objtouch;
   #endif

   /* Check each object, if it needs to be updated? */
   objcnt = wnd->objcnt;
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	781b      	ldrb	r3, [r3, #0]
 801334c:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 801334e:	2300      	movs	r3, #0
 8013350:	82fb      	strh	r3, [r7, #22]
 8013352:	e035      	b.n	80133c0 <_UG_UpdateObjects+0x80>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	685a      	ldr	r2, [r3, #4]
 8013358:	8afb      	ldrh	r3, [r7, #22]
 801335a:	015b      	lsls	r3, r3, #5
 801335c:	4413      	add	r3, r2
 801335e:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 8013360:	693b      	ldr	r3, [r7, #16]
 8013362:	781b      	ldrb	r3, [r3, #0]
 8013364:	73fb      	strb	r3, [r7, #15]
      #ifdef UGUI_USE_TOUCH
      objtouch = obj->touch_state;
 8013366:	693b      	ldr	r3, [r7, #16]
 8013368:	785b      	ldrb	r3, [r3, #1]
 801336a:	73bb      	strb	r3, [r7, #14]
      #endif
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 801336c:	7bfb      	ldrb	r3, [r7, #15]
 801336e:	f003 0301 	and.w	r3, r3, #1
 8013372:	2b00      	cmp	r3, #0
 8013374:	d121      	bne.n	80133ba <_UG_UpdateObjects+0x7a>
 8013376:	7bfb      	ldrb	r3, [r7, #15]
 8013378:	f003 0302 	and.w	r3, r3, #2
 801337c:	2b00      	cmp	r3, #0
 801337e:	d01c      	beq.n	80133ba <_UG_UpdateObjects+0x7a>
      {
         if ( objstate & OBJ_STATE_UPDATE )
 8013380:	7bfb      	ldrb	r3, [r7, #15]
 8013382:	f003 0320 	and.w	r3, r3, #32
 8013386:	2b00      	cmp	r3, #0
 8013388:	d004      	beq.n	8013394 <_UG_UpdateObjects+0x54>
         {
            obj->update(wnd,obj);
 801338a:	693b      	ldr	r3, [r7, #16]
 801338c:	685b      	ldr	r3, [r3, #4]
 801338e:	6939      	ldr	r1, [r7, #16]
 8013390:	6878      	ldr	r0, [r7, #4]
 8013392:	4798      	blx	r3
         }
         #ifdef UGUI_USE_TOUCH
         if ( (objstate & OBJ_STATE_VISIBLE) && (objstate & OBJ_STATE_TOUCH_ENABLE) )
 8013394:	7bfb      	ldrb	r3, [r7, #15]
 8013396:	f003 0308 	and.w	r3, r3, #8
 801339a:	2b00      	cmp	r3, #0
 801339c:	d00d      	beq.n	80133ba <_UG_UpdateObjects+0x7a>
 801339e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80133a2:	2b00      	cmp	r3, #0
 80133a4:	da09      	bge.n	80133ba <_UG_UpdateObjects+0x7a>
         {
            if ( (objtouch & (OBJ_TOUCH_STATE_CHANGED | OBJ_TOUCH_STATE_IS_PRESSED)) )
 80133a6:	7bbb      	ldrb	r3, [r7, #14]
 80133a8:	f003 0341 	and.w	r3, r3, #65	; 0x41
 80133ac:	2b00      	cmp	r3, #0
 80133ae:	d004      	beq.n	80133ba <_UG_UpdateObjects+0x7a>
            {
               obj->update(wnd,obj);
 80133b0:	693b      	ldr	r3, [r7, #16]
 80133b2:	685b      	ldr	r3, [r3, #4]
 80133b4:	6939      	ldr	r1, [r7, #16]
 80133b6:	6878      	ldr	r0, [r7, #4]
 80133b8:	4798      	blx	r3
   for(i=0; i<objcnt; i++)
 80133ba:	8afb      	ldrh	r3, [r7, #22]
 80133bc:	3301      	adds	r3, #1
 80133be:	82fb      	strh	r3, [r7, #22]
 80133c0:	8afa      	ldrh	r2, [r7, #22]
 80133c2:	8abb      	ldrh	r3, [r7, #20]
 80133c4:	429a      	cmp	r2, r3
 80133c6:	d3c5      	bcc.n	8013354 <_UG_UpdateObjects+0x14>
            }
         }
         #endif
      }
   }
}
 80133c8:	bf00      	nop
 80133ca:	bf00      	nop
 80133cc:	3718      	adds	r7, #24
 80133ce:	46bd      	mov	sp, r7
 80133d0:	bd80      	pop	{r7, pc}
	...

080133d4 <_UG_HandleEvents>:

static void _UG_HandleEvents( UG_WINDOW* wnd )
{
 80133d4:	b580      	push	{r7, lr}
 80133d6:	b086      	sub	sp, #24
 80133d8:	af00      	add	r7, sp, #0
 80133da:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_U8 objstate;
   static UG_MESSAGE msg;
   msg.src = NULL;
 80133dc:	4b22      	ldr	r3, [pc, #136]	; (8013468 <_UG_HandleEvents+0x94>)
 80133de:	2200      	movs	r2, #0
 80133e0:	605a      	str	r2, [r3, #4]

   /* Handle window-related events */
   //ToDo

   /* Handle object-related events */
   msg.type = MSG_TYPE_OBJECT;
 80133e2:	4b21      	ldr	r3, [pc, #132]	; (8013468 <_UG_HandleEvents+0x94>)
 80133e4:	2202      	movs	r2, #2
 80133e6:	701a      	strb	r2, [r3, #0]
   objcnt = wnd->objcnt;
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	781b      	ldrb	r3, [r3, #0]
 80133ec:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 80133ee:	2300      	movs	r3, #0
 80133f0:	82fb      	strh	r3, [r7, #22]
 80133f2:	e02f      	b.n	8013454 <_UG_HandleEvents+0x80>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 80133f4:	687b      	ldr	r3, [r7, #4]
 80133f6:	685a      	ldr	r2, [r3, #4]
 80133f8:	8afb      	ldrh	r3, [r7, #22]
 80133fa:	015b      	lsls	r3, r3, #5
 80133fc:	4413      	add	r3, r2
 80133fe:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 8013400:	693b      	ldr	r3, [r7, #16]
 8013402:	781b      	ldrb	r3, [r3, #0]
 8013404:	73fb      	strb	r3, [r7, #15]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 8013406:	7bfb      	ldrb	r3, [r7, #15]
 8013408:	f003 0301 	and.w	r3, r3, #1
 801340c:	2b00      	cmp	r3, #0
 801340e:	d11e      	bne.n	801344e <_UG_HandleEvents+0x7a>
 8013410:	7bfb      	ldrb	r3, [r7, #15]
 8013412:	f003 0302 	and.w	r3, r3, #2
 8013416:	2b00      	cmp	r3, #0
 8013418:	d019      	beq.n	801344e <_UG_HandleEvents+0x7a>
      {
         if ( obj->event != OBJ_EVENT_NONE )
 801341a:	693b      	ldr	r3, [r7, #16]
 801341c:	7e9b      	ldrb	r3, [r3, #26]
 801341e:	2b00      	cmp	r3, #0
 8013420:	d015      	beq.n	801344e <_UG_HandleEvents+0x7a>
         {
            msg.src = obj;
 8013422:	4a11      	ldr	r2, [pc, #68]	; (8013468 <_UG_HandleEvents+0x94>)
 8013424:	693b      	ldr	r3, [r7, #16]
 8013426:	6053      	str	r3, [r2, #4]
            msg.id = obj->type;
 8013428:	693b      	ldr	r3, [r7, #16]
 801342a:	7e1a      	ldrb	r2, [r3, #24]
 801342c:	4b0e      	ldr	r3, [pc, #56]	; (8013468 <_UG_HandleEvents+0x94>)
 801342e:	705a      	strb	r2, [r3, #1]
            msg.sub_id = obj->id;
 8013430:	693b      	ldr	r3, [r7, #16]
 8013432:	7e5a      	ldrb	r2, [r3, #25]
 8013434:	4b0c      	ldr	r3, [pc, #48]	; (8013468 <_UG_HandleEvents+0x94>)
 8013436:	709a      	strb	r2, [r3, #2]
            msg.event = obj->event;
 8013438:	693b      	ldr	r3, [r7, #16]
 801343a:	7e9a      	ldrb	r2, [r3, #26]
 801343c:	4b0a      	ldr	r3, [pc, #40]	; (8013468 <_UG_HandleEvents+0x94>)
 801343e:	70da      	strb	r2, [r3, #3]

            wnd->cb( &msg );
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013444:	4808      	ldr	r0, [pc, #32]	; (8013468 <_UG_HandleEvents+0x94>)
 8013446:	4798      	blx	r3

            obj->event = OBJ_EVENT_NONE;
 8013448:	693b      	ldr	r3, [r7, #16]
 801344a:	2200      	movs	r2, #0
 801344c:	769a      	strb	r2, [r3, #26]
   for(i=0; i<objcnt; i++)
 801344e:	8afb      	ldrh	r3, [r7, #22]
 8013450:	3301      	adds	r3, #1
 8013452:	82fb      	strh	r3, [r7, #22]
 8013454:	8afa      	ldrh	r2, [r7, #22]
 8013456:	8abb      	ldrh	r3, [r7, #20]
 8013458:	429a      	cmp	r2, r3
 801345a:	d3cb      	bcc.n	80133f4 <_UG_HandleEvents+0x20>
         }
      }
   }
}
 801345c:	bf00      	nop
 801345e:	bf00      	nop
 8013460:	3718      	adds	r7, #24
 8013462:	46bd      	mov	sp, r7
 8013464:	bd80      	pop	{r7, pc}
 8013466:	bf00      	nop
 8013468:	2000210c 	.word	0x2000210c

0801346c <_UG_PutText>:
/* -------------------------------------------------------------------------------- */
/* -- INTERNAL API FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */

void _UG_PutText(UG_TEXT* txt)
{
 801346c:	b590      	push	{r4, r7, lr}
 801346e:	b08f      	sub	sp, #60	; 0x3c
 8013470:	af02      	add	r7, sp, #8
 8013472:	6078      	str	r0, [r7, #4]
   if(!txt->font || !txt->str){
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	685b      	ldr	r3, [r3, #4]
 8013478:	2b00      	cmp	r3, #0
 801347a:	f000 812c 	beq.w	80136d6 <_UG_PutText+0x26a>
 801347e:	687b      	ldr	r3, [r7, #4]
 8013480:	681b      	ldr	r3, [r3, #0]
 8013482:	2b00      	cmp	r3, #0
 8013484:	f000 8127 	beq.w	80136d6 <_UG_PutText+0x26a>
     return;
   }

   UG_S16 ye=txt->a.ye;
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	89db      	ldrh	r3, [r3, #14]
 801348c:	847b      	strh	r3, [r7, #34]	; 0x22
   UG_S16 ys=txt->a.ys;
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	895b      	ldrh	r3, [r3, #10]
 8013492:	843b      	strh	r3, [r7, #32]
   UG_S16 char_height=UG_GetFontHeight(txt->font);
 8013494:	687b      	ldr	r3, [r7, #4]
 8013496:	685b      	ldr	r3, [r3, #4]
 8013498:	3302      	adds	r3, #2
 801349a:	781b      	ldrb	r3, [r3, #0]
 801349c:	83fb      	strh	r3, [r7, #30]

   if ( (ye - ys) < char_height ){
 801349e:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 80134a2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80134a6:	1ad2      	subs	r2, r2, r3
 80134a8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80134ac:	429a      	cmp	r2, r3
 80134ae:	f2c0 8114 	blt.w	80136da <_UG_PutText+0x26e>
     return;
   }

   UG_U16 sl,rc,wl;
   UG_S16 xp,yp;
   UG_S16 xs=txt->a.xs;
 80134b2:	687b      	ldr	r3, [r7, #4]
 80134b4:	891b      	ldrh	r3, [r3, #8]
 80134b6:	83bb      	strh	r3, [r7, #28]
   UG_S16 xe=txt->a.xe;
 80134b8:	687b      	ldr	r3, [r7, #4]
 80134ba:	899b      	ldrh	r3, [r3, #12]
 80134bc:	837b      	strh	r3, [r7, #26]
   UG_U8  align=txt->align;
 80134be:	687b      	ldr	r3, [r7, #4]
 80134c0:	7d1b      	ldrb	r3, [r3, #20]
 80134c2:	767b      	strb	r3, [r7, #25]
   UG_S16 char_h_space=txt->h_space;
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	8adb      	ldrh	r3, [r3, #22]
 80134c8:	82fb      	strh	r3, [r7, #22]
   UG_S16 char_v_space=txt->v_space;
 80134ca:	687b      	ldr	r3, [r7, #4]
 80134cc:	8b1b      	ldrh	r3, [r3, #24]
 80134ce:	82bb      	strh	r3, [r7, #20]
   UG_S16 w;
   UG_CHAR chr;
   char* str = txt->str;
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	681b      	ldr	r3, [r3, #0]
 80134d4:	60fb      	str	r3, [r7, #12]
   char* c = str;
 80134d6:	68fb      	ldr	r3, [r7, #12]
 80134d8:	60bb      	str	r3, [r7, #8]

   _UG_FontSelect(txt->font);
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	685b      	ldr	r3, [r3, #4]
 80134de:	4618      	mov	r0, r3
 80134e0:	f7ff fb92 	bl	8012c08 <_UG_FontSelect>

   rc=1;
 80134e4:	2301      	movs	r3, #1
 80134e6:	85bb      	strh	r3, [r7, #44]	; 0x2c
   c=str;
 80134e8:	68fb      	ldr	r3, [r7, #12]
 80134ea:	60bb      	str	r3, [r7, #8]

   while (1)
   {
     #ifdef UGUI_USE_UTF8
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 80134ec:	4b80      	ldr	r3, [pc, #512]	; (80136f0 <_UG_PutText+0x284>)
 80134ee:	681b      	ldr	r3, [r3, #0]
 80134f0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80134f4:	2b00      	cmp	r3, #0
 80134f6:	d107      	bne.n	8013508 <_UG_PutText+0x9c>
       chr = _UG_DecodeUTF8(&c);
 80134f8:	f107 0308 	add.w	r3, r7, #8
 80134fc:	4618      	mov	r0, r3
 80134fe:	f7ff f9bf 	bl	8012880 <_UG_DecodeUTF8>
 8013502:	4603      	mov	r3, r0
 8013504:	84bb      	strh	r3, [r7, #36]	; 0x24
 8013506:	e004      	b.n	8013512 <_UG_PutText+0xa6>
     }
     else{
       chr = *c++;
 8013508:	68bb      	ldr	r3, [r7, #8]
 801350a:	1c5a      	adds	r2, r3, #1
 801350c:	60ba      	str	r2, [r7, #8]
 801350e:	781b      	ldrb	r3, [r3, #0]
 8013510:	84bb      	strh	r3, [r7, #36]	; 0x24
     }
     #else
     chr = *c++;
     #endif
     if(!chr) break;
 8013512:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013514:	2b00      	cmp	r3, #0
 8013516:	d006      	beq.n	8013526 <_UG_PutText+0xba>
     if ( chr == '\n' ) rc++;
 8013518:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801351a:	2b0a      	cmp	r3, #10
 801351c:	d1e6      	bne.n	80134ec <_UG_PutText+0x80>
 801351e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8013520:	3301      	adds	r3, #1
 8013522:	85bb      	strh	r3, [r7, #44]	; 0x2c
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8013524:	e7e2      	b.n	80134ec <_UG_PutText+0x80>
     if(!chr) break;
 8013526:	bf00      	nop
   }

   yp = 0;
 8013528:	2300      	movs	r3, #0
 801352a:	84fb      	strh	r3, [r7, #38]	; 0x26
   if ( align & (ALIGN_V_CENTER | ALIGN_V_BOTTOM) )
 801352c:	7e7b      	ldrb	r3, [r7, #25]
 801352e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8013532:	2b00      	cmp	r3, #0
 8013534:	d01f      	beq.n	8013576 <_UG_PutText+0x10a>
   {
      yp = ye - ys + 1;
 8013536:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8013538:	8c3b      	ldrh	r3, [r7, #32]
 801353a:	1ad3      	subs	r3, r2, r3
 801353c:	b29b      	uxth	r3, r3
 801353e:	3301      	adds	r3, #1
 8013540:	b29b      	uxth	r3, r3
 8013542:	84fb      	strh	r3, [r7, #38]	; 0x26
      yp -= char_height*rc;
 8013544:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8013546:	8bfb      	ldrh	r3, [r7, #30]
 8013548:	8db9      	ldrh	r1, [r7, #44]	; 0x2c
 801354a:	fb11 f303 	smulbb	r3, r1, r3
 801354e:	b29b      	uxth	r3, r3
 8013550:	1ad3      	subs	r3, r2, r3
 8013552:	b29b      	uxth	r3, r3
 8013554:	84fb      	strh	r3, [r7, #38]	; 0x26
      yp -= char_v_space*(rc-1);
 8013556:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8013558:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801355a:	3b01      	subs	r3, #1
 801355c:	b299      	uxth	r1, r3
 801355e:	8abb      	ldrh	r3, [r7, #20]
 8013560:	fb11 f303 	smulbb	r3, r1, r3
 8013564:	b29b      	uxth	r3, r3
 8013566:	1ad3      	subs	r3, r2, r3
 8013568:	b29b      	uxth	r3, r3
 801356a:	84fb      	strh	r3, [r7, #38]	; 0x26
      if ( yp < 0 ){
 801356c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8013570:	2b00      	cmp	r3, #0
 8013572:	f2c0 80b4 	blt.w	80136de <_UG_PutText+0x272>
        return;
      }
   }
   if ( align & ALIGN_V_CENTER ) yp >>= 1;
 8013576:	7e7b      	ldrb	r3, [r7, #25]
 8013578:	f003 0310 	and.w	r3, r3, #16
 801357c:	2b00      	cmp	r3, #0
 801357e:	d003      	beq.n	8013588 <_UG_PutText+0x11c>
 8013580:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8013584:	105b      	asrs	r3, r3, #1
 8013586:	84fb      	strh	r3, [r7, #38]	; 0x26
   yp += ys;
 8013588:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801358a:	8c3b      	ldrh	r3, [r7, #32]
 801358c:	4413      	add	r3, r2
 801358e:	b29b      	uxth	r3, r3
 8013590:	84fb      	strh	r3, [r7, #38]	; 0x26

   while( 1 )
   {
      sl=0;
 8013592:	2300      	movs	r3, #0
 8013594:	85fb      	strh	r3, [r7, #46]	; 0x2e
      c=str;
 8013596:	68fb      	ldr	r3, [r7, #12]
 8013598:	60bb      	str	r3, [r7, #8]
      wl = 0;
 801359a:	2300      	movs	r3, #0
 801359c:	857b      	strh	r3, [r7, #42]	; 0x2a
      while(1)
      {
        #ifdef UGUI_USE_UTF8
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 801359e:	4b54      	ldr	r3, [pc, #336]	; (80136f0 <_UG_PutText+0x284>)
 80135a0:	681b      	ldr	r3, [r3, #0]
 80135a2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80135a6:	2b00      	cmp	r3, #0
 80135a8:	d107      	bne.n	80135ba <_UG_PutText+0x14e>
          chr = _UG_DecodeUTF8(&c);
 80135aa:	f107 0308 	add.w	r3, r7, #8
 80135ae:	4618      	mov	r0, r3
 80135b0:	f7ff f966 	bl	8012880 <_UG_DecodeUTF8>
 80135b4:	4603      	mov	r3, r0
 80135b6:	84bb      	strh	r3, [r7, #36]	; 0x24
 80135b8:	e004      	b.n	80135c4 <_UG_PutText+0x158>
        }
        else{
          chr = *c++;
 80135ba:	68bb      	ldr	r3, [r7, #8]
 80135bc:	1c5a      	adds	r2, r3, #1
 80135be:	60ba      	str	r2, [r7, #8]
 80135c0:	781b      	ldrb	r3, [r3, #0]
 80135c2:	84bb      	strh	r3, [r7, #36]	; 0x24
        }
        #else
        chr = *c++;
        #endif
        if( chr == 0 || chr == '\n'){
 80135c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80135c6:	2b00      	cmp	r3, #0
 80135c8:	d01b      	beq.n	8013602 <_UG_PutText+0x196>
 80135ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80135cc:	2b0a      	cmp	r3, #10
 80135ce:	d018      	beq.n	8013602 <_UG_PutText+0x196>
          break;
        }
         w = _UG_GetCharData(chr, NULL);
 80135d0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80135d2:	2100      	movs	r1, #0
 80135d4:	4618      	mov	r0, r3
 80135d6:	f7ff f9cb 	bl	8012970 <_UG_GetCharData>
 80135da:	4603      	mov	r3, r0
 80135dc:	827b      	strh	r3, [r7, #18]
         if (w == -1){continue;}
 80135de:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80135e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80135e6:	d00a      	beq.n	80135fe <_UG_PutText+0x192>
         sl++;
 80135e8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80135ea:	3301      	adds	r3, #1
 80135ec:	85fb      	strh	r3, [r7, #46]	; 0x2e
         wl += w + char_h_space;
 80135ee:	8a7a      	ldrh	r2, [r7, #18]
 80135f0:	8afb      	ldrh	r3, [r7, #22]
 80135f2:	4413      	add	r3, r2
 80135f4:	b29a      	uxth	r2, r3
 80135f6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80135f8:	4413      	add	r3, r2
 80135fa:	857b      	strh	r3, [r7, #42]	; 0x2a
 80135fc:	e7cf      	b.n	801359e <_UG_PutText+0x132>
         if (w == -1){continue;}
 80135fe:	bf00      	nop
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8013600:	e7cd      	b.n	801359e <_UG_PutText+0x132>
      }
      wl -= char_h_space;
 8013602:	8afb      	ldrh	r3, [r7, #22]
 8013604:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8013606:	1ad3      	subs	r3, r2, r3
 8013608:	857b      	strh	r3, [r7, #42]	; 0x2a

      xp = xe - xs + 1;
 801360a:	8b7a      	ldrh	r2, [r7, #26]
 801360c:	8bbb      	ldrh	r3, [r7, #28]
 801360e:	1ad3      	subs	r3, r2, r3
 8013610:	b29b      	uxth	r3, r3
 8013612:	3301      	adds	r3, #1
 8013614:	b29b      	uxth	r3, r3
 8013616:	853b      	strh	r3, [r7, #40]	; 0x28
      xp -= wl;
 8013618:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 801361a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801361c:	1ad3      	subs	r3, r2, r3
 801361e:	b29b      	uxth	r3, r3
 8013620:	853b      	strh	r3, [r7, #40]	; 0x28
      if ( xp < 0 ) break;
 8013622:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8013626:	2b00      	cmp	r3, #0
 8013628:	db5b      	blt.n	80136e2 <_UG_PutText+0x276>

      if ( align & ALIGN_H_LEFT ) xp = 0;
 801362a:	7e7b      	ldrb	r3, [r7, #25]
 801362c:	f003 0301 	and.w	r3, r3, #1
 8013630:	2b00      	cmp	r3, #0
 8013632:	d002      	beq.n	801363a <_UG_PutText+0x1ce>
 8013634:	2300      	movs	r3, #0
 8013636:	853b      	strh	r3, [r7, #40]	; 0x28
 8013638:	e008      	b.n	801364c <_UG_PutText+0x1e0>
      else if ( align & ALIGN_H_CENTER ) xp >>= 1;
 801363a:	7e7b      	ldrb	r3, [r7, #25]
 801363c:	f003 0302 	and.w	r3, r3, #2
 8013640:	2b00      	cmp	r3, #0
 8013642:	d003      	beq.n	801364c <_UG_PutText+0x1e0>
 8013644:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8013648:	105b      	asrs	r3, r3, #1
 801364a:	853b      	strh	r3, [r7, #40]	; 0x28
      xp += xs;
 801364c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 801364e:	8bbb      	ldrh	r3, [r7, #28]
 8013650:	4413      	add	r3, r2
 8013652:	b29b      	uxth	r3, r3
 8013654:	853b      	strh	r3, [r7, #40]	; 0x28


      while(1){
         #ifdef UGUI_USE_UTF8
         if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8013656:	4b26      	ldr	r3, [pc, #152]	; (80136f0 <_UG_PutText+0x284>)
 8013658:	681b      	ldr	r3, [r3, #0]
 801365a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801365e:	2b00      	cmp	r3, #0
 8013660:	d107      	bne.n	8013672 <_UG_PutText+0x206>
           chr = _UG_DecodeUTF8(&str);
 8013662:	f107 030c 	add.w	r3, r7, #12
 8013666:	4618      	mov	r0, r3
 8013668:	f7ff f90a 	bl	8012880 <_UG_DecodeUTF8>
 801366c:	4603      	mov	r3, r0
 801366e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8013670:	e004      	b.n	801367c <_UG_PutText+0x210>
         }
         else{
           chr = *str++;
 8013672:	68fb      	ldr	r3, [r7, #12]
 8013674:	1c5a      	adds	r2, r3, #1
 8013676:	60fa      	str	r2, [r7, #12]
 8013678:	781b      	ldrb	r3, [r3, #0]
 801367a:	84bb      	strh	r3, [r7, #36]	; 0x24
         }
         #else
         chr = *str++;
         #endif
         if ( chr == 0 ){
 801367c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801367e:	2b00      	cmp	r3, #0
 8013680:	d031      	beq.n	80136e6 <_UG_PutText+0x27a>
           return;
         }
         else if(chr=='\n'){
 8013682:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013684:	2b0a      	cmp	r3, #10
 8013686:	d01c      	beq.n	80136c2 <_UG_PutText+0x256>
           break;
         }
         w = _UG_PutChar(chr,xp,yp,txt->fc,txt->bc);
 8013688:	687b      	ldr	r3, [r7, #4]
 801368a:	8a1c      	ldrh	r4, [r3, #16]
 801368c:	687b      	ldr	r3, [r7, #4]
 801368e:	8a5b      	ldrh	r3, [r3, #18]
 8013690:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8013694:	f9b7 1028 	ldrsh.w	r1, [r7, #40]	; 0x28
 8013698:	8cb8      	ldrh	r0, [r7, #36]	; 0x24
 801369a:	9300      	str	r3, [sp, #0]
 801369c:	4623      	mov	r3, r4
 801369e:	f7ff fb35 	bl	8012d0c <_UG_PutChar>
 80136a2:	4603      	mov	r3, r0
 80136a4:	827b      	strh	r3, [r7, #18]
         if(w!=-1)
 80136a6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80136aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80136ae:	d0d2      	beq.n	8013656 <_UG_PutText+0x1ea>
           xp += w + char_h_space;
 80136b0:	8a7a      	ldrh	r2, [r7, #18]
 80136b2:	8afb      	ldrh	r3, [r7, #22]
 80136b4:	4413      	add	r3, r2
 80136b6:	b29a      	uxth	r2, r3
 80136b8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80136ba:	4413      	add	r3, r2
 80136bc:	b29b      	uxth	r3, r3
 80136be:	853b      	strh	r3, [r7, #40]	; 0x28
         if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 80136c0:	e7c9      	b.n	8013656 <_UG_PutText+0x1ea>
           break;
 80136c2:	bf00      	nop
      }
      yp += char_height + char_v_space;
 80136c4:	8bfa      	ldrh	r2, [r7, #30]
 80136c6:	8abb      	ldrh	r3, [r7, #20]
 80136c8:	4413      	add	r3, r2
 80136ca:	b29a      	uxth	r2, r3
 80136cc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80136ce:	4413      	add	r3, r2
 80136d0:	b29b      	uxth	r3, r3
 80136d2:	84fb      	strh	r3, [r7, #38]	; 0x26
      sl=0;
 80136d4:	e75d      	b.n	8013592 <_UG_PutText+0x126>
     return;
 80136d6:	bf00      	nop
 80136d8:	e006      	b.n	80136e8 <_UG_PutText+0x27c>
     return;
 80136da:	bf00      	nop
 80136dc:	e004      	b.n	80136e8 <_UG_PutText+0x27c>
        return;
 80136de:	bf00      	nop
 80136e0:	e002      	b.n	80136e8 <_UG_PutText+0x27c>
      if ( xp < 0 ) break;
 80136e2:	bf00      	nop
 80136e4:	e000      	b.n	80136e8 <_UG_PutText+0x27c>
           return;
 80136e6:	bf00      	nop
   }
}
 80136e8:	3734      	adds	r7, #52	; 0x34
 80136ea:	46bd      	mov	sp, r7
 80136ec:	bd90      	pop	{r4, r7, pc}
 80136ee:	bf00      	nop
 80136f0:	200020f8 	.word	0x200020f8

080136f4 <_UG_DrawObjectFrame>:
   }
   return NULL;
}

void _UG_DrawObjectFrame( UG_S16 xs, UG_S16 ys, UG_S16 xe, UG_S16 ye, UG_COLOR* p )
{
 80136f4:	b5b0      	push	{r4, r5, r7, lr}
 80136f6:	b084      	sub	sp, #16
 80136f8:	af02      	add	r7, sp, #8
 80136fa:	4604      	mov	r4, r0
 80136fc:	4608      	mov	r0, r1
 80136fe:	4611      	mov	r1, r2
 8013700:	461a      	mov	r2, r3
 8013702:	4623      	mov	r3, r4
 8013704:	80fb      	strh	r3, [r7, #6]
 8013706:	4603      	mov	r3, r0
 8013708:	80bb      	strh	r3, [r7, #4]
 801370a:	460b      	mov	r3, r1
 801370c:	807b      	strh	r3, [r7, #2]
 801370e:	4613      	mov	r3, r2
 8013710:	803b      	strh	r3, [r7, #0]
   // Frame 0
   UG_DrawLine(xs, ys  , xe-1, ys  , *p++);
 8013712:	887b      	ldrh	r3, [r7, #2]
 8013714:	3b01      	subs	r3, #1
 8013716:	b29b      	uxth	r3, r3
 8013718:	b21c      	sxth	r4, r3
 801371a:	69bb      	ldr	r3, [r7, #24]
 801371c:	1c9a      	adds	r2, r3, #2
 801371e:	61ba      	str	r2, [r7, #24]
 8013720:	881b      	ldrh	r3, [r3, #0]
 8013722:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8013726:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 801372a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 801372e:	9300      	str	r3, [sp, #0]
 8013730:	4613      	mov	r3, r2
 8013732:	4622      	mov	r2, r4
 8013734:	f7fe fee0 	bl	80124f8 <UG_DrawLine>
   UG_DrawLine(xs, ys+1, xs  , ye-1, *p++);
 8013738:	88bb      	ldrh	r3, [r7, #4]
 801373a:	3301      	adds	r3, #1
 801373c:	b29b      	uxth	r3, r3
 801373e:	b219      	sxth	r1, r3
 8013740:	883b      	ldrh	r3, [r7, #0]
 8013742:	3b01      	subs	r3, #1
 8013744:	b29b      	uxth	r3, r3
 8013746:	b21c      	sxth	r4, r3
 8013748:	69bb      	ldr	r3, [r7, #24]
 801374a:	1c9a      	adds	r2, r3, #2
 801374c:	61ba      	str	r2, [r7, #24]
 801374e:	881b      	ldrh	r3, [r3, #0]
 8013750:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8013754:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8013758:	9300      	str	r3, [sp, #0]
 801375a:	4623      	mov	r3, r4
 801375c:	f7fe fecc 	bl	80124f8 <UG_DrawLine>
   UG_DrawLine(xs, ye  , xe  , ye  , *p++);
 8013760:	69bb      	ldr	r3, [r7, #24]
 8013762:	1c9a      	adds	r2, r3, #2
 8013764:	61ba      	str	r2, [r7, #24]
 8013766:	881b      	ldrh	r3, [r3, #0]
 8013768:	f9b7 4000 	ldrsh.w	r4, [r7]
 801376c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8013770:	f9b7 1000 	ldrsh.w	r1, [r7]
 8013774:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8013778:	9300      	str	r3, [sp, #0]
 801377a:	4623      	mov	r3, r4
 801377c:	f7fe febc 	bl	80124f8 <UG_DrawLine>
   UG_DrawLine(xe, ys  , xe  , ye-1, *p++);
 8013780:	883b      	ldrh	r3, [r7, #0]
 8013782:	3b01      	subs	r3, #1
 8013784:	b29b      	uxth	r3, r3
 8013786:	b21c      	sxth	r4, r3
 8013788:	69bb      	ldr	r3, [r7, #24]
 801378a:	1c9a      	adds	r2, r3, #2
 801378c:	61ba      	str	r2, [r7, #24]
 801378e:	881b      	ldrh	r3, [r3, #0]
 8013790:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8013794:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8013798:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 801379c:	9300      	str	r3, [sp, #0]
 801379e:	4623      	mov	r3, r4
 80137a0:	f7fe feaa 	bl	80124f8 <UG_DrawLine>
   // Frame 1
   UG_DrawLine(xs+1, ys+1, xe-2, ys+1, *p++);
 80137a4:	88fb      	ldrh	r3, [r7, #6]
 80137a6:	3301      	adds	r3, #1
 80137a8:	b29b      	uxth	r3, r3
 80137aa:	b218      	sxth	r0, r3
 80137ac:	88bb      	ldrh	r3, [r7, #4]
 80137ae:	3301      	adds	r3, #1
 80137b0:	b29b      	uxth	r3, r3
 80137b2:	b219      	sxth	r1, r3
 80137b4:	887b      	ldrh	r3, [r7, #2]
 80137b6:	3b02      	subs	r3, #2
 80137b8:	b29b      	uxth	r3, r3
 80137ba:	b21c      	sxth	r4, r3
 80137bc:	88bb      	ldrh	r3, [r7, #4]
 80137be:	3301      	adds	r3, #1
 80137c0:	b29b      	uxth	r3, r3
 80137c2:	b21d      	sxth	r5, r3
 80137c4:	69bb      	ldr	r3, [r7, #24]
 80137c6:	1c9a      	adds	r2, r3, #2
 80137c8:	61ba      	str	r2, [r7, #24]
 80137ca:	881b      	ldrh	r3, [r3, #0]
 80137cc:	9300      	str	r3, [sp, #0]
 80137ce:	462b      	mov	r3, r5
 80137d0:	4622      	mov	r2, r4
 80137d2:	f7fe fe91 	bl	80124f8 <UG_DrawLine>
   UG_DrawLine(xs+1, ys+2, xs+1, ye-2, *p++);
 80137d6:	88fb      	ldrh	r3, [r7, #6]
 80137d8:	3301      	adds	r3, #1
 80137da:	b29b      	uxth	r3, r3
 80137dc:	b218      	sxth	r0, r3
 80137de:	88bb      	ldrh	r3, [r7, #4]
 80137e0:	3302      	adds	r3, #2
 80137e2:	b29b      	uxth	r3, r3
 80137e4:	b219      	sxth	r1, r3
 80137e6:	88fb      	ldrh	r3, [r7, #6]
 80137e8:	3301      	adds	r3, #1
 80137ea:	b29b      	uxth	r3, r3
 80137ec:	b21c      	sxth	r4, r3
 80137ee:	883b      	ldrh	r3, [r7, #0]
 80137f0:	3b02      	subs	r3, #2
 80137f2:	b29b      	uxth	r3, r3
 80137f4:	b21d      	sxth	r5, r3
 80137f6:	69bb      	ldr	r3, [r7, #24]
 80137f8:	1c9a      	adds	r2, r3, #2
 80137fa:	61ba      	str	r2, [r7, #24]
 80137fc:	881b      	ldrh	r3, [r3, #0]
 80137fe:	9300      	str	r3, [sp, #0]
 8013800:	462b      	mov	r3, r5
 8013802:	4622      	mov	r2, r4
 8013804:	f7fe fe78 	bl	80124f8 <UG_DrawLine>
   UG_DrawLine(xs+1, ye-1, xe-1, ye-1, *p++);
 8013808:	88fb      	ldrh	r3, [r7, #6]
 801380a:	3301      	adds	r3, #1
 801380c:	b29b      	uxth	r3, r3
 801380e:	b218      	sxth	r0, r3
 8013810:	883b      	ldrh	r3, [r7, #0]
 8013812:	3b01      	subs	r3, #1
 8013814:	b29b      	uxth	r3, r3
 8013816:	b219      	sxth	r1, r3
 8013818:	887b      	ldrh	r3, [r7, #2]
 801381a:	3b01      	subs	r3, #1
 801381c:	b29b      	uxth	r3, r3
 801381e:	b21c      	sxth	r4, r3
 8013820:	883b      	ldrh	r3, [r7, #0]
 8013822:	3b01      	subs	r3, #1
 8013824:	b29b      	uxth	r3, r3
 8013826:	b21d      	sxth	r5, r3
 8013828:	69bb      	ldr	r3, [r7, #24]
 801382a:	1c9a      	adds	r2, r3, #2
 801382c:	61ba      	str	r2, [r7, #24]
 801382e:	881b      	ldrh	r3, [r3, #0]
 8013830:	9300      	str	r3, [sp, #0]
 8013832:	462b      	mov	r3, r5
 8013834:	4622      	mov	r2, r4
 8013836:	f7fe fe5f 	bl	80124f8 <UG_DrawLine>
   UG_DrawLine(xe-1, ys+1, xe-1, ye-2, *p++);
 801383a:	887b      	ldrh	r3, [r7, #2]
 801383c:	3b01      	subs	r3, #1
 801383e:	b29b      	uxth	r3, r3
 8013840:	b218      	sxth	r0, r3
 8013842:	88bb      	ldrh	r3, [r7, #4]
 8013844:	3301      	adds	r3, #1
 8013846:	b29b      	uxth	r3, r3
 8013848:	b219      	sxth	r1, r3
 801384a:	887b      	ldrh	r3, [r7, #2]
 801384c:	3b01      	subs	r3, #1
 801384e:	b29b      	uxth	r3, r3
 8013850:	b21c      	sxth	r4, r3
 8013852:	883b      	ldrh	r3, [r7, #0]
 8013854:	3b02      	subs	r3, #2
 8013856:	b29b      	uxth	r3, r3
 8013858:	b21d      	sxth	r5, r3
 801385a:	69bb      	ldr	r3, [r7, #24]
 801385c:	1c9a      	adds	r2, r3, #2
 801385e:	61ba      	str	r2, [r7, #24]
 8013860:	881b      	ldrh	r3, [r3, #0]
 8013862:	9300      	str	r3, [sp, #0]
 8013864:	462b      	mov	r3, r5
 8013866:	4622      	mov	r2, r4
 8013868:	f7fe fe46 	bl	80124f8 <UG_DrawLine>
   // Frame 2
   UG_DrawLine(xs+2, ys+2, xe-3, ys+2, *p++);
 801386c:	88fb      	ldrh	r3, [r7, #6]
 801386e:	3302      	adds	r3, #2
 8013870:	b29b      	uxth	r3, r3
 8013872:	b218      	sxth	r0, r3
 8013874:	88bb      	ldrh	r3, [r7, #4]
 8013876:	3302      	adds	r3, #2
 8013878:	b29b      	uxth	r3, r3
 801387a:	b219      	sxth	r1, r3
 801387c:	887b      	ldrh	r3, [r7, #2]
 801387e:	3b03      	subs	r3, #3
 8013880:	b29b      	uxth	r3, r3
 8013882:	b21c      	sxth	r4, r3
 8013884:	88bb      	ldrh	r3, [r7, #4]
 8013886:	3302      	adds	r3, #2
 8013888:	b29b      	uxth	r3, r3
 801388a:	b21d      	sxth	r5, r3
 801388c:	69bb      	ldr	r3, [r7, #24]
 801388e:	1c9a      	adds	r2, r3, #2
 8013890:	61ba      	str	r2, [r7, #24]
 8013892:	881b      	ldrh	r3, [r3, #0]
 8013894:	9300      	str	r3, [sp, #0]
 8013896:	462b      	mov	r3, r5
 8013898:	4622      	mov	r2, r4
 801389a:	f7fe fe2d 	bl	80124f8 <UG_DrawLine>
   UG_DrawLine(xs+2, ys+3, xs+2, ye-3, *p++);
 801389e:	88fb      	ldrh	r3, [r7, #6]
 80138a0:	3302      	adds	r3, #2
 80138a2:	b29b      	uxth	r3, r3
 80138a4:	b218      	sxth	r0, r3
 80138a6:	88bb      	ldrh	r3, [r7, #4]
 80138a8:	3303      	adds	r3, #3
 80138aa:	b29b      	uxth	r3, r3
 80138ac:	b219      	sxth	r1, r3
 80138ae:	88fb      	ldrh	r3, [r7, #6]
 80138b0:	3302      	adds	r3, #2
 80138b2:	b29b      	uxth	r3, r3
 80138b4:	b21c      	sxth	r4, r3
 80138b6:	883b      	ldrh	r3, [r7, #0]
 80138b8:	3b03      	subs	r3, #3
 80138ba:	b29b      	uxth	r3, r3
 80138bc:	b21d      	sxth	r5, r3
 80138be:	69bb      	ldr	r3, [r7, #24]
 80138c0:	1c9a      	adds	r2, r3, #2
 80138c2:	61ba      	str	r2, [r7, #24]
 80138c4:	881b      	ldrh	r3, [r3, #0]
 80138c6:	9300      	str	r3, [sp, #0]
 80138c8:	462b      	mov	r3, r5
 80138ca:	4622      	mov	r2, r4
 80138cc:	f7fe fe14 	bl	80124f8 <UG_DrawLine>
   UG_DrawLine(xs+2, ye-2, xe-2, ye-2, *p++);
 80138d0:	88fb      	ldrh	r3, [r7, #6]
 80138d2:	3302      	adds	r3, #2
 80138d4:	b29b      	uxth	r3, r3
 80138d6:	b218      	sxth	r0, r3
 80138d8:	883b      	ldrh	r3, [r7, #0]
 80138da:	3b02      	subs	r3, #2
 80138dc:	b29b      	uxth	r3, r3
 80138de:	b219      	sxth	r1, r3
 80138e0:	887b      	ldrh	r3, [r7, #2]
 80138e2:	3b02      	subs	r3, #2
 80138e4:	b29b      	uxth	r3, r3
 80138e6:	b21c      	sxth	r4, r3
 80138e8:	883b      	ldrh	r3, [r7, #0]
 80138ea:	3b02      	subs	r3, #2
 80138ec:	b29b      	uxth	r3, r3
 80138ee:	b21d      	sxth	r5, r3
 80138f0:	69bb      	ldr	r3, [r7, #24]
 80138f2:	1c9a      	adds	r2, r3, #2
 80138f4:	61ba      	str	r2, [r7, #24]
 80138f6:	881b      	ldrh	r3, [r3, #0]
 80138f8:	9300      	str	r3, [sp, #0]
 80138fa:	462b      	mov	r3, r5
 80138fc:	4622      	mov	r2, r4
 80138fe:	f7fe fdfb 	bl	80124f8 <UG_DrawLine>
   UG_DrawLine(xe-2, ys+2, xe-2, ye-3, *p);
 8013902:	887b      	ldrh	r3, [r7, #2]
 8013904:	3b02      	subs	r3, #2
 8013906:	b29b      	uxth	r3, r3
 8013908:	b218      	sxth	r0, r3
 801390a:	88bb      	ldrh	r3, [r7, #4]
 801390c:	3302      	adds	r3, #2
 801390e:	b29b      	uxth	r3, r3
 8013910:	b219      	sxth	r1, r3
 8013912:	887b      	ldrh	r3, [r7, #2]
 8013914:	3b02      	subs	r3, #2
 8013916:	b29b      	uxth	r3, r3
 8013918:	b21a      	sxth	r2, r3
 801391a:	883b      	ldrh	r3, [r7, #0]
 801391c:	3b03      	subs	r3, #3
 801391e:	b29b      	uxth	r3, r3
 8013920:	b21c      	sxth	r4, r3
 8013922:	69bb      	ldr	r3, [r7, #24]
 8013924:	881b      	ldrh	r3, [r3, #0]
 8013926:	9300      	str	r3, [sp, #0]
 8013928:	4623      	mov	r3, r4
 801392a:	f7fe fde5 	bl	80124f8 <UG_DrawLine>
}
 801392e:	bf00      	nop
 8013930:	3708      	adds	r7, #8
 8013932:	46bd      	mov	sp, r7
 8013934:	bdb0      	pop	{r4, r5, r7, pc}
	...

08013938 <UG_DriverRegister>:

/* -------------------------------------------------------------------------------- */
/* -- DRIVER FUNCTIONS                                                           -- */
/* -------------------------------------------------------------------------------- */
void UG_DriverRegister( UG_U8 type, void* driver )
{
 8013938:	b480      	push	{r7}
 801393a:	b083      	sub	sp, #12
 801393c:	af00      	add	r7, sp, #0
 801393e:	4603      	mov	r3, r0
 8013940:	6039      	str	r1, [r7, #0]
 8013942:	71fb      	strb	r3, [r7, #7]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8013944:	79fb      	ldrb	r3, [r7, #7]
 8013946:	2b03      	cmp	r3, #3
 8013948:	d810      	bhi.n	801396c <UG_DriverRegister+0x34>

   gui->driver[type].driver = driver;
 801394a:	4b0b      	ldr	r3, [pc, #44]	; (8013978 <UG_DriverRegister+0x40>)
 801394c:	681a      	ldr	r2, [r3, #0]
 801394e:	79fb      	ldrb	r3, [r7, #7]
 8013950:	330a      	adds	r3, #10
 8013952:	00db      	lsls	r3, r3, #3
 8013954:	4413      	add	r3, r2
 8013956:	683a      	ldr	r2, [r7, #0]
 8013958:	605a      	str	r2, [r3, #4]
   gui->driver[type].state = DRIVER_REGISTERED | DRIVER_ENABLED;
 801395a:	4b07      	ldr	r3, [pc, #28]	; (8013978 <UG_DriverRegister+0x40>)
 801395c:	681a      	ldr	r2, [r3, #0]
 801395e:	79fb      	ldrb	r3, [r7, #7]
 8013960:	330a      	adds	r3, #10
 8013962:	00db      	lsls	r3, r3, #3
 8013964:	4413      	add	r3, r2
 8013966:	2203      	movs	r2, #3
 8013968:	721a      	strb	r2, [r3, #8]
 801396a:	e000      	b.n	801396e <UG_DriverRegister+0x36>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 801396c:	bf00      	nop
}
 801396e:	370c      	adds	r7, #12
 8013970:	46bd      	mov	sp, r7
 8013972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013976:	4770      	bx	lr
 8013978:	200020f8 	.word	0x200020f8

0801397c <UG_Update>:

/* -------------------------------------------------------------------------------- */
/* -- MISCELLANEOUS FUNCTIONS                                                    -- */
/* -------------------------------------------------------------------------------- */
void UG_Update( void )
{
 801397c:	b580      	push	{r7, lr}
 801397e:	b082      	sub	sp, #8
 8013980:	af00      	add	r7, sp, #0
   UG_WINDOW* wnd;

   /* Is somebody waiting for this update? */
   if ( gui->state & UG_STATUS_WAIT_FOR_UPDATE ) gui->state &= ~UG_STATUS_WAIT_FOR_UPDATE;
 8013982:	4b5e      	ldr	r3, [pc, #376]	; (8013afc <UG_Update+0x180>)
 8013984:	681b      	ldr	r3, [r3, #0]
 8013986:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 801398a:	f003 0301 	and.w	r3, r3, #1
 801398e:	2b00      	cmp	r3, #0
 8013990:	d00a      	beq.n	80139a8 <UG_Update+0x2c>
 8013992:	4b5a      	ldr	r3, [pc, #360]	; (8013afc <UG_Update+0x180>)
 8013994:	681b      	ldr	r3, [r3, #0]
 8013996:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
 801399a:	4b58      	ldr	r3, [pc, #352]	; (8013afc <UG_Update+0x180>)
 801399c:	681b      	ldr	r3, [r3, #0]
 801399e:	f022 0201 	bic.w	r2, r2, #1
 80139a2:	b2d2      	uxtb	r2, r2
 80139a4:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

   /* Keep track of the windows */
   if ( gui->next_window != gui->active_window )
 80139a8:	4b54      	ldr	r3, [pc, #336]	; (8013afc <UG_Update+0x180>)
 80139aa:	681b      	ldr	r3, [r3, #0]
 80139ac:	68da      	ldr	r2, [r3, #12]
 80139ae:	4b53      	ldr	r3, [pc, #332]	; (8013afc <UG_Update+0x180>)
 80139b0:	681b      	ldr	r3, [r3, #0]
 80139b2:	691b      	ldr	r3, [r3, #16]
 80139b4:	429a      	cmp	r2, r3
 80139b6:	d071      	beq.n	8013a9c <UG_Update+0x120>
   {
      if ( gui->next_window != NULL )
 80139b8:	4b50      	ldr	r3, [pc, #320]	; (8013afc <UG_Update+0x180>)
 80139ba:	681b      	ldr	r3, [r3, #0]
 80139bc:	68db      	ldr	r3, [r3, #12]
 80139be:	2b00      	cmp	r3, #0
 80139c0:	d06c      	beq.n	8013a9c <UG_Update+0x120>
      {
         gui->last_window = gui->active_window;
 80139c2:	4b4e      	ldr	r3, [pc, #312]	; (8013afc <UG_Update+0x180>)
 80139c4:	681a      	ldr	r2, [r3, #0]
 80139c6:	4b4d      	ldr	r3, [pc, #308]	; (8013afc <UG_Update+0x180>)
 80139c8:	681b      	ldr	r3, [r3, #0]
 80139ca:	6912      	ldr	r2, [r2, #16]
 80139cc:	615a      	str	r2, [r3, #20]
         gui->active_window = gui->next_window;
 80139ce:	4b4b      	ldr	r3, [pc, #300]	; (8013afc <UG_Update+0x180>)
 80139d0:	681a      	ldr	r2, [r3, #0]
 80139d2:	4b4a      	ldr	r3, [pc, #296]	; (8013afc <UG_Update+0x180>)
 80139d4:	681b      	ldr	r3, [r3, #0]
 80139d6:	68d2      	ldr	r2, [r2, #12]
 80139d8:	611a      	str	r2, [r3, #16]

         /* Do we need to draw an inactive title? */
         if ((gui->last_window != NULL) && (gui->last_window->style & WND_STYLE_SHOW_TITLE) && (gui->last_window->state & WND_STATE_VISIBLE) )
 80139da:	4b48      	ldr	r3, [pc, #288]	; (8013afc <UG_Update+0x180>)
 80139dc:	681b      	ldr	r3, [r3, #0]
 80139de:	695b      	ldr	r3, [r3, #20]
 80139e0:	2b00      	cmp	r3, #0
 80139e2:	d045      	beq.n	8013a70 <UG_Update+0xf4>
 80139e4:	4b45      	ldr	r3, [pc, #276]	; (8013afc <UG_Update+0x180>)
 80139e6:	681b      	ldr	r3, [r3, #0]
 80139e8:	695b      	ldr	r3, [r3, #20]
 80139ea:	7d9b      	ldrb	r3, [r3, #22]
 80139ec:	f003 0302 	and.w	r3, r3, #2
 80139f0:	2b00      	cmp	r3, #0
 80139f2:	d03d      	beq.n	8013a70 <UG_Update+0xf4>
 80139f4:	4b41      	ldr	r3, [pc, #260]	; (8013afc <UG_Update+0x180>)
 80139f6:	681b      	ldr	r3, [r3, #0]
 80139f8:	695b      	ldr	r3, [r3, #20]
 80139fa:	7a1b      	ldrb	r3, [r3, #8]
 80139fc:	f003 0308 	and.w	r3, r3, #8
 8013a00:	2b00      	cmp	r3, #0
 8013a02:	d035      	beq.n	8013a70 <UG_Update+0xf4>
         {
            /* Do both windows differ in size */
            if ( (gui->last_window->xs != gui->active_window->xs) || (gui->last_window->xe != gui->active_window->xe) || (gui->last_window->ys != gui->active_window->ys) || (gui->last_window->ye != gui->active_window->ye) )
 8013a04:	4b3d      	ldr	r3, [pc, #244]	; (8013afc <UG_Update+0x180>)
 8013a06:	681b      	ldr	r3, [r3, #0]
 8013a08:	695b      	ldr	r3, [r3, #20]
 8013a0a:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8013a0e:	4b3b      	ldr	r3, [pc, #236]	; (8013afc <UG_Update+0x180>)
 8013a10:	681b      	ldr	r3, [r3, #0]
 8013a12:	691b      	ldr	r3, [r3, #16]
 8013a14:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8013a18:	429a      	cmp	r2, r3
 8013a1a:	d123      	bne.n	8013a64 <UG_Update+0xe8>
 8013a1c:	4b37      	ldr	r3, [pc, #220]	; (8013afc <UG_Update+0x180>)
 8013a1e:	681b      	ldr	r3, [r3, #0]
 8013a20:	695b      	ldr	r3, [r3, #20]
 8013a22:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8013a26:	4b35      	ldr	r3, [pc, #212]	; (8013afc <UG_Update+0x180>)
 8013a28:	681b      	ldr	r3, [r3, #0]
 8013a2a:	691b      	ldr	r3, [r3, #16]
 8013a2c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8013a30:	429a      	cmp	r2, r3
 8013a32:	d117      	bne.n	8013a64 <UG_Update+0xe8>
 8013a34:	4b31      	ldr	r3, [pc, #196]	; (8013afc <UG_Update+0x180>)
 8013a36:	681b      	ldr	r3, [r3, #0]
 8013a38:	695b      	ldr	r3, [r3, #20]
 8013a3a:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 8013a3e:	4b2f      	ldr	r3, [pc, #188]	; (8013afc <UG_Update+0x180>)
 8013a40:	681b      	ldr	r3, [r3, #0]
 8013a42:	691b      	ldr	r3, [r3, #16]
 8013a44:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8013a48:	429a      	cmp	r2, r3
 8013a4a:	d10b      	bne.n	8013a64 <UG_Update+0xe8>
 8013a4c:	4b2b      	ldr	r3, [pc, #172]	; (8013afc <UG_Update+0x180>)
 8013a4e:	681b      	ldr	r3, [r3, #0]
 8013a50:	695b      	ldr	r3, [r3, #20]
 8013a52:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 8013a56:	4b29      	ldr	r3, [pc, #164]	; (8013afc <UG_Update+0x180>)
 8013a58:	681b      	ldr	r3, [r3, #0]
 8013a5a:	691b      	ldr	r3, [r3, #16]
 8013a5c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8013a60:	429a      	cmp	r2, r3
 8013a62:	d005      	beq.n	8013a70 <UG_Update+0xf4>
            {
               /* Redraw title of the last window */
               _UG_WindowDrawTitle( gui->last_window );
 8013a64:	4b25      	ldr	r3, [pc, #148]	; (8013afc <UG_Update+0x180>)
 8013a66:	681b      	ldr	r3, [r3, #0]
 8013a68:	695b      	ldr	r3, [r3, #20]
 8013a6a:	4618      	mov	r0, r3
 8013a6c:	f000 f848 	bl	8013b00 <_UG_WindowDrawTitle>
            }
         }
         gui->active_window->state &= ~WND_STATE_REDRAW_TITLE;
 8013a70:	4b22      	ldr	r3, [pc, #136]	; (8013afc <UG_Update+0x180>)
 8013a72:	681b      	ldr	r3, [r3, #0]
 8013a74:	691b      	ldr	r3, [r3, #16]
 8013a76:	7a1a      	ldrb	r2, [r3, #8]
 8013a78:	4b20      	ldr	r3, [pc, #128]	; (8013afc <UG_Update+0x180>)
 8013a7a:	681b      	ldr	r3, [r3, #0]
 8013a7c:	691b      	ldr	r3, [r3, #16]
 8013a7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8013a82:	b2d2      	uxtb	r2, r2
 8013a84:	721a      	strb	r2, [r3, #8]
         gui->active_window->state |= WND_STATE_UPDATE | WND_STATE_VISIBLE;
 8013a86:	4b1d      	ldr	r3, [pc, #116]	; (8013afc <UG_Update+0x180>)
 8013a88:	681b      	ldr	r3, [r3, #0]
 8013a8a:	691b      	ldr	r3, [r3, #16]
 8013a8c:	7a1a      	ldrb	r2, [r3, #8]
 8013a8e:	4b1b      	ldr	r3, [pc, #108]	; (8013afc <UG_Update+0x180>)
 8013a90:	681b      	ldr	r3, [r3, #0]
 8013a92:	691b      	ldr	r3, [r3, #16]
 8013a94:	f042 0228 	orr.w	r2, r2, #40	; 0x28
 8013a98:	b2d2      	uxtb	r2, r2
 8013a9a:	721a      	strb	r2, [r3, #8]
      }
   }

   /* Is there an active window */
   if ( gui->active_window != NULL )
 8013a9c:	4b17      	ldr	r3, [pc, #92]	; (8013afc <UG_Update+0x180>)
 8013a9e:	681b      	ldr	r3, [r3, #0]
 8013aa0:	691b      	ldr	r3, [r3, #16]
 8013aa2:	2b00      	cmp	r3, #0
 8013aa4:	d01b      	beq.n	8013ade <UG_Update+0x162>
   {
      wnd = gui->active_window;
 8013aa6:	4b15      	ldr	r3, [pc, #84]	; (8013afc <UG_Update+0x180>)
 8013aa8:	681b      	ldr	r3, [r3, #0]
 8013aaa:	691b      	ldr	r3, [r3, #16]
 8013aac:	607b      	str	r3, [r7, #4]

      /* Does the window need to be updated? */
      if ( wnd->state & WND_STATE_UPDATE )
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	7a1b      	ldrb	r3, [r3, #8]
 8013ab2:	f003 0320 	and.w	r3, r3, #32
 8013ab6:	2b00      	cmp	r3, #0
 8013ab8:	d002      	beq.n	8013ac0 <UG_Update+0x144>
      {
         /* Do it! */
         _UG_WindowUpdate( wnd );
 8013aba:	6878      	ldr	r0, [r7, #4]
 8013abc:	f000 f8ca 	bl	8013c54 <_UG_WindowUpdate>
      }

      /* Is the window visible? */
      if ( wnd->state & WND_STATE_VISIBLE )
 8013ac0:	687b      	ldr	r3, [r7, #4]
 8013ac2:	7a1b      	ldrb	r3, [r3, #8]
 8013ac4:	f003 0308 	and.w	r3, r3, #8
 8013ac8:	2b00      	cmp	r3, #0
 8013aca:	d008      	beq.n	8013ade <UG_Update+0x162>
      {
         #ifdef UGUI_USE_TOUCH
         _UG_ProcessTouchData( wnd );
 8013acc:	6878      	ldr	r0, [r7, #4]
 8013ace:	f7ff fb81 	bl	80131d4 <_UG_ProcessTouchData>
         #endif
         _UG_UpdateObjects( wnd );
 8013ad2:	6878      	ldr	r0, [r7, #4]
 8013ad4:	f7ff fc34 	bl	8013340 <_UG_UpdateObjects>
         _UG_HandleEvents( wnd );
 8013ad8:	6878      	ldr	r0, [r7, #4]
 8013ada:	f7ff fc7b 	bl	80133d4 <_UG_HandleEvents>
      }
   }
   if(gui->device->flush){
 8013ade:	4b07      	ldr	r3, [pc, #28]	; (8013afc <UG_Update+0x180>)
 8013ae0:	681b      	ldr	r3, [r3, #0]
 8013ae2:	681b      	ldr	r3, [r3, #0]
 8013ae4:	689b      	ldr	r3, [r3, #8]
 8013ae6:	2b00      	cmp	r3, #0
 8013ae8:	d004      	beq.n	8013af4 <UG_Update+0x178>
     gui->device->flush();
 8013aea:	4b04      	ldr	r3, [pc, #16]	; (8013afc <UG_Update+0x180>)
 8013aec:	681b      	ldr	r3, [r3, #0]
 8013aee:	681b      	ldr	r3, [r3, #0]
 8013af0:	689b      	ldr	r3, [r3, #8]
 8013af2:	4798      	blx	r3
   }
}
 8013af4:	bf00      	nop
 8013af6:	3708      	adds	r7, #8
 8013af8:	46bd      	mov	sp, r7
 8013afa:	bd80      	pop	{r7, pc}
 8013afc:	200020f8 	.word	0x200020f8

08013b00 <_UG_WindowDrawTitle>:
   }
   return h;
}

static UG_RESULT _UG_WindowDrawTitle( UG_WINDOW* wnd )
{
 8013b00:	b590      	push	{r4, r7, lr}
 8013b02:	b08f      	sub	sp, #60	; 0x3c
 8013b04:	af02      	add	r7, sp, #8
 8013b06:	6078      	str	r0, [r7, #4]
   UG_TEXT txt;
   UG_S16 xs,ys,xe,ye;

   if ( (wnd != NULL) && (wnd->state & WND_STATE_VALID) )
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	f000 809a 	beq.w	8013c44 <_UG_WindowDrawTitle+0x144>
 8013b10:	687b      	ldr	r3, [r7, #4]
 8013b12:	7a1b      	ldrb	r3, [r3, #8]
 8013b14:	f003 0302 	and.w	r3, r3, #2
 8013b18:	2b00      	cmp	r3, #0
 8013b1a:	f000 8093 	beq.w	8013c44 <_UG_WindowDrawTitle+0x144>
   {
      xs = wnd->xs;
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	89db      	ldrh	r3, [r3, #14]
 8013b22:	85fb      	strh	r3, [r7, #46]	; 0x2e
      ys = wnd->ys;
 8013b24:	687b      	ldr	r3, [r7, #4]
 8013b26:	8a1b      	ldrh	r3, [r3, #16]
 8013b28:	85bb      	strh	r3, [r7, #44]	; 0x2c
      xe = wnd->xe;
 8013b2a:	687b      	ldr	r3, [r7, #4]
 8013b2c:	8a5b      	ldrh	r3, [r3, #18]
 8013b2e:	857b      	strh	r3, [r7, #42]	; 0x2a
      ye = wnd->ye;
 8013b30:	687b      	ldr	r3, [r7, #4]
 8013b32:	8a9b      	ldrh	r3, [r3, #20]
 8013b34:	853b      	strh	r3, [r7, #40]	; 0x28

      /* 3D style? */
      if ( wnd->style & WND_STYLE_3D )
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	7d9b      	ldrb	r3, [r3, #22]
 8013b3a:	f003 0301 	and.w	r3, r3, #1
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d00f      	beq.n	8013b62 <_UG_WindowDrawTitle+0x62>
      {
         xs+=3;
 8013b42:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8013b44:	3303      	adds	r3, #3
 8013b46:	b29b      	uxth	r3, r3
 8013b48:	85fb      	strh	r3, [r7, #46]	; 0x2e
         ys+=3;
 8013b4a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8013b4c:	3303      	adds	r3, #3
 8013b4e:	b29b      	uxth	r3, r3
 8013b50:	85bb      	strh	r3, [r7, #44]	; 0x2c
         xe-=3;
 8013b52:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8013b54:	3b03      	subs	r3, #3
 8013b56:	b29b      	uxth	r3, r3
 8013b58:	857b      	strh	r3, [r7, #42]	; 0x2a
         ye-=3;
 8013b5a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8013b5c:	3b03      	subs	r3, #3
 8013b5e:	b29b      	uxth	r3, r3
 8013b60:	853b      	strh	r3, [r7, #40]	; 0x28
      }

      /* Is the window active or inactive? */
      if ( wnd == gui->active_window )
 8013b62:	4b3b      	ldr	r3, [pc, #236]	; (8013c50 <_UG_WindowDrawTitle+0x150>)
 8013b64:	681b      	ldr	r3, [r3, #0]
 8013b66:	691b      	ldr	r3, [r3, #16]
 8013b68:	687a      	ldr	r2, [r7, #4]
 8013b6a:	429a      	cmp	r2, r3
 8013b6c:	d106      	bne.n	8013b7c <_UG_WindowDrawTitle+0x7c>
      {
         txt.bc = wnd->title.bc;
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8013b72:	83fb      	strh	r3, [r7, #30]
         txt.fc = wnd->title.fc;
 8013b74:	687b      	ldr	r3, [r7, #4]
 8013b76:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8013b78:	83bb      	strh	r3, [r7, #28]
 8013b7a:	e005      	b.n	8013b88 <_UG_WindowDrawTitle+0x88>
      }
      else
      {
         txt.bc = wnd->title.ibc;
 8013b7c:	687b      	ldr	r3, [r7, #4]
 8013b7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8013b80:	83fb      	strh	r3, [r7, #30]
         txt.fc = wnd->title.ifc;
 8013b82:	687b      	ldr	r3, [r7, #4]
 8013b84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013b86:	83bb      	strh	r3, [r7, #28]
      }

      /* Draw title */
      UG_FillFrame(xs,ys,xe,ys+wnd->title.height-1,txt.bc);
 8013b88:	687b      	ldr	r3, [r7, #4]
 8013b8a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8013b8e:	b29a      	uxth	r2, r3
 8013b90:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8013b92:	4413      	add	r3, r2
 8013b94:	b29b      	uxth	r3, r3
 8013b96:	3b01      	subs	r3, #1
 8013b98:	b29b      	uxth	r3, r3
 8013b9a:	b21c      	sxth	r4, r3
 8013b9c:	8bfb      	ldrh	r3, [r7, #30]
 8013b9e:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 8013ba2:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 8013ba6:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 8013baa:	9300      	str	r3, [sp, #0]
 8013bac:	4623      	mov	r3, r4
 8013bae:	f7fe fb03 	bl	80121b8 <UG_FillFrame>

      /* Draw title text */
      txt.str = wnd->title.str;
 8013bb2:	687b      	ldr	r3, [r7, #4]
 8013bb4:	699b      	ldr	r3, [r3, #24]
 8013bb6:	60fb      	str	r3, [r7, #12]
      txt.font = wnd->title.font;
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	69db      	ldr	r3, [r3, #28]
 8013bbc:	613b      	str	r3, [r7, #16]
      txt.a.xs = xs+3;
 8013bbe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8013bc0:	3303      	adds	r3, #3
 8013bc2:	b29b      	uxth	r3, r3
 8013bc4:	b21b      	sxth	r3, r3
 8013bc6:	82bb      	strh	r3, [r7, #20]
      txt.a.ys = ys;
 8013bc8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8013bca:	82fb      	strh	r3, [r7, #22]
      txt.a.xe = xe;
 8013bcc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8013bce:	833b      	strh	r3, [r7, #24]
      txt.a.ye = ys+wnd->title.height-1;
 8013bd0:	687b      	ldr	r3, [r7, #4]
 8013bd2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8013bd6:	b29a      	uxth	r2, r3
 8013bd8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8013bda:	4413      	add	r3, r2
 8013bdc:	b29b      	uxth	r3, r3
 8013bde:	3b01      	subs	r3, #1
 8013be0:	b29b      	uxth	r3, r3
 8013be2:	b21b      	sxth	r3, r3
 8013be4:	837b      	strh	r3, [r7, #26]
      txt.align = wnd->title.align;
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8013bec:	f887 3020 	strb.w	r3, [r7, #32]
      txt.h_space = wnd->title.h_space;
 8013bf0:	687b      	ldr	r3, [r7, #4]
 8013bf2:	f993 3020 	ldrsb.w	r3, [r3, #32]
 8013bf6:	b21b      	sxth	r3, r3
 8013bf8:	847b      	strh	r3, [r7, #34]	; 0x22
      txt.v_space = wnd->title.v_space;
 8013bfa:	687b      	ldr	r3, [r7, #4]
 8013bfc:	f993 3021 	ldrsb.w	r3, [r3, #33]	; 0x21
 8013c00:	b21b      	sxth	r3, r3
 8013c02:	84bb      	strh	r3, [r7, #36]	; 0x24
      _UG_PutText( &txt );
 8013c04:	f107 030c 	add.w	r3, r7, #12
 8013c08:	4618      	mov	r0, r3
 8013c0a:	f7ff fc2f 	bl	801346c <_UG_PutText>

      /* Draw line */
      UG_DrawLine(xs,ys+wnd->title.height,xe,ys+wnd->title.height,pal_window[11]);
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8013c14:	b29a      	uxth	r2, r3
 8013c16:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8013c18:	4413      	add	r3, r2
 8013c1a:	b29b      	uxth	r3, r3
 8013c1c:	b219      	sxth	r1, r3
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8013c24:	b29a      	uxth	r2, r3
 8013c26:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8013c28:	4413      	add	r3, r2
 8013c2a:	b29b      	uxth	r3, r3
 8013c2c:	b21b      	sxth	r3, r3
 8013c2e:	f649 5413 	movw	r4, #40211	; 0x9d13
 8013c32:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 8013c36:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 8013c3a:	9400      	str	r4, [sp, #0]
 8013c3c:	f7fe fc5c 	bl	80124f8 <UG_DrawLine>
      return UG_RESULT_OK;
 8013c40:	2300      	movs	r3, #0
 8013c42:	e001      	b.n	8013c48 <_UG_WindowDrawTitle+0x148>
   }
   return UG_RESULT_FAIL;
 8013c44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8013c48:	4618      	mov	r0, r3
 8013c4a:	3734      	adds	r7, #52	; 0x34
 8013c4c:	46bd      	mov	sp, r7
 8013c4e:	bd90      	pop	{r4, r7, pc}
 8013c50:	200020f8 	.word	0x200020f8

08013c54 <_UG_WindowUpdate>:

static void _UG_WindowUpdate( UG_WINDOW* wnd )
{
 8013c54:	b590      	push	{r4, r7, lr}
 8013c56:	b089      	sub	sp, #36	; 0x24
 8013c58:	af02      	add	r7, sp, #8
 8013c5a:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_S16 xs,ys,xe,ye;

   xs = wnd->xs;
 8013c5c:	687b      	ldr	r3, [r7, #4]
 8013c5e:	89db      	ldrh	r3, [r3, #14]
 8013c60:	82bb      	strh	r3, [r7, #20]
   ys = wnd->ys;
 8013c62:	687b      	ldr	r3, [r7, #4]
 8013c64:	8a1b      	ldrh	r3, [r3, #16]
 8013c66:	827b      	strh	r3, [r7, #18]
   xe = wnd->xe;
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	8a5b      	ldrh	r3, [r3, #18]
 8013c6c:	823b      	strh	r3, [r7, #16]
   ye = wnd->ye;
 8013c6e:	687b      	ldr	r3, [r7, #4]
 8013c70:	8a9b      	ldrh	r3, [r3, #20]
 8013c72:	81fb      	strh	r3, [r7, #14]

   wnd->state &= ~WND_STATE_UPDATE;
 8013c74:	687b      	ldr	r3, [r7, #4]
 8013c76:	7a1b      	ldrb	r3, [r3, #8]
 8013c78:	f023 0320 	bic.w	r3, r3, #32
 8013c7c:	b2da      	uxtb	r2, r3
 8013c7e:	687b      	ldr	r3, [r7, #4]
 8013c80:	721a      	strb	r2, [r3, #8]
   /* Is the window visible? */
   if ( wnd->state & WND_STATE_VISIBLE )
 8013c82:	687b      	ldr	r3, [r7, #4]
 8013c84:	7a1b      	ldrb	r3, [r3, #8]
 8013c86:	f003 0308 	and.w	r3, r3, #8
 8013c8a:	2b00      	cmp	r3, #0
 8013c8c:	f000 8084 	beq.w	8013d98 <_UG_WindowUpdate+0x144>
   {
      /* 3D style? */
      if ( (wnd->style & WND_STYLE_3D) && !(wnd->state & WND_STATE_REDRAW_TITLE) )
 8013c90:	687b      	ldr	r3, [r7, #4]
 8013c92:	7d9b      	ldrb	r3, [r3, #22]
 8013c94:	f003 0301 	and.w	r3, r3, #1
 8013c98:	2b00      	cmp	r3, #0
 8013c9a:	d021      	beq.n	8013ce0 <_UG_WindowUpdate+0x8c>
 8013c9c:	687b      	ldr	r3, [r7, #4]
 8013c9e:	7a1b      	ldrb	r3, [r3, #8]
 8013ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013ca4:	2b00      	cmp	r3, #0
 8013ca6:	d11b      	bne.n	8013ce0 <_UG_WindowUpdate+0x8c>
      {
         _UG_DrawObjectFrame(xs,ys,xe,ye,(UG_COLOR*)pal_window);
 8013ca8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8013cac:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8013cb0:	f9b7 1012 	ldrsh.w	r1, [r7, #18]
 8013cb4:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 8013cb8:	4c43      	ldr	r4, [pc, #268]	; (8013dc8 <_UG_WindowUpdate+0x174>)
 8013cba:	9400      	str	r4, [sp, #0]
 8013cbc:	f7ff fd1a 	bl	80136f4 <_UG_DrawObjectFrame>
         xs+=3;
 8013cc0:	8abb      	ldrh	r3, [r7, #20]
 8013cc2:	3303      	adds	r3, #3
 8013cc4:	b29b      	uxth	r3, r3
 8013cc6:	82bb      	strh	r3, [r7, #20]
         ys+=3;
 8013cc8:	8a7b      	ldrh	r3, [r7, #18]
 8013cca:	3303      	adds	r3, #3
 8013ccc:	b29b      	uxth	r3, r3
 8013cce:	827b      	strh	r3, [r7, #18]
         xe-=3;
 8013cd0:	8a3b      	ldrh	r3, [r7, #16]
 8013cd2:	3b03      	subs	r3, #3
 8013cd4:	b29b      	uxth	r3, r3
 8013cd6:	823b      	strh	r3, [r7, #16]
         ye-=3;
 8013cd8:	89fb      	ldrh	r3, [r7, #14]
 8013cda:	3b03      	subs	r3, #3
 8013cdc:	b29b      	uxth	r3, r3
 8013cde:	81fb      	strh	r3, [r7, #14]
      }
      /* Show title bar? */
      if ( wnd->style & WND_STYLE_SHOW_TITLE )
 8013ce0:	687b      	ldr	r3, [r7, #4]
 8013ce2:	7d9b      	ldrb	r3, [r3, #22]
 8013ce4:	f003 0302 	and.w	r3, r3, #2
 8013ce8:	2b00      	cmp	r3, #0
 8013cea:	d01a      	beq.n	8013d22 <_UG_WindowUpdate+0xce>
      {
         _UG_WindowDrawTitle( wnd );
 8013cec:	6878      	ldr	r0, [r7, #4]
 8013cee:	f7ff ff07 	bl	8013b00 <_UG_WindowDrawTitle>
         ys += wnd->title.height+1;
 8013cf2:	687b      	ldr	r3, [r7, #4]
 8013cf4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8013cf8:	b29a      	uxth	r2, r3
 8013cfa:	8a7b      	ldrh	r3, [r7, #18]
 8013cfc:	4413      	add	r3, r2
 8013cfe:	b29b      	uxth	r3, r3
 8013d00:	3301      	adds	r3, #1
 8013d02:	b29b      	uxth	r3, r3
 8013d04:	827b      	strh	r3, [r7, #18]
         if ( wnd->state & WND_STATE_REDRAW_TITLE )
 8013d06:	687b      	ldr	r3, [r7, #4]
 8013d08:	7a1b      	ldrb	r3, [r3, #8]
 8013d0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013d0e:	2b00      	cmp	r3, #0
 8013d10:	d007      	beq.n	8013d22 <_UG_WindowUpdate+0xce>
         {
            wnd->state &= ~WND_STATE_REDRAW_TITLE;
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	7a1b      	ldrb	r3, [r3, #8]
 8013d16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013d1a:	b2da      	uxtb	r2, r3
 8013d1c:	687b      	ldr	r3, [r7, #4]
 8013d1e:	721a      	strb	r2, [r3, #8]
            return;
 8013d20:	e04e      	b.n	8013dc0 <_UG_WindowUpdate+0x16c>
         }
      }
      /* Draw window area? */
      UG_FillFrame(xs,ys,xe,ye,wnd->bc);
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	899b      	ldrh	r3, [r3, #12]
 8013d26:	f9b7 400e 	ldrsh.w	r4, [r7, #14]
 8013d2a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8013d2e:	f9b7 1012 	ldrsh.w	r1, [r7, #18]
 8013d32:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 8013d36:	9300      	str	r3, [sp, #0]
 8013d38:	4623      	mov	r3, r4
 8013d3a:	f7fe fa3d 	bl	80121b8 <UG_FillFrame>

      /* Force each object to be updated! */
      objcnt = wnd->objcnt;
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	781b      	ldrb	r3, [r3, #0]
 8013d42:	81bb      	strh	r3, [r7, #12]
      for(i=0; i<objcnt; i++)
 8013d44:	2300      	movs	r3, #0
 8013d46:	82fb      	strh	r3, [r7, #22]
 8013d48:	e021      	b.n	8013d8e <_UG_WindowUpdate+0x13a>
      {
         obj = (UG_OBJECT*)&wnd->objlst[i];
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	685a      	ldr	r2, [r3, #4]
 8013d4e:	8afb      	ldrh	r3, [r7, #22]
 8013d50:	015b      	lsls	r3, r3, #5
 8013d52:	4413      	add	r3, r2
 8013d54:	60bb      	str	r3, [r7, #8]
         if ( !(obj->state & OBJ_STATE_FREE) && (obj->state & OBJ_STATE_VALID) && (obj->state & OBJ_STATE_VISIBLE) ) obj->state |= (OBJ_STATE_UPDATE | OBJ_STATE_REDRAW);
 8013d56:	68bb      	ldr	r3, [r7, #8]
 8013d58:	781b      	ldrb	r3, [r3, #0]
 8013d5a:	f003 0301 	and.w	r3, r3, #1
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	d112      	bne.n	8013d88 <_UG_WindowUpdate+0x134>
 8013d62:	68bb      	ldr	r3, [r7, #8]
 8013d64:	781b      	ldrb	r3, [r3, #0]
 8013d66:	f003 0302 	and.w	r3, r3, #2
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	d00c      	beq.n	8013d88 <_UG_WindowUpdate+0x134>
 8013d6e:	68bb      	ldr	r3, [r7, #8]
 8013d70:	781b      	ldrb	r3, [r3, #0]
 8013d72:	f003 0308 	and.w	r3, r3, #8
 8013d76:	2b00      	cmp	r3, #0
 8013d78:	d006      	beq.n	8013d88 <_UG_WindowUpdate+0x134>
 8013d7a:	68bb      	ldr	r3, [r7, #8]
 8013d7c:	781b      	ldrb	r3, [r3, #0]
 8013d7e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8013d82:	b2da      	uxtb	r2, r3
 8013d84:	68bb      	ldr	r3, [r7, #8]
 8013d86:	701a      	strb	r2, [r3, #0]
      for(i=0; i<objcnt; i++)
 8013d88:	8afb      	ldrh	r3, [r7, #22]
 8013d8a:	3301      	adds	r3, #1
 8013d8c:	82fb      	strh	r3, [r7, #22]
 8013d8e:	8afa      	ldrh	r2, [r7, #22]
 8013d90:	89bb      	ldrh	r3, [r7, #12]
 8013d92:	429a      	cmp	r2, r3
 8013d94:	d3d9      	bcc.n	8013d4a <_UG_WindowUpdate+0xf6>
 8013d96:	e013      	b.n	8013dc0 <_UG_WindowUpdate+0x16c>
      }
   }
   else
   {
      UG_FillFrame(wnd->xs,wnd->xs,wnd->xe,wnd->ye,gui->desktop_color);
 8013d98:	687b      	ldr	r3, [r7, #4]
 8013d9a:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	f9b3 100e 	ldrsh.w	r1, [r3, #14]
 8013da4:	687b      	ldr	r3, [r7, #4]
 8013da6:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	f9b3 4014 	ldrsh.w	r4, [r3, #20]
 8013db0:	4b06      	ldr	r3, [pc, #24]	; (8013dcc <_UG_WindowUpdate+0x178>)
 8013db2:	681b      	ldr	r3, [r3, #0]
 8013db4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8013db8:	9300      	str	r3, [sp, #0]
 8013dba:	4623      	mov	r3, r4
 8013dbc:	f7fe f9fc 	bl	80121b8 <UG_FillFrame>
   }
}
 8013dc0:	371c      	adds	r7, #28
 8013dc2:	46bd      	mov	sp, r7
 8013dc4:	bd90      	pop	{r4, r7, pc}
 8013dc6:	bf00      	nop
 8013dc8:	0801d47c 	.word	0x0801d47c
 8013dcc:	200020f8 	.word	0x200020f8

08013dd0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013dd0:	b580      	push	{r7, lr}
 8013dd2:	b084      	sub	sp, #16
 8013dd4:	af00      	add	r7, sp, #0
 8013dd6:	6078      	str	r0, [r7, #4]
 8013dd8:	460b      	mov	r3, r1
 8013dda:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8013ddc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8013de0:	f002 f8fc 	bl	8015fdc <USBD_static_malloc>
 8013de4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8013de6:	68fb      	ldr	r3, [r7, #12]
 8013de8:	2b00      	cmp	r3, #0
 8013dea:	d105      	bne.n	8013df8 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8013dec:	687b      	ldr	r3, [r7, #4]
 8013dee:	2200      	movs	r2, #0
 8013df0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8013df4:	2302      	movs	r3, #2
 8013df6:	e066      	b.n	8013ec6 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8013df8:	687b      	ldr	r3, [r7, #4]
 8013dfa:	68fa      	ldr	r2, [r7, #12]
 8013dfc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013e00:	687b      	ldr	r3, [r7, #4]
 8013e02:	7c1b      	ldrb	r3, [r3, #16]
 8013e04:	2b00      	cmp	r3, #0
 8013e06:	d119      	bne.n	8013e3c <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8013e08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013e0c:	2202      	movs	r2, #2
 8013e0e:	2181      	movs	r1, #129	; 0x81
 8013e10:	6878      	ldr	r0, [r7, #4]
 8013e12:	f001 ff8a 	bl	8015d2a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8013e16:	687b      	ldr	r3, [r7, #4]
 8013e18:	2201      	movs	r2, #1
 8013e1a:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8013e1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013e20:	2202      	movs	r2, #2
 8013e22:	2101      	movs	r1, #1
 8013e24:	6878      	ldr	r0, [r7, #4]
 8013e26:	f001 ff80 	bl	8015d2a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8013e2a:	687b      	ldr	r3, [r7, #4]
 8013e2c:	2201      	movs	r2, #1
 8013e2e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8013e32:	687b      	ldr	r3, [r7, #4]
 8013e34:	2210      	movs	r2, #16
 8013e36:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8013e3a:	e016      	b.n	8013e6a <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8013e3c:	2340      	movs	r3, #64	; 0x40
 8013e3e:	2202      	movs	r2, #2
 8013e40:	2181      	movs	r1, #129	; 0x81
 8013e42:	6878      	ldr	r0, [r7, #4]
 8013e44:	f001 ff71 	bl	8015d2a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	2201      	movs	r2, #1
 8013e4c:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8013e4e:	2340      	movs	r3, #64	; 0x40
 8013e50:	2202      	movs	r2, #2
 8013e52:	2101      	movs	r1, #1
 8013e54:	6878      	ldr	r0, [r7, #4]
 8013e56:	f001 ff68 	bl	8015d2a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8013e5a:	687b      	ldr	r3, [r7, #4]
 8013e5c:	2201      	movs	r2, #1
 8013e5e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8013e62:	687b      	ldr	r3, [r7, #4]
 8013e64:	2210      	movs	r2, #16
 8013e66:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8013e6a:	2308      	movs	r3, #8
 8013e6c:	2203      	movs	r2, #3
 8013e6e:	2182      	movs	r1, #130	; 0x82
 8013e70:	6878      	ldr	r0, [r7, #4]
 8013e72:	f001 ff5a 	bl	8015d2a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	2201      	movs	r2, #1
 8013e7a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8013e7e:	687b      	ldr	r3, [r7, #4]
 8013e80:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013e84:	681b      	ldr	r3, [r3, #0]
 8013e86:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8013e88:	68fb      	ldr	r3, [r7, #12]
 8013e8a:	2200      	movs	r2, #0
 8013e8c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8013e90:	68fb      	ldr	r3, [r7, #12]
 8013e92:	2200      	movs	r2, #0
 8013e94:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	7c1b      	ldrb	r3, [r3, #16]
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	d109      	bne.n	8013eb4 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8013ea0:	68fb      	ldr	r3, [r7, #12]
 8013ea2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8013ea6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013eaa:	2101      	movs	r1, #1
 8013eac:	6878      	ldr	r0, [r7, #4]
 8013eae:	f002 f82b 	bl	8015f08 <USBD_LL_PrepareReceive>
 8013eb2:	e007      	b.n	8013ec4 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8013eb4:	68fb      	ldr	r3, [r7, #12]
 8013eb6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8013eba:	2340      	movs	r3, #64	; 0x40
 8013ebc:	2101      	movs	r1, #1
 8013ebe:	6878      	ldr	r0, [r7, #4]
 8013ec0:	f002 f822 	bl	8015f08 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8013ec4:	2300      	movs	r3, #0
}
 8013ec6:	4618      	mov	r0, r3
 8013ec8:	3710      	adds	r7, #16
 8013eca:	46bd      	mov	sp, r7
 8013ecc:	bd80      	pop	{r7, pc}

08013ece <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013ece:	b580      	push	{r7, lr}
 8013ed0:	b082      	sub	sp, #8
 8013ed2:	af00      	add	r7, sp, #0
 8013ed4:	6078      	str	r0, [r7, #4]
 8013ed6:	460b      	mov	r3, r1
 8013ed8:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8013eda:	2181      	movs	r1, #129	; 0x81
 8013edc:	6878      	ldr	r0, [r7, #4]
 8013ede:	f001 ff4a 	bl	8015d76 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8013ee2:	687b      	ldr	r3, [r7, #4]
 8013ee4:	2200      	movs	r2, #0
 8013ee6:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8013ee8:	2101      	movs	r1, #1
 8013eea:	6878      	ldr	r0, [r7, #4]
 8013eec:	f001 ff43 	bl	8015d76 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8013ef0:	687b      	ldr	r3, [r7, #4]
 8013ef2:	2200      	movs	r2, #0
 8013ef4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8013ef8:	2182      	movs	r1, #130	; 0x82
 8013efa:	6878      	ldr	r0, [r7, #4]
 8013efc:	f001 ff3b 	bl	8015d76 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8013f00:	687b      	ldr	r3, [r7, #4]
 8013f02:	2200      	movs	r2, #0
 8013f04:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8013f08:	687b      	ldr	r3, [r7, #4]
 8013f0a:	2200      	movs	r2, #0
 8013f0c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	d00e      	beq.n	8013f38 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013f20:	685b      	ldr	r3, [r3, #4]
 8013f22:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8013f24:	687b      	ldr	r3, [r7, #4]
 8013f26:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013f2a:	4618      	mov	r0, r3
 8013f2c:	f002 f864 	bl	8015ff8 <USBD_static_free>
    pdev->pClassData = NULL;
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	2200      	movs	r2, #0
 8013f34:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8013f38:	2300      	movs	r3, #0
}
 8013f3a:	4618      	mov	r0, r3
 8013f3c:	3708      	adds	r7, #8
 8013f3e:	46bd      	mov	sp, r7
 8013f40:	bd80      	pop	{r7, pc}
	...

08013f44 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8013f44:	b580      	push	{r7, lr}
 8013f46:	b086      	sub	sp, #24
 8013f48:	af00      	add	r7, sp, #0
 8013f4a:	6078      	str	r0, [r7, #4]
 8013f4c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013f4e:	687b      	ldr	r3, [r7, #4]
 8013f50:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013f54:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8013f56:	2300      	movs	r3, #0
 8013f58:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8013f5a:	2300      	movs	r3, #0
 8013f5c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8013f5e:	2300      	movs	r3, #0
 8013f60:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8013f62:	693b      	ldr	r3, [r7, #16]
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	d101      	bne.n	8013f6c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8013f68:	2303      	movs	r3, #3
 8013f6a:	e0af      	b.n	80140cc <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013f6c:	683b      	ldr	r3, [r7, #0]
 8013f6e:	781b      	ldrb	r3, [r3, #0]
 8013f70:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8013f74:	2b00      	cmp	r3, #0
 8013f76:	d03f      	beq.n	8013ff8 <USBD_CDC_Setup+0xb4>
 8013f78:	2b20      	cmp	r3, #32
 8013f7a:	f040 809f 	bne.w	80140bc <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8013f7e:	683b      	ldr	r3, [r7, #0]
 8013f80:	88db      	ldrh	r3, [r3, #6]
 8013f82:	2b00      	cmp	r3, #0
 8013f84:	d02e      	beq.n	8013fe4 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8013f86:	683b      	ldr	r3, [r7, #0]
 8013f88:	781b      	ldrb	r3, [r3, #0]
 8013f8a:	b25b      	sxtb	r3, r3
 8013f8c:	2b00      	cmp	r3, #0
 8013f8e:	da16      	bge.n	8013fbe <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013f90:	687b      	ldr	r3, [r7, #4]
 8013f92:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013f96:	689b      	ldr	r3, [r3, #8]
 8013f98:	683a      	ldr	r2, [r7, #0]
 8013f9a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8013f9c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013f9e:	683a      	ldr	r2, [r7, #0]
 8013fa0:	88d2      	ldrh	r2, [r2, #6]
 8013fa2:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8013fa4:	683b      	ldr	r3, [r7, #0]
 8013fa6:	88db      	ldrh	r3, [r3, #6]
 8013fa8:	2b07      	cmp	r3, #7
 8013faa:	bf28      	it	cs
 8013fac:	2307      	movcs	r3, #7
 8013fae:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8013fb0:	693b      	ldr	r3, [r7, #16]
 8013fb2:	89fa      	ldrh	r2, [r7, #14]
 8013fb4:	4619      	mov	r1, r3
 8013fb6:	6878      	ldr	r0, [r7, #4]
 8013fb8:	f001 facf 	bl	801555a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8013fbc:	e085      	b.n	80140ca <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8013fbe:	683b      	ldr	r3, [r7, #0]
 8013fc0:	785a      	ldrb	r2, [r3, #1]
 8013fc2:	693b      	ldr	r3, [r7, #16]
 8013fc4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8013fc8:	683b      	ldr	r3, [r7, #0]
 8013fca:	88db      	ldrh	r3, [r3, #6]
 8013fcc:	b2da      	uxtb	r2, r3
 8013fce:	693b      	ldr	r3, [r7, #16]
 8013fd0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8013fd4:	6939      	ldr	r1, [r7, #16]
 8013fd6:	683b      	ldr	r3, [r7, #0]
 8013fd8:	88db      	ldrh	r3, [r3, #6]
 8013fda:	461a      	mov	r2, r3
 8013fdc:	6878      	ldr	r0, [r7, #4]
 8013fde:	f001 fae8 	bl	80155b2 <USBD_CtlPrepareRx>
      break;
 8013fe2:	e072      	b.n	80140ca <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013fe4:	687b      	ldr	r3, [r7, #4]
 8013fe6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013fea:	689b      	ldr	r3, [r3, #8]
 8013fec:	683a      	ldr	r2, [r7, #0]
 8013fee:	7850      	ldrb	r0, [r2, #1]
 8013ff0:	2200      	movs	r2, #0
 8013ff2:	6839      	ldr	r1, [r7, #0]
 8013ff4:	4798      	blx	r3
      break;
 8013ff6:	e068      	b.n	80140ca <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013ff8:	683b      	ldr	r3, [r7, #0]
 8013ffa:	785b      	ldrb	r3, [r3, #1]
 8013ffc:	2b0b      	cmp	r3, #11
 8013ffe:	d852      	bhi.n	80140a6 <USBD_CDC_Setup+0x162>
 8014000:	a201      	add	r2, pc, #4	; (adr r2, 8014008 <USBD_CDC_Setup+0xc4>)
 8014002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014006:	bf00      	nop
 8014008:	08014039 	.word	0x08014039
 801400c:	080140b5 	.word	0x080140b5
 8014010:	080140a7 	.word	0x080140a7
 8014014:	080140a7 	.word	0x080140a7
 8014018:	080140a7 	.word	0x080140a7
 801401c:	080140a7 	.word	0x080140a7
 8014020:	080140a7 	.word	0x080140a7
 8014024:	080140a7 	.word	0x080140a7
 8014028:	080140a7 	.word	0x080140a7
 801402c:	080140a7 	.word	0x080140a7
 8014030:	08014063 	.word	0x08014063
 8014034:	0801408d 	.word	0x0801408d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801403e:	b2db      	uxtb	r3, r3
 8014040:	2b03      	cmp	r3, #3
 8014042:	d107      	bne.n	8014054 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8014044:	f107 030a 	add.w	r3, r7, #10
 8014048:	2202      	movs	r2, #2
 801404a:	4619      	mov	r1, r3
 801404c:	6878      	ldr	r0, [r7, #4]
 801404e:	f001 fa84 	bl	801555a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8014052:	e032      	b.n	80140ba <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8014054:	6839      	ldr	r1, [r7, #0]
 8014056:	6878      	ldr	r0, [r7, #4]
 8014058:	f001 fa0e 	bl	8015478 <USBD_CtlError>
            ret = USBD_FAIL;
 801405c:	2303      	movs	r3, #3
 801405e:	75fb      	strb	r3, [r7, #23]
          break;
 8014060:	e02b      	b.n	80140ba <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014068:	b2db      	uxtb	r3, r3
 801406a:	2b03      	cmp	r3, #3
 801406c:	d107      	bne.n	801407e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801406e:	f107 030d 	add.w	r3, r7, #13
 8014072:	2201      	movs	r2, #1
 8014074:	4619      	mov	r1, r3
 8014076:	6878      	ldr	r0, [r7, #4]
 8014078:	f001 fa6f 	bl	801555a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801407c:	e01d      	b.n	80140ba <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 801407e:	6839      	ldr	r1, [r7, #0]
 8014080:	6878      	ldr	r0, [r7, #4]
 8014082:	f001 f9f9 	bl	8015478 <USBD_CtlError>
            ret = USBD_FAIL;
 8014086:	2303      	movs	r3, #3
 8014088:	75fb      	strb	r3, [r7, #23]
          break;
 801408a:	e016      	b.n	80140ba <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 801408c:	687b      	ldr	r3, [r7, #4]
 801408e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014092:	b2db      	uxtb	r3, r3
 8014094:	2b03      	cmp	r3, #3
 8014096:	d00f      	beq.n	80140b8 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8014098:	6839      	ldr	r1, [r7, #0]
 801409a:	6878      	ldr	r0, [r7, #4]
 801409c:	f001 f9ec 	bl	8015478 <USBD_CtlError>
            ret = USBD_FAIL;
 80140a0:	2303      	movs	r3, #3
 80140a2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80140a4:	e008      	b.n	80140b8 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80140a6:	6839      	ldr	r1, [r7, #0]
 80140a8:	6878      	ldr	r0, [r7, #4]
 80140aa:	f001 f9e5 	bl	8015478 <USBD_CtlError>
          ret = USBD_FAIL;
 80140ae:	2303      	movs	r3, #3
 80140b0:	75fb      	strb	r3, [r7, #23]
          break;
 80140b2:	e002      	b.n	80140ba <USBD_CDC_Setup+0x176>
          break;
 80140b4:	bf00      	nop
 80140b6:	e008      	b.n	80140ca <USBD_CDC_Setup+0x186>
          break;
 80140b8:	bf00      	nop
      }
      break;
 80140ba:	e006      	b.n	80140ca <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80140bc:	6839      	ldr	r1, [r7, #0]
 80140be:	6878      	ldr	r0, [r7, #4]
 80140c0:	f001 f9da 	bl	8015478 <USBD_CtlError>
      ret = USBD_FAIL;
 80140c4:	2303      	movs	r3, #3
 80140c6:	75fb      	strb	r3, [r7, #23]
      break;
 80140c8:	bf00      	nop
  }

  return (uint8_t)ret;
 80140ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80140cc:	4618      	mov	r0, r3
 80140ce:	3718      	adds	r7, #24
 80140d0:	46bd      	mov	sp, r7
 80140d2:	bd80      	pop	{r7, pc}

080140d4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80140d4:	b580      	push	{r7, lr}
 80140d6:	b084      	sub	sp, #16
 80140d8:	af00      	add	r7, sp, #0
 80140da:	6078      	str	r0, [r7, #4]
 80140dc:	460b      	mov	r3, r1
 80140de:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80140e6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80140e8:	687b      	ldr	r3, [r7, #4]
 80140ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80140ee:	2b00      	cmp	r3, #0
 80140f0:	d101      	bne.n	80140f6 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80140f2:	2303      	movs	r3, #3
 80140f4:	e04f      	b.n	8014196 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80140f6:	687b      	ldr	r3, [r7, #4]
 80140f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80140fc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80140fe:	78fa      	ldrb	r2, [r7, #3]
 8014100:	6879      	ldr	r1, [r7, #4]
 8014102:	4613      	mov	r3, r2
 8014104:	009b      	lsls	r3, r3, #2
 8014106:	4413      	add	r3, r2
 8014108:	009b      	lsls	r3, r3, #2
 801410a:	440b      	add	r3, r1
 801410c:	3318      	adds	r3, #24
 801410e:	681b      	ldr	r3, [r3, #0]
 8014110:	2b00      	cmp	r3, #0
 8014112:	d029      	beq.n	8014168 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8014114:	78fa      	ldrb	r2, [r7, #3]
 8014116:	6879      	ldr	r1, [r7, #4]
 8014118:	4613      	mov	r3, r2
 801411a:	009b      	lsls	r3, r3, #2
 801411c:	4413      	add	r3, r2
 801411e:	009b      	lsls	r3, r3, #2
 8014120:	440b      	add	r3, r1
 8014122:	3318      	adds	r3, #24
 8014124:	681a      	ldr	r2, [r3, #0]
 8014126:	78f9      	ldrb	r1, [r7, #3]
 8014128:	68f8      	ldr	r0, [r7, #12]
 801412a:	460b      	mov	r3, r1
 801412c:	009b      	lsls	r3, r3, #2
 801412e:	440b      	add	r3, r1
 8014130:	00db      	lsls	r3, r3, #3
 8014132:	4403      	add	r3, r0
 8014134:	3320      	adds	r3, #32
 8014136:	681b      	ldr	r3, [r3, #0]
 8014138:	fbb2 f1f3 	udiv	r1, r2, r3
 801413c:	fb01 f303 	mul.w	r3, r1, r3
 8014140:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8014142:	2b00      	cmp	r3, #0
 8014144:	d110      	bne.n	8014168 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8014146:	78fa      	ldrb	r2, [r7, #3]
 8014148:	6879      	ldr	r1, [r7, #4]
 801414a:	4613      	mov	r3, r2
 801414c:	009b      	lsls	r3, r3, #2
 801414e:	4413      	add	r3, r2
 8014150:	009b      	lsls	r3, r3, #2
 8014152:	440b      	add	r3, r1
 8014154:	3318      	adds	r3, #24
 8014156:	2200      	movs	r2, #0
 8014158:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801415a:	78f9      	ldrb	r1, [r7, #3]
 801415c:	2300      	movs	r3, #0
 801415e:	2200      	movs	r2, #0
 8014160:	6878      	ldr	r0, [r7, #4]
 8014162:	f001 feb0 	bl	8015ec6 <USBD_LL_Transmit>
 8014166:	e015      	b.n	8014194 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8014168:	68bb      	ldr	r3, [r7, #8]
 801416a:	2200      	movs	r2, #0
 801416c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8014170:	687b      	ldr	r3, [r7, #4]
 8014172:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014176:	691b      	ldr	r3, [r3, #16]
 8014178:	2b00      	cmp	r3, #0
 801417a:	d00b      	beq.n	8014194 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014182:	691b      	ldr	r3, [r3, #16]
 8014184:	68ba      	ldr	r2, [r7, #8]
 8014186:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 801418a:	68ba      	ldr	r2, [r7, #8]
 801418c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8014190:	78fa      	ldrb	r2, [r7, #3]
 8014192:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8014194:	2300      	movs	r3, #0
}
 8014196:	4618      	mov	r0, r3
 8014198:	3710      	adds	r7, #16
 801419a:	46bd      	mov	sp, r7
 801419c:	bd80      	pop	{r7, pc}

0801419e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801419e:	b580      	push	{r7, lr}
 80141a0:	b084      	sub	sp, #16
 80141a2:	af00      	add	r7, sp, #0
 80141a4:	6078      	str	r0, [r7, #4]
 80141a6:	460b      	mov	r3, r1
 80141a8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80141b0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80141b2:	687b      	ldr	r3, [r7, #4]
 80141b4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80141b8:	2b00      	cmp	r3, #0
 80141ba:	d101      	bne.n	80141c0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80141bc:	2303      	movs	r3, #3
 80141be:	e015      	b.n	80141ec <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80141c0:	78fb      	ldrb	r3, [r7, #3]
 80141c2:	4619      	mov	r1, r3
 80141c4:	6878      	ldr	r0, [r7, #4]
 80141c6:	f001 fec0 	bl	8015f4a <USBD_LL_GetRxDataSize>
 80141ca:	4602      	mov	r2, r0
 80141cc:	68fb      	ldr	r3, [r7, #12]
 80141ce:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80141d8:	68db      	ldr	r3, [r3, #12]
 80141da:	68fa      	ldr	r2, [r7, #12]
 80141dc:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80141e0:	68fa      	ldr	r2, [r7, #12]
 80141e2:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80141e6:	4611      	mov	r1, r2
 80141e8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80141ea:	2300      	movs	r3, #0
}
 80141ec:	4618      	mov	r0, r3
 80141ee:	3710      	adds	r7, #16
 80141f0:	46bd      	mov	sp, r7
 80141f2:	bd80      	pop	{r7, pc}

080141f4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80141f4:	b580      	push	{r7, lr}
 80141f6:	b084      	sub	sp, #16
 80141f8:	af00      	add	r7, sp, #0
 80141fa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80141fc:	687b      	ldr	r3, [r7, #4]
 80141fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8014202:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8014204:	68fb      	ldr	r3, [r7, #12]
 8014206:	2b00      	cmp	r3, #0
 8014208:	d101      	bne.n	801420e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 801420a:	2303      	movs	r3, #3
 801420c:	e01b      	b.n	8014246 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 801420e:	687b      	ldr	r3, [r7, #4]
 8014210:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014214:	2b00      	cmp	r3, #0
 8014216:	d015      	beq.n	8014244 <USBD_CDC_EP0_RxReady+0x50>
 8014218:	68fb      	ldr	r3, [r7, #12]
 801421a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 801421e:	2bff      	cmp	r3, #255	; 0xff
 8014220:	d010      	beq.n	8014244 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8014222:	687b      	ldr	r3, [r7, #4]
 8014224:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014228:	689b      	ldr	r3, [r3, #8]
 801422a:	68fa      	ldr	r2, [r7, #12]
 801422c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8014230:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8014232:	68fa      	ldr	r2, [r7, #12]
 8014234:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8014238:	b292      	uxth	r2, r2
 801423a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801423c:	68fb      	ldr	r3, [r7, #12]
 801423e:	22ff      	movs	r2, #255	; 0xff
 8014240:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8014244:	2300      	movs	r3, #0
}
 8014246:	4618      	mov	r0, r3
 8014248:	3710      	adds	r7, #16
 801424a:	46bd      	mov	sp, r7
 801424c:	bd80      	pop	{r7, pc}
	...

08014250 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8014250:	b480      	push	{r7}
 8014252:	b083      	sub	sp, #12
 8014254:	af00      	add	r7, sp, #0
 8014256:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8014258:	687b      	ldr	r3, [r7, #4]
 801425a:	2243      	movs	r2, #67	; 0x43
 801425c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801425e:	4b03      	ldr	r3, [pc, #12]	; (801426c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8014260:	4618      	mov	r0, r3
 8014262:	370c      	adds	r7, #12
 8014264:	46bd      	mov	sp, r7
 8014266:	f85d 7b04 	ldr.w	r7, [sp], #4
 801426a:	4770      	bx	lr
 801426c:	20000288 	.word	0x20000288

08014270 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8014270:	b480      	push	{r7}
 8014272:	b083      	sub	sp, #12
 8014274:	af00      	add	r7, sp, #0
 8014276:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	2243      	movs	r2, #67	; 0x43
 801427c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801427e:	4b03      	ldr	r3, [pc, #12]	; (801428c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8014280:	4618      	mov	r0, r3
 8014282:	370c      	adds	r7, #12
 8014284:	46bd      	mov	sp, r7
 8014286:	f85d 7b04 	ldr.w	r7, [sp], #4
 801428a:	4770      	bx	lr
 801428c:	20000244 	.word	0x20000244

08014290 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8014290:	b480      	push	{r7}
 8014292:	b083      	sub	sp, #12
 8014294:	af00      	add	r7, sp, #0
 8014296:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8014298:	687b      	ldr	r3, [r7, #4]
 801429a:	2243      	movs	r2, #67	; 0x43
 801429c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 801429e:	4b03      	ldr	r3, [pc, #12]	; (80142ac <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80142a0:	4618      	mov	r0, r3
 80142a2:	370c      	adds	r7, #12
 80142a4:	46bd      	mov	sp, r7
 80142a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142aa:	4770      	bx	lr
 80142ac:	200002cc 	.word	0x200002cc

080142b0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80142b0:	b480      	push	{r7}
 80142b2:	b083      	sub	sp, #12
 80142b4:	af00      	add	r7, sp, #0
 80142b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80142b8:	687b      	ldr	r3, [r7, #4]
 80142ba:	220a      	movs	r2, #10
 80142bc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80142be:	4b03      	ldr	r3, [pc, #12]	; (80142cc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80142c0:	4618      	mov	r0, r3
 80142c2:	370c      	adds	r7, #12
 80142c4:	46bd      	mov	sp, r7
 80142c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142ca:	4770      	bx	lr
 80142cc:	20000200 	.word	0x20000200

080142d0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80142d0:	b480      	push	{r7}
 80142d2:	b083      	sub	sp, #12
 80142d4:	af00      	add	r7, sp, #0
 80142d6:	6078      	str	r0, [r7, #4]
 80142d8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80142da:	683b      	ldr	r3, [r7, #0]
 80142dc:	2b00      	cmp	r3, #0
 80142de:	d101      	bne.n	80142e4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80142e0:	2303      	movs	r3, #3
 80142e2:	e004      	b.n	80142ee <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80142e4:	687b      	ldr	r3, [r7, #4]
 80142e6:	683a      	ldr	r2, [r7, #0]
 80142e8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80142ec:	2300      	movs	r3, #0
}
 80142ee:	4618      	mov	r0, r3
 80142f0:	370c      	adds	r7, #12
 80142f2:	46bd      	mov	sp, r7
 80142f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142f8:	4770      	bx	lr

080142fa <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80142fa:	b480      	push	{r7}
 80142fc:	b087      	sub	sp, #28
 80142fe:	af00      	add	r7, sp, #0
 8014300:	60f8      	str	r0, [r7, #12]
 8014302:	60b9      	str	r1, [r7, #8]
 8014304:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8014306:	68fb      	ldr	r3, [r7, #12]
 8014308:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801430c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 801430e:	697b      	ldr	r3, [r7, #20]
 8014310:	2b00      	cmp	r3, #0
 8014312:	d101      	bne.n	8014318 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8014314:	2303      	movs	r3, #3
 8014316:	e008      	b.n	801432a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8014318:	697b      	ldr	r3, [r7, #20]
 801431a:	68ba      	ldr	r2, [r7, #8]
 801431c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8014320:	697b      	ldr	r3, [r7, #20]
 8014322:	687a      	ldr	r2, [r7, #4]
 8014324:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8014328:	2300      	movs	r3, #0
}
 801432a:	4618      	mov	r0, r3
 801432c:	371c      	adds	r7, #28
 801432e:	46bd      	mov	sp, r7
 8014330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014334:	4770      	bx	lr

08014336 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8014336:	b480      	push	{r7}
 8014338:	b085      	sub	sp, #20
 801433a:	af00      	add	r7, sp, #0
 801433c:	6078      	str	r0, [r7, #4]
 801433e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8014346:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8014348:	68fb      	ldr	r3, [r7, #12]
 801434a:	2b00      	cmp	r3, #0
 801434c:	d101      	bne.n	8014352 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 801434e:	2303      	movs	r3, #3
 8014350:	e004      	b.n	801435c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8014352:	68fb      	ldr	r3, [r7, #12]
 8014354:	683a      	ldr	r2, [r7, #0]
 8014356:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 801435a:	2300      	movs	r3, #0
}
 801435c:	4618      	mov	r0, r3
 801435e:	3714      	adds	r7, #20
 8014360:	46bd      	mov	sp, r7
 8014362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014366:	4770      	bx	lr

08014368 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8014368:	b580      	push	{r7, lr}
 801436a:	b084      	sub	sp, #16
 801436c:	af00      	add	r7, sp, #0
 801436e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8014370:	687b      	ldr	r3, [r7, #4]
 8014372:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8014376:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8014378:	2301      	movs	r3, #1
 801437a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 801437c:	687b      	ldr	r3, [r7, #4]
 801437e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8014382:	2b00      	cmp	r3, #0
 8014384:	d101      	bne.n	801438a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8014386:	2303      	movs	r3, #3
 8014388:	e01a      	b.n	80143c0 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 801438a:	68bb      	ldr	r3, [r7, #8]
 801438c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8014390:	2b00      	cmp	r3, #0
 8014392:	d114      	bne.n	80143be <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8014394:	68bb      	ldr	r3, [r7, #8]
 8014396:	2201      	movs	r2, #1
 8014398:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 801439c:	68bb      	ldr	r3, [r7, #8]
 801439e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80143a6:	68bb      	ldr	r3, [r7, #8]
 80143a8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80143ac:	68bb      	ldr	r3, [r7, #8]
 80143ae:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80143b2:	2181      	movs	r1, #129	; 0x81
 80143b4:	6878      	ldr	r0, [r7, #4]
 80143b6:	f001 fd86 	bl	8015ec6 <USBD_LL_Transmit>

    ret = USBD_OK;
 80143ba:	2300      	movs	r3, #0
 80143bc:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80143be:	7bfb      	ldrb	r3, [r7, #15]
}
 80143c0:	4618      	mov	r0, r3
 80143c2:	3710      	adds	r7, #16
 80143c4:	46bd      	mov	sp, r7
 80143c6:	bd80      	pop	{r7, pc}

080143c8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80143c8:	b580      	push	{r7, lr}
 80143ca:	b084      	sub	sp, #16
 80143cc:	af00      	add	r7, sp, #0
 80143ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80143d0:	687b      	ldr	r3, [r7, #4]
 80143d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80143d6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80143d8:	687b      	ldr	r3, [r7, #4]
 80143da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80143de:	2b00      	cmp	r3, #0
 80143e0:	d101      	bne.n	80143e6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80143e2:	2303      	movs	r3, #3
 80143e4:	e016      	b.n	8014414 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80143e6:	687b      	ldr	r3, [r7, #4]
 80143e8:	7c1b      	ldrb	r3, [r3, #16]
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	d109      	bne.n	8014402 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80143ee:	68fb      	ldr	r3, [r7, #12]
 80143f0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80143f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80143f8:	2101      	movs	r1, #1
 80143fa:	6878      	ldr	r0, [r7, #4]
 80143fc:	f001 fd84 	bl	8015f08 <USBD_LL_PrepareReceive>
 8014400:	e007      	b.n	8014412 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8014402:	68fb      	ldr	r3, [r7, #12]
 8014404:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8014408:	2340      	movs	r3, #64	; 0x40
 801440a:	2101      	movs	r1, #1
 801440c:	6878      	ldr	r0, [r7, #4]
 801440e:	f001 fd7b 	bl	8015f08 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8014412:	2300      	movs	r3, #0
}
 8014414:	4618      	mov	r0, r3
 8014416:	3710      	adds	r7, #16
 8014418:	46bd      	mov	sp, r7
 801441a:	bd80      	pop	{r7, pc}

0801441c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801441c:	b580      	push	{r7, lr}
 801441e:	b086      	sub	sp, #24
 8014420:	af00      	add	r7, sp, #0
 8014422:	60f8      	str	r0, [r7, #12]
 8014424:	60b9      	str	r1, [r7, #8]
 8014426:	4613      	mov	r3, r2
 8014428:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801442a:	68fb      	ldr	r3, [r7, #12]
 801442c:	2b00      	cmp	r3, #0
 801442e:	d101      	bne.n	8014434 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8014430:	2303      	movs	r3, #3
 8014432:	e01f      	b.n	8014474 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8014434:	68fb      	ldr	r3, [r7, #12]
 8014436:	2200      	movs	r2, #0
 8014438:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 801443c:	68fb      	ldr	r3, [r7, #12]
 801443e:	2200      	movs	r2, #0
 8014440:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8014444:	68fb      	ldr	r3, [r7, #12]
 8014446:	2200      	movs	r2, #0
 8014448:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801444c:	68bb      	ldr	r3, [r7, #8]
 801444e:	2b00      	cmp	r3, #0
 8014450:	d003      	beq.n	801445a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8014452:	68fb      	ldr	r3, [r7, #12]
 8014454:	68ba      	ldr	r2, [r7, #8]
 8014456:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801445a:	68fb      	ldr	r3, [r7, #12]
 801445c:	2201      	movs	r2, #1
 801445e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8014462:	68fb      	ldr	r3, [r7, #12]
 8014464:	79fa      	ldrb	r2, [r7, #7]
 8014466:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8014468:	68f8      	ldr	r0, [r7, #12]
 801446a:	f001 fbe3 	bl	8015c34 <USBD_LL_Init>
 801446e:	4603      	mov	r3, r0
 8014470:	75fb      	strb	r3, [r7, #23]

  return ret;
 8014472:	7dfb      	ldrb	r3, [r7, #23]
}
 8014474:	4618      	mov	r0, r3
 8014476:	3718      	adds	r7, #24
 8014478:	46bd      	mov	sp, r7
 801447a:	bd80      	pop	{r7, pc}

0801447c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801447c:	b580      	push	{r7, lr}
 801447e:	b084      	sub	sp, #16
 8014480:	af00      	add	r7, sp, #0
 8014482:	6078      	str	r0, [r7, #4]
 8014484:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8014486:	2300      	movs	r3, #0
 8014488:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801448a:	683b      	ldr	r3, [r7, #0]
 801448c:	2b00      	cmp	r3, #0
 801448e:	d101      	bne.n	8014494 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8014490:	2303      	movs	r3, #3
 8014492:	e016      	b.n	80144c2 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	683a      	ldr	r2, [r7, #0]
 8014498:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 801449c:	687b      	ldr	r3, [r7, #4]
 801449e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80144a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80144a4:	2b00      	cmp	r3, #0
 80144a6:	d00b      	beq.n	80144c0 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80144a8:	687b      	ldr	r3, [r7, #4]
 80144aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80144ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80144b0:	f107 020e 	add.w	r2, r7, #14
 80144b4:	4610      	mov	r0, r2
 80144b6:	4798      	blx	r3
 80144b8:	4602      	mov	r2, r0
 80144ba:	687b      	ldr	r3, [r7, #4]
 80144bc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80144c0:	2300      	movs	r3, #0
}
 80144c2:	4618      	mov	r0, r3
 80144c4:	3710      	adds	r7, #16
 80144c6:	46bd      	mov	sp, r7
 80144c8:	bd80      	pop	{r7, pc}

080144ca <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80144ca:	b580      	push	{r7, lr}
 80144cc:	b082      	sub	sp, #8
 80144ce:	af00      	add	r7, sp, #0
 80144d0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80144d2:	6878      	ldr	r0, [r7, #4]
 80144d4:	f001 fc0e 	bl	8015cf4 <USBD_LL_Start>
 80144d8:	4603      	mov	r3, r0
}
 80144da:	4618      	mov	r0, r3
 80144dc:	3708      	adds	r7, #8
 80144de:	46bd      	mov	sp, r7
 80144e0:	bd80      	pop	{r7, pc}

080144e2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80144e2:	b480      	push	{r7}
 80144e4:	b083      	sub	sp, #12
 80144e6:	af00      	add	r7, sp, #0
 80144e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80144ea:	2300      	movs	r3, #0
}
 80144ec:	4618      	mov	r0, r3
 80144ee:	370c      	adds	r7, #12
 80144f0:	46bd      	mov	sp, r7
 80144f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144f6:	4770      	bx	lr

080144f8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80144f8:	b580      	push	{r7, lr}
 80144fa:	b084      	sub	sp, #16
 80144fc:	af00      	add	r7, sp, #0
 80144fe:	6078      	str	r0, [r7, #4]
 8014500:	460b      	mov	r3, r1
 8014502:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8014504:	2303      	movs	r3, #3
 8014506:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8014508:	687b      	ldr	r3, [r7, #4]
 801450a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801450e:	2b00      	cmp	r3, #0
 8014510:	d009      	beq.n	8014526 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8014512:	687b      	ldr	r3, [r7, #4]
 8014514:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014518:	681b      	ldr	r3, [r3, #0]
 801451a:	78fa      	ldrb	r2, [r7, #3]
 801451c:	4611      	mov	r1, r2
 801451e:	6878      	ldr	r0, [r7, #4]
 8014520:	4798      	blx	r3
 8014522:	4603      	mov	r3, r0
 8014524:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8014526:	7bfb      	ldrb	r3, [r7, #15]
}
 8014528:	4618      	mov	r0, r3
 801452a:	3710      	adds	r7, #16
 801452c:	46bd      	mov	sp, r7
 801452e:	bd80      	pop	{r7, pc}

08014530 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8014530:	b580      	push	{r7, lr}
 8014532:	b082      	sub	sp, #8
 8014534:	af00      	add	r7, sp, #0
 8014536:	6078      	str	r0, [r7, #4]
 8014538:	460b      	mov	r3, r1
 801453a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 801453c:	687b      	ldr	r3, [r7, #4]
 801453e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014542:	2b00      	cmp	r3, #0
 8014544:	d007      	beq.n	8014556 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8014546:	687b      	ldr	r3, [r7, #4]
 8014548:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801454c:	685b      	ldr	r3, [r3, #4]
 801454e:	78fa      	ldrb	r2, [r7, #3]
 8014550:	4611      	mov	r1, r2
 8014552:	6878      	ldr	r0, [r7, #4]
 8014554:	4798      	blx	r3
  }

  return USBD_OK;
 8014556:	2300      	movs	r3, #0
}
 8014558:	4618      	mov	r0, r3
 801455a:	3708      	adds	r7, #8
 801455c:	46bd      	mov	sp, r7
 801455e:	bd80      	pop	{r7, pc}

08014560 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8014560:	b580      	push	{r7, lr}
 8014562:	b084      	sub	sp, #16
 8014564:	af00      	add	r7, sp, #0
 8014566:	6078      	str	r0, [r7, #4]
 8014568:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801456a:	687b      	ldr	r3, [r7, #4]
 801456c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8014570:	6839      	ldr	r1, [r7, #0]
 8014572:	4618      	mov	r0, r3
 8014574:	f000 ff46 	bl	8015404 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8014578:	687b      	ldr	r3, [r7, #4]
 801457a:	2201      	movs	r2, #1
 801457c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8014580:	687b      	ldr	r3, [r7, #4]
 8014582:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8014586:	461a      	mov	r2, r3
 8014588:	687b      	ldr	r3, [r7, #4]
 801458a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801458e:	687b      	ldr	r3, [r7, #4]
 8014590:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8014594:	f003 031f 	and.w	r3, r3, #31
 8014598:	2b02      	cmp	r3, #2
 801459a:	d01a      	beq.n	80145d2 <USBD_LL_SetupStage+0x72>
 801459c:	2b02      	cmp	r3, #2
 801459e:	d822      	bhi.n	80145e6 <USBD_LL_SetupStage+0x86>
 80145a0:	2b00      	cmp	r3, #0
 80145a2:	d002      	beq.n	80145aa <USBD_LL_SetupStage+0x4a>
 80145a4:	2b01      	cmp	r3, #1
 80145a6:	d00a      	beq.n	80145be <USBD_LL_SetupStage+0x5e>
 80145a8:	e01d      	b.n	80145e6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80145aa:	687b      	ldr	r3, [r7, #4]
 80145ac:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80145b0:	4619      	mov	r1, r3
 80145b2:	6878      	ldr	r0, [r7, #4]
 80145b4:	f000 f9ee 	bl	8014994 <USBD_StdDevReq>
 80145b8:	4603      	mov	r3, r0
 80145ba:	73fb      	strb	r3, [r7, #15]
      break;
 80145bc:	e020      	b.n	8014600 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80145be:	687b      	ldr	r3, [r7, #4]
 80145c0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80145c4:	4619      	mov	r1, r3
 80145c6:	6878      	ldr	r0, [r7, #4]
 80145c8:	f000 fa52 	bl	8014a70 <USBD_StdItfReq>
 80145cc:	4603      	mov	r3, r0
 80145ce:	73fb      	strb	r3, [r7, #15]
      break;
 80145d0:	e016      	b.n	8014600 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80145d2:	687b      	ldr	r3, [r7, #4]
 80145d4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80145d8:	4619      	mov	r1, r3
 80145da:	6878      	ldr	r0, [r7, #4]
 80145dc:	f000 fa91 	bl	8014b02 <USBD_StdEPReq>
 80145e0:	4603      	mov	r3, r0
 80145e2:	73fb      	strb	r3, [r7, #15]
      break;
 80145e4:	e00c      	b.n	8014600 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80145e6:	687b      	ldr	r3, [r7, #4]
 80145e8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80145ec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80145f0:	b2db      	uxtb	r3, r3
 80145f2:	4619      	mov	r1, r3
 80145f4:	6878      	ldr	r0, [r7, #4]
 80145f6:	f001 fbdd 	bl	8015db4 <USBD_LL_StallEP>
 80145fa:	4603      	mov	r3, r0
 80145fc:	73fb      	strb	r3, [r7, #15]
      break;
 80145fe:	bf00      	nop
  }

  return ret;
 8014600:	7bfb      	ldrb	r3, [r7, #15]
}
 8014602:	4618      	mov	r0, r3
 8014604:	3710      	adds	r7, #16
 8014606:	46bd      	mov	sp, r7
 8014608:	bd80      	pop	{r7, pc}

0801460a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801460a:	b580      	push	{r7, lr}
 801460c:	b086      	sub	sp, #24
 801460e:	af00      	add	r7, sp, #0
 8014610:	60f8      	str	r0, [r7, #12]
 8014612:	460b      	mov	r3, r1
 8014614:	607a      	str	r2, [r7, #4]
 8014616:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8014618:	7afb      	ldrb	r3, [r7, #11]
 801461a:	2b00      	cmp	r3, #0
 801461c:	d138      	bne.n	8014690 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 801461e:	68fb      	ldr	r3, [r7, #12]
 8014620:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8014624:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8014626:	68fb      	ldr	r3, [r7, #12]
 8014628:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801462c:	2b03      	cmp	r3, #3
 801462e:	d14a      	bne.n	80146c6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8014630:	693b      	ldr	r3, [r7, #16]
 8014632:	689a      	ldr	r2, [r3, #8]
 8014634:	693b      	ldr	r3, [r7, #16]
 8014636:	68db      	ldr	r3, [r3, #12]
 8014638:	429a      	cmp	r2, r3
 801463a:	d913      	bls.n	8014664 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801463c:	693b      	ldr	r3, [r7, #16]
 801463e:	689a      	ldr	r2, [r3, #8]
 8014640:	693b      	ldr	r3, [r7, #16]
 8014642:	68db      	ldr	r3, [r3, #12]
 8014644:	1ad2      	subs	r2, r2, r3
 8014646:	693b      	ldr	r3, [r7, #16]
 8014648:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801464a:	693b      	ldr	r3, [r7, #16]
 801464c:	68da      	ldr	r2, [r3, #12]
 801464e:	693b      	ldr	r3, [r7, #16]
 8014650:	689b      	ldr	r3, [r3, #8]
 8014652:	4293      	cmp	r3, r2
 8014654:	bf28      	it	cs
 8014656:	4613      	movcs	r3, r2
 8014658:	461a      	mov	r2, r3
 801465a:	6879      	ldr	r1, [r7, #4]
 801465c:	68f8      	ldr	r0, [r7, #12]
 801465e:	f000 ffc5 	bl	80155ec <USBD_CtlContinueRx>
 8014662:	e030      	b.n	80146c6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014664:	68fb      	ldr	r3, [r7, #12]
 8014666:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801466a:	b2db      	uxtb	r3, r3
 801466c:	2b03      	cmp	r3, #3
 801466e:	d10b      	bne.n	8014688 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8014670:	68fb      	ldr	r3, [r7, #12]
 8014672:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014676:	691b      	ldr	r3, [r3, #16]
 8014678:	2b00      	cmp	r3, #0
 801467a:	d005      	beq.n	8014688 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 801467c:	68fb      	ldr	r3, [r7, #12]
 801467e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014682:	691b      	ldr	r3, [r3, #16]
 8014684:	68f8      	ldr	r0, [r7, #12]
 8014686:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8014688:	68f8      	ldr	r0, [r7, #12]
 801468a:	f000 ffc0 	bl	801560e <USBD_CtlSendStatus>
 801468e:	e01a      	b.n	80146c6 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014690:	68fb      	ldr	r3, [r7, #12]
 8014692:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014696:	b2db      	uxtb	r3, r3
 8014698:	2b03      	cmp	r3, #3
 801469a:	d114      	bne.n	80146c6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 801469c:	68fb      	ldr	r3, [r7, #12]
 801469e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80146a2:	699b      	ldr	r3, [r3, #24]
 80146a4:	2b00      	cmp	r3, #0
 80146a6:	d00e      	beq.n	80146c6 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80146a8:	68fb      	ldr	r3, [r7, #12]
 80146aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80146ae:	699b      	ldr	r3, [r3, #24]
 80146b0:	7afa      	ldrb	r2, [r7, #11]
 80146b2:	4611      	mov	r1, r2
 80146b4:	68f8      	ldr	r0, [r7, #12]
 80146b6:	4798      	blx	r3
 80146b8:	4603      	mov	r3, r0
 80146ba:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80146bc:	7dfb      	ldrb	r3, [r7, #23]
 80146be:	2b00      	cmp	r3, #0
 80146c0:	d001      	beq.n	80146c6 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80146c2:	7dfb      	ldrb	r3, [r7, #23]
 80146c4:	e000      	b.n	80146c8 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80146c6:	2300      	movs	r3, #0
}
 80146c8:	4618      	mov	r0, r3
 80146ca:	3718      	adds	r7, #24
 80146cc:	46bd      	mov	sp, r7
 80146ce:	bd80      	pop	{r7, pc}

080146d0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80146d0:	b580      	push	{r7, lr}
 80146d2:	b086      	sub	sp, #24
 80146d4:	af00      	add	r7, sp, #0
 80146d6:	60f8      	str	r0, [r7, #12]
 80146d8:	460b      	mov	r3, r1
 80146da:	607a      	str	r2, [r7, #4]
 80146dc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80146de:	7afb      	ldrb	r3, [r7, #11]
 80146e0:	2b00      	cmp	r3, #0
 80146e2:	d16b      	bne.n	80147bc <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80146e4:	68fb      	ldr	r3, [r7, #12]
 80146e6:	3314      	adds	r3, #20
 80146e8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80146ea:	68fb      	ldr	r3, [r7, #12]
 80146ec:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80146f0:	2b02      	cmp	r3, #2
 80146f2:	d156      	bne.n	80147a2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80146f4:	693b      	ldr	r3, [r7, #16]
 80146f6:	689a      	ldr	r2, [r3, #8]
 80146f8:	693b      	ldr	r3, [r7, #16]
 80146fa:	68db      	ldr	r3, [r3, #12]
 80146fc:	429a      	cmp	r2, r3
 80146fe:	d914      	bls.n	801472a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8014700:	693b      	ldr	r3, [r7, #16]
 8014702:	689a      	ldr	r2, [r3, #8]
 8014704:	693b      	ldr	r3, [r7, #16]
 8014706:	68db      	ldr	r3, [r3, #12]
 8014708:	1ad2      	subs	r2, r2, r3
 801470a:	693b      	ldr	r3, [r7, #16]
 801470c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801470e:	693b      	ldr	r3, [r7, #16]
 8014710:	689b      	ldr	r3, [r3, #8]
 8014712:	461a      	mov	r2, r3
 8014714:	6879      	ldr	r1, [r7, #4]
 8014716:	68f8      	ldr	r0, [r7, #12]
 8014718:	f000 ff3a 	bl	8015590 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801471c:	2300      	movs	r3, #0
 801471e:	2200      	movs	r2, #0
 8014720:	2100      	movs	r1, #0
 8014722:	68f8      	ldr	r0, [r7, #12]
 8014724:	f001 fbf0 	bl	8015f08 <USBD_LL_PrepareReceive>
 8014728:	e03b      	b.n	80147a2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801472a:	693b      	ldr	r3, [r7, #16]
 801472c:	68da      	ldr	r2, [r3, #12]
 801472e:	693b      	ldr	r3, [r7, #16]
 8014730:	689b      	ldr	r3, [r3, #8]
 8014732:	429a      	cmp	r2, r3
 8014734:	d11c      	bne.n	8014770 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8014736:	693b      	ldr	r3, [r7, #16]
 8014738:	685a      	ldr	r2, [r3, #4]
 801473a:	693b      	ldr	r3, [r7, #16]
 801473c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801473e:	429a      	cmp	r2, r3
 8014740:	d316      	bcc.n	8014770 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8014742:	693b      	ldr	r3, [r7, #16]
 8014744:	685a      	ldr	r2, [r3, #4]
 8014746:	68fb      	ldr	r3, [r7, #12]
 8014748:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 801474c:	429a      	cmp	r2, r3
 801474e:	d20f      	bcs.n	8014770 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8014750:	2200      	movs	r2, #0
 8014752:	2100      	movs	r1, #0
 8014754:	68f8      	ldr	r0, [r7, #12]
 8014756:	f000 ff1b 	bl	8015590 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801475a:	68fb      	ldr	r3, [r7, #12]
 801475c:	2200      	movs	r2, #0
 801475e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014762:	2300      	movs	r3, #0
 8014764:	2200      	movs	r2, #0
 8014766:	2100      	movs	r1, #0
 8014768:	68f8      	ldr	r0, [r7, #12]
 801476a:	f001 fbcd 	bl	8015f08 <USBD_LL_PrepareReceive>
 801476e:	e018      	b.n	80147a2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014770:	68fb      	ldr	r3, [r7, #12]
 8014772:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014776:	b2db      	uxtb	r3, r3
 8014778:	2b03      	cmp	r3, #3
 801477a:	d10b      	bne.n	8014794 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 801477c:	68fb      	ldr	r3, [r7, #12]
 801477e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014782:	68db      	ldr	r3, [r3, #12]
 8014784:	2b00      	cmp	r3, #0
 8014786:	d005      	beq.n	8014794 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8014788:	68fb      	ldr	r3, [r7, #12]
 801478a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801478e:	68db      	ldr	r3, [r3, #12]
 8014790:	68f8      	ldr	r0, [r7, #12]
 8014792:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8014794:	2180      	movs	r1, #128	; 0x80
 8014796:	68f8      	ldr	r0, [r7, #12]
 8014798:	f001 fb0c 	bl	8015db4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801479c:	68f8      	ldr	r0, [r7, #12]
 801479e:	f000 ff49 	bl	8015634 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80147a2:	68fb      	ldr	r3, [r7, #12]
 80147a4:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80147a8:	2b01      	cmp	r3, #1
 80147aa:	d122      	bne.n	80147f2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80147ac:	68f8      	ldr	r0, [r7, #12]
 80147ae:	f7ff fe98 	bl	80144e2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80147b2:	68fb      	ldr	r3, [r7, #12]
 80147b4:	2200      	movs	r2, #0
 80147b6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80147ba:	e01a      	b.n	80147f2 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80147bc:	68fb      	ldr	r3, [r7, #12]
 80147be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80147c2:	b2db      	uxtb	r3, r3
 80147c4:	2b03      	cmp	r3, #3
 80147c6:	d114      	bne.n	80147f2 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80147c8:	68fb      	ldr	r3, [r7, #12]
 80147ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80147ce:	695b      	ldr	r3, [r3, #20]
 80147d0:	2b00      	cmp	r3, #0
 80147d2:	d00e      	beq.n	80147f2 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80147d4:	68fb      	ldr	r3, [r7, #12]
 80147d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80147da:	695b      	ldr	r3, [r3, #20]
 80147dc:	7afa      	ldrb	r2, [r7, #11]
 80147de:	4611      	mov	r1, r2
 80147e0:	68f8      	ldr	r0, [r7, #12]
 80147e2:	4798      	blx	r3
 80147e4:	4603      	mov	r3, r0
 80147e6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80147e8:	7dfb      	ldrb	r3, [r7, #23]
 80147ea:	2b00      	cmp	r3, #0
 80147ec:	d001      	beq.n	80147f2 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80147ee:	7dfb      	ldrb	r3, [r7, #23]
 80147f0:	e000      	b.n	80147f4 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80147f2:	2300      	movs	r3, #0
}
 80147f4:	4618      	mov	r0, r3
 80147f6:	3718      	adds	r7, #24
 80147f8:	46bd      	mov	sp, r7
 80147fa:	bd80      	pop	{r7, pc}

080147fc <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80147fc:	b580      	push	{r7, lr}
 80147fe:	b082      	sub	sp, #8
 8014800:	af00      	add	r7, sp, #0
 8014802:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8014804:	687b      	ldr	r3, [r7, #4]
 8014806:	2201      	movs	r2, #1
 8014808:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 801480c:	687b      	ldr	r3, [r7, #4]
 801480e:	2200      	movs	r2, #0
 8014810:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8014814:	687b      	ldr	r3, [r7, #4]
 8014816:	2200      	movs	r2, #0
 8014818:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	2200      	movs	r2, #0
 801481e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8014822:	687b      	ldr	r3, [r7, #4]
 8014824:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014828:	2b00      	cmp	r3, #0
 801482a:	d101      	bne.n	8014830 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 801482c:	2303      	movs	r3, #3
 801482e:	e02f      	b.n	8014890 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8014836:	2b00      	cmp	r3, #0
 8014838:	d00f      	beq.n	801485a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 801483a:	687b      	ldr	r3, [r7, #4]
 801483c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014840:	685b      	ldr	r3, [r3, #4]
 8014842:	2b00      	cmp	r3, #0
 8014844:	d009      	beq.n	801485a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801484c:	685b      	ldr	r3, [r3, #4]
 801484e:	687a      	ldr	r2, [r7, #4]
 8014850:	6852      	ldr	r2, [r2, #4]
 8014852:	b2d2      	uxtb	r2, r2
 8014854:	4611      	mov	r1, r2
 8014856:	6878      	ldr	r0, [r7, #4]
 8014858:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801485a:	2340      	movs	r3, #64	; 0x40
 801485c:	2200      	movs	r2, #0
 801485e:	2100      	movs	r1, #0
 8014860:	6878      	ldr	r0, [r7, #4]
 8014862:	f001 fa62 	bl	8015d2a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8014866:	687b      	ldr	r3, [r7, #4]
 8014868:	2201      	movs	r2, #1
 801486a:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801486e:	687b      	ldr	r3, [r7, #4]
 8014870:	2240      	movs	r2, #64	; 0x40
 8014872:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8014876:	2340      	movs	r3, #64	; 0x40
 8014878:	2200      	movs	r2, #0
 801487a:	2180      	movs	r1, #128	; 0x80
 801487c:	6878      	ldr	r0, [r7, #4]
 801487e:	f001 fa54 	bl	8015d2a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8014882:	687b      	ldr	r3, [r7, #4]
 8014884:	2201      	movs	r2, #1
 8014886:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	2240      	movs	r2, #64	; 0x40
 801488c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 801488e:	2300      	movs	r3, #0
}
 8014890:	4618      	mov	r0, r3
 8014892:	3708      	adds	r7, #8
 8014894:	46bd      	mov	sp, r7
 8014896:	bd80      	pop	{r7, pc}

08014898 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8014898:	b480      	push	{r7}
 801489a:	b083      	sub	sp, #12
 801489c:	af00      	add	r7, sp, #0
 801489e:	6078      	str	r0, [r7, #4]
 80148a0:	460b      	mov	r3, r1
 80148a2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80148a4:	687b      	ldr	r3, [r7, #4]
 80148a6:	78fa      	ldrb	r2, [r7, #3]
 80148a8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80148aa:	2300      	movs	r3, #0
}
 80148ac:	4618      	mov	r0, r3
 80148ae:	370c      	adds	r7, #12
 80148b0:	46bd      	mov	sp, r7
 80148b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148b6:	4770      	bx	lr

080148b8 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80148b8:	b480      	push	{r7}
 80148ba:	b083      	sub	sp, #12
 80148bc:	af00      	add	r7, sp, #0
 80148be:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80148c6:	b2da      	uxtb	r2, r3
 80148c8:	687b      	ldr	r3, [r7, #4]
 80148ca:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80148ce:	687b      	ldr	r3, [r7, #4]
 80148d0:	2204      	movs	r2, #4
 80148d2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80148d6:	2300      	movs	r3, #0
}
 80148d8:	4618      	mov	r0, r3
 80148da:	370c      	adds	r7, #12
 80148dc:	46bd      	mov	sp, r7
 80148de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148e2:	4770      	bx	lr

080148e4 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80148e4:	b480      	push	{r7}
 80148e6:	b083      	sub	sp, #12
 80148e8:	af00      	add	r7, sp, #0
 80148ea:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80148ec:	687b      	ldr	r3, [r7, #4]
 80148ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80148f2:	b2db      	uxtb	r3, r3
 80148f4:	2b04      	cmp	r3, #4
 80148f6:	d106      	bne.n	8014906 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80148f8:	687b      	ldr	r3, [r7, #4]
 80148fa:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80148fe:	b2da      	uxtb	r2, r3
 8014900:	687b      	ldr	r3, [r7, #4]
 8014902:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8014906:	2300      	movs	r3, #0
}
 8014908:	4618      	mov	r0, r3
 801490a:	370c      	adds	r7, #12
 801490c:	46bd      	mov	sp, r7
 801490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014912:	4770      	bx	lr

08014914 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8014914:	b580      	push	{r7, lr}
 8014916:	b082      	sub	sp, #8
 8014918:	af00      	add	r7, sp, #0
 801491a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 801491c:	687b      	ldr	r3, [r7, #4]
 801491e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014922:	2b00      	cmp	r3, #0
 8014924:	d101      	bne.n	801492a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8014926:	2303      	movs	r3, #3
 8014928:	e012      	b.n	8014950 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801492a:	687b      	ldr	r3, [r7, #4]
 801492c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014930:	b2db      	uxtb	r3, r3
 8014932:	2b03      	cmp	r3, #3
 8014934:	d10b      	bne.n	801494e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8014936:	687b      	ldr	r3, [r7, #4]
 8014938:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801493c:	69db      	ldr	r3, [r3, #28]
 801493e:	2b00      	cmp	r3, #0
 8014940:	d005      	beq.n	801494e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8014942:	687b      	ldr	r3, [r7, #4]
 8014944:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014948:	69db      	ldr	r3, [r3, #28]
 801494a:	6878      	ldr	r0, [r7, #4]
 801494c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801494e:	2300      	movs	r3, #0
}
 8014950:	4618      	mov	r0, r3
 8014952:	3708      	adds	r7, #8
 8014954:	46bd      	mov	sp, r7
 8014956:	bd80      	pop	{r7, pc}

08014958 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8014958:	b480      	push	{r7}
 801495a:	b087      	sub	sp, #28
 801495c:	af00      	add	r7, sp, #0
 801495e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8014964:	697b      	ldr	r3, [r7, #20]
 8014966:	781b      	ldrb	r3, [r3, #0]
 8014968:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801496a:	697b      	ldr	r3, [r7, #20]
 801496c:	3301      	adds	r3, #1
 801496e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8014970:	697b      	ldr	r3, [r7, #20]
 8014972:	781b      	ldrb	r3, [r3, #0]
 8014974:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8014976:	8a3b      	ldrh	r3, [r7, #16]
 8014978:	021b      	lsls	r3, r3, #8
 801497a:	b21a      	sxth	r2, r3
 801497c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8014980:	4313      	orrs	r3, r2
 8014982:	b21b      	sxth	r3, r3
 8014984:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8014986:	89fb      	ldrh	r3, [r7, #14]
}
 8014988:	4618      	mov	r0, r3
 801498a:	371c      	adds	r7, #28
 801498c:	46bd      	mov	sp, r7
 801498e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014992:	4770      	bx	lr

08014994 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014994:	b580      	push	{r7, lr}
 8014996:	b084      	sub	sp, #16
 8014998:	af00      	add	r7, sp, #0
 801499a:	6078      	str	r0, [r7, #4]
 801499c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801499e:	2300      	movs	r3, #0
 80149a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80149a2:	683b      	ldr	r3, [r7, #0]
 80149a4:	781b      	ldrb	r3, [r3, #0]
 80149a6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80149aa:	2b40      	cmp	r3, #64	; 0x40
 80149ac:	d005      	beq.n	80149ba <USBD_StdDevReq+0x26>
 80149ae:	2b40      	cmp	r3, #64	; 0x40
 80149b0:	d853      	bhi.n	8014a5a <USBD_StdDevReq+0xc6>
 80149b2:	2b00      	cmp	r3, #0
 80149b4:	d00b      	beq.n	80149ce <USBD_StdDevReq+0x3a>
 80149b6:	2b20      	cmp	r3, #32
 80149b8:	d14f      	bne.n	8014a5a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80149c0:	689b      	ldr	r3, [r3, #8]
 80149c2:	6839      	ldr	r1, [r7, #0]
 80149c4:	6878      	ldr	r0, [r7, #4]
 80149c6:	4798      	blx	r3
 80149c8:	4603      	mov	r3, r0
 80149ca:	73fb      	strb	r3, [r7, #15]
      break;
 80149cc:	e04a      	b.n	8014a64 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80149ce:	683b      	ldr	r3, [r7, #0]
 80149d0:	785b      	ldrb	r3, [r3, #1]
 80149d2:	2b09      	cmp	r3, #9
 80149d4:	d83b      	bhi.n	8014a4e <USBD_StdDevReq+0xba>
 80149d6:	a201      	add	r2, pc, #4	; (adr r2, 80149dc <USBD_StdDevReq+0x48>)
 80149d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80149dc:	08014a31 	.word	0x08014a31
 80149e0:	08014a45 	.word	0x08014a45
 80149e4:	08014a4f 	.word	0x08014a4f
 80149e8:	08014a3b 	.word	0x08014a3b
 80149ec:	08014a4f 	.word	0x08014a4f
 80149f0:	08014a0f 	.word	0x08014a0f
 80149f4:	08014a05 	.word	0x08014a05
 80149f8:	08014a4f 	.word	0x08014a4f
 80149fc:	08014a27 	.word	0x08014a27
 8014a00:	08014a19 	.word	0x08014a19
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8014a04:	6839      	ldr	r1, [r7, #0]
 8014a06:	6878      	ldr	r0, [r7, #4]
 8014a08:	f000 f9de 	bl	8014dc8 <USBD_GetDescriptor>
          break;
 8014a0c:	e024      	b.n	8014a58 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8014a0e:	6839      	ldr	r1, [r7, #0]
 8014a10:	6878      	ldr	r0, [r7, #4]
 8014a12:	f000 fb6d 	bl	80150f0 <USBD_SetAddress>
          break;
 8014a16:	e01f      	b.n	8014a58 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8014a18:	6839      	ldr	r1, [r7, #0]
 8014a1a:	6878      	ldr	r0, [r7, #4]
 8014a1c:	f000 fbac 	bl	8015178 <USBD_SetConfig>
 8014a20:	4603      	mov	r3, r0
 8014a22:	73fb      	strb	r3, [r7, #15]
          break;
 8014a24:	e018      	b.n	8014a58 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8014a26:	6839      	ldr	r1, [r7, #0]
 8014a28:	6878      	ldr	r0, [r7, #4]
 8014a2a:	f000 fc4b 	bl	80152c4 <USBD_GetConfig>
          break;
 8014a2e:	e013      	b.n	8014a58 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8014a30:	6839      	ldr	r1, [r7, #0]
 8014a32:	6878      	ldr	r0, [r7, #4]
 8014a34:	f000 fc7c 	bl	8015330 <USBD_GetStatus>
          break;
 8014a38:	e00e      	b.n	8014a58 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8014a3a:	6839      	ldr	r1, [r7, #0]
 8014a3c:	6878      	ldr	r0, [r7, #4]
 8014a3e:	f000 fcab 	bl	8015398 <USBD_SetFeature>
          break;
 8014a42:	e009      	b.n	8014a58 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8014a44:	6839      	ldr	r1, [r7, #0]
 8014a46:	6878      	ldr	r0, [r7, #4]
 8014a48:	f000 fcba 	bl	80153c0 <USBD_ClrFeature>
          break;
 8014a4c:	e004      	b.n	8014a58 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8014a4e:	6839      	ldr	r1, [r7, #0]
 8014a50:	6878      	ldr	r0, [r7, #4]
 8014a52:	f000 fd11 	bl	8015478 <USBD_CtlError>
          break;
 8014a56:	bf00      	nop
      }
      break;
 8014a58:	e004      	b.n	8014a64 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8014a5a:	6839      	ldr	r1, [r7, #0]
 8014a5c:	6878      	ldr	r0, [r7, #4]
 8014a5e:	f000 fd0b 	bl	8015478 <USBD_CtlError>
      break;
 8014a62:	bf00      	nop
  }

  return ret;
 8014a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8014a66:	4618      	mov	r0, r3
 8014a68:	3710      	adds	r7, #16
 8014a6a:	46bd      	mov	sp, r7
 8014a6c:	bd80      	pop	{r7, pc}
 8014a6e:	bf00      	nop

08014a70 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014a70:	b580      	push	{r7, lr}
 8014a72:	b084      	sub	sp, #16
 8014a74:	af00      	add	r7, sp, #0
 8014a76:	6078      	str	r0, [r7, #4]
 8014a78:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8014a7a:	2300      	movs	r3, #0
 8014a7c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8014a7e:	683b      	ldr	r3, [r7, #0]
 8014a80:	781b      	ldrb	r3, [r3, #0]
 8014a82:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8014a86:	2b40      	cmp	r3, #64	; 0x40
 8014a88:	d005      	beq.n	8014a96 <USBD_StdItfReq+0x26>
 8014a8a:	2b40      	cmp	r3, #64	; 0x40
 8014a8c:	d82f      	bhi.n	8014aee <USBD_StdItfReq+0x7e>
 8014a8e:	2b00      	cmp	r3, #0
 8014a90:	d001      	beq.n	8014a96 <USBD_StdItfReq+0x26>
 8014a92:	2b20      	cmp	r3, #32
 8014a94:	d12b      	bne.n	8014aee <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8014a96:	687b      	ldr	r3, [r7, #4]
 8014a98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014a9c:	b2db      	uxtb	r3, r3
 8014a9e:	3b01      	subs	r3, #1
 8014aa0:	2b02      	cmp	r3, #2
 8014aa2:	d81d      	bhi.n	8014ae0 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8014aa4:	683b      	ldr	r3, [r7, #0]
 8014aa6:	889b      	ldrh	r3, [r3, #4]
 8014aa8:	b2db      	uxtb	r3, r3
 8014aaa:	2b01      	cmp	r3, #1
 8014aac:	d813      	bhi.n	8014ad6 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8014aae:	687b      	ldr	r3, [r7, #4]
 8014ab0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014ab4:	689b      	ldr	r3, [r3, #8]
 8014ab6:	6839      	ldr	r1, [r7, #0]
 8014ab8:	6878      	ldr	r0, [r7, #4]
 8014aba:	4798      	blx	r3
 8014abc:	4603      	mov	r3, r0
 8014abe:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8014ac0:	683b      	ldr	r3, [r7, #0]
 8014ac2:	88db      	ldrh	r3, [r3, #6]
 8014ac4:	2b00      	cmp	r3, #0
 8014ac6:	d110      	bne.n	8014aea <USBD_StdItfReq+0x7a>
 8014ac8:	7bfb      	ldrb	r3, [r7, #15]
 8014aca:	2b00      	cmp	r3, #0
 8014acc:	d10d      	bne.n	8014aea <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8014ace:	6878      	ldr	r0, [r7, #4]
 8014ad0:	f000 fd9d 	bl	801560e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8014ad4:	e009      	b.n	8014aea <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8014ad6:	6839      	ldr	r1, [r7, #0]
 8014ad8:	6878      	ldr	r0, [r7, #4]
 8014ada:	f000 fccd 	bl	8015478 <USBD_CtlError>
          break;
 8014ade:	e004      	b.n	8014aea <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8014ae0:	6839      	ldr	r1, [r7, #0]
 8014ae2:	6878      	ldr	r0, [r7, #4]
 8014ae4:	f000 fcc8 	bl	8015478 <USBD_CtlError>
          break;
 8014ae8:	e000      	b.n	8014aec <USBD_StdItfReq+0x7c>
          break;
 8014aea:	bf00      	nop
      }
      break;
 8014aec:	e004      	b.n	8014af8 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8014aee:	6839      	ldr	r1, [r7, #0]
 8014af0:	6878      	ldr	r0, [r7, #4]
 8014af2:	f000 fcc1 	bl	8015478 <USBD_CtlError>
      break;
 8014af6:	bf00      	nop
  }

  return ret;
 8014af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8014afa:	4618      	mov	r0, r3
 8014afc:	3710      	adds	r7, #16
 8014afe:	46bd      	mov	sp, r7
 8014b00:	bd80      	pop	{r7, pc}

08014b02 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014b02:	b580      	push	{r7, lr}
 8014b04:	b084      	sub	sp, #16
 8014b06:	af00      	add	r7, sp, #0
 8014b08:	6078      	str	r0, [r7, #4]
 8014b0a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8014b0c:	2300      	movs	r3, #0
 8014b0e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8014b10:	683b      	ldr	r3, [r7, #0]
 8014b12:	889b      	ldrh	r3, [r3, #4]
 8014b14:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8014b16:	683b      	ldr	r3, [r7, #0]
 8014b18:	781b      	ldrb	r3, [r3, #0]
 8014b1a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8014b1e:	2b40      	cmp	r3, #64	; 0x40
 8014b20:	d007      	beq.n	8014b32 <USBD_StdEPReq+0x30>
 8014b22:	2b40      	cmp	r3, #64	; 0x40
 8014b24:	f200 8145 	bhi.w	8014db2 <USBD_StdEPReq+0x2b0>
 8014b28:	2b00      	cmp	r3, #0
 8014b2a:	d00c      	beq.n	8014b46 <USBD_StdEPReq+0x44>
 8014b2c:	2b20      	cmp	r3, #32
 8014b2e:	f040 8140 	bne.w	8014db2 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8014b32:	687b      	ldr	r3, [r7, #4]
 8014b34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014b38:	689b      	ldr	r3, [r3, #8]
 8014b3a:	6839      	ldr	r1, [r7, #0]
 8014b3c:	6878      	ldr	r0, [r7, #4]
 8014b3e:	4798      	blx	r3
 8014b40:	4603      	mov	r3, r0
 8014b42:	73fb      	strb	r3, [r7, #15]
      break;
 8014b44:	e13a      	b.n	8014dbc <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8014b46:	683b      	ldr	r3, [r7, #0]
 8014b48:	785b      	ldrb	r3, [r3, #1]
 8014b4a:	2b03      	cmp	r3, #3
 8014b4c:	d007      	beq.n	8014b5e <USBD_StdEPReq+0x5c>
 8014b4e:	2b03      	cmp	r3, #3
 8014b50:	f300 8129 	bgt.w	8014da6 <USBD_StdEPReq+0x2a4>
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	d07f      	beq.n	8014c58 <USBD_StdEPReq+0x156>
 8014b58:	2b01      	cmp	r3, #1
 8014b5a:	d03c      	beq.n	8014bd6 <USBD_StdEPReq+0xd4>
 8014b5c:	e123      	b.n	8014da6 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8014b5e:	687b      	ldr	r3, [r7, #4]
 8014b60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014b64:	b2db      	uxtb	r3, r3
 8014b66:	2b02      	cmp	r3, #2
 8014b68:	d002      	beq.n	8014b70 <USBD_StdEPReq+0x6e>
 8014b6a:	2b03      	cmp	r3, #3
 8014b6c:	d016      	beq.n	8014b9c <USBD_StdEPReq+0x9a>
 8014b6e:	e02c      	b.n	8014bca <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014b70:	7bbb      	ldrb	r3, [r7, #14]
 8014b72:	2b00      	cmp	r3, #0
 8014b74:	d00d      	beq.n	8014b92 <USBD_StdEPReq+0x90>
 8014b76:	7bbb      	ldrb	r3, [r7, #14]
 8014b78:	2b80      	cmp	r3, #128	; 0x80
 8014b7a:	d00a      	beq.n	8014b92 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8014b7c:	7bbb      	ldrb	r3, [r7, #14]
 8014b7e:	4619      	mov	r1, r3
 8014b80:	6878      	ldr	r0, [r7, #4]
 8014b82:	f001 f917 	bl	8015db4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8014b86:	2180      	movs	r1, #128	; 0x80
 8014b88:	6878      	ldr	r0, [r7, #4]
 8014b8a:	f001 f913 	bl	8015db4 <USBD_LL_StallEP>
 8014b8e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8014b90:	e020      	b.n	8014bd4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8014b92:	6839      	ldr	r1, [r7, #0]
 8014b94:	6878      	ldr	r0, [r7, #4]
 8014b96:	f000 fc6f 	bl	8015478 <USBD_CtlError>
              break;
 8014b9a:	e01b      	b.n	8014bd4 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8014b9c:	683b      	ldr	r3, [r7, #0]
 8014b9e:	885b      	ldrh	r3, [r3, #2]
 8014ba0:	2b00      	cmp	r3, #0
 8014ba2:	d10e      	bne.n	8014bc2 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8014ba4:	7bbb      	ldrb	r3, [r7, #14]
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d00b      	beq.n	8014bc2 <USBD_StdEPReq+0xc0>
 8014baa:	7bbb      	ldrb	r3, [r7, #14]
 8014bac:	2b80      	cmp	r3, #128	; 0x80
 8014bae:	d008      	beq.n	8014bc2 <USBD_StdEPReq+0xc0>
 8014bb0:	683b      	ldr	r3, [r7, #0]
 8014bb2:	88db      	ldrh	r3, [r3, #6]
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	d104      	bne.n	8014bc2 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8014bb8:	7bbb      	ldrb	r3, [r7, #14]
 8014bba:	4619      	mov	r1, r3
 8014bbc:	6878      	ldr	r0, [r7, #4]
 8014bbe:	f001 f8f9 	bl	8015db4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8014bc2:	6878      	ldr	r0, [r7, #4]
 8014bc4:	f000 fd23 	bl	801560e <USBD_CtlSendStatus>

              break;
 8014bc8:	e004      	b.n	8014bd4 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8014bca:	6839      	ldr	r1, [r7, #0]
 8014bcc:	6878      	ldr	r0, [r7, #4]
 8014bce:	f000 fc53 	bl	8015478 <USBD_CtlError>
              break;
 8014bd2:	bf00      	nop
          }
          break;
 8014bd4:	e0ec      	b.n	8014db0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8014bd6:	687b      	ldr	r3, [r7, #4]
 8014bd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014bdc:	b2db      	uxtb	r3, r3
 8014bde:	2b02      	cmp	r3, #2
 8014be0:	d002      	beq.n	8014be8 <USBD_StdEPReq+0xe6>
 8014be2:	2b03      	cmp	r3, #3
 8014be4:	d016      	beq.n	8014c14 <USBD_StdEPReq+0x112>
 8014be6:	e030      	b.n	8014c4a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014be8:	7bbb      	ldrb	r3, [r7, #14]
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	d00d      	beq.n	8014c0a <USBD_StdEPReq+0x108>
 8014bee:	7bbb      	ldrb	r3, [r7, #14]
 8014bf0:	2b80      	cmp	r3, #128	; 0x80
 8014bf2:	d00a      	beq.n	8014c0a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8014bf4:	7bbb      	ldrb	r3, [r7, #14]
 8014bf6:	4619      	mov	r1, r3
 8014bf8:	6878      	ldr	r0, [r7, #4]
 8014bfa:	f001 f8db 	bl	8015db4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8014bfe:	2180      	movs	r1, #128	; 0x80
 8014c00:	6878      	ldr	r0, [r7, #4]
 8014c02:	f001 f8d7 	bl	8015db4 <USBD_LL_StallEP>
 8014c06:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8014c08:	e025      	b.n	8014c56 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8014c0a:	6839      	ldr	r1, [r7, #0]
 8014c0c:	6878      	ldr	r0, [r7, #4]
 8014c0e:	f000 fc33 	bl	8015478 <USBD_CtlError>
              break;
 8014c12:	e020      	b.n	8014c56 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8014c14:	683b      	ldr	r3, [r7, #0]
 8014c16:	885b      	ldrh	r3, [r3, #2]
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	d11b      	bne.n	8014c54 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8014c1c:	7bbb      	ldrb	r3, [r7, #14]
 8014c1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014c22:	2b00      	cmp	r3, #0
 8014c24:	d004      	beq.n	8014c30 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8014c26:	7bbb      	ldrb	r3, [r7, #14]
 8014c28:	4619      	mov	r1, r3
 8014c2a:	6878      	ldr	r0, [r7, #4]
 8014c2c:	f001 f8e1 	bl	8015df2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8014c30:	6878      	ldr	r0, [r7, #4]
 8014c32:	f000 fcec 	bl	801560e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8014c36:	687b      	ldr	r3, [r7, #4]
 8014c38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014c3c:	689b      	ldr	r3, [r3, #8]
 8014c3e:	6839      	ldr	r1, [r7, #0]
 8014c40:	6878      	ldr	r0, [r7, #4]
 8014c42:	4798      	blx	r3
 8014c44:	4603      	mov	r3, r0
 8014c46:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8014c48:	e004      	b.n	8014c54 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8014c4a:	6839      	ldr	r1, [r7, #0]
 8014c4c:	6878      	ldr	r0, [r7, #4]
 8014c4e:	f000 fc13 	bl	8015478 <USBD_CtlError>
              break;
 8014c52:	e000      	b.n	8014c56 <USBD_StdEPReq+0x154>
              break;
 8014c54:	bf00      	nop
          }
          break;
 8014c56:	e0ab      	b.n	8014db0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8014c58:	687b      	ldr	r3, [r7, #4]
 8014c5a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014c5e:	b2db      	uxtb	r3, r3
 8014c60:	2b02      	cmp	r3, #2
 8014c62:	d002      	beq.n	8014c6a <USBD_StdEPReq+0x168>
 8014c64:	2b03      	cmp	r3, #3
 8014c66:	d032      	beq.n	8014cce <USBD_StdEPReq+0x1cc>
 8014c68:	e097      	b.n	8014d9a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014c6a:	7bbb      	ldrb	r3, [r7, #14]
 8014c6c:	2b00      	cmp	r3, #0
 8014c6e:	d007      	beq.n	8014c80 <USBD_StdEPReq+0x17e>
 8014c70:	7bbb      	ldrb	r3, [r7, #14]
 8014c72:	2b80      	cmp	r3, #128	; 0x80
 8014c74:	d004      	beq.n	8014c80 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8014c76:	6839      	ldr	r1, [r7, #0]
 8014c78:	6878      	ldr	r0, [r7, #4]
 8014c7a:	f000 fbfd 	bl	8015478 <USBD_CtlError>
                break;
 8014c7e:	e091      	b.n	8014da4 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014c80:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014c84:	2b00      	cmp	r3, #0
 8014c86:	da0b      	bge.n	8014ca0 <USBD_StdEPReq+0x19e>
 8014c88:	7bbb      	ldrb	r3, [r7, #14]
 8014c8a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014c8e:	4613      	mov	r3, r2
 8014c90:	009b      	lsls	r3, r3, #2
 8014c92:	4413      	add	r3, r2
 8014c94:	009b      	lsls	r3, r3, #2
 8014c96:	3310      	adds	r3, #16
 8014c98:	687a      	ldr	r2, [r7, #4]
 8014c9a:	4413      	add	r3, r2
 8014c9c:	3304      	adds	r3, #4
 8014c9e:	e00b      	b.n	8014cb8 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8014ca0:	7bbb      	ldrb	r3, [r7, #14]
 8014ca2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014ca6:	4613      	mov	r3, r2
 8014ca8:	009b      	lsls	r3, r3, #2
 8014caa:	4413      	add	r3, r2
 8014cac:	009b      	lsls	r3, r3, #2
 8014cae:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8014cb2:	687a      	ldr	r2, [r7, #4]
 8014cb4:	4413      	add	r3, r2
 8014cb6:	3304      	adds	r3, #4
 8014cb8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8014cba:	68bb      	ldr	r3, [r7, #8]
 8014cbc:	2200      	movs	r2, #0
 8014cbe:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8014cc0:	68bb      	ldr	r3, [r7, #8]
 8014cc2:	2202      	movs	r2, #2
 8014cc4:	4619      	mov	r1, r3
 8014cc6:	6878      	ldr	r0, [r7, #4]
 8014cc8:	f000 fc47 	bl	801555a <USBD_CtlSendData>
              break;
 8014ccc:	e06a      	b.n	8014da4 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8014cce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014cd2:	2b00      	cmp	r3, #0
 8014cd4:	da11      	bge.n	8014cfa <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8014cd6:	7bbb      	ldrb	r3, [r7, #14]
 8014cd8:	f003 020f 	and.w	r2, r3, #15
 8014cdc:	6879      	ldr	r1, [r7, #4]
 8014cde:	4613      	mov	r3, r2
 8014ce0:	009b      	lsls	r3, r3, #2
 8014ce2:	4413      	add	r3, r2
 8014ce4:	009b      	lsls	r3, r3, #2
 8014ce6:	440b      	add	r3, r1
 8014ce8:	3324      	adds	r3, #36	; 0x24
 8014cea:	881b      	ldrh	r3, [r3, #0]
 8014cec:	2b00      	cmp	r3, #0
 8014cee:	d117      	bne.n	8014d20 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8014cf0:	6839      	ldr	r1, [r7, #0]
 8014cf2:	6878      	ldr	r0, [r7, #4]
 8014cf4:	f000 fbc0 	bl	8015478 <USBD_CtlError>
                  break;
 8014cf8:	e054      	b.n	8014da4 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8014cfa:	7bbb      	ldrb	r3, [r7, #14]
 8014cfc:	f003 020f 	and.w	r2, r3, #15
 8014d00:	6879      	ldr	r1, [r7, #4]
 8014d02:	4613      	mov	r3, r2
 8014d04:	009b      	lsls	r3, r3, #2
 8014d06:	4413      	add	r3, r2
 8014d08:	009b      	lsls	r3, r3, #2
 8014d0a:	440b      	add	r3, r1
 8014d0c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8014d10:	881b      	ldrh	r3, [r3, #0]
 8014d12:	2b00      	cmp	r3, #0
 8014d14:	d104      	bne.n	8014d20 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8014d16:	6839      	ldr	r1, [r7, #0]
 8014d18:	6878      	ldr	r0, [r7, #4]
 8014d1a:	f000 fbad 	bl	8015478 <USBD_CtlError>
                  break;
 8014d1e:	e041      	b.n	8014da4 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014d20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014d24:	2b00      	cmp	r3, #0
 8014d26:	da0b      	bge.n	8014d40 <USBD_StdEPReq+0x23e>
 8014d28:	7bbb      	ldrb	r3, [r7, #14]
 8014d2a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014d2e:	4613      	mov	r3, r2
 8014d30:	009b      	lsls	r3, r3, #2
 8014d32:	4413      	add	r3, r2
 8014d34:	009b      	lsls	r3, r3, #2
 8014d36:	3310      	adds	r3, #16
 8014d38:	687a      	ldr	r2, [r7, #4]
 8014d3a:	4413      	add	r3, r2
 8014d3c:	3304      	adds	r3, #4
 8014d3e:	e00b      	b.n	8014d58 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8014d40:	7bbb      	ldrb	r3, [r7, #14]
 8014d42:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014d46:	4613      	mov	r3, r2
 8014d48:	009b      	lsls	r3, r3, #2
 8014d4a:	4413      	add	r3, r2
 8014d4c:	009b      	lsls	r3, r3, #2
 8014d4e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8014d52:	687a      	ldr	r2, [r7, #4]
 8014d54:	4413      	add	r3, r2
 8014d56:	3304      	adds	r3, #4
 8014d58:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8014d5a:	7bbb      	ldrb	r3, [r7, #14]
 8014d5c:	2b00      	cmp	r3, #0
 8014d5e:	d002      	beq.n	8014d66 <USBD_StdEPReq+0x264>
 8014d60:	7bbb      	ldrb	r3, [r7, #14]
 8014d62:	2b80      	cmp	r3, #128	; 0x80
 8014d64:	d103      	bne.n	8014d6e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8014d66:	68bb      	ldr	r3, [r7, #8]
 8014d68:	2200      	movs	r2, #0
 8014d6a:	601a      	str	r2, [r3, #0]
 8014d6c:	e00e      	b.n	8014d8c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8014d6e:	7bbb      	ldrb	r3, [r7, #14]
 8014d70:	4619      	mov	r1, r3
 8014d72:	6878      	ldr	r0, [r7, #4]
 8014d74:	f001 f85c 	bl	8015e30 <USBD_LL_IsStallEP>
 8014d78:	4603      	mov	r3, r0
 8014d7a:	2b00      	cmp	r3, #0
 8014d7c:	d003      	beq.n	8014d86 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8014d7e:	68bb      	ldr	r3, [r7, #8]
 8014d80:	2201      	movs	r2, #1
 8014d82:	601a      	str	r2, [r3, #0]
 8014d84:	e002      	b.n	8014d8c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8014d86:	68bb      	ldr	r3, [r7, #8]
 8014d88:	2200      	movs	r2, #0
 8014d8a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8014d8c:	68bb      	ldr	r3, [r7, #8]
 8014d8e:	2202      	movs	r2, #2
 8014d90:	4619      	mov	r1, r3
 8014d92:	6878      	ldr	r0, [r7, #4]
 8014d94:	f000 fbe1 	bl	801555a <USBD_CtlSendData>
              break;
 8014d98:	e004      	b.n	8014da4 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8014d9a:	6839      	ldr	r1, [r7, #0]
 8014d9c:	6878      	ldr	r0, [r7, #4]
 8014d9e:	f000 fb6b 	bl	8015478 <USBD_CtlError>
              break;
 8014da2:	bf00      	nop
          }
          break;
 8014da4:	e004      	b.n	8014db0 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8014da6:	6839      	ldr	r1, [r7, #0]
 8014da8:	6878      	ldr	r0, [r7, #4]
 8014daa:	f000 fb65 	bl	8015478 <USBD_CtlError>
          break;
 8014dae:	bf00      	nop
      }
      break;
 8014db0:	e004      	b.n	8014dbc <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8014db2:	6839      	ldr	r1, [r7, #0]
 8014db4:	6878      	ldr	r0, [r7, #4]
 8014db6:	f000 fb5f 	bl	8015478 <USBD_CtlError>
      break;
 8014dba:	bf00      	nop
  }

  return ret;
 8014dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8014dbe:	4618      	mov	r0, r3
 8014dc0:	3710      	adds	r7, #16
 8014dc2:	46bd      	mov	sp, r7
 8014dc4:	bd80      	pop	{r7, pc}
	...

08014dc8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014dc8:	b580      	push	{r7, lr}
 8014dca:	b084      	sub	sp, #16
 8014dcc:	af00      	add	r7, sp, #0
 8014dce:	6078      	str	r0, [r7, #4]
 8014dd0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8014dd2:	2300      	movs	r3, #0
 8014dd4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8014dd6:	2300      	movs	r3, #0
 8014dd8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8014dda:	2300      	movs	r3, #0
 8014ddc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8014dde:	683b      	ldr	r3, [r7, #0]
 8014de0:	885b      	ldrh	r3, [r3, #2]
 8014de2:	0a1b      	lsrs	r3, r3, #8
 8014de4:	b29b      	uxth	r3, r3
 8014de6:	3b01      	subs	r3, #1
 8014de8:	2b0e      	cmp	r3, #14
 8014dea:	f200 8152 	bhi.w	8015092 <USBD_GetDescriptor+0x2ca>
 8014dee:	a201      	add	r2, pc, #4	; (adr r2, 8014df4 <USBD_GetDescriptor+0x2c>)
 8014df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014df4:	08014e65 	.word	0x08014e65
 8014df8:	08014e7d 	.word	0x08014e7d
 8014dfc:	08014ebd 	.word	0x08014ebd
 8014e00:	08015093 	.word	0x08015093
 8014e04:	08015093 	.word	0x08015093
 8014e08:	08015033 	.word	0x08015033
 8014e0c:	0801505f 	.word	0x0801505f
 8014e10:	08015093 	.word	0x08015093
 8014e14:	08015093 	.word	0x08015093
 8014e18:	08015093 	.word	0x08015093
 8014e1c:	08015093 	.word	0x08015093
 8014e20:	08015093 	.word	0x08015093
 8014e24:	08015093 	.word	0x08015093
 8014e28:	08015093 	.word	0x08015093
 8014e2c:	08014e31 	.word	0x08014e31
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8014e30:	687b      	ldr	r3, [r7, #4]
 8014e32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014e36:	69db      	ldr	r3, [r3, #28]
 8014e38:	2b00      	cmp	r3, #0
 8014e3a:	d00b      	beq.n	8014e54 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8014e3c:	687b      	ldr	r3, [r7, #4]
 8014e3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014e42:	69db      	ldr	r3, [r3, #28]
 8014e44:	687a      	ldr	r2, [r7, #4]
 8014e46:	7c12      	ldrb	r2, [r2, #16]
 8014e48:	f107 0108 	add.w	r1, r7, #8
 8014e4c:	4610      	mov	r0, r2
 8014e4e:	4798      	blx	r3
 8014e50:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014e52:	e126      	b.n	80150a2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8014e54:	6839      	ldr	r1, [r7, #0]
 8014e56:	6878      	ldr	r0, [r7, #4]
 8014e58:	f000 fb0e 	bl	8015478 <USBD_CtlError>
        err++;
 8014e5c:	7afb      	ldrb	r3, [r7, #11]
 8014e5e:	3301      	adds	r3, #1
 8014e60:	72fb      	strb	r3, [r7, #11]
      break;
 8014e62:	e11e      	b.n	80150a2 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8014e64:	687b      	ldr	r3, [r7, #4]
 8014e66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014e6a:	681b      	ldr	r3, [r3, #0]
 8014e6c:	687a      	ldr	r2, [r7, #4]
 8014e6e:	7c12      	ldrb	r2, [r2, #16]
 8014e70:	f107 0108 	add.w	r1, r7, #8
 8014e74:	4610      	mov	r0, r2
 8014e76:	4798      	blx	r3
 8014e78:	60f8      	str	r0, [r7, #12]
      break;
 8014e7a:	e112      	b.n	80150a2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014e7c:	687b      	ldr	r3, [r7, #4]
 8014e7e:	7c1b      	ldrb	r3, [r3, #16]
 8014e80:	2b00      	cmp	r3, #0
 8014e82:	d10d      	bne.n	8014ea0 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8014e84:	687b      	ldr	r3, [r7, #4]
 8014e86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014e8c:	f107 0208 	add.w	r2, r7, #8
 8014e90:	4610      	mov	r0, r2
 8014e92:	4798      	blx	r3
 8014e94:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8014e96:	68fb      	ldr	r3, [r7, #12]
 8014e98:	3301      	adds	r3, #1
 8014e9a:	2202      	movs	r2, #2
 8014e9c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8014e9e:	e100      	b.n	80150a2 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8014ea0:	687b      	ldr	r3, [r7, #4]
 8014ea2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014ea8:	f107 0208 	add.w	r2, r7, #8
 8014eac:	4610      	mov	r0, r2
 8014eae:	4798      	blx	r3
 8014eb0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8014eb2:	68fb      	ldr	r3, [r7, #12]
 8014eb4:	3301      	adds	r3, #1
 8014eb6:	2202      	movs	r2, #2
 8014eb8:	701a      	strb	r2, [r3, #0]
      break;
 8014eba:	e0f2      	b.n	80150a2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8014ebc:	683b      	ldr	r3, [r7, #0]
 8014ebe:	885b      	ldrh	r3, [r3, #2]
 8014ec0:	b2db      	uxtb	r3, r3
 8014ec2:	2b05      	cmp	r3, #5
 8014ec4:	f200 80ac 	bhi.w	8015020 <USBD_GetDescriptor+0x258>
 8014ec8:	a201      	add	r2, pc, #4	; (adr r2, 8014ed0 <USBD_GetDescriptor+0x108>)
 8014eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014ece:	bf00      	nop
 8014ed0:	08014ee9 	.word	0x08014ee9
 8014ed4:	08014f1d 	.word	0x08014f1d
 8014ed8:	08014f51 	.word	0x08014f51
 8014edc:	08014f85 	.word	0x08014f85
 8014ee0:	08014fb9 	.word	0x08014fb9
 8014ee4:	08014fed 	.word	0x08014fed
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8014ee8:	687b      	ldr	r3, [r7, #4]
 8014eea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014eee:	685b      	ldr	r3, [r3, #4]
 8014ef0:	2b00      	cmp	r3, #0
 8014ef2:	d00b      	beq.n	8014f0c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8014ef4:	687b      	ldr	r3, [r7, #4]
 8014ef6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014efa:	685b      	ldr	r3, [r3, #4]
 8014efc:	687a      	ldr	r2, [r7, #4]
 8014efe:	7c12      	ldrb	r2, [r2, #16]
 8014f00:	f107 0108 	add.w	r1, r7, #8
 8014f04:	4610      	mov	r0, r2
 8014f06:	4798      	blx	r3
 8014f08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014f0a:	e091      	b.n	8015030 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014f0c:	6839      	ldr	r1, [r7, #0]
 8014f0e:	6878      	ldr	r0, [r7, #4]
 8014f10:	f000 fab2 	bl	8015478 <USBD_CtlError>
            err++;
 8014f14:	7afb      	ldrb	r3, [r7, #11]
 8014f16:	3301      	adds	r3, #1
 8014f18:	72fb      	strb	r3, [r7, #11]
          break;
 8014f1a:	e089      	b.n	8015030 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8014f1c:	687b      	ldr	r3, [r7, #4]
 8014f1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014f22:	689b      	ldr	r3, [r3, #8]
 8014f24:	2b00      	cmp	r3, #0
 8014f26:	d00b      	beq.n	8014f40 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8014f28:	687b      	ldr	r3, [r7, #4]
 8014f2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014f2e:	689b      	ldr	r3, [r3, #8]
 8014f30:	687a      	ldr	r2, [r7, #4]
 8014f32:	7c12      	ldrb	r2, [r2, #16]
 8014f34:	f107 0108 	add.w	r1, r7, #8
 8014f38:	4610      	mov	r0, r2
 8014f3a:	4798      	blx	r3
 8014f3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014f3e:	e077      	b.n	8015030 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014f40:	6839      	ldr	r1, [r7, #0]
 8014f42:	6878      	ldr	r0, [r7, #4]
 8014f44:	f000 fa98 	bl	8015478 <USBD_CtlError>
            err++;
 8014f48:	7afb      	ldrb	r3, [r7, #11]
 8014f4a:	3301      	adds	r3, #1
 8014f4c:	72fb      	strb	r3, [r7, #11]
          break;
 8014f4e:	e06f      	b.n	8015030 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8014f50:	687b      	ldr	r3, [r7, #4]
 8014f52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014f56:	68db      	ldr	r3, [r3, #12]
 8014f58:	2b00      	cmp	r3, #0
 8014f5a:	d00b      	beq.n	8014f74 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014f62:	68db      	ldr	r3, [r3, #12]
 8014f64:	687a      	ldr	r2, [r7, #4]
 8014f66:	7c12      	ldrb	r2, [r2, #16]
 8014f68:	f107 0108 	add.w	r1, r7, #8
 8014f6c:	4610      	mov	r0, r2
 8014f6e:	4798      	blx	r3
 8014f70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014f72:	e05d      	b.n	8015030 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014f74:	6839      	ldr	r1, [r7, #0]
 8014f76:	6878      	ldr	r0, [r7, #4]
 8014f78:	f000 fa7e 	bl	8015478 <USBD_CtlError>
            err++;
 8014f7c:	7afb      	ldrb	r3, [r7, #11]
 8014f7e:	3301      	adds	r3, #1
 8014f80:	72fb      	strb	r3, [r7, #11]
          break;
 8014f82:	e055      	b.n	8015030 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014f8a:	691b      	ldr	r3, [r3, #16]
 8014f8c:	2b00      	cmp	r3, #0
 8014f8e:	d00b      	beq.n	8014fa8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8014f90:	687b      	ldr	r3, [r7, #4]
 8014f92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014f96:	691b      	ldr	r3, [r3, #16]
 8014f98:	687a      	ldr	r2, [r7, #4]
 8014f9a:	7c12      	ldrb	r2, [r2, #16]
 8014f9c:	f107 0108 	add.w	r1, r7, #8
 8014fa0:	4610      	mov	r0, r2
 8014fa2:	4798      	blx	r3
 8014fa4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014fa6:	e043      	b.n	8015030 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014fa8:	6839      	ldr	r1, [r7, #0]
 8014faa:	6878      	ldr	r0, [r7, #4]
 8014fac:	f000 fa64 	bl	8015478 <USBD_CtlError>
            err++;
 8014fb0:	7afb      	ldrb	r3, [r7, #11]
 8014fb2:	3301      	adds	r3, #1
 8014fb4:	72fb      	strb	r3, [r7, #11]
          break;
 8014fb6:	e03b      	b.n	8015030 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8014fb8:	687b      	ldr	r3, [r7, #4]
 8014fba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014fbe:	695b      	ldr	r3, [r3, #20]
 8014fc0:	2b00      	cmp	r3, #0
 8014fc2:	d00b      	beq.n	8014fdc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014fca:	695b      	ldr	r3, [r3, #20]
 8014fcc:	687a      	ldr	r2, [r7, #4]
 8014fce:	7c12      	ldrb	r2, [r2, #16]
 8014fd0:	f107 0108 	add.w	r1, r7, #8
 8014fd4:	4610      	mov	r0, r2
 8014fd6:	4798      	blx	r3
 8014fd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014fda:	e029      	b.n	8015030 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014fdc:	6839      	ldr	r1, [r7, #0]
 8014fde:	6878      	ldr	r0, [r7, #4]
 8014fe0:	f000 fa4a 	bl	8015478 <USBD_CtlError>
            err++;
 8014fe4:	7afb      	ldrb	r3, [r7, #11]
 8014fe6:	3301      	adds	r3, #1
 8014fe8:	72fb      	strb	r3, [r7, #11]
          break;
 8014fea:	e021      	b.n	8015030 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8014fec:	687b      	ldr	r3, [r7, #4]
 8014fee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014ff2:	699b      	ldr	r3, [r3, #24]
 8014ff4:	2b00      	cmp	r3, #0
 8014ff6:	d00b      	beq.n	8015010 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8014ff8:	687b      	ldr	r3, [r7, #4]
 8014ffa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014ffe:	699b      	ldr	r3, [r3, #24]
 8015000:	687a      	ldr	r2, [r7, #4]
 8015002:	7c12      	ldrb	r2, [r2, #16]
 8015004:	f107 0108 	add.w	r1, r7, #8
 8015008:	4610      	mov	r0, r2
 801500a:	4798      	blx	r3
 801500c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801500e:	e00f      	b.n	8015030 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8015010:	6839      	ldr	r1, [r7, #0]
 8015012:	6878      	ldr	r0, [r7, #4]
 8015014:	f000 fa30 	bl	8015478 <USBD_CtlError>
            err++;
 8015018:	7afb      	ldrb	r3, [r7, #11]
 801501a:	3301      	adds	r3, #1
 801501c:	72fb      	strb	r3, [r7, #11]
          break;
 801501e:	e007      	b.n	8015030 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8015020:	6839      	ldr	r1, [r7, #0]
 8015022:	6878      	ldr	r0, [r7, #4]
 8015024:	f000 fa28 	bl	8015478 <USBD_CtlError>
          err++;
 8015028:	7afb      	ldrb	r3, [r7, #11]
 801502a:	3301      	adds	r3, #1
 801502c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 801502e:	bf00      	nop
      }
      break;
 8015030:	e037      	b.n	80150a2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015032:	687b      	ldr	r3, [r7, #4]
 8015034:	7c1b      	ldrb	r3, [r3, #16]
 8015036:	2b00      	cmp	r3, #0
 8015038:	d109      	bne.n	801504e <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801503a:	687b      	ldr	r3, [r7, #4]
 801503c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015040:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015042:	f107 0208 	add.w	r2, r7, #8
 8015046:	4610      	mov	r0, r2
 8015048:	4798      	blx	r3
 801504a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801504c:	e029      	b.n	80150a2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801504e:	6839      	ldr	r1, [r7, #0]
 8015050:	6878      	ldr	r0, [r7, #4]
 8015052:	f000 fa11 	bl	8015478 <USBD_CtlError>
        err++;
 8015056:	7afb      	ldrb	r3, [r7, #11]
 8015058:	3301      	adds	r3, #1
 801505a:	72fb      	strb	r3, [r7, #11]
      break;
 801505c:	e021      	b.n	80150a2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801505e:	687b      	ldr	r3, [r7, #4]
 8015060:	7c1b      	ldrb	r3, [r3, #16]
 8015062:	2b00      	cmp	r3, #0
 8015064:	d10d      	bne.n	8015082 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8015066:	687b      	ldr	r3, [r7, #4]
 8015068:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801506c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801506e:	f107 0208 	add.w	r2, r7, #8
 8015072:	4610      	mov	r0, r2
 8015074:	4798      	blx	r3
 8015076:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8015078:	68fb      	ldr	r3, [r7, #12]
 801507a:	3301      	adds	r3, #1
 801507c:	2207      	movs	r2, #7
 801507e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8015080:	e00f      	b.n	80150a2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8015082:	6839      	ldr	r1, [r7, #0]
 8015084:	6878      	ldr	r0, [r7, #4]
 8015086:	f000 f9f7 	bl	8015478 <USBD_CtlError>
        err++;
 801508a:	7afb      	ldrb	r3, [r7, #11]
 801508c:	3301      	adds	r3, #1
 801508e:	72fb      	strb	r3, [r7, #11]
      break;
 8015090:	e007      	b.n	80150a2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8015092:	6839      	ldr	r1, [r7, #0]
 8015094:	6878      	ldr	r0, [r7, #4]
 8015096:	f000 f9ef 	bl	8015478 <USBD_CtlError>
      err++;
 801509a:	7afb      	ldrb	r3, [r7, #11]
 801509c:	3301      	adds	r3, #1
 801509e:	72fb      	strb	r3, [r7, #11]
      break;
 80150a0:	bf00      	nop
  }

  if (err != 0U)
 80150a2:	7afb      	ldrb	r3, [r7, #11]
 80150a4:	2b00      	cmp	r3, #0
 80150a6:	d11e      	bne.n	80150e6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80150a8:	683b      	ldr	r3, [r7, #0]
 80150aa:	88db      	ldrh	r3, [r3, #6]
 80150ac:	2b00      	cmp	r3, #0
 80150ae:	d016      	beq.n	80150de <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80150b0:	893b      	ldrh	r3, [r7, #8]
 80150b2:	2b00      	cmp	r3, #0
 80150b4:	d00e      	beq.n	80150d4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80150b6:	683b      	ldr	r3, [r7, #0]
 80150b8:	88da      	ldrh	r2, [r3, #6]
 80150ba:	893b      	ldrh	r3, [r7, #8]
 80150bc:	4293      	cmp	r3, r2
 80150be:	bf28      	it	cs
 80150c0:	4613      	movcs	r3, r2
 80150c2:	b29b      	uxth	r3, r3
 80150c4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80150c6:	893b      	ldrh	r3, [r7, #8]
 80150c8:	461a      	mov	r2, r3
 80150ca:	68f9      	ldr	r1, [r7, #12]
 80150cc:	6878      	ldr	r0, [r7, #4]
 80150ce:	f000 fa44 	bl	801555a <USBD_CtlSendData>
 80150d2:	e009      	b.n	80150e8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80150d4:	6839      	ldr	r1, [r7, #0]
 80150d6:	6878      	ldr	r0, [r7, #4]
 80150d8:	f000 f9ce 	bl	8015478 <USBD_CtlError>
 80150dc:	e004      	b.n	80150e8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80150de:	6878      	ldr	r0, [r7, #4]
 80150e0:	f000 fa95 	bl	801560e <USBD_CtlSendStatus>
 80150e4:	e000      	b.n	80150e8 <USBD_GetDescriptor+0x320>
    return;
 80150e6:	bf00      	nop
  }
}
 80150e8:	3710      	adds	r7, #16
 80150ea:	46bd      	mov	sp, r7
 80150ec:	bd80      	pop	{r7, pc}
 80150ee:	bf00      	nop

080150f0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80150f0:	b580      	push	{r7, lr}
 80150f2:	b084      	sub	sp, #16
 80150f4:	af00      	add	r7, sp, #0
 80150f6:	6078      	str	r0, [r7, #4]
 80150f8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80150fa:	683b      	ldr	r3, [r7, #0]
 80150fc:	889b      	ldrh	r3, [r3, #4]
 80150fe:	2b00      	cmp	r3, #0
 8015100:	d131      	bne.n	8015166 <USBD_SetAddress+0x76>
 8015102:	683b      	ldr	r3, [r7, #0]
 8015104:	88db      	ldrh	r3, [r3, #6]
 8015106:	2b00      	cmp	r3, #0
 8015108:	d12d      	bne.n	8015166 <USBD_SetAddress+0x76>
 801510a:	683b      	ldr	r3, [r7, #0]
 801510c:	885b      	ldrh	r3, [r3, #2]
 801510e:	2b7f      	cmp	r3, #127	; 0x7f
 8015110:	d829      	bhi.n	8015166 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8015112:	683b      	ldr	r3, [r7, #0]
 8015114:	885b      	ldrh	r3, [r3, #2]
 8015116:	b2db      	uxtb	r3, r3
 8015118:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801511c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801511e:	687b      	ldr	r3, [r7, #4]
 8015120:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015124:	b2db      	uxtb	r3, r3
 8015126:	2b03      	cmp	r3, #3
 8015128:	d104      	bne.n	8015134 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801512a:	6839      	ldr	r1, [r7, #0]
 801512c:	6878      	ldr	r0, [r7, #4]
 801512e:	f000 f9a3 	bl	8015478 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015132:	e01d      	b.n	8015170 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	7bfa      	ldrb	r2, [r7, #15]
 8015138:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801513c:	7bfb      	ldrb	r3, [r7, #15]
 801513e:	4619      	mov	r1, r3
 8015140:	6878      	ldr	r0, [r7, #4]
 8015142:	f000 fea1 	bl	8015e88 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8015146:	6878      	ldr	r0, [r7, #4]
 8015148:	f000 fa61 	bl	801560e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801514c:	7bfb      	ldrb	r3, [r7, #15]
 801514e:	2b00      	cmp	r3, #0
 8015150:	d004      	beq.n	801515c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8015152:	687b      	ldr	r3, [r7, #4]
 8015154:	2202      	movs	r2, #2
 8015156:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801515a:	e009      	b.n	8015170 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801515c:	687b      	ldr	r3, [r7, #4]
 801515e:	2201      	movs	r2, #1
 8015160:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015164:	e004      	b.n	8015170 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8015166:	6839      	ldr	r1, [r7, #0]
 8015168:	6878      	ldr	r0, [r7, #4]
 801516a:	f000 f985 	bl	8015478 <USBD_CtlError>
  }
}
 801516e:	bf00      	nop
 8015170:	bf00      	nop
 8015172:	3710      	adds	r7, #16
 8015174:	46bd      	mov	sp, r7
 8015176:	bd80      	pop	{r7, pc}

08015178 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015178:	b580      	push	{r7, lr}
 801517a:	b084      	sub	sp, #16
 801517c:	af00      	add	r7, sp, #0
 801517e:	6078      	str	r0, [r7, #4]
 8015180:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8015182:	2300      	movs	r3, #0
 8015184:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8015186:	683b      	ldr	r3, [r7, #0]
 8015188:	885b      	ldrh	r3, [r3, #2]
 801518a:	b2da      	uxtb	r2, r3
 801518c:	4b4c      	ldr	r3, [pc, #304]	; (80152c0 <USBD_SetConfig+0x148>)
 801518e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8015190:	4b4b      	ldr	r3, [pc, #300]	; (80152c0 <USBD_SetConfig+0x148>)
 8015192:	781b      	ldrb	r3, [r3, #0]
 8015194:	2b01      	cmp	r3, #1
 8015196:	d905      	bls.n	80151a4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8015198:	6839      	ldr	r1, [r7, #0]
 801519a:	6878      	ldr	r0, [r7, #4]
 801519c:	f000 f96c 	bl	8015478 <USBD_CtlError>
    return USBD_FAIL;
 80151a0:	2303      	movs	r3, #3
 80151a2:	e088      	b.n	80152b6 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80151a4:	687b      	ldr	r3, [r7, #4]
 80151a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80151aa:	b2db      	uxtb	r3, r3
 80151ac:	2b02      	cmp	r3, #2
 80151ae:	d002      	beq.n	80151b6 <USBD_SetConfig+0x3e>
 80151b0:	2b03      	cmp	r3, #3
 80151b2:	d025      	beq.n	8015200 <USBD_SetConfig+0x88>
 80151b4:	e071      	b.n	801529a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80151b6:	4b42      	ldr	r3, [pc, #264]	; (80152c0 <USBD_SetConfig+0x148>)
 80151b8:	781b      	ldrb	r3, [r3, #0]
 80151ba:	2b00      	cmp	r3, #0
 80151bc:	d01c      	beq.n	80151f8 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80151be:	4b40      	ldr	r3, [pc, #256]	; (80152c0 <USBD_SetConfig+0x148>)
 80151c0:	781b      	ldrb	r3, [r3, #0]
 80151c2:	461a      	mov	r2, r3
 80151c4:	687b      	ldr	r3, [r7, #4]
 80151c6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80151c8:	4b3d      	ldr	r3, [pc, #244]	; (80152c0 <USBD_SetConfig+0x148>)
 80151ca:	781b      	ldrb	r3, [r3, #0]
 80151cc:	4619      	mov	r1, r3
 80151ce:	6878      	ldr	r0, [r7, #4]
 80151d0:	f7ff f992 	bl	80144f8 <USBD_SetClassConfig>
 80151d4:	4603      	mov	r3, r0
 80151d6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80151d8:	7bfb      	ldrb	r3, [r7, #15]
 80151da:	2b00      	cmp	r3, #0
 80151dc:	d004      	beq.n	80151e8 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80151de:	6839      	ldr	r1, [r7, #0]
 80151e0:	6878      	ldr	r0, [r7, #4]
 80151e2:	f000 f949 	bl	8015478 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80151e6:	e065      	b.n	80152b4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80151e8:	6878      	ldr	r0, [r7, #4]
 80151ea:	f000 fa10 	bl	801560e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80151ee:	687b      	ldr	r3, [r7, #4]
 80151f0:	2203      	movs	r2, #3
 80151f2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80151f6:	e05d      	b.n	80152b4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80151f8:	6878      	ldr	r0, [r7, #4]
 80151fa:	f000 fa08 	bl	801560e <USBD_CtlSendStatus>
      break;
 80151fe:	e059      	b.n	80152b4 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8015200:	4b2f      	ldr	r3, [pc, #188]	; (80152c0 <USBD_SetConfig+0x148>)
 8015202:	781b      	ldrb	r3, [r3, #0]
 8015204:	2b00      	cmp	r3, #0
 8015206:	d112      	bne.n	801522e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8015208:	687b      	ldr	r3, [r7, #4]
 801520a:	2202      	movs	r2, #2
 801520c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8015210:	4b2b      	ldr	r3, [pc, #172]	; (80152c0 <USBD_SetConfig+0x148>)
 8015212:	781b      	ldrb	r3, [r3, #0]
 8015214:	461a      	mov	r2, r3
 8015216:	687b      	ldr	r3, [r7, #4]
 8015218:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801521a:	4b29      	ldr	r3, [pc, #164]	; (80152c0 <USBD_SetConfig+0x148>)
 801521c:	781b      	ldrb	r3, [r3, #0]
 801521e:	4619      	mov	r1, r3
 8015220:	6878      	ldr	r0, [r7, #4]
 8015222:	f7ff f985 	bl	8014530 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8015226:	6878      	ldr	r0, [r7, #4]
 8015228:	f000 f9f1 	bl	801560e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801522c:	e042      	b.n	80152b4 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 801522e:	4b24      	ldr	r3, [pc, #144]	; (80152c0 <USBD_SetConfig+0x148>)
 8015230:	781b      	ldrb	r3, [r3, #0]
 8015232:	461a      	mov	r2, r3
 8015234:	687b      	ldr	r3, [r7, #4]
 8015236:	685b      	ldr	r3, [r3, #4]
 8015238:	429a      	cmp	r2, r3
 801523a:	d02a      	beq.n	8015292 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801523c:	687b      	ldr	r3, [r7, #4]
 801523e:	685b      	ldr	r3, [r3, #4]
 8015240:	b2db      	uxtb	r3, r3
 8015242:	4619      	mov	r1, r3
 8015244:	6878      	ldr	r0, [r7, #4]
 8015246:	f7ff f973 	bl	8014530 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801524a:	4b1d      	ldr	r3, [pc, #116]	; (80152c0 <USBD_SetConfig+0x148>)
 801524c:	781b      	ldrb	r3, [r3, #0]
 801524e:	461a      	mov	r2, r3
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8015254:	4b1a      	ldr	r3, [pc, #104]	; (80152c0 <USBD_SetConfig+0x148>)
 8015256:	781b      	ldrb	r3, [r3, #0]
 8015258:	4619      	mov	r1, r3
 801525a:	6878      	ldr	r0, [r7, #4]
 801525c:	f7ff f94c 	bl	80144f8 <USBD_SetClassConfig>
 8015260:	4603      	mov	r3, r0
 8015262:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8015264:	7bfb      	ldrb	r3, [r7, #15]
 8015266:	2b00      	cmp	r3, #0
 8015268:	d00f      	beq.n	801528a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 801526a:	6839      	ldr	r1, [r7, #0]
 801526c:	6878      	ldr	r0, [r7, #4]
 801526e:	f000 f903 	bl	8015478 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8015272:	687b      	ldr	r3, [r7, #4]
 8015274:	685b      	ldr	r3, [r3, #4]
 8015276:	b2db      	uxtb	r3, r3
 8015278:	4619      	mov	r1, r3
 801527a:	6878      	ldr	r0, [r7, #4]
 801527c:	f7ff f958 	bl	8014530 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8015280:	687b      	ldr	r3, [r7, #4]
 8015282:	2202      	movs	r2, #2
 8015284:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8015288:	e014      	b.n	80152b4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 801528a:	6878      	ldr	r0, [r7, #4]
 801528c:	f000 f9bf 	bl	801560e <USBD_CtlSendStatus>
      break;
 8015290:	e010      	b.n	80152b4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8015292:	6878      	ldr	r0, [r7, #4]
 8015294:	f000 f9bb 	bl	801560e <USBD_CtlSendStatus>
      break;
 8015298:	e00c      	b.n	80152b4 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 801529a:	6839      	ldr	r1, [r7, #0]
 801529c:	6878      	ldr	r0, [r7, #4]
 801529e:	f000 f8eb 	bl	8015478 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80152a2:	4b07      	ldr	r3, [pc, #28]	; (80152c0 <USBD_SetConfig+0x148>)
 80152a4:	781b      	ldrb	r3, [r3, #0]
 80152a6:	4619      	mov	r1, r3
 80152a8:	6878      	ldr	r0, [r7, #4]
 80152aa:	f7ff f941 	bl	8014530 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80152ae:	2303      	movs	r3, #3
 80152b0:	73fb      	strb	r3, [r7, #15]
      break;
 80152b2:	bf00      	nop
  }

  return ret;
 80152b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80152b6:	4618      	mov	r0, r3
 80152b8:	3710      	adds	r7, #16
 80152ba:	46bd      	mov	sp, r7
 80152bc:	bd80      	pop	{r7, pc}
 80152be:	bf00      	nop
 80152c0:	20002114 	.word	0x20002114

080152c4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80152c4:	b580      	push	{r7, lr}
 80152c6:	b082      	sub	sp, #8
 80152c8:	af00      	add	r7, sp, #0
 80152ca:	6078      	str	r0, [r7, #4]
 80152cc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80152ce:	683b      	ldr	r3, [r7, #0]
 80152d0:	88db      	ldrh	r3, [r3, #6]
 80152d2:	2b01      	cmp	r3, #1
 80152d4:	d004      	beq.n	80152e0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80152d6:	6839      	ldr	r1, [r7, #0]
 80152d8:	6878      	ldr	r0, [r7, #4]
 80152da:	f000 f8cd 	bl	8015478 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80152de:	e023      	b.n	8015328 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80152e0:	687b      	ldr	r3, [r7, #4]
 80152e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80152e6:	b2db      	uxtb	r3, r3
 80152e8:	2b02      	cmp	r3, #2
 80152ea:	dc02      	bgt.n	80152f2 <USBD_GetConfig+0x2e>
 80152ec:	2b00      	cmp	r3, #0
 80152ee:	dc03      	bgt.n	80152f8 <USBD_GetConfig+0x34>
 80152f0:	e015      	b.n	801531e <USBD_GetConfig+0x5a>
 80152f2:	2b03      	cmp	r3, #3
 80152f4:	d00b      	beq.n	801530e <USBD_GetConfig+0x4a>
 80152f6:	e012      	b.n	801531e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80152f8:	687b      	ldr	r3, [r7, #4]
 80152fa:	2200      	movs	r2, #0
 80152fc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80152fe:	687b      	ldr	r3, [r7, #4]
 8015300:	3308      	adds	r3, #8
 8015302:	2201      	movs	r2, #1
 8015304:	4619      	mov	r1, r3
 8015306:	6878      	ldr	r0, [r7, #4]
 8015308:	f000 f927 	bl	801555a <USBD_CtlSendData>
        break;
 801530c:	e00c      	b.n	8015328 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801530e:	687b      	ldr	r3, [r7, #4]
 8015310:	3304      	adds	r3, #4
 8015312:	2201      	movs	r2, #1
 8015314:	4619      	mov	r1, r3
 8015316:	6878      	ldr	r0, [r7, #4]
 8015318:	f000 f91f 	bl	801555a <USBD_CtlSendData>
        break;
 801531c:	e004      	b.n	8015328 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801531e:	6839      	ldr	r1, [r7, #0]
 8015320:	6878      	ldr	r0, [r7, #4]
 8015322:	f000 f8a9 	bl	8015478 <USBD_CtlError>
        break;
 8015326:	bf00      	nop
}
 8015328:	bf00      	nop
 801532a:	3708      	adds	r7, #8
 801532c:	46bd      	mov	sp, r7
 801532e:	bd80      	pop	{r7, pc}

08015330 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015330:	b580      	push	{r7, lr}
 8015332:	b082      	sub	sp, #8
 8015334:	af00      	add	r7, sp, #0
 8015336:	6078      	str	r0, [r7, #4]
 8015338:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801533a:	687b      	ldr	r3, [r7, #4]
 801533c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015340:	b2db      	uxtb	r3, r3
 8015342:	3b01      	subs	r3, #1
 8015344:	2b02      	cmp	r3, #2
 8015346:	d81e      	bhi.n	8015386 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8015348:	683b      	ldr	r3, [r7, #0]
 801534a:	88db      	ldrh	r3, [r3, #6]
 801534c:	2b02      	cmp	r3, #2
 801534e:	d004      	beq.n	801535a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8015350:	6839      	ldr	r1, [r7, #0]
 8015352:	6878      	ldr	r0, [r7, #4]
 8015354:	f000 f890 	bl	8015478 <USBD_CtlError>
        break;
 8015358:	e01a      	b.n	8015390 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801535a:	687b      	ldr	r3, [r7, #4]
 801535c:	2201      	movs	r2, #1
 801535e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8015360:	687b      	ldr	r3, [r7, #4]
 8015362:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8015366:	2b00      	cmp	r3, #0
 8015368:	d005      	beq.n	8015376 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801536a:	687b      	ldr	r3, [r7, #4]
 801536c:	68db      	ldr	r3, [r3, #12]
 801536e:	f043 0202 	orr.w	r2, r3, #2
 8015372:	687b      	ldr	r3, [r7, #4]
 8015374:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8015376:	687b      	ldr	r3, [r7, #4]
 8015378:	330c      	adds	r3, #12
 801537a:	2202      	movs	r2, #2
 801537c:	4619      	mov	r1, r3
 801537e:	6878      	ldr	r0, [r7, #4]
 8015380:	f000 f8eb 	bl	801555a <USBD_CtlSendData>
      break;
 8015384:	e004      	b.n	8015390 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8015386:	6839      	ldr	r1, [r7, #0]
 8015388:	6878      	ldr	r0, [r7, #4]
 801538a:	f000 f875 	bl	8015478 <USBD_CtlError>
      break;
 801538e:	bf00      	nop
  }
}
 8015390:	bf00      	nop
 8015392:	3708      	adds	r7, #8
 8015394:	46bd      	mov	sp, r7
 8015396:	bd80      	pop	{r7, pc}

08015398 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015398:	b580      	push	{r7, lr}
 801539a:	b082      	sub	sp, #8
 801539c:	af00      	add	r7, sp, #0
 801539e:	6078      	str	r0, [r7, #4]
 80153a0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80153a2:	683b      	ldr	r3, [r7, #0]
 80153a4:	885b      	ldrh	r3, [r3, #2]
 80153a6:	2b01      	cmp	r3, #1
 80153a8:	d106      	bne.n	80153b8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80153aa:	687b      	ldr	r3, [r7, #4]
 80153ac:	2201      	movs	r2, #1
 80153ae:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80153b2:	6878      	ldr	r0, [r7, #4]
 80153b4:	f000 f92b 	bl	801560e <USBD_CtlSendStatus>
  }
}
 80153b8:	bf00      	nop
 80153ba:	3708      	adds	r7, #8
 80153bc:	46bd      	mov	sp, r7
 80153be:	bd80      	pop	{r7, pc}

080153c0 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80153c0:	b580      	push	{r7, lr}
 80153c2:	b082      	sub	sp, #8
 80153c4:	af00      	add	r7, sp, #0
 80153c6:	6078      	str	r0, [r7, #4]
 80153c8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80153ca:	687b      	ldr	r3, [r7, #4]
 80153cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80153d0:	b2db      	uxtb	r3, r3
 80153d2:	3b01      	subs	r3, #1
 80153d4:	2b02      	cmp	r3, #2
 80153d6:	d80b      	bhi.n	80153f0 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80153d8:	683b      	ldr	r3, [r7, #0]
 80153da:	885b      	ldrh	r3, [r3, #2]
 80153dc:	2b01      	cmp	r3, #1
 80153de:	d10c      	bne.n	80153fa <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80153e0:	687b      	ldr	r3, [r7, #4]
 80153e2:	2200      	movs	r2, #0
 80153e4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80153e8:	6878      	ldr	r0, [r7, #4]
 80153ea:	f000 f910 	bl	801560e <USBD_CtlSendStatus>
      }
      break;
 80153ee:	e004      	b.n	80153fa <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80153f0:	6839      	ldr	r1, [r7, #0]
 80153f2:	6878      	ldr	r0, [r7, #4]
 80153f4:	f000 f840 	bl	8015478 <USBD_CtlError>
      break;
 80153f8:	e000      	b.n	80153fc <USBD_ClrFeature+0x3c>
      break;
 80153fa:	bf00      	nop
  }
}
 80153fc:	bf00      	nop
 80153fe:	3708      	adds	r7, #8
 8015400:	46bd      	mov	sp, r7
 8015402:	bd80      	pop	{r7, pc}

08015404 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8015404:	b580      	push	{r7, lr}
 8015406:	b084      	sub	sp, #16
 8015408:	af00      	add	r7, sp, #0
 801540a:	6078      	str	r0, [r7, #4]
 801540c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801540e:	683b      	ldr	r3, [r7, #0]
 8015410:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8015412:	68fb      	ldr	r3, [r7, #12]
 8015414:	781a      	ldrb	r2, [r3, #0]
 8015416:	687b      	ldr	r3, [r7, #4]
 8015418:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801541a:	68fb      	ldr	r3, [r7, #12]
 801541c:	3301      	adds	r3, #1
 801541e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8015420:	68fb      	ldr	r3, [r7, #12]
 8015422:	781a      	ldrb	r2, [r3, #0]
 8015424:	687b      	ldr	r3, [r7, #4]
 8015426:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8015428:	68fb      	ldr	r3, [r7, #12]
 801542a:	3301      	adds	r3, #1
 801542c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801542e:	68f8      	ldr	r0, [r7, #12]
 8015430:	f7ff fa92 	bl	8014958 <SWAPBYTE>
 8015434:	4603      	mov	r3, r0
 8015436:	461a      	mov	r2, r3
 8015438:	687b      	ldr	r3, [r7, #4]
 801543a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801543c:	68fb      	ldr	r3, [r7, #12]
 801543e:	3301      	adds	r3, #1
 8015440:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8015442:	68fb      	ldr	r3, [r7, #12]
 8015444:	3301      	adds	r3, #1
 8015446:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8015448:	68f8      	ldr	r0, [r7, #12]
 801544a:	f7ff fa85 	bl	8014958 <SWAPBYTE>
 801544e:	4603      	mov	r3, r0
 8015450:	461a      	mov	r2, r3
 8015452:	687b      	ldr	r3, [r7, #4]
 8015454:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8015456:	68fb      	ldr	r3, [r7, #12]
 8015458:	3301      	adds	r3, #1
 801545a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801545c:	68fb      	ldr	r3, [r7, #12]
 801545e:	3301      	adds	r3, #1
 8015460:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8015462:	68f8      	ldr	r0, [r7, #12]
 8015464:	f7ff fa78 	bl	8014958 <SWAPBYTE>
 8015468:	4603      	mov	r3, r0
 801546a:	461a      	mov	r2, r3
 801546c:	687b      	ldr	r3, [r7, #4]
 801546e:	80da      	strh	r2, [r3, #6]
}
 8015470:	bf00      	nop
 8015472:	3710      	adds	r7, #16
 8015474:	46bd      	mov	sp, r7
 8015476:	bd80      	pop	{r7, pc}

08015478 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015478:	b580      	push	{r7, lr}
 801547a:	b082      	sub	sp, #8
 801547c:	af00      	add	r7, sp, #0
 801547e:	6078      	str	r0, [r7, #4]
 8015480:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8015482:	2180      	movs	r1, #128	; 0x80
 8015484:	6878      	ldr	r0, [r7, #4]
 8015486:	f000 fc95 	bl	8015db4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801548a:	2100      	movs	r1, #0
 801548c:	6878      	ldr	r0, [r7, #4]
 801548e:	f000 fc91 	bl	8015db4 <USBD_LL_StallEP>
}
 8015492:	bf00      	nop
 8015494:	3708      	adds	r7, #8
 8015496:	46bd      	mov	sp, r7
 8015498:	bd80      	pop	{r7, pc}

0801549a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801549a:	b580      	push	{r7, lr}
 801549c:	b086      	sub	sp, #24
 801549e:	af00      	add	r7, sp, #0
 80154a0:	60f8      	str	r0, [r7, #12]
 80154a2:	60b9      	str	r1, [r7, #8]
 80154a4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80154a6:	2300      	movs	r3, #0
 80154a8:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80154aa:	68fb      	ldr	r3, [r7, #12]
 80154ac:	2b00      	cmp	r3, #0
 80154ae:	d036      	beq.n	801551e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80154b0:	68fb      	ldr	r3, [r7, #12]
 80154b2:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80154b4:	6938      	ldr	r0, [r7, #16]
 80154b6:	f000 f836 	bl	8015526 <USBD_GetLen>
 80154ba:	4603      	mov	r3, r0
 80154bc:	3301      	adds	r3, #1
 80154be:	b29b      	uxth	r3, r3
 80154c0:	005b      	lsls	r3, r3, #1
 80154c2:	b29a      	uxth	r2, r3
 80154c4:	687b      	ldr	r3, [r7, #4]
 80154c6:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80154c8:	7dfb      	ldrb	r3, [r7, #23]
 80154ca:	68ba      	ldr	r2, [r7, #8]
 80154cc:	4413      	add	r3, r2
 80154ce:	687a      	ldr	r2, [r7, #4]
 80154d0:	7812      	ldrb	r2, [r2, #0]
 80154d2:	701a      	strb	r2, [r3, #0]
  idx++;
 80154d4:	7dfb      	ldrb	r3, [r7, #23]
 80154d6:	3301      	adds	r3, #1
 80154d8:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80154da:	7dfb      	ldrb	r3, [r7, #23]
 80154dc:	68ba      	ldr	r2, [r7, #8]
 80154de:	4413      	add	r3, r2
 80154e0:	2203      	movs	r2, #3
 80154e2:	701a      	strb	r2, [r3, #0]
  idx++;
 80154e4:	7dfb      	ldrb	r3, [r7, #23]
 80154e6:	3301      	adds	r3, #1
 80154e8:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80154ea:	e013      	b.n	8015514 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80154ec:	7dfb      	ldrb	r3, [r7, #23]
 80154ee:	68ba      	ldr	r2, [r7, #8]
 80154f0:	4413      	add	r3, r2
 80154f2:	693a      	ldr	r2, [r7, #16]
 80154f4:	7812      	ldrb	r2, [r2, #0]
 80154f6:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80154f8:	693b      	ldr	r3, [r7, #16]
 80154fa:	3301      	adds	r3, #1
 80154fc:	613b      	str	r3, [r7, #16]
    idx++;
 80154fe:	7dfb      	ldrb	r3, [r7, #23]
 8015500:	3301      	adds	r3, #1
 8015502:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8015504:	7dfb      	ldrb	r3, [r7, #23]
 8015506:	68ba      	ldr	r2, [r7, #8]
 8015508:	4413      	add	r3, r2
 801550a:	2200      	movs	r2, #0
 801550c:	701a      	strb	r2, [r3, #0]
    idx++;
 801550e:	7dfb      	ldrb	r3, [r7, #23]
 8015510:	3301      	adds	r3, #1
 8015512:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8015514:	693b      	ldr	r3, [r7, #16]
 8015516:	781b      	ldrb	r3, [r3, #0]
 8015518:	2b00      	cmp	r3, #0
 801551a:	d1e7      	bne.n	80154ec <USBD_GetString+0x52>
 801551c:	e000      	b.n	8015520 <USBD_GetString+0x86>
    return;
 801551e:	bf00      	nop
  }
}
 8015520:	3718      	adds	r7, #24
 8015522:	46bd      	mov	sp, r7
 8015524:	bd80      	pop	{r7, pc}

08015526 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8015526:	b480      	push	{r7}
 8015528:	b085      	sub	sp, #20
 801552a:	af00      	add	r7, sp, #0
 801552c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801552e:	2300      	movs	r3, #0
 8015530:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8015532:	687b      	ldr	r3, [r7, #4]
 8015534:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8015536:	e005      	b.n	8015544 <USBD_GetLen+0x1e>
  {
    len++;
 8015538:	7bfb      	ldrb	r3, [r7, #15]
 801553a:	3301      	adds	r3, #1
 801553c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801553e:	68bb      	ldr	r3, [r7, #8]
 8015540:	3301      	adds	r3, #1
 8015542:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8015544:	68bb      	ldr	r3, [r7, #8]
 8015546:	781b      	ldrb	r3, [r3, #0]
 8015548:	2b00      	cmp	r3, #0
 801554a:	d1f5      	bne.n	8015538 <USBD_GetLen+0x12>
  }

  return len;
 801554c:	7bfb      	ldrb	r3, [r7, #15]
}
 801554e:	4618      	mov	r0, r3
 8015550:	3714      	adds	r7, #20
 8015552:	46bd      	mov	sp, r7
 8015554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015558:	4770      	bx	lr

0801555a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801555a:	b580      	push	{r7, lr}
 801555c:	b084      	sub	sp, #16
 801555e:	af00      	add	r7, sp, #0
 8015560:	60f8      	str	r0, [r7, #12]
 8015562:	60b9      	str	r1, [r7, #8]
 8015564:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8015566:	68fb      	ldr	r3, [r7, #12]
 8015568:	2202      	movs	r2, #2
 801556a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 801556e:	68fb      	ldr	r3, [r7, #12]
 8015570:	687a      	ldr	r2, [r7, #4]
 8015572:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8015574:	68fb      	ldr	r3, [r7, #12]
 8015576:	687a      	ldr	r2, [r7, #4]
 8015578:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801557a:	687b      	ldr	r3, [r7, #4]
 801557c:	68ba      	ldr	r2, [r7, #8]
 801557e:	2100      	movs	r1, #0
 8015580:	68f8      	ldr	r0, [r7, #12]
 8015582:	f000 fca0 	bl	8015ec6 <USBD_LL_Transmit>

  return USBD_OK;
 8015586:	2300      	movs	r3, #0
}
 8015588:	4618      	mov	r0, r3
 801558a:	3710      	adds	r7, #16
 801558c:	46bd      	mov	sp, r7
 801558e:	bd80      	pop	{r7, pc}

08015590 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8015590:	b580      	push	{r7, lr}
 8015592:	b084      	sub	sp, #16
 8015594:	af00      	add	r7, sp, #0
 8015596:	60f8      	str	r0, [r7, #12]
 8015598:	60b9      	str	r1, [r7, #8]
 801559a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801559c:	687b      	ldr	r3, [r7, #4]
 801559e:	68ba      	ldr	r2, [r7, #8]
 80155a0:	2100      	movs	r1, #0
 80155a2:	68f8      	ldr	r0, [r7, #12]
 80155a4:	f000 fc8f 	bl	8015ec6 <USBD_LL_Transmit>

  return USBD_OK;
 80155a8:	2300      	movs	r3, #0
}
 80155aa:	4618      	mov	r0, r3
 80155ac:	3710      	adds	r7, #16
 80155ae:	46bd      	mov	sp, r7
 80155b0:	bd80      	pop	{r7, pc}

080155b2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80155b2:	b580      	push	{r7, lr}
 80155b4:	b084      	sub	sp, #16
 80155b6:	af00      	add	r7, sp, #0
 80155b8:	60f8      	str	r0, [r7, #12]
 80155ba:	60b9      	str	r1, [r7, #8]
 80155bc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80155be:	68fb      	ldr	r3, [r7, #12]
 80155c0:	2203      	movs	r2, #3
 80155c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80155c6:	68fb      	ldr	r3, [r7, #12]
 80155c8:	687a      	ldr	r2, [r7, #4]
 80155ca:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80155ce:	68fb      	ldr	r3, [r7, #12]
 80155d0:	687a      	ldr	r2, [r7, #4]
 80155d2:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80155d6:	687b      	ldr	r3, [r7, #4]
 80155d8:	68ba      	ldr	r2, [r7, #8]
 80155da:	2100      	movs	r1, #0
 80155dc:	68f8      	ldr	r0, [r7, #12]
 80155de:	f000 fc93 	bl	8015f08 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80155e2:	2300      	movs	r3, #0
}
 80155e4:	4618      	mov	r0, r3
 80155e6:	3710      	adds	r7, #16
 80155e8:	46bd      	mov	sp, r7
 80155ea:	bd80      	pop	{r7, pc}

080155ec <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80155ec:	b580      	push	{r7, lr}
 80155ee:	b084      	sub	sp, #16
 80155f0:	af00      	add	r7, sp, #0
 80155f2:	60f8      	str	r0, [r7, #12]
 80155f4:	60b9      	str	r1, [r7, #8]
 80155f6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80155f8:	687b      	ldr	r3, [r7, #4]
 80155fa:	68ba      	ldr	r2, [r7, #8]
 80155fc:	2100      	movs	r1, #0
 80155fe:	68f8      	ldr	r0, [r7, #12]
 8015600:	f000 fc82 	bl	8015f08 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8015604:	2300      	movs	r3, #0
}
 8015606:	4618      	mov	r0, r3
 8015608:	3710      	adds	r7, #16
 801560a:	46bd      	mov	sp, r7
 801560c:	bd80      	pop	{r7, pc}

0801560e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801560e:	b580      	push	{r7, lr}
 8015610:	b082      	sub	sp, #8
 8015612:	af00      	add	r7, sp, #0
 8015614:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8015616:	687b      	ldr	r3, [r7, #4]
 8015618:	2204      	movs	r2, #4
 801561a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801561e:	2300      	movs	r3, #0
 8015620:	2200      	movs	r2, #0
 8015622:	2100      	movs	r1, #0
 8015624:	6878      	ldr	r0, [r7, #4]
 8015626:	f000 fc4e 	bl	8015ec6 <USBD_LL_Transmit>

  return USBD_OK;
 801562a:	2300      	movs	r3, #0
}
 801562c:	4618      	mov	r0, r3
 801562e:	3708      	adds	r7, #8
 8015630:	46bd      	mov	sp, r7
 8015632:	bd80      	pop	{r7, pc}

08015634 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8015634:	b580      	push	{r7, lr}
 8015636:	b082      	sub	sp, #8
 8015638:	af00      	add	r7, sp, #0
 801563a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801563c:	687b      	ldr	r3, [r7, #4]
 801563e:	2205      	movs	r2, #5
 8015640:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8015644:	2300      	movs	r3, #0
 8015646:	2200      	movs	r2, #0
 8015648:	2100      	movs	r1, #0
 801564a:	6878      	ldr	r0, [r7, #4]
 801564c:	f000 fc5c 	bl	8015f08 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8015650:	2300      	movs	r3, #0
}
 8015652:	4618      	mov	r0, r3
 8015654:	3708      	adds	r7, #8
 8015656:	46bd      	mov	sp, r7
 8015658:	bd80      	pop	{r7, pc}
	...

0801565c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 801565c:	b580      	push	{r7, lr}
 801565e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8015660:	2200      	movs	r2, #0
 8015662:	4912      	ldr	r1, [pc, #72]	; (80156ac <MX_USB_Device_Init+0x50>)
 8015664:	4812      	ldr	r0, [pc, #72]	; (80156b0 <MX_USB_Device_Init+0x54>)
 8015666:	f7fe fed9 	bl	801441c <USBD_Init>
 801566a:	4603      	mov	r3, r0
 801566c:	2b00      	cmp	r3, #0
 801566e:	d001      	beq.n	8015674 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8015670:	f7ee fd7a 	bl	8004168 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8015674:	490f      	ldr	r1, [pc, #60]	; (80156b4 <MX_USB_Device_Init+0x58>)
 8015676:	480e      	ldr	r0, [pc, #56]	; (80156b0 <MX_USB_Device_Init+0x54>)
 8015678:	f7fe ff00 	bl	801447c <USBD_RegisterClass>
 801567c:	4603      	mov	r3, r0
 801567e:	2b00      	cmp	r3, #0
 8015680:	d001      	beq.n	8015686 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8015682:	f7ee fd71 	bl	8004168 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8015686:	490c      	ldr	r1, [pc, #48]	; (80156b8 <MX_USB_Device_Init+0x5c>)
 8015688:	4809      	ldr	r0, [pc, #36]	; (80156b0 <MX_USB_Device_Init+0x54>)
 801568a:	f7fe fe21 	bl	80142d0 <USBD_CDC_RegisterInterface>
 801568e:	4603      	mov	r3, r0
 8015690:	2b00      	cmp	r3, #0
 8015692:	d001      	beq.n	8015698 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8015694:	f7ee fd68 	bl	8004168 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8015698:	4805      	ldr	r0, [pc, #20]	; (80156b0 <MX_USB_Device_Init+0x54>)
 801569a:	f7fe ff16 	bl	80144ca <USBD_Start>
 801569e:	4603      	mov	r3, r0
 80156a0:	2b00      	cmp	r3, #0
 80156a2:	d001      	beq.n	80156a8 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 80156a4:	f7ee fd60 	bl	8004168 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 80156a8:	bf00      	nop
 80156aa:	bd80      	pop	{r7, pc}
 80156ac:	20000324 	.word	0x20000324
 80156b0:	20002118 	.word	0x20002118
 80156b4:	2000020c 	.word	0x2000020c
 80156b8:	20000310 	.word	0x20000310

080156bc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80156bc:	b580      	push	{r7, lr}
 80156be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80156c0:	2200      	movs	r2, #0
 80156c2:	4905      	ldr	r1, [pc, #20]	; (80156d8 <CDC_Init_FS+0x1c>)
 80156c4:	4805      	ldr	r0, [pc, #20]	; (80156dc <CDC_Init_FS+0x20>)
 80156c6:	f7fe fe18 	bl	80142fa <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80156ca:	4905      	ldr	r1, [pc, #20]	; (80156e0 <CDC_Init_FS+0x24>)
 80156cc:	4803      	ldr	r0, [pc, #12]	; (80156dc <CDC_Init_FS+0x20>)
 80156ce:	f7fe fe32 	bl	8014336 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80156d2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80156d4:	4618      	mov	r0, r3
 80156d6:	bd80      	pop	{r7, pc}
 80156d8:	200027e8 	.word	0x200027e8
 80156dc:	20002118 	.word	0x20002118
 80156e0:	200023e8 	.word	0x200023e8

080156e4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80156e4:	b480      	push	{r7}
 80156e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80156e8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80156ea:	4618      	mov	r0, r3
 80156ec:	46bd      	mov	sp, r7
 80156ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156f2:	4770      	bx	lr

080156f4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80156f4:	b480      	push	{r7}
 80156f6:	b083      	sub	sp, #12
 80156f8:	af00      	add	r7, sp, #0
 80156fa:	4603      	mov	r3, r0
 80156fc:	6039      	str	r1, [r7, #0]
 80156fe:	71fb      	strb	r3, [r7, #7]
 8015700:	4613      	mov	r3, r2
 8015702:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8015704:	79fb      	ldrb	r3, [r7, #7]
 8015706:	2b23      	cmp	r3, #35	; 0x23
 8015708:	d84a      	bhi.n	80157a0 <CDC_Control_FS+0xac>
 801570a:	a201      	add	r2, pc, #4	; (adr r2, 8015710 <CDC_Control_FS+0x1c>)
 801570c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015710:	080157a1 	.word	0x080157a1
 8015714:	080157a1 	.word	0x080157a1
 8015718:	080157a1 	.word	0x080157a1
 801571c:	080157a1 	.word	0x080157a1
 8015720:	080157a1 	.word	0x080157a1
 8015724:	080157a1 	.word	0x080157a1
 8015728:	080157a1 	.word	0x080157a1
 801572c:	080157a1 	.word	0x080157a1
 8015730:	080157a1 	.word	0x080157a1
 8015734:	080157a1 	.word	0x080157a1
 8015738:	080157a1 	.word	0x080157a1
 801573c:	080157a1 	.word	0x080157a1
 8015740:	080157a1 	.word	0x080157a1
 8015744:	080157a1 	.word	0x080157a1
 8015748:	080157a1 	.word	0x080157a1
 801574c:	080157a1 	.word	0x080157a1
 8015750:	080157a1 	.word	0x080157a1
 8015754:	080157a1 	.word	0x080157a1
 8015758:	080157a1 	.word	0x080157a1
 801575c:	080157a1 	.word	0x080157a1
 8015760:	080157a1 	.word	0x080157a1
 8015764:	080157a1 	.word	0x080157a1
 8015768:	080157a1 	.word	0x080157a1
 801576c:	080157a1 	.word	0x080157a1
 8015770:	080157a1 	.word	0x080157a1
 8015774:	080157a1 	.word	0x080157a1
 8015778:	080157a1 	.word	0x080157a1
 801577c:	080157a1 	.word	0x080157a1
 8015780:	080157a1 	.word	0x080157a1
 8015784:	080157a1 	.word	0x080157a1
 8015788:	080157a1 	.word	0x080157a1
 801578c:	080157a1 	.word	0x080157a1
 8015790:	080157a1 	.word	0x080157a1
 8015794:	080157a1 	.word	0x080157a1
 8015798:	080157a1 	.word	0x080157a1
 801579c:	080157a1 	.word	0x080157a1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80157a0:	bf00      	nop
  }

  return (USBD_OK);
 80157a2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80157a4:	4618      	mov	r0, r3
 80157a6:	370c      	adds	r7, #12
 80157a8:	46bd      	mov	sp, r7
 80157aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157ae:	4770      	bx	lr

080157b0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80157b0:	b580      	push	{r7, lr}
 80157b2:	b082      	sub	sp, #8
 80157b4:	af00      	add	r7, sp, #0
 80157b6:	6078      	str	r0, [r7, #4]
 80157b8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80157ba:	6879      	ldr	r1, [r7, #4]
 80157bc:	4805      	ldr	r0, [pc, #20]	; (80157d4 <CDC_Receive_FS+0x24>)
 80157be:	f7fe fdba 	bl	8014336 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80157c2:	4804      	ldr	r0, [pc, #16]	; (80157d4 <CDC_Receive_FS+0x24>)
 80157c4:	f7fe fe00 	bl	80143c8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80157c8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80157ca:	4618      	mov	r0, r3
 80157cc:	3708      	adds	r7, #8
 80157ce:	46bd      	mov	sp, r7
 80157d0:	bd80      	pop	{r7, pc}
 80157d2:	bf00      	nop
 80157d4:	20002118 	.word	0x20002118

080157d8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80157d8:	b580      	push	{r7, lr}
 80157da:	b084      	sub	sp, #16
 80157dc:	af00      	add	r7, sp, #0
 80157de:	6078      	str	r0, [r7, #4]
 80157e0:	460b      	mov	r3, r1
 80157e2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80157e4:	2300      	movs	r3, #0
 80157e6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80157e8:	4b0d      	ldr	r3, [pc, #52]	; (8015820 <CDC_Transmit_FS+0x48>)
 80157ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80157ee:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80157f0:	68bb      	ldr	r3, [r7, #8]
 80157f2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80157f6:	2b00      	cmp	r3, #0
 80157f8:	d001      	beq.n	80157fe <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80157fa:	2301      	movs	r3, #1
 80157fc:	e00b      	b.n	8015816 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80157fe:	887b      	ldrh	r3, [r7, #2]
 8015800:	461a      	mov	r2, r3
 8015802:	6879      	ldr	r1, [r7, #4]
 8015804:	4806      	ldr	r0, [pc, #24]	; (8015820 <CDC_Transmit_FS+0x48>)
 8015806:	f7fe fd78 	bl	80142fa <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801580a:	4805      	ldr	r0, [pc, #20]	; (8015820 <CDC_Transmit_FS+0x48>)
 801580c:	f7fe fdac 	bl	8014368 <USBD_CDC_TransmitPacket>
 8015810:	4603      	mov	r3, r0
 8015812:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8015814:	7bfb      	ldrb	r3, [r7, #15]
}
 8015816:	4618      	mov	r0, r3
 8015818:	3710      	adds	r7, #16
 801581a:	46bd      	mov	sp, r7
 801581c:	bd80      	pop	{r7, pc}
 801581e:	bf00      	nop
 8015820:	20002118 	.word	0x20002118

08015824 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8015824:	b480      	push	{r7}
 8015826:	b087      	sub	sp, #28
 8015828:	af00      	add	r7, sp, #0
 801582a:	60f8      	str	r0, [r7, #12]
 801582c:	60b9      	str	r1, [r7, #8]
 801582e:	4613      	mov	r3, r2
 8015830:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8015832:	2300      	movs	r3, #0
 8015834:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8015836:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801583a:	4618      	mov	r0, r3
 801583c:	371c      	adds	r7, #28
 801583e:	46bd      	mov	sp, r7
 8015840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015844:	4770      	bx	lr
	...

08015848 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015848:	b480      	push	{r7}
 801584a:	b083      	sub	sp, #12
 801584c:	af00      	add	r7, sp, #0
 801584e:	4603      	mov	r3, r0
 8015850:	6039      	str	r1, [r7, #0]
 8015852:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8015854:	683b      	ldr	r3, [r7, #0]
 8015856:	2212      	movs	r2, #18
 8015858:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 801585a:	4b03      	ldr	r3, [pc, #12]	; (8015868 <USBD_CDC_DeviceDescriptor+0x20>)
}
 801585c:	4618      	mov	r0, r3
 801585e:	370c      	adds	r7, #12
 8015860:	46bd      	mov	sp, r7
 8015862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015866:	4770      	bx	lr
 8015868:	20000344 	.word	0x20000344

0801586c <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801586c:	b480      	push	{r7}
 801586e:	b083      	sub	sp, #12
 8015870:	af00      	add	r7, sp, #0
 8015872:	4603      	mov	r3, r0
 8015874:	6039      	str	r1, [r7, #0]
 8015876:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8015878:	683b      	ldr	r3, [r7, #0]
 801587a:	2204      	movs	r2, #4
 801587c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801587e:	4b03      	ldr	r3, [pc, #12]	; (801588c <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8015880:	4618      	mov	r0, r3
 8015882:	370c      	adds	r7, #12
 8015884:	46bd      	mov	sp, r7
 8015886:	f85d 7b04 	ldr.w	r7, [sp], #4
 801588a:	4770      	bx	lr
 801588c:	20000358 	.word	0x20000358

08015890 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015890:	b580      	push	{r7, lr}
 8015892:	b082      	sub	sp, #8
 8015894:	af00      	add	r7, sp, #0
 8015896:	4603      	mov	r3, r0
 8015898:	6039      	str	r1, [r7, #0]
 801589a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801589c:	79fb      	ldrb	r3, [r7, #7]
 801589e:	2b00      	cmp	r3, #0
 80158a0:	d105      	bne.n	80158ae <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80158a2:	683a      	ldr	r2, [r7, #0]
 80158a4:	4907      	ldr	r1, [pc, #28]	; (80158c4 <USBD_CDC_ProductStrDescriptor+0x34>)
 80158a6:	4808      	ldr	r0, [pc, #32]	; (80158c8 <USBD_CDC_ProductStrDescriptor+0x38>)
 80158a8:	f7ff fdf7 	bl	801549a <USBD_GetString>
 80158ac:	e004      	b.n	80158b8 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80158ae:	683a      	ldr	r2, [r7, #0]
 80158b0:	4904      	ldr	r1, [pc, #16]	; (80158c4 <USBD_CDC_ProductStrDescriptor+0x34>)
 80158b2:	4805      	ldr	r0, [pc, #20]	; (80158c8 <USBD_CDC_ProductStrDescriptor+0x38>)
 80158b4:	f7ff fdf1 	bl	801549a <USBD_GetString>
  }
  return USBD_StrDesc;
 80158b8:	4b02      	ldr	r3, [pc, #8]	; (80158c4 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 80158ba:	4618      	mov	r0, r3
 80158bc:	3708      	adds	r7, #8
 80158be:	46bd      	mov	sp, r7
 80158c0:	bd80      	pop	{r7, pc}
 80158c2:	bf00      	nop
 80158c4:	20002be8 	.word	0x20002be8
 80158c8:	0801ac90 	.word	0x0801ac90

080158cc <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80158cc:	b580      	push	{r7, lr}
 80158ce:	b082      	sub	sp, #8
 80158d0:	af00      	add	r7, sp, #0
 80158d2:	4603      	mov	r3, r0
 80158d4:	6039      	str	r1, [r7, #0]
 80158d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80158d8:	683a      	ldr	r2, [r7, #0]
 80158da:	4904      	ldr	r1, [pc, #16]	; (80158ec <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 80158dc:	4804      	ldr	r0, [pc, #16]	; (80158f0 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 80158de:	f7ff fddc 	bl	801549a <USBD_GetString>
  return USBD_StrDesc;
 80158e2:	4b02      	ldr	r3, [pc, #8]	; (80158ec <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 80158e4:	4618      	mov	r0, r3
 80158e6:	3708      	adds	r7, #8
 80158e8:	46bd      	mov	sp, r7
 80158ea:	bd80      	pop	{r7, pc}
 80158ec:	20002be8 	.word	0x20002be8
 80158f0:	0801aca8 	.word	0x0801aca8

080158f4 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80158f4:	b580      	push	{r7, lr}
 80158f6:	b082      	sub	sp, #8
 80158f8:	af00      	add	r7, sp, #0
 80158fa:	4603      	mov	r3, r0
 80158fc:	6039      	str	r1, [r7, #0]
 80158fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8015900:	683b      	ldr	r3, [r7, #0]
 8015902:	221a      	movs	r2, #26
 8015904:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8015906:	f000 f843 	bl	8015990 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 801590a:	4b02      	ldr	r3, [pc, #8]	; (8015914 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 801590c:	4618      	mov	r0, r3
 801590e:	3708      	adds	r7, #8
 8015910:	46bd      	mov	sp, r7
 8015912:	bd80      	pop	{r7, pc}
 8015914:	2000035c 	.word	0x2000035c

08015918 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015918:	b580      	push	{r7, lr}
 801591a:	b082      	sub	sp, #8
 801591c:	af00      	add	r7, sp, #0
 801591e:	4603      	mov	r3, r0
 8015920:	6039      	str	r1, [r7, #0]
 8015922:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8015924:	79fb      	ldrb	r3, [r7, #7]
 8015926:	2b00      	cmp	r3, #0
 8015928:	d105      	bne.n	8015936 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801592a:	683a      	ldr	r2, [r7, #0]
 801592c:	4907      	ldr	r1, [pc, #28]	; (801594c <USBD_CDC_ConfigStrDescriptor+0x34>)
 801592e:	4808      	ldr	r0, [pc, #32]	; (8015950 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8015930:	f7ff fdb3 	bl	801549a <USBD_GetString>
 8015934:	e004      	b.n	8015940 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8015936:	683a      	ldr	r2, [r7, #0]
 8015938:	4904      	ldr	r1, [pc, #16]	; (801594c <USBD_CDC_ConfigStrDescriptor+0x34>)
 801593a:	4805      	ldr	r0, [pc, #20]	; (8015950 <USBD_CDC_ConfigStrDescriptor+0x38>)
 801593c:	f7ff fdad 	bl	801549a <USBD_GetString>
  }
  return USBD_StrDesc;
 8015940:	4b02      	ldr	r3, [pc, #8]	; (801594c <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8015942:	4618      	mov	r0, r3
 8015944:	3708      	adds	r7, #8
 8015946:	46bd      	mov	sp, r7
 8015948:	bd80      	pop	{r7, pc}
 801594a:	bf00      	nop
 801594c:	20002be8 	.word	0x20002be8
 8015950:	0801acbc 	.word	0x0801acbc

08015954 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015954:	b580      	push	{r7, lr}
 8015956:	b082      	sub	sp, #8
 8015958:	af00      	add	r7, sp, #0
 801595a:	4603      	mov	r3, r0
 801595c:	6039      	str	r1, [r7, #0]
 801595e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8015960:	79fb      	ldrb	r3, [r7, #7]
 8015962:	2b00      	cmp	r3, #0
 8015964:	d105      	bne.n	8015972 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8015966:	683a      	ldr	r2, [r7, #0]
 8015968:	4907      	ldr	r1, [pc, #28]	; (8015988 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801596a:	4808      	ldr	r0, [pc, #32]	; (801598c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 801596c:	f7ff fd95 	bl	801549a <USBD_GetString>
 8015970:	e004      	b.n	801597c <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8015972:	683a      	ldr	r2, [r7, #0]
 8015974:	4904      	ldr	r1, [pc, #16]	; (8015988 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8015976:	4805      	ldr	r0, [pc, #20]	; (801598c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8015978:	f7ff fd8f 	bl	801549a <USBD_GetString>
  }
  return USBD_StrDesc;
 801597c:	4b02      	ldr	r3, [pc, #8]	; (8015988 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 801597e:	4618      	mov	r0, r3
 8015980:	3708      	adds	r7, #8
 8015982:	46bd      	mov	sp, r7
 8015984:	bd80      	pop	{r7, pc}
 8015986:	bf00      	nop
 8015988:	20002be8 	.word	0x20002be8
 801598c:	0801acc8 	.word	0x0801acc8

08015990 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8015990:	b580      	push	{r7, lr}
 8015992:	b084      	sub	sp, #16
 8015994:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8015996:	4b0f      	ldr	r3, [pc, #60]	; (80159d4 <Get_SerialNum+0x44>)
 8015998:	681b      	ldr	r3, [r3, #0]
 801599a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801599c:	4b0e      	ldr	r3, [pc, #56]	; (80159d8 <Get_SerialNum+0x48>)
 801599e:	681b      	ldr	r3, [r3, #0]
 80159a0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80159a2:	4b0e      	ldr	r3, [pc, #56]	; (80159dc <Get_SerialNum+0x4c>)
 80159a4:	681b      	ldr	r3, [r3, #0]
 80159a6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80159a8:	68fa      	ldr	r2, [r7, #12]
 80159aa:	687b      	ldr	r3, [r7, #4]
 80159ac:	4413      	add	r3, r2
 80159ae:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80159b0:	68fb      	ldr	r3, [r7, #12]
 80159b2:	2b00      	cmp	r3, #0
 80159b4:	d009      	beq.n	80159ca <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80159b6:	2208      	movs	r2, #8
 80159b8:	4909      	ldr	r1, [pc, #36]	; (80159e0 <Get_SerialNum+0x50>)
 80159ba:	68f8      	ldr	r0, [r7, #12]
 80159bc:	f000 f814 	bl	80159e8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80159c0:	2204      	movs	r2, #4
 80159c2:	4908      	ldr	r1, [pc, #32]	; (80159e4 <Get_SerialNum+0x54>)
 80159c4:	68b8      	ldr	r0, [r7, #8]
 80159c6:	f000 f80f 	bl	80159e8 <IntToUnicode>
  }
}
 80159ca:	bf00      	nop
 80159cc:	3710      	adds	r7, #16
 80159ce:	46bd      	mov	sp, r7
 80159d0:	bd80      	pop	{r7, pc}
 80159d2:	bf00      	nop
 80159d4:	1fff7590 	.word	0x1fff7590
 80159d8:	1fff7594 	.word	0x1fff7594
 80159dc:	1fff7598 	.word	0x1fff7598
 80159e0:	2000035e 	.word	0x2000035e
 80159e4:	2000036e 	.word	0x2000036e

080159e8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80159e8:	b480      	push	{r7}
 80159ea:	b087      	sub	sp, #28
 80159ec:	af00      	add	r7, sp, #0
 80159ee:	60f8      	str	r0, [r7, #12]
 80159f0:	60b9      	str	r1, [r7, #8]
 80159f2:	4613      	mov	r3, r2
 80159f4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80159f6:	2300      	movs	r3, #0
 80159f8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80159fa:	2300      	movs	r3, #0
 80159fc:	75fb      	strb	r3, [r7, #23]
 80159fe:	e027      	b.n	8015a50 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8015a00:	68fb      	ldr	r3, [r7, #12]
 8015a02:	0f1b      	lsrs	r3, r3, #28
 8015a04:	2b09      	cmp	r3, #9
 8015a06:	d80b      	bhi.n	8015a20 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8015a08:	68fb      	ldr	r3, [r7, #12]
 8015a0a:	0f1b      	lsrs	r3, r3, #28
 8015a0c:	b2da      	uxtb	r2, r3
 8015a0e:	7dfb      	ldrb	r3, [r7, #23]
 8015a10:	005b      	lsls	r3, r3, #1
 8015a12:	4619      	mov	r1, r3
 8015a14:	68bb      	ldr	r3, [r7, #8]
 8015a16:	440b      	add	r3, r1
 8015a18:	3230      	adds	r2, #48	; 0x30
 8015a1a:	b2d2      	uxtb	r2, r2
 8015a1c:	701a      	strb	r2, [r3, #0]
 8015a1e:	e00a      	b.n	8015a36 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8015a20:	68fb      	ldr	r3, [r7, #12]
 8015a22:	0f1b      	lsrs	r3, r3, #28
 8015a24:	b2da      	uxtb	r2, r3
 8015a26:	7dfb      	ldrb	r3, [r7, #23]
 8015a28:	005b      	lsls	r3, r3, #1
 8015a2a:	4619      	mov	r1, r3
 8015a2c:	68bb      	ldr	r3, [r7, #8]
 8015a2e:	440b      	add	r3, r1
 8015a30:	3237      	adds	r2, #55	; 0x37
 8015a32:	b2d2      	uxtb	r2, r2
 8015a34:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8015a36:	68fb      	ldr	r3, [r7, #12]
 8015a38:	011b      	lsls	r3, r3, #4
 8015a3a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8015a3c:	7dfb      	ldrb	r3, [r7, #23]
 8015a3e:	005b      	lsls	r3, r3, #1
 8015a40:	3301      	adds	r3, #1
 8015a42:	68ba      	ldr	r2, [r7, #8]
 8015a44:	4413      	add	r3, r2
 8015a46:	2200      	movs	r2, #0
 8015a48:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8015a4a:	7dfb      	ldrb	r3, [r7, #23]
 8015a4c:	3301      	adds	r3, #1
 8015a4e:	75fb      	strb	r3, [r7, #23]
 8015a50:	7dfa      	ldrb	r2, [r7, #23]
 8015a52:	79fb      	ldrb	r3, [r7, #7]
 8015a54:	429a      	cmp	r2, r3
 8015a56:	d3d3      	bcc.n	8015a00 <IntToUnicode+0x18>
  }
}
 8015a58:	bf00      	nop
 8015a5a:	bf00      	nop
 8015a5c:	371c      	adds	r7, #28
 8015a5e:	46bd      	mov	sp, r7
 8015a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a64:	4770      	bx	lr
	...

08015a68 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015a68:	b580      	push	{r7, lr}
 8015a6a:	b094      	sub	sp, #80	; 0x50
 8015a6c:	af00      	add	r7, sp, #0
 8015a6e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8015a70:	f107 030c 	add.w	r3, r7, #12
 8015a74:	2244      	movs	r2, #68	; 0x44
 8015a76:	2100      	movs	r1, #0
 8015a78:	4618      	mov	r0, r3
 8015a7a:	f001 fa94 	bl	8016fa6 <memset>
  if(pcdHandle->Instance==USB)
 8015a7e:	687b      	ldr	r3, [r7, #4]
 8015a80:	681b      	ldr	r3, [r3, #0]
 8015a82:	4a15      	ldr	r2, [pc, #84]	; (8015ad8 <HAL_PCD_MspInit+0x70>)
 8015a84:	4293      	cmp	r3, r2
 8015a86:	d122      	bne.n	8015ace <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8015a88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8015a8c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8015a8e:	2300      	movs	r3, #0
 8015a90:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8015a92:	f107 030c 	add.w	r3, r7, #12
 8015a96:	4618      	mov	r0, r3
 8015a98:	f7f6 fc1e 	bl	800c2d8 <HAL_RCCEx_PeriphCLKConfig>
 8015a9c:	4603      	mov	r3, r0
 8015a9e:	2b00      	cmp	r3, #0
 8015aa0:	d001      	beq.n	8015aa6 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 8015aa2:	f7ee fb61 	bl	8004168 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8015aa6:	4b0d      	ldr	r3, [pc, #52]	; (8015adc <HAL_PCD_MspInit+0x74>)
 8015aa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015aaa:	4a0c      	ldr	r2, [pc, #48]	; (8015adc <HAL_PCD_MspInit+0x74>)
 8015aac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8015ab0:	6593      	str	r3, [r2, #88]	; 0x58
 8015ab2:	4b0a      	ldr	r3, [pc, #40]	; (8015adc <HAL_PCD_MspInit+0x74>)
 8015ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015ab6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8015aba:	60bb      	str	r3, [r7, #8]
 8015abc:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8015abe:	2200      	movs	r2, #0
 8015ac0:	2100      	movs	r1, #0
 8015ac2:	2014      	movs	r0, #20
 8015ac4:	f7f2 fe65 	bl	8008792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8015ac8:	2014      	movs	r0, #20
 8015aca:	f7f2 fe7c 	bl	80087c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8015ace:	bf00      	nop
 8015ad0:	3750      	adds	r7, #80	; 0x50
 8015ad2:	46bd      	mov	sp, r7
 8015ad4:	bd80      	pop	{r7, pc}
 8015ad6:	bf00      	nop
 8015ad8:	40005c00 	.word	0x40005c00
 8015adc:	40021000 	.word	0x40021000

08015ae0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015ae0:	b580      	push	{r7, lr}
 8015ae2:	b082      	sub	sp, #8
 8015ae4:	af00      	add	r7, sp, #0
 8015ae6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8015ae8:	687b      	ldr	r3, [r7, #4]
 8015aea:	f8d3 22d8 	ldr.w	r2, [r3, #728]	; 0x2d8
 8015aee:	687b      	ldr	r3, [r7, #4]
 8015af0:	f503 7326 	add.w	r3, r3, #664	; 0x298
 8015af4:	4619      	mov	r1, r3
 8015af6:	4610      	mov	r0, r2
 8015af8:	f7fe fd32 	bl	8014560 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8015afc:	bf00      	nop
 8015afe:	3708      	adds	r7, #8
 8015b00:	46bd      	mov	sp, r7
 8015b02:	bd80      	pop	{r7, pc}

08015b04 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015b04:	b580      	push	{r7, lr}
 8015b06:	b082      	sub	sp, #8
 8015b08:	af00      	add	r7, sp, #0
 8015b0a:	6078      	str	r0, [r7, #4]
 8015b0c:	460b      	mov	r3, r1
 8015b0e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8015b10:	687b      	ldr	r3, [r7, #4]
 8015b12:	f8d3 02d8 	ldr.w	r0, [r3, #728]	; 0x2d8
 8015b16:	78fa      	ldrb	r2, [r7, #3]
 8015b18:	6879      	ldr	r1, [r7, #4]
 8015b1a:	4613      	mov	r3, r2
 8015b1c:	009b      	lsls	r3, r3, #2
 8015b1e:	4413      	add	r3, r2
 8015b20:	00db      	lsls	r3, r3, #3
 8015b22:	440b      	add	r3, r1
 8015b24:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8015b28:	681a      	ldr	r2, [r3, #0]
 8015b2a:	78fb      	ldrb	r3, [r7, #3]
 8015b2c:	4619      	mov	r1, r3
 8015b2e:	f7fe fd6c 	bl	801460a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8015b32:	bf00      	nop
 8015b34:	3708      	adds	r7, #8
 8015b36:	46bd      	mov	sp, r7
 8015b38:	bd80      	pop	{r7, pc}

08015b3a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015b3a:	b580      	push	{r7, lr}
 8015b3c:	b082      	sub	sp, #8
 8015b3e:	af00      	add	r7, sp, #0
 8015b40:	6078      	str	r0, [r7, #4]
 8015b42:	460b      	mov	r3, r1
 8015b44:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8015b46:	687b      	ldr	r3, [r7, #4]
 8015b48:	f8d3 02d8 	ldr.w	r0, [r3, #728]	; 0x2d8
 8015b4c:	78fa      	ldrb	r2, [r7, #3]
 8015b4e:	6879      	ldr	r1, [r7, #4]
 8015b50:	4613      	mov	r3, r2
 8015b52:	009b      	lsls	r3, r3, #2
 8015b54:	4413      	add	r3, r2
 8015b56:	00db      	lsls	r3, r3, #3
 8015b58:	440b      	add	r3, r1
 8015b5a:	3324      	adds	r3, #36	; 0x24
 8015b5c:	681a      	ldr	r2, [r3, #0]
 8015b5e:	78fb      	ldrb	r3, [r7, #3]
 8015b60:	4619      	mov	r1, r3
 8015b62:	f7fe fdb5 	bl	80146d0 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8015b66:	bf00      	nop
 8015b68:	3708      	adds	r7, #8
 8015b6a:	46bd      	mov	sp, r7
 8015b6c:	bd80      	pop	{r7, pc}

08015b6e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015b6e:	b580      	push	{r7, lr}
 8015b70:	b082      	sub	sp, #8
 8015b72:	af00      	add	r7, sp, #0
 8015b74:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8015b76:	687b      	ldr	r3, [r7, #4]
 8015b78:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8015b7c:	4618      	mov	r0, r3
 8015b7e:	f7fe fec9 	bl	8014914 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8015b82:	bf00      	nop
 8015b84:	3708      	adds	r7, #8
 8015b86:	46bd      	mov	sp, r7
 8015b88:	bd80      	pop	{r7, pc}

08015b8a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015b8a:	b580      	push	{r7, lr}
 8015b8c:	b084      	sub	sp, #16
 8015b8e:	af00      	add	r7, sp, #0
 8015b90:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8015b92:	2301      	movs	r3, #1
 8015b94:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8015b96:	687b      	ldr	r3, [r7, #4]
 8015b98:	795b      	ldrb	r3, [r3, #5]
 8015b9a:	2b02      	cmp	r3, #2
 8015b9c:	d001      	beq.n	8015ba2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8015b9e:	f7ee fae3 	bl	8004168 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8015ba2:	687b      	ldr	r3, [r7, #4]
 8015ba4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8015ba8:	7bfa      	ldrb	r2, [r7, #15]
 8015baa:	4611      	mov	r1, r2
 8015bac:	4618      	mov	r0, r3
 8015bae:	f7fe fe73 	bl	8014898 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8015bb2:	687b      	ldr	r3, [r7, #4]
 8015bb4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8015bb8:	4618      	mov	r0, r3
 8015bba:	f7fe fe1f 	bl	80147fc <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8015bbe:	bf00      	nop
 8015bc0:	3710      	adds	r7, #16
 8015bc2:	46bd      	mov	sp, r7
 8015bc4:	bd80      	pop	{r7, pc}
	...

08015bc8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015bc8:	b580      	push	{r7, lr}
 8015bca:	b082      	sub	sp, #8
 8015bcc:	af00      	add	r7, sp, #0
 8015bce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8015bd0:	687b      	ldr	r3, [r7, #4]
 8015bd2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8015bd6:	4618      	mov	r0, r3
 8015bd8:	f7fe fe6e 	bl	80148b8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8015bdc:	687b      	ldr	r3, [r7, #4]
 8015bde:	7a5b      	ldrb	r3, [r3, #9]
 8015be0:	2b00      	cmp	r3, #0
 8015be2:	d005      	beq.n	8015bf0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8015be4:	4b04      	ldr	r3, [pc, #16]	; (8015bf8 <HAL_PCD_SuspendCallback+0x30>)
 8015be6:	691b      	ldr	r3, [r3, #16]
 8015be8:	4a03      	ldr	r2, [pc, #12]	; (8015bf8 <HAL_PCD_SuspendCallback+0x30>)
 8015bea:	f043 0306 	orr.w	r3, r3, #6
 8015bee:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8015bf0:	bf00      	nop
 8015bf2:	3708      	adds	r7, #8
 8015bf4:	46bd      	mov	sp, r7
 8015bf6:	bd80      	pop	{r7, pc}
 8015bf8:	e000ed00 	.word	0xe000ed00

08015bfc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015bfc:	b580      	push	{r7, lr}
 8015bfe:	b082      	sub	sp, #8
 8015c00:	af00      	add	r7, sp, #0
 8015c02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8015c04:	687b      	ldr	r3, [r7, #4]
 8015c06:	7a5b      	ldrb	r3, [r3, #9]
 8015c08:	2b00      	cmp	r3, #0
 8015c0a:	d007      	beq.n	8015c1c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8015c0c:	4b08      	ldr	r3, [pc, #32]	; (8015c30 <HAL_PCD_ResumeCallback+0x34>)
 8015c0e:	691b      	ldr	r3, [r3, #16]
 8015c10:	4a07      	ldr	r2, [pc, #28]	; (8015c30 <HAL_PCD_ResumeCallback+0x34>)
 8015c12:	f023 0306 	bic.w	r3, r3, #6
 8015c16:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8015c18:	f000 f9f8 	bl	801600c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8015c1c:	687b      	ldr	r3, [r7, #4]
 8015c1e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8015c22:	4618      	mov	r0, r3
 8015c24:	f7fe fe5e 	bl	80148e4 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8015c28:	bf00      	nop
 8015c2a:	3708      	adds	r7, #8
 8015c2c:	46bd      	mov	sp, r7
 8015c2e:	bd80      	pop	{r7, pc}
 8015c30:	e000ed00 	.word	0xe000ed00

08015c34 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8015c34:	b580      	push	{r7, lr}
 8015c36:	b082      	sub	sp, #8
 8015c38:	af00      	add	r7, sp, #0
 8015c3a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8015c3c:	4a2b      	ldr	r2, [pc, #172]	; (8015cec <USBD_LL_Init+0xb8>)
 8015c3e:	687b      	ldr	r3, [r7, #4]
 8015c40:	f8c2 32d8 	str.w	r3, [r2, #728]	; 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8015c44:	687b      	ldr	r3, [r7, #4]
 8015c46:	4a29      	ldr	r2, [pc, #164]	; (8015cec <USBD_LL_Init+0xb8>)
 8015c48:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_FS.Instance = USB;
 8015c4c:	4b27      	ldr	r3, [pc, #156]	; (8015cec <USBD_LL_Init+0xb8>)
 8015c4e:	4a28      	ldr	r2, [pc, #160]	; (8015cf0 <USBD_LL_Init+0xbc>)
 8015c50:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8015c52:	4b26      	ldr	r3, [pc, #152]	; (8015cec <USBD_LL_Init+0xb8>)
 8015c54:	2208      	movs	r2, #8
 8015c56:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8015c58:	4b24      	ldr	r3, [pc, #144]	; (8015cec <USBD_LL_Init+0xb8>)
 8015c5a:	2202      	movs	r2, #2
 8015c5c:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8015c5e:	4b23      	ldr	r3, [pc, #140]	; (8015cec <USBD_LL_Init+0xb8>)
 8015c60:	2202      	movs	r2, #2
 8015c62:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8015c64:	4b21      	ldr	r3, [pc, #132]	; (8015cec <USBD_LL_Init+0xb8>)
 8015c66:	2200      	movs	r2, #0
 8015c68:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8015c6a:	4b20      	ldr	r3, [pc, #128]	; (8015cec <USBD_LL_Init+0xb8>)
 8015c6c:	2200      	movs	r2, #0
 8015c6e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8015c70:	4b1e      	ldr	r3, [pc, #120]	; (8015cec <USBD_LL_Init+0xb8>)
 8015c72:	2200      	movs	r2, #0
 8015c74:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8015c76:	4b1d      	ldr	r3, [pc, #116]	; (8015cec <USBD_LL_Init+0xb8>)
 8015c78:	2200      	movs	r2, #0
 8015c7a:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8015c7c:	481b      	ldr	r0, [pc, #108]	; (8015cec <USBD_LL_Init+0xb8>)
 8015c7e:	f7f4 f815 	bl	8009cac <HAL_PCD_Init>
 8015c82:	4603      	mov	r3, r0
 8015c84:	2b00      	cmp	r3, #0
 8015c86:	d001      	beq.n	8015c8c <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8015c88:	f7ee fa6e 	bl	8004168 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8015c92:	2318      	movs	r3, #24
 8015c94:	2200      	movs	r2, #0
 8015c96:	2100      	movs	r1, #0
 8015c98:	f7f5 fccf 	bl	800b63a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8015c9c:	687b      	ldr	r3, [r7, #4]
 8015c9e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8015ca2:	2358      	movs	r3, #88	; 0x58
 8015ca4:	2200      	movs	r2, #0
 8015ca6:	2180      	movs	r1, #128	; 0x80
 8015ca8:	f7f5 fcc7 	bl	800b63a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8015cac:	687b      	ldr	r3, [r7, #4]
 8015cae:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8015cb2:	23c0      	movs	r3, #192	; 0xc0
 8015cb4:	2200      	movs	r2, #0
 8015cb6:	2181      	movs	r1, #129	; 0x81
 8015cb8:	f7f5 fcbf 	bl	800b63a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8015cbc:	687b      	ldr	r3, [r7, #4]
 8015cbe:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8015cc2:	f44f 7388 	mov.w	r3, #272	; 0x110
 8015cc6:	2200      	movs	r2, #0
 8015cc8:	2101      	movs	r1, #1
 8015cca:	f7f5 fcb6 	bl	800b63a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8015cce:	687b      	ldr	r3, [r7, #4]
 8015cd0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8015cd4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8015cd8:	2200      	movs	r2, #0
 8015cda:	2182      	movs	r1, #130	; 0x82
 8015cdc:	f7f5 fcad 	bl	800b63a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8015ce0:	2300      	movs	r3, #0
}
 8015ce2:	4618      	mov	r0, r3
 8015ce4:	3708      	adds	r7, #8
 8015ce6:	46bd      	mov	sp, r7
 8015ce8:	bd80      	pop	{r7, pc}
 8015cea:	bf00      	nop
 8015cec:	20002de8 	.word	0x20002de8
 8015cf0:	40005c00 	.word	0x40005c00

08015cf4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8015cf4:	b580      	push	{r7, lr}
 8015cf6:	b084      	sub	sp, #16
 8015cf8:	af00      	add	r7, sp, #0
 8015cfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015cfc:	2300      	movs	r3, #0
 8015cfe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015d00:	2300      	movs	r3, #0
 8015d02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8015d04:	687b      	ldr	r3, [r7, #4]
 8015d06:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015d0a:	4618      	mov	r0, r3
 8015d0c:	f7f4 f89c 	bl	8009e48 <HAL_PCD_Start>
 8015d10:	4603      	mov	r3, r0
 8015d12:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015d14:	7bfb      	ldrb	r3, [r7, #15]
 8015d16:	4618      	mov	r0, r3
 8015d18:	f000 f97e 	bl	8016018 <USBD_Get_USB_Status>
 8015d1c:	4603      	mov	r3, r0
 8015d1e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015d20:	7bbb      	ldrb	r3, [r7, #14]
}
 8015d22:	4618      	mov	r0, r3
 8015d24:	3710      	adds	r7, #16
 8015d26:	46bd      	mov	sp, r7
 8015d28:	bd80      	pop	{r7, pc}

08015d2a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8015d2a:	b580      	push	{r7, lr}
 8015d2c:	b084      	sub	sp, #16
 8015d2e:	af00      	add	r7, sp, #0
 8015d30:	6078      	str	r0, [r7, #4]
 8015d32:	4608      	mov	r0, r1
 8015d34:	4611      	mov	r1, r2
 8015d36:	461a      	mov	r2, r3
 8015d38:	4603      	mov	r3, r0
 8015d3a:	70fb      	strb	r3, [r7, #3]
 8015d3c:	460b      	mov	r3, r1
 8015d3e:	70bb      	strb	r3, [r7, #2]
 8015d40:	4613      	mov	r3, r2
 8015d42:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015d44:	2300      	movs	r3, #0
 8015d46:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015d48:	2300      	movs	r3, #0
 8015d4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8015d4c:	687b      	ldr	r3, [r7, #4]
 8015d4e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8015d52:	78bb      	ldrb	r3, [r7, #2]
 8015d54:	883a      	ldrh	r2, [r7, #0]
 8015d56:	78f9      	ldrb	r1, [r7, #3]
 8015d58:	f7f4 f9e3 	bl	800a122 <HAL_PCD_EP_Open>
 8015d5c:	4603      	mov	r3, r0
 8015d5e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015d60:	7bfb      	ldrb	r3, [r7, #15]
 8015d62:	4618      	mov	r0, r3
 8015d64:	f000 f958 	bl	8016018 <USBD_Get_USB_Status>
 8015d68:	4603      	mov	r3, r0
 8015d6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015d6c:	7bbb      	ldrb	r3, [r7, #14]
}
 8015d6e:	4618      	mov	r0, r3
 8015d70:	3710      	adds	r7, #16
 8015d72:	46bd      	mov	sp, r7
 8015d74:	bd80      	pop	{r7, pc}

08015d76 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015d76:	b580      	push	{r7, lr}
 8015d78:	b084      	sub	sp, #16
 8015d7a:	af00      	add	r7, sp, #0
 8015d7c:	6078      	str	r0, [r7, #4]
 8015d7e:	460b      	mov	r3, r1
 8015d80:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015d82:	2300      	movs	r3, #0
 8015d84:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015d86:	2300      	movs	r3, #0
 8015d88:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8015d8a:	687b      	ldr	r3, [r7, #4]
 8015d8c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015d90:	78fa      	ldrb	r2, [r7, #3]
 8015d92:	4611      	mov	r1, r2
 8015d94:	4618      	mov	r0, r3
 8015d96:	f7f4 fa21 	bl	800a1dc <HAL_PCD_EP_Close>
 8015d9a:	4603      	mov	r3, r0
 8015d9c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015d9e:	7bfb      	ldrb	r3, [r7, #15]
 8015da0:	4618      	mov	r0, r3
 8015da2:	f000 f939 	bl	8016018 <USBD_Get_USB_Status>
 8015da6:	4603      	mov	r3, r0
 8015da8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015daa:	7bbb      	ldrb	r3, [r7, #14]
}
 8015dac:	4618      	mov	r0, r3
 8015dae:	3710      	adds	r7, #16
 8015db0:	46bd      	mov	sp, r7
 8015db2:	bd80      	pop	{r7, pc}

08015db4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015db4:	b580      	push	{r7, lr}
 8015db6:	b084      	sub	sp, #16
 8015db8:	af00      	add	r7, sp, #0
 8015dba:	6078      	str	r0, [r7, #4]
 8015dbc:	460b      	mov	r3, r1
 8015dbe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015dc0:	2300      	movs	r3, #0
 8015dc2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015dc4:	2300      	movs	r3, #0
 8015dc6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015dce:	78fa      	ldrb	r2, [r7, #3]
 8015dd0:	4611      	mov	r1, r2
 8015dd2:	4618      	mov	r0, r3
 8015dd4:	f7f4 faca 	bl	800a36c <HAL_PCD_EP_SetStall>
 8015dd8:	4603      	mov	r3, r0
 8015dda:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015ddc:	7bfb      	ldrb	r3, [r7, #15]
 8015dde:	4618      	mov	r0, r3
 8015de0:	f000 f91a 	bl	8016018 <USBD_Get_USB_Status>
 8015de4:	4603      	mov	r3, r0
 8015de6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015de8:	7bbb      	ldrb	r3, [r7, #14]
}
 8015dea:	4618      	mov	r0, r3
 8015dec:	3710      	adds	r7, #16
 8015dee:	46bd      	mov	sp, r7
 8015df0:	bd80      	pop	{r7, pc}

08015df2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015df2:	b580      	push	{r7, lr}
 8015df4:	b084      	sub	sp, #16
 8015df6:	af00      	add	r7, sp, #0
 8015df8:	6078      	str	r0, [r7, #4]
 8015dfa:	460b      	mov	r3, r1
 8015dfc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015dfe:	2300      	movs	r3, #0
 8015e00:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015e02:	2300      	movs	r3, #0
 8015e04:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8015e06:	687b      	ldr	r3, [r7, #4]
 8015e08:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015e0c:	78fa      	ldrb	r2, [r7, #3]
 8015e0e:	4611      	mov	r1, r2
 8015e10:	4618      	mov	r0, r3
 8015e12:	f7f4 fafd 	bl	800a410 <HAL_PCD_EP_ClrStall>
 8015e16:	4603      	mov	r3, r0
 8015e18:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015e1a:	7bfb      	ldrb	r3, [r7, #15]
 8015e1c:	4618      	mov	r0, r3
 8015e1e:	f000 f8fb 	bl	8016018 <USBD_Get_USB_Status>
 8015e22:	4603      	mov	r3, r0
 8015e24:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015e26:	7bbb      	ldrb	r3, [r7, #14]
}
 8015e28:	4618      	mov	r0, r3
 8015e2a:	3710      	adds	r7, #16
 8015e2c:	46bd      	mov	sp, r7
 8015e2e:	bd80      	pop	{r7, pc}

08015e30 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015e30:	b480      	push	{r7}
 8015e32:	b085      	sub	sp, #20
 8015e34:	af00      	add	r7, sp, #0
 8015e36:	6078      	str	r0, [r7, #4]
 8015e38:	460b      	mov	r3, r1
 8015e3a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8015e3c:	687b      	ldr	r3, [r7, #4]
 8015e3e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015e42:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8015e44:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015e48:	2b00      	cmp	r3, #0
 8015e4a:	da0b      	bge.n	8015e64 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8015e4c:	78fb      	ldrb	r3, [r7, #3]
 8015e4e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8015e52:	68f9      	ldr	r1, [r7, #12]
 8015e54:	4613      	mov	r3, r2
 8015e56:	009b      	lsls	r3, r3, #2
 8015e58:	4413      	add	r3, r2
 8015e5a:	00db      	lsls	r3, r3, #3
 8015e5c:	440b      	add	r3, r1
 8015e5e:	3312      	adds	r3, #18
 8015e60:	781b      	ldrb	r3, [r3, #0]
 8015e62:	e00b      	b.n	8015e7c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8015e64:	78fb      	ldrb	r3, [r7, #3]
 8015e66:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8015e6a:	68f9      	ldr	r1, [r7, #12]
 8015e6c:	4613      	mov	r3, r2
 8015e6e:	009b      	lsls	r3, r3, #2
 8015e70:	4413      	add	r3, r2
 8015e72:	00db      	lsls	r3, r3, #3
 8015e74:	440b      	add	r3, r1
 8015e76:	f503 73a9 	add.w	r3, r3, #338	; 0x152
 8015e7a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8015e7c:	4618      	mov	r0, r3
 8015e7e:	3714      	adds	r7, #20
 8015e80:	46bd      	mov	sp, r7
 8015e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e86:	4770      	bx	lr

08015e88 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8015e88:	b580      	push	{r7, lr}
 8015e8a:	b084      	sub	sp, #16
 8015e8c:	af00      	add	r7, sp, #0
 8015e8e:	6078      	str	r0, [r7, #4]
 8015e90:	460b      	mov	r3, r1
 8015e92:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015e94:	2300      	movs	r3, #0
 8015e96:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015e98:	2300      	movs	r3, #0
 8015e9a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8015e9c:	687b      	ldr	r3, [r7, #4]
 8015e9e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015ea2:	78fa      	ldrb	r2, [r7, #3]
 8015ea4:	4611      	mov	r1, r2
 8015ea6:	4618      	mov	r0, r3
 8015ea8:	f7f4 f917 	bl	800a0da <HAL_PCD_SetAddress>
 8015eac:	4603      	mov	r3, r0
 8015eae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015eb0:	7bfb      	ldrb	r3, [r7, #15]
 8015eb2:	4618      	mov	r0, r3
 8015eb4:	f000 f8b0 	bl	8016018 <USBD_Get_USB_Status>
 8015eb8:	4603      	mov	r3, r0
 8015eba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015ebc:	7bbb      	ldrb	r3, [r7, #14]
}
 8015ebe:	4618      	mov	r0, r3
 8015ec0:	3710      	adds	r7, #16
 8015ec2:	46bd      	mov	sp, r7
 8015ec4:	bd80      	pop	{r7, pc}

08015ec6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8015ec6:	b580      	push	{r7, lr}
 8015ec8:	b086      	sub	sp, #24
 8015eca:	af00      	add	r7, sp, #0
 8015ecc:	60f8      	str	r0, [r7, #12]
 8015ece:	607a      	str	r2, [r7, #4]
 8015ed0:	603b      	str	r3, [r7, #0]
 8015ed2:	460b      	mov	r3, r1
 8015ed4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015ed6:	2300      	movs	r3, #0
 8015ed8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015eda:	2300      	movs	r3, #0
 8015edc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8015ede:	68fb      	ldr	r3, [r7, #12]
 8015ee0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8015ee4:	7af9      	ldrb	r1, [r7, #11]
 8015ee6:	683b      	ldr	r3, [r7, #0]
 8015ee8:	687a      	ldr	r2, [r7, #4]
 8015eea:	f7f4 fa08 	bl	800a2fe <HAL_PCD_EP_Transmit>
 8015eee:	4603      	mov	r3, r0
 8015ef0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015ef2:	7dfb      	ldrb	r3, [r7, #23]
 8015ef4:	4618      	mov	r0, r3
 8015ef6:	f000 f88f 	bl	8016018 <USBD_Get_USB_Status>
 8015efa:	4603      	mov	r3, r0
 8015efc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015efe:	7dbb      	ldrb	r3, [r7, #22]
}
 8015f00:	4618      	mov	r0, r3
 8015f02:	3718      	adds	r7, #24
 8015f04:	46bd      	mov	sp, r7
 8015f06:	bd80      	pop	{r7, pc}

08015f08 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8015f08:	b580      	push	{r7, lr}
 8015f0a:	b086      	sub	sp, #24
 8015f0c:	af00      	add	r7, sp, #0
 8015f0e:	60f8      	str	r0, [r7, #12]
 8015f10:	607a      	str	r2, [r7, #4]
 8015f12:	603b      	str	r3, [r7, #0]
 8015f14:	460b      	mov	r3, r1
 8015f16:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015f18:	2300      	movs	r3, #0
 8015f1a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015f1c:	2300      	movs	r3, #0
 8015f1e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8015f20:	68fb      	ldr	r3, [r7, #12]
 8015f22:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8015f26:	7af9      	ldrb	r1, [r7, #11]
 8015f28:	683b      	ldr	r3, [r7, #0]
 8015f2a:	687a      	ldr	r2, [r7, #4]
 8015f2c:	f7f4 f99e 	bl	800a26c <HAL_PCD_EP_Receive>
 8015f30:	4603      	mov	r3, r0
 8015f32:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015f34:	7dfb      	ldrb	r3, [r7, #23]
 8015f36:	4618      	mov	r0, r3
 8015f38:	f000 f86e 	bl	8016018 <USBD_Get_USB_Status>
 8015f3c:	4603      	mov	r3, r0
 8015f3e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015f40:	7dbb      	ldrb	r3, [r7, #22]
}
 8015f42:	4618      	mov	r0, r3
 8015f44:	3718      	adds	r7, #24
 8015f46:	46bd      	mov	sp, r7
 8015f48:	bd80      	pop	{r7, pc}

08015f4a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015f4a:	b580      	push	{r7, lr}
 8015f4c:	b082      	sub	sp, #8
 8015f4e:	af00      	add	r7, sp, #0
 8015f50:	6078      	str	r0, [r7, #4]
 8015f52:	460b      	mov	r3, r1
 8015f54:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8015f56:	687b      	ldr	r3, [r7, #4]
 8015f58:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015f5c:	78fa      	ldrb	r2, [r7, #3]
 8015f5e:	4611      	mov	r1, r2
 8015f60:	4618      	mov	r0, r3
 8015f62:	f7f4 f9b4 	bl	800a2ce <HAL_PCD_EP_GetRxCount>
 8015f66:	4603      	mov	r3, r0
}
 8015f68:	4618      	mov	r0, r3
 8015f6a:	3708      	adds	r7, #8
 8015f6c:	46bd      	mov	sp, r7
 8015f6e:	bd80      	pop	{r7, pc}

08015f70 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015f70:	b580      	push	{r7, lr}
 8015f72:	b082      	sub	sp, #8
 8015f74:	af00      	add	r7, sp, #0
 8015f76:	6078      	str	r0, [r7, #4]
 8015f78:	460b      	mov	r3, r1
 8015f7a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8015f7c:	78fb      	ldrb	r3, [r7, #3]
 8015f7e:	2b00      	cmp	r3, #0
 8015f80:	d002      	beq.n	8015f88 <HAL_PCDEx_LPM_Callback+0x18>
 8015f82:	2b01      	cmp	r3, #1
 8015f84:	d013      	beq.n	8015fae <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8015f86:	e023      	b.n	8015fd0 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8015f88:	687b      	ldr	r3, [r7, #4]
 8015f8a:	7a5b      	ldrb	r3, [r3, #9]
 8015f8c:	2b00      	cmp	r3, #0
 8015f8e:	d007      	beq.n	8015fa0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8015f90:	f000 f83c 	bl	801600c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8015f94:	4b10      	ldr	r3, [pc, #64]	; (8015fd8 <HAL_PCDEx_LPM_Callback+0x68>)
 8015f96:	691b      	ldr	r3, [r3, #16]
 8015f98:	4a0f      	ldr	r2, [pc, #60]	; (8015fd8 <HAL_PCDEx_LPM_Callback+0x68>)
 8015f9a:	f023 0306 	bic.w	r3, r3, #6
 8015f9e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8015fa0:	687b      	ldr	r3, [r7, #4]
 8015fa2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8015fa6:	4618      	mov	r0, r3
 8015fa8:	f7fe fc9c 	bl	80148e4 <USBD_LL_Resume>
    break;
 8015fac:	e010      	b.n	8015fd0 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8015fae:	687b      	ldr	r3, [r7, #4]
 8015fb0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8015fb4:	4618      	mov	r0, r3
 8015fb6:	f7fe fc7f 	bl	80148b8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8015fba:	687b      	ldr	r3, [r7, #4]
 8015fbc:	7a5b      	ldrb	r3, [r3, #9]
 8015fbe:	2b00      	cmp	r3, #0
 8015fc0:	d005      	beq.n	8015fce <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8015fc2:	4b05      	ldr	r3, [pc, #20]	; (8015fd8 <HAL_PCDEx_LPM_Callback+0x68>)
 8015fc4:	691b      	ldr	r3, [r3, #16]
 8015fc6:	4a04      	ldr	r2, [pc, #16]	; (8015fd8 <HAL_PCDEx_LPM_Callback+0x68>)
 8015fc8:	f043 0306 	orr.w	r3, r3, #6
 8015fcc:	6113      	str	r3, [r2, #16]
    break;
 8015fce:	bf00      	nop
}
 8015fd0:	bf00      	nop
 8015fd2:	3708      	adds	r7, #8
 8015fd4:	46bd      	mov	sp, r7
 8015fd6:	bd80      	pop	{r7, pc}
 8015fd8:	e000ed00 	.word	0xe000ed00

08015fdc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8015fdc:	b480      	push	{r7}
 8015fde:	b083      	sub	sp, #12
 8015fe0:	af00      	add	r7, sp, #0
 8015fe2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8015fe4:	4b03      	ldr	r3, [pc, #12]	; (8015ff4 <USBD_static_malloc+0x18>)
}
 8015fe6:	4618      	mov	r0, r3
 8015fe8:	370c      	adds	r7, #12
 8015fea:	46bd      	mov	sp, r7
 8015fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ff0:	4770      	bx	lr
 8015ff2:	bf00      	nop
 8015ff4:	200030c4 	.word	0x200030c4

08015ff8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8015ff8:	b480      	push	{r7}
 8015ffa:	b083      	sub	sp, #12
 8015ffc:	af00      	add	r7, sp, #0
 8015ffe:	6078      	str	r0, [r7, #4]

}
 8016000:	bf00      	nop
 8016002:	370c      	adds	r7, #12
 8016004:	46bd      	mov	sp, r7
 8016006:	f85d 7b04 	ldr.w	r7, [sp], #4
 801600a:	4770      	bx	lr

0801600c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 801600c:	b580      	push	{r7, lr}
 801600e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8016010:	f7ed faf4 	bl	80035fc <SystemClock_Config>
}
 8016014:	bf00      	nop
 8016016:	bd80      	pop	{r7, pc}

08016018 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8016018:	b480      	push	{r7}
 801601a:	b085      	sub	sp, #20
 801601c:	af00      	add	r7, sp, #0
 801601e:	4603      	mov	r3, r0
 8016020:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016022:	2300      	movs	r3, #0
 8016024:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8016026:	79fb      	ldrb	r3, [r7, #7]
 8016028:	2b03      	cmp	r3, #3
 801602a:	d817      	bhi.n	801605c <USBD_Get_USB_Status+0x44>
 801602c:	a201      	add	r2, pc, #4	; (adr r2, 8016034 <USBD_Get_USB_Status+0x1c>)
 801602e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016032:	bf00      	nop
 8016034:	08016045 	.word	0x08016045
 8016038:	0801604b 	.word	0x0801604b
 801603c:	08016051 	.word	0x08016051
 8016040:	08016057 	.word	0x08016057
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8016044:	2300      	movs	r3, #0
 8016046:	73fb      	strb	r3, [r7, #15]
    break;
 8016048:	e00b      	b.n	8016062 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801604a:	2303      	movs	r3, #3
 801604c:	73fb      	strb	r3, [r7, #15]
    break;
 801604e:	e008      	b.n	8016062 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8016050:	2301      	movs	r3, #1
 8016052:	73fb      	strb	r3, [r7, #15]
    break;
 8016054:	e005      	b.n	8016062 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8016056:	2303      	movs	r3, #3
 8016058:	73fb      	strb	r3, [r7, #15]
    break;
 801605a:	e002      	b.n	8016062 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801605c:	2303      	movs	r3, #3
 801605e:	73fb      	strb	r3, [r7, #15]
    break;
 8016060:	bf00      	nop
  }
  return usb_status;
 8016062:	7bfb      	ldrb	r3, [r7, #15]
}
 8016064:	4618      	mov	r0, r3
 8016066:	3714      	adds	r7, #20
 8016068:	46bd      	mov	sp, r7
 801606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801606e:	4770      	bx	lr

08016070 <__cvt>:
 8016070:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016074:	ec55 4b10 	vmov	r4, r5, d0
 8016078:	2d00      	cmp	r5, #0
 801607a:	460e      	mov	r6, r1
 801607c:	4619      	mov	r1, r3
 801607e:	462b      	mov	r3, r5
 8016080:	bfbb      	ittet	lt
 8016082:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8016086:	461d      	movlt	r5, r3
 8016088:	2300      	movge	r3, #0
 801608a:	232d      	movlt	r3, #45	; 0x2d
 801608c:	700b      	strb	r3, [r1, #0]
 801608e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016090:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8016094:	4691      	mov	r9, r2
 8016096:	f023 0820 	bic.w	r8, r3, #32
 801609a:	bfbc      	itt	lt
 801609c:	4622      	movlt	r2, r4
 801609e:	4614      	movlt	r4, r2
 80160a0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80160a4:	d005      	beq.n	80160b2 <__cvt+0x42>
 80160a6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80160aa:	d100      	bne.n	80160ae <__cvt+0x3e>
 80160ac:	3601      	adds	r6, #1
 80160ae:	2102      	movs	r1, #2
 80160b0:	e000      	b.n	80160b4 <__cvt+0x44>
 80160b2:	2103      	movs	r1, #3
 80160b4:	ab03      	add	r3, sp, #12
 80160b6:	9301      	str	r3, [sp, #4]
 80160b8:	ab02      	add	r3, sp, #8
 80160ba:	9300      	str	r3, [sp, #0]
 80160bc:	ec45 4b10 	vmov	d0, r4, r5
 80160c0:	4653      	mov	r3, sl
 80160c2:	4632      	mov	r2, r6
 80160c4:	f001 f88c 	bl	80171e0 <_dtoa_r>
 80160c8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80160cc:	4607      	mov	r7, r0
 80160ce:	d102      	bne.n	80160d6 <__cvt+0x66>
 80160d0:	f019 0f01 	tst.w	r9, #1
 80160d4:	d022      	beq.n	801611c <__cvt+0xac>
 80160d6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80160da:	eb07 0906 	add.w	r9, r7, r6
 80160de:	d110      	bne.n	8016102 <__cvt+0x92>
 80160e0:	783b      	ldrb	r3, [r7, #0]
 80160e2:	2b30      	cmp	r3, #48	; 0x30
 80160e4:	d10a      	bne.n	80160fc <__cvt+0x8c>
 80160e6:	2200      	movs	r2, #0
 80160e8:	2300      	movs	r3, #0
 80160ea:	4620      	mov	r0, r4
 80160ec:	4629      	mov	r1, r5
 80160ee:	f7ea fd13 	bl	8000b18 <__aeabi_dcmpeq>
 80160f2:	b918      	cbnz	r0, 80160fc <__cvt+0x8c>
 80160f4:	f1c6 0601 	rsb	r6, r6, #1
 80160f8:	f8ca 6000 	str.w	r6, [sl]
 80160fc:	f8da 3000 	ldr.w	r3, [sl]
 8016100:	4499      	add	r9, r3
 8016102:	2200      	movs	r2, #0
 8016104:	2300      	movs	r3, #0
 8016106:	4620      	mov	r0, r4
 8016108:	4629      	mov	r1, r5
 801610a:	f7ea fd05 	bl	8000b18 <__aeabi_dcmpeq>
 801610e:	b108      	cbz	r0, 8016114 <__cvt+0xa4>
 8016110:	f8cd 900c 	str.w	r9, [sp, #12]
 8016114:	2230      	movs	r2, #48	; 0x30
 8016116:	9b03      	ldr	r3, [sp, #12]
 8016118:	454b      	cmp	r3, r9
 801611a:	d307      	bcc.n	801612c <__cvt+0xbc>
 801611c:	9b03      	ldr	r3, [sp, #12]
 801611e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8016120:	1bdb      	subs	r3, r3, r7
 8016122:	4638      	mov	r0, r7
 8016124:	6013      	str	r3, [r2, #0]
 8016126:	b004      	add	sp, #16
 8016128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801612c:	1c59      	adds	r1, r3, #1
 801612e:	9103      	str	r1, [sp, #12]
 8016130:	701a      	strb	r2, [r3, #0]
 8016132:	e7f0      	b.n	8016116 <__cvt+0xa6>

08016134 <__exponent>:
 8016134:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016136:	4603      	mov	r3, r0
 8016138:	2900      	cmp	r1, #0
 801613a:	bfb8      	it	lt
 801613c:	4249      	neglt	r1, r1
 801613e:	f803 2b02 	strb.w	r2, [r3], #2
 8016142:	bfb4      	ite	lt
 8016144:	222d      	movlt	r2, #45	; 0x2d
 8016146:	222b      	movge	r2, #43	; 0x2b
 8016148:	2909      	cmp	r1, #9
 801614a:	7042      	strb	r2, [r0, #1]
 801614c:	dd2a      	ble.n	80161a4 <__exponent+0x70>
 801614e:	f10d 0207 	add.w	r2, sp, #7
 8016152:	4617      	mov	r7, r2
 8016154:	260a      	movs	r6, #10
 8016156:	4694      	mov	ip, r2
 8016158:	fb91 f5f6 	sdiv	r5, r1, r6
 801615c:	fb06 1415 	mls	r4, r6, r5, r1
 8016160:	3430      	adds	r4, #48	; 0x30
 8016162:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8016166:	460c      	mov	r4, r1
 8016168:	2c63      	cmp	r4, #99	; 0x63
 801616a:	f102 32ff 	add.w	r2, r2, #4294967295
 801616e:	4629      	mov	r1, r5
 8016170:	dcf1      	bgt.n	8016156 <__exponent+0x22>
 8016172:	3130      	adds	r1, #48	; 0x30
 8016174:	f1ac 0402 	sub.w	r4, ip, #2
 8016178:	f802 1c01 	strb.w	r1, [r2, #-1]
 801617c:	1c41      	adds	r1, r0, #1
 801617e:	4622      	mov	r2, r4
 8016180:	42ba      	cmp	r2, r7
 8016182:	d30a      	bcc.n	801619a <__exponent+0x66>
 8016184:	f10d 0209 	add.w	r2, sp, #9
 8016188:	eba2 020c 	sub.w	r2, r2, ip
 801618c:	42bc      	cmp	r4, r7
 801618e:	bf88      	it	hi
 8016190:	2200      	movhi	r2, #0
 8016192:	4413      	add	r3, r2
 8016194:	1a18      	subs	r0, r3, r0
 8016196:	b003      	add	sp, #12
 8016198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801619a:	f812 5b01 	ldrb.w	r5, [r2], #1
 801619e:	f801 5f01 	strb.w	r5, [r1, #1]!
 80161a2:	e7ed      	b.n	8016180 <__exponent+0x4c>
 80161a4:	2330      	movs	r3, #48	; 0x30
 80161a6:	3130      	adds	r1, #48	; 0x30
 80161a8:	7083      	strb	r3, [r0, #2]
 80161aa:	70c1      	strb	r1, [r0, #3]
 80161ac:	1d03      	adds	r3, r0, #4
 80161ae:	e7f1      	b.n	8016194 <__exponent+0x60>

080161b0 <_printf_float>:
 80161b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161b4:	ed2d 8b02 	vpush	{d8}
 80161b8:	b08d      	sub	sp, #52	; 0x34
 80161ba:	460c      	mov	r4, r1
 80161bc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80161c0:	4616      	mov	r6, r2
 80161c2:	461f      	mov	r7, r3
 80161c4:	4605      	mov	r5, r0
 80161c6:	f000 fef7 	bl	8016fb8 <_localeconv_r>
 80161ca:	f8d0 a000 	ldr.w	sl, [r0]
 80161ce:	4650      	mov	r0, sl
 80161d0:	f7ea f876 	bl	80002c0 <strlen>
 80161d4:	2300      	movs	r3, #0
 80161d6:	930a      	str	r3, [sp, #40]	; 0x28
 80161d8:	6823      	ldr	r3, [r4, #0]
 80161da:	9305      	str	r3, [sp, #20]
 80161dc:	f8d8 3000 	ldr.w	r3, [r8]
 80161e0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80161e4:	3307      	adds	r3, #7
 80161e6:	f023 0307 	bic.w	r3, r3, #7
 80161ea:	f103 0208 	add.w	r2, r3, #8
 80161ee:	f8c8 2000 	str.w	r2, [r8]
 80161f2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80161f6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80161fa:	9307      	str	r3, [sp, #28]
 80161fc:	f8cd 8018 	str.w	r8, [sp, #24]
 8016200:	ee08 0a10 	vmov	s16, r0
 8016204:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8016208:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801620c:	4b9e      	ldr	r3, [pc, #632]	; (8016488 <_printf_float+0x2d8>)
 801620e:	f04f 32ff 	mov.w	r2, #4294967295
 8016212:	f7ea fcb3 	bl	8000b7c <__aeabi_dcmpun>
 8016216:	bb88      	cbnz	r0, 801627c <_printf_float+0xcc>
 8016218:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801621c:	4b9a      	ldr	r3, [pc, #616]	; (8016488 <_printf_float+0x2d8>)
 801621e:	f04f 32ff 	mov.w	r2, #4294967295
 8016222:	f7ea fc8d 	bl	8000b40 <__aeabi_dcmple>
 8016226:	bb48      	cbnz	r0, 801627c <_printf_float+0xcc>
 8016228:	2200      	movs	r2, #0
 801622a:	2300      	movs	r3, #0
 801622c:	4640      	mov	r0, r8
 801622e:	4649      	mov	r1, r9
 8016230:	f7ea fc7c 	bl	8000b2c <__aeabi_dcmplt>
 8016234:	b110      	cbz	r0, 801623c <_printf_float+0x8c>
 8016236:	232d      	movs	r3, #45	; 0x2d
 8016238:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801623c:	4a93      	ldr	r2, [pc, #588]	; (801648c <_printf_float+0x2dc>)
 801623e:	4b94      	ldr	r3, [pc, #592]	; (8016490 <_printf_float+0x2e0>)
 8016240:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8016244:	bf94      	ite	ls
 8016246:	4690      	movls	r8, r2
 8016248:	4698      	movhi	r8, r3
 801624a:	2303      	movs	r3, #3
 801624c:	6123      	str	r3, [r4, #16]
 801624e:	9b05      	ldr	r3, [sp, #20]
 8016250:	f023 0304 	bic.w	r3, r3, #4
 8016254:	6023      	str	r3, [r4, #0]
 8016256:	f04f 0900 	mov.w	r9, #0
 801625a:	9700      	str	r7, [sp, #0]
 801625c:	4633      	mov	r3, r6
 801625e:	aa0b      	add	r2, sp, #44	; 0x2c
 8016260:	4621      	mov	r1, r4
 8016262:	4628      	mov	r0, r5
 8016264:	f000 f9da 	bl	801661c <_printf_common>
 8016268:	3001      	adds	r0, #1
 801626a:	f040 8090 	bne.w	801638e <_printf_float+0x1de>
 801626e:	f04f 30ff 	mov.w	r0, #4294967295
 8016272:	b00d      	add	sp, #52	; 0x34
 8016274:	ecbd 8b02 	vpop	{d8}
 8016278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801627c:	4642      	mov	r2, r8
 801627e:	464b      	mov	r3, r9
 8016280:	4640      	mov	r0, r8
 8016282:	4649      	mov	r1, r9
 8016284:	f7ea fc7a 	bl	8000b7c <__aeabi_dcmpun>
 8016288:	b140      	cbz	r0, 801629c <_printf_float+0xec>
 801628a:	464b      	mov	r3, r9
 801628c:	2b00      	cmp	r3, #0
 801628e:	bfbc      	itt	lt
 8016290:	232d      	movlt	r3, #45	; 0x2d
 8016292:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8016296:	4a7f      	ldr	r2, [pc, #508]	; (8016494 <_printf_float+0x2e4>)
 8016298:	4b7f      	ldr	r3, [pc, #508]	; (8016498 <_printf_float+0x2e8>)
 801629a:	e7d1      	b.n	8016240 <_printf_float+0x90>
 801629c:	6863      	ldr	r3, [r4, #4]
 801629e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80162a2:	9206      	str	r2, [sp, #24]
 80162a4:	1c5a      	adds	r2, r3, #1
 80162a6:	d13f      	bne.n	8016328 <_printf_float+0x178>
 80162a8:	2306      	movs	r3, #6
 80162aa:	6063      	str	r3, [r4, #4]
 80162ac:	9b05      	ldr	r3, [sp, #20]
 80162ae:	6861      	ldr	r1, [r4, #4]
 80162b0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80162b4:	2300      	movs	r3, #0
 80162b6:	9303      	str	r3, [sp, #12]
 80162b8:	ab0a      	add	r3, sp, #40	; 0x28
 80162ba:	e9cd b301 	strd	fp, r3, [sp, #4]
 80162be:	ab09      	add	r3, sp, #36	; 0x24
 80162c0:	ec49 8b10 	vmov	d0, r8, r9
 80162c4:	9300      	str	r3, [sp, #0]
 80162c6:	6022      	str	r2, [r4, #0]
 80162c8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80162cc:	4628      	mov	r0, r5
 80162ce:	f7ff fecf 	bl	8016070 <__cvt>
 80162d2:	9b06      	ldr	r3, [sp, #24]
 80162d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80162d6:	2b47      	cmp	r3, #71	; 0x47
 80162d8:	4680      	mov	r8, r0
 80162da:	d108      	bne.n	80162ee <_printf_float+0x13e>
 80162dc:	1cc8      	adds	r0, r1, #3
 80162de:	db02      	blt.n	80162e6 <_printf_float+0x136>
 80162e0:	6863      	ldr	r3, [r4, #4]
 80162e2:	4299      	cmp	r1, r3
 80162e4:	dd41      	ble.n	801636a <_printf_float+0x1ba>
 80162e6:	f1ab 0302 	sub.w	r3, fp, #2
 80162ea:	fa5f fb83 	uxtb.w	fp, r3
 80162ee:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80162f2:	d820      	bhi.n	8016336 <_printf_float+0x186>
 80162f4:	3901      	subs	r1, #1
 80162f6:	465a      	mov	r2, fp
 80162f8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80162fc:	9109      	str	r1, [sp, #36]	; 0x24
 80162fe:	f7ff ff19 	bl	8016134 <__exponent>
 8016302:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8016304:	1813      	adds	r3, r2, r0
 8016306:	2a01      	cmp	r2, #1
 8016308:	4681      	mov	r9, r0
 801630a:	6123      	str	r3, [r4, #16]
 801630c:	dc02      	bgt.n	8016314 <_printf_float+0x164>
 801630e:	6822      	ldr	r2, [r4, #0]
 8016310:	07d2      	lsls	r2, r2, #31
 8016312:	d501      	bpl.n	8016318 <_printf_float+0x168>
 8016314:	3301      	adds	r3, #1
 8016316:	6123      	str	r3, [r4, #16]
 8016318:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801631c:	2b00      	cmp	r3, #0
 801631e:	d09c      	beq.n	801625a <_printf_float+0xaa>
 8016320:	232d      	movs	r3, #45	; 0x2d
 8016322:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016326:	e798      	b.n	801625a <_printf_float+0xaa>
 8016328:	9a06      	ldr	r2, [sp, #24]
 801632a:	2a47      	cmp	r2, #71	; 0x47
 801632c:	d1be      	bne.n	80162ac <_printf_float+0xfc>
 801632e:	2b00      	cmp	r3, #0
 8016330:	d1bc      	bne.n	80162ac <_printf_float+0xfc>
 8016332:	2301      	movs	r3, #1
 8016334:	e7b9      	b.n	80162aa <_printf_float+0xfa>
 8016336:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801633a:	d118      	bne.n	801636e <_printf_float+0x1be>
 801633c:	2900      	cmp	r1, #0
 801633e:	6863      	ldr	r3, [r4, #4]
 8016340:	dd0b      	ble.n	801635a <_printf_float+0x1aa>
 8016342:	6121      	str	r1, [r4, #16]
 8016344:	b913      	cbnz	r3, 801634c <_printf_float+0x19c>
 8016346:	6822      	ldr	r2, [r4, #0]
 8016348:	07d0      	lsls	r0, r2, #31
 801634a:	d502      	bpl.n	8016352 <_printf_float+0x1a2>
 801634c:	3301      	adds	r3, #1
 801634e:	440b      	add	r3, r1
 8016350:	6123      	str	r3, [r4, #16]
 8016352:	65a1      	str	r1, [r4, #88]	; 0x58
 8016354:	f04f 0900 	mov.w	r9, #0
 8016358:	e7de      	b.n	8016318 <_printf_float+0x168>
 801635a:	b913      	cbnz	r3, 8016362 <_printf_float+0x1b2>
 801635c:	6822      	ldr	r2, [r4, #0]
 801635e:	07d2      	lsls	r2, r2, #31
 8016360:	d501      	bpl.n	8016366 <_printf_float+0x1b6>
 8016362:	3302      	adds	r3, #2
 8016364:	e7f4      	b.n	8016350 <_printf_float+0x1a0>
 8016366:	2301      	movs	r3, #1
 8016368:	e7f2      	b.n	8016350 <_printf_float+0x1a0>
 801636a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801636e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016370:	4299      	cmp	r1, r3
 8016372:	db05      	blt.n	8016380 <_printf_float+0x1d0>
 8016374:	6823      	ldr	r3, [r4, #0]
 8016376:	6121      	str	r1, [r4, #16]
 8016378:	07d8      	lsls	r0, r3, #31
 801637a:	d5ea      	bpl.n	8016352 <_printf_float+0x1a2>
 801637c:	1c4b      	adds	r3, r1, #1
 801637e:	e7e7      	b.n	8016350 <_printf_float+0x1a0>
 8016380:	2900      	cmp	r1, #0
 8016382:	bfd4      	ite	le
 8016384:	f1c1 0202 	rsble	r2, r1, #2
 8016388:	2201      	movgt	r2, #1
 801638a:	4413      	add	r3, r2
 801638c:	e7e0      	b.n	8016350 <_printf_float+0x1a0>
 801638e:	6823      	ldr	r3, [r4, #0]
 8016390:	055a      	lsls	r2, r3, #21
 8016392:	d407      	bmi.n	80163a4 <_printf_float+0x1f4>
 8016394:	6923      	ldr	r3, [r4, #16]
 8016396:	4642      	mov	r2, r8
 8016398:	4631      	mov	r1, r6
 801639a:	4628      	mov	r0, r5
 801639c:	47b8      	blx	r7
 801639e:	3001      	adds	r0, #1
 80163a0:	d12c      	bne.n	80163fc <_printf_float+0x24c>
 80163a2:	e764      	b.n	801626e <_printf_float+0xbe>
 80163a4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80163a8:	f240 80e0 	bls.w	801656c <_printf_float+0x3bc>
 80163ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80163b0:	2200      	movs	r2, #0
 80163b2:	2300      	movs	r3, #0
 80163b4:	f7ea fbb0 	bl	8000b18 <__aeabi_dcmpeq>
 80163b8:	2800      	cmp	r0, #0
 80163ba:	d034      	beq.n	8016426 <_printf_float+0x276>
 80163bc:	4a37      	ldr	r2, [pc, #220]	; (801649c <_printf_float+0x2ec>)
 80163be:	2301      	movs	r3, #1
 80163c0:	4631      	mov	r1, r6
 80163c2:	4628      	mov	r0, r5
 80163c4:	47b8      	blx	r7
 80163c6:	3001      	adds	r0, #1
 80163c8:	f43f af51 	beq.w	801626e <_printf_float+0xbe>
 80163cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80163d0:	429a      	cmp	r2, r3
 80163d2:	db02      	blt.n	80163da <_printf_float+0x22a>
 80163d4:	6823      	ldr	r3, [r4, #0]
 80163d6:	07d8      	lsls	r0, r3, #31
 80163d8:	d510      	bpl.n	80163fc <_printf_float+0x24c>
 80163da:	ee18 3a10 	vmov	r3, s16
 80163de:	4652      	mov	r2, sl
 80163e0:	4631      	mov	r1, r6
 80163e2:	4628      	mov	r0, r5
 80163e4:	47b8      	blx	r7
 80163e6:	3001      	adds	r0, #1
 80163e8:	f43f af41 	beq.w	801626e <_printf_float+0xbe>
 80163ec:	f04f 0800 	mov.w	r8, #0
 80163f0:	f104 091a 	add.w	r9, r4, #26
 80163f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80163f6:	3b01      	subs	r3, #1
 80163f8:	4543      	cmp	r3, r8
 80163fa:	dc09      	bgt.n	8016410 <_printf_float+0x260>
 80163fc:	6823      	ldr	r3, [r4, #0]
 80163fe:	079b      	lsls	r3, r3, #30
 8016400:	f100 8107 	bmi.w	8016612 <_printf_float+0x462>
 8016404:	68e0      	ldr	r0, [r4, #12]
 8016406:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016408:	4298      	cmp	r0, r3
 801640a:	bfb8      	it	lt
 801640c:	4618      	movlt	r0, r3
 801640e:	e730      	b.n	8016272 <_printf_float+0xc2>
 8016410:	2301      	movs	r3, #1
 8016412:	464a      	mov	r2, r9
 8016414:	4631      	mov	r1, r6
 8016416:	4628      	mov	r0, r5
 8016418:	47b8      	blx	r7
 801641a:	3001      	adds	r0, #1
 801641c:	f43f af27 	beq.w	801626e <_printf_float+0xbe>
 8016420:	f108 0801 	add.w	r8, r8, #1
 8016424:	e7e6      	b.n	80163f4 <_printf_float+0x244>
 8016426:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016428:	2b00      	cmp	r3, #0
 801642a:	dc39      	bgt.n	80164a0 <_printf_float+0x2f0>
 801642c:	4a1b      	ldr	r2, [pc, #108]	; (801649c <_printf_float+0x2ec>)
 801642e:	2301      	movs	r3, #1
 8016430:	4631      	mov	r1, r6
 8016432:	4628      	mov	r0, r5
 8016434:	47b8      	blx	r7
 8016436:	3001      	adds	r0, #1
 8016438:	f43f af19 	beq.w	801626e <_printf_float+0xbe>
 801643c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8016440:	4313      	orrs	r3, r2
 8016442:	d102      	bne.n	801644a <_printf_float+0x29a>
 8016444:	6823      	ldr	r3, [r4, #0]
 8016446:	07d9      	lsls	r1, r3, #31
 8016448:	d5d8      	bpl.n	80163fc <_printf_float+0x24c>
 801644a:	ee18 3a10 	vmov	r3, s16
 801644e:	4652      	mov	r2, sl
 8016450:	4631      	mov	r1, r6
 8016452:	4628      	mov	r0, r5
 8016454:	47b8      	blx	r7
 8016456:	3001      	adds	r0, #1
 8016458:	f43f af09 	beq.w	801626e <_printf_float+0xbe>
 801645c:	f04f 0900 	mov.w	r9, #0
 8016460:	f104 0a1a 	add.w	sl, r4, #26
 8016464:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016466:	425b      	negs	r3, r3
 8016468:	454b      	cmp	r3, r9
 801646a:	dc01      	bgt.n	8016470 <_printf_float+0x2c0>
 801646c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801646e:	e792      	b.n	8016396 <_printf_float+0x1e6>
 8016470:	2301      	movs	r3, #1
 8016472:	4652      	mov	r2, sl
 8016474:	4631      	mov	r1, r6
 8016476:	4628      	mov	r0, r5
 8016478:	47b8      	blx	r7
 801647a:	3001      	adds	r0, #1
 801647c:	f43f aef7 	beq.w	801626e <_printf_float+0xbe>
 8016480:	f109 0901 	add.w	r9, r9, #1
 8016484:	e7ee      	b.n	8016464 <_printf_float+0x2b4>
 8016486:	bf00      	nop
 8016488:	7fefffff 	.word	0x7fefffff
 801648c:	0801d494 	.word	0x0801d494
 8016490:	0801d498 	.word	0x0801d498
 8016494:	0801d49c 	.word	0x0801d49c
 8016498:	0801d4a0 	.word	0x0801d4a0
 801649c:	0801d4a4 	.word	0x0801d4a4
 80164a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80164a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80164a4:	429a      	cmp	r2, r3
 80164a6:	bfa8      	it	ge
 80164a8:	461a      	movge	r2, r3
 80164aa:	2a00      	cmp	r2, #0
 80164ac:	4691      	mov	r9, r2
 80164ae:	dc37      	bgt.n	8016520 <_printf_float+0x370>
 80164b0:	f04f 0b00 	mov.w	fp, #0
 80164b4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80164b8:	f104 021a 	add.w	r2, r4, #26
 80164bc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80164be:	9305      	str	r3, [sp, #20]
 80164c0:	eba3 0309 	sub.w	r3, r3, r9
 80164c4:	455b      	cmp	r3, fp
 80164c6:	dc33      	bgt.n	8016530 <_printf_float+0x380>
 80164c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80164cc:	429a      	cmp	r2, r3
 80164ce:	db3b      	blt.n	8016548 <_printf_float+0x398>
 80164d0:	6823      	ldr	r3, [r4, #0]
 80164d2:	07da      	lsls	r2, r3, #31
 80164d4:	d438      	bmi.n	8016548 <_printf_float+0x398>
 80164d6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80164da:	eba2 0903 	sub.w	r9, r2, r3
 80164de:	9b05      	ldr	r3, [sp, #20]
 80164e0:	1ad2      	subs	r2, r2, r3
 80164e2:	4591      	cmp	r9, r2
 80164e4:	bfa8      	it	ge
 80164e6:	4691      	movge	r9, r2
 80164e8:	f1b9 0f00 	cmp.w	r9, #0
 80164ec:	dc35      	bgt.n	801655a <_printf_float+0x3aa>
 80164ee:	f04f 0800 	mov.w	r8, #0
 80164f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80164f6:	f104 0a1a 	add.w	sl, r4, #26
 80164fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80164fe:	1a9b      	subs	r3, r3, r2
 8016500:	eba3 0309 	sub.w	r3, r3, r9
 8016504:	4543      	cmp	r3, r8
 8016506:	f77f af79 	ble.w	80163fc <_printf_float+0x24c>
 801650a:	2301      	movs	r3, #1
 801650c:	4652      	mov	r2, sl
 801650e:	4631      	mov	r1, r6
 8016510:	4628      	mov	r0, r5
 8016512:	47b8      	blx	r7
 8016514:	3001      	adds	r0, #1
 8016516:	f43f aeaa 	beq.w	801626e <_printf_float+0xbe>
 801651a:	f108 0801 	add.w	r8, r8, #1
 801651e:	e7ec      	b.n	80164fa <_printf_float+0x34a>
 8016520:	4613      	mov	r3, r2
 8016522:	4631      	mov	r1, r6
 8016524:	4642      	mov	r2, r8
 8016526:	4628      	mov	r0, r5
 8016528:	47b8      	blx	r7
 801652a:	3001      	adds	r0, #1
 801652c:	d1c0      	bne.n	80164b0 <_printf_float+0x300>
 801652e:	e69e      	b.n	801626e <_printf_float+0xbe>
 8016530:	2301      	movs	r3, #1
 8016532:	4631      	mov	r1, r6
 8016534:	4628      	mov	r0, r5
 8016536:	9205      	str	r2, [sp, #20]
 8016538:	47b8      	blx	r7
 801653a:	3001      	adds	r0, #1
 801653c:	f43f ae97 	beq.w	801626e <_printf_float+0xbe>
 8016540:	9a05      	ldr	r2, [sp, #20]
 8016542:	f10b 0b01 	add.w	fp, fp, #1
 8016546:	e7b9      	b.n	80164bc <_printf_float+0x30c>
 8016548:	ee18 3a10 	vmov	r3, s16
 801654c:	4652      	mov	r2, sl
 801654e:	4631      	mov	r1, r6
 8016550:	4628      	mov	r0, r5
 8016552:	47b8      	blx	r7
 8016554:	3001      	adds	r0, #1
 8016556:	d1be      	bne.n	80164d6 <_printf_float+0x326>
 8016558:	e689      	b.n	801626e <_printf_float+0xbe>
 801655a:	9a05      	ldr	r2, [sp, #20]
 801655c:	464b      	mov	r3, r9
 801655e:	4442      	add	r2, r8
 8016560:	4631      	mov	r1, r6
 8016562:	4628      	mov	r0, r5
 8016564:	47b8      	blx	r7
 8016566:	3001      	adds	r0, #1
 8016568:	d1c1      	bne.n	80164ee <_printf_float+0x33e>
 801656a:	e680      	b.n	801626e <_printf_float+0xbe>
 801656c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801656e:	2a01      	cmp	r2, #1
 8016570:	dc01      	bgt.n	8016576 <_printf_float+0x3c6>
 8016572:	07db      	lsls	r3, r3, #31
 8016574:	d53a      	bpl.n	80165ec <_printf_float+0x43c>
 8016576:	2301      	movs	r3, #1
 8016578:	4642      	mov	r2, r8
 801657a:	4631      	mov	r1, r6
 801657c:	4628      	mov	r0, r5
 801657e:	47b8      	blx	r7
 8016580:	3001      	adds	r0, #1
 8016582:	f43f ae74 	beq.w	801626e <_printf_float+0xbe>
 8016586:	ee18 3a10 	vmov	r3, s16
 801658a:	4652      	mov	r2, sl
 801658c:	4631      	mov	r1, r6
 801658e:	4628      	mov	r0, r5
 8016590:	47b8      	blx	r7
 8016592:	3001      	adds	r0, #1
 8016594:	f43f ae6b 	beq.w	801626e <_printf_float+0xbe>
 8016598:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801659c:	2200      	movs	r2, #0
 801659e:	2300      	movs	r3, #0
 80165a0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80165a4:	f7ea fab8 	bl	8000b18 <__aeabi_dcmpeq>
 80165a8:	b9d8      	cbnz	r0, 80165e2 <_printf_float+0x432>
 80165aa:	f10a 33ff 	add.w	r3, sl, #4294967295
 80165ae:	f108 0201 	add.w	r2, r8, #1
 80165b2:	4631      	mov	r1, r6
 80165b4:	4628      	mov	r0, r5
 80165b6:	47b8      	blx	r7
 80165b8:	3001      	adds	r0, #1
 80165ba:	d10e      	bne.n	80165da <_printf_float+0x42a>
 80165bc:	e657      	b.n	801626e <_printf_float+0xbe>
 80165be:	2301      	movs	r3, #1
 80165c0:	4652      	mov	r2, sl
 80165c2:	4631      	mov	r1, r6
 80165c4:	4628      	mov	r0, r5
 80165c6:	47b8      	blx	r7
 80165c8:	3001      	adds	r0, #1
 80165ca:	f43f ae50 	beq.w	801626e <_printf_float+0xbe>
 80165ce:	f108 0801 	add.w	r8, r8, #1
 80165d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80165d4:	3b01      	subs	r3, #1
 80165d6:	4543      	cmp	r3, r8
 80165d8:	dcf1      	bgt.n	80165be <_printf_float+0x40e>
 80165da:	464b      	mov	r3, r9
 80165dc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80165e0:	e6da      	b.n	8016398 <_printf_float+0x1e8>
 80165e2:	f04f 0800 	mov.w	r8, #0
 80165e6:	f104 0a1a 	add.w	sl, r4, #26
 80165ea:	e7f2      	b.n	80165d2 <_printf_float+0x422>
 80165ec:	2301      	movs	r3, #1
 80165ee:	4642      	mov	r2, r8
 80165f0:	e7df      	b.n	80165b2 <_printf_float+0x402>
 80165f2:	2301      	movs	r3, #1
 80165f4:	464a      	mov	r2, r9
 80165f6:	4631      	mov	r1, r6
 80165f8:	4628      	mov	r0, r5
 80165fa:	47b8      	blx	r7
 80165fc:	3001      	adds	r0, #1
 80165fe:	f43f ae36 	beq.w	801626e <_printf_float+0xbe>
 8016602:	f108 0801 	add.w	r8, r8, #1
 8016606:	68e3      	ldr	r3, [r4, #12]
 8016608:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801660a:	1a5b      	subs	r3, r3, r1
 801660c:	4543      	cmp	r3, r8
 801660e:	dcf0      	bgt.n	80165f2 <_printf_float+0x442>
 8016610:	e6f8      	b.n	8016404 <_printf_float+0x254>
 8016612:	f04f 0800 	mov.w	r8, #0
 8016616:	f104 0919 	add.w	r9, r4, #25
 801661a:	e7f4      	b.n	8016606 <_printf_float+0x456>

0801661c <_printf_common>:
 801661c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016620:	4616      	mov	r6, r2
 8016622:	4699      	mov	r9, r3
 8016624:	688a      	ldr	r2, [r1, #8]
 8016626:	690b      	ldr	r3, [r1, #16]
 8016628:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801662c:	4293      	cmp	r3, r2
 801662e:	bfb8      	it	lt
 8016630:	4613      	movlt	r3, r2
 8016632:	6033      	str	r3, [r6, #0]
 8016634:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8016638:	4607      	mov	r7, r0
 801663a:	460c      	mov	r4, r1
 801663c:	b10a      	cbz	r2, 8016642 <_printf_common+0x26>
 801663e:	3301      	adds	r3, #1
 8016640:	6033      	str	r3, [r6, #0]
 8016642:	6823      	ldr	r3, [r4, #0]
 8016644:	0699      	lsls	r1, r3, #26
 8016646:	bf42      	ittt	mi
 8016648:	6833      	ldrmi	r3, [r6, #0]
 801664a:	3302      	addmi	r3, #2
 801664c:	6033      	strmi	r3, [r6, #0]
 801664e:	6825      	ldr	r5, [r4, #0]
 8016650:	f015 0506 	ands.w	r5, r5, #6
 8016654:	d106      	bne.n	8016664 <_printf_common+0x48>
 8016656:	f104 0a19 	add.w	sl, r4, #25
 801665a:	68e3      	ldr	r3, [r4, #12]
 801665c:	6832      	ldr	r2, [r6, #0]
 801665e:	1a9b      	subs	r3, r3, r2
 8016660:	42ab      	cmp	r3, r5
 8016662:	dc26      	bgt.n	80166b2 <_printf_common+0x96>
 8016664:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8016668:	1e13      	subs	r3, r2, #0
 801666a:	6822      	ldr	r2, [r4, #0]
 801666c:	bf18      	it	ne
 801666e:	2301      	movne	r3, #1
 8016670:	0692      	lsls	r2, r2, #26
 8016672:	d42b      	bmi.n	80166cc <_printf_common+0xb0>
 8016674:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8016678:	4649      	mov	r1, r9
 801667a:	4638      	mov	r0, r7
 801667c:	47c0      	blx	r8
 801667e:	3001      	adds	r0, #1
 8016680:	d01e      	beq.n	80166c0 <_printf_common+0xa4>
 8016682:	6823      	ldr	r3, [r4, #0]
 8016684:	6922      	ldr	r2, [r4, #16]
 8016686:	f003 0306 	and.w	r3, r3, #6
 801668a:	2b04      	cmp	r3, #4
 801668c:	bf02      	ittt	eq
 801668e:	68e5      	ldreq	r5, [r4, #12]
 8016690:	6833      	ldreq	r3, [r6, #0]
 8016692:	1aed      	subeq	r5, r5, r3
 8016694:	68a3      	ldr	r3, [r4, #8]
 8016696:	bf0c      	ite	eq
 8016698:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801669c:	2500      	movne	r5, #0
 801669e:	4293      	cmp	r3, r2
 80166a0:	bfc4      	itt	gt
 80166a2:	1a9b      	subgt	r3, r3, r2
 80166a4:	18ed      	addgt	r5, r5, r3
 80166a6:	2600      	movs	r6, #0
 80166a8:	341a      	adds	r4, #26
 80166aa:	42b5      	cmp	r5, r6
 80166ac:	d11a      	bne.n	80166e4 <_printf_common+0xc8>
 80166ae:	2000      	movs	r0, #0
 80166b0:	e008      	b.n	80166c4 <_printf_common+0xa8>
 80166b2:	2301      	movs	r3, #1
 80166b4:	4652      	mov	r2, sl
 80166b6:	4649      	mov	r1, r9
 80166b8:	4638      	mov	r0, r7
 80166ba:	47c0      	blx	r8
 80166bc:	3001      	adds	r0, #1
 80166be:	d103      	bne.n	80166c8 <_printf_common+0xac>
 80166c0:	f04f 30ff 	mov.w	r0, #4294967295
 80166c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80166c8:	3501      	adds	r5, #1
 80166ca:	e7c6      	b.n	801665a <_printf_common+0x3e>
 80166cc:	18e1      	adds	r1, r4, r3
 80166ce:	1c5a      	adds	r2, r3, #1
 80166d0:	2030      	movs	r0, #48	; 0x30
 80166d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80166d6:	4422      	add	r2, r4
 80166d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80166dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80166e0:	3302      	adds	r3, #2
 80166e2:	e7c7      	b.n	8016674 <_printf_common+0x58>
 80166e4:	2301      	movs	r3, #1
 80166e6:	4622      	mov	r2, r4
 80166e8:	4649      	mov	r1, r9
 80166ea:	4638      	mov	r0, r7
 80166ec:	47c0      	blx	r8
 80166ee:	3001      	adds	r0, #1
 80166f0:	d0e6      	beq.n	80166c0 <_printf_common+0xa4>
 80166f2:	3601      	adds	r6, #1
 80166f4:	e7d9      	b.n	80166aa <_printf_common+0x8e>
	...

080166f8 <_printf_i>:
 80166f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80166fc:	7e0f      	ldrb	r7, [r1, #24]
 80166fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8016700:	2f78      	cmp	r7, #120	; 0x78
 8016702:	4691      	mov	r9, r2
 8016704:	4680      	mov	r8, r0
 8016706:	460c      	mov	r4, r1
 8016708:	469a      	mov	sl, r3
 801670a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801670e:	d807      	bhi.n	8016720 <_printf_i+0x28>
 8016710:	2f62      	cmp	r7, #98	; 0x62
 8016712:	d80a      	bhi.n	801672a <_printf_i+0x32>
 8016714:	2f00      	cmp	r7, #0
 8016716:	f000 80d4 	beq.w	80168c2 <_printf_i+0x1ca>
 801671a:	2f58      	cmp	r7, #88	; 0x58
 801671c:	f000 80c0 	beq.w	80168a0 <_printf_i+0x1a8>
 8016720:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8016724:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8016728:	e03a      	b.n	80167a0 <_printf_i+0xa8>
 801672a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801672e:	2b15      	cmp	r3, #21
 8016730:	d8f6      	bhi.n	8016720 <_printf_i+0x28>
 8016732:	a101      	add	r1, pc, #4	; (adr r1, 8016738 <_printf_i+0x40>)
 8016734:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8016738:	08016791 	.word	0x08016791
 801673c:	080167a5 	.word	0x080167a5
 8016740:	08016721 	.word	0x08016721
 8016744:	08016721 	.word	0x08016721
 8016748:	08016721 	.word	0x08016721
 801674c:	08016721 	.word	0x08016721
 8016750:	080167a5 	.word	0x080167a5
 8016754:	08016721 	.word	0x08016721
 8016758:	08016721 	.word	0x08016721
 801675c:	08016721 	.word	0x08016721
 8016760:	08016721 	.word	0x08016721
 8016764:	080168a9 	.word	0x080168a9
 8016768:	080167d1 	.word	0x080167d1
 801676c:	08016863 	.word	0x08016863
 8016770:	08016721 	.word	0x08016721
 8016774:	08016721 	.word	0x08016721
 8016778:	080168cb 	.word	0x080168cb
 801677c:	08016721 	.word	0x08016721
 8016780:	080167d1 	.word	0x080167d1
 8016784:	08016721 	.word	0x08016721
 8016788:	08016721 	.word	0x08016721
 801678c:	0801686b 	.word	0x0801686b
 8016790:	682b      	ldr	r3, [r5, #0]
 8016792:	1d1a      	adds	r2, r3, #4
 8016794:	681b      	ldr	r3, [r3, #0]
 8016796:	602a      	str	r2, [r5, #0]
 8016798:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801679c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80167a0:	2301      	movs	r3, #1
 80167a2:	e09f      	b.n	80168e4 <_printf_i+0x1ec>
 80167a4:	6820      	ldr	r0, [r4, #0]
 80167a6:	682b      	ldr	r3, [r5, #0]
 80167a8:	0607      	lsls	r7, r0, #24
 80167aa:	f103 0104 	add.w	r1, r3, #4
 80167ae:	6029      	str	r1, [r5, #0]
 80167b0:	d501      	bpl.n	80167b6 <_printf_i+0xbe>
 80167b2:	681e      	ldr	r6, [r3, #0]
 80167b4:	e003      	b.n	80167be <_printf_i+0xc6>
 80167b6:	0646      	lsls	r6, r0, #25
 80167b8:	d5fb      	bpl.n	80167b2 <_printf_i+0xba>
 80167ba:	f9b3 6000 	ldrsh.w	r6, [r3]
 80167be:	2e00      	cmp	r6, #0
 80167c0:	da03      	bge.n	80167ca <_printf_i+0xd2>
 80167c2:	232d      	movs	r3, #45	; 0x2d
 80167c4:	4276      	negs	r6, r6
 80167c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80167ca:	485a      	ldr	r0, [pc, #360]	; (8016934 <_printf_i+0x23c>)
 80167cc:	230a      	movs	r3, #10
 80167ce:	e012      	b.n	80167f6 <_printf_i+0xfe>
 80167d0:	682b      	ldr	r3, [r5, #0]
 80167d2:	6820      	ldr	r0, [r4, #0]
 80167d4:	1d19      	adds	r1, r3, #4
 80167d6:	6029      	str	r1, [r5, #0]
 80167d8:	0605      	lsls	r5, r0, #24
 80167da:	d501      	bpl.n	80167e0 <_printf_i+0xe8>
 80167dc:	681e      	ldr	r6, [r3, #0]
 80167de:	e002      	b.n	80167e6 <_printf_i+0xee>
 80167e0:	0641      	lsls	r1, r0, #25
 80167e2:	d5fb      	bpl.n	80167dc <_printf_i+0xe4>
 80167e4:	881e      	ldrh	r6, [r3, #0]
 80167e6:	4853      	ldr	r0, [pc, #332]	; (8016934 <_printf_i+0x23c>)
 80167e8:	2f6f      	cmp	r7, #111	; 0x6f
 80167ea:	bf0c      	ite	eq
 80167ec:	2308      	moveq	r3, #8
 80167ee:	230a      	movne	r3, #10
 80167f0:	2100      	movs	r1, #0
 80167f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80167f6:	6865      	ldr	r5, [r4, #4]
 80167f8:	60a5      	str	r5, [r4, #8]
 80167fa:	2d00      	cmp	r5, #0
 80167fc:	bfa2      	ittt	ge
 80167fe:	6821      	ldrge	r1, [r4, #0]
 8016800:	f021 0104 	bicge.w	r1, r1, #4
 8016804:	6021      	strge	r1, [r4, #0]
 8016806:	b90e      	cbnz	r6, 801680c <_printf_i+0x114>
 8016808:	2d00      	cmp	r5, #0
 801680a:	d04b      	beq.n	80168a4 <_printf_i+0x1ac>
 801680c:	4615      	mov	r5, r2
 801680e:	fbb6 f1f3 	udiv	r1, r6, r3
 8016812:	fb03 6711 	mls	r7, r3, r1, r6
 8016816:	5dc7      	ldrb	r7, [r0, r7]
 8016818:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801681c:	4637      	mov	r7, r6
 801681e:	42bb      	cmp	r3, r7
 8016820:	460e      	mov	r6, r1
 8016822:	d9f4      	bls.n	801680e <_printf_i+0x116>
 8016824:	2b08      	cmp	r3, #8
 8016826:	d10b      	bne.n	8016840 <_printf_i+0x148>
 8016828:	6823      	ldr	r3, [r4, #0]
 801682a:	07de      	lsls	r6, r3, #31
 801682c:	d508      	bpl.n	8016840 <_printf_i+0x148>
 801682e:	6923      	ldr	r3, [r4, #16]
 8016830:	6861      	ldr	r1, [r4, #4]
 8016832:	4299      	cmp	r1, r3
 8016834:	bfde      	ittt	le
 8016836:	2330      	movle	r3, #48	; 0x30
 8016838:	f805 3c01 	strble.w	r3, [r5, #-1]
 801683c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8016840:	1b52      	subs	r2, r2, r5
 8016842:	6122      	str	r2, [r4, #16]
 8016844:	f8cd a000 	str.w	sl, [sp]
 8016848:	464b      	mov	r3, r9
 801684a:	aa03      	add	r2, sp, #12
 801684c:	4621      	mov	r1, r4
 801684e:	4640      	mov	r0, r8
 8016850:	f7ff fee4 	bl	801661c <_printf_common>
 8016854:	3001      	adds	r0, #1
 8016856:	d14a      	bne.n	80168ee <_printf_i+0x1f6>
 8016858:	f04f 30ff 	mov.w	r0, #4294967295
 801685c:	b004      	add	sp, #16
 801685e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016862:	6823      	ldr	r3, [r4, #0]
 8016864:	f043 0320 	orr.w	r3, r3, #32
 8016868:	6023      	str	r3, [r4, #0]
 801686a:	4833      	ldr	r0, [pc, #204]	; (8016938 <_printf_i+0x240>)
 801686c:	2778      	movs	r7, #120	; 0x78
 801686e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8016872:	6823      	ldr	r3, [r4, #0]
 8016874:	6829      	ldr	r1, [r5, #0]
 8016876:	061f      	lsls	r7, r3, #24
 8016878:	f851 6b04 	ldr.w	r6, [r1], #4
 801687c:	d402      	bmi.n	8016884 <_printf_i+0x18c>
 801687e:	065f      	lsls	r7, r3, #25
 8016880:	bf48      	it	mi
 8016882:	b2b6      	uxthmi	r6, r6
 8016884:	07df      	lsls	r7, r3, #31
 8016886:	bf48      	it	mi
 8016888:	f043 0320 	orrmi.w	r3, r3, #32
 801688c:	6029      	str	r1, [r5, #0]
 801688e:	bf48      	it	mi
 8016890:	6023      	strmi	r3, [r4, #0]
 8016892:	b91e      	cbnz	r6, 801689c <_printf_i+0x1a4>
 8016894:	6823      	ldr	r3, [r4, #0]
 8016896:	f023 0320 	bic.w	r3, r3, #32
 801689a:	6023      	str	r3, [r4, #0]
 801689c:	2310      	movs	r3, #16
 801689e:	e7a7      	b.n	80167f0 <_printf_i+0xf8>
 80168a0:	4824      	ldr	r0, [pc, #144]	; (8016934 <_printf_i+0x23c>)
 80168a2:	e7e4      	b.n	801686e <_printf_i+0x176>
 80168a4:	4615      	mov	r5, r2
 80168a6:	e7bd      	b.n	8016824 <_printf_i+0x12c>
 80168a8:	682b      	ldr	r3, [r5, #0]
 80168aa:	6826      	ldr	r6, [r4, #0]
 80168ac:	6961      	ldr	r1, [r4, #20]
 80168ae:	1d18      	adds	r0, r3, #4
 80168b0:	6028      	str	r0, [r5, #0]
 80168b2:	0635      	lsls	r5, r6, #24
 80168b4:	681b      	ldr	r3, [r3, #0]
 80168b6:	d501      	bpl.n	80168bc <_printf_i+0x1c4>
 80168b8:	6019      	str	r1, [r3, #0]
 80168ba:	e002      	b.n	80168c2 <_printf_i+0x1ca>
 80168bc:	0670      	lsls	r0, r6, #25
 80168be:	d5fb      	bpl.n	80168b8 <_printf_i+0x1c0>
 80168c0:	8019      	strh	r1, [r3, #0]
 80168c2:	2300      	movs	r3, #0
 80168c4:	6123      	str	r3, [r4, #16]
 80168c6:	4615      	mov	r5, r2
 80168c8:	e7bc      	b.n	8016844 <_printf_i+0x14c>
 80168ca:	682b      	ldr	r3, [r5, #0]
 80168cc:	1d1a      	adds	r2, r3, #4
 80168ce:	602a      	str	r2, [r5, #0]
 80168d0:	681d      	ldr	r5, [r3, #0]
 80168d2:	6862      	ldr	r2, [r4, #4]
 80168d4:	2100      	movs	r1, #0
 80168d6:	4628      	mov	r0, r5
 80168d8:	f7e9 fca2 	bl	8000220 <memchr>
 80168dc:	b108      	cbz	r0, 80168e2 <_printf_i+0x1ea>
 80168de:	1b40      	subs	r0, r0, r5
 80168e0:	6060      	str	r0, [r4, #4]
 80168e2:	6863      	ldr	r3, [r4, #4]
 80168e4:	6123      	str	r3, [r4, #16]
 80168e6:	2300      	movs	r3, #0
 80168e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80168ec:	e7aa      	b.n	8016844 <_printf_i+0x14c>
 80168ee:	6923      	ldr	r3, [r4, #16]
 80168f0:	462a      	mov	r2, r5
 80168f2:	4649      	mov	r1, r9
 80168f4:	4640      	mov	r0, r8
 80168f6:	47d0      	blx	sl
 80168f8:	3001      	adds	r0, #1
 80168fa:	d0ad      	beq.n	8016858 <_printf_i+0x160>
 80168fc:	6823      	ldr	r3, [r4, #0]
 80168fe:	079b      	lsls	r3, r3, #30
 8016900:	d413      	bmi.n	801692a <_printf_i+0x232>
 8016902:	68e0      	ldr	r0, [r4, #12]
 8016904:	9b03      	ldr	r3, [sp, #12]
 8016906:	4298      	cmp	r0, r3
 8016908:	bfb8      	it	lt
 801690a:	4618      	movlt	r0, r3
 801690c:	e7a6      	b.n	801685c <_printf_i+0x164>
 801690e:	2301      	movs	r3, #1
 8016910:	4632      	mov	r2, r6
 8016912:	4649      	mov	r1, r9
 8016914:	4640      	mov	r0, r8
 8016916:	47d0      	blx	sl
 8016918:	3001      	adds	r0, #1
 801691a:	d09d      	beq.n	8016858 <_printf_i+0x160>
 801691c:	3501      	adds	r5, #1
 801691e:	68e3      	ldr	r3, [r4, #12]
 8016920:	9903      	ldr	r1, [sp, #12]
 8016922:	1a5b      	subs	r3, r3, r1
 8016924:	42ab      	cmp	r3, r5
 8016926:	dcf2      	bgt.n	801690e <_printf_i+0x216>
 8016928:	e7eb      	b.n	8016902 <_printf_i+0x20a>
 801692a:	2500      	movs	r5, #0
 801692c:	f104 0619 	add.w	r6, r4, #25
 8016930:	e7f5      	b.n	801691e <_printf_i+0x226>
 8016932:	bf00      	nop
 8016934:	0801d4a6 	.word	0x0801d4a6
 8016938:	0801d4b7 	.word	0x0801d4b7

0801693c <_scanf_float>:
 801693c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016940:	b087      	sub	sp, #28
 8016942:	4617      	mov	r7, r2
 8016944:	9303      	str	r3, [sp, #12]
 8016946:	688b      	ldr	r3, [r1, #8]
 8016948:	1e5a      	subs	r2, r3, #1
 801694a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801694e:	bf83      	ittte	hi
 8016950:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8016954:	195b      	addhi	r3, r3, r5
 8016956:	9302      	strhi	r3, [sp, #8]
 8016958:	2300      	movls	r3, #0
 801695a:	bf86      	itte	hi
 801695c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8016960:	608b      	strhi	r3, [r1, #8]
 8016962:	9302      	strls	r3, [sp, #8]
 8016964:	680b      	ldr	r3, [r1, #0]
 8016966:	468b      	mov	fp, r1
 8016968:	2500      	movs	r5, #0
 801696a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801696e:	f84b 3b1c 	str.w	r3, [fp], #28
 8016972:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8016976:	4680      	mov	r8, r0
 8016978:	460c      	mov	r4, r1
 801697a:	465e      	mov	r6, fp
 801697c:	46aa      	mov	sl, r5
 801697e:	46a9      	mov	r9, r5
 8016980:	9501      	str	r5, [sp, #4]
 8016982:	68a2      	ldr	r2, [r4, #8]
 8016984:	b152      	cbz	r2, 801699c <_scanf_float+0x60>
 8016986:	683b      	ldr	r3, [r7, #0]
 8016988:	781b      	ldrb	r3, [r3, #0]
 801698a:	2b4e      	cmp	r3, #78	; 0x4e
 801698c:	d864      	bhi.n	8016a58 <_scanf_float+0x11c>
 801698e:	2b40      	cmp	r3, #64	; 0x40
 8016990:	d83c      	bhi.n	8016a0c <_scanf_float+0xd0>
 8016992:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8016996:	b2c8      	uxtb	r0, r1
 8016998:	280e      	cmp	r0, #14
 801699a:	d93a      	bls.n	8016a12 <_scanf_float+0xd6>
 801699c:	f1b9 0f00 	cmp.w	r9, #0
 80169a0:	d003      	beq.n	80169aa <_scanf_float+0x6e>
 80169a2:	6823      	ldr	r3, [r4, #0]
 80169a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80169a8:	6023      	str	r3, [r4, #0]
 80169aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80169ae:	f1ba 0f01 	cmp.w	sl, #1
 80169b2:	f200 8113 	bhi.w	8016bdc <_scanf_float+0x2a0>
 80169b6:	455e      	cmp	r6, fp
 80169b8:	f200 8105 	bhi.w	8016bc6 <_scanf_float+0x28a>
 80169bc:	2501      	movs	r5, #1
 80169be:	4628      	mov	r0, r5
 80169c0:	b007      	add	sp, #28
 80169c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80169c6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80169ca:	2a0d      	cmp	r2, #13
 80169cc:	d8e6      	bhi.n	801699c <_scanf_float+0x60>
 80169ce:	a101      	add	r1, pc, #4	; (adr r1, 80169d4 <_scanf_float+0x98>)
 80169d0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80169d4:	08016b13 	.word	0x08016b13
 80169d8:	0801699d 	.word	0x0801699d
 80169dc:	0801699d 	.word	0x0801699d
 80169e0:	0801699d 	.word	0x0801699d
 80169e4:	08016b73 	.word	0x08016b73
 80169e8:	08016b4b 	.word	0x08016b4b
 80169ec:	0801699d 	.word	0x0801699d
 80169f0:	0801699d 	.word	0x0801699d
 80169f4:	08016b21 	.word	0x08016b21
 80169f8:	0801699d 	.word	0x0801699d
 80169fc:	0801699d 	.word	0x0801699d
 8016a00:	0801699d 	.word	0x0801699d
 8016a04:	0801699d 	.word	0x0801699d
 8016a08:	08016ad9 	.word	0x08016ad9
 8016a0c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8016a10:	e7db      	b.n	80169ca <_scanf_float+0x8e>
 8016a12:	290e      	cmp	r1, #14
 8016a14:	d8c2      	bhi.n	801699c <_scanf_float+0x60>
 8016a16:	a001      	add	r0, pc, #4	; (adr r0, 8016a1c <_scanf_float+0xe0>)
 8016a18:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8016a1c:	08016acb 	.word	0x08016acb
 8016a20:	0801699d 	.word	0x0801699d
 8016a24:	08016acb 	.word	0x08016acb
 8016a28:	08016b5f 	.word	0x08016b5f
 8016a2c:	0801699d 	.word	0x0801699d
 8016a30:	08016a79 	.word	0x08016a79
 8016a34:	08016ab5 	.word	0x08016ab5
 8016a38:	08016ab5 	.word	0x08016ab5
 8016a3c:	08016ab5 	.word	0x08016ab5
 8016a40:	08016ab5 	.word	0x08016ab5
 8016a44:	08016ab5 	.word	0x08016ab5
 8016a48:	08016ab5 	.word	0x08016ab5
 8016a4c:	08016ab5 	.word	0x08016ab5
 8016a50:	08016ab5 	.word	0x08016ab5
 8016a54:	08016ab5 	.word	0x08016ab5
 8016a58:	2b6e      	cmp	r3, #110	; 0x6e
 8016a5a:	d809      	bhi.n	8016a70 <_scanf_float+0x134>
 8016a5c:	2b60      	cmp	r3, #96	; 0x60
 8016a5e:	d8b2      	bhi.n	80169c6 <_scanf_float+0x8a>
 8016a60:	2b54      	cmp	r3, #84	; 0x54
 8016a62:	d077      	beq.n	8016b54 <_scanf_float+0x218>
 8016a64:	2b59      	cmp	r3, #89	; 0x59
 8016a66:	d199      	bne.n	801699c <_scanf_float+0x60>
 8016a68:	2d07      	cmp	r5, #7
 8016a6a:	d197      	bne.n	801699c <_scanf_float+0x60>
 8016a6c:	2508      	movs	r5, #8
 8016a6e:	e029      	b.n	8016ac4 <_scanf_float+0x188>
 8016a70:	2b74      	cmp	r3, #116	; 0x74
 8016a72:	d06f      	beq.n	8016b54 <_scanf_float+0x218>
 8016a74:	2b79      	cmp	r3, #121	; 0x79
 8016a76:	e7f6      	b.n	8016a66 <_scanf_float+0x12a>
 8016a78:	6821      	ldr	r1, [r4, #0]
 8016a7a:	05c8      	lsls	r0, r1, #23
 8016a7c:	d51a      	bpl.n	8016ab4 <_scanf_float+0x178>
 8016a7e:	9b02      	ldr	r3, [sp, #8]
 8016a80:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8016a84:	6021      	str	r1, [r4, #0]
 8016a86:	f109 0901 	add.w	r9, r9, #1
 8016a8a:	b11b      	cbz	r3, 8016a94 <_scanf_float+0x158>
 8016a8c:	3b01      	subs	r3, #1
 8016a8e:	3201      	adds	r2, #1
 8016a90:	9302      	str	r3, [sp, #8]
 8016a92:	60a2      	str	r2, [r4, #8]
 8016a94:	68a3      	ldr	r3, [r4, #8]
 8016a96:	3b01      	subs	r3, #1
 8016a98:	60a3      	str	r3, [r4, #8]
 8016a9a:	6923      	ldr	r3, [r4, #16]
 8016a9c:	3301      	adds	r3, #1
 8016a9e:	6123      	str	r3, [r4, #16]
 8016aa0:	687b      	ldr	r3, [r7, #4]
 8016aa2:	3b01      	subs	r3, #1
 8016aa4:	2b00      	cmp	r3, #0
 8016aa6:	607b      	str	r3, [r7, #4]
 8016aa8:	f340 8084 	ble.w	8016bb4 <_scanf_float+0x278>
 8016aac:	683b      	ldr	r3, [r7, #0]
 8016aae:	3301      	adds	r3, #1
 8016ab0:	603b      	str	r3, [r7, #0]
 8016ab2:	e766      	b.n	8016982 <_scanf_float+0x46>
 8016ab4:	eb1a 0f05 	cmn.w	sl, r5
 8016ab8:	f47f af70 	bne.w	801699c <_scanf_float+0x60>
 8016abc:	6822      	ldr	r2, [r4, #0]
 8016abe:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8016ac2:	6022      	str	r2, [r4, #0]
 8016ac4:	f806 3b01 	strb.w	r3, [r6], #1
 8016ac8:	e7e4      	b.n	8016a94 <_scanf_float+0x158>
 8016aca:	6822      	ldr	r2, [r4, #0]
 8016acc:	0610      	lsls	r0, r2, #24
 8016ace:	f57f af65 	bpl.w	801699c <_scanf_float+0x60>
 8016ad2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8016ad6:	e7f4      	b.n	8016ac2 <_scanf_float+0x186>
 8016ad8:	f1ba 0f00 	cmp.w	sl, #0
 8016adc:	d10e      	bne.n	8016afc <_scanf_float+0x1c0>
 8016ade:	f1b9 0f00 	cmp.w	r9, #0
 8016ae2:	d10e      	bne.n	8016b02 <_scanf_float+0x1c6>
 8016ae4:	6822      	ldr	r2, [r4, #0]
 8016ae6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8016aea:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8016aee:	d108      	bne.n	8016b02 <_scanf_float+0x1c6>
 8016af0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016af4:	6022      	str	r2, [r4, #0]
 8016af6:	f04f 0a01 	mov.w	sl, #1
 8016afa:	e7e3      	b.n	8016ac4 <_scanf_float+0x188>
 8016afc:	f1ba 0f02 	cmp.w	sl, #2
 8016b00:	d055      	beq.n	8016bae <_scanf_float+0x272>
 8016b02:	2d01      	cmp	r5, #1
 8016b04:	d002      	beq.n	8016b0c <_scanf_float+0x1d0>
 8016b06:	2d04      	cmp	r5, #4
 8016b08:	f47f af48 	bne.w	801699c <_scanf_float+0x60>
 8016b0c:	3501      	adds	r5, #1
 8016b0e:	b2ed      	uxtb	r5, r5
 8016b10:	e7d8      	b.n	8016ac4 <_scanf_float+0x188>
 8016b12:	f1ba 0f01 	cmp.w	sl, #1
 8016b16:	f47f af41 	bne.w	801699c <_scanf_float+0x60>
 8016b1a:	f04f 0a02 	mov.w	sl, #2
 8016b1e:	e7d1      	b.n	8016ac4 <_scanf_float+0x188>
 8016b20:	b97d      	cbnz	r5, 8016b42 <_scanf_float+0x206>
 8016b22:	f1b9 0f00 	cmp.w	r9, #0
 8016b26:	f47f af3c 	bne.w	80169a2 <_scanf_float+0x66>
 8016b2a:	6822      	ldr	r2, [r4, #0]
 8016b2c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8016b30:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8016b34:	f47f af39 	bne.w	80169aa <_scanf_float+0x6e>
 8016b38:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016b3c:	6022      	str	r2, [r4, #0]
 8016b3e:	2501      	movs	r5, #1
 8016b40:	e7c0      	b.n	8016ac4 <_scanf_float+0x188>
 8016b42:	2d03      	cmp	r5, #3
 8016b44:	d0e2      	beq.n	8016b0c <_scanf_float+0x1d0>
 8016b46:	2d05      	cmp	r5, #5
 8016b48:	e7de      	b.n	8016b08 <_scanf_float+0x1cc>
 8016b4a:	2d02      	cmp	r5, #2
 8016b4c:	f47f af26 	bne.w	801699c <_scanf_float+0x60>
 8016b50:	2503      	movs	r5, #3
 8016b52:	e7b7      	b.n	8016ac4 <_scanf_float+0x188>
 8016b54:	2d06      	cmp	r5, #6
 8016b56:	f47f af21 	bne.w	801699c <_scanf_float+0x60>
 8016b5a:	2507      	movs	r5, #7
 8016b5c:	e7b2      	b.n	8016ac4 <_scanf_float+0x188>
 8016b5e:	6822      	ldr	r2, [r4, #0]
 8016b60:	0591      	lsls	r1, r2, #22
 8016b62:	f57f af1b 	bpl.w	801699c <_scanf_float+0x60>
 8016b66:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8016b6a:	6022      	str	r2, [r4, #0]
 8016b6c:	f8cd 9004 	str.w	r9, [sp, #4]
 8016b70:	e7a8      	b.n	8016ac4 <_scanf_float+0x188>
 8016b72:	6822      	ldr	r2, [r4, #0]
 8016b74:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8016b78:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8016b7c:	d006      	beq.n	8016b8c <_scanf_float+0x250>
 8016b7e:	0550      	lsls	r0, r2, #21
 8016b80:	f57f af0c 	bpl.w	801699c <_scanf_float+0x60>
 8016b84:	f1b9 0f00 	cmp.w	r9, #0
 8016b88:	f43f af0f 	beq.w	80169aa <_scanf_float+0x6e>
 8016b8c:	0591      	lsls	r1, r2, #22
 8016b8e:	bf58      	it	pl
 8016b90:	9901      	ldrpl	r1, [sp, #4]
 8016b92:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016b96:	bf58      	it	pl
 8016b98:	eba9 0101 	subpl.w	r1, r9, r1
 8016b9c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8016ba0:	bf58      	it	pl
 8016ba2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8016ba6:	6022      	str	r2, [r4, #0]
 8016ba8:	f04f 0900 	mov.w	r9, #0
 8016bac:	e78a      	b.n	8016ac4 <_scanf_float+0x188>
 8016bae:	f04f 0a03 	mov.w	sl, #3
 8016bb2:	e787      	b.n	8016ac4 <_scanf_float+0x188>
 8016bb4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016bb8:	4639      	mov	r1, r7
 8016bba:	4640      	mov	r0, r8
 8016bbc:	4798      	blx	r3
 8016bbe:	2800      	cmp	r0, #0
 8016bc0:	f43f aedf 	beq.w	8016982 <_scanf_float+0x46>
 8016bc4:	e6ea      	b.n	801699c <_scanf_float+0x60>
 8016bc6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016bca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8016bce:	463a      	mov	r2, r7
 8016bd0:	4640      	mov	r0, r8
 8016bd2:	4798      	blx	r3
 8016bd4:	6923      	ldr	r3, [r4, #16]
 8016bd6:	3b01      	subs	r3, #1
 8016bd8:	6123      	str	r3, [r4, #16]
 8016bda:	e6ec      	b.n	80169b6 <_scanf_float+0x7a>
 8016bdc:	1e6b      	subs	r3, r5, #1
 8016bde:	2b06      	cmp	r3, #6
 8016be0:	d825      	bhi.n	8016c2e <_scanf_float+0x2f2>
 8016be2:	2d02      	cmp	r5, #2
 8016be4:	d836      	bhi.n	8016c54 <_scanf_float+0x318>
 8016be6:	455e      	cmp	r6, fp
 8016be8:	f67f aee8 	bls.w	80169bc <_scanf_float+0x80>
 8016bec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016bf0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8016bf4:	463a      	mov	r2, r7
 8016bf6:	4640      	mov	r0, r8
 8016bf8:	4798      	blx	r3
 8016bfa:	6923      	ldr	r3, [r4, #16]
 8016bfc:	3b01      	subs	r3, #1
 8016bfe:	6123      	str	r3, [r4, #16]
 8016c00:	e7f1      	b.n	8016be6 <_scanf_float+0x2aa>
 8016c02:	9802      	ldr	r0, [sp, #8]
 8016c04:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016c08:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8016c0c:	9002      	str	r0, [sp, #8]
 8016c0e:	463a      	mov	r2, r7
 8016c10:	4640      	mov	r0, r8
 8016c12:	4798      	blx	r3
 8016c14:	6923      	ldr	r3, [r4, #16]
 8016c16:	3b01      	subs	r3, #1
 8016c18:	6123      	str	r3, [r4, #16]
 8016c1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016c1e:	fa5f fa8a 	uxtb.w	sl, sl
 8016c22:	f1ba 0f02 	cmp.w	sl, #2
 8016c26:	d1ec      	bne.n	8016c02 <_scanf_float+0x2c6>
 8016c28:	3d03      	subs	r5, #3
 8016c2a:	b2ed      	uxtb	r5, r5
 8016c2c:	1b76      	subs	r6, r6, r5
 8016c2e:	6823      	ldr	r3, [r4, #0]
 8016c30:	05da      	lsls	r2, r3, #23
 8016c32:	d52f      	bpl.n	8016c94 <_scanf_float+0x358>
 8016c34:	055b      	lsls	r3, r3, #21
 8016c36:	d510      	bpl.n	8016c5a <_scanf_float+0x31e>
 8016c38:	455e      	cmp	r6, fp
 8016c3a:	f67f aebf 	bls.w	80169bc <_scanf_float+0x80>
 8016c3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016c42:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8016c46:	463a      	mov	r2, r7
 8016c48:	4640      	mov	r0, r8
 8016c4a:	4798      	blx	r3
 8016c4c:	6923      	ldr	r3, [r4, #16]
 8016c4e:	3b01      	subs	r3, #1
 8016c50:	6123      	str	r3, [r4, #16]
 8016c52:	e7f1      	b.n	8016c38 <_scanf_float+0x2fc>
 8016c54:	46aa      	mov	sl, r5
 8016c56:	9602      	str	r6, [sp, #8]
 8016c58:	e7df      	b.n	8016c1a <_scanf_float+0x2de>
 8016c5a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8016c5e:	6923      	ldr	r3, [r4, #16]
 8016c60:	2965      	cmp	r1, #101	; 0x65
 8016c62:	f103 33ff 	add.w	r3, r3, #4294967295
 8016c66:	f106 35ff 	add.w	r5, r6, #4294967295
 8016c6a:	6123      	str	r3, [r4, #16]
 8016c6c:	d00c      	beq.n	8016c88 <_scanf_float+0x34c>
 8016c6e:	2945      	cmp	r1, #69	; 0x45
 8016c70:	d00a      	beq.n	8016c88 <_scanf_float+0x34c>
 8016c72:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016c76:	463a      	mov	r2, r7
 8016c78:	4640      	mov	r0, r8
 8016c7a:	4798      	blx	r3
 8016c7c:	6923      	ldr	r3, [r4, #16]
 8016c7e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8016c82:	3b01      	subs	r3, #1
 8016c84:	1eb5      	subs	r5, r6, #2
 8016c86:	6123      	str	r3, [r4, #16]
 8016c88:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016c8c:	463a      	mov	r2, r7
 8016c8e:	4640      	mov	r0, r8
 8016c90:	4798      	blx	r3
 8016c92:	462e      	mov	r6, r5
 8016c94:	6825      	ldr	r5, [r4, #0]
 8016c96:	f015 0510 	ands.w	r5, r5, #16
 8016c9a:	d158      	bne.n	8016d4e <_scanf_float+0x412>
 8016c9c:	7035      	strb	r5, [r6, #0]
 8016c9e:	6823      	ldr	r3, [r4, #0]
 8016ca0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8016ca4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8016ca8:	d11c      	bne.n	8016ce4 <_scanf_float+0x3a8>
 8016caa:	9b01      	ldr	r3, [sp, #4]
 8016cac:	454b      	cmp	r3, r9
 8016cae:	eba3 0209 	sub.w	r2, r3, r9
 8016cb2:	d124      	bne.n	8016cfe <_scanf_float+0x3c2>
 8016cb4:	2200      	movs	r2, #0
 8016cb6:	4659      	mov	r1, fp
 8016cb8:	4640      	mov	r0, r8
 8016cba:	f002 fc3d 	bl	8019538 <_strtod_r>
 8016cbe:	9b03      	ldr	r3, [sp, #12]
 8016cc0:	6821      	ldr	r1, [r4, #0]
 8016cc2:	681b      	ldr	r3, [r3, #0]
 8016cc4:	f011 0f02 	tst.w	r1, #2
 8016cc8:	ec57 6b10 	vmov	r6, r7, d0
 8016ccc:	f103 0204 	add.w	r2, r3, #4
 8016cd0:	d020      	beq.n	8016d14 <_scanf_float+0x3d8>
 8016cd2:	9903      	ldr	r1, [sp, #12]
 8016cd4:	600a      	str	r2, [r1, #0]
 8016cd6:	681b      	ldr	r3, [r3, #0]
 8016cd8:	e9c3 6700 	strd	r6, r7, [r3]
 8016cdc:	68e3      	ldr	r3, [r4, #12]
 8016cde:	3301      	adds	r3, #1
 8016ce0:	60e3      	str	r3, [r4, #12]
 8016ce2:	e66c      	b.n	80169be <_scanf_float+0x82>
 8016ce4:	9b04      	ldr	r3, [sp, #16]
 8016ce6:	2b00      	cmp	r3, #0
 8016ce8:	d0e4      	beq.n	8016cb4 <_scanf_float+0x378>
 8016cea:	9905      	ldr	r1, [sp, #20]
 8016cec:	230a      	movs	r3, #10
 8016cee:	462a      	mov	r2, r5
 8016cf0:	3101      	adds	r1, #1
 8016cf2:	4640      	mov	r0, r8
 8016cf4:	f002 fca8 	bl	8019648 <_strtol_r>
 8016cf8:	9b04      	ldr	r3, [sp, #16]
 8016cfa:	9e05      	ldr	r6, [sp, #20]
 8016cfc:	1ac2      	subs	r2, r0, r3
 8016cfe:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8016d02:	429e      	cmp	r6, r3
 8016d04:	bf28      	it	cs
 8016d06:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8016d0a:	4912      	ldr	r1, [pc, #72]	; (8016d54 <_scanf_float+0x418>)
 8016d0c:	4630      	mov	r0, r6
 8016d0e:	f000 f8e7 	bl	8016ee0 <siprintf>
 8016d12:	e7cf      	b.n	8016cb4 <_scanf_float+0x378>
 8016d14:	f011 0f04 	tst.w	r1, #4
 8016d18:	9903      	ldr	r1, [sp, #12]
 8016d1a:	600a      	str	r2, [r1, #0]
 8016d1c:	d1db      	bne.n	8016cd6 <_scanf_float+0x39a>
 8016d1e:	f8d3 8000 	ldr.w	r8, [r3]
 8016d22:	ee10 2a10 	vmov	r2, s0
 8016d26:	ee10 0a10 	vmov	r0, s0
 8016d2a:	463b      	mov	r3, r7
 8016d2c:	4639      	mov	r1, r7
 8016d2e:	f7e9 ff25 	bl	8000b7c <__aeabi_dcmpun>
 8016d32:	b128      	cbz	r0, 8016d40 <_scanf_float+0x404>
 8016d34:	4808      	ldr	r0, [pc, #32]	; (8016d58 <_scanf_float+0x41c>)
 8016d36:	f000 f9c5 	bl	80170c4 <nanf>
 8016d3a:	ed88 0a00 	vstr	s0, [r8]
 8016d3e:	e7cd      	b.n	8016cdc <_scanf_float+0x3a0>
 8016d40:	4630      	mov	r0, r6
 8016d42:	4639      	mov	r1, r7
 8016d44:	f7e9 ff78 	bl	8000c38 <__aeabi_d2f>
 8016d48:	f8c8 0000 	str.w	r0, [r8]
 8016d4c:	e7c6      	b.n	8016cdc <_scanf_float+0x3a0>
 8016d4e:	2500      	movs	r5, #0
 8016d50:	e635      	b.n	80169be <_scanf_float+0x82>
 8016d52:	bf00      	nop
 8016d54:	0801d4c8 	.word	0x0801d4c8
 8016d58:	0801d85d 	.word	0x0801d85d

08016d5c <std>:
 8016d5c:	2300      	movs	r3, #0
 8016d5e:	b510      	push	{r4, lr}
 8016d60:	4604      	mov	r4, r0
 8016d62:	e9c0 3300 	strd	r3, r3, [r0]
 8016d66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016d6a:	6083      	str	r3, [r0, #8]
 8016d6c:	8181      	strh	r1, [r0, #12]
 8016d6e:	6643      	str	r3, [r0, #100]	; 0x64
 8016d70:	81c2      	strh	r2, [r0, #14]
 8016d72:	6183      	str	r3, [r0, #24]
 8016d74:	4619      	mov	r1, r3
 8016d76:	2208      	movs	r2, #8
 8016d78:	305c      	adds	r0, #92	; 0x5c
 8016d7a:	f000 f914 	bl	8016fa6 <memset>
 8016d7e:	4b0d      	ldr	r3, [pc, #52]	; (8016db4 <std+0x58>)
 8016d80:	6263      	str	r3, [r4, #36]	; 0x24
 8016d82:	4b0d      	ldr	r3, [pc, #52]	; (8016db8 <std+0x5c>)
 8016d84:	62a3      	str	r3, [r4, #40]	; 0x28
 8016d86:	4b0d      	ldr	r3, [pc, #52]	; (8016dbc <std+0x60>)
 8016d88:	62e3      	str	r3, [r4, #44]	; 0x2c
 8016d8a:	4b0d      	ldr	r3, [pc, #52]	; (8016dc0 <std+0x64>)
 8016d8c:	6323      	str	r3, [r4, #48]	; 0x30
 8016d8e:	4b0d      	ldr	r3, [pc, #52]	; (8016dc4 <std+0x68>)
 8016d90:	6224      	str	r4, [r4, #32]
 8016d92:	429c      	cmp	r4, r3
 8016d94:	d006      	beq.n	8016da4 <std+0x48>
 8016d96:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8016d9a:	4294      	cmp	r4, r2
 8016d9c:	d002      	beq.n	8016da4 <std+0x48>
 8016d9e:	33d0      	adds	r3, #208	; 0xd0
 8016da0:	429c      	cmp	r4, r3
 8016da2:	d105      	bne.n	8016db0 <std+0x54>
 8016da4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8016da8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016dac:	f000 b978 	b.w	80170a0 <__retarget_lock_init_recursive>
 8016db0:	bd10      	pop	{r4, pc}
 8016db2:	bf00      	nop
 8016db4:	08016f21 	.word	0x08016f21
 8016db8:	08016f43 	.word	0x08016f43
 8016dbc:	08016f7b 	.word	0x08016f7b
 8016dc0:	08016f9f 	.word	0x08016f9f
 8016dc4:	200032e4 	.word	0x200032e4

08016dc8 <stdio_exit_handler>:
 8016dc8:	4a02      	ldr	r2, [pc, #8]	; (8016dd4 <stdio_exit_handler+0xc>)
 8016dca:	4903      	ldr	r1, [pc, #12]	; (8016dd8 <stdio_exit_handler+0x10>)
 8016dcc:	4803      	ldr	r0, [pc, #12]	; (8016ddc <stdio_exit_handler+0x14>)
 8016dce:	f000 b869 	b.w	8016ea4 <_fwalk_sglue>
 8016dd2:	bf00      	nop
 8016dd4:	20000378 	.word	0x20000378
 8016dd8:	08019a09 	.word	0x08019a09
 8016ddc:	20000384 	.word	0x20000384

08016de0 <cleanup_stdio>:
 8016de0:	6841      	ldr	r1, [r0, #4]
 8016de2:	4b0c      	ldr	r3, [pc, #48]	; (8016e14 <cleanup_stdio+0x34>)
 8016de4:	4299      	cmp	r1, r3
 8016de6:	b510      	push	{r4, lr}
 8016de8:	4604      	mov	r4, r0
 8016dea:	d001      	beq.n	8016df0 <cleanup_stdio+0x10>
 8016dec:	f002 fe0c 	bl	8019a08 <_fflush_r>
 8016df0:	68a1      	ldr	r1, [r4, #8]
 8016df2:	4b09      	ldr	r3, [pc, #36]	; (8016e18 <cleanup_stdio+0x38>)
 8016df4:	4299      	cmp	r1, r3
 8016df6:	d002      	beq.n	8016dfe <cleanup_stdio+0x1e>
 8016df8:	4620      	mov	r0, r4
 8016dfa:	f002 fe05 	bl	8019a08 <_fflush_r>
 8016dfe:	68e1      	ldr	r1, [r4, #12]
 8016e00:	4b06      	ldr	r3, [pc, #24]	; (8016e1c <cleanup_stdio+0x3c>)
 8016e02:	4299      	cmp	r1, r3
 8016e04:	d004      	beq.n	8016e10 <cleanup_stdio+0x30>
 8016e06:	4620      	mov	r0, r4
 8016e08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016e0c:	f002 bdfc 	b.w	8019a08 <_fflush_r>
 8016e10:	bd10      	pop	{r4, pc}
 8016e12:	bf00      	nop
 8016e14:	200032e4 	.word	0x200032e4
 8016e18:	2000334c 	.word	0x2000334c
 8016e1c:	200033b4 	.word	0x200033b4

08016e20 <global_stdio_init.part.0>:
 8016e20:	b510      	push	{r4, lr}
 8016e22:	4b0b      	ldr	r3, [pc, #44]	; (8016e50 <global_stdio_init.part.0+0x30>)
 8016e24:	4c0b      	ldr	r4, [pc, #44]	; (8016e54 <global_stdio_init.part.0+0x34>)
 8016e26:	4a0c      	ldr	r2, [pc, #48]	; (8016e58 <global_stdio_init.part.0+0x38>)
 8016e28:	601a      	str	r2, [r3, #0]
 8016e2a:	4620      	mov	r0, r4
 8016e2c:	2200      	movs	r2, #0
 8016e2e:	2104      	movs	r1, #4
 8016e30:	f7ff ff94 	bl	8016d5c <std>
 8016e34:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8016e38:	2201      	movs	r2, #1
 8016e3a:	2109      	movs	r1, #9
 8016e3c:	f7ff ff8e 	bl	8016d5c <std>
 8016e40:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8016e44:	2202      	movs	r2, #2
 8016e46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016e4a:	2112      	movs	r1, #18
 8016e4c:	f7ff bf86 	b.w	8016d5c <std>
 8016e50:	2000341c 	.word	0x2000341c
 8016e54:	200032e4 	.word	0x200032e4
 8016e58:	08016dc9 	.word	0x08016dc9

08016e5c <__sfp_lock_acquire>:
 8016e5c:	4801      	ldr	r0, [pc, #4]	; (8016e64 <__sfp_lock_acquire+0x8>)
 8016e5e:	f000 b920 	b.w	80170a2 <__retarget_lock_acquire_recursive>
 8016e62:	bf00      	nop
 8016e64:	20003425 	.word	0x20003425

08016e68 <__sfp_lock_release>:
 8016e68:	4801      	ldr	r0, [pc, #4]	; (8016e70 <__sfp_lock_release+0x8>)
 8016e6a:	f000 b91b 	b.w	80170a4 <__retarget_lock_release_recursive>
 8016e6e:	bf00      	nop
 8016e70:	20003425 	.word	0x20003425

08016e74 <__sinit>:
 8016e74:	b510      	push	{r4, lr}
 8016e76:	4604      	mov	r4, r0
 8016e78:	f7ff fff0 	bl	8016e5c <__sfp_lock_acquire>
 8016e7c:	6a23      	ldr	r3, [r4, #32]
 8016e7e:	b11b      	cbz	r3, 8016e88 <__sinit+0x14>
 8016e80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016e84:	f7ff bff0 	b.w	8016e68 <__sfp_lock_release>
 8016e88:	4b04      	ldr	r3, [pc, #16]	; (8016e9c <__sinit+0x28>)
 8016e8a:	6223      	str	r3, [r4, #32]
 8016e8c:	4b04      	ldr	r3, [pc, #16]	; (8016ea0 <__sinit+0x2c>)
 8016e8e:	681b      	ldr	r3, [r3, #0]
 8016e90:	2b00      	cmp	r3, #0
 8016e92:	d1f5      	bne.n	8016e80 <__sinit+0xc>
 8016e94:	f7ff ffc4 	bl	8016e20 <global_stdio_init.part.0>
 8016e98:	e7f2      	b.n	8016e80 <__sinit+0xc>
 8016e9a:	bf00      	nop
 8016e9c:	08016de1 	.word	0x08016de1
 8016ea0:	2000341c 	.word	0x2000341c

08016ea4 <_fwalk_sglue>:
 8016ea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016ea8:	4607      	mov	r7, r0
 8016eaa:	4688      	mov	r8, r1
 8016eac:	4614      	mov	r4, r2
 8016eae:	2600      	movs	r6, #0
 8016eb0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8016eb4:	f1b9 0901 	subs.w	r9, r9, #1
 8016eb8:	d505      	bpl.n	8016ec6 <_fwalk_sglue+0x22>
 8016eba:	6824      	ldr	r4, [r4, #0]
 8016ebc:	2c00      	cmp	r4, #0
 8016ebe:	d1f7      	bne.n	8016eb0 <_fwalk_sglue+0xc>
 8016ec0:	4630      	mov	r0, r6
 8016ec2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016ec6:	89ab      	ldrh	r3, [r5, #12]
 8016ec8:	2b01      	cmp	r3, #1
 8016eca:	d907      	bls.n	8016edc <_fwalk_sglue+0x38>
 8016ecc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016ed0:	3301      	adds	r3, #1
 8016ed2:	d003      	beq.n	8016edc <_fwalk_sglue+0x38>
 8016ed4:	4629      	mov	r1, r5
 8016ed6:	4638      	mov	r0, r7
 8016ed8:	47c0      	blx	r8
 8016eda:	4306      	orrs	r6, r0
 8016edc:	3568      	adds	r5, #104	; 0x68
 8016ede:	e7e9      	b.n	8016eb4 <_fwalk_sglue+0x10>

08016ee0 <siprintf>:
 8016ee0:	b40e      	push	{r1, r2, r3}
 8016ee2:	b500      	push	{lr}
 8016ee4:	b09c      	sub	sp, #112	; 0x70
 8016ee6:	ab1d      	add	r3, sp, #116	; 0x74
 8016ee8:	9002      	str	r0, [sp, #8]
 8016eea:	9006      	str	r0, [sp, #24]
 8016eec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8016ef0:	4809      	ldr	r0, [pc, #36]	; (8016f18 <siprintf+0x38>)
 8016ef2:	9107      	str	r1, [sp, #28]
 8016ef4:	9104      	str	r1, [sp, #16]
 8016ef6:	4909      	ldr	r1, [pc, #36]	; (8016f1c <siprintf+0x3c>)
 8016ef8:	f853 2b04 	ldr.w	r2, [r3], #4
 8016efc:	9105      	str	r1, [sp, #20]
 8016efe:	6800      	ldr	r0, [r0, #0]
 8016f00:	9301      	str	r3, [sp, #4]
 8016f02:	a902      	add	r1, sp, #8
 8016f04:	f002 fbfc 	bl	8019700 <_svfiprintf_r>
 8016f08:	9b02      	ldr	r3, [sp, #8]
 8016f0a:	2200      	movs	r2, #0
 8016f0c:	701a      	strb	r2, [r3, #0]
 8016f0e:	b01c      	add	sp, #112	; 0x70
 8016f10:	f85d eb04 	ldr.w	lr, [sp], #4
 8016f14:	b003      	add	sp, #12
 8016f16:	4770      	bx	lr
 8016f18:	200003d0 	.word	0x200003d0
 8016f1c:	ffff0208 	.word	0xffff0208

08016f20 <__sread>:
 8016f20:	b510      	push	{r4, lr}
 8016f22:	460c      	mov	r4, r1
 8016f24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016f28:	f000 f86c 	bl	8017004 <_read_r>
 8016f2c:	2800      	cmp	r0, #0
 8016f2e:	bfab      	itete	ge
 8016f30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8016f32:	89a3      	ldrhlt	r3, [r4, #12]
 8016f34:	181b      	addge	r3, r3, r0
 8016f36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8016f3a:	bfac      	ite	ge
 8016f3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8016f3e:	81a3      	strhlt	r3, [r4, #12]
 8016f40:	bd10      	pop	{r4, pc}

08016f42 <__swrite>:
 8016f42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016f46:	461f      	mov	r7, r3
 8016f48:	898b      	ldrh	r3, [r1, #12]
 8016f4a:	05db      	lsls	r3, r3, #23
 8016f4c:	4605      	mov	r5, r0
 8016f4e:	460c      	mov	r4, r1
 8016f50:	4616      	mov	r6, r2
 8016f52:	d505      	bpl.n	8016f60 <__swrite+0x1e>
 8016f54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016f58:	2302      	movs	r3, #2
 8016f5a:	2200      	movs	r2, #0
 8016f5c:	f000 f840 	bl	8016fe0 <_lseek_r>
 8016f60:	89a3      	ldrh	r3, [r4, #12]
 8016f62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016f66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8016f6a:	81a3      	strh	r3, [r4, #12]
 8016f6c:	4632      	mov	r2, r6
 8016f6e:	463b      	mov	r3, r7
 8016f70:	4628      	mov	r0, r5
 8016f72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016f76:	f000 b857 	b.w	8017028 <_write_r>

08016f7a <__sseek>:
 8016f7a:	b510      	push	{r4, lr}
 8016f7c:	460c      	mov	r4, r1
 8016f7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016f82:	f000 f82d 	bl	8016fe0 <_lseek_r>
 8016f86:	1c43      	adds	r3, r0, #1
 8016f88:	89a3      	ldrh	r3, [r4, #12]
 8016f8a:	bf15      	itete	ne
 8016f8c:	6560      	strne	r0, [r4, #84]	; 0x54
 8016f8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8016f92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8016f96:	81a3      	strheq	r3, [r4, #12]
 8016f98:	bf18      	it	ne
 8016f9a:	81a3      	strhne	r3, [r4, #12]
 8016f9c:	bd10      	pop	{r4, pc}

08016f9e <__sclose>:
 8016f9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016fa2:	f000 b80d 	b.w	8016fc0 <_close_r>

08016fa6 <memset>:
 8016fa6:	4402      	add	r2, r0
 8016fa8:	4603      	mov	r3, r0
 8016faa:	4293      	cmp	r3, r2
 8016fac:	d100      	bne.n	8016fb0 <memset+0xa>
 8016fae:	4770      	bx	lr
 8016fb0:	f803 1b01 	strb.w	r1, [r3], #1
 8016fb4:	e7f9      	b.n	8016faa <memset+0x4>
	...

08016fb8 <_localeconv_r>:
 8016fb8:	4800      	ldr	r0, [pc, #0]	; (8016fbc <_localeconv_r+0x4>)
 8016fba:	4770      	bx	lr
 8016fbc:	200004c4 	.word	0x200004c4

08016fc0 <_close_r>:
 8016fc0:	b538      	push	{r3, r4, r5, lr}
 8016fc2:	4d06      	ldr	r5, [pc, #24]	; (8016fdc <_close_r+0x1c>)
 8016fc4:	2300      	movs	r3, #0
 8016fc6:	4604      	mov	r4, r0
 8016fc8:	4608      	mov	r0, r1
 8016fca:	602b      	str	r3, [r5, #0]
 8016fcc:	f7ee fac1 	bl	8005552 <_close>
 8016fd0:	1c43      	adds	r3, r0, #1
 8016fd2:	d102      	bne.n	8016fda <_close_r+0x1a>
 8016fd4:	682b      	ldr	r3, [r5, #0]
 8016fd6:	b103      	cbz	r3, 8016fda <_close_r+0x1a>
 8016fd8:	6023      	str	r3, [r4, #0]
 8016fda:	bd38      	pop	{r3, r4, r5, pc}
 8016fdc:	20003420 	.word	0x20003420

08016fe0 <_lseek_r>:
 8016fe0:	b538      	push	{r3, r4, r5, lr}
 8016fe2:	4d07      	ldr	r5, [pc, #28]	; (8017000 <_lseek_r+0x20>)
 8016fe4:	4604      	mov	r4, r0
 8016fe6:	4608      	mov	r0, r1
 8016fe8:	4611      	mov	r1, r2
 8016fea:	2200      	movs	r2, #0
 8016fec:	602a      	str	r2, [r5, #0]
 8016fee:	461a      	mov	r2, r3
 8016ff0:	f7ee fad6 	bl	80055a0 <_lseek>
 8016ff4:	1c43      	adds	r3, r0, #1
 8016ff6:	d102      	bne.n	8016ffe <_lseek_r+0x1e>
 8016ff8:	682b      	ldr	r3, [r5, #0]
 8016ffa:	b103      	cbz	r3, 8016ffe <_lseek_r+0x1e>
 8016ffc:	6023      	str	r3, [r4, #0]
 8016ffe:	bd38      	pop	{r3, r4, r5, pc}
 8017000:	20003420 	.word	0x20003420

08017004 <_read_r>:
 8017004:	b538      	push	{r3, r4, r5, lr}
 8017006:	4d07      	ldr	r5, [pc, #28]	; (8017024 <_read_r+0x20>)
 8017008:	4604      	mov	r4, r0
 801700a:	4608      	mov	r0, r1
 801700c:	4611      	mov	r1, r2
 801700e:	2200      	movs	r2, #0
 8017010:	602a      	str	r2, [r5, #0]
 8017012:	461a      	mov	r2, r3
 8017014:	f7ee fa64 	bl	80054e0 <_read>
 8017018:	1c43      	adds	r3, r0, #1
 801701a:	d102      	bne.n	8017022 <_read_r+0x1e>
 801701c:	682b      	ldr	r3, [r5, #0]
 801701e:	b103      	cbz	r3, 8017022 <_read_r+0x1e>
 8017020:	6023      	str	r3, [r4, #0]
 8017022:	bd38      	pop	{r3, r4, r5, pc}
 8017024:	20003420 	.word	0x20003420

08017028 <_write_r>:
 8017028:	b538      	push	{r3, r4, r5, lr}
 801702a:	4d07      	ldr	r5, [pc, #28]	; (8017048 <_write_r+0x20>)
 801702c:	4604      	mov	r4, r0
 801702e:	4608      	mov	r0, r1
 8017030:	4611      	mov	r1, r2
 8017032:	2200      	movs	r2, #0
 8017034:	602a      	str	r2, [r5, #0]
 8017036:	461a      	mov	r2, r3
 8017038:	f7ee fa6f 	bl	800551a <_write>
 801703c:	1c43      	adds	r3, r0, #1
 801703e:	d102      	bne.n	8017046 <_write_r+0x1e>
 8017040:	682b      	ldr	r3, [r5, #0]
 8017042:	b103      	cbz	r3, 8017046 <_write_r+0x1e>
 8017044:	6023      	str	r3, [r4, #0]
 8017046:	bd38      	pop	{r3, r4, r5, pc}
 8017048:	20003420 	.word	0x20003420

0801704c <__errno>:
 801704c:	4b01      	ldr	r3, [pc, #4]	; (8017054 <__errno+0x8>)
 801704e:	6818      	ldr	r0, [r3, #0]
 8017050:	4770      	bx	lr
 8017052:	bf00      	nop
 8017054:	200003d0 	.word	0x200003d0

08017058 <__libc_init_array>:
 8017058:	b570      	push	{r4, r5, r6, lr}
 801705a:	4d0d      	ldr	r5, [pc, #52]	; (8017090 <__libc_init_array+0x38>)
 801705c:	4c0d      	ldr	r4, [pc, #52]	; (8017094 <__libc_init_array+0x3c>)
 801705e:	1b64      	subs	r4, r4, r5
 8017060:	10a4      	asrs	r4, r4, #2
 8017062:	2600      	movs	r6, #0
 8017064:	42a6      	cmp	r6, r4
 8017066:	d109      	bne.n	801707c <__libc_init_array+0x24>
 8017068:	4d0b      	ldr	r5, [pc, #44]	; (8017098 <__libc_init_array+0x40>)
 801706a:	4c0c      	ldr	r4, [pc, #48]	; (801709c <__libc_init_array+0x44>)
 801706c:	f003 fd58 	bl	801ab20 <_init>
 8017070:	1b64      	subs	r4, r4, r5
 8017072:	10a4      	asrs	r4, r4, #2
 8017074:	2600      	movs	r6, #0
 8017076:	42a6      	cmp	r6, r4
 8017078:	d105      	bne.n	8017086 <__libc_init_array+0x2e>
 801707a:	bd70      	pop	{r4, r5, r6, pc}
 801707c:	f855 3b04 	ldr.w	r3, [r5], #4
 8017080:	4798      	blx	r3
 8017082:	3601      	adds	r6, #1
 8017084:	e7ee      	b.n	8017064 <__libc_init_array+0xc>
 8017086:	f855 3b04 	ldr.w	r3, [r5], #4
 801708a:	4798      	blx	r3
 801708c:	3601      	adds	r6, #1
 801708e:	e7f2      	b.n	8017076 <__libc_init_array+0x1e>
 8017090:	0801d8d8 	.word	0x0801d8d8
 8017094:	0801d8d8 	.word	0x0801d8d8
 8017098:	0801d8d8 	.word	0x0801d8d8
 801709c:	0801d8dc 	.word	0x0801d8dc

080170a0 <__retarget_lock_init_recursive>:
 80170a0:	4770      	bx	lr

080170a2 <__retarget_lock_acquire_recursive>:
 80170a2:	4770      	bx	lr

080170a4 <__retarget_lock_release_recursive>:
 80170a4:	4770      	bx	lr

080170a6 <memcpy>:
 80170a6:	440a      	add	r2, r1
 80170a8:	4291      	cmp	r1, r2
 80170aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80170ae:	d100      	bne.n	80170b2 <memcpy+0xc>
 80170b0:	4770      	bx	lr
 80170b2:	b510      	push	{r4, lr}
 80170b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80170b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80170bc:	4291      	cmp	r1, r2
 80170be:	d1f9      	bne.n	80170b4 <memcpy+0xe>
 80170c0:	bd10      	pop	{r4, pc}
	...

080170c4 <nanf>:
 80170c4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80170cc <nanf+0x8>
 80170c8:	4770      	bx	lr
 80170ca:	bf00      	nop
 80170cc:	7fc00000 	.word	0x7fc00000

080170d0 <quorem>:
 80170d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80170d4:	6903      	ldr	r3, [r0, #16]
 80170d6:	690c      	ldr	r4, [r1, #16]
 80170d8:	42a3      	cmp	r3, r4
 80170da:	4607      	mov	r7, r0
 80170dc:	db7e      	blt.n	80171dc <quorem+0x10c>
 80170de:	3c01      	subs	r4, #1
 80170e0:	f101 0814 	add.w	r8, r1, #20
 80170e4:	f100 0514 	add.w	r5, r0, #20
 80170e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80170ec:	9301      	str	r3, [sp, #4]
 80170ee:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80170f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80170f6:	3301      	adds	r3, #1
 80170f8:	429a      	cmp	r2, r3
 80170fa:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80170fe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8017102:	fbb2 f6f3 	udiv	r6, r2, r3
 8017106:	d331      	bcc.n	801716c <quorem+0x9c>
 8017108:	f04f 0e00 	mov.w	lr, #0
 801710c:	4640      	mov	r0, r8
 801710e:	46ac      	mov	ip, r5
 8017110:	46f2      	mov	sl, lr
 8017112:	f850 2b04 	ldr.w	r2, [r0], #4
 8017116:	b293      	uxth	r3, r2
 8017118:	fb06 e303 	mla	r3, r6, r3, lr
 801711c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8017120:	0c1a      	lsrs	r2, r3, #16
 8017122:	b29b      	uxth	r3, r3
 8017124:	ebaa 0303 	sub.w	r3, sl, r3
 8017128:	f8dc a000 	ldr.w	sl, [ip]
 801712c:	fa13 f38a 	uxtah	r3, r3, sl
 8017130:	fb06 220e 	mla	r2, r6, lr, r2
 8017134:	9300      	str	r3, [sp, #0]
 8017136:	9b00      	ldr	r3, [sp, #0]
 8017138:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801713c:	b292      	uxth	r2, r2
 801713e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8017142:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017146:	f8bd 3000 	ldrh.w	r3, [sp]
 801714a:	4581      	cmp	r9, r0
 801714c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017150:	f84c 3b04 	str.w	r3, [ip], #4
 8017154:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8017158:	d2db      	bcs.n	8017112 <quorem+0x42>
 801715a:	f855 300b 	ldr.w	r3, [r5, fp]
 801715e:	b92b      	cbnz	r3, 801716c <quorem+0x9c>
 8017160:	9b01      	ldr	r3, [sp, #4]
 8017162:	3b04      	subs	r3, #4
 8017164:	429d      	cmp	r5, r3
 8017166:	461a      	mov	r2, r3
 8017168:	d32c      	bcc.n	80171c4 <quorem+0xf4>
 801716a:	613c      	str	r4, [r7, #16]
 801716c:	4638      	mov	r0, r7
 801716e:	f001 f9ef 	bl	8018550 <__mcmp>
 8017172:	2800      	cmp	r0, #0
 8017174:	db22      	blt.n	80171bc <quorem+0xec>
 8017176:	3601      	adds	r6, #1
 8017178:	4629      	mov	r1, r5
 801717a:	2000      	movs	r0, #0
 801717c:	f858 2b04 	ldr.w	r2, [r8], #4
 8017180:	f8d1 c000 	ldr.w	ip, [r1]
 8017184:	b293      	uxth	r3, r2
 8017186:	1ac3      	subs	r3, r0, r3
 8017188:	0c12      	lsrs	r2, r2, #16
 801718a:	fa13 f38c 	uxtah	r3, r3, ip
 801718e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8017192:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017196:	b29b      	uxth	r3, r3
 8017198:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801719c:	45c1      	cmp	r9, r8
 801719e:	f841 3b04 	str.w	r3, [r1], #4
 80171a2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80171a6:	d2e9      	bcs.n	801717c <quorem+0xac>
 80171a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80171ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80171b0:	b922      	cbnz	r2, 80171bc <quorem+0xec>
 80171b2:	3b04      	subs	r3, #4
 80171b4:	429d      	cmp	r5, r3
 80171b6:	461a      	mov	r2, r3
 80171b8:	d30a      	bcc.n	80171d0 <quorem+0x100>
 80171ba:	613c      	str	r4, [r7, #16]
 80171bc:	4630      	mov	r0, r6
 80171be:	b003      	add	sp, #12
 80171c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80171c4:	6812      	ldr	r2, [r2, #0]
 80171c6:	3b04      	subs	r3, #4
 80171c8:	2a00      	cmp	r2, #0
 80171ca:	d1ce      	bne.n	801716a <quorem+0x9a>
 80171cc:	3c01      	subs	r4, #1
 80171ce:	e7c9      	b.n	8017164 <quorem+0x94>
 80171d0:	6812      	ldr	r2, [r2, #0]
 80171d2:	3b04      	subs	r3, #4
 80171d4:	2a00      	cmp	r2, #0
 80171d6:	d1f0      	bne.n	80171ba <quorem+0xea>
 80171d8:	3c01      	subs	r4, #1
 80171da:	e7eb      	b.n	80171b4 <quorem+0xe4>
 80171dc:	2000      	movs	r0, #0
 80171de:	e7ee      	b.n	80171be <quorem+0xee>

080171e0 <_dtoa_r>:
 80171e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171e4:	ed2d 8b04 	vpush	{d8-d9}
 80171e8:	69c5      	ldr	r5, [r0, #28]
 80171ea:	b093      	sub	sp, #76	; 0x4c
 80171ec:	ed8d 0b02 	vstr	d0, [sp, #8]
 80171f0:	ec57 6b10 	vmov	r6, r7, d0
 80171f4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80171f8:	9107      	str	r1, [sp, #28]
 80171fa:	4604      	mov	r4, r0
 80171fc:	920a      	str	r2, [sp, #40]	; 0x28
 80171fe:	930d      	str	r3, [sp, #52]	; 0x34
 8017200:	b975      	cbnz	r5, 8017220 <_dtoa_r+0x40>
 8017202:	2010      	movs	r0, #16
 8017204:	f000 fe2a 	bl	8017e5c <malloc>
 8017208:	4602      	mov	r2, r0
 801720a:	61e0      	str	r0, [r4, #28]
 801720c:	b920      	cbnz	r0, 8017218 <_dtoa_r+0x38>
 801720e:	4bae      	ldr	r3, [pc, #696]	; (80174c8 <_dtoa_r+0x2e8>)
 8017210:	21ef      	movs	r1, #239	; 0xef
 8017212:	48ae      	ldr	r0, [pc, #696]	; (80174cc <_dtoa_r+0x2ec>)
 8017214:	f002 fc64 	bl	8019ae0 <__assert_func>
 8017218:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801721c:	6005      	str	r5, [r0, #0]
 801721e:	60c5      	str	r5, [r0, #12]
 8017220:	69e3      	ldr	r3, [r4, #28]
 8017222:	6819      	ldr	r1, [r3, #0]
 8017224:	b151      	cbz	r1, 801723c <_dtoa_r+0x5c>
 8017226:	685a      	ldr	r2, [r3, #4]
 8017228:	604a      	str	r2, [r1, #4]
 801722a:	2301      	movs	r3, #1
 801722c:	4093      	lsls	r3, r2
 801722e:	608b      	str	r3, [r1, #8]
 8017230:	4620      	mov	r0, r4
 8017232:	f000 ff07 	bl	8018044 <_Bfree>
 8017236:	69e3      	ldr	r3, [r4, #28]
 8017238:	2200      	movs	r2, #0
 801723a:	601a      	str	r2, [r3, #0]
 801723c:	1e3b      	subs	r3, r7, #0
 801723e:	bfbb      	ittet	lt
 8017240:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8017244:	9303      	strlt	r3, [sp, #12]
 8017246:	2300      	movge	r3, #0
 8017248:	2201      	movlt	r2, #1
 801724a:	bfac      	ite	ge
 801724c:	f8c8 3000 	strge.w	r3, [r8]
 8017250:	f8c8 2000 	strlt.w	r2, [r8]
 8017254:	4b9e      	ldr	r3, [pc, #632]	; (80174d0 <_dtoa_r+0x2f0>)
 8017256:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801725a:	ea33 0308 	bics.w	r3, r3, r8
 801725e:	d11b      	bne.n	8017298 <_dtoa_r+0xb8>
 8017260:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8017262:	f242 730f 	movw	r3, #9999	; 0x270f
 8017266:	6013      	str	r3, [r2, #0]
 8017268:	f3c8 0313 	ubfx	r3, r8, #0, #20
 801726c:	4333      	orrs	r3, r6
 801726e:	f000 8593 	beq.w	8017d98 <_dtoa_r+0xbb8>
 8017272:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017274:	b963      	cbnz	r3, 8017290 <_dtoa_r+0xb0>
 8017276:	4b97      	ldr	r3, [pc, #604]	; (80174d4 <_dtoa_r+0x2f4>)
 8017278:	e027      	b.n	80172ca <_dtoa_r+0xea>
 801727a:	4b97      	ldr	r3, [pc, #604]	; (80174d8 <_dtoa_r+0x2f8>)
 801727c:	9300      	str	r3, [sp, #0]
 801727e:	3308      	adds	r3, #8
 8017280:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8017282:	6013      	str	r3, [r2, #0]
 8017284:	9800      	ldr	r0, [sp, #0]
 8017286:	b013      	add	sp, #76	; 0x4c
 8017288:	ecbd 8b04 	vpop	{d8-d9}
 801728c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017290:	4b90      	ldr	r3, [pc, #576]	; (80174d4 <_dtoa_r+0x2f4>)
 8017292:	9300      	str	r3, [sp, #0]
 8017294:	3303      	adds	r3, #3
 8017296:	e7f3      	b.n	8017280 <_dtoa_r+0xa0>
 8017298:	ed9d 7b02 	vldr	d7, [sp, #8]
 801729c:	2200      	movs	r2, #0
 801729e:	ec51 0b17 	vmov	r0, r1, d7
 80172a2:	eeb0 8a47 	vmov.f32	s16, s14
 80172a6:	eef0 8a67 	vmov.f32	s17, s15
 80172aa:	2300      	movs	r3, #0
 80172ac:	f7e9 fc34 	bl	8000b18 <__aeabi_dcmpeq>
 80172b0:	4681      	mov	r9, r0
 80172b2:	b160      	cbz	r0, 80172ce <_dtoa_r+0xee>
 80172b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80172b6:	2301      	movs	r3, #1
 80172b8:	6013      	str	r3, [r2, #0]
 80172ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80172bc:	2b00      	cmp	r3, #0
 80172be:	f000 8568 	beq.w	8017d92 <_dtoa_r+0xbb2>
 80172c2:	4b86      	ldr	r3, [pc, #536]	; (80174dc <_dtoa_r+0x2fc>)
 80172c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80172c6:	6013      	str	r3, [r2, #0]
 80172c8:	3b01      	subs	r3, #1
 80172ca:	9300      	str	r3, [sp, #0]
 80172cc:	e7da      	b.n	8017284 <_dtoa_r+0xa4>
 80172ce:	aa10      	add	r2, sp, #64	; 0x40
 80172d0:	a911      	add	r1, sp, #68	; 0x44
 80172d2:	4620      	mov	r0, r4
 80172d4:	eeb0 0a48 	vmov.f32	s0, s16
 80172d8:	eef0 0a68 	vmov.f32	s1, s17
 80172dc:	f001 fa4e 	bl	801877c <__d2b>
 80172e0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80172e4:	4682      	mov	sl, r0
 80172e6:	2d00      	cmp	r5, #0
 80172e8:	d07f      	beq.n	80173ea <_dtoa_r+0x20a>
 80172ea:	ee18 3a90 	vmov	r3, s17
 80172ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80172f2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80172f6:	ec51 0b18 	vmov	r0, r1, d8
 80172fa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80172fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8017302:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8017306:	4619      	mov	r1, r3
 8017308:	2200      	movs	r2, #0
 801730a:	4b75      	ldr	r3, [pc, #468]	; (80174e0 <_dtoa_r+0x300>)
 801730c:	f7e8 ffe4 	bl	80002d8 <__aeabi_dsub>
 8017310:	a367      	add	r3, pc, #412	; (adr r3, 80174b0 <_dtoa_r+0x2d0>)
 8017312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017316:	f7e9 f997 	bl	8000648 <__aeabi_dmul>
 801731a:	a367      	add	r3, pc, #412	; (adr r3, 80174b8 <_dtoa_r+0x2d8>)
 801731c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017320:	f7e8 ffdc 	bl	80002dc <__adddf3>
 8017324:	4606      	mov	r6, r0
 8017326:	4628      	mov	r0, r5
 8017328:	460f      	mov	r7, r1
 801732a:	f7e9 f923 	bl	8000574 <__aeabi_i2d>
 801732e:	a364      	add	r3, pc, #400	; (adr r3, 80174c0 <_dtoa_r+0x2e0>)
 8017330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017334:	f7e9 f988 	bl	8000648 <__aeabi_dmul>
 8017338:	4602      	mov	r2, r0
 801733a:	460b      	mov	r3, r1
 801733c:	4630      	mov	r0, r6
 801733e:	4639      	mov	r1, r7
 8017340:	f7e8 ffcc 	bl	80002dc <__adddf3>
 8017344:	4606      	mov	r6, r0
 8017346:	460f      	mov	r7, r1
 8017348:	f7e9 fc2e 	bl	8000ba8 <__aeabi_d2iz>
 801734c:	2200      	movs	r2, #0
 801734e:	4683      	mov	fp, r0
 8017350:	2300      	movs	r3, #0
 8017352:	4630      	mov	r0, r6
 8017354:	4639      	mov	r1, r7
 8017356:	f7e9 fbe9 	bl	8000b2c <__aeabi_dcmplt>
 801735a:	b148      	cbz	r0, 8017370 <_dtoa_r+0x190>
 801735c:	4658      	mov	r0, fp
 801735e:	f7e9 f909 	bl	8000574 <__aeabi_i2d>
 8017362:	4632      	mov	r2, r6
 8017364:	463b      	mov	r3, r7
 8017366:	f7e9 fbd7 	bl	8000b18 <__aeabi_dcmpeq>
 801736a:	b908      	cbnz	r0, 8017370 <_dtoa_r+0x190>
 801736c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017370:	f1bb 0f16 	cmp.w	fp, #22
 8017374:	d857      	bhi.n	8017426 <_dtoa_r+0x246>
 8017376:	4b5b      	ldr	r3, [pc, #364]	; (80174e4 <_dtoa_r+0x304>)
 8017378:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801737c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017380:	ec51 0b18 	vmov	r0, r1, d8
 8017384:	f7e9 fbd2 	bl	8000b2c <__aeabi_dcmplt>
 8017388:	2800      	cmp	r0, #0
 801738a:	d04e      	beq.n	801742a <_dtoa_r+0x24a>
 801738c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017390:	2300      	movs	r3, #0
 8017392:	930c      	str	r3, [sp, #48]	; 0x30
 8017394:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8017396:	1b5b      	subs	r3, r3, r5
 8017398:	1e5a      	subs	r2, r3, #1
 801739a:	bf45      	ittet	mi
 801739c:	f1c3 0301 	rsbmi	r3, r3, #1
 80173a0:	9305      	strmi	r3, [sp, #20]
 80173a2:	2300      	movpl	r3, #0
 80173a4:	2300      	movmi	r3, #0
 80173a6:	9206      	str	r2, [sp, #24]
 80173a8:	bf54      	ite	pl
 80173aa:	9305      	strpl	r3, [sp, #20]
 80173ac:	9306      	strmi	r3, [sp, #24]
 80173ae:	f1bb 0f00 	cmp.w	fp, #0
 80173b2:	db3c      	blt.n	801742e <_dtoa_r+0x24e>
 80173b4:	9b06      	ldr	r3, [sp, #24]
 80173b6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80173ba:	445b      	add	r3, fp
 80173bc:	9306      	str	r3, [sp, #24]
 80173be:	2300      	movs	r3, #0
 80173c0:	9308      	str	r3, [sp, #32]
 80173c2:	9b07      	ldr	r3, [sp, #28]
 80173c4:	2b09      	cmp	r3, #9
 80173c6:	d868      	bhi.n	801749a <_dtoa_r+0x2ba>
 80173c8:	2b05      	cmp	r3, #5
 80173ca:	bfc4      	itt	gt
 80173cc:	3b04      	subgt	r3, #4
 80173ce:	9307      	strgt	r3, [sp, #28]
 80173d0:	9b07      	ldr	r3, [sp, #28]
 80173d2:	f1a3 0302 	sub.w	r3, r3, #2
 80173d6:	bfcc      	ite	gt
 80173d8:	2500      	movgt	r5, #0
 80173da:	2501      	movle	r5, #1
 80173dc:	2b03      	cmp	r3, #3
 80173de:	f200 8085 	bhi.w	80174ec <_dtoa_r+0x30c>
 80173e2:	e8df f003 	tbb	[pc, r3]
 80173e6:	3b2e      	.short	0x3b2e
 80173e8:	5839      	.short	0x5839
 80173ea:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80173ee:	441d      	add	r5, r3
 80173f0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80173f4:	2b20      	cmp	r3, #32
 80173f6:	bfc1      	itttt	gt
 80173f8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80173fc:	fa08 f803 	lslgt.w	r8, r8, r3
 8017400:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8017404:	fa26 f303 	lsrgt.w	r3, r6, r3
 8017408:	bfd6      	itet	le
 801740a:	f1c3 0320 	rsble	r3, r3, #32
 801740e:	ea48 0003 	orrgt.w	r0, r8, r3
 8017412:	fa06 f003 	lslle.w	r0, r6, r3
 8017416:	f7e9 f89d 	bl	8000554 <__aeabi_ui2d>
 801741a:	2201      	movs	r2, #1
 801741c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8017420:	3d01      	subs	r5, #1
 8017422:	920e      	str	r2, [sp, #56]	; 0x38
 8017424:	e76f      	b.n	8017306 <_dtoa_r+0x126>
 8017426:	2301      	movs	r3, #1
 8017428:	e7b3      	b.n	8017392 <_dtoa_r+0x1b2>
 801742a:	900c      	str	r0, [sp, #48]	; 0x30
 801742c:	e7b2      	b.n	8017394 <_dtoa_r+0x1b4>
 801742e:	9b05      	ldr	r3, [sp, #20]
 8017430:	eba3 030b 	sub.w	r3, r3, fp
 8017434:	9305      	str	r3, [sp, #20]
 8017436:	f1cb 0300 	rsb	r3, fp, #0
 801743a:	9308      	str	r3, [sp, #32]
 801743c:	2300      	movs	r3, #0
 801743e:	930b      	str	r3, [sp, #44]	; 0x2c
 8017440:	e7bf      	b.n	80173c2 <_dtoa_r+0x1e2>
 8017442:	2300      	movs	r3, #0
 8017444:	9309      	str	r3, [sp, #36]	; 0x24
 8017446:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017448:	2b00      	cmp	r3, #0
 801744a:	dc52      	bgt.n	80174f2 <_dtoa_r+0x312>
 801744c:	2301      	movs	r3, #1
 801744e:	9301      	str	r3, [sp, #4]
 8017450:	9304      	str	r3, [sp, #16]
 8017452:	461a      	mov	r2, r3
 8017454:	920a      	str	r2, [sp, #40]	; 0x28
 8017456:	e00b      	b.n	8017470 <_dtoa_r+0x290>
 8017458:	2301      	movs	r3, #1
 801745a:	e7f3      	b.n	8017444 <_dtoa_r+0x264>
 801745c:	2300      	movs	r3, #0
 801745e:	9309      	str	r3, [sp, #36]	; 0x24
 8017460:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017462:	445b      	add	r3, fp
 8017464:	9301      	str	r3, [sp, #4]
 8017466:	3301      	adds	r3, #1
 8017468:	2b01      	cmp	r3, #1
 801746a:	9304      	str	r3, [sp, #16]
 801746c:	bfb8      	it	lt
 801746e:	2301      	movlt	r3, #1
 8017470:	69e0      	ldr	r0, [r4, #28]
 8017472:	2100      	movs	r1, #0
 8017474:	2204      	movs	r2, #4
 8017476:	f102 0614 	add.w	r6, r2, #20
 801747a:	429e      	cmp	r6, r3
 801747c:	d93d      	bls.n	80174fa <_dtoa_r+0x31a>
 801747e:	6041      	str	r1, [r0, #4]
 8017480:	4620      	mov	r0, r4
 8017482:	f000 fd9f 	bl	8017fc4 <_Balloc>
 8017486:	9000      	str	r0, [sp, #0]
 8017488:	2800      	cmp	r0, #0
 801748a:	d139      	bne.n	8017500 <_dtoa_r+0x320>
 801748c:	4b16      	ldr	r3, [pc, #88]	; (80174e8 <_dtoa_r+0x308>)
 801748e:	4602      	mov	r2, r0
 8017490:	f240 11af 	movw	r1, #431	; 0x1af
 8017494:	e6bd      	b.n	8017212 <_dtoa_r+0x32>
 8017496:	2301      	movs	r3, #1
 8017498:	e7e1      	b.n	801745e <_dtoa_r+0x27e>
 801749a:	2501      	movs	r5, #1
 801749c:	2300      	movs	r3, #0
 801749e:	9307      	str	r3, [sp, #28]
 80174a0:	9509      	str	r5, [sp, #36]	; 0x24
 80174a2:	f04f 33ff 	mov.w	r3, #4294967295
 80174a6:	9301      	str	r3, [sp, #4]
 80174a8:	9304      	str	r3, [sp, #16]
 80174aa:	2200      	movs	r2, #0
 80174ac:	2312      	movs	r3, #18
 80174ae:	e7d1      	b.n	8017454 <_dtoa_r+0x274>
 80174b0:	636f4361 	.word	0x636f4361
 80174b4:	3fd287a7 	.word	0x3fd287a7
 80174b8:	8b60c8b3 	.word	0x8b60c8b3
 80174bc:	3fc68a28 	.word	0x3fc68a28
 80174c0:	509f79fb 	.word	0x509f79fb
 80174c4:	3fd34413 	.word	0x3fd34413
 80174c8:	0801d4da 	.word	0x0801d4da
 80174cc:	0801d4f1 	.word	0x0801d4f1
 80174d0:	7ff00000 	.word	0x7ff00000
 80174d4:	0801d4d6 	.word	0x0801d4d6
 80174d8:	0801d4cd 	.word	0x0801d4cd
 80174dc:	0801d4a5 	.word	0x0801d4a5
 80174e0:	3ff80000 	.word	0x3ff80000
 80174e4:	0801d5e0 	.word	0x0801d5e0
 80174e8:	0801d549 	.word	0x0801d549
 80174ec:	2301      	movs	r3, #1
 80174ee:	9309      	str	r3, [sp, #36]	; 0x24
 80174f0:	e7d7      	b.n	80174a2 <_dtoa_r+0x2c2>
 80174f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80174f4:	9301      	str	r3, [sp, #4]
 80174f6:	9304      	str	r3, [sp, #16]
 80174f8:	e7ba      	b.n	8017470 <_dtoa_r+0x290>
 80174fa:	3101      	adds	r1, #1
 80174fc:	0052      	lsls	r2, r2, #1
 80174fe:	e7ba      	b.n	8017476 <_dtoa_r+0x296>
 8017500:	69e3      	ldr	r3, [r4, #28]
 8017502:	9a00      	ldr	r2, [sp, #0]
 8017504:	601a      	str	r2, [r3, #0]
 8017506:	9b04      	ldr	r3, [sp, #16]
 8017508:	2b0e      	cmp	r3, #14
 801750a:	f200 80a8 	bhi.w	801765e <_dtoa_r+0x47e>
 801750e:	2d00      	cmp	r5, #0
 8017510:	f000 80a5 	beq.w	801765e <_dtoa_r+0x47e>
 8017514:	f1bb 0f00 	cmp.w	fp, #0
 8017518:	dd38      	ble.n	801758c <_dtoa_r+0x3ac>
 801751a:	4bc0      	ldr	r3, [pc, #768]	; (801781c <_dtoa_r+0x63c>)
 801751c:	f00b 020f 	and.w	r2, fp, #15
 8017520:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017524:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8017528:	e9d3 6700 	ldrd	r6, r7, [r3]
 801752c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8017530:	d019      	beq.n	8017566 <_dtoa_r+0x386>
 8017532:	4bbb      	ldr	r3, [pc, #748]	; (8017820 <_dtoa_r+0x640>)
 8017534:	ec51 0b18 	vmov	r0, r1, d8
 8017538:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801753c:	f7e9 f9ae 	bl	800089c <__aeabi_ddiv>
 8017540:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017544:	f008 080f 	and.w	r8, r8, #15
 8017548:	2503      	movs	r5, #3
 801754a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8017820 <_dtoa_r+0x640>
 801754e:	f1b8 0f00 	cmp.w	r8, #0
 8017552:	d10a      	bne.n	801756a <_dtoa_r+0x38a>
 8017554:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017558:	4632      	mov	r2, r6
 801755a:	463b      	mov	r3, r7
 801755c:	f7e9 f99e 	bl	800089c <__aeabi_ddiv>
 8017560:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017564:	e02b      	b.n	80175be <_dtoa_r+0x3de>
 8017566:	2502      	movs	r5, #2
 8017568:	e7ef      	b.n	801754a <_dtoa_r+0x36a>
 801756a:	f018 0f01 	tst.w	r8, #1
 801756e:	d008      	beq.n	8017582 <_dtoa_r+0x3a2>
 8017570:	4630      	mov	r0, r6
 8017572:	4639      	mov	r1, r7
 8017574:	e9d9 2300 	ldrd	r2, r3, [r9]
 8017578:	f7e9 f866 	bl	8000648 <__aeabi_dmul>
 801757c:	3501      	adds	r5, #1
 801757e:	4606      	mov	r6, r0
 8017580:	460f      	mov	r7, r1
 8017582:	ea4f 0868 	mov.w	r8, r8, asr #1
 8017586:	f109 0908 	add.w	r9, r9, #8
 801758a:	e7e0      	b.n	801754e <_dtoa_r+0x36e>
 801758c:	f000 809f 	beq.w	80176ce <_dtoa_r+0x4ee>
 8017590:	f1cb 0600 	rsb	r6, fp, #0
 8017594:	4ba1      	ldr	r3, [pc, #644]	; (801781c <_dtoa_r+0x63c>)
 8017596:	4fa2      	ldr	r7, [pc, #648]	; (8017820 <_dtoa_r+0x640>)
 8017598:	f006 020f 	and.w	r2, r6, #15
 801759c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80175a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80175a4:	ec51 0b18 	vmov	r0, r1, d8
 80175a8:	f7e9 f84e 	bl	8000648 <__aeabi_dmul>
 80175ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80175b0:	1136      	asrs	r6, r6, #4
 80175b2:	2300      	movs	r3, #0
 80175b4:	2502      	movs	r5, #2
 80175b6:	2e00      	cmp	r6, #0
 80175b8:	d17e      	bne.n	80176b8 <_dtoa_r+0x4d8>
 80175ba:	2b00      	cmp	r3, #0
 80175bc:	d1d0      	bne.n	8017560 <_dtoa_r+0x380>
 80175be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80175c0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80175c4:	2b00      	cmp	r3, #0
 80175c6:	f000 8084 	beq.w	80176d2 <_dtoa_r+0x4f2>
 80175ca:	4b96      	ldr	r3, [pc, #600]	; (8017824 <_dtoa_r+0x644>)
 80175cc:	2200      	movs	r2, #0
 80175ce:	4640      	mov	r0, r8
 80175d0:	4649      	mov	r1, r9
 80175d2:	f7e9 faab 	bl	8000b2c <__aeabi_dcmplt>
 80175d6:	2800      	cmp	r0, #0
 80175d8:	d07b      	beq.n	80176d2 <_dtoa_r+0x4f2>
 80175da:	9b04      	ldr	r3, [sp, #16]
 80175dc:	2b00      	cmp	r3, #0
 80175de:	d078      	beq.n	80176d2 <_dtoa_r+0x4f2>
 80175e0:	9b01      	ldr	r3, [sp, #4]
 80175e2:	2b00      	cmp	r3, #0
 80175e4:	dd39      	ble.n	801765a <_dtoa_r+0x47a>
 80175e6:	4b90      	ldr	r3, [pc, #576]	; (8017828 <_dtoa_r+0x648>)
 80175e8:	2200      	movs	r2, #0
 80175ea:	4640      	mov	r0, r8
 80175ec:	4649      	mov	r1, r9
 80175ee:	f7e9 f82b 	bl	8000648 <__aeabi_dmul>
 80175f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80175f6:	9e01      	ldr	r6, [sp, #4]
 80175f8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80175fc:	3501      	adds	r5, #1
 80175fe:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8017602:	4628      	mov	r0, r5
 8017604:	f7e8 ffb6 	bl	8000574 <__aeabi_i2d>
 8017608:	4642      	mov	r2, r8
 801760a:	464b      	mov	r3, r9
 801760c:	f7e9 f81c 	bl	8000648 <__aeabi_dmul>
 8017610:	4b86      	ldr	r3, [pc, #536]	; (801782c <_dtoa_r+0x64c>)
 8017612:	2200      	movs	r2, #0
 8017614:	f7e8 fe62 	bl	80002dc <__adddf3>
 8017618:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 801761c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017620:	9303      	str	r3, [sp, #12]
 8017622:	2e00      	cmp	r6, #0
 8017624:	d158      	bne.n	80176d8 <_dtoa_r+0x4f8>
 8017626:	4b82      	ldr	r3, [pc, #520]	; (8017830 <_dtoa_r+0x650>)
 8017628:	2200      	movs	r2, #0
 801762a:	4640      	mov	r0, r8
 801762c:	4649      	mov	r1, r9
 801762e:	f7e8 fe53 	bl	80002d8 <__aeabi_dsub>
 8017632:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017636:	4680      	mov	r8, r0
 8017638:	4689      	mov	r9, r1
 801763a:	f7e9 fa95 	bl	8000b68 <__aeabi_dcmpgt>
 801763e:	2800      	cmp	r0, #0
 8017640:	f040 8296 	bne.w	8017b70 <_dtoa_r+0x990>
 8017644:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8017648:	4640      	mov	r0, r8
 801764a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801764e:	4649      	mov	r1, r9
 8017650:	f7e9 fa6c 	bl	8000b2c <__aeabi_dcmplt>
 8017654:	2800      	cmp	r0, #0
 8017656:	f040 8289 	bne.w	8017b6c <_dtoa_r+0x98c>
 801765a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801765e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8017660:	2b00      	cmp	r3, #0
 8017662:	f2c0 814e 	blt.w	8017902 <_dtoa_r+0x722>
 8017666:	f1bb 0f0e 	cmp.w	fp, #14
 801766a:	f300 814a 	bgt.w	8017902 <_dtoa_r+0x722>
 801766e:	4b6b      	ldr	r3, [pc, #428]	; (801781c <_dtoa_r+0x63c>)
 8017670:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8017674:	e9d3 8900 	ldrd	r8, r9, [r3]
 8017678:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801767a:	2b00      	cmp	r3, #0
 801767c:	f280 80dc 	bge.w	8017838 <_dtoa_r+0x658>
 8017680:	9b04      	ldr	r3, [sp, #16]
 8017682:	2b00      	cmp	r3, #0
 8017684:	f300 80d8 	bgt.w	8017838 <_dtoa_r+0x658>
 8017688:	f040 826f 	bne.w	8017b6a <_dtoa_r+0x98a>
 801768c:	4b68      	ldr	r3, [pc, #416]	; (8017830 <_dtoa_r+0x650>)
 801768e:	2200      	movs	r2, #0
 8017690:	4640      	mov	r0, r8
 8017692:	4649      	mov	r1, r9
 8017694:	f7e8 ffd8 	bl	8000648 <__aeabi_dmul>
 8017698:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801769c:	f7e9 fa5a 	bl	8000b54 <__aeabi_dcmpge>
 80176a0:	9e04      	ldr	r6, [sp, #16]
 80176a2:	4637      	mov	r7, r6
 80176a4:	2800      	cmp	r0, #0
 80176a6:	f040 8245 	bne.w	8017b34 <_dtoa_r+0x954>
 80176aa:	9d00      	ldr	r5, [sp, #0]
 80176ac:	2331      	movs	r3, #49	; 0x31
 80176ae:	f805 3b01 	strb.w	r3, [r5], #1
 80176b2:	f10b 0b01 	add.w	fp, fp, #1
 80176b6:	e241      	b.n	8017b3c <_dtoa_r+0x95c>
 80176b8:	07f2      	lsls	r2, r6, #31
 80176ba:	d505      	bpl.n	80176c8 <_dtoa_r+0x4e8>
 80176bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80176c0:	f7e8 ffc2 	bl	8000648 <__aeabi_dmul>
 80176c4:	3501      	adds	r5, #1
 80176c6:	2301      	movs	r3, #1
 80176c8:	1076      	asrs	r6, r6, #1
 80176ca:	3708      	adds	r7, #8
 80176cc:	e773      	b.n	80175b6 <_dtoa_r+0x3d6>
 80176ce:	2502      	movs	r5, #2
 80176d0:	e775      	b.n	80175be <_dtoa_r+0x3de>
 80176d2:	9e04      	ldr	r6, [sp, #16]
 80176d4:	465f      	mov	r7, fp
 80176d6:	e792      	b.n	80175fe <_dtoa_r+0x41e>
 80176d8:	9900      	ldr	r1, [sp, #0]
 80176da:	4b50      	ldr	r3, [pc, #320]	; (801781c <_dtoa_r+0x63c>)
 80176dc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80176e0:	4431      	add	r1, r6
 80176e2:	9102      	str	r1, [sp, #8]
 80176e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80176e6:	eeb0 9a47 	vmov.f32	s18, s14
 80176ea:	eef0 9a67 	vmov.f32	s19, s15
 80176ee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80176f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80176f6:	2900      	cmp	r1, #0
 80176f8:	d044      	beq.n	8017784 <_dtoa_r+0x5a4>
 80176fa:	494e      	ldr	r1, [pc, #312]	; (8017834 <_dtoa_r+0x654>)
 80176fc:	2000      	movs	r0, #0
 80176fe:	f7e9 f8cd 	bl	800089c <__aeabi_ddiv>
 8017702:	ec53 2b19 	vmov	r2, r3, d9
 8017706:	f7e8 fde7 	bl	80002d8 <__aeabi_dsub>
 801770a:	9d00      	ldr	r5, [sp, #0]
 801770c:	ec41 0b19 	vmov	d9, r0, r1
 8017710:	4649      	mov	r1, r9
 8017712:	4640      	mov	r0, r8
 8017714:	f7e9 fa48 	bl	8000ba8 <__aeabi_d2iz>
 8017718:	4606      	mov	r6, r0
 801771a:	f7e8 ff2b 	bl	8000574 <__aeabi_i2d>
 801771e:	4602      	mov	r2, r0
 8017720:	460b      	mov	r3, r1
 8017722:	4640      	mov	r0, r8
 8017724:	4649      	mov	r1, r9
 8017726:	f7e8 fdd7 	bl	80002d8 <__aeabi_dsub>
 801772a:	3630      	adds	r6, #48	; 0x30
 801772c:	f805 6b01 	strb.w	r6, [r5], #1
 8017730:	ec53 2b19 	vmov	r2, r3, d9
 8017734:	4680      	mov	r8, r0
 8017736:	4689      	mov	r9, r1
 8017738:	f7e9 f9f8 	bl	8000b2c <__aeabi_dcmplt>
 801773c:	2800      	cmp	r0, #0
 801773e:	d164      	bne.n	801780a <_dtoa_r+0x62a>
 8017740:	4642      	mov	r2, r8
 8017742:	464b      	mov	r3, r9
 8017744:	4937      	ldr	r1, [pc, #220]	; (8017824 <_dtoa_r+0x644>)
 8017746:	2000      	movs	r0, #0
 8017748:	f7e8 fdc6 	bl	80002d8 <__aeabi_dsub>
 801774c:	ec53 2b19 	vmov	r2, r3, d9
 8017750:	f7e9 f9ec 	bl	8000b2c <__aeabi_dcmplt>
 8017754:	2800      	cmp	r0, #0
 8017756:	f040 80b6 	bne.w	80178c6 <_dtoa_r+0x6e6>
 801775a:	9b02      	ldr	r3, [sp, #8]
 801775c:	429d      	cmp	r5, r3
 801775e:	f43f af7c 	beq.w	801765a <_dtoa_r+0x47a>
 8017762:	4b31      	ldr	r3, [pc, #196]	; (8017828 <_dtoa_r+0x648>)
 8017764:	ec51 0b19 	vmov	r0, r1, d9
 8017768:	2200      	movs	r2, #0
 801776a:	f7e8 ff6d 	bl	8000648 <__aeabi_dmul>
 801776e:	4b2e      	ldr	r3, [pc, #184]	; (8017828 <_dtoa_r+0x648>)
 8017770:	ec41 0b19 	vmov	d9, r0, r1
 8017774:	2200      	movs	r2, #0
 8017776:	4640      	mov	r0, r8
 8017778:	4649      	mov	r1, r9
 801777a:	f7e8 ff65 	bl	8000648 <__aeabi_dmul>
 801777e:	4680      	mov	r8, r0
 8017780:	4689      	mov	r9, r1
 8017782:	e7c5      	b.n	8017710 <_dtoa_r+0x530>
 8017784:	ec51 0b17 	vmov	r0, r1, d7
 8017788:	f7e8 ff5e 	bl	8000648 <__aeabi_dmul>
 801778c:	9b02      	ldr	r3, [sp, #8]
 801778e:	9d00      	ldr	r5, [sp, #0]
 8017790:	930f      	str	r3, [sp, #60]	; 0x3c
 8017792:	ec41 0b19 	vmov	d9, r0, r1
 8017796:	4649      	mov	r1, r9
 8017798:	4640      	mov	r0, r8
 801779a:	f7e9 fa05 	bl	8000ba8 <__aeabi_d2iz>
 801779e:	4606      	mov	r6, r0
 80177a0:	f7e8 fee8 	bl	8000574 <__aeabi_i2d>
 80177a4:	3630      	adds	r6, #48	; 0x30
 80177a6:	4602      	mov	r2, r0
 80177a8:	460b      	mov	r3, r1
 80177aa:	4640      	mov	r0, r8
 80177ac:	4649      	mov	r1, r9
 80177ae:	f7e8 fd93 	bl	80002d8 <__aeabi_dsub>
 80177b2:	f805 6b01 	strb.w	r6, [r5], #1
 80177b6:	9b02      	ldr	r3, [sp, #8]
 80177b8:	429d      	cmp	r5, r3
 80177ba:	4680      	mov	r8, r0
 80177bc:	4689      	mov	r9, r1
 80177be:	f04f 0200 	mov.w	r2, #0
 80177c2:	d124      	bne.n	801780e <_dtoa_r+0x62e>
 80177c4:	4b1b      	ldr	r3, [pc, #108]	; (8017834 <_dtoa_r+0x654>)
 80177c6:	ec51 0b19 	vmov	r0, r1, d9
 80177ca:	f7e8 fd87 	bl	80002dc <__adddf3>
 80177ce:	4602      	mov	r2, r0
 80177d0:	460b      	mov	r3, r1
 80177d2:	4640      	mov	r0, r8
 80177d4:	4649      	mov	r1, r9
 80177d6:	f7e9 f9c7 	bl	8000b68 <__aeabi_dcmpgt>
 80177da:	2800      	cmp	r0, #0
 80177dc:	d173      	bne.n	80178c6 <_dtoa_r+0x6e6>
 80177de:	ec53 2b19 	vmov	r2, r3, d9
 80177e2:	4914      	ldr	r1, [pc, #80]	; (8017834 <_dtoa_r+0x654>)
 80177e4:	2000      	movs	r0, #0
 80177e6:	f7e8 fd77 	bl	80002d8 <__aeabi_dsub>
 80177ea:	4602      	mov	r2, r0
 80177ec:	460b      	mov	r3, r1
 80177ee:	4640      	mov	r0, r8
 80177f0:	4649      	mov	r1, r9
 80177f2:	f7e9 f99b 	bl	8000b2c <__aeabi_dcmplt>
 80177f6:	2800      	cmp	r0, #0
 80177f8:	f43f af2f 	beq.w	801765a <_dtoa_r+0x47a>
 80177fc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80177fe:	1e6b      	subs	r3, r5, #1
 8017800:	930f      	str	r3, [sp, #60]	; 0x3c
 8017802:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017806:	2b30      	cmp	r3, #48	; 0x30
 8017808:	d0f8      	beq.n	80177fc <_dtoa_r+0x61c>
 801780a:	46bb      	mov	fp, r7
 801780c:	e04a      	b.n	80178a4 <_dtoa_r+0x6c4>
 801780e:	4b06      	ldr	r3, [pc, #24]	; (8017828 <_dtoa_r+0x648>)
 8017810:	f7e8 ff1a 	bl	8000648 <__aeabi_dmul>
 8017814:	4680      	mov	r8, r0
 8017816:	4689      	mov	r9, r1
 8017818:	e7bd      	b.n	8017796 <_dtoa_r+0x5b6>
 801781a:	bf00      	nop
 801781c:	0801d5e0 	.word	0x0801d5e0
 8017820:	0801d5b8 	.word	0x0801d5b8
 8017824:	3ff00000 	.word	0x3ff00000
 8017828:	40240000 	.word	0x40240000
 801782c:	401c0000 	.word	0x401c0000
 8017830:	40140000 	.word	0x40140000
 8017834:	3fe00000 	.word	0x3fe00000
 8017838:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801783c:	9d00      	ldr	r5, [sp, #0]
 801783e:	4642      	mov	r2, r8
 8017840:	464b      	mov	r3, r9
 8017842:	4630      	mov	r0, r6
 8017844:	4639      	mov	r1, r7
 8017846:	f7e9 f829 	bl	800089c <__aeabi_ddiv>
 801784a:	f7e9 f9ad 	bl	8000ba8 <__aeabi_d2iz>
 801784e:	9001      	str	r0, [sp, #4]
 8017850:	f7e8 fe90 	bl	8000574 <__aeabi_i2d>
 8017854:	4642      	mov	r2, r8
 8017856:	464b      	mov	r3, r9
 8017858:	f7e8 fef6 	bl	8000648 <__aeabi_dmul>
 801785c:	4602      	mov	r2, r0
 801785e:	460b      	mov	r3, r1
 8017860:	4630      	mov	r0, r6
 8017862:	4639      	mov	r1, r7
 8017864:	f7e8 fd38 	bl	80002d8 <__aeabi_dsub>
 8017868:	9e01      	ldr	r6, [sp, #4]
 801786a:	9f04      	ldr	r7, [sp, #16]
 801786c:	3630      	adds	r6, #48	; 0x30
 801786e:	f805 6b01 	strb.w	r6, [r5], #1
 8017872:	9e00      	ldr	r6, [sp, #0]
 8017874:	1bae      	subs	r6, r5, r6
 8017876:	42b7      	cmp	r7, r6
 8017878:	4602      	mov	r2, r0
 801787a:	460b      	mov	r3, r1
 801787c:	d134      	bne.n	80178e8 <_dtoa_r+0x708>
 801787e:	f7e8 fd2d 	bl	80002dc <__adddf3>
 8017882:	4642      	mov	r2, r8
 8017884:	464b      	mov	r3, r9
 8017886:	4606      	mov	r6, r0
 8017888:	460f      	mov	r7, r1
 801788a:	f7e9 f96d 	bl	8000b68 <__aeabi_dcmpgt>
 801788e:	b9c8      	cbnz	r0, 80178c4 <_dtoa_r+0x6e4>
 8017890:	4642      	mov	r2, r8
 8017892:	464b      	mov	r3, r9
 8017894:	4630      	mov	r0, r6
 8017896:	4639      	mov	r1, r7
 8017898:	f7e9 f93e 	bl	8000b18 <__aeabi_dcmpeq>
 801789c:	b110      	cbz	r0, 80178a4 <_dtoa_r+0x6c4>
 801789e:	9b01      	ldr	r3, [sp, #4]
 80178a0:	07db      	lsls	r3, r3, #31
 80178a2:	d40f      	bmi.n	80178c4 <_dtoa_r+0x6e4>
 80178a4:	4651      	mov	r1, sl
 80178a6:	4620      	mov	r0, r4
 80178a8:	f000 fbcc 	bl	8018044 <_Bfree>
 80178ac:	2300      	movs	r3, #0
 80178ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80178b0:	702b      	strb	r3, [r5, #0]
 80178b2:	f10b 0301 	add.w	r3, fp, #1
 80178b6:	6013      	str	r3, [r2, #0]
 80178b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80178ba:	2b00      	cmp	r3, #0
 80178bc:	f43f ace2 	beq.w	8017284 <_dtoa_r+0xa4>
 80178c0:	601d      	str	r5, [r3, #0]
 80178c2:	e4df      	b.n	8017284 <_dtoa_r+0xa4>
 80178c4:	465f      	mov	r7, fp
 80178c6:	462b      	mov	r3, r5
 80178c8:	461d      	mov	r5, r3
 80178ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80178ce:	2a39      	cmp	r2, #57	; 0x39
 80178d0:	d106      	bne.n	80178e0 <_dtoa_r+0x700>
 80178d2:	9a00      	ldr	r2, [sp, #0]
 80178d4:	429a      	cmp	r2, r3
 80178d6:	d1f7      	bne.n	80178c8 <_dtoa_r+0x6e8>
 80178d8:	9900      	ldr	r1, [sp, #0]
 80178da:	2230      	movs	r2, #48	; 0x30
 80178dc:	3701      	adds	r7, #1
 80178de:	700a      	strb	r2, [r1, #0]
 80178e0:	781a      	ldrb	r2, [r3, #0]
 80178e2:	3201      	adds	r2, #1
 80178e4:	701a      	strb	r2, [r3, #0]
 80178e6:	e790      	b.n	801780a <_dtoa_r+0x62a>
 80178e8:	4ba3      	ldr	r3, [pc, #652]	; (8017b78 <_dtoa_r+0x998>)
 80178ea:	2200      	movs	r2, #0
 80178ec:	f7e8 feac 	bl	8000648 <__aeabi_dmul>
 80178f0:	2200      	movs	r2, #0
 80178f2:	2300      	movs	r3, #0
 80178f4:	4606      	mov	r6, r0
 80178f6:	460f      	mov	r7, r1
 80178f8:	f7e9 f90e 	bl	8000b18 <__aeabi_dcmpeq>
 80178fc:	2800      	cmp	r0, #0
 80178fe:	d09e      	beq.n	801783e <_dtoa_r+0x65e>
 8017900:	e7d0      	b.n	80178a4 <_dtoa_r+0x6c4>
 8017902:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017904:	2a00      	cmp	r2, #0
 8017906:	f000 80ca 	beq.w	8017a9e <_dtoa_r+0x8be>
 801790a:	9a07      	ldr	r2, [sp, #28]
 801790c:	2a01      	cmp	r2, #1
 801790e:	f300 80ad 	bgt.w	8017a6c <_dtoa_r+0x88c>
 8017912:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017914:	2a00      	cmp	r2, #0
 8017916:	f000 80a5 	beq.w	8017a64 <_dtoa_r+0x884>
 801791a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801791e:	9e08      	ldr	r6, [sp, #32]
 8017920:	9d05      	ldr	r5, [sp, #20]
 8017922:	9a05      	ldr	r2, [sp, #20]
 8017924:	441a      	add	r2, r3
 8017926:	9205      	str	r2, [sp, #20]
 8017928:	9a06      	ldr	r2, [sp, #24]
 801792a:	2101      	movs	r1, #1
 801792c:	441a      	add	r2, r3
 801792e:	4620      	mov	r0, r4
 8017930:	9206      	str	r2, [sp, #24]
 8017932:	f000 fc87 	bl	8018244 <__i2b>
 8017936:	4607      	mov	r7, r0
 8017938:	b165      	cbz	r5, 8017954 <_dtoa_r+0x774>
 801793a:	9b06      	ldr	r3, [sp, #24]
 801793c:	2b00      	cmp	r3, #0
 801793e:	dd09      	ble.n	8017954 <_dtoa_r+0x774>
 8017940:	42ab      	cmp	r3, r5
 8017942:	9a05      	ldr	r2, [sp, #20]
 8017944:	bfa8      	it	ge
 8017946:	462b      	movge	r3, r5
 8017948:	1ad2      	subs	r2, r2, r3
 801794a:	9205      	str	r2, [sp, #20]
 801794c:	9a06      	ldr	r2, [sp, #24]
 801794e:	1aed      	subs	r5, r5, r3
 8017950:	1ad3      	subs	r3, r2, r3
 8017952:	9306      	str	r3, [sp, #24]
 8017954:	9b08      	ldr	r3, [sp, #32]
 8017956:	b1f3      	cbz	r3, 8017996 <_dtoa_r+0x7b6>
 8017958:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801795a:	2b00      	cmp	r3, #0
 801795c:	f000 80a3 	beq.w	8017aa6 <_dtoa_r+0x8c6>
 8017960:	2e00      	cmp	r6, #0
 8017962:	dd10      	ble.n	8017986 <_dtoa_r+0x7a6>
 8017964:	4639      	mov	r1, r7
 8017966:	4632      	mov	r2, r6
 8017968:	4620      	mov	r0, r4
 801796a:	f000 fd2b 	bl	80183c4 <__pow5mult>
 801796e:	4652      	mov	r2, sl
 8017970:	4601      	mov	r1, r0
 8017972:	4607      	mov	r7, r0
 8017974:	4620      	mov	r0, r4
 8017976:	f000 fc7b 	bl	8018270 <__multiply>
 801797a:	4651      	mov	r1, sl
 801797c:	4680      	mov	r8, r0
 801797e:	4620      	mov	r0, r4
 8017980:	f000 fb60 	bl	8018044 <_Bfree>
 8017984:	46c2      	mov	sl, r8
 8017986:	9b08      	ldr	r3, [sp, #32]
 8017988:	1b9a      	subs	r2, r3, r6
 801798a:	d004      	beq.n	8017996 <_dtoa_r+0x7b6>
 801798c:	4651      	mov	r1, sl
 801798e:	4620      	mov	r0, r4
 8017990:	f000 fd18 	bl	80183c4 <__pow5mult>
 8017994:	4682      	mov	sl, r0
 8017996:	2101      	movs	r1, #1
 8017998:	4620      	mov	r0, r4
 801799a:	f000 fc53 	bl	8018244 <__i2b>
 801799e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80179a0:	2b00      	cmp	r3, #0
 80179a2:	4606      	mov	r6, r0
 80179a4:	f340 8081 	ble.w	8017aaa <_dtoa_r+0x8ca>
 80179a8:	461a      	mov	r2, r3
 80179aa:	4601      	mov	r1, r0
 80179ac:	4620      	mov	r0, r4
 80179ae:	f000 fd09 	bl	80183c4 <__pow5mult>
 80179b2:	9b07      	ldr	r3, [sp, #28]
 80179b4:	2b01      	cmp	r3, #1
 80179b6:	4606      	mov	r6, r0
 80179b8:	dd7a      	ble.n	8017ab0 <_dtoa_r+0x8d0>
 80179ba:	f04f 0800 	mov.w	r8, #0
 80179be:	6933      	ldr	r3, [r6, #16]
 80179c0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80179c4:	6918      	ldr	r0, [r3, #16]
 80179c6:	f000 fbef 	bl	80181a8 <__hi0bits>
 80179ca:	f1c0 0020 	rsb	r0, r0, #32
 80179ce:	9b06      	ldr	r3, [sp, #24]
 80179d0:	4418      	add	r0, r3
 80179d2:	f010 001f 	ands.w	r0, r0, #31
 80179d6:	f000 8094 	beq.w	8017b02 <_dtoa_r+0x922>
 80179da:	f1c0 0320 	rsb	r3, r0, #32
 80179de:	2b04      	cmp	r3, #4
 80179e0:	f340 8085 	ble.w	8017aee <_dtoa_r+0x90e>
 80179e4:	9b05      	ldr	r3, [sp, #20]
 80179e6:	f1c0 001c 	rsb	r0, r0, #28
 80179ea:	4403      	add	r3, r0
 80179ec:	9305      	str	r3, [sp, #20]
 80179ee:	9b06      	ldr	r3, [sp, #24]
 80179f0:	4403      	add	r3, r0
 80179f2:	4405      	add	r5, r0
 80179f4:	9306      	str	r3, [sp, #24]
 80179f6:	9b05      	ldr	r3, [sp, #20]
 80179f8:	2b00      	cmp	r3, #0
 80179fa:	dd05      	ble.n	8017a08 <_dtoa_r+0x828>
 80179fc:	4651      	mov	r1, sl
 80179fe:	461a      	mov	r2, r3
 8017a00:	4620      	mov	r0, r4
 8017a02:	f000 fd39 	bl	8018478 <__lshift>
 8017a06:	4682      	mov	sl, r0
 8017a08:	9b06      	ldr	r3, [sp, #24]
 8017a0a:	2b00      	cmp	r3, #0
 8017a0c:	dd05      	ble.n	8017a1a <_dtoa_r+0x83a>
 8017a0e:	4631      	mov	r1, r6
 8017a10:	461a      	mov	r2, r3
 8017a12:	4620      	mov	r0, r4
 8017a14:	f000 fd30 	bl	8018478 <__lshift>
 8017a18:	4606      	mov	r6, r0
 8017a1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017a1c:	2b00      	cmp	r3, #0
 8017a1e:	d072      	beq.n	8017b06 <_dtoa_r+0x926>
 8017a20:	4631      	mov	r1, r6
 8017a22:	4650      	mov	r0, sl
 8017a24:	f000 fd94 	bl	8018550 <__mcmp>
 8017a28:	2800      	cmp	r0, #0
 8017a2a:	da6c      	bge.n	8017b06 <_dtoa_r+0x926>
 8017a2c:	2300      	movs	r3, #0
 8017a2e:	4651      	mov	r1, sl
 8017a30:	220a      	movs	r2, #10
 8017a32:	4620      	mov	r0, r4
 8017a34:	f000 fb28 	bl	8018088 <__multadd>
 8017a38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017a3a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017a3e:	4682      	mov	sl, r0
 8017a40:	2b00      	cmp	r3, #0
 8017a42:	f000 81b0 	beq.w	8017da6 <_dtoa_r+0xbc6>
 8017a46:	2300      	movs	r3, #0
 8017a48:	4639      	mov	r1, r7
 8017a4a:	220a      	movs	r2, #10
 8017a4c:	4620      	mov	r0, r4
 8017a4e:	f000 fb1b 	bl	8018088 <__multadd>
 8017a52:	9b01      	ldr	r3, [sp, #4]
 8017a54:	2b00      	cmp	r3, #0
 8017a56:	4607      	mov	r7, r0
 8017a58:	f300 8096 	bgt.w	8017b88 <_dtoa_r+0x9a8>
 8017a5c:	9b07      	ldr	r3, [sp, #28]
 8017a5e:	2b02      	cmp	r3, #2
 8017a60:	dc59      	bgt.n	8017b16 <_dtoa_r+0x936>
 8017a62:	e091      	b.n	8017b88 <_dtoa_r+0x9a8>
 8017a64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8017a66:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8017a6a:	e758      	b.n	801791e <_dtoa_r+0x73e>
 8017a6c:	9b04      	ldr	r3, [sp, #16]
 8017a6e:	1e5e      	subs	r6, r3, #1
 8017a70:	9b08      	ldr	r3, [sp, #32]
 8017a72:	42b3      	cmp	r3, r6
 8017a74:	bfbf      	itttt	lt
 8017a76:	9b08      	ldrlt	r3, [sp, #32]
 8017a78:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8017a7a:	9608      	strlt	r6, [sp, #32]
 8017a7c:	1af3      	sublt	r3, r6, r3
 8017a7e:	bfb4      	ite	lt
 8017a80:	18d2      	addlt	r2, r2, r3
 8017a82:	1b9e      	subge	r6, r3, r6
 8017a84:	9b04      	ldr	r3, [sp, #16]
 8017a86:	bfbc      	itt	lt
 8017a88:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8017a8a:	2600      	movlt	r6, #0
 8017a8c:	2b00      	cmp	r3, #0
 8017a8e:	bfb7      	itett	lt
 8017a90:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8017a94:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8017a98:	1a9d      	sublt	r5, r3, r2
 8017a9a:	2300      	movlt	r3, #0
 8017a9c:	e741      	b.n	8017922 <_dtoa_r+0x742>
 8017a9e:	9e08      	ldr	r6, [sp, #32]
 8017aa0:	9d05      	ldr	r5, [sp, #20]
 8017aa2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8017aa4:	e748      	b.n	8017938 <_dtoa_r+0x758>
 8017aa6:	9a08      	ldr	r2, [sp, #32]
 8017aa8:	e770      	b.n	801798c <_dtoa_r+0x7ac>
 8017aaa:	9b07      	ldr	r3, [sp, #28]
 8017aac:	2b01      	cmp	r3, #1
 8017aae:	dc19      	bgt.n	8017ae4 <_dtoa_r+0x904>
 8017ab0:	9b02      	ldr	r3, [sp, #8]
 8017ab2:	b9bb      	cbnz	r3, 8017ae4 <_dtoa_r+0x904>
 8017ab4:	9b03      	ldr	r3, [sp, #12]
 8017ab6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017aba:	b99b      	cbnz	r3, 8017ae4 <_dtoa_r+0x904>
 8017abc:	9b03      	ldr	r3, [sp, #12]
 8017abe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8017ac2:	0d1b      	lsrs	r3, r3, #20
 8017ac4:	051b      	lsls	r3, r3, #20
 8017ac6:	b183      	cbz	r3, 8017aea <_dtoa_r+0x90a>
 8017ac8:	9b05      	ldr	r3, [sp, #20]
 8017aca:	3301      	adds	r3, #1
 8017acc:	9305      	str	r3, [sp, #20]
 8017ace:	9b06      	ldr	r3, [sp, #24]
 8017ad0:	3301      	adds	r3, #1
 8017ad2:	9306      	str	r3, [sp, #24]
 8017ad4:	f04f 0801 	mov.w	r8, #1
 8017ad8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017ada:	2b00      	cmp	r3, #0
 8017adc:	f47f af6f 	bne.w	80179be <_dtoa_r+0x7de>
 8017ae0:	2001      	movs	r0, #1
 8017ae2:	e774      	b.n	80179ce <_dtoa_r+0x7ee>
 8017ae4:	f04f 0800 	mov.w	r8, #0
 8017ae8:	e7f6      	b.n	8017ad8 <_dtoa_r+0x8f8>
 8017aea:	4698      	mov	r8, r3
 8017aec:	e7f4      	b.n	8017ad8 <_dtoa_r+0x8f8>
 8017aee:	d082      	beq.n	80179f6 <_dtoa_r+0x816>
 8017af0:	9a05      	ldr	r2, [sp, #20]
 8017af2:	331c      	adds	r3, #28
 8017af4:	441a      	add	r2, r3
 8017af6:	9205      	str	r2, [sp, #20]
 8017af8:	9a06      	ldr	r2, [sp, #24]
 8017afa:	441a      	add	r2, r3
 8017afc:	441d      	add	r5, r3
 8017afe:	9206      	str	r2, [sp, #24]
 8017b00:	e779      	b.n	80179f6 <_dtoa_r+0x816>
 8017b02:	4603      	mov	r3, r0
 8017b04:	e7f4      	b.n	8017af0 <_dtoa_r+0x910>
 8017b06:	9b04      	ldr	r3, [sp, #16]
 8017b08:	2b00      	cmp	r3, #0
 8017b0a:	dc37      	bgt.n	8017b7c <_dtoa_r+0x99c>
 8017b0c:	9b07      	ldr	r3, [sp, #28]
 8017b0e:	2b02      	cmp	r3, #2
 8017b10:	dd34      	ble.n	8017b7c <_dtoa_r+0x99c>
 8017b12:	9b04      	ldr	r3, [sp, #16]
 8017b14:	9301      	str	r3, [sp, #4]
 8017b16:	9b01      	ldr	r3, [sp, #4]
 8017b18:	b963      	cbnz	r3, 8017b34 <_dtoa_r+0x954>
 8017b1a:	4631      	mov	r1, r6
 8017b1c:	2205      	movs	r2, #5
 8017b1e:	4620      	mov	r0, r4
 8017b20:	f000 fab2 	bl	8018088 <__multadd>
 8017b24:	4601      	mov	r1, r0
 8017b26:	4606      	mov	r6, r0
 8017b28:	4650      	mov	r0, sl
 8017b2a:	f000 fd11 	bl	8018550 <__mcmp>
 8017b2e:	2800      	cmp	r0, #0
 8017b30:	f73f adbb 	bgt.w	80176aa <_dtoa_r+0x4ca>
 8017b34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017b36:	9d00      	ldr	r5, [sp, #0]
 8017b38:	ea6f 0b03 	mvn.w	fp, r3
 8017b3c:	f04f 0800 	mov.w	r8, #0
 8017b40:	4631      	mov	r1, r6
 8017b42:	4620      	mov	r0, r4
 8017b44:	f000 fa7e 	bl	8018044 <_Bfree>
 8017b48:	2f00      	cmp	r7, #0
 8017b4a:	f43f aeab 	beq.w	80178a4 <_dtoa_r+0x6c4>
 8017b4e:	f1b8 0f00 	cmp.w	r8, #0
 8017b52:	d005      	beq.n	8017b60 <_dtoa_r+0x980>
 8017b54:	45b8      	cmp	r8, r7
 8017b56:	d003      	beq.n	8017b60 <_dtoa_r+0x980>
 8017b58:	4641      	mov	r1, r8
 8017b5a:	4620      	mov	r0, r4
 8017b5c:	f000 fa72 	bl	8018044 <_Bfree>
 8017b60:	4639      	mov	r1, r7
 8017b62:	4620      	mov	r0, r4
 8017b64:	f000 fa6e 	bl	8018044 <_Bfree>
 8017b68:	e69c      	b.n	80178a4 <_dtoa_r+0x6c4>
 8017b6a:	2600      	movs	r6, #0
 8017b6c:	4637      	mov	r7, r6
 8017b6e:	e7e1      	b.n	8017b34 <_dtoa_r+0x954>
 8017b70:	46bb      	mov	fp, r7
 8017b72:	4637      	mov	r7, r6
 8017b74:	e599      	b.n	80176aa <_dtoa_r+0x4ca>
 8017b76:	bf00      	nop
 8017b78:	40240000 	.word	0x40240000
 8017b7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017b7e:	2b00      	cmp	r3, #0
 8017b80:	f000 80c8 	beq.w	8017d14 <_dtoa_r+0xb34>
 8017b84:	9b04      	ldr	r3, [sp, #16]
 8017b86:	9301      	str	r3, [sp, #4]
 8017b88:	2d00      	cmp	r5, #0
 8017b8a:	dd05      	ble.n	8017b98 <_dtoa_r+0x9b8>
 8017b8c:	4639      	mov	r1, r7
 8017b8e:	462a      	mov	r2, r5
 8017b90:	4620      	mov	r0, r4
 8017b92:	f000 fc71 	bl	8018478 <__lshift>
 8017b96:	4607      	mov	r7, r0
 8017b98:	f1b8 0f00 	cmp.w	r8, #0
 8017b9c:	d05b      	beq.n	8017c56 <_dtoa_r+0xa76>
 8017b9e:	6879      	ldr	r1, [r7, #4]
 8017ba0:	4620      	mov	r0, r4
 8017ba2:	f000 fa0f 	bl	8017fc4 <_Balloc>
 8017ba6:	4605      	mov	r5, r0
 8017ba8:	b928      	cbnz	r0, 8017bb6 <_dtoa_r+0x9d6>
 8017baa:	4b83      	ldr	r3, [pc, #524]	; (8017db8 <_dtoa_r+0xbd8>)
 8017bac:	4602      	mov	r2, r0
 8017bae:	f240 21ef 	movw	r1, #751	; 0x2ef
 8017bb2:	f7ff bb2e 	b.w	8017212 <_dtoa_r+0x32>
 8017bb6:	693a      	ldr	r2, [r7, #16]
 8017bb8:	3202      	adds	r2, #2
 8017bba:	0092      	lsls	r2, r2, #2
 8017bbc:	f107 010c 	add.w	r1, r7, #12
 8017bc0:	300c      	adds	r0, #12
 8017bc2:	f7ff fa70 	bl	80170a6 <memcpy>
 8017bc6:	2201      	movs	r2, #1
 8017bc8:	4629      	mov	r1, r5
 8017bca:	4620      	mov	r0, r4
 8017bcc:	f000 fc54 	bl	8018478 <__lshift>
 8017bd0:	9b00      	ldr	r3, [sp, #0]
 8017bd2:	3301      	adds	r3, #1
 8017bd4:	9304      	str	r3, [sp, #16]
 8017bd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017bda:	4413      	add	r3, r2
 8017bdc:	9308      	str	r3, [sp, #32]
 8017bde:	9b02      	ldr	r3, [sp, #8]
 8017be0:	f003 0301 	and.w	r3, r3, #1
 8017be4:	46b8      	mov	r8, r7
 8017be6:	9306      	str	r3, [sp, #24]
 8017be8:	4607      	mov	r7, r0
 8017bea:	9b04      	ldr	r3, [sp, #16]
 8017bec:	4631      	mov	r1, r6
 8017bee:	3b01      	subs	r3, #1
 8017bf0:	4650      	mov	r0, sl
 8017bf2:	9301      	str	r3, [sp, #4]
 8017bf4:	f7ff fa6c 	bl	80170d0 <quorem>
 8017bf8:	4641      	mov	r1, r8
 8017bfa:	9002      	str	r0, [sp, #8]
 8017bfc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8017c00:	4650      	mov	r0, sl
 8017c02:	f000 fca5 	bl	8018550 <__mcmp>
 8017c06:	463a      	mov	r2, r7
 8017c08:	9005      	str	r0, [sp, #20]
 8017c0a:	4631      	mov	r1, r6
 8017c0c:	4620      	mov	r0, r4
 8017c0e:	f000 fcbb 	bl	8018588 <__mdiff>
 8017c12:	68c2      	ldr	r2, [r0, #12]
 8017c14:	4605      	mov	r5, r0
 8017c16:	bb02      	cbnz	r2, 8017c5a <_dtoa_r+0xa7a>
 8017c18:	4601      	mov	r1, r0
 8017c1a:	4650      	mov	r0, sl
 8017c1c:	f000 fc98 	bl	8018550 <__mcmp>
 8017c20:	4602      	mov	r2, r0
 8017c22:	4629      	mov	r1, r5
 8017c24:	4620      	mov	r0, r4
 8017c26:	9209      	str	r2, [sp, #36]	; 0x24
 8017c28:	f000 fa0c 	bl	8018044 <_Bfree>
 8017c2c:	9b07      	ldr	r3, [sp, #28]
 8017c2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017c30:	9d04      	ldr	r5, [sp, #16]
 8017c32:	ea43 0102 	orr.w	r1, r3, r2
 8017c36:	9b06      	ldr	r3, [sp, #24]
 8017c38:	4319      	orrs	r1, r3
 8017c3a:	d110      	bne.n	8017c5e <_dtoa_r+0xa7e>
 8017c3c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8017c40:	d029      	beq.n	8017c96 <_dtoa_r+0xab6>
 8017c42:	9b05      	ldr	r3, [sp, #20]
 8017c44:	2b00      	cmp	r3, #0
 8017c46:	dd02      	ble.n	8017c4e <_dtoa_r+0xa6e>
 8017c48:	9b02      	ldr	r3, [sp, #8]
 8017c4a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8017c4e:	9b01      	ldr	r3, [sp, #4]
 8017c50:	f883 9000 	strb.w	r9, [r3]
 8017c54:	e774      	b.n	8017b40 <_dtoa_r+0x960>
 8017c56:	4638      	mov	r0, r7
 8017c58:	e7ba      	b.n	8017bd0 <_dtoa_r+0x9f0>
 8017c5a:	2201      	movs	r2, #1
 8017c5c:	e7e1      	b.n	8017c22 <_dtoa_r+0xa42>
 8017c5e:	9b05      	ldr	r3, [sp, #20]
 8017c60:	2b00      	cmp	r3, #0
 8017c62:	db04      	blt.n	8017c6e <_dtoa_r+0xa8e>
 8017c64:	9907      	ldr	r1, [sp, #28]
 8017c66:	430b      	orrs	r3, r1
 8017c68:	9906      	ldr	r1, [sp, #24]
 8017c6a:	430b      	orrs	r3, r1
 8017c6c:	d120      	bne.n	8017cb0 <_dtoa_r+0xad0>
 8017c6e:	2a00      	cmp	r2, #0
 8017c70:	dded      	ble.n	8017c4e <_dtoa_r+0xa6e>
 8017c72:	4651      	mov	r1, sl
 8017c74:	2201      	movs	r2, #1
 8017c76:	4620      	mov	r0, r4
 8017c78:	f000 fbfe 	bl	8018478 <__lshift>
 8017c7c:	4631      	mov	r1, r6
 8017c7e:	4682      	mov	sl, r0
 8017c80:	f000 fc66 	bl	8018550 <__mcmp>
 8017c84:	2800      	cmp	r0, #0
 8017c86:	dc03      	bgt.n	8017c90 <_dtoa_r+0xab0>
 8017c88:	d1e1      	bne.n	8017c4e <_dtoa_r+0xa6e>
 8017c8a:	f019 0f01 	tst.w	r9, #1
 8017c8e:	d0de      	beq.n	8017c4e <_dtoa_r+0xa6e>
 8017c90:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8017c94:	d1d8      	bne.n	8017c48 <_dtoa_r+0xa68>
 8017c96:	9a01      	ldr	r2, [sp, #4]
 8017c98:	2339      	movs	r3, #57	; 0x39
 8017c9a:	7013      	strb	r3, [r2, #0]
 8017c9c:	462b      	mov	r3, r5
 8017c9e:	461d      	mov	r5, r3
 8017ca0:	3b01      	subs	r3, #1
 8017ca2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8017ca6:	2a39      	cmp	r2, #57	; 0x39
 8017ca8:	d06c      	beq.n	8017d84 <_dtoa_r+0xba4>
 8017caa:	3201      	adds	r2, #1
 8017cac:	701a      	strb	r2, [r3, #0]
 8017cae:	e747      	b.n	8017b40 <_dtoa_r+0x960>
 8017cb0:	2a00      	cmp	r2, #0
 8017cb2:	dd07      	ble.n	8017cc4 <_dtoa_r+0xae4>
 8017cb4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8017cb8:	d0ed      	beq.n	8017c96 <_dtoa_r+0xab6>
 8017cba:	9a01      	ldr	r2, [sp, #4]
 8017cbc:	f109 0301 	add.w	r3, r9, #1
 8017cc0:	7013      	strb	r3, [r2, #0]
 8017cc2:	e73d      	b.n	8017b40 <_dtoa_r+0x960>
 8017cc4:	9b04      	ldr	r3, [sp, #16]
 8017cc6:	9a08      	ldr	r2, [sp, #32]
 8017cc8:	f803 9c01 	strb.w	r9, [r3, #-1]
 8017ccc:	4293      	cmp	r3, r2
 8017cce:	d043      	beq.n	8017d58 <_dtoa_r+0xb78>
 8017cd0:	4651      	mov	r1, sl
 8017cd2:	2300      	movs	r3, #0
 8017cd4:	220a      	movs	r2, #10
 8017cd6:	4620      	mov	r0, r4
 8017cd8:	f000 f9d6 	bl	8018088 <__multadd>
 8017cdc:	45b8      	cmp	r8, r7
 8017cde:	4682      	mov	sl, r0
 8017ce0:	f04f 0300 	mov.w	r3, #0
 8017ce4:	f04f 020a 	mov.w	r2, #10
 8017ce8:	4641      	mov	r1, r8
 8017cea:	4620      	mov	r0, r4
 8017cec:	d107      	bne.n	8017cfe <_dtoa_r+0xb1e>
 8017cee:	f000 f9cb 	bl	8018088 <__multadd>
 8017cf2:	4680      	mov	r8, r0
 8017cf4:	4607      	mov	r7, r0
 8017cf6:	9b04      	ldr	r3, [sp, #16]
 8017cf8:	3301      	adds	r3, #1
 8017cfa:	9304      	str	r3, [sp, #16]
 8017cfc:	e775      	b.n	8017bea <_dtoa_r+0xa0a>
 8017cfe:	f000 f9c3 	bl	8018088 <__multadd>
 8017d02:	4639      	mov	r1, r7
 8017d04:	4680      	mov	r8, r0
 8017d06:	2300      	movs	r3, #0
 8017d08:	220a      	movs	r2, #10
 8017d0a:	4620      	mov	r0, r4
 8017d0c:	f000 f9bc 	bl	8018088 <__multadd>
 8017d10:	4607      	mov	r7, r0
 8017d12:	e7f0      	b.n	8017cf6 <_dtoa_r+0xb16>
 8017d14:	9b04      	ldr	r3, [sp, #16]
 8017d16:	9301      	str	r3, [sp, #4]
 8017d18:	9d00      	ldr	r5, [sp, #0]
 8017d1a:	4631      	mov	r1, r6
 8017d1c:	4650      	mov	r0, sl
 8017d1e:	f7ff f9d7 	bl	80170d0 <quorem>
 8017d22:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8017d26:	9b00      	ldr	r3, [sp, #0]
 8017d28:	f805 9b01 	strb.w	r9, [r5], #1
 8017d2c:	1aea      	subs	r2, r5, r3
 8017d2e:	9b01      	ldr	r3, [sp, #4]
 8017d30:	4293      	cmp	r3, r2
 8017d32:	dd07      	ble.n	8017d44 <_dtoa_r+0xb64>
 8017d34:	4651      	mov	r1, sl
 8017d36:	2300      	movs	r3, #0
 8017d38:	220a      	movs	r2, #10
 8017d3a:	4620      	mov	r0, r4
 8017d3c:	f000 f9a4 	bl	8018088 <__multadd>
 8017d40:	4682      	mov	sl, r0
 8017d42:	e7ea      	b.n	8017d1a <_dtoa_r+0xb3a>
 8017d44:	9b01      	ldr	r3, [sp, #4]
 8017d46:	2b00      	cmp	r3, #0
 8017d48:	bfc8      	it	gt
 8017d4a:	461d      	movgt	r5, r3
 8017d4c:	9b00      	ldr	r3, [sp, #0]
 8017d4e:	bfd8      	it	le
 8017d50:	2501      	movle	r5, #1
 8017d52:	441d      	add	r5, r3
 8017d54:	f04f 0800 	mov.w	r8, #0
 8017d58:	4651      	mov	r1, sl
 8017d5a:	2201      	movs	r2, #1
 8017d5c:	4620      	mov	r0, r4
 8017d5e:	f000 fb8b 	bl	8018478 <__lshift>
 8017d62:	4631      	mov	r1, r6
 8017d64:	4682      	mov	sl, r0
 8017d66:	f000 fbf3 	bl	8018550 <__mcmp>
 8017d6a:	2800      	cmp	r0, #0
 8017d6c:	dc96      	bgt.n	8017c9c <_dtoa_r+0xabc>
 8017d6e:	d102      	bne.n	8017d76 <_dtoa_r+0xb96>
 8017d70:	f019 0f01 	tst.w	r9, #1
 8017d74:	d192      	bne.n	8017c9c <_dtoa_r+0xabc>
 8017d76:	462b      	mov	r3, r5
 8017d78:	461d      	mov	r5, r3
 8017d7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8017d7e:	2a30      	cmp	r2, #48	; 0x30
 8017d80:	d0fa      	beq.n	8017d78 <_dtoa_r+0xb98>
 8017d82:	e6dd      	b.n	8017b40 <_dtoa_r+0x960>
 8017d84:	9a00      	ldr	r2, [sp, #0]
 8017d86:	429a      	cmp	r2, r3
 8017d88:	d189      	bne.n	8017c9e <_dtoa_r+0xabe>
 8017d8a:	f10b 0b01 	add.w	fp, fp, #1
 8017d8e:	2331      	movs	r3, #49	; 0x31
 8017d90:	e796      	b.n	8017cc0 <_dtoa_r+0xae0>
 8017d92:	4b0a      	ldr	r3, [pc, #40]	; (8017dbc <_dtoa_r+0xbdc>)
 8017d94:	f7ff ba99 	b.w	80172ca <_dtoa_r+0xea>
 8017d98:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017d9a:	2b00      	cmp	r3, #0
 8017d9c:	f47f aa6d 	bne.w	801727a <_dtoa_r+0x9a>
 8017da0:	4b07      	ldr	r3, [pc, #28]	; (8017dc0 <_dtoa_r+0xbe0>)
 8017da2:	f7ff ba92 	b.w	80172ca <_dtoa_r+0xea>
 8017da6:	9b01      	ldr	r3, [sp, #4]
 8017da8:	2b00      	cmp	r3, #0
 8017daa:	dcb5      	bgt.n	8017d18 <_dtoa_r+0xb38>
 8017dac:	9b07      	ldr	r3, [sp, #28]
 8017dae:	2b02      	cmp	r3, #2
 8017db0:	f73f aeb1 	bgt.w	8017b16 <_dtoa_r+0x936>
 8017db4:	e7b0      	b.n	8017d18 <_dtoa_r+0xb38>
 8017db6:	bf00      	nop
 8017db8:	0801d549 	.word	0x0801d549
 8017dbc:	0801d4a4 	.word	0x0801d4a4
 8017dc0:	0801d4cd 	.word	0x0801d4cd

08017dc4 <_free_r>:
 8017dc4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017dc6:	2900      	cmp	r1, #0
 8017dc8:	d044      	beq.n	8017e54 <_free_r+0x90>
 8017dca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017dce:	9001      	str	r0, [sp, #4]
 8017dd0:	2b00      	cmp	r3, #0
 8017dd2:	f1a1 0404 	sub.w	r4, r1, #4
 8017dd6:	bfb8      	it	lt
 8017dd8:	18e4      	addlt	r4, r4, r3
 8017dda:	f000 f8e7 	bl	8017fac <__malloc_lock>
 8017dde:	4a1e      	ldr	r2, [pc, #120]	; (8017e58 <_free_r+0x94>)
 8017de0:	9801      	ldr	r0, [sp, #4]
 8017de2:	6813      	ldr	r3, [r2, #0]
 8017de4:	b933      	cbnz	r3, 8017df4 <_free_r+0x30>
 8017de6:	6063      	str	r3, [r4, #4]
 8017de8:	6014      	str	r4, [r2, #0]
 8017dea:	b003      	add	sp, #12
 8017dec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017df0:	f000 b8e2 	b.w	8017fb8 <__malloc_unlock>
 8017df4:	42a3      	cmp	r3, r4
 8017df6:	d908      	bls.n	8017e0a <_free_r+0x46>
 8017df8:	6825      	ldr	r5, [r4, #0]
 8017dfa:	1961      	adds	r1, r4, r5
 8017dfc:	428b      	cmp	r3, r1
 8017dfe:	bf01      	itttt	eq
 8017e00:	6819      	ldreq	r1, [r3, #0]
 8017e02:	685b      	ldreq	r3, [r3, #4]
 8017e04:	1949      	addeq	r1, r1, r5
 8017e06:	6021      	streq	r1, [r4, #0]
 8017e08:	e7ed      	b.n	8017de6 <_free_r+0x22>
 8017e0a:	461a      	mov	r2, r3
 8017e0c:	685b      	ldr	r3, [r3, #4]
 8017e0e:	b10b      	cbz	r3, 8017e14 <_free_r+0x50>
 8017e10:	42a3      	cmp	r3, r4
 8017e12:	d9fa      	bls.n	8017e0a <_free_r+0x46>
 8017e14:	6811      	ldr	r1, [r2, #0]
 8017e16:	1855      	adds	r5, r2, r1
 8017e18:	42a5      	cmp	r5, r4
 8017e1a:	d10b      	bne.n	8017e34 <_free_r+0x70>
 8017e1c:	6824      	ldr	r4, [r4, #0]
 8017e1e:	4421      	add	r1, r4
 8017e20:	1854      	adds	r4, r2, r1
 8017e22:	42a3      	cmp	r3, r4
 8017e24:	6011      	str	r1, [r2, #0]
 8017e26:	d1e0      	bne.n	8017dea <_free_r+0x26>
 8017e28:	681c      	ldr	r4, [r3, #0]
 8017e2a:	685b      	ldr	r3, [r3, #4]
 8017e2c:	6053      	str	r3, [r2, #4]
 8017e2e:	440c      	add	r4, r1
 8017e30:	6014      	str	r4, [r2, #0]
 8017e32:	e7da      	b.n	8017dea <_free_r+0x26>
 8017e34:	d902      	bls.n	8017e3c <_free_r+0x78>
 8017e36:	230c      	movs	r3, #12
 8017e38:	6003      	str	r3, [r0, #0]
 8017e3a:	e7d6      	b.n	8017dea <_free_r+0x26>
 8017e3c:	6825      	ldr	r5, [r4, #0]
 8017e3e:	1961      	adds	r1, r4, r5
 8017e40:	428b      	cmp	r3, r1
 8017e42:	bf04      	itt	eq
 8017e44:	6819      	ldreq	r1, [r3, #0]
 8017e46:	685b      	ldreq	r3, [r3, #4]
 8017e48:	6063      	str	r3, [r4, #4]
 8017e4a:	bf04      	itt	eq
 8017e4c:	1949      	addeq	r1, r1, r5
 8017e4e:	6021      	streq	r1, [r4, #0]
 8017e50:	6054      	str	r4, [r2, #4]
 8017e52:	e7ca      	b.n	8017dea <_free_r+0x26>
 8017e54:	b003      	add	sp, #12
 8017e56:	bd30      	pop	{r4, r5, pc}
 8017e58:	20003428 	.word	0x20003428

08017e5c <malloc>:
 8017e5c:	4b02      	ldr	r3, [pc, #8]	; (8017e68 <malloc+0xc>)
 8017e5e:	4601      	mov	r1, r0
 8017e60:	6818      	ldr	r0, [r3, #0]
 8017e62:	f000 b823 	b.w	8017eac <_malloc_r>
 8017e66:	bf00      	nop
 8017e68:	200003d0 	.word	0x200003d0

08017e6c <sbrk_aligned>:
 8017e6c:	b570      	push	{r4, r5, r6, lr}
 8017e6e:	4e0e      	ldr	r6, [pc, #56]	; (8017ea8 <sbrk_aligned+0x3c>)
 8017e70:	460c      	mov	r4, r1
 8017e72:	6831      	ldr	r1, [r6, #0]
 8017e74:	4605      	mov	r5, r0
 8017e76:	b911      	cbnz	r1, 8017e7e <sbrk_aligned+0x12>
 8017e78:	f001 fe1a 	bl	8019ab0 <_sbrk_r>
 8017e7c:	6030      	str	r0, [r6, #0]
 8017e7e:	4621      	mov	r1, r4
 8017e80:	4628      	mov	r0, r5
 8017e82:	f001 fe15 	bl	8019ab0 <_sbrk_r>
 8017e86:	1c43      	adds	r3, r0, #1
 8017e88:	d00a      	beq.n	8017ea0 <sbrk_aligned+0x34>
 8017e8a:	1cc4      	adds	r4, r0, #3
 8017e8c:	f024 0403 	bic.w	r4, r4, #3
 8017e90:	42a0      	cmp	r0, r4
 8017e92:	d007      	beq.n	8017ea4 <sbrk_aligned+0x38>
 8017e94:	1a21      	subs	r1, r4, r0
 8017e96:	4628      	mov	r0, r5
 8017e98:	f001 fe0a 	bl	8019ab0 <_sbrk_r>
 8017e9c:	3001      	adds	r0, #1
 8017e9e:	d101      	bne.n	8017ea4 <sbrk_aligned+0x38>
 8017ea0:	f04f 34ff 	mov.w	r4, #4294967295
 8017ea4:	4620      	mov	r0, r4
 8017ea6:	bd70      	pop	{r4, r5, r6, pc}
 8017ea8:	2000342c 	.word	0x2000342c

08017eac <_malloc_r>:
 8017eac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017eb0:	1ccd      	adds	r5, r1, #3
 8017eb2:	f025 0503 	bic.w	r5, r5, #3
 8017eb6:	3508      	adds	r5, #8
 8017eb8:	2d0c      	cmp	r5, #12
 8017eba:	bf38      	it	cc
 8017ebc:	250c      	movcc	r5, #12
 8017ebe:	2d00      	cmp	r5, #0
 8017ec0:	4607      	mov	r7, r0
 8017ec2:	db01      	blt.n	8017ec8 <_malloc_r+0x1c>
 8017ec4:	42a9      	cmp	r1, r5
 8017ec6:	d905      	bls.n	8017ed4 <_malloc_r+0x28>
 8017ec8:	230c      	movs	r3, #12
 8017eca:	603b      	str	r3, [r7, #0]
 8017ecc:	2600      	movs	r6, #0
 8017ece:	4630      	mov	r0, r6
 8017ed0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017ed4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8017fa8 <_malloc_r+0xfc>
 8017ed8:	f000 f868 	bl	8017fac <__malloc_lock>
 8017edc:	f8d8 3000 	ldr.w	r3, [r8]
 8017ee0:	461c      	mov	r4, r3
 8017ee2:	bb5c      	cbnz	r4, 8017f3c <_malloc_r+0x90>
 8017ee4:	4629      	mov	r1, r5
 8017ee6:	4638      	mov	r0, r7
 8017ee8:	f7ff ffc0 	bl	8017e6c <sbrk_aligned>
 8017eec:	1c43      	adds	r3, r0, #1
 8017eee:	4604      	mov	r4, r0
 8017ef0:	d155      	bne.n	8017f9e <_malloc_r+0xf2>
 8017ef2:	f8d8 4000 	ldr.w	r4, [r8]
 8017ef6:	4626      	mov	r6, r4
 8017ef8:	2e00      	cmp	r6, #0
 8017efa:	d145      	bne.n	8017f88 <_malloc_r+0xdc>
 8017efc:	2c00      	cmp	r4, #0
 8017efe:	d048      	beq.n	8017f92 <_malloc_r+0xe6>
 8017f00:	6823      	ldr	r3, [r4, #0]
 8017f02:	4631      	mov	r1, r6
 8017f04:	4638      	mov	r0, r7
 8017f06:	eb04 0903 	add.w	r9, r4, r3
 8017f0a:	f001 fdd1 	bl	8019ab0 <_sbrk_r>
 8017f0e:	4581      	cmp	r9, r0
 8017f10:	d13f      	bne.n	8017f92 <_malloc_r+0xe6>
 8017f12:	6821      	ldr	r1, [r4, #0]
 8017f14:	1a6d      	subs	r5, r5, r1
 8017f16:	4629      	mov	r1, r5
 8017f18:	4638      	mov	r0, r7
 8017f1a:	f7ff ffa7 	bl	8017e6c <sbrk_aligned>
 8017f1e:	3001      	adds	r0, #1
 8017f20:	d037      	beq.n	8017f92 <_malloc_r+0xe6>
 8017f22:	6823      	ldr	r3, [r4, #0]
 8017f24:	442b      	add	r3, r5
 8017f26:	6023      	str	r3, [r4, #0]
 8017f28:	f8d8 3000 	ldr.w	r3, [r8]
 8017f2c:	2b00      	cmp	r3, #0
 8017f2e:	d038      	beq.n	8017fa2 <_malloc_r+0xf6>
 8017f30:	685a      	ldr	r2, [r3, #4]
 8017f32:	42a2      	cmp	r2, r4
 8017f34:	d12b      	bne.n	8017f8e <_malloc_r+0xe2>
 8017f36:	2200      	movs	r2, #0
 8017f38:	605a      	str	r2, [r3, #4]
 8017f3a:	e00f      	b.n	8017f5c <_malloc_r+0xb0>
 8017f3c:	6822      	ldr	r2, [r4, #0]
 8017f3e:	1b52      	subs	r2, r2, r5
 8017f40:	d41f      	bmi.n	8017f82 <_malloc_r+0xd6>
 8017f42:	2a0b      	cmp	r2, #11
 8017f44:	d917      	bls.n	8017f76 <_malloc_r+0xca>
 8017f46:	1961      	adds	r1, r4, r5
 8017f48:	42a3      	cmp	r3, r4
 8017f4a:	6025      	str	r5, [r4, #0]
 8017f4c:	bf18      	it	ne
 8017f4e:	6059      	strne	r1, [r3, #4]
 8017f50:	6863      	ldr	r3, [r4, #4]
 8017f52:	bf08      	it	eq
 8017f54:	f8c8 1000 	streq.w	r1, [r8]
 8017f58:	5162      	str	r2, [r4, r5]
 8017f5a:	604b      	str	r3, [r1, #4]
 8017f5c:	4638      	mov	r0, r7
 8017f5e:	f104 060b 	add.w	r6, r4, #11
 8017f62:	f000 f829 	bl	8017fb8 <__malloc_unlock>
 8017f66:	f026 0607 	bic.w	r6, r6, #7
 8017f6a:	1d23      	adds	r3, r4, #4
 8017f6c:	1af2      	subs	r2, r6, r3
 8017f6e:	d0ae      	beq.n	8017ece <_malloc_r+0x22>
 8017f70:	1b9b      	subs	r3, r3, r6
 8017f72:	50a3      	str	r3, [r4, r2]
 8017f74:	e7ab      	b.n	8017ece <_malloc_r+0x22>
 8017f76:	42a3      	cmp	r3, r4
 8017f78:	6862      	ldr	r2, [r4, #4]
 8017f7a:	d1dd      	bne.n	8017f38 <_malloc_r+0x8c>
 8017f7c:	f8c8 2000 	str.w	r2, [r8]
 8017f80:	e7ec      	b.n	8017f5c <_malloc_r+0xb0>
 8017f82:	4623      	mov	r3, r4
 8017f84:	6864      	ldr	r4, [r4, #4]
 8017f86:	e7ac      	b.n	8017ee2 <_malloc_r+0x36>
 8017f88:	4634      	mov	r4, r6
 8017f8a:	6876      	ldr	r6, [r6, #4]
 8017f8c:	e7b4      	b.n	8017ef8 <_malloc_r+0x4c>
 8017f8e:	4613      	mov	r3, r2
 8017f90:	e7cc      	b.n	8017f2c <_malloc_r+0x80>
 8017f92:	230c      	movs	r3, #12
 8017f94:	603b      	str	r3, [r7, #0]
 8017f96:	4638      	mov	r0, r7
 8017f98:	f000 f80e 	bl	8017fb8 <__malloc_unlock>
 8017f9c:	e797      	b.n	8017ece <_malloc_r+0x22>
 8017f9e:	6025      	str	r5, [r4, #0]
 8017fa0:	e7dc      	b.n	8017f5c <_malloc_r+0xb0>
 8017fa2:	605b      	str	r3, [r3, #4]
 8017fa4:	deff      	udf	#255	; 0xff
 8017fa6:	bf00      	nop
 8017fa8:	20003428 	.word	0x20003428

08017fac <__malloc_lock>:
 8017fac:	4801      	ldr	r0, [pc, #4]	; (8017fb4 <__malloc_lock+0x8>)
 8017fae:	f7ff b878 	b.w	80170a2 <__retarget_lock_acquire_recursive>
 8017fb2:	bf00      	nop
 8017fb4:	20003424 	.word	0x20003424

08017fb8 <__malloc_unlock>:
 8017fb8:	4801      	ldr	r0, [pc, #4]	; (8017fc0 <__malloc_unlock+0x8>)
 8017fba:	f7ff b873 	b.w	80170a4 <__retarget_lock_release_recursive>
 8017fbe:	bf00      	nop
 8017fc0:	20003424 	.word	0x20003424

08017fc4 <_Balloc>:
 8017fc4:	b570      	push	{r4, r5, r6, lr}
 8017fc6:	69c6      	ldr	r6, [r0, #28]
 8017fc8:	4604      	mov	r4, r0
 8017fca:	460d      	mov	r5, r1
 8017fcc:	b976      	cbnz	r6, 8017fec <_Balloc+0x28>
 8017fce:	2010      	movs	r0, #16
 8017fd0:	f7ff ff44 	bl	8017e5c <malloc>
 8017fd4:	4602      	mov	r2, r0
 8017fd6:	61e0      	str	r0, [r4, #28]
 8017fd8:	b920      	cbnz	r0, 8017fe4 <_Balloc+0x20>
 8017fda:	4b18      	ldr	r3, [pc, #96]	; (801803c <_Balloc+0x78>)
 8017fdc:	4818      	ldr	r0, [pc, #96]	; (8018040 <_Balloc+0x7c>)
 8017fde:	216b      	movs	r1, #107	; 0x6b
 8017fe0:	f001 fd7e 	bl	8019ae0 <__assert_func>
 8017fe4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017fe8:	6006      	str	r6, [r0, #0]
 8017fea:	60c6      	str	r6, [r0, #12]
 8017fec:	69e6      	ldr	r6, [r4, #28]
 8017fee:	68f3      	ldr	r3, [r6, #12]
 8017ff0:	b183      	cbz	r3, 8018014 <_Balloc+0x50>
 8017ff2:	69e3      	ldr	r3, [r4, #28]
 8017ff4:	68db      	ldr	r3, [r3, #12]
 8017ff6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8017ffa:	b9b8      	cbnz	r0, 801802c <_Balloc+0x68>
 8017ffc:	2101      	movs	r1, #1
 8017ffe:	fa01 f605 	lsl.w	r6, r1, r5
 8018002:	1d72      	adds	r2, r6, #5
 8018004:	0092      	lsls	r2, r2, #2
 8018006:	4620      	mov	r0, r4
 8018008:	f001 fd88 	bl	8019b1c <_calloc_r>
 801800c:	b160      	cbz	r0, 8018028 <_Balloc+0x64>
 801800e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8018012:	e00e      	b.n	8018032 <_Balloc+0x6e>
 8018014:	2221      	movs	r2, #33	; 0x21
 8018016:	2104      	movs	r1, #4
 8018018:	4620      	mov	r0, r4
 801801a:	f001 fd7f 	bl	8019b1c <_calloc_r>
 801801e:	69e3      	ldr	r3, [r4, #28]
 8018020:	60f0      	str	r0, [r6, #12]
 8018022:	68db      	ldr	r3, [r3, #12]
 8018024:	2b00      	cmp	r3, #0
 8018026:	d1e4      	bne.n	8017ff2 <_Balloc+0x2e>
 8018028:	2000      	movs	r0, #0
 801802a:	bd70      	pop	{r4, r5, r6, pc}
 801802c:	6802      	ldr	r2, [r0, #0]
 801802e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018032:	2300      	movs	r3, #0
 8018034:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8018038:	e7f7      	b.n	801802a <_Balloc+0x66>
 801803a:	bf00      	nop
 801803c:	0801d4da 	.word	0x0801d4da
 8018040:	0801d55a 	.word	0x0801d55a

08018044 <_Bfree>:
 8018044:	b570      	push	{r4, r5, r6, lr}
 8018046:	69c6      	ldr	r6, [r0, #28]
 8018048:	4605      	mov	r5, r0
 801804a:	460c      	mov	r4, r1
 801804c:	b976      	cbnz	r6, 801806c <_Bfree+0x28>
 801804e:	2010      	movs	r0, #16
 8018050:	f7ff ff04 	bl	8017e5c <malloc>
 8018054:	4602      	mov	r2, r0
 8018056:	61e8      	str	r0, [r5, #28]
 8018058:	b920      	cbnz	r0, 8018064 <_Bfree+0x20>
 801805a:	4b09      	ldr	r3, [pc, #36]	; (8018080 <_Bfree+0x3c>)
 801805c:	4809      	ldr	r0, [pc, #36]	; (8018084 <_Bfree+0x40>)
 801805e:	218f      	movs	r1, #143	; 0x8f
 8018060:	f001 fd3e 	bl	8019ae0 <__assert_func>
 8018064:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018068:	6006      	str	r6, [r0, #0]
 801806a:	60c6      	str	r6, [r0, #12]
 801806c:	b13c      	cbz	r4, 801807e <_Bfree+0x3a>
 801806e:	69eb      	ldr	r3, [r5, #28]
 8018070:	6862      	ldr	r2, [r4, #4]
 8018072:	68db      	ldr	r3, [r3, #12]
 8018074:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8018078:	6021      	str	r1, [r4, #0]
 801807a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801807e:	bd70      	pop	{r4, r5, r6, pc}
 8018080:	0801d4da 	.word	0x0801d4da
 8018084:	0801d55a 	.word	0x0801d55a

08018088 <__multadd>:
 8018088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801808c:	690d      	ldr	r5, [r1, #16]
 801808e:	4607      	mov	r7, r0
 8018090:	460c      	mov	r4, r1
 8018092:	461e      	mov	r6, r3
 8018094:	f101 0c14 	add.w	ip, r1, #20
 8018098:	2000      	movs	r0, #0
 801809a:	f8dc 3000 	ldr.w	r3, [ip]
 801809e:	b299      	uxth	r1, r3
 80180a0:	fb02 6101 	mla	r1, r2, r1, r6
 80180a4:	0c1e      	lsrs	r6, r3, #16
 80180a6:	0c0b      	lsrs	r3, r1, #16
 80180a8:	fb02 3306 	mla	r3, r2, r6, r3
 80180ac:	b289      	uxth	r1, r1
 80180ae:	3001      	adds	r0, #1
 80180b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80180b4:	4285      	cmp	r5, r0
 80180b6:	f84c 1b04 	str.w	r1, [ip], #4
 80180ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80180be:	dcec      	bgt.n	801809a <__multadd+0x12>
 80180c0:	b30e      	cbz	r6, 8018106 <__multadd+0x7e>
 80180c2:	68a3      	ldr	r3, [r4, #8]
 80180c4:	42ab      	cmp	r3, r5
 80180c6:	dc19      	bgt.n	80180fc <__multadd+0x74>
 80180c8:	6861      	ldr	r1, [r4, #4]
 80180ca:	4638      	mov	r0, r7
 80180cc:	3101      	adds	r1, #1
 80180ce:	f7ff ff79 	bl	8017fc4 <_Balloc>
 80180d2:	4680      	mov	r8, r0
 80180d4:	b928      	cbnz	r0, 80180e2 <__multadd+0x5a>
 80180d6:	4602      	mov	r2, r0
 80180d8:	4b0c      	ldr	r3, [pc, #48]	; (801810c <__multadd+0x84>)
 80180da:	480d      	ldr	r0, [pc, #52]	; (8018110 <__multadd+0x88>)
 80180dc:	21ba      	movs	r1, #186	; 0xba
 80180de:	f001 fcff 	bl	8019ae0 <__assert_func>
 80180e2:	6922      	ldr	r2, [r4, #16]
 80180e4:	3202      	adds	r2, #2
 80180e6:	f104 010c 	add.w	r1, r4, #12
 80180ea:	0092      	lsls	r2, r2, #2
 80180ec:	300c      	adds	r0, #12
 80180ee:	f7fe ffda 	bl	80170a6 <memcpy>
 80180f2:	4621      	mov	r1, r4
 80180f4:	4638      	mov	r0, r7
 80180f6:	f7ff ffa5 	bl	8018044 <_Bfree>
 80180fa:	4644      	mov	r4, r8
 80180fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8018100:	3501      	adds	r5, #1
 8018102:	615e      	str	r6, [r3, #20]
 8018104:	6125      	str	r5, [r4, #16]
 8018106:	4620      	mov	r0, r4
 8018108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801810c:	0801d549 	.word	0x0801d549
 8018110:	0801d55a 	.word	0x0801d55a

08018114 <__s2b>:
 8018114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018118:	460c      	mov	r4, r1
 801811a:	4615      	mov	r5, r2
 801811c:	461f      	mov	r7, r3
 801811e:	2209      	movs	r2, #9
 8018120:	3308      	adds	r3, #8
 8018122:	4606      	mov	r6, r0
 8018124:	fb93 f3f2 	sdiv	r3, r3, r2
 8018128:	2100      	movs	r1, #0
 801812a:	2201      	movs	r2, #1
 801812c:	429a      	cmp	r2, r3
 801812e:	db09      	blt.n	8018144 <__s2b+0x30>
 8018130:	4630      	mov	r0, r6
 8018132:	f7ff ff47 	bl	8017fc4 <_Balloc>
 8018136:	b940      	cbnz	r0, 801814a <__s2b+0x36>
 8018138:	4602      	mov	r2, r0
 801813a:	4b19      	ldr	r3, [pc, #100]	; (80181a0 <__s2b+0x8c>)
 801813c:	4819      	ldr	r0, [pc, #100]	; (80181a4 <__s2b+0x90>)
 801813e:	21d3      	movs	r1, #211	; 0xd3
 8018140:	f001 fcce 	bl	8019ae0 <__assert_func>
 8018144:	0052      	lsls	r2, r2, #1
 8018146:	3101      	adds	r1, #1
 8018148:	e7f0      	b.n	801812c <__s2b+0x18>
 801814a:	9b08      	ldr	r3, [sp, #32]
 801814c:	6143      	str	r3, [r0, #20]
 801814e:	2d09      	cmp	r5, #9
 8018150:	f04f 0301 	mov.w	r3, #1
 8018154:	6103      	str	r3, [r0, #16]
 8018156:	dd16      	ble.n	8018186 <__s2b+0x72>
 8018158:	f104 0909 	add.w	r9, r4, #9
 801815c:	46c8      	mov	r8, r9
 801815e:	442c      	add	r4, r5
 8018160:	f818 3b01 	ldrb.w	r3, [r8], #1
 8018164:	4601      	mov	r1, r0
 8018166:	3b30      	subs	r3, #48	; 0x30
 8018168:	220a      	movs	r2, #10
 801816a:	4630      	mov	r0, r6
 801816c:	f7ff ff8c 	bl	8018088 <__multadd>
 8018170:	45a0      	cmp	r8, r4
 8018172:	d1f5      	bne.n	8018160 <__s2b+0x4c>
 8018174:	f1a5 0408 	sub.w	r4, r5, #8
 8018178:	444c      	add	r4, r9
 801817a:	1b2d      	subs	r5, r5, r4
 801817c:	1963      	adds	r3, r4, r5
 801817e:	42bb      	cmp	r3, r7
 8018180:	db04      	blt.n	801818c <__s2b+0x78>
 8018182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018186:	340a      	adds	r4, #10
 8018188:	2509      	movs	r5, #9
 801818a:	e7f6      	b.n	801817a <__s2b+0x66>
 801818c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8018190:	4601      	mov	r1, r0
 8018192:	3b30      	subs	r3, #48	; 0x30
 8018194:	220a      	movs	r2, #10
 8018196:	4630      	mov	r0, r6
 8018198:	f7ff ff76 	bl	8018088 <__multadd>
 801819c:	e7ee      	b.n	801817c <__s2b+0x68>
 801819e:	bf00      	nop
 80181a0:	0801d549 	.word	0x0801d549
 80181a4:	0801d55a 	.word	0x0801d55a

080181a8 <__hi0bits>:
 80181a8:	0c03      	lsrs	r3, r0, #16
 80181aa:	041b      	lsls	r3, r3, #16
 80181ac:	b9d3      	cbnz	r3, 80181e4 <__hi0bits+0x3c>
 80181ae:	0400      	lsls	r0, r0, #16
 80181b0:	2310      	movs	r3, #16
 80181b2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80181b6:	bf04      	itt	eq
 80181b8:	0200      	lsleq	r0, r0, #8
 80181ba:	3308      	addeq	r3, #8
 80181bc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80181c0:	bf04      	itt	eq
 80181c2:	0100      	lsleq	r0, r0, #4
 80181c4:	3304      	addeq	r3, #4
 80181c6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80181ca:	bf04      	itt	eq
 80181cc:	0080      	lsleq	r0, r0, #2
 80181ce:	3302      	addeq	r3, #2
 80181d0:	2800      	cmp	r0, #0
 80181d2:	db05      	blt.n	80181e0 <__hi0bits+0x38>
 80181d4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80181d8:	f103 0301 	add.w	r3, r3, #1
 80181dc:	bf08      	it	eq
 80181de:	2320      	moveq	r3, #32
 80181e0:	4618      	mov	r0, r3
 80181e2:	4770      	bx	lr
 80181e4:	2300      	movs	r3, #0
 80181e6:	e7e4      	b.n	80181b2 <__hi0bits+0xa>

080181e8 <__lo0bits>:
 80181e8:	6803      	ldr	r3, [r0, #0]
 80181ea:	f013 0207 	ands.w	r2, r3, #7
 80181ee:	d00c      	beq.n	801820a <__lo0bits+0x22>
 80181f0:	07d9      	lsls	r1, r3, #31
 80181f2:	d422      	bmi.n	801823a <__lo0bits+0x52>
 80181f4:	079a      	lsls	r2, r3, #30
 80181f6:	bf49      	itett	mi
 80181f8:	085b      	lsrmi	r3, r3, #1
 80181fa:	089b      	lsrpl	r3, r3, #2
 80181fc:	6003      	strmi	r3, [r0, #0]
 80181fe:	2201      	movmi	r2, #1
 8018200:	bf5c      	itt	pl
 8018202:	6003      	strpl	r3, [r0, #0]
 8018204:	2202      	movpl	r2, #2
 8018206:	4610      	mov	r0, r2
 8018208:	4770      	bx	lr
 801820a:	b299      	uxth	r1, r3
 801820c:	b909      	cbnz	r1, 8018212 <__lo0bits+0x2a>
 801820e:	0c1b      	lsrs	r3, r3, #16
 8018210:	2210      	movs	r2, #16
 8018212:	b2d9      	uxtb	r1, r3
 8018214:	b909      	cbnz	r1, 801821a <__lo0bits+0x32>
 8018216:	3208      	adds	r2, #8
 8018218:	0a1b      	lsrs	r3, r3, #8
 801821a:	0719      	lsls	r1, r3, #28
 801821c:	bf04      	itt	eq
 801821e:	091b      	lsreq	r3, r3, #4
 8018220:	3204      	addeq	r2, #4
 8018222:	0799      	lsls	r1, r3, #30
 8018224:	bf04      	itt	eq
 8018226:	089b      	lsreq	r3, r3, #2
 8018228:	3202      	addeq	r2, #2
 801822a:	07d9      	lsls	r1, r3, #31
 801822c:	d403      	bmi.n	8018236 <__lo0bits+0x4e>
 801822e:	085b      	lsrs	r3, r3, #1
 8018230:	f102 0201 	add.w	r2, r2, #1
 8018234:	d003      	beq.n	801823e <__lo0bits+0x56>
 8018236:	6003      	str	r3, [r0, #0]
 8018238:	e7e5      	b.n	8018206 <__lo0bits+0x1e>
 801823a:	2200      	movs	r2, #0
 801823c:	e7e3      	b.n	8018206 <__lo0bits+0x1e>
 801823e:	2220      	movs	r2, #32
 8018240:	e7e1      	b.n	8018206 <__lo0bits+0x1e>
	...

08018244 <__i2b>:
 8018244:	b510      	push	{r4, lr}
 8018246:	460c      	mov	r4, r1
 8018248:	2101      	movs	r1, #1
 801824a:	f7ff febb 	bl	8017fc4 <_Balloc>
 801824e:	4602      	mov	r2, r0
 8018250:	b928      	cbnz	r0, 801825e <__i2b+0x1a>
 8018252:	4b05      	ldr	r3, [pc, #20]	; (8018268 <__i2b+0x24>)
 8018254:	4805      	ldr	r0, [pc, #20]	; (801826c <__i2b+0x28>)
 8018256:	f240 1145 	movw	r1, #325	; 0x145
 801825a:	f001 fc41 	bl	8019ae0 <__assert_func>
 801825e:	2301      	movs	r3, #1
 8018260:	6144      	str	r4, [r0, #20]
 8018262:	6103      	str	r3, [r0, #16]
 8018264:	bd10      	pop	{r4, pc}
 8018266:	bf00      	nop
 8018268:	0801d549 	.word	0x0801d549
 801826c:	0801d55a 	.word	0x0801d55a

08018270 <__multiply>:
 8018270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018274:	4691      	mov	r9, r2
 8018276:	690a      	ldr	r2, [r1, #16]
 8018278:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801827c:	429a      	cmp	r2, r3
 801827e:	bfb8      	it	lt
 8018280:	460b      	movlt	r3, r1
 8018282:	460c      	mov	r4, r1
 8018284:	bfbc      	itt	lt
 8018286:	464c      	movlt	r4, r9
 8018288:	4699      	movlt	r9, r3
 801828a:	6927      	ldr	r7, [r4, #16]
 801828c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8018290:	68a3      	ldr	r3, [r4, #8]
 8018292:	6861      	ldr	r1, [r4, #4]
 8018294:	eb07 060a 	add.w	r6, r7, sl
 8018298:	42b3      	cmp	r3, r6
 801829a:	b085      	sub	sp, #20
 801829c:	bfb8      	it	lt
 801829e:	3101      	addlt	r1, #1
 80182a0:	f7ff fe90 	bl	8017fc4 <_Balloc>
 80182a4:	b930      	cbnz	r0, 80182b4 <__multiply+0x44>
 80182a6:	4602      	mov	r2, r0
 80182a8:	4b44      	ldr	r3, [pc, #272]	; (80183bc <__multiply+0x14c>)
 80182aa:	4845      	ldr	r0, [pc, #276]	; (80183c0 <__multiply+0x150>)
 80182ac:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80182b0:	f001 fc16 	bl	8019ae0 <__assert_func>
 80182b4:	f100 0514 	add.w	r5, r0, #20
 80182b8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80182bc:	462b      	mov	r3, r5
 80182be:	2200      	movs	r2, #0
 80182c0:	4543      	cmp	r3, r8
 80182c2:	d321      	bcc.n	8018308 <__multiply+0x98>
 80182c4:	f104 0314 	add.w	r3, r4, #20
 80182c8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80182cc:	f109 0314 	add.w	r3, r9, #20
 80182d0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80182d4:	9202      	str	r2, [sp, #8]
 80182d6:	1b3a      	subs	r2, r7, r4
 80182d8:	3a15      	subs	r2, #21
 80182da:	f022 0203 	bic.w	r2, r2, #3
 80182de:	3204      	adds	r2, #4
 80182e0:	f104 0115 	add.w	r1, r4, #21
 80182e4:	428f      	cmp	r7, r1
 80182e6:	bf38      	it	cc
 80182e8:	2204      	movcc	r2, #4
 80182ea:	9201      	str	r2, [sp, #4]
 80182ec:	9a02      	ldr	r2, [sp, #8]
 80182ee:	9303      	str	r3, [sp, #12]
 80182f0:	429a      	cmp	r2, r3
 80182f2:	d80c      	bhi.n	801830e <__multiply+0x9e>
 80182f4:	2e00      	cmp	r6, #0
 80182f6:	dd03      	ble.n	8018300 <__multiply+0x90>
 80182f8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80182fc:	2b00      	cmp	r3, #0
 80182fe:	d05b      	beq.n	80183b8 <__multiply+0x148>
 8018300:	6106      	str	r6, [r0, #16]
 8018302:	b005      	add	sp, #20
 8018304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018308:	f843 2b04 	str.w	r2, [r3], #4
 801830c:	e7d8      	b.n	80182c0 <__multiply+0x50>
 801830e:	f8b3 a000 	ldrh.w	sl, [r3]
 8018312:	f1ba 0f00 	cmp.w	sl, #0
 8018316:	d024      	beq.n	8018362 <__multiply+0xf2>
 8018318:	f104 0e14 	add.w	lr, r4, #20
 801831c:	46a9      	mov	r9, r5
 801831e:	f04f 0c00 	mov.w	ip, #0
 8018322:	f85e 2b04 	ldr.w	r2, [lr], #4
 8018326:	f8d9 1000 	ldr.w	r1, [r9]
 801832a:	fa1f fb82 	uxth.w	fp, r2
 801832e:	b289      	uxth	r1, r1
 8018330:	fb0a 110b 	mla	r1, sl, fp, r1
 8018334:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8018338:	f8d9 2000 	ldr.w	r2, [r9]
 801833c:	4461      	add	r1, ip
 801833e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8018342:	fb0a c20b 	mla	r2, sl, fp, ip
 8018346:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801834a:	b289      	uxth	r1, r1
 801834c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8018350:	4577      	cmp	r7, lr
 8018352:	f849 1b04 	str.w	r1, [r9], #4
 8018356:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801835a:	d8e2      	bhi.n	8018322 <__multiply+0xb2>
 801835c:	9a01      	ldr	r2, [sp, #4]
 801835e:	f845 c002 	str.w	ip, [r5, r2]
 8018362:	9a03      	ldr	r2, [sp, #12]
 8018364:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8018368:	3304      	adds	r3, #4
 801836a:	f1b9 0f00 	cmp.w	r9, #0
 801836e:	d021      	beq.n	80183b4 <__multiply+0x144>
 8018370:	6829      	ldr	r1, [r5, #0]
 8018372:	f104 0c14 	add.w	ip, r4, #20
 8018376:	46ae      	mov	lr, r5
 8018378:	f04f 0a00 	mov.w	sl, #0
 801837c:	f8bc b000 	ldrh.w	fp, [ip]
 8018380:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8018384:	fb09 220b 	mla	r2, r9, fp, r2
 8018388:	4452      	add	r2, sl
 801838a:	b289      	uxth	r1, r1
 801838c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8018390:	f84e 1b04 	str.w	r1, [lr], #4
 8018394:	f85c 1b04 	ldr.w	r1, [ip], #4
 8018398:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801839c:	f8be 1000 	ldrh.w	r1, [lr]
 80183a0:	fb09 110a 	mla	r1, r9, sl, r1
 80183a4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80183a8:	4567      	cmp	r7, ip
 80183aa:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80183ae:	d8e5      	bhi.n	801837c <__multiply+0x10c>
 80183b0:	9a01      	ldr	r2, [sp, #4]
 80183b2:	50a9      	str	r1, [r5, r2]
 80183b4:	3504      	adds	r5, #4
 80183b6:	e799      	b.n	80182ec <__multiply+0x7c>
 80183b8:	3e01      	subs	r6, #1
 80183ba:	e79b      	b.n	80182f4 <__multiply+0x84>
 80183bc:	0801d549 	.word	0x0801d549
 80183c0:	0801d55a 	.word	0x0801d55a

080183c4 <__pow5mult>:
 80183c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80183c8:	4615      	mov	r5, r2
 80183ca:	f012 0203 	ands.w	r2, r2, #3
 80183ce:	4606      	mov	r6, r0
 80183d0:	460f      	mov	r7, r1
 80183d2:	d007      	beq.n	80183e4 <__pow5mult+0x20>
 80183d4:	4c25      	ldr	r4, [pc, #148]	; (801846c <__pow5mult+0xa8>)
 80183d6:	3a01      	subs	r2, #1
 80183d8:	2300      	movs	r3, #0
 80183da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80183de:	f7ff fe53 	bl	8018088 <__multadd>
 80183e2:	4607      	mov	r7, r0
 80183e4:	10ad      	asrs	r5, r5, #2
 80183e6:	d03d      	beq.n	8018464 <__pow5mult+0xa0>
 80183e8:	69f4      	ldr	r4, [r6, #28]
 80183ea:	b97c      	cbnz	r4, 801840c <__pow5mult+0x48>
 80183ec:	2010      	movs	r0, #16
 80183ee:	f7ff fd35 	bl	8017e5c <malloc>
 80183f2:	4602      	mov	r2, r0
 80183f4:	61f0      	str	r0, [r6, #28]
 80183f6:	b928      	cbnz	r0, 8018404 <__pow5mult+0x40>
 80183f8:	4b1d      	ldr	r3, [pc, #116]	; (8018470 <__pow5mult+0xac>)
 80183fa:	481e      	ldr	r0, [pc, #120]	; (8018474 <__pow5mult+0xb0>)
 80183fc:	f240 11b3 	movw	r1, #435	; 0x1b3
 8018400:	f001 fb6e 	bl	8019ae0 <__assert_func>
 8018404:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018408:	6004      	str	r4, [r0, #0]
 801840a:	60c4      	str	r4, [r0, #12]
 801840c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8018410:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018414:	b94c      	cbnz	r4, 801842a <__pow5mult+0x66>
 8018416:	f240 2171 	movw	r1, #625	; 0x271
 801841a:	4630      	mov	r0, r6
 801841c:	f7ff ff12 	bl	8018244 <__i2b>
 8018420:	2300      	movs	r3, #0
 8018422:	f8c8 0008 	str.w	r0, [r8, #8]
 8018426:	4604      	mov	r4, r0
 8018428:	6003      	str	r3, [r0, #0]
 801842a:	f04f 0900 	mov.w	r9, #0
 801842e:	07eb      	lsls	r3, r5, #31
 8018430:	d50a      	bpl.n	8018448 <__pow5mult+0x84>
 8018432:	4639      	mov	r1, r7
 8018434:	4622      	mov	r2, r4
 8018436:	4630      	mov	r0, r6
 8018438:	f7ff ff1a 	bl	8018270 <__multiply>
 801843c:	4639      	mov	r1, r7
 801843e:	4680      	mov	r8, r0
 8018440:	4630      	mov	r0, r6
 8018442:	f7ff fdff 	bl	8018044 <_Bfree>
 8018446:	4647      	mov	r7, r8
 8018448:	106d      	asrs	r5, r5, #1
 801844a:	d00b      	beq.n	8018464 <__pow5mult+0xa0>
 801844c:	6820      	ldr	r0, [r4, #0]
 801844e:	b938      	cbnz	r0, 8018460 <__pow5mult+0x9c>
 8018450:	4622      	mov	r2, r4
 8018452:	4621      	mov	r1, r4
 8018454:	4630      	mov	r0, r6
 8018456:	f7ff ff0b 	bl	8018270 <__multiply>
 801845a:	6020      	str	r0, [r4, #0]
 801845c:	f8c0 9000 	str.w	r9, [r0]
 8018460:	4604      	mov	r4, r0
 8018462:	e7e4      	b.n	801842e <__pow5mult+0x6a>
 8018464:	4638      	mov	r0, r7
 8018466:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801846a:	bf00      	nop
 801846c:	0801d6a8 	.word	0x0801d6a8
 8018470:	0801d4da 	.word	0x0801d4da
 8018474:	0801d55a 	.word	0x0801d55a

08018478 <__lshift>:
 8018478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801847c:	460c      	mov	r4, r1
 801847e:	6849      	ldr	r1, [r1, #4]
 8018480:	6923      	ldr	r3, [r4, #16]
 8018482:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8018486:	68a3      	ldr	r3, [r4, #8]
 8018488:	4607      	mov	r7, r0
 801848a:	4691      	mov	r9, r2
 801848c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8018490:	f108 0601 	add.w	r6, r8, #1
 8018494:	42b3      	cmp	r3, r6
 8018496:	db0b      	blt.n	80184b0 <__lshift+0x38>
 8018498:	4638      	mov	r0, r7
 801849a:	f7ff fd93 	bl	8017fc4 <_Balloc>
 801849e:	4605      	mov	r5, r0
 80184a0:	b948      	cbnz	r0, 80184b6 <__lshift+0x3e>
 80184a2:	4602      	mov	r2, r0
 80184a4:	4b28      	ldr	r3, [pc, #160]	; (8018548 <__lshift+0xd0>)
 80184a6:	4829      	ldr	r0, [pc, #164]	; (801854c <__lshift+0xd4>)
 80184a8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80184ac:	f001 fb18 	bl	8019ae0 <__assert_func>
 80184b0:	3101      	adds	r1, #1
 80184b2:	005b      	lsls	r3, r3, #1
 80184b4:	e7ee      	b.n	8018494 <__lshift+0x1c>
 80184b6:	2300      	movs	r3, #0
 80184b8:	f100 0114 	add.w	r1, r0, #20
 80184bc:	f100 0210 	add.w	r2, r0, #16
 80184c0:	4618      	mov	r0, r3
 80184c2:	4553      	cmp	r3, sl
 80184c4:	db33      	blt.n	801852e <__lshift+0xb6>
 80184c6:	6920      	ldr	r0, [r4, #16]
 80184c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80184cc:	f104 0314 	add.w	r3, r4, #20
 80184d0:	f019 091f 	ands.w	r9, r9, #31
 80184d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80184d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80184dc:	d02b      	beq.n	8018536 <__lshift+0xbe>
 80184de:	f1c9 0e20 	rsb	lr, r9, #32
 80184e2:	468a      	mov	sl, r1
 80184e4:	2200      	movs	r2, #0
 80184e6:	6818      	ldr	r0, [r3, #0]
 80184e8:	fa00 f009 	lsl.w	r0, r0, r9
 80184ec:	4310      	orrs	r0, r2
 80184ee:	f84a 0b04 	str.w	r0, [sl], #4
 80184f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80184f6:	459c      	cmp	ip, r3
 80184f8:	fa22 f20e 	lsr.w	r2, r2, lr
 80184fc:	d8f3      	bhi.n	80184e6 <__lshift+0x6e>
 80184fe:	ebac 0304 	sub.w	r3, ip, r4
 8018502:	3b15      	subs	r3, #21
 8018504:	f023 0303 	bic.w	r3, r3, #3
 8018508:	3304      	adds	r3, #4
 801850a:	f104 0015 	add.w	r0, r4, #21
 801850e:	4584      	cmp	ip, r0
 8018510:	bf38      	it	cc
 8018512:	2304      	movcc	r3, #4
 8018514:	50ca      	str	r2, [r1, r3]
 8018516:	b10a      	cbz	r2, 801851c <__lshift+0xa4>
 8018518:	f108 0602 	add.w	r6, r8, #2
 801851c:	3e01      	subs	r6, #1
 801851e:	4638      	mov	r0, r7
 8018520:	612e      	str	r6, [r5, #16]
 8018522:	4621      	mov	r1, r4
 8018524:	f7ff fd8e 	bl	8018044 <_Bfree>
 8018528:	4628      	mov	r0, r5
 801852a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801852e:	f842 0f04 	str.w	r0, [r2, #4]!
 8018532:	3301      	adds	r3, #1
 8018534:	e7c5      	b.n	80184c2 <__lshift+0x4a>
 8018536:	3904      	subs	r1, #4
 8018538:	f853 2b04 	ldr.w	r2, [r3], #4
 801853c:	f841 2f04 	str.w	r2, [r1, #4]!
 8018540:	459c      	cmp	ip, r3
 8018542:	d8f9      	bhi.n	8018538 <__lshift+0xc0>
 8018544:	e7ea      	b.n	801851c <__lshift+0xa4>
 8018546:	bf00      	nop
 8018548:	0801d549 	.word	0x0801d549
 801854c:	0801d55a 	.word	0x0801d55a

08018550 <__mcmp>:
 8018550:	b530      	push	{r4, r5, lr}
 8018552:	6902      	ldr	r2, [r0, #16]
 8018554:	690c      	ldr	r4, [r1, #16]
 8018556:	1b12      	subs	r2, r2, r4
 8018558:	d10e      	bne.n	8018578 <__mcmp+0x28>
 801855a:	f100 0314 	add.w	r3, r0, #20
 801855e:	3114      	adds	r1, #20
 8018560:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8018564:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8018568:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801856c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8018570:	42a5      	cmp	r5, r4
 8018572:	d003      	beq.n	801857c <__mcmp+0x2c>
 8018574:	d305      	bcc.n	8018582 <__mcmp+0x32>
 8018576:	2201      	movs	r2, #1
 8018578:	4610      	mov	r0, r2
 801857a:	bd30      	pop	{r4, r5, pc}
 801857c:	4283      	cmp	r3, r0
 801857e:	d3f3      	bcc.n	8018568 <__mcmp+0x18>
 8018580:	e7fa      	b.n	8018578 <__mcmp+0x28>
 8018582:	f04f 32ff 	mov.w	r2, #4294967295
 8018586:	e7f7      	b.n	8018578 <__mcmp+0x28>

08018588 <__mdiff>:
 8018588:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801858c:	460c      	mov	r4, r1
 801858e:	4606      	mov	r6, r0
 8018590:	4611      	mov	r1, r2
 8018592:	4620      	mov	r0, r4
 8018594:	4690      	mov	r8, r2
 8018596:	f7ff ffdb 	bl	8018550 <__mcmp>
 801859a:	1e05      	subs	r5, r0, #0
 801859c:	d110      	bne.n	80185c0 <__mdiff+0x38>
 801859e:	4629      	mov	r1, r5
 80185a0:	4630      	mov	r0, r6
 80185a2:	f7ff fd0f 	bl	8017fc4 <_Balloc>
 80185a6:	b930      	cbnz	r0, 80185b6 <__mdiff+0x2e>
 80185a8:	4b3a      	ldr	r3, [pc, #232]	; (8018694 <__mdiff+0x10c>)
 80185aa:	4602      	mov	r2, r0
 80185ac:	f240 2137 	movw	r1, #567	; 0x237
 80185b0:	4839      	ldr	r0, [pc, #228]	; (8018698 <__mdiff+0x110>)
 80185b2:	f001 fa95 	bl	8019ae0 <__assert_func>
 80185b6:	2301      	movs	r3, #1
 80185b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80185bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80185c0:	bfa4      	itt	ge
 80185c2:	4643      	movge	r3, r8
 80185c4:	46a0      	movge	r8, r4
 80185c6:	4630      	mov	r0, r6
 80185c8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80185cc:	bfa6      	itte	ge
 80185ce:	461c      	movge	r4, r3
 80185d0:	2500      	movge	r5, #0
 80185d2:	2501      	movlt	r5, #1
 80185d4:	f7ff fcf6 	bl	8017fc4 <_Balloc>
 80185d8:	b920      	cbnz	r0, 80185e4 <__mdiff+0x5c>
 80185da:	4b2e      	ldr	r3, [pc, #184]	; (8018694 <__mdiff+0x10c>)
 80185dc:	4602      	mov	r2, r0
 80185de:	f240 2145 	movw	r1, #581	; 0x245
 80185e2:	e7e5      	b.n	80185b0 <__mdiff+0x28>
 80185e4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80185e8:	6926      	ldr	r6, [r4, #16]
 80185ea:	60c5      	str	r5, [r0, #12]
 80185ec:	f104 0914 	add.w	r9, r4, #20
 80185f0:	f108 0514 	add.w	r5, r8, #20
 80185f4:	f100 0e14 	add.w	lr, r0, #20
 80185f8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80185fc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8018600:	f108 0210 	add.w	r2, r8, #16
 8018604:	46f2      	mov	sl, lr
 8018606:	2100      	movs	r1, #0
 8018608:	f859 3b04 	ldr.w	r3, [r9], #4
 801860c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8018610:	fa11 f88b 	uxtah	r8, r1, fp
 8018614:	b299      	uxth	r1, r3
 8018616:	0c1b      	lsrs	r3, r3, #16
 8018618:	eba8 0801 	sub.w	r8, r8, r1
 801861c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8018620:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8018624:	fa1f f888 	uxth.w	r8, r8
 8018628:	1419      	asrs	r1, r3, #16
 801862a:	454e      	cmp	r6, r9
 801862c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8018630:	f84a 3b04 	str.w	r3, [sl], #4
 8018634:	d8e8      	bhi.n	8018608 <__mdiff+0x80>
 8018636:	1b33      	subs	r3, r6, r4
 8018638:	3b15      	subs	r3, #21
 801863a:	f023 0303 	bic.w	r3, r3, #3
 801863e:	3304      	adds	r3, #4
 8018640:	3415      	adds	r4, #21
 8018642:	42a6      	cmp	r6, r4
 8018644:	bf38      	it	cc
 8018646:	2304      	movcc	r3, #4
 8018648:	441d      	add	r5, r3
 801864a:	4473      	add	r3, lr
 801864c:	469e      	mov	lr, r3
 801864e:	462e      	mov	r6, r5
 8018650:	4566      	cmp	r6, ip
 8018652:	d30e      	bcc.n	8018672 <__mdiff+0xea>
 8018654:	f10c 0203 	add.w	r2, ip, #3
 8018658:	1b52      	subs	r2, r2, r5
 801865a:	f022 0203 	bic.w	r2, r2, #3
 801865e:	3d03      	subs	r5, #3
 8018660:	45ac      	cmp	ip, r5
 8018662:	bf38      	it	cc
 8018664:	2200      	movcc	r2, #0
 8018666:	4413      	add	r3, r2
 8018668:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801866c:	b17a      	cbz	r2, 801868e <__mdiff+0x106>
 801866e:	6107      	str	r7, [r0, #16]
 8018670:	e7a4      	b.n	80185bc <__mdiff+0x34>
 8018672:	f856 8b04 	ldr.w	r8, [r6], #4
 8018676:	fa11 f288 	uxtah	r2, r1, r8
 801867a:	1414      	asrs	r4, r2, #16
 801867c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8018680:	b292      	uxth	r2, r2
 8018682:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8018686:	f84e 2b04 	str.w	r2, [lr], #4
 801868a:	1421      	asrs	r1, r4, #16
 801868c:	e7e0      	b.n	8018650 <__mdiff+0xc8>
 801868e:	3f01      	subs	r7, #1
 8018690:	e7ea      	b.n	8018668 <__mdiff+0xe0>
 8018692:	bf00      	nop
 8018694:	0801d549 	.word	0x0801d549
 8018698:	0801d55a 	.word	0x0801d55a

0801869c <__ulp>:
 801869c:	b082      	sub	sp, #8
 801869e:	ed8d 0b00 	vstr	d0, [sp]
 80186a2:	9a01      	ldr	r2, [sp, #4]
 80186a4:	4b0f      	ldr	r3, [pc, #60]	; (80186e4 <__ulp+0x48>)
 80186a6:	4013      	ands	r3, r2
 80186a8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80186ac:	2b00      	cmp	r3, #0
 80186ae:	dc08      	bgt.n	80186c2 <__ulp+0x26>
 80186b0:	425b      	negs	r3, r3
 80186b2:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80186b6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80186ba:	da04      	bge.n	80186c6 <__ulp+0x2a>
 80186bc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80186c0:	4113      	asrs	r3, r2
 80186c2:	2200      	movs	r2, #0
 80186c4:	e008      	b.n	80186d8 <__ulp+0x3c>
 80186c6:	f1a2 0314 	sub.w	r3, r2, #20
 80186ca:	2b1e      	cmp	r3, #30
 80186cc:	bfda      	itte	le
 80186ce:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80186d2:	40da      	lsrle	r2, r3
 80186d4:	2201      	movgt	r2, #1
 80186d6:	2300      	movs	r3, #0
 80186d8:	4619      	mov	r1, r3
 80186da:	4610      	mov	r0, r2
 80186dc:	ec41 0b10 	vmov	d0, r0, r1
 80186e0:	b002      	add	sp, #8
 80186e2:	4770      	bx	lr
 80186e4:	7ff00000 	.word	0x7ff00000

080186e8 <__b2d>:
 80186e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80186ec:	6906      	ldr	r6, [r0, #16]
 80186ee:	f100 0814 	add.w	r8, r0, #20
 80186f2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80186f6:	1f37      	subs	r7, r6, #4
 80186f8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80186fc:	4610      	mov	r0, r2
 80186fe:	f7ff fd53 	bl	80181a8 <__hi0bits>
 8018702:	f1c0 0320 	rsb	r3, r0, #32
 8018706:	280a      	cmp	r0, #10
 8018708:	600b      	str	r3, [r1, #0]
 801870a:	491b      	ldr	r1, [pc, #108]	; (8018778 <__b2d+0x90>)
 801870c:	dc15      	bgt.n	801873a <__b2d+0x52>
 801870e:	f1c0 0c0b 	rsb	ip, r0, #11
 8018712:	fa22 f30c 	lsr.w	r3, r2, ip
 8018716:	45b8      	cmp	r8, r7
 8018718:	ea43 0501 	orr.w	r5, r3, r1
 801871c:	bf34      	ite	cc
 801871e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8018722:	2300      	movcs	r3, #0
 8018724:	3015      	adds	r0, #21
 8018726:	fa02 f000 	lsl.w	r0, r2, r0
 801872a:	fa23 f30c 	lsr.w	r3, r3, ip
 801872e:	4303      	orrs	r3, r0
 8018730:	461c      	mov	r4, r3
 8018732:	ec45 4b10 	vmov	d0, r4, r5
 8018736:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801873a:	45b8      	cmp	r8, r7
 801873c:	bf3a      	itte	cc
 801873e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8018742:	f1a6 0708 	subcc.w	r7, r6, #8
 8018746:	2300      	movcs	r3, #0
 8018748:	380b      	subs	r0, #11
 801874a:	d012      	beq.n	8018772 <__b2d+0x8a>
 801874c:	f1c0 0120 	rsb	r1, r0, #32
 8018750:	fa23 f401 	lsr.w	r4, r3, r1
 8018754:	4082      	lsls	r2, r0
 8018756:	4322      	orrs	r2, r4
 8018758:	4547      	cmp	r7, r8
 801875a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 801875e:	bf8c      	ite	hi
 8018760:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8018764:	2200      	movls	r2, #0
 8018766:	4083      	lsls	r3, r0
 8018768:	40ca      	lsrs	r2, r1
 801876a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801876e:	4313      	orrs	r3, r2
 8018770:	e7de      	b.n	8018730 <__b2d+0x48>
 8018772:	ea42 0501 	orr.w	r5, r2, r1
 8018776:	e7db      	b.n	8018730 <__b2d+0x48>
 8018778:	3ff00000 	.word	0x3ff00000

0801877c <__d2b>:
 801877c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8018780:	460f      	mov	r7, r1
 8018782:	2101      	movs	r1, #1
 8018784:	ec59 8b10 	vmov	r8, r9, d0
 8018788:	4616      	mov	r6, r2
 801878a:	f7ff fc1b 	bl	8017fc4 <_Balloc>
 801878e:	4604      	mov	r4, r0
 8018790:	b930      	cbnz	r0, 80187a0 <__d2b+0x24>
 8018792:	4602      	mov	r2, r0
 8018794:	4b24      	ldr	r3, [pc, #144]	; (8018828 <__d2b+0xac>)
 8018796:	4825      	ldr	r0, [pc, #148]	; (801882c <__d2b+0xb0>)
 8018798:	f240 310f 	movw	r1, #783	; 0x30f
 801879c:	f001 f9a0 	bl	8019ae0 <__assert_func>
 80187a0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80187a4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80187a8:	bb2d      	cbnz	r5, 80187f6 <__d2b+0x7a>
 80187aa:	9301      	str	r3, [sp, #4]
 80187ac:	f1b8 0300 	subs.w	r3, r8, #0
 80187b0:	d026      	beq.n	8018800 <__d2b+0x84>
 80187b2:	4668      	mov	r0, sp
 80187b4:	9300      	str	r3, [sp, #0]
 80187b6:	f7ff fd17 	bl	80181e8 <__lo0bits>
 80187ba:	e9dd 1200 	ldrd	r1, r2, [sp]
 80187be:	b1e8      	cbz	r0, 80187fc <__d2b+0x80>
 80187c0:	f1c0 0320 	rsb	r3, r0, #32
 80187c4:	fa02 f303 	lsl.w	r3, r2, r3
 80187c8:	430b      	orrs	r3, r1
 80187ca:	40c2      	lsrs	r2, r0
 80187cc:	6163      	str	r3, [r4, #20]
 80187ce:	9201      	str	r2, [sp, #4]
 80187d0:	9b01      	ldr	r3, [sp, #4]
 80187d2:	61a3      	str	r3, [r4, #24]
 80187d4:	2b00      	cmp	r3, #0
 80187d6:	bf14      	ite	ne
 80187d8:	2202      	movne	r2, #2
 80187da:	2201      	moveq	r2, #1
 80187dc:	6122      	str	r2, [r4, #16]
 80187de:	b1bd      	cbz	r5, 8018810 <__d2b+0x94>
 80187e0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80187e4:	4405      	add	r5, r0
 80187e6:	603d      	str	r5, [r7, #0]
 80187e8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80187ec:	6030      	str	r0, [r6, #0]
 80187ee:	4620      	mov	r0, r4
 80187f0:	b003      	add	sp, #12
 80187f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80187f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80187fa:	e7d6      	b.n	80187aa <__d2b+0x2e>
 80187fc:	6161      	str	r1, [r4, #20]
 80187fe:	e7e7      	b.n	80187d0 <__d2b+0x54>
 8018800:	a801      	add	r0, sp, #4
 8018802:	f7ff fcf1 	bl	80181e8 <__lo0bits>
 8018806:	9b01      	ldr	r3, [sp, #4]
 8018808:	6163      	str	r3, [r4, #20]
 801880a:	3020      	adds	r0, #32
 801880c:	2201      	movs	r2, #1
 801880e:	e7e5      	b.n	80187dc <__d2b+0x60>
 8018810:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8018814:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8018818:	6038      	str	r0, [r7, #0]
 801881a:	6918      	ldr	r0, [r3, #16]
 801881c:	f7ff fcc4 	bl	80181a8 <__hi0bits>
 8018820:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8018824:	e7e2      	b.n	80187ec <__d2b+0x70>
 8018826:	bf00      	nop
 8018828:	0801d549 	.word	0x0801d549
 801882c:	0801d55a 	.word	0x0801d55a

08018830 <__ratio>:
 8018830:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018834:	4688      	mov	r8, r1
 8018836:	4669      	mov	r1, sp
 8018838:	4681      	mov	r9, r0
 801883a:	f7ff ff55 	bl	80186e8 <__b2d>
 801883e:	a901      	add	r1, sp, #4
 8018840:	4640      	mov	r0, r8
 8018842:	ec55 4b10 	vmov	r4, r5, d0
 8018846:	f7ff ff4f 	bl	80186e8 <__b2d>
 801884a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801884e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8018852:	eba3 0c02 	sub.w	ip, r3, r2
 8018856:	e9dd 3200 	ldrd	r3, r2, [sp]
 801885a:	1a9b      	subs	r3, r3, r2
 801885c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8018860:	ec51 0b10 	vmov	r0, r1, d0
 8018864:	2b00      	cmp	r3, #0
 8018866:	bfd6      	itet	le
 8018868:	460a      	movle	r2, r1
 801886a:	462a      	movgt	r2, r5
 801886c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8018870:	468b      	mov	fp, r1
 8018872:	462f      	mov	r7, r5
 8018874:	bfd4      	ite	le
 8018876:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801887a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801887e:	4620      	mov	r0, r4
 8018880:	ee10 2a10 	vmov	r2, s0
 8018884:	465b      	mov	r3, fp
 8018886:	4639      	mov	r1, r7
 8018888:	f7e8 f808 	bl	800089c <__aeabi_ddiv>
 801888c:	ec41 0b10 	vmov	d0, r0, r1
 8018890:	b003      	add	sp, #12
 8018892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018896 <__copybits>:
 8018896:	3901      	subs	r1, #1
 8018898:	b570      	push	{r4, r5, r6, lr}
 801889a:	1149      	asrs	r1, r1, #5
 801889c:	6914      	ldr	r4, [r2, #16]
 801889e:	3101      	adds	r1, #1
 80188a0:	f102 0314 	add.w	r3, r2, #20
 80188a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80188a8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80188ac:	1f05      	subs	r5, r0, #4
 80188ae:	42a3      	cmp	r3, r4
 80188b0:	d30c      	bcc.n	80188cc <__copybits+0x36>
 80188b2:	1aa3      	subs	r3, r4, r2
 80188b4:	3b11      	subs	r3, #17
 80188b6:	f023 0303 	bic.w	r3, r3, #3
 80188ba:	3211      	adds	r2, #17
 80188bc:	42a2      	cmp	r2, r4
 80188be:	bf88      	it	hi
 80188c0:	2300      	movhi	r3, #0
 80188c2:	4418      	add	r0, r3
 80188c4:	2300      	movs	r3, #0
 80188c6:	4288      	cmp	r0, r1
 80188c8:	d305      	bcc.n	80188d6 <__copybits+0x40>
 80188ca:	bd70      	pop	{r4, r5, r6, pc}
 80188cc:	f853 6b04 	ldr.w	r6, [r3], #4
 80188d0:	f845 6f04 	str.w	r6, [r5, #4]!
 80188d4:	e7eb      	b.n	80188ae <__copybits+0x18>
 80188d6:	f840 3b04 	str.w	r3, [r0], #4
 80188da:	e7f4      	b.n	80188c6 <__copybits+0x30>

080188dc <__any_on>:
 80188dc:	f100 0214 	add.w	r2, r0, #20
 80188e0:	6900      	ldr	r0, [r0, #16]
 80188e2:	114b      	asrs	r3, r1, #5
 80188e4:	4298      	cmp	r0, r3
 80188e6:	b510      	push	{r4, lr}
 80188e8:	db11      	blt.n	801890e <__any_on+0x32>
 80188ea:	dd0a      	ble.n	8018902 <__any_on+0x26>
 80188ec:	f011 011f 	ands.w	r1, r1, #31
 80188f0:	d007      	beq.n	8018902 <__any_on+0x26>
 80188f2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80188f6:	fa24 f001 	lsr.w	r0, r4, r1
 80188fa:	fa00 f101 	lsl.w	r1, r0, r1
 80188fe:	428c      	cmp	r4, r1
 8018900:	d10b      	bne.n	801891a <__any_on+0x3e>
 8018902:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8018906:	4293      	cmp	r3, r2
 8018908:	d803      	bhi.n	8018912 <__any_on+0x36>
 801890a:	2000      	movs	r0, #0
 801890c:	bd10      	pop	{r4, pc}
 801890e:	4603      	mov	r3, r0
 8018910:	e7f7      	b.n	8018902 <__any_on+0x26>
 8018912:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8018916:	2900      	cmp	r1, #0
 8018918:	d0f5      	beq.n	8018906 <__any_on+0x2a>
 801891a:	2001      	movs	r0, #1
 801891c:	e7f6      	b.n	801890c <__any_on+0x30>

0801891e <sulp>:
 801891e:	b570      	push	{r4, r5, r6, lr}
 8018920:	4604      	mov	r4, r0
 8018922:	460d      	mov	r5, r1
 8018924:	ec45 4b10 	vmov	d0, r4, r5
 8018928:	4616      	mov	r6, r2
 801892a:	f7ff feb7 	bl	801869c <__ulp>
 801892e:	ec51 0b10 	vmov	r0, r1, d0
 8018932:	b17e      	cbz	r6, 8018954 <sulp+0x36>
 8018934:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8018938:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801893c:	2b00      	cmp	r3, #0
 801893e:	dd09      	ble.n	8018954 <sulp+0x36>
 8018940:	051b      	lsls	r3, r3, #20
 8018942:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8018946:	2400      	movs	r4, #0
 8018948:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801894c:	4622      	mov	r2, r4
 801894e:	462b      	mov	r3, r5
 8018950:	f7e7 fe7a 	bl	8000648 <__aeabi_dmul>
 8018954:	bd70      	pop	{r4, r5, r6, pc}
	...

08018958 <_strtod_l>:
 8018958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801895c:	ed2d 8b02 	vpush	{d8}
 8018960:	b09b      	sub	sp, #108	; 0x6c
 8018962:	4604      	mov	r4, r0
 8018964:	9213      	str	r2, [sp, #76]	; 0x4c
 8018966:	2200      	movs	r2, #0
 8018968:	9216      	str	r2, [sp, #88]	; 0x58
 801896a:	460d      	mov	r5, r1
 801896c:	f04f 0800 	mov.w	r8, #0
 8018970:	f04f 0900 	mov.w	r9, #0
 8018974:	460a      	mov	r2, r1
 8018976:	9215      	str	r2, [sp, #84]	; 0x54
 8018978:	7811      	ldrb	r1, [r2, #0]
 801897a:	292b      	cmp	r1, #43	; 0x2b
 801897c:	d04c      	beq.n	8018a18 <_strtod_l+0xc0>
 801897e:	d83a      	bhi.n	80189f6 <_strtod_l+0x9e>
 8018980:	290d      	cmp	r1, #13
 8018982:	d834      	bhi.n	80189ee <_strtod_l+0x96>
 8018984:	2908      	cmp	r1, #8
 8018986:	d834      	bhi.n	80189f2 <_strtod_l+0x9a>
 8018988:	2900      	cmp	r1, #0
 801898a:	d03d      	beq.n	8018a08 <_strtod_l+0xb0>
 801898c:	2200      	movs	r2, #0
 801898e:	920a      	str	r2, [sp, #40]	; 0x28
 8018990:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8018992:	7832      	ldrb	r2, [r6, #0]
 8018994:	2a30      	cmp	r2, #48	; 0x30
 8018996:	f040 80b4 	bne.w	8018b02 <_strtod_l+0x1aa>
 801899a:	7872      	ldrb	r2, [r6, #1]
 801899c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80189a0:	2a58      	cmp	r2, #88	; 0x58
 80189a2:	d170      	bne.n	8018a86 <_strtod_l+0x12e>
 80189a4:	9302      	str	r3, [sp, #8]
 80189a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80189a8:	9301      	str	r3, [sp, #4]
 80189aa:	ab16      	add	r3, sp, #88	; 0x58
 80189ac:	9300      	str	r3, [sp, #0]
 80189ae:	4a8e      	ldr	r2, [pc, #568]	; (8018be8 <_strtod_l+0x290>)
 80189b0:	ab17      	add	r3, sp, #92	; 0x5c
 80189b2:	a915      	add	r1, sp, #84	; 0x54
 80189b4:	4620      	mov	r0, r4
 80189b6:	f001 f92f 	bl	8019c18 <__gethex>
 80189ba:	f010 070f 	ands.w	r7, r0, #15
 80189be:	4605      	mov	r5, r0
 80189c0:	d005      	beq.n	80189ce <_strtod_l+0x76>
 80189c2:	2f06      	cmp	r7, #6
 80189c4:	d12a      	bne.n	8018a1c <_strtod_l+0xc4>
 80189c6:	3601      	adds	r6, #1
 80189c8:	2300      	movs	r3, #0
 80189ca:	9615      	str	r6, [sp, #84]	; 0x54
 80189cc:	930a      	str	r3, [sp, #40]	; 0x28
 80189ce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80189d0:	2b00      	cmp	r3, #0
 80189d2:	f040 857f 	bne.w	80194d4 <_strtod_l+0xb7c>
 80189d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80189d8:	b1db      	cbz	r3, 8018a12 <_strtod_l+0xba>
 80189da:	4642      	mov	r2, r8
 80189dc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80189e0:	ec43 2b10 	vmov	d0, r2, r3
 80189e4:	b01b      	add	sp, #108	; 0x6c
 80189e6:	ecbd 8b02 	vpop	{d8}
 80189ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80189ee:	2920      	cmp	r1, #32
 80189f0:	d1cc      	bne.n	801898c <_strtod_l+0x34>
 80189f2:	3201      	adds	r2, #1
 80189f4:	e7bf      	b.n	8018976 <_strtod_l+0x1e>
 80189f6:	292d      	cmp	r1, #45	; 0x2d
 80189f8:	d1c8      	bne.n	801898c <_strtod_l+0x34>
 80189fa:	2101      	movs	r1, #1
 80189fc:	910a      	str	r1, [sp, #40]	; 0x28
 80189fe:	1c51      	adds	r1, r2, #1
 8018a00:	9115      	str	r1, [sp, #84]	; 0x54
 8018a02:	7852      	ldrb	r2, [r2, #1]
 8018a04:	2a00      	cmp	r2, #0
 8018a06:	d1c3      	bne.n	8018990 <_strtod_l+0x38>
 8018a08:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8018a0a:	9515      	str	r5, [sp, #84]	; 0x54
 8018a0c:	2b00      	cmp	r3, #0
 8018a0e:	f040 855f 	bne.w	80194d0 <_strtod_l+0xb78>
 8018a12:	4642      	mov	r2, r8
 8018a14:	464b      	mov	r3, r9
 8018a16:	e7e3      	b.n	80189e0 <_strtod_l+0x88>
 8018a18:	2100      	movs	r1, #0
 8018a1a:	e7ef      	b.n	80189fc <_strtod_l+0xa4>
 8018a1c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8018a1e:	b13a      	cbz	r2, 8018a30 <_strtod_l+0xd8>
 8018a20:	2135      	movs	r1, #53	; 0x35
 8018a22:	a818      	add	r0, sp, #96	; 0x60
 8018a24:	f7ff ff37 	bl	8018896 <__copybits>
 8018a28:	9916      	ldr	r1, [sp, #88]	; 0x58
 8018a2a:	4620      	mov	r0, r4
 8018a2c:	f7ff fb0a 	bl	8018044 <_Bfree>
 8018a30:	3f01      	subs	r7, #1
 8018a32:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8018a34:	2f04      	cmp	r7, #4
 8018a36:	d806      	bhi.n	8018a46 <_strtod_l+0xee>
 8018a38:	e8df f007 	tbb	[pc, r7]
 8018a3c:	201d0314 	.word	0x201d0314
 8018a40:	14          	.byte	0x14
 8018a41:	00          	.byte	0x00
 8018a42:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8018a46:	05e9      	lsls	r1, r5, #23
 8018a48:	bf48      	it	mi
 8018a4a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8018a4e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8018a52:	0d1b      	lsrs	r3, r3, #20
 8018a54:	051b      	lsls	r3, r3, #20
 8018a56:	2b00      	cmp	r3, #0
 8018a58:	d1b9      	bne.n	80189ce <_strtod_l+0x76>
 8018a5a:	f7fe faf7 	bl	801704c <__errno>
 8018a5e:	2322      	movs	r3, #34	; 0x22
 8018a60:	6003      	str	r3, [r0, #0]
 8018a62:	e7b4      	b.n	80189ce <_strtod_l+0x76>
 8018a64:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8018a68:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8018a6c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8018a70:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8018a74:	e7e7      	b.n	8018a46 <_strtod_l+0xee>
 8018a76:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8018bf0 <_strtod_l+0x298>
 8018a7a:	e7e4      	b.n	8018a46 <_strtod_l+0xee>
 8018a7c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8018a80:	f04f 38ff 	mov.w	r8, #4294967295
 8018a84:	e7df      	b.n	8018a46 <_strtod_l+0xee>
 8018a86:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018a88:	1c5a      	adds	r2, r3, #1
 8018a8a:	9215      	str	r2, [sp, #84]	; 0x54
 8018a8c:	785b      	ldrb	r3, [r3, #1]
 8018a8e:	2b30      	cmp	r3, #48	; 0x30
 8018a90:	d0f9      	beq.n	8018a86 <_strtod_l+0x12e>
 8018a92:	2b00      	cmp	r3, #0
 8018a94:	d09b      	beq.n	80189ce <_strtod_l+0x76>
 8018a96:	2301      	movs	r3, #1
 8018a98:	f04f 0a00 	mov.w	sl, #0
 8018a9c:	9304      	str	r3, [sp, #16]
 8018a9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018aa0:	930b      	str	r3, [sp, #44]	; 0x2c
 8018aa2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8018aa6:	46d3      	mov	fp, sl
 8018aa8:	220a      	movs	r2, #10
 8018aaa:	9815      	ldr	r0, [sp, #84]	; 0x54
 8018aac:	7806      	ldrb	r6, [r0, #0]
 8018aae:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8018ab2:	b2d9      	uxtb	r1, r3
 8018ab4:	2909      	cmp	r1, #9
 8018ab6:	d926      	bls.n	8018b06 <_strtod_l+0x1ae>
 8018ab8:	494c      	ldr	r1, [pc, #304]	; (8018bec <_strtod_l+0x294>)
 8018aba:	2201      	movs	r2, #1
 8018abc:	f000 ffe6 	bl	8019a8c <strncmp>
 8018ac0:	2800      	cmp	r0, #0
 8018ac2:	d030      	beq.n	8018b26 <_strtod_l+0x1ce>
 8018ac4:	2000      	movs	r0, #0
 8018ac6:	4632      	mov	r2, r6
 8018ac8:	9005      	str	r0, [sp, #20]
 8018aca:	465e      	mov	r6, fp
 8018acc:	4603      	mov	r3, r0
 8018ace:	2a65      	cmp	r2, #101	; 0x65
 8018ad0:	d001      	beq.n	8018ad6 <_strtod_l+0x17e>
 8018ad2:	2a45      	cmp	r2, #69	; 0x45
 8018ad4:	d113      	bne.n	8018afe <_strtod_l+0x1a6>
 8018ad6:	b91e      	cbnz	r6, 8018ae0 <_strtod_l+0x188>
 8018ad8:	9a04      	ldr	r2, [sp, #16]
 8018ada:	4302      	orrs	r2, r0
 8018adc:	d094      	beq.n	8018a08 <_strtod_l+0xb0>
 8018ade:	2600      	movs	r6, #0
 8018ae0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8018ae2:	1c6a      	adds	r2, r5, #1
 8018ae4:	9215      	str	r2, [sp, #84]	; 0x54
 8018ae6:	786a      	ldrb	r2, [r5, #1]
 8018ae8:	2a2b      	cmp	r2, #43	; 0x2b
 8018aea:	d074      	beq.n	8018bd6 <_strtod_l+0x27e>
 8018aec:	2a2d      	cmp	r2, #45	; 0x2d
 8018aee:	d078      	beq.n	8018be2 <_strtod_l+0x28a>
 8018af0:	f04f 0c00 	mov.w	ip, #0
 8018af4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8018af8:	2909      	cmp	r1, #9
 8018afa:	d97f      	bls.n	8018bfc <_strtod_l+0x2a4>
 8018afc:	9515      	str	r5, [sp, #84]	; 0x54
 8018afe:	2700      	movs	r7, #0
 8018b00:	e09e      	b.n	8018c40 <_strtod_l+0x2e8>
 8018b02:	2300      	movs	r3, #0
 8018b04:	e7c8      	b.n	8018a98 <_strtod_l+0x140>
 8018b06:	f1bb 0f08 	cmp.w	fp, #8
 8018b0a:	bfd8      	it	le
 8018b0c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8018b0e:	f100 0001 	add.w	r0, r0, #1
 8018b12:	bfda      	itte	le
 8018b14:	fb02 3301 	mlale	r3, r2, r1, r3
 8018b18:	9309      	strle	r3, [sp, #36]	; 0x24
 8018b1a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8018b1e:	f10b 0b01 	add.w	fp, fp, #1
 8018b22:	9015      	str	r0, [sp, #84]	; 0x54
 8018b24:	e7c1      	b.n	8018aaa <_strtod_l+0x152>
 8018b26:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018b28:	1c5a      	adds	r2, r3, #1
 8018b2a:	9215      	str	r2, [sp, #84]	; 0x54
 8018b2c:	785a      	ldrb	r2, [r3, #1]
 8018b2e:	f1bb 0f00 	cmp.w	fp, #0
 8018b32:	d037      	beq.n	8018ba4 <_strtod_l+0x24c>
 8018b34:	9005      	str	r0, [sp, #20]
 8018b36:	465e      	mov	r6, fp
 8018b38:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8018b3c:	2b09      	cmp	r3, #9
 8018b3e:	d912      	bls.n	8018b66 <_strtod_l+0x20e>
 8018b40:	2301      	movs	r3, #1
 8018b42:	e7c4      	b.n	8018ace <_strtod_l+0x176>
 8018b44:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018b46:	1c5a      	adds	r2, r3, #1
 8018b48:	9215      	str	r2, [sp, #84]	; 0x54
 8018b4a:	785a      	ldrb	r2, [r3, #1]
 8018b4c:	3001      	adds	r0, #1
 8018b4e:	2a30      	cmp	r2, #48	; 0x30
 8018b50:	d0f8      	beq.n	8018b44 <_strtod_l+0x1ec>
 8018b52:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8018b56:	2b08      	cmp	r3, #8
 8018b58:	f200 84c1 	bhi.w	80194de <_strtod_l+0xb86>
 8018b5c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018b5e:	9005      	str	r0, [sp, #20]
 8018b60:	2000      	movs	r0, #0
 8018b62:	930b      	str	r3, [sp, #44]	; 0x2c
 8018b64:	4606      	mov	r6, r0
 8018b66:	3a30      	subs	r2, #48	; 0x30
 8018b68:	f100 0301 	add.w	r3, r0, #1
 8018b6c:	d014      	beq.n	8018b98 <_strtod_l+0x240>
 8018b6e:	9905      	ldr	r1, [sp, #20]
 8018b70:	4419      	add	r1, r3
 8018b72:	9105      	str	r1, [sp, #20]
 8018b74:	4633      	mov	r3, r6
 8018b76:	eb00 0c06 	add.w	ip, r0, r6
 8018b7a:	210a      	movs	r1, #10
 8018b7c:	4563      	cmp	r3, ip
 8018b7e:	d113      	bne.n	8018ba8 <_strtod_l+0x250>
 8018b80:	1833      	adds	r3, r6, r0
 8018b82:	2b08      	cmp	r3, #8
 8018b84:	f106 0601 	add.w	r6, r6, #1
 8018b88:	4406      	add	r6, r0
 8018b8a:	dc1a      	bgt.n	8018bc2 <_strtod_l+0x26a>
 8018b8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8018b8e:	230a      	movs	r3, #10
 8018b90:	fb03 2301 	mla	r3, r3, r1, r2
 8018b94:	9309      	str	r3, [sp, #36]	; 0x24
 8018b96:	2300      	movs	r3, #0
 8018b98:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8018b9a:	1c51      	adds	r1, r2, #1
 8018b9c:	9115      	str	r1, [sp, #84]	; 0x54
 8018b9e:	7852      	ldrb	r2, [r2, #1]
 8018ba0:	4618      	mov	r0, r3
 8018ba2:	e7c9      	b.n	8018b38 <_strtod_l+0x1e0>
 8018ba4:	4658      	mov	r0, fp
 8018ba6:	e7d2      	b.n	8018b4e <_strtod_l+0x1f6>
 8018ba8:	2b08      	cmp	r3, #8
 8018baa:	f103 0301 	add.w	r3, r3, #1
 8018bae:	dc03      	bgt.n	8018bb8 <_strtod_l+0x260>
 8018bb0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8018bb2:	434f      	muls	r7, r1
 8018bb4:	9709      	str	r7, [sp, #36]	; 0x24
 8018bb6:	e7e1      	b.n	8018b7c <_strtod_l+0x224>
 8018bb8:	2b10      	cmp	r3, #16
 8018bba:	bfd8      	it	le
 8018bbc:	fb01 fa0a 	mulle.w	sl, r1, sl
 8018bc0:	e7dc      	b.n	8018b7c <_strtod_l+0x224>
 8018bc2:	2e10      	cmp	r6, #16
 8018bc4:	bfdc      	itt	le
 8018bc6:	230a      	movle	r3, #10
 8018bc8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8018bcc:	e7e3      	b.n	8018b96 <_strtod_l+0x23e>
 8018bce:	2300      	movs	r3, #0
 8018bd0:	9305      	str	r3, [sp, #20]
 8018bd2:	2301      	movs	r3, #1
 8018bd4:	e780      	b.n	8018ad8 <_strtod_l+0x180>
 8018bd6:	f04f 0c00 	mov.w	ip, #0
 8018bda:	1caa      	adds	r2, r5, #2
 8018bdc:	9215      	str	r2, [sp, #84]	; 0x54
 8018bde:	78aa      	ldrb	r2, [r5, #2]
 8018be0:	e788      	b.n	8018af4 <_strtod_l+0x19c>
 8018be2:	f04f 0c01 	mov.w	ip, #1
 8018be6:	e7f8      	b.n	8018bda <_strtod_l+0x282>
 8018be8:	0801d6b8 	.word	0x0801d6b8
 8018bec:	0801d6b4 	.word	0x0801d6b4
 8018bf0:	7ff00000 	.word	0x7ff00000
 8018bf4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8018bf6:	1c51      	adds	r1, r2, #1
 8018bf8:	9115      	str	r1, [sp, #84]	; 0x54
 8018bfa:	7852      	ldrb	r2, [r2, #1]
 8018bfc:	2a30      	cmp	r2, #48	; 0x30
 8018bfe:	d0f9      	beq.n	8018bf4 <_strtod_l+0x29c>
 8018c00:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8018c04:	2908      	cmp	r1, #8
 8018c06:	f63f af7a 	bhi.w	8018afe <_strtod_l+0x1a6>
 8018c0a:	3a30      	subs	r2, #48	; 0x30
 8018c0c:	9208      	str	r2, [sp, #32]
 8018c0e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8018c10:	920c      	str	r2, [sp, #48]	; 0x30
 8018c12:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8018c14:	1c57      	adds	r7, r2, #1
 8018c16:	9715      	str	r7, [sp, #84]	; 0x54
 8018c18:	7852      	ldrb	r2, [r2, #1]
 8018c1a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8018c1e:	f1be 0f09 	cmp.w	lr, #9
 8018c22:	d938      	bls.n	8018c96 <_strtod_l+0x33e>
 8018c24:	990c      	ldr	r1, [sp, #48]	; 0x30
 8018c26:	1a7f      	subs	r7, r7, r1
 8018c28:	2f08      	cmp	r7, #8
 8018c2a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8018c2e:	dc03      	bgt.n	8018c38 <_strtod_l+0x2e0>
 8018c30:	9908      	ldr	r1, [sp, #32]
 8018c32:	428f      	cmp	r7, r1
 8018c34:	bfa8      	it	ge
 8018c36:	460f      	movge	r7, r1
 8018c38:	f1bc 0f00 	cmp.w	ip, #0
 8018c3c:	d000      	beq.n	8018c40 <_strtod_l+0x2e8>
 8018c3e:	427f      	negs	r7, r7
 8018c40:	2e00      	cmp	r6, #0
 8018c42:	d14f      	bne.n	8018ce4 <_strtod_l+0x38c>
 8018c44:	9904      	ldr	r1, [sp, #16]
 8018c46:	4301      	orrs	r1, r0
 8018c48:	f47f aec1 	bne.w	80189ce <_strtod_l+0x76>
 8018c4c:	2b00      	cmp	r3, #0
 8018c4e:	f47f aedb 	bne.w	8018a08 <_strtod_l+0xb0>
 8018c52:	2a69      	cmp	r2, #105	; 0x69
 8018c54:	d029      	beq.n	8018caa <_strtod_l+0x352>
 8018c56:	dc26      	bgt.n	8018ca6 <_strtod_l+0x34e>
 8018c58:	2a49      	cmp	r2, #73	; 0x49
 8018c5a:	d026      	beq.n	8018caa <_strtod_l+0x352>
 8018c5c:	2a4e      	cmp	r2, #78	; 0x4e
 8018c5e:	f47f aed3 	bne.w	8018a08 <_strtod_l+0xb0>
 8018c62:	499b      	ldr	r1, [pc, #620]	; (8018ed0 <_strtod_l+0x578>)
 8018c64:	a815      	add	r0, sp, #84	; 0x54
 8018c66:	f001 fa17 	bl	801a098 <__match>
 8018c6a:	2800      	cmp	r0, #0
 8018c6c:	f43f aecc 	beq.w	8018a08 <_strtod_l+0xb0>
 8018c70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018c72:	781b      	ldrb	r3, [r3, #0]
 8018c74:	2b28      	cmp	r3, #40	; 0x28
 8018c76:	d12f      	bne.n	8018cd8 <_strtod_l+0x380>
 8018c78:	4996      	ldr	r1, [pc, #600]	; (8018ed4 <_strtod_l+0x57c>)
 8018c7a:	aa18      	add	r2, sp, #96	; 0x60
 8018c7c:	a815      	add	r0, sp, #84	; 0x54
 8018c7e:	f001 fa1f 	bl	801a0c0 <__hexnan>
 8018c82:	2805      	cmp	r0, #5
 8018c84:	d128      	bne.n	8018cd8 <_strtod_l+0x380>
 8018c86:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8018c88:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8018c8c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8018c90:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8018c94:	e69b      	b.n	80189ce <_strtod_l+0x76>
 8018c96:	9f08      	ldr	r7, [sp, #32]
 8018c98:	210a      	movs	r1, #10
 8018c9a:	fb01 2107 	mla	r1, r1, r7, r2
 8018c9e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8018ca2:	9208      	str	r2, [sp, #32]
 8018ca4:	e7b5      	b.n	8018c12 <_strtod_l+0x2ba>
 8018ca6:	2a6e      	cmp	r2, #110	; 0x6e
 8018ca8:	e7d9      	b.n	8018c5e <_strtod_l+0x306>
 8018caa:	498b      	ldr	r1, [pc, #556]	; (8018ed8 <_strtod_l+0x580>)
 8018cac:	a815      	add	r0, sp, #84	; 0x54
 8018cae:	f001 f9f3 	bl	801a098 <__match>
 8018cb2:	2800      	cmp	r0, #0
 8018cb4:	f43f aea8 	beq.w	8018a08 <_strtod_l+0xb0>
 8018cb8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018cba:	4988      	ldr	r1, [pc, #544]	; (8018edc <_strtod_l+0x584>)
 8018cbc:	3b01      	subs	r3, #1
 8018cbe:	a815      	add	r0, sp, #84	; 0x54
 8018cc0:	9315      	str	r3, [sp, #84]	; 0x54
 8018cc2:	f001 f9e9 	bl	801a098 <__match>
 8018cc6:	b910      	cbnz	r0, 8018cce <_strtod_l+0x376>
 8018cc8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018cca:	3301      	adds	r3, #1
 8018ccc:	9315      	str	r3, [sp, #84]	; 0x54
 8018cce:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8018eec <_strtod_l+0x594>
 8018cd2:	f04f 0800 	mov.w	r8, #0
 8018cd6:	e67a      	b.n	80189ce <_strtod_l+0x76>
 8018cd8:	4881      	ldr	r0, [pc, #516]	; (8018ee0 <_strtod_l+0x588>)
 8018cda:	f000 fef9 	bl	8019ad0 <nan>
 8018cde:	ec59 8b10 	vmov	r8, r9, d0
 8018ce2:	e674      	b.n	80189ce <_strtod_l+0x76>
 8018ce4:	9b05      	ldr	r3, [sp, #20]
 8018ce6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018ce8:	1afb      	subs	r3, r7, r3
 8018cea:	f1bb 0f00 	cmp.w	fp, #0
 8018cee:	bf08      	it	eq
 8018cf0:	46b3      	moveq	fp, r6
 8018cf2:	2e10      	cmp	r6, #16
 8018cf4:	9308      	str	r3, [sp, #32]
 8018cf6:	4635      	mov	r5, r6
 8018cf8:	bfa8      	it	ge
 8018cfa:	2510      	movge	r5, #16
 8018cfc:	f7e7 fc2a 	bl	8000554 <__aeabi_ui2d>
 8018d00:	2e09      	cmp	r6, #9
 8018d02:	4680      	mov	r8, r0
 8018d04:	4689      	mov	r9, r1
 8018d06:	dd13      	ble.n	8018d30 <_strtod_l+0x3d8>
 8018d08:	4b76      	ldr	r3, [pc, #472]	; (8018ee4 <_strtod_l+0x58c>)
 8018d0a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8018d0e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8018d12:	f7e7 fc99 	bl	8000648 <__aeabi_dmul>
 8018d16:	4680      	mov	r8, r0
 8018d18:	4650      	mov	r0, sl
 8018d1a:	4689      	mov	r9, r1
 8018d1c:	f7e7 fc1a 	bl	8000554 <__aeabi_ui2d>
 8018d20:	4602      	mov	r2, r0
 8018d22:	460b      	mov	r3, r1
 8018d24:	4640      	mov	r0, r8
 8018d26:	4649      	mov	r1, r9
 8018d28:	f7e7 fad8 	bl	80002dc <__adddf3>
 8018d2c:	4680      	mov	r8, r0
 8018d2e:	4689      	mov	r9, r1
 8018d30:	2e0f      	cmp	r6, #15
 8018d32:	dc38      	bgt.n	8018da6 <_strtod_l+0x44e>
 8018d34:	9b08      	ldr	r3, [sp, #32]
 8018d36:	2b00      	cmp	r3, #0
 8018d38:	f43f ae49 	beq.w	80189ce <_strtod_l+0x76>
 8018d3c:	dd24      	ble.n	8018d88 <_strtod_l+0x430>
 8018d3e:	2b16      	cmp	r3, #22
 8018d40:	dc0b      	bgt.n	8018d5a <_strtod_l+0x402>
 8018d42:	4968      	ldr	r1, [pc, #416]	; (8018ee4 <_strtod_l+0x58c>)
 8018d44:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8018d48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018d4c:	4642      	mov	r2, r8
 8018d4e:	464b      	mov	r3, r9
 8018d50:	f7e7 fc7a 	bl	8000648 <__aeabi_dmul>
 8018d54:	4680      	mov	r8, r0
 8018d56:	4689      	mov	r9, r1
 8018d58:	e639      	b.n	80189ce <_strtod_l+0x76>
 8018d5a:	9a08      	ldr	r2, [sp, #32]
 8018d5c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8018d60:	4293      	cmp	r3, r2
 8018d62:	db20      	blt.n	8018da6 <_strtod_l+0x44e>
 8018d64:	4c5f      	ldr	r4, [pc, #380]	; (8018ee4 <_strtod_l+0x58c>)
 8018d66:	f1c6 060f 	rsb	r6, r6, #15
 8018d6a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8018d6e:	4642      	mov	r2, r8
 8018d70:	464b      	mov	r3, r9
 8018d72:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018d76:	f7e7 fc67 	bl	8000648 <__aeabi_dmul>
 8018d7a:	9b08      	ldr	r3, [sp, #32]
 8018d7c:	1b9e      	subs	r6, r3, r6
 8018d7e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8018d82:	e9d4 2300 	ldrd	r2, r3, [r4]
 8018d86:	e7e3      	b.n	8018d50 <_strtod_l+0x3f8>
 8018d88:	9b08      	ldr	r3, [sp, #32]
 8018d8a:	3316      	adds	r3, #22
 8018d8c:	db0b      	blt.n	8018da6 <_strtod_l+0x44e>
 8018d8e:	9b05      	ldr	r3, [sp, #20]
 8018d90:	1bdf      	subs	r7, r3, r7
 8018d92:	4b54      	ldr	r3, [pc, #336]	; (8018ee4 <_strtod_l+0x58c>)
 8018d94:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8018d98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8018d9c:	4640      	mov	r0, r8
 8018d9e:	4649      	mov	r1, r9
 8018da0:	f7e7 fd7c 	bl	800089c <__aeabi_ddiv>
 8018da4:	e7d6      	b.n	8018d54 <_strtod_l+0x3fc>
 8018da6:	9b08      	ldr	r3, [sp, #32]
 8018da8:	1b75      	subs	r5, r6, r5
 8018daa:	441d      	add	r5, r3
 8018dac:	2d00      	cmp	r5, #0
 8018dae:	dd70      	ble.n	8018e92 <_strtod_l+0x53a>
 8018db0:	f015 030f 	ands.w	r3, r5, #15
 8018db4:	d00a      	beq.n	8018dcc <_strtod_l+0x474>
 8018db6:	494b      	ldr	r1, [pc, #300]	; (8018ee4 <_strtod_l+0x58c>)
 8018db8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8018dbc:	4642      	mov	r2, r8
 8018dbe:	464b      	mov	r3, r9
 8018dc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018dc4:	f7e7 fc40 	bl	8000648 <__aeabi_dmul>
 8018dc8:	4680      	mov	r8, r0
 8018dca:	4689      	mov	r9, r1
 8018dcc:	f035 050f 	bics.w	r5, r5, #15
 8018dd0:	d04d      	beq.n	8018e6e <_strtod_l+0x516>
 8018dd2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8018dd6:	dd22      	ble.n	8018e1e <_strtod_l+0x4c6>
 8018dd8:	2500      	movs	r5, #0
 8018dda:	46ab      	mov	fp, r5
 8018ddc:	9509      	str	r5, [sp, #36]	; 0x24
 8018dde:	9505      	str	r5, [sp, #20]
 8018de0:	2322      	movs	r3, #34	; 0x22
 8018de2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8018eec <_strtod_l+0x594>
 8018de6:	6023      	str	r3, [r4, #0]
 8018de8:	f04f 0800 	mov.w	r8, #0
 8018dec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018dee:	2b00      	cmp	r3, #0
 8018df0:	f43f aded 	beq.w	80189ce <_strtod_l+0x76>
 8018df4:	9916      	ldr	r1, [sp, #88]	; 0x58
 8018df6:	4620      	mov	r0, r4
 8018df8:	f7ff f924 	bl	8018044 <_Bfree>
 8018dfc:	9905      	ldr	r1, [sp, #20]
 8018dfe:	4620      	mov	r0, r4
 8018e00:	f7ff f920 	bl	8018044 <_Bfree>
 8018e04:	4659      	mov	r1, fp
 8018e06:	4620      	mov	r0, r4
 8018e08:	f7ff f91c 	bl	8018044 <_Bfree>
 8018e0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8018e0e:	4620      	mov	r0, r4
 8018e10:	f7ff f918 	bl	8018044 <_Bfree>
 8018e14:	4629      	mov	r1, r5
 8018e16:	4620      	mov	r0, r4
 8018e18:	f7ff f914 	bl	8018044 <_Bfree>
 8018e1c:	e5d7      	b.n	80189ce <_strtod_l+0x76>
 8018e1e:	4b32      	ldr	r3, [pc, #200]	; (8018ee8 <_strtod_l+0x590>)
 8018e20:	9304      	str	r3, [sp, #16]
 8018e22:	2300      	movs	r3, #0
 8018e24:	112d      	asrs	r5, r5, #4
 8018e26:	4640      	mov	r0, r8
 8018e28:	4649      	mov	r1, r9
 8018e2a:	469a      	mov	sl, r3
 8018e2c:	2d01      	cmp	r5, #1
 8018e2e:	dc21      	bgt.n	8018e74 <_strtod_l+0x51c>
 8018e30:	b10b      	cbz	r3, 8018e36 <_strtod_l+0x4de>
 8018e32:	4680      	mov	r8, r0
 8018e34:	4689      	mov	r9, r1
 8018e36:	492c      	ldr	r1, [pc, #176]	; (8018ee8 <_strtod_l+0x590>)
 8018e38:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8018e3c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8018e40:	4642      	mov	r2, r8
 8018e42:	464b      	mov	r3, r9
 8018e44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018e48:	f7e7 fbfe 	bl	8000648 <__aeabi_dmul>
 8018e4c:	4b27      	ldr	r3, [pc, #156]	; (8018eec <_strtod_l+0x594>)
 8018e4e:	460a      	mov	r2, r1
 8018e50:	400b      	ands	r3, r1
 8018e52:	4927      	ldr	r1, [pc, #156]	; (8018ef0 <_strtod_l+0x598>)
 8018e54:	428b      	cmp	r3, r1
 8018e56:	4680      	mov	r8, r0
 8018e58:	d8be      	bhi.n	8018dd8 <_strtod_l+0x480>
 8018e5a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8018e5e:	428b      	cmp	r3, r1
 8018e60:	bf86      	itte	hi
 8018e62:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8018ef4 <_strtod_l+0x59c>
 8018e66:	f04f 38ff 	movhi.w	r8, #4294967295
 8018e6a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8018e6e:	2300      	movs	r3, #0
 8018e70:	9304      	str	r3, [sp, #16]
 8018e72:	e07b      	b.n	8018f6c <_strtod_l+0x614>
 8018e74:	07ea      	lsls	r2, r5, #31
 8018e76:	d505      	bpl.n	8018e84 <_strtod_l+0x52c>
 8018e78:	9b04      	ldr	r3, [sp, #16]
 8018e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018e7e:	f7e7 fbe3 	bl	8000648 <__aeabi_dmul>
 8018e82:	2301      	movs	r3, #1
 8018e84:	9a04      	ldr	r2, [sp, #16]
 8018e86:	3208      	adds	r2, #8
 8018e88:	f10a 0a01 	add.w	sl, sl, #1
 8018e8c:	106d      	asrs	r5, r5, #1
 8018e8e:	9204      	str	r2, [sp, #16]
 8018e90:	e7cc      	b.n	8018e2c <_strtod_l+0x4d4>
 8018e92:	d0ec      	beq.n	8018e6e <_strtod_l+0x516>
 8018e94:	426d      	negs	r5, r5
 8018e96:	f015 020f 	ands.w	r2, r5, #15
 8018e9a:	d00a      	beq.n	8018eb2 <_strtod_l+0x55a>
 8018e9c:	4b11      	ldr	r3, [pc, #68]	; (8018ee4 <_strtod_l+0x58c>)
 8018e9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018ea2:	4640      	mov	r0, r8
 8018ea4:	4649      	mov	r1, r9
 8018ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018eaa:	f7e7 fcf7 	bl	800089c <__aeabi_ddiv>
 8018eae:	4680      	mov	r8, r0
 8018eb0:	4689      	mov	r9, r1
 8018eb2:	112d      	asrs	r5, r5, #4
 8018eb4:	d0db      	beq.n	8018e6e <_strtod_l+0x516>
 8018eb6:	2d1f      	cmp	r5, #31
 8018eb8:	dd1e      	ble.n	8018ef8 <_strtod_l+0x5a0>
 8018eba:	2500      	movs	r5, #0
 8018ebc:	46ab      	mov	fp, r5
 8018ebe:	9509      	str	r5, [sp, #36]	; 0x24
 8018ec0:	9505      	str	r5, [sp, #20]
 8018ec2:	2322      	movs	r3, #34	; 0x22
 8018ec4:	f04f 0800 	mov.w	r8, #0
 8018ec8:	f04f 0900 	mov.w	r9, #0
 8018ecc:	6023      	str	r3, [r4, #0]
 8018ece:	e78d      	b.n	8018dec <_strtod_l+0x494>
 8018ed0:	0801d4a1 	.word	0x0801d4a1
 8018ed4:	0801d6cc 	.word	0x0801d6cc
 8018ed8:	0801d499 	.word	0x0801d499
 8018edc:	0801d4d0 	.word	0x0801d4d0
 8018ee0:	0801d85d 	.word	0x0801d85d
 8018ee4:	0801d5e0 	.word	0x0801d5e0
 8018ee8:	0801d5b8 	.word	0x0801d5b8
 8018eec:	7ff00000 	.word	0x7ff00000
 8018ef0:	7ca00000 	.word	0x7ca00000
 8018ef4:	7fefffff 	.word	0x7fefffff
 8018ef8:	f015 0310 	ands.w	r3, r5, #16
 8018efc:	bf18      	it	ne
 8018efe:	236a      	movne	r3, #106	; 0x6a
 8018f00:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 80192a4 <_strtod_l+0x94c>
 8018f04:	9304      	str	r3, [sp, #16]
 8018f06:	4640      	mov	r0, r8
 8018f08:	4649      	mov	r1, r9
 8018f0a:	2300      	movs	r3, #0
 8018f0c:	07ea      	lsls	r2, r5, #31
 8018f0e:	d504      	bpl.n	8018f1a <_strtod_l+0x5c2>
 8018f10:	e9da 2300 	ldrd	r2, r3, [sl]
 8018f14:	f7e7 fb98 	bl	8000648 <__aeabi_dmul>
 8018f18:	2301      	movs	r3, #1
 8018f1a:	106d      	asrs	r5, r5, #1
 8018f1c:	f10a 0a08 	add.w	sl, sl, #8
 8018f20:	d1f4      	bne.n	8018f0c <_strtod_l+0x5b4>
 8018f22:	b10b      	cbz	r3, 8018f28 <_strtod_l+0x5d0>
 8018f24:	4680      	mov	r8, r0
 8018f26:	4689      	mov	r9, r1
 8018f28:	9b04      	ldr	r3, [sp, #16]
 8018f2a:	b1bb      	cbz	r3, 8018f5c <_strtod_l+0x604>
 8018f2c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8018f30:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8018f34:	2b00      	cmp	r3, #0
 8018f36:	4649      	mov	r1, r9
 8018f38:	dd10      	ble.n	8018f5c <_strtod_l+0x604>
 8018f3a:	2b1f      	cmp	r3, #31
 8018f3c:	f340 811e 	ble.w	801917c <_strtod_l+0x824>
 8018f40:	2b34      	cmp	r3, #52	; 0x34
 8018f42:	bfde      	ittt	le
 8018f44:	f04f 33ff 	movle.w	r3, #4294967295
 8018f48:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8018f4c:	4093      	lslle	r3, r2
 8018f4e:	f04f 0800 	mov.w	r8, #0
 8018f52:	bfcc      	ite	gt
 8018f54:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8018f58:	ea03 0901 	andle.w	r9, r3, r1
 8018f5c:	2200      	movs	r2, #0
 8018f5e:	2300      	movs	r3, #0
 8018f60:	4640      	mov	r0, r8
 8018f62:	4649      	mov	r1, r9
 8018f64:	f7e7 fdd8 	bl	8000b18 <__aeabi_dcmpeq>
 8018f68:	2800      	cmp	r0, #0
 8018f6a:	d1a6      	bne.n	8018eba <_strtod_l+0x562>
 8018f6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018f6e:	9300      	str	r3, [sp, #0]
 8018f70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8018f72:	4633      	mov	r3, r6
 8018f74:	465a      	mov	r2, fp
 8018f76:	4620      	mov	r0, r4
 8018f78:	f7ff f8cc 	bl	8018114 <__s2b>
 8018f7c:	9009      	str	r0, [sp, #36]	; 0x24
 8018f7e:	2800      	cmp	r0, #0
 8018f80:	f43f af2a 	beq.w	8018dd8 <_strtod_l+0x480>
 8018f84:	9a08      	ldr	r2, [sp, #32]
 8018f86:	9b05      	ldr	r3, [sp, #20]
 8018f88:	2a00      	cmp	r2, #0
 8018f8a:	eba3 0307 	sub.w	r3, r3, r7
 8018f8e:	bfa8      	it	ge
 8018f90:	2300      	movge	r3, #0
 8018f92:	930c      	str	r3, [sp, #48]	; 0x30
 8018f94:	2500      	movs	r5, #0
 8018f96:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8018f9a:	9312      	str	r3, [sp, #72]	; 0x48
 8018f9c:	46ab      	mov	fp, r5
 8018f9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018fa0:	4620      	mov	r0, r4
 8018fa2:	6859      	ldr	r1, [r3, #4]
 8018fa4:	f7ff f80e 	bl	8017fc4 <_Balloc>
 8018fa8:	9005      	str	r0, [sp, #20]
 8018faa:	2800      	cmp	r0, #0
 8018fac:	f43f af18 	beq.w	8018de0 <_strtod_l+0x488>
 8018fb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018fb2:	691a      	ldr	r2, [r3, #16]
 8018fb4:	3202      	adds	r2, #2
 8018fb6:	f103 010c 	add.w	r1, r3, #12
 8018fba:	0092      	lsls	r2, r2, #2
 8018fbc:	300c      	adds	r0, #12
 8018fbe:	f7fe f872 	bl	80170a6 <memcpy>
 8018fc2:	ec49 8b10 	vmov	d0, r8, r9
 8018fc6:	aa18      	add	r2, sp, #96	; 0x60
 8018fc8:	a917      	add	r1, sp, #92	; 0x5c
 8018fca:	4620      	mov	r0, r4
 8018fcc:	f7ff fbd6 	bl	801877c <__d2b>
 8018fd0:	ec49 8b18 	vmov	d8, r8, r9
 8018fd4:	9016      	str	r0, [sp, #88]	; 0x58
 8018fd6:	2800      	cmp	r0, #0
 8018fd8:	f43f af02 	beq.w	8018de0 <_strtod_l+0x488>
 8018fdc:	2101      	movs	r1, #1
 8018fde:	4620      	mov	r0, r4
 8018fe0:	f7ff f930 	bl	8018244 <__i2b>
 8018fe4:	4683      	mov	fp, r0
 8018fe6:	2800      	cmp	r0, #0
 8018fe8:	f43f aefa 	beq.w	8018de0 <_strtod_l+0x488>
 8018fec:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8018fee:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8018ff0:	2e00      	cmp	r6, #0
 8018ff2:	bfab      	itete	ge
 8018ff4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8018ff6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8018ff8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8018ffa:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8018ffe:	bfac      	ite	ge
 8019000:	eb06 0a03 	addge.w	sl, r6, r3
 8019004:	1b9f      	sublt	r7, r3, r6
 8019006:	9b04      	ldr	r3, [sp, #16]
 8019008:	1af6      	subs	r6, r6, r3
 801900a:	4416      	add	r6, r2
 801900c:	4ba0      	ldr	r3, [pc, #640]	; (8019290 <_strtod_l+0x938>)
 801900e:	3e01      	subs	r6, #1
 8019010:	429e      	cmp	r6, r3
 8019012:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8019016:	f280 80c4 	bge.w	80191a2 <_strtod_l+0x84a>
 801901a:	1b9b      	subs	r3, r3, r6
 801901c:	2b1f      	cmp	r3, #31
 801901e:	eba2 0203 	sub.w	r2, r2, r3
 8019022:	f04f 0101 	mov.w	r1, #1
 8019026:	f300 80b0 	bgt.w	801918a <_strtod_l+0x832>
 801902a:	fa01 f303 	lsl.w	r3, r1, r3
 801902e:	930e      	str	r3, [sp, #56]	; 0x38
 8019030:	2300      	movs	r3, #0
 8019032:	930d      	str	r3, [sp, #52]	; 0x34
 8019034:	eb0a 0602 	add.w	r6, sl, r2
 8019038:	9b04      	ldr	r3, [sp, #16]
 801903a:	45b2      	cmp	sl, r6
 801903c:	4417      	add	r7, r2
 801903e:	441f      	add	r7, r3
 8019040:	4653      	mov	r3, sl
 8019042:	bfa8      	it	ge
 8019044:	4633      	movge	r3, r6
 8019046:	42bb      	cmp	r3, r7
 8019048:	bfa8      	it	ge
 801904a:	463b      	movge	r3, r7
 801904c:	2b00      	cmp	r3, #0
 801904e:	bfc2      	ittt	gt
 8019050:	1af6      	subgt	r6, r6, r3
 8019052:	1aff      	subgt	r7, r7, r3
 8019054:	ebaa 0a03 	subgt.w	sl, sl, r3
 8019058:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801905a:	2b00      	cmp	r3, #0
 801905c:	dd17      	ble.n	801908e <_strtod_l+0x736>
 801905e:	4659      	mov	r1, fp
 8019060:	461a      	mov	r2, r3
 8019062:	4620      	mov	r0, r4
 8019064:	f7ff f9ae 	bl	80183c4 <__pow5mult>
 8019068:	4683      	mov	fp, r0
 801906a:	2800      	cmp	r0, #0
 801906c:	f43f aeb8 	beq.w	8018de0 <_strtod_l+0x488>
 8019070:	4601      	mov	r1, r0
 8019072:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8019074:	4620      	mov	r0, r4
 8019076:	f7ff f8fb 	bl	8018270 <__multiply>
 801907a:	900b      	str	r0, [sp, #44]	; 0x2c
 801907c:	2800      	cmp	r0, #0
 801907e:	f43f aeaf 	beq.w	8018de0 <_strtod_l+0x488>
 8019082:	9916      	ldr	r1, [sp, #88]	; 0x58
 8019084:	4620      	mov	r0, r4
 8019086:	f7fe ffdd 	bl	8018044 <_Bfree>
 801908a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801908c:	9316      	str	r3, [sp, #88]	; 0x58
 801908e:	2e00      	cmp	r6, #0
 8019090:	f300 808c 	bgt.w	80191ac <_strtod_l+0x854>
 8019094:	9b08      	ldr	r3, [sp, #32]
 8019096:	2b00      	cmp	r3, #0
 8019098:	dd08      	ble.n	80190ac <_strtod_l+0x754>
 801909a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801909c:	9905      	ldr	r1, [sp, #20]
 801909e:	4620      	mov	r0, r4
 80190a0:	f7ff f990 	bl	80183c4 <__pow5mult>
 80190a4:	9005      	str	r0, [sp, #20]
 80190a6:	2800      	cmp	r0, #0
 80190a8:	f43f ae9a 	beq.w	8018de0 <_strtod_l+0x488>
 80190ac:	2f00      	cmp	r7, #0
 80190ae:	dd08      	ble.n	80190c2 <_strtod_l+0x76a>
 80190b0:	9905      	ldr	r1, [sp, #20]
 80190b2:	463a      	mov	r2, r7
 80190b4:	4620      	mov	r0, r4
 80190b6:	f7ff f9df 	bl	8018478 <__lshift>
 80190ba:	9005      	str	r0, [sp, #20]
 80190bc:	2800      	cmp	r0, #0
 80190be:	f43f ae8f 	beq.w	8018de0 <_strtod_l+0x488>
 80190c2:	f1ba 0f00 	cmp.w	sl, #0
 80190c6:	dd08      	ble.n	80190da <_strtod_l+0x782>
 80190c8:	4659      	mov	r1, fp
 80190ca:	4652      	mov	r2, sl
 80190cc:	4620      	mov	r0, r4
 80190ce:	f7ff f9d3 	bl	8018478 <__lshift>
 80190d2:	4683      	mov	fp, r0
 80190d4:	2800      	cmp	r0, #0
 80190d6:	f43f ae83 	beq.w	8018de0 <_strtod_l+0x488>
 80190da:	9a05      	ldr	r2, [sp, #20]
 80190dc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80190de:	4620      	mov	r0, r4
 80190e0:	f7ff fa52 	bl	8018588 <__mdiff>
 80190e4:	4605      	mov	r5, r0
 80190e6:	2800      	cmp	r0, #0
 80190e8:	f43f ae7a 	beq.w	8018de0 <_strtod_l+0x488>
 80190ec:	68c3      	ldr	r3, [r0, #12]
 80190ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80190f0:	2300      	movs	r3, #0
 80190f2:	60c3      	str	r3, [r0, #12]
 80190f4:	4659      	mov	r1, fp
 80190f6:	f7ff fa2b 	bl	8018550 <__mcmp>
 80190fa:	2800      	cmp	r0, #0
 80190fc:	da60      	bge.n	80191c0 <_strtod_l+0x868>
 80190fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019100:	ea53 0308 	orrs.w	r3, r3, r8
 8019104:	f040 8084 	bne.w	8019210 <_strtod_l+0x8b8>
 8019108:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801910c:	2b00      	cmp	r3, #0
 801910e:	d17f      	bne.n	8019210 <_strtod_l+0x8b8>
 8019110:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8019114:	0d1b      	lsrs	r3, r3, #20
 8019116:	051b      	lsls	r3, r3, #20
 8019118:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801911c:	d978      	bls.n	8019210 <_strtod_l+0x8b8>
 801911e:	696b      	ldr	r3, [r5, #20]
 8019120:	b913      	cbnz	r3, 8019128 <_strtod_l+0x7d0>
 8019122:	692b      	ldr	r3, [r5, #16]
 8019124:	2b01      	cmp	r3, #1
 8019126:	dd73      	ble.n	8019210 <_strtod_l+0x8b8>
 8019128:	4629      	mov	r1, r5
 801912a:	2201      	movs	r2, #1
 801912c:	4620      	mov	r0, r4
 801912e:	f7ff f9a3 	bl	8018478 <__lshift>
 8019132:	4659      	mov	r1, fp
 8019134:	4605      	mov	r5, r0
 8019136:	f7ff fa0b 	bl	8018550 <__mcmp>
 801913a:	2800      	cmp	r0, #0
 801913c:	dd68      	ble.n	8019210 <_strtod_l+0x8b8>
 801913e:	9904      	ldr	r1, [sp, #16]
 8019140:	4a54      	ldr	r2, [pc, #336]	; (8019294 <_strtod_l+0x93c>)
 8019142:	464b      	mov	r3, r9
 8019144:	2900      	cmp	r1, #0
 8019146:	f000 8084 	beq.w	8019252 <_strtod_l+0x8fa>
 801914a:	ea02 0109 	and.w	r1, r2, r9
 801914e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8019152:	dc7e      	bgt.n	8019252 <_strtod_l+0x8fa>
 8019154:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8019158:	f77f aeb3 	ble.w	8018ec2 <_strtod_l+0x56a>
 801915c:	4b4e      	ldr	r3, [pc, #312]	; (8019298 <_strtod_l+0x940>)
 801915e:	4640      	mov	r0, r8
 8019160:	4649      	mov	r1, r9
 8019162:	2200      	movs	r2, #0
 8019164:	f7e7 fa70 	bl	8000648 <__aeabi_dmul>
 8019168:	4b4a      	ldr	r3, [pc, #296]	; (8019294 <_strtod_l+0x93c>)
 801916a:	400b      	ands	r3, r1
 801916c:	4680      	mov	r8, r0
 801916e:	4689      	mov	r9, r1
 8019170:	2b00      	cmp	r3, #0
 8019172:	f47f ae3f 	bne.w	8018df4 <_strtod_l+0x49c>
 8019176:	2322      	movs	r3, #34	; 0x22
 8019178:	6023      	str	r3, [r4, #0]
 801917a:	e63b      	b.n	8018df4 <_strtod_l+0x49c>
 801917c:	f04f 32ff 	mov.w	r2, #4294967295
 8019180:	fa02 f303 	lsl.w	r3, r2, r3
 8019184:	ea03 0808 	and.w	r8, r3, r8
 8019188:	e6e8      	b.n	8018f5c <_strtod_l+0x604>
 801918a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 801918e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8019192:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8019196:	36e2      	adds	r6, #226	; 0xe2
 8019198:	fa01 f306 	lsl.w	r3, r1, r6
 801919c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 80191a0:	e748      	b.n	8019034 <_strtod_l+0x6dc>
 80191a2:	2100      	movs	r1, #0
 80191a4:	2301      	movs	r3, #1
 80191a6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 80191aa:	e743      	b.n	8019034 <_strtod_l+0x6dc>
 80191ac:	9916      	ldr	r1, [sp, #88]	; 0x58
 80191ae:	4632      	mov	r2, r6
 80191b0:	4620      	mov	r0, r4
 80191b2:	f7ff f961 	bl	8018478 <__lshift>
 80191b6:	9016      	str	r0, [sp, #88]	; 0x58
 80191b8:	2800      	cmp	r0, #0
 80191ba:	f47f af6b 	bne.w	8019094 <_strtod_l+0x73c>
 80191be:	e60f      	b.n	8018de0 <_strtod_l+0x488>
 80191c0:	46ca      	mov	sl, r9
 80191c2:	d171      	bne.n	80192a8 <_strtod_l+0x950>
 80191c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80191c6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80191ca:	b352      	cbz	r2, 8019222 <_strtod_l+0x8ca>
 80191cc:	4a33      	ldr	r2, [pc, #204]	; (801929c <_strtod_l+0x944>)
 80191ce:	4293      	cmp	r3, r2
 80191d0:	d12a      	bne.n	8019228 <_strtod_l+0x8d0>
 80191d2:	9b04      	ldr	r3, [sp, #16]
 80191d4:	4641      	mov	r1, r8
 80191d6:	b1fb      	cbz	r3, 8019218 <_strtod_l+0x8c0>
 80191d8:	4b2e      	ldr	r3, [pc, #184]	; (8019294 <_strtod_l+0x93c>)
 80191da:	ea09 0303 	and.w	r3, r9, r3
 80191de:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80191e2:	f04f 32ff 	mov.w	r2, #4294967295
 80191e6:	d81a      	bhi.n	801921e <_strtod_l+0x8c6>
 80191e8:	0d1b      	lsrs	r3, r3, #20
 80191ea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80191ee:	fa02 f303 	lsl.w	r3, r2, r3
 80191f2:	4299      	cmp	r1, r3
 80191f4:	d118      	bne.n	8019228 <_strtod_l+0x8d0>
 80191f6:	4b2a      	ldr	r3, [pc, #168]	; (80192a0 <_strtod_l+0x948>)
 80191f8:	459a      	cmp	sl, r3
 80191fa:	d102      	bne.n	8019202 <_strtod_l+0x8aa>
 80191fc:	3101      	adds	r1, #1
 80191fe:	f43f adef 	beq.w	8018de0 <_strtod_l+0x488>
 8019202:	4b24      	ldr	r3, [pc, #144]	; (8019294 <_strtod_l+0x93c>)
 8019204:	ea0a 0303 	and.w	r3, sl, r3
 8019208:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 801920c:	f04f 0800 	mov.w	r8, #0
 8019210:	9b04      	ldr	r3, [sp, #16]
 8019212:	2b00      	cmp	r3, #0
 8019214:	d1a2      	bne.n	801915c <_strtod_l+0x804>
 8019216:	e5ed      	b.n	8018df4 <_strtod_l+0x49c>
 8019218:	f04f 33ff 	mov.w	r3, #4294967295
 801921c:	e7e9      	b.n	80191f2 <_strtod_l+0x89a>
 801921e:	4613      	mov	r3, r2
 8019220:	e7e7      	b.n	80191f2 <_strtod_l+0x89a>
 8019222:	ea53 0308 	orrs.w	r3, r3, r8
 8019226:	d08a      	beq.n	801913e <_strtod_l+0x7e6>
 8019228:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801922a:	b1e3      	cbz	r3, 8019266 <_strtod_l+0x90e>
 801922c:	ea13 0f0a 	tst.w	r3, sl
 8019230:	d0ee      	beq.n	8019210 <_strtod_l+0x8b8>
 8019232:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019234:	9a04      	ldr	r2, [sp, #16]
 8019236:	4640      	mov	r0, r8
 8019238:	4649      	mov	r1, r9
 801923a:	b1c3      	cbz	r3, 801926e <_strtod_l+0x916>
 801923c:	f7ff fb6f 	bl	801891e <sulp>
 8019240:	4602      	mov	r2, r0
 8019242:	460b      	mov	r3, r1
 8019244:	ec51 0b18 	vmov	r0, r1, d8
 8019248:	f7e7 f848 	bl	80002dc <__adddf3>
 801924c:	4680      	mov	r8, r0
 801924e:	4689      	mov	r9, r1
 8019250:	e7de      	b.n	8019210 <_strtod_l+0x8b8>
 8019252:	4013      	ands	r3, r2
 8019254:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8019258:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 801925c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8019260:	f04f 38ff 	mov.w	r8, #4294967295
 8019264:	e7d4      	b.n	8019210 <_strtod_l+0x8b8>
 8019266:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8019268:	ea13 0f08 	tst.w	r3, r8
 801926c:	e7e0      	b.n	8019230 <_strtod_l+0x8d8>
 801926e:	f7ff fb56 	bl	801891e <sulp>
 8019272:	4602      	mov	r2, r0
 8019274:	460b      	mov	r3, r1
 8019276:	ec51 0b18 	vmov	r0, r1, d8
 801927a:	f7e7 f82d 	bl	80002d8 <__aeabi_dsub>
 801927e:	2200      	movs	r2, #0
 8019280:	2300      	movs	r3, #0
 8019282:	4680      	mov	r8, r0
 8019284:	4689      	mov	r9, r1
 8019286:	f7e7 fc47 	bl	8000b18 <__aeabi_dcmpeq>
 801928a:	2800      	cmp	r0, #0
 801928c:	d0c0      	beq.n	8019210 <_strtod_l+0x8b8>
 801928e:	e618      	b.n	8018ec2 <_strtod_l+0x56a>
 8019290:	fffffc02 	.word	0xfffffc02
 8019294:	7ff00000 	.word	0x7ff00000
 8019298:	39500000 	.word	0x39500000
 801929c:	000fffff 	.word	0x000fffff
 80192a0:	7fefffff 	.word	0x7fefffff
 80192a4:	0801d6e0 	.word	0x0801d6e0
 80192a8:	4659      	mov	r1, fp
 80192aa:	4628      	mov	r0, r5
 80192ac:	f7ff fac0 	bl	8018830 <__ratio>
 80192b0:	ec57 6b10 	vmov	r6, r7, d0
 80192b4:	ee10 0a10 	vmov	r0, s0
 80192b8:	2200      	movs	r2, #0
 80192ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80192be:	4639      	mov	r1, r7
 80192c0:	f7e7 fc3e 	bl	8000b40 <__aeabi_dcmple>
 80192c4:	2800      	cmp	r0, #0
 80192c6:	d071      	beq.n	80193ac <_strtod_l+0xa54>
 80192c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80192ca:	2b00      	cmp	r3, #0
 80192cc:	d17c      	bne.n	80193c8 <_strtod_l+0xa70>
 80192ce:	f1b8 0f00 	cmp.w	r8, #0
 80192d2:	d15a      	bne.n	801938a <_strtod_l+0xa32>
 80192d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80192d8:	2b00      	cmp	r3, #0
 80192da:	d15d      	bne.n	8019398 <_strtod_l+0xa40>
 80192dc:	4b90      	ldr	r3, [pc, #576]	; (8019520 <_strtod_l+0xbc8>)
 80192de:	2200      	movs	r2, #0
 80192e0:	4630      	mov	r0, r6
 80192e2:	4639      	mov	r1, r7
 80192e4:	f7e7 fc22 	bl	8000b2c <__aeabi_dcmplt>
 80192e8:	2800      	cmp	r0, #0
 80192ea:	d15c      	bne.n	80193a6 <_strtod_l+0xa4e>
 80192ec:	4630      	mov	r0, r6
 80192ee:	4639      	mov	r1, r7
 80192f0:	4b8c      	ldr	r3, [pc, #560]	; (8019524 <_strtod_l+0xbcc>)
 80192f2:	2200      	movs	r2, #0
 80192f4:	f7e7 f9a8 	bl	8000648 <__aeabi_dmul>
 80192f8:	4606      	mov	r6, r0
 80192fa:	460f      	mov	r7, r1
 80192fc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8019300:	9606      	str	r6, [sp, #24]
 8019302:	9307      	str	r3, [sp, #28]
 8019304:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8019308:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 801930c:	4b86      	ldr	r3, [pc, #536]	; (8019528 <_strtod_l+0xbd0>)
 801930e:	ea0a 0303 	and.w	r3, sl, r3
 8019312:	930d      	str	r3, [sp, #52]	; 0x34
 8019314:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8019316:	4b85      	ldr	r3, [pc, #532]	; (801952c <_strtod_l+0xbd4>)
 8019318:	429a      	cmp	r2, r3
 801931a:	f040 8090 	bne.w	801943e <_strtod_l+0xae6>
 801931e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8019322:	ec49 8b10 	vmov	d0, r8, r9
 8019326:	f7ff f9b9 	bl	801869c <__ulp>
 801932a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801932e:	ec51 0b10 	vmov	r0, r1, d0
 8019332:	f7e7 f989 	bl	8000648 <__aeabi_dmul>
 8019336:	4642      	mov	r2, r8
 8019338:	464b      	mov	r3, r9
 801933a:	f7e6 ffcf 	bl	80002dc <__adddf3>
 801933e:	460b      	mov	r3, r1
 8019340:	4979      	ldr	r1, [pc, #484]	; (8019528 <_strtod_l+0xbd0>)
 8019342:	4a7b      	ldr	r2, [pc, #492]	; (8019530 <_strtod_l+0xbd8>)
 8019344:	4019      	ands	r1, r3
 8019346:	4291      	cmp	r1, r2
 8019348:	4680      	mov	r8, r0
 801934a:	d944      	bls.n	80193d6 <_strtod_l+0xa7e>
 801934c:	ee18 2a90 	vmov	r2, s17
 8019350:	4b78      	ldr	r3, [pc, #480]	; (8019534 <_strtod_l+0xbdc>)
 8019352:	429a      	cmp	r2, r3
 8019354:	d104      	bne.n	8019360 <_strtod_l+0xa08>
 8019356:	ee18 3a10 	vmov	r3, s16
 801935a:	3301      	adds	r3, #1
 801935c:	f43f ad40 	beq.w	8018de0 <_strtod_l+0x488>
 8019360:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8019534 <_strtod_l+0xbdc>
 8019364:	f04f 38ff 	mov.w	r8, #4294967295
 8019368:	9916      	ldr	r1, [sp, #88]	; 0x58
 801936a:	4620      	mov	r0, r4
 801936c:	f7fe fe6a 	bl	8018044 <_Bfree>
 8019370:	9905      	ldr	r1, [sp, #20]
 8019372:	4620      	mov	r0, r4
 8019374:	f7fe fe66 	bl	8018044 <_Bfree>
 8019378:	4659      	mov	r1, fp
 801937a:	4620      	mov	r0, r4
 801937c:	f7fe fe62 	bl	8018044 <_Bfree>
 8019380:	4629      	mov	r1, r5
 8019382:	4620      	mov	r0, r4
 8019384:	f7fe fe5e 	bl	8018044 <_Bfree>
 8019388:	e609      	b.n	8018f9e <_strtod_l+0x646>
 801938a:	f1b8 0f01 	cmp.w	r8, #1
 801938e:	d103      	bne.n	8019398 <_strtod_l+0xa40>
 8019390:	f1b9 0f00 	cmp.w	r9, #0
 8019394:	f43f ad95 	beq.w	8018ec2 <_strtod_l+0x56a>
 8019398:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80194f0 <_strtod_l+0xb98>
 801939c:	4f60      	ldr	r7, [pc, #384]	; (8019520 <_strtod_l+0xbc8>)
 801939e:	ed8d 7b06 	vstr	d7, [sp, #24]
 80193a2:	2600      	movs	r6, #0
 80193a4:	e7ae      	b.n	8019304 <_strtod_l+0x9ac>
 80193a6:	4f5f      	ldr	r7, [pc, #380]	; (8019524 <_strtod_l+0xbcc>)
 80193a8:	2600      	movs	r6, #0
 80193aa:	e7a7      	b.n	80192fc <_strtod_l+0x9a4>
 80193ac:	4b5d      	ldr	r3, [pc, #372]	; (8019524 <_strtod_l+0xbcc>)
 80193ae:	4630      	mov	r0, r6
 80193b0:	4639      	mov	r1, r7
 80193b2:	2200      	movs	r2, #0
 80193b4:	f7e7 f948 	bl	8000648 <__aeabi_dmul>
 80193b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80193ba:	4606      	mov	r6, r0
 80193bc:	460f      	mov	r7, r1
 80193be:	2b00      	cmp	r3, #0
 80193c0:	d09c      	beq.n	80192fc <_strtod_l+0x9a4>
 80193c2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80193c6:	e79d      	b.n	8019304 <_strtod_l+0x9ac>
 80193c8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80194f8 <_strtod_l+0xba0>
 80193cc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80193d0:	ec57 6b17 	vmov	r6, r7, d7
 80193d4:	e796      	b.n	8019304 <_strtod_l+0x9ac>
 80193d6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80193da:	9b04      	ldr	r3, [sp, #16]
 80193dc:	46ca      	mov	sl, r9
 80193de:	2b00      	cmp	r3, #0
 80193e0:	d1c2      	bne.n	8019368 <_strtod_l+0xa10>
 80193e2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80193e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80193e8:	0d1b      	lsrs	r3, r3, #20
 80193ea:	051b      	lsls	r3, r3, #20
 80193ec:	429a      	cmp	r2, r3
 80193ee:	d1bb      	bne.n	8019368 <_strtod_l+0xa10>
 80193f0:	4630      	mov	r0, r6
 80193f2:	4639      	mov	r1, r7
 80193f4:	f7e7 fc88 	bl	8000d08 <__aeabi_d2lz>
 80193f8:	f7e7 f8f8 	bl	80005ec <__aeabi_l2d>
 80193fc:	4602      	mov	r2, r0
 80193fe:	460b      	mov	r3, r1
 8019400:	4630      	mov	r0, r6
 8019402:	4639      	mov	r1, r7
 8019404:	f7e6 ff68 	bl	80002d8 <__aeabi_dsub>
 8019408:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801940a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801940e:	ea43 0308 	orr.w	r3, r3, r8
 8019412:	4313      	orrs	r3, r2
 8019414:	4606      	mov	r6, r0
 8019416:	460f      	mov	r7, r1
 8019418:	d054      	beq.n	80194c4 <_strtod_l+0xb6c>
 801941a:	a339      	add	r3, pc, #228	; (adr r3, 8019500 <_strtod_l+0xba8>)
 801941c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019420:	f7e7 fb84 	bl	8000b2c <__aeabi_dcmplt>
 8019424:	2800      	cmp	r0, #0
 8019426:	f47f ace5 	bne.w	8018df4 <_strtod_l+0x49c>
 801942a:	a337      	add	r3, pc, #220	; (adr r3, 8019508 <_strtod_l+0xbb0>)
 801942c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019430:	4630      	mov	r0, r6
 8019432:	4639      	mov	r1, r7
 8019434:	f7e7 fb98 	bl	8000b68 <__aeabi_dcmpgt>
 8019438:	2800      	cmp	r0, #0
 801943a:	d095      	beq.n	8019368 <_strtod_l+0xa10>
 801943c:	e4da      	b.n	8018df4 <_strtod_l+0x49c>
 801943e:	9b04      	ldr	r3, [sp, #16]
 8019440:	b333      	cbz	r3, 8019490 <_strtod_l+0xb38>
 8019442:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019444:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8019448:	d822      	bhi.n	8019490 <_strtod_l+0xb38>
 801944a:	a331      	add	r3, pc, #196	; (adr r3, 8019510 <_strtod_l+0xbb8>)
 801944c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019450:	4630      	mov	r0, r6
 8019452:	4639      	mov	r1, r7
 8019454:	f7e7 fb74 	bl	8000b40 <__aeabi_dcmple>
 8019458:	b1a0      	cbz	r0, 8019484 <_strtod_l+0xb2c>
 801945a:	4639      	mov	r1, r7
 801945c:	4630      	mov	r0, r6
 801945e:	f7e7 fbcb 	bl	8000bf8 <__aeabi_d2uiz>
 8019462:	2801      	cmp	r0, #1
 8019464:	bf38      	it	cc
 8019466:	2001      	movcc	r0, #1
 8019468:	f7e7 f874 	bl	8000554 <__aeabi_ui2d>
 801946c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801946e:	4606      	mov	r6, r0
 8019470:	460f      	mov	r7, r1
 8019472:	bb23      	cbnz	r3, 80194be <_strtod_l+0xb66>
 8019474:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8019478:	9010      	str	r0, [sp, #64]	; 0x40
 801947a:	9311      	str	r3, [sp, #68]	; 0x44
 801947c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8019480:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8019484:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019486:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8019488:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801948c:	1a9b      	subs	r3, r3, r2
 801948e:	930f      	str	r3, [sp, #60]	; 0x3c
 8019490:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8019494:	eeb0 0a48 	vmov.f32	s0, s16
 8019498:	eef0 0a68 	vmov.f32	s1, s17
 801949c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80194a0:	f7ff f8fc 	bl	801869c <__ulp>
 80194a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80194a8:	ec53 2b10 	vmov	r2, r3, d0
 80194ac:	f7e7 f8cc 	bl	8000648 <__aeabi_dmul>
 80194b0:	ec53 2b18 	vmov	r2, r3, d8
 80194b4:	f7e6 ff12 	bl	80002dc <__adddf3>
 80194b8:	4680      	mov	r8, r0
 80194ba:	4689      	mov	r9, r1
 80194bc:	e78d      	b.n	80193da <_strtod_l+0xa82>
 80194be:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80194c2:	e7db      	b.n	801947c <_strtod_l+0xb24>
 80194c4:	a314      	add	r3, pc, #80	; (adr r3, 8019518 <_strtod_l+0xbc0>)
 80194c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80194ca:	f7e7 fb2f 	bl	8000b2c <__aeabi_dcmplt>
 80194ce:	e7b3      	b.n	8019438 <_strtod_l+0xae0>
 80194d0:	2300      	movs	r3, #0
 80194d2:	930a      	str	r3, [sp, #40]	; 0x28
 80194d4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80194d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80194d8:	6013      	str	r3, [r2, #0]
 80194da:	f7ff ba7c 	b.w	80189d6 <_strtod_l+0x7e>
 80194de:	2a65      	cmp	r2, #101	; 0x65
 80194e0:	f43f ab75 	beq.w	8018bce <_strtod_l+0x276>
 80194e4:	2a45      	cmp	r2, #69	; 0x45
 80194e6:	f43f ab72 	beq.w	8018bce <_strtod_l+0x276>
 80194ea:	2301      	movs	r3, #1
 80194ec:	f7ff bbaa 	b.w	8018c44 <_strtod_l+0x2ec>
 80194f0:	00000000 	.word	0x00000000
 80194f4:	bff00000 	.word	0xbff00000
 80194f8:	00000000 	.word	0x00000000
 80194fc:	3ff00000 	.word	0x3ff00000
 8019500:	94a03595 	.word	0x94a03595
 8019504:	3fdfffff 	.word	0x3fdfffff
 8019508:	35afe535 	.word	0x35afe535
 801950c:	3fe00000 	.word	0x3fe00000
 8019510:	ffc00000 	.word	0xffc00000
 8019514:	41dfffff 	.word	0x41dfffff
 8019518:	94a03595 	.word	0x94a03595
 801951c:	3fcfffff 	.word	0x3fcfffff
 8019520:	3ff00000 	.word	0x3ff00000
 8019524:	3fe00000 	.word	0x3fe00000
 8019528:	7ff00000 	.word	0x7ff00000
 801952c:	7fe00000 	.word	0x7fe00000
 8019530:	7c9fffff 	.word	0x7c9fffff
 8019534:	7fefffff 	.word	0x7fefffff

08019538 <_strtod_r>:
 8019538:	4b01      	ldr	r3, [pc, #4]	; (8019540 <_strtod_r+0x8>)
 801953a:	f7ff ba0d 	b.w	8018958 <_strtod_l>
 801953e:	bf00      	nop
 8019540:	200003d4 	.word	0x200003d4

08019544 <_strtol_l.constprop.0>:
 8019544:	2b01      	cmp	r3, #1
 8019546:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801954a:	d001      	beq.n	8019550 <_strtol_l.constprop.0+0xc>
 801954c:	2b24      	cmp	r3, #36	; 0x24
 801954e:	d906      	bls.n	801955e <_strtol_l.constprop.0+0x1a>
 8019550:	f7fd fd7c 	bl	801704c <__errno>
 8019554:	2316      	movs	r3, #22
 8019556:	6003      	str	r3, [r0, #0]
 8019558:	2000      	movs	r0, #0
 801955a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801955e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8019644 <_strtol_l.constprop.0+0x100>
 8019562:	460d      	mov	r5, r1
 8019564:	462e      	mov	r6, r5
 8019566:	f815 4b01 	ldrb.w	r4, [r5], #1
 801956a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 801956e:	f017 0708 	ands.w	r7, r7, #8
 8019572:	d1f7      	bne.n	8019564 <_strtol_l.constprop.0+0x20>
 8019574:	2c2d      	cmp	r4, #45	; 0x2d
 8019576:	d132      	bne.n	80195de <_strtol_l.constprop.0+0x9a>
 8019578:	782c      	ldrb	r4, [r5, #0]
 801957a:	2701      	movs	r7, #1
 801957c:	1cb5      	adds	r5, r6, #2
 801957e:	2b00      	cmp	r3, #0
 8019580:	d05b      	beq.n	801963a <_strtol_l.constprop.0+0xf6>
 8019582:	2b10      	cmp	r3, #16
 8019584:	d109      	bne.n	801959a <_strtol_l.constprop.0+0x56>
 8019586:	2c30      	cmp	r4, #48	; 0x30
 8019588:	d107      	bne.n	801959a <_strtol_l.constprop.0+0x56>
 801958a:	782c      	ldrb	r4, [r5, #0]
 801958c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8019590:	2c58      	cmp	r4, #88	; 0x58
 8019592:	d14d      	bne.n	8019630 <_strtol_l.constprop.0+0xec>
 8019594:	786c      	ldrb	r4, [r5, #1]
 8019596:	2310      	movs	r3, #16
 8019598:	3502      	adds	r5, #2
 801959a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801959e:	f108 38ff 	add.w	r8, r8, #4294967295
 80195a2:	f04f 0e00 	mov.w	lr, #0
 80195a6:	fbb8 f9f3 	udiv	r9, r8, r3
 80195aa:	4676      	mov	r6, lr
 80195ac:	fb03 8a19 	mls	sl, r3, r9, r8
 80195b0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80195b4:	f1bc 0f09 	cmp.w	ip, #9
 80195b8:	d816      	bhi.n	80195e8 <_strtol_l.constprop.0+0xa4>
 80195ba:	4664      	mov	r4, ip
 80195bc:	42a3      	cmp	r3, r4
 80195be:	dd24      	ble.n	801960a <_strtol_l.constprop.0+0xc6>
 80195c0:	f1be 3fff 	cmp.w	lr, #4294967295
 80195c4:	d008      	beq.n	80195d8 <_strtol_l.constprop.0+0x94>
 80195c6:	45b1      	cmp	r9, r6
 80195c8:	d31c      	bcc.n	8019604 <_strtol_l.constprop.0+0xc0>
 80195ca:	d101      	bne.n	80195d0 <_strtol_l.constprop.0+0x8c>
 80195cc:	45a2      	cmp	sl, r4
 80195ce:	db19      	blt.n	8019604 <_strtol_l.constprop.0+0xc0>
 80195d0:	fb06 4603 	mla	r6, r6, r3, r4
 80195d4:	f04f 0e01 	mov.w	lr, #1
 80195d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80195dc:	e7e8      	b.n	80195b0 <_strtol_l.constprop.0+0x6c>
 80195de:	2c2b      	cmp	r4, #43	; 0x2b
 80195e0:	bf04      	itt	eq
 80195e2:	782c      	ldrbeq	r4, [r5, #0]
 80195e4:	1cb5      	addeq	r5, r6, #2
 80195e6:	e7ca      	b.n	801957e <_strtol_l.constprop.0+0x3a>
 80195e8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80195ec:	f1bc 0f19 	cmp.w	ip, #25
 80195f0:	d801      	bhi.n	80195f6 <_strtol_l.constprop.0+0xb2>
 80195f2:	3c37      	subs	r4, #55	; 0x37
 80195f4:	e7e2      	b.n	80195bc <_strtol_l.constprop.0+0x78>
 80195f6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80195fa:	f1bc 0f19 	cmp.w	ip, #25
 80195fe:	d804      	bhi.n	801960a <_strtol_l.constprop.0+0xc6>
 8019600:	3c57      	subs	r4, #87	; 0x57
 8019602:	e7db      	b.n	80195bc <_strtol_l.constprop.0+0x78>
 8019604:	f04f 3eff 	mov.w	lr, #4294967295
 8019608:	e7e6      	b.n	80195d8 <_strtol_l.constprop.0+0x94>
 801960a:	f1be 3fff 	cmp.w	lr, #4294967295
 801960e:	d105      	bne.n	801961c <_strtol_l.constprop.0+0xd8>
 8019610:	2322      	movs	r3, #34	; 0x22
 8019612:	6003      	str	r3, [r0, #0]
 8019614:	4646      	mov	r6, r8
 8019616:	b942      	cbnz	r2, 801962a <_strtol_l.constprop.0+0xe6>
 8019618:	4630      	mov	r0, r6
 801961a:	e79e      	b.n	801955a <_strtol_l.constprop.0+0x16>
 801961c:	b107      	cbz	r7, 8019620 <_strtol_l.constprop.0+0xdc>
 801961e:	4276      	negs	r6, r6
 8019620:	2a00      	cmp	r2, #0
 8019622:	d0f9      	beq.n	8019618 <_strtol_l.constprop.0+0xd4>
 8019624:	f1be 0f00 	cmp.w	lr, #0
 8019628:	d000      	beq.n	801962c <_strtol_l.constprop.0+0xe8>
 801962a:	1e69      	subs	r1, r5, #1
 801962c:	6011      	str	r1, [r2, #0]
 801962e:	e7f3      	b.n	8019618 <_strtol_l.constprop.0+0xd4>
 8019630:	2430      	movs	r4, #48	; 0x30
 8019632:	2b00      	cmp	r3, #0
 8019634:	d1b1      	bne.n	801959a <_strtol_l.constprop.0+0x56>
 8019636:	2308      	movs	r3, #8
 8019638:	e7af      	b.n	801959a <_strtol_l.constprop.0+0x56>
 801963a:	2c30      	cmp	r4, #48	; 0x30
 801963c:	d0a5      	beq.n	801958a <_strtol_l.constprop.0+0x46>
 801963e:	230a      	movs	r3, #10
 8019640:	e7ab      	b.n	801959a <_strtol_l.constprop.0+0x56>
 8019642:	bf00      	nop
 8019644:	0801d709 	.word	0x0801d709

08019648 <_strtol_r>:
 8019648:	f7ff bf7c 	b.w	8019544 <_strtol_l.constprop.0>

0801964c <__ssputs_r>:
 801964c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019650:	688e      	ldr	r6, [r1, #8]
 8019652:	461f      	mov	r7, r3
 8019654:	42be      	cmp	r6, r7
 8019656:	680b      	ldr	r3, [r1, #0]
 8019658:	4682      	mov	sl, r0
 801965a:	460c      	mov	r4, r1
 801965c:	4690      	mov	r8, r2
 801965e:	d82c      	bhi.n	80196ba <__ssputs_r+0x6e>
 8019660:	898a      	ldrh	r2, [r1, #12]
 8019662:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8019666:	d026      	beq.n	80196b6 <__ssputs_r+0x6a>
 8019668:	6965      	ldr	r5, [r4, #20]
 801966a:	6909      	ldr	r1, [r1, #16]
 801966c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019670:	eba3 0901 	sub.w	r9, r3, r1
 8019674:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019678:	1c7b      	adds	r3, r7, #1
 801967a:	444b      	add	r3, r9
 801967c:	106d      	asrs	r5, r5, #1
 801967e:	429d      	cmp	r5, r3
 8019680:	bf38      	it	cc
 8019682:	461d      	movcc	r5, r3
 8019684:	0553      	lsls	r3, r2, #21
 8019686:	d527      	bpl.n	80196d8 <__ssputs_r+0x8c>
 8019688:	4629      	mov	r1, r5
 801968a:	f7fe fc0f 	bl	8017eac <_malloc_r>
 801968e:	4606      	mov	r6, r0
 8019690:	b360      	cbz	r0, 80196ec <__ssputs_r+0xa0>
 8019692:	6921      	ldr	r1, [r4, #16]
 8019694:	464a      	mov	r2, r9
 8019696:	f7fd fd06 	bl	80170a6 <memcpy>
 801969a:	89a3      	ldrh	r3, [r4, #12]
 801969c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80196a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80196a4:	81a3      	strh	r3, [r4, #12]
 80196a6:	6126      	str	r6, [r4, #16]
 80196a8:	6165      	str	r5, [r4, #20]
 80196aa:	444e      	add	r6, r9
 80196ac:	eba5 0509 	sub.w	r5, r5, r9
 80196b0:	6026      	str	r6, [r4, #0]
 80196b2:	60a5      	str	r5, [r4, #8]
 80196b4:	463e      	mov	r6, r7
 80196b6:	42be      	cmp	r6, r7
 80196b8:	d900      	bls.n	80196bc <__ssputs_r+0x70>
 80196ba:	463e      	mov	r6, r7
 80196bc:	6820      	ldr	r0, [r4, #0]
 80196be:	4632      	mov	r2, r6
 80196c0:	4641      	mov	r1, r8
 80196c2:	f000 f9c9 	bl	8019a58 <memmove>
 80196c6:	68a3      	ldr	r3, [r4, #8]
 80196c8:	1b9b      	subs	r3, r3, r6
 80196ca:	60a3      	str	r3, [r4, #8]
 80196cc:	6823      	ldr	r3, [r4, #0]
 80196ce:	4433      	add	r3, r6
 80196d0:	6023      	str	r3, [r4, #0]
 80196d2:	2000      	movs	r0, #0
 80196d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80196d8:	462a      	mov	r2, r5
 80196da:	f000 fd9e 	bl	801a21a <_realloc_r>
 80196de:	4606      	mov	r6, r0
 80196e0:	2800      	cmp	r0, #0
 80196e2:	d1e0      	bne.n	80196a6 <__ssputs_r+0x5a>
 80196e4:	6921      	ldr	r1, [r4, #16]
 80196e6:	4650      	mov	r0, sl
 80196e8:	f7fe fb6c 	bl	8017dc4 <_free_r>
 80196ec:	230c      	movs	r3, #12
 80196ee:	f8ca 3000 	str.w	r3, [sl]
 80196f2:	89a3      	ldrh	r3, [r4, #12]
 80196f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80196f8:	81a3      	strh	r3, [r4, #12]
 80196fa:	f04f 30ff 	mov.w	r0, #4294967295
 80196fe:	e7e9      	b.n	80196d4 <__ssputs_r+0x88>

08019700 <_svfiprintf_r>:
 8019700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019704:	4698      	mov	r8, r3
 8019706:	898b      	ldrh	r3, [r1, #12]
 8019708:	061b      	lsls	r3, r3, #24
 801970a:	b09d      	sub	sp, #116	; 0x74
 801970c:	4607      	mov	r7, r0
 801970e:	460d      	mov	r5, r1
 8019710:	4614      	mov	r4, r2
 8019712:	d50e      	bpl.n	8019732 <_svfiprintf_r+0x32>
 8019714:	690b      	ldr	r3, [r1, #16]
 8019716:	b963      	cbnz	r3, 8019732 <_svfiprintf_r+0x32>
 8019718:	2140      	movs	r1, #64	; 0x40
 801971a:	f7fe fbc7 	bl	8017eac <_malloc_r>
 801971e:	6028      	str	r0, [r5, #0]
 8019720:	6128      	str	r0, [r5, #16]
 8019722:	b920      	cbnz	r0, 801972e <_svfiprintf_r+0x2e>
 8019724:	230c      	movs	r3, #12
 8019726:	603b      	str	r3, [r7, #0]
 8019728:	f04f 30ff 	mov.w	r0, #4294967295
 801972c:	e0d0      	b.n	80198d0 <_svfiprintf_r+0x1d0>
 801972e:	2340      	movs	r3, #64	; 0x40
 8019730:	616b      	str	r3, [r5, #20]
 8019732:	2300      	movs	r3, #0
 8019734:	9309      	str	r3, [sp, #36]	; 0x24
 8019736:	2320      	movs	r3, #32
 8019738:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801973c:	f8cd 800c 	str.w	r8, [sp, #12]
 8019740:	2330      	movs	r3, #48	; 0x30
 8019742:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80198e8 <_svfiprintf_r+0x1e8>
 8019746:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801974a:	f04f 0901 	mov.w	r9, #1
 801974e:	4623      	mov	r3, r4
 8019750:	469a      	mov	sl, r3
 8019752:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019756:	b10a      	cbz	r2, 801975c <_svfiprintf_r+0x5c>
 8019758:	2a25      	cmp	r2, #37	; 0x25
 801975a:	d1f9      	bne.n	8019750 <_svfiprintf_r+0x50>
 801975c:	ebba 0b04 	subs.w	fp, sl, r4
 8019760:	d00b      	beq.n	801977a <_svfiprintf_r+0x7a>
 8019762:	465b      	mov	r3, fp
 8019764:	4622      	mov	r2, r4
 8019766:	4629      	mov	r1, r5
 8019768:	4638      	mov	r0, r7
 801976a:	f7ff ff6f 	bl	801964c <__ssputs_r>
 801976e:	3001      	adds	r0, #1
 8019770:	f000 80a9 	beq.w	80198c6 <_svfiprintf_r+0x1c6>
 8019774:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019776:	445a      	add	r2, fp
 8019778:	9209      	str	r2, [sp, #36]	; 0x24
 801977a:	f89a 3000 	ldrb.w	r3, [sl]
 801977e:	2b00      	cmp	r3, #0
 8019780:	f000 80a1 	beq.w	80198c6 <_svfiprintf_r+0x1c6>
 8019784:	2300      	movs	r3, #0
 8019786:	f04f 32ff 	mov.w	r2, #4294967295
 801978a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801978e:	f10a 0a01 	add.w	sl, sl, #1
 8019792:	9304      	str	r3, [sp, #16]
 8019794:	9307      	str	r3, [sp, #28]
 8019796:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801979a:	931a      	str	r3, [sp, #104]	; 0x68
 801979c:	4654      	mov	r4, sl
 801979e:	2205      	movs	r2, #5
 80197a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80197a4:	4850      	ldr	r0, [pc, #320]	; (80198e8 <_svfiprintf_r+0x1e8>)
 80197a6:	f7e6 fd3b 	bl	8000220 <memchr>
 80197aa:	9a04      	ldr	r2, [sp, #16]
 80197ac:	b9d8      	cbnz	r0, 80197e6 <_svfiprintf_r+0xe6>
 80197ae:	06d0      	lsls	r0, r2, #27
 80197b0:	bf44      	itt	mi
 80197b2:	2320      	movmi	r3, #32
 80197b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80197b8:	0711      	lsls	r1, r2, #28
 80197ba:	bf44      	itt	mi
 80197bc:	232b      	movmi	r3, #43	; 0x2b
 80197be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80197c2:	f89a 3000 	ldrb.w	r3, [sl]
 80197c6:	2b2a      	cmp	r3, #42	; 0x2a
 80197c8:	d015      	beq.n	80197f6 <_svfiprintf_r+0xf6>
 80197ca:	9a07      	ldr	r2, [sp, #28]
 80197cc:	4654      	mov	r4, sl
 80197ce:	2000      	movs	r0, #0
 80197d0:	f04f 0c0a 	mov.w	ip, #10
 80197d4:	4621      	mov	r1, r4
 80197d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80197da:	3b30      	subs	r3, #48	; 0x30
 80197dc:	2b09      	cmp	r3, #9
 80197de:	d94d      	bls.n	801987c <_svfiprintf_r+0x17c>
 80197e0:	b1b0      	cbz	r0, 8019810 <_svfiprintf_r+0x110>
 80197e2:	9207      	str	r2, [sp, #28]
 80197e4:	e014      	b.n	8019810 <_svfiprintf_r+0x110>
 80197e6:	eba0 0308 	sub.w	r3, r0, r8
 80197ea:	fa09 f303 	lsl.w	r3, r9, r3
 80197ee:	4313      	orrs	r3, r2
 80197f0:	9304      	str	r3, [sp, #16]
 80197f2:	46a2      	mov	sl, r4
 80197f4:	e7d2      	b.n	801979c <_svfiprintf_r+0x9c>
 80197f6:	9b03      	ldr	r3, [sp, #12]
 80197f8:	1d19      	adds	r1, r3, #4
 80197fa:	681b      	ldr	r3, [r3, #0]
 80197fc:	9103      	str	r1, [sp, #12]
 80197fe:	2b00      	cmp	r3, #0
 8019800:	bfbb      	ittet	lt
 8019802:	425b      	neglt	r3, r3
 8019804:	f042 0202 	orrlt.w	r2, r2, #2
 8019808:	9307      	strge	r3, [sp, #28]
 801980a:	9307      	strlt	r3, [sp, #28]
 801980c:	bfb8      	it	lt
 801980e:	9204      	strlt	r2, [sp, #16]
 8019810:	7823      	ldrb	r3, [r4, #0]
 8019812:	2b2e      	cmp	r3, #46	; 0x2e
 8019814:	d10c      	bne.n	8019830 <_svfiprintf_r+0x130>
 8019816:	7863      	ldrb	r3, [r4, #1]
 8019818:	2b2a      	cmp	r3, #42	; 0x2a
 801981a:	d134      	bne.n	8019886 <_svfiprintf_r+0x186>
 801981c:	9b03      	ldr	r3, [sp, #12]
 801981e:	1d1a      	adds	r2, r3, #4
 8019820:	681b      	ldr	r3, [r3, #0]
 8019822:	9203      	str	r2, [sp, #12]
 8019824:	2b00      	cmp	r3, #0
 8019826:	bfb8      	it	lt
 8019828:	f04f 33ff 	movlt.w	r3, #4294967295
 801982c:	3402      	adds	r4, #2
 801982e:	9305      	str	r3, [sp, #20]
 8019830:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80198f8 <_svfiprintf_r+0x1f8>
 8019834:	7821      	ldrb	r1, [r4, #0]
 8019836:	2203      	movs	r2, #3
 8019838:	4650      	mov	r0, sl
 801983a:	f7e6 fcf1 	bl	8000220 <memchr>
 801983e:	b138      	cbz	r0, 8019850 <_svfiprintf_r+0x150>
 8019840:	9b04      	ldr	r3, [sp, #16]
 8019842:	eba0 000a 	sub.w	r0, r0, sl
 8019846:	2240      	movs	r2, #64	; 0x40
 8019848:	4082      	lsls	r2, r0
 801984a:	4313      	orrs	r3, r2
 801984c:	3401      	adds	r4, #1
 801984e:	9304      	str	r3, [sp, #16]
 8019850:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019854:	4825      	ldr	r0, [pc, #148]	; (80198ec <_svfiprintf_r+0x1ec>)
 8019856:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801985a:	2206      	movs	r2, #6
 801985c:	f7e6 fce0 	bl	8000220 <memchr>
 8019860:	2800      	cmp	r0, #0
 8019862:	d038      	beq.n	80198d6 <_svfiprintf_r+0x1d6>
 8019864:	4b22      	ldr	r3, [pc, #136]	; (80198f0 <_svfiprintf_r+0x1f0>)
 8019866:	bb1b      	cbnz	r3, 80198b0 <_svfiprintf_r+0x1b0>
 8019868:	9b03      	ldr	r3, [sp, #12]
 801986a:	3307      	adds	r3, #7
 801986c:	f023 0307 	bic.w	r3, r3, #7
 8019870:	3308      	adds	r3, #8
 8019872:	9303      	str	r3, [sp, #12]
 8019874:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019876:	4433      	add	r3, r6
 8019878:	9309      	str	r3, [sp, #36]	; 0x24
 801987a:	e768      	b.n	801974e <_svfiprintf_r+0x4e>
 801987c:	fb0c 3202 	mla	r2, ip, r2, r3
 8019880:	460c      	mov	r4, r1
 8019882:	2001      	movs	r0, #1
 8019884:	e7a6      	b.n	80197d4 <_svfiprintf_r+0xd4>
 8019886:	2300      	movs	r3, #0
 8019888:	3401      	adds	r4, #1
 801988a:	9305      	str	r3, [sp, #20]
 801988c:	4619      	mov	r1, r3
 801988e:	f04f 0c0a 	mov.w	ip, #10
 8019892:	4620      	mov	r0, r4
 8019894:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019898:	3a30      	subs	r2, #48	; 0x30
 801989a:	2a09      	cmp	r2, #9
 801989c:	d903      	bls.n	80198a6 <_svfiprintf_r+0x1a6>
 801989e:	2b00      	cmp	r3, #0
 80198a0:	d0c6      	beq.n	8019830 <_svfiprintf_r+0x130>
 80198a2:	9105      	str	r1, [sp, #20]
 80198a4:	e7c4      	b.n	8019830 <_svfiprintf_r+0x130>
 80198a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80198aa:	4604      	mov	r4, r0
 80198ac:	2301      	movs	r3, #1
 80198ae:	e7f0      	b.n	8019892 <_svfiprintf_r+0x192>
 80198b0:	ab03      	add	r3, sp, #12
 80198b2:	9300      	str	r3, [sp, #0]
 80198b4:	462a      	mov	r2, r5
 80198b6:	4b0f      	ldr	r3, [pc, #60]	; (80198f4 <_svfiprintf_r+0x1f4>)
 80198b8:	a904      	add	r1, sp, #16
 80198ba:	4638      	mov	r0, r7
 80198bc:	f7fc fc78 	bl	80161b0 <_printf_float>
 80198c0:	1c42      	adds	r2, r0, #1
 80198c2:	4606      	mov	r6, r0
 80198c4:	d1d6      	bne.n	8019874 <_svfiprintf_r+0x174>
 80198c6:	89ab      	ldrh	r3, [r5, #12]
 80198c8:	065b      	lsls	r3, r3, #25
 80198ca:	f53f af2d 	bmi.w	8019728 <_svfiprintf_r+0x28>
 80198ce:	9809      	ldr	r0, [sp, #36]	; 0x24
 80198d0:	b01d      	add	sp, #116	; 0x74
 80198d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80198d6:	ab03      	add	r3, sp, #12
 80198d8:	9300      	str	r3, [sp, #0]
 80198da:	462a      	mov	r2, r5
 80198dc:	4b05      	ldr	r3, [pc, #20]	; (80198f4 <_svfiprintf_r+0x1f4>)
 80198de:	a904      	add	r1, sp, #16
 80198e0:	4638      	mov	r0, r7
 80198e2:	f7fc ff09 	bl	80166f8 <_printf_i>
 80198e6:	e7eb      	b.n	80198c0 <_svfiprintf_r+0x1c0>
 80198e8:	0801d809 	.word	0x0801d809
 80198ec:	0801d813 	.word	0x0801d813
 80198f0:	080161b1 	.word	0x080161b1
 80198f4:	0801964d 	.word	0x0801964d
 80198f8:	0801d80f 	.word	0x0801d80f

080198fc <__sflush_r>:
 80198fc:	898a      	ldrh	r2, [r1, #12]
 80198fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019902:	4605      	mov	r5, r0
 8019904:	0710      	lsls	r0, r2, #28
 8019906:	460c      	mov	r4, r1
 8019908:	d458      	bmi.n	80199bc <__sflush_r+0xc0>
 801990a:	684b      	ldr	r3, [r1, #4]
 801990c:	2b00      	cmp	r3, #0
 801990e:	dc05      	bgt.n	801991c <__sflush_r+0x20>
 8019910:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8019912:	2b00      	cmp	r3, #0
 8019914:	dc02      	bgt.n	801991c <__sflush_r+0x20>
 8019916:	2000      	movs	r0, #0
 8019918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801991c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801991e:	2e00      	cmp	r6, #0
 8019920:	d0f9      	beq.n	8019916 <__sflush_r+0x1a>
 8019922:	2300      	movs	r3, #0
 8019924:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8019928:	682f      	ldr	r7, [r5, #0]
 801992a:	6a21      	ldr	r1, [r4, #32]
 801992c:	602b      	str	r3, [r5, #0]
 801992e:	d032      	beq.n	8019996 <__sflush_r+0x9a>
 8019930:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8019932:	89a3      	ldrh	r3, [r4, #12]
 8019934:	075a      	lsls	r2, r3, #29
 8019936:	d505      	bpl.n	8019944 <__sflush_r+0x48>
 8019938:	6863      	ldr	r3, [r4, #4]
 801993a:	1ac0      	subs	r0, r0, r3
 801993c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801993e:	b10b      	cbz	r3, 8019944 <__sflush_r+0x48>
 8019940:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8019942:	1ac0      	subs	r0, r0, r3
 8019944:	2300      	movs	r3, #0
 8019946:	4602      	mov	r2, r0
 8019948:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801994a:	6a21      	ldr	r1, [r4, #32]
 801994c:	4628      	mov	r0, r5
 801994e:	47b0      	blx	r6
 8019950:	1c43      	adds	r3, r0, #1
 8019952:	89a3      	ldrh	r3, [r4, #12]
 8019954:	d106      	bne.n	8019964 <__sflush_r+0x68>
 8019956:	6829      	ldr	r1, [r5, #0]
 8019958:	291d      	cmp	r1, #29
 801995a:	d82b      	bhi.n	80199b4 <__sflush_r+0xb8>
 801995c:	4a29      	ldr	r2, [pc, #164]	; (8019a04 <__sflush_r+0x108>)
 801995e:	410a      	asrs	r2, r1
 8019960:	07d6      	lsls	r6, r2, #31
 8019962:	d427      	bmi.n	80199b4 <__sflush_r+0xb8>
 8019964:	2200      	movs	r2, #0
 8019966:	6062      	str	r2, [r4, #4]
 8019968:	04d9      	lsls	r1, r3, #19
 801996a:	6922      	ldr	r2, [r4, #16]
 801996c:	6022      	str	r2, [r4, #0]
 801996e:	d504      	bpl.n	801997a <__sflush_r+0x7e>
 8019970:	1c42      	adds	r2, r0, #1
 8019972:	d101      	bne.n	8019978 <__sflush_r+0x7c>
 8019974:	682b      	ldr	r3, [r5, #0]
 8019976:	b903      	cbnz	r3, 801997a <__sflush_r+0x7e>
 8019978:	6560      	str	r0, [r4, #84]	; 0x54
 801997a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801997c:	602f      	str	r7, [r5, #0]
 801997e:	2900      	cmp	r1, #0
 8019980:	d0c9      	beq.n	8019916 <__sflush_r+0x1a>
 8019982:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019986:	4299      	cmp	r1, r3
 8019988:	d002      	beq.n	8019990 <__sflush_r+0x94>
 801998a:	4628      	mov	r0, r5
 801998c:	f7fe fa1a 	bl	8017dc4 <_free_r>
 8019990:	2000      	movs	r0, #0
 8019992:	6360      	str	r0, [r4, #52]	; 0x34
 8019994:	e7c0      	b.n	8019918 <__sflush_r+0x1c>
 8019996:	2301      	movs	r3, #1
 8019998:	4628      	mov	r0, r5
 801999a:	47b0      	blx	r6
 801999c:	1c41      	adds	r1, r0, #1
 801999e:	d1c8      	bne.n	8019932 <__sflush_r+0x36>
 80199a0:	682b      	ldr	r3, [r5, #0]
 80199a2:	2b00      	cmp	r3, #0
 80199a4:	d0c5      	beq.n	8019932 <__sflush_r+0x36>
 80199a6:	2b1d      	cmp	r3, #29
 80199a8:	d001      	beq.n	80199ae <__sflush_r+0xb2>
 80199aa:	2b16      	cmp	r3, #22
 80199ac:	d101      	bne.n	80199b2 <__sflush_r+0xb6>
 80199ae:	602f      	str	r7, [r5, #0]
 80199b0:	e7b1      	b.n	8019916 <__sflush_r+0x1a>
 80199b2:	89a3      	ldrh	r3, [r4, #12]
 80199b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80199b8:	81a3      	strh	r3, [r4, #12]
 80199ba:	e7ad      	b.n	8019918 <__sflush_r+0x1c>
 80199bc:	690f      	ldr	r7, [r1, #16]
 80199be:	2f00      	cmp	r7, #0
 80199c0:	d0a9      	beq.n	8019916 <__sflush_r+0x1a>
 80199c2:	0793      	lsls	r3, r2, #30
 80199c4:	680e      	ldr	r6, [r1, #0]
 80199c6:	bf08      	it	eq
 80199c8:	694b      	ldreq	r3, [r1, #20]
 80199ca:	600f      	str	r7, [r1, #0]
 80199cc:	bf18      	it	ne
 80199ce:	2300      	movne	r3, #0
 80199d0:	eba6 0807 	sub.w	r8, r6, r7
 80199d4:	608b      	str	r3, [r1, #8]
 80199d6:	f1b8 0f00 	cmp.w	r8, #0
 80199da:	dd9c      	ble.n	8019916 <__sflush_r+0x1a>
 80199dc:	6a21      	ldr	r1, [r4, #32]
 80199de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80199e0:	4643      	mov	r3, r8
 80199e2:	463a      	mov	r2, r7
 80199e4:	4628      	mov	r0, r5
 80199e6:	47b0      	blx	r6
 80199e8:	2800      	cmp	r0, #0
 80199ea:	dc06      	bgt.n	80199fa <__sflush_r+0xfe>
 80199ec:	89a3      	ldrh	r3, [r4, #12]
 80199ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80199f2:	81a3      	strh	r3, [r4, #12]
 80199f4:	f04f 30ff 	mov.w	r0, #4294967295
 80199f8:	e78e      	b.n	8019918 <__sflush_r+0x1c>
 80199fa:	4407      	add	r7, r0
 80199fc:	eba8 0800 	sub.w	r8, r8, r0
 8019a00:	e7e9      	b.n	80199d6 <__sflush_r+0xda>
 8019a02:	bf00      	nop
 8019a04:	dfbffffe 	.word	0xdfbffffe

08019a08 <_fflush_r>:
 8019a08:	b538      	push	{r3, r4, r5, lr}
 8019a0a:	690b      	ldr	r3, [r1, #16]
 8019a0c:	4605      	mov	r5, r0
 8019a0e:	460c      	mov	r4, r1
 8019a10:	b913      	cbnz	r3, 8019a18 <_fflush_r+0x10>
 8019a12:	2500      	movs	r5, #0
 8019a14:	4628      	mov	r0, r5
 8019a16:	bd38      	pop	{r3, r4, r5, pc}
 8019a18:	b118      	cbz	r0, 8019a22 <_fflush_r+0x1a>
 8019a1a:	6a03      	ldr	r3, [r0, #32]
 8019a1c:	b90b      	cbnz	r3, 8019a22 <_fflush_r+0x1a>
 8019a1e:	f7fd fa29 	bl	8016e74 <__sinit>
 8019a22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019a26:	2b00      	cmp	r3, #0
 8019a28:	d0f3      	beq.n	8019a12 <_fflush_r+0xa>
 8019a2a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8019a2c:	07d0      	lsls	r0, r2, #31
 8019a2e:	d404      	bmi.n	8019a3a <_fflush_r+0x32>
 8019a30:	0599      	lsls	r1, r3, #22
 8019a32:	d402      	bmi.n	8019a3a <_fflush_r+0x32>
 8019a34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8019a36:	f7fd fb34 	bl	80170a2 <__retarget_lock_acquire_recursive>
 8019a3a:	4628      	mov	r0, r5
 8019a3c:	4621      	mov	r1, r4
 8019a3e:	f7ff ff5d 	bl	80198fc <__sflush_r>
 8019a42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8019a44:	07da      	lsls	r2, r3, #31
 8019a46:	4605      	mov	r5, r0
 8019a48:	d4e4      	bmi.n	8019a14 <_fflush_r+0xc>
 8019a4a:	89a3      	ldrh	r3, [r4, #12]
 8019a4c:	059b      	lsls	r3, r3, #22
 8019a4e:	d4e1      	bmi.n	8019a14 <_fflush_r+0xc>
 8019a50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8019a52:	f7fd fb27 	bl	80170a4 <__retarget_lock_release_recursive>
 8019a56:	e7dd      	b.n	8019a14 <_fflush_r+0xc>

08019a58 <memmove>:
 8019a58:	4288      	cmp	r0, r1
 8019a5a:	b510      	push	{r4, lr}
 8019a5c:	eb01 0402 	add.w	r4, r1, r2
 8019a60:	d902      	bls.n	8019a68 <memmove+0x10>
 8019a62:	4284      	cmp	r4, r0
 8019a64:	4623      	mov	r3, r4
 8019a66:	d807      	bhi.n	8019a78 <memmove+0x20>
 8019a68:	1e43      	subs	r3, r0, #1
 8019a6a:	42a1      	cmp	r1, r4
 8019a6c:	d008      	beq.n	8019a80 <memmove+0x28>
 8019a6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019a72:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019a76:	e7f8      	b.n	8019a6a <memmove+0x12>
 8019a78:	4402      	add	r2, r0
 8019a7a:	4601      	mov	r1, r0
 8019a7c:	428a      	cmp	r2, r1
 8019a7e:	d100      	bne.n	8019a82 <memmove+0x2a>
 8019a80:	bd10      	pop	{r4, pc}
 8019a82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019a86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019a8a:	e7f7      	b.n	8019a7c <memmove+0x24>

08019a8c <strncmp>:
 8019a8c:	b510      	push	{r4, lr}
 8019a8e:	b16a      	cbz	r2, 8019aac <strncmp+0x20>
 8019a90:	3901      	subs	r1, #1
 8019a92:	1884      	adds	r4, r0, r2
 8019a94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019a98:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8019a9c:	429a      	cmp	r2, r3
 8019a9e:	d103      	bne.n	8019aa8 <strncmp+0x1c>
 8019aa0:	42a0      	cmp	r0, r4
 8019aa2:	d001      	beq.n	8019aa8 <strncmp+0x1c>
 8019aa4:	2a00      	cmp	r2, #0
 8019aa6:	d1f5      	bne.n	8019a94 <strncmp+0x8>
 8019aa8:	1ad0      	subs	r0, r2, r3
 8019aaa:	bd10      	pop	{r4, pc}
 8019aac:	4610      	mov	r0, r2
 8019aae:	e7fc      	b.n	8019aaa <strncmp+0x1e>

08019ab0 <_sbrk_r>:
 8019ab0:	b538      	push	{r3, r4, r5, lr}
 8019ab2:	4d06      	ldr	r5, [pc, #24]	; (8019acc <_sbrk_r+0x1c>)
 8019ab4:	2300      	movs	r3, #0
 8019ab6:	4604      	mov	r4, r0
 8019ab8:	4608      	mov	r0, r1
 8019aba:	602b      	str	r3, [r5, #0]
 8019abc:	f7eb fd7e 	bl	80055bc <_sbrk>
 8019ac0:	1c43      	adds	r3, r0, #1
 8019ac2:	d102      	bne.n	8019aca <_sbrk_r+0x1a>
 8019ac4:	682b      	ldr	r3, [r5, #0]
 8019ac6:	b103      	cbz	r3, 8019aca <_sbrk_r+0x1a>
 8019ac8:	6023      	str	r3, [r4, #0]
 8019aca:	bd38      	pop	{r3, r4, r5, pc}
 8019acc:	20003420 	.word	0x20003420

08019ad0 <nan>:
 8019ad0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8019ad8 <nan+0x8>
 8019ad4:	4770      	bx	lr
 8019ad6:	bf00      	nop
 8019ad8:	00000000 	.word	0x00000000
 8019adc:	7ff80000 	.word	0x7ff80000

08019ae0 <__assert_func>:
 8019ae0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019ae2:	4614      	mov	r4, r2
 8019ae4:	461a      	mov	r2, r3
 8019ae6:	4b09      	ldr	r3, [pc, #36]	; (8019b0c <__assert_func+0x2c>)
 8019ae8:	681b      	ldr	r3, [r3, #0]
 8019aea:	4605      	mov	r5, r0
 8019aec:	68d8      	ldr	r0, [r3, #12]
 8019aee:	b14c      	cbz	r4, 8019b04 <__assert_func+0x24>
 8019af0:	4b07      	ldr	r3, [pc, #28]	; (8019b10 <__assert_func+0x30>)
 8019af2:	9100      	str	r1, [sp, #0]
 8019af4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019af8:	4906      	ldr	r1, [pc, #24]	; (8019b14 <__assert_func+0x34>)
 8019afa:	462b      	mov	r3, r5
 8019afc:	f000 fbca 	bl	801a294 <fiprintf>
 8019b00:	f000 fbda 	bl	801a2b8 <abort>
 8019b04:	4b04      	ldr	r3, [pc, #16]	; (8019b18 <__assert_func+0x38>)
 8019b06:	461c      	mov	r4, r3
 8019b08:	e7f3      	b.n	8019af2 <__assert_func+0x12>
 8019b0a:	bf00      	nop
 8019b0c:	200003d0 	.word	0x200003d0
 8019b10:	0801d822 	.word	0x0801d822
 8019b14:	0801d82f 	.word	0x0801d82f
 8019b18:	0801d85d 	.word	0x0801d85d

08019b1c <_calloc_r>:
 8019b1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8019b1e:	fba1 2402 	umull	r2, r4, r1, r2
 8019b22:	b94c      	cbnz	r4, 8019b38 <_calloc_r+0x1c>
 8019b24:	4611      	mov	r1, r2
 8019b26:	9201      	str	r2, [sp, #4]
 8019b28:	f7fe f9c0 	bl	8017eac <_malloc_r>
 8019b2c:	9a01      	ldr	r2, [sp, #4]
 8019b2e:	4605      	mov	r5, r0
 8019b30:	b930      	cbnz	r0, 8019b40 <_calloc_r+0x24>
 8019b32:	4628      	mov	r0, r5
 8019b34:	b003      	add	sp, #12
 8019b36:	bd30      	pop	{r4, r5, pc}
 8019b38:	220c      	movs	r2, #12
 8019b3a:	6002      	str	r2, [r0, #0]
 8019b3c:	2500      	movs	r5, #0
 8019b3e:	e7f8      	b.n	8019b32 <_calloc_r+0x16>
 8019b40:	4621      	mov	r1, r4
 8019b42:	f7fd fa30 	bl	8016fa6 <memset>
 8019b46:	e7f4      	b.n	8019b32 <_calloc_r+0x16>

08019b48 <rshift>:
 8019b48:	6903      	ldr	r3, [r0, #16]
 8019b4a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8019b4e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8019b52:	ea4f 1261 	mov.w	r2, r1, asr #5
 8019b56:	f100 0414 	add.w	r4, r0, #20
 8019b5a:	dd45      	ble.n	8019be8 <rshift+0xa0>
 8019b5c:	f011 011f 	ands.w	r1, r1, #31
 8019b60:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8019b64:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8019b68:	d10c      	bne.n	8019b84 <rshift+0x3c>
 8019b6a:	f100 0710 	add.w	r7, r0, #16
 8019b6e:	4629      	mov	r1, r5
 8019b70:	42b1      	cmp	r1, r6
 8019b72:	d334      	bcc.n	8019bde <rshift+0x96>
 8019b74:	1a9b      	subs	r3, r3, r2
 8019b76:	009b      	lsls	r3, r3, #2
 8019b78:	1eea      	subs	r2, r5, #3
 8019b7a:	4296      	cmp	r6, r2
 8019b7c:	bf38      	it	cc
 8019b7e:	2300      	movcc	r3, #0
 8019b80:	4423      	add	r3, r4
 8019b82:	e015      	b.n	8019bb0 <rshift+0x68>
 8019b84:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8019b88:	f1c1 0820 	rsb	r8, r1, #32
 8019b8c:	40cf      	lsrs	r7, r1
 8019b8e:	f105 0e04 	add.w	lr, r5, #4
 8019b92:	46a1      	mov	r9, r4
 8019b94:	4576      	cmp	r6, lr
 8019b96:	46f4      	mov	ip, lr
 8019b98:	d815      	bhi.n	8019bc6 <rshift+0x7e>
 8019b9a:	1a9a      	subs	r2, r3, r2
 8019b9c:	0092      	lsls	r2, r2, #2
 8019b9e:	3a04      	subs	r2, #4
 8019ba0:	3501      	adds	r5, #1
 8019ba2:	42ae      	cmp	r6, r5
 8019ba4:	bf38      	it	cc
 8019ba6:	2200      	movcc	r2, #0
 8019ba8:	18a3      	adds	r3, r4, r2
 8019baa:	50a7      	str	r7, [r4, r2]
 8019bac:	b107      	cbz	r7, 8019bb0 <rshift+0x68>
 8019bae:	3304      	adds	r3, #4
 8019bb0:	1b1a      	subs	r2, r3, r4
 8019bb2:	42a3      	cmp	r3, r4
 8019bb4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8019bb8:	bf08      	it	eq
 8019bba:	2300      	moveq	r3, #0
 8019bbc:	6102      	str	r2, [r0, #16]
 8019bbe:	bf08      	it	eq
 8019bc0:	6143      	streq	r3, [r0, #20]
 8019bc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019bc6:	f8dc c000 	ldr.w	ip, [ip]
 8019bca:	fa0c fc08 	lsl.w	ip, ip, r8
 8019bce:	ea4c 0707 	orr.w	r7, ip, r7
 8019bd2:	f849 7b04 	str.w	r7, [r9], #4
 8019bd6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8019bda:	40cf      	lsrs	r7, r1
 8019bdc:	e7da      	b.n	8019b94 <rshift+0x4c>
 8019bde:	f851 cb04 	ldr.w	ip, [r1], #4
 8019be2:	f847 cf04 	str.w	ip, [r7, #4]!
 8019be6:	e7c3      	b.n	8019b70 <rshift+0x28>
 8019be8:	4623      	mov	r3, r4
 8019bea:	e7e1      	b.n	8019bb0 <rshift+0x68>

08019bec <__hexdig_fun>:
 8019bec:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8019bf0:	2b09      	cmp	r3, #9
 8019bf2:	d802      	bhi.n	8019bfa <__hexdig_fun+0xe>
 8019bf4:	3820      	subs	r0, #32
 8019bf6:	b2c0      	uxtb	r0, r0
 8019bf8:	4770      	bx	lr
 8019bfa:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8019bfe:	2b05      	cmp	r3, #5
 8019c00:	d801      	bhi.n	8019c06 <__hexdig_fun+0x1a>
 8019c02:	3847      	subs	r0, #71	; 0x47
 8019c04:	e7f7      	b.n	8019bf6 <__hexdig_fun+0xa>
 8019c06:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8019c0a:	2b05      	cmp	r3, #5
 8019c0c:	d801      	bhi.n	8019c12 <__hexdig_fun+0x26>
 8019c0e:	3827      	subs	r0, #39	; 0x27
 8019c10:	e7f1      	b.n	8019bf6 <__hexdig_fun+0xa>
 8019c12:	2000      	movs	r0, #0
 8019c14:	4770      	bx	lr
	...

08019c18 <__gethex>:
 8019c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019c1c:	4617      	mov	r7, r2
 8019c1e:	680a      	ldr	r2, [r1, #0]
 8019c20:	b085      	sub	sp, #20
 8019c22:	f102 0b02 	add.w	fp, r2, #2
 8019c26:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8019c2a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8019c2e:	4681      	mov	r9, r0
 8019c30:	468a      	mov	sl, r1
 8019c32:	9302      	str	r3, [sp, #8]
 8019c34:	32fe      	adds	r2, #254	; 0xfe
 8019c36:	eb02 030b 	add.w	r3, r2, fp
 8019c3a:	46d8      	mov	r8, fp
 8019c3c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8019c40:	9301      	str	r3, [sp, #4]
 8019c42:	2830      	cmp	r0, #48	; 0x30
 8019c44:	d0f7      	beq.n	8019c36 <__gethex+0x1e>
 8019c46:	f7ff ffd1 	bl	8019bec <__hexdig_fun>
 8019c4a:	4604      	mov	r4, r0
 8019c4c:	2800      	cmp	r0, #0
 8019c4e:	d138      	bne.n	8019cc2 <__gethex+0xaa>
 8019c50:	49a7      	ldr	r1, [pc, #668]	; (8019ef0 <__gethex+0x2d8>)
 8019c52:	2201      	movs	r2, #1
 8019c54:	4640      	mov	r0, r8
 8019c56:	f7ff ff19 	bl	8019a8c <strncmp>
 8019c5a:	4606      	mov	r6, r0
 8019c5c:	2800      	cmp	r0, #0
 8019c5e:	d169      	bne.n	8019d34 <__gethex+0x11c>
 8019c60:	f898 0001 	ldrb.w	r0, [r8, #1]
 8019c64:	465d      	mov	r5, fp
 8019c66:	f7ff ffc1 	bl	8019bec <__hexdig_fun>
 8019c6a:	2800      	cmp	r0, #0
 8019c6c:	d064      	beq.n	8019d38 <__gethex+0x120>
 8019c6e:	465a      	mov	r2, fp
 8019c70:	7810      	ldrb	r0, [r2, #0]
 8019c72:	2830      	cmp	r0, #48	; 0x30
 8019c74:	4690      	mov	r8, r2
 8019c76:	f102 0201 	add.w	r2, r2, #1
 8019c7a:	d0f9      	beq.n	8019c70 <__gethex+0x58>
 8019c7c:	f7ff ffb6 	bl	8019bec <__hexdig_fun>
 8019c80:	2301      	movs	r3, #1
 8019c82:	fab0 f480 	clz	r4, r0
 8019c86:	0964      	lsrs	r4, r4, #5
 8019c88:	465e      	mov	r6, fp
 8019c8a:	9301      	str	r3, [sp, #4]
 8019c8c:	4642      	mov	r2, r8
 8019c8e:	4615      	mov	r5, r2
 8019c90:	3201      	adds	r2, #1
 8019c92:	7828      	ldrb	r0, [r5, #0]
 8019c94:	f7ff ffaa 	bl	8019bec <__hexdig_fun>
 8019c98:	2800      	cmp	r0, #0
 8019c9a:	d1f8      	bne.n	8019c8e <__gethex+0x76>
 8019c9c:	4994      	ldr	r1, [pc, #592]	; (8019ef0 <__gethex+0x2d8>)
 8019c9e:	2201      	movs	r2, #1
 8019ca0:	4628      	mov	r0, r5
 8019ca2:	f7ff fef3 	bl	8019a8c <strncmp>
 8019ca6:	b978      	cbnz	r0, 8019cc8 <__gethex+0xb0>
 8019ca8:	b946      	cbnz	r6, 8019cbc <__gethex+0xa4>
 8019caa:	1c6e      	adds	r6, r5, #1
 8019cac:	4632      	mov	r2, r6
 8019cae:	4615      	mov	r5, r2
 8019cb0:	3201      	adds	r2, #1
 8019cb2:	7828      	ldrb	r0, [r5, #0]
 8019cb4:	f7ff ff9a 	bl	8019bec <__hexdig_fun>
 8019cb8:	2800      	cmp	r0, #0
 8019cba:	d1f8      	bne.n	8019cae <__gethex+0x96>
 8019cbc:	1b73      	subs	r3, r6, r5
 8019cbe:	009e      	lsls	r6, r3, #2
 8019cc0:	e004      	b.n	8019ccc <__gethex+0xb4>
 8019cc2:	2400      	movs	r4, #0
 8019cc4:	4626      	mov	r6, r4
 8019cc6:	e7e1      	b.n	8019c8c <__gethex+0x74>
 8019cc8:	2e00      	cmp	r6, #0
 8019cca:	d1f7      	bne.n	8019cbc <__gethex+0xa4>
 8019ccc:	782b      	ldrb	r3, [r5, #0]
 8019cce:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8019cd2:	2b50      	cmp	r3, #80	; 0x50
 8019cd4:	d13d      	bne.n	8019d52 <__gethex+0x13a>
 8019cd6:	786b      	ldrb	r3, [r5, #1]
 8019cd8:	2b2b      	cmp	r3, #43	; 0x2b
 8019cda:	d02f      	beq.n	8019d3c <__gethex+0x124>
 8019cdc:	2b2d      	cmp	r3, #45	; 0x2d
 8019cde:	d031      	beq.n	8019d44 <__gethex+0x12c>
 8019ce0:	1c69      	adds	r1, r5, #1
 8019ce2:	f04f 0b00 	mov.w	fp, #0
 8019ce6:	7808      	ldrb	r0, [r1, #0]
 8019ce8:	f7ff ff80 	bl	8019bec <__hexdig_fun>
 8019cec:	1e42      	subs	r2, r0, #1
 8019cee:	b2d2      	uxtb	r2, r2
 8019cf0:	2a18      	cmp	r2, #24
 8019cf2:	d82e      	bhi.n	8019d52 <__gethex+0x13a>
 8019cf4:	f1a0 0210 	sub.w	r2, r0, #16
 8019cf8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8019cfc:	f7ff ff76 	bl	8019bec <__hexdig_fun>
 8019d00:	f100 3cff 	add.w	ip, r0, #4294967295
 8019d04:	fa5f fc8c 	uxtb.w	ip, ip
 8019d08:	f1bc 0f18 	cmp.w	ip, #24
 8019d0c:	d91d      	bls.n	8019d4a <__gethex+0x132>
 8019d0e:	f1bb 0f00 	cmp.w	fp, #0
 8019d12:	d000      	beq.n	8019d16 <__gethex+0xfe>
 8019d14:	4252      	negs	r2, r2
 8019d16:	4416      	add	r6, r2
 8019d18:	f8ca 1000 	str.w	r1, [sl]
 8019d1c:	b1dc      	cbz	r4, 8019d56 <__gethex+0x13e>
 8019d1e:	9b01      	ldr	r3, [sp, #4]
 8019d20:	2b00      	cmp	r3, #0
 8019d22:	bf14      	ite	ne
 8019d24:	f04f 0800 	movne.w	r8, #0
 8019d28:	f04f 0806 	moveq.w	r8, #6
 8019d2c:	4640      	mov	r0, r8
 8019d2e:	b005      	add	sp, #20
 8019d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019d34:	4645      	mov	r5, r8
 8019d36:	4626      	mov	r6, r4
 8019d38:	2401      	movs	r4, #1
 8019d3a:	e7c7      	b.n	8019ccc <__gethex+0xb4>
 8019d3c:	f04f 0b00 	mov.w	fp, #0
 8019d40:	1ca9      	adds	r1, r5, #2
 8019d42:	e7d0      	b.n	8019ce6 <__gethex+0xce>
 8019d44:	f04f 0b01 	mov.w	fp, #1
 8019d48:	e7fa      	b.n	8019d40 <__gethex+0x128>
 8019d4a:	230a      	movs	r3, #10
 8019d4c:	fb03 0002 	mla	r0, r3, r2, r0
 8019d50:	e7d0      	b.n	8019cf4 <__gethex+0xdc>
 8019d52:	4629      	mov	r1, r5
 8019d54:	e7e0      	b.n	8019d18 <__gethex+0x100>
 8019d56:	eba5 0308 	sub.w	r3, r5, r8
 8019d5a:	3b01      	subs	r3, #1
 8019d5c:	4621      	mov	r1, r4
 8019d5e:	2b07      	cmp	r3, #7
 8019d60:	dc0a      	bgt.n	8019d78 <__gethex+0x160>
 8019d62:	4648      	mov	r0, r9
 8019d64:	f7fe f92e 	bl	8017fc4 <_Balloc>
 8019d68:	4604      	mov	r4, r0
 8019d6a:	b940      	cbnz	r0, 8019d7e <__gethex+0x166>
 8019d6c:	4b61      	ldr	r3, [pc, #388]	; (8019ef4 <__gethex+0x2dc>)
 8019d6e:	4602      	mov	r2, r0
 8019d70:	21e4      	movs	r1, #228	; 0xe4
 8019d72:	4861      	ldr	r0, [pc, #388]	; (8019ef8 <__gethex+0x2e0>)
 8019d74:	f7ff feb4 	bl	8019ae0 <__assert_func>
 8019d78:	3101      	adds	r1, #1
 8019d7a:	105b      	asrs	r3, r3, #1
 8019d7c:	e7ef      	b.n	8019d5e <__gethex+0x146>
 8019d7e:	f100 0a14 	add.w	sl, r0, #20
 8019d82:	2300      	movs	r3, #0
 8019d84:	495a      	ldr	r1, [pc, #360]	; (8019ef0 <__gethex+0x2d8>)
 8019d86:	f8cd a004 	str.w	sl, [sp, #4]
 8019d8a:	469b      	mov	fp, r3
 8019d8c:	45a8      	cmp	r8, r5
 8019d8e:	d342      	bcc.n	8019e16 <__gethex+0x1fe>
 8019d90:	9801      	ldr	r0, [sp, #4]
 8019d92:	f840 bb04 	str.w	fp, [r0], #4
 8019d96:	eba0 000a 	sub.w	r0, r0, sl
 8019d9a:	1080      	asrs	r0, r0, #2
 8019d9c:	6120      	str	r0, [r4, #16]
 8019d9e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8019da2:	4658      	mov	r0, fp
 8019da4:	f7fe fa00 	bl	80181a8 <__hi0bits>
 8019da8:	683d      	ldr	r5, [r7, #0]
 8019daa:	eba8 0000 	sub.w	r0, r8, r0
 8019dae:	42a8      	cmp	r0, r5
 8019db0:	dd59      	ble.n	8019e66 <__gethex+0x24e>
 8019db2:	eba0 0805 	sub.w	r8, r0, r5
 8019db6:	4641      	mov	r1, r8
 8019db8:	4620      	mov	r0, r4
 8019dba:	f7fe fd8f 	bl	80188dc <__any_on>
 8019dbe:	4683      	mov	fp, r0
 8019dc0:	b1b8      	cbz	r0, 8019df2 <__gethex+0x1da>
 8019dc2:	f108 33ff 	add.w	r3, r8, #4294967295
 8019dc6:	1159      	asrs	r1, r3, #5
 8019dc8:	f003 021f 	and.w	r2, r3, #31
 8019dcc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8019dd0:	f04f 0b01 	mov.w	fp, #1
 8019dd4:	fa0b f202 	lsl.w	r2, fp, r2
 8019dd8:	420a      	tst	r2, r1
 8019dda:	d00a      	beq.n	8019df2 <__gethex+0x1da>
 8019ddc:	455b      	cmp	r3, fp
 8019dde:	dd06      	ble.n	8019dee <__gethex+0x1d6>
 8019de0:	f1a8 0102 	sub.w	r1, r8, #2
 8019de4:	4620      	mov	r0, r4
 8019de6:	f7fe fd79 	bl	80188dc <__any_on>
 8019dea:	2800      	cmp	r0, #0
 8019dec:	d138      	bne.n	8019e60 <__gethex+0x248>
 8019dee:	f04f 0b02 	mov.w	fp, #2
 8019df2:	4641      	mov	r1, r8
 8019df4:	4620      	mov	r0, r4
 8019df6:	f7ff fea7 	bl	8019b48 <rshift>
 8019dfa:	4446      	add	r6, r8
 8019dfc:	68bb      	ldr	r3, [r7, #8]
 8019dfe:	42b3      	cmp	r3, r6
 8019e00:	da41      	bge.n	8019e86 <__gethex+0x26e>
 8019e02:	4621      	mov	r1, r4
 8019e04:	4648      	mov	r0, r9
 8019e06:	f7fe f91d 	bl	8018044 <_Bfree>
 8019e0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8019e0c:	2300      	movs	r3, #0
 8019e0e:	6013      	str	r3, [r2, #0]
 8019e10:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8019e14:	e78a      	b.n	8019d2c <__gethex+0x114>
 8019e16:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8019e1a:	2a2e      	cmp	r2, #46	; 0x2e
 8019e1c:	d014      	beq.n	8019e48 <__gethex+0x230>
 8019e1e:	2b20      	cmp	r3, #32
 8019e20:	d106      	bne.n	8019e30 <__gethex+0x218>
 8019e22:	9b01      	ldr	r3, [sp, #4]
 8019e24:	f843 bb04 	str.w	fp, [r3], #4
 8019e28:	f04f 0b00 	mov.w	fp, #0
 8019e2c:	9301      	str	r3, [sp, #4]
 8019e2e:	465b      	mov	r3, fp
 8019e30:	7828      	ldrb	r0, [r5, #0]
 8019e32:	9303      	str	r3, [sp, #12]
 8019e34:	f7ff feda 	bl	8019bec <__hexdig_fun>
 8019e38:	9b03      	ldr	r3, [sp, #12]
 8019e3a:	f000 000f 	and.w	r0, r0, #15
 8019e3e:	4098      	lsls	r0, r3
 8019e40:	ea4b 0b00 	orr.w	fp, fp, r0
 8019e44:	3304      	adds	r3, #4
 8019e46:	e7a1      	b.n	8019d8c <__gethex+0x174>
 8019e48:	45a8      	cmp	r8, r5
 8019e4a:	d8e8      	bhi.n	8019e1e <__gethex+0x206>
 8019e4c:	2201      	movs	r2, #1
 8019e4e:	4628      	mov	r0, r5
 8019e50:	9303      	str	r3, [sp, #12]
 8019e52:	f7ff fe1b 	bl	8019a8c <strncmp>
 8019e56:	4926      	ldr	r1, [pc, #152]	; (8019ef0 <__gethex+0x2d8>)
 8019e58:	9b03      	ldr	r3, [sp, #12]
 8019e5a:	2800      	cmp	r0, #0
 8019e5c:	d1df      	bne.n	8019e1e <__gethex+0x206>
 8019e5e:	e795      	b.n	8019d8c <__gethex+0x174>
 8019e60:	f04f 0b03 	mov.w	fp, #3
 8019e64:	e7c5      	b.n	8019df2 <__gethex+0x1da>
 8019e66:	da0b      	bge.n	8019e80 <__gethex+0x268>
 8019e68:	eba5 0800 	sub.w	r8, r5, r0
 8019e6c:	4621      	mov	r1, r4
 8019e6e:	4642      	mov	r2, r8
 8019e70:	4648      	mov	r0, r9
 8019e72:	f7fe fb01 	bl	8018478 <__lshift>
 8019e76:	eba6 0608 	sub.w	r6, r6, r8
 8019e7a:	4604      	mov	r4, r0
 8019e7c:	f100 0a14 	add.w	sl, r0, #20
 8019e80:	f04f 0b00 	mov.w	fp, #0
 8019e84:	e7ba      	b.n	8019dfc <__gethex+0x1e4>
 8019e86:	687b      	ldr	r3, [r7, #4]
 8019e88:	42b3      	cmp	r3, r6
 8019e8a:	dd73      	ble.n	8019f74 <__gethex+0x35c>
 8019e8c:	1b9e      	subs	r6, r3, r6
 8019e8e:	42b5      	cmp	r5, r6
 8019e90:	dc34      	bgt.n	8019efc <__gethex+0x2e4>
 8019e92:	68fb      	ldr	r3, [r7, #12]
 8019e94:	2b02      	cmp	r3, #2
 8019e96:	d023      	beq.n	8019ee0 <__gethex+0x2c8>
 8019e98:	2b03      	cmp	r3, #3
 8019e9a:	d025      	beq.n	8019ee8 <__gethex+0x2d0>
 8019e9c:	2b01      	cmp	r3, #1
 8019e9e:	d115      	bne.n	8019ecc <__gethex+0x2b4>
 8019ea0:	42b5      	cmp	r5, r6
 8019ea2:	d113      	bne.n	8019ecc <__gethex+0x2b4>
 8019ea4:	2d01      	cmp	r5, #1
 8019ea6:	d10b      	bne.n	8019ec0 <__gethex+0x2a8>
 8019ea8:	9a02      	ldr	r2, [sp, #8]
 8019eaa:	687b      	ldr	r3, [r7, #4]
 8019eac:	6013      	str	r3, [r2, #0]
 8019eae:	2301      	movs	r3, #1
 8019eb0:	6123      	str	r3, [r4, #16]
 8019eb2:	f8ca 3000 	str.w	r3, [sl]
 8019eb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8019eb8:	f04f 0862 	mov.w	r8, #98	; 0x62
 8019ebc:	601c      	str	r4, [r3, #0]
 8019ebe:	e735      	b.n	8019d2c <__gethex+0x114>
 8019ec0:	1e69      	subs	r1, r5, #1
 8019ec2:	4620      	mov	r0, r4
 8019ec4:	f7fe fd0a 	bl	80188dc <__any_on>
 8019ec8:	2800      	cmp	r0, #0
 8019eca:	d1ed      	bne.n	8019ea8 <__gethex+0x290>
 8019ecc:	4621      	mov	r1, r4
 8019ece:	4648      	mov	r0, r9
 8019ed0:	f7fe f8b8 	bl	8018044 <_Bfree>
 8019ed4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8019ed6:	2300      	movs	r3, #0
 8019ed8:	6013      	str	r3, [r2, #0]
 8019eda:	f04f 0850 	mov.w	r8, #80	; 0x50
 8019ede:	e725      	b.n	8019d2c <__gethex+0x114>
 8019ee0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019ee2:	2b00      	cmp	r3, #0
 8019ee4:	d1f2      	bne.n	8019ecc <__gethex+0x2b4>
 8019ee6:	e7df      	b.n	8019ea8 <__gethex+0x290>
 8019ee8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019eea:	2b00      	cmp	r3, #0
 8019eec:	d1dc      	bne.n	8019ea8 <__gethex+0x290>
 8019eee:	e7ed      	b.n	8019ecc <__gethex+0x2b4>
 8019ef0:	0801d6b4 	.word	0x0801d6b4
 8019ef4:	0801d549 	.word	0x0801d549
 8019ef8:	0801d85e 	.word	0x0801d85e
 8019efc:	f106 38ff 	add.w	r8, r6, #4294967295
 8019f00:	f1bb 0f00 	cmp.w	fp, #0
 8019f04:	d133      	bne.n	8019f6e <__gethex+0x356>
 8019f06:	f1b8 0f00 	cmp.w	r8, #0
 8019f0a:	d004      	beq.n	8019f16 <__gethex+0x2fe>
 8019f0c:	4641      	mov	r1, r8
 8019f0e:	4620      	mov	r0, r4
 8019f10:	f7fe fce4 	bl	80188dc <__any_on>
 8019f14:	4683      	mov	fp, r0
 8019f16:	ea4f 1268 	mov.w	r2, r8, asr #5
 8019f1a:	2301      	movs	r3, #1
 8019f1c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8019f20:	f008 081f 	and.w	r8, r8, #31
 8019f24:	fa03 f308 	lsl.w	r3, r3, r8
 8019f28:	4213      	tst	r3, r2
 8019f2a:	4631      	mov	r1, r6
 8019f2c:	4620      	mov	r0, r4
 8019f2e:	bf18      	it	ne
 8019f30:	f04b 0b02 	orrne.w	fp, fp, #2
 8019f34:	1bad      	subs	r5, r5, r6
 8019f36:	f7ff fe07 	bl	8019b48 <rshift>
 8019f3a:	687e      	ldr	r6, [r7, #4]
 8019f3c:	f04f 0802 	mov.w	r8, #2
 8019f40:	f1bb 0f00 	cmp.w	fp, #0
 8019f44:	d04a      	beq.n	8019fdc <__gethex+0x3c4>
 8019f46:	68fb      	ldr	r3, [r7, #12]
 8019f48:	2b02      	cmp	r3, #2
 8019f4a:	d016      	beq.n	8019f7a <__gethex+0x362>
 8019f4c:	2b03      	cmp	r3, #3
 8019f4e:	d018      	beq.n	8019f82 <__gethex+0x36a>
 8019f50:	2b01      	cmp	r3, #1
 8019f52:	d109      	bne.n	8019f68 <__gethex+0x350>
 8019f54:	f01b 0f02 	tst.w	fp, #2
 8019f58:	d006      	beq.n	8019f68 <__gethex+0x350>
 8019f5a:	f8da 3000 	ldr.w	r3, [sl]
 8019f5e:	ea4b 0b03 	orr.w	fp, fp, r3
 8019f62:	f01b 0f01 	tst.w	fp, #1
 8019f66:	d10f      	bne.n	8019f88 <__gethex+0x370>
 8019f68:	f048 0810 	orr.w	r8, r8, #16
 8019f6c:	e036      	b.n	8019fdc <__gethex+0x3c4>
 8019f6e:	f04f 0b01 	mov.w	fp, #1
 8019f72:	e7d0      	b.n	8019f16 <__gethex+0x2fe>
 8019f74:	f04f 0801 	mov.w	r8, #1
 8019f78:	e7e2      	b.n	8019f40 <__gethex+0x328>
 8019f7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019f7c:	f1c3 0301 	rsb	r3, r3, #1
 8019f80:	930f      	str	r3, [sp, #60]	; 0x3c
 8019f82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019f84:	2b00      	cmp	r3, #0
 8019f86:	d0ef      	beq.n	8019f68 <__gethex+0x350>
 8019f88:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8019f8c:	f104 0214 	add.w	r2, r4, #20
 8019f90:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8019f94:	9301      	str	r3, [sp, #4]
 8019f96:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8019f9a:	2300      	movs	r3, #0
 8019f9c:	4694      	mov	ip, r2
 8019f9e:	f852 1b04 	ldr.w	r1, [r2], #4
 8019fa2:	f1b1 3fff 	cmp.w	r1, #4294967295
 8019fa6:	d01e      	beq.n	8019fe6 <__gethex+0x3ce>
 8019fa8:	3101      	adds	r1, #1
 8019faa:	f8cc 1000 	str.w	r1, [ip]
 8019fae:	f1b8 0f02 	cmp.w	r8, #2
 8019fb2:	f104 0214 	add.w	r2, r4, #20
 8019fb6:	d13d      	bne.n	801a034 <__gethex+0x41c>
 8019fb8:	683b      	ldr	r3, [r7, #0]
 8019fba:	3b01      	subs	r3, #1
 8019fbc:	42ab      	cmp	r3, r5
 8019fbe:	d10b      	bne.n	8019fd8 <__gethex+0x3c0>
 8019fc0:	1169      	asrs	r1, r5, #5
 8019fc2:	2301      	movs	r3, #1
 8019fc4:	f005 051f 	and.w	r5, r5, #31
 8019fc8:	fa03 f505 	lsl.w	r5, r3, r5
 8019fcc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8019fd0:	421d      	tst	r5, r3
 8019fd2:	bf18      	it	ne
 8019fd4:	f04f 0801 	movne.w	r8, #1
 8019fd8:	f048 0820 	orr.w	r8, r8, #32
 8019fdc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8019fde:	601c      	str	r4, [r3, #0]
 8019fe0:	9b02      	ldr	r3, [sp, #8]
 8019fe2:	601e      	str	r6, [r3, #0]
 8019fe4:	e6a2      	b.n	8019d2c <__gethex+0x114>
 8019fe6:	4290      	cmp	r0, r2
 8019fe8:	f842 3c04 	str.w	r3, [r2, #-4]
 8019fec:	d8d6      	bhi.n	8019f9c <__gethex+0x384>
 8019fee:	68a2      	ldr	r2, [r4, #8]
 8019ff0:	4593      	cmp	fp, r2
 8019ff2:	db17      	blt.n	801a024 <__gethex+0x40c>
 8019ff4:	6861      	ldr	r1, [r4, #4]
 8019ff6:	4648      	mov	r0, r9
 8019ff8:	3101      	adds	r1, #1
 8019ffa:	f7fd ffe3 	bl	8017fc4 <_Balloc>
 8019ffe:	4682      	mov	sl, r0
 801a000:	b918      	cbnz	r0, 801a00a <__gethex+0x3f2>
 801a002:	4b1b      	ldr	r3, [pc, #108]	; (801a070 <__gethex+0x458>)
 801a004:	4602      	mov	r2, r0
 801a006:	2184      	movs	r1, #132	; 0x84
 801a008:	e6b3      	b.n	8019d72 <__gethex+0x15a>
 801a00a:	6922      	ldr	r2, [r4, #16]
 801a00c:	3202      	adds	r2, #2
 801a00e:	f104 010c 	add.w	r1, r4, #12
 801a012:	0092      	lsls	r2, r2, #2
 801a014:	300c      	adds	r0, #12
 801a016:	f7fd f846 	bl	80170a6 <memcpy>
 801a01a:	4621      	mov	r1, r4
 801a01c:	4648      	mov	r0, r9
 801a01e:	f7fe f811 	bl	8018044 <_Bfree>
 801a022:	4654      	mov	r4, sl
 801a024:	6922      	ldr	r2, [r4, #16]
 801a026:	1c51      	adds	r1, r2, #1
 801a028:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801a02c:	6121      	str	r1, [r4, #16]
 801a02e:	2101      	movs	r1, #1
 801a030:	6151      	str	r1, [r2, #20]
 801a032:	e7bc      	b.n	8019fae <__gethex+0x396>
 801a034:	6921      	ldr	r1, [r4, #16]
 801a036:	4559      	cmp	r1, fp
 801a038:	dd0b      	ble.n	801a052 <__gethex+0x43a>
 801a03a:	2101      	movs	r1, #1
 801a03c:	4620      	mov	r0, r4
 801a03e:	f7ff fd83 	bl	8019b48 <rshift>
 801a042:	68bb      	ldr	r3, [r7, #8]
 801a044:	3601      	adds	r6, #1
 801a046:	42b3      	cmp	r3, r6
 801a048:	f6ff aedb 	blt.w	8019e02 <__gethex+0x1ea>
 801a04c:	f04f 0801 	mov.w	r8, #1
 801a050:	e7c2      	b.n	8019fd8 <__gethex+0x3c0>
 801a052:	f015 051f 	ands.w	r5, r5, #31
 801a056:	d0f9      	beq.n	801a04c <__gethex+0x434>
 801a058:	9b01      	ldr	r3, [sp, #4]
 801a05a:	441a      	add	r2, r3
 801a05c:	f1c5 0520 	rsb	r5, r5, #32
 801a060:	f852 0c04 	ldr.w	r0, [r2, #-4]
 801a064:	f7fe f8a0 	bl	80181a8 <__hi0bits>
 801a068:	42a8      	cmp	r0, r5
 801a06a:	dbe6      	blt.n	801a03a <__gethex+0x422>
 801a06c:	e7ee      	b.n	801a04c <__gethex+0x434>
 801a06e:	bf00      	nop
 801a070:	0801d549 	.word	0x0801d549

0801a074 <L_shift>:
 801a074:	f1c2 0208 	rsb	r2, r2, #8
 801a078:	0092      	lsls	r2, r2, #2
 801a07a:	b570      	push	{r4, r5, r6, lr}
 801a07c:	f1c2 0620 	rsb	r6, r2, #32
 801a080:	6843      	ldr	r3, [r0, #4]
 801a082:	6804      	ldr	r4, [r0, #0]
 801a084:	fa03 f506 	lsl.w	r5, r3, r6
 801a088:	432c      	orrs	r4, r5
 801a08a:	40d3      	lsrs	r3, r2
 801a08c:	6004      	str	r4, [r0, #0]
 801a08e:	f840 3f04 	str.w	r3, [r0, #4]!
 801a092:	4288      	cmp	r0, r1
 801a094:	d3f4      	bcc.n	801a080 <L_shift+0xc>
 801a096:	bd70      	pop	{r4, r5, r6, pc}

0801a098 <__match>:
 801a098:	b530      	push	{r4, r5, lr}
 801a09a:	6803      	ldr	r3, [r0, #0]
 801a09c:	3301      	adds	r3, #1
 801a09e:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a0a2:	b914      	cbnz	r4, 801a0aa <__match+0x12>
 801a0a4:	6003      	str	r3, [r0, #0]
 801a0a6:	2001      	movs	r0, #1
 801a0a8:	bd30      	pop	{r4, r5, pc}
 801a0aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a0ae:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801a0b2:	2d19      	cmp	r5, #25
 801a0b4:	bf98      	it	ls
 801a0b6:	3220      	addls	r2, #32
 801a0b8:	42a2      	cmp	r2, r4
 801a0ba:	d0f0      	beq.n	801a09e <__match+0x6>
 801a0bc:	2000      	movs	r0, #0
 801a0be:	e7f3      	b.n	801a0a8 <__match+0x10>

0801a0c0 <__hexnan>:
 801a0c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a0c4:	680b      	ldr	r3, [r1, #0]
 801a0c6:	6801      	ldr	r1, [r0, #0]
 801a0c8:	115e      	asrs	r6, r3, #5
 801a0ca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801a0ce:	f013 031f 	ands.w	r3, r3, #31
 801a0d2:	b087      	sub	sp, #28
 801a0d4:	bf18      	it	ne
 801a0d6:	3604      	addne	r6, #4
 801a0d8:	2500      	movs	r5, #0
 801a0da:	1f37      	subs	r7, r6, #4
 801a0dc:	4682      	mov	sl, r0
 801a0de:	4690      	mov	r8, r2
 801a0e0:	9301      	str	r3, [sp, #4]
 801a0e2:	f846 5c04 	str.w	r5, [r6, #-4]
 801a0e6:	46b9      	mov	r9, r7
 801a0e8:	463c      	mov	r4, r7
 801a0ea:	9502      	str	r5, [sp, #8]
 801a0ec:	46ab      	mov	fp, r5
 801a0ee:	784a      	ldrb	r2, [r1, #1]
 801a0f0:	1c4b      	adds	r3, r1, #1
 801a0f2:	9303      	str	r3, [sp, #12]
 801a0f4:	b342      	cbz	r2, 801a148 <__hexnan+0x88>
 801a0f6:	4610      	mov	r0, r2
 801a0f8:	9105      	str	r1, [sp, #20]
 801a0fa:	9204      	str	r2, [sp, #16]
 801a0fc:	f7ff fd76 	bl	8019bec <__hexdig_fun>
 801a100:	2800      	cmp	r0, #0
 801a102:	d14f      	bne.n	801a1a4 <__hexnan+0xe4>
 801a104:	9a04      	ldr	r2, [sp, #16]
 801a106:	9905      	ldr	r1, [sp, #20]
 801a108:	2a20      	cmp	r2, #32
 801a10a:	d818      	bhi.n	801a13e <__hexnan+0x7e>
 801a10c:	9b02      	ldr	r3, [sp, #8]
 801a10e:	459b      	cmp	fp, r3
 801a110:	dd13      	ble.n	801a13a <__hexnan+0x7a>
 801a112:	454c      	cmp	r4, r9
 801a114:	d206      	bcs.n	801a124 <__hexnan+0x64>
 801a116:	2d07      	cmp	r5, #7
 801a118:	dc04      	bgt.n	801a124 <__hexnan+0x64>
 801a11a:	462a      	mov	r2, r5
 801a11c:	4649      	mov	r1, r9
 801a11e:	4620      	mov	r0, r4
 801a120:	f7ff ffa8 	bl	801a074 <L_shift>
 801a124:	4544      	cmp	r4, r8
 801a126:	d950      	bls.n	801a1ca <__hexnan+0x10a>
 801a128:	2300      	movs	r3, #0
 801a12a:	f1a4 0904 	sub.w	r9, r4, #4
 801a12e:	f844 3c04 	str.w	r3, [r4, #-4]
 801a132:	f8cd b008 	str.w	fp, [sp, #8]
 801a136:	464c      	mov	r4, r9
 801a138:	461d      	mov	r5, r3
 801a13a:	9903      	ldr	r1, [sp, #12]
 801a13c:	e7d7      	b.n	801a0ee <__hexnan+0x2e>
 801a13e:	2a29      	cmp	r2, #41	; 0x29
 801a140:	d155      	bne.n	801a1ee <__hexnan+0x12e>
 801a142:	3102      	adds	r1, #2
 801a144:	f8ca 1000 	str.w	r1, [sl]
 801a148:	f1bb 0f00 	cmp.w	fp, #0
 801a14c:	d04f      	beq.n	801a1ee <__hexnan+0x12e>
 801a14e:	454c      	cmp	r4, r9
 801a150:	d206      	bcs.n	801a160 <__hexnan+0xa0>
 801a152:	2d07      	cmp	r5, #7
 801a154:	dc04      	bgt.n	801a160 <__hexnan+0xa0>
 801a156:	462a      	mov	r2, r5
 801a158:	4649      	mov	r1, r9
 801a15a:	4620      	mov	r0, r4
 801a15c:	f7ff ff8a 	bl	801a074 <L_shift>
 801a160:	4544      	cmp	r4, r8
 801a162:	d934      	bls.n	801a1ce <__hexnan+0x10e>
 801a164:	f1a8 0204 	sub.w	r2, r8, #4
 801a168:	4623      	mov	r3, r4
 801a16a:	f853 1b04 	ldr.w	r1, [r3], #4
 801a16e:	f842 1f04 	str.w	r1, [r2, #4]!
 801a172:	429f      	cmp	r7, r3
 801a174:	d2f9      	bcs.n	801a16a <__hexnan+0xaa>
 801a176:	1b3b      	subs	r3, r7, r4
 801a178:	f023 0303 	bic.w	r3, r3, #3
 801a17c:	3304      	adds	r3, #4
 801a17e:	3e03      	subs	r6, #3
 801a180:	3401      	adds	r4, #1
 801a182:	42a6      	cmp	r6, r4
 801a184:	bf38      	it	cc
 801a186:	2304      	movcc	r3, #4
 801a188:	4443      	add	r3, r8
 801a18a:	2200      	movs	r2, #0
 801a18c:	f843 2b04 	str.w	r2, [r3], #4
 801a190:	429f      	cmp	r7, r3
 801a192:	d2fb      	bcs.n	801a18c <__hexnan+0xcc>
 801a194:	683b      	ldr	r3, [r7, #0]
 801a196:	b91b      	cbnz	r3, 801a1a0 <__hexnan+0xe0>
 801a198:	4547      	cmp	r7, r8
 801a19a:	d126      	bne.n	801a1ea <__hexnan+0x12a>
 801a19c:	2301      	movs	r3, #1
 801a19e:	603b      	str	r3, [r7, #0]
 801a1a0:	2005      	movs	r0, #5
 801a1a2:	e025      	b.n	801a1f0 <__hexnan+0x130>
 801a1a4:	3501      	adds	r5, #1
 801a1a6:	2d08      	cmp	r5, #8
 801a1a8:	f10b 0b01 	add.w	fp, fp, #1
 801a1ac:	dd06      	ble.n	801a1bc <__hexnan+0xfc>
 801a1ae:	4544      	cmp	r4, r8
 801a1b0:	d9c3      	bls.n	801a13a <__hexnan+0x7a>
 801a1b2:	2300      	movs	r3, #0
 801a1b4:	f844 3c04 	str.w	r3, [r4, #-4]
 801a1b8:	2501      	movs	r5, #1
 801a1ba:	3c04      	subs	r4, #4
 801a1bc:	6822      	ldr	r2, [r4, #0]
 801a1be:	f000 000f 	and.w	r0, r0, #15
 801a1c2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801a1c6:	6020      	str	r0, [r4, #0]
 801a1c8:	e7b7      	b.n	801a13a <__hexnan+0x7a>
 801a1ca:	2508      	movs	r5, #8
 801a1cc:	e7b5      	b.n	801a13a <__hexnan+0x7a>
 801a1ce:	9b01      	ldr	r3, [sp, #4]
 801a1d0:	2b00      	cmp	r3, #0
 801a1d2:	d0df      	beq.n	801a194 <__hexnan+0xd4>
 801a1d4:	f1c3 0320 	rsb	r3, r3, #32
 801a1d8:	f04f 32ff 	mov.w	r2, #4294967295
 801a1dc:	40da      	lsrs	r2, r3
 801a1de:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801a1e2:	4013      	ands	r3, r2
 801a1e4:	f846 3c04 	str.w	r3, [r6, #-4]
 801a1e8:	e7d4      	b.n	801a194 <__hexnan+0xd4>
 801a1ea:	3f04      	subs	r7, #4
 801a1ec:	e7d2      	b.n	801a194 <__hexnan+0xd4>
 801a1ee:	2004      	movs	r0, #4
 801a1f0:	b007      	add	sp, #28
 801a1f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801a1f6 <__ascii_mbtowc>:
 801a1f6:	b082      	sub	sp, #8
 801a1f8:	b901      	cbnz	r1, 801a1fc <__ascii_mbtowc+0x6>
 801a1fa:	a901      	add	r1, sp, #4
 801a1fc:	b142      	cbz	r2, 801a210 <__ascii_mbtowc+0x1a>
 801a1fe:	b14b      	cbz	r3, 801a214 <__ascii_mbtowc+0x1e>
 801a200:	7813      	ldrb	r3, [r2, #0]
 801a202:	600b      	str	r3, [r1, #0]
 801a204:	7812      	ldrb	r2, [r2, #0]
 801a206:	1e10      	subs	r0, r2, #0
 801a208:	bf18      	it	ne
 801a20a:	2001      	movne	r0, #1
 801a20c:	b002      	add	sp, #8
 801a20e:	4770      	bx	lr
 801a210:	4610      	mov	r0, r2
 801a212:	e7fb      	b.n	801a20c <__ascii_mbtowc+0x16>
 801a214:	f06f 0001 	mvn.w	r0, #1
 801a218:	e7f8      	b.n	801a20c <__ascii_mbtowc+0x16>

0801a21a <_realloc_r>:
 801a21a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a21e:	4680      	mov	r8, r0
 801a220:	4614      	mov	r4, r2
 801a222:	460e      	mov	r6, r1
 801a224:	b921      	cbnz	r1, 801a230 <_realloc_r+0x16>
 801a226:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a22a:	4611      	mov	r1, r2
 801a22c:	f7fd be3e 	b.w	8017eac <_malloc_r>
 801a230:	b92a      	cbnz	r2, 801a23e <_realloc_r+0x24>
 801a232:	f7fd fdc7 	bl	8017dc4 <_free_r>
 801a236:	4625      	mov	r5, r4
 801a238:	4628      	mov	r0, r5
 801a23a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a23e:	f000 f842 	bl	801a2c6 <_malloc_usable_size_r>
 801a242:	4284      	cmp	r4, r0
 801a244:	4607      	mov	r7, r0
 801a246:	d802      	bhi.n	801a24e <_realloc_r+0x34>
 801a248:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801a24c:	d812      	bhi.n	801a274 <_realloc_r+0x5a>
 801a24e:	4621      	mov	r1, r4
 801a250:	4640      	mov	r0, r8
 801a252:	f7fd fe2b 	bl	8017eac <_malloc_r>
 801a256:	4605      	mov	r5, r0
 801a258:	2800      	cmp	r0, #0
 801a25a:	d0ed      	beq.n	801a238 <_realloc_r+0x1e>
 801a25c:	42bc      	cmp	r4, r7
 801a25e:	4622      	mov	r2, r4
 801a260:	4631      	mov	r1, r6
 801a262:	bf28      	it	cs
 801a264:	463a      	movcs	r2, r7
 801a266:	f7fc ff1e 	bl	80170a6 <memcpy>
 801a26a:	4631      	mov	r1, r6
 801a26c:	4640      	mov	r0, r8
 801a26e:	f7fd fda9 	bl	8017dc4 <_free_r>
 801a272:	e7e1      	b.n	801a238 <_realloc_r+0x1e>
 801a274:	4635      	mov	r5, r6
 801a276:	e7df      	b.n	801a238 <_realloc_r+0x1e>

0801a278 <__ascii_wctomb>:
 801a278:	b149      	cbz	r1, 801a28e <__ascii_wctomb+0x16>
 801a27a:	2aff      	cmp	r2, #255	; 0xff
 801a27c:	bf85      	ittet	hi
 801a27e:	238a      	movhi	r3, #138	; 0x8a
 801a280:	6003      	strhi	r3, [r0, #0]
 801a282:	700a      	strbls	r2, [r1, #0]
 801a284:	f04f 30ff 	movhi.w	r0, #4294967295
 801a288:	bf98      	it	ls
 801a28a:	2001      	movls	r0, #1
 801a28c:	4770      	bx	lr
 801a28e:	4608      	mov	r0, r1
 801a290:	4770      	bx	lr
	...

0801a294 <fiprintf>:
 801a294:	b40e      	push	{r1, r2, r3}
 801a296:	b503      	push	{r0, r1, lr}
 801a298:	4601      	mov	r1, r0
 801a29a:	ab03      	add	r3, sp, #12
 801a29c:	4805      	ldr	r0, [pc, #20]	; (801a2b4 <fiprintf+0x20>)
 801a29e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a2a2:	6800      	ldr	r0, [r0, #0]
 801a2a4:	9301      	str	r3, [sp, #4]
 801a2a6:	f000 f83f 	bl	801a328 <_vfiprintf_r>
 801a2aa:	b002      	add	sp, #8
 801a2ac:	f85d eb04 	ldr.w	lr, [sp], #4
 801a2b0:	b003      	add	sp, #12
 801a2b2:	4770      	bx	lr
 801a2b4:	200003d0 	.word	0x200003d0

0801a2b8 <abort>:
 801a2b8:	b508      	push	{r3, lr}
 801a2ba:	2006      	movs	r0, #6
 801a2bc:	f000 fa0c 	bl	801a6d8 <raise>
 801a2c0:	2001      	movs	r0, #1
 801a2c2:	f7eb f903 	bl	80054cc <_exit>

0801a2c6 <_malloc_usable_size_r>:
 801a2c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a2ca:	1f18      	subs	r0, r3, #4
 801a2cc:	2b00      	cmp	r3, #0
 801a2ce:	bfbc      	itt	lt
 801a2d0:	580b      	ldrlt	r3, [r1, r0]
 801a2d2:	18c0      	addlt	r0, r0, r3
 801a2d4:	4770      	bx	lr

0801a2d6 <__sfputc_r>:
 801a2d6:	6893      	ldr	r3, [r2, #8]
 801a2d8:	3b01      	subs	r3, #1
 801a2da:	2b00      	cmp	r3, #0
 801a2dc:	b410      	push	{r4}
 801a2de:	6093      	str	r3, [r2, #8]
 801a2e0:	da08      	bge.n	801a2f4 <__sfputc_r+0x1e>
 801a2e2:	6994      	ldr	r4, [r2, #24]
 801a2e4:	42a3      	cmp	r3, r4
 801a2e6:	db01      	blt.n	801a2ec <__sfputc_r+0x16>
 801a2e8:	290a      	cmp	r1, #10
 801a2ea:	d103      	bne.n	801a2f4 <__sfputc_r+0x1e>
 801a2ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a2f0:	f000 b934 	b.w	801a55c <__swbuf_r>
 801a2f4:	6813      	ldr	r3, [r2, #0]
 801a2f6:	1c58      	adds	r0, r3, #1
 801a2f8:	6010      	str	r0, [r2, #0]
 801a2fa:	7019      	strb	r1, [r3, #0]
 801a2fc:	4608      	mov	r0, r1
 801a2fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a302:	4770      	bx	lr

0801a304 <__sfputs_r>:
 801a304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a306:	4606      	mov	r6, r0
 801a308:	460f      	mov	r7, r1
 801a30a:	4614      	mov	r4, r2
 801a30c:	18d5      	adds	r5, r2, r3
 801a30e:	42ac      	cmp	r4, r5
 801a310:	d101      	bne.n	801a316 <__sfputs_r+0x12>
 801a312:	2000      	movs	r0, #0
 801a314:	e007      	b.n	801a326 <__sfputs_r+0x22>
 801a316:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a31a:	463a      	mov	r2, r7
 801a31c:	4630      	mov	r0, r6
 801a31e:	f7ff ffda 	bl	801a2d6 <__sfputc_r>
 801a322:	1c43      	adds	r3, r0, #1
 801a324:	d1f3      	bne.n	801a30e <__sfputs_r+0xa>
 801a326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801a328 <_vfiprintf_r>:
 801a328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a32c:	460d      	mov	r5, r1
 801a32e:	b09d      	sub	sp, #116	; 0x74
 801a330:	4614      	mov	r4, r2
 801a332:	4698      	mov	r8, r3
 801a334:	4606      	mov	r6, r0
 801a336:	b118      	cbz	r0, 801a340 <_vfiprintf_r+0x18>
 801a338:	6a03      	ldr	r3, [r0, #32]
 801a33a:	b90b      	cbnz	r3, 801a340 <_vfiprintf_r+0x18>
 801a33c:	f7fc fd9a 	bl	8016e74 <__sinit>
 801a340:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801a342:	07d9      	lsls	r1, r3, #31
 801a344:	d405      	bmi.n	801a352 <_vfiprintf_r+0x2a>
 801a346:	89ab      	ldrh	r3, [r5, #12]
 801a348:	059a      	lsls	r2, r3, #22
 801a34a:	d402      	bmi.n	801a352 <_vfiprintf_r+0x2a>
 801a34c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801a34e:	f7fc fea8 	bl	80170a2 <__retarget_lock_acquire_recursive>
 801a352:	89ab      	ldrh	r3, [r5, #12]
 801a354:	071b      	lsls	r3, r3, #28
 801a356:	d501      	bpl.n	801a35c <_vfiprintf_r+0x34>
 801a358:	692b      	ldr	r3, [r5, #16]
 801a35a:	b99b      	cbnz	r3, 801a384 <_vfiprintf_r+0x5c>
 801a35c:	4629      	mov	r1, r5
 801a35e:	4630      	mov	r0, r6
 801a360:	f000 f93a 	bl	801a5d8 <__swsetup_r>
 801a364:	b170      	cbz	r0, 801a384 <_vfiprintf_r+0x5c>
 801a366:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801a368:	07dc      	lsls	r4, r3, #31
 801a36a:	d504      	bpl.n	801a376 <_vfiprintf_r+0x4e>
 801a36c:	f04f 30ff 	mov.w	r0, #4294967295
 801a370:	b01d      	add	sp, #116	; 0x74
 801a372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a376:	89ab      	ldrh	r3, [r5, #12]
 801a378:	0598      	lsls	r0, r3, #22
 801a37a:	d4f7      	bmi.n	801a36c <_vfiprintf_r+0x44>
 801a37c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801a37e:	f7fc fe91 	bl	80170a4 <__retarget_lock_release_recursive>
 801a382:	e7f3      	b.n	801a36c <_vfiprintf_r+0x44>
 801a384:	2300      	movs	r3, #0
 801a386:	9309      	str	r3, [sp, #36]	; 0x24
 801a388:	2320      	movs	r3, #32
 801a38a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801a38e:	f8cd 800c 	str.w	r8, [sp, #12]
 801a392:	2330      	movs	r3, #48	; 0x30
 801a394:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801a548 <_vfiprintf_r+0x220>
 801a398:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801a39c:	f04f 0901 	mov.w	r9, #1
 801a3a0:	4623      	mov	r3, r4
 801a3a2:	469a      	mov	sl, r3
 801a3a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a3a8:	b10a      	cbz	r2, 801a3ae <_vfiprintf_r+0x86>
 801a3aa:	2a25      	cmp	r2, #37	; 0x25
 801a3ac:	d1f9      	bne.n	801a3a2 <_vfiprintf_r+0x7a>
 801a3ae:	ebba 0b04 	subs.w	fp, sl, r4
 801a3b2:	d00b      	beq.n	801a3cc <_vfiprintf_r+0xa4>
 801a3b4:	465b      	mov	r3, fp
 801a3b6:	4622      	mov	r2, r4
 801a3b8:	4629      	mov	r1, r5
 801a3ba:	4630      	mov	r0, r6
 801a3bc:	f7ff ffa2 	bl	801a304 <__sfputs_r>
 801a3c0:	3001      	adds	r0, #1
 801a3c2:	f000 80a9 	beq.w	801a518 <_vfiprintf_r+0x1f0>
 801a3c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a3c8:	445a      	add	r2, fp
 801a3ca:	9209      	str	r2, [sp, #36]	; 0x24
 801a3cc:	f89a 3000 	ldrb.w	r3, [sl]
 801a3d0:	2b00      	cmp	r3, #0
 801a3d2:	f000 80a1 	beq.w	801a518 <_vfiprintf_r+0x1f0>
 801a3d6:	2300      	movs	r3, #0
 801a3d8:	f04f 32ff 	mov.w	r2, #4294967295
 801a3dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a3e0:	f10a 0a01 	add.w	sl, sl, #1
 801a3e4:	9304      	str	r3, [sp, #16]
 801a3e6:	9307      	str	r3, [sp, #28]
 801a3e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801a3ec:	931a      	str	r3, [sp, #104]	; 0x68
 801a3ee:	4654      	mov	r4, sl
 801a3f0:	2205      	movs	r2, #5
 801a3f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a3f6:	4854      	ldr	r0, [pc, #336]	; (801a548 <_vfiprintf_r+0x220>)
 801a3f8:	f7e5 ff12 	bl	8000220 <memchr>
 801a3fc:	9a04      	ldr	r2, [sp, #16]
 801a3fe:	b9d8      	cbnz	r0, 801a438 <_vfiprintf_r+0x110>
 801a400:	06d1      	lsls	r1, r2, #27
 801a402:	bf44      	itt	mi
 801a404:	2320      	movmi	r3, #32
 801a406:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801a40a:	0713      	lsls	r3, r2, #28
 801a40c:	bf44      	itt	mi
 801a40e:	232b      	movmi	r3, #43	; 0x2b
 801a410:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801a414:	f89a 3000 	ldrb.w	r3, [sl]
 801a418:	2b2a      	cmp	r3, #42	; 0x2a
 801a41a:	d015      	beq.n	801a448 <_vfiprintf_r+0x120>
 801a41c:	9a07      	ldr	r2, [sp, #28]
 801a41e:	4654      	mov	r4, sl
 801a420:	2000      	movs	r0, #0
 801a422:	f04f 0c0a 	mov.w	ip, #10
 801a426:	4621      	mov	r1, r4
 801a428:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a42c:	3b30      	subs	r3, #48	; 0x30
 801a42e:	2b09      	cmp	r3, #9
 801a430:	d94d      	bls.n	801a4ce <_vfiprintf_r+0x1a6>
 801a432:	b1b0      	cbz	r0, 801a462 <_vfiprintf_r+0x13a>
 801a434:	9207      	str	r2, [sp, #28]
 801a436:	e014      	b.n	801a462 <_vfiprintf_r+0x13a>
 801a438:	eba0 0308 	sub.w	r3, r0, r8
 801a43c:	fa09 f303 	lsl.w	r3, r9, r3
 801a440:	4313      	orrs	r3, r2
 801a442:	9304      	str	r3, [sp, #16]
 801a444:	46a2      	mov	sl, r4
 801a446:	e7d2      	b.n	801a3ee <_vfiprintf_r+0xc6>
 801a448:	9b03      	ldr	r3, [sp, #12]
 801a44a:	1d19      	adds	r1, r3, #4
 801a44c:	681b      	ldr	r3, [r3, #0]
 801a44e:	9103      	str	r1, [sp, #12]
 801a450:	2b00      	cmp	r3, #0
 801a452:	bfbb      	ittet	lt
 801a454:	425b      	neglt	r3, r3
 801a456:	f042 0202 	orrlt.w	r2, r2, #2
 801a45a:	9307      	strge	r3, [sp, #28]
 801a45c:	9307      	strlt	r3, [sp, #28]
 801a45e:	bfb8      	it	lt
 801a460:	9204      	strlt	r2, [sp, #16]
 801a462:	7823      	ldrb	r3, [r4, #0]
 801a464:	2b2e      	cmp	r3, #46	; 0x2e
 801a466:	d10c      	bne.n	801a482 <_vfiprintf_r+0x15a>
 801a468:	7863      	ldrb	r3, [r4, #1]
 801a46a:	2b2a      	cmp	r3, #42	; 0x2a
 801a46c:	d134      	bne.n	801a4d8 <_vfiprintf_r+0x1b0>
 801a46e:	9b03      	ldr	r3, [sp, #12]
 801a470:	1d1a      	adds	r2, r3, #4
 801a472:	681b      	ldr	r3, [r3, #0]
 801a474:	9203      	str	r2, [sp, #12]
 801a476:	2b00      	cmp	r3, #0
 801a478:	bfb8      	it	lt
 801a47a:	f04f 33ff 	movlt.w	r3, #4294967295
 801a47e:	3402      	adds	r4, #2
 801a480:	9305      	str	r3, [sp, #20]
 801a482:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801a558 <_vfiprintf_r+0x230>
 801a486:	7821      	ldrb	r1, [r4, #0]
 801a488:	2203      	movs	r2, #3
 801a48a:	4650      	mov	r0, sl
 801a48c:	f7e5 fec8 	bl	8000220 <memchr>
 801a490:	b138      	cbz	r0, 801a4a2 <_vfiprintf_r+0x17a>
 801a492:	9b04      	ldr	r3, [sp, #16]
 801a494:	eba0 000a 	sub.w	r0, r0, sl
 801a498:	2240      	movs	r2, #64	; 0x40
 801a49a:	4082      	lsls	r2, r0
 801a49c:	4313      	orrs	r3, r2
 801a49e:	3401      	adds	r4, #1
 801a4a0:	9304      	str	r3, [sp, #16]
 801a4a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a4a6:	4829      	ldr	r0, [pc, #164]	; (801a54c <_vfiprintf_r+0x224>)
 801a4a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801a4ac:	2206      	movs	r2, #6
 801a4ae:	f7e5 feb7 	bl	8000220 <memchr>
 801a4b2:	2800      	cmp	r0, #0
 801a4b4:	d03f      	beq.n	801a536 <_vfiprintf_r+0x20e>
 801a4b6:	4b26      	ldr	r3, [pc, #152]	; (801a550 <_vfiprintf_r+0x228>)
 801a4b8:	bb1b      	cbnz	r3, 801a502 <_vfiprintf_r+0x1da>
 801a4ba:	9b03      	ldr	r3, [sp, #12]
 801a4bc:	3307      	adds	r3, #7
 801a4be:	f023 0307 	bic.w	r3, r3, #7
 801a4c2:	3308      	adds	r3, #8
 801a4c4:	9303      	str	r3, [sp, #12]
 801a4c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a4c8:	443b      	add	r3, r7
 801a4ca:	9309      	str	r3, [sp, #36]	; 0x24
 801a4cc:	e768      	b.n	801a3a0 <_vfiprintf_r+0x78>
 801a4ce:	fb0c 3202 	mla	r2, ip, r2, r3
 801a4d2:	460c      	mov	r4, r1
 801a4d4:	2001      	movs	r0, #1
 801a4d6:	e7a6      	b.n	801a426 <_vfiprintf_r+0xfe>
 801a4d8:	2300      	movs	r3, #0
 801a4da:	3401      	adds	r4, #1
 801a4dc:	9305      	str	r3, [sp, #20]
 801a4de:	4619      	mov	r1, r3
 801a4e0:	f04f 0c0a 	mov.w	ip, #10
 801a4e4:	4620      	mov	r0, r4
 801a4e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a4ea:	3a30      	subs	r2, #48	; 0x30
 801a4ec:	2a09      	cmp	r2, #9
 801a4ee:	d903      	bls.n	801a4f8 <_vfiprintf_r+0x1d0>
 801a4f0:	2b00      	cmp	r3, #0
 801a4f2:	d0c6      	beq.n	801a482 <_vfiprintf_r+0x15a>
 801a4f4:	9105      	str	r1, [sp, #20]
 801a4f6:	e7c4      	b.n	801a482 <_vfiprintf_r+0x15a>
 801a4f8:	fb0c 2101 	mla	r1, ip, r1, r2
 801a4fc:	4604      	mov	r4, r0
 801a4fe:	2301      	movs	r3, #1
 801a500:	e7f0      	b.n	801a4e4 <_vfiprintf_r+0x1bc>
 801a502:	ab03      	add	r3, sp, #12
 801a504:	9300      	str	r3, [sp, #0]
 801a506:	462a      	mov	r2, r5
 801a508:	4b12      	ldr	r3, [pc, #72]	; (801a554 <_vfiprintf_r+0x22c>)
 801a50a:	a904      	add	r1, sp, #16
 801a50c:	4630      	mov	r0, r6
 801a50e:	f7fb fe4f 	bl	80161b0 <_printf_float>
 801a512:	4607      	mov	r7, r0
 801a514:	1c78      	adds	r0, r7, #1
 801a516:	d1d6      	bne.n	801a4c6 <_vfiprintf_r+0x19e>
 801a518:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801a51a:	07d9      	lsls	r1, r3, #31
 801a51c:	d405      	bmi.n	801a52a <_vfiprintf_r+0x202>
 801a51e:	89ab      	ldrh	r3, [r5, #12]
 801a520:	059a      	lsls	r2, r3, #22
 801a522:	d402      	bmi.n	801a52a <_vfiprintf_r+0x202>
 801a524:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801a526:	f7fc fdbd 	bl	80170a4 <__retarget_lock_release_recursive>
 801a52a:	89ab      	ldrh	r3, [r5, #12]
 801a52c:	065b      	lsls	r3, r3, #25
 801a52e:	f53f af1d 	bmi.w	801a36c <_vfiprintf_r+0x44>
 801a532:	9809      	ldr	r0, [sp, #36]	; 0x24
 801a534:	e71c      	b.n	801a370 <_vfiprintf_r+0x48>
 801a536:	ab03      	add	r3, sp, #12
 801a538:	9300      	str	r3, [sp, #0]
 801a53a:	462a      	mov	r2, r5
 801a53c:	4b05      	ldr	r3, [pc, #20]	; (801a554 <_vfiprintf_r+0x22c>)
 801a53e:	a904      	add	r1, sp, #16
 801a540:	4630      	mov	r0, r6
 801a542:	f7fc f8d9 	bl	80166f8 <_printf_i>
 801a546:	e7e4      	b.n	801a512 <_vfiprintf_r+0x1ea>
 801a548:	0801d809 	.word	0x0801d809
 801a54c:	0801d813 	.word	0x0801d813
 801a550:	080161b1 	.word	0x080161b1
 801a554:	0801a305 	.word	0x0801a305
 801a558:	0801d80f 	.word	0x0801d80f

0801a55c <__swbuf_r>:
 801a55c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a55e:	460e      	mov	r6, r1
 801a560:	4614      	mov	r4, r2
 801a562:	4605      	mov	r5, r0
 801a564:	b118      	cbz	r0, 801a56e <__swbuf_r+0x12>
 801a566:	6a03      	ldr	r3, [r0, #32]
 801a568:	b90b      	cbnz	r3, 801a56e <__swbuf_r+0x12>
 801a56a:	f7fc fc83 	bl	8016e74 <__sinit>
 801a56e:	69a3      	ldr	r3, [r4, #24]
 801a570:	60a3      	str	r3, [r4, #8]
 801a572:	89a3      	ldrh	r3, [r4, #12]
 801a574:	071a      	lsls	r2, r3, #28
 801a576:	d525      	bpl.n	801a5c4 <__swbuf_r+0x68>
 801a578:	6923      	ldr	r3, [r4, #16]
 801a57a:	b31b      	cbz	r3, 801a5c4 <__swbuf_r+0x68>
 801a57c:	6823      	ldr	r3, [r4, #0]
 801a57e:	6922      	ldr	r2, [r4, #16]
 801a580:	1a98      	subs	r0, r3, r2
 801a582:	6963      	ldr	r3, [r4, #20]
 801a584:	b2f6      	uxtb	r6, r6
 801a586:	4283      	cmp	r3, r0
 801a588:	4637      	mov	r7, r6
 801a58a:	dc04      	bgt.n	801a596 <__swbuf_r+0x3a>
 801a58c:	4621      	mov	r1, r4
 801a58e:	4628      	mov	r0, r5
 801a590:	f7ff fa3a 	bl	8019a08 <_fflush_r>
 801a594:	b9e0      	cbnz	r0, 801a5d0 <__swbuf_r+0x74>
 801a596:	68a3      	ldr	r3, [r4, #8]
 801a598:	3b01      	subs	r3, #1
 801a59a:	60a3      	str	r3, [r4, #8]
 801a59c:	6823      	ldr	r3, [r4, #0]
 801a59e:	1c5a      	adds	r2, r3, #1
 801a5a0:	6022      	str	r2, [r4, #0]
 801a5a2:	701e      	strb	r6, [r3, #0]
 801a5a4:	6962      	ldr	r2, [r4, #20]
 801a5a6:	1c43      	adds	r3, r0, #1
 801a5a8:	429a      	cmp	r2, r3
 801a5aa:	d004      	beq.n	801a5b6 <__swbuf_r+0x5a>
 801a5ac:	89a3      	ldrh	r3, [r4, #12]
 801a5ae:	07db      	lsls	r3, r3, #31
 801a5b0:	d506      	bpl.n	801a5c0 <__swbuf_r+0x64>
 801a5b2:	2e0a      	cmp	r6, #10
 801a5b4:	d104      	bne.n	801a5c0 <__swbuf_r+0x64>
 801a5b6:	4621      	mov	r1, r4
 801a5b8:	4628      	mov	r0, r5
 801a5ba:	f7ff fa25 	bl	8019a08 <_fflush_r>
 801a5be:	b938      	cbnz	r0, 801a5d0 <__swbuf_r+0x74>
 801a5c0:	4638      	mov	r0, r7
 801a5c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a5c4:	4621      	mov	r1, r4
 801a5c6:	4628      	mov	r0, r5
 801a5c8:	f000 f806 	bl	801a5d8 <__swsetup_r>
 801a5cc:	2800      	cmp	r0, #0
 801a5ce:	d0d5      	beq.n	801a57c <__swbuf_r+0x20>
 801a5d0:	f04f 37ff 	mov.w	r7, #4294967295
 801a5d4:	e7f4      	b.n	801a5c0 <__swbuf_r+0x64>
	...

0801a5d8 <__swsetup_r>:
 801a5d8:	b538      	push	{r3, r4, r5, lr}
 801a5da:	4b2a      	ldr	r3, [pc, #168]	; (801a684 <__swsetup_r+0xac>)
 801a5dc:	4605      	mov	r5, r0
 801a5de:	6818      	ldr	r0, [r3, #0]
 801a5e0:	460c      	mov	r4, r1
 801a5e2:	b118      	cbz	r0, 801a5ec <__swsetup_r+0x14>
 801a5e4:	6a03      	ldr	r3, [r0, #32]
 801a5e6:	b90b      	cbnz	r3, 801a5ec <__swsetup_r+0x14>
 801a5e8:	f7fc fc44 	bl	8016e74 <__sinit>
 801a5ec:	89a3      	ldrh	r3, [r4, #12]
 801a5ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a5f2:	0718      	lsls	r0, r3, #28
 801a5f4:	d422      	bmi.n	801a63c <__swsetup_r+0x64>
 801a5f6:	06d9      	lsls	r1, r3, #27
 801a5f8:	d407      	bmi.n	801a60a <__swsetup_r+0x32>
 801a5fa:	2309      	movs	r3, #9
 801a5fc:	602b      	str	r3, [r5, #0]
 801a5fe:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801a602:	81a3      	strh	r3, [r4, #12]
 801a604:	f04f 30ff 	mov.w	r0, #4294967295
 801a608:	e034      	b.n	801a674 <__swsetup_r+0x9c>
 801a60a:	0758      	lsls	r0, r3, #29
 801a60c:	d512      	bpl.n	801a634 <__swsetup_r+0x5c>
 801a60e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a610:	b141      	cbz	r1, 801a624 <__swsetup_r+0x4c>
 801a612:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a616:	4299      	cmp	r1, r3
 801a618:	d002      	beq.n	801a620 <__swsetup_r+0x48>
 801a61a:	4628      	mov	r0, r5
 801a61c:	f7fd fbd2 	bl	8017dc4 <_free_r>
 801a620:	2300      	movs	r3, #0
 801a622:	6363      	str	r3, [r4, #52]	; 0x34
 801a624:	89a3      	ldrh	r3, [r4, #12]
 801a626:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801a62a:	81a3      	strh	r3, [r4, #12]
 801a62c:	2300      	movs	r3, #0
 801a62e:	6063      	str	r3, [r4, #4]
 801a630:	6923      	ldr	r3, [r4, #16]
 801a632:	6023      	str	r3, [r4, #0]
 801a634:	89a3      	ldrh	r3, [r4, #12]
 801a636:	f043 0308 	orr.w	r3, r3, #8
 801a63a:	81a3      	strh	r3, [r4, #12]
 801a63c:	6923      	ldr	r3, [r4, #16]
 801a63e:	b94b      	cbnz	r3, 801a654 <__swsetup_r+0x7c>
 801a640:	89a3      	ldrh	r3, [r4, #12]
 801a642:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801a646:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a64a:	d003      	beq.n	801a654 <__swsetup_r+0x7c>
 801a64c:	4621      	mov	r1, r4
 801a64e:	4628      	mov	r0, r5
 801a650:	f000 f884 	bl	801a75c <__smakebuf_r>
 801a654:	89a0      	ldrh	r0, [r4, #12]
 801a656:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a65a:	f010 0301 	ands.w	r3, r0, #1
 801a65e:	d00a      	beq.n	801a676 <__swsetup_r+0x9e>
 801a660:	2300      	movs	r3, #0
 801a662:	60a3      	str	r3, [r4, #8]
 801a664:	6963      	ldr	r3, [r4, #20]
 801a666:	425b      	negs	r3, r3
 801a668:	61a3      	str	r3, [r4, #24]
 801a66a:	6923      	ldr	r3, [r4, #16]
 801a66c:	b943      	cbnz	r3, 801a680 <__swsetup_r+0xa8>
 801a66e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801a672:	d1c4      	bne.n	801a5fe <__swsetup_r+0x26>
 801a674:	bd38      	pop	{r3, r4, r5, pc}
 801a676:	0781      	lsls	r1, r0, #30
 801a678:	bf58      	it	pl
 801a67a:	6963      	ldrpl	r3, [r4, #20]
 801a67c:	60a3      	str	r3, [r4, #8]
 801a67e:	e7f4      	b.n	801a66a <__swsetup_r+0x92>
 801a680:	2000      	movs	r0, #0
 801a682:	e7f7      	b.n	801a674 <__swsetup_r+0x9c>
 801a684:	200003d0 	.word	0x200003d0

0801a688 <_raise_r>:
 801a688:	291f      	cmp	r1, #31
 801a68a:	b538      	push	{r3, r4, r5, lr}
 801a68c:	4604      	mov	r4, r0
 801a68e:	460d      	mov	r5, r1
 801a690:	d904      	bls.n	801a69c <_raise_r+0x14>
 801a692:	2316      	movs	r3, #22
 801a694:	6003      	str	r3, [r0, #0]
 801a696:	f04f 30ff 	mov.w	r0, #4294967295
 801a69a:	bd38      	pop	{r3, r4, r5, pc}
 801a69c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801a69e:	b112      	cbz	r2, 801a6a6 <_raise_r+0x1e>
 801a6a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a6a4:	b94b      	cbnz	r3, 801a6ba <_raise_r+0x32>
 801a6a6:	4620      	mov	r0, r4
 801a6a8:	f000 f830 	bl	801a70c <_getpid_r>
 801a6ac:	462a      	mov	r2, r5
 801a6ae:	4601      	mov	r1, r0
 801a6b0:	4620      	mov	r0, r4
 801a6b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a6b6:	f000 b817 	b.w	801a6e8 <_kill_r>
 801a6ba:	2b01      	cmp	r3, #1
 801a6bc:	d00a      	beq.n	801a6d4 <_raise_r+0x4c>
 801a6be:	1c59      	adds	r1, r3, #1
 801a6c0:	d103      	bne.n	801a6ca <_raise_r+0x42>
 801a6c2:	2316      	movs	r3, #22
 801a6c4:	6003      	str	r3, [r0, #0]
 801a6c6:	2001      	movs	r0, #1
 801a6c8:	e7e7      	b.n	801a69a <_raise_r+0x12>
 801a6ca:	2400      	movs	r4, #0
 801a6cc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801a6d0:	4628      	mov	r0, r5
 801a6d2:	4798      	blx	r3
 801a6d4:	2000      	movs	r0, #0
 801a6d6:	e7e0      	b.n	801a69a <_raise_r+0x12>

0801a6d8 <raise>:
 801a6d8:	4b02      	ldr	r3, [pc, #8]	; (801a6e4 <raise+0xc>)
 801a6da:	4601      	mov	r1, r0
 801a6dc:	6818      	ldr	r0, [r3, #0]
 801a6de:	f7ff bfd3 	b.w	801a688 <_raise_r>
 801a6e2:	bf00      	nop
 801a6e4:	200003d0 	.word	0x200003d0

0801a6e8 <_kill_r>:
 801a6e8:	b538      	push	{r3, r4, r5, lr}
 801a6ea:	4d07      	ldr	r5, [pc, #28]	; (801a708 <_kill_r+0x20>)
 801a6ec:	2300      	movs	r3, #0
 801a6ee:	4604      	mov	r4, r0
 801a6f0:	4608      	mov	r0, r1
 801a6f2:	4611      	mov	r1, r2
 801a6f4:	602b      	str	r3, [r5, #0]
 801a6f6:	f7ea fed9 	bl	80054ac <_kill>
 801a6fa:	1c43      	adds	r3, r0, #1
 801a6fc:	d102      	bne.n	801a704 <_kill_r+0x1c>
 801a6fe:	682b      	ldr	r3, [r5, #0]
 801a700:	b103      	cbz	r3, 801a704 <_kill_r+0x1c>
 801a702:	6023      	str	r3, [r4, #0]
 801a704:	bd38      	pop	{r3, r4, r5, pc}
 801a706:	bf00      	nop
 801a708:	20003420 	.word	0x20003420

0801a70c <_getpid_r>:
 801a70c:	f7ea bec6 	b.w	800549c <_getpid>

0801a710 <__swhatbuf_r>:
 801a710:	b570      	push	{r4, r5, r6, lr}
 801a712:	460c      	mov	r4, r1
 801a714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a718:	2900      	cmp	r1, #0
 801a71a:	b096      	sub	sp, #88	; 0x58
 801a71c:	4615      	mov	r5, r2
 801a71e:	461e      	mov	r6, r3
 801a720:	da0d      	bge.n	801a73e <__swhatbuf_r+0x2e>
 801a722:	89a3      	ldrh	r3, [r4, #12]
 801a724:	f013 0f80 	tst.w	r3, #128	; 0x80
 801a728:	f04f 0100 	mov.w	r1, #0
 801a72c:	bf0c      	ite	eq
 801a72e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801a732:	2340      	movne	r3, #64	; 0x40
 801a734:	2000      	movs	r0, #0
 801a736:	6031      	str	r1, [r6, #0]
 801a738:	602b      	str	r3, [r5, #0]
 801a73a:	b016      	add	sp, #88	; 0x58
 801a73c:	bd70      	pop	{r4, r5, r6, pc}
 801a73e:	466a      	mov	r2, sp
 801a740:	f000 f848 	bl	801a7d4 <_fstat_r>
 801a744:	2800      	cmp	r0, #0
 801a746:	dbec      	blt.n	801a722 <__swhatbuf_r+0x12>
 801a748:	9901      	ldr	r1, [sp, #4]
 801a74a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801a74e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801a752:	4259      	negs	r1, r3
 801a754:	4159      	adcs	r1, r3
 801a756:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a75a:	e7eb      	b.n	801a734 <__swhatbuf_r+0x24>

0801a75c <__smakebuf_r>:
 801a75c:	898b      	ldrh	r3, [r1, #12]
 801a75e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801a760:	079d      	lsls	r5, r3, #30
 801a762:	4606      	mov	r6, r0
 801a764:	460c      	mov	r4, r1
 801a766:	d507      	bpl.n	801a778 <__smakebuf_r+0x1c>
 801a768:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801a76c:	6023      	str	r3, [r4, #0]
 801a76e:	6123      	str	r3, [r4, #16]
 801a770:	2301      	movs	r3, #1
 801a772:	6163      	str	r3, [r4, #20]
 801a774:	b002      	add	sp, #8
 801a776:	bd70      	pop	{r4, r5, r6, pc}
 801a778:	ab01      	add	r3, sp, #4
 801a77a:	466a      	mov	r2, sp
 801a77c:	f7ff ffc8 	bl	801a710 <__swhatbuf_r>
 801a780:	9900      	ldr	r1, [sp, #0]
 801a782:	4605      	mov	r5, r0
 801a784:	4630      	mov	r0, r6
 801a786:	f7fd fb91 	bl	8017eac <_malloc_r>
 801a78a:	b948      	cbnz	r0, 801a7a0 <__smakebuf_r+0x44>
 801a78c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a790:	059a      	lsls	r2, r3, #22
 801a792:	d4ef      	bmi.n	801a774 <__smakebuf_r+0x18>
 801a794:	f023 0303 	bic.w	r3, r3, #3
 801a798:	f043 0302 	orr.w	r3, r3, #2
 801a79c:	81a3      	strh	r3, [r4, #12]
 801a79e:	e7e3      	b.n	801a768 <__smakebuf_r+0xc>
 801a7a0:	89a3      	ldrh	r3, [r4, #12]
 801a7a2:	6020      	str	r0, [r4, #0]
 801a7a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a7a8:	81a3      	strh	r3, [r4, #12]
 801a7aa:	9b00      	ldr	r3, [sp, #0]
 801a7ac:	6163      	str	r3, [r4, #20]
 801a7ae:	9b01      	ldr	r3, [sp, #4]
 801a7b0:	6120      	str	r0, [r4, #16]
 801a7b2:	b15b      	cbz	r3, 801a7cc <__smakebuf_r+0x70>
 801a7b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a7b8:	4630      	mov	r0, r6
 801a7ba:	f000 f81d 	bl	801a7f8 <_isatty_r>
 801a7be:	b128      	cbz	r0, 801a7cc <__smakebuf_r+0x70>
 801a7c0:	89a3      	ldrh	r3, [r4, #12]
 801a7c2:	f023 0303 	bic.w	r3, r3, #3
 801a7c6:	f043 0301 	orr.w	r3, r3, #1
 801a7ca:	81a3      	strh	r3, [r4, #12]
 801a7cc:	89a3      	ldrh	r3, [r4, #12]
 801a7ce:	431d      	orrs	r5, r3
 801a7d0:	81a5      	strh	r5, [r4, #12]
 801a7d2:	e7cf      	b.n	801a774 <__smakebuf_r+0x18>

0801a7d4 <_fstat_r>:
 801a7d4:	b538      	push	{r3, r4, r5, lr}
 801a7d6:	4d07      	ldr	r5, [pc, #28]	; (801a7f4 <_fstat_r+0x20>)
 801a7d8:	2300      	movs	r3, #0
 801a7da:	4604      	mov	r4, r0
 801a7dc:	4608      	mov	r0, r1
 801a7de:	4611      	mov	r1, r2
 801a7e0:	602b      	str	r3, [r5, #0]
 801a7e2:	f7ea fec2 	bl	800556a <_fstat>
 801a7e6:	1c43      	adds	r3, r0, #1
 801a7e8:	d102      	bne.n	801a7f0 <_fstat_r+0x1c>
 801a7ea:	682b      	ldr	r3, [r5, #0]
 801a7ec:	b103      	cbz	r3, 801a7f0 <_fstat_r+0x1c>
 801a7ee:	6023      	str	r3, [r4, #0]
 801a7f0:	bd38      	pop	{r3, r4, r5, pc}
 801a7f2:	bf00      	nop
 801a7f4:	20003420 	.word	0x20003420

0801a7f8 <_isatty_r>:
 801a7f8:	b538      	push	{r3, r4, r5, lr}
 801a7fa:	4d06      	ldr	r5, [pc, #24]	; (801a814 <_isatty_r+0x1c>)
 801a7fc:	2300      	movs	r3, #0
 801a7fe:	4604      	mov	r4, r0
 801a800:	4608      	mov	r0, r1
 801a802:	602b      	str	r3, [r5, #0]
 801a804:	f7ea fec1 	bl	800558a <_isatty>
 801a808:	1c43      	adds	r3, r0, #1
 801a80a:	d102      	bne.n	801a812 <_isatty_r+0x1a>
 801a80c:	682b      	ldr	r3, [r5, #0]
 801a80e:	b103      	cbz	r3, 801a812 <_isatty_r+0x1a>
 801a810:	6023      	str	r3, [r4, #0]
 801a812:	bd38      	pop	{r3, r4, r5, pc}
 801a814:	20003420 	.word	0x20003420

0801a818 <fmod>:
 801a818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a81a:	ed2d 8b02 	vpush	{d8}
 801a81e:	ec57 6b10 	vmov	r6, r7, d0
 801a822:	ec55 4b11 	vmov	r4, r5, d1
 801a826:	f000 f86d 	bl	801a904 <__ieee754_fmod>
 801a82a:	4622      	mov	r2, r4
 801a82c:	462b      	mov	r3, r5
 801a82e:	4630      	mov	r0, r6
 801a830:	4639      	mov	r1, r7
 801a832:	eeb0 8a40 	vmov.f32	s16, s0
 801a836:	eef0 8a60 	vmov.f32	s17, s1
 801a83a:	f7e6 f99f 	bl	8000b7c <__aeabi_dcmpun>
 801a83e:	b990      	cbnz	r0, 801a866 <fmod+0x4e>
 801a840:	2200      	movs	r2, #0
 801a842:	2300      	movs	r3, #0
 801a844:	4620      	mov	r0, r4
 801a846:	4629      	mov	r1, r5
 801a848:	f7e6 f966 	bl	8000b18 <__aeabi_dcmpeq>
 801a84c:	b158      	cbz	r0, 801a866 <fmod+0x4e>
 801a84e:	f7fc fbfd 	bl	801704c <__errno>
 801a852:	2321      	movs	r3, #33	; 0x21
 801a854:	6003      	str	r3, [r0, #0]
 801a856:	2200      	movs	r2, #0
 801a858:	2300      	movs	r3, #0
 801a85a:	4610      	mov	r0, r2
 801a85c:	4619      	mov	r1, r3
 801a85e:	f7e6 f81d 	bl	800089c <__aeabi_ddiv>
 801a862:	ec41 0b18 	vmov	d8, r0, r1
 801a866:	eeb0 0a48 	vmov.f32	s0, s16
 801a86a:	eef0 0a68 	vmov.f32	s1, s17
 801a86e:	ecbd 8b02 	vpop	{d8}
 801a872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801a874 <round>:
 801a874:	ec53 2b10 	vmov	r2, r3, d0
 801a878:	b570      	push	{r4, r5, r6, lr}
 801a87a:	f3c3 540a 	ubfx	r4, r3, #20, #11
 801a87e:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 801a882:	2813      	cmp	r0, #19
 801a884:	ee10 5a10 	vmov	r5, s0
 801a888:	4619      	mov	r1, r3
 801a88a:	dc18      	bgt.n	801a8be <round+0x4a>
 801a88c:	2800      	cmp	r0, #0
 801a88e:	da09      	bge.n	801a8a4 <round+0x30>
 801a890:	3001      	adds	r0, #1
 801a892:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 801a896:	d103      	bne.n	801a8a0 <round+0x2c>
 801a898:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 801a89c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 801a8a0:	2300      	movs	r3, #0
 801a8a2:	e02a      	b.n	801a8fa <round+0x86>
 801a8a4:	4c16      	ldr	r4, [pc, #88]	; (801a900 <round+0x8c>)
 801a8a6:	4104      	asrs	r4, r0
 801a8a8:	ea03 0604 	and.w	r6, r3, r4
 801a8ac:	4316      	orrs	r6, r2
 801a8ae:	d011      	beq.n	801a8d4 <round+0x60>
 801a8b0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801a8b4:	4103      	asrs	r3, r0
 801a8b6:	440b      	add	r3, r1
 801a8b8:	ea23 0104 	bic.w	r1, r3, r4
 801a8bc:	e7f0      	b.n	801a8a0 <round+0x2c>
 801a8be:	2833      	cmp	r0, #51	; 0x33
 801a8c0:	dd0b      	ble.n	801a8da <round+0x66>
 801a8c2:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 801a8c6:	d105      	bne.n	801a8d4 <round+0x60>
 801a8c8:	ee10 0a10 	vmov	r0, s0
 801a8cc:	f7e5 fd06 	bl	80002dc <__adddf3>
 801a8d0:	4602      	mov	r2, r0
 801a8d2:	460b      	mov	r3, r1
 801a8d4:	ec43 2b10 	vmov	d0, r2, r3
 801a8d8:	bd70      	pop	{r4, r5, r6, pc}
 801a8da:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 801a8de:	f04f 34ff 	mov.w	r4, #4294967295
 801a8e2:	40f4      	lsrs	r4, r6
 801a8e4:	4214      	tst	r4, r2
 801a8e6:	d0f5      	beq.n	801a8d4 <round+0x60>
 801a8e8:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 801a8ec:	2301      	movs	r3, #1
 801a8ee:	4083      	lsls	r3, r0
 801a8f0:	195b      	adds	r3, r3, r5
 801a8f2:	bf28      	it	cs
 801a8f4:	3101      	addcs	r1, #1
 801a8f6:	ea23 0304 	bic.w	r3, r3, r4
 801a8fa:	461a      	mov	r2, r3
 801a8fc:	460b      	mov	r3, r1
 801a8fe:	e7e9      	b.n	801a8d4 <round+0x60>
 801a900:	000fffff 	.word	0x000fffff

0801a904 <__ieee754_fmod>:
 801a904:	ec53 2b11 	vmov	r2, r3, d1
 801a908:	f023 4c00 	bic.w	ip, r3, #2147483648	; 0x80000000
 801a90c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a910:	ea5c 0402 	orrs.w	r4, ip, r2
 801a914:	ec51 0b10 	vmov	r0, r1, d0
 801a918:	ee11 7a10 	vmov	r7, s2
 801a91c:	ee11 ea10 	vmov	lr, s2
 801a920:	461e      	mov	r6, r3
 801a922:	d00c      	beq.n	801a93e <__ieee754_fmod+0x3a>
 801a924:	4c78      	ldr	r4, [pc, #480]	; (801ab08 <__ieee754_fmod+0x204>)
 801a926:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 801a92a:	45a0      	cmp	r8, r4
 801a92c:	4689      	mov	r9, r1
 801a92e:	dc06      	bgt.n	801a93e <__ieee754_fmod+0x3a>
 801a930:	4254      	negs	r4, r2
 801a932:	4d76      	ldr	r5, [pc, #472]	; (801ab0c <__ieee754_fmod+0x208>)
 801a934:	4314      	orrs	r4, r2
 801a936:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 801a93a:	42ac      	cmp	r4, r5
 801a93c:	d909      	bls.n	801a952 <__ieee754_fmod+0x4e>
 801a93e:	f7e5 fe83 	bl	8000648 <__aeabi_dmul>
 801a942:	4602      	mov	r2, r0
 801a944:	460b      	mov	r3, r1
 801a946:	f7e5 ffa9 	bl	800089c <__aeabi_ddiv>
 801a94a:	ec41 0b10 	vmov	d0, r0, r1
 801a94e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a952:	45e0      	cmp	r8, ip
 801a954:	ee10 aa10 	vmov	sl, s0
 801a958:	ee10 4a10 	vmov	r4, s0
 801a95c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 801a960:	dc09      	bgt.n	801a976 <__ieee754_fmod+0x72>
 801a962:	dbf2      	blt.n	801a94a <__ieee754_fmod+0x46>
 801a964:	4290      	cmp	r0, r2
 801a966:	d3f0      	bcc.n	801a94a <__ieee754_fmod+0x46>
 801a968:	d105      	bne.n	801a976 <__ieee754_fmod+0x72>
 801a96a:	4b69      	ldr	r3, [pc, #420]	; (801ab10 <__ieee754_fmod+0x20c>)
 801a96c:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 801a970:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a974:	e7e9      	b.n	801a94a <__ieee754_fmod+0x46>
 801a976:	4a65      	ldr	r2, [pc, #404]	; (801ab0c <__ieee754_fmod+0x208>)
 801a978:	ea19 0f02 	tst.w	r9, r2
 801a97c:	d148      	bne.n	801aa10 <__ieee754_fmod+0x10c>
 801a97e:	f1b8 0f00 	cmp.w	r8, #0
 801a982:	d13d      	bne.n	801aa00 <__ieee754_fmod+0xfc>
 801a984:	4963      	ldr	r1, [pc, #396]	; (801ab14 <__ieee754_fmod+0x210>)
 801a986:	4653      	mov	r3, sl
 801a988:	2b00      	cmp	r3, #0
 801a98a:	dc36      	bgt.n	801a9fa <__ieee754_fmod+0xf6>
 801a98c:	4216      	tst	r6, r2
 801a98e:	d14f      	bne.n	801aa30 <__ieee754_fmod+0x12c>
 801a990:	f1bc 0f00 	cmp.w	ip, #0
 801a994:	d144      	bne.n	801aa20 <__ieee754_fmod+0x11c>
 801a996:	4a5f      	ldr	r2, [pc, #380]	; (801ab14 <__ieee754_fmod+0x210>)
 801a998:	463b      	mov	r3, r7
 801a99a:	2b00      	cmp	r3, #0
 801a99c:	dc3d      	bgt.n	801aa1a <__ieee754_fmod+0x116>
 801a99e:	485e      	ldr	r0, [pc, #376]	; (801ab18 <__ieee754_fmod+0x214>)
 801a9a0:	4281      	cmp	r1, r0
 801a9a2:	db4a      	blt.n	801aa3a <__ieee754_fmod+0x136>
 801a9a4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801a9a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801a9ac:	485a      	ldr	r0, [pc, #360]	; (801ab18 <__ieee754_fmod+0x214>)
 801a9ae:	4282      	cmp	r2, r0
 801a9b0:	db57      	blt.n	801aa62 <__ieee754_fmod+0x15e>
 801a9b2:	f3c6 0613 	ubfx	r6, r6, #0, #20
 801a9b6:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 801a9ba:	1a89      	subs	r1, r1, r2
 801a9bc:	1b98      	subs	r0, r3, r6
 801a9be:	eba4 070e 	sub.w	r7, r4, lr
 801a9c2:	2900      	cmp	r1, #0
 801a9c4:	d162      	bne.n	801aa8c <__ieee754_fmod+0x188>
 801a9c6:	4574      	cmp	r4, lr
 801a9c8:	bf38      	it	cc
 801a9ca:	f100 30ff 	addcc.w	r0, r0, #4294967295
 801a9ce:	2800      	cmp	r0, #0
 801a9d0:	bfa4      	itt	ge
 801a9d2:	463c      	movge	r4, r7
 801a9d4:	4603      	movge	r3, r0
 801a9d6:	ea53 0104 	orrs.w	r1, r3, r4
 801a9da:	d0c6      	beq.n	801a96a <__ieee754_fmod+0x66>
 801a9dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801a9e0:	db69      	blt.n	801aab6 <__ieee754_fmod+0x1b2>
 801a9e2:	494d      	ldr	r1, [pc, #308]	; (801ab18 <__ieee754_fmod+0x214>)
 801a9e4:	428a      	cmp	r2, r1
 801a9e6:	db6c      	blt.n	801aac2 <__ieee754_fmod+0x1be>
 801a9e8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801a9ec:	432b      	orrs	r3, r5
 801a9ee:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 801a9f2:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801a9f6:	4620      	mov	r0, r4
 801a9f8:	e7a7      	b.n	801a94a <__ieee754_fmod+0x46>
 801a9fa:	3901      	subs	r1, #1
 801a9fc:	005b      	lsls	r3, r3, #1
 801a9fe:	e7c3      	b.n	801a988 <__ieee754_fmod+0x84>
 801aa00:	4945      	ldr	r1, [pc, #276]	; (801ab18 <__ieee754_fmod+0x214>)
 801aa02:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 801aa06:	2b00      	cmp	r3, #0
 801aa08:	ddc0      	ble.n	801a98c <__ieee754_fmod+0x88>
 801aa0a:	3901      	subs	r1, #1
 801aa0c:	005b      	lsls	r3, r3, #1
 801aa0e:	e7fa      	b.n	801aa06 <__ieee754_fmod+0x102>
 801aa10:	ea4f 5128 	mov.w	r1, r8, asr #20
 801aa14:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 801aa18:	e7b8      	b.n	801a98c <__ieee754_fmod+0x88>
 801aa1a:	3a01      	subs	r2, #1
 801aa1c:	005b      	lsls	r3, r3, #1
 801aa1e:	e7bc      	b.n	801a99a <__ieee754_fmod+0x96>
 801aa20:	4a3d      	ldr	r2, [pc, #244]	; (801ab18 <__ieee754_fmod+0x214>)
 801aa22:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 801aa26:	2b00      	cmp	r3, #0
 801aa28:	ddb9      	ble.n	801a99e <__ieee754_fmod+0x9a>
 801aa2a:	3a01      	subs	r2, #1
 801aa2c:	005b      	lsls	r3, r3, #1
 801aa2e:	e7fa      	b.n	801aa26 <__ieee754_fmod+0x122>
 801aa30:	ea4f 522c 	mov.w	r2, ip, asr #20
 801aa34:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801aa38:	e7b1      	b.n	801a99e <__ieee754_fmod+0x9a>
 801aa3a:	1a40      	subs	r0, r0, r1
 801aa3c:	281f      	cmp	r0, #31
 801aa3e:	dc0a      	bgt.n	801aa56 <__ieee754_fmod+0x152>
 801aa40:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 801aa44:	fa08 f800 	lsl.w	r8, r8, r0
 801aa48:	fa2a f303 	lsr.w	r3, sl, r3
 801aa4c:	ea43 0308 	orr.w	r3, r3, r8
 801aa50:	fa0a f400 	lsl.w	r4, sl, r0
 801aa54:	e7aa      	b.n	801a9ac <__ieee754_fmod+0xa8>
 801aa56:	4b31      	ldr	r3, [pc, #196]	; (801ab1c <__ieee754_fmod+0x218>)
 801aa58:	1a5b      	subs	r3, r3, r1
 801aa5a:	fa0a f303 	lsl.w	r3, sl, r3
 801aa5e:	2400      	movs	r4, #0
 801aa60:	e7a4      	b.n	801a9ac <__ieee754_fmod+0xa8>
 801aa62:	1a80      	subs	r0, r0, r2
 801aa64:	281f      	cmp	r0, #31
 801aa66:	dc0a      	bgt.n	801aa7e <__ieee754_fmod+0x17a>
 801aa68:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 801aa6c:	fa0c fc00 	lsl.w	ip, ip, r0
 801aa70:	fa27 f606 	lsr.w	r6, r7, r6
 801aa74:	ea46 060c 	orr.w	r6, r6, ip
 801aa78:	fa07 fe00 	lsl.w	lr, r7, r0
 801aa7c:	e79d      	b.n	801a9ba <__ieee754_fmod+0xb6>
 801aa7e:	4e27      	ldr	r6, [pc, #156]	; (801ab1c <__ieee754_fmod+0x218>)
 801aa80:	1ab6      	subs	r6, r6, r2
 801aa82:	fa07 f606 	lsl.w	r6, r7, r6
 801aa86:	f04f 0e00 	mov.w	lr, #0
 801aa8a:	e796      	b.n	801a9ba <__ieee754_fmod+0xb6>
 801aa8c:	4574      	cmp	r4, lr
 801aa8e:	bf38      	it	cc
 801aa90:	f100 30ff 	addcc.w	r0, r0, #4294967295
 801aa94:	2800      	cmp	r0, #0
 801aa96:	da05      	bge.n	801aaa4 <__ieee754_fmod+0x1a0>
 801aa98:	0fe0      	lsrs	r0, r4, #31
 801aa9a:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 801aa9e:	0064      	lsls	r4, r4, #1
 801aaa0:	3901      	subs	r1, #1
 801aaa2:	e78b      	b.n	801a9bc <__ieee754_fmod+0xb8>
 801aaa4:	ea50 0307 	orrs.w	r3, r0, r7
 801aaa8:	f43f af5f 	beq.w	801a96a <__ieee754_fmod+0x66>
 801aaac:	0ffb      	lsrs	r3, r7, #31
 801aaae:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 801aab2:	007c      	lsls	r4, r7, #1
 801aab4:	e7f4      	b.n	801aaa0 <__ieee754_fmod+0x19c>
 801aab6:	0fe1      	lsrs	r1, r4, #31
 801aab8:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 801aabc:	0064      	lsls	r4, r4, #1
 801aabe:	3a01      	subs	r2, #1
 801aac0:	e78c      	b.n	801a9dc <__ieee754_fmod+0xd8>
 801aac2:	1a89      	subs	r1, r1, r2
 801aac4:	2914      	cmp	r1, #20
 801aac6:	dc0a      	bgt.n	801aade <__ieee754_fmod+0x1da>
 801aac8:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 801aacc:	fa03 f202 	lsl.w	r2, r3, r2
 801aad0:	40cc      	lsrs	r4, r1
 801aad2:	4322      	orrs	r2, r4
 801aad4:	410b      	asrs	r3, r1
 801aad6:	ea43 0105 	orr.w	r1, r3, r5
 801aada:	4610      	mov	r0, r2
 801aadc:	e735      	b.n	801a94a <__ieee754_fmod+0x46>
 801aade:	291f      	cmp	r1, #31
 801aae0:	dc07      	bgt.n	801aaf2 <__ieee754_fmod+0x1ee>
 801aae2:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 801aae6:	40cc      	lsrs	r4, r1
 801aae8:	fa03 f202 	lsl.w	r2, r3, r2
 801aaec:	4322      	orrs	r2, r4
 801aaee:	462b      	mov	r3, r5
 801aaf0:	e7f1      	b.n	801aad6 <__ieee754_fmod+0x1d2>
 801aaf2:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 801aaf6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801aafa:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 801aafe:	32e2      	adds	r2, #226	; 0xe2
 801ab00:	fa43 f202 	asr.w	r2, r3, r2
 801ab04:	e7f3      	b.n	801aaee <__ieee754_fmod+0x1ea>
 801ab06:	bf00      	nop
 801ab08:	7fefffff 	.word	0x7fefffff
 801ab0c:	7ff00000 	.word	0x7ff00000
 801ab10:	0801d8c0 	.word	0x0801d8c0
 801ab14:	fffffbed 	.word	0xfffffbed
 801ab18:	fffffc02 	.word	0xfffffc02
 801ab1c:	fffffbe2 	.word	0xfffffbe2

0801ab20 <_init>:
 801ab20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ab22:	bf00      	nop
 801ab24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ab26:	bc08      	pop	{r3}
 801ab28:	469e      	mov	lr, r3
 801ab2a:	4770      	bx	lr

0801ab2c <_fini>:
 801ab2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ab2e:	bf00      	nop
 801ab30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ab32:	bc08      	pop	{r3}
 801ab34:	469e      	mov	lr, r3
 801ab36:	4770      	bx	lr
