5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd endian3.vcd -o endian3.cdd -v endian3.v
3 0 $root $root NA 0 0 1
3 0 main main endian3.v 1 22 1
2 1 7 8000c 2 3d 12100a 0 0 1 2 1102 $u0
1 FOOBAR 0 180000 1 0 0 7 8 1 15 1
1 a 5 830004 1 0 0 0 1 1 2
4 1 0 0
3 1 main.$u0 main.$u0 endian3.v 0 11 1
2 2 8 50008 1 0 20004 0 0 1 4 0
2 3 8 10001 0 1 400 0 0 a
2 4 8 10008 1 37 11006 2 3
2 5 9 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 6 9 10002 2 2c 22000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 10 c000c 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 8 10 5000d 1 33 4 0 7 FOOBAR
2 9 10 10001 0 1 400 0 0 a
2 10 10 1000d 1 37 6 8 9
4 10 0 0
4 6 10 0
4 4 6 6
3 1 main.$u1 main.$u1 endian3.v 0 20 1
