
stm32f103rct6-internal-temperature.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ce8  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  08005ed0  08005ed0  00006ed0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800629c  0800629c  000081d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800629c  0800629c  0000729c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080062a4  080062a4  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062a4  080062a4  000072a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080062a8  080062a8  000072a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080062ac  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e8  200001d4  08006480  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003bc  08006480  000083bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000081ad  00000000  00000000  000081fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018a1  00000000  00000000  000103aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007f0  00000000  00000000  00011c50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000604  00000000  00000000  00012440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a2fb  00000000  00000000  00012a44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009acc  00000000  00000000  0002cd3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000978f6  00000000  00000000  0003680b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ce101  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030b8  00000000  00000000  000ce144  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009c  00000000  00000000  000d11fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001d4 	.word	0x200001d4
 8000204:	00000000 	.word	0x00000000
 8000208:	08005eb8 	.word	0x08005eb8

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001d8 	.word	0x200001d8
 8000224:	08005eb8 	.word	0x08005eb8

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2f>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b68:	bf24      	itt	cs
 8000b6a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b6e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b72:	d90d      	bls.n	8000b90 <__aeabi_d2f+0x30>
 8000b74:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b78:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b7c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b80:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b84:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b88:	bf08      	it	eq
 8000b8a:	f020 0001 	biceq.w	r0, r0, #1
 8000b8e:	4770      	bx	lr
 8000b90:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b94:	d121      	bne.n	8000bda <__aeabi_d2f+0x7a>
 8000b96:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b9a:	bfbc      	itt	lt
 8000b9c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	4770      	bxlt	lr
 8000ba2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ba6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000baa:	f1c2 0218 	rsb	r2, r2, #24
 8000bae:	f1c2 0c20 	rsb	ip, r2, #32
 8000bb2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bba:	bf18      	it	ne
 8000bbc:	f040 0001 	orrne.w	r0, r0, #1
 8000bc0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bcc:	ea40 000c 	orr.w	r0, r0, ip
 8000bd0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd8:	e7cc      	b.n	8000b74 <__aeabi_d2f+0x14>
 8000bda:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bde:	d107      	bne.n	8000bf0 <__aeabi_d2f+0x90>
 8000be0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be4:	bf1e      	ittt	ne
 8000be6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bea:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bee:	4770      	bxne	lr
 8000bf0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bf4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bf8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop

08000c00 <__aeabi_frsub>:
 8000c00:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c04:	e002      	b.n	8000c0c <__addsf3>
 8000c06:	bf00      	nop

08000c08 <__aeabi_fsub>:
 8000c08:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c0c <__addsf3>:
 8000c0c:	0042      	lsls	r2, r0, #1
 8000c0e:	bf1f      	itttt	ne
 8000c10:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c14:	ea92 0f03 	teqne	r2, r3
 8000c18:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c1c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c20:	d06a      	beq.n	8000cf8 <__addsf3+0xec>
 8000c22:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c26:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c2a:	bfc1      	itttt	gt
 8000c2c:	18d2      	addgt	r2, r2, r3
 8000c2e:	4041      	eorgt	r1, r0
 8000c30:	4048      	eorgt	r0, r1
 8000c32:	4041      	eorgt	r1, r0
 8000c34:	bfb8      	it	lt
 8000c36:	425b      	neglt	r3, r3
 8000c38:	2b19      	cmp	r3, #25
 8000c3a:	bf88      	it	hi
 8000c3c:	4770      	bxhi	lr
 8000c3e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c42:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c46:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c4a:	bf18      	it	ne
 8000c4c:	4240      	negne	r0, r0
 8000c4e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c52:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c56:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c5a:	bf18      	it	ne
 8000c5c:	4249      	negne	r1, r1
 8000c5e:	ea92 0f03 	teq	r2, r3
 8000c62:	d03f      	beq.n	8000ce4 <__addsf3+0xd8>
 8000c64:	f1a2 0201 	sub.w	r2, r2, #1
 8000c68:	fa41 fc03 	asr.w	ip, r1, r3
 8000c6c:	eb10 000c 	adds.w	r0, r0, ip
 8000c70:	f1c3 0320 	rsb	r3, r3, #32
 8000c74:	fa01 f103 	lsl.w	r1, r1, r3
 8000c78:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c7c:	d502      	bpl.n	8000c84 <__addsf3+0x78>
 8000c7e:	4249      	negs	r1, r1
 8000c80:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c84:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c88:	d313      	bcc.n	8000cb2 <__addsf3+0xa6>
 8000c8a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c8e:	d306      	bcc.n	8000c9e <__addsf3+0x92>
 8000c90:	0840      	lsrs	r0, r0, #1
 8000c92:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c96:	f102 0201 	add.w	r2, r2, #1
 8000c9a:	2afe      	cmp	r2, #254	@ 0xfe
 8000c9c:	d251      	bcs.n	8000d42 <__addsf3+0x136>
 8000c9e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000ca2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ca6:	bf08      	it	eq
 8000ca8:	f020 0001 	biceq.w	r0, r0, #1
 8000cac:	ea40 0003 	orr.w	r0, r0, r3
 8000cb0:	4770      	bx	lr
 8000cb2:	0049      	lsls	r1, r1, #1
 8000cb4:	eb40 0000 	adc.w	r0, r0, r0
 8000cb8:	3a01      	subs	r2, #1
 8000cba:	bf28      	it	cs
 8000cbc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000cc0:	d2ed      	bcs.n	8000c9e <__addsf3+0x92>
 8000cc2:	fab0 fc80 	clz	ip, r0
 8000cc6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cca:	ebb2 020c 	subs.w	r2, r2, ip
 8000cce:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cd2:	bfaa      	itet	ge
 8000cd4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cd8:	4252      	neglt	r2, r2
 8000cda:	4318      	orrge	r0, r3
 8000cdc:	bfbc      	itt	lt
 8000cde:	40d0      	lsrlt	r0, r2
 8000ce0:	4318      	orrlt	r0, r3
 8000ce2:	4770      	bx	lr
 8000ce4:	f092 0f00 	teq	r2, #0
 8000ce8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cec:	bf06      	itte	eq
 8000cee:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000cf2:	3201      	addeq	r2, #1
 8000cf4:	3b01      	subne	r3, #1
 8000cf6:	e7b5      	b.n	8000c64 <__addsf3+0x58>
 8000cf8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cfc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d00:	bf18      	it	ne
 8000d02:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d06:	d021      	beq.n	8000d4c <__addsf3+0x140>
 8000d08:	ea92 0f03 	teq	r2, r3
 8000d0c:	d004      	beq.n	8000d18 <__addsf3+0x10c>
 8000d0e:	f092 0f00 	teq	r2, #0
 8000d12:	bf08      	it	eq
 8000d14:	4608      	moveq	r0, r1
 8000d16:	4770      	bx	lr
 8000d18:	ea90 0f01 	teq	r0, r1
 8000d1c:	bf1c      	itt	ne
 8000d1e:	2000      	movne	r0, #0
 8000d20:	4770      	bxne	lr
 8000d22:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d26:	d104      	bne.n	8000d32 <__addsf3+0x126>
 8000d28:	0040      	lsls	r0, r0, #1
 8000d2a:	bf28      	it	cs
 8000d2c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d30:	4770      	bx	lr
 8000d32:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d36:	bf3c      	itt	cc
 8000d38:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d3c:	4770      	bxcc	lr
 8000d3e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d42:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d46:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d4a:	4770      	bx	lr
 8000d4c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d50:	bf16      	itet	ne
 8000d52:	4608      	movne	r0, r1
 8000d54:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d58:	4601      	movne	r1, r0
 8000d5a:	0242      	lsls	r2, r0, #9
 8000d5c:	bf06      	itte	eq
 8000d5e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d62:	ea90 0f01 	teqeq	r0, r1
 8000d66:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_ui2f>:
 8000d6c:	f04f 0300 	mov.w	r3, #0
 8000d70:	e004      	b.n	8000d7c <__aeabi_i2f+0x8>
 8000d72:	bf00      	nop

08000d74 <__aeabi_i2f>:
 8000d74:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d78:	bf48      	it	mi
 8000d7a:	4240      	negmi	r0, r0
 8000d7c:	ea5f 0c00 	movs.w	ip, r0
 8000d80:	bf08      	it	eq
 8000d82:	4770      	bxeq	lr
 8000d84:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d88:	4601      	mov	r1, r0
 8000d8a:	f04f 0000 	mov.w	r0, #0
 8000d8e:	e01c      	b.n	8000dca <__aeabi_l2f+0x2a>

08000d90 <__aeabi_ul2f>:
 8000d90:	ea50 0201 	orrs.w	r2, r0, r1
 8000d94:	bf08      	it	eq
 8000d96:	4770      	bxeq	lr
 8000d98:	f04f 0300 	mov.w	r3, #0
 8000d9c:	e00a      	b.n	8000db4 <__aeabi_l2f+0x14>
 8000d9e:	bf00      	nop

08000da0 <__aeabi_l2f>:
 8000da0:	ea50 0201 	orrs.w	r2, r0, r1
 8000da4:	bf08      	it	eq
 8000da6:	4770      	bxeq	lr
 8000da8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000dac:	d502      	bpl.n	8000db4 <__aeabi_l2f+0x14>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	ea5f 0c01 	movs.w	ip, r1
 8000db8:	bf02      	ittt	eq
 8000dba:	4684      	moveq	ip, r0
 8000dbc:	4601      	moveq	r1, r0
 8000dbe:	2000      	moveq	r0, #0
 8000dc0:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000dc4:	bf08      	it	eq
 8000dc6:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000dca:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000dce:	fabc f28c 	clz	r2, ip
 8000dd2:	3a08      	subs	r2, #8
 8000dd4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dd8:	db10      	blt.n	8000dfc <__aeabi_l2f+0x5c>
 8000dda:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dde:	4463      	add	r3, ip
 8000de0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de4:	f1c2 0220 	rsb	r2, r2, #32
 8000de8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000dec:	fa20 f202 	lsr.w	r2, r0, r2
 8000df0:	eb43 0002 	adc.w	r0, r3, r2
 8000df4:	bf08      	it	eq
 8000df6:	f020 0001 	biceq.w	r0, r0, #1
 8000dfa:	4770      	bx	lr
 8000dfc:	f102 0220 	add.w	r2, r2, #32
 8000e00:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e04:	f1c2 0220 	rsb	r2, r2, #32
 8000e08:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e0c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e10:	eb43 0002 	adc.w	r0, r3, r2
 8000e14:	bf08      	it	eq
 8000e16:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e1a:	4770      	bx	lr
 8000e1c:	0000      	movs	r0, r0
	...

08000e20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e20:	b590      	push	{r4, r7, lr}
 8000e22:	b08f      	sub	sp, #60	@ 0x3c
 8000e24:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e26:	f000 fb15 	bl	8001454 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e2a:	f000 f87d 	bl	8000f28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e2e:	f000 f935 	bl	800109c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000e32:	f000 f8cb 	bl	8000fcc <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000e36:	f000 f907 	bl	8001048 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start(&hadc1);
 8000e3a:	4837      	ldr	r0, [pc, #220]	@ (8000f18 <main+0xf8>)
 8000e3c:	f000 fc56 	bl	80016ec <HAL_ADC_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000e40:	f04f 31ff 	mov.w	r1, #4294967295
 8000e44:	4834      	ldr	r0, [pc, #208]	@ (8000f18 <main+0xf8>)
 8000e46:	f000 fcff 	bl	8001848 <HAL_ADC_PollForConversion>
	  raw_value = HAL_ADC_GetValue(&hadc1);
 8000e4a:	4833      	ldr	r0, [pc, #204]	@ (8000f18 <main+0xf8>)
 8000e4c:	f000 fe02 	bl	8001a54 <HAL_ADC_GetValue>
 8000e50:	4603      	mov	r3, r0
 8000e52:	85fb      	strh	r3, [r7, #46]	@ 0x2e

	  v_sense = ((float) raw_value) * (3.3/4095);
 8000e54:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000e56:	4618      	mov	r0, r3
 8000e58:	f7ff ff88 	bl	8000d6c <__aeabi_ui2f>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff fb4e 	bl	8000500 <__aeabi_f2d>
 8000e64:	a326      	add	r3, pc, #152	@ (adr r3, 8000f00 <main+0xe0>)
 8000e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e6a:	f7ff fba1 	bl	80005b0 <__aeabi_dmul>
 8000e6e:	4602      	mov	r2, r0
 8000e70:	460b      	mov	r3, r1
 8000e72:	4610      	mov	r0, r2
 8000e74:	4619      	mov	r1, r3
 8000e76:	f7ff fe73 	bl	8000b60 <__aeabi_d2f>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	62bb      	str	r3, [r7, #40]	@ 0x28

	  temp = ((0.76 - v_sense) / 0.0025) + 25;
 8000e7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000e80:	f7ff fb3e 	bl	8000500 <__aeabi_f2d>
 8000e84:	4602      	mov	r2, r0
 8000e86:	460b      	mov	r3, r1
 8000e88:	a11f      	add	r1, pc, #124	@ (adr r1, 8000f08 <main+0xe8>)
 8000e8a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000e8e:	f7ff f9d7 	bl	8000240 <__aeabi_dsub>
 8000e92:	4602      	mov	r2, r0
 8000e94:	460b      	mov	r3, r1
 8000e96:	4610      	mov	r0, r2
 8000e98:	4619      	mov	r1, r3
 8000e9a:	a31d      	add	r3, pc, #116	@ (adr r3, 8000f10 <main+0xf0>)
 8000e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ea0:	f7ff fcb0 	bl	8000804 <__aeabi_ddiv>
 8000ea4:	4602      	mov	r2, r0
 8000ea6:	460b      	mov	r3, r1
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	4619      	mov	r1, r3
 8000eac:	f04f 0200 	mov.w	r2, #0
 8000eb0:	4b1a      	ldr	r3, [pc, #104]	@ (8000f1c <main+0xfc>)
 8000eb2:	f7ff f9c7 	bl	8000244 <__adddf3>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	460b      	mov	r3, r1
 8000eba:	4610      	mov	r0, r2
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	f7ff fe4f 	bl	8000b60 <__aeabi_d2f>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	627b      	str	r3, [r7, #36]	@ 0x24

	  sprintf(temp_buffer, "Raw:%hu, Temp: %.2f\r\n", raw_value, v_sense);
 8000ec6:	8dfc      	ldrh	r4, [r7, #46]	@ 0x2e
 8000ec8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000eca:	f7ff fb19 	bl	8000500 <__aeabi_f2d>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	460b      	mov	r3, r1
 8000ed2:	1d38      	adds	r0, r7, #4
 8000ed4:	e9cd 2300 	strd	r2, r3, [sp]
 8000ed8:	4622      	mov	r2, r4
 8000eda:	4911      	ldr	r1, [pc, #68]	@ (8000f20 <main+0x100>)
 8000edc:	f002 feb0 	bl	8003c40 <siprintf>

	  HAL_UART_Transmit(&huart2, (uint8_t*)temp_buffer, strlen(temp_buffer), HAL_MAX_DELAY);
 8000ee0:	1d3b      	adds	r3, r7, #4
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f7ff f9a0 	bl	8000228 <strlen>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	b29a      	uxth	r2, r3
 8000eec:	1d39      	adds	r1, r7, #4
 8000eee:	f04f 33ff 	mov.w	r3, #4294967295
 8000ef2:	480c      	ldr	r0, [pc, #48]	@ (8000f24 <main+0x104>)
 8000ef4:	f001 ffb4 	bl	8002e60 <HAL_UART_Transmit>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000ef8:	bf00      	nop
 8000efa:	e7a1      	b.n	8000e40 <main+0x20>
 8000efc:	f3af 8000 	nop.w
 8000f00:	e734d9b4 	.word	0xe734d9b4
 8000f04:	3f4a680c 	.word	0x3f4a680c
 8000f08:	851eb852 	.word	0x851eb852
 8000f0c:	3fe851eb 	.word	0x3fe851eb
 8000f10:	47ae147b 	.word	0x47ae147b
 8000f14:	3f647ae1 	.word	0x3f647ae1
 8000f18:	200001f0 	.word	0x200001f0
 8000f1c:	40390000 	.word	0x40390000
 8000f20:	08005ed0 	.word	0x08005ed0
 8000f24:	20000220 	.word	0x20000220

08000f28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b096      	sub	sp, #88	@ 0x58
 8000f2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f2e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f32:	2228      	movs	r2, #40	@ 0x28
 8000f34:	2100      	movs	r1, #0
 8000f36:	4618      	mov	r0, r3
 8000f38:	f002 fee7 	bl	8003d0a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f3c:	f107 031c 	add.w	r3, r7, #28
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	605a      	str	r2, [r3, #4]
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	60da      	str	r2, [r3, #12]
 8000f4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f4c:	1d3b      	adds	r3, r7, #4
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	60da      	str	r2, [r3, #12]
 8000f58:	611a      	str	r2, [r3, #16]
 8000f5a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f60:	2301      	movs	r3, #1
 8000f62:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f64:	2310      	movs	r3, #16
 8000f66:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f6c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f70:	4618      	mov	r0, r3
 8000f72:	f001 f987 	bl	8002284 <HAL_RCC_OscConfig>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000f7c:	f000 f8b0 	bl	80010e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f80:	230f      	movs	r3, #15
 8000f82:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f84:	2300      	movs	r3, #0
 8000f86:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f90:	2300      	movs	r3, #0
 8000f92:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f94:	f107 031c 	add.w	r3, r7, #28
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f001 fbf4 	bl	8002788 <HAL_RCC_ClockConfig>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000fa6:	f000 f89b 	bl	80010e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000faa:	2302      	movs	r3, #2
 8000fac:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fb2:	1d3b      	adds	r3, r7, #4
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f001 fd75 	bl	8002aa4 <HAL_RCCEx_PeriphCLKConfig>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000fc0:	f000 f88e 	bl	80010e0 <Error_Handler>
  }
}
 8000fc4:	bf00      	nop
 8000fc6:	3758      	adds	r7, #88	@ 0x58
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fd2:	1d3b      	adds	r3, r7, #4
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000fdc:	4b18      	ldr	r3, [pc, #96]	@ (8001040 <MX_ADC1_Init+0x74>)
 8000fde:	4a19      	ldr	r2, [pc, #100]	@ (8001044 <MX_ADC1_Init+0x78>)
 8000fe0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fe2:	4b17      	ldr	r3, [pc, #92]	@ (8001040 <MX_ADC1_Init+0x74>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000fe8:	4b15      	ldr	r3, [pc, #84]	@ (8001040 <MX_ADC1_Init+0x74>)
 8000fea:	2201      	movs	r2, #1
 8000fec:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fee:	4b14      	ldr	r3, [pc, #80]	@ (8001040 <MX_ADC1_Init+0x74>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ff4:	4b12      	ldr	r3, [pc, #72]	@ (8001040 <MX_ADC1_Init+0x74>)
 8000ff6:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000ffa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ffc:	4b10      	ldr	r3, [pc, #64]	@ (8001040 <MX_ADC1_Init+0x74>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001002:	4b0f      	ldr	r3, [pc, #60]	@ (8001040 <MX_ADC1_Init+0x74>)
 8001004:	2201      	movs	r2, #1
 8001006:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001008:	480d      	ldr	r0, [pc, #52]	@ (8001040 <MX_ADC1_Init+0x74>)
 800100a:	f000 fa85 	bl	8001518 <HAL_ADC_Init>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001014:	f000 f864 	bl	80010e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001018:	2310      	movs	r3, #16
 800101a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800101c:	2301      	movs	r3, #1
 800101e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001020:	2307      	movs	r3, #7
 8001022:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001024:	1d3b      	adds	r3, r7, #4
 8001026:	4619      	mov	r1, r3
 8001028:	4805      	ldr	r0, [pc, #20]	@ (8001040 <MX_ADC1_Init+0x74>)
 800102a:	f000 fd1f 	bl	8001a6c <HAL_ADC_ConfigChannel>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001034:	f000 f854 	bl	80010e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001038:	bf00      	nop
 800103a:	3710      	adds	r7, #16
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	200001f0 	.word	0x200001f0
 8001044:	40012400 	.word	0x40012400

08001048 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800104c:	4b11      	ldr	r3, [pc, #68]	@ (8001094 <MX_USART2_UART_Init+0x4c>)
 800104e:	4a12      	ldr	r2, [pc, #72]	@ (8001098 <MX_USART2_UART_Init+0x50>)
 8001050:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001052:	4b10      	ldr	r3, [pc, #64]	@ (8001094 <MX_USART2_UART_Init+0x4c>)
 8001054:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001058:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800105a:	4b0e      	ldr	r3, [pc, #56]	@ (8001094 <MX_USART2_UART_Init+0x4c>)
 800105c:	2200      	movs	r2, #0
 800105e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001060:	4b0c      	ldr	r3, [pc, #48]	@ (8001094 <MX_USART2_UART_Init+0x4c>)
 8001062:	2200      	movs	r2, #0
 8001064:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001066:	4b0b      	ldr	r3, [pc, #44]	@ (8001094 <MX_USART2_UART_Init+0x4c>)
 8001068:	2200      	movs	r2, #0
 800106a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800106c:	4b09      	ldr	r3, [pc, #36]	@ (8001094 <MX_USART2_UART_Init+0x4c>)
 800106e:	220c      	movs	r2, #12
 8001070:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001072:	4b08      	ldr	r3, [pc, #32]	@ (8001094 <MX_USART2_UART_Init+0x4c>)
 8001074:	2200      	movs	r2, #0
 8001076:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001078:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <MX_USART2_UART_Init+0x4c>)
 800107a:	2200      	movs	r2, #0
 800107c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800107e:	4805      	ldr	r0, [pc, #20]	@ (8001094 <MX_USART2_UART_Init+0x4c>)
 8001080:	f001 fe9e 	bl	8002dc0 <HAL_UART_Init>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800108a:	f000 f829 	bl	80010e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800108e:	bf00      	nop
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	20000220 	.word	0x20000220
 8001098:	40004400 	.word	0x40004400

0800109c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010a2:	4b0e      	ldr	r3, [pc, #56]	@ (80010dc <MX_GPIO_Init+0x40>)
 80010a4:	699b      	ldr	r3, [r3, #24]
 80010a6:	4a0d      	ldr	r2, [pc, #52]	@ (80010dc <MX_GPIO_Init+0x40>)
 80010a8:	f043 0320 	orr.w	r3, r3, #32
 80010ac:	6193      	str	r3, [r2, #24]
 80010ae:	4b0b      	ldr	r3, [pc, #44]	@ (80010dc <MX_GPIO_Init+0x40>)
 80010b0:	699b      	ldr	r3, [r3, #24]
 80010b2:	f003 0320 	and.w	r3, r3, #32
 80010b6:	607b      	str	r3, [r7, #4]
 80010b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ba:	4b08      	ldr	r3, [pc, #32]	@ (80010dc <MX_GPIO_Init+0x40>)
 80010bc:	699b      	ldr	r3, [r3, #24]
 80010be:	4a07      	ldr	r2, [pc, #28]	@ (80010dc <MX_GPIO_Init+0x40>)
 80010c0:	f043 0304 	orr.w	r3, r3, #4
 80010c4:	6193      	str	r3, [r2, #24]
 80010c6:	4b05      	ldr	r3, [pc, #20]	@ (80010dc <MX_GPIO_Init+0x40>)
 80010c8:	699b      	ldr	r3, [r3, #24]
 80010ca:	f003 0304 	and.w	r3, r3, #4
 80010ce:	603b      	str	r3, [r7, #0]
 80010d0:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010d2:	bf00      	nop
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr
 80010dc:	40021000 	.word	0x40021000

080010e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010e4:	b672      	cpsid	i
}
 80010e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <Error_Handler+0x8>

080010ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b085      	sub	sp, #20
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010f2:	4b15      	ldr	r3, [pc, #84]	@ (8001148 <HAL_MspInit+0x5c>)
 80010f4:	699b      	ldr	r3, [r3, #24]
 80010f6:	4a14      	ldr	r2, [pc, #80]	@ (8001148 <HAL_MspInit+0x5c>)
 80010f8:	f043 0301 	orr.w	r3, r3, #1
 80010fc:	6193      	str	r3, [r2, #24]
 80010fe:	4b12      	ldr	r3, [pc, #72]	@ (8001148 <HAL_MspInit+0x5c>)
 8001100:	699b      	ldr	r3, [r3, #24]
 8001102:	f003 0301 	and.w	r3, r3, #1
 8001106:	60bb      	str	r3, [r7, #8]
 8001108:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800110a:	4b0f      	ldr	r3, [pc, #60]	@ (8001148 <HAL_MspInit+0x5c>)
 800110c:	69db      	ldr	r3, [r3, #28]
 800110e:	4a0e      	ldr	r2, [pc, #56]	@ (8001148 <HAL_MspInit+0x5c>)
 8001110:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001114:	61d3      	str	r3, [r2, #28]
 8001116:	4b0c      	ldr	r3, [pc, #48]	@ (8001148 <HAL_MspInit+0x5c>)
 8001118:	69db      	ldr	r3, [r3, #28]
 800111a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800111e:	607b      	str	r3, [r7, #4]
 8001120:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001122:	4b0a      	ldr	r3, [pc, #40]	@ (800114c <HAL_MspInit+0x60>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800112e:	60fb      	str	r3, [r7, #12]
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001136:	60fb      	str	r3, [r7, #12]
 8001138:	4a04      	ldr	r2, [pc, #16]	@ (800114c <HAL_MspInit+0x60>)
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800113e:	bf00      	nop
 8001140:	3714      	adds	r7, #20
 8001142:	46bd      	mov	sp, r7
 8001144:	bc80      	pop	{r7}
 8001146:	4770      	bx	lr
 8001148:	40021000 	.word	0x40021000
 800114c:	40010000 	.word	0x40010000

08001150 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001150:	b480      	push	{r7}
 8001152:	b085      	sub	sp, #20
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a09      	ldr	r2, [pc, #36]	@ (8001184 <HAL_ADC_MspInit+0x34>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d10b      	bne.n	800117a <HAL_ADC_MspInit+0x2a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001162:	4b09      	ldr	r3, [pc, #36]	@ (8001188 <HAL_ADC_MspInit+0x38>)
 8001164:	699b      	ldr	r3, [r3, #24]
 8001166:	4a08      	ldr	r2, [pc, #32]	@ (8001188 <HAL_ADC_MspInit+0x38>)
 8001168:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800116c:	6193      	str	r3, [r2, #24]
 800116e:	4b06      	ldr	r3, [pc, #24]	@ (8001188 <HAL_ADC_MspInit+0x38>)
 8001170:	699b      	ldr	r3, [r3, #24]
 8001172:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800117a:	bf00      	nop
 800117c:	3714      	adds	r7, #20
 800117e:	46bd      	mov	sp, r7
 8001180:	bc80      	pop	{r7}
 8001182:	4770      	bx	lr
 8001184:	40012400 	.word	0x40012400
 8001188:	40021000 	.word	0x40021000

0800118c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b088      	sub	sp, #32
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001194:	f107 0310 	add.w	r3, r7, #16
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	605a      	str	r2, [r3, #4]
 800119e:	609a      	str	r2, [r3, #8]
 80011a0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a1b      	ldr	r2, [pc, #108]	@ (8001214 <HAL_UART_MspInit+0x88>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d12f      	bne.n	800120c <HAL_UART_MspInit+0x80>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001218 <HAL_UART_MspInit+0x8c>)
 80011ae:	69db      	ldr	r3, [r3, #28]
 80011b0:	4a19      	ldr	r2, [pc, #100]	@ (8001218 <HAL_UART_MspInit+0x8c>)
 80011b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011b6:	61d3      	str	r3, [r2, #28]
 80011b8:	4b17      	ldr	r3, [pc, #92]	@ (8001218 <HAL_UART_MspInit+0x8c>)
 80011ba:	69db      	ldr	r3, [r3, #28]
 80011bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c4:	4b14      	ldr	r3, [pc, #80]	@ (8001218 <HAL_UART_MspInit+0x8c>)
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	4a13      	ldr	r2, [pc, #76]	@ (8001218 <HAL_UART_MspInit+0x8c>)
 80011ca:	f043 0304 	orr.w	r3, r3, #4
 80011ce:	6193      	str	r3, [r2, #24]
 80011d0:	4b11      	ldr	r3, [pc, #68]	@ (8001218 <HAL_UART_MspInit+0x8c>)
 80011d2:	699b      	ldr	r3, [r3, #24]
 80011d4:	f003 0304 	and.w	r3, r3, #4
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80011dc:	2304      	movs	r3, #4
 80011de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e0:	2302      	movs	r3, #2
 80011e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011e4:	2303      	movs	r3, #3
 80011e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e8:	f107 0310 	add.w	r3, r7, #16
 80011ec:	4619      	mov	r1, r3
 80011ee:	480b      	ldr	r0, [pc, #44]	@ (800121c <HAL_UART_MspInit+0x90>)
 80011f0:	f000 feb4 	bl	8001f5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80011f4:	2308      	movs	r3, #8
 80011f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011f8:	2300      	movs	r3, #0
 80011fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001200:	f107 0310 	add.w	r3, r7, #16
 8001204:	4619      	mov	r1, r3
 8001206:	4805      	ldr	r0, [pc, #20]	@ (800121c <HAL_UART_MspInit+0x90>)
 8001208:	f000 fea8 	bl	8001f5c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800120c:	bf00      	nop
 800120e:	3720      	adds	r7, #32
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40004400 	.word	0x40004400
 8001218:	40021000 	.word	0x40021000
 800121c:	40010800 	.word	0x40010800

08001220 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001224:	bf00      	nop
 8001226:	e7fd      	b.n	8001224 <NMI_Handler+0x4>

08001228 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800122c:	bf00      	nop
 800122e:	e7fd      	b.n	800122c <HardFault_Handler+0x4>

08001230 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001234:	bf00      	nop
 8001236:	e7fd      	b.n	8001234 <MemManage_Handler+0x4>

08001238 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800123c:	bf00      	nop
 800123e:	e7fd      	b.n	800123c <BusFault_Handler+0x4>

08001240 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001244:	bf00      	nop
 8001246:	e7fd      	b.n	8001244 <UsageFault_Handler+0x4>

08001248 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800124c:	bf00      	nop
 800124e:	46bd      	mov	sp, r7
 8001250:	bc80      	pop	{r7}
 8001252:	4770      	bx	lr

08001254 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001258:	bf00      	nop
 800125a:	46bd      	mov	sp, r7
 800125c:	bc80      	pop	{r7}
 800125e:	4770      	bx	lr

08001260 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001264:	bf00      	nop
 8001266:	46bd      	mov	sp, r7
 8001268:	bc80      	pop	{r7}
 800126a:	4770      	bx	lr

0800126c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001270:	f000 f936 	bl	80014e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001274:	bf00      	nop
 8001276:	bd80      	pop	{r7, pc}

08001278 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  return 1;
 800127c:	2301      	movs	r3, #1
}
 800127e:	4618      	mov	r0, r3
 8001280:	46bd      	mov	sp, r7
 8001282:	bc80      	pop	{r7}
 8001284:	4770      	bx	lr

08001286 <_kill>:

int _kill(int pid, int sig)
{
 8001286:	b580      	push	{r7, lr}
 8001288:	b082      	sub	sp, #8
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]
 800128e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001290:	f002 fd8e 	bl	8003db0 <__errno>
 8001294:	4603      	mov	r3, r0
 8001296:	2216      	movs	r2, #22
 8001298:	601a      	str	r2, [r3, #0]
  return -1;
 800129a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800129e:	4618      	mov	r0, r3
 80012a0:	3708      	adds	r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}

080012a6 <_exit>:

void _exit (int status)
{
 80012a6:	b580      	push	{r7, lr}
 80012a8:	b082      	sub	sp, #8
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80012ae:	f04f 31ff 	mov.w	r1, #4294967295
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f7ff ffe7 	bl	8001286 <_kill>
  while (1) {}    /* Make sure we hang here */
 80012b8:	bf00      	nop
 80012ba:	e7fd      	b.n	80012b8 <_exit+0x12>

080012bc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	60f8      	str	r0, [r7, #12]
 80012c4:	60b9      	str	r1, [r7, #8]
 80012c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012c8:	2300      	movs	r3, #0
 80012ca:	617b      	str	r3, [r7, #20]
 80012cc:	e00a      	b.n	80012e4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012ce:	f3af 8000 	nop.w
 80012d2:	4601      	mov	r1, r0
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	1c5a      	adds	r2, r3, #1
 80012d8:	60ba      	str	r2, [r7, #8]
 80012da:	b2ca      	uxtb	r2, r1
 80012dc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	3301      	adds	r3, #1
 80012e2:	617b      	str	r3, [r7, #20]
 80012e4:	697a      	ldr	r2, [r7, #20]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	dbf0      	blt.n	80012ce <_read+0x12>
  }

  return len;
 80012ec:	687b      	ldr	r3, [r7, #4]
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3718      	adds	r7, #24
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b086      	sub	sp, #24
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	60f8      	str	r0, [r7, #12]
 80012fe:	60b9      	str	r1, [r7, #8]
 8001300:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001302:	2300      	movs	r3, #0
 8001304:	617b      	str	r3, [r7, #20]
 8001306:	e009      	b.n	800131c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	1c5a      	adds	r2, r3, #1
 800130c:	60ba      	str	r2, [r7, #8]
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	4618      	mov	r0, r3
 8001312:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	3301      	adds	r3, #1
 800131a:	617b      	str	r3, [r7, #20]
 800131c:	697a      	ldr	r2, [r7, #20]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	429a      	cmp	r2, r3
 8001322:	dbf1      	blt.n	8001308 <_write+0x12>
  }
  return len;
 8001324:	687b      	ldr	r3, [r7, #4]
}
 8001326:	4618      	mov	r0, r3
 8001328:	3718      	adds	r7, #24
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}

0800132e <_close>:

int _close(int file)
{
 800132e:	b480      	push	{r7}
 8001330:	b083      	sub	sp, #12
 8001332:	af00      	add	r7, sp, #0
 8001334:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001336:	f04f 33ff 	mov.w	r3, #4294967295
}
 800133a:	4618      	mov	r0, r3
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	bc80      	pop	{r7}
 8001342:	4770      	bx	lr

08001344 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001354:	605a      	str	r2, [r3, #4]
  return 0;
 8001356:	2300      	movs	r3, #0
}
 8001358:	4618      	mov	r0, r3
 800135a:	370c      	adds	r7, #12
 800135c:	46bd      	mov	sp, r7
 800135e:	bc80      	pop	{r7}
 8001360:	4770      	bx	lr

08001362 <_isatty>:

int _isatty(int file)
{
 8001362:	b480      	push	{r7}
 8001364:	b083      	sub	sp, #12
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800136a:	2301      	movs	r3, #1
}
 800136c:	4618      	mov	r0, r3
 800136e:	370c      	adds	r7, #12
 8001370:	46bd      	mov	sp, r7
 8001372:	bc80      	pop	{r7}
 8001374:	4770      	bx	lr

08001376 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001376:	b480      	push	{r7}
 8001378:	b085      	sub	sp, #20
 800137a:	af00      	add	r7, sp, #0
 800137c:	60f8      	str	r0, [r7, #12]
 800137e:	60b9      	str	r1, [r7, #8]
 8001380:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001382:	2300      	movs	r3, #0
}
 8001384:	4618      	mov	r0, r3
 8001386:	3714      	adds	r7, #20
 8001388:	46bd      	mov	sp, r7
 800138a:	bc80      	pop	{r7}
 800138c:	4770      	bx	lr
	...

08001390 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001398:	4a14      	ldr	r2, [pc, #80]	@ (80013ec <_sbrk+0x5c>)
 800139a:	4b15      	ldr	r3, [pc, #84]	@ (80013f0 <_sbrk+0x60>)
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013a4:	4b13      	ldr	r3, [pc, #76]	@ (80013f4 <_sbrk+0x64>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d102      	bne.n	80013b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013ac:	4b11      	ldr	r3, [pc, #68]	@ (80013f4 <_sbrk+0x64>)
 80013ae:	4a12      	ldr	r2, [pc, #72]	@ (80013f8 <_sbrk+0x68>)
 80013b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013b2:	4b10      	ldr	r3, [pc, #64]	@ (80013f4 <_sbrk+0x64>)
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4413      	add	r3, r2
 80013ba:	693a      	ldr	r2, [r7, #16]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d207      	bcs.n	80013d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013c0:	f002 fcf6 	bl	8003db0 <__errno>
 80013c4:	4603      	mov	r3, r0
 80013c6:	220c      	movs	r2, #12
 80013c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013ca:	f04f 33ff 	mov.w	r3, #4294967295
 80013ce:	e009      	b.n	80013e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013d0:	4b08      	ldr	r3, [pc, #32]	@ (80013f4 <_sbrk+0x64>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013d6:	4b07      	ldr	r3, [pc, #28]	@ (80013f4 <_sbrk+0x64>)
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4413      	add	r3, r2
 80013de:	4a05      	ldr	r2, [pc, #20]	@ (80013f4 <_sbrk+0x64>)
 80013e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013e2:	68fb      	ldr	r3, [r7, #12]
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3718      	adds	r7, #24
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	2000c000 	.word	0x2000c000
 80013f0:	00000400 	.word	0x00000400
 80013f4:	20000268 	.word	0x20000268
 80013f8:	200003c0 	.word	0x200003c0

080013fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001400:	bf00      	nop
 8001402:	46bd      	mov	sp, r7
 8001404:	bc80      	pop	{r7}
 8001406:	4770      	bx	lr

08001408 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001408:	f7ff fff8 	bl	80013fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800140c:	480b      	ldr	r0, [pc, #44]	@ (800143c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800140e:	490c      	ldr	r1, [pc, #48]	@ (8001440 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001410:	4a0c      	ldr	r2, [pc, #48]	@ (8001444 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001412:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001414:	e002      	b.n	800141c <LoopCopyDataInit>

08001416 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001416:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001418:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800141a:	3304      	adds	r3, #4

0800141c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800141c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800141e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001420:	d3f9      	bcc.n	8001416 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001422:	4a09      	ldr	r2, [pc, #36]	@ (8001448 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001424:	4c09      	ldr	r4, [pc, #36]	@ (800144c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001426:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001428:	e001      	b.n	800142e <LoopFillZerobss>

0800142a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800142a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800142c:	3204      	adds	r2, #4

0800142e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800142e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001430:	d3fb      	bcc.n	800142a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001432:	f002 fcc3 	bl	8003dbc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001436:	f7ff fcf3 	bl	8000e20 <main>
  bx lr
 800143a:	4770      	bx	lr
  ldr r0, =_sdata
 800143c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001440:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001444:	080062ac 	.word	0x080062ac
  ldr r2, =_sbss
 8001448:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800144c:	200003bc 	.word	0x200003bc

08001450 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001450:	e7fe      	b.n	8001450 <ADC1_2_IRQHandler>
	...

08001454 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001458:	4b08      	ldr	r3, [pc, #32]	@ (800147c <HAL_Init+0x28>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a07      	ldr	r2, [pc, #28]	@ (800147c <HAL_Init+0x28>)
 800145e:	f043 0310 	orr.w	r3, r3, #16
 8001462:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001464:	2003      	movs	r0, #3
 8001466:	f000 fd45 	bl	8001ef4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800146a:	200f      	movs	r0, #15
 800146c:	f000 f808 	bl	8001480 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001470:	f7ff fe3c 	bl	80010ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001474:	2300      	movs	r3, #0
}
 8001476:	4618      	mov	r0, r3
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40022000 	.word	0x40022000

08001480 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001488:	4b12      	ldr	r3, [pc, #72]	@ (80014d4 <HAL_InitTick+0x54>)
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	4b12      	ldr	r3, [pc, #72]	@ (80014d8 <HAL_InitTick+0x58>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	4619      	mov	r1, r3
 8001492:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001496:	fbb3 f3f1 	udiv	r3, r3, r1
 800149a:	fbb2 f3f3 	udiv	r3, r2, r3
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 fd4f 	bl	8001f42 <HAL_SYSTICK_Config>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e00e      	b.n	80014cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2b0f      	cmp	r3, #15
 80014b2:	d80a      	bhi.n	80014ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014b4:	2200      	movs	r2, #0
 80014b6:	6879      	ldr	r1, [r7, #4]
 80014b8:	f04f 30ff 	mov.w	r0, #4294967295
 80014bc:	f000 fd25 	bl	8001f0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014c0:	4a06      	ldr	r2, [pc, #24]	@ (80014dc <HAL_InitTick+0x5c>)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014c6:	2300      	movs	r3, #0
 80014c8:	e000      	b.n	80014cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000000 	.word	0x20000000
 80014d8:	20000008 	.word	0x20000008
 80014dc:	20000004 	.word	0x20000004

080014e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014e4:	4b05      	ldr	r3, [pc, #20]	@ (80014fc <HAL_IncTick+0x1c>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b05      	ldr	r3, [pc, #20]	@ (8001500 <HAL_IncTick+0x20>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4413      	add	r3, r2
 80014f0:	4a03      	ldr	r2, [pc, #12]	@ (8001500 <HAL_IncTick+0x20>)
 80014f2:	6013      	str	r3, [r2, #0]
}
 80014f4:	bf00      	nop
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bc80      	pop	{r7}
 80014fa:	4770      	bx	lr
 80014fc:	20000008 	.word	0x20000008
 8001500:	2000026c 	.word	0x2000026c

08001504 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  return uwTick;
 8001508:	4b02      	ldr	r3, [pc, #8]	@ (8001514 <HAL_GetTick+0x10>)
 800150a:	681b      	ldr	r3, [r3, #0]
}
 800150c:	4618      	mov	r0, r3
 800150e:	46bd      	mov	sp, r7
 8001510:	bc80      	pop	{r7}
 8001512:	4770      	bx	lr
 8001514:	2000026c 	.word	0x2000026c

08001518 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001520:	2300      	movs	r3, #0
 8001522:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001524:	2300      	movs	r3, #0
 8001526:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001528:	2300      	movs	r3, #0
 800152a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800152c:	2300      	movs	r3, #0
 800152e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d101      	bne.n	800153a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e0ce      	b.n	80016d8 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001544:	2b00      	cmp	r3, #0
 8001546:	d109      	bne.n	800155c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2200      	movs	r2, #0
 800154c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2200      	movs	r2, #0
 8001552:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f7ff fdfa 	bl	8001150 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f000 fbd7 	bl	8001d10 <ADC_ConversionStop_Disable>
 8001562:	4603      	mov	r3, r0
 8001564:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800156a:	f003 0310 	and.w	r3, r3, #16
 800156e:	2b00      	cmp	r3, #0
 8001570:	f040 80a9 	bne.w	80016c6 <HAL_ADC_Init+0x1ae>
 8001574:	7dfb      	ldrb	r3, [r7, #23]
 8001576:	2b00      	cmp	r3, #0
 8001578:	f040 80a5 	bne.w	80016c6 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001580:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001584:	f023 0302 	bic.w	r3, r3, #2
 8001588:	f043 0202 	orr.w	r2, r3, #2
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4951      	ldr	r1, [pc, #324]	@ (80016e0 <HAL_ADC_Init+0x1c8>)
 800159a:	428b      	cmp	r3, r1
 800159c:	d10a      	bne.n	80015b4 <HAL_ADC_Init+0x9c>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	69db      	ldr	r3, [r3, #28]
 80015a2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80015a6:	d002      	beq.n	80015ae <HAL_ADC_Init+0x96>
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	69db      	ldr	r3, [r3, #28]
 80015ac:	e004      	b.n	80015b8 <HAL_ADC_Init+0xa0>
 80015ae:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80015b2:	e001      	b.n	80015b8 <HAL_ADC_Init+0xa0>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80015b8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	7b1b      	ldrb	r3, [r3, #12]
 80015be:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80015c0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80015c2:	68ba      	ldr	r2, [r7, #8]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80015d0:	d003      	beq.n	80015da <HAL_ADC_Init+0xc2>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	d102      	bne.n	80015e0 <HAL_ADC_Init+0xc8>
 80015da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015de:	e000      	b.n	80015e2 <HAL_ADC_Init+0xca>
 80015e0:	2300      	movs	r3, #0
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	4313      	orrs	r3, r2
 80015e6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	7d1b      	ldrb	r3, [r3, #20]
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d119      	bne.n	8001624 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	7b1b      	ldrb	r3, [r3, #12]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d109      	bne.n	800160c <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	699b      	ldr	r3, [r3, #24]
 80015fc:	3b01      	subs	r3, #1
 80015fe:	035a      	lsls	r2, r3, #13
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	4313      	orrs	r3, r2
 8001604:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001608:	613b      	str	r3, [r7, #16]
 800160a:	e00b      	b.n	8001624 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001610:	f043 0220 	orr.w	r2, r3, #32
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800161c:	f043 0201 	orr.w	r2, r3, #1
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	430a      	orrs	r2, r1
 8001636:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	689a      	ldr	r2, [r3, #8]
 800163e:	4b29      	ldr	r3, [pc, #164]	@ (80016e4 <HAL_ADC_Init+0x1cc>)
 8001640:	4013      	ands	r3, r2
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	6812      	ldr	r2, [r2, #0]
 8001646:	68b9      	ldr	r1, [r7, #8]
 8001648:	430b      	orrs	r3, r1
 800164a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001654:	d003      	beq.n	800165e <HAL_ADC_Init+0x146>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	2b01      	cmp	r3, #1
 800165c:	d104      	bne.n	8001668 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	691b      	ldr	r3, [r3, #16]
 8001662:	3b01      	subs	r3, #1
 8001664:	051b      	lsls	r3, r3, #20
 8001666:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800166e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	68fa      	ldr	r2, [r7, #12]
 8001678:	430a      	orrs	r2, r1
 800167a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	689a      	ldr	r2, [r3, #8]
 8001682:	4b19      	ldr	r3, [pc, #100]	@ (80016e8 <HAL_ADC_Init+0x1d0>)
 8001684:	4013      	ands	r3, r2
 8001686:	68ba      	ldr	r2, [r7, #8]
 8001688:	429a      	cmp	r2, r3
 800168a:	d10b      	bne.n	80016a4 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2200      	movs	r2, #0
 8001690:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001696:	f023 0303 	bic.w	r3, r3, #3
 800169a:	f043 0201 	orr.w	r2, r3, #1
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80016a2:	e018      	b.n	80016d6 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016a8:	f023 0312 	bic.w	r3, r3, #18
 80016ac:	f043 0210 	orr.w	r2, r3, #16
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016b8:	f043 0201 	orr.w	r2, r3, #1
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80016c0:	2301      	movs	r3, #1
 80016c2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80016c4:	e007      	b.n	80016d6 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016ca:	f043 0210 	orr.w	r2, r3, #16
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80016d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3718      	adds	r7, #24
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	40013c00 	.word	0x40013c00
 80016e4:	ffe1f7fd 	.word	0xffe1f7fd
 80016e8:	ff1f0efe 	.word	0xff1f0efe

080016ec <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016f4:	2300      	movs	r3, #0
 80016f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d101      	bne.n	8001706 <HAL_ADC_Start+0x1a>
 8001702:	2302      	movs	r3, #2
 8001704:	e098      	b.n	8001838 <HAL_ADC_Start+0x14c>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2201      	movs	r2, #1
 800170a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f000 faa4 	bl	8001c5c <ADC_Enable>
 8001714:	4603      	mov	r3, r0
 8001716:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001718:	7bfb      	ldrb	r3, [r7, #15]
 800171a:	2b00      	cmp	r3, #0
 800171c:	f040 8087 	bne.w	800182e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001724:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001728:	f023 0301 	bic.w	r3, r3, #1
 800172c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a41      	ldr	r2, [pc, #260]	@ (8001840 <HAL_ADC_Start+0x154>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d105      	bne.n	800174a <HAL_ADC_Start+0x5e>
 800173e:	4b41      	ldr	r3, [pc, #260]	@ (8001844 <HAL_ADC_Start+0x158>)
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d115      	bne.n	8001776 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800174e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001760:	2b00      	cmp	r3, #0
 8001762:	d026      	beq.n	80017b2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001768:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800176c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001774:	e01d      	b.n	80017b2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800177a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a2f      	ldr	r2, [pc, #188]	@ (8001844 <HAL_ADC_Start+0x158>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d004      	beq.n	8001796 <HAL_ADC_Start+0xaa>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a2b      	ldr	r2, [pc, #172]	@ (8001840 <HAL_ADC_Start+0x154>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d10d      	bne.n	80017b2 <HAL_ADC_Start+0xc6>
 8001796:	4b2b      	ldr	r3, [pc, #172]	@ (8001844 <HAL_ADC_Start+0x158>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d007      	beq.n	80017b2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017a6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80017aa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d006      	beq.n	80017cc <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017c2:	f023 0206 	bic.w	r2, r3, #6
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80017ca:	e002      	b.n	80017d2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2200      	movs	r2, #0
 80017d0:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2200      	movs	r2, #0
 80017d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f06f 0202 	mvn.w	r2, #2
 80017e2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80017ee:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80017f2:	d113      	bne.n	800181c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80017f8:	4a11      	ldr	r2, [pc, #68]	@ (8001840 <HAL_ADC_Start+0x154>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d105      	bne.n	800180a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80017fe:	4b11      	ldr	r3, [pc, #68]	@ (8001844 <HAL_ADC_Start+0x158>)
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001806:	2b00      	cmp	r3, #0
 8001808:	d108      	bne.n	800181c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	689a      	ldr	r2, [r3, #8]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001818:	609a      	str	r2, [r3, #8]
 800181a:	e00c      	b.n	8001836 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	689a      	ldr	r2, [r3, #8]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800182a:	609a      	str	r2, [r3, #8]
 800182c:	e003      	b.n	8001836 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2200      	movs	r2, #0
 8001832:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001836:	7bfb      	ldrb	r3, [r7, #15]
}
 8001838:	4618      	mov	r0, r3
 800183a:	3710      	adds	r7, #16
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	40012800 	.word	0x40012800
 8001844:	40012400 	.word	0x40012400

08001848 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001848:	b590      	push	{r4, r7, lr}
 800184a:	b087      	sub	sp, #28
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001852:	2300      	movs	r3, #0
 8001854:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001856:	2300      	movs	r3, #0
 8001858:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800185a:	2300      	movs	r3, #0
 800185c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800185e:	f7ff fe51 	bl	8001504 <HAL_GetTick>
 8001862:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800186e:	2b00      	cmp	r3, #0
 8001870:	d00b      	beq.n	800188a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001876:	f043 0220 	orr.w	r2, r3, #32
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2200      	movs	r2, #0
 8001882:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e0d3      	b.n	8001a32 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001894:	2b00      	cmp	r3, #0
 8001896:	d131      	bne.n	80018fc <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800189e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d12a      	bne.n	80018fc <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80018a6:	e021      	b.n	80018ec <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018ae:	d01d      	beq.n	80018ec <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d007      	beq.n	80018c6 <HAL_ADC_PollForConversion+0x7e>
 80018b6:	f7ff fe25 	bl	8001504 <HAL_GetTick>
 80018ba:	4602      	mov	r2, r0
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	683a      	ldr	r2, [r7, #0]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d212      	bcs.n	80018ec <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 0302 	and.w	r3, r3, #2
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d10b      	bne.n	80018ec <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018d8:	f043 0204 	orr.w	r2, r3, #4
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2200      	movs	r2, #0
 80018e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80018e8:	2303      	movs	r3, #3
 80018ea:	e0a2      	b.n	8001a32 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0302 	and.w	r3, r3, #2
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d0d6      	beq.n	80018a8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80018fa:	e070      	b.n	80019de <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80018fc:	4b4f      	ldr	r3, [pc, #316]	@ (8001a3c <HAL_ADC_PollForConversion+0x1f4>)
 80018fe:	681c      	ldr	r4, [r3, #0]
 8001900:	2002      	movs	r0, #2
 8001902:	f001 f985 	bl	8002c10 <HAL_RCCEx_GetPeriphCLKFreq>
 8001906:	4603      	mov	r3, r0
 8001908:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	6919      	ldr	r1, [r3, #16]
 8001912:	4b4b      	ldr	r3, [pc, #300]	@ (8001a40 <HAL_ADC_PollForConversion+0x1f8>)
 8001914:	400b      	ands	r3, r1
 8001916:	2b00      	cmp	r3, #0
 8001918:	d118      	bne.n	800194c <HAL_ADC_PollForConversion+0x104>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	68d9      	ldr	r1, [r3, #12]
 8001920:	4b48      	ldr	r3, [pc, #288]	@ (8001a44 <HAL_ADC_PollForConversion+0x1fc>)
 8001922:	400b      	ands	r3, r1
 8001924:	2b00      	cmp	r3, #0
 8001926:	d111      	bne.n	800194c <HAL_ADC_PollForConversion+0x104>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	6919      	ldr	r1, [r3, #16]
 800192e:	4b46      	ldr	r3, [pc, #280]	@ (8001a48 <HAL_ADC_PollForConversion+0x200>)
 8001930:	400b      	ands	r3, r1
 8001932:	2b00      	cmp	r3, #0
 8001934:	d108      	bne.n	8001948 <HAL_ADC_PollForConversion+0x100>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	68d9      	ldr	r1, [r3, #12]
 800193c:	4b43      	ldr	r3, [pc, #268]	@ (8001a4c <HAL_ADC_PollForConversion+0x204>)
 800193e:	400b      	ands	r3, r1
 8001940:	2b00      	cmp	r3, #0
 8001942:	d101      	bne.n	8001948 <HAL_ADC_PollForConversion+0x100>
 8001944:	2314      	movs	r3, #20
 8001946:	e020      	b.n	800198a <HAL_ADC_PollForConversion+0x142>
 8001948:	2329      	movs	r3, #41	@ 0x29
 800194a:	e01e      	b.n	800198a <HAL_ADC_PollForConversion+0x142>
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	6919      	ldr	r1, [r3, #16]
 8001952:	4b3d      	ldr	r3, [pc, #244]	@ (8001a48 <HAL_ADC_PollForConversion+0x200>)
 8001954:	400b      	ands	r3, r1
 8001956:	2b00      	cmp	r3, #0
 8001958:	d106      	bne.n	8001968 <HAL_ADC_PollForConversion+0x120>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	68d9      	ldr	r1, [r3, #12]
 8001960:	4b3a      	ldr	r3, [pc, #232]	@ (8001a4c <HAL_ADC_PollForConversion+0x204>)
 8001962:	400b      	ands	r3, r1
 8001964:	2b00      	cmp	r3, #0
 8001966:	d00d      	beq.n	8001984 <HAL_ADC_PollForConversion+0x13c>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	6919      	ldr	r1, [r3, #16]
 800196e:	4b38      	ldr	r3, [pc, #224]	@ (8001a50 <HAL_ADC_PollForConversion+0x208>)
 8001970:	400b      	ands	r3, r1
 8001972:	2b00      	cmp	r3, #0
 8001974:	d108      	bne.n	8001988 <HAL_ADC_PollForConversion+0x140>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	68d9      	ldr	r1, [r3, #12]
 800197c:	4b34      	ldr	r3, [pc, #208]	@ (8001a50 <HAL_ADC_PollForConversion+0x208>)
 800197e:	400b      	ands	r3, r1
 8001980:	2b00      	cmp	r3, #0
 8001982:	d101      	bne.n	8001988 <HAL_ADC_PollForConversion+0x140>
 8001984:	2354      	movs	r3, #84	@ 0x54
 8001986:	e000      	b.n	800198a <HAL_ADC_PollForConversion+0x142>
 8001988:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800198a:	fb02 f303 	mul.w	r3, r2, r3
 800198e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001990:	e021      	b.n	80019d6 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001998:	d01a      	beq.n	80019d0 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d007      	beq.n	80019b0 <HAL_ADC_PollForConversion+0x168>
 80019a0:	f7ff fdb0 	bl	8001504 <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d20f      	bcs.n	80019d0 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d90b      	bls.n	80019d0 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019bc:	f043 0204 	orr.w	r2, r3, #4
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2200      	movs	r2, #0
 80019c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80019cc:	2303      	movs	r3, #3
 80019ce:	e030      	b.n	8001a32 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	3301      	adds	r3, #1
 80019d4:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	693a      	ldr	r2, [r7, #16]
 80019da:	429a      	cmp	r2, r3
 80019dc:	d8d9      	bhi.n	8001992 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f06f 0212 	mvn.w	r2, #18
 80019e6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ec:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80019fe:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001a02:	d115      	bne.n	8001a30 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d111      	bne.n	8001a30 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a10:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d105      	bne.n	8001a30 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a28:	f043 0201 	orr.w	r2, r3, #1
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001a30:	2300      	movs	r3, #0
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	371c      	adds	r7, #28
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd90      	pop	{r4, r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	20000000 	.word	0x20000000
 8001a40:	24924924 	.word	0x24924924
 8001a44:	00924924 	.word	0x00924924
 8001a48:	12492492 	.word	0x12492492
 8001a4c:	00492492 	.word	0x00492492
 8001a50:	00249249 	.word	0x00249249

08001a54 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	370c      	adds	r7, #12
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bc80      	pop	{r7}
 8001a6a:	4770      	bx	lr

08001a6c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001a6c:	b480      	push	{r7}
 8001a6e:	b085      	sub	sp, #20
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a76:	2300      	movs	r3, #0
 8001a78:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001a84:	2b01      	cmp	r3, #1
 8001a86:	d101      	bne.n	8001a8c <HAL_ADC_ConfigChannel+0x20>
 8001a88:	2302      	movs	r3, #2
 8001a8a:	e0dc      	b.n	8001c46 <HAL_ADC_ConfigChannel+0x1da>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2201      	movs	r2, #1
 8001a90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	2b06      	cmp	r3, #6
 8001a9a:	d81c      	bhi.n	8001ad6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	685a      	ldr	r2, [r3, #4]
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	009b      	lsls	r3, r3, #2
 8001aaa:	4413      	add	r3, r2
 8001aac:	3b05      	subs	r3, #5
 8001aae:	221f      	movs	r2, #31
 8001ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	4019      	ands	r1, r3
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	6818      	ldr	r0, [r3, #0]
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	685a      	ldr	r2, [r3, #4]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	4413      	add	r3, r2
 8001ac6:	3b05      	subs	r3, #5
 8001ac8:	fa00 f203 	lsl.w	r2, r0, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	430a      	orrs	r2, r1
 8001ad2:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ad4:	e03c      	b.n	8001b50 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	2b0c      	cmp	r3, #12
 8001adc:	d81c      	bhi.n	8001b18 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	685a      	ldr	r2, [r3, #4]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	4413      	add	r3, r2
 8001aee:	3b23      	subs	r3, #35	@ 0x23
 8001af0:	221f      	movs	r2, #31
 8001af2:	fa02 f303 	lsl.w	r3, r2, r3
 8001af6:	43db      	mvns	r3, r3
 8001af8:	4019      	ands	r1, r3
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	6818      	ldr	r0, [r3, #0]
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	685a      	ldr	r2, [r3, #4]
 8001b02:	4613      	mov	r3, r2
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	4413      	add	r3, r2
 8001b08:	3b23      	subs	r3, #35	@ 0x23
 8001b0a:	fa00 f203 	lsl.w	r2, r0, r3
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	430a      	orrs	r2, r1
 8001b14:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b16:	e01b      	b.n	8001b50 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685a      	ldr	r2, [r3, #4]
 8001b22:	4613      	mov	r3, r2
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	4413      	add	r3, r2
 8001b28:	3b41      	subs	r3, #65	@ 0x41
 8001b2a:	221f      	movs	r2, #31
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	43db      	mvns	r3, r3
 8001b32:	4019      	ands	r1, r3
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	6818      	ldr	r0, [r3, #0]
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685a      	ldr	r2, [r3, #4]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	009b      	lsls	r3, r3, #2
 8001b40:	4413      	add	r3, r2
 8001b42:	3b41      	subs	r3, #65	@ 0x41
 8001b44:	fa00 f203 	lsl.w	r2, r0, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	430a      	orrs	r2, r1
 8001b4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b09      	cmp	r3, #9
 8001b56:	d91c      	bls.n	8001b92 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	68d9      	ldr	r1, [r3, #12]
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	4613      	mov	r3, r2
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	4413      	add	r3, r2
 8001b68:	3b1e      	subs	r3, #30
 8001b6a:	2207      	movs	r2, #7
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	43db      	mvns	r3, r3
 8001b72:	4019      	ands	r1, r3
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	6898      	ldr	r0, [r3, #8]
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	005b      	lsls	r3, r3, #1
 8001b80:	4413      	add	r3, r2
 8001b82:	3b1e      	subs	r3, #30
 8001b84:	fa00 f203 	lsl.w	r2, r0, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	430a      	orrs	r2, r1
 8001b8e:	60da      	str	r2, [r3, #12]
 8001b90:	e019      	b.n	8001bc6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	6919      	ldr	r1, [r3, #16]
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	005b      	lsls	r3, r3, #1
 8001ba0:	4413      	add	r3, r2
 8001ba2:	2207      	movs	r2, #7
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	4019      	ands	r1, r3
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	6898      	ldr	r0, [r3, #8]
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	4613      	mov	r3, r2
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	4413      	add	r3, r2
 8001bba:	fa00 f203 	lsl.w	r2, r0, r3
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	430a      	orrs	r2, r1
 8001bc4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2b10      	cmp	r3, #16
 8001bcc:	d003      	beq.n	8001bd6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001bd2:	2b11      	cmp	r3, #17
 8001bd4:	d132      	bne.n	8001c3c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a1d      	ldr	r2, [pc, #116]	@ (8001c50 <HAL_ADC_ConfigChannel+0x1e4>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d125      	bne.n	8001c2c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d126      	bne.n	8001c3c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	689a      	ldr	r2, [r3, #8]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001bfc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	2b10      	cmp	r3, #16
 8001c04:	d11a      	bne.n	8001c3c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c06:	4b13      	ldr	r3, [pc, #76]	@ (8001c54 <HAL_ADC_ConfigChannel+0x1e8>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a13      	ldr	r2, [pc, #76]	@ (8001c58 <HAL_ADC_ConfigChannel+0x1ec>)
 8001c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c10:	0c9a      	lsrs	r2, r3, #18
 8001c12:	4613      	mov	r3, r2
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	4413      	add	r3, r2
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c1c:	e002      	b.n	8001c24 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	3b01      	subs	r3, #1
 8001c22:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d1f9      	bne.n	8001c1e <HAL_ADC_ConfigChannel+0x1b2>
 8001c2a:	e007      	b.n	8001c3c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c30:	f043 0220 	orr.w	r2, r3, #32
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3714      	adds	r7, #20
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bc80      	pop	{r7}
 8001c4e:	4770      	bx	lr
 8001c50:	40012400 	.word	0x40012400
 8001c54:	20000000 	.word	0x20000000
 8001c58:	431bde83 	.word	0x431bde83

08001c5c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c64:	2300      	movs	r3, #0
 8001c66:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d040      	beq.n	8001cfc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	689a      	ldr	r2, [r3, #8]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f042 0201 	orr.w	r2, r2, #1
 8001c88:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c8a:	4b1f      	ldr	r3, [pc, #124]	@ (8001d08 <ADC_Enable+0xac>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a1f      	ldr	r2, [pc, #124]	@ (8001d0c <ADC_Enable+0xb0>)
 8001c90:	fba2 2303 	umull	r2, r3, r2, r3
 8001c94:	0c9b      	lsrs	r3, r3, #18
 8001c96:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001c98:	e002      	b.n	8001ca0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d1f9      	bne.n	8001c9a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001ca6:	f7ff fc2d 	bl	8001504 <HAL_GetTick>
 8001caa:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001cac:	e01f      	b.n	8001cee <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001cae:	f7ff fc29 	bl	8001504 <HAL_GetTick>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d918      	bls.n	8001cee <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d011      	beq.n	8001cee <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cce:	f043 0210 	orr.w	r2, r3, #16
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cda:	f043 0201 	orr.w	r2, r3, #1
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e007      	b.n	8001cfe <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	f003 0301 	and.w	r3, r3, #1
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d1d8      	bne.n	8001cae <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	20000000 	.word	0x20000000
 8001d0c:	431bde83 	.word	0x431bde83

08001d10 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f003 0301 	and.w	r3, r3, #1
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d12e      	bne.n	8001d88 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	689a      	ldr	r2, [r3, #8]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f022 0201 	bic.w	r2, r2, #1
 8001d38:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d3a:	f7ff fbe3 	bl	8001504 <HAL_GetTick>
 8001d3e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001d40:	e01b      	b.n	8001d7a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001d42:	f7ff fbdf 	bl	8001504 <HAL_GetTick>
 8001d46:	4602      	mov	r2, r0
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	2b02      	cmp	r3, #2
 8001d4e:	d914      	bls.n	8001d7a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f003 0301 	and.w	r3, r3, #1
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d10d      	bne.n	8001d7a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d62:	f043 0210 	orr.w	r2, r3, #16
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d6e:	f043 0201 	orr.w	r2, r3, #1
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e007      	b.n	8001d8a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	f003 0301 	and.w	r3, r3, #1
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d0dc      	beq.n	8001d42 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001d88:	2300      	movs	r3, #0
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
	...

08001d94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b085      	sub	sp, #20
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f003 0307 	and.w	r3, r3, #7
 8001da2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001da4:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001daa:	68ba      	ldr	r2, [r7, #8]
 8001dac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001db0:	4013      	ands	r3, r2
 8001db2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001dc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dc6:	4a04      	ldr	r2, [pc, #16]	@ (8001dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	60d3      	str	r3, [r2, #12]
}
 8001dcc:	bf00      	nop
 8001dce:	3714      	adds	r7, #20
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bc80      	pop	{r7}
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	e000ed00 	.word	0xe000ed00

08001ddc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001de0:	4b04      	ldr	r3, [pc, #16]	@ (8001df4 <__NVIC_GetPriorityGrouping+0x18>)
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	0a1b      	lsrs	r3, r3, #8
 8001de6:	f003 0307 	and.w	r3, r3, #7
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bc80      	pop	{r7}
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	e000ed00 	.word	0xe000ed00

08001df8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	4603      	mov	r3, r0
 8001e00:	6039      	str	r1, [r7, #0]
 8001e02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	db0a      	blt.n	8001e22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	b2da      	uxtb	r2, r3
 8001e10:	490c      	ldr	r1, [pc, #48]	@ (8001e44 <__NVIC_SetPriority+0x4c>)
 8001e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e16:	0112      	lsls	r2, r2, #4
 8001e18:	b2d2      	uxtb	r2, r2
 8001e1a:	440b      	add	r3, r1
 8001e1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e20:	e00a      	b.n	8001e38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	b2da      	uxtb	r2, r3
 8001e26:	4908      	ldr	r1, [pc, #32]	@ (8001e48 <__NVIC_SetPriority+0x50>)
 8001e28:	79fb      	ldrb	r3, [r7, #7]
 8001e2a:	f003 030f 	and.w	r3, r3, #15
 8001e2e:	3b04      	subs	r3, #4
 8001e30:	0112      	lsls	r2, r2, #4
 8001e32:	b2d2      	uxtb	r2, r2
 8001e34:	440b      	add	r3, r1
 8001e36:	761a      	strb	r2, [r3, #24]
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bc80      	pop	{r7}
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	e000e100 	.word	0xe000e100
 8001e48:	e000ed00 	.word	0xe000ed00

08001e4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b089      	sub	sp, #36	@ 0x24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f003 0307 	and.w	r3, r3, #7
 8001e5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	f1c3 0307 	rsb	r3, r3, #7
 8001e66:	2b04      	cmp	r3, #4
 8001e68:	bf28      	it	cs
 8001e6a:	2304      	movcs	r3, #4
 8001e6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	3304      	adds	r3, #4
 8001e72:	2b06      	cmp	r3, #6
 8001e74:	d902      	bls.n	8001e7c <NVIC_EncodePriority+0x30>
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	3b03      	subs	r3, #3
 8001e7a:	e000      	b.n	8001e7e <NVIC_EncodePriority+0x32>
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e80:	f04f 32ff 	mov.w	r2, #4294967295
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8a:	43da      	mvns	r2, r3
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	401a      	ands	r2, r3
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e94:	f04f 31ff 	mov.w	r1, #4294967295
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e9e:	43d9      	mvns	r1, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ea4:	4313      	orrs	r3, r2
         );
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3724      	adds	r7, #36	@ 0x24
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bc80      	pop	{r7}
 8001eae:	4770      	bx	lr

08001eb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	3b01      	subs	r3, #1
 8001ebc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ec0:	d301      	bcc.n	8001ec6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e00f      	b.n	8001ee6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ec6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ef0 <SysTick_Config+0x40>)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	3b01      	subs	r3, #1
 8001ecc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ece:	210f      	movs	r1, #15
 8001ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ed4:	f7ff ff90 	bl	8001df8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ed8:	4b05      	ldr	r3, [pc, #20]	@ (8001ef0 <SysTick_Config+0x40>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ede:	4b04      	ldr	r3, [pc, #16]	@ (8001ef0 <SysTick_Config+0x40>)
 8001ee0:	2207      	movs	r2, #7
 8001ee2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ee4:	2300      	movs	r3, #0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	e000e010 	.word	0xe000e010

08001ef4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	f7ff ff49 	bl	8001d94 <__NVIC_SetPriorityGrouping>
}
 8001f02:	bf00      	nop
 8001f04:	3708      	adds	r7, #8
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}

08001f0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f0a:	b580      	push	{r7, lr}
 8001f0c:	b086      	sub	sp, #24
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	4603      	mov	r3, r0
 8001f12:	60b9      	str	r1, [r7, #8]
 8001f14:	607a      	str	r2, [r7, #4]
 8001f16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f1c:	f7ff ff5e 	bl	8001ddc <__NVIC_GetPriorityGrouping>
 8001f20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f22:	687a      	ldr	r2, [r7, #4]
 8001f24:	68b9      	ldr	r1, [r7, #8]
 8001f26:	6978      	ldr	r0, [r7, #20]
 8001f28:	f7ff ff90 	bl	8001e4c <NVIC_EncodePriority>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f32:	4611      	mov	r1, r2
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7ff ff5f 	bl	8001df8 <__NVIC_SetPriority>
}
 8001f3a:	bf00      	nop
 8001f3c:	3718      	adds	r7, #24
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b082      	sub	sp, #8
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f7ff ffb0 	bl	8001eb0 <SysTick_Config>
 8001f50:	4603      	mov	r3, r0
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3708      	adds	r7, #8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
	...

08001f5c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b08b      	sub	sp, #44	@ 0x2c
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f66:	2300      	movs	r3, #0
 8001f68:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f6e:	e179      	b.n	8002264 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f70:	2201      	movs	r2, #1
 8001f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	69fa      	ldr	r2, [r7, #28]
 8001f80:	4013      	ands	r3, r2
 8001f82:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	f040 8168 	bne.w	800225e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	4a96      	ldr	r2, [pc, #600]	@ (80021ec <HAL_GPIO_Init+0x290>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d05e      	beq.n	8002056 <HAL_GPIO_Init+0xfa>
 8001f98:	4a94      	ldr	r2, [pc, #592]	@ (80021ec <HAL_GPIO_Init+0x290>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d875      	bhi.n	800208a <HAL_GPIO_Init+0x12e>
 8001f9e:	4a94      	ldr	r2, [pc, #592]	@ (80021f0 <HAL_GPIO_Init+0x294>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d058      	beq.n	8002056 <HAL_GPIO_Init+0xfa>
 8001fa4:	4a92      	ldr	r2, [pc, #584]	@ (80021f0 <HAL_GPIO_Init+0x294>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d86f      	bhi.n	800208a <HAL_GPIO_Init+0x12e>
 8001faa:	4a92      	ldr	r2, [pc, #584]	@ (80021f4 <HAL_GPIO_Init+0x298>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d052      	beq.n	8002056 <HAL_GPIO_Init+0xfa>
 8001fb0:	4a90      	ldr	r2, [pc, #576]	@ (80021f4 <HAL_GPIO_Init+0x298>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d869      	bhi.n	800208a <HAL_GPIO_Init+0x12e>
 8001fb6:	4a90      	ldr	r2, [pc, #576]	@ (80021f8 <HAL_GPIO_Init+0x29c>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d04c      	beq.n	8002056 <HAL_GPIO_Init+0xfa>
 8001fbc:	4a8e      	ldr	r2, [pc, #568]	@ (80021f8 <HAL_GPIO_Init+0x29c>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d863      	bhi.n	800208a <HAL_GPIO_Init+0x12e>
 8001fc2:	4a8e      	ldr	r2, [pc, #568]	@ (80021fc <HAL_GPIO_Init+0x2a0>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d046      	beq.n	8002056 <HAL_GPIO_Init+0xfa>
 8001fc8:	4a8c      	ldr	r2, [pc, #560]	@ (80021fc <HAL_GPIO_Init+0x2a0>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d85d      	bhi.n	800208a <HAL_GPIO_Init+0x12e>
 8001fce:	2b12      	cmp	r3, #18
 8001fd0:	d82a      	bhi.n	8002028 <HAL_GPIO_Init+0xcc>
 8001fd2:	2b12      	cmp	r3, #18
 8001fd4:	d859      	bhi.n	800208a <HAL_GPIO_Init+0x12e>
 8001fd6:	a201      	add	r2, pc, #4	@ (adr r2, 8001fdc <HAL_GPIO_Init+0x80>)
 8001fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fdc:	08002057 	.word	0x08002057
 8001fe0:	08002031 	.word	0x08002031
 8001fe4:	08002043 	.word	0x08002043
 8001fe8:	08002085 	.word	0x08002085
 8001fec:	0800208b 	.word	0x0800208b
 8001ff0:	0800208b 	.word	0x0800208b
 8001ff4:	0800208b 	.word	0x0800208b
 8001ff8:	0800208b 	.word	0x0800208b
 8001ffc:	0800208b 	.word	0x0800208b
 8002000:	0800208b 	.word	0x0800208b
 8002004:	0800208b 	.word	0x0800208b
 8002008:	0800208b 	.word	0x0800208b
 800200c:	0800208b 	.word	0x0800208b
 8002010:	0800208b 	.word	0x0800208b
 8002014:	0800208b 	.word	0x0800208b
 8002018:	0800208b 	.word	0x0800208b
 800201c:	0800208b 	.word	0x0800208b
 8002020:	08002039 	.word	0x08002039
 8002024:	0800204d 	.word	0x0800204d
 8002028:	4a75      	ldr	r2, [pc, #468]	@ (8002200 <HAL_GPIO_Init+0x2a4>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d013      	beq.n	8002056 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800202e:	e02c      	b.n	800208a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	68db      	ldr	r3, [r3, #12]
 8002034:	623b      	str	r3, [r7, #32]
          break;
 8002036:	e029      	b.n	800208c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	3304      	adds	r3, #4
 800203e:	623b      	str	r3, [r7, #32]
          break;
 8002040:	e024      	b.n	800208c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	3308      	adds	r3, #8
 8002048:	623b      	str	r3, [r7, #32]
          break;
 800204a:	e01f      	b.n	800208c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	330c      	adds	r3, #12
 8002052:	623b      	str	r3, [r7, #32]
          break;
 8002054:	e01a      	b.n	800208c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d102      	bne.n	8002064 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800205e:	2304      	movs	r3, #4
 8002060:	623b      	str	r3, [r7, #32]
          break;
 8002062:	e013      	b.n	800208c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	2b01      	cmp	r3, #1
 800206a:	d105      	bne.n	8002078 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800206c:	2308      	movs	r3, #8
 800206e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	69fa      	ldr	r2, [r7, #28]
 8002074:	611a      	str	r2, [r3, #16]
          break;
 8002076:	e009      	b.n	800208c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002078:	2308      	movs	r3, #8
 800207a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	69fa      	ldr	r2, [r7, #28]
 8002080:	615a      	str	r2, [r3, #20]
          break;
 8002082:	e003      	b.n	800208c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002084:	2300      	movs	r3, #0
 8002086:	623b      	str	r3, [r7, #32]
          break;
 8002088:	e000      	b.n	800208c <HAL_GPIO_Init+0x130>
          break;
 800208a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	2bff      	cmp	r3, #255	@ 0xff
 8002090:	d801      	bhi.n	8002096 <HAL_GPIO_Init+0x13a>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	e001      	b.n	800209a <HAL_GPIO_Init+0x13e>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	3304      	adds	r3, #4
 800209a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800209c:	69bb      	ldr	r3, [r7, #24]
 800209e:	2bff      	cmp	r3, #255	@ 0xff
 80020a0:	d802      	bhi.n	80020a8 <HAL_GPIO_Init+0x14c>
 80020a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	e002      	b.n	80020ae <HAL_GPIO_Init+0x152>
 80020a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020aa:	3b08      	subs	r3, #8
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	210f      	movs	r1, #15
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	fa01 f303 	lsl.w	r3, r1, r3
 80020bc:	43db      	mvns	r3, r3
 80020be:	401a      	ands	r2, r3
 80020c0:	6a39      	ldr	r1, [r7, #32]
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	fa01 f303 	lsl.w	r3, r1, r3
 80020c8:	431a      	orrs	r2, r3
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	f000 80c1 	beq.w	800225e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80020dc:	4b49      	ldr	r3, [pc, #292]	@ (8002204 <HAL_GPIO_Init+0x2a8>)
 80020de:	699b      	ldr	r3, [r3, #24]
 80020e0:	4a48      	ldr	r2, [pc, #288]	@ (8002204 <HAL_GPIO_Init+0x2a8>)
 80020e2:	f043 0301 	orr.w	r3, r3, #1
 80020e6:	6193      	str	r3, [r2, #24]
 80020e8:	4b46      	ldr	r3, [pc, #280]	@ (8002204 <HAL_GPIO_Init+0x2a8>)
 80020ea:	699b      	ldr	r3, [r3, #24]
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	60bb      	str	r3, [r7, #8]
 80020f2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80020f4:	4a44      	ldr	r2, [pc, #272]	@ (8002208 <HAL_GPIO_Init+0x2ac>)
 80020f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f8:	089b      	lsrs	r3, r3, #2
 80020fa:	3302      	adds	r3, #2
 80020fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002100:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002104:	f003 0303 	and.w	r3, r3, #3
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	220f      	movs	r2, #15
 800210c:	fa02 f303 	lsl.w	r3, r2, r3
 8002110:	43db      	mvns	r3, r3
 8002112:	68fa      	ldr	r2, [r7, #12]
 8002114:	4013      	ands	r3, r2
 8002116:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4a3c      	ldr	r2, [pc, #240]	@ (800220c <HAL_GPIO_Init+0x2b0>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d01f      	beq.n	8002160 <HAL_GPIO_Init+0x204>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	4a3b      	ldr	r2, [pc, #236]	@ (8002210 <HAL_GPIO_Init+0x2b4>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d019      	beq.n	800215c <HAL_GPIO_Init+0x200>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4a3a      	ldr	r2, [pc, #232]	@ (8002214 <HAL_GPIO_Init+0x2b8>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d013      	beq.n	8002158 <HAL_GPIO_Init+0x1fc>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4a39      	ldr	r2, [pc, #228]	@ (8002218 <HAL_GPIO_Init+0x2bc>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d00d      	beq.n	8002154 <HAL_GPIO_Init+0x1f8>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4a38      	ldr	r2, [pc, #224]	@ (800221c <HAL_GPIO_Init+0x2c0>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d007      	beq.n	8002150 <HAL_GPIO_Init+0x1f4>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4a37      	ldr	r2, [pc, #220]	@ (8002220 <HAL_GPIO_Init+0x2c4>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d101      	bne.n	800214c <HAL_GPIO_Init+0x1f0>
 8002148:	2305      	movs	r3, #5
 800214a:	e00a      	b.n	8002162 <HAL_GPIO_Init+0x206>
 800214c:	2306      	movs	r3, #6
 800214e:	e008      	b.n	8002162 <HAL_GPIO_Init+0x206>
 8002150:	2304      	movs	r3, #4
 8002152:	e006      	b.n	8002162 <HAL_GPIO_Init+0x206>
 8002154:	2303      	movs	r3, #3
 8002156:	e004      	b.n	8002162 <HAL_GPIO_Init+0x206>
 8002158:	2302      	movs	r3, #2
 800215a:	e002      	b.n	8002162 <HAL_GPIO_Init+0x206>
 800215c:	2301      	movs	r3, #1
 800215e:	e000      	b.n	8002162 <HAL_GPIO_Init+0x206>
 8002160:	2300      	movs	r3, #0
 8002162:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002164:	f002 0203 	and.w	r2, r2, #3
 8002168:	0092      	lsls	r2, r2, #2
 800216a:	4093      	lsls	r3, r2
 800216c:	68fa      	ldr	r2, [r7, #12]
 800216e:	4313      	orrs	r3, r2
 8002170:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002172:	4925      	ldr	r1, [pc, #148]	@ (8002208 <HAL_GPIO_Init+0x2ac>)
 8002174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002176:	089b      	lsrs	r3, r3, #2
 8002178:	3302      	adds	r3, #2
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002188:	2b00      	cmp	r3, #0
 800218a:	d006      	beq.n	800219a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800218c:	4b25      	ldr	r3, [pc, #148]	@ (8002224 <HAL_GPIO_Init+0x2c8>)
 800218e:	689a      	ldr	r2, [r3, #8]
 8002190:	4924      	ldr	r1, [pc, #144]	@ (8002224 <HAL_GPIO_Init+0x2c8>)
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	4313      	orrs	r3, r2
 8002196:	608b      	str	r3, [r1, #8]
 8002198:	e006      	b.n	80021a8 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800219a:	4b22      	ldr	r3, [pc, #136]	@ (8002224 <HAL_GPIO_Init+0x2c8>)
 800219c:	689a      	ldr	r2, [r3, #8]
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	43db      	mvns	r3, r3
 80021a2:	4920      	ldr	r1, [pc, #128]	@ (8002224 <HAL_GPIO_Init+0x2c8>)
 80021a4:	4013      	ands	r3, r2
 80021a6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d006      	beq.n	80021c2 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002224 <HAL_GPIO_Init+0x2c8>)
 80021b6:	68da      	ldr	r2, [r3, #12]
 80021b8:	491a      	ldr	r1, [pc, #104]	@ (8002224 <HAL_GPIO_Init+0x2c8>)
 80021ba:	69bb      	ldr	r3, [r7, #24]
 80021bc:	4313      	orrs	r3, r2
 80021be:	60cb      	str	r3, [r1, #12]
 80021c0:	e006      	b.n	80021d0 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80021c2:	4b18      	ldr	r3, [pc, #96]	@ (8002224 <HAL_GPIO_Init+0x2c8>)
 80021c4:	68da      	ldr	r2, [r3, #12]
 80021c6:	69bb      	ldr	r3, [r7, #24]
 80021c8:	43db      	mvns	r3, r3
 80021ca:	4916      	ldr	r1, [pc, #88]	@ (8002224 <HAL_GPIO_Init+0x2c8>)
 80021cc:	4013      	ands	r3, r2
 80021ce:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d025      	beq.n	8002228 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80021dc:	4b11      	ldr	r3, [pc, #68]	@ (8002224 <HAL_GPIO_Init+0x2c8>)
 80021de:	685a      	ldr	r2, [r3, #4]
 80021e0:	4910      	ldr	r1, [pc, #64]	@ (8002224 <HAL_GPIO_Init+0x2c8>)
 80021e2:	69bb      	ldr	r3, [r7, #24]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	604b      	str	r3, [r1, #4]
 80021e8:	e025      	b.n	8002236 <HAL_GPIO_Init+0x2da>
 80021ea:	bf00      	nop
 80021ec:	10320000 	.word	0x10320000
 80021f0:	10310000 	.word	0x10310000
 80021f4:	10220000 	.word	0x10220000
 80021f8:	10210000 	.word	0x10210000
 80021fc:	10120000 	.word	0x10120000
 8002200:	10110000 	.word	0x10110000
 8002204:	40021000 	.word	0x40021000
 8002208:	40010000 	.word	0x40010000
 800220c:	40010800 	.word	0x40010800
 8002210:	40010c00 	.word	0x40010c00
 8002214:	40011000 	.word	0x40011000
 8002218:	40011400 	.word	0x40011400
 800221c:	40011800 	.word	0x40011800
 8002220:	40011c00 	.word	0x40011c00
 8002224:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002228:	4b15      	ldr	r3, [pc, #84]	@ (8002280 <HAL_GPIO_Init+0x324>)
 800222a:	685a      	ldr	r2, [r3, #4]
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	43db      	mvns	r3, r3
 8002230:	4913      	ldr	r1, [pc, #76]	@ (8002280 <HAL_GPIO_Init+0x324>)
 8002232:	4013      	ands	r3, r2
 8002234:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d006      	beq.n	8002250 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002242:	4b0f      	ldr	r3, [pc, #60]	@ (8002280 <HAL_GPIO_Init+0x324>)
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	490e      	ldr	r1, [pc, #56]	@ (8002280 <HAL_GPIO_Init+0x324>)
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	4313      	orrs	r3, r2
 800224c:	600b      	str	r3, [r1, #0]
 800224e:	e006      	b.n	800225e <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002250:	4b0b      	ldr	r3, [pc, #44]	@ (8002280 <HAL_GPIO_Init+0x324>)
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	69bb      	ldr	r3, [r7, #24]
 8002256:	43db      	mvns	r3, r3
 8002258:	4909      	ldr	r1, [pc, #36]	@ (8002280 <HAL_GPIO_Init+0x324>)
 800225a:	4013      	ands	r3, r2
 800225c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800225e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002260:	3301      	adds	r3, #1
 8002262:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800226a:	fa22 f303 	lsr.w	r3, r2, r3
 800226e:	2b00      	cmp	r3, #0
 8002270:	f47f ae7e 	bne.w	8001f70 <HAL_GPIO_Init+0x14>
  }
}
 8002274:	bf00      	nop
 8002276:	bf00      	nop
 8002278:	372c      	adds	r7, #44	@ 0x2c
 800227a:	46bd      	mov	sp, r7
 800227c:	bc80      	pop	{r7}
 800227e:	4770      	bx	lr
 8002280:	40010400 	.word	0x40010400

08002284 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b086      	sub	sp, #24
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d101      	bne.n	8002296 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e272      	b.n	800277c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	2b00      	cmp	r3, #0
 80022a0:	f000 8087 	beq.w	80023b2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022a4:	4b92      	ldr	r3, [pc, #584]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f003 030c 	and.w	r3, r3, #12
 80022ac:	2b04      	cmp	r3, #4
 80022ae:	d00c      	beq.n	80022ca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022b0:	4b8f      	ldr	r3, [pc, #572]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f003 030c 	and.w	r3, r3, #12
 80022b8:	2b08      	cmp	r3, #8
 80022ba:	d112      	bne.n	80022e2 <HAL_RCC_OscConfig+0x5e>
 80022bc:	4b8c      	ldr	r3, [pc, #560]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022c8:	d10b      	bne.n	80022e2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022ca:	4b89      	ldr	r3, [pc, #548]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d06c      	beq.n	80023b0 <HAL_RCC_OscConfig+0x12c>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d168      	bne.n	80023b0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e24c      	b.n	800277c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022ea:	d106      	bne.n	80022fa <HAL_RCC_OscConfig+0x76>
 80022ec:	4b80      	ldr	r3, [pc, #512]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a7f      	ldr	r2, [pc, #508]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 80022f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022f6:	6013      	str	r3, [r2, #0]
 80022f8:	e02e      	b.n	8002358 <HAL_RCC_OscConfig+0xd4>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d10c      	bne.n	800231c <HAL_RCC_OscConfig+0x98>
 8002302:	4b7b      	ldr	r3, [pc, #492]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a7a      	ldr	r2, [pc, #488]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 8002308:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800230c:	6013      	str	r3, [r2, #0]
 800230e:	4b78      	ldr	r3, [pc, #480]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a77      	ldr	r2, [pc, #476]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 8002314:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002318:	6013      	str	r3, [r2, #0]
 800231a:	e01d      	b.n	8002358 <HAL_RCC_OscConfig+0xd4>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002324:	d10c      	bne.n	8002340 <HAL_RCC_OscConfig+0xbc>
 8002326:	4b72      	ldr	r3, [pc, #456]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a71      	ldr	r2, [pc, #452]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 800232c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002330:	6013      	str	r3, [r2, #0]
 8002332:	4b6f      	ldr	r3, [pc, #444]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a6e      	ldr	r2, [pc, #440]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 8002338:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800233c:	6013      	str	r3, [r2, #0]
 800233e:	e00b      	b.n	8002358 <HAL_RCC_OscConfig+0xd4>
 8002340:	4b6b      	ldr	r3, [pc, #428]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a6a      	ldr	r2, [pc, #424]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 8002346:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800234a:	6013      	str	r3, [r2, #0]
 800234c:	4b68      	ldr	r3, [pc, #416]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a67      	ldr	r2, [pc, #412]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 8002352:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002356:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d013      	beq.n	8002388 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002360:	f7ff f8d0 	bl	8001504 <HAL_GetTick>
 8002364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002366:	e008      	b.n	800237a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002368:	f7ff f8cc 	bl	8001504 <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	2b64      	cmp	r3, #100	@ 0x64
 8002374:	d901      	bls.n	800237a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e200      	b.n	800277c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800237a:	4b5d      	ldr	r3, [pc, #372]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002382:	2b00      	cmp	r3, #0
 8002384:	d0f0      	beq.n	8002368 <HAL_RCC_OscConfig+0xe4>
 8002386:	e014      	b.n	80023b2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002388:	f7ff f8bc 	bl	8001504 <HAL_GetTick>
 800238c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002390:	f7ff f8b8 	bl	8001504 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b64      	cmp	r3, #100	@ 0x64
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e1ec      	b.n	800277c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023a2:	4b53      	ldr	r3, [pc, #332]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d1f0      	bne.n	8002390 <HAL_RCC_OscConfig+0x10c>
 80023ae:	e000      	b.n	80023b2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0302 	and.w	r3, r3, #2
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d063      	beq.n	8002486 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023be:	4b4c      	ldr	r3, [pc, #304]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f003 030c 	and.w	r3, r3, #12
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d00b      	beq.n	80023e2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80023ca:	4b49      	ldr	r3, [pc, #292]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	f003 030c 	and.w	r3, r3, #12
 80023d2:	2b08      	cmp	r3, #8
 80023d4:	d11c      	bne.n	8002410 <HAL_RCC_OscConfig+0x18c>
 80023d6:	4b46      	ldr	r3, [pc, #280]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d116      	bne.n	8002410 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023e2:	4b43      	ldr	r3, [pc, #268]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d005      	beq.n	80023fa <HAL_RCC_OscConfig+0x176>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	691b      	ldr	r3, [r3, #16]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d001      	beq.n	80023fa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e1c0      	b.n	800277c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023fa:	4b3d      	ldr	r3, [pc, #244]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	695b      	ldr	r3, [r3, #20]
 8002406:	00db      	lsls	r3, r3, #3
 8002408:	4939      	ldr	r1, [pc, #228]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 800240a:	4313      	orrs	r3, r2
 800240c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800240e:	e03a      	b.n	8002486 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	691b      	ldr	r3, [r3, #16]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d020      	beq.n	800245a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002418:	4b36      	ldr	r3, [pc, #216]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 800241a:	2201      	movs	r2, #1
 800241c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800241e:	f7ff f871 	bl	8001504 <HAL_GetTick>
 8002422:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002424:	e008      	b.n	8002438 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002426:	f7ff f86d 	bl	8001504 <HAL_GetTick>
 800242a:	4602      	mov	r2, r0
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	2b02      	cmp	r3, #2
 8002432:	d901      	bls.n	8002438 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002434:	2303      	movs	r3, #3
 8002436:	e1a1      	b.n	800277c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002438:	4b2d      	ldr	r3, [pc, #180]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0302 	and.w	r3, r3, #2
 8002440:	2b00      	cmp	r3, #0
 8002442:	d0f0      	beq.n	8002426 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002444:	4b2a      	ldr	r3, [pc, #168]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	695b      	ldr	r3, [r3, #20]
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	4927      	ldr	r1, [pc, #156]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 8002454:	4313      	orrs	r3, r2
 8002456:	600b      	str	r3, [r1, #0]
 8002458:	e015      	b.n	8002486 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800245a:	4b26      	ldr	r3, [pc, #152]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 800245c:	2200      	movs	r2, #0
 800245e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002460:	f7ff f850 	bl	8001504 <HAL_GetTick>
 8002464:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002466:	e008      	b.n	800247a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002468:	f7ff f84c 	bl	8001504 <HAL_GetTick>
 800246c:	4602      	mov	r2, r0
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	2b02      	cmp	r3, #2
 8002474:	d901      	bls.n	800247a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e180      	b.n	800277c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800247a:	4b1d      	ldr	r3, [pc, #116]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	2b00      	cmp	r3, #0
 8002484:	d1f0      	bne.n	8002468 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0308 	and.w	r3, r3, #8
 800248e:	2b00      	cmp	r3, #0
 8002490:	d03a      	beq.n	8002508 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	699b      	ldr	r3, [r3, #24]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d019      	beq.n	80024ce <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800249a:	4b17      	ldr	r3, [pc, #92]	@ (80024f8 <HAL_RCC_OscConfig+0x274>)
 800249c:	2201      	movs	r2, #1
 800249e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024a0:	f7ff f830 	bl	8001504 <HAL_GetTick>
 80024a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024a6:	e008      	b.n	80024ba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024a8:	f7ff f82c 	bl	8001504 <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e160      	b.n	800277c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024ba:	4b0d      	ldr	r3, [pc, #52]	@ (80024f0 <HAL_RCC_OscConfig+0x26c>)
 80024bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d0f0      	beq.n	80024a8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80024c6:	2001      	movs	r0, #1
 80024c8:	f000 face 	bl	8002a68 <RCC_Delay>
 80024cc:	e01c      	b.n	8002508 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024ce:	4b0a      	ldr	r3, [pc, #40]	@ (80024f8 <HAL_RCC_OscConfig+0x274>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024d4:	f7ff f816 	bl	8001504 <HAL_GetTick>
 80024d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024da:	e00f      	b.n	80024fc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024dc:	f7ff f812 	bl	8001504 <HAL_GetTick>
 80024e0:	4602      	mov	r2, r0
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	2b02      	cmp	r3, #2
 80024e8:	d908      	bls.n	80024fc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e146      	b.n	800277c <HAL_RCC_OscConfig+0x4f8>
 80024ee:	bf00      	nop
 80024f0:	40021000 	.word	0x40021000
 80024f4:	42420000 	.word	0x42420000
 80024f8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024fc:	4b92      	ldr	r3, [pc, #584]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 80024fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d1e9      	bne.n	80024dc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0304 	and.w	r3, r3, #4
 8002510:	2b00      	cmp	r3, #0
 8002512:	f000 80a6 	beq.w	8002662 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002516:	2300      	movs	r3, #0
 8002518:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800251a:	4b8b      	ldr	r3, [pc, #556]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 800251c:	69db      	ldr	r3, [r3, #28]
 800251e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d10d      	bne.n	8002542 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002526:	4b88      	ldr	r3, [pc, #544]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 8002528:	69db      	ldr	r3, [r3, #28]
 800252a:	4a87      	ldr	r2, [pc, #540]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 800252c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002530:	61d3      	str	r3, [r2, #28]
 8002532:	4b85      	ldr	r3, [pc, #532]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 8002534:	69db      	ldr	r3, [r3, #28]
 8002536:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800253a:	60bb      	str	r3, [r7, #8]
 800253c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800253e:	2301      	movs	r3, #1
 8002540:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002542:	4b82      	ldr	r3, [pc, #520]	@ (800274c <HAL_RCC_OscConfig+0x4c8>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800254a:	2b00      	cmp	r3, #0
 800254c:	d118      	bne.n	8002580 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800254e:	4b7f      	ldr	r3, [pc, #508]	@ (800274c <HAL_RCC_OscConfig+0x4c8>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a7e      	ldr	r2, [pc, #504]	@ (800274c <HAL_RCC_OscConfig+0x4c8>)
 8002554:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002558:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800255a:	f7fe ffd3 	bl	8001504 <HAL_GetTick>
 800255e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002560:	e008      	b.n	8002574 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002562:	f7fe ffcf 	bl	8001504 <HAL_GetTick>
 8002566:	4602      	mov	r2, r0
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	2b64      	cmp	r3, #100	@ 0x64
 800256e:	d901      	bls.n	8002574 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002570:	2303      	movs	r3, #3
 8002572:	e103      	b.n	800277c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002574:	4b75      	ldr	r3, [pc, #468]	@ (800274c <HAL_RCC_OscConfig+0x4c8>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800257c:	2b00      	cmp	r3, #0
 800257e:	d0f0      	beq.n	8002562 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	2b01      	cmp	r3, #1
 8002586:	d106      	bne.n	8002596 <HAL_RCC_OscConfig+0x312>
 8002588:	4b6f      	ldr	r3, [pc, #444]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 800258a:	6a1b      	ldr	r3, [r3, #32]
 800258c:	4a6e      	ldr	r2, [pc, #440]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 800258e:	f043 0301 	orr.w	r3, r3, #1
 8002592:	6213      	str	r3, [r2, #32]
 8002594:	e02d      	b.n	80025f2 <HAL_RCC_OscConfig+0x36e>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d10c      	bne.n	80025b8 <HAL_RCC_OscConfig+0x334>
 800259e:	4b6a      	ldr	r3, [pc, #424]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 80025a0:	6a1b      	ldr	r3, [r3, #32]
 80025a2:	4a69      	ldr	r2, [pc, #420]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 80025a4:	f023 0301 	bic.w	r3, r3, #1
 80025a8:	6213      	str	r3, [r2, #32]
 80025aa:	4b67      	ldr	r3, [pc, #412]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 80025ac:	6a1b      	ldr	r3, [r3, #32]
 80025ae:	4a66      	ldr	r2, [pc, #408]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 80025b0:	f023 0304 	bic.w	r3, r3, #4
 80025b4:	6213      	str	r3, [r2, #32]
 80025b6:	e01c      	b.n	80025f2 <HAL_RCC_OscConfig+0x36e>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	2b05      	cmp	r3, #5
 80025be:	d10c      	bne.n	80025da <HAL_RCC_OscConfig+0x356>
 80025c0:	4b61      	ldr	r3, [pc, #388]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 80025c2:	6a1b      	ldr	r3, [r3, #32]
 80025c4:	4a60      	ldr	r2, [pc, #384]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 80025c6:	f043 0304 	orr.w	r3, r3, #4
 80025ca:	6213      	str	r3, [r2, #32]
 80025cc:	4b5e      	ldr	r3, [pc, #376]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 80025ce:	6a1b      	ldr	r3, [r3, #32]
 80025d0:	4a5d      	ldr	r2, [pc, #372]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 80025d2:	f043 0301 	orr.w	r3, r3, #1
 80025d6:	6213      	str	r3, [r2, #32]
 80025d8:	e00b      	b.n	80025f2 <HAL_RCC_OscConfig+0x36e>
 80025da:	4b5b      	ldr	r3, [pc, #364]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 80025dc:	6a1b      	ldr	r3, [r3, #32]
 80025de:	4a5a      	ldr	r2, [pc, #360]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 80025e0:	f023 0301 	bic.w	r3, r3, #1
 80025e4:	6213      	str	r3, [r2, #32]
 80025e6:	4b58      	ldr	r3, [pc, #352]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 80025e8:	6a1b      	ldr	r3, [r3, #32]
 80025ea:	4a57      	ldr	r2, [pc, #348]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 80025ec:	f023 0304 	bic.w	r3, r3, #4
 80025f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	68db      	ldr	r3, [r3, #12]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d015      	beq.n	8002626 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025fa:	f7fe ff83 	bl	8001504 <HAL_GetTick>
 80025fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002600:	e00a      	b.n	8002618 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002602:	f7fe ff7f 	bl	8001504 <HAL_GetTick>
 8002606:	4602      	mov	r2, r0
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002610:	4293      	cmp	r3, r2
 8002612:	d901      	bls.n	8002618 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002614:	2303      	movs	r3, #3
 8002616:	e0b1      	b.n	800277c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002618:	4b4b      	ldr	r3, [pc, #300]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 800261a:	6a1b      	ldr	r3, [r3, #32]
 800261c:	f003 0302 	and.w	r3, r3, #2
 8002620:	2b00      	cmp	r3, #0
 8002622:	d0ee      	beq.n	8002602 <HAL_RCC_OscConfig+0x37e>
 8002624:	e014      	b.n	8002650 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002626:	f7fe ff6d 	bl	8001504 <HAL_GetTick>
 800262a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800262c:	e00a      	b.n	8002644 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800262e:	f7fe ff69 	bl	8001504 <HAL_GetTick>
 8002632:	4602      	mov	r2, r0
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	f241 3288 	movw	r2, #5000	@ 0x1388
 800263c:	4293      	cmp	r3, r2
 800263e:	d901      	bls.n	8002644 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002640:	2303      	movs	r3, #3
 8002642:	e09b      	b.n	800277c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002644:	4b40      	ldr	r3, [pc, #256]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 8002646:	6a1b      	ldr	r3, [r3, #32]
 8002648:	f003 0302 	and.w	r3, r3, #2
 800264c:	2b00      	cmp	r3, #0
 800264e:	d1ee      	bne.n	800262e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002650:	7dfb      	ldrb	r3, [r7, #23]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d105      	bne.n	8002662 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002656:	4b3c      	ldr	r3, [pc, #240]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 8002658:	69db      	ldr	r3, [r3, #28]
 800265a:	4a3b      	ldr	r2, [pc, #236]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 800265c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002660:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	69db      	ldr	r3, [r3, #28]
 8002666:	2b00      	cmp	r3, #0
 8002668:	f000 8087 	beq.w	800277a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800266c:	4b36      	ldr	r3, [pc, #216]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f003 030c 	and.w	r3, r3, #12
 8002674:	2b08      	cmp	r3, #8
 8002676:	d061      	beq.n	800273c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	69db      	ldr	r3, [r3, #28]
 800267c:	2b02      	cmp	r3, #2
 800267e:	d146      	bne.n	800270e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002680:	4b33      	ldr	r3, [pc, #204]	@ (8002750 <HAL_RCC_OscConfig+0x4cc>)
 8002682:	2200      	movs	r2, #0
 8002684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002686:	f7fe ff3d 	bl	8001504 <HAL_GetTick>
 800268a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800268c:	e008      	b.n	80026a0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800268e:	f7fe ff39 	bl	8001504 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	2b02      	cmp	r3, #2
 800269a:	d901      	bls.n	80026a0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e06d      	b.n	800277c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026a0:	4b29      	ldr	r3, [pc, #164]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d1f0      	bne.n	800268e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a1b      	ldr	r3, [r3, #32]
 80026b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026b4:	d108      	bne.n	80026c8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80026b6:	4b24      	ldr	r3, [pc, #144]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	4921      	ldr	r1, [pc, #132]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 80026c4:	4313      	orrs	r3, r2
 80026c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6a19      	ldr	r1, [r3, #32]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d8:	430b      	orrs	r3, r1
 80026da:	491b      	ldr	r1, [pc, #108]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 80026dc:	4313      	orrs	r3, r2
 80026de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002750 <HAL_RCC_OscConfig+0x4cc>)
 80026e2:	2201      	movs	r2, #1
 80026e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e6:	f7fe ff0d 	bl	8001504 <HAL_GetTick>
 80026ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026ec:	e008      	b.n	8002700 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026ee:	f7fe ff09 	bl	8001504 <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d901      	bls.n	8002700 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e03d      	b.n	800277c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002700:	4b11      	ldr	r3, [pc, #68]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002708:	2b00      	cmp	r3, #0
 800270a:	d0f0      	beq.n	80026ee <HAL_RCC_OscConfig+0x46a>
 800270c:	e035      	b.n	800277a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800270e:	4b10      	ldr	r3, [pc, #64]	@ (8002750 <HAL_RCC_OscConfig+0x4cc>)
 8002710:	2200      	movs	r2, #0
 8002712:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002714:	f7fe fef6 	bl	8001504 <HAL_GetTick>
 8002718:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800271a:	e008      	b.n	800272e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800271c:	f7fe fef2 	bl	8001504 <HAL_GetTick>
 8002720:	4602      	mov	r2, r0
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	2b02      	cmp	r3, #2
 8002728:	d901      	bls.n	800272e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800272a:	2303      	movs	r3, #3
 800272c:	e026      	b.n	800277c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800272e:	4b06      	ldr	r3, [pc, #24]	@ (8002748 <HAL_RCC_OscConfig+0x4c4>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d1f0      	bne.n	800271c <HAL_RCC_OscConfig+0x498>
 800273a:	e01e      	b.n	800277a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	69db      	ldr	r3, [r3, #28]
 8002740:	2b01      	cmp	r3, #1
 8002742:	d107      	bne.n	8002754 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e019      	b.n	800277c <HAL_RCC_OscConfig+0x4f8>
 8002748:	40021000 	.word	0x40021000
 800274c:	40007000 	.word	0x40007000
 8002750:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002754:	4b0b      	ldr	r3, [pc, #44]	@ (8002784 <HAL_RCC_OscConfig+0x500>)
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a1b      	ldr	r3, [r3, #32]
 8002764:	429a      	cmp	r2, r3
 8002766:	d106      	bne.n	8002776 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002772:	429a      	cmp	r2, r3
 8002774:	d001      	beq.n	800277a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e000      	b.n	800277c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800277a:	2300      	movs	r3, #0
}
 800277c:	4618      	mov	r0, r3
 800277e:	3718      	adds	r7, #24
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	40021000 	.word	0x40021000

08002788 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d101      	bne.n	800279c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e0d0      	b.n	800293e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800279c:	4b6a      	ldr	r3, [pc, #424]	@ (8002948 <HAL_RCC_ClockConfig+0x1c0>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0307 	and.w	r3, r3, #7
 80027a4:	683a      	ldr	r2, [r7, #0]
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d910      	bls.n	80027cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027aa:	4b67      	ldr	r3, [pc, #412]	@ (8002948 <HAL_RCC_ClockConfig+0x1c0>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f023 0207 	bic.w	r2, r3, #7
 80027b2:	4965      	ldr	r1, [pc, #404]	@ (8002948 <HAL_RCC_ClockConfig+0x1c0>)
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ba:	4b63      	ldr	r3, [pc, #396]	@ (8002948 <HAL_RCC_ClockConfig+0x1c0>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0307 	and.w	r3, r3, #7
 80027c2:	683a      	ldr	r2, [r7, #0]
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d001      	beq.n	80027cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e0b8      	b.n	800293e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0302 	and.w	r3, r3, #2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d020      	beq.n	800281a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0304 	and.w	r3, r3, #4
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d005      	beq.n	80027f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027e4:	4b59      	ldr	r3, [pc, #356]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	4a58      	ldr	r2, [pc, #352]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 80027ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80027ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0308 	and.w	r3, r3, #8
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d005      	beq.n	8002808 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027fc:	4b53      	ldr	r3, [pc, #332]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	4a52      	ldr	r2, [pc, #328]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 8002802:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002806:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002808:	4b50      	ldr	r3, [pc, #320]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	494d      	ldr	r1, [pc, #308]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 8002816:	4313      	orrs	r3, r2
 8002818:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	2b00      	cmp	r3, #0
 8002824:	d040      	beq.n	80028a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	2b01      	cmp	r3, #1
 800282c:	d107      	bne.n	800283e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800282e:	4b47      	ldr	r3, [pc, #284]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d115      	bne.n	8002866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e07f      	b.n	800293e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	2b02      	cmp	r3, #2
 8002844:	d107      	bne.n	8002856 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002846:	4b41      	ldr	r3, [pc, #260]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d109      	bne.n	8002866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e073      	b.n	800293e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002856:	4b3d      	ldr	r3, [pc, #244]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	2b00      	cmp	r3, #0
 8002860:	d101      	bne.n	8002866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e06b      	b.n	800293e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002866:	4b39      	ldr	r3, [pc, #228]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f023 0203 	bic.w	r2, r3, #3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	4936      	ldr	r1, [pc, #216]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 8002874:	4313      	orrs	r3, r2
 8002876:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002878:	f7fe fe44 	bl	8001504 <HAL_GetTick>
 800287c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800287e:	e00a      	b.n	8002896 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002880:	f7fe fe40 	bl	8001504 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800288e:	4293      	cmp	r3, r2
 8002890:	d901      	bls.n	8002896 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	e053      	b.n	800293e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002896:	4b2d      	ldr	r3, [pc, #180]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	f003 020c 	and.w	r2, r3, #12
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d1eb      	bne.n	8002880 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028a8:	4b27      	ldr	r3, [pc, #156]	@ (8002948 <HAL_RCC_ClockConfig+0x1c0>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0307 	and.w	r3, r3, #7
 80028b0:	683a      	ldr	r2, [r7, #0]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d210      	bcs.n	80028d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028b6:	4b24      	ldr	r3, [pc, #144]	@ (8002948 <HAL_RCC_ClockConfig+0x1c0>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f023 0207 	bic.w	r2, r3, #7
 80028be:	4922      	ldr	r1, [pc, #136]	@ (8002948 <HAL_RCC_ClockConfig+0x1c0>)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028c6:	4b20      	ldr	r3, [pc, #128]	@ (8002948 <HAL_RCC_ClockConfig+0x1c0>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0307 	and.w	r3, r3, #7
 80028ce:	683a      	ldr	r2, [r7, #0]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d001      	beq.n	80028d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e032      	b.n	800293e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0304 	and.w	r3, r3, #4
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d008      	beq.n	80028f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028e4:	4b19      	ldr	r3, [pc, #100]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	4916      	ldr	r1, [pc, #88]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0308 	and.w	r3, r3, #8
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d009      	beq.n	8002916 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002902:	4b12      	ldr	r3, [pc, #72]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	691b      	ldr	r3, [r3, #16]
 800290e:	00db      	lsls	r3, r3, #3
 8002910:	490e      	ldr	r1, [pc, #56]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 8002912:	4313      	orrs	r3, r2
 8002914:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002916:	f000 f821 	bl	800295c <HAL_RCC_GetSysClockFreq>
 800291a:	4602      	mov	r2, r0
 800291c:	4b0b      	ldr	r3, [pc, #44]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	091b      	lsrs	r3, r3, #4
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	490a      	ldr	r1, [pc, #40]	@ (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 8002928:	5ccb      	ldrb	r3, [r1, r3]
 800292a:	fa22 f303 	lsr.w	r3, r2, r3
 800292e:	4a09      	ldr	r2, [pc, #36]	@ (8002954 <HAL_RCC_ClockConfig+0x1cc>)
 8002930:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002932:	4b09      	ldr	r3, [pc, #36]	@ (8002958 <HAL_RCC_ClockConfig+0x1d0>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4618      	mov	r0, r3
 8002938:	f7fe fda2 	bl	8001480 <HAL_InitTick>

  return HAL_OK;
 800293c:	2300      	movs	r3, #0
}
 800293e:	4618      	mov	r0, r3
 8002940:	3710      	adds	r7, #16
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	40022000 	.word	0x40022000
 800294c:	40021000 	.word	0x40021000
 8002950:	08005ee8 	.word	0x08005ee8
 8002954:	20000000 	.word	0x20000000
 8002958:	20000004 	.word	0x20000004

0800295c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800295c:	b480      	push	{r7}
 800295e:	b087      	sub	sp, #28
 8002960:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002962:	2300      	movs	r3, #0
 8002964:	60fb      	str	r3, [r7, #12]
 8002966:	2300      	movs	r3, #0
 8002968:	60bb      	str	r3, [r7, #8]
 800296a:	2300      	movs	r3, #0
 800296c:	617b      	str	r3, [r7, #20]
 800296e:	2300      	movs	r3, #0
 8002970:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002972:	2300      	movs	r3, #0
 8002974:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002976:	4b1e      	ldr	r3, [pc, #120]	@ (80029f0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f003 030c 	and.w	r3, r3, #12
 8002982:	2b04      	cmp	r3, #4
 8002984:	d002      	beq.n	800298c <HAL_RCC_GetSysClockFreq+0x30>
 8002986:	2b08      	cmp	r3, #8
 8002988:	d003      	beq.n	8002992 <HAL_RCC_GetSysClockFreq+0x36>
 800298a:	e027      	b.n	80029dc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800298c:	4b19      	ldr	r3, [pc, #100]	@ (80029f4 <HAL_RCC_GetSysClockFreq+0x98>)
 800298e:	613b      	str	r3, [r7, #16]
      break;
 8002990:	e027      	b.n	80029e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	0c9b      	lsrs	r3, r3, #18
 8002996:	f003 030f 	and.w	r3, r3, #15
 800299a:	4a17      	ldr	r2, [pc, #92]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800299c:	5cd3      	ldrb	r3, [r2, r3]
 800299e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d010      	beq.n	80029cc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80029aa:	4b11      	ldr	r3, [pc, #68]	@ (80029f0 <HAL_RCC_GetSysClockFreq+0x94>)
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	0c5b      	lsrs	r3, r3, #17
 80029b0:	f003 0301 	and.w	r3, r3, #1
 80029b4:	4a11      	ldr	r2, [pc, #68]	@ (80029fc <HAL_RCC_GetSysClockFreq+0xa0>)
 80029b6:	5cd3      	ldrb	r3, [r2, r3]
 80029b8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a0d      	ldr	r2, [pc, #52]	@ (80029f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80029be:	fb03 f202 	mul.w	r2, r3, r2
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80029c8:	617b      	str	r3, [r7, #20]
 80029ca:	e004      	b.n	80029d6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	4a0c      	ldr	r2, [pc, #48]	@ (8002a00 <HAL_RCC_GetSysClockFreq+0xa4>)
 80029d0:	fb02 f303 	mul.w	r3, r2, r3
 80029d4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	613b      	str	r3, [r7, #16]
      break;
 80029da:	e002      	b.n	80029e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029dc:	4b05      	ldr	r3, [pc, #20]	@ (80029f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80029de:	613b      	str	r3, [r7, #16]
      break;
 80029e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029e2:	693b      	ldr	r3, [r7, #16]
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	371c      	adds	r7, #28
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bc80      	pop	{r7}
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	40021000 	.word	0x40021000
 80029f4:	007a1200 	.word	0x007a1200
 80029f8:	08005f00 	.word	0x08005f00
 80029fc:	08005f10 	.word	0x08005f10
 8002a00:	003d0900 	.word	0x003d0900

08002a04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a08:	4b02      	ldr	r3, [pc, #8]	@ (8002a14 <HAL_RCC_GetHCLKFreq+0x10>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bc80      	pop	{r7}
 8002a12:	4770      	bx	lr
 8002a14:	20000000 	.word	0x20000000

08002a18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a1c:	f7ff fff2 	bl	8002a04 <HAL_RCC_GetHCLKFreq>
 8002a20:	4602      	mov	r2, r0
 8002a22:	4b05      	ldr	r3, [pc, #20]	@ (8002a38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	0a1b      	lsrs	r3, r3, #8
 8002a28:	f003 0307 	and.w	r3, r3, #7
 8002a2c:	4903      	ldr	r1, [pc, #12]	@ (8002a3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a2e:	5ccb      	ldrb	r3, [r1, r3]
 8002a30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	40021000 	.word	0x40021000
 8002a3c:	08005ef8 	.word	0x08005ef8

08002a40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a44:	f7ff ffde 	bl	8002a04 <HAL_RCC_GetHCLKFreq>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	4b05      	ldr	r3, [pc, #20]	@ (8002a60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	0adb      	lsrs	r3, r3, #11
 8002a50:	f003 0307 	and.w	r3, r3, #7
 8002a54:	4903      	ldr	r1, [pc, #12]	@ (8002a64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a56:	5ccb      	ldrb	r3, [r1, r3]
 8002a58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	40021000 	.word	0x40021000
 8002a64:	08005ef8 	.word	0x08005ef8

08002a68 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a70:	4b0a      	ldr	r3, [pc, #40]	@ (8002a9c <RCC_Delay+0x34>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a0a      	ldr	r2, [pc, #40]	@ (8002aa0 <RCC_Delay+0x38>)
 8002a76:	fba2 2303 	umull	r2, r3, r2, r3
 8002a7a:	0a5b      	lsrs	r3, r3, #9
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	fb02 f303 	mul.w	r3, r2, r3
 8002a82:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a84:	bf00      	nop
  }
  while (Delay --);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	1e5a      	subs	r2, r3, #1
 8002a8a:	60fa      	str	r2, [r7, #12]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d1f9      	bne.n	8002a84 <RCC_Delay+0x1c>
}
 8002a90:	bf00      	nop
 8002a92:	bf00      	nop
 8002a94:	3714      	adds	r7, #20
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bc80      	pop	{r7}
 8002a9a:	4770      	bx	lr
 8002a9c:	20000000 	.word	0x20000000
 8002aa0:	10624dd3 	.word	0x10624dd3

08002aa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b086      	sub	sp, #24
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002aac:	2300      	movs	r3, #0
 8002aae:	613b      	str	r3, [r7, #16]
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0301 	and.w	r3, r3, #1
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d07d      	beq.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ac4:	4b4f      	ldr	r3, [pc, #316]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ac6:	69db      	ldr	r3, [r3, #28]
 8002ac8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d10d      	bne.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ad0:	4b4c      	ldr	r3, [pc, #304]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ad2:	69db      	ldr	r3, [r3, #28]
 8002ad4:	4a4b      	ldr	r2, [pc, #300]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ad6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ada:	61d3      	str	r3, [r2, #28]
 8002adc:	4b49      	ldr	r3, [pc, #292]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ade:	69db      	ldr	r3, [r3, #28]
 8002ae0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ae4:	60bb      	str	r3, [r7, #8]
 8002ae6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aec:	4b46      	ldr	r3, [pc, #280]	@ (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d118      	bne.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002af8:	4b43      	ldr	r3, [pc, #268]	@ (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a42      	ldr	r2, [pc, #264]	@ (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002afe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b02:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b04:	f7fe fcfe 	bl	8001504 <HAL_GetTick>
 8002b08:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b0a:	e008      	b.n	8002b1e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b0c:	f7fe fcfa 	bl	8001504 <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b64      	cmp	r3, #100	@ 0x64
 8002b18:	d901      	bls.n	8002b1e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e06d      	b.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b1e:	4b3a      	ldr	r3, [pc, #232]	@ (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d0f0      	beq.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b2a:	4b36      	ldr	r3, [pc, #216]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b2c:	6a1b      	ldr	r3, [r3, #32]
 8002b2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b32:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d02e      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b42:	68fa      	ldr	r2, [r7, #12]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d027      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b48:	4b2e      	ldr	r3, [pc, #184]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b4a:	6a1b      	ldr	r3, [r3, #32]
 8002b4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b50:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b52:	4b2e      	ldr	r3, [pc, #184]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002b54:	2201      	movs	r2, #1
 8002b56:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b58:	4b2c      	ldr	r3, [pc, #176]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002b5e:	4a29      	ldr	r2, [pc, #164]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d014      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b6e:	f7fe fcc9 	bl	8001504 <HAL_GetTick>
 8002b72:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b74:	e00a      	b.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b76:	f7fe fcc5 	bl	8001504 <HAL_GetTick>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d901      	bls.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e036      	b.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b8c:	4b1d      	ldr	r3, [pc, #116]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b8e:	6a1b      	ldr	r3, [r3, #32]
 8002b90:	f003 0302 	and.w	r3, r3, #2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d0ee      	beq.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b98:	4b1a      	ldr	r3, [pc, #104]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b9a:	6a1b      	ldr	r3, [r3, #32]
 8002b9c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	4917      	ldr	r1, [pc, #92]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002baa:	7dfb      	ldrb	r3, [r7, #23]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d105      	bne.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bb0:	4b14      	ldr	r3, [pc, #80]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bb2:	69db      	ldr	r3, [r3, #28]
 8002bb4:	4a13      	ldr	r2, [pc, #76]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bba:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0302 	and.w	r3, r3, #2
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d008      	beq.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002bc8:	4b0e      	ldr	r3, [pc, #56]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	490b      	ldr	r1, [pc, #44]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0310 	and.w	r3, r3, #16
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d008      	beq.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002be6:	4b07      	ldr	r3, [pc, #28]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	695b      	ldr	r3, [r3, #20]
 8002bf2:	4904      	ldr	r1, [pc, #16]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3718      	adds	r7, #24
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	40021000 	.word	0x40021000
 8002c08:	40007000 	.word	0x40007000
 8002c0c:	42420440 	.word	0x42420440

08002c10 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b088      	sub	sp, #32
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	617b      	str	r3, [r7, #20]
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	61fb      	str	r3, [r7, #28]
 8002c20:	2300      	movs	r3, #0
 8002c22:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002c24:	2300      	movs	r3, #0
 8002c26:	60fb      	str	r3, [r7, #12]
 8002c28:	2300      	movs	r3, #0
 8002c2a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	2b0f      	cmp	r3, #15
 8002c32:	f200 80af 	bhi.w	8002d94 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8002c36:	a201      	add	r2, pc, #4	@ (adr r2, 8002c3c <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8002c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c3c:	08002d13 	.word	0x08002d13
 8002c40:	08002d79 	.word	0x08002d79
 8002c44:	08002d95 	.word	0x08002d95
 8002c48:	08002d03 	.word	0x08002d03
 8002c4c:	08002d95 	.word	0x08002d95
 8002c50:	08002d95 	.word	0x08002d95
 8002c54:	08002d95 	.word	0x08002d95
 8002c58:	08002d0b 	.word	0x08002d0b
 8002c5c:	08002d95 	.word	0x08002d95
 8002c60:	08002d95 	.word	0x08002d95
 8002c64:	08002d95 	.word	0x08002d95
 8002c68:	08002d95 	.word	0x08002d95
 8002c6c:	08002d95 	.word	0x08002d95
 8002c70:	08002d95 	.word	0x08002d95
 8002c74:	08002d95 	.word	0x08002d95
 8002c78:	08002c7d 	.word	0x08002c7d
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8002c7c:	4b4a      	ldr	r3, [pc, #296]	@ (8002da8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002c82:	4b49      	ldr	r3, [pc, #292]	@ (8002da8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	f000 8084 	beq.w	8002d98 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	0c9b      	lsrs	r3, r3, #18
 8002c94:	f003 030f 	and.w	r3, r3, #15
 8002c98:	4a44      	ldr	r2, [pc, #272]	@ (8002dac <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 8002c9a:	5cd3      	ldrb	r3, [r2, r3]
 8002c9c:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d015      	beq.n	8002cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ca8:	4b3f      	ldr	r3, [pc, #252]	@ (8002da8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	0c5b      	lsrs	r3, r3, #17
 8002cae:	f003 0301 	and.w	r3, r3, #1
 8002cb2:	4a3f      	ldr	r2, [pc, #252]	@ (8002db0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 8002cb4:	5cd3      	ldrb	r3, [r2, r3]
 8002cb6:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00d      	beq.n	8002cde <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002cc2:	4a3c      	ldr	r2, [pc, #240]	@ (8002db4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	fbb2 f2f3 	udiv	r2, r2, r3
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	fb02 f303 	mul.w	r3, r2, r3
 8002cd0:	61fb      	str	r3, [r7, #28]
 8002cd2:	e004      	b.n	8002cde <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	4a38      	ldr	r2, [pc, #224]	@ (8002db8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 8002cd8:	fb02 f303 	mul.w	r3, r2, r3
 8002cdc:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002cde:	4b32      	ldr	r3, [pc, #200]	@ (8002da8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ce6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002cea:	d102      	bne.n	8002cf2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8002cf0:	e052      	b.n	8002d98 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	005b      	lsls	r3, r3, #1
 8002cf6:	4a31      	ldr	r2, [pc, #196]	@ (8002dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8002cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cfc:	085b      	lsrs	r3, r3, #1
 8002cfe:	61bb      	str	r3, [r7, #24]
      break;
 8002d00:	e04a      	b.n	8002d98 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8002d02:	f7ff fe2b 	bl	800295c <HAL_RCC_GetSysClockFreq>
 8002d06:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8002d08:	e049      	b.n	8002d9e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8002d0a:	f7ff fe27 	bl	800295c <HAL_RCC_GetSysClockFreq>
 8002d0e:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8002d10:	e045      	b.n	8002d9e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8002d12:	4b25      	ldr	r3, [pc, #148]	@ (8002da8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8002d14:	6a1b      	ldr	r3, [r3, #32]
 8002d16:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d22:	d108      	bne.n	8002d36 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f003 0302 	and.w	r3, r3, #2
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d003      	beq.n	8002d36 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 8002d2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d32:	61bb      	str	r3, [r7, #24]
 8002d34:	e01f      	b.n	8002d76 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d40:	d109      	bne.n	8002d56 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002d42:	4b19      	ldr	r3, [pc, #100]	@ (8002da8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8002d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d003      	beq.n	8002d56 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 8002d4e:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8002d52:	61bb      	str	r3, [r7, #24]
 8002d54:	e00f      	b.n	8002d76 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d5c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002d60:	d11c      	bne.n	8002d9c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8002d62:	4b11      	ldr	r3, [pc, #68]	@ (8002da8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d016      	beq.n	8002d9c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 8002d6e:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8002d72:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8002d74:	e012      	b.n	8002d9c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8002d76:	e011      	b.n	8002d9c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002d78:	f7ff fe62 	bl	8002a40 <HAL_RCC_GetPCLK2Freq>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002da8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	0b9b      	lsrs	r3, r3, #14
 8002d84:	f003 0303 	and.w	r3, r3, #3
 8002d88:	3301      	adds	r3, #1
 8002d8a:	005b      	lsls	r3, r3, #1
 8002d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d90:	61bb      	str	r3, [r7, #24]
      break;
 8002d92:	e004      	b.n	8002d9e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 8002d94:	bf00      	nop
 8002d96:	e002      	b.n	8002d9e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8002d98:	bf00      	nop
 8002d9a:	e000      	b.n	8002d9e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8002d9c:	bf00      	nop
    }
  }
  return (frequency);
 8002d9e:	69bb      	ldr	r3, [r7, #24]
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3720      	adds	r7, #32
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	40021000 	.word	0x40021000
 8002dac:	08005f14 	.word	0x08005f14
 8002db0:	08005f24 	.word	0x08005f24
 8002db4:	007a1200 	.word	0x007a1200
 8002db8:	003d0900 	.word	0x003d0900
 8002dbc:	aaaaaaab 	.word	0xaaaaaaab

08002dc0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d101      	bne.n	8002dd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e042      	b.n	8002e58 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d106      	bne.n	8002dec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f7fe f9d0 	bl	800118c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2224      	movs	r2, #36	@ 0x24
 8002df0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68da      	ldr	r2, [r3, #12]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f000 f971 	bl	80030ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	691a      	ldr	r2, [r3, #16]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	695a      	ldr	r2, [r3, #20]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	68da      	ldr	r2, [r3, #12]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2220      	movs	r2, #32
 8002e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2220      	movs	r2, #32
 8002e4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3708      	adds	r7, #8
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b08a      	sub	sp, #40	@ 0x28
 8002e64:	af02      	add	r7, sp, #8
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	603b      	str	r3, [r7, #0]
 8002e6c:	4613      	mov	r3, r2
 8002e6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002e70:	2300      	movs	r3, #0
 8002e72:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	2b20      	cmp	r3, #32
 8002e7e:	d175      	bne.n	8002f6c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d002      	beq.n	8002e8c <HAL_UART_Transmit+0x2c>
 8002e86:	88fb      	ldrh	r3, [r7, #6]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d101      	bne.n	8002e90 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e06e      	b.n	8002f6e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2200      	movs	r2, #0
 8002e94:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2221      	movs	r2, #33	@ 0x21
 8002e9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e9e:	f7fe fb31 	bl	8001504 <HAL_GetTick>
 8002ea2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	88fa      	ldrh	r2, [r7, #6]
 8002ea8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	88fa      	ldrh	r2, [r7, #6]
 8002eae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002eb8:	d108      	bne.n	8002ecc <HAL_UART_Transmit+0x6c>
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	691b      	ldr	r3, [r3, #16]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d104      	bne.n	8002ecc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	61bb      	str	r3, [r7, #24]
 8002eca:	e003      	b.n	8002ed4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ed4:	e02e      	b.n	8002f34 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	9300      	str	r3, [sp, #0]
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	2200      	movs	r2, #0
 8002ede:	2180      	movs	r1, #128	@ 0x80
 8002ee0:	68f8      	ldr	r0, [r7, #12]
 8002ee2:	f000 f848 	bl	8002f76 <UART_WaitOnFlagUntilTimeout>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d005      	beq.n	8002ef8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2220      	movs	r2, #32
 8002ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	e03a      	b.n	8002f6e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d10b      	bne.n	8002f16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002efe:	69bb      	ldr	r3, [r7, #24]
 8002f00:	881b      	ldrh	r3, [r3, #0]
 8002f02:	461a      	mov	r2, r3
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002f0e:	69bb      	ldr	r3, [r7, #24]
 8002f10:	3302      	adds	r3, #2
 8002f12:	61bb      	str	r3, [r7, #24]
 8002f14:	e007      	b.n	8002f26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	781a      	ldrb	r2, [r3, #0]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	3301      	adds	r3, #1
 8002f24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	3b01      	subs	r3, #1
 8002f2e:	b29a      	uxth	r2, r3
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d1cb      	bne.n	8002ed6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	9300      	str	r3, [sp, #0]
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	2200      	movs	r2, #0
 8002f46:	2140      	movs	r1, #64	@ 0x40
 8002f48:	68f8      	ldr	r0, [r7, #12]
 8002f4a:	f000 f814 	bl	8002f76 <UART_WaitOnFlagUntilTimeout>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d005      	beq.n	8002f60 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2220      	movs	r2, #32
 8002f58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	e006      	b.n	8002f6e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2220      	movs	r2, #32
 8002f64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	e000      	b.n	8002f6e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002f6c:	2302      	movs	r3, #2
  }
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3720      	adds	r7, #32
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}

08002f76 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002f76:	b580      	push	{r7, lr}
 8002f78:	b086      	sub	sp, #24
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	60f8      	str	r0, [r7, #12]
 8002f7e:	60b9      	str	r1, [r7, #8]
 8002f80:	603b      	str	r3, [r7, #0]
 8002f82:	4613      	mov	r3, r2
 8002f84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f86:	e03b      	b.n	8003000 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f88:	6a3b      	ldr	r3, [r7, #32]
 8002f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f8e:	d037      	beq.n	8003000 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f90:	f7fe fab8 	bl	8001504 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	6a3a      	ldr	r2, [r7, #32]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d302      	bcc.n	8002fa6 <UART_WaitOnFlagUntilTimeout+0x30>
 8002fa0:	6a3b      	ldr	r3, [r7, #32]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d101      	bne.n	8002faa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002fa6:	2303      	movs	r3, #3
 8002fa8:	e03a      	b.n	8003020 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	f003 0304 	and.w	r3, r3, #4
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d023      	beq.n	8003000 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	2b80      	cmp	r3, #128	@ 0x80
 8002fbc:	d020      	beq.n	8003000 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	2b40      	cmp	r3, #64	@ 0x40
 8002fc2:	d01d      	beq.n	8003000 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0308 	and.w	r3, r3, #8
 8002fce:	2b08      	cmp	r3, #8
 8002fd0:	d116      	bne.n	8003000 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	617b      	str	r3, [r7, #20]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	617b      	str	r3, [r7, #20]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	617b      	str	r3, [r7, #20]
 8002fe6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002fe8:	68f8      	ldr	r0, [r7, #12]
 8002fea:	f000 f81d 	bl	8003028 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2208      	movs	r2, #8
 8002ff2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e00f      	b.n	8003020 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	4013      	ands	r3, r2
 800300a:	68ba      	ldr	r2, [r7, #8]
 800300c:	429a      	cmp	r2, r3
 800300e:	bf0c      	ite	eq
 8003010:	2301      	moveq	r3, #1
 8003012:	2300      	movne	r3, #0
 8003014:	b2db      	uxtb	r3, r3
 8003016:	461a      	mov	r2, r3
 8003018:	79fb      	ldrb	r3, [r7, #7]
 800301a:	429a      	cmp	r2, r3
 800301c:	d0b4      	beq.n	8002f88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800301e:	2300      	movs	r3, #0
}
 8003020:	4618      	mov	r0, r3
 8003022:	3718      	adds	r7, #24
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}

08003028 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003028:	b480      	push	{r7}
 800302a:	b095      	sub	sp, #84	@ 0x54
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	330c      	adds	r3, #12
 8003036:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003038:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800303a:	e853 3f00 	ldrex	r3, [r3]
 800303e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003042:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003046:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	330c      	adds	r3, #12
 800304e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003050:	643a      	str	r2, [r7, #64]	@ 0x40
 8003052:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003054:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003056:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003058:	e841 2300 	strex	r3, r2, [r1]
 800305c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800305e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1e5      	bne.n	8003030 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	3314      	adds	r3, #20
 800306a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800306c:	6a3b      	ldr	r3, [r7, #32]
 800306e:	e853 3f00 	ldrex	r3, [r3]
 8003072:	61fb      	str	r3, [r7, #28]
   return(result);
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	f023 0301 	bic.w	r3, r3, #1
 800307a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	3314      	adds	r3, #20
 8003082:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003084:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003086:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003088:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800308a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800308c:	e841 2300 	strex	r3, r2, [r1]
 8003090:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003094:	2b00      	cmp	r3, #0
 8003096:	d1e5      	bne.n	8003064 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800309c:	2b01      	cmp	r3, #1
 800309e:	d119      	bne.n	80030d4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	330c      	adds	r3, #12
 80030a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	e853 3f00 	ldrex	r3, [r3]
 80030ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	f023 0310 	bic.w	r3, r3, #16
 80030b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	330c      	adds	r3, #12
 80030be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80030c0:	61ba      	str	r2, [r7, #24]
 80030c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030c4:	6979      	ldr	r1, [r7, #20]
 80030c6:	69ba      	ldr	r2, [r7, #24]
 80030c8:	e841 2300 	strex	r3, r2, [r1]
 80030cc:	613b      	str	r3, [r7, #16]
   return(result);
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d1e5      	bne.n	80030a0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2220      	movs	r2, #32
 80030d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80030e2:	bf00      	nop
 80030e4:	3754      	adds	r7, #84	@ 0x54
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc80      	pop	{r7}
 80030ea:	4770      	bx	lr

080030ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	691b      	ldr	r3, [r3, #16]
 80030fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	68da      	ldr	r2, [r3, #12]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	430a      	orrs	r2, r1
 8003108:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	689a      	ldr	r2, [r3, #8]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	691b      	ldr	r3, [r3, #16]
 8003112:	431a      	orrs	r2, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	695b      	ldr	r3, [r3, #20]
 8003118:	4313      	orrs	r3, r2
 800311a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003126:	f023 030c 	bic.w	r3, r3, #12
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	6812      	ldr	r2, [r2, #0]
 800312e:	68b9      	ldr	r1, [r7, #8]
 8003130:	430b      	orrs	r3, r1
 8003132:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	695b      	ldr	r3, [r3, #20]
 800313a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	699a      	ldr	r2, [r3, #24]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	430a      	orrs	r2, r1
 8003148:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a2c      	ldr	r2, [pc, #176]	@ (8003200 <UART_SetConfig+0x114>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d103      	bne.n	800315c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003154:	f7ff fc74 	bl	8002a40 <HAL_RCC_GetPCLK2Freq>
 8003158:	60f8      	str	r0, [r7, #12]
 800315a:	e002      	b.n	8003162 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800315c:	f7ff fc5c 	bl	8002a18 <HAL_RCC_GetPCLK1Freq>
 8003160:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003162:	68fa      	ldr	r2, [r7, #12]
 8003164:	4613      	mov	r3, r2
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	4413      	add	r3, r2
 800316a:	009a      	lsls	r2, r3, #2
 800316c:	441a      	add	r2, r3
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	fbb2 f3f3 	udiv	r3, r2, r3
 8003178:	4a22      	ldr	r2, [pc, #136]	@ (8003204 <UART_SetConfig+0x118>)
 800317a:	fba2 2303 	umull	r2, r3, r2, r3
 800317e:	095b      	lsrs	r3, r3, #5
 8003180:	0119      	lsls	r1, r3, #4
 8003182:	68fa      	ldr	r2, [r7, #12]
 8003184:	4613      	mov	r3, r2
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	4413      	add	r3, r2
 800318a:	009a      	lsls	r2, r3, #2
 800318c:	441a      	add	r2, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	fbb2 f2f3 	udiv	r2, r2, r3
 8003198:	4b1a      	ldr	r3, [pc, #104]	@ (8003204 <UART_SetConfig+0x118>)
 800319a:	fba3 0302 	umull	r0, r3, r3, r2
 800319e:	095b      	lsrs	r3, r3, #5
 80031a0:	2064      	movs	r0, #100	@ 0x64
 80031a2:	fb00 f303 	mul.w	r3, r0, r3
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	011b      	lsls	r3, r3, #4
 80031aa:	3332      	adds	r3, #50	@ 0x32
 80031ac:	4a15      	ldr	r2, [pc, #84]	@ (8003204 <UART_SetConfig+0x118>)
 80031ae:	fba2 2303 	umull	r2, r3, r2, r3
 80031b2:	095b      	lsrs	r3, r3, #5
 80031b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031b8:	4419      	add	r1, r3
 80031ba:	68fa      	ldr	r2, [r7, #12]
 80031bc:	4613      	mov	r3, r2
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	4413      	add	r3, r2
 80031c2:	009a      	lsls	r2, r3, #2
 80031c4:	441a      	add	r2, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80031d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003204 <UART_SetConfig+0x118>)
 80031d2:	fba3 0302 	umull	r0, r3, r3, r2
 80031d6:	095b      	lsrs	r3, r3, #5
 80031d8:	2064      	movs	r0, #100	@ 0x64
 80031da:	fb00 f303 	mul.w	r3, r0, r3
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	011b      	lsls	r3, r3, #4
 80031e2:	3332      	adds	r3, #50	@ 0x32
 80031e4:	4a07      	ldr	r2, [pc, #28]	@ (8003204 <UART_SetConfig+0x118>)
 80031e6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ea:	095b      	lsrs	r3, r3, #5
 80031ec:	f003 020f 	and.w	r2, r3, #15
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	440a      	add	r2, r1
 80031f6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80031f8:	bf00      	nop
 80031fa:	3710      	adds	r7, #16
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	40013800 	.word	0x40013800
 8003204:	51eb851f 	.word	0x51eb851f

08003208 <__cvt>:
 8003208:	2b00      	cmp	r3, #0
 800320a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800320e:	461d      	mov	r5, r3
 8003210:	bfbb      	ittet	lt
 8003212:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8003216:	461d      	movlt	r5, r3
 8003218:	2300      	movge	r3, #0
 800321a:	232d      	movlt	r3, #45	@ 0x2d
 800321c:	b088      	sub	sp, #32
 800321e:	4614      	mov	r4, r2
 8003220:	bfb8      	it	lt
 8003222:	4614      	movlt	r4, r2
 8003224:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003226:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003228:	7013      	strb	r3, [r2, #0]
 800322a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800322c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003230:	f023 0820 	bic.w	r8, r3, #32
 8003234:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003238:	d005      	beq.n	8003246 <__cvt+0x3e>
 800323a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800323e:	d100      	bne.n	8003242 <__cvt+0x3a>
 8003240:	3601      	adds	r6, #1
 8003242:	2302      	movs	r3, #2
 8003244:	e000      	b.n	8003248 <__cvt+0x40>
 8003246:	2303      	movs	r3, #3
 8003248:	aa07      	add	r2, sp, #28
 800324a:	9204      	str	r2, [sp, #16]
 800324c:	aa06      	add	r2, sp, #24
 800324e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003252:	e9cd 3600 	strd	r3, r6, [sp]
 8003256:	4622      	mov	r2, r4
 8003258:	462b      	mov	r3, r5
 800325a:	f000 fe6d 	bl	8003f38 <_dtoa_r>
 800325e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003262:	4607      	mov	r7, r0
 8003264:	d119      	bne.n	800329a <__cvt+0x92>
 8003266:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003268:	07db      	lsls	r3, r3, #31
 800326a:	d50e      	bpl.n	800328a <__cvt+0x82>
 800326c:	eb00 0906 	add.w	r9, r0, r6
 8003270:	2200      	movs	r2, #0
 8003272:	2300      	movs	r3, #0
 8003274:	4620      	mov	r0, r4
 8003276:	4629      	mov	r1, r5
 8003278:	f7fd fc02 	bl	8000a80 <__aeabi_dcmpeq>
 800327c:	b108      	cbz	r0, 8003282 <__cvt+0x7a>
 800327e:	f8cd 901c 	str.w	r9, [sp, #28]
 8003282:	2230      	movs	r2, #48	@ 0x30
 8003284:	9b07      	ldr	r3, [sp, #28]
 8003286:	454b      	cmp	r3, r9
 8003288:	d31e      	bcc.n	80032c8 <__cvt+0xc0>
 800328a:	4638      	mov	r0, r7
 800328c:	9b07      	ldr	r3, [sp, #28]
 800328e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003290:	1bdb      	subs	r3, r3, r7
 8003292:	6013      	str	r3, [r2, #0]
 8003294:	b008      	add	sp, #32
 8003296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800329a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800329e:	eb00 0906 	add.w	r9, r0, r6
 80032a2:	d1e5      	bne.n	8003270 <__cvt+0x68>
 80032a4:	7803      	ldrb	r3, [r0, #0]
 80032a6:	2b30      	cmp	r3, #48	@ 0x30
 80032a8:	d10a      	bne.n	80032c0 <__cvt+0xb8>
 80032aa:	2200      	movs	r2, #0
 80032ac:	2300      	movs	r3, #0
 80032ae:	4620      	mov	r0, r4
 80032b0:	4629      	mov	r1, r5
 80032b2:	f7fd fbe5 	bl	8000a80 <__aeabi_dcmpeq>
 80032b6:	b918      	cbnz	r0, 80032c0 <__cvt+0xb8>
 80032b8:	f1c6 0601 	rsb	r6, r6, #1
 80032bc:	f8ca 6000 	str.w	r6, [sl]
 80032c0:	f8da 3000 	ldr.w	r3, [sl]
 80032c4:	4499      	add	r9, r3
 80032c6:	e7d3      	b.n	8003270 <__cvt+0x68>
 80032c8:	1c59      	adds	r1, r3, #1
 80032ca:	9107      	str	r1, [sp, #28]
 80032cc:	701a      	strb	r2, [r3, #0]
 80032ce:	e7d9      	b.n	8003284 <__cvt+0x7c>

080032d0 <__exponent>:
 80032d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80032d2:	2900      	cmp	r1, #0
 80032d4:	bfb6      	itet	lt
 80032d6:	232d      	movlt	r3, #45	@ 0x2d
 80032d8:	232b      	movge	r3, #43	@ 0x2b
 80032da:	4249      	neglt	r1, r1
 80032dc:	2909      	cmp	r1, #9
 80032de:	7002      	strb	r2, [r0, #0]
 80032e0:	7043      	strb	r3, [r0, #1]
 80032e2:	dd29      	ble.n	8003338 <__exponent+0x68>
 80032e4:	f10d 0307 	add.w	r3, sp, #7
 80032e8:	461d      	mov	r5, r3
 80032ea:	270a      	movs	r7, #10
 80032ec:	fbb1 f6f7 	udiv	r6, r1, r7
 80032f0:	461a      	mov	r2, r3
 80032f2:	fb07 1416 	mls	r4, r7, r6, r1
 80032f6:	3430      	adds	r4, #48	@ 0x30
 80032f8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80032fc:	460c      	mov	r4, r1
 80032fe:	2c63      	cmp	r4, #99	@ 0x63
 8003300:	4631      	mov	r1, r6
 8003302:	f103 33ff 	add.w	r3, r3, #4294967295
 8003306:	dcf1      	bgt.n	80032ec <__exponent+0x1c>
 8003308:	3130      	adds	r1, #48	@ 0x30
 800330a:	1e94      	subs	r4, r2, #2
 800330c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003310:	4623      	mov	r3, r4
 8003312:	1c41      	adds	r1, r0, #1
 8003314:	42ab      	cmp	r3, r5
 8003316:	d30a      	bcc.n	800332e <__exponent+0x5e>
 8003318:	f10d 0309 	add.w	r3, sp, #9
 800331c:	1a9b      	subs	r3, r3, r2
 800331e:	42ac      	cmp	r4, r5
 8003320:	bf88      	it	hi
 8003322:	2300      	movhi	r3, #0
 8003324:	3302      	adds	r3, #2
 8003326:	4403      	add	r3, r0
 8003328:	1a18      	subs	r0, r3, r0
 800332a:	b003      	add	sp, #12
 800332c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800332e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003332:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003336:	e7ed      	b.n	8003314 <__exponent+0x44>
 8003338:	2330      	movs	r3, #48	@ 0x30
 800333a:	3130      	adds	r1, #48	@ 0x30
 800333c:	7083      	strb	r3, [r0, #2]
 800333e:	70c1      	strb	r1, [r0, #3]
 8003340:	1d03      	adds	r3, r0, #4
 8003342:	e7f1      	b.n	8003328 <__exponent+0x58>

08003344 <_printf_float>:
 8003344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003348:	b091      	sub	sp, #68	@ 0x44
 800334a:	460c      	mov	r4, r1
 800334c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003350:	4616      	mov	r6, r2
 8003352:	461f      	mov	r7, r3
 8003354:	4605      	mov	r5, r0
 8003356:	f000 fce1 	bl	8003d1c <_localeconv_r>
 800335a:	6803      	ldr	r3, [r0, #0]
 800335c:	4618      	mov	r0, r3
 800335e:	9308      	str	r3, [sp, #32]
 8003360:	f7fc ff62 	bl	8000228 <strlen>
 8003364:	2300      	movs	r3, #0
 8003366:	930e      	str	r3, [sp, #56]	@ 0x38
 8003368:	f8d8 3000 	ldr.w	r3, [r8]
 800336c:	9009      	str	r0, [sp, #36]	@ 0x24
 800336e:	3307      	adds	r3, #7
 8003370:	f023 0307 	bic.w	r3, r3, #7
 8003374:	f103 0208 	add.w	r2, r3, #8
 8003378:	f894 a018 	ldrb.w	sl, [r4, #24]
 800337c:	f8d4 b000 	ldr.w	fp, [r4]
 8003380:	f8c8 2000 	str.w	r2, [r8]
 8003384:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003388:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800338c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800338e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003392:	f04f 32ff 	mov.w	r2, #4294967295
 8003396:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800339a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800339e:	4b9c      	ldr	r3, [pc, #624]	@ (8003610 <_printf_float+0x2cc>)
 80033a0:	f7fd fba0 	bl	8000ae4 <__aeabi_dcmpun>
 80033a4:	bb70      	cbnz	r0, 8003404 <_printf_float+0xc0>
 80033a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80033aa:	f04f 32ff 	mov.w	r2, #4294967295
 80033ae:	4b98      	ldr	r3, [pc, #608]	@ (8003610 <_printf_float+0x2cc>)
 80033b0:	f7fd fb7a 	bl	8000aa8 <__aeabi_dcmple>
 80033b4:	bb30      	cbnz	r0, 8003404 <_printf_float+0xc0>
 80033b6:	2200      	movs	r2, #0
 80033b8:	2300      	movs	r3, #0
 80033ba:	4640      	mov	r0, r8
 80033bc:	4649      	mov	r1, r9
 80033be:	f7fd fb69 	bl	8000a94 <__aeabi_dcmplt>
 80033c2:	b110      	cbz	r0, 80033ca <_printf_float+0x86>
 80033c4:	232d      	movs	r3, #45	@ 0x2d
 80033c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80033ca:	4a92      	ldr	r2, [pc, #584]	@ (8003614 <_printf_float+0x2d0>)
 80033cc:	4b92      	ldr	r3, [pc, #584]	@ (8003618 <_printf_float+0x2d4>)
 80033ce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80033d2:	bf8c      	ite	hi
 80033d4:	4690      	movhi	r8, r2
 80033d6:	4698      	movls	r8, r3
 80033d8:	2303      	movs	r3, #3
 80033da:	f04f 0900 	mov.w	r9, #0
 80033de:	6123      	str	r3, [r4, #16]
 80033e0:	f02b 0304 	bic.w	r3, fp, #4
 80033e4:	6023      	str	r3, [r4, #0]
 80033e6:	4633      	mov	r3, r6
 80033e8:	4621      	mov	r1, r4
 80033ea:	4628      	mov	r0, r5
 80033ec:	9700      	str	r7, [sp, #0]
 80033ee:	aa0f      	add	r2, sp, #60	@ 0x3c
 80033f0:	f000 f9d4 	bl	800379c <_printf_common>
 80033f4:	3001      	adds	r0, #1
 80033f6:	f040 8090 	bne.w	800351a <_printf_float+0x1d6>
 80033fa:	f04f 30ff 	mov.w	r0, #4294967295
 80033fe:	b011      	add	sp, #68	@ 0x44
 8003400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003404:	4642      	mov	r2, r8
 8003406:	464b      	mov	r3, r9
 8003408:	4640      	mov	r0, r8
 800340a:	4649      	mov	r1, r9
 800340c:	f7fd fb6a 	bl	8000ae4 <__aeabi_dcmpun>
 8003410:	b148      	cbz	r0, 8003426 <_printf_float+0xe2>
 8003412:	464b      	mov	r3, r9
 8003414:	2b00      	cmp	r3, #0
 8003416:	bfb8      	it	lt
 8003418:	232d      	movlt	r3, #45	@ 0x2d
 800341a:	4a80      	ldr	r2, [pc, #512]	@ (800361c <_printf_float+0x2d8>)
 800341c:	bfb8      	it	lt
 800341e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003422:	4b7f      	ldr	r3, [pc, #508]	@ (8003620 <_printf_float+0x2dc>)
 8003424:	e7d3      	b.n	80033ce <_printf_float+0x8a>
 8003426:	6863      	ldr	r3, [r4, #4]
 8003428:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800342c:	1c5a      	adds	r2, r3, #1
 800342e:	d13f      	bne.n	80034b0 <_printf_float+0x16c>
 8003430:	2306      	movs	r3, #6
 8003432:	6063      	str	r3, [r4, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800343a:	6023      	str	r3, [r4, #0]
 800343c:	9206      	str	r2, [sp, #24]
 800343e:	aa0e      	add	r2, sp, #56	@ 0x38
 8003440:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003444:	aa0d      	add	r2, sp, #52	@ 0x34
 8003446:	9203      	str	r2, [sp, #12]
 8003448:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800344c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003450:	6863      	ldr	r3, [r4, #4]
 8003452:	4642      	mov	r2, r8
 8003454:	9300      	str	r3, [sp, #0]
 8003456:	4628      	mov	r0, r5
 8003458:	464b      	mov	r3, r9
 800345a:	910a      	str	r1, [sp, #40]	@ 0x28
 800345c:	f7ff fed4 	bl	8003208 <__cvt>
 8003460:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003462:	4680      	mov	r8, r0
 8003464:	2947      	cmp	r1, #71	@ 0x47
 8003466:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003468:	d128      	bne.n	80034bc <_printf_float+0x178>
 800346a:	1cc8      	adds	r0, r1, #3
 800346c:	db02      	blt.n	8003474 <_printf_float+0x130>
 800346e:	6863      	ldr	r3, [r4, #4]
 8003470:	4299      	cmp	r1, r3
 8003472:	dd40      	ble.n	80034f6 <_printf_float+0x1b2>
 8003474:	f1aa 0a02 	sub.w	sl, sl, #2
 8003478:	fa5f fa8a 	uxtb.w	sl, sl
 800347c:	4652      	mov	r2, sl
 800347e:	3901      	subs	r1, #1
 8003480:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003484:	910d      	str	r1, [sp, #52]	@ 0x34
 8003486:	f7ff ff23 	bl	80032d0 <__exponent>
 800348a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800348c:	4681      	mov	r9, r0
 800348e:	1813      	adds	r3, r2, r0
 8003490:	2a01      	cmp	r2, #1
 8003492:	6123      	str	r3, [r4, #16]
 8003494:	dc02      	bgt.n	800349c <_printf_float+0x158>
 8003496:	6822      	ldr	r2, [r4, #0]
 8003498:	07d2      	lsls	r2, r2, #31
 800349a:	d501      	bpl.n	80034a0 <_printf_float+0x15c>
 800349c:	3301      	adds	r3, #1
 800349e:	6123      	str	r3, [r4, #16]
 80034a0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d09e      	beq.n	80033e6 <_printf_float+0xa2>
 80034a8:	232d      	movs	r3, #45	@ 0x2d
 80034aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80034ae:	e79a      	b.n	80033e6 <_printf_float+0xa2>
 80034b0:	2947      	cmp	r1, #71	@ 0x47
 80034b2:	d1bf      	bne.n	8003434 <_printf_float+0xf0>
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d1bd      	bne.n	8003434 <_printf_float+0xf0>
 80034b8:	2301      	movs	r3, #1
 80034ba:	e7ba      	b.n	8003432 <_printf_float+0xee>
 80034bc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80034c0:	d9dc      	bls.n	800347c <_printf_float+0x138>
 80034c2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80034c6:	d118      	bne.n	80034fa <_printf_float+0x1b6>
 80034c8:	2900      	cmp	r1, #0
 80034ca:	6863      	ldr	r3, [r4, #4]
 80034cc:	dd0b      	ble.n	80034e6 <_printf_float+0x1a2>
 80034ce:	6121      	str	r1, [r4, #16]
 80034d0:	b913      	cbnz	r3, 80034d8 <_printf_float+0x194>
 80034d2:	6822      	ldr	r2, [r4, #0]
 80034d4:	07d0      	lsls	r0, r2, #31
 80034d6:	d502      	bpl.n	80034de <_printf_float+0x19a>
 80034d8:	3301      	adds	r3, #1
 80034da:	440b      	add	r3, r1
 80034dc:	6123      	str	r3, [r4, #16]
 80034de:	f04f 0900 	mov.w	r9, #0
 80034e2:	65a1      	str	r1, [r4, #88]	@ 0x58
 80034e4:	e7dc      	b.n	80034a0 <_printf_float+0x15c>
 80034e6:	b913      	cbnz	r3, 80034ee <_printf_float+0x1aa>
 80034e8:	6822      	ldr	r2, [r4, #0]
 80034ea:	07d2      	lsls	r2, r2, #31
 80034ec:	d501      	bpl.n	80034f2 <_printf_float+0x1ae>
 80034ee:	3302      	adds	r3, #2
 80034f0:	e7f4      	b.n	80034dc <_printf_float+0x198>
 80034f2:	2301      	movs	r3, #1
 80034f4:	e7f2      	b.n	80034dc <_printf_float+0x198>
 80034f6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80034fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80034fc:	4299      	cmp	r1, r3
 80034fe:	db05      	blt.n	800350c <_printf_float+0x1c8>
 8003500:	6823      	ldr	r3, [r4, #0]
 8003502:	6121      	str	r1, [r4, #16]
 8003504:	07d8      	lsls	r0, r3, #31
 8003506:	d5ea      	bpl.n	80034de <_printf_float+0x19a>
 8003508:	1c4b      	adds	r3, r1, #1
 800350a:	e7e7      	b.n	80034dc <_printf_float+0x198>
 800350c:	2900      	cmp	r1, #0
 800350e:	bfcc      	ite	gt
 8003510:	2201      	movgt	r2, #1
 8003512:	f1c1 0202 	rsble	r2, r1, #2
 8003516:	4413      	add	r3, r2
 8003518:	e7e0      	b.n	80034dc <_printf_float+0x198>
 800351a:	6823      	ldr	r3, [r4, #0]
 800351c:	055a      	lsls	r2, r3, #21
 800351e:	d407      	bmi.n	8003530 <_printf_float+0x1ec>
 8003520:	6923      	ldr	r3, [r4, #16]
 8003522:	4642      	mov	r2, r8
 8003524:	4631      	mov	r1, r6
 8003526:	4628      	mov	r0, r5
 8003528:	47b8      	blx	r7
 800352a:	3001      	adds	r0, #1
 800352c:	d12b      	bne.n	8003586 <_printf_float+0x242>
 800352e:	e764      	b.n	80033fa <_printf_float+0xb6>
 8003530:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003534:	f240 80dc 	bls.w	80036f0 <_printf_float+0x3ac>
 8003538:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800353c:	2200      	movs	r2, #0
 800353e:	2300      	movs	r3, #0
 8003540:	f7fd fa9e 	bl	8000a80 <__aeabi_dcmpeq>
 8003544:	2800      	cmp	r0, #0
 8003546:	d033      	beq.n	80035b0 <_printf_float+0x26c>
 8003548:	2301      	movs	r3, #1
 800354a:	4631      	mov	r1, r6
 800354c:	4628      	mov	r0, r5
 800354e:	4a35      	ldr	r2, [pc, #212]	@ (8003624 <_printf_float+0x2e0>)
 8003550:	47b8      	blx	r7
 8003552:	3001      	adds	r0, #1
 8003554:	f43f af51 	beq.w	80033fa <_printf_float+0xb6>
 8003558:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800355c:	4543      	cmp	r3, r8
 800355e:	db02      	blt.n	8003566 <_printf_float+0x222>
 8003560:	6823      	ldr	r3, [r4, #0]
 8003562:	07d8      	lsls	r0, r3, #31
 8003564:	d50f      	bpl.n	8003586 <_printf_float+0x242>
 8003566:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800356a:	4631      	mov	r1, r6
 800356c:	4628      	mov	r0, r5
 800356e:	47b8      	blx	r7
 8003570:	3001      	adds	r0, #1
 8003572:	f43f af42 	beq.w	80033fa <_printf_float+0xb6>
 8003576:	f04f 0900 	mov.w	r9, #0
 800357a:	f108 38ff 	add.w	r8, r8, #4294967295
 800357e:	f104 0a1a 	add.w	sl, r4, #26
 8003582:	45c8      	cmp	r8, r9
 8003584:	dc09      	bgt.n	800359a <_printf_float+0x256>
 8003586:	6823      	ldr	r3, [r4, #0]
 8003588:	079b      	lsls	r3, r3, #30
 800358a:	f100 8102 	bmi.w	8003792 <_printf_float+0x44e>
 800358e:	68e0      	ldr	r0, [r4, #12]
 8003590:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003592:	4298      	cmp	r0, r3
 8003594:	bfb8      	it	lt
 8003596:	4618      	movlt	r0, r3
 8003598:	e731      	b.n	80033fe <_printf_float+0xba>
 800359a:	2301      	movs	r3, #1
 800359c:	4652      	mov	r2, sl
 800359e:	4631      	mov	r1, r6
 80035a0:	4628      	mov	r0, r5
 80035a2:	47b8      	blx	r7
 80035a4:	3001      	adds	r0, #1
 80035a6:	f43f af28 	beq.w	80033fa <_printf_float+0xb6>
 80035aa:	f109 0901 	add.w	r9, r9, #1
 80035ae:	e7e8      	b.n	8003582 <_printf_float+0x23e>
 80035b0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	dc38      	bgt.n	8003628 <_printf_float+0x2e4>
 80035b6:	2301      	movs	r3, #1
 80035b8:	4631      	mov	r1, r6
 80035ba:	4628      	mov	r0, r5
 80035bc:	4a19      	ldr	r2, [pc, #100]	@ (8003624 <_printf_float+0x2e0>)
 80035be:	47b8      	blx	r7
 80035c0:	3001      	adds	r0, #1
 80035c2:	f43f af1a 	beq.w	80033fa <_printf_float+0xb6>
 80035c6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80035ca:	ea59 0303 	orrs.w	r3, r9, r3
 80035ce:	d102      	bne.n	80035d6 <_printf_float+0x292>
 80035d0:	6823      	ldr	r3, [r4, #0]
 80035d2:	07d9      	lsls	r1, r3, #31
 80035d4:	d5d7      	bpl.n	8003586 <_printf_float+0x242>
 80035d6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80035da:	4631      	mov	r1, r6
 80035dc:	4628      	mov	r0, r5
 80035de:	47b8      	blx	r7
 80035e0:	3001      	adds	r0, #1
 80035e2:	f43f af0a 	beq.w	80033fa <_printf_float+0xb6>
 80035e6:	f04f 0a00 	mov.w	sl, #0
 80035ea:	f104 0b1a 	add.w	fp, r4, #26
 80035ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80035f0:	425b      	negs	r3, r3
 80035f2:	4553      	cmp	r3, sl
 80035f4:	dc01      	bgt.n	80035fa <_printf_float+0x2b6>
 80035f6:	464b      	mov	r3, r9
 80035f8:	e793      	b.n	8003522 <_printf_float+0x1de>
 80035fa:	2301      	movs	r3, #1
 80035fc:	465a      	mov	r2, fp
 80035fe:	4631      	mov	r1, r6
 8003600:	4628      	mov	r0, r5
 8003602:	47b8      	blx	r7
 8003604:	3001      	adds	r0, #1
 8003606:	f43f aef8 	beq.w	80033fa <_printf_float+0xb6>
 800360a:	f10a 0a01 	add.w	sl, sl, #1
 800360e:	e7ee      	b.n	80035ee <_printf_float+0x2aa>
 8003610:	7fefffff 	.word	0x7fefffff
 8003614:	08005f2a 	.word	0x08005f2a
 8003618:	08005f26 	.word	0x08005f26
 800361c:	08005f32 	.word	0x08005f32
 8003620:	08005f2e 	.word	0x08005f2e
 8003624:	08005f36 	.word	0x08005f36
 8003628:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800362a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800362e:	4553      	cmp	r3, sl
 8003630:	bfa8      	it	ge
 8003632:	4653      	movge	r3, sl
 8003634:	2b00      	cmp	r3, #0
 8003636:	4699      	mov	r9, r3
 8003638:	dc36      	bgt.n	80036a8 <_printf_float+0x364>
 800363a:	f04f 0b00 	mov.w	fp, #0
 800363e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003642:	f104 021a 	add.w	r2, r4, #26
 8003646:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003648:	930a      	str	r3, [sp, #40]	@ 0x28
 800364a:	eba3 0309 	sub.w	r3, r3, r9
 800364e:	455b      	cmp	r3, fp
 8003650:	dc31      	bgt.n	80036b6 <_printf_float+0x372>
 8003652:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003654:	459a      	cmp	sl, r3
 8003656:	dc3a      	bgt.n	80036ce <_printf_float+0x38a>
 8003658:	6823      	ldr	r3, [r4, #0]
 800365a:	07da      	lsls	r2, r3, #31
 800365c:	d437      	bmi.n	80036ce <_printf_float+0x38a>
 800365e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003660:	ebaa 0903 	sub.w	r9, sl, r3
 8003664:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003666:	ebaa 0303 	sub.w	r3, sl, r3
 800366a:	4599      	cmp	r9, r3
 800366c:	bfa8      	it	ge
 800366e:	4699      	movge	r9, r3
 8003670:	f1b9 0f00 	cmp.w	r9, #0
 8003674:	dc33      	bgt.n	80036de <_printf_float+0x39a>
 8003676:	f04f 0800 	mov.w	r8, #0
 800367a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800367e:	f104 0b1a 	add.w	fp, r4, #26
 8003682:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003684:	ebaa 0303 	sub.w	r3, sl, r3
 8003688:	eba3 0309 	sub.w	r3, r3, r9
 800368c:	4543      	cmp	r3, r8
 800368e:	f77f af7a 	ble.w	8003586 <_printf_float+0x242>
 8003692:	2301      	movs	r3, #1
 8003694:	465a      	mov	r2, fp
 8003696:	4631      	mov	r1, r6
 8003698:	4628      	mov	r0, r5
 800369a:	47b8      	blx	r7
 800369c:	3001      	adds	r0, #1
 800369e:	f43f aeac 	beq.w	80033fa <_printf_float+0xb6>
 80036a2:	f108 0801 	add.w	r8, r8, #1
 80036a6:	e7ec      	b.n	8003682 <_printf_float+0x33e>
 80036a8:	4642      	mov	r2, r8
 80036aa:	4631      	mov	r1, r6
 80036ac:	4628      	mov	r0, r5
 80036ae:	47b8      	blx	r7
 80036b0:	3001      	adds	r0, #1
 80036b2:	d1c2      	bne.n	800363a <_printf_float+0x2f6>
 80036b4:	e6a1      	b.n	80033fa <_printf_float+0xb6>
 80036b6:	2301      	movs	r3, #1
 80036b8:	4631      	mov	r1, r6
 80036ba:	4628      	mov	r0, r5
 80036bc:	920a      	str	r2, [sp, #40]	@ 0x28
 80036be:	47b8      	blx	r7
 80036c0:	3001      	adds	r0, #1
 80036c2:	f43f ae9a 	beq.w	80033fa <_printf_float+0xb6>
 80036c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80036c8:	f10b 0b01 	add.w	fp, fp, #1
 80036cc:	e7bb      	b.n	8003646 <_printf_float+0x302>
 80036ce:	4631      	mov	r1, r6
 80036d0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80036d4:	4628      	mov	r0, r5
 80036d6:	47b8      	blx	r7
 80036d8:	3001      	adds	r0, #1
 80036da:	d1c0      	bne.n	800365e <_printf_float+0x31a>
 80036dc:	e68d      	b.n	80033fa <_printf_float+0xb6>
 80036de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80036e0:	464b      	mov	r3, r9
 80036e2:	4631      	mov	r1, r6
 80036e4:	4628      	mov	r0, r5
 80036e6:	4442      	add	r2, r8
 80036e8:	47b8      	blx	r7
 80036ea:	3001      	adds	r0, #1
 80036ec:	d1c3      	bne.n	8003676 <_printf_float+0x332>
 80036ee:	e684      	b.n	80033fa <_printf_float+0xb6>
 80036f0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80036f4:	f1ba 0f01 	cmp.w	sl, #1
 80036f8:	dc01      	bgt.n	80036fe <_printf_float+0x3ba>
 80036fa:	07db      	lsls	r3, r3, #31
 80036fc:	d536      	bpl.n	800376c <_printf_float+0x428>
 80036fe:	2301      	movs	r3, #1
 8003700:	4642      	mov	r2, r8
 8003702:	4631      	mov	r1, r6
 8003704:	4628      	mov	r0, r5
 8003706:	47b8      	blx	r7
 8003708:	3001      	adds	r0, #1
 800370a:	f43f ae76 	beq.w	80033fa <_printf_float+0xb6>
 800370e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003712:	4631      	mov	r1, r6
 8003714:	4628      	mov	r0, r5
 8003716:	47b8      	blx	r7
 8003718:	3001      	adds	r0, #1
 800371a:	f43f ae6e 	beq.w	80033fa <_printf_float+0xb6>
 800371e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003722:	2200      	movs	r2, #0
 8003724:	2300      	movs	r3, #0
 8003726:	f10a 3aff 	add.w	sl, sl, #4294967295
 800372a:	f7fd f9a9 	bl	8000a80 <__aeabi_dcmpeq>
 800372e:	b9c0      	cbnz	r0, 8003762 <_printf_float+0x41e>
 8003730:	4653      	mov	r3, sl
 8003732:	f108 0201 	add.w	r2, r8, #1
 8003736:	4631      	mov	r1, r6
 8003738:	4628      	mov	r0, r5
 800373a:	47b8      	blx	r7
 800373c:	3001      	adds	r0, #1
 800373e:	d10c      	bne.n	800375a <_printf_float+0x416>
 8003740:	e65b      	b.n	80033fa <_printf_float+0xb6>
 8003742:	2301      	movs	r3, #1
 8003744:	465a      	mov	r2, fp
 8003746:	4631      	mov	r1, r6
 8003748:	4628      	mov	r0, r5
 800374a:	47b8      	blx	r7
 800374c:	3001      	adds	r0, #1
 800374e:	f43f ae54 	beq.w	80033fa <_printf_float+0xb6>
 8003752:	f108 0801 	add.w	r8, r8, #1
 8003756:	45d0      	cmp	r8, sl
 8003758:	dbf3      	blt.n	8003742 <_printf_float+0x3fe>
 800375a:	464b      	mov	r3, r9
 800375c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003760:	e6e0      	b.n	8003524 <_printf_float+0x1e0>
 8003762:	f04f 0800 	mov.w	r8, #0
 8003766:	f104 0b1a 	add.w	fp, r4, #26
 800376a:	e7f4      	b.n	8003756 <_printf_float+0x412>
 800376c:	2301      	movs	r3, #1
 800376e:	4642      	mov	r2, r8
 8003770:	e7e1      	b.n	8003736 <_printf_float+0x3f2>
 8003772:	2301      	movs	r3, #1
 8003774:	464a      	mov	r2, r9
 8003776:	4631      	mov	r1, r6
 8003778:	4628      	mov	r0, r5
 800377a:	47b8      	blx	r7
 800377c:	3001      	adds	r0, #1
 800377e:	f43f ae3c 	beq.w	80033fa <_printf_float+0xb6>
 8003782:	f108 0801 	add.w	r8, r8, #1
 8003786:	68e3      	ldr	r3, [r4, #12]
 8003788:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800378a:	1a5b      	subs	r3, r3, r1
 800378c:	4543      	cmp	r3, r8
 800378e:	dcf0      	bgt.n	8003772 <_printf_float+0x42e>
 8003790:	e6fd      	b.n	800358e <_printf_float+0x24a>
 8003792:	f04f 0800 	mov.w	r8, #0
 8003796:	f104 0919 	add.w	r9, r4, #25
 800379a:	e7f4      	b.n	8003786 <_printf_float+0x442>

0800379c <_printf_common>:
 800379c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037a0:	4616      	mov	r6, r2
 80037a2:	4698      	mov	r8, r3
 80037a4:	688a      	ldr	r2, [r1, #8]
 80037a6:	690b      	ldr	r3, [r1, #16]
 80037a8:	4607      	mov	r7, r0
 80037aa:	4293      	cmp	r3, r2
 80037ac:	bfb8      	it	lt
 80037ae:	4613      	movlt	r3, r2
 80037b0:	6033      	str	r3, [r6, #0]
 80037b2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80037b6:	460c      	mov	r4, r1
 80037b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80037bc:	b10a      	cbz	r2, 80037c2 <_printf_common+0x26>
 80037be:	3301      	adds	r3, #1
 80037c0:	6033      	str	r3, [r6, #0]
 80037c2:	6823      	ldr	r3, [r4, #0]
 80037c4:	0699      	lsls	r1, r3, #26
 80037c6:	bf42      	ittt	mi
 80037c8:	6833      	ldrmi	r3, [r6, #0]
 80037ca:	3302      	addmi	r3, #2
 80037cc:	6033      	strmi	r3, [r6, #0]
 80037ce:	6825      	ldr	r5, [r4, #0]
 80037d0:	f015 0506 	ands.w	r5, r5, #6
 80037d4:	d106      	bne.n	80037e4 <_printf_common+0x48>
 80037d6:	f104 0a19 	add.w	sl, r4, #25
 80037da:	68e3      	ldr	r3, [r4, #12]
 80037dc:	6832      	ldr	r2, [r6, #0]
 80037de:	1a9b      	subs	r3, r3, r2
 80037e0:	42ab      	cmp	r3, r5
 80037e2:	dc2b      	bgt.n	800383c <_printf_common+0xa0>
 80037e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80037e8:	6822      	ldr	r2, [r4, #0]
 80037ea:	3b00      	subs	r3, #0
 80037ec:	bf18      	it	ne
 80037ee:	2301      	movne	r3, #1
 80037f0:	0692      	lsls	r2, r2, #26
 80037f2:	d430      	bmi.n	8003856 <_printf_common+0xba>
 80037f4:	4641      	mov	r1, r8
 80037f6:	4638      	mov	r0, r7
 80037f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80037fc:	47c8      	blx	r9
 80037fe:	3001      	adds	r0, #1
 8003800:	d023      	beq.n	800384a <_printf_common+0xae>
 8003802:	6823      	ldr	r3, [r4, #0]
 8003804:	6922      	ldr	r2, [r4, #16]
 8003806:	f003 0306 	and.w	r3, r3, #6
 800380a:	2b04      	cmp	r3, #4
 800380c:	bf14      	ite	ne
 800380e:	2500      	movne	r5, #0
 8003810:	6833      	ldreq	r3, [r6, #0]
 8003812:	f04f 0600 	mov.w	r6, #0
 8003816:	bf08      	it	eq
 8003818:	68e5      	ldreq	r5, [r4, #12]
 800381a:	f104 041a 	add.w	r4, r4, #26
 800381e:	bf08      	it	eq
 8003820:	1aed      	subeq	r5, r5, r3
 8003822:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003826:	bf08      	it	eq
 8003828:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800382c:	4293      	cmp	r3, r2
 800382e:	bfc4      	itt	gt
 8003830:	1a9b      	subgt	r3, r3, r2
 8003832:	18ed      	addgt	r5, r5, r3
 8003834:	42b5      	cmp	r5, r6
 8003836:	d11a      	bne.n	800386e <_printf_common+0xd2>
 8003838:	2000      	movs	r0, #0
 800383a:	e008      	b.n	800384e <_printf_common+0xb2>
 800383c:	2301      	movs	r3, #1
 800383e:	4652      	mov	r2, sl
 8003840:	4641      	mov	r1, r8
 8003842:	4638      	mov	r0, r7
 8003844:	47c8      	blx	r9
 8003846:	3001      	adds	r0, #1
 8003848:	d103      	bne.n	8003852 <_printf_common+0xb6>
 800384a:	f04f 30ff 	mov.w	r0, #4294967295
 800384e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003852:	3501      	adds	r5, #1
 8003854:	e7c1      	b.n	80037da <_printf_common+0x3e>
 8003856:	2030      	movs	r0, #48	@ 0x30
 8003858:	18e1      	adds	r1, r4, r3
 800385a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800385e:	1c5a      	adds	r2, r3, #1
 8003860:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003864:	4422      	add	r2, r4
 8003866:	3302      	adds	r3, #2
 8003868:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800386c:	e7c2      	b.n	80037f4 <_printf_common+0x58>
 800386e:	2301      	movs	r3, #1
 8003870:	4622      	mov	r2, r4
 8003872:	4641      	mov	r1, r8
 8003874:	4638      	mov	r0, r7
 8003876:	47c8      	blx	r9
 8003878:	3001      	adds	r0, #1
 800387a:	d0e6      	beq.n	800384a <_printf_common+0xae>
 800387c:	3601      	adds	r6, #1
 800387e:	e7d9      	b.n	8003834 <_printf_common+0x98>

08003880 <_printf_i>:
 8003880:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003884:	7e0f      	ldrb	r7, [r1, #24]
 8003886:	4691      	mov	r9, r2
 8003888:	2f78      	cmp	r7, #120	@ 0x78
 800388a:	4680      	mov	r8, r0
 800388c:	460c      	mov	r4, r1
 800388e:	469a      	mov	sl, r3
 8003890:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003892:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003896:	d807      	bhi.n	80038a8 <_printf_i+0x28>
 8003898:	2f62      	cmp	r7, #98	@ 0x62
 800389a:	d80a      	bhi.n	80038b2 <_printf_i+0x32>
 800389c:	2f00      	cmp	r7, #0
 800389e:	f000 80d1 	beq.w	8003a44 <_printf_i+0x1c4>
 80038a2:	2f58      	cmp	r7, #88	@ 0x58
 80038a4:	f000 80b8 	beq.w	8003a18 <_printf_i+0x198>
 80038a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80038b0:	e03a      	b.n	8003928 <_printf_i+0xa8>
 80038b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80038b6:	2b15      	cmp	r3, #21
 80038b8:	d8f6      	bhi.n	80038a8 <_printf_i+0x28>
 80038ba:	a101      	add	r1, pc, #4	@ (adr r1, 80038c0 <_printf_i+0x40>)
 80038bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80038c0:	08003919 	.word	0x08003919
 80038c4:	0800392d 	.word	0x0800392d
 80038c8:	080038a9 	.word	0x080038a9
 80038cc:	080038a9 	.word	0x080038a9
 80038d0:	080038a9 	.word	0x080038a9
 80038d4:	080038a9 	.word	0x080038a9
 80038d8:	0800392d 	.word	0x0800392d
 80038dc:	080038a9 	.word	0x080038a9
 80038e0:	080038a9 	.word	0x080038a9
 80038e4:	080038a9 	.word	0x080038a9
 80038e8:	080038a9 	.word	0x080038a9
 80038ec:	08003a2b 	.word	0x08003a2b
 80038f0:	08003957 	.word	0x08003957
 80038f4:	080039e5 	.word	0x080039e5
 80038f8:	080038a9 	.word	0x080038a9
 80038fc:	080038a9 	.word	0x080038a9
 8003900:	08003a4d 	.word	0x08003a4d
 8003904:	080038a9 	.word	0x080038a9
 8003908:	08003957 	.word	0x08003957
 800390c:	080038a9 	.word	0x080038a9
 8003910:	080038a9 	.word	0x080038a9
 8003914:	080039ed 	.word	0x080039ed
 8003918:	6833      	ldr	r3, [r6, #0]
 800391a:	1d1a      	adds	r2, r3, #4
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	6032      	str	r2, [r6, #0]
 8003920:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003924:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003928:	2301      	movs	r3, #1
 800392a:	e09c      	b.n	8003a66 <_printf_i+0x1e6>
 800392c:	6833      	ldr	r3, [r6, #0]
 800392e:	6820      	ldr	r0, [r4, #0]
 8003930:	1d19      	adds	r1, r3, #4
 8003932:	6031      	str	r1, [r6, #0]
 8003934:	0606      	lsls	r6, r0, #24
 8003936:	d501      	bpl.n	800393c <_printf_i+0xbc>
 8003938:	681d      	ldr	r5, [r3, #0]
 800393a:	e003      	b.n	8003944 <_printf_i+0xc4>
 800393c:	0645      	lsls	r5, r0, #25
 800393e:	d5fb      	bpl.n	8003938 <_printf_i+0xb8>
 8003940:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003944:	2d00      	cmp	r5, #0
 8003946:	da03      	bge.n	8003950 <_printf_i+0xd0>
 8003948:	232d      	movs	r3, #45	@ 0x2d
 800394a:	426d      	negs	r5, r5
 800394c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003950:	230a      	movs	r3, #10
 8003952:	4858      	ldr	r0, [pc, #352]	@ (8003ab4 <_printf_i+0x234>)
 8003954:	e011      	b.n	800397a <_printf_i+0xfa>
 8003956:	6821      	ldr	r1, [r4, #0]
 8003958:	6833      	ldr	r3, [r6, #0]
 800395a:	0608      	lsls	r0, r1, #24
 800395c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003960:	d402      	bmi.n	8003968 <_printf_i+0xe8>
 8003962:	0649      	lsls	r1, r1, #25
 8003964:	bf48      	it	mi
 8003966:	b2ad      	uxthmi	r5, r5
 8003968:	2f6f      	cmp	r7, #111	@ 0x6f
 800396a:	6033      	str	r3, [r6, #0]
 800396c:	bf14      	ite	ne
 800396e:	230a      	movne	r3, #10
 8003970:	2308      	moveq	r3, #8
 8003972:	4850      	ldr	r0, [pc, #320]	@ (8003ab4 <_printf_i+0x234>)
 8003974:	2100      	movs	r1, #0
 8003976:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800397a:	6866      	ldr	r6, [r4, #4]
 800397c:	2e00      	cmp	r6, #0
 800397e:	60a6      	str	r6, [r4, #8]
 8003980:	db05      	blt.n	800398e <_printf_i+0x10e>
 8003982:	6821      	ldr	r1, [r4, #0]
 8003984:	432e      	orrs	r6, r5
 8003986:	f021 0104 	bic.w	r1, r1, #4
 800398a:	6021      	str	r1, [r4, #0]
 800398c:	d04b      	beq.n	8003a26 <_printf_i+0x1a6>
 800398e:	4616      	mov	r6, r2
 8003990:	fbb5 f1f3 	udiv	r1, r5, r3
 8003994:	fb03 5711 	mls	r7, r3, r1, r5
 8003998:	5dc7      	ldrb	r7, [r0, r7]
 800399a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800399e:	462f      	mov	r7, r5
 80039a0:	42bb      	cmp	r3, r7
 80039a2:	460d      	mov	r5, r1
 80039a4:	d9f4      	bls.n	8003990 <_printf_i+0x110>
 80039a6:	2b08      	cmp	r3, #8
 80039a8:	d10b      	bne.n	80039c2 <_printf_i+0x142>
 80039aa:	6823      	ldr	r3, [r4, #0]
 80039ac:	07df      	lsls	r7, r3, #31
 80039ae:	d508      	bpl.n	80039c2 <_printf_i+0x142>
 80039b0:	6923      	ldr	r3, [r4, #16]
 80039b2:	6861      	ldr	r1, [r4, #4]
 80039b4:	4299      	cmp	r1, r3
 80039b6:	bfde      	ittt	le
 80039b8:	2330      	movle	r3, #48	@ 0x30
 80039ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 80039be:	f106 36ff 	addle.w	r6, r6, #4294967295
 80039c2:	1b92      	subs	r2, r2, r6
 80039c4:	6122      	str	r2, [r4, #16]
 80039c6:	464b      	mov	r3, r9
 80039c8:	4621      	mov	r1, r4
 80039ca:	4640      	mov	r0, r8
 80039cc:	f8cd a000 	str.w	sl, [sp]
 80039d0:	aa03      	add	r2, sp, #12
 80039d2:	f7ff fee3 	bl	800379c <_printf_common>
 80039d6:	3001      	adds	r0, #1
 80039d8:	d14a      	bne.n	8003a70 <_printf_i+0x1f0>
 80039da:	f04f 30ff 	mov.w	r0, #4294967295
 80039de:	b004      	add	sp, #16
 80039e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039e4:	6823      	ldr	r3, [r4, #0]
 80039e6:	f043 0320 	orr.w	r3, r3, #32
 80039ea:	6023      	str	r3, [r4, #0]
 80039ec:	2778      	movs	r7, #120	@ 0x78
 80039ee:	4832      	ldr	r0, [pc, #200]	@ (8003ab8 <_printf_i+0x238>)
 80039f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80039f4:	6823      	ldr	r3, [r4, #0]
 80039f6:	6831      	ldr	r1, [r6, #0]
 80039f8:	061f      	lsls	r7, r3, #24
 80039fa:	f851 5b04 	ldr.w	r5, [r1], #4
 80039fe:	d402      	bmi.n	8003a06 <_printf_i+0x186>
 8003a00:	065f      	lsls	r7, r3, #25
 8003a02:	bf48      	it	mi
 8003a04:	b2ad      	uxthmi	r5, r5
 8003a06:	6031      	str	r1, [r6, #0]
 8003a08:	07d9      	lsls	r1, r3, #31
 8003a0a:	bf44      	itt	mi
 8003a0c:	f043 0320 	orrmi.w	r3, r3, #32
 8003a10:	6023      	strmi	r3, [r4, #0]
 8003a12:	b11d      	cbz	r5, 8003a1c <_printf_i+0x19c>
 8003a14:	2310      	movs	r3, #16
 8003a16:	e7ad      	b.n	8003974 <_printf_i+0xf4>
 8003a18:	4826      	ldr	r0, [pc, #152]	@ (8003ab4 <_printf_i+0x234>)
 8003a1a:	e7e9      	b.n	80039f0 <_printf_i+0x170>
 8003a1c:	6823      	ldr	r3, [r4, #0]
 8003a1e:	f023 0320 	bic.w	r3, r3, #32
 8003a22:	6023      	str	r3, [r4, #0]
 8003a24:	e7f6      	b.n	8003a14 <_printf_i+0x194>
 8003a26:	4616      	mov	r6, r2
 8003a28:	e7bd      	b.n	80039a6 <_printf_i+0x126>
 8003a2a:	6833      	ldr	r3, [r6, #0]
 8003a2c:	6825      	ldr	r5, [r4, #0]
 8003a2e:	1d18      	adds	r0, r3, #4
 8003a30:	6961      	ldr	r1, [r4, #20]
 8003a32:	6030      	str	r0, [r6, #0]
 8003a34:	062e      	lsls	r6, r5, #24
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	d501      	bpl.n	8003a3e <_printf_i+0x1be>
 8003a3a:	6019      	str	r1, [r3, #0]
 8003a3c:	e002      	b.n	8003a44 <_printf_i+0x1c4>
 8003a3e:	0668      	lsls	r0, r5, #25
 8003a40:	d5fb      	bpl.n	8003a3a <_printf_i+0x1ba>
 8003a42:	8019      	strh	r1, [r3, #0]
 8003a44:	2300      	movs	r3, #0
 8003a46:	4616      	mov	r6, r2
 8003a48:	6123      	str	r3, [r4, #16]
 8003a4a:	e7bc      	b.n	80039c6 <_printf_i+0x146>
 8003a4c:	6833      	ldr	r3, [r6, #0]
 8003a4e:	2100      	movs	r1, #0
 8003a50:	1d1a      	adds	r2, r3, #4
 8003a52:	6032      	str	r2, [r6, #0]
 8003a54:	681e      	ldr	r6, [r3, #0]
 8003a56:	6862      	ldr	r2, [r4, #4]
 8003a58:	4630      	mov	r0, r6
 8003a5a:	f000 f9d6 	bl	8003e0a <memchr>
 8003a5e:	b108      	cbz	r0, 8003a64 <_printf_i+0x1e4>
 8003a60:	1b80      	subs	r0, r0, r6
 8003a62:	6060      	str	r0, [r4, #4]
 8003a64:	6863      	ldr	r3, [r4, #4]
 8003a66:	6123      	str	r3, [r4, #16]
 8003a68:	2300      	movs	r3, #0
 8003a6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a6e:	e7aa      	b.n	80039c6 <_printf_i+0x146>
 8003a70:	4632      	mov	r2, r6
 8003a72:	4649      	mov	r1, r9
 8003a74:	4640      	mov	r0, r8
 8003a76:	6923      	ldr	r3, [r4, #16]
 8003a78:	47d0      	blx	sl
 8003a7a:	3001      	adds	r0, #1
 8003a7c:	d0ad      	beq.n	80039da <_printf_i+0x15a>
 8003a7e:	6823      	ldr	r3, [r4, #0]
 8003a80:	079b      	lsls	r3, r3, #30
 8003a82:	d413      	bmi.n	8003aac <_printf_i+0x22c>
 8003a84:	68e0      	ldr	r0, [r4, #12]
 8003a86:	9b03      	ldr	r3, [sp, #12]
 8003a88:	4298      	cmp	r0, r3
 8003a8a:	bfb8      	it	lt
 8003a8c:	4618      	movlt	r0, r3
 8003a8e:	e7a6      	b.n	80039de <_printf_i+0x15e>
 8003a90:	2301      	movs	r3, #1
 8003a92:	4632      	mov	r2, r6
 8003a94:	4649      	mov	r1, r9
 8003a96:	4640      	mov	r0, r8
 8003a98:	47d0      	blx	sl
 8003a9a:	3001      	adds	r0, #1
 8003a9c:	d09d      	beq.n	80039da <_printf_i+0x15a>
 8003a9e:	3501      	adds	r5, #1
 8003aa0:	68e3      	ldr	r3, [r4, #12]
 8003aa2:	9903      	ldr	r1, [sp, #12]
 8003aa4:	1a5b      	subs	r3, r3, r1
 8003aa6:	42ab      	cmp	r3, r5
 8003aa8:	dcf2      	bgt.n	8003a90 <_printf_i+0x210>
 8003aaa:	e7eb      	b.n	8003a84 <_printf_i+0x204>
 8003aac:	2500      	movs	r5, #0
 8003aae:	f104 0619 	add.w	r6, r4, #25
 8003ab2:	e7f5      	b.n	8003aa0 <_printf_i+0x220>
 8003ab4:	08005f38 	.word	0x08005f38
 8003ab8:	08005f49 	.word	0x08005f49

08003abc <std>:
 8003abc:	2300      	movs	r3, #0
 8003abe:	b510      	push	{r4, lr}
 8003ac0:	4604      	mov	r4, r0
 8003ac2:	e9c0 3300 	strd	r3, r3, [r0]
 8003ac6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003aca:	6083      	str	r3, [r0, #8]
 8003acc:	8181      	strh	r1, [r0, #12]
 8003ace:	6643      	str	r3, [r0, #100]	@ 0x64
 8003ad0:	81c2      	strh	r2, [r0, #14]
 8003ad2:	6183      	str	r3, [r0, #24]
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	2208      	movs	r2, #8
 8003ad8:	305c      	adds	r0, #92	@ 0x5c
 8003ada:	f000 f916 	bl	8003d0a <memset>
 8003ade:	4b0d      	ldr	r3, [pc, #52]	@ (8003b14 <std+0x58>)
 8003ae0:	6224      	str	r4, [r4, #32]
 8003ae2:	6263      	str	r3, [r4, #36]	@ 0x24
 8003ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8003b18 <std+0x5c>)
 8003ae6:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8003b1c <std+0x60>)
 8003aea:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003aec:	4b0c      	ldr	r3, [pc, #48]	@ (8003b20 <std+0x64>)
 8003aee:	6323      	str	r3, [r4, #48]	@ 0x30
 8003af0:	4b0c      	ldr	r3, [pc, #48]	@ (8003b24 <std+0x68>)
 8003af2:	429c      	cmp	r4, r3
 8003af4:	d006      	beq.n	8003b04 <std+0x48>
 8003af6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003afa:	4294      	cmp	r4, r2
 8003afc:	d002      	beq.n	8003b04 <std+0x48>
 8003afe:	33d0      	adds	r3, #208	@ 0xd0
 8003b00:	429c      	cmp	r4, r3
 8003b02:	d105      	bne.n	8003b10 <std+0x54>
 8003b04:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003b08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b0c:	f000 b97a 	b.w	8003e04 <__retarget_lock_init_recursive>
 8003b10:	bd10      	pop	{r4, pc}
 8003b12:	bf00      	nop
 8003b14:	08003c85 	.word	0x08003c85
 8003b18:	08003ca7 	.word	0x08003ca7
 8003b1c:	08003cdf 	.word	0x08003cdf
 8003b20:	08003d03 	.word	0x08003d03
 8003b24:	20000270 	.word	0x20000270

08003b28 <stdio_exit_handler>:
 8003b28:	4a02      	ldr	r2, [pc, #8]	@ (8003b34 <stdio_exit_handler+0xc>)
 8003b2a:	4903      	ldr	r1, [pc, #12]	@ (8003b38 <stdio_exit_handler+0x10>)
 8003b2c:	4803      	ldr	r0, [pc, #12]	@ (8003b3c <stdio_exit_handler+0x14>)
 8003b2e:	f000 b869 	b.w	8003c04 <_fwalk_sglue>
 8003b32:	bf00      	nop
 8003b34:	2000000c 	.word	0x2000000c
 8003b38:	08005781 	.word	0x08005781
 8003b3c:	2000001c 	.word	0x2000001c

08003b40 <cleanup_stdio>:
 8003b40:	6841      	ldr	r1, [r0, #4]
 8003b42:	4b0c      	ldr	r3, [pc, #48]	@ (8003b74 <cleanup_stdio+0x34>)
 8003b44:	b510      	push	{r4, lr}
 8003b46:	4299      	cmp	r1, r3
 8003b48:	4604      	mov	r4, r0
 8003b4a:	d001      	beq.n	8003b50 <cleanup_stdio+0x10>
 8003b4c:	f001 fe18 	bl	8005780 <_fflush_r>
 8003b50:	68a1      	ldr	r1, [r4, #8]
 8003b52:	4b09      	ldr	r3, [pc, #36]	@ (8003b78 <cleanup_stdio+0x38>)
 8003b54:	4299      	cmp	r1, r3
 8003b56:	d002      	beq.n	8003b5e <cleanup_stdio+0x1e>
 8003b58:	4620      	mov	r0, r4
 8003b5a:	f001 fe11 	bl	8005780 <_fflush_r>
 8003b5e:	68e1      	ldr	r1, [r4, #12]
 8003b60:	4b06      	ldr	r3, [pc, #24]	@ (8003b7c <cleanup_stdio+0x3c>)
 8003b62:	4299      	cmp	r1, r3
 8003b64:	d004      	beq.n	8003b70 <cleanup_stdio+0x30>
 8003b66:	4620      	mov	r0, r4
 8003b68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b6c:	f001 be08 	b.w	8005780 <_fflush_r>
 8003b70:	bd10      	pop	{r4, pc}
 8003b72:	bf00      	nop
 8003b74:	20000270 	.word	0x20000270
 8003b78:	200002d8 	.word	0x200002d8
 8003b7c:	20000340 	.word	0x20000340

08003b80 <global_stdio_init.part.0>:
 8003b80:	b510      	push	{r4, lr}
 8003b82:	4b0b      	ldr	r3, [pc, #44]	@ (8003bb0 <global_stdio_init.part.0+0x30>)
 8003b84:	4c0b      	ldr	r4, [pc, #44]	@ (8003bb4 <global_stdio_init.part.0+0x34>)
 8003b86:	4a0c      	ldr	r2, [pc, #48]	@ (8003bb8 <global_stdio_init.part.0+0x38>)
 8003b88:	4620      	mov	r0, r4
 8003b8a:	601a      	str	r2, [r3, #0]
 8003b8c:	2104      	movs	r1, #4
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f7ff ff94 	bl	8003abc <std>
 8003b94:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003b98:	2201      	movs	r2, #1
 8003b9a:	2109      	movs	r1, #9
 8003b9c:	f7ff ff8e 	bl	8003abc <std>
 8003ba0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003ba4:	2202      	movs	r2, #2
 8003ba6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003baa:	2112      	movs	r1, #18
 8003bac:	f7ff bf86 	b.w	8003abc <std>
 8003bb0:	200003a8 	.word	0x200003a8
 8003bb4:	20000270 	.word	0x20000270
 8003bb8:	08003b29 	.word	0x08003b29

08003bbc <__sfp_lock_acquire>:
 8003bbc:	4801      	ldr	r0, [pc, #4]	@ (8003bc4 <__sfp_lock_acquire+0x8>)
 8003bbe:	f000 b922 	b.w	8003e06 <__retarget_lock_acquire_recursive>
 8003bc2:	bf00      	nop
 8003bc4:	200003b1 	.word	0x200003b1

08003bc8 <__sfp_lock_release>:
 8003bc8:	4801      	ldr	r0, [pc, #4]	@ (8003bd0 <__sfp_lock_release+0x8>)
 8003bca:	f000 b91d 	b.w	8003e08 <__retarget_lock_release_recursive>
 8003bce:	bf00      	nop
 8003bd0:	200003b1 	.word	0x200003b1

08003bd4 <__sinit>:
 8003bd4:	b510      	push	{r4, lr}
 8003bd6:	4604      	mov	r4, r0
 8003bd8:	f7ff fff0 	bl	8003bbc <__sfp_lock_acquire>
 8003bdc:	6a23      	ldr	r3, [r4, #32]
 8003bde:	b11b      	cbz	r3, 8003be8 <__sinit+0x14>
 8003be0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003be4:	f7ff bff0 	b.w	8003bc8 <__sfp_lock_release>
 8003be8:	4b04      	ldr	r3, [pc, #16]	@ (8003bfc <__sinit+0x28>)
 8003bea:	6223      	str	r3, [r4, #32]
 8003bec:	4b04      	ldr	r3, [pc, #16]	@ (8003c00 <__sinit+0x2c>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d1f5      	bne.n	8003be0 <__sinit+0xc>
 8003bf4:	f7ff ffc4 	bl	8003b80 <global_stdio_init.part.0>
 8003bf8:	e7f2      	b.n	8003be0 <__sinit+0xc>
 8003bfa:	bf00      	nop
 8003bfc:	08003b41 	.word	0x08003b41
 8003c00:	200003a8 	.word	0x200003a8

08003c04 <_fwalk_sglue>:
 8003c04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c08:	4607      	mov	r7, r0
 8003c0a:	4688      	mov	r8, r1
 8003c0c:	4614      	mov	r4, r2
 8003c0e:	2600      	movs	r6, #0
 8003c10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003c14:	f1b9 0901 	subs.w	r9, r9, #1
 8003c18:	d505      	bpl.n	8003c26 <_fwalk_sglue+0x22>
 8003c1a:	6824      	ldr	r4, [r4, #0]
 8003c1c:	2c00      	cmp	r4, #0
 8003c1e:	d1f7      	bne.n	8003c10 <_fwalk_sglue+0xc>
 8003c20:	4630      	mov	r0, r6
 8003c22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c26:	89ab      	ldrh	r3, [r5, #12]
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d907      	bls.n	8003c3c <_fwalk_sglue+0x38>
 8003c2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003c30:	3301      	adds	r3, #1
 8003c32:	d003      	beq.n	8003c3c <_fwalk_sglue+0x38>
 8003c34:	4629      	mov	r1, r5
 8003c36:	4638      	mov	r0, r7
 8003c38:	47c0      	blx	r8
 8003c3a:	4306      	orrs	r6, r0
 8003c3c:	3568      	adds	r5, #104	@ 0x68
 8003c3e:	e7e9      	b.n	8003c14 <_fwalk_sglue+0x10>

08003c40 <siprintf>:
 8003c40:	b40e      	push	{r1, r2, r3}
 8003c42:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003c46:	b510      	push	{r4, lr}
 8003c48:	2400      	movs	r4, #0
 8003c4a:	b09d      	sub	sp, #116	@ 0x74
 8003c4c:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003c4e:	9002      	str	r0, [sp, #8]
 8003c50:	9006      	str	r0, [sp, #24]
 8003c52:	9107      	str	r1, [sp, #28]
 8003c54:	9104      	str	r1, [sp, #16]
 8003c56:	4809      	ldr	r0, [pc, #36]	@ (8003c7c <siprintf+0x3c>)
 8003c58:	4909      	ldr	r1, [pc, #36]	@ (8003c80 <siprintf+0x40>)
 8003c5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c5e:	9105      	str	r1, [sp, #20]
 8003c60:	6800      	ldr	r0, [r0, #0]
 8003c62:	a902      	add	r1, sp, #8
 8003c64:	9301      	str	r3, [sp, #4]
 8003c66:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003c68:	f001 fc0e 	bl	8005488 <_svfiprintf_r>
 8003c6c:	9b02      	ldr	r3, [sp, #8]
 8003c6e:	701c      	strb	r4, [r3, #0]
 8003c70:	b01d      	add	sp, #116	@ 0x74
 8003c72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c76:	b003      	add	sp, #12
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop
 8003c7c:	20000018 	.word	0x20000018
 8003c80:	ffff0208 	.word	0xffff0208

08003c84 <__sread>:
 8003c84:	b510      	push	{r4, lr}
 8003c86:	460c      	mov	r4, r1
 8003c88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c8c:	f000 f86c 	bl	8003d68 <_read_r>
 8003c90:	2800      	cmp	r0, #0
 8003c92:	bfab      	itete	ge
 8003c94:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003c96:	89a3      	ldrhlt	r3, [r4, #12]
 8003c98:	181b      	addge	r3, r3, r0
 8003c9a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003c9e:	bfac      	ite	ge
 8003ca0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003ca2:	81a3      	strhlt	r3, [r4, #12]
 8003ca4:	bd10      	pop	{r4, pc}

08003ca6 <__swrite>:
 8003ca6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003caa:	461f      	mov	r7, r3
 8003cac:	898b      	ldrh	r3, [r1, #12]
 8003cae:	4605      	mov	r5, r0
 8003cb0:	05db      	lsls	r3, r3, #23
 8003cb2:	460c      	mov	r4, r1
 8003cb4:	4616      	mov	r6, r2
 8003cb6:	d505      	bpl.n	8003cc4 <__swrite+0x1e>
 8003cb8:	2302      	movs	r3, #2
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cc0:	f000 f840 	bl	8003d44 <_lseek_r>
 8003cc4:	89a3      	ldrh	r3, [r4, #12]
 8003cc6:	4632      	mov	r2, r6
 8003cc8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ccc:	81a3      	strh	r3, [r4, #12]
 8003cce:	4628      	mov	r0, r5
 8003cd0:	463b      	mov	r3, r7
 8003cd2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003cd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003cda:	f000 b857 	b.w	8003d8c <_write_r>

08003cde <__sseek>:
 8003cde:	b510      	push	{r4, lr}
 8003ce0:	460c      	mov	r4, r1
 8003ce2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ce6:	f000 f82d 	bl	8003d44 <_lseek_r>
 8003cea:	1c43      	adds	r3, r0, #1
 8003cec:	89a3      	ldrh	r3, [r4, #12]
 8003cee:	bf15      	itete	ne
 8003cf0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003cf2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003cf6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003cfa:	81a3      	strheq	r3, [r4, #12]
 8003cfc:	bf18      	it	ne
 8003cfe:	81a3      	strhne	r3, [r4, #12]
 8003d00:	bd10      	pop	{r4, pc}

08003d02 <__sclose>:
 8003d02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d06:	f000 b80d 	b.w	8003d24 <_close_r>

08003d0a <memset>:
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	4402      	add	r2, r0
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d100      	bne.n	8003d14 <memset+0xa>
 8003d12:	4770      	bx	lr
 8003d14:	f803 1b01 	strb.w	r1, [r3], #1
 8003d18:	e7f9      	b.n	8003d0e <memset+0x4>
	...

08003d1c <_localeconv_r>:
 8003d1c:	4800      	ldr	r0, [pc, #0]	@ (8003d20 <_localeconv_r+0x4>)
 8003d1e:	4770      	bx	lr
 8003d20:	20000158 	.word	0x20000158

08003d24 <_close_r>:
 8003d24:	b538      	push	{r3, r4, r5, lr}
 8003d26:	2300      	movs	r3, #0
 8003d28:	4d05      	ldr	r5, [pc, #20]	@ (8003d40 <_close_r+0x1c>)
 8003d2a:	4604      	mov	r4, r0
 8003d2c:	4608      	mov	r0, r1
 8003d2e:	602b      	str	r3, [r5, #0]
 8003d30:	f7fd fafd 	bl	800132e <_close>
 8003d34:	1c43      	adds	r3, r0, #1
 8003d36:	d102      	bne.n	8003d3e <_close_r+0x1a>
 8003d38:	682b      	ldr	r3, [r5, #0]
 8003d3a:	b103      	cbz	r3, 8003d3e <_close_r+0x1a>
 8003d3c:	6023      	str	r3, [r4, #0]
 8003d3e:	bd38      	pop	{r3, r4, r5, pc}
 8003d40:	200003ac 	.word	0x200003ac

08003d44 <_lseek_r>:
 8003d44:	b538      	push	{r3, r4, r5, lr}
 8003d46:	4604      	mov	r4, r0
 8003d48:	4608      	mov	r0, r1
 8003d4a:	4611      	mov	r1, r2
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	4d05      	ldr	r5, [pc, #20]	@ (8003d64 <_lseek_r+0x20>)
 8003d50:	602a      	str	r2, [r5, #0]
 8003d52:	461a      	mov	r2, r3
 8003d54:	f7fd fb0f 	bl	8001376 <_lseek>
 8003d58:	1c43      	adds	r3, r0, #1
 8003d5a:	d102      	bne.n	8003d62 <_lseek_r+0x1e>
 8003d5c:	682b      	ldr	r3, [r5, #0]
 8003d5e:	b103      	cbz	r3, 8003d62 <_lseek_r+0x1e>
 8003d60:	6023      	str	r3, [r4, #0]
 8003d62:	bd38      	pop	{r3, r4, r5, pc}
 8003d64:	200003ac 	.word	0x200003ac

08003d68 <_read_r>:
 8003d68:	b538      	push	{r3, r4, r5, lr}
 8003d6a:	4604      	mov	r4, r0
 8003d6c:	4608      	mov	r0, r1
 8003d6e:	4611      	mov	r1, r2
 8003d70:	2200      	movs	r2, #0
 8003d72:	4d05      	ldr	r5, [pc, #20]	@ (8003d88 <_read_r+0x20>)
 8003d74:	602a      	str	r2, [r5, #0]
 8003d76:	461a      	mov	r2, r3
 8003d78:	f7fd faa0 	bl	80012bc <_read>
 8003d7c:	1c43      	adds	r3, r0, #1
 8003d7e:	d102      	bne.n	8003d86 <_read_r+0x1e>
 8003d80:	682b      	ldr	r3, [r5, #0]
 8003d82:	b103      	cbz	r3, 8003d86 <_read_r+0x1e>
 8003d84:	6023      	str	r3, [r4, #0]
 8003d86:	bd38      	pop	{r3, r4, r5, pc}
 8003d88:	200003ac 	.word	0x200003ac

08003d8c <_write_r>:
 8003d8c:	b538      	push	{r3, r4, r5, lr}
 8003d8e:	4604      	mov	r4, r0
 8003d90:	4608      	mov	r0, r1
 8003d92:	4611      	mov	r1, r2
 8003d94:	2200      	movs	r2, #0
 8003d96:	4d05      	ldr	r5, [pc, #20]	@ (8003dac <_write_r+0x20>)
 8003d98:	602a      	str	r2, [r5, #0]
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	f7fd faab 	bl	80012f6 <_write>
 8003da0:	1c43      	adds	r3, r0, #1
 8003da2:	d102      	bne.n	8003daa <_write_r+0x1e>
 8003da4:	682b      	ldr	r3, [r5, #0]
 8003da6:	b103      	cbz	r3, 8003daa <_write_r+0x1e>
 8003da8:	6023      	str	r3, [r4, #0]
 8003daa:	bd38      	pop	{r3, r4, r5, pc}
 8003dac:	200003ac 	.word	0x200003ac

08003db0 <__errno>:
 8003db0:	4b01      	ldr	r3, [pc, #4]	@ (8003db8 <__errno+0x8>)
 8003db2:	6818      	ldr	r0, [r3, #0]
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	20000018 	.word	0x20000018

08003dbc <__libc_init_array>:
 8003dbc:	b570      	push	{r4, r5, r6, lr}
 8003dbe:	2600      	movs	r6, #0
 8003dc0:	4d0c      	ldr	r5, [pc, #48]	@ (8003df4 <__libc_init_array+0x38>)
 8003dc2:	4c0d      	ldr	r4, [pc, #52]	@ (8003df8 <__libc_init_array+0x3c>)
 8003dc4:	1b64      	subs	r4, r4, r5
 8003dc6:	10a4      	asrs	r4, r4, #2
 8003dc8:	42a6      	cmp	r6, r4
 8003dca:	d109      	bne.n	8003de0 <__libc_init_array+0x24>
 8003dcc:	f002 f874 	bl	8005eb8 <_init>
 8003dd0:	2600      	movs	r6, #0
 8003dd2:	4d0a      	ldr	r5, [pc, #40]	@ (8003dfc <__libc_init_array+0x40>)
 8003dd4:	4c0a      	ldr	r4, [pc, #40]	@ (8003e00 <__libc_init_array+0x44>)
 8003dd6:	1b64      	subs	r4, r4, r5
 8003dd8:	10a4      	asrs	r4, r4, #2
 8003dda:	42a6      	cmp	r6, r4
 8003ddc:	d105      	bne.n	8003dea <__libc_init_array+0x2e>
 8003dde:	bd70      	pop	{r4, r5, r6, pc}
 8003de0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003de4:	4798      	blx	r3
 8003de6:	3601      	adds	r6, #1
 8003de8:	e7ee      	b.n	8003dc8 <__libc_init_array+0xc>
 8003dea:	f855 3b04 	ldr.w	r3, [r5], #4
 8003dee:	4798      	blx	r3
 8003df0:	3601      	adds	r6, #1
 8003df2:	e7f2      	b.n	8003dda <__libc_init_array+0x1e>
 8003df4:	080062a4 	.word	0x080062a4
 8003df8:	080062a4 	.word	0x080062a4
 8003dfc:	080062a4 	.word	0x080062a4
 8003e00:	080062a8 	.word	0x080062a8

08003e04 <__retarget_lock_init_recursive>:
 8003e04:	4770      	bx	lr

08003e06 <__retarget_lock_acquire_recursive>:
 8003e06:	4770      	bx	lr

08003e08 <__retarget_lock_release_recursive>:
 8003e08:	4770      	bx	lr

08003e0a <memchr>:
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	b510      	push	{r4, lr}
 8003e0e:	b2c9      	uxtb	r1, r1
 8003e10:	4402      	add	r2, r0
 8003e12:	4293      	cmp	r3, r2
 8003e14:	4618      	mov	r0, r3
 8003e16:	d101      	bne.n	8003e1c <memchr+0x12>
 8003e18:	2000      	movs	r0, #0
 8003e1a:	e003      	b.n	8003e24 <memchr+0x1a>
 8003e1c:	7804      	ldrb	r4, [r0, #0]
 8003e1e:	3301      	adds	r3, #1
 8003e20:	428c      	cmp	r4, r1
 8003e22:	d1f6      	bne.n	8003e12 <memchr+0x8>
 8003e24:	bd10      	pop	{r4, pc}

08003e26 <quorem>:
 8003e26:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e2a:	6903      	ldr	r3, [r0, #16]
 8003e2c:	690c      	ldr	r4, [r1, #16]
 8003e2e:	4607      	mov	r7, r0
 8003e30:	42a3      	cmp	r3, r4
 8003e32:	db7e      	blt.n	8003f32 <quorem+0x10c>
 8003e34:	3c01      	subs	r4, #1
 8003e36:	00a3      	lsls	r3, r4, #2
 8003e38:	f100 0514 	add.w	r5, r0, #20
 8003e3c:	f101 0814 	add.w	r8, r1, #20
 8003e40:	9300      	str	r3, [sp, #0]
 8003e42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003e46:	9301      	str	r3, [sp, #4]
 8003e48:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003e4c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003e50:	3301      	adds	r3, #1
 8003e52:	429a      	cmp	r2, r3
 8003e54:	fbb2 f6f3 	udiv	r6, r2, r3
 8003e58:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003e5c:	d32e      	bcc.n	8003ebc <quorem+0x96>
 8003e5e:	f04f 0a00 	mov.w	sl, #0
 8003e62:	46c4      	mov	ip, r8
 8003e64:	46ae      	mov	lr, r5
 8003e66:	46d3      	mov	fp, sl
 8003e68:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003e6c:	b298      	uxth	r0, r3
 8003e6e:	fb06 a000 	mla	r0, r6, r0, sl
 8003e72:	0c1b      	lsrs	r3, r3, #16
 8003e74:	0c02      	lsrs	r2, r0, #16
 8003e76:	fb06 2303 	mla	r3, r6, r3, r2
 8003e7a:	f8de 2000 	ldr.w	r2, [lr]
 8003e7e:	b280      	uxth	r0, r0
 8003e80:	b292      	uxth	r2, r2
 8003e82:	1a12      	subs	r2, r2, r0
 8003e84:	445a      	add	r2, fp
 8003e86:	f8de 0000 	ldr.w	r0, [lr]
 8003e8a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003e94:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003e98:	b292      	uxth	r2, r2
 8003e9a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003e9e:	45e1      	cmp	r9, ip
 8003ea0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003ea4:	f84e 2b04 	str.w	r2, [lr], #4
 8003ea8:	d2de      	bcs.n	8003e68 <quorem+0x42>
 8003eaa:	9b00      	ldr	r3, [sp, #0]
 8003eac:	58eb      	ldr	r3, [r5, r3]
 8003eae:	b92b      	cbnz	r3, 8003ebc <quorem+0x96>
 8003eb0:	9b01      	ldr	r3, [sp, #4]
 8003eb2:	3b04      	subs	r3, #4
 8003eb4:	429d      	cmp	r5, r3
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	d32f      	bcc.n	8003f1a <quorem+0xf4>
 8003eba:	613c      	str	r4, [r7, #16]
 8003ebc:	4638      	mov	r0, r7
 8003ebe:	f001 f97f 	bl	80051c0 <__mcmp>
 8003ec2:	2800      	cmp	r0, #0
 8003ec4:	db25      	blt.n	8003f12 <quorem+0xec>
 8003ec6:	4629      	mov	r1, r5
 8003ec8:	2000      	movs	r0, #0
 8003eca:	f858 2b04 	ldr.w	r2, [r8], #4
 8003ece:	f8d1 c000 	ldr.w	ip, [r1]
 8003ed2:	fa1f fe82 	uxth.w	lr, r2
 8003ed6:	fa1f f38c 	uxth.w	r3, ip
 8003eda:	eba3 030e 	sub.w	r3, r3, lr
 8003ede:	4403      	add	r3, r0
 8003ee0:	0c12      	lsrs	r2, r2, #16
 8003ee2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003ee6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003ef0:	45c1      	cmp	r9, r8
 8003ef2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003ef6:	f841 3b04 	str.w	r3, [r1], #4
 8003efa:	d2e6      	bcs.n	8003eca <quorem+0xa4>
 8003efc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003f00:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003f04:	b922      	cbnz	r2, 8003f10 <quorem+0xea>
 8003f06:	3b04      	subs	r3, #4
 8003f08:	429d      	cmp	r5, r3
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	d30b      	bcc.n	8003f26 <quorem+0x100>
 8003f0e:	613c      	str	r4, [r7, #16]
 8003f10:	3601      	adds	r6, #1
 8003f12:	4630      	mov	r0, r6
 8003f14:	b003      	add	sp, #12
 8003f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f1a:	6812      	ldr	r2, [r2, #0]
 8003f1c:	3b04      	subs	r3, #4
 8003f1e:	2a00      	cmp	r2, #0
 8003f20:	d1cb      	bne.n	8003eba <quorem+0x94>
 8003f22:	3c01      	subs	r4, #1
 8003f24:	e7c6      	b.n	8003eb4 <quorem+0x8e>
 8003f26:	6812      	ldr	r2, [r2, #0]
 8003f28:	3b04      	subs	r3, #4
 8003f2a:	2a00      	cmp	r2, #0
 8003f2c:	d1ef      	bne.n	8003f0e <quorem+0xe8>
 8003f2e:	3c01      	subs	r4, #1
 8003f30:	e7ea      	b.n	8003f08 <quorem+0xe2>
 8003f32:	2000      	movs	r0, #0
 8003f34:	e7ee      	b.n	8003f14 <quorem+0xee>
	...

08003f38 <_dtoa_r>:
 8003f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f3c:	4614      	mov	r4, r2
 8003f3e:	461d      	mov	r5, r3
 8003f40:	69c7      	ldr	r7, [r0, #28]
 8003f42:	b097      	sub	sp, #92	@ 0x5c
 8003f44:	4681      	mov	r9, r0
 8003f46:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003f4a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8003f4c:	b97f      	cbnz	r7, 8003f6e <_dtoa_r+0x36>
 8003f4e:	2010      	movs	r0, #16
 8003f50:	f000 fe0e 	bl	8004b70 <malloc>
 8003f54:	4602      	mov	r2, r0
 8003f56:	f8c9 001c 	str.w	r0, [r9, #28]
 8003f5a:	b920      	cbnz	r0, 8003f66 <_dtoa_r+0x2e>
 8003f5c:	21ef      	movs	r1, #239	@ 0xef
 8003f5e:	4bac      	ldr	r3, [pc, #688]	@ (8004210 <_dtoa_r+0x2d8>)
 8003f60:	48ac      	ldr	r0, [pc, #688]	@ (8004214 <_dtoa_r+0x2dc>)
 8003f62:	f001 fc6d 	bl	8005840 <__assert_func>
 8003f66:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003f6a:	6007      	str	r7, [r0, #0]
 8003f6c:	60c7      	str	r7, [r0, #12]
 8003f6e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003f72:	6819      	ldr	r1, [r3, #0]
 8003f74:	b159      	cbz	r1, 8003f8e <_dtoa_r+0x56>
 8003f76:	685a      	ldr	r2, [r3, #4]
 8003f78:	2301      	movs	r3, #1
 8003f7a:	4093      	lsls	r3, r2
 8003f7c:	604a      	str	r2, [r1, #4]
 8003f7e:	608b      	str	r3, [r1, #8]
 8003f80:	4648      	mov	r0, r9
 8003f82:	f000 feeb 	bl	8004d5c <_Bfree>
 8003f86:	2200      	movs	r2, #0
 8003f88:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003f8c:	601a      	str	r2, [r3, #0]
 8003f8e:	1e2b      	subs	r3, r5, #0
 8003f90:	bfaf      	iteee	ge
 8003f92:	2300      	movge	r3, #0
 8003f94:	2201      	movlt	r2, #1
 8003f96:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8003f9a:	9307      	strlt	r3, [sp, #28]
 8003f9c:	bfa8      	it	ge
 8003f9e:	6033      	strge	r3, [r6, #0]
 8003fa0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8003fa4:	4b9c      	ldr	r3, [pc, #624]	@ (8004218 <_dtoa_r+0x2e0>)
 8003fa6:	bfb8      	it	lt
 8003fa8:	6032      	strlt	r2, [r6, #0]
 8003faa:	ea33 0308 	bics.w	r3, r3, r8
 8003fae:	d112      	bne.n	8003fd6 <_dtoa_r+0x9e>
 8003fb0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003fb4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003fb6:	6013      	str	r3, [r2, #0]
 8003fb8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8003fbc:	4323      	orrs	r3, r4
 8003fbe:	f000 855e 	beq.w	8004a7e <_dtoa_r+0xb46>
 8003fc2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003fc4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800421c <_dtoa_r+0x2e4>
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f000 8560 	beq.w	8004a8e <_dtoa_r+0xb56>
 8003fce:	f10a 0303 	add.w	r3, sl, #3
 8003fd2:	f000 bd5a 	b.w	8004a8a <_dtoa_r+0xb52>
 8003fd6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003fda:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8003fde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	f7fc fd4b 	bl	8000a80 <__aeabi_dcmpeq>
 8003fea:	4607      	mov	r7, r0
 8003fec:	b158      	cbz	r0, 8004006 <_dtoa_r+0xce>
 8003fee:	2301      	movs	r3, #1
 8003ff0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003ff2:	6013      	str	r3, [r2, #0]
 8003ff4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003ff6:	b113      	cbz	r3, 8003ffe <_dtoa_r+0xc6>
 8003ff8:	4b89      	ldr	r3, [pc, #548]	@ (8004220 <_dtoa_r+0x2e8>)
 8003ffa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8003ffc:	6013      	str	r3, [r2, #0]
 8003ffe:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8004224 <_dtoa_r+0x2ec>
 8004002:	f000 bd44 	b.w	8004a8e <_dtoa_r+0xb56>
 8004006:	ab14      	add	r3, sp, #80	@ 0x50
 8004008:	9301      	str	r3, [sp, #4]
 800400a:	ab15      	add	r3, sp, #84	@ 0x54
 800400c:	9300      	str	r3, [sp, #0]
 800400e:	4648      	mov	r0, r9
 8004010:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004014:	f001 f984 	bl	8005320 <__d2b>
 8004018:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800401c:	9003      	str	r0, [sp, #12]
 800401e:	2e00      	cmp	r6, #0
 8004020:	d078      	beq.n	8004114 <_dtoa_r+0x1dc>
 8004022:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004026:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004028:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800402c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004030:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004034:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004038:	9712      	str	r7, [sp, #72]	@ 0x48
 800403a:	4619      	mov	r1, r3
 800403c:	2200      	movs	r2, #0
 800403e:	4b7a      	ldr	r3, [pc, #488]	@ (8004228 <_dtoa_r+0x2f0>)
 8004040:	f7fc f8fe 	bl	8000240 <__aeabi_dsub>
 8004044:	a36c      	add	r3, pc, #432	@ (adr r3, 80041f8 <_dtoa_r+0x2c0>)
 8004046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800404a:	f7fc fab1 	bl	80005b0 <__aeabi_dmul>
 800404e:	a36c      	add	r3, pc, #432	@ (adr r3, 8004200 <_dtoa_r+0x2c8>)
 8004050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004054:	f7fc f8f6 	bl	8000244 <__adddf3>
 8004058:	4604      	mov	r4, r0
 800405a:	4630      	mov	r0, r6
 800405c:	460d      	mov	r5, r1
 800405e:	f7fc fa3d 	bl	80004dc <__aeabi_i2d>
 8004062:	a369      	add	r3, pc, #420	@ (adr r3, 8004208 <_dtoa_r+0x2d0>)
 8004064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004068:	f7fc faa2 	bl	80005b0 <__aeabi_dmul>
 800406c:	4602      	mov	r2, r0
 800406e:	460b      	mov	r3, r1
 8004070:	4620      	mov	r0, r4
 8004072:	4629      	mov	r1, r5
 8004074:	f7fc f8e6 	bl	8000244 <__adddf3>
 8004078:	4604      	mov	r4, r0
 800407a:	460d      	mov	r5, r1
 800407c:	f7fc fd48 	bl	8000b10 <__aeabi_d2iz>
 8004080:	2200      	movs	r2, #0
 8004082:	4607      	mov	r7, r0
 8004084:	2300      	movs	r3, #0
 8004086:	4620      	mov	r0, r4
 8004088:	4629      	mov	r1, r5
 800408a:	f7fc fd03 	bl	8000a94 <__aeabi_dcmplt>
 800408e:	b140      	cbz	r0, 80040a2 <_dtoa_r+0x16a>
 8004090:	4638      	mov	r0, r7
 8004092:	f7fc fa23 	bl	80004dc <__aeabi_i2d>
 8004096:	4622      	mov	r2, r4
 8004098:	462b      	mov	r3, r5
 800409a:	f7fc fcf1 	bl	8000a80 <__aeabi_dcmpeq>
 800409e:	b900      	cbnz	r0, 80040a2 <_dtoa_r+0x16a>
 80040a0:	3f01      	subs	r7, #1
 80040a2:	2f16      	cmp	r7, #22
 80040a4:	d854      	bhi.n	8004150 <_dtoa_r+0x218>
 80040a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80040aa:	4b60      	ldr	r3, [pc, #384]	@ (800422c <_dtoa_r+0x2f4>)
 80040ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80040b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040b4:	f7fc fcee 	bl	8000a94 <__aeabi_dcmplt>
 80040b8:	2800      	cmp	r0, #0
 80040ba:	d04b      	beq.n	8004154 <_dtoa_r+0x21c>
 80040bc:	2300      	movs	r3, #0
 80040be:	3f01      	subs	r7, #1
 80040c0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80040c2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80040c4:	1b9b      	subs	r3, r3, r6
 80040c6:	1e5a      	subs	r2, r3, #1
 80040c8:	bf49      	itett	mi
 80040ca:	f1c3 0301 	rsbmi	r3, r3, #1
 80040ce:	2300      	movpl	r3, #0
 80040d0:	9304      	strmi	r3, [sp, #16]
 80040d2:	2300      	movmi	r3, #0
 80040d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80040d6:	bf54      	ite	pl
 80040d8:	9304      	strpl	r3, [sp, #16]
 80040da:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80040dc:	2f00      	cmp	r7, #0
 80040de:	db3b      	blt.n	8004158 <_dtoa_r+0x220>
 80040e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040e2:	970e      	str	r7, [sp, #56]	@ 0x38
 80040e4:	443b      	add	r3, r7
 80040e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80040e8:	2300      	movs	r3, #0
 80040ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80040ec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80040ee:	2b09      	cmp	r3, #9
 80040f0:	d865      	bhi.n	80041be <_dtoa_r+0x286>
 80040f2:	2b05      	cmp	r3, #5
 80040f4:	bfc4      	itt	gt
 80040f6:	3b04      	subgt	r3, #4
 80040f8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80040fa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80040fc:	bfc8      	it	gt
 80040fe:	2400      	movgt	r4, #0
 8004100:	f1a3 0302 	sub.w	r3, r3, #2
 8004104:	bfd8      	it	le
 8004106:	2401      	movle	r4, #1
 8004108:	2b03      	cmp	r3, #3
 800410a:	d864      	bhi.n	80041d6 <_dtoa_r+0x29e>
 800410c:	e8df f003 	tbb	[pc, r3]
 8004110:	2c385553 	.word	0x2c385553
 8004114:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004118:	441e      	add	r6, r3
 800411a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800411e:	2b20      	cmp	r3, #32
 8004120:	bfc1      	itttt	gt
 8004122:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004126:	fa08 f803 	lslgt.w	r8, r8, r3
 800412a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800412e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004132:	bfd6      	itet	le
 8004134:	f1c3 0320 	rsble	r3, r3, #32
 8004138:	ea48 0003 	orrgt.w	r0, r8, r3
 800413c:	fa04 f003 	lslle.w	r0, r4, r3
 8004140:	f7fc f9bc 	bl	80004bc <__aeabi_ui2d>
 8004144:	2201      	movs	r2, #1
 8004146:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800414a:	3e01      	subs	r6, #1
 800414c:	9212      	str	r2, [sp, #72]	@ 0x48
 800414e:	e774      	b.n	800403a <_dtoa_r+0x102>
 8004150:	2301      	movs	r3, #1
 8004152:	e7b5      	b.n	80040c0 <_dtoa_r+0x188>
 8004154:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004156:	e7b4      	b.n	80040c2 <_dtoa_r+0x18a>
 8004158:	9b04      	ldr	r3, [sp, #16]
 800415a:	1bdb      	subs	r3, r3, r7
 800415c:	9304      	str	r3, [sp, #16]
 800415e:	427b      	negs	r3, r7
 8004160:	930a      	str	r3, [sp, #40]	@ 0x28
 8004162:	2300      	movs	r3, #0
 8004164:	930e      	str	r3, [sp, #56]	@ 0x38
 8004166:	e7c1      	b.n	80040ec <_dtoa_r+0x1b4>
 8004168:	2301      	movs	r3, #1
 800416a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800416c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800416e:	eb07 0b03 	add.w	fp, r7, r3
 8004172:	f10b 0301 	add.w	r3, fp, #1
 8004176:	2b01      	cmp	r3, #1
 8004178:	9308      	str	r3, [sp, #32]
 800417a:	bfb8      	it	lt
 800417c:	2301      	movlt	r3, #1
 800417e:	e006      	b.n	800418e <_dtoa_r+0x256>
 8004180:	2301      	movs	r3, #1
 8004182:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004184:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004186:	2b00      	cmp	r3, #0
 8004188:	dd28      	ble.n	80041dc <_dtoa_r+0x2a4>
 800418a:	469b      	mov	fp, r3
 800418c:	9308      	str	r3, [sp, #32]
 800418e:	2100      	movs	r1, #0
 8004190:	2204      	movs	r2, #4
 8004192:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8004196:	f102 0514 	add.w	r5, r2, #20
 800419a:	429d      	cmp	r5, r3
 800419c:	d926      	bls.n	80041ec <_dtoa_r+0x2b4>
 800419e:	6041      	str	r1, [r0, #4]
 80041a0:	4648      	mov	r0, r9
 80041a2:	f000 fd9b 	bl	8004cdc <_Balloc>
 80041a6:	4682      	mov	sl, r0
 80041a8:	2800      	cmp	r0, #0
 80041aa:	d143      	bne.n	8004234 <_dtoa_r+0x2fc>
 80041ac:	4602      	mov	r2, r0
 80041ae:	f240 11af 	movw	r1, #431	@ 0x1af
 80041b2:	4b1f      	ldr	r3, [pc, #124]	@ (8004230 <_dtoa_r+0x2f8>)
 80041b4:	e6d4      	b.n	8003f60 <_dtoa_r+0x28>
 80041b6:	2300      	movs	r3, #0
 80041b8:	e7e3      	b.n	8004182 <_dtoa_r+0x24a>
 80041ba:	2300      	movs	r3, #0
 80041bc:	e7d5      	b.n	800416a <_dtoa_r+0x232>
 80041be:	2401      	movs	r4, #1
 80041c0:	2300      	movs	r3, #0
 80041c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80041c4:	9320      	str	r3, [sp, #128]	@ 0x80
 80041c6:	f04f 3bff 	mov.w	fp, #4294967295
 80041ca:	2200      	movs	r2, #0
 80041cc:	2312      	movs	r3, #18
 80041ce:	f8cd b020 	str.w	fp, [sp, #32]
 80041d2:	9221      	str	r2, [sp, #132]	@ 0x84
 80041d4:	e7db      	b.n	800418e <_dtoa_r+0x256>
 80041d6:	2301      	movs	r3, #1
 80041d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80041da:	e7f4      	b.n	80041c6 <_dtoa_r+0x28e>
 80041dc:	f04f 0b01 	mov.w	fp, #1
 80041e0:	465b      	mov	r3, fp
 80041e2:	f8cd b020 	str.w	fp, [sp, #32]
 80041e6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80041ea:	e7d0      	b.n	800418e <_dtoa_r+0x256>
 80041ec:	3101      	adds	r1, #1
 80041ee:	0052      	lsls	r2, r2, #1
 80041f0:	e7d1      	b.n	8004196 <_dtoa_r+0x25e>
 80041f2:	bf00      	nop
 80041f4:	f3af 8000 	nop.w
 80041f8:	636f4361 	.word	0x636f4361
 80041fc:	3fd287a7 	.word	0x3fd287a7
 8004200:	8b60c8b3 	.word	0x8b60c8b3
 8004204:	3fc68a28 	.word	0x3fc68a28
 8004208:	509f79fb 	.word	0x509f79fb
 800420c:	3fd34413 	.word	0x3fd34413
 8004210:	08005f67 	.word	0x08005f67
 8004214:	08005f7e 	.word	0x08005f7e
 8004218:	7ff00000 	.word	0x7ff00000
 800421c:	08005f63 	.word	0x08005f63
 8004220:	08005f37 	.word	0x08005f37
 8004224:	08005f36 	.word	0x08005f36
 8004228:	3ff80000 	.word	0x3ff80000
 800422c:	080060d0 	.word	0x080060d0
 8004230:	08005fd6 	.word	0x08005fd6
 8004234:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004238:	6018      	str	r0, [r3, #0]
 800423a:	9b08      	ldr	r3, [sp, #32]
 800423c:	2b0e      	cmp	r3, #14
 800423e:	f200 80a1 	bhi.w	8004384 <_dtoa_r+0x44c>
 8004242:	2c00      	cmp	r4, #0
 8004244:	f000 809e 	beq.w	8004384 <_dtoa_r+0x44c>
 8004248:	2f00      	cmp	r7, #0
 800424a:	dd33      	ble.n	80042b4 <_dtoa_r+0x37c>
 800424c:	4b9c      	ldr	r3, [pc, #624]	@ (80044c0 <_dtoa_r+0x588>)
 800424e:	f007 020f 	and.w	r2, r7, #15
 8004252:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004256:	05f8      	lsls	r0, r7, #23
 8004258:	e9d3 3400 	ldrd	r3, r4, [r3]
 800425c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8004260:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004264:	d516      	bpl.n	8004294 <_dtoa_r+0x35c>
 8004266:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800426a:	4b96      	ldr	r3, [pc, #600]	@ (80044c4 <_dtoa_r+0x58c>)
 800426c:	2603      	movs	r6, #3
 800426e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004272:	f7fc fac7 	bl	8000804 <__aeabi_ddiv>
 8004276:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800427a:	f004 040f 	and.w	r4, r4, #15
 800427e:	4d91      	ldr	r5, [pc, #580]	@ (80044c4 <_dtoa_r+0x58c>)
 8004280:	b954      	cbnz	r4, 8004298 <_dtoa_r+0x360>
 8004282:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004286:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800428a:	f7fc fabb 	bl	8000804 <__aeabi_ddiv>
 800428e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004292:	e028      	b.n	80042e6 <_dtoa_r+0x3ae>
 8004294:	2602      	movs	r6, #2
 8004296:	e7f2      	b.n	800427e <_dtoa_r+0x346>
 8004298:	07e1      	lsls	r1, r4, #31
 800429a:	d508      	bpl.n	80042ae <_dtoa_r+0x376>
 800429c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80042a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80042a4:	f7fc f984 	bl	80005b0 <__aeabi_dmul>
 80042a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80042ac:	3601      	adds	r6, #1
 80042ae:	1064      	asrs	r4, r4, #1
 80042b0:	3508      	adds	r5, #8
 80042b2:	e7e5      	b.n	8004280 <_dtoa_r+0x348>
 80042b4:	f000 80af 	beq.w	8004416 <_dtoa_r+0x4de>
 80042b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80042bc:	427c      	negs	r4, r7
 80042be:	4b80      	ldr	r3, [pc, #512]	@ (80044c0 <_dtoa_r+0x588>)
 80042c0:	f004 020f 	and.w	r2, r4, #15
 80042c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80042c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042cc:	f7fc f970 	bl	80005b0 <__aeabi_dmul>
 80042d0:	2602      	movs	r6, #2
 80042d2:	2300      	movs	r3, #0
 80042d4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80042d8:	4d7a      	ldr	r5, [pc, #488]	@ (80044c4 <_dtoa_r+0x58c>)
 80042da:	1124      	asrs	r4, r4, #4
 80042dc:	2c00      	cmp	r4, #0
 80042de:	f040 808f 	bne.w	8004400 <_dtoa_r+0x4c8>
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d1d3      	bne.n	800428e <_dtoa_r+0x356>
 80042e6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80042ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f000 8094 	beq.w	800441a <_dtoa_r+0x4e2>
 80042f2:	2200      	movs	r2, #0
 80042f4:	4620      	mov	r0, r4
 80042f6:	4629      	mov	r1, r5
 80042f8:	4b73      	ldr	r3, [pc, #460]	@ (80044c8 <_dtoa_r+0x590>)
 80042fa:	f7fc fbcb 	bl	8000a94 <__aeabi_dcmplt>
 80042fe:	2800      	cmp	r0, #0
 8004300:	f000 808b 	beq.w	800441a <_dtoa_r+0x4e2>
 8004304:	9b08      	ldr	r3, [sp, #32]
 8004306:	2b00      	cmp	r3, #0
 8004308:	f000 8087 	beq.w	800441a <_dtoa_r+0x4e2>
 800430c:	f1bb 0f00 	cmp.w	fp, #0
 8004310:	dd34      	ble.n	800437c <_dtoa_r+0x444>
 8004312:	4620      	mov	r0, r4
 8004314:	2200      	movs	r2, #0
 8004316:	4629      	mov	r1, r5
 8004318:	4b6c      	ldr	r3, [pc, #432]	@ (80044cc <_dtoa_r+0x594>)
 800431a:	f7fc f949 	bl	80005b0 <__aeabi_dmul>
 800431e:	465c      	mov	r4, fp
 8004320:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004324:	f107 38ff 	add.w	r8, r7, #4294967295
 8004328:	3601      	adds	r6, #1
 800432a:	4630      	mov	r0, r6
 800432c:	f7fc f8d6 	bl	80004dc <__aeabi_i2d>
 8004330:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004334:	f7fc f93c 	bl	80005b0 <__aeabi_dmul>
 8004338:	2200      	movs	r2, #0
 800433a:	4b65      	ldr	r3, [pc, #404]	@ (80044d0 <_dtoa_r+0x598>)
 800433c:	f7fb ff82 	bl	8000244 <__adddf3>
 8004340:	4605      	mov	r5, r0
 8004342:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004346:	2c00      	cmp	r4, #0
 8004348:	d16a      	bne.n	8004420 <_dtoa_r+0x4e8>
 800434a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800434e:	2200      	movs	r2, #0
 8004350:	4b60      	ldr	r3, [pc, #384]	@ (80044d4 <_dtoa_r+0x59c>)
 8004352:	f7fb ff75 	bl	8000240 <__aeabi_dsub>
 8004356:	4602      	mov	r2, r0
 8004358:	460b      	mov	r3, r1
 800435a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800435e:	462a      	mov	r2, r5
 8004360:	4633      	mov	r3, r6
 8004362:	f7fc fbb5 	bl	8000ad0 <__aeabi_dcmpgt>
 8004366:	2800      	cmp	r0, #0
 8004368:	f040 8298 	bne.w	800489c <_dtoa_r+0x964>
 800436c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004370:	462a      	mov	r2, r5
 8004372:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004376:	f7fc fb8d 	bl	8000a94 <__aeabi_dcmplt>
 800437a:	bb38      	cbnz	r0, 80043cc <_dtoa_r+0x494>
 800437c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004380:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004384:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004386:	2b00      	cmp	r3, #0
 8004388:	f2c0 8157 	blt.w	800463a <_dtoa_r+0x702>
 800438c:	2f0e      	cmp	r7, #14
 800438e:	f300 8154 	bgt.w	800463a <_dtoa_r+0x702>
 8004392:	4b4b      	ldr	r3, [pc, #300]	@ (80044c0 <_dtoa_r+0x588>)
 8004394:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004398:	e9d3 3400 	ldrd	r3, r4, [r3]
 800439c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80043a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	f280 80e5 	bge.w	8004572 <_dtoa_r+0x63a>
 80043a8:	9b08      	ldr	r3, [sp, #32]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f300 80e1 	bgt.w	8004572 <_dtoa_r+0x63a>
 80043b0:	d10c      	bne.n	80043cc <_dtoa_r+0x494>
 80043b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80043b6:	2200      	movs	r2, #0
 80043b8:	4b46      	ldr	r3, [pc, #280]	@ (80044d4 <_dtoa_r+0x59c>)
 80043ba:	f7fc f8f9 	bl	80005b0 <__aeabi_dmul>
 80043be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80043c2:	f7fc fb7b 	bl	8000abc <__aeabi_dcmpge>
 80043c6:	2800      	cmp	r0, #0
 80043c8:	f000 8266 	beq.w	8004898 <_dtoa_r+0x960>
 80043cc:	2400      	movs	r4, #0
 80043ce:	4625      	mov	r5, r4
 80043d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80043d2:	4656      	mov	r6, sl
 80043d4:	ea6f 0803 	mvn.w	r8, r3
 80043d8:	2700      	movs	r7, #0
 80043da:	4621      	mov	r1, r4
 80043dc:	4648      	mov	r0, r9
 80043de:	f000 fcbd 	bl	8004d5c <_Bfree>
 80043e2:	2d00      	cmp	r5, #0
 80043e4:	f000 80bd 	beq.w	8004562 <_dtoa_r+0x62a>
 80043e8:	b12f      	cbz	r7, 80043f6 <_dtoa_r+0x4be>
 80043ea:	42af      	cmp	r7, r5
 80043ec:	d003      	beq.n	80043f6 <_dtoa_r+0x4be>
 80043ee:	4639      	mov	r1, r7
 80043f0:	4648      	mov	r0, r9
 80043f2:	f000 fcb3 	bl	8004d5c <_Bfree>
 80043f6:	4629      	mov	r1, r5
 80043f8:	4648      	mov	r0, r9
 80043fa:	f000 fcaf 	bl	8004d5c <_Bfree>
 80043fe:	e0b0      	b.n	8004562 <_dtoa_r+0x62a>
 8004400:	07e2      	lsls	r2, r4, #31
 8004402:	d505      	bpl.n	8004410 <_dtoa_r+0x4d8>
 8004404:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004408:	f7fc f8d2 	bl	80005b0 <__aeabi_dmul>
 800440c:	2301      	movs	r3, #1
 800440e:	3601      	adds	r6, #1
 8004410:	1064      	asrs	r4, r4, #1
 8004412:	3508      	adds	r5, #8
 8004414:	e762      	b.n	80042dc <_dtoa_r+0x3a4>
 8004416:	2602      	movs	r6, #2
 8004418:	e765      	b.n	80042e6 <_dtoa_r+0x3ae>
 800441a:	46b8      	mov	r8, r7
 800441c:	9c08      	ldr	r4, [sp, #32]
 800441e:	e784      	b.n	800432a <_dtoa_r+0x3f2>
 8004420:	4b27      	ldr	r3, [pc, #156]	@ (80044c0 <_dtoa_r+0x588>)
 8004422:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004424:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004428:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800442c:	4454      	add	r4, sl
 800442e:	2900      	cmp	r1, #0
 8004430:	d054      	beq.n	80044dc <_dtoa_r+0x5a4>
 8004432:	2000      	movs	r0, #0
 8004434:	4928      	ldr	r1, [pc, #160]	@ (80044d8 <_dtoa_r+0x5a0>)
 8004436:	f7fc f9e5 	bl	8000804 <__aeabi_ddiv>
 800443a:	4633      	mov	r3, r6
 800443c:	462a      	mov	r2, r5
 800443e:	f7fb feff 	bl	8000240 <__aeabi_dsub>
 8004442:	4656      	mov	r6, sl
 8004444:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004448:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800444c:	f7fc fb60 	bl	8000b10 <__aeabi_d2iz>
 8004450:	4605      	mov	r5, r0
 8004452:	f7fc f843 	bl	80004dc <__aeabi_i2d>
 8004456:	4602      	mov	r2, r0
 8004458:	460b      	mov	r3, r1
 800445a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800445e:	f7fb feef 	bl	8000240 <__aeabi_dsub>
 8004462:	4602      	mov	r2, r0
 8004464:	460b      	mov	r3, r1
 8004466:	3530      	adds	r5, #48	@ 0x30
 8004468:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800446c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004470:	f806 5b01 	strb.w	r5, [r6], #1
 8004474:	f7fc fb0e 	bl	8000a94 <__aeabi_dcmplt>
 8004478:	2800      	cmp	r0, #0
 800447a:	d172      	bne.n	8004562 <_dtoa_r+0x62a>
 800447c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004480:	2000      	movs	r0, #0
 8004482:	4911      	ldr	r1, [pc, #68]	@ (80044c8 <_dtoa_r+0x590>)
 8004484:	f7fb fedc 	bl	8000240 <__aeabi_dsub>
 8004488:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800448c:	f7fc fb02 	bl	8000a94 <__aeabi_dcmplt>
 8004490:	2800      	cmp	r0, #0
 8004492:	f040 80b4 	bne.w	80045fe <_dtoa_r+0x6c6>
 8004496:	42a6      	cmp	r6, r4
 8004498:	f43f af70 	beq.w	800437c <_dtoa_r+0x444>
 800449c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80044a0:	2200      	movs	r2, #0
 80044a2:	4b0a      	ldr	r3, [pc, #40]	@ (80044cc <_dtoa_r+0x594>)
 80044a4:	f7fc f884 	bl	80005b0 <__aeabi_dmul>
 80044a8:	2200      	movs	r2, #0
 80044aa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80044ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044b2:	4b06      	ldr	r3, [pc, #24]	@ (80044cc <_dtoa_r+0x594>)
 80044b4:	f7fc f87c 	bl	80005b0 <__aeabi_dmul>
 80044b8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80044bc:	e7c4      	b.n	8004448 <_dtoa_r+0x510>
 80044be:	bf00      	nop
 80044c0:	080060d0 	.word	0x080060d0
 80044c4:	080060a8 	.word	0x080060a8
 80044c8:	3ff00000 	.word	0x3ff00000
 80044cc:	40240000 	.word	0x40240000
 80044d0:	401c0000 	.word	0x401c0000
 80044d4:	40140000 	.word	0x40140000
 80044d8:	3fe00000 	.word	0x3fe00000
 80044dc:	4631      	mov	r1, r6
 80044de:	4628      	mov	r0, r5
 80044e0:	f7fc f866 	bl	80005b0 <__aeabi_dmul>
 80044e4:	4656      	mov	r6, sl
 80044e6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80044ea:	9413      	str	r4, [sp, #76]	@ 0x4c
 80044ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044f0:	f7fc fb0e 	bl	8000b10 <__aeabi_d2iz>
 80044f4:	4605      	mov	r5, r0
 80044f6:	f7fb fff1 	bl	80004dc <__aeabi_i2d>
 80044fa:	4602      	mov	r2, r0
 80044fc:	460b      	mov	r3, r1
 80044fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004502:	f7fb fe9d 	bl	8000240 <__aeabi_dsub>
 8004506:	4602      	mov	r2, r0
 8004508:	460b      	mov	r3, r1
 800450a:	3530      	adds	r5, #48	@ 0x30
 800450c:	f806 5b01 	strb.w	r5, [r6], #1
 8004510:	42a6      	cmp	r6, r4
 8004512:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004516:	f04f 0200 	mov.w	r2, #0
 800451a:	d124      	bne.n	8004566 <_dtoa_r+0x62e>
 800451c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004520:	4bae      	ldr	r3, [pc, #696]	@ (80047dc <_dtoa_r+0x8a4>)
 8004522:	f7fb fe8f 	bl	8000244 <__adddf3>
 8004526:	4602      	mov	r2, r0
 8004528:	460b      	mov	r3, r1
 800452a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800452e:	f7fc facf 	bl	8000ad0 <__aeabi_dcmpgt>
 8004532:	2800      	cmp	r0, #0
 8004534:	d163      	bne.n	80045fe <_dtoa_r+0x6c6>
 8004536:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800453a:	2000      	movs	r0, #0
 800453c:	49a7      	ldr	r1, [pc, #668]	@ (80047dc <_dtoa_r+0x8a4>)
 800453e:	f7fb fe7f 	bl	8000240 <__aeabi_dsub>
 8004542:	4602      	mov	r2, r0
 8004544:	460b      	mov	r3, r1
 8004546:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800454a:	f7fc faa3 	bl	8000a94 <__aeabi_dcmplt>
 800454e:	2800      	cmp	r0, #0
 8004550:	f43f af14 	beq.w	800437c <_dtoa_r+0x444>
 8004554:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004556:	1e73      	subs	r3, r6, #1
 8004558:	9313      	str	r3, [sp, #76]	@ 0x4c
 800455a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800455e:	2b30      	cmp	r3, #48	@ 0x30
 8004560:	d0f8      	beq.n	8004554 <_dtoa_r+0x61c>
 8004562:	4647      	mov	r7, r8
 8004564:	e03b      	b.n	80045de <_dtoa_r+0x6a6>
 8004566:	4b9e      	ldr	r3, [pc, #632]	@ (80047e0 <_dtoa_r+0x8a8>)
 8004568:	f7fc f822 	bl	80005b0 <__aeabi_dmul>
 800456c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004570:	e7bc      	b.n	80044ec <_dtoa_r+0x5b4>
 8004572:	4656      	mov	r6, sl
 8004574:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8004578:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800457c:	4620      	mov	r0, r4
 800457e:	4629      	mov	r1, r5
 8004580:	f7fc f940 	bl	8000804 <__aeabi_ddiv>
 8004584:	f7fc fac4 	bl	8000b10 <__aeabi_d2iz>
 8004588:	4680      	mov	r8, r0
 800458a:	f7fb ffa7 	bl	80004dc <__aeabi_i2d>
 800458e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004592:	f7fc f80d 	bl	80005b0 <__aeabi_dmul>
 8004596:	4602      	mov	r2, r0
 8004598:	460b      	mov	r3, r1
 800459a:	4620      	mov	r0, r4
 800459c:	4629      	mov	r1, r5
 800459e:	f7fb fe4f 	bl	8000240 <__aeabi_dsub>
 80045a2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80045a6:	9d08      	ldr	r5, [sp, #32]
 80045a8:	f806 4b01 	strb.w	r4, [r6], #1
 80045ac:	eba6 040a 	sub.w	r4, r6, sl
 80045b0:	42a5      	cmp	r5, r4
 80045b2:	4602      	mov	r2, r0
 80045b4:	460b      	mov	r3, r1
 80045b6:	d133      	bne.n	8004620 <_dtoa_r+0x6e8>
 80045b8:	f7fb fe44 	bl	8000244 <__adddf3>
 80045bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045c0:	4604      	mov	r4, r0
 80045c2:	460d      	mov	r5, r1
 80045c4:	f7fc fa84 	bl	8000ad0 <__aeabi_dcmpgt>
 80045c8:	b9c0      	cbnz	r0, 80045fc <_dtoa_r+0x6c4>
 80045ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045ce:	4620      	mov	r0, r4
 80045d0:	4629      	mov	r1, r5
 80045d2:	f7fc fa55 	bl	8000a80 <__aeabi_dcmpeq>
 80045d6:	b110      	cbz	r0, 80045de <_dtoa_r+0x6a6>
 80045d8:	f018 0f01 	tst.w	r8, #1
 80045dc:	d10e      	bne.n	80045fc <_dtoa_r+0x6c4>
 80045de:	4648      	mov	r0, r9
 80045e0:	9903      	ldr	r1, [sp, #12]
 80045e2:	f000 fbbb 	bl	8004d5c <_Bfree>
 80045e6:	2300      	movs	r3, #0
 80045e8:	7033      	strb	r3, [r6, #0]
 80045ea:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80045ec:	3701      	adds	r7, #1
 80045ee:	601f      	str	r7, [r3, #0]
 80045f0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	f000 824b 	beq.w	8004a8e <_dtoa_r+0xb56>
 80045f8:	601e      	str	r6, [r3, #0]
 80045fa:	e248      	b.n	8004a8e <_dtoa_r+0xb56>
 80045fc:	46b8      	mov	r8, r7
 80045fe:	4633      	mov	r3, r6
 8004600:	461e      	mov	r6, r3
 8004602:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004606:	2a39      	cmp	r2, #57	@ 0x39
 8004608:	d106      	bne.n	8004618 <_dtoa_r+0x6e0>
 800460a:	459a      	cmp	sl, r3
 800460c:	d1f8      	bne.n	8004600 <_dtoa_r+0x6c8>
 800460e:	2230      	movs	r2, #48	@ 0x30
 8004610:	f108 0801 	add.w	r8, r8, #1
 8004614:	f88a 2000 	strb.w	r2, [sl]
 8004618:	781a      	ldrb	r2, [r3, #0]
 800461a:	3201      	adds	r2, #1
 800461c:	701a      	strb	r2, [r3, #0]
 800461e:	e7a0      	b.n	8004562 <_dtoa_r+0x62a>
 8004620:	2200      	movs	r2, #0
 8004622:	4b6f      	ldr	r3, [pc, #444]	@ (80047e0 <_dtoa_r+0x8a8>)
 8004624:	f7fb ffc4 	bl	80005b0 <__aeabi_dmul>
 8004628:	2200      	movs	r2, #0
 800462a:	2300      	movs	r3, #0
 800462c:	4604      	mov	r4, r0
 800462e:	460d      	mov	r5, r1
 8004630:	f7fc fa26 	bl	8000a80 <__aeabi_dcmpeq>
 8004634:	2800      	cmp	r0, #0
 8004636:	d09f      	beq.n	8004578 <_dtoa_r+0x640>
 8004638:	e7d1      	b.n	80045de <_dtoa_r+0x6a6>
 800463a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800463c:	2a00      	cmp	r2, #0
 800463e:	f000 80ea 	beq.w	8004816 <_dtoa_r+0x8de>
 8004642:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004644:	2a01      	cmp	r2, #1
 8004646:	f300 80cd 	bgt.w	80047e4 <_dtoa_r+0x8ac>
 800464a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800464c:	2a00      	cmp	r2, #0
 800464e:	f000 80c1 	beq.w	80047d4 <_dtoa_r+0x89c>
 8004652:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004656:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004658:	9e04      	ldr	r6, [sp, #16]
 800465a:	9a04      	ldr	r2, [sp, #16]
 800465c:	2101      	movs	r1, #1
 800465e:	441a      	add	r2, r3
 8004660:	9204      	str	r2, [sp, #16]
 8004662:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004664:	4648      	mov	r0, r9
 8004666:	441a      	add	r2, r3
 8004668:	9209      	str	r2, [sp, #36]	@ 0x24
 800466a:	f000 fc2b 	bl	8004ec4 <__i2b>
 800466e:	4605      	mov	r5, r0
 8004670:	b166      	cbz	r6, 800468c <_dtoa_r+0x754>
 8004672:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004674:	2b00      	cmp	r3, #0
 8004676:	dd09      	ble.n	800468c <_dtoa_r+0x754>
 8004678:	42b3      	cmp	r3, r6
 800467a:	bfa8      	it	ge
 800467c:	4633      	movge	r3, r6
 800467e:	9a04      	ldr	r2, [sp, #16]
 8004680:	1af6      	subs	r6, r6, r3
 8004682:	1ad2      	subs	r2, r2, r3
 8004684:	9204      	str	r2, [sp, #16]
 8004686:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	9309      	str	r3, [sp, #36]	@ 0x24
 800468c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800468e:	b30b      	cbz	r3, 80046d4 <_dtoa_r+0x79c>
 8004690:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004692:	2b00      	cmp	r3, #0
 8004694:	f000 80c6 	beq.w	8004824 <_dtoa_r+0x8ec>
 8004698:	2c00      	cmp	r4, #0
 800469a:	f000 80c0 	beq.w	800481e <_dtoa_r+0x8e6>
 800469e:	4629      	mov	r1, r5
 80046a0:	4622      	mov	r2, r4
 80046a2:	4648      	mov	r0, r9
 80046a4:	f000 fcc6 	bl	8005034 <__pow5mult>
 80046a8:	9a03      	ldr	r2, [sp, #12]
 80046aa:	4601      	mov	r1, r0
 80046ac:	4605      	mov	r5, r0
 80046ae:	4648      	mov	r0, r9
 80046b0:	f000 fc1e 	bl	8004ef0 <__multiply>
 80046b4:	9903      	ldr	r1, [sp, #12]
 80046b6:	4680      	mov	r8, r0
 80046b8:	4648      	mov	r0, r9
 80046ba:	f000 fb4f 	bl	8004d5c <_Bfree>
 80046be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80046c0:	1b1b      	subs	r3, r3, r4
 80046c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80046c4:	f000 80b1 	beq.w	800482a <_dtoa_r+0x8f2>
 80046c8:	4641      	mov	r1, r8
 80046ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80046cc:	4648      	mov	r0, r9
 80046ce:	f000 fcb1 	bl	8005034 <__pow5mult>
 80046d2:	9003      	str	r0, [sp, #12]
 80046d4:	2101      	movs	r1, #1
 80046d6:	4648      	mov	r0, r9
 80046d8:	f000 fbf4 	bl	8004ec4 <__i2b>
 80046dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80046de:	4604      	mov	r4, r0
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	f000 81d8 	beq.w	8004a96 <_dtoa_r+0xb5e>
 80046e6:	461a      	mov	r2, r3
 80046e8:	4601      	mov	r1, r0
 80046ea:	4648      	mov	r0, r9
 80046ec:	f000 fca2 	bl	8005034 <__pow5mult>
 80046f0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80046f2:	4604      	mov	r4, r0
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	f300 809f 	bgt.w	8004838 <_dtoa_r+0x900>
 80046fa:	9b06      	ldr	r3, [sp, #24]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	f040 8097 	bne.w	8004830 <_dtoa_r+0x8f8>
 8004702:	9b07      	ldr	r3, [sp, #28]
 8004704:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004708:	2b00      	cmp	r3, #0
 800470a:	f040 8093 	bne.w	8004834 <_dtoa_r+0x8fc>
 800470e:	9b07      	ldr	r3, [sp, #28]
 8004710:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004714:	0d1b      	lsrs	r3, r3, #20
 8004716:	051b      	lsls	r3, r3, #20
 8004718:	b133      	cbz	r3, 8004728 <_dtoa_r+0x7f0>
 800471a:	9b04      	ldr	r3, [sp, #16]
 800471c:	3301      	adds	r3, #1
 800471e:	9304      	str	r3, [sp, #16]
 8004720:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004722:	3301      	adds	r3, #1
 8004724:	9309      	str	r3, [sp, #36]	@ 0x24
 8004726:	2301      	movs	r3, #1
 8004728:	930a      	str	r3, [sp, #40]	@ 0x28
 800472a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800472c:	2b00      	cmp	r3, #0
 800472e:	f000 81b8 	beq.w	8004aa2 <_dtoa_r+0xb6a>
 8004732:	6923      	ldr	r3, [r4, #16]
 8004734:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004738:	6918      	ldr	r0, [r3, #16]
 800473a:	f000 fb77 	bl	8004e2c <__hi0bits>
 800473e:	f1c0 0020 	rsb	r0, r0, #32
 8004742:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004744:	4418      	add	r0, r3
 8004746:	f010 001f 	ands.w	r0, r0, #31
 800474a:	f000 8082 	beq.w	8004852 <_dtoa_r+0x91a>
 800474e:	f1c0 0320 	rsb	r3, r0, #32
 8004752:	2b04      	cmp	r3, #4
 8004754:	dd73      	ble.n	800483e <_dtoa_r+0x906>
 8004756:	9b04      	ldr	r3, [sp, #16]
 8004758:	f1c0 001c 	rsb	r0, r0, #28
 800475c:	4403      	add	r3, r0
 800475e:	9304      	str	r3, [sp, #16]
 8004760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004762:	4406      	add	r6, r0
 8004764:	4403      	add	r3, r0
 8004766:	9309      	str	r3, [sp, #36]	@ 0x24
 8004768:	9b04      	ldr	r3, [sp, #16]
 800476a:	2b00      	cmp	r3, #0
 800476c:	dd05      	ble.n	800477a <_dtoa_r+0x842>
 800476e:	461a      	mov	r2, r3
 8004770:	4648      	mov	r0, r9
 8004772:	9903      	ldr	r1, [sp, #12]
 8004774:	f000 fcb8 	bl	80050e8 <__lshift>
 8004778:	9003      	str	r0, [sp, #12]
 800477a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800477c:	2b00      	cmp	r3, #0
 800477e:	dd05      	ble.n	800478c <_dtoa_r+0x854>
 8004780:	4621      	mov	r1, r4
 8004782:	461a      	mov	r2, r3
 8004784:	4648      	mov	r0, r9
 8004786:	f000 fcaf 	bl	80050e8 <__lshift>
 800478a:	4604      	mov	r4, r0
 800478c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800478e:	2b00      	cmp	r3, #0
 8004790:	d061      	beq.n	8004856 <_dtoa_r+0x91e>
 8004792:	4621      	mov	r1, r4
 8004794:	9803      	ldr	r0, [sp, #12]
 8004796:	f000 fd13 	bl	80051c0 <__mcmp>
 800479a:	2800      	cmp	r0, #0
 800479c:	da5b      	bge.n	8004856 <_dtoa_r+0x91e>
 800479e:	2300      	movs	r3, #0
 80047a0:	220a      	movs	r2, #10
 80047a2:	4648      	mov	r0, r9
 80047a4:	9903      	ldr	r1, [sp, #12]
 80047a6:	f000 fafb 	bl	8004da0 <__multadd>
 80047aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80047ac:	f107 38ff 	add.w	r8, r7, #4294967295
 80047b0:	9003      	str	r0, [sp, #12]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	f000 8177 	beq.w	8004aa6 <_dtoa_r+0xb6e>
 80047b8:	4629      	mov	r1, r5
 80047ba:	2300      	movs	r3, #0
 80047bc:	220a      	movs	r2, #10
 80047be:	4648      	mov	r0, r9
 80047c0:	f000 faee 	bl	8004da0 <__multadd>
 80047c4:	f1bb 0f00 	cmp.w	fp, #0
 80047c8:	4605      	mov	r5, r0
 80047ca:	dc6f      	bgt.n	80048ac <_dtoa_r+0x974>
 80047cc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	dc49      	bgt.n	8004866 <_dtoa_r+0x92e>
 80047d2:	e06b      	b.n	80048ac <_dtoa_r+0x974>
 80047d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80047d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80047da:	e73c      	b.n	8004656 <_dtoa_r+0x71e>
 80047dc:	3fe00000 	.word	0x3fe00000
 80047e0:	40240000 	.word	0x40240000
 80047e4:	9b08      	ldr	r3, [sp, #32]
 80047e6:	1e5c      	subs	r4, r3, #1
 80047e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80047ea:	42a3      	cmp	r3, r4
 80047ec:	db09      	blt.n	8004802 <_dtoa_r+0x8ca>
 80047ee:	1b1c      	subs	r4, r3, r4
 80047f0:	9b08      	ldr	r3, [sp, #32]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	f6bf af30 	bge.w	8004658 <_dtoa_r+0x720>
 80047f8:	9b04      	ldr	r3, [sp, #16]
 80047fa:	9a08      	ldr	r2, [sp, #32]
 80047fc:	1a9e      	subs	r6, r3, r2
 80047fe:	2300      	movs	r3, #0
 8004800:	e72b      	b.n	800465a <_dtoa_r+0x722>
 8004802:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004804:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004806:	1ae3      	subs	r3, r4, r3
 8004808:	441a      	add	r2, r3
 800480a:	940a      	str	r4, [sp, #40]	@ 0x28
 800480c:	9e04      	ldr	r6, [sp, #16]
 800480e:	2400      	movs	r4, #0
 8004810:	9b08      	ldr	r3, [sp, #32]
 8004812:	920e      	str	r2, [sp, #56]	@ 0x38
 8004814:	e721      	b.n	800465a <_dtoa_r+0x722>
 8004816:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004818:	9e04      	ldr	r6, [sp, #16]
 800481a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800481c:	e728      	b.n	8004670 <_dtoa_r+0x738>
 800481e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004822:	e751      	b.n	80046c8 <_dtoa_r+0x790>
 8004824:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004826:	9903      	ldr	r1, [sp, #12]
 8004828:	e750      	b.n	80046cc <_dtoa_r+0x794>
 800482a:	f8cd 800c 	str.w	r8, [sp, #12]
 800482e:	e751      	b.n	80046d4 <_dtoa_r+0x79c>
 8004830:	2300      	movs	r3, #0
 8004832:	e779      	b.n	8004728 <_dtoa_r+0x7f0>
 8004834:	9b06      	ldr	r3, [sp, #24]
 8004836:	e777      	b.n	8004728 <_dtoa_r+0x7f0>
 8004838:	2300      	movs	r3, #0
 800483a:	930a      	str	r3, [sp, #40]	@ 0x28
 800483c:	e779      	b.n	8004732 <_dtoa_r+0x7fa>
 800483e:	d093      	beq.n	8004768 <_dtoa_r+0x830>
 8004840:	9a04      	ldr	r2, [sp, #16]
 8004842:	331c      	adds	r3, #28
 8004844:	441a      	add	r2, r3
 8004846:	9204      	str	r2, [sp, #16]
 8004848:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800484a:	441e      	add	r6, r3
 800484c:	441a      	add	r2, r3
 800484e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004850:	e78a      	b.n	8004768 <_dtoa_r+0x830>
 8004852:	4603      	mov	r3, r0
 8004854:	e7f4      	b.n	8004840 <_dtoa_r+0x908>
 8004856:	9b08      	ldr	r3, [sp, #32]
 8004858:	46b8      	mov	r8, r7
 800485a:	2b00      	cmp	r3, #0
 800485c:	dc20      	bgt.n	80048a0 <_dtoa_r+0x968>
 800485e:	469b      	mov	fp, r3
 8004860:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004862:	2b02      	cmp	r3, #2
 8004864:	dd1e      	ble.n	80048a4 <_dtoa_r+0x96c>
 8004866:	f1bb 0f00 	cmp.w	fp, #0
 800486a:	f47f adb1 	bne.w	80043d0 <_dtoa_r+0x498>
 800486e:	4621      	mov	r1, r4
 8004870:	465b      	mov	r3, fp
 8004872:	2205      	movs	r2, #5
 8004874:	4648      	mov	r0, r9
 8004876:	f000 fa93 	bl	8004da0 <__multadd>
 800487a:	4601      	mov	r1, r0
 800487c:	4604      	mov	r4, r0
 800487e:	9803      	ldr	r0, [sp, #12]
 8004880:	f000 fc9e 	bl	80051c0 <__mcmp>
 8004884:	2800      	cmp	r0, #0
 8004886:	f77f ada3 	ble.w	80043d0 <_dtoa_r+0x498>
 800488a:	4656      	mov	r6, sl
 800488c:	2331      	movs	r3, #49	@ 0x31
 800488e:	f108 0801 	add.w	r8, r8, #1
 8004892:	f806 3b01 	strb.w	r3, [r6], #1
 8004896:	e59f      	b.n	80043d8 <_dtoa_r+0x4a0>
 8004898:	46b8      	mov	r8, r7
 800489a:	9c08      	ldr	r4, [sp, #32]
 800489c:	4625      	mov	r5, r4
 800489e:	e7f4      	b.n	800488a <_dtoa_r+0x952>
 80048a0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80048a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	f000 8101 	beq.w	8004aae <_dtoa_r+0xb76>
 80048ac:	2e00      	cmp	r6, #0
 80048ae:	dd05      	ble.n	80048bc <_dtoa_r+0x984>
 80048b0:	4629      	mov	r1, r5
 80048b2:	4632      	mov	r2, r6
 80048b4:	4648      	mov	r0, r9
 80048b6:	f000 fc17 	bl	80050e8 <__lshift>
 80048ba:	4605      	mov	r5, r0
 80048bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d05c      	beq.n	800497c <_dtoa_r+0xa44>
 80048c2:	4648      	mov	r0, r9
 80048c4:	6869      	ldr	r1, [r5, #4]
 80048c6:	f000 fa09 	bl	8004cdc <_Balloc>
 80048ca:	4606      	mov	r6, r0
 80048cc:	b928      	cbnz	r0, 80048da <_dtoa_r+0x9a2>
 80048ce:	4602      	mov	r2, r0
 80048d0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80048d4:	4b80      	ldr	r3, [pc, #512]	@ (8004ad8 <_dtoa_r+0xba0>)
 80048d6:	f7ff bb43 	b.w	8003f60 <_dtoa_r+0x28>
 80048da:	692a      	ldr	r2, [r5, #16]
 80048dc:	f105 010c 	add.w	r1, r5, #12
 80048e0:	3202      	adds	r2, #2
 80048e2:	0092      	lsls	r2, r2, #2
 80048e4:	300c      	adds	r0, #12
 80048e6:	f000 ff9d 	bl	8005824 <memcpy>
 80048ea:	2201      	movs	r2, #1
 80048ec:	4631      	mov	r1, r6
 80048ee:	4648      	mov	r0, r9
 80048f0:	f000 fbfa 	bl	80050e8 <__lshift>
 80048f4:	462f      	mov	r7, r5
 80048f6:	4605      	mov	r5, r0
 80048f8:	f10a 0301 	add.w	r3, sl, #1
 80048fc:	9304      	str	r3, [sp, #16]
 80048fe:	eb0a 030b 	add.w	r3, sl, fp
 8004902:	930a      	str	r3, [sp, #40]	@ 0x28
 8004904:	9b06      	ldr	r3, [sp, #24]
 8004906:	f003 0301 	and.w	r3, r3, #1
 800490a:	9309      	str	r3, [sp, #36]	@ 0x24
 800490c:	9b04      	ldr	r3, [sp, #16]
 800490e:	4621      	mov	r1, r4
 8004910:	9803      	ldr	r0, [sp, #12]
 8004912:	f103 3bff 	add.w	fp, r3, #4294967295
 8004916:	f7ff fa86 	bl	8003e26 <quorem>
 800491a:	4603      	mov	r3, r0
 800491c:	4639      	mov	r1, r7
 800491e:	3330      	adds	r3, #48	@ 0x30
 8004920:	9006      	str	r0, [sp, #24]
 8004922:	9803      	ldr	r0, [sp, #12]
 8004924:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004926:	f000 fc4b 	bl	80051c0 <__mcmp>
 800492a:	462a      	mov	r2, r5
 800492c:	9008      	str	r0, [sp, #32]
 800492e:	4621      	mov	r1, r4
 8004930:	4648      	mov	r0, r9
 8004932:	f000 fc61 	bl	80051f8 <__mdiff>
 8004936:	68c2      	ldr	r2, [r0, #12]
 8004938:	4606      	mov	r6, r0
 800493a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800493c:	bb02      	cbnz	r2, 8004980 <_dtoa_r+0xa48>
 800493e:	4601      	mov	r1, r0
 8004940:	9803      	ldr	r0, [sp, #12]
 8004942:	f000 fc3d 	bl	80051c0 <__mcmp>
 8004946:	4602      	mov	r2, r0
 8004948:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800494a:	4631      	mov	r1, r6
 800494c:	4648      	mov	r0, r9
 800494e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8004952:	f000 fa03 	bl	8004d5c <_Bfree>
 8004956:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004958:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800495a:	9e04      	ldr	r6, [sp, #16]
 800495c:	ea42 0103 	orr.w	r1, r2, r3
 8004960:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004962:	4319      	orrs	r1, r3
 8004964:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004966:	d10d      	bne.n	8004984 <_dtoa_r+0xa4c>
 8004968:	2b39      	cmp	r3, #57	@ 0x39
 800496a:	d027      	beq.n	80049bc <_dtoa_r+0xa84>
 800496c:	9a08      	ldr	r2, [sp, #32]
 800496e:	2a00      	cmp	r2, #0
 8004970:	dd01      	ble.n	8004976 <_dtoa_r+0xa3e>
 8004972:	9b06      	ldr	r3, [sp, #24]
 8004974:	3331      	adds	r3, #49	@ 0x31
 8004976:	f88b 3000 	strb.w	r3, [fp]
 800497a:	e52e      	b.n	80043da <_dtoa_r+0x4a2>
 800497c:	4628      	mov	r0, r5
 800497e:	e7b9      	b.n	80048f4 <_dtoa_r+0x9bc>
 8004980:	2201      	movs	r2, #1
 8004982:	e7e2      	b.n	800494a <_dtoa_r+0xa12>
 8004984:	9908      	ldr	r1, [sp, #32]
 8004986:	2900      	cmp	r1, #0
 8004988:	db04      	blt.n	8004994 <_dtoa_r+0xa5c>
 800498a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800498c:	4301      	orrs	r1, r0
 800498e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004990:	4301      	orrs	r1, r0
 8004992:	d120      	bne.n	80049d6 <_dtoa_r+0xa9e>
 8004994:	2a00      	cmp	r2, #0
 8004996:	ddee      	ble.n	8004976 <_dtoa_r+0xa3e>
 8004998:	2201      	movs	r2, #1
 800499a:	9903      	ldr	r1, [sp, #12]
 800499c:	4648      	mov	r0, r9
 800499e:	9304      	str	r3, [sp, #16]
 80049a0:	f000 fba2 	bl	80050e8 <__lshift>
 80049a4:	4621      	mov	r1, r4
 80049a6:	9003      	str	r0, [sp, #12]
 80049a8:	f000 fc0a 	bl	80051c0 <__mcmp>
 80049ac:	2800      	cmp	r0, #0
 80049ae:	9b04      	ldr	r3, [sp, #16]
 80049b0:	dc02      	bgt.n	80049b8 <_dtoa_r+0xa80>
 80049b2:	d1e0      	bne.n	8004976 <_dtoa_r+0xa3e>
 80049b4:	07da      	lsls	r2, r3, #31
 80049b6:	d5de      	bpl.n	8004976 <_dtoa_r+0xa3e>
 80049b8:	2b39      	cmp	r3, #57	@ 0x39
 80049ba:	d1da      	bne.n	8004972 <_dtoa_r+0xa3a>
 80049bc:	2339      	movs	r3, #57	@ 0x39
 80049be:	f88b 3000 	strb.w	r3, [fp]
 80049c2:	4633      	mov	r3, r6
 80049c4:	461e      	mov	r6, r3
 80049c6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80049ca:	3b01      	subs	r3, #1
 80049cc:	2a39      	cmp	r2, #57	@ 0x39
 80049ce:	d04e      	beq.n	8004a6e <_dtoa_r+0xb36>
 80049d0:	3201      	adds	r2, #1
 80049d2:	701a      	strb	r2, [r3, #0]
 80049d4:	e501      	b.n	80043da <_dtoa_r+0x4a2>
 80049d6:	2a00      	cmp	r2, #0
 80049d8:	dd03      	ble.n	80049e2 <_dtoa_r+0xaaa>
 80049da:	2b39      	cmp	r3, #57	@ 0x39
 80049dc:	d0ee      	beq.n	80049bc <_dtoa_r+0xa84>
 80049de:	3301      	adds	r3, #1
 80049e0:	e7c9      	b.n	8004976 <_dtoa_r+0xa3e>
 80049e2:	9a04      	ldr	r2, [sp, #16]
 80049e4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80049e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80049ea:	428a      	cmp	r2, r1
 80049ec:	d028      	beq.n	8004a40 <_dtoa_r+0xb08>
 80049ee:	2300      	movs	r3, #0
 80049f0:	220a      	movs	r2, #10
 80049f2:	9903      	ldr	r1, [sp, #12]
 80049f4:	4648      	mov	r0, r9
 80049f6:	f000 f9d3 	bl	8004da0 <__multadd>
 80049fa:	42af      	cmp	r7, r5
 80049fc:	9003      	str	r0, [sp, #12]
 80049fe:	f04f 0300 	mov.w	r3, #0
 8004a02:	f04f 020a 	mov.w	r2, #10
 8004a06:	4639      	mov	r1, r7
 8004a08:	4648      	mov	r0, r9
 8004a0a:	d107      	bne.n	8004a1c <_dtoa_r+0xae4>
 8004a0c:	f000 f9c8 	bl	8004da0 <__multadd>
 8004a10:	4607      	mov	r7, r0
 8004a12:	4605      	mov	r5, r0
 8004a14:	9b04      	ldr	r3, [sp, #16]
 8004a16:	3301      	adds	r3, #1
 8004a18:	9304      	str	r3, [sp, #16]
 8004a1a:	e777      	b.n	800490c <_dtoa_r+0x9d4>
 8004a1c:	f000 f9c0 	bl	8004da0 <__multadd>
 8004a20:	4629      	mov	r1, r5
 8004a22:	4607      	mov	r7, r0
 8004a24:	2300      	movs	r3, #0
 8004a26:	220a      	movs	r2, #10
 8004a28:	4648      	mov	r0, r9
 8004a2a:	f000 f9b9 	bl	8004da0 <__multadd>
 8004a2e:	4605      	mov	r5, r0
 8004a30:	e7f0      	b.n	8004a14 <_dtoa_r+0xadc>
 8004a32:	f1bb 0f00 	cmp.w	fp, #0
 8004a36:	bfcc      	ite	gt
 8004a38:	465e      	movgt	r6, fp
 8004a3a:	2601      	movle	r6, #1
 8004a3c:	2700      	movs	r7, #0
 8004a3e:	4456      	add	r6, sl
 8004a40:	2201      	movs	r2, #1
 8004a42:	9903      	ldr	r1, [sp, #12]
 8004a44:	4648      	mov	r0, r9
 8004a46:	9304      	str	r3, [sp, #16]
 8004a48:	f000 fb4e 	bl	80050e8 <__lshift>
 8004a4c:	4621      	mov	r1, r4
 8004a4e:	9003      	str	r0, [sp, #12]
 8004a50:	f000 fbb6 	bl	80051c0 <__mcmp>
 8004a54:	2800      	cmp	r0, #0
 8004a56:	dcb4      	bgt.n	80049c2 <_dtoa_r+0xa8a>
 8004a58:	d102      	bne.n	8004a60 <_dtoa_r+0xb28>
 8004a5a:	9b04      	ldr	r3, [sp, #16]
 8004a5c:	07db      	lsls	r3, r3, #31
 8004a5e:	d4b0      	bmi.n	80049c2 <_dtoa_r+0xa8a>
 8004a60:	4633      	mov	r3, r6
 8004a62:	461e      	mov	r6, r3
 8004a64:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004a68:	2a30      	cmp	r2, #48	@ 0x30
 8004a6a:	d0fa      	beq.n	8004a62 <_dtoa_r+0xb2a>
 8004a6c:	e4b5      	b.n	80043da <_dtoa_r+0x4a2>
 8004a6e:	459a      	cmp	sl, r3
 8004a70:	d1a8      	bne.n	80049c4 <_dtoa_r+0xa8c>
 8004a72:	2331      	movs	r3, #49	@ 0x31
 8004a74:	f108 0801 	add.w	r8, r8, #1
 8004a78:	f88a 3000 	strb.w	r3, [sl]
 8004a7c:	e4ad      	b.n	80043da <_dtoa_r+0x4a2>
 8004a7e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004a80:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8004adc <_dtoa_r+0xba4>
 8004a84:	b11b      	cbz	r3, 8004a8e <_dtoa_r+0xb56>
 8004a86:	f10a 0308 	add.w	r3, sl, #8
 8004a8a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004a8c:	6013      	str	r3, [r2, #0]
 8004a8e:	4650      	mov	r0, sl
 8004a90:	b017      	add	sp, #92	@ 0x5c
 8004a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a96:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	f77f ae2e 	ble.w	80046fa <_dtoa_r+0x7c2>
 8004a9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004aa0:	930a      	str	r3, [sp, #40]	@ 0x28
 8004aa2:	2001      	movs	r0, #1
 8004aa4:	e64d      	b.n	8004742 <_dtoa_r+0x80a>
 8004aa6:	f1bb 0f00 	cmp.w	fp, #0
 8004aaa:	f77f aed9 	ble.w	8004860 <_dtoa_r+0x928>
 8004aae:	4656      	mov	r6, sl
 8004ab0:	4621      	mov	r1, r4
 8004ab2:	9803      	ldr	r0, [sp, #12]
 8004ab4:	f7ff f9b7 	bl	8003e26 <quorem>
 8004ab8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8004abc:	f806 3b01 	strb.w	r3, [r6], #1
 8004ac0:	eba6 020a 	sub.w	r2, r6, sl
 8004ac4:	4593      	cmp	fp, r2
 8004ac6:	ddb4      	ble.n	8004a32 <_dtoa_r+0xafa>
 8004ac8:	2300      	movs	r3, #0
 8004aca:	220a      	movs	r2, #10
 8004acc:	4648      	mov	r0, r9
 8004ace:	9903      	ldr	r1, [sp, #12]
 8004ad0:	f000 f966 	bl	8004da0 <__multadd>
 8004ad4:	9003      	str	r0, [sp, #12]
 8004ad6:	e7eb      	b.n	8004ab0 <_dtoa_r+0xb78>
 8004ad8:	08005fd6 	.word	0x08005fd6
 8004adc:	08005f5a 	.word	0x08005f5a

08004ae0 <_free_r>:
 8004ae0:	b538      	push	{r3, r4, r5, lr}
 8004ae2:	4605      	mov	r5, r0
 8004ae4:	2900      	cmp	r1, #0
 8004ae6:	d040      	beq.n	8004b6a <_free_r+0x8a>
 8004ae8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004aec:	1f0c      	subs	r4, r1, #4
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	bfb8      	it	lt
 8004af2:	18e4      	addlt	r4, r4, r3
 8004af4:	f000 f8e6 	bl	8004cc4 <__malloc_lock>
 8004af8:	4a1c      	ldr	r2, [pc, #112]	@ (8004b6c <_free_r+0x8c>)
 8004afa:	6813      	ldr	r3, [r2, #0]
 8004afc:	b933      	cbnz	r3, 8004b0c <_free_r+0x2c>
 8004afe:	6063      	str	r3, [r4, #4]
 8004b00:	6014      	str	r4, [r2, #0]
 8004b02:	4628      	mov	r0, r5
 8004b04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b08:	f000 b8e2 	b.w	8004cd0 <__malloc_unlock>
 8004b0c:	42a3      	cmp	r3, r4
 8004b0e:	d908      	bls.n	8004b22 <_free_r+0x42>
 8004b10:	6820      	ldr	r0, [r4, #0]
 8004b12:	1821      	adds	r1, r4, r0
 8004b14:	428b      	cmp	r3, r1
 8004b16:	bf01      	itttt	eq
 8004b18:	6819      	ldreq	r1, [r3, #0]
 8004b1a:	685b      	ldreq	r3, [r3, #4]
 8004b1c:	1809      	addeq	r1, r1, r0
 8004b1e:	6021      	streq	r1, [r4, #0]
 8004b20:	e7ed      	b.n	8004afe <_free_r+0x1e>
 8004b22:	461a      	mov	r2, r3
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	b10b      	cbz	r3, 8004b2c <_free_r+0x4c>
 8004b28:	42a3      	cmp	r3, r4
 8004b2a:	d9fa      	bls.n	8004b22 <_free_r+0x42>
 8004b2c:	6811      	ldr	r1, [r2, #0]
 8004b2e:	1850      	adds	r0, r2, r1
 8004b30:	42a0      	cmp	r0, r4
 8004b32:	d10b      	bne.n	8004b4c <_free_r+0x6c>
 8004b34:	6820      	ldr	r0, [r4, #0]
 8004b36:	4401      	add	r1, r0
 8004b38:	1850      	adds	r0, r2, r1
 8004b3a:	4283      	cmp	r3, r0
 8004b3c:	6011      	str	r1, [r2, #0]
 8004b3e:	d1e0      	bne.n	8004b02 <_free_r+0x22>
 8004b40:	6818      	ldr	r0, [r3, #0]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	4408      	add	r0, r1
 8004b46:	6010      	str	r0, [r2, #0]
 8004b48:	6053      	str	r3, [r2, #4]
 8004b4a:	e7da      	b.n	8004b02 <_free_r+0x22>
 8004b4c:	d902      	bls.n	8004b54 <_free_r+0x74>
 8004b4e:	230c      	movs	r3, #12
 8004b50:	602b      	str	r3, [r5, #0]
 8004b52:	e7d6      	b.n	8004b02 <_free_r+0x22>
 8004b54:	6820      	ldr	r0, [r4, #0]
 8004b56:	1821      	adds	r1, r4, r0
 8004b58:	428b      	cmp	r3, r1
 8004b5a:	bf01      	itttt	eq
 8004b5c:	6819      	ldreq	r1, [r3, #0]
 8004b5e:	685b      	ldreq	r3, [r3, #4]
 8004b60:	1809      	addeq	r1, r1, r0
 8004b62:	6021      	streq	r1, [r4, #0]
 8004b64:	6063      	str	r3, [r4, #4]
 8004b66:	6054      	str	r4, [r2, #4]
 8004b68:	e7cb      	b.n	8004b02 <_free_r+0x22>
 8004b6a:	bd38      	pop	{r3, r4, r5, pc}
 8004b6c:	200003b8 	.word	0x200003b8

08004b70 <malloc>:
 8004b70:	4b02      	ldr	r3, [pc, #8]	@ (8004b7c <malloc+0xc>)
 8004b72:	4601      	mov	r1, r0
 8004b74:	6818      	ldr	r0, [r3, #0]
 8004b76:	f000 b825 	b.w	8004bc4 <_malloc_r>
 8004b7a:	bf00      	nop
 8004b7c:	20000018 	.word	0x20000018

08004b80 <sbrk_aligned>:
 8004b80:	b570      	push	{r4, r5, r6, lr}
 8004b82:	4e0f      	ldr	r6, [pc, #60]	@ (8004bc0 <sbrk_aligned+0x40>)
 8004b84:	460c      	mov	r4, r1
 8004b86:	6831      	ldr	r1, [r6, #0]
 8004b88:	4605      	mov	r5, r0
 8004b8a:	b911      	cbnz	r1, 8004b92 <sbrk_aligned+0x12>
 8004b8c:	f000 fe3a 	bl	8005804 <_sbrk_r>
 8004b90:	6030      	str	r0, [r6, #0]
 8004b92:	4621      	mov	r1, r4
 8004b94:	4628      	mov	r0, r5
 8004b96:	f000 fe35 	bl	8005804 <_sbrk_r>
 8004b9a:	1c43      	adds	r3, r0, #1
 8004b9c:	d103      	bne.n	8004ba6 <sbrk_aligned+0x26>
 8004b9e:	f04f 34ff 	mov.w	r4, #4294967295
 8004ba2:	4620      	mov	r0, r4
 8004ba4:	bd70      	pop	{r4, r5, r6, pc}
 8004ba6:	1cc4      	adds	r4, r0, #3
 8004ba8:	f024 0403 	bic.w	r4, r4, #3
 8004bac:	42a0      	cmp	r0, r4
 8004bae:	d0f8      	beq.n	8004ba2 <sbrk_aligned+0x22>
 8004bb0:	1a21      	subs	r1, r4, r0
 8004bb2:	4628      	mov	r0, r5
 8004bb4:	f000 fe26 	bl	8005804 <_sbrk_r>
 8004bb8:	3001      	adds	r0, #1
 8004bba:	d1f2      	bne.n	8004ba2 <sbrk_aligned+0x22>
 8004bbc:	e7ef      	b.n	8004b9e <sbrk_aligned+0x1e>
 8004bbe:	bf00      	nop
 8004bc0:	200003b4 	.word	0x200003b4

08004bc4 <_malloc_r>:
 8004bc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bc8:	1ccd      	adds	r5, r1, #3
 8004bca:	f025 0503 	bic.w	r5, r5, #3
 8004bce:	3508      	adds	r5, #8
 8004bd0:	2d0c      	cmp	r5, #12
 8004bd2:	bf38      	it	cc
 8004bd4:	250c      	movcc	r5, #12
 8004bd6:	2d00      	cmp	r5, #0
 8004bd8:	4606      	mov	r6, r0
 8004bda:	db01      	blt.n	8004be0 <_malloc_r+0x1c>
 8004bdc:	42a9      	cmp	r1, r5
 8004bde:	d904      	bls.n	8004bea <_malloc_r+0x26>
 8004be0:	230c      	movs	r3, #12
 8004be2:	6033      	str	r3, [r6, #0]
 8004be4:	2000      	movs	r0, #0
 8004be6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004cc0 <_malloc_r+0xfc>
 8004bee:	f000 f869 	bl	8004cc4 <__malloc_lock>
 8004bf2:	f8d8 3000 	ldr.w	r3, [r8]
 8004bf6:	461c      	mov	r4, r3
 8004bf8:	bb44      	cbnz	r4, 8004c4c <_malloc_r+0x88>
 8004bfa:	4629      	mov	r1, r5
 8004bfc:	4630      	mov	r0, r6
 8004bfe:	f7ff ffbf 	bl	8004b80 <sbrk_aligned>
 8004c02:	1c43      	adds	r3, r0, #1
 8004c04:	4604      	mov	r4, r0
 8004c06:	d158      	bne.n	8004cba <_malloc_r+0xf6>
 8004c08:	f8d8 4000 	ldr.w	r4, [r8]
 8004c0c:	4627      	mov	r7, r4
 8004c0e:	2f00      	cmp	r7, #0
 8004c10:	d143      	bne.n	8004c9a <_malloc_r+0xd6>
 8004c12:	2c00      	cmp	r4, #0
 8004c14:	d04b      	beq.n	8004cae <_malloc_r+0xea>
 8004c16:	6823      	ldr	r3, [r4, #0]
 8004c18:	4639      	mov	r1, r7
 8004c1a:	4630      	mov	r0, r6
 8004c1c:	eb04 0903 	add.w	r9, r4, r3
 8004c20:	f000 fdf0 	bl	8005804 <_sbrk_r>
 8004c24:	4581      	cmp	r9, r0
 8004c26:	d142      	bne.n	8004cae <_malloc_r+0xea>
 8004c28:	6821      	ldr	r1, [r4, #0]
 8004c2a:	4630      	mov	r0, r6
 8004c2c:	1a6d      	subs	r5, r5, r1
 8004c2e:	4629      	mov	r1, r5
 8004c30:	f7ff ffa6 	bl	8004b80 <sbrk_aligned>
 8004c34:	3001      	adds	r0, #1
 8004c36:	d03a      	beq.n	8004cae <_malloc_r+0xea>
 8004c38:	6823      	ldr	r3, [r4, #0]
 8004c3a:	442b      	add	r3, r5
 8004c3c:	6023      	str	r3, [r4, #0]
 8004c3e:	f8d8 3000 	ldr.w	r3, [r8]
 8004c42:	685a      	ldr	r2, [r3, #4]
 8004c44:	bb62      	cbnz	r2, 8004ca0 <_malloc_r+0xdc>
 8004c46:	f8c8 7000 	str.w	r7, [r8]
 8004c4a:	e00f      	b.n	8004c6c <_malloc_r+0xa8>
 8004c4c:	6822      	ldr	r2, [r4, #0]
 8004c4e:	1b52      	subs	r2, r2, r5
 8004c50:	d420      	bmi.n	8004c94 <_malloc_r+0xd0>
 8004c52:	2a0b      	cmp	r2, #11
 8004c54:	d917      	bls.n	8004c86 <_malloc_r+0xc2>
 8004c56:	1961      	adds	r1, r4, r5
 8004c58:	42a3      	cmp	r3, r4
 8004c5a:	6025      	str	r5, [r4, #0]
 8004c5c:	bf18      	it	ne
 8004c5e:	6059      	strne	r1, [r3, #4]
 8004c60:	6863      	ldr	r3, [r4, #4]
 8004c62:	bf08      	it	eq
 8004c64:	f8c8 1000 	streq.w	r1, [r8]
 8004c68:	5162      	str	r2, [r4, r5]
 8004c6a:	604b      	str	r3, [r1, #4]
 8004c6c:	4630      	mov	r0, r6
 8004c6e:	f000 f82f 	bl	8004cd0 <__malloc_unlock>
 8004c72:	f104 000b 	add.w	r0, r4, #11
 8004c76:	1d23      	adds	r3, r4, #4
 8004c78:	f020 0007 	bic.w	r0, r0, #7
 8004c7c:	1ac2      	subs	r2, r0, r3
 8004c7e:	bf1c      	itt	ne
 8004c80:	1a1b      	subne	r3, r3, r0
 8004c82:	50a3      	strne	r3, [r4, r2]
 8004c84:	e7af      	b.n	8004be6 <_malloc_r+0x22>
 8004c86:	6862      	ldr	r2, [r4, #4]
 8004c88:	42a3      	cmp	r3, r4
 8004c8a:	bf0c      	ite	eq
 8004c8c:	f8c8 2000 	streq.w	r2, [r8]
 8004c90:	605a      	strne	r2, [r3, #4]
 8004c92:	e7eb      	b.n	8004c6c <_malloc_r+0xa8>
 8004c94:	4623      	mov	r3, r4
 8004c96:	6864      	ldr	r4, [r4, #4]
 8004c98:	e7ae      	b.n	8004bf8 <_malloc_r+0x34>
 8004c9a:	463c      	mov	r4, r7
 8004c9c:	687f      	ldr	r7, [r7, #4]
 8004c9e:	e7b6      	b.n	8004c0e <_malloc_r+0x4a>
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	42a3      	cmp	r3, r4
 8004ca6:	d1fb      	bne.n	8004ca0 <_malloc_r+0xdc>
 8004ca8:	2300      	movs	r3, #0
 8004caa:	6053      	str	r3, [r2, #4]
 8004cac:	e7de      	b.n	8004c6c <_malloc_r+0xa8>
 8004cae:	230c      	movs	r3, #12
 8004cb0:	4630      	mov	r0, r6
 8004cb2:	6033      	str	r3, [r6, #0]
 8004cb4:	f000 f80c 	bl	8004cd0 <__malloc_unlock>
 8004cb8:	e794      	b.n	8004be4 <_malloc_r+0x20>
 8004cba:	6005      	str	r5, [r0, #0]
 8004cbc:	e7d6      	b.n	8004c6c <_malloc_r+0xa8>
 8004cbe:	bf00      	nop
 8004cc0:	200003b8 	.word	0x200003b8

08004cc4 <__malloc_lock>:
 8004cc4:	4801      	ldr	r0, [pc, #4]	@ (8004ccc <__malloc_lock+0x8>)
 8004cc6:	f7ff b89e 	b.w	8003e06 <__retarget_lock_acquire_recursive>
 8004cca:	bf00      	nop
 8004ccc:	200003b0 	.word	0x200003b0

08004cd0 <__malloc_unlock>:
 8004cd0:	4801      	ldr	r0, [pc, #4]	@ (8004cd8 <__malloc_unlock+0x8>)
 8004cd2:	f7ff b899 	b.w	8003e08 <__retarget_lock_release_recursive>
 8004cd6:	bf00      	nop
 8004cd8:	200003b0 	.word	0x200003b0

08004cdc <_Balloc>:
 8004cdc:	b570      	push	{r4, r5, r6, lr}
 8004cde:	69c6      	ldr	r6, [r0, #28]
 8004ce0:	4604      	mov	r4, r0
 8004ce2:	460d      	mov	r5, r1
 8004ce4:	b976      	cbnz	r6, 8004d04 <_Balloc+0x28>
 8004ce6:	2010      	movs	r0, #16
 8004ce8:	f7ff ff42 	bl	8004b70 <malloc>
 8004cec:	4602      	mov	r2, r0
 8004cee:	61e0      	str	r0, [r4, #28]
 8004cf0:	b920      	cbnz	r0, 8004cfc <_Balloc+0x20>
 8004cf2:	216b      	movs	r1, #107	@ 0x6b
 8004cf4:	4b17      	ldr	r3, [pc, #92]	@ (8004d54 <_Balloc+0x78>)
 8004cf6:	4818      	ldr	r0, [pc, #96]	@ (8004d58 <_Balloc+0x7c>)
 8004cf8:	f000 fda2 	bl	8005840 <__assert_func>
 8004cfc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004d00:	6006      	str	r6, [r0, #0]
 8004d02:	60c6      	str	r6, [r0, #12]
 8004d04:	69e6      	ldr	r6, [r4, #28]
 8004d06:	68f3      	ldr	r3, [r6, #12]
 8004d08:	b183      	cbz	r3, 8004d2c <_Balloc+0x50>
 8004d0a:	69e3      	ldr	r3, [r4, #28]
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004d12:	b9b8      	cbnz	r0, 8004d44 <_Balloc+0x68>
 8004d14:	2101      	movs	r1, #1
 8004d16:	fa01 f605 	lsl.w	r6, r1, r5
 8004d1a:	1d72      	adds	r2, r6, #5
 8004d1c:	4620      	mov	r0, r4
 8004d1e:	0092      	lsls	r2, r2, #2
 8004d20:	f000 fdac 	bl	800587c <_calloc_r>
 8004d24:	b160      	cbz	r0, 8004d40 <_Balloc+0x64>
 8004d26:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004d2a:	e00e      	b.n	8004d4a <_Balloc+0x6e>
 8004d2c:	2221      	movs	r2, #33	@ 0x21
 8004d2e:	2104      	movs	r1, #4
 8004d30:	4620      	mov	r0, r4
 8004d32:	f000 fda3 	bl	800587c <_calloc_r>
 8004d36:	69e3      	ldr	r3, [r4, #28]
 8004d38:	60f0      	str	r0, [r6, #12]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d1e4      	bne.n	8004d0a <_Balloc+0x2e>
 8004d40:	2000      	movs	r0, #0
 8004d42:	bd70      	pop	{r4, r5, r6, pc}
 8004d44:	6802      	ldr	r2, [r0, #0]
 8004d46:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004d50:	e7f7      	b.n	8004d42 <_Balloc+0x66>
 8004d52:	bf00      	nop
 8004d54:	08005f67 	.word	0x08005f67
 8004d58:	08005fe7 	.word	0x08005fe7

08004d5c <_Bfree>:
 8004d5c:	b570      	push	{r4, r5, r6, lr}
 8004d5e:	69c6      	ldr	r6, [r0, #28]
 8004d60:	4605      	mov	r5, r0
 8004d62:	460c      	mov	r4, r1
 8004d64:	b976      	cbnz	r6, 8004d84 <_Bfree+0x28>
 8004d66:	2010      	movs	r0, #16
 8004d68:	f7ff ff02 	bl	8004b70 <malloc>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	61e8      	str	r0, [r5, #28]
 8004d70:	b920      	cbnz	r0, 8004d7c <_Bfree+0x20>
 8004d72:	218f      	movs	r1, #143	@ 0x8f
 8004d74:	4b08      	ldr	r3, [pc, #32]	@ (8004d98 <_Bfree+0x3c>)
 8004d76:	4809      	ldr	r0, [pc, #36]	@ (8004d9c <_Bfree+0x40>)
 8004d78:	f000 fd62 	bl	8005840 <__assert_func>
 8004d7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004d80:	6006      	str	r6, [r0, #0]
 8004d82:	60c6      	str	r6, [r0, #12]
 8004d84:	b13c      	cbz	r4, 8004d96 <_Bfree+0x3a>
 8004d86:	69eb      	ldr	r3, [r5, #28]
 8004d88:	6862      	ldr	r2, [r4, #4]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004d90:	6021      	str	r1, [r4, #0]
 8004d92:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004d96:	bd70      	pop	{r4, r5, r6, pc}
 8004d98:	08005f67 	.word	0x08005f67
 8004d9c:	08005fe7 	.word	0x08005fe7

08004da0 <__multadd>:
 8004da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004da4:	4607      	mov	r7, r0
 8004da6:	460c      	mov	r4, r1
 8004da8:	461e      	mov	r6, r3
 8004daa:	2000      	movs	r0, #0
 8004dac:	690d      	ldr	r5, [r1, #16]
 8004dae:	f101 0c14 	add.w	ip, r1, #20
 8004db2:	f8dc 3000 	ldr.w	r3, [ip]
 8004db6:	3001      	adds	r0, #1
 8004db8:	b299      	uxth	r1, r3
 8004dba:	fb02 6101 	mla	r1, r2, r1, r6
 8004dbe:	0c1e      	lsrs	r6, r3, #16
 8004dc0:	0c0b      	lsrs	r3, r1, #16
 8004dc2:	fb02 3306 	mla	r3, r2, r6, r3
 8004dc6:	b289      	uxth	r1, r1
 8004dc8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004dcc:	4285      	cmp	r5, r0
 8004dce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004dd2:	f84c 1b04 	str.w	r1, [ip], #4
 8004dd6:	dcec      	bgt.n	8004db2 <__multadd+0x12>
 8004dd8:	b30e      	cbz	r6, 8004e1e <__multadd+0x7e>
 8004dda:	68a3      	ldr	r3, [r4, #8]
 8004ddc:	42ab      	cmp	r3, r5
 8004dde:	dc19      	bgt.n	8004e14 <__multadd+0x74>
 8004de0:	6861      	ldr	r1, [r4, #4]
 8004de2:	4638      	mov	r0, r7
 8004de4:	3101      	adds	r1, #1
 8004de6:	f7ff ff79 	bl	8004cdc <_Balloc>
 8004dea:	4680      	mov	r8, r0
 8004dec:	b928      	cbnz	r0, 8004dfa <__multadd+0x5a>
 8004dee:	4602      	mov	r2, r0
 8004df0:	21ba      	movs	r1, #186	@ 0xba
 8004df2:	4b0c      	ldr	r3, [pc, #48]	@ (8004e24 <__multadd+0x84>)
 8004df4:	480c      	ldr	r0, [pc, #48]	@ (8004e28 <__multadd+0x88>)
 8004df6:	f000 fd23 	bl	8005840 <__assert_func>
 8004dfa:	6922      	ldr	r2, [r4, #16]
 8004dfc:	f104 010c 	add.w	r1, r4, #12
 8004e00:	3202      	adds	r2, #2
 8004e02:	0092      	lsls	r2, r2, #2
 8004e04:	300c      	adds	r0, #12
 8004e06:	f000 fd0d 	bl	8005824 <memcpy>
 8004e0a:	4621      	mov	r1, r4
 8004e0c:	4638      	mov	r0, r7
 8004e0e:	f7ff ffa5 	bl	8004d5c <_Bfree>
 8004e12:	4644      	mov	r4, r8
 8004e14:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004e18:	3501      	adds	r5, #1
 8004e1a:	615e      	str	r6, [r3, #20]
 8004e1c:	6125      	str	r5, [r4, #16]
 8004e1e:	4620      	mov	r0, r4
 8004e20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e24:	08005fd6 	.word	0x08005fd6
 8004e28:	08005fe7 	.word	0x08005fe7

08004e2c <__hi0bits>:
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004e32:	bf3a      	itte	cc
 8004e34:	0403      	lslcc	r3, r0, #16
 8004e36:	2010      	movcc	r0, #16
 8004e38:	2000      	movcs	r0, #0
 8004e3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e3e:	bf3c      	itt	cc
 8004e40:	021b      	lslcc	r3, r3, #8
 8004e42:	3008      	addcc	r0, #8
 8004e44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e48:	bf3c      	itt	cc
 8004e4a:	011b      	lslcc	r3, r3, #4
 8004e4c:	3004      	addcc	r0, #4
 8004e4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e52:	bf3c      	itt	cc
 8004e54:	009b      	lslcc	r3, r3, #2
 8004e56:	3002      	addcc	r0, #2
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	db05      	blt.n	8004e68 <__hi0bits+0x3c>
 8004e5c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004e60:	f100 0001 	add.w	r0, r0, #1
 8004e64:	bf08      	it	eq
 8004e66:	2020      	moveq	r0, #32
 8004e68:	4770      	bx	lr

08004e6a <__lo0bits>:
 8004e6a:	6803      	ldr	r3, [r0, #0]
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	f013 0007 	ands.w	r0, r3, #7
 8004e72:	d00b      	beq.n	8004e8c <__lo0bits+0x22>
 8004e74:	07d9      	lsls	r1, r3, #31
 8004e76:	d421      	bmi.n	8004ebc <__lo0bits+0x52>
 8004e78:	0798      	lsls	r0, r3, #30
 8004e7a:	bf49      	itett	mi
 8004e7c:	085b      	lsrmi	r3, r3, #1
 8004e7e:	089b      	lsrpl	r3, r3, #2
 8004e80:	2001      	movmi	r0, #1
 8004e82:	6013      	strmi	r3, [r2, #0]
 8004e84:	bf5c      	itt	pl
 8004e86:	2002      	movpl	r0, #2
 8004e88:	6013      	strpl	r3, [r2, #0]
 8004e8a:	4770      	bx	lr
 8004e8c:	b299      	uxth	r1, r3
 8004e8e:	b909      	cbnz	r1, 8004e94 <__lo0bits+0x2a>
 8004e90:	2010      	movs	r0, #16
 8004e92:	0c1b      	lsrs	r3, r3, #16
 8004e94:	b2d9      	uxtb	r1, r3
 8004e96:	b909      	cbnz	r1, 8004e9c <__lo0bits+0x32>
 8004e98:	3008      	adds	r0, #8
 8004e9a:	0a1b      	lsrs	r3, r3, #8
 8004e9c:	0719      	lsls	r1, r3, #28
 8004e9e:	bf04      	itt	eq
 8004ea0:	091b      	lsreq	r3, r3, #4
 8004ea2:	3004      	addeq	r0, #4
 8004ea4:	0799      	lsls	r1, r3, #30
 8004ea6:	bf04      	itt	eq
 8004ea8:	089b      	lsreq	r3, r3, #2
 8004eaa:	3002      	addeq	r0, #2
 8004eac:	07d9      	lsls	r1, r3, #31
 8004eae:	d403      	bmi.n	8004eb8 <__lo0bits+0x4e>
 8004eb0:	085b      	lsrs	r3, r3, #1
 8004eb2:	f100 0001 	add.w	r0, r0, #1
 8004eb6:	d003      	beq.n	8004ec0 <__lo0bits+0x56>
 8004eb8:	6013      	str	r3, [r2, #0]
 8004eba:	4770      	bx	lr
 8004ebc:	2000      	movs	r0, #0
 8004ebe:	4770      	bx	lr
 8004ec0:	2020      	movs	r0, #32
 8004ec2:	4770      	bx	lr

08004ec4 <__i2b>:
 8004ec4:	b510      	push	{r4, lr}
 8004ec6:	460c      	mov	r4, r1
 8004ec8:	2101      	movs	r1, #1
 8004eca:	f7ff ff07 	bl	8004cdc <_Balloc>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	b928      	cbnz	r0, 8004ede <__i2b+0x1a>
 8004ed2:	f240 1145 	movw	r1, #325	@ 0x145
 8004ed6:	4b04      	ldr	r3, [pc, #16]	@ (8004ee8 <__i2b+0x24>)
 8004ed8:	4804      	ldr	r0, [pc, #16]	@ (8004eec <__i2b+0x28>)
 8004eda:	f000 fcb1 	bl	8005840 <__assert_func>
 8004ede:	2301      	movs	r3, #1
 8004ee0:	6144      	str	r4, [r0, #20]
 8004ee2:	6103      	str	r3, [r0, #16]
 8004ee4:	bd10      	pop	{r4, pc}
 8004ee6:	bf00      	nop
 8004ee8:	08005fd6 	.word	0x08005fd6
 8004eec:	08005fe7 	.word	0x08005fe7

08004ef0 <__multiply>:
 8004ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ef4:	4617      	mov	r7, r2
 8004ef6:	690a      	ldr	r2, [r1, #16]
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	4689      	mov	r9, r1
 8004efc:	429a      	cmp	r2, r3
 8004efe:	bfa2      	ittt	ge
 8004f00:	463b      	movge	r3, r7
 8004f02:	460f      	movge	r7, r1
 8004f04:	4699      	movge	r9, r3
 8004f06:	693d      	ldr	r5, [r7, #16]
 8004f08:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	6879      	ldr	r1, [r7, #4]
 8004f10:	eb05 060a 	add.w	r6, r5, sl
 8004f14:	42b3      	cmp	r3, r6
 8004f16:	b085      	sub	sp, #20
 8004f18:	bfb8      	it	lt
 8004f1a:	3101      	addlt	r1, #1
 8004f1c:	f7ff fede 	bl	8004cdc <_Balloc>
 8004f20:	b930      	cbnz	r0, 8004f30 <__multiply+0x40>
 8004f22:	4602      	mov	r2, r0
 8004f24:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004f28:	4b40      	ldr	r3, [pc, #256]	@ (800502c <__multiply+0x13c>)
 8004f2a:	4841      	ldr	r0, [pc, #260]	@ (8005030 <__multiply+0x140>)
 8004f2c:	f000 fc88 	bl	8005840 <__assert_func>
 8004f30:	f100 0414 	add.w	r4, r0, #20
 8004f34:	4623      	mov	r3, r4
 8004f36:	2200      	movs	r2, #0
 8004f38:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8004f3c:	4573      	cmp	r3, lr
 8004f3e:	d320      	bcc.n	8004f82 <__multiply+0x92>
 8004f40:	f107 0814 	add.w	r8, r7, #20
 8004f44:	f109 0114 	add.w	r1, r9, #20
 8004f48:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8004f4c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8004f50:	9302      	str	r3, [sp, #8]
 8004f52:	1beb      	subs	r3, r5, r7
 8004f54:	3b15      	subs	r3, #21
 8004f56:	f023 0303 	bic.w	r3, r3, #3
 8004f5a:	3304      	adds	r3, #4
 8004f5c:	3715      	adds	r7, #21
 8004f5e:	42bd      	cmp	r5, r7
 8004f60:	bf38      	it	cc
 8004f62:	2304      	movcc	r3, #4
 8004f64:	9301      	str	r3, [sp, #4]
 8004f66:	9b02      	ldr	r3, [sp, #8]
 8004f68:	9103      	str	r1, [sp, #12]
 8004f6a:	428b      	cmp	r3, r1
 8004f6c:	d80c      	bhi.n	8004f88 <__multiply+0x98>
 8004f6e:	2e00      	cmp	r6, #0
 8004f70:	dd03      	ble.n	8004f7a <__multiply+0x8a>
 8004f72:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d055      	beq.n	8005026 <__multiply+0x136>
 8004f7a:	6106      	str	r6, [r0, #16]
 8004f7c:	b005      	add	sp, #20
 8004f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f82:	f843 2b04 	str.w	r2, [r3], #4
 8004f86:	e7d9      	b.n	8004f3c <__multiply+0x4c>
 8004f88:	f8b1 a000 	ldrh.w	sl, [r1]
 8004f8c:	f1ba 0f00 	cmp.w	sl, #0
 8004f90:	d01f      	beq.n	8004fd2 <__multiply+0xe2>
 8004f92:	46c4      	mov	ip, r8
 8004f94:	46a1      	mov	r9, r4
 8004f96:	2700      	movs	r7, #0
 8004f98:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004f9c:	f8d9 3000 	ldr.w	r3, [r9]
 8004fa0:	fa1f fb82 	uxth.w	fp, r2
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	fb0a 330b 	mla	r3, sl, fp, r3
 8004faa:	443b      	add	r3, r7
 8004fac:	f8d9 7000 	ldr.w	r7, [r9]
 8004fb0:	0c12      	lsrs	r2, r2, #16
 8004fb2:	0c3f      	lsrs	r7, r7, #16
 8004fb4:	fb0a 7202 	mla	r2, sl, r2, r7
 8004fb8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004fc2:	4565      	cmp	r5, ip
 8004fc4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8004fc8:	f849 3b04 	str.w	r3, [r9], #4
 8004fcc:	d8e4      	bhi.n	8004f98 <__multiply+0xa8>
 8004fce:	9b01      	ldr	r3, [sp, #4]
 8004fd0:	50e7      	str	r7, [r4, r3]
 8004fd2:	9b03      	ldr	r3, [sp, #12]
 8004fd4:	3104      	adds	r1, #4
 8004fd6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8004fda:	f1b9 0f00 	cmp.w	r9, #0
 8004fde:	d020      	beq.n	8005022 <__multiply+0x132>
 8004fe0:	4647      	mov	r7, r8
 8004fe2:	46a4      	mov	ip, r4
 8004fe4:	f04f 0a00 	mov.w	sl, #0
 8004fe8:	6823      	ldr	r3, [r4, #0]
 8004fea:	f8b7 b000 	ldrh.w	fp, [r7]
 8004fee:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8004ff2:	b29b      	uxth	r3, r3
 8004ff4:	fb09 220b 	mla	r2, r9, fp, r2
 8004ff8:	4452      	add	r2, sl
 8004ffa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ffe:	f84c 3b04 	str.w	r3, [ip], #4
 8005002:	f857 3b04 	ldr.w	r3, [r7], #4
 8005006:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800500a:	f8bc 3000 	ldrh.w	r3, [ip]
 800500e:	42bd      	cmp	r5, r7
 8005010:	fb09 330a 	mla	r3, r9, sl, r3
 8005014:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005018:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800501c:	d8e5      	bhi.n	8004fea <__multiply+0xfa>
 800501e:	9a01      	ldr	r2, [sp, #4]
 8005020:	50a3      	str	r3, [r4, r2]
 8005022:	3404      	adds	r4, #4
 8005024:	e79f      	b.n	8004f66 <__multiply+0x76>
 8005026:	3e01      	subs	r6, #1
 8005028:	e7a1      	b.n	8004f6e <__multiply+0x7e>
 800502a:	bf00      	nop
 800502c:	08005fd6 	.word	0x08005fd6
 8005030:	08005fe7 	.word	0x08005fe7

08005034 <__pow5mult>:
 8005034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005038:	4615      	mov	r5, r2
 800503a:	f012 0203 	ands.w	r2, r2, #3
 800503e:	4607      	mov	r7, r0
 8005040:	460e      	mov	r6, r1
 8005042:	d007      	beq.n	8005054 <__pow5mult+0x20>
 8005044:	4c25      	ldr	r4, [pc, #148]	@ (80050dc <__pow5mult+0xa8>)
 8005046:	3a01      	subs	r2, #1
 8005048:	2300      	movs	r3, #0
 800504a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800504e:	f7ff fea7 	bl	8004da0 <__multadd>
 8005052:	4606      	mov	r6, r0
 8005054:	10ad      	asrs	r5, r5, #2
 8005056:	d03d      	beq.n	80050d4 <__pow5mult+0xa0>
 8005058:	69fc      	ldr	r4, [r7, #28]
 800505a:	b97c      	cbnz	r4, 800507c <__pow5mult+0x48>
 800505c:	2010      	movs	r0, #16
 800505e:	f7ff fd87 	bl	8004b70 <malloc>
 8005062:	4602      	mov	r2, r0
 8005064:	61f8      	str	r0, [r7, #28]
 8005066:	b928      	cbnz	r0, 8005074 <__pow5mult+0x40>
 8005068:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800506c:	4b1c      	ldr	r3, [pc, #112]	@ (80050e0 <__pow5mult+0xac>)
 800506e:	481d      	ldr	r0, [pc, #116]	@ (80050e4 <__pow5mult+0xb0>)
 8005070:	f000 fbe6 	bl	8005840 <__assert_func>
 8005074:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005078:	6004      	str	r4, [r0, #0]
 800507a:	60c4      	str	r4, [r0, #12]
 800507c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005080:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005084:	b94c      	cbnz	r4, 800509a <__pow5mult+0x66>
 8005086:	f240 2171 	movw	r1, #625	@ 0x271
 800508a:	4638      	mov	r0, r7
 800508c:	f7ff ff1a 	bl	8004ec4 <__i2b>
 8005090:	2300      	movs	r3, #0
 8005092:	4604      	mov	r4, r0
 8005094:	f8c8 0008 	str.w	r0, [r8, #8]
 8005098:	6003      	str	r3, [r0, #0]
 800509a:	f04f 0900 	mov.w	r9, #0
 800509e:	07eb      	lsls	r3, r5, #31
 80050a0:	d50a      	bpl.n	80050b8 <__pow5mult+0x84>
 80050a2:	4631      	mov	r1, r6
 80050a4:	4622      	mov	r2, r4
 80050a6:	4638      	mov	r0, r7
 80050a8:	f7ff ff22 	bl	8004ef0 <__multiply>
 80050ac:	4680      	mov	r8, r0
 80050ae:	4631      	mov	r1, r6
 80050b0:	4638      	mov	r0, r7
 80050b2:	f7ff fe53 	bl	8004d5c <_Bfree>
 80050b6:	4646      	mov	r6, r8
 80050b8:	106d      	asrs	r5, r5, #1
 80050ba:	d00b      	beq.n	80050d4 <__pow5mult+0xa0>
 80050bc:	6820      	ldr	r0, [r4, #0]
 80050be:	b938      	cbnz	r0, 80050d0 <__pow5mult+0x9c>
 80050c0:	4622      	mov	r2, r4
 80050c2:	4621      	mov	r1, r4
 80050c4:	4638      	mov	r0, r7
 80050c6:	f7ff ff13 	bl	8004ef0 <__multiply>
 80050ca:	6020      	str	r0, [r4, #0]
 80050cc:	f8c0 9000 	str.w	r9, [r0]
 80050d0:	4604      	mov	r4, r0
 80050d2:	e7e4      	b.n	800509e <__pow5mult+0x6a>
 80050d4:	4630      	mov	r0, r6
 80050d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050da:	bf00      	nop
 80050dc:	08006098 	.word	0x08006098
 80050e0:	08005f67 	.word	0x08005f67
 80050e4:	08005fe7 	.word	0x08005fe7

080050e8 <__lshift>:
 80050e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050ec:	460c      	mov	r4, r1
 80050ee:	4607      	mov	r7, r0
 80050f0:	4691      	mov	r9, r2
 80050f2:	6923      	ldr	r3, [r4, #16]
 80050f4:	6849      	ldr	r1, [r1, #4]
 80050f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80050fa:	68a3      	ldr	r3, [r4, #8]
 80050fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005100:	f108 0601 	add.w	r6, r8, #1
 8005104:	42b3      	cmp	r3, r6
 8005106:	db0b      	blt.n	8005120 <__lshift+0x38>
 8005108:	4638      	mov	r0, r7
 800510a:	f7ff fde7 	bl	8004cdc <_Balloc>
 800510e:	4605      	mov	r5, r0
 8005110:	b948      	cbnz	r0, 8005126 <__lshift+0x3e>
 8005112:	4602      	mov	r2, r0
 8005114:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005118:	4b27      	ldr	r3, [pc, #156]	@ (80051b8 <__lshift+0xd0>)
 800511a:	4828      	ldr	r0, [pc, #160]	@ (80051bc <__lshift+0xd4>)
 800511c:	f000 fb90 	bl	8005840 <__assert_func>
 8005120:	3101      	adds	r1, #1
 8005122:	005b      	lsls	r3, r3, #1
 8005124:	e7ee      	b.n	8005104 <__lshift+0x1c>
 8005126:	2300      	movs	r3, #0
 8005128:	f100 0114 	add.w	r1, r0, #20
 800512c:	f100 0210 	add.w	r2, r0, #16
 8005130:	4618      	mov	r0, r3
 8005132:	4553      	cmp	r3, sl
 8005134:	db33      	blt.n	800519e <__lshift+0xb6>
 8005136:	6920      	ldr	r0, [r4, #16]
 8005138:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800513c:	f104 0314 	add.w	r3, r4, #20
 8005140:	f019 091f 	ands.w	r9, r9, #31
 8005144:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005148:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800514c:	d02b      	beq.n	80051a6 <__lshift+0xbe>
 800514e:	468a      	mov	sl, r1
 8005150:	2200      	movs	r2, #0
 8005152:	f1c9 0e20 	rsb	lr, r9, #32
 8005156:	6818      	ldr	r0, [r3, #0]
 8005158:	fa00 f009 	lsl.w	r0, r0, r9
 800515c:	4310      	orrs	r0, r2
 800515e:	f84a 0b04 	str.w	r0, [sl], #4
 8005162:	f853 2b04 	ldr.w	r2, [r3], #4
 8005166:	459c      	cmp	ip, r3
 8005168:	fa22 f20e 	lsr.w	r2, r2, lr
 800516c:	d8f3      	bhi.n	8005156 <__lshift+0x6e>
 800516e:	ebac 0304 	sub.w	r3, ip, r4
 8005172:	3b15      	subs	r3, #21
 8005174:	f023 0303 	bic.w	r3, r3, #3
 8005178:	3304      	adds	r3, #4
 800517a:	f104 0015 	add.w	r0, r4, #21
 800517e:	4560      	cmp	r0, ip
 8005180:	bf88      	it	hi
 8005182:	2304      	movhi	r3, #4
 8005184:	50ca      	str	r2, [r1, r3]
 8005186:	b10a      	cbz	r2, 800518c <__lshift+0xa4>
 8005188:	f108 0602 	add.w	r6, r8, #2
 800518c:	3e01      	subs	r6, #1
 800518e:	4638      	mov	r0, r7
 8005190:	4621      	mov	r1, r4
 8005192:	612e      	str	r6, [r5, #16]
 8005194:	f7ff fde2 	bl	8004d5c <_Bfree>
 8005198:	4628      	mov	r0, r5
 800519a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800519e:	f842 0f04 	str.w	r0, [r2, #4]!
 80051a2:	3301      	adds	r3, #1
 80051a4:	e7c5      	b.n	8005132 <__lshift+0x4a>
 80051a6:	3904      	subs	r1, #4
 80051a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80051ac:	459c      	cmp	ip, r3
 80051ae:	f841 2f04 	str.w	r2, [r1, #4]!
 80051b2:	d8f9      	bhi.n	80051a8 <__lshift+0xc0>
 80051b4:	e7ea      	b.n	800518c <__lshift+0xa4>
 80051b6:	bf00      	nop
 80051b8:	08005fd6 	.word	0x08005fd6
 80051bc:	08005fe7 	.word	0x08005fe7

080051c0 <__mcmp>:
 80051c0:	4603      	mov	r3, r0
 80051c2:	690a      	ldr	r2, [r1, #16]
 80051c4:	6900      	ldr	r0, [r0, #16]
 80051c6:	b530      	push	{r4, r5, lr}
 80051c8:	1a80      	subs	r0, r0, r2
 80051ca:	d10e      	bne.n	80051ea <__mcmp+0x2a>
 80051cc:	3314      	adds	r3, #20
 80051ce:	3114      	adds	r1, #20
 80051d0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80051d4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80051d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80051dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80051e0:	4295      	cmp	r5, r2
 80051e2:	d003      	beq.n	80051ec <__mcmp+0x2c>
 80051e4:	d205      	bcs.n	80051f2 <__mcmp+0x32>
 80051e6:	f04f 30ff 	mov.w	r0, #4294967295
 80051ea:	bd30      	pop	{r4, r5, pc}
 80051ec:	42a3      	cmp	r3, r4
 80051ee:	d3f3      	bcc.n	80051d8 <__mcmp+0x18>
 80051f0:	e7fb      	b.n	80051ea <__mcmp+0x2a>
 80051f2:	2001      	movs	r0, #1
 80051f4:	e7f9      	b.n	80051ea <__mcmp+0x2a>
	...

080051f8 <__mdiff>:
 80051f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051fc:	4689      	mov	r9, r1
 80051fe:	4606      	mov	r6, r0
 8005200:	4611      	mov	r1, r2
 8005202:	4648      	mov	r0, r9
 8005204:	4614      	mov	r4, r2
 8005206:	f7ff ffdb 	bl	80051c0 <__mcmp>
 800520a:	1e05      	subs	r5, r0, #0
 800520c:	d112      	bne.n	8005234 <__mdiff+0x3c>
 800520e:	4629      	mov	r1, r5
 8005210:	4630      	mov	r0, r6
 8005212:	f7ff fd63 	bl	8004cdc <_Balloc>
 8005216:	4602      	mov	r2, r0
 8005218:	b928      	cbnz	r0, 8005226 <__mdiff+0x2e>
 800521a:	f240 2137 	movw	r1, #567	@ 0x237
 800521e:	4b3e      	ldr	r3, [pc, #248]	@ (8005318 <__mdiff+0x120>)
 8005220:	483e      	ldr	r0, [pc, #248]	@ (800531c <__mdiff+0x124>)
 8005222:	f000 fb0d 	bl	8005840 <__assert_func>
 8005226:	2301      	movs	r3, #1
 8005228:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800522c:	4610      	mov	r0, r2
 800522e:	b003      	add	sp, #12
 8005230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005234:	bfbc      	itt	lt
 8005236:	464b      	movlt	r3, r9
 8005238:	46a1      	movlt	r9, r4
 800523a:	4630      	mov	r0, r6
 800523c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005240:	bfba      	itte	lt
 8005242:	461c      	movlt	r4, r3
 8005244:	2501      	movlt	r5, #1
 8005246:	2500      	movge	r5, #0
 8005248:	f7ff fd48 	bl	8004cdc <_Balloc>
 800524c:	4602      	mov	r2, r0
 800524e:	b918      	cbnz	r0, 8005258 <__mdiff+0x60>
 8005250:	f240 2145 	movw	r1, #581	@ 0x245
 8005254:	4b30      	ldr	r3, [pc, #192]	@ (8005318 <__mdiff+0x120>)
 8005256:	e7e3      	b.n	8005220 <__mdiff+0x28>
 8005258:	f100 0b14 	add.w	fp, r0, #20
 800525c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005260:	f109 0310 	add.w	r3, r9, #16
 8005264:	60c5      	str	r5, [r0, #12]
 8005266:	f04f 0c00 	mov.w	ip, #0
 800526a:	f109 0514 	add.w	r5, r9, #20
 800526e:	46d9      	mov	r9, fp
 8005270:	6926      	ldr	r6, [r4, #16]
 8005272:	f104 0e14 	add.w	lr, r4, #20
 8005276:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800527a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800527e:	9301      	str	r3, [sp, #4]
 8005280:	9b01      	ldr	r3, [sp, #4]
 8005282:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005286:	f853 af04 	ldr.w	sl, [r3, #4]!
 800528a:	b281      	uxth	r1, r0
 800528c:	9301      	str	r3, [sp, #4]
 800528e:	fa1f f38a 	uxth.w	r3, sl
 8005292:	1a5b      	subs	r3, r3, r1
 8005294:	0c00      	lsrs	r0, r0, #16
 8005296:	4463      	add	r3, ip
 8005298:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800529c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80052a6:	4576      	cmp	r6, lr
 80052a8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80052ac:	f849 3b04 	str.w	r3, [r9], #4
 80052b0:	d8e6      	bhi.n	8005280 <__mdiff+0x88>
 80052b2:	1b33      	subs	r3, r6, r4
 80052b4:	3b15      	subs	r3, #21
 80052b6:	f023 0303 	bic.w	r3, r3, #3
 80052ba:	3415      	adds	r4, #21
 80052bc:	3304      	adds	r3, #4
 80052be:	42a6      	cmp	r6, r4
 80052c0:	bf38      	it	cc
 80052c2:	2304      	movcc	r3, #4
 80052c4:	441d      	add	r5, r3
 80052c6:	445b      	add	r3, fp
 80052c8:	461e      	mov	r6, r3
 80052ca:	462c      	mov	r4, r5
 80052cc:	4544      	cmp	r4, r8
 80052ce:	d30e      	bcc.n	80052ee <__mdiff+0xf6>
 80052d0:	f108 0103 	add.w	r1, r8, #3
 80052d4:	1b49      	subs	r1, r1, r5
 80052d6:	f021 0103 	bic.w	r1, r1, #3
 80052da:	3d03      	subs	r5, #3
 80052dc:	45a8      	cmp	r8, r5
 80052de:	bf38      	it	cc
 80052e0:	2100      	movcc	r1, #0
 80052e2:	440b      	add	r3, r1
 80052e4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80052e8:	b199      	cbz	r1, 8005312 <__mdiff+0x11a>
 80052ea:	6117      	str	r7, [r2, #16]
 80052ec:	e79e      	b.n	800522c <__mdiff+0x34>
 80052ee:	46e6      	mov	lr, ip
 80052f0:	f854 1b04 	ldr.w	r1, [r4], #4
 80052f4:	fa1f fc81 	uxth.w	ip, r1
 80052f8:	44f4      	add	ip, lr
 80052fa:	0c08      	lsrs	r0, r1, #16
 80052fc:	4471      	add	r1, lr
 80052fe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005302:	b289      	uxth	r1, r1
 8005304:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005308:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800530c:	f846 1b04 	str.w	r1, [r6], #4
 8005310:	e7dc      	b.n	80052cc <__mdiff+0xd4>
 8005312:	3f01      	subs	r7, #1
 8005314:	e7e6      	b.n	80052e4 <__mdiff+0xec>
 8005316:	bf00      	nop
 8005318:	08005fd6 	.word	0x08005fd6
 800531c:	08005fe7 	.word	0x08005fe7

08005320 <__d2b>:
 8005320:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005324:	2101      	movs	r1, #1
 8005326:	4690      	mov	r8, r2
 8005328:	4699      	mov	r9, r3
 800532a:	9e08      	ldr	r6, [sp, #32]
 800532c:	f7ff fcd6 	bl	8004cdc <_Balloc>
 8005330:	4604      	mov	r4, r0
 8005332:	b930      	cbnz	r0, 8005342 <__d2b+0x22>
 8005334:	4602      	mov	r2, r0
 8005336:	f240 310f 	movw	r1, #783	@ 0x30f
 800533a:	4b23      	ldr	r3, [pc, #140]	@ (80053c8 <__d2b+0xa8>)
 800533c:	4823      	ldr	r0, [pc, #140]	@ (80053cc <__d2b+0xac>)
 800533e:	f000 fa7f 	bl	8005840 <__assert_func>
 8005342:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005346:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800534a:	b10d      	cbz	r5, 8005350 <__d2b+0x30>
 800534c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005350:	9301      	str	r3, [sp, #4]
 8005352:	f1b8 0300 	subs.w	r3, r8, #0
 8005356:	d024      	beq.n	80053a2 <__d2b+0x82>
 8005358:	4668      	mov	r0, sp
 800535a:	9300      	str	r3, [sp, #0]
 800535c:	f7ff fd85 	bl	8004e6a <__lo0bits>
 8005360:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005364:	b1d8      	cbz	r0, 800539e <__d2b+0x7e>
 8005366:	f1c0 0320 	rsb	r3, r0, #32
 800536a:	fa02 f303 	lsl.w	r3, r2, r3
 800536e:	430b      	orrs	r3, r1
 8005370:	40c2      	lsrs	r2, r0
 8005372:	6163      	str	r3, [r4, #20]
 8005374:	9201      	str	r2, [sp, #4]
 8005376:	9b01      	ldr	r3, [sp, #4]
 8005378:	2b00      	cmp	r3, #0
 800537a:	bf0c      	ite	eq
 800537c:	2201      	moveq	r2, #1
 800537e:	2202      	movne	r2, #2
 8005380:	61a3      	str	r3, [r4, #24]
 8005382:	6122      	str	r2, [r4, #16]
 8005384:	b1ad      	cbz	r5, 80053b2 <__d2b+0x92>
 8005386:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800538a:	4405      	add	r5, r0
 800538c:	6035      	str	r5, [r6, #0]
 800538e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005394:	6018      	str	r0, [r3, #0]
 8005396:	4620      	mov	r0, r4
 8005398:	b002      	add	sp, #8
 800539a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800539e:	6161      	str	r1, [r4, #20]
 80053a0:	e7e9      	b.n	8005376 <__d2b+0x56>
 80053a2:	a801      	add	r0, sp, #4
 80053a4:	f7ff fd61 	bl	8004e6a <__lo0bits>
 80053a8:	9b01      	ldr	r3, [sp, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	6163      	str	r3, [r4, #20]
 80053ae:	3020      	adds	r0, #32
 80053b0:	e7e7      	b.n	8005382 <__d2b+0x62>
 80053b2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80053b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80053ba:	6030      	str	r0, [r6, #0]
 80053bc:	6918      	ldr	r0, [r3, #16]
 80053be:	f7ff fd35 	bl	8004e2c <__hi0bits>
 80053c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80053c6:	e7e4      	b.n	8005392 <__d2b+0x72>
 80053c8:	08005fd6 	.word	0x08005fd6
 80053cc:	08005fe7 	.word	0x08005fe7

080053d0 <__ssputs_r>:
 80053d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053d4:	461f      	mov	r7, r3
 80053d6:	688e      	ldr	r6, [r1, #8]
 80053d8:	4682      	mov	sl, r0
 80053da:	42be      	cmp	r6, r7
 80053dc:	460c      	mov	r4, r1
 80053de:	4690      	mov	r8, r2
 80053e0:	680b      	ldr	r3, [r1, #0]
 80053e2:	d82d      	bhi.n	8005440 <__ssputs_r+0x70>
 80053e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80053e8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80053ec:	d026      	beq.n	800543c <__ssputs_r+0x6c>
 80053ee:	6965      	ldr	r5, [r4, #20]
 80053f0:	6909      	ldr	r1, [r1, #16]
 80053f2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80053f6:	eba3 0901 	sub.w	r9, r3, r1
 80053fa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80053fe:	1c7b      	adds	r3, r7, #1
 8005400:	444b      	add	r3, r9
 8005402:	106d      	asrs	r5, r5, #1
 8005404:	429d      	cmp	r5, r3
 8005406:	bf38      	it	cc
 8005408:	461d      	movcc	r5, r3
 800540a:	0553      	lsls	r3, r2, #21
 800540c:	d527      	bpl.n	800545e <__ssputs_r+0x8e>
 800540e:	4629      	mov	r1, r5
 8005410:	f7ff fbd8 	bl	8004bc4 <_malloc_r>
 8005414:	4606      	mov	r6, r0
 8005416:	b360      	cbz	r0, 8005472 <__ssputs_r+0xa2>
 8005418:	464a      	mov	r2, r9
 800541a:	6921      	ldr	r1, [r4, #16]
 800541c:	f000 fa02 	bl	8005824 <memcpy>
 8005420:	89a3      	ldrh	r3, [r4, #12]
 8005422:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005426:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800542a:	81a3      	strh	r3, [r4, #12]
 800542c:	6126      	str	r6, [r4, #16]
 800542e:	444e      	add	r6, r9
 8005430:	6026      	str	r6, [r4, #0]
 8005432:	463e      	mov	r6, r7
 8005434:	6165      	str	r5, [r4, #20]
 8005436:	eba5 0509 	sub.w	r5, r5, r9
 800543a:	60a5      	str	r5, [r4, #8]
 800543c:	42be      	cmp	r6, r7
 800543e:	d900      	bls.n	8005442 <__ssputs_r+0x72>
 8005440:	463e      	mov	r6, r7
 8005442:	4632      	mov	r2, r6
 8005444:	4641      	mov	r1, r8
 8005446:	6820      	ldr	r0, [r4, #0]
 8005448:	f000 f9c2 	bl	80057d0 <memmove>
 800544c:	2000      	movs	r0, #0
 800544e:	68a3      	ldr	r3, [r4, #8]
 8005450:	1b9b      	subs	r3, r3, r6
 8005452:	60a3      	str	r3, [r4, #8]
 8005454:	6823      	ldr	r3, [r4, #0]
 8005456:	4433      	add	r3, r6
 8005458:	6023      	str	r3, [r4, #0]
 800545a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800545e:	462a      	mov	r2, r5
 8005460:	f000 fa32 	bl	80058c8 <_realloc_r>
 8005464:	4606      	mov	r6, r0
 8005466:	2800      	cmp	r0, #0
 8005468:	d1e0      	bne.n	800542c <__ssputs_r+0x5c>
 800546a:	4650      	mov	r0, sl
 800546c:	6921      	ldr	r1, [r4, #16]
 800546e:	f7ff fb37 	bl	8004ae0 <_free_r>
 8005472:	230c      	movs	r3, #12
 8005474:	f8ca 3000 	str.w	r3, [sl]
 8005478:	89a3      	ldrh	r3, [r4, #12]
 800547a:	f04f 30ff 	mov.w	r0, #4294967295
 800547e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005482:	81a3      	strh	r3, [r4, #12]
 8005484:	e7e9      	b.n	800545a <__ssputs_r+0x8a>
	...

08005488 <_svfiprintf_r>:
 8005488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800548c:	4698      	mov	r8, r3
 800548e:	898b      	ldrh	r3, [r1, #12]
 8005490:	4607      	mov	r7, r0
 8005492:	061b      	lsls	r3, r3, #24
 8005494:	460d      	mov	r5, r1
 8005496:	4614      	mov	r4, r2
 8005498:	b09d      	sub	sp, #116	@ 0x74
 800549a:	d510      	bpl.n	80054be <_svfiprintf_r+0x36>
 800549c:	690b      	ldr	r3, [r1, #16]
 800549e:	b973      	cbnz	r3, 80054be <_svfiprintf_r+0x36>
 80054a0:	2140      	movs	r1, #64	@ 0x40
 80054a2:	f7ff fb8f 	bl	8004bc4 <_malloc_r>
 80054a6:	6028      	str	r0, [r5, #0]
 80054a8:	6128      	str	r0, [r5, #16]
 80054aa:	b930      	cbnz	r0, 80054ba <_svfiprintf_r+0x32>
 80054ac:	230c      	movs	r3, #12
 80054ae:	603b      	str	r3, [r7, #0]
 80054b0:	f04f 30ff 	mov.w	r0, #4294967295
 80054b4:	b01d      	add	sp, #116	@ 0x74
 80054b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054ba:	2340      	movs	r3, #64	@ 0x40
 80054bc:	616b      	str	r3, [r5, #20]
 80054be:	2300      	movs	r3, #0
 80054c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80054c2:	2320      	movs	r3, #32
 80054c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80054c8:	2330      	movs	r3, #48	@ 0x30
 80054ca:	f04f 0901 	mov.w	r9, #1
 80054ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80054d2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800566c <_svfiprintf_r+0x1e4>
 80054d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80054da:	4623      	mov	r3, r4
 80054dc:	469a      	mov	sl, r3
 80054de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80054e2:	b10a      	cbz	r2, 80054e8 <_svfiprintf_r+0x60>
 80054e4:	2a25      	cmp	r2, #37	@ 0x25
 80054e6:	d1f9      	bne.n	80054dc <_svfiprintf_r+0x54>
 80054e8:	ebba 0b04 	subs.w	fp, sl, r4
 80054ec:	d00b      	beq.n	8005506 <_svfiprintf_r+0x7e>
 80054ee:	465b      	mov	r3, fp
 80054f0:	4622      	mov	r2, r4
 80054f2:	4629      	mov	r1, r5
 80054f4:	4638      	mov	r0, r7
 80054f6:	f7ff ff6b 	bl	80053d0 <__ssputs_r>
 80054fa:	3001      	adds	r0, #1
 80054fc:	f000 80a7 	beq.w	800564e <_svfiprintf_r+0x1c6>
 8005500:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005502:	445a      	add	r2, fp
 8005504:	9209      	str	r2, [sp, #36]	@ 0x24
 8005506:	f89a 3000 	ldrb.w	r3, [sl]
 800550a:	2b00      	cmp	r3, #0
 800550c:	f000 809f 	beq.w	800564e <_svfiprintf_r+0x1c6>
 8005510:	2300      	movs	r3, #0
 8005512:	f04f 32ff 	mov.w	r2, #4294967295
 8005516:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800551a:	f10a 0a01 	add.w	sl, sl, #1
 800551e:	9304      	str	r3, [sp, #16]
 8005520:	9307      	str	r3, [sp, #28]
 8005522:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005526:	931a      	str	r3, [sp, #104]	@ 0x68
 8005528:	4654      	mov	r4, sl
 800552a:	2205      	movs	r2, #5
 800552c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005530:	484e      	ldr	r0, [pc, #312]	@ (800566c <_svfiprintf_r+0x1e4>)
 8005532:	f7fe fc6a 	bl	8003e0a <memchr>
 8005536:	9a04      	ldr	r2, [sp, #16]
 8005538:	b9d8      	cbnz	r0, 8005572 <_svfiprintf_r+0xea>
 800553a:	06d0      	lsls	r0, r2, #27
 800553c:	bf44      	itt	mi
 800553e:	2320      	movmi	r3, #32
 8005540:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005544:	0711      	lsls	r1, r2, #28
 8005546:	bf44      	itt	mi
 8005548:	232b      	movmi	r3, #43	@ 0x2b
 800554a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800554e:	f89a 3000 	ldrb.w	r3, [sl]
 8005552:	2b2a      	cmp	r3, #42	@ 0x2a
 8005554:	d015      	beq.n	8005582 <_svfiprintf_r+0xfa>
 8005556:	4654      	mov	r4, sl
 8005558:	2000      	movs	r0, #0
 800555a:	f04f 0c0a 	mov.w	ip, #10
 800555e:	9a07      	ldr	r2, [sp, #28]
 8005560:	4621      	mov	r1, r4
 8005562:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005566:	3b30      	subs	r3, #48	@ 0x30
 8005568:	2b09      	cmp	r3, #9
 800556a:	d94b      	bls.n	8005604 <_svfiprintf_r+0x17c>
 800556c:	b1b0      	cbz	r0, 800559c <_svfiprintf_r+0x114>
 800556e:	9207      	str	r2, [sp, #28]
 8005570:	e014      	b.n	800559c <_svfiprintf_r+0x114>
 8005572:	eba0 0308 	sub.w	r3, r0, r8
 8005576:	fa09 f303 	lsl.w	r3, r9, r3
 800557a:	4313      	orrs	r3, r2
 800557c:	46a2      	mov	sl, r4
 800557e:	9304      	str	r3, [sp, #16]
 8005580:	e7d2      	b.n	8005528 <_svfiprintf_r+0xa0>
 8005582:	9b03      	ldr	r3, [sp, #12]
 8005584:	1d19      	adds	r1, r3, #4
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	9103      	str	r1, [sp, #12]
 800558a:	2b00      	cmp	r3, #0
 800558c:	bfbb      	ittet	lt
 800558e:	425b      	neglt	r3, r3
 8005590:	f042 0202 	orrlt.w	r2, r2, #2
 8005594:	9307      	strge	r3, [sp, #28]
 8005596:	9307      	strlt	r3, [sp, #28]
 8005598:	bfb8      	it	lt
 800559a:	9204      	strlt	r2, [sp, #16]
 800559c:	7823      	ldrb	r3, [r4, #0]
 800559e:	2b2e      	cmp	r3, #46	@ 0x2e
 80055a0:	d10a      	bne.n	80055b8 <_svfiprintf_r+0x130>
 80055a2:	7863      	ldrb	r3, [r4, #1]
 80055a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80055a6:	d132      	bne.n	800560e <_svfiprintf_r+0x186>
 80055a8:	9b03      	ldr	r3, [sp, #12]
 80055aa:	3402      	adds	r4, #2
 80055ac:	1d1a      	adds	r2, r3, #4
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	9203      	str	r2, [sp, #12]
 80055b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80055b6:	9305      	str	r3, [sp, #20]
 80055b8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005670 <_svfiprintf_r+0x1e8>
 80055bc:	2203      	movs	r2, #3
 80055be:	4650      	mov	r0, sl
 80055c0:	7821      	ldrb	r1, [r4, #0]
 80055c2:	f7fe fc22 	bl	8003e0a <memchr>
 80055c6:	b138      	cbz	r0, 80055d8 <_svfiprintf_r+0x150>
 80055c8:	2240      	movs	r2, #64	@ 0x40
 80055ca:	9b04      	ldr	r3, [sp, #16]
 80055cc:	eba0 000a 	sub.w	r0, r0, sl
 80055d0:	4082      	lsls	r2, r0
 80055d2:	4313      	orrs	r3, r2
 80055d4:	3401      	adds	r4, #1
 80055d6:	9304      	str	r3, [sp, #16]
 80055d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055dc:	2206      	movs	r2, #6
 80055de:	4825      	ldr	r0, [pc, #148]	@ (8005674 <_svfiprintf_r+0x1ec>)
 80055e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80055e4:	f7fe fc11 	bl	8003e0a <memchr>
 80055e8:	2800      	cmp	r0, #0
 80055ea:	d036      	beq.n	800565a <_svfiprintf_r+0x1d2>
 80055ec:	4b22      	ldr	r3, [pc, #136]	@ (8005678 <_svfiprintf_r+0x1f0>)
 80055ee:	bb1b      	cbnz	r3, 8005638 <_svfiprintf_r+0x1b0>
 80055f0:	9b03      	ldr	r3, [sp, #12]
 80055f2:	3307      	adds	r3, #7
 80055f4:	f023 0307 	bic.w	r3, r3, #7
 80055f8:	3308      	adds	r3, #8
 80055fa:	9303      	str	r3, [sp, #12]
 80055fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055fe:	4433      	add	r3, r6
 8005600:	9309      	str	r3, [sp, #36]	@ 0x24
 8005602:	e76a      	b.n	80054da <_svfiprintf_r+0x52>
 8005604:	460c      	mov	r4, r1
 8005606:	2001      	movs	r0, #1
 8005608:	fb0c 3202 	mla	r2, ip, r2, r3
 800560c:	e7a8      	b.n	8005560 <_svfiprintf_r+0xd8>
 800560e:	2300      	movs	r3, #0
 8005610:	f04f 0c0a 	mov.w	ip, #10
 8005614:	4619      	mov	r1, r3
 8005616:	3401      	adds	r4, #1
 8005618:	9305      	str	r3, [sp, #20]
 800561a:	4620      	mov	r0, r4
 800561c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005620:	3a30      	subs	r2, #48	@ 0x30
 8005622:	2a09      	cmp	r2, #9
 8005624:	d903      	bls.n	800562e <_svfiprintf_r+0x1a6>
 8005626:	2b00      	cmp	r3, #0
 8005628:	d0c6      	beq.n	80055b8 <_svfiprintf_r+0x130>
 800562a:	9105      	str	r1, [sp, #20]
 800562c:	e7c4      	b.n	80055b8 <_svfiprintf_r+0x130>
 800562e:	4604      	mov	r4, r0
 8005630:	2301      	movs	r3, #1
 8005632:	fb0c 2101 	mla	r1, ip, r1, r2
 8005636:	e7f0      	b.n	800561a <_svfiprintf_r+0x192>
 8005638:	ab03      	add	r3, sp, #12
 800563a:	9300      	str	r3, [sp, #0]
 800563c:	462a      	mov	r2, r5
 800563e:	4638      	mov	r0, r7
 8005640:	4b0e      	ldr	r3, [pc, #56]	@ (800567c <_svfiprintf_r+0x1f4>)
 8005642:	a904      	add	r1, sp, #16
 8005644:	f7fd fe7e 	bl	8003344 <_printf_float>
 8005648:	1c42      	adds	r2, r0, #1
 800564a:	4606      	mov	r6, r0
 800564c:	d1d6      	bne.n	80055fc <_svfiprintf_r+0x174>
 800564e:	89ab      	ldrh	r3, [r5, #12]
 8005650:	065b      	lsls	r3, r3, #25
 8005652:	f53f af2d 	bmi.w	80054b0 <_svfiprintf_r+0x28>
 8005656:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005658:	e72c      	b.n	80054b4 <_svfiprintf_r+0x2c>
 800565a:	ab03      	add	r3, sp, #12
 800565c:	9300      	str	r3, [sp, #0]
 800565e:	462a      	mov	r2, r5
 8005660:	4638      	mov	r0, r7
 8005662:	4b06      	ldr	r3, [pc, #24]	@ (800567c <_svfiprintf_r+0x1f4>)
 8005664:	a904      	add	r1, sp, #16
 8005666:	f7fe f90b 	bl	8003880 <_printf_i>
 800566a:	e7ed      	b.n	8005648 <_svfiprintf_r+0x1c0>
 800566c:	08006040 	.word	0x08006040
 8005670:	08006046 	.word	0x08006046
 8005674:	0800604a 	.word	0x0800604a
 8005678:	08003345 	.word	0x08003345
 800567c:	080053d1 	.word	0x080053d1

08005680 <__sflush_r>:
 8005680:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005686:	0716      	lsls	r6, r2, #28
 8005688:	4605      	mov	r5, r0
 800568a:	460c      	mov	r4, r1
 800568c:	d454      	bmi.n	8005738 <__sflush_r+0xb8>
 800568e:	684b      	ldr	r3, [r1, #4]
 8005690:	2b00      	cmp	r3, #0
 8005692:	dc02      	bgt.n	800569a <__sflush_r+0x1a>
 8005694:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005696:	2b00      	cmp	r3, #0
 8005698:	dd48      	ble.n	800572c <__sflush_r+0xac>
 800569a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800569c:	2e00      	cmp	r6, #0
 800569e:	d045      	beq.n	800572c <__sflush_r+0xac>
 80056a0:	2300      	movs	r3, #0
 80056a2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80056a6:	682f      	ldr	r7, [r5, #0]
 80056a8:	6a21      	ldr	r1, [r4, #32]
 80056aa:	602b      	str	r3, [r5, #0]
 80056ac:	d030      	beq.n	8005710 <__sflush_r+0x90>
 80056ae:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80056b0:	89a3      	ldrh	r3, [r4, #12]
 80056b2:	0759      	lsls	r1, r3, #29
 80056b4:	d505      	bpl.n	80056c2 <__sflush_r+0x42>
 80056b6:	6863      	ldr	r3, [r4, #4]
 80056b8:	1ad2      	subs	r2, r2, r3
 80056ba:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80056bc:	b10b      	cbz	r3, 80056c2 <__sflush_r+0x42>
 80056be:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80056c0:	1ad2      	subs	r2, r2, r3
 80056c2:	2300      	movs	r3, #0
 80056c4:	4628      	mov	r0, r5
 80056c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80056c8:	6a21      	ldr	r1, [r4, #32]
 80056ca:	47b0      	blx	r6
 80056cc:	1c43      	adds	r3, r0, #1
 80056ce:	89a3      	ldrh	r3, [r4, #12]
 80056d0:	d106      	bne.n	80056e0 <__sflush_r+0x60>
 80056d2:	6829      	ldr	r1, [r5, #0]
 80056d4:	291d      	cmp	r1, #29
 80056d6:	d82b      	bhi.n	8005730 <__sflush_r+0xb0>
 80056d8:	4a28      	ldr	r2, [pc, #160]	@ (800577c <__sflush_r+0xfc>)
 80056da:	40ca      	lsrs	r2, r1
 80056dc:	07d6      	lsls	r6, r2, #31
 80056de:	d527      	bpl.n	8005730 <__sflush_r+0xb0>
 80056e0:	2200      	movs	r2, #0
 80056e2:	6062      	str	r2, [r4, #4]
 80056e4:	6922      	ldr	r2, [r4, #16]
 80056e6:	04d9      	lsls	r1, r3, #19
 80056e8:	6022      	str	r2, [r4, #0]
 80056ea:	d504      	bpl.n	80056f6 <__sflush_r+0x76>
 80056ec:	1c42      	adds	r2, r0, #1
 80056ee:	d101      	bne.n	80056f4 <__sflush_r+0x74>
 80056f0:	682b      	ldr	r3, [r5, #0]
 80056f2:	b903      	cbnz	r3, 80056f6 <__sflush_r+0x76>
 80056f4:	6560      	str	r0, [r4, #84]	@ 0x54
 80056f6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80056f8:	602f      	str	r7, [r5, #0]
 80056fa:	b1b9      	cbz	r1, 800572c <__sflush_r+0xac>
 80056fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005700:	4299      	cmp	r1, r3
 8005702:	d002      	beq.n	800570a <__sflush_r+0x8a>
 8005704:	4628      	mov	r0, r5
 8005706:	f7ff f9eb 	bl	8004ae0 <_free_r>
 800570a:	2300      	movs	r3, #0
 800570c:	6363      	str	r3, [r4, #52]	@ 0x34
 800570e:	e00d      	b.n	800572c <__sflush_r+0xac>
 8005710:	2301      	movs	r3, #1
 8005712:	4628      	mov	r0, r5
 8005714:	47b0      	blx	r6
 8005716:	4602      	mov	r2, r0
 8005718:	1c50      	adds	r0, r2, #1
 800571a:	d1c9      	bne.n	80056b0 <__sflush_r+0x30>
 800571c:	682b      	ldr	r3, [r5, #0]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d0c6      	beq.n	80056b0 <__sflush_r+0x30>
 8005722:	2b1d      	cmp	r3, #29
 8005724:	d001      	beq.n	800572a <__sflush_r+0xaa>
 8005726:	2b16      	cmp	r3, #22
 8005728:	d11d      	bne.n	8005766 <__sflush_r+0xe6>
 800572a:	602f      	str	r7, [r5, #0]
 800572c:	2000      	movs	r0, #0
 800572e:	e021      	b.n	8005774 <__sflush_r+0xf4>
 8005730:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005734:	b21b      	sxth	r3, r3
 8005736:	e01a      	b.n	800576e <__sflush_r+0xee>
 8005738:	690f      	ldr	r7, [r1, #16]
 800573a:	2f00      	cmp	r7, #0
 800573c:	d0f6      	beq.n	800572c <__sflush_r+0xac>
 800573e:	0793      	lsls	r3, r2, #30
 8005740:	bf18      	it	ne
 8005742:	2300      	movne	r3, #0
 8005744:	680e      	ldr	r6, [r1, #0]
 8005746:	bf08      	it	eq
 8005748:	694b      	ldreq	r3, [r1, #20]
 800574a:	1bf6      	subs	r6, r6, r7
 800574c:	600f      	str	r7, [r1, #0]
 800574e:	608b      	str	r3, [r1, #8]
 8005750:	2e00      	cmp	r6, #0
 8005752:	ddeb      	ble.n	800572c <__sflush_r+0xac>
 8005754:	4633      	mov	r3, r6
 8005756:	463a      	mov	r2, r7
 8005758:	4628      	mov	r0, r5
 800575a:	6a21      	ldr	r1, [r4, #32]
 800575c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005760:	47e0      	blx	ip
 8005762:	2800      	cmp	r0, #0
 8005764:	dc07      	bgt.n	8005776 <__sflush_r+0xf6>
 8005766:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800576a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800576e:	f04f 30ff 	mov.w	r0, #4294967295
 8005772:	81a3      	strh	r3, [r4, #12]
 8005774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005776:	4407      	add	r7, r0
 8005778:	1a36      	subs	r6, r6, r0
 800577a:	e7e9      	b.n	8005750 <__sflush_r+0xd0>
 800577c:	20400001 	.word	0x20400001

08005780 <_fflush_r>:
 8005780:	b538      	push	{r3, r4, r5, lr}
 8005782:	690b      	ldr	r3, [r1, #16]
 8005784:	4605      	mov	r5, r0
 8005786:	460c      	mov	r4, r1
 8005788:	b913      	cbnz	r3, 8005790 <_fflush_r+0x10>
 800578a:	2500      	movs	r5, #0
 800578c:	4628      	mov	r0, r5
 800578e:	bd38      	pop	{r3, r4, r5, pc}
 8005790:	b118      	cbz	r0, 800579a <_fflush_r+0x1a>
 8005792:	6a03      	ldr	r3, [r0, #32]
 8005794:	b90b      	cbnz	r3, 800579a <_fflush_r+0x1a>
 8005796:	f7fe fa1d 	bl	8003bd4 <__sinit>
 800579a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d0f3      	beq.n	800578a <_fflush_r+0xa>
 80057a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80057a4:	07d0      	lsls	r0, r2, #31
 80057a6:	d404      	bmi.n	80057b2 <_fflush_r+0x32>
 80057a8:	0599      	lsls	r1, r3, #22
 80057aa:	d402      	bmi.n	80057b2 <_fflush_r+0x32>
 80057ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80057ae:	f7fe fb2a 	bl	8003e06 <__retarget_lock_acquire_recursive>
 80057b2:	4628      	mov	r0, r5
 80057b4:	4621      	mov	r1, r4
 80057b6:	f7ff ff63 	bl	8005680 <__sflush_r>
 80057ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80057bc:	4605      	mov	r5, r0
 80057be:	07da      	lsls	r2, r3, #31
 80057c0:	d4e4      	bmi.n	800578c <_fflush_r+0xc>
 80057c2:	89a3      	ldrh	r3, [r4, #12]
 80057c4:	059b      	lsls	r3, r3, #22
 80057c6:	d4e1      	bmi.n	800578c <_fflush_r+0xc>
 80057c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80057ca:	f7fe fb1d 	bl	8003e08 <__retarget_lock_release_recursive>
 80057ce:	e7dd      	b.n	800578c <_fflush_r+0xc>

080057d0 <memmove>:
 80057d0:	4288      	cmp	r0, r1
 80057d2:	b510      	push	{r4, lr}
 80057d4:	eb01 0402 	add.w	r4, r1, r2
 80057d8:	d902      	bls.n	80057e0 <memmove+0x10>
 80057da:	4284      	cmp	r4, r0
 80057dc:	4623      	mov	r3, r4
 80057de:	d807      	bhi.n	80057f0 <memmove+0x20>
 80057e0:	1e43      	subs	r3, r0, #1
 80057e2:	42a1      	cmp	r1, r4
 80057e4:	d008      	beq.n	80057f8 <memmove+0x28>
 80057e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80057ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80057ee:	e7f8      	b.n	80057e2 <memmove+0x12>
 80057f0:	4601      	mov	r1, r0
 80057f2:	4402      	add	r2, r0
 80057f4:	428a      	cmp	r2, r1
 80057f6:	d100      	bne.n	80057fa <memmove+0x2a>
 80057f8:	bd10      	pop	{r4, pc}
 80057fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80057fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005802:	e7f7      	b.n	80057f4 <memmove+0x24>

08005804 <_sbrk_r>:
 8005804:	b538      	push	{r3, r4, r5, lr}
 8005806:	2300      	movs	r3, #0
 8005808:	4d05      	ldr	r5, [pc, #20]	@ (8005820 <_sbrk_r+0x1c>)
 800580a:	4604      	mov	r4, r0
 800580c:	4608      	mov	r0, r1
 800580e:	602b      	str	r3, [r5, #0]
 8005810:	f7fb fdbe 	bl	8001390 <_sbrk>
 8005814:	1c43      	adds	r3, r0, #1
 8005816:	d102      	bne.n	800581e <_sbrk_r+0x1a>
 8005818:	682b      	ldr	r3, [r5, #0]
 800581a:	b103      	cbz	r3, 800581e <_sbrk_r+0x1a>
 800581c:	6023      	str	r3, [r4, #0]
 800581e:	bd38      	pop	{r3, r4, r5, pc}
 8005820:	200003ac 	.word	0x200003ac

08005824 <memcpy>:
 8005824:	440a      	add	r2, r1
 8005826:	4291      	cmp	r1, r2
 8005828:	f100 33ff 	add.w	r3, r0, #4294967295
 800582c:	d100      	bne.n	8005830 <memcpy+0xc>
 800582e:	4770      	bx	lr
 8005830:	b510      	push	{r4, lr}
 8005832:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005836:	4291      	cmp	r1, r2
 8005838:	f803 4f01 	strb.w	r4, [r3, #1]!
 800583c:	d1f9      	bne.n	8005832 <memcpy+0xe>
 800583e:	bd10      	pop	{r4, pc}

08005840 <__assert_func>:
 8005840:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005842:	4614      	mov	r4, r2
 8005844:	461a      	mov	r2, r3
 8005846:	4b09      	ldr	r3, [pc, #36]	@ (800586c <__assert_func+0x2c>)
 8005848:	4605      	mov	r5, r0
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	68d8      	ldr	r0, [r3, #12]
 800584e:	b14c      	cbz	r4, 8005864 <__assert_func+0x24>
 8005850:	4b07      	ldr	r3, [pc, #28]	@ (8005870 <__assert_func+0x30>)
 8005852:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005856:	9100      	str	r1, [sp, #0]
 8005858:	462b      	mov	r3, r5
 800585a:	4906      	ldr	r1, [pc, #24]	@ (8005874 <__assert_func+0x34>)
 800585c:	f000 f870 	bl	8005940 <fiprintf>
 8005860:	f000 f880 	bl	8005964 <abort>
 8005864:	4b04      	ldr	r3, [pc, #16]	@ (8005878 <__assert_func+0x38>)
 8005866:	461c      	mov	r4, r3
 8005868:	e7f3      	b.n	8005852 <__assert_func+0x12>
 800586a:	bf00      	nop
 800586c:	20000018 	.word	0x20000018
 8005870:	0800605b 	.word	0x0800605b
 8005874:	08006068 	.word	0x08006068
 8005878:	08006096 	.word	0x08006096

0800587c <_calloc_r>:
 800587c:	b570      	push	{r4, r5, r6, lr}
 800587e:	fba1 5402 	umull	r5, r4, r1, r2
 8005882:	b934      	cbnz	r4, 8005892 <_calloc_r+0x16>
 8005884:	4629      	mov	r1, r5
 8005886:	f7ff f99d 	bl	8004bc4 <_malloc_r>
 800588a:	4606      	mov	r6, r0
 800588c:	b928      	cbnz	r0, 800589a <_calloc_r+0x1e>
 800588e:	4630      	mov	r0, r6
 8005890:	bd70      	pop	{r4, r5, r6, pc}
 8005892:	220c      	movs	r2, #12
 8005894:	2600      	movs	r6, #0
 8005896:	6002      	str	r2, [r0, #0]
 8005898:	e7f9      	b.n	800588e <_calloc_r+0x12>
 800589a:	462a      	mov	r2, r5
 800589c:	4621      	mov	r1, r4
 800589e:	f7fe fa34 	bl	8003d0a <memset>
 80058a2:	e7f4      	b.n	800588e <_calloc_r+0x12>

080058a4 <__ascii_mbtowc>:
 80058a4:	b082      	sub	sp, #8
 80058a6:	b901      	cbnz	r1, 80058aa <__ascii_mbtowc+0x6>
 80058a8:	a901      	add	r1, sp, #4
 80058aa:	b142      	cbz	r2, 80058be <__ascii_mbtowc+0x1a>
 80058ac:	b14b      	cbz	r3, 80058c2 <__ascii_mbtowc+0x1e>
 80058ae:	7813      	ldrb	r3, [r2, #0]
 80058b0:	600b      	str	r3, [r1, #0]
 80058b2:	7812      	ldrb	r2, [r2, #0]
 80058b4:	1e10      	subs	r0, r2, #0
 80058b6:	bf18      	it	ne
 80058b8:	2001      	movne	r0, #1
 80058ba:	b002      	add	sp, #8
 80058bc:	4770      	bx	lr
 80058be:	4610      	mov	r0, r2
 80058c0:	e7fb      	b.n	80058ba <__ascii_mbtowc+0x16>
 80058c2:	f06f 0001 	mvn.w	r0, #1
 80058c6:	e7f8      	b.n	80058ba <__ascii_mbtowc+0x16>

080058c8 <_realloc_r>:
 80058c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058cc:	4607      	mov	r7, r0
 80058ce:	4614      	mov	r4, r2
 80058d0:	460d      	mov	r5, r1
 80058d2:	b921      	cbnz	r1, 80058de <_realloc_r+0x16>
 80058d4:	4611      	mov	r1, r2
 80058d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058da:	f7ff b973 	b.w	8004bc4 <_malloc_r>
 80058de:	b92a      	cbnz	r2, 80058ec <_realloc_r+0x24>
 80058e0:	f7ff f8fe 	bl	8004ae0 <_free_r>
 80058e4:	4625      	mov	r5, r4
 80058e6:	4628      	mov	r0, r5
 80058e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058ec:	f000 f841 	bl	8005972 <_malloc_usable_size_r>
 80058f0:	4284      	cmp	r4, r0
 80058f2:	4606      	mov	r6, r0
 80058f4:	d802      	bhi.n	80058fc <_realloc_r+0x34>
 80058f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80058fa:	d8f4      	bhi.n	80058e6 <_realloc_r+0x1e>
 80058fc:	4621      	mov	r1, r4
 80058fe:	4638      	mov	r0, r7
 8005900:	f7ff f960 	bl	8004bc4 <_malloc_r>
 8005904:	4680      	mov	r8, r0
 8005906:	b908      	cbnz	r0, 800590c <_realloc_r+0x44>
 8005908:	4645      	mov	r5, r8
 800590a:	e7ec      	b.n	80058e6 <_realloc_r+0x1e>
 800590c:	42b4      	cmp	r4, r6
 800590e:	4622      	mov	r2, r4
 8005910:	4629      	mov	r1, r5
 8005912:	bf28      	it	cs
 8005914:	4632      	movcs	r2, r6
 8005916:	f7ff ff85 	bl	8005824 <memcpy>
 800591a:	4629      	mov	r1, r5
 800591c:	4638      	mov	r0, r7
 800591e:	f7ff f8df 	bl	8004ae0 <_free_r>
 8005922:	e7f1      	b.n	8005908 <_realloc_r+0x40>

08005924 <__ascii_wctomb>:
 8005924:	4603      	mov	r3, r0
 8005926:	4608      	mov	r0, r1
 8005928:	b141      	cbz	r1, 800593c <__ascii_wctomb+0x18>
 800592a:	2aff      	cmp	r2, #255	@ 0xff
 800592c:	d904      	bls.n	8005938 <__ascii_wctomb+0x14>
 800592e:	228a      	movs	r2, #138	@ 0x8a
 8005930:	f04f 30ff 	mov.w	r0, #4294967295
 8005934:	601a      	str	r2, [r3, #0]
 8005936:	4770      	bx	lr
 8005938:	2001      	movs	r0, #1
 800593a:	700a      	strb	r2, [r1, #0]
 800593c:	4770      	bx	lr
	...

08005940 <fiprintf>:
 8005940:	b40e      	push	{r1, r2, r3}
 8005942:	b503      	push	{r0, r1, lr}
 8005944:	4601      	mov	r1, r0
 8005946:	ab03      	add	r3, sp, #12
 8005948:	4805      	ldr	r0, [pc, #20]	@ (8005960 <fiprintf+0x20>)
 800594a:	f853 2b04 	ldr.w	r2, [r3], #4
 800594e:	6800      	ldr	r0, [r0, #0]
 8005950:	9301      	str	r3, [sp, #4]
 8005952:	f000 f83d 	bl	80059d0 <_vfiprintf_r>
 8005956:	b002      	add	sp, #8
 8005958:	f85d eb04 	ldr.w	lr, [sp], #4
 800595c:	b003      	add	sp, #12
 800595e:	4770      	bx	lr
 8005960:	20000018 	.word	0x20000018

08005964 <abort>:
 8005964:	2006      	movs	r0, #6
 8005966:	b508      	push	{r3, lr}
 8005968:	f000 fa06 	bl	8005d78 <raise>
 800596c:	2001      	movs	r0, #1
 800596e:	f7fb fc9a 	bl	80012a6 <_exit>

08005972 <_malloc_usable_size_r>:
 8005972:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005976:	1f18      	subs	r0, r3, #4
 8005978:	2b00      	cmp	r3, #0
 800597a:	bfbc      	itt	lt
 800597c:	580b      	ldrlt	r3, [r1, r0]
 800597e:	18c0      	addlt	r0, r0, r3
 8005980:	4770      	bx	lr

08005982 <__sfputc_r>:
 8005982:	6893      	ldr	r3, [r2, #8]
 8005984:	b410      	push	{r4}
 8005986:	3b01      	subs	r3, #1
 8005988:	2b00      	cmp	r3, #0
 800598a:	6093      	str	r3, [r2, #8]
 800598c:	da07      	bge.n	800599e <__sfputc_r+0x1c>
 800598e:	6994      	ldr	r4, [r2, #24]
 8005990:	42a3      	cmp	r3, r4
 8005992:	db01      	blt.n	8005998 <__sfputc_r+0x16>
 8005994:	290a      	cmp	r1, #10
 8005996:	d102      	bne.n	800599e <__sfputc_r+0x1c>
 8005998:	bc10      	pop	{r4}
 800599a:	f000 b931 	b.w	8005c00 <__swbuf_r>
 800599e:	6813      	ldr	r3, [r2, #0]
 80059a0:	1c58      	adds	r0, r3, #1
 80059a2:	6010      	str	r0, [r2, #0]
 80059a4:	7019      	strb	r1, [r3, #0]
 80059a6:	4608      	mov	r0, r1
 80059a8:	bc10      	pop	{r4}
 80059aa:	4770      	bx	lr

080059ac <__sfputs_r>:
 80059ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ae:	4606      	mov	r6, r0
 80059b0:	460f      	mov	r7, r1
 80059b2:	4614      	mov	r4, r2
 80059b4:	18d5      	adds	r5, r2, r3
 80059b6:	42ac      	cmp	r4, r5
 80059b8:	d101      	bne.n	80059be <__sfputs_r+0x12>
 80059ba:	2000      	movs	r0, #0
 80059bc:	e007      	b.n	80059ce <__sfputs_r+0x22>
 80059be:	463a      	mov	r2, r7
 80059c0:	4630      	mov	r0, r6
 80059c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059c6:	f7ff ffdc 	bl	8005982 <__sfputc_r>
 80059ca:	1c43      	adds	r3, r0, #1
 80059cc:	d1f3      	bne.n	80059b6 <__sfputs_r+0xa>
 80059ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080059d0 <_vfiprintf_r>:
 80059d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059d4:	460d      	mov	r5, r1
 80059d6:	4614      	mov	r4, r2
 80059d8:	4698      	mov	r8, r3
 80059da:	4606      	mov	r6, r0
 80059dc:	b09d      	sub	sp, #116	@ 0x74
 80059de:	b118      	cbz	r0, 80059e8 <_vfiprintf_r+0x18>
 80059e0:	6a03      	ldr	r3, [r0, #32]
 80059e2:	b90b      	cbnz	r3, 80059e8 <_vfiprintf_r+0x18>
 80059e4:	f7fe f8f6 	bl	8003bd4 <__sinit>
 80059e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80059ea:	07d9      	lsls	r1, r3, #31
 80059ec:	d405      	bmi.n	80059fa <_vfiprintf_r+0x2a>
 80059ee:	89ab      	ldrh	r3, [r5, #12]
 80059f0:	059a      	lsls	r2, r3, #22
 80059f2:	d402      	bmi.n	80059fa <_vfiprintf_r+0x2a>
 80059f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80059f6:	f7fe fa06 	bl	8003e06 <__retarget_lock_acquire_recursive>
 80059fa:	89ab      	ldrh	r3, [r5, #12]
 80059fc:	071b      	lsls	r3, r3, #28
 80059fe:	d501      	bpl.n	8005a04 <_vfiprintf_r+0x34>
 8005a00:	692b      	ldr	r3, [r5, #16]
 8005a02:	b99b      	cbnz	r3, 8005a2c <_vfiprintf_r+0x5c>
 8005a04:	4629      	mov	r1, r5
 8005a06:	4630      	mov	r0, r6
 8005a08:	f000 f938 	bl	8005c7c <__swsetup_r>
 8005a0c:	b170      	cbz	r0, 8005a2c <_vfiprintf_r+0x5c>
 8005a0e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a10:	07dc      	lsls	r4, r3, #31
 8005a12:	d504      	bpl.n	8005a1e <_vfiprintf_r+0x4e>
 8005a14:	f04f 30ff 	mov.w	r0, #4294967295
 8005a18:	b01d      	add	sp, #116	@ 0x74
 8005a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a1e:	89ab      	ldrh	r3, [r5, #12]
 8005a20:	0598      	lsls	r0, r3, #22
 8005a22:	d4f7      	bmi.n	8005a14 <_vfiprintf_r+0x44>
 8005a24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a26:	f7fe f9ef 	bl	8003e08 <__retarget_lock_release_recursive>
 8005a2a:	e7f3      	b.n	8005a14 <_vfiprintf_r+0x44>
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a30:	2320      	movs	r3, #32
 8005a32:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005a36:	2330      	movs	r3, #48	@ 0x30
 8005a38:	f04f 0901 	mov.w	r9, #1
 8005a3c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a40:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005bec <_vfiprintf_r+0x21c>
 8005a44:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005a48:	4623      	mov	r3, r4
 8005a4a:	469a      	mov	sl, r3
 8005a4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a50:	b10a      	cbz	r2, 8005a56 <_vfiprintf_r+0x86>
 8005a52:	2a25      	cmp	r2, #37	@ 0x25
 8005a54:	d1f9      	bne.n	8005a4a <_vfiprintf_r+0x7a>
 8005a56:	ebba 0b04 	subs.w	fp, sl, r4
 8005a5a:	d00b      	beq.n	8005a74 <_vfiprintf_r+0xa4>
 8005a5c:	465b      	mov	r3, fp
 8005a5e:	4622      	mov	r2, r4
 8005a60:	4629      	mov	r1, r5
 8005a62:	4630      	mov	r0, r6
 8005a64:	f7ff ffa2 	bl	80059ac <__sfputs_r>
 8005a68:	3001      	adds	r0, #1
 8005a6a:	f000 80a7 	beq.w	8005bbc <_vfiprintf_r+0x1ec>
 8005a6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a70:	445a      	add	r2, fp
 8005a72:	9209      	str	r2, [sp, #36]	@ 0x24
 8005a74:	f89a 3000 	ldrb.w	r3, [sl]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	f000 809f 	beq.w	8005bbc <_vfiprintf_r+0x1ec>
 8005a7e:	2300      	movs	r3, #0
 8005a80:	f04f 32ff 	mov.w	r2, #4294967295
 8005a84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a88:	f10a 0a01 	add.w	sl, sl, #1
 8005a8c:	9304      	str	r3, [sp, #16]
 8005a8e:	9307      	str	r3, [sp, #28]
 8005a90:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005a94:	931a      	str	r3, [sp, #104]	@ 0x68
 8005a96:	4654      	mov	r4, sl
 8005a98:	2205      	movs	r2, #5
 8005a9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a9e:	4853      	ldr	r0, [pc, #332]	@ (8005bec <_vfiprintf_r+0x21c>)
 8005aa0:	f7fe f9b3 	bl	8003e0a <memchr>
 8005aa4:	9a04      	ldr	r2, [sp, #16]
 8005aa6:	b9d8      	cbnz	r0, 8005ae0 <_vfiprintf_r+0x110>
 8005aa8:	06d1      	lsls	r1, r2, #27
 8005aaa:	bf44      	itt	mi
 8005aac:	2320      	movmi	r3, #32
 8005aae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ab2:	0713      	lsls	r3, r2, #28
 8005ab4:	bf44      	itt	mi
 8005ab6:	232b      	movmi	r3, #43	@ 0x2b
 8005ab8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005abc:	f89a 3000 	ldrb.w	r3, [sl]
 8005ac0:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ac2:	d015      	beq.n	8005af0 <_vfiprintf_r+0x120>
 8005ac4:	4654      	mov	r4, sl
 8005ac6:	2000      	movs	r0, #0
 8005ac8:	f04f 0c0a 	mov.w	ip, #10
 8005acc:	9a07      	ldr	r2, [sp, #28]
 8005ace:	4621      	mov	r1, r4
 8005ad0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ad4:	3b30      	subs	r3, #48	@ 0x30
 8005ad6:	2b09      	cmp	r3, #9
 8005ad8:	d94b      	bls.n	8005b72 <_vfiprintf_r+0x1a2>
 8005ada:	b1b0      	cbz	r0, 8005b0a <_vfiprintf_r+0x13a>
 8005adc:	9207      	str	r2, [sp, #28]
 8005ade:	e014      	b.n	8005b0a <_vfiprintf_r+0x13a>
 8005ae0:	eba0 0308 	sub.w	r3, r0, r8
 8005ae4:	fa09 f303 	lsl.w	r3, r9, r3
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	46a2      	mov	sl, r4
 8005aec:	9304      	str	r3, [sp, #16]
 8005aee:	e7d2      	b.n	8005a96 <_vfiprintf_r+0xc6>
 8005af0:	9b03      	ldr	r3, [sp, #12]
 8005af2:	1d19      	adds	r1, r3, #4
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	9103      	str	r1, [sp, #12]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	bfbb      	ittet	lt
 8005afc:	425b      	neglt	r3, r3
 8005afe:	f042 0202 	orrlt.w	r2, r2, #2
 8005b02:	9307      	strge	r3, [sp, #28]
 8005b04:	9307      	strlt	r3, [sp, #28]
 8005b06:	bfb8      	it	lt
 8005b08:	9204      	strlt	r2, [sp, #16]
 8005b0a:	7823      	ldrb	r3, [r4, #0]
 8005b0c:	2b2e      	cmp	r3, #46	@ 0x2e
 8005b0e:	d10a      	bne.n	8005b26 <_vfiprintf_r+0x156>
 8005b10:	7863      	ldrb	r3, [r4, #1]
 8005b12:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b14:	d132      	bne.n	8005b7c <_vfiprintf_r+0x1ac>
 8005b16:	9b03      	ldr	r3, [sp, #12]
 8005b18:	3402      	adds	r4, #2
 8005b1a:	1d1a      	adds	r2, r3, #4
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	9203      	str	r2, [sp, #12]
 8005b20:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005b24:	9305      	str	r3, [sp, #20]
 8005b26:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005bf0 <_vfiprintf_r+0x220>
 8005b2a:	2203      	movs	r2, #3
 8005b2c:	4650      	mov	r0, sl
 8005b2e:	7821      	ldrb	r1, [r4, #0]
 8005b30:	f7fe f96b 	bl	8003e0a <memchr>
 8005b34:	b138      	cbz	r0, 8005b46 <_vfiprintf_r+0x176>
 8005b36:	2240      	movs	r2, #64	@ 0x40
 8005b38:	9b04      	ldr	r3, [sp, #16]
 8005b3a:	eba0 000a 	sub.w	r0, r0, sl
 8005b3e:	4082      	lsls	r2, r0
 8005b40:	4313      	orrs	r3, r2
 8005b42:	3401      	adds	r4, #1
 8005b44:	9304      	str	r3, [sp, #16]
 8005b46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b4a:	2206      	movs	r2, #6
 8005b4c:	4829      	ldr	r0, [pc, #164]	@ (8005bf4 <_vfiprintf_r+0x224>)
 8005b4e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005b52:	f7fe f95a 	bl	8003e0a <memchr>
 8005b56:	2800      	cmp	r0, #0
 8005b58:	d03f      	beq.n	8005bda <_vfiprintf_r+0x20a>
 8005b5a:	4b27      	ldr	r3, [pc, #156]	@ (8005bf8 <_vfiprintf_r+0x228>)
 8005b5c:	bb1b      	cbnz	r3, 8005ba6 <_vfiprintf_r+0x1d6>
 8005b5e:	9b03      	ldr	r3, [sp, #12]
 8005b60:	3307      	adds	r3, #7
 8005b62:	f023 0307 	bic.w	r3, r3, #7
 8005b66:	3308      	adds	r3, #8
 8005b68:	9303      	str	r3, [sp, #12]
 8005b6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b6c:	443b      	add	r3, r7
 8005b6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b70:	e76a      	b.n	8005a48 <_vfiprintf_r+0x78>
 8005b72:	460c      	mov	r4, r1
 8005b74:	2001      	movs	r0, #1
 8005b76:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b7a:	e7a8      	b.n	8005ace <_vfiprintf_r+0xfe>
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	f04f 0c0a 	mov.w	ip, #10
 8005b82:	4619      	mov	r1, r3
 8005b84:	3401      	adds	r4, #1
 8005b86:	9305      	str	r3, [sp, #20]
 8005b88:	4620      	mov	r0, r4
 8005b8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b8e:	3a30      	subs	r2, #48	@ 0x30
 8005b90:	2a09      	cmp	r2, #9
 8005b92:	d903      	bls.n	8005b9c <_vfiprintf_r+0x1cc>
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d0c6      	beq.n	8005b26 <_vfiprintf_r+0x156>
 8005b98:	9105      	str	r1, [sp, #20]
 8005b9a:	e7c4      	b.n	8005b26 <_vfiprintf_r+0x156>
 8005b9c:	4604      	mov	r4, r0
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ba4:	e7f0      	b.n	8005b88 <_vfiprintf_r+0x1b8>
 8005ba6:	ab03      	add	r3, sp, #12
 8005ba8:	9300      	str	r3, [sp, #0]
 8005baa:	462a      	mov	r2, r5
 8005bac:	4630      	mov	r0, r6
 8005bae:	4b13      	ldr	r3, [pc, #76]	@ (8005bfc <_vfiprintf_r+0x22c>)
 8005bb0:	a904      	add	r1, sp, #16
 8005bb2:	f7fd fbc7 	bl	8003344 <_printf_float>
 8005bb6:	4607      	mov	r7, r0
 8005bb8:	1c78      	adds	r0, r7, #1
 8005bba:	d1d6      	bne.n	8005b6a <_vfiprintf_r+0x19a>
 8005bbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005bbe:	07d9      	lsls	r1, r3, #31
 8005bc0:	d405      	bmi.n	8005bce <_vfiprintf_r+0x1fe>
 8005bc2:	89ab      	ldrh	r3, [r5, #12]
 8005bc4:	059a      	lsls	r2, r3, #22
 8005bc6:	d402      	bmi.n	8005bce <_vfiprintf_r+0x1fe>
 8005bc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005bca:	f7fe f91d 	bl	8003e08 <__retarget_lock_release_recursive>
 8005bce:	89ab      	ldrh	r3, [r5, #12]
 8005bd0:	065b      	lsls	r3, r3, #25
 8005bd2:	f53f af1f 	bmi.w	8005a14 <_vfiprintf_r+0x44>
 8005bd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005bd8:	e71e      	b.n	8005a18 <_vfiprintf_r+0x48>
 8005bda:	ab03      	add	r3, sp, #12
 8005bdc:	9300      	str	r3, [sp, #0]
 8005bde:	462a      	mov	r2, r5
 8005be0:	4630      	mov	r0, r6
 8005be2:	4b06      	ldr	r3, [pc, #24]	@ (8005bfc <_vfiprintf_r+0x22c>)
 8005be4:	a904      	add	r1, sp, #16
 8005be6:	f7fd fe4b 	bl	8003880 <_printf_i>
 8005bea:	e7e4      	b.n	8005bb6 <_vfiprintf_r+0x1e6>
 8005bec:	08006040 	.word	0x08006040
 8005bf0:	08006046 	.word	0x08006046
 8005bf4:	0800604a 	.word	0x0800604a
 8005bf8:	08003345 	.word	0x08003345
 8005bfc:	080059ad 	.word	0x080059ad

08005c00 <__swbuf_r>:
 8005c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c02:	460e      	mov	r6, r1
 8005c04:	4614      	mov	r4, r2
 8005c06:	4605      	mov	r5, r0
 8005c08:	b118      	cbz	r0, 8005c12 <__swbuf_r+0x12>
 8005c0a:	6a03      	ldr	r3, [r0, #32]
 8005c0c:	b90b      	cbnz	r3, 8005c12 <__swbuf_r+0x12>
 8005c0e:	f7fd ffe1 	bl	8003bd4 <__sinit>
 8005c12:	69a3      	ldr	r3, [r4, #24]
 8005c14:	60a3      	str	r3, [r4, #8]
 8005c16:	89a3      	ldrh	r3, [r4, #12]
 8005c18:	071a      	lsls	r2, r3, #28
 8005c1a:	d501      	bpl.n	8005c20 <__swbuf_r+0x20>
 8005c1c:	6923      	ldr	r3, [r4, #16]
 8005c1e:	b943      	cbnz	r3, 8005c32 <__swbuf_r+0x32>
 8005c20:	4621      	mov	r1, r4
 8005c22:	4628      	mov	r0, r5
 8005c24:	f000 f82a 	bl	8005c7c <__swsetup_r>
 8005c28:	b118      	cbz	r0, 8005c32 <__swbuf_r+0x32>
 8005c2a:	f04f 37ff 	mov.w	r7, #4294967295
 8005c2e:	4638      	mov	r0, r7
 8005c30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c32:	6823      	ldr	r3, [r4, #0]
 8005c34:	6922      	ldr	r2, [r4, #16]
 8005c36:	b2f6      	uxtb	r6, r6
 8005c38:	1a98      	subs	r0, r3, r2
 8005c3a:	6963      	ldr	r3, [r4, #20]
 8005c3c:	4637      	mov	r7, r6
 8005c3e:	4283      	cmp	r3, r0
 8005c40:	dc05      	bgt.n	8005c4e <__swbuf_r+0x4e>
 8005c42:	4621      	mov	r1, r4
 8005c44:	4628      	mov	r0, r5
 8005c46:	f7ff fd9b 	bl	8005780 <_fflush_r>
 8005c4a:	2800      	cmp	r0, #0
 8005c4c:	d1ed      	bne.n	8005c2a <__swbuf_r+0x2a>
 8005c4e:	68a3      	ldr	r3, [r4, #8]
 8005c50:	3b01      	subs	r3, #1
 8005c52:	60a3      	str	r3, [r4, #8]
 8005c54:	6823      	ldr	r3, [r4, #0]
 8005c56:	1c5a      	adds	r2, r3, #1
 8005c58:	6022      	str	r2, [r4, #0]
 8005c5a:	701e      	strb	r6, [r3, #0]
 8005c5c:	6962      	ldr	r2, [r4, #20]
 8005c5e:	1c43      	adds	r3, r0, #1
 8005c60:	429a      	cmp	r2, r3
 8005c62:	d004      	beq.n	8005c6e <__swbuf_r+0x6e>
 8005c64:	89a3      	ldrh	r3, [r4, #12]
 8005c66:	07db      	lsls	r3, r3, #31
 8005c68:	d5e1      	bpl.n	8005c2e <__swbuf_r+0x2e>
 8005c6a:	2e0a      	cmp	r6, #10
 8005c6c:	d1df      	bne.n	8005c2e <__swbuf_r+0x2e>
 8005c6e:	4621      	mov	r1, r4
 8005c70:	4628      	mov	r0, r5
 8005c72:	f7ff fd85 	bl	8005780 <_fflush_r>
 8005c76:	2800      	cmp	r0, #0
 8005c78:	d0d9      	beq.n	8005c2e <__swbuf_r+0x2e>
 8005c7a:	e7d6      	b.n	8005c2a <__swbuf_r+0x2a>

08005c7c <__swsetup_r>:
 8005c7c:	b538      	push	{r3, r4, r5, lr}
 8005c7e:	4b29      	ldr	r3, [pc, #164]	@ (8005d24 <__swsetup_r+0xa8>)
 8005c80:	4605      	mov	r5, r0
 8005c82:	6818      	ldr	r0, [r3, #0]
 8005c84:	460c      	mov	r4, r1
 8005c86:	b118      	cbz	r0, 8005c90 <__swsetup_r+0x14>
 8005c88:	6a03      	ldr	r3, [r0, #32]
 8005c8a:	b90b      	cbnz	r3, 8005c90 <__swsetup_r+0x14>
 8005c8c:	f7fd ffa2 	bl	8003bd4 <__sinit>
 8005c90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c94:	0719      	lsls	r1, r3, #28
 8005c96:	d422      	bmi.n	8005cde <__swsetup_r+0x62>
 8005c98:	06da      	lsls	r2, r3, #27
 8005c9a:	d407      	bmi.n	8005cac <__swsetup_r+0x30>
 8005c9c:	2209      	movs	r2, #9
 8005c9e:	602a      	str	r2, [r5, #0]
 8005ca0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ca8:	81a3      	strh	r3, [r4, #12]
 8005caa:	e033      	b.n	8005d14 <__swsetup_r+0x98>
 8005cac:	0758      	lsls	r0, r3, #29
 8005cae:	d512      	bpl.n	8005cd6 <__swsetup_r+0x5a>
 8005cb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005cb2:	b141      	cbz	r1, 8005cc6 <__swsetup_r+0x4a>
 8005cb4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005cb8:	4299      	cmp	r1, r3
 8005cba:	d002      	beq.n	8005cc2 <__swsetup_r+0x46>
 8005cbc:	4628      	mov	r0, r5
 8005cbe:	f7fe ff0f 	bl	8004ae0 <_free_r>
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	6363      	str	r3, [r4, #52]	@ 0x34
 8005cc6:	89a3      	ldrh	r3, [r4, #12]
 8005cc8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005ccc:	81a3      	strh	r3, [r4, #12]
 8005cce:	2300      	movs	r3, #0
 8005cd0:	6063      	str	r3, [r4, #4]
 8005cd2:	6923      	ldr	r3, [r4, #16]
 8005cd4:	6023      	str	r3, [r4, #0]
 8005cd6:	89a3      	ldrh	r3, [r4, #12]
 8005cd8:	f043 0308 	orr.w	r3, r3, #8
 8005cdc:	81a3      	strh	r3, [r4, #12]
 8005cde:	6923      	ldr	r3, [r4, #16]
 8005ce0:	b94b      	cbnz	r3, 8005cf6 <__swsetup_r+0x7a>
 8005ce2:	89a3      	ldrh	r3, [r4, #12]
 8005ce4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005ce8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cec:	d003      	beq.n	8005cf6 <__swsetup_r+0x7a>
 8005cee:	4621      	mov	r1, r4
 8005cf0:	4628      	mov	r0, r5
 8005cf2:	f000 f882 	bl	8005dfa <__smakebuf_r>
 8005cf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cfa:	f013 0201 	ands.w	r2, r3, #1
 8005cfe:	d00a      	beq.n	8005d16 <__swsetup_r+0x9a>
 8005d00:	2200      	movs	r2, #0
 8005d02:	60a2      	str	r2, [r4, #8]
 8005d04:	6962      	ldr	r2, [r4, #20]
 8005d06:	4252      	negs	r2, r2
 8005d08:	61a2      	str	r2, [r4, #24]
 8005d0a:	6922      	ldr	r2, [r4, #16]
 8005d0c:	b942      	cbnz	r2, 8005d20 <__swsetup_r+0xa4>
 8005d0e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005d12:	d1c5      	bne.n	8005ca0 <__swsetup_r+0x24>
 8005d14:	bd38      	pop	{r3, r4, r5, pc}
 8005d16:	0799      	lsls	r1, r3, #30
 8005d18:	bf58      	it	pl
 8005d1a:	6962      	ldrpl	r2, [r4, #20]
 8005d1c:	60a2      	str	r2, [r4, #8]
 8005d1e:	e7f4      	b.n	8005d0a <__swsetup_r+0x8e>
 8005d20:	2000      	movs	r0, #0
 8005d22:	e7f7      	b.n	8005d14 <__swsetup_r+0x98>
 8005d24:	20000018 	.word	0x20000018

08005d28 <_raise_r>:
 8005d28:	291f      	cmp	r1, #31
 8005d2a:	b538      	push	{r3, r4, r5, lr}
 8005d2c:	4605      	mov	r5, r0
 8005d2e:	460c      	mov	r4, r1
 8005d30:	d904      	bls.n	8005d3c <_raise_r+0x14>
 8005d32:	2316      	movs	r3, #22
 8005d34:	6003      	str	r3, [r0, #0]
 8005d36:	f04f 30ff 	mov.w	r0, #4294967295
 8005d3a:	bd38      	pop	{r3, r4, r5, pc}
 8005d3c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005d3e:	b112      	cbz	r2, 8005d46 <_raise_r+0x1e>
 8005d40:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005d44:	b94b      	cbnz	r3, 8005d5a <_raise_r+0x32>
 8005d46:	4628      	mov	r0, r5
 8005d48:	f000 f830 	bl	8005dac <_getpid_r>
 8005d4c:	4622      	mov	r2, r4
 8005d4e:	4601      	mov	r1, r0
 8005d50:	4628      	mov	r0, r5
 8005d52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d56:	f000 b817 	b.w	8005d88 <_kill_r>
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d00a      	beq.n	8005d74 <_raise_r+0x4c>
 8005d5e:	1c59      	adds	r1, r3, #1
 8005d60:	d103      	bne.n	8005d6a <_raise_r+0x42>
 8005d62:	2316      	movs	r3, #22
 8005d64:	6003      	str	r3, [r0, #0]
 8005d66:	2001      	movs	r0, #1
 8005d68:	e7e7      	b.n	8005d3a <_raise_r+0x12>
 8005d6a:	2100      	movs	r1, #0
 8005d6c:	4620      	mov	r0, r4
 8005d6e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005d72:	4798      	blx	r3
 8005d74:	2000      	movs	r0, #0
 8005d76:	e7e0      	b.n	8005d3a <_raise_r+0x12>

08005d78 <raise>:
 8005d78:	4b02      	ldr	r3, [pc, #8]	@ (8005d84 <raise+0xc>)
 8005d7a:	4601      	mov	r1, r0
 8005d7c:	6818      	ldr	r0, [r3, #0]
 8005d7e:	f7ff bfd3 	b.w	8005d28 <_raise_r>
 8005d82:	bf00      	nop
 8005d84:	20000018 	.word	0x20000018

08005d88 <_kill_r>:
 8005d88:	b538      	push	{r3, r4, r5, lr}
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	4d06      	ldr	r5, [pc, #24]	@ (8005da8 <_kill_r+0x20>)
 8005d8e:	4604      	mov	r4, r0
 8005d90:	4608      	mov	r0, r1
 8005d92:	4611      	mov	r1, r2
 8005d94:	602b      	str	r3, [r5, #0]
 8005d96:	f7fb fa76 	bl	8001286 <_kill>
 8005d9a:	1c43      	adds	r3, r0, #1
 8005d9c:	d102      	bne.n	8005da4 <_kill_r+0x1c>
 8005d9e:	682b      	ldr	r3, [r5, #0]
 8005da0:	b103      	cbz	r3, 8005da4 <_kill_r+0x1c>
 8005da2:	6023      	str	r3, [r4, #0]
 8005da4:	bd38      	pop	{r3, r4, r5, pc}
 8005da6:	bf00      	nop
 8005da8:	200003ac 	.word	0x200003ac

08005dac <_getpid_r>:
 8005dac:	f7fb ba64 	b.w	8001278 <_getpid>

08005db0 <__swhatbuf_r>:
 8005db0:	b570      	push	{r4, r5, r6, lr}
 8005db2:	460c      	mov	r4, r1
 8005db4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005db8:	4615      	mov	r5, r2
 8005dba:	2900      	cmp	r1, #0
 8005dbc:	461e      	mov	r6, r3
 8005dbe:	b096      	sub	sp, #88	@ 0x58
 8005dc0:	da0c      	bge.n	8005ddc <__swhatbuf_r+0x2c>
 8005dc2:	89a3      	ldrh	r3, [r4, #12]
 8005dc4:	2100      	movs	r1, #0
 8005dc6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005dca:	bf14      	ite	ne
 8005dcc:	2340      	movne	r3, #64	@ 0x40
 8005dce:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005dd2:	2000      	movs	r0, #0
 8005dd4:	6031      	str	r1, [r6, #0]
 8005dd6:	602b      	str	r3, [r5, #0]
 8005dd8:	b016      	add	sp, #88	@ 0x58
 8005dda:	bd70      	pop	{r4, r5, r6, pc}
 8005ddc:	466a      	mov	r2, sp
 8005dde:	f000 f849 	bl	8005e74 <_fstat_r>
 8005de2:	2800      	cmp	r0, #0
 8005de4:	dbed      	blt.n	8005dc2 <__swhatbuf_r+0x12>
 8005de6:	9901      	ldr	r1, [sp, #4]
 8005de8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005dec:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005df0:	4259      	negs	r1, r3
 8005df2:	4159      	adcs	r1, r3
 8005df4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005df8:	e7eb      	b.n	8005dd2 <__swhatbuf_r+0x22>

08005dfa <__smakebuf_r>:
 8005dfa:	898b      	ldrh	r3, [r1, #12]
 8005dfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005dfe:	079d      	lsls	r5, r3, #30
 8005e00:	4606      	mov	r6, r0
 8005e02:	460c      	mov	r4, r1
 8005e04:	d507      	bpl.n	8005e16 <__smakebuf_r+0x1c>
 8005e06:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005e0a:	6023      	str	r3, [r4, #0]
 8005e0c:	6123      	str	r3, [r4, #16]
 8005e0e:	2301      	movs	r3, #1
 8005e10:	6163      	str	r3, [r4, #20]
 8005e12:	b003      	add	sp, #12
 8005e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e16:	466a      	mov	r2, sp
 8005e18:	ab01      	add	r3, sp, #4
 8005e1a:	f7ff ffc9 	bl	8005db0 <__swhatbuf_r>
 8005e1e:	9f00      	ldr	r7, [sp, #0]
 8005e20:	4605      	mov	r5, r0
 8005e22:	4639      	mov	r1, r7
 8005e24:	4630      	mov	r0, r6
 8005e26:	f7fe fecd 	bl	8004bc4 <_malloc_r>
 8005e2a:	b948      	cbnz	r0, 8005e40 <__smakebuf_r+0x46>
 8005e2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e30:	059a      	lsls	r2, r3, #22
 8005e32:	d4ee      	bmi.n	8005e12 <__smakebuf_r+0x18>
 8005e34:	f023 0303 	bic.w	r3, r3, #3
 8005e38:	f043 0302 	orr.w	r3, r3, #2
 8005e3c:	81a3      	strh	r3, [r4, #12]
 8005e3e:	e7e2      	b.n	8005e06 <__smakebuf_r+0xc>
 8005e40:	89a3      	ldrh	r3, [r4, #12]
 8005e42:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005e46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e4a:	81a3      	strh	r3, [r4, #12]
 8005e4c:	9b01      	ldr	r3, [sp, #4]
 8005e4e:	6020      	str	r0, [r4, #0]
 8005e50:	b15b      	cbz	r3, 8005e6a <__smakebuf_r+0x70>
 8005e52:	4630      	mov	r0, r6
 8005e54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e58:	f000 f81e 	bl	8005e98 <_isatty_r>
 8005e5c:	b128      	cbz	r0, 8005e6a <__smakebuf_r+0x70>
 8005e5e:	89a3      	ldrh	r3, [r4, #12]
 8005e60:	f023 0303 	bic.w	r3, r3, #3
 8005e64:	f043 0301 	orr.w	r3, r3, #1
 8005e68:	81a3      	strh	r3, [r4, #12]
 8005e6a:	89a3      	ldrh	r3, [r4, #12]
 8005e6c:	431d      	orrs	r5, r3
 8005e6e:	81a5      	strh	r5, [r4, #12]
 8005e70:	e7cf      	b.n	8005e12 <__smakebuf_r+0x18>
	...

08005e74 <_fstat_r>:
 8005e74:	b538      	push	{r3, r4, r5, lr}
 8005e76:	2300      	movs	r3, #0
 8005e78:	4d06      	ldr	r5, [pc, #24]	@ (8005e94 <_fstat_r+0x20>)
 8005e7a:	4604      	mov	r4, r0
 8005e7c:	4608      	mov	r0, r1
 8005e7e:	4611      	mov	r1, r2
 8005e80:	602b      	str	r3, [r5, #0]
 8005e82:	f7fb fa5f 	bl	8001344 <_fstat>
 8005e86:	1c43      	adds	r3, r0, #1
 8005e88:	d102      	bne.n	8005e90 <_fstat_r+0x1c>
 8005e8a:	682b      	ldr	r3, [r5, #0]
 8005e8c:	b103      	cbz	r3, 8005e90 <_fstat_r+0x1c>
 8005e8e:	6023      	str	r3, [r4, #0]
 8005e90:	bd38      	pop	{r3, r4, r5, pc}
 8005e92:	bf00      	nop
 8005e94:	200003ac 	.word	0x200003ac

08005e98 <_isatty_r>:
 8005e98:	b538      	push	{r3, r4, r5, lr}
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	4d05      	ldr	r5, [pc, #20]	@ (8005eb4 <_isatty_r+0x1c>)
 8005e9e:	4604      	mov	r4, r0
 8005ea0:	4608      	mov	r0, r1
 8005ea2:	602b      	str	r3, [r5, #0]
 8005ea4:	f7fb fa5d 	bl	8001362 <_isatty>
 8005ea8:	1c43      	adds	r3, r0, #1
 8005eaa:	d102      	bne.n	8005eb2 <_isatty_r+0x1a>
 8005eac:	682b      	ldr	r3, [r5, #0]
 8005eae:	b103      	cbz	r3, 8005eb2 <_isatty_r+0x1a>
 8005eb0:	6023      	str	r3, [r4, #0]
 8005eb2:	bd38      	pop	{r3, r4, r5, pc}
 8005eb4:	200003ac 	.word	0x200003ac

08005eb8 <_init>:
 8005eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eba:	bf00      	nop
 8005ebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ebe:	bc08      	pop	{r3}
 8005ec0:	469e      	mov	lr, r3
 8005ec2:	4770      	bx	lr

08005ec4 <_fini>:
 8005ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ec6:	bf00      	nop
 8005ec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eca:	bc08      	pop	{r3}
 8005ecc:	469e      	mov	lr, r3
 8005ece:	4770      	bx	lr
