#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5af20e9e6e60 .scope module, "sineTop_tb" "sineTop_tb" 2 4;
 .timescale -9 -12;
v0x5af20ea0a5f0_0 .var "clk", 0 0;
v0x5af20ea0a6b0_0 .net "done", 0 0, v0x5af20e9dcc30_0;  1 drivers
v0x5af20ea0a7c0_0 .net "rBus", 17 0, L_0x5af20e9db170;  1 drivers
v0x5af20ea0a8b0_0 .var "rst", 0 0;
v0x5af20ea0a950_0 .var "start", 0 0;
v0x5af20ea0aa90_0 .var "xBus", 15 0;
E_0x5af20e9b6940 .event anyedge, v0x5af20e9dcc30_0;
S_0x5af20e9e29e0 .scope module, "dut" "sineTop" 2 11, 3 280 0, S_0x5af20e9e6e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "xBus";
    .port_info 4 /OUTPUT 18 "rBus";
    .port_info 5 /OUTPUT 1 "done";
v0x5af20ea09940_0 .net "clk", 0 0, v0x5af20ea0a5f0_0;  1 drivers
v0x5af20ea09a00_0 .net "cnt8", 0 0, L_0x5af20ea1d590;  1 drivers
v0x5af20ea09b10_0 .net "cntUp", 0 0, v0x5af20e9dcb30_0;  1 drivers
v0x5af20ea09bb0_0 .net "done", 0 0, v0x5af20e9dcc30_0;  alias, 1 drivers
v0x5af20ea09c80_0 .net "init0", 0 0, v0x5af20e9b28e0_0;  1 drivers
v0x5af20ea09d70_0 .net "initSsel", 0 0, v0x5af20e9b29e0_0;  1 drivers
v0x5af20ea09e60_0 .net "initTsel", 0 0, v0x5af20ea02c40_0;  1 drivers
v0x5af20ea09f50_0 .net "ldSine", 0 0, v0x5af20ea02d00_0;  1 drivers
v0x5af20ea09ff0_0 .net "ldT", 0 0, v0x5af20ea02dc0_0;  1 drivers
v0x5af20ea0a090_0 .net "ldX", 0 0, v0x5af20ea02e80_0;  1 drivers
v0x5af20ea0a130_0 .net "rBus", 17 0, L_0x5af20e9db170;  alias, 1 drivers
v0x5af20ea0a1d0_0 .net "rst", 0 0, v0x5af20ea0a8b0_0;  1 drivers
v0x5af20ea0a270_0 .net "selXorI", 0 0, v0x5af20ea030e0_0;  1 drivers
v0x5af20ea0a310_0 .net "start", 0 0, v0x5af20ea0a950_0;  1 drivers
v0x5af20ea0a3b0_0 .net "sub", 0 0, v0x5af20ea03400_0;  1 drivers
v0x5af20ea0a4a0_0 .net "xBus", 15 0, v0x5af20ea0aa90_0;  1 drivers
S_0x5af20e9e1030 .scope module, "sineControl" "sineControlUnit" 3 290, 3 174 0, S_0x5af20e9e29e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "cnt8";
    .port_info 4 /OUTPUT 1 "ldX";
    .port_info 5 /OUTPUT 1 "ldT";
    .port_info 6 /OUTPUT 1 "initTsel";
    .port_info 7 /OUTPUT 1 "initSsel";
    .port_info 8 /OUTPUT 1 "init0";
    .port_info 9 /OUTPUT 1 "ldSine";
    .port_info 10 /OUTPUT 1 "selXorI";
    .port_info 11 /OUTPUT 1 "cntUp";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 1 "sub";
P_0x5af20e9de660 .param/l "DONE" 0 3 196, C4<101>;
P_0x5af20e9de6a0 .param/l "IDLE" 0 3 191, C4<000>;
P_0x5af20e9de6e0 .param/l "INIT" 0 3 192, C4<001>;
P_0x5af20e9de720 .param/l "ITERATE1" 0 3 193, C4<010>;
P_0x5af20e9de760 .param/l "ITERATE2" 0 3 194, C4<011>;
P_0x5af20e9de7a0 .param/l "SINE" 0 3 195, C4<100>;
v0x5af20e9db290_0 .net "clk", 0 0, v0x5af20ea0a5f0_0;  alias, 1 drivers
v0x5af20e9db390_0 .net "cnt8", 0 0, L_0x5af20ea1d590;  alias, 1 drivers
v0x5af20e9dcb30_0 .var "cntUp", 0 0;
v0x5af20e9dcc30_0 .var "done", 0 0;
v0x5af20e9b28e0_0 .var "init0", 0 0;
v0x5af20e9b29e0_0 .var "initSsel", 0 0;
v0x5af20ea02c40_0 .var "initTsel", 0 0;
v0x5af20ea02d00_0 .var "ldSine", 0 0;
v0x5af20ea02dc0_0 .var "ldT", 0 0;
v0x5af20ea02e80_0 .var "ldX", 0 0;
v0x5af20ea02f40_0 .var "next", 2 0;
v0x5af20ea03020_0 .net "rst", 0 0, v0x5af20ea0a8b0_0;  alias, 1 drivers
v0x5af20ea030e0_0 .var "selXorI", 0 0;
v0x5af20ea031a0_0 .var "sign", 0 0;
v0x5af20ea03260_0 .net "start", 0 0, v0x5af20ea0a950_0;  alias, 1 drivers
v0x5af20ea03320_0 .var "state", 2 0;
v0x5af20ea03400_0 .var "sub", 0 0;
E_0x5af20e9b66f0 .event anyedge, v0x5af20ea03320_0, v0x5af20ea03260_0, v0x5af20ea031a0_0, v0x5af20e9db390_0;
E_0x5af20e99f370 .event posedge, v0x5af20ea03020_0, v0x5af20e9db290_0;
S_0x5af20ea03680 .scope module, "sineDataPath" "sineDataPathUnit" 3 297, 3 85 0, S_0x5af20e9e29e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cntUp";
    .port_info 3 /INPUT 1 "init0";
    .port_info 4 /INPUT 1 "ldX";
    .port_info 5 /INPUT 1 "ldT";
    .port_info 6 /INPUT 1 "ldSine";
    .port_info 7 /INPUT 1 "selXorI";
    .port_info 8 /INPUT 1 "sub";
    .port_info 9 /INPUT 1 "initTsel";
    .port_info 10 /INPUT 1 "initSsel";
    .port_info 11 /INPUT 16 "xBus";
    .port_info 12 /OUTPUT 1 "cnt8";
    .port_info 13 /OUTPUT 18 "rBus";
L_0x5af20ea1baa0 .functor BUFZ 18, v0x5af20ea04ab0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x5af20e9db170 .functor BUFZ 18, v0x5af20ea04ab0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x73d36b8d7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5af20ea061b0_0 .net/2u *"_ivl_18", 1 0, L_0x73d36b8d7138;  1 drivers
v0x5af20ea062b0_0 .net *"_ivl_2", 31 0, L_0x5af20ea0aba0;  1 drivers
v0x5af20ea06390_0 .net *"_ivl_20", 17 0, L_0x5af20ea1b1e0;  1 drivers
v0x5af20ea06450_0 .net *"_ivl_28", 31 0, L_0x5af20ea1b590;  1 drivers
L_0x73d36b8d71c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5af20ea06530_0 .net *"_ivl_31", 15 0, L_0x73d36b8d71c8;  1 drivers
v0x5af20ea06610_0 .net *"_ivl_32", 31 0, L_0x5af20ea1b6d0;  1 drivers
L_0x73d36b8d7210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5af20ea066f0_0 .net *"_ivl_35", 15 0, L_0x73d36b8d7210;  1 drivers
v0x5af20ea067d0_0 .net *"_ivl_41", 0 0, L_0x5af20ea1bb10;  1 drivers
v0x5af20ea068b0_0 .net *"_ivl_42", 1 0, L_0x5af20ea1bbb0;  1 drivers
v0x5af20ea06a20_0 .net *"_ivl_44", 17 0, L_0x5af20ea1bd20;  1 drivers
L_0x73d36b8d7258 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5af20ea06b00_0 .net *"_ivl_46", 17 0, L_0x73d36b8d7258;  1 drivers
v0x5af20ea06be0_0 .net *"_ivl_49", 17 0, L_0x5af20ea1bee0;  1 drivers
L_0x73d36b8d7060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5af20ea06cc0_0 .net *"_ivl_5", 15 0, L_0x73d36b8d7060;  1 drivers
v0x5af20ea06da0_0 .net *"_ivl_51", 0 0, L_0x5af20ea1c060;  1 drivers
v0x5af20ea06e80_0 .net *"_ivl_52", 1 0, L_0x5af20ea1c100;  1 drivers
v0x5af20ea06f60_0 .net *"_ivl_54", 17 0, L_0x5af20ea1c290;  1 drivers
v0x5af20ea07040_0 .net *"_ivl_6", 31 0, L_0x5af20ea1ad00;  1 drivers
v0x5af20ea07120_0 .net *"_ivl_61", 0 0, L_0x5af20ea1c1f0;  1 drivers
v0x5af20ea07200_0 .net *"_ivl_62", 18 0, L_0x5af20ea1c610;  1 drivers
v0x5af20ea072e0_0 .net *"_ivl_65", 0 0, L_0x5af20ea1c7c0;  1 drivers
v0x5af20ea073c0_0 .net *"_ivl_66", 18 0, L_0x5af20ea1c8b0;  1 drivers
v0x5af20ea074a0_0 .net/s *"_ivl_70", 31 0, L_0x5af20ea1cbb0;  1 drivers
L_0x73d36b8d72a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5af20ea07580_0 .net/2s *"_ivl_72", 31 0, L_0x73d36b8d72a0;  1 drivers
v0x5af20ea07660_0 .net *"_ivl_74", 0 0, L_0x5af20ea1cdb0;  1 drivers
L_0x73d36b8d72e8 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5af20ea07720_0 .net/2u *"_ivl_76", 17 0, L_0x73d36b8d72e8;  1 drivers
L_0x73d36b8d7330 .functor BUFT 1, C4<0011111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5af20ea07800_0 .net/2u *"_ivl_78", 18 0, L_0x73d36b8d7330;  1 drivers
v0x5af20ea078e0_0 .net *"_ivl_80", 0 0, L_0x5af20ea1cef0;  1 drivers
L_0x73d36b8d7378 .functor BUFT 1, C4<011111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5af20ea079a0_0 .net/2u *"_ivl_82", 17 0, L_0x73d36b8d7378;  1 drivers
v0x5af20ea07a80_0 .net *"_ivl_85", 17 0, L_0x5af20ea1d0d0;  1 drivers
v0x5af20ea07b60_0 .net *"_ivl_86", 17 0, L_0x5af20ea1d170;  1 drivers
L_0x73d36b8d70a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5af20ea07c40_0 .net *"_ivl_9", 15 0, L_0x73d36b8d70a8;  1 drivers
L_0x73d36b8d73c0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x5af20ea07d20_0 .net/2u *"_ivl_90", 2 0, L_0x73d36b8d73c0;  1 drivers
v0x5af20ea07e00_0 .net/s "addOut", 17 0, L_0x5af20ea1d3b0;  1 drivers
v0x5af20ea080f0_0 .net "clk", 0 0, v0x5af20ea0a5f0_0;  alias, 1 drivers
v0x5af20ea08190_0 .net "cnt8", 0 0, L_0x5af20ea1d590;  alias, 1 drivers
v0x5af20ea08230_0 .net "cntOut", 2 0, v0x5af20ea03b70_0;  1 drivers
v0x5af20ea082d0_0 .net "cntUp", 0 0, v0x5af20e9dcb30_0;  alias, 1 drivers
v0x5af20ea08370_0 .net/s "fullAdd", 18 0, L_0x5af20ea1ca70;  1 drivers
v0x5af20ea08450_0 .net "init0", 0 0, v0x5af20e9b28e0_0;  alias, 1 drivers
v0x5af20ea08540_0 .net "initSsel", 0 0, v0x5af20e9b29e0_0;  alias, 1 drivers
v0x5af20ea085e0_0 .net "initTsel", 0 0, v0x5af20ea02c40_0;  alias, 1 drivers
v0x5af20ea08680_0 .net "ldSine", 0 0, v0x5af20ea02d00_0;  alias, 1 drivers
v0x5af20ea08770_0 .net "ldT", 0 0, v0x5af20ea02dc0_0;  alias, 1 drivers
v0x5af20ea08860_0 .net "ldX", 0 0, v0x5af20ea02e80_0;  alias, 1 drivers
v0x5af20ea08950_0 .net "lutOut", 15 0, v0x5af20ea041a0_0;  1 drivers
v0x5af20ea089f0_0 .net "multOut", 15 0, L_0x5af20ea1b960;  1 drivers
v0x5af20ea08a90_0 .net "multResult", 31 0, L_0x5af20ea1b820;  1 drivers
v0x5af20ea08b70_0 .net "muxOut", 15 0, L_0x5af20ea1b450;  1 drivers
v0x5af20ea08c50_0 .net "rBus", 17 0, L_0x5af20e9db170;  alias, 1 drivers
v0x5af20ea08d30_0 .net "rst", 0 0, v0x5af20ea0a8b0_0;  alias, 1 drivers
v0x5af20ea08dd0_0 .net/s "sSineOut", 17 0, L_0x5af20ea1baa0;  1 drivers
v0x5af20ea08eb0_0 .net "selXorI", 0 0, v0x5af20ea030e0_0;  alias, 1 drivers
v0x5af20ea08f50_0 .net "sineOut", 17 0, v0x5af20ea04ab0_0;  1 drivers
v0x5af20ea08ff0_0 .net "sine_in", 17 0, L_0x5af20ea1b310;  1 drivers
v0x5af20ea09090_0 .net "sub", 0 0, v0x5af20ea03400_0;  alias, 1 drivers
v0x5af20ea09160_0 .net "tOut", 15 0, v0x5af20ea054e0_0;  1 drivers
v0x5af20ea09230_0 .net "t_in", 15 0, L_0x5af20ea1b050;  1 drivers
v0x5af20ea09300_0 .net/s "termExtended", 17 0, L_0x5af20ea1c380;  1 drivers
v0x5af20ea093a0_0 .net "xBus", 15 0, v0x5af20ea0aa90_0;  alias, 1 drivers
v0x5af20ea09490_0 .net "xOut", 15 0, v0x5af20ea05ec0_0;  1 drivers
v0x5af20ea09560_0 .net "xSq", 15 0, L_0x5af20ea1af30;  1 drivers
v0x5af20ea09620_0 .net "xSq_full", 31 0, L_0x5af20ea1adf0;  1 drivers
L_0x5af20ea0aba0 .concat [ 16 16 0 0], v0x5af20ea0aa90_0, L_0x73d36b8d7060;
L_0x5af20ea1ad00 .concat [ 16 16 0 0], v0x5af20ea0aa90_0, L_0x73d36b8d70a8;
L_0x5af20ea1adf0 .arith/mult 32, L_0x5af20ea0aba0, L_0x5af20ea1ad00;
L_0x5af20ea1af30 .part L_0x5af20ea1adf0, 16, 16;
L_0x5af20ea1b050 .functor MUXZ 16, L_0x5af20ea1b960, v0x5af20ea05ec0_0, v0x5af20ea02c40_0, C4<>;
L_0x5af20ea1b1e0 .concat [ 16 2 0 0], v0x5af20ea05ec0_0, L_0x73d36b8d7138;
L_0x5af20ea1b310 .functor MUXZ 18, L_0x5af20ea1d3b0, L_0x5af20ea1b1e0, v0x5af20e9b29e0_0, C4<>;
L_0x5af20ea1b450 .functor MUXZ 16, v0x5af20ea041a0_0, L_0x5af20ea1af30, v0x5af20ea030e0_0, C4<>;
L_0x5af20ea1b590 .concat [ 16 16 0 0], v0x5af20ea054e0_0, L_0x73d36b8d71c8;
L_0x5af20ea1b6d0 .concat [ 16 16 0 0], L_0x5af20ea1b450, L_0x73d36b8d7210;
L_0x5af20ea1b820 .arith/mult 32, L_0x5af20ea1b590, L_0x5af20ea1b6d0;
L_0x5af20ea1b960 .part L_0x5af20ea1b820, 16, 16;
L_0x5af20ea1bb10 .part v0x5af20ea054e0_0, 15, 1;
L_0x5af20ea1bbb0 .concat [ 1 1 0 0], L_0x5af20ea1bb10, L_0x5af20ea1bb10;
L_0x5af20ea1bd20 .concat [ 16 2 0 0], v0x5af20ea054e0_0, L_0x5af20ea1bbb0;
L_0x5af20ea1bee0 .arith/sub 18, L_0x73d36b8d7258, L_0x5af20ea1bd20;
L_0x5af20ea1c060 .part v0x5af20ea054e0_0, 15, 1;
L_0x5af20ea1c100 .concat [ 1 1 0 0], L_0x5af20ea1c060, L_0x5af20ea1c060;
L_0x5af20ea1c290 .concat [ 16 2 0 0], v0x5af20ea054e0_0, L_0x5af20ea1c100;
L_0x5af20ea1c380 .functor MUXZ 18, L_0x5af20ea1c290, L_0x5af20ea1bee0, v0x5af20ea03400_0, C4<>;
L_0x5af20ea1c1f0 .part L_0x5af20ea1baa0, 17, 1;
L_0x5af20ea1c610 .concat [ 18 1 0 0], L_0x5af20ea1baa0, L_0x5af20ea1c1f0;
L_0x5af20ea1c7c0 .part L_0x5af20ea1c380, 17, 1;
L_0x5af20ea1c8b0 .concat [ 18 1 0 0], L_0x5af20ea1c380, L_0x5af20ea1c7c0;
L_0x5af20ea1ca70 .arith/sum 19, L_0x5af20ea1c610, L_0x5af20ea1c8b0;
L_0x5af20ea1cbb0 .extend/s 32, L_0x5af20ea1ca70;
L_0x5af20ea1cdb0 .cmp/gt.s 32, L_0x73d36b8d72a0, L_0x5af20ea1cbb0;
L_0x5af20ea1cef0 .cmp/gt 19, L_0x5af20ea1ca70, L_0x73d36b8d7330;
L_0x5af20ea1d0d0 .part L_0x5af20ea1ca70, 0, 18;
L_0x5af20ea1d170 .functor MUXZ 18, L_0x5af20ea1d0d0, L_0x73d36b8d7378, L_0x5af20ea1cef0, C4<>;
L_0x5af20ea1d3b0 .functor MUXZ 18, L_0x5af20ea1d170, L_0x73d36b8d72e8, L_0x5af20ea1cdb0, C4<>;
L_0x5af20ea1d590 .cmp/eq 3, v0x5af20ea03b70_0, L_0x73d36b8d73c0;
S_0x5af20ea03830 .scope module, "cntr" "cntReg" 3 108, 3 31 0, S_0x5af20ea03680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cntUp";
    .port_info 3 /INPUT 1 "init0";
    .port_info 4 /OUTPUT 3 "cnt";
P_0x5af20ea03a10 .param/l "m" 0 3 32, +C4<00000000000000000000000000000011>;
v0x5af20ea03ab0_0 .net "clk", 0 0, v0x5af20ea0a5f0_0;  alias, 1 drivers
v0x5af20ea03b70_0 .var "cnt", 2 0;
v0x5af20ea03c30_0 .net "cntUp", 0 0, v0x5af20e9dcb30_0;  alias, 1 drivers
v0x5af20ea03cd0_0 .net "init0", 0 0, v0x5af20e9b28e0_0;  alias, 1 drivers
v0x5af20ea03d70_0 .net "rst", 0 0, v0x5af20ea0a8b0_0;  alias, 1 drivers
S_0x5af20ea03e80 .scope module, "lut" "sineLUT" 3 113, 3 57 0, S_0x5af20ea03680;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "addr";
    .port_info 1 /OUTPUT 16 "out";
v0x5af20ea040c0_0 .net "addr", 2 0, v0x5af20ea03b70_0;  alias, 1 drivers
v0x5af20ea041a0_0 .var "dataOut", 15 0;
v0x5af20ea04260_0 .net "out", 15 0, v0x5af20ea041a0_0;  alias, 1 drivers
E_0x5af20e9e7f70 .event anyedge, v0x5af20ea03b70_0;
S_0x5af20ea043b0 .scope module, "sineReg" "nBitReg" 3 138, 3 8 0, S_0x5af20ea03680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 18 "in";
    .port_info 5 /OUTPUT 18 "out";
P_0x5af20e9e65f0 .param/l "INIT_VALUE" 0 3 10, C4<000000000000000000>;
P_0x5af20e9e6630 .param/l "n" 0 3 9, +C4<00000000000000000000000000010010>;
v0x5af20ea047c0_0 .net "clk", 0 0, v0x5af20ea0a5f0_0;  alias, 1 drivers
v0x5af20ea04860_0 .net "in", 17 0, L_0x5af20ea1b310;  alias, 1 drivers
L_0x73d36b8d7180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5af20ea04940_0 .net "init", 0 0, L_0x73d36b8d7180;  1 drivers
v0x5af20ea049e0_0 .net "load", 0 0, v0x5af20ea02d00_0;  alias, 1 drivers
v0x5af20ea04ab0_0 .var "out", 17 0;
v0x5af20ea04bc0_0 .net "rst", 0 0, v0x5af20ea0a8b0_0;  alias, 1 drivers
S_0x5af20ea04db0 .scope module, "tReg" "nBitReg" 3 130, 3 8 0, S_0x5af20ea03680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 16 "out";
P_0x5af20e9e7340 .param/l "INIT_VALUE" 0 3 10, C4<0000000000000000>;
P_0x5af20e9e7380 .param/l "n" 0 3 9, +C4<00000000000000000000000000010000>;
v0x5af20ea051d0_0 .net "clk", 0 0, v0x5af20ea0a5f0_0;  alias, 1 drivers
v0x5af20ea05290_0 .net "in", 15 0, L_0x5af20ea1b050;  alias, 1 drivers
L_0x73d36b8d70f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5af20ea05370_0 .net "init", 0 0, L_0x73d36b8d70f0;  1 drivers
v0x5af20ea05410_0 .net "load", 0 0, v0x5af20ea02dc0_0;  alias, 1 drivers
v0x5af20ea054e0_0 .var "out", 15 0;
v0x5af20ea055a0_0 .net "rst", 0 0, v0x5af20ea0a8b0_0;  alias, 1 drivers
S_0x5af20ea05740 .scope module, "xReg" "nBitReg" 3 118, 3 8 0, S_0x5af20ea03680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 16 "out";
P_0x5af20ea050a0 .param/l "INIT_VALUE" 0 3 10, C4<0000000000000000>;
P_0x5af20ea050e0 .param/l "n" 0 3 9, +C4<00000000000000000000000000010000>;
v0x5af20ea05bb0_0 .net "clk", 0 0, v0x5af20ea0a5f0_0;  alias, 1 drivers
v0x5af20ea05c70_0 .net "in", 15 0, v0x5af20ea0aa90_0;  alias, 1 drivers
L_0x73d36b8d7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5af20ea05d50_0 .net "init", 0 0, L_0x73d36b8d7018;  1 drivers
v0x5af20ea05df0_0 .net "load", 0 0, v0x5af20ea02e80_0;  alias, 1 drivers
v0x5af20ea05ec0_0 .var "out", 15 0;
v0x5af20ea05f80_0 .net "rst", 0 0, v0x5af20ea0a8b0_0;  alias, 1 drivers
    .scope S_0x5af20e9e1030;
T_0 ;
    %wait E_0x5af20e99f370;
    %load/vec4 v0x5af20ea03020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5af20ea03320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5af20ea031a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5af20ea02f40_0;
    %assign/vec4 v0x5af20ea03320_0, 0;
    %load/vec4 v0x5af20ea03320_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5af20ea031a0_0;
    %inv;
    %assign/vec4 v0x5af20ea031a0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5af20e9e1030;
T_1 ;
    %wait E_0x5af20e9b66f0;
    %load/vec4 v0x5af20ea03320_0;
    %store/vec4 v0x5af20ea02f40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af20ea02e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af20ea02dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af20ea02c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af20e9b29e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af20e9b28e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af20ea02d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af20ea030e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af20e9dcb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af20e9dcc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af20ea03400_0, 0, 1;
    %load/vec4 v0x5af20ea03320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5af20ea02f40_0, 0, 3;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v0x5af20ea03260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5af20ea02f40_0, 0, 3;
T_1.8 ;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5af20ea02e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5af20ea02dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5af20ea02d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5af20ea02c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5af20e9b29e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5af20e9b28e0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5af20ea02f40_0, 0, 3;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5af20ea030e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5af20ea02dc0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5af20ea02f40_0, 0, 3;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af20ea030e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5af20ea02dc0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5af20ea02f40_0, 0, 3;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5af20ea02d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5af20e9dcb30_0, 0, 1;
    %load/vec4 v0x5af20ea031a0_0;
    %store/vec4 v0x5af20ea03400_0, 0, 1;
    %load/vec4 v0x5af20e9db390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5af20ea02f40_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5af20ea02f40_0, 0, 3;
T_1.11 ;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5af20e9dcc30_0, 0, 1;
    %load/vec4 v0x5af20ea03260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5af20ea02f40_0, 0, 3;
T_1.12 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5af20ea03830;
T_2 ;
    %wait E_0x5af20e99f370;
    %load/vec4 v0x5af20ea03d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5af20ea03b70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5af20ea03cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5af20ea03b70_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5af20ea03c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5af20ea03b70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5af20ea03b70_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5af20ea03e80;
T_3 ;
    %wait E_0x5af20e9e7f70;
    %load/vec4 v0x5af20ea040c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5af20ea041a0_0, 0, 16;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 10922, 0, 16;
    %store/vec4 v0x5af20ea041a0_0, 0, 16;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 546, 0, 16;
    %store/vec4 v0x5af20ea041a0_0, 0, 16;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 13, 0, 16;
    %store/vec4 v0x5af20ea041a0_0, 0, 16;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5af20ea05740;
T_4 ;
    %wait E_0x5af20e99f370;
    %load/vec4 v0x5af20ea05f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5af20ea05ec0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5af20ea05d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5af20ea05ec0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5af20ea05df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5af20ea05c70_0;
    %assign/vec4 v0x5af20ea05ec0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5af20ea04db0;
T_5 ;
    %wait E_0x5af20e99f370;
    %load/vec4 v0x5af20ea055a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5af20ea054e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5af20ea05370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5af20ea054e0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5af20ea05410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5af20ea05290_0;
    %assign/vec4 v0x5af20ea054e0_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5af20ea043b0;
T_6 ;
    %wait E_0x5af20e99f370;
    %load/vec4 v0x5af20ea04bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5af20ea04ab0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5af20ea04940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5af20ea04ab0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5af20ea049e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5af20ea04860_0;
    %assign/vec4 v0x5af20ea04ab0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5af20e9e6e60;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x5af20ea0a5f0_0;
    %inv;
    %store/vec4 v0x5af20ea0a5f0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5af20e9e6e60;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af20ea0a5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5af20ea0a8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af20ea0a950_0, 0, 1;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x5af20ea0aa90_0, 0, 16;
    %vpi_call 2 30 "$dumpfile", "sin_test.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5af20e9e6e60 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af20ea0a8b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5af20ea0a950_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5af20ea0a950_0, 0, 1;
T_8.0 ;
    %load/vec4 v0x5af20ea0a6b0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.1, 6;
    %wait E_0x5af20e9b6940;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 38 "$display", "sin(0.0625) = 0x%h", v0x5af20ea0a7c0_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sinTB.v";
    "sin.v";
