$date
	Mon Oct 14 08:53:49 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 1 ! p $end
$var reg 1 " clk $end
$scope module ptd1 $end
$var wire 1 # clk $end
$var wire 1 $ nclkd $end
$var wire 1 % npulse $end
$var wire 1 ! ppulse $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z%
z$
0#
0"
z!
$end
#2
1%
1$
#4
0!
#10
1"
1#
#12
0$
0%
#14
1%
1!
#16
0!
#20
0"
0#
#22
1$
#30
1"
1#
#32
0$
0%
#34
1%
1!
#36
0!
#40
0"
0#
#42
1$
#50
1"
1#
#52
0$
0%
#54
1%
1!
#56
0!
#60
0"
0#
#62
1$
#70
1"
1#
#72
0$
0%
#74
1%
1!
#76
0!
#80
0"
0#
#82
1$
#90
1"
1#
#92
0$
0%
#94
1%
1!
#96
0!
#100
0"
0#
