library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity	registry_file  is
	port(
		RW     : IN STD_LOGIC;
		R      : IN STD_LOGIC;
		DD     : IN  STD_LOGIC_VECTOR (15  DOWNTO  0);
		AD     : OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
		BD     : OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
		AA     : IN  STD_LOGIC_VECTOR (2  DOWNTO  0);
		BA     : IN  STD_LOGIC_VECTOR (2  DOWNTO  0);
		clk    : IN  STD_LOGIC;
	);
end registry_file;

architecture table	of  registry_file  is
	type registerFile is array(7 DOWNTO 0) of std_logic_vector(15 DOWNTO 0);
	signal registers : registerFile;
	
	PROCESS(clk)
		begin
			if (clk ’event  AND  clk =  ’1’) then
				if R = '1'
					registers(to_integer(unsigned(DA))) <= x"0000";
				else
					registers(to_integer(unsigned(DA))) <= DD;
				end if;
			end if;
			AD <= registers(to_integer(unsigned(AA)));
			BD <= registers(to_integer(unsigned(BA)));
		end  process;
		
end table;