.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* L0 */
.set L0__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set L0__0__MASK, 0x01
.set L0__0__PC, CYREG_IO_PC_PRT15_PC0
.set L0__0__PORT, 15
.set L0__0__SHIFT, 0
.set L0__AG, CYREG_PRT15_AG
.set L0__AMUX, CYREG_PRT15_AMUX
.set L0__BIE, CYREG_PRT15_BIE
.set L0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set L0__BYP, CYREG_PRT15_BYP
.set L0__CTL, CYREG_PRT15_CTL
.set L0__DM0, CYREG_PRT15_DM0
.set L0__DM1, CYREG_PRT15_DM1
.set L0__DM2, CYREG_PRT15_DM2
.set L0__DR, CYREG_PRT15_DR
.set L0__INP_DIS, CYREG_PRT15_INP_DIS
.set L0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set L0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set L0__LCD_EN, CYREG_PRT15_LCD_EN
.set L0__MASK, 0x01
.set L0__PORT, 15
.set L0__PRT, CYREG_PRT15_PRT
.set L0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set L0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set L0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set L0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set L0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set L0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set L0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set L0__PS, CYREG_PRT15_PS
.set L0__SHIFT, 0
.set L0__SLW, CYREG_PRT15_SLW

/* L1 */
.set L1__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set L1__0__MASK, 0x02
.set L1__0__PC, CYREG_IO_PC_PRT15_PC1
.set L1__0__PORT, 15
.set L1__0__SHIFT, 1
.set L1__AG, CYREG_PRT15_AG
.set L1__AMUX, CYREG_PRT15_AMUX
.set L1__BIE, CYREG_PRT15_BIE
.set L1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set L1__BYP, CYREG_PRT15_BYP
.set L1__CTL, CYREG_PRT15_CTL
.set L1__DM0, CYREG_PRT15_DM0
.set L1__DM1, CYREG_PRT15_DM1
.set L1__DM2, CYREG_PRT15_DM2
.set L1__DR, CYREG_PRT15_DR
.set L1__INP_DIS, CYREG_PRT15_INP_DIS
.set L1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set L1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set L1__LCD_EN, CYREG_PRT15_LCD_EN
.set L1__MASK, 0x02
.set L1__PORT, 15
.set L1__PRT, CYREG_PRT15_PRT
.set L1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set L1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set L1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set L1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set L1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set L1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set L1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set L1__PS, CYREG_PRT15_PS
.set L1__SHIFT, 1
.set L1__SLW, CYREG_PRT15_SLW

/* L2 */
.set L2__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set L2__0__MASK, 0x04
.set L2__0__PC, CYREG_IO_PC_PRT15_PC2
.set L2__0__PORT, 15
.set L2__0__SHIFT, 2
.set L2__AG, CYREG_PRT15_AG
.set L2__AMUX, CYREG_PRT15_AMUX
.set L2__BIE, CYREG_PRT15_BIE
.set L2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set L2__BYP, CYREG_PRT15_BYP
.set L2__CTL, CYREG_PRT15_CTL
.set L2__DM0, CYREG_PRT15_DM0
.set L2__DM1, CYREG_PRT15_DM1
.set L2__DM2, CYREG_PRT15_DM2
.set L2__DR, CYREG_PRT15_DR
.set L2__INP_DIS, CYREG_PRT15_INP_DIS
.set L2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set L2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set L2__LCD_EN, CYREG_PRT15_LCD_EN
.set L2__MASK, 0x04
.set L2__PORT, 15
.set L2__PRT, CYREG_PRT15_PRT
.set L2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set L2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set L2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set L2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set L2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set L2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set L2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set L2__PS, CYREG_PRT15_PS
.set L2__SHIFT, 2
.set L2__SLW, CYREG_PRT15_SLW

/* L3 */
.set L3__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set L3__0__MASK, 0x08
.set L3__0__PC, CYREG_IO_PC_PRT15_PC3
.set L3__0__PORT, 15
.set L3__0__SHIFT, 3
.set L3__AG, CYREG_PRT15_AG
.set L3__AMUX, CYREG_PRT15_AMUX
.set L3__BIE, CYREG_PRT15_BIE
.set L3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set L3__BYP, CYREG_PRT15_BYP
.set L3__CTL, CYREG_PRT15_CTL
.set L3__DM0, CYREG_PRT15_DM0
.set L3__DM1, CYREG_PRT15_DM1
.set L3__DM2, CYREG_PRT15_DM2
.set L3__DR, CYREG_PRT15_DR
.set L3__INP_DIS, CYREG_PRT15_INP_DIS
.set L3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set L3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set L3__LCD_EN, CYREG_PRT15_LCD_EN
.set L3__MASK, 0x08
.set L3__PORT, 15
.set L3__PRT, CYREG_PRT15_PRT
.set L3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set L3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set L3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set L3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set L3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set L3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set L3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set L3__PS, CYREG_PRT15_PS
.set L3__SHIFT, 3
.set L3__SLW, CYREG_PRT15_SLW

/* S0 */
.set S0__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set S0__0__MASK, 0x10
.set S0__0__PC, CYREG_PRT1_PC4
.set S0__0__PORT, 1
.set S0__0__SHIFT, 4
.set S0__AG, CYREG_PRT1_AG
.set S0__AMUX, CYREG_PRT1_AMUX
.set S0__BIE, CYREG_PRT1_BIE
.set S0__BIT_MASK, CYREG_PRT1_BIT_MASK
.set S0__BYP, CYREG_PRT1_BYP
.set S0__CTL, CYREG_PRT1_CTL
.set S0__DM0, CYREG_PRT1_DM0
.set S0__DM1, CYREG_PRT1_DM1
.set S0__DM2, CYREG_PRT1_DM2
.set S0__DR, CYREG_PRT1_DR
.set S0__INP_DIS, CYREG_PRT1_INP_DIS
.set S0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set S0__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set S0__LCD_EN, CYREG_PRT1_LCD_EN
.set S0__MASK, 0x10
.set S0__PORT, 1
.set S0__PRT, CYREG_PRT1_PRT
.set S0__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set S0__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set S0__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set S0__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set S0__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set S0__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set S0__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set S0__PS, CYREG_PRT1_PS
.set S0__SHIFT, 4
.set S0__SLW, CYREG_PRT1_SLW

/* S1 */
.set S1__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set S1__0__MASK, 0x20
.set S1__0__PC, CYREG_PRT1_PC5
.set S1__0__PORT, 1
.set S1__0__SHIFT, 5
.set S1__AG, CYREG_PRT1_AG
.set S1__AMUX, CYREG_PRT1_AMUX
.set S1__BIE, CYREG_PRT1_BIE
.set S1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set S1__BYP, CYREG_PRT1_BYP
.set S1__CTL, CYREG_PRT1_CTL
.set S1__DM0, CYREG_PRT1_DM0
.set S1__DM1, CYREG_PRT1_DM1
.set S1__DM2, CYREG_PRT1_DM2
.set S1__DR, CYREG_PRT1_DR
.set S1__INP_DIS, CYREG_PRT1_INP_DIS
.set S1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set S1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set S1__LCD_EN, CYREG_PRT1_LCD_EN
.set S1__MASK, 0x20
.set S1__PORT, 1
.set S1__PRT, CYREG_PRT1_PRT
.set S1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set S1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set S1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set S1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set S1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set S1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set S1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set S1__PS, CYREG_PRT1_PS
.set S1__SHIFT, 5
.set S1__SLW, CYREG_PRT1_SLW

/* S2 */
.set S2__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set S2__0__MASK, 0x40
.set S2__0__PC, CYREG_PRT1_PC6
.set S2__0__PORT, 1
.set S2__0__SHIFT, 6
.set S2__AG, CYREG_PRT1_AG
.set S2__AMUX, CYREG_PRT1_AMUX
.set S2__BIE, CYREG_PRT1_BIE
.set S2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set S2__BYP, CYREG_PRT1_BYP
.set S2__CTL, CYREG_PRT1_CTL
.set S2__DM0, CYREG_PRT1_DM0
.set S2__DM1, CYREG_PRT1_DM1
.set S2__DM2, CYREG_PRT1_DM2
.set S2__DR, CYREG_PRT1_DR
.set S2__INP_DIS, CYREG_PRT1_INP_DIS
.set S2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set S2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set S2__LCD_EN, CYREG_PRT1_LCD_EN
.set S2__MASK, 0x40
.set S2__PORT, 1
.set S2__PRT, CYREG_PRT1_PRT
.set S2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set S2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set S2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set S2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set S2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set S2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set S2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set S2__PS, CYREG_PRT1_PS
.set S2__SHIFT, 6
.set S2__SLW, CYREG_PRT1_SLW

/* S3 */
.set S3__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set S3__0__MASK, 0x80
.set S3__0__PC, CYREG_PRT1_PC7
.set S3__0__PORT, 1
.set S3__0__SHIFT, 7
.set S3__AG, CYREG_PRT1_AG
.set S3__AMUX, CYREG_PRT1_AMUX
.set S3__BIE, CYREG_PRT1_BIE
.set S3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set S3__BYP, CYREG_PRT1_BYP
.set S3__CTL, CYREG_PRT1_CTL
.set S3__DM0, CYREG_PRT1_DM0
.set S3__DM1, CYREG_PRT1_DM1
.set S3__DM2, CYREG_PRT1_DM2
.set S3__DR, CYREG_PRT1_DR
.set S3__INP_DIS, CYREG_PRT1_INP_DIS
.set S3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set S3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set S3__LCD_EN, CYREG_PRT1_LCD_EN
.set S3__MASK, 0x80
.set S3__PORT, 1
.set S3__PRT, CYREG_PRT1_PRT
.set S3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set S3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set S3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set S3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set S3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set S3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set S3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set S3__PS, CYREG_PRT1_PS
.set S3__SHIFT, 7
.set S3__SLW, CYREG_PRT1_SLW

/* WS */
.set WS__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set WS__0__MASK, 0x08
.set WS__0__PC, CYREG_PRT12_PC3
.set WS__0__PORT, 12
.set WS__0__SHIFT, 3
.set WS__AG, CYREG_PRT12_AG
.set WS__BIE, CYREG_PRT12_BIE
.set WS__BIT_MASK, CYREG_PRT12_BIT_MASK
.set WS__BYP, CYREG_PRT12_BYP
.set WS__DM0, CYREG_PRT12_DM0
.set WS__DM1, CYREG_PRT12_DM1
.set WS__DM2, CYREG_PRT12_DM2
.set WS__DR, CYREG_PRT12_DR
.set WS__INP_DIS, CYREG_PRT12_INP_DIS
.set WS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set WS__MASK, 0x08
.set WS__PORT, 12
.set WS__PRT, CYREG_PRT12_PRT
.set WS__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set WS__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set WS__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set WS__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set WS__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set WS__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set WS__PS, CYREG_PRT12_PS
.set WS__SHIFT, 3
.set WS__SIO_CFG, CYREG_PRT12_SIO_CFG
.set WS__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set WS__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set WS__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set WS__SLW, CYREG_PRT12_SLW

/* LCD_LCDPort */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* SCK */
.set SCK__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set SCK__0__MASK, 0x40
.set SCK__0__PC, CYREG_PRT12_PC6
.set SCK__0__PORT, 12
.set SCK__0__SHIFT, 6
.set SCK__AG, CYREG_PRT12_AG
.set SCK__BIE, CYREG_PRT12_BIE
.set SCK__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCK__BYP, CYREG_PRT12_BYP
.set SCK__DM0, CYREG_PRT12_DM0
.set SCK__DM1, CYREG_PRT12_DM1
.set SCK__DM2, CYREG_PRT12_DM2
.set SCK__DR, CYREG_PRT12_DR
.set SCK__INP_DIS, CYREG_PRT12_INP_DIS
.set SCK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCK__MASK, 0x40
.set SCK__PORT, 12
.set SCK__PRT, CYREG_PRT12_PRT
.set SCK__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCK__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCK__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCK__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCK__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCK__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCK__PS, CYREG_PRT12_PS
.set SCK__SHIFT, 6
.set SCK__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCK__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCK__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCK__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCK__SLW, CYREG_PRT12_SLW

/* SCL */
.set SCL__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL__0__MASK, 0x01
.set SCL__0__PC, CYREG_PRT12_PC0
.set SCL__0__PORT, 12
.set SCL__0__SHIFT, 0
.set SCL__AG, CYREG_PRT12_AG
.set SCL__BIE, CYREG_PRT12_BIE
.set SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL__BYP, CYREG_PRT12_BYP
.set SCL__DM0, CYREG_PRT12_DM0
.set SCL__DM1, CYREG_PRT12_DM1
.set SCL__DM2, CYREG_PRT12_DM2
.set SCL__DR, CYREG_PRT12_DR
.set SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL__MASK, 0x01
.set SCL__PORT, 12
.set SCL__PRT, CYREG_PRT12_PRT
.set SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL__PS, CYREG_PRT12_PS
.set SCL__SHIFT, 0
.set SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL__SLW, CYREG_PRT12_SLW

/* SDA */
.set SDA__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA__0__MASK, 0x02
.set SDA__0__PC, CYREG_PRT12_PC1
.set SDA__0__PORT, 12
.set SDA__0__SHIFT, 1
.set SDA__AG, CYREG_PRT12_AG
.set SDA__BIE, CYREG_PRT12_BIE
.set SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA__BYP, CYREG_PRT12_BYP
.set SDA__DM0, CYREG_PRT12_DM0
.set SDA__DM1, CYREG_PRT12_DM1
.set SDA__DM2, CYREG_PRT12_DM2
.set SDA__DR, CYREG_PRT12_DR
.set SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA__MASK, 0x02
.set SDA__PORT, 12
.set SDA__PRT, CYREG_PRT12_PRT
.set SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA__PS, CYREG_PRT12_PS
.set SDA__SHIFT, 1
.set SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA__SLW, CYREG_PRT12_SLW

/* SDI */
.set SDI__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SDI__0__MASK, 0x20
.set SDI__0__PC, CYREG_PRT12_PC5
.set SDI__0__PORT, 12
.set SDI__0__SHIFT, 5
.set SDI__AG, CYREG_PRT12_AG
.set SDI__BIE, CYREG_PRT12_BIE
.set SDI__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDI__BYP, CYREG_PRT12_BYP
.set SDI__DM0, CYREG_PRT12_DM0
.set SDI__DM1, CYREG_PRT12_DM1
.set SDI__DM2, CYREG_PRT12_DM2
.set SDI__DR, CYREG_PRT12_DR
.set SDI__INP_DIS, CYREG_PRT12_INP_DIS
.set SDI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDI__MASK, 0x20
.set SDI__PORT, 12
.set SDI__PRT, CYREG_PRT12_PRT
.set SDI__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDI__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDI__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDI__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDI__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDI__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDI__PS, CYREG_PRT12_PS
.set SDI__SHIFT, 5
.set SDI__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDI__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDI__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDI__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDI__SLW, CYREG_PRT12_SLW

/* SDO */
.set SDO__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SDO__0__MASK, 0x10
.set SDO__0__PC, CYREG_PRT12_PC4
.set SDO__0__PORT, 12
.set SDO__0__SHIFT, 4
.set SDO__AG, CYREG_PRT12_AG
.set SDO__BIE, CYREG_PRT12_BIE
.set SDO__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDO__BYP, CYREG_PRT12_BYP
.set SDO__DM0, CYREG_PRT12_DM0
.set SDO__DM1, CYREG_PRT12_DM1
.set SDO__DM2, CYREG_PRT12_DM2
.set SDO__DR, CYREG_PRT12_DR
.set SDO__INP_DIS, CYREG_PRT12_INP_DIS
.set SDO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDO__MASK, 0x10
.set SDO__PORT, 12
.set SDO__PRT, CYREG_PRT12_PRT
.set SDO__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDO__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDO__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDO__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDO__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDO__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDO__PS, CYREG_PRT12_PS
.set SDO__SHIFT, 4
.set SDO__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDO__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDO__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDO__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDO__SLW, CYREG_PRT12_SLW

/* VOL_ADC_SAR */
.set VOL_ADC_SAR__CLK, CYREG_SAR1_CLK
.set VOL_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set VOL_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set VOL_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set VOL_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set VOL_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set VOL_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set VOL_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set VOL_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set VOL_ADC_SAR__PM_ACT_MSK, 0x02
.set VOL_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set VOL_ADC_SAR__PM_STBY_MSK, 0x02
.set VOL_ADC_SAR__SW0, CYREG_SAR1_SW0
.set VOL_ADC_SAR__SW2, CYREG_SAR1_SW2
.set VOL_ADC_SAR__SW3, CYREG_SAR1_SW3
.set VOL_ADC_SAR__SW4, CYREG_SAR1_SW4
.set VOL_ADC_SAR__SW6, CYREG_SAR1_SW6
.set VOL_ADC_SAR__TR0, CYREG_SAR1_TR0
.set VOL_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set VOL_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* VOL_IRQ */
.set VOL_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set VOL_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set VOL_IRQ__INTC_MASK, 0x10
.set VOL_IRQ__INTC_NUMBER, 4
.set VOL_IRQ__INTC_PRIOR_NUM, 7
.set VOL_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set VOL_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set VOL_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* VOL_theACLK */
.set VOL_theACLK__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set VOL_theACLK__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set VOL_theACLK__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set VOL_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set VOL_theACLK__INDEX, 0x02
.set VOL_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set VOL_theACLK__PM_ACT_MSK, 0x04
.set VOL_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set VOL_theACLK__PM_STBY_MSK, 0x04

/* CLIP_LED */
.set CLIP_LED__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set CLIP_LED__0__MASK, 0x10
.set CLIP_LED__0__PC, CYREG_IO_PC_PRT15_PC4
.set CLIP_LED__0__PORT, 15
.set CLIP_LED__0__SHIFT, 4
.set CLIP_LED__AG, CYREG_PRT15_AG
.set CLIP_LED__AMUX, CYREG_PRT15_AMUX
.set CLIP_LED__BIE, CYREG_PRT15_BIE
.set CLIP_LED__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CLIP_LED__BYP, CYREG_PRT15_BYP
.set CLIP_LED__CTL, CYREG_PRT15_CTL
.set CLIP_LED__DM0, CYREG_PRT15_DM0
.set CLIP_LED__DM1, CYREG_PRT15_DM1
.set CLIP_LED__DM2, CYREG_PRT15_DM2
.set CLIP_LED__DR, CYREG_PRT15_DR
.set CLIP_LED__INP_DIS, CYREG_PRT15_INP_DIS
.set CLIP_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set CLIP_LED__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CLIP_LED__LCD_EN, CYREG_PRT15_LCD_EN
.set CLIP_LED__MASK, 0x10
.set CLIP_LED__PORT, 15
.set CLIP_LED__PRT, CYREG_PRT15_PRT
.set CLIP_LED__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CLIP_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CLIP_LED__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CLIP_LED__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CLIP_LED__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CLIP_LED__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CLIP_LED__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CLIP_LED__PS, CYREG_PRT15_PS
.set CLIP_LED__SHIFT, 4
.set CLIP_LED__SLW, CYREG_PRT15_SLW
.set CLIP_Sync_ctrl_reg__0__MASK, 0x01
.set CLIP_Sync_ctrl_reg__0__POS, 0
.set CLIP_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set CLIP_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set CLIP_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set CLIP_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set CLIP_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set CLIP_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set CLIP_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set CLIP_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set CLIP_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set CLIP_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set CLIP_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set CLIP_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set CLIP_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set CLIP_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set CLIP_Sync_ctrl_reg__MASK, 0x01
.set CLIP_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set CLIP_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set CLIP_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* KNOP */
.set KNOP_sts_sts_reg__0__MASK, 0x01
.set KNOP_sts_sts_reg__0__POS, 0
.set KNOP_sts_sts_reg__1__MASK, 0x02
.set KNOP_sts_sts_reg__1__POS, 1
.set KNOP_sts_sts_reg__2__MASK, 0x04
.set KNOP_sts_sts_reg__2__POS, 2
.set KNOP_sts_sts_reg__3__MASK, 0x08
.set KNOP_sts_sts_reg__3__POS, 3
.set KNOP_sts_sts_reg__MASK, 0x0F
.set KNOP_sts_sts_reg__MASK_REG, CYREG_B1_UDB11_MSK
.set KNOP_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set KNOP_sts_sts_reg__STATUS_REG, CYREG_B1_UDB11_ST

/* KNOP_TOGGLE */
.set KNOP_TOGGLE_sts_sts_reg__0__MASK, 0x01
.set KNOP_TOGGLE_sts_sts_reg__0__POS, 0
.set KNOP_TOGGLE_sts_sts_reg__1__MASK, 0x02
.set KNOP_TOGGLE_sts_sts_reg__1__POS, 1
.set KNOP_TOGGLE_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set KNOP_TOGGLE_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set KNOP_TOGGLE_sts_sts_reg__2__MASK, 0x04
.set KNOP_TOGGLE_sts_sts_reg__2__POS, 2
.set KNOP_TOGGLE_sts_sts_reg__3__MASK, 0x08
.set KNOP_TOGGLE_sts_sts_reg__3__POS, 3
.set KNOP_TOGGLE_sts_sts_reg__MASK, 0x0F
.set KNOP_TOGGLE_sts_sts_reg__MASK_REG, CYREG_B0_UDB08_MSK
.set KNOP_TOGGLE_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set KNOP_TOGGLE_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set KNOP_TOGGLE_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set KNOP_TOGGLE_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set KNOP_TOGGLE_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set KNOP_TOGGLE_sts_sts_reg__STATUS_REG, CYREG_B0_UDB08_ST

/* LEDs */
.set LEDs_Sync_ctrl_reg__0__MASK, 0x01
.set LEDs_Sync_ctrl_reg__0__POS, 0
.set LEDs_Sync_ctrl_reg__1__MASK, 0x02
.set LEDs_Sync_ctrl_reg__1__POS, 1
.set LEDs_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set LEDs_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set LEDs_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set LEDs_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set LEDs_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set LEDs_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set LEDs_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set LEDs_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set LEDs_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set LEDs_Sync_ctrl_reg__2__MASK, 0x04
.set LEDs_Sync_ctrl_reg__2__POS, 2
.set LEDs_Sync_ctrl_reg__3__MASK, 0x08
.set LEDs_Sync_ctrl_reg__3__POS, 3
.set LEDs_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set LEDs_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set LEDs_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set LEDs_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB10_CTL
.set LEDs_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set LEDs_Sync_ctrl_reg__MASK, 0x0F
.set LEDs_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set LEDs_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set LEDs_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB10_MSK

/* LINE_ADC_SAR */
.set LINE_ADC_SAR__CLK, CYREG_SAR0_CLK
.set LINE_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set LINE_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set LINE_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set LINE_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set LINE_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set LINE_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set LINE_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set LINE_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set LINE_ADC_SAR__PM_ACT_MSK, 0x01
.set LINE_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set LINE_ADC_SAR__PM_STBY_MSK, 0x01
.set LINE_ADC_SAR__SW0, CYREG_SAR0_SW0
.set LINE_ADC_SAR__SW2, CYREG_SAR0_SW2
.set LINE_ADC_SAR__SW3, CYREG_SAR0_SW3
.set LINE_ADC_SAR__SW4, CYREG_SAR0_SW4
.set LINE_ADC_SAR__SW6, CYREG_SAR0_SW6
.set LINE_ADC_SAR__TR0, CYREG_SAR0_TR0
.set LINE_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set LINE_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* LINE_IRQ */
.set LINE_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set LINE_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set LINE_IRQ__INTC_MASK, 0x08
.set LINE_IRQ__INTC_NUMBER, 3
.set LINE_IRQ__INTC_PRIOR_NUM, 7
.set LINE_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set LINE_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set LINE_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LINE_theACLK */
.set LINE_theACLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set LINE_theACLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set LINE_theACLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set LINE_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set LINE_theACLK__INDEX, 0x01
.set LINE_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set LINE_theACLK__PM_ACT_MSK, 0x02
.set LINE_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set LINE_theACLK__PM_STBY_MSK, 0x02

/* POT_1 */
.set POT_1__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set POT_1__0__MASK, 0x08
.set POT_1__0__PC, CYREG_PRT0_PC3
.set POT_1__0__PORT, 0
.set POT_1__0__SHIFT, 3
.set POT_1__AG, CYREG_PRT0_AG
.set POT_1__AMUX, CYREG_PRT0_AMUX
.set POT_1__BIE, CYREG_PRT0_BIE
.set POT_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set POT_1__BYP, CYREG_PRT0_BYP
.set POT_1__CTL, CYREG_PRT0_CTL
.set POT_1__DM0, CYREG_PRT0_DM0
.set POT_1__DM1, CYREG_PRT0_DM1
.set POT_1__DM2, CYREG_PRT0_DM2
.set POT_1__DR, CYREG_PRT0_DR
.set POT_1__INP_DIS, CYREG_PRT0_INP_DIS
.set POT_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set POT_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set POT_1__LCD_EN, CYREG_PRT0_LCD_EN
.set POT_1__MASK, 0x08
.set POT_1__PORT, 0
.set POT_1__PRT, CYREG_PRT0_PRT
.set POT_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set POT_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set POT_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set POT_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set POT_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set POT_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set POT_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set POT_1__PS, CYREG_PRT0_PS
.set POT_1__SHIFT, 3
.set POT_1__SLW, CYREG_PRT0_SLW

/* POT_2 */
.set POT_2__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set POT_2__0__MASK, 0x10
.set POT_2__0__PC, CYREG_PRT0_PC4
.set POT_2__0__PORT, 0
.set POT_2__0__SHIFT, 4
.set POT_2__AG, CYREG_PRT0_AG
.set POT_2__AMUX, CYREG_PRT0_AMUX
.set POT_2__BIE, CYREG_PRT0_BIE
.set POT_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set POT_2__BYP, CYREG_PRT0_BYP
.set POT_2__CTL, CYREG_PRT0_CTL
.set POT_2__DM0, CYREG_PRT0_DM0
.set POT_2__DM1, CYREG_PRT0_DM1
.set POT_2__DM2, CYREG_PRT0_DM2
.set POT_2__DR, CYREG_PRT0_DR
.set POT_2__INP_DIS, CYREG_PRT0_INP_DIS
.set POT_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set POT_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set POT_2__LCD_EN, CYREG_PRT0_LCD_EN
.set POT_2__MASK, 0x10
.set POT_2__PORT, 0
.set POT_2__PRT, CYREG_PRT0_PRT
.set POT_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set POT_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set POT_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set POT_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set POT_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set POT_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set POT_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set POT_2__PS, CYREG_PRT0_PS
.set POT_2__SHIFT, 4
.set POT_2__SLW, CYREG_PRT0_SLW

/* RxDMA */
.set RxDMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set RxDMA__DRQ_NUMBER, 0
.set RxDMA__NUMBEROF_TDS, 0
.set RxDMA__PRIORITY, 2
.set RxDMA__TERMIN_EN, 0
.set RxDMA__TERMIN_SEL, 0
.set RxDMA__TERMOUT0_EN, 1
.set RxDMA__TERMOUT0_SEL, 0
.set RxDMA__TERMOUT1_EN, 0
.set RxDMA__TERMOUT1_SEL, 0

/* TxDMA */
.set TxDMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set TxDMA__DRQ_NUMBER, 1
.set TxDMA__NUMBEROF_TDS, 0
.set TxDMA__PRIORITY, 2
.set TxDMA__TERMIN_EN, 0
.set TxDMA__TERMIN_SEL, 0
.set TxDMA__TERMOUT0_EN, 1
.set TxDMA__TERMOUT0_SEL, 1
.set TxDMA__TERMOUT1_EN, 0
.set TxDMA__TERMOUT1_SEL, 0

/* AnL_in */
.set AnL_in__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set AnL_in__0__MASK, 0x08
.set AnL_in__0__PC, CYREG_PRT3_PC3
.set AnL_in__0__PORT, 3
.set AnL_in__0__SHIFT, 3
.set AnL_in__AG, CYREG_PRT3_AG
.set AnL_in__AMUX, CYREG_PRT3_AMUX
.set AnL_in__BIE, CYREG_PRT3_BIE
.set AnL_in__BIT_MASK, CYREG_PRT3_BIT_MASK
.set AnL_in__BYP, CYREG_PRT3_BYP
.set AnL_in__CTL, CYREG_PRT3_CTL
.set AnL_in__DM0, CYREG_PRT3_DM0
.set AnL_in__DM1, CYREG_PRT3_DM1
.set AnL_in__DM2, CYREG_PRT3_DM2
.set AnL_in__DR, CYREG_PRT3_DR
.set AnL_in__INP_DIS, CYREG_PRT3_INP_DIS
.set AnL_in__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set AnL_in__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set AnL_in__LCD_EN, CYREG_PRT3_LCD_EN
.set AnL_in__MASK, 0x08
.set AnL_in__PORT, 3
.set AnL_in__PRT, CYREG_PRT3_PRT
.set AnL_in__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set AnL_in__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set AnL_in__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set AnL_in__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set AnL_in__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set AnL_in__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set AnL_in__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set AnL_in__PS, CYREG_PRT3_PS
.set AnL_in__SHIFT, 3
.set AnL_in__SLW, CYREG_PRT3_SLW

/* AnR_in */
.set AnR_in__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set AnR_in__0__MASK, 0x20
.set AnR_in__0__PC, CYREG_PRT3_PC5
.set AnR_in__0__PORT, 3
.set AnR_in__0__SHIFT, 5
.set AnR_in__AG, CYREG_PRT3_AG
.set AnR_in__AMUX, CYREG_PRT3_AMUX
.set AnR_in__BIE, CYREG_PRT3_BIE
.set AnR_in__BIT_MASK, CYREG_PRT3_BIT_MASK
.set AnR_in__BYP, CYREG_PRT3_BYP
.set AnR_in__CTL, CYREG_PRT3_CTL
.set AnR_in__DM0, CYREG_PRT3_DM0
.set AnR_in__DM1, CYREG_PRT3_DM1
.set AnR_in__DM2, CYREG_PRT3_DM2
.set AnR_in__DR, CYREG_PRT3_DR
.set AnR_in__INP_DIS, CYREG_PRT3_INP_DIS
.set AnR_in__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set AnR_in__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set AnR_in__LCD_EN, CYREG_PRT3_LCD_EN
.set AnR_in__MASK, 0x20
.set AnR_in__PORT, 3
.set AnR_in__PRT, CYREG_PRT3_PRT
.set AnR_in__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set AnR_in__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set AnR_in__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set AnR_in__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set AnR_in__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set AnR_in__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set AnR_in__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set AnR_in__PS, CYREG_PRT3_PS
.set AnR_in__SHIFT, 5
.set AnR_in__SLW, CYREG_PRT3_SLW

/* Filter_DFB */
.set Filter_DFB__ACU_SRAM_DATA, CYREG_DFB0_ACU_SRAM_DATA_MBASE
.set Filter_DFB__COHER, CYREG_DFB0_COHER
.set Filter_DFB__CR, CYREG_DFB0_CR
.set Filter_DFB__CSA_SRAM_DATA, CYREG_DFB0_CSA_SRAM_DATA_MBASE
.set Filter_DFB__CSB_SRAM_DATA, CYREG_DFB0_CSB_SRAM_DATA_MBASE
.set Filter_DFB__DALIGN, CYREG_DFB0_DALIGN
.set Filter_DFB__DMA_CTRL, CYREG_DFB0_DMA_CTRL
.set Filter_DFB__DPA_SRAM_DATA, CYREG_DFB0_DPA_SRAM_DATA_MBASE
.set Filter_DFB__DPB_SRAM_DATA, CYREG_DFB0_DPB_SRAM_DATA_MBASE
.set Filter_DFB__DSI_CTRL, CYREG_DFB0_DSI_CTRL
.set Filter_DFB__FSM_SRAM_DATA, CYREG_DFB0_FSM_SRAM_DATA_MBASE
.set Filter_DFB__HOLDA, CYREG_DFB0_HOLDA
.set Filter_DFB__HOLDAH, CYREG_DFB0_HOLDAH
.set Filter_DFB__HOLDAM, CYREG_DFB0_HOLDAM
.set Filter_DFB__HOLDAS, CYREG_DFB0_HOLDAS
.set Filter_DFB__HOLDB, CYREG_DFB0_HOLDB
.set Filter_DFB__HOLDBH, CYREG_DFB0_HOLDBH
.set Filter_DFB__HOLDBM, CYREG_DFB0_HOLDBM
.set Filter_DFB__HOLDBS, CYREG_DFB0_HOLDBS
.set Filter_DFB__INT_CTRL, CYREG_DFB0_INT_CTRL
.set Filter_DFB__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set Filter_DFB__PM_ACT_MSK, 0x10
.set Filter_DFB__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set Filter_DFB__PM_STBY_MSK, 0x10
.set Filter_DFB__RAM_DIR, CYREG_DFB0_RAM_DIR
.set Filter_DFB__RAM_EN, CYREG_DFB0_RAM_EN
.set Filter_DFB__SEMA, CYREG_DFB0_SEMA
.set Filter_DFB__SR, CYREG_DFB0_SR
.set Filter_DFB__STAGEA, CYREG_DFB0_STAGEA
.set Filter_DFB__STAGEAH, CYREG_DFB0_STAGEAH
.set Filter_DFB__STAGEAM, CYREG_DFB0_STAGEAM
.set Filter_DFB__STAGEB, CYREG_DFB0_STAGEB
.set Filter_DFB__STAGEBH, CYREG_DFB0_STAGEBH
.set Filter_DFB__STAGEBM, CYREG_DFB0_STAGEBM

/* I2S_EN */
.set I2S_EN_Sync_ctrl_reg__0__MASK, 0x01
.set I2S_EN_Sync_ctrl_reg__0__POS, 0
.set I2S_EN_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set I2S_EN_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set I2S_EN_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set I2S_EN_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set I2S_EN_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set I2S_EN_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set I2S_EN_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set I2S_EN_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set I2S_EN_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set I2S_EN_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set I2S_EN_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set I2S_EN_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set I2S_EN_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB11_CTL
.set I2S_EN_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set I2S_EN_Sync_ctrl_reg__MASK, 0x01
.set I2S_EN_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set I2S_EN_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set I2S_EN_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB11_MSK

/* AnL_uit */
.set AnL_uit__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set AnL_uit__0__MASK, 0x80
.set AnL_uit__0__PC, CYREG_PRT3_PC7
.set AnL_uit__0__PORT, 3
.set AnL_uit__0__SHIFT, 7
.set AnL_uit__AG, CYREG_PRT3_AG
.set AnL_uit__AMUX, CYREG_PRT3_AMUX
.set AnL_uit__BIE, CYREG_PRT3_BIE
.set AnL_uit__BIT_MASK, CYREG_PRT3_BIT_MASK
.set AnL_uit__BYP, CYREG_PRT3_BYP
.set AnL_uit__CTL, CYREG_PRT3_CTL
.set AnL_uit__DM0, CYREG_PRT3_DM0
.set AnL_uit__DM1, CYREG_PRT3_DM1
.set AnL_uit__DM2, CYREG_PRT3_DM2
.set AnL_uit__DR, CYREG_PRT3_DR
.set AnL_uit__INP_DIS, CYREG_PRT3_INP_DIS
.set AnL_uit__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set AnL_uit__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set AnL_uit__LCD_EN, CYREG_PRT3_LCD_EN
.set AnL_uit__MASK, 0x80
.set AnL_uit__PORT, 3
.set AnL_uit__PRT, CYREG_PRT3_PRT
.set AnL_uit__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set AnL_uit__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set AnL_uit__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set AnL_uit__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set AnL_uit__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set AnL_uit__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set AnL_uit__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set AnL_uit__PS, CYREG_PRT3_PS
.set AnL_uit__SHIFT, 7
.set AnL_uit__SLW, CYREG_PRT3_SLW

/* AnR_uit */
.set AnR_uit__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set AnR_uit__0__MASK, 0x40
.set AnR_uit__0__PC, CYREG_PRT3_PC6
.set AnR_uit__0__PORT, 3
.set AnR_uit__0__SHIFT, 6
.set AnR_uit__AG, CYREG_PRT3_AG
.set AnR_uit__AMUX, CYREG_PRT3_AMUX
.set AnR_uit__BIE, CYREG_PRT3_BIE
.set AnR_uit__BIT_MASK, CYREG_PRT3_BIT_MASK
.set AnR_uit__BYP, CYREG_PRT3_BYP
.set AnR_uit__CTL, CYREG_PRT3_CTL
.set AnR_uit__DM0, CYREG_PRT3_DM0
.set AnR_uit__DM1, CYREG_PRT3_DM1
.set AnR_uit__DM2, CYREG_PRT3_DM2
.set AnR_uit__DR, CYREG_PRT3_DR
.set AnR_uit__INP_DIS, CYREG_PRT3_INP_DIS
.set AnR_uit__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set AnR_uit__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set AnR_uit__LCD_EN, CYREG_PRT3_LCD_EN
.set AnR_uit__MASK, 0x40
.set AnR_uit__PORT, 3
.set AnR_uit__PRT, CYREG_PRT3_PRT
.set AnR_uit__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set AnR_uit__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set AnR_uit__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set AnR_uit__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set AnR_uit__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set AnR_uit__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set AnR_uit__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set AnR_uit__PS, CYREG_PRT3_PS
.set AnR_uit__SHIFT, 6
.set AnR_uit__SLW, CYREG_PRT3_SLW

/* Codec_en */
.set Codec_en__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Codec_en__0__MASK, 0x80
.set Codec_en__0__PC, CYREG_PRT2_PC7
.set Codec_en__0__PORT, 2
.set Codec_en__0__SHIFT, 7
.set Codec_en__AG, CYREG_PRT2_AG
.set Codec_en__AMUX, CYREG_PRT2_AMUX
.set Codec_en__BIE, CYREG_PRT2_BIE
.set Codec_en__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Codec_en__BYP, CYREG_PRT2_BYP
.set Codec_en__CTL, CYREG_PRT2_CTL
.set Codec_en__DM0, CYREG_PRT2_DM0
.set Codec_en__DM1, CYREG_PRT2_DM1
.set Codec_en__DM2, CYREG_PRT2_DM2
.set Codec_en__DR, CYREG_PRT2_DR
.set Codec_en__INP_DIS, CYREG_PRT2_INP_DIS
.set Codec_en__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Codec_en__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Codec_en__LCD_EN, CYREG_PRT2_LCD_EN
.set Codec_en__MASK, 0x80
.set Codec_en__PORT, 2
.set Codec_en__PRT, CYREG_PRT2_PRT
.set Codec_en__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Codec_en__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Codec_en__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Codec_en__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Codec_en__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Codec_en__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Codec_en__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Codec_en__PS, CYREG_PRT2_PS
.set Codec_en__SHIFT, 7
.set Codec_en__SLW, CYREG_PRT2_SLW

/* Debounce */
.set Debounce__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Debounce__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Debounce__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Debounce__CFG2_SRC_SEL_MASK, 0x07
.set Debounce__INDEX, 0x03
.set Debounce__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Debounce__PM_ACT_MSK, 0x08
.set Debounce__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Debounce__PM_STBY_MSK, 0x08

/* SampleKlaar */
.set SampleKlaar__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SampleKlaar__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SampleKlaar__INTC_MASK, 0x01
.set SampleKlaar__INTC_NUMBER, 0
.set SampleKlaar__INTC_PRIOR_NUM, 1
.set SampleKlaar__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set SampleKlaar__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SampleKlaar__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SampleVraag */
.set SampleVraag__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SampleVraag__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SampleVraag__INTC_MASK, 0x02
.set SampleVraag__INTC_NUMBER, 1
.set SampleVraag__INTC_PRIOR_NUM, 0
.set SampleVraag__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set SampleVraag__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SampleVraag__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* AudioCodecClk */
.set AudioCodecClk__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set AudioCodecClk__0__MASK, 0x20
.set AudioCodecClk__0__PC, CYREG_IO_PC_PRT15_PC5
.set AudioCodecClk__0__PORT, 15
.set AudioCodecClk__0__SHIFT, 5
.set AudioCodecClk__AG, CYREG_PRT15_AG
.set AudioCodecClk__AMUX, CYREG_PRT15_AMUX
.set AudioCodecClk__BIE, CYREG_PRT15_BIE
.set AudioCodecClk__BIT_MASK, CYREG_PRT15_BIT_MASK
.set AudioCodecClk__BYP, CYREG_PRT15_BYP
.set AudioCodecClk__CTL, CYREG_PRT15_CTL
.set AudioCodecClk__DM0, CYREG_PRT15_DM0
.set AudioCodecClk__DM1, CYREG_PRT15_DM1
.set AudioCodecClk__DM2, CYREG_PRT15_DM2
.set AudioCodecClk__DR, CYREG_PRT15_DR
.set AudioCodecClk__INP_DIS, CYREG_PRT15_INP_DIS
.set AudioCodecClk__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set AudioCodecClk__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set AudioCodecClk__LCD_EN, CYREG_PRT15_LCD_EN
.set AudioCodecClk__MASK, 0x20
.set AudioCodecClk__PORT, 15
.set AudioCodecClk__PRT, CYREG_PRT15_PRT
.set AudioCodecClk__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set AudioCodecClk__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set AudioCodecClk__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set AudioCodecClk__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set AudioCodecClk__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set AudioCodecClk__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set AudioCodecClk__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set AudioCodecClk__PS, CYREG_PRT15_PS
.set AudioCodecClk__SHIFT, 5
.set AudioCodecClk__SLW, CYREG_PRT15_SLW

/* AnalogeIngang_L_ABuf */
.set AnalogeIngang_L_ABuf__CR, CYREG_OPAMP3_CR
.set AnalogeIngang_L_ABuf__MX, CYREG_OPAMP3_MX
.set AnalogeIngang_L_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set AnalogeIngang_L_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set AnalogeIngang_L_ABuf__PM_ACT_MSK, 0x08
.set AnalogeIngang_L_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set AnalogeIngang_L_ABuf__PM_STBY_MSK, 0x08
.set AnalogeIngang_L_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set AnalogeIngang_L_ABuf__SW, CYREG_OPAMP3_SW
.set AnalogeIngang_L_ABuf__TR0, CYREG_OPAMP3_TR0
.set AnalogeIngang_L_ABuf__TR1, CYREG_OPAMP3_TR1

/* AnalogeIngang_R_ABuf */
.set AnalogeIngang_R_ABuf__CR, CYREG_OPAMP1_CR
.set AnalogeIngang_R_ABuf__MX, CYREG_OPAMP1_MX
.set AnalogeIngang_R_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set AnalogeIngang_R_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set AnalogeIngang_R_ABuf__PM_ACT_MSK, 0x02
.set AnalogeIngang_R_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set AnalogeIngang_R_ABuf__PM_STBY_MSK, 0x02
.set AnalogeIngang_R_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set AnalogeIngang_R_ABuf__SW, CYREG_OPAMP1_SW
.set AnalogeIngang_R_ABuf__TR0, CYREG_OPAMP1_TR0
.set AnalogeIngang_R_ABuf__TR1, CYREG_OPAMP1_TR1

/* I2S_Codec_audio_bI2S */
.set I2S_Codec_audio_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set I2S_Codec_audio_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set I2S_Codec_audio_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set I2S_Codec_audio_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set I2S_Codec_audio_bI2S_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set I2S_Codec_audio_bI2S_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set I2S_Codec_audio_bI2S_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set I2S_Codec_audio_bI2S_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set I2S_Codec_audio_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set I2S_Codec_audio_bI2S_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set I2S_Codec_audio_bI2S_BitCounter__CONTROL_REG, CYREG_B0_UDB13_CTL
.set I2S_Codec_audio_bI2S_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set I2S_Codec_audio_bI2S_BitCounter__COUNT_REG, CYREG_B0_UDB13_CTL
.set I2S_Codec_audio_bI2S_BitCounter__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set I2S_Codec_audio_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set I2S_Codec_audio_bI2S_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set I2S_Codec_audio_bI2S_BitCounter__PERIOD_REG, CYREG_B0_UDB13_MSK
.set I2S_Codec_audio_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set I2S_Codec_audio_bI2S_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set I2S_Codec_audio_bI2S_BitCounter_ST__MASK_REG, CYREG_B0_UDB13_MSK
.set I2S_Codec_audio_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set I2S_Codec_audio_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set I2S_Codec_audio_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set I2S_Codec_audio_bI2S_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set I2S_Codec_audio_bI2S_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set I2S_Codec_audio_bI2S_BitCounter_ST__STATUS_REG, CYREG_B0_UDB13_ST
.set I2S_Codec_audio_bI2S_CtlReg__0__MASK, 0x01
.set I2S_Codec_audio_bI2S_CtlReg__0__POS, 0
.set I2S_Codec_audio_bI2S_CtlReg__1__MASK, 0x02
.set I2S_Codec_audio_bI2S_CtlReg__1__POS, 1
.set I2S_Codec_audio_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set I2S_Codec_audio_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set I2S_Codec_audio_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set I2S_Codec_audio_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set I2S_Codec_audio_bI2S_CtlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set I2S_Codec_audio_bI2S_CtlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set I2S_Codec_audio_bI2S_CtlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set I2S_Codec_audio_bI2S_CtlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set I2S_Codec_audio_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set I2S_Codec_audio_bI2S_CtlReg__2__MASK, 0x04
.set I2S_Codec_audio_bI2S_CtlReg__2__POS, 2
.set I2S_Codec_audio_bI2S_CtlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set I2S_Codec_audio_bI2S_CtlReg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set I2S_Codec_audio_bI2S_CtlReg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set I2S_Codec_audio_bI2S_CtlReg__COUNT_REG, CYREG_B0_UDB14_CTL
.set I2S_Codec_audio_bI2S_CtlReg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set I2S_Codec_audio_bI2S_CtlReg__MASK, 0x07
.set I2S_Codec_audio_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set I2S_Codec_audio_bI2S_CtlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set I2S_Codec_audio_bI2S_CtlReg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__A0_REG, CYREG_B1_UDB09_A0
.set I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__A1_REG, CYREG_B1_UDB09_A1
.set I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__D0_REG, CYREG_B1_UDB09_D0
.set I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__D1_REG, CYREG_B1_UDB09_D1
.set I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__F0_REG, CYREG_B1_UDB09_F0
.set I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__F1_REG, CYREG_B1_UDB09_F1
.set I2S_Codec_audio_bI2S_Rx_STS_0__Sts__0__MASK, 0x01
.set I2S_Codec_audio_bI2S_Rx_STS_0__Sts__0__POS, 0
.set I2S_Codec_audio_bI2S_Rx_STS_0__Sts__1__MASK, 0x02
.set I2S_Codec_audio_bI2S_Rx_STS_0__Sts__1__POS, 1
.set I2S_Codec_audio_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set I2S_Codec_audio_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set I2S_Codec_audio_bI2S_Rx_STS_0__Sts__MASK, 0x03
.set I2S_Codec_audio_bI2S_Rx_STS_0__Sts__MASK_REG, CYREG_B0_UDB09_MSK
.set I2S_Codec_audio_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set I2S_Codec_audio_bI2S_Rx_STS_0__Sts__STATUS_REG, CYREG_B0_UDB09_ST
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__A0_REG, CYREG_B0_UDB14_A0
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__A1_REG, CYREG_B0_UDB14_A1
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__D0_REG, CYREG_B0_UDB14_D0
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__D1_REG, CYREG_B0_UDB14_D1
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__F0_REG, CYREG_B0_UDB14_F0
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__F1_REG, CYREG_B0_UDB14_F1
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set I2S_Codec_audio_bI2S_Tx_STS_0__Sts__0__MASK, 0x01
.set I2S_Codec_audio_bI2S_Tx_STS_0__Sts__0__POS, 0
.set I2S_Codec_audio_bI2S_Tx_STS_0__Sts__1__MASK, 0x02
.set I2S_Codec_audio_bI2S_Tx_STS_0__Sts__1__POS, 1
.set I2S_Codec_audio_bI2S_Tx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set I2S_Codec_audio_bI2S_Tx_STS_0__Sts__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set I2S_Codec_audio_bI2S_Tx_STS_0__Sts__MASK, 0x03
.set I2S_Codec_audio_bI2S_Tx_STS_0__Sts__MASK_REG, CYREG_B0_UDB14_MSK
.set I2S_Codec_audio_bI2S_Tx_STS_0__Sts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set I2S_Codec_audio_bI2S_Tx_STS_0__Sts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set I2S_Codec_audio_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set I2S_Codec_audio_bI2S_Tx_STS_0__Sts__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set I2S_Codec_audio_bI2S_Tx_STS_0__Sts__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set I2S_Codec_audio_bI2S_Tx_STS_0__Sts__STATUS_REG, CYREG_B0_UDB14_ST

/* I2C_Codec_control_bI2C_UDB */
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B1_UDB07_A0
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B1_UDB07_A1
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B1_UDB07_D0
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B1_UDB07_D1
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B1_UDB07_F0
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B1_UDB07_F1
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set I2C_Codec_control_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set I2C_Codec_control_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set I2C_Codec_control_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set I2C_Codec_control_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set I2C_Codec_control_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set I2C_Codec_control_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set I2C_Codec_control_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set I2C_Codec_control_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set I2C_Codec_control_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set I2C_Codec_control_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set I2C_Codec_control_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_Codec_control_bI2C_UDB_StsReg__0__POS, 0
.set I2C_Codec_control_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_Codec_control_bI2C_UDB_StsReg__1__POS, 1
.set I2C_Codec_control_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set I2C_Codec_control_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set I2C_Codec_control_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_Codec_control_bI2C_UDB_StsReg__2__POS, 2
.set I2C_Codec_control_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_Codec_control_bI2C_UDB_StsReg__3__POS, 3
.set I2C_Codec_control_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_Codec_control_bI2C_UDB_StsReg__4__POS, 4
.set I2C_Codec_control_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_Codec_control_bI2C_UDB_StsReg__5__POS, 5
.set I2C_Codec_control_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_Codec_control_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB11_MSK
.set I2C_Codec_control_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set I2C_Codec_control_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set I2C_Codec_control_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set I2C_Codec_control_bI2C_UDB_StsReg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set I2C_Codec_control_bI2C_UDB_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set I2C_Codec_control_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB11_ST
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB08_CTL
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB08_MSK

/* I2C_Codec_control_I2C_IRQ */
.set I2C_Codec_control_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_Codec_control_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_Codec_control_I2C_IRQ__INTC_MASK, 0x04
.set I2C_Codec_control_I2C_IRQ__INTC_NUMBER, 2
.set I2C_Codec_control_I2C_IRQ__INTC_PRIOR_NUM, 4
.set I2C_Codec_control_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set I2C_Codec_control_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_Codec_control_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2C_Codec_control_IntClock */
.set I2C_Codec_control_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set I2C_Codec_control_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set I2C_Codec_control_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set I2C_Codec_control_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set I2C_Codec_control_IntClock__INDEX, 0x00
.set I2C_Codec_control_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2C_Codec_control_IntClock__PM_ACT_MSK, 0x01
.set I2C_Codec_control_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2C_Codec_control_IntClock__PM_STBY_MSK, 0x01

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 78000000
.set BCLK__BUS_CLK__KHZ, 78000
.set BCLK__BUS_CLK__MHZ, 78
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 1
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_INTR_RISING, 0x0000001C
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
