#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb  3 20:34:14 2020
# Process ID: 18228
# Current directory: C:/Users/raghu/RISC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17704 C:\Users\raghu\RISC\RISC.xpr
# Log file: C:/Users/raghu/RISC/vivado.log
# Journal file: C:/Users/raghu/RISC\vivado.jou
#-----------------------------------------------------------
start_guopopen_project C:/Users/raghu/RISC/RISC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-2338] Canceling the chupdate_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utiexit
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 20:39:03 2020...
n source files for 'RISC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/instruction.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/register.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xelab -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_behav -key {Behavioral:sim_1:Functional:RISC} -tclbatch {RISC.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 946.129 ; gain = 20.270
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 946.129 ; gain = 26.840
add_force {/RISC/clk} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 950.559 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 20:38:58 2020...
