Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date              : Sun May 17 20:02:23 2020
| Host              : Loz-Inspiron running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file ultra96v2_bd_wrapper_clock_utilization_routed.rpt
| Design            : ultra96v2_bd_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
| Design State      : Routed
-------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Clock Region Cell Placement per Global Clock: Region X0Y0
11. Clock Region Cell Placement per Global Clock: Region X0Y1
12. Clock Region Cell Placement per Global Clock: Region X1Y1
13. Clock Region Cell Placement per Global Clock: Region X0Y2
14. Clock Region Cell Placement per Global Clock: Region X1Y2

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    1 |        88 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        12 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        24 |   0 |            0 |      0 |
| MMCM       |    1 |         3 |   0 |            0 |      0 |
| PLL        |    0 |         6 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                             | Driver Pin                                                                | Net                                               |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+
| g0        | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y70 | X0Y2         | X0Y1 |                   |                 3 |        4640 |               1 |       10.000 | clk_pl_0                          | ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O | ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y50  | X1Y2         | X1Y2 |                   |                 4 |        2026 |               0 |        8.138 | clk_out1_ultra96v2_bd_clk_wiz_0_0 | ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O                           | ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+--------------------+------------+-----------+--------------+-------------+-----------------+---------------------+-----------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin    | Constraint | Site      | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                      | Driver Pin                                                | Net                                                                 |
+-----------+-----------+--------------------+------------+-----------+--------------+-------------+-----------------+---------------------+-----------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------+
| src0      | g0        | PS8/PLCLK[0]       | None       | PS8_X0Y0  | X0Y0         |           1 |               0 |              10.000 | clk_pl_0                          | ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]  | ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]      |
| src1      | g1        | MMCME4_ADV/CLKOUT0 | None       | MMCM_X0Y2 | X1Y2         |           1 |               0 |               8.138 | clk_out1_ultra96v2_bd_clk_wiz_0_0 | ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 | ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0 |
+-----------+-----------+--------------------+------------+-----------+--------------+-------------+-----------------+---------------------+-----------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y0              |    0 |    24 |    0 |    28 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X0Y1              |    2 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y1              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X0Y2              |    2 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y2              |    2 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      1 |      24 |   1370 |   27840 |     88 |    4800 |      4 |      72 |      0 |      72 |      0 |       0 |      0 |       0 |
| X1Y0              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y1              |      2 |      24 |   3932 |   27840 |    168 |    4800 |      6 |      72 |      7 |      72 |      0 |       0 |      0 |       0 |
| X1Y1              |      1 |      24 |     46 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y2              |      2 |      24 |    759 |   27840 |    145 |    4800 |      4 |      72 |     14 |      72 |      0 |       0 |      0 |       0 |
| X1Y2              |      2 |      24 |     71 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  2 |  2 |
| Y1 |  2 |  1 |
| Y0 |  1 |  0 |
+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X1Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y2              |    1 |    24 |  4.17 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                               |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| g0        | BUFG_PS/O       | X0Y2              | clk_pl_0 |      10.000 | {0.000 5.000} | X0Y1     |        4609 |        0 |              1 |        0 | ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+----+
|    | X0       | X1 |
+----+----------+----+
| Y2 |    (D) 0 |  1 |
| Y1 | (R) 3148 |  0 |
| Y0 |     1461 |  0 |
+----+----------+----+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                        |
+-----------+-----------------+-------------------+-----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------+
| g1        | BUFGCE/O        | X1Y2              | clk_out1_ultra96v2_bd_clk_wiz_0_0 |       8.138 | {0.000 4.069} | X1Y2     |        2000 |        0 |              0 |        0 | ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1 |
+-----------+-----------------+-------------------+-----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+------------+
|    | X0   | X1         |
+----+------+------------+
| Y2 |  920 | (R) (D) 71 |
| Y1 |  963 |         46 |
| Y0 |    0 |          0 |
+----+------+------------+


10. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------+
| g0        | 22    | BUFG_PS/O       | None       |        1461 |               0 | 1370 |     88 |    2 |   0 |  0 |    0 |   0 |       0 | ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


11. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------+
| g0        | 22    | BUFG_PS/O       | None       |        3148 |               0 | 3117 |     31 |    0 |   0 |  0 |    0 |   0 |       0 | ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g1        | 2     | BUFGCE/O        | None       |         963 |               0 |  815 |    137 |    4 |   7 |  0 |    0 |   0 |       0 | ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------+
| g1        | 2     | BUFGCE/O        | None       |          46 |               0 | 46 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------+
| g0+       | 22    | BUFG_PS/O       | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g1        | 2     | BUFGCE/O        | None       |         920 |               0 | 759 |    145 |    2 |  14 |  0 |    0 |   0 |       0 | ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


14. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------------------------+
| g0        | 22    | BUFG_PS/O       | None       |           0 |               1 |  0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g1        | 2     | BUFGCE/O        | None       |          71 |               0 | 71 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


