#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu May  1 21:20:34 2025
# Process ID: 20808
# Current directory: D:/danny/下载/cs2025_v2-stu/digital_twin
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13908 D:\danny\下载\cs2025_v2-stu\digital_twin\digital_twin.xpr
# Log file: D:/danny/下载/cs2025_v2-stu/digital_twin/vivado.log
# Journal file: D:/danny/下载/cs2025_v2-stu/digital_twin\vivado.jou
# Running On: LAPTOP-TANMSLN6, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 34070 MB
#-----------------------------------------------------------
start_gui
open_project D:/danny/下载/cs2025_v2-stu/digital_twin/digital_twin.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-50' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/electronic/vivado-23.2/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 1605.164 ; gain = 420.520
update_compile_order -fileset sources_1
reset_run IROM_synth_1
reset_run DRAM_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/danny/下载/cs2025_v2-stu/digital_twin/digital_twin.srcs/utils_1/imports/synth_1/top.dcp with file D:/danny/下载/cs2025_v2-stu/digital_twin/digital_twin.runs/synth_1/top.dcp
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/danny/下载/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/ip/pll_1/pll.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DRAM'...
[Thu May  1 22:33:47 2025] Launched IROM_synth_1, DRAM_synth_1, synth_1...
Run output will be captured here:
IROM_synth_1: D:/danny/下载/cs2025_v2-stu/digital_twin/digital_twin.runs/IROM_synth_1/runme.log
DRAM_synth_1: D:/danny/下载/cs2025_v2-stu/digital_twin/digital_twin.runs/DRAM_synth_1/runme.log
synth_1: D:/danny/下载/cs2025_v2-stu/digital_twin/digital_twin.runs/synth_1/runme.log
[Thu May  1 22:33:47 2025] Launched impl_1...
Run output will be captured here: D:/danny/下载/cs2025_v2-stu/digital_twin/digital_twin.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  1 23:04:32 2025...
