// Seed: 2670176558
module module_0 ();
  wire id_1 = id_1;
  assign module_2.id_4 = 0;
  assign module_1.type_10 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input wand id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wand id_5,
    input uwire id_6,
    output logic id_7,
    input uwire id_8
);
  always id_7 <= (-1);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    output tri0 id_1,
    input wire id_2,
    output wire id_3,
    input supply0 id_4,
    output tri id_5
);
  module_0 modCall_1 ();
endmodule
