Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat May 10 17:14:49 2025
| Host         : mengge running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.556        0.000                      0                 7558        0.032        0.000                      0                 7558        3.500        0.000                       0                  3243  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.556        0.000                      0                 7558        0.032        0.000                      0                 7558        3.500        0.000                       0                  3243  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[496]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 1.656ns (23.712%)  route 5.328ns (76.288%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.785     5.859    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X97Y50         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDRE (Prop_fdre_C_Q)         0.456     6.315 r  design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub_reg/Q
                         net (fo=93, routed)          1.480     7.795    design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub
    SLICE_X103Y47        LUT5 (Prop_lut5_I2_O)        0.154     7.949 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[490]_i_3/O
                         net (fo=3, routed)           0.699     8.648    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[490]_i_3_n_0
    SLICE_X102Y47        LUT6 (Prop_lut6_I0_O)        0.327     8.975 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[492]_i_3/O
                         net (fo=3, routed)           0.538     9.513    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[492]_i_3_n_0
    SLICE_X98Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.637 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[494]_i_3/O
                         net (fo=3, routed)           0.678    10.316    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[494]_i_3_n_0
    SLICE_X97Y51         LUT4 (Prop_lut4_I3_O)        0.150    10.466 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[495]_i_4/O
                         net (fo=2, routed)           0.452    10.918    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[495]_i_4_n_0
    SLICE_X97Y51         LUT6 (Prop_lut6_I2_O)        0.326    11.244 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_4/O
                         net (fo=10, routed)          0.852    12.096    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_4_n_0
    SLICE_X101Y47        LUT4 (Prop_lut4_I0_O)        0.119    12.215 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[496]_i_1/O
                         net (fo=1, routed)           0.628    12.843    design_1_i/uart_top_0/inst/mp_adder_INST/p_0_in[496]
    SLICE_X101Y47        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[496]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.626    13.391    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X101Y47        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[496]/C
                         clock pessimism              0.309    13.700    
                         clock uncertainty           -0.035    13.665    
    SLICE_X101Y47        FDRE (Setup_fdre_C_D)       -0.266    13.399    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[496]
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                         -12.843    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[504]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 1.426ns (21.710%)  route 5.142ns (78.290%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.955ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.881     5.955    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X106Y46        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y46        FDRE (Prop_fdre_C_Q)         0.456     6.411 r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[16]/Q
                         net (fo=4, routed)           1.075     7.486    design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg_n_0_[16]
    SLICE_X103Y46        LUT5 (Prop_lut5_I4_O)        0.149     7.635 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_3/O
                         net (fo=3, routed)           0.474     8.109    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_3_n_0
    SLICE_X102Y49        LUT6 (Prop_lut6_I0_O)        0.332     8.441 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[500]_i_3/O
                         net (fo=3, routed)           0.646     9.087    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[500]_i_3_n_0
    SLICE_X100Y52        LUT6 (Prop_lut6_I0_O)        0.124     9.211 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.580     9.791    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[502]_i_2_n_0
    SLICE_X97Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.915 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_5/O
                         net (fo=3, routed)           0.993    10.908    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_5_n_0
    SLICE_X97Y49         LUT5 (Prop_lut5_I4_O)        0.124    11.032 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[510]_i_3/O
                         net (fo=7, routed)           0.757    11.789    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[510]_i_3_n_0
    SLICE_X100Y47        LUT4 (Prop_lut4_I0_O)        0.117    11.906 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[504]_i_1/O
                         net (fo=1, routed)           0.617    12.523    design_1_i/uart_top_0/inst/mp_adder_INST/p_0_in[504]
    SLICE_X100Y47        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[504]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.626    13.391    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X100Y47        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[504]/C
                         clock pessimism              0.424    13.815    
                         clock uncertainty           -0.035    13.779    
    SLICE_X100Y47        FDRE (Setup_fdre_C_D)       -0.252    13.527    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[504]
  -------------------------------------------------------------------
                         required time                         13.527    
                         arrival time                         -12.523    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[497]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 1.661ns (26.242%)  route 4.669ns (73.758%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.785     5.859    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X97Y50         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDRE (Prop_fdre_C_Q)         0.456     6.315 r  design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub_reg/Q
                         net (fo=93, routed)          1.480     7.795    design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub
    SLICE_X103Y47        LUT5 (Prop_lut5_I2_O)        0.154     7.949 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[490]_i_3/O
                         net (fo=3, routed)           0.699     8.648    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[490]_i_3_n_0
    SLICE_X102Y47        LUT6 (Prop_lut6_I0_O)        0.327     8.975 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[492]_i_3/O
                         net (fo=3, routed)           0.538     9.513    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[492]_i_3_n_0
    SLICE_X98Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.637 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[494]_i_3/O
                         net (fo=3, routed)           0.678    10.316    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[494]_i_3_n_0
    SLICE_X97Y51         LUT4 (Prop_lut4_I3_O)        0.150    10.466 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[495]_i_4/O
                         net (fo=2, routed)           0.452    10.918    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[495]_i_4_n_0
    SLICE_X97Y51         LUT6 (Prop_lut6_I2_O)        0.326    11.244 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_4/O
                         net (fo=10, routed)          0.821    12.064    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_4_n_0
    SLICE_X103Y46        LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[497]_i_1/O
                         net (fo=1, routed)           0.000    12.188    design_1_i/uart_top_0/inst/mp_adder_INST/p_0_in[497]
    SLICE_X103Y46        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[497]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.625    13.390    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X103Y46        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[497]/C
                         clock pessimism              0.309    13.699    
                         clock uncertainty           -0.035    13.664    
    SLICE_X103Y46        FDRE (Setup_fdre_C_D)        0.031    13.695    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[497]
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[498]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 1.661ns (26.191%)  route 4.681ns (73.809%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.785     5.859    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X97Y50         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDRE (Prop_fdre_C_Q)         0.456     6.315 r  design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub_reg/Q
                         net (fo=93, routed)          1.480     7.795    design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub
    SLICE_X103Y47        LUT5 (Prop_lut5_I2_O)        0.154     7.949 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[490]_i_3/O
                         net (fo=3, routed)           0.699     8.648    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[490]_i_3_n_0
    SLICE_X102Y47        LUT6 (Prop_lut6_I0_O)        0.327     8.975 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[492]_i_3/O
                         net (fo=3, routed)           0.538     9.513    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[492]_i_3_n_0
    SLICE_X98Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.637 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[494]_i_3/O
                         net (fo=3, routed)           0.678    10.316    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[494]_i_3_n_0
    SLICE_X97Y51         LUT4 (Prop_lut4_I3_O)        0.150    10.466 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[495]_i_4/O
                         net (fo=2, routed)           0.452    10.918    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[495]_i_4_n_0
    SLICE_X97Y51         LUT6 (Prop_lut6_I2_O)        0.326    11.244 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_4/O
                         net (fo=10, routed)          0.833    12.077    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_4_n_0
    SLICE_X102Y49        LUT6 (Prop_lut6_I1_O)        0.124    12.201 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_1/O
                         net (fo=1, routed)           0.000    12.201    design_1_i/uart_top_0/inst/mp_adder_INST/p_0_in[498]
    SLICE_X102Y49        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[498]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.626    13.391    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X102Y49        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[498]/C
                         clock pessimism              0.309    13.700    
                         clock uncertainty           -0.035    13.665    
    SLICE_X102Y49        FDRE (Setup_fdre_C_D)        0.077    13.742    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[498]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                         -12.201    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[499]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 1.661ns (26.203%)  route 4.678ns (73.797%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.785     5.859    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X97Y50         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDRE (Prop_fdre_C_Q)         0.456     6.315 r  design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub_reg/Q
                         net (fo=93, routed)          1.480     7.795    design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub
    SLICE_X103Y47        LUT5 (Prop_lut5_I2_O)        0.154     7.949 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[490]_i_3/O
                         net (fo=3, routed)           0.699     8.648    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[490]_i_3_n_0
    SLICE_X102Y47        LUT6 (Prop_lut6_I0_O)        0.327     8.975 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[492]_i_3/O
                         net (fo=3, routed)           0.538     9.513    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[492]_i_3_n_0
    SLICE_X98Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.637 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[494]_i_3/O
                         net (fo=3, routed)           0.678    10.316    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[494]_i_3_n_0
    SLICE_X97Y51         LUT4 (Prop_lut4_I3_O)        0.150    10.466 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[495]_i_4/O
                         net (fo=2, routed)           0.452    10.918    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[495]_i_4_n_0
    SLICE_X97Y51         LUT6 (Prop_lut6_I2_O)        0.326    11.244 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_4/O
                         net (fo=10, routed)          0.830    12.074    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_4_n_0
    SLICE_X102Y49        LUT6 (Prop_lut6_I1_O)        0.124    12.198 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[499]_i_1/O
                         net (fo=1, routed)           0.000    12.198    design_1_i/uart_top_0/inst/mp_adder_INST/p_0_in[499]
    SLICE_X102Y49        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[499]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.626    13.391    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X102Y49        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[499]/C
                         clock pessimism              0.309    13.700    
                         clock uncertainty           -0.035    13.665    
    SLICE_X102Y49        FDRE (Setup_fdre_C_D)        0.081    13.746    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[499]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -12.198    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.130ns (19.985%)  route 4.524ns (80.015%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 13.383 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.802     5.876    design_1_i/uart_top_0/inst/iClk
    SLICE_X94Y46         FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y46         FDRE (Prop_fdre_C_Q)         0.518     6.394 f  design_1_i/uart_top_0/inst/rCnt_reg[1]/Q
                         net (fo=7, routed)           1.044     7.437    design_1_i/uart_top_0/inst/rCnt_reg_n_0_[1]
    SLICE_X95Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.561 r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM[1]_i_3/O
                         net (fo=2, routed)           0.548     8.109    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM_reg[0]_rep__2
    SLICE_X97Y46         LUT4 (Prop_lut4_I2_O)        0.124     8.233 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[1]_i_2/O
                         net (fo=23, routed)          0.749     8.982    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[1]_i_2_n_0
    SLICE_X96Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.106 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[511]_i_3/O
                         net (fo=1, routed)           0.492     9.598    design_1_i/uart_top_0/inst/UART_TX_INST/rRes[511]_i_3_n_0
    SLICE_X96Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.722 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[511]_i_1/O
                         net (fo=514, routed)         0.588    10.310    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM_reg[0]_rep__1
    SLICE_X96Y47         LUT2 (Prop_lut2_I1_O)        0.116    10.426 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[512]_i_1/O
                         net (fo=9, routed)           1.104    11.530    design_1_i/uart_top_0/inst/UART_TX_INST_n_6
    SLICE_X96Y34         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.618    13.383    design_1_i/uart_top_0/inst/iClk
    SLICE_X96Y34         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[1]/C
                         clock pessimism              0.462    13.845    
                         clock uncertainty           -0.035    13.809    
    SLICE_X96Y34         FDRE (Setup_fdre_C_R)       -0.728    13.081    design_1_i/uart_top_0/inst/rRes_reg[1]
  -------------------------------------------------------------------
                         required time                         13.081    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.130ns (19.985%)  route 4.524ns (80.015%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 13.383 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.802     5.876    design_1_i/uart_top_0/inst/iClk
    SLICE_X94Y46         FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y46         FDRE (Prop_fdre_C_Q)         0.518     6.394 f  design_1_i/uart_top_0/inst/rCnt_reg[1]/Q
                         net (fo=7, routed)           1.044     7.437    design_1_i/uart_top_0/inst/rCnt_reg_n_0_[1]
    SLICE_X95Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.561 r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM[1]_i_3/O
                         net (fo=2, routed)           0.548     8.109    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM_reg[0]_rep__2
    SLICE_X97Y46         LUT4 (Prop_lut4_I2_O)        0.124     8.233 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[1]_i_2/O
                         net (fo=23, routed)          0.749     8.982    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[1]_i_2_n_0
    SLICE_X96Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.106 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[511]_i_3/O
                         net (fo=1, routed)           0.492     9.598    design_1_i/uart_top_0/inst/UART_TX_INST/rRes[511]_i_3_n_0
    SLICE_X96Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.722 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[511]_i_1/O
                         net (fo=514, routed)         0.588    10.310    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM_reg[0]_rep__1
    SLICE_X96Y47         LUT2 (Prop_lut2_I1_O)        0.116    10.426 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[512]_i_1/O
                         net (fo=9, routed)           1.104    11.530    design_1_i/uart_top_0/inst/UART_TX_INST_n_6
    SLICE_X97Y34         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.618    13.383    design_1_i/uart_top_0/inst/iClk
    SLICE_X97Y34         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[2]/C
                         clock pessimism              0.462    13.845    
                         clock uncertainty           -0.035    13.809    
    SLICE_X97Y34         FDRE (Setup_fdre_C_R)       -0.633    13.176    design_1_i/uart_top_0/inst/rRes_reg[2]
  -------------------------------------------------------------------
                         required time                         13.176    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 1.661ns (26.948%)  route 4.503ns (73.052%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.785     5.859    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X97Y50         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDRE (Prop_fdre_C_Q)         0.456     6.315 r  design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub_reg/Q
                         net (fo=93, routed)          1.480     7.795    design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub
    SLICE_X103Y47        LUT5 (Prop_lut5_I2_O)        0.154     7.949 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[490]_i_3/O
                         net (fo=3, routed)           0.699     8.648    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[490]_i_3_n_0
    SLICE_X102Y47        LUT6 (Prop_lut6_I0_O)        0.327     8.975 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[492]_i_3/O
                         net (fo=3, routed)           0.538     9.513    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[492]_i_3_n_0
    SLICE_X98Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.637 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[494]_i_3/O
                         net (fo=3, routed)           0.678    10.316    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[494]_i_3_n_0
    SLICE_X97Y51         LUT4 (Prop_lut4_I3_O)        0.150    10.466 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[495]_i_4/O
                         net (fo=2, routed)           0.452    10.918    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[495]_i_4_n_0
    SLICE_X97Y51         LUT6 (Prop_lut6_I2_O)        0.326    11.244 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_4/O
                         net (fo=10, routed)          0.655    11.898    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_4_n_0
    SLICE_X100Y49        LUT6 (Prop_lut6_I2_O)        0.124    12.022 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[506]_i_1/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/uart_top_0/inst/mp_adder_INST/p_0_in[506]
    SLICE_X100Y49        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.626    13.391    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X100Y49        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[506]/C
                         clock pessimism              0.309    13.700    
                         clock uncertainty           -0.035    13.665    
    SLICE_X100Y49        FDRE (Setup_fdre_C_D)        0.079    13.744    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[506]
  -------------------------------------------------------------------
                         required time                         13.744    
                         arrival time                         -12.022    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.130ns (20.557%)  route 4.367ns (79.443%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 13.384 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.802     5.876    design_1_i/uart_top_0/inst/iClk
    SLICE_X94Y46         FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y46         FDRE (Prop_fdre_C_Q)         0.518     6.394 f  design_1_i/uart_top_0/inst/rCnt_reg[1]/Q
                         net (fo=7, routed)           1.044     7.437    design_1_i/uart_top_0/inst/rCnt_reg_n_0_[1]
    SLICE_X95Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.561 r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM[1]_i_3/O
                         net (fo=2, routed)           0.548     8.109    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM_reg[0]_rep__2
    SLICE_X97Y46         LUT4 (Prop_lut4_I2_O)        0.124     8.233 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[1]_i_2/O
                         net (fo=23, routed)          0.749     8.982    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[1]_i_2_n_0
    SLICE_X96Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.106 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[511]_i_3/O
                         net (fo=1, routed)           0.492     9.598    design_1_i/uart_top_0/inst/UART_TX_INST/rRes[511]_i_3_n_0
    SLICE_X96Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.722 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[511]_i_1/O
                         net (fo=514, routed)         0.588    10.310    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM_reg[0]_rep__1
    SLICE_X96Y47         LUT2 (Prop_lut2_I1_O)        0.116    10.426 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[512]_i_1/O
                         net (fo=9, routed)           0.946    11.373    design_1_i/uart_top_0/inst/UART_TX_INST_n_6
    SLICE_X99Y34         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.619    13.384    design_1_i/uart_top_0/inst/iClk
    SLICE_X99Y34         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[6]/C
                         clock pessimism              0.424    13.808    
                         clock uncertainty           -0.035    13.772    
    SLICE_X99Y34         FDRE (Setup_fdre_C_R)       -0.633    13.139    design_1_i/uart_top_0/inst/rRes_reg[6]
  -------------------------------------------------------------------
                         required time                         13.139    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 1.661ns (26.794%)  route 4.538ns (73.206%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.785     5.859    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X97Y50         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDRE (Prop_fdre_C_Q)         0.456     6.315 r  design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub_reg/Q
                         net (fo=93, routed)          1.480     7.795    design_1_i/uart_top_0/inst/mp_adder_INST/regAddSub
    SLICE_X103Y47        LUT5 (Prop_lut5_I2_O)        0.154     7.949 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[490]_i_3/O
                         net (fo=3, routed)           0.699     8.648    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[490]_i_3_n_0
    SLICE_X102Y47        LUT6 (Prop_lut6_I0_O)        0.327     8.975 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[492]_i_3/O
                         net (fo=3, routed)           0.538     9.513    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[492]_i_3_n_0
    SLICE_X98Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.637 f  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[494]_i_3/O
                         net (fo=3, routed)           0.678    10.316    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[494]_i_3_n_0
    SLICE_X97Y51         LUT4 (Prop_lut4_I3_O)        0.150    10.466 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[495]_i_4/O
                         net (fo=2, routed)           0.452    10.918    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[495]_i_4_n_0
    SLICE_X97Y51         LUT6 (Prop_lut6_I2_O)        0.326    11.244 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_4/O
                         net (fo=10, routed)          0.690    11.934    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_4_n_0
    SLICE_X97Y50         LUT6 (Prop_lut6_I2_O)        0.124    12.058 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_1/O
                         net (fo=1, routed)           0.000    12.058    design_1_i/uart_top_0/inst/mp_adder_INST/p_0_in[511]
    SLICE_X97Y50         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        1.609    13.373    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X97Y50         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[511]/C
                         clock pessimism              0.485    13.859    
                         clock uncertainty           -0.035    13.823    
    SLICE_X97Y50         FDRE (Setup_fdre_C_D)        0.031    13.854    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[511]
  -------------------------------------------------------------------
                         required time                         13.854    
                         arrival time                         -12.058    
  -------------------------------------------------------------------
                         slack                                  1.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[503]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[503]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.818%)  route 0.219ns (51.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.608     1.694    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X96Y51         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[503]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y51         FDRE (Prop_fdre_C_Q)         0.164     1.858 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[503]/Q
                         net (fo=2, routed)           0.219     2.077    design_1_i/uart_top_0/inst/mp_adder_INST/wAddRes[503]
    SLICE_X92Y49         LUT4 (Prop_lut4_I1_O)        0.045     2.122 r  design_1_i/uart_top_0/inst/mp_adder_INST/rRes[503]_i_1/O
                         net (fo=1, routed)           0.000     2.122    design_1_i/uart_top_0/inst/rRes[503]
    SLICE_X92Y49         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[503]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.883     2.225    design_1_i/uart_top_0/inst/iClk
    SLICE_X92Y49         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[503]/C
                         clock pessimism             -0.256     1.969    
    SLICE_X92Y49         FDRE (Hold_fdre_C_D)         0.121     2.090    design_1_i/uart_top_0/inst/rRes_reg[503]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regCout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[512]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.634%)  route 0.244ns (63.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.608     1.694    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X97Y50         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regCout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDRE (Prop_fdre_C_Q)         0.141     1.835 r  design_1_i/uart_top_0/inst/mp_adder_INST/regCout_reg/Q
                         net (fo=2, routed)           0.244     2.079    design_1_i/uart_top_0/inst/wAddRes[512]
    SLICE_X97Y47         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[512]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.884     2.226    design_1_i/uart_top_0/inst/iClk
    SLICE_X97Y47         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[512]/C
                         clock pessimism             -0.256     1.970    
    SLICE_X97Y47         FDRE (Hold_fdre_C_D)         0.070     2.040    design_1_i/uart_top_0/inst/rRes_reg[512]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[235]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.226ns (55.985%)  route 0.178ns (44.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.642     1.728    design_1_i/uart_top_0/inst/iClk
    SLICE_X109Y49        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.128     1.856 r  design_1_i/uart_top_0/inst/rA_reg[235]/Q
                         net (fo=2, routed)           0.178     2.034    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[511]_0[235]
    SLICE_X110Y50        LUT5 (Prop_lut5_I3_O)        0.098     2.132 r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q[235]_i_1/O
                         net (fo=1, routed)           0.000     2.132    design_1_i/uart_top_0/inst/mp_adder_INST/muxA_Out[235]
    SLICE_X110Y50        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[235]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.909     2.251    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X110Y50        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[235]/C
                         clock pessimism             -0.256     1.995    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.092     2.087    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[235]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[354]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[354]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.226ns (56.161%)  route 0.176ns (43.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.643     1.729    design_1_i/uart_top_0/inst/iClk
    SLICE_X113Y48        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[354]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.128     1.857 r  design_1_i/uart_top_0/inst/rA_reg[354]/Q
                         net (fo=2, routed)           0.176     2.034    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[511]_0[354]
    SLICE_X111Y50        LUT5 (Prop_lut5_I3_O)        0.098     2.132 r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q[354]_i_1/O
                         net (fo=1, routed)           0.000     2.132    design_1_i/uart_top_0/inst/mp_adder_INST/muxA_Out[354]
    SLICE_X111Y50        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[354]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.909     2.251    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X111Y50        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[354]/C
                         clock pessimism             -0.256     1.995    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.091     2.086    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[354]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rA_reg[227]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.410%)  route 0.193ns (56.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.636     1.722    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y50        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.148     1.870 r  design_1_i/uart_top_0/inst/rA_reg[219]/Q
                         net (fo=2, routed)           0.193     2.063    design_1_i/uart_top_0/inst/rA_reg_n_0_[219]
    SLICE_X109Y49        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[227]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.913     2.255    design_1_i/uart_top_0/inst/iClk
    SLICE_X109Y49        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[227]/C
                         clock pessimism             -0.256     1.999    
    SLICE_X109Y49        FDRE (Hold_fdre_C_D)         0.018     2.017    design_1_i/uart_top_0/inst/rA_reg[227]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[418]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[418]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.226ns (55.828%)  route 0.179ns (44.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.643     1.729    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y49        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[418]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.128     1.857 r  design_1_i/uart_top_0/inst/rA_reg[418]/Q
                         net (fo=2, routed)           0.179     2.036    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[511]_0[418]
    SLICE_X111Y50        LUT5 (Prop_lut5_I3_O)        0.098     2.134 r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q[418]_i_1/O
                         net (fo=1, routed)           0.000     2.134    design_1_i/uart_top_0/inst/mp_adder_INST/muxA_Out[418]
    SLICE_X111Y50        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[418]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.909     2.251    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X111Y50        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[418]/C
                         clock pessimism             -0.256     1.995    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.092     2.087    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[418]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.226ns (55.883%)  route 0.178ns (44.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.642     1.728    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y49        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.128     1.856 r  design_1_i/uart_top_0/inst/rA_reg[91]/Q
                         net (fo=2, routed)           0.178     2.035    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[511]_0[91]
    SLICE_X106Y51        LUT5 (Prop_lut5_I3_O)        0.098     2.133 r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q[91]_i_1/O
                         net (fo=1, routed)           0.000     2.133    design_1_i/uart_top_0/inst/mp_adder_INST/muxA_Out[91]
    SLICE_X106Y51        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.906     2.248    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X106Y51        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[91]/C
                         clock pessimism             -0.256     1.992    
    SLICE_X106Y51        FDRE (Hold_fdre_C_D)         0.092     2.084    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[91]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[445]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[413]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.915%)  route 0.189ns (56.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.609     1.695    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X98Y50         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[445]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDRE (Prop_fdre_C_Q)         0.148     1.843 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[445]/Q
                         net (fo=2, routed)           0.189     2.032    design_1_i/uart_top_0/inst/mp_adder_INST/wAddRes[445]
    SLICE_X97Y48         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[413]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.884     2.226    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X97Y48         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[413]/C
                         clock pessimism             -0.256     1.970    
    SLICE_X97Y48         FDRE (Hold_fdre_C_D)         0.013     1.983    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[413]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.227ns (55.489%)  route 0.182ns (44.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.642     1.728    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y49        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.128     1.856 r  design_1_i/uart_top_0/inst/rA_reg[139]/Q
                         net (fo=2, routed)           0.182     2.038    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[511]_0[139]
    SLICE_X107Y50        LUT5 (Prop_lut5_I3_O)        0.099     2.137 r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q[139]_i_1/O
                         net (fo=1, routed)           0.000     2.137    design_1_i/uart_top_0/inst/mp_adder_INST/muxA_Out[139]
    SLICE_X107Y50        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.906     2.248    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[139]/C
                         clock pessimism             -0.256     1.992    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.092     2.084    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[139]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[410]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[410]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.226ns (49.737%)  route 0.228ns (50.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.643     1.729    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y49        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[410]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.128     1.857 r  design_1_i/uart_top_0/inst/rA_reg[410]/Q
                         net (fo=2, routed)           0.228     2.085    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[511]_0[410]
    SLICE_X112Y50        LUT5 (Prop_lut5_I3_O)        0.098     2.183 r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q[410]_i_1/O
                         net (fo=1, routed)           0.000     2.183    design_1_i/uart_top_0/inst/mp_adder_INST/muxA_Out[410]
    SLICE_X112Y50        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[410]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3242, routed)        0.909     2.251    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X112Y50        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[410]/C
                         clock pessimism             -0.256     1.995    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.121     2.116    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[410]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y61   design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y63   design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y63   design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y64   design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y64   design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y64   design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y64   design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y65   design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y55   design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__8/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y63   design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y63   design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y64   design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y64   design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y64   design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y64   design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y65   design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y57    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[254]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X89Y57    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[255]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X89Y57    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[255]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y61   design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y61   design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y63   design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y63   design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y64   design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y64   design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y64   design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y64   design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y55   design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__8/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y55   design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__8/C



