<stg><name>findCharacteristicPo</name>


<trans_list>

<trans id="440" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="2" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="6" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="or_cond3_i" val="0"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="or_cond3_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="8" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="10" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="11" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="12" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="13" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="14" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="15" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="17" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="18" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="19" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="20" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="21" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="22" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="23" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="24" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="25" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="26" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="27" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="28" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="29" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_87_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="30" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_87_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="31" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="32" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_90_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="33" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_90_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="34" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_92_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="35" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_92_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="36" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="44" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="32">
<![CDATA[
entry:0  %p_Val2_i_i = alloca i6

]]></Node>
<StgValue><ssdm name="p_Val2_i_i"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %det0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i32* %det1_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i32* %det2_V_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i32* %hessianThreshold_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V, [6 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 600, [10 x i8]* @p_str520, [6 x i8]* @p_str621, [1 x i8]* @p_str116, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str116)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V, [6 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 600, [10 x i8]* @p_str520, [6 x i8]* @p_str621, [1 x i8]* @p_str116, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str116)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber, [6 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 1, [12 x i8]* @p_str722, [6 x i8]* @p_str621, [1 x i8]* @p_str116, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str116)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber, [6 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 1, [12 x i8]* @p_str722, [6 x i8]* @p_str621, [1 x i8]* @p_str116, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str116)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11  %keyPoints_V_offset_r = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %keyPoints_V_offset)

]]></Node>
<StgValue><ssdm name="keyPoints_V_offset_r"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12  %pointNumber_offset_r = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %pointNumber_offset)

]]></Node>
<StgValue><ssdm name="pointNumber_offset_r"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13  %pointNumber_offset3_s = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %pointNumber_offset_r, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="pointNumber_offset3_s"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="30">
<![CDATA[
entry:14  %tmp_6_i = zext i30 %pointNumber_offset3_s to i64

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:15  %pointNumber_addr = getelementptr i32* %pointNumber, i64 %tmp_6_i

]]></Node>
<StgValue><ssdm name="pointNumber_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecInterface(i32* %det2_V_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecInterface(i32* %det1_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18  call void (...)* @_ssdm_op_SpecInterface(i32* %det0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19  call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V, [6 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 600, [10 x i8]* @p_str520, [6 x i8]* @p_str621, [1 x i8]* @p_str116, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str116)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20  call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber, [6 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 1, [12 x i8]* @p_str722, [6 x i8]* @p_str621, [1 x i8]* @p_str116, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str116)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:21  call void (...)* @_ssdm_op_SpecInterface(i32* %hessianThreshold_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22  %hessianThreshold_V_r = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %hessianThreshold_V)

]]></Node>
<StgValue><ssdm name="hessianThreshold_V_r"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:23  call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V, [6 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 600, [10 x i8]* @p_str520, [6 x i8]* @p_str621, [1 x i8]* @p_str116, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str116)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24  call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber, [6 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 1, [12 x i8]* @p_str722, [6 x i8]* @p_str621, [1 x i8]* @p_str116, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str116)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:25  %tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([30 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:26  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %keyPoints_V_offset_r, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="33" op_0_bw="30">
<![CDATA[
entry:27  %sext_cast_i = zext i30 %tmp to i33

]]></Node>
<StgValue><ssdm name="sext_cast_i"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:28  store i6 0, i6* %p_Val2_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
entry:29  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %rIndex_i_i = phi i32 [ -1, %entry ], [ %rIndex_1_i_i, %1 ]

]]></Node>
<StgValue><ssdm name="rIndex_i_i"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %val_assign_i_i = phi i10 [ 0, %entry ], [ %r_i_i, %1 ]

]]></Node>
<StgValue><ssdm name="val_assign_i_i"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 591, i64 591, i64 591)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %exitcond1_i = icmp eq i10 %val_assign_i_i, -433

]]></Node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %r_i_i = add i10 %val_assign_i_i, 1

]]></Node>
<StgValue><ssdm name="r_i_i"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1_i, label %.exit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_19_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_19_i_i"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_6 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %rIndex_i_i, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %icmp3 = icmp slt i31 %tmp_6, 1

]]></Node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %rIndex_2_i_i = add nsw i32 %rIndex_i_i, 1

]]></Node>
<StgValue><ssdm name="rIndex_2_i_i"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %rIndex_1_i_i = select i1 %icmp3, i32 %rIndex_2_i_i, i32 0

]]></Node>
<StgValue><ssdm name="rIndex_1_i_i"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_29_i_i = icmp ult i10 %val_assign_i_i, 3

]]></Node>
<StgValue><ssdm name="tmp_29_i_i"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6">
<![CDATA[
:7  %p_Val2_i_i_load = load i6* %p_Val2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_29_i_i, label %4, label %_ZrsILi6ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="6">
<![CDATA[
_ZrsILi6ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.i.i:0  %tmp_27 = trunc i6 %p_Val2_i_i_load to i2

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6">
<![CDATA[
_ZrsILi6ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.i.i:1  %MSB_V_1_load = load i6* @MSB_V_1, align 1

]]></Node>
<StgValue><ssdm name="MSB_V_1_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="2" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZrsILi6ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.i.i:2  %p_Result_2_i_i = call i6 @llvm.part.set.i6.i2(i6 %MSB_V_1_load, i2 %tmp_27, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="p_Result_2_i_i"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi6ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.i.i:3  store i6 %p_Result_2_i_i, i6* @MSB_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi6ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.i.i:4  %r_V_i_i = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %p_Val2_i_i_load, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="r_V_i_i"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="6">
<![CDATA[
_ZrsILi6ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.i.i:5  %tmp_28 = trunc i6 %MSB_V_1_load to i4

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrsILi6ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.i.i:6  %tmp_9_i = or i4 %tmp_28, %r_V_i_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
_ZrsILi6ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.i.i:7  %ret_V_3_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_27, i4 %tmp_9_i)

]]></Node>
<StgValue><ssdm name="ret_V_3_i_i"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi6ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.i.i:8  store i6 %ret_V_3_i_i, i6* %p_Val2_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi6ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.i.i:9  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="10">
<![CDATA[
:0  %tmp_7 = trunc i10 %val_assign_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
:1  %Lo_assign_i_i = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_7, i1 false)

]]></Node>
<StgValue><ssdm name="Lo_assign_i_i"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %Hi_assign_i_i = or i3 %Lo_assign_i_i, 1

]]></Node>
<StgValue><ssdm name="Hi_assign_i_i"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="10">
<![CDATA[
:3  %tmp_8 = trunc i10 %val_assign_i_i to i6

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %tmp_9 = icmp ugt i3 %Lo_assign_i_i, %Hi_assign_i_i

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %tmp_10 = sub i3 -3, %Lo_assign_i_i

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:6  %tmp_11 = select i1 %tmp_9, i3 %Lo_assign_i_i, i3 %Hi_assign_i_i

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:7  %tmp_12 = select i1 %tmp_9, i3 %Hi_assign_i_i, i3 %Lo_assign_i_i

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:8  %tmp_13 = select i1 %tmp_9, i3 %tmp_10, i3 %Lo_assign_i_i

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  %tmp_14 = sub i3 -3, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="3">
<![CDATA[
:10  %tmp_15 = zext i3 %tmp_13 to i6

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="3">
<![CDATA[
:11  %tmp_16 = zext i3 %tmp_12 to i6

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="3">
<![CDATA[
:12  %tmp_17 = zext i3 %tmp_14 to i6

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  %tmp_18 = shl i6 %tmp_8, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_19 = call i6 @llvm.part.select.i6(i6 %tmp_18, i32 5, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:15  %tmp_20 = select i1 %tmp_9, i6 %tmp_19, i6 %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:16  %tmp_21 = shl i6 -1, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:17  %tmp_22 = lshr i6 -1, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:18  %p_demorgan = and i6 %tmp_21, %tmp_22

]]></Node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:19  %tmp_23 = xor i6 %p_demorgan, -1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:20  %tmp_24 = and i6 %p_Val2_i_i_load, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:21  %tmp_25 = and i6 %tmp_20, %p_demorgan

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:22  %tmp_26 = or i6 %tmp_24, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:23  store i6 %tmp_26, i6* %p_Val2_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
<literal name="tmp_29_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="32">
<![CDATA[
:7  %tmp_30 = trunc i32 %rIndex_1_i_i to i14

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exit:2  %pointNumber_addr_i_r = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %pointNumber_addr, i32 1)

]]></Node>
<StgValue><ssdm name="pointNumber_addr_i_r"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6">
<![CDATA[
:0  %p_Val2_i_i_load_1 = load i6* %p_Val2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_load_1"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="6">
<![CDATA[
:1  %tmp_29 = trunc i6 %p_Val2_i_i_load_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  store i2 %tmp_29, i2* @bRow_V_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %p_Result_4_i_i = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %p_Val2_i_i_load_1, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="p_Result_4_i_i"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  store i2 %p_Result_4_i_i, i2* @bRow_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %p_Result_5_i_i = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %p_Val2_i_i_load_1, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="p_Result_5_i_i"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6  store i2 %p_Result_5_i_i, i2* @bRow_V_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:8  %tmp_11_i = mul i14 791, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:9  %tmp_12_i = add i14 2373, %tmp_11_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:10  %tmp_13_i = add i14 4746, %tmp_11_i

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11  %tmp_34_i_i = icmp ult i10 %val_assign_i_i, 6

]]></Node>
<StgValue><ssdm name="tmp_34_i_i"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_31 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %val_assign_i_i, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %icmp = icmp eq i7 %tmp_31, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:14  %val_assign_1_trunc_i = add i10 4, %val_assign_i_i

]]></Node>
<StgValue><ssdm name="val_assign_1_trunc_i"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:15  %notlhs3_i = icmp ult i10 %val_assign_i_i, -439

]]></Node>
<StgValue><ssdm name="notlhs3_i"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:16  %notlhs_i = icmp ult i10 %val_assign_i_i, -436

]]></Node>
<StgValue><ssdm name="notlhs_i"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %c_i_i = phi i10 [ 0, %3 ], [ %c_1_i_i, %._crit_edge14.0.i.i ]

]]></Node>
<StgValue><ssdm name="c_i_i"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 791, i64 791, i64 791)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %exitcond_i = icmp eq i10 %c_i_i, -233

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %c_1_i_i = add i10 %c_i_i, 1

]]></Node>
<StgValue><ssdm name="c_1_i_i"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %1, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="13" op_0_bw="10">
<![CDATA[
:1  %tmp_39_i_cast190_i = zext i10 %c_i_i to i13

]]></Node>
<StgValue><ssdm name="tmp_39_i_cast190_i"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="10">
<![CDATA[
:2  %tmp_39_i_cast189_i = zext i10 %c_i_i to i12

]]></Node>
<StgValue><ssdm name="tmp_39_i_cast189_i"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="10">
<![CDATA[
:3  %tmp_39_i_cast_i = zext i10 %c_i_i to i14

]]></Node>
<StgValue><ssdm name="tmp_39_i_cast_i"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_14_i = add i14 %tmp_11_i, %tmp_39_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_14_cast_i = sext i14 %tmp_14_i to i64

]]></Node>
<StgValue><ssdm name="tmp_14_cast_i"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %N1_V_addr = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_14_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %tmp_15_i = add i14 %tmp_12_i, %tmp_39_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_15_cast_i = sext i14 %tmp_15_i to i64

]]></Node>
<StgValue><ssdm name="tmp_15_cast_i"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %N1_V_addr_1 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_15_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_1"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:10  %tmp_16_i = add i14 %tmp_13_i, %tmp_39_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="14">
<![CDATA[
:11  %tmp_16_cast_i = sext i14 %tmp_16_i to i64

]]></Node>
<StgValue><ssdm name="tmp_16_cast_i"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %N1_V_addr_2 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_16_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_2"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %det0_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:14  store i32 %tmp_V, i32* %N1_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp_29_i_i, label %._crit_edge7.0.i.i, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29_i_i" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %notrhs_i = icmp ugt i10 %c_i_i, 2

]]></Node>
<StgValue><ssdm name="notrhs_i"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29_i_i" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %tmp_45_i_i = icmp ult i10 %c_i_i, -236

]]></Node>
<StgValue><ssdm name="tmp_45_i_i"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29_i_i" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp_i = and i1 %notlhs_i, %tmp_45_i_i

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29_i_i" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond_i = and i1 %tmp_i, %notrhs_i

]]></Node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29_i_i" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond_i, label %8, label %._crit_edge7.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str11, i32 %tmp_19_i_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="178" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29_i_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %det1_V_V3)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29_i_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:1  store i32 %tmp_V_1, i32* %N1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29_i_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge7.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7.0.i.i:0  br i1 %tmp_34_i_i, label %._crit_edge10.0.i.i, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %notrhs2_i = icmp ugt i10 %c_i_i, 5

]]></Node>
<StgValue><ssdm name="notrhs2_i"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %tmp_52_i_i = icmp ult i10 %c_i_i, -239

]]></Node>
<StgValue><ssdm name="tmp_52_i_i"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp5_i = and i1 %notlhs3_i, %tmp_52_i_i

]]></Node>
<StgValue><ssdm name="tmp5_i"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond2_i = and i1 %tmp5_i, %notrhs2_i

]]></Node>
<StgValue><ssdm name="or_cond2_i"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond2_i, label %10, label %._crit_edge10.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="187" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34_i_i" val="0"/>
<literal name="or_cond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %det2_V_V6)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34_i_i" val="0"/>
<literal name="or_cond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:1  store i32 %tmp_V_2, i32* %N1_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34_i_i" val="0"/>
<literal name="or_cond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge10.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.0.i.i:0  br i1 %icmp, label %._crit_edge14.0.i.i, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_32 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %c_i_i, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp6 = icmp ne i7 %tmp_32, 0

]]></Node>
<StgValue><ssdm name="icmp6"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %tmp_59_i_i = icmp ult i10 %c_i_i, -239

]]></Node>
<StgValue><ssdm name="tmp_59_i_i"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %tmp6_i = and i1 %notlhs3_i, %tmp_59_i_i

]]></Node>
<StgValue><ssdm name="tmp6_i"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %or_cond3_i = and i1 %tmp6_i, %icmp6

]]></Node>
<StgValue><ssdm name="or_cond3_i"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %or_cond3_i, label %12, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="or_cond3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2">
<![CDATA[
:3  %bRow_V_1_load = load i2* @bRow_V_1, align 1

]]></Node>
<StgValue><ssdm name="bRow_V_1_load"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="or_cond3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="2">
<![CDATA[
:4  %tmp_62_i_cast_i = zext i2 %bRow_V_1_load to i13

]]></Node>
<StgValue><ssdm name="tmp_62_i_cast_i"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="or_cond3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %tmp_17_i = mul i13 791, %tmp_62_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="or_cond3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="13">
<![CDATA[
:6  %tmp_33 = trunc i13 %tmp_17_i to i12

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="201" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_60_i_i = add i10 -1, %c_i_i

]]></Node>
<StgValue><ssdm name="tmp_60_i_i"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="10">
<![CDATA[
:2  %tmp_61_i_cast_i = zext i10 %tmp_60_i_i to i13

]]></Node>
<StgValue><ssdm name="tmp_61_i_cast_i"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %tmp_18_i = add i13 2373, %tmp_17_i

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:8  %tmp_19_i = add i13 %tmp_61_i_cast_i, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="13">
<![CDATA[
:9  %tmp_19_cast_i = zext i13 %tmp_19_i to i64

]]></Node>
<StgValue><ssdm name="tmp_19_cast_i"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %N1_V_addr_3 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_19_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_3"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="13">
<![CDATA[
:27  %N1_V_load = load i32* %N1_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="10">
<![CDATA[
:1  %tmp_61_i_cast188_i = zext i10 %tmp_60_i_i to i12

]]></Node>
<StgValue><ssdm name="tmp_61_i_cast188_i"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:11  %tmp_20_i = add i12 %tmp_61_i_cast188_i, %tmp_33

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="12">
<![CDATA[
:12  %tmp_20_cast_i = zext i12 %tmp_20_i to i64

]]></Node>
<StgValue><ssdm name="tmp_20_cast_i"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %N1_V_addr_4 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_20_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_4"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:14  %tmp_21_i = add i12 %tmp_39_i_cast189_i, %tmp_33

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="12">
<![CDATA[
:15  %tmp_21_cast_i = zext i12 %tmp_21_i to i64

]]></Node>
<StgValue><ssdm name="tmp_21_cast_i"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %N1_V_addr_5 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_21_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_5"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:17  %tmp_22_i = add i13 %tmp_39_i_cast190_i, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="13">
<![CDATA[
:18  %tmp_22_cast_i = zext i13 %tmp_22_i to i64

]]></Node>
<StgValue><ssdm name="tmp_22_cast_i"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %N1_V_addr_6 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_22_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_6"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:20  %tmp_23_i = add i13 -3446, %tmp_17_i

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:21  %tmp_24_i = add i13 %tmp_61_i_cast_i, %tmp_23_i

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="13">
<![CDATA[
:22  %tmp_24_cast_i = zext i13 %tmp_24_i to i64

]]></Node>
<StgValue><ssdm name="tmp_24_cast_i"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %N1_V_addr_7 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_24_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_7"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:24  %tmp_25_i = add i13 %tmp_39_i_cast190_i, %tmp_23_i

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="13">
<![CDATA[
:25  %tmp_25_cast_i = zext i13 %tmp_25_i to i64

]]></Node>
<StgValue><ssdm name="tmp_25_cast_i"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %N1_V_addr_8 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_25_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_8"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="13">
<![CDATA[
:27  %N1_V_load = load i32* %N1_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_63_i_i = icmp sgt i32 %N1_V_load, %hessianThreshold_V_r

]]></Node>
<StgValue><ssdm name="tmp_63_i_i"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:29  br i1 %tmp_63_i_i, label %13, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="2" op_0_bw="2">
<![CDATA[
:12  %bRow_V_0_load = load i2* @bRow_V_0, align 1

]]></Node>
<StgValue><ssdm name="bRow_V_0_load"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="2">
<![CDATA[
:13  %tmp_66_i_cast_i = zext i2 %bRow_V_0_load to i13

]]></Node>
<StgValue><ssdm name="tmp_66_i_cast_i"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:14  %tmp_29_i = mul i13 791, %tmp_66_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="13">
<![CDATA[
:15  %tmp_34 = trunc i13 %tmp_29_i to i12

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="232" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_64_i_i = add i10 -2, %c_i_i

]]></Node>
<StgValue><ssdm name="tmp_64_i_i"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="10">
<![CDATA[
:2  %tmp_65_i_cast_i = zext i10 %tmp_64_i_i to i12

]]></Node>
<StgValue><ssdm name="tmp_65_i_cast_i"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_30_i = add i12 %tmp_65_i_cast_i, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="12">
<![CDATA[
:17  %tmp_30_cast_i = zext i12 %tmp_30_i to i64

]]></Node>
<StgValue><ssdm name="tmp_30_cast_i"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %N1_V_addr_12 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_30_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_12"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="13">
<![CDATA[
:45  %N1_V_load_1 = load i32* %N1_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="10">
<![CDATA[
:1  %tmp_65_i_cast187_i = zext i10 %tmp_64_i_i to i13

]]></Node>
<StgValue><ssdm name="tmp_65_i_cast187_i"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_26_i = add i12 %tmp_65_i_cast_i, %tmp_33

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="12">
<![CDATA[
:4  %tmp_26_cast_i = zext i12 %tmp_26_i to i64

]]></Node>
<StgValue><ssdm name="tmp_26_cast_i"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %N1_V_addr_9 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_26_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_9"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %tmp_27_i = add i13 %tmp_65_i_cast187_i, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_27_cast_i = zext i13 %tmp_27_i to i64

]]></Node>
<StgValue><ssdm name="tmp_27_cast_i"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %N1_V_addr_10 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_27_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_10"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %tmp_28_i = add i13 %tmp_65_i_cast187_i, %tmp_23_i

]]></Node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="13">
<![CDATA[
:10  %tmp_28_cast_i = zext i13 %tmp_28_i to i64

]]></Node>
<StgValue><ssdm name="tmp_28_cast_i"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %N1_V_addr_11 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_28_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_11"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:19  %tmp_31_i = add i12 %tmp_61_i_cast188_i, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="12">
<![CDATA[
:20  %tmp_31_cast_i = zext i12 %tmp_31_i to i64

]]></Node>
<StgValue><ssdm name="tmp_31_cast_i"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %N1_V_addr_13 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_31_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_13"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:22  %tmp_32_i = add i12 %tmp_39_i_cast189_i, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="12">
<![CDATA[
:23  %tmp_32_cast_i = zext i12 %tmp_32_i to i64

]]></Node>
<StgValue><ssdm name="tmp_32_cast_i"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %N1_V_addr_14 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_32_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_14"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:25  %tmp_33_i = add i13 2373, %tmp_29_i

]]></Node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:26  %tmp_34_i = add i13 %tmp_65_i_cast187_i, %tmp_33_i

]]></Node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="13">
<![CDATA[
:27  %tmp_34_cast_i = zext i13 %tmp_34_i to i64

]]></Node>
<StgValue><ssdm name="tmp_34_cast_i"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %N1_V_addr_15 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_34_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_15"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_35_i = add i13 %tmp_61_i_cast_i, %tmp_33_i

]]></Node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_35_cast_i = zext i13 %tmp_35_i to i64

]]></Node>
<StgValue><ssdm name="tmp_35_cast_i"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %N1_V_addr_16 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_35_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_16"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:32  %tmp_36_i = add i13 %tmp_39_i_cast190_i, %tmp_33_i

]]></Node>
<StgValue><ssdm name="tmp_36_i"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="13">
<![CDATA[
:33  %tmp_36_cast_i = zext i13 %tmp_36_i to i64

]]></Node>
<StgValue><ssdm name="tmp_36_cast_i"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %N1_V_addr_17 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_36_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_17"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:35  %tmp_37_i = add i13 -3446, %tmp_29_i

]]></Node>
<StgValue><ssdm name="tmp_37_i"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:36  %tmp_38_i = add i13 %tmp_65_i_cast187_i, %tmp_37_i

]]></Node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="13">
<![CDATA[
:37  %tmp_38_cast_i = zext i13 %tmp_38_i to i64

]]></Node>
<StgValue><ssdm name="tmp_38_cast_i"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %N1_V_addr_18 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_38_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_18"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:39  %tmp_39_i = add i13 %tmp_61_i_cast_i, %tmp_37_i

]]></Node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="13">
<![CDATA[
:40  %tmp_39_cast_i = zext i13 %tmp_39_i to i64

]]></Node>
<StgValue><ssdm name="tmp_39_cast_i"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %N1_V_addr_19 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_39_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_19"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:42  %tmp_40_i = add i13 %tmp_39_i_cast190_i, %tmp_37_i

]]></Node>
<StgValue><ssdm name="tmp_40_i"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="13">
<![CDATA[
:43  %tmp_40_cast_i = zext i13 %tmp_40_i to i64

]]></Node>
<StgValue><ssdm name="tmp_40_cast_i"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %N1_V_addr_20 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_40_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_20"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="13">
<![CDATA[
:45  %N1_V_load_1 = load i32* %N1_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_1"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_67_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_1

]]></Node>
<StgValue><ssdm name="tmp_67_i_i"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:47  br i1 %tmp_67_i_i, label %14, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_2 = load i32* %N1_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="278" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_2 = load i32* %N1_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_2"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_68_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_2

]]></Node>
<StgValue><ssdm name="tmp_68_i_i"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_68_i_i, label %15, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_3 = load i32* %N1_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="282" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_3 = load i32* %N1_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_3"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_69_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_3

]]></Node>
<StgValue><ssdm name="tmp_69_i_i"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_69_i_i, label %16, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_4 = load i32* %N1_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="286" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_4 = load i32* %N1_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_4"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_70_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_4

]]></Node>
<StgValue><ssdm name="tmp_70_i_i"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_70_i_i, label %17, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_5 = load i32* %N1_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="290" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_5 = load i32* %N1_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_5"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_71_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_5

]]></Node>
<StgValue><ssdm name="tmp_71_i_i"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_71_i_i, label %18, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_6 = load i32* %N1_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="294" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_6 = load i32* %N1_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_6"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_72_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_6

]]></Node>
<StgValue><ssdm name="tmp_72_i_i"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_72_i_i, label %19, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="2" op_0_bw="2">
<![CDATA[
:0  %bRow_V_2_load = load i2* @bRow_V_2, align 1

]]></Node>
<StgValue><ssdm name="bRow_V_2_load"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="13" op_0_bw="2">
<![CDATA[
:1  %tmp_73_i_cast_i = zext i2 %bRow_V_2_load to i13

]]></Node>
<StgValue><ssdm name="tmp_73_i_cast_i"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp_41_i = mul i13 791, %tmp_73_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_41_i"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="13">
<![CDATA[
:3  %tmp_35 = trunc i13 %tmp_41_i to i12

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %tmp_42_i = add i12 %tmp_65_i_cast_i, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_42_i"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_43_i = add i12 %tmp_61_i_cast188_i, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_43_i"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:10  %tmp_44_i = add i12 %tmp_39_i_cast189_i, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_44_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="304" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_42_cast_i = zext i12 %tmp_42_i to i64

]]></Node>
<StgValue><ssdm name="tmp_42_cast_i"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %N1_V_addr_21 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_42_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_21"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="13">
<![CDATA[
:33  %N1_V_load_7 = load i32* %N1_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="12">
<![CDATA[
:8  %tmp_43_cast_i = zext i12 %tmp_43_i to i64

]]></Node>
<StgValue><ssdm name="tmp_43_cast_i"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %N1_V_addr_22 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_43_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_22"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="12">
<![CDATA[
:11  %tmp_44_cast_i = zext i12 %tmp_44_i to i64

]]></Node>
<StgValue><ssdm name="tmp_44_cast_i"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %N1_V_addr_23 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_44_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_23"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:13  %tmp_45_i = add i13 2373, %tmp_41_i

]]></Node>
<StgValue><ssdm name="tmp_45_i"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:14  %tmp_46_i = add i13 %tmp_65_i_cast187_i, %tmp_45_i

]]></Node>
<StgValue><ssdm name="tmp_46_i"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="13">
<![CDATA[
:15  %tmp_46_cast_i = zext i13 %tmp_46_i to i64

]]></Node>
<StgValue><ssdm name="tmp_46_cast_i"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %N1_V_addr_24 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_46_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_24"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:17  %tmp_47_i = add i13 %tmp_61_i_cast_i, %tmp_45_i

]]></Node>
<StgValue><ssdm name="tmp_47_i"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="13">
<![CDATA[
:18  %tmp_47_cast_i = zext i13 %tmp_47_i to i64

]]></Node>
<StgValue><ssdm name="tmp_47_cast_i"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %N1_V_addr_25 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_47_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_25"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:20  %tmp_48_i = add i13 %tmp_39_i_cast190_i, %tmp_45_i

]]></Node>
<StgValue><ssdm name="tmp_48_i"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="13">
<![CDATA[
:21  %tmp_48_cast_i = zext i13 %tmp_48_i to i64

]]></Node>
<StgValue><ssdm name="tmp_48_cast_i"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %N1_V_addr_26 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_48_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_26"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:23  %tmp_49_i = add i13 -3446, %tmp_41_i

]]></Node>
<StgValue><ssdm name="tmp_49_i"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:24  %tmp_50_i = add i13 %tmp_65_i_cast187_i, %tmp_49_i

]]></Node>
<StgValue><ssdm name="tmp_50_i"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="13">
<![CDATA[
:25  %tmp_50_cast_i = zext i13 %tmp_50_i to i64

]]></Node>
<StgValue><ssdm name="tmp_50_cast_i"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %N1_V_addr_27 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_50_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_27"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:27  %tmp_51_i = add i13 %tmp_61_i_cast_i, %tmp_49_i

]]></Node>
<StgValue><ssdm name="tmp_51_i"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="13">
<![CDATA[
:28  %tmp_51_cast_i = zext i13 %tmp_51_i to i64

]]></Node>
<StgValue><ssdm name="tmp_51_cast_i"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %N1_V_addr_28 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_51_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_28"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30  %tmp_52_i = add i13 %tmp_39_i_cast190_i, %tmp_49_i

]]></Node>
<StgValue><ssdm name="tmp_52_i"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="13">
<![CDATA[
:31  %tmp_52_cast_i = zext i13 %tmp_52_i to i64

]]></Node>
<StgValue><ssdm name="tmp_52_cast_i"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %N1_V_addr_29 = getelementptr [7119 x i32]* @N1_V, i64 0, i64 %tmp_52_cast_i

]]></Node>
<StgValue><ssdm name="N1_V_addr_29"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="13">
<![CDATA[
:33  %N1_V_load_7 = load i32* %N1_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_7"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_74_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_7

]]></Node>
<StgValue><ssdm name="tmp_74_i_i"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:35  br i1 %tmp_74_i_i, label %20, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_8 = load i32* %N1_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="335" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_8 = load i32* %N1_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_8"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_75_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_8

]]></Node>
<StgValue><ssdm name="tmp_75_i_i"/></StgValue>
</operation>

<operation id="337" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_75_i_i, label %21, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_9 = load i32* %N1_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="339" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_9 = load i32* %N1_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_9"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_76_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_9

]]></Node>
<StgValue><ssdm name="tmp_76_i_i"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_76_i_i, label %22, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_10 = load i32* %N1_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_10"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="343" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_10 = load i32* %N1_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_10"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_77_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_10

]]></Node>
<StgValue><ssdm name="tmp_77_i_i"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_77_i_i, label %23, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_11 = load i32* %N1_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_11"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="347" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_11 = load i32* %N1_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_11"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_78_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_11

]]></Node>
<StgValue><ssdm name="tmp_78_i_i"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_78_i_i, label %24, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_12 = load i32* %N1_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_12"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="351" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_12 = load i32* %N1_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_12"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_79_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_12

]]></Node>
<StgValue><ssdm name="tmp_79_i_i"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_79_i_i, label %25, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_13 = load i32* %N1_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_13"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="355" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_13 = load i32* %N1_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_13"/></StgValue>
</operation>

<operation id="356" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_80_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_13

]]></Node>
<StgValue><ssdm name="tmp_80_i_i"/></StgValue>
</operation>

<operation id="357" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_80_i_i, label %26, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_14 = load i32* %N1_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_14"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="359" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_14 = load i32* %N1_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_14"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_81_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_14

]]></Node>
<StgValue><ssdm name="tmp_81_i_i"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_81_i_i, label %27, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_15 = load i32* %N1_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_15"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="363" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_15 = load i32* %N1_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_15"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_82_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_15

]]></Node>
<StgValue><ssdm name="tmp_82_i_i"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_82_i_i, label %28, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_16 = load i32* %N1_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_16"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="367" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_16 = load i32* %N1_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_16"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_83_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_16

]]></Node>
<StgValue><ssdm name="tmp_83_i_i"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_83_i_i, label %29, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_17 = load i32* %N1_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_17"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="371" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_17 = load i32* %N1_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_17"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_84_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_17

]]></Node>
<StgValue><ssdm name="tmp_84_i_i"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_84_i_i, label %30, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_18 = load i32* %N1_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_18"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="375" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_18 = load i32* %N1_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_18"/></StgValue>
</operation>

<operation id="376" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_85_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_18

]]></Node>
<StgValue><ssdm name="tmp_85_i_i"/></StgValue>
</operation>

<operation id="377" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_85_i_i, label %31, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_19 = load i32* %N1_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_19"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="379" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_19 = load i32* %N1_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_19"/></StgValue>
</operation>

<operation id="380" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_86_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_19

]]></Node>
<StgValue><ssdm name="tmp_86_i_i"/></StgValue>
</operation>

<operation id="381" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_86_i_i, label %32, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_20 = load i32* %N1_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_20"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="383" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_20 = load i32* %N1_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_20"/></StgValue>
</operation>

<operation id="384" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_87_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_20

]]></Node>
<StgValue><ssdm name="tmp_87_i_i"/></StgValue>
</operation>

<operation id="385" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_87_i_i, label %33, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_87_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_21 = load i32* %N1_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_21"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="387" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_21 = load i32* %N1_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_21"/></StgValue>
</operation>

<operation id="388" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_88_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_21

]]></Node>
<StgValue><ssdm name="tmp_88_i_i"/></StgValue>
</operation>

<operation id="389" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_88_i_i, label %34, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_22 = load i32* %N1_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_22"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="391" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_22 = load i32* %N1_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_22"/></StgValue>
</operation>

<operation id="392" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_89_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_22

]]></Node>
<StgValue><ssdm name="tmp_89_i_i"/></StgValue>
</operation>

<operation id="393" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_89_i_i, label %35, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_23 = load i32* %N1_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_23"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="395" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_23 = load i32* %N1_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_23"/></StgValue>
</operation>

<operation id="396" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_90_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_23

]]></Node>
<StgValue><ssdm name="tmp_90_i_i"/></StgValue>
</operation>

<operation id="397" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_90_i_i, label %36, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_90_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_24 = load i32* %N1_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_24"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="399" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_24 = load i32* %N1_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_24"/></StgValue>
</operation>

<operation id="400" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_91_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_24

]]></Node>
<StgValue><ssdm name="tmp_91_i_i"/></StgValue>
</operation>

<operation id="401" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_91_i_i, label %37, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_25 = load i32* %N1_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_25"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="403" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_25 = load i32* %N1_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_25"/></StgValue>
</operation>

<operation id="404" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_92_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_25

]]></Node>
<StgValue><ssdm name="tmp_92_i_i"/></StgValue>
</operation>

<operation id="405" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_92_i_i, label %38, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_92_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_26 = load i32* %N1_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_26"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="407" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="13">
<![CDATA[
:0  %N1_V_load_26 = load i32* %N1_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="N1_V_load_26"/></StgValue>
</operation>

<operation id="408" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_93_i_i = icmp sgt i32 %N1_V_load, %N1_V_load_26

]]></Node>
<StgValue><ssdm name="tmp_93_i_i"/></StgValue>
</operation>

<operation id="409" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_93_i_i, label %39, label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmpPointNum_load_1 = load i32* @tmpPointNum, align 4

]]></Node>
<StgValue><ssdm name="tmpPointNum_load_1"/></StgValue>
</operation>

<operation id="411" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="33" op_0_bw="32">
<![CDATA[
:5  %tmp_94_i_cast_i = sext i32 %tmpPointNum_load_1 to i33

]]></Node>
<StgValue><ssdm name="tmp_94_i_cast_i"/></StgValue>
</operation>

<operation id="412" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:6  %sum_i = add i33 %sext_cast_i, %tmp_94_i_cast_i

]]></Node>
<StgValue><ssdm name="sum_i"/></StgValue>
</operation>

<operation id="413" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="33">
<![CDATA[
:7  %sum_cast_i = sext i33 %sum_i to i64

]]></Node>
<StgValue><ssdm name="sum_cast_i"/></StgValue>
</operation>

<operation id="414" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:8  %keyPoints_V_addr = getelementptr i32* %keyPoints_V, i64 %sum_cast_i

]]></Node>
<StgValue><ssdm name="keyPoints_V_addr"/></StgValue>
</operation>

<operation id="415" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_95_i_i = add nsw i32 %tmpPointNum_load_1, 1

]]></Node>
<StgValue><ssdm name="tmp_95_i_i"/></StgValue>
</operation>

<operation id="416" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  store i32 %tmp_95_i_i, i32* @tmpPointNum, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="417" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %val_assign_2_trunc_i = add i10 %c_i_i, 4

]]></Node>
<StgValue><ssdm name="val_assign_2_trunc_i"/></StgValue>
</operation>

<operation id="418" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %keyPoints_V_addr_i_r = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %keyPoints_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="keyPoints_V_addr_i_r"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="419" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="15" op_0_bw="10">
<![CDATA[
:1  %val_assign_2_trunc_c = zext i10 %val_assign_2_trunc_i to i15

]]></Node>
<StgValue><ssdm name="val_assign_2_trunc_c"/></StgValue>
</operation>

<operation id="420" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="27" op_0_bw="27" op_1_bw="10" op_2_bw="15" op_3_bw="2">
<![CDATA[
:2  %tmp_3_i = call i27 @_ssdm_op_BitConcatenate.i27.i10.i15.i2(i10 %val_assign_1_trunc_i, i15 %val_assign_2_trunc_c, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="421" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="27">
<![CDATA[
:3  %p_Result_8_i_i = zext i27 %tmp_3_i to i32

]]></Node>
<StgValue><ssdm name="p_Result_8_i_i"/></StgValue>
</operation>

<operation id="422" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:10  call void @_ssdm_op_Write.m_axi.i32P(i32* %keyPoints_V_addr, i32 %p_Result_8_i_i, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="423" st_id="39" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %keyPoints_V_addr_i_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %keyPoints_V_addr)

]]></Node>
<StgValue><ssdm name="keyPoints_V_addr_i_r_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="424" st_id="40" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %keyPoints_V_addr_i_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %keyPoints_V_addr)

]]></Node>
<StgValue><ssdm name="keyPoints_V_addr_i_r_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="425" st_id="41" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %keyPoints_V_addr_i_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %keyPoints_V_addr)

]]></Node>
<StgValue><ssdm name="keyPoints_V_addr_i_r_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="426" st_id="42" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %keyPoints_V_addr_i_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %keyPoints_V_addr)

]]></Node>
<StgValue><ssdm name="keyPoints_V_addr_i_r_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="427" st_id="43" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %keyPoints_V_addr_i_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %keyPoints_V_addr)

]]></Node>
<StgValue><ssdm name="keyPoints_V_addr_i_r_1"/></StgValue>
</operation>

<operation id="428" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge14.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="429" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14.0.i.i:0  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="430" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
.exit:1  %tmpPointNum_load = load i32* @tmpPointNum, align 4

]]></Node>
<StgValue><ssdm name="tmpPointNum_load"/></StgValue>
</operation>

<operation id="431" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
.exit:3  call void @_ssdm_op_Write.m_axi.i32P(i32* %pointNumber_addr, i32 %tmpPointNum_load, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.exit:5  store i32 0, i32* @tmpPointNum, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="433" st_id="46" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit:4  %pointNumber_addr_i_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %pointNumber_addr)

]]></Node>
<StgValue><ssdm name="pointNumber_addr_i_r_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="434" st_id="47" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit:4  %pointNumber_addr_i_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %pointNumber_addr)

]]></Node>
<StgValue><ssdm name="pointNumber_addr_i_r_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="435" st_id="48" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit:4  %pointNumber_addr_i_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %pointNumber_addr)

]]></Node>
<StgValue><ssdm name="pointNumber_addr_i_r_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="436" st_id="49" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit:4  %pointNumber_addr_i_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %pointNumber_addr)

]]></Node>
<StgValue><ssdm name="pointNumber_addr_i_r_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="437" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.exit:0  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([30 x i8]* @p_str10, i32 %tmp_i_i)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="438" st_id="50" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit:4  %pointNumber_addr_i_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %pointNumber_addr)

]]></Node>
<StgValue><ssdm name="pointNumber_addr_i_r_1"/></StgValue>
</operation>

<operation id="439" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0">
<![CDATA[
.exit:6  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
