# Reading D:/Apps/Quartus/Versao18.1/intelFPGA_lite/modelsim_ase/tcl/vsim/pref.tcl
# do registerfile_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Apps/Quartus/Versao18.1/intelFPGA_lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/RegisterFile {D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/RegisterFile/registerfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:14 on Jun 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/RegisterFile" D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/RegisterFile/registerfile.v 
# -- Compiling module registerfile
# 
# Top level modules:
# 	registerfile
# End time: 09:44:14 on Jun 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/RegisterFile {D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/RegisterFile/registerfile_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:14 on Jun 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/RegisterFile" D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/RegisterFile/registerfile_TB.v 
# -- Compiling module registerfile_TB
# 
# Top level modules:
# 	registerfile_TB
# End time: 09:44:14 on Jun 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  registerfile_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" registerfile_TB 
# Start time: 09:44:14 on Jun 28,2023
# Loading work.registerfile_TB
# Loading work.registerfile
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: init_signal_spy [D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/RegisterFile/registerfile_TB.v(67)] : Mirroring the value of '/registerfile_TB/DUT/registros' onto '/registerfile_TB/registros'.
# ** Note: $stop    : D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/RegisterFile/registerfile_TB.v(63)
#    Time: 815 ns  Iteration: 0  Instance: /registerfile_TB
# Break in Module registerfile_TB at D:/UNIFEI/7Periodo/ELTD05/Trabalho2/MIPS_CPU/RegisterFile/registerfile_TB.v line 63
# End time: 09:45:18 on Jun 28,2023, Elapsed time: 0:01:04
# Errors: 0, Warnings: 0
