#-----------------------------------------------------------
# xsim v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon May 23 07:55:03 2022
# Process ID: 19554
# Current directory: /home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/verif/sim/vivado/test_ddr
# Command line: xsim -log test_ddr.log -mode tcl -source {xsim.dir/tb/xsim_script.tcl}
# Log file: /home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/verif/sim/vivado/test_ddr/test_ddr.log
# Journal file: /home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/verif/sim/vivado/test_ddr/xsim.jou
#-----------------------------------------------------------
source xsim.dir/tb/xsim_script.tcl
# xsim {tb} -autoloadwcfg -tclbatch {/home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/verif/scripts/waves.tcl} -runall
Time resolution is 1 ps
open_wave_config /home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/verif/sim/vivado/test_ddr/tb.wcfg
WARNING: [Simtcl 6-25] Warning: Both '-runall' and '-tclbatch' were specified. The '-runall' was ignored
source /home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/verif/scripts/waves.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
## run 200 us 
Loading timesets for 'tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model :Configured as x4 8G stack:1
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module tb.card.fpga.CL.cl_nova_project.nova_subsystem_1.xlx_subsys.design_ss.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Value is 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[3].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[10].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[11].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 

---------------------Writing Instruction In DDR-C!!!---------------------

ERROR: File descriptor (0) passed to $feof in file /home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/verif/tests/test_ddr.sv at line 46 is not valid.
Writing 0x00c00493 to address 0x0000000000000000
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @25959376
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @25959376
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @25959376
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @25959376
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @25959376
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @25959376
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @25959376
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @25959376
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @25959376
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @26079328
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @26079328
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @26079328
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @26079328
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @26079328
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @26079328
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @26079328
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @26079328
tb.card.u_ddr4_rdimm_C.\rcd_enabled.NOT_LRDIMM.u_ddr4_dimm .\rank_instances[0].even_ranks.u_ddr4_rank .\Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @26079328
Writing 0x00b00413 to address 0x0000000000000004
Writing 0x00a00393 to address 0x0000000000000008
Writing 0x01300313 to address 0x000000000000000c
Writing 0x81000237 to address 0x0000000000000010
Writing 0x00020213 to address 0x0000000000000014
Writing 0x00923023 to address 0x0000000000000018
Writing 0x00823423 to address 0x000000000000001c
Writing 0x00723823 to address 0x0000000000000020
Writing 0x00623c23 to address 0x0000000000000024

---------------------END OF HEX FILE---------------------

Writing feadbeef to address 00000120

---------------------RESET DISABLE!!!---------------------


---------------------Reading From Bram Addresses!!!---------------------

Reading 0x0000000c from address 00000000
Reading 0x0000000b from address 00000008
Reading 0x0000000a from address 00000010
Reading 0x00000013 from address 00000018

---------------------TEST FAIL---------------------

