## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Sat Jun 25 ¿ÀÀü 2:01:44 ??€?•œë¯¼êµ­ ?‘œì¤€?‹œ 2016
##
vlib work
vlog  "../src/thresholding_beh.v"
vlog  "dp_sram_coregen_p.v"
vlog  "dp_sram_coregen_b.v"
vlog  "../src/thresholding_top.v"
vlog  "../src/thresholding_top_TB.v"
vlog  "C:/Xilinx/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -lib work Testbench_Top glbl
do {Testbench_Top.udo}
view wave
add wave *
add wave /glbl/GSR
run -all
