Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot memory_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'wen0' on this module [F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sim_1/new/memory_tb.v:35]
ERROR: [VRFC 10-3180] cannot find port 'WRITE_ADDR' on this module [F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sim_1/new/memory_tb.v:34]
ERROR: [VRFC 10-3180] cannot find port 'WRITE_EN' on this module [F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sim_1/new/memory_tb.v:33]
ERROR: [VRFC 10-3180] cannot find port 'D3' on this module [F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sim_1/new/memory_tb.v:32]
ERROR: [VRFC 10-3180] cannot find port 'S' on this module [F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sim_1/new/memory_tb.v:31]
ERROR: [VRFC 10-3180] cannot find port 'rst' on this module [F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sim_1/new/memory_tb.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
