--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xa6slx9,ftg256,I,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4177 paths analyzed, 342 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.712ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_1/A (SLICE_X8Y22.DX), 81 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_6 (LATCH)
  Destination:          XLXI_9/XLXI_1/A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.160ns (Levels of Logic = 3)
  Clock Path Skew:      -2.661ns (1.127 - 3.788)
  Source Clock:         ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_6 to XLXI_9/XLXI_1/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcklo                 0.498   ram_a_o<7>
                                                       XLXI_9/XLXI_15/Q_6
    SLICE_X8Y22.CX       net (fanout=17)       2.225   ram_a_o<6>
    SLICE_X8Y22.BMUX     Tcxb                  0.189   ram_o<0>
                                                       XLXI_9/XLXI_1/F7.B
                                                       XLXI_9/XLXI_1/F8
    SLICE_X8Y23.D6       net (fanout=1)        0.307   ram_o<0>
    SLICE_X8Y23.CMUX     Topdc                 0.368   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y29.B1       net (fanout=1)        0.858   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y29.B        Tilo                  0.259   ram_a_o<1>
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_O11
    SLICE_X8Y22.DX       net (fanout=19)       0.871   XLXI_130/XLXI_1/o0
    SLICE_X8Y22.CLK      Tds                   0.585   ram_o<0>
                                                       XLXI_9/XLXI_1/A
    -------------------------------------------------  ---------------------------
    Total                                      6.160ns (1.899ns logic, 4.261ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_6 (LATCH)
  Destination:          XLXI_9/XLXI_1/A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.989ns (Levels of Logic = 3)
  Clock Path Skew:      -2.661ns (1.127 - 3.788)
  Source Clock:         ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_6 to XLXI_9/XLXI_1/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcklo                 0.498   ram_a_o<7>
                                                       XLXI_9/XLXI_15/Q_6
    SLICE_X8Y22.AX       net (fanout=17)       2.068   ram_a_o<6>
    SLICE_X8Y22.BMUX     Taxb                  0.175   ram_o<0>
                                                       XLXI_9/XLXI_1/F7.A
                                                       XLXI_9/XLXI_1/F8
    SLICE_X8Y23.D6       net (fanout=1)        0.307   ram_o<0>
    SLICE_X8Y23.CMUX     Topdc                 0.368   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y29.B1       net (fanout=1)        0.858   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y29.B        Tilo                  0.259   ram_a_o<1>
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_O11
    SLICE_X8Y22.DX       net (fanout=19)       0.871   XLXI_130/XLXI_1/o0
    SLICE_X8Y22.CLK      Tds                   0.585   ram_o<0>
                                                       XLXI_9/XLXI_1/A
    -------------------------------------------------  ---------------------------
    Total                                      5.989ns (1.885ns logic, 4.104ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_0 (LATCH)
  Destination:          XLXI_9/XLXI_1/A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.158ns (Levels of Logic = 3)
  Clock Path Skew:      -2.378ns (1.127 - 3.505)
  Source Clock:         ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_0 to XLXI_9/XLXI_1/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.BQ       Tcklo                 0.442   ram_a_o<1>
                                                       XLXI_9/XLXI_15/Q_0
    SLICE_X8Y22.A1       net (fanout=33)       2.098   ram_a_o<0>
    SLICE_X8Y22.BMUX     Topab                 0.370   ram_o<0>
                                                       XLXI_9/XLXI_1/A
                                                       XLXI_9/XLXI_1/F7.A
                                                       XLXI_9/XLXI_1/F8
    SLICE_X8Y23.D6       net (fanout=1)        0.307   ram_o<0>
    SLICE_X8Y23.CMUX     Topdc                 0.368   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y29.B1       net (fanout=1)        0.858   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y29.B        Tilo                  0.259   ram_a_o<1>
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_O11
    SLICE_X8Y22.DX       net (fanout=19)       0.871   XLXI_130/XLXI_1/o0
    SLICE_X8Y22.CLK      Tds                   0.585   ram_o<0>
                                                       XLXI_9/XLXI_1/A
    -------------------------------------------------  ---------------------------
    Total                                      6.158ns (2.024ns logic, 4.134ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_19/A (SLICE_X12Y23.DX), 81 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_6 (LATCH)
  Destination:          XLXI_9/XLXI_19/A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.701ns (Levels of Logic = 3)
  Clock Path Skew:      -2.120ns (1.668 - 3.788)
  Source Clock:         ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_6 to XLXI_9/XLXI_19/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcklo                 0.498   ram_a_o<7>
                                                       XLXI_9/XLXI_15/Q_6
    SLICE_X12Y23.CX      net (fanout=17)       2.281   ram_a_o<6>
    SLICE_X12Y23.BMUX    Tcxb                  0.189   ram_o<3>
                                                       XLXI_9/XLXI_19/F7.B
                                                       XLXI_9/XLXI_19/F8
    SLICE_X10Y22.D2      net (fanout=1)        1.085   ram_o<3>
    SLICE_X10Y22.CMUX    Topdc                 0.338   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X12Y24.D3      net (fanout=1)        0.956   XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X12Y24.D       Tilo                  0.203   ram_a_o<3>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X12Y23.DX      net (fanout=20)       0.566   XLXI_130/XLXI_1/o3
    SLICE_X12Y23.CLK     Tds                   0.585   ram_o<3>
                                                       XLXI_9/XLXI_19/A
    -------------------------------------------------  ---------------------------
    Total                                      6.701ns (1.813ns logic, 4.888ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_6 (LATCH)
  Destination:          XLXI_9/XLXI_19/A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.531ns (Levels of Logic = 3)
  Clock Path Skew:      -2.120ns (1.668 - 3.788)
  Source Clock:         ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_6 to XLXI_9/XLXI_19/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcklo                 0.498   ram_a_o<7>
                                                       XLXI_9/XLXI_15/Q_6
    SLICE_X12Y23.AX      net (fanout=17)       2.125   ram_a_o<6>
    SLICE_X12Y23.BMUX    Taxb                  0.175   ram_o<3>
                                                       XLXI_9/XLXI_19/F7.A
                                                       XLXI_9/XLXI_19/F8
    SLICE_X10Y22.D2      net (fanout=1)        1.085   ram_o<3>
    SLICE_X10Y22.CMUX    Topdc                 0.338   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X12Y24.D3      net (fanout=1)        0.956   XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X12Y24.D       Tilo                  0.203   ram_a_o<3>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X12Y23.DX      net (fanout=20)       0.566   XLXI_130/XLXI_1/o3
    SLICE_X12Y23.CLK     Tds                   0.585   ram_o<3>
                                                       XLXI_9/XLXI_19/A
    -------------------------------------------------  ---------------------------
    Total                                      6.531ns (1.799ns logic, 4.732ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_5 (LATCH)
  Destination:          XLXI_9/XLXI_19/A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.557ns (Levels of Logic = 3)
  Clock Path Skew:      -1.902ns (1.668 - 3.570)
  Source Clock:         ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_5 to XLXI_9/XLXI_19/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.DQ      Tcklo                 0.442   ram_a_o<5>
                                                       XLXI_9/XLXI_15/Q_5
    SLICE_X12Y23.D6      net (fanout=33)       1.989   ram_a_o<5>
    SLICE_X12Y23.BMUX    Topdb                 0.393   ram_o<3>
                                                       XLXI_9/XLXI_19/D
                                                       XLXI_9/XLXI_19/F7.B
                                                       XLXI_9/XLXI_19/F8
    SLICE_X10Y22.D2      net (fanout=1)        1.085   ram_o<3>
    SLICE_X10Y22.CMUX    Topdc                 0.338   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X12Y24.D3      net (fanout=1)        0.956   XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X12Y24.D       Tilo                  0.203   ram_a_o<3>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X12Y23.DX      net (fanout=20)       0.566   XLXI_130/XLXI_1/o3
    SLICE_X12Y23.CLK     Tds                   0.585   ram_o<3>
                                                       XLXI_9/XLXI_19/A
    -------------------------------------------------  ---------------------------
    Total                                      6.557ns (1.961ns logic, 4.596ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_1/B (SLICE_X8Y22.DX), 81 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_6 (LATCH)
  Destination:          XLXI_9/XLXI_1/B (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.883ns (Levels of Logic = 3)
  Clock Path Skew:      -2.661ns (1.127 - 3.788)
  Source Clock:         ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_6 to XLXI_9/XLXI_1/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcklo                 0.498   ram_a_o<7>
                                                       XLXI_9/XLXI_15/Q_6
    SLICE_X8Y22.CX       net (fanout=17)       2.225   ram_a_o<6>
    SLICE_X8Y22.BMUX     Tcxb                  0.189   ram_o<0>
                                                       XLXI_9/XLXI_1/F7.B
                                                       XLXI_9/XLXI_1/F8
    SLICE_X8Y23.D6       net (fanout=1)        0.307   ram_o<0>
    SLICE_X8Y23.CMUX     Topdc                 0.368   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y29.B1       net (fanout=1)        0.858   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y29.B        Tilo                  0.259   ram_a_o<1>
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_O11
    SLICE_X8Y22.DX       net (fanout=19)       0.871   XLXI_130/XLXI_1/o0
    SLICE_X8Y22.CLK      Tds                   0.308   ram_o<0>
                                                       XLXI_9/XLXI_1/B
    -------------------------------------------------  ---------------------------
    Total                                      5.883ns (1.622ns logic, 4.261ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_6 (LATCH)
  Destination:          XLXI_9/XLXI_1/B (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.712ns (Levels of Logic = 3)
  Clock Path Skew:      -2.661ns (1.127 - 3.788)
  Source Clock:         ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_6 to XLXI_9/XLXI_1/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcklo                 0.498   ram_a_o<7>
                                                       XLXI_9/XLXI_15/Q_6
    SLICE_X8Y22.AX       net (fanout=17)       2.068   ram_a_o<6>
    SLICE_X8Y22.BMUX     Taxb                  0.175   ram_o<0>
                                                       XLXI_9/XLXI_1/F7.A
                                                       XLXI_9/XLXI_1/F8
    SLICE_X8Y23.D6       net (fanout=1)        0.307   ram_o<0>
    SLICE_X8Y23.CMUX     Topdc                 0.368   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y29.B1       net (fanout=1)        0.858   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y29.B        Tilo                  0.259   ram_a_o<1>
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_O11
    SLICE_X8Y22.DX       net (fanout=19)       0.871   XLXI_130/XLXI_1/o0
    SLICE_X8Y22.CLK      Tds                   0.308   ram_o<0>
                                                       XLXI_9/XLXI_1/B
    -------------------------------------------------  ---------------------------
    Total                                      5.712ns (1.608ns logic, 4.104ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_0 (LATCH)
  Destination:          XLXI_9/XLXI_1/B (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.881ns (Levels of Logic = 3)
  Clock Path Skew:      -2.378ns (1.127 - 3.505)
  Source Clock:         ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_0 to XLXI_9/XLXI_1/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.BQ       Tcklo                 0.442   ram_a_o<1>
                                                       XLXI_9/XLXI_15/Q_0
    SLICE_X8Y22.A1       net (fanout=33)       2.098   ram_a_o<0>
    SLICE_X8Y22.BMUX     Topab                 0.370   ram_o<0>
                                                       XLXI_9/XLXI_1/A
                                                       XLXI_9/XLXI_1/F7.A
                                                       XLXI_9/XLXI_1/F8
    SLICE_X8Y23.D6       net (fanout=1)        0.307   ram_o<0>
    SLICE_X8Y23.CMUX     Topdc                 0.368   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y29.B1       net (fanout=1)        0.858   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y29.B        Tilo                  0.259   ram_a_o<1>
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_O11
    SLICE_X8Y22.DX       net (fanout=19)       0.871   XLXI_130/XLXI_1/o0
    SLICE_X8Y22.CLK      Tds                   0.308   ram_o<0>
                                                       XLXI_9/XLXI_1/B
    -------------------------------------------------  ---------------------------
    Total                                      5.881ns (1.747ns logic, 4.134ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_15/Q_0 (SLICE_X9Y29.B1), 66 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_0 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.050ns (Levels of Logic = 6)
  Clock Path Skew:      3.005ns (4.791 - 1.786)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y18.CQ      Tcko                  0.200   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X10Y16.A4      net (fanout=5)        0.226   clkc
    SLICE_X10Y16.A       Tilo                  0.142   sysbus_released_OBUF
                                                       clck_gen/XLXI_9
    SLICE_X10Y18.D3      net (fanout=12)       0.286   clkr
    SLICE_X10Y18.D       Tilo                  0.142   clkc
                                                       cpu_ctl/XLXI_140
    SLICE_X11Y18.C1      net (fanout=1)        0.236   cc_r2_r
    SLICE_X11Y18.C       Tilo                  0.156   cc_r1_r
                                                       XLXI_526
    SLICE_X10Y20.B4      net (fanout=4)        0.247   r2_r
    SLICE_X10Y20.B       Tilo                  0.142   r1_o<3>
                                                       XLXI_130/XLXI_2/XLXI_3
    SLICE_X8Y23.CX       net (fanout=8)        0.454   XLXI_130/enc_o<2>
    SLICE_X8Y23.CMUX     Tcxc                  0.107   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y29.B1       net (fanout=1)        0.499   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y29.CLK      Tah         (-Th)    -0.213   ram_a_o<1>
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_O11
                                                       XLXI_9/XLXI_15/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (1.102ns logic, 1.948ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_0 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.105ns (Levels of Logic = 6)
  Clock Path Skew:      3.005ns (4.791 - 1.786)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y18.CQ      Tcko                  0.200   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X10Y16.A4      net (fanout=5)        0.226   clkc
    SLICE_X10Y16.A       Tilo                  0.142   sysbus_released_OBUF
                                                       clck_gen/XLXI_9
    SLICE_X10Y18.D3      net (fanout=12)       0.286   clkr
    SLICE_X10Y18.D       Tilo                  0.142   clkc
                                                       cpu_ctl/XLXI_140
    SLICE_X11Y18.C1      net (fanout=1)        0.236   cc_r2_r
    SLICE_X11Y18.C       Tilo                  0.156   cc_r1_r
                                                       XLXI_526
    SLICE_X10Y22.B4      net (fanout=4)        0.358   r2_r
    SLICE_X10Y22.B       Tilo                  0.142   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_2/XLXI_1
    SLICE_X8Y23.D4       net (fanout=16)       0.260   XLXI_130/enc_o<0>
    SLICE_X8Y23.CMUX     Topdc                 0.245   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y29.B1       net (fanout=1)        0.499   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y29.CLK      Tah         (-Th)    -0.213   ram_a_o<1>
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_O11
                                                       XLXI_9/XLXI_15/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.105ns (1.240ns logic, 1.865ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_0 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.117ns (Levels of Logic = 6)
  Clock Path Skew:      3.005ns (4.791 - 1.786)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y18.CQ      Tcko                  0.200   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X10Y16.A4      net (fanout=5)        0.226   clkc
    SLICE_X10Y16.A       Tilo                  0.142   sysbus_released_OBUF
                                                       clck_gen/XLXI_9
    SLICE_X11Y18.A6      net (fanout=12)       0.165   clkr
    SLICE_X11Y18.A       Tilo                  0.156   cc_r1_r
                                                       cpu_ctl/XLXI_138
    SLICE_X10Y18.A5      net (fanout=1)        0.169   cc_r0_r
    SLICE_X10Y18.A       Tilo                  0.142   clkc
                                                       XLXI_218
    SLICE_X10Y22.B2      net (fanout=4)        0.558   r0_r
    SLICE_X10Y22.B       Tilo                  0.142   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_2/XLXI_1
    SLICE_X8Y23.D4       net (fanout=16)       0.260   XLXI_130/enc_o<0>
    SLICE_X8Y23.CMUX     Topdc                 0.245   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y29.B1       net (fanout=1)        0.499   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y29.CLK      Tah         (-Th)    -0.213   ram_a_o<1>
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_O11
                                                       XLXI_9/XLXI_15/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (1.240ns logic, 1.877ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_15/Q_7 (SLICE_X12Y33.D3), 66 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_7 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.297ns (Levels of Logic = 6)
  Clock Path Skew:      3.237ns (5.023 - 1.786)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y18.CQ      Tcko                  0.200   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X10Y16.A4      net (fanout=5)        0.226   clkc
    SLICE_X10Y16.A       Tilo                  0.142   sysbus_released_OBUF
                                                       clck_gen/XLXI_9
    SLICE_X10Y18.D3      net (fanout=12)       0.286   clkr
    SLICE_X10Y18.D       Tilo                  0.142   clkc
                                                       cpu_ctl/XLXI_140
    SLICE_X11Y18.C1      net (fanout=1)        0.236   cc_r2_r
    SLICE_X11Y18.C       Tilo                  0.156   cc_r1_r
                                                       XLXI_526
    SLICE_X10Y20.B4      net (fanout=4)        0.247   r2_r
    SLICE_X10Y20.B       Tilo                  0.142   r1_o<3>
                                                       XLXI_130/XLXI_2/XLXI_3
    SLICE_X12Y31.CX      net (fanout=8)        0.945   XLXI_130/enc_o<2>
    SLICE_X12Y31.CMUX    Tcxc                  0.107   XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X12Y33.D3      net (fanout=1)        0.293   XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.175   ram_a_o<7>
                                                       XLXI_130/XLXI_1/XLXI_16/Mmux_O11
                                                       XLXI_9/XLXI_15/Q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (1.064ns logic, 2.233ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_7 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.412ns (Levels of Logic = 6)
  Clock Path Skew:      3.237ns (5.023 - 1.786)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y18.CQ      Tcko                  0.200   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X10Y16.A4      net (fanout=5)        0.226   clkc
    SLICE_X10Y16.A       Tilo                  0.142   sysbus_released_OBUF
                                                       clck_gen/XLXI_9
    SLICE_X10Y18.D3      net (fanout=12)       0.286   clkr
    SLICE_X10Y18.D       Tilo                  0.142   clkc
                                                       cpu_ctl/XLXI_140
    SLICE_X11Y18.C1      net (fanout=1)        0.236   cc_r2_r
    SLICE_X11Y18.C       Tilo                  0.156   cc_r1_r
                                                       XLXI_526
    SLICE_X10Y22.B4      net (fanout=4)        0.358   r2_r
    SLICE_X10Y22.B       Tilo                  0.142   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_2/XLXI_1
    SLICE_X12Y31.D4      net (fanout=16)       0.811   XLXI_130/enc_o<0>
    SLICE_X12Y31.CMUX    Topdc                 0.245   XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X12Y33.D3      net (fanout=1)        0.293   XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.175   ram_a_o<7>
                                                       XLXI_130/XLXI_1/XLXI_16/Mmux_O11
                                                       XLXI_9/XLXI_15/Q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.412ns (1.202ns logic, 2.210ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_7 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.424ns (Levels of Logic = 6)
  Clock Path Skew:      3.237ns (5.023 - 1.786)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y18.CQ      Tcko                  0.200   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X10Y16.A4      net (fanout=5)        0.226   clkc
    SLICE_X10Y16.A       Tilo                  0.142   sysbus_released_OBUF
                                                       clck_gen/XLXI_9
    SLICE_X11Y18.A6      net (fanout=12)       0.165   clkr
    SLICE_X11Y18.A       Tilo                  0.156   cc_r1_r
                                                       cpu_ctl/XLXI_138
    SLICE_X10Y18.A5      net (fanout=1)        0.169   cc_r0_r
    SLICE_X10Y18.A       Tilo                  0.142   clkc
                                                       XLXI_218
    SLICE_X10Y22.B2      net (fanout=4)        0.558   r0_r
    SLICE_X10Y22.B       Tilo                  0.142   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_2/XLXI_1
    SLICE_X12Y31.D4      net (fanout=16)       0.811   XLXI_130/enc_o<0>
    SLICE_X12Y31.CMUX    Topdc                 0.245   XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X12Y33.D3      net (fanout=1)        0.293   XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.175   ram_a_o<7>
                                                       XLXI_130/XLXI_1/XLXI_16/Mmux_O11
                                                       XLXI_9/XLXI_15/Q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (1.202ns logic, 2.222ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_15/Q_3 (SLICE_X12Y24.D4), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_3 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.536ns (Levels of Logic = 5)
  Clock Path Skew:      2.474ns (4.260 - 1.786)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y18.CQ      Tcko                  0.200   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X10Y16.A4      net (fanout=5)        0.226   clkc
    SLICE_X10Y16.A       Tilo                  0.142   sysbus_released_OBUF
                                                       clck_gen/XLXI_9
    SLICE_X11Y18.A6      net (fanout=12)       0.165   clkr
    SLICE_X11Y18.A       Tilo                  0.156   cc_r1_r
                                                       cpu_ctl/XLXI_138
    SLICE_X10Y18.A5      net (fanout=1)        0.169   cc_r0_r
    SLICE_X10Y18.A       Tilo                  0.142   clkc
                                                       XLXI_218
    SLICE_X12Y20.B3      net (fanout=4)        0.651   r0_r
    SLICE_X12Y20.B       Tilo                  0.156   ir_o<7>
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X12Y24.D4      net (fanout=8)        0.354   XLXI_130/g_DUMMY
    SLICE_X12Y24.CLK     Tah         (-Th)    -0.175   ram_a_o<3>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
                                                       XLXI_9/XLXI_15/Q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.536ns (0.971ns logic, 1.565ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_3 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.601ns (Levels of Logic = 5)
  Clock Path Skew:      2.474ns (4.260 - 1.786)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y18.CQ      Tcko                  0.200   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X10Y16.A4      net (fanout=5)        0.226   clkc
    SLICE_X10Y16.A       Tilo                  0.142   sysbus_released_OBUF
                                                       clck_gen/XLXI_9
    SLICE_X10Y18.D3      net (fanout=12)       0.286   clkr
    SLICE_X10Y18.D       Tilo                  0.142   clkc
                                                       cpu_ctl/XLXI_140
    SLICE_X11Y18.C1      net (fanout=1)        0.236   cc_r2_r
    SLICE_X11Y18.C       Tilo                  0.156   cc_r1_r
                                                       XLXI_526
    SLICE_X12Y20.B5      net (fanout=4)        0.528   r2_r
    SLICE_X12Y20.B       Tilo                  0.156   ir_o<7>
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X12Y24.D4      net (fanout=8)        0.354   XLXI_130/g_DUMMY
    SLICE_X12Y24.CLK     Tah         (-Th)    -0.175   ram_a_o<3>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
                                                       XLXI_9/XLXI_15/Q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.601ns (0.971ns logic, 1.630ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_3 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.858ns (Levels of Logic = 5)
  Clock Path Skew:      2.474ns (4.260 - 1.786)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y18.CQ      Tcko                  0.200   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X10Y16.A4      net (fanout=5)        0.226   clkc
    SLICE_X10Y16.A       Tilo                  0.142   sysbus_released_OBUF
                                                       clck_gen/XLXI_9
    SLICE_X11Y18.D3      net (fanout=12)       0.320   clkr
    SLICE_X11Y18.D       Tilo                  0.156   cc_r1_r
                                                       cpu_ctl/XLXI_139
    SLICE_X6Y18.A4       net (fanout=1)        0.373   cc_r1_r
    SLICE_X6Y18.A        Tilo                  0.142   r1_r
                                                       XLXI_466
    SLICE_X12Y20.B6      net (fanout=3)        0.614   r1_r
    SLICE_X12Y20.B       Tilo                  0.156   ir_o<7>
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X12Y24.D4      net (fanout=8)        0.354   XLXI_130/g_DUMMY
    SLICE_X12Y24.CLK     Tah         (-Th)    -0.175   ram_a_o<3>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
                                                       XLXI_9/XLXI_15/Q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.858ns (0.971ns logic, 1.887ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ram_o<0>/CLK
  Logical resource: XLXI_9/XLXI_1/A/CLK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clkw
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ram_o<0>/CLK
  Logical resource: XLXI_9/XLXI_1/B/CLK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clkw
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ram_o<0>/CLK
  Logical resource: XLXI_9/XLXI_1/C/CLK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clkw
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock in_ram_a_w
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_ram_a_w     |         |         |         |    6.658|
in_write_reg_en|         |         |         |    6.658|
manual_clk_in  |         |         |    2.840|    6.658|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock in_write_reg_en
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_ram_a_w     |         |         |         |    6.658|
in_write_reg_en|         |         |         |    6.658|
manual_clk_in  |         |         |    2.840|    6.658|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock manual_clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_ram_a_w     |         |    8.856|         |   10.265|
in_write_reg_en|         |    8.856|         |   10.265|
manual_clk_in  |    4.852|    8.856|    6.340|   10.265|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4177 paths, 0 nets, and 408 connections

Design statistics:
   Minimum period:  17.712ns{1}   (Maximum frequency:  56.459MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr 23 02:54:35 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 381 MB



