// Seed: 1404467778
module module_0;
  wire id_1[-1 : 1 'h0], id_2;
  assign module_1.id_4 = 0;
  logic id_3;
  ;
  wire id_4, id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input supply1 id_2,
    output tri1 id_3,
    input uwire id_4,
    input wand id_5,
    input wand id_6,
    input tri0 id_7
);
  parameter id_9 = 1 + 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_10 = 32'd30,
    parameter id_3  = 32'd75
) (
    output uwire id_0,
    input supply0 id_1[id_3 : id_10],
    input tri id_2,
    output tri0 _id_3,
    output wor id_4
    , id_15,
    output uwire id_5,
    output wor id_6,
    input tri id_7,
    input tri id_8,
    output supply0 id_9,
    input tri _id_10,
    output wor id_11,
    output wand id_12,
    input supply1 id_13
);
  wire id_16;
  module_0 modCall_1 ();
endmodule
