 █    ██  ▄▄▄       ██▀███  ▄▄▄█████▓
 ██  ▓██▒▒████▄    ▓██ ▒ ██▒▓  ██▒ ▓▒
▓██  ▒██░▒██  ▀█▄  ▓██ ░▄█ ▒▒ ▓██░ ▒░
▓▓█  ░██░░██▄▄▄▄██ ▒██▀▀█▄  ░ ▓██▓ ░ 
▒▒█████▓  ▓█   ▓██▒░██▓ ▒██▒  ▒██▒ ░ 
░▒▓▒ ▒ ▒  ▒▒   ▓▒█░░ ▒▓ ░▒▓░  ▒ ░░   
░░▒░ ░ ░   ▒   ▒▒ ░  ░▒ ░ ▒░    ░    
 ░░░ ░ ░   ░   ▒     ░░   ░   ░      
   ░           ░  ░   ░              
                                     

PHASE 1 : 
Normal UART 
         ___________________________________
        |clk                 dout[width-1:0]|      
        |rst                              tx|                 
        |rd_en                              |                            
        |wr_en                              |
        |din[width-1:0]                     |
        |rx                                 |
        |___________________________________| 


PHASE 2:
AXI UART


REFERENCE:
https://github.com/ben-marshall/uart/blob/master/rtl/uart_tx.v
