Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Dec 14 17:14:38 2024
| Host         : IT-RDIA running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
| Design       : TOP
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 67
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 38         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 2          |
| TIMING-18 | Warning          | Missing input or output delay | 17         |
| TIMING-20 | Warning          | Non-clocked latch             | 10         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/FSM_Rx/FSM_onehot_p_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/FSM_Rx/FSM_onehot_p_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/FSM_Rx/FSM_onehot_p_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/FSM_Rx/FSM_onehot_p_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/FSM_Rx/FSM_onehot_p_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/Rx/bits_counter/q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/Rx/bits_counter/q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/Rx/bits_counter/q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/Rx/bits_counter/q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/Rx/clks_counter/q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/Rx/clks_counter/q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/Rx/clks_counter/q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/Rx/clks_counter/q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/Rx/reg1/q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/Rx/shift/out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/Rx/shift/out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/Rx/shift/out_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/Rx/shift/out_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/Rx/shift/out_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/Rx/shift/out_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/Rx/shift/out_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/Rx/shift/out_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Rx/Rx/shift/out_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Tx/a1/FSM_sequential_p_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Tx/a1/FSM_sequential_p_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Tx/aa/ca/q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Tx/aa/ca/q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Tx/aa/ca/q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Tx/aa/ca/q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Tx/aa/sa/data_out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Tx/aa/sa/data_out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Tx/aa/sa/data_out_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Tx/aa/sa/data_out_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Tx/aa/sa/data_out_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Tx/aa/sa/data_out_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Tx/aa/sa/data_out_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Tx/aa/sa/data_out_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin uart_instance/Tx/aa/sa/out_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell uart_instance/Rx/FSM_Rx/q[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_instance/Rx/Rx/bits_counter/q_reg[0]/CLR, uart_instance/Rx/Rx/bits_counter/q_reg[1]/CLR, uart_instance/Rx/Rx/bits_counter/q_reg[2]/CLR, uart_instance/Rx/Rx/bits_counter/q_reg[3]/CLR, uart_instance/Rx/Rx/clks_counter/q_reg[0]/CLR, uart_instance/Rx/Rx/clks_counter/q_reg[1]/CLR, uart_instance/Rx/Rx/clks_counter/q_reg[2]/CLR, uart_instance/Rx/Rx/clks_counter/q_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell uart_instance/baud_gen/faster_clk/counter1_carry__0_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) btn_sync1_reg/CLR, btn_sync2_reg/CLR, load_reg/CLR, uart_instance/Tx/a1/FSM_sequential_p_state_reg[0]/CLR, uart_instance/Tx/a1/FSM_sequential_p_state_reg[1]/CLR, uart_instance/Tx/aa/sa/data_out_reg[0]/CLR, uart_instance/Tx/aa/sa/data_out_reg[1]/CLR, uart_instance/Tx/aa/sa/data_out_reg[2]/CLR, uart_instance/Tx/aa/sa/data_out_reg[3]/CLR, uart_instance/Tx/aa/sa/data_out_reg[4]/CLR, uart_instance/Tx/aa/sa/data_out_reg[5]/CLR, uart_instance/Tx/aa/sa/data_out_reg[6]/CLR, uart_instance/Tx/aa/sa/data_out_reg[7]/CLR, uart_instance/Tx/aa/sa/out_reg/CLR, uart_instance/Tx/aa/ca/q_reg[0]/CLR (the first 15 of 64 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTNC relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on CPU_RESETN relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on AN[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on AN[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on AN[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on AN[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on AN[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on AN[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on AN[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on AN[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on CA relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on CB relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on CC relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on CD relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on CE relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on CF relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on CG relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch uart_instance/Rx/FSM_Rx/FSM_onehot_n_state_reg[0] cannot be properly analyzed as its control pin uart_instance/Rx/FSM_Rx/FSM_onehot_n_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch uart_instance/Rx/FSM_Rx/FSM_onehot_n_state_reg[1] cannot be properly analyzed as its control pin uart_instance/Rx/FSM_Rx/FSM_onehot_n_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch uart_instance/Rx/FSM_Rx/FSM_onehot_n_state_reg[2] cannot be properly analyzed as its control pin uart_instance/Rx/FSM_Rx/FSM_onehot_n_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch uart_instance/Rx/FSM_Rx/FSM_onehot_n_state_reg[3] cannot be properly analyzed as its control pin uart_instance/Rx/FSM_Rx/FSM_onehot_n_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch uart_instance/Rx/FSM_Rx/FSM_onehot_n_state_reg[4] cannot be properly analyzed as its control pin uart_instance/Rx/FSM_Rx/FSM_onehot_n_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch uart_instance/Rx/FSM_Rx/clear_clks_counter_reg cannot be properly analyzed as its control pin uart_instance/Rx/FSM_Rx/clear_clks_counter_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch uart_instance/Rx/FSM_Rx/count_clocks_reg cannot be properly analyzed as its control pin uart_instance/Rx/FSM_Rx/count_clocks_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch uart_instance/Rx/FSM_Rx/fetch_data_reg cannot be properly analyzed as its control pin uart_instance/Rx/FSM_Rx/fetch_data_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch uart_instance/Rx/FSM_Rx/read_Tx_reg cannot be properly analyzed as its control pin uart_instance/Rx/FSM_Rx/read_Tx_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch uart_instance/Rx/FSM_Rx/try_align_reg cannot be properly analyzed as its control pin uart_instance/Rx/FSM_Rx/try_align_reg/G is not reached by a timing clock
Related violations: <none>


