initSidebarItems({"constant":[["CRCR_COMMAND_ABORT","Bitmask for the crcr register, see spec 5.4.5."],["CRCR_COMMAND_RING_POINTER","Bitmask for the crcr register, see spec 5.4.5."],["CRCR_COMMAND_RING_RUNNING","Bitmask for the crcr register, see spec 5.4.5."],["CRCR_COMMAND_STOP","Bitmask for the crcr register, see spec 5.4.5."],["CRCR_RING_CYCLE_STATE","Bitmask for the crcr register, see spec 5.4.5."],["DOORBELL_STREAM_ID_OFFSET","Offset of stream id."],["DOORBELL_TARGET","Bitmask for doorbell registers."],["ERDP_EVENT_HANDLER_BUSY","Bitmask for erdp registers, see 5.5.2.3."],["ERDP_EVENT_RING_DEQUEUE_POINTER","Bitmask for erdp registers, see 5.5.2.3."],["ERDP_SET_TO_CLEAR_MASK","Bitmask for erdp registers, see 5.5.2.3."],["ERSTBA_SEGMENT_TABLE_BASE_ADDRESS","Bitmask for erstba registers, see 5.5.2.3."],["ERSTSZ_SEGMENT_TABLE_SIZE","Bitmask for erstsz registers, see 5.5.2.3."],["HCSPARAMS1_MAX_INTERRUPTERS_MASK","Bitmask for structural parameter registers."],["HCSPARAMS1_MAX_INTERRUPTERS_OFFSET","Offset of max interrupters."],["HCSPARAMS1_MAX_SLOTS_MASK","Mask to get max slots."],["IMAN_INTERRUPT_ENABLE","Bitmask for iman registers, see spec 5.5.2.1."],["IMAN_INTERRUPT_PENDING","Bitmask for iman registers, see spec 5.5.2.1."],["IMAN_SET_TO_CLEAR_MASK","Bitmask for iman registers, see spec 5.5.2.1."],["IMOD_INTERRUPT_MODERATION_COUNTER_OFFSET","Bitmask for imod registers, see spec 5.5.2.2."],["IMOD_INTERRUPT_MODERATION_INTERVAL","Bitmask for imod registers, see spec 5.5.2.2."],["MAX_INTERRUPTER","Max interrupter number."],["MAX_PORTS","Max port number. Review the following before changing this: HCSPARAMS1, portsc, spcap1.3 and spcap2.3."],["MAX_SLOTS","For port configuration, see register HCSPARAMS1, spcap1.3 and spcap2.3."],["PORTSC_CONNECT_STATUS_CHANGE","Bitmask for portsc register, see spec 5.4.8."],["PORTSC_CURRENT_CONNECT_STATUS","Bitmask for portsc register, see spec 5.4.8."],["PORTSC_PORT_ENABLED","Bitmask for portsc register, see spec 5.4.8."],["PORTSC_PORT_ENABLED_DISABLED_CHANGE","Bitmask for portsc register, see spec 5.4.8."],["PORTSC_PORT_LINK_STATE_MASK","Bitmask for portsc register, see spec 5.4.8."],["PORTSC_PORT_POWER","Bitmask for portsc register, see spec 5.4.8."],["PORTSC_PORT_RESET","Bitmask for portsc register, see spec 5.4.8."],["PORTSC_PORT_RESET_CHANGE","Bitmask for portsc register, see spec 5.4.8."],["PORTSC_SET_TO_CLEAR_MASK","Bitmask for portsc register, see spec 5.4.8."],["PORTSC_WARM_PORT_RESET","Bitmask for portsc register, see spec 5.4.8."],["SPCAP_PORT_COUNT_MASK","Bitmask for extended capabilities registers."],["SPCAP_PORT_COUNT_OFFSET","Offset of port count."],["USB2_PORTS_END","Last usb 2 ports is 7."],["USB2_PORTS_START","Usb 2 ports start from port number 0."],["USB3_PORTS_END","Last usb 3 port is 15."],["USB3_PORTS_START","Usb 3 ports start from port number 8."],["USB_CMD_INTERRUPTER_ENABLE","Bitmask for the usbcmd register, see spec 5.4.1."],["USB_CMD_RESET","Bitmask for the usbcmd register, see spec 5.4.1."],["USB_CMD_RUNSTOP","Bitmask for the usbcmd register, see spec 5.4.1."],["USB_STS_CONTROLLER_NOT_READY","Bitmask for the usbsts register, see spec 5.4.2."],["USB_STS_EVENT_INTERRUPT","Bitmask for the usbsts register, see spec 5.4.2."],["USB_STS_HALTED","Bitmask for the usbsts register, see spec 5.4.2."],["USB_STS_PORT_CHANGE_DETECT","Bitmask for the usbsts register, see spec 5.4.2."],["USB_STS_SET_TO_CLEAR_MASK","Bitmask for the usbsts register, see spec 5.4.2."],["XHCI_CAPLENGTH","Cap register length."],["XHCI_DBOFF","Offset for doorbell register."],["XHCI_RTSOFF","Offset for RTs."]],"fn":[["init_xhci_mmio_space_and_regs","This function returns mmio space definition for xhci. See Xhci spec chapter 5 for details."],["valid_slot_id","Helper function for validating slot_id."]],"struct":[["XhciRegs","XhciRegs hold all xhci registers."]]});