
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

00011254 <.init>:
   11254:	push	{r3, lr}
   11258:	bl	116b8 <ftello64@plt+0x48>
   1125c:	pop	{r3, pc}

Disassembly of section .plt:

00011260 <pthread_mutex_unlock@plt-0x14>:
   11260:	push	{lr}		; (str lr, [sp, #-4]!)
   11264:	ldr	lr, [pc, #4]	; 11270 <pthread_mutex_unlock@plt-0x4>
   11268:	add	lr, pc, lr
   1126c:	ldr	pc, [lr, #8]!
   11270:	muleq	r2, r0, sp

00011274 <pthread_mutex_unlock@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #167936	; 0x29000
   1127c:	ldr	pc, [ip, #3472]!	; 0xd90

00011280 <calloc@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #167936	; 0x29000
   11288:	ldr	pc, [ip, #3464]!	; 0xd88

0001128c <fputs_unlocked@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #167936	; 0x29000
   11294:	ldr	pc, [ip, #3456]!	; 0xd80

00011298 <wctype@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #167936	; 0x29000
   112a0:	ldr	pc, [ip, #3448]!	; 0xd78

000112a4 <raise@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #167936	; 0x29000
   112ac:	ldr	pc, [ip, #3440]!	; 0xd70

000112b0 <wcrtomb@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #167936	; 0x29000
   112b8:	ldr	pc, [ip, #3432]!	; 0xd68

000112bc <iconv_close@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #167936	; 0x29000
   112c4:	ldr	pc, [ip, #3424]!	; 0xd60

000112c8 <iswctype@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #167936	; 0x29000
   112d0:	ldr	pc, [ip, #3416]!	; 0xd58

000112d4 <iconv@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #167936	; 0x29000
   112dc:	ldr	pc, [ip, #3408]!	; 0xd50

000112e0 <strcmp@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #167936	; 0x29000
   112e8:	ldr	pc, [ip, #3400]!	; 0xd48

000112ec <pthread_mutex_destroy@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #167936	; 0x29000
   112f4:	ldr	pc, [ip, #3392]!	; 0xd40

000112f8 <fflush@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #167936	; 0x29000
   11300:	ldr	pc, [ip, #3384]!	; 0xd38

00011304 <wcwidth@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #167936	; 0x29000
   1130c:	ldr	pc, [ip, #3376]!	; 0xd30

00011310 <memmove@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #167936	; 0x29000
   11318:	ldr	pc, [ip, #3368]!	; 0xd28

0001131c <free@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #167936	; 0x29000
   11324:	ldr	pc, [ip, #3360]!	; 0xd20

00011328 <pthread_mutex_lock@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #167936	; 0x29000
   11330:	ldr	pc, [ip, #3352]!	; 0xd18

00011334 <ferror@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #167936	; 0x29000
   1133c:	ldr	pc, [ip, #3344]!	; 0xd10

00011340 <_exit@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #167936	; 0x29000
   11348:	ldr	pc, [ip, #3336]!	; 0xd08

0001134c <memcpy@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #167936	; 0x29000
   11354:	ldr	pc, [ip, #3328]!	; 0xd00

00011358 <pthread_mutex_init@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #167936	; 0x29000
   11360:	ldr	pc, [ip, #3320]!	; 0xcf8

00011364 <towlower@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #167936	; 0x29000
   1136c:	ldr	pc, [ip, #3312]!	; 0xcf0

00011370 <mbsinit@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #167936	; 0x29000
   11378:	ldr	pc, [ip, #3304]!	; 0xce8

0001137c <fwrite_unlocked@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #167936	; 0x29000
   11384:	ldr	pc, [ip, #3296]!	; 0xce0

00011388 <memcmp@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #167936	; 0x29000
   11390:	ldr	pc, [ip, #3288]!	; 0xcd8

00011394 <stpcpy@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #167936	; 0x29000
   1139c:	ldr	pc, [ip, #3280]!	; 0xcd0

000113a0 <fputc_unlocked@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #167936	; 0x29000
   113a8:	ldr	pc, [ip, #3272]!	; 0xcc8

000113ac <dcgettext@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #167936	; 0x29000
   113b4:	ldr	pc, [ip, #3264]!	; 0xcc0

000113b8 <strdup@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #167936	; 0x29000
   113c0:	ldr	pc, [ip, #3256]!	; 0xcb8

000113c4 <dup2@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #167936	; 0x29000
   113cc:	ldr	pc, [ip, #3248]!	; 0xcb0

000113d0 <realloc@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #167936	; 0x29000
   113d8:	ldr	pc, [ip, #3240]!	; 0xca8

000113dc <textdomain@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #167936	; 0x29000
   113e4:	ldr	pc, [ip, #3232]!	; 0xca0

000113e8 <iswcntrl@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #167936	; 0x29000
   113f0:	ldr	pc, [ip, #3224]!	; 0xc98

000113f4 <iswprint@plt>:
   113f4:	add	ip, pc, #0, 12
   113f8:	add	ip, ip, #167936	; 0x29000
   113fc:	ldr	pc, [ip, #3216]!	; 0xc90

00011400 <__fxstat64@plt>:
   11400:	add	ip, pc, #0, 12
   11404:	add	ip, ip, #167936	; 0x29000
   11408:	ldr	pc, [ip, #3208]!	; 0xc88

0001140c <fwrite@plt>:
   1140c:	add	ip, pc, #0, 12
   11410:	add	ip, ip, #167936	; 0x29000
   11414:	ldr	pc, [ip, #3200]!	; 0xc80

00011418 <lseek64@plt>:
   11418:	add	ip, pc, #0, 12
   1141c:	add	ip, ip, #167936	; 0x29000
   11420:	ldr	pc, [ip, #3192]!	; 0xc78

00011424 <__ctype_get_mb_cur_max@plt>:
   11424:	add	ip, pc, #0, 12
   11428:	add	ip, ip, #167936	; 0x29000
   1142c:	ldr	pc, [ip, #3184]!	; 0xc70

00011430 <fread@plt>:
   11430:	add	ip, pc, #0, 12
   11434:	add	ip, ip, #167936	; 0x29000
   11438:	ldr	pc, [ip, #3176]!	; 0xc68

0001143c <__fpending@plt>:
   1143c:	add	ip, pc, #0, 12
   11440:	add	ip, ip, #167936	; 0x29000
   11444:	ldr	pc, [ip, #3168]!	; 0xc60

00011448 <mbrtowc@plt>:
   11448:	add	ip, pc, #0, 12
   1144c:	add	ip, ip, #167936	; 0x29000
   11450:	ldr	pc, [ip, #3160]!	; 0xc58

00011454 <error@plt>:
   11454:	add	ip, pc, #0, 12
   11458:	add	ip, ip, #167936	; 0x29000
   1145c:	ldr	pc, [ip, #3152]!	; 0xc50

00011460 <open64@plt>:
   11460:	add	ip, pc, #0, 12
   11464:	add	ip, ip, #167936	; 0x29000
   11468:	ldr	pc, [ip, #3144]!	; 0xc48

0001146c <malloc@plt>:
   1146c:	add	ip, pc, #0, 12
   11470:	add	ip, ip, #167936	; 0x29000
   11474:	ldr	pc, [ip, #3136]!	; 0xc40

00011478 <iconv_open@plt>:
   11478:	add	ip, pc, #0, 12
   1147c:	add	ip, ip, #167936	; 0x29000
   11480:	ldr	pc, [ip, #3128]!	; 0xc38

00011484 <__libc_start_main@plt>:
   11484:	add	ip, pc, #0, 12
   11488:	add	ip, ip, #167936	; 0x29000
   1148c:	ldr	pc, [ip, #3120]!	; 0xc30

00011490 <__freading@plt>:
   11490:	add	ip, pc, #0, 12
   11494:	add	ip, ip, #167936	; 0x29000
   11498:	ldr	pc, [ip, #3112]!	; 0xc28

0001149c <__ctype_tolower_loc@plt>:
   1149c:	add	ip, pc, #0, 12
   114a0:	add	ip, ip, #167936	; 0x29000
   114a4:	ldr	pc, [ip, #3104]!	; 0xc20

000114a8 <__ctype_toupper_loc@plt>:
   114a8:	add	ip, pc, #0, 12
   114ac:	add	ip, ip, #167936	; 0x29000
   114b0:	ldr	pc, [ip, #3096]!	; 0xc18

000114b4 <__gmon_start__@plt>:
   114b4:	add	ip, pc, #0, 12
   114b8:	add	ip, ip, #167936	; 0x29000
   114bc:	ldr	pc, [ip, #3088]!	; 0xc10

000114c0 <freopen64@plt>:
   114c0:	add	ip, pc, #0, 12
   114c4:	add	ip, ip, #167936	; 0x29000
   114c8:	ldr	pc, [ip, #3080]!	; 0xc08

000114cc <getopt_long@plt>:
   114cc:	add	ip, pc, #0, 12
   114d0:	add	ip, ip, #167936	; 0x29000
   114d4:	ldr	pc, [ip, #3072]!	; 0xc00

000114d8 <__ctype_b_loc@plt>:
   114d8:	add	ip, pc, #0, 12
   114dc:	add	ip, ip, #167936	; 0x29000
   114e0:	ldr	pc, [ip, #3064]!	; 0xbf8

000114e4 <exit@plt>:
   114e4:	add	ip, pc, #0, 12
   114e8:	add	ip, ip, #167936	; 0x29000
   114ec:	ldr	pc, [ip, #3056]!	; 0xbf0

000114f0 <iswspace@plt>:
   114f0:	add	ip, pc, #0, 12
   114f4:	add	ip, ip, #167936	; 0x29000
   114f8:	ldr	pc, [ip, #3048]!	; 0xbe8

000114fc <strlen@plt>:
   114fc:	add	ip, pc, #0, 12
   11500:	add	ip, ip, #167936	; 0x29000
   11504:	ldr	pc, [ip, #3040]!	; 0xbe0

00011508 <strchr@plt>:
   11508:	add	ip, pc, #0, 12
   1150c:	add	ip, ip, #167936	; 0x29000
   11510:	ldr	pc, [ip, #3032]!	; 0xbd8

00011514 <__errno_location@plt>:
   11514:	add	ip, pc, #0, 12
   11518:	add	ip, ip, #167936	; 0x29000
   1151c:	ldr	pc, [ip, #3024]!	; 0xbd0

00011520 <iswalnum@plt>:
   11520:	add	ip, pc, #0, 12
   11524:	add	ip, ip, #167936	; 0x29000
   11528:	ldr	pc, [ip, #3016]!	; 0xbc8

0001152c <__sprintf_chk@plt>:
   1152c:	add	ip, pc, #0, 12
   11530:	add	ip, ip, #167936	; 0x29000
   11534:	ldr	pc, [ip, #3008]!	; 0xbc0

00011538 <__cxa_atexit@plt>:
   11538:	add	ip, pc, #0, 12
   1153c:	add	ip, ip, #167936	; 0x29000
   11540:	ldr	pc, [ip, #3000]!	; 0xbb8

00011544 <setvbuf@plt>:
   11544:	add	ip, pc, #0, 12
   11548:	add	ip, ip, #167936	; 0x29000
   1154c:	ldr	pc, [ip, #2992]!	; 0xbb0

00011550 <memset@plt>:
   11550:	add	ip, pc, #0, 12
   11554:	add	ip, ip, #167936	; 0x29000
   11558:	ldr	pc, [ip, #2984]!	; 0xba8

0001155c <btowc@plt>:
   1155c:	add	ip, pc, #0, 12
   11560:	add	ip, ip, #167936	; 0x29000
   11564:	ldr	pc, [ip, #2976]!	; 0xba0

00011568 <__printf_chk@plt>:
   11568:	add	ip, pc, #0, 12
   1156c:	add	ip, ip, #167936	; 0x29000
   11570:	ldr	pc, [ip, #2968]!	; 0xb98

00011574 <fileno@plt>:
   11574:	add	ip, pc, #0, 12
   11578:	add	ip, ip, #167936	; 0x29000
   1157c:	ldr	pc, [ip, #2960]!	; 0xb90

00011580 <__fprintf_chk@plt>:
   11580:	add	ip, pc, #0, 12
   11584:	add	ip, ip, #167936	; 0x29000
   11588:	ldr	pc, [ip, #2952]!	; 0xb88

0001158c <memchr@plt>:
   1158c:	add	ip, pc, #0, 12
   11590:	add	ip, ip, #167936	; 0x29000
   11594:	ldr	pc, [ip, #2944]!	; 0xb80

00011598 <fclose@plt>:
   11598:	add	ip, pc, #0, 12
   1159c:	add	ip, ip, #167936	; 0x29000
   115a0:	ldr	pc, [ip, #2936]!	; 0xb78

000115a4 <strnlen@plt>:
   115a4:	add	ip, pc, #0, 12
   115a8:	add	ip, ip, #167936	; 0x29000
   115ac:	ldr	pc, [ip, #2928]!	; 0xb70

000115b0 <fseeko64@plt>:
   115b0:	add	ip, pc, #0, 12
   115b4:	add	ip, ip, #167936	; 0x29000
   115b8:	ldr	pc, [ip, #2920]!	; 0xb68

000115bc <__overflow@plt>:
   115bc:	add	ip, pc, #0, 12
   115c0:	add	ip, ip, #167936	; 0x29000
   115c4:	ldr	pc, [ip, #2912]!	; 0xb60

000115c8 <setlocale@plt>:
   115c8:	add	ip, pc, #0, 12
   115cc:	add	ip, ip, #167936	; 0x29000
   115d0:	ldr	pc, [ip, #2904]!	; 0xb58

000115d4 <__explicit_bzero_chk@plt>:
   115d4:	add	ip, pc, #0, 12
   115d8:	add	ip, ip, #167936	; 0x29000
   115dc:	ldr	pc, [ip, #2896]!	; 0xb50

000115e0 <strrchr@plt>:
   115e0:	add	ip, pc, #0, 12
   115e4:	add	ip, ip, #167936	; 0x29000
   115e8:	ldr	pc, [ip, #2888]!	; 0xb48

000115ec <nl_langinfo@plt>:
   115ec:	add	ip, pc, #0, 12
   115f0:	add	ip, ip, #167936	; 0x29000
   115f4:	ldr	pc, [ip, #2880]!	; 0xb40

000115f8 <clearerr_unlocked@plt>:
   115f8:	add	ip, pc, #0, 12
   115fc:	add	ip, ip, #167936	; 0x29000
   11600:	ldr	pc, [ip, #2872]!	; 0xb38

00011604 <__strtoll_internal@plt>:
   11604:	add	ip, pc, #0, 12
   11608:	add	ip, ip, #167936	; 0x29000
   1160c:	ldr	pc, [ip, #2864]!	; 0xb30

00011610 <fopen64@plt>:
   11610:	add	ip, pc, #0, 12
   11614:	add	ip, ip, #167936	; 0x29000
   11618:	ldr	pc, [ip, #2856]!	; 0xb28

0001161c <qsort@plt>:
   1161c:	add	ip, pc, #0, 12
   11620:	add	ip, ip, #167936	; 0x29000
   11624:	ldr	pc, [ip, #2848]!	; 0xb20

00011628 <bindtextdomain@plt>:
   11628:	add	ip, pc, #0, 12
   1162c:	add	ip, ip, #167936	; 0x29000
   11630:	ldr	pc, [ip, #2840]!	; 0xb18

00011634 <towupper@plt>:
   11634:	add	ip, pc, #0, 12
   11638:	add	ip, ip, #167936	; 0x29000
   1163c:	ldr	pc, [ip, #2832]!	; 0xb10

00011640 <strncmp@plt>:
   11640:	add	ip, pc, #0, 12
   11644:	add	ip, ip, #167936	; 0x29000
   11648:	ldr	pc, [ip, #2824]!	; 0xb08

0001164c <abort@plt>:
   1164c:	add	ip, pc, #0, 12
   11650:	add	ip, ip, #167936	; 0x29000
   11654:	ldr	pc, [ip, #2816]!	; 0xb00

00011658 <close@plt>:
   11658:	add	ip, pc, #0, 12
   1165c:	add	ip, ip, #167936	; 0x29000
   11660:	ldr	pc, [ip, #2808]!	; 0xaf8

00011664 <__assert_fail@plt>:
   11664:	add	ip, pc, #0, 12
   11668:	add	ip, ip, #167936	; 0x29000
   1166c:	ldr	pc, [ip, #2800]!	; 0xaf0

00011670 <ftello64@plt>:
   11670:	add	ip, pc, #0, 12
   11674:	add	ip, ip, #167936	; 0x29000
   11678:	ldr	pc, [ip, #2792]!	; 0xae8

Disassembly of section .text:

0001167c <.text>:
   1167c:	mov	fp, #0
   11680:	mov	lr, #0
   11684:	pop	{r1}		; (ldr r1, [sp], #4)
   11688:	mov	r2, sp
   1168c:	push	{r2}		; (str r2, [sp, #-4]!)
   11690:	push	{r0}		; (str r0, [sp, #-4]!)
   11694:	ldr	ip, [pc, #16]	; 116ac <ftello64@plt+0x3c>
   11698:	push	{ip}		; (str ip, [sp, #-4]!)
   1169c:	ldr	r0, [pc, #12]	; 116b0 <ftello64@plt+0x40>
   116a0:	ldr	r3, [pc, #12]	; 116b4 <ftello64@plt+0x44>
   116a4:	bl	11484 <__libc_start_main@plt>
   116a8:	bl	1164c <abort@plt>
   116ac:	andeq	r9, r2, r4, ror #4
   116b0:	andeq	r2, r1, r0, asr #9
   116b4:	andeq	r9, r2, r4, lsl #4
   116b8:	ldr	r3, [pc, #20]	; 116d4 <ftello64@plt+0x64>
   116bc:	ldr	r2, [pc, #20]	; 116d8 <ftello64@plt+0x68>
   116c0:	add	r3, pc, r3
   116c4:	ldr	r2, [r3, r2]
   116c8:	cmp	r2, #0
   116cc:	bxeq	lr
   116d0:	b	114b4 <__gmon_start__@plt>
   116d4:	andeq	r9, r2, r8, lsr r9
   116d8:	andeq	r0, r0, r4, ror #2
   116dc:	ldr	r3, [pc, #28]	; 11700 <ftello64@plt+0x90>
   116e0:	ldr	r0, [pc, #28]	; 11704 <ftello64@plt+0x94>
   116e4:	sub	r3, r3, r0
   116e8:	cmp	r3, #6
   116ec:	bxls	lr
   116f0:	ldr	r3, [pc, #16]	; 11708 <ftello64@plt+0x98>
   116f4:	cmp	r3, #0
   116f8:	bxeq	lr
   116fc:	bx	r3
   11700:	ldrdeq	fp, [r3], -r3
   11704:	ldrdeq	fp, [r3], -r0
   11708:	andeq	r0, r0, r0
   1170c:	ldr	r1, [pc, #36]	; 11738 <ftello64@plt+0xc8>
   11710:	ldr	r0, [pc, #36]	; 1173c <ftello64@plt+0xcc>
   11714:	sub	r1, r1, r0
   11718:	asr	r1, r1, #2
   1171c:	add	r1, r1, r1, lsr #31
   11720:	asrs	r1, r1, #1
   11724:	bxeq	lr
   11728:	ldr	r3, [pc, #16]	; 11740 <ftello64@plt+0xd0>
   1172c:	cmp	r3, #0
   11730:	bxeq	lr
   11734:	bx	r3
   11738:	ldrdeq	fp, [r3], -r0
   1173c:	ldrdeq	fp, [r3], -r0
   11740:	andeq	r0, r0, r0
   11744:	push	{r4, lr}
   11748:	ldr	r4, [pc, #24]	; 11768 <ftello64@plt+0xf8>
   1174c:	ldrb	r3, [r4]
   11750:	cmp	r3, #0
   11754:	popne	{r4, pc}
   11758:	bl	116dc <ftello64@plt+0x6c>
   1175c:	mov	r3, #1
   11760:	strb	r3, [r4]
   11764:	pop	{r4, pc}
   11768:	strdeq	fp, [r3], -r4
   1176c:	ldr	r0, [pc, #40]	; 1179c <ftello64@plt+0x12c>
   11770:	ldr	r3, [r0]
   11774:	cmp	r3, #0
   11778:	bne	11780 <ftello64@plt+0x110>
   1177c:	b	1170c <ftello64@plt+0x9c>
   11780:	ldr	r3, [pc, #24]	; 117a0 <ftello64@plt+0x130>
   11784:	cmp	r3, #0
   11788:	beq	1177c <ftello64@plt+0x10c>
   1178c:	push	{r4, lr}
   11790:	blx	r3
   11794:	pop	{r4, lr}
   11798:	b	1170c <ftello64@plt+0x9c>
   1179c:	andeq	sl, r3, r4, lsl pc
   117a0:	andeq	r0, r0, r0
   117a4:	push	{r4, r5, r6, r7, lr}
   117a8:	ldr	lr, [r1, #4]
   117ac:	ldr	ip, [r0, #4]
   117b0:	cmp	lr, ip
   117b4:	movlt	r5, lr
   117b8:	movge	r5, ip
   117bc:	ldr	r3, [pc, #216]	; 1189c <ftello64@plt+0x22c>
   117c0:	ldrb	r3, [r3]
   117c4:	cmp	r3, #0
   117c8:	bne	11810 <ftello64@plt+0x1a0>
   117cc:	cmp	r5, #0
   117d0:	ble	1187c <ftello64@plt+0x20c>
   117d4:	ldr	r4, [r0]
   117d8:	ldr	r1, [r1]
   117dc:	ldrb	r2, [r4]
   117e0:	ldrb	r0, [r1]
   117e4:	subs	r0, r2, r0
   117e8:	popne	{r4, r5, r6, r7, pc}
   117ec:	add	r3, r4, #1
   117f0:	add	r4, r4, r5
   117f4:	cmp	r4, r3
   117f8:	beq	1187c <ftello64@plt+0x20c>
   117fc:	ldrb	r2, [r3], #1
   11800:	ldrb	r0, [r1, #1]!
   11804:	subs	r0, r2, r0
   11808:	beq	117f4 <ftello64@plt+0x184>
   1180c:	pop	{r4, r5, r6, r7, pc}
   11810:	cmp	r5, #0
   11814:	ble	1187c <ftello64@plt+0x20c>
   11818:	ldr	r4, [r0]
   1181c:	ldr	r7, [r1]
   11820:	ldr	r3, [pc, #116]	; 1189c <ftello64@plt+0x22c>
   11824:	ldrb	r2, [r4]
   11828:	add	r2, r3, r2
   1182c:	ldrb	r2, [r2, #4]
   11830:	ldrb	r1, [r7]
   11834:	add	r3, r3, r1
   11838:	ldrb	r0, [r3, #4]
   1183c:	subs	r0, r2, r0
   11840:	popne	{r4, r5, r6, r7, pc}
   11844:	add	r6, r4, #1
   11848:	add	r4, r4, r5
   1184c:	ldr	r1, [pc, #72]	; 1189c <ftello64@plt+0x22c>
   11850:	cmp	r4, r6
   11854:	beq	1187c <ftello64@plt+0x20c>
   11858:	ldrb	r3, [r6], #1
   1185c:	add	r3, r1, r3
   11860:	ldrb	r2, [r3, #4]
   11864:	ldrb	r3, [r7, #1]!
   11868:	add	r3, r1, r3
   1186c:	ldrb	r0, [r3, #4]
   11870:	subs	r0, r2, r0
   11874:	beq	11850 <ftello64@plt+0x1e0>
   11878:	pop	{r4, r5, r6, r7, pc}
   1187c:	cmp	lr, ip
   11880:	bgt	11894 <ftello64@plt+0x224>
   11884:	cmp	lr, ip
   11888:	movge	r0, #0
   1188c:	movlt	r0, #1
   11890:	pop	{r4, r5, r6, r7, pc}
   11894:	mvn	r0, #0
   11898:	pop	{r4, r5, r6, r7, pc}
   1189c:	strdeq	fp, [r3], -r8
   118a0:	push	{r4, r5, r6, lr}
   118a4:	mov	r5, r0
   118a8:	mov	r4, r1
   118ac:	bl	117a4 <ftello64@plt+0x134>
   118b0:	cmp	r0, #0
   118b4:	popne	{r4, r5, r6, pc}
   118b8:	ldr	r0, [r5]
   118bc:	ldr	r3, [r4]
   118c0:	cmp	r0, r3
   118c4:	bcc	118d8 <ftello64@plt+0x268>
   118c8:	cmp	r0, r3
   118cc:	movls	r0, #0
   118d0:	movhi	r0, #1
   118d4:	pop	{r4, r5, r6, pc}
   118d8:	mvn	r0, #0
   118dc:	pop	{r4, r5, r6, pc}
   118e0:	push	{r4, r5, r6, r7, r8, lr}
   118e4:	ldr	r6, [r1, #8]
   118e8:	subs	r6, r6, #1
   118ec:	bmi	11944 <ftello64@plt+0x2d4>
   118f0:	mov	r7, r0
   118f4:	ldr	r8, [r1]
   118f8:	mov	r5, #0
   118fc:	b	11908 <ftello64@plt+0x298>
   11900:	cmp	r5, r6
   11904:	bgt	1193c <ftello64@plt+0x2cc>
   11908:	add	r3, r5, r6
   1190c:	add	r3, r3, r3, lsr #31
   11910:	asr	r4, r3, #1
   11914:	add	r1, r8, r4, lsl #3
   11918:	mov	r0, r7
   1191c:	bl	117a4 <ftello64@plt+0x134>
   11920:	cmp	r0, #0
   11924:	sublt	r6, r4, #1
   11928:	blt	11900 <ftello64@plt+0x290>
   1192c:	cmp	r0, #0
   11930:	ble	1194c <ftello64@plt+0x2dc>
   11934:	add	r5, r4, #1
   11938:	b	11900 <ftello64@plt+0x290>
   1193c:	mov	r0, #0
   11940:	pop	{r4, r5, r6, r7, r8, pc}
   11944:	mov	r0, #0
   11948:	pop	{r4, r5, r6, r7, r8, pc}
   1194c:	mov	r0, #1
   11950:	pop	{r4, r5, r6, r7, r8, pc}
   11954:	push	{r4, lr}
   11958:	bl	11514 <__errno_location@plt>
   1195c:	ldr	r4, [r0]
   11960:	mov	r2, #5
   11964:	ldr	r1, [pc, #20]	; 11980 <ftello64@plt+0x310>
   11968:	mov	r0, #0
   1196c:	bl	113ac <dcgettext@plt>
   11970:	mov	r2, r0
   11974:	mov	r1, r4
   11978:	mov	r0, #1
   1197c:	bl	11454 <error@plt>
   11980:	andeq	r9, r2, r8, lsl #8
   11984:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11988:	mov	r4, r0
   1198c:	mov	r5, r0
   11990:	mov	sl, #12
   11994:	mov	r6, #92	; 0x5c
   11998:	mov	r9, #9
   1199c:	mov	r8, #11
   119a0:	mov	r7, #10
   119a4:	ldrb	r3, [r4]
   119a8:	cmp	r3, #0
   119ac:	beq	11bf4 <ftello64@plt+0x584>
   119b0:	cmp	r3, #92	; 0x5c
   119b4:	addne	r4, r4, #1
   119b8:	strbne	r3, [r5]
   119bc:	addne	r5, r5, #1
   119c0:	bne	119a4 <ftello64@plt+0x334>
   119c4:	add	r2, r4, #1
   119c8:	ldrb	r3, [r4, #1]
   119cc:	cmp	r3, #102	; 0x66
   119d0:	beq	11b98 <ftello64@plt+0x528>
   119d4:	bhi	11a8c <ftello64@plt+0x41c>
   119d8:	cmp	r3, #97	; 0x61
   119dc:	beq	11b70 <ftello64@plt+0x500>
   119e0:	bhi	11a68 <ftello64@plt+0x3f8>
   119e4:	cmp	r3, #0
   119e8:	moveq	r4, r2
   119ec:	beq	119a4 <ftello64@plt+0x334>
   119f0:	cmp	r3, #48	; 0x30
   119f4:	bne	11bd8 <ftello64@plt+0x568>
   119f8:	ldrb	r3, [r4, #2]
   119fc:	sub	r2, r3, #48	; 0x30
   11a00:	uxtb	r2, r2
   11a04:	cmp	r2, #7
   11a08:	addhi	r4, r4, #2
   11a0c:	movhi	r3, #0
   11a10:	bhi	11a5c <ftello64@plt+0x3ec>
   11a14:	sub	r3, r3, #48	; 0x30
   11a18:	add	r0, r4, #3
   11a1c:	ldrb	r2, [r4, #3]
   11a20:	sub	r1, r2, #48	; 0x30
   11a24:	uxtb	r1, r1
   11a28:	cmp	r1, #7
   11a2c:	bhi	11b68 <ftello64@plt+0x4f8>
   11a30:	sub	r2, r2, #48	; 0x30
   11a34:	add	r3, r2, r3, lsl #3
   11a38:	add	r0, r4, #4
   11a3c:	ldrb	r2, [r4, #4]
   11a40:	sub	r1, r2, #48	; 0x30
   11a44:	uxtb	r1, r1
   11a48:	cmp	r1, #7
   11a4c:	subls	r2, r2, #48	; 0x30
   11a50:	addls	r3, r2, r3, lsl #3
   11a54:	addls	r4, r4, #5
   11a58:	bhi	11b68 <ftello64@plt+0x4f8>
   11a5c:	strb	r3, [r5]
   11a60:	add	r5, r5, #1
   11a64:	b	119a4 <ftello64@plt+0x334>
   11a68:	cmp	r3, #98	; 0x62
   11a6c:	beq	11b84 <ftello64@plt+0x514>
   11a70:	cmp	r3, #99	; 0x63
   11a74:	bne	11bd8 <ftello64@plt+0x568>
   11a78:	ldrb	r3, [r2, #1]!
   11a7c:	cmp	r3, #0
   11a80:	bne	11a78 <ftello64@plt+0x408>
   11a84:	mov	r4, r2
   11a88:	b	119a4 <ftello64@plt+0x334>
   11a8c:	cmp	r3, #116	; 0x74
   11a90:	beq	11bb8 <ftello64@plt+0x548>
   11a94:	bhi	11abc <ftello64@plt+0x44c>
   11a98:	cmp	r3, #110	; 0x6e
   11a9c:	beq	11ba8 <ftello64@plt+0x538>
   11aa0:	cmp	r3, #114	; 0x72
   11aa4:	bne	11bd8 <ftello64@plt+0x568>
   11aa8:	mov	r3, #13
   11aac:	strb	r3, [r5]
   11ab0:	add	r4, r4, #2
   11ab4:	add	r5, r5, #1
   11ab8:	b	119a4 <ftello64@plt+0x334>
   11abc:	cmp	r3, #118	; 0x76
   11ac0:	beq	11bc8 <ftello64@plt+0x558>
   11ac4:	cmp	r3, #120	; 0x78
   11ac8:	bne	11bd8 <ftello64@plt+0x568>
   11acc:	bl	114d8 <__ctype_b_loc@plt>
   11ad0:	ldr	lr, [r0]
   11ad4:	add	r1, r4, #2
   11ad8:	add	fp, r4, #5
   11adc:	mov	ip, #0
   11ae0:	mov	r2, ip
   11ae4:	b	11afc <ftello64@plt+0x48c>
   11ae8:	add	r2, r3, r2
   11aec:	add	ip, ip, #1
   11af0:	mov	r4, r1
   11af4:	cmp	fp, r1
   11af8:	beq	11b44 <ftello64@plt+0x4d4>
   11afc:	mov	r4, r1
   11b00:	ldrb	r3, [r1], #1
   11b04:	lsl	r0, r3, #1
   11b08:	ldrh	r0, [lr, r0]
   11b0c:	tst	r0, #4096	; 0x1000
   11b10:	beq	11b44 <ftello64@plt+0x4d4>
   11b14:	lsl	r2, r2, #4
   11b18:	sub	r0, r3, #97	; 0x61
   11b1c:	uxtb	r0, r0
   11b20:	cmp	r0, #5
   11b24:	subls	r3, r3, #87	; 0x57
   11b28:	bls	11ae8 <ftello64@plt+0x478>
   11b2c:	sub	r0, r3, #65	; 0x41
   11b30:	uxtb	r0, r0
   11b34:	cmp	r0, #5
   11b38:	subls	r3, r3, #55	; 0x37
   11b3c:	subhi	r3, r3, #48	; 0x30
   11b40:	b	11ae8 <ftello64@plt+0x478>
   11b44:	cmp	ip, #0
   11b48:	moveq	r3, r5
   11b4c:	strbeq	r6, [r3], #2
   11b50:	moveq	r2, #120	; 0x78
   11b54:	strbeq	r2, [r5, #1]
   11b58:	moveq	r5, r3
   11b5c:	strbne	r2, [r5]
   11b60:	addne	r5, r5, #1
   11b64:	b	119a4 <ftello64@plt+0x334>
   11b68:	mov	r4, r0
   11b6c:	b	11a5c <ftello64@plt+0x3ec>
   11b70:	mov	r3, #7
   11b74:	strb	r3, [r5]
   11b78:	add	r4, r4, #2
   11b7c:	add	r5, r5, #1
   11b80:	b	119a4 <ftello64@plt+0x334>
   11b84:	mov	r3, #8
   11b88:	strb	r3, [r5]
   11b8c:	add	r4, r4, #2
   11b90:	add	r5, r5, #1
   11b94:	b	119a4 <ftello64@plt+0x334>
   11b98:	strb	sl, [r5]
   11b9c:	add	r4, r4, #2
   11ba0:	add	r5, r5, #1
   11ba4:	b	119a4 <ftello64@plt+0x334>
   11ba8:	strb	r7, [r5]
   11bac:	add	r4, r4, #2
   11bb0:	add	r5, r5, #1
   11bb4:	b	119a4 <ftello64@plt+0x334>
   11bb8:	strb	r9, [r5]
   11bbc:	add	r4, r4, #2
   11bc0:	add	r5, r5, #1
   11bc4:	b	119a4 <ftello64@plt+0x334>
   11bc8:	strb	r8, [r5]
   11bcc:	add	r4, r4, #2
   11bd0:	add	r5, r5, #1
   11bd4:	b	119a4 <ftello64@plt+0x334>
   11bd8:	mov	r3, r5
   11bdc:	strb	r6, [r3], #2
   11be0:	ldrb	r2, [r4, #1]
   11be4:	strb	r2, [r5, #1]
   11be8:	mov	r5, r3
   11bec:	add	r4, r4, #2
   11bf0:	b	119a4 <ftello64@plt+0x334>
   11bf4:	strb	r3, [r5]
   11bf8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11bfc:	push	{r4, r5, r6, lr}
   11c00:	sub	sp, sp, #8
   11c04:	add	r5, r0, #4
   11c08:	ldr	r4, [r0]
   11c0c:	mov	r3, #0
   11c10:	str	r3, [r0, #4]
   11c14:	str	r3, [r0, #8]
   11c18:	add	r3, r0, #36	; 0x24
   11c1c:	str	r3, [r0, #20]
   11c20:	ldr	r3, [pc, #116]	; 11c9c <ftello64@plt+0x62c>
   11c24:	ldrb	r3, [r3]
   11c28:	cmp	r3, #0
   11c2c:	ldr	r3, [pc, #108]	; 11ca0 <ftello64@plt+0x630>
   11c30:	moveq	r3, #0
   11c34:	str	r3, [r0, #24]
   11c38:	mov	r0, r4
   11c3c:	bl	114fc <strlen@plt>
   11c40:	mov	r2, r5
   11c44:	mov	r1, r0
   11c48:	mov	r0, r4
   11c4c:	bl	244fc <ftello64@plt+0x12e8c>
   11c50:	subs	r6, r0, #0
   11c54:	bne	11c68 <ftello64@plt+0x5f8>
   11c58:	mov	r0, r5
   11c5c:	bl	2458c <ftello64@plt+0x12f1c>
   11c60:	add	sp, sp, #8
   11c64:	pop	{r4, r5, r6, pc}
   11c68:	mov	r2, #5
   11c6c:	ldr	r1, [pc, #48]	; 11ca4 <ftello64@plt+0x634>
   11c70:	mov	r0, #0
   11c74:	bl	113ac <dcgettext@plt>
   11c78:	mov	r5, r0
   11c7c:	mov	r0, r4
   11c80:	bl	17874 <ftello64@plt+0x6204>
   11c84:	str	r0, [sp]
   11c88:	mov	r3, r6
   11c8c:	mov	r2, r5
   11c90:	mov	r1, #0
   11c94:	mov	r0, #1
   11c98:	bl	11454 <error@plt>
   11c9c:	strdeq	fp, [r3], -r8
   11ca0:	strdeq	fp, [r3], -ip
   11ca4:	andeq	r9, r2, ip, lsr #8
   11ca8:	push	{r4, r5, lr}
   11cac:	sub	sp, sp, #12
   11cb0:	mov	r4, r1
   11cb4:	subs	r5, r0, #0
   11cb8:	beq	11d10 <ftello64@plt+0x6a0>
   11cbc:	ldrb	r3, [r5]
   11cc0:	cmp	r3, #0
   11cc4:	beq	11d10 <ftello64@plt+0x6a0>
   11cc8:	ldr	r1, [pc, #172]	; 11d7c <ftello64@plt+0x70c>
   11ccc:	mov	r0, r5
   11cd0:	bl	112e0 <strcmp@plt>
   11cd4:	cmp	r0, #0
   11cd8:	beq	11d10 <ftello64@plt+0x6a0>
   11cdc:	add	r2, sp, #4
   11ce0:	mov	r1, #0
   11ce4:	mov	r0, r5
   11ce8:	bl	17b10 <ftello64@plt+0x64a0>
   11cec:	str	r0, [r4]
   11cf0:	cmp	r0, #0
   11cf4:	beq	11d70 <ftello64@plt+0x700>
   11cf8:	ldr	r3, [r4]
   11cfc:	ldr	r2, [sp, #4]
   11d00:	add	r3, r3, r2
   11d04:	str	r3, [r4, #4]
   11d08:	add	sp, sp, #12
   11d0c:	pop	{r4, r5, pc}
   11d10:	add	r2, sp, #4
   11d14:	mov	r1, #0
   11d18:	ldr	r3, [pc, #96]	; 11d80 <ftello64@plt+0x710>
   11d1c:	ldr	r0, [r3]
   11d20:	bl	17888 <ftello64@plt+0x6218>
   11d24:	str	r0, [r4]
   11d28:	cmp	r0, #0
   11d2c:	beq	11d40 <ftello64@plt+0x6d0>
   11d30:	ldr	r3, [pc, #72]	; 11d80 <ftello64@plt+0x710>
   11d34:	ldr	r0, [r3]
   11d38:	bl	115f8 <clearerr_unlocked@plt>
   11d3c:	b	11cf8 <ftello64@plt+0x688>
   11d40:	bl	11514 <__errno_location@plt>
   11d44:	ldr	r4, [r0]
   11d48:	ldr	r5, [pc, #44]	; 11d7c <ftello64@plt+0x70c>
   11d4c:	mov	r2, r5
   11d50:	mov	r1, #3
   11d54:	mov	r0, #0
   11d58:	bl	1770c <ftello64@plt+0x609c>
   11d5c:	mov	r3, r0
   11d60:	ldr	r2, [pc, #28]	; 11d84 <ftello64@plt+0x714>
   11d64:	mov	r1, r4
   11d68:	mov	r0, #1
   11d6c:	bl	11454 <error@plt>
   11d70:	bl	11514 <__errno_location@plt>
   11d74:	ldr	r4, [r0]
   11d78:	b	11d4c <ftello64@plt+0x6dc>
   11d7c:	andeq	r9, r2, r0, asr #8
   11d80:	andeq	fp, r3, r8, ror #3
   11d84:	andeq	r9, r2, r0, asr #24
   11d88:	push	{r4, r5, r6, r7, r8, r9, lr}
   11d8c:	sub	sp, sp, #12
   11d90:	mov	r7, r1
   11d94:	mov	r1, sp
   11d98:	bl	11ca8 <ftello64@plt+0x638>
   11d9c:	mov	r3, #0
   11da0:	str	r3, [r7]
   11da4:	str	r3, [r7, #4]
   11da8:	str	r3, [r7, #8]
   11dac:	ldr	r6, [sp]
   11db0:	add	r9, r7, #4
   11db4:	mov	r8, #8
   11db8:	b	11e30 <ftello64@plt+0x7c0>
   11dbc:	mov	r4, r2
   11dc0:	mov	r5, r4
   11dc4:	cmp	r4, r1
   11dc8:	beq	11e94 <ftello64@plt+0x824>
   11dcc:	add	r2, r4, #1
   11dd0:	ldrb	r3, [r4]
   11dd4:	cmp	r3, #10
   11dd8:	bne	11dbc <ftello64@plt+0x74c>
   11ddc:	cmp	r6, r4
   11de0:	bcs	11e2c <ftello64@plt+0x7bc>
   11de4:	ldr	r2, [r7, #8]
   11de8:	ldr	r3, [r7, #4]
   11dec:	cmp	r2, r3
   11df0:	beq	11e50 <ftello64@plt+0x7e0>
   11df4:	ldr	r2, [r7, #8]
   11df8:	ldr	r3, [r7]
   11dfc:	str	r6, [r3, r2, lsl #3]
   11e00:	ldr	r2, [r7, #8]
   11e04:	ldr	r3, [r7]
   11e08:	add	r3, r3, r2, lsl #3
   11e0c:	sub	r4, r4, r6
   11e10:	str	r4, [r3, #4]
   11e14:	ldr	r3, [r7, #8]
   11e18:	add	r3, r3, #1
   11e1c:	str	r3, [r7, #8]
   11e20:	ldr	r3, [sp, #4]
   11e24:	cmp	r5, r3
   11e28:	bcs	11e70 <ftello64@plt+0x800>
   11e2c:	add	r6, r5, #1
   11e30:	ldr	r1, [sp, #4]
   11e34:	cmp	r6, r1
   11e38:	bcs	11e78 <ftello64@plt+0x808>
   11e3c:	ldrb	r3, [r6]
   11e40:	cmp	r3, #10
   11e44:	beq	11e68 <ftello64@plt+0x7f8>
   11e48:	add	r4, r6, #1
   11e4c:	b	11dc0 <ftello64@plt+0x750>
   11e50:	mov	r2, r8
   11e54:	mov	r1, r9
   11e58:	ldr	r0, [r7]
   11e5c:	bl	25ad8 <ftello64@plt+0x14468>
   11e60:	str	r0, [r7]
   11e64:	b	11df4 <ftello64@plt+0x784>
   11e68:	mov	r5, r6
   11e6c:	b	11e2c <ftello64@plt+0x7bc>
   11e70:	mov	r6, r5
   11e74:	b	11e30 <ftello64@plt+0x7c0>
   11e78:	ldr	r3, [pc, #36]	; 11ea4 <ftello64@plt+0x834>
   11e7c:	mov	r2, #8
   11e80:	ldr	r1, [r7, #8]
   11e84:	ldr	r0, [r7]
   11e88:	bl	1161c <qsort@plt>
   11e8c:	add	sp, sp, #12
   11e90:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11e94:	cmp	r6, r4
   11e98:	bcc	11de4 <ftello64@plt+0x774>
   11e9c:	mov	r6, r4
   11ea0:	b	11e30 <ftello64@plt+0x7c0>
   11ea4:	andeq	r1, r1, r4, lsr #15
   11ea8:	push	{r4, r5, r6, lr}
   11eac:	subs	r4, r0, #0
   11eb0:	pople	{r4, r5, r6, pc}
   11eb4:	ldr	r6, [pc, #60]	; 11ef8 <ftello64@plt+0x888>
   11eb8:	mov	r5, #32
   11ebc:	b	11ec8 <ftello64@plt+0x858>
   11ec0:	subs	r4, r4, #1
   11ec4:	beq	11ef4 <ftello64@plt+0x884>
   11ec8:	ldr	r0, [r6]
   11ecc:	ldr	r3, [r0, #20]
   11ed0:	ldr	r2, [r0, #24]
   11ed4:	cmp	r3, r2
   11ed8:	addcc	r2, r3, #1
   11edc:	strcc	r2, [r0, #20]
   11ee0:	strbcc	r5, [r3]
   11ee4:	bcc	11ec0 <ftello64@plt+0x850>
   11ee8:	mov	r1, r5
   11eec:	bl	115bc <__overflow@plt>
   11ef0:	b	11ec0 <ftello64@plt+0x850>
   11ef4:	pop	{r4, r5, r6, pc}
   11ef8:	andeq	fp, r3, ip, ror #3
   11efc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11f00:	sub	sp, sp, #12
   11f04:	add	r3, sp, #8
   11f08:	stmdb	r3, {r0, r1}
   11f0c:	ldr	r6, [sp, #4]
   11f10:	ldr	r5, [sp]
   11f14:	cmp	r6, r5
   11f18:	bls	120d4 <ftello64@plt+0xa64>
   11f1c:	sub	r5, r5, #1
   11f20:	sub	r6, r6, #1
   11f24:	ldr	r8, [pc, #432]	; 120dc <ftello64@plt+0xa6c>
   11f28:	ldr	r7, [pc, #432]	; 120e0 <ftello64@plt+0xa70>
   11f2c:	ldr	fp, [pc, #432]	; 120e4 <ftello64@plt+0xa74>
   11f30:	mov	sl, #12
   11f34:	mov	r9, #1
   11f38:	b	12044 <ftello64@plt+0x9d4>
   11f3c:	cmp	r4, #123	; 0x7b
   11f40:	beq	11ff0 <ftello64@plt+0x980>
   11f44:	cmp	r4, #125	; 0x7d
   11f48:	beq	11ff0 <ftello64@plt+0x980>
   11f4c:	cmp	r4, #95	; 0x5f
   11f50:	beq	12078 <ftello64@plt+0xa08>
   11f54:	ldr	r0, [r7]
   11f58:	ldr	r3, [r0, #20]
   11f5c:	ldr	r2, [r0, #24]
   11f60:	cmp	r3, r2
   11f64:	addcc	r2, r3, #1
   11f68:	strcc	r2, [r0, #20]
   11f6c:	movcc	r2, #32
   11f70:	strbcc	r2, [r3]
   11f74:	bcc	1203c <ftello64@plt+0x9cc>
   11f78:	mov	r1, #32
   11f7c:	bl	115bc <__overflow@plt>
   11f80:	b	1203c <ftello64@plt+0x9cc>
   11f84:	ldr	r0, [r7]
   11f88:	ldr	r3, [r0, #20]
   11f8c:	ldr	r2, [r0, #24]
   11f90:	cmp	r3, r2
   11f94:	addcc	r2, r3, #1
   11f98:	strcc	r2, [r0, #20]
   11f9c:	movcc	r2, #34	; 0x22
   11fa0:	strbcc	r2, [r3]
   11fa4:	bcs	11fd8 <ftello64@plt+0x968>
   11fa8:	ldr	r0, [r7]
   11fac:	ldr	r3, [r0, #20]
   11fb0:	ldr	r2, [r0, #24]
   11fb4:	cmp	r3, r2
   11fb8:	addcc	r2, r3, #1
   11fbc:	strcc	r2, [r0, #20]
   11fc0:	movcc	r2, #34	; 0x22
   11fc4:	strbcc	r2, [r3]
   11fc8:	bcc	1203c <ftello64@plt+0x9cc>
   11fcc:	mov	r1, #34	; 0x22
   11fd0:	bl	115bc <__overflow@plt>
   11fd4:	b	1203c <ftello64@plt+0x9cc>
   11fd8:	mov	r1, #34	; 0x22
   11fdc:	bl	115bc <__overflow@plt>
   11fe0:	b	11fa8 <ftello64@plt+0x938>
   11fe4:	mov	r1, #92	; 0x5c
   11fe8:	bl	115bc <__overflow@plt>
   11fec:	b	1209c <ftello64@plt+0xa2c>
   11ff0:	mov	r2, r4
   11ff4:	ldr	r1, [pc, #236]	; 120e8 <ftello64@plt+0xa78>
   11ff8:	mov	r0, r9
   11ffc:	bl	11568 <__printf_chk@plt>
   12000:	b	1203c <ftello64@plt+0x9cc>
   12004:	ldr	r3, [r7]
   12008:	mov	r2, sl
   1200c:	mov	r1, r9
   12010:	mov	r0, fp
   12014:	bl	1137c <fwrite_unlocked@plt>
   12018:	b	1203c <ftello64@plt+0x9cc>
   1201c:	ldr	r0, [r7]
   12020:	ldr	r3, [r0, #20]
   12024:	ldr	r2, [r0, #24]
   12028:	cmp	r3, r2
   1202c:	addcc	r2, r3, #1
   12030:	strcc	r2, [r0, #20]
   12034:	strbcc	r4, [r3]
   12038:	bcs	120c8 <ftello64@plt+0xa58>
   1203c:	cmp	r5, r6
   12040:	beq	120d4 <ftello64@plt+0xa64>
   12044:	ldrb	r4, [r5, #1]!
   12048:	add	r3, r8, r4
   1204c:	ldrb	r3, [r3, #260]	; 0x104
   12050:	cmp	r3, #0
   12054:	beq	1201c <ftello64@plt+0x9ac>
   12058:	cmp	r4, #92	; 0x5c
   1205c:	beq	12004 <ftello64@plt+0x994>
   12060:	bhi	11f3c <ftello64@plt+0x8cc>
   12064:	cmp	r4, #34	; 0x22
   12068:	beq	11f84 <ftello64@plt+0x914>
   1206c:	bcc	11f54 <ftello64@plt+0x8e4>
   12070:	cmp	r4, #38	; 0x26
   12074:	bhi	11f54 <ftello64@plt+0x8e4>
   12078:	ldr	r0, [r7]
   1207c:	ldr	r3, [r0, #20]
   12080:	ldr	r2, [r0, #24]
   12084:	cmp	r3, r2
   12088:	addcc	r2, r3, #1
   1208c:	strcc	r2, [r0, #20]
   12090:	movcc	r2, #92	; 0x5c
   12094:	strbcc	r2, [r3]
   12098:	bcs	11fe4 <ftello64@plt+0x974>
   1209c:	ldr	r0, [r7]
   120a0:	ldr	r3, [r0, #20]
   120a4:	ldr	r2, [r0, #24]
   120a8:	cmp	r3, r2
   120ac:	addcc	r2, r3, #1
   120b0:	strcc	r2, [r0, #20]
   120b4:	strbcc	r4, [r3]
   120b8:	bcc	1203c <ftello64@plt+0x9cc>
   120bc:	mov	r1, r4
   120c0:	bl	115bc <__overflow@plt>
   120c4:	b	1203c <ftello64@plt+0x9cc>
   120c8:	mov	r1, r4
   120cc:	bl	115bc <__overflow@plt>
   120d0:	b	1203c <ftello64@plt+0x9cc>
   120d4:	add	sp, sp, #12
   120d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   120dc:	strdeq	fp, [r3], -r8
   120e0:	andeq	fp, r3, ip, ror #3
   120e4:	andeq	r9, r2, ip, asr #8
   120e8:	andeq	r9, r2, r4, asr #8
   120ec:	push	{lr}		; (str lr, [sp, #-4]!)
   120f0:	sub	sp, sp, #60	; 0x3c
   120f4:	subs	r6, r0, #0
   120f8:	beq	12134 <ftello64@plt+0xac4>
   120fc:	ldr	r3, [pc, #852]	; 12458 <ftello64@plt+0xde8>
   12100:	ldr	r4, [r3]
   12104:	mov	r2, #5
   12108:	ldr	r1, [pc, #844]	; 1245c <ftello64@plt+0xdec>
   1210c:	mov	r0, #0
   12110:	bl	113ac <dcgettext@plt>
   12114:	ldr	r3, [pc, #836]	; 12460 <ftello64@plt+0xdf0>
   12118:	ldr	r3, [r3]
   1211c:	mov	r2, r0
   12120:	mov	r1, #1
   12124:	mov	r0, r4
   12128:	bl	11580 <__fprintf_chk@plt>
   1212c:	mov	r0, r6
   12130:	bl	114e4 <exit@plt>
   12134:	mov	r2, #5
   12138:	ldr	r1, [pc, #804]	; 12464 <ftello64@plt+0xdf4>
   1213c:	mov	r0, #0
   12140:	bl	113ac <dcgettext@plt>
   12144:	ldr	r3, [pc, #788]	; 12460 <ftello64@plt+0xdf0>
   12148:	ldr	r2, [r3]
   1214c:	mov	r3, r2
   12150:	mov	r1, r0
   12154:	mov	r0, #1
   12158:	bl	11568 <__printf_chk@plt>
   1215c:	mov	r2, #5
   12160:	ldr	r1, [pc, #768]	; 12468 <ftello64@plt+0xdf8>
   12164:	mov	r0, #0
   12168:	bl	113ac <dcgettext@plt>
   1216c:	ldr	r4, [pc, #760]	; 1246c <ftello64@plt+0xdfc>
   12170:	ldr	r1, [r4]
   12174:	bl	1128c <fputs_unlocked@plt>
   12178:	mov	r2, #5
   1217c:	ldr	r1, [pc, #748]	; 12470 <ftello64@plt+0xe00>
   12180:	mov	r0, #0
   12184:	bl	113ac <dcgettext@plt>
   12188:	ldr	r1, [r4]
   1218c:	bl	1128c <fputs_unlocked@plt>
   12190:	mov	r2, #5
   12194:	ldr	r1, [pc, #728]	; 12474 <ftello64@plt+0xe04>
   12198:	mov	r0, #0
   1219c:	bl	113ac <dcgettext@plt>
   121a0:	ldr	r1, [r4]
   121a4:	bl	1128c <fputs_unlocked@plt>
   121a8:	mov	r2, #5
   121ac:	ldr	r1, [pc, #708]	; 12478 <ftello64@plt+0xe08>
   121b0:	mov	r0, #0
   121b4:	bl	113ac <dcgettext@plt>
   121b8:	ldr	r1, [r4]
   121bc:	bl	1128c <fputs_unlocked@plt>
   121c0:	mov	r2, #5
   121c4:	ldr	r1, [pc, #688]	; 1247c <ftello64@plt+0xe0c>
   121c8:	mov	r0, #0
   121cc:	bl	113ac <dcgettext@plt>
   121d0:	ldr	r1, [r4]
   121d4:	bl	1128c <fputs_unlocked@plt>
   121d8:	mov	r2, #5
   121dc:	ldr	r1, [pc, #668]	; 12480 <ftello64@plt+0xe10>
   121e0:	mov	r0, #0
   121e4:	bl	113ac <dcgettext@plt>
   121e8:	ldr	r1, [r4]
   121ec:	bl	1128c <fputs_unlocked@plt>
   121f0:	mov	r2, #5
   121f4:	ldr	r1, [pc, #648]	; 12484 <ftello64@plt+0xe14>
   121f8:	mov	r0, #0
   121fc:	bl	113ac <dcgettext@plt>
   12200:	ldr	r1, [r4]
   12204:	bl	1128c <fputs_unlocked@plt>
   12208:	mov	r2, #5
   1220c:	ldr	r1, [pc, #628]	; 12488 <ftello64@plt+0xe18>
   12210:	mov	r0, #0
   12214:	bl	113ac <dcgettext@plt>
   12218:	ldr	r1, [r4]
   1221c:	bl	1128c <fputs_unlocked@plt>
   12220:	mov	r2, #5
   12224:	ldr	r1, [pc, #608]	; 1248c <ftello64@plt+0xe1c>
   12228:	mov	r0, #0
   1222c:	bl	113ac <dcgettext@plt>
   12230:	ldr	r1, [r4]
   12234:	bl	1128c <fputs_unlocked@plt>
   12238:	mov	r2, #5
   1223c:	ldr	r1, [pc, #588]	; 12490 <ftello64@plt+0xe20>
   12240:	mov	r0, #0
   12244:	bl	113ac <dcgettext@plt>
   12248:	ldr	r1, [r4]
   1224c:	bl	1128c <fputs_unlocked@plt>
   12250:	mov	ip, sp
   12254:	ldr	lr, [pc, #568]	; 12494 <ftello64@plt+0xe24>
   12258:	ldm	lr!, {r0, r1, r2, r3}
   1225c:	stmia	ip!, {r0, r1, r2, r3}
   12260:	ldm	lr!, {r0, r1, r2, r3}
   12264:	stmia	ip!, {r0, r1, r2, r3}
   12268:	ldm	lr!, {r0, r1, r2, r3}
   1226c:	stmia	ip!, {r0, r1, r2, r3}
   12270:	ldm	lr, {r0, r1}
   12274:	stm	ip, {r0, r1}
   12278:	ldr	r1, [sp]
   1227c:	cmp	r1, #0
   12280:	moveq	r4, sp
   12284:	beq	122ac <ftello64@plt+0xc3c>
   12288:	mov	r4, sp
   1228c:	ldr	r5, [pc, #516]	; 12498 <ftello64@plt+0xe28>
   12290:	mov	r0, r5
   12294:	bl	112e0 <strcmp@plt>
   12298:	cmp	r0, #0
   1229c:	beq	122ac <ftello64@plt+0xc3c>
   122a0:	ldr	r1, [r4, #8]!
   122a4:	cmp	r1, #0
   122a8:	bne	12290 <ftello64@plt+0xc20>
   122ac:	ldr	r4, [r4, #4]
   122b0:	cmp	r4, #0
   122b4:	beq	123c8 <ftello64@plt+0xd58>
   122b8:	mov	r2, #5
   122bc:	ldr	r1, [pc, #472]	; 1249c <ftello64@plt+0xe2c>
   122c0:	mov	r0, #0
   122c4:	bl	113ac <dcgettext@plt>
   122c8:	ldr	r3, [pc, #464]	; 124a0 <ftello64@plt+0xe30>
   122cc:	ldr	r2, [pc, #464]	; 124a4 <ftello64@plt+0xe34>
   122d0:	mov	r1, r0
   122d4:	mov	r0, #1
   122d8:	bl	11568 <__printf_chk@plt>
   122dc:	mov	r1, #0
   122e0:	mov	r0, #5
   122e4:	bl	115c8 <setlocale@plt>
   122e8:	cmp	r0, #0
   122ec:	beq	12304 <ftello64@plt+0xc94>
   122f0:	mov	r2, #3
   122f4:	ldr	r1, [pc, #428]	; 124a8 <ftello64@plt+0xe38>
   122f8:	bl	11640 <strncmp@plt>
   122fc:	cmp	r0, #0
   12300:	bne	12364 <ftello64@plt+0xcf4>
   12304:	mov	r2, #5
   12308:	ldr	r1, [pc, #412]	; 124ac <ftello64@plt+0xe3c>
   1230c:	mov	r0, #0
   12310:	bl	113ac <dcgettext@plt>
   12314:	ldr	r5, [pc, #380]	; 12498 <ftello64@plt+0xe28>
   12318:	mov	r3, r5
   1231c:	ldr	r2, [pc, #380]	; 124a0 <ftello64@plt+0xe30>
   12320:	mov	r1, r0
   12324:	mov	r0, #1
   12328:	bl	11568 <__printf_chk@plt>
   1232c:	mov	r2, #5
   12330:	ldr	r1, [pc, #376]	; 124b0 <ftello64@plt+0xe40>
   12334:	mov	r0, #0
   12338:	bl	113ac <dcgettext@plt>
   1233c:	mov	r1, r0
   12340:	ldr	r2, [pc, #364]	; 124b4 <ftello64@plt+0xe44>
   12344:	ldr	r3, [pc, #364]	; 124b8 <ftello64@plt+0xe48>
   12348:	cmp	r4, r5
   1234c:	movne	r3, r2
   12350:	mov	r2, r4
   12354:	mov	r0, #1
   12358:	bl	11568 <__printf_chk@plt>
   1235c:	b	1212c <ftello64@plt+0xabc>
   12360:	ldr	r4, [pc, #304]	; 12498 <ftello64@plt+0xe28>
   12364:	mov	r2, #5
   12368:	ldr	r1, [pc, #332]	; 124bc <ftello64@plt+0xe4c>
   1236c:	mov	r0, #0
   12370:	bl	113ac <dcgettext@plt>
   12374:	ldr	r3, [pc, #240]	; 1246c <ftello64@plt+0xdfc>
   12378:	ldr	r1, [r3]
   1237c:	bl	1128c <fputs_unlocked@plt>
   12380:	b	12304 <ftello64@plt+0xc94>
   12384:	mov	r2, #5
   12388:	ldr	r1, [pc, #284]	; 124ac <ftello64@plt+0xe3c>
   1238c:	mov	r0, #0
   12390:	bl	113ac <dcgettext@plt>
   12394:	ldr	r4, [pc, #252]	; 12498 <ftello64@plt+0xe28>
   12398:	mov	r3, r4
   1239c:	ldr	r2, [pc, #252]	; 124a0 <ftello64@plt+0xe30>
   123a0:	mov	r1, r0
   123a4:	mov	r0, #1
   123a8:	bl	11568 <__printf_chk@plt>
   123ac:	mov	r2, #5
   123b0:	ldr	r1, [pc, #248]	; 124b0 <ftello64@plt+0xe40>
   123b4:	mov	r0, #0
   123b8:	bl	113ac <dcgettext@plt>
   123bc:	mov	r1, r0
   123c0:	ldr	r3, [pc, #240]	; 124b8 <ftello64@plt+0xe48>
   123c4:	b	12350 <ftello64@plt+0xce0>
   123c8:	mov	r2, #5
   123cc:	ldr	r1, [pc, #200]	; 1249c <ftello64@plt+0xe2c>
   123d0:	mov	r0, #0
   123d4:	bl	113ac <dcgettext@plt>
   123d8:	ldr	r3, [pc, #192]	; 124a0 <ftello64@plt+0xe30>
   123dc:	ldr	r2, [pc, #192]	; 124a4 <ftello64@plt+0xe34>
   123e0:	mov	r1, r0
   123e4:	mov	r0, #1
   123e8:	bl	11568 <__printf_chk@plt>
   123ec:	mov	r1, #0
   123f0:	mov	r0, #5
   123f4:	bl	115c8 <setlocale@plt>
   123f8:	cmp	r0, #0
   123fc:	beq	12384 <ftello64@plt+0xd14>
   12400:	mov	r2, #3
   12404:	ldr	r1, [pc, #156]	; 124a8 <ftello64@plt+0xe38>
   12408:	bl	11640 <strncmp@plt>
   1240c:	cmp	r0, #0
   12410:	bne	12360 <ftello64@plt+0xcf0>
   12414:	mov	r2, #5
   12418:	ldr	r1, [pc, #140]	; 124ac <ftello64@plt+0xe3c>
   1241c:	mov	r0, #0
   12420:	bl	113ac <dcgettext@plt>
   12424:	ldr	r4, [pc, #108]	; 12498 <ftello64@plt+0xe28>
   12428:	mov	r3, r4
   1242c:	ldr	r2, [pc, #108]	; 124a0 <ftello64@plt+0xe30>
   12430:	mov	r1, r0
   12434:	mov	r0, #1
   12438:	bl	11568 <__printf_chk@plt>
   1243c:	mov	r2, #5
   12440:	ldr	r1, [pc, #104]	; 124b0 <ftello64@plt+0xe40>
   12444:	mov	r0, #0
   12448:	bl	113ac <dcgettext@plt>
   1244c:	mov	r1, r0
   12450:	ldr	r3, [pc, #96]	; 124b8 <ftello64@plt+0xe48>
   12454:	b	12350 <ftello64@plt+0xce0>
   12458:	andeq	fp, r3, r0, ror #3
   1245c:	andeq	r9, r2, r0, ror #8
   12460:	andeq	fp, r3, r8, lsl #16
   12464:	andeq	r9, r2, r8, lsl #9
   12468:	andeq	r9, r2, r4, ror #9
   1246c:	andeq	fp, r3, ip, ror #3
   12470:	andeq	r9, r2, r4, lsr r5
   12474:	andeq	r9, r2, ip, ror #10
   12478:			; <UNDEFINED> instruction: 0x000295b8
   1247c:	andeq	r9, r2, r8, asr #12
   12480:	andeq	r9, r2, r8, asr #13
   12484:	andeq	r9, r2, r8, lsr #16
   12488:	andeq	r9, r2, ip, asr #19
   1248c:	muleq	r2, ip, sl
   12490:	andeq	r9, r2, ip, asr #21
   12494:	andeq	r9, r2, ip, lsl #5
   12498:	andeq	r9, r2, ip, asr r4
   1249c:	andeq	r9, r2, r4, lsl #22
   124a0:	andeq	r9, r2, ip, lsl fp
   124a4:	andeq	r9, r2, r4, asr #22
   124a8:	andeq	r9, r2, r4, asr fp
   124ac:	andeq	r9, r2, r0, lsr #23
   124b0:			; <UNDEFINED> instruction: 0x00029bbc
   124b4:	andeq	r9, r2, r4, asr #12
   124b8:	andeq	r9, r2, r0, lsr sp
   124bc:	andeq	r9, r2, r8, asr fp
   124c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   124c4:	sub	sp, sp, #100	; 0x64
   124c8:	mov	r6, r0
   124cc:	mov	r4, r1
   124d0:	ldr	r0, [r1]
   124d4:	bl	151c0 <ftello64@plt+0x3b50>
   124d8:	ldr	r1, [pc, #3984]	; 13470 <ftello64@plt+0x1e00>
   124dc:	mov	r0, #6
   124e0:	bl	115c8 <setlocale@plt>
   124e4:	ldr	r5, [pc, #3976]	; 13474 <ftello64@plt+0x1e04>
   124e8:	ldr	r1, [pc, #3976]	; 13478 <ftello64@plt+0x1e08>
   124ec:	mov	r0, r5
   124f0:	bl	11628 <bindtextdomain@plt>
   124f4:	mov	r0, r5
   124f8:	bl	113dc <textdomain@plt>
   124fc:	ldr	r0, [pc, #3960]	; 1347c <ftello64@plt+0x1e0c>
   12500:	bl	29268 <ftello64@plt+0x17bf8>
   12504:	ldr	r5, [pc, #3956]	; 13480 <ftello64@plt+0x1e10>
   12508:	ldr	sl, [pc, #3956]	; 13484 <ftello64@plt+0x1e14>
   1250c:	add	r3, r5, #56	; 0x38
   12510:	str	r3, [sp, #20]
   12514:	ldr	r7, [pc, #3948]	; 13488 <ftello64@plt+0x1e18>
   12518:	ldr	fp, [pc, #3948]	; 1348c <ftello64@plt+0x1e1c>
   1251c:	add	r9, r5, #76	; 0x4c
   12520:	mov	r8, #0
   12524:	str	r8, [sp]
   12528:	mov	r3, r9
   1252c:	mov	r2, sl
   12530:	mov	r1, r4
   12534:	mov	r0, r6
   12538:	bl	114cc <getopt_long@plt>
   1253c:	cmn	r0, #1
   12540:	beq	129d4 <ftello64@plt+0x1364>
   12544:	add	r0, r0, #3
   12548:	cmp	r0, #122	; 0x7a
   1254c:	ldrls	pc, [pc, r0, lsl #2]
   12550:	b	12740 <ftello64@plt+0x10d0>
   12554:	muleq	r1, r0, r9
   12558:	andeq	r2, r1, r8, lsl #19
   1255c:	andeq	r2, r1, r0, asr #14
   12560:	andeq	r2, r1, r0, asr #14
   12564:	andeq	r2, r1, r0, asr #14
   12568:	andeq	r2, r1, r0, asr #14
   1256c:	andeq	r2, r1, r0, asr #14
   12570:	andeq	r2, r1, r0, asr #14
   12574:	andeq	r2, r1, r0, asr #14
   12578:	andeq	r2, r1, r0, asr #14
   1257c:	andeq	r2, r1, r0, asr #14
   12580:	andeq	r2, r1, r0, asr #14
   12584:	andeq	r2, r1, r0, asr #14
   12588:	andeq	r2, r1, r8, asr #18
   1258c:	andeq	r2, r1, r0, asr #14
   12590:	andeq	r2, r1, r0, asr #14
   12594:	andeq	r2, r1, r0, asr #14
   12598:	andeq	r2, r1, r0, asr #14
   1259c:	andeq	r2, r1, r0, asr #14
   125a0:	andeq	r2, r1, r0, asr #14
   125a4:	andeq	r2, r1, r0, asr #14
   125a8:	andeq	r2, r1, r0, asr #14
   125ac:	andeq	r2, r1, r0, asr #14
   125b0:	andeq	r2, r1, r0, asr #14
   125b4:	andeq	r2, r1, r0, asr #14
   125b8:	andeq	r2, r1, r0, asr #14
   125bc:	andeq	r2, r1, r0, asr #14
   125c0:	andeq	r2, r1, r0, asr #14
   125c4:	andeq	r2, r1, r0, asr #14
   125c8:	andeq	r2, r1, r0, asr #14
   125cc:	andeq	r2, r1, r0, asr #14
   125d0:	andeq	r2, r1, r0, asr #14
   125d4:	andeq	r2, r1, r0, asr #14
   125d8:	andeq	r2, r1, r0, asr #14
   125dc:	andeq	r2, r1, r0, asr #14
   125e0:	andeq	r2, r1, r0, asr #14
   125e4:	andeq	r2, r1, r0, asr #14
   125e8:	andeq	r2, r1, r0, asr #14
   125ec:	andeq	r2, r1, r0, asr #14
   125f0:	andeq	r2, r1, r0, asr #14
   125f4:	andeq	r2, r1, r0, asr #14
   125f8:	andeq	r2, r1, r0, asr #14
   125fc:	andeq	r2, r1, r0, asr #14
   12600:	andeq	r2, r1, r0, asr #14
   12604:	andeq	r2, r1, r0, asr #14
   12608:	andeq	r2, r1, r0, asr #14
   1260c:	andeq	r2, r1, r0, asr #14
   12610:	andeq	r2, r1, r0, asr #14
   12614:	andeq	r2, r1, r0, asr #14
   12618:	andeq	r2, r1, r0, asr #14
   1261c:	andeq	r2, r1, r0, asr #14
   12620:	andeq	r2, r1, r0, asr #14
   12624:	andeq	r2, r1, r0, asr #14
   12628:	andeq	r2, r1, r0, asr #14
   1262c:	andeq	r2, r1, r0, asr #14
   12630:	andeq	r2, r1, r0, asr #14
   12634:	andeq	r2, r1, r0, asr #14
   12638:	andeq	r2, r1, r0, asr #14
   1263c:	andeq	r2, r1, r0, asr #14
   12640:	andeq	r2, r1, r0, asr #14
   12644:	andeq	r2, r1, r0, asr #14
   12648:	andeq	r2, r1, r0, asr #14
   1264c:	andeq	r2, r1, r0, asr #14
   12650:	andeq	r2, r1, r0, asr #14
   12654:	andeq	r2, r1, r0, asr #14
   12658:	andeq	r2, r1, r0, asr #14
   1265c:	andeq	r2, r1, r0, asr #14
   12660:	andeq	r2, r1, r0, asr #14
   12664:	andeq	r2, r1, r8, lsr #17
   12668:	andeq	r2, r1, r0, asr #14
   1266c:	andeq	r2, r1, r0, asr #14
   12670:	andeq	r2, r1, r0, asr #14
   12674:	andeq	r2, r1, r0, asr #14
   12678:			; <UNDEFINED> instruction: 0x000128b8
   1267c:	andeq	r2, r1, r8, asr #14
   12680:	andeq	r2, r1, r0, asr #14
   12684:	andeq	r2, r1, r0, asr #14
   12688:	andeq	r2, r1, r0, asr #14
   1268c:	andeq	r2, r1, r0, asr #14
   12690:	andeq	r2, r1, r0, asr #14
   12694:	andeq	r2, r1, ip, asr #17
   12698:	andeq	r2, r1, r0, asr #14
   1269c:	ldrdeq	r2, [r1], -ip
   126a0:	andeq	r2, r1, r0, asr #14
   126a4:	andeq	r2, r1, r0, asr #14
   126a8:	andeq	r2, r1, ip, ror #17
   126ac:	strdeq	r2, [r1], -ip
   126b0:	andeq	r2, r1, r0, lsl r9
   126b4:	andeq	r2, r1, r0, asr #14
   126b8:	andeq	r2, r1, r0, asr #14
   126bc:	andeq	r2, r1, r0, lsr #18
   126c0:	andeq	r2, r1, r0, asr #14
   126c4:	andeq	r2, r1, r0, asr #14
   126c8:	andeq	r2, r1, r0, asr #14
   126cc:	andeq	r2, r1, r0, asr #14
   126d0:	andeq	r2, r1, r0, asr #14
   126d4:	andeq	r2, r1, r0, asr #14
   126d8:	andeq	r2, r1, r0, asr #14
   126dc:	andeq	r2, r1, r0, asr #14
   126e0:	andeq	r2, r1, r0, asr #14
   126e4:	andeq	r2, r1, r0, asr #14
   126e8:	andeq	r2, r1, r8, asr r7
   126ec:	andeq	r2, r1, r0, asr #14
   126f0:	andeq	r2, r1, r0, asr #14
   126f4:	andeq	r2, r1, r0, asr #14
   126f8:	andeq	r2, r1, r8, ror #14
   126fc:	andeq	r2, r1, r8, ror r7
   12700:	andeq	r2, r1, r0, asr #14
   12704:	strdeq	r2, [r1], -r8
   12708:	andeq	r2, r1, r0, asr #14
   1270c:	andeq	r2, r1, r0, asr #14
   12710:	andeq	r2, r1, r0, asr #14
   12714:	andeq	r2, r1, r0, asr #14
   12718:	andeq	r2, r1, r0, asr #14
   1271c:	andeq	r2, r1, r8, lsl #16
   12720:	andeq	r2, r1, r0, asr #14
   12724:	andeq	r2, r1, r0, asr #14
   12728:	andeq	r2, r1, r8, lsl r8
   1272c:	andeq	r2, r1, r0, asr #14
   12730:	andeq	r2, r1, r4, lsr #10
   12734:	andeq	r2, r1, r0, asr #14
   12738:	andeq	r2, r1, r0, asr #14
   1273c:	andeq	r2, r1, r8, lsr #16
   12740:	mov	r0, #1
   12744:	bl	120ec <ftello64@plt+0xa7c>
   12748:	mov	r2, #0
   1274c:	ldr	r3, [pc, #3492]	; 134f8 <ftello64@plt+0x1e88>
   12750:	strb	r2, [r3]
   12754:	b	1251c <ftello64@plt+0xeac>
   12758:	ldr	r2, [r7]
   1275c:	ldr	r3, [pc, #3484]	; 13500 <ftello64@plt+0x1e90>
   12760:	str	r2, [r3, #516]	; 0x204
   12764:	b	1251c <ftello64@plt+0xeac>
   12768:	mov	r2, #1
   1276c:	ldr	r3, [pc, #3468]	; 13500 <ftello64@plt+0x1e90>
   12770:	strb	r2, [r3]
   12774:	b	1251c <ftello64@plt+0xeac>
   12778:	ldr	r3, [pc, #3312]	; 13470 <ftello64@plt+0x1e00>
   1277c:	str	r3, [sp]
   12780:	add	r3, sp, #72	; 0x48
   12784:	mov	r2, #0
   12788:	mov	r1, r2
   1278c:	ldr	r0, [r7]
   12790:	bl	261ec <ftello64@plt+0x14b7c>
   12794:	cmp	r0, #0
   12798:	bne	127c4 <ftello64@plt+0x1154>
   1279c:	ldrd	r8, [sp, #72]	; 0x48
   127a0:	subs	r0, r8, #1
   127a4:	sbc	r1, r9, #0
   127a8:	mvn	r2, #-2147483647	; 0x80000001
   127ac:	mov	r3, #0
   127b0:	cmp	r1, r3
   127b4:	cmpeq	r0, r2
   127b8:	ldrls	r3, [pc, #3384]	; 134f8 <ftello64@plt+0x1e88>
   127bc:	strls	r8, [r3, #4]
   127c0:	bls	1251c <ftello64@plt+0xeac>
   127c4:	mov	r2, #5
   127c8:	ldr	r1, [pc, #3264]	; 13490 <ftello64@plt+0x1e20>
   127cc:	mov	r0, #0
   127d0:	bl	113ac <dcgettext@plt>
   127d4:	mov	r4, r0
   127d8:	ldr	r3, [pc, #3240]	; 13488 <ftello64@plt+0x1e18>
   127dc:	ldr	r0, [r3]
   127e0:	bl	17874 <ftello64@plt+0x6204>
   127e4:	mov	r3, r0
   127e8:	mov	r2, r4
   127ec:	mov	r1, #0
   127f0:	mov	r0, #1
   127f4:	bl	11454 <error@plt>
   127f8:	ldr	r2, [r7]
   127fc:	ldr	r3, [pc, #3324]	; 13500 <ftello64@plt+0x1e90>
   12800:	str	r2, [r3, #520]	; 0x208
   12804:	b	1251c <ftello64@plt+0xeac>
   12808:	ldr	r2, [r7]
   1280c:	ldr	r3, [pc, #3308]	; 13500 <ftello64@plt+0x1e90>
   12810:	str	r2, [r3, #524]	; 0x20c
   12814:	b	1251c <ftello64@plt+0xeac>
   12818:	mov	r2, #1
   1281c:	ldr	r3, [pc, #3292]	; 13500 <ftello64@plt+0x1e90>
   12820:	strb	r2, [r3, #528]	; 0x210
   12824:	b	1251c <ftello64@plt+0xeac>
   12828:	ldr	r3, [pc, #3136]	; 13470 <ftello64@plt+0x1e00>
   1282c:	str	r3, [sp]
   12830:	add	r3, sp, #72	; 0x48
   12834:	mov	r2, #0
   12838:	mov	r1, r2
   1283c:	ldr	r0, [r7]
   12840:	bl	261ec <ftello64@plt+0x14b7c>
   12844:	cmp	r0, #0
   12848:	bne	12874 <ftello64@plt+0x1204>
   1284c:	ldrd	r8, [sp, #72]	; 0x48
   12850:	subs	r0, r8, #1
   12854:	sbc	r1, r9, #0
   12858:	mvn	r2, #-2147483647	; 0x80000001
   1285c:	mov	r3, #0
   12860:	cmp	r1, r3
   12864:	cmpeq	r0, r2
   12868:	ldrls	r3, [pc, #3208]	; 134f8 <ftello64@plt+0x1e88>
   1286c:	strls	r8, [r3, #8]
   12870:	bls	1251c <ftello64@plt+0xeac>
   12874:	mov	r2, #5
   12878:	ldr	r1, [pc, #3092]	; 13494 <ftello64@plt+0x1e24>
   1287c:	mov	r0, #0
   12880:	bl	113ac <dcgettext@plt>
   12884:	mov	r4, r0
   12888:	ldr	r3, [pc, #3064]	; 13488 <ftello64@plt+0x1e18>
   1288c:	ldr	r0, [r3]
   12890:	bl	17874 <ftello64@plt+0x6204>
   12894:	mov	r3, r0
   12898:	mov	r2, r4
   1289c:	mov	r1, #0
   128a0:	mov	r0, #1
   128a4:	bl	11454 <error@plt>
   128a8:	mov	r2, #1
   128ac:	ldr	r3, [pc, #3148]	; 13500 <ftello64@plt+0x1e90>
   128b0:	strb	r2, [r3, #529]	; 0x211
   128b4:	b	1251c <ftello64@plt+0xeac>
   128b8:	ldr	r0, [r7]
   128bc:	ldr	r3, [pc, #3124]	; 134f8 <ftello64@plt+0x1e88>
   128c0:	str	r0, [r3, #12]
   128c4:	bl	11984 <ftello64@plt+0x314>
   128c8:	b	1251c <ftello64@plt+0xeac>
   128cc:	ldr	r2, [r7]
   128d0:	ldr	r3, [pc, #3104]	; 134f8 <ftello64@plt+0x1e88>
   128d4:	str	r2, [r3, #16]
   128d8:	b	1251c <ftello64@plt+0xeac>
   128dc:	mov	r2, #2
   128e0:	ldr	r3, [pc, #3096]	; 13500 <ftello64@plt+0x1e90>
   128e4:	str	r2, [r3, #532]	; 0x214
   128e8:	b	1251c <ftello64@plt+0xeac>
   128ec:	mov	r2, #1
   128f0:	ldr	r3, [pc, #3080]	; 13500 <ftello64@plt+0x1e90>
   128f4:	strb	r2, [r3, #536]	; 0x218
   128f8:	b	1251c <ftello64@plt+0xeac>
   128fc:	ldr	r0, [r7]
   12900:	ldr	r3, [pc, #3064]	; 13500 <ftello64@plt+0x1e90>
   12904:	str	r0, [r3, #540]	; 0x21c
   12908:	bl	11984 <ftello64@plt+0x314>
   1290c:	b	1251c <ftello64@plt+0xeac>
   12910:	mov	r2, #3
   12914:	ldr	r3, [pc, #3044]	; 13500 <ftello64@plt+0x1e90>
   12918:	str	r2, [r3, #532]	; 0x214
   1291c:	b	1251c <ftello64@plt+0xeac>
   12920:	ldr	r0, [r7]
   12924:	ldr	r8, [pc, #3028]	; 13500 <ftello64@plt+0x1e90>
   12928:	str	r0, [r8, #832]	; 0x340
   1292c:	bl	11984 <ftello64@plt+0x314>
   12930:	ldr	r3, [r8, #832]	; 0x340
   12934:	ldrb	r3, [r3]
   12938:	cmp	r3, #0
   1293c:	moveq	r2, #0
   12940:	streq	r2, [r8, #832]	; 0x340
   12944:	b	1251c <ftello64@plt+0xeac>
   12948:	mov	r3, #1
   1294c:	str	r3, [sp, #8]
   12950:	ldr	r3, [fp]
   12954:	str	r3, [sp, #4]
   12958:	mov	r3, #4
   1295c:	str	r3, [sp]
   12960:	ldr	r3, [sp, #20]
   12964:	add	r2, r5, #64	; 0x40
   12968:	ldr	r1, [r7]
   1296c:	ldr	r0, [pc, #2852]	; 13498 <ftello64@plt+0x1e28>
   12970:	bl	14db4 <ftello64@plt+0x3744>
   12974:	add	r0, r5, r0, lsl #2
   12978:	ldr	r2, [r0, #56]	; 0x38
   1297c:	ldr	r3, [pc, #2940]	; 13500 <ftello64@plt+0x1e90>
   12980:	str	r2, [r3, #532]	; 0x214
   12984:	b	1251c <ftello64@plt+0xeac>
   12988:	mov	r0, #0
   1298c:	bl	120ec <ftello64@plt+0xa7c>
   12990:	ldr	r3, [pc, #2940]	; 13514 <ftello64@plt+0x1ea4>
   12994:	ldr	r5, [r3]
   12998:	ldr	r3, [pc, #2812]	; 1349c <ftello64@plt+0x1e2c>
   1299c:	ldr	r6, [r3]
   129a0:	ldr	r1, [pc, #2808]	; 134a0 <ftello64@plt+0x1e30>
   129a4:	ldr	r0, [pc, #2808]	; 134a4 <ftello64@plt+0x1e34>
   129a8:	bl	15b74 <ftello64@plt+0x4504>
   129ac:	mov	r4, #0
   129b0:	str	r4, [sp, #4]
   129b4:	str	r0, [sp]
   129b8:	mov	r3, r6
   129bc:	ldr	r2, [pc, #2788]	; 134a8 <ftello64@plt+0x1e38>
   129c0:	ldr	r1, [pc, #2788]	; 134ac <ftello64@plt+0x1e3c>
   129c4:	mov	r0, r5
   129c8:	bl	258e4 <ftello64@plt+0x14274>
   129cc:	mov	r0, r4
   129d0:	bl	114e4 <exit@plt>
   129d4:	ldr	r3, [pc, #2772]	; 134b0 <ftello64@plt+0x1e40>
   129d8:	ldr	r0, [r3]
   129dc:	cmp	r6, r0
   129e0:	beq	12a48 <ftello64@plt+0x13d8>
   129e4:	ldr	r3, [pc, #2828]	; 134f8 <ftello64@plt+0x1e88>
   129e8:	ldrb	r3, [r3]
   129ec:	cmp	r3, #0
   129f0:	beq	12ad4 <ftello64@plt+0x1464>
   129f4:	sub	r0, r6, r0
   129f8:	ldr	r5, [pc, #2816]	; 13500 <ftello64@plt+0x1e90>
   129fc:	str	r0, [r5, #1136]	; 0x470
   12a00:	mov	r1, #4
   12a04:	bl	25aa8 <ftello64@plt+0x14438>
   12a08:	str	r0, [r5, #1124]	; 0x464
   12a0c:	mov	r1, #8
   12a10:	ldr	r0, [r5, #1136]	; 0x470
   12a14:	bl	25aa8 <ftello64@plt+0x14438>
   12a18:	str	r0, [r5, #1128]	; 0x468
   12a1c:	mov	r1, #8
   12a20:	ldr	r0, [r5, #1136]	; 0x470
   12a24:	bl	25aa8 <ftello64@plt+0x14438>
   12a28:	str	r0, [r5, #1132]	; 0x46c
   12a2c:	ldr	r7, [r5, #1136]	; 0x470
   12a30:	ldr	r8, [r5, #1124]	; 0x464
   12a34:	mov	r5, #0
   12a38:	ldr	r6, [pc, #2672]	; 134b0 <ftello64@plt+0x1e40>
   12a3c:	mov	r9, r5
   12a40:	ldr	sl, [pc, #2668]	; 134b4 <ftello64@plt+0x1e44>
   12a44:	b	12a9c <ftello64@plt+0x142c>
   12a48:	mov	r0, #4
   12a4c:	bl	259b0 <ftello64@plt+0x14340>
   12a50:	ldr	r4, [pc, #2728]	; 13500 <ftello64@plt+0x1e90>
   12a54:	str	r0, [r4, #1124]	; 0x464
   12a58:	mov	r0, #8
   12a5c:	bl	259b0 <ftello64@plt+0x14340>
   12a60:	str	r0, [r4, #1128]	; 0x468
   12a64:	mov	r0, #8
   12a68:	bl	259b0 <ftello64@plt+0x14340>
   12a6c:	str	r0, [r4, #1132]	; 0x46c
   12a70:	mov	r3, #1
   12a74:	str	r3, [r4, #1136]	; 0x470
   12a78:	ldr	r3, [r4, #1124]	; 0x464
   12a7c:	mov	r2, #0
   12a80:	str	r2, [r3]
   12a84:	b	12b58 <ftello64@plt+0x14e8>
   12a88:	str	r9, [r8, r5, lsl #2]
   12a8c:	ldr	r3, [r6]
   12a90:	add	r3, r3, #1
   12a94:	str	r3, [r6]
   12a98:	add	r5, r5, #1
   12a9c:	cmp	r5, r7
   12aa0:	bge	12b58 <ftello64@plt+0x14e8>
   12aa4:	ldr	r3, [r6]
   12aa8:	ldr	fp, [r4, r3, lsl #2]
   12aac:	ldrb	r3, [fp]
   12ab0:	cmp	r3, #0
   12ab4:	beq	12a88 <ftello64@plt+0x1418>
   12ab8:	mov	r1, sl
   12abc:	mov	r0, fp
   12ac0:	bl	112e0 <strcmp@plt>
   12ac4:	cmp	r0, #0
   12ac8:	strne	fp, [r8, r5, lsl #2]
   12acc:	bne	12a8c <ftello64@plt+0x141c>
   12ad0:	b	12a88 <ftello64@plt+0x1418>
   12ad4:	ldr	r5, [pc, #2596]	; 13500 <ftello64@plt+0x1e90>
   12ad8:	mov	r3, #1
   12adc:	str	r3, [r5, #1136]	; 0x470
   12ae0:	mov	r0, #4
   12ae4:	bl	259b0 <ftello64@plt+0x14340>
   12ae8:	str	r0, [r5, #1124]	; 0x464
   12aec:	mov	r0, #8
   12af0:	bl	259b0 <ftello64@plt+0x14340>
   12af4:	str	r0, [r5, #1128]	; 0x468
   12af8:	mov	r0, #8
   12afc:	bl	259b0 <ftello64@plt+0x14340>
   12b00:	str	r0, [r5, #1132]	; 0x46c
   12b04:	ldr	r3, [pc, #2468]	; 134b0 <ftello64@plt+0x1e40>
   12b08:	ldr	r3, [r3]
   12b0c:	ldr	r5, [r4, r3, lsl #2]
   12b10:	ldrb	r3, [r5]
   12b14:	cmp	r3, #0
   12b18:	beq	12b30 <ftello64@plt+0x14c0>
   12b1c:	ldr	r1, [pc, #2448]	; 134b4 <ftello64@plt+0x1e44>
   12b20:	mov	r0, r5
   12b24:	bl	112e0 <strcmp@plt>
   12b28:	cmp	r0, #0
   12b2c:	bne	12ba4 <ftello64@plt+0x1534>
   12b30:	ldr	r3, [pc, #2504]	; 13500 <ftello64@plt+0x1e90>
   12b34:	ldr	r3, [r3, #1124]	; 0x464
   12b38:	mov	r2, #0
   12b3c:	str	r2, [r3]
   12b40:	ldr	r2, [pc, #2408]	; 134b0 <ftello64@plt+0x1e40>
   12b44:	ldr	r3, [r2]
   12b48:	add	r3, r3, #1
   12b4c:	str	r3, [r2]
   12b50:	cmp	r6, r3
   12b54:	bgt	12bb4 <ftello64@plt+0x1544>
   12b58:	ldr	r3, [pc, #2464]	; 13500 <ftello64@plt+0x1e90>
   12b5c:	ldr	r3, [r3, #532]	; 0x214
   12b60:	cmp	r3, #0
   12b64:	bne	12b84 <ftello64@plt+0x1514>
   12b68:	ldr	r3, [pc, #2440]	; 134f8 <ftello64@plt+0x1e88>
   12b6c:	ldrb	r3, [r3]
   12b70:	cmp	r3, #0
   12b74:	movne	r3, #1
   12b78:	moveq	r3, #2
   12b7c:	ldr	r2, [pc, #2428]	; 13500 <ftello64@plt+0x1e90>
   12b80:	str	r3, [r2, #532]	; 0x214
   12b84:	ldr	r3, [pc, #2420]	; 13500 <ftello64@plt+0x1e90>
   12b88:	ldrb	r3, [r3]
   12b8c:	cmp	r3, #0
   12b90:	beq	12c8c <ftello64@plt+0x161c>
   12b94:	ldr	r5, [pc, #2332]	; 134b8 <ftello64@plt+0x1e48>
   12b98:	mov	r4, #0
   12b9c:	ldr	r6, [pc, #2328]	; 134bc <ftello64@plt+0x1e4c>
   12ba0:	b	12c6c <ftello64@plt+0x15fc>
   12ba4:	ldr	r3, [pc, #2388]	; 13500 <ftello64@plt+0x1e90>
   12ba8:	ldr	r3, [r3, #1124]	; 0x464
   12bac:	str	r5, [r3]
   12bb0:	b	12b40 <ftello64@plt+0x14d0>
   12bb4:	ldr	r2, [pc, #2392]	; 13514 <ftello64@plt+0x1ea4>
   12bb8:	ldr	r2, [r2]
   12bbc:	ldr	r1, [pc, #2300]	; 134c0 <ftello64@plt+0x1e50>
   12bc0:	ldr	r0, [r4, r3, lsl #2]
   12bc4:	bl	15044 <ftello64@plt+0x39d4>
   12bc8:	cmp	r0, #0
   12bcc:	beq	12c28 <ftello64@plt+0x15b8>
   12bd0:	ldr	r2, [pc, #2264]	; 134b0 <ftello64@plt+0x1e40>
   12bd4:	ldr	r3, [r2]
   12bd8:	add	r3, r3, #1
   12bdc:	str	r3, [r2]
   12be0:	cmp	r6, r3
   12be4:	ble	12b58 <ftello64@plt+0x14e8>
   12be8:	mov	r2, #5
   12bec:	ldr	r1, [pc, #2256]	; 134c4 <ftello64@plt+0x1e54>
   12bf0:	mov	r0, #0
   12bf4:	bl	113ac <dcgettext@plt>
   12bf8:	mov	r5, r0
   12bfc:	ldr	r3, [pc, #2220]	; 134b0 <ftello64@plt+0x1e40>
   12c00:	ldr	r3, [r3]
   12c04:	ldr	r0, [r4, r3, lsl #2]
   12c08:	bl	17874 <ftello64@plt+0x6204>
   12c0c:	mov	r3, r0
   12c10:	mov	r2, r5
   12c14:	mov	r1, #0
   12c18:	mov	r0, r1
   12c1c:	bl	11454 <error@plt>
   12c20:	mov	r0, #1
   12c24:	bl	120ec <ftello64@plt+0xa7c>
   12c28:	bl	11514 <__errno_location@plt>
   12c2c:	ldr	r5, [r0]
   12c30:	ldr	r3, [pc, #2168]	; 134b0 <ftello64@plt+0x1e40>
   12c34:	ldr	r3, [r3]
   12c38:	ldr	r2, [r4, r3, lsl #2]
   12c3c:	mov	r1, #3
   12c40:	mov	r0, #0
   12c44:	bl	1770c <ftello64@plt+0x609c>
   12c48:	mov	r3, r0
   12c4c:	ldr	r2, [pc, #2164]	; 134c8 <ftello64@plt+0x1e58>
   12c50:	mov	r1, r5
   12c54:	mov	r0, #1
   12c58:	bl	11454 <error@plt>
   12c5c:	strb	r3, [r5, #1]!
   12c60:	add	r4, r4, #1
   12c64:	cmp	r4, #256	; 0x100
   12c68:	beq	12c8c <ftello64@plt+0x161c>
   12c6c:	add	r3, r4, #128	; 0x80
   12c70:	cmp	r3, r6
   12c74:	movhi	r3, r4
   12c78:	bhi	12c5c <ftello64@plt+0x15ec>
   12c7c:	bl	114a8 <__ctype_toupper_loc@plt>
   12c80:	ldr	r3, [r0]
   12c84:	ldr	r3, [r3, r4, lsl #2]
   12c88:	b	12c5c <ftello64@plt+0x15ec>
   12c8c:	ldr	r3, [pc, #2156]	; 13500 <ftello64@plt+0x1e90>
   12c90:	ldr	r3, [r3, #540]	; 0x21c
   12c94:	cmp	r3, #0
   12c98:	beq	12cb8 <ftello64@plt+0x1648>
   12c9c:	ldrb	r3, [r3]
   12ca0:	cmp	r3, #0
   12ca4:	bne	12cf0 <ftello64@plt+0x1680>
   12ca8:	mov	r2, #0
   12cac:	ldr	r3, [pc, #2124]	; 13500 <ftello64@plt+0x1e90>
   12cb0:	str	r2, [r3, #540]	; 0x21c
   12cb4:	b	12cf8 <ftello64@plt+0x1688>
   12cb8:	ldr	r3, [pc, #2104]	; 134f8 <ftello64@plt+0x1e88>
   12cbc:	ldrb	r3, [r3]
   12cc0:	cmp	r3, #0
   12cc4:	beq	12ce4 <ftello64@plt+0x1674>
   12cc8:	ldr	r3, [pc, #2096]	; 13500 <ftello64@plt+0x1e90>
   12ccc:	ldrb	r3, [r3, #528]	; 0x210
   12cd0:	cmp	r3, #0
   12cd4:	ldreq	r2, [pc, #2032]	; 134cc <ftello64@plt+0x1e5c>
   12cd8:	ldreq	r3, [pc, #2080]	; 13500 <ftello64@plt+0x1e90>
   12cdc:	streq	r2, [r3, #540]	; 0x21c
   12ce0:	beq	12cf0 <ftello64@plt+0x1680>
   12ce4:	ldr	r2, [pc, #2020]	; 134d0 <ftello64@plt+0x1e60>
   12ce8:	ldr	r3, [pc, #2064]	; 13500 <ftello64@plt+0x1e90>
   12cec:	str	r2, [r3, #540]	; 0x21c
   12cf0:	ldr	r0, [pc, #2012]	; 134d4 <ftello64@plt+0x1e64>
   12cf4:	bl	11bfc <ftello64@plt+0x58c>
   12cf8:	ldr	r3, [pc, #2048]	; 13500 <ftello64@plt+0x1e90>
   12cfc:	ldr	r3, [r3, #832]	; 0x340
   12d00:	cmp	r3, #0
   12d04:	beq	12ec0 <ftello64@plt+0x1850>
   12d08:	ldr	r4, [pc, #2032]	; 13500 <ftello64@plt+0x1e90>
   12d0c:	add	r0, r4, #832	; 0x340
   12d10:	bl	11bfc <ftello64@plt+0x58c>
   12d14:	ldr	r0, [r4, #516]	; 0x204
   12d18:	cmp	r0, #0
   12d1c:	beq	12d8c <ftello64@plt+0x171c>
   12d20:	add	r1, sp, #72	; 0x48
   12d24:	bl	11ca8 <ftello64@plt+0x638>
   12d28:	mov	r2, #256	; 0x100
   12d2c:	mov	r1, #1
   12d30:	ldr	r0, [pc, #1952]	; 134d8 <ftello64@plt+0x1e68>
   12d34:	bl	11550 <memset@plt>
   12d38:	ldr	r0, [sp, #72]	; 0x48
   12d3c:	ldr	r1, [sp, #76]	; 0x4c
   12d40:	cmp	r0, r1
   12d44:	bcs	12d68 <ftello64@plt+0x16f8>
   12d48:	mov	r2, r0
   12d4c:	ldr	lr, [pc, #1964]	; 13500 <ftello64@plt+0x1e90>
   12d50:	mov	ip, #0
   12d54:	ldrb	r3, [r2], #1
   12d58:	add	r3, lr, r3
   12d5c:	strb	ip, [r3, #1140]	; 0x474
   12d60:	cmp	r2, r1
   12d64:	bne	12d54 <ftello64@plt+0x16e4>
   12d68:	ldr	r3, [pc, #1928]	; 134f8 <ftello64@plt+0x1e88>
   12d6c:	ldrb	r3, [r3]
   12d70:	cmp	r3, #0
   12d74:	ldreq	r3, [pc, #1924]	; 13500 <ftello64@plt+0x1e90>
   12d78:	moveq	r2, #0
   12d7c:	strbeq	r2, [r3, #1172]	; 0x494
   12d80:	strbeq	r2, [r3, #1149]	; 0x47d
   12d84:	strbeq	r2, [r3, #1150]	; 0x47e
   12d88:	bl	14f9c <ftello64@plt+0x392c>
   12d8c:	ldr	r3, [pc, #1900]	; 13500 <ftello64@plt+0x1e90>
   12d90:	ldr	r0, [r3, #520]	; 0x208
   12d94:	cmp	r0, #0
   12d98:	beq	12dbc <ftello64@plt+0x174c>
   12d9c:	ldr	r1, [pc, #1848]	; 134dc <ftello64@plt+0x1e6c>
   12da0:	bl	11d88 <ftello64@plt+0x718>
   12da4:	ldr	r3, [pc, #1876]	; 13500 <ftello64@plt+0x1e90>
   12da8:	ldr	r3, [r3, #1404]	; 0x57c
   12dac:	cmp	r3, #0
   12db0:	moveq	r2, #0
   12db4:	ldreq	r3, [pc, #1860]	; 13500 <ftello64@plt+0x1e90>
   12db8:	streq	r2, [r3, #520]	; 0x208
   12dbc:	ldr	r3, [pc, #1852]	; 13500 <ftello64@plt+0x1e90>
   12dc0:	ldr	r0, [r3, #524]	; 0x20c
   12dc4:	cmp	r0, #0
   12dc8:	beq	12dec <ftello64@plt+0x177c>
   12dcc:	mov	r4, r3
   12dd0:	add	r1, r3, #1408	; 0x580
   12dd4:	bl	11d88 <ftello64@plt+0x718>
   12dd8:	ldr	r3, [r4, #1416]	; 0x588
   12ddc:	cmp	r3, #0
   12de0:	moveq	r2, #0
   12de4:	moveq	r3, r4
   12de8:	streq	r2, [r3, #524]	; 0x20c
   12dec:	ldr	r2, [pc, #1804]	; 13500 <ftello64@plt+0x1e90>
   12df0:	mov	r3, #0
   12df4:	str	r3, [r2, #1420]	; 0x58c
   12df8:	add	r1, r2, #1424	; 0x590
   12dfc:	mov	r4, #0
   12e00:	mov	r5, #0
   12e04:	strd	r4, [r1]
   12e08:	str	r3, [r2, #1432]	; 0x598
   12e0c:	str	r3, [r2, #1436]	; 0x59c
   12e10:	str	r3, [sp, #48]	; 0x30
   12e14:	mov	fp, r2
   12e18:	ldr	r3, [fp, #1136]	; 0x470
   12e1c:	ldr	r2, [sp, #48]	; 0x30
   12e20:	cmp	r2, r3
   12e24:	bge	1361c <ftello64@plt+0x1fac>
   12e28:	ldr	r5, [sp, #48]	; 0x30
   12e2c:	lsl	r3, r5, #3
   12e30:	mov	r4, r3
   12e34:	str	r3, [sp, #60]	; 0x3c
   12e38:	ldr	r1, [fp, #1132]	; 0x46c
   12e3c:	ldr	r3, [fp, #1124]	; 0x464
   12e40:	add	r1, r1, r4
   12e44:	ldr	r0, [r3, r5, lsl #2]
   12e48:	bl	11ca8 <ftello64@plt+0x638>
   12e4c:	ldr	r3, [fp, #1132]	; 0x46c
   12e50:	add	r2, r3, r4
   12e54:	mov	r1, r2
   12e58:	str	r2, [sp, #24]
   12e5c:	ldr	r8, [r3, r5, lsl #3]
   12e60:	ldrb	r3, [fp, #528]	; 0x210
   12e64:	cmp	r3, #0
   12e68:	beq	12f44 <ftello64@plt+0x18d4>
   12e6c:	ldr	r4, [r1, #4]
   12e70:	cmp	r8, r4
   12e74:	bcs	14a4c <ftello64@plt+0x33dc>
   12e78:	bl	114d8 <__ctype_b_loc@plt>
   12e7c:	ldr	r1, [r0]
   12e80:	mov	r3, r8
   12e84:	mov	r0, r4
   12e88:	mov	r9, r3
   12e8c:	add	ip, r3, #1
   12e90:	ldrb	r2, [r3]
   12e94:	lsl	r2, r2, #1
   12e98:	ldrh	r2, [r1, r2]
   12e9c:	tst	r2, #8192	; 0x2000
   12ea0:	bne	12f64 <ftello64@plt+0x18f4>
   12ea4:	mov	r9, ip
   12ea8:	mov	r3, ip
   12eac:	cmp	ip, r0
   12eb0:	bne	12e88 <ftello64@plt+0x1818>
   12eb4:	sub	r3, r9, r8
   12eb8:	str	r3, [sp, #32]
   12ebc:	b	12f50 <ftello64@plt+0x18e0>
   12ec0:	ldr	r3, [pc, #1592]	; 13500 <ftello64@plt+0x1e90>
   12ec4:	ldr	r0, [r3, #516]	; 0x204
   12ec8:	cmp	r0, #0
   12ecc:	bne	12d20 <ftello64@plt+0x16b0>
   12ed0:	ldr	r3, [pc, #1568]	; 134f8 <ftello64@plt+0x1e88>
   12ed4:	ldrb	r3, [r3]
   12ed8:	cmp	r3, #0
   12edc:	beq	12f1c <ftello64@plt+0x18ac>
   12ee0:	bl	114d8 <__ctype_b_loc@plt>
   12ee4:	ldr	r2, [pc, #1524]	; 134e0 <ftello64@plt+0x1e70>
   12ee8:	add	ip, r2, #4
   12eec:	add	r2, r2, #3
   12ef0:	add	ip, ip, #255	; 0xff
   12ef4:	mov	r1, #0
   12ef8:	ldr	r3, [r0]
   12efc:	ldrh	r3, [r3, r1]
   12f00:	lsr	r3, r3, #10
   12f04:	and	r3, r3, #1
   12f08:	strb	r3, [r2, #1]!
   12f0c:	add	r1, r1, #2
   12f10:	cmp	r2, ip
   12f14:	bne	12ef8 <ftello64@plt+0x1888>
   12f18:	b	12d8c <ftello64@plt+0x171c>
   12f1c:	ldr	r4, [pc, #1500]	; 13500 <ftello64@plt+0x1e90>
   12f20:	mov	r2, #256	; 0x100
   12f24:	mov	r1, #1
   12f28:	ldr	r0, [pc, #1448]	; 134d8 <ftello64@plt+0x1e68>
   12f2c:	bl	11550 <memset@plt>
   12f30:	mov	r3, #0
   12f34:	strb	r3, [r4, #1172]	; 0x494
   12f38:	strb	r3, [r4, #1149]	; 0x47d
   12f3c:	strb	r3, [r4, #1150]	; 0x47e
   12f40:	b	12d8c <ftello64@plt+0x171c>
   12f44:	mov	r9, r8
   12f48:	mov	r3, #0
   12f4c:	str	r3, [sp, #32]
   12f50:	mov	r5, r8
   12f54:	add	r3, fp, #544	; 0x220
   12f58:	str	r3, [sp, #56]	; 0x38
   12f5c:	mov	sl, r8
   12f60:	b	13564 <ftello64@plt+0x1ef4>
   12f64:	sub	r2, r3, r8
   12f68:	str	r2, [sp, #32]
   12f6c:	cmp	r4, r3
   12f70:	bls	12f50 <ftello64@plt+0x18e0>
   12f74:	mov	r9, r3
   12f78:	add	r3, r3, #1
   12f7c:	ldrb	r2, [r9]
   12f80:	lsl	r2, r2, #1
   12f84:	ldrh	r2, [r1, r2]
   12f88:	tst	r2, #8192	; 0x2000
   12f8c:	beq	12f50 <ftello64@plt+0x18e0>
   12f90:	mov	r9, r3
   12f94:	cmp	r3, r0
   12f98:	bne	12f74 <ftello64@plt+0x1904>
   12f9c:	b	12f50 <ftello64@plt+0x18e0>
   12fa0:	bl	11954 <ftello64@plt+0x2e4>
   12fa4:	mov	r2, #5
   12fa8:	ldr	r1, [pc, #1332]	; 134e4 <ftello64@plt+0x1e74>
   12fac:	mov	r0, #0
   12fb0:	bl	113ac <dcgettext@plt>
   12fb4:	mov	r4, r0
   12fb8:	ldr	r3, [pc, #1344]	; 13500 <ftello64@plt+0x1e90>
   12fbc:	ldr	r0, [r3, #540]	; 0x21c
   12fc0:	bl	17874 <ftello64@plt+0x6204>
   12fc4:	mov	r3, r0
   12fc8:	mov	r2, r4
   12fcc:	mov	r1, #0
   12fd0:	mov	r0, #1
   12fd4:	bl	11454 <error@plt>
   12fd8:	ldr	r3, [sp, #20]
   12fdc:	str	r3, [sp, #52]	; 0x34
   12fe0:	bl	114d8 <__ctype_b_loc@plt>
   12fe4:	ldr	r1, [r0]
   12fe8:	ldr	r3, [sp, #52]	; 0x34
   12fec:	mov	ip, r3
   12ff0:	sub	r3, r3, #1
   12ff4:	mov	r0, r3
   12ff8:	ldrb	r2, [r3]
   12ffc:	lsl	r2, r2, #1
   13000:	ldrh	r2, [r1, r2]
   13004:	tst	r2, #8192	; 0x2000
   13008:	beq	13024 <ftello64@plt+0x19b4>
   1300c:	cmp	sl, r3
   13010:	bcc	12fec <ftello64@plt+0x197c>
   13014:	str	r0, [sp, #20]
   13018:	str	sl, [sp, #36]	; 0x24
   1301c:	mov	r7, r5
   13020:	b	1332c <ftello64@plt+0x1cbc>
   13024:	str	ip, [sp, #20]
   13028:	b	13018 <ftello64@plt+0x19a8>
   1302c:	ldr	r3, [sp, #20]
   13030:	cmp	sl, r3
   13034:	bcs	14a80 <ftello64@plt+0x3410>
   13038:	ldrb	r3, [sl]
   1303c:	add	r3, fp, r3
   13040:	ldrb	r3, [r3, #1140]	; 0x474
   13044:	cmp	r3, #0
   13048:	movne	r6, sl
   1304c:	bne	13088 <ftello64@plt+0x1a18>
   13050:	add	sl, sl, #1
   13054:	ldr	r2, [sp, #20]
   13058:	mov	r6, sl
   1305c:	cmp	sl, r2
   13060:	beq	130d0 <ftello64@plt+0x1a60>
   13064:	add	sl, sl, #1
   13068:	ldrb	r3, [r6]
   1306c:	add	r3, fp, r3
   13070:	ldrb	r3, [r3, #1140]	; 0x474
   13074:	cmp	r3, #0
   13078:	beq	13058 <ftello64@plt+0x19e8>
   1307c:	ldr	r3, [sp, #20]
   13080:	cmp	r6, r3
   13084:	bcs	130e4 <ftello64@plt+0x1a74>
   13088:	ldrb	r3, [r6]
   1308c:	add	r3, fp, r3
   13090:	ldrb	r3, [r3, #1140]	; 0x474
   13094:	cmp	r3, #0
   13098:	beq	130ec <ftello64@plt+0x1a7c>
   1309c:	add	r3, r6, #1
   130a0:	ldr	r1, [sp, #20]
   130a4:	mov	sl, r3
   130a8:	cmp	r3, r1
   130ac:	beq	13388 <ftello64@plt+0x1d18>
   130b0:	add	r3, r3, #1
   130b4:	ldrb	r2, [sl]
   130b8:	add	r2, fp, r2
   130bc:	ldrb	r2, [r2, #1140]	; 0x474
   130c0:	cmp	r2, #0
   130c4:	bne	130a4 <ftello64@plt+0x1a34>
   130c8:	b	13388 <ftello64@plt+0x1d18>
   130cc:	bl	11954 <ftello64@plt+0x2e4>
   130d0:	ldr	r3, [sp, #20]
   130d4:	cmp	sl, r3
   130d8:	bne	1307c <ftello64@plt+0x1a0c>
   130dc:	mov	r5, r7
   130e0:	b	13560 <ftello64@plt+0x1ef0>
   130e4:	mov	sl, r6
   130e8:	b	130f0 <ftello64@plt+0x1a80>
   130ec:	mov	sl, r6
   130f0:	add	sl, sl, #1
   130f4:	b	1332c <ftello64@plt+0x1cbc>
   130f8:	mov	r1, r7
   130fc:	sub	r0, r1, r7
   13100:	mov	r2, sl
   13104:	cmp	r6, r1
   13108:	bls	13170 <ftello64@plt+0x1b00>
   1310c:	ldrb	r3, [r1]
   13110:	cmp	r3, #10
   13114:	addne	r1, r1, #1
   13118:	bne	13104 <ftello64@plt+0x1a94>
   1311c:	adds	r4, r4, #1
   13120:	adc	r5, r5, #0
   13124:	add	r7, r1, #1
   13128:	ldr	r3, [sp, #24]
   1312c:	ldr	r9, [r3, #4]
   13130:	cmp	r7, r9
   13134:	bcs	130f8 <ftello64@plt+0x1a88>
   13138:	bl	114d8 <__ctype_b_loc@plt>
   1313c:	ldr	r0, [r0]
   13140:	mov	r3, r7
   13144:	mov	r1, r3
   13148:	add	r3, r3, #1
   1314c:	ldrb	r2, [r1]
   13150:	lsl	r2, r2, #1
   13154:	ldrh	r2, [r0, r2]
   13158:	tst	r2, #8192	; 0x2000
   1315c:	bne	130fc <ftello64@plt+0x1a8c>
   13160:	mov	r1, r3
   13164:	cmp	r3, r9
   13168:	bne	13144 <ftello64@plt+0x1ad4>
   1316c:	b	130fc <ftello64@plt+0x1a8c>
   13170:	mov	sl, r8
   13174:	str	r0, [sp, #32]
   13178:	mov	r9, r1
   1317c:	cmp	r2, #0
   13180:	bne	13218 <ftello64@plt+0x1ba8>
   13184:	cmp	r6, r9
   13188:	bcc	1332c <ftello64@plt+0x1cbc>
   1318c:	ldr	r3, [fp, #520]	; 0x208
   13190:	cmp	r3, #0
   13194:	beq	131ac <ftello64@plt+0x1b3c>
   13198:	ldr	r1, [pc, #828]	; 134dc <ftello64@plt+0x1e6c>
   1319c:	add	r0, sp, #72	; 0x48
   131a0:	bl	118e0 <ftello64@plt+0x270>
   131a4:	cmp	r0, #0
   131a8:	bne	1332c <ftello64@plt+0x1cbc>
   131ac:	ldr	r3, [fp, #524]	; 0x20c
   131b0:	cmp	r3, #0
   131b4:	beq	131cc <ftello64@plt+0x1b5c>
   131b8:	add	r1, fp, #1408	; 0x580
   131bc:	add	r0, sp, #72	; 0x48
   131c0:	bl	118e0 <ftello64@plt+0x270>
   131c4:	cmp	r0, #0
   131c8:	beq	1332c <ftello64@plt+0x1cbc>
   131cc:	ldr	r2, [fp, #1420]	; 0x58c
   131d0:	ldr	r3, [fp, #1464]	; 0x5b8
   131d4:	cmp	r2, r3
   131d8:	beq	13224 <ftello64@plt+0x1bb4>
   131dc:	ldr	r3, [fp, #1420]	; 0x58c
   131e0:	str	r3, [sp, #40]	; 0x28
   131e4:	ldr	r8, [fp, #1468]	; 0x5bc
   131e8:	add	r8, r8, r3, lsl #5
   131ec:	ldrb	r3, [fp, #529]	; 0x211
   131f0:	cmp	r3, #0
   131f4:	beq	133f0 <ftello64@plt+0x1d80>
   131f8:	cmp	r6, r9
   131fc:	bls	132c8 <ftello64@plt+0x1c58>
   13200:	add	r2, fp, #1424	; 0x590
   13204:	ldrd	r4, [r2]
   13208:	mov	r2, #0
   1320c:	str	r3, [sp, #44]	; 0x2c
   13210:	mov	r1, r9
   13214:	b	13248 <ftello64@plt+0x1bd8>
   13218:	add	r3, fp, #1424	; 0x590
   1321c:	strd	r4, [r3]
   13220:	b	13184 <ftello64@plt+0x1b14>
   13224:	mov	r2, #32
   13228:	ldr	r1, [pc, #696]	; 134e8 <ftello64@plt+0x1e78>
   1322c:	ldr	r0, [fp, #1468]	; 0x5bc
   13230:	bl	25ad8 <ftello64@plt+0x14468>
   13234:	str	r0, [fp, #1468]	; 0x5bc
   13238:	b	131dc <ftello64@plt+0x1b6c>
   1323c:	ldr	r2, [sp, #44]	; 0x2c
   13240:	cmp	r1, r6
   13244:	bcs	132bc <ftello64@plt+0x1c4c>
   13248:	ldrb	r3, [r1]
   1324c:	cmp	r3, #10
   13250:	addne	r1, r1, #1
   13254:	bne	13240 <ftello64@plt+0x1bd0>
   13258:	adds	r4, r4, #1
   1325c:	adc	r5, r5, #0
   13260:	add	r7, r1, #1
   13264:	ldr	r3, [sp, #24]
   13268:	ldr	r9, [r3, #4]
   1326c:	cmp	r7, r9
   13270:	bcs	132b0 <ftello64@plt+0x1c40>
   13274:	bl	114d8 <__ctype_b_loc@plt>
   13278:	ldr	r0, [r0]
   1327c:	mov	r3, r7
   13280:	mov	r1, r3
   13284:	add	r3, r3, #1
   13288:	ldrb	r2, [r1]
   1328c:	lsl	r2, r2, #1
   13290:	ldrh	r2, [r0, r2]
   13294:	tst	r2, #8192	; 0x2000
   13298:	bne	1323c <ftello64@plt+0x1bcc>
   1329c:	mov	r1, r3
   132a0:	cmp	r3, r9
   132a4:	bne	13280 <ftello64@plt+0x1c10>
   132a8:	ldr	r2, [sp, #44]	; 0x2c
   132ac:	b	13240 <ftello64@plt+0x1bd0>
   132b0:	ldr	r2, [sp, #44]	; 0x2c
   132b4:	mov	r1, r7
   132b8:	b	13240 <ftello64@plt+0x1bd0>
   132bc:	mov	r9, r1
   132c0:	cmp	r2, #0
   132c4:	bne	133e4 <ftello64@plt+0x1d74>
   132c8:	add	r3, fp, #1424	; 0x590
   132cc:	ldrd	r2, [r3]
   132d0:	strd	r2, [r8, #16]
   132d4:	ldrb	r3, [fp, #528]	; 0x210
   132d8:	ldr	r2, [sp, #36]	; 0x24
   132dc:	cmp	r7, r2
   132e0:	movne	r3, #0
   132e4:	andeq	r3, r3, #1
   132e8:	cmp	r3, #0
   132ec:	bne	13420 <ftello64@plt+0x1db0>
   132f0:	add	r3, sp, #72	; 0x48
   132f4:	ldm	r3, {r0, r1}
   132f8:	stm	r8, {r0, r1}
   132fc:	ldr	r1, [sp, #36]	; 0x24
   13300:	ldr	r2, [sp, #28]
   13304:	sub	r3, r1, r2
   13308:	str	r3, [r8, #8]
   1330c:	ldr	r1, [sp, #20]
   13310:	sub	r3, r1, r2
   13314:	str	r3, [r8, #12]
   13318:	ldr	r3, [sp, #48]	; 0x30
   1331c:	str	r3, [r8, #24]
   13320:	ldr	r3, [sp, #40]	; 0x28
   13324:	add	r3, r3, #1
   13328:	str	r3, [fp, #1420]	; 0x58c
   1332c:	ldr	r3, [fp, #832]	; 0x340
   13330:	cmp	r3, #0
   13334:	beq	1302c <ftello64@plt+0x19bc>
   13338:	ldr	r3, [sp, #20]
   1333c:	sub	r2, r3, sl
   13340:	add	r3, fp, #1440	; 0x5a0
   13344:	add	r3, r3, #12
   13348:	str	r3, [sp, #4]
   1334c:	str	r2, [sp]
   13350:	mov	r3, #0
   13354:	mov	r1, sl
   13358:	add	r0, fp, #836	; 0x344
   1335c:	bl	24e1c <ftello64@plt+0x137ac>
   13360:	cmn	r0, #2
   13364:	beq	130cc <ftello64@plt+0x1a5c>
   13368:	cmn	r0, #1
   1336c:	beq	1355c <ftello64@plt+0x1eec>
   13370:	ldr	r3, [fp, #1456]	; 0x5b0
   13374:	ldr	r6, [r3]
   13378:	add	r6, sl, r6
   1337c:	ldr	r3, [fp, #1460]	; 0x5b4
   13380:	ldr	r3, [r3]
   13384:	add	sl, sl, r3
   13388:	cmp	r6, sl
   1338c:	beq	130f0 <ftello64@plt+0x1a80>
   13390:	str	r6, [sp, #72]	; 0x48
   13394:	str	r6, [sp, #28]
   13398:	sub	r3, sl, r6
   1339c:	str	r3, [sp, #76]	; 0x4c
   133a0:	ldr	r2, [fp, #1432]	; 0x598
   133a4:	cmp	r3, r2
   133a8:	strgt	r3, [fp, #1432]	; 0x598
   133ac:	ldrb	r8, [fp, #528]	; 0x210
   133b0:	cmp	r8, #0
   133b4:	beq	1318c <ftello64@plt+0x1b1c>
   133b8:	cmp	r6, r9
   133bc:	bls	13184 <ftello64@plt+0x1b14>
   133c0:	add	r3, fp, #1424	; 0x590
   133c4:	ldrd	r4, [r3]
   133c8:	mov	r2, #0
   133cc:	mov	r3, r8
   133d0:	mov	r8, sl
   133d4:	ldr	r0, [sp, #32]
   133d8:	mov	r1, r9
   133dc:	mov	sl, r3
   133e0:	b	1310c <ftello64@plt+0x1a9c>
   133e4:	add	r3, fp, #1424	; 0x590
   133e8:	strd	r4, [r3]
   133ec:	b	132c8 <ftello64@plt+0x1c58>
   133f0:	ldrb	r3, [fp, #528]	; 0x210
   133f4:	cmp	r3, #0
   133f8:	beq	132f0 <ftello64@plt+0x1c80>
   133fc:	ldr	r3, [sp, #28]
   13400:	sub	r2, r7, r3
   13404:	asr	r3, r2, #31
   13408:	strd	r2, [r8, #16]
   1340c:	ldr	r3, [fp, #1436]	; 0x59c
   13410:	ldr	r2, [sp, #32]
   13414:	cmp	r3, r2
   13418:	strlt	r2, [fp, #1436]	; 0x59c
   1341c:	b	132d4 <ftello64@plt+0x1c64>
   13420:	mov	r3, r2
   13424:	ldr	r2, [sp, #20]
   13428:	cmp	r3, r2
   1342c:	bcs	132f0 <ftello64@plt+0x1c80>
   13430:	bl	114d8 <__ctype_b_loc@plt>
   13434:	ldr	r1, [r0]
   13438:	ldr	r3, [sp, #36]	; 0x24
   1343c:	ldr	r0, [sp, #20]
   13440:	mov	lr, r3
   13444:	add	ip, r3, #1
   13448:	ldrb	r2, [r3]
   1344c:	lsl	r2, r2, #1
   13450:	ldrh	r2, [r1, r2]
   13454:	tst	r2, #8192	; 0x2000
   13458:	bne	13518 <ftello64@plt+0x1ea8>
   1345c:	mov	r3, ip
   13460:	cmp	ip, r0
   13464:	bne	13440 <ftello64@plt+0x1dd0>
   13468:	str	ip, [sp, #36]	; 0x24
   1346c:	b	132f0 <ftello64@plt+0x1c80>
   13470:	andeq	r9, r2, r4, asr #12
   13474:	andeq	r9, r2, r8, asr #22
   13478:	strdeq	r9, [r2], -ip
   1347c:	andeq	r4, r1, r8, lsr #29
   13480:	andeq	r9, r2, ip, lsl #5
   13484:	andeq	r9, r2, r0, ror ip
   13488:	strdeq	fp, [r3], -r0
   1348c:	andeq	fp, r3, r8, lsl #3
   13490:	andeq	r9, r2, r4, lsl ip
   13494:	andeq	r9, r2, ip, lsr #24
   13498:	andeq	r9, r2, r4, asr #24
   1349c:	andeq	fp, r3, r4, lsl #3
   134a0:	andeq	r9, r2, r0, asr ip
   134a4:	andeq	r9, r2, r4, ror #24
   134a8:	andeq	r9, r2, r4, asr #22
   134ac:	andeq	r9, r2, ip, asr r4
   134b0:	ldrdeq	fp, [r3], -r8
   134b4:	andeq	r9, r2, r0, asr #8
   134b8:	strdeq	fp, [r3], -fp	; <UNPREDICTABLE>
   134bc:	andeq	r0, r0, pc, ror r1
   134c0:	andeq	r9, r2, ip, lsl #25
   134c4:	muleq	r2, r0, ip
   134c8:	andeq	r9, r2, r0, asr #24
   134cc:	andeq	r9, r2, r4, lsr #25
   134d0:	andeq	r9, r2, r0, lsr r5
   134d4:	andeq	fp, r3, r4, lsl r4
   134d8:	andeq	fp, r3, ip, ror #12
   134dc:	andeq	fp, r3, ip, ror #14
   134e0:	andeq	fp, r3, r8, ror #12
   134e4:	andeq	r9, r2, r4, asr #25
   134e8:			; <UNDEFINED> instruction: 0x0003b7b0
   134ec:	andeq	r9, r2, r0, lsl #26
   134f0:	andeq	r1, r1, r0, lsr #17
   134f4:	strdeq	fp, [r3], -ip
   134f8:	andeq	fp, r3, r0, ror r1
   134fc:	strdeq	r9, [r2], -r0
   13500:	strdeq	fp, [r3], -r8
   13504:	andeq	r9, r2, r4, asr #12
   13508:	andeq	r9, r2, r8, lsl #26
   1350c:	ldrdeq	fp, [r3], -r0
   13510:	ldrdeq	fp, [r3], -ip
   13514:	andeq	fp, r3, ip, ror #3
   13518:	str	lr, [sp, #36]	; 0x24
   1351c:	ldr	r2, [sp, #20]
   13520:	cmp	r2, lr
   13524:	bls	132f0 <ftello64@plt+0x1c80>
   13528:	mov	ip, r3
   1352c:	add	r3, r3, #1
   13530:	ldrb	r2, [ip]
   13534:	lsl	r2, r2, #1
   13538:	ldrh	r2, [r1, r2]
   1353c:	tst	r2, #8192	; 0x2000
   13540:	beq	13554 <ftello64@plt+0x1ee4>
   13544:	cmp	r3, r0
   13548:	bne	13528 <ftello64@plt+0x1eb8>
   1354c:	str	r3, [sp, #36]	; 0x24
   13550:	b	132f0 <ftello64@plt+0x1c80>
   13554:	str	ip, [sp, #36]	; 0x24
   13558:	b	132f0 <ftello64@plt+0x1c80>
   1355c:	mov	r5, r7
   13560:	ldr	sl, [sp, #52]	; 0x34
   13564:	ldr	r3, [sp, #24]
   13568:	ldr	r3, [r3, #4]
   1356c:	str	r3, [sp, #20]
   13570:	cmp	r3, sl
   13574:	bls	135ec <ftello64@plt+0x1f7c>
   13578:	ldr	r3, [fp, #540]	; 0x21c
   1357c:	cmp	r3, #0
   13580:	beq	12fd8 <ftello64@plt+0x1968>
   13584:	ldr	r3, [sp, #20]
   13588:	sub	r2, r3, sl
   1358c:	add	r3, fp, #1440	; 0x5a0
   13590:	str	r3, [sp, #4]
   13594:	str	r2, [sp]
   13598:	mov	r3, #0
   1359c:	mov	r1, sl
   135a0:	ldr	r0, [sp, #56]	; 0x38
   135a4:	bl	24e1c <ftello64@plt+0x137ac>
   135a8:	cmn	r0, #1
   135ac:	beq	135d0 <ftello64@plt+0x1f60>
   135b0:	cmp	r0, #0
   135b4:	beq	12fa4 <ftello64@plt+0x1934>
   135b8:	cmn	r0, #2
   135bc:	beq	12fa0 <ftello64@plt+0x1930>
   135c0:	ldr	r3, [fp, #1448]	; 0x5a8
   135c4:	ldr	r3, [r3]
   135c8:	add	r3, sl, r3
   135cc:	str	r3, [sp, #20]
   135d0:	ldr	r3, [sp, #20]
   135d4:	cmp	sl, r3
   135d8:	strcs	r3, [sp, #52]	; 0x34
   135dc:	bcs	13018 <ftello64@plt+0x19a8>
   135e0:	ldr	r3, [sp, #20]
   135e4:	str	r3, [sp, #52]	; 0x34
   135e8:	b	12fe0 <ftello64@plt+0x1970>
   135ec:	add	r1, fp, #1424	; 0x590
   135f0:	ldrd	r2, [r1]
   135f4:	adds	r2, r2, #1
   135f8:	adc	r3, r3, #0
   135fc:	strd	r2, [r1]
   13600:	ldr	r1, [fp, #1128]	; 0x468
   13604:	ldr	r0, [sp, #60]	; 0x3c
   13608:	strd	r2, [r1, r0]
   1360c:	ldr	r3, [sp, #48]	; 0x30
   13610:	add	r3, r3, #1
   13614:	str	r3, [sp, #48]	; 0x30
   13618:	b	12e18 <ftello64@plt+0x17a8>
   1361c:	ldr	r3, [pc, #-292]	; 13500 <ftello64@plt+0x1e90>
   13620:	ldr	r1, [r3, #1420]	; 0x58c
   13624:	cmp	r1, #0
   13628:	bne	13654 <ftello64@plt+0x1fe4>
   1362c:	ldr	r3, [pc, #-308]	; 13500 <ftello64@plt+0x1e90>
   13630:	ldrb	r3, [r3, #529]	; 0x211
   13634:	cmp	r3, #0
   13638:	beq	13748 <ftello64@plt+0x20d8>
   1363c:	mov	r4, #0
   13640:	ldr	r3, [pc, #-328]	; 13500 <ftello64@plt+0x1e90>
   13644:	str	r4, [r3, #1436]	; 0x59c
   13648:	mov	r5, r3
   1364c:	ldr	r6, [pc, #-360]	; 134ec <ftello64@plt+0x1e7c>
   13650:	b	136b0 <ftello64@plt+0x2040>
   13654:	ldr	r3, [pc, #-364]	; 134f0 <ftello64@plt+0x1e80>
   13658:	mov	r2, #32
   1365c:	ldr	r0, [pc, #-356]	; 13500 <ftello64@plt+0x1e90>
   13660:	ldr	r0, [r0, #1468]	; 0x5bc
   13664:	bl	1161c <qsort@plt>
   13668:	b	1362c <ftello64@plt+0x1fbc>
   1366c:	strd	r0, [sp]
   13670:	mov	r3, r6
   13674:	mov	r2, #21
   13678:	mov	r1, #1
   1367c:	add	r0, sp, #72	; 0x48
   13680:	bl	1152c <__sprintf_chk@plt>
   13684:	mov	r7, r0
   13688:	ldr	r3, [r5, #1124]	; 0x464
   1368c:	ldr	r0, [r3, r4, lsl #2]
   13690:	cmp	r0, #0
   13694:	beq	136a0 <ftello64@plt+0x2030>
   13698:	bl	114fc <strlen@plt>
   1369c:	add	r7, r7, r0
   136a0:	ldr	r3, [r5, #1436]	; 0x59c
   136a4:	cmp	r3, r7
   136a8:	strlt	r7, [r5, #1436]	; 0x59c
   136ac:	add	r4, r4, #1
   136b0:	ldr	r3, [r5, #1136]	; 0x470
   136b4:	cmp	r4, r3
   136b8:	bcs	136ec <ftello64@plt+0x207c>
   136bc:	ldr	r3, [r5, #1128]	; 0x468
   136c0:	lsl	r2, r4, #3
   136c4:	ldrd	r0, [r3, r2]
   136c8:	adds	r0, r0, #1
   136cc:	adc	r1, r1, #0
   136d0:	cmp	r4, #0
   136d4:	beq	1366c <ftello64@plt+0x1ffc>
   136d8:	add	r3, r3, r2
   136dc:	ldrd	r2, [r3, #-8]
   136e0:	subs	r0, r0, r2
   136e4:	sbc	r1, r1, r3
   136e8:	b	1366c <ftello64@plt+0x1ffc>
   136ec:	ldr	r4, [pc, #-500]	; 13500 <ftello64@plt+0x1e90>
   136f0:	ldr	r0, [r4, #1436]	; 0x59c
   136f4:	add	r3, r0, #1
   136f8:	str	r3, [r4, #1436]	; 0x59c
   136fc:	add	r0, r0, #2
   13700:	bl	259b0 <ftello64@plt+0x14340>
   13704:	str	r0, [r4, #1472]	; 0x5c0
   13708:	ldrb	r3, [r4, #529]	; 0x211
   1370c:	cmp	r3, #0
   13710:	beq	13748 <ftello64@plt+0x20d8>
   13714:	ldr	r3, [pc, #-540]	; 13500 <ftello64@plt+0x1e90>
   13718:	ldrb	r3, [r3, #536]	; 0x218
   1371c:	cmp	r3, #0
   13720:	bne	13758 <ftello64@plt+0x20e8>
   13724:	ldr	r3, [pc, #-564]	; 134f8 <ftello64@plt+0x1e88>
   13728:	ldr	r2, [pc, #-560]	; 13500 <ftello64@plt+0x1e90>
   1372c:	ldr	r2, [r2, #1436]	; 0x59c
   13730:	ldr	r1, [r3, #4]
   13734:	add	r1, r2, r1
   13738:	ldr	r2, [r3, #8]
   1373c:	sub	r2, r2, r1
   13740:	str	r2, [r3, #8]
   13744:	b	13758 <ftello64@plt+0x20e8>
   13748:	ldr	r3, [pc, #-592]	; 13500 <ftello64@plt+0x1e90>
   1374c:	ldrb	r3, [r3, #528]	; 0x210
   13750:	cmp	r3, #0
   13754:	bne	13714 <ftello64@plt+0x20a4>
   13758:	ldr	r3, [pc, #-616]	; 134f8 <ftello64@plt+0x1e88>
   1375c:	ldr	r3, [r3, #8]
   13760:	cmp	r3, #0
   13764:	movlt	r2, #0
   13768:	ldrlt	r3, [pc, #-632]	; 134f8 <ftello64@plt+0x1e88>
   1376c:	strlt	r2, [r3, #8]
   13770:	ldr	r3, [pc, #-640]	; 134f8 <ftello64@plt+0x1e88>
   13774:	ldr	r4, [r3, #8]
   13778:	add	r4, r4, r4, lsr #31
   1377c:	asr	r4, r4, #1
   13780:	ldr	r2, [pc, #-648]	; 13500 <ftello64@plt+0x1e90>
   13784:	str	r4, [r2, #1480]	; 0x5c8
   13788:	ldr	r5, [r3, #4]
   1378c:	sub	r5, r4, r5
   13790:	str	r5, [r2, #1484]	; 0x5cc
   13794:	str	r4, [r2, #1488]	; 0x5d0
   13798:	ldr	r0, [r3, #12]
   1379c:	cmp	r0, #0
   137a0:	beq	1389c <ftello64@plt+0x222c>
   137a4:	ldrb	r3, [r0]
   137a8:	cmp	r3, #0
   137ac:	beq	1389c <ftello64@plt+0x222c>
   137b0:	bl	114fc <strlen@plt>
   137b4:	ldr	r3, [pc, #-700]	; 13500 <ftello64@plt+0x1e90>
   137b8:	str	r0, [r3, #1492]	; 0x5d4
   137bc:	ldr	r3, [pc, #-716]	; 134f8 <ftello64@plt+0x1e88>
   137c0:	ldrb	r3, [r3]
   137c4:	cmp	r3, #0
   137c8:	beq	138ac <ftello64@plt+0x223c>
   137cc:	ldr	r2, [pc, #-724]	; 13500 <ftello64@plt+0x1e90>
   137d0:	ldr	r3, [r2, #1492]	; 0x5d4
   137d4:	lsl	r3, r3, #1
   137d8:	sub	r5, r5, r3
   137dc:	str	r5, [r2, #1484]	; 0x5cc
   137e0:	cmp	r5, #0
   137e4:	movlt	r1, #0
   137e8:	strlt	r1, [r2, #1484]	; 0x5cc
   137ec:	sub	r3, r4, r3
   137f0:	ldr	r2, [pc, #-760]	; 13500 <ftello64@plt+0x1e90>
   137f4:	str	r3, [r2, #1488]	; 0x5d0
   137f8:	bl	114d8 <__ctype_b_loc@plt>
   137fc:	mov	ip, r0
   13800:	ldr	r1, [r0]
   13804:	sub	r1, r1, #2
   13808:	ldr	r0, [pc, #-796]	; 134f4 <ftello64@plt+0x1e84>
   1380c:	sub	r2, r0, #1
   13810:	add	r0, r0, #255	; 0xff
   13814:	ldrh	r3, [r1, #2]!
   13818:	lsr	r3, r3, #13
   1381c:	and	r3, r3, #1
   13820:	strb	r3, [r2, #1]!
   13824:	cmp	r2, r0
   13828:	bne	13814 <ftello64@plt+0x21a4>
   1382c:	ldr	r3, [pc, #-820]	; 13500 <ftello64@plt+0x1e90>
   13830:	mov	r2, #1
   13834:	strb	r2, [r3, #272]	; 0x110
   13838:	ldr	r3, [r3, #532]	; 0x214
   1383c:	cmp	r3, #2
   13840:	beq	138c8 <ftello64@plt+0x2258>
   13844:	cmp	r3, #3
   13848:	beq	138d8 <ftello64@plt+0x2268>
   1384c:	ldr	r2, [pc, #-852]	; 13500 <ftello64@plt+0x1e90>
   13850:	mov	r3, #0
   13854:	str	r3, [r2, #1496]	; 0x5d8
   13858:	str	r3, [r2, #1500]	; 0x5dc
   1385c:	strb	r3, [r2, #1504]	; 0x5e0
   13860:	str	r3, [r2, #1508]	; 0x5e4
   13864:	str	r3, [r2, #1512]	; 0x5e8
   13868:	strb	r3, [r2, #1516]	; 0x5ec
   1386c:	ldr	r2, [r2, #1468]	; 0x5bc
   13870:	add	r2, r2, #32
   13874:	str	r2, [sp, #32]
   13878:	str	r3, [sp, #28]
   1387c:	ldr	sl, [pc, #-908]	; 134f8 <ftello64@plt+0x1e88>
   13880:	ldr	fp, [pc, #-904]	; 13500 <ftello64@plt+0x1e90>
   13884:	add	r3, fp, #1520	; 0x5f0
   13888:	str	r3, [sp, #56]	; 0x38
   1388c:	add	r3, r3, #12
   13890:	str	r3, [sp, #40]	; 0x28
   13894:	mov	r9, ip
   13898:	b	144b0 <ftello64@plt+0x2e40>
   1389c:	mov	r2, #0
   138a0:	ldr	r3, [pc, #-944]	; 134f8 <ftello64@plt+0x1e88>
   138a4:	str	r2, [r3, #12]
   138a8:	b	137bc <ftello64@plt+0x214c>
   138ac:	ldr	r2, [pc, #-948]	; 13500 <ftello64@plt+0x1e90>
   138b0:	ldr	r3, [r2, #1492]	; 0x5d4
   138b4:	lsl	r3, r3, #1
   138b8:	add	r3, r3, #1
   138bc:	sub	r4, r4, r3
   138c0:	str	r4, [r2, #1488]	; 0x5d0
   138c4:	b	137f8 <ftello64@plt+0x2188>
   138c8:	mov	r2, #1
   138cc:	ldr	r3, [pc, #-980]	; 13500 <ftello64@plt+0x1e90>
   138d0:	strb	r2, [r3, #294]	; 0x126
   138d4:	b	1384c <ftello64@plt+0x21dc>
   138d8:	ldr	r2, [pc, #-996]	; 134fc <ftello64@plt+0x1e8c>
   138dc:	mov	r3, #36	; 0x24
   138e0:	ldr	r0, [pc, #-1000]	; 13500 <ftello64@plt+0x1e90>
   138e4:	mov	r1, #1
   138e8:	add	r3, r0, r3
   138ec:	strb	r1, [r3, #260]	; 0x104
   138f0:	ldrb	r3, [r2, #1]!
   138f4:	cmp	r3, #0
   138f8:	bne	138e8 <ftello64@plt+0x2278>
   138fc:	b	1384c <ftello64@plt+0x21dc>
   13900:	bl	11954 <ftello64@plt+0x2e4>
   13904:	ldrb	r3, [r4]
   13908:	add	r3, fp, r3
   1390c:	ldrb	r3, [r3, #1140]	; 0x474
   13910:	cmp	r3, #0
   13914:	beq	1394c <ftello64@plt+0x22dc>
   13918:	cmp	r5, r4
   1391c:	bls	139ac <ftello64@plt+0x233c>
   13920:	add	r3, r4, #1
   13924:	mov	r4, r3
   13928:	cmp	r3, r6
   1392c:	beq	139ac <ftello64@plt+0x233c>
   13930:	add	r3, r3, #1
   13934:	ldrb	r2, [r4]
   13938:	add	r2, fp, r2
   1393c:	ldrb	r2, [r2, #1140]	; 0x474
   13940:	cmp	r2, #0
   13944:	bne	13924 <ftello64@plt+0x22b4>
   13948:	b	13958 <ftello64@plt+0x22e8>
   1394c:	add	r4, r4, #1
   13950:	cmp	r5, r4
   13954:	bls	139ac <ftello64@plt+0x233c>
   13958:	ldr	r3, [fp, #1520]	; 0x5f0
   1395c:	ldr	r2, [fp, #1488]	; 0x5d0
   13960:	add	r3, r3, r2
   13964:	cmp	r4, r3
   13968:	bhi	14a54 <ftello64@plt+0x33e4>
   1396c:	str	r4, [fp, #1524]	; 0x5f4
   13970:	ldr	r3, [fp, #832]	; 0x340
   13974:	cmp	r3, #0
   13978:	beq	13904 <ftello64@plt+0x2294>
   1397c:	str	r7, [sp]
   13980:	mov	r3, r7
   13984:	sub	r2, r5, r4
   13988:	mov	r1, r4
   1398c:	ldr	r0, [sp, #20]
   13990:	bl	24dec <ftello64@plt+0x1377c>
   13994:	cmn	r0, #2
   13998:	beq	13900 <ftello64@plt+0x2290>
   1399c:	cmn	r0, #1
   139a0:	moveq	r0, #1
   139a4:	add	r4, r4, r0
   139a8:	b	13950 <ftello64@plt+0x22e0>
   139ac:	ldr	lr, [fp, #1520]	; 0x5f0
   139b0:	ldr	r3, [fp, #1488]	; 0x5d0
   139b4:	add	r3, lr, r3
   139b8:	cmp	r4, r3
   139bc:	strls	r4, [fp, #1524]	; 0x5f4
   139c0:	ldr	r3, [sl, #12]
   139c4:	cmp	r3, #0
   139c8:	moveq	r3, #0
   139cc:	beq	139e0 <ftello64@plt+0x2370>
   139d0:	ldr	r3, [fp, #1524]	; 0x5f4
   139d4:	cmp	r5, r3
   139d8:	movls	r3, #0
   139dc:	movhi	r3, #1
   139e0:	strb	r3, [fp, #1528]	; 0x5f8
   139e4:	ldr	r1, [fp, #1524]	; 0x5f4
   139e8:	cmp	r1, lr
   139ec:	bls	13a34 <ftello64@plt+0x23c4>
   139f0:	ldr	r0, [r9]
   139f4:	mov	r3, r1
   139f8:	mov	ip, lr
   139fc:	mov	r4, #0
   13a00:	mov	r7, #1
   13a04:	sub	r3, r3, #1
   13a08:	mov	r6, r3
   13a0c:	ldrb	r2, [r3]
   13a10:	lsl	r2, r2, #1
   13a14:	ldrh	r2, [r0, r2]
   13a18:	tst	r2, #8192	; 0x2000
   13a1c:	beq	13a94 <ftello64@plt+0x2424>
   13a20:	mov	r1, r3
   13a24:	mov	r4, r7
   13a28:	cmp	r3, ip
   13a2c:	bne	13a04 <ftello64@plt+0x2394>
   13a30:	str	r6, [fp, #1524]	; 0x5f4
   13a34:	ldr	r3, [sp, #36]	; 0x24
   13a38:	ldr	r3, [r3, #-24]	; 0xffffffe8
   13a3c:	ldr	r1, [fp, #1480]	; 0x5c8
   13a40:	ldr	r2, [fp, #1432]	; 0x598
   13a44:	add	r2, r1, r2
   13a48:	rsb	r1, r3, #0
   13a4c:	cmp	r1, r2
   13a50:	ble	13aec <ftello64@plt+0x247c>
   13a54:	sub	r4, lr, r2
   13a58:	ldr	r3, [fp, #832]	; 0x340
   13a5c:	cmp	r3, #0
   13a60:	beq	13aa4 <ftello64@plt+0x2434>
   13a64:	mov	r3, #0
   13a68:	str	r3, [sp]
   13a6c:	mov	r1, r4
   13a70:	add	r0, fp, #836	; 0x344
   13a74:	bl	24dec <ftello64@plt+0x1377c>
   13a78:	cmn	r0, #2
   13a7c:	beq	13aa0 <ftello64@plt+0x2430>
   13a80:	cmn	r0, #1
   13a84:	moveq	r0, #1
   13a88:	add	r3, r4, r0
   13a8c:	str	r3, [sp, #24]
   13a90:	b	13af4 <ftello64@plt+0x2484>
   13a94:	cmp	r4, #0
   13a98:	strne	r1, [fp, #1524]	; 0x5f4
   13a9c:	b	13a34 <ftello64@plt+0x23c4>
   13aa0:	bl	11954 <ftello64@plt+0x2e4>
   13aa4:	ldrb	r3, [r4]
   13aa8:	add	r3, fp, r3
   13aac:	ldrb	r3, [r3, #1140]	; 0x474
   13ab0:	cmp	r3, #0
   13ab4:	addeq	r3, r4, #1
   13ab8:	streq	r3, [sp, #24]
   13abc:	beq	13af4 <ftello64@plt+0x2484>
   13ac0:	mov	r3, r4
   13ac4:	str	r4, [sp, #24]
   13ac8:	cmp	r4, lr
   13acc:	bcs	13af4 <ftello64@plt+0x2484>
   13ad0:	add	r4, r4, #1
   13ad4:	ldrb	r3, [r3]
   13ad8:	add	r3, fp, r3
   13adc:	ldrb	r3, [r3, #1140]	; 0x474
   13ae0:	cmp	r3, #0
   13ae4:	bne	13ac0 <ftello64@plt+0x2450>
   13ae8:	b	13af4 <ftello64@plt+0x2484>
   13aec:	add	r3, lr, r3
   13af0:	str	r3, [sp, #24]
   13af4:	ldr	r3, [sp, #24]
   13af8:	str	r3, [fp, #1532]	; 0x5fc
   13afc:	ldr	r1, [fp, #1520]	; 0x5f0
   13b00:	str	r1, [fp, #1536]	; 0x600
   13b04:	cmp	r3, r1
   13b08:	bcs	13b50 <ftello64@plt+0x24e0>
   13b0c:	ldr	ip, [r9]
   13b10:	mov	r3, r1
   13b14:	ldr	lr, [sp, #24]
   13b18:	mov	r0, #0
   13b1c:	mov	r6, #1
   13b20:	sub	r3, r3, #1
   13b24:	mov	r4, r3
   13b28:	ldrb	r2, [r3]
   13b2c:	lsl	r2, r2, #1
   13b30:	ldrh	r2, [ip, r2]
   13b34:	tst	r2, #8192	; 0x2000
   13b38:	beq	13b5c <ftello64@plt+0x24ec>
   13b3c:	mov	r1, r3
   13b40:	mov	r0, r6
   13b44:	cmp	r3, lr
   13b48:	bne	13b20 <ftello64@plt+0x24b0>
   13b4c:	str	r4, [fp, #1536]	; 0x600
   13b50:	add	r6, fp, #836	; 0x344
   13b54:	mov	r4, #0
   13b58:	b	13bc4 <ftello64@plt+0x2554>
   13b5c:	cmp	r0, #0
   13b60:	strne	r1, [fp, #1536]	; 0x600
   13b64:	b	13b50 <ftello64@plt+0x24e0>
   13b68:	bl	11954 <ftello64@plt+0x2e4>
   13b6c:	ldrb	r3, [r1]
   13b70:	add	r3, fp, r3
   13b74:	ldrb	r3, [r3, #1140]	; 0x474
   13b78:	cmp	r3, #0
   13b7c:	addeq	r3, r1, #1
   13b80:	streq	r3, [fp, #1532]	; 0x5fc
   13b84:	beq	13bc4 <ftello64@plt+0x2554>
   13b88:	cmp	ip, r1
   13b8c:	bls	13bc4 <ftello64@plt+0x2554>
   13b90:	add	r3, r1, #1
   13b94:	mov	r1, r3
   13b98:	cmp	ip, r3
   13b9c:	beq	13bc0 <ftello64@plt+0x2550>
   13ba0:	add	r3, r3, #1
   13ba4:	ldrb	r2, [r1]
   13ba8:	add	r2, fp, r2
   13bac:	ldrb	r2, [r2, #1140]	; 0x474
   13bb0:	cmp	r2, #0
   13bb4:	bne	13b94 <ftello64@plt+0x2524>
   13bb8:	str	r1, [fp, #1532]	; 0x5fc
   13bbc:	b	13bc4 <ftello64@plt+0x2554>
   13bc0:	str	r3, [fp, #1532]	; 0x5fc
   13bc4:	ldr	r1, [fp, #1532]	; 0x5fc
   13bc8:	ldr	r0, [fp, #1484]	; 0x5cc
   13bcc:	ldr	ip, [fp, #1536]	; 0x600
   13bd0:	add	r3, r1, r0
   13bd4:	cmp	ip, r3
   13bd8:	bls	13c1c <ftello64@plt+0x25ac>
   13bdc:	ldr	r3, [fp, #832]	; 0x340
   13be0:	cmp	r3, #0
   13be4:	beq	13b6c <ftello64@plt+0x24fc>
   13be8:	str	r4, [sp]
   13bec:	mov	r3, r4
   13bf0:	sub	r2, ip, r1
   13bf4:	mov	r0, r6
   13bf8:	bl	24dec <ftello64@plt+0x1377c>
   13bfc:	cmn	r0, #2
   13c00:	beq	13b68 <ftello64@plt+0x24f8>
   13c04:	ldr	r3, [fp, #1532]	; 0x5fc
   13c08:	cmn	r0, #1
   13c0c:	moveq	r0, #1
   13c10:	add	r0, r3, r0
   13c14:	str	r0, [fp, #1532]	; 0x5fc
   13c18:	b	13bc4 <ftello64@plt+0x2554>
   13c1c:	mov	r2, ip
   13c20:	ldr	r3, [sl, #12]
   13c24:	cmp	r3, #0
   13c28:	beq	13d74 <ftello64@plt+0x2704>
   13c2c:	ldr	r4, [sp, #48]	; 0x30
   13c30:	cmp	r4, r1
   13c34:	bcs	13d6c <ftello64@plt+0x26fc>
   13c38:	ldr	lr, [r9]
   13c3c:	mov	r3, r1
   13c40:	mov	r6, r3
   13c44:	sub	r3, r3, #1
   13c48:	mov	r7, r3
   13c4c:	ldrb	ip, [r3]
   13c50:	lsl	ip, ip, #1
   13c54:	ldrh	ip, [lr, ip]
   13c58:	tst	ip, #8192	; 0x2000
   13c5c:	beq	13c6c <ftello64@plt+0x25fc>
   13c60:	cmp	r4, r3
   13c64:	bne	13c40 <ftello64@plt+0x25d0>
   13c68:	mov	r6, r7
   13c6c:	ldr	r3, [sp, #44]	; 0x2c
   13c70:	cmp	r3, r6
   13c74:	movcs	r6, #0
   13c78:	movcc	r6, #1
   13c7c:	strb	r6, [fp, #1540]	; 0x604
   13c80:	cmp	r8, r1
   13c84:	bls	13cc8 <ftello64@plt+0x2658>
   13c88:	ldr	r4, [r9]
   13c8c:	mov	r3, r1
   13c90:	mov	r6, r8
   13c94:	mov	r7, #0
   13c98:	mov	lr, r3
   13c9c:	add	r3, r3, #1
   13ca0:	ldrb	ip, [lr]
   13ca4:	lsl	ip, ip, #1
   13ca8:	ldrh	ip, [r4, ip]
   13cac:	tst	ip, #8192	; 0x2000
   13cb0:	beq	13d80 <ftello64@plt+0x2710>
   13cb4:	mov	r1, r3
   13cb8:	mov	r7, #1
   13cbc:	cmp	r6, r3
   13cc0:	bne	13c98 <ftello64@plt+0x2628>
   13cc4:	str	r3, [fp, #1532]	; 0x5fc
   13cc8:	sub	r2, r2, r1
   13ccc:	sub	r2, r0, r2
   13cd0:	ldr	r3, [sl, #4]
   13cd4:	sub	r3, r2, r3
   13cd8:	str	r3, [sp, #52]	; 0x34
   13cdc:	cmp	r3, #0
   13ce0:	ble	13f68 <ftello64@plt+0x28f8>
   13ce4:	ldr	r4, [fp, #1524]	; 0x5f4
   13ce8:	str	r4, [fp, #1496]	; 0x5d8
   13cec:	cmp	r8, r4
   13cf0:	bls	13d34 <ftello64@plt+0x26c4>
   13cf4:	ldr	ip, [r9]
   13cf8:	mov	r3, r4
   13cfc:	mov	r0, #0
   13d00:	mov	lr, #1
   13d04:	mov	r1, r3
   13d08:	add	r3, r3, #1
   13d0c:	ldrb	r2, [r1]
   13d10:	lsl	r2, r2, #1
   13d14:	ldrh	r2, [ip, r2]
   13d18:	tst	r2, #8192	; 0x2000
   13d1c:	beq	13d90 <ftello64@plt+0x2720>
   13d20:	mov	r4, r3
   13d24:	mov	r0, lr
   13d28:	cmp	r3, r8
   13d2c:	bne	13d04 <ftello64@plt+0x2694>
   13d30:	str	r3, [fp, #1496]	; 0x5d8
   13d34:	str	r4, [fp, #1500]	; 0x5dc
   13d38:	cmp	r5, r4
   13d3c:	bls	13e48 <ftello64@plt+0x27d8>
   13d40:	ldr	r2, [sp, #52]	; 0x34
   13d44:	mov	r8, r2
   13d48:	ldr	r3, [fp, #1496]	; 0x5d8
   13d4c:	add	r3, r3, r2
   13d50:	cmp	r4, r3
   13d54:	bcs	14a5c <ftello64@plt+0x33ec>
   13d58:	add	r3, fp, #836	; 0x344
   13d5c:	str	r3, [sp, #20]
   13d60:	mov	r7, #0
   13d64:	mov	r6, r5
   13d68:	b	13e08 <ftello64@plt+0x2798>
   13d6c:	mov	r6, r1
   13d70:	b	13c6c <ftello64@plt+0x25fc>
   13d74:	mov	r3, #0
   13d78:	strb	r3, [fp, #1540]	; 0x604
   13d7c:	b	13c80 <ftello64@plt+0x2610>
   13d80:	cmp	r7, #0
   13d84:	strne	r1, [fp, #1532]	; 0x5fc
   13d88:	mov	r1, lr
   13d8c:	b	13cc8 <ftello64@plt+0x2658>
   13d90:	cmp	r0, #0
   13d94:	strne	r4, [fp, #1496]	; 0x5d8
   13d98:	mov	r4, r1
   13d9c:	b	13d34 <ftello64@plt+0x26c4>
   13da0:	bl	11954 <ftello64@plt+0x2e4>
   13da4:	ldrb	r3, [r4]
   13da8:	add	r3, fp, r3
   13dac:	ldrb	r3, [r3, #1140]	; 0x474
   13db0:	cmp	r3, #0
   13db4:	beq	13dec <ftello64@plt+0x277c>
   13db8:	cmp	r5, r4
   13dbc:	bls	13e48 <ftello64@plt+0x27d8>
   13dc0:	add	r3, r4, #1
   13dc4:	mov	r4, r3
   13dc8:	cmp	r6, r3
   13dcc:	beq	13e48 <ftello64@plt+0x27d8>
   13dd0:	add	r3, r3, #1
   13dd4:	ldrb	r2, [r4]
   13dd8:	add	r2, fp, r2
   13ddc:	ldrb	r2, [r2, #1140]	; 0x474
   13de0:	cmp	r2, #0
   13de4:	bne	13dc4 <ftello64@plt+0x2754>
   13de8:	b	13df8 <ftello64@plt+0x2788>
   13dec:	add	r4, r4, #1
   13df0:	cmp	r5, r4
   13df4:	bls	13e48 <ftello64@plt+0x27d8>
   13df8:	ldr	r3, [fp, #1496]	; 0x5d8
   13dfc:	add	r3, r3, r8
   13e00:	cmp	r4, r3
   13e04:	bcs	14a5c <ftello64@plt+0x33ec>
   13e08:	str	r4, [fp, #1500]	; 0x5dc
   13e0c:	ldr	r3, [fp, #832]	; 0x340
   13e10:	cmp	r3, #0
   13e14:	beq	13da4 <ftello64@plt+0x2734>
   13e18:	str	r7, [sp]
   13e1c:	mov	r3, r7
   13e20:	sub	r2, r5, r4
   13e24:	mov	r1, r4
   13e28:	ldr	r0, [sp, #20]
   13e2c:	bl	24dec <ftello64@plt+0x1377c>
   13e30:	cmn	r0, #2
   13e34:	beq	13da0 <ftello64@plt+0x2730>
   13e38:	cmn	r0, #1
   13e3c:	moveq	r0, #1
   13e40:	add	r4, r4, r0
   13e44:	b	13df0 <ftello64@plt+0x2780>
   13e48:	ldr	r2, [fp, #1496]	; 0x5d8
   13e4c:	ldr	r3, [sp, #52]	; 0x34
   13e50:	add	r3, r2, r3
   13e54:	cmp	r4, r3
   13e58:	strcc	r4, [fp, #1500]	; 0x5dc
   13e5c:	ldr	r1, [fp, #1500]	; 0x5dc
   13e60:	cmp	r1, r2
   13e64:	movls	r3, #0
   13e68:	strbls	r3, [fp, #1504]	; 0x5e0
   13e6c:	bls	13ed0 <ftello64@plt+0x2860>
   13e70:	mov	r0, #0
   13e74:	strb	r0, [fp, #1528]	; 0x5f8
   13e78:	ldr	r3, [sl, #12]
   13e7c:	cmp	r3, r0
   13e80:	cmpne	r5, r1
   13e84:	movhi	r3, #1
   13e88:	movls	r3, #0
   13e8c:	strb	r3, [fp, #1504]	; 0x5e0
   13e90:	ldr	lr, [fp, #1496]	; 0x5d8
   13e94:	ldr	ip, [r9]
   13e98:	mov	r3, r1
   13e9c:	mov	r6, #1
   13ea0:	sub	r3, r3, #1
   13ea4:	mov	r4, r3
   13ea8:	ldrb	r2, [r3]
   13eac:	lsl	r2, r2, #1
   13eb0:	ldrh	r2, [ip, r2]
   13eb4:	tst	r2, #8192	; 0x2000
   13eb8:	beq	13f5c <ftello64@plt+0x28ec>
   13ebc:	mov	r1, r3
   13ec0:	mov	r0, r6
   13ec4:	cmp	r3, lr
   13ec8:	bhi	13ea0 <ftello64@plt+0x2830>
   13ecc:	str	r4, [fp, #1500]	; 0x5dc
   13ed0:	ldr	r3, [fp, #1524]	; 0x5f4
   13ed4:	ldr	r4, [fp, #1520]	; 0x5f0
   13ed8:	sub	r3, r3, r4
   13edc:	ldr	r4, [fp, #1488]	; 0x5d0
   13ee0:	sub	r4, r4, r3
   13ee4:	ldr	r3, [sl, #4]
   13ee8:	sub	r4, r4, r3
   13eec:	cmp	r4, #0
   13ef0:	ble	14148 <ftello64@plt+0x2ad8>
   13ef4:	ldr	r1, [fp, #1532]	; 0x5fc
   13ef8:	str	r1, [fp, #1512]	; 0x5e8
   13efc:	ldr	ip, [sp, #48]	; 0x30
   13f00:	cmp	ip, r1
   13f04:	bcs	13f48 <ftello64@plt+0x28d8>
   13f08:	ldr	lr, [r9]
   13f0c:	mov	r3, r1
   13f10:	mov	r0, #0
   13f14:	mov	r7, #1
   13f18:	sub	r3, r3, #1
   13f1c:	mov	r6, r3
   13f20:	ldrb	r2, [r3]
   13f24:	lsl	r2, r2, #1
   13f28:	ldrh	r2, [lr, r2]
   13f2c:	tst	r2, #8192	; 0x2000
   13f30:	beq	13f7c <ftello64@plt+0x290c>
   13f34:	mov	r1, r3
   13f38:	mov	r0, r7
   13f3c:	cmp	ip, r3
   13f40:	bne	13f18 <ftello64@plt+0x28a8>
   13f44:	str	r6, [fp, #1512]	; 0x5e8
   13f48:	ldr	r3, [sp, #24]
   13f4c:	str	r3, [fp, #1508]	; 0x5e4
   13f50:	add	r7, fp, #836	; 0x344
   13f54:	mov	r6, #0
   13f58:	b	13fe4 <ftello64@plt+0x2974>
   13f5c:	cmp	r0, #0
   13f60:	strne	r1, [fp, #1500]	; 0x5dc
   13f64:	b	13ed0 <ftello64@plt+0x2860>
   13f68:	mov	r3, #0
   13f6c:	str	r3, [fp, #1496]	; 0x5d8
   13f70:	str	r3, [fp, #1500]	; 0x5dc
   13f74:	strb	r3, [fp, #1504]	; 0x5e0
   13f78:	b	13ed0 <ftello64@plt+0x2860>
   13f7c:	cmp	r0, #0
   13f80:	strne	r1, [fp, #1512]	; 0x5e8
   13f84:	b	13f48 <ftello64@plt+0x28d8>
   13f88:	bl	11954 <ftello64@plt+0x2e4>
   13f8c:	ldrb	r3, [r1]
   13f90:	add	r3, fp, r3
   13f94:	ldrb	r3, [r3, #1140]	; 0x474
   13f98:	cmp	r3, #0
   13f9c:	addeq	r3, r1, #1
   13fa0:	streq	r3, [fp, #1508]	; 0x5e4
   13fa4:	beq	13fe4 <ftello64@plt+0x2974>
   13fa8:	cmp	ip, r1
   13fac:	bls	13fe4 <ftello64@plt+0x2974>
   13fb0:	add	r3, r1, #1
   13fb4:	mov	r1, r3
   13fb8:	cmp	ip, r3
   13fbc:	beq	13fe0 <ftello64@plt+0x2970>
   13fc0:	add	r3, r3, #1
   13fc4:	ldrb	r2, [r1]
   13fc8:	add	r2, fp, r2
   13fcc:	ldrb	r2, [r2, #1140]	; 0x474
   13fd0:	cmp	r2, #0
   13fd4:	bne	13fb4 <ftello64@plt+0x2944>
   13fd8:	str	r1, [fp, #1508]	; 0x5e4
   13fdc:	b	13fe4 <ftello64@plt+0x2974>
   13fe0:	str	r3, [fp, #1508]	; 0x5e4
   13fe4:	ldr	r1, [fp, #1508]	; 0x5e4
   13fe8:	ldr	ip, [fp, #1512]	; 0x5e8
   13fec:	add	r3, r1, r4
   13ff0:	cmp	ip, r3
   13ff4:	bls	14038 <ftello64@plt+0x29c8>
   13ff8:	ldr	r3, [fp, #832]	; 0x340
   13ffc:	cmp	r3, #0
   14000:	beq	13f8c <ftello64@plt+0x291c>
   14004:	str	r6, [sp]
   14008:	mov	r3, r6
   1400c:	sub	r2, ip, r1
   14010:	mov	r0, r7
   14014:	bl	24dec <ftello64@plt+0x1377c>
   14018:	cmn	r0, #2
   1401c:	beq	13f88 <ftello64@plt+0x2918>
   14020:	ldr	r3, [fp, #1508]	; 0x5e4
   14024:	cmn	r0, #1
   14028:	moveq	r0, #1
   1402c:	add	r0, r3, r0
   14030:	str	r0, [fp, #1508]	; 0x5e4
   14034:	b	13fe4 <ftello64@plt+0x2974>
   14038:	mov	r2, ip
   1403c:	cmp	ip, r1
   14040:	movls	r3, #0
   14044:	strbls	r3, [fp, #1516]	; 0x5ec
   14048:	bls	140a4 <ftello64@plt+0x2a34>
   1404c:	mov	ip, #0
   14050:	strb	ip, [fp, #1540]	; 0x604
   14054:	ldr	r3, [sl, #12]
   14058:	ldr	r0, [sp, #44]	; 0x2c
   1405c:	cmp	r3, ip
   14060:	cmpne	r0, r1
   14064:	movcc	r3, #1
   14068:	movcs	r3, #0
   1406c:	strb	r3, [fp, #1516]	; 0x5ec
   14070:	ldr	r4, [r9]
   14074:	mov	r3, r1
   14078:	mov	lr, #1
   1407c:	ldrb	r0, [r3], #1
   14080:	lsl	r0, r0, #1
   14084:	ldrh	r0, [r4, r0]
   14088:	tst	r0, #8192	; 0x2000
   1408c:	beq	1413c <ftello64@plt+0x2acc>
   14090:	mov	r1, r3
   14094:	mov	ip, lr
   14098:	cmp	r2, r3
   1409c:	bhi	1407c <ftello64@plt+0x2a0c>
   140a0:	str	r3, [fp, #1508]	; 0x5e4
   140a4:	ldrb	r0, [fp, #529]	; 0x211
   140a8:	cmp	r0, #0
   140ac:	beq	1415c <ftello64@plt+0x2aec>
   140b0:	ldr	r0, [sp, #36]	; 0x24
   140b4:	ldr	r2, [r0, #-8]
   140b8:	ldr	r3, [fp, #1124]	; 0x464
   140bc:	ldr	r1, [r3, r2, lsl #2]
   140c0:	ldr	r3, [pc, #-3012]	; 13504 <ftello64@plt+0x1e94>
   140c4:	cmp	r1, #0
   140c8:	moveq	r1, r3
   140cc:	ldrd	r4, [r0, #-16]
   140d0:	adds	r4, r4, #1
   140d4:	adc	r5, r5, #0
   140d8:	cmp	r2, #0
   140dc:	ble	140f4 <ftello64@plt+0x2a84>
   140e0:	ldr	r3, [fp, #1128]	; 0x468
   140e4:	add	r3, r3, r2, lsl #3
   140e8:	ldrd	r2, [r3, #-8]
   140ec:	subs	r4, r4, r2
   140f0:	sbc	r5, r5, r3
   140f4:	ldr	r0, [fp, #1472]	; 0x5c0
   140f8:	bl	11394 <stpcpy@plt>
   140fc:	mov	r6, r0
   14100:	strd	r4, [sp]
   14104:	ldr	r3, [pc, #-3076]	; 13508 <ftello64@plt+0x1e98>
   14108:	mvn	r2, #0
   1410c:	mov	r1, #1
   14110:	bl	1152c <__sprintf_chk@plt>
   14114:	add	r0, r6, r0
   14118:	str	r0, [fp, #1476]	; 0x5c4
   1411c:	ldr	r3, [fp, #532]	; 0x214
   14120:	cmp	r3, #3
   14124:	ldrls	pc, [pc, r3, lsl #2]
   14128:	b	14498 <ftello64@plt+0x2e28>
   1412c:	andeq	r4, r1, r8, asr #3
   14130:	andeq	r4, r1, r8, asr #3
   14134:	andeq	r4, r1, ip, ror #10
   14138:	andeq	r4, r1, r4, ror #15
   1413c:	cmp	ip, #0
   14140:	strne	r1, [fp, #1508]	; 0x5e4
   14144:	b	140a4 <ftello64@plt+0x2a34>
   14148:	mov	r3, #0
   1414c:	str	r3, [fp, #1508]	; 0x5e4
   14150:	str	r3, [fp, #1512]	; 0x5e8
   14154:	strb	r3, [fp, #1516]	; 0x5ec
   14158:	b	140a4 <ftello64@plt+0x2a34>
   1415c:	ldrb	ip, [fp, #528]	; 0x210
   14160:	cmp	ip, #0
   14164:	beq	1411c <ftello64@plt+0x2aac>
   14168:	ldr	r3, [fp, #1520]	; 0x5f0
   1416c:	ldr	r2, [sp, #36]	; 0x24
   14170:	ldr	r2, [r2, #-16]
   14174:	add	r3, r3, r2
   14178:	str	r3, [fp, #1472]	; 0x5c0
   1417c:	str	r3, [fp, #1476]	; 0x5c4
   14180:	b	14188 <ftello64@plt+0x2b18>
   14184:	mov	r0, ip
   14188:	mov	r1, r3
   1418c:	cmp	r3, r5
   14190:	bcs	141bc <ftello64@plt+0x2b4c>
   14194:	add	r3, r3, #1
   14198:	ldrb	r2, [r1]
   1419c:	ldr	lr, [r9]
   141a0:	lsl	r2, r2, #1
   141a4:	ldrh	r2, [lr, r2]
   141a8:	tst	r2, #8192	; 0x2000
   141ac:	beq	14184 <ftello64@plt+0x2b14>
   141b0:	cmp	r0, #0
   141b4:	strne	r1, [fp, #1476]	; 0x5c4
   141b8:	b	1411c <ftello64@plt+0x2aac>
   141bc:	cmp	r0, #0
   141c0:	strne	r3, [fp, #1476]	; 0x5c4
   141c4:	b	1411c <ftello64@plt+0x2aac>
   141c8:	ldrb	r3, [fp, #536]	; 0x218
   141cc:	cmp	r3, #0
   141d0:	bne	14238 <ftello64@plt+0x2bc8>
   141d4:	ldrb	r3, [fp, #529]	; 0x211
   141d8:	cmp	r3, #0
   141dc:	beq	1430c <ftello64@plt+0x2c9c>
   141e0:	add	r3, fp, #1472	; 0x5c0
   141e4:	ldm	r3, {r0, r1}
   141e8:	bl	11efc <ftello64@plt+0x88c>
   141ec:	ldr	r3, [pc, #-3296]	; 13514 <ftello64@plt+0x1ea4>
   141f0:	ldr	r0, [r3]
   141f4:	ldr	r3, [r0, #20]
   141f8:	ldr	r2, [r0, #24]
   141fc:	cmp	r3, r2
   14200:	addcc	r2, r3, #1
   14204:	strcc	r2, [r0, #20]
   14208:	movcc	r2, #58	; 0x3a
   1420c:	strbcc	r2, [r3]
   14210:	bcs	14300 <ftello64@plt+0x2c90>
   14214:	ldr	r0, [fp, #1436]	; 0x59c
   14218:	ldr	r3, [sl, #4]
   1421c:	add	r0, r0, r3
   14220:	ldr	r3, [fp, #1476]	; 0x5c4
   14224:	ldr	r2, [fp, #1472]	; 0x5c0
   14228:	sub	r3, r3, r2
   1422c:	sub	r0, r0, r3
   14230:	sub	r0, r0, #1
   14234:	bl	11ea8 <ftello64@plt+0x838>
   14238:	ldr	r2, [fp, #1496]	; 0x5d8
   1423c:	ldr	r3, [fp, #1500]	; 0x5dc
   14240:	cmp	r2, r3
   14244:	bcc	1433c <ftello64@plt+0x2ccc>
   14248:	ldr	r3, [fp, #1480]	; 0x5c8
   1424c:	ldr	r2, [sl, #4]
   14250:	sub	r3, r3, r2
   14254:	ldr	r2, [fp, #1536]	; 0x600
   14258:	ldr	r1, [fp, #1532]	; 0x5fc
   1425c:	sub	r2, r2, r1
   14260:	sub	r3, r3, r2
   14264:	ldrb	r2, [fp, #1540]	; 0x604
   14268:	cmp	r2, #0
   1426c:	ldrne	r0, [fp, #1492]	; 0x5d4
   14270:	moveq	r0, #0
   14274:	sub	r0, r3, r0
   14278:	bl	11ea8 <ftello64@plt+0x838>
   1427c:	ldrb	r3, [fp, #1540]	; 0x604
   14280:	cmp	r3, #0
   14284:	bne	143c4 <ftello64@plt+0x2d54>
   14288:	ldr	r3, [sp, #40]	; 0x28
   1428c:	ldm	r3, {r0, r1}
   14290:	bl	11efc <ftello64@plt+0x88c>
   14294:	ldr	r0, [sl, #4]
   14298:	bl	11ea8 <ftello64@plt+0x838>
   1429c:	ldr	r3, [sp, #56]	; 0x38
   142a0:	ldm	r3, {r0, r1}
   142a4:	bl	11efc <ftello64@plt+0x88c>
   142a8:	ldrb	r3, [fp, #1528]	; 0x5f8
   142ac:	cmp	r3, #0
   142b0:	bne	143d8 <ftello64@plt+0x2d68>
   142b4:	ldr	r2, [fp, #1508]	; 0x5e4
   142b8:	ldr	r1, [fp, #1512]	; 0x5e8
   142bc:	cmp	r2, r1
   142c0:	bcc	14a64 <ftello64@plt+0x33f4>
   142c4:	ldrb	r3, [fp, #529]	; 0x211
   142c8:	cmp	r3, #0
   142cc:	bne	14a94 <ftello64@plt+0x3424>
   142d0:	ldrb	r2, [fp, #528]	; 0x210
   142d4:	cmp	r2, #0
   142d8:	beq	14470 <ftello64@plt+0x2e00>
   142dc:	ldrb	r2, [fp, #536]	; 0x218
   142e0:	cmp	r2, #0
   142e4:	bne	14aa0 <ftello64@plt+0x3430>
   142e8:	cmp	r3, #0
   142ec:	bne	14470 <ftello64@plt+0x2e00>
   142f0:	ldrb	r3, [fp, #528]	; 0x210
   142f4:	cmp	r3, #0
   142f8:	bne	14464 <ftello64@plt+0x2df4>
   142fc:	b	14470 <ftello64@plt+0x2e00>
   14300:	mov	r1, #58	; 0x3a
   14304:	bl	115bc <__overflow@plt>
   14308:	b	14214 <ftello64@plt+0x2ba4>
   1430c:	add	r3, fp, #1472	; 0x5c0
   14310:	ldm	r3, {r0, r1}
   14314:	bl	11efc <ftello64@plt+0x88c>
   14318:	ldr	r0, [fp, #1436]	; 0x59c
   1431c:	ldr	r3, [sl, #4]
   14320:	add	r0, r0, r3
   14324:	ldr	r3, [fp, #1476]	; 0x5c4
   14328:	ldr	r2, [fp, #1472]	; 0x5c0
   1432c:	sub	r3, r3, r2
   14330:	sub	r0, r0, r3
   14334:	bl	11ea8 <ftello64@plt+0x838>
   14338:	b	14238 <ftello64@plt+0x2bc8>
   1433c:	ldr	r3, [pc, #-3640]	; 1350c <ftello64@plt+0x1e9c>
   14340:	ldm	r3, {r0, r1}
   14344:	bl	11efc <ftello64@plt+0x88c>
   14348:	ldrb	r3, [fp, #1504]	; 0x5e0
   1434c:	cmp	r3, #0
   14350:	bne	143b0 <ftello64@plt+0x2d40>
   14354:	ldr	r3, [fp, #1480]	; 0x5c8
   14358:	ldr	r2, [sl, #4]
   1435c:	sub	r3, r3, r2
   14360:	ldr	r2, [fp, #1536]	; 0x600
   14364:	ldr	r1, [fp, #1532]	; 0x5fc
   14368:	sub	r2, r2, r1
   1436c:	sub	r3, r3, r2
   14370:	ldrb	r2, [fp, #1540]	; 0x604
   14374:	cmp	r2, #0
   14378:	ldrne	r2, [fp, #1492]	; 0x5d4
   1437c:	moveq	r2, #0
   14380:	sub	r3, r3, r2
   14384:	ldr	r2, [fp, #1500]	; 0x5dc
   14388:	ldr	r1, [fp, #1496]	; 0x5d8
   1438c:	sub	r2, r2, r1
   14390:	sub	r3, r3, r2
   14394:	ldrb	r2, [fp, #1504]	; 0x5e0
   14398:	cmp	r2, #0
   1439c:	ldrne	r0, [fp, #1492]	; 0x5d4
   143a0:	moveq	r0, #0
   143a4:	sub	r0, r3, r0
   143a8:	bl	11ea8 <ftello64@plt+0x838>
   143ac:	b	1427c <ftello64@plt+0x2c0c>
   143b0:	ldr	r3, [pc, #-3748]	; 13514 <ftello64@plt+0x1ea4>
   143b4:	ldr	r1, [r3]
   143b8:	ldr	r0, [sl, #12]
   143bc:	bl	1128c <fputs_unlocked@plt>
   143c0:	b	14354 <ftello64@plt+0x2ce4>
   143c4:	ldr	r3, [pc, #-3768]	; 13514 <ftello64@plt+0x1ea4>
   143c8:	ldr	r1, [r3]
   143cc:	ldr	r0, [sl, #12]
   143d0:	bl	1128c <fputs_unlocked@plt>
   143d4:	b	14288 <ftello64@plt+0x2c18>
   143d8:	ldr	r3, [pc, #-3788]	; 13514 <ftello64@plt+0x1ea4>
   143dc:	ldr	r1, [r3]
   143e0:	ldr	r0, [sl, #12]
   143e4:	bl	1128c <fputs_unlocked@plt>
   143e8:	ldr	r2, [fp, #1508]	; 0x5e4
   143ec:	ldr	r1, [fp, #1512]	; 0x5e8
   143f0:	cmp	r2, r1
   143f4:	bcs	142c4 <ftello64@plt+0x2c54>
   143f8:	ldr	r3, [fp, #1524]	; 0x5f4
   143fc:	ldr	r0, [fp, #1520]	; 0x5f0
   14400:	sub	r0, r3, r0
   14404:	ldr	r3, [fp, #1480]	; 0x5c8
   14408:	sub	r3, r3, r0
   1440c:	ldrb	r0, [fp, #1528]	; 0x5f8
   14410:	cmp	r0, #0
   14414:	ldrne	r0, [fp, #1492]	; 0x5d4
   14418:	moveq	r0, #0
   1441c:	sub	r3, r3, r0
   14420:	sub	r2, r1, r2
   14424:	sub	r3, r3, r2
   14428:	ldrb	r2, [fp, #1516]	; 0x5ec
   1442c:	cmp	r2, #0
   14430:	ldrne	r0, [fp, #1492]	; 0x5d4
   14434:	moveq	r0, #0
   14438:	sub	r0, r3, r0
   1443c:	bl	11ea8 <ftello64@plt+0x838>
   14440:	ldrb	r3, [fp, #1516]	; 0x5ec
   14444:	cmp	r3, #0
   14448:	bne	14534 <ftello64@plt+0x2ec4>
   1444c:	ldr	r3, [pc, #-3908]	; 13510 <ftello64@plt+0x1ea0>
   14450:	ldm	r3, {r0, r1}
   14454:	bl	11efc <ftello64@plt+0x88c>
   14458:	ldrb	r3, [fp, #529]	; 0x211
   1445c:	cmp	r3, #0
   14460:	beq	142f0 <ftello64@plt+0x2c80>
   14464:	ldrb	r3, [fp, #536]	; 0x218
   14468:	cmp	r3, #0
   1446c:	bne	14548 <ftello64@plt+0x2ed8>
   14470:	ldr	r3, [pc, #-3940]	; 13514 <ftello64@plt+0x1ea4>
   14474:	ldr	r0, [r3]
   14478:	ldr	r3, [r0, #20]
   1447c:	ldr	r2, [r0, #24]
   14480:	cmp	r3, r2
   14484:	addcc	r2, r3, #1
   14488:	strcc	r2, [r0, #20]
   1448c:	movcc	r2, #10
   14490:	strbcc	r2, [r3]
   14494:	bcs	14560 <ftello64@plt+0x2ef0>
   14498:	ldr	r3, [sp, #28]
   1449c:	add	r3, r3, #1
   144a0:	str	r3, [sp, #28]
   144a4:	ldr	r3, [sp, #32]
   144a8:	add	r3, r3, #32
   144ac:	str	r3, [sp, #32]
   144b0:	ldr	r3, [fp, #1420]	; 0x58c
   144b4:	ldr	r2, [sp, #28]
   144b8:	cmp	r2, r3
   144bc:	bge	14ad0 <ftello64@plt+0x3460>
   144c0:	ldr	r1, [sp, #32]
   144c4:	str	r1, [sp, #36]	; 0x24
   144c8:	ldr	r3, [r1, #-32]	; 0xffffffe0
   144cc:	str	r3, [fp, #1520]	; 0x5f0
   144d0:	ldr	r4, [r1, #-28]	; 0xffffffe4
   144d4:	add	r4, r3, r4
   144d8:	str	r4, [fp, #1524]	; 0x5f4
   144dc:	ldr	r2, [r1, #-24]	; 0xffffffe8
   144e0:	add	r2, r3, r2
   144e4:	str	r2, [sp, #44]	; 0x2c
   144e8:	ldr	r5, [r1, #-20]	; 0xffffffec
   144ec:	add	r5, r3, r5
   144f0:	ldr	r1, [r1, #-8]
   144f4:	ldr	r2, [fp, #1132]	; 0x46c
   144f8:	add	r0, r2, r1, lsl #3
   144fc:	ldr	r2, [r2, r1, lsl #3]
   14500:	str	r2, [sp, #48]	; 0x30
   14504:	ldr	r8, [r0, #4]
   14508:	cmp	r4, r5
   1450c:	bcs	139ac <ftello64@plt+0x233c>
   14510:	ldr	r2, [fp, #1488]	; 0x5d0
   14514:	add	r3, r3, r2
   14518:	cmp	r4, r3
   1451c:	bhi	14a54 <ftello64@plt+0x33e4>
   14520:	add	r3, fp, #836	; 0x344
   14524:	str	r3, [sp, #20]
   14528:	mov	r7, #0
   1452c:	mov	r6, r5
   14530:	b	1396c <ftello64@plt+0x22fc>
   14534:	ldr	r3, [pc, #1440]	; 14adc <ftello64@plt+0x346c>
   14538:	ldr	r1, [r3]
   1453c:	ldr	r0, [sl, #12]
   14540:	bl	1128c <fputs_unlocked@plt>
   14544:	b	1444c <ftello64@plt+0x2ddc>
   14548:	ldr	r0, [sl, #4]
   1454c:	bl	11ea8 <ftello64@plt+0x838>
   14550:	add	r3, fp, #1472	; 0x5c0
   14554:	ldm	r3, {r0, r1}
   14558:	bl	11efc <ftello64@plt+0x88c>
   1455c:	b	14470 <ftello64@plt+0x2e00>
   14560:	mov	r1, #10
   14564:	bl	115bc <__overflow@plt>
   14568:	b	14498 <ftello64@plt+0x2e28>
   1456c:	ldr	r2, [sl, #16]
   14570:	ldr	r1, [pc, #1384]	; 14ae0 <ftello64@plt+0x3470>
   14574:	mov	r0, #1
   14578:	bl	11568 <__printf_chk@plt>
   1457c:	ldr	r3, [pc, #1376]	; 14ae4 <ftello64@plt+0x3474>
   14580:	ldm	r3, {r0, r1}
   14584:	bl	11efc <ftello64@plt+0x88c>
   14588:	ldrb	r3, [fp, #1504]	; 0x5e0
   1458c:	cmp	r3, #0
   14590:	bne	14758 <ftello64@plt+0x30e8>
   14594:	ldr	r3, [pc, #1344]	; 14adc <ftello64@plt+0x346c>
   14598:	ldr	r0, [r3]
   1459c:	ldr	r3, [r0, #20]
   145a0:	ldr	r2, [r0, #24]
   145a4:	cmp	r3, r2
   145a8:	addcc	r2, r3, #1
   145ac:	strcc	r2, [r0, #20]
   145b0:	movcc	r2, #34	; 0x22
   145b4:	strbcc	r2, [r3]
   145b8:	bcs	1476c <ftello64@plt+0x30fc>
   145bc:	ldr	r3, [pc, #1304]	; 14adc <ftello64@plt+0x346c>
   145c0:	ldr	r3, [r3]
   145c4:	mov	r2, #2
   145c8:	mov	r1, #1
   145cc:	ldr	r0, [pc, #1300]	; 14ae8 <ftello64@plt+0x3478>
   145d0:	bl	1137c <fwrite_unlocked@plt>
   145d4:	ldrb	r3, [fp, #1540]	; 0x604
   145d8:	cmp	r3, #0
   145dc:	bne	14778 <ftello64@plt+0x3108>
   145e0:	ldr	r3, [sp, #40]	; 0x28
   145e4:	ldm	r3, {r0, r1}
   145e8:	bl	11efc <ftello64@plt+0x88c>
   145ec:	ldr	r3, [pc, #1256]	; 14adc <ftello64@plt+0x346c>
   145f0:	ldr	r0, [r3]
   145f4:	ldr	r3, [r0, #20]
   145f8:	ldr	r2, [r0, #24]
   145fc:	cmp	r3, r2
   14600:	addcc	r2, r3, #1
   14604:	strcc	r2, [r0, #20]
   14608:	movcc	r2, #34	; 0x22
   1460c:	strbcc	r2, [r3]
   14610:	bcs	1478c <ftello64@plt+0x311c>
   14614:	ldr	r3, [pc, #1216]	; 14adc <ftello64@plt+0x346c>
   14618:	ldr	r3, [r3]
   1461c:	mov	r2, #2
   14620:	mov	r1, #1
   14624:	ldr	r0, [pc, #1212]	; 14ae8 <ftello64@plt+0x3478>
   14628:	bl	1137c <fwrite_unlocked@plt>
   1462c:	ldr	r3, [sp, #56]	; 0x38
   14630:	ldm	r3, {r0, r1}
   14634:	bl	11efc <ftello64@plt+0x88c>
   14638:	ldrb	r3, [fp, #1528]	; 0x5f8
   1463c:	cmp	r3, #0
   14640:	bne	14798 <ftello64@plt+0x3128>
   14644:	ldr	r3, [pc, #1168]	; 14adc <ftello64@plt+0x346c>
   14648:	ldr	r0, [r3]
   1464c:	ldr	r3, [r0, #20]
   14650:	ldr	r2, [r0, #24]
   14654:	cmp	r3, r2
   14658:	addcc	r2, r3, #1
   1465c:	strcc	r2, [r0, #20]
   14660:	movcc	r2, #34	; 0x22
   14664:	strbcc	r2, [r3]
   14668:	bcs	147ac <ftello64@plt+0x313c>
   1466c:	ldr	r3, [pc, #1128]	; 14adc <ftello64@plt+0x346c>
   14670:	ldr	r3, [r3]
   14674:	mov	r2, #2
   14678:	mov	r1, #1
   1467c:	ldr	r0, [pc, #1124]	; 14ae8 <ftello64@plt+0x3478>
   14680:	bl	1137c <fwrite_unlocked@plt>
   14684:	ldrb	r3, [fp, #1516]	; 0x5ec
   14688:	cmp	r3, #0
   1468c:	bne	147b8 <ftello64@plt+0x3148>
   14690:	ldr	r3, [pc, #1108]	; 14aec <ftello64@plt+0x347c>
   14694:	ldm	r3, {r0, r1}
   14698:	bl	11efc <ftello64@plt+0x88c>
   1469c:	ldr	r3, [pc, #1080]	; 14adc <ftello64@plt+0x346c>
   146a0:	ldr	r0, [r3]
   146a4:	ldr	r3, [r0, #20]
   146a8:	ldr	r2, [r0, #24]
   146ac:	cmp	r3, r2
   146b0:	addcc	r2, r3, #1
   146b4:	strcc	r2, [r0, #20]
   146b8:	movcc	r2, #34	; 0x22
   146bc:	strbcc	r2, [r3]
   146c0:	bcs	147cc <ftello64@plt+0x315c>
   146c4:	ldrb	r3, [fp, #529]	; 0x211
   146c8:	cmp	r3, #0
   146cc:	bne	146dc <ftello64@plt+0x306c>
   146d0:	ldrb	r3, [fp, #528]	; 0x210
   146d4:	cmp	r3, #0
   146d8:	beq	14724 <ftello64@plt+0x30b4>
   146dc:	ldr	r4, [pc, #1016]	; 14adc <ftello64@plt+0x346c>
   146e0:	ldr	r3, [r4]
   146e4:	mov	r2, #2
   146e8:	mov	r1, #1
   146ec:	ldr	r0, [pc, #1012]	; 14ae8 <ftello64@plt+0x3478>
   146f0:	bl	1137c <fwrite_unlocked@plt>
   146f4:	add	r3, fp, #1472	; 0x5c0
   146f8:	ldm	r3, {r0, r1}
   146fc:	bl	11efc <ftello64@plt+0x88c>
   14700:	ldr	r0, [r4]
   14704:	ldr	r3, [r0, #20]
   14708:	ldr	r2, [r0, #24]
   1470c:	cmp	r3, r2
   14710:	addcc	r2, r3, #1
   14714:	strcc	r2, [r0, #20]
   14718:	movcc	r2, #34	; 0x22
   1471c:	strbcc	r2, [r3]
   14720:	bcs	147d8 <ftello64@plt+0x3168>
   14724:	ldr	r3, [pc, #944]	; 14adc <ftello64@plt+0x346c>
   14728:	ldr	r0, [r3]
   1472c:	ldr	r3, [r0, #20]
   14730:	ldr	r2, [r0, #24]
   14734:	cmp	r3, r2
   14738:	addcc	r2, r3, #1
   1473c:	strcc	r2, [r0, #20]
   14740:	movcc	r2, #10
   14744:	strbcc	r2, [r3]
   14748:	bcc	14498 <ftello64@plt+0x2e28>
   1474c:	mov	r1, #10
   14750:	bl	115bc <__overflow@plt>
   14754:	b	14498 <ftello64@plt+0x2e28>
   14758:	ldr	r3, [pc, #892]	; 14adc <ftello64@plt+0x346c>
   1475c:	ldr	r1, [r3]
   14760:	ldr	r0, [sl, #12]
   14764:	bl	1128c <fputs_unlocked@plt>
   14768:	b	14594 <ftello64@plt+0x2f24>
   1476c:	mov	r1, #34	; 0x22
   14770:	bl	115bc <__overflow@plt>
   14774:	b	145bc <ftello64@plt+0x2f4c>
   14778:	ldr	r3, [pc, #860]	; 14adc <ftello64@plt+0x346c>
   1477c:	ldr	r1, [r3]
   14780:	ldr	r0, [sl, #12]
   14784:	bl	1128c <fputs_unlocked@plt>
   14788:	b	145e0 <ftello64@plt+0x2f70>
   1478c:	mov	r1, #34	; 0x22
   14790:	bl	115bc <__overflow@plt>
   14794:	b	14614 <ftello64@plt+0x2fa4>
   14798:	ldr	r3, [pc, #828]	; 14adc <ftello64@plt+0x346c>
   1479c:	ldr	r1, [r3]
   147a0:	ldr	r0, [sl, #12]
   147a4:	bl	1128c <fputs_unlocked@plt>
   147a8:	b	14644 <ftello64@plt+0x2fd4>
   147ac:	mov	r1, #34	; 0x22
   147b0:	bl	115bc <__overflow@plt>
   147b4:	b	1466c <ftello64@plt+0x2ffc>
   147b8:	ldr	r3, [pc, #796]	; 14adc <ftello64@plt+0x346c>
   147bc:	ldr	r1, [r3]
   147c0:	ldr	r0, [sl, #12]
   147c4:	bl	1128c <fputs_unlocked@plt>
   147c8:	b	14690 <ftello64@plt+0x3020>
   147cc:	mov	r1, #34	; 0x22
   147d0:	bl	115bc <__overflow@plt>
   147d4:	b	146c4 <ftello64@plt+0x3054>
   147d8:	mov	r1, #34	; 0x22
   147dc:	bl	115bc <__overflow@plt>
   147e0:	b	14724 <ftello64@plt+0x30b4>
   147e4:	ldr	r2, [sl, #16]
   147e8:	ldr	r1, [pc, #768]	; 14af0 <ftello64@plt+0x3480>
   147ec:	mov	r0, #1
   147f0:	bl	11568 <__printf_chk@plt>
   147f4:	ldr	r3, [pc, #736]	; 14adc <ftello64@plt+0x346c>
   147f8:	ldr	r0, [r3]
   147fc:	ldr	r3, [r0, #20]
   14800:	ldr	r2, [r0, #24]
   14804:	cmp	r3, r2
   14808:	addcc	r2, r3, #1
   1480c:	strcc	r2, [r0, #20]
   14810:	movcc	r2, #123	; 0x7b
   14814:	strbcc	r2, [r3]
   14818:	bcs	149d4 <ftello64@plt+0x3364>
   1481c:	ldr	r3, [pc, #704]	; 14ae4 <ftello64@plt+0x3474>
   14820:	ldm	r3, {r0, r1}
   14824:	bl	11efc <ftello64@plt+0x88c>
   14828:	ldr	r5, [pc, #684]	; 14adc <ftello64@plt+0x346c>
   1482c:	ldr	r4, [pc, #704]	; 14af4 <ftello64@plt+0x3484>
   14830:	ldr	r3, [r5]
   14834:	mov	r2, #2
   14838:	mov	r1, #1
   1483c:	mov	r0, r4
   14840:	bl	1137c <fwrite_unlocked@plt>
   14844:	ldr	r3, [sp, #40]	; 0x28
   14848:	ldm	r3, {r0, r1}
   1484c:	bl	11efc <ftello64@plt+0x88c>
   14850:	ldr	r3, [r5]
   14854:	mov	r2, #2
   14858:	mov	r1, #1
   1485c:	mov	r0, r4
   14860:	bl	1137c <fwrite_unlocked@plt>
   14864:	ldr	r4, [fp, #1520]	; 0x5f0
   14868:	str	r4, [sp, #64]	; 0x40
   1486c:	ldr	r2, [fp, #1524]	; 0x5f4
   14870:	str	r2, [sp, #76]	; 0x4c
   14874:	ldr	r3, [fp, #832]	; 0x340
   14878:	cmp	r3, #0
   1487c:	beq	149e4 <ftello64@plt+0x3374>
   14880:	mov	r3, #0
   14884:	str	r3, [sp]
   14888:	sub	r2, r2, r4
   1488c:	mov	r1, r4
   14890:	add	r0, fp, #836	; 0x344
   14894:	bl	24dec <ftello64@plt+0x1377c>
   14898:	cmn	r0, #2
   1489c:	beq	149e0 <ftello64@plt+0x3370>
   148a0:	cmn	r0, #1
   148a4:	moveq	r0, #1
   148a8:	add	r4, r4, r0
   148ac:	str	r4, [sp, #68]	; 0x44
   148b0:	str	r4, [sp, #72]	; 0x48
   148b4:	add	r3, sp, #64	; 0x40
   148b8:	ldm	r3, {r0, r1}
   148bc:	bl	11efc <ftello64@plt+0x88c>
   148c0:	ldr	r4, [pc, #532]	; 14adc <ftello64@plt+0x346c>
   148c4:	ldr	r5, [pc, #552]	; 14af4 <ftello64@plt+0x3484>
   148c8:	ldr	r3, [r4]
   148cc:	mov	r2, #2
   148d0:	mov	r1, #1
   148d4:	mov	r0, r5
   148d8:	bl	1137c <fwrite_unlocked@plt>
   148dc:	add	r3, sp, #72	; 0x48
   148e0:	ldm	r3, {r0, r1}
   148e4:	bl	11efc <ftello64@plt+0x88c>
   148e8:	ldr	r3, [r4]
   148ec:	mov	r2, #2
   148f0:	mov	r1, #1
   148f4:	mov	r0, r5
   148f8:	bl	1137c <fwrite_unlocked@plt>
   148fc:	ldr	r3, [pc, #488]	; 14aec <ftello64@plt+0x347c>
   14900:	ldm	r3, {r0, r1}
   14904:	bl	11efc <ftello64@plt+0x88c>
   14908:	ldr	r0, [r4]
   1490c:	ldr	r3, [r0, #20]
   14910:	ldr	r2, [r0, #24]
   14914:	cmp	r3, r2
   14918:	addcc	r2, r3, #1
   1491c:	strcc	r2, [r0, #20]
   14920:	movcc	r2, #125	; 0x7d
   14924:	strbcc	r2, [r3]
   14928:	bcs	14a28 <ftello64@plt+0x33b8>
   1492c:	ldrb	r3, [fp, #529]	; 0x211
   14930:	cmp	r3, #0
   14934:	bne	14944 <ftello64@plt+0x32d4>
   14938:	ldrb	r3, [fp, #528]	; 0x210
   1493c:	cmp	r3, #0
   14940:	beq	149a0 <ftello64@plt+0x3330>
   14944:	ldr	r3, [pc, #400]	; 14adc <ftello64@plt+0x346c>
   14948:	ldr	r0, [r3]
   1494c:	ldr	r3, [r0, #20]
   14950:	ldr	r2, [r0, #24]
   14954:	cmp	r3, r2
   14958:	addcc	r2, r3, #1
   1495c:	strcc	r2, [r0, #20]
   14960:	movcc	r2, #123	; 0x7b
   14964:	strbcc	r2, [r3]
   14968:	bcs	14a34 <ftello64@plt+0x33c4>
   1496c:	add	r3, fp, #1472	; 0x5c0
   14970:	ldm	r3, {r0, r1}
   14974:	bl	11efc <ftello64@plt+0x88c>
   14978:	ldr	r3, [pc, #348]	; 14adc <ftello64@plt+0x346c>
   1497c:	ldr	r0, [r3]
   14980:	ldr	r3, [r0, #20]
   14984:	ldr	r2, [r0, #24]
   14988:	cmp	r3, r2
   1498c:	addcc	r2, r3, #1
   14990:	strcc	r2, [r0, #20]
   14994:	movcc	r2, #125	; 0x7d
   14998:	strbcc	r2, [r3]
   1499c:	bcs	14a40 <ftello64@plt+0x33d0>
   149a0:	ldr	r3, [pc, #308]	; 14adc <ftello64@plt+0x346c>
   149a4:	ldr	r0, [r3]
   149a8:	ldr	r3, [r0, #20]
   149ac:	ldr	r2, [r0, #24]
   149b0:	cmp	r3, r2
   149b4:	addcc	r2, r3, #1
   149b8:	strcc	r2, [r0, #20]
   149bc:	movcc	r2, #10
   149c0:	strbcc	r2, [r3]
   149c4:	bcc	14498 <ftello64@plt+0x2e28>
   149c8:	mov	r1, #10
   149cc:	bl	115bc <__overflow@plt>
   149d0:	b	14498 <ftello64@plt+0x2e28>
   149d4:	mov	r1, #123	; 0x7b
   149d8:	bl	115bc <__overflow@plt>
   149dc:	b	1481c <ftello64@plt+0x31ac>
   149e0:	bl	11954 <ftello64@plt+0x2e4>
   149e4:	ldrb	r3, [r4]
   149e8:	add	r3, fp, r3
   149ec:	ldrb	r3, [r3, #1140]	; 0x474
   149f0:	cmp	r3, #0
   149f4:	addeq	r4, r4, #1
   149f8:	beq	148ac <ftello64@plt+0x323c>
   149fc:	mov	r3, r4
   14a00:	mov	r4, r3
   14a04:	cmp	r2, r3
   14a08:	bls	148ac <ftello64@plt+0x323c>
   14a0c:	add	r3, r3, #1
   14a10:	ldrb	r1, [r4]
   14a14:	add	r1, fp, r1
   14a18:	ldrb	r1, [r1, #1140]	; 0x474
   14a1c:	cmp	r1, #0
   14a20:	bne	14a00 <ftello64@plt+0x3390>
   14a24:	b	148ac <ftello64@plt+0x323c>
   14a28:	mov	r1, #125	; 0x7d
   14a2c:	bl	115bc <__overflow@plt>
   14a30:	b	1492c <ftello64@plt+0x32bc>
   14a34:	mov	r1, #123	; 0x7b
   14a38:	bl	115bc <__overflow@plt>
   14a3c:	b	1496c <ftello64@plt+0x32fc>
   14a40:	mov	r1, #125	; 0x7d
   14a44:	bl	115bc <__overflow@plt>
   14a48:	b	149a0 <ftello64@plt+0x3330>
   14a4c:	mov	r9, r8
   14a50:	b	12eb4 <ftello64@plt+0x1844>
   14a54:	ldr	lr, [fp, #1520]	; 0x5f0
   14a58:	b	139c0 <ftello64@plt+0x2350>
   14a5c:	ldr	r2, [fp, #1496]	; 0x5d8
   14a60:	b	13e5c <ftello64@plt+0x27ec>
   14a64:	ldr	r3, [fp, #1524]	; 0x5f4
   14a68:	ldr	r0, [fp, #1520]	; 0x5f0
   14a6c:	sub	r0, r3, r0
   14a70:	ldr	r3, [fp, #1480]	; 0x5c8
   14a74:	sub	r3, r3, r0
   14a78:	mov	r0, #0
   14a7c:	b	1441c <ftello64@plt+0x2dac>
   14a80:	ldr	r3, [sp, #20]
   14a84:	cmp	sl, r3
   14a88:	bne	130f0 <ftello64@plt+0x1a80>
   14a8c:	mov	r5, r7
   14a90:	b	13560 <ftello64@plt+0x1ef0>
   14a94:	ldrb	r3, [fp, #536]	; 0x218
   14a98:	cmp	r3, #0
   14a9c:	beq	14470 <ftello64@plt+0x2e00>
   14aa0:	ldr	r3, [fp, #1524]	; 0x5f4
   14aa4:	ldr	r2, [fp, #1520]	; 0x5f0
   14aa8:	sub	r2, r3, r2
   14aac:	ldr	r3, [fp, #1480]	; 0x5c8
   14ab0:	sub	r3, r3, r2
   14ab4:	ldrb	r2, [fp, #1528]	; 0x5f8
   14ab8:	cmp	r2, #0
   14abc:	ldrne	r0, [fp, #1492]	; 0x5d4
   14ac0:	moveq	r0, #0
   14ac4:	sub	r0, r3, r0
   14ac8:	bl	11ea8 <ftello64@plt+0x838>
   14acc:	b	14458 <ftello64@plt+0x2de8>
   14ad0:	mov	r0, #0
   14ad4:	add	sp, sp, #100	; 0x64
   14ad8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14adc:	andeq	fp, r3, ip, ror #3
   14ae0:	andeq	r9, r2, r0, lsl sp
   14ae4:	ldrdeq	fp, [r3], -r0
   14ae8:	andeq	r9, r2, r8, lsl sp
   14aec:	ldrdeq	fp, [r3], -ip
   14af0:	andeq	r9, r2, ip, lsl sp
   14af4:	andeq	r9, r2, r4, lsr #26
   14af8:	push	{r4, lr}
   14afc:	mov	r0, #1
   14b00:	bl	120ec <ftello64@plt+0xa7c>
   14b04:	pop	{r4, pc}
   14b08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b0c:	sub	sp, sp, #12
   14b10:	str	r0, [sp, #4]
   14b14:	mov	r6, r1
   14b18:	mov	fp, r2
   14b1c:	mov	r8, r3
   14b20:	bl	114fc <strlen@plt>
   14b24:	str	r0, [sp]
   14b28:	ldr	r4, [r6]
   14b2c:	cmp	r4, #0
   14b30:	beq	14bd8 <ftello64@plt+0x3568>
   14b34:	mov	r5, fp
   14b38:	mov	sl, #0
   14b3c:	mvn	r9, #0
   14b40:	mov	r7, sl
   14b44:	b	14b64 <ftello64@plt+0x34f4>
   14b48:	mov	r9, r7
   14b4c:	b	14bcc <ftello64@plt+0x355c>
   14b50:	add	r7, r7, #1
   14b54:	ldr	r4, [r6, #4]!
   14b58:	add	r5, r5, r8
   14b5c:	cmp	r4, #0
   14b60:	beq	14bc4 <ftello64@plt+0x3554>
   14b64:	ldr	r2, [sp]
   14b68:	ldr	r1, [sp, #4]
   14b6c:	mov	r0, r4
   14b70:	bl	11640 <strncmp@plt>
   14b74:	cmp	r0, #0
   14b78:	bne	14b50 <ftello64@plt+0x34e0>
   14b7c:	mov	r0, r4
   14b80:	bl	114fc <strlen@plt>
   14b84:	ldr	r3, [sp]
   14b88:	cmp	r3, r0
   14b8c:	beq	14b48 <ftello64@plt+0x34d8>
   14b90:	cmn	r9, #1
   14b94:	moveq	r9, r7
   14b98:	beq	14b50 <ftello64@plt+0x34e0>
   14b9c:	cmp	fp, #0
   14ba0:	moveq	sl, #1
   14ba4:	beq	14b50 <ftello64@plt+0x34e0>
   14ba8:	mov	r2, r8
   14bac:	mov	r1, r5
   14bb0:	mla	r0, r8, r9, fp
   14bb4:	bl	11388 <memcmp@plt>
   14bb8:	cmp	r0, #0
   14bbc:	movne	sl, #1
   14bc0:	b	14b50 <ftello64@plt+0x34e0>
   14bc4:	cmp	sl, #0
   14bc8:	mvnne	r9, #1
   14bcc:	mov	r0, r9
   14bd0:	add	sp, sp, #12
   14bd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14bd8:	mvn	r9, #0
   14bdc:	b	14bcc <ftello64@plt+0x355c>
   14be0:	push	{r4, r5, r6, lr}
   14be4:	mov	r6, r0
   14be8:	ldr	r0, [r1]
   14bec:	cmp	r0, #0
   14bf0:	beq	14c2c <ftello64@plt+0x35bc>
   14bf4:	mov	r4, r1
   14bf8:	mov	r5, #0
   14bfc:	mov	r1, r6
   14c00:	bl	112e0 <strcmp@plt>
   14c04:	cmp	r0, #0
   14c08:	beq	14c24 <ftello64@plt+0x35b4>
   14c0c:	add	r5, r5, #1
   14c10:	ldr	r0, [r4, #4]!
   14c14:	cmp	r0, #0
   14c18:	bne	14bfc <ftello64@plt+0x358c>
   14c1c:	mvn	r0, #0
   14c20:	pop	{r4, r5, r6, pc}
   14c24:	mov	r0, r5
   14c28:	pop	{r4, r5, r6, pc}
   14c2c:	mvn	r0, #0
   14c30:	pop	{r4, r5, r6, pc}
   14c34:	push	{r4, r5, r6, lr}
   14c38:	sub	sp, sp, #8
   14c3c:	mov	r5, r0
   14c40:	mov	r4, r1
   14c44:	cmn	r2, #1
   14c48:	mov	r2, #5
   14c4c:	ldreq	r1, [pc, #76]	; 14ca0 <ftello64@plt+0x3630>
   14c50:	ldrne	r1, [pc, #76]	; 14ca4 <ftello64@plt+0x3634>
   14c54:	mov	r0, #0
   14c58:	bl	113ac <dcgettext@plt>
   14c5c:	mov	r6, r0
   14c60:	mov	r2, r4
   14c64:	mov	r1, #8
   14c68:	mov	r0, #0
   14c6c:	bl	175d4 <ftello64@plt+0x5f64>
   14c70:	mov	r4, r0
   14c74:	mov	r1, r5
   14c78:	mov	r0, #1
   14c7c:	bl	17864 <ftello64@plt+0x61f4>
   14c80:	str	r0, [sp]
   14c84:	mov	r3, r4
   14c88:	mov	r2, r6
   14c8c:	mov	r1, #0
   14c90:	mov	r0, r1
   14c94:	bl	11454 <error@plt>
   14c98:	add	sp, sp, #8
   14c9c:	pop	{r4, r5, r6, pc}
   14ca0:	muleq	r2, r4, lr
   14ca4:			; <UNDEFINED> instruction: 0x00029eb0
   14ca8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14cac:	mov	r7, r0
   14cb0:	mov	r4, r1
   14cb4:	mov	r8, r2
   14cb8:	mov	r2, #5
   14cbc:	ldr	r1, [pc, #224]	; 14da4 <ftello64@plt+0x3734>
   14cc0:	mov	r0, #0
   14cc4:	bl	113ac <dcgettext@plt>
   14cc8:	ldr	r3, [pc, #216]	; 14da8 <ftello64@plt+0x3738>
   14ccc:	ldr	r1, [r3]
   14cd0:	bl	1128c <fputs_unlocked@plt>
   14cd4:	ldr	r5, [r7]
   14cd8:	cmp	r5, #0
   14cdc:	beq	14d6c <ftello64@plt+0x36fc>
   14ce0:	mov	r9, #0
   14ce4:	mov	r6, r9
   14ce8:	ldr	sl, [pc, #184]	; 14da8 <ftello64@plt+0x3738>
   14cec:	b	14d28 <ftello64@plt+0x36b8>
   14cf0:	ldr	r9, [sl]
   14cf4:	mov	r0, r5
   14cf8:	bl	17874 <ftello64@plt+0x6204>
   14cfc:	mov	r3, r0
   14d00:	ldr	r2, [pc, #164]	; 14dac <ftello64@plt+0x373c>
   14d04:	mov	r1, #1
   14d08:	mov	r0, r9
   14d0c:	bl	11580 <__fprintf_chk@plt>
   14d10:	mov	r9, r4
   14d14:	add	r6, r6, #1
   14d18:	ldr	r5, [r7, #4]!
   14d1c:	add	r4, r4, r8
   14d20:	cmp	r5, #0
   14d24:	beq	14d6c <ftello64@plt+0x36fc>
   14d28:	cmp	r6, #0
   14d2c:	beq	14cf0 <ftello64@plt+0x3680>
   14d30:	mov	r2, r8
   14d34:	mov	r1, r4
   14d38:	mov	r0, r9
   14d3c:	bl	11388 <memcmp@plt>
   14d40:	cmp	r0, #0
   14d44:	bne	14cf0 <ftello64@plt+0x3680>
   14d48:	ldr	fp, [sl]
   14d4c:	mov	r0, r5
   14d50:	bl	17874 <ftello64@plt+0x6204>
   14d54:	mov	r3, r0
   14d58:	ldr	r2, [pc, #80]	; 14db0 <ftello64@plt+0x3740>
   14d5c:	mov	r1, #1
   14d60:	mov	r0, fp
   14d64:	bl	11580 <__fprintf_chk@plt>
   14d68:	b	14d14 <ftello64@plt+0x36a4>
   14d6c:	ldr	r3, [pc, #52]	; 14da8 <ftello64@plt+0x3738>
   14d70:	ldr	r0, [r3]
   14d74:	ldr	r3, [r0, #20]
   14d78:	ldr	r2, [r0, #24]
   14d7c:	cmp	r3, r2
   14d80:	bcs	14d98 <ftello64@plt+0x3728>
   14d84:	add	r2, r3, #1
   14d88:	str	r2, [r0, #20]
   14d8c:	mov	r2, #10
   14d90:	strb	r2, [r3]
   14d94:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14d98:	mov	r1, #10
   14d9c:	bl	115bc <__overflow@plt>
   14da0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14da4:	ldrdeq	r9, [r2], -r0
   14da8:	andeq	fp, r3, r0, ror #3
   14dac:	andeq	r9, r2, r8, ror #29
   14db0:	strdeq	r9, [r2], -r0
   14db4:	push	{r4, r5, r6, r7, r8, lr}
   14db8:	mov	r7, r0
   14dbc:	mov	r5, r1
   14dc0:	mov	r4, r2
   14dc4:	mov	r6, r3
   14dc8:	ldrb	r3, [sp, #32]
   14dcc:	cmp	r3, #0
   14dd0:	beq	14e20 <ftello64@plt+0x37b0>
   14dd4:	ldr	r3, [sp, #24]
   14dd8:	mov	r2, r6
   14ddc:	mov	r1, r4
   14de0:	mov	r0, r5
   14de4:	bl	14b08 <ftello64@plt+0x3498>
   14de8:	cmp	r0, #0
   14dec:	popge	{r4, r5, r6, r7, r8, pc}
   14df0:	mov	r2, r0
   14df4:	mov	r1, r5
   14df8:	mov	r0, r7
   14dfc:	bl	14c34 <ftello64@plt+0x35c4>
   14e00:	ldr	r2, [sp, #24]
   14e04:	mov	r1, r6
   14e08:	mov	r0, r4
   14e0c:	bl	14ca8 <ftello64@plt+0x3638>
   14e10:	ldr	r3, [sp, #28]
   14e14:	blx	r3
   14e18:	mvn	r0, #0
   14e1c:	pop	{r4, r5, r6, r7, r8, pc}
   14e20:	mov	r1, r2
   14e24:	mov	r0, r5
   14e28:	bl	14be0 <ftello64@plt+0x3570>
   14e2c:	b	14de8 <ftello64@plt+0x3778>
   14e30:	push	{r4, r5, r6, r7, r8, lr}
   14e34:	ldr	r6, [r1]
   14e38:	cmp	r6, #0
   14e3c:	beq	14e80 <ftello64@plt+0x3810>
   14e40:	mov	r7, r3
   14e44:	mov	r8, r0
   14e48:	mov	r4, r2
   14e4c:	mov	r5, r1
   14e50:	mov	r2, r7
   14e54:	mov	r1, r4
   14e58:	mov	r0, r8
   14e5c:	bl	11388 <memcmp@plt>
   14e60:	cmp	r0, #0
   14e64:	beq	14e78 <ftello64@plt+0x3808>
   14e68:	ldr	r6, [r5, #4]!
   14e6c:	add	r4, r4, r7
   14e70:	cmp	r6, #0
   14e74:	bne	14e50 <ftello64@plt+0x37e0>
   14e78:	mov	r0, r6
   14e7c:	pop	{r4, r5, r6, r7, r8, pc}
   14e80:	mov	r6, #0
   14e84:	b	14e78 <ftello64@plt+0x3808>
   14e88:	ldr	r3, [pc, #4]	; 14e94 <ftello64@plt+0x3824>
   14e8c:	str	r0, [r3]
   14e90:	bx	lr
   14e94:	andeq	fp, r3, r0, lsl #16
   14e98:	ldr	r3, [pc, #4]	; 14ea4 <ftello64@plt+0x3834>
   14e9c:	strb	r0, [r3, #4]
   14ea0:	bx	lr
   14ea4:	andeq	fp, r3, r0, lsl #16
   14ea8:	push	{r4, r5, r6, lr}
   14eac:	sub	sp, sp, #8
   14eb0:	ldr	r3, [pc, #200]	; 14f80 <ftello64@plt+0x3910>
   14eb4:	ldr	r0, [r3]
   14eb8:	bl	26764 <ftello64@plt+0x150f4>
   14ebc:	cmp	r0, #0
   14ec0:	beq	14ee4 <ftello64@plt+0x3874>
   14ec4:	ldr	r3, [pc, #184]	; 14f84 <ftello64@plt+0x3914>
   14ec8:	ldrb	r3, [r3, #4]
   14ecc:	cmp	r3, #0
   14ed0:	beq	14f00 <ftello64@plt+0x3890>
   14ed4:	bl	11514 <__errno_location@plt>
   14ed8:	ldr	r3, [r0]
   14edc:	cmp	r3, #32
   14ee0:	bne	14f00 <ftello64@plt+0x3890>
   14ee4:	ldr	r3, [pc, #156]	; 14f88 <ftello64@plt+0x3918>
   14ee8:	ldr	r0, [r3]
   14eec:	bl	26764 <ftello64@plt+0x150f4>
   14ef0:	cmp	r0, #0
   14ef4:	bne	14f74 <ftello64@plt+0x3904>
   14ef8:	add	sp, sp, #8
   14efc:	pop	{r4, r5, r6, pc}
   14f00:	mov	r2, #5
   14f04:	ldr	r1, [pc, #128]	; 14f8c <ftello64@plt+0x391c>
   14f08:	mov	r0, #0
   14f0c:	bl	113ac <dcgettext@plt>
   14f10:	mov	r4, r0
   14f14:	ldr	r3, [pc, #104]	; 14f84 <ftello64@plt+0x3914>
   14f18:	ldr	r5, [r3]
   14f1c:	cmp	r5, #0
   14f20:	beq	14f58 <ftello64@plt+0x38e8>
   14f24:	bl	11514 <__errno_location@plt>
   14f28:	ldr	r6, [r0]
   14f2c:	mov	r0, r5
   14f30:	bl	176ec <ftello64@plt+0x607c>
   14f34:	str	r4, [sp]
   14f38:	mov	r3, r0
   14f3c:	ldr	r2, [pc, #76]	; 14f90 <ftello64@plt+0x3920>
   14f40:	mov	r1, r6
   14f44:	mov	r0, #0
   14f48:	bl	11454 <error@plt>
   14f4c:	ldr	r3, [pc, #64]	; 14f94 <ftello64@plt+0x3924>
   14f50:	ldr	r0, [r3]
   14f54:	bl	11340 <_exit@plt>
   14f58:	bl	11514 <__errno_location@plt>
   14f5c:	mov	r3, r4
   14f60:	ldr	r2, [pc, #48]	; 14f98 <ftello64@plt+0x3928>
   14f64:	ldr	r1, [r0]
   14f68:	mov	r0, #0
   14f6c:	bl	11454 <error@plt>
   14f70:	b	14f4c <ftello64@plt+0x38dc>
   14f74:	ldr	r3, [pc, #24]	; 14f94 <ftello64@plt+0x3924>
   14f78:	ldr	r0, [r3]
   14f7c:	bl	11340 <_exit@plt>
   14f80:	andeq	fp, r3, ip, ror #3
   14f84:	andeq	fp, r3, r0, lsl #16
   14f88:	andeq	fp, r3, r0, ror #3
   14f8c:	strdeq	r9, [r2], -r8
   14f90:	andeq	r9, r2, r4, lsl #30
   14f94:	andeq	fp, r3, ip, lsl #3
   14f98:	andeq	r9, r2, r0, asr #24
   14f9c:	push	{r4, r5, lr}
   14fa0:	sub	sp, sp, #12
   14fa4:	mov	r5, r0
   14fa8:	bl	11514 <__errno_location@plt>
   14fac:	mov	r4, r0
   14fb0:	ldr	r3, [r0]
   14fb4:	str	r3, [sp]
   14fb8:	str	r3, [sp, #4]
   14fbc:	mov	r3, #0
   14fc0:	str	r3, [r0]
   14fc4:	mov	r0, r5
   14fc8:	bl	1131c <free@plt>
   14fcc:	ldr	r3, [r4]
   14fd0:	cmp	r3, #0
   14fd4:	moveq	r3, #4
   14fd8:	movne	r3, #0
   14fdc:	add	r2, sp, #8
   14fe0:	add	r3, r2, r3
   14fe4:	ldr	r3, [r3, #-8]
   14fe8:	str	r3, [r4]
   14fec:	add	sp, sp, #12
   14ff0:	pop	{r4, r5, pc}
   14ff4:	push	{r4, lr}
   14ff8:	mov	r4, r0
   14ffc:	mov	r1, #0
   15000:	ldr	r0, [pc, #56]	; 15040 <ftello64@plt+0x39d0>
   15004:	bl	11460 <open64@plt>
   15008:	cmp	r4, r0
   1500c:	beq	15030 <ftello64@plt+0x39c0>
   15010:	cmp	r0, #0
   15014:	blt	15038 <ftello64@plt+0x39c8>
   15018:	bl	11658 <close@plt>
   1501c:	bl	11514 <__errno_location@plt>
   15020:	mov	r3, #9
   15024:	str	r3, [r0]
   15028:	mov	r0, #0
   1502c:	pop	{r4, pc}
   15030:	mov	r0, #1
   15034:	pop	{r4, pc}
   15038:	mov	r0, #0
   1503c:	pop	{r4, pc}
   15040:	andeq	r9, r2, ip, lsl #30
   15044:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15048:	mov	r8, r0
   1504c:	mov	r9, r1
   15050:	mov	r6, r2
   15054:	mov	r0, r2
   15058:	bl	11574 <fileno@plt>
   1505c:	cmp	r0, #1
   15060:	beq	15128 <ftello64@plt+0x3ab8>
   15064:	cmp	r0, #2
   15068:	beq	15120 <ftello64@plt+0x3ab0>
   1506c:	cmp	r0, #0
   15070:	beq	15134 <ftello64@plt+0x3ac4>
   15074:	mov	r1, #2
   15078:	mov	r0, r1
   1507c:	bl	113c4 <dup2@plt>
   15080:	subs	r4, r0, #2
   15084:	movne	r4, #1
   15088:	mov	r1, #1
   1508c:	mov	r0, r1
   15090:	bl	113c4 <dup2@plt>
   15094:	subs	r7, r0, #1
   15098:	movne	r7, #1
   1509c:	mov	r1, #0
   150a0:	mov	r0, r1
   150a4:	bl	113c4 <dup2@plt>
   150a8:	adds	r5, r0, #0
   150ac:	movne	r5, #1
   150b0:	cmp	r5, #0
   150b4:	bne	15144 <ftello64@plt+0x3ad4>
   150b8:	cmp	r7, #0
   150bc:	bne	1515c <ftello64@plt+0x3aec>
   150c0:	cmp	r4, #0
   150c4:	beq	150d8 <ftello64@plt+0x3a68>
   150c8:	mov	r0, #2
   150cc:	bl	14ff4 <ftello64@plt+0x3984>
   150d0:	cmp	r0, #0
   150d4:	beq	151a4 <ftello64@plt+0x3b34>
   150d8:	mov	r2, r6
   150dc:	mov	r1, r9
   150e0:	mov	r0, r8
   150e4:	bl	114c0 <freopen64@plt>
   150e8:	mov	r6, r0
   150ec:	bl	11514 <__errno_location@plt>
   150f0:	mov	r8, r0
   150f4:	ldr	r9, [r0]
   150f8:	cmp	r4, #0
   150fc:	bne	151b4 <ftello64@plt+0x3b44>
   15100:	cmp	r7, #0
   15104:	bne	15184 <ftello64@plt+0x3b14>
   15108:	cmp	r5, #0
   1510c:	bne	15198 <ftello64@plt+0x3b28>
   15110:	cmp	r6, #0
   15114:	streq	r9, [r8]
   15118:	mov	r0, r6
   1511c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15120:	mov	r4, #0
   15124:	b	15088 <ftello64@plt+0x3a18>
   15128:	mov	r4, #0
   1512c:	mov	r7, r4
   15130:	b	1509c <ftello64@plt+0x3a2c>
   15134:	mov	r4, #0
   15138:	mov	r7, r4
   1513c:	mov	r5, r4
   15140:	b	150b0 <ftello64@plt+0x3a40>
   15144:	mov	r0, #0
   15148:	bl	14ff4 <ftello64@plt+0x3984>
   1514c:	cmp	r0, #0
   15150:	bne	150b8 <ftello64@plt+0x3a48>
   15154:	mov	r6, #0
   15158:	b	150ec <ftello64@plt+0x3a7c>
   1515c:	mov	r0, #1
   15160:	bl	14ff4 <ftello64@plt+0x3984>
   15164:	cmp	r0, #0
   15168:	bne	150c0 <ftello64@plt+0x3a50>
   1516c:	bl	11514 <__errno_location@plt>
   15170:	mov	r8, r0
   15174:	ldr	r9, [r0]
   15178:	cmp	r4, #0
   1517c:	moveq	r6, #0
   15180:	bne	15190 <ftello64@plt+0x3b20>
   15184:	mov	r0, #1
   15188:	bl	11658 <close@plt>
   1518c:	b	15108 <ftello64@plt+0x3a98>
   15190:	mov	r6, #0
   15194:	b	151b4 <ftello64@plt+0x3b44>
   15198:	mov	r0, #0
   1519c:	bl	11658 <close@plt>
   151a0:	b	15110 <ftello64@plt+0x3aa0>
   151a4:	bl	11514 <__errno_location@plt>
   151a8:	mov	r8, r0
   151ac:	ldr	r9, [r0]
   151b0:	mov	r6, #0
   151b4:	mov	r0, #2
   151b8:	bl	11658 <close@plt>
   151bc:	b	15100 <ftello64@plt+0x3a90>
   151c0:	push	{r4, r5, r6, lr}
   151c4:	subs	r4, r0, #0
   151c8:	beq	15240 <ftello64@plt+0x3bd0>
   151cc:	mov	r1, #47	; 0x2f
   151d0:	mov	r0, r4
   151d4:	bl	115e0 <strrchr@plt>
   151d8:	cmp	r0, #0
   151dc:	addne	r5, r0, #1
   151e0:	moveq	r5, r4
   151e4:	sub	r3, r5, r4
   151e8:	cmp	r3, #6
   151ec:	ble	1522c <ftello64@plt+0x3bbc>
   151f0:	mov	r2, #7
   151f4:	ldr	r1, [pc, #96]	; 1525c <ftello64@plt+0x3bec>
   151f8:	sub	r0, r5, #7
   151fc:	bl	11640 <strncmp@plt>
   15200:	cmp	r0, #0
   15204:	bne	1522c <ftello64@plt+0x3bbc>
   15208:	mov	r2, #3
   1520c:	ldr	r1, [pc, #76]	; 15260 <ftello64@plt+0x3bf0>
   15210:	mov	r0, r5
   15214:	bl	11640 <strncmp@plt>
   15218:	cmp	r0, #0
   1521c:	addeq	r4, r5, #3
   15220:	ldreq	r3, [pc, #60]	; 15264 <ftello64@plt+0x3bf4>
   15224:	streq	r4, [r3]
   15228:	movne	r4, r5
   1522c:	ldr	r3, [pc, #52]	; 15268 <ftello64@plt+0x3bf8>
   15230:	str	r4, [r3]
   15234:	ldr	r3, [pc, #48]	; 1526c <ftello64@plt+0x3bfc>
   15238:	str	r4, [r3]
   1523c:	pop	{r4, r5, r6, pc}
   15240:	ldr	r3, [pc, #40]	; 15270 <ftello64@plt+0x3c00>
   15244:	ldr	r3, [r3]
   15248:	mov	r2, #55	; 0x37
   1524c:	mov	r1, #1
   15250:	ldr	r0, [pc, #28]	; 15274 <ftello64@plt+0x3c04>
   15254:	bl	1140c <fwrite@plt>
   15258:	bl	1164c <abort@plt>
   1525c:	andeq	r9, r2, r0, asr pc
   15260:	andeq	r9, r2, r8, asr pc
   15264:	ldrdeq	fp, [r3], -r0
   15268:	andeq	fp, r3, r8, lsl #16
   1526c:	ldrdeq	fp, [r3], -r4
   15270:	andeq	fp, r3, r0, ror #3
   15274:	andeq	r9, r2, r8, lsl pc
   15278:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1527c:	sub	sp, sp, #116	; 0x74
   15280:	mov	r9, r0
   15284:	mov	r0, r1
   15288:	mov	r1, #2
   1528c:	bl	24f4c <ftello64@plt+0x138dc>
   15290:	mov	r8, r0
   15294:	mov	r4, #1
   15298:	mov	r5, #0
   1529c:	ldr	r6, [pc, #2092]	; 15ad0 <ftello64@plt+0x4460>
   152a0:	b	157e4 <ftello64@plt+0x4174>
   152a4:	add	r0, sp, #4
   152a8:	bl	11370 <mbsinit@plt>
   152ac:	cmp	r0, #0
   152b0:	beq	153b8 <ftello64@plt+0x3d48>
   152b4:	strb	r4, [sp]
   152b8:	ldr	r9, [sp, #16]
   152bc:	bl	11424 <__ctype_get_mb_cur_max@plt>
   152c0:	mov	r1, r0
   152c4:	mov	r0, r9
   152c8:	bl	24f20 <ftello64@plt+0x138b0>
   152cc:	add	r3, sp, #4
   152d0:	mov	r2, r0
   152d4:	mov	r1, r9
   152d8:	add	r0, sp, #28
   152dc:	bl	26b30 <ftello64@plt+0x154c0>
   152e0:	str	r0, [sp, #20]
   152e4:	cmn	r0, #1
   152e8:	streq	r4, [sp, #20]
   152ec:	strbeq	r5, [sp, #24]
   152f0:	beq	15338 <ftello64@plt+0x3cc8>
   152f4:	cmn	r0, #2
   152f8:	beq	153cc <ftello64@plt+0x3d5c>
   152fc:	cmp	r0, #0
   15300:	bne	15324 <ftello64@plt+0x3cb4>
   15304:	str	r4, [sp, #20]
   15308:	ldr	r3, [sp, #16]
   1530c:	ldrb	r3, [r3]
   15310:	cmp	r3, #0
   15314:	bne	153e0 <ftello64@plt+0x3d70>
   15318:	ldr	r3, [sp, #28]
   1531c:	cmp	r3, #0
   15320:	bne	153f4 <ftello64@plt+0x3d84>
   15324:	strb	r4, [sp, #24]
   15328:	add	r0, sp, #4
   1532c:	bl	11370 <mbsinit@plt>
   15330:	cmp	r0, #0
   15334:	strbne	r5, [sp]
   15338:	strb	r4, [sp, #12]
   1533c:	ldrb	r3, [sp, #24]
   15340:	cmp	r3, #0
   15344:	bne	15408 <ftello64@plt+0x3d98>
   15348:	ldrb	r1, [sp, #24]
   1534c:	ldr	r0, [sp, #28]
   15350:	ldr	r2, [sp, #20]
   15354:	ldr	r3, [sp, #16]
   15358:	add	r3, r3, r2
   1535c:	str	r3, [sp, #16]
   15360:	strb	r5, [sp, #12]
   15364:	cmp	r7, r3
   15368:	bls	15418 <ftello64@plt+0x3da8>
   1536c:	ldrb	r3, [sp, #12]
   15370:	cmp	r3, #0
   15374:	bne	1533c <ftello64@plt+0x3ccc>
   15378:	ldrb	r3, [sp]
   1537c:	cmp	r3, #0
   15380:	bne	152b8 <ftello64@plt+0x3c48>
   15384:	ldr	r1, [sp, #16]
   15388:	ldrb	r3, [r1]
   1538c:	lsr	r2, r3, #5
   15390:	and	r3, r3, #31
   15394:	ldr	r2, [r6, r2, lsl #2]
   15398:	lsr	r3, r2, r3
   1539c:	tst	r3, #1
   153a0:	beq	152a4 <ftello64@plt+0x3c34>
   153a4:	str	r4, [sp, #20]
   153a8:	ldrb	r3, [r1]
   153ac:	str	r3, [sp, #28]
   153b0:	strb	r4, [sp, #24]
   153b4:	b	15338 <ftello64@plt+0x3cc8>
   153b8:	ldr	r3, [pc, #1812]	; 15ad4 <ftello64@plt+0x4464>
   153bc:	mov	r2, #143	; 0x8f
   153c0:	ldr	r1, [pc, #1808]	; 15ad8 <ftello64@plt+0x4468>
   153c4:	ldr	r0, [pc, #1808]	; 15adc <ftello64@plt+0x446c>
   153c8:	bl	11664 <__assert_fail@plt>
   153cc:	ldr	r0, [sp, #16]
   153d0:	bl	114fc <strlen@plt>
   153d4:	str	r0, [sp, #20]
   153d8:	strb	r5, [sp, #24]
   153dc:	b	15338 <ftello64@plt+0x3cc8>
   153e0:	ldr	r3, [pc, #1772]	; 15ad4 <ftello64@plt+0x4464>
   153e4:	mov	r2, #171	; 0xab
   153e8:	ldr	r1, [pc, #1768]	; 15ad8 <ftello64@plt+0x4468>
   153ec:	ldr	r0, [pc, #1772]	; 15ae0 <ftello64@plt+0x4470>
   153f0:	bl	11664 <__assert_fail@plt>
   153f4:	ldr	r3, [pc, #1752]	; 15ad4 <ftello64@plt+0x4464>
   153f8:	mov	r2, #172	; 0xac
   153fc:	ldr	r1, [pc, #1748]	; 15ad8 <ftello64@plt+0x4468>
   15400:	ldr	r0, [pc, #1756]	; 15ae4 <ftello64@plt+0x4474>
   15404:	bl	11664 <__assert_fail@plt>
   15408:	ldr	r3, [sp, #28]
   1540c:	cmp	r3, #0
   15410:	bne	15348 <ftello64@plt+0x3cd8>
   15414:	bl	1164c <abort@plt>
   15418:	cmp	r1, #0
   1541c:	moveq	r9, r4
   15420:	beq	15430 <ftello64@plt+0x3dc0>
   15424:	bl	11520 <iswalnum@plt>
   15428:	clz	r9, r0
   1542c:	lsr	r9, r9, #5
   15430:	str	r7, [sp, #16]
   15434:	strb	r5, [sp]
   15438:	str	r5, [sp, #4]
   1543c:	str	r5, [sp, #8]
   15440:	strb	r5, [sp, #12]
   15444:	str	r8, [sp, #72]	; 0x48
   15448:	strb	r5, [sp, #56]	; 0x38
   1544c:	str	r5, [sp, #60]	; 0x3c
   15450:	str	r5, [sp, #64]	; 0x40
   15454:	strb	r5, [sp, #68]	; 0x44
   15458:	b	15528 <ftello64@plt+0x3eb8>
   1545c:	add	r0, sp, #4
   15460:	bl	11370 <mbsinit@plt>
   15464:	cmp	r0, #0
   15468:	beq	155cc <ftello64@plt+0x3f5c>
   1546c:	strb	r4, [sp]
   15470:	ldr	sl, [sp, #16]
   15474:	bl	11424 <__ctype_get_mb_cur_max@plt>
   15478:	mov	r1, r0
   1547c:	mov	r0, sl
   15480:	bl	24f20 <ftello64@plt+0x138b0>
   15484:	add	r3, sp, #4
   15488:	mov	r2, r0
   1548c:	mov	r1, sl
   15490:	add	r0, sp, #28
   15494:	bl	26b30 <ftello64@plt+0x154c0>
   15498:	str	r0, [sp, #20]
   1549c:	cmn	r0, #1
   154a0:	streq	r4, [sp, #20]
   154a4:	strbeq	r5, [sp, #24]
   154a8:	beq	154f0 <ftello64@plt+0x3e80>
   154ac:	cmn	r0, #2
   154b0:	beq	155e0 <ftello64@plt+0x3f70>
   154b4:	cmp	r0, #0
   154b8:	bne	154dc <ftello64@plt+0x3e6c>
   154bc:	str	r4, [sp, #20]
   154c0:	ldr	r3, [sp, #16]
   154c4:	ldrb	r3, [r3]
   154c8:	cmp	r3, #0
   154cc:	bne	155f4 <ftello64@plt+0x3f84>
   154d0:	ldr	r3, [sp, #28]
   154d4:	cmp	r3, #0
   154d8:	bne	15608 <ftello64@plt+0x3f98>
   154dc:	strb	r4, [sp, #24]
   154e0:	add	r0, sp, #4
   154e4:	bl	11370 <mbsinit@plt>
   154e8:	cmp	r0, #0
   154ec:	strbne	r5, [sp]
   154f0:	strb	r4, [sp, #12]
   154f4:	ldrb	r3, [sp, #24]
   154f8:	cmp	r3, #0
   154fc:	bne	1561c <ftello64@plt+0x3fac>
   15500:	ldr	r2, [sp, #20]
   15504:	ldr	r3, [sp, #16]
   15508:	add	r3, r3, r2
   1550c:	str	r3, [sp, #16]
   15510:	strb	r5, [sp, #12]
   15514:	ldr	r2, [sp, #76]	; 0x4c
   15518:	ldr	r3, [sp, #72]	; 0x48
   1551c:	add	r3, r3, r2
   15520:	str	r3, [sp, #72]	; 0x48
   15524:	strb	r5, [sp, #68]	; 0x44
   15528:	ldrb	r3, [sp, #68]	; 0x44
   1552c:	cmp	r3, #0
   15530:	bne	15574 <ftello64@plt+0x3f04>
   15534:	ldrb	r3, [sp, #56]	; 0x38
   15538:	cmp	r3, #0
   1553c:	bne	15640 <ftello64@plt+0x3fd0>
   15540:	ldr	r1, [sp, #72]	; 0x48
   15544:	ldrb	r3, [r1]
   15548:	lsr	r2, r3, #5
   1554c:	and	r3, r3, #31
   15550:	ldr	r2, [r6, r2, lsl #2]
   15554:	lsr	r3, r2, r3
   15558:	tst	r3, #1
   1555c:	beq	1562c <ftello64@plt+0x3fbc>
   15560:	str	r4, [sp, #76]	; 0x4c
   15564:	ldrb	r3, [r1]
   15568:	str	r3, [sp, #84]	; 0x54
   1556c:	strb	r4, [sp, #80]	; 0x50
   15570:	strb	r4, [sp, #68]	; 0x44
   15574:	ldrb	sl, [sp, #80]	; 0x50
   15578:	cmp	sl, #0
   1557c:	bne	15714 <ftello64@plt+0x40a4>
   15580:	ldrb	r3, [sp, #12]
   15584:	cmp	r3, #0
   15588:	bne	154f4 <ftello64@plt+0x3e84>
   1558c:	ldrb	r3, [sp]
   15590:	cmp	r3, #0
   15594:	bne	15470 <ftello64@plt+0x3e00>
   15598:	ldr	r1, [sp, #16]
   1559c:	ldrb	r3, [r1]
   155a0:	lsr	r2, r3, #5
   155a4:	and	r3, r3, #31
   155a8:	ldr	r2, [r6, r2, lsl #2]
   155ac:	lsr	r3, r2, r3
   155b0:	tst	r3, #1
   155b4:	beq	1545c <ftello64@plt+0x3dec>
   155b8:	str	r4, [sp, #20]
   155bc:	ldrb	r3, [r1]
   155c0:	str	r3, [sp, #28]
   155c4:	strb	r4, [sp, #24]
   155c8:	b	154f0 <ftello64@plt+0x3e80>
   155cc:	ldr	r3, [pc, #1280]	; 15ad4 <ftello64@plt+0x4464>
   155d0:	mov	r2, #143	; 0x8f
   155d4:	ldr	r1, [pc, #1276]	; 15ad8 <ftello64@plt+0x4468>
   155d8:	ldr	r0, [pc, #1276]	; 15adc <ftello64@plt+0x446c>
   155dc:	bl	11664 <__assert_fail@plt>
   155e0:	ldr	r0, [sp, #16]
   155e4:	bl	114fc <strlen@plt>
   155e8:	str	r0, [sp, #20]
   155ec:	strb	r5, [sp, #24]
   155f0:	b	154f0 <ftello64@plt+0x3e80>
   155f4:	ldr	r3, [pc, #1240]	; 15ad4 <ftello64@plt+0x4464>
   155f8:	mov	r2, #171	; 0xab
   155fc:	ldr	r1, [pc, #1236]	; 15ad8 <ftello64@plt+0x4468>
   15600:	ldr	r0, [pc, #1240]	; 15ae0 <ftello64@plt+0x4470>
   15604:	bl	11664 <__assert_fail@plt>
   15608:	ldr	r3, [pc, #1220]	; 15ad4 <ftello64@plt+0x4464>
   1560c:	mov	r2, #172	; 0xac
   15610:	ldr	r1, [pc, #1216]	; 15ad8 <ftello64@plt+0x4468>
   15614:	ldr	r0, [pc, #1224]	; 15ae4 <ftello64@plt+0x4474>
   15618:	bl	11664 <__assert_fail@plt>
   1561c:	ldr	r3, [sp, #28]
   15620:	cmp	r3, #0
   15624:	bne	15500 <ftello64@plt+0x3e90>
   15628:	bl	1164c <abort@plt>
   1562c:	add	r0, sp, #60	; 0x3c
   15630:	bl	11370 <mbsinit@plt>
   15634:	cmp	r0, #0
   15638:	beq	156c4 <ftello64@plt+0x4054>
   1563c:	strb	r4, [sp, #56]	; 0x38
   15640:	ldr	sl, [sp, #72]	; 0x48
   15644:	bl	11424 <__ctype_get_mb_cur_max@plt>
   15648:	mov	r1, r0
   1564c:	mov	r0, sl
   15650:	bl	24f20 <ftello64@plt+0x138b0>
   15654:	add	r3, sp, #60	; 0x3c
   15658:	mov	r2, r0
   1565c:	mov	r1, sl
   15660:	add	r0, sp, #84	; 0x54
   15664:	bl	26b30 <ftello64@plt+0x154c0>
   15668:	str	r0, [sp, #76]	; 0x4c
   1566c:	cmn	r0, #1
   15670:	streq	r4, [sp, #76]	; 0x4c
   15674:	strbeq	r5, [sp, #80]	; 0x50
   15678:	beq	15570 <ftello64@plt+0x3f00>
   1567c:	cmn	r0, #2
   15680:	beq	156d8 <ftello64@plt+0x4068>
   15684:	cmp	r0, #0
   15688:	bne	156ac <ftello64@plt+0x403c>
   1568c:	str	r4, [sp, #76]	; 0x4c
   15690:	ldr	r3, [sp, #72]	; 0x48
   15694:	ldrb	r3, [r3]
   15698:	cmp	r3, #0
   1569c:	bne	156ec <ftello64@plt+0x407c>
   156a0:	ldr	r3, [sp, #84]	; 0x54
   156a4:	cmp	r3, #0
   156a8:	bne	15700 <ftello64@plt+0x4090>
   156ac:	strb	r4, [sp, #80]	; 0x50
   156b0:	add	r0, sp, #60	; 0x3c
   156b4:	bl	11370 <mbsinit@plt>
   156b8:	cmp	r0, #0
   156bc:	strbne	r5, [sp, #56]	; 0x38
   156c0:	b	15570 <ftello64@plt+0x3f00>
   156c4:	ldr	r3, [pc, #1032]	; 15ad4 <ftello64@plt+0x4464>
   156c8:	mov	r2, #143	; 0x8f
   156cc:	ldr	r1, [pc, #1028]	; 15ad8 <ftello64@plt+0x4468>
   156d0:	ldr	r0, [pc, #1028]	; 15adc <ftello64@plt+0x446c>
   156d4:	bl	11664 <__assert_fail@plt>
   156d8:	ldr	r0, [sp, #72]	; 0x48
   156dc:	bl	114fc <strlen@plt>
   156e0:	str	r0, [sp, #76]	; 0x4c
   156e4:	strb	r5, [sp, #80]	; 0x50
   156e8:	b	15570 <ftello64@plt+0x3f00>
   156ec:	ldr	r3, [pc, #992]	; 15ad4 <ftello64@plt+0x4464>
   156f0:	mov	r2, #171	; 0xab
   156f4:	ldr	r1, [pc, #988]	; 15ad8 <ftello64@plt+0x4468>
   156f8:	ldr	r0, [pc, #992]	; 15ae0 <ftello64@plt+0x4470>
   156fc:	bl	11664 <__assert_fail@plt>
   15700:	ldr	r3, [pc, #972]	; 15ad4 <ftello64@plt+0x4464>
   15704:	mov	r2, #172	; 0xac
   15708:	ldr	r1, [pc, #968]	; 15ad8 <ftello64@plt+0x4468>
   1570c:	ldr	r0, [pc, #976]	; 15ae4 <ftello64@plt+0x4474>
   15710:	bl	11664 <__assert_fail@plt>
   15714:	ldr	r3, [sp, #84]	; 0x54
   15718:	cmp	r3, #0
   1571c:	bne	15580 <ftello64@plt+0x3f10>
   15720:	ldrb	r3, [sp, #12]
   15724:	cmp	r3, #0
   15728:	bne	1576c <ftello64@plt+0x40fc>
   1572c:	ldrb	r3, [sp]
   15730:	cmp	r3, #0
   15734:	bne	15848 <ftello64@plt+0x41d8>
   15738:	ldr	r1, [sp, #16]
   1573c:	ldrb	r3, [r1]
   15740:	lsr	r2, r3, #5
   15744:	and	r3, r3, #31
   15748:	ldr	r2, [r6, r2, lsl #2]
   1574c:	lsr	r3, r2, r3
   15750:	tst	r3, #1
   15754:	beq	15834 <ftello64@plt+0x41c4>
   15758:	str	r4, [sp, #20]
   1575c:	ldrb	r3, [r1]
   15760:	str	r3, [sp, #28]
   15764:	strb	r4, [sp, #24]
   15768:	strb	r4, [sp, #12]
   1576c:	ldrb	r0, [sp, #24]
   15770:	cmp	r0, #0
   15774:	beq	1591c <ftello64@plt+0x42ac>
   15778:	ldr	r3, [sp, #28]
   1577c:	cmp	r3, #0
   15780:	bne	1591c <ftello64@plt+0x42ac>
   15784:	ands	r9, r9, r0
   15788:	bne	15ab4 <ftello64@plt+0x4444>
   1578c:	str	r7, [sp, #16]
   15790:	strb	r5, [sp]
   15794:	str	r5, [sp, #4]
   15798:	str	r5, [sp, #8]
   1579c:	strb	r5, [sp, #12]
   157a0:	ldrb	r3, [r7]
   157a4:	lsr	r2, r3, #5
   157a8:	and	r3, r3, #31
   157ac:	ldr	r2, [r6, r2, lsl #2]
   157b0:	lsr	r3, r2, r3
   157b4:	tst	r3, #1
   157b8:	beq	15940 <ftello64@plt+0x42d0>
   157bc:	str	r4, [sp, #20]
   157c0:	ldrb	r3, [r7]
   157c4:	str	r3, [sp, #28]
   157c8:	strb	r4, [sp, #24]
   157cc:	strb	r4, [sp, #12]
   157d0:	ldrb	r3, [sp, #24]
   157d4:	cmp	r3, #0
   157d8:	bne	15a24 <ftello64@plt+0x43b4>
   157dc:	ldr	r9, [sp, #20]
   157e0:	add	r9, r7, r9
   157e4:	ldrb	r3, [r9]
   157e8:	cmp	r3, #0
   157ec:	beq	15ab0 <ftello64@plt+0x4440>
   157f0:	mov	r1, r8
   157f4:	mov	r0, r9
   157f8:	bl	275bc <ftello64@plt+0x15f4c>
   157fc:	subs	r7, r0, #0
   15800:	beq	15ac8 <ftello64@plt+0x4458>
   15804:	bl	11424 <__ctype_get_mb_cur_max@plt>
   15808:	cmp	r0, #1
   1580c:	bls	15a34 <ftello64@plt+0x43c4>
   15810:	str	r9, [sp, #16]
   15814:	strb	r5, [sp]
   15818:	str	r5, [sp, #4]
   1581c:	str	r5, [sp, #8]
   15820:	strb	r5, [sp, #12]
   15824:	cmp	r9, r7
   15828:	bcc	1536c <ftello64@plt+0x3cfc>
   1582c:	mov	r9, r4
   15830:	b	15430 <ftello64@plt+0x3dc0>
   15834:	add	r0, sp, #4
   15838:	bl	11370 <mbsinit@plt>
   1583c:	cmp	r0, #0
   15840:	beq	158cc <ftello64@plt+0x425c>
   15844:	strb	r4, [sp]
   15848:	ldr	fp, [sp, #16]
   1584c:	bl	11424 <__ctype_get_mb_cur_max@plt>
   15850:	mov	r1, r0
   15854:	mov	r0, fp
   15858:	bl	24f20 <ftello64@plt+0x138b0>
   1585c:	add	r3, sp, #4
   15860:	mov	r2, r0
   15864:	mov	r1, fp
   15868:	add	r0, sp, #28
   1586c:	bl	26b30 <ftello64@plt+0x154c0>
   15870:	str	r0, [sp, #20]
   15874:	cmn	r0, #1
   15878:	streq	r4, [sp, #20]
   1587c:	strbeq	r5, [sp, #24]
   15880:	beq	15768 <ftello64@plt+0x40f8>
   15884:	cmn	r0, #2
   15888:	beq	158e0 <ftello64@plt+0x4270>
   1588c:	cmp	r0, #0
   15890:	bne	158b4 <ftello64@plt+0x4244>
   15894:	str	r4, [sp, #20]
   15898:	ldr	r3, [sp, #16]
   1589c:	ldrb	r3, [r3]
   158a0:	cmp	r3, #0
   158a4:	bne	158f4 <ftello64@plt+0x4284>
   158a8:	ldr	r3, [sp, #28]
   158ac:	cmp	r3, #0
   158b0:	bne	15908 <ftello64@plt+0x4298>
   158b4:	strb	r4, [sp, #24]
   158b8:	add	r0, sp, #4
   158bc:	bl	11370 <mbsinit@plt>
   158c0:	cmp	r0, #0
   158c4:	strbne	r5, [sp]
   158c8:	b	15768 <ftello64@plt+0x40f8>
   158cc:	ldr	r3, [pc, #512]	; 15ad4 <ftello64@plt+0x4464>
   158d0:	mov	r2, #143	; 0x8f
   158d4:	ldr	r1, [pc, #508]	; 15ad8 <ftello64@plt+0x4468>
   158d8:	ldr	r0, [pc, #508]	; 15adc <ftello64@plt+0x446c>
   158dc:	bl	11664 <__assert_fail@plt>
   158e0:	ldr	r0, [sp, #16]
   158e4:	bl	114fc <strlen@plt>
   158e8:	str	r0, [sp, #20]
   158ec:	strb	r5, [sp, #24]
   158f0:	b	15768 <ftello64@plt+0x40f8>
   158f4:	ldr	r3, [pc, #472]	; 15ad4 <ftello64@plt+0x4464>
   158f8:	mov	r2, #171	; 0xab
   158fc:	ldr	r1, [pc, #468]	; 15ad8 <ftello64@plt+0x4468>
   15900:	ldr	r0, [pc, #472]	; 15ae0 <ftello64@plt+0x4470>
   15904:	bl	11664 <__assert_fail@plt>
   15908:	ldr	r3, [pc, #452]	; 15ad4 <ftello64@plt+0x4464>
   1590c:	mov	r2, #172	; 0xac
   15910:	ldr	r1, [pc, #448]	; 15ad8 <ftello64@plt+0x4468>
   15914:	ldr	r0, [pc, #456]	; 15ae4 <ftello64@plt+0x4474>
   15918:	bl	11664 <__assert_fail@plt>
   1591c:	ldrb	r3, [sp, #24]
   15920:	cmp	r3, #0
   15924:	moveq	r0, sl
   15928:	beq	15784 <ftello64@plt+0x4114>
   1592c:	ldr	r0, [sp, #28]
   15930:	bl	11520 <iswalnum@plt>
   15934:	clz	r0, r0
   15938:	lsr	r0, r0, #5
   1593c:	b	15784 <ftello64@plt+0x4114>
   15940:	add	r0, sp, #4
   15944:	bl	11370 <mbsinit@plt>
   15948:	cmp	r0, #0
   1594c:	beq	159d4 <ftello64@plt+0x4364>
   15950:	strb	r4, [sp]
   15954:	bl	11424 <__ctype_get_mb_cur_max@plt>
   15958:	mov	r1, r0
   1595c:	mov	r0, r7
   15960:	bl	24f20 <ftello64@plt+0x138b0>
   15964:	add	r3, sp, #4
   15968:	mov	r2, r0
   1596c:	mov	r1, r7
   15970:	add	r0, sp, #28
   15974:	bl	26b30 <ftello64@plt+0x154c0>
   15978:	str	r0, [sp, #20]
   1597c:	cmn	r0, #1
   15980:	streq	r4, [sp, #20]
   15984:	strbeq	r5, [sp, #24]
   15988:	beq	157cc <ftello64@plt+0x415c>
   1598c:	cmn	r0, #2
   15990:	beq	159e8 <ftello64@plt+0x4378>
   15994:	cmp	r0, #0
   15998:	bne	159bc <ftello64@plt+0x434c>
   1599c:	str	r4, [sp, #20]
   159a0:	ldr	r3, [sp, #16]
   159a4:	ldrb	r3, [r3]
   159a8:	cmp	r3, #0
   159ac:	bne	159fc <ftello64@plt+0x438c>
   159b0:	ldr	r3, [sp, #28]
   159b4:	cmp	r3, #0
   159b8:	bne	15a10 <ftello64@plt+0x43a0>
   159bc:	strb	r4, [sp, #24]
   159c0:	add	r0, sp, #4
   159c4:	bl	11370 <mbsinit@plt>
   159c8:	cmp	r0, #0
   159cc:	strbne	r5, [sp]
   159d0:	b	157cc <ftello64@plt+0x415c>
   159d4:	ldr	r3, [pc, #248]	; 15ad4 <ftello64@plt+0x4464>
   159d8:	mov	r2, #143	; 0x8f
   159dc:	ldr	r1, [pc, #244]	; 15ad8 <ftello64@plt+0x4468>
   159e0:	ldr	r0, [pc, #244]	; 15adc <ftello64@plt+0x446c>
   159e4:	bl	11664 <__assert_fail@plt>
   159e8:	ldr	r0, [sp, #16]
   159ec:	bl	114fc <strlen@plt>
   159f0:	str	r0, [sp, #20]
   159f4:	strb	r5, [sp, #24]
   159f8:	b	157cc <ftello64@plt+0x415c>
   159fc:	ldr	r3, [pc, #208]	; 15ad4 <ftello64@plt+0x4464>
   15a00:	mov	r2, #171	; 0xab
   15a04:	ldr	r1, [pc, #204]	; 15ad8 <ftello64@plt+0x4468>
   15a08:	ldr	r0, [pc, #208]	; 15ae0 <ftello64@plt+0x4470>
   15a0c:	bl	11664 <__assert_fail@plt>
   15a10:	ldr	r3, [pc, #188]	; 15ad4 <ftello64@plt+0x4464>
   15a14:	mov	r2, #172	; 0xac
   15a18:	ldr	r1, [pc, #184]	; 15ad8 <ftello64@plt+0x4468>
   15a1c:	ldr	r0, [pc, #192]	; 15ae4 <ftello64@plt+0x4474>
   15a20:	bl	11664 <__assert_fail@plt>
   15a24:	ldr	r3, [sp, #28]
   15a28:	cmp	r3, #0
   15a2c:	bne	157dc <ftello64@plt+0x416c>
   15a30:	b	15ab4 <ftello64@plt+0x4444>
   15a34:	cmp	r9, r7
   15a38:	movcs	sl, r4
   15a3c:	bcs	15a60 <ftello64@plt+0x43f0>
   15a40:	bl	114d8 <__ctype_b_loc@plt>
   15a44:	ldrb	r3, [r7, #-1]
   15a48:	ldr	r2, [r0]
   15a4c:	lsl	r3, r3, #1
   15a50:	ldrh	sl, [r2, r3]
   15a54:	lsr	sl, sl, #3
   15a58:	eor	sl, sl, #1
   15a5c:	and	sl, sl, #1
   15a60:	mov	r0, r8
   15a64:	bl	114fc <strlen@plt>
   15a68:	ldrb	r9, [r7, r0]
   15a6c:	cmp	r9, #0
   15a70:	moveq	r9, r4
   15a74:	beq	15a94 <ftello64@plt+0x4424>
   15a78:	bl	114d8 <__ctype_b_loc@plt>
   15a7c:	ldr	r3, [r0]
   15a80:	lsl	r9, r9, #1
   15a84:	ldrh	r9, [r3, r9]
   15a88:	lsr	r9, r9, #3
   15a8c:	eor	r9, r9, #1
   15a90:	and	r9, r9, #1
   15a94:	ands	r9, sl, r9
   15a98:	bne	15ab4 <ftello64@plt+0x4444>
   15a9c:	ldrb	r3, [r7]
   15aa0:	cmp	r3, #0
   15aa4:	beq	15ab4 <ftello64@plt+0x4444>
   15aa8:	add	r9, r7, #1
   15aac:	b	157e4 <ftello64@plt+0x4174>
   15ab0:	mov	r9, #0
   15ab4:	mov	r0, r8
   15ab8:	bl	14f9c <ftello64@plt+0x392c>
   15abc:	mov	r0, r9
   15ac0:	add	sp, sp, #116	; 0x74
   15ac4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ac8:	mov	r9, #0
   15acc:	b	15ab4 <ftello64@plt+0x4444>
   15ad0:	andeq	sl, r2, r0, lsr #13
   15ad4:	andeq	r9, r2, ip, asr pc
   15ad8:	andeq	r9, r2, r0, ror pc
   15adc:	andeq	r9, r2, r0, lsl #31
   15ae0:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   15ae4:			; <UNDEFINED> instruction: 0x00029fb0
   15ae8:	push	{r4, r5, r6, lr}
   15aec:	sub	sp, sp, #8
   15af0:	mov	r5, r0
   15af4:	mov	r2, #5
   15af8:	mov	r1, r0
   15afc:	mov	r0, #0
   15b00:	bl	113ac <dcgettext@plt>
   15b04:	mov	r4, r0
   15b08:	cmp	r5, r0
   15b0c:	beq	15b20 <ftello64@plt+0x44b0>
   15b10:	mov	r1, r5
   15b14:	bl	15278 <ftello64@plt+0x3c08>
   15b18:	cmp	r0, #0
   15b1c:	beq	15b2c <ftello64@plt+0x44bc>
   15b20:	mov	r0, r4
   15b24:	add	sp, sp, #8
   15b28:	pop	{r4, r5, r6, pc}
   15b2c:	mov	r0, r4
   15b30:	bl	114fc <strlen@plt>
   15b34:	mov	r6, r0
   15b38:	mov	r0, r5
   15b3c:	bl	114fc <strlen@plt>
   15b40:	add	r0, r6, r0
   15b44:	add	r0, r0, #4
   15b48:	bl	259b0 <ftello64@plt+0x14340>
   15b4c:	mov	r6, r0
   15b50:	str	r5, [sp, #4]
   15b54:	str	r4, [sp]
   15b58:	ldr	r3, [pc, #16]	; 15b70 <ftello64@plt+0x4500>
   15b5c:	mvn	r2, #0
   15b60:	mov	r1, #1
   15b64:	bl	1152c <__sprintf_chk@plt>
   15b68:	mov	r4, r6
   15b6c:	b	15b20 <ftello64@plt+0x44b0>
   15b70:	andeq	r9, r2, r4, asr #31
   15b74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15b78:	sub	sp, sp, #12
   15b7c:	mov	r7, r0
   15b80:	mov	r5, r1
   15b84:	mov	r2, #5
   15b88:	mov	r1, r0
   15b8c:	mov	r0, #0
   15b90:	bl	113ac <dcgettext@plt>
   15b94:	mov	r9, r0
   15b98:	bl	26a5c <ftello64@plt+0x153ec>
   15b9c:	mov	fp, r0
   15ba0:	ldr	r1, [pc, #552]	; 15dd0 <ftello64@plt+0x4760>
   15ba4:	bl	26700 <ftello64@plt+0x15090>
   15ba8:	cmp	r0, #0
   15bac:	moveq	sl, r5
   15bb0:	moveq	r4, #0
   15bb4:	moveq	r8, r4
   15bb8:	bne	15c00 <ftello64@plt+0x4590>
   15bbc:	cmp	r5, #0
   15bc0:	movne	r6, r5
   15bc4:	beq	15cc8 <ftello64@plt+0x4658>
   15bc8:	mov	r1, r7
   15bcc:	mov	r0, r9
   15bd0:	bl	112e0 <strcmp@plt>
   15bd4:	cmp	r0, #0
   15bd8:	bne	15cd8 <ftello64@plt+0x4668>
   15bdc:	cmp	r8, #0
   15be0:	cmpne	r8, r6
   15be4:	bne	15db8 <ftello64@plt+0x4748>
   15be8:	cmp	r4, #0
   15bec:	cmpne	r4, r6
   15bf0:	bne	15dc4 <ftello64@plt+0x4754>
   15bf4:	mov	r0, r6
   15bf8:	add	sp, sp, #12
   15bfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15c00:	ldr	sl, [pc, #456]	; 15dd0 <ftello64@plt+0x4760>
   15c04:	mov	r2, fp
   15c08:	mov	r1, sl
   15c0c:	mov	r0, r5
   15c10:	bl	25ffc <ftello64@plt+0x1498c>
   15c14:	mov	r8, r0
   15c18:	mov	r0, fp
   15c1c:	bl	114fc <strlen@plt>
   15c20:	mov	r4, r0
   15c24:	add	r0, r0, #11
   15c28:	bl	259b0 <ftello64@plt+0x14340>
   15c2c:	mov	r6, r0
   15c30:	mov	r2, r4
   15c34:	mov	r1, fp
   15c38:	bl	1134c <memcpy@plt>
   15c3c:	add	r2, r6, r4
   15c40:	ldr	r3, [pc, #396]	; 15dd4 <ftello64@plt+0x4764>
   15c44:	ldm	r3!, {r0, r1}
   15c48:	str	r0, [r6, r4]
   15c4c:	str	r1, [r2, #4]
   15c50:	ldrh	r1, [r3]
   15c54:	ldrb	r3, [r3, #2]
   15c58:	strh	r1, [r2, #8]
   15c5c:	strb	r3, [r2, #10]
   15c60:	mov	r2, r6
   15c64:	mov	r1, sl
   15c68:	mov	r0, r5
   15c6c:	bl	25ffc <ftello64@plt+0x1498c>
   15c70:	mov	r4, r0
   15c74:	mov	r0, r6
   15c78:	bl	14f9c <ftello64@plt+0x392c>
   15c7c:	cmp	r4, #0
   15c80:	beq	15cb0 <ftello64@plt+0x4640>
   15c84:	mov	r1, #63	; 0x3f
   15c88:	mov	r0, r4
   15c8c:	bl	11508 <strchr@plt>
   15c90:	cmp	r0, #0
   15c94:	beq	15cbc <ftello64@plt+0x464c>
   15c98:	mov	r0, r4
   15c9c:	bl	14f9c <ftello64@plt+0x392c>
   15ca0:	mov	r5, r8
   15ca4:	mov	r4, #0
   15ca8:	mov	sl, r4
   15cac:	b	15bbc <ftello64@plt+0x454c>
   15cb0:	mov	r5, r8
   15cb4:	mov	sl, #0
   15cb8:	b	15bbc <ftello64@plt+0x454c>
   15cbc:	mov	sl, r4
   15cc0:	mov	r5, r8
   15cc4:	b	15bbc <ftello64@plt+0x454c>
   15cc8:	cmp	sl, #0
   15ccc:	movne	r6, sl
   15cd0:	moveq	r6, r7
   15cd4:	b	15bc8 <ftello64@plt+0x4558>
   15cd8:	mov	r1, r7
   15cdc:	mov	r0, r9
   15ce0:	bl	15278 <ftello64@plt+0x3c08>
   15ce4:	cmp	r0, #0
   15ce8:	bne	15d24 <ftello64@plt+0x46b4>
   15cec:	cmp	r5, #0
   15cf0:	beq	15d08 <ftello64@plt+0x4698>
   15cf4:	mov	r1, r5
   15cf8:	mov	r0, r9
   15cfc:	bl	15278 <ftello64@plt+0x3c08>
   15d00:	cmp	r0, #0
   15d04:	bne	15d24 <ftello64@plt+0x46b4>
   15d08:	cmp	sl, #0
   15d0c:	beq	15d50 <ftello64@plt+0x46e0>
   15d10:	mov	r1, sl
   15d14:	mov	r0, r9
   15d18:	bl	15278 <ftello64@plt+0x3c08>
   15d1c:	cmp	r0, #0
   15d20:	beq	15d50 <ftello64@plt+0x46e0>
   15d24:	cmp	r8, #0
   15d28:	beq	15d34 <ftello64@plt+0x46c4>
   15d2c:	mov	r0, r8
   15d30:	bl	14f9c <ftello64@plt+0x392c>
   15d34:	cmp	r4, #0
   15d38:	moveq	r6, r9
   15d3c:	beq	15bf4 <ftello64@plt+0x4584>
   15d40:	mov	r0, r4
   15d44:	bl	14f9c <ftello64@plt+0x392c>
   15d48:	mov	r6, r9
   15d4c:	b	15bf4 <ftello64@plt+0x4584>
   15d50:	mov	r0, r9
   15d54:	bl	114fc <strlen@plt>
   15d58:	mov	r5, r0
   15d5c:	mov	r0, r6
   15d60:	bl	114fc <strlen@plt>
   15d64:	add	r0, r5, r0
   15d68:	add	r0, r0, #4
   15d6c:	bl	259b0 <ftello64@plt+0x14340>
   15d70:	mov	r5, r0
   15d74:	str	r6, [sp, #4]
   15d78:	str	r9, [sp]
   15d7c:	ldr	r3, [pc, #84]	; 15dd8 <ftello64@plt+0x4768>
   15d80:	mvn	r2, #0
   15d84:	mov	r1, #1
   15d88:	bl	1152c <__sprintf_chk@plt>
   15d8c:	cmp	r8, #0
   15d90:	beq	15d9c <ftello64@plt+0x472c>
   15d94:	mov	r0, r8
   15d98:	bl	14f9c <ftello64@plt+0x392c>
   15d9c:	cmp	r4, #0
   15da0:	moveq	r6, r5
   15da4:	beq	15bf4 <ftello64@plt+0x4584>
   15da8:	mov	r0, r4
   15dac:	bl	14f9c <ftello64@plt+0x392c>
   15db0:	mov	r6, r5
   15db4:	b	15bf4 <ftello64@plt+0x4584>
   15db8:	mov	r0, r8
   15dbc:	bl	14f9c <ftello64@plt+0x392c>
   15dc0:	b	15be8 <ftello64@plt+0x4578>
   15dc4:	mov	r0, r4
   15dc8:	bl	14f9c <ftello64@plt+0x392c>
   15dcc:	b	15bf4 <ftello64@plt+0x4584>
   15dd0:	andeq	r9, r2, ip, asr #31
   15dd4:	ldrdeq	r9, [r2], -r4
   15dd8:	andeq	r9, r2, r4, asr #31
   15ddc:	push	{r4, r5, r6, lr}
   15de0:	mov	r5, r0
   15de4:	mov	r4, r1
   15de8:	mov	r2, #48	; 0x30
   15dec:	mov	r1, #0
   15df0:	bl	11550 <memset@plt>
   15df4:	cmp	r4, #10
   15df8:	beq	15e08 <ftello64@plt+0x4798>
   15dfc:	str	r4, [r5]
   15e00:	mov	r0, r5
   15e04:	pop	{r4, r5, r6, pc}
   15e08:	bl	1164c <abort@plt>
   15e0c:	push	{r4, r5, r6, lr}
   15e10:	mov	r4, r0
   15e14:	mov	r5, r1
   15e18:	mov	r2, #5
   15e1c:	mov	r1, r0
   15e20:	mov	r0, #0
   15e24:	bl	113ac <dcgettext@plt>
   15e28:	cmp	r4, r0
   15e2c:	popne	{r4, r5, r6, pc}
   15e30:	bl	26a5c <ftello64@plt+0x153ec>
   15e34:	ldrb	r3, [r0]
   15e38:	bic	r3, r3, #32
   15e3c:	cmp	r3, #85	; 0x55
   15e40:	beq	15ebc <ftello64@plt+0x484c>
   15e44:	cmp	r3, #71	; 0x47
   15e48:	bne	15f18 <ftello64@plt+0x48a8>
   15e4c:	ldrb	r3, [r0, #1]
   15e50:	bic	r3, r3, #32
   15e54:	cmp	r3, #66	; 0x42
   15e58:	bne	15f18 <ftello64@plt+0x48a8>
   15e5c:	ldrb	r3, [r0, #2]
   15e60:	cmp	r3, #49	; 0x31
   15e64:	bne	15f18 <ftello64@plt+0x48a8>
   15e68:	ldrb	r3, [r0, #3]
   15e6c:	cmp	r3, #56	; 0x38
   15e70:	bne	15f18 <ftello64@plt+0x48a8>
   15e74:	ldrb	r3, [r0, #4]
   15e78:	cmp	r3, #48	; 0x30
   15e7c:	bne	15f18 <ftello64@plt+0x48a8>
   15e80:	ldrb	r3, [r0, #5]
   15e84:	cmp	r3, #51	; 0x33
   15e88:	bne	15f18 <ftello64@plt+0x48a8>
   15e8c:	ldrb	r3, [r0, #6]
   15e90:	cmp	r3, #48	; 0x30
   15e94:	bne	15f18 <ftello64@plt+0x48a8>
   15e98:	ldrb	r3, [r0, #7]
   15e9c:	cmp	r3, #0
   15ea0:	bne	15f18 <ftello64@plt+0x48a8>
   15ea4:	ldrb	r2, [r4]
   15ea8:	ldr	r3, [pc, #124]	; 15f2c <ftello64@plt+0x48bc>
   15eac:	ldr	r0, [pc, #124]	; 15f30 <ftello64@plt+0x48c0>
   15eb0:	cmp	r2, #96	; 0x60
   15eb4:	movne	r0, r3
   15eb8:	pop	{r4, r5, r6, pc}
   15ebc:	ldrb	r3, [r0, #1]
   15ec0:	bic	r3, r3, #32
   15ec4:	cmp	r3, #84	; 0x54
   15ec8:	bne	15f18 <ftello64@plt+0x48a8>
   15ecc:	ldrb	r3, [r0, #2]
   15ed0:	bic	r3, r3, #32
   15ed4:	cmp	r3, #70	; 0x46
   15ed8:	bne	15f18 <ftello64@plt+0x48a8>
   15edc:	ldrb	r3, [r0, #3]
   15ee0:	cmp	r3, #45	; 0x2d
   15ee4:	bne	15f18 <ftello64@plt+0x48a8>
   15ee8:	ldrb	r3, [r0, #4]
   15eec:	cmp	r3, #56	; 0x38
   15ef0:	bne	15f18 <ftello64@plt+0x48a8>
   15ef4:	ldrb	r3, [r0, #5]
   15ef8:	cmp	r3, #0
   15efc:	bne	15f18 <ftello64@plt+0x48a8>
   15f00:	ldrb	r2, [r4]
   15f04:	ldr	r3, [pc, #40]	; 15f34 <ftello64@plt+0x48c4>
   15f08:	ldr	r0, [pc, #40]	; 15f38 <ftello64@plt+0x48c8>
   15f0c:	cmp	r2, #96	; 0x60
   15f10:	movne	r0, r3
   15f14:	pop	{r4, r5, r6, pc}
   15f18:	ldr	r3, [pc, #28]	; 15f3c <ftello64@plt+0x48cc>
   15f1c:	ldr	r0, [pc, #28]	; 15f40 <ftello64@plt+0x48d0>
   15f20:	cmp	r5, #9
   15f24:	movne	r0, r3
   15f28:	pop	{r4, r5, r6, pc}
   15f2c:	andeq	sl, r2, r8, lsr r0
   15f30:	andeq	sl, r2, r0, asr #32
   15f34:	andeq	sl, r2, r4, lsr r0
   15f38:	andeq	sl, r2, r4, asr #32
   15f3c:	andeq	sl, r2, ip, lsr r0
   15f40:	andeq	r9, r2, r4, lsl sp
   15f44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15f48:	sub	sp, sp, #116	; 0x74
   15f4c:	str	r0, [sp, #36]	; 0x24
   15f50:	mov	sl, r1
   15f54:	str	r2, [sp, #52]	; 0x34
   15f58:	str	r3, [sp, #28]
   15f5c:	ldr	r8, [sp, #152]	; 0x98
   15f60:	bl	11424 <__ctype_get_mb_cur_max@plt>
   15f64:	str	r0, [sp, #84]	; 0x54
   15f68:	ldr	r3, [sp, #156]	; 0x9c
   15f6c:	lsr	r3, r3, #1
   15f70:	and	r3, r3, #1
   15f74:	str	r3, [sp, #32]
   15f78:	mov	r3, #1
   15f7c:	str	r3, [sp, #40]	; 0x28
   15f80:	mov	r3, #0
   15f84:	str	r3, [sp, #80]	; 0x50
   15f88:	str	r3, [sp, #44]	; 0x2c
   15f8c:	str	r3, [sp, #48]	; 0x30
   15f90:	str	r3, [sp, #60]	; 0x3c
   15f94:	str	r3, [sp, #72]	; 0x48
   15f98:	str	r3, [sp, #76]	; 0x4c
   15f9c:	mov	r7, sl
   15fa0:	mov	sl, r8
   15fa4:	cmp	sl, #10
   15fa8:	ldrls	pc, [pc, sl, lsl #2]
   15fac:	b	16164 <ftello64@plt+0x4af4>
   15fb0:	andeq	r6, r1, r4, lsl r0
   15fb4:	andeq	r5, r1, r4, ror #31
   15fb8:	andeq	r6, r1, r0, asr #2
   15fbc:	ldrdeq	r5, [r1], -ip
   15fc0:	strdeq	r6, [r1], -r4
   15fc4:	andeq	r6, r1, r4, lsr #32
   15fc8:	muleq	r1, r0, r0
   15fcc:	andeq	r6, r1, r8, ror #2
   15fd0:	andeq	r6, r1, r0, rrx
   15fd4:	andeq	r6, r1, r0, rrx
   15fd8:	andeq	r6, r1, r0, rrx
   15fdc:	mov	r3, #1
   15fe0:	str	r3, [sp, #48]	; 0x30
   15fe4:	mov	r3, #1
   15fe8:	str	r3, [sp, #32]
   15fec:	str	r3, [sp, #60]	; 0x3c
   15ff0:	ldr	r3, [pc, #4068]	; 16fdc <ftello64@plt+0x596c>
   15ff4:	str	r3, [sp, #72]	; 0x48
   15ff8:	mov	fp, #0
   15ffc:	mov	sl, #2
   16000:	mov	r6, #0
   16004:	ldr	r3, [sp, #48]	; 0x30
   16008:	eor	r3, r3, #1
   1600c:	str	r3, [sp, #68]	; 0x44
   16010:	b	168f8 <ftello64@plt+0x5288>
   16014:	mov	r3, #0
   16018:	str	r3, [sp, #32]
   1601c:	mov	fp, r3
   16020:	b	16000 <ftello64@plt+0x4990>
   16024:	ldr	r3, [sp, #32]
   16028:	cmp	r3, #0
   1602c:	bne	16180 <ftello64@plt+0x4b10>
   16030:	cmp	r7, #0
   16034:	beq	161a0 <ftello64@plt+0x4b30>
   16038:	ldr	r3, [sp, #36]	; 0x24
   1603c:	mov	r2, #34	; 0x22
   16040:	strb	r2, [r3]
   16044:	mov	r3, #1
   16048:	str	r3, [sp, #48]	; 0x30
   1604c:	str	r3, [sp, #60]	; 0x3c
   16050:	ldr	r3, [pc, #3980]	; 16fe4 <ftello64@plt+0x5974>
   16054:	str	r3, [sp, #72]	; 0x48
   16058:	mov	fp, #1
   1605c:	b	16000 <ftello64@plt+0x4990>
   16060:	cmp	sl, #10
   16064:	beq	16088 <ftello64@plt+0x4a18>
   16068:	mov	r1, sl
   1606c:	ldr	r0, [pc, #3948]	; 16fe0 <ftello64@plt+0x5970>
   16070:	bl	15e0c <ftello64@plt+0x479c>
   16074:	str	r0, [sp, #164]	; 0xa4
   16078:	mov	r1, sl
   1607c:	ldr	r0, [pc, #3928]	; 16fdc <ftello64@plt+0x596c>
   16080:	bl	15e0c <ftello64@plt+0x479c>
   16084:	str	r0, [sp, #168]	; 0xa8
   16088:	ldr	r3, [sp, #32]
   1608c:	cmp	r3, #0
   16090:	movne	fp, #0
   16094:	bne	160cc <ftello64@plt+0x4a5c>
   16098:	ldr	r3, [sp, #164]	; 0xa4
   1609c:	ldrb	r3, [r3]
   160a0:	cmp	r3, #0
   160a4:	beq	160ec <ftello64@plt+0x4a7c>
   160a8:	ldr	r2, [sp, #164]	; 0xa4
   160ac:	mov	fp, #0
   160b0:	ldr	r1, [sp, #36]	; 0x24
   160b4:	cmp	r7, fp
   160b8:	strbhi	r3, [r1, fp]
   160bc:	add	fp, fp, #1
   160c0:	ldrb	r3, [r2, #1]!
   160c4:	cmp	r3, #0
   160c8:	bne	160b4 <ftello64@plt+0x4a44>
   160cc:	ldr	r0, [sp, #168]	; 0xa8
   160d0:	bl	114fc <strlen@plt>
   160d4:	str	r0, [sp, #60]	; 0x3c
   160d8:	ldr	r3, [sp, #168]	; 0xa8
   160dc:	str	r3, [sp, #72]	; 0x48
   160e0:	mov	r3, #1
   160e4:	str	r3, [sp, #48]	; 0x30
   160e8:	b	16000 <ftello64@plt+0x4990>
   160ec:	mov	fp, #0
   160f0:	b	160cc <ftello64@plt+0x4a5c>
   160f4:	ldr	r3, [sp, #32]
   160f8:	cmp	r3, #0
   160fc:	bne	161bc <ftello64@plt+0x4b4c>
   16100:	mov	r3, #1
   16104:	str	r3, [sp, #48]	; 0x30
   16108:	cmp	r7, #0
   1610c:	beq	161d8 <ftello64@plt+0x4b68>
   16110:	ldr	r3, [sp, #36]	; 0x24
   16114:	mov	r2, #39	; 0x27
   16118:	strb	r2, [r3]
   1611c:	mov	r3, #0
   16120:	str	r3, [sp, #32]
   16124:	mov	r3, #1
   16128:	str	r3, [sp, #60]	; 0x3c
   1612c:	ldr	r3, [pc, #3752]	; 16fdc <ftello64@plt+0x596c>
   16130:	str	r3, [sp, #72]	; 0x48
   16134:	mov	fp, #1
   16138:	mov	sl, #2
   1613c:	b	16000 <ftello64@plt+0x4990>
   16140:	ldr	r3, [sp, #32]
   16144:	cmp	r3, #0
   16148:	beq	16108 <ftello64@plt+0x4a98>
   1614c:	mov	r3, #1
   16150:	str	r3, [sp, #60]	; 0x3c
   16154:	ldr	r3, [pc, #3712]	; 16fdc <ftello64@plt+0x596c>
   16158:	str	r3, [sp, #72]	; 0x48
   1615c:	mov	fp, #0
   16160:	b	16000 <ftello64@plt+0x4990>
   16164:	bl	1164c <abort@plt>
   16168:	mov	r3, #0
   1616c:	str	r3, [sp, #32]
   16170:	mov	r3, #1
   16174:	str	r3, [sp, #48]	; 0x30
   16178:	mov	fp, #0
   1617c:	b	16000 <ftello64@plt+0x4990>
   16180:	ldr	r3, [sp, #32]
   16184:	str	r3, [sp, #48]	; 0x30
   16188:	mov	r3, #1
   1618c:	str	r3, [sp, #60]	; 0x3c
   16190:	ldr	r3, [pc, #3660]	; 16fe4 <ftello64@plt+0x5974>
   16194:	str	r3, [sp, #72]	; 0x48
   16198:	mov	fp, #0
   1619c:	b	16000 <ftello64@plt+0x4990>
   161a0:	mov	r3, #1
   161a4:	str	r3, [sp, #48]	; 0x30
   161a8:	str	r3, [sp, #60]	; 0x3c
   161ac:	ldr	r3, [pc, #3632]	; 16fe4 <ftello64@plt+0x5974>
   161b0:	str	r3, [sp, #72]	; 0x48
   161b4:	mov	fp, #1
   161b8:	b	16000 <ftello64@plt+0x4990>
   161bc:	mov	r3, #1
   161c0:	str	r3, [sp, #60]	; 0x3c
   161c4:	ldr	r3, [pc, #3600]	; 16fdc <ftello64@plt+0x596c>
   161c8:	str	r3, [sp, #72]	; 0x48
   161cc:	mov	fp, #0
   161d0:	mov	sl, #2
   161d4:	b	16000 <ftello64@plt+0x4990>
   161d8:	mov	r3, #0
   161dc:	str	r3, [sp, #32]
   161e0:	mov	r3, #1
   161e4:	str	r3, [sp, #60]	; 0x3c
   161e8:	ldr	r3, [pc, #3564]	; 16fdc <ftello64@plt+0x596c>
   161ec:	str	r3, [sp, #72]	; 0x48
   161f0:	mov	fp, #1
   161f4:	mov	sl, #2
   161f8:	b	16000 <ftello64@plt+0x4990>
   161fc:	mov	r3, #0
   16200:	str	r3, [sp, #56]	; 0x38
   16204:	ldr	r3, [sp, #52]	; 0x34
   16208:	add	r2, r3, r6
   1620c:	str	r2, [sp, #64]	; 0x40
   16210:	ldrb	r4, [r3, r6]
   16214:	cmp	r4, #126	; 0x7e
   16218:	ldrls	pc, [pc, r4, lsl #2]
   1621c:	b	16a58 <ftello64@plt+0x53e8>
   16220:	andeq	r6, r1, r8, lsr r4
   16224:	andeq	r6, r1, r8, asr sl
   16228:	andeq	r6, r1, r8, asr sl
   1622c:	andeq	r6, r1, r8, asr sl
   16230:	andeq	r6, r1, r8, asr sl
   16234:	andeq	r6, r1, r8, asr sl
   16238:	andeq	r6, r1, r8, asr sl
   1623c:	muleq	r1, r4, r7
   16240:	andeq	r6, r1, r0, lsr r4
   16244:	andeq	r6, r1, ip, asr #14
   16248:	andeq	r6, r1, r4, asr #14
   1624c:			; <UNDEFINED> instruction: 0x000166b4
   16250:	andeq	r6, r1, ip, lsr #13
   16254:	andeq	r6, r1, r8, lsr #8
   16258:	andeq	r6, r1, r8, asr sl
   1625c:	andeq	r6, r1, r8, asr sl
   16260:	andeq	r6, r1, r8, asr sl
   16264:	andeq	r6, r1, r8, asr sl
   16268:	andeq	r6, r1, r8, asr sl
   1626c:	andeq	r6, r1, r8, asr sl
   16270:	andeq	r6, r1, r8, asr sl
   16274:	andeq	r6, r1, r8, asr sl
   16278:	andeq	r6, r1, r8, asr sl
   1627c:	andeq	r6, r1, r8, asr sl
   16280:	andeq	r6, r1, r8, asr sl
   16284:	andeq	r6, r1, r8, asr sl
   16288:	andeq	r6, r1, r8, asr sl
   1628c:	andeq	r6, r1, r8, asr sl
   16290:	andeq	r6, r1, r8, asr sl
   16294:	andeq	r6, r1, r8, asr sl
   16298:	andeq	r6, r1, r8, asr sl
   1629c:	andeq	r6, r1, r8, asr sl
   162a0:	andeq	r6, r1, r8, ror #15
   162a4:	andeq	r6, r1, r4, ror #15
   162a8:	andeq	r6, r1, r4, ror #15
   162ac:			; <UNDEFINED> instruction: 0x000167bc
   162b0:	andeq	r6, r1, r4, ror #15
   162b4:	andeq	r6, r1, ip, lsr #28
   162b8:	andeq	r6, r1, r4, ror #15
   162bc:			; <UNDEFINED> instruction: 0x000169bc
   162c0:	andeq	r6, r1, r4, ror #15
   162c4:	andeq	r6, r1, r4, ror #15
   162c8:	andeq	r6, r1, r4, ror #15
   162cc:	andeq	r6, r1, ip, lsr #28
   162d0:	andeq	r6, r1, ip, lsr #28
   162d4:	andeq	r6, r1, ip, lsr #28
   162d8:	andeq	r6, r1, ip, lsr #28
   162dc:	andeq	r6, r1, ip, lsr #28
   162e0:	andeq	r6, r1, ip, lsr #28
   162e4:	andeq	r6, r1, ip, lsr #28
   162e8:	andeq	r6, r1, ip, lsr #28
   162ec:	andeq	r6, r1, ip, lsr #28
   162f0:	andeq	r6, r1, ip, lsr #28
   162f4:	andeq	r6, r1, ip, lsr #28
   162f8:	andeq	r6, r1, ip, lsr #28
   162fc:	andeq	r6, r1, ip, lsr #28
   16300:	andeq	r6, r1, ip, lsr #28
   16304:	andeq	r6, r1, ip, lsr #28
   16308:	andeq	r6, r1, ip, lsr #28
   1630c:	andeq	r6, r1, r4, ror #15
   16310:	andeq	r6, r1, r4, ror #15
   16314:	andeq	r6, r1, r4, ror #15
   16318:	andeq	r6, r1, r4, ror #15
   1631c:	andeq	r6, r1, r0, asr #10
   16320:	andeq	r6, r1, r8, asr sl
   16324:	andeq	r6, r1, ip, lsr #28
   16328:	andeq	r6, r1, ip, lsr #28
   1632c:	andeq	r6, r1, ip, lsr #28
   16330:	andeq	r6, r1, ip, lsr #28
   16334:	andeq	r6, r1, ip, lsr #28
   16338:	andeq	r6, r1, ip, lsr #28
   1633c:	andeq	r6, r1, ip, lsr #28
   16340:	andeq	r6, r1, ip, lsr #28
   16344:	andeq	r6, r1, ip, lsr #28
   16348:	andeq	r6, r1, ip, lsr #28
   1634c:	andeq	r6, r1, ip, lsr #28
   16350:	andeq	r6, r1, ip, lsr #28
   16354:	andeq	r6, r1, ip, lsr #28
   16358:	andeq	r6, r1, ip, lsr #28
   1635c:	andeq	r6, r1, ip, lsr #28
   16360:	andeq	r6, r1, ip, lsr #28
   16364:	andeq	r6, r1, ip, lsr #28
   16368:	andeq	r6, r1, ip, lsr #28
   1636c:	andeq	r6, r1, ip, lsr #28
   16370:	andeq	r6, r1, ip, lsr #28
   16374:	andeq	r6, r1, ip, lsr #28
   16378:	andeq	r6, r1, ip, lsr #28
   1637c:	andeq	r6, r1, ip, lsr #28
   16380:	andeq	r6, r1, ip, lsr #28
   16384:	andeq	r6, r1, ip, lsr #28
   16388:	andeq	r6, r1, ip, lsr #28
   1638c:	andeq	r6, r1, r4, ror #15
   16390:			; <UNDEFINED> instruction: 0x000166bc
   16394:	andeq	r6, r1, ip, lsr #28
   16398:	andeq	r6, r1, r4, ror #15
   1639c:	andeq	r6, r1, ip, lsr #28
   163a0:	andeq	r6, r1, r4, ror #15
   163a4:	andeq	r6, r1, ip, lsr #28
   163a8:	andeq	r6, r1, ip, lsr #28
   163ac:	andeq	r6, r1, ip, lsr #28
   163b0:	andeq	r6, r1, ip, lsr #28
   163b4:	andeq	r6, r1, ip, lsr #28
   163b8:	andeq	r6, r1, ip, lsr #28
   163bc:	andeq	r6, r1, ip, lsr #28
   163c0:	andeq	r6, r1, ip, lsr #28
   163c4:	andeq	r6, r1, ip, lsr #28
   163c8:	andeq	r6, r1, ip, lsr #28
   163cc:	andeq	r6, r1, ip, lsr #28
   163d0:	andeq	r6, r1, ip, lsr #28
   163d4:	andeq	r6, r1, ip, lsr #28
   163d8:	andeq	r6, r1, ip, lsr #28
   163dc:	andeq	r6, r1, ip, lsr #28
   163e0:	andeq	r6, r1, ip, lsr #28
   163e4:	andeq	r6, r1, ip, lsr #28
   163e8:	andeq	r6, r1, ip, lsr #28
   163ec:	andeq	r6, r1, ip, lsr #28
   163f0:	andeq	r6, r1, ip, lsr #28
   163f4:	andeq	r6, r1, ip, lsr #28
   163f8:	andeq	r6, r1, ip, lsr #28
   163fc:	andeq	r6, r1, ip, lsr #28
   16400:	andeq	r6, r1, ip, lsr #28
   16404:	andeq	r6, r1, ip, lsr #28
   16408:	andeq	r6, r1, ip, lsr #28
   1640c:	muleq	r1, ip, r7
   16410:	andeq	r6, r1, r4, ror #15
   16414:	muleq	r1, ip, r7
   16418:			; <UNDEFINED> instruction: 0x000167bc
   1641c:	mov	r3, #0
   16420:	str	r3, [sp, #56]	; 0x38
   16424:	b	16204 <ftello64@plt+0x4b94>
   16428:	mov	r3, #114	; 0x72
   1642c:	b	16750 <ftello64@plt+0x50e0>
   16430:	mov	r3, #98	; 0x62
   16434:	b	16768 <ftello64@plt+0x50f8>
   16438:	ldr	r3, [sp, #48]	; 0x30
   1643c:	cmp	r3, #0
   16440:	beq	16528 <ftello64@plt+0x4eb8>
   16444:	ldr	r3, [sp, #32]
   16448:	cmp	r3, #0
   1644c:	bne	16fb0 <ftello64@plt+0x5940>
   16450:	ldr	r3, [sp, #44]	; 0x2c
   16454:	eor	r3, r3, #1
   16458:	cmp	sl, #2
   1645c:	movne	r3, #0
   16460:	andeq	r3, r3, #1
   16464:	cmp	r3, #0
   16468:	moveq	r2, fp
   1646c:	beq	164b0 <ftello64@plt+0x4e40>
   16470:	cmp	r7, fp
   16474:	ldrhi	r2, [sp, #36]	; 0x24
   16478:	movhi	r1, #39	; 0x27
   1647c:	strbhi	r1, [r2, fp]
   16480:	add	r2, fp, #1
   16484:	cmp	r7, r2
   16488:	ldrhi	r1, [sp, #36]	; 0x24
   1648c:	movhi	r0, #36	; 0x24
   16490:	strbhi	r0, [r1, r2]
   16494:	add	r2, fp, #2
   16498:	cmp	r7, r2
   1649c:	ldrhi	r1, [sp, #36]	; 0x24
   164a0:	movhi	r0, #39	; 0x27
   164a4:	strbhi	r0, [r1, r2]
   164a8:	add	r2, fp, #3
   164ac:	str	r3, [sp, #44]	; 0x2c
   164b0:	cmp	r7, r2
   164b4:	ldrhi	r3, [sp, #36]	; 0x24
   164b8:	movhi	r1, #92	; 0x5c
   164bc:	strbhi	r1, [r3, r2]
   164c0:	add	fp, r2, #1
   164c4:	cmp	r5, #0
   164c8:	beq	16e34 <ftello64@plt+0x57c4>
   164cc:	add	r3, r6, #1
   164d0:	ldr	r1, [sp, #28]
   164d4:	cmp	r1, r3
   164d8:	bls	16e44 <ftello64@plt+0x57d4>
   164dc:	ldr	r1, [sp, #52]	; 0x34
   164e0:	ldrb	r3, [r1, r3]
   164e4:	sub	r3, r3, #48	; 0x30
   164e8:	uxtb	r3, r3
   164ec:	cmp	r3, #9
   164f0:	bhi	16e50 <ftello64@plt+0x57e0>
   164f4:	cmp	r7, fp
   164f8:	movhi	r3, #48	; 0x30
   164fc:	ldrhi	r1, [sp, #36]	; 0x24
   16500:	strbhi	r3, [r1, fp]
   16504:	add	r3, r2, #2
   16508:	cmp	r7, r3
   1650c:	movhi	r1, #48	; 0x30
   16510:	ldrhi	r0, [sp, #36]	; 0x24
   16514:	strbhi	r1, [r0, r3]
   16518:	add	fp, r2, #3
   1651c:	ldr	r8, [sp, #32]
   16520:	mov	r4, #48	; 0x30
   16524:	b	16800 <ftello64@plt+0x5190>
   16528:	ldr	r3, [sp, #156]	; 0x9c
   1652c:	tst	r3, #1
   16530:	bne	168f4 <ftello64@plt+0x5284>
   16534:	ldr	r5, [sp, #48]	; 0x30
   16538:	mov	r8, r5
   1653c:	b	16800 <ftello64@plt+0x5190>
   16540:	cmp	sl, #2
   16544:	beq	1655c <ftello64@plt+0x4eec>
   16548:	cmp	sl, #5
   1654c:	beq	16574 <ftello64@plt+0x4f04>
   16550:	mov	r8, #0
   16554:	mov	r5, r8
   16558:	b	16800 <ftello64@plt+0x5190>
   1655c:	ldr	r3, [sp, #32]
   16560:	cmp	r3, #0
   16564:	bne	16fc4 <ftello64@plt+0x5954>
   16568:	mov	r8, r3
   1656c:	mov	r5, r3
   16570:	b	16800 <ftello64@plt+0x5190>
   16574:	ldr	r3, [sp, #156]	; 0x9c
   16578:	tst	r3, #4
   1657c:	beq	16e5c <ftello64@plt+0x57ec>
   16580:	add	r3, r6, #2
   16584:	ldr	r2, [sp, #28]
   16588:	cmp	r2, r3
   1658c:	bls	16e68 <ftello64@plt+0x57f8>
   16590:	ldr	r2, [sp, #52]	; 0x34
   16594:	add	r2, r2, r6
   16598:	ldrb	r2, [r2, #1]
   1659c:	cmp	r2, #63	; 0x3f
   165a0:	movne	r8, #0
   165a4:	movne	r5, r8
   165a8:	bne	16800 <ftello64@plt+0x5190>
   165ac:	ldr	r2, [sp, #52]	; 0x34
   165b0:	ldrb	r2, [r2, r3]
   165b4:	sub	r1, r2, #33	; 0x21
   165b8:	cmp	r1, #29
   165bc:	ldrls	pc, [pc, r1, lsl #2]
   165c0:	b	16e74 <ftello64@plt+0x5804>
   165c4:	andeq	r6, r1, ip, lsr r6
   165c8:	andeq	r6, r1, r4, ror lr
   165cc:	andeq	r6, r1, r4, ror lr
   165d0:	andeq	r6, r1, r4, ror lr
   165d4:	andeq	r6, r1, r4, ror lr
   165d8:	andeq	r6, r1, r4, ror lr
   165dc:	andeq	r6, r1, ip, lsr r6
   165e0:	andeq	r6, r1, ip, lsr r6
   165e4:	andeq	r6, r1, ip, lsr r6
   165e8:	andeq	r6, r1, r4, ror lr
   165ec:	andeq	r6, r1, r4, ror lr
   165f0:	andeq	r6, r1, r4, ror lr
   165f4:	andeq	r6, r1, ip, lsr r6
   165f8:	andeq	r6, r1, r4, ror lr
   165fc:	andeq	r6, r1, ip, lsr r6
   16600:	andeq	r6, r1, r4, ror lr
   16604:	andeq	r6, r1, r4, ror lr
   16608:	andeq	r6, r1, r4, ror lr
   1660c:	andeq	r6, r1, r4, ror lr
   16610:	andeq	r6, r1, r4, ror lr
   16614:	andeq	r6, r1, r4, ror lr
   16618:	andeq	r6, r1, r4, ror lr
   1661c:	andeq	r6, r1, r4, ror lr
   16620:	andeq	r6, r1, r4, ror lr
   16624:	andeq	r6, r1, r4, ror lr
   16628:	andeq	r6, r1, r4, ror lr
   1662c:	andeq	r6, r1, r4, ror lr
   16630:	andeq	r6, r1, ip, lsr r6
   16634:	andeq	r6, r1, ip, lsr r6
   16638:	andeq	r6, r1, ip, lsr r6
   1663c:	ldr	r1, [sp, #32]
   16640:	cmp	r1, #0
   16644:	bne	17084 <ftello64@plt+0x5a14>
   16648:	cmp	r7, fp
   1664c:	movhi	r1, #63	; 0x3f
   16650:	ldrhi	r0, [sp, #36]	; 0x24
   16654:	strbhi	r1, [r0, fp]
   16658:	add	r1, fp, #1
   1665c:	cmp	r7, r1
   16660:	ldrhi	r0, [sp, #36]	; 0x24
   16664:	movhi	ip, #34	; 0x22
   16668:	strbhi	ip, [r0, r1]
   1666c:	add	r1, fp, #2
   16670:	cmp	r7, r1
   16674:	ldrhi	r0, [sp, #36]	; 0x24
   16678:	movhi	ip, #34	; 0x22
   1667c:	strbhi	ip, [r0, r1]
   16680:	add	r1, fp, #3
   16684:	cmp	r7, r1
   16688:	movhi	r0, #63	; 0x3f
   1668c:	ldrhi	ip, [sp, #36]	; 0x24
   16690:	strbhi	r0, [ip, r1]
   16694:	add	fp, fp, #4
   16698:	ldr	r5, [sp, #32]
   1669c:	mov	r8, r5
   166a0:	mov	r4, r2
   166a4:	mov	r6, r3
   166a8:	b	16800 <ftello64@plt+0x5190>
   166ac:	mov	r3, #102	; 0x66
   166b0:	b	16768 <ftello64@plt+0x50f8>
   166b4:	mov	r3, #118	; 0x76
   166b8:	b	16768 <ftello64@plt+0x50f8>
   166bc:	cmp	sl, #2
   166c0:	beq	1672c <ftello64@plt+0x50bc>
   166c4:	ldr	r3, [sp, #48]	; 0x30
   166c8:	ldr	r2, [sp, #32]
   166cc:	and	r3, r3, r2
   166d0:	tst	r9, r3
   166d4:	moveq	r3, r4
   166d8:	beq	16768 <ftello64@plt+0x50f8>
   166dc:	mov	r8, #0
   166e0:	mov	r5, r8
   166e4:	eor	r5, r5, #1
   166e8:	ldr	r3, [sp, #44]	; 0x2c
   166ec:	and	r5, r5, r3
   166f0:	tst	r5, #255	; 0xff
   166f4:	beq	168d4 <ftello64@plt+0x5264>
   166f8:	cmp	r7, fp
   166fc:	ldrhi	r3, [sp, #36]	; 0x24
   16700:	movhi	r2, #39	; 0x27
   16704:	strbhi	r2, [r3, fp]
   16708:	add	r3, fp, #1
   1670c:	cmp	r7, r3
   16710:	ldrhi	r2, [sp, #36]	; 0x24
   16714:	movhi	r1, #39	; 0x27
   16718:	strbhi	r1, [r2, r3]
   1671c:	add	fp, fp, #2
   16720:	mov	r3, #0
   16724:	str	r3, [sp, #44]	; 0x2c
   16728:	b	168d4 <ftello64@plt+0x5264>
   1672c:	ldr	r3, [sp, #32]
   16730:	cmp	r3, #0
   16734:	bne	16fd0 <ftello64@plt+0x5960>
   16738:	mov	r8, r3
   1673c:	mov	r5, r3
   16740:	b	166e4 <ftello64@plt+0x5074>
   16744:	mov	r3, #110	; 0x6e
   16748:	b	16750 <ftello64@plt+0x50e0>
   1674c:	mov	r3, #116	; 0x74
   16750:	ldr	r2, [sp, #32]
   16754:	cmp	sl, #2
   16758:	movne	r2, #0
   1675c:	andeq	r2, r2, #1
   16760:	cmp	r2, #0
   16764:	bne	16788 <ftello64@plt+0x5118>
   16768:	ldr	r2, [sp, #48]	; 0x30
   1676c:	cmp	r2, #0
   16770:	moveq	r8, r2
   16774:	moveq	r5, r2
   16778:	beq	16800 <ftello64@plt+0x5190>
   1677c:	mov	r4, r3
   16780:	mov	r8, #0
   16784:	b	16858 <ftello64@plt+0x51e8>
   16788:	mov	r8, sl
   1678c:	mov	sl, r7
   16790:	b	16ffc <ftello64@plt+0x598c>
   16794:	mov	r3, #97	; 0x61
   16798:	b	16768 <ftello64@plt+0x50f8>
   1679c:	ldr	r3, [sp, #28]
   167a0:	cmn	r3, #1
   167a4:	beq	167d0 <ftello64@plt+0x5160>
   167a8:	ldr	r3, [sp, #28]
   167ac:	subs	r3, r3, #1
   167b0:	movne	r3, #1
   167b4:	cmp	r3, #0
   167b8:	bne	16e80 <ftello64@plt+0x5810>
   167bc:	cmp	r6, #0
   167c0:	beq	167e8 <ftello64@plt+0x5178>
   167c4:	mov	r8, #0
   167c8:	mov	r5, r8
   167cc:	b	16800 <ftello64@plt+0x5190>
   167d0:	ldr	r3, [sp, #52]	; 0x34
   167d4:	ldrb	r3, [r3, #1]
   167d8:	adds	r3, r3, #0
   167dc:	movne	r3, #1
   167e0:	b	167b4 <ftello64@plt+0x5144>
   167e4:	mov	r8, #0
   167e8:	ldr	r5, [sp, #32]
   167ec:	cmp	sl, #2
   167f0:	movne	r5, #0
   167f4:	andeq	r5, r5, #1
   167f8:	cmp	r5, #0
   167fc:	bne	169b0 <ftello64@plt+0x5340>
   16800:	ldr	r3, [sp, #68]	; 0x44
   16804:	cmp	sl, #2
   16808:	orreq	r3, r3, #1
   1680c:	eor	r3, r3, #1
   16810:	ldr	r2, [sp, #32]
   16814:	orr	r3, r2, r3
   16818:	tst	r3, #255	; 0xff
   1681c:	beq	1684c <ftello64@plt+0x51dc>
   16820:	ldr	r3, [sp, #160]	; 0xa0
   16824:	cmp	r3, #0
   16828:	beq	1684c <ftello64@plt+0x51dc>
   1682c:	lsr	r2, r4, #5
   16830:	uxtb	r2, r2
   16834:	and	r3, r4, #31
   16838:	ldr	r1, [sp, #160]	; 0xa0
   1683c:	ldr	r2, [r1, r2, lsl #2]
   16840:	lsr	r3, r2, r3
   16844:	tst	r3, #1
   16848:	bne	16858 <ftello64@plt+0x51e8>
   1684c:	ldr	r3, [sp, #56]	; 0x38
   16850:	cmp	r3, #0
   16854:	beq	166e4 <ftello64@plt+0x5074>
   16858:	ldr	r3, [sp, #32]
   1685c:	cmp	r3, #0
   16860:	bne	1706c <ftello64@plt+0x59fc>
   16864:	ldr	r3, [sp, #44]	; 0x2c
   16868:	eor	r3, r3, #1
   1686c:	cmp	sl, #2
   16870:	movne	r3, #0
   16874:	andeq	r3, r3, #1
   16878:	cmp	r3, #0
   1687c:	beq	168c0 <ftello64@plt+0x5250>
   16880:	cmp	r7, fp
   16884:	ldrhi	r2, [sp, #36]	; 0x24
   16888:	movhi	r1, #39	; 0x27
   1688c:	strbhi	r1, [r2, fp]
   16890:	add	r2, fp, #1
   16894:	cmp	r7, r2
   16898:	ldrhi	r1, [sp, #36]	; 0x24
   1689c:	movhi	r0, #36	; 0x24
   168a0:	strbhi	r0, [r1, r2]
   168a4:	add	r2, fp, #2
   168a8:	cmp	r7, r2
   168ac:	ldrhi	r1, [sp, #36]	; 0x24
   168b0:	movhi	r0, #39	; 0x27
   168b4:	strbhi	r0, [r1, r2]
   168b8:	add	fp, fp, #3
   168bc:	str	r3, [sp, #44]	; 0x2c
   168c0:	cmp	r7, fp
   168c4:	ldrhi	r3, [sp, #36]	; 0x24
   168c8:	movhi	r2, #92	; 0x5c
   168cc:	strbhi	r2, [r3, fp]
   168d0:	add	fp, fp, #1
   168d4:	cmp	fp, r7
   168d8:	ldrcc	r3, [sp, #36]	; 0x24
   168dc:	strbcc	r4, [r3, fp]
   168e0:	add	fp, fp, #1
   168e4:	ldr	r3, [sp, #40]	; 0x28
   168e8:	cmp	r8, #0
   168ec:	moveq	r3, #0
   168f0:	str	r3, [sp, #40]	; 0x28
   168f4:	add	r6, r6, #1
   168f8:	ldr	r3, [sp, #28]
   168fc:	cmn	r3, #1
   16900:	beq	16e8c <ftello64@plt+0x581c>
   16904:	ldr	r3, [sp, #28]
   16908:	subs	r8, r3, r6
   1690c:	movne	r8, #1
   16910:	cmp	r8, #0
   16914:	beq	16ea0 <ftello64@plt+0x5830>
   16918:	ldr	r5, [sp, #48]	; 0x30
   1691c:	cmp	sl, #2
   16920:	moveq	r5, #0
   16924:	andne	r5, r5, #1
   16928:	ldr	r3, [sp, #60]	; 0x3c
   1692c:	adds	r9, r3, #0
   16930:	movne	r9, #1
   16934:	ands	r2, r5, r9
   16938:	str	r2, [sp, #56]	; 0x38
   1693c:	beq	16204 <ftello64@plt+0x4b94>
   16940:	add	r4, r6, r3
   16944:	ldr	r2, [sp, #28]
   16948:	cmp	r3, #1
   1694c:	movls	r3, #0
   16950:	movhi	r3, #1
   16954:	cmn	r2, #1
   16958:	movne	r3, #0
   1695c:	cmp	r3, #0
   16960:	beq	16970 <ftello64@plt+0x5300>
   16964:	ldr	r0, [sp, #52]	; 0x34
   16968:	bl	114fc <strlen@plt>
   1696c:	str	r0, [sp, #28]
   16970:	ldr	r3, [sp, #28]
   16974:	cmp	r3, r4
   16978:	bcc	161fc <ftello64@plt+0x4b8c>
   1697c:	ldr	r2, [sp, #60]	; 0x3c
   16980:	ldr	r1, [sp, #72]	; 0x48
   16984:	ldr	r3, [sp, #52]	; 0x34
   16988:	add	r0, r3, r6
   1698c:	bl	11388 <memcmp@plt>
   16990:	cmp	r0, #0
   16994:	bne	1641c <ftello64@plt+0x4dac>
   16998:	ldr	r3, [sp, #32]
   1699c:	cmp	r3, #0
   169a0:	beq	16204 <ftello64@plt+0x4b94>
   169a4:	mov	r8, sl
   169a8:	mov	sl, r7
   169ac:	b	16ffc <ftello64@plt+0x598c>
   169b0:	mov	r8, sl
   169b4:	mov	sl, r7
   169b8:	b	16ffc <ftello64@plt+0x598c>
   169bc:	cmp	sl, #2
   169c0:	strne	r8, [sp, #80]	; 0x50
   169c4:	movne	r5, #0
   169c8:	bne	16800 <ftello64@plt+0x5190>
   169cc:	ldr	r3, [sp, #32]
   169d0:	cmp	r3, #0
   169d4:	bne	16fe8 <ftello64@plt+0x5978>
   169d8:	ldr	r2, [sp, #76]	; 0x4c
   169dc:	adds	r3, r7, #0
   169e0:	movne	r3, #1
   169e4:	cmp	r2, #0
   169e8:	movne	r3, #0
   169ec:	cmp	r3, #0
   169f0:	movne	r3, #0
   169f4:	bne	16a24 <ftello64@plt+0x53b4>
   169f8:	cmp	r7, fp
   169fc:	ldrhi	r3, [sp, #36]	; 0x24
   16a00:	movhi	r2, #39	; 0x27
   16a04:	strbhi	r2, [r3, fp]
   16a08:	add	r3, fp, #1
   16a0c:	cmp	r7, r3
   16a10:	ldrhi	r2, [sp, #36]	; 0x24
   16a14:	movhi	r1, #92	; 0x5c
   16a18:	strbhi	r1, [r2, r3]
   16a1c:	mov	r3, r7
   16a20:	ldr	r7, [sp, #76]	; 0x4c
   16a24:	add	r2, fp, #2
   16a28:	cmp	r2, r3
   16a2c:	ldrcc	r1, [sp, #36]	; 0x24
   16a30:	movcc	r0, #39	; 0x27
   16a34:	strbcc	r0, [r1, r2]
   16a38:	add	fp, fp, #3
   16a3c:	ldr	r2, [sp, #32]
   16a40:	mov	r5, r2
   16a44:	str	r8, [sp, #80]	; 0x50
   16a48:	str	r2, [sp, #44]	; 0x2c
   16a4c:	str	r7, [sp, #76]	; 0x4c
   16a50:	mov	r7, r3
   16a54:	b	16800 <ftello64@plt+0x5190>
   16a58:	ldr	r5, [sp, #84]	; 0x54
   16a5c:	cmp	r5, #1
   16a60:	beq	16a90 <ftello64@plt+0x5420>
   16a64:	mov	r3, #0
   16a68:	str	r3, [sp, #104]	; 0x68
   16a6c:	str	r3, [sp, #108]	; 0x6c
   16a70:	ldr	r3, [sp, #28]
   16a74:	cmn	r3, #1
   16a78:	beq	16ac4 <ftello64@plt+0x5454>
   16a7c:	mov	r3, #0
   16a80:	str	r4, [sp, #88]	; 0x58
   16a84:	str	fp, [sp, #92]	; 0x5c
   16a88:	mov	fp, r3
   16a8c:	b	16bec <ftello64@plt+0x557c>
   16a90:	bl	114d8 <__ctype_b_loc@plt>
   16a94:	ldr	r2, [r0]
   16a98:	lsl	r3, r4, #1
   16a9c:	ldrh	r8, [r2, r3]
   16aa0:	lsr	r8, r8, #14
   16aa4:	and	r8, r8, #1
   16aa8:	mov	r2, r5
   16aac:	eor	r5, r8, #1
   16ab0:	ldr	r3, [sp, #48]	; 0x30
   16ab4:	and	r5, r5, r3
   16ab8:	ands	r5, r5, #255	; 0xff
   16abc:	beq	16800 <ftello64@plt+0x5190>
   16ac0:	b	16c84 <ftello64@plt+0x5614>
   16ac4:	ldr	r0, [sp, #52]	; 0x34
   16ac8:	bl	114fc <strlen@plt>
   16acc:	str	r0, [sp, #28]
   16ad0:	b	16a7c <ftello64@plt+0x540c>
   16ad4:	mov	r2, fp
   16ad8:	mov	r1, r4
   16adc:	ldr	r4, [sp, #88]	; 0x58
   16ae0:	ldr	fp, [sp, #92]	; 0x5c
   16ae4:	ldr	r0, [sp, #28]
   16ae8:	cmp	r0, r5
   16aec:	bls	16cb8 <ftello64@plt+0x5648>
   16af0:	ldrb	r3, [r1]
   16af4:	cmp	r3, #0
   16af8:	beq	16cc0 <ftello64@plt+0x5650>
   16afc:	mov	r3, r1
   16b00:	add	r2, r2, #1
   16b04:	add	r1, r6, r2
   16b08:	cmp	r0, r1
   16b0c:	bls	16cc8 <ftello64@plt+0x5658>
   16b10:	ldrb	r1, [r3, #1]!
   16b14:	cmp	r1, #0
   16b18:	bne	16b00 <ftello64@plt+0x5490>
   16b1c:	mov	r8, #0
   16b20:	b	16c7c <ftello64@plt+0x560c>
   16b24:	cmp	r4, r5
   16b28:	beq	16bc8 <ftello64@plt+0x5558>
   16b2c:	ldrb	r3, [r4, #1]!
   16b30:	sub	r3, r3, #91	; 0x5b
   16b34:	cmp	r3, #33	; 0x21
   16b38:	ldrls	pc, [pc, r3, lsl #2]
   16b3c:	b	16b24 <ftello64@plt+0x54b4>
   16b40:	strdeq	r6, [r1], -r4
   16b44:	strdeq	r6, [r1], -r4
   16b48:	andeq	r6, r1, r4, lsr #22
   16b4c:	strdeq	r6, [r1], -r4
   16b50:	andeq	r6, r1, r4, lsr #22
   16b54:	strdeq	r6, [r1], -r4
   16b58:	andeq	r6, r1, r4, lsr #22
   16b5c:	andeq	r6, r1, r4, lsr #22
   16b60:	andeq	r6, r1, r4, lsr #22
   16b64:	andeq	r6, r1, r4, lsr #22
   16b68:	andeq	r6, r1, r4, lsr #22
   16b6c:	andeq	r6, r1, r4, lsr #22
   16b70:	andeq	r6, r1, r4, lsr #22
   16b74:	andeq	r6, r1, r4, lsr #22
   16b78:	andeq	r6, r1, r4, lsr #22
   16b7c:	andeq	r6, r1, r4, lsr #22
   16b80:	andeq	r6, r1, r4, lsr #22
   16b84:	andeq	r6, r1, r4, lsr #22
   16b88:	andeq	r6, r1, r4, lsr #22
   16b8c:	andeq	r6, r1, r4, lsr #22
   16b90:	andeq	r6, r1, r4, lsr #22
   16b94:	andeq	r6, r1, r4, lsr #22
   16b98:	andeq	r6, r1, r4, lsr #22
   16b9c:	andeq	r6, r1, r4, lsr #22
   16ba0:	andeq	r6, r1, r4, lsr #22
   16ba4:	andeq	r6, r1, r4, lsr #22
   16ba8:	andeq	r6, r1, r4, lsr #22
   16bac:	andeq	r6, r1, r4, lsr #22
   16bb0:	andeq	r6, r1, r4, lsr #22
   16bb4:	andeq	r6, r1, r4, lsr #22
   16bb8:	andeq	r6, r1, r4, lsr #22
   16bbc:	andeq	r6, r1, r4, lsr #22
   16bc0:	andeq	r6, r1, r4, lsr #22
   16bc4:	strdeq	r6, [r1], -r4
   16bc8:	ldr	r0, [sp, #100]	; 0x64
   16bcc:	bl	113f4 <iswprint@plt>
   16bd0:	cmp	r0, #0
   16bd4:	moveq	r8, #0
   16bd8:	add	fp, fp, r9
   16bdc:	add	r0, sp, #104	; 0x68
   16be0:	bl	11370 <mbsinit@plt>
   16be4:	cmp	r0, #0
   16be8:	bne	16c5c <ftello64@plt+0x55ec>
   16bec:	add	r5, r6, fp
   16bf0:	ldr	r3, [sp, #52]	; 0x34
   16bf4:	add	r4, r3, r5
   16bf8:	add	r3, sp, #104	; 0x68
   16bfc:	ldr	r2, [sp, #28]
   16c00:	sub	r2, r2, r5
   16c04:	mov	r1, r4
   16c08:	add	r0, sp, #100	; 0x64
   16c0c:	bl	26b30 <ftello64@plt+0x154c0>
   16c10:	subs	r9, r0, #0
   16c14:	beq	16cd0 <ftello64@plt+0x5660>
   16c18:	cmn	r9, #1
   16c1c:	beq	16c6c <ftello64@plt+0x55fc>
   16c20:	cmn	r9, #2
   16c24:	beq	16ad4 <ftello64@plt+0x5464>
   16c28:	ldr	r3, [sp, #32]
   16c2c:	cmp	sl, #2
   16c30:	movne	r3, #0
   16c34:	andeq	r3, r3, #1
   16c38:	cmp	r3, #0
   16c3c:	beq	16bc8 <ftello64@plt+0x5558>
   16c40:	cmp	r9, #1
   16c44:	bls	16bc8 <ftello64@plt+0x5558>
   16c48:	sub	r3, r9, #1
   16c4c:	add	r5, r3, r5
   16c50:	ldr	r3, [sp, #52]	; 0x34
   16c54:	add	r5, r3, r5
   16c58:	b	16b2c <ftello64@plt+0x54bc>
   16c5c:	ldr	r4, [sp, #88]	; 0x58
   16c60:	mov	r2, fp
   16c64:	ldr	fp, [sp, #92]	; 0x5c
   16c68:	b	16c7c <ftello64@plt+0x560c>
   16c6c:	ldr	r4, [sp, #88]	; 0x58
   16c70:	mov	r2, fp
   16c74:	ldr	fp, [sp, #92]	; 0x5c
   16c78:	mov	r8, #0
   16c7c:	cmp	r2, #1
   16c80:	bls	16aac <ftello64@plt+0x543c>
   16c84:	add	r1, r6, r2
   16c88:	ldr	ip, [sp, #64]	; 0x40
   16c8c:	mov	r5, #0
   16c90:	eor	r3, r8, #1
   16c94:	ldr	r2, [sp, #48]	; 0x30
   16c98:	and	r3, r3, r2
   16c9c:	uxtb	r3, r3
   16ca0:	ldr	r9, [sp, #32]
   16ca4:	ldr	lr, [sp, #44]	; 0x2c
   16ca8:	ldr	r2, [sp, #56]	; 0x38
   16cac:	str	r8, [sp, #56]	; 0x38
   16cb0:	ldr	r0, [sp, #36]	; 0x24
   16cb4:	b	16d50 <ftello64@plt+0x56e0>
   16cb8:	mov	r8, #0
   16cbc:	b	16c7c <ftello64@plt+0x560c>
   16cc0:	mov	r8, #0
   16cc4:	b	16c7c <ftello64@plt+0x560c>
   16cc8:	mov	r8, #0
   16ccc:	b	16c7c <ftello64@plt+0x560c>
   16cd0:	ldr	r4, [sp, #88]	; 0x58
   16cd4:	mov	r2, fp
   16cd8:	ldr	fp, [sp, #92]	; 0x5c
   16cdc:	b	16c7c <ftello64@plt+0x560c>
   16ce0:	cmp	r2, #0
   16ce4:	beq	16cf8 <ftello64@plt+0x5688>
   16ce8:	cmp	r7, fp
   16cec:	movhi	r2, #92	; 0x5c
   16cf0:	strbhi	r2, [r0, fp]
   16cf4:	add	fp, fp, #1
   16cf8:	add	r8, r6, #1
   16cfc:	cmp	r1, r8
   16d00:	bls	16e08 <ftello64@plt+0x5798>
   16d04:	eor	r2, r5, #1
   16d08:	and	r2, r2, lr
   16d0c:	ands	r2, r2, #255	; 0xff
   16d10:	beq	16e24 <ftello64@plt+0x57b4>
   16d14:	cmp	r7, fp
   16d18:	movhi	r2, #39	; 0x27
   16d1c:	strbhi	r2, [r0, fp]
   16d20:	add	r2, fp, #1
   16d24:	cmp	r7, r2
   16d28:	movhi	lr, #39	; 0x27
   16d2c:	strbhi	lr, [r0, r2]
   16d30:	add	fp, fp, #2
   16d34:	mov	r6, r8
   16d38:	mov	r2, r3
   16d3c:	mov	lr, r3
   16d40:	cmp	r7, fp
   16d44:	strbhi	r4, [r0, fp]
   16d48:	add	fp, fp, #1
   16d4c:	ldrb	r4, [ip, #1]!
   16d50:	cmp	r3, #0
   16d54:	beq	16ce0 <ftello64@plt+0x5670>
   16d58:	cmp	r9, #0
   16d5c:	bne	17060 <ftello64@plt+0x59f0>
   16d60:	eor	r5, lr, #1
   16d64:	cmp	sl, #2
   16d68:	movne	r5, #0
   16d6c:	andeq	r5, r5, #1
   16d70:	cmp	r5, #0
   16d74:	beq	16dac <ftello64@plt+0x573c>
   16d78:	cmp	r7, fp
   16d7c:	movhi	lr, #39	; 0x27
   16d80:	strbhi	lr, [r0, fp]
   16d84:	add	lr, fp, #1
   16d88:	cmp	r7, lr
   16d8c:	movhi	r8, #36	; 0x24
   16d90:	strbhi	r8, [r0, lr]
   16d94:	add	lr, fp, #2
   16d98:	cmp	r7, lr
   16d9c:	movhi	r8, #39	; 0x27
   16da0:	strbhi	r8, [r0, lr]
   16da4:	add	fp, fp, #3
   16da8:	mov	lr, r5
   16dac:	cmp	r7, fp
   16db0:	movhi	r5, #92	; 0x5c
   16db4:	strbhi	r5, [r0, fp]
   16db8:	add	r5, fp, #1
   16dbc:	cmp	r7, r5
   16dc0:	lsrhi	r8, r4, #6
   16dc4:	addhi	r8, r8, #48	; 0x30
   16dc8:	strbhi	r8, [r0, r5]
   16dcc:	add	r8, fp, #2
   16dd0:	cmp	r7, r8
   16dd4:	lsrhi	r5, r4, #3
   16dd8:	andhi	r5, r5, #7
   16ddc:	addhi	r5, r5, #48	; 0x30
   16de0:	strbhi	r5, [r0, r8]
   16de4:	add	fp, fp, #3
   16de8:	and	r4, r4, #7
   16dec:	add	r4, r4, #48	; 0x30
   16df0:	add	r5, r6, #1
   16df4:	cmp	r1, r5
   16df8:	bls	16e14 <ftello64@plt+0x57a4>
   16dfc:	mov	r6, r5
   16e00:	mov	r5, r3
   16e04:	b	16d40 <ftello64@plt+0x56d0>
   16e08:	str	lr, [sp, #44]	; 0x2c
   16e0c:	ldr	r8, [sp, #56]	; 0x38
   16e10:	b	166e4 <ftello64@plt+0x5074>
   16e14:	str	lr, [sp, #44]	; 0x2c
   16e18:	ldr	r8, [sp, #56]	; 0x38
   16e1c:	mov	r5, r3
   16e20:	b	166e4 <ftello64@plt+0x5074>
   16e24:	mov	r6, r8
   16e28:	b	16d40 <ftello64@plt+0x56d0>
   16e2c:	mov	r5, #0
   16e30:	b	16800 <ftello64@plt+0x5190>
   16e34:	mov	r8, r5
   16e38:	ldr	r5, [sp, #48]	; 0x30
   16e3c:	mov	r4, #48	; 0x30
   16e40:	b	16800 <ftello64@plt+0x5190>
   16e44:	ldr	r8, [sp, #32]
   16e48:	mov	r4, #48	; 0x30
   16e4c:	b	16800 <ftello64@plt+0x5190>
   16e50:	ldr	r8, [sp, #32]
   16e54:	mov	r4, #48	; 0x30
   16e58:	b	16800 <ftello64@plt+0x5190>
   16e5c:	mov	r8, #0
   16e60:	mov	r5, r8
   16e64:	b	16800 <ftello64@plt+0x5190>
   16e68:	mov	r8, #0
   16e6c:	mov	r5, r8
   16e70:	b	16800 <ftello64@plt+0x5190>
   16e74:	mov	r8, #0
   16e78:	mov	r5, r8
   16e7c:	b	16800 <ftello64@plt+0x5190>
   16e80:	mov	r8, #0
   16e84:	mov	r5, r8
   16e88:	b	16800 <ftello64@plt+0x5190>
   16e8c:	ldr	r3, [sp, #52]	; 0x34
   16e90:	ldrb	r8, [r3, r6]
   16e94:	adds	r8, r8, #0
   16e98:	movne	r8, #1
   16e9c:	b	16910 <ftello64@plt+0x52a0>
   16ea0:	cmp	sl, #2
   16ea4:	movne	r3, #0
   16ea8:	moveq	r3, #1
   16eac:	ldr	r1, [sp, #32]
   16eb0:	mov	r2, r1
   16eb4:	and	r2, r2, r3
   16eb8:	cmp	fp, #0
   16ebc:	movne	r2, #0
   16ec0:	andeq	r2, r2, #1
   16ec4:	cmp	r2, #0
   16ec8:	bne	17078 <ftello64@plt+0x5a08>
   16ecc:	eor	r2, r1, #1
   16ed0:	and	r3, r3, r2
   16ed4:	ldr	r1, [sp, #80]	; 0x50
   16ed8:	tst	r1, r3
   16edc:	beq	16f54 <ftello64@plt+0x58e4>
   16ee0:	ldr	r3, [sp, #40]	; 0x28
   16ee4:	cmp	r3, #0
   16ee8:	bne	16f10 <ftello64@plt+0x58a0>
   16eec:	ldr	r1, [sp, #76]	; 0x4c
   16ef0:	clz	r3, r7
   16ef4:	lsr	r3, r3, #5
   16ef8:	cmp	r1, #0
   16efc:	moveq	r3, #0
   16f00:	cmp	r3, #0
   16f04:	beq	16f54 <ftello64@plt+0x58e4>
   16f08:	ldr	r7, [sp, #76]	; 0x4c
   16f0c:	b	15fa4 <ftello64@plt+0x4934>
   16f10:	ldr	r3, [sp, #168]	; 0xa8
   16f14:	str	r3, [sp, #16]
   16f18:	ldr	r3, [sp, #164]	; 0xa4
   16f1c:	str	r3, [sp, #12]
   16f20:	ldr	r3, [sp, #160]	; 0xa0
   16f24:	str	r3, [sp, #8]
   16f28:	ldr	r3, [sp, #156]	; 0x9c
   16f2c:	str	r3, [sp, #4]
   16f30:	mov	r3, #5
   16f34:	str	r3, [sp]
   16f38:	ldr	r3, [sp, #28]
   16f3c:	ldr	r2, [sp, #52]	; 0x34
   16f40:	ldr	r1, [sp, #76]	; 0x4c
   16f44:	ldr	r0, [sp, #36]	; 0x24
   16f48:	bl	15f44 <ftello64@plt+0x48d4>
   16f4c:	mov	fp, r0
   16f50:	b	17054 <ftello64@plt+0x59e4>
   16f54:	mov	sl, r7
   16f58:	ldr	r3, [sp, #72]	; 0x48
   16f5c:	cmp	r3, #0
   16f60:	moveq	r2, #0
   16f64:	andne	r2, r2, #1
   16f68:	cmp	r2, #0
   16f6c:	beq	16f9c <ftello64@plt+0x592c>
   16f70:	mov	r2, r3
   16f74:	ldrb	r3, [r3]
   16f78:	cmp	r3, #0
   16f7c:	beq	16f9c <ftello64@plt+0x592c>
   16f80:	ldr	r1, [sp, #36]	; 0x24
   16f84:	cmp	sl, fp
   16f88:	strbhi	r3, [r1, fp]
   16f8c:	add	fp, fp, #1
   16f90:	ldrb	r3, [r2, #1]!
   16f94:	cmp	r3, #0
   16f98:	bne	16f84 <ftello64@plt+0x5914>
   16f9c:	cmp	sl, fp
   16fa0:	movhi	r3, #0
   16fa4:	ldrhi	r2, [sp, #36]	; 0x24
   16fa8:	strbhi	r3, [r2, fp]
   16fac:	b	17054 <ftello64@plt+0x59e4>
   16fb0:	mov	r8, sl
   16fb4:	mov	sl, r7
   16fb8:	ldr	r3, [sp, #32]
   16fbc:	str	r3, [sp, #48]	; 0x30
   16fc0:	b	16ffc <ftello64@plt+0x598c>
   16fc4:	mov	r8, sl
   16fc8:	mov	sl, r7
   16fcc:	b	16ffc <ftello64@plt+0x598c>
   16fd0:	mov	r8, sl
   16fd4:	mov	sl, r7
   16fd8:	b	16ffc <ftello64@plt+0x598c>
   16fdc:	andeq	sl, r2, ip, lsr r0
   16fe0:	andeq	sl, r2, r8, asr #32
   16fe4:	andeq	r9, r2, r4, lsl sp
   16fe8:	mov	r8, sl
   16fec:	mov	sl, r7
   16ff0:	b	16ffc <ftello64@plt+0x598c>
   16ff4:	mov	r8, sl
   16ff8:	mov	sl, r7
   16ffc:	ldr	r3, [sp, #48]	; 0x30
   17000:	cmp	r8, #2
   17004:	movne	r3, #0
   17008:	andeq	r3, r3, #1
   1700c:	cmp	r3, #0
   17010:	movne	r8, #4
   17014:	ldr	r3, [sp, #168]	; 0xa8
   17018:	str	r3, [sp, #16]
   1701c:	ldr	r3, [sp, #164]	; 0xa4
   17020:	str	r3, [sp, #12]
   17024:	mov	r3, #0
   17028:	str	r3, [sp, #8]
   1702c:	ldr	r3, [sp, #156]	; 0x9c
   17030:	bic	r3, r3, #2
   17034:	str	r3, [sp, #4]
   17038:	str	r8, [sp]
   1703c:	ldr	r3, [sp, #28]
   17040:	ldr	r2, [sp, #52]	; 0x34
   17044:	mov	r1, sl
   17048:	ldr	r0, [sp, #36]	; 0x24
   1704c:	bl	15f44 <ftello64@plt+0x48d4>
   17050:	mov	fp, r0
   17054:	mov	r0, fp
   17058:	add	sp, sp, #116	; 0x74
   1705c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17060:	mov	r8, sl
   17064:	mov	sl, r7
   17068:	b	16ffc <ftello64@plt+0x598c>
   1706c:	mov	r8, sl
   17070:	mov	sl, r7
   17074:	b	16ffc <ftello64@plt+0x598c>
   17078:	mov	r8, sl
   1707c:	mov	sl, r7
   17080:	b	16ffc <ftello64@plt+0x598c>
   17084:	mov	r8, sl
   17088:	mov	sl, r7
   1708c:	b	17014 <ftello64@plt+0x59a4>
   17090:	mov	r3, #1
   17094:	str	r3, [sp, #32]
   17098:	str	r3, [sp, #48]	; 0x30
   1709c:	str	r3, [sp, #60]	; 0x3c
   170a0:	ldr	r3, [pc, #-196]	; 16fe4 <ftello64@plt+0x5974>
   170a4:	str	r3, [sp, #72]	; 0x48
   170a8:	mov	fp, #0
   170ac:	mov	sl, #5
   170b0:	b	16000 <ftello64@plt+0x4990>
   170b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   170b8:	sub	sp, sp, #52	; 0x34
   170bc:	mov	r5, r0
   170c0:	str	r1, [sp, #24]
   170c4:	str	r2, [sp, #28]
   170c8:	mov	r4, r3
   170cc:	bl	11514 <__errno_location@plt>
   170d0:	str	r0, [sp, #32]
   170d4:	ldr	r3, [r0]
   170d8:	str	r3, [sp, #36]	; 0x24
   170dc:	ldr	r3, [pc, #396]	; 17270 <ftello64@plt+0x5c00>
   170e0:	ldr	r6, [r3]
   170e4:	cmn	r5, #-2147483647	; 0x80000001
   170e8:	movne	r3, #0
   170ec:	moveq	r3, #1
   170f0:	orrs	r3, r3, r5, lsr #31
   170f4:	bne	17234 <ftello64@plt+0x5bc4>
   170f8:	ldr	r3, [pc, #368]	; 17270 <ftello64@plt+0x5c00>
   170fc:	ldr	r2, [r3, #4]
   17100:	cmp	r5, r2
   17104:	blt	1716c <ftello64@plt+0x5afc>
   17108:	str	r2, [sp, #44]	; 0x2c
   1710c:	add	r3, r3, #8
   17110:	cmp	r6, r3
   17114:	beq	17238 <ftello64@plt+0x5bc8>
   17118:	sub	r2, r5, r2
   1711c:	mov	r3, #8
   17120:	str	r3, [sp]
   17124:	mvn	r3, #-2147483648	; 0x80000000
   17128:	add	r2, r2, #1
   1712c:	add	r1, sp, #44	; 0x2c
   17130:	mov	r0, r6
   17134:	bl	25b5c <ftello64@plt+0x144ec>
   17138:	mov	r6, r0
   1713c:	ldr	r3, [pc, #300]	; 17270 <ftello64@plt+0x5c00>
   17140:	str	r0, [r3]
   17144:	ldr	r7, [pc, #292]	; 17270 <ftello64@plt+0x5c00>
   17148:	ldr	r0, [r7, #4]
   1714c:	ldr	r2, [sp, #44]	; 0x2c
   17150:	sub	r2, r2, r0
   17154:	lsl	r2, r2, #3
   17158:	mov	r1, #0
   1715c:	add	r0, r6, r0, lsl #3
   17160:	bl	11550 <memset@plt>
   17164:	ldr	r3, [sp, #44]	; 0x2c
   17168:	str	r3, [r7, #4]
   1716c:	add	fp, r6, r5, lsl #3
   17170:	ldr	r8, [r6, r5, lsl #3]
   17174:	ldr	r7, [fp, #4]
   17178:	ldr	r9, [r4, #4]
   1717c:	orr	r9, r9, #1
   17180:	add	sl, r4, #8
   17184:	ldr	r3, [r4, #44]	; 0x2c
   17188:	str	r3, [sp, #16]
   1718c:	ldr	r3, [r4, #40]	; 0x28
   17190:	str	r3, [sp, #12]
   17194:	str	sl, [sp, #8]
   17198:	str	r9, [sp, #4]
   1719c:	ldr	r3, [r4]
   171a0:	str	r3, [sp]
   171a4:	ldr	r3, [sp, #28]
   171a8:	ldr	r2, [sp, #24]
   171ac:	mov	r1, r8
   171b0:	mov	r0, r7
   171b4:	bl	15f44 <ftello64@plt+0x48d4>
   171b8:	cmp	r8, r0
   171bc:	bhi	1721c <ftello64@plt+0x5bac>
   171c0:	add	r8, r0, #1
   171c4:	str	r8, [r6, r5, lsl #3]
   171c8:	ldr	r3, [pc, #164]	; 17274 <ftello64@plt+0x5c04>
   171cc:	cmp	r7, r3
   171d0:	beq	171dc <ftello64@plt+0x5b6c>
   171d4:	mov	r0, r7
   171d8:	bl	14f9c <ftello64@plt+0x392c>
   171dc:	mov	r0, r8
   171e0:	bl	259d8 <ftello64@plt+0x14368>
   171e4:	mov	r7, r0
   171e8:	str	r0, [fp, #4]
   171ec:	ldr	r3, [r4, #44]	; 0x2c
   171f0:	str	r3, [sp, #16]
   171f4:	ldr	r3, [r4, #40]	; 0x28
   171f8:	str	r3, [sp, #12]
   171fc:	str	sl, [sp, #8]
   17200:	str	r9, [sp, #4]
   17204:	ldr	r3, [r4]
   17208:	str	r3, [sp]
   1720c:	ldr	r3, [sp, #28]
   17210:	ldr	r2, [sp, #24]
   17214:	mov	r1, r8
   17218:	bl	15f44 <ftello64@plt+0x48d4>
   1721c:	ldr	r3, [sp, #32]
   17220:	ldr	r2, [sp, #36]	; 0x24
   17224:	str	r2, [r3]
   17228:	mov	r0, r7
   1722c:	add	sp, sp, #52	; 0x34
   17230:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17234:	bl	1164c <abort@plt>
   17238:	sub	r2, r5, r2
   1723c:	mov	r3, #8
   17240:	str	r3, [sp]
   17244:	mvn	r3, #-2147483648	; 0x80000000
   17248:	add	r2, r2, #1
   1724c:	add	r1, sp, #44	; 0x2c
   17250:	mov	r0, #0
   17254:	bl	25b5c <ftello64@plt+0x144ec>
   17258:	mov	r6, r0
   1725c:	ldr	r3, [pc, #12]	; 17270 <ftello64@plt+0x5c00>
   17260:	str	r0, [r3], #8
   17264:	ldm	r3, {r0, r1}
   17268:	stm	r6, {r0, r1}
   1726c:	b	17144 <ftello64@plt+0x5ad4>
   17270:	muleq	r3, r0, r1
   17274:	andeq	fp, r3, ip, lsl #16
   17278:	push	{r4, r5, r6, lr}
   1727c:	mov	r4, r0
   17280:	bl	11514 <__errno_location@plt>
   17284:	mov	r5, r0
   17288:	ldr	r6, [r0]
   1728c:	cmp	r4, #0
   17290:	ldr	r3, [pc, #20]	; 172ac <ftello64@plt+0x5c3c>
   17294:	moveq	r4, r3
   17298:	mov	r1, #48	; 0x30
   1729c:	mov	r0, r4
   172a0:	bl	25ec4 <ftello64@plt+0x14854>
   172a4:	str	r6, [r5]
   172a8:	pop	{r4, r5, r6, pc}
   172ac:	andeq	fp, r3, ip, lsl #18
   172b0:	subs	r3, r0, #0
   172b4:	ldr	r2, [pc, #8]	; 172c4 <ftello64@plt+0x5c54>
   172b8:	moveq	r3, r2
   172bc:	ldr	r0, [r3]
   172c0:	bx	lr
   172c4:	andeq	fp, r3, ip, lsl #18
   172c8:	subs	r3, r0, #0
   172cc:	ldr	r2, [pc, #8]	; 172dc <ftello64@plt+0x5c6c>
   172d0:	moveq	r3, r2
   172d4:	str	r1, [r3]
   172d8:	bx	lr
   172dc:	andeq	fp, r3, ip, lsl #18
   172e0:	push	{lr}		; (str lr, [sp, #-4]!)
   172e4:	subs	r3, r0, #0
   172e8:	ldr	r0, [pc, #44]	; 1731c <ftello64@plt+0x5cac>
   172ec:	moveq	r3, r0
   172f0:	add	r3, r3, #8
   172f4:	lsr	lr, r1, #5
   172f8:	and	r1, r1, #31
   172fc:	ldr	ip, [r3, lr, lsl #2]
   17300:	lsr	r0, ip, r1
   17304:	eor	r2, r2, r0
   17308:	and	r2, r2, #1
   1730c:	eor	r1, ip, r2, lsl r1
   17310:	str	r1, [r3, lr, lsl #2]
   17314:	and	r0, r0, #1
   17318:	pop	{pc}		; (ldr pc, [sp], #4)
   1731c:	andeq	fp, r3, ip, lsl #18
   17320:	subs	r3, r0, #0
   17324:	ldr	r2, [pc, #12]	; 17338 <ftello64@plt+0x5cc8>
   17328:	moveq	r3, r2
   1732c:	ldr	r0, [r3, #4]
   17330:	str	r1, [r3, #4]
   17334:	bx	lr
   17338:	andeq	fp, r3, ip, lsl #18
   1733c:	subs	r3, r0, #0
   17340:	ldr	r0, [pc, #40]	; 17370 <ftello64@plt+0x5d00>
   17344:	moveq	r3, r0
   17348:	mov	r0, #10
   1734c:	str	r0, [r3]
   17350:	cmp	r2, #0
   17354:	cmpne	r1, #0
   17358:	beq	17368 <ftello64@plt+0x5cf8>
   1735c:	str	r1, [r3, #40]	; 0x28
   17360:	str	r2, [r3, #44]	; 0x2c
   17364:	bx	lr
   17368:	push	{r4, lr}
   1736c:	bl	1164c <abort@plt>
   17370:	andeq	fp, r3, ip, lsl #18
   17374:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17378:	sub	sp, sp, #24
   1737c:	mov	r7, r0
   17380:	mov	r8, r1
   17384:	mov	r9, r2
   17388:	mov	sl, r3
   1738c:	ldr	r4, [sp, #56]	; 0x38
   17390:	cmp	r4, #0
   17394:	ldr	r3, [pc, #84]	; 173f0 <ftello64@plt+0x5d80>
   17398:	moveq	r4, r3
   1739c:	bl	11514 <__errno_location@plt>
   173a0:	mov	r5, r0
   173a4:	ldr	r6, [r0]
   173a8:	ldr	r3, [r4, #44]	; 0x2c
   173ac:	str	r3, [sp, #16]
   173b0:	ldr	r3, [r4, #40]	; 0x28
   173b4:	str	r3, [sp, #12]
   173b8:	add	r3, r4, #8
   173bc:	str	r3, [sp, #8]
   173c0:	ldr	r3, [r4, #4]
   173c4:	str	r3, [sp, #4]
   173c8:	ldr	r3, [r4]
   173cc:	str	r3, [sp]
   173d0:	mov	r3, sl
   173d4:	mov	r2, r9
   173d8:	mov	r1, r8
   173dc:	mov	r0, r7
   173e0:	bl	15f44 <ftello64@plt+0x48d4>
   173e4:	str	r6, [r5]
   173e8:	add	sp, sp, #24
   173ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   173f0:	andeq	fp, r3, ip, lsl #18
   173f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   173f8:	sub	sp, sp, #44	; 0x2c
   173fc:	str	r0, [sp, #28]
   17400:	str	r1, [sp, #32]
   17404:	mov	r6, r2
   17408:	subs	r4, r3, #0
   1740c:	ldr	r3, [pc, #172]	; 174c0 <ftello64@plt+0x5e50>
   17410:	moveq	r4, r3
   17414:	bl	11514 <__errno_location@plt>
   17418:	mov	r7, r0
   1741c:	ldr	fp, [r0]
   17420:	ldr	r5, [r4, #4]
   17424:	cmp	r6, #0
   17428:	orreq	r5, r5, #1
   1742c:	add	r9, r4, #8
   17430:	ldr	r3, [r4, #44]	; 0x2c
   17434:	str	r3, [sp, #16]
   17438:	ldr	r3, [r4, #40]	; 0x28
   1743c:	str	r3, [sp, #12]
   17440:	str	r9, [sp, #8]
   17444:	str	r5, [sp, #4]
   17448:	ldr	r3, [r4]
   1744c:	str	r3, [sp]
   17450:	ldr	r3, [sp, #32]
   17454:	ldr	r2, [sp, #28]
   17458:	mov	r1, #0
   1745c:	mov	r0, r1
   17460:	bl	15f44 <ftello64@plt+0x48d4>
   17464:	mov	sl, r0
   17468:	add	r8, r0, #1
   1746c:	mov	r0, r8
   17470:	bl	259d8 <ftello64@plt+0x14368>
   17474:	str	r0, [sp, #36]	; 0x24
   17478:	ldr	r3, [r4, #44]	; 0x2c
   1747c:	str	r3, [sp, #16]
   17480:	ldr	r3, [r4, #40]	; 0x28
   17484:	str	r3, [sp, #12]
   17488:	str	r9, [sp, #8]
   1748c:	str	r5, [sp, #4]
   17490:	ldr	r3, [r4]
   17494:	str	r3, [sp]
   17498:	ldr	r3, [sp, #32]
   1749c:	ldr	r2, [sp, #28]
   174a0:	mov	r1, r8
   174a4:	bl	15f44 <ftello64@plt+0x48d4>
   174a8:	str	fp, [r7]
   174ac:	cmp	r6, #0
   174b0:	strne	sl, [r6]
   174b4:	ldr	r0, [sp, #36]	; 0x24
   174b8:	add	sp, sp, #44	; 0x2c
   174bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   174c0:	andeq	fp, r3, ip, lsl #18
   174c4:	push	{r4, lr}
   174c8:	mov	r3, r2
   174cc:	mov	r2, #0
   174d0:	bl	173f4 <ftello64@plt+0x5d84>
   174d4:	pop	{r4, pc}
   174d8:	push	{r4, r5, r6, r7, r8, lr}
   174dc:	ldr	r3, [pc, #140]	; 17570 <ftello64@plt+0x5f00>
   174e0:	ldr	r7, [r3]
   174e4:	ldr	r3, [r3, #4]
   174e8:	cmp	r3, #1
   174ec:	ble	17518 <ftello64@plt+0x5ea8>
   174f0:	mov	r5, r7
   174f4:	mov	r4, #1
   174f8:	ldr	r6, [pc, #112]	; 17570 <ftello64@plt+0x5f00>
   174fc:	ldr	r0, [r5, #12]
   17500:	bl	14f9c <ftello64@plt+0x392c>
   17504:	add	r4, r4, #1
   17508:	add	r5, r5, #8
   1750c:	ldr	r3, [r6, #4]
   17510:	cmp	r3, r4
   17514:	bgt	174fc <ftello64@plt+0x5e8c>
   17518:	ldr	r0, [r7, #4]
   1751c:	ldr	r3, [pc, #80]	; 17574 <ftello64@plt+0x5f04>
   17520:	cmp	r0, r3
   17524:	beq	17540 <ftello64@plt+0x5ed0>
   17528:	bl	14f9c <ftello64@plt+0x392c>
   1752c:	ldr	r3, [pc, #60]	; 17570 <ftello64@plt+0x5f00>
   17530:	mov	r2, #256	; 0x100
   17534:	str	r2, [r3, #8]
   17538:	ldr	r2, [pc, #52]	; 17574 <ftello64@plt+0x5f04>
   1753c:	str	r2, [r3, #12]
   17540:	ldr	r3, [pc, #48]	; 17578 <ftello64@plt+0x5f08>
   17544:	cmp	r7, r3
   17548:	beq	17560 <ftello64@plt+0x5ef0>
   1754c:	mov	r0, r7
   17550:	bl	14f9c <ftello64@plt+0x392c>
   17554:	ldr	r3, [pc, #20]	; 17570 <ftello64@plt+0x5f00>
   17558:	add	r2, r3, #8
   1755c:	str	r2, [r3]
   17560:	mov	r2, #1
   17564:	ldr	r3, [pc, #4]	; 17570 <ftello64@plt+0x5f00>
   17568:	str	r2, [r3, #4]
   1756c:	pop	{r4, r5, r6, r7, r8, pc}
   17570:	muleq	r3, r0, r1
   17574:	andeq	fp, r3, ip, lsl #16
   17578:	muleq	r3, r8, r1
   1757c:	push	{r4, lr}
   17580:	ldr	r3, [pc, #8]	; 17590 <ftello64@plt+0x5f20>
   17584:	mvn	r2, #0
   17588:	bl	170b4 <ftello64@plt+0x5a44>
   1758c:	pop	{r4, pc}
   17590:	andeq	fp, r3, ip, lsl #18
   17594:	push	{r4, lr}
   17598:	ldr	r3, [pc, #4]	; 175a4 <ftello64@plt+0x5f34>
   1759c:	bl	170b4 <ftello64@plt+0x5a44>
   175a0:	pop	{r4, pc}
   175a4:	andeq	fp, r3, ip, lsl #18
   175a8:	push	{r4, lr}
   175ac:	mov	r1, r0
   175b0:	mov	r0, #0
   175b4:	bl	1757c <ftello64@plt+0x5f0c>
   175b8:	pop	{r4, pc}
   175bc:	push	{r4, lr}
   175c0:	mov	r2, r1
   175c4:	mov	r1, r0
   175c8:	mov	r0, #0
   175cc:	bl	17594 <ftello64@plt+0x5f24>
   175d0:	pop	{r4, pc}
   175d4:	push	{r4, r5, lr}
   175d8:	sub	sp, sp, #52	; 0x34
   175dc:	mov	r4, r0
   175e0:	mov	r5, r2
   175e4:	mov	r0, sp
   175e8:	bl	15ddc <ftello64@plt+0x476c>
   175ec:	mov	r3, sp
   175f0:	mvn	r2, #0
   175f4:	mov	r1, r5
   175f8:	mov	r0, r4
   175fc:	bl	170b4 <ftello64@plt+0x5a44>
   17600:	add	sp, sp, #52	; 0x34
   17604:	pop	{r4, r5, pc}
   17608:	push	{r4, r5, r6, lr}
   1760c:	sub	sp, sp, #48	; 0x30
   17610:	mov	r4, r0
   17614:	mov	r5, r2
   17618:	mov	r6, r3
   1761c:	mov	r0, sp
   17620:	bl	15ddc <ftello64@plt+0x476c>
   17624:	mov	r3, sp
   17628:	mov	r2, r6
   1762c:	mov	r1, r5
   17630:	mov	r0, r4
   17634:	bl	170b4 <ftello64@plt+0x5a44>
   17638:	add	sp, sp, #48	; 0x30
   1763c:	pop	{r4, r5, r6, pc}
   17640:	push	{r4, lr}
   17644:	mov	r2, r1
   17648:	mov	r1, r0
   1764c:	mov	r0, #0
   17650:	bl	175d4 <ftello64@plt+0x5f64>
   17654:	pop	{r4, pc}
   17658:	push	{r4, lr}
   1765c:	mov	r3, r2
   17660:	mov	r2, r1
   17664:	mov	r1, r0
   17668:	mov	r0, #0
   1766c:	bl	17608 <ftello64@plt+0x5f98>
   17670:	pop	{r4, pc}
   17674:	push	{r4, r5, r6, lr}
   17678:	sub	sp, sp, #48	; 0x30
   1767c:	mov	r4, r0
   17680:	mov	r5, r1
   17684:	mov	r6, r2
   17688:	mov	ip, sp
   1768c:	ldr	lr, [pc, #64]	; 176d4 <ftello64@plt+0x6064>
   17690:	ldm	lr!, {r0, r1, r2, r3}
   17694:	stmia	ip!, {r0, r1, r2, r3}
   17698:	ldm	lr!, {r0, r1, r2, r3}
   1769c:	stmia	ip!, {r0, r1, r2, r3}
   176a0:	ldm	lr, {r0, r1, r2, r3}
   176a4:	stm	ip, {r0, r1, r2, r3}
   176a8:	mov	r2, #1
   176ac:	mov	r1, r6
   176b0:	mov	r0, sp
   176b4:	bl	172e0 <ftello64@plt+0x5c70>
   176b8:	mov	r3, sp
   176bc:	mov	r2, r5
   176c0:	mov	r1, r4
   176c4:	mov	r0, #0
   176c8:	bl	170b4 <ftello64@plt+0x5a44>
   176cc:	add	sp, sp, #48	; 0x30
   176d0:	pop	{r4, r5, r6, pc}
   176d4:	andeq	fp, r3, ip, lsl #18
   176d8:	push	{r4, lr}
   176dc:	mov	r2, r1
   176e0:	mvn	r1, #0
   176e4:	bl	17674 <ftello64@plt+0x6004>
   176e8:	pop	{r4, pc}
   176ec:	push	{r4, lr}
   176f0:	mov	r1, #58	; 0x3a
   176f4:	bl	176d8 <ftello64@plt+0x6068>
   176f8:	pop	{r4, pc}
   176fc:	push	{r4, lr}
   17700:	mov	r2, #58	; 0x3a
   17704:	bl	17674 <ftello64@plt+0x6004>
   17708:	pop	{r4, pc}
   1770c:	push	{r4, r5, lr}
   17710:	sub	sp, sp, #100	; 0x64
   17714:	mov	r4, r0
   17718:	mov	r5, r2
   1771c:	mov	r0, sp
   17720:	bl	15ddc <ftello64@plt+0x476c>
   17724:	add	lr, sp, #48	; 0x30
   17728:	mov	ip, sp
   1772c:	ldm	ip!, {r0, r1, r2, r3}
   17730:	stmia	lr!, {r0, r1, r2, r3}
   17734:	ldm	ip!, {r0, r1, r2, r3}
   17738:	stmia	lr!, {r0, r1, r2, r3}
   1773c:	ldm	ip, {r0, r1, r2, r3}
   17740:	stm	lr, {r0, r1, r2, r3}
   17744:	mov	r2, #1
   17748:	mov	r1, #58	; 0x3a
   1774c:	add	r0, sp, #48	; 0x30
   17750:	bl	172e0 <ftello64@plt+0x5c70>
   17754:	add	r3, sp, #48	; 0x30
   17758:	mvn	r2, #0
   1775c:	mov	r1, r5
   17760:	mov	r0, r4
   17764:	bl	170b4 <ftello64@plt+0x5a44>
   17768:	add	sp, sp, #100	; 0x64
   1776c:	pop	{r4, r5, pc}
   17770:	push	{r4, r5, r6, r7, lr}
   17774:	sub	sp, sp, #52	; 0x34
   17778:	mov	r4, r0
   1777c:	mov	r6, r1
   17780:	mov	r7, r2
   17784:	mov	r5, r3
   17788:	mov	ip, sp
   1778c:	ldr	lr, [pc, #64]	; 177d4 <ftello64@plt+0x6164>
   17790:	ldm	lr!, {r0, r1, r2, r3}
   17794:	stmia	ip!, {r0, r1, r2, r3}
   17798:	ldm	lr!, {r0, r1, r2, r3}
   1779c:	stmia	ip!, {r0, r1, r2, r3}
   177a0:	ldm	lr, {r0, r1, r2, r3}
   177a4:	stm	ip, {r0, r1, r2, r3}
   177a8:	mov	r2, r7
   177ac:	mov	r1, r6
   177b0:	mov	r0, sp
   177b4:	bl	1733c <ftello64@plt+0x5ccc>
   177b8:	mov	r3, sp
   177bc:	ldr	r2, [sp, #72]	; 0x48
   177c0:	mov	r1, r5
   177c4:	mov	r0, r4
   177c8:	bl	170b4 <ftello64@plt+0x5a44>
   177cc:	add	sp, sp, #52	; 0x34
   177d0:	pop	{r4, r5, r6, r7, pc}
   177d4:	andeq	fp, r3, ip, lsl #18
   177d8:	push	{lr}		; (str lr, [sp, #-4]!)
   177dc:	sub	sp, sp, #12
   177e0:	mvn	ip, #0
   177e4:	str	ip, [sp]
   177e8:	bl	17770 <ftello64@plt+0x6100>
   177ec:	add	sp, sp, #12
   177f0:	pop	{pc}		; (ldr pc, [sp], #4)
   177f4:	push	{r4, lr}
   177f8:	mov	r3, r2
   177fc:	mov	r2, r1
   17800:	mov	r1, r0
   17804:	mov	r0, #0
   17808:	bl	177d8 <ftello64@plt+0x6168>
   1780c:	pop	{r4, pc}
   17810:	push	{lr}		; (str lr, [sp, #-4]!)
   17814:	sub	sp, sp, #12
   17818:	str	r3, [sp]
   1781c:	mov	r3, r2
   17820:	mov	r2, r1
   17824:	mov	r1, r0
   17828:	mov	r0, #0
   1782c:	bl	17770 <ftello64@plt+0x6100>
   17830:	add	sp, sp, #12
   17834:	pop	{pc}		; (ldr pc, [sp], #4)
   17838:	push	{r4, lr}
   1783c:	ldr	r3, [pc, #4]	; 17848 <ftello64@plt+0x61d8>
   17840:	bl	170b4 <ftello64@plt+0x5a44>
   17844:	pop	{r4, pc}
   17848:	andeq	fp, r3, r0, lsr #3
   1784c:	push	{r4, lr}
   17850:	mov	r2, r1
   17854:	mov	r1, r0
   17858:	mov	r0, #0
   1785c:	bl	17838 <ftello64@plt+0x61c8>
   17860:	pop	{r4, pc}
   17864:	push	{r4, lr}
   17868:	mvn	r2, #0
   1786c:	bl	17838 <ftello64@plt+0x61c8>
   17870:	pop	{r4, pc}
   17874:	push	{r4, lr}
   17878:	mov	r1, r0
   1787c:	mov	r0, #0
   17880:	bl	17864 <ftello64@plt+0x61f4>
   17884:	pop	{r4, pc}
   17888:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1788c:	sub	sp, sp, #124	; 0x7c
   17890:	str	r0, [sp, #4]
   17894:	str	r1, [sp, #8]
   17898:	str	r2, [sp, #12]
   1789c:	bl	11574 <fileno@plt>
   178a0:	add	r2, sp, #16
   178a4:	mov	r1, r0
   178a8:	mov	r0, #3
   178ac:	bl	11400 <__fxstat64@plt>
   178b0:	cmp	r0, #0
   178b4:	blt	1794c <ftello64@plt+0x62dc>
   178b8:	ldr	r3, [sp, #32]
   178bc:	and	r3, r3, #61440	; 0xf000
   178c0:	cmp	r3, #32768	; 0x8000
   178c4:	movne	r4, #8192	; 0x2000
   178c8:	beq	178f4 <ftello64@plt+0x6284>
   178cc:	mov	r0, r4
   178d0:	bl	26680 <ftello64@plt+0x15010>
   178d4:	subs	r7, r0, #0
   178d8:	beq	17afc <ftello64@plt+0x648c>
   178dc:	mov	r6, #0
   178e0:	mov	fp, #1
   178e4:	mvn	r9, #-2147483648	; 0x80000000
   178e8:	ldr	r3, [sp, #8]
   178ec:	and	sl, r3, #2
   178f0:	b	17a48 <ftello64@plt+0x63d8>
   178f4:	ldr	r0, [sp, #4]
   178f8:	bl	11670 <ftello64@plt>
   178fc:	cmp	r0, #0
   17900:	sbcs	r3, r1, #0
   17904:	blt	17954 <ftello64@plt+0x62e4>
   17908:	ldrd	r2, [sp, #64]	; 0x40
   1790c:	cmp	r0, r2
   17910:	sbcs	ip, r1, r3
   17914:	bge	1795c <ftello64@plt+0x62ec>
   17918:	subs	r2, r2, r0
   1791c:	sbc	r3, r3, r1
   17920:	mvn	r0, #-2147483647	; 0x80000001
   17924:	mov	r1, #0
   17928:	cmp	r0, r2
   1792c:	sbcs	r1, r1, r3
   17930:	addge	r4, r2, #1
   17934:	bge	178cc <ftello64@plt+0x625c>
   17938:	bl	11514 <__errno_location@plt>
   1793c:	mov	r3, #12
   17940:	str	r3, [r0]
   17944:	mov	r7, #0
   17948:	b	17afc <ftello64@plt+0x648c>
   1794c:	mov	r4, #8192	; 0x2000
   17950:	b	178cc <ftello64@plt+0x625c>
   17954:	mov	r4, #8192	; 0x2000
   17958:	b	178cc <ftello64@plt+0x625c>
   1795c:	mov	r4, #8192	; 0x2000
   17960:	b	178cc <ftello64@plt+0x625c>
   17964:	bl	11514 <__errno_location@plt>
   17968:	ldr	r8, [r0]
   1796c:	ldr	r0, [sp, #4]
   17970:	bl	11334 <ferror@plt>
   17974:	cmp	r0, #0
   17978:	bne	17adc <ftello64@plt+0x646c>
   1797c:	sub	r3, r4, #1
   17980:	cmp	r6, r3
   17984:	bcs	179fc <ftello64@plt+0x638c>
   17988:	ldr	r3, [sp, #8]
   1798c:	tst	r3, #2
   17990:	beq	179e8 <ftello64@plt+0x6378>
   17994:	add	r0, r6, #1
   17998:	bl	26680 <ftello64@plt+0x15010>
   1799c:	subs	r5, r0, #0
   179a0:	beq	179d4 <ftello64@plt+0x6364>
   179a4:	mov	r2, r6
   179a8:	mov	r1, r7
   179ac:	mov	r0, r5
   179b0:	bl	1134c <memcpy@plt>
   179b4:	mvn	r2, #0
   179b8:	mov	r1, r4
   179bc:	mov	r0, r7
   179c0:	bl	115d4 <__explicit_bzero_chk@plt>
   179c4:	mov	r0, r7
   179c8:	bl	14f9c <ftello64@plt+0x392c>
   179cc:	mov	r7, r5
   179d0:	b	179fc <ftello64@plt+0x638c>
   179d4:	mvn	r2, #0
   179d8:	sub	r1, r4, r6
   179dc:	add	r0, r7, r6
   179e0:	bl	115d4 <__explicit_bzero_chk@plt>
   179e4:	b	179fc <ftello64@plt+0x638c>
   179e8:	add	r1, r6, #1
   179ec:	mov	r0, r7
   179f0:	bl	266b0 <ftello64@plt+0x15040>
   179f4:	cmp	r0, #0
   179f8:	movne	r7, r0
   179fc:	mov	r3, #0
   17a00:	strb	r3, [r7, r6]
   17a04:	ldr	r3, [sp, #12]
   17a08:	str	r6, [r3]
   17a0c:	b	17afc <ftello64@plt+0x648c>
   17a10:	bl	11514 <__errno_location@plt>
   17a14:	ldr	r8, [r0]
   17a18:	mvn	r2, #0
   17a1c:	mov	r1, r5
   17a20:	mov	r0, r7
   17a24:	bl	115d4 <__explicit_bzero_chk@plt>
   17a28:	b	17ae8 <ftello64@plt+0x6478>
   17a2c:	mov	r1, r5
   17a30:	mov	r0, r7
   17a34:	bl	266b0 <ftello64@plt+0x15040>
   17a38:	subs	r8, r0, #0
   17a3c:	beq	17acc <ftello64@plt+0x645c>
   17a40:	mov	r4, r5
   17a44:	mov	r7, r8
   17a48:	sub	r5, r4, r6
   17a4c:	ldr	r3, [sp, #4]
   17a50:	mov	r2, r5
   17a54:	mov	r1, fp
   17a58:	add	r0, r7, r6
   17a5c:	bl	11430 <fread@plt>
   17a60:	add	r6, r6, r0
   17a64:	cmp	r5, r0
   17a68:	bne	17964 <ftello64@plt+0x62f4>
   17a6c:	cmn	r4, #-2147483647	; 0x80000001
   17a70:	beq	17ad8 <ftello64@plt+0x6468>
   17a74:	lsr	r5, r4, #1
   17a78:	sub	r3, r9, r5
   17a7c:	cmp	r4, r3
   17a80:	addcc	r5, r4, r5
   17a84:	movcs	r5, r9
   17a88:	cmp	sl, #0
   17a8c:	beq	17a2c <ftello64@plt+0x63bc>
   17a90:	mov	r0, r5
   17a94:	bl	26680 <ftello64@plt+0x15010>
   17a98:	subs	r8, r0, #0
   17a9c:	beq	17a10 <ftello64@plt+0x63a0>
   17aa0:	mov	r2, r4
   17aa4:	mov	r1, r7
   17aa8:	mov	r0, r8
   17aac:	bl	1134c <memcpy@plt>
   17ab0:	mvn	r2, #0
   17ab4:	mov	r1, r4
   17ab8:	mov	r0, r7
   17abc:	bl	115d4 <__explicit_bzero_chk@plt>
   17ac0:	mov	r0, r7
   17ac4:	bl	14f9c <ftello64@plt+0x392c>
   17ac8:	b	17a40 <ftello64@plt+0x63d0>
   17acc:	bl	11514 <__errno_location@plt>
   17ad0:	ldr	r8, [r0]
   17ad4:	b	17ae8 <ftello64@plt+0x6478>
   17ad8:	mov	r8, #12
   17adc:	ldr	r3, [sp, #8]
   17ae0:	tst	r3, #2
   17ae4:	bne	17b08 <ftello64@plt+0x6498>
   17ae8:	mov	r0, r7
   17aec:	bl	14f9c <ftello64@plt+0x392c>
   17af0:	bl	11514 <__errno_location@plt>
   17af4:	str	r8, [r0]
   17af8:	mov	r7, #0
   17afc:	mov	r0, r7
   17b00:	add	sp, sp, #124	; 0x7c
   17b04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17b08:	mov	r5, r4
   17b0c:	b	17a18 <ftello64@plt+0x63a8>
   17b10:	push	{r4, r5, r6, r7, r8, lr}
   17b14:	mov	r4, r1
   17b18:	mov	r6, r2
   17b1c:	and	r1, r1, #1
   17b20:	ldr	r3, [pc, #156]	; 17bc4 <ftello64@plt+0x6554>
   17b24:	ldr	r2, [pc, #156]	; 17bc8 <ftello64@plt+0x6558>
   17b28:	cmp	r1, #0
   17b2c:	movne	r1, r2
   17b30:	moveq	r1, r3
   17b34:	bl	11610 <fopen64@plt>
   17b38:	subs	r5, r0, #0
   17b3c:	beq	17bbc <ftello64@plt+0x654c>
   17b40:	ands	r7, r4, #2
   17b44:	bne	17b90 <ftello64@plt+0x6520>
   17b48:	mov	r2, r6
   17b4c:	mov	r1, r4
   17b50:	mov	r0, r5
   17b54:	bl	17888 <ftello64@plt+0x6218>
   17b58:	mov	r4, r0
   17b5c:	mov	r0, r5
   17b60:	bl	268a8 <ftello64@plt+0x15238>
   17b64:	cmp	r0, #0
   17b68:	beq	17b88 <ftello64@plt+0x6518>
   17b6c:	cmp	r4, #0
   17b70:	beq	17b88 <ftello64@plt+0x6518>
   17b74:	cmp	r7, #0
   17b78:	bne	17ba8 <ftello64@plt+0x6538>
   17b7c:	mov	r0, r4
   17b80:	bl	14f9c <ftello64@plt+0x392c>
   17b84:	mov	r4, #0
   17b88:	mov	r0, r4
   17b8c:	pop	{r4, r5, r6, r7, r8, pc}
   17b90:	mov	r3, #0
   17b94:	mov	r2, #2
   17b98:	mov	r1, r3
   17b9c:	mov	r0, r5
   17ba0:	bl	11544 <setvbuf@plt>
   17ba4:	b	17b48 <ftello64@plt+0x64d8>
   17ba8:	mvn	r2, #0
   17bac:	ldr	r1, [r6]
   17bb0:	mov	r0, r4
   17bb4:	bl	115d4 <__explicit_bzero_chk@plt>
   17bb8:	b	17b7c <ftello64@plt+0x650c>
   17bbc:	mov	r4, #0
   17bc0:	b	17b88 <ftello64@plt+0x6518>
   17bc4:	strheq	sl, [r2], -r4
   17bc8:	strheq	sl, [r2], -r0
   17bcc:	ldr	r3, [r0, #80]	; 0x50
   17bd0:	cmp	r3, #1
   17bd4:	beq	17c28 <ftello64@plt+0x65b8>
   17bd8:	add	ip, r1, #1
   17bdc:	ldr	r3, [r0, #28]
   17be0:	cmp	ip, r3
   17be4:	bge	17c30 <ftello64@plt+0x65c0>
   17be8:	ldr	r0, [r0, #8]
   17bec:	add	r2, r0, ip, lsl #2
   17bf0:	ldr	r0, [r0, ip, lsl #2]
   17bf4:	cmn	r0, #1
   17bf8:	bne	17c38 <ftello64@plt+0x65c8>
   17bfc:	sub	r1, r3, r1
   17c00:	mov	r3, #2
   17c04:	mov	r0, r3
   17c08:	cmp	r3, r1
   17c0c:	beq	17c24 <ftello64@plt+0x65b4>
   17c10:	add	r3, r3, #1
   17c14:	ldr	ip, [r2, #4]!
   17c18:	cmn	ip, #1
   17c1c:	beq	17c04 <ftello64@plt+0x6594>
   17c20:	bx	lr
   17c24:	bx	lr
   17c28:	mov	r0, #1
   17c2c:	bx	lr
   17c30:	mov	r0, #1
   17c34:	bx	lr
   17c38:	mov	r0, #1
   17c3c:	bx	lr
   17c40:	ldr	r3, [r0, #80]	; 0x50
   17c44:	cmp	r3, #1
   17c48:	ldreq	r3, [r0, #4]
   17c4c:	ldrbeq	r0, [r3, r1]
   17c50:	ldrne	r3, [r0, #8]
   17c54:	ldrne	r0, [r3, r1, lsl #2]
   17c58:	bx	lr
   17c5c:	ldr	ip, [r0, #36]	; 0x24
   17c60:	ldr	r3, [r0, #48]	; 0x30
   17c64:	cmp	ip, r3
   17c68:	movge	ip, r3
   17c6c:	ldr	r3, [r0, #28]
   17c70:	cmp	ip, r3
   17c74:	ble	17ca4 <ftello64@plt+0x6634>
   17c78:	ldr	r2, [r0]
   17c7c:	ldr	r1, [r0, #24]
   17c80:	add	r2, r2, r3
   17c84:	ldrb	r2, [r2, r1]
   17c88:	ldr	r1, [r0, #64]	; 0x40
   17c8c:	ldrb	r1, [r1, r2]
   17c90:	ldr	r2, [r0, #4]
   17c94:	strb	r1, [r2, r3]
   17c98:	add	r3, r3, #1
   17c9c:	cmp	ip, r3
   17ca0:	bne	17c78 <ftello64@plt+0x6608>
   17ca4:	str	r3, [r0, #28]
   17ca8:	str	r3, [r0, #32]
   17cac:	bx	lr
   17cb0:	push	{r4, r5, lr}
   17cb4:	mov	r4, r0
   17cb8:	cmp	r1, #0
   17cbc:	cmpne	r0, #0
   17cc0:	moveq	r0, #1
   17cc4:	movne	r0, #0
   17cc8:	beq	17d1c <ftello64@plt+0x66ac>
   17ccc:	mov	r5, r1
   17cd0:	ldr	r2, [r4, #4]
   17cd4:	ldr	r3, [r1, #4]
   17cd8:	cmp	r2, r3
   17cdc:	subeq	r3, r2, #1
   17ce0:	lsleq	r3, r3, #2
   17ce4:	beq	17cec <ftello64@plt+0x667c>
   17ce8:	pop	{r4, r5, pc}
   17cec:	subs	r2, r2, #1
   17cf0:	bmi	17d14 <ftello64@plt+0x66a4>
   17cf4:	ldr	ip, [r4, #8]
   17cf8:	ldr	lr, [ip, r3]
   17cfc:	ldr	ip, [r5, #8]
   17d00:	ldr	ip, [ip, r3]
   17d04:	sub	r3, r3, #4
   17d08:	cmp	lr, ip
   17d0c:	beq	17cec <ftello64@plt+0x667c>
   17d10:	pop	{r4, r5, pc}
   17d14:	mov	r0, #1
   17d18:	pop	{r4, r5, pc}
   17d1c:	mov	r0, #0
   17d20:	pop	{r4, r5, pc}
   17d24:	push	{r4, lr}
   17d28:	ldr	lr, [r0, #4]
   17d2c:	cmp	lr, #0
   17d30:	ble	17db4 <ftello64@plt+0x6744>
   17d34:	sub	lr, lr, #1
   17d38:	mov	ip, #0
   17d3c:	cmp	ip, lr
   17d40:	bcs	17d94 <ftello64@plt+0x6724>
   17d44:	add	r2, ip, lr
   17d48:	lsr	r2, r2, #1
   17d4c:	ldr	r4, [r0, #8]
   17d50:	ldr	r3, [r4, r2, lsl #2]
   17d54:	cmp	r1, r3
   17d58:	bgt	17d80 <ftello64@plt+0x6710>
   17d5c:	cmp	ip, r2
   17d60:	bcs	17d94 <ftello64@plt+0x6724>
   17d64:	add	r3, ip, r2
   17d68:	lsr	r3, r3, #1
   17d6c:	ldr	lr, [r4, r3, lsl #2]
   17d70:	cmp	lr, r1
   17d74:	blt	17d88 <ftello64@plt+0x6718>
   17d78:	mov	r2, r3
   17d7c:	b	17d5c <ftello64@plt+0x66ec>
   17d80:	mov	r3, r2
   17d84:	mov	r2, lr
   17d88:	add	ip, r3, #1
   17d8c:	mov	lr, r2
   17d90:	b	17d3c <ftello64@plt+0x66cc>
   17d94:	ldr	r3, [r0, #8]
   17d98:	ldr	r3, [r3, ip, lsl #2]
   17d9c:	cmp	r1, r3
   17da0:	beq	17dac <ftello64@plt+0x673c>
   17da4:	mov	r0, #0
   17da8:	pop	{r4, pc}
   17dac:	add	r0, ip, #1
   17db0:	pop	{r4, pc}
   17db4:	mov	r0, #0
   17db8:	pop	{r4, pc}
   17dbc:	cmp	r1, #0
   17dc0:	bxlt	lr
   17dc4:	ldr	r3, [r0, #4]
   17dc8:	cmp	r1, r3
   17dcc:	bxge	lr
   17dd0:	sub	r3, r3, #1
   17dd4:	str	r3, [r0, #4]
   17dd8:	cmp	r1, r3
   17ddc:	bxge	lr
   17de0:	push	{lr}		; (str lr, [sp, #-4]!)
   17de4:	lsl	r3, r1, #2
   17de8:	ldr	ip, [r0, #8]
   17dec:	add	r2, r3, #4
   17df0:	ldr	lr, [ip, r2]
   17df4:	str	lr, [ip, r3]
   17df8:	add	r1, r1, #1
   17dfc:	mov	r3, r2
   17e00:	ldr	r2, [r0, #4]
   17e04:	cmp	r2, r1
   17e08:	bgt	17de8 <ftello64@plt+0x6778>
   17e0c:	pop	{pc}		; (ldr pc, [sp], #4)
   17e10:	ldrb	r3, [r1, #24]
   17e14:	cmp	r3, #4
   17e18:	beq	17e2c <ftello64@plt+0x67bc>
   17e1c:	cmp	r3, #17
   17e20:	beq	17e58 <ftello64@plt+0x67e8>
   17e24:	mov	r0, #0
   17e28:	bx	lr
   17e2c:	ldr	r3, [r0, #132]	; 0x84
   17e30:	cmp	r3, #0
   17e34:	beq	17e24 <ftello64@plt+0x67b4>
   17e38:	ldr	r2, [r1, #20]
   17e3c:	ldr	r2, [r3, r2, lsl #2]
   17e40:	str	r2, [r1, #20]
   17e44:	ldr	r3, [r0, #80]	; 0x50
   17e48:	mov	r1, #1
   17e4c:	orr	r3, r3, r1, lsl r2
   17e50:	str	r3, [r0, #80]	; 0x50
   17e54:	b	17e24 <ftello64@plt+0x67b4>
   17e58:	ldr	r3, [r1, #4]
   17e5c:	cmp	r3, #0
   17e60:	beq	17e24 <ftello64@plt+0x67b4>
   17e64:	ldrb	r2, [r3, #24]
   17e68:	cmp	r2, #17
   17e6c:	bne	17e24 <ftello64@plt+0x67b4>
   17e70:	ldr	r2, [r3, #20]
   17e74:	ldr	r3, [r3, #4]
   17e78:	str	r3, [r1, #4]
   17e7c:	cmp	r3, #0
   17e80:	strne	r1, [r3]
   17e84:	ldr	r3, [r0, #132]	; 0x84
   17e88:	ldr	r1, [r1, #20]
   17e8c:	ldr	r1, [r3, r1, lsl #2]
   17e90:	str	r1, [r3, r2, lsl #2]
   17e94:	cmp	r2, #31
   17e98:	ldrle	r3, [r0, #80]	; 0x50
   17e9c:	movle	r1, #1
   17ea0:	bicle	r2, r3, r1, lsl r2
   17ea4:	strle	r2, [r0, #80]	; 0x50
   17ea8:	b	17e24 <ftello64@plt+0x67b4>
   17eac:	ldrb	r3, [r1, #24]
   17eb0:	cmp	r3, #11
   17eb4:	beq	17ee4 <ftello64@plt+0x6874>
   17eb8:	cmp	r3, #16
   17ebc:	beq	17ef4 <ftello64@plt+0x6884>
   17ec0:	ldr	r3, [r1, #4]
   17ec4:	cmp	r3, #0
   17ec8:	ldrne	r2, [r1, #16]
   17ecc:	strne	r2, [r3, #16]
   17ed0:	ldr	r3, [r1, #8]
   17ed4:	cmp	r3, #0
   17ed8:	ldrne	r2, [r1, #16]
   17edc:	strne	r2, [r3, #16]
   17ee0:	b	17eec <ftello64@plt+0x687c>
   17ee4:	ldr	r3, [r1, #4]
   17ee8:	str	r1, [r3, #16]
   17eec:	mov	r0, #0
   17ef0:	bx	lr
   17ef4:	ldr	r3, [r1, #4]
   17ef8:	ldr	r2, [r1, #8]
   17efc:	ldr	r2, [r2, #12]
   17f00:	str	r2, [r3, #16]
   17f04:	ldr	r3, [r1, #8]
   17f08:	ldr	r2, [r1, #16]
   17f0c:	str	r2, [r3, #16]
   17f10:	b	17eec <ftello64@plt+0x687c>
   17f14:	ldr	r3, [r1, #40]	; 0x28
   17f18:	ldr	ip, [r1, #56]	; 0x38
   17f1c:	cmp	ip, r3
   17f20:	ble	17f98 <ftello64@plt+0x6928>
   17f24:	push	{lr}		; (str lr, [sp, #-4]!)
   17f28:	ldr	ip, [r1, #4]
   17f2c:	ldrb	r3, [ip, r3]
   17f30:	strb	r3, [r0]
   17f34:	ldr	ip, [r1, #80]	; 0x50
   17f38:	cmp	ip, #1
   17f3c:	ble	17f60 <ftello64@plt+0x68f0>
   17f40:	ldr	ip, [r1, #40]	; 0x28
   17f44:	ldr	lr, [r1, #28]
   17f48:	cmp	ip, lr
   17f4c:	beq	17f60 <ftello64@plt+0x68f0>
   17f50:	ldr	lr, [r1, #8]
   17f54:	ldr	ip, [lr, ip, lsl #2]
   17f58:	cmn	ip, #1
   17f5c:	beq	17fa8 <ftello64@plt+0x6938>
   17f60:	cmp	r3, #92	; 0x5c
   17f64:	beq	17fb8 <ftello64@plt+0x6948>
   17f68:	cmp	r3, #91	; 0x5b
   17f6c:	beq	18004 <ftello64@plt+0x6994>
   17f70:	cmp	r3, #93	; 0x5d
   17f74:	beq	18090 <ftello64@plt+0x6a20>
   17f78:	cmp	r3, #94	; 0x5e
   17f7c:	beq	180a0 <ftello64@plt+0x6a30>
   17f80:	cmp	r3, #45	; 0x2d
   17f84:	bne	17fd4 <ftello64@plt+0x6964>
   17f88:	mov	r3, #22
   17f8c:	strb	r3, [r0, #4]
   17f90:	mov	r0, #1
   17f94:	pop	{pc}		; (ldr pc, [sp], #4)
   17f98:	mov	r3, #2
   17f9c:	strb	r3, [r0, #4]
   17fa0:	mov	r0, #0
   17fa4:	bx	lr
   17fa8:	mov	r3, #1
   17fac:	strb	r3, [r0, #4]
   17fb0:	mov	r0, r3
   17fb4:	pop	{pc}		; (ldr pc, [sp], #4)
   17fb8:	tst	r2, #1
   17fbc:	beq	17fd4 <ftello64@plt+0x6964>
   17fc0:	ldr	r3, [r1, #40]	; 0x28
   17fc4:	add	r3, r3, #1
   17fc8:	ldr	r2, [r1, #48]	; 0x30
   17fcc:	cmp	r3, r2
   17fd0:	blt	17fe4 <ftello64@plt+0x6974>
   17fd4:	mov	r3, #1
   17fd8:	strb	r3, [r0, #4]
   17fdc:	mov	r0, r3
   17fe0:	pop	{pc}		; (ldr pc, [sp], #4)
   17fe4:	str	r3, [r1, #40]	; 0x28
   17fe8:	ldr	r2, [r1, #4]
   17fec:	ldrb	r3, [r2, r3]
   17ff0:	strb	r3, [r0]
   17ff4:	mov	r3, #1
   17ff8:	strb	r3, [r0, #4]
   17ffc:	mov	r0, r3
   18000:	pop	{pc}		; (ldr pc, [sp], #4)
   18004:	ldr	r3, [r1, #40]	; 0x28
   18008:	add	lr, r3, #1
   1800c:	ldr	ip, [r1, #48]	; 0x30
   18010:	cmp	lr, ip
   18014:	bge	18078 <ftello64@plt+0x6a08>
   18018:	ldr	r1, [r1, #4]
   1801c:	add	r3, r1, r3
   18020:	ldrb	r3, [r3, #1]
   18024:	strb	r3, [r0]
   18028:	cmp	r3, #58	; 0x3a
   1802c:	beq	18060 <ftello64@plt+0x69f0>
   18030:	cmp	r3, #61	; 0x3d
   18034:	beq	18050 <ftello64@plt+0x69e0>
   18038:	cmp	r3, #46	; 0x2e
   1803c:	bne	18078 <ftello64@plt+0x6a08>
   18040:	mov	r3, #26
   18044:	strb	r3, [r0, #4]
   18048:	mov	r0, #2
   1804c:	pop	{pc}		; (ldr pc, [sp], #4)
   18050:	mov	r3, #28
   18054:	strb	r3, [r0, #4]
   18058:	mov	r0, #2
   1805c:	pop	{pc}		; (ldr pc, [sp], #4)
   18060:	tst	r2, #4
   18064:	beq	18078 <ftello64@plt+0x6a08>
   18068:	mov	r3, #30
   1806c:	strb	r3, [r0, #4]
   18070:	mov	r0, #2
   18074:	pop	{pc}		; (ldr pc, [sp], #4)
   18078:	mov	r3, #1
   1807c:	strb	r3, [r0, #4]
   18080:	mov	r2, #91	; 0x5b
   18084:	strb	r2, [r0]
   18088:	mov	r0, r3
   1808c:	pop	{pc}		; (ldr pc, [sp], #4)
   18090:	mov	r3, #21
   18094:	strb	r3, [r0, #4]
   18098:	mov	r0, #1
   1809c:	pop	{pc}		; (ldr pc, [sp], #4)
   180a0:	mov	r3, #25
   180a4:	strb	r3, [r0, #4]
   180a8:	mov	r0, #1
   180ac:	pop	{pc}		; (ldr pc, [sp], #4)
   180b0:	ldrb	r3, [r1, #24]
   180b4:	cmp	r3, #17
   180b8:	beq	180c4 <ftello64@plt+0x6a54>
   180bc:	mov	r0, #0
   180c0:	bx	lr
   180c4:	ldr	r3, [r1, #20]
   180c8:	cmp	r0, r3
   180cc:	ldrbeq	r3, [r1, #26]
   180d0:	orreq	r3, r3, #8
   180d4:	strbeq	r3, [r1, #26]
   180d8:	b	180bc <ftello64@plt+0x6a4c>
   180dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   180e0:	sub	sp, sp, #52	; 0x34
   180e4:	str	r0, [sp, #8]
   180e8:	str	r1, [sp, #12]
   180ec:	mov	r7, r2
   180f0:	str	r3, [sp, #40]	; 0x28
   180f4:	ldr	r9, [r0, #84]	; 0x54
   180f8:	add	r3, r3, r3, lsl #1
   180fc:	ldr	sl, [r9, #24]
   18100:	add	sl, sl, r3, lsl #2
   18104:	ldr	r3, [sl, #4]
   18108:	cmp	r3, #0
   1810c:	ble	182b8 <ftello64@plt+0x6c48>
   18110:	ldr	r3, [sp, #88]	; 0x58
   18114:	add	r3, r3, r3, lsl #1
   18118:	lsl	r3, r3, #3
   1811c:	mov	r2, #1
   18120:	lsl	r2, r2, r7
   18124:	str	r2, [sp, #20]
   18128:	mvn	r2, r2
   1812c:	str	r2, [sp, #24]
   18130:	mov	r8, #0
   18134:	mov	r2, r1
   18138:	and	r1, r1, #1
   1813c:	str	r1, [sp, #28]
   18140:	and	r2, r2, #2
   18144:	str	r2, [sp, #16]
   18148:	add	r3, r3, #24
   1814c:	str	r3, [sp, #44]	; 0x2c
   18150:	b	18234 <ftello64@plt+0x6bc4>
   18154:	ldr	r3, [r9, #20]
   18158:	add	r3, r3, fp
   1815c:	ldr	r3, [r3, #8]
   18160:	ldr	r3, [r3]
   18164:	cmp	sl, r3
   18168:	beq	181ec <ftello64@plt+0x6b7c>
   1816c:	str	r8, [sp]
   18170:	mov	r2, r7
   18174:	ldr	r1, [sp, #12]
   18178:	ldr	r0, [sp, #8]
   1817c:	bl	180dc <ftello64@plt+0x6a6c>
   18180:	cmn	r0, #1
   18184:	beq	181f8 <ftello64@plt+0x6b88>
   18188:	cmp	r0, #0
   1818c:	bne	1819c <ftello64@plt+0x6b2c>
   18190:	ldr	r3, [sp, #16]
   18194:	cmp	r3, #0
   18198:	bne	181f8 <ftello64@plt+0x6b88>
   1819c:	cmp	r7, #31
   181a0:	ldrle	r3, [r6, #-8]
   181a4:	ldrle	r2, [sp, #24]
   181a8:	andle	r3, r3, r2
   181ac:	strle	r3, [r6, #-8]
   181b0:	add	r4, r4, #24
   181b4:	ldrb	r3, [r4, #-28]	; 0xffffffe4
   181b8:	cmp	r3, #0
   181bc:	beq	18200 <ftello64@plt+0x6b90>
   181c0:	mov	r6, r4
   181c4:	ldr	r3, [r4, #-24]	; 0xffffffe8
   181c8:	cmp	r5, r3
   181cc:	bne	181b0 <ftello64@plt+0x6b40>
   181d0:	cmp	r7, #31
   181d4:	bgt	18154 <ftello64@plt+0x6ae4>
   181d8:	ldr	r3, [r4, #-8]
   181dc:	ldr	r2, [sp, #20]
   181e0:	tst	r2, r3
   181e4:	beq	181b0 <ftello64@plt+0x6b40>
   181e8:	b	18154 <ftello64@plt+0x6ae4>
   181ec:	ldr	r3, [sp, #12]
   181f0:	ands	r0, r3, #1
   181f4:	mvnne	r0, #0
   181f8:	add	sp, sp, #52	; 0x34
   181fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18200:	ldr	sl, [sp, #32]
   18204:	ldr	r8, [sp, #36]	; 0x24
   18208:	b	18224 <ftello64@plt+0x6bb4>
   1820c:	ldr	r3, [sp, #28]
   18210:	cmp	r3, #0
   18214:	beq	18224 <ftello64@plt+0x6bb4>
   18218:	ldr	r3, [r2, r5, lsl #3]
   1821c:	cmp	r3, r7
   18220:	beq	182c8 <ftello64@plt+0x6c58>
   18224:	add	r8, r8, #1
   18228:	ldr	r3, [sl, #4]
   1822c:	cmp	r3, r8
   18230:	ble	182b8 <ftello64@plt+0x6c48>
   18234:	ldr	r3, [sl, #8]
   18238:	ldr	r5, [r3, r8, lsl #2]
   1823c:	ldr	r2, [r9]
   18240:	add	r3, r2, r5, lsl #3
   18244:	ldrb	r3, [r3, #4]
   18248:	cmp	r3, #8
   1824c:	beq	1820c <ftello64@plt+0x6b9c>
   18250:	cmp	r3, #9
   18254:	beq	18298 <ftello64@plt+0x6c28>
   18258:	cmp	r3, #4
   1825c:	bne	18224 <ftello64@plt+0x6bb4>
   18260:	ldr	r3, [sp, #88]	; 0x58
   18264:	cmn	r3, #1
   18268:	beq	18224 <ftello64@plt+0x6bb4>
   1826c:	add	fp, r5, r5, lsl #1
   18270:	lsl	fp, fp, #2
   18274:	ldr	r3, [sp, #8]
   18278:	ldr	r4, [r3, #116]	; 0x74
   1827c:	ldr	r3, [sp, #44]	; 0x2c
   18280:	add	r4, r4, r3
   18284:	str	sl, [sp, #32]
   18288:	str	r8, [sp, #36]	; 0x24
   1828c:	ldr	sl, [sp, #40]	; 0x28
   18290:	ldr	r8, [sp, #88]	; 0x58
   18294:	b	181c0 <ftello64@plt+0x6b50>
   18298:	ldr	r3, [sp, #16]
   1829c:	cmp	r3, #0
   182a0:	beq	18224 <ftello64@plt+0x6bb4>
   182a4:	ldr	r3, [r2, r5, lsl #3]
   182a8:	cmp	r7, r3
   182ac:	bne	18224 <ftello64@plt+0x6bb4>
   182b0:	mov	r0, #0
   182b4:	b	181f8 <ftello64@plt+0x6b88>
   182b8:	ldr	r3, [sp, #12]
   182bc:	lsr	r0, r3, #1
   182c0:	and	r0, r0, #1
   182c4:	b	181f8 <ftello64@plt+0x6b88>
   182c8:	mvn	r0, #0
   182cc:	b	181f8 <ftello64@plt+0x6b88>
   182d0:	push	{lr}		; (str lr, [sp, #-4]!)
   182d4:	sub	sp, sp, #12
   182d8:	ldr	lr, [sp, #16]
   182dc:	add	r1, r1, r1, lsl #1
   182e0:	ldr	ip, [r0, #116]	; 0x74
   182e4:	add	r1, ip, r1, lsl #3
   182e8:	ldr	ip, [r1, #8]
   182ec:	cmp	ip, lr
   182f0:	bgt	18340 <ftello64@plt+0x6cd0>
   182f4:	ldr	r1, [r1, #12]
   182f8:	cmp	lr, r1
   182fc:	movgt	r1, #1
   18300:	bgt	18320 <ftello64@plt+0x6cb0>
   18304:	cmp	lr, r1
   18308:	moveq	r1, #2
   1830c:	movne	r1, #0
   18310:	cmp	ip, lr
   18314:	orreq	r1, r1, #1
   18318:	cmp	r1, #0
   1831c:	bne	1832c <ftello64@plt+0x6cbc>
   18320:	mov	r0, r1
   18324:	add	sp, sp, #12
   18328:	pop	{pc}		; (ldr pc, [sp], #4)
   1832c:	ldr	ip, [sp, #20]
   18330:	str	ip, [sp]
   18334:	bl	180dc <ftello64@plt+0x6a6c>
   18338:	mov	r1, r0
   1833c:	b	18320 <ftello64@plt+0x6cb0>
   18340:	mvn	r1, #0
   18344:	b	18320 <ftello64@plt+0x6cb0>
   18348:	push	{r4, r5, lr}
   1834c:	mov	r4, r0
   18350:	ldr	r5, [r0, #108]	; 0x6c
   18354:	mov	r2, r5
   18358:	mov	r0, #0
   1835c:	cmp	r0, r2
   18360:	bge	183cc <ftello64@plt+0x6d5c>
   18364:	add	ip, r0, r2
   18368:	add	ip, ip, ip, lsr #31
   1836c:	asr	ip, ip, #1
   18370:	ldr	lr, [r4, #116]	; 0x74
   18374:	add	r3, ip, ip, lsl #1
   18378:	add	r3, lr, r3, lsl #3
   1837c:	ldr	r3, [r3, #4]
   18380:	cmp	r1, r3
   18384:	bgt	183b8 <ftello64@plt+0x6d48>
   18388:	cmp	r0, ip
   1838c:	bge	183cc <ftello64@plt+0x6d5c>
   18390:	add	r3, r0, ip
   18394:	add	r3, r3, r3, lsr #31
   18398:	asr	r3, r3, #1
   1839c:	add	r2, r3, r3, lsl #1
   183a0:	add	r2, lr, r2, lsl #3
   183a4:	ldr	r2, [r2, #4]
   183a8:	cmp	r2, r1
   183ac:	blt	183c0 <ftello64@plt+0x6d50>
   183b0:	mov	ip, r3
   183b4:	b	18388 <ftello64@plt+0x6d18>
   183b8:	mov	r3, ip
   183bc:	mov	ip, r2
   183c0:	add	r0, r3, #1
   183c4:	mov	r2, ip
   183c8:	b	1835c <ftello64@plt+0x6cec>
   183cc:	cmp	r5, r0
   183d0:	ble	183f0 <ftello64@plt+0x6d80>
   183d4:	ldr	r3, [r4, #116]	; 0x74
   183d8:	add	r2, r0, r0, lsl #1
   183dc:	add	r3, r3, r2, lsl #3
   183e0:	ldr	r3, [r3, #4]
   183e4:	cmp	r1, r3
   183e8:	mvnne	r0, #0
   183ec:	pop	{r4, r5, pc}
   183f0:	mvn	r0, #0
   183f4:	pop	{r4, r5, pc}
   183f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   183fc:	sub	sp, sp, #20
   18400:	mov	r4, r0
   18404:	mov	r6, r1
   18408:	str	r2, [sp, #12]
   1840c:	mov	r8, r3
   18410:	ldr	sl, [r0, #84]	; 0x54
   18414:	mov	r1, r3
   18418:	bl	18348 <ftello64@plt+0x6cd8>
   1841c:	mov	fp, r0
   18420:	ldr	r1, [sp, #60]	; 0x3c
   18424:	mov	r0, r4
   18428:	bl	18348 <ftello64@plt+0x6cd8>
   1842c:	str	r0, [sp, #8]
   18430:	ldr	r3, [r6, #4]
   18434:	cmp	r3, #0
   18438:	ble	184cc <ftello64@plt+0x6e5c>
   1843c:	mov	r5, #0
   18440:	ldr	r3, [r6, #8]
   18444:	ldr	r1, [r3, r5, lsl #2]
   18448:	ldr	r3, [r4, #116]	; 0x74
   1844c:	add	r2, r1, r1, lsl #1
   18450:	ldr	r2, [r3, r2, lsl #3]
   18454:	ldr	r3, [sl]
   18458:	ldr	r7, [r3, r2, lsl #3]
   1845c:	str	fp, [sp, #4]
   18460:	str	r8, [sp]
   18464:	ldr	r3, [sp, #12]
   18468:	mov	r2, r7
   1846c:	mov	r0, r4
   18470:	bl	182d0 <ftello64@plt+0x6c60>
   18474:	mov	r9, r0
   18478:	ldr	r3, [r6, #8]
   1847c:	ldr	r1, [r3, r5, lsl #2]
   18480:	ldr	r3, [sp, #8]
   18484:	str	r3, [sp, #4]
   18488:	ldr	r3, [sp, #60]	; 0x3c
   1848c:	str	r3, [sp]
   18490:	ldr	r3, [sp, #56]	; 0x38
   18494:	mov	r2, r7
   18498:	mov	r0, r4
   1849c:	bl	182d0 <ftello64@plt+0x6c60>
   184a0:	cmp	r9, r0
   184a4:	beq	184b4 <ftello64@plt+0x6e44>
   184a8:	mov	r0, #1
   184ac:	add	sp, sp, #20
   184b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   184b4:	add	r5, r5, #1
   184b8:	ldr	r3, [r6, #4]
   184bc:	cmp	r3, r5
   184c0:	bgt	18440 <ftello64@plt+0x6dd0>
   184c4:	mov	r0, #0
   184c8:	b	184ac <ftello64@plt+0x6e3c>
   184cc:	mov	r0, #0
   184d0:	b	184ac <ftello64@plt+0x6e3c>
   184d4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   184d8:	sub	sp, sp, #8
   184dc:	mov	r5, r0
   184e0:	mov	r4, r1
   184e4:	mov	r8, r2
   184e8:	mov	r9, r3
   184ec:	ldr	r6, [r1, #40]	; 0x28
   184f0:	mov	r1, r6
   184f4:	mov	r0, r4
   184f8:	bl	17bcc <ftello64@plt+0x655c>
   184fc:	cmp	r0, #1
   18500:	ble	18538 <ftello64@plt+0x6ec8>
   18504:	mov	r7, r0
   18508:	mov	r3, #1
   1850c:	str	r3, [r5]
   18510:	ldr	r1, [r4, #40]	; 0x28
   18514:	mov	r0, r4
   18518:	bl	17c40 <ftello64@plt+0x65d0>
   1851c:	str	r0, [r5, #4]
   18520:	ldr	r3, [r4, #40]	; 0x28
   18524:	add	r7, r3, r7
   18528:	str	r7, [r4, #40]	; 0x28
   1852c:	mov	r0, #0
   18530:	add	sp, sp, #8
   18534:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18538:	add	r6, r6, r9
   1853c:	str	r6, [r4, #40]	; 0x28
   18540:	ldrb	r3, [r8, #4]
   18544:	and	r2, r3, #251	; 0xfb
   18548:	cmp	r3, #28
   1854c:	cmpne	r2, #26
   18550:	beq	18580 <ftello64@plt+0x6f10>
   18554:	ldrb	r2, [sp, #48]	; 0x30
   18558:	cmp	r3, #22
   1855c:	moveq	r3, r2
   18560:	orrne	r3, r2, #1
   18564:	cmp	r3, #0
   18568:	beq	18728 <ftello64@plt+0x70b8>
   1856c:	mov	r0, #0
   18570:	str	r0, [r5]
   18574:	ldrb	r3, [r8]
   18578:	strb	r3, [r5, #4]
   1857c:	b	18530 <ftello64@plt+0x6ec0>
   18580:	ldr	r3, [r4, #56]	; 0x38
   18584:	cmp	r6, r3
   18588:	movge	r0, #7
   1858c:	bge	18530 <ftello64@plt+0x6ec0>
   18590:	ldrb	r9, [r8]
   18594:	mov	r6, #0
   18598:	b	18680 <ftello64@plt+0x7010>
   1859c:	ldrb	r3, [r4, #75]	; 0x4b
   185a0:	cmp	r3, #0
   185a4:	bne	185c0 <ftello64@plt+0x6f50>
   185a8:	ldr	r2, [r4, #4]
   185ac:	ldr	r3, [r4, #40]	; 0x28
   185b0:	add	r1, r3, #1
   185b4:	str	r1, [r4, #40]	; 0x28
   185b8:	ldrb	r7, [r2, r3]
   185bc:	b	186a0 <ftello64@plt+0x7030>
   185c0:	ldrb	r3, [r4, #76]	; 0x4c
   185c4:	cmp	r3, #0
   185c8:	beq	1864c <ftello64@plt+0x6fdc>
   185cc:	ldr	sl, [r4, #40]	; 0x28
   185d0:	ldr	r3, [r4, #28]
   185d4:	cmp	sl, r3
   185d8:	beq	185ec <ftello64@plt+0x6f7c>
   185dc:	ldr	r3, [r4, #8]
   185e0:	ldr	r3, [r3, sl, lsl #2]
   185e4:	cmn	r3, #1
   185e8:	beq	18620 <ftello64@plt+0x6fb0>
   185ec:	ldr	r2, [r4, #12]
   185f0:	ldr	r3, [r4]
   185f4:	ldr	r1, [r2, sl, lsl #2]
   185f8:	ldr	r2, [r4, #24]
   185fc:	add	r3, r3, r1
   18600:	ldrb	r7, [r3, r2]
   18604:	bics	r3, r7, #127	; 0x7f
   18608:	beq	18634 <ftello64@plt+0x6fc4>
   1860c:	ldr	r3, [r4, #4]
   18610:	add	r2, sl, #1
   18614:	str	r2, [r4, #40]	; 0x28
   18618:	ldrb	r7, [r3, sl]
   1861c:	b	186a0 <ftello64@plt+0x7030>
   18620:	ldr	r3, [r4, #4]
   18624:	add	r2, sl, #1
   18628:	str	r2, [r4, #40]	; 0x28
   1862c:	ldrb	r7, [r3, sl]
   18630:	b	186a0 <ftello64@plt+0x7030>
   18634:	mov	r1, sl
   18638:	mov	r0, r4
   1863c:	bl	17bcc <ftello64@plt+0x655c>
   18640:	add	r0, sl, r0
   18644:	str	r0, [r4, #40]	; 0x28
   18648:	b	186a0 <ftello64@plt+0x7030>
   1864c:	ldr	r3, [r4]
   18650:	ldr	r1, [r4, #24]
   18654:	ldr	r2, [r4, #40]	; 0x28
   18658:	add	r0, r2, #1
   1865c:	str	r0, [r4, #40]	; 0x28
   18660:	add	r3, r3, r1
   18664:	ldrb	r7, [r3, r2]
   18668:	b	186a0 <ftello64@plt+0x7030>
   1866c:	ldr	r3, [r5, #4]
   18670:	strb	r7, [r3, r6]
   18674:	add	r6, r6, #1
   18678:	cmp	r6, #32
   1867c:	beq	18754 <ftello64@plt+0x70e4>
   18680:	ldrb	r3, [r8, #4]
   18684:	cmp	r3, #30
   18688:	beq	1859c <ftello64@plt+0x6f2c>
   1868c:	ldr	r2, [r4, #4]
   18690:	ldr	r3, [r4, #40]	; 0x28
   18694:	add	r1, r3, #1
   18698:	str	r1, [r4, #40]	; 0x28
   1869c:	ldrb	r7, [r2, r3]
   186a0:	ldr	r3, [r4, #40]	; 0x28
   186a4:	ldr	r2, [r4, #56]	; 0x38
   186a8:	cmp	r2, r3
   186ac:	ble	1874c <ftello64@plt+0x70dc>
   186b0:	cmp	r9, r7
   186b4:	bne	1866c <ftello64@plt+0x6ffc>
   186b8:	ldr	r2, [r4, #4]
   186bc:	ldrb	r2, [r2, r3]
   186c0:	cmp	r2, #93	; 0x5d
   186c4:	bne	1866c <ftello64@plt+0x6ffc>
   186c8:	add	r3, r3, #1
   186cc:	str	r3, [r4, #40]	; 0x28
   186d0:	ldr	r3, [r5, #4]
   186d4:	mov	r2, #0
   186d8:	strb	r2, [r3, r6]
   186dc:	ldrb	r3, [r8, #4]
   186e0:	cmp	r3, #28
   186e4:	beq	18708 <ftello64@plt+0x7098>
   186e8:	cmp	r3, #30
   186ec:	beq	18718 <ftello64@plt+0x70a8>
   186f0:	cmp	r3, #26
   186f4:	moveq	r3, #3
   186f8:	streq	r3, [r5]
   186fc:	moveq	r0, r2
   18700:	movne	r0, #0
   18704:	b	18530 <ftello64@plt+0x6ec0>
   18708:	mov	r3, #2
   1870c:	str	r3, [r5]
   18710:	mov	r0, #0
   18714:	b	18530 <ftello64@plt+0x6ec0>
   18718:	mov	r3, #4
   1871c:	str	r3, [r5]
   18720:	mov	r0, #0
   18724:	b	18530 <ftello64@plt+0x6ec0>
   18728:	ldr	r2, [sp, #44]	; 0x2c
   1872c:	mov	r1, r4
   18730:	mov	r0, sp
   18734:	bl	17f14 <ftello64@plt+0x68a4>
   18738:	ldrb	r3, [sp, #4]
   1873c:	cmp	r3, #21
   18740:	movne	r0, #11
   18744:	bne	18530 <ftello64@plt+0x6ec0>
   18748:	b	1856c <ftello64@plt+0x6efc>
   1874c:	mov	r0, #7
   18750:	b	18530 <ftello64@plt+0x6ec0>
   18754:	mov	r0, #7
   18758:	b	18530 <ftello64@plt+0x6ec0>
   1875c:	push	{r4, r5, r6, lr}
   18760:	mov	r4, r0
   18764:	mov	r6, r1
   18768:	mov	r5, r2
   1876c:	b	18774 <ftello64@plt+0x7104>
   18770:	mov	r4, r3
   18774:	ldr	r3, [r4, #4]
   18778:	cmp	r3, #0
   1877c:	bne	18770 <ftello64@plt+0x7100>
   18780:	ldr	r3, [r4, #8]
   18784:	cmp	r3, #0
   18788:	bne	18770 <ftello64@plt+0x7100>
   1878c:	mov	r1, r4
   18790:	mov	r0, r5
   18794:	blx	r6
   18798:	cmp	r0, #0
   1879c:	popne	{r4, r5, r6, pc}
   187a0:	ldr	r2, [r4]
   187a4:	cmp	r2, #0
   187a8:	popeq	{r4, r5, r6, pc}
   187ac:	ldr	r3, [r2, #8]
   187b0:	cmp	r4, r3
   187b4:	cmpne	r3, #0
   187b8:	moveq	r1, #1
   187bc:	movne	r1, #0
   187c0:	mov	r4, r2
   187c4:	cmp	r1, #0
   187c8:	bne	1878c <ftello64@plt+0x711c>
   187cc:	b	18770 <ftello64@plt+0x7100>
   187d0:	push	{r4, r5, r6, r7, r8, lr}
   187d4:	mov	r4, r0
   187d8:	mov	r6, r1
   187dc:	mov	r5, r2
   187e0:	mov	r7, #0
   187e4:	b	187ec <ftello64@plt+0x717c>
   187e8:	mov	r4, r3
   187ec:	mov	r1, r4
   187f0:	mov	r0, r5
   187f4:	blx	r6
   187f8:	cmp	r0, #0
   187fc:	popne	{r4, r5, r6, r7, r8, pc}
   18800:	ldr	r3, [r4, #4]
   18804:	cmp	r3, #0
   18808:	moveq	r2, r7
   1880c:	bne	187e8 <ftello64@plt+0x7178>
   18810:	ldr	r3, [r4, #8]
   18814:	cmp	r3, #0
   18818:	cmpne	r2, r3
   1881c:	bne	187e8 <ftello64@plt+0x7178>
   18820:	ldr	r3, [r4]
   18824:	mov	r2, r4
   18828:	cmp	r3, #0
   1882c:	popeq	{r4, r5, r6, r7, r8, pc}
   18830:	mov	r4, r3
   18834:	b	18810 <ftello64@plt+0x71a0>
   18838:	push	{r4, r5, r6, lr}
   1883c:	mov	r4, r0
   18840:	mov	r5, r1
   18844:	ldr	r3, [r0, #80]	; 0x50
   18848:	cmp	r3, #1
   1884c:	ble	18894 <ftello64@plt+0x7224>
   18850:	cmn	r1, #-1073741823	; 0xc0000001
   18854:	bhi	188c8 <ftello64@plt+0x7258>
   18858:	lsl	r6, r1, #2
   1885c:	mov	r1, r6
   18860:	ldr	r0, [r0, #8]
   18864:	bl	266b0 <ftello64@plt+0x15040>
   18868:	cmp	r0, #0
   1886c:	beq	188d0 <ftello64@plt+0x7260>
   18870:	str	r0, [r4, #8]
   18874:	ldr	r0, [r4, #12]
   18878:	cmp	r0, #0
   1887c:	beq	18894 <ftello64@plt+0x7224>
   18880:	mov	r1, r6
   18884:	bl	266b0 <ftello64@plt+0x15040>
   18888:	cmp	r0, #0
   1888c:	beq	188d8 <ftello64@plt+0x7268>
   18890:	str	r0, [r4, #12]
   18894:	ldrb	r3, [r4, #75]	; 0x4b
   18898:	cmp	r3, #0
   1889c:	bne	188ac <ftello64@plt+0x723c>
   188a0:	str	r5, [r4, #36]	; 0x24
   188a4:	mov	r0, #0
   188a8:	pop	{r4, r5, r6, pc}
   188ac:	mov	r1, r5
   188b0:	ldr	r0, [r4, #4]
   188b4:	bl	266b0 <ftello64@plt+0x15040>
   188b8:	cmp	r0, #0
   188bc:	beq	188e0 <ftello64@plt+0x7270>
   188c0:	str	r0, [r4, #4]
   188c4:	b	188a0 <ftello64@plt+0x7230>
   188c8:	mov	r0, #12
   188cc:	pop	{r4, r5, r6, pc}
   188d0:	mov	r0, #12
   188d4:	pop	{r4, r5, r6, pc}
   188d8:	mov	r0, #12
   188dc:	pop	{r4, r5, r6, pc}
   188e0:	mov	r0, #12
   188e4:	pop	{r4, r5, r6, pc}
   188e8:	push	{r4, r5, r6, lr}
   188ec:	mov	r4, r0
   188f0:	mov	r5, r1
   188f4:	ldr	r1, [r0]
   188f8:	ldr	r3, [r0, #4]
   188fc:	cmp	r1, r3
   18900:	beq	18920 <ftello64@plt+0x72b0>
   18904:	ldr	r2, [r4, #8]
   18908:	ldr	r3, [r4, #4]
   1890c:	add	r1, r3, #1
   18910:	str	r1, [r4, #4]
   18914:	str	r5, [r2, r3, lsl #2]
   18918:	mov	r0, #1
   1891c:	pop	{r4, r5, r6, pc}
   18920:	add	r1, r1, #1
   18924:	lsl	r3, r1, #1
   18928:	str	r3, [r0]
   1892c:	lsl	r1, r1, #3
   18930:	ldr	r0, [r0, #8]
   18934:	bl	266b0 <ftello64@plt+0x15040>
   18938:	cmp	r0, #0
   1893c:	strne	r0, [r4, #8]
   18940:	bne	18904 <ftello64@plt+0x7294>
   18944:	mov	r0, #0
   18948:	pop	{r4, r5, r6, pc}
   1894c:	push	{r4, r5, r6, r7, r8, lr}
   18950:	mov	r7, r0
   18954:	mov	r5, r1
   18958:	mov	r4, r2
   1895c:	mov	r6, r3
   18960:	ldr	r3, [r0, #64]	; 0x40
   18964:	cmp	r3, #31
   18968:	beq	189dc <ftello64@plt+0x736c>
   1896c:	ldr	r3, [r7, #56]	; 0x38
   18970:	ldr	r2, [r7, #64]	; 0x40
   18974:	add	r1, r2, #1
   18978:	str	r1, [r7, #64]	; 0x40
   1897c:	lsl	r2, r2, #5
   18980:	add	ip, r2, #4
   18984:	add	ip, r3, ip
   18988:	add	r3, r3, r2
   1898c:	mov	r2, #0
   18990:	str	r2, [r3, #4]
   18994:	str	r5, [r3, #8]
   18998:	str	r4, [r3, #12]
   1899c:	add	lr, r3, #24
   189a0:	ldm	r6, {r0, r1}
   189a4:	stm	lr, {r0, r1}
   189a8:	ldrb	r1, [r3, #30]
   189ac:	and	r1, r1, #243	; 0xf3
   189b0:	strb	r1, [r3, #30]
   189b4:	str	r2, [r3, #16]
   189b8:	str	r2, [r3, #20]
   189bc:	mvn	r2, #0
   189c0:	str	r2, [r3, #32]
   189c4:	cmp	r5, #0
   189c8:	strne	ip, [r5]
   189cc:	cmp	r4, #0
   189d0:	strne	ip, [r4]
   189d4:	mov	r0, ip
   189d8:	pop	{r4, r5, r6, r7, r8, pc}
   189dc:	mov	r0, #996	; 0x3e4
   189e0:	bl	26680 <ftello64@plt+0x15010>
   189e4:	cmp	r0, #0
   189e8:	beq	18a04 <ftello64@plt+0x7394>
   189ec:	ldr	r3, [r7, #56]	; 0x38
   189f0:	str	r3, [r0]
   189f4:	str	r0, [r7, #56]	; 0x38
   189f8:	mov	r3, #0
   189fc:	str	r3, [r7, #64]	; 0x40
   18a00:	b	1896c <ftello64@plt+0x72fc>
   18a04:	mov	ip, #0
   18a08:	b	189d4 <ftello64@plt+0x7364>
   18a0c:	push	{r4, r5, r6, r7, r8, lr}
   18a10:	sub	sp, sp, #8
   18a14:	mov	r4, r0
   18a18:	mov	r8, r1
   18a1c:	ldr	r5, [r0]
   18a20:	add	r6, sp, #4
   18a24:	mov	r7, #0
   18a28:	add	r3, r4, #20
   18a2c:	mov	r2, r7
   18a30:	mov	r1, r7
   18a34:	mov	r0, r8
   18a38:	bl	1894c <ftello64@plt+0x72dc>
   18a3c:	str	r0, [r6]
   18a40:	cmp	r0, #0
   18a44:	beq	18a7c <ftello64@plt+0x740c>
   18a48:	str	r5, [r0]
   18a4c:	ldr	r2, [r6]
   18a50:	ldrb	r3, [r2, #26]
   18a54:	orr	r3, r3, #4
   18a58:	strb	r3, [r2, #26]
   18a5c:	ldr	r5, [r6]
   18a60:	ldr	r3, [r4, #4]
   18a64:	cmp	r3, #0
   18a68:	beq	18a84 <ftello64@plt+0x7414>
   18a6c:	add	r6, r5, #4
   18a70:	mov	r4, r3
   18a74:	b	18a28 <ftello64@plt+0x73b8>
   18a78:	ldr	r0, [sp, #4]
   18a7c:	add	sp, sp, #8
   18a80:	pop	{r4, r5, r6, r7, r8, pc}
   18a84:	mov	r2, r7
   18a88:	ldr	r3, [r4, #8]
   18a8c:	cmp	r3, #0
   18a90:	cmpne	r2, r3
   18a94:	bne	18ab4 <ftello64@plt+0x7444>
   18a98:	ldr	r3, [r4]
   18a9c:	ldr	r5, [r5]
   18aa0:	mov	r2, r4
   18aa4:	cmp	r3, #0
   18aa8:	beq	18a78 <ftello64@plt+0x7408>
   18aac:	mov	r4, r3
   18ab0:	b	18a88 <ftello64@plt+0x7418>
   18ab4:	add	r6, r5, #8
   18ab8:	mov	r4, r3
   18abc:	b	18a28 <ftello64@plt+0x73b8>
   18ac0:	push	{lr}		; (str lr, [sp, #-4]!)
   18ac4:	sub	sp, sp, #12
   18ac8:	mov	ip, #0
   18acc:	str	ip, [sp]
   18ad0:	str	ip, [sp, #4]
   18ad4:	strb	r3, [sp, #4]
   18ad8:	mov	r3, sp
   18adc:	bl	1894c <ftello64@plt+0x72dc>
   18ae0:	add	sp, sp, #12
   18ae4:	pop	{pc}		; (ldr pc, [sp], #4)
   18ae8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18aec:	ldr	r6, [r1]
   18af0:	ldr	r5, [r2, #4]
   18af4:	ldrb	r1, [r1, #28]
   18af8:	adds	r3, r5, #0
   18afc:	movne	r3, #1
   18b00:	ands	r3, r3, r1, lsr #4
   18b04:	beq	18b24 <ftello64@plt+0x74b4>
   18b08:	ldr	r3, [r2, #20]
   18b0c:	cmp	r3, #31
   18b10:	bgt	18bec <ftello64@plt+0x757c>
   18b14:	ldr	r1, [r6, #80]	; 0x50
   18b18:	lsr	r3, r1, r3
   18b1c:	tst	r3, #1
   18b20:	beq	18bec <ftello64@plt+0x757c>
   18b24:	mov	r4, r2
   18b28:	mov	r9, r0
   18b2c:	mov	r3, #8
   18b30:	mov	r2, #0
   18b34:	mov	r1, r2
   18b38:	mov	r0, r6
   18b3c:	bl	18ac0 <ftello64@plt+0x7450>
   18b40:	mov	r7, r0
   18b44:	mov	r3, #9
   18b48:	mov	r2, #0
   18b4c:	mov	r1, r2
   18b50:	mov	r0, r6
   18b54:	bl	18ac0 <ftello64@plt+0x7450>
   18b58:	mov	r8, r0
   18b5c:	cmp	r5, #0
   18b60:	moveq	sl, r0
   18b64:	beq	18b80 <ftello64@plt+0x7510>
   18b68:	mov	r3, #16
   18b6c:	mov	r2, r0
   18b70:	mov	r1, r5
   18b74:	mov	r0, r6
   18b78:	bl	18ac0 <ftello64@plt+0x7450>
   18b7c:	mov	sl, r0
   18b80:	mov	r3, #16
   18b84:	mov	r2, sl
   18b88:	mov	r1, r7
   18b8c:	mov	r0, r6
   18b90:	bl	18ac0 <ftello64@plt+0x7450>
   18b94:	mov	r5, r0
   18b98:	cmp	sl, #0
   18b9c:	cmpne	r0, #0
   18ba0:	beq	18bf4 <ftello64@plt+0x7584>
   18ba4:	cmp	r8, #0
   18ba8:	cmpne	r7, #0
   18bac:	beq	18bf4 <ftello64@plt+0x7584>
   18bb0:	ldr	r3, [r4, #20]
   18bb4:	str	r3, [r8, #20]
   18bb8:	str	r3, [r7, #20]
   18bbc:	ldrb	r3, [r4, #26]
   18bc0:	lsr	r3, r3, #3
   18bc4:	and	r3, r3, #1
   18bc8:	ldrb	r2, [r8, #26]
   18bcc:	and	r1, r3, #1
   18bd0:	bic	r2, r2, #8
   18bd4:	orr	r2, r2, r1, lsl #3
   18bd8:	strb	r2, [r8, #26]
   18bdc:	ldrb	r2, [r7, #26]
   18be0:	bic	r2, r2, #8
   18be4:	orr	r3, r2, r1, lsl #3
   18be8:	strb	r3, [r7, #26]
   18bec:	mov	r0, r5
   18bf0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18bf4:	mov	r3, #12
   18bf8:	str	r3, [r9]
   18bfc:	mov	r5, #0
   18c00:	b	18bec <ftello64@plt+0x757c>
   18c04:	push	{r4, r5, lr}
   18c08:	sub	sp, sp, #12
   18c0c:	mov	r5, r0
   18c10:	mov	r4, r1
   18c14:	mov	r3, #0
   18c18:	str	r3, [sp, #4]
   18c1c:	ldr	r2, [r1, #4]
   18c20:	cmp	r2, r3
   18c24:	beq	18c34 <ftello64@plt+0x75c4>
   18c28:	ldrb	r3, [r2, #24]
   18c2c:	cmp	r3, #17
   18c30:	beq	18c58 <ftello64@plt+0x75e8>
   18c34:	ldr	r2, [r4, #8]
   18c38:	cmp	r2, #0
   18c3c:	beq	18c4c <ftello64@plt+0x75dc>
   18c40:	ldrb	r3, [r2, #24]
   18c44:	cmp	r3, #17
   18c48:	beq	18c74 <ftello64@plt+0x7604>
   18c4c:	ldr	r0, [sp, #4]
   18c50:	add	sp, sp, #12
   18c54:	pop	{r4, r5, pc}
   18c58:	mov	r1, r0
   18c5c:	add	r0, sp, #4
   18c60:	bl	18ae8 <ftello64@plt+0x7478>
   18c64:	str	r0, [r4, #4]
   18c68:	cmp	r0, #0
   18c6c:	strne	r4, [r0]
   18c70:	b	18c34 <ftello64@plt+0x75c4>
   18c74:	mov	r1, r5
   18c78:	add	r0, sp, #4
   18c7c:	bl	18ae8 <ftello64@plt+0x7478>
   18c80:	str	r0, [r4, #8]
   18c84:	cmp	r0, #0
   18c88:	strne	r4, [r0]
   18c8c:	b	18c4c <ftello64@plt+0x75dc>
   18c90:	push	{r4, r5, r6, lr}
   18c94:	mov	r4, r0
   18c98:	mov	r5, r1
   18c9c:	mov	r3, #1
   18ca0:	str	r3, [r0]
   18ca4:	str	r3, [r0, #4]
   18ca8:	mov	r0, #4
   18cac:	bl	26680 <ftello64@plt+0x15010>
   18cb0:	str	r0, [r4, #8]
   18cb4:	cmp	r0, #0
   18cb8:	moveq	r3, #0
   18cbc:	streq	r3, [r4, #4]
   18cc0:	streq	r3, [r4]
   18cc4:	moveq	r0, #12
   18cc8:	strne	r5, [r0]
   18ccc:	movne	r0, #0
   18cd0:	pop	{r4, r5, r6, pc}
   18cd4:	push	{r4, lr}
   18cd8:	mov	r4, r0
   18cdc:	str	r1, [r0]
   18ce0:	mov	r3, #0
   18ce4:	str	r3, [r0, #4]
   18ce8:	lsl	r0, r1, #2
   18cec:	bl	26680 <ftello64@plt+0x15010>
   18cf0:	str	r0, [r4, #8]
   18cf4:	cmp	r0, #0
   18cf8:	moveq	r0, #12
   18cfc:	movne	r0, #0
   18d00:	pop	{r4, pc}
   18d04:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18d08:	mov	r6, r0
   18d0c:	mov	r5, r1
   18d10:	mov	r7, r2
   18d14:	mov	r8, r1
   18d18:	str	r2, [r8], #16
   18d1c:	ldr	r1, [r1, #8]
   18d20:	mov	r0, r8
   18d24:	bl	18cd4 <ftello64@plt+0x7664>
   18d28:	subs	r9, r0, #0
   18d2c:	bne	18df4 <ftello64@plt+0x7784>
   18d30:	ldr	r3, [r5, #8]
   18d34:	cmp	r3, #0
   18d38:	ble	18d88 <ftello64@plt+0x7718>
   18d3c:	mov	r4, #0
   18d40:	b	18d54 <ftello64@plt+0x76e4>
   18d44:	add	r4, r4, #1
   18d48:	ldr	r3, [r5, #8]
   18d4c:	cmp	r3, r4
   18d50:	ble	18d88 <ftello64@plt+0x7718>
   18d54:	ldr	r3, [r5, #12]
   18d58:	ldr	r1, [r3, r4, lsl #2]
   18d5c:	ldr	r3, [r6]
   18d60:	add	r3, r3, r1, lsl #3
   18d64:	ldrb	r3, [r3, #4]
   18d68:	tst	r3, #8
   18d6c:	bne	18d44 <ftello64@plt+0x76d4>
   18d70:	mov	r0, r8
   18d74:	bl	188e8 <ftello64@plt+0x7278>
   18d78:	cmp	r0, #0
   18d7c:	bne	18d44 <ftello64@plt+0x76d4>
   18d80:	mov	r9, #12
   18d84:	b	18dc4 <ftello64@plt+0x7754>
   18d88:	ldr	r4, [r6, #68]	; 0x44
   18d8c:	and	r7, r7, r4
   18d90:	add	r7, r7, r7, lsl #1
   18d94:	lsl	r4, r7, #2
   18d98:	ldr	r6, [r6, #32]
   18d9c:	add	r7, r6, r4
   18da0:	ldr	r3, [r6, r4]
   18da4:	ldr	r2, [r7, #4]
   18da8:	cmp	r2, r3
   18dac:	ble	18dcc <ftello64@plt+0x775c>
   18db0:	ldr	r2, [r7, #8]
   18db4:	ldr	r3, [r6, r4]
   18db8:	add	r1, r3, #1
   18dbc:	str	r1, [r6, r4]
   18dc0:	str	r5, [r2, r3, lsl #2]
   18dc4:	mov	r0, r9
   18dc8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18dcc:	add	r3, r3, #1
   18dd0:	lsl	r8, r3, #1
   18dd4:	lsl	r1, r3, #3
   18dd8:	ldr	r0, [r7, #8]
   18ddc:	bl	266b0 <ftello64@plt+0x15040>
   18de0:	cmp	r0, #0
   18de4:	beq	18dfc <ftello64@plt+0x778c>
   18de8:	str	r0, [r7, #8]
   18dec:	str	r8, [r7, #4]
   18df0:	b	18db0 <ftello64@plt+0x7740>
   18df4:	mov	r9, #12
   18df8:	b	18dc4 <ftello64@plt+0x7754>
   18dfc:	mov	r9, #12
   18e00:	b	18dc4 <ftello64@plt+0x7754>
   18e04:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18e08:	sub	sp, sp, #80	; 0x50
   18e0c:	mov	r4, r0
   18e10:	ldr	r8, [r0, #36]	; 0x24
   18e14:	ldr	r3, [r0, #48]	; 0x30
   18e18:	cmp	r8, r3
   18e1c:	movge	r8, r3
   18e20:	ldr	sl, [r0, #28]
   18e24:	cmp	r8, sl
   18e28:	ble	18f88 <ftello64@plt+0x7918>
   18e2c:	add	r7, sp, #8
   18e30:	add	r6, r0, #16
   18e34:	mov	r9, #1
   18e38:	mvn	r5, #0
   18e3c:	b	18f20 <ftello64@plt+0x78b0>
   18e40:	ldr	r3, [r4, #80]	; 0x50
   18e44:	cmp	r3, #0
   18e48:	cmpgt	r2, #0
   18e4c:	ble	18ea0 <ftello64@plt+0x7830>
   18e50:	add	r0, sp, #15
   18e54:	mov	r3, #0
   18e58:	ldr	r1, [r4]
   18e5c:	ldr	ip, [r4, #24]
   18e60:	add	r1, r1, sl
   18e64:	add	r1, r1, r3
   18e68:	ldrb	r1, [r1, ip]
   18e6c:	ldr	ip, [r4, #64]	; 0x40
   18e70:	ldrb	ip, [ip, r1]
   18e74:	ldr	r1, [r4, #4]
   18e78:	add	r1, r1, sl
   18e7c:	strb	ip, [r1, r3]
   18e80:	strb	ip, [r0, #1]!
   18e84:	add	r3, r3, #1
   18e88:	ldr	r1, [r4, #80]	; 0x50
   18e8c:	cmp	r1, r3
   18e90:	cmpgt	r2, r3
   18e94:	bgt	18e58 <ftello64@plt+0x77e8>
   18e98:	add	r1, sp, #16
   18e9c:	b	18f48 <ftello64@plt+0x78d8>
   18ea0:	add	r1, sp, #16
   18ea4:	b	18f48 <ftello64@plt+0x78d8>
   18ea8:	ldr	r3, [r4]
   18eac:	ldr	r2, [r4, #24]
   18eb0:	add	r3, r3, sl
   18eb4:	ldrb	r3, [r3, r2]
   18eb8:	str	r3, [sp, #4]
   18ebc:	ldr	r2, [r4, #64]	; 0x40
   18ec0:	cmp	r2, #0
   18ec4:	ldrbne	r3, [r2, r3]
   18ec8:	strne	r3, [sp, #4]
   18ecc:	ldm	r7, {r0, r1}
   18ed0:	stm	r6, {r0, r1}
   18ed4:	mov	r0, r9
   18ed8:	add	r2, sl, #1
   18edc:	lsl	r3, sl, #2
   18ee0:	ldr	r1, [r4, #8]
   18ee4:	ldr	ip, [sp, #4]
   18ee8:	str	ip, [r1, sl, lsl #2]
   18eec:	add	sl, sl, r0
   18ef0:	mov	ip, sl
   18ef4:	cmp	r2, sl
   18ef8:	bge	18f98 <ftello64@plt+0x7928>
   18efc:	add	r3, r3, #4
   18f00:	add	r2, r2, #1
   18f04:	ldr	r1, [r4, #8]
   18f08:	str	r5, [r1, r3]
   18f0c:	add	r3, r3, #4
   18f10:	cmp	ip, r2
   18f14:	bne	18f00 <ftello64@plt+0x7890>
   18f18:	cmp	r8, sl
   18f1c:	ble	18f88 <ftello64@plt+0x7918>
   18f20:	sub	r2, r8, sl
   18f24:	ldm	r6, {r0, r1}
   18f28:	stm	r7, {r0, r1}
   18f2c:	ldr	r3, [r4, #64]	; 0x40
   18f30:	cmp	r3, #0
   18f34:	bne	18e40 <ftello64@plt+0x77d0>
   18f38:	ldr	r1, [r4, #24]
   18f3c:	add	r3, sl, r1
   18f40:	ldr	r1, [r4]
   18f44:	add	r1, r1, r3
   18f48:	mov	r3, r6
   18f4c:	add	r0, sp, #4
   18f50:	bl	26b30 <ftello64@plt+0x154c0>
   18f54:	sub	r3, r0, #1
   18f58:	cmn	r3, #3
   18f5c:	bhi	18ea8 <ftello64@plt+0x7838>
   18f60:	cmn	r0, #2
   18f64:	bne	18ed8 <ftello64@plt+0x7868>
   18f68:	ldr	r2, [r4, #36]	; 0x24
   18f6c:	ldr	r3, [r4, #48]	; 0x30
   18f70:	cmp	r2, r3
   18f74:	bge	18ea8 <ftello64@plt+0x7838>
   18f78:	add	r3, r4, #16
   18f7c:	add	r2, sp, #8
   18f80:	ldm	r2, {r0, r1}
   18f84:	stm	r3, {r0, r1}
   18f88:	str	sl, [r4, #28]
   18f8c:	str	sl, [r4, #32]
   18f90:	add	sp, sp, #80	; 0x50
   18f94:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18f98:	mov	sl, r2
   18f9c:	b	18f18 <ftello64@plt+0x78a8>
   18fa0:	ldr	r3, [r1, #4]
   18fa4:	cmp	r3, #0
   18fa8:	beq	19140 <ftello64@plt+0x7ad0>
   18fac:	ldr	ip, [r2, #4]
   18fb0:	cmp	ip, #0
   18fb4:	beq	19148 <ftello64@plt+0x7ad8>
   18fb8:	push	{r4, r5, r6, r7, r8, lr}
   18fbc:	mov	r6, r2
   18fc0:	mov	r5, r1
   18fc4:	mov	r7, r0
   18fc8:	add	r3, r3, ip
   18fcc:	ldr	r4, [r0]
   18fd0:	ldr	r2, [r0, #4]
   18fd4:	add	r2, r3, r2
   18fd8:	cmp	r2, r4
   18fdc:	bgt	19004 <ftello64@plt+0x7994>
   18fe0:	ldr	r3, [r7, #4]
   18fe4:	ldr	r2, [r5, #4]
   18fe8:	ldr	r0, [r6, #4]
   18fec:	add	r1, r3, r2
   18ff0:	add	r1, r1, r0
   18ff4:	sub	r2, r2, #1
   18ff8:	sub	r0, r0, #1
   18ffc:	sub	r3, r3, #1
   19000:	b	19090 <ftello64@plt+0x7a20>
   19004:	add	r4, r3, r4
   19008:	lsl	r1, r4, #2
   1900c:	ldr	r0, [r0, #8]
   19010:	bl	266b0 <ftello64@plt+0x15040>
   19014:	cmp	r0, #0
   19018:	beq	19150 <ftello64@plt+0x7ae0>
   1901c:	str	r0, [r7, #8]
   19020:	str	r4, [r7]
   19024:	b	18fe0 <ftello64@plt+0x7970>
   19028:	cmp	r3, #0
   1902c:	blt	19068 <ftello64@plt+0x79f8>
   19030:	ldr	r8, [r7, #8]
   19034:	add	ip, r8, r3, lsl #2
   19038:	ldr	r4, [r8, r3, lsl #2]
   1903c:	cmp	lr, r4
   19040:	bge	1905c <ftello64@plt+0x79ec>
   19044:	sub	r3, r3, #1
   19048:	cmn	r3, #1
   1904c:	beq	19158 <ftello64@plt+0x7ae8>
   19050:	ldr	r4, [ip, #-4]!
   19054:	cmp	lr, r4
   19058:	blt	19044 <ftello64@plt+0x79d4>
   1905c:	ldr	ip, [r8, r3, lsl #2]
   19060:	cmp	lr, ip
   19064:	beq	19074 <ftello64@plt+0x7a04>
   19068:	sub	r1, r1, #1
   1906c:	ldr	ip, [r7, #8]
   19070:	str	lr, [ip, r1, lsl #2]
   19074:	subs	r2, r2, #1
   19078:	bmi	190b8 <ftello64@plt+0x7a48>
   1907c:	subs	r0, r0, #1
   19080:	bpl	19090 <ftello64@plt+0x7a20>
   19084:	b	190b8 <ftello64@plt+0x7a48>
   19088:	subs	r2, r2, #1
   1908c:	bmi	190b8 <ftello64@plt+0x7a48>
   19090:	ldr	ip, [r5, #8]
   19094:	ldr	lr, [ip, r2, lsl #2]
   19098:	ldr	ip, [r6, #8]
   1909c:	ldr	ip, [ip, r0, lsl #2]
   190a0:	cmp	lr, ip
   190a4:	beq	19028 <ftello64@plt+0x79b8>
   190a8:	cmp	lr, ip
   190ac:	bge	19088 <ftello64@plt+0x7a18>
   190b0:	subs	r0, r0, #1
   190b4:	bpl	19090 <ftello64@plt+0x7a20>
   190b8:	ldr	r3, [r7, #4]
   190bc:	sub	r0, r3, #1
   190c0:	ldr	r2, [r5, #4]
   190c4:	add	r2, r3, r2
   190c8:	ldr	ip, [r6, #4]
   190cc:	add	r2, r2, ip
   190d0:	sub	r4, r2, #1
   190d4:	sub	r2, r2, r1
   190d8:	add	r3, r3, r2
   190dc:	str	r3, [r7, #4]
   190e0:	cmp	r0, #0
   190e4:	cmpge	r2, #0
   190e8:	bgt	19114 <ftello64@plt+0x7aa4>
   190ec:	ldr	r0, [r7, #8]
   190f0:	lsl	r2, r2, #2
   190f4:	add	r1, r0, r1, lsl #2
   190f8:	bl	1134c <memcpy@plt>
   190fc:	mov	r0, #0
   19100:	pop	{r4, r5, r6, r7, r8, pc}
   19104:	add	lr, r0, r2
   19108:	str	ip, [r3, lr, lsl #2]
   1910c:	subs	r0, r0, #1
   19110:	bmi	190ec <ftello64@plt+0x7a7c>
   19114:	ldr	r3, [r7, #8]
   19118:	ldr	lr, [r3, r4, lsl #2]
   1911c:	ldr	ip, [r3, r0, lsl #2]
   19120:	cmp	lr, ip
   19124:	ble	19104 <ftello64@plt+0x7a94>
   19128:	sub	r4, r4, #1
   1912c:	add	ip, r0, r2
   19130:	str	lr, [r3, ip, lsl #2]
   19134:	subs	r2, r2, #1
   19138:	bne	19114 <ftello64@plt+0x7aa4>
   1913c:	b	190ec <ftello64@plt+0x7a7c>
   19140:	mov	r0, #0
   19144:	bx	lr
   19148:	mov	r0, #0
   1914c:	bx	lr
   19150:	mov	r0, #12
   19154:	pop	{r4, r5, r6, r7, r8, pc}
   19158:	mvn	r3, #0
   1915c:	b	19068 <ftello64@plt+0x79f8>
   19160:	ldr	r3, [r1, #4]
   19164:	str	r3, [r0, #4]
   19168:	ldr	r2, [r1, #4]
   1916c:	cmp	r2, #0
   19170:	ble	191c4 <ftello64@plt+0x7b54>
   19174:	push	{r4, r5, r6, lr}
   19178:	mov	r5, r1
   1917c:	mov	r4, r0
   19180:	str	r3, [r0]
   19184:	lsl	r0, r3, #2
   19188:	bl	26680 <ftello64@plt+0x15010>
   1918c:	str	r0, [r4, #8]
   19190:	cmp	r0, #0
   19194:	beq	191b0 <ftello64@plt+0x7b40>
   19198:	ldr	r2, [r5, #4]
   1919c:	lsl	r2, r2, #2
   191a0:	ldr	r1, [r5, #8]
   191a4:	bl	1134c <memcpy@plt>
   191a8:	mov	r0, #0
   191ac:	pop	{r4, r5, r6, pc}
   191b0:	mov	r3, #0
   191b4:	str	r3, [r4, #4]
   191b8:	str	r3, [r4]
   191bc:	mov	r0, #12
   191c0:	pop	{r4, r5, r6, pc}
   191c4:	mov	r3, #0
   191c8:	str	r3, [r0]
   191cc:	str	r3, [r0, #4]
   191d0:	str	r3, [r0, #8]
   191d4:	mov	r0, r3
   191d8:	bx	lr
   191dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   191e0:	mov	r8, r0
   191e4:	mov	r5, r2
   191e8:	subs	r7, r1, #0
   191ec:	beq	19244 <ftello64@plt+0x7bd4>
   191f0:	ldr	r0, [r7, #4]
   191f4:	cmp	r2, #0
   191f8:	cmpne	r0, #0
   191fc:	ble	1923c <ftello64@plt+0x7bcc>
   19200:	ldr	r3, [r2, #4]
   19204:	cmp	r3, #0
   19208:	ble	1923c <ftello64@plt+0x7bcc>
   1920c:	add	r0, r0, r3
   19210:	str	r0, [r8]
   19214:	lsl	r0, r0, #2
   19218:	bl	26680 <ftello64@plt+0x15010>
   1921c:	str	r0, [r8, #8]
   19220:	cmp	r0, #0
   19224:	beq	19360 <ftello64@plt+0x7cf0>
   19228:	mov	r3, #0
   1922c:	mov	r2, #1
   19230:	mov	r4, r3
   19234:	mov	r6, r3
   19238:	b	192a8 <ftello64@plt+0x7c38>
   1923c:	cmp	r0, #0
   19240:	bgt	19268 <ftello64@plt+0x7bf8>
   19244:	cmp	r5, #0
   19248:	beq	19278 <ftello64@plt+0x7c08>
   1924c:	ldr	r3, [r5, #4]
   19250:	cmp	r3, #0
   19254:	ble	19278 <ftello64@plt+0x7c08>
   19258:	mov	r1, r5
   1925c:	mov	r0, r8
   19260:	bl	19160 <ftello64@plt+0x7af0>
   19264:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19268:	mov	r1, r7
   1926c:	mov	r0, r8
   19270:	bl	19160 <ftello64@plt+0x7af0>
   19274:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19278:	mov	r0, #0
   1927c:	str	r0, [r8]
   19280:	str	r0, [r8, #4]
   19284:	str	r0, [r8, #8]
   19288:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1928c:	cmp	r1, r0
   19290:	addeq	r4, r4, #1
   19294:	add	r6, r6, #1
   19298:	ldr	r0, [r8, #8]
   1929c:	str	r1, [r0, r3]
   192a0:	add	r2, r2, #1
   192a4:	add	r3, r3, #4
   192a8:	sub	r0, r2, #1
   192ac:	mov	r9, r0
   192b0:	ldr	r1, [r7, #4]
   192b4:	cmp	r6, r1
   192b8:	bge	1931c <ftello64@plt+0x7cac>
   192bc:	ldr	ip, [r5, #4]
   192c0:	cmp	r4, ip
   192c4:	bge	192f0 <ftello64@plt+0x7c80>
   192c8:	ldr	r1, [r7, #8]
   192cc:	ldr	r1, [r1, r6, lsl #2]
   192d0:	ldr	r0, [r5, #8]
   192d4:	ldr	r0, [r0, r4, lsl #2]
   192d8:	cmp	r1, r0
   192dc:	ble	1928c <ftello64@plt+0x7c1c>
   192e0:	add	r4, r4, #1
   192e4:	ldr	r1, [r8, #8]
   192e8:	str	r0, [r1, r3]
   192ec:	b	192a0 <ftello64@plt+0x7c30>
   192f0:	ldr	r3, [r8, #8]
   192f4:	sub	r2, r1, r6
   192f8:	ldr	r1, [r7, #8]
   192fc:	lsl	r2, r2, #2
   19300:	add	r1, r1, r6, lsl #2
   19304:	add	r0, r3, r0, lsl #2
   19308:	bl	1134c <memcpy@plt>
   1930c:	ldr	r3, [r7, #4]
   19310:	sub	r6, r3, r6
   19314:	add	r9, r9, r6
   19318:	b	19328 <ftello64@plt+0x7cb8>
   1931c:	ldr	r2, [r5, #4]
   19320:	cmp	r4, r2
   19324:	blt	19334 <ftello64@plt+0x7cc4>
   19328:	str	r9, [r8, #4]
   1932c:	mov	r0, #0
   19330:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19334:	ldr	r3, [r8, #8]
   19338:	sub	r2, r2, r4
   1933c:	ldr	r1, [r5, #8]
   19340:	lsl	r2, r2, #2
   19344:	add	r1, r1, r4, lsl #2
   19348:	add	r0, r3, r0, lsl #2
   1934c:	bl	1134c <memcpy@plt>
   19350:	ldr	r3, [r5, #4]
   19354:	sub	r4, r3, r4
   19358:	add	r9, r9, r4
   1935c:	b	19328 <ftello64@plt+0x7cb8>
   19360:	mov	r0, #12
   19364:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19368:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1936c:	sub	sp, sp, #92	; 0x5c
   19370:	mov	r5, r0
   19374:	ldr	r4, [r0, #28]
   19378:	ldr	r6, [r0, #36]	; 0x24
   1937c:	ldr	r3, [r0, #48]	; 0x30
   19380:	cmp	r6, r3
   19384:	movge	r6, r3
   19388:	ldrb	r3, [r0, #74]	; 0x4a
   1938c:	cmp	r3, #0
   19390:	bne	193a0 <ftello64@plt+0x7d30>
   19394:	ldr	r3, [r0, #64]	; 0x40
   19398:	cmp	r3, #0
   1939c:	beq	193c0 <ftello64@plt+0x7d50>
   193a0:	ldr	r7, [r5, #32]
   193a4:	cmp	r4, r6
   193a8:	blt	19500 <ftello64@plt+0x7e90>
   193ac:	str	r4, [r5, #28]
   193b0:	str	r7, [r5, #32]
   193b4:	mov	r0, #0
   193b8:	add	sp, sp, #92	; 0x5c
   193bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   193c0:	ldrb	r3, [r0, #76]	; 0x4c
   193c4:	cmp	r3, #0
   193c8:	bne	193a0 <ftello64@plt+0x7d30>
   193cc:	cmp	r4, r6
   193d0:	bge	19688 <ftello64@plt+0x8018>
   193d4:	add	r3, r0, #16
   193d8:	str	r3, [sp, #4]
   193dc:	mvn	r7, #0
   193e0:	b	194ac <ftello64@plt+0x7e3c>
   193e4:	ldr	r3, [sp, #4]
   193e8:	ldm	r3, {r0, r1}
   193ec:	add	r2, sp, #80	; 0x50
   193f0:	stm	r2, {r0, r1}
   193f4:	mov	r9, r4
   193f8:	add	r1, r8, r4
   193fc:	sub	r2, r6, r4
   19400:	add	r1, fp, r1
   19404:	add	r0, sp, #12
   19408:	bl	26b30 <ftello64@plt+0x154c0>
   1940c:	mov	r8, r0
   19410:	sub	r3, r0, #1
   19414:	cmn	r3, #4
   19418:	bhi	19614 <ftello64@plt+0x7fa4>
   1941c:	ldr	fp, [sp, #12]
   19420:	mov	r0, fp
   19424:	bl	11634 <towupper@plt>
   19428:	mov	sl, r0
   1942c:	cmp	fp, r0
   19430:	beq	195f0 <ftello64@plt+0x7f80>
   19434:	add	r2, sp, #80	; 0x50
   19438:	mov	r1, r0
   1943c:	add	r0, sp, #16
   19440:	bl	112b0 <wcrtomb@plt>
   19444:	cmp	r8, r0
   19448:	bne	194fc <ftello64@plt+0x7e8c>
   1944c:	ldr	r0, [r5, #4]
   19450:	mov	r2, r8
   19454:	add	r1, sp, #16
   19458:	add	r0, r0, r4
   1945c:	bl	1134c <memcpy@plt>
   19460:	add	r4, r4, #1
   19464:	lsl	r3, r9, #2
   19468:	ldr	r2, [r5, #8]
   1946c:	str	sl, [r2, r9, lsl #2]
   19470:	sub	r2, r4, #1
   19474:	add	r8, r2, r8
   19478:	mov	r1, r8
   1947c:	cmp	r4, r8
   19480:	bge	194a4 <ftello64@plt+0x7e34>
   19484:	add	r3, r3, #4
   19488:	add	r4, r4, #1
   1948c:	ldr	r2, [r5, #8]
   19490:	str	r7, [r2, r3]
   19494:	add	r3, r3, #4
   19498:	cmp	r1, r4
   1949c:	bne	19488 <ftello64@plt+0x7e18>
   194a0:	mov	r4, r8
   194a4:	cmp	r6, r4
   194a8:	ble	19688 <ftello64@plt+0x8018>
   194ac:	ldr	fp, [r5]
   194b0:	ldr	r8, [r5, #24]
   194b4:	add	r3, fp, r8
   194b8:	ldrb	sl, [r3, r4]
   194bc:	bics	r3, sl, #127	; 0x7f
   194c0:	bne	193e4 <ftello64@plt+0x7d74>
   194c4:	ldr	r0, [sp, #4]
   194c8:	bl	11370 <mbsinit@plt>
   194cc:	cmp	r0, #0
   194d0:	beq	193e4 <ftello64@plt+0x7d74>
   194d4:	mov	r0, sl
   194d8:	bl	11634 <towupper@plt>
   194dc:	bics	r3, r0, #127	; 0x7f
   194e0:	bne	193e4 <ftello64@plt+0x7d74>
   194e4:	ldr	r3, [r5, #4]
   194e8:	strb	r0, [r3, r4]
   194ec:	ldr	r3, [r5, #8]
   194f0:	str	r0, [r3, r4, lsl #2]
   194f4:	add	r4, r4, #1
   194f8:	b	194a4 <ftello64@plt+0x7e34>
   194fc:	mov	r7, r4
   19500:	sub	r2, r6, r4
   19504:	add	r3, r5, #16
   19508:	ldm	r3, {r0, r1}
   1950c:	add	r3, sp, #88	; 0x58
   19510:	stmdb	r3, {r0, r1}
   19514:	ldr	r1, [r5, #64]	; 0x40
   19518:	cmp	r1, #0
   1951c:	bne	19698 <ftello64@plt+0x8028>
   19520:	ldr	r3, [r5, #24]
   19524:	add	r3, r7, r3
   19528:	ldr	r1, [r5]
   1952c:	add	r3, r1, r3
   19530:	str	r3, [sp, #4]
   19534:	add	r3, r5, #16
   19538:	ldr	r1, [sp, #4]
   1953c:	add	r0, sp, #12
   19540:	bl	26b30 <ftello64@plt+0x154c0>
   19544:	mov	r8, r0
   19548:	sub	fp, r0, #1
   1954c:	cmn	fp, #4
   19550:	bhi	1988c <ftello64@plt+0x821c>
   19554:	ldr	sl, [sp, #12]
   19558:	mov	r0, sl
   1955c:	bl	11634 <towupper@plt>
   19560:	mov	r9, r0
   19564:	cmp	sl, r0
   19568:	beq	19844 <ftello64@plt+0x81d4>
   1956c:	add	r2, sp, #80	; 0x50
   19570:	mov	r1, r0
   19574:	add	r0, sp, #16
   19578:	bl	112b0 <wcrtomb@plt>
   1957c:	mov	sl, r0
   19580:	cmp	r8, r0
   19584:	bne	196f8 <ftello64@plt+0x8088>
   19588:	ldr	r0, [r5, #4]
   1958c:	mov	r2, r8
   19590:	add	r1, sp, #16
   19594:	add	r0, r0, r4
   19598:	bl	1134c <memcpy@plt>
   1959c:	ldrb	r3, [r5, #76]	; 0x4c
   195a0:	cmp	r3, #0
   195a4:	bne	1985c <ftello64@plt+0x81ec>
   195a8:	add	r7, r7, r8
   195ac:	add	r2, r4, #1
   195b0:	lsl	r3, r4, #2
   195b4:	ldr	r1, [r5, #8]
   195b8:	str	r9, [r1, r4, lsl #2]
   195bc:	add	r4, r4, r8
   195c0:	mov	ip, r4
   195c4:	cmp	r2, r4
   195c8:	bge	19920 <ftello64@plt+0x82b0>
   195cc:	add	r3, r3, #4
   195d0:	mvn	r0, #0
   195d4:	add	r2, r2, #1
   195d8:	ldr	r1, [r5, #8]
   195dc:	str	r0, [r1, r3]
   195e0:	add	r3, r3, #4
   195e4:	cmp	ip, r2
   195e8:	bne	195d4 <ftello64@plt+0x7f64>
   195ec:	b	193a4 <ftello64@plt+0x7d34>
   195f0:	ldr	r0, [r5, #4]
   195f4:	ldr	r3, [r5, #24]
   195f8:	add	r3, r4, r3
   195fc:	ldr	r1, [r5]
   19600:	mov	r2, r8
   19604:	add	r1, r1, r3
   19608:	add	r0, r0, r4
   1960c:	bl	1134c <memcpy@plt>
   19610:	b	19460 <ftello64@plt+0x7df0>
   19614:	cmn	r3, #3
   19618:	bhi	1964c <ftello64@plt+0x7fdc>
   1961c:	cmn	r0, #2
   19620:	bne	19678 <ftello64@plt+0x8008>
   19624:	ldr	r2, [r5, #36]	; 0x24
   19628:	ldr	r3, [r5, #48]	; 0x30
   1962c:	cmp	r2, r3
   19630:	blt	19678 <ftello64@plt+0x8008>
   19634:	ldr	r3, [r5, #4]
   19638:	strb	sl, [r3, r4]
   1963c:	add	r4, r4, #1
   19640:	ldr	r3, [r5, #8]
   19644:	str	sl, [r3, r9, lsl #2]
   19648:	b	194a4 <ftello64@plt+0x7e34>
   1964c:	ldr	r3, [r5, #4]
   19650:	strb	sl, [r3, r4]
   19654:	add	r4, r4, #1
   19658:	ldr	r3, [r5, #8]
   1965c:	str	sl, [r3, r9, lsl #2]
   19660:	cmn	r0, #1
   19664:	addeq	r3, sp, #80	; 0x50
   19668:	ldmeq	r3, {r0, r1}
   1966c:	ldreq	r3, [sp, #4]
   19670:	stmeq	r3, {r0, r1}
   19674:	b	194a4 <ftello64@plt+0x7e34>
   19678:	add	r3, r5, #16
   1967c:	add	r2, sp, #88	; 0x58
   19680:	ldmdb	r2, {r0, r1}
   19684:	stm	r3, {r0, r1}
   19688:	str	r4, [r5, #28]
   1968c:	str	r4, [r5, #32]
   19690:	mov	r0, #0
   19694:	b	193b8 <ftello64@plt+0x7d48>
   19698:	ldr	r8, [r5, #80]	; 0x50
   1969c:	cmp	r2, #0
   196a0:	cmpgt	r8, #0
   196a4:	ble	196ec <ftello64@plt+0x807c>
   196a8:	ldr	r3, [r5, #24]
   196ac:	add	r3, r7, r3
   196b0:	sub	r3, r3, #1
   196b4:	ldr	r0, [r5]
   196b8:	add	r0, r0, r3
   196bc:	add	ip, sp, #15
   196c0:	mov	r3, #0
   196c4:	ldrb	lr, [r0, #1]!
   196c8:	ldrb	lr, [r1, lr]
   196cc:	strb	lr, [ip, #1]!
   196d0:	add	r3, r3, #1
   196d4:	cmp	r8, r3
   196d8:	cmpgt	r2, r3
   196dc:	bgt	196c4 <ftello64@plt+0x8054>
   196e0:	add	r3, sp, #16
   196e4:	str	r3, [sp, #4]
   196e8:	b	19534 <ftello64@plt+0x7ec4>
   196ec:	add	r3, sp, #16
   196f0:	str	r3, [sp, #4]
   196f4:	b	19534 <ftello64@plt+0x7ec4>
   196f8:	cmn	r0, #1
   196fc:	beq	1982c <ftello64@plt+0x81bc>
   19700:	mov	r6, r4
   19704:	add	r3, r4, r0
   19708:	str	r3, [sp, #4]
   1970c:	ldr	r0, [r5, #36]	; 0x24
   19710:	cmp	r3, r0
   19714:	bls	1972c <ftello64@plt+0x80bc>
   19718:	add	r3, r5, #16
   1971c:	add	r2, sp, #88	; 0x58
   19720:	ldmdb	r2, {r0, r1}
   19724:	stm	r3, {r0, r1}
   19728:	b	193ac <ftello64@plt+0x7d3c>
   1972c:	ldr	r3, [r5, #12]
   19730:	cmp	r3, #0
   19734:	beq	19810 <ftello64@plt+0x81a0>
   19738:	ldrb	r3, [r5, #76]	; 0x4c
   1973c:	cmp	r3, #0
   19740:	bne	19768 <ftello64@plt+0x80f8>
   19744:	cmp	r6, #0
   19748:	beq	19760 <ftello64@plt+0x80f0>
   1974c:	ldr	r2, [r5, #12]
   19750:	str	r3, [r2, r3, lsl #2]
   19754:	add	r3, r3, #1
   19758:	cmp	r6, r3
   1975c:	bne	1974c <ftello64@plt+0x80dc>
   19760:	mov	r3, #1
   19764:	strb	r3, [r5, #76]	; 0x4c
   19768:	ldr	r0, [r5, #4]
   1976c:	mov	r2, sl
   19770:	add	r1, sp, #16
   19774:	add	r0, r0, r6
   19778:	bl	1134c <memcpy@plt>
   1977c:	lsl	r3, r6, #2
   19780:	ldr	r2, [r5, #8]
   19784:	str	r9, [r2, r6, lsl #2]
   19788:	ldr	r2, [r5, #12]
   1978c:	str	r7, [r2, r6, lsl #2]
   19790:	cmp	sl, #1
   19794:	bls	197d4 <ftello64@plt+0x8164>
   19798:	add	r3, r3, #4
   1979c:	mov	r2, #1
   197a0:	mvn	r0, #0
   197a4:	ldr	ip, [r5, #12]
   197a8:	cmp	r8, r2
   197ac:	movhi	r1, r2
   197b0:	movls	r1, fp
   197b4:	add	r1, r7, r1
   197b8:	str	r1, [ip, r3]
   197bc:	ldr	r1, [r5, #8]
   197c0:	str	r0, [r1, r3]
   197c4:	add	r2, r2, #1
   197c8:	add	r3, r3, #4
   197cc:	cmp	r2, sl
   197d0:	bne	197a4 <ftello64@plt+0x8134>
   197d4:	sub	sl, sl, r8
   197d8:	ldr	r6, [r5, #48]	; 0x30
   197dc:	add	r6, sl, r6
   197e0:	str	r6, [r5, #48]	; 0x30
   197e4:	ldr	r3, [r5, #52]	; 0x34
   197e8:	cmp	r7, r3
   197ec:	ldrlt	r3, [r5, #56]	; 0x38
   197f0:	addlt	sl, r3, sl
   197f4:	strlt	sl, [r5, #56]	; 0x38
   197f8:	ldr	r3, [r5, #36]	; 0x24
   197fc:	cmp	r6, r3
   19800:	movge	r6, r3
   19804:	ldr	r4, [sp, #4]
   19808:	add	r7, r7, r8
   1980c:	b	193a4 <ftello64@plt+0x7d34>
   19810:	lsl	r0, r0, #2
   19814:	bl	26680 <ftello64@plt+0x15010>
   19818:	str	r0, [r5, #12]
   1981c:	cmp	r0, #0
   19820:	moveq	r0, #12
   19824:	bne	19738 <ftello64@plt+0x80c8>
   19828:	b	193b8 <ftello64@plt+0x7d48>
   1982c:	ldr	r0, [r5, #4]
   19830:	mov	r2, r8
   19834:	ldr	r1, [sp, #4]
   19838:	add	r0, r0, r4
   1983c:	bl	1134c <memcpy@plt>
   19840:	b	1959c <ftello64@plt+0x7f2c>
   19844:	ldr	r0, [r5, #4]
   19848:	mov	r2, r8
   1984c:	ldr	r1, [sp, #4]
   19850:	add	r0, r0, r4
   19854:	bl	1134c <memcpy@plt>
   19858:	b	1959c <ftello64@plt+0x7f2c>
   1985c:	cmp	r8, #0
   19860:	beq	195a8 <ftello64@plt+0x7f38>
   19864:	lsl	r2, r4, #2
   19868:	mov	r3, r7
   1986c:	add	r0, r8, r7
   19870:	ldr	r1, [r5, #12]
   19874:	str	r3, [r1, r2]
   19878:	add	r2, r2, #4
   1987c:	add	r3, r3, #1
   19880:	cmp	r3, r0
   19884:	bne	19870 <ftello64@plt+0x8200>
   19888:	b	195a8 <ftello64@plt+0x7f38>
   1988c:	cmn	fp, #3
   19890:	bhi	198c0 <ftello64@plt+0x8250>
   19894:	cmn	r0, #2
   19898:	beq	198b0 <ftello64@plt+0x8240>
   1989c:	add	r3, r5, #16
   198a0:	add	r2, sp, #88	; 0x58
   198a4:	ldmdb	r2, {r0, r1}
   198a8:	stm	r3, {r0, r1}
   198ac:	b	193ac <ftello64@plt+0x7d3c>
   198b0:	ldr	r2, [r5, #36]	; 0x24
   198b4:	ldr	r3, [r5, #48]	; 0x30
   198b8:	cmp	r2, r3
   198bc:	blt	1989c <ftello64@plt+0x822c>
   198c0:	ldr	r3, [r5]
   198c4:	ldr	r2, [r5, #24]
   198c8:	add	r3, r3, r7
   198cc:	ldrb	r3, [r3, r2]
   198d0:	ldr	r2, [r5, #64]	; 0x40
   198d4:	cmp	r2, #0
   198d8:	ldrbne	r3, [r2, r3]
   198dc:	mov	r1, r4
   198e0:	ldr	r2, [r5, #4]
   198e4:	strb	r3, [r2, r4]
   198e8:	ldrb	r2, [r5, #76]	; 0x4c
   198ec:	cmp	r2, #0
   198f0:	ldrne	r2, [r5, #12]
   198f4:	strne	r7, [r2, r4, lsl #2]
   198f8:	add	r7, r7, #1
   198fc:	add	r4, r4, #1
   19900:	ldr	r2, [r5, #8]
   19904:	str	r3, [r2, r1, lsl #2]
   19908:	cmn	r8, #1
   1990c:	addeq	r3, r5, #16
   19910:	addeq	r2, sp, #88	; 0x58
   19914:	ldmdbeq	r2, {r0, r1}
   19918:	stmeq	r3, {r0, r1}
   1991c:	b	193a4 <ftello64@plt+0x7d34>
   19920:	mov	r4, r2
   19924:	b	193a4 <ftello64@plt+0x7d34>
   19928:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1992c:	mov	r6, r0
   19930:	ldr	r8, [r0, #36]	; 0x24
   19934:	ldr	r3, [r0, #48]	; 0x30
   19938:	cmp	r8, r3
   1993c:	movge	r8, r3
   19940:	ldr	r4, [r0, #28]
   19944:	cmp	r8, r4
   19948:	ble	199a4 <ftello64@plt+0x8334>
   1994c:	ldr	r9, [pc, #92]	; 199b0 <ftello64@plt+0x8340>
   19950:	b	19964 <ftello64@plt+0x82f4>
   19954:	strb	r5, [r7]
   19958:	add	r4, r4, #1
   1995c:	cmp	r8, r4
   19960:	beq	199a4 <ftello64@plt+0x8334>
   19964:	ldr	r3, [r6]
   19968:	ldr	r2, [r6, #24]
   1996c:	add	r3, r3, r4
   19970:	ldrb	r5, [r3, r2]
   19974:	ldr	r3, [r6, #64]	; 0x40
   19978:	cmp	r3, #0
   1997c:	ldrbne	r5, [r3, r5]
   19980:	ldr	r7, [r6, #4]
   19984:	add	r7, r7, r4
   19988:	add	r3, r5, #128	; 0x80
   1998c:	cmp	r3, r9
   19990:	bhi	19954 <ftello64@plt+0x82e4>
   19994:	bl	114a8 <__ctype_toupper_loc@plt>
   19998:	ldr	r3, [r0]
   1999c:	ldr	r5, [r3, r5, lsl #2]
   199a0:	b	19954 <ftello64@plt+0x82e4>
   199a4:	str	r4, [r6, #28]
   199a8:	str	r4, [r6, #32]
   199ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   199b0:	andeq	r0, r0, pc, ror r1
   199b4:	push	{r4, r5, r6, lr}
   199b8:	ldr	r3, [r0, #36]	; 0x24
   199bc:	cmn	r3, #-536870910	; 0xe0000002
   199c0:	bhi	19a7c <ftello64@plt+0x840c>
   199c4:	mov	r4, r0
   199c8:	lsl	r3, r3, #1
   199cc:	ldr	r2, [r0, #48]	; 0x30
   199d0:	cmp	r3, r2
   199d4:	movge	r3, r2
   199d8:	cmp	r3, r1
   199dc:	movge	r1, r3
   199e0:	bl	18838 <ftello64@plt+0x71c8>
   199e4:	subs	r5, r0, #0
   199e8:	bne	19a38 <ftello64@plt+0x83c8>
   199ec:	ldr	r0, [r4, #100]	; 0x64
   199f0:	cmp	r0, #0
   199f4:	beq	19a14 <ftello64@plt+0x83a4>
   199f8:	ldr	r1, [r4, #36]	; 0x24
   199fc:	add	r1, r1, #1
   19a00:	lsl	r1, r1, #2
   19a04:	bl	266b0 <ftello64@plt+0x15040>
   19a08:	cmp	r0, #0
   19a0c:	beq	19a84 <ftello64@plt+0x8414>
   19a10:	str	r0, [r4, #100]	; 0x64
   19a14:	ldrb	r3, [r4, #72]	; 0x48
   19a18:	cmp	r3, #0
   19a1c:	beq	19a4c <ftello64@plt+0x83dc>
   19a20:	ldr	r3, [r4, #80]	; 0x50
   19a24:	cmp	r3, #1
   19a28:	ble	19a40 <ftello64@plt+0x83d0>
   19a2c:	mov	r0, r4
   19a30:	bl	19368 <ftello64@plt+0x7cf8>
   19a34:	mov	r5, r0
   19a38:	mov	r0, r5
   19a3c:	pop	{r4, r5, r6, pc}
   19a40:	mov	r0, r4
   19a44:	bl	19928 <ftello64@plt+0x82b8>
   19a48:	b	19a38 <ftello64@plt+0x83c8>
   19a4c:	ldr	r3, [r4, #80]	; 0x50
   19a50:	cmp	r3, #1
   19a54:	bgt	19a70 <ftello64@plt+0x8400>
   19a58:	ldr	r3, [r4, #64]	; 0x40
   19a5c:	cmp	r3, #0
   19a60:	beq	19a38 <ftello64@plt+0x83c8>
   19a64:	mov	r0, r4
   19a68:	bl	17c5c <ftello64@plt+0x65ec>
   19a6c:	b	19a38 <ftello64@plt+0x83c8>
   19a70:	mov	r0, r4
   19a74:	bl	18e04 <ftello64@plt+0x7794>
   19a78:	b	19a38 <ftello64@plt+0x83c8>
   19a7c:	mov	r5, #12
   19a80:	b	19a38 <ftello64@plt+0x83c8>
   19a84:	mov	r5, #12
   19a88:	b	19a38 <ftello64@plt+0x83c8>
   19a8c:	ldr	r3, [r1, #40]	; 0x28
   19a90:	ldr	ip, [r1, #56]	; 0x38
   19a94:	cmp	ip, r3
   19a98:	ble	19d24 <ftello64@plt+0x86b4>
   19a9c:	push	{r4, r5, r6, r7, r8, lr}
   19aa0:	sub	sp, sp, #8
   19aa4:	ldr	ip, [r1, #4]
   19aa8:	ldrb	r6, [ip, r3]
   19aac:	strb	r6, [r0]
   19ab0:	ldrb	r3, [r0, #6]
   19ab4:	and	r3, r3, #159	; 0x9f
   19ab8:	strb	r3, [r0, #6]
   19abc:	ldr	r3, [r1, #80]	; 0x50
   19ac0:	cmp	r3, #1
   19ac4:	ble	19ae8 <ftello64@plt+0x8478>
   19ac8:	ldr	ip, [r1, #40]	; 0x28
   19acc:	ldr	lr, [r1, #28]
   19ad0:	cmp	ip, lr
   19ad4:	beq	19ae8 <ftello64@plt+0x8478>
   19ad8:	ldr	lr, [r1, #8]
   19adc:	ldr	ip, [lr, ip, lsl #2]
   19ae0:	cmn	ip, #1
   19ae4:	beq	19d34 <ftello64@plt+0x86c4>
   19ae8:	mov	r7, r2
   19aec:	mov	r4, r1
   19af0:	mov	r5, r0
   19af4:	cmp	r6, #92	; 0x5c
   19af8:	beq	19d54 <ftello64@plt+0x86e4>
   19afc:	mov	r3, #1
   19b00:	strb	r3, [r0, #4]
   19b04:	ldr	r3, [r1, #80]	; 0x50
   19b08:	cmp	r3, #1
   19b0c:	ble	1a214 <ftello64@plt+0x8ba4>
   19b10:	ldr	r1, [r1, #40]	; 0x28
   19b14:	mov	r0, r4
   19b18:	bl	17c40 <ftello64@plt+0x65d0>
   19b1c:	mov	r8, r0
   19b20:	bl	11520 <iswalnum@plt>
   19b24:	adds	r3, r0, #0
   19b28:	movne	r3, #1
   19b2c:	ldrb	r0, [r5, #6]
   19b30:	cmp	r8, #95	; 0x5f
   19b34:	orreq	r3, r3, #1
   19b38:	bic	r0, r0, #64	; 0x40
   19b3c:	orr	r0, r0, r3, lsl #6
   19b40:	strb	r0, [r5, #6]
   19b44:	sub	r6, r6, #10
   19b48:	cmp	r6, #115	; 0x73
   19b4c:	ldrls	pc, [pc, r6, lsl #2]
   19b50:	b	1a424 <ftello64@plt+0x8db4>
   19b54:	andeq	sl, r1, r8, asr #4
   19b58:	andeq	sl, r1, r4, lsr #8
   19b5c:	andeq	sl, r1, r4, lsr #8
   19b60:	andeq	sl, r1, r4, lsr #8
   19b64:	andeq	sl, r1, r4, lsr #8
   19b68:	andeq	sl, r1, r4, lsr #8
   19b6c:	andeq	sl, r1, r4, lsr #8
   19b70:	andeq	sl, r1, r4, lsr #8
   19b74:	andeq	sl, r1, r4, lsr #8
   19b78:	andeq	sl, r1, r4, lsr #8
   19b7c:	andeq	sl, r1, r4, lsr #8
   19b80:	andeq	sl, r1, r4, lsr #8
   19b84:	andeq	sl, r1, r4, lsr #8
   19b88:	andeq	sl, r1, r4, lsr #8
   19b8c:	andeq	sl, r1, r4, lsr #8
   19b90:	andeq	sl, r1, r4, lsr #8
   19b94:	andeq	sl, r1, r4, lsr #8
   19b98:	andeq	sl, r1, r4, lsr #8
   19b9c:	andeq	sl, r1, r4, lsr #8
   19ba0:	andeq	sl, r1, r4, lsr #8
   19ba4:	andeq	sl, r1, r4, lsr #8
   19ba8:	andeq	sl, r1, r4, lsr #8
   19bac:	andeq	sl, r1, r4, lsr #8
   19bb0:	andeq	sl, r1, r4, lsr #8
   19bb4:	andeq	sl, r1, r4, lsr #8
   19bb8:	andeq	sl, r1, r4, lsr #8
   19bbc:			; <UNDEFINED> instruction: 0x0001a3b0
   19bc0:	andeq	sl, r1, r4, lsr #8
   19bc4:	andeq	sl, r1, r4, lsr #8
   19bc8:	andeq	sl, r1, r4, lsr #8
   19bcc:	andeq	sl, r1, r4, lsl #6
   19bd0:	andeq	sl, r1, ip, lsl r3
   19bd4:	andeq	sl, r1, ip, ror r2
   19bd8:	andeq	sl, r1, ip, lsl #5
   19bdc:	andeq	sl, r1, r4, lsr #8
   19be0:	andeq	sl, r1, r4, lsr #8
   19be4:	andeq	sl, r1, r4, asr #6
   19be8:	andeq	sl, r1, r4, lsr #8
   19bec:	andeq	sl, r1, r4, lsr #8
   19bf0:	andeq	sl, r1, r4, lsr #8
   19bf4:	andeq	sl, r1, r4, lsr #8
   19bf8:	andeq	sl, r1, r4, lsr #8
   19bfc:	andeq	sl, r1, r4, lsr #8
   19c00:	andeq	sl, r1, r4, lsr #8
   19c04:	andeq	sl, r1, r4, lsr #8
   19c08:	andeq	sl, r1, r4, lsr #8
   19c0c:	andeq	sl, r1, r4, lsr #8
   19c10:	andeq	sl, r1, r4, lsr #8
   19c14:	andeq	sl, r1, r4, lsr #8
   19c18:	andeq	sl, r1, r4, lsr #8
   19c1c:	andeq	sl, r1, r4, lsr #8
   19c20:	andeq	sl, r1, r4, lsr #8
   19c24:	andeq	sl, r1, r4, lsr #8
   19c28:	andeq	sl, r1, ip, lsr #5
   19c2c:	andeq	sl, r1, r4, lsr #8
   19c30:	andeq	sl, r1, r4, lsr #8
   19c34:	andeq	sl, r1, r4, lsr #8
   19c38:	andeq	sl, r1, r4, lsr #8
   19c3c:	andeq	sl, r1, r4, lsr #8
   19c40:	andeq	sl, r1, r4, lsr #8
   19c44:	andeq	sl, r1, r4, lsr #8
   19c48:	andeq	sl, r1, r4, lsr #8
   19c4c:	andeq	sl, r1, r4, lsr #8
   19c50:	andeq	sl, r1, r4, lsr #8
   19c54:	andeq	sl, r1, r4, lsr #8
   19c58:	andeq	sl, r1, r4, lsr #8
   19c5c:	andeq	sl, r1, r4, lsr #8
   19c60:	andeq	sl, r1, r4, lsr #8
   19c64:	andeq	sl, r1, r4, lsr #8
   19c68:	andeq	sl, r1, r4, lsr #8
   19c6c:	andeq	sl, r1, r4, lsr #8
   19c70:	andeq	sl, r1, r4, lsr #8
   19c74:	andeq	sl, r1, r4, lsr #8
   19c78:	andeq	sl, r1, r4, lsr #8
   19c7c:	andeq	sl, r1, r4, lsr #8
   19c80:	andeq	sl, r1, r4, lsr #8
   19c84:	andeq	sl, r1, r4, lsr #8
   19c88:	andeq	sl, r1, r4, lsr #8
   19c8c:	andeq	sl, r1, r4, lsr #8
   19c90:	andeq	sl, r1, r4, lsr #8
   19c94:	andeq	sl, r1, r4, lsr #8
   19c98:	andeq	sl, r1, r4, lsr r3
   19c9c:	andeq	sl, r1, r4, lsr #8
   19ca0:	andeq	sl, r1, r4, lsr #8
   19ca4:	andeq	sl, r1, r4, asr r3
   19ca8:	andeq	sl, r1, r4, lsr #8
   19cac:	andeq	sl, r1, r4, lsr #8
   19cb0:	andeq	sl, r1, r4, lsr #8
   19cb4:	andeq	sl, r1, r4, lsr #8
   19cb8:	andeq	sl, r1, r4, lsr #8
   19cbc:	andeq	sl, r1, r4, lsr #8
   19cc0:	andeq	sl, r1, r4, lsr #8
   19cc4:	andeq	sl, r1, r4, lsr #8
   19cc8:	andeq	sl, r1, r4, lsr #8
   19ccc:	andeq	sl, r1, r4, lsr #8
   19cd0:	andeq	sl, r1, r4, lsr #8
   19cd4:	andeq	sl, r1, r4, lsr #8
   19cd8:	andeq	sl, r1, r4, lsr #8
   19cdc:	andeq	sl, r1, r4, lsr #8
   19ce0:	andeq	sl, r1, r4, lsr #8
   19ce4:	andeq	sl, r1, r4, lsr #8
   19ce8:	andeq	sl, r1, r4, lsr #8
   19cec:	andeq	sl, r1, r4, lsr #8
   19cf0:	andeq	sl, r1, r4, lsr #8
   19cf4:	andeq	sl, r1, r4, lsr #8
   19cf8:	andeq	sl, r1, r4, lsr #8
   19cfc:	andeq	sl, r1, r4, lsr #8
   19d00:	andeq	sl, r1, r4, lsr #8
   19d04:	andeq	sl, r1, r4, lsr #8
   19d08:	andeq	sl, r1, r4, lsr #8
   19d0c:	andeq	sl, r1, r4, lsr #8
   19d10:	andeq	sl, r1, r4, lsr #8
   19d14:	andeq	sl, r1, r4, lsr #8
   19d18:	andeq	sl, r1, ip, asr #5
   19d1c:	andeq	sl, r1, r0, ror #4
   19d20:	andeq	sl, r1, r8, ror #5
   19d24:	mov	r3, #2
   19d28:	strb	r3, [r0, #4]
   19d2c:	mov	r0, #0
   19d30:	bx	lr
   19d34:	mov	r3, #1
   19d38:	strb	r3, [r0, #4]
   19d3c:	ldrb	r2, [r0, #6]
   19d40:	orr	r2, r2, #32
   19d44:	strb	r2, [r0, #6]
   19d48:	mov	r0, r3
   19d4c:	add	sp, sp, #8
   19d50:	pop	{r4, r5, r6, r7, r8, pc}
   19d54:	ldr	r1, [r1, #40]	; 0x28
   19d58:	add	r2, r1, #1
   19d5c:	ldr	r0, [r4, #48]	; 0x30
   19d60:	cmp	r2, r0
   19d64:	bge	19f38 <ftello64@plt+0x88c8>
   19d68:	ldrb	r0, [r4, #75]	; 0x4b
   19d6c:	cmp	r0, #0
   19d70:	bne	19f48 <ftello64@plt+0x88d8>
   19d74:	ldr	r3, [r4, #4]
   19d78:	ldrb	r6, [r3, r2]
   19d7c:	strb	r6, [r5]
   19d80:	mov	r3, #1
   19d84:	strb	r3, [r5, #4]
   19d88:	ldr	r3, [r4, #80]	; 0x50
   19d8c:	cmp	r3, #1
   19d90:	ble	19fc4 <ftello64@plt+0x8954>
   19d94:	ldr	r1, [r4, #40]	; 0x28
   19d98:	add	r1, r1, #1
   19d9c:	mov	r0, r4
   19da0:	bl	17c40 <ftello64@plt+0x65d0>
   19da4:	mov	r4, r0
   19da8:	bl	11520 <iswalnum@plt>
   19dac:	adds	r3, r0, #0
   19db0:	movne	r3, #1
   19db4:	ldrb	r0, [r5, #6]
   19db8:	cmp	r4, #95	; 0x5f
   19dbc:	orreq	r3, r3, #1
   19dc0:	bic	r0, r0, #64	; 0x40
   19dc4:	orr	r0, r0, r3, lsl #6
   19dc8:	strb	r0, [r5, #6]
   19dcc:	sub	r3, r6, #39	; 0x27
   19dd0:	cmp	r3, #86	; 0x56
   19dd4:	ldrls	pc, [pc, r3, lsl #2]
   19dd8:	b	1a41c <ftello64@plt+0x8dac>
   19ddc:	andeq	sl, r1, r8, asr #2
   19de0:	andeq	sl, r1, ip, ror #2
   19de4:	andeq	sl, r1, r4, lsl #3
   19de8:	andeq	sl, r1, ip, lsl r4
   19dec:	muleq	r1, ip, r1
   19df0:	andeq	sl, r1, ip, lsl r4
   19df4:	andeq	sl, r1, ip, lsl r4
   19df8:	andeq	sl, r1, ip, lsl r4
   19dfc:	andeq	sl, r1, ip, lsl r4
   19e00:	andeq	sl, r1, ip, lsl r4
   19e04:	andeq	sl, r1, r0, lsl r0
   19e08:	andeq	sl, r1, r0, lsl r0
   19e0c:	andeq	sl, r1, r0, lsl r0
   19e10:	andeq	sl, r1, r0, lsl r0
   19e14:	andeq	sl, r1, r0, lsl r0
   19e18:	andeq	sl, r1, r0, lsl r0
   19e1c:	andeq	sl, r1, r0, lsl r0
   19e20:	andeq	sl, r1, r0, lsl r0
   19e24:	andeq	sl, r1, r0, lsl r0
   19e28:	andeq	sl, r1, ip, lsl r4
   19e2c:	andeq	sl, r1, ip, lsl r4
   19e30:	andeq	sl, r1, r4, lsr r0
   19e34:	andeq	sl, r1, ip, lsl r4
   19e38:	andeq	sl, r1, r8, asr r0
   19e3c:			; <UNDEFINED> instruction: 0x0001a1bc
   19e40:	andeq	sl, r1, ip, lsl r4
   19e44:	andeq	sl, r1, ip, lsl r4
   19e48:	andeq	sl, r1, r0, lsr #1
   19e4c:	andeq	sl, r1, ip, lsl r4
   19e50:	andeq	sl, r1, ip, lsl r4
   19e54:	andeq	sl, r1, ip, lsl r4
   19e58:	andeq	sl, r1, ip, lsl r4
   19e5c:	andeq	sl, r1, ip, lsl r4
   19e60:	andeq	sl, r1, ip, lsl r4
   19e64:	andeq	sl, r1, ip, lsl r4
   19e68:	andeq	sl, r1, ip, lsl r4
   19e6c:	andeq	sl, r1, ip, lsl r4
   19e70:	andeq	sl, r1, ip, lsl r4
   19e74:	andeq	sl, r1, ip, lsl r4
   19e78:	andeq	sl, r1, ip, lsl r4
   19e7c:	andeq	sl, r1, ip, lsl r4
   19e80:	andeq	sl, r1, ip, lsl r4
   19e84:	andeq	sl, r1, ip, lsl r4
   19e88:	andeq	sl, r1, ip, lsl r4
   19e8c:	andeq	sl, r1, ip, lsl #2
   19e90:	andeq	sl, r1, ip, lsl r4
   19e94:	andeq	sl, r1, ip, lsl r4
   19e98:	andeq	sl, r1, ip, lsl r4
   19e9c:	ldrdeq	sl, [r1], -ip
   19ea0:	andeq	sl, r1, ip, lsl r4
   19ea4:	andeq	sl, r1, ip, lsl r4
   19ea8:	andeq	sl, r1, ip, lsl r4
   19eac:	andeq	sl, r1, ip, lsl r4
   19eb0:	andeq	sl, r1, ip, lsl r4
   19eb4:	andeq	sl, r1, ip, lsl r4
   19eb8:	andeq	sl, r1, ip, lsl r4
   19ebc:	andeq	sl, r1, ip, lsl r4
   19ec0:	andeq	sl, r1, r4, lsr #2
   19ec4:	andeq	sl, r1, ip, lsl r4
   19ec8:	andeq	sl, r1, ip, ror r0
   19ecc:	andeq	sl, r1, ip, lsl r4
   19ed0:	andeq	sl, r1, ip, lsl r4
   19ed4:	andeq	sl, r1, ip, lsl r4
   19ed8:	andeq	sl, r1, ip, lsl r4
   19edc:	andeq	sl, r1, ip, lsl r4
   19ee0:	andeq	sl, r1, ip, lsl r4
   19ee4:	andeq	sl, r1, ip, lsl r4
   19ee8:	andeq	sl, r1, ip, lsl r4
   19eec:	andeq	sl, r1, ip, lsl r4
   19ef0:	andeq	sl, r1, ip, lsl r4
   19ef4:	andeq	sl, r1, ip, lsl r4
   19ef8:	andeq	sl, r1, ip, lsl r4
   19efc:	andeq	sl, r1, ip, lsl r4
   19f00:	andeq	sl, r1, ip, lsl r4
   19f04:	andeq	sl, r1, ip, lsl r4
   19f08:	andeq	sl, r1, ip, lsl r4
   19f0c:	strdeq	sl, [r1], -r4
   19f10:	andeq	sl, r1, ip, lsl r4
   19f14:	andeq	sl, r1, ip, lsl r4
   19f18:	andeq	sl, r1, ip, lsl r4
   19f1c:	andeq	sl, r1, r4, asr #1
   19f20:	andeq	sl, r1, ip, lsl r4
   19f24:	andeq	sl, r1, ip, lsl r4
   19f28:	andeq	sl, r1, ip, lsl r4
   19f2c:	ldrdeq	sl, [r1], -ip
   19f30:	strdeq	r9, [r1], -r8
   19f34:	strdeq	sl, [r1], -r8
   19f38:	mov	r3, #36	; 0x24
   19f3c:	strb	r3, [r5, #4]
   19f40:	mov	r0, #1
   19f44:	b	19d4c <ftello64@plt+0x86dc>
   19f48:	cmp	r3, #1
   19f4c:	ble	19f84 <ftello64@plt+0x8914>
   19f50:	ldr	r3, [r4, #8]
   19f54:	lsl	ip, r2, #2
   19f58:	ldr	r0, [r3, r2, lsl #2]
   19f5c:	cmn	r0, #1
   19f60:	beq	19fb8 <ftello64@plt+0x8948>
   19f64:	add	r1, r1, #2
   19f68:	ldr	r0, [r4, #28]
   19f6c:	cmp	r0, r1
   19f70:	beq	19f84 <ftello64@plt+0x8914>
   19f74:	add	r3, r3, ip
   19f78:	ldr	r3, [r3, #4]
   19f7c:	cmn	r3, #1
   19f80:	beq	19fb8 <ftello64@plt+0x8948>
   19f84:	ldrb	r3, [r4, #76]	; 0x4c
   19f88:	cmp	r3, #0
   19f8c:	beq	1a42c <ftello64@plt+0x8dbc>
   19f90:	ldr	r1, [r4, #12]
   19f94:	ldr	r3, [r4]
   19f98:	ldr	r0, [r1, r2, lsl #2]
   19f9c:	ldr	r1, [r4, #24]
   19fa0:	add	r3, r3, r0
   19fa4:	ldrb	r6, [r3, r1]
   19fa8:	bics	r3, r6, #127	; 0x7f
   19fac:	ldrne	r3, [r4, #4]
   19fb0:	ldrbne	r6, [r3, r2]
   19fb4:	b	19d7c <ftello64@plt+0x870c>
   19fb8:	ldr	r3, [r4, #4]
   19fbc:	ldrb	r6, [r3, r2]
   19fc0:	b	19d7c <ftello64@plt+0x870c>
   19fc4:	bl	114d8 <__ctype_b_loc@plt>
   19fc8:	ldr	r2, [r0]
   19fcc:	lsl	r3, r6, #1
   19fd0:	ldrh	r3, [r2, r3]
   19fd4:	lsr	r3, r3, #3
   19fd8:	and	r3, r3, #1
   19fdc:	ldrb	r2, [r5, #6]
   19fe0:	cmp	r6, #95	; 0x5f
   19fe4:	orreq	r3, r3, #1
   19fe8:	bic	r2, r2, #64	; 0x40
   19fec:	orr	r3, r2, r3, lsl #6
   19ff0:	strb	r3, [r5, #6]
   19ff4:	b	19dcc <ftello64@plt+0x875c>
   19ff8:	tst	r7, #33792	; 0x8400
   19ffc:	movne	r0, #2
   1a000:	moveq	r3, #10
   1a004:	strbeq	r3, [r5, #4]
   1a008:	moveq	r0, #2
   1a00c:	b	19d4c <ftello64@plt+0x86dc>
   1a010:	tst	r7, #16384	; 0x4000
   1a014:	movne	r0, #2
   1a018:	bne	19d4c <ftello64@plt+0x86dc>
   1a01c:	mov	r3, #4
   1a020:	strb	r3, [r5, #4]
   1a024:	sub	r6, r6, #49	; 0x31
   1a028:	str	r6, [r5]
   1a02c:	mov	r0, #2
   1a030:	b	19d4c <ftello64@plt+0x86dc>
   1a034:	tst	r7, #524288	; 0x80000
   1a038:	movne	r0, #2
   1a03c:	bne	19d4c <ftello64@plt+0x86dc>
   1a040:	mov	r3, #12
   1a044:	strb	r3, [r5, #4]
   1a048:	mov	r3, #6
   1a04c:	str	r3, [r5]
   1a050:	mov	r0, #2
   1a054:	b	19d4c <ftello64@plt+0x86dc>
   1a058:	tst	r7, #524288	; 0x80000
   1a05c:	movne	r0, #2
   1a060:	bne	19d4c <ftello64@plt+0x86dc>
   1a064:	mov	r3, #12
   1a068:	strb	r3, [r5, #4]
   1a06c:	mov	r3, #9
   1a070:	str	r3, [r5]
   1a074:	mov	r0, #2
   1a078:	b	19d4c <ftello64@plt+0x86dc>
   1a07c:	tst	r7, #524288	; 0x80000
   1a080:	movne	r0, #2
   1a084:	bne	19d4c <ftello64@plt+0x86dc>
   1a088:	mov	r3, #12
   1a08c:	strb	r3, [r5, #4]
   1a090:	mov	r3, #256	; 0x100
   1a094:	str	r3, [r5]
   1a098:	mov	r0, #2
   1a09c:	b	19d4c <ftello64@plt+0x86dc>
   1a0a0:	tst	r7, #524288	; 0x80000
   1a0a4:	movne	r0, #2
   1a0a8:	bne	19d4c <ftello64@plt+0x86dc>
   1a0ac:	mov	r3, #12
   1a0b0:	strb	r3, [r5, #4]
   1a0b4:	mov	r3, #512	; 0x200
   1a0b8:	str	r3, [r5]
   1a0bc:	mov	r0, #2
   1a0c0:	b	19d4c <ftello64@plt+0x86dc>
   1a0c4:	tst	r7, #524288	; 0x80000
   1a0c8:	movne	r0, #2
   1a0cc:	moveq	r3, #32
   1a0d0:	strbeq	r3, [r5, #4]
   1a0d4:	moveq	r0, #2
   1a0d8:	b	19d4c <ftello64@plt+0x86dc>
   1a0dc:	tst	r7, #524288	; 0x80000
   1a0e0:	movne	r0, #2
   1a0e4:	moveq	r3, #33	; 0x21
   1a0e8:	strbeq	r3, [r5, #4]
   1a0ec:	moveq	r0, #2
   1a0f0:	b	19d4c <ftello64@plt+0x86dc>
   1a0f4:	tst	r7, #524288	; 0x80000
   1a0f8:	movne	r0, #2
   1a0fc:	moveq	r3, #34	; 0x22
   1a100:	strbeq	r3, [r5, #4]
   1a104:	moveq	r0, #2
   1a108:	b	19d4c <ftello64@plt+0x86dc>
   1a10c:	tst	r7, #524288	; 0x80000
   1a110:	movne	r0, #2
   1a114:	moveq	r3, #35	; 0x23
   1a118:	strbeq	r3, [r5, #4]
   1a11c:	moveq	r0, #2
   1a120:	b	19d4c <ftello64@plt+0x86dc>
   1a124:	tst	r7, #524288	; 0x80000
   1a128:	movne	r0, #2
   1a12c:	bne	19d4c <ftello64@plt+0x86dc>
   1a130:	mov	r3, #12
   1a134:	strb	r3, [r5, #4]
   1a138:	mov	r3, #64	; 0x40
   1a13c:	str	r3, [r5]
   1a140:	mov	r0, #2
   1a144:	b	19d4c <ftello64@plt+0x86dc>
   1a148:	tst	r7, #524288	; 0x80000
   1a14c:	movne	r0, #2
   1a150:	bne	19d4c <ftello64@plt+0x86dc>
   1a154:	mov	r3, #12
   1a158:	strb	r3, [r5, #4]
   1a15c:	mov	r3, #128	; 0x80
   1a160:	str	r3, [r5]
   1a164:	mov	r0, #2
   1a168:	b	19d4c <ftello64@plt+0x86dc>
   1a16c:	tst	r7, #8192	; 0x2000
   1a170:	movne	r0, #2
   1a174:	moveq	r3, #8
   1a178:	strbeq	r3, [r5, #4]
   1a17c:	moveq	r0, #2
   1a180:	b	19d4c <ftello64@plt+0x86dc>
   1a184:	tst	r7, #8192	; 0x2000
   1a188:	movne	r0, #2
   1a18c:	moveq	r3, #9
   1a190:	strbeq	r3, [r5, #4]
   1a194:	moveq	r0, #2
   1a198:	b	19d4c <ftello64@plt+0x86dc>
   1a19c:	ldr	r3, [pc, #668]	; 1a440 <ftello64@plt+0x8dd0>
   1a1a0:	and	r3, r3, r7
   1a1a4:	cmp	r3, #2
   1a1a8:	moveq	r3, #18
   1a1ac:	strbeq	r3, [r5, #4]
   1a1b0:	moveq	r0, #2
   1a1b4:	movne	r0, #2
   1a1b8:	b	19d4c <ftello64@plt+0x86dc>
   1a1bc:	ldr	r3, [pc, #636]	; 1a440 <ftello64@plt+0x8dd0>
   1a1c0:	and	r3, r3, r7
   1a1c4:	cmp	r3, #2
   1a1c8:	moveq	r3, #19
   1a1cc:	strbeq	r3, [r5, #4]
   1a1d0:	moveq	r0, #2
   1a1d4:	movne	r0, #2
   1a1d8:	b	19d4c <ftello64@plt+0x86dc>
   1a1dc:	and	r7, r7, #4608	; 0x1200
   1a1e0:	cmp	r7, #512	; 0x200
   1a1e4:	moveq	r3, #23
   1a1e8:	strbeq	r3, [r5, #4]
   1a1ec:	moveq	r0, #2
   1a1f0:	movne	r0, #2
   1a1f4:	b	19d4c <ftello64@plt+0x86dc>
   1a1f8:	and	r7, r7, #4608	; 0x1200
   1a1fc:	cmp	r7, #512	; 0x200
   1a200:	moveq	r3, #24
   1a204:	strbeq	r3, [r5, #4]
   1a208:	moveq	r0, #2
   1a20c:	movne	r0, #2
   1a210:	b	19d4c <ftello64@plt+0x86dc>
   1a214:	bl	114d8 <__ctype_b_loc@plt>
   1a218:	ldr	r2, [r0]
   1a21c:	lsl	r3, r6, #1
   1a220:	ldrh	r3, [r2, r3]
   1a224:	lsr	r3, r3, #3
   1a228:	and	r3, r3, #1
   1a22c:	ldrb	r2, [r5, #6]
   1a230:	cmp	r6, #95	; 0x5f
   1a234:	orreq	r3, r3, #1
   1a238:	bic	r2, r2, #64	; 0x40
   1a23c:	orr	r3, r2, r3, lsl #6
   1a240:	strb	r3, [r5, #6]
   1a244:	b	19b44 <ftello64@plt+0x84d4>
   1a248:	tst	r7, #2048	; 0x800
   1a24c:	moveq	r0, #1
   1a250:	movne	r3, #10
   1a254:	strbne	r3, [r5, #4]
   1a258:	movne	r0, #1
   1a25c:	b	19d4c <ftello64@plt+0x86dc>
   1a260:	and	r7, r7, #33792	; 0x8400
   1a264:	cmp	r7, #32768	; 0x8000
   1a268:	moveq	r3, #10
   1a26c:	strbeq	r3, [r5, #4]
   1a270:	moveq	r0, #1
   1a274:	movne	r0, #1
   1a278:	b	19d4c <ftello64@plt+0x86dc>
   1a27c:	mov	r3, #11
   1a280:	strb	r3, [r5, #4]
   1a284:	mov	r0, #1
   1a288:	b	19d4c <ftello64@plt+0x86dc>
   1a28c:	ldr	r3, [pc, #428]	; 1a440 <ftello64@plt+0x8dd0>
   1a290:	and	r3, r3, r7
   1a294:	cmp	r3, #0
   1a298:	movne	r0, #1
   1a29c:	moveq	r3, #18
   1a2a0:	strbeq	r3, [r5, #4]
   1a2a4:	moveq	r0, #1
   1a2a8:	b	19d4c <ftello64@plt+0x86dc>
   1a2ac:	ldr	r3, [pc, #396]	; 1a440 <ftello64@plt+0x8dd0>
   1a2b0:	and	r3, r3, r7
   1a2b4:	cmp	r3, #0
   1a2b8:	movne	r0, #1
   1a2bc:	moveq	r3, #19
   1a2c0:	strbeq	r3, [r5, #4]
   1a2c4:	moveq	r0, #1
   1a2c8:	b	19d4c <ftello64@plt+0x86dc>
   1a2cc:	and	r7, r7, #4608	; 0x1200
   1a2d0:	cmp	r7, #4608	; 0x1200
   1a2d4:	moveq	r3, #23
   1a2d8:	strbeq	r3, [r5, #4]
   1a2dc:	moveq	r0, #1
   1a2e0:	movne	r0, #1
   1a2e4:	b	19d4c <ftello64@plt+0x86dc>
   1a2e8:	and	r7, r7, #4608	; 0x1200
   1a2ec:	cmp	r7, #4608	; 0x1200
   1a2f0:	moveq	r3, #24
   1a2f4:	strbeq	r3, [r5, #4]
   1a2f8:	moveq	r0, #1
   1a2fc:	movne	r0, #1
   1a300:	b	19d4c <ftello64@plt+0x86dc>
   1a304:	tst	r7, #8192	; 0x2000
   1a308:	moveq	r0, #1
   1a30c:	movne	r3, #8
   1a310:	strbne	r3, [r5, #4]
   1a314:	movne	r0, #1
   1a318:	b	19d4c <ftello64@plt+0x86dc>
   1a31c:	tst	r7, #8192	; 0x2000
   1a320:	moveq	r0, #1
   1a324:	movne	r3, #9
   1a328:	strbne	r3, [r5, #4]
   1a32c:	movne	r0, #1
   1a330:	b	19d4c <ftello64@plt+0x86dc>
   1a334:	mov	r3, #20
   1a338:	strb	r3, [r5, #4]
   1a33c:	mov	r0, #1
   1a340:	b	19d4c <ftello64@plt+0x86dc>
   1a344:	mov	r3, #5
   1a348:	strb	r3, [r5, #4]
   1a34c:	mov	r0, #1
   1a350:	b	19d4c <ftello64@plt+0x86dc>
   1a354:	ldr	r3, [pc, #232]	; 1a444 <ftello64@plt+0x8dd4>
   1a358:	and	r3, r3, r7
   1a35c:	cmp	r3, #0
   1a360:	bne	1a398 <ftello64@plt+0x8d28>
   1a364:	ldr	r3, [r4, #40]	; 0x28
   1a368:	cmp	r3, #0
   1a36c:	beq	1a398 <ftello64@plt+0x8d28>
   1a370:	ldr	r2, [r4, #4]
   1a374:	add	r3, r2, r3
   1a378:	ldrb	r2, [r3, #-1]
   1a37c:	lsr	r3, r7, #11
   1a380:	eor	r3, r3, #1
   1a384:	cmp	r2, #10
   1a388:	orrne	r3, r3, #1
   1a38c:	tst	r3, #1
   1a390:	movne	r0, #1
   1a394:	bne	19d4c <ftello64@plt+0x86dc>
   1a398:	mov	r3, #12
   1a39c:	strb	r3, [r5, #4]
   1a3a0:	mov	r3, #16
   1a3a4:	str	r3, [r5]
   1a3a8:	mov	r0, #1
   1a3ac:	b	19d4c <ftello64@plt+0x86dc>
   1a3b0:	tst	r7, #8
   1a3b4:	bne	1a404 <ftello64@plt+0x8d94>
   1a3b8:	ldr	r3, [r4, #40]	; 0x28
   1a3bc:	add	r3, r3, #1
   1a3c0:	ldr	r2, [r4, #48]	; 0x30
   1a3c4:	cmp	r3, r2
   1a3c8:	beq	1a404 <ftello64@plt+0x8d94>
   1a3cc:	str	r3, [r4, #40]	; 0x28
   1a3d0:	mov	r2, r7
   1a3d4:	mov	r1, r4
   1a3d8:	mov	r0, sp
   1a3dc:	bl	19a8c <ftello64@plt+0x841c>
   1a3e0:	ldr	r3, [r4, #40]	; 0x28
   1a3e4:	sub	r3, r3, #1
   1a3e8:	str	r3, [r4, #40]	; 0x28
   1a3ec:	ldrb	r3, [sp, #4]
   1a3f0:	sub	r3, r3, #9
   1a3f4:	uxtb	r3, r3
   1a3f8:	cmp	r3, #1
   1a3fc:	movhi	r0, #1
   1a400:	bhi	19d4c <ftello64@plt+0x86dc>
   1a404:	mov	r3, #12
   1a408:	strb	r3, [r5, #4]
   1a40c:	mov	r3, #32
   1a410:	str	r3, [r5]
   1a414:	mov	r0, #1
   1a418:	b	19d4c <ftello64@plt+0x86dc>
   1a41c:	mov	r0, #2
   1a420:	b	19d4c <ftello64@plt+0x86dc>
   1a424:	mov	r0, #1
   1a428:	b	19d4c <ftello64@plt+0x86dc>
   1a42c:	ldr	r3, [r4]
   1a430:	ldr	r1, [r4, #24]
   1a434:	add	r2, r3, r2
   1a438:	ldrb	r6, [r2, r1]
   1a43c:	b	19d7c <ftello64@plt+0x870c>
   1a440:	andeq	r0, r0, r2, lsl #8
   1a444:	addeq	r0, r0, r8
   1a448:	push	{r4, lr}
   1a44c:	mov	r4, r1
   1a450:	bl	19a8c <ftello64@plt+0x841c>
   1a454:	ldr	r3, [r4, #40]	; 0x28
   1a458:	add	r0, r3, r0
   1a45c:	str	r0, [r4, #40]	; 0x28
   1a460:	pop	{r4, pc}
   1a464:	push	{r4, r5, r6, r7, r8, lr}
   1a468:	mov	r7, r0
   1a46c:	mov	r4, r1
   1a470:	mov	r6, r2
   1a474:	mvn	r5, #0
   1a478:	mov	r2, r6
   1a47c:	mov	r1, r7
   1a480:	mov	r0, r4
   1a484:	bl	1a448 <ftello64@plt+0x8dd8>
   1a488:	ldrb	r2, [r4]
   1a48c:	ldrb	r3, [r4, #4]
   1a490:	cmp	r3, #2
   1a494:	beq	1a4fc <ftello64@plt+0x8e8c>
   1a498:	cmp	r3, #24
   1a49c:	cmpne	r2, #44	; 0x2c
   1a4a0:	beq	1a500 <ftello64@plt+0x8e90>
   1a4a4:	cmp	r3, #1
   1a4a8:	mvnne	r5, #1
   1a4ac:	bne	1a478 <ftello64@plt+0x8e08>
   1a4b0:	sub	r3, r2, #48	; 0x30
   1a4b4:	uxtb	r3, r3
   1a4b8:	cmp	r3, #9
   1a4bc:	movhi	r3, #0
   1a4c0:	movls	r3, #1
   1a4c4:	cmn	r5, #2
   1a4c8:	moveq	r3, #0
   1a4cc:	cmp	r3, #0
   1a4d0:	mvneq	r5, #1
   1a4d4:	beq	1a478 <ftello64@plt+0x8e08>
   1a4d8:	cmn	r5, #1
   1a4dc:	subeq	r5, r2, #48	; 0x30
   1a4e0:	beq	1a478 <ftello64@plt+0x8e08>
   1a4e4:	add	r5, r5, r5, lsl #2
   1a4e8:	add	r2, r2, r5, lsl #1
   1a4ec:	sub	r5, r2, #48	; 0x30
   1a4f0:	cmp	r5, #32768	; 0x8000
   1a4f4:	movge	r5, #32768	; 0x8000
   1a4f8:	b	1a478 <ftello64@plt+0x8e08>
   1a4fc:	mvn	r5, #1
   1a500:	mov	r0, r5
   1a504:	pop	{r4, r5, r6, r7, r8, pc}
   1a508:	push	{r4, lr}
   1a50c:	mov	r4, r0
   1a510:	ldr	r0, [r0]
   1a514:	bl	14f9c <ftello64@plt+0x392c>
   1a518:	ldr	r0, [r4, #4]
   1a51c:	bl	14f9c <ftello64@plt+0x392c>
   1a520:	ldr	r0, [r4, #8]
   1a524:	bl	14f9c <ftello64@plt+0x392c>
   1a528:	ldr	r0, [r4, #12]
   1a52c:	bl	14f9c <ftello64@plt+0x392c>
   1a530:	mov	r0, r4
   1a534:	bl	14f9c <ftello64@plt+0x392c>
   1a538:	pop	{r4, pc}
   1a53c:	push	{r4, lr}
   1a540:	ldr	r2, [r0, #4]
   1a544:	ldr	r3, [pc, #40]	; 1a574 <ftello64@plt+0x8f04>
   1a548:	and	r3, r3, r2
   1a54c:	cmp	r3, #6
   1a550:	beq	1a568 <ftello64@plt+0x8ef8>
   1a554:	cmp	r3, #3
   1a558:	popne	{r4, pc}
   1a55c:	ldr	r0, [r0]
   1a560:	bl	14f9c <ftello64@plt+0x392c>
   1a564:	pop	{r4, pc}
   1a568:	ldr	r0, [r0]
   1a56c:	bl	1a508 <ftello64@plt+0x8e98>
   1a570:	pop	{r4, pc}
   1a574:	strdeq	r0, [r4], -pc	; <UNPREDICTABLE>
   1a578:	push	{r4, lr}
   1a57c:	add	r0, r1, #20
   1a580:	bl	1a53c <ftello64@plt+0x8ecc>
   1a584:	mov	r0, #0
   1a588:	pop	{r4, pc}
   1a58c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a590:	sub	sp, sp, #8
   1a594:	mov	r4, r0
   1a598:	add	r3, sp, #8
   1a59c:	stmdb	r3, {r1, r2}
   1a5a0:	ldrb	r5, [sp, #4]
   1a5a4:	ldr	r3, [r0, #4]
   1a5a8:	ldr	r2, [r0, #8]
   1a5ac:	cmp	r2, r3
   1a5b0:	bcs	1a684 <ftello64@plt+0x9014>
   1a5b4:	ldr	r2, [r4, #8]
   1a5b8:	ldr	r3, [r4]
   1a5bc:	add	r3, r3, r2, lsl #3
   1a5c0:	add	r2, sp, #8
   1a5c4:	ldmdb	r2, {r0, r1}
   1a5c8:	stm	r3, {r0, r1}
   1a5cc:	ldr	r3, [r4, #8]
   1a5d0:	ldr	r2, [r4]
   1a5d4:	add	r2, r2, r3, lsl #3
   1a5d8:	ldr	r3, [r2, #4]
   1a5dc:	bic	r3, r3, #261120	; 0x3fc00
   1a5e0:	bic	r3, r3, #768	; 0x300
   1a5e4:	str	r3, [r2, #4]
   1a5e8:	ldr	r3, [r4, #8]
   1a5ec:	ldr	r2, [r4]
   1a5f0:	add	r2, r2, r3, lsl #3
   1a5f4:	cmp	r5, #5
   1a5f8:	beq	1a750 <ftello64@plt+0x90e0>
   1a5fc:	cmp	r5, #6
   1a600:	movne	r5, #0
   1a604:	moveq	r5, #1
   1a608:	ldrb	r3, [r2, #6]
   1a60c:	and	r5, r5, #1
   1a610:	bic	r3, r3, #16
   1a614:	orr	r5, r3, r5, lsl #4
   1a618:	strb	r5, [r2, #6]
   1a61c:	ldr	r2, [r4, #8]
   1a620:	ldr	r3, [r4, #12]
   1a624:	mvn	r1, #0
   1a628:	str	r1, [r3, r2, lsl #2]
   1a62c:	ldr	r3, [r4, #8]
   1a630:	add	r3, r3, r3, lsl #1
   1a634:	lsl	r3, r3, #2
   1a638:	ldr	r0, [r4, #20]
   1a63c:	add	r1, r0, r3
   1a640:	mov	r2, #0
   1a644:	str	r2, [r0, r3]
   1a648:	str	r2, [r1, #4]
   1a64c:	str	r2, [r1, #8]
   1a650:	ldr	r3, [r4, #8]
   1a654:	add	r3, r3, r3, lsl #1
   1a658:	lsl	r3, r3, #2
   1a65c:	ldr	r0, [r4, #24]
   1a660:	add	r1, r0, r3
   1a664:	str	r2, [r0, r3]
   1a668:	str	r2, [r1, #4]
   1a66c:	str	r2, [r1, #8]
   1a670:	ldr	r0, [r4, #8]
   1a674:	add	r3, r0, #1
   1a678:	str	r3, [r4, #8]
   1a67c:	add	sp, sp, #8
   1a680:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a684:	lsl	r6, r3, #1
   1a688:	ldr	r3, [pc, #228]	; 1a774 <ftello64@plt+0x9104>
   1a68c:	cmp	r6, r3
   1a690:	bhi	1a764 <ftello64@plt+0x90f4>
   1a694:	lsl	r1, r6, #3
   1a698:	ldr	r0, [r0]
   1a69c:	bl	266b0 <ftello64@plt+0x15040>
   1a6a0:	cmp	r0, #0
   1a6a4:	beq	1a76c <ftello64@plt+0x90fc>
   1a6a8:	str	r0, [r4]
   1a6ac:	lsl	r7, r6, #2
   1a6b0:	mov	r1, r7
   1a6b4:	ldr	r0, [r4, #12]
   1a6b8:	bl	266b0 <ftello64@plt+0x15040>
   1a6bc:	mov	r9, r0
   1a6c0:	mov	r1, r7
   1a6c4:	ldr	r0, [r4, #16]
   1a6c8:	bl	266b0 <ftello64@plt+0x15040>
   1a6cc:	mov	r8, r0
   1a6d0:	add	r7, r6, r6, lsl #1
   1a6d4:	lsl	r7, r7, #2
   1a6d8:	mov	r1, r7
   1a6dc:	ldr	r0, [r4, #20]
   1a6e0:	bl	266b0 <ftello64@plt+0x15040>
   1a6e4:	mov	sl, r0
   1a6e8:	mov	r1, r7
   1a6ec:	ldr	r0, [r4, #24]
   1a6f0:	bl	266b0 <ftello64@plt+0x15040>
   1a6f4:	mov	r7, r0
   1a6f8:	cmp	r8, #0
   1a6fc:	cmpne	r9, #0
   1a700:	beq	1a728 <ftello64@plt+0x90b8>
   1a704:	cmp	r0, #0
   1a708:	cmpne	sl, #0
   1a70c:	beq	1a728 <ftello64@plt+0x90b8>
   1a710:	str	r9, [r4, #12]
   1a714:	str	r8, [r4, #16]
   1a718:	str	sl, [r4, #20]
   1a71c:	str	r0, [r4, #24]
   1a720:	str	r6, [r4, #4]
   1a724:	b	1a5b4 <ftello64@plt+0x8f44>
   1a728:	mov	r0, r9
   1a72c:	bl	14f9c <ftello64@plt+0x392c>
   1a730:	mov	r0, r8
   1a734:	bl	14f9c <ftello64@plt+0x392c>
   1a738:	mov	r0, sl
   1a73c:	bl	14f9c <ftello64@plt+0x392c>
   1a740:	mov	r0, r7
   1a744:	bl	14f9c <ftello64@plt+0x392c>
   1a748:	mvn	r0, #0
   1a74c:	b	1a67c <ftello64@plt+0x900c>
   1a750:	ldr	r3, [r4, #92]	; 0x5c
   1a754:	cmp	r3, #1
   1a758:	movgt	r5, #1
   1a75c:	bgt	1a608 <ftello64@plt+0x8f98>
   1a760:	b	1a5fc <ftello64@plt+0x8f8c>
   1a764:	mvn	r0, #0
   1a768:	b	1a67c <ftello64@plt+0x900c>
   1a76c:	mvn	r0, #0
   1a770:	b	1a67c <ftello64@plt+0x900c>
   1a774:	ldrbne	r5, [r5, #-1365]	; 0xfffffaab
   1a778:	ldrb	r3, [r1, #24]
   1a77c:	cmp	r3, #16
   1a780:	beq	1a7c0 <ftello64@plt+0x9150>
   1a784:	push	{r4, r5, r6, lr}
   1a788:	mov	r4, r1
   1a78c:	mov	r5, r0
   1a790:	str	r1, [r4, #12]
   1a794:	add	r3, r1, #20
   1a798:	ldm	r3, {r1, r2}
   1a79c:	bl	1a58c <ftello64@plt+0x8f1c>
   1a7a0:	str	r0, [r4, #28]
   1a7a4:	cmn	r0, #1
   1a7a8:	beq	1a808 <ftello64@plt+0x9198>
   1a7ac:	ldrb	r3, [r4, #24]
   1a7b0:	cmp	r3, #12
   1a7b4:	beq	1a7dc <ftello64@plt+0x916c>
   1a7b8:	mov	r0, #0
   1a7bc:	pop	{r4, r5, r6, pc}
   1a7c0:	ldr	r3, [r1, #4]
   1a7c4:	ldr	r2, [r3, #12]
   1a7c8:	str	r2, [r1, #12]
   1a7cc:	ldr	r3, [r3, #28]
   1a7d0:	str	r3, [r1, #28]
   1a7d4:	mov	r0, #0
   1a7d8:	bx	lr
   1a7dc:	ldr	r3, [r5]
   1a7e0:	ldr	r2, [r4, #20]
   1a7e4:	add	r0, r3, r0, lsl #3
   1a7e8:	ldr	r3, [r0, #4]
   1a7ec:	ldr	r1, [pc, #28]	; 1a810 <ftello64@plt+0x91a0>
   1a7f0:	and	r2, r2, r1
   1a7f4:	bic	r3, r3, r1, lsl #8
   1a7f8:	orr	r3, r3, r2, lsl #8
   1a7fc:	str	r3, [r0, #4]
   1a800:	mov	r0, #0
   1a804:	pop	{r4, r5, r6, pc}
   1a808:	mov	r0, #12
   1a80c:	pop	{r4, r5, r6, pc}
   1a810:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1a814:	push	{r4, r5, r6, r7, r8, lr}
   1a818:	mov	r4, r0
   1a81c:	mov	r5, r1
   1a820:	mov	r7, r2
   1a824:	lsl	r6, r1, #3
   1a828:	ldr	r3, [r0]
   1a82c:	add	r3, r3, r6
   1a830:	ldm	r3, {r1, r2}
   1a834:	bl	1a58c <ftello64@plt+0x8f1c>
   1a838:	cmn	r0, #1
   1a83c:	popeq	{r4, r5, r6, r7, r8, pc}
   1a840:	lsl	r1, r0, #3
   1a844:	ldr	r2, [r4]
   1a848:	add	r2, r2, r1
   1a84c:	ldr	r3, [r2, #4]
   1a850:	ldr	ip, [pc, #96]	; 1a8b8 <ftello64@plt+0x9248>
   1a854:	and	r7, r7, ip
   1a858:	lsl	ip, ip, #8
   1a85c:	bic	r3, r3, ip
   1a860:	orr	r3, r3, r7, lsl #8
   1a864:	str	r3, [r2, #4]
   1a868:	ldr	r3, [r4]
   1a86c:	add	lr, r3, r1
   1a870:	add	r6, r3, r6
   1a874:	ldr	r2, [r6, #4]
   1a878:	lsl	r6, r2, #14
   1a87c:	ldr	r3, [lr, #4]
   1a880:	lsl	r2, r3, #14
   1a884:	lsr	r2, r2, #22
   1a888:	orr	r2, r2, r6, lsr #22
   1a88c:	bic	r3, r3, ip
   1a890:	orr	r3, r3, r2, lsl #8
   1a894:	str	r3, [lr, #4]
   1a898:	ldr	r3, [r4]
   1a89c:	add	r1, r3, r1
   1a8a0:	ldrb	r3, [r1, #6]
   1a8a4:	orr	r3, r3, #4
   1a8a8:	strb	r3, [r1, #6]
   1a8ac:	ldr	r3, [r4, #16]
   1a8b0:	str	r5, [r3, r0, lsl #2]
   1a8b4:	pop	{r4, r5, r6, r7, r8, pc}
   1a8b8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1a8bc:	push	{r4, lr}
   1a8c0:	mov	r4, r0
   1a8c4:	ldr	r0, [r0, #24]
   1a8c8:	bl	14f9c <ftello64@plt+0x392c>
   1a8cc:	ldr	r0, [r4, #36]	; 0x24
   1a8d0:	bl	14f9c <ftello64@plt+0x392c>
   1a8d4:	ldr	r3, [r4, #40]	; 0x28
   1a8d8:	add	r2, r4, #4
   1a8dc:	cmp	r3, r2
   1a8e0:	beq	1a8f4 <ftello64@plt+0x9284>
   1a8e4:	ldr	r0, [r3, #8]
   1a8e8:	bl	14f9c <ftello64@plt+0x392c>
   1a8ec:	ldr	r0, [r4, #40]	; 0x28
   1a8f0:	bl	14f9c <ftello64@plt+0x392c>
   1a8f4:	ldr	r0, [r4, #12]
   1a8f8:	bl	14f9c <ftello64@plt+0x392c>
   1a8fc:	ldr	r0, [r4, #48]	; 0x30
   1a900:	bl	14f9c <ftello64@plt+0x392c>
   1a904:	ldr	r0, [r4, #44]	; 0x2c
   1a908:	bl	14f9c <ftello64@plt+0x392c>
   1a90c:	mov	r0, r4
   1a910:	bl	14f9c <ftello64@plt+0x392c>
   1a914:	pop	{r4, pc}
   1a918:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a91c:	sub	sp, sp, #20
   1a920:	mov	ip, #0
   1a924:	str	ip, [r0]
   1a928:	ldr	r5, [r2, #4]
   1a92c:	cmp	r5, ip
   1a930:	beq	1abfc <ftello64@plt+0x958c>
   1a934:	add	r8, r3, r5
   1a938:	ble	1a954 <ftello64@plt+0x92e4>
   1a93c:	ldr	ip, [r2, #8]
   1a940:	add	r5, ip, r5, lsl #2
   1a944:	ldr	lr, [ip], #4
   1a948:	add	r8, r8, lr
   1a94c:	cmp	r5, ip
   1a950:	bne	1a944 <ftello64@plt+0x92d4>
   1a954:	mov	r4, r3
   1a958:	mov	r7, r2
   1a95c:	mov	r9, r1
   1a960:	str	r0, [sp, #12]
   1a964:	ldr	r3, [r1, #68]	; 0x44
   1a968:	and	r3, r3, r8
   1a96c:	add	r3, r3, r3, lsl #1
   1a970:	lsl	r3, r3, #2
   1a974:	ldr	r2, [r1, #32]
   1a978:	add	r1, r2, r3
   1a97c:	ldr	fp, [r2, r3]
   1a980:	cmp	fp, #0
   1a984:	ble	1a9dc <ftello64@plt+0x936c>
   1a988:	ldr	sl, [r1, #8]
   1a98c:	sub	sl, sl, #4
   1a990:	mov	r5, #0
   1a994:	b	1a9a4 <ftello64@plt+0x9334>
   1a998:	add	r5, r5, #1
   1a99c:	cmp	r5, fp
   1a9a0:	beq	1a9dc <ftello64@plt+0x936c>
   1a9a4:	ldr	r6, [sl, #4]!
   1a9a8:	ldr	r3, [r6]
   1a9ac:	cmp	r3, r8
   1a9b0:	bne	1a998 <ftello64@plt+0x9328>
   1a9b4:	ldrb	r3, [r6, #52]	; 0x34
   1a9b8:	and	r3, r3, #15
   1a9bc:	cmp	r4, r3
   1a9c0:	bne	1a998 <ftello64@plt+0x9328>
   1a9c4:	mov	r1, r7
   1a9c8:	ldr	r0, [r6, #40]	; 0x28
   1a9cc:	bl	17cb0 <ftello64@plt+0x6640>
   1a9d0:	cmp	r0, #0
   1a9d4:	beq	1a998 <ftello64@plt+0x9328>
   1a9d8:	b	1abe4 <ftello64@plt+0x9574>
   1a9dc:	mov	r1, #1
   1a9e0:	mov	r0, #56	; 0x38
   1a9e4:	bl	26630 <ftello64@plt+0x14fc0>
   1a9e8:	subs	r6, r0, #0
   1a9ec:	beq	1aa5c <ftello64@plt+0x93ec>
   1a9f0:	add	fp, r6, #4
   1a9f4:	mov	r1, r7
   1a9f8:	mov	r0, fp
   1a9fc:	bl	19160 <ftello64@plt+0x7af0>
   1aa00:	cmp	r0, #0
   1aa04:	bne	1aa54 <ftello64@plt+0x93e4>
   1aa08:	ldrb	r2, [r6, #52]	; 0x34
   1aa0c:	and	r3, r4, #15
   1aa10:	bic	r2, r2, #15
   1aa14:	orr	r3, r3, r2
   1aa18:	strb	r3, [r6, #52]	; 0x34
   1aa1c:	str	fp, [r6, #40]	; 0x28
   1aa20:	ldr	r3, [r7, #4]
   1aa24:	cmp	r3, #0
   1aa28:	ble	1abcc <ftello64@plt+0x955c>
   1aa2c:	mov	sl, #0
   1aa30:	mov	r5, sl
   1aa34:	and	r3, r4, #4
   1aa38:	str	r3, [sp, #4]
   1aa3c:	and	r3, r4, #2
   1aa40:	str	r3, [sp]
   1aa44:	and	r3, r4, #1
   1aa48:	str	r8, [sp, #8]
   1aa4c:	mov	r8, r3
   1aa50:	b	1ab18 <ftello64@plt+0x94a8>
   1aa54:	mov	r0, r6
   1aa58:	bl	14f9c <ftello64@plt+0x392c>
   1aa5c:	mov	r3, #12
   1aa60:	ldr	r2, [sp, #12]
   1aa64:	str	r3, [r2]
   1aa68:	mov	r6, #0
   1aa6c:	b	1abe4 <ftello64@plt+0x9574>
   1aa70:	mov	r0, #12
   1aa74:	bl	26680 <ftello64@plt+0x15010>
   1aa78:	cmp	r0, #0
   1aa7c:	beq	1aaa8 <ftello64@plt+0x9438>
   1aa80:	str	r0, [r6, #40]	; 0x28
   1aa84:	mov	r1, r7
   1aa88:	bl	19160 <ftello64@plt+0x7af0>
   1aa8c:	cmp	r0, #0
   1aa90:	bne	1aab4 <ftello64@plt+0x9444>
   1aa94:	ldrb	r3, [r6, #52]	; 0x34
   1aa98:	orr	r3, r3, #128	; 0x80
   1aa9c:	strb	r3, [r6, #52]	; 0x34
   1aaa0:	mov	sl, #0
   1aaa4:	b	1abac <ftello64@plt+0x953c>
   1aaa8:	mov	r0, r6
   1aaac:	bl	1a8bc <ftello64@plt+0x924c>
   1aab0:	b	1aa5c <ftello64@plt+0x93ec>
   1aab4:	mov	r0, r6
   1aab8:	bl	1a8bc <ftello64@plt+0x924c>
   1aabc:	b	1aa5c <ftello64@plt+0x93ec>
   1aac0:	tst	r4, #2
   1aac4:	beq	1aad0 <ftello64@plt+0x9460>
   1aac8:	cmp	r8, #0
   1aacc:	bne	1aaf8 <ftello64@plt+0x9488>
   1aad0:	tst	r4, #16
   1aad4:	beq	1aae4 <ftello64@plt+0x9474>
   1aad8:	ldr	r3, [sp]
   1aadc:	cmp	r3, #0
   1aae0:	beq	1aaf8 <ftello64@plt+0x9488>
   1aae4:	tst	r4, #64	; 0x40
   1aae8:	beq	1ab08 <ftello64@plt+0x9498>
   1aaec:	ldr	r3, [sp, #4]
   1aaf0:	cmp	r3, #0
   1aaf4:	bne	1ab08 <ftello64@plt+0x9498>
   1aaf8:	sub	r1, r5, sl
   1aafc:	mov	r0, fp
   1ab00:	bl	17dbc <ftello64@plt+0x674c>
   1ab04:	add	sl, sl, #1
   1ab08:	add	r5, r5, #1
   1ab0c:	ldr	r3, [r7, #4]
   1ab10:	cmp	r5, r3
   1ab14:	bge	1abc8 <ftello64@plt+0x9558>
   1ab18:	ldr	r3, [r7, #8]
   1ab1c:	ldr	r2, [r3, r5, lsl #2]
   1ab20:	ldr	r3, [r9]
   1ab24:	add	r3, r3, r2, lsl #3
   1ab28:	ldrb	r2, [r3, #4]
   1ab2c:	ldr	r4, [r3, #4]
   1ab30:	lsl	r4, r4, #14
   1ab34:	lsrs	r4, r4, #22
   1ab38:	moveq	r1, #1
   1ab3c:	movne	r1, #0
   1ab40:	cmp	r2, #1
   1ab44:	movne	r1, #0
   1ab48:	andeq	r1, r1, #1
   1ab4c:	cmp	r1, #0
   1ab50:	bne	1ab08 <ftello64@plt+0x9498>
   1ab54:	ldrb	r1, [r6, #52]	; 0x34
   1ab58:	ldrb	r3, [r3, #6]
   1ab5c:	lsr	r3, r3, #4
   1ab60:	orr	r3, r3, r1, lsr #5
   1ab64:	and	r3, r3, #1
   1ab68:	bic	r1, r1, #32
   1ab6c:	orr	r3, r1, r3, lsl #5
   1ab70:	strb	r3, [r6, #52]	; 0x34
   1ab74:	cmp	r2, #2
   1ab78:	uxtbeq	r3, r3
   1ab7c:	orreq	r3, r3, #16
   1ab80:	strbeq	r3, [r6, #52]	; 0x34
   1ab84:	beq	1ab98 <ftello64@plt+0x9528>
   1ab88:	cmp	r2, #4
   1ab8c:	ldrbeq	r3, [r6, #52]	; 0x34
   1ab90:	orreq	r3, r3, #64	; 0x40
   1ab94:	strbeq	r3, [r6, #52]	; 0x34
   1ab98:	cmp	r4, #0
   1ab9c:	beq	1ab08 <ftello64@plt+0x9498>
   1aba0:	ldr	r3, [r6, #40]	; 0x28
   1aba4:	cmp	fp, r3
   1aba8:	beq	1aa70 <ftello64@plt+0x9400>
   1abac:	tst	r4, #1
   1abb0:	beq	1aac0 <ftello64@plt+0x9450>
   1abb4:	cmp	r8, #0
   1abb8:	beq	1aaf8 <ftello64@plt+0x9488>
   1abbc:	tst	r4, #2
   1abc0:	bne	1aaf8 <ftello64@plt+0x9488>
   1abc4:	b	1aad0 <ftello64@plt+0x9460>
   1abc8:	ldr	r8, [sp, #8]
   1abcc:	mov	r2, r8
   1abd0:	mov	r1, r6
   1abd4:	mov	r0, r9
   1abd8:	bl	18d04 <ftello64@plt+0x7694>
   1abdc:	cmp	r0, #0
   1abe0:	bne	1abf0 <ftello64@plt+0x9580>
   1abe4:	mov	r0, r6
   1abe8:	add	sp, sp, #20
   1abec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1abf0:	mov	r0, r6
   1abf4:	bl	1a8bc <ftello64@plt+0x924c>
   1abf8:	b	1aa5c <ftello64@plt+0x93ec>
   1abfc:	mov	r6, #0
   1ac00:	b	1abe4 <ftello64@plt+0x9574>
   1ac04:	push	{r4, r5, r6, lr}
   1ac08:	ldr	r5, [r0]
   1ac0c:	ldr	r0, [r5, #56]	; 0x38
   1ac10:	cmp	r0, #0
   1ac14:	beq	1ac2c <ftello64@plt+0x95bc>
   1ac18:	ldr	r4, [r0]
   1ac1c:	bl	14f9c <ftello64@plt+0x392c>
   1ac20:	mov	r0, r4
   1ac24:	cmp	r4, #0
   1ac28:	bne	1ac18 <ftello64@plt+0x95a8>
   1ac2c:	mov	r4, #0
   1ac30:	str	r4, [r5, #56]	; 0x38
   1ac34:	mov	r3, #31
   1ac38:	str	r3, [r5, #64]	; 0x40
   1ac3c:	str	r4, [r5, #52]	; 0x34
   1ac40:	ldr	r0, [r5, #16]
   1ac44:	bl	14f9c <ftello64@plt+0x392c>
   1ac48:	str	r4, [r5, #16]
   1ac4c:	pop	{r4, r5, r6, pc}
   1ac50:	push	{r4, lr}
   1ac54:	mov	r4, r0
   1ac58:	ldr	r0, [r0, #8]
   1ac5c:	bl	14f9c <ftello64@plt+0x392c>
   1ac60:	ldr	r0, [r4, #12]
   1ac64:	bl	14f9c <ftello64@plt+0x392c>
   1ac68:	ldrb	r3, [r4, #75]	; 0x4b
   1ac6c:	cmp	r3, #0
   1ac70:	popeq	{r4, pc}
   1ac74:	ldr	r0, [r4, #4]
   1ac78:	bl	14f9c <ftello64@plt+0x392c>
   1ac7c:	pop	{r4, pc}
   1ac80:	push	{r4, r5, r6, r7, r8, lr}
   1ac84:	mov	r6, r0
   1ac88:	ldr	r3, [r0]
   1ac8c:	cmp	r3, #0
   1ac90:	beq	1acc0 <ftello64@plt+0x9650>
   1ac94:	ldr	r3, [r0, #8]
   1ac98:	cmp	r3, #0
   1ac9c:	beq	1acc0 <ftello64@plt+0x9650>
   1aca0:	mov	r4, #0
   1aca4:	ldr	r0, [r6]
   1aca8:	add	r0, r0, r4, lsl #3
   1acac:	bl	1a53c <ftello64@plt+0x8ecc>
   1acb0:	add	r4, r4, #1
   1acb4:	ldr	r3, [r6, #8]
   1acb8:	cmp	r3, r4
   1acbc:	bhi	1aca4 <ftello64@plt+0x9634>
   1acc0:	ldr	r0, [r6, #12]
   1acc4:	bl	14f9c <ftello64@plt+0x392c>
   1acc8:	ldr	r3, [r6, #8]
   1accc:	cmp	r3, #0
   1acd0:	beq	1ad40 <ftello64@plt+0x96d0>
   1acd4:	mov	r4, #0
   1acd8:	mov	r5, r4
   1acdc:	b	1acf4 <ftello64@plt+0x9684>
   1ace0:	add	r5, r5, #1
   1ace4:	add	r4, r4, #12
   1ace8:	ldr	r3, [r6, #8]
   1acec:	cmp	r3, r5
   1acf0:	bls	1ad40 <ftello64@plt+0x96d0>
   1acf4:	ldr	r3, [r6, #24]
   1acf8:	cmp	r3, #0
   1acfc:	beq	1ad0c <ftello64@plt+0x969c>
   1ad00:	add	r3, r3, r4
   1ad04:	ldr	r0, [r3, #8]
   1ad08:	bl	14f9c <ftello64@plt+0x392c>
   1ad0c:	ldr	r3, [r6, #28]
   1ad10:	cmp	r3, #0
   1ad14:	beq	1ad24 <ftello64@plt+0x96b4>
   1ad18:	add	r3, r3, r4
   1ad1c:	ldr	r0, [r3, #8]
   1ad20:	bl	14f9c <ftello64@plt+0x392c>
   1ad24:	ldr	r3, [r6, #20]
   1ad28:	cmp	r3, #0
   1ad2c:	beq	1ace0 <ftello64@plt+0x9670>
   1ad30:	add	r3, r3, r4
   1ad34:	ldr	r0, [r3, #8]
   1ad38:	bl	14f9c <ftello64@plt+0x392c>
   1ad3c:	b	1ace0 <ftello64@plt+0x9670>
   1ad40:	ldr	r0, [r6, #20]
   1ad44:	bl	14f9c <ftello64@plt+0x392c>
   1ad48:	ldr	r0, [r6, #24]
   1ad4c:	bl	14f9c <ftello64@plt+0x392c>
   1ad50:	ldr	r0, [r6, #28]
   1ad54:	bl	14f9c <ftello64@plt+0x392c>
   1ad58:	ldr	r0, [r6]
   1ad5c:	bl	14f9c <ftello64@plt+0x392c>
   1ad60:	ldr	r3, [r6, #32]
   1ad64:	cmp	r3, #0
   1ad68:	beq	1adc4 <ftello64@plt+0x9754>
   1ad6c:	mov	r7, #0
   1ad70:	mov	r8, r7
   1ad74:	ldr	r3, [r6, #32]
   1ad78:	add	r5, r3, r7
   1ad7c:	ldr	r3, [r3, r7]
   1ad80:	cmp	r3, #0
   1ad84:	ble	1ada8 <ftello64@plt+0x9738>
   1ad88:	mov	r4, #0
   1ad8c:	ldr	r3, [r5, #8]
   1ad90:	ldr	r0, [r3, r4, lsl #2]
   1ad94:	bl	1a8bc <ftello64@plt+0x924c>
   1ad98:	add	r4, r4, #1
   1ad9c:	ldr	r3, [r5]
   1ada0:	cmp	r3, r4
   1ada4:	bgt	1ad8c <ftello64@plt+0x971c>
   1ada8:	ldr	r0, [r5, #8]
   1adac:	bl	14f9c <ftello64@plt+0x392c>
   1adb0:	add	r8, r8, #1
   1adb4:	add	r7, r7, #12
   1adb8:	ldr	r3, [r6, #68]	; 0x44
   1adbc:	cmp	r3, r8
   1adc0:	bcs	1ad74 <ftello64@plt+0x9704>
   1adc4:	ldr	r0, [r6, #32]
   1adc8:	bl	14f9c <ftello64@plt+0x392c>
   1adcc:	ldr	r0, [r6, #60]	; 0x3c
   1add0:	ldr	r3, [pc, #28]	; 1adf4 <ftello64@plt+0x9784>
   1add4:	cmp	r0, r3
   1add8:	beq	1ade0 <ftello64@plt+0x9770>
   1addc:	bl	14f9c <ftello64@plt+0x392c>
   1ade0:	ldr	r0, [r6, #132]	; 0x84
   1ade4:	bl	14f9c <ftello64@plt+0x392c>
   1ade8:	mov	r0, r6
   1adec:	bl	14f9c <ftello64@plt+0x392c>
   1adf0:	pop	{r4, r5, r6, r7, r8, pc}
   1adf4:	strheq	sl, [r2], -r8
   1adf8:	push	{r4, r5, r6, r7, r8, lr}
   1adfc:	mov	r8, r0
   1ae00:	ldr	r3, [r0, #124]	; 0x7c
   1ae04:	cmp	r3, #0
   1ae08:	ble	1ae94 <ftello64@plt+0x9824>
   1ae0c:	mov	r7, #0
   1ae10:	b	1ae2c <ftello64@plt+0x97bc>
   1ae14:	mov	r0, r6
   1ae18:	bl	14f9c <ftello64@plt+0x392c>
   1ae1c:	add	r7, r7, #1
   1ae20:	ldr	r3, [r8, #124]	; 0x7c
   1ae24:	cmp	r3, r7
   1ae28:	ble	1ae94 <ftello64@plt+0x9824>
   1ae2c:	ldr	r3, [r8, #132]	; 0x84
   1ae30:	ldr	r6, [r3, r7, lsl #2]
   1ae34:	ldr	r3, [r6, #16]
   1ae38:	cmp	r3, #0
   1ae3c:	ble	1ae6c <ftello64@plt+0x97fc>
   1ae40:	mov	r4, #0
   1ae44:	ldr	r3, [r6, #20]
   1ae48:	ldr	r5, [r3, r4, lsl #2]
   1ae4c:	ldr	r0, [r5, #16]
   1ae50:	bl	14f9c <ftello64@plt+0x392c>
   1ae54:	mov	r0, r5
   1ae58:	bl	14f9c <ftello64@plt+0x392c>
   1ae5c:	add	r4, r4, #1
   1ae60:	ldr	r3, [r6, #16]
   1ae64:	cmp	r3, r4
   1ae68:	bgt	1ae44 <ftello64@plt+0x97d4>
   1ae6c:	ldr	r0, [r6, #20]
   1ae70:	bl	14f9c <ftello64@plt+0x392c>
   1ae74:	ldr	r3, [r6, #8]
   1ae78:	cmp	r3, #0
   1ae7c:	beq	1ae14 <ftello64@plt+0x97a4>
   1ae80:	ldr	r0, [r3, #8]
   1ae84:	bl	14f9c <ftello64@plt+0x392c>
   1ae88:	ldr	r0, [r6, #8]
   1ae8c:	bl	14f9c <ftello64@plt+0x392c>
   1ae90:	b	1ae14 <ftello64@plt+0x97a4>
   1ae94:	mov	r3, #0
   1ae98:	str	r3, [r8, #124]	; 0x7c
   1ae9c:	str	r3, [r8, #108]	; 0x6c
   1aea0:	pop	{r4, r5, r6, r7, r8, pc}
   1aea4:	push	{r4, r5, r6, lr}
   1aea8:	mov	r4, r0
   1aeac:	ldr	r0, [r0, #8]
   1aeb0:	add	r5, r4, #12
   1aeb4:	cmp	r0, r5
   1aeb8:	beq	1aec0 <ftello64@plt+0x9850>
   1aebc:	bl	14f9c <ftello64@plt+0x392c>
   1aec0:	mov	r3, #0
   1aec4:	str	r3, [r4]
   1aec8:	mov	r3, #16
   1aecc:	str	r3, [r4, #4]
   1aed0:	str	r5, [r4, #8]
   1aed4:	pop	{r4, r5, r6, pc}
   1aed8:	push	{r4, r5, r6, lr}
   1aedc:	subs	r5, r0, #0
   1aee0:	beq	1af34 <ftello64@plt+0x98c4>
   1aee4:	ldr	r3, [r5]
   1aee8:	cmp	r3, #0
   1aeec:	ble	1af2c <ftello64@plt+0x98bc>
   1aef0:	mov	r4, #0
   1aef4:	mov	r6, r4
   1aef8:	ldr	r3, [r5, #8]
   1aefc:	add	r3, r3, r4
   1af00:	ldr	r0, [r3, #20]
   1af04:	bl	14f9c <ftello64@plt+0x392c>
   1af08:	ldr	r3, [r5, #8]
   1af0c:	add	r3, r3, r4
   1af10:	ldr	r0, [r3, #8]
   1af14:	bl	14f9c <ftello64@plt+0x392c>
   1af18:	add	r6, r6, #1
   1af1c:	add	r4, r4, #24
   1af20:	ldr	r3, [r5]
   1af24:	cmp	r3, r6
   1af28:	bgt	1aef8 <ftello64@plt+0x9888>
   1af2c:	ldr	r0, [r5, #8]
   1af30:	bl	14f9c <ftello64@plt+0x392c>
   1af34:	mov	r0, #0
   1af38:	pop	{r4, r5, r6, pc}
   1af3c:	push	{r4, r5, r6, lr}
   1af40:	ldr	r2, [r1, #28]
   1af44:	ldrb	r3, [r1, #24]
   1af48:	sub	r3, r3, #2
   1af4c:	cmp	r3, #14
   1af50:	ldrls	pc, [pc, r3, lsl #2]
   1af54:	b	1b090 <ftello64@plt+0x9a20>
   1af58:	andeq	fp, r1, r8, lsr #1
   1af5c:	muleq	r1, r0, r0
   1af60:	andeq	fp, r1, r0, asr r0
   1af64:	muleq	r1, r0, r0
   1af68:	muleq	r1, r0, r0
   1af6c:	muleq	r1, r0, r0
   1af70:	andeq	fp, r1, r4, lsr r0
   1af74:	andeq	fp, r1, r4, lsr r0
   1af78:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   1af7c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   1af80:	andeq	fp, r1, r4, lsr r0
   1af84:	muleq	r1, r0, r0
   1af88:	muleq	r1, r0, r0
   1af8c:	muleq	r1, r0, r0
   1af90:	andeq	fp, r1, r8, lsr #1
   1af94:	ldrb	r3, [r0, #88]	; 0x58
   1af98:	orr	r3, r3, #1
   1af9c:	strb	r3, [r0, #88]	; 0x58
   1afa0:	ldr	r3, [r1, #4]
   1afa4:	cmp	r3, #0
   1afa8:	ldrne	r3, [r3, #12]
   1afac:	ldreq	r3, [r1, #16]
   1afb0:	ldr	r4, [r3, #28]
   1afb4:	ldr	r3, [r1, #8]
   1afb8:	cmp	r3, #0
   1afbc:	ldrne	r3, [r3, #12]
   1afc0:	ldreq	r3, [r1, #16]
   1afc4:	ldr	r5, [r3, #28]
   1afc8:	add	r2, r2, r2, lsl #1
   1afcc:	lsl	r2, r2, #2
   1afd0:	ldr	r3, [r0, #20]
   1afd4:	add	r6, r3, r2
   1afd8:	mov	r1, #2
   1afdc:	str	r1, [r3, r2]
   1afe0:	mov	r0, #8
   1afe4:	bl	26680 <ftello64@plt+0x15010>
   1afe8:	str	r0, [r6, #8]
   1afec:	cmp	r0, #0
   1aff0:	beq	1b0b0 <ftello64@plt+0x9a40>
   1aff4:	cmp	r4, r5
   1aff8:	beq	1b020 <ftello64@plt+0x99b0>
   1affc:	mov	r3, #2
   1b000:	str	r3, [r6, #4]
   1b004:	cmp	r4, r5
   1b008:	strlt	r4, [r0]
   1b00c:	strlt	r5, [r0, #4]
   1b010:	strge	r5, [r0]
   1b014:	strge	r4, [r0, #4]
   1b018:	mov	r0, #0
   1b01c:	pop	{r4, r5, r6, pc}
   1b020:	mov	r3, #1
   1b024:	str	r3, [r6, #4]
   1b028:	str	r4, [r0]
   1b02c:	mov	r0, #0
   1b030:	pop	{r4, r5, r6, pc}
   1b034:	ldr	r1, [r1, #16]
   1b038:	add	r2, r2, r2, lsl #1
   1b03c:	ldr	r0, [r0, #20]
   1b040:	ldr	r1, [r1, #28]
   1b044:	add	r0, r0, r2, lsl #2
   1b048:	bl	18c90 <ftello64@plt+0x7620>
   1b04c:	pop	{r4, r5, r6, pc}
   1b050:	ldr	r3, [r1, #16]
   1b054:	ldr	ip, [r3, #28]
   1b058:	ldr	r3, [r0, #12]
   1b05c:	str	ip, [r3, r2, lsl #2]
   1b060:	ldrb	r3, [r1, #24]
   1b064:	cmp	r3, #4
   1b068:	beq	1b074 <ftello64@plt+0x9a04>
   1b06c:	mov	r0, #0
   1b070:	pop	{r4, r5, r6, pc}
   1b074:	ldr	r1, [r0, #12]
   1b078:	add	ip, r2, r2, lsl #1
   1b07c:	ldr	r0, [r0, #20]
   1b080:	ldr	r1, [r1, r2, lsl #2]
   1b084:	add	r0, r0, ip, lsl #2
   1b088:	bl	18c90 <ftello64@plt+0x7620>
   1b08c:	pop	{r4, r5, r6, pc}
   1b090:	ldr	r3, [r1, #16]
   1b094:	ldr	r1, [r3, #28]
   1b098:	ldr	r3, [r0, #12]
   1b09c:	str	r1, [r3, r2, lsl #2]
   1b0a0:	mov	r0, #0
   1b0a4:	pop	{r4, r5, r6, pc}
   1b0a8:	mov	r0, #0
   1b0ac:	pop	{r4, r5, r6, pc}
   1b0b0:	mov	r0, #12
   1b0b4:	pop	{r4, r5, r6, pc}
   1b0b8:	push	{r4, r5, r6, lr}
   1b0bc:	mov	r4, r0
   1b0c0:	mov	r5, r1
   1b0c4:	ldr	r1, [r0]
   1b0c8:	cmp	r1, #0
   1b0cc:	beq	1b0f8 <ftello64@plt+0x9a88>
   1b0d0:	ldr	r3, [r0, #4]
   1b0d4:	cmp	r3, #0
   1b0d8:	bne	1b10c <ftello64@plt+0x9a9c>
   1b0dc:	ldr	r3, [r0, #8]
   1b0e0:	str	r5, [r3]
   1b0e4:	ldr	r3, [r0, #4]
   1b0e8:	add	r3, r3, #1
   1b0ec:	str	r3, [r0, #4]
   1b0f0:	mov	r0, #1
   1b0f4:	pop	{r4, r5, r6, pc}
   1b0f8:	mov	r1, r5
   1b0fc:	bl	18c90 <ftello64@plt+0x7620>
   1b100:	clz	r0, r0
   1b104:	lsr	r0, r0, #5
   1b108:	pop	{r4, r5, r6, pc}
   1b10c:	cmp	r1, r3
   1b110:	beq	1b16c <ftello64@plt+0x9afc>
   1b114:	ldr	r1, [r4, #8]
   1b118:	ldr	r3, [r1]
   1b11c:	cmp	r5, r3
   1b120:	bge	1b190 <ftello64@plt+0x9b20>
   1b124:	ldr	r3, [r4, #4]
   1b128:	cmp	r3, #0
   1b12c:	ble	1b150 <ftello64@plt+0x9ae0>
   1b130:	lsl	r2, r3, #2
   1b134:	ldr	r1, [r4, #8]
   1b138:	add	r0, r1, r2
   1b13c:	ldr	r0, [r0, #-4]
   1b140:	str	r0, [r1, r2]
   1b144:	sub	r2, r2, #4
   1b148:	subs	r3, r3, #1
   1b14c:	bne	1b134 <ftello64@plt+0x9ac4>
   1b150:	ldr	r2, [r4, #8]
   1b154:	str	r5, [r2, r3, lsl #2]
   1b158:	ldr	r3, [r4, #4]
   1b15c:	add	r3, r3, #1
   1b160:	str	r3, [r4, #4]
   1b164:	mov	r0, #1
   1b168:	pop	{r4, r5, r6, pc}
   1b16c:	lsl	r3, r1, #1
   1b170:	str	r3, [r0]
   1b174:	lsl	r1, r1, #3
   1b178:	ldr	r0, [r0, #8]
   1b17c:	bl	266b0 <ftello64@plt+0x15040>
   1b180:	cmp	r0, #0
   1b184:	beq	1b1d0 <ftello64@plt+0x9b60>
   1b188:	str	r0, [r4, #8]
   1b18c:	b	1b114 <ftello64@plt+0x9aa4>
   1b190:	ldr	r3, [r4, #4]
   1b194:	sub	r0, r3, #-1073741823	; 0xc0000001
   1b198:	lsl	r2, r0, #2
   1b19c:	ldr	r0, [r1, r0, lsl #2]
   1b1a0:	cmp	r5, r0
   1b1a4:	bge	1b150 <ftello64@plt+0x9ae0>
   1b1a8:	add	r2, r2, #4
   1b1ac:	str	r0, [r1, r2]
   1b1b0:	sub	r3, r3, #1
   1b1b4:	ldr	r1, [r4, #8]
   1b1b8:	add	r0, r1, r2
   1b1bc:	ldr	r0, [r0, #-8]
   1b1c0:	sub	r2, r2, #4
   1b1c4:	cmp	r5, r0
   1b1c8:	blt	1b1ac <ftello64@plt+0x9b3c>
   1b1cc:	b	1b150 <ftello64@plt+0x9ae0>
   1b1d0:	mov	r0, #0
   1b1d4:	pop	{r4, r5, r6, pc}
   1b1d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b1dc:	sub	sp, sp, #20
   1b1e0:	mov	r4, r0
   1b1e4:	mov	r5, r1
   1b1e8:	mov	r6, r2
   1b1ec:	mov	r9, r3
   1b1f0:	ldr	r7, [sp, #56]	; 0x38
   1b1f4:	mov	r8, #0
   1b1f8:	b	1b3cc <ftello64@plt+0x9d5c>
   1b1fc:	lsl	fp, r5, #2
   1b200:	ldr	r3, [r4, #12]
   1b204:	ldr	r5, [r3, r5, lsl #2]
   1b208:	str	r6, [sp, #12]
   1b20c:	add	r6, r6, r6, lsl #1
   1b210:	lsl	sl, r6, #2
   1b214:	ldr	r3, [r4, #20]
   1b218:	add	r3, r3, sl
   1b21c:	str	r8, [r3, #4]
   1b220:	mov	r2, r7
   1b224:	mov	r1, r5
   1b228:	mov	r0, r4
   1b22c:	bl	1a814 <ftello64@plt+0x91a4>
   1b230:	mov	r6, r0
   1b234:	cmn	r0, #1
   1b238:	beq	1b4bc <ftello64@plt+0x9e4c>
   1b23c:	ldr	r3, [r4, #12]
   1b240:	ldr	r2, [r3, fp]
   1b244:	ldr	r1, [sp, #12]
   1b248:	str	r2, [r3, r1, lsl #2]
   1b24c:	ldr	r0, [r4, #20]
   1b250:	mov	r1, r6
   1b254:	add	r0, r0, sl
   1b258:	bl	1b0b8 <ftello64@plt+0x9a48>
   1b25c:	cmp	r0, #0
   1b260:	bne	1b3cc <ftello64@plt+0x9d5c>
   1b264:	mov	r0, #12
   1b268:	b	1b4e8 <ftello64@plt+0x9e78>
   1b26c:	ldr	r3, [r4, #12]
   1b270:	ldr	r2, [r3, r5, lsl #2]
   1b274:	str	r2, [r3, r6, lsl #2]
   1b278:	mov	r0, #0
   1b27c:	b	1b4e8 <ftello64@plt+0x9e78>
   1b280:	ldr	r2, [r2, #8]
   1b284:	ldr	fp, [r2]
   1b288:	add	sl, r6, r6, lsl #1
   1b28c:	lsl	sl, sl, #2
   1b290:	add	r3, r3, sl
   1b294:	str	r8, [r3, #4]
   1b298:	cmp	r5, r9
   1b29c:	movne	r3, #0
   1b2a0:	moveq	r3, #1
   1b2a4:	cmp	r5, r6
   1b2a8:	moveq	r3, #0
   1b2ac:	cmp	r3, #0
   1b2b0:	bne	1b304 <ftello64@plt+0x9c94>
   1b2b4:	ldr	r3, [r4]
   1b2b8:	add	ip, r3, ip
   1b2bc:	ldr	r3, [ip, #4]
   1b2c0:	lsl	r3, r3, #14
   1b2c4:	orr	r7, r7, r3, lsr #22
   1b2c8:	mov	r2, r7
   1b2cc:	mov	r1, fp
   1b2d0:	mov	r0, r4
   1b2d4:	bl	1a814 <ftello64@plt+0x91a4>
   1b2d8:	mov	r6, r0
   1b2dc:	cmn	r0, #1
   1b2e0:	beq	1b4c4 <ftello64@plt+0x9e54>
   1b2e4:	ldr	r0, [r4, #20]
   1b2e8:	mov	r1, r6
   1b2ec:	add	r0, r0, sl
   1b2f0:	bl	1b0b8 <ftello64@plt+0x9a48>
   1b2f4:	cmp	r0, #0
   1b2f8:	beq	1b324 <ftello64@plt+0x9cb4>
   1b2fc:	mov	r5, fp
   1b300:	b	1b3cc <ftello64@plt+0x9d5c>
   1b304:	ldr	r0, [r4, #20]
   1b308:	mov	r1, fp
   1b30c:	add	r0, r0, sl
   1b310:	bl	1b0b8 <ftello64@plt+0x9a48>
   1b314:	cmp	r0, #0
   1b318:	moveq	r0, #12
   1b31c:	movne	r0, #0
   1b320:	b	1b4e8 <ftello64@plt+0x9e78>
   1b324:	mov	r0, #12
   1b328:	b	1b4e8 <ftello64@plt+0x9e78>
   1b32c:	sub	r1, r1, #1
   1b330:	add	r3, r3, ip
   1b334:	add	r3, lr, r3
   1b338:	ldrb	r6, [r3, #6]
   1b33c:	cmp	r1, #0
   1b340:	movle	r0, #0
   1b344:	movgt	r0, #1
   1b348:	ands	r0, r0, r6, lsr #2
   1b34c:	beq	1b45c <ftello64@plt+0x9dec>
   1b350:	ldr	r0, [r2, #-4]!
   1b354:	cmp	r5, r0
   1b358:	bne	1b32c <ftello64@plt+0x9cbc>
   1b35c:	ldr	r0, [r3, #4]
   1b360:	lsl	r0, r0, #14
   1b364:	cmp	r7, r0, lsr #22
   1b368:	bne	1b32c <ftello64@plt+0x9cbc>
   1b36c:	cmn	r1, #1
   1b370:	beq	1b45c <ftello64@plt+0x9dec>
   1b374:	ldr	r0, [r4, #20]
   1b378:	add	r0, r0, fp
   1b37c:	bl	1b0b8 <ftello64@plt+0x9a48>
   1b380:	cmp	r0, #0
   1b384:	beq	1b4dc <ftello64@plt+0x9e6c>
   1b388:	ldr	r3, [r4, #20]
   1b38c:	add	sl, r3, sl
   1b390:	ldr	r3, [sl, #8]
   1b394:	ldr	r5, [r3, #4]
   1b398:	mov	r2, r7
   1b39c:	mov	r1, r5
   1b3a0:	mov	r0, r4
   1b3a4:	bl	1a814 <ftello64@plt+0x91a4>
   1b3a8:	mov	r6, r0
   1b3ac:	cmn	r0, #1
   1b3b0:	beq	1b4e4 <ftello64@plt+0x9e74>
   1b3b4:	ldr	r0, [r4, #20]
   1b3b8:	mov	r1, r6
   1b3bc:	add	r0, r0, fp
   1b3c0:	bl	1b0b8 <ftello64@plt+0x9a48>
   1b3c4:	cmp	r0, #0
   1b3c8:	beq	1b4b4 <ftello64@plt+0x9e44>
   1b3cc:	lsl	ip, r5, #3
   1b3d0:	ldr	r3, [r4]
   1b3d4:	add	r3, r3, ip
   1b3d8:	ldrb	r3, [r3, #4]
   1b3dc:	cmp	r3, #4
   1b3e0:	beq	1b1fc <ftello64@plt+0x9b8c>
   1b3e4:	ldr	r3, [r4, #20]
   1b3e8:	add	sl, r5, r5, lsl #1
   1b3ec:	lsl	sl, sl, #2
   1b3f0:	add	r2, r3, sl
   1b3f4:	ldr	r1, [r2, #4]
   1b3f8:	cmp	r1, #0
   1b3fc:	beq	1b26c <ftello64@plt+0x9bfc>
   1b400:	cmp	r1, #1
   1b404:	beq	1b280 <ftello64@plt+0x9c10>
   1b408:	ldr	r2, [r2, #8]
   1b40c:	ldr	r5, [r2]
   1b410:	add	r6, r6, r6, lsl #1
   1b414:	lsl	fp, r6, #2
   1b418:	add	r3, r3, fp
   1b41c:	str	r8, [r3, #4]
   1b420:	ldr	ip, [r4, #8]
   1b424:	sub	r1, ip, #1
   1b428:	ldr	lr, [r4]
   1b42c:	add	r3, lr, r1, lsl #3
   1b430:	ldrb	r0, [r3, #6]
   1b434:	cmp	r1, #0
   1b438:	movle	r2, #0
   1b43c:	movgt	r2, #1
   1b440:	ands	r2, r2, r0, lsr #2
   1b444:	beq	1b45c <ftello64@plt+0x9dec>
   1b448:	ldr	r2, [r4, #16]
   1b44c:	add	r2, r2, ip, lsl #2
   1b450:	rsb	ip, r3, ip, lsl #3
   1b454:	sub	ip, ip, #16
   1b458:	b	1b350 <ftello64@plt+0x9ce0>
   1b45c:	mov	r2, r7
   1b460:	mov	r1, r5
   1b464:	mov	r0, r4
   1b468:	bl	1a814 <ftello64@plt+0x91a4>
   1b46c:	mov	r6, r0
   1b470:	cmn	r0, #1
   1b474:	beq	1b4cc <ftello64@plt+0x9e5c>
   1b478:	ldr	r0, [r4, #20]
   1b47c:	mov	r1, r6
   1b480:	add	r0, r0, fp
   1b484:	bl	1b0b8 <ftello64@plt+0x9a48>
   1b488:	cmp	r0, #0
   1b48c:	beq	1b4d4 <ftello64@plt+0x9e64>
   1b490:	str	r7, [sp]
   1b494:	mov	r3, r9
   1b498:	mov	r2, r6
   1b49c:	mov	r1, r5
   1b4a0:	mov	r0, r4
   1b4a4:	bl	1b1d8 <ftello64@plt+0x9b68>
   1b4a8:	cmp	r0, #0
   1b4ac:	beq	1b388 <ftello64@plt+0x9d18>
   1b4b0:	b	1b4e8 <ftello64@plt+0x9e78>
   1b4b4:	mov	r0, #12
   1b4b8:	b	1b4e8 <ftello64@plt+0x9e78>
   1b4bc:	mov	r0, #12
   1b4c0:	b	1b4e8 <ftello64@plt+0x9e78>
   1b4c4:	mov	r0, #12
   1b4c8:	b	1b4e8 <ftello64@plt+0x9e78>
   1b4cc:	mov	r0, #12
   1b4d0:	b	1b4e8 <ftello64@plt+0x9e78>
   1b4d4:	mov	r0, #12
   1b4d8:	b	1b4e8 <ftello64@plt+0x9e78>
   1b4dc:	mov	r0, #12
   1b4e0:	b	1b4e8 <ftello64@plt+0x9e78>
   1b4e4:	mov	r0, #12
   1b4e8:	add	sp, sp, #20
   1b4ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b4f0:	push	{r4, r5, r6, r7, r8, r9, lr}
   1b4f4:	sub	sp, sp, #12
   1b4f8:	mov	r6, r0
   1b4fc:	mov	r7, r1
   1b500:	mov	r4, r2
   1b504:	mov	r9, r3
   1b508:	ldr	r8, [sp, #40]	; 0x28
   1b50c:	b	1b558 <ftello64@plt+0x9ee8>
   1b510:	mov	r1, r4
   1b514:	mov	r0, r7
   1b518:	bl	1b0b8 <ftello64@plt+0x9a48>
   1b51c:	cmp	r0, #0
   1b520:	beq	1b5e8 <ftello64@plt+0x9f78>
   1b524:	add	r5, r5, r5, lsl #1
   1b528:	lsl	r5, r5, #2
   1b52c:	ldr	r3, [r6, #20]
   1b530:	add	r3, r3, r5
   1b534:	ldr	r2, [r3, #4]
   1b538:	cmp	r2, #0
   1b53c:	beq	1b5f4 <ftello64@plt+0x9f84>
   1b540:	cmp	r2, #2
   1b544:	beq	1b5b8 <ftello64@plt+0x9f48>
   1b548:	ldr	r3, [r6, #20]
   1b54c:	add	r5, r3, r5
   1b550:	ldr	r3, [r5, #8]
   1b554:	ldr	r4, [r3]
   1b558:	mov	r1, r4
   1b55c:	mov	r0, r7
   1b560:	bl	17d24 <ftello64@plt+0x66b4>
   1b564:	cmp	r0, #0
   1b568:	bne	1b5e0 <ftello64@plt+0x9f70>
   1b56c:	mov	r5, r4
   1b570:	ldr	r3, [r6]
   1b574:	add	r2, r3, r4, lsl #3
   1b578:	ldrb	r2, [r2, #4]
   1b57c:	cmp	r2, r8
   1b580:	bne	1b510 <ftello64@plt+0x9ea0>
   1b584:	ldr	r3, [r3, r4, lsl #3]
   1b588:	cmp	r9, r3
   1b58c:	bne	1b510 <ftello64@plt+0x9ea0>
   1b590:	cmp	r2, #9
   1b594:	movne	r0, #0
   1b598:	bne	1b5ec <ftello64@plt+0x9f7c>
   1b59c:	mov	r1, r4
   1b5a0:	mov	r0, r7
   1b5a4:	bl	1b0b8 <ftello64@plt+0x9a48>
   1b5a8:	cmp	r0, #0
   1b5ac:	moveq	r0, #12
   1b5b0:	movne	r0, #0
   1b5b4:	b	1b5ec <ftello64@plt+0x9f7c>
   1b5b8:	ldr	r3, [r3, #8]
   1b5bc:	ldr	r2, [r3, #4]
   1b5c0:	str	r8, [sp]
   1b5c4:	mov	r3, r9
   1b5c8:	mov	r1, r7
   1b5cc:	mov	r0, r6
   1b5d0:	bl	1b4f0 <ftello64@plt+0x9e80>
   1b5d4:	cmp	r0, #0
   1b5d8:	beq	1b548 <ftello64@plt+0x9ed8>
   1b5dc:	b	1b5ec <ftello64@plt+0x9f7c>
   1b5e0:	mov	r0, #0
   1b5e4:	b	1b5ec <ftello64@plt+0x9f7c>
   1b5e8:	mov	r0, #12
   1b5ec:	add	sp, sp, #12
   1b5f0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1b5f4:	mov	r0, #0
   1b5f8:	b	1b5ec <ftello64@plt+0x9f7c>
   1b5fc:	push	{r4, r5, r6, lr}
   1b600:	subs	r6, r1, #0
   1b604:	beq	1b784 <ftello64@plt+0xa114>
   1b608:	ldr	r2, [r6, #4]
   1b60c:	cmp	r2, #0
   1b610:	beq	1b78c <ftello64@plt+0xa11c>
   1b614:	mov	r4, r0
   1b618:	ldr	r1, [r0]
   1b61c:	ldr	r3, [r0, #4]
   1b620:	add	r0, r3, r2, lsl #1
   1b624:	cmp	r1, r0
   1b628:	blt	1b688 <ftello64@plt+0xa018>
   1b62c:	cmp	r3, #0
   1b630:	beq	1b6bc <ftello64@plt+0xa04c>
   1b634:	ldr	r2, [r6, #4]
   1b638:	add	r5, r3, r2, lsl #1
   1b63c:	sub	r2, r2, #1
   1b640:	sub	r3, r3, #1
   1b644:	cmp	r2, #0
   1b648:	cmpge	r3, #0
   1b64c:	blt	1b6e0 <ftello64@plt+0xa070>
   1b650:	ldr	ip, [r4, #8]
   1b654:	ldr	r0, [ip, r3, lsl #2]
   1b658:	ldr	r1, [r6, #8]
   1b65c:	ldr	r1, [r1, r2, lsl #2]
   1b660:	cmp	r0, r1
   1b664:	subeq	r2, r2, #1
   1b668:	subeq	r3, r3, #1
   1b66c:	beq	1b644 <ftello64@plt+0x9fd4>
   1b670:	cmp	r0, r1
   1b674:	sublt	r5, r5, #1
   1b678:	sublt	r2, r2, #1
   1b67c:	strlt	r1, [ip, r5, lsl #2]
   1b680:	subge	r3, r3, #1
   1b684:	b	1b644 <ftello64@plt+0x9fd4>
   1b688:	add	r1, r2, r1
   1b68c:	lsl	r5, r1, #1
   1b690:	lsl	r1, r1, #3
   1b694:	ldr	r0, [r4, #8]
   1b698:	bl	266b0 <ftello64@plt+0x15040>
   1b69c:	cmp	r0, #0
   1b6a0:	beq	1b794 <ftello64@plt+0xa124>
   1b6a4:	str	r0, [r4, #8]
   1b6a8:	str	r5, [r4]
   1b6ac:	ldr	r3, [r4, #4]
   1b6b0:	cmp	r3, #0
   1b6b4:	bne	1b634 <ftello64@plt+0x9fc4>
   1b6b8:	b	1b6c0 <ftello64@plt+0xa050>
   1b6bc:	ldr	r0, [r4, #8]
   1b6c0:	ldr	r3, [r6, #4]
   1b6c4:	str	r3, [r4, #4]
   1b6c8:	ldr	r2, [r6, #4]
   1b6cc:	lsl	r2, r2, #2
   1b6d0:	ldr	r1, [r6, #8]
   1b6d4:	bl	1134c <memcpy@plt>
   1b6d8:	mov	r0, #0
   1b6dc:	pop	{r4, r5, r6, pc}
   1b6e0:	cmp	r2, #0
   1b6e4:	blt	1b704 <ftello64@plt+0xa094>
   1b6e8:	add	r2, r2, #1
   1b6ec:	sub	r5, r5, r2
   1b6f0:	ldr	r0, [r4, #8]
   1b6f4:	lsl	r2, r2, #2
   1b6f8:	ldr	r1, [r6, #8]
   1b6fc:	add	r0, r0, r5, lsl #2
   1b700:	bl	1134c <memcpy@plt>
   1b704:	ldr	r3, [r4, #4]
   1b708:	ldr	r2, [r6, #4]
   1b70c:	add	r2, r3, r2, lsl #1
   1b710:	sub	lr, r2, #1
   1b714:	subs	r2, r2, r5
   1b718:	beq	1b79c <ftello64@plt+0xa12c>
   1b71c:	sub	r1, r3, #1
   1b720:	add	r3, r3, r2
   1b724:	str	r3, [r4, #4]
   1b728:	b	1b73c <ftello64@plt+0xa0cc>
   1b72c:	add	ip, r1, r2
   1b730:	str	r0, [r3, ip, lsl #2]
   1b734:	subs	r1, r1, #1
   1b738:	bmi	1b76c <ftello64@plt+0xa0fc>
   1b73c:	ldr	r3, [r4, #8]
   1b740:	ldr	ip, [r3, lr, lsl #2]
   1b744:	ldr	r0, [r3, r1, lsl #2]
   1b748:	cmp	ip, r0
   1b74c:	ble	1b72c <ftello64@plt+0xa0bc>
   1b750:	sub	lr, lr, #1
   1b754:	add	r0, r1, r2
   1b758:	str	ip, [r3, r0, lsl #2]
   1b75c:	subs	r2, r2, #1
   1b760:	bne	1b73c <ftello64@plt+0xa0cc>
   1b764:	mov	r0, #0
   1b768:	pop	{r4, r5, r6, pc}
   1b76c:	ldr	r0, [r4, #8]
   1b770:	lsl	r2, r2, #2
   1b774:	add	r1, r0, r5, lsl #2
   1b778:	bl	1134c <memcpy@plt>
   1b77c:	mov	r0, #0
   1b780:	pop	{r4, r5, r6, pc}
   1b784:	mov	r0, #0
   1b788:	pop	{r4, r5, r6, pc}
   1b78c:	mov	r0, #0
   1b790:	pop	{r4, r5, r6, pc}
   1b794:	mov	r0, #12
   1b798:	pop	{r4, r5, r6, pc}
   1b79c:	mov	r0, #0
   1b7a0:	pop	{r4, r5, r6, pc}
   1b7a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b7a8:	sub	sp, sp, #44	; 0x2c
   1b7ac:	mov	sl, r0
   1b7b0:	mov	r5, r1
   1b7b4:	mov	r4, r2
   1b7b8:	str	r3, [sp, #12]
   1b7bc:	add	r8, r2, r2, lsl #1
   1b7c0:	lsl	r8, r8, #2
   1b7c4:	ldr	r3, [r1, #20]
   1b7c8:	add	r3, r3, r8
   1b7cc:	ldr	r1, [r3, #4]
   1b7d0:	add	r1, r1, #1
   1b7d4:	add	r0, sp, #28
   1b7d8:	bl	18cd4 <ftello64@plt+0x7664>
   1b7dc:	subs	fp, r0, #0
   1b7e0:	bne	1b9a8 <ftello64@plt+0xa338>
   1b7e4:	mov	r9, r8
   1b7e8:	ldr	r3, [sp, #32]
   1b7ec:	add	r2, r3, #1
   1b7f0:	str	r2, [sp, #32]
   1b7f4:	ldr	r2, [sp, #36]	; 0x24
   1b7f8:	str	r4, [r2, r3, lsl #2]
   1b7fc:	ldr	r3, [r5, #24]
   1b800:	add	r3, r3, r8
   1b804:	mvn	r2, #0
   1b808:	str	r2, [r3, #4]
   1b80c:	ldr	r2, [r5]
   1b810:	lsl	r6, r4, #3
   1b814:	add	r1, r2, r6
   1b818:	ldr	r0, [r1, #4]
   1b81c:	ldr	r3, [pc, #424]	; 1b9cc <ftello64@plt+0xa35c>
   1b820:	and	r3, r3, r0
   1b824:	cmp	r3, #0
   1b828:	beq	1b858 <ftello64@plt+0xa1e8>
   1b82c:	ldr	r3, [r5, #20]
   1b830:	add	r3, r3, r8
   1b834:	ldr	r0, [r3, #4]
   1b838:	cmp	r0, #0
   1b83c:	beq	1b9b4 <ftello64@plt+0xa344>
   1b840:	ldr	r3, [r3, #8]
   1b844:	ldr	r3, [r3]
   1b848:	add	r2, r2, r3, lsl #3
   1b84c:	ldrb	r3, [r2, #6]
   1b850:	tst	r3, #4
   1b854:	beq	1b894 <ftello64@plt+0xa224>
   1b858:	ldr	r3, [r5]
   1b85c:	add	r6, r3, r6
   1b860:	ldrb	r3, [r6, #4]
   1b864:	tst	r3, #8
   1b868:	beq	1b9b4 <ftello64@plt+0xa344>
   1b86c:	ldr	r3, [r5, #20]
   1b870:	add	r3, r3, r8
   1b874:	ldr	r2, [r3, #4]
   1b878:	cmp	r2, #0
   1b87c:	ble	1b9b4 <ftello64@plt+0xa344>
   1b880:	mov	r2, #0
   1b884:	str	r2, [sp, #8]
   1b888:	mov	r6, r2
   1b88c:	add	r7, sp, #16
   1b890:	b	1b900 <ftello64@plt+0xa290>
   1b894:	ldr	r3, [r1, #4]
   1b898:	lsl	r3, r3, #14
   1b89c:	lsr	r3, r3, #22
   1b8a0:	str	r3, [sp]
   1b8a4:	mov	r3, r4
   1b8a8:	mov	r2, r4
   1b8ac:	mov	r1, r4
   1b8b0:	mov	r0, r5
   1b8b4:	bl	1b1d8 <ftello64@plt+0x9b68>
   1b8b8:	cmp	r0, #0
   1b8bc:	beq	1b858 <ftello64@plt+0xa1e8>
   1b8c0:	mov	fp, r0
   1b8c4:	b	1b9a8 <ftello64@plt+0xa338>
   1b8c8:	mov	r3, #0
   1b8cc:	mov	r1, r5
   1b8d0:	mov	r0, r7
   1b8d4:	bl	1b7a4 <ftello64@plt+0xa134>
   1b8d8:	cmp	r0, #0
   1b8dc:	beq	1b93c <ftello64@plt+0xa2cc>
   1b8e0:	mov	fp, r0
   1b8e4:	b	1b9a8 <ftello64@plt+0xa338>
   1b8e8:	add	r6, r6, #1
   1b8ec:	ldr	r3, [r5, #20]
   1b8f0:	add	r3, r3, r9
   1b8f4:	ldr	r2, [r3, #4]
   1b8f8:	cmp	r2, r6
   1b8fc:	ble	1b978 <ftello64@plt+0xa308>
   1b900:	ldr	r3, [r3, #8]
   1b904:	ldr	r2, [r3, r6, lsl #2]
   1b908:	add	r4, r2, r2, lsl #1
   1b90c:	lsl	r4, r4, #2
   1b910:	ldr	r3, [r5, #24]
   1b914:	add	r3, r3, r4
   1b918:	ldr	r1, [r3, #4]
   1b91c:	cmn	r1, #1
   1b920:	moveq	r3, #1
   1b924:	streq	r3, [sp, #8]
   1b928:	beq	1b8e8 <ftello64@plt+0xa278>
   1b92c:	cmp	r1, #0
   1b930:	beq	1b8c8 <ftello64@plt+0xa258>
   1b934:	ldm	r3, {r0, r1, r2}
   1b938:	stm	r7, {r0, r1, r2}
   1b93c:	mov	r1, r7
   1b940:	add	r0, sp, #28
   1b944:	bl	1b5fc <ftello64@plt+0x9f8c>
   1b948:	cmp	r0, #0
   1b94c:	bne	1b8e0 <ftello64@plt+0xa270>
   1b950:	ldr	r3, [r5, #24]
   1b954:	add	r4, r3, r4
   1b958:	ldr	r3, [r4, #4]
   1b95c:	cmp	r3, #0
   1b960:	bne	1b8e8 <ftello64@plt+0xa278>
   1b964:	ldr	r0, [sp, #24]
   1b968:	bl	14f9c <ftello64@plt+0x392c>
   1b96c:	mov	r3, #1
   1b970:	str	r3, [sp, #8]
   1b974:	b	1b8e8 <ftello64@plt+0xa278>
   1b978:	ldr	r3, [sp, #12]
   1b97c:	eor	r3, r3, #1
   1b980:	ldr	r2, [sp, #8]
   1b984:	tst	r2, r3
   1b988:	beq	1b9b4 <ftello64@plt+0xa344>
   1b98c:	ldr	r3, [r5, #24]
   1b990:	add	r8, r3, r8
   1b994:	mov	r3, #0
   1b998:	str	r3, [r8, #4]
   1b99c:	add	r3, sp, #40	; 0x28
   1b9a0:	ldmdb	r3, {r0, r1, r2}
   1b9a4:	stm	sl, {r0, r1, r2}
   1b9a8:	mov	r0, fp
   1b9ac:	add	sp, sp, #44	; 0x2c
   1b9b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b9b4:	ldr	r3, [r5, #24]
   1b9b8:	add	r8, r3, r8
   1b9bc:	add	r3, sp, #40	; 0x28
   1b9c0:	ldmdb	r3, {r0, r1, r2}
   1b9c4:	stm	r8, {r0, r1, r2}
   1b9c8:	b	1b99c <ftello64@plt+0xa32c>
   1b9cc:	andeq	pc, r3, r0, lsl #30
   1b9d0:	push	{r4, r5, r6, lr}
   1b9d4:	mov	r5, r0
   1b9d8:	cmp	r1, #0
   1b9dc:	blt	1ba20 <ftello64@plt+0xa3b0>
   1b9e0:	ldr	r3, [r0, #48]	; 0x30
   1b9e4:	cmp	r1, r3
   1b9e8:	beq	1ba28 <ftello64@plt+0xa3b8>
   1b9ec:	ldr	r3, [r0, #80]	; 0x50
   1b9f0:	cmp	r3, #1
   1b9f4:	ble	1ba94 <ftello64@plt+0xa424>
   1b9f8:	ldr	r3, [r0, #8]
   1b9fc:	add	r3, r3, r1, lsl #2
   1ba00:	ldr	r4, [r3], #-4
   1ba04:	cmn	r4, #1
   1ba08:	bne	1ba3c <ftello64@plt+0xa3cc>
   1ba0c:	sub	r1, r1, #1
   1ba10:	cmn	r1, #1
   1ba14:	bne	1ba00 <ftello64@plt+0xa390>
   1ba18:	ldr	r0, [r5, #60]	; 0x3c
   1ba1c:	pop	{r4, r5, r6, pc}
   1ba20:	ldr	r0, [r0, #60]	; 0x3c
   1ba24:	pop	{r4, r5, r6, pc}
   1ba28:	and	r2, r2, #2
   1ba2c:	cmp	r2, #0
   1ba30:	movne	r0, #8
   1ba34:	moveq	r0, #10
   1ba38:	pop	{r4, r5, r6, pc}
   1ba3c:	ldrb	r3, [r5, #78]	; 0x4e
   1ba40:	cmp	r3, #0
   1ba44:	bne	1ba58 <ftello64@plt+0xa3e8>
   1ba48:	cmp	r4, #10
   1ba4c:	beq	1ba80 <ftello64@plt+0xa410>
   1ba50:	mov	r0, #0
   1ba54:	pop	{r4, r5, r6, pc}
   1ba58:	mov	r0, r4
   1ba5c:	bl	11520 <iswalnum@plt>
   1ba60:	adds	r3, r0, #0
   1ba64:	movne	r3, #1
   1ba68:	cmp	r4, #95	; 0x5f
   1ba6c:	orreq	r3, r3, #1
   1ba70:	cmp	r3, #0
   1ba74:	beq	1ba48 <ftello64@plt+0xa3d8>
   1ba78:	mov	r0, #1
   1ba7c:	pop	{r4, r5, r6, pc}
   1ba80:	ldrb	r0, [r5, #77]	; 0x4d
   1ba84:	cmp	r0, #0
   1ba88:	movne	r0, #2
   1ba8c:	moveq	r0, #0
   1ba90:	pop	{r4, r5, r6, pc}
   1ba94:	ldr	r3, [r0, #4]
   1ba98:	ldrb	r2, [r3, r1]
   1ba9c:	asr	r0, r2, #5
   1baa0:	ldr	r3, [r5, #68]	; 0x44
   1baa4:	and	r1, r2, #31
   1baa8:	ldr	r3, [r3, r0, lsl #2]
   1baac:	lsr	r3, r3, r1
   1bab0:	tst	r3, #1
   1bab4:	bne	1badc <ftello64@plt+0xa46c>
   1bab8:	cmp	r2, #10
   1babc:	beq	1bac8 <ftello64@plt+0xa458>
   1bac0:	mov	r0, #0
   1bac4:	pop	{r4, r5, r6, pc}
   1bac8:	ldrb	r0, [r5, #77]	; 0x4d
   1bacc:	cmp	r0, #0
   1bad0:	movne	r0, #2
   1bad4:	moveq	r0, #0
   1bad8:	pop	{r4, r5, r6, pc}
   1badc:	mov	r0, #1
   1bae0:	pop	{r4, r5, r6, pc}
   1bae4:	push	{r4, lr}
   1bae8:	ldr	r3, [r0, #4]
   1baec:	ldrb	ip, [r3, r2]
   1baf0:	ldrb	r3, [r1, #4]
   1baf4:	sub	r3, r3, #1
   1baf8:	cmp	r3, #6
   1bafc:	ldrls	pc, [pc, r3, lsl #2]
   1bb00:	b	1bc20 <ftello64@plt+0xa5b0>
   1bb04:	andeq	fp, r1, r0, lsr #22
   1bb08:	andeq	fp, r1, r0, lsr #24
   1bb0c:	andeq	fp, r1, r4, lsr fp
   1bb10:	andeq	fp, r1, r0, lsr #24
   1bb14:	andeq	fp, r1, ip, lsr #23
   1bb18:	andeq	fp, r1, r0, lsr #24
   1bb1c:	andeq	fp, r1, r4, lsr #23
   1bb20:	ldrb	r3, [r1]
   1bb24:	cmp	r3, ip
   1bb28:	beq	1bb50 <ftello64@plt+0xa4e0>
   1bb2c:	mov	r0, #0
   1bb30:	pop	{r4, pc}
   1bb34:	lsr	lr, ip, #5
   1bb38:	ldr	r3, [r1]
   1bb3c:	and	ip, ip, #31
   1bb40:	ldr	r3, [r3, lr, lsl #2]
   1bb44:	lsr	ip, r3, ip
   1bb48:	tst	ip, #1
   1bb4c:	beq	1bc28 <ftello64@plt+0xa5b8>
   1bb50:	ldr	ip, [r1, #4]
   1bb54:	ldr	r3, [pc, #260]	; 1bc60 <ftello64@plt+0xa5f0>
   1bb58:	and	r3, r3, ip
   1bb5c:	cmp	r3, #0
   1bb60:	beq	1bc38 <ftello64@plt+0xa5c8>
   1bb64:	mov	r3, r2
   1bb68:	mov	r4, r1
   1bb6c:	ldr	r2, [r0, #88]	; 0x58
   1bb70:	mov	r1, r3
   1bb74:	bl	1b9d0 <ftello64@plt+0xa360>
   1bb78:	ldr	r3, [r4, #4]
   1bb7c:	lsl	r3, r3, #14
   1bb80:	lsr	r3, r3, #22
   1bb84:	tst	r3, #4
   1bb88:	beq	1bbec <ftello64@plt+0xa57c>
   1bb8c:	tst	r0, #1
   1bb90:	beq	1bc40 <ftello64@plt+0xa5d0>
   1bb94:	tst	r3, #8
   1bb98:	beq	1bbfc <ftello64@plt+0xa58c>
   1bb9c:	mov	r0, #0
   1bba0:	pop	{r4, pc}
   1bba4:	tst	ip, #128	; 0x80
   1bba8:	bne	1bc30 <ftello64@plt+0xa5c0>
   1bbac:	cmp	ip, #10
   1bbb0:	beq	1bbd4 <ftello64@plt+0xa564>
   1bbb4:	cmp	ip, #0
   1bbb8:	bne	1bb50 <ftello64@plt+0xa4e0>
   1bbbc:	ldr	r3, [r0, #84]	; 0x54
   1bbc0:	ldr	r3, [r3, #128]	; 0x80
   1bbc4:	tst	r3, #128	; 0x80
   1bbc8:	beq	1bb50 <ftello64@plt+0xa4e0>
   1bbcc:	mov	r0, #0
   1bbd0:	pop	{r4, pc}
   1bbd4:	ldr	r3, [r0, #84]	; 0x54
   1bbd8:	ldr	r3, [r3, #128]	; 0x80
   1bbdc:	tst	r3, #64	; 0x40
   1bbe0:	bne	1bb50 <ftello64@plt+0xa4e0>
   1bbe4:	mov	r0, #0
   1bbe8:	pop	{r4, pc}
   1bbec:	tst	r3, #8
   1bbf0:	beq	1bbfc <ftello64@plt+0xa58c>
   1bbf4:	tst	r0, #1
   1bbf8:	bne	1bc48 <ftello64@plt+0xa5d8>
   1bbfc:	tst	r3, #32
   1bc00:	beq	1bc0c <ftello64@plt+0xa59c>
   1bc04:	tst	r0, #2
   1bc08:	beq	1bc50 <ftello64@plt+0xa5e0>
   1bc0c:	tst	r3, #128	; 0x80
   1bc10:	beq	1bc58 <ftello64@plt+0xa5e8>
   1bc14:	lsr	r0, r0, #3
   1bc18:	and	r0, r0, #1
   1bc1c:	pop	{r4, pc}
   1bc20:	mov	r0, #0
   1bc24:	pop	{r4, pc}
   1bc28:	mov	r0, #0
   1bc2c:	pop	{r4, pc}
   1bc30:	mov	r0, #0
   1bc34:	pop	{r4, pc}
   1bc38:	mov	r0, #1
   1bc3c:	pop	{r4, pc}
   1bc40:	mov	r0, #0
   1bc44:	pop	{r4, pc}
   1bc48:	mov	r0, #0
   1bc4c:	pop	{r4, pc}
   1bc50:	mov	r0, #0
   1bc54:	pop	{r4, pc}
   1bc58:	mov	r0, #1
   1bc5c:	pop	{r4, pc}
   1bc60:	andeq	pc, r3, r0, lsl #30
   1bc64:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bc68:	ldr	r7, [r0, #84]	; 0x54
   1bc6c:	ldr	r3, [r1, #4]
   1bc70:	cmp	r3, #0
   1bc74:	ble	1bd5c <ftello64@plt+0xa6ec>
   1bc78:	mov	r9, r2
   1bc7c:	mov	r6, r1
   1bc80:	mov	r8, r0
   1bc84:	mov	r4, #0
   1bc88:	b	1bcbc <ftello64@plt+0xa64c>
   1bc8c:	lsl	sl, r1, #1
   1bc90:	lsl	r1, r1, #3
   1bc94:	bl	266b0 <ftello64@plt+0x15040>
   1bc98:	cmp	r0, #0
   1bc9c:	beq	1bd64 <ftello64@plt+0xa6f4>
   1bca0:	str	r0, [r8, #132]	; 0x84
   1bca4:	str	sl, [r8, #128]	; 0x80
   1bca8:	b	1bd08 <ftello64@plt+0xa698>
   1bcac:	add	r4, r4, #1
   1bcb0:	ldr	r3, [r6, #4]
   1bcb4:	cmp	r3, r4
   1bcb8:	ble	1bd54 <ftello64@plt+0xa6e4>
   1bcbc:	ldr	r3, [r6, #8]
   1bcc0:	ldr	r5, [r3, r4, lsl #2]
   1bcc4:	ldr	r3, [r7]
   1bcc8:	add	r2, r3, r5, lsl #3
   1bccc:	ldrb	r2, [r2, #4]
   1bcd0:	cmp	r2, #8
   1bcd4:	bne	1bcac <ftello64@plt+0xa63c>
   1bcd8:	ldr	r3, [r3, r5, lsl #3]
   1bcdc:	cmp	r3, #31
   1bce0:	bgt	1bcac <ftello64@plt+0xa63c>
   1bce4:	ldr	r2, [r7, #80]	; 0x50
   1bce8:	lsr	r3, r2, r3
   1bcec:	tst	r3, #1
   1bcf0:	beq	1bcac <ftello64@plt+0xa63c>
   1bcf4:	ldr	r0, [r8, #132]	; 0x84
   1bcf8:	ldr	r1, [r8, #128]	; 0x80
   1bcfc:	ldr	r3, [r8, #124]	; 0x7c
   1bd00:	cmp	r1, r3
   1bd04:	beq	1bc8c <ftello64@plt+0xa61c>
   1bd08:	ldr	fp, [r8, #124]	; 0x7c
   1bd0c:	ldr	sl, [r8, #132]	; 0x84
   1bd10:	mov	r1, #24
   1bd14:	mov	r0, #1
   1bd18:	bl	26630 <ftello64@plt+0x14fc0>
   1bd1c:	str	r0, [sl, fp, lsl #2]
   1bd20:	ldr	r2, [r8, #124]	; 0x7c
   1bd24:	ldr	r3, [r8, #132]	; 0x84
   1bd28:	ldr	r3, [r3, r2, lsl #2]
   1bd2c:	cmp	r3, #0
   1bd30:	beq	1bd64 <ftello64@plt+0xa6f4>
   1bd34:	str	r5, [r3, #4]
   1bd38:	ldr	r2, [r8, #132]	; 0x84
   1bd3c:	ldr	r3, [r8, #124]	; 0x7c
   1bd40:	add	r1, r3, #1
   1bd44:	str	r1, [r8, #124]	; 0x7c
   1bd48:	ldr	r3, [r2, r3, lsl #2]
   1bd4c:	str	r9, [r3]
   1bd50:	b	1bcac <ftello64@plt+0xa63c>
   1bd54:	mov	r0, #0
   1bd58:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bd5c:	mov	r0, #0
   1bd60:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bd64:	mov	r0, #12
   1bd68:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bd6c:	push	{r4, r5, r6, lr}
   1bd70:	mov	r4, r0
   1bd74:	mov	r5, r1
   1bd78:	ldr	r6, [r0, #104]	; 0x68
   1bd7c:	ldr	r3, [r0, #36]	; 0x24
   1bd80:	cmp	r3, r1
   1bd84:	bgt	1bd94 <ftello64@plt+0xa724>
   1bd88:	ldr	r2, [r0, #48]	; 0x30
   1bd8c:	cmp	r3, r2
   1bd90:	blt	1bdac <ftello64@plt+0xa73c>
   1bd94:	ldr	r3, [r4, #28]
   1bd98:	cmp	r5, r3
   1bd9c:	blt	1bdc0 <ftello64@plt+0xa750>
   1bda0:	ldr	r2, [r4, #48]	; 0x30
   1bda4:	cmp	r3, r2
   1bda8:	bge	1bdc0 <ftello64@plt+0xa750>
   1bdac:	add	r1, r5, #1
   1bdb0:	mov	r0, r4
   1bdb4:	bl	199b4 <ftello64@plt+0x8344>
   1bdb8:	cmp	r0, #0
   1bdbc:	popne	{r4, r5, r6, pc}
   1bdc0:	cmp	r6, r5
   1bdc4:	bge	1bdf0 <ftello64@plt+0xa780>
   1bdc8:	sub	r2, r5, r6
   1bdcc:	add	r6, r6, #1
   1bdd0:	ldr	r0, [r4, #100]	; 0x64
   1bdd4:	lsl	r2, r2, #2
   1bdd8:	mov	r1, #0
   1bddc:	add	r0, r0, r6, lsl #2
   1bde0:	bl	11550 <memset@plt>
   1bde4:	str	r5, [r4, #104]	; 0x68
   1bde8:	mov	r0, #0
   1bdec:	pop	{r4, r5, r6, pc}
   1bdf0:	mov	r0, #0
   1bdf4:	pop	{r4, r5, r6, pc}
   1bdf8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bdfc:	sub	sp, sp, #28
   1be00:	mov	r7, r0
   1be04:	mov	r8, r1
   1be08:	mov	r5, r2
   1be0c:	mov	r4, r3
   1be10:	ldr	r1, [r1, #4]
   1be14:	add	r0, sp, #12
   1be18:	bl	18cd4 <ftello64@plt+0x7664>
   1be1c:	subs	r9, r0, #0
   1be20:	bne	1bf18 <ftello64@plt+0xa8a8>
   1be24:	ldr	r3, [r8, #4]
   1be28:	cmp	r3, #0
   1be2c:	ble	1befc <ftello64@plt+0xa88c>
   1be30:	mov	r6, #0
   1be34:	b	1be98 <ftello64@plt+0xa828>
   1be38:	add	r3, r3, #1
   1be3c:	cmp	fp, r3
   1be40:	beq	1becc <ftello64@plt+0xa85c>
   1be44:	ldr	r0, [ip, #4]!
   1be48:	add	lr, sl, r0, lsl #3
   1be4c:	ldrb	lr, [lr, #4]
   1be50:	cmp	r4, lr
   1be54:	bne	1be38 <ftello64@plt+0xa7c8>
   1be58:	ldr	lr, [sl, r0, lsl #3]
   1be5c:	cmp	r5, lr
   1be60:	bne	1be38 <ftello64@plt+0xa7c8>
   1be64:	cmn	r0, #1
   1be68:	beq	1becc <ftello64@plt+0xa85c>
   1be6c:	str	r4, [sp]
   1be70:	mov	r3, r5
   1be74:	add	r1, sp, #12
   1be78:	mov	r0, r7
   1be7c:	bl	1b4f0 <ftello64@plt+0x9e80>
   1be80:	subs	sl, r0, #0
   1be84:	bne	1bee8 <ftello64@plt+0xa878>
   1be88:	add	r6, r6, #1
   1be8c:	ldr	r3, [r8, #4]
   1be90:	cmp	r3, r6
   1be94:	ble	1befc <ftello64@plt+0xa88c>
   1be98:	ldr	r3, [r8, #8]
   1be9c:	ldr	r2, [r3, r6, lsl #2]
   1bea0:	add	r3, r2, r2, lsl #1
   1bea4:	ldr	r1, [r7, #24]
   1bea8:	add	r1, r1, r3, lsl #2
   1beac:	ldr	fp, [r1, #4]
   1beb0:	cmp	fp, #0
   1beb4:	ble	1becc <ftello64@plt+0xa85c>
   1beb8:	ldr	sl, [r7]
   1bebc:	ldr	ip, [r1, #8]
   1bec0:	sub	ip, ip, #4
   1bec4:	mov	r3, #0
   1bec8:	b	1be44 <ftello64@plt+0xa7d4>
   1becc:	add	r0, sp, #12
   1bed0:	bl	1b5fc <ftello64@plt+0x9f8c>
   1bed4:	subs	sl, r0, #0
   1bed8:	beq	1be88 <ftello64@plt+0xa818>
   1bedc:	ldr	r0, [sp, #20]
   1bee0:	bl	14f9c <ftello64@plt+0x392c>
   1bee4:	b	1bef0 <ftello64@plt+0xa880>
   1bee8:	ldr	r0, [sp, #20]
   1beec:	bl	14f9c <ftello64@plt+0x392c>
   1bef0:	mov	r0, sl
   1bef4:	add	sp, sp, #28
   1bef8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1befc:	ldr	r0, [r8, #8]
   1bf00:	bl	14f9c <ftello64@plt+0x392c>
   1bf04:	add	r3, sp, #24
   1bf08:	ldmdb	r3, {r0, r1, r2}
   1bf0c:	stm	r8, {r0, r1, r2}
   1bf10:	mov	sl, r9
   1bf14:	b	1bef0 <ftello64@plt+0xa880>
   1bf18:	mov	sl, r9
   1bf1c:	b	1bef0 <ftello64@plt+0xa880>
   1bf20:	push	{r4, r5, r6, r7, r8, lr}
   1bf24:	mov	r4, r0
   1bf28:	mov	r5, r1
   1bf2c:	mov	r1, r2
   1bf30:	ldr	r2, [r0, #88]	; 0x58
   1bf34:	bl	1b9d0 <ftello64@plt+0xa360>
   1bf38:	ldr	lr, [r5, #8]
   1bf3c:	cmp	lr, #0
   1bf40:	ble	1bfe8 <ftello64@plt+0xa978>
   1bf44:	ldr	r3, [r4, #84]	; 0x54
   1bf48:	ldr	r4, [r3]
   1bf4c:	ldr	ip, [r5, #12]
   1bf50:	sub	ip, ip, #4
   1bf54:	mov	r1, #0
   1bf58:	and	r7, r0, #8
   1bf5c:	and	r6, r0, #2
   1bf60:	and	r5, r0, #1
   1bf64:	b	1bfa4 <ftello64@plt+0xa934>
   1bf68:	tst	r3, #8
   1bf6c:	beq	1bf78 <ftello64@plt+0xa908>
   1bf70:	cmp	r5, #0
   1bf74:	bne	1bf98 <ftello64@plt+0xa928>
   1bf78:	tst	r3, #32
   1bf7c:	beq	1bf88 <ftello64@plt+0xa918>
   1bf80:	cmp	r6, #0
   1bf84:	beq	1bf98 <ftello64@plt+0xa928>
   1bf88:	tst	r3, #128	; 0x80
   1bf8c:	popeq	{r4, r5, r6, r7, r8, pc}
   1bf90:	cmp	r7, #0
   1bf94:	popne	{r4, r5, r6, r7, r8, pc}
   1bf98:	add	r1, r1, #1
   1bf9c:	cmp	lr, r1
   1bfa0:	beq	1bff0 <ftello64@plt+0xa980>
   1bfa4:	ldr	r0, [ip, #4]!
   1bfa8:	add	r2, r4, r0, lsl #3
   1bfac:	ldr	r3, [r2, #4]
   1bfb0:	lsl	r3, r3, #14
   1bfb4:	lsr	r3, r3, #22
   1bfb8:	ldrb	r2, [r2, #4]
   1bfbc:	cmp	r2, #2
   1bfc0:	bne	1bf98 <ftello64@plt+0xa928>
   1bfc4:	cmp	r3, #0
   1bfc8:	popeq	{r4, r5, r6, r7, r8, pc}
   1bfcc:	tst	r3, #4
   1bfd0:	beq	1bf68 <ftello64@plt+0xa8f8>
   1bfd4:	cmp	r5, #0
   1bfd8:	beq	1bf98 <ftello64@plt+0xa928>
   1bfdc:	tst	r3, #8
   1bfe0:	bne	1bf98 <ftello64@plt+0xa928>
   1bfe4:	b	1bf78 <ftello64@plt+0xa908>
   1bfe8:	mov	r0, #0
   1bfec:	pop	{r4, r5, r6, r7, r8, pc}
   1bff0:	mov	r0, #0
   1bff4:	pop	{r4, r5, r6, r7, r8, pc}
   1bff8:	push	{r4, r5, r6, r7, r8, lr}
   1bffc:	ldr	r7, [sp, #28]
   1c000:	subs	r5, r0, #0
   1c004:	beq	1c0a4 <ftello64@plt+0xaa34>
   1c008:	ldr	r4, [r5]
   1c00c:	cmp	r4, #0
   1c010:	beq	1c0ac <ftello64@plt+0xaa3c>
   1c014:	mov	r0, r3
   1c018:	sub	r4, r4, #1
   1c01c:	str	r4, [r5]
   1c020:	add	r4, r4, r4, lsl #1
   1c024:	lsl	r4, r4, #3
   1c028:	ldr	r3, [r5, #8]
   1c02c:	ldr	r3, [r3, r4]
   1c030:	str	r3, [r1]
   1c034:	lsl	r6, r2, #3
   1c038:	ldr	r3, [r5, #8]
   1c03c:	add	r3, r3, r4
   1c040:	mov	r2, r6
   1c044:	ldr	r1, [r3, #8]
   1c048:	bl	1134c <memcpy@plt>
   1c04c:	ldr	r3, [r5, #8]
   1c050:	add	r3, r3, r4
   1c054:	ldr	r1, [r3, #8]
   1c058:	mov	r2, r6
   1c05c:	add	r1, r1, r6
   1c060:	ldr	r0, [sp, #24]
   1c064:	bl	1134c <memcpy@plt>
   1c068:	ldr	r0, [r7, #8]
   1c06c:	bl	14f9c <ftello64@plt+0x392c>
   1c070:	ldr	r3, [r5, #8]
   1c074:	add	r3, r3, r4
   1c078:	ldr	r0, [r3, #8]
   1c07c:	bl	14f9c <ftello64@plt+0x392c>
   1c080:	ldr	r3, [r5, #8]
   1c084:	add	r3, r3, r4
   1c088:	add	r3, r3, #12
   1c08c:	ldm	r3, {r0, r1, r2}
   1c090:	stm	r7, {r0, r1, r2}
   1c094:	ldr	r3, [r5, #8]
   1c098:	add	r4, r3, r4
   1c09c:	ldr	r0, [r4, #4]
   1c0a0:	pop	{r4, r5, r6, r7, r8, pc}
   1c0a4:	mvn	r0, #0
   1c0a8:	pop	{r4, r5, r6, r7, r8, pc}
   1c0ac:	mvn	r0, #0
   1c0b0:	pop	{r4, r5, r6, r7, r8, pc}
   1c0b4:	push	{r4, r5, r6, r7, r8, lr}
   1c0b8:	mov	r6, r0
   1c0bc:	mov	r5, r1
   1c0c0:	mov	r4, r2
   1c0c4:	mov	r8, r3
   1c0c8:	ldr	r3, [sp, #28]
   1c0cc:	tst	r3, #4194304	; 0x400000
   1c0d0:	beq	1c108 <ftello64@plt+0xaa98>
   1c0d4:	ldr	r1, [pc, #2780]	; 1cbb8 <ftello64@plt+0xb548>
   1c0d8:	ldr	r0, [sp, #24]
   1c0dc:	bl	112e0 <strcmp@plt>
   1c0e0:	cmp	r0, #0
   1c0e4:	beq	1c15c <ftello64@plt+0xaaec>
   1c0e8:	ldr	r1, [pc, #2764]	; 1cbbc <ftello64@plt+0xb54c>
   1c0ec:	ldr	r0, [sp, #24]
   1c0f0:	bl	112e0 <strcmp@plt>
   1c0f4:	ldr	r3, [pc, #2756]	; 1cbc0 <ftello64@plt+0xb550>
   1c0f8:	ldr	r2, [sp, #24]
   1c0fc:	cmp	r0, #0
   1c100:	moveq	r2, r3
   1c104:	str	r2, [sp, #24]
   1c108:	ldr	r3, [r8]
   1c10c:	ldr	r2, [r4, #36]	; 0x24
   1c110:	cmp	r3, r2
   1c114:	beq	1c168 <ftello64@plt+0xaaf8>
   1c118:	ldr	r8, [r4, #12]
   1c11c:	ldr	r7, [r4, #36]	; 0x24
   1c120:	add	r3, r7, #1
   1c124:	str	r3, [r4, #36]	; 0x24
   1c128:	ldr	r0, [sp, #24]
   1c12c:	bl	11298 <wctype@plt>
   1c130:	str	r0, [r8, r7, lsl #2]
   1c134:	ldr	r1, [pc, #2696]	; 1cbc4 <ftello64@plt+0xb554>
   1c138:	ldr	r0, [sp, #24]
   1c13c:	bl	112e0 <strcmp@plt>
   1c140:	subs	r4, r0, #0
   1c144:	bne	1c244 <ftello64@plt+0xabd4>
   1c148:	cmp	r6, #0
   1c14c:	bne	1c190 <ftello64@plt+0xab20>
   1c150:	bl	114d8 <__ctype_b_loc@plt>
   1c154:	mov	ip, #1
   1c158:	b	1c1f4 <ftello64@plt+0xab84>
   1c15c:	ldr	r3, [pc, #2652]	; 1cbc0 <ftello64@plt+0xb550>
   1c160:	str	r3, [sp, #24]
   1c164:	b	1c108 <ftello64@plt+0xaa98>
   1c168:	lsl	r3, r3, #1
   1c16c:	add	r7, r3, #1
   1c170:	lsl	r1, r7, #2
   1c174:	ldr	r0, [r4, #12]
   1c178:	bl	266b0 <ftello64@plt+0x15040>
   1c17c:	cmp	r0, #0
   1c180:	beq	1cba8 <ftello64@plt+0xb538>
   1c184:	str	r0, [r4, #12]
   1c188:	str	r7, [r8]
   1c18c:	b	1c118 <ftello64@plt+0xaaa8>
   1c190:	bl	114d8 <__ctype_b_loc@plt>
   1c194:	mov	r2, r6
   1c198:	mov	r3, #0
   1c19c:	mov	r4, #1
   1c1a0:	b	1c1b4 <ftello64@plt+0xab44>
   1c1a4:	add	r3, r3, #2
   1c1a8:	add	r2, r2, #1
   1c1ac:	cmp	r3, #512	; 0x200
   1c1b0:	beq	1c1e0 <ftello64@plt+0xab70>
   1c1b4:	ldr	r1, [r0]
   1c1b8:	ldrh	r1, [r1, r3]
   1c1bc:	tst	r1, #8
   1c1c0:	beq	1c1a4 <ftello64@plt+0xab34>
   1c1c4:	ldrb	r1, [r2]
   1c1c8:	asr	lr, r1, #5
   1c1cc:	and	r1, r1, #31
   1c1d0:	ldr	ip, [r5, lr, lsl #2]
   1c1d4:	orr	r1, ip, r4, lsl r1
   1c1d8:	str	r1, [r5, lr, lsl #2]
   1c1dc:	b	1c1a4 <ftello64@plt+0xab34>
   1c1e0:	mov	r0, #0
   1c1e4:	pop	{r4, r5, r6, r7, r8, pc}
   1c1e8:	add	r4, r4, #1
   1c1ec:	cmp	r4, #256	; 0x100
   1c1f0:	beq	1c23c <ftello64@plt+0xabcc>
   1c1f4:	ldr	r2, [r0]
   1c1f8:	lsl	r3, r4, #1
   1c1fc:	ldrh	r3, [r2, r3]
   1c200:	tst	r3, #8
   1c204:	beq	1c1e8 <ftello64@plt+0xab78>
   1c208:	add	r3, r4, #31
   1c20c:	cmp	r4, #0
   1c210:	movge	r3, r4
   1c214:	asr	r3, r3, #5
   1c218:	asr	r2, r4, #31
   1c21c:	lsr	r1, r2, #27
   1c220:	add	r2, r4, r1
   1c224:	and	r2, r2, #31
   1c228:	sub	r2, r2, r1
   1c22c:	ldr	r1, [r5, r3, lsl #2]
   1c230:	orr	r2, r1, ip, lsl r2
   1c234:	str	r2, [r5, r3, lsl #2]
   1c238:	b	1c1e8 <ftello64@plt+0xab78>
   1c23c:	mov	r0, #0
   1c240:	pop	{r4, r5, r6, r7, r8, pc}
   1c244:	ldr	r1, [pc, #2428]	; 1cbc8 <ftello64@plt+0xb558>
   1c248:	ldr	r0, [sp, #24]
   1c24c:	bl	112e0 <strcmp@plt>
   1c250:	subs	r4, r0, #0
   1c254:	bne	1c320 <ftello64@plt+0xacb0>
   1c258:	cmp	r6, #0
   1c25c:	bne	1c26c <ftello64@plt+0xabfc>
   1c260:	bl	114d8 <__ctype_b_loc@plt>
   1c264:	mov	ip, #1
   1c268:	b	1c2d0 <ftello64@plt+0xac60>
   1c26c:	bl	114d8 <__ctype_b_loc@plt>
   1c270:	mov	r2, r6
   1c274:	mov	r3, #0
   1c278:	mov	r4, #1
   1c27c:	b	1c290 <ftello64@plt+0xac20>
   1c280:	add	r3, r3, #2
   1c284:	add	r2, r2, #1
   1c288:	cmp	r3, #512	; 0x200
   1c28c:	beq	1c2bc <ftello64@plt+0xac4c>
   1c290:	ldr	r1, [r0]
   1c294:	ldrh	r1, [r1, r3]
   1c298:	tst	r1, #2
   1c29c:	beq	1c280 <ftello64@plt+0xac10>
   1c2a0:	ldrb	r1, [r2]
   1c2a4:	asr	lr, r1, #5
   1c2a8:	and	r1, r1, #31
   1c2ac:	ldr	ip, [r5, lr, lsl #2]
   1c2b0:	orr	r1, ip, r4, lsl r1
   1c2b4:	str	r1, [r5, lr, lsl #2]
   1c2b8:	b	1c280 <ftello64@plt+0xac10>
   1c2bc:	mov	r0, #0
   1c2c0:	pop	{r4, r5, r6, r7, r8, pc}
   1c2c4:	add	r4, r4, #1
   1c2c8:	cmp	r4, #256	; 0x100
   1c2cc:	beq	1c318 <ftello64@plt+0xaca8>
   1c2d0:	ldr	r2, [r0]
   1c2d4:	lsl	r3, r4, #1
   1c2d8:	ldrh	r3, [r2, r3]
   1c2dc:	tst	r3, #2
   1c2e0:	beq	1c2c4 <ftello64@plt+0xac54>
   1c2e4:	add	r3, r4, #31
   1c2e8:	cmp	r4, #0
   1c2ec:	movge	r3, r4
   1c2f0:	asr	r3, r3, #5
   1c2f4:	asr	r2, r4, #31
   1c2f8:	lsr	r1, r2, #27
   1c2fc:	add	r2, r4, r1
   1c300:	and	r2, r2, #31
   1c304:	sub	r2, r2, r1
   1c308:	ldr	r1, [r5, r3, lsl #2]
   1c30c:	orr	r2, r1, ip, lsl r2
   1c310:	str	r2, [r5, r3, lsl #2]
   1c314:	b	1c2c4 <ftello64@plt+0xac54>
   1c318:	mov	r0, #0
   1c31c:	pop	{r4, r5, r6, r7, r8, pc}
   1c320:	ldr	r1, [pc, #2196]	; 1cbbc <ftello64@plt+0xb54c>
   1c324:	ldr	r0, [sp, #24]
   1c328:	bl	112e0 <strcmp@plt>
   1c32c:	subs	r4, r0, #0
   1c330:	bne	1c3fc <ftello64@plt+0xad8c>
   1c334:	cmp	r6, #0
   1c338:	bne	1c348 <ftello64@plt+0xacd8>
   1c33c:	bl	114d8 <__ctype_b_loc@plt>
   1c340:	mov	ip, #1
   1c344:	b	1c3ac <ftello64@plt+0xad3c>
   1c348:	bl	114d8 <__ctype_b_loc@plt>
   1c34c:	mov	r2, r6
   1c350:	mov	r3, #0
   1c354:	mov	r4, #1
   1c358:	b	1c36c <ftello64@plt+0xacfc>
   1c35c:	add	r3, r3, #2
   1c360:	add	r2, r2, #1
   1c364:	cmp	r3, #512	; 0x200
   1c368:	beq	1c398 <ftello64@plt+0xad28>
   1c36c:	ldr	r1, [r0]
   1c370:	ldrh	r1, [r1, r3]
   1c374:	tst	r1, #512	; 0x200
   1c378:	beq	1c35c <ftello64@plt+0xacec>
   1c37c:	ldrb	r1, [r2]
   1c380:	asr	lr, r1, #5
   1c384:	and	r1, r1, #31
   1c388:	ldr	ip, [r5, lr, lsl #2]
   1c38c:	orr	r1, ip, r4, lsl r1
   1c390:	str	r1, [r5, lr, lsl #2]
   1c394:	b	1c35c <ftello64@plt+0xacec>
   1c398:	mov	r0, #0
   1c39c:	pop	{r4, r5, r6, r7, r8, pc}
   1c3a0:	add	r4, r4, #1
   1c3a4:	cmp	r4, #256	; 0x100
   1c3a8:	beq	1c3f4 <ftello64@plt+0xad84>
   1c3ac:	ldr	r2, [r0]
   1c3b0:	lsl	r3, r4, #1
   1c3b4:	ldrh	r3, [r2, r3]
   1c3b8:	tst	r3, #512	; 0x200
   1c3bc:	beq	1c3a0 <ftello64@plt+0xad30>
   1c3c0:	add	r3, r4, #31
   1c3c4:	cmp	r4, #0
   1c3c8:	movge	r3, r4
   1c3cc:	asr	r3, r3, #5
   1c3d0:	asr	r2, r4, #31
   1c3d4:	lsr	r1, r2, #27
   1c3d8:	add	r2, r4, r1
   1c3dc:	and	r2, r2, #31
   1c3e0:	sub	r2, r2, r1
   1c3e4:	ldr	r1, [r5, r3, lsl #2]
   1c3e8:	orr	r2, r1, ip, lsl r2
   1c3ec:	str	r2, [r5, r3, lsl #2]
   1c3f0:	b	1c3a0 <ftello64@plt+0xad30>
   1c3f4:	mov	r0, #0
   1c3f8:	pop	{r4, r5, r6, r7, r8, pc}
   1c3fc:	ldr	r1, [pc, #1992]	; 1cbcc <ftello64@plt+0xb55c>
   1c400:	ldr	r0, [sp, #24]
   1c404:	bl	112e0 <strcmp@plt>
   1c408:	subs	r4, r0, #0
   1c40c:	bne	1c4d8 <ftello64@plt+0xae68>
   1c410:	cmp	r6, #0
   1c414:	bne	1c424 <ftello64@plt+0xadb4>
   1c418:	bl	114d8 <__ctype_b_loc@plt>
   1c41c:	mov	ip, #1
   1c420:	b	1c488 <ftello64@plt+0xae18>
   1c424:	bl	114d8 <__ctype_b_loc@plt>
   1c428:	mov	r2, r6
   1c42c:	mov	r3, #0
   1c430:	mov	r4, #1
   1c434:	b	1c448 <ftello64@plt+0xadd8>
   1c438:	add	r3, r3, #2
   1c43c:	add	r2, r2, #1
   1c440:	cmp	r3, #512	; 0x200
   1c444:	beq	1c474 <ftello64@plt+0xae04>
   1c448:	ldr	r1, [r0]
   1c44c:	ldrh	r1, [r1, r3]
   1c450:	tst	r1, #8192	; 0x2000
   1c454:	beq	1c438 <ftello64@plt+0xadc8>
   1c458:	ldrb	r1, [r2]
   1c45c:	asr	lr, r1, #5
   1c460:	and	r1, r1, #31
   1c464:	ldr	ip, [r5, lr, lsl #2]
   1c468:	orr	r1, ip, r4, lsl r1
   1c46c:	str	r1, [r5, lr, lsl #2]
   1c470:	b	1c438 <ftello64@plt+0xadc8>
   1c474:	mov	r0, #0
   1c478:	pop	{r4, r5, r6, r7, r8, pc}
   1c47c:	add	r4, r4, #1
   1c480:	cmp	r4, #256	; 0x100
   1c484:	beq	1c4d0 <ftello64@plt+0xae60>
   1c488:	ldr	r2, [r0]
   1c48c:	lsl	r3, r4, #1
   1c490:	ldrh	r3, [r2, r3]
   1c494:	tst	r3, #8192	; 0x2000
   1c498:	beq	1c47c <ftello64@plt+0xae0c>
   1c49c:	add	r3, r4, #31
   1c4a0:	cmp	r4, #0
   1c4a4:	movge	r3, r4
   1c4a8:	asr	r3, r3, #5
   1c4ac:	asr	r2, r4, #31
   1c4b0:	lsr	r1, r2, #27
   1c4b4:	add	r2, r4, r1
   1c4b8:	and	r2, r2, #31
   1c4bc:	sub	r2, r2, r1
   1c4c0:	ldr	r1, [r5, r3, lsl #2]
   1c4c4:	orr	r2, r1, ip, lsl r2
   1c4c8:	str	r2, [r5, r3, lsl #2]
   1c4cc:	b	1c47c <ftello64@plt+0xae0c>
   1c4d0:	mov	r0, #0
   1c4d4:	pop	{r4, r5, r6, r7, r8, pc}
   1c4d8:	ldr	r1, [pc, #1760]	; 1cbc0 <ftello64@plt+0xb550>
   1c4dc:	ldr	r0, [sp, #24]
   1c4e0:	bl	112e0 <strcmp@plt>
   1c4e4:	subs	r4, r0, #0
   1c4e8:	bne	1c5b4 <ftello64@plt+0xaf44>
   1c4ec:	cmp	r6, #0
   1c4f0:	bne	1c500 <ftello64@plt+0xae90>
   1c4f4:	bl	114d8 <__ctype_b_loc@plt>
   1c4f8:	mov	ip, #1
   1c4fc:	b	1c564 <ftello64@plt+0xaef4>
   1c500:	bl	114d8 <__ctype_b_loc@plt>
   1c504:	mov	r2, r6
   1c508:	mov	r3, #0
   1c50c:	mov	r4, #1
   1c510:	b	1c524 <ftello64@plt+0xaeb4>
   1c514:	add	r3, r3, #2
   1c518:	add	r2, r2, #1
   1c51c:	cmp	r3, #512	; 0x200
   1c520:	beq	1c550 <ftello64@plt+0xaee0>
   1c524:	ldr	r1, [r0]
   1c528:	ldrh	r1, [r1, r3]
   1c52c:	tst	r1, #1024	; 0x400
   1c530:	beq	1c514 <ftello64@plt+0xaea4>
   1c534:	ldrb	r1, [r2]
   1c538:	asr	lr, r1, #5
   1c53c:	and	r1, r1, #31
   1c540:	ldr	ip, [r5, lr, lsl #2]
   1c544:	orr	r1, ip, r4, lsl r1
   1c548:	str	r1, [r5, lr, lsl #2]
   1c54c:	b	1c514 <ftello64@plt+0xaea4>
   1c550:	mov	r0, #0
   1c554:	pop	{r4, r5, r6, r7, r8, pc}
   1c558:	add	r4, r4, #1
   1c55c:	cmp	r4, #256	; 0x100
   1c560:	beq	1c5ac <ftello64@plt+0xaf3c>
   1c564:	ldr	r2, [r0]
   1c568:	lsl	r3, r4, #1
   1c56c:	ldrh	r3, [r2, r3]
   1c570:	tst	r3, #1024	; 0x400
   1c574:	beq	1c558 <ftello64@plt+0xaee8>
   1c578:	add	r3, r4, #31
   1c57c:	cmp	r4, #0
   1c580:	movge	r3, r4
   1c584:	asr	r3, r3, #5
   1c588:	asr	r2, r4, #31
   1c58c:	lsr	r1, r2, #27
   1c590:	add	r2, r4, r1
   1c594:	and	r2, r2, #31
   1c598:	sub	r2, r2, r1
   1c59c:	ldr	r1, [r5, r3, lsl #2]
   1c5a0:	orr	r2, r1, ip, lsl r2
   1c5a4:	str	r2, [r5, r3, lsl #2]
   1c5a8:	b	1c558 <ftello64@plt+0xaee8>
   1c5ac:	mov	r0, #0
   1c5b0:	pop	{r4, r5, r6, r7, r8, pc}
   1c5b4:	ldr	r1, [pc, #1556]	; 1cbd0 <ftello64@plt+0xb560>
   1c5b8:	ldr	r0, [sp, #24]
   1c5bc:	bl	112e0 <strcmp@plt>
   1c5c0:	subs	r4, r0, #0
   1c5c4:	bne	1c690 <ftello64@plt+0xb020>
   1c5c8:	cmp	r6, #0
   1c5cc:	bne	1c5dc <ftello64@plt+0xaf6c>
   1c5d0:	bl	114d8 <__ctype_b_loc@plt>
   1c5d4:	mov	ip, #1
   1c5d8:	b	1c640 <ftello64@plt+0xafd0>
   1c5dc:	bl	114d8 <__ctype_b_loc@plt>
   1c5e0:	mov	r2, r6
   1c5e4:	mov	r3, #0
   1c5e8:	mov	r4, #1
   1c5ec:	b	1c600 <ftello64@plt+0xaf90>
   1c5f0:	add	r3, r3, #2
   1c5f4:	add	r2, r2, #1
   1c5f8:	cmp	r3, #512	; 0x200
   1c5fc:	beq	1c62c <ftello64@plt+0xafbc>
   1c600:	ldr	r1, [r0]
   1c604:	ldrh	r1, [r1, r3]
   1c608:	tst	r1, #2048	; 0x800
   1c60c:	beq	1c5f0 <ftello64@plt+0xaf80>
   1c610:	ldrb	r1, [r2]
   1c614:	asr	lr, r1, #5
   1c618:	and	r1, r1, #31
   1c61c:	ldr	ip, [r5, lr, lsl #2]
   1c620:	orr	r1, ip, r4, lsl r1
   1c624:	str	r1, [r5, lr, lsl #2]
   1c628:	b	1c5f0 <ftello64@plt+0xaf80>
   1c62c:	mov	r0, #0
   1c630:	pop	{r4, r5, r6, r7, r8, pc}
   1c634:	add	r4, r4, #1
   1c638:	cmp	r4, #256	; 0x100
   1c63c:	beq	1c688 <ftello64@plt+0xb018>
   1c640:	ldr	r2, [r0]
   1c644:	lsl	r3, r4, #1
   1c648:	ldrh	r3, [r2, r3]
   1c64c:	tst	r3, #2048	; 0x800
   1c650:	beq	1c634 <ftello64@plt+0xafc4>
   1c654:	add	r3, r4, #31
   1c658:	cmp	r4, #0
   1c65c:	movge	r3, r4
   1c660:	asr	r3, r3, #5
   1c664:	asr	r2, r4, #31
   1c668:	lsr	r1, r2, #27
   1c66c:	add	r2, r4, r1
   1c670:	and	r2, r2, #31
   1c674:	sub	r2, r2, r1
   1c678:	ldr	r1, [r5, r3, lsl #2]
   1c67c:	orr	r2, r1, ip, lsl r2
   1c680:	str	r2, [r5, r3, lsl #2]
   1c684:	b	1c634 <ftello64@plt+0xafc4>
   1c688:	mov	r0, #0
   1c68c:	pop	{r4, r5, r6, r7, r8, pc}
   1c690:	ldr	r1, [pc, #1340]	; 1cbd4 <ftello64@plt+0xb564>
   1c694:	ldr	r0, [sp, #24]
   1c698:	bl	112e0 <strcmp@plt>
   1c69c:	subs	r4, r0, #0
   1c6a0:	bne	1c76c <ftello64@plt+0xb0fc>
   1c6a4:	cmp	r6, #0
   1c6a8:	bne	1c6b8 <ftello64@plt+0xb048>
   1c6ac:	bl	114d8 <__ctype_b_loc@plt>
   1c6b0:	mov	ip, #1
   1c6b4:	b	1c71c <ftello64@plt+0xb0ac>
   1c6b8:	bl	114d8 <__ctype_b_loc@plt>
   1c6bc:	mov	r2, r6
   1c6c0:	mov	r3, #0
   1c6c4:	mov	r4, #1
   1c6c8:	b	1c6dc <ftello64@plt+0xb06c>
   1c6cc:	add	r3, r3, #2
   1c6d0:	add	r2, r2, #1
   1c6d4:	cmp	r3, #512	; 0x200
   1c6d8:	beq	1c708 <ftello64@plt+0xb098>
   1c6dc:	ldr	r1, [r0]
   1c6e0:	ldrh	r1, [r1, r3]
   1c6e4:	tst	r1, #16384	; 0x4000
   1c6e8:	beq	1c6cc <ftello64@plt+0xb05c>
   1c6ec:	ldrb	r1, [r2]
   1c6f0:	asr	lr, r1, #5
   1c6f4:	and	r1, r1, #31
   1c6f8:	ldr	ip, [r5, lr, lsl #2]
   1c6fc:	orr	r1, ip, r4, lsl r1
   1c700:	str	r1, [r5, lr, lsl #2]
   1c704:	b	1c6cc <ftello64@plt+0xb05c>
   1c708:	mov	r0, #0
   1c70c:	pop	{r4, r5, r6, r7, r8, pc}
   1c710:	add	r4, r4, #1
   1c714:	cmp	r4, #256	; 0x100
   1c718:	beq	1c764 <ftello64@plt+0xb0f4>
   1c71c:	ldr	r2, [r0]
   1c720:	lsl	r3, r4, #1
   1c724:	ldrh	r3, [r2, r3]
   1c728:	tst	r3, #16384	; 0x4000
   1c72c:	beq	1c710 <ftello64@plt+0xb0a0>
   1c730:	add	r3, r4, #31
   1c734:	cmp	r4, #0
   1c738:	movge	r3, r4
   1c73c:	asr	r3, r3, #5
   1c740:	asr	r2, r4, #31
   1c744:	lsr	r1, r2, #27
   1c748:	add	r2, r4, r1
   1c74c:	and	r2, r2, #31
   1c750:	sub	r2, r2, r1
   1c754:	ldr	r1, [r5, r3, lsl #2]
   1c758:	orr	r2, r1, ip, lsl r2
   1c75c:	str	r2, [r5, r3, lsl #2]
   1c760:	b	1c710 <ftello64@plt+0xb0a0>
   1c764:	mov	r0, #0
   1c768:	pop	{r4, r5, r6, r7, r8, pc}
   1c76c:	ldr	r1, [pc, #1092]	; 1cbb8 <ftello64@plt+0xb548>
   1c770:	ldr	r0, [sp, #24]
   1c774:	bl	112e0 <strcmp@plt>
   1c778:	subs	r4, r0, #0
   1c77c:	bne	1c848 <ftello64@plt+0xb1d8>
   1c780:	cmp	r6, #0
   1c784:	bne	1c794 <ftello64@plt+0xb124>
   1c788:	bl	114d8 <__ctype_b_loc@plt>
   1c78c:	mov	ip, #1
   1c790:	b	1c7f8 <ftello64@plt+0xb188>
   1c794:	bl	114d8 <__ctype_b_loc@plt>
   1c798:	mov	r2, r6
   1c79c:	mov	r3, #0
   1c7a0:	mov	r4, #1
   1c7a4:	b	1c7b8 <ftello64@plt+0xb148>
   1c7a8:	add	r3, r3, #2
   1c7ac:	add	r2, r2, #1
   1c7b0:	cmp	r3, #512	; 0x200
   1c7b4:	beq	1c7e4 <ftello64@plt+0xb174>
   1c7b8:	ldr	r1, [r0]
   1c7bc:	ldrh	r1, [r1, r3]
   1c7c0:	tst	r1, #256	; 0x100
   1c7c4:	beq	1c7a8 <ftello64@plt+0xb138>
   1c7c8:	ldrb	r1, [r2]
   1c7cc:	asr	lr, r1, #5
   1c7d0:	and	r1, r1, #31
   1c7d4:	ldr	ip, [r5, lr, lsl #2]
   1c7d8:	orr	r1, ip, r4, lsl r1
   1c7dc:	str	r1, [r5, lr, lsl #2]
   1c7e0:	b	1c7a8 <ftello64@plt+0xb138>
   1c7e4:	mov	r0, #0
   1c7e8:	pop	{r4, r5, r6, r7, r8, pc}
   1c7ec:	add	r4, r4, #1
   1c7f0:	cmp	r4, #256	; 0x100
   1c7f4:	beq	1c840 <ftello64@plt+0xb1d0>
   1c7f8:	ldr	r2, [r0]
   1c7fc:	lsl	r3, r4, #1
   1c800:	ldrh	r3, [r2, r3]
   1c804:	tst	r3, #256	; 0x100
   1c808:	beq	1c7ec <ftello64@plt+0xb17c>
   1c80c:	add	r3, r4, #31
   1c810:	cmp	r4, #0
   1c814:	movge	r3, r4
   1c818:	asr	r3, r3, #5
   1c81c:	asr	r2, r4, #31
   1c820:	lsr	r1, r2, #27
   1c824:	add	r2, r4, r1
   1c828:	and	r2, r2, #31
   1c82c:	sub	r2, r2, r1
   1c830:	ldr	r1, [r5, r3, lsl #2]
   1c834:	orr	r2, r1, ip, lsl r2
   1c838:	str	r2, [r5, r3, lsl #2]
   1c83c:	b	1c7ec <ftello64@plt+0xb17c>
   1c840:	mov	r0, #0
   1c844:	pop	{r4, r5, r6, r7, r8, pc}
   1c848:	ldr	r1, [pc, #904]	; 1cbd8 <ftello64@plt+0xb568>
   1c84c:	ldr	r0, [sp, #24]
   1c850:	bl	112e0 <strcmp@plt>
   1c854:	subs	r4, r0, #0
   1c858:	bne	1c924 <ftello64@plt+0xb2b4>
   1c85c:	cmp	r6, #0
   1c860:	beq	1c8bc <ftello64@plt+0xb24c>
   1c864:	bl	114d8 <__ctype_b_loc@plt>
   1c868:	mov	r2, r6
   1c86c:	mov	r3, #0
   1c870:	mov	r4, #1
   1c874:	b	1c888 <ftello64@plt+0xb218>
   1c878:	add	r3, r3, #2
   1c87c:	add	r2, r2, #1
   1c880:	cmp	r3, #512	; 0x200
   1c884:	beq	1c8b4 <ftello64@plt+0xb244>
   1c888:	ldr	r1, [r0]
   1c88c:	ldrh	r1, [r1, r3]
   1c890:	tst	r1, #1
   1c894:	beq	1c878 <ftello64@plt+0xb208>
   1c898:	ldrb	r1, [r2]
   1c89c:	asr	lr, r1, #5
   1c8a0:	and	r1, r1, #31
   1c8a4:	ldr	ip, [r5, lr, lsl #2]
   1c8a8:	orr	r1, ip, r4, lsl r1
   1c8ac:	str	r1, [r5, lr, lsl #2]
   1c8b0:	b	1c878 <ftello64@plt+0xb208>
   1c8b4:	mov	r0, #0
   1c8b8:	pop	{r4, r5, r6, r7, r8, pc}
   1c8bc:	bl	114d8 <__ctype_b_loc@plt>
   1c8c0:	mov	ip, #1
   1c8c4:	b	1c8d4 <ftello64@plt+0xb264>
   1c8c8:	add	r4, r4, #1
   1c8cc:	cmp	r4, #256	; 0x100
   1c8d0:	beq	1c91c <ftello64@plt+0xb2ac>
   1c8d4:	ldr	r2, [r0]
   1c8d8:	lsl	r3, r4, #1
   1c8dc:	ldrh	r3, [r2, r3]
   1c8e0:	tst	r3, #1
   1c8e4:	beq	1c8c8 <ftello64@plt+0xb258>
   1c8e8:	add	r3, r4, #31
   1c8ec:	cmp	r4, #0
   1c8f0:	movge	r3, r4
   1c8f4:	asr	r3, r3, #5
   1c8f8:	asr	r2, r4, #31
   1c8fc:	lsr	r1, r2, #27
   1c900:	add	r2, r4, r1
   1c904:	and	r2, r2, #31
   1c908:	sub	r2, r2, r1
   1c90c:	ldr	r1, [r5, r3, lsl #2]
   1c910:	orr	r2, r1, ip, lsl r2
   1c914:	str	r2, [r5, r3, lsl #2]
   1c918:	b	1c8c8 <ftello64@plt+0xb258>
   1c91c:	mov	r0, #0
   1c920:	pop	{r4, r5, r6, r7, r8, pc}
   1c924:	ldr	r1, [pc, #688]	; 1cbdc <ftello64@plt+0xb56c>
   1c928:	ldr	r0, [sp, #24]
   1c92c:	bl	112e0 <strcmp@plt>
   1c930:	subs	r4, r0, #0
   1c934:	bne	1ca00 <ftello64@plt+0xb390>
   1c938:	cmp	r6, #0
   1c93c:	beq	1c998 <ftello64@plt+0xb328>
   1c940:	bl	114d8 <__ctype_b_loc@plt>
   1c944:	mov	r2, r6
   1c948:	mov	r3, #0
   1c94c:	mov	r4, #1
   1c950:	b	1c964 <ftello64@plt+0xb2f4>
   1c954:	add	r3, r3, #2
   1c958:	add	r2, r2, #1
   1c95c:	cmp	r3, #512	; 0x200
   1c960:	beq	1c990 <ftello64@plt+0xb320>
   1c964:	ldr	r1, [r0]
   1c968:	ldrsh	r1, [r1, r3]
   1c96c:	cmp	r1, #0
   1c970:	bge	1c954 <ftello64@plt+0xb2e4>
   1c974:	ldrb	r1, [r2]
   1c978:	asr	lr, r1, #5
   1c97c:	and	r1, r1, #31
   1c980:	ldr	ip, [r5, lr, lsl #2]
   1c984:	orr	r1, ip, r4, lsl r1
   1c988:	str	r1, [r5, lr, lsl #2]
   1c98c:	b	1c954 <ftello64@plt+0xb2e4>
   1c990:	mov	r0, #0
   1c994:	pop	{r4, r5, r6, r7, r8, pc}
   1c998:	bl	114d8 <__ctype_b_loc@plt>
   1c99c:	mov	ip, #1
   1c9a0:	b	1c9b0 <ftello64@plt+0xb340>
   1c9a4:	add	r4, r4, #1
   1c9a8:	cmp	r4, #256	; 0x100
   1c9ac:	beq	1c9f8 <ftello64@plt+0xb388>
   1c9b0:	ldr	r2, [r0]
   1c9b4:	lsl	r3, r4, #1
   1c9b8:	ldrsh	r3, [r2, r3]
   1c9bc:	cmp	r3, #0
   1c9c0:	bge	1c9a4 <ftello64@plt+0xb334>
   1c9c4:	add	r3, r4, #31
   1c9c8:	cmp	r4, #0
   1c9cc:	movge	r3, r4
   1c9d0:	asr	r3, r3, #5
   1c9d4:	asr	r2, r4, #31
   1c9d8:	lsr	r1, r2, #27
   1c9dc:	add	r2, r4, r1
   1c9e0:	and	r2, r2, #31
   1c9e4:	sub	r2, r2, r1
   1c9e8:	ldr	r1, [r5, r3, lsl #2]
   1c9ec:	orr	r2, r1, ip, lsl r2
   1c9f0:	str	r2, [r5, r3, lsl #2]
   1c9f4:	b	1c9a4 <ftello64@plt+0xb334>
   1c9f8:	mov	r0, #0
   1c9fc:	pop	{r4, r5, r6, r7, r8, pc}
   1ca00:	ldr	r1, [pc, #472]	; 1cbe0 <ftello64@plt+0xb570>
   1ca04:	ldr	r0, [sp, #24]
   1ca08:	bl	112e0 <strcmp@plt>
   1ca0c:	subs	r4, r0, #0
   1ca10:	bne	1cad4 <ftello64@plt+0xb464>
   1ca14:	cmp	r6, #0
   1ca18:	beq	1ca6c <ftello64@plt+0xb3fc>
   1ca1c:	bl	114d8 <__ctype_b_loc@plt>
   1ca20:	mov	r2, r6
   1ca24:	mov	r3, #0
   1ca28:	mov	r4, #1
   1ca2c:	ldr	r1, [r0]
   1ca30:	ldrh	r1, [r1, r3]
   1ca34:	tst	r1, #4
   1ca38:	beq	1ca54 <ftello64@plt+0xb3e4>
   1ca3c:	ldrb	r1, [r2]
   1ca40:	asr	lr, r1, #5
   1ca44:	and	r1, r1, #31
   1ca48:	ldr	ip, [r5, lr, lsl #2]
   1ca4c:	orr	r1, ip, r4, lsl r1
   1ca50:	str	r1, [r5, lr, lsl #2]
   1ca54:	add	r3, r3, #2
   1ca58:	add	r2, r2, #1
   1ca5c:	cmp	r3, #512	; 0x200
   1ca60:	bne	1ca2c <ftello64@plt+0xb3bc>
   1ca64:	mov	r0, #0
   1ca68:	pop	{r4, r5, r6, r7, r8, pc}
   1ca6c:	bl	114d8 <__ctype_b_loc@plt>
   1ca70:	mov	ip, #1
   1ca74:	b	1ca84 <ftello64@plt+0xb414>
   1ca78:	add	r4, r4, #1
   1ca7c:	cmp	r4, #256	; 0x100
   1ca80:	beq	1cacc <ftello64@plt+0xb45c>
   1ca84:	ldr	r2, [r0]
   1ca88:	lsl	r3, r4, #1
   1ca8c:	ldrh	r3, [r2, r3]
   1ca90:	tst	r3, #4
   1ca94:	beq	1ca78 <ftello64@plt+0xb408>
   1ca98:	add	r3, r4, #31
   1ca9c:	cmp	r4, #0
   1caa0:	movge	r3, r4
   1caa4:	asr	r3, r3, #5
   1caa8:	asr	r2, r4, #31
   1caac:	lsr	r1, r2, #27
   1cab0:	add	r2, r4, r1
   1cab4:	and	r2, r2, #31
   1cab8:	sub	r2, r2, r1
   1cabc:	ldr	r1, [r5, r3, lsl #2]
   1cac0:	orr	r2, r1, ip, lsl r2
   1cac4:	str	r2, [r5, r3, lsl #2]
   1cac8:	b	1ca78 <ftello64@plt+0xb408>
   1cacc:	mov	r0, #0
   1cad0:	pop	{r4, r5, r6, r7, r8, pc}
   1cad4:	ldr	r1, [pc, #264]	; 1cbe4 <ftello64@plt+0xb574>
   1cad8:	ldr	r0, [sp, #24]
   1cadc:	bl	112e0 <strcmp@plt>
   1cae0:	subs	r4, r0, #0
   1cae4:	bne	1cbb0 <ftello64@plt+0xb540>
   1cae8:	cmp	r6, #0
   1caec:	beq	1cb40 <ftello64@plt+0xb4d0>
   1caf0:	bl	114d8 <__ctype_b_loc@plt>
   1caf4:	mov	r2, r6
   1caf8:	mov	r3, #0
   1cafc:	mov	r4, #1
   1cb00:	ldr	r1, [r0]
   1cb04:	ldrh	r1, [r1, r3]
   1cb08:	tst	r1, #4096	; 0x1000
   1cb0c:	beq	1cb28 <ftello64@plt+0xb4b8>
   1cb10:	ldrb	r1, [r2]
   1cb14:	asr	lr, r1, #5
   1cb18:	and	r1, r1, #31
   1cb1c:	ldr	ip, [r5, lr, lsl #2]
   1cb20:	orr	r1, ip, r4, lsl r1
   1cb24:	str	r1, [r5, lr, lsl #2]
   1cb28:	add	r3, r3, #2
   1cb2c:	add	r2, r2, #1
   1cb30:	cmp	r3, #512	; 0x200
   1cb34:	bne	1cb00 <ftello64@plt+0xb490>
   1cb38:	mov	r0, #0
   1cb3c:	pop	{r4, r5, r6, r7, r8, pc}
   1cb40:	bl	114d8 <__ctype_b_loc@plt>
   1cb44:	mov	ip, #1
   1cb48:	b	1cb58 <ftello64@plt+0xb4e8>
   1cb4c:	add	r4, r4, #1
   1cb50:	cmp	r4, #256	; 0x100
   1cb54:	beq	1cba0 <ftello64@plt+0xb530>
   1cb58:	ldr	r2, [r0]
   1cb5c:	lsl	r3, r4, #1
   1cb60:	ldrh	r3, [r2, r3]
   1cb64:	tst	r3, #4096	; 0x1000
   1cb68:	beq	1cb4c <ftello64@plt+0xb4dc>
   1cb6c:	add	r3, r4, #31
   1cb70:	cmp	r4, #0
   1cb74:	movge	r3, r4
   1cb78:	asr	r3, r3, #5
   1cb7c:	asr	r2, r4, #31
   1cb80:	lsr	r1, r2, #27
   1cb84:	add	r2, r4, r1
   1cb88:	and	r2, r2, #31
   1cb8c:	sub	r2, r2, r1
   1cb90:	ldr	r1, [r5, r3, lsl #2]
   1cb94:	orr	r2, r1, ip, lsl r2
   1cb98:	str	r2, [r5, r3, lsl #2]
   1cb9c:	b	1cb4c <ftello64@plt+0xb4dc>
   1cba0:	mov	r0, #0
   1cba4:	pop	{r4, r5, r6, r7, r8, pc}
   1cba8:	mov	r0, #12
   1cbac:	pop	{r4, r5, r6, r7, r8, pc}
   1cbb0:	mov	r0, #4
   1cbb4:	pop	{r4, r5, r6, r7, r8, pc}
   1cbb8:	andeq	sl, r2, r4, lsr #5
   1cbbc:	andeq	sl, r2, ip, lsr #5
   1cbc0:	muleq	r2, ip, r2
   1cbc4:			; <UNDEFINED> instruction: 0x0002a2b4
   1cbc8:			; <UNDEFINED> instruction: 0x0002a2bc
   1cbcc:	andeq	sl, r2, r4, asr #5
   1cbd0:	andeq	sl, r2, ip, asr #5
   1cbd4:	ldrdeq	sl, [r2], -r4
   1cbd8:	ldrdeq	sl, [r2], -ip
   1cbdc:	andeq	sl, r2, r4, ror #5
   1cbe0:	andeq	sl, r2, ip, ror #5
   1cbe4:	strdeq	sl, [r2], -r4
   1cbe8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1cbec:	sub	sp, sp, #24
   1cbf0:	mov	r6, r0
   1cbf4:	mov	r9, r1
   1cbf8:	mov	sl, r2
   1cbfc:	mov	r5, r3
   1cc00:	ldrb	r8, [sp, #56]	; 0x38
   1cc04:	mov	r3, #0
   1cc08:	str	r3, [sp, #20]
   1cc0c:	mov	r1, #1
   1cc10:	mov	r0, #32
   1cc14:	bl	26630 <ftello64@plt+0x14fc0>
   1cc18:	subs	r4, r0, #0
   1cc1c:	beq	1cd84 <ftello64@plt+0xb714>
   1cc20:	mov	r1, #1
   1cc24:	mov	r0, #40	; 0x28
   1cc28:	bl	26630 <ftello64@plt+0x14fc0>
   1cc2c:	subs	r7, r0, #0
   1cc30:	beq	1cd98 <ftello64@plt+0xb728>
   1cc34:	ldrb	r2, [r7, #16]
   1cc38:	and	r3, r8, #1
   1cc3c:	bic	r2, r2, #1
   1cc40:	orr	r3, r3, r2
   1cc44:	strb	r3, [r7, #16]
   1cc48:	mov	r3, #0
   1cc4c:	str	r3, [sp, #4]
   1cc50:	str	sl, [sp]
   1cc54:	add	r3, sp, #20
   1cc58:	mov	r2, r7
   1cc5c:	mov	r1, r4
   1cc60:	mov	r0, r9
   1cc64:	bl	1c0b4 <ftello64@plt+0xaa44>
   1cc68:	subs	r9, r0, #0
   1cc6c:	bne	1cdb4 <ftello64@plt+0xb744>
   1cc70:	ldrb	r3, [r5]
   1cc74:	cmp	r3, #0
   1cc78:	movne	r0, #1
   1cc7c:	beq	1cca0 <ftello64@plt+0xb630>
   1cc80:	lsr	r1, r3, #5
   1cc84:	and	r3, r3, #31
   1cc88:	ldr	r2, [r4, r1, lsl #2]
   1cc8c:	orr	r3, r2, r0, lsl r3
   1cc90:	str	r3, [r4, r1, lsl #2]
   1cc94:	ldrb	r3, [r5, #1]!
   1cc98:	cmp	r3, #0
   1cc9c:	bne	1cc80 <ftello64@plt+0xb610>
   1cca0:	cmp	r8, #0
   1cca4:	beq	1ccc4 <ftello64@plt+0xb654>
   1cca8:	sub	r3, r4, #4
   1ccac:	add	r1, r4, #28
   1ccb0:	ldr	r2, [r3, #4]
   1ccb4:	mvn	r2, r2
   1ccb8:	str	r2, [r3, #4]!
   1ccbc:	cmp	r3, r1
   1ccc0:	bne	1ccb0 <ftello64@plt+0xb640>
   1ccc4:	ldr	r3, [r6, #92]	; 0x5c
   1ccc8:	cmp	r3, #1
   1cccc:	ble	1ccf8 <ftello64@plt+0xb688>
   1ccd0:	sub	r3, r4, #4
   1ccd4:	ldr	r1, [r6, #60]	; 0x3c
   1ccd8:	sub	r1, r1, #4
   1ccdc:	add	ip, r4, #28
   1cce0:	ldr	r2, [r3, #4]
   1cce4:	ldr	r0, [r1, #4]!
   1cce8:	and	r2, r2, r0
   1ccec:	str	r2, [r3, #4]!
   1ccf0:	cmp	r3, ip
   1ccf4:	bne	1cce0 <ftello64@plt+0xb670>
   1ccf8:	mov	r1, #0
   1ccfc:	str	r1, [sp, #16]
   1cd00:	str	r4, [sp, #12]
   1cd04:	mov	r3, #3
   1cd08:	strb	r3, [sp, #16]
   1cd0c:	add	r3, sp, #12
   1cd10:	mov	r2, r1
   1cd14:	mov	r0, r6
   1cd18:	bl	1894c <ftello64@plt+0x72dc>
   1cd1c:	subs	r5, r0, #0
   1cd20:	beq	1cde0 <ftello64@plt+0xb770>
   1cd24:	ldr	r3, [r6, #92]	; 0x5c
   1cd28:	cmp	r3, #1
   1cd2c:	ble	1cdd4 <ftello64@plt+0xb764>
   1cd30:	mov	r3, #6
   1cd34:	strb	r3, [sp, #16]
   1cd38:	add	r3, sp, #24
   1cd3c:	str	r7, [r3, #-12]!
   1cd40:	ldrb	r2, [r6, #88]	; 0x58
   1cd44:	orr	r2, r2, #2
   1cd48:	strb	r2, [r6, #88]	; 0x58
   1cd4c:	mov	r2, #0
   1cd50:	mov	r1, r2
   1cd54:	mov	r0, r6
   1cd58:	bl	1894c <ftello64@plt+0x72dc>
   1cd5c:	subs	r2, r0, #0
   1cd60:	beq	1cde0 <ftello64@plt+0xb770>
   1cd64:	mov	r3, #10
   1cd68:	mov	r1, r5
   1cd6c:	mov	r0, r6
   1cd70:	bl	18ac0 <ftello64@plt+0x7450>
   1cd74:	mov	r5, r0
   1cd78:	mov	r0, r5
   1cd7c:	add	sp, sp, #24
   1cd80:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cd84:	mov	r3, #12
   1cd88:	ldr	r2, [sp, #60]	; 0x3c
   1cd8c:	str	r3, [r2]
   1cd90:	mov	r5, #0
   1cd94:	b	1cd78 <ftello64@plt+0xb708>
   1cd98:	mov	r0, r4
   1cd9c:	bl	14f9c <ftello64@plt+0x392c>
   1cda0:	mov	r3, #12
   1cda4:	ldr	r2, [sp, #60]	; 0x3c
   1cda8:	str	r3, [r2]
   1cdac:	mov	r5, #0
   1cdb0:	b	1cd78 <ftello64@plt+0xb708>
   1cdb4:	mov	r0, r4
   1cdb8:	bl	14f9c <ftello64@plt+0x392c>
   1cdbc:	mov	r0, r7
   1cdc0:	bl	1a508 <ftello64@plt+0x8e98>
   1cdc4:	ldr	r3, [sp, #60]	; 0x3c
   1cdc8:	str	r9, [r3]
   1cdcc:	mov	r5, #0
   1cdd0:	b	1cd78 <ftello64@plt+0xb708>
   1cdd4:	mov	r0, r7
   1cdd8:	bl	1a508 <ftello64@plt+0x8e98>
   1cddc:	b	1cd78 <ftello64@plt+0xb708>
   1cde0:	mov	r0, r4
   1cde4:	bl	14f9c <ftello64@plt+0x392c>
   1cde8:	mov	r0, r7
   1cdec:	bl	1a508 <ftello64@plt+0x8e98>
   1cdf0:	mov	r3, #12
   1cdf4:	ldr	r2, [sp, #60]	; 0x3c
   1cdf8:	str	r3, [r2]
   1cdfc:	mov	r5, #0
   1ce00:	b	1cd78 <ftello64@plt+0xb708>
   1ce04:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ce08:	ldr	r9, [r0]
   1ce0c:	add	ip, r9, r1, lsl #3
   1ce10:	ldrb	r8, [ip, #4]
   1ce14:	cmp	r8, #7
   1ce18:	beq	1ce6c <ftello64@plt+0xb7fc>
   1ce1c:	mov	r4, r3
   1ce20:	mov	r5, r2
   1ce24:	mov	r7, r1
   1ce28:	mov	r6, r0
   1ce2c:	mov	r1, r3
   1ce30:	mov	r0, r2
   1ce34:	bl	17bcc <ftello64@plt+0x655c>
   1ce38:	mov	sl, r0
   1ce3c:	cmp	r8, #5
   1ce40:	beq	1cf84 <ftello64@plt+0xb914>
   1ce44:	cmp	r8, #6
   1ce48:	movne	r8, #0
   1ce4c:	moveq	r8, #1
   1ce50:	cmp	r0, #1
   1ce54:	movle	r8, #0
   1ce58:	cmp	r8, #0
   1ce5c:	moveq	sl, #0
   1ce60:	bne	1cfcc <ftello64@plt+0xb95c>
   1ce64:	mov	r0, sl
   1ce68:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ce6c:	ldr	r0, [r2, #4]
   1ce70:	ldrb	r1, [r0, r3]
   1ce74:	cmp	r1, #193	; 0xc1
   1ce78:	movls	sl, #0
   1ce7c:	bls	1ce64 <ftello64@plt+0xb7f4>
   1ce80:	ldr	ip, [r2, #48]	; 0x30
   1ce84:	add	r2, r3, #2
   1ce88:	cmp	r2, ip
   1ce8c:	movgt	sl, #0
   1ce90:	bgt	1ce64 <ftello64@plt+0xb7f4>
   1ce94:	add	lr, r3, #1
   1ce98:	add	r2, r0, lr
   1ce9c:	ldrb	lr, [r0, lr]
   1cea0:	cmp	r1, #223	; 0xdf
   1cea4:	bhi	1cebc <ftello64@plt+0xb84c>
   1cea8:	eor	lr, lr, #128	; 0x80
   1ceac:	cmp	lr, #63	; 0x3f
   1ceb0:	movls	sl, #2
   1ceb4:	movhi	sl, #0
   1ceb8:	b	1ce64 <ftello64@plt+0xb7f4>
   1cebc:	cmp	r1, #239	; 0xef
   1cec0:	bhi	1cf20 <ftello64@plt+0xb8b0>
   1cec4:	cmp	lr, #159	; 0x9f
   1cec8:	cmpls	r1, #224	; 0xe0
   1cecc:	movne	sl, #3
   1ced0:	beq	1d104 <ftello64@plt+0xba94>
   1ced4:	add	r1, sl, r3
   1ced8:	cmp	ip, r1
   1cedc:	blt	1d114 <ftello64@plt+0xbaa4>
   1cee0:	add	r3, r0, r3
   1cee4:	ldrb	r3, [r3, #1]
   1cee8:	eor	r3, r3, #128	; 0x80
   1ceec:	cmp	r3, #63	; 0x3f
   1cef0:	bhi	1d10c <ftello64@plt+0xba9c>
   1cef4:	mov	r1, r2
   1cef8:	mov	r2, #1
   1cefc:	add	r2, r2, #1
   1cf00:	cmp	sl, r2
   1cf04:	ble	1ce64 <ftello64@plt+0xb7f4>
   1cf08:	ldrb	r3, [r1, #1]!
   1cf0c:	eor	r3, r3, #128	; 0x80
   1cf10:	cmp	r3, #63	; 0x3f
   1cf14:	bls	1cefc <ftello64@plt+0xb88c>
   1cf18:	mov	sl, #0
   1cf1c:	b	1ce64 <ftello64@plt+0xb7f4>
   1cf20:	cmp	r1, #247	; 0xf7
   1cf24:	bhi	1cf40 <ftello64@plt+0xb8d0>
   1cf28:	cmp	lr, #143	; 0x8f
   1cf2c:	cmpls	r1, #240	; 0xf0
   1cf30:	movne	sl, #4
   1cf34:	bne	1ced4 <ftello64@plt+0xb864>
   1cf38:	mov	sl, #0
   1cf3c:	b	1ce64 <ftello64@plt+0xb7f4>
   1cf40:	cmp	r1, #251	; 0xfb
   1cf44:	bhi	1cf60 <ftello64@plt+0xb8f0>
   1cf48:	cmp	lr, #135	; 0x87
   1cf4c:	cmpls	r1, #248	; 0xf8
   1cf50:	movne	sl, #5
   1cf54:	bne	1ced4 <ftello64@plt+0xb864>
   1cf58:	mov	sl, #0
   1cf5c:	b	1ce64 <ftello64@plt+0xb7f4>
   1cf60:	cmp	r1, #253	; 0xfd
   1cf64:	movhi	sl, #0
   1cf68:	bhi	1ce64 <ftello64@plt+0xb7f4>
   1cf6c:	cmp	lr, #131	; 0x83
   1cf70:	cmpls	r1, #252	; 0xfc
   1cf74:	movne	sl, #6
   1cf78:	bne	1ced4 <ftello64@plt+0xb864>
   1cf7c:	mov	sl, #0
   1cf80:	b	1ce64 <ftello64@plt+0xb7f4>
   1cf84:	cmp	r0, #1
   1cf88:	movle	sl, #0
   1cf8c:	ble	1ce64 <ftello64@plt+0xb7f4>
   1cf90:	ldr	r3, [r6, #128]	; 0x80
   1cf94:	tst	r3, #64	; 0x40
   1cf98:	bne	1cfb0 <ftello64@plt+0xb940>
   1cf9c:	ldr	r2, [r5, #4]
   1cfa0:	ldrb	r2, [r2, r4]
   1cfa4:	cmp	r2, #10
   1cfa8:	moveq	sl, #0
   1cfac:	beq	1ce64 <ftello64@plt+0xb7f4>
   1cfb0:	tst	r3, #128	; 0x80
   1cfb4:	beq	1ce64 <ftello64@plt+0xb7f4>
   1cfb8:	ldr	r3, [r5, #4]
   1cfbc:	ldrb	r3, [r3, r4]
   1cfc0:	cmp	r3, #0
   1cfc4:	moveq	sl, #0
   1cfc8:	b	1ce64 <ftello64@plt+0xb7f4>
   1cfcc:	ldr	r6, [r9, r7, lsl #3]
   1cfd0:	ldr	r3, [r6, #32]
   1cfd4:	cmp	r3, #0
   1cfd8:	bne	1d018 <ftello64@plt+0xb9a8>
   1cfdc:	ldr	r3, [r6, #36]	; 0x24
   1cfe0:	cmp	r3, #0
   1cfe4:	bne	1d018 <ftello64@plt+0xb9a8>
   1cfe8:	ldr	r3, [r6, #20]
   1cfec:	cmp	r3, #0
   1cff0:	moveq	r4, #0
   1cff4:	beq	1d0bc <ftello64@plt+0xba4c>
   1cff8:	mov	r1, r4
   1cffc:	mov	r0, r5
   1d000:	bl	17c40 <ftello64@plt+0x65d0>
   1d004:	mov	r4, r0
   1d008:	ldr	r0, [r6, #20]
   1d00c:	cmp	r0, #0
   1d010:	bgt	1d034 <ftello64@plt+0xb9c4>
   1d014:	b	1d0bc <ftello64@plt+0xba4c>
   1d018:	mov	r1, r4
   1d01c:	mov	r0, r5
   1d020:	bl	17c40 <ftello64@plt+0x65d0>
   1d024:	mov	r4, r0
   1d028:	ldr	r0, [r6, #20]
   1d02c:	cmp	r0, #0
   1d030:	ble	1d084 <ftello64@plt+0xba14>
   1d034:	ldr	r2, [r6]
   1d038:	ldr	r3, [r2]
   1d03c:	cmp	r4, r3
   1d040:	beq	1d060 <ftello64@plt+0xb9f0>
   1d044:	mov	r3, #0
   1d048:	add	r3, r3, #1
   1d04c:	cmp	r0, r3
   1d050:	beq	1d084 <ftello64@plt+0xba14>
   1d054:	ldr	r1, [r2, #4]!
   1d058:	cmp	r4, r1
   1d05c:	bne	1d048 <ftello64@plt+0xb9d8>
   1d060:	ldrb	r3, [r6, #16]
   1d064:	tst	r3, #1
   1d068:	beq	1ce64 <ftello64@plt+0xb7f4>
   1d06c:	cmp	sl, #0
   1d070:	movgt	sl, #0
   1d074:	bgt	1ce64 <ftello64@plt+0xb7f4>
   1d078:	cmp	sl, #1
   1d07c:	movlt	sl, #1
   1d080:	b	1ce64 <ftello64@plt+0xb7f4>
   1d084:	ldr	r3, [r6, #36]	; 0x24
   1d088:	cmp	r3, #0
   1d08c:	ble	1d0bc <ftello64@plt+0xba4c>
   1d090:	mov	r5, #0
   1d094:	ldr	r3, [r6, #12]
   1d098:	ldr	r1, [r3, r5, lsl #2]
   1d09c:	mov	r0, r4
   1d0a0:	bl	112c8 <iswctype@plt>
   1d0a4:	cmp	r0, #0
   1d0a8:	bne	1d060 <ftello64@plt+0xb9f0>
   1d0ac:	add	r5, r5, #1
   1d0b0:	ldr	r3, [r6, #36]	; 0x24
   1d0b4:	cmp	r3, r5
   1d0b8:	bgt	1d094 <ftello64@plt+0xba24>
   1d0bc:	ldr	r0, [r6, #32]
   1d0c0:	cmp	r0, #0
   1d0c4:	ble	1d11c <ftello64@plt+0xbaac>
   1d0c8:	ldr	r2, [r6, #4]
   1d0cc:	sub	r2, r2, #4
   1d0d0:	mov	r3, #0
   1d0d4:	b	1d0e4 <ftello64@plt+0xba74>
   1d0d8:	add	r3, r3, #1
   1d0dc:	cmp	r0, r3
   1d0e0:	beq	1d11c <ftello64@plt+0xbaac>
   1d0e4:	ldr	r1, [r2, #4]!
   1d0e8:	cmp	r4, r1
   1d0ec:	bcc	1d0d8 <ftello64@plt+0xba68>
   1d0f0:	ldr	r1, [r6, #8]
   1d0f4:	ldr	r1, [r1, r3, lsl #2]
   1d0f8:	cmp	r4, r1
   1d0fc:	bhi	1d0d8 <ftello64@plt+0xba68>
   1d100:	b	1d060 <ftello64@plt+0xb9f0>
   1d104:	mov	sl, #0
   1d108:	b	1ce64 <ftello64@plt+0xb7f4>
   1d10c:	mov	sl, #0
   1d110:	b	1ce64 <ftello64@plt+0xb7f4>
   1d114:	mov	sl, #0
   1d118:	b	1ce64 <ftello64@plt+0xb7f4>
   1d11c:	ldrb	r3, [r6, #16]
   1d120:	tst	r3, #1
   1d124:	bne	1d078 <ftello64@plt+0xba08>
   1d128:	mov	sl, #0
   1d12c:	b	1ce64 <ftello64@plt+0xb7f4>
   1d130:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d134:	sub	sp, sp, #28
   1d138:	str	r3, [sp, #4]
   1d13c:	add	r3, r1, r1, lsl #1
   1d140:	ldr	r6, [r0, #28]
   1d144:	add	r6, r6, r3, lsl #2
   1d148:	mov	r3, #0
   1d14c:	str	r3, [sp, #12]
   1d150:	str	r3, [sp, #16]
   1d154:	str	r3, [sp, #20]
   1d158:	ldr	r3, [r6, #4]
   1d15c:	cmp	r3, #0
   1d160:	ble	1d1dc <ftello64@plt+0xbb6c>
   1d164:	mov	r7, r0
   1d168:	mov	r8, r1
   1d16c:	mov	fp, r2
   1d170:	mov	r5, #0
   1d174:	b	1d248 <ftello64@plt+0xbbd8>
   1d178:	ldr	r0, [sp, #20]
   1d17c:	bl	14f9c <ftello64@plt+0x392c>
   1d180:	b	1d1e8 <ftello64@plt+0xbb78>
   1d184:	cmp	r3, #0
   1d188:	ble	1d1dc <ftello64@plt+0xbb6c>
   1d18c:	mov	r4, #0
   1d190:	b	1d1a4 <ftello64@plt+0xbb34>
   1d194:	add	r4, r4, #1
   1d198:	ldr	r3, [r6, #4]
   1d19c:	cmp	r3, r4
   1d1a0:	ble	1d1dc <ftello64@plt+0xbb6c>
   1d1a4:	ldr	r3, [r6, #8]
   1d1a8:	ldr	r5, [r3, r4, lsl #2]
   1d1ac:	mov	r1, r5
   1d1b0:	add	r0, sp, #12
   1d1b4:	bl	17d24 <ftello64@plt+0x66b4>
   1d1b8:	cmp	r0, #0
   1d1bc:	bne	1d194 <ftello64@plt+0xbb24>
   1d1c0:	mov	r1, r5
   1d1c4:	mov	r0, fp
   1d1c8:	bl	17d24 <ftello64@plt+0x66b4>
   1d1cc:	sub	r1, r0, #1
   1d1d0:	mov	r0, fp
   1d1d4:	bl	17dbc <ftello64@plt+0x674c>
   1d1d8:	b	1d194 <ftello64@plt+0xbb24>
   1d1dc:	ldr	r0, [sp, #20]
   1d1e0:	bl	14f9c <ftello64@plt+0x392c>
   1d1e4:	mov	r4, #0
   1d1e8:	mov	r0, r4
   1d1ec:	add	sp, sp, #28
   1d1f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d1f4:	mov	r1, r9
   1d1f8:	mov	r0, r6
   1d1fc:	bl	17d24 <ftello64@plt+0x66b4>
   1d200:	cmp	r0, #0
   1d204:	bne	1d238 <ftello64@plt+0xbbc8>
   1d208:	mov	r1, r9
   1d20c:	mov	r0, fp
   1d210:	bl	17d24 <ftello64@plt+0x66b4>
   1d214:	cmp	r0, #0
   1d218:	beq	1d238 <ftello64@plt+0xbbc8>
   1d21c:	ldr	r2, [r7, #28]
   1d220:	add	r2, r2, r4
   1d224:	ldr	r1, [sp, #4]
   1d228:	add	r0, sp, #12
   1d22c:	bl	18fa0 <ftello64@plt+0x7930>
   1d230:	subs	r4, r0, #0
   1d234:	bne	1d178 <ftello64@plt+0xbb08>
   1d238:	add	r5, r5, #1
   1d23c:	ldr	r3, [r6, #4]
   1d240:	cmp	r3, r5
   1d244:	ble	1d184 <ftello64@plt+0xbb14>
   1d248:	ldr	r3, [r6, #8]
   1d24c:	ldr	r4, [r3, r5, lsl #2]
   1d250:	cmp	r8, r4
   1d254:	beq	1d238 <ftello64@plt+0xbbc8>
   1d258:	ldr	r3, [r7]
   1d25c:	add	r3, r3, r4, lsl #3
   1d260:	ldrb	r3, [r3, #4]
   1d264:	tst	r3, #8
   1d268:	beq	1d238 <ftello64@plt+0xbbc8>
   1d26c:	add	r4, r4, r4, lsl #1
   1d270:	lsl	r4, r4, #2
   1d274:	ldr	r3, [r7, #20]
   1d278:	add	r3, r3, r4
   1d27c:	ldr	r2, [r3, #8]
   1d280:	ldr	r9, [r2]
   1d284:	ldr	r3, [r3, #4]
   1d288:	cmp	r3, #1
   1d28c:	ble	1d1f4 <ftello64@plt+0xbb84>
   1d290:	ldr	sl, [r2, #4]
   1d294:	mov	r1, r9
   1d298:	mov	r0, r6
   1d29c:	bl	17d24 <ftello64@plt+0x66b4>
   1d2a0:	cmp	r0, #0
   1d2a4:	bne	1d2bc <ftello64@plt+0xbc4c>
   1d2a8:	mov	r1, r9
   1d2ac:	mov	r0, fp
   1d2b0:	bl	17d24 <ftello64@plt+0x66b4>
   1d2b4:	cmp	r0, #0
   1d2b8:	bne	1d21c <ftello64@plt+0xbbac>
   1d2bc:	cmp	sl, #0
   1d2c0:	ble	1d238 <ftello64@plt+0xbbc8>
   1d2c4:	mov	r1, sl
   1d2c8:	mov	r0, r6
   1d2cc:	bl	17d24 <ftello64@plt+0x66b4>
   1d2d0:	cmp	r0, #0
   1d2d4:	bne	1d238 <ftello64@plt+0xbbc8>
   1d2d8:	mov	r1, sl
   1d2dc:	mov	r0, fp
   1d2e0:	bl	17d24 <ftello64@plt+0x66b4>
   1d2e4:	cmp	r0, #0
   1d2e8:	beq	1d238 <ftello64@plt+0xbbc8>
   1d2ec:	b	1d21c <ftello64@plt+0xbbac>
   1d2f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d2f4:	sub	sp, sp, #36	; 0x24
   1d2f8:	mov	r4, r0
   1d2fc:	mov	r6, r1
   1d300:	mov	r7, r2
   1d304:	ldr	r5, [r0, #24]
   1d308:	cmp	r5, r1
   1d30c:	suble	r5, r1, r5
   1d310:	ble	1d374 <ftello64@plt+0xbd04>
   1d314:	ldr	r3, [r0, #80]	; 0x50
   1d318:	cmp	r3, #1
   1d31c:	movgt	r3, #0
   1d320:	strgt	r3, [r0, #16]
   1d324:	strgt	r3, [r0, #20]
   1d328:	ldr	r3, [r0, #44]	; 0x2c
   1d32c:	str	r3, [r0, #48]	; 0x30
   1d330:	ldr	r3, [r0, #52]	; 0x34
   1d334:	str	r3, [r0, #56]	; 0x38
   1d338:	mov	r3, #0
   1d33c:	str	r3, [r0, #28]
   1d340:	str	r3, [r0, #24]
   1d344:	str	r3, [r0, #32]
   1d348:	strb	r3, [r0, #76]	; 0x4c
   1d34c:	and	r3, r2, #1
   1d350:	cmp	r3, #0
   1d354:	movne	r3, #4
   1d358:	moveq	r3, #6
   1d35c:	str	r3, [r0, #60]	; 0x3c
   1d360:	ldrb	r3, [r0, #75]	; 0x4b
   1d364:	cmp	r3, #0
   1d368:	ldreq	r3, [r0]
   1d36c:	streq	r3, [r0, #4]
   1d370:	mov	r5, r1
   1d374:	cmp	r5, #0
   1d378:	beq	1d404 <ftello64@plt+0xbd94>
   1d37c:	ldr	r3, [r4, #32]
   1d380:	cmp	r5, r3
   1d384:	bge	1d654 <ftello64@plt+0xbfe4>
   1d388:	ldrb	r3, [r4, #76]	; 0x4c
   1d38c:	cmp	r3, #0
   1d390:	bne	1d44c <ftello64@plt+0xbddc>
   1d394:	mov	r2, r7
   1d398:	sub	r1, r5, #1
   1d39c:	mov	r0, r4
   1d3a0:	bl	1b9d0 <ftello64@plt+0xa360>
   1d3a4:	str	r0, [r4, #60]	; 0x3c
   1d3a8:	ldr	r3, [r4, #80]	; 0x50
   1d3ac:	cmp	r3, #1
   1d3b0:	ble	1d3cc <ftello64@plt+0xbd5c>
   1d3b4:	ldr	r0, [r4, #8]
   1d3b8:	ldr	r2, [r4, #28]
   1d3bc:	sub	r2, r2, r5
   1d3c0:	lsl	r2, r2, #2
   1d3c4:	add	r1, r0, r5, lsl #2
   1d3c8:	bl	11310 <memmove@plt>
   1d3cc:	ldrb	r3, [r4, #75]	; 0x4b
   1d3d0:	cmp	r3, #0
   1d3d4:	bne	1d63c <ftello64@plt+0xbfcc>
   1d3d8:	ldr	r3, [r4, #28]
   1d3dc:	sub	r3, r3, r5
   1d3e0:	str	r3, [r4, #28]
   1d3e4:	ldr	r3, [r4, #32]
   1d3e8:	sub	r3, r3, r5
   1d3ec:	str	r3, [r4, #32]
   1d3f0:	ldrb	r3, [r4, #75]	; 0x4b
   1d3f4:	cmp	r3, #0
   1d3f8:	ldreq	r3, [r4, #4]
   1d3fc:	addeq	r3, r3, r5
   1d400:	streq	r3, [r4, #4]
   1d404:	str	r6, [r4, #24]
   1d408:	ldr	r3, [r4, #48]	; 0x30
   1d40c:	sub	r3, r3, r5
   1d410:	str	r3, [r4, #48]	; 0x30
   1d414:	ldr	r2, [r4, #56]	; 0x38
   1d418:	sub	r5, r2, r5
   1d41c:	str	r5, [r4, #56]	; 0x38
   1d420:	ldr	r2, [r4, #80]	; 0x50
   1d424:	cmp	r2, #1
   1d428:	ble	1d9b8 <ftello64@plt+0xc348>
   1d42c:	ldrb	r3, [r4, #72]	; 0x48
   1d430:	cmp	r3, #0
   1d434:	beq	1d9a0 <ftello64@plt+0xc330>
   1d438:	mov	r0, r4
   1d43c:	bl	19368 <ftello64@plt+0x7cf8>
   1d440:	cmp	r0, #0
   1d444:	beq	1d9a8 <ftello64@plt+0xc338>
   1d448:	b	1d9b0 <ftello64@plt+0xc340>
   1d44c:	ldr	sl, [r4, #28]
   1d450:	ldr	r9, [r4, #12]
   1d454:	mov	r2, sl
   1d458:	mov	r1, #0
   1d45c:	b	1d46c <ftello64@plt+0xbdfc>
   1d460:	mov	r2, r8
   1d464:	cmp	r1, r2
   1d468:	bge	1d490 <ftello64@plt+0xbe20>
   1d46c:	add	r3, r1, r2
   1d470:	add	r3, r3, r3, lsr #31
   1d474:	asr	r8, r3, #1
   1d478:	ldr	r3, [r9, r8, lsl #2]
   1d47c:	cmp	r5, r3
   1d480:	blt	1d460 <ftello64@plt+0xbdf0>
   1d484:	ble	1d498 <ftello64@plt+0xbe28>
   1d488:	add	r1, r8, #1
   1d48c:	b	1d464 <ftello64@plt+0xbdf4>
   1d490:	cmp	r5, r3
   1d494:	addgt	r8, r8, #1
   1d498:	mov	r2, r7
   1d49c:	sub	r1, r8, #1
   1d4a0:	mov	r0, r4
   1d4a4:	bl	1b9d0 <ftello64@plt+0xa360>
   1d4a8:	str	r0, [r4, #60]	; 0x3c
   1d4ac:	cmp	r5, sl
   1d4b0:	movge	r3, #0
   1d4b4:	movlt	r3, #1
   1d4b8:	cmp	r5, r8
   1d4bc:	movne	r3, #0
   1d4c0:	cmp	r3, #0
   1d4c4:	bne	1d5a4 <ftello64@plt+0xbf34>
   1d4c8:	ldr	r3, [r4, #44]	; 0x2c
   1d4cc:	sub	r3, r3, r6
   1d4d0:	add	r3, r3, r5
   1d4d4:	str	r3, [r4, #48]	; 0x30
   1d4d8:	ldr	r3, [r4, #52]	; 0x34
   1d4dc:	sub	r3, r3, r6
   1d4e0:	add	r3, r3, r5
   1d4e4:	str	r3, [r4, #56]	; 0x38
   1d4e8:	mov	r3, #0
   1d4ec:	strb	r3, [r4, #76]	; 0x4c
   1d4f0:	cmp	r8, r3
   1d4f4:	ble	1d520 <ftello64@plt+0xbeb0>
   1d4f8:	sub	r2, r8, #-1073741823	; 0xc0000001
   1d4fc:	add	r3, r9, r2, lsl #2
   1d500:	ldr	r2, [r9, r2, lsl #2]
   1d504:	cmp	r5, r2
   1d508:	bne	1d520 <ftello64@plt+0xbeb0>
   1d50c:	subs	r8, r8, #1
   1d510:	beq	1d520 <ftello64@plt+0xbeb0>
   1d514:	ldr	r2, [r3, #-4]!
   1d518:	cmp	r5, r2
   1d51c:	beq	1d50c <ftello64@plt+0xbe9c>
   1d520:	cmp	sl, r8
   1d524:	ble	1d628 <ftello64@plt+0xbfb8>
   1d528:	ldr	r2, [r4, #8]
   1d52c:	add	r3, r2, r8, lsl #2
   1d530:	ldr	r2, [r2, r8, lsl #2]
   1d534:	cmn	r2, #1
   1d538:	bne	1d554 <ftello64@plt+0xbee4>
   1d53c:	add	r8, r8, #1
   1d540:	cmp	sl, r8
   1d544:	beq	1d630 <ftello64@plt+0xbfc0>
   1d548:	ldr	r2, [r3, #4]!
   1d54c:	cmn	r2, #1
   1d550:	beq	1d53c <ftello64@plt+0xbecc>
   1d554:	ldr	r2, [r9, r8, lsl #2]
   1d558:	sub	r2, r2, r5
   1d55c:	str	r2, [r4, #28]
   1d560:	cmp	r2, #0
   1d564:	beq	1d598 <ftello64@plt+0xbf28>
   1d568:	ble	1d58c <ftello64@plt+0xbf1c>
   1d56c:	mov	r3, #0
   1d570:	mvn	r1, #0
   1d574:	ldr	r2, [r4, #8]
   1d578:	str	r1, [r2, r3, lsl #2]
   1d57c:	add	r3, r3, #1
   1d580:	ldr	r2, [r4, #28]
   1d584:	cmp	r2, r3
   1d588:	bgt	1d574 <ftello64@plt+0xbf04>
   1d58c:	mov	r1, #255	; 0xff
   1d590:	ldr	r0, [r4, #4]
   1d594:	bl	11550 <memset@plt>
   1d598:	ldr	r3, [r4, #28]
   1d59c:	str	r3, [r4, #32]
   1d5a0:	b	1d3f0 <ftello64@plt+0xbd80>
   1d5a4:	ldr	r3, [r9, r8, lsl #2]
   1d5a8:	cmp	r5, r3
   1d5ac:	bne	1d4c8 <ftello64@plt+0xbe58>
   1d5b0:	ldr	r0, [r4, #8]
   1d5b4:	lsl	r7, r5, #2
   1d5b8:	sub	r2, sl, r5
   1d5bc:	lsl	r2, r2, #2
   1d5c0:	add	r1, r0, r7
   1d5c4:	bl	11310 <memmove@plt>
   1d5c8:	ldr	r0, [r4, #4]
   1d5cc:	ldr	r2, [r4, #28]
   1d5d0:	sub	r2, r2, r5
   1d5d4:	add	r1, r0, r5
   1d5d8:	bl	11310 <memmove@plt>
   1d5dc:	ldr	r3, [r4, #28]
   1d5e0:	sub	r3, r3, r5
   1d5e4:	str	r3, [r4, #28]
   1d5e8:	ldr	r2, [r4, #32]
   1d5ec:	sub	r2, r2, r5
   1d5f0:	str	r2, [r4, #32]
   1d5f4:	cmp	r3, #0
   1d5f8:	ble	1d3f0 <ftello64@plt+0xbd80>
   1d5fc:	mov	r3, #0
   1d600:	ldr	r1, [r4, #12]
   1d604:	ldr	r2, [r1, r7]
   1d608:	sub	r2, r2, r5
   1d60c:	str	r2, [r1, r3, lsl #2]
   1d610:	add	r3, r3, #1
   1d614:	add	r7, r7, #4
   1d618:	ldr	r2, [r4, #28]
   1d61c:	cmp	r2, r3
   1d620:	bgt	1d600 <ftello64@plt+0xbf90>
   1d624:	b	1d3f0 <ftello64@plt+0xbd80>
   1d628:	cmp	sl, r8
   1d62c:	bne	1d554 <ftello64@plt+0xbee4>
   1d630:	mov	r3, #0
   1d634:	str	r3, [r4, #28]
   1d638:	b	1d598 <ftello64@plt+0xbf28>
   1d63c:	ldr	r0, [r4, #4]
   1d640:	ldr	r2, [r4, #28]
   1d644:	sub	r2, r2, r5
   1d648:	add	r1, r0, r5
   1d64c:	bl	11310 <memmove@plt>
   1d650:	b	1d3d8 <ftello64@plt+0xbd68>
   1d654:	ldr	fp, [r4, #28]
   1d658:	ldrb	r3, [r4, #76]	; 0x4c
   1d65c:	cmp	r3, #0
   1d660:	bne	1d768 <ftello64@plt+0xc0f8>
   1d664:	mov	r3, #0
   1d668:	str	r3, [r4, #28]
   1d66c:	ldr	r3, [r4, #80]	; 0x50
   1d670:	cmp	r3, #1
   1d674:	ble	1d930 <ftello64@plt+0xc2c0>
   1d678:	ldrb	r2, [r4, #73]	; 0x49
   1d67c:	cmp	r2, #0
   1d680:	beq	1d744 <ftello64@plt+0xc0d4>
   1d684:	ldr	r0, [r4]
   1d688:	ldr	r8, [r4, #24]
   1d68c:	add	r8, r0, r8
   1d690:	sub	r3, r5, r3
   1d694:	add	r3, r8, r3
   1d698:	cmp	r0, r3
   1d69c:	movcc	r0, r3
   1d6a0:	mov	r9, r5
   1d6a4:	sub	r3, r5, #1
   1d6a8:	add	r1, r8, r3
   1d6ac:	cmp	r1, r0
   1d6b0:	bcc	1d744 <ftello64@plt+0xc0d4>
   1d6b4:	ldrb	r3, [r8, r3]
   1d6b8:	and	r3, r3, #192	; 0xc0
   1d6bc:	cmp	r3, #128	; 0x80
   1d6c0:	subeq	r3, r1, #1
   1d6c4:	subeq	r0, r0, #1
   1d6c8:	bne	1d6ec <ftello64@plt+0xc07c>
   1d6cc:	mov	r1, r3
   1d6d0:	cmp	r3, r0
   1d6d4:	beq	1d744 <ftello64@plt+0xc0d4>
   1d6d8:	sub	r3, r3, #1
   1d6dc:	ldrb	r2, [r1]
   1d6e0:	and	r2, r2, #192	; 0xc0
   1d6e4:	cmp	r2, #128	; 0x80
   1d6e8:	beq	1d6cc <ftello64@plt+0xc05c>
   1d6ec:	mov	sl, r1
   1d6f0:	ldr	r2, [r4, #48]	; 0x30
   1d6f4:	add	r2, r8, r2
   1d6f8:	sub	r2, r2, r1
   1d6fc:	ldr	r3, [r4, #64]	; 0x40
   1d700:	cmp	r3, #0
   1d704:	bne	1d794 <ftello64@plt+0xc124>
   1d708:	mov	r3, #0
   1d70c:	str	r3, [sp, #24]
   1d710:	str	r3, [sp, #28]
   1d714:	add	r3, sp, #24
   1d718:	add	r0, sp, #12
   1d71c:	bl	26b30 <ftello64@plt+0x154c0>
   1d720:	add	r8, r8, r9
   1d724:	sub	sl, r8, sl
   1d728:	cmp	r0, sl
   1d72c:	movcc	r3, #0
   1d730:	movcs	r3, #1
   1d734:	cmn	r0, #3
   1d738:	movhi	r3, #0
   1d73c:	cmp	r3, #0
   1d740:	bne	1d7d8 <ftello64@plt+0xc168>
   1d744:	ldr	ip, [r4, #24]
   1d748:	ldr	r3, [r4, #32]
   1d74c:	add	ip, ip, r3
   1d750:	cmp	r6, ip
   1d754:	ble	1d9f8 <ftello64@plt+0xc388>
   1d758:	add	sl, sp, #24
   1d75c:	add	r9, r4, #16
   1d760:	str	r5, [sp, #4]
   1d764:	b	1d808 <ftello64@plt+0xc198>
   1d768:	ldr	r3, [r4, #44]	; 0x2c
   1d76c:	sub	r3, r3, r6
   1d770:	add	r3, r3, r5
   1d774:	str	r3, [r4, #48]	; 0x30
   1d778:	ldr	r3, [r4, #52]	; 0x34
   1d77c:	sub	r3, r3, r6
   1d780:	add	r3, r3, r5
   1d784:	str	r3, [r4, #56]	; 0x38
   1d788:	mov	r3, #0
   1d78c:	strb	r3, [r4, #76]	; 0x4c
   1d790:	b	1d664 <ftello64@plt+0xbff4>
   1d794:	cmp	r2, #6
   1d798:	movlt	ip, r2
   1d79c:	movge	ip, #6
   1d7a0:	cmp	ip, #1
   1d7a4:	addmi	r1, sp, #16
   1d7a8:	bmi	1d708 <ftello64@plt+0xc098>
   1d7ac:	add	r0, r1, ip
   1d7b0:	add	lr, sp, #32
   1d7b4:	add	ip, lr, ip
   1d7b8:	sub	ip, ip, #17
   1d7bc:	ldrb	lr, [r0, #-1]!
   1d7c0:	ldrb	lr, [r3, lr]
   1d7c4:	strb	lr, [ip], #-1
   1d7c8:	cmp	r0, r1
   1d7cc:	bne	1d7bc <ftello64@plt+0xc14c>
   1d7d0:	add	r1, sp, #16
   1d7d4:	b	1d708 <ftello64@plt+0xc098>
   1d7d8:	mov	r3, #0
   1d7dc:	str	r3, [r4, #16]
   1d7e0:	str	r3, [r4, #20]
   1d7e4:	sub	sl, r0, sl
   1d7e8:	str	sl, [r4, #28]
   1d7ec:	ldr	r8, [sp, #12]
   1d7f0:	cmn	r8, #1
   1d7f4:	bne	1d880 <ftello64@plt+0xc210>
   1d7f8:	b	1d744 <ftello64@plt+0xc0d4>
   1d7fc:	add	ip, r8, r0
   1d800:	cmp	r6, ip
   1d804:	ble	1d868 <ftello64@plt+0xc1f8>
   1d808:	ldr	r5, [r4, #44]	; 0x2c
   1d80c:	sub	r5, r5, ip
   1d810:	ldm	r9, {r0, r1}
   1d814:	stm	sl, {r0, r1}
   1d818:	mov	r8, ip
   1d81c:	ldr	r1, [r4]
   1d820:	mov	r3, r9
   1d824:	mov	r2, r5
   1d828:	add	r1, r1, ip
   1d82c:	add	r0, sp, #16
   1d830:	bl	26b30 <ftello64@plt+0x154c0>
   1d834:	sub	r3, r0, #1
   1d838:	cmn	r3, #4
   1d83c:	ldrls	r3, [sp, #16]
   1d840:	bls	1d7fc <ftello64@plt+0xc18c>
   1d844:	cmp	r5, #0
   1d848:	cmpne	r0, #0
   1d84c:	ldrne	r3, [r4]
   1d850:	ldrbne	r3, [r3, r8]
   1d854:	moveq	r3, #0
   1d858:	ldm	sl, {r0, r1}
   1d85c:	stm	r9, {r0, r1}
   1d860:	mov	r0, #1
   1d864:	b	1d7fc <ftello64@plt+0xc18c>
   1d868:	ldr	r5, [sp, #4]
   1d86c:	mov	r8, r3
   1d870:	sub	ip, ip, r6
   1d874:	str	ip, [r4, #28]
   1d878:	cmn	r3, #1
   1d87c:	beq	1da00 <ftello64@plt+0xc390>
   1d880:	ldrb	r3, [r4, #78]	; 0x4e
   1d884:	cmp	r3, #0
   1d888:	bne	1d8b4 <ftello64@plt+0xc244>
   1d88c:	cmp	r8, #10
   1d890:	movne	r3, #0
   1d894:	beq	1d8dc <ftello64@plt+0xc26c>
   1d898:	str	r3, [r4, #60]	; 0x3c
   1d89c:	ldr	r2, [r4, #28]
   1d8a0:	cmp	r2, #0
   1d8a4:	bne	1d8f0 <ftello64@plt+0xc280>
   1d8a8:	ldr	r3, [r4, #28]
   1d8ac:	str	r3, [r4, #32]
   1d8b0:	b	1d3f0 <ftello64@plt+0xbd80>
   1d8b4:	mov	r0, r8
   1d8b8:	bl	11520 <iswalnum@plt>
   1d8bc:	clz	r0, r0
   1d8c0:	lsr	r0, r0, #5
   1d8c4:	cmp	r8, #95	; 0x5f
   1d8c8:	moveq	r0, #0
   1d8cc:	cmp	r0, #0
   1d8d0:	moveq	r3, #1
   1d8d4:	bne	1d88c <ftello64@plt+0xc21c>
   1d8d8:	b	1d898 <ftello64@plt+0xc228>
   1d8dc:	ldrb	r3, [r4, #77]	; 0x4d
   1d8e0:	cmp	r3, #0
   1d8e4:	movne	r3, #2
   1d8e8:	moveq	r3, #0
   1d8ec:	b	1d898 <ftello64@plt+0xc228>
   1d8f0:	ble	1d914 <ftello64@plt+0xc2a4>
   1d8f4:	mov	r3, #0
   1d8f8:	mvn	r1, #0
   1d8fc:	ldr	r2, [r4, #8]
   1d900:	str	r1, [r2, r3, lsl #2]
   1d904:	add	r3, r3, #1
   1d908:	ldr	r2, [r4, #28]
   1d90c:	cmp	r2, r3
   1d910:	bgt	1d8fc <ftello64@plt+0xc28c>
   1d914:	ldrb	r3, [r4, #75]	; 0x4b
   1d918:	cmp	r3, #0
   1d91c:	beq	1d8a8 <ftello64@plt+0xc238>
   1d920:	mov	r1, #255	; 0xff
   1d924:	ldr	r0, [r4, #4]
   1d928:	bl	11550 <memset@plt>
   1d92c:	b	1d8a8 <ftello64@plt+0xc238>
   1d930:	ldr	r3, [r4]
   1d934:	ldr	r2, [r4, #24]
   1d938:	add	r3, r3, r5
   1d93c:	add	r3, r3, r2
   1d940:	ldrb	r3, [r3, #-1]
   1d944:	mov	r2, #0
   1d948:	str	r2, [r4, #32]
   1d94c:	ldr	r2, [r4, #64]	; 0x40
   1d950:	cmp	r2, #0
   1d954:	ldrbne	r3, [r2, r3]
   1d958:	lsr	r1, r3, #5
   1d95c:	ldr	r0, [r4, #68]	; 0x44
   1d960:	and	r2, r3, #31
   1d964:	ldr	r1, [r0, r1, lsl #2]
   1d968:	lsr	r2, r1, r2
   1d96c:	tst	r2, #1
   1d970:	movne	r3, #1
   1d974:	bne	1d984 <ftello64@plt+0xc314>
   1d978:	cmp	r3, #10
   1d97c:	movne	r3, #0
   1d980:	beq	1d98c <ftello64@plt+0xc31c>
   1d984:	str	r3, [r4, #60]	; 0x3c
   1d988:	b	1d3f0 <ftello64@plt+0xbd80>
   1d98c:	ldrb	r3, [r4, #77]	; 0x4d
   1d990:	cmp	r3, #0
   1d994:	movne	r3, #2
   1d998:	moveq	r3, #0
   1d99c:	b	1d984 <ftello64@plt+0xc314>
   1d9a0:	mov	r0, r4
   1d9a4:	bl	18e04 <ftello64@plt+0x7794>
   1d9a8:	mov	r0, #0
   1d9ac:	str	r0, [r4, #40]	; 0x28
   1d9b0:	add	sp, sp, #36	; 0x24
   1d9b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d9b8:	ldrb	r2, [r4, #75]	; 0x4b
   1d9bc:	cmp	r2, #0
   1d9c0:	streq	r3, [r4, #28]
   1d9c4:	beq	1d9a8 <ftello64@plt+0xc338>
   1d9c8:	ldrb	r3, [r4, #72]	; 0x48
   1d9cc:	cmp	r3, #0
   1d9d0:	bne	1d9ec <ftello64@plt+0xc37c>
   1d9d4:	ldr	r3, [r4, #64]	; 0x40
   1d9d8:	cmp	r3, #0
   1d9dc:	beq	1d9a8 <ftello64@plt+0xc338>
   1d9e0:	mov	r0, r4
   1d9e4:	bl	17c5c <ftello64@plt+0x65ec>
   1d9e8:	b	1d9a8 <ftello64@plt+0xc338>
   1d9ec:	mov	r0, r4
   1d9f0:	bl	19928 <ftello64@plt+0x82b8>
   1d9f4:	b	1d9a8 <ftello64@plt+0xc338>
   1d9f8:	sub	ip, ip, r6
   1d9fc:	str	ip, [r4, #28]
   1da00:	mov	r2, r7
   1da04:	sub	r1, fp, #1
   1da08:	mov	r0, r4
   1da0c:	bl	1b9d0 <ftello64@plt+0xa360>
   1da10:	str	r0, [r4, #60]	; 0x3c
   1da14:	b	1d89c <ftello64@plt+0xc22c>
   1da18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1da1c:	sub	sp, sp, #14464	; 0x3880
   1da20:	sub	sp, sp, #52	; 0x34
   1da24:	mov	r9, r0
   1da28:	mov	r4, r1
   1da2c:	str	r1, [sp, #4]
   1da30:	mov	r1, #0
   1da34:	str	r1, [r4, #44]	; 0x2c
   1da38:	str	r1, [r4, #48]	; 0x30
   1da3c:	mov	r2, #32
   1da40:	add	r0, sp, #32
   1da44:	bl	11550 <memset@plt>
   1da48:	ldr	r3, [r4, #8]
   1da4c:	cmp	r3, #0
   1da50:	ble	1e0a4 <ftello64@plt+0xca34>
   1da54:	mov	r8, #0
   1da58:	str	r8, [sp, #12]
   1da5c:	add	r3, sp, #8320	; 0x2080
   1da60:	str	r3, [sp, #24]
   1da64:	add	r3, sp, #32
   1da68:	str	r3, [sp, #28]
   1da6c:	str	r9, [sp, #20]
   1da70:	b	1deb0 <ftello64@plt+0xc840>
   1da74:	ldrb	r3, [r3, r2, lsl #3]
   1da78:	asr	r1, r3, #5
   1da7c:	and	r3, r3, #31
   1da80:	ldr	ip, [sp, #28]
   1da84:	ldr	r2, [ip, r1, lsl #2]
   1da88:	mov	r0, #1
   1da8c:	orr	r3, r2, r0, lsl r3
   1da90:	str	r3, [ip, r1, lsl #2]
   1da94:	cmp	r4, #0
   1da98:	beq	1db78 <ftello64@plt+0xc508>
   1da9c:	tst	r4, #32
   1daa0:	bne	1dc34 <ftello64@plt+0xc5c4>
   1daa4:	tst	r4, #128	; 0x80
   1daa8:	bne	1dc60 <ftello64@plt+0xc5f0>
   1daac:	tst	r4, #4
   1dab0:	beq	1db14 <ftello64@plt+0xc4a4>
   1dab4:	cmp	r9, #1
   1dab8:	beq	1dc74 <ftello64@plt+0xc604>
   1dabc:	ldr	r2, [sp, #20]
   1dac0:	ldr	r3, [r2, #92]	; 0x5c
   1dac4:	cmp	r3, #1
   1dac8:	ble	1dc98 <ftello64@plt+0xc628>
   1dacc:	add	r0, sp, #32
   1dad0:	add	r1, r2, #96	; 0x60
   1dad4:	ldr	lr, [r2, #60]	; 0x3c
   1dad8:	sub	lr, lr, #4
   1dadc:	add	r5, r2, #128	; 0x80
   1dae0:	mov	ip, #0
   1dae4:	ldr	r2, [r1], #4
   1dae8:	ldr	r3, [lr, #4]!
   1daec:	mvn	r3, r3
   1daf0:	orr	r3, r3, r2
   1daf4:	ldr	r2, [r0]
   1daf8:	and	r3, r3, r2
   1dafc:	str	r3, [r0], #4
   1db00:	orr	ip, ip, r3
   1db04:	cmp	r1, r5
   1db08:	bne	1dae4 <ftello64@plt+0xc474>
   1db0c:	cmp	ip, #0
   1db10:	beq	1de90 <ftello64@plt+0xc820>
   1db14:	tst	r4, #8
   1db18:	beq	1db78 <ftello64@plt+0xc508>
   1db1c:	cmp	r9, #1
   1db20:	beq	1dccc <ftello64@plt+0xc65c>
   1db24:	ldr	r2, [sp, #20]
   1db28:	ldr	r3, [r2, #92]	; 0x5c
   1db2c:	cmp	r3, #1
   1db30:	ble	1dcf0 <ftello64@plt+0xc680>
   1db34:	add	ip, sp, #32
   1db38:	add	r0, r2, #96	; 0x60
   1db3c:	ldr	lr, [r2, #60]	; 0x3c
   1db40:	sub	lr, lr, #4
   1db44:	add	r4, r2, #128	; 0x80
   1db48:	mov	r1, #0
   1db4c:	ldr	r3, [r0], #4
   1db50:	ldr	r2, [lr, #4]!
   1db54:	and	r2, r2, r3
   1db58:	ldr	r3, [ip]
   1db5c:	bic	r3, r3, r2
   1db60:	str	r3, [ip], #4
   1db64:	orr	r1, r1, r3
   1db68:	cmp	r0, r4
   1db6c:	bne	1db4c <ftello64@plt+0xc4dc>
   1db70:	cmp	r1, #0
   1db74:	beq	1de90 <ftello64@plt+0xc820>
   1db78:	cmp	r8, #0
   1db7c:	ble	1de84 <ftello64@plt+0xc814>
   1db80:	add	r5, sp, #124	; 0x7c
   1db84:	add	r6, sp, #8320	; 0x2080
   1db88:	mov	r7, #0
   1db8c:	b	1dd9c <ftello64@plt+0xc72c>
   1db90:	ldr	ip, [r3, r2, lsl #3]
   1db94:	add	r0, sp, #32
   1db98:	sub	r1, ip, #4
   1db9c:	add	ip, ip, #28
   1dba0:	ldr	r3, [r0]
   1dba4:	ldr	r2, [r1, #4]!
   1dba8:	orr	r3, r3, r2
   1dbac:	str	r3, [r0], #4
   1dbb0:	cmp	r1, ip
   1dbb4:	bne	1dba0 <ftello64@plt+0xc530>
   1dbb8:	b	1da94 <ftello64@plt+0xc424>
   1dbbc:	ldr	r2, [sp, #20]
   1dbc0:	ldr	r3, [r2, #92]	; 0x5c
   1dbc4:	cmp	r3, #1
   1dbc8:	ble	1dc20 <ftello64@plt+0xc5b0>
   1dbcc:	ldr	ip, [r2, #60]	; 0x3c
   1dbd0:	add	r0, sp, #32
   1dbd4:	sub	r1, ip, #4
   1dbd8:	add	ip, ip, #28
   1dbdc:	ldr	r3, [r0]
   1dbe0:	ldr	r2, [r1, #4]!
   1dbe4:	orr	r3, r3, r2
   1dbe8:	str	r3, [r0], #4
   1dbec:	cmp	r1, ip
   1dbf0:	bne	1dbdc <ftello64@plt+0xc56c>
   1dbf4:	ldr	r3, [sp, #20]
   1dbf8:	ldr	r3, [r3, #128]	; 0x80
   1dbfc:	tst	r3, #64	; 0x40
   1dc00:	ldreq	r2, [sp, #32]
   1dc04:	biceq	r2, r2, #1024	; 0x400
   1dc08:	streq	r2, [sp, #32]
   1dc0c:	tst	r3, #128	; 0x80
   1dc10:	ldrne	r3, [sp, #32]
   1dc14:	bicne	r3, r3, #1
   1dc18:	strne	r3, [sp, #32]
   1dc1c:	b	1da94 <ftello64@plt+0xc424>
   1dc20:	mov	r2, #32
   1dc24:	mvn	r1, #0
   1dc28:	ldr	r0, [sp, #28]
   1dc2c:	bl	11550 <memset@plt>
   1dc30:	b	1dbf4 <ftello64@plt+0xc584>
   1dc34:	ldr	r5, [sp, #32]
   1dc38:	and	r5, r5, #1024	; 0x400
   1dc3c:	mov	r2, #32
   1dc40:	mov	r1, #0
   1dc44:	ldr	r0, [sp, #28]
   1dc48:	bl	11550 <memset@plt>
   1dc4c:	cmp	r5, #0
   1dc50:	beq	1de90 <ftello64@plt+0xc820>
   1dc54:	mov	r3, #1024	; 0x400
   1dc58:	str	r3, [sp, #32]
   1dc5c:	b	1daa4 <ftello64@plt+0xc434>
   1dc60:	mov	r2, #32
   1dc64:	mov	r1, #0
   1dc68:	ldr	r0, [sp, #28]
   1dc6c:	bl	11550 <memset@plt>
   1dc70:	b	1de90 <ftello64@plt+0xc820>
   1dc74:	ldr	r3, [sp, #16]
   1dc78:	ldrb	r3, [r3, #6]
   1dc7c:	tst	r3, #64	; 0x40
   1dc80:	bne	1dabc <ftello64@plt+0xc44c>
   1dc84:	mov	r2, #32
   1dc88:	mov	r1, #0
   1dc8c:	ldr	r0, [sp, #28]
   1dc90:	bl	11550 <memset@plt>
   1dc94:	b	1de90 <ftello64@plt+0xc820>
   1dc98:	add	r1, sp, #32
   1dc9c:	ldr	r3, [sp, #20]
   1dca0:	add	r2, r3, #96	; 0x60
   1dca4:	add	r0, r3, #128	; 0x80
   1dca8:	mov	ip, #0
   1dcac:	ldr	r3, [r2], #4
   1dcb0:	ldr	lr, [r1]
   1dcb4:	and	r3, r3, lr
   1dcb8:	str	r3, [r1], #4
   1dcbc:	orr	ip, ip, r3
   1dcc0:	cmp	r2, r0
   1dcc4:	bne	1dcac <ftello64@plt+0xc63c>
   1dcc8:	b	1db0c <ftello64@plt+0xc49c>
   1dccc:	ldr	r3, [sp, #16]
   1dcd0:	ldrb	r3, [r3, #6]
   1dcd4:	tst	r3, #64	; 0x40
   1dcd8:	beq	1db24 <ftello64@plt+0xc4b4>
   1dcdc:	mov	r2, #32
   1dce0:	mov	r1, #0
   1dce4:	ldr	r0, [sp, #28]
   1dce8:	bl	11550 <memset@plt>
   1dcec:	b	1de90 <ftello64@plt+0xc820>
   1dcf0:	add	r0, sp, #32
   1dcf4:	ldr	r3, [sp, #20]
   1dcf8:	add	r2, r3, #96	; 0x60
   1dcfc:	add	ip, r3, #128	; 0x80
   1dd00:	mov	r1, #0
   1dd04:	ldr	lr, [r2], #4
   1dd08:	ldr	r3, [r0]
   1dd0c:	bic	r3, r3, lr
   1dd10:	str	r3, [r0], #4
   1dd14:	orr	r1, r1, r3
   1dd18:	cmp	r2, ip
   1dd1c:	bne	1dd04 <ftello64@plt+0xc694>
   1dd20:	b	1db70 <ftello64@plt+0xc500>
   1dd24:	ldr	r3, [sp, #16]
   1dd28:	ldrb	r2, [r3]
   1dd2c:	asr	r1, r2, #5
   1dd30:	lsl	r3, r7, #5
   1dd34:	add	r3, r3, r1, lsl #2
   1dd38:	add	r1, sp, #14464	; 0x3880
   1dd3c:	add	r1, r1, #48	; 0x30
   1dd40:	add	r3, r1, r3
   1dd44:	sub	r3, r3, #14336	; 0x3800
   1dd48:	and	r2, r2, #31
   1dd4c:	ldr	r3, [r3, #-48]	; 0xffffffd0
   1dd50:	lsr	r2, r3, r2
   1dd54:	tst	r2, #1
   1dd58:	beq	1dd88 <ftello64@plt+0xc718>
   1dd5c:	b	1dda4 <ftello64@plt+0xc734>
   1dd60:	ldr	r3, [sp, #4]
   1dd64:	ldr	r3, [r3, #12]
   1dd68:	ldr	r2, [sp, #8]
   1dd6c:	ldr	r1, [r3, r2]
   1dd70:	mov	r0, r6
   1dd74:	bl	1b0b8 <ftello64@plt+0x9a48>
   1dd78:	cmp	r0, #0
   1dd7c:	beq	1dfb8 <ftello64@plt+0xc948>
   1dd80:	cmp	r4, #0
   1dd84:	beq	1de88 <ftello64@plt+0xc818>
   1dd88:	add	r7, r7, #1
   1dd8c:	add	r5, r5, #32
   1dd90:	add	r6, r6, #12
   1dd94:	cmp	r7, r8
   1dd98:	bge	1de88 <ftello64@plt+0xc818>
   1dd9c:	cmp	r9, #1
   1dda0:	beq	1dd24 <ftello64@plt+0xc6b4>
   1dda4:	add	r0, sp, #32
   1dda8:	add	r4, sp, #64	; 0x40
   1ddac:	add	sl, r5, #32
   1ddb0:	mov	r1, r5
   1ddb4:	mov	lr, r0
   1ddb8:	mov	ip, #0
   1ddbc:	ldr	r3, [lr], #4
   1ddc0:	ldr	r2, [r1, #4]!
   1ddc4:	and	r3, r3, r2
   1ddc8:	str	r3, [r4], #4
   1ddcc:	orr	ip, ip, r3
   1ddd0:	cmp	r1, sl
   1ddd4:	bne	1ddbc <ftello64@plt+0xc74c>
   1ddd8:	cmp	ip, #0
   1dddc:	beq	1dd88 <ftello64@plt+0xc718>
   1dde0:	add	fp, sp, #96	; 0x60
   1dde4:	mov	ip, r5
   1dde8:	mov	r4, #0
   1ddec:	mov	sl, r4
   1ddf0:	ldr	r3, [r0]
   1ddf4:	ldr	r2, [ip, #4]!
   1ddf8:	bic	lr, r2, r3
   1ddfc:	str	lr, [fp], #4
   1de00:	orr	sl, sl, lr
   1de04:	bic	r3, r3, r2
   1de08:	str	r3, [r0], #4
   1de0c:	orr	r4, r4, r3
   1de10:	cmp	ip, r1
   1de14:	bne	1ddf0 <ftello64@plt+0xc780>
   1de18:	cmp	sl, #0
   1de1c:	beq	1dd60 <ftello64@plt+0xc6f0>
   1de20:	add	r3, sp, #14464	; 0x3880
   1de24:	add	r3, r3, #48	; 0x30
   1de28:	add	ip, r3, r8, lsl #5
   1de2c:	sub	ip, ip, #14336	; 0x3800
   1de30:	sub	ip, ip, #48	; 0x30
   1de34:	add	lr, sp, #96	; 0x60
   1de38:	ldm	lr!, {r0, r1, r2, r3}
   1de3c:	stmia	ip!, {r0, r1, r2, r3}
   1de40:	ldm	lr, {r0, r1, r2, r3}
   1de44:	stm	ip, {r0, r1, r2, r3}
   1de48:	add	ip, r5, #4
   1de4c:	add	lr, sp, #64	; 0x40
   1de50:	ldm	lr!, {r0, r1, r2, r3}
   1de54:	stmia	ip!, {r0, r1, r2, r3}
   1de58:	ldm	lr, {r0, r1, r2, r3}
   1de5c:	stm	ip, {r0, r1, r2, r3}
   1de60:	add	r0, r8, r8, lsl #1
   1de64:	mov	r1, r6
   1de68:	ldr	r3, [sp, #24]
   1de6c:	add	r0, r3, r0, lsl #2
   1de70:	bl	19160 <ftello64@plt+0x7af0>
   1de74:	cmp	r0, #0
   1de78:	bne	1dfb8 <ftello64@plt+0xc948>
   1de7c:	add	r8, r8, #1
   1de80:	b	1dd60 <ftello64@plt+0xc6f0>
   1de84:	mov	r7, #0
   1de88:	cmp	r8, r7
   1de8c:	beq	1df4c <ftello64@plt+0xc8dc>
   1de90:	ldr	r3, [sp, #12]
   1de94:	add	r3, r3, #1
   1de98:	mov	r2, r3
   1de9c:	str	r3, [sp, #12]
   1dea0:	ldr	r3, [sp, #4]
   1dea4:	ldr	r3, [r3, #8]
   1dea8:	cmp	r2, r3
   1deac:	bge	1dff0 <ftello64@plt+0xc980>
   1deb0:	ldr	r2, [sp, #12]
   1deb4:	lsl	r3, r2, #2
   1deb8:	str	r3, [sp, #8]
   1debc:	ldr	r3, [sp, #4]
   1dec0:	ldr	r3, [r3, #12]
   1dec4:	ldr	r2, [r3, r2, lsl #2]
   1dec8:	ldr	r3, [sp, #20]
   1decc:	ldr	r3, [r3]
   1ded0:	add	r1, r3, r2, lsl #3
   1ded4:	str	r1, [sp, #16]
   1ded8:	ldrb	r9, [r1, #4]
   1dedc:	ldr	r4, [r1, #4]
   1dee0:	lsl	r4, r4, #14
   1dee4:	lsr	r4, r4, #22
   1dee8:	cmp	r9, #1
   1deec:	beq	1da74 <ftello64@plt+0xc404>
   1def0:	cmp	r9, #3
   1def4:	beq	1db90 <ftello64@plt+0xc520>
   1def8:	cmp	r9, #5
   1defc:	beq	1dbbc <ftello64@plt+0xc54c>
   1df00:	cmp	r9, #7
   1df04:	bne	1de90 <ftello64@plt+0xc820>
   1df08:	mvn	r3, #0
   1df0c:	ldr	r2, [sp, #28]
   1df10:	str	r3, [r2]
   1df14:	str	r3, [r2, #4]
   1df18:	str	r3, [r2, #8]
   1df1c:	str	r3, [r2, #12]
   1df20:	ldr	r3, [sp, #20]
   1df24:	ldr	r2, [r3, #128]	; 0x80
   1df28:	tst	r2, #64	; 0x40
   1df2c:	ldreq	r3, [sp, #32]
   1df30:	biceq	r3, r3, #1024	; 0x400
   1df34:	streq	r3, [sp, #32]
   1df38:	tst	r2, #128	; 0x80
   1df3c:	ldrne	r3, [sp, #32]
   1df40:	bicne	r3, r3, #1
   1df44:	strne	r3, [sp, #32]
   1df48:	b	1da94 <ftello64@plt+0xc424>
   1df4c:	add	r3, sp, #14464	; 0x3880
   1df50:	add	r3, r3, #48	; 0x30
   1df54:	add	ip, r3, r8, lsl #5
   1df58:	sub	ip, ip, #14336	; 0x3800
   1df5c:	sub	ip, ip, #48	; 0x30
   1df60:	add	lr, sp, #32
   1df64:	ldm	lr!, {r0, r1, r2, r3}
   1df68:	stmia	ip!, {r0, r1, r2, r3}
   1df6c:	ldm	lr, {r0, r1, r2, r3}
   1df70:	stm	ip, {r0, r1, r2, r3}
   1df74:	ldr	r3, [sp, #4]
   1df78:	ldr	r3, [r3, #12]
   1df7c:	add	r0, r8, r8, lsl #1
   1df80:	ldr	r2, [sp, #8]
   1df84:	ldr	r1, [r3, r2]
   1df88:	ldr	r3, [sp, #24]
   1df8c:	add	r0, r3, r0, lsl #2
   1df90:	bl	18c90 <ftello64@plt+0x7620>
   1df94:	cmp	r0, #0
   1df98:	bne	1dfb4 <ftello64@plt+0xc944>
   1df9c:	add	r8, r8, #1
   1dfa0:	mov	r2, #32
   1dfa4:	mov	r1, #0
   1dfa8:	ldr	r0, [sp, #28]
   1dfac:	bl	11550 <memset@plt>
   1dfb0:	b	1de90 <ftello64@plt+0xc820>
   1dfb4:	mov	r8, r7
   1dfb8:	cmp	r8, #0
   1dfbc:	ble	1dfe0 <ftello64@plt+0xc970>
   1dfc0:	add	r4, sp, #8320	; 0x2080
   1dfc4:	mov	r5, #0
   1dfc8:	ldr	r0, [r4, #8]
   1dfcc:	bl	14f9c <ftello64@plt+0x392c>
   1dfd0:	add	r5, r5, #1
   1dfd4:	add	r4, r4, #12
   1dfd8:	cmp	r5, r8
   1dfdc:	bne	1dfc8 <ftello64@plt+0xc958>
   1dfe0:	mov	r0, #0
   1dfe4:	add	sp, sp, #14464	; 0x3880
   1dfe8:	add	sp, sp, #52	; 0x34
   1dfec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dff0:	ldr	r9, [sp, #20]
   1dff4:	cmp	r8, #0
   1dff8:	ble	1e09c <ftello64@plt+0xca2c>
   1dffc:	add	r1, r8, #1
   1e000:	add	r0, sp, #11392	; 0x2c80
   1e004:	add	r0, r0, #32
   1e008:	bl	18cd4 <ftello64@plt+0x7664>
   1e00c:	add	r3, sp, #14464	; 0x3880
   1e010:	add	r3, r3, #44	; 0x2c
   1e014:	str	r0, [r3]
   1e018:	cmp	r0, #0
   1e01c:	bne	1e118 <ftello64@plt+0xcaa8>
   1e020:	mov	r2, #32
   1e024:	mov	r1, #0
   1e028:	add	r0, sp, #11392	; 0x2c80
   1e02c:	bl	11550 <memset@plt>
   1e030:	add	r3, sp, #8320	; 0x2080
   1e034:	str	r3, [sp, #20]
   1e038:	add	r6, sp, #124	; 0x7c
   1e03c:	add	r2, sp, #12416	; 0x3080
   1e040:	add	r2, r2, #48	; 0x30
   1e044:	sub	fp, r2, #4
   1e048:	add	r2, sp, #13440	; 0x3480
   1e04c:	add	r2, r2, #48	; 0x30
   1e050:	sub	sl, r2, #8
   1e054:	mov	r7, r3
   1e058:	mov	r3, #0
   1e05c:	str	r3, [sp, #16]
   1e060:	str	r3, [sp, #8]
   1e064:	add	r3, sp, #11392	; 0x2c80
   1e068:	add	r3, r3, #48	; 0x30
   1e06c:	sub	r3, r3, #4
   1e070:	str	r3, [sp, #12]
   1e074:	add	r3, sp, #11392	; 0x2c80
   1e078:	add	r3, r3, #36	; 0x24
   1e07c:	mov	r2, #0
   1e080:	str	r2, [r3]
   1e084:	mov	r5, r7
   1e088:	ldr	r3, [r7, #4]
   1e08c:	cmp	r3, r2
   1e090:	ble	1e150 <ftello64@plt+0xcae0>
   1e094:	mov	r4, r2
   1e098:	b	1e0d4 <ftello64@plt+0xca64>
   1e09c:	movne	r0, #0
   1e0a0:	bne	1dfe4 <ftello64@plt+0xc974>
   1e0a4:	mov	r1, #256	; 0x100
   1e0a8:	mov	r0, #4
   1e0ac:	bl	26630 <ftello64@plt+0x14fc0>
   1e0b0:	ldr	r3, [sp, #4]
   1e0b4:	str	r0, [r3, #44]	; 0x2c
   1e0b8:	adds	r0, r0, #0
   1e0bc:	movne	r0, #1
   1e0c0:	b	1dfe4 <ftello64@plt+0xc974>
   1e0c4:	add	r4, r4, #1
   1e0c8:	ldr	r3, [r5, #4]
   1e0cc:	cmp	r3, r4
   1e0d0:	ble	1e150 <ftello64@plt+0xcae0>
   1e0d4:	ldr	r3, [r5, #8]
   1e0d8:	ldr	r2, [r3, r4, lsl #2]
   1e0dc:	ldr	r3, [r9, #12]
   1e0e0:	ldr	r1, [r3, r2, lsl #2]
   1e0e4:	cmn	r1, #1
   1e0e8:	beq	1e0c4 <ftello64@plt+0xca54>
   1e0ec:	add	r1, r1, r1, lsl #1
   1e0f0:	ldr	r3, [r9, #24]
   1e0f4:	add	r1, r3, r1, lsl #2
   1e0f8:	add	r0, sp, #11392	; 0x2c80
   1e0fc:	add	r0, r0, #32
   1e100:	bl	1b5fc <ftello64@plt+0x9f8c>
   1e104:	add	r3, sp, #14464	; 0x3880
   1e108:	add	r3, r3, #44	; 0x2c
   1e10c:	str	r0, [r3]
   1e110:	cmp	r0, #0
   1e114:	beq	1e0c4 <ftello64@plt+0xca54>
   1e118:	add	r3, sp, #11392	; 0x2c80
   1e11c:	add	r3, r3, #40	; 0x28
   1e120:	ldr	r0, [r3]
   1e124:	bl	14f9c <ftello64@plt+0x392c>
   1e128:	add	r4, sp, #8320	; 0x2080
   1e12c:	mov	r5, #0
   1e130:	ldr	r0, [r4, #8]
   1e134:	bl	14f9c <ftello64@plt+0x392c>
   1e138:	add	r5, r5, #1
   1e13c:	add	r4, r4, #12
   1e140:	cmp	r5, r8
   1e144:	bne	1e130 <ftello64@plt+0xcac0>
   1e148:	mov	r0, #0
   1e14c:	b	1dfe4 <ftello64@plt+0xc974>
   1e150:	mov	r3, #0
   1e154:	add	r2, sp, #11392	; 0x2c80
   1e158:	add	r2, r2, #32
   1e15c:	mov	r1, r9
   1e160:	add	r0, sp, #14464	; 0x3880
   1e164:	add	r0, r0, #44	; 0x2c
   1e168:	bl	1a918 <ftello64@plt+0x92a8>
   1e16c:	mov	r4, r0
   1e170:	str	r0, [sl, #4]!
   1e174:	cmp	r0, #0
   1e178:	beq	1e218 <ftello64@plt+0xcba8>
   1e17c:	ldrsb	r3, [r4, #52]	; 0x34
   1e180:	cmp	r3, #0
   1e184:	blt	1e230 <ftello64@plt+0xcbc0>
   1e188:	str	r4, [fp]
   1e18c:	ldr	r3, [sp, #12]
   1e190:	ldr	r2, [sp, #8]
   1e194:	str	r4, [r3, r2, lsl #2]
   1e198:	add	r4, sp, #11392	; 0x2c80
   1e19c:	add	r0, r6, #32
   1e1a0:	mov	r1, r4
   1e1a4:	ldr	r3, [r1]
   1e1a8:	ldr	r2, [r6, #4]!
   1e1ac:	orr	r3, r3, r2
   1e1b0:	str	r3, [r1], #4
   1e1b4:	cmp	r0, r6
   1e1b8:	bne	1e1a4 <ftello64@plt+0xcb34>
   1e1bc:	ldr	r3, [sp, #8]
   1e1c0:	add	r3, r3, #1
   1e1c4:	str	r3, [sp, #8]
   1e1c8:	add	r7, r7, #12
   1e1cc:	add	fp, fp, #4
   1e1d0:	mov	r6, r0
   1e1d4:	cmp	r3, r8
   1e1d8:	bne	1e074 <ftello64@plt+0xca04>
   1e1dc:	ldr	r3, [sp, #16]
   1e1e0:	cmp	r3, #0
   1e1e4:	bne	1e368 <ftello64@plt+0xccf8>
   1e1e8:	mov	r1, #256	; 0x100
   1e1ec:	mov	r0, #4
   1e1f0:	bl	26630 <ftello64@plt+0x14fc0>
   1e1f4:	ldr	r3, [sp, #4]
   1e1f8:	str	r0, [r3, #44]	; 0x2c
   1e1fc:	cmp	r0, #0
   1e200:	beq	1e118 <ftello64@plt+0xcaa8>
   1e204:	mov	r2, r0
   1e208:	add	r1, r9, #96	; 0x60
   1e20c:	add	r7, sp, #128	; 0x80
   1e210:	add	sl, r0, #1024	; 0x400
   1e214:	b	1e350 <ftello64@plt+0xcce0>
   1e218:	add	r3, sp, #14464	; 0x3880
   1e21c:	add	r3, r3, #44	; 0x2c
   1e220:	ldr	r3, [r3]
   1e224:	cmp	r3, #0
   1e228:	beq	1e17c <ftello64@plt+0xcb0c>
   1e22c:	b	1e118 <ftello64@plt+0xcaa8>
   1e230:	mov	r3, #1
   1e234:	add	r2, sp, #11392	; 0x2c80
   1e238:	add	r2, r2, #32
   1e23c:	mov	r1, r9
   1e240:	add	r0, sp, #14464	; 0x3880
   1e244:	add	r0, r0, #44	; 0x2c
   1e248:	bl	1a918 <ftello64@plt+0x92a8>
   1e24c:	str	r0, [fp]
   1e250:	cmp	r0, #0
   1e254:	beq	1e2bc <ftello64@plt+0xcc4c>
   1e258:	cmp	r4, r0
   1e25c:	beq	1e274 <ftello64@plt+0xcc04>
   1e260:	ldr	r3, [r9, #92]	; 0x5c
   1e264:	ldr	r2, [sp, #16]
   1e268:	cmp	r3, #1
   1e26c:	movgt	r2, #1
   1e270:	str	r2, [sp, #16]
   1e274:	mov	r3, #2
   1e278:	add	r2, sp, #11392	; 0x2c80
   1e27c:	add	r2, r2, #32
   1e280:	mov	r1, r9
   1e284:	add	r0, sp, #14464	; 0x3880
   1e288:	add	r0, r0, #44	; 0x2c
   1e28c:	bl	1a918 <ftello64@plt+0x92a8>
   1e290:	ldr	r3, [sp, #12]
   1e294:	ldr	r2, [sp, #8]
   1e298:	str	r0, [r3, r2, lsl #2]
   1e29c:	cmp	r0, #0
   1e2a0:	bne	1e198 <ftello64@plt+0xcb28>
   1e2a4:	add	r3, sp, #14464	; 0x3880
   1e2a8:	add	r3, r3, #44	; 0x2c
   1e2ac:	ldr	r3, [r3]
   1e2b0:	cmp	r3, #0
   1e2b4:	beq	1e198 <ftello64@plt+0xcb28>
   1e2b8:	b	1e118 <ftello64@plt+0xcaa8>
   1e2bc:	add	r3, sp, #14464	; 0x3880
   1e2c0:	add	r3, r3, #44	; 0x2c
   1e2c4:	ldr	r3, [r3]
   1e2c8:	cmp	r3, #0
   1e2cc:	beq	1e258 <ftello64@plt+0xcbe8>
   1e2d0:	b	1e118 <ftello64@plt+0xcaa8>
   1e2d4:	mov	r3, #0
   1e2d8:	b	1e318 <ftello64@plt+0xcca8>
   1e2dc:	lsl	lr, lr, #1
   1e2e0:	add	r8, r8, #4
   1e2e4:	lsrs	r6, r6, #1
   1e2e8:	beq	1e33c <ftello64@plt+0xcccc>
   1e2ec:	tst	r6, #1
   1e2f0:	beq	1e2dc <ftello64@plt+0xcc6c>
   1e2f4:	mov	r5, r7
   1e2f8:	ldr	r3, [r7]
   1e2fc:	tst	lr, r3
   1e300:	bne	1e2d4 <ftello64@plt+0xcc64>
   1e304:	mov	r3, #0
   1e308:	add	r3, r3, #1
   1e30c:	ldr	ip, [r5, r3, lsl #5]
   1e310:	tst	lr, ip
   1e314:	beq	1e308 <ftello64@plt+0xcc98>
   1e318:	ldr	ip, [r1]
   1e31c:	tst	lr, ip
   1e320:	add	ip, sp, #14464	; 0x3880
   1e324:	add	ip, ip, #48	; 0x30
   1e328:	add	r3, ip, r3, lsl #2
   1e32c:	ldrne	r3, [r3, #-2052]	; 0xfffff7fc
   1e330:	ldreq	r3, [r3, #-1028]	; 0xfffffbfc
   1e334:	str	r3, [r8]
   1e338:	b	1e2dc <ftello64@plt+0xcc6c>
   1e33c:	add	r2, r2, #128	; 0x80
   1e340:	add	r1, r1, #4
   1e344:	add	r7, r7, #4
   1e348:	cmp	r2, sl
   1e34c:	beq	1e3cc <ftello64@plt+0xcd5c>
   1e350:	ldr	r6, [r4], #4
   1e354:	cmp	r6, #0
   1e358:	beq	1e33c <ftello64@plt+0xcccc>
   1e35c:	mov	r8, r2
   1e360:	mov	lr, #1
   1e364:	b	1e2ec <ftello64@plt+0xcc7c>
   1e368:	mov	r1, #512	; 0x200
   1e36c:	mov	r0, #4
   1e370:	bl	26630 <ftello64@plt+0x14fc0>
   1e374:	ldr	r3, [sp, #4]
   1e378:	str	r0, [r3, #48]	; 0x30
   1e37c:	cmp	r0, #0
   1e380:	beq	1e118 <ftello64@plt+0xcaa8>
   1e384:	mov	r5, r0
   1e388:	add	ip, sp, #128	; 0x80
   1e38c:	add	r7, r0, #1024	; 0x400
   1e390:	ldr	r6, [r4], #4
   1e394:	cmp	r6, #0
   1e398:	beq	1e3bc <ftello64@plt+0xcd4c>
   1e39c:	mov	r8, r5
   1e3a0:	mov	r1, #1
   1e3a4:	tst	r6, #1
   1e3a8:	bne	1e3f4 <ftello64@plt+0xcd84>
   1e3ac:	lsl	r1, r1, #1
   1e3b0:	add	r8, r8, #4
   1e3b4:	lsrs	r6, r6, #1
   1e3b8:	bne	1e3a4 <ftello64@plt+0xcd34>
   1e3bc:	add	r5, r5, #128	; 0x80
   1e3c0:	add	ip, ip, #4
   1e3c4:	cmp	r7, r5
   1e3c8:	bne	1e390 <ftello64@plt+0xcd20>
   1e3cc:	add	r3, sp, #11392	; 0x2c80
   1e3d0:	ldr	r3, [r3]
   1e3d4:	tst	r3, #1024	; 0x400
   1e3d8:	beq	1e484 <ftello64@plt+0xce14>
   1e3dc:	ldr	r3, [sp, #128]	; 0x80
   1e3e0:	tst	r3, #1024	; 0x400
   1e3e4:	bne	1e460 <ftello64@plt+0xcdf0>
   1e3e8:	mov	r3, #0
   1e3ec:	add	r2, sp, #128	; 0x80
   1e3f0:	b	1e44c <ftello64@plt+0xcddc>
   1e3f4:	mov	lr, ip
   1e3f8:	ldr	r3, [ip]
   1e3fc:	tst	r1, r3
   1e400:	bne	1e438 <ftello64@plt+0xcdc8>
   1e404:	mov	r3, #0
   1e408:	add	r3, r3, #1
   1e40c:	ldr	r2, [lr, r3, lsl #5]
   1e410:	tst	r1, r2
   1e414:	beq	1e408 <ftello64@plt+0xcd98>
   1e418:	add	r2, sp, #14464	; 0x3880
   1e41c:	add	r2, r2, #48	; 0x30
   1e420:	add	r3, r2, r3, lsl #2
   1e424:	ldr	r2, [r3, #-1028]	; 0xfffffbfc
   1e428:	str	r2, [r8]
   1e42c:	ldr	r3, [r3, #-2052]	; 0xfffff7fc
   1e430:	str	r3, [r8, #1024]	; 0x400
   1e434:	b	1e3ac <ftello64@plt+0xcd3c>
   1e438:	mov	r3, #0
   1e43c:	b	1e418 <ftello64@plt+0xcda8>
   1e440:	ldr	r1, [r2, r3, lsl #5]
   1e444:	tst	r1, #1024	; 0x400
   1e448:	bne	1e464 <ftello64@plt+0xcdf4>
   1e44c:	add	r3, r3, #1
   1e450:	ldr	r1, [sp, #8]
   1e454:	cmp	r1, r3
   1e458:	bne	1e440 <ftello64@plt+0xcdd0>
   1e45c:	b	1e484 <ftello64@plt+0xce14>
   1e460:	mov	r3, #0
   1e464:	add	r2, sp, #14464	; 0x3880
   1e468:	add	r2, r2, #48	; 0x30
   1e46c:	add	r3, r2, r3, lsl #2
   1e470:	ldr	r3, [r3, #-3076]	; 0xfffff3fc
   1e474:	str	r3, [r0, #40]	; 0x28
   1e478:	ldr	r2, [sp, #16]
   1e47c:	cmp	r2, #0
   1e480:	strne	r3, [r0, #1064]	; 0x428
   1e484:	add	r3, sp, #11392	; 0x2c80
   1e488:	add	r3, r3, #40	; 0x28
   1e48c:	ldr	r0, [r3]
   1e490:	bl	14f9c <ftello64@plt+0x392c>
   1e494:	mov	r4, #0
   1e498:	ldr	r5, [sp, #20]
   1e49c:	ldr	r6, [sp, #8]
   1e4a0:	ldr	r0, [r5, #8]
   1e4a4:	bl	14f9c <ftello64@plt+0x392c>
   1e4a8:	add	r4, r4, #1
   1e4ac:	add	r5, r5, #12
   1e4b0:	cmp	r6, r4
   1e4b4:	bne	1e4a0 <ftello64@plt+0xce30>
   1e4b8:	mov	r0, #1
   1e4bc:	b	1dfe4 <ftello64@plt+0xc974>
   1e4c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e4c4:	sub	sp, sp, #300	; 0x12c
   1e4c8:	ldr	r3, [r0]
   1e4cc:	str	r3, [sp, #4]
   1e4d0:	ldr	r3, [r3, #92]	; 0x5c
   1e4d4:	cmp	r3, #1
   1e4d8:	ldreq	r3, [r0, #12]
   1e4dc:	lsreq	r3, r3, #22
   1e4e0:	andeq	r3, r3, #1
   1e4e4:	movne	r3, #0
   1e4e8:	mov	sl, r3
   1e4ec:	ldr	r3, [r1, #8]
   1e4f0:	cmp	r3, #0
   1e4f4:	ble	1e830 <ftello64@plt+0xd1c0>
   1e4f8:	mov	r8, r2
   1e4fc:	str	r1, [sp, #16]
   1e500:	str	r0, [sp, #20]
   1e504:	mov	r3, #0
   1e508:	str	r3, [sp, #8]
   1e50c:	ldr	fp, [pc, #1020]	; 1e910 <ftello64@plt+0xd2a0>
   1e510:	b	1e7c4 <ftello64@plt+0xd154>
   1e514:	ldrb	r5, [r2, r4, lsl #3]
   1e518:	strb	r3, [r8, r5]
   1e51c:	cmp	sl, #0
   1e520:	beq	1e544 <ftello64@plt+0xced4>
   1e524:	add	r3, r5, #128	; 0x80
   1e528:	cmp	r3, fp
   1e52c:	bhi	1e53c <ftello64@plt+0xcecc>
   1e530:	bl	1149c <__ctype_tolower_loc@plt>
   1e534:	ldr	r3, [r0]
   1e538:	ldr	r5, [r3, r5, lsl #2]
   1e53c:	mov	r3, #1
   1e540:	strb	r3, [r8, r5]
   1e544:	ldr	r3, [sp, #20]
   1e548:	ldr	r3, [r3, #12]
   1e54c:	tst	r3, #4194304	; 0x400000
   1e550:	beq	1e7a4 <ftello64@plt+0xd134>
   1e554:	ldr	ip, [sp, #4]
   1e558:	ldr	r3, [ip, #92]	; 0x5c
   1e55c:	cmp	r3, #1
   1e560:	ble	1e7a4 <ftello64@plt+0xd134>
   1e564:	ldr	r3, [ip]
   1e568:	ldrb	r3, [r3, r4, lsl #3]
   1e56c:	strb	r3, [sp, #40]	; 0x28
   1e570:	add	r1, r4, #1
   1e574:	ldr	r3, [ip, #8]
   1e578:	cmp	r1, r3
   1e57c:	bcs	1e650 <ftello64@plt+0xcfe0>
   1e580:	ldr	r0, [sp, #12]
   1e584:	add	r3, r0, #8
   1e588:	ldr	r2, [ip]
   1e58c:	add	r3, r2, r3
   1e590:	ldr	r2, [r3, #4]
   1e594:	bic	r2, r2, #-16777216	; 0xff000000
   1e598:	bic	r2, r2, #14614528	; 0xdf0000
   1e59c:	bic	r2, r2, #65280	; 0xff00
   1e5a0:	ldr	lr, [pc, #876]	; 1e914 <ftello64@plt+0xd2a4>
   1e5a4:	cmp	r2, lr
   1e5a8:	bne	1e658 <ftello64@plt+0xcfe8>
   1e5ac:	add	r0, r0, #16
   1e5b0:	add	r4, sp, #41	; 0x29
   1e5b4:	ldrb	r3, [r3]
   1e5b8:	strb	r3, [r4], #1
   1e5bc:	add	r1, r1, #1
   1e5c0:	ldr	r3, [ip, #8]
   1e5c4:	cmp	r1, r3
   1e5c8:	bcs	1e5f4 <ftello64@plt+0xcf84>
   1e5cc:	ldr	r3, [ip]
   1e5d0:	add	r3, r3, r0
   1e5d4:	add	r0, r0, #8
   1e5d8:	ldr	r2, [r3, #4]
   1e5dc:	bic	r2, r2, #-16777216	; 0xff000000
   1e5e0:	bic	r2, r2, #14614528	; 0xdf0000
   1e5e4:	bic	r2, r2, #65280	; 0xff00
   1e5e8:	ldr	lr, [pc, #804]	; 1e914 <ftello64@plt+0xd2a4>
   1e5ec:	cmp	r2, lr
   1e5f0:	beq	1e5b4 <ftello64@plt+0xcf44>
   1e5f4:	mov	r3, #0
   1e5f8:	str	r3, [sp, #32]
   1e5fc:	str	r3, [sp, #36]	; 0x24
   1e600:	add	r3, sp, #40	; 0x28
   1e604:	sub	r4, r4, r3
   1e608:	add	r3, sp, #32
   1e60c:	mov	r2, r4
   1e610:	add	r1, sp, #40	; 0x28
   1e614:	add	r0, sp, #28
   1e618:	bl	26b30 <ftello64@plt+0x154c0>
   1e61c:	cmp	r4, r0
   1e620:	bne	1e7a4 <ftello64@plt+0xd134>
   1e624:	ldr	r0, [sp, #28]
   1e628:	bl	11364 <towlower@plt>
   1e62c:	add	r2, sp, #32
   1e630:	mov	r1, r0
   1e634:	add	r0, sp, #40	; 0x28
   1e638:	bl	112b0 <wcrtomb@plt>
   1e63c:	cmn	r0, #1
   1e640:	ldrbne	r3, [sp, #40]	; 0x28
   1e644:	movne	r2, #1
   1e648:	strbne	r2, [r8, r3]
   1e64c:	b	1e7a4 <ftello64@plt+0xd134>
   1e650:	add	r4, sp, #41	; 0x29
   1e654:	b	1e5f4 <ftello64@plt+0xcf84>
   1e658:	add	r4, sp, #41	; 0x29
   1e65c:	b	1e5f4 <ftello64@plt+0xcf84>
   1e660:	mov	r3, #0
   1e664:	str	r3, [sp]
   1e668:	mov	r9, #1
   1e66c:	b	1e6d4 <ftello64@plt+0xd064>
   1e670:	strb	r9, [r8, r3]
   1e674:	add	r4, r4, #1
   1e678:	add	r5, r5, #1
   1e67c:	add	r6, r6, #4
   1e680:	cmp	r4, #32
   1e684:	beq	1e6c0 <ftello64@plt+0xd050>
   1e688:	lsr	r3, r7, r4
   1e68c:	tst	r3, #1
   1e690:	beq	1e674 <ftello64@plt+0xd004>
   1e694:	strb	r9, [r8, r5]
   1e698:	cmp	sl, #0
   1e69c:	beq	1e674 <ftello64@plt+0xd004>
   1e6a0:	add	r3, r5, #128	; 0x80
   1e6a4:	cmp	r3, fp
   1e6a8:	movhi	r3, r5
   1e6ac:	bhi	1e670 <ftello64@plt+0xd000>
   1e6b0:	bl	1149c <__ctype_tolower_loc@plt>
   1e6b4:	ldr	r3, [r0]
   1e6b8:	ldr	r3, [r3, r6]
   1e6bc:	b	1e670 <ftello64@plt+0xd000>
   1e6c0:	ldr	r3, [sp]
   1e6c4:	add	r3, r3, #4
   1e6c8:	str	r3, [sp]
   1e6cc:	cmp	r3, #32
   1e6d0:	beq	1e7a4 <ftello64@plt+0xd134>
   1e6d4:	ldr	r2, [sp]
   1e6d8:	lsl	r5, r2, #3
   1e6dc:	ldr	r3, [sp, #4]
   1e6e0:	ldr	r3, [r3]
   1e6e4:	ldr	r1, [sp, #12]
   1e6e8:	ldr	r3, [r3, r1]
   1e6ec:	ldr	r7, [r3, r2]
   1e6f0:	lsl	r6, r2, #5
   1e6f4:	mov	r4, #0
   1e6f8:	b	1e688 <ftello64@plt+0xd018>
   1e6fc:	ldr	r5, [r2, r4, lsl #3]
   1e700:	ldr	r3, [sp, #4]
   1e704:	ldr	r3, [r3, #92]	; 0x5c
   1e708:	cmp	r3, #1
   1e70c:	ble	1e734 <ftello64@plt+0xd0c4>
   1e710:	ldr	r3, [r5, #36]	; 0x24
   1e714:	cmp	r3, #0
   1e718:	bne	1e754 <ftello64@plt+0xd0e4>
   1e71c:	ldrb	r3, [r5, #16]
   1e720:	tst	r3, #1
   1e724:	bne	1e754 <ftello64@plt+0xd0e4>
   1e728:	ldr	r3, [r5, #32]
   1e72c:	cmp	r3, #0
   1e730:	bne	1e754 <ftello64@plt+0xd0e4>
   1e734:	ldr	r3, [r5, #20]
   1e738:	cmp	r3, #0
   1e73c:	ble	1e7a4 <ftello64@plt+0xd134>
   1e740:	mov	r4, #0
   1e744:	mov	r9, r4
   1e748:	str	sl, [sp]
   1e74c:	ldr	sl, [sp, #20]
   1e750:	b	1e898 <ftello64@plt+0xd228>
   1e754:	mov	r3, #0
   1e758:	strb	r3, [sp, #32]
   1e75c:	mov	r4, #0
   1e760:	mov	r5, #1
   1e764:	str	r4, [sp, #40]	; 0x28
   1e768:	str	r4, [sp, #44]	; 0x2c
   1e76c:	add	r3, sp, #40	; 0x28
   1e770:	mov	r2, r5
   1e774:	add	r1, sp, #32
   1e778:	mov	r0, r4
   1e77c:	bl	26b30 <ftello64@plt+0x154c0>
   1e780:	cmn	r0, #2
   1e784:	ldrbeq	r3, [sp, #32]
   1e788:	strbeq	r5, [r8, r3]
   1e78c:	ldrb	r3, [sp, #32]
   1e790:	add	r3, r3, #1
   1e794:	uxtb	r3, r3
   1e798:	strb	r3, [sp, #32]
   1e79c:	cmp	r3, #0
   1e7a0:	bne	1e764 <ftello64@plt+0xd0f4>
   1e7a4:	ldr	r3, [sp, #8]
   1e7a8:	add	r3, r3, #1
   1e7ac:	mov	r2, r3
   1e7b0:	str	r3, [sp, #8]
   1e7b4:	ldr	r3, [sp, #16]
   1e7b8:	ldr	r3, [r3, #8]
   1e7bc:	cmp	r3, r2
   1e7c0:	ble	1e830 <ftello64@plt+0xd1c0>
   1e7c4:	ldr	r3, [sp, #16]
   1e7c8:	ldr	r3, [r3, #12]
   1e7cc:	ldr	r2, [sp, #8]
   1e7d0:	ldr	r4, [r3, r2, lsl #2]
   1e7d4:	lsl	r3, r4, #3
   1e7d8:	str	r3, [sp, #12]
   1e7dc:	ldr	r2, [sp, #4]
   1e7e0:	ldr	r2, [r2]
   1e7e4:	add	r3, r2, r3
   1e7e8:	ldrb	r3, [r3, #4]
   1e7ec:	mov	r5, r3
   1e7f0:	cmp	r3, #1
   1e7f4:	beq	1e514 <ftello64@plt+0xcea4>
   1e7f8:	cmp	r3, #3
   1e7fc:	beq	1e660 <ftello64@plt+0xcff0>
   1e800:	cmp	r3, #6
   1e804:	beq	1e6fc <ftello64@plt+0xd08c>
   1e808:	and	r2, r3, #253	; 0xfd
   1e80c:	cmp	r3, #2
   1e810:	cmpne	r2, #5
   1e814:	bne	1e7a4 <ftello64@plt+0xd134>
   1e818:	mov	r2, #256	; 0x100
   1e81c:	mov	r1, #1
   1e820:	mov	r0, r8
   1e824:	bl	11550 <memset@plt>
   1e828:	cmp	r5, #2
   1e82c:	beq	1e8fc <ftello64@plt+0xd28c>
   1e830:	add	sp, sp, #300	; 0x12c
   1e834:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e838:	mov	r3, #1
   1e83c:	strb	r3, [r8, r6]
   1e840:	ldr	r3, [sl, #12]
   1e844:	tst	r3, #4194304	; 0x400000
   1e848:	beq	1e888 <ftello64@plt+0xd218>
   1e84c:	ldr	r3, [sp, #4]
   1e850:	ldr	r3, [r3, #92]	; 0x5c
   1e854:	cmp	r3, #1
   1e858:	ble	1e888 <ftello64@plt+0xd218>
   1e85c:	ldr	r3, [r5]
   1e860:	ldr	r0, [r3, r7]
   1e864:	bl	11364 <towlower@plt>
   1e868:	add	r2, sp, #32
   1e86c:	mov	r1, r0
   1e870:	add	r0, sp, #40	; 0x28
   1e874:	bl	112b0 <wcrtomb@plt>
   1e878:	cmn	r0, #1
   1e87c:	ldrbne	r3, [sp, #40]	; 0x28
   1e880:	movne	r2, #1
   1e884:	strbne	r2, [r8, r3]
   1e888:	add	r4, r4, #1
   1e88c:	ldr	r3, [r5, #20]
   1e890:	cmp	r3, r4
   1e894:	ble	1e8f4 <ftello64@plt+0xd284>
   1e898:	str	r9, [sp, #32]
   1e89c:	str	r9, [sp, #36]	; 0x24
   1e8a0:	lsl	r7, r4, #2
   1e8a4:	ldr	r3, [r5]
   1e8a8:	add	r2, sp, #32
   1e8ac:	ldr	r1, [r3, r4, lsl #2]
   1e8b0:	add	r0, sp, #40	; 0x28
   1e8b4:	bl	112b0 <wcrtomb@plt>
   1e8b8:	cmn	r0, #1
   1e8bc:	beq	1e840 <ftello64@plt+0xd1d0>
   1e8c0:	ldrb	r6, [sp, #40]	; 0x28
   1e8c4:	mov	r3, #1
   1e8c8:	strb	r3, [r8, r6]
   1e8cc:	ldr	r3, [sp]
   1e8d0:	cmp	r3, #0
   1e8d4:	beq	1e840 <ftello64@plt+0xd1d0>
   1e8d8:	add	r3, r6, #128	; 0x80
   1e8dc:	cmp	r3, fp
   1e8e0:	bhi	1e838 <ftello64@plt+0xd1c8>
   1e8e4:	bl	1149c <__ctype_tolower_loc@plt>
   1e8e8:	ldr	r3, [r0]
   1e8ec:	ldr	r6, [r3, r6, lsl #2]
   1e8f0:	b	1e838 <ftello64@plt+0xd1c8>
   1e8f4:	ldr	sl, [sp]
   1e8f8:	b	1e7a4 <ftello64@plt+0xd134>
   1e8fc:	ldr	r2, [sp, #20]
   1e900:	ldrb	r3, [r2, #28]
   1e904:	orr	r3, r3, #1
   1e908:	strb	r3, [r2, #28]
   1e90c:	b	1e830 <ftello64@plt+0xd1c0>
   1e910:	andeq	r0, r0, pc, ror r1
   1e914:	eoreq	r0, r0, r1
   1e918:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e91c:	mov	r3, #0
   1e920:	str	r3, [r0]
   1e924:	ldr	lr, [r2, #4]
   1e928:	cmp	lr, r3
   1e92c:	beq	1eb14 <ftello64@plt+0xd4a4>
   1e930:	mov	r6, lr
   1e934:	ble	1e950 <ftello64@plt+0xd2e0>
   1e938:	ldr	r3, [r2, #8]
   1e93c:	add	lr, r3, lr, lsl #2
   1e940:	ldr	ip, [r3], #4
   1e944:	add	r6, r6, ip
   1e948:	cmp	r3, lr
   1e94c:	bne	1e940 <ftello64@plt+0xd2d0>
   1e950:	mov	sl, r2
   1e954:	mov	r7, r1
   1e958:	mov	r8, r0
   1e95c:	ldr	r3, [r1, #68]	; 0x44
   1e960:	and	r3, r3, r6
   1e964:	add	r3, r3, r3, lsl #1
   1e968:	lsl	r3, r3, #2
   1e96c:	ldr	r2, [r1, #32]
   1e970:	add	r1, r2, r3
   1e974:	ldr	fp, [r2, r3]
   1e978:	cmp	fp, #0
   1e97c:	ble	1e9c4 <ftello64@plt+0xd354>
   1e980:	ldr	r9, [r1, #8]
   1e984:	sub	r9, r9, #4
   1e988:	mov	r5, #0
   1e98c:	b	1e99c <ftello64@plt+0xd32c>
   1e990:	add	r5, r5, #1
   1e994:	cmp	r5, fp
   1e998:	beq	1e9c4 <ftello64@plt+0xd354>
   1e99c:	ldr	r4, [r9, #4]!
   1e9a0:	ldr	r3, [r4]
   1e9a4:	cmp	r6, r3
   1e9a8:	bne	1e990 <ftello64@plt+0xd320>
   1e9ac:	mov	r1, sl
   1e9b0:	add	r0, r4, #4
   1e9b4:	bl	17cb0 <ftello64@plt+0x6640>
   1e9b8:	cmp	r0, #0
   1e9bc:	beq	1e990 <ftello64@plt+0xd320>
   1e9c0:	b	1eb00 <ftello64@plt+0xd490>
   1e9c4:	mov	r1, #1
   1e9c8:	mov	r0, #56	; 0x38
   1e9cc:	bl	26630 <ftello64@plt+0x14fc0>
   1e9d0:	subs	r4, r0, #0
   1e9d4:	beq	1ea1c <ftello64@plt+0xd3ac>
   1e9d8:	add	r5, r4, #4
   1e9dc:	mov	r1, sl
   1e9e0:	mov	r0, r5
   1e9e4:	bl	19160 <ftello64@plt+0x7af0>
   1e9e8:	cmp	r0, #0
   1e9ec:	bne	1ea14 <ftello64@plt+0xd3a4>
   1e9f0:	str	r5, [r4, #40]	; 0x28
   1e9f4:	ldr	lr, [sl, #4]
   1e9f8:	cmp	lr, #0
   1e9fc:	ble	1eae8 <ftello64@plt+0xd478>
   1ea00:	ldr	r5, [r7]
   1ea04:	ldr	ip, [sl, #8]
   1ea08:	add	lr, ip, lr, lsl #2
   1ea0c:	ldr	r9, [pc, #264]	; 1eb1c <ftello64@plt+0xd4ac>
   1ea10:	b	1ea80 <ftello64@plt+0xd410>
   1ea14:	mov	r0, r4
   1ea18:	bl	14f9c <ftello64@plt+0x392c>
   1ea1c:	mov	r3, #12
   1ea20:	str	r3, [r8]
   1ea24:	mov	r4, #0
   1ea28:	b	1eb00 <ftello64@plt+0xd490>
   1ea2c:	ldr	r3, [r2, #4]
   1ea30:	tst	r3, r9
   1ea34:	beq	1ea78 <ftello64@plt+0xd408>
   1ea38:	ldrb	r0, [r2, #6]
   1ea3c:	ldrb	r3, [r4, #52]	; 0x34
   1ea40:	lsr	r1, r3, #5
   1ea44:	orr	r1, r1, r0, lsr #4
   1ea48:	and	r1, r1, #1
   1ea4c:	bic	r3, r3, #32
   1ea50:	orr	r3, r3, r1, lsl #5
   1ea54:	strb	r3, [r4, #52]	; 0x34
   1ea58:	b	1ead8 <ftello64@plt+0xd468>
   1ea5c:	ldrb	r3, [r4, #52]	; 0x34
   1ea60:	orr	r3, r3, #64	; 0x40
   1ea64:	strb	r3, [r4, #52]	; 0x34
   1ea68:	b	1ea78 <ftello64@plt+0xd408>
   1ea6c:	ldrb	r3, [r4, #52]	; 0x34
   1ea70:	orr	r3, r3, #128	; 0x80
   1ea74:	strb	r3, [r4, #52]	; 0x34
   1ea78:	cmp	ip, lr
   1ea7c:	beq	1eae8 <ftello64@plt+0xd478>
   1ea80:	ldr	r2, [ip], #4
   1ea84:	add	r2, r5, r2, lsl #3
   1ea88:	ldrb	r0, [r2, #4]
   1ea8c:	cmp	r0, #1
   1ea90:	beq	1ea2c <ftello64@plt+0xd3bc>
   1ea94:	ldrb	r1, [r4, #52]	; 0x34
   1ea98:	ldrb	r3, [r2, #6]
   1ea9c:	lsr	r3, r3, #4
   1eaa0:	orr	r3, r3, r1, lsr #5
   1eaa4:	and	r3, r3, #1
   1eaa8:	bic	r1, r1, #32
   1eaac:	orr	r3, r1, r3, lsl #5
   1eab0:	strb	r3, [r4, #52]	; 0x34
   1eab4:	cmp	r0, #2
   1eab8:	uxtbeq	r3, r3
   1eabc:	orreq	r3, r3, #16
   1eac0:	strbeq	r3, [r4, #52]	; 0x34
   1eac4:	beq	1ea78 <ftello64@plt+0xd408>
   1eac8:	cmp	r0, #4
   1eacc:	beq	1ea5c <ftello64@plt+0xd3ec>
   1ead0:	cmp	r0, #12
   1ead4:	beq	1ea6c <ftello64@plt+0xd3fc>
   1ead8:	ldr	r3, [r2, #4]
   1eadc:	tst	r3, r9
   1eae0:	beq	1ea78 <ftello64@plt+0xd408>
   1eae4:	b	1ea6c <ftello64@plt+0xd3fc>
   1eae8:	mov	r2, r6
   1eaec:	mov	r1, r4
   1eaf0:	mov	r0, r7
   1eaf4:	bl	18d04 <ftello64@plt+0x7694>
   1eaf8:	cmp	r0, #0
   1eafc:	bne	1eb08 <ftello64@plt+0xd498>
   1eb00:	mov	r0, r4
   1eb04:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1eb08:	mov	r0, r4
   1eb0c:	bl	1a8bc <ftello64@plt+0x924c>
   1eb10:	b	1ea1c <ftello64@plt+0xd3ac>
   1eb14:	mov	r4, #0
   1eb18:	b	1eb00 <ftello64@plt+0xd490>
   1eb1c:	andeq	pc, r3, r0, lsl #30
   1eb20:	push	{r4, r5, r6, r7, r8, r9, lr}
   1eb24:	sub	sp, sp, #20
   1eb28:	subs	r8, r3, #0
   1eb2c:	ble	1ebcc <ftello64@plt+0xd55c>
   1eb30:	mov	r9, r0
   1eb34:	mov	r4, r1
   1eb38:	mov	r5, r2
   1eb3c:	mov	r6, #0
   1eb40:	b	1eb60 <ftello64@plt+0xd4f0>
   1eb44:	ldr	r3, [r5]
   1eb48:	str	r3, [r4]
   1eb4c:	add	r6, r6, #1
   1eb50:	add	r4, r4, #4
   1eb54:	add	r5, r5, #4
   1eb58:	cmp	r8, r6
   1eb5c:	beq	1ebc4 <ftello64@plt+0xd554>
   1eb60:	ldr	r1, [r4]
   1eb64:	cmp	r1, #0
   1eb68:	beq	1eb44 <ftello64@plt+0xd4d4>
   1eb6c:	ldr	r2, [r5]
   1eb70:	cmp	r2, #0
   1eb74:	beq	1eb4c <ftello64@plt+0xd4dc>
   1eb78:	add	r2, r2, #4
   1eb7c:	add	r1, r1, #4
   1eb80:	mov	r0, sp
   1eb84:	bl	191dc <ftello64@plt+0x7b6c>
   1eb88:	str	r0, [sp, #12]
   1eb8c:	cmp	r0, #0
   1eb90:	bne	1ebbc <ftello64@plt+0xd54c>
   1eb94:	mov	r2, sp
   1eb98:	mov	r1, r9
   1eb9c:	add	r0, sp, #12
   1eba0:	bl	1e918 <ftello64@plt+0xd2a8>
   1eba4:	str	r0, [r4]
   1eba8:	ldr	r0, [sp, #8]
   1ebac:	bl	14f9c <ftello64@plt+0x392c>
   1ebb0:	ldr	r0, [sp, #12]
   1ebb4:	cmp	r0, #0
   1ebb8:	beq	1eb4c <ftello64@plt+0xd4dc>
   1ebbc:	add	sp, sp, #20
   1ebc0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1ebc4:	mov	r0, #0
   1ebc8:	b	1ebbc <ftello64@plt+0xd54c>
   1ebcc:	mov	r0, #0
   1ebd0:	b	1ebbc <ftello64@plt+0xd54c>
   1ebd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ebd8:	sub	sp, sp, #28
   1ebdc:	mov	sl, r0
   1ebe0:	mov	r7, r1
   1ebe4:	mov	r8, r2
   1ebe8:	str	r3, [sp, #4]
   1ebec:	mov	r1, r2
   1ebf0:	bl	18348 <ftello64@plt+0x6cd8>
   1ebf4:	cmn	r0, #1
   1ebf8:	moveq	r0, #0
   1ebfc:	beq	1edd4 <ftello64@plt+0xd764>
   1ec00:	ldr	fp, [sl, #84]	; 0x54
   1ec04:	add	r0, r0, r0, lsl #1
   1ec08:	lsl	r0, r0, #3
   1ec0c:	add	r3, r0, #24
   1ec10:	str	r3, [sp]
   1ec14:	b	1ed74 <ftello64@plt+0xd704>
   1ec18:	ldr	r3, [fp, #20]
   1ec1c:	add	r6, r6, r6, lsl #1
   1ec20:	add	r6, r3, r6, lsl #2
   1ec24:	ldr	r3, [r6, #8]
   1ec28:	ldr	r5, [r3]
   1ec2c:	mov	r1, r5
   1ec30:	mov	r0, r7
   1ec34:	bl	17d24 <ftello64@plt+0x66b4>
   1ec38:	cmp	r0, #0
   1ec3c:	beq	1ed24 <ftello64@plt+0xd6b4>
   1ec40:	add	r4, r4, #24
   1ec44:	ldrb	r3, [r4, #-28]	; 0xffffffe4
   1ec48:	cmp	r3, #0
   1ec4c:	beq	1edd0 <ftello64@plt+0xd760>
   1ec50:	ldr	r6, [r4, #-24]	; 0xffffffe8
   1ec54:	mov	r1, r6
   1ec58:	mov	r0, r7
   1ec5c:	bl	17d24 <ftello64@plt+0x66b4>
   1ec60:	cmp	r0, #0
   1ec64:	beq	1ec40 <ftello64@plt+0xd5d0>
   1ec68:	ldr	r5, [r4, #-12]
   1ec6c:	add	r5, r8, r5
   1ec70:	ldr	r3, [r4, #-16]
   1ec74:	sub	r5, r5, r3
   1ec78:	cmp	r8, r5
   1ec7c:	beq	1ec18 <ftello64@plt+0xd5a8>
   1ec80:	ldr	r3, [fp, #12]
   1ec84:	ldr	r9, [r3, r6, lsl #2]
   1ec88:	ldr	r3, [sl, #100]	; 0x64
   1ec8c:	ldr	r6, [r3, r5, lsl #2]
   1ec90:	cmp	r6, #0
   1ec94:	beq	1edb4 <ftello64@plt+0xd744>
   1ec98:	add	r6, r6, #4
   1ec9c:	mov	r1, r9
   1eca0:	mov	r0, r6
   1eca4:	bl	17d24 <ftello64@plt+0x66b4>
   1eca8:	cmp	r0, #0
   1ecac:	bne	1ec40 <ftello64@plt+0xd5d0>
   1ecb0:	mov	r1, r6
   1ecb4:	add	r0, sp, #8
   1ecb8:	bl	19160 <ftello64@plt+0x7af0>
   1ecbc:	str	r0, [sp, #20]
   1ecc0:	mov	r1, r9
   1ecc4:	add	r0, sp, #8
   1ecc8:	bl	1b0b8 <ftello64@plt+0x9a48>
   1eccc:	eor	r0, r0, #1
   1ecd0:	ldr	r3, [sp, #20]
   1ecd4:	cmp	r3, #0
   1ecd8:	orrne	r0, r0, #1
   1ecdc:	tst	r0, #255	; 0xff
   1ece0:	bne	1ed9c <ftello64@plt+0xd72c>
   1ece4:	ldr	r6, [sl, #100]	; 0x64
   1ece8:	add	r2, sp, #8
   1ecec:	mov	r1, fp
   1ecf0:	add	r0, sp, #20
   1ecf4:	bl	1e918 <ftello64@plt+0xd2a8>
   1ecf8:	str	r0, [r6, r5, lsl #2]
   1ecfc:	ldr	r0, [sp, #16]
   1ed00:	bl	14f9c <ftello64@plt+0x392c>
   1ed04:	ldr	r3, [sl, #100]	; 0x64
   1ed08:	ldr	r3, [r3, r5, lsl #2]
   1ed0c:	cmp	r3, #0
   1ed10:	bne	1ec40 <ftello64@plt+0xd5d0>
   1ed14:	ldr	r0, [sp, #20]
   1ed18:	cmp	r0, #0
   1ed1c:	beq	1ec40 <ftello64@plt+0xd5d0>
   1ed20:	b	1edd4 <ftello64@plt+0xd764>
   1ed24:	mov	r1, r5
   1ed28:	add	r0, sp, #8
   1ed2c:	bl	18c90 <ftello64@plt+0x7620>
   1ed30:	str	r0, [sp, #20]
   1ed34:	ldr	r3, [sp, #64]	; 0x40
   1ed38:	ldr	r2, [sp, #4]
   1ed3c:	add	r1, sp, #8
   1ed40:	mov	r0, fp
   1ed44:	bl	1bdf8 <ftello64@plt+0xa788>
   1ed48:	mov	r4, r0
   1ed4c:	add	r1, sp, #8
   1ed50:	mov	r0, r7
   1ed54:	bl	1b5fc <ftello64@plt+0x9f8c>
   1ed58:	mov	r5, r0
   1ed5c:	ldr	r0, [sp, #16]
   1ed60:	bl	14f9c <ftello64@plt+0x392c>
   1ed64:	ldr	r0, [sp, #20]
   1ed68:	orr	r3, r4, r5
   1ed6c:	orrs	r3, r3, r0
   1ed70:	bne	1ed84 <ftello64@plt+0xd714>
   1ed74:	ldr	r4, [sl, #116]	; 0x74
   1ed78:	ldr	r3, [sp]
   1ed7c:	add	r4, r4, r3
   1ed80:	b	1ec50 <ftello64@plt+0xd5e0>
   1ed84:	cmp	r0, #0
   1ed88:	bne	1edd4 <ftello64@plt+0xd764>
   1ed8c:	cmp	r4, #0
   1ed90:	movne	r0, r4
   1ed94:	moveq	r0, r5
   1ed98:	b	1edd4 <ftello64@plt+0xd764>
   1ed9c:	ldr	r0, [sp, #16]
   1eda0:	bl	14f9c <ftello64@plt+0x392c>
   1eda4:	ldr	r0, [sp, #20]
   1eda8:	cmp	r0, #0
   1edac:	moveq	r0, #12
   1edb0:	b	1edd4 <ftello64@plt+0xd764>
   1edb4:	mov	r1, r9
   1edb8:	add	r0, sp, #8
   1edbc:	bl	18c90 <ftello64@plt+0x7620>
   1edc0:	str	r0, [sp, #20]
   1edc4:	cmp	r0, #0
   1edc8:	beq	1ece4 <ftello64@plt+0xd674>
   1edcc:	b	1edd4 <ftello64@plt+0xd764>
   1edd0:	mov	r0, #0
   1edd4:	add	sp, sp, #28
   1edd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1eddc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ede0:	sub	sp, sp, #92	; 0x5c
   1ede4:	mov	sl, r0
   1ede8:	str	r1, [sp, #44]	; 0x2c
   1edec:	mov	r7, r2
   1edf0:	mov	r5, r3
   1edf4:	ldr	r3, [r0, #84]	; 0x54
   1edf8:	mov	r2, r3
   1edfc:	str	r3, [sp, #36]	; 0x24
   1ee00:	mov	r3, #0
   1ee04:	str	r3, [sp, #84]	; 0x54
   1ee08:	ldr	r3, [r2]
   1ee0c:	ldr	r3, [r3, r7, lsl #3]
   1ee10:	str	r3, [sp, #40]	; 0x28
   1ee14:	ldr	r6, [r1, #4]
   1ee18:	ldr	r4, [r0, #120]	; 0x78
   1ee1c:	ldr	r3, [sp, #132]	; 0x84
   1ee20:	add	r4, r3, r4
   1ee24:	add	r4, r4, #1
   1ee28:	cmp	r6, r4
   1ee2c:	blt	1ef44 <ftello64@plt+0xd8d4>
   1ee30:	ldr	r3, [sp, #44]	; 0x2c
   1ee34:	ldr	fp, [r3]
   1ee38:	cmp	fp, #0
   1ee3c:	beq	1f3b4 <ftello64@plt+0xdd44>
   1ee40:	ldr	r2, [sl, #100]	; 0x64
   1ee44:	str	r2, [sp, #48]	; 0x30
   1ee48:	ldr	r2, [sl, #40]	; 0x28
   1ee4c:	str	r2, [sp, #52]	; 0x34
   1ee50:	ldr	r6, [r3, #8]
   1ee54:	str	r6, [sl, #100]	; 0x64
   1ee58:	str	fp, [sl, #40]	; 0x28
   1ee5c:	str	sl, [sp, #20]
   1ee60:	ldr	r2, [sl, #88]	; 0x58
   1ee64:	sub	r1, fp, #1
   1ee68:	mov	r0, sl
   1ee6c:	bl	1b9d0 <ftello64@plt+0xa360>
   1ee70:	mov	r4, r0
   1ee74:	cmp	fp, r5
   1ee78:	beq	1f3ec <ftello64@plt+0xdd7c>
   1ee7c:	ldr	r6, [r6, fp, lsl #2]
   1ee80:	cmp	r6, #0
   1ee84:	beq	1f458 <ftello64@plt+0xdde8>
   1ee88:	ldrb	r3, [r6, #52]	; 0x34
   1ee8c:	tst	r3, #64	; 0x40
   1ee90:	bne	1ef94 <ftello64@plt+0xd924>
   1ee94:	mov	r3, #0
   1ee98:	str	r3, [sp, #72]	; 0x48
   1ee9c:	str	r3, [sp, #76]	; 0x4c
   1eea0:	str	r3, [sp, #80]	; 0x50
   1eea4:	ldrb	r3, [r6, #52]	; 0x34
   1eea8:	tst	r3, #64	; 0x40
   1eeac:	beq	1ef08 <ftello64@plt+0xd898>
   1eeb0:	ldr	r3, [sp, #76]	; 0x4c
   1eeb4:	cmp	r3, #0
   1eeb8:	beq	1eee4 <ftello64@plt+0xd874>
   1eebc:	ldr	r3, [sp, #136]	; 0x88
   1eec0:	str	r3, [sp]
   1eec4:	ldr	r3, [sp, #40]	; 0x28
   1eec8:	mov	r2, fp
   1eecc:	add	r1, sp, #72	; 0x48
   1eed0:	mov	r0, sl
   1eed4:	bl	1ebd4 <ftello64@plt+0xd564>
   1eed8:	str	r0, [sp, #84]	; 0x54
   1eedc:	cmp	r0, #0
   1eee0:	bne	1efb0 <ftello64@plt+0xd940>
   1eee4:	mov	r3, r4
   1eee8:	add	r2, sp, #72	; 0x48
   1eeec:	ldr	r1, [sp, #36]	; 0x24
   1eef0:	add	r0, sp, #84	; 0x54
   1eef4:	bl	1a918 <ftello64@plt+0x92a8>
   1eef8:	subs	r6, r0, #0
   1eefc:	beq	1efc0 <ftello64@plt+0xd950>
   1ef00:	ldr	r3, [sl, #100]	; 0x64
   1ef04:	str	r6, [r3, fp, lsl #2]
   1ef08:	ldr	r3, [sp, #132]	; 0x84
   1ef0c:	cmp	r3, fp
   1ef10:	ble	1f384 <ftello64@plt+0xdd14>
   1ef14:	ldr	r3, [sl, #120]	; 0x78
   1ef18:	cmp	r3, #0
   1ef1c:	blt	1f38c <ftello64@plt+0xdd1c>
   1ef20:	add	r3, fp, #1
   1ef24:	lsl	r3, r3, #2
   1ef28:	str	r3, [sp, #16]
   1ef2c:	mov	r3, #0
   1ef30:	str	r3, [sp, #32]
   1ef34:	mov	r9, r3
   1ef38:	str	fp, [sp, #12]
   1ef3c:	mov	fp, sl
   1ef40:	b	1f254 <ftello64@plt+0xdbe4>
   1ef44:	mvn	r3, #-2147483648	; 0x80000000
   1ef48:	sub	r3, r3, r6
   1ef4c:	cmp	r4, r3
   1ef50:	bgt	1f39c <ftello64@plt+0xdd2c>
   1ef54:	add	r8, r6, r4
   1ef58:	cmn	r8, #-1073741823	; 0xc0000001
   1ef5c:	bhi	1f3a4 <ftello64@plt+0xdd34>
   1ef60:	lsl	r1, r8, #2
   1ef64:	ldr	r9, [sp, #44]	; 0x2c
   1ef68:	ldr	r0, [r9, #8]
   1ef6c:	bl	266b0 <ftello64@plt+0x15040>
   1ef70:	cmp	r0, #0
   1ef74:	beq	1f3ac <ftello64@plt+0xdd3c>
   1ef78:	str	r0, [r9, #8]
   1ef7c:	str	r8, [r9, #4]
   1ef80:	lsl	r2, r4, #2
   1ef84:	mov	r1, #0
   1ef88:	add	r0, r0, r6, lsl #2
   1ef8c:	bl	11550 <memset@plt>
   1ef90:	b	1ee30 <ftello64@plt+0xd7c0>
   1ef94:	add	r1, r6, #4
   1ef98:	add	r0, sp, #72	; 0x48
   1ef9c:	bl	19160 <ftello64@plt+0x7af0>
   1efa0:	str	r0, [sp, #84]	; 0x54
   1efa4:	cmp	r0, #0
   1efa8:	beq	1eea4 <ftello64@plt+0xd834>
   1efac:	b	1efe8 <ftello64@plt+0xd978>
   1efb0:	ldr	r0, [sp, #80]	; 0x50
   1efb4:	bl	14f9c <ftello64@plt+0x392c>
   1efb8:	ldr	r0, [sp, #84]	; 0x54
   1efbc:	b	1efe8 <ftello64@plt+0xd978>
   1efc0:	ldr	r3, [sp, #84]	; 0x54
   1efc4:	cmp	r3, #0
   1efc8:	beq	1ef00 <ftello64@plt+0xd890>
   1efcc:	ldr	r0, [sp, #80]	; 0x50
   1efd0:	bl	14f9c <ftello64@plt+0x392c>
   1efd4:	ldr	r0, [sp, #84]	; 0x54
   1efd8:	b	1efe8 <ftello64@plt+0xd978>
   1efdc:	ldr	r0, [sp, #80]	; 0x50
   1efe0:	bl	14f9c <ftello64@plt+0x392c>
   1efe4:	ldr	r0, [sp, #84]	; 0x54
   1efe8:	add	sp, sp, #92	; 0x5c
   1efec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1eff0:	ldr	r3, [sp, #12]
   1eff4:	ldr	r2, [sp, #20]
   1eff8:	mov	r0, r5
   1effc:	bl	1ce04 <ftello64@plt+0xb794>
   1f000:	mov	r8, r0
   1f004:	cmp	r0, #1
   1f008:	ble	1f09c <ftello64@plt+0xda2c>
   1f00c:	ldr	r3, [r5, #12]
   1f010:	ldr	r2, [r3, fp, lsl #2]
   1f014:	str	r2, [sp, #24]
   1f018:	ldr	r3, [sp, #12]
   1f01c:	add	r3, r3, r0
   1f020:	mov	r2, r3
   1f024:	str	r3, [sp, #28]
   1f028:	ldr	r3, [sl, #100]	; 0x64
   1f02c:	ldr	r1, [r3, r2, lsl #2]
   1f030:	str	r9, [sp, #64]	; 0x40
   1f034:	cmp	r1, #0
   1f038:	beq	1f054 <ftello64@plt+0xd9e4>
   1f03c:	add	r1, r1, #4
   1f040:	add	r0, sp, #60	; 0x3c
   1f044:	bl	1b5fc <ftello64@plt+0x9f8c>
   1f048:	str	r0, [sp, #56]	; 0x38
   1f04c:	cmp	r0, #0
   1f050:	bne	1f110 <ftello64@plt+0xdaa0>
   1f054:	ldr	r1, [sp, #24]
   1f058:	add	r0, sp, #60	; 0x3c
   1f05c:	bl	1b0b8 <ftello64@plt+0x9a48>
   1f060:	cmp	r0, #0
   1f064:	beq	1f130 <ftello64@plt+0xdac0>
   1f068:	ldr	r3, [sl, #100]	; 0x64
   1f06c:	str	r3, [sp, #24]
   1f070:	add	r2, sp, #60	; 0x3c
   1f074:	mov	r1, r5
   1f078:	add	r0, sp, #56	; 0x38
   1f07c:	bl	1e918 <ftello64@plt+0xd2a8>
   1f080:	ldr	r1, [sp, #24]
   1f084:	ldr	r2, [sp, #28]
   1f088:	str	r0, [r1, r2, lsl #2]
   1f08c:	ldr	r3, [sl, #100]	; 0x64
   1f090:	ldr	r3, [r3, r2, lsl #2]
   1f094:	cmp	r3, #0
   1f098:	beq	1f13c <ftello64@plt+0xdacc>
   1f09c:	cmp	r8, #0
   1f0a0:	beq	1f0f0 <ftello64@plt+0xda80>
   1f0a4:	ldr	r3, [r5, #12]
   1f0a8:	ldr	r1, [r3, fp, lsl #2]
   1f0ac:	add	r0, sp, #72	; 0x48
   1f0b0:	bl	1b0b8 <ftello64@plt+0x9a48>
   1f0b4:	cmp	r0, #0
   1f0b8:	beq	1f15c <ftello64@plt+0xdaec>
   1f0bc:	add	r4, r4, #1
   1f0c0:	ldr	r3, [r6, #20]
   1f0c4:	cmp	r4, r3
   1f0c8:	bge	1f17c <ftello64@plt+0xdb0c>
   1f0cc:	ldr	r3, [r6, #24]
   1f0d0:	ldr	r1, [r3, r4, lsl #2]
   1f0d4:	mov	fp, r1
   1f0d8:	lsl	r7, r1, #3
   1f0dc:	ldr	r3, [r5]
   1f0e0:	add	r3, r3, r7
   1f0e4:	ldrb	r3, [r3, #6]
   1f0e8:	tst	r3, #16
   1f0ec:	bne	1eff0 <ftello64@plt+0xd980>
   1f0f0:	ldr	r1, [r5]
   1f0f4:	ldr	r2, [sp, #12]
   1f0f8:	add	r1, r1, r7
   1f0fc:	mov	r0, sl
   1f100:	bl	1bae4 <ftello64@plt+0xa474>
   1f104:	cmp	r0, #0
   1f108:	beq	1f0bc <ftello64@plt+0xda4c>
   1f10c:	b	1f0a4 <ftello64@plt+0xda34>
   1f110:	mov	fp, sl
   1f114:	ldr	r0, [sp, #68]	; 0x44
   1f118:	bl	14f9c <ftello64@plt+0x392c>
   1f11c:	ldr	r3, [sp, #56]	; 0x38
   1f120:	str	r3, [sp, #84]	; 0x54
   1f124:	cmp	r3, #0
   1f128:	beq	1f18c <ftello64@plt+0xdb1c>
   1f12c:	b	1f16c <ftello64@plt+0xdafc>
   1f130:	ldr	r0, [sp, #68]	; 0x44
   1f134:	bl	14f9c <ftello64@plt+0x392c>
   1f138:	b	1f164 <ftello64@plt+0xdaf4>
   1f13c:	ldr	r3, [sp, #56]	; 0x38
   1f140:	cmp	r3, #0
   1f144:	beq	1f09c <ftello64@plt+0xda2c>
   1f148:	mov	fp, sl
   1f14c:	ldr	r0, [sp, #68]	; 0x44
   1f150:	bl	14f9c <ftello64@plt+0x392c>
   1f154:	ldr	r3, [sp, #56]	; 0x38
   1f158:	b	1f120 <ftello64@plt+0xdab0>
   1f15c:	ldr	r0, [sp, #68]	; 0x44
   1f160:	bl	14f9c <ftello64@plt+0x392c>
   1f164:	mov	r3, #12
   1f168:	str	r3, [sp, #84]	; 0x54
   1f16c:	ldr	r0, [sp, #80]	; 0x50
   1f170:	bl	14f9c <ftello64@plt+0x392c>
   1f174:	ldr	r0, [sp, #84]	; 0x54
   1f178:	b	1efe8 <ftello64@plt+0xd978>
   1f17c:	mov	fp, sl
   1f180:	ldr	r0, [sp, #68]	; 0x44
   1f184:	bl	14f9c <ftello64@plt+0x392c>
   1f188:	str	r9, [sp, #84]	; 0x54
   1f18c:	ldr	r3, [sp, #12]
   1f190:	add	r4, r3, #1
   1f194:	ldr	r3, [sp, #76]	; 0x4c
   1f198:	cmp	r3, #0
   1f19c:	beq	1f1e8 <ftello64@plt+0xdb78>
   1f1a0:	ldr	r3, [sp, #136]	; 0x88
   1f1a4:	ldr	r2, [sp, #40]	; 0x28
   1f1a8:	add	r1, sp, #72	; 0x48
   1f1ac:	ldr	r0, [sp, #36]	; 0x24
   1f1b0:	bl	1bdf8 <ftello64@plt+0xa788>
   1f1b4:	str	r0, [sp, #84]	; 0x54
   1f1b8:	cmp	r0, #0
   1f1bc:	bne	1f2d4 <ftello64@plt+0xdc64>
   1f1c0:	ldr	r3, [sp, #136]	; 0x88
   1f1c4:	str	r3, [sp]
   1f1c8:	ldr	r3, [sp, #40]	; 0x28
   1f1cc:	mov	r2, r4
   1f1d0:	add	r1, sp, #72	; 0x48
   1f1d4:	mov	r0, fp
   1f1d8:	bl	1ebd4 <ftello64@plt+0xd564>
   1f1dc:	str	r0, [sp, #84]	; 0x54
   1f1e0:	cmp	r0, #0
   1f1e4:	bne	1f2e4 <ftello64@plt+0xdc74>
   1f1e8:	ldr	r2, [fp, #88]	; 0x58
   1f1ec:	ldr	r1, [sp, #12]
   1f1f0:	ldr	r0, [sp, #20]
   1f1f4:	bl	1b9d0 <ftello64@plt+0xa360>
   1f1f8:	mov	r3, r0
   1f1fc:	add	r2, sp, #72	; 0x48
   1f200:	ldr	r1, [sp, #36]	; 0x24
   1f204:	add	r0, sp, #84	; 0x54
   1f208:	bl	1a918 <ftello64@plt+0x92a8>
   1f20c:	subs	r6, r0, #0
   1f210:	beq	1f2f4 <ftello64@plt+0xdc84>
   1f214:	ldr	r3, [fp, #100]	; 0x64
   1f218:	ldr	r2, [sp, #16]
   1f21c:	str	r6, [r3, r2]
   1f220:	mov	r3, #0
   1f224:	str	r3, [sp, #32]
   1f228:	ldr	r3, [sp, #132]	; 0x84
   1f22c:	cmp	r3, r4
   1f230:	ble	1f394 <ftello64@plt+0xdd24>
   1f234:	ldr	r3, [sp, #16]
   1f238:	add	r3, r3, #4
   1f23c:	str	r3, [sp, #16]
   1f240:	ldr	r3, [fp, #120]	; 0x78
   1f244:	ldr	r2, [sp, #32]
   1f248:	cmp	r2, r3
   1f24c:	bgt	1f32c <ftello64@plt+0xdcbc>
   1f250:	str	r4, [sp, #12]
   1f254:	str	r9, [sp, #76]	; 0x4c
   1f258:	ldr	r3, [fp, #100]	; 0x64
   1f25c:	ldr	r2, [sp, #16]
   1f260:	ldr	r1, [r3, r2]
   1f264:	cmp	r1, #0
   1f268:	beq	1f46c <ftello64@plt+0xddfc>
   1f26c:	add	r1, r1, #4
   1f270:	add	r0, sp, #72	; 0x48
   1f274:	bl	1b5fc <ftello64@plt+0x9f8c>
   1f278:	str	r0, [sp, #84]	; 0x54
   1f27c:	cmp	r0, #0
   1f280:	bne	1efdc <ftello64@plt+0xd96c>
   1f284:	cmp	r6, #0
   1f288:	beq	1f18c <ftello64@plt+0xdb1c>
   1f28c:	ldr	r5, [fp, #84]	; 0x54
   1f290:	str	r9, [sp, #56]	; 0x38
   1f294:	str	r9, [sp, #60]	; 0x3c
   1f298:	str	r9, [sp, #64]	; 0x40
   1f29c:	str	r9, [sp, #68]	; 0x44
   1f2a0:	ldr	r3, [r6, #20]
   1f2a4:	cmp	r3, #0
   1f2a8:	ble	1f180 <ftello64@plt+0xdb10>
   1f2ac:	ldr	r3, [r6, #24]
   1f2b0:	ldr	r1, [r3]
   1f2b4:	lsl	r7, r1, #3
   1f2b8:	ldr	r3, [r5]
   1f2bc:	add	r3, r3, r7
   1f2c0:	mov	r4, #0
   1f2c4:	mov	r2, fp
   1f2c8:	mov	fp, r1
   1f2cc:	mov	sl, r2
   1f2d0:	b	1f0e4 <ftello64@plt+0xda74>
   1f2d4:	ldr	r0, [sp, #80]	; 0x50
   1f2d8:	bl	14f9c <ftello64@plt+0x392c>
   1f2dc:	ldr	r0, [sp, #84]	; 0x54
   1f2e0:	b	1efe8 <ftello64@plt+0xd978>
   1f2e4:	ldr	r0, [sp, #80]	; 0x50
   1f2e8:	bl	14f9c <ftello64@plt+0x392c>
   1f2ec:	ldr	r0, [sp, #84]	; 0x54
   1f2f0:	b	1efe8 <ftello64@plt+0xd978>
   1f2f4:	ldr	r3, [sp, #84]	; 0x54
   1f2f8:	cmp	r3, #0
   1f2fc:	bne	1f31c <ftello64@plt+0xdcac>
   1f300:	ldr	r3, [fp, #100]	; 0x64
   1f304:	ldr	r2, [sp, #16]
   1f308:	str	r9, [r3, r2]
   1f30c:	ldr	r3, [sp, #32]
   1f310:	add	r3, r3, #1
   1f314:	str	r3, [sp, #32]
   1f318:	b	1f228 <ftello64@plt+0xdbb8>
   1f31c:	ldr	r0, [sp, #80]	; 0x50
   1f320:	bl	14f9c <ftello64@plt+0x392c>
   1f324:	ldr	r0, [sp, #84]	; 0x54
   1f328:	b	1efe8 <ftello64@plt+0xd978>
   1f32c:	mov	sl, fp
   1f330:	ldr	r0, [sp, #80]	; 0x50
   1f334:	bl	14f9c <ftello64@plt+0x392c>
   1f338:	ldr	r3, [sl, #100]	; 0x64
   1f33c:	ldr	r2, [sp, #132]	; 0x84
   1f340:	ldr	r3, [r3, r2, lsl #2]
   1f344:	cmp	r3, #0
   1f348:	beq	1f438 <ftello64@plt+0xddc8>
   1f34c:	ldr	r2, [sp, #44]	; 0x2c
   1f350:	str	r4, [r2]
   1f354:	ldr	r2, [sp, #48]	; 0x30
   1f358:	str	r2, [sl, #100]	; 0x64
   1f35c:	ldr	r2, [sp, #52]	; 0x34
   1f360:	str	r2, [sl, #40]	; 0x28
   1f364:	adds	r0, r3, #4
   1f368:	moveq	r0, #1
   1f36c:	beq	1efe8 <ftello64@plt+0xd978>
   1f370:	ldr	r1, [sp, #128]	; 0x80
   1f374:	bl	17d24 <ftello64@plt+0x66b4>
   1f378:	clz	r0, r0
   1f37c:	lsr	r0, r0, #5
   1f380:	b	1efe8 <ftello64@plt+0xd978>
   1f384:	mov	r4, fp
   1f388:	b	1f330 <ftello64@plt+0xdcc0>
   1f38c:	mov	r4, fp
   1f390:	b	1f330 <ftello64@plt+0xdcc0>
   1f394:	mov	sl, fp
   1f398:	b	1f330 <ftello64@plt+0xdcc0>
   1f39c:	mov	r0, #12
   1f3a0:	b	1efe8 <ftello64@plt+0xd978>
   1f3a4:	mov	r0, #12
   1f3a8:	b	1efe8 <ftello64@plt+0xd978>
   1f3ac:	mov	r0, #12
   1f3b0:	b	1efe8 <ftello64@plt+0xd978>
   1f3b4:	ldr	r3, [sl, #100]	; 0x64
   1f3b8:	str	r3, [sp, #48]	; 0x30
   1f3bc:	ldr	r3, [sl, #40]	; 0x28
   1f3c0:	str	r3, [sp, #52]	; 0x34
   1f3c4:	ldr	r3, [sp, #44]	; 0x2c
   1f3c8:	ldr	r3, [r3, #8]
   1f3cc:	str	r3, [sl, #100]	; 0x64
   1f3d0:	str	r5, [sl, #40]	; 0x28
   1f3d4:	str	sl, [sp, #20]
   1f3d8:	ldr	r2, [sl, #88]	; 0x58
   1f3dc:	sub	r1, r5, #1
   1f3e0:	mov	r0, sl
   1f3e4:	bl	1b9d0 <ftello64@plt+0xa360>
   1f3e8:	mov	r4, r0
   1f3ec:	mov	r1, r7
   1f3f0:	add	r0, sp, #72	; 0x48
   1f3f4:	bl	18c90 <ftello64@plt+0x7620>
   1f3f8:	str	r0, [sp, #84]	; 0x54
   1f3fc:	cmp	r0, #0
   1f400:	bne	1efe8 <ftello64@plt+0xd978>
   1f404:	ldr	r3, [sp, #136]	; 0x88
   1f408:	ldr	r2, [sp, #40]	; 0x28
   1f40c:	add	r1, sp, #72	; 0x48
   1f410:	ldr	r0, [sp, #36]	; 0x24
   1f414:	bl	1bdf8 <ftello64@plt+0xa788>
   1f418:	str	r0, [sp, #84]	; 0x54
   1f41c:	cmp	r0, #0
   1f420:	moveq	fp, r5
   1f424:	beq	1eeb0 <ftello64@plt+0xd840>
   1f428:	ldr	r0, [sp, #80]	; 0x50
   1f42c:	bl	14f9c <ftello64@plt+0x392c>
   1f430:	ldr	r0, [sp, #84]	; 0x54
   1f434:	b	1efe8 <ftello64@plt+0xd978>
   1f438:	ldr	r3, [sp, #44]	; 0x2c
   1f43c:	str	r4, [r3]
   1f440:	ldr	r3, [sp, #48]	; 0x30
   1f444:	str	r3, [sl, #100]	; 0x64
   1f448:	ldr	r3, [sp, #52]	; 0x34
   1f44c:	str	r3, [sl, #40]	; 0x28
   1f450:	mov	r0, #1
   1f454:	b	1efe8 <ftello64@plt+0xd978>
   1f458:	mov	r3, #0
   1f45c:	str	r3, [sp, #72]	; 0x48
   1f460:	str	r3, [sp, #76]	; 0x4c
   1f464:	str	r3, [sp, #80]	; 0x50
   1f468:	b	1ef08 <ftello64@plt+0xd898>
   1f46c:	cmp	r6, #0
   1f470:	bne	1f28c <ftello64@plt+0xdc1c>
   1f474:	ldr	r3, [sp, #12]
   1f478:	add	r4, r3, #1
   1f47c:	b	1f1e8 <ftello64@plt+0xdb78>
   1f480:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f484:	sub	sp, sp, #16
   1f488:	mov	r4, r0
   1f48c:	mov	r8, r1
   1f490:	mov	r6, r2
   1f494:	mov	r9, r3
   1f498:	ldr	r5, [sp, #48]	; 0x30
   1f49c:	mov	r1, r2
   1f4a0:	ldr	r2, [r1], #8
   1f4a4:	mov	r3, #8
   1f4a8:	str	r3, [sp, #8]
   1f4ac:	str	r5, [sp, #4]
   1f4b0:	str	r9, [sp]
   1f4b4:	ldr	r3, [r6, #4]
   1f4b8:	bl	1eddc <ftello64@plt+0xd76c>
   1f4bc:	cmp	r0, #0
   1f4c0:	beq	1f4cc <ftello64@plt+0xde5c>
   1f4c4:	add	sp, sp, #16
   1f4c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f4cc:	ldr	sl, [r8]
   1f4d0:	ldr	r7, [r6, #4]
   1f4d4:	ldr	r1, [r4, #112]	; 0x70
   1f4d8:	ldr	r3, [r4, #108]	; 0x6c
   1f4dc:	cmp	r3, r1
   1f4e0:	bge	1f5cc <ftello64@plt+0xdf5c>
   1f4e4:	ldr	r3, [r4, #108]	; 0x6c
   1f4e8:	cmp	r3, #0
   1f4ec:	ble	1f514 <ftello64@plt+0xdea4>
   1f4f0:	add	r3, r3, r3, lsl #1
   1f4f4:	lsl	r3, r3, #3
   1f4f8:	sub	r3, r3, #24
   1f4fc:	ldr	r2, [r4, #116]	; 0x74
   1f500:	add	r3, r2, r3
   1f504:	ldr	r2, [r3, #4]
   1f508:	cmp	r5, r2
   1f50c:	moveq	r2, #1
   1f510:	strbeq	r2, [r3, #20]
   1f514:	ldr	r3, [r4, #108]	; 0x6c
   1f518:	ldr	r2, [r4, #116]	; 0x74
   1f51c:	add	r3, r3, r3, lsl #1
   1f520:	str	r9, [r2, r3, lsl #3]
   1f524:	ldr	r3, [r4, #108]	; 0x6c
   1f528:	ldr	r2, [r4, #116]	; 0x74
   1f52c:	add	r3, r3, r3, lsl #1
   1f530:	add	r3, r2, r3, lsl #3
   1f534:	str	r5, [r3, #4]
   1f538:	ldr	r3, [r4, #108]	; 0x6c
   1f53c:	ldr	r2, [r4, #116]	; 0x74
   1f540:	add	r3, r3, r3, lsl #1
   1f544:	add	r3, r2, r3, lsl #3
   1f548:	str	sl, [r3, #8]
   1f54c:	ldr	r3, [r4, #108]	; 0x6c
   1f550:	ldr	r2, [r4, #116]	; 0x74
   1f554:	add	r3, r3, r3, lsl #1
   1f558:	add	r3, r2, r3, lsl #3
   1f55c:	str	r7, [r3, #12]
   1f560:	ldr	r3, [r4, #108]	; 0x6c
   1f564:	ldr	r2, [r4, #116]	; 0x74
   1f568:	add	r3, r3, r3, lsl #1
   1f56c:	add	r3, r2, r3, lsl #3
   1f570:	cmp	sl, r7
   1f574:	movne	r2, #0
   1f578:	mvneq	r2, #0
   1f57c:	str	r2, [r3, #16]
   1f580:	ldr	r2, [r4, #116]	; 0x74
   1f584:	ldr	r3, [r4, #108]	; 0x6c
   1f588:	add	r1, r3, #1
   1f58c:	str	r1, [r4, #108]	; 0x6c
   1f590:	add	r3, r3, r3, lsl #1
   1f594:	add	r3, r2, r3, lsl #3
   1f598:	mov	r2, #0
   1f59c:	strb	r2, [r3, #20]
   1f5a0:	sub	r7, r7, sl
   1f5a4:	ldr	r3, [r4, #120]	; 0x78
   1f5a8:	cmp	r3, r7
   1f5ac:	strlt	r7, [r4, #120]	; 0x78
   1f5b0:	ldr	r1, [r6, #4]
   1f5b4:	add	r5, r5, r1
   1f5b8:	ldr	r1, [r8]
   1f5bc:	sub	r1, r5, r1
   1f5c0:	mov	r0, r4
   1f5c4:	bl	1bd6c <ftello64@plt+0xa6fc>
   1f5c8:	b	1f4c4 <ftello64@plt+0xde54>
   1f5cc:	add	r1, r1, r1, lsl #1
   1f5d0:	lsl	r1, r1, #4
   1f5d4:	ldr	r0, [r4, #116]	; 0x74
   1f5d8:	bl	266b0 <ftello64@plt+0x15040>
   1f5dc:	cmp	r0, #0
   1f5e0:	beq	1f618 <ftello64@plt+0xdfa8>
   1f5e4:	str	r0, [r4, #116]	; 0x74
   1f5e8:	ldr	r2, [r4, #112]	; 0x70
   1f5ec:	add	r2, r2, r2, lsl #1
   1f5f0:	ldr	r3, [r4, #108]	; 0x6c
   1f5f4:	add	r3, r3, r3, lsl #1
   1f5f8:	lsl	r2, r2, #3
   1f5fc:	mov	r1, #0
   1f600:	add	r0, r0, r3, lsl #3
   1f604:	bl	11550 <memset@plt>
   1f608:	ldr	r3, [r4, #112]	; 0x70
   1f60c:	lsl	r3, r3, #1
   1f610:	str	r3, [r4, #112]	; 0x70
   1f614:	b	1f4e4 <ftello64@plt+0xde74>
   1f618:	ldr	r0, [r4, #116]	; 0x74
   1f61c:	bl	14f9c <ftello64@plt+0x392c>
   1f620:	mov	r0, #12
   1f624:	b	1f4c4 <ftello64@plt+0xde54>
   1f628:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f62c:	sub	sp, sp, #84	; 0x54
   1f630:	ldr	r3, [r0, #84]	; 0x54
   1f634:	str	r3, [sp, #32]
   1f638:	ldr	r3, [r0, #40]	; 0x28
   1f63c:	mov	r2, r3
   1f640:	str	r3, [sp, #28]
   1f644:	ldr	r3, [r1, #4]
   1f648:	cmp	r3, #0
   1f64c:	ble	1fd14 <ftello64@plt+0xe6a4>
   1f650:	mov	sl, r0
   1f654:	lsl	r3, r2, #2
   1f658:	str	r3, [sp, #44]	; 0x2c
   1f65c:	mov	r3, #0
   1f660:	str	r3, [sp, #20]
   1f664:	mov	r8, r1
   1f668:	b	1fca8 <ftello64@plt+0xe638>
   1f66c:	tst	r3, #8
   1f670:	beq	1f67c <ftello64@plt+0xe00c>
   1f674:	tst	r0, #1
   1f678:	bne	1fc8c <ftello64@plt+0xe61c>
   1f67c:	tst	r3, #32
   1f680:	beq	1f68c <ftello64@plt+0xe01c>
   1f684:	tst	r0, #2
   1f688:	beq	1fc8c <ftello64@plt+0xe61c>
   1f68c:	tst	r3, #128	; 0x80
   1f690:	beq	1f69c <ftello64@plt+0xe02c>
   1f694:	tst	r0, #8
   1f698:	beq	1fc8c <ftello64@plt+0xe61c>
   1f69c:	ldr	fp, [sl, #108]	; 0x6c
   1f6a0:	ldr	r1, [sp, #28]
   1f6a4:	mov	r0, sl
   1f6a8:	bl	18348 <ftello64@plt+0x6cd8>
   1f6ac:	cmn	r0, #1
   1f6b0:	beq	1f6e4 <ftello64@plt+0xe074>
   1f6b4:	add	r0, r0, r0, lsl #1
   1f6b8:	lsl	r3, r0, #3
   1f6bc:	add	r2, r3, #24
   1f6c0:	ldr	r3, [sl, #116]	; 0x74
   1f6c4:	add	r3, r3, r2
   1f6c8:	ldr	r2, [r3, #-24]	; 0xffffffe8
   1f6cc:	cmp	r9, r2
   1f6d0:	beq	1fa54 <ftello64@plt+0xe3e4>
   1f6d4:	add	r3, r3, #24
   1f6d8:	ldrb	r2, [r3, #-28]	; 0xffffffe4
   1f6dc:	cmp	r2, #0
   1f6e0:	bne	1f6c8 <ftello64@plt+0xe058>
   1f6e4:	ldr	r3, [sl, #84]	; 0x54
   1f6e8:	str	r3, [sp, #48]	; 0x30
   1f6ec:	ldr	r3, [r3]
   1f6f0:	ldr	r3, [r3, r9, lsl #3]
   1f6f4:	str	r3, [sp, #52]	; 0x34
   1f6f8:	ldr	r3, [sl, #124]	; 0x7c
   1f6fc:	cmp	r3, #0
   1f700:	ble	1fa54 <ftello64@plt+0xe3e4>
   1f704:	ldr	r3, [sl, #4]
   1f708:	mov	r2, #0
   1f70c:	str	r2, [sp, #40]	; 0x28
   1f710:	str	r9, [sp, #36]	; 0x24
   1f714:	str	fp, [sp, #56]	; 0x38
   1f718:	str	r8, [sp, #60]	; 0x3c
   1f71c:	mov	r8, r3
   1f720:	b	1f7f8 <ftello64@plt+0xe188>
   1f724:	mov	r2, r5
   1f728:	ldr	r3, [sp, #24]
   1f72c:	add	r1, r8, r3
   1f730:	add	r0, r8, r6
   1f734:	bl	11388 <memcmp@plt>
   1f738:	cmp	r0, #0
   1f73c:	bne	1f7d0 <ftello64@plt+0xe160>
   1f740:	add	r6, r6, r5
   1f744:	ldr	r3, [sp, #28]
   1f748:	str	r3, [sp]
   1f74c:	ldr	r3, [sp, #36]	; 0x24
   1f750:	mov	r2, r9
   1f754:	mov	r1, r4
   1f758:	mov	r0, sl
   1f75c:	bl	1f480 <ftello64@plt+0xde10>
   1f760:	ldr	r8, [sl, #4]
   1f764:	cmp	r0, #1
   1f768:	bhi	1fa60 <ftello64@plt+0xe3f0>
   1f76c:	add	r7, r7, #1
   1f770:	str	fp, [sp, #24]
   1f774:	ldr	r3, [r4, #16]
   1f778:	cmp	r7, r3
   1f77c:	bge	1f844 <ftello64@plt+0xe1d4>
   1f780:	ldr	r3, [r4, #20]
   1f784:	ldr	r9, [r3, r7, lsl #2]
   1f788:	ldr	fp, [r9, #4]
   1f78c:	ldr	r3, [sp, #24]
   1f790:	sub	r5, fp, r3
   1f794:	cmp	r5, #0
   1f798:	ble	1f740 <ftello64@plt+0xe0d0>
   1f79c:	add	r1, r6, r5
   1f7a0:	ldr	r3, [sl, #28]
   1f7a4:	cmp	r1, r3
   1f7a8:	ble	1f724 <ftello64@plt+0xe0b4>
   1f7ac:	ldr	r3, [sl, #48]	; 0x30
   1f7b0:	cmp	r1, r3
   1f7b4:	bgt	1f7d0 <ftello64@plt+0xe160>
   1f7b8:	mov	r0, sl
   1f7bc:	bl	1bd6c <ftello64@plt+0xa6fc>
   1f7c0:	cmp	r0, #0
   1f7c4:	bne	1fa18 <ftello64@plt+0xe3a8>
   1f7c8:	ldr	r8, [sl, #4]
   1f7cc:	b	1f724 <ftello64@plt+0xe0b4>
   1f7d0:	ldr	r3, [r4, #16]
   1f7d4:	cmp	r3, r7
   1f7d8:	ble	1f840 <ftello64@plt+0xe1d0>
   1f7dc:	ldr	r3, [sp, #40]	; 0x28
   1f7e0:	add	r3, r3, #1
   1f7e4:	mov	r2, r3
   1f7e8:	str	r3, [sp, #40]	; 0x28
   1f7ec:	ldr	r3, [sl, #124]	; 0x7c
   1f7f0:	cmp	r2, r3
   1f7f4:	bge	1fa48 <ftello64@plt+0xe3d8>
   1f7f8:	ldr	r3, [sl, #132]	; 0x84
   1f7fc:	ldr	r2, [sp, #40]	; 0x28
   1f800:	ldr	r4, [r3, r2, lsl #2]
   1f804:	ldr	r2, [r4, #4]
   1f808:	ldr	r3, [sp, #48]	; 0x30
   1f80c:	ldr	r3, [r3]
   1f810:	ldr	r3, [r3, r2, lsl #3]
   1f814:	ldr	r2, [sp, #52]	; 0x34
   1f818:	cmp	r2, r3
   1f81c:	bne	1f7dc <ftello64@plt+0xe16c>
   1f820:	ldr	r3, [r4]
   1f824:	str	r3, [sp, #24]
   1f828:	ldr	r3, [r4, #16]
   1f82c:	cmp	r3, #0
   1f830:	ble	1f864 <ftello64@plt+0xe1f4>
   1f834:	ldr	r6, [sp, #28]
   1f838:	mov	r7, #0
   1f83c:	b	1f780 <ftello64@plt+0xe110>
   1f840:	ldr	fp, [sp, #24]
   1f844:	cmp	r7, #0
   1f848:	addgt	fp, fp, #1
   1f84c:	ldr	r3, [sp, #28]
   1f850:	cmp	r3, fp
   1f854:	blt	1f7dc <ftello64@plt+0xe16c>
   1f858:	lsl	r9, fp, #2
   1f85c:	ldr	r7, [sp, #52]	; 0x34
   1f860:	b	1f988 <ftello64@plt+0xe318>
   1f864:	ldr	r6, [sp, #28]
   1f868:	ldr	fp, [sp, #24]
   1f86c:	b	1f84c <ftello64@plt+0xe1dc>
   1f870:	ldr	r3, [sl, #48]	; 0x30
   1f874:	cmp	r3, r6
   1f878:	ble	1f7dc <ftello64@plt+0xe16c>
   1f87c:	add	r1, r6, #1
   1f880:	mov	r0, sl
   1f884:	bl	199b4 <ftello64@plt+0x8344>
   1f888:	cmp	r0, #0
   1f88c:	bne	1fa18 <ftello64@plt+0xe3a8>
   1f890:	ldr	r8, [sl, #4]
   1f894:	b	1f9a4 <ftello64@plt+0xe334>
   1f898:	add	r3, r3, #1
   1f89c:	cmp	ip, r3
   1f8a0:	beq	1f974 <ftello64@plt+0xe304>
   1f8a4:	ldr	r5, [r2, #4]!
   1f8a8:	add	r1, r0, r5, lsl #3
   1f8ac:	ldrb	r1, [r1, #4]
   1f8b0:	cmp	r1, #9
   1f8b4:	bne	1f898 <ftello64@plt+0xe228>
   1f8b8:	ldr	r1, [r0, r5, lsl #3]
   1f8bc:	cmp	r7, r1
   1f8c0:	bne	1f898 <ftello64@plt+0xe228>
   1f8c4:	cmn	r5, #1
   1f8c8:	beq	1f974 <ftello64@plt+0xe304>
   1f8cc:	ldr	r3, [r4, #8]
   1f8d0:	cmp	r3, #0
   1f8d4:	beq	1f9f4 <ftello64@plt+0xe384>
   1f8d8:	ldr	r3, [r4]
   1f8dc:	ldr	r2, [r4, #4]
   1f8e0:	ldr	r1, [r4, #8]
   1f8e4:	mov	r0, #9
   1f8e8:	str	r0, [sp, #8]
   1f8ec:	str	fp, [sp, #4]
   1f8f0:	str	r5, [sp]
   1f8f4:	mov	r0, sl
   1f8f8:	bl	1eddc <ftello64@plt+0xd76c>
   1f8fc:	cmp	r0, #1
   1f900:	beq	1f974 <ftello64@plt+0xe304>
   1f904:	cmp	r0, #0
   1f908:	bne	1fa18 <ftello64@plt+0xe3a8>
   1f90c:	ldr	r3, [r4, #16]
   1f910:	ldr	r2, [r4, #12]
   1f914:	cmp	r3, r2
   1f918:	beq	1fa20 <ftello64@plt+0xe3b0>
   1f91c:	mov	r1, #20
   1f920:	mov	r0, #1
   1f924:	bl	26630 <ftello64@plt+0x14fc0>
   1f928:	subs	r2, r0, #0
   1f92c:	beq	1fd20 <ftello64@plt+0xe6b0>
   1f930:	ldr	r1, [r4, #16]
   1f934:	ldr	r3, [r4, #20]
   1f938:	str	r2, [r3, r1, lsl #2]
   1f93c:	str	r5, [r2]
   1f940:	str	fp, [r2, #4]
   1f944:	ldr	r3, [r4, #16]
   1f948:	add	r3, r3, #1
   1f94c:	str	r3, [r4, #16]
   1f950:	ldr	r3, [sp, #28]
   1f954:	str	r3, [sp]
   1f958:	ldr	r3, [sp, #36]	; 0x24
   1f95c:	mov	r1, r4
   1f960:	mov	r0, sl
   1f964:	bl	1f480 <ftello64@plt+0xde10>
   1f968:	ldr	r8, [sl, #4]
   1f96c:	cmp	r0, #1
   1f970:	bhi	1fab0 <ftello64@plt+0xe440>
   1f974:	add	fp, fp, #1
   1f978:	add	r9, r9, #4
   1f97c:	ldr	r3, [sp, #28]
   1f980:	cmp	r3, fp
   1f984:	blt	1f7dc <ftello64@plt+0xe16c>
   1f988:	ldr	r3, [r4]
   1f98c:	sub	r3, fp, r3
   1f990:	cmp	r3, #0
   1f994:	ble	1f9c0 <ftello64@plt+0xe350>
   1f998:	ldr	r3, [sl, #28]
   1f99c:	cmp	r3, r6
   1f9a0:	ble	1f870 <ftello64@plt+0xe200>
   1f9a4:	add	r2, r6, #1
   1f9a8:	add	r3, r8, fp
   1f9ac:	ldrb	r1, [r8, r6]
   1f9b0:	ldrb	r3, [r3, #-1]
   1f9b4:	cmp	r1, r3
   1f9b8:	bne	1f7dc <ftello64@plt+0xe16c>
   1f9bc:	mov	r6, r2
   1f9c0:	ldr	r3, [sl, #100]	; 0x64
   1f9c4:	ldr	r3, [r3, r9]
   1f9c8:	cmp	r3, #0
   1f9cc:	beq	1f974 <ftello64@plt+0xe304>
   1f9d0:	ldr	ip, [r3, #8]
   1f9d4:	cmp	ip, #0
   1f9d8:	ble	1f974 <ftello64@plt+0xe304>
   1f9dc:	ldr	r2, [sp, #48]	; 0x30
   1f9e0:	ldr	r0, [r2]
   1f9e4:	ldr	r2, [r3, #12]
   1f9e8:	sub	r2, r2, #4
   1f9ec:	mov	r3, #0
   1f9f0:	b	1f8a4 <ftello64@plt+0xe234>
   1f9f4:	ldr	r1, [r4]
   1f9f8:	sub	r1, fp, r1
   1f9fc:	add	r1, r1, #1
   1fa00:	mov	r0, #12
   1fa04:	bl	26630 <ftello64@plt+0x14fc0>
   1fa08:	str	r0, [r4, #8]
   1fa0c:	cmp	r0, #0
   1fa10:	bne	1f8d8 <ftello64@plt+0xe268>
   1fa14:	mov	r0, #12
   1fa18:	str	r0, [sp, #76]	; 0x4c
   1fa1c:	b	1fb00 <ftello64@plt+0xe490>
   1fa20:	lsl	r3, r3, #1
   1fa24:	add	r8, r3, #1
   1fa28:	lsl	r1, r8, #2
   1fa2c:	ldr	r0, [r4, #20]
   1fa30:	bl	266b0 <ftello64@plt+0x15040>
   1fa34:	cmp	r0, #0
   1fa38:	beq	1fd20 <ftello64@plt+0xe6b0>
   1fa3c:	str	r0, [r4, #20]
   1fa40:	str	r8, [r4, #12]
   1fa44:	b	1f91c <ftello64@plt+0xe2ac>
   1fa48:	ldr	r9, [sp, #36]	; 0x24
   1fa4c:	ldr	fp, [sp, #56]	; 0x38
   1fa50:	ldr	r8, [sp, #60]	; 0x3c
   1fa54:	mov	r3, #0
   1fa58:	str	r3, [sp, #76]	; 0x4c
   1fa5c:	b	1fa78 <ftello64@plt+0xe408>
   1fa60:	ldr	r9, [sp, #36]	; 0x24
   1fa64:	ldr	fp, [sp, #56]	; 0x38
   1fa68:	ldr	r8, [sp, #60]	; 0x3c
   1fa6c:	str	r0, [sp, #76]	; 0x4c
   1fa70:	cmp	r0, #0
   1fa74:	bne	1fb00 <ftello64@plt+0xe490>
   1fa78:	lsl	r3, r9, #2
   1fa7c:	str	r3, [sp, #52]	; 0x34
   1fa80:	ldr	r3, [sl, #108]	; 0x6c
   1fa84:	cmp	fp, r3
   1fa88:	bge	1fc8c <ftello64@plt+0xe61c>
   1fa8c:	add	r3, r9, r9, lsl #1
   1fa90:	lsl	r3, r3, #2
   1fa94:	str	r3, [sp, #56]	; 0x38
   1fa98:	add	r4, fp, fp, lsl #1
   1fa9c:	lsl	r4, r4, #3
   1faa0:	ldr	r6, [sp, #28]
   1faa4:	str	r8, [sp, #60]	; 0x3c
   1faa8:	ldr	r8, [sp, #32]
   1faac:	b	1fb30 <ftello64@plt+0xe4c0>
   1fab0:	ldr	r9, [sp, #36]	; 0x24
   1fab4:	ldr	fp, [sp, #56]	; 0x38
   1fab8:	ldr	r8, [sp, #60]	; 0x3c
   1fabc:	b	1fa6c <ftello64@plt+0xe3fc>
   1fac0:	ldr	r3, [sp, #40]	; 0x28
   1fac4:	ldr	r2, [sp, #24]
   1fac8:	mov	r1, r8
   1facc:	add	r0, sp, #76	; 0x4c
   1fad0:	bl	1a918 <ftello64@plt+0x92a8>
   1fad4:	str	r0, [r7, r5, lsl #2]
   1fad8:	ldr	r3, [sl, #100]	; 0x64
   1fadc:	ldr	r3, [r3, r5, lsl #2]
   1fae0:	cmp	r3, #0
   1fae4:	bne	1fc24 <ftello64@plt+0xe5b4>
   1fae8:	ldr	r3, [sp, #76]	; 0x4c
   1faec:	cmp	r3, #0
   1faf0:	beq	1fc24 <ftello64@plt+0xe5b4>
   1faf4:	b	1fb00 <ftello64@plt+0xe490>
   1faf8:	ldr	r0, [sp, #72]	; 0x48
   1fafc:	bl	14f9c <ftello64@plt+0x392c>
   1fb00:	ldr	r0, [sp, #76]	; 0x4c
   1fb04:	add	sp, sp, #84	; 0x54
   1fb08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fb0c:	ldr	r3, [sp, #76]	; 0x4c
   1fb10:	cmp	r3, #0
   1fb14:	beq	1fc24 <ftello64@plt+0xe5b4>
   1fb18:	b	1fb00 <ftello64@plt+0xe490>
   1fb1c:	add	fp, fp, #1
   1fb20:	add	r4, r4, #24
   1fb24:	ldr	r3, [sl, #108]	; 0x6c
   1fb28:	cmp	r3, fp
   1fb2c:	ble	1fc88 <ftello64@plt+0xe618>
   1fb30:	ldr	r3, [sl, #116]	; 0x74
   1fb34:	add	r2, r3, r4
   1fb38:	ldr	r3, [r3, r4]
   1fb3c:	cmp	r9, r3
   1fb40:	bne	1fb1c <ftello64@plt+0xe4ac>
   1fb44:	ldr	r3, [r2, #4]
   1fb48:	cmp	r6, r3
   1fb4c:	bne	1fb1c <ftello64@plt+0xe4ac>
   1fb50:	ldr	r3, [r2, #12]
   1fb54:	ldr	r5, [r2, #8]
   1fb58:	subs	r2, r3, r5
   1fb5c:	str	r2, [sp, #36]	; 0x24
   1fb60:	ldreq	r2, [r8, #20]
   1fb64:	ldreq	r1, [sp, #56]	; 0x38
   1fb68:	addeq	r2, r2, r1
   1fb6c:	ldreq	r2, [r2, #8]
   1fb70:	ldreq	r2, [r2]
   1fb74:	ldrne	r2, [r8, #12]
   1fb78:	ldrne	r1, [sp, #52]	; 0x34
   1fb7c:	ldrne	r2, [r2, r1]
   1fb80:	add	r2, r2, r2, lsl #1
   1fb84:	ldr	r1, [r8, #24]
   1fb88:	add	r2, r1, r2, lsl #2
   1fb8c:	str	r2, [sp, #24]
   1fb90:	add	r3, r6, r3
   1fb94:	sub	r5, r3, r5
   1fb98:	ldr	r2, [sl, #88]	; 0x58
   1fb9c:	sub	r1, r5, #1
   1fba0:	mov	r0, sl
   1fba4:	bl	1b9d0 <ftello64@plt+0xa360>
   1fba8:	str	r0, [sp, #40]	; 0x28
   1fbac:	ldr	r7, [sl, #100]	; 0x64
   1fbb0:	ldr	r3, [r7, r5, lsl #2]
   1fbb4:	ldr	r2, [sp, #44]	; 0x2c
   1fbb8:	ldr	r2, [r7, r2]
   1fbbc:	cmp	r2, #0
   1fbc0:	ldrne	r2, [r2, #8]
   1fbc4:	moveq	r2, #0
   1fbc8:	str	r2, [sp, #48]	; 0x30
   1fbcc:	cmp	r3, #0
   1fbd0:	beq	1fac0 <ftello64@plt+0xe450>
   1fbd4:	ldr	r2, [sp, #24]
   1fbd8:	ldr	r1, [r3, #40]	; 0x28
   1fbdc:	add	r0, sp, #64	; 0x40
   1fbe0:	bl	191dc <ftello64@plt+0x7b6c>
   1fbe4:	str	r0, [sp, #76]	; 0x4c
   1fbe8:	cmp	r0, #0
   1fbec:	bne	1faf8 <ftello64@plt+0xe488>
   1fbf0:	ldr	r7, [sl, #100]	; 0x64
   1fbf4:	ldr	r3, [sp, #40]	; 0x28
   1fbf8:	add	r2, sp, #64	; 0x40
   1fbfc:	mov	r1, r8
   1fc00:	add	r0, sp, #76	; 0x4c
   1fc04:	bl	1a918 <ftello64@plt+0x92a8>
   1fc08:	str	r0, [r7, r5, lsl #2]
   1fc0c:	ldr	r0, [sp, #72]	; 0x48
   1fc10:	bl	14f9c <ftello64@plt+0x392c>
   1fc14:	ldr	r3, [sl, #100]	; 0x64
   1fc18:	ldr	r3, [r3, r5, lsl #2]
   1fc1c:	cmp	r3, #0
   1fc20:	beq	1fb0c <ftello64@plt+0xe49c>
   1fc24:	ldr	r3, [sp, #36]	; 0x24
   1fc28:	cmp	r3, #0
   1fc2c:	bne	1fb1c <ftello64@plt+0xe4ac>
   1fc30:	ldr	r3, [sl, #100]	; 0x64
   1fc34:	ldr	r2, [sp, #44]	; 0x2c
   1fc38:	ldr	r3, [r3, r2]
   1fc3c:	ldr	r3, [r3, #8]
   1fc40:	ldr	r2, [sp, #48]	; 0x30
   1fc44:	cmp	r2, r3
   1fc48:	bge	1fb1c <ftello64@plt+0xe4ac>
   1fc4c:	mov	r2, r6
   1fc50:	ldr	r5, [sp, #24]
   1fc54:	mov	r1, r5
   1fc58:	mov	r0, sl
   1fc5c:	bl	1bc64 <ftello64@plt+0xa5f4>
   1fc60:	str	r0, [sp, #76]	; 0x4c
   1fc64:	cmp	r0, #0
   1fc68:	bne	1fb00 <ftello64@plt+0xe490>
   1fc6c:	mov	r1, r5
   1fc70:	mov	r0, sl
   1fc74:	bl	1f628 <ftello64@plt+0xdfb8>
   1fc78:	str	r0, [sp, #76]	; 0x4c
   1fc7c:	cmp	r0, #0
   1fc80:	beq	1fb1c <ftello64@plt+0xe4ac>
   1fc84:	b	1fb00 <ftello64@plt+0xe490>
   1fc88:	ldr	r8, [sp, #60]	; 0x3c
   1fc8c:	ldr	r3, [sp, #20]
   1fc90:	add	r3, r3, #1
   1fc94:	mov	r2, r3
   1fc98:	str	r3, [sp, #20]
   1fc9c:	ldr	r3, [r8, #4]
   1fca0:	cmp	r3, r2
   1fca4:	ble	1fd14 <ftello64@plt+0xe6a4>
   1fca8:	ldr	r3, [r8, #8]
   1fcac:	ldr	r2, [sp, #20]
   1fcb0:	ldr	r9, [r3, r2, lsl #2]
   1fcb4:	ldr	r3, [sp, #32]
   1fcb8:	ldr	r4, [r3]
   1fcbc:	add	r4, r4, r9, lsl #3
   1fcc0:	ldrb	r3, [r4, #4]
   1fcc4:	cmp	r3, #4
   1fcc8:	bne	1fc8c <ftello64@plt+0xe61c>
   1fccc:	ldr	r3, [r4, #4]
   1fcd0:	ldr	r2, [pc, #84]	; 1fd2c <ftello64@plt+0xe6bc>
   1fcd4:	tst	r3, r2
   1fcd8:	beq	1f69c <ftello64@plt+0xe02c>
   1fcdc:	ldr	r2, [sl, #88]	; 0x58
   1fce0:	ldr	r1, [sp, #28]
   1fce4:	mov	r0, sl
   1fce8:	bl	1b9d0 <ftello64@plt+0xa360>
   1fcec:	ldr	r3, [r4, #4]
   1fcf0:	lsl	r3, r3, #14
   1fcf4:	lsr	r3, r3, #22
   1fcf8:	tst	r3, #4
   1fcfc:	beq	1f66c <ftello64@plt+0xdffc>
   1fd00:	tst	r0, #1
   1fd04:	beq	1fc8c <ftello64@plt+0xe61c>
   1fd08:	tst	r3, #8
   1fd0c:	bne	1fc8c <ftello64@plt+0xe61c>
   1fd10:	b	1f67c <ftello64@plt+0xe00c>
   1fd14:	mov	r3, #0
   1fd18:	str	r3, [sp, #76]	; 0x4c
   1fd1c:	b	1fb00 <ftello64@plt+0xe490>
   1fd20:	mov	r3, #12
   1fd24:	str	r3, [sp, #76]	; 0x4c
   1fd28:	b	1fb00 <ftello64@plt+0xe490>
   1fd2c:	andeq	pc, r3, r0, lsl #30
   1fd30:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1fd34:	sub	sp, sp, #16
   1fd38:	mov	r8, r0
   1fd3c:	mov	r4, r1
   1fd40:	mov	r5, r2
   1fd44:	ldr	r7, [r1, #84]	; 0x54
   1fd48:	ldr	r6, [r1, #40]	; 0x28
   1fd4c:	ldr	r3, [r1, #104]	; 0x68
   1fd50:	cmp	r6, r3
   1fd54:	ble	1fdb0 <ftello64@plt+0xe740>
   1fd58:	ldr	r3, [r1, #100]	; 0x64
   1fd5c:	str	r2, [r3, r6, lsl #2]
   1fd60:	str	r6, [r1, #104]	; 0x68
   1fd64:	ldr	r3, [r7, #76]	; 0x4c
   1fd68:	cmp	r3, #0
   1fd6c:	cmpne	r5, #0
   1fd70:	moveq	r0, r5
   1fd74:	beq	1fda8 <ftello64@plt+0xe738>
   1fd78:	add	r7, r5, #4
   1fd7c:	mov	r2, r6
   1fd80:	mov	r1, r7
   1fd84:	mov	r0, r4
   1fd88:	bl	1bc64 <ftello64@plt+0xa5f4>
   1fd8c:	str	r0, [r8]
   1fd90:	cmp	r0, #0
   1fd94:	bne	1fe98 <ftello64@plt+0xe828>
   1fd98:	ldrb	r3, [r5, #52]	; 0x34
   1fd9c:	tst	r3, #64	; 0x40
   1fda0:	moveq	r0, r5
   1fda4:	bne	1fe74 <ftello64@plt+0xe804>
   1fda8:	add	sp, sp, #16
   1fdac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fdb0:	ldr	r9, [r1, #100]	; 0x64
   1fdb4:	ldr	r3, [r9, r6, lsl #2]
   1fdb8:	cmp	r3, #0
   1fdbc:	streq	r2, [r9, r6, lsl #2]
   1fdc0:	beq	1fd64 <ftello64@plt+0xe6f4>
   1fdc4:	ldr	r2, [r3, #40]	; 0x28
   1fdc8:	cmp	r5, #0
   1fdcc:	beq	1fe38 <ftello64@plt+0xe7c8>
   1fdd0:	ldr	r9, [r5, #40]	; 0x28
   1fdd4:	mov	r1, r9
   1fdd8:	add	r0, sp, #4
   1fddc:	bl	191dc <ftello64@plt+0x7b6c>
   1fde0:	str	r0, [r8]
   1fde4:	cmp	r0, #0
   1fde8:	movne	r0, #0
   1fdec:	bne	1fda8 <ftello64@plt+0xe738>
   1fdf0:	ldr	r1, [r4, #40]	; 0x28
   1fdf4:	ldr	r2, [r4, #88]	; 0x58
   1fdf8:	sub	r1, r1, #1
   1fdfc:	mov	r0, r4
   1fe00:	bl	1b9d0 <ftello64@plt+0xa360>
   1fe04:	ldr	sl, [r4, #100]	; 0x64
   1fe08:	mov	r3, r0
   1fe0c:	add	r2, sp, #4
   1fe10:	mov	r1, r7
   1fe14:	mov	r0, r8
   1fe18:	bl	1a918 <ftello64@plt+0x92a8>
   1fe1c:	mov	r5, r0
   1fe20:	str	r0, [sl, r6, lsl #2]
   1fe24:	cmp	r9, #0
   1fe28:	beq	1fd64 <ftello64@plt+0xe6f4>
   1fe2c:	ldr	r0, [sp, #12]
   1fe30:	bl	14f9c <ftello64@plt+0x392c>
   1fe34:	b	1fd64 <ftello64@plt+0xe6f4>
   1fe38:	add	r5, sp, #4
   1fe3c:	ldm	r2, {r0, r1, r2}
   1fe40:	stm	r5, {r0, r1, r2}
   1fe44:	ldr	r2, [r4, #88]	; 0x58
   1fe48:	sub	r1, r6, #1
   1fe4c:	mov	r0, r4
   1fe50:	bl	1b9d0 <ftello64@plt+0xa360>
   1fe54:	mov	r3, r0
   1fe58:	mov	r2, r5
   1fe5c:	mov	r1, r7
   1fe60:	mov	r0, r8
   1fe64:	bl	1a918 <ftello64@plt+0x92a8>
   1fe68:	mov	r5, r0
   1fe6c:	str	r0, [r9, r6, lsl #2]
   1fe70:	b	1fd64 <ftello64@plt+0xe6f4>
   1fe74:	mov	r1, r7
   1fe78:	mov	r0, r4
   1fe7c:	bl	1f628 <ftello64@plt+0xdfb8>
   1fe80:	str	r0, [r8]
   1fe84:	cmp	r0, #0
   1fe88:	bne	1fea0 <ftello64@plt+0xe830>
   1fe8c:	ldr	r3, [r4, #100]	; 0x64
   1fe90:	ldr	r0, [r3, r6, lsl #2]
   1fe94:	b	1fda8 <ftello64@plt+0xe738>
   1fe98:	mov	r0, #0
   1fe9c:	b	1fda8 <ftello64@plt+0xe738>
   1fea0:	mov	r0, #0
   1fea4:	b	1fda8 <ftello64@plt+0xe738>
   1fea8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1feac:	sub	sp, sp, #92	; 0x5c
   1feb0:	str	r0, [sp, #28]
   1feb4:	mov	sl, r1
   1feb8:	mov	fp, r2
   1febc:	mov	r5, r3
   1fec0:	ldr	r6, [r0, #84]	; 0x54
   1fec4:	mov	r3, #0
   1fec8:	str	r3, [sp, #84]	; 0x54
   1fecc:	lsl	r3, r2, #2
   1fed0:	str	r3, [sp, #32]
   1fed4:	ldr	r3, [r0, #100]	; 0x64
   1fed8:	ldr	r3, [r3, r2, lsl #2]
   1fedc:	cmp	r3, #0
   1fee0:	addne	r3, r3, #4
   1fee4:	moveq	r3, #0
   1fee8:	str	r3, [sp, #12]
   1feec:	ldr	r3, [r5, #4]
   1fef0:	cmp	r3, #0
   1fef4:	bne	1ff3c <ftello64@plt+0xe8cc>
   1fef8:	ldr	r3, [r1]
   1fefc:	mov	r2, #0
   1ff00:	str	r2, [r3, fp, lsl #2]
   1ff04:	ldr	r3, [sp, #12]
   1ff08:	cmp	r3, #0
   1ff0c:	moveq	r4, #0
   1ff10:	beq	1ff30 <ftello64@plt+0xe8c0>
   1ff14:	ldr	r3, [sp, #28]
   1ff18:	ldr	r3, [r3, #100]	; 0x64
   1ff1c:	ldr	r3, [r3, fp, lsl #2]
   1ff20:	ldrb	r3, [r3, #52]	; 0x34
   1ff24:	tst	r3, #64	; 0x40
   1ff28:	moveq	r4, #0
   1ff2c:	bne	201e4 <ftello64@plt+0xeb74>
   1ff30:	mov	r0, r4
   1ff34:	add	sp, sp, #92	; 0x5c
   1ff38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ff3c:	ldr	r3, [sp, #12]
   1ff40:	cmp	r3, #0
   1ff44:	beq	201bc <ftello64@plt+0xeb4c>
   1ff48:	add	r0, sp, #88	; 0x58
   1ff4c:	mov	r3, #0
   1ff50:	str	r3, [r0, #-32]!	; 0xffffffe0
   1ff54:	mov	r2, r5
   1ff58:	mov	r1, r6
   1ff5c:	bl	1e918 <ftello64@plt+0xd2a8>
   1ff60:	mov	r7, r0
   1ff64:	ldr	r4, [sp, #56]	; 0x38
   1ff68:	cmp	r4, #0
   1ff6c:	bne	1ff30 <ftello64@plt+0xe8c0>
   1ff70:	ldr	r3, [r0, #28]
   1ff74:	cmp	r3, #0
   1ff78:	bne	1ffdc <ftello64@plt+0xe96c>
   1ff7c:	add	r8, r0, #28
   1ff80:	ldr	r1, [r5, #4]
   1ff84:	mov	r0, r8
   1ff88:	bl	18cd4 <ftello64@plt+0x7664>
   1ff8c:	str	r0, [sp, #56]	; 0x38
   1ff90:	cmp	r0, #0
   1ff94:	bne	204a4 <ftello64@plt+0xee34>
   1ff98:	ldr	r3, [r5, #4]
   1ff9c:	cmp	r3, #0
   1ffa0:	ble	1ffdc <ftello64@plt+0xe96c>
   1ffa4:	ldr	r3, [r5, #8]
   1ffa8:	ldr	r1, [r3, r4, lsl #2]
   1ffac:	add	r1, r1, r1, lsl #1
   1ffb0:	ldr	r3, [r6, #28]
   1ffb4:	add	r1, r3, r1, lsl #2
   1ffb8:	mov	r0, r8
   1ffbc:	bl	1b5fc <ftello64@plt+0x9f8c>
   1ffc0:	str	r0, [sp, #56]	; 0x38
   1ffc4:	cmp	r0, #0
   1ffc8:	bne	204ac <ftello64@plt+0xee3c>
   1ffcc:	add	r4, r4, #1
   1ffd0:	ldr	r3, [r5, #4]
   1ffd4:	cmp	r4, r3
   1ffd8:	blt	1ffa4 <ftello64@plt+0xe934>
   1ffdc:	add	r2, r7, #28
   1ffe0:	ldr	r1, [sp, #12]
   1ffe4:	mov	r0, r5
   1ffe8:	bl	18fa0 <ftello64@plt+0x7930>
   1ffec:	mov	r4, r0
   1fff0:	str	r0, [sp, #84]	; 0x54
   1fff4:	cmp	r0, #0
   1fff8:	bne	1ff30 <ftello64@plt+0xe8c0>
   1fffc:	ldr	r3, [sl, #20]
   20000:	cmp	r3, #0
   20004:	bne	20030 <ftello64@plt+0xe9c0>
   20008:	ldr	r4, [sl]
   2000c:	mov	r2, r5
   20010:	mov	r1, r6
   20014:	add	r0, sp, #84	; 0x54
   20018:	bl	1e918 <ftello64@plt+0xd2a8>
   2001c:	str	r0, [r4, fp, lsl #2]
   20020:	ldr	r4, [sp, #84]	; 0x54
   20024:	cmp	r4, #0
   20028:	beq	1ff14 <ftello64@plt+0xe8a4>
   2002c:	b	1ff30 <ftello64@plt+0xe8c0>
   20030:	ldr	r3, [sp, #28]
   20034:	ldr	r3, [r3, #116]	; 0x74
   20038:	str	r3, [sp, #20]
   2003c:	ble	204b4 <ftello64@plt+0xee44>
   20040:	mov	r7, #0
   20044:	b	20500 <ftello64@plt+0xee90>
   20048:	ldr	lr, [r5, #4]
   2004c:	cmp	lr, #0
   20050:	ble	204f0 <ftello64@plt+0xee80>
   20054:	ldr	r3, [r5, #8]
   20058:	add	lr, r3, lr, lsl #2
   2005c:	mvn	r2, #0
   20060:	mov	r4, r2
   20064:	mov	r1, r2
   20068:	b	20080 <ftello64@plt+0xea10>
   2006c:	ldr	ip, [r0, r2, lsl #3]
   20070:	cmp	r8, ip
   20074:	moveq	r1, r2
   20078:	cmp	lr, r3
   2007c:	beq	200ac <ftello64@plt+0xea3c>
   20080:	ldr	r2, [r3], #4
   20084:	add	ip, r0, r2, lsl #3
   20088:	ldrb	ip, [ip, #4]
   2008c:	cmp	ip, #8
   20090:	beq	2006c <ftello64@plt+0xe9fc>
   20094:	cmp	ip, #9
   20098:	bne	20078 <ftello64@plt+0xea08>
   2009c:	ldr	ip, [r0, r2, lsl #3]
   200a0:	cmp	r8, ip
   200a4:	moveq	r4, r2
   200a8:	b	20078 <ftello64@plt+0xea08>
   200ac:	str	r4, [sp, #16]
   200b0:	cmp	r1, #0
   200b4:	blt	204e4 <ftello64@plt+0xee74>
   200b8:	ldr	r3, [sp, #12]
   200bc:	mov	r2, r5
   200c0:	mov	r0, r6
   200c4:	bl	1d130 <ftello64@plt+0xbac0>
   200c8:	cmp	r0, #0
   200cc:	bne	20558 <ftello64@plt+0xeee8>
   200d0:	cmp	r4, #0
   200d4:	blt	204f0 <ftello64@plt+0xee80>
   200d8:	ldr	r3, [r5, #4]
   200dc:	cmp	r3, #0
   200e0:	ble	204f0 <ftello64@plt+0xee80>
   200e4:	mov	r8, #0
   200e8:	b	200fc <ftello64@plt+0xea8c>
   200ec:	add	r8, r8, #1
   200f0:	ldr	r3, [r5, #4]
   200f4:	cmp	r8, r3
   200f8:	bge	204f0 <ftello64@plt+0xee80>
   200fc:	ldr	r3, [r5, #8]
   20100:	ldr	r9, [r3, r8, lsl #2]
   20104:	add	r4, r9, r9, lsl #1
   20108:	lsl	r4, r4, #2
   2010c:	ldr	r0, [r6, #28]
   20110:	ldr	r1, [sp, #16]
   20114:	add	r0, r0, r4
   20118:	bl	17d24 <ftello64@plt+0x66b4>
   2011c:	cmp	r0, #0
   20120:	bne	200ec <ftello64@plt+0xea7c>
   20124:	ldr	r0, [r6, #24]
   20128:	ldr	r1, [sp, #16]
   2012c:	add	r0, r0, r4
   20130:	bl	17d24 <ftello64@plt+0x66b4>
   20134:	cmp	r0, #0
   20138:	bne	200ec <ftello64@plt+0xea7c>
   2013c:	ldr	r3, [sp, #12]
   20140:	mov	r2, r5
   20144:	mov	r1, r9
   20148:	mov	r0, r6
   2014c:	bl	1d130 <ftello64@plt+0xbac0>
   20150:	cmp	r0, #0
   20154:	bne	20560 <ftello64@plt+0xeef0>
   20158:	sub	r8, r8, #1
   2015c:	b	200ec <ftello64@plt+0xea7c>
   20160:	add	r9, r9, #1
   20164:	ldr	r3, [r5, #4]
   20168:	cmp	r9, r3
   2016c:	bge	204f0 <ftello64@plt+0xee80>
   20170:	ldr	r3, [r5, #8]
   20174:	ldr	r1, [r3, r9, lsl #2]
   20178:	ldr	r2, [r6]
   2017c:	add	r3, r2, r1, lsl #3
   20180:	ldrb	r3, [r3, #4]
   20184:	sub	r3, r3, #8
   20188:	cmp	r3, #1
   2018c:	bhi	20160 <ftello64@plt+0xeaf0>
   20190:	ldr	r3, [r2, r1, lsl #3]
   20194:	cmp	r8, r3
   20198:	bne	20160 <ftello64@plt+0xeaf0>
   2019c:	ldr	r3, [sp, #12]
   201a0:	mov	r2, r5
   201a4:	mov	r0, r6
   201a8:	bl	1d130 <ftello64@plt+0xbac0>
   201ac:	cmp	r0, #0
   201b0:	beq	20160 <ftello64@plt+0xeaf0>
   201b4:	mov	r4, r0
   201b8:	b	1ff30 <ftello64@plt+0xe8c0>
   201bc:	ldr	r4, [r1]
   201c0:	mov	r2, r5
   201c4:	mov	r1, r6
   201c8:	add	r0, sp, #84	; 0x54
   201cc:	bl	1e918 <ftello64@plt+0xd2a8>
   201d0:	str	r0, [r4, fp, lsl #2]
   201d4:	ldr	r4, [sp, #84]	; 0x54
   201d8:	cmp	r4, #0
   201dc:	beq	1ff04 <ftello64@plt+0xe894>
   201e0:	b	1ff30 <ftello64@plt+0xe8c0>
   201e4:	mov	r1, fp
   201e8:	ldr	r4, [sp, #28]
   201ec:	mov	r0, r4
   201f0:	bl	18348 <ftello64@plt+0x6cd8>
   201f4:	str	r0, [sp, #44]	; 0x2c
   201f8:	cmn	r0, #1
   201fc:	moveq	r4, #0
   20200:	beq	1ff30 <ftello64@plt+0xe8c0>
   20204:	ldr	r9, [r4, #84]	; 0x54
   20208:	mov	r3, #0
   2020c:	str	r3, [sp, #56]	; 0x38
   20210:	ldr	r1, [sp, #12]
   20214:	ldr	r3, [r1, #4]
   20218:	cmp	r3, #0
   2021c:	ble	2049c <ftello64@plt+0xee2c>
   20220:	add	r3, r0, r0, lsl #1
   20224:	lsl	r3, r3, #3
   20228:	str	r3, [sp, #48]	; 0x30
   2022c:	mov	r3, #0
   20230:	str	r3, [sp, #16]
   20234:	add	r3, sl, #16
   20238:	str	r3, [sp, #40]	; 0x28
   2023c:	add	r3, fp, #1
   20240:	str	r3, [sp, #52]	; 0x34
   20244:	str	fp, [sp, #12]
   20248:	mov	fp, r1
   2024c:	b	20414 <ftello64@plt+0xeda4>
   20250:	ldr	r3, [sl, #12]
   20254:	ldr	r1, [sp, #12]
   20258:	cmp	r1, r3
   2025c:	bne	20438 <ftello64@plt+0xedc8>
   20260:	b	203f8 <ftello64@plt+0xed88>
   20264:	add	ip, sp, #56	; 0x38
   20268:	mov	lr, sl
   2026c:	ldm	lr!, {r0, r1, r2, r3}
   20270:	stmia	ip!, {r0, r1, r2, r3}
   20274:	ldm	lr, {r0, r1, r2}
   20278:	stm	ip, {r0, r1, r2}
   2027c:	ldr	r1, [sp, #40]	; 0x28
   20280:	add	r0, sp, #72	; 0x48
   20284:	bl	19160 <ftello64@plt+0x7af0>
   20288:	cmp	r0, #0
   2028c:	beq	20388 <ftello64@plt+0xed18>
   20290:	mov	r4, r0
   20294:	b	20474 <ftello64@plt+0xee04>
   20298:	ldr	r3, [sp, #56]	; 0x38
   2029c:	ldr	r2, [sp, #32]
   202a0:	str	r4, [r3, r2]
   202a4:	mov	r1, r5
   202a8:	add	r0, sp, #72	; 0x48
   202ac:	bl	17d24 <ftello64@plt+0x66b4>
   202b0:	sub	r1, r0, #1
   202b4:	add	r0, sp, #72	; 0x48
   202b8:	bl	17dbc <ftello64@plt+0x674c>
   202bc:	ldr	r3, [sp, #28]
   202c0:	ldr	r4, [r3, #116]	; 0x74
   202c4:	add	r4, r4, r6
   202c8:	add	r5, r5, #1
   202cc:	add	r2, r4, #24
   202d0:	add	r6, r6, #24
   202d4:	ldrb	r3, [r4, #20]
   202d8:	cmp	r3, #0
   202dc:	beq	203f4 <ftello64@plt+0xed84>
   202e0:	mov	r4, r2
   202e4:	ldr	r3, [r4]
   202e8:	cmp	r7, r3
   202ec:	bne	202c8 <ftello64@plt+0xec58>
   202f0:	ldr	r3, [r4, #12]
   202f4:	ldr	r2, [r4, #8]
   202f8:	sub	r3, r3, r2
   202fc:	ldr	r2, [sp, #12]
   20300:	add	r8, r2, r3
   20304:	cmp	r3, #0
   20308:	ldrne	r3, [r9, #12]
   2030c:	ldrne	r2, [sp, #20]
   20310:	ldrne	fp, [r3, r2]
   20314:	ldreq	r3, [r9, #20]
   20318:	ldreq	r2, [sp, #24]
   2031c:	addeq	r3, r3, r2
   20320:	ldreq	r3, [r3, #8]
   20324:	ldreq	fp, [r3]
   20328:	ldr	r3, [sl, #12]
   2032c:	cmp	r8, r3
   20330:	bgt	202c8 <ftello64@plt+0xec58>
   20334:	ldr	r3, [sl]
   20338:	ldr	r0, [r3, r8, lsl #2]
   2033c:	cmp	r0, #0
   20340:	beq	202c8 <ftello64@plt+0xec58>
   20344:	mov	r1, fp
   20348:	add	r0, r0, #4
   2034c:	bl	17d24 <ftello64@plt+0x66b4>
   20350:	cmp	r0, #0
   20354:	beq	202c8 <ftello64@plt+0xec58>
   20358:	str	r8, [sp, #4]
   2035c:	str	fp, [sp]
   20360:	ldr	r3, [sp, #12]
   20364:	mov	r2, r7
   20368:	ldr	r1, [sp, #40]	; 0x28
   2036c:	ldr	r0, [sp, #28]
   20370:	bl	183f8 <ftello64@plt+0x6d88>
   20374:	cmp	r0, #0
   20378:	bne	202c8 <ftello64@plt+0xec58>
   2037c:	ldr	r3, [sp, #56]	; 0x38
   20380:	cmp	r3, #0
   20384:	beq	20264 <ftello64@plt+0xebf4>
   20388:	str	r7, [sp, #64]	; 0x40
   2038c:	ldr	r3, [sp, #12]
   20390:	str	r3, [sp, #68]	; 0x44
   20394:	mov	r1, r5
   20398:	add	r0, sp, #72	; 0x48
   2039c:	bl	1b0b8 <ftello64@plt+0x9a48>
   203a0:	cmp	r0, #0
   203a4:	beq	2048c <ftello64@plt+0xee1c>
   203a8:	ldr	r3, [sp, #56]	; 0x38
   203ac:	ldr	r2, [sp, #32]
   203b0:	ldr	r4, [r3, r2]
   203b4:	add	r1, sp, #56	; 0x38
   203b8:	ldr	r0, [sp, #28]
   203bc:	bl	20568 <ftello64@plt+0xeef8>
   203c0:	cmp	r0, #0
   203c4:	bne	20494 <ftello64@plt+0xee24>
   203c8:	ldr	r1, [sl, #4]
   203cc:	cmp	r1, #0
   203d0:	beq	20298 <ftello64@plt+0xec28>
   203d4:	ldr	r3, [sp, #52]	; 0x34
   203d8:	ldr	r2, [sp, #56]	; 0x38
   203dc:	mov	r0, r9
   203e0:	bl	1eb20 <ftello64@plt+0xd4b0>
   203e4:	cmp	r0, #0
   203e8:	beq	20298 <ftello64@plt+0xec28>
   203ec:	mov	r4, r0
   203f0:	b	20474 <ftello64@plt+0xee04>
   203f4:	ldr	fp, [sp, #36]	; 0x24
   203f8:	ldr	r3, [sp, #16]
   203fc:	add	r3, r3, #1
   20400:	mov	r2, r3
   20404:	str	r3, [sp, #16]
   20408:	ldr	r3, [fp, #4]
   2040c:	cmp	r2, r3
   20410:	bge	20470 <ftello64@plt+0xee00>
   20414:	ldr	r3, [fp, #8]
   20418:	ldr	r2, [sp, #16]
   2041c:	ldr	r7, [r3, r2, lsl #2]
   20420:	ldr	r3, [r9]
   20424:	add	r3, r3, r7, lsl #3
   20428:	ldrb	r2, [r3, #4]
   2042c:	ldr	r3, [sl, #8]
   20430:	cmp	r7, r3
   20434:	beq	20250 <ftello64@plt+0xebe0>
   20438:	cmp	r2, #4
   2043c:	bne	203f8 <ftello64@plt+0xed88>
   20440:	ldr	r3, [sp, #28]
   20444:	ldr	r4, [r3, #116]	; 0x74
   20448:	ldr	r6, [sp, #48]	; 0x30
   2044c:	add	r4, r4, r6
   20450:	add	r3, r7, r7, lsl #1
   20454:	lsl	r3, r3, #2
   20458:	str	r3, [sp, #24]
   2045c:	lsl	r3, r7, #2
   20460:	str	r3, [sp, #20]
   20464:	ldr	r5, [sp, #44]	; 0x2c
   20468:	str	fp, [sp, #36]	; 0x24
   2046c:	b	202e4 <ftello64@plt+0xec74>
   20470:	mov	r4, #0
   20474:	ldr	r3, [sp, #56]	; 0x38
   20478:	cmp	r3, #0
   2047c:	beq	1ff30 <ftello64@plt+0xe8c0>
   20480:	ldr	r0, [sp, #80]	; 0x50
   20484:	bl	14f9c <ftello64@plt+0x392c>
   20488:	b	1ff30 <ftello64@plt+0xe8c0>
   2048c:	mov	r4, #12
   20490:	b	20474 <ftello64@plt+0xee04>
   20494:	mov	r4, r0
   20498:	b	20474 <ftello64@plt+0xee04>
   2049c:	mov	r4, #0
   204a0:	b	1ff30 <ftello64@plt+0xe8c0>
   204a4:	mov	r4, #12
   204a8:	b	1ff30 <ftello64@plt+0xe8c0>
   204ac:	mov	r4, #12
   204b0:	b	1ff30 <ftello64@plt+0xe8c0>
   204b4:	add	r0, sp, #88	; 0x58
   204b8:	mov	r3, #0
   204bc:	str	r3, [r0, #-4]!
   204c0:	ldr	r4, [sl]
   204c4:	mov	r2, r5
   204c8:	mov	r1, r6
   204cc:	bl	1e918 <ftello64@plt+0xd2a8>
   204d0:	str	r0, [r4, fp, lsl #2]
   204d4:	ldr	r4, [sp, #84]	; 0x54
   204d8:	cmp	r4, #0
   204dc:	beq	1ff14 <ftello64@plt+0xe8a4>
   204e0:	b	1ff30 <ftello64@plt+0xe8c0>
   204e4:	ldr	r3, [sp, #16]
   204e8:	cmp	r3, #0
   204ec:	bge	200e4 <ftello64@plt+0xea74>
   204f0:	add	r7, r7, #1
   204f4:	ldr	r3, [sl, #20]
   204f8:	cmp	r7, r3
   204fc:	bge	204b4 <ftello64@plt+0xee44>
   20500:	ldr	r3, [sl, #24]
   20504:	ldr	r3, [r3, r7, lsl #2]
   20508:	add	r3, r3, r3, lsl #1
   2050c:	ldr	ip, [sp, #20]
   20510:	add	r2, ip, r3, lsl #3
   20514:	ldr	r1, [r2, #8]
   20518:	cmp	fp, r1
   2051c:	ble	204f0 <ftello64@plt+0xee80>
   20520:	ldr	r1, [r2, #4]
   20524:	cmp	fp, r1
   20528:	bgt	204f0 <ftello64@plt+0xee80>
   2052c:	ldr	r0, [r6]
   20530:	ldr	r3, [ip, r3, lsl #3]
   20534:	ldr	r8, [r0, r3, lsl #3]
   20538:	ldr	r3, [r2, #12]
   2053c:	cmp	fp, r3
   20540:	beq	20048 <ftello64@plt+0xe9d8>
   20544:	ldr	r3, [r5, #4]
   20548:	cmp	r3, #0
   2054c:	movgt	r9, #0
   20550:	bgt	20170 <ftello64@plt+0xeb00>
   20554:	b	204f0 <ftello64@plt+0xee80>
   20558:	mov	r4, r0
   2055c:	b	1ff30 <ftello64@plt+0xe8c0>
   20560:	mov	r4, r0
   20564:	b	1ff30 <ftello64@plt+0xe8c0>
   20568:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2056c:	sub	sp, sp, #60	; 0x3c
   20570:	mov	r5, r0
   20574:	str	r0, [sp, #12]
   20578:	mov	r9, r1
   2057c:	ldr	fp, [r1, #12]
   20580:	lsl	r3, fp, #2
   20584:	str	r3, [sp, #16]
   20588:	ldr	r1, [r1, #8]
   2058c:	add	r0, sp, #44	; 0x2c
   20590:	bl	18c90 <ftello64@plt+0x7620>
   20594:	subs	r4, r0, #0
   20598:	bne	2082c <ftello64@plt+0xf1bc>
   2059c:	add	r3, sp, #44	; 0x2c
   205a0:	mov	r2, fp
   205a4:	mov	r1, r9
   205a8:	mov	r0, r5
   205ac:	bl	1fea8 <ftello64@plt+0xe838>
   205b0:	subs	r3, r0, #0
   205b4:	str	r3, [sp, #36]	; 0x24
   205b8:	bne	20818 <ftello64@plt+0xf1a8>
   205bc:	cmp	fp, #0
   205c0:	ldrle	r4, [sp, #36]	; 0x24
   205c4:	ble	20824 <ftello64@plt+0xf1b4>
   205c8:	mov	r3, #0
   205cc:	str	r3, [sp, #32]
   205d0:	add	r3, r9, #16
   205d4:	str	r3, [sp, #28]
   205d8:	mov	sl, fp
   205dc:	mov	fp, r9
   205e0:	b	2077c <ftello64@plt+0xf10c>
   205e4:	ldr	r2, [sp, #16]
   205e8:	mov	r1, #0
   205ec:	bl	11550 <memset@plt>
   205f0:	ldr	r0, [sp, #52]	; 0x34
   205f4:	bl	14f9c <ftello64@plt+0x392c>
   205f8:	ldr	r4, [sp, #36]	; 0x24
   205fc:	b	2082c <ftello64@plt+0xf1bc>
   20600:	ldr	r3, [fp, #12]
   20604:	str	r3, [sp, #20]
   20608:	ldr	r2, [sp, #12]
   2060c:	ldr	r3, [r2, #84]	; 0x54
   20610:	mov	r0, r3
   20614:	mov	r3, sl
   20618:	mov	r1, r4
   2061c:	str	r0, [sp, #24]
   20620:	bl	1ce04 <ftello64@plt+0xb794>
   20624:	subs	r9, r0, #0
   20628:	ble	20670 <ftello64@plt+0xf000>
   2062c:	add	r3, sl, r9
   20630:	ldr	r2, [sp, #20]
   20634:	cmp	r2, r3
   20638:	blt	20678 <ftello64@plt+0xf008>
   2063c:	ldr	r2, [fp]
   20640:	ldr	r0, [r2, r3, lsl #2]
   20644:	cmp	r0, #0
   20648:	beq	206f8 <ftello64@plt+0xf088>
   2064c:	ldr	r3, [sp, #24]
   20650:	ldr	r3, [r3, #12]
   20654:	ldr	r2, [sp, #8]
   20658:	ldr	r1, [r3, r2, lsl #2]
   2065c:	add	r0, r0, #4
   20660:	bl	17d24 <ftello64@plt+0x66b4>
   20664:	cmp	r0, #0
   20668:	beq	206f8 <ftello64@plt+0xf088>
   2066c:	b	20678 <ftello64@plt+0xf008>
   20670:	cmp	r9, #0
   20674:	beq	206f8 <ftello64@plt+0xf088>
   20678:	ldr	r3, [fp, #20]
   2067c:	cmp	r3, #0
   20680:	beq	206b0 <ftello64@plt+0xf040>
   20684:	ldr	r3, [r8, #12]
   20688:	ldr	r2, [sp, #8]
   2068c:	ldr	r2, [r3, r2, lsl #2]
   20690:	str	sl, [sp, #4]
   20694:	str	r4, [sp]
   20698:	add	r3, sl, r9
   2069c:	ldr	r1, [sp, #28]
   206a0:	ldr	r0, [sp, #12]
   206a4:	bl	183f8 <ftello64@plt+0x6d88>
   206a8:	cmp	r0, #0
   206ac:	bne	206c4 <ftello64@plt+0xf054>
   206b0:	mov	r1, r4
   206b4:	add	r0, sp, #44	; 0x2c
   206b8:	bl	1b0b8 <ftello64@plt+0x9a48>
   206bc:	cmp	r0, #0
   206c0:	beq	20820 <ftello64@plt+0xf1b0>
   206c4:	add	r5, r5, #1
   206c8:	ldr	r3, [r7, #20]
   206cc:	cmp	r5, r3
   206d0:	bge	2074c <ftello64@plt+0xf0dc>
   206d4:	ldr	r3, [r7, #24]
   206d8:	ldr	r4, [r3, r5, lsl #2]
   206dc:	str	r4, [sp, #8]
   206e0:	lsl	r6, r4, #3
   206e4:	ldr	r3, [r8]
   206e8:	add	r3, r3, r6
   206ec:	ldrb	r3, [r3, #6]
   206f0:	tst	r3, #16
   206f4:	bne	20600 <ftello64@plt+0xef90>
   206f8:	ldr	r1, [r8]
   206fc:	mov	r2, sl
   20700:	add	r1, r1, r6
   20704:	ldr	r0, [sp, #12]
   20708:	bl	1bae4 <ftello64@plt+0xa474>
   2070c:	cmp	r0, #0
   20710:	beq	206c4 <ftello64@plt+0xf054>
   20714:	ldr	r3, [fp]
   20718:	ldr	r2, [sp, #16]
   2071c:	ldr	r0, [r3, r2]
   20720:	cmp	r0, #0
   20724:	beq	206c4 <ftello64@plt+0xf054>
   20728:	ldr	r3, [r8, #12]
   2072c:	ldr	r2, [sp, #8]
   20730:	ldr	r1, [r3, r2, lsl #2]
   20734:	add	r0, r0, #4
   20738:	bl	17d24 <ftello64@plt+0x66b4>
   2073c:	cmp	r0, #0
   20740:	beq	206c4 <ftello64@plt+0xf054>
   20744:	mov	r9, #1
   20748:	b	20678 <ftello64@plt+0xf008>
   2074c:	add	r3, sp, #44	; 0x2c
   20750:	mov	r2, sl
   20754:	mov	r1, fp
   20758:	ldr	r0, [sp, #12]
   2075c:	bl	1fea8 <ftello64@plt+0xe838>
   20760:	cmp	r0, #0
   20764:	bne	20808 <ftello64@plt+0xf198>
   20768:	ldr	r3, [sp, #16]
   2076c:	sub	r3, r3, #4
   20770:	str	r3, [sp, #16]
   20774:	cmp	sl, #0
   20778:	beq	20810 <ftello64@plt+0xf1a0>
   2077c:	ldr	r0, [fp]
   20780:	ldr	r3, [sp, #16]
   20784:	ldr	r3, [r0, r3]
   20788:	cmp	r3, #0
   2078c:	ldreq	r3, [sp, #32]
   20790:	addeq	r3, r3, #1
   20794:	movne	r3, #0
   20798:	str	r3, [sp, #32]
   2079c:	ldr	r3, [sp, #12]
   207a0:	ldr	r3, [r3, #120]	; 0x78
   207a4:	ldr	r2, [sp, #32]
   207a8:	cmp	r2, r3
   207ac:	bgt	205e4 <ftello64@plt+0xef74>
   207b0:	mov	r3, #0
   207b4:	str	r3, [sp, #48]	; 0x30
   207b8:	sub	sl, sl, #1
   207bc:	ldr	r2, [sp, #12]
   207c0:	ldr	r3, [r2, #100]	; 0x64
   207c4:	ldr	r1, [sp, #16]
   207c8:	add	r3, r3, r1
   207cc:	ldr	r7, [r3, #-4]
   207d0:	cmp	r7, #0
   207d4:	beq	2074c <ftello64@plt+0xf0dc>
   207d8:	ldr	r8, [r2, #84]	; 0x54
   207dc:	ldr	r3, [r7, #20]
   207e0:	cmp	r3, #0
   207e4:	ble	2074c <ftello64@plt+0xf0dc>
   207e8:	ldr	r3, [r7, #24]
   207ec:	ldr	r4, [r3]
   207f0:	str	r4, [sp, #8]
   207f4:	lsl	r6, r4, #3
   207f8:	ldr	r3, [r8]
   207fc:	add	r3, r3, r6
   20800:	mov	r5, #0
   20804:	b	206ec <ftello64@plt+0xf07c>
   20808:	mov	r4, r0
   2080c:	b	20824 <ftello64@plt+0xf1b4>
   20810:	mov	r4, r0
   20814:	b	20824 <ftello64@plt+0xf1b4>
   20818:	ldr	r4, [sp, #36]	; 0x24
   2081c:	b	20824 <ftello64@plt+0xf1b4>
   20820:	mov	r4, #12
   20824:	ldr	r0, [sp, #52]	; 0x34
   20828:	bl	14f9c <ftello64@plt+0x392c>
   2082c:	mov	r0, r4
   20830:	add	sp, sp, #60	; 0x3c
   20834:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20838:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2083c:	sub	sp, sp, #412	; 0x19c
   20840:	mov	r6, r0
   20844:	str	r0, [sp, #24]
   20848:	str	r1, [sp, #36]	; 0x24
   2084c:	str	r2, [sp, #48]	; 0x30
   20850:	mov	r4, r3
   20854:	ldr	r5, [sp, #448]	; 0x1c0
   20858:	ldr	fp, [r0]
   2085c:	mov	r2, #136	; 0x88
   20860:	mov	r1, #0
   20864:	add	r0, sp, #268	; 0x10c
   20868:	bl	11550 <memset@plt>
   2086c:	str	fp, [sp, #352]	; 0x160
   20870:	ldr	r2, [r6, #16]
   20874:	cmp	r2, #0
   20878:	beq	20c14 <ftello64@plt+0xf5a4>
   2087c:	ldrb	r3, [r6, #28]
   20880:	subs	r1, r4, r5
   20884:	movne	r1, #1
   20888:	ands	r1, r1, r3, lsr #3
   2088c:	beq	20c20 <ftello64@plt+0xf5b0>
   20890:	and	r3, r3, #1
   20894:	cmp	r3, #0
   20898:	movne	r2, #0
   2089c:	str	r2, [sp, #52]	; 0x34
   208a0:	ldr	r3, [sp, #24]
   208a4:	ldr	r3, [r3, #24]
   208a8:	ldr	r2, [sp, #456]	; 0x1c8
   208ac:	cmp	r3, r2
   208b0:	subcc	r2, r2, #1
   208b4:	subcc	r3, r2, r3
   208b8:	movcs	r3, #0
   208bc:	str	r3, [sp, #64]	; 0x40
   208c0:	ldr	r2, [sp, #24]
   208c4:	ldr	r3, [r2, #8]
   208c8:	cmp	r3, #0
   208cc:	beq	21e1c <ftello64@plt+0x107ac>
   208d0:	ldr	r3, [fp, #36]	; 0x24
   208d4:	cmp	r3, #0
   208d8:	moveq	r3, #1
   208dc:	streq	r3, [sp, #28]
   208e0:	beq	21ea0 <ftello64@plt+0x10830>
   208e4:	ldr	r3, [fp, #40]	; 0x28
   208e8:	cmp	r3, #0
   208ec:	beq	21e28 <ftello64@plt+0x107b8>
   208f0:	ldr	r3, [fp, #44]	; 0x2c
   208f4:	cmp	r3, #0
   208f8:	moveq	r3, #1
   208fc:	streq	r3, [sp, #28]
   20900:	beq	21ea0 <ftello64@plt+0x10830>
   20904:	ldr	r3, [fp, #48]	; 0x30
   20908:	cmp	r3, #0
   2090c:	beq	21e34 <ftello64@plt+0x107c4>
   20910:	ldr	r3, [fp, #36]	; 0x24
   20914:	ldr	r3, [r3, #8]
   20918:	cmp	r3, #0
   2091c:	bne	20968 <ftello64@plt+0xf2f8>
   20920:	ldr	r3, [fp, #40]	; 0x28
   20924:	ldr	r3, [r3, #8]
   20928:	cmp	r3, #0
   2092c:	bne	20968 <ftello64@plt+0xf2f8>
   20930:	ldr	r3, [fp, #44]	; 0x2c
   20934:	ldr	r3, [r3, #8]
   20938:	cmp	r3, #0
   2093c:	beq	2094c <ftello64@plt+0xf2dc>
   20940:	ldrsb	r3, [r2, #28]
   20944:	cmp	r3, #0
   20948:	blt	20968 <ftello64@plt+0xf2f8>
   2094c:	cmp	r4, #0
   20950:	cmpne	r5, #0
   20954:	movne	r3, #1
   20958:	strne	r3, [sp, #28]
   2095c:	bne	21ea0 <ftello64@plt+0x10830>
   20960:	mov	r5, #0
   20964:	mov	r4, r5
   20968:	ldr	r3, [sp, #456]	; 0x1c8
   2096c:	ldr	r2, [sp, #64]	; 0x40
   20970:	subs	r3, r3, r2
   20974:	str	r3, [sp, #60]	; 0x3c
   20978:	movne	r3, #1
   2097c:	strne	r3, [sp, #16]
   20980:	bne	20994 <ftello64@plt+0xf324>
   20984:	ldr	r3, [fp, #76]	; 0x4c
   20988:	adds	r3, r3, #0
   2098c:	movne	r3, #1
   20990:	str	r3, [sp, #16]
   20994:	ldr	r2, [sp, #24]
   20998:	ldr	r3, [r2, #20]
   2099c:	mov	lr, r3
   209a0:	str	r3, [sp, #76]	; 0x4c
   209a4:	ldr	r3, [r2, #12]
   209a8:	lsr	r3, r3, #22
   209ac:	and	r3, r3, #1
   209b0:	ldr	r0, [fp, #92]	; 0x5c
   209b4:	ldr	r2, [fp, #8]
   209b8:	add	r2, r2, #1
   209bc:	cmp	r2, r0
   209c0:	movlt	r2, r0
   209c4:	ldr	ip, [sp, #48]	; 0x30
   209c8:	add	r1, ip, #1
   209cc:	ldr	r6, [sp, #36]	; 0x24
   209d0:	str	r6, [sp, #268]	; 0x10c
   209d4:	str	ip, [sp, #316]	; 0x13c
   209d8:	str	ip, [sp, #312]	; 0x138
   209dc:	str	lr, [sp, #332]	; 0x14c
   209e0:	strb	r3, [sp, #340]	; 0x154
   209e4:	adds	r6, lr, #0
   209e8:	movne	r6, #1
   209ec:	orr	r3, r3, r6
   209f0:	strb	r3, [sp, #343]	; 0x157
   209f4:	str	r0, [sp, #348]	; 0x15c
   209f8:	ldrb	r3, [fp, #88]	; 0x58
   209fc:	lsr	r0, r3, #2
   20a00:	and	r0, r0, #1
   20a04:	strb	r0, [sp, #341]	; 0x155
   20a08:	lsr	r3, r3, #3
   20a0c:	and	r3, r3, #1
   20a10:	strb	r3, [sp, #342]	; 0x156
   20a14:	str	ip, [sp, #324]	; 0x144
   20a18:	str	ip, [sp, #320]	; 0x140
   20a1c:	cmp	r2, r1
   20a20:	movlt	r1, r2
   20a24:	add	r0, sp, #268	; 0x10c
   20a28:	bl	18838 <ftello64@plt+0x71c8>
   20a2c:	subs	r3, r0, #0
   20a30:	str	r3, [sp, #28]
   20a34:	bne	21e84 <ftello64@plt+0x10814>
   20a38:	add	r3, fp, #96	; 0x60
   20a3c:	str	r3, [sp, #336]	; 0x150
   20a40:	ldrb	r3, [fp, #88]	; 0x58
   20a44:	lsr	r3, r3, #4
   20a48:	and	r3, r3, #1
   20a4c:	strb	r3, [sp, #346]	; 0x15a
   20a50:	ldrb	r3, [sp, #343]	; 0x157
   20a54:	cmp	r3, #0
   20a58:	beq	21e40 <ftello64@plt+0x107d0>
   20a5c:	mov	r3, #0
   20a60:	str	r3, [sp, #296]	; 0x128
   20a64:	str	r3, [sp, #300]	; 0x12c
   20a68:	ldr	r3, [sp, #452]	; 0x1c4
   20a6c:	str	r3, [sp, #324]	; 0x144
   20a70:	str	r3, [sp, #320]	; 0x140
   20a74:	ldr	r3, [sp, #24]
   20a78:	ldrb	r3, [r3, #28]
   20a7c:	lsr	r3, r3, #7
   20a80:	strb	r3, [sp, #345]	; 0x159
   20a84:	ldr	r7, [fp, #76]	; 0x4c
   20a88:	lsl	r7, r7, #1
   20a8c:	ldr	r3, [sp, #464]	; 0x1d0
   20a90:	str	r3, [sp, #356]	; 0x164
   20a94:	mvn	r3, #0
   20a98:	str	r3, [sp, #360]	; 0x168
   20a9c:	cmp	r7, #0
   20aa0:	ble	20adc <ftello64@plt+0xf46c>
   20aa4:	ldr	r3, [pc, #4000]	; 21a4c <ftello64@plt+0x103dc>
   20aa8:	cmp	r7, r3
   20aac:	bhi	21e60 <ftello64@plt+0x107f0>
   20ab0:	add	r0, r7, r7, lsl #1
   20ab4:	lsl	r0, r0, #3
   20ab8:	bl	26680 <ftello64@plt+0x15010>
   20abc:	str	r0, [sp, #384]	; 0x180
   20ac0:	lsl	r0, r7, #2
   20ac4:	bl	26680 <ftello64@plt+0x15010>
   20ac8:	str	r0, [sp, #400]	; 0x190
   20acc:	ldr	r3, [sp, #384]	; 0x180
   20ad0:	cmp	r0, #0
   20ad4:	cmpne	r3, #0
   20ad8:	beq	21e60 <ftello64@plt+0x107f0>
   20adc:	str	r7, [sp, #380]	; 0x17c
   20ae0:	mov	r3, #1
   20ae4:	str	r3, [sp, #388]	; 0x184
   20ae8:	str	r7, [sp, #396]	; 0x18c
   20aec:	ldr	r3, [sp, #60]	; 0x3c
   20af0:	cmp	r3, #1
   20af4:	bls	20c2c <ftello64@plt+0xf5bc>
   20af8:	ldr	r3, [sp, #304]	; 0x130
   20afc:	cmn	r3, #-1073741822	; 0xc0000002
   20b00:	bhi	21db8 <ftello64@plt+0x10748>
   20b04:	add	r3, r3, #1
   20b08:	lsl	r0, r3, #2
   20b0c:	bl	26680 <ftello64@plt+0x15010>
   20b10:	str	r0, [sp, #368]	; 0x170
   20b14:	cmp	r0, #0
   20b18:	beq	21dc4 <ftello64@plt+0x10754>
   20b1c:	str	r4, [sp, #404]	; 0x194
   20b20:	ldr	r3, [sp, #464]	; 0x1d0
   20b24:	and	r3, r3, #1
   20b28:	cmp	r3, #0
   20b2c:	movne	r3, #4
   20b30:	moveq	r3, #6
   20b34:	str	r3, [sp, #328]	; 0x148
   20b38:	cmp	r4, r5
   20b3c:	mvngt	r3, #0
   20b40:	movle	r3, #1
   20b44:	str	r3, [sp, #84]	; 0x54
   20b48:	movlt	r3, r4
   20b4c:	movge	r3, r5
   20b50:	str	r3, [sp, #56]	; 0x38
   20b54:	movge	r3, r4
   20b58:	movlt	r3, r5
   20b5c:	str	r3, [sp, #44]	; 0x2c
   20b60:	ldr	r3, [fp, #92]	; 0x5c
   20b64:	str	r3, [sp, #80]	; 0x50
   20b68:	ldr	r2, [sp, #52]	; 0x34
   20b6c:	cmp	r2, #0
   20b70:	moveq	r3, #8
   20b74:	beq	20bbc <ftello64@plt+0xf54c>
   20b78:	cmp	r3, #1
   20b7c:	moveq	r3, #4
   20b80:	beq	20ba8 <ftello64@plt+0xf538>
   20b84:	ldr	r3, [sp, #24]
   20b88:	ldr	r3, [r3, #12]
   20b8c:	lsr	r3, r3, #22
   20b90:	eor	r3, r3, #1
   20b94:	ldr	r2, [sp, #76]	; 0x4c
   20b98:	cmp	r2, #0
   20b9c:	movne	r3, #0
   20ba0:	andeq	r3, r3, #1
   20ba4:	lsl	r3, r3, #2
   20ba8:	cmp	r4, r5
   20bac:	movle	r2, #2
   20bb0:	movgt	r2, #0
   20bb4:	orr	r3, r6, r3
   20bb8:	orr	r3, r3, r2
   20bbc:	ldr	r2, [sp, #56]	; 0x38
   20bc0:	cmp	r4, r2
   20bc4:	movge	r2, #0
   20bc8:	movlt	r2, #1
   20bcc:	ldr	r1, [sp, #44]	; 0x2c
   20bd0:	cmp	r4, r1
   20bd4:	orrgt	r2, r2, #1
   20bd8:	str	r2, [sp, #68]	; 0x44
   20bdc:	cmp	r2, #0
   20be0:	bne	21dd0 <ftello64@plt+0x10760>
   20be4:	add	r2, sp, #408	; 0x198
   20be8:	cmp	r4, r5
   20bec:	suble	r2, r2, #4
   20bf0:	movgt	r2, #0
   20bf4:	str	r2, [sp, #88]	; 0x58
   20bf8:	adds	r2, r2, #0
   20bfc:	movne	r2, #1
   20c00:	str	r2, [sp, #92]	; 0x5c
   20c04:	sub	r3, r3, #4
   20c08:	str	r3, [sp, #72]	; 0x48
   20c0c:	str	fp, [sp, #40]	; 0x28
   20c10:	b	22184 <ftello64@plt+0x10b14>
   20c14:	mov	r3, #0
   20c18:	str	r3, [sp, #52]	; 0x34
   20c1c:	b	208a0 <ftello64@plt+0xf230>
   20c20:	mov	r3, #0
   20c24:	str	r3, [sp, #52]	; 0x34
   20c28:	b	208a0 <ftello64@plt+0xf230>
   20c2c:	ldrb	r3, [fp, #88]	; 0x58
   20c30:	tst	r3, #2
   20c34:	beq	20b1c <ftello64@plt+0xf4ac>
   20c38:	b	20af8 <ftello64@plt+0xf488>
   20c3c:	ldr	r3, [sp, #404]	; 0x194
   20c40:	ldr	r2, [sp, #44]	; 0x2c
   20c44:	cmp	r2, r3
   20c48:	ble	20dc0 <ftello64@plt+0xf750>
   20c4c:	ldr	r1, [sp, #36]	; 0x24
   20c50:	add	r2, r1, r3
   20c54:	ldrb	r1, [r1, r3]
   20c58:	ldr	r0, [sp, #76]	; 0x4c
   20c5c:	ldrb	r1, [r0, r1]
   20c60:	ldr	r0, [sp, #52]	; 0x34
   20c64:	ldrb	r1, [r0, r1]
   20c68:	cmp	r1, #0
   20c6c:	bne	20de8 <ftello64@plt+0xf778>
   20c70:	ldr	ip, [sp, #52]	; 0x34
   20c74:	ldr	lr, [sp, #76]	; 0x4c
   20c78:	ldr	r0, [sp, #44]	; 0x2c
   20c7c:	add	r3, r3, #1
   20c80:	cmp	r0, r3
   20c84:	beq	20d70 <ftello64@plt+0xf700>
   20c88:	ldrb	r1, [r2, #1]!
   20c8c:	ldrb	r1, [lr, r1]
   20c90:	ldrb	r1, [ip, r1]
   20c94:	cmp	r1, #0
   20c98:	beq	20c7c <ftello64@plt+0xf60c>
   20c9c:	str	r3, [sp, #404]	; 0x194
   20ca0:	b	20de8 <ftello64@plt+0xf778>
   20ca4:	ldr	r3, [sp, #404]	; 0x194
   20ca8:	ldr	r2, [sp, #44]	; 0x2c
   20cac:	cmp	r2, r3
   20cb0:	ble	20dc0 <ftello64@plt+0xf750>
   20cb4:	ldr	r1, [sp, #36]	; 0x24
   20cb8:	add	r2, r1, r3
   20cbc:	ldrb	r1, [r1, r3]
   20cc0:	ldr	r0, [sp, #52]	; 0x34
   20cc4:	ldrb	r1, [r0, r1]
   20cc8:	cmp	r1, #0
   20ccc:	bne	20de8 <ftello64@plt+0xf778>
   20cd0:	ldr	ip, [sp, #52]	; 0x34
   20cd4:	ldr	r0, [sp, #44]	; 0x2c
   20cd8:	add	r3, r3, #1
   20cdc:	cmp	r0, r3
   20ce0:	beq	20db8 <ftello64@plt+0xf748>
   20ce4:	ldrb	r1, [r2, #1]!
   20ce8:	ldrb	r1, [ip, r1]
   20cec:	cmp	r1, #0
   20cf0:	beq	20cd8 <ftello64@plt+0xf668>
   20cf4:	str	r3, [sp, #404]	; 0x194
   20cf8:	b	20de8 <ftello64@plt+0xf778>
   20cfc:	ldr	r3, [sp, #404]	; 0x194
   20d00:	ldr	r2, [sp, #56]	; 0x38
   20d04:	cmp	r2, r3
   20d08:	bgt	20d68 <ftello64@plt+0xf6f8>
   20d0c:	ldr	r1, [sp, #68]	; 0x44
   20d10:	ldr	ip, [sp, #52]	; 0x34
   20d14:	ldr	r0, [sp, #76]	; 0x4c
   20d18:	ldr	r4, [sp, #56]	; 0x38
   20d1c:	ldr	r5, [sp, #36]	; 0x24
   20d20:	ldr	lr, [sp, #48]	; 0x30
   20d24:	cmp	lr, r3
   20d28:	ldrbgt	r2, [r5, r3]
   20d2c:	movle	r2, #0
   20d30:	cmp	r0, #0
   20d34:	ldrbne	r2, [r0, r2]
   20d38:	ldrb	r2, [ip, r2]
   20d3c:	cmp	r2, #0
   20d40:	bne	20dd4 <ftello64@plt+0xf764>
   20d44:	sub	r3, r3, #1
   20d48:	mov	r1, #1
   20d4c:	cmp	r4, r3
   20d50:	ble	20d24 <ftello64@plt+0xf6b4>
   20d54:	ldr	fp, [sp, #40]	; 0x28
   20d58:	str	r3, [sp, #404]	; 0x194
   20d5c:	mov	r3, #1
   20d60:	str	r3, [sp, #28]
   20d64:	b	21e84 <ftello64@plt+0x10814>
   20d68:	ldr	fp, [sp, #40]	; 0x28
   20d6c:	b	20d5c <ftello64@plt+0xf6ec>
   20d70:	str	r3, [sp, #404]	; 0x194
   20d74:	ldr	r2, [sp, #48]	; 0x30
   20d78:	ldr	r3, [sp, #44]	; 0x2c
   20d7c:	cmp	r2, r3
   20d80:	ldrgt	r2, [sp, #36]	; 0x24
   20d84:	ldrbgt	r3, [r2, r3]
   20d88:	movle	r3, #0
   20d8c:	ldr	r2, [sp, #76]	; 0x4c
   20d90:	cmp	r2, #0
   20d94:	ldrbne	r3, [r2, r3]
   20d98:	ldr	r2, [sp, #52]	; 0x34
   20d9c:	ldrb	r3, [r2, r3]
   20da0:	cmp	r3, #0
   20da4:	bne	20de8 <ftello64@plt+0xf778>
   20da8:	ldr	fp, [sp, #40]	; 0x28
   20dac:	mov	r3, #1
   20db0:	str	r3, [sp, #28]
   20db4:	b	21e84 <ftello64@plt+0x10814>
   20db8:	str	r3, [sp, #404]	; 0x194
   20dbc:	b	20d74 <ftello64@plt+0xf704>
   20dc0:	ldr	r3, [sp, #404]	; 0x194
   20dc4:	ldr	r2, [sp, #44]	; 0x2c
   20dc8:	cmp	r2, r3
   20dcc:	bne	20de8 <ftello64@plt+0xf778>
   20dd0:	b	20d74 <ftello64@plt+0xf704>
   20dd4:	cmp	r1, #0
   20dd8:	strne	r3, [sp, #404]	; 0x194
   20ddc:	ldr	r2, [sp, #56]	; 0x38
   20de0:	cmp	r2, r3
   20de4:	bgt	20ea8 <ftello64@plt+0xf838>
   20de8:	ldr	r2, [sp, #464]	; 0x1d0
   20dec:	ldr	r1, [sp, #404]	; 0x194
   20df0:	add	r0, sp, #268	; 0x10c
   20df4:	bl	1d2f0 <ftello64@plt+0xbc80>
   20df8:	subs	r3, r0, #0
   20dfc:	str	r3, [sp, #28]
   20e00:	bne	21df8 <ftello64@plt+0x10788>
   20e04:	ldr	r3, [sp, #80]	; 0x50
   20e08:	cmp	r3, #1
   20e0c:	beq	20e2c <ftello64@plt+0xf7bc>
   20e10:	ldr	r3, [sp, #296]	; 0x128
   20e14:	cmp	r3, #0
   20e18:	beq	20e2c <ftello64@plt+0xf7bc>
   20e1c:	ldr	r3, [sp, #276]	; 0x114
   20e20:	ldr	r3, [r3]
   20e24:	cmn	r3, #1
   20e28:	beq	2214c <ftello64@plt+0x10adc>
   20e2c:	mov	r3, #0
   20e30:	str	r3, [sp, #388]	; 0x184
   20e34:	str	r3, [sp, #376]	; 0x178
   20e38:	str	r3, [sp, #372]	; 0x174
   20e3c:	ldr	r4, [sp, #352]	; 0x160
   20e40:	ldr	r3, [sp, #308]	; 0x134
   20e44:	str	r3, [sp, #32]
   20e48:	mov	r3, #0
   20e4c:	str	r3, [sp, #104]	; 0x68
   20e50:	ldr	r6, [r4, #36]	; 0x24
   20e54:	ldrsb	r3, [r6, #52]	; 0x34
   20e58:	cmp	r3, #0
   20e5c:	blt	20f60 <ftello64@plt+0xf8f0>
   20e60:	ldr	r3, [sp, #368]	; 0x170
   20e64:	cmp	r3, #0
   20e68:	beq	21020 <ftello64@plt+0xf9b0>
   20e6c:	ldr	r2, [sp, #32]
   20e70:	str	r6, [r3, r2, lsl #2]
   20e74:	ldr	r3, [r4, #76]	; 0x4c
   20e78:	cmp	r3, #0
   20e7c:	ldreq	fp, [sp, #92]	; 0x5c
   20e80:	bne	20fd0 <ftello64@plt+0xf960>
   20e84:	ldrb	r3, [r6, #52]	; 0x34
   20e88:	tst	r3, #16
   20e8c:	bne	21028 <ftello64@plt+0xf9b8>
   20e90:	mvn	sl, #0
   20e94:	mov	r3, #0
   20e98:	str	r3, [sp, #12]
   20e9c:	ldr	r3, [sp, #88]	; 0x58
   20ea0:	str	r3, [sp, #20]
   20ea4:	b	213c4 <ftello64@plt+0xfd54>
   20ea8:	ldr	fp, [sp, #40]	; 0x28
   20eac:	mov	r3, #1
   20eb0:	str	r3, [sp, #28]
   20eb4:	b	21e84 <ftello64@plt+0x10814>
   20eb8:	ldr	r5, [sp, #52]	; 0x34
   20ebc:	ldr	r6, [sp, #84]	; 0x54
   20ec0:	ldr	r7, [sp, #56]	; 0x38
   20ec4:	ldr	r8, [sp, #44]	; 0x2c
   20ec8:	b	20f14 <ftello64@plt+0xf8a4>
   20ecc:	ldr	r2, [sp, #296]	; 0x128
   20ed0:	cmp	r3, r2
   20ed4:	ldrcc	r2, [sp, #272]	; 0x110
   20ed8:	ldrbcc	r3, [r2, r3]
   20edc:	movcs	r3, #0
   20ee0:	ldrb	r3, [r5, r3]
   20ee4:	cmp	r3, #0
   20ee8:	bne	20de8 <ftello64@plt+0xf778>
   20eec:	add	r3, r6, r4
   20ef0:	str	r3, [sp, #404]	; 0x194
   20ef4:	cmp	r8, r3
   20ef8:	movge	r2, #0
   20efc:	movlt	r2, #1
   20f00:	cmp	r7, r3
   20f04:	movle	r3, r2
   20f08:	orrgt	r3, r2, #1
   20f0c:	cmp	r3, #0
   20f10:	bne	20f50 <ftello64@plt+0xf8e0>
   20f14:	ldr	r4, [sp, #404]	; 0x194
   20f18:	ldr	r3, [sp, #292]	; 0x124
   20f1c:	sub	r3, r4, r3
   20f20:	ldr	r2, [sp, #300]	; 0x12c
   20f24:	cmp	r3, r2
   20f28:	bcc	20ecc <ftello64@plt+0xf85c>
   20f2c:	ldr	r2, [sp, #464]	; 0x1d0
   20f30:	mov	r1, r4
   20f34:	add	r0, sp, #268	; 0x10c
   20f38:	bl	1d2f0 <ftello64@plt+0xbc80>
   20f3c:	cmp	r0, #0
   20f40:	bne	21dec <ftello64@plt+0x1077c>
   20f44:	ldr	r3, [sp, #292]	; 0x124
   20f48:	sub	r3, r4, r3
   20f4c:	b	20ecc <ftello64@plt+0xf85c>
   20f50:	ldr	fp, [sp, #40]	; 0x28
   20f54:	mov	r3, #1
   20f58:	str	r3, [sp, #28]
   20f5c:	b	21e84 <ftello64@plt+0x10814>
   20f60:	ldr	r2, [sp, #356]	; 0x164
   20f64:	ldr	r3, [sp, #32]
   20f68:	sub	r1, r3, #1
   20f6c:	add	r0, sp, #268	; 0x10c
   20f70:	bl	1b9d0 <ftello64@plt+0xa360>
   20f74:	tst	r0, #1
   20f78:	ldrne	r6, [r4, #40]	; 0x28
   20f7c:	bne	20e60 <ftello64@plt+0xf7f0>
   20f80:	cmp	r0, #0
   20f84:	beq	20e60 <ftello64@plt+0xf7f0>
   20f88:	and	r3, r0, #6
   20f8c:	cmp	r3, #6
   20f90:	ldreq	r6, [r4, #48]	; 0x30
   20f94:	beq	20e60 <ftello64@plt+0xf7f0>
   20f98:	tst	r0, #2
   20f9c:	ldrne	r6, [r4, #44]	; 0x2c
   20fa0:	bne	20e60 <ftello64@plt+0xf7f0>
   20fa4:	tst	r0, #4
   20fa8:	beq	20e60 <ftello64@plt+0xf7f0>
   20fac:	mov	r3, r0
   20fb0:	ldr	r2, [r6, #40]	; 0x28
   20fb4:	mov	r1, r4
   20fb8:	add	r0, sp, #104	; 0x68
   20fbc:	bl	1a918 <ftello64@plt+0x92a8>
   20fc0:	subs	r6, r0, #0
   20fc4:	bne	20e60 <ftello64@plt+0xf7f0>
   20fc8:	ldr	fp, [sp, #40]	; 0x28
   20fcc:	b	21e7c <ftello64@plt+0x1080c>
   20fd0:	add	r4, r6, #4
   20fd4:	mov	r2, #0
   20fd8:	mov	r1, r4
   20fdc:	add	r0, sp, #268	; 0x10c
   20fe0:	bl	1bc64 <ftello64@plt+0xa5f4>
   20fe4:	str	r0, [sp, #104]	; 0x68
   20fe8:	cmp	r0, #0
   20fec:	bne	21480 <ftello64@plt+0xfe10>
   20ff0:	ldrb	r3, [r6, #52]	; 0x34
   20ff4:	tst	r3, #64	; 0x40
   20ff8:	ldreq	fp, [sp, #68]	; 0x44
   20ffc:	beq	20e84 <ftello64@plt+0xf814>
   21000:	mov	r1, r4
   21004:	add	r0, sp, #268	; 0x10c
   21008:	bl	1f628 <ftello64@plt+0xdfb8>
   2100c:	str	r0, [sp, #104]	; 0x68
   21010:	cmp	r0, #0
   21014:	bne	21488 <ftello64@plt+0xfe18>
   21018:	ldr	fp, [sp, #68]	; 0x44
   2101c:	b	20e84 <ftello64@plt+0xf814>
   21020:	ldr	fp, [sp, #92]	; 0x5c
   21024:	b	20e84 <ftello64@plt+0xf814>
   21028:	ldrsb	r3, [r6, #52]	; 0x34
   2102c:	cmp	r3, #0
   21030:	blt	21050 <ftello64@plt+0xf9e0>
   21034:	ldr	r3, [sp, #16]
   21038:	cmp	r3, #0
   2103c:	beq	21078 <ftello64@plt+0xfa08>
   21040:	ldr	sl, [sp, #32]
   21044:	mov	r3, #1
   21048:	str	r3, [sp, #12]
   2104c:	b	20e9c <ftello64@plt+0xf82c>
   21050:	ldr	r2, [sp, #32]
   21054:	mov	r1, r6
   21058:	add	r0, sp, #268	; 0x10c
   2105c:	bl	1bf20 <ftello64@plt+0xa8b0>
   21060:	cmp	r0, #0
   21064:	bne	21034 <ftello64@plt+0xf9c4>
   21068:	mvn	sl, #0
   2106c:	mov	r3, #0
   21070:	str	r3, [sp, #12]
   21074:	b	20e9c <ftello64@plt+0xf82c>
   21078:	ldr	sl, [sp, #32]
   2107c:	b	21f9c <ftello64@plt+0x1092c>
   21080:	ldr	r2, [sp, #316]	; 0x13c
   21084:	cmp	r3, r2
   21088:	bge	213e4 <ftello64@plt+0xfd74>
   2108c:	add	r1, r1, #2
   21090:	add	r0, sp, #268	; 0x10c
   21094:	bl	199b4 <ftello64@plt+0x8344>
   21098:	str	r0, [sp, #104]	; 0x68
   2109c:	cmp	r0, #0
   210a0:	beq	213f0 <ftello64@plt+0xfd80>
   210a4:	ldr	fp, [sp, #40]	; 0x28
   210a8:	b	21e7c <ftello64@plt+0x1080c>
   210ac:	ldr	r2, [sp, #316]	; 0x13c
   210b0:	cmp	r3, r2
   210b4:	bge	213f0 <ftello64@plt+0xfd80>
   210b8:	b	2108c <ftello64@plt+0xfa1c>
   210bc:	ldr	r8, [sp, #352]	; 0x160
   210c0:	ldr	r3, [r6, #8]
   210c4:	cmp	r3, #0
   210c8:	ble	21e6c <ftello64@plt+0x107fc>
   210cc:	mov	r5, #0
   210d0:	b	21130 <ftello64@plt+0xfac0>
   210d4:	tst	r3, #8
   210d8:	beq	210e4 <ftello64@plt+0xfa74>
   210dc:	tst	r0, #1
   210e0:	bne	21120 <ftello64@plt+0xfab0>
   210e4:	tst	r3, #32
   210e8:	beq	210f4 <ftello64@plt+0xfa84>
   210ec:	tst	r0, #2
   210f0:	beq	21120 <ftello64@plt+0xfab0>
   210f4:	tst	r3, #128	; 0x80
   210f8:	beq	21104 <ftello64@plt+0xfa94>
   210fc:	tst	r0, #8
   21100:	beq	21120 <ftello64@plt+0xfab0>
   21104:	ldr	r3, [sp, #308]	; 0x134
   21108:	add	r2, sp, #268	; 0x10c
   2110c:	mov	r1, r7
   21110:	mov	r0, r8
   21114:	bl	1ce04 <ftello64@plt+0xb794>
   21118:	cmp	r0, #0
   2111c:	bne	21194 <ftello64@plt+0xfb24>
   21120:	add	r5, r5, #1
   21124:	ldr	r3, [r6, #8]
   21128:	cmp	r5, r3
   2112c:	bge	21e6c <ftello64@plt+0x107fc>
   21130:	ldr	r3, [r6, #12]
   21134:	ldr	r7, [r3, r5, lsl #2]
   21138:	ldr	r4, [r8]
   2113c:	add	r4, r4, r7, lsl #3
   21140:	ldrb	r3, [r4, #6]
   21144:	tst	r3, #16
   21148:	beq	21120 <ftello64@plt+0xfab0>
   2114c:	ldr	r3, [r4, #4]
   21150:	ldr	r2, [pc, #2296]	; 21a50 <ftello64@plt+0x103e0>
   21154:	tst	r3, r2
   21158:	beq	21104 <ftello64@plt+0xfa94>
   2115c:	ldr	r2, [sp, #356]	; 0x164
   21160:	ldr	r1, [sp, #308]	; 0x134
   21164:	add	r0, sp, #268	; 0x10c
   21168:	bl	1b9d0 <ftello64@plt+0xa360>
   2116c:	ldr	r3, [r4, #4]
   21170:	lsl	r3, r3, #14
   21174:	lsr	r3, r3, #22
   21178:	tst	r3, #4
   2117c:	beq	210d4 <ftello64@plt+0xfa64>
   21180:	tst	r0, #1
   21184:	beq	21120 <ftello64@plt+0xfab0>
   21188:	tst	r3, #8
   2118c:	bne	21120 <ftello64@plt+0xfab0>
   21190:	b	210e4 <ftello64@plt+0xfa74>
   21194:	ldr	r4, [sp, #308]	; 0x134
   21198:	add	r4, r0, r4
   2119c:	ldr	r3, [sp, #388]	; 0x184
   211a0:	cmp	r3, r0
   211a4:	movge	r0, r3
   211a8:	str	r0, [sp, #388]	; 0x184
   211ac:	mov	r1, r4
   211b0:	add	r0, sp, #268	; 0x10c
   211b4:	bl	1bd6c <ftello64@plt+0xa6fc>
   211b8:	str	r0, [sp, #116]	; 0x74
   211bc:	cmp	r0, #0
   211c0:	bne	21250 <ftello64@plt+0xfbe0>
   211c4:	ldr	r3, [r8, #12]
   211c8:	ldr	r2, [r3, r7, lsl #2]
   211cc:	add	r2, r2, r2, lsl #1
   211d0:	ldr	r3, [r8, #24]
   211d4:	add	r2, r3, r2, lsl #2
   211d8:	ldr	r7, [sp, #368]	; 0x170
   211dc:	ldr	r3, [r7, r4, lsl #2]
   211e0:	cmp	r3, #0
   211e4:	beq	21268 <ftello64@plt+0xfbf8>
   211e8:	ldr	r1, [r3, #40]	; 0x28
   211ec:	add	r0, sp, #128	; 0x80
   211f0:	bl	191dc <ftello64@plt+0x7b6c>
   211f4:	str	r0, [sp, #116]	; 0x74
   211f8:	cmp	r0, #0
   211fc:	bne	21250 <ftello64@plt+0xfbe0>
   21200:	ldr	r2, [sp, #356]	; 0x164
   21204:	sub	r1, r4, #1
   21208:	add	r0, sp, #268	; 0x10c
   2120c:	bl	1b9d0 <ftello64@plt+0xa360>
   21210:	ldr	r7, [sp, #368]	; 0x170
   21214:	mov	r3, r0
   21218:	add	r2, sp, #128	; 0x80
   2121c:	mov	r1, r8
   21220:	add	r0, sp, #116	; 0x74
   21224:	bl	1a918 <ftello64@plt+0x92a8>
   21228:	str	r0, [r7, r4, lsl #2]
   2122c:	ldr	r0, [sp, #136]	; 0x88
   21230:	bl	14f9c <ftello64@plt+0x392c>
   21234:	ldr	r3, [sp, #368]	; 0x170
   21238:	ldr	r3, [r3, r4, lsl #2]
   2123c:	cmp	r3, #0
   21240:	bne	21120 <ftello64@plt+0xfab0>
   21244:	ldr	r0, [sp, #116]	; 0x74
   21248:	cmp	r0, #0
   2124c:	beq	21120 <ftello64@plt+0xfab0>
   21250:	str	r0, [sp, #104]	; 0x68
   21254:	ldr	r3, [sp, #368]	; 0x170
   21258:	cmp	r3, #0
   2125c:	beq	21f78 <ftello64@plt+0x10908>
   21260:	mov	r4, #0
   21264:	b	2142c <ftello64@plt+0xfdbc>
   21268:	ldm	r2, {r0, r1, r2}
   2126c:	add	r3, sp, #128	; 0x80
   21270:	stm	r3, {r0, r1, r2}
   21274:	ldr	r2, [sp, #356]	; 0x164
   21278:	sub	r1, r4, #1
   2127c:	add	r0, sp, #268	; 0x10c
   21280:	bl	1b9d0 <ftello64@plt+0xa360>
   21284:	mov	r3, r0
   21288:	add	r2, sp, #128	; 0x80
   2128c:	mov	r1, r8
   21290:	add	r0, sp, #116	; 0x74
   21294:	bl	1a918 <ftello64@plt+0x92a8>
   21298:	str	r0, [r7, r4, lsl #2]
   2129c:	b	21234 <ftello64@plt+0xfbc4>
   212a0:	ldr	r5, [r6, #48]	; 0x30
   212a4:	cmp	r5, #0
   212a8:	beq	212d0 <ftello64@plt+0xfc60>
   212ac:	ldr	r2, [sp, #356]	; 0x164
   212b0:	ldr	r1, [sp, #308]	; 0x134
   212b4:	sub	r1, r1, #1
   212b8:	add	r0, sp, #268	; 0x10c
   212bc:	bl	1b9d0 <ftello64@plt+0xa360>
   212c0:	tst	r0, #1
   212c4:	addne	r4, r4, #256	; 0x100
   212c8:	ldr	r4, [r5, r4, lsl #2]
   212cc:	b	21420 <ftello64@plt+0xfdb0>
   212d0:	mov	r1, r6
   212d4:	ldr	r0, [sp, #352]	; 0x160
   212d8:	bl	1da18 <ftello64@plt+0xc3a8>
   212dc:	cmp	r0, #0
   212e0:	bne	21410 <ftello64@plt+0xfda0>
   212e4:	mov	r3, #12
   212e8:	str	r3, [sp, #104]	; 0x68
   212ec:	b	21254 <ftello64@plt+0xfbe4>
   212f0:	ldr	r3, [sp, #104]	; 0x68
   212f4:	cmp	r3, #0
   212f8:	bne	21e78 <ftello64@plt+0x10808>
   212fc:	ldr	r3, [sp, #368]	; 0x170
   21300:	cmp	r3, #0
   21304:	beq	21f84 <ftello64@plt+0x10914>
   21308:	ldr	r3, [sp, #16]
   2130c:	eor	r3, r3, #1
   21310:	ldr	r2, [sp, #12]
   21314:	tst	r2, r3
   21318:	bne	21f84 <ftello64@plt+0x10914>
   2131c:	ldr	r0, [sp, #372]	; 0x174
   21320:	ldr	r2, [sp, #308]	; 0x134
   21324:	ldr	r1, [sp, #368]	; 0x170
   21328:	add	r1, r1, r2, lsl #2
   2132c:	add	r2, r2, #1
   21330:	cmp	r0, r2
   21334:	blt	21f84 <ftello64@plt+0x10914>
   21338:	ldr	r3, [sp, #308]	; 0x134
   2133c:	add	r3, r3, #1
   21340:	str	r3, [sp, #308]	; 0x134
   21344:	ldr	r3, [r1, #4]!
   21348:	cmp	r3, #0
   2134c:	beq	2132c <ftello64@plt+0xfcbc>
   21350:	mov	r2, #0
   21354:	add	r1, sp, #268	; 0x10c
   21358:	add	r0, sp, #104	; 0x68
   2135c:	bl	1fd30 <ftello64@plt+0xe6c0>
   21360:	mov	r4, r0
   21364:	ldr	r3, [sp, #104]	; 0x68
   21368:	cmp	r3, #0
   2136c:	cmpeq	r0, #0
   21370:	beq	2131c <ftello64@plt+0xfcac>
   21374:	cmp	r0, #0
   21378:	bne	21448 <ftello64@plt+0xfdd8>
   2137c:	b	21f84 <ftello64@plt+0x10914>
   21380:	ldr	r3, [sp, #68]	; 0x44
   21384:	cmp	r6, r4
   21388:	movne	fp, r3
   2138c:	ldr	r3, [sp, #32]
   21390:	cmp	r6, r4
   21394:	moveq	r3, r9
   21398:	str	r3, [sp, #32]
   2139c:	b	21450 <ftello64@plt+0xfde0>
   213a0:	ldr	sl, [sp, #308]	; 0x134
   213a4:	ldr	r3, [sp, #16]
   213a8:	cmp	r3, #0
   213ac:	beq	21f9c <ftello64@plt+0x1092c>
   213b0:	mov	r3, #1
   213b4:	str	r3, [sp, #12]
   213b8:	mov	r3, #0
   213bc:	str	r3, [sp, #20]
   213c0:	mov	r6, r4
   213c4:	ldr	r1, [sp, #308]	; 0x134
   213c8:	ldr	r3, [sp, #324]	; 0x144
   213cc:	cmp	r1, r3
   213d0:	bge	21f84 <ftello64@plt+0x10914>
   213d4:	add	r9, r1, #1
   213d8:	ldr	r3, [sp, #304]	; 0x130
   213dc:	cmp	r9, r3
   213e0:	bge	21080 <ftello64@plt+0xfa10>
   213e4:	ldr	r3, [sp, #296]	; 0x128
   213e8:	cmp	r9, r3
   213ec:	bge	210ac <ftello64@plt+0xfa3c>
   213f0:	ldrb	r3, [r6, #52]	; 0x34
   213f4:	tst	r3, #32
   213f8:	bne	210bc <ftello64@plt+0xfa4c>
   213fc:	ldr	r3, [sp, #308]	; 0x134
   21400:	add	r2, r3, #1
   21404:	str	r2, [sp, #308]	; 0x134
   21408:	ldr	r2, [sp, #272]	; 0x110
   2140c:	ldrb	r4, [r2, r3]
   21410:	ldr	r3, [r6, #44]	; 0x2c
   21414:	cmp	r3, #0
   21418:	beq	212a0 <ftello64@plt+0xfc30>
   2141c:	ldr	r4, [r3, r4, lsl #2]
   21420:	ldr	r3, [sp, #368]	; 0x170
   21424:	cmp	r3, #0
   21428:	beq	21440 <ftello64@plt+0xfdd0>
   2142c:	mov	r2, r4
   21430:	add	r1, sp, #268	; 0x10c
   21434:	add	r0, sp, #104	; 0x68
   21438:	bl	1fd30 <ftello64@plt+0xe6c0>
   2143c:	mov	r4, r0
   21440:	cmp	r4, #0
   21444:	beq	212f0 <ftello64@plt+0xfc80>
   21448:	cmp	fp, #0
   2144c:	bne	21380 <ftello64@plt+0xfd10>
   21450:	ldrb	r3, [r4, #52]	; 0x34
   21454:	tst	r3, #16
   21458:	beq	213c0 <ftello64@plt+0xfd50>
   2145c:	tst	r3, #128	; 0x80
   21460:	beq	213a0 <ftello64@plt+0xfd30>
   21464:	ldr	r2, [sp, #308]	; 0x134
   21468:	mov	r1, r4
   2146c:	add	r0, sp, #268	; 0x10c
   21470:	bl	1bf20 <ftello64@plt+0xa8b0>
   21474:	cmp	r0, #0
   21478:	beq	213c0 <ftello64@plt+0xfd50>
   2147c:	b	213a0 <ftello64@plt+0xfd30>
   21480:	mov	sl, r0
   21484:	b	21f9c <ftello64@plt+0x1092c>
   21488:	mov	sl, r0
   2148c:	b	21f9c <ftello64@plt+0x1092c>
   21490:	ldr	r2, [sp, #40]	; 0x28
   21494:	ldr	r3, [r2, #76]	; 0x4c
   21498:	cmp	r3, #0
   2149c:	bne	2210c <ftello64@plt+0x10a9c>
   214a0:	mov	r9, fp
   214a4:	mov	fp, r2
   214a8:	b	21558 <ftello64@plt+0xfee8>
   214ac:	mov	r3, fp
   214b0:	ldr	fp, [sp, #12]
   214b4:	mov	r2, r6
   214b8:	mov	r1, r5
   214bc:	mov	r0, r9
   214c0:	bl	1eb20 <ftello64@plt+0xd4b0>
   214c4:	mov	r8, r0
   214c8:	mov	r0, r6
   214cc:	bl	14f9c <ftello64@plt+0x392c>
   214d0:	cmp	r8, #0
   214d4:	beq	2152c <ftello64@plt+0xfebc>
   214d8:	mov	r6, #0
   214dc:	b	2212c <ftello64@plt+0x10abc>
   214e0:	str	r5, [sp, #128]	; 0x80
   214e4:	mov	r3, #0
   214e8:	str	r3, [sp, #132]	; 0x84
   214ec:	str	r7, [sp, #136]	; 0x88
   214f0:	str	sl, [sp, #140]	; 0x8c
   214f4:	str	r3, [sp, #144]	; 0x90
   214f8:	str	r3, [sp, #148]	; 0x94
   214fc:	str	r3, [sp, #152]	; 0x98
   21500:	add	r1, sp, #128	; 0x80
   21504:	add	r0, sp, #268	; 0x10c
   21508:	bl	20568 <ftello64@plt+0xeef8>
   2150c:	mov	r8, r0
   21510:	ldr	r0, [sp, #152]	; 0x98
   21514:	bl	14f9c <ftello64@plt+0x392c>
   21518:	cmp	r8, #0
   2151c:	bne	22128 <ftello64@plt+0x10ab8>
   21520:	ldr	r3, [r5]
   21524:	cmp	r3, #0
   21528:	beq	221d4 <ftello64@plt+0x10b64>
   2152c:	mov	r9, fp
   21530:	ldr	fp, [sp, #40]	; 0x28
   21534:	ldr	r0, [sp, #368]	; 0x170
   21538:	bl	14f9c <ftello64@plt+0x392c>
   2153c:	str	r5, [sp, #368]	; 0x170
   21540:	str	r7, [sp, #364]	; 0x16c
   21544:	str	sl, [sp, #360]	; 0x168
   21548:	mov	r0, #0
   2154c:	bl	14f9c <ftello64@plt+0x392c>
   21550:	mov	r0, #0
   21554:	bl	14f9c <ftello64@plt+0x392c>
   21558:	ldr	r3, [sp, #60]	; 0x3c
   2155c:	cmp	r3, #0
   21560:	beq	21e84 <ftello64@plt+0x10814>
   21564:	cmp	r3, #1
   21568:	bls	21ebc <ftello64@plt+0x1084c>
   2156c:	ldr	r2, [sp, #460]	; 0x1cc
   21570:	str	r2, [sp, #36]	; 0x24
   21574:	sub	r4, r3, #-536870911	; 0xe0000001
   21578:	lsl	r4, r4, #3
   2157c:	mov	r3, r2
   21580:	add	r1, r2, r4
   21584:	mvn	r2, #0
   21588:	str	r2, [r3, #12]
   2158c:	str	r2, [r3, #8]!
   21590:	cmp	r3, r1
   21594:	bne	21588 <ftello64@plt+0xff18>
   21598:	mov	r3, #0
   2159c:	ldr	r2, [sp, #460]	; 0x1cc
   215a0:	str	r3, [r2]
   215a4:	ldr	r3, [sp, #360]	; 0x168
   215a8:	str	r3, [r2, #4]
   215ac:	ldr	r3, [sp, #24]
   215b0:	ldrb	r3, [r3, #28]
   215b4:	eor	r3, r3, #16
   215b8:	ands	r3, r9, r3, lsr #4
   215bc:	beq	218b4 <ftello64@plt+0x10244>
   215c0:	ldrb	r3, [fp, #88]	; 0x58
   215c4:	tst	r3, #1
   215c8:	beq	21ed4 <ftello64@plt+0x10864>
   215cc:	ldr	r3, [fp, #76]	; 0x4c
   215d0:	cmp	r3, #0
   215d4:	ble	21ed4 <ftello64@plt+0x10864>
   215d8:	ldr	r3, [sp, #24]
   215dc:	ldr	r3, [r3]
   215e0:	str	r3, [sp, #24]
   215e4:	mov	r3, #0
   215e8:	str	r3, [sp, #116]	; 0x74
   215ec:	mov	r2, #2
   215f0:	str	r2, [sp, #120]	; 0x78
   215f4:	str	r3, [sp, #124]	; 0x7c
   215f8:	str	r3, [sp, #128]	; 0x80
   215fc:	mov	r3, #16
   21600:	str	r3, [sp, #132]	; 0x84
   21604:	add	r3, sp, #140	; 0x8c
   21608:	str	r3, [sp, #136]	; 0x88
   2160c:	mov	r0, #48	; 0x30
   21610:	bl	26680 <ftello64@plt+0x15010>
   21614:	str	r0, [sp, #124]	; 0x7c
   21618:	cmp	r0, #0
   2161c:	addne	r9, sp, #116	; 0x74
   21620:	beq	21f6c <ftello64@plt+0x108fc>
   21624:	ldr	r3, [sp, #24]
   21628:	ldr	sl, [r3, #72]	; 0x48
   2162c:	mov	r3, #0
   21630:	str	r3, [sp, #104]	; 0x68
   21634:	str	r3, [sp, #108]	; 0x6c
   21638:	str	r3, [sp, #112]	; 0x70
   2163c:	ldr	r3, [sp, #128]	; 0x80
   21640:	ldr	r2, [sp, #60]	; 0x3c
   21644:	cmp	r2, r3
   21648:	bhi	216c0 <ftello64@plt+0x10050>
   2164c:	ldr	r3, [sp, #60]	; 0x3c
   21650:	str	r3, [sp, #128]	; 0x80
   21654:	ldr	r3, [sp, #136]	; 0x88
   21658:	str	r3, [sp, #16]
   2165c:	add	r2, r4, #8
   21660:	str	r2, [sp, #32]
   21664:	ldr	r1, [sp, #460]	; 0x1cc
   21668:	mov	r0, r3
   2166c:	bl	1134c <memcpy@plt>
   21670:	ldr	r3, [sp, #460]	; 0x1cc
   21674:	ldr	r3, [r3]
   21678:	add	r2, sp, #408	; 0x198
   2167c:	str	r3, [r2, #-308]!	; 0xfffffecc
   21680:	str	r2, [sp, #40]	; 0x28
   21684:	ldr	r3, [sp, #60]	; 0x3c
   21688:	mov	r2, r3
   2168c:	lsl	r3, r3, #4
   21690:	str	r3, [sp, #44]	; 0x2c
   21694:	str	fp, [sp, #12]
   21698:	mov	fp, r2
   2169c:	ldr	r4, [sp, #460]	; 0x1cc
   216a0:	b	21af4 <ftello64@plt+0x10484>
   216a4:	ldr	fp, [sp, #40]	; 0x28
   216a8:	mov	r3, #1
   216ac:	str	r3, [sp, #28]
   216b0:	b	21e84 <ftello64@plt+0x10814>
   216b4:	mov	r9, fp
   216b8:	ldr	fp, [sp, #40]	; 0x28
   216bc:	b	21558 <ftello64@plt+0xfee8>
   216c0:	mov	r3, #8
   216c4:	add	r2, sp, #140	; 0x8c
   216c8:	ldr	r1, [sp, #60]	; 0x3c
   216cc:	add	r0, sp, #128	; 0x80
   216d0:	bl	267dc <ftello64@plt+0x1516c>
   216d4:	cmp	r0, #0
   216d8:	bne	21654 <ftello64@plt+0xffe4>
   216dc:	ldr	r0, [sp, #136]	; 0x88
   216e0:	add	r3, sp, #140	; 0x8c
   216e4:	cmp	r0, r3
   216e8:	beq	216f0 <ftello64@plt+0x10080>
   216ec:	bl	14f9c <ftello64@plt+0x392c>
   216f0:	add	r3, sp, #140	; 0x8c
   216f4:	str	r3, [sp, #136]	; 0x88
   216f8:	mov	r3, #0
   216fc:	str	r3, [sp, #128]	; 0x80
   21700:	mvn	r3, #0
   21704:	str	r3, [sp, #132]	; 0x84
   21708:	add	r0, sp, #128	; 0x80
   2170c:	bl	1aea4 <ftello64@plt+0x9834>
   21710:	mov	r0, r9
   21714:	bl	1aed8 <ftello64@plt+0x9868>
   21718:	mov	r3, #12
   2171c:	str	r3, [sp, #28]
   21720:	b	21e84 <ftello64@plt+0x10814>
   21724:	ldr	r3, [r3, sl, lsl #3]
   21728:	add	r3, r3, #1
   2172c:	cmp	fp, r3
   21730:	addgt	r1, r4, r3, lsl #3
   21734:	strgt	r2, [r4, r3, lsl #3]
   21738:	mvngt	r3, #0
   2173c:	strgt	r3, [r1, #4]
   21740:	ldr	r2, [r4, #4]
   21744:	ldr	r3, [sp, #100]	; 0x64
   21748:	cmp	r2, r3
   2174c:	beq	21804 <ftello64@plt+0x10194>
   21750:	cmp	r9, #0
   21754:	beq	2176c <ftello64@plt+0x100fc>
   21758:	mov	r1, sl
   2175c:	add	r0, sp, #104	; 0x68
   21760:	bl	17d24 <ftello64@plt+0x66b4>
   21764:	cmp	r0, #0
   21768:	bne	21824 <ftello64@plt+0x101b4>
   2176c:	ldr	r5, [sp, #352]	; 0x160
   21770:	mov	r7, sl
   21774:	lsl	r8, sl, #3
   21778:	ldr	r3, [r5]
   2177c:	add	r1, r3, r8
   21780:	ldrb	r2, [r1, #4]
   21784:	tst	r2, #8
   21788:	beq	21a54 <ftello64@plt+0x103e4>
   2178c:	ldr	r3, [sp, #368]	; 0x170
   21790:	ldr	r2, [sp, #100]	; 0x64
   21794:	ldr	r3, [r3, r2, lsl #2]
   21798:	add	r3, r3, #4
   2179c:	str	r3, [sp, #20]
   217a0:	add	r3, sl, sl, lsl #1
   217a4:	ldr	r5, [r5, #20]
   217a8:	add	r5, r5, r3, lsl #2
   217ac:	mov	r1, sl
   217b0:	add	r0, sp, #104	; 0x68
   217b4:	bl	17d24 <ftello64@plt+0x66b4>
   217b8:	cmp	r0, #0
   217bc:	beq	218e8 <ftello64@plt+0x10278>
   217c0:	ldr	r8, [r5, #4]
   217c4:	cmp	r8, #0
   217c8:	mvnle	sl, #0
   217cc:	ble	21f10 <ftello64@plt+0x108a0>
   217d0:	ldr	r7, [r5, #8]
   217d4:	sub	r7, r7, #4
   217d8:	mvn	sl, #0
   217dc:	mov	r5, #0
   217e0:	b	21a24 <ftello64@plt+0x103b4>
   217e4:	str	r2, [r1, #4]
   217e8:	ldr	r2, [sp, #32]
   217ec:	mov	r1, r4
   217f0:	ldr	r0, [sp, #16]
   217f4:	bl	1134c <memcpy@plt>
   217f8:	b	21740 <ftello64@plt+0x100d0>
   217fc:	str	r2, [r1, #4]
   21800:	b	21740 <ftello64@plt+0x100d0>
   21804:	ldr	r3, [sp, #364]	; 0x16c
   21808:	cmp	sl, r3
   2180c:	bne	21750 <ftello64@plt+0x100e0>
   21810:	cmp	r9, #0
   21814:	beq	218e0 <ftello64@plt+0x10270>
   21818:	ldr	r2, [sp, #36]	; 0x24
   2181c:	mov	r3, #0
   21820:	b	21840 <ftello64@plt+0x101d0>
   21824:	ldr	r2, [sp, #36]	; 0x24
   21828:	mov	r3, #0
   2182c:	b	21840 <ftello64@plt+0x101d0>
   21830:	add	r3, r3, #1
   21834:	add	r2, r2, #8
   21838:	cmp	fp, r3
   2183c:	beq	2188c <ftello64@plt+0x1021c>
   21840:	ldr	r1, [r4, r3, lsl #3]
   21844:	cmp	r1, #0
   21848:	blt	21830 <ftello64@plt+0x101c0>
   2184c:	ldr	r1, [r2, #4]
   21850:	cmn	r1, #1
   21854:	bne	21830 <ftello64@plt+0x101c0>
   21858:	add	r3, sp, #104	; 0x68
   2185c:	str	r3, [sp, #4]
   21860:	ldr	r3, [sp, #16]
   21864:	str	r3, [sp]
   21868:	mov	r3, r4
   2186c:	mov	r2, fp
   21870:	ldr	r1, [sp, #40]	; 0x28
   21874:	mov	r0, r9
   21878:	bl	1bff8 <ftello64@plt+0xa988>
   2187c:	subs	sl, r0, #0
   21880:	bge	2176c <ftello64@plt+0x100fc>
   21884:	ldr	fp, [sp, #12]
   21888:	b	21890 <ftello64@plt+0x10220>
   2188c:	ldr	fp, [sp, #12]
   21890:	ldr	r0, [sp, #112]	; 0x70
   21894:	bl	14f9c <ftello64@plt+0x392c>
   21898:	add	r0, sp, #128	; 0x80
   2189c:	bl	1aea4 <ftello64@plt+0x9834>
   218a0:	mov	r0, r9
   218a4:	bl	1aed8 <ftello64@plt+0x9868>
   218a8:	cmp	r0, #0
   218ac:	strne	r0, [sp, #28]
   218b0:	bne	21e84 <ftello64@plt+0x10814>
   218b4:	ldrb	r4, [sp, #344]	; 0x158
   218b8:	ldr	r7, [sp, #296]	; 0x128
   218bc:	ldr	r8, [sp, #280]	; 0x118
   218c0:	ldr	r9, [sp, #300]	; 0x12c
   218c4:	ldr	ip, [sp, #404]	; 0x194
   218c8:	ldr	r1, [sp, #460]	; 0x1cc
   218cc:	mov	r3, r1
   218d0:	add	r2, r1, #4
   218d4:	ldr	r0, [sp, #60]	; 0x3c
   218d8:	add	lr, r1, r0, lsl #3
   218dc:	b	21ce4 <ftello64@plt+0x10674>
   218e0:	ldr	fp, [sp, #12]
   218e4:	b	21890 <ftello64@plt+0x10220>
   218e8:	mov	r1, sl
   218ec:	add	r0, sp, #104	; 0x68
   218f0:	bl	1b0b8 <ftello64@plt+0x9a48>
   218f4:	cmp	r0, #0
   218f8:	bne	217c0 <ftello64@plt+0x10150>
   218fc:	ldr	fp, [sp, #12]
   21900:	ldr	r0, [sp, #112]	; 0x70
   21904:	bl	14f9c <ftello64@plt+0x392c>
   21908:	add	r0, sp, #128	; 0x80
   2190c:	bl	1aea4 <ftello64@plt+0x9834>
   21910:	mov	r0, r9
   21914:	bl	1aed8 <ftello64@plt+0x9868>
   21918:	mov	r3, #12
   2191c:	str	r3, [sp, #28]
   21920:	b	21e84 <ftello64@plt+0x10814>
   21924:	mov	r1, sl
   21928:	add	r0, sp, #104	; 0x68
   2192c:	bl	17d24 <ftello64@plt+0x66b4>
   21930:	cmp	r0, #0
   21934:	bne	21c84 <ftello64@plt+0x10614>
   21938:	cmp	r9, #0
   2193c:	beq	21aec <ftello64@plt+0x1047c>
   21940:	ldr	r7, [sp, #100]	; 0x64
   21944:	ldr	r5, [r9]
   21948:	add	r1, r5, #1
   2194c:	str	r1, [r9]
   21950:	ldr	r3, [r9, #4]
   21954:	cmp	r1, r3
   21958:	bne	21984 <ftello64@plt+0x10314>
   2195c:	add	r1, r1, r1, lsl #1
   21960:	lsl	r1, r1, #4
   21964:	ldr	r0, [r9, #8]
   21968:	bl	266b0 <ftello64@plt+0x15040>
   2196c:	cmp	r0, #0
   21970:	beq	21f0c <ftello64@plt+0x1089c>
   21974:	ldr	r3, [r9, #4]
   21978:	lsl	r3, r3, #1
   2197c:	str	r3, [r9, #4]
   21980:	str	r0, [r9, #8]
   21984:	add	r5, r5, r5, lsl #1
   21988:	lsl	r8, r5, #3
   2198c:	ldr	r3, [r9, #8]
   21990:	str	r7, [r3, r5, lsl #3]
   21994:	ldr	r3, [r9, #8]
   21998:	add	r3, r3, r8
   2199c:	str	r6, [r3, #4]
   219a0:	ldr	r5, [r9, #8]
   219a4:	add	r5, r5, r8
   219a8:	ldr	r0, [sp, #44]	; 0x2c
   219ac:	bl	26680 <ftello64@plt+0x15010>
   219b0:	str	r0, [r5, #8]
   219b4:	ldr	r3, [r9, #8]
   219b8:	add	r3, r3, r8
   219bc:	ldr	r0, [r3, #8]
   219c0:	cmp	r0, #0
   219c4:	beq	21f0c <ftello64@plt+0x1089c>
   219c8:	ldr	r5, [sp, #32]
   219cc:	mov	r2, r5
   219d0:	mov	r1, r4
   219d4:	bl	1134c <memcpy@plt>
   219d8:	ldr	r3, [r9, #8]
   219dc:	add	r3, r3, r8
   219e0:	ldr	r0, [r3, #8]
   219e4:	mov	r2, r5
   219e8:	ldr	r1, [sp, #16]
   219ec:	add	r0, r0, r5
   219f0:	bl	1134c <memcpy@plt>
   219f4:	ldr	r0, [r9, #8]
   219f8:	add	r0, r0, r8
   219fc:	add	r1, sp, #104	; 0x68
   21a00:	add	r0, r0, #12
   21a04:	bl	19160 <ftello64@plt+0x7af0>
   21a08:	cmp	r0, #0
   21a0c:	beq	21aec <ftello64@plt+0x1047c>
   21a10:	ldr	fp, [sp, #12]
   21a14:	b	21900 <ftello64@plt+0x10290>
   21a18:	add	r5, r5, #1
   21a1c:	cmp	r8, r5
   21a20:	beq	21aec <ftello64@plt+0x1047c>
   21a24:	ldr	r6, [r7, #4]!
   21a28:	mov	r1, r6
   21a2c:	ldr	r0, [sp, #20]
   21a30:	bl	17d24 <ftello64@plt+0x66b4>
   21a34:	cmp	r0, #0
   21a38:	beq	21a18 <ftello64@plt+0x103a8>
   21a3c:	cmn	sl, #1
   21a40:	bne	21924 <ftello64@plt+0x102b4>
   21a44:	mov	sl, r6
   21a48:	b	21a18 <ftello64@plt+0x103a8>
   21a4c:	beq	feacc4fc <optarg@@GLIBC_2.4+0xfea9130c>
   21a50:	andeq	pc, r3, r0, lsl #30
   21a54:	ldrb	r1, [r1, #6]
   21a58:	tst	r1, #16
   21a5c:	bne	21b78 <ftello64@plt+0x10508>
   21a60:	cmp	r2, #4
   21a64:	bne	21bf4 <ftello64@plt+0x10584>
   21a68:	ldr	r3, [r3, r8]
   21a6c:	add	r3, r3, #1
   21a70:	cmp	fp, r3
   21a74:	ble	21ba0 <ftello64@plt+0x10530>
   21a78:	add	r2, r4, r3, lsl #3
   21a7c:	ldr	r6, [r2, #4]
   21a80:	ldr	r2, [r4, r3, lsl #3]
   21a84:	sub	r6, r6, r2
   21a88:	cmp	r9, #0
   21a8c:	bne	21c28 <ftello64@plt+0x105b8>
   21a90:	cmp	r6, #0
   21a94:	beq	21bac <ftello64@plt+0x1053c>
   21a98:	ldr	r3, [r5, #12]
   21a9c:	ldr	sl, [r3, sl, lsl #2]
   21aa0:	ldr	r3, [sp, #100]	; 0x64
   21aa4:	add	r6, r6, r3
   21aa8:	str	r6, [sp, #100]	; 0x64
   21aac:	cmp	r9, #0
   21ab0:	beq	21ae4 <ftello64@plt+0x10474>
   21ab4:	ldr	r3, [sp, #360]	; 0x168
   21ab8:	cmp	r6, r3
   21abc:	bgt	22204 <ftello64@plt+0x10b94>
   21ac0:	ldr	r3, [sp, #368]	; 0x170
   21ac4:	ldr	r0, [r3, r6, lsl #2]
   21ac8:	cmp	r0, #0
   21acc:	beq	2220c <ftello64@plt+0x10b9c>
   21ad0:	mov	r1, sl
   21ad4:	add	r0, r0, #4
   21ad8:	bl	17d24 <ftello64@plt+0x66b4>
   21adc:	cmp	r0, #0
   21ae0:	beq	22214 <ftello64@plt+0x10ba4>
   21ae4:	mov	r3, #0
   21ae8:	str	r3, [sp, #108]	; 0x6c
   21aec:	cmp	sl, #0
   21af0:	blt	21f10 <ftello64@plt+0x108a0>
   21af4:	ldr	r2, [sp, #100]	; 0x64
   21af8:	ldr	r3, [r4, #4]
   21afc:	cmp	r2, r3
   21b00:	bgt	21c9c <ftello64@plt+0x1062c>
   21b04:	lsl	r1, sl, #3
   21b08:	ldr	r3, [sp, #24]
   21b0c:	ldr	r3, [r3]
   21b10:	add	r0, r3, r1
   21b14:	ldrb	ip, [r0, #4]
   21b18:	cmp	ip, #8
   21b1c:	beq	21724 <ftello64@plt+0x100b4>
   21b20:	cmp	ip, #9
   21b24:	bne	21740 <ftello64@plt+0x100d0>
   21b28:	ldr	r3, [r3, r1]
   21b2c:	add	r3, r3, #1
   21b30:	cmp	fp, r3
   21b34:	ble	21740 <ftello64@plt+0x100d0>
   21b38:	add	r1, r4, r3, lsl #3
   21b3c:	ldr	ip, [r4, r3, lsl #3]
   21b40:	cmp	r2, ip
   21b44:	bgt	217e4 <ftello64@plt+0x10174>
   21b48:	ldrb	r0, [r0, #6]
   21b4c:	tst	r0, #8
   21b50:	beq	217fc <ftello64@plt+0x1018c>
   21b54:	ldr	r0, [sp, #16]
   21b58:	ldr	r3, [r0, r3, lsl #3]
   21b5c:	cmn	r3, #1
   21b60:	beq	217fc <ftello64@plt+0x1018c>
   21b64:	ldr	r2, [sp, #32]
   21b68:	mov	r1, r0
   21b6c:	mov	r0, r4
   21b70:	bl	1134c <memcpy@plt>
   21b74:	b	21740 <ftello64@plt+0x100d0>
   21b78:	ldr	r3, [sp, #100]	; 0x64
   21b7c:	add	r2, sp, #268	; 0x10c
   21b80:	mov	r1, sl
   21b84:	mov	r0, r5
   21b88:	bl	1ce04 <ftello64@plt+0xb794>
   21b8c:	subs	r6, r0, #0
   21b90:	beq	21bf4 <ftello64@plt+0x10584>
   21b94:	ldr	r3, [r5, #12]
   21b98:	ldr	sl, [r3, r7, lsl #2]
   21b9c:	b	21aa0 <ftello64@plt+0x10430>
   21ba0:	cmp	r9, #0
   21ba4:	mvnne	sl, #0
   21ba8:	bne	21aec <ftello64@plt+0x1047c>
   21bac:	mov	r1, sl
   21bb0:	add	r0, sp, #104	; 0x68
   21bb4:	bl	1b0b8 <ftello64@plt+0x9a48>
   21bb8:	cmp	r0, #0
   21bbc:	beq	21c94 <ftello64@plt+0x10624>
   21bc0:	ldr	r3, [r5, #20]
   21bc4:	add	r2, r7, r7, lsl #1
   21bc8:	add	r3, r3, r2, lsl #2
   21bcc:	ldr	r3, [r3, #8]
   21bd0:	ldr	sl, [r3]
   21bd4:	ldr	r3, [sp, #368]	; 0x170
   21bd8:	ldr	r2, [sp, #100]	; 0x64
   21bdc:	ldr	r0, [r3, r2, lsl #2]
   21be0:	mov	r1, sl
   21be4:	add	r0, r0, #4
   21be8:	bl	17d24 <ftello64@plt+0x66b4>
   21bec:	cmp	r0, #0
   21bf0:	bne	21aec <ftello64@plt+0x1047c>
   21bf4:	ldr	r1, [r5]
   21bf8:	ldr	r2, [sp, #100]	; 0x64
   21bfc:	add	r1, r1, r8
   21c00:	add	r0, sp, #268	; 0x10c
   21c04:	bl	1bae4 <ftello64@plt+0xa474>
   21c08:	cmp	r0, #0
   21c0c:	mvneq	sl, #0
   21c10:	beq	21f10 <ftello64@plt+0x108a0>
   21c14:	ldr	r3, [r5, #12]
   21c18:	ldr	sl, [r3, r7, lsl #2]
   21c1c:	ldr	r6, [sp, #100]	; 0x64
   21c20:	add	r6, r6, #1
   21c24:	b	21aa8 <ftello64@plt+0x10438>
   21c28:	add	r2, r4, r3, lsl #3
   21c2c:	ldr	r0, [r4, r3, lsl #3]
   21c30:	cmn	r0, #1
   21c34:	beq	221ec <ftello64@plt+0x10b7c>
   21c38:	ldr	r3, [r2, #4]
   21c3c:	cmn	r3, #1
   21c40:	beq	221f4 <ftello64@plt+0x10b84>
   21c44:	cmp	r6, #0
   21c48:	beq	21bac <ftello64@plt+0x1053c>
   21c4c:	ldr	ip, [sp, #272]	; 0x110
   21c50:	ldr	r1, [sp, #100]	; 0x64
   21c54:	ldr	r3, [sp, #296]	; 0x128
   21c58:	sub	r3, r3, r1
   21c5c:	cmp	r6, r3
   21c60:	bgt	221fc <ftello64@plt+0x10b8c>
   21c64:	mov	r2, r6
   21c68:	add	r1, ip, r1
   21c6c:	add	r0, ip, r0
   21c70:	bl	11388 <memcmp@plt>
   21c74:	cmp	r0, #0
   21c78:	beq	21b94 <ftello64@plt+0x10524>
   21c7c:	mvn	sl, #0
   21c80:	b	21f10 <ftello64@plt+0x108a0>
   21c84:	mov	sl, r6
   21c88:	b	21aec <ftello64@plt+0x1047c>
   21c8c:	ldr	fp, [sp, #12]
   21c90:	b	21900 <ftello64@plt+0x10290>
   21c94:	ldr	fp, [sp, #12]
   21c98:	b	21900 <ftello64@plt+0x10290>
   21c9c:	ldr	fp, [sp, #12]
   21ca0:	ldr	r0, [sp, #112]	; 0x70
   21ca4:	bl	14f9c <ftello64@plt+0x392c>
   21ca8:	add	r0, sp, #128	; 0x80
   21cac:	bl	1aea4 <ftello64@plt+0x9834>
   21cb0:	mov	r0, r9
   21cb4:	bl	1aed8 <ftello64@plt+0x9868>
   21cb8:	b	218a8 <ftello64@plt+0x10238>
   21cbc:	ldr	r5, [r0, #-4]
   21cc0:	add	r5, r5, ip
   21cc4:	str	r5, [r0, #-4]
   21cc8:	ldr	r0, [r3, #4]
   21ccc:	add	r0, r0, ip
   21cd0:	str	r0, [r3, #4]
   21cd4:	add	r3, r3, #8
   21cd8:	add	r2, r2, #8
   21cdc:	cmp	r3, lr
   21ce0:	beq	21d24 <ftello64@plt+0x106b4>
   21ce4:	mov	r0, r2
   21ce8:	ldr	r5, [r2, #-4]
   21cec:	cmn	r5, #1
   21cf0:	beq	21cd4 <ftello64@plt+0x10664>
   21cf4:	cmp	r4, #0
   21cf8:	beq	21cbc <ftello64@plt+0x1064c>
   21cfc:	cmp	r5, r7
   21d00:	ldrne	r5, [r8, r5, lsl #2]
   21d04:	moveq	r5, r9
   21d08:	str	r5, [r2, #-4]
   21d0c:	ldr	r5, [r3, #4]
   21d10:	cmp	r7, r5
   21d14:	ldrne	r5, [r8, r5, lsl #2]
   21d18:	moveq	r5, r9
   21d1c:	str	r5, [r3, #4]
   21d20:	b	21cbc <ftello64@plt+0x1064c>
   21d24:	ldr	r2, [sp, #64]	; 0x40
   21d28:	cmp	r2, #0
   21d2c:	ble	21d54 <ftello64@plt+0x106e4>
   21d30:	ldr	r2, [sp, #460]	; 0x1cc
   21d34:	ldr	r0, [sp, #456]	; 0x1c8
   21d38:	add	r0, r2, r0, lsl #3
   21d3c:	mvn	r2, #0
   21d40:	str	r2, [r3]
   21d44:	str	r2, [r3, #4]
   21d48:	add	r3, r3, #8
   21d4c:	cmp	r0, r3
   21d50:	bne	21d40 <ftello64@plt+0x106d0>
   21d54:	ldr	r3, [fp, #132]	; 0x84
   21d58:	cmp	r3, #0
   21d5c:	beq	21e84 <ftello64@plt+0x10814>
   21d60:	ldr	r3, [sp, #60]	; 0x3c
   21d64:	sub	r0, r3, #1
   21d68:	mov	r3, #0
   21d6c:	ldr	ip, [sp, #460]	; 0x1cc
   21d70:	b	21d9c <ftello64@plt+0x1072c>
   21d74:	add	r2, r2, #1
   21d78:	ldr	r2, [ip, r2, lsl #3]
   21d7c:	str	r2, [r1, #8]
   21d80:	ldr	r2, [fp, #132]	; 0x84
   21d84:	ldr	r2, [r2, r3, lsl #2]
   21d88:	add	r2, ip, r2, lsl #3
   21d8c:	ldr	r2, [r2, #12]
   21d90:	str	r2, [r1, #12]
   21d94:	add	r3, r3, #1
   21d98:	add	r1, r1, #8
   21d9c:	cmp	r0, r3
   21da0:	beq	21e84 <ftello64@plt+0x10814>
   21da4:	ldr	r2, [fp, #132]	; 0x84
   21da8:	ldr	r2, [r2, r3, lsl #2]
   21dac:	cmp	r3, r2
   21db0:	bne	21d74 <ftello64@plt+0x10704>
   21db4:	b	21d94 <ftello64@plt+0x10724>
   21db8:	mov	r3, #12
   21dbc:	str	r3, [sp, #28]
   21dc0:	b	21e84 <ftello64@plt+0x10814>
   21dc4:	mov	r3, #12
   21dc8:	str	r3, [sp, #28]
   21dcc:	b	21e84 <ftello64@plt+0x10814>
   21dd0:	mov	r3, #1
   21dd4:	str	r3, [sp, #28]
   21dd8:	b	21e84 <ftello64@plt+0x10814>
   21ddc:	ldr	fp, [sp, #40]	; 0x28
   21de0:	mov	r3, #12
   21de4:	str	r3, [sp, #28]
   21de8:	b	21e84 <ftello64@plt+0x10814>
   21dec:	ldr	fp, [sp, #40]	; 0x28
   21df0:	str	r0, [sp, #28]
   21df4:	b	21e84 <ftello64@plt+0x10814>
   21df8:	ldr	fp, [sp, #40]	; 0x28
   21dfc:	b	21e84 <ftello64@plt+0x10814>
   21e00:	add	r0, sp, #268	; 0x10c
   21e04:	bl	1adf8 <ftello64@plt+0x9788>
   21e08:	ldr	r0, [sp, #400]	; 0x190
   21e0c:	bl	14f9c <ftello64@plt+0x392c>
   21e10:	ldr	r0, [sp, #384]	; 0x180
   21e14:	bl	14f9c <ftello64@plt+0x392c>
   21e18:	b	21e98 <ftello64@plt+0x10828>
   21e1c:	mov	r3, #1
   21e20:	str	r3, [sp, #28]
   21e24:	b	21ea0 <ftello64@plt+0x10830>
   21e28:	mov	r3, #1
   21e2c:	str	r3, [sp, #28]
   21e30:	b	21ea0 <ftello64@plt+0x10830>
   21e34:	mov	r3, #1
   21e38:	str	r3, [sp, #28]
   21e3c:	b	21ea0 <ftello64@plt+0x10830>
   21e40:	ldr	r3, [sp, #36]	; 0x24
   21e44:	str	r3, [sp, #272]	; 0x110
   21e48:	ldr	r3, [fp, #92]	; 0x5c
   21e4c:	ldr	r2, [sp, #48]	; 0x30
   21e50:	cmp	r3, #1
   21e54:	movgt	r2, #0
   21e58:	mov	r3, r2
   21e5c:	b	20a60 <ftello64@plt+0xf3f0>
   21e60:	mov	r3, #12
   21e64:	str	r3, [sp, #28]
   21e68:	b	21e84 <ftello64@plt+0x10814>
   21e6c:	mov	r3, #0
   21e70:	str	r3, [sp, #104]	; 0x68
   21e74:	b	213fc <ftello64@plt+0xfd8c>
   21e78:	ldr	fp, [sp, #40]	; 0x28
   21e7c:	mov	r3, #12
   21e80:	str	r3, [sp, #28]
   21e84:	ldr	r0, [sp, #368]	; 0x170
   21e88:	bl	14f9c <ftello64@plt+0x392c>
   21e8c:	ldr	r3, [fp, #76]	; 0x4c
   21e90:	cmp	r3, #0
   21e94:	bne	21e00 <ftello64@plt+0x10790>
   21e98:	add	r0, sp, #268	; 0x10c
   21e9c:	bl	1ac50 <ftello64@plt+0x95e0>
   21ea0:	ldr	r0, [sp, #28]
   21ea4:	add	sp, sp, #412	; 0x19c
   21ea8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21eac:	ldr	fp, [sp, #40]	; 0x28
   21eb0:	mov	r3, #12
   21eb4:	str	r3, [sp, #28]
   21eb8:	b	21e84 <ftello64@plt+0x10814>
   21ebc:	mov	r3, #0
   21ec0:	ldr	r2, [sp, #460]	; 0x1cc
   21ec4:	str	r3, [r2]
   21ec8:	ldr	r3, [sp, #360]	; 0x168
   21ecc:	str	r3, [r2, #4]
   21ed0:	b	218b4 <ftello64@plt+0x10244>
   21ed4:	ldr	r3, [sp, #24]
   21ed8:	ldr	r3, [r3]
   21edc:	str	r3, [sp, #24]
   21ee0:	mov	r9, #0
   21ee4:	str	r9, [sp, #116]	; 0x74
   21ee8:	mov	r3, #2
   21eec:	str	r3, [sp, #120]	; 0x78
   21ef0:	str	r9, [sp, #124]	; 0x7c
   21ef4:	str	r9, [sp, #128]	; 0x80
   21ef8:	mov	r3, #16
   21efc:	str	r3, [sp, #132]	; 0x84
   21f00:	add	r3, sp, #140	; 0x8c
   21f04:	str	r3, [sp, #136]	; 0x88
   21f08:	b	21624 <ftello64@plt+0xffb4>
   21f0c:	mvn	sl, #1
   21f10:	cmn	sl, #2
   21f14:	beq	21c8c <ftello64@plt+0x1061c>
   21f18:	add	r3, sp, #104	; 0x68
   21f1c:	str	r3, [sp, #4]
   21f20:	ldr	r3, [sp, #16]
   21f24:	str	r3, [sp]
   21f28:	mov	r3, r4
   21f2c:	mov	r2, fp
   21f30:	ldr	r1, [sp, #40]	; 0x28
   21f34:	mov	r0, r9
   21f38:	bl	1bff8 <ftello64@plt+0xa988>
   21f3c:	subs	sl, r0, #0
   21f40:	bge	21af4 <ftello64@plt+0x10484>
   21f44:	ldr	fp, [sp, #12]
   21f48:	ldr	r0, [sp, #112]	; 0x70
   21f4c:	bl	14f9c <ftello64@plt+0x392c>
   21f50:	add	r0, sp, #128	; 0x80
   21f54:	bl	1aea4 <ftello64@plt+0x9834>
   21f58:	mov	r0, r9
   21f5c:	bl	1aed8 <ftello64@plt+0x9868>
   21f60:	mov	r3, #1
   21f64:	str	r3, [sp, #28]
   21f68:	b	21e84 <ftello64@plt+0x10814>
   21f6c:	mov	r3, #12
   21f70:	str	r3, [sp, #28]
   21f74:	b	21e84 <ftello64@plt+0x10814>
   21f78:	ldr	r3, [sp, #104]	; 0x68
   21f7c:	cmp	r3, #0
   21f80:	bne	22104 <ftello64@plt+0x10a94>
   21f84:	ldr	r2, [sp, #20]
   21f88:	cmp	r2, #0
   21f8c:	ldrne	r3, [r2]
   21f90:	ldrne	r1, [sp, #32]
   21f94:	addne	r3, r3, r1
   21f98:	strne	r3, [r2]
   21f9c:	cmn	sl, #1
   21fa0:	beq	22144 <ftello64@plt+0x10ad4>
   21fa4:	cmn	sl, #2
   21fa8:	beq	21ddc <ftello64@plt+0x1076c>
   21fac:	str	sl, [sp, #360]	; 0x168
   21fb0:	ldr	r3, [sp, #60]	; 0x3c
   21fb4:	cmp	r3, #1
   21fb8:	movls	fp, #0
   21fbc:	movhi	fp, #1
   21fc0:	ldr	r3, [sp, #24]
   21fc4:	ldrb	r3, [r3, #28]
   21fc8:	eor	r3, r3, #16
   21fcc:	ands	r3, fp, r3, lsr #4
   21fd0:	beq	21490 <ftello64@plt+0xfe20>
   21fd4:	mov	r2, sl
   21fd8:	ldr	r3, [sp, #368]	; 0x170
   21fdc:	ldr	r1, [r3, sl, lsl #2]
   21fe0:	add	r0, sp, #268	; 0x10c
   21fe4:	bl	1bf20 <ftello64@plt+0xa8b0>
   21fe8:	str	r0, [sp, #364]	; 0x16c
   21fec:	ldr	r3, [sp, #40]	; 0x28
   21ff0:	ldrb	r3, [r3, #88]	; 0x58
   21ff4:	tst	r3, #1
   21ff8:	bne	2200c <ftello64@plt+0x1099c>
   21ffc:	ldr	r3, [sp, #40]	; 0x28
   22000:	ldr	r3, [r3, #76]	; 0x4c
   22004:	cmp	r3, #0
   22008:	beq	216b4 <ftello64@plt+0x10044>
   2200c:	ldr	r9, [sp, #352]	; 0x160
   22010:	ldr	r7, [sp, #364]	; 0x16c
   22014:	cmn	sl, #-1073741822	; 0xc0000002
   22018:	bhi	21eac <ftello64@plt+0x1083c>
   2201c:	add	r4, sl, #1
   22020:	lsl	r4, r4, #2
   22024:	mov	r0, r4
   22028:	bl	26680 <ftello64@plt+0x15010>
   2202c:	subs	r5, r0, #0
   22030:	beq	221b4 <ftello64@plt+0x10b44>
   22034:	ldr	r3, [r9, #76]	; 0x4c
   22038:	cmp	r3, #0
   2203c:	beq	214e0 <ftello64@plt+0xfe70>
   22040:	mov	r0, r4
   22044:	bl	26680 <ftello64@plt+0x15010>
   22048:	subs	r6, r0, #0
   2204c:	beq	221b4 <ftello64@plt+0x10b44>
   22050:	str	fp, [sp, #12]
   22054:	add	fp, sl, #1
   22058:	lsl	r4, fp, #2
   2205c:	mov	r2, r4
   22060:	mov	r1, #0
   22064:	mov	r0, r6
   22068:	bl	11550 <memset@plt>
   2206c:	str	r5, [sp, #128]	; 0x80
   22070:	str	r6, [sp, #132]	; 0x84
   22074:	str	r7, [sp, #136]	; 0x88
   22078:	str	sl, [sp, #140]	; 0x8c
   2207c:	mov	r3, #0
   22080:	str	r3, [sp, #144]	; 0x90
   22084:	str	r3, [sp, #148]	; 0x94
   22088:	str	r3, [sp, #152]	; 0x98
   2208c:	add	r1, sp, #128	; 0x80
   22090:	add	r0, sp, #268	; 0x10c
   22094:	bl	20568 <ftello64@plt+0xeef8>
   22098:	mov	r8, r0
   2209c:	ldr	r0, [sp, #152]	; 0x98
   220a0:	bl	14f9c <ftello64@plt+0x392c>
   220a4:	cmp	r8, #0
   220a8:	bne	2212c <ftello64@plt+0x10abc>
   220ac:	ldr	r3, [r5]
   220b0:	cmp	r3, #0
   220b4:	bne	214ac <ftello64@plt+0xfe3c>
   220b8:	ldr	r3, [r6]
   220bc:	cmp	r3, #0
   220c0:	bne	214ac <ftello64@plt+0xfe3c>
   220c4:	sub	r4, r4, #4
   220c8:	ldr	r3, [sp, #368]	; 0x170
   220cc:	add	r3, r3, r4
   220d0:	subs	sl, sl, #1
   220d4:	bmi	221d8 <ftello64@plt+0x10b68>
   220d8:	ldr	r1, [r3, #-4]!
   220dc:	cmp	r1, #0
   220e0:	beq	220d0 <ftello64@plt+0x10a60>
   220e4:	ldrb	r2, [r1, #52]	; 0x34
   220e8:	tst	r2, #16
   220ec:	beq	220d0 <ftello64@plt+0x10a60>
   220f0:	mov	r2, sl
   220f4:	add	r0, sp, #268	; 0x10c
   220f8:	bl	1bf20 <ftello64@plt+0xa8b0>
   220fc:	mov	r7, r0
   22100:	b	22054 <ftello64@plt+0x109e4>
   22104:	ldr	fp, [sp, #40]	; 0x28
   22108:	b	21e7c <ftello64@plt+0x1080c>
   2210c:	mov	r2, sl
   22110:	ldr	r3, [sp, #368]	; 0x170
   22114:	ldr	r1, [r3, sl, lsl #2]
   22118:	add	r0, sp, #268	; 0x10c
   2211c:	bl	1bf20 <ftello64@plt+0xa8b0>
   22120:	str	r0, [sp, #364]	; 0x16c
   22124:	b	21ffc <ftello64@plt+0x1098c>
   22128:	mov	r6, #0
   2212c:	mov	r0, r5
   22130:	bl	14f9c <ftello64@plt+0x392c>
   22134:	mov	r0, r6
   22138:	bl	14f9c <ftello64@plt+0x392c>
   2213c:	cmp	r8, #1
   22140:	bne	221a8 <ftello64@plt+0x10b38>
   22144:	add	r0, sp, #268	; 0x10c
   22148:	bl	1adf8 <ftello64@plt+0x9788>
   2214c:	ldr	r3, [sp, #404]	; 0x194
   22150:	ldr	r2, [sp, #84]	; 0x54
   22154:	add	r3, r2, r3
   22158:	str	r3, [sp, #404]	; 0x194
   2215c:	ldr	r2, [sp, #44]	; 0x2c
   22160:	cmp	r2, r3
   22164:	movge	r2, #0
   22168:	movlt	r2, #1
   2216c:	ldr	r1, [sp, #56]	; 0x38
   22170:	cmp	r1, r3
   22174:	movle	r3, r2
   22178:	orrgt	r3, r2, #1
   2217c:	cmp	r3, #0
   22180:	bne	216a4 <ftello64@plt+0x10034>
   22184:	ldr	r3, [sp, #72]	; 0x48
   22188:	cmp	r3, #4
   2218c:	ldrls	pc, [pc, r3, lsl #2]
   22190:	b	20eb8 <ftello64@plt+0xf848>
   22194:	strdeq	r0, [r2], -ip
   22198:	strdeq	r0, [r2], -ip
   2219c:	andeq	r0, r2, r4, lsr #25
   221a0:	andeq	r0, r2, ip, lsr ip
   221a4:	andeq	r0, r2, r8, ror #27
   221a8:	ldr	fp, [sp, #40]	; 0x28
   221ac:	mov	r3, r8
   221b0:	b	221cc <ftello64@plt+0x10b5c>
   221b4:	ldr	fp, [sp, #40]	; 0x28
   221b8:	mov	r0, r5
   221bc:	bl	14f9c <ftello64@plt+0x392c>
   221c0:	mov	r0, #0
   221c4:	bl	14f9c <ftello64@plt+0x392c>
   221c8:	mov	r3, #12
   221cc:	str	r3, [sp, #28]
   221d0:	b	21e84 <ftello64@plt+0x10814>
   221d4:	mov	r6, #0
   221d8:	mov	r0, r5
   221dc:	bl	14f9c <ftello64@plt+0x392c>
   221e0:	mov	r0, r6
   221e4:	bl	14f9c <ftello64@plt+0x392c>
   221e8:	b	22144 <ftello64@plt+0x10ad4>
   221ec:	mvn	sl, #0
   221f0:	b	21f10 <ftello64@plt+0x108a0>
   221f4:	mvn	sl, #0
   221f8:	b	21f10 <ftello64@plt+0x108a0>
   221fc:	mvn	sl, #0
   22200:	b	21f10 <ftello64@plt+0x108a0>
   22204:	mvn	sl, #0
   22208:	b	21f10 <ftello64@plt+0x108a0>
   2220c:	mvn	sl, #0
   22210:	b	21f10 <ftello64@plt+0x108a0>
   22214:	mvn	sl, #0
   22218:	b	21f10 <ftello64@plt+0x108a0>
   2221c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22220:	sub	sp, sp, #156	; 0x9c
   22224:	mov	r9, r0
   22228:	mov	r4, r1
   2222c:	mov	r8, r2
   22230:	str	r3, [sp, #24]
   22234:	ldr	sl, [sp, #196]	; 0xc4
   22238:	ldr	r3, [r1]
   2223c:	str	r3, [sp, #20]
   22240:	ldrb	r2, [r2, #4]
   22244:	sub	r3, r2, #1
   22248:	cmp	r3, #35	; 0x23
   2224c:	ldrls	pc, [pc, r3, lsl #2]
   22250:	b	23070 <ftello64@plt+0x11a00>
   22254:	andeq	r2, r2, r4, ror #5
   22258:			; <UNDEFINED> instruction: 0x000234bc
   2225c:	andeq	r3, r2, r0, ror r0
   22260:	andeq	r2, r2, r4, asr #24
   22264:	andeq	r2, r2, r0, lsl #31
   22268:	andeq	r3, r2, r0, ror r0
   2226c:	andeq	r3, r2, r0, ror r0
   22270:	andeq	r2, r2, ip, lsr #7
   22274:	strdeq	r2, [r2], -r8
   22278:			; <UNDEFINED> instruction: 0x000234bc
   2227c:	ldrdeq	r2, [r2], -r4
   22280:	muleq	r2, r8, sp
   22284:	andeq	r3, r2, r0, ror r0
   22288:	andeq	r3, r2, r0, ror r0
   2228c:	andeq	r3, r2, r0, ror r0
   22290:	andeq	r3, r2, r0, ror r0
   22294:	andeq	r3, r2, r0, ror r0
   22298:	ldrdeq	r2, [r2], -r4
   2229c:	ldrdeq	r2, [r2], -r4
   222a0:	andeq	r2, r2, r8, lsl #9
   222a4:	andeq	r3, r2, r0, ror r0
   222a8:	andeq	r3, r2, r0, ror r0
   222ac:			; <UNDEFINED> instruction: 0x00022cbc
   222b0:	andeq	r2, r2, r0, lsl #26
   222b4:	andeq	r3, r2, r0, ror r0
   222b8:	andeq	r3, r2, r0, ror r0
   222bc:	andeq	r3, r2, r0, ror r0
   222c0:	andeq	r3, r2, r0, ror r0
   222c4:	andeq	r3, r2, r0, ror r0
   222c8:	andeq	r3, r2, r0, ror r0
   222cc:	andeq	r3, r2, r0, ror r0
   222d0:	andeq	r2, r2, r0, asr #31
   222d4:	andeq	r2, r2, r0, asr #31
   222d8:	andeq	r3, r2, r0, lsl r0
   222dc:	andeq	r3, r2, r0, lsl r0
   222e0:	andeq	r3, r2, r0, rrx
   222e4:	mov	r3, r8
   222e8:	mov	r2, #0
   222ec:	mov	r1, r2
   222f0:	ldr	r0, [sp, #20]
   222f4:	bl	1894c <ftello64@plt+0x72dc>
   222f8:	subs	fp, r0, #0
   222fc:	moveq	r3, #12
   22300:	streq	r3, [sl]
   22304:	beq	232f4 <ftello64@plt+0x11c84>
   22308:	ldr	r3, [sp, #20]
   2230c:	ldr	r3, [r3, #92]	; 0x5c
   22310:	cmp	r3, #1
   22314:	movgt	r6, #0
   22318:	movgt	r5, #16
   2231c:	ble	22d2c <ftello64@plt+0x116bc>
   22320:	ldr	r3, [r9, #40]	; 0x28
   22324:	ldr	r2, [r9, #56]	; 0x38
   22328:	cmp	r2, r3
   2232c:	ble	22d2c <ftello64@plt+0x116bc>
   22330:	ldr	r2, [r9, #28]
   22334:	cmp	r3, r2
   22338:	beq	22d2c <ftello64@plt+0x116bc>
   2233c:	ldr	r2, [r9, #8]
   22340:	ldr	r3, [r2, r3, lsl #2]
   22344:	cmn	r3, #1
   22348:	bne	22d2c <ftello64@plt+0x116bc>
   2234c:	ldr	r2, [sp, #24]
   22350:	mov	r1, r9
   22354:	mov	r0, r8
   22358:	bl	1a448 <ftello64@plt+0x8dd8>
   2235c:	mov	r3, r8
   22360:	mov	r2, r6
   22364:	mov	r1, r6
   22368:	ldr	r7, [sp, #20]
   2236c:	mov	r0, r7
   22370:	bl	1894c <ftello64@plt+0x72dc>
   22374:	mov	r4, r0
   22378:	mov	r3, r5
   2237c:	mov	r2, r0
   22380:	mov	r1, fp
   22384:	mov	r0, r7
   22388:	bl	18ac0 <ftello64@plt+0x7450>
   2238c:	mov	fp, r0
   22390:	cmp	r0, #0
   22394:	cmpne	r4, #0
   22398:	bne	22320 <ftello64@plt+0x10cb0>
   2239c:	mov	r3, #12
   223a0:	str	r3, [sl]
   223a4:	mov	fp, #0
   223a8:	b	232f4 <ftello64@plt+0x11c84>
   223ac:	ldr	r5, [r1, #24]
   223b0:	add	r3, r5, #1
   223b4:	str	r3, [r1, #24]
   223b8:	ldr	r6, [sp, #24]
   223bc:	orr	r2, r6, #8388608	; 0x800000
   223c0:	mov	r1, r0
   223c4:	mov	r0, r8
   223c8:	bl	1a448 <ftello64@plt+0x8dd8>
   223cc:	ldrb	r3, [r8, #4]
   223d0:	cmp	r3, #9
   223d4:	beq	2243c <ftello64@plt+0x10dcc>
   223d8:	str	sl, [sp, #4]
   223dc:	ldr	r3, [sp, #192]	; 0xc0
   223e0:	add	r3, r3, #1
   223e4:	str	r3, [sp]
   223e8:	mov	r3, r6
   223ec:	mov	r2, r8
   223f0:	mov	r1, r4
   223f4:	mov	r0, r9
   223f8:	bl	23728 <ftello64@plt+0x120b8>
   223fc:	ldr	r3, [sl]
   22400:	cmp	r3, #0
   22404:	beq	22410 <ftello64@plt+0x10da0>
   22408:	mov	fp, #0
   2240c:	b	232f4 <ftello64@plt+0x11c84>
   22410:	ldrb	r3, [r8, #4]
   22414:	cmp	r3, #9
   22418:	beq	22440 <ftello64@plt+0x10dd0>
   2241c:	cmp	r0, #0
   22420:	beq	22430 <ftello64@plt+0x10dc0>
   22424:	mov	r2, #0
   22428:	ldr	r1, [pc, #3880]	; 23358 <ftello64@plt+0x11ce8>
   2242c:	bl	1875c <ftello64@plt+0x70ec>
   22430:	mov	r3, #8
   22434:	str	r3, [sl]
   22438:	b	22408 <ftello64@plt+0x10d98>
   2243c:	mov	r0, #0
   22440:	cmp	r5, #8
   22444:	bhi	2245c <ftello64@plt+0x10dec>
   22448:	ldr	r1, [sp, #20]
   2244c:	ldr	r3, [r1, #84]	; 0x54
   22450:	mov	r2, #1
   22454:	orr	r3, r3, r2, lsl r5
   22458:	str	r3, [r1, #84]	; 0x54
   2245c:	mov	r3, #17
   22460:	mov	r2, #0
   22464:	mov	r1, r0
   22468:	ldr	r0, [sp, #20]
   2246c:	bl	18ac0 <ftello64@plt+0x7450>
   22470:	subs	fp, r0, #0
   22474:	moveq	r3, #12
   22478:	streq	r3, [sl]
   2247c:	beq	232f4 <ftello64@plt+0x11c84>
   22480:	str	r5, [fp, #20]
   22484:	b	22d2c <ftello64@plt+0x116bc>
   22488:	mov	r3, #0
   2248c:	str	r3, [sp, #60]	; 0x3c
   22490:	mov	r1, #1
   22494:	mov	r0, #32
   22498:	bl	26630 <ftello64@plt+0x14fc0>
   2249c:	mov	r5, r0
   224a0:	mov	r1, #1
   224a4:	mov	r0, #40	; 0x28
   224a8:	bl	26630 <ftello64@plt+0x14fc0>
   224ac:	mov	r7, r0
   224b0:	cmp	r0, #0
   224b4:	cmpne	r5, #0
   224b8:	moveq	r3, #1
   224bc:	movne	r3, #0
   224c0:	str	r3, [sp, #40]	; 0x28
   224c4:	beq	22534 <ftello64@plt+0x10ec4>
   224c8:	ldr	r2, [sp, #24]
   224cc:	mov	r1, r9
   224d0:	mov	r0, r8
   224d4:	bl	17f14 <ftello64@plt+0x68a4>
   224d8:	str	r0, [sp, #28]
   224dc:	ldrb	r3, [r8, #4]
   224e0:	cmp	r3, #2
   224e4:	streq	r3, [sl]
   224e8:	beq	2267c <ftello64@plt+0x1100c>
   224ec:	cmp	r3, #25
   224f0:	beq	22550 <ftello64@plt+0x10ee0>
   224f4:	ldr	r3, [sp, #40]	; 0x28
   224f8:	str	r3, [sp, #44]	; 0x2c
   224fc:	ldrb	r3, [r8, #4]
   22500:	cmp	r3, #21
   22504:	moveq	r3, #1
   22508:	strbeq	r3, [r8, #4]
   2250c:	mov	fp, #0
   22510:	mov	r3, #1
   22514:	str	fp, [sp, #36]	; 0x24
   22518:	ldr	r2, [sp, #24]
   2251c:	lsr	r2, r2, #16
   22520:	and	r2, r2, r3
   22524:	str	r2, [sp, #52]	; 0x34
   22528:	str	sl, [sp, #196]	; 0xc4
   2252c:	ldr	sl, [sp, #20]
   22530:	b	2292c <ftello64@plt+0x112bc>
   22534:	mov	r0, r5
   22538:	bl	14f9c <ftello64@plt+0x392c>
   2253c:	mov	r0, r7
   22540:	bl	14f9c <ftello64@plt+0x392c>
   22544:	mov	r3, #12
   22548:	str	r3, [sl]
   2254c:	b	2268c <ftello64@plt+0x1101c>
   22550:	ldrb	r3, [r7, #16]
   22554:	orr	r3, r3, #1
   22558:	strb	r3, [r7, #16]
   2255c:	ldr	r3, [sp, #24]
   22560:	tst	r3, #256	; 0x100
   22564:	ldrne	r3, [r5]
   22568:	orrne	r3, r3, #1024	; 0x400
   2256c:	strne	r3, [r5]
   22570:	ldr	r3, [r9, #40]	; 0x28
   22574:	ldr	r2, [sp, #28]
   22578:	add	r3, r3, r2
   2257c:	str	r3, [r9, #40]	; 0x28
   22580:	ldr	r2, [sp, #24]
   22584:	mov	r1, r9
   22588:	mov	r0, r8
   2258c:	bl	17f14 <ftello64@plt+0x68a4>
   22590:	str	r0, [sp, #28]
   22594:	ldrb	r3, [r8, #4]
   22598:	cmp	r3, #2
   2259c:	streq	r3, [sl]
   225a0:	beq	2267c <ftello64@plt+0x1100c>
   225a4:	mov	r3, #1
   225a8:	str	r3, [sp, #44]	; 0x2c
   225ac:	b	224fc <ftello64@plt+0x10e8c>
   225b0:	ldr	sl, [sp, #196]	; 0xc4
   225b4:	str	r0, [sl]
   225b8:	b	2267c <ftello64@plt+0x1100c>
   225bc:	ldr	sl, [sp, #196]	; 0xc4
   225c0:	mov	r3, #7
   225c4:	str	r3, [sl]
   225c8:	b	2267c <ftello64@plt+0x1100c>
   225cc:	ldr	r3, [r9, #40]	; 0x28
   225d0:	ldr	r2, [sp, #28]
   225d4:	add	r3, r3, r2
   225d8:	str	r3, [r9, #40]	; 0x28
   225dc:	ldr	r2, [sp, #24]
   225e0:	mov	r1, r9
   225e4:	add	r0, sp, #80	; 0x50
   225e8:	bl	17f14 <ftello64@plt+0x68a4>
   225ec:	mov	r3, r0
   225f0:	ldrb	r2, [sp, #84]	; 0x54
   225f4:	cmp	r2, #2
   225f8:	beq	226a0 <ftello64@plt+0x11030>
   225fc:	cmp	r2, #21
   22600:	beq	226b0 <ftello64@plt+0x11040>
   22604:	add	r2, sp, #120	; 0x78
   22608:	str	r2, [sp, #76]	; 0x4c
   2260c:	mov	r2, #3
   22610:	str	r2, [sp, #72]	; 0x48
   22614:	mov	r2, #1
   22618:	str	r2, [sp, #8]
   2261c:	ldr	r2, [sp, #24]
   22620:	str	r2, [sp, #4]
   22624:	str	sl, [sp]
   22628:	add	r2, sp, #80	; 0x50
   2262c:	mov	r1, r9
   22630:	add	r0, sp, #72	; 0x48
   22634:	bl	184d4 <ftello64@plt+0x6e64>
   22638:	cmp	r0, #0
   2263c:	bne	234cc <ftello64@plt+0x11e5c>
   22640:	ldr	r2, [sp, #24]
   22644:	mov	r1, r9
   22648:	mov	r0, r8
   2264c:	bl	17f14 <ftello64@plt+0x68a4>
   22650:	str	r0, [sp, #28]
   22654:	ldr	r6, [sp, #64]	; 0x40
   22658:	sub	r3, r6, #2
   2265c:	bics	r3, r3, #2
   22660:	beq	228e8 <ftello64@plt+0x11278>
   22664:	ldr	r4, [sp, #72]	; 0x48
   22668:	cmp	r4, #2
   2266c:	bne	226cc <ftello64@plt+0x1105c>
   22670:	ldr	sl, [sp, #196]	; 0xc4
   22674:	mov	r3, #11
   22678:	str	r3, [sl]
   2267c:	mov	r0, r5
   22680:	bl	14f9c <ftello64@plt+0x392c>
   22684:	mov	r0, r7
   22688:	bl	1a508 <ftello64@plt+0x8e98>
   2268c:	ldr	r3, [sl]
   22690:	cmp	r3, #0
   22694:	bne	234c4 <ftello64@plt+0x11e54>
   22698:	mov	fp, #0
   2269c:	b	22d2c <ftello64@plt+0x116bc>
   226a0:	ldr	sl, [sp, #196]	; 0xc4
   226a4:	mov	r3, #7
   226a8:	str	r3, [sl]
   226ac:	b	2267c <ftello64@plt+0x1100c>
   226b0:	ldr	r3, [r9, #40]	; 0x28
   226b4:	ldr	r2, [sp, #28]
   226b8:	sub	r3, r3, r2
   226bc:	str	r3, [r9, #40]	; 0x28
   226c0:	mov	r3, #1
   226c4:	strb	r3, [r8, #4]
   226c8:	b	229a0 <ftello64@plt+0x11330>
   226cc:	cmp	r4, #4
   226d0:	beq	234d8 <ftello64@plt+0x11e68>
   226d4:	cmp	r6, #3
   226d8:	beq	22704 <ftello64@plt+0x11094>
   226dc:	cmp	r4, #3
   226e0:	beq	235b0 <ftello64@plt+0x11f40>
   226e4:	cmp	r6, #0
   226e8:	beq	22720 <ftello64@plt+0x110b0>
   226ec:	cmp	r6, #3
   226f0:	movne	r0, #0
   226f4:	bne	22724 <ftello64@plt+0x110b4>
   226f8:	ldr	r3, [sp, #68]	; 0x44
   226fc:	ldrb	r0, [r3]
   22700:	b	22724 <ftello64@plt+0x110b4>
   22704:	ldr	r0, [sp, #68]	; 0x44
   22708:	bl	114fc <strlen@plt>
   2270c:	cmp	r0, #1
   22710:	bls	235a8 <ftello64@plt+0x11f38>
   22714:	ldr	sl, [sp, #196]	; 0xc4
   22718:	mov	r3, #3
   2271c:	b	228f0 <ftello64@plt+0x11280>
   22720:	ldrb	r0, [sp, #68]	; 0x44
   22724:	cmp	r4, #0
   22728:	bne	22818 <ftello64@plt+0x111a8>
   2272c:	ldrb	r3, [sp, #76]	; 0x4c
   22730:	str	r3, [sp, #32]
   22734:	cmp	r6, #0
   22738:	cmpne	r6, #3
   2273c:	ldrne	r6, [sp, #68]	; 0x44
   22740:	bne	22758 <ftello64@plt+0x110e8>
   22744:	ldr	r3, [sl, #92]	; 0x5c
   22748:	cmp	r3, #1
   2274c:	ble	22830 <ftello64@plt+0x111c0>
   22750:	bl	1155c <btowc@plt>
   22754:	mov	r6, r0
   22758:	ldr	r3, [sp, #72]	; 0x48
   2275c:	cmp	r3, #3
   22760:	cmpne	r3, #0
   22764:	bne	22848 <ftello64@plt+0x111d8>
   22768:	ldr	r3, [sl, #92]	; 0x5c
   2276c:	cmp	r3, #1
   22770:	ble	22840 <ftello64@plt+0x111d0>
   22774:	ldr	r0, [sp, #32]
   22778:	bl	1155c <btowc@plt>
   2277c:	mov	r4, r0
   22780:	cmn	r6, #1
   22784:	cmnne	r4, #1
   22788:	beq	234e4 <ftello64@plt+0x11e74>
   2278c:	ldr	r3, [sp, #52]	; 0x34
   22790:	cmp	r4, r6
   22794:	movcs	r3, #0
   22798:	andcc	r3, r3, #1
   2279c:	cmp	r3, #0
   227a0:	bne	234f0 <ftello64@plt+0x11e80>
   227a4:	ldr	r3, [sl, #92]	; 0x5c
   227a8:	cmp	r3, #1
   227ac:	ble	22880 <ftello64@plt+0x11210>
   227b0:	ldr	r3, [r7, #32]
   227b4:	cmp	r3, fp
   227b8:	bne	22860 <ftello64@plt+0x111f0>
   227bc:	lsl	fp, fp, #1
   227c0:	add	fp, fp, #1
   227c4:	lsl	r3, fp, #2
   227c8:	str	r3, [sp, #48]	; 0x30
   227cc:	mov	r1, r3
   227d0:	ldr	r0, [r7, #4]
   227d4:	bl	266b0 <ftello64@plt+0x15040>
   227d8:	str	r0, [sp, #32]
   227dc:	ldr	r1, [sp, #48]	; 0x30
   227e0:	ldr	r0, [r7, #8]
   227e4:	bl	266b0 <ftello64@plt+0x15040>
   227e8:	str	r0, [sp, #48]	; 0x30
   227ec:	ldr	r3, [sp, #32]
   227f0:	cmp	r0, #0
   227f4:	cmpne	r3, #0
   227f8:	bne	22850 <ftello64@plt+0x111e0>
   227fc:	ldr	sl, [sp, #196]	; 0xc4
   22800:	mov	r0, r3
   22804:	bl	14f9c <ftello64@plt+0x392c>
   22808:	ldr	r0, [sp, #48]	; 0x30
   2280c:	bl	14f9c <ftello64@plt+0x392c>
   22810:	mov	r3, #12
   22814:	b	22678 <ftello64@plt+0x11008>
   22818:	cmp	r4, #3
   2281c:	ldreq	r3, [sp, #76]	; 0x4c
   22820:	ldrbeq	r3, [r3]
   22824:	movne	r3, #0
   22828:	str	r3, [sp, #32]
   2282c:	b	22734 <ftello64@plt+0x110c4>
   22830:	uxtb	r6, r0
   22834:	cmp	r4, #3
   22838:	cmpne	r4, #0
   2283c:	bne	22848 <ftello64@plt+0x111d8>
   22840:	ldrb	r4, [sp, #32]
   22844:	b	22780 <ftello64@plt+0x11110>
   22848:	ldr	r4, [sp, #76]	; 0x4c
   2284c:	b	22780 <ftello64@plt+0x11110>
   22850:	ldr	r3, [sp, #32]
   22854:	str	r3, [r7, #4]
   22858:	ldr	r3, [sp, #48]	; 0x30
   2285c:	str	r3, [r7, #8]
   22860:	ldr	r2, [r7, #32]
   22864:	ldr	r3, [r7, #4]
   22868:	str	r6, [r3, r2, lsl #2]
   2286c:	ldr	r2, [r7, #8]
   22870:	ldr	r3, [r7, #32]
   22874:	add	r1, r3, #1
   22878:	str	r1, [r7, #32]
   2287c:	str	r4, [r2, r3, lsl #2]
   22880:	mov	r1, #0
   22884:	mov	ip, #1
   22888:	b	22898 <ftello64@plt+0x11228>
   2288c:	add	r1, r1, #1
   22890:	cmp	r1, #256	; 0x100
   22894:	beq	234fc <ftello64@plt+0x11e8c>
   22898:	cmp	r1, r6
   2289c:	movcc	r3, #0
   228a0:	movcs	r3, #1
   228a4:	cmp	r1, r4
   228a8:	movhi	r3, #0
   228ac:	cmp	r3, #0
   228b0:	beq	2288c <ftello64@plt+0x1121c>
   228b4:	add	r3, r1, #31
   228b8:	cmp	r1, #0
   228bc:	movge	r3, r1
   228c0:	asr	r3, r3, #5
   228c4:	asr	r2, r1, #31
   228c8:	lsr	r0, r2, #27
   228cc:	add	r2, r1, r0
   228d0:	and	r2, r2, #31
   228d4:	sub	r2, r2, r0
   228d8:	ldr	r0, [r5, r3, lsl #2]
   228dc:	orr	r2, r0, ip, lsl r2
   228e0:	str	r2, [r5, r3, lsl #2]
   228e4:	b	2288c <ftello64@plt+0x1121c>
   228e8:	ldr	sl, [sp, #196]	; 0xc4
   228ec:	mov	r3, #11
   228f0:	str	r3, [sl]
   228f4:	b	2267c <ftello64@plt+0x1100c>
   228f8:	ldrb	r3, [sp, #68]	; 0x44
   228fc:	asr	r1, r3, #5
   22900:	and	r3, r3, #31
   22904:	ldr	r2, [r5, r1, lsl #2]
   22908:	mov	r0, #1
   2290c:	orr	r3, r2, r0, lsl r3
   22910:	str	r3, [r5, r1, lsl #2]
   22914:	ldrb	r3, [r8, #4]
   22918:	cmp	r3, #2
   2291c:	beq	22acc <ftello64@plt+0x1145c>
   22920:	cmp	r3, #21
   22924:	beq	22adc <ftello64@plt+0x1146c>
   22928:	ldr	r3, [sp, #40]	; 0x28
   2292c:	add	r2, sp, #88	; 0x58
   22930:	str	r2, [sp, #68]	; 0x44
   22934:	mov	r2, #3
   22938:	str	r2, [sp, #64]	; 0x40
   2293c:	str	r3, [sp, #8]
   22940:	ldr	r3, [sp, #24]
   22944:	str	r3, [sp, #4]
   22948:	str	sl, [sp]
   2294c:	ldr	r3, [sp, #28]
   22950:	mov	r2, r8
   22954:	mov	r1, r9
   22958:	add	r0, sp, #64	; 0x40
   2295c:	bl	184d4 <ftello64@plt+0x6e64>
   22960:	cmp	r0, #0
   22964:	bne	225b0 <ftello64@plt+0x10f40>
   22968:	ldr	r2, [sp, #24]
   2296c:	mov	r1, r9
   22970:	mov	r0, r8
   22974:	bl	17f14 <ftello64@plt+0x68a4>
   22978:	str	r0, [sp, #28]
   2297c:	ldr	r3, [sp, #64]	; 0x40
   22980:	sub	r3, r3, #2
   22984:	bics	r3, r3, #2
   22988:	beq	229a0 <ftello64@plt+0x11330>
   2298c:	ldrb	r3, [r8, #4]
   22990:	cmp	r3, #2
   22994:	beq	225bc <ftello64@plt+0x10f4c>
   22998:	cmp	r3, #22
   2299c:	beq	225cc <ftello64@plt+0x10f5c>
   229a0:	ldr	r3, [sp, #64]	; 0x40
   229a4:	cmp	r3, #4
   229a8:	ldrls	pc, [pc, r3, lsl #2]
   229ac:	b	22acc <ftello64@plt+0x1145c>
   229b0:	strdeq	r2, [r2], -r8
   229b4:	andeq	r2, r2, r4, asr #19
   229b8:	andeq	r2, r2, r8, lsl sl
   229bc:	andeq	r2, r2, r4, asr sl
   229c0:	muleq	r2, r0, sl
   229c4:	ldr	r3, [r7, #20]
   229c8:	ldr	r2, [sp, #36]	; 0x24
   229cc:	cmp	r3, r2
   229d0:	beq	229f0 <ftello64@plt+0x11380>
   229d4:	ldr	r2, [r7]
   229d8:	ldr	r3, [r7, #20]
   229dc:	add	r1, r3, #1
   229e0:	str	r1, [r7, #20]
   229e4:	ldr	r1, [sp, #68]	; 0x44
   229e8:	str	r1, [r2, r3, lsl #2]
   229ec:	b	22914 <ftello64@plt+0x112a4>
   229f0:	lsl	r3, r2, #1
   229f4:	add	r3, r3, #1
   229f8:	str	r3, [sp, #36]	; 0x24
   229fc:	lsl	r1, r3, #2
   22a00:	ldr	r0, [r7]
   22a04:	bl	266b0 <ftello64@plt+0x15040>
   22a08:	cmp	r0, #0
   22a0c:	beq	22c3c <ftello64@plt+0x115cc>
   22a10:	str	r0, [r7]
   22a14:	b	229d4 <ftello64@plt+0x11364>
   22a18:	ldr	r4, [sp, #68]	; 0x44
   22a1c:	mov	r0, r4
   22a20:	bl	114fc <strlen@plt>
   22a24:	cmp	r0, #1
   22a28:	bne	2350c <ftello64@plt+0x11e9c>
   22a2c:	ldrb	r3, [r4]
   22a30:	asr	r1, r3, #5
   22a34:	and	r3, r3, #31
   22a38:	ldr	r2, [r5, r1, lsl #2]
   22a3c:	orr	r3, r2, r0, lsl r3
   22a40:	str	r3, [r5, r1, lsl #2]
   22a44:	mov	r3, #0
   22a48:	ldr	r2, [sp, #196]	; 0xc4
   22a4c:	str	r3, [r2]
   22a50:	b	22914 <ftello64@plt+0x112a4>
   22a54:	ldr	r4, [sp, #68]	; 0x44
   22a58:	mov	r0, r4
   22a5c:	bl	114fc <strlen@plt>
   22a60:	cmp	r0, #1
   22a64:	bne	2351c <ftello64@plt+0x11eac>
   22a68:	ldrb	r3, [r4]
   22a6c:	asr	r1, r3, #5
   22a70:	and	r3, r3, #31
   22a74:	ldr	r2, [r5, r1, lsl #2]
   22a78:	orr	r3, r2, r0, lsl r3
   22a7c:	str	r3, [r5, r1, lsl #2]
   22a80:	mov	r3, #0
   22a84:	ldr	r2, [sp, #196]	; 0xc4
   22a88:	str	r3, [r2]
   22a8c:	b	22914 <ftello64@plt+0x112a4>
   22a90:	ldr	r3, [sp, #24]
   22a94:	str	r3, [sp, #4]
   22a98:	ldr	r3, [sp, #68]	; 0x44
   22a9c:	str	r3, [sp]
   22aa0:	add	r3, sp, #60	; 0x3c
   22aa4:	mov	r2, r7
   22aa8:	mov	r1, r5
   22aac:	ldr	r0, [r9, #64]	; 0x40
   22ab0:	bl	1c0b4 <ftello64@plt+0xaa44>
   22ab4:	ldr	r3, [sp, #196]	; 0xc4
   22ab8:	str	r0, [r3]
   22abc:	cmp	r0, #0
   22ac0:	beq	22914 <ftello64@plt+0x112a4>
   22ac4:	mov	sl, r3
   22ac8:	b	2267c <ftello64@plt+0x1100c>
   22acc:	ldr	sl, [sp, #196]	; 0xc4
   22ad0:	mov	r3, #7
   22ad4:	str	r3, [sl]
   22ad8:	b	2267c <ftello64@plt+0x1100c>
   22adc:	ldr	sl, [sp, #196]	; 0xc4
   22ae0:	ldr	r3, [r9, #40]	; 0x28
   22ae4:	ldr	r2, [sp, #28]
   22ae8:	add	r3, r3, r2
   22aec:	str	r3, [r9, #40]	; 0x28
   22af0:	ldr	r3, [sp, #44]	; 0x2c
   22af4:	cmp	r3, #0
   22af8:	beq	22b18 <ftello64@plt+0x114a8>
   22afc:	sub	r3, r5, #4
   22b00:	add	r1, r5, #28
   22b04:	ldr	r2, [r3, #4]
   22b08:	mvn	r2, r2
   22b0c:	str	r2, [r3, #4]!
   22b10:	cmp	r1, r3
   22b14:	bne	22b04 <ftello64@plt+0x11494>
   22b18:	ldr	r3, [sp, #20]
   22b1c:	ldr	ip, [r3, #92]	; 0x5c
   22b20:	cmp	ip, #1
   22b24:	ble	22b50 <ftello64@plt+0x114e0>
   22b28:	sub	r0, r5, #4
   22b2c:	ldr	r1, [r3, #60]	; 0x3c
   22b30:	sub	r1, r1, #4
   22b34:	add	lr, r5, #28
   22b38:	ldr	r3, [r0, #4]
   22b3c:	ldr	r2, [r1, #4]!
   22b40:	and	r3, r3, r2
   22b44:	str	r3, [r0, #4]!
   22b48:	cmp	r0, lr
   22b4c:	bne	22b38 <ftello64@plt+0x114c8>
   22b50:	ldr	r3, [r7, #20]
   22b54:	cmp	r3, #0
   22b58:	bne	22ba0 <ftello64@plt+0x11530>
   22b5c:	ldr	r3, [r7, #24]
   22b60:	cmp	r3, #0
   22b64:	bne	22ba0 <ftello64@plt+0x11530>
   22b68:	ldr	r3, [r7, #28]
   22b6c:	cmp	r3, #0
   22b70:	bne	22ba0 <ftello64@plt+0x11530>
   22b74:	ldr	r3, [r7, #32]
   22b78:	cmp	r3, #0
   22b7c:	bne	22ba0 <ftello64@plt+0x11530>
   22b80:	cmp	ip, #1
   22b84:	ble	22c08 <ftello64@plt+0x11598>
   22b88:	ldr	r3, [r7, #36]	; 0x24
   22b8c:	cmp	r3, #0
   22b90:	bne	22ba0 <ftello64@plt+0x11530>
   22b94:	ldrb	r3, [r7, #16]
   22b98:	tst	r3, #1
   22b9c:	beq	22c08 <ftello64@plt+0x11598>
   22ba0:	ldr	r0, [sp, #20]
   22ba4:	ldrb	r3, [r0, #88]	; 0x58
   22ba8:	orr	r3, r3, #2
   22bac:	strb	r3, [r0, #88]	; 0x58
   22bb0:	mov	r3, #6
   22bb4:	strb	r3, [sp, #124]	; 0x7c
   22bb8:	add	r3, sp, #152	; 0x98
   22bbc:	str	r7, [r3, #-32]!	; 0xffffffe0
   22bc0:	mov	r2, #0
   22bc4:	mov	r1, r2
   22bc8:	bl	1894c <ftello64@plt+0x72dc>
   22bcc:	subs	fp, r0, #0
   22bd0:	beq	2356c <ftello64@plt+0x11efc>
   22bd4:	ldr	r3, [r5]
   22bd8:	cmp	r3, #0
   22bdc:	bne	2352c <ftello64@plt+0x11ebc>
   22be0:	mov	r3, r5
   22be4:	add	r2, r5, #28
   22be8:	ldr	r1, [r3, #4]!
   22bec:	cmp	r1, #0
   22bf0:	bne	2352c <ftello64@plt+0x11ebc>
   22bf4:	cmp	r3, r2
   22bf8:	bne	22be8 <ftello64@plt+0x11578>
   22bfc:	mov	r0, r5
   22c00:	bl	14f9c <ftello64@plt+0x392c>
   22c04:	b	22d2c <ftello64@plt+0x116bc>
   22c08:	mov	r0, r7
   22c0c:	bl	1a508 <ftello64@plt+0x8e98>
   22c10:	mov	r3, #3
   22c14:	strb	r3, [sp, #124]	; 0x7c
   22c18:	add	r3, sp, #152	; 0x98
   22c1c:	str	r5, [r3, #-32]!	; 0xffffffe0
   22c20:	mov	r2, #0
   22c24:	mov	r1, r2
   22c28:	ldr	r0, [sp, #20]
   22c2c:	bl	1894c <ftello64@plt+0x72dc>
   22c30:	subs	fp, r0, #0
   22c34:	bne	22d2c <ftello64@plt+0x116bc>
   22c38:	b	2356c <ftello64@plt+0x11efc>
   22c3c:	ldr	sl, [sp, #196]	; 0xc4
   22c40:	b	2356c <ftello64@plt+0x11efc>
   22c44:	ldr	r2, [r8]
   22c48:	mov	r3, #1
   22c4c:	lsl	r3, r3, r2
   22c50:	ldr	r2, [sp, #20]
   22c54:	ldr	r2, [r2, #84]	; 0x54
   22c58:	tst	r3, r2
   22c5c:	moveq	r3, #6
   22c60:	streq	r3, [sl]
   22c64:	moveq	fp, #0
   22c68:	beq	232f4 <ftello64@plt+0x11c84>
   22c6c:	ldr	r0, [sp, #20]
   22c70:	ldr	r2, [r0, #80]	; 0x50
   22c74:	orr	r3, r2, r3
   22c78:	str	r3, [r0, #80]	; 0x50
   22c7c:	mov	r3, r8
   22c80:	mov	r2, #0
   22c84:	mov	r1, r2
   22c88:	bl	1894c <ftello64@plt+0x72dc>
   22c8c:	subs	fp, r0, #0
   22c90:	moveq	r3, #12
   22c94:	streq	r3, [sl]
   22c98:	beq	232f4 <ftello64@plt+0x11c84>
   22c9c:	ldr	r2, [sp, #20]
   22ca0:	ldr	r3, [r2, #76]	; 0x4c
   22ca4:	add	r3, r3, #1
   22ca8:	str	r3, [r2, #76]	; 0x4c
   22cac:	ldrb	r3, [r2, #88]	; 0x58
   22cb0:	orr	r3, r3, #2
   22cb4:	strb	r3, [r2, #88]	; 0x58
   22cb8:	b	22d2c <ftello64@plt+0x116bc>
   22cbc:	ldr	r3, [sp, #24]
   22cc0:	tst	r3, #16777216	; 0x1000000
   22cc4:	movne	r3, #13
   22cc8:	strne	r3, [sl]
   22ccc:	movne	fp, #0
   22cd0:	bne	232f4 <ftello64@plt+0x11c84>
   22cd4:	ldr	r3, [sp, #24]
   22cd8:	tst	r3, #32
   22cdc:	movne	r3, #13
   22ce0:	strne	r3, [sl]
   22ce4:	movne	fp, #0
   22ce8:	bne	232f4 <ftello64@plt+0x11c84>
   22cec:	ldr	r3, [sp, #24]
   22cf0:	tst	r3, #16
   22cf4:	bne	22d40 <ftello64@plt+0x116d0>
   22cf8:	cmp	r2, #9
   22cfc:	beq	22d7c <ftello64@plt+0x1170c>
   22d00:	mov	r3, #1
   22d04:	strb	r3, [r8, #4]
   22d08:	mov	r3, r8
   22d0c:	mov	r2, #0
   22d10:	mov	r1, r2
   22d14:	ldr	r0, [sp, #20]
   22d18:	bl	1894c <ftello64@plt+0x72dc>
   22d1c:	subs	fp, r0, #0
   22d20:	moveq	r3, #12
   22d24:	streq	r3, [sl]
   22d28:	beq	232f4 <ftello64@plt+0x11c84>
   22d2c:	ldr	r2, [sp, #24]
   22d30:	mov	r1, r9
   22d34:	mov	r0, r8
   22d38:	bl	1a448 <ftello64@plt+0x8dd8>
   22d3c:	b	23384 <ftello64@plt+0x11d14>
   22d40:	mov	r5, r3
   22d44:	mov	r2, r3
   22d48:	mov	r1, r9
   22d4c:	mov	r0, r8
   22d50:	bl	1a448 <ftello64@plt+0x8dd8>
   22d54:	str	sl, [sp, #4]
   22d58:	ldr	r3, [sp, #192]	; 0xc0
   22d5c:	str	r3, [sp]
   22d60:	mov	r3, r5
   22d64:	mov	r2, r8
   22d68:	mov	r1, r4
   22d6c:	mov	r0, r9
   22d70:	bl	2221c <ftello64@plt+0x10bac>
   22d74:	mov	fp, r0
   22d78:	b	232f4 <ftello64@plt+0x11c84>
   22d7c:	ldr	r3, [sp, #24]
   22d80:	tst	r3, #131072	; 0x20000
   22d84:	moveq	r3, #16
   22d88:	streq	r3, [sl]
   22d8c:	moveq	fp, #0
   22d90:	bne	22d00 <ftello64@plt+0x11690>
   22d94:	b	232f4 <ftello64@plt+0x11c84>
   22d98:	ldr	r2, [r8]
   22d9c:	ldr	r3, [pc, #1464]	; 2335c <ftello64@plt+0x11cec>
   22da0:	and	r3, r3, r2
   22da4:	cmp	r3, #0
   22da8:	beq	22dbc <ftello64@plt+0x1174c>
   22dac:	ldr	r3, [sp, #20]
   22db0:	ldrb	r3, [r3, #88]	; 0x58
   22db4:	tst	r3, #16
   22db8:	beq	22e70 <ftello64@plt+0x11800>
   22dbc:	ldr	r3, [r8]
   22dc0:	sub	r2, r3, #256	; 0x100
   22dc4:	bics	r2, r2, #256	; 0x100
   22dc8:	bne	22f58 <ftello64@plt+0x118e8>
   22dcc:	cmp	r3, #256	; 0x100
   22dd0:	beq	22f2c <ftello64@plt+0x118bc>
   22dd4:	mov	r3, #5
   22dd8:	str	r3, [r8]
   22ddc:	mov	r3, r8
   22de0:	mov	r2, #0
   22de4:	mov	r1, r2
   22de8:	ldr	r0, [sp, #20]
   22dec:	bl	1894c <ftello64@plt+0x72dc>
   22df0:	mov	r4, r0
   22df4:	mov	r3, #10
   22df8:	str	r3, [r8]
   22dfc:	mov	r3, r8
   22e00:	mov	r2, #0
   22e04:	mov	r1, r2
   22e08:	ldr	r6, [sp, #20]
   22e0c:	mov	r0, r6
   22e10:	bl	1894c <ftello64@plt+0x72dc>
   22e14:	mov	r5, r0
   22e18:	mov	r3, #10
   22e1c:	mov	r2, r0
   22e20:	mov	r1, r4
   22e24:	mov	r0, r6
   22e28:	bl	18ac0 <ftello64@plt+0x7450>
   22e2c:	cmp	r5, #0
   22e30:	cmpne	r4, #0
   22e34:	moveq	r4, #1
   22e38:	movne	r4, #0
   22e3c:	mov	fp, r0
   22e40:	cmp	r0, #0
   22e44:	orreq	r4, r4, #1
   22e48:	cmp	r4, #0
   22e4c:	movne	r3, #12
   22e50:	strne	r3, [sl]
   22e54:	movne	fp, #0
   22e58:	bne	232f4 <ftello64@plt+0x11c84>
   22e5c:	ldr	r2, [sp, #24]
   22e60:	mov	r1, r9
   22e64:	mov	r0, r8
   22e68:	bl	1a448 <ftello64@plt+0x8dd8>
   22e6c:	b	232f4 <ftello64@plt+0x11c84>
   22e70:	ldr	r1, [sp, #20]
   22e74:	ldrb	r3, [r1, #88]	; 0x58
   22e78:	orr	r3, r3, #16
   22e7c:	strb	r3, [r1, #88]	; 0x58
   22e80:	tst	r3, #8
   22e84:	bne	23578 <ftello64@plt+0x11f08>
   22e88:	mov	r3, #0
   22e8c:	str	r3, [r1, #96]	; 0x60
   22e90:	ldr	r3, [pc, #1224]	; 23360 <ftello64@plt+0x11cf0>
   22e94:	str	r3, [r1, #100]	; 0x64
   22e98:	mvn	r3, #2013265921	; 0x78000001
   22e9c:	str	r3, [r1, #104]	; 0x68
   22ea0:	mvn	r3, #-134217727	; 0xf8000001
   22ea4:	str	r3, [r1, #108]	; 0x6c
   22ea8:	ldrb	r3, [r1, #88]	; 0x58
   22eac:	tst	r3, #4
   22eb0:	beq	2359c <ftello64@plt+0x11f2c>
   22eb4:	add	r3, r1, #112	; 0x70
   22eb8:	mov	r2, #0
   22ebc:	str	r2, [r1, #112]	; 0x70
   22ec0:	str	r2, [r3, #4]
   22ec4:	str	r2, [r3, #8]
   22ec8:	str	r2, [r3, #12]
   22ecc:	b	22dbc <ftello64@plt+0x1174c>
   22ed0:	add	r4, r4, #32
   22ed4:	add	r5, r5, #1
   22ed8:	add	r7, r7, #64	; 0x40
   22edc:	add	lr, lr, #4
   22ee0:	cmp	r5, #7
   22ee4:	bgt	22dbc <ftello64@plt+0x1174c>
   22ee8:	mov	ip, r7
   22eec:	mov	r1, #0
   22ef0:	ldr	r3, [r0]
   22ef4:	ldrh	r3, [r3, ip]
   22ef8:	lsr	r3, r3, #3
   22efc:	add	r2, r4, r1
   22f00:	cmp	r2, #95	; 0x5f
   22f04:	orreq	r3, r3, #1
   22f08:	tst	r3, #1
   22f0c:	ldrne	r3, [lr]
   22f10:	orrne	r3, r3, r6, lsl r1
   22f14:	strne	r3, [lr]
   22f18:	add	r1, r1, #1
   22f1c:	add	ip, ip, #2
   22f20:	cmp	r1, #32
   22f24:	bne	22ef0 <ftello64@plt+0x11880>
   22f28:	b	22ed0 <ftello64@plt+0x11860>
   22f2c:	mov	r3, #6
   22f30:	str	r3, [r8]
   22f34:	mov	r3, r8
   22f38:	mov	r2, #0
   22f3c:	mov	r1, r2
   22f40:	ldr	r0, [sp, #20]
   22f44:	bl	1894c <ftello64@plt+0x72dc>
   22f48:	mov	r4, r0
   22f4c:	mov	r3, #9
   22f50:	str	r3, [r8]
   22f54:	b	22dfc <ftello64@plt+0x1178c>
   22f58:	mov	r3, r8
   22f5c:	mov	r2, #0
   22f60:	mov	r1, r2
   22f64:	ldr	r0, [sp, #20]
   22f68:	bl	1894c <ftello64@plt+0x72dc>
   22f6c:	subs	fp, r0, #0
   22f70:	moveq	r3, #12
   22f74:	streq	r3, [sl]
   22f78:	bne	22e5c <ftello64@plt+0x117ec>
   22f7c:	b	232f4 <ftello64@plt+0x11c84>
   22f80:	mov	r3, r8
   22f84:	mov	r2, #0
   22f88:	mov	r1, r2
   22f8c:	ldr	r0, [sp, #20]
   22f90:	bl	1894c <ftello64@plt+0x72dc>
   22f94:	subs	fp, r0, #0
   22f98:	moveq	r3, #12
   22f9c:	streq	r3, [sl]
   22fa0:	beq	232f4 <ftello64@plt+0x11c84>
   22fa4:	ldr	r2, [sp, #20]
   22fa8:	ldr	r3, [r2, #92]	; 0x5c
   22fac:	cmp	r3, #1
   22fb0:	ldrbgt	r3, [r2, #88]	; 0x58
   22fb4:	orrgt	r3, r3, #2
   22fb8:	strbgt	r3, [r2, #88]	; 0x58
   22fbc:	b	22d2c <ftello64@plt+0x116bc>
   22fc0:	str	sl, [sp, #4]
   22fc4:	cmp	r2, #33	; 0x21
   22fc8:	movne	r2, #0
   22fcc:	moveq	r2, #1
   22fd0:	str	r2, [sp]
   22fd4:	ldr	r3, [pc, #904]	; 23364 <ftello64@plt+0x11cf4>
   22fd8:	ldr	r2, [pc, #904]	; 23368 <ftello64@plt+0x11cf8>
   22fdc:	ldr	r1, [r0, #64]	; 0x40
   22fe0:	ldr	r0, [sp, #20]
   22fe4:	bl	1cbe8 <ftello64@plt+0xb578>
   22fe8:	ldr	r2, [sl]
   22fec:	mov	fp, r0
   22ff0:	adds	r3, r2, #0
   22ff4:	movne	r3, #1
   22ff8:	cmp	r0, #0
   22ffc:	movne	r3, #0
   23000:	cmp	r3, #0
   23004:	beq	22d2c <ftello64@plt+0x116bc>
   23008:	mov	fp, #0
   2300c:	b	232f4 <ftello64@plt+0x11c84>
   23010:	str	sl, [sp, #4]
   23014:	cmp	r2, #35	; 0x23
   23018:	movne	r2, #0
   2301c:	moveq	r2, #1
   23020:	str	r2, [sp]
   23024:	ldr	r3, [pc, #832]	; 2336c <ftello64@plt+0x11cfc>
   23028:	ldr	r2, [pc, #832]	; 23370 <ftello64@plt+0x11d00>
   2302c:	ldr	r1, [r0, #64]	; 0x40
   23030:	ldr	r0, [sp, #20]
   23034:	bl	1cbe8 <ftello64@plt+0xb578>
   23038:	ldr	r2, [sl]
   2303c:	mov	fp, r0
   23040:	adds	r3, r2, #0
   23044:	movne	r3, #1
   23048:	cmp	r0, #0
   2304c:	movne	r3, #0
   23050:	cmp	r3, #0
   23054:	beq	22d2c <ftello64@plt+0x116bc>
   23058:	mov	fp, #0
   2305c:	b	232f4 <ftello64@plt+0x11c84>
   23060:	mov	r3, #5
   23064:	str	r3, [sl]
   23068:	mov	fp, #0
   2306c:	b	232f4 <ftello64@plt+0x11c84>
   23070:	ldr	r2, [sp, #24]
   23074:	mov	r1, r8
   23078:	mov	r0, r9
   2307c:	bl	1a464 <ftello64@plt+0x8df4>
   23080:	mov	r7, r0
   23084:	cmn	r0, #1
   23088:	beq	230d4 <ftello64@plt+0x11a64>
   2308c:	cmn	r0, #2
   23090:	beq	230ac <ftello64@plt+0x11a3c>
   23094:	ldrb	r3, [r8, #4]
   23098:	cmp	r3, #24
   2309c:	beq	231b0 <ftello64@plt+0x11b40>
   230a0:	cmp	r3, #1
   230a4:	moveq	r5, r0
   230a8:	beq	230f0 <ftello64@plt+0x11a80>
   230ac:	ldr	r3, [sp, #24]
   230b0:	tst	r3, #2097152	; 0x200000
   230b4:	bne	23108 <ftello64@plt+0x11a98>
   230b8:	ldrb	r3, [r8, #4]
   230bc:	cmp	r3, #2
   230c0:	bne	231a0 <ftello64@plt+0x11b30>
   230c4:	mov	r3, #9
   230c8:	str	r3, [sl]
   230cc:	mov	r6, #0
   230d0:	b	23294 <ftello64@plt+0x11c24>
   230d4:	ldrb	r3, [r8, #4]
   230d8:	cmp	r3, #1
   230dc:	bne	23128 <ftello64@plt+0x11ab8>
   230e0:	ldrb	r3, [r8]
   230e4:	cmp	r3, #44	; 0x2c
   230e8:	moveq	r5, #0
   230ec:	bne	23128 <ftello64@plt+0x11ab8>
   230f0:	ldrb	r3, [r8]
   230f4:	cmp	r3, #44	; 0x2c
   230f8:	beq	23138 <ftello64@plt+0x11ac8>
   230fc:	ldr	r3, [sp, #24]
   23100:	tst	r3, #2097152	; 0x200000
   23104:	beq	231a0 <ftello64@plt+0x11b30>
   23108:	str	r4, [r9, #40]	; 0x28
   2310c:	add	r3, sp, #120	; 0x78
   23110:	ldm	r3, {r0, r1}
   23114:	stm	r8, {r0, r1}
   23118:	mov	r3, #1
   2311c:	strb	r3, [r8, #4]
   23120:	mov	r6, fp
   23124:	b	23294 <ftello64@plt+0x11c24>
   23128:	mov	r3, #10
   2312c:	str	r3, [sl]
   23130:	mov	r6, #0
   23134:	b	23294 <ftello64@plt+0x11c24>
   23138:	ldr	r2, [sp, #24]
   2313c:	mov	r1, r8
   23140:	mov	r0, r9
   23144:	bl	1a464 <ftello64@plt+0x8df4>
   23148:	mov	r7, r0
   2314c:	cmn	r5, #2
   23150:	cmnne	r0, #2
   23154:	beq	230ac <ftello64@plt+0x11a3c>
   23158:	cmn	r0, #1
   2315c:	cmpne	r5, r0
   23160:	bgt	231b8 <ftello64@plt+0x11b48>
   23164:	ldrb	r3, [r8, #4]
   23168:	cmp	r3, #24
   2316c:	bne	231b8 <ftello64@plt+0x11b48>
   23170:	cmn	r7, #1
   23174:	beq	231c8 <ftello64@plt+0x11b58>
   23178:	ldr	r3, [pc, #500]	; 23374 <ftello64@plt+0x11d04>
   2317c:	cmp	r7, r3
   23180:	movle	r3, #0
   23184:	movgt	r3, #1
   23188:	cmp	r3, #0
   2318c:	movne	r3, #15
   23190:	strne	r3, [sl]
   23194:	movne	r6, #0
   23198:	beq	231e0 <ftello64@plt+0x11b70>
   2319c:	b	23294 <ftello64@plt+0x11c24>
   231a0:	mov	r3, #10
   231a4:	str	r3, [sl]
   231a8:	mov	r6, #0
   231ac:	b	23294 <ftello64@plt+0x11c24>
   231b0:	mov	r5, r0
   231b4:	b	23164 <ftello64@plt+0x11af4>
   231b8:	mov	r3, #10
   231bc:	str	r3, [sl]
   231c0:	mov	r6, #0
   231c4:	b	23294 <ftello64@plt+0x11c24>
   231c8:	ldr	r3, [pc, #420]	; 23374 <ftello64@plt+0x11d04>
   231cc:	cmp	r5, r3
   231d0:	movle	r3, #0
   231d4:	movgt	r3, #1
   231d8:	b	23188 <ftello64@plt+0x11b18>
   231dc:	mov	r7, #1
   231e0:	ldr	r2, [sp, #24]
   231e4:	mov	r1, r9
   231e8:	mov	r0, r8
   231ec:	bl	1a448 <ftello64@plt+0x8dd8>
   231f0:	cmp	fp, #0
   231f4:	beq	23320 <ftello64@plt+0x11cb0>
   231f8:	orrs	r3, r5, r7
   231fc:	bne	233e8 <ftello64@plt+0x11d78>
   23200:	mov	r2, #0
   23204:	ldr	r1, [pc, #332]	; 23358 <ftello64@plt+0x11ce8>
   23208:	mov	r0, fp
   2320c:	bl	1875c <ftello64@plt+0x70ec>
   23210:	mov	r6, #0
   23214:	b	23294 <ftello64@plt+0x11c24>
   23218:	cmp	r5, #1
   2321c:	ble	23300 <ftello64@plt+0x11c90>
   23220:	str	fp, [sp, #28]
   23224:	mov	r4, fp
   23228:	mov	r6, #2
   2322c:	ldr	r1, [sp, #20]
   23230:	mov	r0, r4
   23234:	bl	18a0c <ftello64@plt+0x739c>
   23238:	mov	r4, r0
   2323c:	mov	r3, #16
   23240:	mov	r2, r0
   23244:	ldr	r1, [sp, #28]
   23248:	ldr	r0, [sp, #20]
   2324c:	bl	18ac0 <ftello64@plt+0x7450>
   23250:	str	r0, [sp, #28]
   23254:	cmp	r0, #0
   23258:	cmpne	r4, #0
   2325c:	beq	23288 <ftello64@plt+0x11c18>
   23260:	add	r6, r6, #1
   23264:	cmp	r5, r6
   23268:	bge	2322c <ftello64@plt+0x11bbc>
   2326c:	cmp	r5, r7
   23270:	beq	23328 <ftello64@plt+0x11cb8>
   23274:	ldr	r1, [sp, #20]
   23278:	mov	r0, r4
   2327c:	bl	18a0c <ftello64@plt+0x739c>
   23280:	subs	r4, r0, #0
   23284:	bne	233fc <ftello64@plt+0x11d8c>
   23288:	mov	r3, #12
   2328c:	str	r3, [sl]
   23290:	mov	r6, #0
   23294:	ldr	r2, [sl]
   23298:	adds	r3, r2, #0
   2329c:	movne	r3, #1
   232a0:	cmp	r6, #0
   232a4:	movne	r3, #0
   232a8:	cmp	r3, #0
   232ac:	bne	23338 <ftello64@plt+0x11cc8>
   232b0:	ldr	r3, [sp, #24]
   232b4:	tst	r3, #16777216	; 0x1000000
   232b8:	beq	23380 <ftello64@plt+0x11d10>
   232bc:	ldrb	r3, [r8, #4]
   232c0:	mov	fp, r6
   232c4:	cmp	r3, #23
   232c8:	cmpne	r3, #11
   232cc:	bne	23384 <ftello64@plt+0x11d14>
   232d0:	cmp	r6, #0
   232d4:	beq	232e8 <ftello64@plt+0x11c78>
   232d8:	mov	r2, #0
   232dc:	ldr	r1, [pc, #116]	; 23358 <ftello64@plt+0x11ce8>
   232e0:	mov	r0, r6
   232e4:	bl	1875c <ftello64@plt+0x70ec>
   232e8:	mov	r3, #13
   232ec:	str	r3, [sl]
   232f0:	mov	fp, #0
   232f4:	mov	r0, fp
   232f8:	add	sp, sp, #156	; 0x9c
   232fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23300:	str	fp, [sp, #28]
   23304:	mov	r4, fp
   23308:	b	2326c <ftello64@plt+0x11bfc>
   2330c:	ldr	r2, [r4, #20]
   23310:	ldr	r1, [pc, #96]	; 23378 <ftello64@plt+0x11d08>
   23314:	mov	r0, r4
   23318:	bl	1875c <ftello64@plt+0x70ec>
   2331c:	b	23408 <ftello64@plt+0x11d98>
   23320:	mov	r6, fp
   23324:	b	23294 <ftello64@plt+0x11c24>
   23328:	ldr	r6, [sp, #28]
   2332c:	b	23294 <ftello64@plt+0x11c24>
   23330:	mov	r6, fp
   23334:	b	23294 <ftello64@plt+0x11c24>
   23338:	cmp	fp, #0
   2333c:	beq	232f4 <ftello64@plt+0x11c84>
   23340:	mov	r2, #0
   23344:	ldr	r1, [pc, #12]	; 23358 <ftello64@plt+0x11ce8>
   23348:	mov	r0, fp
   2334c:	bl	1875c <ftello64@plt+0x70ec>
   23350:	mov	fp, #0
   23354:	b	232f4 <ftello64@plt+0x11c84>
   23358:	andeq	sl, r1, r8, ror r5
   2335c:	andeq	r0, r0, pc, lsl #6
   23360:	mvnseq	r0, #0
   23364:	strdeq	sl, [r2], -ip
   23368:			; <UNDEFINED> instruction: 0x0002a2b4
   2336c:	andeq	r9, r2, r4, asr #12
   23370:	andeq	sl, r2, r4, asr #5
   23374:	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   23378:	strheq	r8, [r1], -r0
   2337c:	addeq	r0, ip, r0, lsl #16
   23380:	mov	fp, r6
   23384:	ldrb	r3, [r8, #4]
   23388:	cmp	r3, #23
   2338c:	bhi	232f4 <ftello64@plt+0x11c84>
   23390:	cmp	r3, #18
   23394:	movne	r5, #0
   23398:	moveq	r5, #1
   2339c:	ldr	r2, [pc, #-40]	; 2337c <ftello64@plt+0x11d0c>
   233a0:	lsr	r2, r2, r3
   233a4:	tst	r2, #1
   233a8:	beq	232f4 <ftello64@plt+0x11c84>
   233ac:	ldr	r4, [r9, #40]	; 0x28
   233b0:	ldm	r8, {r0, r1}
   233b4:	add	r2, sp, #120	; 0x78
   233b8:	stm	r2, {r0, r1}
   233bc:	cmp	r3, #23
   233c0:	beq	23070 <ftello64@plt+0x11a00>
   233c4:	cmp	r3, #19
   233c8:	beq	231dc <ftello64@plt+0x11b6c>
   233cc:	ldr	r2, [sp, #24]
   233d0:	mov	r1, r9
   233d4:	mov	r0, r8
   233d8:	bl	1a448 <ftello64@plt+0x8dd8>
   233dc:	cmp	fp, #0
   233e0:	beq	23330 <ftello64@plt+0x11cc0>
   233e4:	mvn	r7, #0
   233e8:	cmp	r5, #0
   233ec:	movle	r4, fp
   233f0:	movle	r3, #0
   233f4:	strle	r3, [sp, #28]
   233f8:	bgt	23218 <ftello64@plt+0x11ba8>
   233fc:	ldrb	r3, [r4, #24]
   23400:	cmp	r3, #17
   23404:	beq	2330c <ftello64@plt+0x11c9c>
   23408:	cmn	r7, #1
   2340c:	moveq	r3, #11
   23410:	movne	r3, #10
   23414:	mov	r2, #0
   23418:	mov	r1, r4
   2341c:	ldr	r0, [sp, #20]
   23420:	bl	18ac0 <ftello64@plt+0x7450>
   23424:	subs	r6, r0, #0
   23428:	beq	23288 <ftello64@plt+0x11c18>
   2342c:	add	r5, r5, #2
   23430:	cmp	r7, r5
   23434:	blt	23494 <ftello64@plt+0x11e24>
   23438:	ldr	r1, [sp, #20]
   2343c:	mov	r0, r4
   23440:	bl	18a0c <ftello64@plt+0x739c>
   23444:	mov	r4, r0
   23448:	mov	r3, #16
   2344c:	mov	r2, r0
   23450:	mov	r1, r6
   23454:	ldr	r6, [sp, #20]
   23458:	mov	r0, r6
   2345c:	bl	18ac0 <ftello64@plt+0x7450>
   23460:	mov	r1, r0
   23464:	cmp	r0, #0
   23468:	cmpne	r4, #0
   2346c:	beq	23288 <ftello64@plt+0x11c18>
   23470:	mov	r3, #10
   23474:	mov	r2, #0
   23478:	mov	r0, r6
   2347c:	bl	18ac0 <ftello64@plt+0x7450>
   23480:	subs	r6, r0, #0
   23484:	beq	23288 <ftello64@plt+0x11c18>
   23488:	add	r5, r5, #1
   2348c:	cmp	r7, r5
   23490:	bge	23438 <ftello64@plt+0x11dc8>
   23494:	ldr	r3, [sp, #28]
   23498:	cmp	r3, #0
   2349c:	beq	232b0 <ftello64@plt+0x11c40>
   234a0:	mov	r3, #16
   234a4:	mov	r2, r6
   234a8:	ldr	r1, [sp, #28]
   234ac:	ldr	r0, [sp, #20]
   234b0:	bl	18ac0 <ftello64@plt+0x7450>
   234b4:	mov	r6, r0
   234b8:	b	23294 <ftello64@plt+0x11c24>
   234bc:	mov	fp, #0
   234c0:	b	232f4 <ftello64@plt+0x11c84>
   234c4:	mov	fp, #0
   234c8:	b	232f4 <ftello64@plt+0x11c84>
   234cc:	ldr	sl, [sp, #196]	; 0xc4
   234d0:	str	r0, [sl]
   234d4:	b	2267c <ftello64@plt+0x1100c>
   234d8:	ldr	sl, [sp, #196]	; 0xc4
   234dc:	mov	r3, #11
   234e0:	b	22678 <ftello64@plt+0x11008>
   234e4:	ldr	sl, [sp, #196]	; 0xc4
   234e8:	mov	r3, #3
   234ec:	b	22678 <ftello64@plt+0x11008>
   234f0:	ldr	sl, [sp, #196]	; 0xc4
   234f4:	mov	r3, #11
   234f8:	b	22678 <ftello64@plt+0x11008>
   234fc:	mov	r3, #0
   23500:	ldr	r2, [sp, #196]	; 0xc4
   23504:	str	r3, [r2]
   23508:	b	22914 <ftello64@plt+0x112a4>
   2350c:	ldr	sl, [sp, #196]	; 0xc4
   23510:	mov	r3, #3
   23514:	str	r3, [sl]
   23518:	b	2267c <ftello64@plt+0x1100c>
   2351c:	ldr	sl, [sp, #196]	; 0xc4
   23520:	mov	r3, #3
   23524:	str	r3, [sl]
   23528:	b	2267c <ftello64@plt+0x1100c>
   2352c:	mov	r3, #3
   23530:	strb	r3, [sp, #124]	; 0x7c
   23534:	add	r3, sp, #152	; 0x98
   23538:	str	r5, [r3, #-32]!	; 0xffffffe0
   2353c:	mov	r2, #0
   23540:	mov	r1, r2
   23544:	ldr	r0, [sp, #20]
   23548:	bl	1894c <ftello64@plt+0x72dc>
   2354c:	subs	r1, r0, #0
   23550:	beq	2356c <ftello64@plt+0x11efc>
   23554:	mov	r3, #10
   23558:	mov	r2, fp
   2355c:	ldr	r0, [sp, #20]
   23560:	bl	18ac0 <ftello64@plt+0x7450>
   23564:	subs	fp, r0, #0
   23568:	bne	22d2c <ftello64@plt+0x116bc>
   2356c:	mov	r3, #12
   23570:	str	r3, [sl]
   23574:	b	2267c <ftello64@plt+0x1100c>
   23578:	mov	r4, #0
   2357c:	mov	r5, r4
   23580:	bl	114d8 <__ctype_b_loc@plt>
   23584:	lsl	r7, r4, #1
   23588:	add	lr, r5, #24
   2358c:	ldr	r3, [sp, #20]
   23590:	add	lr, r3, lr, lsl #2
   23594:	mov	r6, #1
   23598:	b	22ee8 <ftello64@plt+0x11878>
   2359c:	mov	r4, #128	; 0x80
   235a0:	mov	r5, #4
   235a4:	b	23580 <ftello64@plt+0x11f10>
   235a8:	cmp	r4, #3
   235ac:	bne	226f8 <ftello64@plt+0x11088>
   235b0:	ldr	r0, [sp, #76]	; 0x4c
   235b4:	bl	114fc <strlen@plt>
   235b8:	cmp	r0, #1
   235bc:	bls	226e4 <ftello64@plt+0x11074>
   235c0:	ldr	sl, [sp, #196]	; 0xc4
   235c4:	mov	r3, #3
   235c8:	b	228f0 <ftello64@plt+0x11280>
   235cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   235d0:	sub	sp, sp, #20
   235d4:	mov	fp, r0
   235d8:	mov	r9, r1
   235dc:	mov	r7, r2
   235e0:	mov	sl, r3
   235e4:	ldr	r8, [sp, #56]	; 0x38
   235e8:	ldr	r6, [sp, #60]	; 0x3c
   235ec:	ldr	ip, [r1]
   235f0:	str	ip, [sp, #12]
   235f4:	str	r6, [sp, #4]
   235f8:	str	r8, [sp]
   235fc:	bl	2221c <ftello64@plt+0x10bac>
   23600:	ldr	r3, [r6]
   23604:	mov	r4, r0
   23608:	adds	r2, r3, #0
   2360c:	movne	r2, #1
   23610:	cmp	r0, #0
   23614:	movne	r2, #0
   23618:	cmp	r2, #0
   2361c:	beq	23670 <ftello64@plt+0x12000>
   23620:	mov	r4, #0
   23624:	b	23644 <ftello64@plt+0x11fd4>
   23628:	cmp	r4, #0
   2362c:	beq	23644 <ftello64@plt+0x11fd4>
   23630:	mov	r2, #0
   23634:	ldr	r1, [pc, #232]	; 23724 <ftello64@plt+0x120b4>
   23638:	mov	r0, r4
   2363c:	bl	1875c <ftello64@plt+0x70ec>
   23640:	mov	r4, #0
   23644:	mov	r0, r4
   23648:	add	sp, sp, #20
   2364c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23650:	mov	r3, #16
   23654:	mov	r2, r5
   23658:	mov	r1, r4
   2365c:	ldr	r0, [sp, #12]
   23660:	bl	18ac0 <ftello64@plt+0x7450>
   23664:	cmp	r0, #0
   23668:	beq	236ec <ftello64@plt+0x1207c>
   2366c:	mov	r4, r0
   23670:	ldrb	r3, [r7, #4]
   23674:	and	r2, r3, #247	; 0xf7
   23678:	cmp	r2, #2
   2367c:	beq	23644 <ftello64@plt+0x11fd4>
   23680:	subs	r3, r3, #9
   23684:	movne	r3, #1
   23688:	cmp	r8, #0
   2368c:	orreq	r3, r3, #1
   23690:	cmp	r3, #0
   23694:	beq	23644 <ftello64@plt+0x11fd4>
   23698:	str	r6, [sp, #4]
   2369c:	str	r8, [sp]
   236a0:	mov	r3, sl
   236a4:	mov	r2, r7
   236a8:	mov	r1, r9
   236ac:	mov	r0, fp
   236b0:	bl	2221c <ftello64@plt+0x10bac>
   236b4:	ldr	r3, [r6]
   236b8:	mov	r5, r0
   236bc:	adds	r2, r3, #0
   236c0:	movne	r2, #1
   236c4:	cmp	r0, #0
   236c8:	movne	r2, #0
   236cc:	cmp	r2, #0
   236d0:	bne	23628 <ftello64@plt+0x11fb8>
   236d4:	cmp	r4, #0
   236d8:	cmpne	r5, #0
   236dc:	bne	23650 <ftello64@plt+0x11fe0>
   236e0:	cmp	r4, #0
   236e4:	moveq	r4, r5
   236e8:	b	23670 <ftello64@plt+0x12000>
   236ec:	mov	fp, r0
   236f0:	ldr	r7, [pc, #44]	; 23724 <ftello64@plt+0x120b4>
   236f4:	mov	r2, #0
   236f8:	mov	r1, r7
   236fc:	mov	r0, r5
   23700:	bl	1875c <ftello64@plt+0x70ec>
   23704:	mov	r2, #0
   23708:	mov	r1, r7
   2370c:	mov	r0, r4
   23710:	bl	1875c <ftello64@plt+0x70ec>
   23714:	mov	r3, #12
   23718:	str	r3, [r6]
   2371c:	mov	r4, fp
   23720:	b	23644 <ftello64@plt+0x11fd4>
   23724:	andeq	sl, r1, r8, ror r5
   23728:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2372c:	sub	sp, sp, #28
   23730:	str	r0, [sp, #12]
   23734:	str	r1, [sp, #16]
   23738:	mov	r4, r2
   2373c:	mov	r6, r3
   23740:	str	r3, [sp, #20]
   23744:	ldr	r9, [sp, #64]	; 0x40
   23748:	ldr	r8, [sp, #68]	; 0x44
   2374c:	ldr	r5, [r1]
   23750:	ldr	fp, [r5, #84]	; 0x54
   23754:	str	r8, [sp, #4]
   23758:	str	r9, [sp]
   2375c:	bl	235cc <ftello64@plt+0x11f5c>
   23760:	ldr	r3, [r8]
   23764:	mov	r7, r0
   23768:	adds	r2, r3, #0
   2376c:	movne	r2, #1
   23770:	cmp	r0, #0
   23774:	movne	r2, #0
   23778:	cmp	r2, #0
   2377c:	bne	23878 <ftello64@plt+0x12208>
   23780:	orr	sl, r6, #8388608	; 0x800000
   23784:	b	237f0 <ftello64@plt+0x12180>
   23788:	ldr	r6, [r5, #84]	; 0x54
   2378c:	str	fp, [r5, #84]	; 0x54
   23790:	str	r8, [sp, #4]
   23794:	str	r9, [sp]
   23798:	ldr	r3, [sp, #20]
   2379c:	mov	r2, r4
   237a0:	ldr	r1, [sp, #16]
   237a4:	ldr	r0, [sp, #12]
   237a8:	bl	235cc <ftello64@plt+0x11f5c>
   237ac:	ldr	r3, [r8]
   237b0:	mov	r2, r0
   237b4:	adds	r1, r3, #0
   237b8:	movne	r1, #1
   237bc:	cmp	r0, #0
   237c0:	movne	r1, #0
   237c4:	cmp	r1, #0
   237c8:	bne	2383c <ftello64@plt+0x121cc>
   237cc:	ldr	r3, [r5, #84]	; 0x54
   237d0:	orr	r6, r3, r6
   237d4:	str	r6, [r5, #84]	; 0x54
   237d8:	mov	r3, #10
   237dc:	mov	r1, r7
   237e0:	mov	r0, r5
   237e4:	bl	18ac0 <ftello64@plt+0x7450>
   237e8:	subs	r7, r0, #0
   237ec:	beq	23864 <ftello64@plt+0x121f4>
   237f0:	ldrb	r3, [r4, #4]
   237f4:	cmp	r3, #10
   237f8:	bne	2386c <ftello64@plt+0x121fc>
   237fc:	mov	r2, sl
   23800:	ldr	r1, [sp, #12]
   23804:	mov	r0, r4
   23808:	bl	1a448 <ftello64@plt+0x8dd8>
   2380c:	ldrb	r2, [r4, #4]
   23810:	and	r3, r2, #247	; 0xf7
   23814:	cmp	r3, #2
   23818:	beq	2385c <ftello64@plt+0x121ec>
   2381c:	clz	r3, r9
   23820:	lsr	r3, r3, #5
   23824:	cmp	r2, #9
   23828:	orrne	r3, r3, #1
   2382c:	cmp	r3, #0
   23830:	bne	23788 <ftello64@plt+0x12118>
   23834:	mov	r2, #0
   23838:	b	237d8 <ftello64@plt+0x12168>
   2383c:	cmp	r7, #0
   23840:	beq	2386c <ftello64@plt+0x121fc>
   23844:	mov	r2, #0
   23848:	ldr	r1, [pc, #48]	; 23880 <ftello64@plt+0x12210>
   2384c:	mov	r0, r7
   23850:	bl	1875c <ftello64@plt+0x70ec>
   23854:	mov	r7, #0
   23858:	b	2386c <ftello64@plt+0x121fc>
   2385c:	mov	r2, #0
   23860:	b	237d8 <ftello64@plt+0x12168>
   23864:	mov	r3, #12
   23868:	str	r3, [r8]
   2386c:	mov	r0, r7
   23870:	add	sp, sp, #28
   23874:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23878:	mov	r7, #0
   2387c:	b	2386c <ftello64@plt+0x121fc>
   23880:	andeq	sl, r1, r8, ror r5
   23884:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23888:	sub	sp, sp, #124	; 0x7c
   2388c:	mov	sl, r0
   23890:	str	r1, [sp, #12]
   23894:	mov	r9, r2
   23898:	mov	fp, r3
   2389c:	mov	r2, #0
   238a0:	str	r2, [sp, #116]	; 0x74
   238a4:	ldrb	r3, [r0, #28]
   238a8:	str	fp, [r0, #12]
   238ac:	str	r2, [r0, #8]
   238b0:	str	r2, [r0, #24]
   238b4:	and	r3, r3, #144	; 0x90
   238b8:	strb	r3, [r0, #28]
   238bc:	ldr	r6, [r0]
   238c0:	ldr	r3, [r0, #4]
   238c4:	cmp	r3, #159	; 0x9f
   238c8:	bls	23b24 <ftello64@plt+0x124b4>
   238cc:	mov	r2, #160	; 0xa0
   238d0:	str	r2, [sl, #8]
   238d4:	mov	r1, #0
   238d8:	mov	r0, r6
   238dc:	bl	11550 <memset@plt>
   238e0:	mov	r3, #31
   238e4:	str	r3, [r6, #64]	; 0x40
   238e8:	ldr	r3, [pc, #3044]	; 244d4 <ftello64@plt+0x12e64>
   238ec:	cmp	r9, r3
   238f0:	bhi	2440c <ftello64@plt+0x12d9c>
   238f4:	add	r0, r9, #1
   238f8:	str	r0, [r6, #4]
   238fc:	lsl	r0, r0, #3
   23900:	bl	26680 <ftello64@plt+0x15010>
   23904:	str	r0, [r6]
   23908:	cmp	r9, #0
   2390c:	beq	23b48 <ftello64@plt+0x124d8>
   23910:	mov	r4, #1
   23914:	lsl	r4, r4, #1
   23918:	cmp	r9, r4
   2391c:	bcs	23914 <ftello64@plt+0x122a4>
   23920:	mov	r1, r4
   23924:	mov	r0, #12
   23928:	bl	26630 <ftello64@plt+0x14fc0>
   2392c:	str	r0, [r6, #32]
   23930:	sub	r4, r4, #1
   23934:	str	r4, [r6, #68]	; 0x44
   23938:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2393c:	str	r0, [r6, #92]	; 0x5c
   23940:	mov	r0, #14
   23944:	bl	115ec <nl_langinfo@plt>
   23948:	ldrb	r3, [r0]
   2394c:	and	r3, r3, #223	; 0xdf
   23950:	cmp	r3, #85	; 0x55
   23954:	bne	239a4 <ftello64@plt+0x12334>
   23958:	ldrb	r3, [r0, #1]
   2395c:	and	r3, r3, #223	; 0xdf
   23960:	cmp	r3, #84	; 0x54
   23964:	bne	239a4 <ftello64@plt+0x12334>
   23968:	ldrb	r3, [r0, #2]
   2396c:	and	r3, r3, #223	; 0xdf
   23970:	cmp	r3, #70	; 0x46
   23974:	bne	239a4 <ftello64@plt+0x12334>
   23978:	ldrb	r3, [r0, #3]
   2397c:	cmp	r3, #45	; 0x2d
   23980:	moveq	r3, #4
   23984:	movne	r3, #3
   23988:	ldr	r1, [pc, #2888]	; 244d8 <ftello64@plt+0x12e68>
   2398c:	add	r0, r0, r3
   23990:	bl	112e0 <strcmp@plt>
   23994:	cmp	r0, #0
   23998:	ldrbeq	r3, [r6, #88]	; 0x58
   2399c:	orreq	r3, r3, #4
   239a0:	strbeq	r3, [r6, #88]	; 0x58
   239a4:	ldrb	r3, [r6, #88]	; 0x58
   239a8:	bic	r3, r3, #8
   239ac:	strb	r3, [r6, #88]	; 0x58
   239b0:	ldr	r3, [r6, #92]	; 0x5c
   239b4:	cmp	r3, #1
   239b8:	ble	239d0 <ftello64@plt+0x12360>
   239bc:	ldrb	r3, [r6, #88]	; 0x58
   239c0:	tst	r3, #4
   239c4:	beq	23b50 <ftello64@plt+0x124e0>
   239c8:	ldr	r3, [pc, #2828]	; 244dc <ftello64@plt+0x12e6c>
   239cc:	str	r3, [r6, #60]	; 0x3c
   239d0:	ldr	r3, [r6]
   239d4:	cmp	r3, #0
   239d8:	beq	2440c <ftello64@plt+0x12d9c>
   239dc:	ldr	r3, [r6, #32]
   239e0:	cmp	r3, #0
   239e4:	beq	2440c <ftello64@plt+0x12d9c>
   239e8:	mov	r3, #0
   239ec:	str	r3, [sp, #116]	; 0x74
   239f0:	mov	r3, #1
   239f4:	ldr	r2, [pc, #2788]	; 244e0 <ftello64@plt+0x12e70>
   239f8:	cmp	r2, #0
   239fc:	moveq	r3, #0
   23a00:	mov	r2, #1
   23a04:	ldr	r1, [pc, #2776]	; 244e4 <ftello64@plt+0x12e74>
   23a08:	cmp	r1, #0
   23a0c:	moveq	r2, #0
   23a10:	orr	r3, r3, r2
   23a14:	tst	r3, #255	; 0xff
   23a18:	bne	23bd4 <ftello64@plt+0x12564>
   23a1c:	mov	r7, r9
   23a20:	ldr	r5, [sl, #20]
   23a24:	ands	r8, fp, #4194304	; 0x400000
   23a28:	movne	r4, #1
   23a2c:	moveq	r4, #0
   23a30:	mov	r2, #84	; 0x54
   23a34:	mov	r1, #0
   23a38:	add	r0, sp, #32
   23a3c:	bl	11550 <memset@plt>
   23a40:	ldr	r3, [sp, #12]
   23a44:	str	r3, [sp, #32]
   23a48:	str	r9, [sp, #80]	; 0x50
   23a4c:	str	r9, [sp, #76]	; 0x4c
   23a50:	str	r5, [sp, #96]	; 0x60
   23a54:	strb	r4, [sp, #104]	; 0x68
   23a58:	cmp	r5, #0
   23a5c:	orrne	r4, r4, #1
   23a60:	strb	r4, [sp, #107]	; 0x6b
   23a64:	ldr	r3, [r6, #92]	; 0x5c
   23a68:	str	r3, [sp, #112]	; 0x70
   23a6c:	ldrb	r3, [r6, #88]	; 0x58
   23a70:	lsr	r2, r3, #2
   23a74:	and	r2, r2, #1
   23a78:	strb	r2, [sp, #105]	; 0x69
   23a7c:	lsr	r3, r3, #3
   23a80:	and	r3, r3, #1
   23a84:	strb	r3, [sp, #106]	; 0x6a
   23a88:	str	r9, [sp, #88]	; 0x58
   23a8c:	str	r9, [sp, #84]	; 0x54
   23a90:	cmp	r9, #0
   23a94:	ble	23aac <ftello64@plt+0x1243c>
   23a98:	add	r1, r9, #1
   23a9c:	add	r0, sp, #32
   23aa0:	bl	18838 <ftello64@plt+0x71c8>
   23aa4:	cmp	r0, #0
   23aa8:	bne	23b1c <ftello64@plt+0x124ac>
   23aac:	ldrb	r3, [sp, #107]	; 0x6b
   23ab0:	cmp	r3, #0
   23ab4:	ldrne	r3, [sp, #36]	; 0x24
   23ab8:	ldreq	r3, [sp, #12]
   23abc:	str	r3, [sp, #36]	; 0x24
   23ac0:	cmp	r8, #0
   23ac4:	beq	23c0c <ftello64@plt+0x1259c>
   23ac8:	ldr	r3, [r6, #92]	; 0x5c
   23acc:	cmp	r3, #1
   23ad0:	ble	23c00 <ftello64@plt+0x12590>
   23ad4:	add	r0, sp, #32
   23ad8:	bl	19368 <ftello64@plt+0x7cf8>
   23adc:	cmp	r0, #0
   23ae0:	bne	23b1c <ftello64@plt+0x124ac>
   23ae4:	ldr	r3, [sp, #64]	; 0x40
   23ae8:	cmp	r7, r3
   23aec:	ble	23c34 <ftello64@plt+0x125c4>
   23af0:	ldr	r1, [sp, #68]	; 0x44
   23af4:	ldr	r2, [r6, #92]	; 0x5c
   23af8:	ldr	r3, [sp, #60]	; 0x3c
   23afc:	add	r3, r3, r2
   23b00:	cmp	r1, r3
   23b04:	bgt	23c34 <ftello64@plt+0x125c4>
   23b08:	lsl	r1, r1, #1
   23b0c:	add	r0, sp, #32
   23b10:	bl	18838 <ftello64@plt+0x71c8>
   23b14:	cmp	r0, #0
   23b18:	beq	23ad4 <ftello64@plt+0x12464>
   23b1c:	str	r0, [sp, #116]	; 0x74
   23b20:	b	24474 <ftello64@plt+0x12e04>
   23b24:	mov	r1, #160	; 0xa0
   23b28:	mov	r0, r6
   23b2c:	bl	266b0 <ftello64@plt+0x15040>
   23b30:	subs	r6, r0, #0
   23b34:	beq	24404 <ftello64@plt+0x12d94>
   23b38:	mov	r3, #160	; 0xa0
   23b3c:	str	r3, [sl, #4]
   23b40:	str	r6, [sl]
   23b44:	b	238cc <ftello64@plt+0x1225c>
   23b48:	mov	r4, #1
   23b4c:	b	23920 <ftello64@plt+0x122b0>
   23b50:	mov	r1, #1
   23b54:	mov	r0, #32
   23b58:	bl	26630 <ftello64@plt+0x14fc0>
   23b5c:	str	r0, [r6, #60]	; 0x3c
   23b60:	cmp	r0, #0
   23b64:	beq	2440c <ftello64@plt+0x12d9c>
   23b68:	mov	r7, #0
   23b6c:	mov	r8, #1
   23b70:	b	23bc8 <ftello64@plt+0x12558>
   23b74:	add	r5, r5, #1
   23b78:	add	r4, r4, #1
   23b7c:	cmp	r5, #32
   23b80:	beq	23bbc <ftello64@plt+0x1254c>
   23b84:	mov	r0, r4
   23b88:	bl	1155c <btowc@plt>
   23b8c:	cmn	r0, #1
   23b90:	ldrne	r2, [r6, #60]	; 0x3c
   23b94:	ldrne	r3, [r2, r7]
   23b98:	orrne	r3, r3, r8, lsl r5
   23b9c:	strne	r3, [r2, r7]
   23ba0:	bics	r3, r4, #127	; 0x7f
   23ba4:	bne	23b74 <ftello64@plt+0x12504>
   23ba8:	cmp	r0, r4
   23bac:	ldrbne	r3, [r6, #88]	; 0x58
   23bb0:	orrne	r3, r3, #8
   23bb4:	strbne	r3, [r6, #88]	; 0x58
   23bb8:	b	23b74 <ftello64@plt+0x12504>
   23bbc:	add	r7, r7, #4
   23bc0:	cmp	r7, #32
   23bc4:	beq	239d0 <ftello64@plt+0x12360>
   23bc8:	lsl	r4, r7, #3
   23bcc:	mov	r5, #0
   23bd0:	b	23b84 <ftello64@plt+0x12514>
   23bd4:	mov	r1, #0
   23bd8:	add	r0, r6, #136	; 0x88
   23bdc:	bl	11358 <pthread_mutex_init@plt>
   23be0:	cmp	r0, #0
   23be4:	movne	r3, #12
   23be8:	strne	r3, [sp, #116]	; 0x74
   23bec:	bne	24414 <ftello64@plt+0x12da4>
   23bf0:	ldr	r3, [sp, #116]	; 0x74
   23bf4:	cmp	r3, #0
   23bf8:	beq	23a1c <ftello64@plt+0x123ac>
   23bfc:	b	24414 <ftello64@plt+0x12da4>
   23c00:	add	r0, sp, #32
   23c04:	bl	19928 <ftello64@plt+0x82b8>
   23c08:	b	23c34 <ftello64@plt+0x125c4>
   23c0c:	ldr	r3, [r6, #92]	; 0x5c
   23c10:	cmp	r3, #1
   23c14:	bgt	23c2c <ftello64@plt+0x125bc>
   23c18:	cmp	r4, #0
   23c1c:	beq	23e8c <ftello64@plt+0x1281c>
   23c20:	add	r0, sp, #32
   23c24:	bl	17c5c <ftello64@plt+0x65ec>
   23c28:	b	23c34 <ftello64@plt+0x125c4>
   23c2c:	add	r0, sp, #32
   23c30:	bl	18e04 <ftello64@plt+0x7794>
   23c34:	mov	r4, #0
   23c38:	str	r4, [sp, #116]	; 0x74
   23c3c:	str	r4, [sl, #24]
   23c40:	ldr	r5, [sl]
   23c44:	str	fp, [r5, #128]	; 0x80
   23c48:	orr	r2, fp, #8388608	; 0x800000
   23c4c:	add	r1, sp, #32
   23c50:	add	r0, sp, #20
   23c54:	bl	1a448 <ftello64@plt+0x8dd8>
   23c58:	add	r3, sp, #116	; 0x74
   23c5c:	str	r3, [sp, #4]
   23c60:	str	r4, [sp]
   23c64:	mov	r3, fp
   23c68:	add	r2, sp, #20
   23c6c:	mov	r1, sl
   23c70:	add	r0, sp, #32
   23c74:	bl	23728 <ftello64@plt+0x120b8>
   23c78:	mov	r7, r0
   23c7c:	ldr	r3, [sp, #116]	; 0x74
   23c80:	subs	r2, r3, r4
   23c84:	movne	r2, #1
   23c88:	cmp	r0, r4
   23c8c:	movne	r2, #0
   23c90:	cmp	r2, r4
   23c94:	bne	24430 <ftello64@plt+0x12dc0>
   23c98:	mov	r3, #2
   23c9c:	mov	r2, #0
   23ca0:	mov	r1, r2
   23ca4:	mov	r0, r5
   23ca8:	bl	18ac0 <ftello64@plt+0x7450>
   23cac:	mov	r4, r0
   23cb0:	cmp	r7, #0
   23cb4:	beq	23ccc <ftello64@plt+0x1265c>
   23cb8:	mov	r3, #16
   23cbc:	mov	r2, r4
   23cc0:	mov	r1, r7
   23cc4:	mov	r0, r5
   23cc8:	bl	18ac0 <ftello64@plt+0x7450>
   23ccc:	cmp	r0, #0
   23cd0:	cmpne	r4, #0
   23cd4:	moveq	r3, #12
   23cd8:	streq	r3, [sp, #116]	; 0x74
   23cdc:	beq	24430 <ftello64@plt+0x12dc0>
   23ce0:	str	r0, [r6, #52]	; 0x34
   23ce4:	cmp	r0, #0
   23ce8:	beq	24474 <ftello64@plt+0x12e04>
   23cec:	ldr	r4, [sl]
   23cf0:	ldr	r0, [r4, #4]
   23cf4:	lsl	r0, r0, #2
   23cf8:	bl	26680 <ftello64@plt+0x15010>
   23cfc:	str	r0, [r4, #12]
   23d00:	ldr	r0, [r4, #4]
   23d04:	lsl	r0, r0, #2
   23d08:	bl	26680 <ftello64@plt+0x15010>
   23d0c:	str	r0, [r4, #16]
   23d10:	ldr	r0, [r4, #4]
   23d14:	add	r0, r0, r0, lsl #1
   23d18:	lsl	r0, r0, #2
   23d1c:	bl	26680 <ftello64@plt+0x15010>
   23d20:	str	r0, [r4, #20]
   23d24:	ldr	r0, [r4, #4]
   23d28:	add	r0, r0, r0, lsl #1
   23d2c:	lsl	r0, r0, #2
   23d30:	bl	26680 <ftello64@plt+0x15010>
   23d34:	str	r0, [r4, #24]
   23d38:	ldr	r3, [r4, #12]
   23d3c:	cmp	r3, #0
   23d40:	beq	2443c <ftello64@plt+0x12dcc>
   23d44:	ldr	r3, [r4, #16]
   23d48:	cmp	r3, #0
   23d4c:	beq	2446c <ftello64@plt+0x12dfc>
   23d50:	ldr	fp, [r4, #20]
   23d54:	cmp	r0, #0
   23d58:	cmpne	fp, #0
   23d5c:	moveq	fp, #1
   23d60:	movne	fp, #0
   23d64:	beq	24444 <ftello64@plt+0x12dd4>
   23d68:	ldr	r0, [sl, #24]
   23d6c:	lsl	r0, r0, #2
   23d70:	bl	26680 <ftello64@plt+0x15010>
   23d74:	str	r0, [r4, #132]	; 0x84
   23d78:	cmp	r0, #0
   23d7c:	beq	23dec <ftello64@plt+0x1277c>
   23d80:	ldr	r3, [sl, #24]
   23d84:	cmp	r3, #0
   23d88:	beq	23da8 <ftello64@plt+0x12738>
   23d8c:	mov	r3, #0
   23d90:	ldr	r2, [r4, #132]	; 0x84
   23d94:	str	r3, [r2, r3, lsl #2]
   23d98:	add	r3, r3, #1
   23d9c:	ldr	r2, [sl, #24]
   23da0:	cmp	r3, r2
   23da4:	bcc	23d90 <ftello64@plt+0x12720>
   23da8:	mov	r2, r4
   23dac:	ldr	r1, [pc, #1844]	; 244e8 <ftello64@plt+0x12e78>
   23db0:	ldr	r0, [r4, #52]	; 0x34
   23db4:	bl	187d0 <ftello64@plt+0x7160>
   23db8:	ldr	r1, [sl, #24]
   23dbc:	cmp	r1, #0
   23dc0:	beq	23ea0 <ftello64@plt+0x12830>
   23dc4:	ldr	r0, [r4, #132]	; 0x84
   23dc8:	ldr	r3, [r0]
   23dcc:	cmp	r3, #0
   23dd0:	bne	23dec <ftello64@plt+0x1277c>
   23dd4:	add	r3, r3, #1
   23dd8:	cmp	r1, r3
   23ddc:	bls	23e9c <ftello64@plt+0x1282c>
   23de0:	ldr	r2, [r0, r3, lsl #2]
   23de4:	cmp	r2, r3
   23de8:	beq	23dd4 <ftello64@plt+0x12764>
   23dec:	mov	r2, sl
   23df0:	ldr	r1, [pc, #1780]	; 244ec <ftello64@plt+0x12e7c>
   23df4:	ldr	r0, [r4, #52]	; 0x34
   23df8:	bl	1875c <ftello64@plt+0x70ec>
   23dfc:	cmp	r0, #0
   23e00:	bne	24458 <ftello64@plt+0x12de8>
   23e04:	mov	r2, r4
   23e08:	ldr	r1, [pc, #1760]	; 244f0 <ftello64@plt+0x12e80>
   23e0c:	ldr	r0, [r4, #52]	; 0x34
   23e10:	bl	1875c <ftello64@plt+0x70ec>
   23e14:	cmp	r0, #0
   23e18:	bne	24458 <ftello64@plt+0x12de8>
   23e1c:	mov	r2, r4
   23e20:	ldr	r1, [pc, #1740]	; 244f4 <ftello64@plt+0x12e84>
   23e24:	ldr	r0, [r4, #52]	; 0x34
   23e28:	bl	187d0 <ftello64@plt+0x7160>
   23e2c:	mov	r2, r4
   23e30:	ldr	r1, [pc, #1728]	; 244f8 <ftello64@plt+0x12e88>
   23e34:	ldr	r0, [r4, #52]	; 0x34
   23e38:	bl	187d0 <ftello64@plt+0x7160>
   23e3c:	cmp	r0, #0
   23e40:	bne	24458 <ftello64@plt+0x12de8>
   23e44:	mov	r5, fp
   23e48:	mov	r7, #0
   23e4c:	add	r9, r7, r7, lsl #1
   23e50:	lsl	r9, r9, #2
   23e54:	ldr	r3, [r4, #24]
   23e58:	add	r3, r3, r9
   23e5c:	ldr	r3, [r3, #4]
   23e60:	cmp	r3, #0
   23e64:	beq	23eb4 <ftello64@plt+0x12844>
   23e68:	add	r7, r7, #1
   23e6c:	ldr	r3, [r4, #8]
   23e70:	cmp	r3, r7
   23e74:	bne	23e4c <ftello64@plt+0x127dc>
   23e78:	cmp	r5, #0
   23e7c:	beq	23ef4 <ftello64@plt+0x12884>
   23e80:	mov	r5, fp
   23e84:	mov	r7, #0
   23e88:	b	23e4c <ftello64@plt+0x127dc>
   23e8c:	ldr	r3, [sp, #68]	; 0x44
   23e90:	str	r3, [sp, #60]	; 0x3c
   23e94:	str	r3, [sp, #64]	; 0x40
   23e98:	b	23c34 <ftello64@plt+0x125c4>
   23e9c:	bne	23dec <ftello64@plt+0x1277c>
   23ea0:	ldr	r0, [r4, #132]	; 0x84
   23ea4:	bl	14f9c <ftello64@plt+0x392c>
   23ea8:	mov	r3, #0
   23eac:	str	r3, [r4, #132]	; 0x84
   23eb0:	b	23dec <ftello64@plt+0x1277c>
   23eb4:	mov	r3, #1
   23eb8:	mov	r2, r7
   23ebc:	mov	r1, r4
   23ec0:	add	r0, sp, #20
   23ec4:	bl	1b7a4 <ftello64@plt+0xa134>
   23ec8:	cmp	r0, #0
   23ecc:	bne	24470 <ftello64@plt+0x12e00>
   23ed0:	ldr	r3, [r4, #24]
   23ed4:	add	r9, r3, r9
   23ed8:	ldr	r3, [r9, #4]
   23edc:	cmp	r3, #0
   23ee0:	bne	23e68 <ftello64@plt+0x127f8>
   23ee4:	ldr	r0, [sp, #28]
   23ee8:	bl	14f9c <ftello64@plt+0x392c>
   23eec:	mov	r5, #1
   23ef0:	b	23e68 <ftello64@plt+0x127f8>
   23ef4:	ldrb	r3, [sl, #28]
   23ef8:	tst	r3, #16
   23efc:	beq	24068 <ftello64@plt+0x129f8>
   23f00:	ldr	r3, [r4, #76]	; 0x4c
   23f04:	cmp	r3, #0
   23f08:	beq	23fec <ftello64@plt+0x1297c>
   23f0c:	ldr	r0, [r4, #8]
   23f10:	add	r0, r0, r0, lsl #1
   23f14:	lsl	r0, r0, #2
   23f18:	bl	26680 <ftello64@plt+0x15010>
   23f1c:	str	r0, [r4, #28]
   23f20:	cmp	r0, #0
   23f24:	beq	2444c <ftello64@plt+0x12ddc>
   23f28:	ldr	r3, [r4, #8]
   23f2c:	cmp	r3, #0
   23f30:	beq	24460 <ftello64@plt+0x12df0>
   23f34:	mov	r3, #0
   23f38:	mov	r1, r3
   23f3c:	mov	r2, r3
   23f40:	ldr	ip, [r4, #28]
   23f44:	add	r0, ip, r3
   23f48:	str	r2, [ip, r3]
   23f4c:	str	r2, [r0, #4]
   23f50:	str	r2, [r0, #8]
   23f54:	add	r1, r1, #1
   23f58:	ldr	r0, [r4, #8]
   23f5c:	add	r3, r3, #12
   23f60:	cmp	r1, r0
   23f64:	bcc	23f40 <ftello64@plt+0x128d0>
   23f68:	cmp	r0, #0
   23f6c:	beq	23fec <ftello64@plt+0x1297c>
   23f70:	mov	fp, #0
   23f74:	str	r5, [sp, #12]
   23f78:	mov	r5, fp
   23f7c:	ldr	r3, [r4, #24]
   23f80:	add	r3, r3, fp
   23f84:	ldr	r9, [r3, #8]
   23f88:	ldr	r3, [r3, #4]
   23f8c:	cmp	r3, #0
   23f90:	ble	23fd4 <ftello64@plt+0x12964>
   23f94:	sub	r9, r9, #4
   23f98:	mov	r7, #0
   23f9c:	ldr	r0, [r9, #4]!
   23fa0:	add	r0, r0, r0, lsl #1
   23fa4:	ldr	r3, [r4, #28]
   23fa8:	mov	r1, r5
   23fac:	add	r0, r3, r0, lsl #2
   23fb0:	bl	188e8 <ftello64@plt+0x7278>
   23fb4:	cmp	r0, #0
   23fb8:	beq	24454 <ftello64@plt+0x12de4>
   23fbc:	add	r7, r7, #1
   23fc0:	ldr	r3, [r4, #24]
   23fc4:	add	r3, r3, fp
   23fc8:	ldr	r3, [r3, #4]
   23fcc:	cmp	r7, r3
   23fd0:	blt	23f9c <ftello64@plt+0x1292c>
   23fd4:	add	r5, r5, #1
   23fd8:	add	fp, fp, #12
   23fdc:	ldr	r3, [r4, #8]
   23fe0:	cmp	r5, r3
   23fe4:	bcc	23f7c <ftello64@plt+0x1290c>
   23fe8:	ldr	r5, [sp, #12]
   23fec:	mov	r3, #0
   23ff0:	str	r3, [sp, #116]	; 0x74
   23ff4:	ldrb	r3, [r6, #88]	; 0x58
   23ff8:	clz	r8, r8
   23ffc:	lsr	r8, r8, #5
   24000:	ands	r8, r8, r3, lsr #2
   24004:	beq	24014 <ftello64@plt+0x129a4>
   24008:	ldr	r3, [sl, #20]
   2400c:	cmp	r3, #0
   24010:	beq	24084 <ftello64@plt+0x12a14>
   24014:	ldr	r3, [r6, #52]	; 0x34
   24018:	ldr	r3, [r3, #12]
   2401c:	ldr	r1, [r3, #28]
   24020:	str	r1, [r6, #72]	; 0x48
   24024:	add	r1, r1, r1, lsl #1
   24028:	ldr	r3, [r6, #24]
   2402c:	add	r1, r3, r1, lsl #2
   24030:	add	r0, sp, #20
   24034:	bl	19160 <ftello64@plt+0x7af0>
   24038:	mov	r5, r0
   2403c:	str	r0, [sp, #16]
   24040:	cmp	r0, #0
   24044:	bne	24318 <ftello64@plt+0x12ca8>
   24048:	ldr	r3, [r6, #76]	; 0x4c
   2404c:	cmp	r3, #0
   24050:	ble	242d4 <ftello64@plt+0x12c64>
   24054:	ldr	lr, [sp, #24]
   24058:	cmp	lr, #0
   2405c:	ble	242d4 <ftello64@plt+0x12c64>
   24060:	mov	r4, #0
   24064:	b	2427c <ftello64@plt+0x12c0c>
   24068:	ldr	r3, [sl, #24]
   2406c:	cmp	r3, #0
   24070:	beq	23f00 <ftello64@plt+0x12890>
   24074:	ldrb	r3, [r4, #88]	; 0x58
   24078:	tst	r3, #1
   2407c:	bne	23f0c <ftello64@plt+0x1289c>
   24080:	b	23f00 <ftello64@plt+0x12890>
   24084:	ldr	r3, [r6, #8]
   24088:	cmp	r3, #0
   2408c:	beq	24204 <ftello64@plt+0x12b94>
   24090:	ldr	ip, [r6]
   24094:	mov	lr, ip
   24098:	mov	r0, r3
   2409c:	mov	r3, r5
   240a0:	mov	r2, #0
   240a4:	b	240bc <ftello64@plt+0x12a4c>
   240a8:	mov	r3, r8
   240ac:	add	r2, r2, #1
   240b0:	add	lr, lr, #8
   240b4:	cmp	r2, r0
   240b8:	beq	2417c <ftello64@plt+0x12b0c>
   240bc:	ldrb	r1, [lr, #4]
   240c0:	sub	r1, r1, #1
   240c4:	cmp	r1, #11
   240c8:	ldrls	pc, [pc, r1, lsl #2]
   240cc:	b	24178 <ftello64@plt+0x12b08>
   240d0:	andeq	r4, r2, r8, lsr r1
   240d4:	andeq	r4, r2, ip, lsr #1
   240d8:	andeq	r4, r2, r0, lsl #2
   240dc:	andeq	r4, r2, ip, lsr #1
   240e0:	andeq	r4, r2, r8, lsr #1
   240e4:	andeq	r4, r2, r4, lsl r0
   240e8:	andeq	r4, r2, r8, ror r1
   240ec:	andeq	r4, r2, ip, lsr #1
   240f0:	andeq	r4, r2, ip, lsr #1
   240f4:	andeq	r4, r2, ip, lsr #1
   240f8:	andeq	r4, r2, ip, lsr #1
   240fc:	andeq	r4, r2, r8, asr #2
   24100:	ldr	r1, [ip, r2, lsl #3]
   24104:	ldr	r4, [r1, #16]
   24108:	cmp	r4, #0
   2410c:	bne	24014 <ftello64@plt+0x129a4>
   24110:	ldr	r4, [r1, #20]
   24114:	cmp	r4, #0
   24118:	bne	24014 <ftello64@plt+0x129a4>
   2411c:	ldr	r4, [r1, #24]
   24120:	cmp	r4, #0
   24124:	bne	24014 <ftello64@plt+0x129a4>
   24128:	ldr	r1, [r1, #28]
   2412c:	cmp	r1, #0
   24130:	beq	240ac <ftello64@plt+0x12a3c>
   24134:	b	24014 <ftello64@plt+0x129a4>
   24138:	ldrb	r1, [ip, r2, lsl #3]
   2413c:	lsrs	r1, r1, #7
   24140:	movne	r5, r8
   24144:	b	240ac <ftello64@plt+0x12a3c>
   24148:	ldr	r1, [ip, r2, lsl #3]
   2414c:	cmp	r1, #32
   24150:	beq	240ac <ftello64@plt+0x12a3c>
   24154:	bls	2416c <ftello64@plt+0x12afc>
   24158:	cmp	r1, #64	; 0x40
   2415c:	beq	240ac <ftello64@plt+0x12a3c>
   24160:	cmp	r1, #128	; 0x80
   24164:	beq	240ac <ftello64@plt+0x12a3c>
   24168:	b	24014 <ftello64@plt+0x129a4>
   2416c:	cmp	r1, #16
   24170:	beq	240ac <ftello64@plt+0x12a3c>
   24174:	b	24014 <ftello64@plt+0x129a4>
   24178:	bl	1164c <abort@plt>
   2417c:	orr	r5, r5, r3
   24180:	tst	r5, #255	; 0xff
   24184:	beq	241c0 <ftello64@plt+0x12b50>
   24188:	mov	r2, #0
   2418c:	mov	r4, #7
   24190:	lsl	ip, r2, #3
   24194:	ldr	lr, [r6]
   24198:	add	r1, lr, ip
   2419c:	ldrb	r0, [r1, #4]
   241a0:	cmp	r0, #1
   241a4:	beq	241ec <ftello64@plt+0x12b7c>
   241a8:	cmp	r0, #5
   241ac:	strbeq	r4, [r1, #4]
   241b0:	add	r2, r2, #1
   241b4:	ldr	r1, [r6, #8]
   241b8:	cmp	r2, r1
   241bc:	bcc	24190 <ftello64@plt+0x12b20>
   241c0:	mov	r2, #1
   241c4:	str	r2, [r6, #92]	; 0x5c
   241c8:	ldrb	r2, [r6, #88]	; 0x58
   241cc:	ldr	r1, [r6, #76]	; 0x4c
   241d0:	cmp	r1, #0
   241d4:	orrgt	r3, r3, #1
   241d8:	and	r3, r3, #1
   241dc:	and	r2, r2, #249	; 0xf9
   241e0:	orr	r3, r2, r3, lsl #1
   241e4:	strb	r3, [r6, #88]	; 0x58
   241e8:	b	24014 <ftello64@plt+0x129a4>
   241ec:	ldrsb	r0, [lr, ip]
   241f0:	cmp	r0, #0
   241f4:	ldrblt	r0, [r1, #6]
   241f8:	biclt	r0, r0, #32
   241fc:	strblt	r0, [r1, #6]
   24200:	b	241b0 <ftello64@plt+0x12b40>
   24204:	mov	r3, r5
   24208:	b	241c0 <ftello64@plt+0x12b50>
   2420c:	add	r3, r3, #1
   24210:	cmp	lr, r3
   24214:	beq	2426c <ftello64@plt+0x12bfc>
   24218:	ldr	r1, [r2, #4]!
   2421c:	add	r0, ip, r1, lsl #3
   24220:	ldrb	r0, [r0, #4]
   24224:	cmp	r0, #9
   24228:	bne	2420c <ftello64@plt+0x12b9c>
   2422c:	ldr	r0, [ip, r1, lsl #3]
   24230:	ldr	r1, [r7]
   24234:	cmp	r0, r1
   24238:	bne	2420c <ftello64@plt+0x12b9c>
   2423c:	cmp	lr, r3
   24240:	beq	2426c <ftello64@plt+0x12bfc>
   24244:	ldr	r3, [r6, #20]
   24248:	add	r8, r8, r8, lsl #1
   2424c:	add	r8, r3, r8, lsl #2
   24250:	ldr	r3, [r8, #8]
   24254:	ldr	r7, [r3]
   24258:	mov	r1, r7
   2425c:	add	r0, sp, #20
   24260:	bl	17d24 <ftello64@plt+0x66b4>
   24264:	cmp	r0, #0
   24268:	beq	242b0 <ftello64@plt+0x12c40>
   2426c:	add	r4, r4, #1
   24270:	ldr	lr, [sp, #24]
   24274:	cmp	lr, r4
   24278:	ble	242d4 <ftello64@plt+0x12c64>
   2427c:	ldr	r2, [sp, #28]
   24280:	ldr	ip, [r6]
   24284:	ldr	r8, [r2, r4, lsl #2]
   24288:	add	r7, ip, r8, lsl #3
   2428c:	ldrb	r3, [r7, #4]
   24290:	cmp	r3, #4
   24294:	bne	2426c <ftello64@plt+0x12bfc>
   24298:	cmp	lr, #0
   2429c:	subgt	r2, r2, #4
   242a0:	movgt	r3, #0
   242a4:	bgt	24218 <ftello64@plt+0x12ba8>
   242a8:	mov	r3, #0
   242ac:	b	2423c <ftello64@plt+0x12bcc>
   242b0:	add	r7, r7, r7, lsl #1
   242b4:	ldr	r1, [r6, #24]
   242b8:	add	r1, r1, r7, lsl #2
   242bc:	add	r0, sp, #20
   242c0:	bl	1b5fc <ftello64@plt+0x9f8c>
   242c4:	cmp	r0, #0
   242c8:	bne	243b0 <ftello64@plt+0x12d40>
   242cc:	mov	r4, #0
   242d0:	b	2426c <ftello64@plt+0x12bfc>
   242d4:	mov	r3, #0
   242d8:	add	r2, sp, #20
   242dc:	mov	r1, r6
   242e0:	add	r0, sp, #16
   242e4:	bl	1a918 <ftello64@plt+0x92a8>
   242e8:	str	r0, [r6, #36]	; 0x24
   242ec:	cmp	r0, #0
   242f0:	ldreq	r5, [sp, #16]
   242f4:	beq	24318 <ftello64@plt+0x12ca8>
   242f8:	ldrsb	r3, [r0, #52]	; 0x34
   242fc:	cmp	r3, #0
   24300:	strge	r0, [r6, #48]	; 0x30
   24304:	strge	r0, [r6, #44]	; 0x2c
   24308:	strge	r0, [r6, #40]	; 0x28
   2430c:	blt	24344 <ftello64@plt+0x12cd4>
   24310:	ldr	r0, [sp, #28]
   24314:	bl	14f9c <ftello64@plt+0x392c>
   24318:	str	r5, [sp, #116]	; 0x74
   2431c:	mov	r0, sl
   24320:	bl	1ac04 <ftello64@plt+0x9594>
   24324:	add	r0, sp, #32
   24328:	bl	1ac50 <ftello64@plt+0x95e0>
   2432c:	ldr	r3, [sp, #116]	; 0x74
   24330:	cmp	r3, #0
   24334:	bne	243b8 <ftello64@plt+0x12d48>
   24338:	ldr	r0, [sp, #116]	; 0x74
   2433c:	add	sp, sp, #124	; 0x7c
   24340:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24344:	mov	r3, #1
   24348:	add	r2, sp, #20
   2434c:	mov	r1, r6
   24350:	add	r0, sp, #16
   24354:	bl	1a918 <ftello64@plt+0x92a8>
   24358:	str	r0, [r6, #40]	; 0x28
   2435c:	mov	r3, #2
   24360:	add	r2, sp, #20
   24364:	mov	r1, r6
   24368:	add	r0, sp, #16
   2436c:	bl	1a918 <ftello64@plt+0x92a8>
   24370:	str	r0, [r6, #44]	; 0x2c
   24374:	mov	r3, #6
   24378:	add	r2, sp, #20
   2437c:	mov	r1, r6
   24380:	add	r0, sp, #16
   24384:	bl	1a918 <ftello64@plt+0x92a8>
   24388:	str	r0, [r6, #48]	; 0x30
   2438c:	ldr	r3, [r6, #40]	; 0x28
   24390:	cmp	r3, #0
   24394:	beq	243a8 <ftello64@plt+0x12d38>
   24398:	ldr	r3, [r6, #44]	; 0x2c
   2439c:	cmp	r0, #0
   243a0:	cmpne	r3, #0
   243a4:	bne	24310 <ftello64@plt+0x12ca0>
   243a8:	ldr	r5, [sp, #16]
   243ac:	b	24318 <ftello64@plt+0x12ca8>
   243b0:	mov	r5, r0
   243b4:	b	24318 <ftello64@plt+0x12ca8>
   243b8:	mov	r3, #1
   243bc:	ldr	r2, [pc, #288]	; 244e4 <ftello64@plt+0x12e74>
   243c0:	cmp	r2, #0
   243c4:	moveq	r3, #0
   243c8:	mov	r2, #1
   243cc:	ldr	r1, [pc, #268]	; 244e0 <ftello64@plt+0x12e70>
   243d0:	cmp	r1, #0
   243d4:	moveq	r2, #0
   243d8:	orr	r3, r3, r2
   243dc:	tst	r3, #255	; 0xff
   243e0:	beq	243ec <ftello64@plt+0x12d7c>
   243e4:	add	r0, r6, #136	; 0x88
   243e8:	bl	112ec <pthread_mutex_destroy@plt>
   243ec:	mov	r0, r6
   243f0:	bl	1ac80 <ftello64@plt+0x9610>
   243f4:	mov	r3, #0
   243f8:	str	r3, [sl]
   243fc:	str	r3, [sl, #4]
   24400:	b	24338 <ftello64@plt+0x12cc8>
   24404:	mov	r0, #12
   24408:	b	2433c <ftello64@plt+0x12ccc>
   2440c:	mov	r3, #12
   24410:	str	r3, [sp, #116]	; 0x74
   24414:	mov	r0, r6
   24418:	bl	1ac80 <ftello64@plt+0x9610>
   2441c:	mov	r3, #0
   24420:	str	r3, [sl]
   24424:	str	r3, [sl, #4]
   24428:	ldr	r0, [sp, #116]	; 0x74
   2442c:	b	2433c <ftello64@plt+0x12ccc>
   24430:	mov	r3, #0
   24434:	str	r3, [r6, #52]	; 0x34
   24438:	b	24474 <ftello64@plt+0x12e04>
   2443c:	mov	r0, #12
   24440:	b	24458 <ftello64@plt+0x12de8>
   24444:	mov	r0, #12
   24448:	b	24458 <ftello64@plt+0x12de8>
   2444c:	mov	r0, #12
   24450:	b	24458 <ftello64@plt+0x12de8>
   24454:	mov	r0, #12
   24458:	str	r0, [sp, #116]	; 0x74
   2445c:	b	24474 <ftello64@plt+0x12e04>
   24460:	mov	r3, #0
   24464:	str	r3, [sp, #116]	; 0x74
   24468:	b	23ff4 <ftello64@plt+0x12984>
   2446c:	mov	r0, #12
   24470:	str	r0, [sp, #116]	; 0x74
   24474:	mov	r0, sl
   24478:	bl	1ac04 <ftello64@plt+0x9594>
   2447c:	add	r0, sp, #32
   24480:	bl	1ac50 <ftello64@plt+0x95e0>
   24484:	mov	r3, #1
   24488:	ldr	r2, [pc, #80]	; 244e0 <ftello64@plt+0x12e70>
   2448c:	cmp	r2, #0
   24490:	moveq	r3, #0
   24494:	mov	r2, #1
   24498:	ldr	r1, [pc, #68]	; 244e4 <ftello64@plt+0x12e74>
   2449c:	cmp	r1, #0
   244a0:	moveq	r2, #0
   244a4:	orr	r3, r3, r2
   244a8:	tst	r3, #255	; 0xff
   244ac:	beq	244b8 <ftello64@plt+0x12e48>
   244b0:	add	r0, r6, #136	; 0x88
   244b4:	bl	112ec <pthread_mutex_destroy@plt>
   244b8:	mov	r0, r6
   244bc:	bl	1ac80 <ftello64@plt+0x9610>
   244c0:	mov	r3, #0
   244c4:	str	r3, [sl]
   244c8:	str	r3, [sl, #4]
   244cc:	ldr	r0, [sp, #116]	; 0x74
   244d0:	b	2433c <ftello64@plt+0x12ccc>
   244d4:	beq	feacef80 <optarg@@GLIBC_2.4+0xfea93d90>
   244d8:	ldrdeq	r9, [r2], -r0
   244dc:	strheq	sl, [r2], -r8
	...
   244e8:	andeq	r7, r1, r0, lsl lr
   244ec:	andeq	r8, r1, r4, lsl #24
   244f0:	andeq	sl, r1, r8, ror r7
   244f4:	andeq	r7, r1, ip, lsr #29
   244f8:	andeq	sl, r1, ip, lsr pc
   244fc:	push	{r4, lr}
   24500:	mov	ip, r2
   24504:	ldr	r3, [pc, #96]	; 2456c <ftello64@plt+0x12efc>
   24508:	ldr	r3, [r3]
   2450c:	lsr	lr, r3, #21
   24510:	ldrb	r2, [r2, #28]
   24514:	and	lr, lr, #16
   24518:	and	r2, r2, #239	; 0xef
   2451c:	orr	r2, r2, lr
   24520:	orr	r2, r2, #128	; 0x80
   24524:	strb	r2, [ip, #28]
   24528:	mov	r2, r1
   2452c:	mov	r1, r0
   24530:	mov	r0, ip
   24534:	bl	23884 <ftello64@plt+0x12214>
   24538:	cmp	r0, #0
   2453c:	beq	24564 <ftello64@plt+0x12ef4>
   24540:	ldr	r3, [pc, #40]	; 24570 <ftello64@plt+0x12f00>
   24544:	add	r1, r3, #32
   24548:	add	r3, r3, r0, lsl #2
   2454c:	ldr	r3, [r3, #416]	; 0x1a0
   24550:	mov	r2, #5
   24554:	add	r1, r1, r3
   24558:	mov	r0, #0
   2455c:	bl	113ac <dcgettext@plt>
   24560:	pop	{r4, pc}
   24564:	mov	r0, #0
   24568:	pop	{r4, pc}
   2456c:	andeq	fp, r3, ip, lsr r9
   24570:	strheq	sl, [r2], -r8
   24574:	ldr	r3, [pc, #12]	; 24588 <ftello64@plt+0x12f18>
   24578:	ldr	r2, [r3]
   2457c:	str	r0, [r3]
   24580:	mov	r0, r2
   24584:	bx	lr
   24588:	andeq	fp, r3, ip, lsr r9
   2458c:	push	{r4, r5, r6, lr}
   24590:	mov	r4, r0
   24594:	ldr	r5, [r0]
   24598:	ldr	r6, [r0, #16]
   2459c:	mov	r2, #256	; 0x100
   245a0:	mov	r1, #0
   245a4:	mov	r0, r6
   245a8:	bl	11550 <memset@plt>
   245ac:	mov	r2, r6
   245b0:	ldr	r1, [r5, #36]	; 0x24
   245b4:	mov	r0, r4
   245b8:	bl	1e4c0 <ftello64@plt+0xce50>
   245bc:	ldr	r1, [r5, #40]	; 0x28
   245c0:	ldr	r3, [r5, #36]	; 0x24
   245c4:	cmp	r3, r1
   245c8:	beq	245d8 <ftello64@plt+0x12f68>
   245cc:	mov	r2, r6
   245d0:	mov	r0, r4
   245d4:	bl	1e4c0 <ftello64@plt+0xce50>
   245d8:	ldr	r1, [r5, #44]	; 0x2c
   245dc:	ldr	r3, [r5, #36]	; 0x24
   245e0:	cmp	r3, r1
   245e4:	beq	245f4 <ftello64@plt+0x12f84>
   245e8:	mov	r2, r6
   245ec:	mov	r0, r4
   245f0:	bl	1e4c0 <ftello64@plt+0xce50>
   245f4:	ldr	r1, [r5, #48]	; 0x30
   245f8:	ldr	r3, [r5, #36]	; 0x24
   245fc:	cmp	r3, r1
   24600:	beq	24610 <ftello64@plt+0x12fa0>
   24604:	mov	r2, r6
   24608:	mov	r0, r4
   2460c:	bl	1e4c0 <ftello64@plt+0xce50>
   24610:	ldrb	r3, [r4, #28]
   24614:	orr	r3, r3, #8
   24618:	strb	r3, [r4, #28]
   2461c:	mov	r0, #0
   24620:	pop	{r4, r5, r6, pc}
   24624:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24628:	sub	sp, sp, #44	; 0x2c
   2462c:	ldr	ip, [sp, #80]	; 0x50
   24630:	ldr	r4, [sp, #88]	; 0x58
   24634:	ldr	fp, [r0]
   24638:	add	r7, r3, ip
   2463c:	cmp	r3, r2
   24640:	movle	lr, #0
   24644:	movgt	lr, #1
   24648:	orrs	lr, lr, r3, lsr #31
   2464c:	bne	249ac <ftello64@plt+0x1333c>
   24650:	cmp	r7, r2
   24654:	bgt	247a4 <ftello64@plt+0x13134>
   24658:	cmp	ip, #0
   2465c:	cmpge	r3, r7
   24660:	bgt	247ac <ftello64@plt+0x1313c>
   24664:	cmp	r7, #0
   24668:	blt	247b4 <ftello64@plt+0x13144>
   2466c:	cmp	r3, r7
   24670:	movgt	lr, #0
   24674:	movle	lr, #1
   24678:	and	ip, lr, ip, lsr #31
   2467c:	cmp	ip, #0
   24680:	movne	r7, #0
   24684:	mov	r8, #1
   24688:	ldr	ip, [pc, #812]	; 249bc <ftello64@plt+0x1334c>
   2468c:	cmp	ip, #0
   24690:	moveq	r8, #0
   24694:	mov	ip, #1
   24698:	ldr	lr, [pc, #800]	; 249c0 <ftello64@plt+0x13350>
   2469c:	cmp	lr, #0
   246a0:	moveq	ip, #0
   246a4:	str	r3, [sp, #24]
   246a8:	str	r2, [sp, #32]
   246ac:	str	r1, [sp, #28]
   246b0:	mov	r6, r0
   246b4:	orr	r8, r8, ip
   246b8:	ands	r8, r8, #255	; 0xff
   246bc:	beq	246c8 <ftello64@plt+0x13058>
   246c0:	add	r0, fp, #136	; 0x88
   246c4:	bl	11328 <pthread_mutex_lock@plt>
   246c8:	ldrb	r3, [r6, #28]
   246cc:	lsl	r2, r3, #26
   246d0:	and	sl, r3, #64	; 0x40
   246d4:	cmp	sl, #0
   246d8:	movne	sl, #2
   246dc:	moveq	sl, #0
   246e0:	orr	sl, sl, r2, lsr #31
   246e4:	ldr	r2, [sp, #24]
   246e8:	cmp	r7, r2
   246ec:	ble	24704 <ftello64@plt+0x13094>
   246f0:	ldr	r2, [r6, #16]
   246f4:	cmp	r2, #0
   246f8:	beq	24704 <ftello64@plt+0x13094>
   246fc:	tst	r3, #8
   24700:	beq	247bc <ftello64@plt+0x1314c>
   24704:	ldrb	r3, [r6, #28]
   24708:	tst	r3, #16
   2470c:	bne	247f0 <ftello64@plt+0x13180>
   24710:	cmp	r4, #0
   24714:	beq	247fc <ftello64@plt+0x1318c>
   24718:	and	r3, r3, #6
   2471c:	cmp	r3, #4
   24720:	beq	247c8 <ftello64@plt+0x13158>
   24724:	ldr	r5, [r6, #24]
   24728:	add	r5, r5, #1
   2472c:	str	r5, [sp, #36]	; 0x24
   24730:	lsl	r0, r5, #3
   24734:	bl	26680 <ftello64@plt+0x15010>
   24738:	subs	r9, r0, #0
   2473c:	beq	249a4 <ftello64@plt+0x13334>
   24740:	str	sl, [sp, #16]
   24744:	str	r9, [sp, #12]
   24748:	str	r5, [sp, #8]
   2474c:	ldr	r3, [sp, #84]	; 0x54
   24750:	str	r3, [sp, #4]
   24754:	str	r7, [sp]
   24758:	ldr	r3, [sp, #24]
   2475c:	ldr	r2, [sp, #32]
   24760:	ldr	r1, [sp, #28]
   24764:	mov	r0, r6
   24768:	bl	20838 <ftello64@plt+0xf1c8>
   2476c:	cmp	r0, #0
   24770:	beq	24804 <ftello64@plt+0x13194>
   24774:	cmp	r0, #1
   24778:	mvneq	r4, #0
   2477c:	mvnne	r4, #1
   24780:	mov	r0, r9
   24784:	bl	14f9c <ftello64@plt+0x392c>
   24788:	cmp	r8, #0
   2478c:	beq	24798 <ftello64@plt+0x13128>
   24790:	add	r0, fp, #136	; 0x88
   24794:	bl	11274 <pthread_mutex_unlock@plt>
   24798:	mov	r0, r4
   2479c:	add	sp, sp, #44	; 0x2c
   247a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   247a4:	mov	r7, r2
   247a8:	b	24684 <ftello64@plt+0x13014>
   247ac:	mov	r7, r2
   247b0:	b	24684 <ftello64@plt+0x13014>
   247b4:	mov	r7, #0
   247b8:	b	24684 <ftello64@plt+0x13014>
   247bc:	mov	r0, r6
   247c0:	bl	2458c <ftello64@plt+0x12f1c>
   247c4:	b	24704 <ftello64@plt+0x13094>
   247c8:	ldr	r3, [r4]
   247cc:	ldr	r2, [r6, #24]
   247d0:	cmp	r3, r2
   247d4:	bhi	24724 <ftello64@plt+0x130b4>
   247d8:	cmp	r3, #0
   247dc:	movgt	r5, r3
   247e0:	movle	r5, #1
   247e4:	cmp	r3, #0
   247e8:	movle	r4, #0
   247ec:	b	2472c <ftello64@plt+0x130bc>
   247f0:	mov	r5, #1
   247f4:	mov	r4, #0
   247f8:	b	2472c <ftello64@plt+0x130bc>
   247fc:	mov	r5, #1
   24800:	b	2472c <ftello64@plt+0x130bc>
   24804:	cmp	r4, #0
   24808:	beq	248c0 <ftello64@plt+0x13250>
   2480c:	ldrb	sl, [r6, #28]
   24810:	lsr	sl, sl, #1
   24814:	add	r7, r5, #1
   24818:	ands	sl, sl, #3
   2481c:	beq	248d4 <ftello64@plt+0x13264>
   24820:	cmp	sl, #1
   24824:	movne	sl, #2
   24828:	beq	24918 <ftello64@plt+0x132a8>
   2482c:	cmp	r5, #0
   24830:	ble	2497c <ftello64@plt+0x1330c>
   24834:	mov	r2, r9
   24838:	ldr	r3, [sp, #36]	; 0x24
   2483c:	lsl	ip, r3, #2
   24840:	mov	r3, #0
   24844:	ldr	r0, [r9, r3, lsl #1]
   24848:	ldr	r1, [r4, #4]
   2484c:	str	r0, [r1, r3]
   24850:	ldr	r0, [r2, #4]
   24854:	ldr	r1, [r4, #8]
   24858:	str	r0, [r1, r3]
   2485c:	add	r3, r3, #4
   24860:	add	r2, r2, #8
   24864:	cmp	ip, r3
   24868:	bne	24844 <ftello64@plt+0x131d4>
   2486c:	ldr	r3, [r4]
   24870:	cmp	r3, r5
   24874:	bls	248a4 <ftello64@plt+0x13234>
   24878:	lsl	r3, r5, #2
   2487c:	mvn	r2, #0
   24880:	ldr	r1, [r4, #4]
   24884:	ldr	r0, [r4, #8]
   24888:	str	r2, [r0, r3]
   2488c:	str	r2, [r1, r3]
   24890:	add	r5, r5, #1
   24894:	add	r3, r3, #4
   24898:	ldr	r1, [r4]
   2489c:	cmp	r5, r1
   248a0:	bcc	24880 <ftello64@plt+0x13210>
   248a4:	ldrb	r3, [r6, #28]
   248a8:	and	sl, sl, #3
   248ac:	bic	r3, r3, #6
   248b0:	orr	sl, r3, sl, lsl #1
   248b4:	strb	sl, [r6, #28]
   248b8:	tst	sl, #6
   248bc:	beq	249b4 <ftello64@plt+0x13344>
   248c0:	ldrb	r3, [sp, #92]	; 0x5c
   248c4:	cmp	r3, #0
   248c8:	bne	24994 <ftello64@plt+0x13324>
   248cc:	ldr	r4, [r9]
   248d0:	b	24780 <ftello64@plt+0x13110>
   248d4:	lsl	sl, r7, #2
   248d8:	mov	r0, sl
   248dc:	bl	26680 <ftello64@plt+0x15010>
   248e0:	str	r0, [r4, #4]
   248e4:	cmp	r0, #0
   248e8:	beq	24984 <ftello64@plt+0x13314>
   248ec:	mov	r0, sl
   248f0:	bl	26680 <ftello64@plt+0x15010>
   248f4:	str	r0, [r4, #8]
   248f8:	cmp	r0, #0
   248fc:	strne	r7, [r4]
   24900:	movne	sl, #1
   24904:	bne	2482c <ftello64@plt+0x131bc>
   24908:	ldr	r0, [r4, #4]
   2490c:	bl	14f9c <ftello64@plt+0x392c>
   24910:	mov	sl, #0
   24914:	b	248a4 <ftello64@plt+0x13234>
   24918:	ldr	r3, [r4]
   2491c:	cmp	r3, r7
   24920:	bcs	2482c <ftello64@plt+0x131bc>
   24924:	lsl	r3, r7, #2
   24928:	str	r3, [sp, #32]
   2492c:	mov	r1, r3
   24930:	ldr	r0, [r4, #4]
   24934:	bl	266b0 <ftello64@plt+0x15040>
   24938:	subs	r2, r0, #0
   2493c:	str	r2, [sp, #28]
   24940:	beq	2498c <ftello64@plt+0x1331c>
   24944:	ldr	r1, [sp, #32]
   24948:	ldr	r0, [r4, #8]
   2494c:	bl	266b0 <ftello64@plt+0x15040>
   24950:	cmp	r0, #0
   24954:	beq	2496c <ftello64@plt+0x132fc>
   24958:	ldr	r3, [sp, #28]
   2495c:	str	r3, [r4, #4]
   24960:	str	r0, [r4, #8]
   24964:	str	r7, [r4]
   24968:	b	2482c <ftello64@plt+0x131bc>
   2496c:	ldr	r0, [sp, #28]
   24970:	bl	14f9c <ftello64@plt+0x392c>
   24974:	mov	sl, #0
   24978:	b	248a4 <ftello64@plt+0x13234>
   2497c:	mov	r5, #0
   24980:	b	2486c <ftello64@plt+0x131fc>
   24984:	mov	sl, #0
   24988:	b	248a4 <ftello64@plt+0x13234>
   2498c:	mov	sl, #0
   24990:	b	248a4 <ftello64@plt+0x13234>
   24994:	ldr	r4, [r9, #4]
   24998:	ldr	r3, [sp, #24]
   2499c:	sub	r4, r4, r3
   249a0:	b	24780 <ftello64@plt+0x13110>
   249a4:	mvn	r4, #1
   249a8:	b	24788 <ftello64@plt+0x13118>
   249ac:	mvn	r4, #0
   249b0:	b	24798 <ftello64@plt+0x13128>
   249b4:	mvn	r4, #1
   249b8:	b	24780 <ftello64@plt+0x13110>
	...
   249c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   249c8:	sub	sp, sp, #20
   249cc:	mov	r5, r2
   249d0:	mov	r7, r3
   249d4:	ldr	r4, [sp, #56]	; 0x38
   249d8:	ldr	r6, [sp, #72]	; 0x48
   249dc:	lsr	r3, r4, #31
   249e0:	orr	r3, r3, r2, lsr #31
   249e4:	orrs	r2, r3, r6, lsr #31
   249e8:	bne	24af0 <ftello64@plt+0x13480>
   249ec:	mov	r8, r0
   249f0:	mov	r9, r1
   249f4:	cmp	r4, #0
   249f8:	blt	24a70 <ftello64@plt+0x13400>
   249fc:	cmp	r3, #0
   24a00:	bne	24a84 <ftello64@plt+0x13414>
   24a04:	mvn	r3, #-2147483648	; 0x80000000
   24a08:	sub	r3, r3, r4
   24a0c:	cmp	r5, r3
   24a10:	movle	r3, #0
   24a14:	movgt	r3, #1
   24a18:	cmp	r3, #0
   24a1c:	mvnne	r4, #1
   24a20:	bne	24ae4 <ftello64@plt+0x13474>
   24a24:	add	fp, r5, r4
   24a28:	cmp	r4, #0
   24a2c:	ble	24a98 <ftello64@plt+0x13428>
   24a30:	cmp	r5, #0
   24a34:	ble	24aa4 <ftello64@plt+0x13434>
   24a38:	mov	r0, fp
   24a3c:	bl	26680 <ftello64@plt+0x15010>
   24a40:	subs	sl, r0, #0
   24a44:	beq	24af8 <ftello64@plt+0x13488>
   24a48:	mov	r2, r5
   24a4c:	mov	r1, r9
   24a50:	mov	r0, sl
   24a54:	bl	1134c <memcpy@plt>
   24a58:	mov	r2, r4
   24a5c:	mov	r1, r7
   24a60:	add	r0, sl, r5
   24a64:	bl	1134c <memcpy@plt>
   24a68:	mov	r7, sl
   24a6c:	b	24aa8 <ftello64@plt+0x13438>
   24a70:	rsb	r3, r4, #-2147483648	; 0x80000000
   24a74:	cmp	r5, r3
   24a78:	movge	r3, #0
   24a7c:	movlt	r3, #1
   24a80:	b	24a18 <ftello64@plt+0x133a8>
   24a84:	rsb	r3, r5, #-2147483648	; 0x80000000
   24a88:	cmp	r4, r3
   24a8c:	movge	r3, #0
   24a90:	movlt	r3, #1
   24a94:	b	24a18 <ftello64@plt+0x133a8>
   24a98:	mov	r7, r9
   24a9c:	mov	sl, #0
   24aa0:	b	24aa8 <ftello64@plt+0x13438>
   24aa4:	mov	sl, #0
   24aa8:	ldrb	r3, [sp, #76]	; 0x4c
   24aac:	str	r3, [sp, #12]
   24ab0:	ldr	r3, [sp, #68]	; 0x44
   24ab4:	str	r3, [sp, #8]
   24ab8:	str	r6, [sp, #4]
   24abc:	ldr	r3, [sp, #64]	; 0x40
   24ac0:	str	r3, [sp]
   24ac4:	ldr	r3, [sp, #60]	; 0x3c
   24ac8:	mov	r2, fp
   24acc:	mov	r1, r7
   24ad0:	mov	r0, r8
   24ad4:	bl	24624 <ftello64@plt+0x12fb4>
   24ad8:	mov	r4, r0
   24adc:	mov	r0, sl
   24ae0:	bl	14f9c <ftello64@plt+0x392c>
   24ae4:	mov	r0, r4
   24ae8:	add	sp, sp, #20
   24aec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24af0:	mvn	r4, #1
   24af4:	b	24ae4 <ftello64@plt+0x13474>
   24af8:	mvn	r4, #1
   24afc:	b	24ae4 <ftello64@plt+0x13474>
   24b00:	push	{r4, r5, r6, r7, r8, lr}
   24b04:	mov	r4, r0
   24b08:	mov	r7, r1
   24b0c:	mov	r5, r2
   24b10:	and	r2, r2, #1
   24b14:	ldr	r3, [pc, #228]	; 24c00 <ftello64@plt+0x13590>
   24b18:	ldr	r6, [pc, #228]	; 24c04 <ftello64@plt+0x13594>
   24b1c:	cmp	r2, #0
   24b20:	moveq	r6, r3
   24b24:	mov	r3, #0
   24b28:	str	r3, [r0]
   24b2c:	str	r3, [r0, #4]
   24b30:	str	r3, [r0, #8]
   24b34:	mov	r0, #256	; 0x100
   24b38:	bl	26680 <ftello64@plt+0x15010>
   24b3c:	str	r0, [r4, #16]
   24b40:	cmp	r0, #0
   24b44:	beq	24bf8 <ftello64@plt+0x13588>
   24b48:	and	r3, r5, #2
   24b4c:	cmp	r3, #0
   24b50:	movne	r3, #4194304	; 0x400000
   24b54:	moveq	r3, #0
   24b58:	orr	r6, r6, r3
   24b5c:	tst	r5, #4
   24b60:	bicne	r6, r6, #64	; 0x40
   24b64:	orrne	r6, r6, #256	; 0x100
   24b68:	ldrbne	r3, [r4, #28]
   24b6c:	orrne	r3, r3, #128	; 0x80
   24b70:	ldrbeq	r3, [r4, #28]
   24b74:	biceq	r3, r3, #128	; 0x80
   24b78:	strb	r3, [r4, #28]
   24b7c:	lsl	r5, r5, #1
   24b80:	ldrb	r3, [r4, #28]
   24b84:	bic	r3, r3, #16
   24b88:	and	r5, r5, #16
   24b8c:	orr	r5, r5, r3
   24b90:	strb	r5, [r4, #28]
   24b94:	mov	r3, #0
   24b98:	str	r3, [r4, #20]
   24b9c:	mov	r0, r7
   24ba0:	bl	114fc <strlen@plt>
   24ba4:	mov	r3, r6
   24ba8:	mov	r2, r0
   24bac:	mov	r1, r7
   24bb0:	mov	r0, r4
   24bb4:	bl	23884 <ftello64@plt+0x12214>
   24bb8:	mov	r5, r0
   24bbc:	cmp	r0, #16
   24bc0:	beq	24bdc <ftello64@plt+0x1356c>
   24bc4:	cmp	r0, #0
   24bc8:	bne	24be0 <ftello64@plt+0x13570>
   24bcc:	mov	r0, r4
   24bd0:	bl	2458c <ftello64@plt+0x12f1c>
   24bd4:	mov	r0, #0
   24bd8:	pop	{r4, r5, r6, r7, r8, pc}
   24bdc:	mov	r5, #8
   24be0:	ldr	r0, [r4, #16]
   24be4:	bl	14f9c <ftello64@plt+0x392c>
   24be8:	mov	r3, #0
   24bec:	str	r3, [r4, #16]
   24bf0:	mov	r0, r5
   24bf4:	pop	{r4, r5, r6, r7, r8, pc}
   24bf8:	mov	r0, #12
   24bfc:	pop	{r4, r5, r6, r7, r8, pc}
   24c00:	smlabteq	r1, r6, r2, r0
   24c04:	strdeq	fp, [r3], -ip
   24c08:	push	{r4, r5, r6, r7, r8, lr}
   24c0c:	cmp	r0, #16
   24c10:	bhi	24c78 <ftello64@plt+0x13608>
   24c14:	mov	r6, r2
   24c18:	mov	r4, r3
   24c1c:	ldr	r3, [pc, #88]	; 24c7c <ftello64@plt+0x1360c>
   24c20:	add	r1, r3, #32
   24c24:	add	r3, r3, r0, lsl #2
   24c28:	ldr	r3, [r3, #416]	; 0x1a0
   24c2c:	mov	r2, #5
   24c30:	add	r1, r1, r3
   24c34:	mov	r0, #0
   24c38:	bl	113ac <dcgettext@plt>
   24c3c:	mov	r7, r0
   24c40:	bl	114fc <strlen@plt>
   24c44:	add	r5, r0, #1
   24c48:	cmp	r4, #0
   24c4c:	beq	24c70 <ftello64@plt+0x13600>
   24c50:	cmp	r5, r4
   24c54:	subhi	r2, r4, #1
   24c58:	movhi	r3, #0
   24c5c:	strbhi	r3, [r6, r2]
   24c60:	movls	r2, r5
   24c64:	mov	r1, r7
   24c68:	mov	r0, r6
   24c6c:	bl	1134c <memcpy@plt>
   24c70:	mov	r0, r5
   24c74:	pop	{r4, r5, r6, r7, r8, pc}
   24c78:	bl	1164c <abort@plt>
   24c7c:	strheq	sl, [r2], -r8
   24c80:	push	{r4, r5, r6, lr}
   24c84:	mov	r4, r0
   24c88:	ldr	r5, [r0]
   24c8c:	cmp	r5, #0
   24c90:	beq	24cd0 <ftello64@plt+0x13660>
   24c94:	mov	r3, #1
   24c98:	ldr	r2, [pc, #88]	; 24cf8 <ftello64@plt+0x13688>
   24c9c:	cmp	r2, #0
   24ca0:	moveq	r3, #0
   24ca4:	mov	r2, #1
   24ca8:	ldr	r1, [pc, #76]	; 24cfc <ftello64@plt+0x1368c>
   24cac:	cmp	r1, #0
   24cb0:	moveq	r2, #0
   24cb4:	orr	r3, r3, r2
   24cb8:	tst	r3, #255	; 0xff
   24cbc:	beq	24cc8 <ftello64@plt+0x13658>
   24cc0:	add	r0, r5, #136	; 0x88
   24cc4:	bl	112ec <pthread_mutex_destroy@plt>
   24cc8:	mov	r0, r5
   24ccc:	bl	1ac80 <ftello64@plt+0x9610>
   24cd0:	mov	r5, #0
   24cd4:	str	r5, [r4]
   24cd8:	str	r5, [r4, #4]
   24cdc:	ldr	r0, [r4, #16]
   24ce0:	bl	14f9c <ftello64@plt+0x392c>
   24ce4:	str	r5, [r4, #16]
   24ce8:	ldr	r0, [r4, #20]
   24cec:	bl	14f9c <ftello64@plt+0x392c>
   24cf0:	str	r5, [r4, #20]
   24cf4:	pop	{r4, r5, r6, pc}
	...
   24d00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24d04:	sub	sp, sp, #36	; 0x24
   24d08:	ldr	r4, [sp, #72]	; 0x48
   24d0c:	bics	ip, r4, #7
   24d10:	movne	r0, #2
   24d14:	beq	24d20 <ftello64@plt+0x136b0>
   24d18:	add	sp, sp, #36	; 0x24
   24d1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24d20:	mov	r7, r3
   24d24:	mov	r8, r2
   24d28:	str	r1, [sp, #28]
   24d2c:	mov	r5, r0
   24d30:	ands	fp, r4, #4
   24d34:	beq	24dd4 <ftello64@plt+0x13764>
   24d38:	ldr	fp, [r3]
   24d3c:	ldr	r9, [r3, #4]
   24d40:	ldr	sl, [r5]
   24d44:	mov	r6, #1
   24d48:	ldr	r3, [pc, #148]	; 24de4 <ftello64@plt+0x13774>
   24d4c:	cmp	r3, #0
   24d50:	moveq	r6, #0
   24d54:	mov	r3, #1
   24d58:	ldr	r2, [pc, #136]	; 24de8 <ftello64@plt+0x13778>
   24d5c:	cmp	r2, #0
   24d60:	moveq	r3, #0
   24d64:	orr	r6, r6, r3
   24d68:	ands	r6, r6, #255	; 0xff
   24d6c:	beq	24d78 <ftello64@plt+0x13708>
   24d70:	add	r0, sl, #136	; 0x88
   24d74:	bl	11328 <pthread_mutex_lock@plt>
   24d78:	ldrb	r3, [r5, #28]
   24d7c:	tst	r3, #16
   24d80:	str	r4, [sp, #16]
   24d84:	movne	r3, #0
   24d88:	strne	r3, [sp, #12]
   24d8c:	strne	r3, [sp, #8]
   24d90:	streq	r7, [sp, #12]
   24d94:	streq	r8, [sp, #8]
   24d98:	str	r9, [sp, #4]
   24d9c:	str	r9, [sp]
   24da0:	mov	r3, fp
   24da4:	mov	r2, r9
   24da8:	ldr	r1, [sp, #28]
   24dac:	mov	r0, r5
   24db0:	bl	20838 <ftello64@plt+0xf1c8>
   24db4:	mov	r4, r0
   24db8:	cmp	r6, #0
   24dbc:	beq	24dc8 <ftello64@plt+0x13758>
   24dc0:	add	r0, sl, #136	; 0x88
   24dc4:	bl	11274 <pthread_mutex_unlock@plt>
   24dc8:	adds	r0, r4, #0
   24dcc:	movne	r0, #1
   24dd0:	b	24d18 <ftello64@plt+0x136a8>
   24dd4:	ldr	r0, [sp, #28]
   24dd8:	bl	114fc <strlen@plt>
   24ddc:	mov	r9, r0
   24de0:	b	24d40 <ftello64@plt+0x136d0>
	...
   24dec:	push	{lr}		; (str lr, [sp, #-4]!)
   24df0:	sub	sp, sp, #20
   24df4:	mov	ip, #1
   24df8:	str	ip, [sp, #12]
   24dfc:	ldr	ip, [sp, #24]
   24e00:	str	ip, [sp, #8]
   24e04:	str	r2, [sp, #4]
   24e08:	mov	ip, #0
   24e0c:	str	ip, [sp]
   24e10:	bl	24624 <ftello64@plt+0x12fb4>
   24e14:	add	sp, sp, #20
   24e18:	pop	{pc}		; (ldr pc, [sp], #4)
   24e1c:	push	{lr}		; (str lr, [sp, #-4]!)
   24e20:	sub	sp, sp, #20
   24e24:	mov	ip, #0
   24e28:	str	ip, [sp, #12]
   24e2c:	ldr	ip, [sp, #28]
   24e30:	str	ip, [sp, #8]
   24e34:	str	r2, [sp, #4]
   24e38:	ldr	ip, [sp, #24]
   24e3c:	str	ip, [sp]
   24e40:	bl	24624 <ftello64@plt+0x12fb4>
   24e44:	add	sp, sp, #20
   24e48:	pop	{pc}		; (ldr pc, [sp], #4)
   24e4c:	push	{lr}		; (str lr, [sp, #-4]!)
   24e50:	sub	sp, sp, #28
   24e54:	mov	ip, #1
   24e58:	str	ip, [sp, #20]
   24e5c:	ldr	ip, [sp, #44]	; 0x2c
   24e60:	str	ip, [sp, #16]
   24e64:	ldr	ip, [sp, #40]	; 0x28
   24e68:	str	ip, [sp, #12]
   24e6c:	mov	ip, #0
   24e70:	str	ip, [sp, #8]
   24e74:	ldr	ip, [sp, #36]	; 0x24
   24e78:	str	ip, [sp, #4]
   24e7c:	ldr	ip, [sp, #32]
   24e80:	str	ip, [sp]
   24e84:	bl	249c4 <ftello64@plt+0x13354>
   24e88:	add	sp, sp, #28
   24e8c:	pop	{pc}		; (ldr pc, [sp], #4)
   24e90:	push	{lr}		; (str lr, [sp, #-4]!)
   24e94:	sub	sp, sp, #28
   24e98:	mov	ip, #0
   24e9c:	str	ip, [sp, #20]
   24ea0:	ldr	ip, [sp, #48]	; 0x30
   24ea4:	str	ip, [sp, #16]
   24ea8:	ldr	ip, [sp, #44]	; 0x2c
   24eac:	str	ip, [sp, #12]
   24eb0:	ldr	ip, [sp, #40]	; 0x28
   24eb4:	str	ip, [sp, #8]
   24eb8:	ldr	ip, [sp, #36]	; 0x24
   24ebc:	str	ip, [sp, #4]
   24ec0:	ldr	ip, [sp, #32]
   24ec4:	str	ip, [sp]
   24ec8:	bl	249c4 <ftello64@plt+0x13354>
   24ecc:	add	sp, sp, #28
   24ed0:	pop	{pc}		; (ldr pc, [sp], #4)
   24ed4:	cmp	r2, #0
   24ed8:	bne	24efc <ftello64@plt+0x1388c>
   24edc:	ldrb	r3, [r0, #28]
   24ee0:	bic	r3, r3, #6
   24ee4:	strb	r3, [r0, #28]
   24ee8:	mov	r3, #0
   24eec:	str	r3, [r1]
   24ef0:	str	r3, [r1, #8]
   24ef4:	str	r3, [r1, #4]
   24ef8:	bx	lr
   24efc:	ldrb	ip, [r0, #28]
   24f00:	bic	ip, ip, #4
   24f04:	orr	ip, ip, #2
   24f08:	strb	ip, [r0, #28]
   24f0c:	str	r2, [r1]
   24f10:	str	r3, [r1, #4]
   24f14:	ldr	r3, [sp]
   24f18:	str	r3, [r1, #8]
   24f1c:	bx	lr
   24f20:	push	{r4, r5, r6, lr}
   24f24:	mov	r5, r0
   24f28:	mov	r4, r1
   24f2c:	mov	r2, r1
   24f30:	mov	r1, #0
   24f34:	bl	1158c <memchr@plt>
   24f38:	cmp	r0, #0
   24f3c:	subne	r0, r0, r5
   24f40:	addne	r0, r0, #1
   24f44:	moveq	r0, r4
   24f48:	pop	{r4, r5, r6, pc}
   24f4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24f50:	sub	sp, sp, #68	; 0x44
   24f54:	mov	r6, r1
   24f58:	bl	113b8 <strdup@plt>
   24f5c:	subs	r9, r0, #0
   24f60:	beq	24fc4 <ftello64@plt+0x13954>
   24f64:	bl	11424 <__ctype_get_mb_cur_max@plt>
   24f68:	cmp	r0, #1
   24f6c:	bls	2536c <ftello64@plt+0x13cfc>
   24f70:	cmp	r6, #0
   24f74:	bne	24fc8 <ftello64@plt+0x13958>
   24f78:	str	r9, [sp, #24]
   24f7c:	mov	r0, r9
   24f80:	bl	114fc <strlen@plt>
   24f84:	add	r6, r9, r0
   24f88:	str	r6, [sp, #4]
   24f8c:	mov	r3, #0
   24f90:	strb	r3, [sp, #8]
   24f94:	str	r3, [sp, #12]
   24f98:	str	r3, [sp, #16]
   24f9c:	strb	r3, [sp, #20]
   24fa0:	cmp	r9, r6
   24fa4:	bcs	25360 <ftello64@plt+0x13cf0>
   24fa8:	mov	r4, r9
   24fac:	mov	fp, #0
   24fb0:	mov	r5, fp
   24fb4:	mov	r7, #1
   24fb8:	mov	r8, fp
   24fbc:	ldr	sl, [pc, #1104]	; 25414 <ftello64@plt+0x13da4>
   24fc0:	b	251d0 <ftello64@plt+0x13b60>
   24fc4:	bl	25f54 <ftello64@plt+0x148e4>
   24fc8:	str	r9, [sp, #24]
   24fcc:	mov	r0, r9
   24fd0:	bl	114fc <strlen@plt>
   24fd4:	add	sl, r9, r0
   24fd8:	str	sl, [sp, #4]
   24fdc:	mov	r3, #0
   24fe0:	strb	r3, [sp, #8]
   24fe4:	str	r3, [sp, #12]
   24fe8:	str	r3, [sp, #16]
   24fec:	strb	r3, [sp, #20]
   24ff0:	cmp	r9, sl
   24ff4:	bcs	25168 <ftello64@plt+0x13af8>
   24ff8:	mov	r4, r9
   24ffc:	mov	r5, #1
   25000:	mov	r7, #0
   25004:	ldr	r8, [pc, #1032]	; 25414 <ftello64@plt+0x13da4>
   25008:	b	250cc <ftello64@plt+0x13a5c>
   2500c:	add	r0, sp, #12
   25010:	bl	11370 <mbsinit@plt>
   25014:	cmp	r0, #0
   25018:	beq	25114 <ftello64@plt+0x13aa4>
   2501c:	strb	r5, [sp, #8]
   25020:	add	r3, sp, #12
   25024:	sub	r2, sl, r4
   25028:	mov	r1, r4
   2502c:	add	r0, sp, #36	; 0x24
   25030:	bl	26b30 <ftello64@plt+0x154c0>
   25034:	str	r0, [sp, #28]
   25038:	cmn	r0, #1
   2503c:	streq	r5, [sp, #28]
   25040:	strbeq	r7, [sp, #32]
   25044:	beq	2508c <ftello64@plt+0x13a1c>
   25048:	cmn	r0, #2
   2504c:	beq	25128 <ftello64@plt+0x13ab8>
   25050:	cmp	r0, #0
   25054:	bne	25078 <ftello64@plt+0x13a08>
   25058:	str	r5, [sp, #28]
   2505c:	ldr	r3, [sp, #24]
   25060:	ldrb	r3, [r3]
   25064:	cmp	r3, #0
   25068:	bne	25140 <ftello64@plt+0x13ad0>
   2506c:	ldr	r3, [sp, #36]	; 0x24
   25070:	cmp	r3, #0
   25074:	bne	25154 <ftello64@plt+0x13ae4>
   25078:	strb	r5, [sp, #32]
   2507c:	add	r0, sp, #12
   25080:	bl	11370 <mbsinit@plt>
   25084:	cmp	r0, #0
   25088:	strbne	r7, [sp, #8]
   2508c:	strb	r5, [sp, #20]
   25090:	ldrb	r3, [sp, #32]
   25094:	cmp	r3, #0
   25098:	beq	25168 <ftello64@plt+0x13af8>
   2509c:	ldr	r0, [sp, #36]	; 0x24
   250a0:	bl	114f0 <iswspace@plt>
   250a4:	cmp	r0, #0
   250a8:	beq	25168 <ftello64@plt+0x13af8>
   250ac:	ldr	r3, [sp, #28]
   250b0:	ldr	r4, [sp, #24]
   250b4:	add	r4, r4, r3
   250b8:	str	r4, [sp, #24]
   250bc:	strb	r7, [sp, #20]
   250c0:	ldr	sl, [sp, #4]
   250c4:	cmp	sl, r4
   250c8:	bls	25168 <ftello64@plt+0x13af8>
   250cc:	ldrb	r3, [sp, #20]
   250d0:	cmp	r3, #0
   250d4:	bne	25090 <ftello64@plt+0x13a20>
   250d8:	ldrb	r3, [sp, #8]
   250dc:	cmp	r3, #0
   250e0:	bne	25020 <ftello64@plt+0x139b0>
   250e4:	ldrb	r3, [r4]
   250e8:	lsr	r2, r3, #5
   250ec:	and	r3, r3, #31
   250f0:	ldr	r2, [r8, r2, lsl #2]
   250f4:	lsr	r3, r2, r3
   250f8:	tst	r3, #1
   250fc:	beq	2500c <ftello64@plt+0x1399c>
   25100:	str	r5, [sp, #28]
   25104:	ldrb	r3, [r4]
   25108:	str	r3, [sp, #36]	; 0x24
   2510c:	strb	r5, [sp, #32]
   25110:	b	2508c <ftello64@plt+0x13a1c>
   25114:	ldr	r3, [pc, #764]	; 25418 <ftello64@plt+0x13da8>
   25118:	mov	r2, #135	; 0x87
   2511c:	ldr	r1, [pc, #760]	; 2541c <ftello64@plt+0x13dac>
   25120:	ldr	r0, [pc, #760]	; 25420 <ftello64@plt+0x13db0>
   25124:	bl	11664 <__assert_fail@plt>
   25128:	ldr	r2, [sp, #24]
   2512c:	ldr	r3, [sp, #4]
   25130:	sub	r3, r3, r2
   25134:	str	r3, [sp, #28]
   25138:	strb	r7, [sp, #32]
   2513c:	b	2508c <ftello64@plt+0x13a1c>
   25140:	ldr	r3, [pc, #720]	; 25418 <ftello64@plt+0x13da8>
   25144:	mov	r2, #162	; 0xa2
   25148:	ldr	r1, [pc, #716]	; 2541c <ftello64@plt+0x13dac>
   2514c:	ldr	r0, [pc, #720]	; 25424 <ftello64@plt+0x13db4>
   25150:	bl	11664 <__assert_fail@plt>
   25154:	ldr	r3, [pc, #700]	; 25418 <ftello64@plt+0x13da8>
   25158:	mov	r2, #163	; 0xa3
   2515c:	ldr	r1, [pc, #696]	; 2541c <ftello64@plt+0x13dac>
   25160:	ldr	r0, [pc, #704]	; 25428 <ftello64@plt+0x13db8>
   25164:	bl	11664 <__assert_fail@plt>
   25168:	ldr	r4, [sp, #24]
   2516c:	mov	r0, r4
   25170:	bl	114fc <strlen@plt>
   25174:	add	r2, r0, #1
   25178:	mov	r1, r4
   2517c:	mov	r0, r9
   25180:	bl	11310 <memmove@plt>
   25184:	cmp	r6, #1
   25188:	beq	25360 <ftello64@plt+0x13cf0>
   2518c:	b	24f78 <ftello64@plt+0x13908>
   25190:	ldrb	r3, [sp, #32]
   25194:	cmp	r3, #0
   25198:	moveq	r5, #1
   2519c:	beq	251b0 <ftello64@plt+0x13b40>
   251a0:	ldr	r0, [sp, #36]	; 0x24
   251a4:	bl	114f0 <iswspace@plt>
   251a8:	clz	r5, r0
   251ac:	lsr	r5, r5, #5
   251b0:	ldr	r3, [sp, #28]
   251b4:	ldr	r4, [sp, #24]
   251b8:	add	r4, r4, r3
   251bc:	str	r4, [sp, #24]
   251c0:	strb	r8, [sp, #20]
   251c4:	ldr	r6, [sp, #4]
   251c8:	cmp	r6, r4
   251cc:	bls	25354 <ftello64@plt+0x13ce4>
   251d0:	ldrb	r3, [sp, #20]
   251d4:	cmp	r3, #0
   251d8:	bne	25218 <ftello64@plt+0x13ba8>
   251dc:	ldrb	r3, [sp, #8]
   251e0:	cmp	r3, #0
   251e4:	bne	25290 <ftello64@plt+0x13c20>
   251e8:	ldrb	r3, [r4]
   251ec:	lsr	r2, r3, #5
   251f0:	and	r3, r3, #31
   251f4:	ldr	r2, [sl, r2, lsl #2]
   251f8:	lsr	r3, r2, r3
   251fc:	tst	r3, #1
   25200:	beq	2527c <ftello64@plt+0x13c0c>
   25204:	str	r7, [sp, #28]
   25208:	ldrb	r3, [r4]
   2520c:	str	r3, [sp, #36]	; 0x24
   25210:	strb	r7, [sp, #32]
   25214:	strb	r7, [sp, #20]
   25218:	cmp	r5, #0
   2521c:	beq	25190 <ftello64@plt+0x13b20>
   25220:	cmp	r5, #1
   25224:	beq	25258 <ftello64@plt+0x13be8>
   25228:	cmp	r5, #2
   2522c:	movne	r5, #1
   25230:	bne	251b0 <ftello64@plt+0x13b40>
   25234:	ldrb	r3, [sp, #32]
   25238:	cmp	r3, #0
   2523c:	moveq	r5, #1
   25240:	beq	251b0 <ftello64@plt+0x13b40>
   25244:	ldr	r0, [sp, #36]	; 0x24
   25248:	bl	114f0 <iswspace@plt>
   2524c:	cmp	r0, #0
   25250:	moveq	r5, #1
   25254:	b	251b0 <ftello64@plt+0x13b40>
   25258:	ldrb	r3, [sp, #32]
   2525c:	cmp	r3, #0
   25260:	beq	251b0 <ftello64@plt+0x13b40>
   25264:	ldr	r0, [sp, #36]	; 0x24
   25268:	bl	114f0 <iswspace@plt>
   2526c:	cmp	r0, #0
   25270:	ldrne	fp, [sp, #24]
   25274:	movne	r5, #2
   25278:	b	251b0 <ftello64@plt+0x13b40>
   2527c:	add	r0, sp, #12
   25280:	bl	11370 <mbsinit@plt>
   25284:	cmp	r0, #0
   25288:	beq	25300 <ftello64@plt+0x13c90>
   2528c:	strb	r7, [sp, #8]
   25290:	add	r3, sp, #12
   25294:	sub	r2, r6, r4
   25298:	mov	r1, r4
   2529c:	add	r0, sp, #36	; 0x24
   252a0:	bl	26b30 <ftello64@plt+0x154c0>
   252a4:	str	r0, [sp, #28]
   252a8:	cmn	r0, #1
   252ac:	streq	r7, [sp, #28]
   252b0:	strbeq	r8, [sp, #32]
   252b4:	beq	25214 <ftello64@plt+0x13ba4>
   252b8:	cmn	r0, #2
   252bc:	beq	25314 <ftello64@plt+0x13ca4>
   252c0:	cmp	r0, #0
   252c4:	bne	252e8 <ftello64@plt+0x13c78>
   252c8:	str	r7, [sp, #28]
   252cc:	ldr	r3, [sp, #24]
   252d0:	ldrb	r3, [r3]
   252d4:	cmp	r3, #0
   252d8:	bne	2532c <ftello64@plt+0x13cbc>
   252dc:	ldr	r3, [sp, #36]	; 0x24
   252e0:	cmp	r3, #0
   252e4:	bne	25340 <ftello64@plt+0x13cd0>
   252e8:	strb	r7, [sp, #32]
   252ec:	add	r0, sp, #12
   252f0:	bl	11370 <mbsinit@plt>
   252f4:	cmp	r0, #0
   252f8:	strbne	r8, [sp, #8]
   252fc:	b	25214 <ftello64@plt+0x13ba4>
   25300:	ldr	r3, [pc, #272]	; 25418 <ftello64@plt+0x13da8>
   25304:	mov	r2, #135	; 0x87
   25308:	ldr	r1, [pc, #268]	; 2541c <ftello64@plt+0x13dac>
   2530c:	ldr	r0, [pc, #268]	; 25420 <ftello64@plt+0x13db0>
   25310:	bl	11664 <__assert_fail@plt>
   25314:	ldr	r2, [sp, #24]
   25318:	ldr	r3, [sp, #4]
   2531c:	sub	r3, r3, r2
   25320:	str	r3, [sp, #28]
   25324:	strb	r8, [sp, #32]
   25328:	b	25214 <ftello64@plt+0x13ba4>
   2532c:	ldr	r3, [pc, #228]	; 25418 <ftello64@plt+0x13da8>
   25330:	mov	r2, #162	; 0xa2
   25334:	ldr	r1, [pc, #224]	; 2541c <ftello64@plt+0x13dac>
   25338:	ldr	r0, [pc, #228]	; 25424 <ftello64@plt+0x13db4>
   2533c:	bl	11664 <__assert_fail@plt>
   25340:	ldr	r3, [pc, #208]	; 25418 <ftello64@plt+0x13da8>
   25344:	mov	r2, #163	; 0xa3
   25348:	ldr	r1, [pc, #204]	; 2541c <ftello64@plt+0x13dac>
   2534c:	ldr	r0, [pc, #212]	; 25428 <ftello64@plt+0x13db8>
   25350:	bl	11664 <__assert_fail@plt>
   25354:	cmp	r5, #2
   25358:	moveq	r3, #0
   2535c:	strbeq	r3, [fp]
   25360:	mov	r0, r9
   25364:	add	sp, sp, #68	; 0x44
   25368:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2536c:	cmp	r6, #0
   25370:	beq	253c8 <ftello64@plt+0x13d58>
   25374:	ldrb	r4, [r9]
   25378:	cmp	r4, #0
   2537c:	beq	2540c <ftello64@plt+0x13d9c>
   25380:	bl	114d8 <__ctype_b_loc@plt>
   25384:	ldr	r2, [r0]
   25388:	mov	r5, r9
   2538c:	lsl	r4, r4, #1
   25390:	ldrh	r3, [r2, r4]
   25394:	tst	r3, #8192	; 0x2000
   25398:	beq	253a8 <ftello64@plt+0x13d38>
   2539c:	ldrb	r4, [r5, #1]!
   253a0:	cmp	r4, #0
   253a4:	bne	2538c <ftello64@plt+0x13d1c>
   253a8:	mov	r0, r5
   253ac:	bl	114fc <strlen@plt>
   253b0:	add	r2, r0, #1
   253b4:	mov	r1, r5
   253b8:	mov	r0, r9
   253bc:	bl	11310 <memmove@plt>
   253c0:	cmp	r6, #1
   253c4:	beq	25360 <ftello64@plt+0x13cf0>
   253c8:	mov	r0, r9
   253cc:	bl	114fc <strlen@plt>
   253d0:	sub	r0, r0, #1
   253d4:	adds	r4, r9, r0
   253d8:	bcs	25360 <ftello64@plt+0x13cf0>
   253dc:	bl	114d8 <__ctype_b_loc@plt>
   253e0:	ldr	r2, [r0]
   253e4:	mov	r1, #0
   253e8:	ldrb	r3, [r4]
   253ec:	lsl	r3, r3, #1
   253f0:	ldrh	r3, [r2, r3]
   253f4:	tst	r3, #8192	; 0x2000
   253f8:	beq	25360 <ftello64@plt+0x13cf0>
   253fc:	strb	r1, [r4], #-1
   25400:	cmp	r9, r4
   25404:	bls	253e8 <ftello64@plt+0x13d78>
   25408:	b	25360 <ftello64@plt+0x13cf0>
   2540c:	mov	r5, r9
   25410:	b	253a8 <ftello64@plt+0x13d38>
   25414:	andeq	sl, r2, r0, lsr #13
   25418:	andeq	sl, r2, r0, lsl #6
   2541c:	andeq	sl, r2, r4, lsl r3
   25420:	andeq	r9, r2, r0, lsl #31
   25424:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   25428:			; <UNDEFINED> instruction: 0x00029fb0
   2542c:	push	{r4, r5, r6, lr}
   25430:	sub	sp, sp, #32
   25434:	mov	r4, r0
   25438:	ldr	r5, [sp, #48]	; 0x30
   2543c:	ldr	r6, [sp, #52]	; 0x34
   25440:	cmp	r1, #0
   25444:	beq	254fc <ftello64@plt+0x13e8c>
   25448:	str	r3, [sp, #4]
   2544c:	str	r2, [sp]
   25450:	mov	r3, r1
   25454:	ldr	r2, [pc, #940]	; 25808 <ftello64@plt+0x14198>
   25458:	mov	r1, #1
   2545c:	bl	11580 <__fprintf_chk@plt>
   25460:	mov	r2, #5
   25464:	ldr	r1, [pc, #928]	; 2580c <ftello64@plt+0x1419c>
   25468:	mov	r0, #0
   2546c:	bl	113ac <dcgettext@plt>
   25470:	ldr	r3, [pc, #920]	; 25810 <ftello64@plt+0x141a0>
   25474:	str	r3, [sp]
   25478:	mov	r3, r0
   2547c:	ldr	r2, [pc, #912]	; 25814 <ftello64@plt+0x141a4>
   25480:	mov	r1, #1
   25484:	mov	r0, r4
   25488:	bl	11580 <__fprintf_chk@plt>
   2548c:	mov	r1, r4
   25490:	mov	r0, #10
   25494:	bl	113a0 <fputc_unlocked@plt>
   25498:	mov	r2, #5
   2549c:	ldr	r1, [pc, #884]	; 25818 <ftello64@plt+0x141a8>
   254a0:	mov	r0, #0
   254a4:	bl	113ac <dcgettext@plt>
   254a8:	ldr	r3, [pc, #876]	; 2581c <ftello64@plt+0x141ac>
   254ac:	mov	r2, r0
   254b0:	mov	r1, #1
   254b4:	mov	r0, r4
   254b8:	bl	11580 <__fprintf_chk@plt>
   254bc:	mov	r1, r4
   254c0:	mov	r0, #10
   254c4:	bl	113a0 <fputc_unlocked@plt>
   254c8:	cmp	r6, #9
   254cc:	ldrls	pc, [pc, r6, lsl #2]
   254d0:	b	257a0 <ftello64@plt+0x14130>
   254d4:	andeq	r5, r2, r8, lsr r5
   254d8:	andeq	r5, r2, r4, lsl r5
   254dc:	andeq	r5, r2, r0, asr #10
   254e0:	andeq	r5, r2, r0, ror r5
   254e4:	andeq	r5, r2, r8, lsr #11
   254e8:	andeq	r5, r2, r8, ror #11
   254ec:	andeq	r5, r2, r0, lsr r6
   254f0:	andeq	r5, r2, r0, lsl #13
   254f4:	ldrdeq	r5, [r2], -r8
   254f8:	andeq	r5, r2, r8, lsr r7
   254fc:	str	r3, [sp]
   25500:	mov	r3, r2
   25504:	ldr	r2, [pc, #788]	; 25820 <ftello64@plt+0x141b0>
   25508:	mov	r1, #1
   2550c:	bl	11580 <__fprintf_chk@plt>
   25510:	b	25460 <ftello64@plt+0x13df0>
   25514:	mov	r2, #5
   25518:	ldr	r1, [pc, #772]	; 25824 <ftello64@plt+0x141b4>
   2551c:	mov	r0, #0
   25520:	bl	113ac <dcgettext@plt>
   25524:	ldr	r3, [r5]
   25528:	mov	r2, r0
   2552c:	mov	r1, #1
   25530:	mov	r0, r4
   25534:	bl	11580 <__fprintf_chk@plt>
   25538:	add	sp, sp, #32
   2553c:	pop	{r4, r5, r6, pc}
   25540:	mov	r2, #5
   25544:	ldr	r1, [pc, #732]	; 25828 <ftello64@plt+0x141b8>
   25548:	mov	r0, #0
   2554c:	bl	113ac <dcgettext@plt>
   25550:	ldr	r3, [r5]
   25554:	ldr	r2, [r5, #4]
   25558:	str	r2, [sp]
   2555c:	mov	r2, r0
   25560:	mov	r1, #1
   25564:	mov	r0, r4
   25568:	bl	11580 <__fprintf_chk@plt>
   2556c:	b	25538 <ftello64@plt+0x13ec8>
   25570:	mov	r2, #5
   25574:	ldr	r1, [pc, #688]	; 2582c <ftello64@plt+0x141bc>
   25578:	mov	r0, #0
   2557c:	bl	113ac <dcgettext@plt>
   25580:	ldr	r3, [r5]
   25584:	ldr	r2, [r5, #8]
   25588:	str	r2, [sp, #4]
   2558c:	ldr	r2, [r5, #4]
   25590:	str	r2, [sp]
   25594:	mov	r2, r0
   25598:	mov	r1, #1
   2559c:	mov	r0, r4
   255a0:	bl	11580 <__fprintf_chk@plt>
   255a4:	b	25538 <ftello64@plt+0x13ec8>
   255a8:	mov	r2, #5
   255ac:	ldr	r1, [pc, #636]	; 25830 <ftello64@plt+0x141c0>
   255b0:	mov	r0, #0
   255b4:	bl	113ac <dcgettext@plt>
   255b8:	ldr	r3, [r5]
   255bc:	ldr	r2, [r5, #12]
   255c0:	str	r2, [sp, #8]
   255c4:	ldr	r2, [r5, #8]
   255c8:	str	r2, [sp, #4]
   255cc:	ldr	r2, [r5, #4]
   255d0:	str	r2, [sp]
   255d4:	mov	r2, r0
   255d8:	mov	r1, #1
   255dc:	mov	r0, r4
   255e0:	bl	11580 <__fprintf_chk@plt>
   255e4:	b	25538 <ftello64@plt+0x13ec8>
   255e8:	mov	r2, #5
   255ec:	ldr	r1, [pc, #576]	; 25834 <ftello64@plt+0x141c4>
   255f0:	mov	r0, #0
   255f4:	bl	113ac <dcgettext@plt>
   255f8:	ldr	r3, [r5]
   255fc:	ldr	r2, [r5, #16]
   25600:	str	r2, [sp, #12]
   25604:	ldr	r2, [r5, #12]
   25608:	str	r2, [sp, #8]
   2560c:	ldr	r2, [r5, #8]
   25610:	str	r2, [sp, #4]
   25614:	ldr	r2, [r5, #4]
   25618:	str	r2, [sp]
   2561c:	mov	r2, r0
   25620:	mov	r1, #1
   25624:	mov	r0, r4
   25628:	bl	11580 <__fprintf_chk@plt>
   2562c:	b	25538 <ftello64@plt+0x13ec8>
   25630:	mov	r2, #5
   25634:	ldr	r1, [pc, #508]	; 25838 <ftello64@plt+0x141c8>
   25638:	mov	r0, #0
   2563c:	bl	113ac <dcgettext@plt>
   25640:	ldr	r3, [r5]
   25644:	ldr	r2, [r5, #20]
   25648:	str	r2, [sp, #16]
   2564c:	ldr	r2, [r5, #16]
   25650:	str	r2, [sp, #12]
   25654:	ldr	r2, [r5, #12]
   25658:	str	r2, [sp, #8]
   2565c:	ldr	r2, [r5, #8]
   25660:	str	r2, [sp, #4]
   25664:	ldr	r2, [r5, #4]
   25668:	str	r2, [sp]
   2566c:	mov	r2, r0
   25670:	mov	r1, #1
   25674:	mov	r0, r4
   25678:	bl	11580 <__fprintf_chk@plt>
   2567c:	b	25538 <ftello64@plt+0x13ec8>
   25680:	mov	r2, #5
   25684:	ldr	r1, [pc, #432]	; 2583c <ftello64@plt+0x141cc>
   25688:	mov	r0, #0
   2568c:	bl	113ac <dcgettext@plt>
   25690:	ldr	r3, [r5]
   25694:	ldr	r2, [r5, #24]
   25698:	str	r2, [sp, #20]
   2569c:	ldr	r2, [r5, #20]
   256a0:	str	r2, [sp, #16]
   256a4:	ldr	r2, [r5, #16]
   256a8:	str	r2, [sp, #12]
   256ac:	ldr	r2, [r5, #12]
   256b0:	str	r2, [sp, #8]
   256b4:	ldr	r2, [r5, #8]
   256b8:	str	r2, [sp, #4]
   256bc:	ldr	r2, [r5, #4]
   256c0:	str	r2, [sp]
   256c4:	mov	r2, r0
   256c8:	mov	r1, #1
   256cc:	mov	r0, r4
   256d0:	bl	11580 <__fprintf_chk@plt>
   256d4:	b	25538 <ftello64@plt+0x13ec8>
   256d8:	mov	r2, #5
   256dc:	ldr	r1, [pc, #348]	; 25840 <ftello64@plt+0x141d0>
   256e0:	mov	r0, #0
   256e4:	bl	113ac <dcgettext@plt>
   256e8:	ldr	r3, [r5]
   256ec:	ldr	r2, [r5, #28]
   256f0:	str	r2, [sp, #24]
   256f4:	ldr	r2, [r5, #24]
   256f8:	str	r2, [sp, #20]
   256fc:	ldr	r2, [r5, #20]
   25700:	str	r2, [sp, #16]
   25704:	ldr	r2, [r5, #16]
   25708:	str	r2, [sp, #12]
   2570c:	ldr	r2, [r5, #12]
   25710:	str	r2, [sp, #8]
   25714:	ldr	r2, [r5, #8]
   25718:	str	r2, [sp, #4]
   2571c:	ldr	r2, [r5, #4]
   25720:	str	r2, [sp]
   25724:	mov	r2, r0
   25728:	mov	r1, #1
   2572c:	mov	r0, r4
   25730:	bl	11580 <__fprintf_chk@plt>
   25734:	b	25538 <ftello64@plt+0x13ec8>
   25738:	mov	r2, #5
   2573c:	ldr	r1, [pc, #256]	; 25844 <ftello64@plt+0x141d4>
   25740:	mov	r0, #0
   25744:	bl	113ac <dcgettext@plt>
   25748:	ldr	r3, [r5]
   2574c:	ldr	r2, [r5, #32]
   25750:	str	r2, [sp, #28]
   25754:	ldr	r2, [r5, #28]
   25758:	str	r2, [sp, #24]
   2575c:	ldr	r2, [r5, #24]
   25760:	str	r2, [sp, #20]
   25764:	ldr	r2, [r5, #20]
   25768:	str	r2, [sp, #16]
   2576c:	ldr	r2, [r5, #16]
   25770:	str	r2, [sp, #12]
   25774:	ldr	r2, [r5, #12]
   25778:	str	r2, [sp, #8]
   2577c:	ldr	r2, [r5, #8]
   25780:	str	r2, [sp, #4]
   25784:	ldr	r2, [r5, #4]
   25788:	str	r2, [sp]
   2578c:	mov	r2, r0
   25790:	mov	r1, #1
   25794:	mov	r0, r4
   25798:	bl	11580 <__fprintf_chk@plt>
   2579c:	b	25538 <ftello64@plt+0x13ec8>
   257a0:	mov	r2, #5
   257a4:	ldr	r1, [pc, #156]	; 25848 <ftello64@plt+0x141d8>
   257a8:	mov	r0, #0
   257ac:	bl	113ac <dcgettext@plt>
   257b0:	ldr	r3, [r5]
   257b4:	ldr	r2, [r5, #32]
   257b8:	str	r2, [sp, #28]
   257bc:	ldr	r2, [r5, #28]
   257c0:	str	r2, [sp, #24]
   257c4:	ldr	r2, [r5, #24]
   257c8:	str	r2, [sp, #20]
   257cc:	ldr	r2, [r5, #20]
   257d0:	str	r2, [sp, #16]
   257d4:	ldr	r2, [r5, #16]
   257d8:	str	r2, [sp, #12]
   257dc:	ldr	r2, [r5, #12]
   257e0:	str	r2, [sp, #8]
   257e4:	ldr	r2, [r5, #8]
   257e8:	str	r2, [sp, #4]
   257ec:	ldr	r2, [r5, #4]
   257f0:	str	r2, [sp]
   257f4:	mov	r2, r0
   257f8:	mov	r1, #1
   257fc:	mov	r0, r4
   25800:	bl	11580 <__fprintf_chk@plt>
   25804:	b	25538 <ftello64@plt+0x13ec8>
   25808:	andeq	sl, r2, r4, lsr #6
   2580c:	andeq	sl, r2, r8, lsr r3
   25810:	andeq	r0, r0, r6, ror #15
   25814:	andeq	sl, r2, r0, lsl r6
   25818:	andeq	sl, r2, ip, lsr r3
   2581c:	andeq	sl, r2, r8, ror #7
   25820:	andeq	sl, r2, r0, lsr r3
   25824:	andeq	sl, r2, ip, lsl #8
   25828:	andeq	sl, r2, ip, lsl r4
   2582c:	andeq	sl, r2, r4, lsr r4
   25830:	andeq	sl, r2, r0, asr r4
   25834:	andeq	sl, r2, r0, ror r4
   25838:	muleq	r2, r4, r4
   2583c:			; <UNDEFINED> instruction: 0x0002a4bc
   25840:	andeq	sl, r2, r8, ror #9
   25844:	andeq	sl, r2, r8, lsl r5
   25848:	andeq	sl, r2, ip, asr #10
   2584c:	push	{r4, r5, lr}
   25850:	sub	sp, sp, #12
   25854:	ldr	r5, [sp, #24]
   25858:	ldr	ip, [r5]
   2585c:	cmp	ip, #0
   25860:	beq	25890 <ftello64@plt+0x14220>
   25864:	mov	lr, r5
   25868:	mov	ip, #0
   2586c:	add	ip, ip, #1
   25870:	ldr	r4, [lr, #4]!
   25874:	cmp	r4, #0
   25878:	bne	2586c <ftello64@plt+0x141fc>
   2587c:	str	ip, [sp, #4]
   25880:	str	r5, [sp]
   25884:	bl	2542c <ftello64@plt+0x13dbc>
   25888:	add	sp, sp, #12
   2588c:	pop	{r4, r5, pc}
   25890:	mov	ip, #0
   25894:	b	2587c <ftello64@plt+0x1420c>
   25898:	push	{r4, r5, lr}
   2589c:	sub	sp, sp, #52	; 0x34
   258a0:	ldr	r4, [sp, #64]	; 0x40
   258a4:	sub	r4, r4, #4
   258a8:	add	r5, sp, #4
   258ac:	mov	ip, #0
   258b0:	ldr	lr, [r4, #4]!
   258b4:	str	lr, [r5, #4]!
   258b8:	cmp	lr, #0
   258bc:	beq	258cc <ftello64@plt+0x1425c>
   258c0:	add	ip, ip, #1
   258c4:	cmp	ip, #10
   258c8:	bne	258b0 <ftello64@plt+0x14240>
   258cc:	str	ip, [sp, #4]
   258d0:	add	ip, sp, #8
   258d4:	str	ip, [sp]
   258d8:	bl	2542c <ftello64@plt+0x13dbc>
   258dc:	add	sp, sp, #52	; 0x34
   258e0:	pop	{r4, r5, pc}
   258e4:	push	{r3}		; (str r3, [sp, #-4]!)
   258e8:	push	{lr}		; (str lr, [sp, #-4]!)
   258ec:	sub	sp, sp, #16
   258f0:	add	r3, sp, #24
   258f4:	str	r3, [sp, #12]
   258f8:	str	r3, [sp]
   258fc:	ldr	r3, [sp, #20]
   25900:	bl	25898 <ftello64@plt+0x14228>
   25904:	add	sp, sp, #16
   25908:	pop	{lr}		; (ldr lr, [sp], #4)
   2590c:	add	sp, sp, #4
   25910:	bx	lr
   25914:	push	{r4, lr}
   25918:	ldr	r3, [pc, #112]	; 25990 <ftello64@plt+0x14320>
   2591c:	ldr	r1, [r3]
   25920:	mov	r0, #10
   25924:	bl	113a0 <fputc_unlocked@plt>
   25928:	mov	r2, #5
   2592c:	ldr	r1, [pc, #96]	; 25994 <ftello64@plt+0x14324>
   25930:	mov	r0, #0
   25934:	bl	113ac <dcgettext@plt>
   25938:	ldr	r2, [pc, #88]	; 25998 <ftello64@plt+0x14328>
   2593c:	mov	r1, r0
   25940:	mov	r0, #1
   25944:	bl	11568 <__printf_chk@plt>
   25948:	mov	r2, #5
   2594c:	ldr	r1, [pc, #72]	; 2599c <ftello64@plt+0x1432c>
   25950:	mov	r0, #0
   25954:	bl	113ac <dcgettext@plt>
   25958:	ldr	r3, [pc, #64]	; 259a0 <ftello64@plt+0x14330>
   2595c:	ldr	r2, [pc, #64]	; 259a4 <ftello64@plt+0x14334>
   25960:	mov	r1, r0
   25964:	mov	r0, #1
   25968:	bl	11568 <__printf_chk@plt>
   2596c:	mov	r2, #5
   25970:	ldr	r1, [pc, #48]	; 259a8 <ftello64@plt+0x14338>
   25974:	mov	r0, #0
   25978:	bl	113ac <dcgettext@plt>
   2597c:	ldr	r2, [pc, #40]	; 259ac <ftello64@plt+0x1433c>
   25980:	mov	r1, r0
   25984:	mov	r0, #1
   25988:	bl	11568 <__printf_chk@plt>
   2598c:	pop	{r4, pc}
   25990:	andeq	fp, r3, ip, ror #3
   25994:	andeq	sl, r2, r8, lsl #11
   25998:	muleq	r2, ip, r5
   2599c:			; <UNDEFINED> instruction: 0x0002a5b4
   259a0:	andeq	r9, r2, ip, lsl fp
   259a4:	andeq	r9, r2, r4, asr #22
   259a8:	andeq	sl, r2, r8, asr #11
   259ac:	strdeq	sl, [r2], -r0
   259b0:	push	{r4, lr}
   259b4:	bl	26680 <ftello64@plt+0x15010>
   259b8:	cmp	r0, #0
   259bc:	popne	{r4, pc}
   259c0:	bl	25f54 <ftello64@plt+0x148e4>
   259c4:	push	{r4, lr}
   259c8:	bl	26680 <ftello64@plt+0x15010>
   259cc:	cmp	r0, #0
   259d0:	popne	{r4, pc}
   259d4:	bl	25f54 <ftello64@plt+0x148e4>
   259d8:	push	{r4, lr}
   259dc:	bl	259b0 <ftello64@plt+0x14340>
   259e0:	pop	{r4, pc}
   259e4:	push	{r4, r5, r6, lr}
   259e8:	mov	r5, r0
   259ec:	mov	r4, r1
   259f0:	bl	266b0 <ftello64@plt+0x15040>
   259f4:	cmp	r0, #0
   259f8:	popne	{r4, r5, r6, pc}
   259fc:	adds	r4, r4, #0
   25a00:	movne	r4, #1
   25a04:	cmp	r5, #0
   25a08:	orreq	r4, r4, #1
   25a0c:	cmp	r4, #0
   25a10:	popeq	{r4, r5, r6, pc}
   25a14:	bl	25f54 <ftello64@plt+0x148e4>
   25a18:	push	{r4, lr}
   25a1c:	cmp	r1, #0
   25a20:	orreq	r1, r1, #1
   25a24:	bl	266b0 <ftello64@plt+0x15040>
   25a28:	cmp	r0, #0
   25a2c:	popne	{r4, pc}
   25a30:	bl	25f54 <ftello64@plt+0x148e4>
   25a34:	push	{r4, r5, r6, lr}
   25a38:	mov	r6, r0
   25a3c:	mov	r5, r1
   25a40:	mov	r4, r2
   25a44:	bl	28314 <ftello64@plt+0x16ca4>
   25a48:	cmp	r0, #0
   25a4c:	popne	{r4, r5, r6, pc}
   25a50:	cmp	r6, #0
   25a54:	beq	25a64 <ftello64@plt+0x143f4>
   25a58:	cmp	r5, #0
   25a5c:	cmpne	r4, #0
   25a60:	popeq	{r4, r5, r6, pc}
   25a64:	bl	25f54 <ftello64@plt+0x148e4>
   25a68:	push	{r4, lr}
   25a6c:	bl	25a34 <ftello64@plt+0x143c4>
   25a70:	pop	{r4, pc}
   25a74:	push	{r4, lr}
   25a78:	mov	ip, r1
   25a7c:	mov	r3, r2
   25a80:	cmp	r2, #0
   25a84:	cmpne	r1, #0
   25a88:	moveq	r3, #1
   25a8c:	moveq	ip, r3
   25a90:	mov	r2, r3
   25a94:	mov	r1, ip
   25a98:	bl	28314 <ftello64@plt+0x16ca4>
   25a9c:	cmp	r0, #0
   25aa0:	popne	{r4, pc}
   25aa4:	bl	25f54 <ftello64@plt+0x148e4>
   25aa8:	push	{r4, lr}
   25aac:	mov	r2, r1
   25ab0:	mov	r1, r0
   25ab4:	mov	r0, #0
   25ab8:	bl	25a34 <ftello64@plt+0x143c4>
   25abc:	pop	{r4, pc}
   25ac0:	push	{r4, lr}
   25ac4:	mov	r2, r1
   25ac8:	mov	r1, r0
   25acc:	mov	r0, #0
   25ad0:	bl	25a74 <ftello64@plt+0x14404>
   25ad4:	pop	{r4, pc}
   25ad8:	push	{r4, r5, r6, r7, r8, lr}
   25adc:	mov	r5, r1
   25ae0:	mov	r6, r2
   25ae4:	ldr	r4, [r1]
   25ae8:	subs	r7, r0, #0
   25aec:	beq	25b08 <ftello64@plt+0x14498>
   25af0:	lsr	r2, r4, #1
   25af4:	add	r3, r2, #1
   25af8:	mvn	r3, r3
   25afc:	cmp	r4, r3
   25b00:	bls	25b2c <ftello64@plt+0x144bc>
   25b04:	bl	25f54 <ftello64@plt+0x148e4>
   25b08:	cmp	r4, #0
   25b0c:	bne	25b34 <ftello64@plt+0x144c4>
   25b10:	mov	r1, r2
   25b14:	mov	r0, #64	; 0x40
   25b18:	bl	28bac <ftello64@plt+0x1753c>
   25b1c:	cmp	r0, #0
   25b20:	movne	r4, r0
   25b24:	addeq	r4, r0, #1
   25b28:	b	25b34 <ftello64@plt+0x144c4>
   25b2c:	add	r4, r4, #1
   25b30:	add	r4, r4, r2
   25b34:	mov	r2, r6
   25b38:	mov	r1, r4
   25b3c:	mov	r0, r7
   25b40:	bl	25a34 <ftello64@plt+0x143c4>
   25b44:	str	r4, [r5]
   25b48:	pop	{r4, r5, r6, r7, r8, pc}
   25b4c:	push	{r4, lr}
   25b50:	mov	r2, #1
   25b54:	bl	25ad8 <ftello64@plt+0x14468>
   25b58:	pop	{r4, pc}
   25b5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25b60:	sub	sp, sp, #12
   25b64:	mov	fp, r0
   25b68:	mov	sl, r1
   25b6c:	mov	r9, r2
   25b70:	mov	r7, r3
   25b74:	ldr	r6, [sp, #48]	; 0x30
   25b78:	ldr	r5, [r1]
   25b7c:	asrs	r4, r5, #1
   25b80:	bmi	25cdc <ftello64@plt+0x1466c>
   25b84:	cmp	r5, #0
   25b88:	blt	25cf0 <ftello64@plt+0x14680>
   25b8c:	mvn	r3, #-2147483648	; 0x80000000
   25b90:	sub	r3, r3, r4
   25b94:	cmp	r5, r3
   25b98:	movle	r3, #0
   25b9c:	movgt	r3, #1
   25ba0:	cmp	r3, #0
   25ba4:	addeq	r4, r4, r5
   25ba8:	mvnne	r4, #-2147483648	; 0x80000000
   25bac:	mvn	r8, r7
   25bb0:	lsr	r8, r8, #31
   25bb4:	cmp	r7, r4
   25bb8:	movge	r3, #0
   25bbc:	andlt	r3, r8, #1
   25bc0:	cmp	r3, #0
   25bc4:	movne	r4, r7
   25bc8:	cmp	r6, #0
   25bcc:	blt	25d04 <ftello64@plt+0x14694>
   25bd0:	cmp	r6, #0
   25bd4:	beq	25db0 <ftello64@plt+0x14740>
   25bd8:	cmp	r4, #0
   25bdc:	blt	25d60 <ftello64@plt+0x146f0>
   25be0:	mov	r1, r6
   25be4:	mvn	r0, #-2147483648	; 0x80000000
   25be8:	bl	28db8 <ftello64@plt+0x17748>
   25bec:	cmp	r0, r4
   25bf0:	movge	r0, #0
   25bf4:	movlt	r0, #1
   25bf8:	cmp	r0, #0
   25bfc:	mvnne	r3, #-2147483648	; 0x80000000
   25c00:	strne	r3, [sp, #4]
   25c04:	beq	25d98 <ftello64@plt+0x14728>
   25c08:	mov	r1, r6
   25c0c:	ldr	r0, [sp, #4]
   25c10:	bl	28db8 <ftello64@plt+0x17748>
   25c14:	mov	r4, r0
   25c18:	mov	r1, r6
   25c1c:	ldr	r0, [sp, #4]
   25c20:	bl	28fd8 <ftello64@plt+0x17968>
   25c24:	ldr	r3, [sp, #4]
   25c28:	sub	r1, r3, r1
   25c2c:	cmp	fp, #0
   25c30:	moveq	r3, #0
   25c34:	streq	r3, [sl]
   25c38:	sub	r3, r4, r5
   25c3c:	cmp	r3, r9
   25c40:	bge	25cc8 <ftello64@plt+0x14658>
   25c44:	cmp	r9, #0
   25c48:	blt	25dbc <ftello64@plt+0x1474c>
   25c4c:	cmp	r5, #0
   25c50:	blt	25dd0 <ftello64@plt+0x14760>
   25c54:	mvn	r3, #-2147483648	; 0x80000000
   25c58:	sub	r3, r3, r9
   25c5c:	cmp	r5, r3
   25c60:	movle	r3, #0
   25c64:	movgt	r3, #1
   25c68:	cmp	r3, #0
   25c6c:	bne	25e78 <ftello64@plt+0x14808>
   25c70:	add	r5, r5, r9
   25c74:	mov	r4, r5
   25c78:	cmp	r7, r5
   25c7c:	movge	r7, #0
   25c80:	andlt	r7, r8, #1
   25c84:	cmp	r7, #0
   25c88:	bne	25e78 <ftello64@plt+0x14808>
   25c8c:	cmp	r6, #0
   25c90:	blt	25de4 <ftello64@plt+0x14774>
   25c94:	cmp	r6, #0
   25c98:	beq	25cc4 <ftello64@plt+0x14654>
   25c9c:	cmp	r5, #0
   25ca0:	blt	25e40 <ftello64@plt+0x147d0>
   25ca4:	mov	r1, r6
   25ca8:	mvn	r0, #-2147483648	; 0x80000000
   25cac:	bl	28db8 <ftello64@plt+0x17748>
   25cb0:	cmp	r5, r0
   25cb4:	movle	r0, #0
   25cb8:	movgt	r0, #1
   25cbc:	cmp	r0, #0
   25cc0:	bne	25e78 <ftello64@plt+0x14808>
   25cc4:	mul	r1, r5, r6
   25cc8:	mov	r0, fp
   25ccc:	bl	259e4 <ftello64@plt+0x14374>
   25cd0:	str	r4, [sl]
   25cd4:	add	sp, sp, #12
   25cd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25cdc:	rsb	r3, r4, #-2147483648	; 0x80000000
   25ce0:	cmp	r5, r3
   25ce4:	movge	r3, #0
   25ce8:	movlt	r3, #1
   25cec:	b	25ba0 <ftello64@plt+0x14530>
   25cf0:	rsb	r3, r5, #-2147483648	; 0x80000000
   25cf4:	cmp	r4, r3
   25cf8:	movge	r3, #0
   25cfc:	movlt	r3, #1
   25d00:	b	25ba0 <ftello64@plt+0x14530>
   25d04:	cmp	r4, #0
   25d08:	blt	25d30 <ftello64@plt+0x146c0>
   25d0c:	cmn	r6, #1
   25d10:	beq	25d4c <ftello64@plt+0x146dc>
   25d14:	mov	r1, r6
   25d18:	mov	r0, #-2147483648	; 0x80000000
   25d1c:	bl	28db8 <ftello64@plt+0x17748>
   25d20:	cmp	r0, r4
   25d24:	movge	r0, #0
   25d28:	movlt	r0, #1
   25d2c:	b	25bf8 <ftello64@plt+0x14588>
   25d30:	mov	r1, r6
   25d34:	mvn	r0, #-2147483648	; 0x80000000
   25d38:	bl	28db8 <ftello64@plt+0x17748>
   25d3c:	cmp	r0, r4
   25d40:	movle	r0, #0
   25d44:	movgt	r0, #1
   25d48:	b	25bf8 <ftello64@plt+0x14588>
   25d4c:	add	r0, r4, #-2147483648	; 0x80000000
   25d50:	cmp	r0, #0
   25d54:	movle	r0, #0
   25d58:	movgt	r0, #1
   25d5c:	b	25bf8 <ftello64@plt+0x14588>
   25d60:	cmn	r4, #1
   25d64:	beq	25d84 <ftello64@plt+0x14714>
   25d68:	mov	r1, r4
   25d6c:	mov	r0, #-2147483648	; 0x80000000
   25d70:	bl	28db8 <ftello64@plt+0x17748>
   25d74:	cmp	r6, r0
   25d78:	movle	r0, #0
   25d7c:	movgt	r0, #1
   25d80:	b	25bf8 <ftello64@plt+0x14588>
   25d84:	add	r0, r6, #-2147483648	; 0x80000000
   25d88:	cmp	r0, #0
   25d8c:	movle	r0, #0
   25d90:	movgt	r0, #1
   25d94:	b	25bf8 <ftello64@plt+0x14588>
   25d98:	mul	r1, r6, r4
   25d9c:	cmp	r1, #63	; 0x3f
   25da0:	movle	r3, #64	; 0x40
   25da4:	strle	r3, [sp, #4]
   25da8:	bgt	25c2c <ftello64@plt+0x145bc>
   25dac:	b	25c08 <ftello64@plt+0x14598>
   25db0:	mov	r3, #64	; 0x40
   25db4:	str	r3, [sp, #4]
   25db8:	b	25c08 <ftello64@plt+0x14598>
   25dbc:	rsb	r3, r9, #-2147483648	; 0x80000000
   25dc0:	cmp	r5, r3
   25dc4:	movge	r3, #0
   25dc8:	movlt	r3, #1
   25dcc:	b	25c68 <ftello64@plt+0x145f8>
   25dd0:	rsb	r3, r5, #-2147483648	; 0x80000000
   25dd4:	cmp	r9, r3
   25dd8:	movge	r3, #0
   25ddc:	movlt	r3, #1
   25de0:	b	25c68 <ftello64@plt+0x145f8>
   25de4:	cmp	r5, #0
   25de8:	blt	25e10 <ftello64@plt+0x147a0>
   25dec:	cmn	r6, #1
   25df0:	beq	25e2c <ftello64@plt+0x147bc>
   25df4:	mov	r1, r6
   25df8:	mov	r0, #-2147483648	; 0x80000000
   25dfc:	bl	28db8 <ftello64@plt+0x17748>
   25e00:	cmp	r5, r0
   25e04:	movle	r0, #0
   25e08:	movgt	r0, #1
   25e0c:	b	25cbc <ftello64@plt+0x1464c>
   25e10:	mov	r1, r6
   25e14:	mvn	r0, #-2147483648	; 0x80000000
   25e18:	bl	28db8 <ftello64@plt+0x17748>
   25e1c:	cmp	r5, r0
   25e20:	movge	r0, #0
   25e24:	movlt	r0, #1
   25e28:	b	25cbc <ftello64@plt+0x1464c>
   25e2c:	add	r0, r5, #-2147483648	; 0x80000000
   25e30:	cmp	r0, #0
   25e34:	movle	r0, #0
   25e38:	movgt	r0, #1
   25e3c:	b	25cbc <ftello64@plt+0x1464c>
   25e40:	cmn	r5, #1
   25e44:	beq	25e64 <ftello64@plt+0x147f4>
   25e48:	mov	r1, r5
   25e4c:	mov	r0, #-2147483648	; 0x80000000
   25e50:	bl	28db8 <ftello64@plt+0x17748>
   25e54:	cmp	r6, r0
   25e58:	movle	r0, #0
   25e5c:	movgt	r0, #1
   25e60:	b	25cbc <ftello64@plt+0x1464c>
   25e64:	add	r0, r6, #-2147483648	; 0x80000000
   25e68:	cmp	r0, #0
   25e6c:	movle	r0, #0
   25e70:	movgt	r0, #1
   25e74:	b	25cbc <ftello64@plt+0x1464c>
   25e78:	bl	25f54 <ftello64@plt+0x148e4>
   25e7c:	push	{r4, lr}
   25e80:	bl	26630 <ftello64@plt+0x14fc0>
   25e84:	cmp	r0, #0
   25e88:	popne	{r4, pc}
   25e8c:	bl	25f54 <ftello64@plt+0x148e4>
   25e90:	push	{r4, lr}
   25e94:	mov	r1, #1
   25e98:	bl	25e7c <ftello64@plt+0x1480c>
   25e9c:	pop	{r4, pc}
   25ea0:	push	{r4, lr}
   25ea4:	bl	26630 <ftello64@plt+0x14fc0>
   25ea8:	cmp	r0, #0
   25eac:	popne	{r4, pc}
   25eb0:	bl	25f54 <ftello64@plt+0x148e4>
   25eb4:	push	{r4, lr}
   25eb8:	mov	r1, #1
   25ebc:	bl	25ea0 <ftello64@plt+0x14830>
   25ec0:	pop	{r4, pc}
   25ec4:	push	{r4, r5, r6, lr}
   25ec8:	mov	r5, r0
   25ecc:	mov	r4, r1
   25ed0:	mov	r0, r1
   25ed4:	bl	259b0 <ftello64@plt+0x14340>
   25ed8:	mov	r2, r4
   25edc:	mov	r1, r5
   25ee0:	bl	1134c <memcpy@plt>
   25ee4:	pop	{r4, r5, r6, pc}
   25ee8:	push	{r4, r5, r6, lr}
   25eec:	mov	r5, r0
   25ef0:	mov	r4, r1
   25ef4:	mov	r0, r1
   25ef8:	bl	259c4 <ftello64@plt+0x14354>
   25efc:	mov	r2, r4
   25f00:	mov	r1, r5
   25f04:	bl	1134c <memcpy@plt>
   25f08:	pop	{r4, r5, r6, pc}
   25f0c:	push	{r4, r5, r6, lr}
   25f10:	mov	r5, r0
   25f14:	mov	r4, r1
   25f18:	add	r0, r1, #1
   25f1c:	bl	259c4 <ftello64@plt+0x14354>
   25f20:	mov	r2, #0
   25f24:	strb	r2, [r0, r4]
   25f28:	mov	r2, r4
   25f2c:	mov	r1, r5
   25f30:	bl	1134c <memcpy@plt>
   25f34:	pop	{r4, r5, r6, pc}
   25f38:	push	{r4, lr}
   25f3c:	mov	r4, r0
   25f40:	bl	114fc <strlen@plt>
   25f44:	add	r1, r0, #1
   25f48:	mov	r0, r4
   25f4c:	bl	25ec4 <ftello64@plt+0x14854>
   25f50:	pop	{r4, pc}
   25f54:	push	{r4, lr}
   25f58:	ldr	r3, [pc, #40]	; 25f88 <ftello64@plt+0x14918>
   25f5c:	ldr	r4, [r3]
   25f60:	mov	r2, #5
   25f64:	ldr	r1, [pc, #32]	; 25f8c <ftello64@plt+0x1491c>
   25f68:	mov	r0, #0
   25f6c:	bl	113ac <dcgettext@plt>
   25f70:	mov	r3, r0
   25f74:	ldr	r2, [pc, #20]	; 25f90 <ftello64@plt+0x14920>
   25f78:	mov	r1, #0
   25f7c:	mov	r0, r4
   25f80:	bl	11454 <error@plt>
   25f84:	bl	1164c <abort@plt>
   25f88:	andeq	fp, r3, ip, lsl #3
   25f8c:	andeq	sl, r2, r0, asr #12
   25f90:	andeq	r9, r2, r0, asr #24
   25f94:	push	{r4, lr}
   25f98:	sub	sp, sp, #8
   25f9c:	ldr	ip, [sp, #16]
   25fa0:	str	ip, [sp]
   25fa4:	bl	28360 <ftello64@plt+0x16cf0>
   25fa8:	subs	r4, r0, #0
   25fac:	blt	25fbc <ftello64@plt+0x1494c>
   25fb0:	mov	r0, r4
   25fb4:	add	sp, sp, #8
   25fb8:	pop	{r4, pc}
   25fbc:	bl	11514 <__errno_location@plt>
   25fc0:	ldr	r3, [r0]
   25fc4:	cmp	r3, #12
   25fc8:	bne	25fb0 <ftello64@plt+0x14940>
   25fcc:	bl	25f54 <ftello64@plt+0x148e4>
   25fd0:	push	{r4, lr}
   25fd4:	bl	285a8 <ftello64@plt+0x16f38>
   25fd8:	subs	r4, r0, #0
   25fdc:	beq	25fe8 <ftello64@plt+0x14978>
   25fe0:	mov	r0, r4
   25fe4:	pop	{r4, pc}
   25fe8:	bl	11514 <__errno_location@plt>
   25fec:	ldr	r3, [r0]
   25ff0:	cmp	r3, #12
   25ff4:	bne	25fe0 <ftello64@plt+0x14970>
   25ff8:	bl	25f54 <ftello64@plt+0x148e4>
   25ffc:	push	{r4, lr}
   26000:	bl	28798 <ftello64@plt+0x17128>
   26004:	subs	r4, r0, #0
   26008:	beq	26014 <ftello64@plt+0x149a4>
   2600c:	mov	r0, r4
   26010:	pop	{r4, pc}
   26014:	bl	11514 <__errno_location@plt>
   26018:	ldr	r3, [r0]
   2601c:	cmp	r3, #12
   26020:	bne	2600c <ftello64@plt+0x1499c>
   26024:	bl	25f54 <ftello64@plt+0x148e4>
   26028:	push	{r4, r5, r6, r7, r8, lr}
   2602c:	mov	r5, r0
   26030:	subs	r4, r1, #0
   26034:	blt	26090 <ftello64@plt+0x14a20>
   26038:	cmp	r4, #0
   2603c:	beq	26104 <ftello64@plt+0x14a94>
   26040:	ldrd	r6, [r0]
   26044:	cmp	r6, #0
   26048:	sbcs	r3, r7, #0
   2604c:	blt	26148 <ftello64@plt+0x14ad8>
   26050:	mov	r2, r4
   26054:	asr	r3, r4, #31
   26058:	mvn	r0, #0
   2605c:	mvn	r1, #-2147483648	; 0x80000000
   26060:	bl	28ff8 <ftello64@plt+0x17988>
   26064:	cmp	r0, r6
   26068:	sbcs	r3, r1, r7
   2606c:	movlt	r3, #1
   26070:	movge	r3, #0
   26074:	cmp	r3, #0
   26078:	mvnne	r2, #0
   2607c:	mvnne	r3, #-2147483648	; 0x80000000
   26080:	beq	26104 <ftello64@plt+0x14a94>
   26084:	strd	r2, [r5]
   26088:	mov	r0, #1
   2608c:	pop	{r4, r5, r6, r7, r8, pc}
   26090:	ldrd	r6, [r0]
   26094:	cmp	r6, #0
   26098:	sbcs	r3, r7, #0
   2609c:	blt	260d0 <ftello64@plt+0x14a60>
   260a0:	cmn	r4, #1
   260a4:	beq	2612c <ftello64@plt+0x14abc>
   260a8:	mov	r2, r4
   260ac:	asr	r3, r4, #31
   260b0:	mov	r0, #0
   260b4:	mov	r1, #-2147483648	; 0x80000000
   260b8:	bl	28ff8 <ftello64@plt+0x17988>
   260bc:	cmp	r0, r6
   260c0:	sbcs	r3, r1, r7
   260c4:	movlt	r3, #1
   260c8:	movge	r3, #0
   260cc:	b	26074 <ftello64@plt+0x14a04>
   260d0:	mov	r2, r4
   260d4:	asr	r3, r4, #31
   260d8:	mvn	r0, #0
   260dc:	mvn	r1, #-2147483648	; 0x80000000
   260e0:	bl	28ff8 <ftello64@plt+0x17988>
   260e4:	cmp	r6, r0
   260e8:	sbcs	r3, r7, r1
   260ec:	movlt	r3, #1
   260f0:	movge	r3, #0
   260f4:	cmp	r3, #0
   260f8:	movne	r2, #0
   260fc:	movne	r3, #-2147483648	; 0x80000000
   26100:	bne	26084 <ftello64@plt+0x14a14>
   26104:	asr	r3, r4, #31
   26108:	ldr	r1, [r5, #4]
   2610c:	ldr	r2, [r5]
   26110:	mul	r3, r3, r2
   26114:	mla	r1, r4, r1, r3
   26118:	umull	r2, r3, r2, r4
   2611c:	add	r3, r1, r3
   26120:	strd	r2, [r5]
   26124:	mov	r0, #0
   26128:	pop	{r4, r5, r6, r7, r8, pc}
   2612c:	adds	r6, r6, #0
   26130:	adc	r7, r7, #-2147483648	; 0x80000000
   26134:	cmp	r6, #1
   26138:	sbcs	r3, r7, #0
   2613c:	movge	r3, #1
   26140:	movlt	r3, #0
   26144:	b	26074 <ftello64@plt+0x14a04>
   26148:	mvn	r2, #0
   2614c:	mvn	r3, #0
   26150:	cmp	r7, r3
   26154:	cmpeq	r6, r2
   26158:	beq	2618c <ftello64@plt+0x14b1c>
   2615c:	mov	r2, r6
   26160:	mov	r3, r7
   26164:	mov	r0, #0
   26168:	mov	r1, #-2147483648	; 0x80000000
   2616c:	bl	28ff8 <ftello64@plt+0x17988>
   26170:	mov	r2, r4
   26174:	asr	r3, r4, #31
   26178:	cmp	r0, r4
   2617c:	sbcs	r3, r1, r3
   26180:	movlt	r3, #1
   26184:	movge	r3, #0
   26188:	b	260f4 <ftello64@plt+0x14a84>
   2618c:	asr	r3, r4, #31
   26190:	adds	r2, r4, #0
   26194:	adc	r3, r3, #-2147483648	; 0x80000000
   26198:	cmp	r2, #1
   2619c:	sbcs	r3, r3, #0
   261a0:	movge	r3, #1
   261a4:	movlt	r3, #0
   261a8:	b	260f4 <ftello64@plt+0x14a84>
   261ac:	push	{r4, r5, r6, r7, r8, lr}
   261b0:	subs	r4, r2, #0
   261b4:	beq	261e4 <ftello64@plt+0x14b74>
   261b8:	mov	r7, r1
   261bc:	mov	r6, r0
   261c0:	mov	r5, #0
   261c4:	mov	r1, r7
   261c8:	mov	r0, r6
   261cc:	bl	26028 <ftello64@plt+0x149b8>
   261d0:	orr	r5, r5, r0
   261d4:	subs	r4, r4, #1
   261d8:	bne	261c4 <ftello64@plt+0x14b54>
   261dc:	mov	r0, r5
   261e0:	pop	{r4, r5, r6, r7, r8, pc}
   261e4:	mov	r5, #0
   261e8:	b	261dc <ftello64@plt+0x14b6c>
   261ec:	push	{r4, r5, r6, r7, r8, lr}
   261f0:	sub	sp, sp, #16
   261f4:	cmp	r2, #36	; 0x24
   261f8:	bhi	26264 <ftello64@plt+0x14bf4>
   261fc:	mov	r6, r0
   26200:	mov	r4, r1
   26204:	mov	r5, r2
   26208:	mov	r8, r3
   2620c:	cmp	r1, #0
   26210:	addeq	r4, sp, #12
   26214:	bl	11514 <__errno_location@plt>
   26218:	mov	r7, r0
   2621c:	mov	r3, #0
   26220:	str	r3, [r0]
   26224:	mov	r2, r5
   26228:	mov	r1, r4
   2622c:	mov	r0, r6
   26230:	bl	11604 <__strtoll_internal@plt>
   26234:	strd	r0, [sp]
   26238:	ldr	r5, [r4]
   2623c:	cmp	r6, r5
   26240:	beq	26278 <ftello64@plt+0x14c08>
   26244:	ldr	r3, [r7]
   26248:	cmp	r3, #0
   2624c:	beq	262c0 <ftello64@plt+0x14c50>
   26250:	cmp	r3, #34	; 0x22
   26254:	moveq	r6, #1
   26258:	beq	262c4 <ftello64@plt+0x14c54>
   2625c:	mov	r6, #4
   26260:	b	26618 <ftello64@plt+0x14fa8>
   26264:	ldr	r3, [pc, #952]	; 26624 <ftello64@plt+0x14fb4>
   26268:	mov	r2, #85	; 0x55
   2626c:	ldr	r1, [pc, #948]	; 26628 <ftello64@plt+0x14fb8>
   26270:	ldr	r0, [pc, #948]	; 2662c <ftello64@plt+0x14fbc>
   26274:	bl	11664 <__assert_fail@plt>
   26278:	ldr	r3, [sp, #40]	; 0x28
   2627c:	cmp	r3, #0
   26280:	moveq	r6, #4
   26284:	beq	26618 <ftello64@plt+0x14fa8>
   26288:	ldrb	r1, [r5]
   2628c:	cmp	r1, #0
   26290:	moveq	r6, #4
   26294:	beq	26618 <ftello64@plt+0x14fa8>
   26298:	mov	r0, r3
   2629c:	bl	11508 <strchr@plt>
   262a0:	cmp	r0, #0
   262a4:	moveq	r6, #4
   262a8:	beq	26618 <ftello64@plt+0x14fa8>
   262ac:	mov	r2, #1
   262b0:	mov	r3, #0
   262b4:	strd	r2, [sp]
   262b8:	mov	r6, #0
   262bc:	b	262d0 <ftello64@plt+0x14c60>
   262c0:	mov	r6, #0
   262c4:	ldr	r3, [sp, #40]	; 0x28
   262c8:	cmp	r3, #0
   262cc:	beq	263c0 <ftello64@plt+0x14d50>
   262d0:	ldrb	r7, [r5]
   262d4:	cmp	r7, #0
   262d8:	beq	26610 <ftello64@plt+0x14fa0>
   262dc:	mov	r1, r7
   262e0:	ldr	r0, [sp, #40]	; 0x28
   262e4:	bl	11508 <strchr@plt>
   262e8:	cmp	r0, #0
   262ec:	beq	263c8 <ftello64@plt+0x14d58>
   262f0:	sub	r3, r7, #69	; 0x45
   262f4:	cmp	r3, #47	; 0x2f
   262f8:	ldrls	pc, [pc, r3, lsl #2]
   262fc:	b	26434 <ftello64@plt+0x14dc4>
   26300:	ldrdeq	r6, [r2], -r8
   26304:	andeq	r6, r2, r4, lsr r4
   26308:	ldrdeq	r6, [r2], -r8
   2630c:	andeq	r6, r2, r4, lsr r4
   26310:	andeq	r6, r2, r4, lsr r4
   26314:	andeq	r6, r2, r4, lsr r4
   26318:	ldrdeq	r6, [r2], -r8
   2631c:	andeq	r6, r2, r4, lsr r4
   26320:	ldrdeq	r6, [r2], -r8
   26324:	andeq	r6, r2, r4, lsr r4
   26328:	andeq	r6, r2, r4, lsr r4
   2632c:	ldrdeq	r6, [r2], -r8
   26330:	andeq	r6, r2, r4, lsr r4
   26334:	andeq	r6, r2, r4, lsr r4
   26338:	andeq	r6, r2, r4, lsr r4
   2633c:	ldrdeq	r6, [r2], -r8
   26340:	andeq	r6, r2, r4, lsr r4
   26344:	andeq	r6, r2, r4, lsr r4
   26348:	andeq	r6, r2, r4, lsr r4
   2634c:	andeq	r6, r2, r4, lsr r4
   26350:	ldrdeq	r6, [r2], -r8
   26354:	ldrdeq	r6, [r2], -r8
   26358:	andeq	r6, r2, r4, lsr r4
   2635c:	andeq	r6, r2, r4, lsr r4
   26360:	andeq	r6, r2, r4, lsr r4
   26364:	andeq	r6, r2, r4, lsr r4
   26368:	andeq	r6, r2, r4, lsr r4
   2636c:	andeq	r6, r2, r4, lsr r4
   26370:	andeq	r6, r2, r4, lsr r4
   26374:	andeq	r6, r2, r4, lsr r4
   26378:	andeq	r6, r2, r4, lsr r4
   2637c:	andeq	r6, r2, r4, lsr r4
   26380:	andeq	r6, r2, r4, lsr r4
   26384:	andeq	r6, r2, r4, lsr r4
   26388:	ldrdeq	r6, [r2], -r8
   2638c:	andeq	r6, r2, r4, lsr r4
   26390:	andeq	r6, r2, r4, lsr r4
   26394:	andeq	r6, r2, r4, lsr r4
   26398:	ldrdeq	r6, [r2], -r8
   2639c:	andeq	r6, r2, r4, lsr r4
   263a0:	ldrdeq	r6, [r2], -r8
   263a4:	andeq	r6, r2, r4, lsr r4
   263a8:	andeq	r6, r2, r4, lsr r4
   263ac:	andeq	r6, r2, r4, lsr r4
   263b0:	andeq	r6, r2, r4, lsr r4
   263b4:	andeq	r6, r2, r4, lsr r4
   263b8:	andeq	r6, r2, r4, lsr r4
   263bc:	ldrdeq	r6, [r2], -r8
   263c0:	strd	r0, [r8]
   263c4:	b	26618 <ftello64@plt+0x14fa8>
   263c8:	ldrd	r2, [sp]
   263cc:	strd	r2, [r8]
   263d0:	orr	r6, r6, #2
   263d4:	b	26618 <ftello64@plt+0x14fa8>
   263d8:	mov	r1, #48	; 0x30
   263dc:	ldr	r0, [sp, #40]	; 0x28
   263e0:	bl	11508 <strchr@plt>
   263e4:	cmp	r0, #0
   263e8:	beq	26524 <ftello64@plt+0x14eb4>
   263ec:	ldrb	r3, [r5, #1]
   263f0:	cmp	r3, #68	; 0x44
   263f4:	beq	26410 <ftello64@plt+0x14da0>
   263f8:	cmp	r3, #105	; 0x69
   263fc:	beq	2641c <ftello64@plt+0x14dac>
   26400:	cmp	r3, #66	; 0x42
   26404:	movne	r5, #1
   26408:	movne	r1, #1024	; 0x400
   2640c:	bne	2643c <ftello64@plt+0x14dcc>
   26410:	mov	r5, #2
   26414:	mov	r1, #1000	; 0x3e8
   26418:	b	2643c <ftello64@plt+0x14dcc>
   2641c:	ldrb	r5, [r5, #2]
   26420:	cmp	r5, #66	; 0x42
   26424:	movne	r5, #1
   26428:	moveq	r5, #3
   2642c:	mov	r1, #1024	; 0x400
   26430:	b	2643c <ftello64@plt+0x14dcc>
   26434:	mov	r5, #1
   26438:	mov	r1, #1024	; 0x400
   2643c:	sub	r7, r7, #66	; 0x42
   26440:	cmp	r7, #53	; 0x35
   26444:	ldrls	pc, [pc, r7, lsl #2]
   26448:	b	265e0 <ftello64@plt+0x14f70>
   2644c:	andeq	r6, r2, r0, asr #10
   26450:	andeq	r6, r2, r0, ror #11
   26454:	andeq	r6, r2, r0, ror #11
   26458:	andeq	r6, r2, r0, asr r5
   2645c:	andeq	r6, r2, r0, ror #11
   26460:	andeq	r6, r2, r0, ror #10
   26464:	andeq	r6, r2, r0, ror #11
   26468:	andeq	r6, r2, r0, ror #11
   2646c:	andeq	r6, r2, r0, ror #11
   26470:	andeq	r6, r2, r0, ror r5
   26474:	andeq	r6, r2, r0, ror #11
   26478:	andeq	r6, r2, r0, lsl #11
   2647c:	andeq	r6, r2, r0, ror #11
   26480:	andeq	r6, r2, r0, ror #11
   26484:	muleq	r2, r0, r5
   26488:	andeq	r6, r2, r0, ror #11
   2648c:	andeq	r6, r2, r0, ror #11
   26490:	andeq	r6, r2, r0, ror #11
   26494:	andeq	r6, r2, r0, lsr #11
   26498:	andeq	r6, r2, r0, ror #11
   2649c:	andeq	r6, r2, r0, ror #11
   264a0:	andeq	r6, r2, r0, ror #11
   264a4:	andeq	r6, r2, r0, ror #11
   264a8:	andeq	r6, r2, r0, asr #11
   264ac:	ldrdeq	r6, [r2], -r0
   264b0:	andeq	r6, r2, r0, ror #11
   264b4:	andeq	r6, r2, r0, ror #11
   264b8:	andeq	r6, r2, r0, ror #11
   264bc:	andeq	r6, r2, r0, ror #11
   264c0:	andeq	r6, r2, r0, ror #11
   264c4:	andeq	r6, r2, r0, ror #11
   264c8:	andeq	r6, r2, r0, ror #11
   264cc:	andeq	r6, r2, r0, lsr r5
   264d0:	strdeq	r6, [r2], -r0
   264d4:	andeq	r6, r2, r0, ror #11
   264d8:	andeq	r6, r2, r0, ror #11
   264dc:	andeq	r6, r2, r0, ror #11
   264e0:	andeq	r6, r2, r0, ror #10
   264e4:	andeq	r6, r2, r0, ror #11
   264e8:	andeq	r6, r2, r0, ror #11
   264ec:	andeq	r6, r2, r0, ror #11
   264f0:	andeq	r6, r2, r0, ror r5
   264f4:	andeq	r6, r2, r0, ror #11
   264f8:	andeq	r6, r2, r0, lsl #11
   264fc:	andeq	r6, r2, r0, ror #11
   26500:	andeq	r6, r2, r0, ror #11
   26504:	andeq	r6, r2, r0, ror #11
   26508:	andeq	r6, r2, r0, ror #11
   2650c:	andeq	r6, r2, r0, ror #11
   26510:	andeq	r6, r2, r0, ror #11
   26514:	andeq	r6, r2, r0, lsr #11
   26518:	andeq	r6, r2, r0, ror #11
   2651c:	andeq	r6, r2, r0, ror #11
   26520:			; <UNDEFINED> instruction: 0x000265b0
   26524:	mov	r5, #1
   26528:	mov	r1, #1024	; 0x400
   2652c:	b	2643c <ftello64@plt+0x14dcc>
   26530:	mov	r1, #512	; 0x200
   26534:	mov	r0, sp
   26538:	bl	26028 <ftello64@plt+0x149b8>
   2653c:	b	265f4 <ftello64@plt+0x14f84>
   26540:	mov	r1, #1024	; 0x400
   26544:	mov	r0, sp
   26548:	bl	26028 <ftello64@plt+0x149b8>
   2654c:	b	265f4 <ftello64@plt+0x14f84>
   26550:	mov	r2, #6
   26554:	mov	r0, sp
   26558:	bl	261ac <ftello64@plt+0x14b3c>
   2655c:	b	265f4 <ftello64@plt+0x14f84>
   26560:	mov	r2, #3
   26564:	mov	r0, sp
   26568:	bl	261ac <ftello64@plt+0x14b3c>
   2656c:	b	265f4 <ftello64@plt+0x14f84>
   26570:	mov	r2, #1
   26574:	mov	r0, sp
   26578:	bl	261ac <ftello64@plt+0x14b3c>
   2657c:	b	265f4 <ftello64@plt+0x14f84>
   26580:	mov	r2, #2
   26584:	mov	r0, sp
   26588:	bl	261ac <ftello64@plt+0x14b3c>
   2658c:	b	265f4 <ftello64@plt+0x14f84>
   26590:	mov	r2, #5
   26594:	mov	r0, sp
   26598:	bl	261ac <ftello64@plt+0x14b3c>
   2659c:	b	265f4 <ftello64@plt+0x14f84>
   265a0:	mov	r2, #4
   265a4:	mov	r0, sp
   265a8:	bl	261ac <ftello64@plt+0x14b3c>
   265ac:	b	265f4 <ftello64@plt+0x14f84>
   265b0:	mov	r1, #2
   265b4:	mov	r0, sp
   265b8:	bl	26028 <ftello64@plt+0x149b8>
   265bc:	b	265f4 <ftello64@plt+0x14f84>
   265c0:	mov	r2, #8
   265c4:	mov	r0, sp
   265c8:	bl	261ac <ftello64@plt+0x14b3c>
   265cc:	b	265f4 <ftello64@plt+0x14f84>
   265d0:	mov	r2, #7
   265d4:	mov	r0, sp
   265d8:	bl	261ac <ftello64@plt+0x14b3c>
   265dc:	b	265f4 <ftello64@plt+0x14f84>
   265e0:	ldrd	r2, [sp]
   265e4:	strd	r2, [r8]
   265e8:	orr	r6, r6, #2
   265ec:	b	26618 <ftello64@plt+0x14fa8>
   265f0:	mov	r0, #0
   265f4:	orr	r6, r6, r0
   265f8:	ldr	r3, [r4]
   265fc:	add	r2, r3, r5
   26600:	str	r2, [r4]
   26604:	ldrb	r3, [r3, r5]
   26608:	cmp	r3, #0
   2660c:	orrne	r6, r6, #2
   26610:	ldrd	r2, [sp]
   26614:	strd	r2, [r8]
   26618:	mov	r0, r6
   2661c:	add	sp, sp, #16
   26620:	pop	{r4, r5, r6, r7, r8, pc}
   26624:	andeq	sl, r2, r4, asr r6
   26628:	andeq	sl, r2, r0, ror #12
   2662c:	andeq	sl, r2, r0, ror r6
   26630:	push	{r4, lr}
   26634:	mov	r2, r0
   26638:	mov	r3, r1
   2663c:	cmp	r1, #0
   26640:	cmpne	r0, #0
   26644:	moveq	r3, #1
   26648:	moveq	r2, r3
   2664c:	umull	r0, r1, r2, r3
   26650:	cmp	r0, #0
   26654:	cmpge	r1, #0
   26658:	bne	2666c <ftello64@plt+0x14ffc>
   2665c:	mov	r1, r3
   26660:	mov	r0, r2
   26664:	bl	11280 <calloc@plt>
   26668:	pop	{r4, pc}
   2666c:	bl	11514 <__errno_location@plt>
   26670:	mov	r3, #12
   26674:	str	r3, [r0]
   26678:	mov	r0, #0
   2667c:	pop	{r4, pc}
   26680:	push	{r4, lr}
   26684:	cmp	r0, #0
   26688:	moveq	r0, #1
   2668c:	cmp	r0, #0
   26690:	blt	2669c <ftello64@plt+0x1502c>
   26694:	bl	1146c <malloc@plt>
   26698:	pop	{r4, pc}
   2669c:	bl	11514 <__errno_location@plt>
   266a0:	mov	r3, #12
   266a4:	str	r3, [r0]
   266a8:	mov	r0, #0
   266ac:	pop	{r4, pc}
   266b0:	push	{r4, lr}
   266b4:	cmp	r0, #0
   266b8:	beq	266d4 <ftello64@plt+0x15064>
   266bc:	cmp	r1, #0
   266c0:	beq	266e0 <ftello64@plt+0x15070>
   266c4:	cmp	r1, #0
   266c8:	blt	266ec <ftello64@plt+0x1507c>
   266cc:	bl	113d0 <realloc@plt>
   266d0:	pop	{r4, pc}
   266d4:	mov	r0, r1
   266d8:	bl	26680 <ftello64@plt+0x15010>
   266dc:	pop	{r4, pc}
   266e0:	bl	14f9c <ftello64@plt+0x392c>
   266e4:	mov	r0, #0
   266e8:	pop	{r4, pc}
   266ec:	bl	11514 <__errno_location@plt>
   266f0:	mov	r3, #12
   266f4:	str	r3, [r0]
   266f8:	mov	r0, #0
   266fc:	pop	{r4, pc}
   26700:	cmp	r0, r1
   26704:	beq	2675c <ftello64@plt+0x150ec>
   26708:	push	{lr}		; (str lr, [sp, #-4]!)
   2670c:	sub	ip, r0, #1
   26710:	sub	r1, r1, #1
   26714:	ldrb	r3, [ip, #1]!
   26718:	sub	r2, r3, #65	; 0x41
   2671c:	cmp	r2, #25
   26720:	addls	r3, r3, #32
   26724:	uxtb	r2, r3
   26728:	ldrb	r0, [r1, #1]!
   2672c:	sub	lr, r0, #65	; 0x41
   26730:	cmp	lr, #25
   26734:	addls	r0, r0, #32
   26738:	uxtb	lr, r0
   2673c:	cmp	r2, #0
   26740:	beq	2674c <ftello64@plt+0x150dc>
   26744:	cmp	r2, lr
   26748:	beq	26714 <ftello64@plt+0x150a4>
   2674c:	uxtb	r3, r3
   26750:	uxtb	r0, r0
   26754:	sub	r0, r3, r0
   26758:	pop	{pc}		; (ldr pc, [sp], #4)
   2675c:	mov	r0, #0
   26760:	bx	lr
   26764:	push	{r4, r5, r6, lr}
   26768:	mov	r5, r0
   2676c:	bl	1143c <__fpending@plt>
   26770:	mov	r6, r0
   26774:	ldr	r4, [r5]
   26778:	and	r4, r4, #32
   2677c:	mov	r0, r5
   26780:	bl	268a8 <ftello64@plt+0x15238>
   26784:	cmp	r4, #0
   26788:	bne	267b0 <ftello64@plt+0x15140>
   2678c:	cmp	r0, #0
   26790:	popeq	{r4, r5, r6, pc}
   26794:	cmp	r6, #0
   26798:	bne	267cc <ftello64@plt+0x1515c>
   2679c:	bl	11514 <__errno_location@plt>
   267a0:	ldr	r0, [r0]
   267a4:	subs	r0, r0, #9
   267a8:	mvnne	r0, #0
   267ac:	pop	{r4, r5, r6, pc}
   267b0:	cmp	r0, #0
   267b4:	bne	267d4 <ftello64@plt+0x15164>
   267b8:	bl	11514 <__errno_location@plt>
   267bc:	mov	r3, #0
   267c0:	str	r3, [r0]
   267c4:	mvn	r0, #0
   267c8:	pop	{r4, r5, r6, pc}
   267cc:	mvn	r0, #0
   267d0:	pop	{r4, r5, r6, pc}
   267d4:	mvn	r0, #0
   267d8:	pop	{r4, r5, r6, pc}
   267dc:	ldr	ip, [r0, #4]
   267e0:	cmp	ip, r1
   267e4:	bcs	2682c <ftello64@plt+0x151bc>
   267e8:	push	{r4, r5, r6, r7, r8, lr}
   267ec:	mov	r6, r3
   267f0:	mov	r7, r2
   267f4:	mov	r5, r1
   267f8:	mov	r4, r0
   267fc:	cmp	r3, #0
   26800:	beq	26838 <ftello64@plt+0x151c8>
   26804:	mov	r1, r3
   26808:	mvn	r0, #0
   2680c:	bl	28bac <ftello64@plt+0x1753c>
   26810:	cmp	r5, r0
   26814:	bls	26838 <ftello64@plt+0x151c8>
   26818:	bl	11514 <__errno_location@plt>
   2681c:	mov	r3, #12
   26820:	str	r3, [r0]
   26824:	mov	r0, #0
   26828:	pop	{r4, r5, r6, r7, r8, pc}
   2682c:	str	r1, [r0]
   26830:	mov	r0, #1
   26834:	bx	lr
   26838:	mul	r1, r6, r5
   2683c:	ldr	r0, [r4, #8]
   26840:	cmp	r0, r7
   26844:	beq	26868 <ftello64@plt+0x151f8>
   26848:	bl	266b0 <ftello64@plt+0x15040>
   2684c:	subs	r7, r0, #0
   26850:	beq	268a0 <ftello64@plt+0x15230>
   26854:	str	r7, [r4, #8]
   26858:	str	r5, [r4, #4]
   2685c:	str	r5, [r4]
   26860:	mov	r0, #1
   26864:	pop	{r4, r5, r6, r7, r8, pc}
   26868:	mov	r0, r1
   2686c:	bl	26680 <ftello64@plt+0x15010>
   26870:	subs	r7, r0, #0
   26874:	beq	26898 <ftello64@plt+0x15228>
   26878:	ldr	r1, [r4, #8]
   2687c:	cmp	r1, #0
   26880:	beq	26854 <ftello64@plt+0x151e4>
   26884:	ldr	r2, [r4]
   26888:	mul	r2, r2, r6
   2688c:	mov	r0, r7
   26890:	bl	1134c <memcpy@plt>
   26894:	b	26854 <ftello64@plt+0x151e4>
   26898:	mov	r0, #0
   2689c:	pop	{r4, r5, r6, r7, r8, pc}
   268a0:	mov	r0, #0
   268a4:	pop	{r4, r5, r6, r7, r8, pc}
   268a8:	push	{r4, r5, r6, lr}
   268ac:	sub	sp, sp, #8
   268b0:	mov	r4, r0
   268b4:	bl	11574 <fileno@plt>
   268b8:	cmp	r0, #0
   268bc:	blt	26934 <ftello64@plt+0x152c4>
   268c0:	mov	r0, r4
   268c4:	bl	11490 <__freading@plt>
   268c8:	cmp	r0, #0
   268cc:	beq	26900 <ftello64@plt+0x15290>
   268d0:	mov	r0, r4
   268d4:	bl	11574 <fileno@plt>
   268d8:	mov	r3, #1
   268dc:	str	r3, [sp]
   268e0:	mov	r2, #0
   268e4:	mov	r3, #0
   268e8:	bl	11418 <lseek64@plt>
   268ec:	mvn	r2, #0
   268f0:	mvn	r3, #0
   268f4:	cmp	r1, r3
   268f8:	cmpeq	r0, r2
   268fc:	beq	26940 <ftello64@plt+0x152d0>
   26900:	mov	r0, r4
   26904:	bl	26950 <ftello64@plt+0x152e0>
   26908:	cmp	r0, #0
   2690c:	beq	26940 <ftello64@plt+0x152d0>
   26910:	bl	11514 <__errno_location@plt>
   26914:	mov	r5, r0
   26918:	ldr	r6, [r0]
   2691c:	mov	r0, r4
   26920:	bl	11598 <fclose@plt>
   26924:	cmp	r6, #0
   26928:	strne	r6, [r5]
   2692c:	mvnne	r0, #0
   26930:	b	26948 <ftello64@plt+0x152d8>
   26934:	mov	r0, r4
   26938:	bl	11598 <fclose@plt>
   2693c:	b	26948 <ftello64@plt+0x152d8>
   26940:	mov	r0, r4
   26944:	bl	11598 <fclose@plt>
   26948:	add	sp, sp, #8
   2694c:	pop	{r4, r5, r6, pc}
   26950:	push	{r4, lr}
   26954:	sub	sp, sp, #8
   26958:	subs	r4, r0, #0
   2695c:	beq	26970 <ftello64@plt+0x15300>
   26960:	mov	r0, r4
   26964:	bl	11490 <__freading@plt>
   26968:	cmp	r0, #0
   2696c:	bne	26980 <ftello64@plt+0x15310>
   26970:	mov	r0, r4
   26974:	bl	112f8 <fflush@plt>
   26978:	add	sp, sp, #8
   2697c:	pop	{r4, pc}
   26980:	ldr	r3, [r4]
   26984:	tst	r3, #256	; 0x100
   26988:	bne	26998 <ftello64@plt+0x15328>
   2698c:	mov	r0, r4
   26990:	bl	112f8 <fflush@plt>
   26994:	b	26978 <ftello64@plt+0x15308>
   26998:	mov	r3, #1
   2699c:	str	r3, [sp]
   269a0:	mov	r2, #0
   269a4:	mov	r3, #0
   269a8:	mov	r0, r4
   269ac:	bl	269b4 <ftello64@plt+0x15344>
   269b0:	b	2698c <ftello64@plt+0x1531c>
   269b4:	push	{r4, r5, r6, r7, lr}
   269b8:	sub	sp, sp, #12
   269bc:	mov	r4, r0
   269c0:	mov	r6, r2
   269c4:	mov	r7, r3
   269c8:	ldr	r5, [sp, #32]
   269cc:	ldr	r2, [r0, #8]
   269d0:	ldr	r3, [r0, #4]
   269d4:	cmp	r2, r3
   269d8:	beq	269f8 <ftello64@plt+0x15388>
   269dc:	str	r5, [sp]
   269e0:	mov	r2, r6
   269e4:	mov	r3, r7
   269e8:	mov	r0, r4
   269ec:	bl	115b0 <fseeko64@plt>
   269f0:	add	sp, sp, #12
   269f4:	pop	{r4, r5, r6, r7, pc}
   269f8:	ldr	r2, [r0, #20]
   269fc:	ldr	r3, [r0, #16]
   26a00:	cmp	r2, r3
   26a04:	bne	269dc <ftello64@plt+0x1536c>
   26a08:	ldr	r3, [r0, #36]	; 0x24
   26a0c:	cmp	r3, #0
   26a10:	bne	269dc <ftello64@plt+0x1536c>
   26a14:	bl	11574 <fileno@plt>
   26a18:	str	r5, [sp]
   26a1c:	mov	r2, r6
   26a20:	mov	r3, r7
   26a24:	bl	11418 <lseek64@plt>
   26a28:	mvn	r2, #0
   26a2c:	mvn	r3, #0
   26a30:	cmp	r1, r3
   26a34:	cmpeq	r0, r2
   26a38:	beq	26a54 <ftello64@plt+0x153e4>
   26a3c:	ldr	r3, [r4]
   26a40:	bic	r3, r3, #16
   26a44:	str	r3, [r4]
   26a48:	strd	r0, [r4, #80]	; 0x50
   26a4c:	mov	r0, #0
   26a50:	b	269f0 <ftello64@plt+0x15380>
   26a54:	mvn	r0, #0
   26a58:	b	269f0 <ftello64@plt+0x15380>
   26a5c:	push	{r4, lr}
   26a60:	mov	r0, #14
   26a64:	bl	115ec <nl_langinfo@plt>
   26a68:	cmp	r0, #0
   26a6c:	beq	26a84 <ftello64@plt+0x15414>
   26a70:	ldrb	r2, [r0]
   26a74:	ldr	r3, [pc, #16]	; 26a8c <ftello64@plt+0x1541c>
   26a78:	cmp	r2, #0
   26a7c:	moveq	r0, r3
   26a80:	pop	{r4, pc}
   26a84:	ldr	r0, [pc]	; 26a8c <ftello64@plt+0x1541c>
   26a88:	pop	{r4, pc}
   26a8c:	muleq	r2, r8, r6
   26a90:	push	{r4, lr}
   26a94:	mov	r4, r0
   26a98:	bl	11304 <wcwidth@plt>
   26a9c:	cmp	r0, #0
   26aa0:	popge	{r4, pc}
   26aa4:	mov	r0, r4
   26aa8:	bl	113e8 <iswcntrl@plt>
   26aac:	clz	r0, r0
   26ab0:	lsr	r0, r0, #5
   26ab4:	pop	{r4, pc}
   26ab8:	push	{r4, r5, r6, lr}
   26abc:	mov	r5, r0
   26ac0:	mov	r4, r1
   26ac4:	mov	r3, r1
   26ac8:	ldr	r1, [r3], #16
   26acc:	cmp	r1, r3
   26ad0:	strne	r1, [r0]
   26ad4:	beq	26af8 <ftello64@plt+0x15488>
   26ad8:	ldr	r3, [r4, #4]
   26adc:	str	r3, [r5, #4]
   26ae0:	ldrb	r3, [r4, #8]
   26ae4:	strb	r3, [r5, #8]
   26ae8:	cmp	r3, #0
   26aec:	ldrne	r3, [r4, #12]
   26af0:	strne	r3, [r5, #12]
   26af4:	pop	{r4, r5, r6, pc}
   26af8:	add	r6, r0, #16
   26afc:	ldr	r2, [r4, #4]
   26b00:	mov	r0, r6
   26b04:	bl	1134c <memcpy@plt>
   26b08:	str	r6, [r5]
   26b0c:	b	26ad8 <ftello64@plt+0x15468>
   26b10:	lsr	r2, r0, #5
   26b14:	and	r0, r0, #31
   26b18:	ldr	r3, [pc, #12]	; 26b2c <ftello64@plt+0x154bc>
   26b1c:	ldr	r3, [r3, r2, lsl #2]
   26b20:	lsr	r0, r3, r0
   26b24:	and	r0, r0, #1
   26b28:	bx	lr
   26b2c:	andeq	sl, r2, r0, lsr #13
   26b30:	push	{r4, r5, r6, r7, lr}
   26b34:	sub	sp, sp, #12
   26b38:	mov	r7, r1
   26b3c:	mov	r5, r2
   26b40:	subs	r6, r0, #0
   26b44:	addeq	r6, sp, #4
   26b48:	mov	r0, r6
   26b4c:	bl	11448 <mbrtowc@plt>
   26b50:	mov	r4, r0
   26b54:	cmp	r5, #0
   26b58:	cmnne	r0, #3
   26b5c:	bhi	26b6c <ftello64@plt+0x154fc>
   26b60:	mov	r0, r4
   26b64:	add	sp, sp, #12
   26b68:	pop	{r4, r5, r6, r7, pc}
   26b6c:	mov	r0, #0
   26b70:	bl	28860 <ftello64@plt+0x171f0>
   26b74:	cmp	r0, #0
   26b78:	ldrbeq	r3, [r7]
   26b7c:	streq	r3, [r6]
   26b80:	moveq	r4, #1
   26b84:	b	26b60 <ftello64@plt+0x154f0>
   26b88:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   26b8c:	add	fp, sp, #28
   26b90:	mov	r7, r3
   26b94:	lsr	r8, r2, #30
   26b98:	lsl	r3, r2, #2
   26b9c:	adds	r8, r8, #0
   26ba0:	movne	r8, #1
   26ba4:	cmp	r3, #0
   26ba8:	movlt	r8, #1
   26bac:	cmp	r8, #0
   26bb0:	movne	r8, #0
   26bb4:	bne	26cd4 <ftello64@plt+0x15664>
   26bb8:	mov	r5, r0
   26bbc:	mov	r4, r1
   26bc0:	mov	r6, r2
   26bc4:	mov	r0, r3
   26bc8:	cmp	r3, #4016	; 0xfb0
   26bcc:	bhi	26c10 <ftello64@plt+0x155a0>
   26bd0:	add	r3, r3, #29
   26bd4:	bic	r3, r3, #7
   26bd8:	sub	sp, sp, r3
   26bdc:	add	r0, sp, #15
   26be0:	bic	r0, r0, #15
   26be4:	cmp	r0, #0
   26be8:	beq	26cd4 <ftello64@plt+0x15664>
   26bec:	mov	r3, #1
   26bf0:	str	r3, [r0, #4]
   26bf4:	cmp	r6, #2
   26bf8:	bls	26c74 <ftello64@plt+0x15604>
   26bfc:	mov	r8, r4
   26c00:	add	lr, r0, #8
   26c04:	mov	r3, #0
   26c08:	mov	ip, #2
   26c0c:	b	26c34 <ftello64@plt+0x155c4>
   26c10:	bl	288c0 <ftello64@plt+0x17250>
   26c14:	b	26be4 <ftello64@plt+0x15574>
   26c18:	add	r3, r3, #1
   26c1c:	sub	r2, ip, r3
   26c20:	str	r2, [lr]
   26c24:	add	ip, ip, #1
   26c28:	add	lr, lr, #4
   26c2c:	cmp	r6, ip
   26c30:	beq	26c74 <ftello64@plt+0x15604>
   26c34:	ldrb	r1, [r8, #1]!
   26c38:	ldrb	r2, [r4, r3]
   26c3c:	cmp	r2, r1
   26c40:	beq	26c18 <ftello64@plt+0x155a8>
   26c44:	cmp	r3, #0
   26c48:	beq	26c68 <ftello64@plt+0x155f8>
   26c4c:	ldr	r2, [r0, r3, lsl #2]
   26c50:	sub	r3, r3, r2
   26c54:	ldrb	r2, [r4, r3]
   26c58:	cmp	r2, r1
   26c5c:	beq	26c18 <ftello64@plt+0x155a8>
   26c60:	cmp	r3, #0
   26c64:	bne	26c4c <ftello64@plt+0x155dc>
   26c68:	str	ip, [lr]
   26c6c:	mov	r3, #0
   26c70:	b	26c24 <ftello64@plt+0x155b4>
   26c74:	mov	r3, #0
   26c78:	str	r3, [r7]
   26c7c:	mov	r1, r5
   26c80:	b	26c94 <ftello64@plt+0x15624>
   26c84:	add	r3, r3, #1
   26c88:	add	r1, r1, #1
   26c8c:	cmp	r6, r3
   26c90:	beq	26cc8 <ftello64@plt+0x15658>
   26c94:	ldrb	r2, [r1]
   26c98:	cmp	r2, #0
   26c9c:	beq	26ccc <ftello64@plt+0x1565c>
   26ca0:	ldrb	ip, [r4, r3]
   26ca4:	cmp	ip, r2
   26ca8:	beq	26c84 <ftello64@plt+0x15614>
   26cac:	cmp	r3, #0
   26cb0:	ldrne	r2, [r0, r3, lsl #2]
   26cb4:	addne	r5, r5, r2
   26cb8:	subne	r3, r3, r2
   26cbc:	addeq	r5, r5, #1
   26cc0:	addeq	r1, r1, #1
   26cc4:	b	26c94 <ftello64@plt+0x15624>
   26cc8:	str	r5, [r7]
   26ccc:	bl	28908 <ftello64@plt+0x17298>
   26cd0:	mov	r8, #1
   26cd4:	mov	r0, r8
   26cd8:	sub	sp, fp, #28
   26cdc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   26ce0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26ce4:	add	fp, sp, #32
   26ce8:	sub	sp, sp, #140	; 0x8c
   26cec:	str	r0, [fp, #-172]	; 0xffffff54
   26cf0:	mov	r4, r1
   26cf4:	str	r2, [fp, #-168]	; 0xffffff58
   26cf8:	mov	r0, r1
   26cfc:	bl	28930 <ftello64@plt+0x172c0>
   26d00:	str	r0, [fp, #-160]	; 0xffffff60
   26d04:	mov	r2, #44	; 0x2c
   26d08:	umull	r2, r3, r0, r2
   26d0c:	adds	r3, r3, #0
   26d10:	movne	r3, #1
   26d14:	mov	r1, r3
   26d18:	cmp	r2, #0
   26d1c:	movlt	r1, #1
   26d20:	str	r1, [fp, #-152]	; 0xffffff68
   26d24:	cmp	r1, #0
   26d28:	bne	2758c <ftello64@plt+0x15f1c>
   26d2c:	mov	ip, r0
   26d30:	mov	r0, #44	; 0x2c
   26d34:	mul	r0, r0, ip
   26d38:	cmp	r0, #4016	; 0xfb0
   26d3c:	bhi	26d94 <ftello64@plt+0x15724>
   26d40:	add	r3, r0, #29
   26d44:	bic	r3, r3, #7
   26d48:	sub	sp, sp, r3
   26d4c:	add	r3, sp, #15
   26d50:	bic	r9, r3, #15
   26d54:	cmp	r9, #0
   26d58:	beq	27598 <ftello64@plt+0x15f28>
   26d5c:	ldr	r3, [fp, #-160]	; 0xffffff60
   26d60:	add	sl, r3, r3, lsl #2
   26d64:	add	sl, r9, sl, lsl #3
   26d68:	str	r4, [fp, #-76]	; 0xffffffb4
   26d6c:	mov	r3, #0
   26d70:	strb	r3, [fp, #-92]	; 0xffffffa4
   26d74:	str	r3, [fp, #-88]	; 0xffffffa8
   26d78:	str	r3, [fp, #-84]	; 0xffffffac
   26d7c:	strb	r3, [fp, #-80]	; 0xffffffb0
   26d80:	add	r4, r9, #16
   26d84:	mov	r5, #1
   26d88:	mov	r6, r3
   26d8c:	sub	r7, fp, #60	; 0x3c
   26d90:	b	26e9c <ftello64@plt+0x1582c>
   26d94:	bl	288c0 <ftello64@plt+0x17250>
   26d98:	mov	r9, r0
   26d9c:	b	26d54 <ftello64@plt+0x156e4>
   26da0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   26da4:	mov	r1, r7
   26da8:	mov	r0, r4
   26dac:	bl	1134c <memcpy@plt>
   26db0:	str	r4, [r4, #-16]
   26db4:	b	26e6c <ftello64@plt+0x157fc>
   26db8:	sub	r0, fp, #88	; 0x58
   26dbc:	bl	11370 <mbsinit@plt>
   26dc0:	cmp	r0, #0
   26dc4:	beq	26eec <ftello64@plt+0x1587c>
   26dc8:	strb	r5, [fp, #-92]	; 0xffffffa4
   26dcc:	ldr	r8, [fp, #-76]	; 0xffffffb4
   26dd0:	bl	11424 <__ctype_get_mb_cur_max@plt>
   26dd4:	mov	r1, r0
   26dd8:	mov	r0, r8
   26ddc:	bl	24f20 <ftello64@plt+0x138b0>
   26de0:	sub	r3, fp, #88	; 0x58
   26de4:	mov	r2, r0
   26de8:	mov	r1, r8
   26dec:	sub	r0, fp, #64	; 0x40
   26df0:	bl	26b30 <ftello64@plt+0x154c0>
   26df4:	str	r0, [fp, #-72]	; 0xffffffb8
   26df8:	cmn	r0, #1
   26dfc:	streq	r5, [fp, #-72]	; 0xffffffb8
   26e00:	strbeq	r6, [fp, #-68]	; 0xffffffbc
   26e04:	beq	26e4c <ftello64@plt+0x157dc>
   26e08:	cmn	r0, #2
   26e0c:	beq	26f00 <ftello64@plt+0x15890>
   26e10:	cmp	r0, #0
   26e14:	bne	26e38 <ftello64@plt+0x157c8>
   26e18:	str	r5, [fp, #-72]	; 0xffffffb8
   26e1c:	ldr	r3, [fp, #-76]	; 0xffffffb4
   26e20:	ldrb	r3, [r3]
   26e24:	cmp	r3, #0
   26e28:	bne	26f14 <ftello64@plt+0x158a4>
   26e2c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   26e30:	cmp	r3, #0
   26e34:	bne	26f28 <ftello64@plt+0x158b8>
   26e38:	strb	r5, [fp, #-68]	; 0xffffffbc
   26e3c:	sub	r0, fp, #88	; 0x58
   26e40:	bl	11370 <mbsinit@plt>
   26e44:	cmp	r0, #0
   26e48:	strbne	r6, [fp, #-92]	; 0xffffffa4
   26e4c:	strb	r5, [fp, #-80]	; 0xffffffb0
   26e50:	ldrb	r3, [fp, #-68]	; 0xffffffbc
   26e54:	cmp	r3, #0
   26e58:	bne	26f3c <ftello64@plt+0x158cc>
   26e5c:	ldr	r3, [fp, #-76]	; 0xffffffb4
   26e60:	cmp	r3, r7
   26e64:	strne	r3, [r4, #-16]
   26e68:	beq	26da0 <ftello64@plt+0x15730>
   26e6c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   26e70:	str	r2, [r4, #-12]
   26e74:	ldrb	r3, [fp, #-68]	; 0xffffffbc
   26e78:	strb	r3, [r4, #-8]
   26e7c:	cmp	r3, #0
   26e80:	ldrne	r3, [fp, #-64]	; 0xffffffc0
   26e84:	strne	r3, [r4, #-4]
   26e88:	ldr	r3, [fp, #-76]	; 0xffffffb4
   26e8c:	add	r3, r3, r2
   26e90:	str	r3, [fp, #-76]	; 0xffffffb4
   26e94:	strb	r6, [fp, #-80]	; 0xffffffb0
   26e98:	add	r4, r4, #40	; 0x28
   26e9c:	ldrb	r3, [fp, #-80]	; 0xffffffb0
   26ea0:	cmp	r3, #0
   26ea4:	bne	26e50 <ftello64@plt+0x157e0>
   26ea8:	ldrb	r3, [fp, #-92]	; 0xffffffa4
   26eac:	cmp	r3, #0
   26eb0:	bne	26dcc <ftello64@plt+0x1575c>
   26eb4:	ldr	r1, [fp, #-76]	; 0xffffffb4
   26eb8:	ldrb	r3, [r1]
   26ebc:	lsr	r2, r3, #5
   26ec0:	and	r3, r3, #31
   26ec4:	ldr	r0, [pc, #1752]	; 275a4 <ftello64@plt+0x15f34>
   26ec8:	ldr	r2, [r0, r2, lsl #2]
   26ecc:	lsr	r3, r2, r3
   26ed0:	tst	r3, #1
   26ed4:	beq	26db8 <ftello64@plt+0x15748>
   26ed8:	str	r5, [fp, #-72]	; 0xffffffb8
   26edc:	ldrb	r3, [r1]
   26ee0:	str	r3, [fp, #-64]	; 0xffffffc0
   26ee4:	strb	r5, [fp, #-68]	; 0xffffffbc
   26ee8:	b	26e4c <ftello64@plt+0x157dc>
   26eec:	ldr	r3, [pc, #1716]	; 275a8 <ftello64@plt+0x15f38>
   26ef0:	mov	r2, #143	; 0x8f
   26ef4:	ldr	r1, [pc, #1712]	; 275ac <ftello64@plt+0x15f3c>
   26ef8:	ldr	r0, [pc, #1712]	; 275b0 <ftello64@plt+0x15f40>
   26efc:	bl	11664 <__assert_fail@plt>
   26f00:	ldr	r0, [fp, #-76]	; 0xffffffb4
   26f04:	bl	114fc <strlen@plt>
   26f08:	str	r0, [fp, #-72]	; 0xffffffb8
   26f0c:	strb	r6, [fp, #-68]	; 0xffffffbc
   26f10:	b	26e4c <ftello64@plt+0x157dc>
   26f14:	ldr	r3, [pc, #1676]	; 275a8 <ftello64@plt+0x15f38>
   26f18:	mov	r2, #171	; 0xab
   26f1c:	ldr	r1, [pc, #1672]	; 275ac <ftello64@plt+0x15f3c>
   26f20:	ldr	r0, [pc, #1676]	; 275b4 <ftello64@plt+0x15f44>
   26f24:	bl	11664 <__assert_fail@plt>
   26f28:	ldr	r3, [pc, #1656]	; 275a8 <ftello64@plt+0x15f38>
   26f2c:	mov	r2, #172	; 0xac
   26f30:	ldr	r1, [pc, #1652]	; 275ac <ftello64@plt+0x15f3c>
   26f34:	ldr	r0, [pc, #1660]	; 275b8 <ftello64@plt+0x15f48>
   26f38:	bl	11664 <__assert_fail@plt>
   26f3c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   26f40:	cmp	r2, #0
   26f44:	bne	26e5c <ftello64@plt+0x157ec>
   26f48:	str	r3, [fp, #-164]	; 0xffffff5c
   26f4c:	mov	r3, #1
   26f50:	str	r3, [sl, #4]
   26f54:	ldr	r3, [fp, #-160]	; 0xffffff60
   26f58:	cmp	r3, #2
   26f5c:	bls	27040 <ftello64@plt+0x159d0>
   26f60:	mov	r8, r9
   26f64:	add	r3, sl, #8
   26f68:	str	r3, [fp, #-156]	; 0xffffff64
   26f6c:	mov	r4, #0
   26f70:	mov	r7, #2
   26f74:	b	27028 <ftello64@plt+0x159b8>
   26f78:	ldr	r2, [r5, #44]	; 0x2c
   26f7c:	add	r3, r4, r4, lsl #2
   26f80:	add	r1, r9, r3, lsl #3
   26f84:	ldr	r1, [r1, #4]
   26f88:	cmp	r2, r1
   26f8c:	ldrne	r0, [fp, #-152]	; 0xffffff68
   26f90:	beq	26fe0 <ftello64@plt+0x15970>
   26f94:	cmp	r0, #0
   26f98:	bne	26ff8 <ftello64@plt+0x15988>
   26f9c:	cmp	r4, #0
   26fa0:	beq	27034 <ftello64@plt+0x159c4>
   26fa4:	ldr	r3, [sl, r4, lsl #2]
   26fa8:	sub	r4, r4, r3
   26fac:	cmp	r6, #0
   26fb0:	beq	26f78 <ftello64@plt+0x15908>
   26fb4:	add	r3, r4, r4, lsl #2
   26fb8:	add	r3, r9, r3, lsl #3
   26fbc:	ldrb	r2, [r3, #8]
   26fc0:	cmp	r2, #0
   26fc4:	beq	26f78 <ftello64@plt+0x15908>
   26fc8:	ldr	r0, [r5, #52]	; 0x34
   26fcc:	ldr	r3, [r3, #12]
   26fd0:	cmp	r0, r3
   26fd4:	movne	r0, #0
   26fd8:	moveq	r0, #1
   26fdc:	b	26f94 <ftello64@plt+0x15924>
   26fe0:	ldr	r1, [r9, r3, lsl #3]
   26fe4:	ldr	r0, [r5, #40]	; 0x28
   26fe8:	bl	11388 <memcmp@plt>
   26fec:	clz	r0, r0
   26ff0:	lsr	r0, r0, #5
   26ff4:	b	26f94 <ftello64@plt+0x15924>
   26ff8:	add	r4, r4, #1
   26ffc:	sub	r3, r7, r4
   27000:	ldr	r2, [fp, #-156]	; 0xffffff64
   27004:	str	r3, [r2]
   27008:	add	r7, r7, #1
   2700c:	add	r8, r8, #40	; 0x28
   27010:	ldr	r3, [fp, #-156]	; 0xffffff64
   27014:	add	r3, r3, #4
   27018:	str	r3, [fp, #-156]	; 0xffffff64
   2701c:	ldr	r3, [fp, #-160]	; 0xffffff60
   27020:	cmp	r3, r7
   27024:	beq	27040 <ftello64@plt+0x159d0>
   27028:	mov	r5, r8
   2702c:	ldrb	r6, [r8, #48]	; 0x30
   27030:	b	26fac <ftello64@plt+0x1593c>
   27034:	ldr	r3, [fp, #-156]	; 0xffffff64
   27038:	str	r7, [r3]
   2703c:	b	27008 <ftello64@plt+0x15998>
   27040:	mov	r8, #0
   27044:	ldr	r3, [fp, #-168]	; 0xffffff58
   27048:	str	r8, [r3]
   2704c:	ldr	r3, [fp, #-172]	; 0xffffff54
   27050:	str	r3, [fp, #-132]	; 0xffffff7c
   27054:	strb	r8, [fp, #-148]	; 0xffffff6c
   27058:	str	r8, [fp, #-144]	; 0xffffff70
   2705c:	str	r8, [fp, #-140]	; 0xffffff74
   27060:	strb	r8, [fp, #-136]	; 0xffffff78
   27064:	str	r3, [fp, #-76]	; 0xffffffb4
   27068:	strb	r8, [fp, #-92]	; 0xffffffa4
   2706c:	str	r8, [fp, #-88]	; 0xffffffa8
   27070:	str	r8, [fp, #-84]	; 0xffffffac
   27074:	strb	r8, [fp, #-80]	; 0xffffffb0
   27078:	mov	r5, #1
   2707c:	mov	r6, r8
   27080:	ldr	r7, [pc, #1308]	; 275a4 <ftello64@plt+0x15f34>
   27084:	str	sl, [fp, #-156]	; 0xffffff64
   27088:	b	274b8 <ftello64@plt+0x15e48>
   2708c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   27090:	ldr	r0, [r3]
   27094:	bl	11388 <memcmp@plt>
   27098:	clz	r0, r0
   2709c:	lsr	r0, r0, #5
   270a0:	b	2748c <ftello64@plt+0x15e1c>
   270a4:	ldr	r3, [fp, #-132]	; 0xffffff7c
   270a8:	ldr	r2, [fp, #-168]	; 0xffffff58
   270ac:	str	r3, [r2]
   270b0:	mov	r0, r9
   270b4:	bl	28908 <ftello64@plt+0x17298>
   270b8:	ldr	r0, [fp, #-164]	; 0xffffff5c
   270bc:	sub	sp, fp, #32
   270c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   270c4:	cmp	r8, #0
   270c8:	beq	27250 <ftello64@plt+0x15be0>
   270cc:	ldr	r3, [fp, #-156]	; 0xffffff64
   270d0:	ldr	r4, [r3, r8, lsl #2]
   270d4:	sub	r8, r8, r4
   270d8:	cmp	r4, #0
   270dc:	bne	271a4 <ftello64@plt+0x15b34>
   270e0:	b	274b8 <ftello64@plt+0x15e48>
   270e4:	sub	r0, fp, #144	; 0x90
   270e8:	bl	11370 <mbsinit@plt>
   270ec:	cmp	r0, #0
   270f0:	beq	271f0 <ftello64@plt+0x15b80>
   270f4:	strb	r5, [fp, #-148]	; 0xffffff6c
   270f8:	ldr	sl, [fp, #-132]	; 0xffffff7c
   270fc:	bl	11424 <__ctype_get_mb_cur_max@plt>
   27100:	mov	r1, r0
   27104:	mov	r0, sl
   27108:	bl	24f20 <ftello64@plt+0x138b0>
   2710c:	sub	r3, fp, #144	; 0x90
   27110:	mov	r2, r0
   27114:	mov	r1, sl
   27118:	sub	r0, fp, #120	; 0x78
   2711c:	bl	26b30 <ftello64@plt+0x154c0>
   27120:	str	r0, [fp, #-128]	; 0xffffff80
   27124:	cmn	r0, #1
   27128:	streq	r5, [fp, #-128]	; 0xffffff80
   2712c:	strbeq	r6, [fp, #-124]	; 0xffffff84
   27130:	beq	27178 <ftello64@plt+0x15b08>
   27134:	cmn	r0, #2
   27138:	beq	27204 <ftello64@plt+0x15b94>
   2713c:	cmp	r0, #0
   27140:	bne	27164 <ftello64@plt+0x15af4>
   27144:	str	r5, [fp, #-128]	; 0xffffff80
   27148:	ldr	r3, [fp, #-132]	; 0xffffff7c
   2714c:	ldrb	r3, [r3]
   27150:	cmp	r3, #0
   27154:	bne	27218 <ftello64@plt+0x15ba8>
   27158:	ldr	r3, [fp, #-120]	; 0xffffff88
   2715c:	cmp	r3, #0
   27160:	bne	2722c <ftello64@plt+0x15bbc>
   27164:	strb	r5, [fp, #-124]	; 0xffffff84
   27168:	sub	r0, fp, #144	; 0x90
   2716c:	bl	11370 <mbsinit@plt>
   27170:	cmp	r0, #0
   27174:	strbne	r6, [fp, #-148]	; 0xffffff6c
   27178:	strb	r5, [fp, #-136]	; 0xffffff78
   2717c:	ldrb	r3, [fp, #-124]	; 0xffffff84
   27180:	cmp	r3, #0
   27184:	bne	27240 <ftello64@plt+0x15bd0>
   27188:	ldr	r2, [fp, #-128]	; 0xffffff80
   2718c:	ldr	r3, [fp, #-132]	; 0xffffff7c
   27190:	add	r3, r3, r2
   27194:	str	r3, [fp, #-132]	; 0xffffff7c
   27198:	strb	r6, [fp, #-136]	; 0xffffff78
   2719c:	subs	r4, r4, #1
   271a0:	beq	274b8 <ftello64@plt+0x15e48>
   271a4:	ldrb	r3, [fp, #-136]	; 0xffffff78
   271a8:	cmp	r3, #0
   271ac:	bne	2717c <ftello64@plt+0x15b0c>
   271b0:	ldrb	r3, [fp, #-148]	; 0xffffff6c
   271b4:	cmp	r3, #0
   271b8:	bne	270f8 <ftello64@plt+0x15a88>
   271bc:	ldr	r1, [fp, #-132]	; 0xffffff7c
   271c0:	ldrb	r3, [r1]
   271c4:	lsr	r2, r3, #5
   271c8:	and	r3, r3, #31
   271cc:	ldr	r2, [r7, r2, lsl #2]
   271d0:	lsr	r3, r2, r3
   271d4:	tst	r3, #1
   271d8:	beq	270e4 <ftello64@plt+0x15a74>
   271dc:	str	r5, [fp, #-128]	; 0xffffff80
   271e0:	ldrb	r3, [r1]
   271e4:	str	r3, [fp, #-120]	; 0xffffff88
   271e8:	strb	r5, [fp, #-124]	; 0xffffff84
   271ec:	b	27178 <ftello64@plt+0x15b08>
   271f0:	ldr	r3, [pc, #944]	; 275a8 <ftello64@plt+0x15f38>
   271f4:	mov	r2, #143	; 0x8f
   271f8:	ldr	r1, [pc, #940]	; 275ac <ftello64@plt+0x15f3c>
   271fc:	ldr	r0, [pc, #940]	; 275b0 <ftello64@plt+0x15f40>
   27200:	bl	11664 <__assert_fail@plt>
   27204:	ldr	r0, [fp, #-132]	; 0xffffff7c
   27208:	bl	114fc <strlen@plt>
   2720c:	str	r0, [fp, #-128]	; 0xffffff80
   27210:	strb	r6, [fp, #-124]	; 0xffffff84
   27214:	b	27178 <ftello64@plt+0x15b08>
   27218:	ldr	r3, [pc, #904]	; 275a8 <ftello64@plt+0x15f38>
   2721c:	mov	r2, #171	; 0xab
   27220:	ldr	r1, [pc, #900]	; 275ac <ftello64@plt+0x15f3c>
   27224:	ldr	r0, [pc, #904]	; 275b4 <ftello64@plt+0x15f44>
   27228:	bl	11664 <__assert_fail@plt>
   2722c:	ldr	r3, [pc, #884]	; 275a8 <ftello64@plt+0x15f38>
   27230:	mov	r2, #172	; 0xac
   27234:	ldr	r1, [pc, #880]	; 275ac <ftello64@plt+0x15f3c>
   27238:	ldr	r0, [pc, #888]	; 275b8 <ftello64@plt+0x15f48>
   2723c:	bl	11664 <__assert_fail@plt>
   27240:	ldr	r3, [fp, #-120]	; 0xffffff88
   27244:	cmp	r3, #0
   27248:	bne	27188 <ftello64@plt+0x15b18>
   2724c:	bl	1164c <abort@plt>
   27250:	ldrb	r3, [fp, #-136]	; 0xffffff78
   27254:	cmp	r3, #0
   27258:	bne	2729c <ftello64@plt+0x15c2c>
   2725c:	ldrb	r3, [fp, #-148]	; 0xffffff6c
   27260:	cmp	r3, #0
   27264:	bne	272e8 <ftello64@plt+0x15c78>
   27268:	ldr	r1, [fp, #-132]	; 0xffffff7c
   2726c:	ldrb	r3, [r1]
   27270:	lsr	r2, r3, #5
   27274:	and	r3, r3, #31
   27278:	ldr	r2, [r7, r2, lsl #2]
   2727c:	lsr	r3, r2, r3
   27280:	tst	r3, #1
   27284:	beq	272d4 <ftello64@plt+0x15c64>
   27288:	str	r5, [fp, #-128]	; 0xffffff80
   2728c:	ldrb	r3, [r1]
   27290:	str	r3, [fp, #-120]	; 0xffffff88
   27294:	strb	r5, [fp, #-124]	; 0xffffff84
   27298:	strb	r5, [fp, #-136]	; 0xffffff78
   2729c:	ldrb	r3, [fp, #-124]	; 0xffffff84
   272a0:	cmp	r3, #0
   272a4:	bne	273bc <ftello64@plt+0x15d4c>
   272a8:	ldr	r2, [fp, #-128]	; 0xffffff80
   272ac:	ldr	r3, [fp, #-132]	; 0xffffff7c
   272b0:	add	r3, r3, r2
   272b4:	str	r3, [fp, #-132]	; 0xffffff7c
   272b8:	strb	r6, [fp, #-136]	; 0xffffff78
   272bc:	ldr	r2, [fp, #-72]	; 0xffffffb8
   272c0:	ldr	r3, [fp, #-76]	; 0xffffffb4
   272c4:	add	r3, r3, r2
   272c8:	str	r3, [fp, #-76]	; 0xffffffb4
   272cc:	strb	r6, [fp, #-80]	; 0xffffffb0
   272d0:	b	274b8 <ftello64@plt+0x15e48>
   272d4:	sub	r0, fp, #144	; 0x90
   272d8:	bl	11370 <mbsinit@plt>
   272dc:	cmp	r0, #0
   272e0:	beq	2736c <ftello64@plt+0x15cfc>
   272e4:	strb	r5, [fp, #-148]	; 0xffffff6c
   272e8:	ldr	r4, [fp, #-132]	; 0xffffff7c
   272ec:	bl	11424 <__ctype_get_mb_cur_max@plt>
   272f0:	mov	r1, r0
   272f4:	mov	r0, r4
   272f8:	bl	24f20 <ftello64@plt+0x138b0>
   272fc:	sub	r3, fp, #144	; 0x90
   27300:	mov	r2, r0
   27304:	mov	r1, r4
   27308:	sub	r0, fp, #120	; 0x78
   2730c:	bl	26b30 <ftello64@plt+0x154c0>
   27310:	str	r0, [fp, #-128]	; 0xffffff80
   27314:	cmn	r0, #1
   27318:	streq	r5, [fp, #-128]	; 0xffffff80
   2731c:	strbeq	r6, [fp, #-124]	; 0xffffff84
   27320:	beq	27298 <ftello64@plt+0x15c28>
   27324:	cmn	r0, #2
   27328:	beq	27380 <ftello64@plt+0x15d10>
   2732c:	cmp	r0, #0
   27330:	bne	27354 <ftello64@plt+0x15ce4>
   27334:	str	r5, [fp, #-128]	; 0xffffff80
   27338:	ldr	r3, [fp, #-132]	; 0xffffff7c
   2733c:	ldrb	r3, [r3]
   27340:	cmp	r3, #0
   27344:	bne	27394 <ftello64@plt+0x15d24>
   27348:	ldr	r3, [fp, #-120]	; 0xffffff88
   2734c:	cmp	r3, #0
   27350:	bne	273a8 <ftello64@plt+0x15d38>
   27354:	strb	r5, [fp, #-124]	; 0xffffff84
   27358:	sub	r0, fp, #144	; 0x90
   2735c:	bl	11370 <mbsinit@plt>
   27360:	cmp	r0, #0
   27364:	strbne	r6, [fp, #-148]	; 0xffffff6c
   27368:	b	27298 <ftello64@plt+0x15c28>
   2736c:	ldr	r3, [pc, #564]	; 275a8 <ftello64@plt+0x15f38>
   27370:	mov	r2, #143	; 0x8f
   27374:	ldr	r1, [pc, #560]	; 275ac <ftello64@plt+0x15f3c>
   27378:	ldr	r0, [pc, #560]	; 275b0 <ftello64@plt+0x15f40>
   2737c:	bl	11664 <__assert_fail@plt>
   27380:	ldr	r0, [fp, #-132]	; 0xffffff7c
   27384:	bl	114fc <strlen@plt>
   27388:	str	r0, [fp, #-128]	; 0xffffff80
   2738c:	strb	r6, [fp, #-124]	; 0xffffff84
   27390:	b	27298 <ftello64@plt+0x15c28>
   27394:	ldr	r3, [pc, #524]	; 275a8 <ftello64@plt+0x15f38>
   27398:	mov	r2, #171	; 0xab
   2739c:	ldr	r1, [pc, #520]	; 275ac <ftello64@plt+0x15f3c>
   273a0:	ldr	r0, [pc, #524]	; 275b4 <ftello64@plt+0x15f44>
   273a4:	bl	11664 <__assert_fail@plt>
   273a8:	ldr	r3, [pc, #504]	; 275a8 <ftello64@plt+0x15f38>
   273ac:	mov	r2, #172	; 0xac
   273b0:	ldr	r1, [pc, #500]	; 275ac <ftello64@plt+0x15f3c>
   273b4:	ldr	r0, [pc, #508]	; 275b8 <ftello64@plt+0x15f48>
   273b8:	bl	11664 <__assert_fail@plt>
   273bc:	ldr	r3, [fp, #-120]	; 0xffffff88
   273c0:	cmp	r3, #0
   273c4:	bne	272a8 <ftello64@plt+0x15c38>
   273c8:	bl	1164c <abort@plt>
   273cc:	sub	r0, fp, #88	; 0x58
   273d0:	bl	11370 <mbsinit@plt>
   273d4:	cmp	r0, #0
   273d8:	beq	27504 <ftello64@plt+0x15e94>
   273dc:	strb	r5, [fp, #-92]	; 0xffffffa4
   273e0:	ldr	r4, [fp, #-76]	; 0xffffffb4
   273e4:	bl	11424 <__ctype_get_mb_cur_max@plt>
   273e8:	mov	r1, r0
   273ec:	mov	r0, r4
   273f0:	bl	24f20 <ftello64@plt+0x138b0>
   273f4:	sub	r3, fp, #88	; 0x58
   273f8:	mov	r2, r0
   273fc:	mov	r1, r4
   27400:	sub	r0, fp, #64	; 0x40
   27404:	bl	26b30 <ftello64@plt+0x154c0>
   27408:	str	r0, [fp, #-72]	; 0xffffffb8
   2740c:	cmn	r0, #1
   27410:	streq	r5, [fp, #-72]	; 0xffffffb8
   27414:	strbeq	r6, [fp, #-68]	; 0xffffffbc
   27418:	beq	27460 <ftello64@plt+0x15df0>
   2741c:	cmn	r0, #2
   27420:	beq	27518 <ftello64@plt+0x15ea8>
   27424:	cmp	r0, #0
   27428:	bne	2744c <ftello64@plt+0x15ddc>
   2742c:	str	r5, [fp, #-72]	; 0xffffffb8
   27430:	ldr	r3, [fp, #-76]	; 0xffffffb4
   27434:	ldrb	r3, [r3]
   27438:	cmp	r3, #0
   2743c:	bne	2752c <ftello64@plt+0x15ebc>
   27440:	ldr	r3, [fp, #-64]	; 0xffffffc0
   27444:	cmp	r3, #0
   27448:	bne	27540 <ftello64@plt+0x15ed0>
   2744c:	strb	r5, [fp, #-68]	; 0xffffffbc
   27450:	sub	r0, fp, #88	; 0x58
   27454:	bl	11370 <mbsinit@plt>
   27458:	cmp	r0, #0
   2745c:	strbne	r6, [fp, #-92]	; 0xffffffa4
   27460:	strb	r5, [fp, #-80]	; 0xffffffb0
   27464:	ldrb	r2, [fp, #-68]	; 0xffffffbc
   27468:	cmp	r2, #0
   2746c:	addeq	r3, r8, r8, lsl #2
   27470:	addeq	r3, r9, r3, lsl #3
   27474:	bne	27554 <ftello64@plt+0x15ee4>
   27478:	ldr	r2, [r3, #4]
   2747c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   27480:	cmp	r2, r1
   27484:	ldrne	r0, [fp, #-152]	; 0xffffff68
   27488:	beq	2708c <ftello64@plt+0x15a1c>
   2748c:	cmp	r0, #0
   27490:	beq	270c4 <ftello64@plt+0x15a54>
   27494:	add	r8, r8, #1
   27498:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2749c:	ldr	r3, [fp, #-76]	; 0xffffffb4
   274a0:	add	r3, r3, r2
   274a4:	str	r3, [fp, #-76]	; 0xffffffb4
   274a8:	strb	r6, [fp, #-80]	; 0xffffffb0
   274ac:	ldr	r3, [fp, #-160]	; 0xffffff60
   274b0:	cmp	r3, r8
   274b4:	beq	270a4 <ftello64@plt+0x15a34>
   274b8:	ldrb	r3, [fp, #-80]	; 0xffffffb0
   274bc:	cmp	r3, #0
   274c0:	bne	27464 <ftello64@plt+0x15df4>
   274c4:	ldrb	r3, [fp, #-92]	; 0xffffffa4
   274c8:	cmp	r3, #0
   274cc:	bne	273e0 <ftello64@plt+0x15d70>
   274d0:	ldr	r1, [fp, #-76]	; 0xffffffb4
   274d4:	ldrb	r3, [r1]
   274d8:	lsr	r2, r3, #5
   274dc:	and	r3, r3, #31
   274e0:	ldr	r2, [r7, r2, lsl #2]
   274e4:	lsr	r3, r2, r3
   274e8:	tst	r3, #1
   274ec:	beq	273cc <ftello64@plt+0x15d5c>
   274f0:	str	r5, [fp, #-72]	; 0xffffffb8
   274f4:	ldrb	r3, [r1]
   274f8:	str	r3, [fp, #-64]	; 0xffffffc0
   274fc:	strb	r5, [fp, #-68]	; 0xffffffbc
   27500:	b	27460 <ftello64@plt+0x15df0>
   27504:	ldr	r3, [pc, #156]	; 275a8 <ftello64@plt+0x15f38>
   27508:	mov	r2, #143	; 0x8f
   2750c:	ldr	r1, [pc, #152]	; 275ac <ftello64@plt+0x15f3c>
   27510:	ldr	r0, [pc, #152]	; 275b0 <ftello64@plt+0x15f40>
   27514:	bl	11664 <__assert_fail@plt>
   27518:	ldr	r0, [fp, #-76]	; 0xffffffb4
   2751c:	bl	114fc <strlen@plt>
   27520:	str	r0, [fp, #-72]	; 0xffffffb8
   27524:	strb	r6, [fp, #-68]	; 0xffffffbc
   27528:	b	27460 <ftello64@plt+0x15df0>
   2752c:	ldr	r3, [pc, #116]	; 275a8 <ftello64@plt+0x15f38>
   27530:	mov	r2, #171	; 0xab
   27534:	ldr	r1, [pc, #112]	; 275ac <ftello64@plt+0x15f3c>
   27538:	ldr	r0, [pc, #116]	; 275b4 <ftello64@plt+0x15f44>
   2753c:	bl	11664 <__assert_fail@plt>
   27540:	ldr	r3, [pc, #96]	; 275a8 <ftello64@plt+0x15f38>
   27544:	mov	r2, #172	; 0xac
   27548:	ldr	r1, [pc, #92]	; 275ac <ftello64@plt+0x15f3c>
   2754c:	ldr	r0, [pc, #100]	; 275b8 <ftello64@plt+0x15f48>
   27550:	bl	11664 <__assert_fail@plt>
   27554:	ldr	r3, [fp, #-64]	; 0xffffffc0
   27558:	cmp	r3, #0
   2755c:	beq	270b0 <ftello64@plt+0x15a40>
   27560:	add	r3, r8, r8, lsl #2
   27564:	add	r3, r9, r3, lsl #3
   27568:	ldrb	r1, [r3, #8]
   2756c:	tst	r2, r1
   27570:	beq	27478 <ftello64@plt+0x15e08>
   27574:	ldr	r0, [r3, #12]
   27578:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2757c:	cmp	r0, r3
   27580:	movne	r0, #0
   27584:	moveq	r0, #1
   27588:	b	2748c <ftello64@plt+0x15e1c>
   2758c:	mov	r3, #0
   27590:	str	r3, [fp, #-164]	; 0xffffff5c
   27594:	b	270b8 <ftello64@plt+0x15a48>
   27598:	ldr	r3, [fp, #-152]	; 0xffffff68
   2759c:	str	r3, [fp, #-164]	; 0xffffff5c
   275a0:	b	270b8 <ftello64@plt+0x15a48>
   275a4:	andeq	sl, r2, r0, lsr #13
   275a8:	andeq	sl, r2, r0, asr #13
   275ac:	andeq	r9, r2, r0, ror pc
   275b0:	andeq	r9, r2, r0, lsl #31
   275b4:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   275b8:			; <UNDEFINED> instruction: 0x00029fb0
   275bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   275c0:	sub	sp, sp, #300	; 0x12c
   275c4:	str	r0, [sp, #4]
   275c8:	mov	sl, r1
   275cc:	bl	11424 <__ctype_get_mb_cur_max@plt>
   275d0:	cmp	r0, #1
   275d4:	bls	2817c <ftello64@plt+0x16b0c>
   275d8:	str	sl, [sp, #32]
   275dc:	mov	r3, #0
   275e0:	strb	r3, [sp, #16]
   275e4:	str	r3, [sp, #20]
   275e8:	str	r3, [sp, #24]
   275ec:	strb	r3, [sp, #28]
   275f0:	ldrb	r2, [sl]
   275f4:	lsr	r0, r2, #5
   275f8:	and	r1, r2, #31
   275fc:	ldr	r3, [pc, #3320]	; 282fc <ftello64@plt+0x16c8c>
   27600:	ldr	r3, [r3, r0, lsl #2]
   27604:	lsr	r3, r3, r1
   27608:	tst	r3, #1
   2760c:	beq	2764c <ftello64@plt+0x15fdc>
   27610:	mov	r3, #1
   27614:	str	r3, [sp, #36]	; 0x24
   27618:	str	r2, [sp, #44]	; 0x2c
   2761c:	strb	r3, [sp, #40]	; 0x28
   27620:	mov	r3, #1
   27624:	strb	r3, [sp, #28]
   27628:	ldrb	r3, [sp, #40]	; 0x28
   2762c:	cmp	r3, #0
   27630:	beq	27750 <ftello64@plt+0x160e0>
   27634:	ldr	r3, [sp, #44]	; 0x2c
   27638:	cmp	r3, #0
   2763c:	ldreq	r0, [sp, #4]
   27640:	bne	27750 <ftello64@plt+0x160e0>
   27644:	add	sp, sp, #300	; 0x12c
   27648:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2764c:	add	r0, sp, #20
   27650:	bl	11370 <mbsinit@plt>
   27654:	cmp	r0, #0
   27658:	beq	276e8 <ftello64@plt+0x16078>
   2765c:	mov	r3, #1
   27660:	strb	r3, [sp, #16]
   27664:	bl	11424 <__ctype_get_mb_cur_max@plt>
   27668:	mov	r1, r0
   2766c:	mov	r0, sl
   27670:	bl	24f20 <ftello64@plt+0x138b0>
   27674:	add	r3, sp, #20
   27678:	mov	r2, r0
   2767c:	mov	r1, sl
   27680:	add	r0, sp, #44	; 0x2c
   27684:	bl	26b30 <ftello64@plt+0x154c0>
   27688:	str	r0, [sp, #36]	; 0x24
   2768c:	cmn	r0, #1
   27690:	beq	276fc <ftello64@plt+0x1608c>
   27694:	cmn	r0, #2
   27698:	beq	27710 <ftello64@plt+0x160a0>
   2769c:	cmp	r0, #0
   276a0:	bne	276c8 <ftello64@plt+0x16058>
   276a4:	mov	r3, #1
   276a8:	str	r3, [sp, #36]	; 0x24
   276ac:	ldr	r3, [sp, #32]
   276b0:	ldrb	r3, [r3]
   276b4:	cmp	r3, #0
   276b8:	bne	27728 <ftello64@plt+0x160b8>
   276bc:	ldr	r3, [sp, #44]	; 0x2c
   276c0:	cmp	r3, #0
   276c4:	bne	2773c <ftello64@plt+0x160cc>
   276c8:	mov	r3, #1
   276cc:	strb	r3, [sp, #40]	; 0x28
   276d0:	add	r0, sp, #20
   276d4:	bl	11370 <mbsinit@plt>
   276d8:	cmp	r0, #0
   276dc:	movne	r3, #0
   276e0:	strbne	r3, [sp, #16]
   276e4:	b	27620 <ftello64@plt+0x15fb0>
   276e8:	ldr	r3, [pc, #3088]	; 28300 <ftello64@plt+0x16c90>
   276ec:	mov	r2, #143	; 0x8f
   276f0:	ldr	r1, [pc, #3084]	; 28304 <ftello64@plt+0x16c94>
   276f4:	ldr	r0, [pc, #3084]	; 28308 <ftello64@plt+0x16c98>
   276f8:	bl	11664 <__assert_fail@plt>
   276fc:	mov	r3, #1
   27700:	str	r3, [sp, #36]	; 0x24
   27704:	mov	r3, #0
   27708:	strb	r3, [sp, #40]	; 0x28
   2770c:	b	27620 <ftello64@plt+0x15fb0>
   27710:	ldr	r0, [sp, #32]
   27714:	bl	114fc <strlen@plt>
   27718:	str	r0, [sp, #36]	; 0x24
   2771c:	mov	r3, #0
   27720:	strb	r3, [sp, #40]	; 0x28
   27724:	b	27620 <ftello64@plt+0x15fb0>
   27728:	ldr	r3, [pc, #3024]	; 28300 <ftello64@plt+0x16c90>
   2772c:	mov	r2, #171	; 0xab
   27730:	ldr	r1, [pc, #3020]	; 28304 <ftello64@plt+0x16c94>
   27734:	ldr	r0, [pc, #3024]	; 2830c <ftello64@plt+0x16c9c>
   27738:	bl	11664 <__assert_fail@plt>
   2773c:	ldr	r3, [pc, #3004]	; 28300 <ftello64@plt+0x16c90>
   27740:	mov	r2, #172	; 0xac
   27744:	ldr	r1, [pc, #3000]	; 28304 <ftello64@plt+0x16c94>
   27748:	ldr	r0, [pc, #3008]	; 28310 <ftello64@plt+0x16ca0>
   2774c:	bl	11664 <__assert_fail@plt>
   27750:	str	sl, [sp, #88]	; 0x58
   27754:	mov	r7, #0
   27758:	strb	r7, [sp, #72]	; 0x48
   2775c:	str	r7, [sp, #76]	; 0x4c
   27760:	str	r7, [sp, #80]	; 0x50
   27764:	strb	r7, [sp, #84]	; 0x54
   27768:	ldr	r3, [sp, #4]
   2776c:	str	r3, [sp, #144]	; 0x90
   27770:	strb	r7, [sp, #128]	; 0x80
   27774:	str	r7, [sp, #132]	; 0x84
   27778:	str	r7, [sp, #136]	; 0x88
   2777c:	strb	r7, [sp, #140]	; 0x8c
   27780:	str	r7, [sp, #12]
   27784:	mov	fp, r7
   27788:	mov	r3, #1
   2778c:	mov	r4, r3
   27790:	mov	r5, r7
   27794:	ldr	r8, [pc, #2912]	; 282fc <ftello64@plt+0x16c8c>
   27798:	str	sl, [sp, #8]
   2779c:	mov	sl, r3
   277a0:	b	2801c <ftello64@plt+0x169ac>
   277a4:	add	r0, sp, #132	; 0x84
   277a8:	bl	11370 <mbsinit@plt>
   277ac:	cmp	r0, #0
   277b0:	beq	2783c <ftello64@plt+0x161cc>
   277b4:	strb	r4, [sp, #128]	; 0x80
   277b8:	ldr	r6, [sp, #144]	; 0x90
   277bc:	bl	11424 <__ctype_get_mb_cur_max@plt>
   277c0:	mov	r1, r0
   277c4:	mov	r0, r6
   277c8:	bl	24f20 <ftello64@plt+0x138b0>
   277cc:	add	r3, sp, #132	; 0x84
   277d0:	mov	r2, r0
   277d4:	mov	r1, r6
   277d8:	add	r0, sp, #156	; 0x9c
   277dc:	bl	26b30 <ftello64@plt+0x154c0>
   277e0:	str	r0, [sp, #148]	; 0x94
   277e4:	cmn	r0, #1
   277e8:	streq	r4, [sp, #148]	; 0x94
   277ec:	strbeq	r5, [sp, #152]	; 0x98
   277f0:	beq	28064 <ftello64@plt+0x169f4>
   277f4:	cmn	r0, #2
   277f8:	beq	27850 <ftello64@plt+0x161e0>
   277fc:	cmp	r0, #0
   27800:	bne	27824 <ftello64@plt+0x161b4>
   27804:	str	r4, [sp, #148]	; 0x94
   27808:	ldr	r3, [sp, #144]	; 0x90
   2780c:	ldrb	r3, [r3]
   27810:	cmp	r3, #0
   27814:	bne	27864 <ftello64@plt+0x161f4>
   27818:	ldr	r3, [sp, #156]	; 0x9c
   2781c:	cmp	r3, #0
   27820:	bne	27878 <ftello64@plt+0x16208>
   27824:	strb	r4, [sp, #152]	; 0x98
   27828:	add	r0, sp, #132	; 0x84
   2782c:	bl	11370 <mbsinit@plt>
   27830:	cmp	r0, #0
   27834:	strbne	r5, [sp, #128]	; 0x80
   27838:	b	28064 <ftello64@plt+0x169f4>
   2783c:	ldr	r3, [pc, #2748]	; 28300 <ftello64@plt+0x16c90>
   27840:	mov	r2, #143	; 0x8f
   27844:	ldr	r1, [pc, #2744]	; 28304 <ftello64@plt+0x16c94>
   27848:	ldr	r0, [pc, #2744]	; 28308 <ftello64@plt+0x16c98>
   2784c:	bl	11664 <__assert_fail@plt>
   27850:	ldr	r0, [sp, #144]	; 0x90
   27854:	bl	114fc <strlen@plt>
   27858:	str	r0, [sp, #148]	; 0x94
   2785c:	strb	r5, [sp, #152]	; 0x98
   27860:	b	28064 <ftello64@plt+0x169f4>
   27864:	ldr	r3, [pc, #2708]	; 28300 <ftello64@plt+0x16c90>
   27868:	mov	r2, #171	; 0xab
   2786c:	ldr	r1, [pc, #2704]	; 28304 <ftello64@plt+0x16c94>
   27870:	ldr	r0, [pc, #2708]	; 2830c <ftello64@plt+0x16c9c>
   27874:	bl	11664 <__assert_fail@plt>
   27878:	ldr	r3, [pc, #2688]	; 28300 <ftello64@plt+0x16c90>
   2787c:	mov	r2, #172	; 0xac
   27880:	ldr	r1, [pc, #2684]	; 28304 <ftello64@plt+0x16c94>
   27884:	ldr	r0, [pc, #2692]	; 28310 <ftello64@plt+0x16ca0>
   27888:	bl	11664 <__assert_fail@plt>
   2788c:	ldr	r3, [sp, #156]	; 0x9c
   27890:	cmp	r3, #0
   27894:	beq	28174 <ftello64@plt+0x16b04>
   27898:	cmp	r7, #9
   2789c:	movls	r3, #0
   278a0:	andhi	r3, sl, #1
   278a4:	cmp	r3, #0
   278a8:	beq	282f0 <ftello64@plt+0x16c80>
   278ac:	add	r3, r7, r7, lsl #2
   278b0:	cmp	fp, r3
   278b4:	bcc	27920 <ftello64@plt+0x162b0>
   278b8:	ldr	r3, [sp, #12]
   278bc:	subs	r6, fp, r3
   278c0:	bne	27a18 <ftello64@plt+0x163a8>
   278c4:	ldrb	r3, [sp, #84]	; 0x54
   278c8:	cmp	r3, #0
   278cc:	bne	27910 <ftello64@plt+0x162a0>
   278d0:	ldrb	r3, [sp, #72]	; 0x48
   278d4:	cmp	r3, #0
   278d8:	bne	27b0c <ftello64@plt+0x1649c>
   278dc:	ldr	r1, [sp, #88]	; 0x58
   278e0:	ldrb	r3, [r1]
   278e4:	lsr	r2, r3, #5
   278e8:	and	r3, r3, #31
   278ec:	ldr	r2, [r8, r2, lsl #2]
   278f0:	lsr	r3, r2, r3
   278f4:	tst	r3, #1
   278f8:	beq	27af8 <ftello64@plt+0x16488>
   278fc:	str	r4, [sp, #92]	; 0x5c
   27900:	ldrb	r3, [r1]
   27904:	str	r3, [sp, #100]	; 0x64
   27908:	strb	r4, [sp, #96]	; 0x60
   2790c:	strb	r4, [sp, #84]	; 0x54
   27910:	ldrb	r3, [sp, #96]	; 0x60
   27914:	cmp	r3, #0
   27918:	streq	fp, [sp, #12]
   2791c:	bne	27acc <ftello64@plt+0x1645c>
   27920:	add	r7, r7, #1
   27924:	add	r6, fp, #1
   27928:	ldrb	r3, [sp, #152]	; 0x98
   2792c:	cmp	r3, #0
   27930:	beq	28090 <ftello64@plt+0x16a20>
   27934:	ldrb	r3, [sp, #40]	; 0x28
   27938:	cmp	r3, #0
   2793c:	beq	28090 <ftello64@plt+0x16a20>
   27940:	ldr	r3, [sp, #44]	; 0x2c
   27944:	ldr	r0, [sp, #156]	; 0x9c
   27948:	cmp	r0, r3
   2794c:	movne	r0, #0
   27950:	moveq	r0, #1
   27954:	b	280a4 <ftello64@plt+0x16a34>
   27958:	add	r0, sp, #76	; 0x4c
   2795c:	bl	11370 <mbsinit@plt>
   27960:	cmp	r0, #0
   27964:	beq	27a64 <ftello64@plt+0x163f4>
   27968:	strb	r4, [sp, #72]	; 0x48
   2796c:	ldr	r9, [sp, #88]	; 0x58
   27970:	bl	11424 <__ctype_get_mb_cur_max@plt>
   27974:	mov	r1, r0
   27978:	mov	r0, r9
   2797c:	bl	24f20 <ftello64@plt+0x138b0>
   27980:	add	r3, sp, #76	; 0x4c
   27984:	mov	r2, r0
   27988:	mov	r1, r9
   2798c:	add	r0, sp, #100	; 0x64
   27990:	bl	26b30 <ftello64@plt+0x154c0>
   27994:	str	r0, [sp, #92]	; 0x5c
   27998:	cmn	r0, #1
   2799c:	streq	r4, [sp, #92]	; 0x5c
   279a0:	strbeq	r5, [sp, #96]	; 0x60
   279a4:	beq	279ec <ftello64@plt+0x1637c>
   279a8:	cmn	r0, #2
   279ac:	beq	27a78 <ftello64@plt+0x16408>
   279b0:	cmp	r0, #0
   279b4:	bne	279d8 <ftello64@plt+0x16368>
   279b8:	str	r4, [sp, #92]	; 0x5c
   279bc:	ldr	r3, [sp, #88]	; 0x58
   279c0:	ldrb	r3, [r3]
   279c4:	cmp	r3, #0
   279c8:	bne	27a8c <ftello64@plt+0x1641c>
   279cc:	ldr	r3, [sp, #100]	; 0x64
   279d0:	cmp	r3, #0
   279d4:	bne	27aa0 <ftello64@plt+0x16430>
   279d8:	strb	r4, [sp, #96]	; 0x60
   279dc:	add	r0, sp, #76	; 0x4c
   279e0:	bl	11370 <mbsinit@plt>
   279e4:	cmp	r0, #0
   279e8:	strbne	r5, [sp, #72]	; 0x48
   279ec:	strb	r4, [sp, #84]	; 0x54
   279f0:	ldrb	r3, [sp, #96]	; 0x60
   279f4:	cmp	r3, #0
   279f8:	bne	27ab4 <ftello64@plt+0x16444>
   279fc:	ldr	r2, [sp, #92]	; 0x5c
   27a00:	ldr	r3, [sp, #88]	; 0x58
   27a04:	add	r3, r3, r2
   27a08:	str	r3, [sp, #88]	; 0x58
   27a0c:	strb	r5, [sp, #84]	; 0x54
   27a10:	subs	r6, r6, #1
   27a14:	beq	278d0 <ftello64@plt+0x16260>
   27a18:	ldrb	r3, [sp, #84]	; 0x54
   27a1c:	cmp	r3, #0
   27a20:	bne	279f0 <ftello64@plt+0x16380>
   27a24:	ldrb	r3, [sp, #72]	; 0x48
   27a28:	cmp	r3, #0
   27a2c:	bne	2796c <ftello64@plt+0x162fc>
   27a30:	ldr	r1, [sp, #88]	; 0x58
   27a34:	ldrb	r3, [r1]
   27a38:	lsr	r2, r3, #5
   27a3c:	and	r3, r3, #31
   27a40:	ldr	r2, [r8, r2, lsl #2]
   27a44:	lsr	r3, r2, r3
   27a48:	tst	r3, #1
   27a4c:	beq	27958 <ftello64@plt+0x162e8>
   27a50:	str	r4, [sp, #92]	; 0x5c
   27a54:	ldrb	r3, [r1]
   27a58:	str	r3, [sp, #100]	; 0x64
   27a5c:	strb	r4, [sp, #96]	; 0x60
   27a60:	b	279ec <ftello64@plt+0x1637c>
   27a64:	ldr	r3, [pc, #2196]	; 28300 <ftello64@plt+0x16c90>
   27a68:	mov	r2, #143	; 0x8f
   27a6c:	ldr	r1, [pc, #2192]	; 28304 <ftello64@plt+0x16c94>
   27a70:	ldr	r0, [pc, #2192]	; 28308 <ftello64@plt+0x16c98>
   27a74:	bl	11664 <__assert_fail@plt>
   27a78:	ldr	r0, [sp, #88]	; 0x58
   27a7c:	bl	114fc <strlen@plt>
   27a80:	str	r0, [sp, #92]	; 0x5c
   27a84:	strb	r5, [sp, #96]	; 0x60
   27a88:	b	279ec <ftello64@plt+0x1637c>
   27a8c:	ldr	r3, [pc, #2156]	; 28300 <ftello64@plt+0x16c90>
   27a90:	mov	r2, #171	; 0xab
   27a94:	ldr	r1, [pc, #2152]	; 28304 <ftello64@plt+0x16c94>
   27a98:	ldr	r0, [pc, #2156]	; 2830c <ftello64@plt+0x16c9c>
   27a9c:	bl	11664 <__assert_fail@plt>
   27aa0:	ldr	r3, [pc, #2136]	; 28300 <ftello64@plt+0x16c90>
   27aa4:	mov	r2, #172	; 0xac
   27aa8:	ldr	r1, [pc, #2132]	; 28304 <ftello64@plt+0x16c94>
   27aac:	ldr	r0, [pc, #2140]	; 28310 <ftello64@plt+0x16ca0>
   27ab0:	bl	11664 <__assert_fail@plt>
   27ab4:	ldr	r3, [sp, #100]	; 0x64
   27ab8:	cmp	r3, #0
   27abc:	bne	279fc <ftello64@plt+0x1638c>
   27ac0:	ldrb	r3, [sp, #84]	; 0x54
   27ac4:	cmp	r3, #0
   27ac8:	beq	278d0 <ftello64@plt+0x16260>
   27acc:	ldr	r3, [sp, #100]	; 0x64
   27ad0:	cmp	r3, #0
   27ad4:	bne	27be8 <ftello64@plt+0x16578>
   27ad8:	add	r2, sp, #240	; 0xf0
   27adc:	ldr	r1, [sp, #8]
   27ae0:	ldr	r0, [sp, #4]
   27ae4:	bl	26ce0 <ftello64@plt+0x15670>
   27ae8:	subs	sl, r0, #0
   27aec:	bne	27be0 <ftello64@plt+0x16570>
   27af0:	str	fp, [sp, #12]
   27af4:	b	27920 <ftello64@plt+0x162b0>
   27af8:	add	r0, sp, #76	; 0x4c
   27afc:	bl	11370 <mbsinit@plt>
   27b00:	cmp	r0, #0
   27b04:	beq	27b90 <ftello64@plt+0x16520>
   27b08:	strb	r4, [sp, #72]	; 0x48
   27b0c:	ldr	r6, [sp, #88]	; 0x58
   27b10:	bl	11424 <__ctype_get_mb_cur_max@plt>
   27b14:	mov	r1, r0
   27b18:	mov	r0, r6
   27b1c:	bl	24f20 <ftello64@plt+0x138b0>
   27b20:	add	r3, sp, #76	; 0x4c
   27b24:	mov	r2, r0
   27b28:	mov	r1, r6
   27b2c:	add	r0, sp, #100	; 0x64
   27b30:	bl	26b30 <ftello64@plt+0x154c0>
   27b34:	str	r0, [sp, #92]	; 0x5c
   27b38:	cmn	r0, #1
   27b3c:	streq	r4, [sp, #92]	; 0x5c
   27b40:	strbeq	r5, [sp, #96]	; 0x60
   27b44:	beq	2790c <ftello64@plt+0x1629c>
   27b48:	cmn	r0, #2
   27b4c:	beq	27ba4 <ftello64@plt+0x16534>
   27b50:	cmp	r0, #0
   27b54:	bne	27b78 <ftello64@plt+0x16508>
   27b58:	str	r4, [sp, #92]	; 0x5c
   27b5c:	ldr	r3, [sp, #88]	; 0x58
   27b60:	ldrb	r3, [r3]
   27b64:	cmp	r3, #0
   27b68:	bne	27bb8 <ftello64@plt+0x16548>
   27b6c:	ldr	r3, [sp, #100]	; 0x64
   27b70:	cmp	r3, #0
   27b74:	bne	27bcc <ftello64@plt+0x1655c>
   27b78:	strb	r4, [sp, #96]	; 0x60
   27b7c:	add	r0, sp, #76	; 0x4c
   27b80:	bl	11370 <mbsinit@plt>
   27b84:	cmp	r0, #0
   27b88:	strbne	r5, [sp, #72]	; 0x48
   27b8c:	b	2790c <ftello64@plt+0x1629c>
   27b90:	ldr	r3, [pc, #1896]	; 28300 <ftello64@plt+0x16c90>
   27b94:	mov	r2, #143	; 0x8f
   27b98:	ldr	r1, [pc, #1892]	; 28304 <ftello64@plt+0x16c94>
   27b9c:	ldr	r0, [pc, #1892]	; 28308 <ftello64@plt+0x16c98>
   27ba0:	bl	11664 <__assert_fail@plt>
   27ba4:	ldr	r0, [sp, #88]	; 0x58
   27ba8:	bl	114fc <strlen@plt>
   27bac:	str	r0, [sp, #92]	; 0x5c
   27bb0:	strb	r5, [sp, #96]	; 0x60
   27bb4:	b	2790c <ftello64@plt+0x1629c>
   27bb8:	ldr	r3, [pc, #1856]	; 28300 <ftello64@plt+0x16c90>
   27bbc:	mov	r2, #171	; 0xab
   27bc0:	ldr	r1, [pc, #1852]	; 28304 <ftello64@plt+0x16c94>
   27bc4:	ldr	r0, [pc, #1856]	; 2830c <ftello64@plt+0x16c9c>
   27bc8:	bl	11664 <__assert_fail@plt>
   27bcc:	ldr	r3, [pc, #1836]	; 28300 <ftello64@plt+0x16c90>
   27bd0:	mov	r2, #172	; 0xac
   27bd4:	ldr	r1, [pc, #1832]	; 28304 <ftello64@plt+0x16c94>
   27bd8:	ldr	r0, [pc, #1840]	; 28310 <ftello64@plt+0x16ca0>
   27bdc:	bl	11664 <__assert_fail@plt>
   27be0:	ldr	r0, [sp, #240]	; 0xf0
   27be4:	b	27644 <ftello64@plt+0x15fd4>
   27be8:	str	fp, [sp, #12]
   27bec:	b	27920 <ftello64@plt+0x162b0>
   27bf0:	ldr	r1, [sp, #32]
   27bf4:	ldr	r0, [sp, #144]	; 0x90
   27bf8:	bl	11388 <memcmp@plt>
   27bfc:	clz	r0, r0
   27c00:	lsr	r0, r0, #5
   27c04:	b	280a4 <ftello64@plt+0x16a34>
   27c08:	add	r0, sp, #244	; 0xf4
   27c0c:	bl	11370 <mbsinit@plt>
   27c10:	cmp	r0, #0
   27c14:	beq	27ca0 <ftello64@plt+0x16630>
   27c18:	strb	r4, [sp, #240]	; 0xf0
   27c1c:	bl	11424 <__ctype_get_mb_cur_max@plt>
   27c20:	mov	r1, r0
   27c24:	ldr	r6, [sp, #8]
   27c28:	mov	r0, r6
   27c2c:	bl	24f20 <ftello64@plt+0x138b0>
   27c30:	add	r3, sp, #244	; 0xf4
   27c34:	mov	r2, r0
   27c38:	mov	r1, r6
   27c3c:	add	r0, sp, #268	; 0x10c
   27c40:	bl	26b30 <ftello64@plt+0x154c0>
   27c44:	str	r0, [sp, #260]	; 0x104
   27c48:	cmn	r0, #1
   27c4c:	streq	r4, [sp, #260]	; 0x104
   27c50:	strbeq	r5, [sp, #264]	; 0x108
   27c54:	beq	28128 <ftello64@plt+0x16ab8>
   27c58:	cmn	r0, #2
   27c5c:	beq	27cb4 <ftello64@plt+0x16644>
   27c60:	cmp	r0, #0
   27c64:	bne	27c88 <ftello64@plt+0x16618>
   27c68:	str	r4, [sp, #260]	; 0x104
   27c6c:	ldr	r3, [sp, #256]	; 0x100
   27c70:	ldrb	r3, [r3]
   27c74:	cmp	r3, #0
   27c78:	bne	27cc8 <ftello64@plt+0x16658>
   27c7c:	ldr	r3, [sp, #268]	; 0x10c
   27c80:	cmp	r3, #0
   27c84:	bne	27cdc <ftello64@plt+0x1666c>
   27c88:	strb	r4, [sp, #264]	; 0x108
   27c8c:	add	r0, sp, #244	; 0xf4
   27c90:	bl	11370 <mbsinit@plt>
   27c94:	cmp	r0, #0
   27c98:	strbne	r5, [sp, #240]	; 0xf0
   27c9c:	b	28128 <ftello64@plt+0x16ab8>
   27ca0:	ldr	r3, [pc, #1624]	; 28300 <ftello64@plt+0x16c90>
   27ca4:	mov	r2, #143	; 0x8f
   27ca8:	ldr	r1, [pc, #1620]	; 28304 <ftello64@plt+0x16c94>
   27cac:	ldr	r0, [pc, #1620]	; 28308 <ftello64@plt+0x16c98>
   27cb0:	bl	11664 <__assert_fail@plt>
   27cb4:	ldr	r0, [sp, #256]	; 0x100
   27cb8:	bl	114fc <strlen@plt>
   27cbc:	str	r0, [sp, #260]	; 0x104
   27cc0:	strb	r5, [sp, #264]	; 0x108
   27cc4:	b	28128 <ftello64@plt+0x16ab8>
   27cc8:	ldr	r3, [pc, #1584]	; 28300 <ftello64@plt+0x16c90>
   27ccc:	mov	r2, #171	; 0xab
   27cd0:	ldr	r1, [pc, #1580]	; 28304 <ftello64@plt+0x16c94>
   27cd4:	ldr	r0, [pc, #1584]	; 2830c <ftello64@plt+0x16c9c>
   27cd8:	bl	11664 <__assert_fail@plt>
   27cdc:	ldr	r3, [pc, #1564]	; 28300 <ftello64@plt+0x16c90>
   27ce0:	mov	r2, #172	; 0xac
   27ce4:	ldr	r1, [pc, #1560]	; 28304 <ftello64@plt+0x16c94>
   27ce8:	ldr	r0, [pc, #1568]	; 28310 <ftello64@plt+0x16ca0>
   27cec:	bl	11664 <__assert_fail@plt>
   27cf0:	ldr	r3, [sp, #268]	; 0x10c
   27cf4:	cmp	r3, #0
   27cf8:	bne	28138 <ftello64@plt+0x16ac8>
   27cfc:	bl	1164c <abort@plt>
   27d00:	add	r0, sp, #244	; 0xf4
   27d04:	bl	11370 <mbsinit@plt>
   27d08:	cmp	r0, #0
   27d0c:	beq	27d98 <ftello64@plt+0x16728>
   27d10:	strb	r4, [sp, #240]	; 0xf0
   27d14:	ldr	r9, [sp, #256]	; 0x100
   27d18:	bl	11424 <__ctype_get_mb_cur_max@plt>
   27d1c:	mov	r1, r0
   27d20:	mov	r0, r9
   27d24:	bl	24f20 <ftello64@plt+0x138b0>
   27d28:	add	r3, sp, #244	; 0xf4
   27d2c:	mov	r2, r0
   27d30:	mov	r1, r9
   27d34:	add	r0, sp, #268	; 0x10c
   27d38:	bl	26b30 <ftello64@plt+0x154c0>
   27d3c:	str	r0, [sp, #260]	; 0x104
   27d40:	cmn	r0, #1
   27d44:	streq	r4, [sp, #260]	; 0x104
   27d48:	strbeq	r5, [sp, #264]	; 0x108
   27d4c:	beq	27f8c <ftello64@plt+0x1691c>
   27d50:	cmn	r0, #2
   27d54:	beq	27dac <ftello64@plt+0x1673c>
   27d58:	cmp	r0, #0
   27d5c:	bne	27d80 <ftello64@plt+0x16710>
   27d60:	str	r4, [sp, #260]	; 0x104
   27d64:	ldr	r3, [sp, #256]	; 0x100
   27d68:	ldrb	r3, [r3]
   27d6c:	cmp	r3, #0
   27d70:	bne	27dc0 <ftello64@plt+0x16750>
   27d74:	ldr	r3, [sp, #268]	; 0x10c
   27d78:	cmp	r3, #0
   27d7c:	bne	27dd4 <ftello64@plt+0x16764>
   27d80:	strb	r4, [sp, #264]	; 0x108
   27d84:	add	r0, sp, #244	; 0xf4
   27d88:	bl	11370 <mbsinit@plt>
   27d8c:	cmp	r0, #0
   27d90:	strbne	r5, [sp, #240]	; 0xf0
   27d94:	b	27f8c <ftello64@plt+0x1691c>
   27d98:	ldr	r3, [pc, #1376]	; 28300 <ftello64@plt+0x16c90>
   27d9c:	mov	r2, #143	; 0x8f
   27da0:	ldr	r1, [pc, #1372]	; 28304 <ftello64@plt+0x16c94>
   27da4:	ldr	r0, [pc, #1372]	; 28308 <ftello64@plt+0x16c98>
   27da8:	bl	11664 <__assert_fail@plt>
   27dac:	ldr	r0, [sp, #256]	; 0x100
   27db0:	bl	114fc <strlen@plt>
   27db4:	str	r0, [sp, #260]	; 0x104
   27db8:	strb	r5, [sp, #264]	; 0x108
   27dbc:	b	27f8c <ftello64@plt+0x1691c>
   27dc0:	ldr	r3, [pc, #1336]	; 28300 <ftello64@plt+0x16c90>
   27dc4:	mov	r2, #171	; 0xab
   27dc8:	ldr	r1, [pc, #1332]	; 28304 <ftello64@plt+0x16c94>
   27dcc:	ldr	r0, [pc, #1336]	; 2830c <ftello64@plt+0x16c9c>
   27dd0:	bl	11664 <__assert_fail@plt>
   27dd4:	ldr	r3, [pc, #1316]	; 28300 <ftello64@plt+0x16c90>
   27dd8:	mov	r2, #172	; 0xac
   27ddc:	ldr	r1, [pc, #1312]	; 28304 <ftello64@plt+0x16c94>
   27de0:	ldr	r0, [pc, #1320]	; 28310 <ftello64@plt+0x16ca0>
   27de4:	bl	11664 <__assert_fail@plt>
   27de8:	ldr	r3, [sp, #268]	; 0x10c
   27dec:	cmp	r3, #0
   27df0:	bne	27f9c <ftello64@plt+0x1692c>
   27df4:	ldr	r0, [sp, #144]	; 0x90
   27df8:	b	27644 <ftello64@plt+0x15fd4>
   27dfc:	add	r0, sp, #188	; 0xbc
   27e00:	bl	11370 <mbsinit@plt>
   27e04:	cmp	r0, #0
   27e08:	beq	27e94 <ftello64@plt+0x16824>
   27e0c:	strb	r4, [sp, #184]	; 0xb8
   27e10:	ldr	r9, [sp, #200]	; 0xc8
   27e14:	bl	11424 <__ctype_get_mb_cur_max@plt>
   27e18:	mov	r1, r0
   27e1c:	mov	r0, r9
   27e20:	bl	24f20 <ftello64@plt+0x138b0>
   27e24:	add	r3, sp, #188	; 0xbc
   27e28:	mov	r2, r0
   27e2c:	mov	r1, r9
   27e30:	add	r0, sp, #212	; 0xd4
   27e34:	bl	26b30 <ftello64@plt+0x154c0>
   27e38:	str	r0, [sp, #204]	; 0xcc
   27e3c:	cmn	r0, #1
   27e40:	streq	r4, [sp, #204]	; 0xcc
   27e44:	strbeq	r5, [sp, #208]	; 0xd0
   27e48:	beq	27fe4 <ftello64@plt+0x16974>
   27e4c:	cmn	r0, #2
   27e50:	beq	27ea8 <ftello64@plt+0x16838>
   27e54:	cmp	r0, #0
   27e58:	bne	27e7c <ftello64@plt+0x1680c>
   27e5c:	str	r4, [sp, #204]	; 0xcc
   27e60:	ldr	r3, [sp, #200]	; 0xc8
   27e64:	ldrb	r3, [r3]
   27e68:	cmp	r3, #0
   27e6c:	bne	27ebc <ftello64@plt+0x1684c>
   27e70:	ldr	r3, [sp, #212]	; 0xd4
   27e74:	cmp	r3, #0
   27e78:	bne	27ed0 <ftello64@plt+0x16860>
   27e7c:	strb	r4, [sp, #208]	; 0xd0
   27e80:	add	r0, sp, #188	; 0xbc
   27e84:	bl	11370 <mbsinit@plt>
   27e88:	cmp	r0, #0
   27e8c:	strbne	r5, [sp, #184]	; 0xb8
   27e90:	b	27fe4 <ftello64@plt+0x16974>
   27e94:	ldr	r3, [pc, #1124]	; 28300 <ftello64@plt+0x16c90>
   27e98:	mov	r2, #143	; 0x8f
   27e9c:	ldr	r1, [pc, #1120]	; 28304 <ftello64@plt+0x16c94>
   27ea0:	ldr	r0, [pc, #1120]	; 28308 <ftello64@plt+0x16c98>
   27ea4:	bl	11664 <__assert_fail@plt>
   27ea8:	ldr	r0, [sp, #200]	; 0xc8
   27eac:	bl	114fc <strlen@plt>
   27eb0:	str	r0, [sp, #204]	; 0xcc
   27eb4:	strb	r5, [sp, #208]	; 0xd0
   27eb8:	b	27fe4 <ftello64@plt+0x16974>
   27ebc:	ldr	r3, [pc, #1084]	; 28300 <ftello64@plt+0x16c90>
   27ec0:	mov	r2, #171	; 0xab
   27ec4:	ldr	r1, [pc, #1080]	; 28304 <ftello64@plt+0x16c94>
   27ec8:	ldr	r0, [pc, #1084]	; 2830c <ftello64@plt+0x16c9c>
   27ecc:	bl	11664 <__assert_fail@plt>
   27ed0:	ldr	r3, [pc, #1064]	; 28300 <ftello64@plt+0x16c90>
   27ed4:	mov	r2, #172	; 0xac
   27ed8:	ldr	r1, [pc, #1060]	; 28304 <ftello64@plt+0x16c94>
   27edc:	ldr	r0, [pc, #1068]	; 28310 <ftello64@plt+0x16ca0>
   27ee0:	bl	11664 <__assert_fail@plt>
   27ee4:	ldr	r3, [sp, #212]	; 0xd4
   27ee8:	cmp	r3, #0
   27eec:	beq	2816c <ftello64@plt+0x16afc>
   27ef0:	ldrb	r3, [sp, #264]	; 0x108
   27ef4:	cmp	r3, #0
   27ef8:	beq	27ff4 <ftello64@plt+0x16984>
   27efc:	ldr	r3, [sp, #268]	; 0x10c
   27f00:	ldr	r0, [sp, #212]	; 0xd4
   27f04:	subs	r0, r0, r3
   27f08:	movne	r0, #1
   27f0c:	add	r2, r6, #1
   27f10:	cmp	r0, #0
   27f14:	bne	28004 <ftello64@plt+0x16994>
   27f18:	ldr	r1, [sp, #204]	; 0xcc
   27f1c:	ldr	r3, [sp, #200]	; 0xc8
   27f20:	add	r3, r3, r1
   27f24:	str	r3, [sp, #200]	; 0xc8
   27f28:	strb	r5, [sp, #196]	; 0xc4
   27f2c:	ldr	r1, [sp, #260]	; 0x104
   27f30:	ldr	r3, [sp, #256]	; 0x100
   27f34:	add	r3, r3, r1
   27f38:	str	r3, [sp, #256]	; 0x100
   27f3c:	strb	r5, [sp, #252]	; 0xfc
   27f40:	mov	r6, r2
   27f44:	ldrb	r3, [sp, #252]	; 0xfc
   27f48:	cmp	r3, #0
   27f4c:	bne	27f90 <ftello64@plt+0x16920>
   27f50:	ldrb	r3, [sp, #240]	; 0xf0
   27f54:	cmp	r3, #0
   27f58:	bne	27d14 <ftello64@plt+0x166a4>
   27f5c:	ldr	r1, [sp, #256]	; 0x100
   27f60:	ldrb	r3, [r1]
   27f64:	lsr	r2, r3, #5
   27f68:	and	r3, r3, #31
   27f6c:	ldr	r2, [r8, r2, lsl #2]
   27f70:	lsr	r3, r2, r3
   27f74:	tst	r3, #1
   27f78:	beq	27d00 <ftello64@plt+0x16690>
   27f7c:	str	r4, [sp, #260]	; 0x104
   27f80:	ldrb	r3, [r1]
   27f84:	str	r3, [sp, #268]	; 0x10c
   27f88:	strb	r4, [sp, #264]	; 0x108
   27f8c:	strb	r4, [sp, #252]	; 0xfc
   27f90:	ldrb	r3, [sp, #264]	; 0x108
   27f94:	cmp	r3, #0
   27f98:	bne	27de8 <ftello64@plt+0x16778>
   27f9c:	ldrb	r3, [sp, #196]	; 0xc4
   27fa0:	cmp	r3, #0
   27fa4:	bne	27fe8 <ftello64@plt+0x16978>
   27fa8:	ldrb	r3, [sp, #184]	; 0xb8
   27fac:	cmp	r3, #0
   27fb0:	bne	27e10 <ftello64@plt+0x167a0>
   27fb4:	ldr	r1, [sp, #200]	; 0xc8
   27fb8:	ldrb	r3, [r1]
   27fbc:	lsr	r2, r3, #5
   27fc0:	and	r3, r3, #31
   27fc4:	ldr	r2, [r8, r2, lsl #2]
   27fc8:	lsr	r3, r2, r3
   27fcc:	tst	r3, #1
   27fd0:	beq	27dfc <ftello64@plt+0x1678c>
   27fd4:	str	r4, [sp, #204]	; 0xcc
   27fd8:	ldrb	r3, [r1]
   27fdc:	str	r3, [sp, #212]	; 0xd4
   27fe0:	strb	r4, [sp, #208]	; 0xd0
   27fe4:	strb	r4, [sp, #196]	; 0xc4
   27fe8:	ldrb	r3, [sp, #208]	; 0xd0
   27fec:	cmp	r3, #0
   27ff0:	bne	27ee4 <ftello64@plt+0x16874>
   27ff4:	ldr	r2, [sp, #204]	; 0xcc
   27ff8:	ldr	r3, [sp, #260]	; 0x104
   27ffc:	cmp	r2, r3
   28000:	beq	28154 <ftello64@plt+0x16ae4>
   28004:	ldr	r2, [sp, #148]	; 0x94
   28008:	ldr	r3, [sp, #144]	; 0x90
   2800c:	add	r3, r3, r2
   28010:	str	r3, [sp, #144]	; 0x90
   28014:	strb	r5, [sp, #140]	; 0x8c
   28018:	mov	fp, r6
   2801c:	ldrb	r3, [sp, #140]	; 0x8c
   28020:	cmp	r3, #0
   28024:	bne	28068 <ftello64@plt+0x169f8>
   28028:	ldrb	r3, [sp, #128]	; 0x80
   2802c:	cmp	r3, #0
   28030:	bne	277b8 <ftello64@plt+0x16148>
   28034:	ldr	r1, [sp, #144]	; 0x90
   28038:	ldrb	r3, [r1]
   2803c:	lsr	r2, r3, #5
   28040:	and	r3, r3, #31
   28044:	ldr	r2, [r8, r2, lsl #2]
   28048:	lsr	r3, r2, r3
   2804c:	tst	r3, #1
   28050:	beq	277a4 <ftello64@plt+0x16134>
   28054:	str	r4, [sp, #148]	; 0x94
   28058:	ldrb	r3, [r1]
   2805c:	str	r3, [sp, #156]	; 0x9c
   28060:	strb	r4, [sp, #152]	; 0x98
   28064:	strb	r4, [sp, #140]	; 0x8c
   28068:	ldrb	r3, [sp, #152]	; 0x98
   2806c:	cmp	r3, #0
   28070:	bne	2788c <ftello64@plt+0x1621c>
   28074:	cmp	r7, #9
   28078:	movls	r3, #0
   2807c:	andhi	r3, sl, #1
   28080:	cmp	r3, #0
   28084:	addeq	r7, r7, #1
   28088:	addeq	r6, fp, #1
   2808c:	bne	278ac <ftello64@plt+0x1623c>
   28090:	ldr	r2, [sp, #148]	; 0x94
   28094:	ldr	r3, [sp, #36]	; 0x24
   28098:	cmp	r2, r3
   2809c:	movne	r0, r5
   280a0:	beq	27bf0 <ftello64@plt+0x16580>
   280a4:	cmp	r0, #0
   280a8:	beq	28004 <ftello64@plt+0x16994>
   280ac:	add	ip, sp, #184	; 0xb8
   280b0:	add	lr, sp, #128	; 0x80
   280b4:	ldm	lr!, {r0, r1, r2, r3}
   280b8:	stmia	ip!, {r0, r1, r2, r3}
   280bc:	ldm	lr!, {r0, r1, r2, r3}
   280c0:	stmia	ip!, {r0, r1, r2, r3}
   280c4:	ldm	lr!, {r0, r1, r2, r3}
   280c8:	stmia	ip!, {r0, r1, r2, r3}
   280cc:	ldm	lr, {r0, r1}
   280d0:	stm	ip, {r0, r1}
   280d4:	ldr	r2, [sp, #204]	; 0xcc
   280d8:	ldr	r3, [sp, #200]	; 0xc8
   280dc:	add	r3, r3, r2
   280e0:	str	r3, [sp, #200]	; 0xc8
   280e4:	strb	r5, [sp, #196]	; 0xc4
   280e8:	ldr	r3, [sp, #8]
   280ec:	str	r3, [sp, #256]	; 0x100
   280f0:	strb	r5, [sp, #240]	; 0xf0
   280f4:	str	r5, [sp, #244]	; 0xf4
   280f8:	str	r5, [sp, #248]	; 0xf8
   280fc:	strb	r5, [sp, #252]	; 0xfc
   28100:	ldrb	r2, [r3]
   28104:	lsr	r3, r2, #5
   28108:	and	r1, r2, #31
   2810c:	ldr	r3, [r8, r3, lsl #2]
   28110:	lsr	r3, r3, r1
   28114:	tst	r3, #1
   28118:	beq	27c08 <ftello64@plt+0x16598>
   2811c:	str	r4, [sp, #260]	; 0x104
   28120:	str	r2, [sp, #268]	; 0x10c
   28124:	strb	r4, [sp, #264]	; 0x108
   28128:	strb	r4, [sp, #252]	; 0xfc
   2812c:	ldrb	r3, [sp, #264]	; 0x108
   28130:	cmp	r3, #0
   28134:	bne	27cf0 <ftello64@plt+0x16680>
   28138:	ldr	r2, [sp, #260]	; 0x104
   2813c:	ldr	r3, [sp, #256]	; 0x100
   28140:	add	r3, r3, r2
   28144:	str	r3, [sp, #256]	; 0x100
   28148:	strb	r5, [sp, #252]	; 0xfc
   2814c:	add	r6, fp, #2
   28150:	b	27f44 <ftello64@plt+0x168d4>
   28154:	ldr	r1, [sp, #256]	; 0x100
   28158:	ldr	r0, [sp, #200]	; 0xc8
   2815c:	bl	11388 <memcmp@plt>
   28160:	adds	r0, r0, #0
   28164:	movne	r0, #1
   28168:	b	27f0c <ftello64@plt+0x1689c>
   2816c:	mov	r0, #0
   28170:	b	27644 <ftello64@plt+0x15fd4>
   28174:	mov	r0, #0
   28178:	b	27644 <ftello64@plt+0x15fd4>
   2817c:	ldrb	r7, [sl]
   28180:	cmp	r7, #0
   28184:	beq	282a0 <ftello64@plt+0x16c30>
   28188:	add	r3, sl, #1
   2818c:	str	r3, [sp, #8]
   28190:	ldr	r5, [sp, #4]
   28194:	ldrb	r3, [r5]
   28198:	cmp	r3, #0
   2819c:	beq	282a8 <ftello64@plt+0x16c38>
   281a0:	mov	r8, sl
   281a4:	mov	r4, #0
   281a8:	mov	r6, r4
   281ac:	mov	r9, r4
   281b0:	mov	fp, #1
   281b4:	mov	r0, r5
   281b8:	add	r6, r6, #1
   281bc:	add	r5, r5, #1
   281c0:	ldrb	r3, [r0]
   281c4:	cmp	r3, r7
   281c8:	beq	2823c <ftello64@plt+0x16bcc>
   281cc:	str	r5, [sp, #4]
   281d0:	ldrb	r3, [r5]
   281d4:	cmp	r3, #0
   281d8:	beq	28298 <ftello64@plt+0x16c28>
   281dc:	add	r4, r4, #1
   281e0:	cmp	r6, #9
   281e4:	movls	r3, #0
   281e8:	andhi	r3, fp, #1
   281ec:	cmp	r3, #0
   281f0:	beq	281b4 <ftello64@plt+0x16b44>
   281f4:	add	r3, r6, r6, lsl #2
   281f8:	cmp	r3, r4
   281fc:	bhi	281b4 <ftello64@plt+0x16b44>
   28200:	cmp	r8, #0
   28204:	beq	282c4 <ftello64@plt+0x16c54>
   28208:	sub	r1, r4, r9
   2820c:	mov	r0, r8
   28210:	bl	115a4 <strnlen@plt>
   28214:	ldrb	r3, [r8, r0]!
   28218:	cmp	r3, #0
   2821c:	beq	282c0 <ftello64@plt+0x16c50>
   28220:	cmp	r8, #0
   28224:	movne	r9, r4
   28228:	bne	281b4 <ftello64@plt+0x16b44>
   2822c:	mov	r9, r4
   28230:	b	282c4 <ftello64@plt+0x16c54>
   28234:	ldr	r0, [sp, #240]	; 0xf0
   28238:	b	27644 <ftello64@plt+0x15fd4>
   2823c:	ldrb	r3, [sl, #1]
   28240:	cmp	r3, #0
   28244:	beq	27644 <ftello64@plt+0x15fd4>
   28248:	mov	lr, r5
   2824c:	ldrb	r2, [r5]
   28250:	cmp	r2, #0
   28254:	beq	282b0 <ftello64@plt+0x16c40>
   28258:	add	r4, r4, #2
   2825c:	cmp	r3, r2
   28260:	bne	28290 <ftello64@plt+0x16c20>
   28264:	mov	ip, r5
   28268:	ldr	r1, [sp, #8]
   2826c:	ldrb	r3, [r1, #1]!
   28270:	cmp	r3, #0
   28274:	beq	27644 <ftello64@plt+0x15fd4>
   28278:	ldrb	r2, [ip, #1]!
   2827c:	cmp	r2, #0
   28280:	beq	282b8 <ftello64@plt+0x16c48>
   28284:	add	r4, r4, #1
   28288:	cmp	r3, r2
   2828c:	beq	2826c <ftello64@plt+0x16bfc>
   28290:	str	lr, [sp, #4]
   28294:	b	281e0 <ftello64@plt+0x16b70>
   28298:	mov	r0, #0
   2829c:	b	27644 <ftello64@plt+0x15fd4>
   282a0:	ldr	r0, [sp, #4]
   282a4:	b	27644 <ftello64@plt+0x15fd4>
   282a8:	mov	r0, #0
   282ac:	b	27644 <ftello64@plt+0x15fd4>
   282b0:	mov	r0, #0
   282b4:	b	27644 <ftello64@plt+0x15fd4>
   282b8:	mov	r0, #0
   282bc:	b	27644 <ftello64@plt+0x15fd4>
   282c0:	mov	r9, r4
   282c4:	mov	r0, sl
   282c8:	bl	114fc <strlen@plt>
   282cc:	add	r3, sp, #240	; 0xf0
   282d0:	mov	r2, r0
   282d4:	mov	r1, sl
   282d8:	ldr	r0, [sp, #4]
   282dc:	bl	26b88 <ftello64@plt+0x15518>
   282e0:	subs	fp, r0, #0
   282e4:	bne	28234 <ftello64@plt+0x16bc4>
   282e8:	mov	r8, #0
   282ec:	b	281b4 <ftello64@plt+0x16b44>
   282f0:	add	r7, r7, #1
   282f4:	add	r6, fp, #1
   282f8:	b	27934 <ftello64@plt+0x162c4>
   282fc:	andeq	sl, r2, r0, lsr #13
   28300:	andeq	sl, r2, r0, asr #13
   28304:	andeq	r9, r2, r0, ror pc
   28308:	andeq	r9, r2, r0, lsl #31
   2830c:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   28310:			; <UNDEFINED> instruction: 0x00029fb0
   28314:	push	{r4, r5, r6, lr}
   28318:	mov	r6, r0
   2831c:	mov	r5, r1
   28320:	subs	r4, r2, #0
   28324:	beq	28350 <ftello64@plt+0x16ce0>
   28328:	mov	r1, r4
   2832c:	mvn	r0, #0
   28330:	bl	28bac <ftello64@plt+0x1753c>
   28334:	cmp	r0, r5
   28338:	bcs	28350 <ftello64@plt+0x16ce0>
   2833c:	bl	11514 <__errno_location@plt>
   28340:	mov	r3, #12
   28344:	str	r3, [r0]
   28348:	mov	r0, #0
   2834c:	pop	{r4, r5, r6, pc}
   28350:	mul	r1, r5, r4
   28354:	mov	r0, r6
   28358:	bl	266b0 <ftello64@plt+0x15040>
   2835c:	pop	{r4, r5, r6, pc}
   28360:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28364:	sub	sp, sp, #4096	; 0x1000
   28368:	sub	sp, sp, #28
   2836c:	mov	fp, r0
   28370:	mov	r9, r1
   28374:	mov	r6, r2
   28378:	mov	sl, r3
   2837c:	mov	r1, #0
   28380:	str	r1, [sp]
   28384:	mov	r3, r1
   28388:	mov	r2, r1
   2838c:	mov	r0, r6
   28390:	bl	112d4 <iconv@plt>
   28394:	str	fp, [sp, #8]
   28398:	str	r9, [sp, #12]
   2839c:	cmp	r9, #0
   283a0:	beq	2851c <ftello64@plt+0x16eac>
   283a4:	mov	r5, #0
   283a8:	add	r4, sp, #24
   283ac:	mov	r8, #4096	; 0x1000
   283b0:	sub	r7, r4, #4
   283b4:	b	283d0 <ftello64@plt+0x16d60>
   283b8:	ldr	r3, [r4, #-8]
   283bc:	sub	r3, r3, r4
   283c0:	add	r5, r5, r3
   283c4:	ldr	r3, [r4, #-12]
   283c8:	cmp	r3, #0
   283cc:	beq	28410 <ftello64@plt+0x16da0>
   283d0:	str	r4, [r4, #-8]
   283d4:	str	r8, [r4, #-4]
   283d8:	str	r7, [sp]
   283dc:	add	r3, sp, #16
   283e0:	add	r2, sp, #12
   283e4:	add	r1, sp, #8
   283e8:	mov	r0, r6
   283ec:	bl	112d4 <iconv@plt>
   283f0:	cmn	r0, #1
   283f4:	bne	283b8 <ftello64@plt+0x16d48>
   283f8:	bl	11514 <__errno_location@plt>
   283fc:	ldr	r3, [r0]
   28400:	cmp	r3, #7
   28404:	beq	283b8 <ftello64@plt+0x16d48>
   28408:	cmp	r3, #22
   2840c:	bne	28524 <ftello64@plt+0x16eb4>
   28410:	add	r3, sp, #24
   28414:	str	r3, [r3, #-8]
   28418:	mov	r2, #4096	; 0x1000
   2841c:	str	r2, [r3, #-4]
   28420:	sub	r2, r3, #4
   28424:	str	r2, [sp]
   28428:	sub	r3, r3, #8
   2842c:	mov	r2, #0
   28430:	mov	r1, r2
   28434:	mov	r0, r6
   28438:	bl	112d4 <iconv@plt>
   2843c:	cmn	r0, #1
   28440:	beq	28524 <ftello64@plt+0x16eb4>
   28444:	add	r2, sp, #24
   28448:	ldr	r3, [sp, #16]
   2844c:	sub	r3, r3, r2
   28450:	adds	r5, r3, r5
   28454:	beq	2852c <ftello64@plt+0x16ebc>
   28458:	ldr	r8, [sl]
   2845c:	cmp	r8, #0
   28460:	beq	28478 <ftello64@plt+0x16e08>
   28464:	add	r3, sp, #4160	; 0x1040
   28468:	ldr	r3, [r3]
   2846c:	ldr	r3, [r3]
   28470:	cmp	r5, r3
   28474:	bls	28488 <ftello64@plt+0x16e18>
   28478:	mov	r0, r5
   2847c:	bl	26680 <ftello64@plt+0x15010>
   28480:	subs	r8, r0, #0
   28484:	beq	28548 <ftello64@plt+0x16ed8>
   28488:	mov	r1, #0
   2848c:	str	r1, [sp]
   28490:	mov	r3, r1
   28494:	mov	r2, r1
   28498:	mov	r0, r6
   2849c:	bl	112d4 <iconv@plt>
   284a0:	str	fp, [sp, #12]
   284a4:	str	r9, [sp, #16]
   284a8:	str	r8, [sp, #20]
   284ac:	str	r5, [sp, #24]
   284b0:	add	r4, sp, #24
   284b4:	sub	fp, r4, #4
   284b8:	sub	r9, r4, #8
   284bc:	sub	r7, r4, #12
   284c0:	ldr	r3, [r4, #-8]
   284c4:	cmp	r3, #0
   284c8:	beq	2855c <ftello64@plt+0x16eec>
   284cc:	str	r4, [sp]
   284d0:	mov	r3, fp
   284d4:	mov	r2, r9
   284d8:	mov	r1, r7
   284dc:	mov	r0, r6
   284e0:	bl	112d4 <iconv@plt>
   284e4:	cmn	r0, #1
   284e8:	bne	284c0 <ftello64@plt+0x16e50>
   284ec:	bl	11514 <__errno_location@plt>
   284f0:	ldr	r3, [r0]
   284f4:	cmp	r3, #22
   284f8:	beq	2855c <ftello64@plt+0x16eec>
   284fc:	ldr	r3, [sl]
   28500:	cmp	r8, r3
   28504:	mvneq	r0, #0
   28508:	beq	2853c <ftello64@plt+0x16ecc>
   2850c:	mov	r0, r8
   28510:	bl	14f9c <ftello64@plt+0x392c>
   28514:	mvn	r0, #0
   28518:	b	2853c <ftello64@plt+0x16ecc>
   2851c:	mov	r5, r9
   28520:	b	28410 <ftello64@plt+0x16da0>
   28524:	mvn	r0, #0
   28528:	b	2853c <ftello64@plt+0x16ecc>
   2852c:	mov	r0, #0
   28530:	add	r3, sp, #4160	; 0x1040
   28534:	ldr	r3, [r3]
   28538:	str	r0, [r3]
   2853c:	add	sp, sp, #4096	; 0x1000
   28540:	add	sp, sp, #28
   28544:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28548:	bl	11514 <__errno_location@plt>
   2854c:	mov	r3, #12
   28550:	str	r3, [r0]
   28554:	mvn	r0, #0
   28558:	b	2853c <ftello64@plt+0x16ecc>
   2855c:	add	r3, sp, #24
   28560:	str	r3, [sp]
   28564:	add	r3, sp, #20
   28568:	mov	r2, #0
   2856c:	mov	r1, r2
   28570:	mov	r0, r6
   28574:	bl	112d4 <iconv@plt>
   28578:	cmn	r0, #1
   2857c:	beq	284fc <ftello64@plt+0x16e8c>
   28580:	ldr	r3, [sp, #24]
   28584:	cmp	r3, #0
   28588:	bne	285a4 <ftello64@plt+0x16f34>
   2858c:	str	r8, [sl]
   28590:	add	r3, sp, #4160	; 0x1040
   28594:	ldr	r3, [r3]
   28598:	str	r5, [r3]
   2859c:	mov	r0, #0
   285a0:	b	2853c <ftello64@plt+0x16ecc>
   285a4:	bl	1164c <abort@plt>
   285a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   285ac:	sub	sp, sp, #28
   285b0:	mov	r8, r1
   285b4:	str	r0, [sp, #20]
   285b8:	bl	114fc <strlen@plt>
   285bc:	mov	r4, r0
   285c0:	str	r0, [sp, #16]
   285c4:	cmp	r0, #4096	; 0x1000
   285c8:	lslcc	r4, r0, #4
   285cc:	add	r7, r4, #1
   285d0:	mov	r0, r7
   285d4:	bl	26680 <ftello64@plt+0x15010>
   285d8:	subs	r6, r0, #0
   285dc:	beq	28688 <ftello64@plt+0x17018>
   285e0:	mov	r1, #0
   285e4:	str	r1, [sp]
   285e8:	mov	r3, r1
   285ec:	mov	r2, r1
   285f0:	mov	r0, r8
   285f4:	bl	112d4 <iconv@plt>
   285f8:	str	r6, [sp, #8]
   285fc:	str	r4, [sp, #12]
   28600:	add	r9, sp, #12
   28604:	str	r9, [sp]
   28608:	add	r3, sp, #8
   2860c:	add	r2, sp, #16
   28610:	add	r1, sp, #20
   28614:	mov	r0, r8
   28618:	bl	112d4 <iconv@plt>
   2861c:	cmn	r0, #1
   28620:	bne	286c4 <ftello64@plt+0x17054>
   28624:	bl	11514 <__errno_location@plt>
   28628:	mov	sl, r0
   2862c:	ldr	r3, [r0]
   28630:	cmp	r3, #22
   28634:	beq	286c4 <ftello64@plt+0x17054>
   28638:	cmp	r3, #7
   2863c:	bne	286a0 <ftello64@plt+0x17030>
   28640:	ldr	r4, [sp, #8]
   28644:	sub	r4, r4, r6
   28648:	lsl	r5, r7, #1
   2864c:	cmp	r7, r5
   28650:	bcs	28698 <ftello64@plt+0x17028>
   28654:	mov	r1, r5
   28658:	mov	r0, r6
   2865c:	bl	266b0 <ftello64@plt+0x15040>
   28660:	cmp	r0, #0
   28664:	beq	286b8 <ftello64@plt+0x17048>
   28668:	add	r3, r0, r4
   2866c:	str	r3, [sp, #8]
   28670:	sub	r3, r5, #1
   28674:	sub	r4, r3, r4
   28678:	str	r4, [sp, #12]
   2867c:	mov	r6, r0
   28680:	mov	r7, r5
   28684:	b	28604 <ftello64@plt+0x16f94>
   28688:	bl	11514 <__errno_location@plt>
   2868c:	mov	r3, #12
   28690:	str	r3, [r0]
   28694:	b	286ac <ftello64@plt+0x1703c>
   28698:	mov	r3, #12
   2869c:	str	r3, [r0]
   286a0:	mov	r0, r6
   286a4:	bl	14f9c <ftello64@plt+0x392c>
   286a8:	mov	r6, #0
   286ac:	mov	r0, r6
   286b0:	add	sp, sp, #28
   286b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   286b8:	mov	r3, #12
   286bc:	str	r3, [sl]
   286c0:	b	286a0 <ftello64@plt+0x17030>
   286c4:	add	sl, sp, #12
   286c8:	mov	r9, #0
   286cc:	str	sl, [sp]
   286d0:	add	r3, sp, #8
   286d4:	mov	r2, r9
   286d8:	mov	r1, r9
   286dc:	mov	r0, r8
   286e0:	bl	112d4 <iconv@plt>
   286e4:	cmn	r0, #1
   286e8:	bne	28760 <ftello64@plt+0x170f0>
   286ec:	bl	11514 <__errno_location@plt>
   286f0:	mov	fp, r0
   286f4:	ldr	r3, [r0]
   286f8:	cmp	r3, #7
   286fc:	bne	286a0 <ftello64@plt+0x17030>
   28700:	ldr	r4, [sp, #8]
   28704:	sub	r4, r4, r6
   28708:	lsl	r5, r7, #1
   2870c:	cmp	r7, r5
   28710:	bcs	28748 <ftello64@plt+0x170d8>
   28714:	mov	r1, r5
   28718:	mov	r0, r6
   2871c:	bl	266b0 <ftello64@plt+0x15040>
   28720:	cmp	r0, #0
   28724:	beq	28754 <ftello64@plt+0x170e4>
   28728:	add	r3, r0, r4
   2872c:	str	r3, [sp, #8]
   28730:	sub	r3, r5, #1
   28734:	sub	r4, r3, r4
   28738:	str	r4, [sp, #12]
   2873c:	mov	r6, r0
   28740:	mov	r7, r5
   28744:	b	286cc <ftello64@plt+0x1705c>
   28748:	mov	r3, #12
   2874c:	str	r3, [r0]
   28750:	b	286a0 <ftello64@plt+0x17030>
   28754:	mov	r3, #12
   28758:	str	r3, [fp]
   2875c:	b	286a0 <ftello64@plt+0x17030>
   28760:	ldr	r3, [sp, #8]
   28764:	add	r2, r3, #1
   28768:	str	r2, [sp, #8]
   2876c:	mov	r2, #0
   28770:	strb	r2, [r3]
   28774:	ldr	r1, [sp, #8]
   28778:	sub	r1, r1, r6
   2877c:	cmp	r7, r1
   28780:	bls	286ac <ftello64@plt+0x1703c>
   28784:	mov	r0, r6
   28788:	bl	266b0 <ftello64@plt+0x15040>
   2878c:	cmp	r0, #0
   28790:	movne	r6, r0
   28794:	b	286ac <ftello64@plt+0x1703c>
   28798:	push	{r4, r5, r6, r7, r8, lr}
   2879c:	mov	r4, r0
   287a0:	ldrb	r3, [r0]
   287a4:	cmp	r3, #0
   287a8:	beq	287c8 <ftello64@plt+0x17158>
   287ac:	mov	r6, r1
   287b0:	mov	r5, r2
   287b4:	mov	r1, r2
   287b8:	mov	r0, r6
   287bc:	bl	26700 <ftello64@plt+0x15090>
   287c0:	cmp	r0, #0
   287c4:	bne	287f0 <ftello64@plt+0x17180>
   287c8:	mov	r0, r4
   287cc:	bl	113b8 <strdup@plt>
   287d0:	subs	r4, r0, #0
   287d4:	beq	287e0 <ftello64@plt+0x17170>
   287d8:	mov	r0, r4
   287dc:	pop	{r4, r5, r6, r7, r8, pc}
   287e0:	bl	11514 <__errno_location@plt>
   287e4:	mov	r3, #12
   287e8:	str	r3, [r0]
   287ec:	b	287d8 <ftello64@plt+0x17168>
   287f0:	mov	r1, r6
   287f4:	mov	r0, r5
   287f8:	bl	11478 <iconv_open@plt>
   287fc:	mov	r5, r0
   28800:	cmn	r0, #1
   28804:	beq	28858 <ftello64@plt+0x171e8>
   28808:	mov	r1, r0
   2880c:	mov	r0, r4
   28810:	bl	285a8 <ftello64@plt+0x16f38>
   28814:	subs	r4, r0, #0
   28818:	beq	2883c <ftello64@plt+0x171cc>
   2881c:	mov	r0, r5
   28820:	bl	112bc <iconv_close@plt>
   28824:	cmp	r0, #0
   28828:	bge	287d8 <ftello64@plt+0x17168>
   2882c:	mov	r0, r4
   28830:	bl	14f9c <ftello64@plt+0x392c>
   28834:	mov	r4, #0
   28838:	b	287d8 <ftello64@plt+0x17168>
   2883c:	bl	11514 <__errno_location@plt>
   28840:	mov	r6, r0
   28844:	ldr	r7, [r0]
   28848:	mov	r0, r5
   2884c:	bl	112bc <iconv_close@plt>
   28850:	str	r7, [r6]
   28854:	b	287d8 <ftello64@plt+0x17168>
   28858:	mov	r4, #0
   2885c:	b	287d8 <ftello64@plt+0x17168>
   28860:	push	{lr}		; (str lr, [sp, #-4]!)
   28864:	sub	sp, sp, #268	; 0x10c
   28868:	ldr	r2, [pc, #68]	; 288b4 <ftello64@plt+0x17244>
   2886c:	add	r1, sp, #4
   28870:	bl	28b04 <ftello64@plt+0x17494>
   28874:	cmp	r0, #0
   28878:	movne	r0, #0
   2887c:	bne	288ac <ftello64@plt+0x1723c>
   28880:	ldr	r1, [pc, #48]	; 288b8 <ftello64@plt+0x17248>
   28884:	add	r0, sp, #4
   28888:	bl	112e0 <strcmp@plt>
   2888c:	cmp	r0, #0
   28890:	moveq	r0, #0
   28894:	beq	288ac <ftello64@plt+0x1723c>
   28898:	ldr	r1, [pc, #28]	; 288bc <ftello64@plt+0x1724c>
   2889c:	add	r0, sp, #4
   288a0:	bl	112e0 <strcmp@plt>
   288a4:	adds	r0, r0, #0
   288a8:	movne	r0, #1
   288ac:	add	sp, sp, #268	; 0x10c
   288b0:	pop	{pc}		; (ldr pc, [sp], #4)
   288b4:	andeq	r0, r0, r1, lsl #2
   288b8:	ldrdeq	sl, [r2], -r4
   288bc:	ldrdeq	sl, [r2], -r8
   288c0:	cmn	r0, #-2147483631	; 0x80000011
   288c4:	bhi	288f8 <ftello64@plt+0x17288>
   288c8:	push	{r4, lr}
   288cc:	add	r0, r0, #16
   288d0:	bl	1146c <malloc@plt>
   288d4:	cmp	r0, #0
   288d8:	beq	28900 <ftello64@plt+0x17290>
   288dc:	add	r3, r0, #8
   288e0:	bic	r3, r3, #15
   288e4:	rsb	r2, r0, #8
   288e8:	add	r3, r3, r2
   288ec:	add	r0, r0, r3
   288f0:	strb	r3, [r0, #-1]
   288f4:	pop	{r4, pc}
   288f8:	mov	r0, #0
   288fc:	bx	lr
   28900:	mov	r0, #0
   28904:	pop	{r4, pc}
   28908:	push	{r4, lr}
   2890c:	tst	r0, #7
   28910:	bne	2892c <ftello64@plt+0x172bc>
   28914:	tst	r0, #8
   28918:	popeq	{r4, pc}
   2891c:	ldrb	r3, [r0, #-1]
   28920:	sub	r0, r0, r3
   28924:	bl	14f9c <ftello64@plt+0x392c>
   28928:	pop	{r4, pc}
   2892c:	bl	1164c <abort@plt>
   28930:	push	{r4, r5, r6, r7, r8, lr}
   28934:	sub	sp, sp, #56	; 0x38
   28938:	mov	r4, r0
   2893c:	bl	11424 <__ctype_get_mb_cur_max@plt>
   28940:	cmp	r0, #1
   28944:	bls	28adc <ftello64@plt+0x1746c>
   28948:	str	r4, [sp, #16]
   2894c:	mov	r4, #0
   28950:	strb	r4, [sp]
   28954:	str	r4, [sp, #4]
   28958:	str	r4, [sp, #8]
   2895c:	strb	r4, [sp, #12]
   28960:	mov	r6, #1
   28964:	mov	r5, r4
   28968:	ldr	r7, [pc, #380]	; 28aec <ftello64@plt+0x1747c>
   2896c:	b	28a28 <ftello64@plt+0x173b8>
   28970:	add	r0, sp, #4
   28974:	bl	11370 <mbsinit@plt>
   28978:	cmp	r0, #0
   2897c:	beq	28a74 <ftello64@plt+0x17404>
   28980:	strb	r6, [sp]
   28984:	ldr	r8, [sp, #16]
   28988:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2898c:	mov	r1, r0
   28990:	mov	r0, r8
   28994:	bl	24f20 <ftello64@plt+0x138b0>
   28998:	add	r3, sp, #4
   2899c:	mov	r2, r0
   289a0:	mov	r1, r8
   289a4:	add	r0, sp, #28
   289a8:	bl	26b30 <ftello64@plt+0x154c0>
   289ac:	str	r0, [sp, #20]
   289b0:	cmn	r0, #1
   289b4:	streq	r6, [sp, #20]
   289b8:	strbeq	r5, [sp, #24]
   289bc:	beq	28a04 <ftello64@plt+0x17394>
   289c0:	cmn	r0, #2
   289c4:	beq	28a88 <ftello64@plt+0x17418>
   289c8:	cmp	r0, #0
   289cc:	bne	289f0 <ftello64@plt+0x17380>
   289d0:	str	r6, [sp, #20]
   289d4:	ldr	r3, [sp, #16]
   289d8:	ldrb	r3, [r3]
   289dc:	cmp	r3, #0
   289e0:	bne	28a9c <ftello64@plt+0x1742c>
   289e4:	ldr	r3, [sp, #28]
   289e8:	cmp	r3, #0
   289ec:	bne	28ab0 <ftello64@plt+0x17440>
   289f0:	strb	r6, [sp, #24]
   289f4:	add	r0, sp, #4
   289f8:	bl	11370 <mbsinit@plt>
   289fc:	cmp	r0, #0
   28a00:	strbne	r5, [sp]
   28a04:	ldrb	r3, [sp, #24]
   28a08:	cmp	r3, #0
   28a0c:	bne	28ac4 <ftello64@plt+0x17454>
   28a10:	add	r4, r4, #1
   28a14:	ldr	r2, [sp, #20]
   28a18:	ldr	r3, [sp, #16]
   28a1c:	add	r3, r3, r2
   28a20:	str	r3, [sp, #16]
   28a24:	strb	r5, [sp, #12]
   28a28:	ldrb	r3, [sp, #12]
   28a2c:	cmp	r3, #0
   28a30:	bne	28a04 <ftello64@plt+0x17394>
   28a34:	ldrb	r3, [sp]
   28a38:	cmp	r3, #0
   28a3c:	bne	28984 <ftello64@plt+0x17314>
   28a40:	ldr	r1, [sp, #16]
   28a44:	ldrb	r3, [r1]
   28a48:	lsr	r2, r3, #5
   28a4c:	and	r3, r3, #31
   28a50:	ldr	r2, [r7, r2, lsl #2]
   28a54:	lsr	r3, r2, r3
   28a58:	tst	r3, #1
   28a5c:	beq	28970 <ftello64@plt+0x17300>
   28a60:	str	r6, [sp, #20]
   28a64:	ldrb	r3, [r1]
   28a68:	str	r3, [sp, #28]
   28a6c:	strb	r6, [sp, #24]
   28a70:	b	28a04 <ftello64@plt+0x17394>
   28a74:	ldr	r3, [pc, #116]	; 28af0 <ftello64@plt+0x17480>
   28a78:	mov	r2, #143	; 0x8f
   28a7c:	ldr	r1, [pc, #112]	; 28af4 <ftello64@plt+0x17484>
   28a80:	ldr	r0, [pc, #112]	; 28af8 <ftello64@plt+0x17488>
   28a84:	bl	11664 <__assert_fail@plt>
   28a88:	ldr	r0, [sp, #16]
   28a8c:	bl	114fc <strlen@plt>
   28a90:	str	r0, [sp, #20]
   28a94:	strb	r5, [sp, #24]
   28a98:	b	28a04 <ftello64@plt+0x17394>
   28a9c:	ldr	r3, [pc, #76]	; 28af0 <ftello64@plt+0x17480>
   28aa0:	mov	r2, #171	; 0xab
   28aa4:	ldr	r1, [pc, #72]	; 28af4 <ftello64@plt+0x17484>
   28aa8:	ldr	r0, [pc, #76]	; 28afc <ftello64@plt+0x1748c>
   28aac:	bl	11664 <__assert_fail@plt>
   28ab0:	ldr	r3, [pc, #56]	; 28af0 <ftello64@plt+0x17480>
   28ab4:	mov	r2, #172	; 0xac
   28ab8:	ldr	r1, [pc, #52]	; 28af4 <ftello64@plt+0x17484>
   28abc:	ldr	r0, [pc, #60]	; 28b00 <ftello64@plt+0x17490>
   28ac0:	bl	11664 <__assert_fail@plt>
   28ac4:	ldr	r3, [sp, #28]
   28ac8:	cmp	r3, #0
   28acc:	bne	28a10 <ftello64@plt+0x173a0>
   28ad0:	mov	r0, r4
   28ad4:	add	sp, sp, #56	; 0x38
   28ad8:	pop	{r4, r5, r6, r7, r8, pc}
   28adc:	mov	r0, r4
   28ae0:	bl	114fc <strlen@plt>
   28ae4:	mov	r4, r0
   28ae8:	b	28ad0 <ftello64@plt+0x17460>
   28aec:	andeq	sl, r2, r0, lsr #13
   28af0:	andeq	sl, r2, r0, ror #13
   28af4:	andeq	r9, r2, r0, ror pc
   28af8:	andeq	r9, r2, r0, lsl #31
   28afc:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   28b00:			; <UNDEFINED> instruction: 0x00029fb0
   28b04:	push	{r4, r5, r6, lr}
   28b08:	mov	r6, r1
   28b0c:	mov	r4, r2
   28b10:	mov	r1, #0
   28b14:	bl	115c8 <setlocale@plt>
   28b18:	subs	r5, r0, #0
   28b1c:	beq	28b40 <ftello64@plt+0x174d0>
   28b20:	mov	r0, r5
   28b24:	bl	114fc <strlen@plt>
   28b28:	cmp	r4, r0
   28b2c:	bhi	28b58 <ftello64@plt+0x174e8>
   28b30:	cmp	r4, #0
   28b34:	bne	28b70 <ftello64@plt+0x17500>
   28b38:	mov	r0, #34	; 0x22
   28b3c:	pop	{r4, r5, r6, pc}
   28b40:	cmp	r4, #0
   28b44:	beq	28b94 <ftello64@plt+0x17524>
   28b48:	mov	r3, #0
   28b4c:	strb	r3, [r6]
   28b50:	mov	r0, #22
   28b54:	pop	{r4, r5, r6, pc}
   28b58:	add	r2, r0, #1
   28b5c:	mov	r1, r5
   28b60:	mov	r0, r6
   28b64:	bl	1134c <memcpy@plt>
   28b68:	mov	r0, #0
   28b6c:	pop	{r4, r5, r6, pc}
   28b70:	sub	r4, r4, #1
   28b74:	mov	r2, r4
   28b78:	mov	r1, r5
   28b7c:	mov	r0, r6
   28b80:	bl	1134c <memcpy@plt>
   28b84:	mov	r3, #0
   28b88:	strb	r3, [r6, r4]
   28b8c:	mov	r0, #34	; 0x22
   28b90:	pop	{r4, r5, r6, pc}
   28b94:	mov	r0, #22
   28b98:	pop	{r4, r5, r6, pc}
   28b9c:	push	{r4, lr}
   28ba0:	mov	r1, #0
   28ba4:	bl	115c8 <setlocale@plt>
   28ba8:	pop	{r4, pc}
   28bac:	subs	r2, r1, #1
   28bb0:	bxeq	lr
   28bb4:	bcc	28d8c <ftello64@plt+0x1771c>
   28bb8:	cmp	r0, r1
   28bbc:	bls	28d70 <ftello64@plt+0x17700>
   28bc0:	tst	r1, r2
   28bc4:	beq	28d7c <ftello64@plt+0x1770c>
   28bc8:	clz	r3, r0
   28bcc:	clz	r2, r1
   28bd0:	sub	r3, r2, r3
   28bd4:	rsbs	r3, r3, #31
   28bd8:	addne	r3, r3, r3, lsl #1
   28bdc:	mov	r2, #0
   28be0:	addne	pc, pc, r3, lsl #2
   28be4:	nop			; (mov r0, r0)
   28be8:	cmp	r0, r1, lsl #31
   28bec:	adc	r2, r2, r2
   28bf0:	subcs	r0, r0, r1, lsl #31
   28bf4:	cmp	r0, r1, lsl #30
   28bf8:	adc	r2, r2, r2
   28bfc:	subcs	r0, r0, r1, lsl #30
   28c00:	cmp	r0, r1, lsl #29
   28c04:	adc	r2, r2, r2
   28c08:	subcs	r0, r0, r1, lsl #29
   28c0c:	cmp	r0, r1, lsl #28
   28c10:	adc	r2, r2, r2
   28c14:	subcs	r0, r0, r1, lsl #28
   28c18:	cmp	r0, r1, lsl #27
   28c1c:	adc	r2, r2, r2
   28c20:	subcs	r0, r0, r1, lsl #27
   28c24:	cmp	r0, r1, lsl #26
   28c28:	adc	r2, r2, r2
   28c2c:	subcs	r0, r0, r1, lsl #26
   28c30:	cmp	r0, r1, lsl #25
   28c34:	adc	r2, r2, r2
   28c38:	subcs	r0, r0, r1, lsl #25
   28c3c:	cmp	r0, r1, lsl #24
   28c40:	adc	r2, r2, r2
   28c44:	subcs	r0, r0, r1, lsl #24
   28c48:	cmp	r0, r1, lsl #23
   28c4c:	adc	r2, r2, r2
   28c50:	subcs	r0, r0, r1, lsl #23
   28c54:	cmp	r0, r1, lsl #22
   28c58:	adc	r2, r2, r2
   28c5c:	subcs	r0, r0, r1, lsl #22
   28c60:	cmp	r0, r1, lsl #21
   28c64:	adc	r2, r2, r2
   28c68:	subcs	r0, r0, r1, lsl #21
   28c6c:	cmp	r0, r1, lsl #20
   28c70:	adc	r2, r2, r2
   28c74:	subcs	r0, r0, r1, lsl #20
   28c78:	cmp	r0, r1, lsl #19
   28c7c:	adc	r2, r2, r2
   28c80:	subcs	r0, r0, r1, lsl #19
   28c84:	cmp	r0, r1, lsl #18
   28c88:	adc	r2, r2, r2
   28c8c:	subcs	r0, r0, r1, lsl #18
   28c90:	cmp	r0, r1, lsl #17
   28c94:	adc	r2, r2, r2
   28c98:	subcs	r0, r0, r1, lsl #17
   28c9c:	cmp	r0, r1, lsl #16
   28ca0:	adc	r2, r2, r2
   28ca4:	subcs	r0, r0, r1, lsl #16
   28ca8:	cmp	r0, r1, lsl #15
   28cac:	adc	r2, r2, r2
   28cb0:	subcs	r0, r0, r1, lsl #15
   28cb4:	cmp	r0, r1, lsl #14
   28cb8:	adc	r2, r2, r2
   28cbc:	subcs	r0, r0, r1, lsl #14
   28cc0:	cmp	r0, r1, lsl #13
   28cc4:	adc	r2, r2, r2
   28cc8:	subcs	r0, r0, r1, lsl #13
   28ccc:	cmp	r0, r1, lsl #12
   28cd0:	adc	r2, r2, r2
   28cd4:	subcs	r0, r0, r1, lsl #12
   28cd8:	cmp	r0, r1, lsl #11
   28cdc:	adc	r2, r2, r2
   28ce0:	subcs	r0, r0, r1, lsl #11
   28ce4:	cmp	r0, r1, lsl #10
   28ce8:	adc	r2, r2, r2
   28cec:	subcs	r0, r0, r1, lsl #10
   28cf0:	cmp	r0, r1, lsl #9
   28cf4:	adc	r2, r2, r2
   28cf8:	subcs	r0, r0, r1, lsl #9
   28cfc:	cmp	r0, r1, lsl #8
   28d00:	adc	r2, r2, r2
   28d04:	subcs	r0, r0, r1, lsl #8
   28d08:	cmp	r0, r1, lsl #7
   28d0c:	adc	r2, r2, r2
   28d10:	subcs	r0, r0, r1, lsl #7
   28d14:	cmp	r0, r1, lsl #6
   28d18:	adc	r2, r2, r2
   28d1c:	subcs	r0, r0, r1, lsl #6
   28d20:	cmp	r0, r1, lsl #5
   28d24:	adc	r2, r2, r2
   28d28:	subcs	r0, r0, r1, lsl #5
   28d2c:	cmp	r0, r1, lsl #4
   28d30:	adc	r2, r2, r2
   28d34:	subcs	r0, r0, r1, lsl #4
   28d38:	cmp	r0, r1, lsl #3
   28d3c:	adc	r2, r2, r2
   28d40:	subcs	r0, r0, r1, lsl #3
   28d44:	cmp	r0, r1, lsl #2
   28d48:	adc	r2, r2, r2
   28d4c:	subcs	r0, r0, r1, lsl #2
   28d50:	cmp	r0, r1, lsl #1
   28d54:	adc	r2, r2, r2
   28d58:	subcs	r0, r0, r1, lsl #1
   28d5c:	cmp	r0, r1
   28d60:	adc	r2, r2, r2
   28d64:	subcs	r0, r0, r1
   28d68:	mov	r0, r2
   28d6c:	bx	lr
   28d70:	moveq	r0, #1
   28d74:	movne	r0, #0
   28d78:	bx	lr
   28d7c:	clz	r2, r1
   28d80:	rsb	r2, r2, #31
   28d84:	lsr	r0, r0, r2
   28d88:	bx	lr
   28d8c:	cmp	r0, #0
   28d90:	mvnne	r0, #0
   28d94:	b	290cc <ftello64@plt+0x17a5c>
   28d98:	cmp	r1, #0
   28d9c:	beq	28d8c <ftello64@plt+0x1771c>
   28da0:	push	{r0, r1, lr}
   28da4:	bl	28bac <ftello64@plt+0x1753c>
   28da8:	pop	{r1, r2, lr}
   28dac:	mul	r3, r2, r0
   28db0:	sub	r1, r1, r3
   28db4:	bx	lr
   28db8:	cmp	r1, #0
   28dbc:	beq	28fc8 <ftello64@plt+0x17958>
   28dc0:	eor	ip, r0, r1
   28dc4:	rsbmi	r1, r1, #0
   28dc8:	subs	r2, r1, #1
   28dcc:	beq	28f94 <ftello64@plt+0x17924>
   28dd0:	movs	r3, r0
   28dd4:	rsbmi	r3, r0, #0
   28dd8:	cmp	r3, r1
   28ddc:	bls	28fa0 <ftello64@plt+0x17930>
   28de0:	tst	r1, r2
   28de4:	beq	28fb0 <ftello64@plt+0x17940>
   28de8:	clz	r2, r3
   28dec:	clz	r0, r1
   28df0:	sub	r2, r0, r2
   28df4:	rsbs	r2, r2, #31
   28df8:	addne	r2, r2, r2, lsl #1
   28dfc:	mov	r0, #0
   28e00:	addne	pc, pc, r2, lsl #2
   28e04:	nop			; (mov r0, r0)
   28e08:	cmp	r3, r1, lsl #31
   28e0c:	adc	r0, r0, r0
   28e10:	subcs	r3, r3, r1, lsl #31
   28e14:	cmp	r3, r1, lsl #30
   28e18:	adc	r0, r0, r0
   28e1c:	subcs	r3, r3, r1, lsl #30
   28e20:	cmp	r3, r1, lsl #29
   28e24:	adc	r0, r0, r0
   28e28:	subcs	r3, r3, r1, lsl #29
   28e2c:	cmp	r3, r1, lsl #28
   28e30:	adc	r0, r0, r0
   28e34:	subcs	r3, r3, r1, lsl #28
   28e38:	cmp	r3, r1, lsl #27
   28e3c:	adc	r0, r0, r0
   28e40:	subcs	r3, r3, r1, lsl #27
   28e44:	cmp	r3, r1, lsl #26
   28e48:	adc	r0, r0, r0
   28e4c:	subcs	r3, r3, r1, lsl #26
   28e50:	cmp	r3, r1, lsl #25
   28e54:	adc	r0, r0, r0
   28e58:	subcs	r3, r3, r1, lsl #25
   28e5c:	cmp	r3, r1, lsl #24
   28e60:	adc	r0, r0, r0
   28e64:	subcs	r3, r3, r1, lsl #24
   28e68:	cmp	r3, r1, lsl #23
   28e6c:	adc	r0, r0, r0
   28e70:	subcs	r3, r3, r1, lsl #23
   28e74:	cmp	r3, r1, lsl #22
   28e78:	adc	r0, r0, r0
   28e7c:	subcs	r3, r3, r1, lsl #22
   28e80:	cmp	r3, r1, lsl #21
   28e84:	adc	r0, r0, r0
   28e88:	subcs	r3, r3, r1, lsl #21
   28e8c:	cmp	r3, r1, lsl #20
   28e90:	adc	r0, r0, r0
   28e94:	subcs	r3, r3, r1, lsl #20
   28e98:	cmp	r3, r1, lsl #19
   28e9c:	adc	r0, r0, r0
   28ea0:	subcs	r3, r3, r1, lsl #19
   28ea4:	cmp	r3, r1, lsl #18
   28ea8:	adc	r0, r0, r0
   28eac:	subcs	r3, r3, r1, lsl #18
   28eb0:	cmp	r3, r1, lsl #17
   28eb4:	adc	r0, r0, r0
   28eb8:	subcs	r3, r3, r1, lsl #17
   28ebc:	cmp	r3, r1, lsl #16
   28ec0:	adc	r0, r0, r0
   28ec4:	subcs	r3, r3, r1, lsl #16
   28ec8:	cmp	r3, r1, lsl #15
   28ecc:	adc	r0, r0, r0
   28ed0:	subcs	r3, r3, r1, lsl #15
   28ed4:	cmp	r3, r1, lsl #14
   28ed8:	adc	r0, r0, r0
   28edc:	subcs	r3, r3, r1, lsl #14
   28ee0:	cmp	r3, r1, lsl #13
   28ee4:	adc	r0, r0, r0
   28ee8:	subcs	r3, r3, r1, lsl #13
   28eec:	cmp	r3, r1, lsl #12
   28ef0:	adc	r0, r0, r0
   28ef4:	subcs	r3, r3, r1, lsl #12
   28ef8:	cmp	r3, r1, lsl #11
   28efc:	adc	r0, r0, r0
   28f00:	subcs	r3, r3, r1, lsl #11
   28f04:	cmp	r3, r1, lsl #10
   28f08:	adc	r0, r0, r0
   28f0c:	subcs	r3, r3, r1, lsl #10
   28f10:	cmp	r3, r1, lsl #9
   28f14:	adc	r0, r0, r0
   28f18:	subcs	r3, r3, r1, lsl #9
   28f1c:	cmp	r3, r1, lsl #8
   28f20:	adc	r0, r0, r0
   28f24:	subcs	r3, r3, r1, lsl #8
   28f28:	cmp	r3, r1, lsl #7
   28f2c:	adc	r0, r0, r0
   28f30:	subcs	r3, r3, r1, lsl #7
   28f34:	cmp	r3, r1, lsl #6
   28f38:	adc	r0, r0, r0
   28f3c:	subcs	r3, r3, r1, lsl #6
   28f40:	cmp	r3, r1, lsl #5
   28f44:	adc	r0, r0, r0
   28f48:	subcs	r3, r3, r1, lsl #5
   28f4c:	cmp	r3, r1, lsl #4
   28f50:	adc	r0, r0, r0
   28f54:	subcs	r3, r3, r1, lsl #4
   28f58:	cmp	r3, r1, lsl #3
   28f5c:	adc	r0, r0, r0
   28f60:	subcs	r3, r3, r1, lsl #3
   28f64:	cmp	r3, r1, lsl #2
   28f68:	adc	r0, r0, r0
   28f6c:	subcs	r3, r3, r1, lsl #2
   28f70:	cmp	r3, r1, lsl #1
   28f74:	adc	r0, r0, r0
   28f78:	subcs	r3, r3, r1, lsl #1
   28f7c:	cmp	r3, r1
   28f80:	adc	r0, r0, r0
   28f84:	subcs	r3, r3, r1
   28f88:	cmp	ip, #0
   28f8c:	rsbmi	r0, r0, #0
   28f90:	bx	lr
   28f94:	teq	ip, r0
   28f98:	rsbmi	r0, r0, #0
   28f9c:	bx	lr
   28fa0:	movcc	r0, #0
   28fa4:	asreq	r0, ip, #31
   28fa8:	orreq	r0, r0, #1
   28fac:	bx	lr
   28fb0:	clz	r2, r1
   28fb4:	rsb	r2, r2, #31
   28fb8:	cmp	ip, #0
   28fbc:	lsr	r0, r3, r2
   28fc0:	rsbmi	r0, r0, #0
   28fc4:	bx	lr
   28fc8:	cmp	r0, #0
   28fcc:	mvngt	r0, #-2147483648	; 0x80000000
   28fd0:	movlt	r0, #-2147483648	; 0x80000000
   28fd4:	b	290cc <ftello64@plt+0x17a5c>
   28fd8:	cmp	r1, #0
   28fdc:	beq	28fc8 <ftello64@plt+0x17958>
   28fe0:	push	{r0, r1, lr}
   28fe4:	bl	28dc0 <ftello64@plt+0x17750>
   28fe8:	pop	{r1, r2, lr}
   28fec:	mul	r3, r2, r0
   28ff0:	sub	r1, r1, r3
   28ff4:	bx	lr
   28ff8:	cmp	r3, #0
   28ffc:	cmpeq	r2, #0
   29000:	bne	29024 <ftello64@plt+0x179b4>
   29004:	cmp	r1, #0
   29008:	movlt	r1, #-2147483648	; 0x80000000
   2900c:	movlt	r0, #0
   29010:	blt	29020 <ftello64@plt+0x179b0>
   29014:	cmpeq	r0, #0
   29018:	mvnne	r1, #-2147483648	; 0x80000000
   2901c:	mvnne	r0, #0
   29020:	b	290cc <ftello64@plt+0x17a5c>
   29024:	sub	sp, sp, #8
   29028:	push	{sp, lr}
   2902c:	cmp	r1, #0
   29030:	blt	29050 <ftello64@plt+0x179e0>
   29034:	cmp	r3, #0
   29038:	blt	29084 <ftello64@plt+0x17a14>
   2903c:	bl	290dc <ftello64@plt+0x17a6c>
   29040:	ldr	lr, [sp, #4]
   29044:	add	sp, sp, #8
   29048:	pop	{r2, r3}
   2904c:	bx	lr
   29050:	rsbs	r0, r0, #0
   29054:	sbc	r1, r1, r1, lsl #1
   29058:	cmp	r3, #0
   2905c:	blt	290a8 <ftello64@plt+0x17a38>
   29060:	bl	290dc <ftello64@plt+0x17a6c>
   29064:	ldr	lr, [sp, #4]
   29068:	add	sp, sp, #8
   2906c:	pop	{r2, r3}
   29070:	rsbs	r0, r0, #0
   29074:	sbc	r1, r1, r1, lsl #1
   29078:	rsbs	r2, r2, #0
   2907c:	sbc	r3, r3, r3, lsl #1
   29080:	bx	lr
   29084:	rsbs	r2, r2, #0
   29088:	sbc	r3, r3, r3, lsl #1
   2908c:	bl	290dc <ftello64@plt+0x17a6c>
   29090:	ldr	lr, [sp, #4]
   29094:	add	sp, sp, #8
   29098:	pop	{r2, r3}
   2909c:	rsbs	r0, r0, #0
   290a0:	sbc	r1, r1, r1, lsl #1
   290a4:	bx	lr
   290a8:	rsbs	r2, r2, #0
   290ac:	sbc	r3, r3, r3, lsl #1
   290b0:	bl	290dc <ftello64@plt+0x17a6c>
   290b4:	ldr	lr, [sp, #4]
   290b8:	add	sp, sp, #8
   290bc:	pop	{r2, r3}
   290c0:	rsbs	r2, r2, #0
   290c4:	sbc	r3, r3, r3, lsl #1
   290c8:	bx	lr
   290cc:	push	{r1, lr}
   290d0:	mov	r0, #8
   290d4:	bl	112a4 <raise@plt>
   290d8:	pop	{r1, pc}
   290dc:	cmp	r1, r3
   290e0:	push	{r4, r5, r6, r7, r8, r9, lr}
   290e4:	cmpeq	r0, r2
   290e8:	mov	r4, r0
   290ec:	mov	r5, r1
   290f0:	ldr	r9, [sp, #28]
   290f4:	movcc	r0, #0
   290f8:	movcc	r1, #0
   290fc:	bcc	291f4 <ftello64@plt+0x17b84>
   29100:	cmp	r3, #0
   29104:	clzeq	ip, r2
   29108:	clzne	ip, r3
   2910c:	addeq	ip, ip, #32
   29110:	cmp	r5, #0
   29114:	clzeq	r1, r4
   29118:	addeq	r1, r1, #32
   2911c:	clzne	r1, r5
   29120:	sub	ip, ip, r1
   29124:	sub	lr, ip, #32
   29128:	lsl	r7, r3, ip
   2912c:	rsb	r8, ip, #32
   29130:	orr	r7, r7, r2, lsl lr
   29134:	orr	r7, r7, r2, lsr r8
   29138:	lsl	r6, r2, ip
   2913c:	cmp	r5, r7
   29140:	cmpeq	r4, r6
   29144:	movcc	r0, #0
   29148:	movcc	r1, #0
   2914c:	bcc	29168 <ftello64@plt+0x17af8>
   29150:	mov	r3, #1
   29154:	subs	r4, r4, r6
   29158:	lsl	r1, r3, lr
   2915c:	lsl	r0, r3, ip
   29160:	orr	r1, r1, r3, lsr r8
   29164:	sbc	r5, r5, r7
   29168:	cmp	ip, #0
   2916c:	beq	291f4 <ftello64@plt+0x17b84>
   29170:	lsrs	r3, r7, #1
   29174:	rrx	r2, r6
   29178:	mov	r6, ip
   2917c:	b	291a0 <ftello64@plt+0x17b30>
   29180:	subs	r4, r4, r2
   29184:	sbc	r5, r5, r3
   29188:	adds	r4, r4, r4
   2918c:	adc	r5, r5, r5
   29190:	adds	r4, r4, #1
   29194:	adc	r5, r5, #0
   29198:	subs	r6, r6, #1
   2919c:	beq	291bc <ftello64@plt+0x17b4c>
   291a0:	cmp	r5, r3
   291a4:	cmpeq	r4, r2
   291a8:	bcs	29180 <ftello64@plt+0x17b10>
   291ac:	adds	r4, r4, r4
   291b0:	adc	r5, r5, r5
   291b4:	subs	r6, r6, #1
   291b8:	bne	291a0 <ftello64@plt+0x17b30>
   291bc:	lsr	r6, r4, ip
   291c0:	lsr	r7, r5, ip
   291c4:	orr	r6, r6, r5, lsl r8
   291c8:	adds	r2, r0, r4
   291cc:	orr	r6, r6, r5, lsr lr
   291d0:	adc	r3, r1, r5
   291d4:	lsl	r1, r7, ip
   291d8:	orr	r1, r1, r6, lsl lr
   291dc:	lsl	r0, r6, ip
   291e0:	orr	r1, r1, r6, lsr r8
   291e4:	subs	r0, r2, r0
   291e8:	mov	r4, r6
   291ec:	mov	r5, r7
   291f0:	sbc	r1, r3, r1
   291f4:	cmp	r9, #0
   291f8:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   291fc:	strd	r4, [r9]
   29200:	pop	{r4, r5, r6, r7, r8, r9, pc}
   29204:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   29208:	mov	r7, r0
   2920c:	ldr	r6, [pc, #72]	; 2925c <ftello64@plt+0x17bec>
   29210:	ldr	r5, [pc, #72]	; 29260 <ftello64@plt+0x17bf0>
   29214:	add	r6, pc, r6
   29218:	add	r5, pc, r5
   2921c:	sub	r6, r6, r5
   29220:	mov	r8, r1
   29224:	mov	r9, r2
   29228:	bl	11254 <pthread_mutex_unlock@plt-0x20>
   2922c:	asrs	r6, r6, #2
   29230:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   29234:	mov	r4, #0
   29238:	add	r4, r4, #1
   2923c:	ldr	r3, [r5], #4
   29240:	mov	r2, r9
   29244:	mov	r1, r8
   29248:	mov	r0, r7
   2924c:	blx	r3
   29250:	cmp	r6, r4
   29254:	bne	29238 <ftello64@plt+0x17bc8>
   29258:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2925c:	strdeq	r1, [r1], -r4
   29260:	andeq	r1, r1, ip, ror #25
   29264:	bx	lr
   29268:	ldr	r3, [pc, #12]	; 2927c <ftello64@plt+0x17c0c>
   2926c:	mov	r1, #0
   29270:	add	r3, pc, r3
   29274:	ldr	r2, [r3]
   29278:	b	11538 <__cxa_atexit@plt>
   2927c:	strdeq	r1, [r1], -r4

Disassembly of section .fini:

00029280 <.fini>:
   29280:	push	{r3, lr}
   29284:	pop	{r3, pc}
