Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Aug 25 16:25:42 2022
| Host         : sim-ro running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
| Design       : XADCdemo
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              75 |           30 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------+-------------------------------+------------------+----------------+--------------+
|      Clock Signal     |      Enable Signal     |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+------------------------+-------------------------------+------------------+----------------+--------------+
|  segment1/XLXI_47/CLK |                        |                               |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG  | m_b2d/data             |                               |                6 |             11 |         1.83 |
|  CLK100MHZ_IBUF_BUFG  | m_b2d/sseg_data        | m_b2d/FSM_onehot_state_reg[2] |                3 |             15 |         5.00 |
|  CLK100MHZ_IBUF_BUFG  | XLXI_7/drdy_out        |                               |                5 |             15 |         3.00 |
|  CLK100MHZ_IBUF_BUFG  | m_b2d/dout[15]_i_1_n_0 |                               |                6 |             16 |         2.67 |
|  CLK100MHZ_IBUF_BUFG  | m_b2d/data             | m_b2d/byte_count[0]_i_1_n_0   |               16 |             20 |         1.25 |
|  CLK100MHZ_IBUF_BUFG  | m_b2d/div[28]_i_1_n_0  |                               |               13 |             33 |         2.54 |
|  CLK100MHZ_IBUF_BUFG  | count                  | count0                        |                9 |             33 |         3.67 |
|  CLK100MHZ_IBUF_BUFG  |                        |                               |               18 |             43 |         2.39 |
+-----------------------+------------------------+-------------------------------+------------------+----------------+--------------+


