
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 366.977 ; gain = 98.973
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.runs/synth_1/.Xil/Vivado-11548-LAPTOP-NJE0O93L/realtime/clk_wiz_0_stub.v:5' bound to instance 'A1' of component 'clk_wiz_0' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/top.vhd:78]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.runs/synth_1/.Xil/Vivado-11548-LAPTOP-NJE0O93L/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.runs/synth_1/.Xil/Vivado-11548-LAPTOP-NJE0O93L/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-3491] module 'VGA' declared at 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/vga.vhd:28' bound to instance 'A2' of component 'vga' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'VGA' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/vga.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'VGA' (2#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/vga.vhd:40]
INFO: [Synth 8-3491] module 'Ball' declared at 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/Ball.vhd:36' bound to instance 'A3' of component 'ball' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'Ball' [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/Ball.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Ball' (3#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/Ball.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 419.059 ; gain = 151.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 419.059 ; gain = 151.055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.runs/synth_1/.Xil/Vivado-11548-LAPTOP-NJE0O93L/dcp1/clk_wiz_0_in_context.xdc] for cell 'A1'
Finished Parsing XDC File [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.runs/synth_1/.Xil/Vivado-11548-LAPTOP-NJE0O93L/dcp1/clk_wiz_0_in_context.xdc] for cell 'A1'
Parsing XDC File [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'green4'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'blue2'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'blue3'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'blue4'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'red1'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'red2'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'red3'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'red4'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'green1'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'green2'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'green3'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'blue1'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'red1'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'red2'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'red3'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'red4'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'green1'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'green2'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'green3'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'green4'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'blue1'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'blue2'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'blue3'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'blue4'. [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc:46]
Finished Parsing XDC File [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/constrs_1/new/ding_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 758.984 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 758.984 ; gain = 490.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 758.984 ; gain = 490.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  {D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.runs/synth_1/.Xil/Vivado-11548-LAPTOP-NJE0O93L/dcp1/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  {D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.runs/synth_1/.Xil/Vivado-11548-LAPTOP-NJE0O93L/dcp1/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for A1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 758.984 ; gain = 490.980
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element hcount_reg was removed.  [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/vga.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element vcount_reg was removed.  [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/vga.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 758.984 ; gain = 490.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	  12 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module Ball 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     31 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/Ball.vhd:67]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/Ball.vhd:67]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/Ball.vhd:67]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/Ball.vhd:67]
DSP Debug: swapped A/B pins for adder 000001F3B8FF24F0
WARNING: [Synth 8-6014] Unused sequential element A2/hcount_reg was removed.  [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/vga.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element A2/vcount_reg was removed.  [D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.srcs/sources_1/new/vga.vhd:46]
DSP Report: Generating DSP A3/red4, operation Mode is: A*B.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: Generating DSP A3/red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: Generating DSP A3/red4, operation Mode is: A*B.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: Generating DSP A3/red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: Generating DSP A3/red4, operation Mode is: A*B.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: Generating DSP A3/red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: Generating DSP A3/red4, operation Mode is: A*B.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: Generating DSP A3/red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: Generating DSP A3/red4, operation Mode is: A*B.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: Generating DSP A3/red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: Generating DSP A3/red4, operation Mode is: A*B.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: Generating DSP A3/red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: Generating DSP A3/red4, operation Mode is: A*B.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: Generating DSP A3/red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: Generating DSP A3/red4, operation Mode is: A*B.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: Generating DSP A3/red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
DSP Report: operator A3/red4 is absorbed into DSP A3/red4.
INFO: [Synth 8-3886] merging instance 'A3/blue_reg[0]' (FDRE) to 'A3/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'A3/blue_reg[1]' (FDRE) to 'A3/blue_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A3/blue_reg[2] )
INFO: [Synth 8-3886] merging instance 'A3/green_reg[0]' (FDRE) to 'A3/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'A3/green_reg[2]' (FDRE) to 'A3/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'A3/red_reg[0]' (FDRE) to 'A3/red_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A3/red_reg[2] )
INFO: [Synth 8-3886] merging instance 'A2/blue_reg[0]' (FD) to 'A2/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'A2/blue_reg[1]' (FD) to 'A2/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'A2/blue_reg[2]' (FD) to 'A2/green_reg[2]'
INFO: [Synth 8-3886] merging instance 'A2/green_reg[0]' (FD) to 'A2/green_reg[2]'
INFO: [Synth 8-3886] merging instance 'A2/green_reg[2]' (FD) to 'A2/red_reg[2]'
INFO: [Synth 8-3886] merging instance 'A2/red_reg[0]' (FD) to 'A2/red_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A2/red_reg[2] )
WARNING: [Synth 8-3332] Sequential element (A3/blue_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (A3/red_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (A2/red_reg[2]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 758.984 ; gain = 490.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'A1/clk_out1' to pin 'A1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 801.414 ; gain = 533.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 835.895 ; gain = 567.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 844.922 ; gain = 576.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_64 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_116 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_582 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_609 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module A1 has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 844.922 ; gain = 576.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 844.922 ; gain = 576.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 844.922 ; gain = 576.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 844.922 ; gain = 576.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 844.922 ; gain = 576.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 844.922 ; gain = 576.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    92|
|3     |DSP48E1   |    12|
|4     |LUT1      |   107|
|5     |LUT2      |   251|
|6     |LUT3      |    51|
|7     |LUT4      |    70|
|8     |LUT5      |    52|
|9     |LUT6      |   107|
|10    |FDRE      |    32|
|11    |OBUF      |    14|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   790|
|2     |  A2     |VGA    |   303|
|3     |  A3     |Ball   |   471|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 844.922 ; gain = 576.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 844.922 ; gain = 236.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 844.922 ; gain = 576.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 32 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 844.922 ; gain = 588.387
INFO: [Common 17-1381] The checkpoint 'D:/Documenten/Avans 2017-2018/Blok 8/Pong/Spelweergave deadline/Test_Bal_formule/Test_Bal_formule.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 844.922 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 15 15:41:00 2018...
