**PM0253 Revision history**

## **5 Revision history**

**Table 110. Document revision history**

| Date        | Revision | Changes                                                                                                                                                                                                                                                                           |
|-------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 18-Dec-2015 | 1        | Initial release.                                                                                                                                                                                                                                                                  |
| 22-Apr-2016 | 2        | Updated Table 11: STM32F746xx/STM32F756xx Cortex®-M7<br>configuration title.<br>Added Table 12: STM32F76xxx/STM32F77xxx Cortex®-M7<br>configuration.<br>In Section 2.3.2: Memory system ordering of memory accesses<br>updated link to section 2.3.4: software ordering of memory |
|             |          | accesses.                                                                                                                                                                                                                                                                         |
| 02-Feb-2017 | 3        | Added Table 13: STM32F72xxx/STM32F73xxx Cortex®-M7<br>configuration.                                                                                                                                                                                                              |
| 14-Nov-2017 | 4        | Added STM32H7 Series in the whole document.<br>Added Table 14: STM32H7 Series Cortex®-M7 configuration.                                                                                                                                                                           |
| 15-Jun-2019 | 5        | Updated DREGION function description in Table 85: TYPE bit<br>assignments.<br>Added Section 4.7.7: Enabling and clearing FPU exception<br>interrupts.                                                                                                                             |

## **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to *www.st.com/trademarks*. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved

254/254 PM0253 Rev 5