#include "asm/csr.h"

#define FW_JUMP_ADDR 0x22000

extern unsigned long log2roundup(unsigned long x);
extern unsigned long read_csr_num(int csr_num);
extern void write_csr_num(int csr_num, unsigned long val);


int sbi_set_pmp(int reg_idx, unsigned long start, unsigned long size, unsigned long prot)
{
	int order;
	int pmpcfg_csr, pmpcfg_shift, pmpaddr_csr;
	unsigned long cfgmask, pmpcfg;
	unsigned long addrmask, pmpaddr;

	if (reg_idx > MAX_CSR_PMP)
		return -1;

	order = log2roundup(size);
	if (order < PMP_SHIFT)
		return -1;

	pmpaddr = start >> PMP_SHIFT;

	/* å¯¹äºRV64ï¼Œå¯¹åº”çš„cfgå¯„å­˜å™¨æ˜¯pmpcfg0ï¼Œpmpcfg2ï¼Œpmpcfg4... */
	pmpcfg_csr   = (CSR_PMPCFG0 + (reg_idx >> 2)) & ~1;
	pmpcfg_shift = (reg_idx & 7) << 3;

	pmpaddr_csr = CSR_PMPADDR0 + reg_idx;

	/* é…ç½®cfgä¸­çš„Aå­—æ®µï¼ŒNA4è¡¨ç¤ºåªæœ‰4bytesçš„åŒºåŸŸ */
	prot &= ~PMP_A;
	prot |= (order == PMP_SHIFT) ? PMP_A_NA4 : PMP_A_NAPOT;

	/* é…ç½®cfgä¸­çš„prot */
	cfgmask = ~(0xffUL << pmpcfg_shift);
	pmpcfg	= (read_csr_num(pmpcfg_csr) & cfgmask);
	pmpcfg |= ((prot << pmpcfg_shift) & ~cfgmask);

	/* 
	 * é…ç½®PMP address
	 * å½“oder == 2æ—¶ï¼ŒAä½¿ç”¨PMP_A_NA4, pmpaddrç›´æ¥ä½¿ç”¨start>>2
	 * å½“oder > 2æ—¶ï¼ŒAä½¿ç”¨PMP_A_NAPOTï¼Œéœ€è¦é‡æ–°é…ç½®pmpaddr
	 */
	if (order > PMP_SHIFT)
	{
		if (order == RISCV_XLEN) {
			pmpaddr = -1UL;
		} else {
			/*
			 * è‹¥pmpaddrå€¼ä¸ºy...y01...1ï¼Œè®¾è¿ç»­1çš„ä¸ªæ•°ä¸ºn,
			 * åˆ™è¯¥PMP entryæ‰€æ§åˆ¶çš„åœ°å€ç©ºé—´ä¸ºä»y...y00...0å¼€å§‹çš„2^{n+3}ä¸ªå­—èŠ?			 * å‚è€ƒRSIC-Væ‰‹å†Œ
			 */ 
			addrmask = (1UL << (order - PMP_SHIFT)) - 1;
			pmpaddr	 &= ~addrmask;
			pmpaddr |= (addrmask >> 1);
		}
	}


	/* å†™CSRå¯„å­˜å™?*/
	write_csr_num(pmpaddr_csr, pmpaddr);
	write_csr_num(pmpcfg_csr, pmpcfg);

	return 0;
}


/*
 * è¿è¡Œåœ¨Mæ¨¡å¼
 */
void sbi_main(void)
{
	unsigned long val;

	/*
	 * é…ç½®PMP
	 * æ‰€æœ‰åœ°å€ç©ºé—´éƒ½å¯ä»¥è®¿é—®	 */
	sbi_set_pmp(0, 0, -1UL, PMP_RWX);
    

	/* è®¾ç½®è·³è½¬æ¨¡å¼ä¸ºSæ¨¡å¼ */
	val = read_csr(mstatus);
	val = INSERT_FIELD(val, MSTATUS_MPP, PRV_S);
	val = INSERT_FIELD(val, MSTATUS_MPIE, 0);
	write_csr(mstatus, val);
    
	/* è®¾ç½®Mæ¨¡å¼çš„Exception Program Counterï¼Œç”¨äºmretè·³è½¬ */
	write_csr(mepc, FW_JUMP_ADDR);
	write_csr(mtvec, 0x20000);
    
	/* è®¾ç½®Sæ¨¡å¼å¼‚å¸¸å‘é‡è¡¨å…¥å£åœ°å€ */
	write_csr(stvec, FW_JUMP_ADDR);
    
	/* å…³é—­Sæ¨¡å¼çš„ä¸­æ–­ */
	write_csr(sie, 0);
	/* å…³é—­Sæ¨¡å¼çš„é¡µè¡¨æ¢ */
	write_csr(satp, 0);

	/* åˆ‡æ¢åˆ°Sæ¨¡å¼ */
	asm volatile("mret");
}
