============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Dec 05 2018  10:31:07 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1           8   18.772    gscl45nm 
AOI21X1          1    2.816    gscl45nm 
AOI22X1          1    3.285    gscl45nm 
BUFX2           22   51.623    gscl45nm 
DFFSR           16  165.194    gscl45nm 
HAX1            11   51.623    gscl45nm 
INVX1           27   38.013    gscl45nm 
MUX2X1          15   56.316    gscl45nm 
NAND2X1          4    7.509    gscl45nm 
NAND3X1          1    2.346    gscl45nm 
NOR3X1           2    5.632    gscl45nm 
OAI21X1          8   22.526    gscl45nm 
OR2X1            6   14.079    gscl45nm 
XNOR2X1          3   14.079    gscl45nm 
XOR2X1           3   14.079    gscl45nm 
----------------------------------------
total          128  467.892             


                                    
   Type    Instances   Area  Area % 
------------------------------------
sequential        16 165.194   35.3 
inverter          27  38.013    8.1 
buffer            22  51.623   11.0 
logic             63 213.062   45.5 
------------------------------------
total            128 467.892  100.0 

