GowinSynthesis start
Running parser ...
Analyzing VHDL file 'G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\clk50.vhd'
Analyzing entity 'clock_divider'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\clk50.vhd":5)
Analyzing architecture 'bhv'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\clk50.vhd":14)
Analyzing VHDL file 'G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd'
Analyzing entity 'nblogic'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":8)
Analyzing architecture 'behavior'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":48)
WARN  (EX4967) : Cannot read from 'out' object 'dvsndout', use 'buffer' or 'inout' instead("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":525)
Analyzing VHDL file 'G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\NBMMU.vhd'
Analyzing entity 'regn'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\NBMMU.vhd":7)
Analyzing architecture 'behavioral'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\NBMMU.vhd":14)
Analyzing entity 'mmu2'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\NBMMU.vhd":32)
Analyzing architecture 'behavioral'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\NBMMU.vhd":55)
Analyzing VHDL file 'G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\OSC\cpu_osc.vhd'
Analyzing entity 'cpuosc'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\OSC\cpu_osc.vhd":12)
Analyzing architecture 'behavioral'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\OSC\cpu_osc.vhd":18)
Processing 'NBLOGIC(behavior)'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":8)
Processing 'CPUOSC(Behavioral)'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\OSC\cpu_osc.vhd":12)
Processing 'Clock_Divider(bhv)'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\clk50.vhd":5)
Processing 'MMU2(behavioral)'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\NBMMU.vhd":32)
Processing 'regn(behavioral)'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\NBMMU.vhd":7)
WARN  (EX4160) : Latch inferred for net 'ENABLEREG[7]'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":386)
WARN  (EX4160) : Latch inferred for net 'COPcount[4]'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":397)
WARN  (EX4160) : Latch inferred for net 'COPCMD[7]'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":401)
WARN  (EX4160) : Latch inferred for net 'COPCTL[7]'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":411)
WARN  (EX4160) : Latch inferred for net 'DATAout[7]'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":434)
WARN  (EX4160) : Latch inferred for net 'dvSNDout'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":524)
NOTE  (EX0101) : Current top module is "NBLOGIC"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input btn1_n is unused("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":39)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'ENABLEREG[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":386)
WARN  (DI0003) : Latch inferred for net 'DATAout[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":434)
WARN  (DI0003) : Latch inferred for net 'DATAout[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":434)
WARN  (DI0003) : Latch inferred for net 'DATAout[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":434)
WARN  (DI0003) : Latch inferred for net 'DATAout[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":434)
WARN  (DI0003) : Latch inferred for net 'DATAout[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":434)
WARN  (DI0003) : Latch inferred for net 'DATAout[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":434)
WARN  (DI0003) : Latch inferred for net 'DATAout[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":434)
WARN  (DI0003) : Latch inferred for net 'DATAout[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":434)
WARN  (DI0003) : Latch inferred for net 'dvSNDout';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":524)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "Clock_Divider" instantiated to "CLK25" is swept in optimizing("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":228)
[95%] Generate netlist file "G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\impl\gwsynthesis\NBLogic.vg" completed
[100%] Generate report file "G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\impl\gwsynthesis\NBLogic_syn.rpt.html" completed
GowinSynthesis finish
