# 0 "arch/arm64/boot/dts/mediatek/mt8516-pumpkin.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/mediatek/mt8516-pumpkin.dts"






/dts-v1/;

# 1 "arch/arm64/boot/dts/mediatek/mt8516.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/mt8516-clk.h" 1
# 9 "arch/arm64/boot/dts/mediatek/mt8516.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 10 "arch/arm64/boot/dts/mediatek/mt8516.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy.h" 1
# 12 "arch/arm64/boot/dts/mediatek/mt8516.dtsi" 2

# 1 "arch/arm64/boot/dts/mediatek/mt8516-pinfunc.h" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt65xx.h" 1
# 9 "arch/arm64/boot/dts/mediatek/mt8516-pinfunc.h" 2
# 14 "arch/arm64/boot/dts/mediatek/mt8516.dtsi" 2

/ {
 compatible = "mediatek,mt8516";
 interrupt-parent = <&sysirq>;
 #address-cells = <2>;
 #size-cells = <2>;

 cluster0_opp: opp-table-0 {
  compatible = "operating-points-v2";
  opp-shared;
  opp-598000000 {
   opp-hz = /bits/ 64 <598000000>;
   opp-microvolt = <1150000>;
  };
  opp-747500000 {
   opp-hz = /bits/ 64 <747500000>;
   opp-microvolt = <1150000>;
  };
  opp-1040000000 {
   opp-hz = /bits/ 64 <1040000000>;
   opp-microvolt = <1200000>;
  };
  opp-1196000000 {
   opp-hz = /bits/ 64 <1196000000>;
   opp-microvolt = <1250000>;
  };
  opp-1300000000 {
   opp-hz = /bits/ 64 <1300000000>;
   opp-microvolt = <1300000>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0>;
   enable-method = "psci";
   cpu-idle-states = <&CLUSTER_SLEEP_0 &CLUSTER_SLEEP_0>,
    <&CPU_SLEEP_0_0 &CPU_SLEEP_0_0 &CPU_SLEEP_0_0>;
   clocks = <&infracfg 0>,
     <&topckgen 4>;
   clock-names = "cpu", "intermediate";
   operating-points-v2 = <&cluster0_opp>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x1>;
   enable-method = "psci";
   cpu-idle-states = <&CLUSTER_SLEEP_0 &CLUSTER_SLEEP_0>,
    <&CPU_SLEEP_0_0 &CPU_SLEEP_0_0 &CPU_SLEEP_0_0>;
   clocks = <&infracfg 0>,
     <&topckgen 4>;
   clock-names = "cpu", "intermediate";
   operating-points-v2 = <&cluster0_opp>;
  };

  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x2>;
   enable-method = "psci";
   cpu-idle-states = <&CLUSTER_SLEEP_0 &CLUSTER_SLEEP_0>,
    <&CPU_SLEEP_0_0 &CPU_SLEEP_0_0 &CPU_SLEEP_0_0>;
   clocks = <&infracfg 0>,
     <&topckgen 4>;
   clock-names = "cpu", "intermediate";
   operating-points-v2 = <&cluster0_opp>;
  };

  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x3>;
   enable-method = "psci";
   cpu-idle-states = <&CLUSTER_SLEEP_0 &CLUSTER_SLEEP_0>,
    <&CPU_SLEEP_0_0 &CPU_SLEEP_0_0 &CPU_SLEEP_0_0>;
   clocks = <&infracfg 0>,
     <&topckgen 4>;
   clock-names = "cpu", "intermediate", "armpll";
   operating-points-v2 = <&cluster0_opp>;
  };

  idle-states {
   entry-method = "psci";

   CPU_SLEEP_0_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    entry-latency-us = <600>;
    exit-latency-us = <600>;
    min-residency-us = <1200>;
    arm,psci-suspend-param = <0x0010000>;
   };

   CLUSTER_SLEEP_0: cluster-sleep-0 {
    compatible = "arm,idle-state";
    entry-latency-us = <800>;
    exit-latency-us = <1000>;
    min-residency-us = <2000>;
    arm,psci-suspend-param = <0x2010000>;
   };
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 clk26m: clk26m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <26000000>;
  clock-output-names = "clk26m";
 };

 clk32k: clk32k {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32000>;
  clock-output-names = "clk32k";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;


  bl31_secmon_reserved: secmon@43000000 {
   no-map;
   reg = <0 0x43000000 0 0x20000>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13
        ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14
        ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11
        ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10
        ((((1 << (4)) - 1) << 8) | 8)>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <0 4 8>,
        <0 5 8>,
        <0 6 8>,
        <0 7 8>;
  interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
 };

 soc {
  #address-cells = <2>;
  #size-cells = <2>;
  compatible = "simple-bus";
  ranges;

  topckgen: topckgen@10000000 {
   compatible = "mediatek,mt8516-topckgen", "syscon";
   reg = <0 0x10000000 0 0x1000>;
   #clock-cells = <1>;
  };

  infracfg: infracfg@10001000 {
   compatible = "mediatek,mt8516-infracfg", "syscon";
   reg = <0 0x10001000 0 0x1000>;
   #clock-cells = <1>;
  };

  pericfg: pericfg@10003050 {
   compatible = "mediatek,mt8516-pericfg", "syscon";
   reg = <0 0x10003050 0 0x1000>;
  };

  apmixedsys: apmixedsys@10018000 {
   compatible = "mediatek,mt8516-apmixedsys", "syscon";
   reg = <0 0x10018000 0 0x710>;
   #clock-cells = <1>;
  };

  watchdog@10007000 {
   compatible = "mediatek,mt8516-wdt",
         "mediatek,mt6589-wdt";
   reg = <0 0x10007000 0 0x1000>;
   interrupts = <0 198 2>;
   #reset-cells = <1>;
  };

  timer: timer@10008000 {
   compatible = "mediatek,mt8516-timer",
         "mediatek,mt6577-timer";
   reg = <0 0x10008000 0 0x1000>;
   interrupts = <0 132 8>;
   clocks = <&topckgen 42>,
     <&topckgen 69>;
   clock-names = "clk13m", "bus";
  };

  syscfg_pctl: syscfg-pctl@10005000 {
   compatible = "syscon";
   reg = <0 0x10005000 0 0x1000>;
  };

  pio: pinctrl@1000b000 {
   compatible = "mediatek,mt8516-pinctrl";
   reg = <0 0x1000b000 0 0x1000>;
   mediatek,pctl-regmap = <&syscfg_pctl>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   interrupts = <0 134 4>;
  };

  efuse: efuse@10009000 {
   compatible = "mediatek,mt8516-efuse", "mediatek,efuse";
   reg = <0 0x10009000 0 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
  };

  pwrap: pwrap@1000f000 {
   compatible = "mediatek,mt8516-pwrap";
   reg = <0 0x1000f000 0 0x1000>;
   reg-names = "pwrap";
   interrupts = <0 204 8>;
   clocks = <&topckgen 73>,
     <&topckgen 65>;
   clock-names = "spi", "wrap";
  };

  sysirq: interrupt-controller@10200620 {
   compatible = "mediatek,mt8516-sysirq",
         "mediatek,mt6577-sysirq";
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   reg = <0 0x10200620 0 0x20>;
  };

  gic: interrupt-controller@10310000 {
   compatible = "arm,gic-400";
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupt-controller;
   reg = <0 0x10310000 0 0x1000>,
         <0 0x10320000 0 0x1000>,
         <0 0x10340000 0 0x2000>,
         <0 0x10360000 0 0x2000>;
   interrupts = <1 9
    ((((1 << (4)) - 1) << 8) | 4)>;
  };

  apdma: dma-controller@11000480 {
   compatible = "mediatek,mt8516-uart-dma",
         "mediatek,mt6577-uart-dma";
   reg = <0 0x11000480 0 0x80>,
         <0 0x11000500 0 0x80>,
         <0 0x11000580 0 0x80>,
         <0 0x11000600 0 0x80>,
         <0 0x11000980 0 0x80>,
         <0 0x11000a00 0 0x80>;
   interrupts = <0 96 8>,
         <0 97 8>,
         <0 98 8>,
         <0 99 8>,
         <0 100 8>,
         <0 101 8>;
   dma-requests = <6>;
   clocks = <&topckgen 47>;
   clock-names = "apdma";
   #dma-cells = <1>;
  };

  uart0: serial@11005000 {
   compatible = "mediatek,mt8516-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11005000 0 0x1000>;
   interrupts = <0 84 8>;
   clocks = <&topckgen 128>,
     <&topckgen 55>;
   clock-names = "baud", "bus";
   dmas = <&apdma 0
    &apdma 1>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  uart1: serial@11006000 {
   compatible = "mediatek,mt8516-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11006000 0 0x1000>;
   interrupts = <0 85 8>;
   clocks = <&topckgen 132>,
     <&topckgen 56>;
   clock-names = "baud", "bus";
   dmas = <&apdma 2
    &apdma 3>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  uart2: serial@11007000 {
   compatible = "mediatek,mt8516-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11007000 0 0x1000>;
   interrupts = <0 211 8>;
   clocks = <&topckgen 159>,
     <&topckgen 97>;
   clock-names = "baud", "bus";
   dmas = <&apdma 4
    &apdma 5>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  i2c0: i2c@11009000 {
   compatible = "mediatek,mt8516-i2c",
         "mediatek,mt2712-i2c";
   reg = <0 0x11009000 0 0x90>,
         <0 0x11000180 0 0x80>;
   interrupts = <0 80 8>;
   clocks = <&topckgen 48>,
     <&topckgen 47>;
   clock-names = "main", "dma";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c1: i2c@1100a000 {
   compatible = "mediatek,mt8516-i2c",
         "mediatek,mt2712-i2c";
   reg = <0 0x1100a000 0 0x90>,
         <0 0x11000200 0 0x80>;
   interrupts = <0 81 8>;
   clocks = <&topckgen 49>,
     <&topckgen 47>;
   clock-names = "main", "dma";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c2: i2c@1100b000 {
   compatible = "mediatek,mt8516-i2c",
         "mediatek,mt2712-i2c";
   reg = <0 0x1100b000 0 0x90>,
         <0 0x11000280 0 0x80>;
   interrupts = <0 82 8>;
   clocks = <&topckgen 61>,
     <&topckgen 47>;
   clock-names = "main", "dma";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi: spi@1100c000 {
   compatible = "mediatek,mt8516-spi",
         "mediatek,mt2712-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x1100c000 0 0x1000>;
   interrupts = <0 104 8>;
   clocks = <&topckgen 25>,
     <&topckgen 157>,
     <&topckgen 68>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  mmc0: mmc@11120000 {
   compatible = "mediatek,mt8516-mmc";
   reg = <0 0x11120000 0 0x1000>;
   interrupts = <0 78 8>;
   clocks = <&topckgen 62>,
     <&topckgen 130>,
     <&topckgen 174>;
   clock-names = "source", "hclk", "source_cg";
   status = "disabled";
  };

  mmc1: mmc@11130000 {
   compatible = "mediatek,mt8516-mmc";
   reg = <0 0x11130000 0 0x1000>;
   interrupts = <0 79 8>;
   clocks = <&topckgen 63>,
     <&topckgen 130>,
     <&topckgen 175>;
   clock-names = "source", "hclk", "source_cg";
   status = "disabled";
  };

  mmc2: mmc@11170000 {
   compatible = "mediatek,mt8516-mmc";
   reg = <0 0x11170000 0 0x1000>;
   interrupts = <0 109 8>;
   clocks = <&topckgen 76>,
     <&topckgen 100>,
     <&topckgen 176>;
   clock-names = "source", "hclk", "source_cg";
   status = "disabled";
  };

  ethernet: ethernet@11180000 {
   compatible = "mediatek,mt8516-eth";
   reg = <0 0x11180000 0 0x1000>;
   mediatek,pericfg = <&pericfg>;
   interrupts = <0 111 8>;
   clocks = <&topckgen 101>,
     <&topckgen 91>,
     <&topckgen 92>;
   clock-names = "core", "reg", "trans";
   status = "disabled";
  };

  rng: rng@1020c000 {
   compatible = "mediatek,mt8516-rng",
         "mediatek,mt7623-rng";
   reg = <0 0x1020c000 0 0x100>;
   clocks = <&topckgen 80>;
   clock-names = "rng";
  };

  pwm: pwm@11008000 {
   compatible = "mediatek,mt8516-pwm";
   reg = <0 0x11008000 0 0x1000>;
   #pwm-cells = <2>;
   interrupts = <0 76 8>;
   clocks = <&topckgen 54>,
     <&topckgen 83>,
     <&topckgen 84>,
     <&topckgen 85>,
     <&topckgen 86>,
     <&topckgen 87>,
     <&topckgen 88>;
   clock-names = "top", "main", "pwm1", "pwm2", "pwm3",
          "pwm4", "pwm5";
  };

  usb0: usb@11100000 {
   compatible = "mediatek,mt8516-musb", "mediatek,mtk-musb";
   reg = <0 0x11100000 0 0x1000>;
   interrupts = <0 72 8>;
   interrupt-names = "mc";
   phys = <&usb0_port 3>;
   clocks = <&topckgen 58>,
     <&topckgen 96>,
     <&topckgen 89>;
   clock-names = "main","mcu","univpll";
   status = "disabled";
  };

  usb1: usb@11190000 {
   compatible = "mediatek,mt8516-musb", "mediatek,mtk-musb";
   reg = <0 0x11190000 0 0x1000>;
   interrupts = <0 210 8>;
   interrupt-names = "mc";
   phys = <&usb1_port 3>;
   clocks = <&topckgen 58>,
     <&topckgen 96>,
     <&topckgen 89>;
   clock-names = "main","mcu","univpll";
   dr_mode = "host";
   status = "disabled";
  };

  usb_phy: t-phy@11110000 {
   compatible = "mediatek,mt8516-tphy",
         "mediatek,generic-tphy-v1";
   reg = <0 0x11110000 0 0x800>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "disabled";

   usb0_port: usb-phy@11110800 {
    reg = <0 0x11110800 0 0x100>;
    clocks = <&topckgen 32>;
    clock-names = "ref";
    #phy-cells = <1>;
   };

   usb1_port: usb-phy@11110900 {
    reg = <0 0x11110900 0 0x100>;
    clocks = <&topckgen 32>;
    clock-names = "ref";
    #phy-cells = <1>;
   };
  };

  auxadc: adc@11003000 {
   compatible = "mediatek,mt8516-auxadc",
         "mediatek,mt8173-auxadc";
   reg = <0 0x11003000 0 0x1000>;
   clocks = <&topckgen 74>;
   clock-names = "main";
   #io-channel-cells = <1>;
   status = "disabled";
  };
 };
};
# 10 "arch/arm64/boot/dts/mediatek/mt8516-pumpkin.dts" 2
# 1 "arch/arm64/boot/dts/mediatek/pumpkin-common.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 8 "arch/arm64/boot/dts/mediatek/pumpkin-common.dtsi" 2

/ {
 aliases {
  serial0 = &uart0;
  ethernet0 = &ethernet;
 };

 chosen {
  stdout-path = "serial0:921600n8";
 };

 firmware {
  optee: optee {
   compatible = "linaro,optee-tz";
   method = "smc";
  };
 };

 gpio-keys {
  compatible = "gpio-keys";
  pinctrl-names = "default";
  pinctrl-0 = <&gpio_keys_default>;

  key-volume-up {
   gpios = <&pio 42 1>;
   label = "volume_up";
   linux,code = <115>;
   wakeup-source;
   debounce-interval = <15>;
  };

  key-volume-down {
   gpios = <&pio 43 1>;
   label = "volume_down";
   linux,code = <114>;
   wakeup-source;
   debounce-interval = <15>;
  };
 };
};

&i2c0 {
 clock-div = <2>;
 pinctrl-names = "default";
 pinctrl-0 = <&i2c0_pins_a>;
 status = "okay";

 tca6416: gpio@20 {
  compatible = "ti,tca6416";
  reg = <0x20>;
  reset-gpios = <&pio 65 1>;
  pinctrl-names = "default";
  pinctrl-0 = <&tca6416_pins>;

  gpio-controller;
  #gpio-cells = <2>;

  eint20-mux-sel0-hog {
   gpio-hog;
   gpios = <0 0>;
   input;
   line-name = "eint20_mux_sel0";
  };

  expcon-mux-sel1-hog {
   gpio-hog;
   gpios = <1 0>;
   input;
   line-name = "expcon_mux_sel1";
  };

  mrg-di-mux-sel2-hog {
   gpio-hog;
   gpios = <2 0>;
   input;
   line-name = "mrg_di_mux_sel2";
  };

  sd-sdio-mux-sel3-hog {
   gpio-hog;
   gpios = <3 0>;
   input;
   line-name = "sd_sdio_mux_sel3";
  };

  sd-sdio-mux-ctrl7-hog {
   gpio-hog;
   gpios = <7 0>;
   output-low;
   line-name = "sd_sdio_mux_ctrl7";
  };

  hw-id0-hog {
   gpio-hog;
   gpios = <8 0>;
   input;
   line-name = "hw_id0";
  };

  hw-id1-hog {
   gpio-hog;
   gpios = <9 0>;
   input;
   line-name = "hw_id1";
  };

  hw-id2-hog {
   gpio-hog;
   gpios = <10 0>;
   input;
   line-name = "hw_id2";
  };

  fg-int-n-hog {
   gpio-hog;
   gpios = <11 0>;
   input;
   line-name = "fg_int_n";
  };

  usba-pwr-en-hog {
   gpio-hog;
   gpios = <12 0>;
   output-high;
   line-name = "usba_pwr_en";
  };

  wifi-3v3-pg-hog {
   gpio-hog;
   gpios = <13 0>;
   input;
   line-name = "wifi_3v3_pg";
  };

  cam-rst-hog {
   gpio-hog;
   gpios = <14 0>;
   output-low;
   line-name = "cam_rst";
  };

  cam-pwdn-hog {
   gpio-hog;
   gpios = <15 0>;
   output-low;
   line-name = "cam_pwdn";
  };
 };
};

&i2c2 {
 clock-div = <2>;
 pinctrl-names = "default";
 pinctrl-0 = <&i2c2_pins_a>;
 status = "okay";
};

&uart0 {
 status = "okay";
};

&ethernet {
 pinctrl-names = "default";
 pinctrl-0 = <&ethernet_pins_default>;
 phy-handle = <&eth_phy>;
 phy-mode = "rmii";
 mac-address = [00 00 00 00 00 00];
 status = "okay";

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  eth_phy: ethernet-phy@0 {
   reg = <0>;
  };
 };
};

&usb0 {
 status = "okay";
 dr_mode = "peripheral";
 usb-role-switch;

 usb_con: connector {
  compatible = "usb-c-connector";
  label = "USB-C";
 };
};

&usb_phy {
 status = "okay";
};

&pio {
 gpio_keys_default: gpiodefault {
  pins_cmd_dat {
   pinmux = <(((42) << 8) | 0)>,
     <(((43) << 8) | 0)>;
   bias-pull-up;
   input-enable;
  };
 };

 i2c0_pins_a: i2c0 {
  pins1 {
   pinmux = <(((58) << 8) | 1)>,
     <(((59) << 8) | 1)>;
   bias-disable;
  };
 };

 i2c2_pins_a: i2c2 {
  pins1 {
   pinmux = <(((60) << 8) | 1)>,
     <(((61) << 8) | 1)>;
   bias-disable;
  };
 };

 tca6416_pins: pinmux_tca6416_pins {
  gpio_mux_rst_n_pin {
   pinmux = <(((65) << 8) | 0)>;
   output-high;
  };

  gpio_mux_int_n_pin {
   pinmux = <(((64) << 8) | 0)>;
   input-enable;
   bias-pull-up;
  };
 };

 ethernet_pins_default: ethernet {
  pins_ethernet {
   pinmux = <(((0) << 8) | 4)>,
     <(((1) << 8) | 4)>,
     <(((5) << 8) | 4)>,
     <(((6) << 8) | 4)>,
     <(((7) << 8) | 4)>,
     <(((8) << 8) | 4)>,
     <(((9) << 8) | 4)>,
     <(((12) << 8) | 6)>,
     <(((38) << 8) | 6)>,
     <(((39) << 8) | 6)>;
  };
 };
};
# 11 "arch/arm64/boot/dts/mediatek/mt8516-pumpkin.dts" 2

/ {
 model = "Pumpkin MT8516";
 compatible = "mediatek,mt8516";

 memory@40000000 {
  device_type = "memory";
  reg = <0 0x40000000 0 0x40000000>;
 };
};
