/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/smartconnect_v1_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap smartconnect_v1_0 /home/feilong/Storages/fpga/000_vivado_sim_linux32/smartconnect_v1_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 -L smartconnect_v1_0 +incdir+/home/feilong/.cxl.ip/incl -sv -work smartconnect_v1_0 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/smartconnect_v1_0/.cxl.systemverilog.smartconnect_v1_0.smartconnect_v1_0.lin64.cmf
