Project Information              c:\copy_d\asembler\altera\sp2000\dc_port2.rpt

MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 05/29/2001 06:26:59

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


DC_PORT_2


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

dc_port2  EP1K30QC208-3    17     23     0    0         0  %    82       4  %

User Pins:                 17     23     0  



Project Information              c:\copy_d\asembler\altera\sp2000\dc_port2.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Line 11, File c:\copy_d\asembler\altera\sp2000\dc_port2.tdf:
   Symbolic name "A8" was declared but never used
Warning: Line 9, File c:\copy_d\asembler\altera\sp2000\dc_port2.tdf:
   Symbolic name "/RESET" was declared but never used
Warning: Line 11, File c:\copy_d\asembler\altera\sp2000\dc_port2.tdf:
   Symbolic name "A9" was declared but never used
Warning: Line 11, File c:\copy_d\asembler\altera\sp2000\dc_port2.tdf:
   Symbolic name "A3" was declared but never used
Warning: Line 11, File c:\copy_d\asembler\altera\sp2000\dc_port2.tdf:
   Symbolic name "A12" was declared but never used
Warning: Line 11, File c:\copy_d\asembler\altera\sp2000\dc_port2.tdf:
   Symbolic name "A11" was declared but never used
Warning: Line 11, File c:\copy_d\asembler\altera\sp2000\dc_port2.tdf:
   Symbolic name "A10" was declared but never used
Warning: Line 11, File c:\copy_d\asembler\altera\sp2000\dc_port2.tdf:
   Symbolic name "A4" was declared but never used
Warning: Flipflop ':75' stuck at GND
Warning: Flipflop ':76' stuck at GND
Warning: Flipflop 'HDD_DC4' stuck at GND
Warning: Flipflop 'FDD_DC3' stuck at GND
Warning: Flipflop 'SPEC_MA11' stuck at GND
Warning: Flipflop 'FDD_MA11' stuck at GND
Warning: Flipflop 'SPEC_MA10' stuck at GND
Warning: Flipflop 'FDD_MA10' stuck at GND
Warning: Flipflop 'SPEC_MA9' stuck at GND
Warning: Flipflop 'FDD_MA9' stuck at GND
Warning: Flipflop 'FDD_MA8' stuck at GND
Warning: Flipflop 'FDD_MA7' stuck at GND
Warning: Flipflop 'HDD_MA6' stuck at GND
Warning: Flipflop 'FDD_MA6' stuck at GND
Warning: Flipflop 'FDD_MA5' stuck at GND
Warning: Flipflop 'HDD_MA4' stuck at GND
Warning: Ignored unnecessary INPUT pin '/RESET'
Warning: Ignored unnecessary INPUT pin 'A12'
Warning: Ignored unnecessary INPUT pin 'A11'
Warning: Ignored unnecessary INPUT pin 'A10'
Warning: Ignored unnecessary INPUT pin 'A9'
Warning: Ignored unnecessary INPUT pin 'A8'
Warning: Ignored unnecessary INPUT pin 'A4'
Warning: Ignored unnecessary INPUT pin 'A3'


** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EP1K30QC208-3 are preliminary
Warning: Can't provide fmax of 200.00 MHz on Clock pin "CLK42". Current fmax is 70.42 MHz.


Device-Specific Information:     c:\copy_d\asembler\altera\sp2000\dc_port2.rpt
dc_port2

***** Logic for device 'dc_port2' compiled without errors.




Device: EP1K30QC208-3

ACEX 1K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF

                                                                                                                         
                                                                                                                         
                    R R P R R   R R P R P P   P   R R     R R           R R   R R R R R R   R R R R R   R R R R R R R R  
                    E E O E E   E E O E O O   O   E E     E E           E E   E E E E E E   E E E E E   E E E E E E E E  
                P   S S R S S V S S R S R R   R   S S     S S V         S S   S S S S S S   S S S S S   S S S S S S S S  
                O   E E T E E C E E T E T T V T   E E     E E C         E E V E E E E E E   E E E E E V E E E E E E E E  
                R D R R _ R R C R R _ R _ _ C _   R R C   R R C         R R C R R R R R R   R R R R R C R R R R R R R R  
                T C V V M V V I V V M V M M C M A V V N G V V I       G V V C V V V V V V G V V V V V C V V V V V V V V  
                _ P E E A E E N E E A E A A I A 1 E E F N E E N A A A N E E I E E E E E E N E E E E E I E E E E E E E E  
                X 2 D D 3 D D T D D 6 D 7 0 O 1 3 D D 0 D D D T 0 5 7 D D D O D D D D D D D D D D D D O D D D D D D D D  
              ----------------------------------------------------------------------------------------------------------_ 
             / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
            /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
      #TCK |  1                                                                                                         156 | ^DATA0 
^CONF_DONE |  2                                                                                                         155 | ^DCLK 
     ^nCEO |  3                                                                                                         154 | ^nCE 
      #TDO |  4                                                                                                         153 | #TDI 
     VCCIO |  5                                                                                                         152 | VCCINT 
       GND |  6                                                                                                         151 | GND 
  RESERVED |  7                                                                                                         150 | DCP7 
  RESERVED |  8                                                                                                         149 | RESERVED 
  RESERVED |  9                                                                                                         148 | RESERVED 
      DCP0 | 10                                                                                                         147 | RESERVED 
  RESERVED | 11                                                                                                         146 | VCCIO 
  RESERVED | 12                                                                                                         145 | GND 
  RESERVED | 13                                                                                                         144 | RESERVED 
  RESERVED | 14                                                                                                         143 | RESERVED 
  RESERVED | 15                                                                                                         142 | RESERVED 
  RESERVED | 16                                                                                                         141 | RESERVED 
  RESERVED | 17                                                                                                         140 | RESERVED 
  RESERVED | 18                                                                                                         139 | RESERVED 
  RESERVED | 19                                                                                                         138 | VCCIO 
       GND | 20                                                                                                         137 | GND 
    VCCINT | 21                                                                                                         136 | RESERVED 
     VCCIO | 22                                                                                                         135 | RESERVED 
       GND | 23                                                                                                         134 | RESERVED 
  RESERVED | 24                                                                                                         133 | RESERVED 
  PORT_MA2 | 25                                                                                                         132 | RESERVED 
 PORT_MA10 | 26                                                                                                         131 | RESERVED 
      DCP3 | 27                                              EP1K30QC208-3                                              130 | VCCINT 
 PORT_MA11 | 28                                                                                                         129 | GND 
  PORT_MA4 | 29                                                                                                         128 | /IOM 
      DCP5 | 30                                                                                                         127 | A1 
      DCP4 | 31                                                                                                         126 | DOS 
       GND | 32                                                                                                         125 | /WR 
    VCCINT | 33                                                                                                         124 | VCCINT 
     VCCIO | 34                                                                                                         123 | GND 
       GND | 35                                                                                                         122 | RESERVED 
  RESERVED | 36                                                                                                         121 | RESERVED 
  RESERVED | 37                                                                                                         120 | RESERVED 
  RESERVED | 38                                                                                                         119 | RESERVED 
  RESERVED | 39                                                                                                         118 | VCCIO 
  RESERVED | 40                                                                                                         117 | GND 
  PORT_MA9 | 41                                                                                                         116 | RESERVED 
     VCCIO | 42                                                                                                         115 | RESERVED 
       GND | 43                                                                                                         114 | RESERVED 
  RESERVED | 44                                                                                                         113 | RESERVED 
  RESERVED | 45                                                                                                         112 | RESERVED 
  RESERVED | 46                                                                                                         111 | RESERVED 
  RESERVED | 47                                                                                                         110 | VCCIO 
    VCCINT | 48                                                                                                         109 | GND 
       GND | 49                                                                                                         108 | ^MSEL0 
      #TMS | 50                                                                                                         107 | ^MSEL1 
     #TRST | 51                                                                                                         106 | VCCINT 
  ^nSTATUS | 52                                                                                                         105 | ^nCONFIG 
           |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
            \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
             \----------------------------------------------------------------------------------------------------------- 
                D A R R A A G R R P P R R V R C / R R V R / S G V / C A G G R V R R R R R R V R R R R R R V R D R R R R  
                C 6 E E 2 1 N E E O O E E C E N I E E C E M Y N C I L 1 N N E C E E E E E E C E E E E E E C E C E E E E  
                P   S S   5 D S S R R S S C S F O S S C S 1 S D C O K 4 D D S C S S S S S S C S S S S S S C S P S S S S  
                1   E E       E E T T E E I E 1 M E E I E       I   4       E I E E E E E E I E E E E E E I E 6 E E E E  
                    R R       R R _ _ R R O R   M R R N R       N   2       R O R R R R R R N R R R R R R O R   R R R R  
                    V V       V V M M V V   V     V V T V       T           V   V V V V V V T V V V V V V   V   V V V V  
                    E E       E E A A E E   E     E E   E                   E   E E E E E E   E E E E E E   E   E E E E  
                    D D       D D 5 8 D D   D     D D   D                   D   D D D D D D   D D D D D D   D   D D D D  
                                                                                                                         
                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant. 


Device-Specific Information:     c:\copy_d\asembler\altera\sp2000\dc_port2.rpt
dc_port2

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
D24      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    2/2    2/2       9/22( 40%)   
D26      7/ 8( 87%)   2/ 8( 25%)   2/ 8( 25%)    2/2    0/2      10/22( 45%)   
D27      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    2/2    0/2      12/22( 54%)   
D28      8/ 8(100%)   3/ 8( 37%)   1/ 8( 12%)    2/2    0/2       8/22( 36%)   
D29      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    1/2       9/22( 40%)   
D31      4/ 8( 50%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       4/22( 18%)   
D32      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    2/2    0/2      10/22( 45%)   
D33      8/ 8(100%)   1/ 8( 12%)   5/ 8( 62%)    2/2    0/2       6/22( 27%)   
D34      7/ 8( 87%)   1/ 8( 12%)   1/ 8( 12%)    2/2    0/2       8/22( 36%)   
D35      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    0/2       4/22( 18%)   
D36      8/ 8(100%)   4/ 8( 50%)   0/ 8(  0%)    2/2    1/2      14/22( 63%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            34/141    ( 24%)
Total logic cells used:                         82/1728   (  4%)
Total embedded cells used:                       0/96     (  0%)
Total EABs used:                                 0/6      (  0%)
Average fan-in:                                 3.23/4    ( 80%)
Total fan-in:                                 265/6912    (  3%)

Total input pins required:                      17
Total input I/O cell registers required:         0
Total output pins required:                     23
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     82
Total flipflops required:                       56
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        18/1728   (  1%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  EA  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   7   8   8   8   0   4   8   8   7   8   8     82/0  
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   7   8   8   8   0   4   8   8   7   8   8     82/0  



Device-Specific Information:     c:\copy_d\asembler\altera\sp2000\dc_port2.rpt
dc_port2

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 184      -     -    -    --      INPUT             ^    0    0    0   19  A0
 127      -     -    D    --      INPUT             ^    0    0    0   13  A1
  57      -     -    -    32      INPUT             ^    0    0    0   13  A2
 183      -     -    -    --      INPUT             ^    0    0    0    8  A5
  54      -     -    -    35      INPUT             ^    0    0    0    9  A6
 182      -     -    -    --      INPUT             ^    0    0    0   11  A7
 192      -     -    -    24      INPUT             ^    0    0    0   10  A13
  80      -     -    -    --      INPUT             ^    0    0    0   22  A14
  58      -     -    -    31      INPUT             ^    0    0    0   13  A15
  79      -     -    -    --      INPUT  G          ^    0    0    0    0  CLK42
 189      -     -    -    21      INPUT             ^    0    0    0    2  CNF0
  68      -     -    -    24      INPUT             ^    0    0    0    2  CNF1
 126      -     -    D    --      INPUT             ^    0    0    0    3  DOS
  78      -     -    -    --      INPUT  G          ^    0    0    0    1  /IO
  74      -     -    -    20      INPUT             ^    0    0    0    2  /M1
  75      -     -    -    19      INPUT             ^    0    0    0    2  SYS
 125      -     -    D    --      INPUT             ^    0    0    0    3  /WR


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:     c:\copy_d\asembler\altera\sp2000\dc_port2.rpt
dc_port2

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  10      -     -    A    --     OUTPUT                 0    1    0    0  DCP0
  53      -     -    -    36     OUTPUT                 0    1    0    0  DCP1
 207      -     -    -    35     OUTPUT                 0    1    0    0  DCP2
  27      -     -    D    --     OUTPUT                 0    1    0    0  DCP3
  31      -     -    D    --     OUTPUT                 0    1    0    0  DCP4
  30      -     -    D    --     OUTPUT                 0    1    0    0  DCP5
 100      -     -    -    05     OUTPUT                 0    0    0    0  DCP6
 150      -     -    A    --     OUTPUT                 0    0    0    0  DCP7
 128      -     -    D    --     OUTPUT                 0    1    0    0  /IOM
  69      -     -    -    23     OUTPUT                 0    1    0    0  /IOMM
 195      -     -    -    26     OUTPUT                 0    1    0    0  PORT_MA0
 193      -     -    -    25     OUTPUT                 0    1    0    0  PORT_MA1
  25      -     -    D    --     OUTPUT                 0    1    0    0  PORT_MA2
 204      -     -    -    33     OUTPUT                 0    1    0    0  PORT_MA3
  29      -     -    D    --     OUTPUT                 0    1    0    0  PORT_MA4
  62      -     -    -    28     OUTPUT                 0    1    0    0  PORT_MA5
 198      -     -    -    28     OUTPUT                 0    1    0    0  PORT_MA6
 196      -     -    -    27     OUTPUT                 0    1    0    0  PORT_MA7
  63      -     -    -    27     OUTPUT                 0    1    0    0  PORT_MA8
  41      -     -    E    --     OUTPUT                 0    1    0    0  PORT_MA9
  26      -     -    D    --     OUTPUT                 0    1    0    0  PORT_MA10
  28      -     -    D    --     OUTPUT                 0    1    0    0  PORT_MA11
 208      -     -    -    36     OUTPUT                 0    1    0    0  PORT_X


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:     c:\copy_d\asembler\altera\sp2000\dc_port2.rpt
dc_port2

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      1     -    D    34       DFFE   +            4    0    0    1  FDD_DC0
   -      6     -    D    29       DFFE   +            2    0    0    1  FDD_DC1
   -      7     -    D    29       DFFE   +            3    0    0    1  FDD_DC2
   -      1     -    D    27       DFFE   +            3    0    0    2  FDD_DC4
   -      7     -    D    26       DFFE   +            2    0    0    1  FDD_MA0
   -      8     -    D    29       DFFE   +            2    0    0    1  FDD_MA1
   -      7     -    D    32       DFFE   +            1    0    0    1  FDD_MA2
   -      5     -    D    34       DFFE   +            4    0    0    1  FDD_MA3
   -      1     -    D    35       DFFE   +            0    3    0    2  HDD_DC0
   -      3     -    D    33       DFFE   +            2    0    0    1  HDD_DC1
   -      2     -    D    32       DFFE   +            3    0    0    1  HDD_DC2
   -      2     -    D    35       DFFE   +            3    0    0    2  HDD_DC3
   -      2     -    D    26       DFFE   +            0    4    0    3  HDD_DC5
   -      4     -    D    26       DFFE   +            0    4    0    1  HDD_MA2
   -      2     -    D    34       DFFE   +            0    0    0    1  HDD_MA3
   -      5     -    D    33       DFFE   +            3    0    0    1  HDD_MA10
   -      6     -    D    33       DFFE   +            3    0    0    1  HDD_MA11
   -      8     -    D    24       DFFE   +    !       0    1    0    1  /IOM1
   -      5     -    D    24       DFFE   +            1    4    0   25  PORTS0
   -      5     -    D    29       DFFE   +            1    4    0   25  PORTS1
   -      3     -    D    24       DFFE   +            2    3    0    3  PORTS2
   -      4     -    D    29        OR2    s           4    0    0    1  PORT1~1
   -      1     -    D    29        OR2                3    1    0    2  PORT2
   -      3     -    D    35       AND2    s           3    0    0    2  PORT3~1
   -      3     -    D    31       DFFE   +            3    0    0    1  SPEC_DC0
   -      2     -    D    31       DFFE   +            3    0    0    1  SPEC_DC1
   -      5     -    D    32       DFFE   +            4    0    0    1  SPEC_DC2
   -      3     -    D    28       DFFE   +            3    0    0    1  SPEC_DC3
   -      2     -    D    27       DFFE   +            3    0    0    1  SPEC_DC4
   -      3     -    D    32       DFFE   +            4    0    0    1  SPEC_DC5
   -      6     -    D    31       DFFE   +            4    0    0    1  SPEC_MA1
   -      6     -    D    32       DFFE   +            4    0    0    1  SPEC_MA2
   -      8     -    D    31       DFFE   +            4    0    0    1  SPEC_MA3
   -      5     -    D    28       DFFE   +            4    0    0    1  SPEC_MA5
   -      6     -    D    28       DFFE   +            4    0    0    1  SPEC_MA6
   -      4     -    D    27       DFFE   +            4    0    0    2  SPEC_MA7
   -      7     -    D    28       DFFE   +            4    0    0    1  SPEC_MA8
   -      6     -    D    27       DFFE   +            0    4    1    1  :77
   -      7     -    D    27       DFFE   +            0    4    1    1  :78
   -      2     -    D    28       DFFE   +            0    4    1    1  :79
   -      6     -    D    36       DFFE   +            0    2    1    1  :80
   -      3     -    D    36       DFFE   +            0    4    1    1  :81
   -      8     -    D    36       DFFE   +            0    2    1    1  :82
   -      4     -    D    33       DFFE   +            0    3    1    0  :83
   -      2     -    D    33       DFFE   +            0    3    1    0  :84
   -      7     -    D    33       DFFE   +            0    3    1    0  :85
   -      1     -    D    28       DFFE   +            0    4    1    0  :86
   -      8     -    D    27       DFFE   +            0    4    1    0  :87
   -      8     -    D    28       DFFE   +            0    3    1    0  :88
   -      4     -    D    28       DFFE   +            0    4    1    0  :89
   -      5     -    D    27       DFFE   +            0    4    1    0  :90
   -      8     -    D    34       DFFE   +            0    2    1    0  :91
   -      1     -    D    32       DFFE   +            0    2    1    0  :92
   -      5     -    D    26       DFFE   +            0    4    1    0  :93
   -      3     -    D    26       DFFE   +            0    4    1    0  :94
   -      1     -    D    36       DFFE   +            0    5    1    0  :95
   -      1     -    D    24       DFFE   +    !       0    1    1    1  :157
   -      4     -    D    24       DFFE   +            1    0    0    1  :158
   -      7     -    D    24       DFFE   +    !       0    1    1    0  :160
   -      2     -    D    24       AND2        !       2    0    0    1  :168
   -      3     -    D    29        OR2                3    0    0    1  :202
   -      6     -    D    24       AND2                2    0    0    4  :215
   -      7     -    D    36        OR2    s           0    3    0    1  ~220~1
   -      3     -    D    27        OR2    s           0    4    0    1  ~312~1
   -      4     -    D    34        OR2    s           0    4    0    1  ~356~1
   -      5     -    D    36        OR2    s           0    4    0    1  ~356~2
   -      4     -    D    36        OR2    s           0    4    0    1  ~359~1
   -      4     -    D    32        OR2    s           0    4    0    1  ~362~1
   -      2     -    D    36        OR2    s           0    4    0    1  ~362~2
   -      6     -    D    26        OR2    s           0    4    0    2  ~377~1
   -      1     -    D    26        OR2    s           0    3    0    2  ~380~1
   -      8     -    D    32        OR2    s           0    4    0    1  ~380~2
   -      3     -    D    34        OR2    s           0    4    0    1  ~383~1
   -      6     -    D    34        OR2    s           0    3    0    1  ~383~2
   -      2     -    D    29       AND2        !       3    0    0    1  :419
   -      4     -    D    35       AND2        !       4    0    0    3  :656
   -      8     -    D    35       AND2        !       4    0    0    2  :689
   -      8     -    D    33       AND2    s           2    0    0    1  ~739~1
   -      5     -    D    35        OR2    s           4    0    0    1  ~750~1
   -      7     -    D    35        OR2    s           4    0    0    1  ~750~2
   -      6     -    D    35        OR2    s           4    0    0    2  ~754~1
   -      1     -    D    33        OR2                3    0    0    2  :909


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:     c:\copy_d\asembler\altera\sp2000\dc_port2.rpt
dc_port2

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/144(  0%)     0/ 72(  0%)     1/ 72(  1%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
B:       0/144(  0%)     0/ 72(  0%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
C:       0/144(  0%)     0/ 72(  0%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
D:      30/144( 20%)     0/ 72(  0%)    21/ 72( 29%)    3/16( 18%)      8/16( 50%)     0/16(  0%)
E:       0/144(  0%)     0/ 72(  0%)     1/ 72(  1%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
F:       0/144(  0%)     0/ 72(  0%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
06:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
20:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
21:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
24:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
25:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
26:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
27:      2/24(  8%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
28:      2/24(  8%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
32:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
33:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      3/24( 12%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
36:      2/24(  8%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:     c:\copy_d\asembler\altera\sp2000\dc_port2.rpt
dc_port2

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       56         CLK42


Device-Specific Information:     c:\copy_d\asembler\altera\sp2000\dc_port2.rpt
dc_port2

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT        4         /IO
LCELL        4         :215


Device-Specific Information:     c:\copy_d\asembler\altera\sp2000\dc_port2.rpt
dc_port2

** EQUATIONS **

A0       : INPUT;
A1       : INPUT;
A2       : INPUT;
A5       : INPUT;
A6       : INPUT;
A7       : INPUT;
A13      : INPUT;
A14      : INPUT;
A15      : INPUT;
CLK42    : INPUT;
CNF0     : INPUT;
CNF1     : INPUT;
DOS      : INPUT;
SYS      : INPUT;
/IO      : INPUT;
/M1      : INPUT;
/WR      : INPUT;

-- Node name is 'DCP0' from file "dc_port2.tdf" line 42, column 5
-- Equation name is 'DCP0', type is output 
DCP0     =  _LC8_D36;

-- Node name is 'DCP1' from file "dc_port2.tdf" line 42, column 5
-- Equation name is 'DCP1', type is output 
DCP1     =  _LC3_D36;

-- Node name is 'DCP2' from file "dc_port2.tdf" line 42, column 5
-- Equation name is 'DCP2', type is output 
DCP2     =  _LC6_D36;

-- Node name is 'DCP3' from file "dc_port2.tdf" line 42, column 5
-- Equation name is 'DCP3', type is output 
DCP3     =  _LC2_D28;

-- Node name is 'DCP4' from file "dc_port2.tdf" line 42, column 5
-- Equation name is 'DCP4', type is output 
DCP4     =  _LC7_D27;

-- Node name is 'DCP5' from file "dc_port2.tdf" line 42, column 5
-- Equation name is 'DCP5', type is output 
DCP5     =  _LC6_D27;

-- Node name is 'DCP6' from file "dc_port2.tdf" line 42, column 5
-- Equation name is 'DCP6', type is output 
DCP6     =  GND;

-- Node name is 'DCP7' from file "dc_port2.tdf" line 42, column 5
-- Equation name is 'DCP7', type is output 
DCP7     =  GND;

-- Node name is 'FDD_DC0' from file "dc_port2.tdf" line 50, column 8
-- Equation name is 'FDD_DC0', location is LC1_D34, type is buried.
FDD_DC0  = DFFE( _EQ001, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ001 =  A5 &  A6 &  /WR
         #  A5 & !A7;

-- Node name is 'FDD_DC1' from file "dc_port2.tdf" line 50, column 8
-- Equation name is 'FDD_DC1', location is LC6_D29, type is buried.
FDD_DC1  = DFFE( _EQ002, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ002 =  A6 & !A7;

-- Node name is 'FDD_DC2' from file "dc_port2.tdf" line 50, column 8
-- Equation name is 'FDD_DC2', location is LC7_D29, type is buried.
FDD_DC2  = DFFE( _EQ003, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ003 =  A5 &  A6 &  A7;

-- Node name is 'FDD_DC4' from file "dc_port2.tdf" line 50, column 8
-- Equation name is 'FDD_DC4', location is LC1_D27, type is buried.
FDD_DC4  = DFFE( _EQ004, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ004 = !A6 & !A7
         # !A5 & !A7
         #  A5 &  A6;

-- Node name is 'FDD_MA0' from file "dc_port2.tdf" line 57, column 8
-- Equation name is 'FDD_MA0', location is LC7_D26, type is buried.
FDD_MA0  = DFFE( _EQ005, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ005 =  A7
         #  A5;

-- Node name is 'FDD_MA1' from file "dc_port2.tdf" line 57, column 8
-- Equation name is 'FDD_MA1', location is LC8_D29, type is buried.
FDD_MA1  = DFFE( _EQ006, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ006 =  A6
         #  A7;

-- Node name is 'FDD_MA2' from file "dc_port2.tdf" line 57, column 8
-- Equation name is 'FDD_MA2', location is LC7_D32, type is buried.
FDD_MA2  = DFFE( A7, GLOBAL( CLK42),  VCC,  VCC,  VCC);

-- Node name is 'FDD_MA3' from file "dc_port2.tdf" line 57, column 8
-- Equation name is 'FDD_MA3', location is LC5_D34, type is buried.
FDD_MA3  = DFFE( _EQ007, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ007 = !A7
         # !A5
         # !A6
         #  /WR;

-- Node name is 'HDD_DC0' from file "dc_port2.tdf" line 48, column 8
-- Equation name is 'HDD_DC0', location is LC1_D35, type is buried.
HDD_DC0  = DFFE( _EQ008, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ008 =  _LC5_D35
         #  _LC7_D35
         # !_LC4_D35;

-- Node name is 'HDD_DC1' from file "dc_port2.tdf" line 48, column 8
-- Equation name is 'HDD_DC1', location is LC3_D33, type is buried.
HDD_DC1  = DFFE( _EQ009, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ009 =  A1 & !A2;

-- Node name is 'HDD_DC2' from file "dc_port2.tdf" line 48, column 8
-- Equation name is 'HDD_DC2', location is LC2_D32, type is buried.
HDD_DC2  = DFFE( _EQ010, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ010 = !A1 &  A2 & !A14
         #  A1 & !A2 &  A14;

-- Node name is 'HDD_DC3' from file "dc_port2.tdf" line 48, column 8
-- Equation name is 'HDD_DC3', location is LC2_D35, type is buried.
HDD_DC3  = DFFE( _EQ011, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ011 = !A1 &  A2 &  A14;

-- Node name is 'HDD_DC5' from file "dc_port2.tdf" line 48, column 8
-- Equation name is 'HDD_DC5', location is LC2_D26, type is buried.
HDD_DC5  = DFFE( _EQ012, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ012 = !_LC8_D35
         # !_LC4_D35
         #  _LC1_D33
         #  _LC6_D35;

-- Node name is 'HDD_MA2' from file "dc_port2.tdf" line 56, column 8
-- Equation name is 'HDD_MA2', location is LC4_D26, type is buried.
HDD_MA2  = DFFE( _EQ013, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ013 = !_LC1_D33 &  _LC4_D35 & !_LC6_D35 &  _LC8_D35;

-- Node name is 'HDD_MA3' from file "dc_port2.tdf" line 56, column 8
-- Equation name is 'HDD_MA3', location is LC2_D34, type is buried.
HDD_MA3  = DFFE( VCC, GLOBAL( CLK42),  VCC,  VCC,  VCC);

-- Node name is 'HDD_MA10' from file "dc_port2.tdf" line 56, column 8
-- Equation name is 'HDD_MA10', location is LC5_D33, type is buried.
HDD_MA10 = DFFE( _EQ014, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ014 = !A1 &  A2 &  A14
         #  A1 & !A2;

-- Node name is 'HDD_MA11' from file "dc_port2.tdf" line 56, column 8
-- Equation name is 'HDD_MA11', location is LC6_D33, type is buried.
HDD_MA11 = DFFE( _EQ015, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ015 = !A1 &  A2
         #  A1 & !A2 &  A14;

-- Node name is 'PORT_MA0' from file "dc_port2.tdf" line 54, column 9
-- Equation name is 'PORT_MA0', type is output 
PORT_MA0 =  _LC3_D26;

-- Node name is 'PORT_MA1' from file "dc_port2.tdf" line 54, column 9
-- Equation name is 'PORT_MA1', type is output 
PORT_MA1 =  _LC5_D26;

-- Node name is 'PORT_MA2' from file "dc_port2.tdf" line 54, column 9
-- Equation name is 'PORT_MA2', type is output 
PORT_MA2 =  _LC1_D32;

-- Node name is 'PORT_MA3' from file "dc_port2.tdf" line 54, column 9
-- Equation name is 'PORT_MA3', type is output 
PORT_MA3 =  _LC8_D34;

-- Node name is 'PORT_MA4' from file "dc_port2.tdf" line 54, column 9
-- Equation name is 'PORT_MA4', type is output 
PORT_MA4 =  _LC5_D27;

-- Node name is 'PORT_MA5' from file "dc_port2.tdf" line 54, column 9
-- Equation name is 'PORT_MA5', type is output 
PORT_MA5 =  _LC4_D28;

-- Node name is 'PORT_MA6' from file "dc_port2.tdf" line 54, column 9
-- Equation name is 'PORT_MA6', type is output 
PORT_MA6 =  _LC8_D28;

-- Node name is 'PORT_MA7' from file "dc_port2.tdf" line 54, column 9
-- Equation name is 'PORT_MA7', type is output 
PORT_MA7 =  _LC8_D27;

-- Node name is 'PORT_MA8' from file "dc_port2.tdf" line 54, column 9
-- Equation name is 'PORT_MA8', type is output 
PORT_MA8 =  _LC1_D28;

-- Node name is 'PORT_MA9' from file "dc_port2.tdf" line 54, column 9
-- Equation name is 'PORT_MA9', type is output 
PORT_MA9 =  _LC7_D33;

-- Node name is 'PORT_MA10' from file "dc_port2.tdf" line 54, column 9
-- Equation name is 'PORT_MA10', type is output 
PORT_MA10 =  _LC2_D33;

-- Node name is 'PORT_MA11' from file "dc_port2.tdf" line 54, column 9
-- Equation name is 'PORT_MA11', type is output 
PORT_MA11 =  _LC4_D33;

-- Node name is 'PORTS0' from file "dc_port2.tdf" line 44, column 7
-- Equation name is 'PORTS0', location is LC5_D24, type is buried.
PORTS0   = DFFE( _EQ016, GLOBAL( CLK42),  _LC6_D24,  VCC,  VCC);
  _EQ016 = !_LC2_D24 &  _LC3_D35
         # !DOS &  _LC3_D35
         #  PORT2;

-- Node name is 'PORTS1' from file "dc_port2.tdf" line 44, column 7
-- Equation name is 'PORTS1', location is LC5_D29, type is buried.
PORTS1   = DFFE( _EQ017, GLOBAL( CLK42),  _LC6_D24,  VCC,  VCC);
  _EQ017 =  PORT2
         # !A6 &  _LC4_D29 &  _LC8_D33;

-- Node name is 'PORTS2' from file "dc_port2.tdf" line 44, column 7
-- Equation name is 'PORTS2', location is LC3_D24, type is buried.
PORTS2   = DFFE( _EQ018, GLOBAL( CLK42),  _LC6_D24,  VCC,  VCC);
  _EQ018 =  DOS &  _LC3_D29 &  _LC3_D35 &  /WR;

-- Node name is 'PORT_X' from file "dc_port2.tdf" line 40, column 2
-- Equation name is 'PORT_X', type is output 
PORT_X   =  _LC1_D36;

-- Node name is 'PORT1~1' from file "dc_port2.tdf" line 74, column 26
-- Equation name is 'PORT1~1', location is LC4_D29, type is buried.
-- synthesized logic cell 
_LC4_D29 = LCELL( _EQ019);
  _EQ019 =  A5 &  A7 & !DOS
         #  A5 &  A7 &  SYS;

-- Node name is 'PORT2' from file "dc_port2.tdf" line 77, column 26
-- Equation name is 'PORT2', location is LC1_D29, type is buried.
PORT2    = LCELL( _EQ020);
  _EQ020 = !CNF0 & !CNF1 & !_LC2_D29
         # !_LC2_D29 &  SYS;

-- Node name is 'PORT3~1' from file "dc_port2.tdf" line 80, column 69
-- Equation name is 'PORT3~1', location is LC3_D35, type is buried.
-- synthesized logic cell 
_LC3_D35 = LCELL( _EQ021);
  _EQ021 =  A0 &  A1 &  A2;

-- Node name is 'SPEC_DC0' from file "dc_port2.tdf" line 49, column 9
-- Equation name is 'SPEC_DC0', location is LC3_D31, type is buried.
SPEC_DC0 = DFFE( _EQ022, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ022 =  A13 & !A15
         #  A0 & !A13 &  A15;

-- Node name is 'SPEC_DC1' from file "dc_port2.tdf" line 49, column 9
-- Equation name is 'SPEC_DC1', location is LC2_D31, type is buried.
SPEC_DC1 = DFFE( _EQ023, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ023 = !A14 & !A15
         # !A0 & !A15
         #  A0 & !A14;

-- Node name is 'SPEC_DC2' from file "dc_port2.tdf" line 49, column 9
-- Equation name is 'SPEC_DC2', location is LC5_D32, type is buried.
SPEC_DC2 = DFFE( _EQ024, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ024 =  A0 &  A14
         #  A0 &  A13
         #  A0 & !A15
         #  A14 & !A15;

-- Node name is 'SPEC_DC3' from file "dc_port2.tdf" line 49, column 9
-- Equation name is 'SPEC_DC3', location is LC3_D28, type is buried.
SPEC_DC3 = DFFE( _EQ025, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ025 =  A0 &  A15
         #  A0 &  A14
         # !A0 & !A15;

-- Node name is 'SPEC_DC4' from file "dc_port2.tdf" line 49, column 9
-- Equation name is 'SPEC_DC4', location is LC2_D27, type is buried.
SPEC_DC4 = DFFE( _EQ026, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ026 =  A0 &  A15
         #  A0 & !A14;

-- Node name is 'SPEC_DC5' from file "dc_port2.tdf" line 49, column 9
-- Equation name is 'SPEC_DC5', location is LC3_D32, type is buried.
SPEC_DC5 = DFFE( _EQ027, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ027 = !A0 & !A13 & !A15
         # !A0 & !A14 & !A15
         #  A13 &  A14 & !A15
         #  A0 &  A14 & !A15;

-- Node name is 'SPEC_MA1' from file "dc_port2.tdf" line 58, column 9
-- Equation name is 'SPEC_MA1', location is LC6_D31, type is buried.
SPEC_MA1 = DFFE( _EQ028, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ028 = !A0 &  A15
         #  A0 & !A14 & !A15
         # !A13 & !A14 &  A15
         #  A0 & !A13 & !A14;

-- Node name is 'SPEC_MA2' from file "dc_port2.tdf" line 58, column 9
-- Equation name is 'SPEC_MA2', location is LC6_D32, type is buried.
SPEC_MA2 = DFFE( _EQ029, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ029 = !A0 &  A15
         # !A13 &  A15
         # !A0 &  A13
         #  A13 & !A15
         # !A14 &  A15
         #  A13 & !A14;

-- Node name is 'SPEC_MA3' from file "dc_port2.tdf" line 58, column 9
-- Equation name is 'SPEC_MA3', location is LC8_D31, type is buried.
SPEC_MA3 = DFFE( _EQ030, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ030 = !A0 &  A15
         # !A13 & !A14 &  A15
         #  A13 &  A14 &  A15;

-- Node name is 'SPEC_MA5' from file "dc_port2.tdf" line 58, column 9
-- Equation name is 'SPEC_MA5', location is LC5_D28, type is buried.
SPEC_MA5 = DFFE( _EQ031, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ031 = !A0 & !A13 & !A15
         # !A0 & !A14 & !A15
         #  A13 &  A14 & !A15
         #  A0 &  A14 & !A15
         # !A13 & !A14 & !A15
         #  A0 &  A13 & !A15;

-- Node name is 'SPEC_MA6' from file "dc_port2.tdf" line 58, column 9
-- Equation name is 'SPEC_MA6', location is LC6_D28, type is buried.
SPEC_MA6 = DFFE( _EQ032, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ032 = !A0 & !A15
         #  A0 &  A14 &  A15
         #  A0 &  A13 &  A15;

-- Node name is 'SPEC_MA7' from file "dc_port2.tdf" line 58, column 9
-- Equation name is 'SPEC_MA7', location is LC4_D27, type is buried.
SPEC_MA7 = DFFE( _EQ033, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ033 =  A0 &  A14 &  A15
         #  A0 &  A13 &  A15;

-- Node name is 'SPEC_MA8' from file "dc_port2.tdf" line 58, column 9
-- Equation name is 'SPEC_MA8', location is LC7_D28, type is buried.
SPEC_MA8 = DFFE( _EQ034, GLOBAL( CLK42),  VCC,  VCC,  VCC);
  _EQ034 = !A13 &  A14 & !A15
         #  A0 &  A13 &  A15
         #  A0 &  A13 &  A14
         # !A0 &  A14 & !A15;

-- Node name is '/IOM' from file "dc_port2.tdf" line 172, column 2
-- Equation name is '/IOM', type is output 
/IOM     =  _LC1_D24;

-- Node name is '/IOMM' from file "dc_port2.tdf" line 174, column 2
-- Equation name is '/IOMM', type is output 
/IOMM    =  _LC7_D24;

-- Node name is '/IOM1' from file "dc_port2.tdf" line 173, column 10
-- Equation name is '/IOM1', location is LC8_D24, type is buried.
!/IOM1   = /IOM1~NOT;
/IOM1~NOT = DFFE(!_LC1_D24, GLOBAL( CLK42), GLOBAL(!/IO),  VCC,  VCC);

-- Node name is ':77' from file "dc_port2.tdf" line 42, column 5
-- Equation name is '_LC6_D27', type is buried 
_LC6_D27 = DFFE( _EQ035, GLOBAL(!CLK42),  VCC,  VCC,  VCC);
  _EQ035 =  HDD_DC5 &  PORTS0 &  PORTS1
         # !PORTS0 &  PORTS1 &  SPEC_DC5;

-- Node name is ':78' from file "dc_port2.tdf" line 42, column 5
-- Equation name is '_LC7_D27', type is buried 
_LC7_D27 = DFFE( _EQ036, GLOBAL(!CLK42),  VCC,  VCC,  VCC);
  _EQ036 =  _LC3_D27
         # !PORTS0 & !PORTS1 &  PORTS2;

-- Node name is ':79' from file "dc_port2.tdf" line 42, column 5
-- Equation name is '_LC2_D28', type is buried 
_LC2_D28 = DFFE( _EQ037, GLOBAL(!CLK42),  VCC,  VCC,  VCC);
  _EQ037 =  HDD_DC3 &  PORTS0 &  PORTS1
         # !PORTS0 &  PORTS1 &  SPEC_DC3;

-- Node name is ':80' from file "dc_port2.tdf" line 42, column 5
-- Equation name is '_LC6_D36', type is buried 
_LC6_D36 = DFFE( _EQ038, GLOBAL(!CLK42),  VCC,  VCC,  VCC);
  _EQ038 =  _LC4_D32
         #  _LC2_D36;

-- Node name is ':81' from file "dc_port2.tdf" line 42, column 5
-- Equation name is '_LC3_D36', type is buried 
_LC3_D36 = DFFE( _EQ039, GLOBAL(!CLK42),  VCC,  VCC,  VCC);
  _EQ039 =  _LC4_D36
         #  HDD_DC1 &  PORTS0 &  PORTS1;

-- Node name is ':82' from file "dc_port2.tdf" line 42, column 5
-- Equation name is '_LC8_D36', type is buried 
_LC8_D36 = DFFE( _EQ040, GLOBAL(!CLK42),  VCC,  VCC,  VCC);
  _EQ040 =  _LC4_D34
         #  _LC5_D36;

-- Node name is ':83' from file "dc_port2.tdf" line 54, column 9
-- Equation name is '_LC4_D33', type is buried 
_LC4_D33 = DFFE( _EQ041, GLOBAL(!CLK42),  VCC,  VCC,  VCC);
  _EQ041 =  HDD_MA11 &  PORTS0 &  PORTS1;

-- Node name is ':84' from file "dc_port2.tdf" line 54, column 9
-- Equation name is '_LC2_D33', type is buried 
_LC2_D33 = DFFE( _EQ042, GLOBAL(!CLK42),  VCC,  VCC,  VCC);
  _EQ042 =  HDD_MA10 &  PORTS0 &  PORTS1;

-- Node name is ':85' from file "dc_port2.tdf" line 54, column 9
-- Equation name is '_LC7_D33', type is buried 
_LC7_D33 = DFFE( _EQ043, GLOBAL(!CLK42),  VCC,  VCC,  VCC);
  _EQ043 =  HDD_DC0 &  PORTS0 &  PORTS1;

-- Node name is ':86' from file "dc_port2.tdf" line 54, column 9
-- Equation name is '_LC1_D28', type is buried 
_LC1_D28 = DFFE( _EQ044, GLOBAL(!CLK42),  VCC,  VCC,  VCC);
  _EQ044 =  HDD_DC3 &  PORTS0 &  PORTS1
         # !PORTS0 &  PORTS1 &  SPEC_MA8;

-- Node name is ':87' from file "dc_port2.tdf" line 54, column 9
-- Equation name is '_LC8_D27', type is buried 
_LC8_D27 = DFFE( _EQ045, GLOBAL(!CLK42),  VCC,  VCC,  VCC);
  _EQ045 =  HDD_DC5 &  PORTS0 &  PORTS1
         # !PORTS0 &  PORTS1 &  SPEC_MA7;

-- Node name is ':88' from file "dc_port2.tdf" line 54, column 9
-- Equation name is '_LC8_D28', type is buried 
_LC8_D28 = DFFE( _EQ046, GLOBAL(!CLK42),  VCC,  VCC,  VCC);
  _EQ046 = !PORTS0 &  PORTS1 &  SPEC_MA6;

-- Node name is ':89' from file "dc_port2.tdf" line 54, column 9
-- Equation name is '_LC4_D28', type is buried 
_LC4_D28 = DFFE( _EQ047, GLOBAL(!CLK42),  VCC,  VCC,  VCC);
  _EQ047 =  HDD_DC5 &  PORTS0 &  PORTS1
         # !PORTS0 &  PORTS1 &  SPEC_MA5;

-- Node name is ':90' from file "dc_port2.tdf" line 54, column 9
-- Equation name is '_LC5_D27', type is buried 
_LC5_D27 = DFFE( _EQ048, GLOBAL(!CLK42),  VCC,  VCC,  VCC);
  _EQ048 =  FDD_DC4 &  PORTS0 & !PORTS1
         # !PORTS0 &  PORTS1 &  SPEC_MA7;

-- Node name is ':91' from file "dc_port2.tdf" line 54, column 9
-- Equation name is '_LC8_D34', type is buried 
_LC8_D34 = DFFE( _EQ049, GLOBAL(!CLK42),  VCC,  VCC,  VCC);
  _EQ049 =  _LC3_D34
         #  _LC6_D34;

-- Node name is ':92' from file "dc_port2.tdf" line 54, column 9
-- Equation name is '_LC1_D32', type is buried 
_LC1_D32 = DFFE( _EQ050, GLOBAL(!CLK42),  VCC,  VCC,  VCC);
  _EQ050 =  _LC8_D32
         #  _LC1_D26;

-- Node name is ':93' from file "dc_port2.tdf" line 54, column 9
-- Equation name is '_LC5_D26', type is buried 
_LC5_D26 = DFFE( _EQ051, GLOBAL(!CLK42),  VCC,  VCC,  VCC);
  _EQ051 =  FDD_MA1 &  PORTS0 & !PORTS1
         #  _LC6_D26;

-- Node name is ':94' from file "dc_port2.tdf" line 54, column 9
-- Equation name is '_LC3_D26', type is buried 
_LC3_D26 = DFFE( _EQ052, GLOBAL(!CLK42),  VCC,  VCC,  VCC);
  _EQ052 =  _LC6_D26
         #  FDD_MA0 &  PORTS0 & !PORTS1;

-- Node name is ':95' from file "dc_port2.tdf" line 40, column 2
-- Equation name is '_LC1_D36', type is buried 
_LC1_D36 = DFFE( _EQ053, GLOBAL( CLK42),  _LC6_D24,  VCC,  VCC);
  _EQ053 =  _LC2_D28
         #  _LC7_D36
         #  _LC6_D27
         #  _LC7_D27;

-- Node name is ':157' from file "dc_port2.tdf" line 172, column 9
-- Equation name is '_LC1_D24', type is buried 
!_LC1_D24 = _LC1_D24~NOT;
_LC1_D24~NOT = DFFE( _LC4_D24, GLOBAL(!CLK42), GLOBAL(!/IO),  VCC,  VCC);

-- Node name is ':158' from file "dc_port2.tdf" line 172, column 14
-- Equation name is '_LC4_D24', type is buried 
_LC4_D24 = DFFE( /M1, GLOBAL( CLK42),  VCC,  VCC,  VCC);

-- Node name is ':160' from file "dc_port2.tdf" line 174, column 10
-- Equation name is '_LC7_D24', type is buried 
!_LC7_D24 = _LC7_D24~NOT;
_LC7_D24~NOT = DFFE(!/IOM1, GLOBAL( CLK42), GLOBAL(!/IO),  VCC,  VCC);

-- Node name is ':168' from file "dc_port2.tdf" line 71, column 44
-- Equation name is '_LC2_D24', type is buried 
!_LC2_D24 = _LC2_D24~NOT;
_LC2_D24~NOT = LCELL( _EQ054);
  _EQ054 =  CNF0 &  CNF1;

-- Node name is ':202' from file "dc_port2.tdf" line 80, column 27
-- Equation name is '_LC3_D29', type is buried 
_LC3_D29 = LCELL( _EQ055);
  _EQ055 =  A5 &  A6 &  A7
         # !A5 & !A6 & !A7;

-- Node name is ':215' from file "dc_port2.tdf" line 84, column 21
-- Equation name is '_LC6_D24', type is buried 
_LC6_D24 = LCELL( _EQ056);
  _EQ056 = !/IO &  /M1;

-- Node name is '~220~1' from file "dc_port2.tdf" line 87, column 19
-- Equation name is '~220~1', location is LC7_D36, type is buried.
-- synthesized logic cell 
_LC7_D36 = LCELL( _EQ057);
  _EQ057 =  _LC6_D36
         #  _LC3_D36
         #  _LC8_D36;

-- Node name is '~312~1' from file "dc_port2.tdf" line 104, column 24
-- Equation name is '~312~1', location is LC3_D27, type is buried.
-- synthesized logic cell 
_LC3_D27 = LCELL( _EQ058);
  _EQ058 =  FDD_DC4 &  PORTS0 & !PORTS1
         # !PORTS0 &  PORTS1 &  SPEC_DC4;

-- Node name is '~356~1' from file "dc_port2.tdf" line 107, column 24
-- Equation name is '~356~1', location is LC4_D34, type is buried.
-- synthesized logic cell 
_LC4_D34 = LCELL( _EQ059);
  _EQ059 = !PORTS0 &  PORTS1 &  SPEC_DC0
         #  FDD_DC0 &  PORTS0 & !PORTS1;

-- Node name is '~356~2' from file "dc_port2.tdf" line 107, column 24
-- Equation name is '~356~2', location is LC5_D36, type is buried.
-- synthesized logic cell 
_LC5_D36 = LCELL( _EQ060);
  _EQ060 = !PORTS0 & !PORTS1 &  PORTS2
         #  HDD_DC0 &  PORTS0 &  PORTS1;

-- Node name is '~359~1' from file "dc_port2.tdf" line 107, column 24
-- Equation name is '~359~1', location is LC4_D36, type is buried.
-- synthesized logic cell 
_LC4_D36 = LCELL( _EQ061);
  _EQ061 = !PORTS0 &  PORTS1 &  SPEC_DC1
         #  FDD_DC1 &  PORTS0 & !PORTS1;

-- Node name is '~362~1' from file "dc_port2.tdf" line 107, column 24
-- Equation name is '~362~1', location is LC4_D32, type is buried.
-- synthesized logic cell 
_LC4_D32 = LCELL( _EQ062);
  _EQ062 =  HDD_DC2 &  PORTS0 &  PORTS1
         # !PORTS0 &  PORTS1 &  SPEC_DC2;

-- Node name is '~362~2' from file "dc_port2.tdf" line 107, column 24
-- Equation name is '~362~2', location is LC2_D36, type is buried.
-- synthesized logic cell 
_LC2_D36 = LCELL( _EQ063);
  _EQ063 = !PORTS0 & !PORTS1 &  PORTS2
         #  FDD_DC2 &  PORTS0 & !PORTS1;

-- Node name is '~377~1' from file "dc_port2.tdf" line 108, column 24
-- Equation name is '~377~1', location is LC6_D26, type is buried.
-- synthesized logic cell 
_LC6_D26 = LCELL( _EQ064);
  _EQ064 =  _LC1_D26
         # !PORTS0 &  PORTS1 &  SPEC_MA1;

-- Node name is '~380~1' from file "dc_port2.tdf" line 108, column 24
-- Equation name is '~380~1', location is LC1_D26, type is buried.
-- synthesized logic cell 
_LC1_D26 = LCELL( _EQ065);
  _EQ065 = !PORTS0 & !PORTS1
         #  HDD_MA2 &  PORTS0 &  PORTS1;

-- Node name is '~380~2' from file "dc_port2.tdf" line 108, column 24
-- Equation name is '~380~2', location is LC8_D32, type is buried.
-- synthesized logic cell 
_LC8_D32 = LCELL( _EQ066);
  _EQ066 = !PORTS0 &  PORTS1 &  SPEC_MA2
         #  FDD_MA2 &  PORTS0 & !PORTS1;

-- Node name is '~383~1' from file "dc_port2.tdf" line 108, column 24
-- Equation name is '~383~1', location is LC3_D34, type is buried.
-- synthesized logic cell 
_LC3_D34 = LCELL( _EQ067);
  _EQ067 =  HDD_MA3 &  PORTS0 &  PORTS1
         # !PORTS0 &  PORTS1 &  SPEC_MA3;

-- Node name is '~383~2' from file "dc_port2.tdf" line 108, column 24
-- Equation name is '~383~2', location is LC6_D34, type is buried.
-- synthesized logic cell 
_LC6_D34 = LCELL( _EQ068);
  _EQ068 =  FDD_MA3 & !PORTS1
         # !PORTS0 & !PORTS1;

-- Node name is ':419' from file "dc_port2.tdf" line 117, column 3
-- Equation name is '_LC2_D29', type is buried 
!_LC2_D29 = _LC2_D29~NOT;
_LC2_D29~NOT = LCELL( _EQ069);
  _EQ069 = !A5 &  A6 & !A7;

-- Node name is ':656' from file "dc_port2.tdf" line 158, column 3
-- Equation name is '_LC4_D35', type is buried 
!_LC4_D35 = _LC4_D35~NOT;
_LC4_D35~NOT = LCELL( _EQ070);
  _EQ070 =  A0 & !A1 & !A2 & !A14;

-- Node name is ':689' from file "dc_port2.tdf" line 162, column 3
-- Equation name is '_LC8_D35', type is buried 
!_LC8_D35 = _LC8_D35~NOT;
_LC8_D35~NOT = LCELL( _EQ071);
  _EQ071 =  A0 & !A1 &  A2 & !A14;

-- Node name is '~739~1' from file "dc_port2.tdf" line 168, column 3
-- Equation name is '~739~1', location is LC8_D33, type is buried.
-- synthesized logic cell 
_LC8_D33 = LCELL( _EQ072);
  _EQ072 = !A1 &  A2;

-- Node name is '~750~1' from file "dc_port2.tdf" line 169, column 28
-- Equation name is '~750~1', location is LC5_D35, type is buried.
-- synthesized logic cell 
_LC5_D35 = LCELL( _EQ073);
  _EQ073 =  A0 & !A1 &  A2 & !A14
         #  A0 &  A1 & !A2 &  A14;

-- Node name is '~750~2' from file "dc_port2.tdf" line 169, column 28
-- Equation name is '~750~2', location is LC7_D35, type is buried.
-- synthesized logic cell 
_LC7_D35 = LCELL( _EQ074);
  _EQ074 =  A0 & !A1 &  A2 &  A14
         #  A0 &  A1 & !A2 & !A14;

-- Node name is '~754~1' from file "dc_port2.tdf" line 169, column 28
-- Equation name is '~754~1', location is LC6_D35, type is buried.
-- synthesized logic cell 
_LC6_D35 = LCELL( _EQ075);
  _EQ075 = !A0 & !A1 & !A14
         # !A0 & !A1 & !A2;

-- Node name is ':909' from file "dc_port2.tdf" line 193, column 28
-- Equation name is '_LC1_D33', type is buried 
_LC1_D33 = LCELL( _EQ076);
  _EQ076 = !A1 &  A2 &  A14
         #  A1 & !A2;



Project Information              c:\copy_d\asembler\altera\sp2000\dc_port2.rpt

** TIMING ASSIGNMENTS **

                         User       Actual 
Type  Location        Assignment    Value     Status   Critical Path

fmax  <default>       200.00 MHz  70.42 MHz   Failed   CLK42 to register PORTS1.Q to register :93.Q


Project Information              c:\copy_d\asembler\altera\sp2000\dc_port2.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'ACEX1K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 0

Default Timing Specifications: 

   fmax                                   = 200MHz

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = on
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:01
   Fitter                                 00:00:10
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:03
   --------------------------             --------
   Total Time                             00:00:16


Memory Allocated
-----------------

Peak memory allocated during compilation  = 35,734K
