Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Sat Nov  9 20:35:46 2024


Cell Usage:
GTP_DFF                      63 uses
GTP_DFF_C                  7794 uses
GTP_DFF_CE                 3448 uses
GTP_DFF_E                   351 uses
GTP_DFF_P                   282 uses
GTP_DFF_PE                  306 uses
GTP_DFF_R                   102 uses
GTP_DFF_RE                   84 uses
GTP_DFF_S                     4 uses
GTP_DFF_SE                    1 use
GTP_DRM18K                   16 uses
GTP_DRM9K                    17 uses
GTP_GRS                       1 use
GTP_HSST_E2                   1 use
GTP_INV                     107 uses
GTP_IOCLKDIV                  1 use
GTP_LUT1                    144 uses
GTP_LUT2                   2035 uses
GTP_LUT3                   1978 uses
GTP_LUT4                   1856 uses
GTP_LUT5                   3632 uses
GTP_LUT5CARRY              3277 uses
GTP_LUT5M                   265 uses
GTP_MUX2LUT6                 20 uses
GTP_MUX2LUT7                  9 uses
GTP_RAM16X1DP               320 uses

I/O ports: 42
GTP_INBUF                   2 uses
GTP_OUTBUF                 38 uses
GTP_OUTBUFT                 2 uses

Mapping Summary:
Total LUTs: 13507 of 42800 (31.56%)
	LUTs as dram: 320 of 17000 (1.88%)
	LUTs as logic: 13187
Total Registers: 12435 of 64200 (19.37%)
Total Latches: 0

DRM18K:
Total DRM18K = 24.5 of 134 (18.28%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 42 of 296 (14.19%)


Overview of Control Sets:

Number of unique control sets : 532

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 8        | 2                 6
  [2, 4)      | 111      | 7                 104
  [4, 6)      | 64       | 6                 58
  [6, 8)      | 12       | 2                 10
  [8, 10)     | 70       | 2                 68
  [10, 12)    | 111      | 1                 110
  [12, 14)    | 17       | 0                 17
  [14, 16)    | 43       | 4                 39
  [16, Inf)   | 96       | 23                73
--------------------------------------------------------------
  The maximum fanout: 758
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 63
  NO              NO                YES                8076
  NO              YES               NO                 106
  YES             NO                NO                 351
  YES             NO                YES                3754
  YES             YES               NO                 85
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file mesethernet_test_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                  | LUT       | FF        | Distributed RAM     | APM     | DRM      | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| mesethernet_test                                                  | 13507     | 12435     | 320                 | 0       | 24.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 42     | 1           | 0           | 0            | 0        | 3277          | 20           | 9            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + buf_sfp0_2_u10                                                  | 384       | 370       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 132           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch0                                                      | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch1                                                      | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch2                                                      | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch3                                                      | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + buf_sfp1_2_u2                                                   | 384       | 370       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 132           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch0                                                      | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch1                                                      | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch2                                                      | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch3                                                      | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + buf_u2_2_sfp1                                                   | 384       | 370       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 132           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch0                                                      | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch1                                                      | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch2                                                      | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch3                                                      | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + buf_u10_2_sfp0                                                  | 384       | 370       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 132           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch0                                                      | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch1                                                      | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch2                                                      | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch3                                                      | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + qsgmii_sfp0_lane1                                               | 2645      | 2524      | 80                  | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 560           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_qsgmii_core0                                                | 2645      | 2524      | 80                  | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 560           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_reset_gen                                          | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + qsgmii_rx_rstn_syn                                        | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + qsgmii_tx_rstn_syn                                        | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_rx                                                 | 120       | 92        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_rx_adapt                                         | 32        | 52        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_rx_sw                                            | 88        | 40        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_tx                                                 | 34        | 97        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_tx_adapt                                         | 32        | 52        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_tx_sw                                            | 2         | 45        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[0].U_qsgmii_port                                       | 644       | 634       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + hsst_cfg_rstn_sync                                        | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rx_rstn_syn                                               | 1         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + tx_rstn_syn                                               | 1         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 642       | 628       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                     | 13        | 11        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 146       | 101       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 106       | 87        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 79        | 57        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 5         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 5         | 8         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 207       | 221       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                               | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + adv_ability_sync                                        | 4         | 10        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 4         | 14        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mr_an_enable_sync                                       | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mr_restart_an_sync                                      | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_pcs_rxsyn                                       | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_rec_rstn_sync                                        | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_rstn_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_mode_txsync                                       | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 4         | 10        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                      | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 4         | 10        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[1].U_qsgmii_port                                       | 621       | 569       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 621       | 569       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                     | 7         | 6         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 151       | 100       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 104       | 87        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 79        | 56        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 4         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 207       | 213       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                               | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 8         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                      | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[2].U_qsgmii_port                                       | 612       | 564       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 612       | 564       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                     | 1         | 1         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 148       | 100       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 104       | 87        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 79        | 56        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 4         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 207       | 213       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                               | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 8         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                      | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[3].U_qsgmii_port                                       | 612       | 564       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 612       | 564       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                     | 1         | 1         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 148       | 100       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 104       | 87        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 79        | 56        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 4         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 207       | 213       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                               | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 8         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                      | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + qsgmii_sfp1_lane0                                               | 2643      | 2518      | 80                  | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 560           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_qsgmii_core0                                                | 2643      | 2518      | 80                  | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 560           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_reset_gen                                          | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + qsgmii_rx_rstn_syn                                        | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + qsgmii_tx_rstn_syn                                        | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_rx                                                 | 120       | 92        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_rx_adapt                                         | 32        | 52        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_rx_sw                                            | 88        | 40        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_tx                                                 | 34        | 97        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_tx_adapt                                         | 32        | 52        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_tx_sw                                            | 2         | 45        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[0].U_qsgmii_port                                       | 642       | 628       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rx_rstn_syn                                               | 1         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + tx_rstn_syn                                               | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 641       | 624       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                     | 13        | 11        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 148       | 101       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 104       | 87        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 79        | 57        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 5         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 4         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 207       | 221       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                               | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + adv_ability_sync                                        | 4         | 10        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 4         | 14        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mr_an_enable_sync                                       | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mr_restart_an_sync                                      | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_pcs_rxsyn                                       | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_rec_rstn_sync                                        | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_rstn_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_mode_txsync                                       | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 4         | 10        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                      | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 4         | 10        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[1].U_qsgmii_port                                       | 621       | 569       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 621       | 569       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                     | 7         | 6         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 151       | 100       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 104       | 87        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 79        | 56        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 4         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 207       | 213       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                               | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 8         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                      | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[2].U_qsgmii_port                                       | 610       | 564       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 610       | 564       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                     | 1         | 1         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 146       | 100       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 104       | 87        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 79        | 56        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 4         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 207       | 213       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                               | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 8         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                      | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[3].U_qsgmii_port                                       | 614       | 564       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 614       | 564       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                     | 1         | 1         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 149       | 100       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 105       | 87        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 79        | 56        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 4         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 207       | 213       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                               | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 8         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                      | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + qsgmii_u2_lane3                                                 | 2645      | 2521      | 80                  | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 560           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_qsgmii_core0                                                | 2645      | 2521      | 80                  | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 560           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_reset_gen                                          | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + qsgmii_rx_rstn_syn                                        | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + qsgmii_tx_rstn_syn                                        | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_rx                                                 | 120       | 92        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_rx_adapt                                         | 32        | 52        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_rx_sw                                            | 88        | 40        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_tx                                                 | 35        | 97        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_tx_adapt                                         | 33        | 52        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_tx_sw                                            | 2         | 45        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[0].U_qsgmii_port                                       | 621       | 594       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rx_rstn_syn                                               | 1         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + tx_rstn_syn                                               | 1         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 619       | 590       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                     | 9         | 7         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 149       | 101       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 105       | 87        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 78        | 57        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 5         | 5         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 1         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 207       | 221       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                               | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 8         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mr_an_enable_sync                                       | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mr_restart_an_sync                                      | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_pcs_rxsyn                                       | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_rec_rstn_sync                                        | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_rstn_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                      | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[1].U_qsgmii_port                                       | 616       | 569       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 616       | 569       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                     | 7         | 6         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 148       | 100       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 105       | 87        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 79        | 56        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 1         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 207       | 213       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                               | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 8         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                      | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[2].U_qsgmii_port                                       | 610       | 564       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 610       | 564       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                     | 1         | 1         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 148       | 100       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 105       | 87        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 79        | 56        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 1         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 207       | 213       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                               | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 8         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                      | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[3].U_qsgmii_port                                       | 641       | 601       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 641       | 601       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                     | 11        | 10        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 153       | 100       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 105       | 87        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 79        | 56        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 1         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 207       | 213       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                               | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + adv_ability_sync                                        | 4         | 10        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 4         | 14        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 4         | 10        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                      | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 4         | 10        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + qsgmii_u10_lane2                                                | 2678      | 2558      | 80                  | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 560           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_qsgmii_core0                                                | 2678      | 2558      | 80                  | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 560           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_reset_gen                                          | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + qsgmii_rx_rstn_syn                                        | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + qsgmii_tx_rstn_syn                                        | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_rx                                                 | 120       | 92        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_rx_adapt                                         | 33        | 52        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_rx_sw                                            | 87        | 40        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_tx                                                 | 34        | 97        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_tx_adapt                                         | 32        | 52        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_tx_sw                                            | 2         | 45        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[0].U_qsgmii_port                                       | 632       | 612       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rx_rstn_syn                                               | 1         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + tx_rstn_syn                                               | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 631       | 608       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                     | 13        | 11        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 148       | 101       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 105       | 87        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 79        | 57        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 5         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 1         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 207       | 221       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                               | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + adv_ability_sync                                        | 4         | 8         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 8         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mr_an_enable_sync                                       | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mr_restart_an_sync                                      | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_pcs_rxsyn                                       | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_rec_rstn_sync                                        | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_rstn_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 4         | 10        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                      | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[1].U_qsgmii_port                                       | 634       | 588       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 634       | 588       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                     | 15        | 11        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 150       | 100       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 105       | 87        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 79        | 56        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 1         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 207       | 213       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                               | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + adv_ability_sync                                        | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 4         | 14        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                      | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 4         | 10        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[2].U_qsgmii_port                                       | 619       | 569       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 619       | 569       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                     | 7         | 6         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 151       | 100       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 105       | 87        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 79        | 56        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 1         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 207       | 213       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                               | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 8         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                      | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[3].U_qsgmii_port                                       | 637       | 596       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 637       | 596       | 20                  | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                     | 15        | 11        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 145       | 100       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 109       | 87        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 79        | 56        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 1         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 207       | 213       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + of_sync                                               | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + adv_ability_sync                                        | 4         | 10        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 4         | 14        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                      | 0         | 4         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 4         | 10        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u1_reset_sync                                                   | 22        | 24        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hsst_test                                                     | 951       | 581       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0      | 0           | 0           | 0            | 0        | 417           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_GTP_HSST_WRAPPER                                            | 0         | 0         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_IPML_HSST_RST                                               | 951       | 581       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 417           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_lane_powerup                            | 20        | 15        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_pll                                 | 83        | 58        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_deb                                             | 30        | 15        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_sync                                            | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_wtchdg                                          | 24        | 21        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll_rst_fsm_0                                             | 29        | 20        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_rx                                  | 736       | 452       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 327           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE0_ENABLE.rxlane_fsm0                                | 133       | 77        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE1_ENABLE.rxlane_fsm1                                | 133       | 77        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE2_ENABLE.rxlane_fsm2                                | 133       | 77        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE3_ENABLE.rxlane_fsm3                                | 133       | 77        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[0].cdr_align_deb                              | 30        | 15        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[0].cdr_align_sync                             | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[0].sigdet_deb                                 | 21        | 15        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[0].sigdet_sync                                | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[0].word_align_sync                            | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[1].cdr_align_deb                              | 30        | 15        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[1].cdr_align_sync                             | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[1].sigdet_deb                                 | 21        | 15        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[1].sigdet_sync                                | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[1].word_align_sync                            | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].cdr_align_deb                              | 30        | 15        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].cdr_align_sync                             | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].sigdet_deb                                 | 21        | 15        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].sigdet_sync                                | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].word_align_sync                            | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].cdr_align_deb                              | 30        | 15        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].cdr_align_sync                             | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].sigdet_deb                                 | 21        | 15        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].sigdet_sync                                | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].word_align_sync                            | 0         | 2         | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_tx                                  | 112       | 56        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + TXLANE0_ENABLE.txlane_rst_fsm0                            | 56        | 27        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + TXLANE3_ENABLE.txlane_rst_fsm3                            | 56        | 27        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_led_test                                                      | 48        | 25        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_yt_ctrl                                                       | 327       | 204       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 1           | 0           | 0            | 0        | 54            | 20           | 9            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_mdio_master_driver                                          | 97        | 77        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 1           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_reg_ctrl                                                    | 191       | 103       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 25            | 20           | 9            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_reset_n_delay                                               | 39        | 24        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                               
**************************************************************************************************************************************************************************************************************
                                                                                                                                 Clock   Non-clock                                                            
 Clock                                                                        Period       Waveform       Type                   Loads       Loads  Sources                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 free_clk                                                                     20.000       {0 10}         Declared                 824           1  {free_clk}                                                
   free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred  100.000      {0 50}         Generated (free_clk)     164           2  {u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT} 
 i_p_refckp_0                                                                 8.000        {0 4}          Declared                   0           1  {i_p_refckp_0}                                            
==============================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 free_clk                    50.000 MHz     186.289 MHz         20.000          5.368         14.632
 free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                             10.000 MHz     112.867 MHz        100.000          8.860         45.570
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                    14.632       0.000              0           1328
 free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    45.570       0.000              0            392
 free_clk               free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    18.406       0.000              0              2
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                     0.740       0.000              0           1328
 free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.829       0.000              0            392
 free_clk               free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -1.148      -1.579              2              2
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                    17.194       0.000              0            773
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                     1.273       0.000              0            773
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk                                            9.380       0.000              0            824
 free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    49.102       0.000              0            164
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CE (GTP_DFF_CE)
Path Group  : free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
                                                                                   u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/I0 (GTP_LUT4)
                                   td                    0.280       5.629 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.093         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N48707
                                                                                   u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/I2 (GTP_LUT3)
                                   td                    0.185       6.278 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.831         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N32161
                                                                                   u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/I4 (GTP_LUT5)
                                   td                    0.185       7.016 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.480         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N48715
                                                                                   u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/I4 (GTP_LUT5)
                                   td                    0.185       7.665 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       8.378         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
                                                                                   u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/I1 (GTP_LUT3)
                                   td                    0.172       8.550 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/Z (GTP_LUT3)
                                   net (fanout=14)       0.641       9.191         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
                                                                           f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.191         Logic Levels: 5  
                                                                                   Logic: 1.336ns(27.973%), Route: 3.440ns(72.027%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 free_clk                                                0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.000      20.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204      24.415         nt_free_clk      
                                                                           r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   9.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.632                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CE (GTP_DFF_CE)
Path Group  : free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
                                                                                   u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/I0 (GTP_LUT4)
                                   td                    0.280       5.629 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.093         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N48707
                                                                                   u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/I2 (GTP_LUT3)
                                   td                    0.185       6.278 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.831         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N32161
                                                                                   u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/I4 (GTP_LUT5)
                                   td                    0.185       7.016 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.480         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N48715
                                                                                   u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/I4 (GTP_LUT5)
                                   td                    0.185       7.665 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       8.378         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
                                                                                   u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/I1 (GTP_LUT3)
                                   td                    0.172       8.550 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/Z (GTP_LUT3)
                                   net (fanout=14)       0.641       9.191         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
                                                                           f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.191         Logic Levels: 5  
                                                                                   Logic: 1.336ns(27.973%), Route: 3.440ns(72.027%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 free_clk                                                0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.000      20.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204      24.415         nt_free_clk      
                                                                           r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   9.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.632                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/CE (GTP_DFF_CE)
Path Group  : free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
                                                                                   u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/I0 (GTP_LUT4)
                                   td                    0.280       5.629 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.093         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N48707
                                                                                   u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/I2 (GTP_LUT3)
                                   td                    0.185       6.278 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.831         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N32161
                                                                                   u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/I4 (GTP_LUT5)
                                   td                    0.185       7.016 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.480         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N48715
                                                                                   u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/I4 (GTP_LUT5)
                                   td                    0.185       7.665 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       8.378         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
                                                                                   u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/I1 (GTP_LUT3)
                                   td                    0.172       8.550 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/Z (GTP_LUT3)
                                   net (fanout=14)       0.641       9.191         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
                                                                           f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.191         Logic Levels: 5  
                                                                                   Logic: 1.336ns(27.973%), Route: 3.440ns(72.027%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 free_clk                                                0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.000      20.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204      24.415         nt_free_clk      
                                                                           r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   9.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.632                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
Endpoint    : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)
Path Group  : free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r1 [0]
                                                                           f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/auto_rst/CLK (GTP_DFF_C)
Endpoint    : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_restart_an/D (GTP_DFF_C)
Path Group  : free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/auto_rst/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/auto_rst/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/auto_rst
                                                                           f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_restart_an/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_restart_an/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack_dly[0]/CLK (GTP_DFF_C)
Endpoint    : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack_dly[1]/D (GTP_DFF_C)
Path Group  : free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack_dly[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack_dly[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack_dly [0]
                                                                           f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack_dly[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack_dly[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/state[3]/CLK (GTP_DFF_R)
Endpoint    : u_yt_ctrl/u_mdio_master_driver/writedata[0]/CE (GTP_DFF_E)
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.883
  Launch Clock Delay      :  6.782
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      2.425       3.636         nt_free_clk      
                                                                                   u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.636 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=126)      3.146       6.782         nt_u2_mdc_o      
                                                                           r       u_yt_ctrl/u_mdio_master_driver/state[3]/CLK (GTP_DFF_R)

                                   tco                   0.329       7.111 r       u_yt_ctrl/u_mdio_master_driver/state[3]/Q (GTP_DFF_R)
                                   net (fanout=11)       0.771       7.882         u_yt_ctrl/u_mdio_master_driver/state [3]
                                                                                   u_yt_ctrl/u_mdio_master_driver/N174_1/I1 (GTP_LUT4)
                                   td                    0.283       8.165 f       u_yt_ctrl/u_mdio_master_driver/N174_1/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       8.858         u_yt_ctrl/u_mdio_master_driver/_N31719
                                                                                   u_yt_ctrl/u_mdio_master_driver/N174_5/I4 (GTP_LUT5)
                                   td                    0.185       9.043 r       u_yt_ctrl/u_mdio_master_driver/N174_5/Z (GTP_LUT5)
                                   net (fanout=23)       0.865       9.908         u_yt_ctrl/u_mdio_master_driver/N174
                                                                                   u_yt_ctrl/u_mdio_master_driver/N283/I2 (GTP_LUT4)
                                   td                    0.172      10.080 f       u_yt_ctrl/u_mdio_master_driver/N283/Z (GTP_LUT4)
                                   net (fanout=16)       0.641      10.721         u_yt_ctrl/u_mdio_master_driver/N283
                                                                           f       u_yt_ctrl/u_mdio_master_driver/writedata[0]/CE (GTP_DFF_E)

 Data arrival time                                                  10.721         Logic Levels: 3  
                                                                                   Logic: 0.969ns(24.600%), Route: 2.970ns(75.400%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 free_clk                                                0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.000      50.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312      51.312 f       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      2.425      53.737         nt_free_clk      
                                                                                   u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      53.737 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=126)      0.000      53.737         nt_u2_mdc_o      
                                                                                   u_yt_ctrl/u_mdio_master_driver/N226/I (GTP_INV)
                                   td                    0.000      53.737 r       u_yt_ctrl/u_mdio_master_driver/N226/Z (GTP_INV)
                                   net (fanout=41)       3.146      56.883         u_yt_ctrl/u_mdio_master_driver/N226
                                                                           r       u_yt_ctrl/u_mdio_master_driver/writedata[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      56.883                          
 clock uncertainty                                      -0.050      56.833                          

 Setup time                                             -0.542      56.291                          

 Data required time                                                 56.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.291                          
 Data arrival time                                                  10.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.570                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/state[3]/CLK (GTP_DFF_R)
Endpoint    : u_yt_ctrl/u_mdio_master_driver/writedata[1]/CE (GTP_DFF_E)
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.883
  Launch Clock Delay      :  6.782
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      2.425       3.636         nt_free_clk      
                                                                                   u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.636 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=126)      3.146       6.782         nt_u2_mdc_o      
                                                                           r       u_yt_ctrl/u_mdio_master_driver/state[3]/CLK (GTP_DFF_R)

                                   tco                   0.329       7.111 r       u_yt_ctrl/u_mdio_master_driver/state[3]/Q (GTP_DFF_R)
                                   net (fanout=11)       0.771       7.882         u_yt_ctrl/u_mdio_master_driver/state [3]
                                                                                   u_yt_ctrl/u_mdio_master_driver/N174_1/I1 (GTP_LUT4)
                                   td                    0.283       8.165 f       u_yt_ctrl/u_mdio_master_driver/N174_1/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       8.858         u_yt_ctrl/u_mdio_master_driver/_N31719
                                                                                   u_yt_ctrl/u_mdio_master_driver/N174_5/I4 (GTP_LUT5)
                                   td                    0.185       9.043 r       u_yt_ctrl/u_mdio_master_driver/N174_5/Z (GTP_LUT5)
                                   net (fanout=23)       0.865       9.908         u_yt_ctrl/u_mdio_master_driver/N174
                                                                                   u_yt_ctrl/u_mdio_master_driver/N283/I2 (GTP_LUT4)
                                   td                    0.172      10.080 f       u_yt_ctrl/u_mdio_master_driver/N283/Z (GTP_LUT4)
                                   net (fanout=16)       0.641      10.721         u_yt_ctrl/u_mdio_master_driver/N283
                                                                           f       u_yt_ctrl/u_mdio_master_driver/writedata[1]/CE (GTP_DFF_E)

 Data arrival time                                                  10.721         Logic Levels: 3  
                                                                                   Logic: 0.969ns(24.600%), Route: 2.970ns(75.400%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 free_clk                                                0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.000      50.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312      51.312 f       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      2.425      53.737         nt_free_clk      
                                                                                   u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      53.737 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=126)      0.000      53.737         nt_u2_mdc_o      
                                                                                   u_yt_ctrl/u_mdio_master_driver/N226/I (GTP_INV)
                                   td                    0.000      53.737 r       u_yt_ctrl/u_mdio_master_driver/N226/Z (GTP_INV)
                                   net (fanout=41)       3.146      56.883         u_yt_ctrl/u_mdio_master_driver/N226
                                                                           r       u_yt_ctrl/u_mdio_master_driver/writedata[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      56.883                          
 clock uncertainty                                      -0.050      56.833                          

 Setup time                                             -0.542      56.291                          

 Data required time                                                 56.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.291                          
 Data arrival time                                                  10.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.570                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/state[3]/CLK (GTP_DFF_R)
Endpoint    : u_yt_ctrl/u_mdio_master_driver/writedata[2]/CE (GTP_DFF_E)
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.883
  Launch Clock Delay      :  6.782
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      2.425       3.636         nt_free_clk      
                                                                                   u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.636 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=126)      3.146       6.782         nt_u2_mdc_o      
                                                                           r       u_yt_ctrl/u_mdio_master_driver/state[3]/CLK (GTP_DFF_R)

                                   tco                   0.329       7.111 r       u_yt_ctrl/u_mdio_master_driver/state[3]/Q (GTP_DFF_R)
                                   net (fanout=11)       0.771       7.882         u_yt_ctrl/u_mdio_master_driver/state [3]
                                                                                   u_yt_ctrl/u_mdio_master_driver/N174_1/I1 (GTP_LUT4)
                                   td                    0.283       8.165 f       u_yt_ctrl/u_mdio_master_driver/N174_1/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       8.858         u_yt_ctrl/u_mdio_master_driver/_N31719
                                                                                   u_yt_ctrl/u_mdio_master_driver/N174_5/I4 (GTP_LUT5)
                                   td                    0.185       9.043 r       u_yt_ctrl/u_mdio_master_driver/N174_5/Z (GTP_LUT5)
                                   net (fanout=23)       0.865       9.908         u_yt_ctrl/u_mdio_master_driver/N174
                                                                                   u_yt_ctrl/u_mdio_master_driver/N283/I2 (GTP_LUT4)
                                   td                    0.172      10.080 f       u_yt_ctrl/u_mdio_master_driver/N283/Z (GTP_LUT4)
                                   net (fanout=16)       0.641      10.721         u_yt_ctrl/u_mdio_master_driver/N283
                                                                           f       u_yt_ctrl/u_mdio_master_driver/writedata[2]/CE (GTP_DFF_E)

 Data arrival time                                                  10.721         Logic Levels: 3  
                                                                                   Logic: 0.969ns(24.600%), Route: 2.970ns(75.400%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 free_clk                                                0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.000      50.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312      51.312 f       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      2.425      53.737         nt_free_clk      
                                                                                   u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      53.737 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=126)      0.000      53.737         nt_u2_mdc_o      
                                                                                   u_yt_ctrl/u_mdio_master_driver/N226/I (GTP_INV)
                                   td                    0.000      53.737 r       u_yt_ctrl/u_mdio_master_driver/N226/Z (GTP_INV)
                                   net (fanout=41)       3.146      56.883         u_yt_ctrl/u_mdio_master_driver/N226
                                                                           r       u_yt_ctrl/u_mdio_master_driver/writedata[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      56.883                          
 clock uncertainty                                      -0.050      56.833                          

 Setup time                                             -0.542      56.291                          

 Data required time                                                 56.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.291                          
 Data arrival time                                                  10.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.570                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/CLK (GTP_DFF)
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n/D (GTP_DFF)
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.782
  Launch Clock Delay      :  6.782
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      2.425       3.636         nt_free_clk      
                                                                                   u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.636 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=126)      3.146       6.782         nt_u2_mdc_o      
                                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/CLK (GTP_DFF)

                                   tco                   0.323       7.105 f       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/Q (GTP_DFF)
                                   net (fanout=2)        0.553       7.658         u_yt_ctrl/u_mdio_master_driver/reset_n_done_r
                                                                           f       u_yt_ctrl/u_mdio_master_driver/reset_n/D (GTP_DFF)

 Data arrival time                                                   7.658         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      2.425       3.636         nt_free_clk      
                                                                                   u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.636 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=126)      3.146       6.782         nt_u2_mdc_o      
                                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.782                          
 clock uncertainty                                       0.000       6.782                          

 Hold time                                               0.047       6.829                          

 Data required time                                                  6.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.829                          
 Data arrival time                                                   7.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/st_code[0]/CLK (GTP_DFF_E)
Endpoint    : u_yt_ctrl/u_mdio_master_driver/st_code[1]/D (GTP_DFF_E)
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.883
  Launch Clock Delay      :  6.883
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 free_clk                                                0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.000      50.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312      51.312 f       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      2.425      53.737         nt_free_clk      
                                                                                   u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      53.737 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=126)      0.000      53.737         nt_u2_mdc_o      
                                                                                   u_yt_ctrl/u_mdio_master_driver/N226/I (GTP_INV)
                                   td                    0.000      53.737 r       u_yt_ctrl/u_mdio_master_driver/N226/Z (GTP_INV)
                                   net (fanout=41)       3.146      56.883         u_yt_ctrl/u_mdio_master_driver/N226
                                                                           r       u_yt_ctrl/u_mdio_master_driver/st_code[0]/CLK (GTP_DFF_E)

                                   tco                   0.323      57.206 f       u_yt_ctrl/u_mdio_master_driver/st_code[0]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.464      57.670         u_yt_ctrl/u_mdio_master_driver/st_code [0]
                                                                                   u_yt_ctrl/u_mdio_master_driver/st_code[1:0]_4/I0 (GTP_LUT2)
                                   td                    0.237      57.907 f       u_yt_ctrl/u_mdio_master_driver/st_code[1:0]_4/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      57.907         u_yt_ctrl/u_mdio_master_driver/_N16844
                                                                           f       u_yt_ctrl/u_mdio_master_driver/st_code[1]/D (GTP_DFF_E)

 Data arrival time                                                  57.907         Logic Levels: 1  
                                                                                   Logic: 0.560ns(54.688%), Route: 0.464ns(45.312%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 free_clk                                                0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.000      50.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312      51.312 f       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      2.425      53.737         nt_free_clk      
                                                                                   u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      53.737 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=126)      0.000      53.737         nt_u2_mdc_o      
                                                                                   u_yt_ctrl/u_mdio_master_driver/N226/I (GTP_INV)
                                   td                    0.000      53.737 r       u_yt_ctrl/u_mdio_master_driver/N226/Z (GTP_INV)
                                   net (fanout=41)       3.146      56.883         u_yt_ctrl/u_mdio_master_driver/N226
                                                                           r       u_yt_ctrl/u_mdio_master_driver/st_code[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      56.883                          
 clock uncertainty                                       0.000      56.883                          

 Hold time                                               0.047      56.930                          

 Data required time                                                 56.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.930                          
 Data arrival time                                                  57.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.977                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/phyaddr[0]/CLK (GTP_DFF_E)
Endpoint    : u_yt_ctrl/u_mdio_master_driver/phyaddr[1]/D (GTP_DFF_E)
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.883
  Launch Clock Delay      :  6.883
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 free_clk                                                0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.000      50.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312      51.312 f       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      2.425      53.737         nt_free_clk      
                                                                                   u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      53.737 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=126)      0.000      53.737         nt_u2_mdc_o      
                                                                                   u_yt_ctrl/u_mdio_master_driver/N226/I (GTP_INV)
                                   td                    0.000      53.737 r       u_yt_ctrl/u_mdio_master_driver/N226/Z (GTP_INV)
                                   net (fanout=41)       3.146      56.883         u_yt_ctrl/u_mdio_master_driver/N226
                                                                           r       u_yt_ctrl/u_mdio_master_driver/phyaddr[0]/CLK (GTP_DFF_E)

                                   tco                   0.323      57.206 f       u_yt_ctrl/u_mdio_master_driver/phyaddr[0]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.464      57.670         u_yt_ctrl/u_mdio_master_driver/phyaddr [0]
                                                                                   u_yt_ctrl/u_mdio_master_driver/phyaddr[4:0]_6/I1 (GTP_LUT3)
                                   td                    0.251      57.921 f       u_yt_ctrl/u_mdio_master_driver/phyaddr[4:0]_6/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      57.921         u_yt_ctrl/u_mdio_master_driver/_N16468
                                                                           f       u_yt_ctrl/u_mdio_master_driver/phyaddr[1]/D (GTP_DFF_E)

 Data arrival time                                                  57.921         Logic Levels: 1  
                                                                                   Logic: 0.574ns(55.299%), Route: 0.464ns(44.701%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 free_clk                                                0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.000      50.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312      51.312 f       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      2.425      53.737         nt_free_clk      
                                                                                   u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      53.737 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=126)      0.000      53.737         nt_u2_mdc_o      
                                                                                   u_yt_ctrl/u_mdio_master_driver/N226/I (GTP_INV)
                                   td                    0.000      53.737 r       u_yt_ctrl/u_mdio_master_driver/N226/Z (GTP_INV)
                                   net (fanout=41)       3.146      56.883         u_yt_ctrl/u_mdio_master_driver/N226
                                                                           r       u_yt_ctrl/u_mdio_master_driver/phyaddr[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      56.883                          
 clock uncertainty                                       0.000      56.883                          

 Hold time                                               0.047      56.930                          

 Data required time                                                 56.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.930                          
 Data arrival time                                                  57.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[8]/CLK (GTP_DFF_R)
Endpoint    : u_yt_ctrl/u_reg_ctrl/reset_n/D (GTP_DFF)
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.782
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           80.000      80.000 r                        
 free_clk                                                0.000      80.000 r       free_clk (port)  
                                   net (fanout=1)        0.000      80.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      81.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204      84.415         nt_free_clk      
                                                                           r       u_yt_ctrl/u_reset_n_delay/cnt[8]/CLK (GTP_DFF_R)

                                   tco                   0.329      84.744 r       u_yt_ctrl/u_reset_n_delay/cnt[8]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641      85.385         u_yt_ctrl/u_reset_n_delay/cnt [8]
                                                                                   u_yt_ctrl/u_reset_n_delay/N13_mux5_4/I0 (GTP_LUT4)
                                   td                    0.290      85.675 f       u_yt_ctrl/u_reset_n_delay/N13_mux5_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      86.139         u_yt_ctrl/u_reset_n_delay/_N48910
                                                                                   u_yt_ctrl/u_reset_n_delay/N13_mux7/I4 (GTP_LUT5)
                                   td                    0.185      86.324 r       u_yt_ctrl/u_reset_n_delay/N13_mux7/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      86.788         u_yt_ctrl/u_reset_n_delay/_N2804
                                                                                   u_yt_ctrl/u_reset_n_delay/N13_mux12/I4 (GTP_LUT5)
                                   td                    0.185      86.973 r       u_yt_ctrl/u_reset_n_delay/N13_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      87.437         u_yt_ctrl/u_reset_n_delay/_N2814
                                                                                   u_yt_ctrl/u_reset_n_delay/N14_1/I4 (GTP_LUT5)
                                   td                    0.185      87.622 r       u_yt_ctrl/u_reset_n_delay/N14_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      88.175         u_yt_ctrl/reset_n_done
                                                                                   u_yt_ctrl/u_reg_ctrl/reset_n_rs_mux/I0 (GTP_LUT2)
                                   td                    0.185      88.360 r       u_yt_ctrl/u_reg_ctrl/reset_n_rs_mux/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      88.360         u_yt_ctrl/u_reg_ctrl/_N40372
                                                                           r       u_yt_ctrl/u_reg_ctrl/reset_n/D (GTP_DFF)

 Data arrival time                                                  88.360         Logic Levels: 5  
                                                                                   Logic: 1.359ns(34.449%), Route: 2.586ns(65.551%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 free_clk                                                0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.000     100.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      2.425     103.636         nt_free_clk      
                                                                                   u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     103.636 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=126)      3.146     106.782         nt_u2_mdc_o      
                                                                           r       u_yt_ctrl/u_reg_ctrl/reset_n/CLK (GTP_DFF)
 clock pessimism                                         0.000     106.782                          
 clock uncertainty                                      -0.050     106.732                          

 Setup time                                              0.034     106.766                          

 Data required time                                                106.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                106.766                          
 Data arrival time                                                  88.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[8]/CLK (GTP_DFF_R)
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/D (GTP_DFF)
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.782
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           80.000      80.000 r                        
 free_clk                                                0.000      80.000 r       free_clk (port)  
                                   net (fanout=1)        0.000      80.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      81.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204      84.415         nt_free_clk      
                                                                           r       u_yt_ctrl/u_reset_n_delay/cnt[8]/CLK (GTP_DFF_R)

                                   tco                   0.329      84.744 r       u_yt_ctrl/u_reset_n_delay/cnt[8]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641      85.385         u_yt_ctrl/u_reset_n_delay/cnt [8]
                                                                                   u_yt_ctrl/u_reset_n_delay/N13_mux5_4/I0 (GTP_LUT4)
                                   td                    0.290      85.675 f       u_yt_ctrl/u_reset_n_delay/N13_mux5_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      86.139         u_yt_ctrl/u_reset_n_delay/_N48910
                                                                                   u_yt_ctrl/u_reset_n_delay/N13_mux7/I4 (GTP_LUT5)
                                   td                    0.185      86.324 r       u_yt_ctrl/u_reset_n_delay/N13_mux7/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      86.788         u_yt_ctrl/u_reset_n_delay/_N2804
                                                                                   u_yt_ctrl/u_reset_n_delay/N13_mux12/I4 (GTP_LUT5)
                                   td                    0.185      86.973 r       u_yt_ctrl/u_reset_n_delay/N13_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      87.437         u_yt_ctrl/u_reset_n_delay/_N2814
                                                                                   u_yt_ctrl/u_reset_n_delay/N14_1/I4 (GTP_LUT5)
                                   td                    0.185      87.622 r       u_yt_ctrl/u_reset_n_delay/N14_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.000      87.622         u_yt_ctrl/reset_n_done
                                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/D (GTP_DFF)

 Data arrival time                                                  87.622         Logic Levels: 4  
                                                                                   Logic: 1.174ns(36.607%), Route: 2.033ns(63.393%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 free_clk                                                0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.000     100.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      2.425     103.636         nt_free_clk      
                                                                                   u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     103.636 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=126)      3.146     106.782         nt_u2_mdc_o      
                                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/CLK (GTP_DFF)
 clock pessimism                                         0.000     106.782                          
 clock uncertainty                                      -0.050     106.732                          

 Setup time                                              0.034     106.766                          

 Data required time                                                106.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                106.766                          
 Data arrival time                                                  87.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[20]/CLK (GTP_DFF_R)
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/D (GTP_DFF)
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.782
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                          100.000     100.000 r                        
 free_clk                                                0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.000     100.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204     104.415         nt_free_clk      
                                                                           r       u_yt_ctrl/u_reset_n_delay/cnt[20]/CLK (GTP_DFF_R)

                                   tco                   0.323     104.738 f       u_yt_ctrl/u_reset_n_delay/cnt[20]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641     105.379         u_yt_ctrl/u_reset_n_delay/cnt [20]
                                                                                   u_yt_ctrl/u_reset_n_delay/N14_1/I0 (GTP_LUT5)
                                   td                    0.344     105.723 r       u_yt_ctrl/u_reset_n_delay/N14_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.000     105.723         u_yt_ctrl/reset_n_done
                                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/D (GTP_DFF)

 Data arrival time                                                 105.723         Logic Levels: 1  
                                                                                   Logic: 0.667ns(50.994%), Route: 0.641ns(49.006%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 free_clk                                                0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.000     100.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      2.425     103.636         nt_free_clk      
                                                                                   u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     103.636 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=126)      3.146     106.782         nt_u2_mdc_o      
                                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/CLK (GTP_DFF)
 clock pessimism                                         0.000     106.782                          
 clock uncertainty                                       0.050     106.832                          

 Hold time                                               0.039     106.871                          

 Data required time                                                106.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                106.871                          
 Data arrival time                                                 105.723                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[20]/CLK (GTP_DFF_R)
Endpoint    : u_yt_ctrl/u_reg_ctrl/reset_n/D (GTP_DFF)
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.782
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                          100.000     100.000 r                        
 free_clk                                                0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.000     100.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204     104.415         nt_free_clk      
                                                                           r       u_yt_ctrl/u_reset_n_delay/cnt[20]/CLK (GTP_DFF_R)

                                   tco                   0.323     104.738 f       u_yt_ctrl/u_reset_n_delay/cnt[20]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641     105.379         u_yt_ctrl/u_reset_n_delay/cnt [20]
                                                                                   u_yt_ctrl/u_reset_n_delay/N14_1/I0 (GTP_LUT5)
                                   td                    0.344     105.723 r       u_yt_ctrl/u_reset_n_delay/N14_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.553     106.276         u_yt_ctrl/reset_n_done
                                                                                   u_yt_ctrl/u_reg_ctrl/reset_n_rs_mux/I0 (GTP_LUT2)
                                   td                    0.172     106.448 f       u_yt_ctrl/u_reg_ctrl/reset_n_rs_mux/Z (GTP_LUT2)
                                   net (fanout=1)        0.000     106.448         u_yt_ctrl/u_reg_ctrl/_N40372
                                                                           f       u_yt_ctrl/u_reg_ctrl/reset_n/D (GTP_DFF)

 Data arrival time                                                 106.448         Logic Levels: 2  
                                                                                   Logic: 0.839ns(41.269%), Route: 1.194ns(58.731%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 free_clk                                                0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.000     100.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      2.425     103.636         nt_free_clk      
                                                                                   u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     103.636 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=126)      3.146     106.782         nt_u2_mdc_o      
                                                                           r       u_yt_ctrl/u_reg_ctrl/reset_n/CLK (GTP_DFF)
 clock pessimism                                         0.000     106.782                          
 clock uncertainty                                       0.050     106.832                          

 Hold time                                               0.047     106.879                          

 Data required time                                                106.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                                106.879                          
 Data arrival time                                                 106.448                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.431                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/P (GTP_DFF_P)
Path Group  : free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        1.043       5.787         qsgmii_sfp0_lane1/p0_mm_rst_n
                                                                                   u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/I0 (GTP_LUT2)
                                   td                    0.172       5.959 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/Z (GTP_LUT2)
                                   net (fanout=20)       0.670       6.629         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
                                                                           f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/P (GTP_DFF_P)

 Data arrival time                                                   6.629         Logic Levels: 1  
                                                                                   Logic: 0.501ns(22.629%), Route: 1.713ns(77.371%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 free_clk                                                0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.000      20.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204      24.415         nt_free_clk      
                                                                           r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   6.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.194                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/P (GTP_DFF_P)
Path Group  : free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        1.043       5.787         qsgmii_sfp0_lane1/p0_mm_rst_n
                                                                                   u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/I0 (GTP_LUT2)
                                   td                    0.172       5.959 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/Z (GTP_LUT2)
                                   net (fanout=20)       0.670       6.629         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
                                                                           f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/P (GTP_DFF_P)

 Data arrival time                                                   6.629         Logic Levels: 1  
                                                                                   Logic: 0.501ns(22.629%), Route: 1.713ns(77.371%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 free_clk                                                0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.000      20.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204      24.415         nt_free_clk      
                                                                           r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   6.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.194                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/C (GTP_DFF_CE)
Path Group  : free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        1.043       5.787         qsgmii_sfp0_lane1/p0_mm_rst_n
                                                                                   u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/I0 (GTP_LUT2)
                                   td                    0.172       5.959 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/Z (GTP_LUT2)
                                   net (fanout=20)       0.670       6.629         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
                                                                           f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.629         Logic Levels: 1  
                                                                                   Logic: 0.501ns(22.629%), Route: 1.713ns(77.371%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 free_clk                                                0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.000      20.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204      24.415         nt_free_clk      
                                                                           r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   6.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.194                          
====================================================================================================

====================================================================================================

Startpoint  : u1_reset_sync/rs2/CLK (GTP_DFF_C)
Endpoint    : u1_reset_sync/cnt_rst[0]/P (GTP_DFF_PE)
Path Group  : free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       u1_reset_sync/rs2/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u1_reset_sync/rs2/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u1_reset_sync/rst_n_inner
                                                                                   u1_reset_sync/N3/I (GTP_INV)
                                   td                    0.000       4.744 f       u1_reset_sync/N3/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u1_reset_sync/N3 
                                                                           f       u1_reset_sync/cnt_rst[0]/P (GTP_DFF_PE)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       u1_reset_sync/cnt_rst[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u1_reset_sync/rs2/CLK (GTP_DFF_C)
Endpoint    : u1_reset_sync/cnt_rst[1]/P (GTP_DFF_PE)
Path Group  : free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       u1_reset_sync/rs2/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u1_reset_sync/rs2/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u1_reset_sync/rst_n_inner
                                                                                   u1_reset_sync/N3/I (GTP_INV)
                                   td                    0.000       4.744 f       u1_reset_sync/N3/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u1_reset_sync/N3 
                                                                           f       u1_reset_sync/cnt_rst[1]/P (GTP_DFF_PE)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       u1_reset_sync/cnt_rst[1]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u1_reset_sync/rs2/CLK (GTP_DFF_C)
Endpoint    : u1_reset_sync/cnt_rst[2]/P (GTP_DFF_PE)
Path Group  : free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       u1_reset_sync/rs2/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u1_reset_sync/rs2/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u1_reset_sync/rst_n_inner
                                                                                   u1_reset_sync/N3/I (GTP_INV)
                                   td                    0.000       4.744 f       u1_reset_sync/N3/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u1_reset_sync/N3 
                                                                           f       u1_reset_sync/cnt_rst[2]/P (GTP_DFF_PE)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       u1_reset_sync/cnt_rst[2]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/mdio_oe/CLK (GTP_DFF)
Endpoint    : u2_mdio (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                         0.000       0.000 f                        
 free_clk                                                0.000       0.000 f       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      2.425       3.737         nt_free_clk      
                                                                                   u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.737 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=126)      0.000       3.737         nt_u2_mdc_o      
                                                                                   u_yt_ctrl/u_mdio_master_driver/N226/I (GTP_INV)
                                   td                    0.000       3.737 r       u_yt_ctrl/u_mdio_master_driver/N226/Z (GTP_INV)
                                   net (fanout=41)       3.146       6.883         u_yt_ctrl/u_mdio_master_driver/N226
                                                                           r       u_yt_ctrl/u_mdio_master_driver/mdio_oe/CLK (GTP_DFF)

                                   tco                   0.329       7.212 r       u_yt_ctrl/u_mdio_master_driver/mdio_oe/Q (GTP_DFF)
                                   net (fanout=2)        0.553       7.765         u_yt_ctrl/u_mdio_master_driver/mdio_oe
                                                                                   u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv/I0 (GTP_LUT1)
                                   td                    0.185       7.950 r       u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv/Z (GTP_LUT1)
                                   net (fanout=2)        1.180       9.130         u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv_rnmt
                                                                                   u_yt_ctrl.u_mdio_master_driver.mdio_tri_1/T (GTP_OUTBUFT)
                                   tse                   2.810      11.940 f       u_yt_ctrl.u_mdio_master_driver.mdio_tri_1/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      11.940         _N0              
 u2_mdio                                                                   f       u2_mdio (port)   

 Data arrival time                                                  11.940         Logic Levels: 2  
                                                                                   Logic: 3.324ns(65.731%), Route: 1.733ns(34.269%)
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/mdio_oe/CLK (GTP_DFF)
Endpoint    : u10_mdio (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                         0.000       0.000 f                        
 free_clk                                                0.000       0.000 f       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      2.425       3.737         nt_free_clk      
                                                                                   u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.737 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=126)      0.000       3.737         nt_u2_mdc_o      
                                                                                   u_yt_ctrl/u_mdio_master_driver/N226/I (GTP_INV)
                                   td                    0.000       3.737 r       u_yt_ctrl/u_mdio_master_driver/N226/Z (GTP_INV)
                                   net (fanout=41)       3.146       6.883         u_yt_ctrl/u_mdio_master_driver/N226
                                                                           r       u_yt_ctrl/u_mdio_master_driver/mdio_oe/CLK (GTP_DFF)

                                   tco                   0.329       7.212 r       u_yt_ctrl/u_mdio_master_driver/mdio_oe/Q (GTP_DFF)
                                   net (fanout=2)        0.553       7.765         u_yt_ctrl/u_mdio_master_driver/mdio_oe
                                                                                   u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv/I0 (GTP_LUT1)
                                   td                    0.185       7.950 r       u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv/Z (GTP_LUT1)
                                   net (fanout=2)        1.180       9.130         u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv_rnmt
                                                                                   u_yt_ctrl.u_mdio_master_driver.mdio_tri_2/T (GTP_OUTBUFT)
                                   tse                   2.810      11.940 f       u_yt_ctrl.u_mdio_master_driver.mdio_tri_2/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      11.940         _N1              
 u10_mdio                                                                  f       u10_mdio (port)  

 Data arrival time                                                  11.940         Logic Levels: 2  
                                                                                   Logic: 3.324ns(65.731%), Route: 1.733ns(34.269%)
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[13]/CLK (GTP_DFF_R)
Endpoint    : u2_rstn_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=825)      3.204       4.415         nt_free_clk      
                                                                           r       u_yt_ctrl/u_reset_n_delay/cnt[13]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       u_yt_ctrl/u_reset_n_delay/cnt[13]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       5.349         u_yt_ctrl/u_reset_n_delay/cnt [13]
                                                                                   u_yt_ctrl/u_reset_n_delay/N10_mux7_1/I0 (GTP_LUT2)
                                   td                    0.217       5.566 r       u_yt_ctrl/u_reset_n_delay/N10_mux7_1/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       6.119         u_yt_ctrl/u_reset_n_delay/_N29584
                                                                                   u_yt_ctrl/u_reset_n_delay/N10_mux9/I3 (GTP_LUT5)
                                   td                    0.258       6.377 f       u_yt_ctrl/u_reset_n_delay/N10_mux9/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.841         u_yt_ctrl/u_reset_n_delay/_N2758
                                                                                   u_yt_ctrl/u_reset_n_delay/N10_mux13_5/I4 (GTP_LUT5)
                                   td                    0.185       7.026 r       u_yt_ctrl/u_reset_n_delay/N10_mux13_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.490         u_yt_ctrl/u_reset_n_delay/_N2766
                                                                                   u_yt_ctrl/u_reset_n_delay/N11_1/I3 (GTP_LUT4)
                                   td                    0.172       7.662 f       u_yt_ctrl/u_reset_n_delay/N11_1/Z (GTP_LUT4)
                                   net (fanout=2)        1.180       8.842         nt_u2_rstn_out   
                                                                                   u2_rstn_out_obuf/I (GTP_OUTBUF)
                                   td                    2.803      11.645 f       u2_rstn_out_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.645         u2_rstn_out      
 u2_rstn_out                                                               f       u2_rstn_out (port)

 Data arrival time                                                  11.645         Logic Levels: 5  
                                                                                   Logic: 3.964ns(54.827%), Route: 3.266ns(45.173%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u1_reset_sync/rs1/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       1.211         nt_rstn          
                                                                                   u1_reset_sync/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u1_reset_sync/N0/Z (GTP_INV)
                                   net (fanout=26)       1.357       2.568         u1_reset_sync/N0 
                                                                           f       u1_reset_sync/rs1/C (GTP_DFF_C)

 Data arrival time                                                   2.568         Logic Levels: 2  
                                                                                   Logic: 1.211ns(47.157%), Route: 1.357ns(52.843%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u1_reset_sync/rs2/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       1.211         nt_rstn          
                                                                                   u1_reset_sync/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u1_reset_sync/N0/Z (GTP_INV)
                                   net (fanout=26)       1.357       2.568         u1_reset_sync/N0 
                                                                           f       u1_reset_sync/rs2/C (GTP_DFF_C)

 Data arrival time                                                   2.568         Logic Levels: 2  
                                                                                   Logic: 1.211ns(47.157%), Route: 1.357ns(52.843%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u_yt_ctrl/u_reset_n_delay/cnt[0]/R (GTP_DFF_R)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       1.211         nt_rstn          
                                                                                   u1_reset_sync/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u1_reset_sync/N0/Z (GTP_INV)
                                   net (fanout=26)       1.357       2.568         u1_reset_sync/N0 
                                                                           f       u_yt_ctrl/u_reset_n_delay/cnt[0]/R (GTP_DFF_R)

 Data arrival time                                                   2.568         Logic Levels: 2  
                                                                                   Logic: 1.211ns(47.157%), Route: 1.357ns(52.843%)
====================================================================================================

{free_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r1[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r1[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/CLK
====================================================================================================

{free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          u_yt_ctrl/u_reg_ctrl/N685_concat_2/CLKA
 49.102      50.000          0.898           Low Pulse Width                           u_yt_ctrl/u_reg_ctrl/N685_concat_2/CLKA
 49.380      50.000          0.620           Low Pulse Width                           u_yt_ctrl/u_mdio_master_driver/counter[0]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                      
+--------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/compile/mesethernet_test_comp.adf               
|            | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/source/top.fdc                                  
| Output     | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/synthesize/mesethernet_test_syn.adf             
|            | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/synthesize/mesethernet_test_syn.vm              
|            | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/synthesize/mesethernet_test_controlsets.txt     
|            | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/synthesize/snr.db                               
|            | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/synthesize/mesethernet_test.snr                 
+--------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 600 MB
Total CPU time to synthesize completion : 0h:0m:38s
Process Total CPU time to synthesize completion : 0h:0m:39s
Total real time to synthesize completion : 0h:1m:17s
