[{"DBLP title": "Suppression of Intrinsic Delay Variation in FPGAs using Multiple Configurations.", "DBLP authors": ["Yohei Matsumoto", "Masakazu Hioki", "Takashi Kawanami", "Hanpei Koike", "Toshiyuki Tsutsumi", "Tadashi Nakagawa", "Toshihiro Sekigawa"], "year": 2008, "doi": "https://doi.org/10.1145/1331897.1331899", "OA papers": [{"PaperId": "https://openalex.org/W1978700278", "PaperTitle": "Suppression of Intrinsic Delay Variation in FPGAs using Multiple Configurations", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Institute of Advanced Industrial Science and Technology": 4.333333333333334, "Japan Science and Technology Agency": 2.3333333333333335, "Meiji University": 0.3333333333333333}, "Authors": ["Yohei Matsumoto", "Masakazu Hioki", "Takashi Kawanami", "Hanpei Koike", "Toshiyuki Tsutsumi", "Tadashi Nakagawa", "Toshihiro Sekigawa"]}]}, {"DBLP title": "Statistical Analysis and Process Variation-Aware Routing and Skew Assignment for FPGAs.", "DBLP authors": ["Satish Sivaswamy", "Kia Bazargan"], "year": 2008, "doi": "https://doi.org/10.1145/1331897.1331900", "OA papers": [{"PaperId": "https://openalex.org/W1977505713", "PaperTitle": "Statistical Analysis and Process Variation-Aware Routing and Skew Assignment for FPGAs", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Minnesota System": 2.0}, "Authors": ["Satish Sivaswamy", "Kia Bazargan"]}]}, {"DBLP title": "A Desktop Computer with a Reconfigurable Pentium\u00ae.", "DBLP authors": ["Shih-Lien Lu", "Peter Yiannacouras", "Taeweon Suh", "Rolf Kassa", "Michael Konow"], "year": 2008, "doi": "https://doi.org/10.1145/1331897.1331901", "OA papers": [{"PaperId": "https://openalex.org/W2018593616", "PaperTitle": "A Desktop Computer with a Reconfigurable Pentium\u00ae", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"INTEL Corporation#TAB#": 3.0, "Intel (United States)": 1.5, "Georgia Institute of Technology": 0.5}, "Authors": ["Shih-Lien Lu", "Peter Yiannacouras", "Taeweon Suh", "Rolf Kassa", "Michael Konow"]}]}, {"DBLP title": "Designing Efficient Input Interconnect Blocks for LUT Clusters Using Counting and Entropy.", "DBLP authors": ["Wenyi Feng", "Sinan Kaptanoglu"], "year": 2008, "doi": "https://doi.org/10.1145/1331897.1331902", "OA papers": [{"PaperId": "https://openalex.org/W2040166817", "PaperTitle": "Designing Efficient Input Interconnect Blocks for LUT Clusters Using Counting and Entropy", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Actel Corp.": 2.0}, "Authors": ["Wenyi Feng", "Sinan Kaptanoglu"]}]}, {"DBLP title": "A Synthesizable Datapath-Oriented Embedded FPGA Fabric for Silicon Debug Applications.", "DBLP authors": ["Steven J. E. Wilton", "Chun Hok Ho", "Bradley R. Quinton", "Philip Heng Wai Leong", "Wayne Luk"], "year": 2008, "doi": "https://doi.org/10.1145/1331897.1331903", "OA papers": [{"PaperId": "https://openalex.org/W2114181278", "PaperTitle": "A Synthesizable Datapath-Oriented Embedded FPGA Fabric for Silicon Debug Applications", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of British Columbia": 2.0, "Imperial College London": 2.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Steven J. E. Wilton", "Chun Hsing Ho", "Bradley Quinton", "Philip H. W. Leong", "Wayne Luk"]}]}, {"DBLP title": "Special-Purpose Hardware for Solving the Elliptic Curve Discrete Logarithm Problem.", "DBLP authors": ["Tim G\u00fcneysu", "Christof Paar", "Jan Pelzl"], "year": 2008, "doi": "https://doi.org/10.1145/1371579.1371580", "OA papers": [{"PaperId": "https://openalex.org/W1977131936", "PaperTitle": "Special-Purpose Hardware for Solving the Elliptic Curve Discrete Logarithm Problem", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Ruhr University Bochum": 3.0}, "Authors": ["Tim G\u00fcneysu", "Christof Paar", "Jan Pelzl"]}]}, {"DBLP title": "Mercury BLASTP: Accelerating Protein Sequence Alignment.", "DBLP authors": ["Arpith C. Jacob", "Joseph M. Lancaster", "Jeremy Buhler", "Brandon Harris", "Roger D. Chamberlain"], "year": 2008, "doi": "https://doi.org/10.1145/1371579.1371581", "OA papers": [{"PaperId": "https://openalex.org/W1978885894", "PaperTitle": "Mercury BLASTP", "Year": 2008, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"Washington University in St. Louis": 4.0, "Becs Technology (United States)": 1.0}, "Authors": ["Arpith C. Jacob", "Joseph D. Lancaster", "Jeremy Buhler", "Brandon Harris", "Roger D. Chamberlain"]}]}, {"DBLP title": "Parametric Yield Modeling and Simulations of FPGA Circuits Considering Within-Die Delay Variations.", "DBLP authors": ["N. Pete Sedcole", "Peter Y. K. Cheung"], "year": 2008, "doi": "https://doi.org/10.1145/1371579.1371582", "OA papers": [{"PaperId": "https://openalex.org/W2031871682", "PaperTitle": "Parametric Yield Modeling and Simulations of FPGA Circuits Considering Within-Die Delay Variations", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["P. Sedcole", "Peter Y. K. Cheung"]}]}, {"DBLP title": "Merged Dictionary Code Compression for FPGA Implementation of Custom Microcoded PEs.", "DBLP authors": ["Bita Gorjiara", "Mehrdad Reshadi", "Daniel Gajski"], "year": 2008, "doi": "https://doi.org/10.1145/1371579.1371583", "OA papers": [{"PaperId": "https://openalex.org/W2083324936", "PaperTitle": "Merged Dictionary Code Compression for FPGA Implementation of Custom Microcoded PEs", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Bita Gorjiara", "Mehrdad Reshadi", "Daniel D. Gajski"]}]}, {"DBLP title": "Multivariate Gaussian Random Number Generation Targeting Reconfigurable Hardware.", "DBLP authors": ["David B. Thomas", "Wayne Luk"], "year": 2008, "doi": "https://doi.org/10.1145/1371579.1371584", "OA papers": [{"PaperId": "https://openalex.org/W2040213768", "PaperTitle": "Multivariate Gaussian Random Number Generation Targeting Reconfigurable Hardware", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["David Thomas", "Wayne Luk"]}]}, {"DBLP title": "On the trade-off between power and flexibility of FPGA clock networks.", "DBLP authors": ["Julien Lamoureux", "Steven J. E. Wilton"], "year": 2008, "doi": "https://doi.org/10.1145/1391732.1391733", "OA papers": [{"PaperId": "https://openalex.org/W1965195759", "PaperTitle": "On the trade-off between power and flexibility of FPGA clock networks", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Julien Lamoureux", "Steven J. E. Wilton"]}]}, {"DBLP title": "An open-source HyperTransport core.", "DBLP authors": ["David Slogsnat", "Alexander Giese", "Mondrian N\u00fcssle", "Ulrich Br\u00fcning"], "year": 2008, "doi": "https://doi.org/10.1145/1391732.1391734", "OA papers": [{"PaperId": "https://openalex.org/W2065949640", "PaperTitle": "An open-source HyperTransport core", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Heidelberg University": 4.0}, "Authors": ["David Slogsnat", "Alexander Giese", "Mondrian N\u00fcssle", "Ulrich Br\u00fcning"]}]}, {"DBLP title": "Particle graphics on reconfigurable hardware.", "DBLP authors": ["John Sachs Beeckler", "Warren J. Gross"], "year": 2008, "doi": "https://doi.org/10.1145/1391732.1391735", "OA papers": [{"PaperId": "https://openalex.org/W2020433498", "PaperTitle": "Particle graphics on reconfigurable hardware", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"McGill University": 2.0}, "Authors": ["J.S. Beeckler", "Warren J. Gross"]}]}, {"DBLP title": "Perturb+mutate: Semisynthetic circuit generation for incremental placement and routing.", "DBLP authors": ["David Grant", "Guy G. Lemieux"], "year": 2008, "doi": "https://doi.org/10.1145/1391732.1391736", "OA papers": [{"PaperId": "https://openalex.org/W2137381762", "PaperTitle": "Perturb+mutate", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["David Grant", "Guy G.F. Lemieux"]}]}, {"DBLP title": "Perfecto: A systemc-based design-space exploration framework for dynamically reconfigurable architectures.", "DBLP authors": ["Pao-Ann Hsiung", "Chao-Sheng Lin", "Chih-Feng Liao"], "year": 2008, "doi": "https://doi.org/10.1145/1391732.1391737", "OA papers": [{"PaperId": "https://openalex.org/W1971600554", "PaperTitle": "Perfecto", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"National Chung Cheng University": 3.0}, "Authors": ["Pao-Ann Hsiung", "Chao-Sheng Lin", "Chih-feng Liao"]}]}]