# Synthesis-of-a-Top-system-with-some-related-reports
synthesis of System_Top hierarchy files using Design Compiler shell and generate Technology Dependent gate level netlists in Verilog format using standard cell libraries and generating timing, area, constraints and power reports using a TCL script 
