0.7
2020.2
Nov 18 2020
09:47:47
D:/Comp_451_2nd_try/FinalProject/FinalProject.sim/sim_2/behav/xsim/glbl.v,1605677490,verilog,,,,glbl,,uvm,,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sim_2/imports/Comp421 Jupyter Notebook/tester_fulltest.sv,1699570370,systemVerilog,,,,project_fulltest;selfcheck_nopause,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/Comp_451_2nd_try/Lab4/Lab4.srcs/sources_1/new/vgatimer.sv,1695164126,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/xycounter.sv,D:/Comp_451_2nd_try/Lab4/Lab4.srcs/sources_1/new/display640x480.vh,vgatimer,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/Comp_451_2nd_try/Lab5/Lab5.srcs/sources_1/new/montek_sound_Nexys4.sv,1695943492,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/new/ram2port_module.sv,,montek_sound_Nexys4,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/Comp_451_2nd_try/Lab7/Lab7.srcs/sources_1/new/rom_module.sv,1696791722,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/new/memIO_test.sv,,rom_module,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/Comp_451_2nd_try/Lab8/Lab8.srcs/sources_1/new/mips.sv,1699475860,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/Comp_451_2nd_try/Lab5/Lab5.srcs/sources_1/new/montek_sound_Nexys4.sv,,mips,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/adder.sv,1694027504,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/addsub.sv,,adder,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/addsub.sv,1693955366,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/comparator.sv,,addsub,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/comparator.sv,1694205592,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/controller.sv,,comparator,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/controller.sv,1698106122,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/datapath.sv,,controller,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/datapath.sv,1699568880,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/display8digit.sv,,datapath,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/display8digit.sv,1696619996,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/fulladder.sv,,display8digit,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/fulladder.sv,1693793820,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/hexto7seg.sv,,fulladder,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/hexto7seg.sv,1694811176,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/keyboard.sv,,hexto7seg,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/keyboard.sv,1695942304,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/logical.sv,,keyboard,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/logical.sv,1694207702,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/new/memIO.sv,,logical,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/ram_module.sv,1697657748,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/new/register_file.sv,,ram_module,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/rom_module.sv,1697658028,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/shifter.sv,,,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/shifter.sv,1693956432,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/vgadisplaydriver.sv,,shifter,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/vgadisplaydriver.sv,1697225904,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/Comp_451_2nd_try/Lab4/Lab4.srcs/sources_1/new/vgatimer.sv,D:/Comp_451_2nd_try/Lab4/Lab4.srcs/sources_1/new/display640x480.vh,vgadisplaydriver,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/xycounter.sv,1694716932,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/new/top.sv,,xycounter,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/sources/ADXL362Ctrl.vhd,1477340374,vhdl,,,,adxl362ctrl,,,,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/sources/AccelArithmetics.vhd,1479243418,vhdl,,,,accelarithmetics,,,,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/sources/AccelerometerCtl.vhd,1479243670,vhdl,,,,accelerometerctl,,,,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/sources/SPI_If.vhd,1477340394,vhdl,,,,spi_if,,,,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/sources/accelerometer.sv,1479243930,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/adder.sv,,accelerometer,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/new/ALU.sv,1694406384,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/sources/accelerometer.sv,,ALU,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/new/register_file.sv,1697002840,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/rom_module.sv,,register_file,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/new/memIO.sv,1699568632,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/new/memory_mapper.sv,,memIO,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/new/memIO_test.sv,1699153032,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sim_2/imports/Comp421 Jupyter Notebook/tester_fulltest.sv,,memIO_test;selfcheck_memIO,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/new/memory_mapper.sv,1699393896,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/Comp_451_2nd_try/Lab8/Lab8.srcs/sources_1/new/mips.sv,,memory_mapper,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/new/ram2port_module.sv,1699041138,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/ram_module.sv,,ram2port_module,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/new/top.sv,1699570254,systemVerilog,,D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/Comp_451_2nd_try/Lab7/Lab7.srcs/sources_1/new/rom_module.sv,,clockdivider_Nexys4;top,,uvm,../../../../../Lab4/Lab4.srcs/sources_1/new;../../../../../Lab7/Lab7.srcs/sources_1/imports/new,,,,,
D:/Comp_451_2nd_try/Lab4/Lab4.srcs/sources_1/new/display640x480.vh,1695164086,verilog,,,,,,,,,,,,
