Info: Generated by version: 24.3 build 212
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/alt0362_12132140114206938435.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release.ip --synthesis=VERILOG --output-directory=/tmp/alt0362_12132140114206938435.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release --family="Agilex 7" --part=AGIB027R29A1E2VR3
Info: intel_reset_release: "Transforming system: intel_reset_release"
Info: intel_reset_release: "Naming system components in system: intel_reset_release"
Info: intel_reset_release: "Processing generation queue"
Info: intel_reset_release: "Generating: intel_reset_release"
Info: intel_reset_release: "Generating: altera_s10_user_rst_clkgate"
Info: s10_user_rst_clkgate_0: generating top-level entity altera_s10_user_rst_clkgate
Info: intel_reset_release: Done "intel_reset_release" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
