("reg1w1:/\treg1w1 stdcell_rv32Lib symbol" (("open" (nil hierarchy "/{stdcell_rv32Lib reg1w1 symbol }:a"))) (((-0.125 -0.7375) (1.75 0.725)) "a" "Symbol" 27))("reg2w32:/\treg2w32 stdcell_rv32Lib symbol" (("open" (nil hierarchy "/{stdcell_rv32Lib reg2w32 symbol }:a"))) nil)("bit2:/\tbit2 stdcell_rv32Lib symbol" (("open" (nil hierarchy "/{stdcell_rv32Lib bit2 symbol }:a"))) (((2.0625 -0.7375) (4.275 0.9875)) "a" "Symbol" 19))("bit1:/\tbit1 stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib bit1 schematic }:a"))) (((-5.49375 -3.16875) (2.49375 3.04375)) "a" "Schematics" 18))("reg2w32:/\treg2w32 stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib reg2w32 schematic }:a"))) nil)("bit2:/\tbit2 stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib bit2 schematic }:a"))) nil)("regfile:/\tregfile bitslice_rv32Lib schematic" (("open" (nil hierarchy "/{bitslice_rv32Lib regfile schematic }:a"))) nil)("pc:/\tpc bitslice_rv32Lib symbol" (("open" (nil hierarchy "/{bitslice_rv32Lib pc symbol }:a"))) (((-1.575 -2.5) (3.95 1.8)) "a" "Symbol" 30))("reg1w1:/\treg1w1 stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib reg1w1 schematic }:a"))) (((-1.9125 0.0125) (1.6625 2.7875)) "a" "Schematics" 18))("pc:/\tpc bitslice_rv32Lib schematic" (("open" (nil hierarchy "/{bitslice_rv32Lib pc schematic }:a"))) (((-5.29375 -1.81875) (1.1125 3.15625)) "a" "Schematics" 18))