$date
  Sun Jun 02 10:52:34 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module decoder5x32_tb $end
$var reg 5 ! t_i[4:0] $end
$var reg 32 " t_o[31:0] $end
$scope module uut $end
$var reg 5 # inp[4:0] $end
$var reg 32 $ outp[31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000 !
b00000000000000000000000000000001 "
b00000 #
b00000000000000000000000000000001 $
#200000000
b01000 !
b00000000000000000000000100000000 "
b01000 #
b00000000000000000000000100000000 $
#400000000
b01100 !
b00000000000000000001000000000000 "
b01100 #
b00000000000000000001000000000000 $
#600000000
b10010 !
b00000000000001000000000000000000 "
b10010 #
b00000000000001000000000000000000 $
#800000000
b11111 !
b10000000000000000000000000000000 "
b11111 #
b10000000000000000000000000000000 $
#1000000000
b00000 !
b00000000000000000000000000000001 "
b00000 #
b00000000000000000000000000000001 $
