#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5595ca8f6be0 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 2 29;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 6 "addr_a"
    .port_info 3 /INPUT 6 "addr_b"
    .port_info 4 /INPUT 8 "din_a"
    .port_info 5 /OUTPUT 8 "dout_a"
    .port_info 6 /OUTPUT 8 "dout_b"
P_0x5595ca7465a0 .param/l "ADDR_WIDTH" 0 2 31, +C4<00000000000000000000000000000110>;
P_0x5595ca7465e0 .param/l "DATA_WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
L_0x5595ca7ac210 .functor BUFZ 8, L_0x5595ca947650, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5595ca7abdd0 .functor BUFZ 8, L_0x5595ca947910, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5595ca895970_0 .net *"_s0", 7 0, L_0x5595ca947650;  1 drivers
v0x5595ca896bd0_0 .net *"_s10", 7 0, L_0x5595ca9479e0;  1 drivers
L_0x7f6bea411060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595ca8c93b0_0 .net *"_s13", 1 0, L_0x7f6bea411060;  1 drivers
v0x5595ca8a24f0_0 .net *"_s2", 7 0, L_0x5595ca947750;  1 drivers
L_0x7f6bea411018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595ca8acf70_0 .net *"_s5", 1 0, L_0x7f6bea411018;  1 drivers
v0x5595ca8bbd00_0 .net *"_s8", 7 0, L_0x5595ca947910;  1 drivers
o0x7f6bea45a138 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x5595ca8bcab0_0 .net "addr_a", 5 0, o0x7f6bea45a138;  0 drivers
o0x7f6bea45a168 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x5595ca9170b0_0 .net "addr_b", 5 0, o0x7f6bea45a168;  0 drivers
o0x7f6bea45a198 .functor BUFZ 1, C4<z>; HiZ drive
v0x5595ca917190_0 .net "clk", 0 0, o0x7f6bea45a198;  0 drivers
o0x7f6bea45a1c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5595ca917250_0 .net "din_a", 7 0, o0x7f6bea45a1c8;  0 drivers
v0x5595ca917330_0 .net "dout_a", 7 0, L_0x5595ca7ac210;  1 drivers
v0x5595ca917410_0 .net "dout_b", 7 0, L_0x5595ca7abdd0;  1 drivers
v0x5595ca9174f0_0 .var "q_addr_a", 5 0;
v0x5595ca9175d0_0 .var "q_addr_b", 5 0;
v0x5595ca9176b0 .array "ram", 0 63, 7 0;
o0x7f6bea45a2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5595ca917770_0 .net "we", 0 0, o0x7f6bea45a2b8;  0 drivers
E_0x5595ca7dd4e0 .event posedge, v0x5595ca917190_0;
L_0x5595ca947650 .array/port v0x5595ca9176b0, L_0x5595ca947750;
L_0x5595ca947750 .concat [ 6 2 0 0], v0x5595ca9174f0_0, L_0x7f6bea411018;
L_0x5595ca947910 .array/port v0x5595ca9176b0, L_0x5595ca9479e0;
L_0x5595ca9479e0 .concat [ 6 2 0 0], v0x5595ca9175d0_0, L_0x7f6bea411060;
S_0x5595ca8cee00 .scope module, "testbench" "testbench" 3 5;
 .timescale -9 -12;
v0x5595ca9474c0_0 .var "clk", 0 0;
v0x5595ca947580_0 .var "rst", 0 0;
S_0x5595ca8d0570 .scope module, "top" "riscv_top" 3 10, 4 4 0, S_0x5595ca8cee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXCLK"
    .port_info 1 /INPUT 1 "btnC"
    .port_info 2 /OUTPUT 1 "Tx"
    .port_info 3 /INPUT 1 "Rx"
    .port_info 4 /OUTPUT 1 "led"
P_0x5595ca910f60 .param/l "RAM_ADDR_WIDTH" 1 4 18, +C4<00000000000000000000000000010001>;
P_0x5595ca910fa0 .param/l "SIM" 0 4 6, +C4<00000000000000000000000000000001>;
P_0x5595ca910fe0 .param/l "SYS_CLK_FREQ" 1 4 16, +C4<00000101111101011110000100000000>;
P_0x5595ca911020 .param/l "UART_BAUD_RATE" 1 4 17, +C4<00000000000000011100001000000000>;
L_0x5595ca7abee0 .functor BUFZ 1, v0x5595ca9474c0_0, C4<0>, C4<0>, C4<0>;
L_0x5595ca7ac970 .functor NOT 1, L_0x5595ca961540, C4<0>, C4<0>, C4<0>;
L_0x5595ca949350 .functor OR 1, v0x5595ca9472f0_0, v0x5595ca941620_0, C4<0>, C4<0>;
L_0x5595ca960c30 .functor BUFZ 1, L_0x5595ca961540, C4<0>, C4<0>, C4<0>;
L_0x5595ca960d40 .functor BUFZ 8, L_0x5595ca9616b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f6bea411a80 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x5595ca960f30 .functor AND 32, L_0x5595ca960e00, L_0x7f6bea411a80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5595ca961190 .functor BUFZ 1, L_0x5595ca961040, C4<0>, C4<0>, C4<0>;
L_0x5595ca9613e0 .functor BUFZ 8, L_0x5595ca948130, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5595ca944870_0 .net "EXCLK", 0 0, v0x5595ca9474c0_0;  1 drivers
o0x7f6bea460f18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5595ca944950_0 .net "Rx", 0 0, o0x7f6bea460f18;  0 drivers
v0x5595ca944a10_0 .net "Tx", 0 0, L_0x5595ca95c480;  1 drivers
L_0x7f6bea4111c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5595ca944ae0_0 .net/2u *"_s10", 0 0, L_0x7f6bea4111c8;  1 drivers
L_0x7f6bea411210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5595ca944b80_0 .net/2u *"_s12", 0 0, L_0x7f6bea411210;  1 drivers
v0x5595ca944c60_0 .net *"_s23", 1 0, L_0x5595ca9607e0;  1 drivers
L_0x7f6bea411960 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5595ca944d40_0 .net/2u *"_s24", 1 0, L_0x7f6bea411960;  1 drivers
v0x5595ca944e20_0 .net *"_s26", 0 0, L_0x5595ca960910;  1 drivers
L_0x7f6bea4119a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5595ca944ee0_0 .net/2u *"_s28", 0 0, L_0x7f6bea4119a8;  1 drivers
L_0x7f6bea4119f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5595ca945050_0 .net/2u *"_s30", 0 0, L_0x7f6bea4119f0;  1 drivers
v0x5595ca945130_0 .net *"_s38", 31 0, L_0x5595ca960e00;  1 drivers
L_0x7f6bea411a38 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595ca945210_0 .net *"_s41", 30 0, L_0x7f6bea411a38;  1 drivers
v0x5595ca9452f0_0 .net/2u *"_s42", 31 0, L_0x7f6bea411a80;  1 drivers
v0x5595ca9453d0_0 .net *"_s44", 31 0, L_0x5595ca960f30;  1 drivers
v0x5595ca9454b0_0 .net *"_s5", 1 0, L_0x5595ca9482c0;  1 drivers
L_0x7f6bea411ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5595ca945590_0 .net/2u *"_s50", 0 0, L_0x7f6bea411ac8;  1 drivers
L_0x7f6bea411b10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5595ca945670_0 .net/2u *"_s52", 0 0, L_0x7f6bea411b10;  1 drivers
v0x5595ca945750_0 .net *"_s56", 31 0, L_0x5595ca961340;  1 drivers
L_0x7f6bea411b58 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595ca945830_0 .net *"_s59", 14 0, L_0x7f6bea411b58;  1 drivers
L_0x7f6bea411180 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5595ca945910_0 .net/2u *"_s6", 1 0, L_0x7f6bea411180;  1 drivers
v0x5595ca9459f0_0 .net *"_s8", 0 0, L_0x5595ca948360;  1 drivers
v0x5595ca945ab0_0 .net "btnC", 0 0, v0x5595ca947580_0;  1 drivers
v0x5595ca945b70_0 .net "clk", 0 0, L_0x5595ca7abee0;  1 drivers
v0x5595ca945c10_0 .net "cpu_dbgreg_dout", 31 0, v0x5595ca928990_0;  1 drivers
v0x5595ca945cd0_0 .net "cpu_ram_a", 31 0, v0x5595ca925890_0;  1 drivers
v0x5595ca945d90_0 .net "cpu_ram_din", 7 0, L_0x5595ca9617e0;  1 drivers
v0x5595ca945ea0_0 .net "cpu_ram_dout", 7 0, v0x5595ca925a50_0;  1 drivers
v0x5595ca945fb0_0 .net "cpu_ram_wr", 0 0, v0x5595ca925b30_0;  1 drivers
v0x5595ca9460a0_0 .net "cpu_rdy", 0 0, L_0x5595ca961200;  1 drivers
v0x5595ca946140_0 .net "cpumc_a", 31 0, L_0x5595ca9614a0;  1 drivers
v0x5595ca946220_0 .net "cpumc_din", 7 0, L_0x5595ca9616b0;  1 drivers
v0x5595ca946330_0 .net "cpumc_wr", 0 0, L_0x5595ca961540;  1 drivers
v0x5595ca9463f0_0 .net "hci_active", 0 0, L_0x5595ca961040;  1 drivers
v0x5595ca9466c0_0 .net "hci_active_out", 0 0, L_0x5595ca960420;  1 drivers
v0x5595ca946760_0 .net "hci_io_din", 7 0, L_0x5595ca960d40;  1 drivers
v0x5595ca946800_0 .net "hci_io_dout", 7 0, v0x5595ca941d10_0;  1 drivers
v0x5595ca9468a0_0 .net "hci_io_en", 0 0, L_0x5595ca960a00;  1 drivers
v0x5595ca946940_0 .net "hci_io_full", 0 0, L_0x5595ca949410;  1 drivers
v0x5595ca946a30_0 .net "hci_io_sel", 2 0, L_0x5595ca9606f0;  1 drivers
v0x5595ca946ad0_0 .net "hci_io_wr", 0 0, L_0x5595ca960c30;  1 drivers
v0x5595ca946b70_0 .net "hci_ram_a", 16 0, v0x5595ca9416c0_0;  1 drivers
v0x5595ca946c10_0 .net "hci_ram_din", 7 0, L_0x5595ca9613e0;  1 drivers
v0x5595ca946ce0_0 .net "hci_ram_dout", 7 0, L_0x5595ca960530;  1 drivers
v0x5595ca946db0_0 .net "hci_ram_wr", 0 0, v0x5595ca942560_0;  1 drivers
v0x5595ca946e80_0 .net "led", 0 0, L_0x5595ca961190;  1 drivers
v0x5595ca946f20_0 .net "program_finish", 0 0, v0x5595ca941620_0;  1 drivers
v0x5595ca946ff0_0 .var "q_hci_io_en", 0 0;
v0x5595ca947090_0 .net "ram_a", 16 0, L_0x5595ca9485e0;  1 drivers
v0x5595ca947180_0 .net "ram_dout", 7 0, L_0x5595ca948130;  1 drivers
v0x5595ca947220_0 .net "ram_en", 0 0, L_0x5595ca9484a0;  1 drivers
v0x5595ca9472f0_0 .var "rst", 0 0;
v0x5595ca947390_0 .var "rst_delay", 0 0;
E_0x5595ca7dd740 .event posedge, v0x5595ca945ab0_0, v0x5595ca917d90_0;
L_0x5595ca9482c0 .part L_0x5595ca9614a0, 16, 2;
L_0x5595ca948360 .cmp/eq 2, L_0x5595ca9482c0, L_0x7f6bea411180;
L_0x5595ca9484a0 .functor MUXZ 1, L_0x7f6bea411210, L_0x7f6bea4111c8, L_0x5595ca948360, C4<>;
L_0x5595ca9485e0 .part L_0x5595ca9614a0, 0, 17;
L_0x5595ca9606f0 .part L_0x5595ca9614a0, 0, 3;
L_0x5595ca9607e0 .part L_0x5595ca9614a0, 16, 2;
L_0x5595ca960910 .cmp/eq 2, L_0x5595ca9607e0, L_0x7f6bea411960;
L_0x5595ca960a00 .functor MUXZ 1, L_0x7f6bea4119f0, L_0x7f6bea4119a8, L_0x5595ca960910, C4<>;
L_0x5595ca960e00 .concat [ 1 31 0 0], L_0x5595ca960420, L_0x7f6bea411a38;
L_0x5595ca961040 .part L_0x5595ca960f30, 0, 1;
L_0x5595ca961200 .functor MUXZ 1, L_0x7f6bea411b10, L_0x7f6bea411ac8, L_0x5595ca961040, C4<>;
L_0x5595ca961340 .concat [ 17 15 0 0], v0x5595ca9416c0_0, L_0x7f6bea411b58;
L_0x5595ca9614a0 .functor MUXZ 32, v0x5595ca925890_0, L_0x5595ca961340, L_0x5595ca961040, C4<>;
L_0x5595ca961540 .functor MUXZ 1, v0x5595ca925b30_0, v0x5595ca942560_0, L_0x5595ca961040, C4<>;
L_0x5595ca9616b0 .functor MUXZ 8, v0x5595ca925a50_0, L_0x5595ca960530, L_0x5595ca961040, C4<>;
L_0x5595ca9617e0 .functor MUXZ 8, L_0x5595ca948130, v0x5595ca941d10_0, v0x5595ca946ff0_0, C4<>;
S_0x5595ca8ca8e0 .scope module, "cpu0" "cpu" 4 100, 5 5 0, S_0x5595ca8d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "rst_in"
    .port_info 2 /INPUT 1 "rdy_in"
    .port_info 3 /INPUT 8 "mem_din"
    .port_info 4 /OUTPUT 8 "mem_dout"
    .port_info 5 /OUTPUT 32 "mem_a"
    .port_info 6 /OUTPUT 1 "mem_wr"
    .port_info 7 /INPUT 1 "io_buffer_full"
    .port_info 8 /OUTPUT 32 "dbgreg_dout"
L_0x5595ca948c60 .functor OR 1, v0x5595ca919b40_0, v0x5595ca91e170_0, C4<0>, C4<0>;
L_0x5595ca948f00 .functor BUFZ 1, L_0x5595ca949350, C4<0>, C4<0>, C4<0>;
L_0x5595ca949080 .functor BUFZ 1, v0x5595ca919b40_0, C4<0>, C4<0>, C4<0>;
L_0x5595ca9491d0 .functor OR 1, L_0x5595ca949350, v0x5595ca9247f0_0, C4<0>, C4<0>;
v0x5595ca92a680_0 .net "clk_in", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca92a850_0 .net "dbgreg_dout", 31 0, v0x5595ca928990_0;  alias, 1 drivers
v0x5595ca92a940_0 .net "ex_aluop_i", 3 0, v0x5595ca91b1c0_0;  1 drivers
v0x5595ca92aa10_0 .net "ex_alusel_i", 2 0, v0x5595ca91b290_0;  1 drivers
v0x5595ca92ab00_0 .net "ex_funct3_i", 2 0, v0x5595ca91b390_0;  1 drivers
v0x5595ca92ac60_0 .net "ex_funct3_o", 2 0, v0x5595ca919970_0;  1 drivers
v0x5595ca92ad70_0 .net "ex_imm_i", 31 0, v0x5595ca91b460_0;  1 drivers
v0x5595ca92ae80_0 .net "ex_jump_enable_o", 0 0, v0x5595ca919b40_0;  1 drivers
v0x5595ca92af20_0 .net "ex_jump_pc_i", 31 0, v0x5595ca91b550_0;  1 drivers
v0x5595ca92afc0_0 .net "ex_jump_pc_o", 31 0, v0x5595ca919ce0_0;  1 drivers
v0x5595ca92b080_0 .net "ex_load_enable_o", 0 0, v0x5595ca919dc0_0;  1 drivers
v0x5595ca92b170_0 .net "ex_load_store_addr_o", 31 0, v0x5595ca919e90_0;  1 drivers
v0x5595ca92b260_0 .net "ex_mem_rst_i", 0 0, L_0x5595ca9491d0;  1 drivers
v0x5595ca92b300_0 .net "ex_next_pc_i", 31 0, v0x5595ca91b620_0;  1 drivers
v0x5595ca92b3f0_0 .net "ex_rd_addr_i", 4 0, v0x5595ca91b6f0_0;  1 drivers
v0x5595ca92b500_0 .net "ex_rd_addr_o", 4 0, v0x5595ca91a100_0;  1 drivers
v0x5595ca92b5c0_0 .net "ex_rd_data_o", 31 0, v0x5595ca91a1f0_0;  1 drivers
v0x5595ca92b790_0 .net "ex_rd_ready_o", 0 0, v0x5595ca91a2c0_0;  1 drivers
v0x5595ca92b880_0 .net "ex_rd_write_enable_i", 0 0, v0x5595ca91b7c0_0;  1 drivers
v0x5595ca92b970_0 .net "ex_rd_write_enable_o", 0 0, v0x5595ca91a530_0;  1 drivers
v0x5595ca92ba60_0 .net "ex_rs1_data_i", 31 0, v0x5595ca91b890_0;  1 drivers
v0x5595ca92bb70_0 .net "ex_rs2_data_i", 31 0, v0x5595ca91b960_0;  1 drivers
v0x5595ca92bc80_0 .net "ex_stall_enable_i", 0 0, L_0x5595ca948a80;  1 drivers
v0x5595ca92bd70_0 .net "ex_store_data_o", 31 0, v0x5595ca91a880_0;  1 drivers
v0x5595ca92be80_0 .net "ex_store_enable_o", 0 0, v0x5595ca91a970_0;  1 drivers
v0x5595ca92bf70_0 .net "id_aluop_o", 3 0, v0x5595ca91dd10_0;  1 drivers
v0x5595ca92c080_0 .net "id_alusel_o", 2 0, v0x5595ca91ddd0_0;  1 drivers
v0x5595ca92c190_0 .net "id_ex_jump_rst", 0 0, L_0x5595ca949080;  1 drivers
v0x5595ca92c230_0 .net "id_funct3_o", 2 0, v0x5595ca91de70_0;  1 drivers
v0x5595ca92c320_0 .net "id_imm_o", 31 0, v0x5595ca91dfb0_0;  1 drivers
v0x5595ca92c430_0 .net "id_inst_i", 31 0, v0x5595ca91cdb0_0;  1 drivers
v0x5595ca92c540_0 .net "id_jump_enable_o", 0 0, v0x5595ca91e170_0;  1 drivers
v0x5595ca92c5e0_0 .net "id_jump_pc_o", 31 0, v0x5595ca91e210_0;  1 drivers
v0x5595ca92c6d0_0 .net "id_next_pc_i", 31 0, v0x5595ca91ce90_0;  1 drivers
v0x5595ca92c7e0_0 .net "id_next_pc_o", 31 0, v0x5595ca91e570_0;  1 drivers
v0x5595ca92c8f0_0 .net "id_rd_addr_o", 4 0, v0x5595ca91e880_0;  1 drivers
v0x5595ca92ca00_0 .net "id_rd_write_enable_o", 0 0, v0x5595ca91ed60_0;  1 drivers
v0x5595ca92caf0_0 .net "id_rs1_addr_o", 4 0, v0x5595ca91ee30_0;  1 drivers
v0x5595ca92cc00_0 .net "id_rs1_data_i", 31 0, v0x5595ca929440_0;  1 drivers
v0x5595ca92cd10_0 .net "id_rs1_data_o", 31 0, v0x5595ca91efd0_0;  1 drivers
v0x5595ca92ce20_0 .net "id_rs1_read_enable_o", 0 0, v0x5595ca91f0c0_0;  1 drivers
v0x5595ca92cf10_0 .net "id_rs2_addr_o", 4 0, v0x5595ca91f160_0;  1 drivers
v0x5595ca92d020_0 .net "id_rs2_data_i", 31 0, v0x5595ca929740_0;  1 drivers
v0x5595ca92d130_0 .net "id_rs2_data_o", 31 0, v0x5595ca91f320_0;  1 drivers
v0x5595ca92d240_0 .net "id_rs2_read_enable_o", 0 0, v0x5595ca91f410_0;  1 drivers
v0x5595ca92d330_0 .net "id_stall_enable_i", 0 0, L_0x5595ca9488e0;  1 drivers
v0x5595ca92d420_0 .net "id_stall_req_o", 0 0, v0x5595ca91f4b0_0;  1 drivers
v0x5595ca92d4c0_0 .net "id_stall_req_resume", 0 0, v0x5595ca9247f0_0;  1 drivers
v0x5595ca92d5b0_0 .net "if_from_ram_enable_o", 0 0, v0x5595ca921a80_0;  1 drivers
v0x5595ca92d6a0_0 .net "if_icache_hitted_o", 0 0, v0x5595ca9219c0_0;  1 drivers
v0x5595ca92d790_0 .net "if_id_rst_i", 0 0, L_0x5595ca948f00;  1 drivers
v0x5595ca92d830_0 .net "if_inst_i", 31 0, v0x5595ca9249b0_0;  1 drivers
v0x5595ca92d920_0 .net "if_inst_o", 31 0, v0x5595ca921c70_0;  1 drivers
v0x5595ca92da30_0 .net "if_inst_ready_i", 0 0, v0x5595ca924a80_0;  1 drivers
v0x5595ca92db20_0 .net "if_inst_ready_o", 0 0, v0x5595ca921dd0_0;  1 drivers
v0x5595ca92dc10_0 .net "if_next_pc_o", 31 0, v0x5595ca922030_0;  1 drivers
v0x5595ca92dd20_0 .net "if_pc_enable_i", 0 0, v0x5595ca927dd0_0;  1 drivers
v0x5595ca92de10_0 .net "if_pc_i", 31 0, v0x5595ca927f40_0;  1 drivers
v0x5595ca92df20_0 .net "if_pc_jump_enable_i", 0 0, v0x5595ca927e70_0;  1 drivers
v0x5595ca92e010_0 .net "if_pc_jump_enable_o", 0 0, v0x5595ca922360_0;  1 drivers
v0x5595ca92e100_0 .net "if_pc_o", 31 0, v0x5595ca922420_0;  1 drivers
v0x5595ca92e210_0 .net "if_stall_enable_i", 0 0, L_0x5595ca948770;  1 drivers
v0x5595ca92e300_0 .net "if_stall_req_o", 0 0, v0x5595ca9226e0_0;  1 drivers
v0x5595ca92e3f0_0 .net "io_buffer_full", 0 0, L_0x5595ca949410;  alias, 1 drivers
v0x5595ca92e4b0_0 .net "is_if_output", 0 0, v0x5595ca924cf0_0;  1 drivers
v0x5595ca92e960_0 .net "is_mem_output", 0 0, v0x5595ca924dc0_0;  1 drivers
v0x5595ca92ea50_0 .net "last_is_load", 0 0, v0x5595ca91c440_0;  1 drivers
v0x5595ca92eb40_0 .net "last_load_rd_addr", 4 0, v0x5595ca91c500_0;  1 drivers
v0x5595ca92ec30_0 .net "mem_a", 31 0, v0x5595ca925890_0;  alias, 1 drivers
v0x5595ca92ecd0_0 .net "mem_din", 7 0, L_0x5595ca9617e0;  alias, 1 drivers
v0x5595ca92ed70_0 .net "mem_dout", 7 0, v0x5595ca925a50_0;  alias, 1 drivers
v0x5595ca92ee10_0 .net "mem_funct3_i", 2 0, v0x5595ca918570_0;  1 drivers
v0x5595ca92ef00_0 .net "mem_load_data_i", 31 0, v0x5595ca924e60_0;  1 drivers
v0x5595ca92eff0_0 .net "mem_load_store_addr_i", 31 0, v0x5595ca918650_0;  1 drivers
v0x5595ca92f0e0_0 .net "mem_load_store_ready_i", 0 0, v0x5595ca924fd0_0;  1 drivers
v0x5595ca92f1d0_0 .net "mem_load_store_type_i", 1 0, v0x5595ca918730_0;  1 drivers
v0x5595ca92f2c0_0 .net "mem_rd_addr_i", 4 0, v0x5595ca918810_0;  1 drivers
v0x5595ca92f3b0_0 .net "mem_rd_addr_o", 4 0, v0x5595ca926cd0_0;  1 drivers
v0x5595ca92f450_0 .net "mem_rd_data_i", 31 0, v0x5595ca9188f0_0;  1 drivers
v0x5595ca92f540_0 .net "mem_rd_data_o", 31 0, v0x5595ca926e10_0;  1 drivers
v0x5595ca92f5e0_0 .net "mem_rd_write_enable_i", 0 0, v0x5595ca9189d0_0;  1 drivers
v0x5595ca92f6d0_0 .net "mem_rd_write_enable_o", 0 0, v0x5595ca927030_0;  1 drivers
v0x5595ca92f770_0 .net "mem_stall_enable_i", 0 0, L_0x5595ca948b30;  1 drivers
v0x5595ca92f860_0 .net "mem_stall_req_o", 0 0, v0x5595ca9270d0_0;  1 drivers
v0x5595ca92f950_0 .net "mem_store_data_i", 31 0, v0x5595ca918a90_0;  1 drivers
v0x5595ca92fa40_0 .net "mem_wr", 0 0, v0x5595ca925b30_0;  alias, 1 drivers
v0x5595ca92fae0_0 .net "mem_wr_enable_i", 0 0, v0x5595ca918c30_0;  1 drivers
v0x5595ca92fbd0_0 .net "mem_wr_enable_o", 0 0, v0x5595ca927210_0;  1 drivers
v0x5595ca92fcc0_0 .net "mem_wr_i", 0 0, v0x5595ca918b70_0;  1 drivers
v0x5595ca92fdb0_0 .net "mem_wr_o", 0 0, v0x5595ca9273b0_0;  1 drivers
v0x5595ca92fea0_0 .net "memctrl_off", 0 0, v0x5595ca925390_0;  1 drivers
v0x5595ca92ff40_0 .net "pcreg_jump_enable_i", 0 0, L_0x5595ca948c60;  1 drivers
v0x5595ca92ffe0_0 .net "pcreg_jump_pc_i", 31 0, L_0x5595ca948dc0;  1 drivers
v0x5595ca930080_0 .net "rdy_in", 0 0, L_0x5595ca961200;  alias, 1 drivers
v0x5595ca930120_0 .net "rst_in", 0 0, L_0x5595ca949350;  1 drivers
v0x5595ca9301c0_0 .net "wb_rd_addr_i", 4 0, v0x5595ca9231b0_0;  1 drivers
v0x5595ca9302b0_0 .net "wb_rd_data_i", 31 0, v0x5595ca923250_0;  1 drivers
v0x5595ca9303a0_0 .net "wb_rd_write_enable_i", 0 0, v0x5595ca9233c0_0;  1 drivers
v0x5595ca930490_0 .net "wb_stall_enable_i", 0 0, L_0x5595ca948ba0;  1 drivers
L_0x5595ca948dc0 .functor MUXZ 32, v0x5595ca91e210_0, v0x5595ca919ce0_0, v0x5595ca919b40_0, C4<>;
S_0x5595ca8e93c0 .scope module, "ex_mem" "EX_MEM" 5 393, 6 131 0, S_0x5595ca8ca8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "stall_enable"
    .port_info 4 /INPUT 32 "ex_rd_data"
    .port_info 5 /INPUT 32 "ex_store_data"
    .port_info 6 /INPUT 1 "ex_load_enable"
    .port_info 7 /INPUT 1 "ex_store_enable"
    .port_info 8 /INPUT 32 "ex_load_store_addr"
    .port_info 9 /INPUT 3 "ex_funct3"
    .port_info 10 /INPUT 5 "ex_rd_addr"
    .port_info 11 /INPUT 1 "ex_rd_write_enable"
    .port_info 12 /OUTPUT 1 "mem_wr_enable"
    .port_info 13 /OUTPUT 1 "mem_wr"
    .port_info 14 /OUTPUT 3 "mem_funct3"
    .port_info 15 /OUTPUT 5 "mem_rd_addr"
    .port_info 16 /OUTPUT 1 "mem_rd_write_enable"
    .port_info 17 /OUTPUT 32 "mem_rd_data"
    .port_info 18 /OUTPUT 32 "mem_load_store_addr"
    .port_info 19 /OUTPUT 2 "mem_load_store_type"
    .port_info 20 /OUTPUT 32 "mem_store_data"
v0x5595ca917d90_0 .net "clk", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca917e70_0 .net "ex_funct3", 2 0, v0x5595ca919970_0;  alias, 1 drivers
v0x5595ca917f50_0 .net "ex_load_enable", 0 0, v0x5595ca919dc0_0;  alias, 1 drivers
v0x5595ca918020_0 .net "ex_load_store_addr", 31 0, v0x5595ca919e90_0;  alias, 1 drivers
v0x5595ca918100_0 .net "ex_rd_addr", 4 0, v0x5595ca91a100_0;  alias, 1 drivers
v0x5595ca918230_0 .net "ex_rd_data", 31 0, v0x5595ca91a1f0_0;  alias, 1 drivers
v0x5595ca918310_0 .net "ex_rd_write_enable", 0 0, v0x5595ca91a530_0;  alias, 1 drivers
v0x5595ca9183d0_0 .net "ex_store_data", 31 0, v0x5595ca91a880_0;  alias, 1 drivers
v0x5595ca9184b0_0 .net "ex_store_enable", 0 0, v0x5595ca91a970_0;  alias, 1 drivers
v0x5595ca918570_0 .var "mem_funct3", 2 0;
v0x5595ca918650_0 .var "mem_load_store_addr", 31 0;
v0x5595ca918730_0 .var "mem_load_store_type", 1 0;
v0x5595ca918810_0 .var "mem_rd_addr", 4 0;
v0x5595ca9188f0_0 .var "mem_rd_data", 31 0;
v0x5595ca9189d0_0 .var "mem_rd_write_enable", 0 0;
v0x5595ca918a90_0 .var "mem_store_data", 31 0;
v0x5595ca918b70_0 .var "mem_wr", 0 0;
v0x5595ca918c30_0 .var "mem_wr_enable", 0 0;
v0x5595ca918cf0_0 .net "rdy", 0 0, L_0x5595ca961200;  alias, 1 drivers
v0x5595ca918db0_0 .net "rst", 0 0, L_0x5595ca9491d0;  alias, 1 drivers
v0x5595ca918e70_0 .net "stall_enable", 0 0, L_0x5595ca948b30;  alias, 1 drivers
E_0x5595ca7db010 .event posedge, v0x5595ca917d90_0;
S_0x5595ca8eab30 .scope module, "excution" "Execution" 5 363, 7 1 0, S_0x5595ca8ca8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1_data_i"
    .port_info 1 /INPUT 32 "rs2_data_i"
    .port_info 2 /INPUT 4 "aluop_i"
    .port_info 3 /INPUT 3 "alusel_i"
    .port_info 4 /INPUT 3 "funct3_i"
    .port_info 5 /INPUT 32 "imm_i"
    .port_info 6 /INPUT 5 "rd_addr_i"
    .port_info 7 /INPUT 1 "rd_write_enable_i"
    .port_info 8 /INPUT 32 "next_pc_i"
    .port_info 9 /INPUT 32 "jump_pc_i"
    .port_info 10 /OUTPUT 32 "store_data_o"
    .port_info 11 /OUTPUT 1 "load_enable_o"
    .port_info 12 /OUTPUT 1 "store_enable_o"
    .port_info 13 /OUTPUT 32 "load_store_addr_o"
    .port_info 14 /OUTPUT 3 "funct3_o"
    .port_info 15 /OUTPUT 1 "rd_write_enable_o"
    .port_info 16 /OUTPUT 32 "rd_data_o"
    .port_info 17 /OUTPUT 5 "rd_addr_o"
    .port_info 18 /OUTPUT 1 "rd_ready_o"
    .port_info 19 /OUTPUT 32 "jump_pc_o"
    .port_info 20 /OUTPUT 1 "jump_enable_o"
v0x5595ca919630_0 .net "aluop_i", 3 0, v0x5595ca91b1c0_0;  alias, 1 drivers
v0x5595ca919710_0 .net "alusel_i", 2 0, v0x5595ca91b290_0;  alias, 1 drivers
v0x5595ca9197f0_0 .var "cond", 0 0;
v0x5595ca919890_0 .net "funct3_i", 2 0, v0x5595ca91b390_0;  alias, 1 drivers
v0x5595ca919970_0 .var "funct3_o", 2 0;
v0x5595ca919a80_0 .net "imm_i", 31 0, v0x5595ca91b460_0;  alias, 1 drivers
v0x5595ca919b40_0 .var "jump_enable_o", 0 0;
v0x5595ca919c00_0 .net "jump_pc_i", 31 0, v0x5595ca91b550_0;  alias, 1 drivers
v0x5595ca919ce0_0 .var "jump_pc_o", 31 0;
v0x5595ca919dc0_0 .var "load_enable_o", 0 0;
v0x5595ca919e90_0 .var "load_store_addr_o", 31 0;
v0x5595ca919f60_0 .net "next_pc_i", 31 0, v0x5595ca91b620_0;  alias, 1 drivers
v0x5595ca91a020_0 .net "rd_addr_i", 4 0, v0x5595ca91b6f0_0;  alias, 1 drivers
v0x5595ca91a100_0 .var "rd_addr_o", 4 0;
v0x5595ca91a1f0_0 .var "rd_data_o", 31 0;
v0x5595ca91a2c0_0 .var "rd_ready_o", 0 0;
v0x5595ca91a360_0 .net "rd_write_enable_i", 0 0, v0x5595ca91b7c0_0;  alias, 1 drivers
v0x5595ca91a530_0 .var "rd_write_enable_o", 0 0;
v0x5595ca91a600_0 .var "res", 31 0;
v0x5595ca91a6c0_0 .net "rs1_data_i", 31 0, v0x5595ca91b890_0;  alias, 1 drivers
v0x5595ca91a7a0_0 .net "rs2_data_i", 31 0, v0x5595ca91b960_0;  alias, 1 drivers
v0x5595ca91a880_0 .var "store_data_o", 31 0;
v0x5595ca91a970_0 .var "store_enable_o", 0 0;
E_0x5595ca7db420 .event edge, v0x5595ca919710_0, v0x5595ca9197f0_0, v0x5595ca919c00_0, v0x5595ca91a600_0;
E_0x5595ca911460/0 .event edge, v0x5595ca919890_0, v0x5595ca91a020_0, v0x5595ca91a360_0, v0x5595ca918310_0;
E_0x5595ca911460/1 .event edge, v0x5595ca919710_0, v0x5595ca919a80_0, v0x5595ca919c00_0, v0x5595ca919f60_0;
E_0x5595ca911460/2 .event edge, v0x5595ca91a600_0, v0x5595ca91a7a0_0;
E_0x5595ca911460 .event/or E_0x5595ca911460/0, E_0x5595ca911460/1, E_0x5595ca911460/2;
E_0x5595ca919530 .event edge, v0x5595ca919630_0, v0x5595ca91a6c0_0, v0x5595ca91a7a0_0;
E_0x5595ca919590 .event edge, v0x5595ca919630_0, v0x5595ca91a6c0_0, v0x5595ca91a7a0_0, v0x5595ca919a80_0;
S_0x5595ca8f22e0 .scope module, "id_ex" "ID_EX" 5 327, 6 27 0, S_0x5595ca8ca8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "stall_enable"
    .port_info 4 /INPUT 1 "jump_rst"
    .port_info 5 /INPUT 32 "id_rs1_data"
    .port_info 6 /INPUT 32 "id_rs2_data"
    .port_info 7 /INPUT 4 "id_aluop"
    .port_info 8 /INPUT 3 "id_alusel"
    .port_info 9 /INPUT 3 "id_funct3"
    .port_info 10 /INPUT 32 "id_imm"
    .port_info 11 /INPUT 5 "id_rd_addr"
    .port_info 12 /INPUT 1 "id_rd_write_enable"
    .port_info 13 /INPUT 32 "id_next_pc"
    .port_info 14 /INPUT 32 "id_jump_pc"
    .port_info 15 /OUTPUT 32 "ex_rs1_data"
    .port_info 16 /OUTPUT 32 "ex_rs2_data"
    .port_info 17 /OUTPUT 4 "ex_aluop"
    .port_info 18 /OUTPUT 3 "ex_alusel"
    .port_info 19 /OUTPUT 3 "ex_funct3"
    .port_info 20 /OUTPUT 32 "ex_imm"
    .port_info 21 /OUTPUT 5 "ex_rd_addr"
    .port_info 22 /OUTPUT 1 "ex_rd_write_enable"
    .port_info 23 /OUTPUT 32 "ex_next_pc"
    .port_info 24 /OUTPUT 32 "ex_jump_pc"
    .port_info 25 /OUTPUT 1 "last_is_load"
    .port_info 26 /OUTPUT 5 "last_load_rd_addr"
v0x5595ca91b0f0_0 .net "clk", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca91b1c0_0 .var "ex_aluop", 3 0;
v0x5595ca91b290_0 .var "ex_alusel", 2 0;
v0x5595ca91b390_0 .var "ex_funct3", 2 0;
v0x5595ca91b460_0 .var "ex_imm", 31 0;
v0x5595ca91b550_0 .var "ex_jump_pc", 31 0;
v0x5595ca91b620_0 .var "ex_next_pc", 31 0;
v0x5595ca91b6f0_0 .var "ex_rd_addr", 4 0;
v0x5595ca91b7c0_0 .var "ex_rd_write_enable", 0 0;
v0x5595ca91b890_0 .var "ex_rs1_data", 31 0;
v0x5595ca91b960_0 .var "ex_rs2_data", 31 0;
v0x5595ca91ba30_0 .net "id_aluop", 3 0, v0x5595ca91dd10_0;  alias, 1 drivers
v0x5595ca91bad0_0 .net "id_alusel", 2 0, v0x5595ca91ddd0_0;  alias, 1 drivers
v0x5595ca91bb90_0 .net "id_funct3", 2 0, v0x5595ca91de70_0;  alias, 1 drivers
v0x5595ca91bc70_0 .net "id_imm", 31 0, v0x5595ca91dfb0_0;  alias, 1 drivers
v0x5595ca91bd50_0 .net "id_jump_pc", 31 0, v0x5595ca91e210_0;  alias, 1 drivers
v0x5595ca91be30_0 .net "id_next_pc", 31 0, v0x5595ca91e570_0;  alias, 1 drivers
v0x5595ca91c020_0 .net "id_rd_addr", 4 0, v0x5595ca91e880_0;  alias, 1 drivers
v0x5595ca91c100_0 .net "id_rd_write_enable", 0 0, v0x5595ca91ed60_0;  alias, 1 drivers
v0x5595ca91c1c0_0 .net "id_rs1_data", 31 0, v0x5595ca91efd0_0;  alias, 1 drivers
v0x5595ca91c2a0_0 .net "id_rs2_data", 31 0, v0x5595ca91f320_0;  alias, 1 drivers
v0x5595ca91c380_0 .net "jump_rst", 0 0, L_0x5595ca949080;  alias, 1 drivers
v0x5595ca91c440_0 .var "last_is_load", 0 0;
v0x5595ca91c500_0 .var "last_load_rd_addr", 4 0;
v0x5595ca91c5e0_0 .net "rdy", 0 0, L_0x5595ca961200;  alias, 1 drivers
v0x5595ca91c6b0_0 .net "rst", 0 0, L_0x5595ca949350;  alias, 1 drivers
v0x5595ca91c750_0 .net "stall_enable", 0 0, L_0x5595ca948a80;  alias, 1 drivers
S_0x5595ca8f3a50 .scope module, "if_id" "IF_ID" 5 264, 6 1 0, S_0x5595ca8ca8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "stall_enable"
    .port_info 4 /INPUT 32 "if_next_pc"
    .port_info 5 /INPUT 32 "if_inst"
    .port_info 6 /OUTPUT 32 "id_next_pc"
    .port_info 7 /OUTPUT 32 "id_inst"
v0x5595ca91cca0_0 .net "clk", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca91cdb0_0 .var "id_inst", 31 0;
v0x5595ca91ce90_0 .var "id_next_pc", 31 0;
v0x5595ca91cf50_0 .net "if_inst", 31 0, v0x5595ca921c70_0;  alias, 1 drivers
v0x5595ca91d030_0 .net "if_next_pc", 31 0, v0x5595ca922030_0;  alias, 1 drivers
v0x5595ca91d160_0 .net "rdy", 0 0, L_0x5595ca961200;  alias, 1 drivers
v0x5595ca91d250_0 .net "rst", 0 0, L_0x5595ca948f00;  alias, 1 drivers
v0x5595ca91d310_0 .net "stall_enable", 0 0, L_0x5595ca9488e0;  alias, 1 drivers
S_0x5595ca91d520 .scope module, "inst_decode" "InstDecode" 5 276, 8 1 0, S_0x5595ca8ca8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "next_pc_i"
    .port_info 1 /INPUT 32 "inst_i"
    .port_info 2 /OUTPUT 1 "stall_req_o"
    .port_info 3 /INPUT 1 "last_is_load_i"
    .port_info 4 /INPUT 5 "last_load_rd_addr_i"
    .port_info 5 /INPUT 1 "stall_req_resume_i"
    .port_info 6 /INPUT 32 "rs1_data_i"
    .port_info 7 /INPUT 32 "rs2_data_i"
    .port_info 8 /OUTPUT 1 "rs1_read_enable_o"
    .port_info 9 /OUTPUT 1 "rs2_read_enable_o"
    .port_info 10 /OUTPUT 5 "rs1_addr_o"
    .port_info 11 /OUTPUT 5 "rs2_addr_o"
    .port_info 12 /INPUT 1 "rd_ready_ex_fw_i"
    .port_info 13 /INPUT 5 "rd_addr_ex_fw_i"
    .port_info 14 /INPUT 32 "rd_data_ex_fw_i"
    .port_info 15 /INPUT 1 "rd_ready_mem_fw_i"
    .port_info 16 /INPUT 5 "rd_addr_mem_fw_i"
    .port_info 17 /INPUT 32 "rd_data_mem_fw_i"
    .port_info 18 /OUTPUT 32 "rs1_data_o"
    .port_info 19 /OUTPUT 32 "rs2_data_o"
    .port_info 20 /OUTPUT 4 "aluop_o"
    .port_info 21 /OUTPUT 3 "alusel_o"
    .port_info 22 /OUTPUT 3 "funct3_o"
    .port_info 23 /OUTPUT 32 "imm_o"
    .port_info 24 /OUTPUT 5 "rd_addr_o"
    .port_info 25 /OUTPUT 1 "rd_write_enable_o"
    .port_info 26 /OUTPUT 32 "next_pc_o"
    .port_info 27 /OUTPUT 32 "jump_pc_o"
    .port_info 28 /OUTPUT 1 "jump_enable_o"
v0x5595ca91dd10_0 .var "aluop_o", 3 0;
v0x5595ca91ddd0_0 .var "alusel_o", 2 0;
v0x5595ca91de70_0 .var "funct3_o", 2 0;
v0x5595ca91df10_0 .var "imm_enable", 0 0;
v0x5595ca91dfb0_0 .var "imm_o", 31 0;
v0x5595ca91e0a0_0 .net "inst_i", 31 0, v0x5595ca91cdb0_0;  alias, 1 drivers
v0x5595ca91e170_0 .var "jump_enable_o", 0 0;
v0x5595ca91e210_0 .var "jump_pc_o", 31 0;
v0x5595ca91e300_0 .net "last_is_load_i", 0 0, v0x5595ca91c440_0;  alias, 1 drivers
v0x5595ca91e3d0_0 .net "last_load_rd_addr_i", 4 0, v0x5595ca91c500_0;  alias, 1 drivers
v0x5595ca91e4a0_0 .net "next_pc_i", 31 0, v0x5595ca91ce90_0;  alias, 1 drivers
v0x5595ca91e570_0 .var "next_pc_o", 31 0;
v0x5595ca91e640_0 .net "opcode", 6 0, L_0x5595ca948fe0;  1 drivers
v0x5595ca91e6e0_0 .net "rd_addr_ex_fw_i", 4 0, v0x5595ca91a100_0;  alias, 1 drivers
v0x5595ca91e7a0_0 .net "rd_addr_mem_fw_i", 4 0, v0x5595ca926cd0_0;  alias, 1 drivers
v0x5595ca91e880_0 .var "rd_addr_o", 4 0;
v0x5595ca91e940_0 .net "rd_data_ex_fw_i", 31 0, v0x5595ca91a1f0_0;  alias, 1 drivers
v0x5595ca91eb40_0 .net "rd_data_mem_fw_i", 31 0, v0x5595ca926e10_0;  alias, 1 drivers
v0x5595ca91ec20_0 .net "rd_ready_ex_fw_i", 0 0, v0x5595ca91a2c0_0;  alias, 1 drivers
v0x5595ca91ecc0_0 .net "rd_ready_mem_fw_i", 0 0, v0x5595ca927030_0;  alias, 1 drivers
v0x5595ca91ed60_0 .var "rd_write_enable_o", 0 0;
v0x5595ca91ee30_0 .var "rs1_addr_o", 4 0;
v0x5595ca91eef0_0 .net "rs1_data_i", 31 0, v0x5595ca929440_0;  alias, 1 drivers
v0x5595ca91efd0_0 .var "rs1_data_o", 31 0;
v0x5595ca91f0c0_0 .var "rs1_read_enable_o", 0 0;
v0x5595ca91f160_0 .var "rs2_addr_o", 4 0;
v0x5595ca91f240_0 .net "rs2_data_i", 31 0, v0x5595ca929740_0;  alias, 1 drivers
v0x5595ca91f320_0 .var "rs2_data_o", 31 0;
v0x5595ca91f410_0 .var "rs2_read_enable_o", 0 0;
v0x5595ca91f4b0_0 .var "stall_req_o", 0 0;
v0x5595ca91f570_0 .net "stall_req_resume_i", 0 0, v0x5595ca9247f0_0;  alias, 1 drivers
E_0x5595ca91d9b0/0 .event edge, v0x5595ca91c440_0, v0x5595ca91f0c0_0, v0x5595ca91c500_0, v0x5595ca91ee30_0;
E_0x5595ca91d9b0/1 .event edge, v0x5595ca91f410_0, v0x5595ca91f160_0, v0x5595ca91f570_0;
E_0x5595ca91d9b0 .event/or E_0x5595ca91d9b0/0, E_0x5595ca91d9b0/1;
E_0x5595ca91da50/0 .event edge, v0x5595ca91f410_0, v0x5595ca91a2c0_0, v0x5595ca91f160_0, v0x5595ca918100_0;
E_0x5595ca91da50/1 .event edge, v0x5595ca918230_0, v0x5595ca91ecc0_0, v0x5595ca91e7a0_0, v0x5595ca91eb40_0;
E_0x5595ca91da50/2 .event edge, v0x5595ca91f240_0, v0x5595ca91df10_0, v0x5595ca91bc70_0;
E_0x5595ca91da50 .event/or E_0x5595ca91da50/0, E_0x5595ca91da50/1, E_0x5595ca91da50/2;
E_0x5595ca91daf0/0 .event edge, v0x5595ca91f0c0_0, v0x5595ca91a2c0_0, v0x5595ca91ee30_0, v0x5595ca918100_0;
E_0x5595ca91daf0/1 .event edge, v0x5595ca918230_0, v0x5595ca91ecc0_0, v0x5595ca91e7a0_0, v0x5595ca91eb40_0;
E_0x5595ca91daf0/2 .event edge, v0x5595ca91eef0_0;
E_0x5595ca91daf0 .event/or E_0x5595ca91daf0/0, E_0x5595ca91daf0/1, E_0x5595ca91daf0/2;
E_0x5595ca91db80 .event edge, v0x5595ca91ce90_0, v0x5595ca91bc70_0;
E_0x5595ca91dc10 .event edge, v0x5595ca91cdb0_0, v0x5595ca91e640_0;
E_0x5595ca91dc70 .event edge, v0x5595ca91cdb0_0;
L_0x5595ca948fe0 .part v0x5595ca91cdb0_0, 0, 7;
S_0x5595ca91f9d0 .scope module, "inst_fetch" "InstFetch" 5 234, 9 1 0, S_0x5595ca8ca8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "stall_req_o"
    .port_info 3 /INPUT 1 "pc_enable_i"
    .port_info 4 /INPUT 32 "pc_i"
    .port_info 5 /INPUT 1 "pc_jump_enable_i"
    .port_info 6 /OUTPUT 1 "if_from_ram_enable_o"
    .port_info 7 /OUTPUT 32 "pc_o"
    .port_info 8 /OUTPUT 1 "pc_jump_enable_o"
    .port_info 9 /INPUT 1 "is_if_output_i"
    .port_info 10 /INPUT 1 "inst_ready_i"
    .port_info 11 /INPUT 32 "inst_i"
    .port_info 12 /OUTPUT 1 "icache_hitted_o"
    .port_info 13 /OUTPUT 1 "inst_ready_o"
    .port_info 14 /OUTPUT 32 "next_pc_o"
    .port_info 15 /OUTPUT 32 "inst_o"
v0x5595ca920770_0 .net "clk", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca920810_0 .var/i "i", 31 0;
v0x5595ca9208f0 .array "icache", 0 127, 40 0;
v0x5595ca9219c0_0 .var "icache_hitted_o", 0 0;
v0x5595ca921a80_0 .var "if_from_ram_enable_o", 0 0;
v0x5595ca921b90_0 .net "inst_i", 31 0, v0x5595ca9249b0_0;  alias, 1 drivers
v0x5595ca921c70_0 .var "inst_o", 31 0;
v0x5595ca921d30_0 .net "inst_ready_i", 0 0, v0x5595ca924a80_0;  alias, 1 drivers
v0x5595ca921dd0_0 .var "inst_ready_o", 0 0;
v0x5595ca921e90_0 .net "is_if_output_i", 0 0, v0x5595ca924cf0_0;  alias, 1 drivers
v0x5595ca921f50_0 .var "last_pc", 31 0;
v0x5595ca922030_0 .var "next_pc_o", 31 0;
v0x5595ca922120_0 .net "pc_enable_i", 0 0, v0x5595ca927dd0_0;  alias, 1 drivers
v0x5595ca9221c0_0 .net "pc_i", 31 0, v0x5595ca927f40_0;  alias, 1 drivers
v0x5595ca9222a0_0 .net "pc_jump_enable_i", 0 0, v0x5595ca927e70_0;  alias, 1 drivers
v0x5595ca922360_0 .var "pc_jump_enable_o", 0 0;
v0x5595ca922420_0 .var "pc_o", 31 0;
v0x5595ca922610_0 .net "rst", 0 0, L_0x5595ca949350;  alias, 1 drivers
v0x5595ca9226e0_0 .var "stall_req_o", 0 0;
v0x5595ca9208f0_0 .array/port v0x5595ca9208f0, 0;
v0x5595ca9208f0_1 .array/port v0x5595ca9208f0, 1;
E_0x5595ca91fd30/0 .event edge, v0x5595ca91c6b0_0, v0x5595ca9221c0_0, v0x5595ca9208f0_0, v0x5595ca9208f0_1;
v0x5595ca9208f0_2 .array/port v0x5595ca9208f0, 2;
v0x5595ca9208f0_3 .array/port v0x5595ca9208f0, 3;
v0x5595ca9208f0_4 .array/port v0x5595ca9208f0, 4;
v0x5595ca9208f0_5 .array/port v0x5595ca9208f0, 5;
E_0x5595ca91fd30/1 .event edge, v0x5595ca9208f0_2, v0x5595ca9208f0_3, v0x5595ca9208f0_4, v0x5595ca9208f0_5;
v0x5595ca9208f0_6 .array/port v0x5595ca9208f0, 6;
v0x5595ca9208f0_7 .array/port v0x5595ca9208f0, 7;
v0x5595ca9208f0_8 .array/port v0x5595ca9208f0, 8;
v0x5595ca9208f0_9 .array/port v0x5595ca9208f0, 9;
E_0x5595ca91fd30/2 .event edge, v0x5595ca9208f0_6, v0x5595ca9208f0_7, v0x5595ca9208f0_8, v0x5595ca9208f0_9;
v0x5595ca9208f0_10 .array/port v0x5595ca9208f0, 10;
v0x5595ca9208f0_11 .array/port v0x5595ca9208f0, 11;
v0x5595ca9208f0_12 .array/port v0x5595ca9208f0, 12;
v0x5595ca9208f0_13 .array/port v0x5595ca9208f0, 13;
E_0x5595ca91fd30/3 .event edge, v0x5595ca9208f0_10, v0x5595ca9208f0_11, v0x5595ca9208f0_12, v0x5595ca9208f0_13;
v0x5595ca9208f0_14 .array/port v0x5595ca9208f0, 14;
v0x5595ca9208f0_15 .array/port v0x5595ca9208f0, 15;
v0x5595ca9208f0_16 .array/port v0x5595ca9208f0, 16;
v0x5595ca9208f0_17 .array/port v0x5595ca9208f0, 17;
E_0x5595ca91fd30/4 .event edge, v0x5595ca9208f0_14, v0x5595ca9208f0_15, v0x5595ca9208f0_16, v0x5595ca9208f0_17;
v0x5595ca9208f0_18 .array/port v0x5595ca9208f0, 18;
v0x5595ca9208f0_19 .array/port v0x5595ca9208f0, 19;
v0x5595ca9208f0_20 .array/port v0x5595ca9208f0, 20;
v0x5595ca9208f0_21 .array/port v0x5595ca9208f0, 21;
E_0x5595ca91fd30/5 .event edge, v0x5595ca9208f0_18, v0x5595ca9208f0_19, v0x5595ca9208f0_20, v0x5595ca9208f0_21;
v0x5595ca9208f0_22 .array/port v0x5595ca9208f0, 22;
v0x5595ca9208f0_23 .array/port v0x5595ca9208f0, 23;
v0x5595ca9208f0_24 .array/port v0x5595ca9208f0, 24;
v0x5595ca9208f0_25 .array/port v0x5595ca9208f0, 25;
E_0x5595ca91fd30/6 .event edge, v0x5595ca9208f0_22, v0x5595ca9208f0_23, v0x5595ca9208f0_24, v0x5595ca9208f0_25;
v0x5595ca9208f0_26 .array/port v0x5595ca9208f0, 26;
v0x5595ca9208f0_27 .array/port v0x5595ca9208f0, 27;
v0x5595ca9208f0_28 .array/port v0x5595ca9208f0, 28;
v0x5595ca9208f0_29 .array/port v0x5595ca9208f0, 29;
E_0x5595ca91fd30/7 .event edge, v0x5595ca9208f0_26, v0x5595ca9208f0_27, v0x5595ca9208f0_28, v0x5595ca9208f0_29;
v0x5595ca9208f0_30 .array/port v0x5595ca9208f0, 30;
v0x5595ca9208f0_31 .array/port v0x5595ca9208f0, 31;
v0x5595ca9208f0_32 .array/port v0x5595ca9208f0, 32;
v0x5595ca9208f0_33 .array/port v0x5595ca9208f0, 33;
E_0x5595ca91fd30/8 .event edge, v0x5595ca9208f0_30, v0x5595ca9208f0_31, v0x5595ca9208f0_32, v0x5595ca9208f0_33;
v0x5595ca9208f0_34 .array/port v0x5595ca9208f0, 34;
v0x5595ca9208f0_35 .array/port v0x5595ca9208f0, 35;
v0x5595ca9208f0_36 .array/port v0x5595ca9208f0, 36;
v0x5595ca9208f0_37 .array/port v0x5595ca9208f0, 37;
E_0x5595ca91fd30/9 .event edge, v0x5595ca9208f0_34, v0x5595ca9208f0_35, v0x5595ca9208f0_36, v0x5595ca9208f0_37;
v0x5595ca9208f0_38 .array/port v0x5595ca9208f0, 38;
v0x5595ca9208f0_39 .array/port v0x5595ca9208f0, 39;
v0x5595ca9208f0_40 .array/port v0x5595ca9208f0, 40;
v0x5595ca9208f0_41 .array/port v0x5595ca9208f0, 41;
E_0x5595ca91fd30/10 .event edge, v0x5595ca9208f0_38, v0x5595ca9208f0_39, v0x5595ca9208f0_40, v0x5595ca9208f0_41;
v0x5595ca9208f0_42 .array/port v0x5595ca9208f0, 42;
v0x5595ca9208f0_43 .array/port v0x5595ca9208f0, 43;
v0x5595ca9208f0_44 .array/port v0x5595ca9208f0, 44;
v0x5595ca9208f0_45 .array/port v0x5595ca9208f0, 45;
E_0x5595ca91fd30/11 .event edge, v0x5595ca9208f0_42, v0x5595ca9208f0_43, v0x5595ca9208f0_44, v0x5595ca9208f0_45;
v0x5595ca9208f0_46 .array/port v0x5595ca9208f0, 46;
v0x5595ca9208f0_47 .array/port v0x5595ca9208f0, 47;
v0x5595ca9208f0_48 .array/port v0x5595ca9208f0, 48;
v0x5595ca9208f0_49 .array/port v0x5595ca9208f0, 49;
E_0x5595ca91fd30/12 .event edge, v0x5595ca9208f0_46, v0x5595ca9208f0_47, v0x5595ca9208f0_48, v0x5595ca9208f0_49;
v0x5595ca9208f0_50 .array/port v0x5595ca9208f0, 50;
v0x5595ca9208f0_51 .array/port v0x5595ca9208f0, 51;
v0x5595ca9208f0_52 .array/port v0x5595ca9208f0, 52;
v0x5595ca9208f0_53 .array/port v0x5595ca9208f0, 53;
E_0x5595ca91fd30/13 .event edge, v0x5595ca9208f0_50, v0x5595ca9208f0_51, v0x5595ca9208f0_52, v0x5595ca9208f0_53;
v0x5595ca9208f0_54 .array/port v0x5595ca9208f0, 54;
v0x5595ca9208f0_55 .array/port v0x5595ca9208f0, 55;
v0x5595ca9208f0_56 .array/port v0x5595ca9208f0, 56;
v0x5595ca9208f0_57 .array/port v0x5595ca9208f0, 57;
E_0x5595ca91fd30/14 .event edge, v0x5595ca9208f0_54, v0x5595ca9208f0_55, v0x5595ca9208f0_56, v0x5595ca9208f0_57;
v0x5595ca9208f0_58 .array/port v0x5595ca9208f0, 58;
v0x5595ca9208f0_59 .array/port v0x5595ca9208f0, 59;
v0x5595ca9208f0_60 .array/port v0x5595ca9208f0, 60;
v0x5595ca9208f0_61 .array/port v0x5595ca9208f0, 61;
E_0x5595ca91fd30/15 .event edge, v0x5595ca9208f0_58, v0x5595ca9208f0_59, v0x5595ca9208f0_60, v0x5595ca9208f0_61;
v0x5595ca9208f0_62 .array/port v0x5595ca9208f0, 62;
v0x5595ca9208f0_63 .array/port v0x5595ca9208f0, 63;
v0x5595ca9208f0_64 .array/port v0x5595ca9208f0, 64;
v0x5595ca9208f0_65 .array/port v0x5595ca9208f0, 65;
E_0x5595ca91fd30/16 .event edge, v0x5595ca9208f0_62, v0x5595ca9208f0_63, v0x5595ca9208f0_64, v0x5595ca9208f0_65;
v0x5595ca9208f0_66 .array/port v0x5595ca9208f0, 66;
v0x5595ca9208f0_67 .array/port v0x5595ca9208f0, 67;
v0x5595ca9208f0_68 .array/port v0x5595ca9208f0, 68;
v0x5595ca9208f0_69 .array/port v0x5595ca9208f0, 69;
E_0x5595ca91fd30/17 .event edge, v0x5595ca9208f0_66, v0x5595ca9208f0_67, v0x5595ca9208f0_68, v0x5595ca9208f0_69;
v0x5595ca9208f0_70 .array/port v0x5595ca9208f0, 70;
v0x5595ca9208f0_71 .array/port v0x5595ca9208f0, 71;
v0x5595ca9208f0_72 .array/port v0x5595ca9208f0, 72;
v0x5595ca9208f0_73 .array/port v0x5595ca9208f0, 73;
E_0x5595ca91fd30/18 .event edge, v0x5595ca9208f0_70, v0x5595ca9208f0_71, v0x5595ca9208f0_72, v0x5595ca9208f0_73;
v0x5595ca9208f0_74 .array/port v0x5595ca9208f0, 74;
v0x5595ca9208f0_75 .array/port v0x5595ca9208f0, 75;
v0x5595ca9208f0_76 .array/port v0x5595ca9208f0, 76;
v0x5595ca9208f0_77 .array/port v0x5595ca9208f0, 77;
E_0x5595ca91fd30/19 .event edge, v0x5595ca9208f0_74, v0x5595ca9208f0_75, v0x5595ca9208f0_76, v0x5595ca9208f0_77;
v0x5595ca9208f0_78 .array/port v0x5595ca9208f0, 78;
v0x5595ca9208f0_79 .array/port v0x5595ca9208f0, 79;
v0x5595ca9208f0_80 .array/port v0x5595ca9208f0, 80;
v0x5595ca9208f0_81 .array/port v0x5595ca9208f0, 81;
E_0x5595ca91fd30/20 .event edge, v0x5595ca9208f0_78, v0x5595ca9208f0_79, v0x5595ca9208f0_80, v0x5595ca9208f0_81;
v0x5595ca9208f0_82 .array/port v0x5595ca9208f0, 82;
v0x5595ca9208f0_83 .array/port v0x5595ca9208f0, 83;
v0x5595ca9208f0_84 .array/port v0x5595ca9208f0, 84;
v0x5595ca9208f0_85 .array/port v0x5595ca9208f0, 85;
E_0x5595ca91fd30/21 .event edge, v0x5595ca9208f0_82, v0x5595ca9208f0_83, v0x5595ca9208f0_84, v0x5595ca9208f0_85;
v0x5595ca9208f0_86 .array/port v0x5595ca9208f0, 86;
v0x5595ca9208f0_87 .array/port v0x5595ca9208f0, 87;
v0x5595ca9208f0_88 .array/port v0x5595ca9208f0, 88;
v0x5595ca9208f0_89 .array/port v0x5595ca9208f0, 89;
E_0x5595ca91fd30/22 .event edge, v0x5595ca9208f0_86, v0x5595ca9208f0_87, v0x5595ca9208f0_88, v0x5595ca9208f0_89;
v0x5595ca9208f0_90 .array/port v0x5595ca9208f0, 90;
v0x5595ca9208f0_91 .array/port v0x5595ca9208f0, 91;
v0x5595ca9208f0_92 .array/port v0x5595ca9208f0, 92;
v0x5595ca9208f0_93 .array/port v0x5595ca9208f0, 93;
E_0x5595ca91fd30/23 .event edge, v0x5595ca9208f0_90, v0x5595ca9208f0_91, v0x5595ca9208f0_92, v0x5595ca9208f0_93;
v0x5595ca9208f0_94 .array/port v0x5595ca9208f0, 94;
v0x5595ca9208f0_95 .array/port v0x5595ca9208f0, 95;
v0x5595ca9208f0_96 .array/port v0x5595ca9208f0, 96;
v0x5595ca9208f0_97 .array/port v0x5595ca9208f0, 97;
E_0x5595ca91fd30/24 .event edge, v0x5595ca9208f0_94, v0x5595ca9208f0_95, v0x5595ca9208f0_96, v0x5595ca9208f0_97;
v0x5595ca9208f0_98 .array/port v0x5595ca9208f0, 98;
v0x5595ca9208f0_99 .array/port v0x5595ca9208f0, 99;
v0x5595ca9208f0_100 .array/port v0x5595ca9208f0, 100;
v0x5595ca9208f0_101 .array/port v0x5595ca9208f0, 101;
E_0x5595ca91fd30/25 .event edge, v0x5595ca9208f0_98, v0x5595ca9208f0_99, v0x5595ca9208f0_100, v0x5595ca9208f0_101;
v0x5595ca9208f0_102 .array/port v0x5595ca9208f0, 102;
v0x5595ca9208f0_103 .array/port v0x5595ca9208f0, 103;
v0x5595ca9208f0_104 .array/port v0x5595ca9208f0, 104;
v0x5595ca9208f0_105 .array/port v0x5595ca9208f0, 105;
E_0x5595ca91fd30/26 .event edge, v0x5595ca9208f0_102, v0x5595ca9208f0_103, v0x5595ca9208f0_104, v0x5595ca9208f0_105;
v0x5595ca9208f0_106 .array/port v0x5595ca9208f0, 106;
v0x5595ca9208f0_107 .array/port v0x5595ca9208f0, 107;
v0x5595ca9208f0_108 .array/port v0x5595ca9208f0, 108;
v0x5595ca9208f0_109 .array/port v0x5595ca9208f0, 109;
E_0x5595ca91fd30/27 .event edge, v0x5595ca9208f0_106, v0x5595ca9208f0_107, v0x5595ca9208f0_108, v0x5595ca9208f0_109;
v0x5595ca9208f0_110 .array/port v0x5595ca9208f0, 110;
v0x5595ca9208f0_111 .array/port v0x5595ca9208f0, 111;
v0x5595ca9208f0_112 .array/port v0x5595ca9208f0, 112;
v0x5595ca9208f0_113 .array/port v0x5595ca9208f0, 113;
E_0x5595ca91fd30/28 .event edge, v0x5595ca9208f0_110, v0x5595ca9208f0_111, v0x5595ca9208f0_112, v0x5595ca9208f0_113;
v0x5595ca9208f0_114 .array/port v0x5595ca9208f0, 114;
v0x5595ca9208f0_115 .array/port v0x5595ca9208f0, 115;
v0x5595ca9208f0_116 .array/port v0x5595ca9208f0, 116;
v0x5595ca9208f0_117 .array/port v0x5595ca9208f0, 117;
E_0x5595ca91fd30/29 .event edge, v0x5595ca9208f0_114, v0x5595ca9208f0_115, v0x5595ca9208f0_116, v0x5595ca9208f0_117;
v0x5595ca9208f0_118 .array/port v0x5595ca9208f0, 118;
v0x5595ca9208f0_119 .array/port v0x5595ca9208f0, 119;
v0x5595ca9208f0_120 .array/port v0x5595ca9208f0, 120;
v0x5595ca9208f0_121 .array/port v0x5595ca9208f0, 121;
E_0x5595ca91fd30/30 .event edge, v0x5595ca9208f0_118, v0x5595ca9208f0_119, v0x5595ca9208f0_120, v0x5595ca9208f0_121;
v0x5595ca9208f0_122 .array/port v0x5595ca9208f0, 122;
v0x5595ca9208f0_123 .array/port v0x5595ca9208f0, 123;
v0x5595ca9208f0_124 .array/port v0x5595ca9208f0, 124;
v0x5595ca9208f0_125 .array/port v0x5595ca9208f0, 125;
E_0x5595ca91fd30/31 .event edge, v0x5595ca9208f0_122, v0x5595ca9208f0_123, v0x5595ca9208f0_124, v0x5595ca9208f0_125;
v0x5595ca9208f0_126 .array/port v0x5595ca9208f0, 126;
v0x5595ca9208f0_127 .array/port v0x5595ca9208f0, 127;
E_0x5595ca91fd30/32 .event edge, v0x5595ca9208f0_126, v0x5595ca9208f0_127, v0x5595ca9222a0_0, v0x5595ca921d30_0;
E_0x5595ca91fd30/33 .event edge, v0x5595ca921b90_0;
E_0x5595ca91fd30 .event/or E_0x5595ca91fd30/0, E_0x5595ca91fd30/1, E_0x5595ca91fd30/2, E_0x5595ca91fd30/3, E_0x5595ca91fd30/4, E_0x5595ca91fd30/5, E_0x5595ca91fd30/6, E_0x5595ca91fd30/7, E_0x5595ca91fd30/8, E_0x5595ca91fd30/9, E_0x5595ca91fd30/10, E_0x5595ca91fd30/11, E_0x5595ca91fd30/12, E_0x5595ca91fd30/13, E_0x5595ca91fd30/14, E_0x5595ca91fd30/15, E_0x5595ca91fd30/16, E_0x5595ca91fd30/17, E_0x5595ca91fd30/18, E_0x5595ca91fd30/19, E_0x5595ca91fd30/20, E_0x5595ca91fd30/21, E_0x5595ca91fd30/22, E_0x5595ca91fd30/23, E_0x5595ca91fd30/24, E_0x5595ca91fd30/25, E_0x5595ca91fd30/26, E_0x5595ca91fd30/27, E_0x5595ca91fd30/28, E_0x5595ca91fd30/29, E_0x5595ca91fd30/30, E_0x5595ca91fd30/31, E_0x5595ca91fd30/32, E_0x5595ca91fd30/33;
E_0x5595ca9201c0 .event edge, v0x5595ca921d30_0;
E_0x5595ca920220 .event edge, v0x5595ca9221c0_0, v0x5595ca9222a0_0;
E_0x5595ca920280 .event edge, v0x5595ca921a80_0, v0x5595ca921e90_0;
E_0x5595ca920310/0 .event edge, v0x5595ca91c6b0_0, v0x5595ca9221c0_0, v0x5595ca9208f0_0, v0x5595ca9208f0_1;
E_0x5595ca920310/1 .event edge, v0x5595ca9208f0_2, v0x5595ca9208f0_3, v0x5595ca9208f0_4, v0x5595ca9208f0_5;
E_0x5595ca920310/2 .event edge, v0x5595ca9208f0_6, v0x5595ca9208f0_7, v0x5595ca9208f0_8, v0x5595ca9208f0_9;
E_0x5595ca920310/3 .event edge, v0x5595ca9208f0_10, v0x5595ca9208f0_11, v0x5595ca9208f0_12, v0x5595ca9208f0_13;
E_0x5595ca920310/4 .event edge, v0x5595ca9208f0_14, v0x5595ca9208f0_15, v0x5595ca9208f0_16, v0x5595ca9208f0_17;
E_0x5595ca920310/5 .event edge, v0x5595ca9208f0_18, v0x5595ca9208f0_19, v0x5595ca9208f0_20, v0x5595ca9208f0_21;
E_0x5595ca920310/6 .event edge, v0x5595ca9208f0_22, v0x5595ca9208f0_23, v0x5595ca9208f0_24, v0x5595ca9208f0_25;
E_0x5595ca920310/7 .event edge, v0x5595ca9208f0_26, v0x5595ca9208f0_27, v0x5595ca9208f0_28, v0x5595ca9208f0_29;
E_0x5595ca920310/8 .event edge, v0x5595ca9208f0_30, v0x5595ca9208f0_31, v0x5595ca9208f0_32, v0x5595ca9208f0_33;
E_0x5595ca920310/9 .event edge, v0x5595ca9208f0_34, v0x5595ca9208f0_35, v0x5595ca9208f0_36, v0x5595ca9208f0_37;
E_0x5595ca920310/10 .event edge, v0x5595ca9208f0_38, v0x5595ca9208f0_39, v0x5595ca9208f0_40, v0x5595ca9208f0_41;
E_0x5595ca920310/11 .event edge, v0x5595ca9208f0_42, v0x5595ca9208f0_43, v0x5595ca9208f0_44, v0x5595ca9208f0_45;
E_0x5595ca920310/12 .event edge, v0x5595ca9208f0_46, v0x5595ca9208f0_47, v0x5595ca9208f0_48, v0x5595ca9208f0_49;
E_0x5595ca920310/13 .event edge, v0x5595ca9208f0_50, v0x5595ca9208f0_51, v0x5595ca9208f0_52, v0x5595ca9208f0_53;
E_0x5595ca920310/14 .event edge, v0x5595ca9208f0_54, v0x5595ca9208f0_55, v0x5595ca9208f0_56, v0x5595ca9208f0_57;
E_0x5595ca920310/15 .event edge, v0x5595ca9208f0_58, v0x5595ca9208f0_59, v0x5595ca9208f0_60, v0x5595ca9208f0_61;
E_0x5595ca920310/16 .event edge, v0x5595ca9208f0_62, v0x5595ca9208f0_63, v0x5595ca9208f0_64, v0x5595ca9208f0_65;
E_0x5595ca920310/17 .event edge, v0x5595ca9208f0_66, v0x5595ca9208f0_67, v0x5595ca9208f0_68, v0x5595ca9208f0_69;
E_0x5595ca920310/18 .event edge, v0x5595ca9208f0_70, v0x5595ca9208f0_71, v0x5595ca9208f0_72, v0x5595ca9208f0_73;
E_0x5595ca920310/19 .event edge, v0x5595ca9208f0_74, v0x5595ca9208f0_75, v0x5595ca9208f0_76, v0x5595ca9208f0_77;
E_0x5595ca920310/20 .event edge, v0x5595ca9208f0_78, v0x5595ca9208f0_79, v0x5595ca9208f0_80, v0x5595ca9208f0_81;
E_0x5595ca920310/21 .event edge, v0x5595ca9208f0_82, v0x5595ca9208f0_83, v0x5595ca9208f0_84, v0x5595ca9208f0_85;
E_0x5595ca920310/22 .event edge, v0x5595ca9208f0_86, v0x5595ca9208f0_87, v0x5595ca9208f0_88, v0x5595ca9208f0_89;
E_0x5595ca920310/23 .event edge, v0x5595ca9208f0_90, v0x5595ca9208f0_91, v0x5595ca9208f0_92, v0x5595ca9208f0_93;
E_0x5595ca920310/24 .event edge, v0x5595ca9208f0_94, v0x5595ca9208f0_95, v0x5595ca9208f0_96, v0x5595ca9208f0_97;
E_0x5595ca920310/25 .event edge, v0x5595ca9208f0_98, v0x5595ca9208f0_99, v0x5595ca9208f0_100, v0x5595ca9208f0_101;
E_0x5595ca920310/26 .event edge, v0x5595ca9208f0_102, v0x5595ca9208f0_103, v0x5595ca9208f0_104, v0x5595ca9208f0_105;
E_0x5595ca920310/27 .event edge, v0x5595ca9208f0_106, v0x5595ca9208f0_107, v0x5595ca9208f0_108, v0x5595ca9208f0_109;
E_0x5595ca920310/28 .event edge, v0x5595ca9208f0_110, v0x5595ca9208f0_111, v0x5595ca9208f0_112, v0x5595ca9208f0_113;
E_0x5595ca920310/29 .event edge, v0x5595ca9208f0_114, v0x5595ca9208f0_115, v0x5595ca9208f0_116, v0x5595ca9208f0_117;
E_0x5595ca920310/30 .event edge, v0x5595ca9208f0_118, v0x5595ca9208f0_119, v0x5595ca9208f0_120, v0x5595ca9208f0_121;
E_0x5595ca920310/31 .event edge, v0x5595ca9208f0_122, v0x5595ca9208f0_123, v0x5595ca9208f0_124, v0x5595ca9208f0_125;
E_0x5595ca920310/32 .event edge, v0x5595ca9208f0_126, v0x5595ca9208f0_127, v0x5595ca921d30_0;
E_0x5595ca920310 .event/or E_0x5595ca920310/0, E_0x5595ca920310/1, E_0x5595ca920310/2, E_0x5595ca920310/3, E_0x5595ca920310/4, E_0x5595ca920310/5, E_0x5595ca920310/6, E_0x5595ca920310/7, E_0x5595ca920310/8, E_0x5595ca920310/9, E_0x5595ca920310/10, E_0x5595ca920310/11, E_0x5595ca920310/12, E_0x5595ca920310/13, E_0x5595ca920310/14, E_0x5595ca920310/15, E_0x5595ca920310/16, E_0x5595ca920310/17, E_0x5595ca920310/18, E_0x5595ca920310/19, E_0x5595ca920310/20, E_0x5595ca920310/21, E_0x5595ca920310/22, E_0x5595ca920310/23, E_0x5595ca920310/24, E_0x5595ca920310/25, E_0x5595ca920310/26, E_0x5595ca920310/27, E_0x5595ca920310/28, E_0x5595ca920310/29, E_0x5595ca920310/30, E_0x5595ca920310/31, E_0x5595ca920310/32;
S_0x5595ca922980 .scope module, "mem_wb" "MEM_WB" 5 443, 6 193 0, S_0x5595ca8ca8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "stall_enable"
    .port_info 4 /INPUT 32 "mem_rd_data"
    .port_info 5 /INPUT 5 "mem_rd_addr"
    .port_info 6 /INPUT 1 "mem_rd_write_enable"
    .port_info 7 /OUTPUT 32 "wb_rd_data"
    .port_info 8 /OUTPUT 5 "wb_rd_addr"
    .port_info 9 /OUTPUT 1 "wb_rd_write_enable"
v0x5595ca922c00_0 .net "clk", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca922cc0_0 .net "mem_rd_addr", 4 0, v0x5595ca926cd0_0;  alias, 1 drivers
v0x5595ca922db0_0 .net "mem_rd_data", 31 0, v0x5595ca926e10_0;  alias, 1 drivers
v0x5595ca922eb0_0 .net "mem_rd_write_enable", 0 0, v0x5595ca927030_0;  alias, 1 drivers
v0x5595ca922f80_0 .net "rdy", 0 0, L_0x5595ca961200;  alias, 1 drivers
v0x5595ca923020_0 .net "rst", 0 0, L_0x5595ca949350;  alias, 1 drivers
v0x5595ca923110_0 .net "stall_enable", 0 0, L_0x5595ca948ba0;  alias, 1 drivers
v0x5595ca9231b0_0 .var "wb_rd_addr", 4 0;
v0x5595ca923250_0 .var "wb_rd_data", 31 0;
v0x5595ca9233c0_0 .var "wb_rd_write_enable", 0 0;
S_0x5595ca9235c0 .scope module, "memctrl" "MemCtrl" 5 150, 10 1 0, S_0x5595ca8ca8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 8 "ram_data_i"
    .port_info 4 /OUTPUT 8 "ram_data_o"
    .port_info 5 /OUTPUT 32 "ram_addr_o"
    .port_info 6 /OUTPUT 1 "ram_wr_o"
    .port_info 7 /OUTPUT 1 "memctrl_off_o"
    .port_info 8 /INPUT 1 "if_from_ram_enable_i"
    .port_info 9 /INPUT 32 "if_pc_i"
    .port_info 10 /INPUT 1 "if_pc_jump_enable_i"
    .port_info 11 /OUTPUT 1 "is_if_output_o"
    .port_info 12 /OUTPUT 1 "if_inst_ready_o"
    .port_info 13 /OUTPUT 32 "if_inst_o"
    .port_info 14 /INPUT 1 "id_stall_req_i"
    .port_info 15 /OUTPUT 1 "id_stall_req_resume_o"
    .port_info 16 /INPUT 1 "mem_wr_enable_i"
    .port_info 17 /INPUT 1 "mem_wr_i"
    .port_info 18 /INPUT 32 "load_store_addr_i"
    .port_info 19 /INPUT 2 "load_store_type_i"
    .port_info 20 /INPUT 32 "store_data_i"
    .port_info 21 /OUTPUT 1 "is_mem_output_o"
    .port_info 22 /OUTPUT 1 "load_store_ready_o"
    .port_info 23 /OUTPUT 32 "load_data_o"
P_0x5595ca923740 .param/l "IFout" 0 10 45, +C4<00000000000000000000000000000011>;
P_0x5595ca923780 .param/l "LOADout" 0 10 45, +C4<00000000000000000000000000000001>;
P_0x5595ca9237c0 .param/l "NOout" 0 10 45, +C4<00000000000000000000000000000000>;
P_0x5595ca923800 .param/l "OFF" 0 10 42, +C4<00000000000000000000000000000000>;
P_0x5595ca923840 .param/l "RW0" 0 10 42, +C4<00000000000000000000000000000001>;
P_0x5595ca923880 .param/l "RW1" 0 10 42, +C4<00000000000000000000000000000010>;
P_0x5595ca9238c0 .param/l "RW2" 0 10 42, +C4<00000000000000000000000000000011>;
P_0x5595ca923900 .param/l "RW3" 0 10 42, +C4<00000000000000000000000000000100>;
P_0x5595ca923940 .param/l "RW4" 0 10 42, +C4<00000000000000000000000000000101>;
P_0x5595ca923980 .param/l "STOREout" 0 10 45, +C4<00000000000000000000000000000010>;
v0x5595ca9244d0_0 .var "already_jumped", 0 0;
v0x5595ca924590_0 .net "clk", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca924650_0 .var "current_addr", 31 0;
v0x5595ca924720_0 .net "id_stall_req_i", 0 0, v0x5595ca91f4b0_0;  alias, 1 drivers
v0x5595ca9247f0_0 .var "id_stall_req_resume_o", 0 0;
v0x5595ca9248e0_0 .net "if_from_ram_enable_i", 0 0, v0x5595ca921a80_0;  alias, 1 drivers
v0x5595ca9249b0_0 .var "if_inst_o", 31 0;
v0x5595ca924a80_0 .var "if_inst_ready_o", 0 0;
v0x5595ca924b50_0 .net "if_pc_i", 31 0, v0x5595ca922420_0;  alias, 1 drivers
v0x5595ca924c20_0 .net "if_pc_jump_enable_i", 0 0, v0x5595ca922360_0;  alias, 1 drivers
v0x5595ca924cf0_0 .var "is_if_output_o", 0 0;
v0x5595ca924dc0_0 .var "is_mem_output_o", 0 0;
v0x5595ca924e60_0 .var "load_data_o", 31 0;
v0x5595ca924f00_0 .net "load_store_addr_i", 31 0, v0x5595ca918650_0;  alias, 1 drivers
v0x5595ca924fd0_0 .var "load_store_ready_o", 0 0;
v0x5595ca925070_0 .net "load_store_type_i", 1 0, v0x5595ca918730_0;  alias, 1 drivers
v0x5595ca925140_0 .net "mem_wr_enable_i", 0 0, v0x5595ca927210_0;  alias, 1 drivers
v0x5595ca9252f0_0 .net "mem_wr_i", 0 0, v0x5595ca9273b0_0;  alias, 1 drivers
v0x5595ca925390_0 .var "memctrl_off_o", 0 0;
v0x5595ca925450_0 .var "next_addr", 31 0;
v0x5595ca925530_0 .var "next_already_jumped", 0 0;
v0x5595ca9255f0_0 .var "next_output_state", 2 0;
v0x5595ca9256d0_0 .var "next_state", 3 0;
v0x5595ca9257b0_0 .var "output_state", 2 0;
v0x5595ca925890_0 .var "ram_addr_o", 31 0;
v0x5595ca925970_0 .net "ram_data_i", 7 0, L_0x5595ca9617e0;  alias, 1 drivers
v0x5595ca925a50_0 .var "ram_data_o", 7 0;
v0x5595ca925b30_0 .var "ram_wr_o", 0 0;
v0x5595ca925bf0_0 .net "rdy", 0 0, L_0x5595ca961200;  alias, 1 drivers
v0x5595ca925c90_0 .net "rst", 0 0, L_0x5595ca949350;  alias, 1 drivers
v0x5595ca925d30_0 .var "state", 3 0;
v0x5595ca925e10_0 .net "store_data_i", 31 0, v0x5595ca918a90_0;  alias, 1 drivers
E_0x5595ca924220 .event edge, v0x5595ca9257b0_0;
E_0x5595ca9242a0/0 .event edge, v0x5595ca9257b0_0, v0x5595ca922360_0, v0x5595ca9244d0_0, v0x5595ca921a80_0;
E_0x5595ca9242a0/1 .event edge, v0x5595ca922420_0, v0x5595ca925d30_0, v0x5595ca925140_0, v0x5595ca918650_0;
E_0x5595ca9242a0/2 .event edge, v0x5595ca924650_0;
E_0x5595ca9242a0 .event/or E_0x5595ca9242a0/0, E_0x5595ca9242a0/1, E_0x5595ca9242a0/2;
E_0x5595ca924330/0 .event edge, v0x5595ca9257b0_0, v0x5595ca922360_0, v0x5595ca9244d0_0, v0x5595ca921a80_0;
E_0x5595ca924330/1 .event edge, v0x5595ca925d30_0, v0x5595ca925140_0, v0x5595ca9252f0_0;
E_0x5595ca924330 .event/or E_0x5595ca924330/0, E_0x5595ca924330/1;
E_0x5595ca9243b0 .event edge, v0x5595ca9244d0_0, v0x5595ca9257b0_0, v0x5595ca922360_0, v0x5595ca925d30_0;
E_0x5595ca924450/0 .event edge, v0x5595ca9257b0_0, v0x5595ca922360_0, v0x5595ca9244d0_0, v0x5595ca921a80_0;
E_0x5595ca924450/1 .event edge, v0x5595ca925d30_0, v0x5595ca925140_0, v0x5595ca918730_0;
E_0x5595ca924450 .event/or E_0x5595ca924450/0, E_0x5595ca924450/1;
S_0x5595ca9262b0 .scope module, "memory_access" "MemoryAccess" 5 421, 11 1 0, S_0x5595ca8ca8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable_i"
    .port_info 1 /INPUT 1 "wr_i"
    .port_info 2 /INPUT 3 "funct3_i"
    .port_info 3 /INPUT 5 "rd_addr_i"
    .port_info 4 /INPUT 1 "rd_write_enable_i"
    .port_info 5 /INPUT 32 "rd_data_i"
    .port_info 6 /OUTPUT 1 "stall_req_o"
    .port_info 7 /OUTPUT 1 "wr_enable_o"
    .port_info 8 /OUTPUT 1 "wr_o"
    .port_info 9 /INPUT 1 "is_mem_output_i"
    .port_info 10 /INPUT 1 "load_store_ready_i"
    .port_info 11 /INPUT 32 "load_data_i"
    .port_info 12 /OUTPUT 32 "rd_data_o"
    .port_info 13 /OUTPUT 5 "rd_addr_o"
    .port_info 14 /OUTPUT 1 "rd_write_enable_o"
v0x5595ca9268a0_0 .net "funct3_i", 2 0, v0x5595ca918570_0;  alias, 1 drivers
v0x5595ca926990_0 .net "is_mem_output_i", 0 0, v0x5595ca924dc0_0;  alias, 1 drivers
v0x5595ca926a60_0 .net "load_data_i", 31 0, v0x5595ca924e60_0;  alias, 1 drivers
v0x5595ca926b60_0 .net "load_store_ready_i", 0 0, v0x5595ca924fd0_0;  alias, 1 drivers
v0x5595ca926c30_0 .net "rd_addr_i", 4 0, v0x5595ca918810_0;  alias, 1 drivers
v0x5595ca926cd0_0 .var "rd_addr_o", 4 0;
v0x5595ca926d70_0 .net "rd_data_i", 31 0, v0x5595ca9188f0_0;  alias, 1 drivers
v0x5595ca926e10_0 .var "rd_data_o", 31 0;
v0x5595ca926f00_0 .net "rd_write_enable_i", 0 0, v0x5595ca9189d0_0;  alias, 1 drivers
v0x5595ca927030_0 .var "rd_write_enable_o", 0 0;
v0x5595ca9270d0_0 .var "stall_req_o", 0 0;
v0x5595ca927170_0 .net "wr_enable_i", 0 0, v0x5595ca918c30_0;  alias, 1 drivers
v0x5595ca927210_0 .var "wr_enable_o", 0 0;
v0x5595ca9272e0_0 .net "wr_i", 0 0, v0x5595ca918b70_0;  alias, 1 drivers
v0x5595ca9273b0_0 .var "wr_o", 0 0;
E_0x5595ca9266b0 .event edge, v0x5595ca918c30_0, v0x5595ca924dc0_0, v0x5595ca924fd0_0;
E_0x5595ca926730 .event edge, v0x5595ca918c30_0, v0x5595ca924fd0_0, v0x5595ca918b70_0;
E_0x5595ca926790/0 .event edge, v0x5595ca918c30_0, v0x5595ca924fd0_0, v0x5595ca918b70_0, v0x5595ca918570_0;
E_0x5595ca926790/1 .event edge, v0x5595ca924e60_0, v0x5595ca9188f0_0;
E_0x5595ca926790 .event/or E_0x5595ca926790/0, E_0x5595ca926790/1;
E_0x5595ca926810 .event edge, v0x5595ca918810_0, v0x5595ca9189d0_0;
S_0x5595ca927620 .scope module, "pc_reg" "PCReg" 5 217, 12 1 0, S_0x5595ca8ca8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "stall_enable"
    .port_info 4 /INPUT 1 "jump_enable_i"
    .port_info 5 /INPUT 32 "jump_pc_i"
    .port_info 6 /INPUT 1 "icache_hitted_i"
    .port_info 7 /INPUT 1 "inst_ready_i"
    .port_info 8 /OUTPUT 1 "pc_enable_o"
    .port_info 9 /OUTPUT 32 "pc_o"
    .port_info 10 /OUTPUT 1 "pc_jump_enable_o"
v0x5595ca927990_0 .net "clk", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca927a50_0 .net "icache_hitted_i", 0 0, v0x5595ca9219c0_0;  alias, 1 drivers
v0x5595ca927b40_0 .net "inst_ready_i", 0 0, v0x5595ca921dd0_0;  alias, 1 drivers
v0x5595ca927c40_0 .net "jump_enable_i", 0 0, L_0x5595ca948c60;  alias, 1 drivers
v0x5595ca927ce0_0 .net "jump_pc_i", 31 0, L_0x5595ca948dc0;  alias, 1 drivers
v0x5595ca927dd0_0 .var "pc_enable_o", 0 0;
v0x5595ca927e70_0 .var "pc_jump_enable_o", 0 0;
v0x5595ca927f40_0 .var "pc_o", 31 0;
v0x5595ca928010_0 .net "rdy", 0 0, L_0x5595ca961200;  alias, 1 drivers
v0x5595ca928140_0 .net "rst", 0 0, L_0x5595ca949350;  alias, 1 drivers
v0x5595ca928270_0 .net "stall_enable", 0 0, L_0x5595ca948770;  alias, 1 drivers
E_0x5595ca927900 .event edge, v0x5595ca91c6b0_0, v0x5595ca927c40_0, v0x5595ca9219c0_0, v0x5595ca921dd0_0;
S_0x5595ca928430 .scope module, "register" "Register" 5 196, 13 1 0, S_0x5595ca8ca8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rs1_enable_i"
    .port_info 3 /INPUT 1 "rs2_enable_i"
    .port_info 4 /INPUT 5 "rs1_addr_i"
    .port_info 5 /INPUT 5 "rs2_addr_i"
    .port_info 6 /OUTPUT 32 "rs1_data_o"
    .port_info 7 /OUTPUT 32 "rs2_data_o"
    .port_info 8 /INPUT 1 "rd_enable_i"
    .port_info 9 /INPUT 5 "rd_addr_i"
    .port_info 10 /INPUT 32 "rd_data_i"
    .port_info 11 /OUTPUT 32 "dbgregs_o"
v0x5595ca9288d0_0 .net "clk", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca928990_0 .var "dbgregs_o", 31 0;
v0x5595ca928a70_0 .var/i "i", 31 0;
v0x5595ca928b60_0 .net "rd_addr_i", 4 0, v0x5595ca9231b0_0;  alias, 1 drivers
v0x5595ca928c50_0 .net "rd_data_i", 31 0, v0x5595ca923250_0;  alias, 1 drivers
v0x5595ca928cf0_0 .net "rd_enable_i", 0 0, v0x5595ca9233c0_0;  alias, 1 drivers
v0x5595ca928dc0 .array "regs", 31 0, 31 0;
v0x5595ca929350_0 .net "rs1_addr_i", 4 0, v0x5595ca91ee30_0;  alias, 1 drivers
v0x5595ca929440_0 .var "rs1_data_o", 31 0;
v0x5595ca9295a0_0 .net "rs1_enable_i", 0 0, v0x5595ca91f0c0_0;  alias, 1 drivers
v0x5595ca929670_0 .net "rs2_addr_i", 4 0, v0x5595ca91f160_0;  alias, 1 drivers
v0x5595ca929740_0 .var "rs2_data_o", 31 0;
v0x5595ca929810_0 .net "rs2_enable_i", 0 0, v0x5595ca91f410_0;  alias, 1 drivers
v0x5595ca9298e0_0 .net "rst", 0 0, L_0x5595ca949350;  alias, 1 drivers
E_0x5595ca9285b0/0 .event edge, v0x5595ca91c6b0_0, v0x5595ca91f410_0, v0x5595ca91f160_0, v0x5595ca9231b0_0;
v0x5595ca928dc0_0 .array/port v0x5595ca928dc0, 0;
v0x5595ca928dc0_1 .array/port v0x5595ca928dc0, 1;
E_0x5595ca9285b0/1 .event edge, v0x5595ca9233c0_0, v0x5595ca923250_0, v0x5595ca928dc0_0, v0x5595ca928dc0_1;
v0x5595ca928dc0_2 .array/port v0x5595ca928dc0, 2;
v0x5595ca928dc0_3 .array/port v0x5595ca928dc0, 3;
v0x5595ca928dc0_4 .array/port v0x5595ca928dc0, 4;
v0x5595ca928dc0_5 .array/port v0x5595ca928dc0, 5;
E_0x5595ca9285b0/2 .event edge, v0x5595ca928dc0_2, v0x5595ca928dc0_3, v0x5595ca928dc0_4, v0x5595ca928dc0_5;
v0x5595ca928dc0_6 .array/port v0x5595ca928dc0, 6;
v0x5595ca928dc0_7 .array/port v0x5595ca928dc0, 7;
v0x5595ca928dc0_8 .array/port v0x5595ca928dc0, 8;
v0x5595ca928dc0_9 .array/port v0x5595ca928dc0, 9;
E_0x5595ca9285b0/3 .event edge, v0x5595ca928dc0_6, v0x5595ca928dc0_7, v0x5595ca928dc0_8, v0x5595ca928dc0_9;
v0x5595ca928dc0_10 .array/port v0x5595ca928dc0, 10;
v0x5595ca928dc0_11 .array/port v0x5595ca928dc0, 11;
v0x5595ca928dc0_12 .array/port v0x5595ca928dc0, 12;
v0x5595ca928dc0_13 .array/port v0x5595ca928dc0, 13;
E_0x5595ca9285b0/4 .event edge, v0x5595ca928dc0_10, v0x5595ca928dc0_11, v0x5595ca928dc0_12, v0x5595ca928dc0_13;
v0x5595ca928dc0_14 .array/port v0x5595ca928dc0, 14;
v0x5595ca928dc0_15 .array/port v0x5595ca928dc0, 15;
v0x5595ca928dc0_16 .array/port v0x5595ca928dc0, 16;
v0x5595ca928dc0_17 .array/port v0x5595ca928dc0, 17;
E_0x5595ca9285b0/5 .event edge, v0x5595ca928dc0_14, v0x5595ca928dc0_15, v0x5595ca928dc0_16, v0x5595ca928dc0_17;
v0x5595ca928dc0_18 .array/port v0x5595ca928dc0, 18;
v0x5595ca928dc0_19 .array/port v0x5595ca928dc0, 19;
v0x5595ca928dc0_20 .array/port v0x5595ca928dc0, 20;
v0x5595ca928dc0_21 .array/port v0x5595ca928dc0, 21;
E_0x5595ca9285b0/6 .event edge, v0x5595ca928dc0_18, v0x5595ca928dc0_19, v0x5595ca928dc0_20, v0x5595ca928dc0_21;
v0x5595ca928dc0_22 .array/port v0x5595ca928dc0, 22;
v0x5595ca928dc0_23 .array/port v0x5595ca928dc0, 23;
v0x5595ca928dc0_24 .array/port v0x5595ca928dc0, 24;
v0x5595ca928dc0_25 .array/port v0x5595ca928dc0, 25;
E_0x5595ca9285b0/7 .event edge, v0x5595ca928dc0_22, v0x5595ca928dc0_23, v0x5595ca928dc0_24, v0x5595ca928dc0_25;
v0x5595ca928dc0_26 .array/port v0x5595ca928dc0, 26;
v0x5595ca928dc0_27 .array/port v0x5595ca928dc0, 27;
v0x5595ca928dc0_28 .array/port v0x5595ca928dc0, 28;
v0x5595ca928dc0_29 .array/port v0x5595ca928dc0, 29;
E_0x5595ca9285b0/8 .event edge, v0x5595ca928dc0_26, v0x5595ca928dc0_27, v0x5595ca928dc0_28, v0x5595ca928dc0_29;
v0x5595ca928dc0_30 .array/port v0x5595ca928dc0, 30;
v0x5595ca928dc0_31 .array/port v0x5595ca928dc0, 31;
E_0x5595ca9285b0/9 .event edge, v0x5595ca928dc0_30, v0x5595ca928dc0_31;
E_0x5595ca9285b0 .event/or E_0x5595ca9285b0/0, E_0x5595ca9285b0/1, E_0x5595ca9285b0/2, E_0x5595ca9285b0/3, E_0x5595ca9285b0/4, E_0x5595ca9285b0/5, E_0x5595ca9285b0/6, E_0x5595ca9285b0/7, E_0x5595ca9285b0/8, E_0x5595ca9285b0/9;
E_0x5595ca928750/0 .event edge, v0x5595ca91c6b0_0, v0x5595ca91f0c0_0, v0x5595ca91ee30_0, v0x5595ca9231b0_0;
E_0x5595ca928750/1 .event edge, v0x5595ca9233c0_0, v0x5595ca923250_0, v0x5595ca928dc0_0, v0x5595ca928dc0_1;
E_0x5595ca928750/2 .event edge, v0x5595ca928dc0_2, v0x5595ca928dc0_3, v0x5595ca928dc0_4, v0x5595ca928dc0_5;
E_0x5595ca928750/3 .event edge, v0x5595ca928dc0_6, v0x5595ca928dc0_7, v0x5595ca928dc0_8, v0x5595ca928dc0_9;
E_0x5595ca928750/4 .event edge, v0x5595ca928dc0_10, v0x5595ca928dc0_11, v0x5595ca928dc0_12, v0x5595ca928dc0_13;
E_0x5595ca928750/5 .event edge, v0x5595ca928dc0_14, v0x5595ca928dc0_15, v0x5595ca928dc0_16, v0x5595ca928dc0_17;
E_0x5595ca928750/6 .event edge, v0x5595ca928dc0_18, v0x5595ca928dc0_19, v0x5595ca928dc0_20, v0x5595ca928dc0_21;
E_0x5595ca928750/7 .event edge, v0x5595ca928dc0_22, v0x5595ca928dc0_23, v0x5595ca928dc0_24, v0x5595ca928dc0_25;
E_0x5595ca928750/8 .event edge, v0x5595ca928dc0_26, v0x5595ca928dc0_27, v0x5595ca928dc0_28, v0x5595ca928dc0_29;
E_0x5595ca928750/9 .event edge, v0x5595ca928dc0_30, v0x5595ca928dc0_31;
E_0x5595ca928750 .event/or E_0x5595ca928750/0, E_0x5595ca928750/1, E_0x5595ca928750/2, E_0x5595ca928750/3, E_0x5595ca928750/4, E_0x5595ca928750/5, E_0x5595ca928750/6, E_0x5595ca928750/7, E_0x5595ca928750/8, E_0x5595ca928750/9;
S_0x5595ca929aa0 .scope module, "stallbus" "StallBus" 5 184, 14 2 0, S_0x5595ca8ca8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "if_stall_req_i"
    .port_info 1 /INPUT 1 "id_stall_req_i"
    .port_info 2 /INPUT 1 "mem_stall_req_i"
    .port_info 3 /OUTPUT 1 "if_stall_enable_o"
    .port_info 4 /OUTPUT 1 "id_stall_enable_o"
    .port_info 5 /OUTPUT 1 "ex_stall_enable_o"
    .port_info 6 /OUTPUT 1 "mem_stall_enable_o"
    .port_info 7 /OUTPUT 1 "wb_stall_enable_o"
L_0x5595ca948700 .functor OR 1, v0x5595ca9226e0_0, v0x5595ca91f4b0_0, C4<0>, C4<0>;
L_0x5595ca948770 .functor OR 1, L_0x5595ca948700, v0x5595ca9270d0_0, C4<0>, C4<0>;
L_0x5595ca9487e0 .functor OR 1, v0x5595ca9226e0_0, v0x5595ca91f4b0_0, C4<0>, C4<0>;
L_0x5595ca9488e0 .functor OR 1, L_0x5595ca9487e0, v0x5595ca9270d0_0, C4<0>, C4<0>;
L_0x5595ca948a10 .functor OR 1, v0x5595ca9226e0_0, v0x5595ca91f4b0_0, C4<0>, C4<0>;
L_0x5595ca948a80 .functor OR 1, L_0x5595ca948a10, v0x5595ca9270d0_0, C4<0>, C4<0>;
L_0x5595ca948b30 .functor OR 1, v0x5595ca9226e0_0, v0x5595ca9270d0_0, C4<0>, C4<0>;
L_0x5595ca948ba0 .functor BUFZ 1, v0x5595ca9270d0_0, C4<0>, C4<0>, C4<0>;
v0x5595ca929c70_0 .net *"_s0", 0 0, L_0x5595ca948700;  1 drivers
v0x5595ca929d70_0 .net *"_s4", 0 0, L_0x5595ca9487e0;  1 drivers
v0x5595ca929e50_0 .net *"_s8", 0 0, L_0x5595ca948a10;  1 drivers
v0x5595ca929f40_0 .net "ex_stall_enable_o", 0 0, L_0x5595ca948a80;  alias, 1 drivers
v0x5595ca92a010_0 .net "id_stall_enable_o", 0 0, L_0x5595ca9488e0;  alias, 1 drivers
v0x5595ca92a100_0 .net "id_stall_req_i", 0 0, v0x5595ca91f4b0_0;  alias, 1 drivers
v0x5595ca92a1f0_0 .net "if_stall_enable_o", 0 0, L_0x5595ca948770;  alias, 1 drivers
v0x5595ca92a290_0 .net "if_stall_req_i", 0 0, v0x5595ca9226e0_0;  alias, 1 drivers
v0x5595ca92a360_0 .net "mem_stall_enable_o", 0 0, L_0x5595ca948b30;  alias, 1 drivers
v0x5595ca92a4c0_0 .net "mem_stall_req_i", 0 0, v0x5595ca9270d0_0;  alias, 1 drivers
v0x5595ca92a590_0 .net "wb_stall_enable_o", 0 0, L_0x5595ca948ba0;  alias, 1 drivers
S_0x5595ca9305d0 .scope module, "hci0" "hci" 4 117, 15 30 0, S_0x5595ca8d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "tx"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 1 "active"
    .port_info 5 /OUTPUT 1 "ram_wr"
    .port_info 6 /OUTPUT 17 "ram_a"
    .port_info 7 /INPUT 8 "ram_din"
    .port_info 8 /OUTPUT 8 "ram_dout"
    .port_info 9 /INPUT 3 "io_sel"
    .port_info 10 /INPUT 1 "io_en"
    .port_info 11 /INPUT 8 "io_din"
    .port_info 12 /OUTPUT 8 "io_dout"
    .port_info 13 /INPUT 1 "io_wr"
    .port_info 14 /OUTPUT 1 "io_full"
    .port_info 15 /OUTPUT 1 "program_finish"
    .port_info 16 /INPUT 32 "cpu_dbgreg_din"
P_0x5595ca930750 .param/l "BAUD_RATE" 0 15 34, +C4<00000000000000011100001000000000>;
P_0x5595ca930790 .param/l "DBG_UART_PARITY_ERR" 1 15 72, +C4<00000000000000000000000000000000>;
P_0x5595ca9307d0 .param/l "DBG_UNKNOWN_OPCODE" 1 15 73, +C4<00000000000000000000000000000001>;
P_0x5595ca930810 .param/l "IO_IN_BUF_WIDTH" 1 15 111, +C4<00000000000000000000000000001010>;
P_0x5595ca930850 .param/l "OP_CPU_REG_RD" 1 15 60, C4<00000001>;
P_0x5595ca930890 .param/l "OP_CPU_REG_WR" 1 15 61, C4<00000010>;
P_0x5595ca9308d0 .param/l "OP_DBG_BRK" 1 15 62, C4<00000011>;
P_0x5595ca930910 .param/l "OP_DBG_RUN" 1 15 63, C4<00000100>;
P_0x5595ca930950 .param/l "OP_DISABLE" 1 15 69, C4<00001011>;
P_0x5595ca930990 .param/l "OP_ECHO" 1 15 59, C4<00000000>;
P_0x5595ca9309d0 .param/l "OP_IO_IN" 1 15 64, C4<00000101>;
P_0x5595ca930a10 .param/l "OP_MEM_RD" 1 15 67, C4<00001001>;
P_0x5595ca930a50 .param/l "OP_MEM_WR" 1 15 68, C4<00001010>;
P_0x5595ca930a90 .param/l "OP_QUERY_DBG_BRK" 1 15 65, C4<00000111>;
P_0x5595ca930ad0 .param/l "OP_QUERY_ERR_CODE" 1 15 66, C4<00001000>;
P_0x5595ca930b10 .param/l "RAM_ADDR_WIDTH" 0 15 33, +C4<00000000000000000000000000010001>;
P_0x5595ca930b50 .param/l "SYS_CLK_FREQ" 0 15 32, +C4<00000101111101011110000100000000>;
P_0x5595ca930b90 .param/l "S_CPU_REG_RD_STG0" 1 15 82, C4<00110>;
P_0x5595ca930bd0 .param/l "S_CPU_REG_RD_STG1" 1 15 83, C4<00111>;
P_0x5595ca930c10 .param/l "S_DECODE" 1 15 77, C4<00001>;
P_0x5595ca930c50 .param/l "S_DISABLE" 1 15 89, C4<10000>;
P_0x5595ca930c90 .param/l "S_DISABLED" 1 15 76, C4<00000>;
P_0x5595ca930cd0 .param/l "S_ECHO_STG_0" 1 15 78, C4<00010>;
P_0x5595ca930d10 .param/l "S_ECHO_STG_1" 1 15 79, C4<00011>;
P_0x5595ca930d50 .param/l "S_IO_IN_STG_0" 1 15 80, C4<00100>;
P_0x5595ca930d90 .param/l "S_IO_IN_STG_1" 1 15 81, C4<00101>;
P_0x5595ca930dd0 .param/l "S_MEM_RD_STG_0" 1 15 85, C4<01001>;
P_0x5595ca930e10 .param/l "S_MEM_RD_STG_1" 1 15 86, C4<01010>;
P_0x5595ca930e50 .param/l "S_MEM_WR_STG_0" 1 15 87, C4<01011>;
P_0x5595ca930e90 .param/l "S_MEM_WR_STG_1" 1 15 88, C4<01100>;
P_0x5595ca930ed0 .param/l "S_QUERY_ERR_CODE" 1 15 84, C4<01000>;
L_0x5595ca949410 .functor BUFZ 1, L_0x5595ca960040, C4<0>, C4<0>, C4<0>;
L_0x5595ca960530 .functor BUFZ 8, L_0x5595ca95e250, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f6bea4113c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5595ca93fb70_0 .net/2u *"_s14", 31 0, L_0x7f6bea4113c0;  1 drivers
v0x5595ca93fc70_0 .net *"_s16", 31 0, L_0x5595ca95b530;  1 drivers
L_0x7f6bea411918 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5595ca93fd50_0 .net/2u *"_s20", 4 0, L_0x7f6bea411918;  1 drivers
v0x5595ca93fe40_0 .net "active", 0 0, L_0x5595ca960420;  alias, 1 drivers
v0x5595ca93ff00_0 .net "clk", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca940200_0 .net "cpu_dbgreg_din", 31 0, v0x5595ca928990_0;  alias, 1 drivers
v0x5595ca940310 .array "cpu_dbgreg_seg", 0 3;
v0x5595ca940310_0 .net v0x5595ca940310 0, 7 0, L_0x5595ca95b460; 1 drivers
v0x5595ca940310_1 .net v0x5595ca940310 1, 7 0, L_0x5595ca95b3c0; 1 drivers
v0x5595ca940310_2 .net v0x5595ca940310 2, 7 0, L_0x5595ca95b320; 1 drivers
v0x5595ca940310_3 .net v0x5595ca940310 3, 7 0, L_0x5595ca95b1f0; 1 drivers
v0x5595ca940450_0 .var "d_addr", 16 0;
v0x5595ca940530_0 .net "d_cpu_cycle_cnt", 31 0, L_0x5595ca95b640;  1 drivers
v0x5595ca940610_0 .var "d_decode_cnt", 2 0;
v0x5595ca9406f0_0 .var "d_err_code", 1 0;
v0x5595ca9407d0_0 .var "d_execute_cnt", 16 0;
v0x5595ca9408b0_0 .var "d_io_dout", 7 0;
v0x5595ca940990_0 .var "d_io_in_wr_data", 7 0;
v0x5595ca940a70_0 .var "d_io_in_wr_en", 0 0;
v0x5595ca940b30_0 .var "d_state", 4 0;
v0x5595ca940c10_0 .var "d_tx_data", 7 0;
v0x5595ca940cf0_0 .var "d_wr_en", 0 0;
v0x5595ca940db0_0 .net "io_din", 7 0, L_0x5595ca960d40;  alias, 1 drivers
v0x5595ca940e90_0 .net "io_dout", 7 0, v0x5595ca941d10_0;  alias, 1 drivers
v0x5595ca940f70_0 .net "io_en", 0 0, L_0x5595ca960a00;  alias, 1 drivers
v0x5595ca941030_0 .net "io_full", 0 0, L_0x5595ca949410;  alias, 1 drivers
v0x5595ca9410d0_0 .net "io_in_empty", 0 0, L_0x5595ca95b180;  1 drivers
v0x5595ca9411a0_0 .net "io_in_full", 0 0, L_0x5595ca95b060;  1 drivers
v0x5595ca941270_0 .net "io_in_rd_data", 7 0, L_0x5595ca95af50;  1 drivers
v0x5595ca941340_0 .var "io_in_rd_en", 0 0;
v0x5595ca941410_0 .net "io_sel", 2 0, L_0x5595ca9606f0;  alias, 1 drivers
v0x5595ca9414b0_0 .net "io_wr", 0 0, L_0x5595ca960c30;  alias, 1 drivers
v0x5595ca941550_0 .net "parity_err", 0 0, L_0x5595ca95b5d0;  1 drivers
v0x5595ca941620_0 .var "program_finish", 0 0;
v0x5595ca9416c0_0 .var "q_addr", 16 0;
v0x5595ca941780_0 .var "q_cpu_cycle_cnt", 31 0;
v0x5595ca941860_0 .var "q_decode_cnt", 2 0;
v0x5595ca941b50_0 .var "q_err_code", 1 0;
v0x5595ca941c30_0 .var "q_execute_cnt", 16 0;
v0x5595ca941d10_0 .var "q_io_dout", 7 0;
v0x5595ca941df0_0 .var "q_io_en", 0 0;
v0x5595ca941eb0_0 .var "q_io_in_wr_data", 7 0;
v0x5595ca941fa0_0 .var "q_io_in_wr_en", 0 0;
v0x5595ca942070_0 .var "q_state", 4 0;
v0x5595ca942110_0 .var "q_tx_data", 7 0;
v0x5595ca9421d0_0 .var "q_wr_en", 0 0;
v0x5595ca9422c0_0 .net "ram_a", 16 0, v0x5595ca9416c0_0;  alias, 1 drivers
v0x5595ca9423a0_0 .net "ram_din", 7 0, L_0x5595ca9613e0;  alias, 1 drivers
v0x5595ca942480_0 .net "ram_dout", 7 0, L_0x5595ca960530;  alias, 1 drivers
v0x5595ca942560_0 .var "ram_wr", 0 0;
v0x5595ca942620_0 .net "rd_data", 7 0, L_0x5595ca95e250;  1 drivers
v0x5595ca942730_0 .var "rd_en", 0 0;
v0x5595ca942820_0 .net "rst", 0 0, v0x5595ca9472f0_0;  1 drivers
v0x5595ca9428c0_0 .net "rx", 0 0, o0x7f6bea460f18;  alias, 0 drivers
v0x5595ca9429b0_0 .net "rx_empty", 0 0, L_0x5595ca95e3e0;  1 drivers
v0x5595ca942aa0_0 .net "tx", 0 0, L_0x5595ca95c480;  alias, 1 drivers
v0x5595ca942b90_0 .net "tx_full", 0 0, L_0x5595ca960040;  1 drivers
E_0x5595ca931ad0/0 .event edge, v0x5595ca942070_0, v0x5595ca941860_0, v0x5595ca941c30_0, v0x5595ca9416c0_0;
E_0x5595ca931ad0/1 .event edge, v0x5595ca941b50_0, v0x5595ca93ee30_0, v0x5595ca941df0_0, v0x5595ca940f70_0;
E_0x5595ca931ad0/2 .event edge, v0x5595ca9414b0_0, v0x5595ca941410_0, v0x5595ca93df00_0, v0x5595ca940db0_0;
E_0x5595ca931ad0/3 .event edge, v0x5595ca9338d0_0, v0x5595ca9398d0_0, v0x5595ca933990_0, v0x5595ca939e50_0;
E_0x5595ca931ad0/4 .event edge, v0x5595ca9407d0_0, v0x5595ca940310_0, v0x5595ca940310_1, v0x5595ca940310_2;
E_0x5595ca931ad0/5 .event edge, v0x5595ca940310_3, v0x5595ca9423a0_0;
E_0x5595ca931ad0 .event/or E_0x5595ca931ad0/0, E_0x5595ca931ad0/1, E_0x5595ca931ad0/2, E_0x5595ca931ad0/3, E_0x5595ca931ad0/4, E_0x5595ca931ad0/5;
E_0x5595ca931bd0/0 .event edge, v0x5595ca940f70_0, v0x5595ca9414b0_0, v0x5595ca941410_0, v0x5595ca933e50_0;
E_0x5595ca931bd0/1 .event edge, v0x5595ca941780_0;
E_0x5595ca931bd0 .event/or E_0x5595ca931bd0/0, E_0x5595ca931bd0/1;
L_0x5595ca95b1f0 .part v0x5595ca928990_0, 24, 8;
L_0x5595ca95b320 .part v0x5595ca928990_0, 16, 8;
L_0x5595ca95b3c0 .part v0x5595ca928990_0, 8, 8;
L_0x5595ca95b460 .part v0x5595ca928990_0, 0, 8;
L_0x5595ca95b530 .arith/sum 32, v0x5595ca941780_0, L_0x7f6bea4113c0;
L_0x5595ca95b640 .functor MUXZ 32, L_0x5595ca95b530, v0x5595ca941780_0, L_0x5595ca960420, C4<>;
L_0x5595ca960420 .cmp/ne 5, v0x5595ca942070_0, L_0x7f6bea411918;
S_0x5595ca931c10 .scope module, "io_in_fifo" "fifo" 15 123, 16 27 0, S_0x5595ca9305d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x5595ca931e00 .param/l "ADDR_BITS" 0 16 30, +C4<00000000000000000000000000001010>;
P_0x5595ca931e40 .param/l "DATA_BITS" 0 16 29, +C4<00000000000000000000000000001000>;
L_0x5595ca949520 .functor AND 1, v0x5595ca941340_0, L_0x5595ca949480, C4<1>, C4<1>;
L_0x5595ca9496d0 .functor AND 1, v0x5595ca941fa0_0, L_0x5595ca949630, C4<1>, C4<1>;
L_0x5595ca959890 .functor AND 1, v0x5595ca933b10_0, L_0x5595ca95a0c0, C4<1>, C4<1>;
L_0x5595ca95a2f0 .functor AND 1, L_0x5595ca95a3f0, L_0x5595ca949520, C4<1>, C4<1>;
L_0x5595ca95a5a0 .functor OR 1, L_0x5595ca959890, L_0x5595ca95a2f0, C4<0>, C4<0>;
L_0x5595ca95a7e0 .functor AND 1, v0x5595ca933bd0_0, L_0x5595ca95a6b0, C4<1>, C4<1>;
L_0x5595ca95a4e0 .functor AND 1, L_0x5595ca95ab00, L_0x5595ca9496d0, C4<1>, C4<1>;
L_0x5595ca95a980 .functor OR 1, L_0x5595ca95a7e0, L_0x5595ca95a4e0, C4<0>, C4<0>;
L_0x5595ca95af50 .functor BUFZ 8, L_0x5595ca95ace0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5595ca95b060 .functor BUFZ 1, v0x5595ca933bd0_0, C4<0>, C4<0>, C4<0>;
L_0x5595ca95b180 .functor BUFZ 1, v0x5595ca933b10_0, C4<0>, C4<0>, C4<0>;
v0x5595ca9320e0_0 .net *"_s1", 0 0, L_0x5595ca949480;  1 drivers
v0x5595ca9321c0_0 .net *"_s10", 9 0, L_0x5595ca9597f0;  1 drivers
v0x5595ca9322a0_0 .net *"_s14", 7 0, L_0x5595ca959a90;  1 drivers
v0x5595ca932360_0 .net *"_s16", 11 0, L_0x5595ca959b30;  1 drivers
L_0x7f6bea4112a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595ca932440_0 .net *"_s19", 1 0, L_0x7f6bea4112a0;  1 drivers
L_0x7f6bea4112e8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5595ca932570_0 .net/2u *"_s22", 9 0, L_0x7f6bea4112e8;  1 drivers
v0x5595ca932650_0 .net *"_s24", 9 0, L_0x5595ca959df0;  1 drivers
v0x5595ca932730_0 .net *"_s31", 0 0, L_0x5595ca95a0c0;  1 drivers
v0x5595ca9327f0_0 .net *"_s32", 0 0, L_0x5595ca959890;  1 drivers
v0x5595ca9328b0_0 .net *"_s34", 9 0, L_0x5595ca95a250;  1 drivers
v0x5595ca932990_0 .net *"_s36", 0 0, L_0x5595ca95a3f0;  1 drivers
v0x5595ca932a50_0 .net *"_s38", 0 0, L_0x5595ca95a2f0;  1 drivers
v0x5595ca932b10_0 .net *"_s43", 0 0, L_0x5595ca95a6b0;  1 drivers
v0x5595ca932bd0_0 .net *"_s44", 0 0, L_0x5595ca95a7e0;  1 drivers
v0x5595ca932c90_0 .net *"_s46", 9 0, L_0x5595ca95a8e0;  1 drivers
v0x5595ca932d70_0 .net *"_s48", 0 0, L_0x5595ca95ab00;  1 drivers
v0x5595ca932e30_0 .net *"_s5", 0 0, L_0x5595ca949630;  1 drivers
v0x5595ca932ef0_0 .net *"_s50", 0 0, L_0x5595ca95a4e0;  1 drivers
v0x5595ca932fb0_0 .net *"_s54", 7 0, L_0x5595ca95ace0;  1 drivers
v0x5595ca933090_0 .net *"_s56", 11 0, L_0x5595ca95ae10;  1 drivers
L_0x7f6bea411378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595ca933170_0 .net *"_s59", 1 0, L_0x7f6bea411378;  1 drivers
L_0x7f6bea411258 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5595ca933250_0 .net/2u *"_s8", 9 0, L_0x7f6bea411258;  1 drivers
L_0x7f6bea411330 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5595ca933330_0 .net "addr_bits_wide_1", 9 0, L_0x7f6bea411330;  1 drivers
v0x5595ca933410_0 .net "clk", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca9334b0_0 .net "d_data", 7 0, L_0x5595ca959cb0;  1 drivers
v0x5595ca933590_0 .net "d_empty", 0 0, L_0x5595ca95a5a0;  1 drivers
v0x5595ca933650_0 .net "d_full", 0 0, L_0x5595ca95a980;  1 drivers
v0x5595ca933710_0 .net "d_rd_ptr", 9 0, L_0x5595ca959f30;  1 drivers
v0x5595ca9337f0_0 .net "d_wr_ptr", 9 0, L_0x5595ca959900;  1 drivers
v0x5595ca9338d0_0 .net "empty", 0 0, L_0x5595ca95b180;  alias, 1 drivers
v0x5595ca933990_0 .net "full", 0 0, L_0x5595ca95b060;  alias, 1 drivers
v0x5595ca933a50 .array "q_data_array", 0 1023, 7 0;
v0x5595ca933b10_0 .var "q_empty", 0 0;
v0x5595ca933bd0_0 .var "q_full", 0 0;
v0x5595ca933c90_0 .var "q_rd_ptr", 9 0;
v0x5595ca933d70_0 .var "q_wr_ptr", 9 0;
v0x5595ca933e50_0 .net "rd_data", 7 0, L_0x5595ca95af50;  alias, 1 drivers
v0x5595ca933f30_0 .net "rd_en", 0 0, v0x5595ca941340_0;  1 drivers
v0x5595ca933ff0_0 .net "rd_en_prot", 0 0, L_0x5595ca949520;  1 drivers
v0x5595ca9340b0_0 .net "reset", 0 0, v0x5595ca9472f0_0;  alias, 1 drivers
v0x5595ca934170_0 .net "wr_data", 7 0, v0x5595ca941eb0_0;  1 drivers
v0x5595ca934250_0 .net "wr_en", 0 0, v0x5595ca941fa0_0;  1 drivers
v0x5595ca934310_0 .net "wr_en_prot", 0 0, L_0x5595ca9496d0;  1 drivers
L_0x5595ca949480 .reduce/nor v0x5595ca933b10_0;
L_0x5595ca949630 .reduce/nor v0x5595ca933bd0_0;
L_0x5595ca9597f0 .arith/sum 10, v0x5595ca933d70_0, L_0x7f6bea411258;
L_0x5595ca959900 .functor MUXZ 10, v0x5595ca933d70_0, L_0x5595ca9597f0, L_0x5595ca9496d0, C4<>;
L_0x5595ca959a90 .array/port v0x5595ca933a50, L_0x5595ca959b30;
L_0x5595ca959b30 .concat [ 10 2 0 0], v0x5595ca933d70_0, L_0x7f6bea4112a0;
L_0x5595ca959cb0 .functor MUXZ 8, L_0x5595ca959a90, v0x5595ca941eb0_0, L_0x5595ca9496d0, C4<>;
L_0x5595ca959df0 .arith/sum 10, v0x5595ca933c90_0, L_0x7f6bea4112e8;
L_0x5595ca959f30 .functor MUXZ 10, v0x5595ca933c90_0, L_0x5595ca959df0, L_0x5595ca949520, C4<>;
L_0x5595ca95a0c0 .reduce/nor L_0x5595ca9496d0;
L_0x5595ca95a250 .arith/sub 10, v0x5595ca933d70_0, v0x5595ca933c90_0;
L_0x5595ca95a3f0 .cmp/eq 10, L_0x5595ca95a250, L_0x7f6bea411330;
L_0x5595ca95a6b0 .reduce/nor L_0x5595ca949520;
L_0x5595ca95a8e0 .arith/sub 10, v0x5595ca933c90_0, v0x5595ca933d70_0;
L_0x5595ca95ab00 .cmp/eq 10, L_0x5595ca95a8e0, L_0x7f6bea411330;
L_0x5595ca95ace0 .array/port v0x5595ca933a50, L_0x5595ca95ae10;
L_0x5595ca95ae10 .concat [ 10 2 0 0], v0x5595ca933c90_0, L_0x7f6bea411378;
S_0x5595ca9344d0 .scope module, "uart_blk" "uart" 15 188, 17 28 0, S_0x5595ca9305d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /INPUT 8 "tx_data"
    .port_info 4 /INPUT 1 "rd_en"
    .port_info 5 /INPUT 1 "wr_en"
    .port_info 6 /OUTPUT 1 "tx"
    .port_info 7 /OUTPUT 8 "rx_data"
    .port_info 8 /OUTPUT 1 "rx_empty"
    .port_info 9 /OUTPUT 1 "tx_full"
    .port_info 10 /OUTPUT 1 "parity_err"
P_0x5595ca934670 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 17 50, +C4<00000000000000000000000000010000>;
P_0x5595ca9346b0 .param/l "BAUD_RATE" 0 17 31, +C4<00000000000000011100001000000000>;
P_0x5595ca9346f0 .param/l "DATA_BITS" 0 17 32, +C4<00000000000000000000000000001000>;
P_0x5595ca934730 .param/l "PARITY_MODE" 0 17 34, +C4<00000000000000000000000000000001>;
P_0x5595ca934770 .param/l "STOP_BITS" 0 17 33, +C4<00000000000000000000000000000001>;
P_0x5595ca9347b0 .param/l "SYS_CLK_FREQ" 0 17 30, +C4<00000101111101011110000100000000>;
L_0x5595ca95b5d0 .functor BUFZ 1, v0x5595ca93eed0_0, C4<0>, C4<0>, C4<0>;
L_0x5595ca95b860 .functor OR 1, v0x5595ca93eed0_0, v0x5595ca9373e0_0, C4<0>, C4<0>;
L_0x5595ca95c5f0 .functor NOT 1, L_0x5595ca9601a0, C4<0>, C4<0>, C4<0>;
v0x5595ca93ebe0_0 .net "baud_clk_tick", 0 0, L_0x5595ca95c260;  1 drivers
v0x5595ca93eca0_0 .net "clk", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca93ed60_0 .net "d_rx_parity_err", 0 0, L_0x5595ca95b860;  1 drivers
v0x5595ca93ee30_0 .net "parity_err", 0 0, L_0x5595ca95b5d0;  alias, 1 drivers
v0x5595ca93eed0_0 .var "q_rx_parity_err", 0 0;
v0x5595ca93ef90_0 .net "rd_en", 0 0, v0x5595ca942730_0;  1 drivers
v0x5595ca93f030_0 .net "reset", 0 0, v0x5595ca9472f0_0;  alias, 1 drivers
v0x5595ca93f0d0_0 .net "rx", 0 0, o0x7f6bea460f18;  alias, 0 drivers
v0x5595ca93f1a0_0 .net "rx_data", 7 0, L_0x5595ca95e250;  alias, 1 drivers
v0x5595ca93f270_0 .net "rx_done_tick", 0 0, v0x5595ca937240_0;  1 drivers
v0x5595ca93f310_0 .net "rx_empty", 0 0, L_0x5595ca95e3e0;  alias, 1 drivers
v0x5595ca93f3b0_0 .net "rx_fifo_wr_data", 7 0, v0x5595ca937080_0;  1 drivers
v0x5595ca93f4a0_0 .net "rx_parity_err", 0 0, v0x5595ca9373e0_0;  1 drivers
v0x5595ca93f540_0 .net "tx", 0 0, L_0x5595ca95c480;  alias, 1 drivers
v0x5595ca93f610_0 .net "tx_data", 7 0, v0x5595ca942110_0;  1 drivers
v0x5595ca93f6e0_0 .net "tx_done_tick", 0 0, v0x5595ca93bb10_0;  1 drivers
v0x5595ca93f7d0_0 .net "tx_fifo_empty", 0 0, L_0x5595ca9601a0;  1 drivers
v0x5595ca93f870_0 .net "tx_fifo_rd_data", 7 0, L_0x5595ca95ff80;  1 drivers
v0x5595ca93f960_0 .net "tx_full", 0 0, L_0x5595ca960040;  alias, 1 drivers
v0x5595ca93fa00_0 .net "wr_en", 0 0, v0x5595ca9421d0_0;  1 drivers
S_0x5595ca9349e0 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 17 80, 18 29 0, S_0x5595ca9344d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "baud_clk_tick"
P_0x5595ca934bb0 .param/l "BAUD" 0 18 32, +C4<00000000000000011100001000000000>;
P_0x5595ca934bf0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 18 33, +C4<00000000000000000000000000010000>;
P_0x5595ca934c30 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 18 41, C4<0000000000110110>;
P_0x5595ca934c70 .param/l "SYS_CLK_FREQ" 0 18 31, +C4<00000101111101011110000100000000>;
v0x5595ca934f10_0 .net *"_s0", 31 0, L_0x5595ca95b970;  1 drivers
L_0x7f6bea4114e0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5595ca935010_0 .net/2u *"_s10", 15 0, L_0x7f6bea4114e0;  1 drivers
v0x5595ca9350f0_0 .net *"_s12", 15 0, L_0x5595ca95bcb0;  1 drivers
v0x5595ca9351b0_0 .net *"_s16", 31 0, L_0x5595ca95bff0;  1 drivers
L_0x7f6bea411528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595ca935290_0 .net *"_s19", 15 0, L_0x7f6bea411528;  1 drivers
L_0x7f6bea411570 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x5595ca9353c0_0 .net/2u *"_s20", 31 0, L_0x7f6bea411570;  1 drivers
v0x5595ca9354a0_0 .net *"_s22", 0 0, L_0x5595ca95c0e0;  1 drivers
L_0x7f6bea4115b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5595ca935560_0 .net/2u *"_s24", 0 0, L_0x7f6bea4115b8;  1 drivers
L_0x7f6bea411600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5595ca935640_0 .net/2u *"_s26", 0 0, L_0x7f6bea411600;  1 drivers
L_0x7f6bea411408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595ca935720_0 .net *"_s3", 15 0, L_0x7f6bea411408;  1 drivers
L_0x7f6bea411450 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x5595ca935800_0 .net/2u *"_s4", 31 0, L_0x7f6bea411450;  1 drivers
v0x5595ca9358e0_0 .net *"_s6", 0 0, L_0x5595ca95ba60;  1 drivers
L_0x7f6bea411498 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5595ca9359a0_0 .net/2u *"_s8", 15 0, L_0x7f6bea411498;  1 drivers
v0x5595ca935a80_0 .net "baud_clk_tick", 0 0, L_0x5595ca95c260;  alias, 1 drivers
v0x5595ca935b40_0 .net "clk", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca935be0_0 .net "d_cnt", 15 0, L_0x5595ca95be60;  1 drivers
v0x5595ca935cc0_0 .var "q_cnt", 15 0;
v0x5595ca935eb0_0 .net "reset", 0 0, v0x5595ca9472f0_0;  alias, 1 drivers
E_0x5595ca934e90 .event posedge, v0x5595ca9340b0_0, v0x5595ca917d90_0;
L_0x5595ca95b970 .concat [ 16 16 0 0], v0x5595ca935cc0_0, L_0x7f6bea411408;
L_0x5595ca95ba60 .cmp/eq 32, L_0x5595ca95b970, L_0x7f6bea411450;
L_0x5595ca95bcb0 .arith/sum 16, v0x5595ca935cc0_0, L_0x7f6bea4114e0;
L_0x5595ca95be60 .functor MUXZ 16, L_0x5595ca95bcb0, L_0x7f6bea411498, L_0x5595ca95ba60, C4<>;
L_0x5595ca95bff0 .concat [ 16 16 0 0], v0x5595ca935cc0_0, L_0x7f6bea411528;
L_0x5595ca95c0e0 .cmp/eq 32, L_0x5595ca95bff0, L_0x7f6bea411570;
L_0x5595ca95c260 .functor MUXZ 1, L_0x7f6bea411600, L_0x7f6bea4115b8, L_0x5595ca95c0e0, C4<>;
S_0x5595ca935fb0 .scope module, "uart_rx_blk" "uart_rx" 17 91, 19 28 0, S_0x5595ca9344d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 8 "rx_data"
    .port_info 5 /OUTPUT 1 "rx_done_tick"
    .port_info 6 /OUTPUT 1 "parity_err"
P_0x5595ca936130 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 19 33, +C4<00000000000000000000000000010000>;
P_0x5595ca936170 .param/l "DATA_BITS" 0 19 30, +C4<00000000000000000000000000001000>;
P_0x5595ca9361b0 .param/l "PARITY_MODE" 0 19 32, +C4<00000000000000000000000000000001>;
P_0x5595ca9361f0 .param/l "STOP_BITS" 0 19 31, +C4<00000000000000000000000000000001>;
P_0x5595ca936230 .param/l "STOP_OVERSAMPLE_TICKS" 1 19 45, C4<010000>;
P_0x5595ca936270 .param/l "S_DATA" 1 19 50, C4<00100>;
P_0x5595ca9362b0 .param/l "S_IDLE" 1 19 48, C4<00001>;
P_0x5595ca9362f0 .param/l "S_PARITY" 1 19 51, C4<01000>;
P_0x5595ca936330 .param/l "S_START" 1 19 49, C4<00010>;
P_0x5595ca936370 .param/l "S_STOP" 1 19 52, C4<10000>;
v0x5595ca9368f0_0 .net "baud_clk_tick", 0 0, L_0x5595ca95c260;  alias, 1 drivers
v0x5595ca9369e0_0 .net "clk", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca936a80_0 .var "d_data", 7 0;
v0x5595ca936b50_0 .var "d_data_bit_idx", 2 0;
v0x5595ca936c30_0 .var "d_done_tick", 0 0;
v0x5595ca936d40_0 .var "d_oversample_tick_cnt", 3 0;
v0x5595ca936e20_0 .var "d_parity_err", 0 0;
v0x5595ca936ee0_0 .var "d_state", 4 0;
v0x5595ca936fc0_0 .net "parity_err", 0 0, v0x5595ca9373e0_0;  alias, 1 drivers
v0x5595ca937080_0 .var "q_data", 7 0;
v0x5595ca937160_0 .var "q_data_bit_idx", 2 0;
v0x5595ca937240_0 .var "q_done_tick", 0 0;
v0x5595ca937300_0 .var "q_oversample_tick_cnt", 3 0;
v0x5595ca9373e0_0 .var "q_parity_err", 0 0;
v0x5595ca9374a0_0 .var "q_rx", 0 0;
v0x5595ca937560_0 .var "q_state", 4 0;
v0x5595ca937640_0 .net "reset", 0 0, v0x5595ca9472f0_0;  alias, 1 drivers
v0x5595ca9377f0_0 .net "rx", 0 0, o0x7f6bea460f18;  alias, 0 drivers
v0x5595ca9378b0_0 .net "rx_data", 7 0, v0x5595ca937080_0;  alias, 1 drivers
v0x5595ca937990_0 .net "rx_done_tick", 0 0, v0x5595ca937240_0;  alias, 1 drivers
E_0x5595ca936870/0 .event edge, v0x5595ca937560_0, v0x5595ca937080_0, v0x5595ca937160_0, v0x5595ca935a80_0;
E_0x5595ca936870/1 .event edge, v0x5595ca937300_0, v0x5595ca9374a0_0;
E_0x5595ca936870 .event/or E_0x5595ca936870/0, E_0x5595ca936870/1;
S_0x5595ca937b70 .scope module, "uart_rx_fifo" "fifo" 17 119, 16 27 0, S_0x5595ca9344d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x5595ca931ee0 .param/l "ADDR_BITS" 0 16 30, +C4<00000000000000000000000000000011>;
P_0x5595ca931f20 .param/l "DATA_BITS" 0 16 29, +C4<00000000000000000000000000001000>;
L_0x5595ca95c700 .functor AND 1, v0x5595ca942730_0, L_0x5595ca95c660, C4<1>, C4<1>;
L_0x5595ca95c8c0 .functor AND 1, v0x5595ca937240_0, L_0x5595ca95c7f0, C4<1>, C4<1>;
L_0x5595ca95ca90 .functor AND 1, v0x5595ca939b10_0, L_0x5595ca95d390, C4<1>, C4<1>;
L_0x5595ca95d5c0 .functor AND 1, L_0x5595ca95d6c0, L_0x5595ca95c700, C4<1>, C4<1>;
L_0x5595ca95d8a0 .functor OR 1, L_0x5595ca95ca90, L_0x5595ca95d5c0, C4<0>, C4<0>;
L_0x5595ca95dae0 .functor AND 1, v0x5595ca939bd0_0, L_0x5595ca95d9b0, C4<1>, C4<1>;
L_0x5595ca95d7b0 .functor AND 1, L_0x5595ca95de00, L_0x5595ca95c8c0, C4<1>, C4<1>;
L_0x5595ca95dc80 .functor OR 1, L_0x5595ca95dae0, L_0x5595ca95d7b0, C4<0>, C4<0>;
L_0x5595ca95e250 .functor BUFZ 8, L_0x5595ca95dfe0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5595ca95e310 .functor BUFZ 1, v0x5595ca939bd0_0, C4<0>, C4<0>, C4<0>;
L_0x5595ca95e3e0 .functor BUFZ 1, v0x5595ca939b10_0, C4<0>, C4<0>, C4<0>;
v0x5595ca937fc0_0 .net *"_s1", 0 0, L_0x5595ca95c660;  1 drivers
v0x5595ca938080_0 .net *"_s10", 2 0, L_0x5595ca95c9f0;  1 drivers
v0x5595ca938160_0 .net *"_s14", 7 0, L_0x5595ca95cd70;  1 drivers
v0x5595ca938250_0 .net *"_s16", 4 0, L_0x5595ca95ce10;  1 drivers
L_0x7f6bea411690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595ca938330_0 .net *"_s19", 1 0, L_0x7f6bea411690;  1 drivers
L_0x7f6bea4116d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5595ca938460_0 .net/2u *"_s22", 2 0, L_0x7f6bea4116d8;  1 drivers
v0x5595ca938540_0 .net *"_s24", 2 0, L_0x5595ca95d110;  1 drivers
v0x5595ca938620_0 .net *"_s31", 0 0, L_0x5595ca95d390;  1 drivers
v0x5595ca9386e0_0 .net *"_s32", 0 0, L_0x5595ca95ca90;  1 drivers
v0x5595ca9387a0_0 .net *"_s34", 2 0, L_0x5595ca95d520;  1 drivers
v0x5595ca938880_0 .net *"_s36", 0 0, L_0x5595ca95d6c0;  1 drivers
v0x5595ca938940_0 .net *"_s38", 0 0, L_0x5595ca95d5c0;  1 drivers
v0x5595ca938a00_0 .net *"_s43", 0 0, L_0x5595ca95d9b0;  1 drivers
v0x5595ca938ac0_0 .net *"_s44", 0 0, L_0x5595ca95dae0;  1 drivers
v0x5595ca938b80_0 .net *"_s46", 2 0, L_0x5595ca95dbe0;  1 drivers
v0x5595ca938c60_0 .net *"_s48", 0 0, L_0x5595ca95de00;  1 drivers
v0x5595ca938d20_0 .net *"_s5", 0 0, L_0x5595ca95c7f0;  1 drivers
v0x5595ca938ef0_0 .net *"_s50", 0 0, L_0x5595ca95d7b0;  1 drivers
v0x5595ca938fb0_0 .net *"_s54", 7 0, L_0x5595ca95dfe0;  1 drivers
v0x5595ca939090_0 .net *"_s56", 4 0, L_0x5595ca95e110;  1 drivers
L_0x7f6bea411768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595ca939170_0 .net *"_s59", 1 0, L_0x7f6bea411768;  1 drivers
L_0x7f6bea411648 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5595ca939250_0 .net/2u *"_s8", 2 0, L_0x7f6bea411648;  1 drivers
L_0x7f6bea411720 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5595ca939330_0 .net "addr_bits_wide_1", 2 0, L_0x7f6bea411720;  1 drivers
v0x5595ca939410_0 .net "clk", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca9394b0_0 .net "d_data", 7 0, L_0x5595ca95cf90;  1 drivers
v0x5595ca939590_0 .net "d_empty", 0 0, L_0x5595ca95d8a0;  1 drivers
v0x5595ca939650_0 .net "d_full", 0 0, L_0x5595ca95dc80;  1 drivers
v0x5595ca939710_0 .net "d_rd_ptr", 2 0, L_0x5595ca95d200;  1 drivers
v0x5595ca9397f0_0 .net "d_wr_ptr", 2 0, L_0x5595ca95cbb0;  1 drivers
v0x5595ca9398d0_0 .net "empty", 0 0, L_0x5595ca95e3e0;  alias, 1 drivers
v0x5595ca939990_0 .net "full", 0 0, L_0x5595ca95e310;  1 drivers
v0x5595ca939a50 .array "q_data_array", 0 7, 7 0;
v0x5595ca939b10_0 .var "q_empty", 0 0;
v0x5595ca939bd0_0 .var "q_full", 0 0;
v0x5595ca939c90_0 .var "q_rd_ptr", 2 0;
v0x5595ca939d70_0 .var "q_wr_ptr", 2 0;
v0x5595ca939e50_0 .net "rd_data", 7 0, L_0x5595ca95e250;  alias, 1 drivers
v0x5595ca939f30_0 .net "rd_en", 0 0, v0x5595ca942730_0;  alias, 1 drivers
v0x5595ca939ff0_0 .net "rd_en_prot", 0 0, L_0x5595ca95c700;  1 drivers
v0x5595ca93a0b0_0 .net "reset", 0 0, v0x5595ca9472f0_0;  alias, 1 drivers
v0x5595ca93a150_0 .net "wr_data", 7 0, v0x5595ca937080_0;  alias, 1 drivers
v0x5595ca93a210_0 .net "wr_en", 0 0, v0x5595ca937240_0;  alias, 1 drivers
v0x5595ca93a2e0_0 .net "wr_en_prot", 0 0, L_0x5595ca95c8c0;  1 drivers
L_0x5595ca95c660 .reduce/nor v0x5595ca939b10_0;
L_0x5595ca95c7f0 .reduce/nor v0x5595ca939bd0_0;
L_0x5595ca95c9f0 .arith/sum 3, v0x5595ca939d70_0, L_0x7f6bea411648;
L_0x5595ca95cbb0 .functor MUXZ 3, v0x5595ca939d70_0, L_0x5595ca95c9f0, L_0x5595ca95c8c0, C4<>;
L_0x5595ca95cd70 .array/port v0x5595ca939a50, L_0x5595ca95ce10;
L_0x5595ca95ce10 .concat [ 3 2 0 0], v0x5595ca939d70_0, L_0x7f6bea411690;
L_0x5595ca95cf90 .functor MUXZ 8, L_0x5595ca95cd70, v0x5595ca937080_0, L_0x5595ca95c8c0, C4<>;
L_0x5595ca95d110 .arith/sum 3, v0x5595ca939c90_0, L_0x7f6bea4116d8;
L_0x5595ca95d200 .functor MUXZ 3, v0x5595ca939c90_0, L_0x5595ca95d110, L_0x5595ca95c700, C4<>;
L_0x5595ca95d390 .reduce/nor L_0x5595ca95c8c0;
L_0x5595ca95d520 .arith/sub 3, v0x5595ca939d70_0, v0x5595ca939c90_0;
L_0x5595ca95d6c0 .cmp/eq 3, L_0x5595ca95d520, L_0x7f6bea411720;
L_0x5595ca95d9b0 .reduce/nor L_0x5595ca95c700;
L_0x5595ca95dbe0 .arith/sub 3, v0x5595ca939c90_0, v0x5595ca939d70_0;
L_0x5595ca95de00 .cmp/eq 3, L_0x5595ca95dbe0, L_0x7f6bea411720;
L_0x5595ca95dfe0 .array/port v0x5595ca939a50, L_0x5595ca95e110;
L_0x5595ca95e110 .concat [ 3 2 0 0], v0x5595ca939c90_0, L_0x7f6bea411768;
S_0x5595ca93a460 .scope module, "uart_tx_blk" "uart_tx" 17 106, 20 28 0, S_0x5595ca9344d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "tx_start"
    .port_info 4 /INPUT 8 "tx_data"
    .port_info 5 /OUTPUT 1 "tx_done_tick"
    .port_info 6 /OUTPUT 1 "tx"
P_0x5595ca93a5e0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 20 33, +C4<00000000000000000000000000010000>;
P_0x5595ca93a620 .param/l "DATA_BITS" 0 20 30, +C4<00000000000000000000000000001000>;
P_0x5595ca93a660 .param/l "PARITY_MODE" 0 20 32, +C4<00000000000000000000000000000001>;
P_0x5595ca93a6a0 .param/l "STOP_BITS" 0 20 31, +C4<00000000000000000000000000000001>;
P_0x5595ca93a6e0 .param/l "STOP_OVERSAMPLE_TICKS" 1 20 45, C4<010000>;
P_0x5595ca93a720 .param/l "S_DATA" 1 20 50, C4<00100>;
P_0x5595ca93a760 .param/l "S_IDLE" 1 20 48, C4<00001>;
P_0x5595ca93a7a0 .param/l "S_PARITY" 1 20 51, C4<01000>;
P_0x5595ca93a7e0 .param/l "S_START" 1 20 49, C4<00010>;
P_0x5595ca93a820 .param/l "S_STOP" 1 20 52, C4<10000>;
L_0x5595ca95c480 .functor BUFZ 1, v0x5595ca93ba50_0, C4<0>, C4<0>, C4<0>;
v0x5595ca93ae70_0 .net "baud_clk_tick", 0 0, L_0x5595ca95c260;  alias, 1 drivers
v0x5595ca93af80_0 .net "clk", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca93b040_0 .var "d_baud_clk_tick_cnt", 3 0;
v0x5595ca93b0e0_0 .var "d_data", 7 0;
v0x5595ca93b1c0_0 .var "d_data_bit_idx", 2 0;
v0x5595ca93b2f0_0 .var "d_parity_bit", 0 0;
v0x5595ca93b3b0_0 .var "d_state", 4 0;
v0x5595ca93b490_0 .var "d_tx", 0 0;
v0x5595ca93b550_0 .var "d_tx_done_tick", 0 0;
v0x5595ca93b610_0 .var "q_baud_clk_tick_cnt", 3 0;
v0x5595ca93b6f0_0 .var "q_data", 7 0;
v0x5595ca93b7d0_0 .var "q_data_bit_idx", 2 0;
v0x5595ca93b8b0_0 .var "q_parity_bit", 0 0;
v0x5595ca93b970_0 .var "q_state", 4 0;
v0x5595ca93ba50_0 .var "q_tx", 0 0;
v0x5595ca93bb10_0 .var "q_tx_done_tick", 0 0;
v0x5595ca93bbd0_0 .net "reset", 0 0, v0x5595ca9472f0_0;  alias, 1 drivers
v0x5595ca93bc70_0 .net "tx", 0 0, L_0x5595ca95c480;  alias, 1 drivers
v0x5595ca93bd30_0 .net "tx_data", 7 0, L_0x5595ca95ff80;  alias, 1 drivers
v0x5595ca93be10_0 .net "tx_done_tick", 0 0, v0x5595ca93bb10_0;  alias, 1 drivers
v0x5595ca93bed0_0 .net "tx_start", 0 0, L_0x5595ca95c5f0;  1 drivers
E_0x5595ca93ade0/0 .event edge, v0x5595ca93b970_0, v0x5595ca93b6f0_0, v0x5595ca93b7d0_0, v0x5595ca93b8b0_0;
E_0x5595ca93ade0/1 .event edge, v0x5595ca935a80_0, v0x5595ca93b610_0, v0x5595ca93bed0_0, v0x5595ca93bb10_0;
E_0x5595ca93ade0/2 .event edge, v0x5595ca93bd30_0;
E_0x5595ca93ade0 .event/or E_0x5595ca93ade0/0, E_0x5595ca93ade0/1, E_0x5595ca93ade0/2;
S_0x5595ca93c0b0 .scope module, "uart_tx_fifo" "fifo" 17 133, 16 27 0, S_0x5595ca9344d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x5595ca93c230 .param/l "ADDR_BITS" 0 16 30, +C4<00000000000000000000000000001010>;
P_0x5595ca93c270 .param/l "DATA_BITS" 0 16 29, +C4<00000000000000000000000000001000>;
L_0x5595ca95e4f0 .functor AND 1, v0x5595ca93bb10_0, L_0x5595ca95e450, C4<1>, C4<1>;
L_0x5595ca95e6c0 .functor AND 1, v0x5595ca9421d0_0, L_0x5595ca95e5f0, C4<1>, C4<1>;
L_0x5595ca95e800 .functor AND 1, v0x5595ca93e080_0, L_0x5595ca95f0c0, C4<1>, C4<1>;
L_0x5595ca95f2f0 .functor AND 1, L_0x5595ca95f3f0, L_0x5595ca95e4f0, C4<1>, C4<1>;
L_0x5595ca95f5d0 .functor OR 1, L_0x5595ca95e800, L_0x5595ca95f2f0, C4<0>, C4<0>;
L_0x5595ca95f810 .functor AND 1, v0x5595ca93e350_0, L_0x5595ca95f6e0, C4<1>, C4<1>;
L_0x5595ca95f4e0 .functor AND 1, L_0x5595ca95fb30, L_0x5595ca95e6c0, C4<1>, C4<1>;
L_0x5595ca95f9b0 .functor OR 1, L_0x5595ca95f810, L_0x5595ca95f4e0, C4<0>, C4<0>;
L_0x5595ca95ff80 .functor BUFZ 8, L_0x5595ca95fd10, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5595ca960040 .functor BUFZ 1, v0x5595ca93e350_0, C4<0>, C4<0>, C4<0>;
L_0x5595ca9601a0 .functor BUFZ 1, v0x5595ca93e080_0, C4<0>, C4<0>, C4<0>;
v0x5595ca93c510_0 .net *"_s1", 0 0, L_0x5595ca95e450;  1 drivers
v0x5595ca93c5f0_0 .net *"_s10", 9 0, L_0x5595ca95e760;  1 drivers
v0x5595ca93c6d0_0 .net *"_s14", 7 0, L_0x5595ca95eae0;  1 drivers
v0x5595ca93c7c0_0 .net *"_s16", 11 0, L_0x5595ca95eb80;  1 drivers
L_0x7f6bea4117f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595ca93c8a0_0 .net *"_s19", 1 0, L_0x7f6bea4117f8;  1 drivers
L_0x7f6bea411840 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5595ca93c9d0_0 .net/2u *"_s22", 9 0, L_0x7f6bea411840;  1 drivers
v0x5595ca93cab0_0 .net *"_s24", 9 0, L_0x5595ca95edf0;  1 drivers
v0x5595ca93cb90_0 .net *"_s31", 0 0, L_0x5595ca95f0c0;  1 drivers
v0x5595ca93cc50_0 .net *"_s32", 0 0, L_0x5595ca95e800;  1 drivers
v0x5595ca93cd10_0 .net *"_s34", 9 0, L_0x5595ca95f250;  1 drivers
v0x5595ca93cdf0_0 .net *"_s36", 0 0, L_0x5595ca95f3f0;  1 drivers
v0x5595ca93ceb0_0 .net *"_s38", 0 0, L_0x5595ca95f2f0;  1 drivers
v0x5595ca93cf70_0 .net *"_s43", 0 0, L_0x5595ca95f6e0;  1 drivers
v0x5595ca93d030_0 .net *"_s44", 0 0, L_0x5595ca95f810;  1 drivers
v0x5595ca93d0f0_0 .net *"_s46", 9 0, L_0x5595ca95f910;  1 drivers
v0x5595ca93d1d0_0 .net *"_s48", 0 0, L_0x5595ca95fb30;  1 drivers
v0x5595ca93d290_0 .net *"_s5", 0 0, L_0x5595ca95e5f0;  1 drivers
v0x5595ca93d460_0 .net *"_s50", 0 0, L_0x5595ca95f4e0;  1 drivers
v0x5595ca93d520_0 .net *"_s54", 7 0, L_0x5595ca95fd10;  1 drivers
v0x5595ca93d600_0 .net *"_s56", 11 0, L_0x5595ca95fe40;  1 drivers
L_0x7f6bea4118d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595ca93d6e0_0 .net *"_s59", 1 0, L_0x7f6bea4118d0;  1 drivers
L_0x7f6bea4117b0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5595ca93d7c0_0 .net/2u *"_s8", 9 0, L_0x7f6bea4117b0;  1 drivers
L_0x7f6bea411888 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5595ca93d8a0_0 .net "addr_bits_wide_1", 9 0, L_0x7f6bea411888;  1 drivers
v0x5595ca93d980_0 .net "clk", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca93da20_0 .net "d_data", 7 0, L_0x5595ca95ed00;  1 drivers
v0x5595ca93db00_0 .net "d_empty", 0 0, L_0x5595ca95f5d0;  1 drivers
v0x5595ca93dbc0_0 .net "d_full", 0 0, L_0x5595ca95f9b0;  1 drivers
v0x5595ca93dc80_0 .net "d_rd_ptr", 9 0, L_0x5595ca95ef30;  1 drivers
v0x5595ca93dd60_0 .net "d_wr_ptr", 9 0, L_0x5595ca95e920;  1 drivers
v0x5595ca93de40_0 .net "empty", 0 0, L_0x5595ca9601a0;  alias, 1 drivers
v0x5595ca93df00_0 .net "full", 0 0, L_0x5595ca960040;  alias, 1 drivers
v0x5595ca93dfc0 .array "q_data_array", 0 1023, 7 0;
v0x5595ca93e080_0 .var "q_empty", 0 0;
v0x5595ca93e350_0 .var "q_full", 0 0;
v0x5595ca93e410_0 .var "q_rd_ptr", 9 0;
v0x5595ca93e4f0_0 .var "q_wr_ptr", 9 0;
v0x5595ca93e5d0_0 .net "rd_data", 7 0, L_0x5595ca95ff80;  alias, 1 drivers
v0x5595ca93e690_0 .net "rd_en", 0 0, v0x5595ca93bb10_0;  alias, 1 drivers
v0x5595ca93e760_0 .net "rd_en_prot", 0 0, L_0x5595ca95e4f0;  1 drivers
v0x5595ca93e800_0 .net "reset", 0 0, v0x5595ca9472f0_0;  alias, 1 drivers
v0x5595ca93e8a0_0 .net "wr_data", 7 0, v0x5595ca942110_0;  alias, 1 drivers
v0x5595ca93e960_0 .net "wr_en", 0 0, v0x5595ca9421d0_0;  alias, 1 drivers
v0x5595ca93ea20_0 .net "wr_en_prot", 0 0, L_0x5595ca95e6c0;  1 drivers
L_0x5595ca95e450 .reduce/nor v0x5595ca93e080_0;
L_0x5595ca95e5f0 .reduce/nor v0x5595ca93e350_0;
L_0x5595ca95e760 .arith/sum 10, v0x5595ca93e4f0_0, L_0x7f6bea4117b0;
L_0x5595ca95e920 .functor MUXZ 10, v0x5595ca93e4f0_0, L_0x5595ca95e760, L_0x5595ca95e6c0, C4<>;
L_0x5595ca95eae0 .array/port v0x5595ca93dfc0, L_0x5595ca95eb80;
L_0x5595ca95eb80 .concat [ 10 2 0 0], v0x5595ca93e4f0_0, L_0x7f6bea4117f8;
L_0x5595ca95ed00 .functor MUXZ 8, L_0x5595ca95eae0, v0x5595ca942110_0, L_0x5595ca95e6c0, C4<>;
L_0x5595ca95edf0 .arith/sum 10, v0x5595ca93e410_0, L_0x7f6bea411840;
L_0x5595ca95ef30 .functor MUXZ 10, v0x5595ca93e410_0, L_0x5595ca95edf0, L_0x5595ca95e4f0, C4<>;
L_0x5595ca95f0c0 .reduce/nor L_0x5595ca95e6c0;
L_0x5595ca95f250 .arith/sub 10, v0x5595ca93e4f0_0, v0x5595ca93e410_0;
L_0x5595ca95f3f0 .cmp/eq 10, L_0x5595ca95f250, L_0x7f6bea411888;
L_0x5595ca95f6e0 .reduce/nor L_0x5595ca95e4f0;
L_0x5595ca95f910 .arith/sub 10, v0x5595ca93e410_0, v0x5595ca93e4f0_0;
L_0x5595ca95fb30 .cmp/eq 10, L_0x5595ca95f910, L_0x7f6bea411888;
L_0x5595ca95fd10 .array/port v0x5595ca93dfc0, L_0x5595ca95fe40;
L_0x5595ca95fe40 .concat [ 10 2 0 0], v0x5595ca93e410_0, L_0x7f6bea4118d0;
S_0x5595ca942ea0 .scope module, "ram0" "ram" 4 56, 21 3 0, S_0x5595ca8d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "en_in"
    .port_info 2 /INPUT 1 "r_nw_in"
    .port_info 3 /INPUT 17 "a_in"
    .port_info 4 /INPUT 8 "d_in"
    .port_info 5 /OUTPUT 8 "d_out"
P_0x5595ca943070 .param/l "ADDR_WIDTH" 0 21 5, +C4<00000000000000000000000000010001>;
L_0x5595ca7ac100 .functor NOT 1, L_0x5595ca7ac970, C4<0>, C4<0>, C4<0>;
v0x5595ca943ee0_0 .net *"_s0", 0 0, L_0x5595ca7ac100;  1 drivers
L_0x7f6bea4110f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5595ca943fe0_0 .net/2u *"_s2", 0 0, L_0x7f6bea4110f0;  1 drivers
L_0x7f6bea411138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5595ca9440c0_0 .net/2u *"_s6", 7 0, L_0x7f6bea411138;  1 drivers
v0x5595ca944180_0 .net "a_in", 16 0, L_0x5595ca9485e0;  alias, 1 drivers
v0x5595ca944240_0 .net "clk_in", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca9442e0_0 .net "d_in", 7 0, L_0x5595ca9616b0;  alias, 1 drivers
v0x5595ca944380_0 .net "d_out", 7 0, L_0x5595ca948130;  alias, 1 drivers
v0x5595ca944440_0 .net "en_in", 0 0, L_0x5595ca9484a0;  alias, 1 drivers
v0x5595ca944500_0 .net "r_nw_in", 0 0, L_0x5595ca7ac970;  1 drivers
v0x5595ca944650_0 .net "ram_bram_dout", 7 0, L_0x5595ca7abff0;  1 drivers
v0x5595ca944710_0 .net "ram_bram_we", 0 0, L_0x5595ca947f00;  1 drivers
L_0x5595ca947f00 .functor MUXZ 1, L_0x7f6bea4110f0, L_0x5595ca7ac100, L_0x5595ca9484a0, C4<>;
L_0x5595ca948130 .functor MUXZ 8, L_0x7f6bea411138, L_0x5595ca7abff0, L_0x5595ca9484a0, C4<>;
S_0x5595ca9431b0 .scope module, "ram_bram" "single_port_ram_sync" 21 20, 2 62 0, S_0x5595ca942ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 17 "addr_a"
    .port_info 3 /INPUT 8 "din_a"
    .port_info 4 /OUTPUT 8 "dout_a"
P_0x5595ca910d70 .param/l "ADDR_WIDTH" 0 2 64, +C4<00000000000000000000000000010001>;
P_0x5595ca910db0 .param/l "DATA_WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_0x5595ca7abff0 .functor BUFZ 8, L_0x5595ca947c20, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5595ca9434d0_0 .net *"_s0", 7 0, L_0x5595ca947c20;  1 drivers
v0x5595ca9435d0_0 .net *"_s2", 18 0, L_0x5595ca947cc0;  1 drivers
L_0x7f6bea4110a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5595ca9436b0_0 .net *"_s5", 1 0, L_0x7f6bea4110a8;  1 drivers
v0x5595ca943770_0 .net "addr_a", 16 0, L_0x5595ca9485e0;  alias, 1 drivers
v0x5595ca943850_0 .net "clk", 0 0, L_0x5595ca7abee0;  alias, 1 drivers
v0x5595ca943940_0 .net "din_a", 7 0, L_0x5595ca9616b0;  alias, 1 drivers
v0x5595ca943a20_0 .net "dout_a", 7 0, L_0x5595ca7abff0;  alias, 1 drivers
v0x5595ca943b00_0 .var/i "i", 31 0;
v0x5595ca943be0_0 .var "q_addr_a", 16 0;
v0x5595ca943cc0 .array "ram", 0 131071, 7 0;
v0x5595ca943d80_0 .net "we", 0 0, L_0x5595ca947f00;  alias, 1 drivers
L_0x5595ca947c20 .array/port v0x5595ca943cc0, L_0x5595ca947cc0;
L_0x5595ca947cc0 .concat [ 17 2 0 0], v0x5595ca943be0_0, L_0x7f6bea4110a8;
    .scope S_0x5595ca8f6be0;
T_0 ;
    %wait E_0x5595ca7dd4e0;
    %load/vec4 v0x5595ca917770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5595ca917250_0;
    %load/vec4 v0x5595ca8bcab0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595ca9176b0, 0, 4;
T_0.0 ;
    %load/vec4 v0x5595ca8bcab0_0;
    %assign/vec4 v0x5595ca9174f0_0, 0;
    %load/vec4 v0x5595ca9170b0_0;
    %assign/vec4 v0x5595ca9175d0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5595ca9431b0;
T_1 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca943d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5595ca943940_0;
    %load/vec4 v0x5595ca943770_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595ca943cc0, 0, 4;
T_1.0 ;
    %load/vec4 v0x5595ca943770_0;
    %assign/vec4 v0x5595ca943be0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5595ca9431b0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca943b00_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5595ca943b00_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5595ca943b00_0;
    %store/vec4a v0x5595ca943cc0, 4, 0;
    %load/vec4 v0x5595ca943b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5595ca943b00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 93 "$readmemh", "/mnt/c/Users/ASUS/Desktop/Learn/acm/testcase/magic/test.data", v0x5595ca943cc0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5595ca9235c0;
T_3 ;
    %wait E_0x5595ca924450;
    %load/vec4 v0x5595ca9257b0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5595ca924c20_0;
    %and;
    %load/vec4 v0x5595ca9244d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5595ca9248e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca9256d0_0, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5595ca9256d0_0, 0, 4;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5595ca925d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca9256d0_0, 0, 4;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0x5595ca9257b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca9256d0_0, 0, 4;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x5595ca925140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5595ca9256d0_0, 0, 4;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x5595ca9248e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5595ca9256d0_0, 0, 4;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca9256d0_0, 0, 4;
T_3.17 ;
T_3.15 ;
T_3.13 ;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0x5595ca9257b0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5595ca925070_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca9256d0_0, 0, 4;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5595ca9256d0_0, 0, 4;
T_3.19 ;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0x5595ca9257b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5595ca925070_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5595ca9257b0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5595ca925070_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.20, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca9256d0_0, 0, 4;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5595ca9256d0_0, 0, 4;
T_3.21 ;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x5595ca9257b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5595ca925070_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca9256d0_0, 0, 4;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5595ca9256d0_0, 0, 4;
T_3.23 ;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x5595ca9257b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca9256d0_0, 0, 4;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5595ca9256d0_0, 0, 4;
T_3.25 ;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca9256d0_0, 0, 4;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5595ca9235c0;
T_4 ;
    %wait E_0x5595ca9243b0;
    %load/vec4 v0x5595ca9244d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5595ca9257b0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5595ca924c20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca925530_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca925530_0, 0, 1;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5595ca925d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca925530_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca925530_0, 0, 1;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5595ca9235c0;
T_5 ;
    %wait E_0x5595ca924330;
    %load/vec4 v0x5595ca9257b0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5595ca924c20_0;
    %and;
    %load/vec4 v0x5595ca9244d0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5595ca9248e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5595ca9255f0_0, 0, 3;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5595ca925d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %load/vec4 v0x5595ca9257b0_0;
    %store/vec4 v0x5595ca9255f0_0, 0, 3;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5595ca9257b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.5, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5595ca9255f0_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x5595ca925140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x5595ca9252f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 3;
    %store/vec4 v0x5595ca9255f0_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x5595ca9248e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5595ca9255f0_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5595ca9255f0_0, 0, 3;
T_5.12 ;
T_5.8 ;
T_5.6 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5595ca9235c0;
T_6 ;
    %wait E_0x5595ca9242a0;
    %load/vec4 v0x5595ca9257b0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5595ca924c20_0;
    %and;
    %load/vec4 v0x5595ca9244d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5595ca9248e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca925450_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5595ca924b50_0;
    %store/vec4 v0x5595ca925450_0, 0, 32;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5595ca925d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %load/vec4 v0x5595ca924650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5595ca925450_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x5595ca925140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x5595ca924f00_0;
    %store/vec4 v0x5595ca925450_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x5595ca9248e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x5595ca924b50_0;
    %store/vec4 v0x5595ca925450_0, 0, 32;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca925450_0, 0, 32;
T_6.10 ;
T_6.8 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5595ca9235c0;
T_7 ;
    %wait E_0x5595ca924220;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca924cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca924dc0_0, 0, 1;
    %load/vec4 v0x5595ca9257b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5595ca9257b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca924cf0_0, 0, 1;
T_7.0 ;
    %load/vec4 v0x5595ca9257b0_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca924dc0_0, 0, 1;
T_7.2 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5595ca9235c0;
T_8 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca925c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5595ca925bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5595ca925d30_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x5595ca9257b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0x5595ca925970_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5595ca924e60_0, 4, 5;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x5595ca925970_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5595ca9249b0_0, 4, 5;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x5595ca9257b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %jmp T_8.14;
T_8.12 ;
    %load/vec4 v0x5595ca925970_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5595ca924e60_0, 4, 5;
    %jmp T_8.14;
T_8.13 ;
    %load/vec4 v0x5595ca925970_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5595ca9249b0_0, 4, 5;
    %jmp T_8.14;
T_8.14 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x5595ca9257b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %jmp T_8.17;
T_8.15 ;
    %load/vec4 v0x5595ca925970_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5595ca924e60_0, 4, 5;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0x5595ca925970_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5595ca9249b0_0, 4, 5;
    %jmp T_8.17;
T_8.17 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x5595ca9257b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %jmp T_8.20;
T_8.18 ;
    %load/vec4 v0x5595ca925970_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5595ca924e60_0, 4, 5;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v0x5595ca925970_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5595ca9249b0_0, 4, 5;
    %jmp T_8.20;
T_8.20 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.2 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca924e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca9249b0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5595ca9235c0;
T_9 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca925c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5595ca925bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5595ca9256d0_0;
    %assign/vec4 v0x5595ca925d30_0, 0;
    %load/vec4 v0x5595ca9255f0_0;
    %assign/vec4 v0x5595ca9257b0_0, 0;
    %load/vec4 v0x5595ca925450_0;
    %assign/vec4 v0x5595ca924650_0, 0;
    %load/vec4 v0x5595ca925530_0;
    %assign/vec4 v0x5595ca9244d0_0, 0;
T_9.2 ;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5595ca925d30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5595ca9257b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca924650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca9244d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5595ca9256d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5595ca9255f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca925450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca925530_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5595ca9235c0;
T_10 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca925c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5595ca925bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5595ca9256d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595ca925390_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca925390_0, 0;
T_10.5 ;
T_10.2 ;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595ca925390_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5595ca9235c0;
T_11 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca925c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5595ca925bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5595ca924720_0;
    %load/vec4 v0x5595ca9255f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5595ca9256d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595ca9247f0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca9247f0_0, 0;
T_11.5 ;
T_11.2 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca9247f0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5595ca9235c0;
T_12 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca925c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5595ca925bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca924fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca924a80_0, 0;
    %load/vec4 v0x5595ca9256d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x5595ca9255f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5595ca9255f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_12.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595ca924fd0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x5595ca9255f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595ca924a80_0, 0;
T_12.8 ;
T_12.7 ;
T_12.4 ;
T_12.2 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca924fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca924a80_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5595ca9235c0;
T_13 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca925c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5595ca925bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5595ca9256d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5595ca9256d0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x5595ca9255f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x5595ca925450_0;
    %assign/vec4 v0x5595ca925890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca925b30_0, 0;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x5595ca925450_0;
    %assign/vec4 v0x5595ca925890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca925b30_0, 0;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x5595ca925450_0;
    %assign/vec4 v0x5595ca925890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595ca925b30_0, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
T_13.4 ;
T_13.2 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5595ca9235c0;
T_14 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca925c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5595ca925bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5595ca9255f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x5595ca9256d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0x5595ca925e10_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5595ca925a50_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0x5595ca925e10_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5595ca925a50_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v0x5595ca925e10_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x5595ca925a50_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v0x5595ca925e10_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x5595ca925a50_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
T_14.4 ;
T_14.2 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5595ca928430;
T_15 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca9298e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca928a70_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x5595ca928a70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5595ca928a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595ca928dc0, 0, 4;
    %load/vec4 v0x5595ca928a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5595ca928a70_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5595ca928430;
T_16 ;
    %wait E_0x5595ca928750;
    %load/vec4 v0x5595ca9298e0_0;
    %nor/r;
    %load/vec4 v0x5595ca9295a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5595ca929350_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca929440_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x5595ca929350_0;
    %load/vec4 v0x5595ca928b60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5595ca928cf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x5595ca928c50_0;
    %store/vec4 v0x5595ca929440_0, 0, 32;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x5595ca929350_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5595ca928dc0, 4;
    %store/vec4 v0x5595ca929440_0, 0, 32;
T_16.5 ;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca929440_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5595ca928430;
T_17 ;
    %wait E_0x5595ca9285b0;
    %load/vec4 v0x5595ca9298e0_0;
    %nor/r;
    %load/vec4 v0x5595ca929810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x5595ca929670_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca929740_0, 0, 32;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x5595ca929670_0;
    %load/vec4 v0x5595ca928b60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5595ca928cf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x5595ca928c50_0;
    %store/vec4 v0x5595ca929740_0, 0, 32;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x5595ca929670_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5595ca928dc0, 4;
    %store/vec4 v0x5595ca929740_0, 0, 32;
T_17.5 ;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca929740_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5595ca928430;
T_18 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca9298e0_0;
    %nor/r;
    %load/vec4 v0x5595ca928cf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x5595ca928b60_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x5595ca928c50_0;
    %load/vec4 v0x5595ca928b60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595ca928dc0, 0, 4;
    %load/vec4 v0x5595ca928c50_0;
    %assign/vec4 v0x5595ca928990_0, 0;
T_18.2 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5595ca927620;
T_19 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca928140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x5595ca928010_0;
    %load/vec4 v0x5595ca928270_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595ca927dd0_0, 0;
T_19.2 ;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca927dd0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5595ca927620;
T_20 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca928140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x5595ca928010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5595ca927c40_0;
    %load/vec4 v0x5595ca927a50_0;
    %load/vec4 v0x5595ca927a50_0;
    %nor/r;
    %load/vec4 v0x5595ca927b40_0;
    %nor/r;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x5595ca927ce0_0;
    %assign/vec4 v0x5595ca927f40_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x5595ca928270_0;
    %nor/r;
    %load/vec4 v0x5595ca927b40_0;
    %load/vec4 v0x5595ca927a50_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x5595ca927f40_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5595ca927f40_0, 0;
T_20.6 ;
T_20.5 ;
T_20.2 ;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca927f40_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5595ca927620;
T_21 ;
    %wait E_0x5595ca927900;
    %load/vec4 v0x5595ca928140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca927e70_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5595ca927c40_0;
    %load/vec4 v0x5595ca927a50_0;
    %load/vec4 v0x5595ca927a50_0;
    %nor/r;
    %load/vec4 v0x5595ca927b40_0;
    %nor/r;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca927e70_0, 0, 1;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca927e70_0, 0, 1;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5595ca91f9d0;
T_22 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca922610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca920810_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x5595ca920810_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x5595ca920810_0;
    %ix/load 4, 40, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595ca9208f0, 4, 5;
    %load/vec4 v0x5595ca920810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5595ca920810_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca921f50_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5595ca921d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x5595ca921f50_0;
    %parti/s 9, 9, 5;
    %load/vec4 v0x5595ca921b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5595ca921f50_0;
    %parti/s 7, 2, 3;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595ca9208f0, 0, 4;
    %load/vec4 v0x5595ca9221c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5595ca921f50_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x5595ca9221c0_0;
    %assign/vec4 v0x5595ca921f50_0, 0;
T_22.5 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5595ca91f9d0;
T_23 ;
    %wait E_0x5595ca920310;
    %load/vec4 v0x5595ca922610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x5595ca9221c0_0;
    %parti/s 7, 2, 3;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5595ca9208f0, 4;
    %parti/s 9, 32, 7;
    %load/vec4 v0x5595ca9221c0_0;
    %parti/s 9, 9, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5595ca921d30_0;
    %nor/r;
    %and;
    %store/vec4 v0x5595ca921a80_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca921a80_0, 0, 1;
T_23.1 ;
    %load/vec4 v0x5595ca9221c0_0;
    %parti/s 7, 2, 3;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5595ca9208f0, 4;
    %parti/s 9, 32, 7;
    %load/vec4 v0x5595ca9221c0_0;
    %parti/s 9, 9, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5595ca9219c0_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5595ca91f9d0;
T_24 ;
    %wait E_0x5595ca920280;
    %load/vec4 v0x5595ca921a80_0;
    %load/vec4 v0x5595ca921e90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca9226e0_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca9226e0_0, 0, 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5595ca91f9d0;
T_25 ;
    %wait E_0x5595ca920220;
    %load/vec4 v0x5595ca9221c0_0;
    %store/vec4 v0x5595ca922420_0, 0, 32;
    %load/vec4 v0x5595ca9222a0_0;
    %store/vec4 v0x5595ca922360_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5595ca91f9d0;
T_26 ;
    %wait E_0x5595ca9201c0;
    %load/vec4 v0x5595ca921d30_0;
    %store/vec4 v0x5595ca921dd0_0, 0, 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5595ca91f9d0;
T_27 ;
    %wait E_0x5595ca91fd30;
    %load/vec4 v0x5595ca922610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca922030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca921c70_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5595ca9221c0_0;
    %parti/s 7, 2, 3;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5595ca9208f0, 4;
    %parti/s 9, 32, 7;
    %load/vec4 v0x5595ca9221c0_0;
    %parti/s 9, 9, 5;
    %cmp/e;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x5595ca9222a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca922030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca921c70_0, 0, 32;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x5595ca9221c0_0;
    %store/vec4 v0x5595ca922030_0, 0, 32;
    %load/vec4 v0x5595ca9221c0_0;
    %parti/s 7, 2, 3;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5595ca9208f0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5595ca921c70_0, 0, 32;
T_27.5 ;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x5595ca921d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0x5595ca9221c0_0;
    %store/vec4 v0x5595ca922030_0, 0, 32;
    %load/vec4 v0x5595ca921b90_0;
    %store/vec4 v0x5595ca921c70_0, 0, 32;
    %jmp T_27.7;
T_27.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca922030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca921c70_0, 0, 32;
T_27.7 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5595ca8f3a50;
T_28 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca91d250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x5595ca91d160_0;
    %load/vec4 v0x5595ca91d310_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x5595ca91d030_0;
    %assign/vec4 v0x5595ca91ce90_0, 0;
    %load/vec4 v0x5595ca91cf50_0;
    %assign/vec4 v0x5595ca91cdb0_0, 0;
T_28.2 ;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca91ce90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca91cdb0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5595ca91d520;
T_29 ;
    %wait E_0x5595ca91dc70;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x5595ca91ee30_0, 0, 5;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x5595ca91f160_0, 0, 5;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x5595ca91e880_0, 0, 5;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5595ca91d520;
T_30 ;
    %wait E_0x5595ca91dc10;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595ca91dd10_0, 0, 4;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x5595ca91de70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91df10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91e170_0, 0, 1;
    %load/vec4 v0x5595ca91e640_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca91dfb0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca91dd10_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5595ca91ddd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91f410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91ed60_0, 0, 1;
    %jmp T_30.10;
T_30.0 ;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5595ca91dfb0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca91dd10_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5595ca91ddd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91f410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91ed60_0, 0, 1;
    %jmp T_30.10;
T_30.1 ;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5595ca91dfb0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5595ca91ddd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91f410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91ed60_0, 0, 1;
    %jmp T_30.10;
T_30.2 ;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91dfb0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5595ca91ddd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91f410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91ed60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91e170_0, 0, 1;
    %jmp T_30.10;
T_30.3 ;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595ca91dfb0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5595ca91ddd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91f410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91ed60_0, 0, 1;
    %jmp T_30.10;
T_30.4 ;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91dfb0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5595ca91ddd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91f0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91f410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91ed60_0, 0, 1;
    %jmp T_30.10;
T_30.5 ;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595ca91dfb0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca91dd10_0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5595ca91ddd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91f410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91ed60_0, 0, 1;
    %jmp T_30.10;
T_30.6 ;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595ca91dfb0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5595ca91dd10_0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5595ca91ddd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91f0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91f410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91ed60_0, 0, 1;
    %jmp T_30.10;
T_30.7 ;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595ca91dfb0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5595ca91ddd0_0, 0, 3;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_30.11, 4;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5595ca91dd10_0, 4, 1;
T_30.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91f410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91ed60_0, 0, 1;
    %jmp T_30.10;
T_30.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91df10_0, 0, 1;
    %load/vec4 v0x5595ca91e0a0_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5595ca91dd10_0, 4, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5595ca91ddd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91f0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91f410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91ed60_0, 0, 1;
    %jmp T_30.10;
T_30.10 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5595ca91d520;
T_31 ;
    %wait E_0x5595ca91db80;
    %load/vec4 v0x5595ca91e4a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5595ca91e570_0, 0, 32;
    %load/vec4 v0x5595ca91e4a0_0;
    %load/vec4 v0x5595ca91dfb0_0;
    %add;
    %store/vec4 v0x5595ca91e210_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5595ca91d520;
T_32 ;
    %wait E_0x5595ca91daf0;
    %load/vec4 v0x5595ca91f0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x5595ca91ec20_0;
    %load/vec4 v0x5595ca91ee30_0;
    %load/vec4 v0x5595ca91e6e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x5595ca91e940_0;
    %store/vec4 v0x5595ca91efd0_0, 0, 32;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x5595ca91ecc0_0;
    %load/vec4 v0x5595ca91ee30_0;
    %load/vec4 v0x5595ca91e7a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x5595ca91eb40_0;
    %store/vec4 v0x5595ca91efd0_0, 0, 32;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x5595ca91eef0_0;
    %store/vec4 v0x5595ca91efd0_0, 0, 32;
T_32.5 ;
T_32.3 ;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca91efd0_0, 0, 32;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x5595ca91d520;
T_33 ;
    %wait E_0x5595ca91da50;
    %load/vec4 v0x5595ca91f410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x5595ca91ec20_0;
    %load/vec4 v0x5595ca91f160_0;
    %load/vec4 v0x5595ca91e6e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x5595ca91e940_0;
    %store/vec4 v0x5595ca91f320_0, 0, 32;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x5595ca91ecc0_0;
    %load/vec4 v0x5595ca91f160_0;
    %load/vec4 v0x5595ca91e7a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x5595ca91eb40_0;
    %store/vec4 v0x5595ca91f320_0, 0, 32;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x5595ca91f240_0;
    %store/vec4 v0x5595ca91f320_0, 0, 32;
T_33.5 ;
T_33.3 ;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5595ca91df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %load/vec4 v0x5595ca91dfb0_0;
    %store/vec4 v0x5595ca91f320_0, 0, 32;
    %jmp T_33.7;
T_33.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca91f320_0, 0, 32;
T_33.7 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x5595ca91d520;
T_34 ;
    %wait E_0x5595ca91d9b0;
    %load/vec4 v0x5595ca91e300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x5595ca91f0c0_0;
    %load/vec4 v0x5595ca91e3d0_0;
    %load/vec4 v0x5595ca91ee30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5595ca91f410_0;
    %load/vec4 v0x5595ca91e3d0_0;
    %load/vec4 v0x5595ca91f160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_34.2, 9;
    %load/vec4 v0x5595ca91f570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91f4b0_0, 0, 1;
    %jmp T_34.5;
T_34.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91f4b0_0, 0, 1;
T_34.5 ;
    %jmp T_34.3;
T_34.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91f4b0_0, 0, 1;
T_34.3 ;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91f4b0_0, 0, 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x5595ca8f22e0;
T_35 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca91c6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x5595ca91c5e0_0;
    %load/vec4 v0x5595ca91c750_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x5595ca91c380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca91b890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca91b960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5595ca91b1c0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5595ca91b290_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5595ca91b390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca91b460_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5595ca91b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca91b7c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca91b620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca91b550_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x5595ca91c1c0_0;
    %assign/vec4 v0x5595ca91b890_0, 0;
    %load/vec4 v0x5595ca91c2a0_0;
    %assign/vec4 v0x5595ca91b960_0, 0;
    %load/vec4 v0x5595ca91ba30_0;
    %assign/vec4 v0x5595ca91b1c0_0, 0;
    %load/vec4 v0x5595ca91bad0_0;
    %assign/vec4 v0x5595ca91b290_0, 0;
    %load/vec4 v0x5595ca91bb90_0;
    %assign/vec4 v0x5595ca91b390_0, 0;
    %load/vec4 v0x5595ca91bc70_0;
    %assign/vec4 v0x5595ca91b460_0, 0;
    %load/vec4 v0x5595ca91c020_0;
    %assign/vec4 v0x5595ca91b6f0_0, 0;
    %load/vec4 v0x5595ca91c100_0;
    %assign/vec4 v0x5595ca91b7c0_0, 0;
    %load/vec4 v0x5595ca91be30_0;
    %assign/vec4 v0x5595ca91b620_0, 0;
    %load/vec4 v0x5595ca91bd50_0;
    %assign/vec4 v0x5595ca91b550_0, 0;
T_35.5 ;
T_35.2 ;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca91b890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca91b960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5595ca91b1c0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5595ca91b290_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5595ca91b390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca91b460_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5595ca91b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca91b7c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca91b620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca91b550_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5595ca8f22e0;
T_36 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca91c6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x5595ca91c5e0_0;
    %load/vec4 v0x5595ca91c750_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x5595ca91bad0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_36.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595ca91c440_0, 0;
    %load/vec4 v0x5595ca91c020_0;
    %assign/vec4 v0x5595ca91c500_0, 0;
    %jmp T_36.5;
T_36.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca91c440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5595ca91c500_0, 0;
T_36.5 ;
T_36.2 ;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca91c440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5595ca91c500_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5595ca8eab30;
T_37 ;
    %wait E_0x5595ca919590;
    %load/vec4 v0x5595ca919630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_37.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_37.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca91a600_0, 0, 32;
    %jmp T_37.12;
T_37.0 ;
    %load/vec4 v0x5595ca91a6c0_0;
    %load/vec4 v0x5595ca91a7a0_0;
    %add;
    %store/vec4 v0x5595ca91a600_0, 0, 32;
    %jmp T_37.12;
T_37.1 ;
    %load/vec4 v0x5595ca91a6c0_0;
    %load/vec4 v0x5595ca919a80_0;
    %add;
    %store/vec4 v0x5595ca91a600_0, 0, 32;
    %jmp T_37.12;
T_37.2 ;
    %load/vec4 v0x5595ca91a6c0_0;
    %load/vec4 v0x5595ca91a7a0_0;
    %sub;
    %store/vec4 v0x5595ca91a600_0, 0, 32;
    %jmp T_37.12;
T_37.3 ;
    %load/vec4 v0x5595ca91a6c0_0;
    %load/vec4 v0x5595ca91a7a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5595ca91a600_0, 0, 32;
    %jmp T_37.12;
T_37.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5595ca91a6c0_0;
    %load/vec4 v0x5595ca91a7a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595ca91a600_0, 0, 32;
    %jmp T_37.12;
T_37.5 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5595ca91a6c0_0;
    %load/vec4 v0x5595ca91a7a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595ca91a600_0, 0, 32;
    %jmp T_37.12;
T_37.6 ;
    %load/vec4 v0x5595ca91a6c0_0;
    %load/vec4 v0x5595ca91a7a0_0;
    %xor;
    %store/vec4 v0x5595ca91a600_0, 0, 32;
    %jmp T_37.12;
T_37.7 ;
    %load/vec4 v0x5595ca91a6c0_0;
    %load/vec4 v0x5595ca91a7a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5595ca91a600_0, 0, 32;
    %jmp T_37.12;
T_37.8 ;
    %load/vec4 v0x5595ca91a6c0_0;
    %load/vec4 v0x5595ca91a7a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x5595ca91a6c0_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %pushi/vec4 32, 0, 6;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5595ca91a7a0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x5595ca91a600_0, 0, 32;
    %jmp T_37.12;
T_37.9 ;
    %load/vec4 v0x5595ca91a6c0_0;
    %load/vec4 v0x5595ca91a7a0_0;
    %or;
    %store/vec4 v0x5595ca91a600_0, 0, 32;
    %jmp T_37.12;
T_37.10 ;
    %load/vec4 v0x5595ca91a6c0_0;
    %load/vec4 v0x5595ca91a7a0_0;
    %and;
    %store/vec4 v0x5595ca91a600_0, 0, 32;
    %jmp T_37.12;
T_37.12 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x5595ca8eab30;
T_38 ;
    %wait E_0x5595ca919530;
    %load/vec4 v0x5595ca919630_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca9197f0_0, 0, 1;
    %jmp T_38.7;
T_38.0 ;
    %load/vec4 v0x5595ca91a6c0_0;
    %load/vec4 v0x5595ca91a7a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5595ca9197f0_0, 0, 1;
    %jmp T_38.7;
T_38.1 ;
    %load/vec4 v0x5595ca91a6c0_0;
    %load/vec4 v0x5595ca91a7a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x5595ca9197f0_0, 0, 1;
    %jmp T_38.7;
T_38.2 ;
    %load/vec4 v0x5595ca91a6c0_0;
    %load/vec4 v0x5595ca91a7a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x5595ca9197f0_0, 0, 1;
    %jmp T_38.7;
T_38.3 ;
    %load/vec4 v0x5595ca91a7a0_0;
    %load/vec4 v0x5595ca91a6c0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5595ca9197f0_0, 0, 1;
    %jmp T_38.7;
T_38.4 ;
    %load/vec4 v0x5595ca91a6c0_0;
    %load/vec4 v0x5595ca91a7a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x5595ca9197f0_0, 0, 1;
    %jmp T_38.7;
T_38.5 ;
    %load/vec4 v0x5595ca91a7a0_0;
    %load/vec4 v0x5595ca91a6c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5595ca9197f0_0, 0, 1;
    %jmp T_38.7;
T_38.7 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x5595ca8eab30;
T_39 ;
    %wait E_0x5595ca911460;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca91a1f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca91a880_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca919dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91a970_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca919e90_0, 0, 32;
    %load/vec4 v0x5595ca919890_0;
    %store/vec4 v0x5595ca919970_0, 0, 3;
    %load/vec4 v0x5595ca91a020_0;
    %store/vec4 v0x5595ca91a100_0, 0, 5;
    %load/vec4 v0x5595ca91a360_0;
    %load/vec4 v0x5595ca91a020_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %store/vec4 v0x5595ca91a530_0, 0, 1;
    %load/vec4 v0x5595ca91a530_0;
    %store/vec4 v0x5595ca91a2c0_0, 0, 1;
    %load/vec4 v0x5595ca919710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %jmp T_39.8;
T_39.0 ;
    %load/vec4 v0x5595ca919a80_0;
    %store/vec4 v0x5595ca91a1f0_0, 0, 32;
    %jmp T_39.8;
T_39.1 ;
    %load/vec4 v0x5595ca919c00_0;
    %store/vec4 v0x5595ca91a1f0_0, 0, 32;
    %jmp T_39.8;
T_39.2 ;
    %load/vec4 v0x5595ca919f60_0;
    %store/vec4 v0x5595ca91a1f0_0, 0, 32;
    %jmp T_39.8;
T_39.3 ;
    %load/vec4 v0x5595ca919f60_0;
    %store/vec4 v0x5595ca91a1f0_0, 0, 32;
    %jmp T_39.8;
T_39.4 ;
    %jmp T_39.8;
T_39.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca919dc0_0, 0, 1;
    %load/vec4 v0x5595ca91a600_0;
    %store/vec4 v0x5595ca919e90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca91a2c0_0, 0, 1;
    %jmp T_39.8;
T_39.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca91a970_0, 0, 1;
    %load/vec4 v0x5595ca91a7a0_0;
    %store/vec4 v0x5595ca91a880_0, 0, 32;
    %load/vec4 v0x5595ca91a600_0;
    %store/vec4 v0x5595ca919e90_0, 0, 32;
    %jmp T_39.8;
T_39.7 ;
    %load/vec4 v0x5595ca91a600_0;
    %store/vec4 v0x5595ca91a1f0_0, 0, 32;
    %jmp T_39.8;
T_39.8 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x5595ca8eab30;
T_40 ;
    %wait E_0x5595ca7db420;
    %load/vec4 v0x5595ca919710_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca919b40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca919ce0_0, 0, 32;
    %jmp T_40.3;
T_40.0 ;
    %load/vec4 v0x5595ca9197f0_0;
    %store/vec4 v0x5595ca919b40_0, 0, 1;
    %load/vec4 v0x5595ca919c00_0;
    %store/vec4 v0x5595ca919ce0_0, 0, 32;
    %jmp T_40.3;
T_40.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca919b40_0, 0, 1;
    %load/vec4 v0x5595ca91a600_0;
    %store/vec4 v0x5595ca919ce0_0, 0, 32;
    %jmp T_40.3;
T_40.3 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x5595ca8e93c0;
T_41 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca918db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x5595ca918cf0_0;
    %load/vec4 v0x5595ca918e70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x5595ca917e70_0;
    %assign/vec4 v0x5595ca918570_0, 0;
    %load/vec4 v0x5595ca918100_0;
    %assign/vec4 v0x5595ca918810_0, 0;
    %load/vec4 v0x5595ca918310_0;
    %assign/vec4 v0x5595ca9189d0_0, 0;
    %load/vec4 v0x5595ca918230_0;
    %assign/vec4 v0x5595ca9188f0_0, 0;
    %load/vec4 v0x5595ca917f50_0;
    %load/vec4 v0x5595ca9184b0_0;
    %or;
    %assign/vec4 v0x5595ca918c30_0, 0;
    %load/vec4 v0x5595ca917f50_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.4, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_41.5, 8;
T_41.4 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_41.5, 8;
 ; End of false expr.
    %blend;
T_41.5;
    %assign/vec4 v0x5595ca918b70_0, 0;
    %load/vec4 v0x5595ca918020_0;
    %assign/vec4 v0x5595ca918650_0, 0;
    %load/vec4 v0x5595ca917e70_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x5595ca918730_0, 0;
    %load/vec4 v0x5595ca9183d0_0;
    %assign/vec4 v0x5595ca918a90_0, 0;
T_41.2 ;
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5595ca918570_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5595ca918810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca9189d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca9188f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca918c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca918b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca918650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5595ca918730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca918a90_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5595ca9262b0;
T_42 ;
    %wait E_0x5595ca926810;
    %load/vec4 v0x5595ca926c30_0;
    %store/vec4 v0x5595ca926cd0_0, 0, 5;
    %load/vec4 v0x5595ca926f00_0;
    %store/vec4 v0x5595ca927030_0, 0, 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x5595ca9262b0;
T_43 ;
    %wait E_0x5595ca926790;
    %load/vec4 v0x5595ca927170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x5595ca926b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x5595ca9272e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_43.4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca926e10_0, 0, 32;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0x5595ca9268a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca926e10_0, 0, 32;
    %jmp T_43.12;
T_43.6 ;
    %load/vec4 v0x5595ca926a60_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5595ca926a60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595ca926e10_0, 0, 32;
    %jmp T_43.12;
T_43.7 ;
    %load/vec4 v0x5595ca926a60_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5595ca926a60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595ca926e10_0, 0, 32;
    %jmp T_43.12;
T_43.8 ;
    %load/vec4 v0x5595ca926a60_0;
    %store/vec4 v0x5595ca926e10_0, 0, 32;
    %jmp T_43.12;
T_43.9 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5595ca926a60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595ca926e10_0, 0, 32;
    %jmp T_43.12;
T_43.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5595ca926a60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595ca926e10_0, 0, 32;
    %jmp T_43.12;
T_43.12 ;
    %pop/vec4 1;
T_43.5 ;
    %jmp T_43.3;
T_43.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5595ca926e10_0, 0, 32;
T_43.3 ;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x5595ca926d70_0;
    %store/vec4 v0x5595ca926e10_0, 0, 32;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x5595ca9262b0;
T_44 ;
    %wait E_0x5595ca926730;
    %load/vec4 v0x5595ca927170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x5595ca926b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca927210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca9273b0_0, 0, 1;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x5595ca927170_0;
    %store/vec4 v0x5595ca927210_0, 0, 1;
    %load/vec4 v0x5595ca9272e0_0;
    %store/vec4 v0x5595ca9273b0_0, 0, 1;
T_44.3 ;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca927210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca9273b0_0, 0, 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x5595ca9262b0;
T_45 ;
    %wait E_0x5595ca9266b0;
    %load/vec4 v0x5595ca927170_0;
    %load/vec4 v0x5595ca926990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x5595ca926b60_0;
    %inv;
    %store/vec4 v0x5595ca9270d0_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca9270d0_0, 0, 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x5595ca922980;
T_46 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca923020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x5595ca922f80_0;
    %load/vec4 v0x5595ca923110_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x5595ca922db0_0;
    %assign/vec4 v0x5595ca923250_0, 0;
    %load/vec4 v0x5595ca922cc0_0;
    %assign/vec4 v0x5595ca9231b0_0, 0;
    %load/vec4 v0x5595ca922eb0_0;
    %assign/vec4 v0x5595ca9233c0_0, 0;
T_46.2 ;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca923250_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5595ca9231b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca9233c0_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5595ca931c10;
T_47 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca9340b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5595ca933c90_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5595ca933d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595ca933b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca933bd0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x5595ca933710_0;
    %assign/vec4 v0x5595ca933c90_0, 0;
    %load/vec4 v0x5595ca9337f0_0;
    %assign/vec4 v0x5595ca933d70_0, 0;
    %load/vec4 v0x5595ca933590_0;
    %assign/vec4 v0x5595ca933b10_0, 0;
    %load/vec4 v0x5595ca933650_0;
    %assign/vec4 v0x5595ca933bd0_0, 0;
    %load/vec4 v0x5595ca9334b0_0;
    %load/vec4 v0x5595ca933d70_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595ca933a50, 0, 4;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5595ca9349e0;
T_48 ;
    %wait E_0x5595ca934e90;
    %load/vec4 v0x5595ca935eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5595ca935cc0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5595ca935be0_0;
    %assign/vec4 v0x5595ca935cc0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5595ca935fb0;
T_49 ;
    %wait E_0x5595ca934e90;
    %load/vec4 v0x5595ca937640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5595ca937560_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5595ca937300_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5595ca937080_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5595ca937160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca937240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca9373e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595ca9374a0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5595ca936ee0_0;
    %assign/vec4 v0x5595ca937560_0, 0;
    %load/vec4 v0x5595ca936d40_0;
    %assign/vec4 v0x5595ca937300_0, 0;
    %load/vec4 v0x5595ca936a80_0;
    %assign/vec4 v0x5595ca937080_0, 0;
    %load/vec4 v0x5595ca936b50_0;
    %assign/vec4 v0x5595ca937160_0, 0;
    %load/vec4 v0x5595ca936c30_0;
    %assign/vec4 v0x5595ca937240_0, 0;
    %load/vec4 v0x5595ca936e20_0;
    %assign/vec4 v0x5595ca9373e0_0, 0;
    %load/vec4 v0x5595ca9377f0_0;
    %assign/vec4 v0x5595ca9374a0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5595ca935fb0;
T_50 ;
    %wait E_0x5595ca936870;
    %load/vec4 v0x5595ca937560_0;
    %store/vec4 v0x5595ca936ee0_0, 0, 5;
    %load/vec4 v0x5595ca937080_0;
    %store/vec4 v0x5595ca936a80_0, 0, 8;
    %load/vec4 v0x5595ca937160_0;
    %store/vec4 v0x5595ca936b50_0, 0, 3;
    %load/vec4 v0x5595ca9368f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_50.0, 8;
    %load/vec4 v0x5595ca937300_0;
    %addi 1, 0, 4;
    %jmp/1 T_50.1, 8;
T_50.0 ; End of true expr.
    %load/vec4 v0x5595ca937300_0;
    %jmp/0 T_50.1, 8;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0x5595ca936d40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca936c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca936e20_0, 0, 1;
    %load/vec4 v0x5595ca937560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_50.6, 6;
    %jmp T_50.7;
T_50.2 ;
    %load/vec4 v0x5595ca9374a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5595ca936ee0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca936d40_0, 0, 4;
T_50.8 ;
    %jmp T_50.7;
T_50.3 ;
    %load/vec4 v0x5595ca9368f0_0;
    %load/vec4 v0x5595ca937300_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5595ca936ee0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca936d40_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5595ca936b50_0, 0, 3;
T_50.10 ;
    %jmp T_50.7;
T_50.4 ;
    %load/vec4 v0x5595ca9368f0_0;
    %load/vec4 v0x5595ca937300_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.12, 8;
    %load/vec4 v0x5595ca9374a0_0;
    %load/vec4 v0x5595ca937080_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595ca936a80_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca936d40_0, 0, 4;
    %load/vec4 v0x5595ca937160_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_50.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5595ca936ee0_0, 0, 5;
    %jmp T_50.15;
T_50.14 ;
    %load/vec4 v0x5595ca937160_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5595ca936b50_0, 0, 3;
T_50.15 ;
T_50.12 ;
    %jmp T_50.7;
T_50.5 ;
    %load/vec4 v0x5595ca9368f0_0;
    %load/vec4 v0x5595ca937300_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.16, 8;
    %load/vec4 v0x5595ca9374a0_0;
    %load/vec4 v0x5595ca937080_0;
    %xnor/r;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x5595ca936e20_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5595ca936ee0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca936d40_0, 0, 4;
T_50.16 ;
    %jmp T_50.7;
T_50.6 ;
    %load/vec4 v0x5595ca9368f0_0;
    %load/vec4 v0x5595ca937300_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595ca936ee0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca936c30_0, 0, 1;
T_50.18 ;
    %jmp T_50.7;
T_50.7 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x5595ca93a460;
T_51 ;
    %wait E_0x5595ca934e90;
    %load/vec4 v0x5595ca93bbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5595ca93b970_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5595ca93b610_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5595ca93b6f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5595ca93b7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595ca93ba50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca93bb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca93b8b0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x5595ca93b3b0_0;
    %assign/vec4 v0x5595ca93b970_0, 0;
    %load/vec4 v0x5595ca93b040_0;
    %assign/vec4 v0x5595ca93b610_0, 0;
    %load/vec4 v0x5595ca93b0e0_0;
    %assign/vec4 v0x5595ca93b6f0_0, 0;
    %load/vec4 v0x5595ca93b1c0_0;
    %assign/vec4 v0x5595ca93b7d0_0, 0;
    %load/vec4 v0x5595ca93b490_0;
    %assign/vec4 v0x5595ca93ba50_0, 0;
    %load/vec4 v0x5595ca93b550_0;
    %assign/vec4 v0x5595ca93bb10_0, 0;
    %load/vec4 v0x5595ca93b2f0_0;
    %assign/vec4 v0x5595ca93b8b0_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x5595ca93a460;
T_52 ;
    %wait E_0x5595ca93ade0;
    %load/vec4 v0x5595ca93b970_0;
    %store/vec4 v0x5595ca93b3b0_0, 0, 5;
    %load/vec4 v0x5595ca93b6f0_0;
    %store/vec4 v0x5595ca93b0e0_0, 0, 8;
    %load/vec4 v0x5595ca93b7d0_0;
    %store/vec4 v0x5595ca93b1c0_0, 0, 3;
    %load/vec4 v0x5595ca93b8b0_0;
    %store/vec4 v0x5595ca93b2f0_0, 0, 1;
    %load/vec4 v0x5595ca93ae70_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.0, 8;
    %load/vec4 v0x5595ca93b610_0;
    %addi 1, 0, 4;
    %jmp/1 T_52.1, 8;
T_52.0 ; End of true expr.
    %load/vec4 v0x5595ca93b610_0;
    %jmp/0 T_52.1, 8;
 ; End of false expr.
    %blend;
T_52.1;
    %store/vec4 v0x5595ca93b040_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca93b550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca93b490_0, 0, 1;
    %load/vec4 v0x5595ca93b970_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %jmp T_52.7;
T_52.2 ;
    %load/vec4 v0x5595ca93bed0_0;
    %load/vec4 v0x5595ca93bb10_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5595ca93b3b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca93b040_0, 0, 4;
    %load/vec4 v0x5595ca93bd30_0;
    %store/vec4 v0x5595ca93b0e0_0, 0, 8;
    %load/vec4 v0x5595ca93bd30_0;
    %xnor/r;
    %store/vec4 v0x5595ca93b2f0_0, 0, 1;
T_52.8 ;
    %jmp T_52.7;
T_52.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca93b490_0, 0, 1;
    %load/vec4 v0x5595ca93ae70_0;
    %load/vec4 v0x5595ca93b610_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5595ca93b3b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca93b040_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5595ca93b1c0_0, 0, 3;
T_52.10 ;
    %jmp T_52.7;
T_52.4 ;
    %load/vec4 v0x5595ca93b6f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5595ca93b490_0, 0, 1;
    %load/vec4 v0x5595ca93ae70_0;
    %load/vec4 v0x5595ca93b610_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.12, 8;
    %load/vec4 v0x5595ca93b6f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5595ca93b0e0_0, 0, 8;
    %load/vec4 v0x5595ca93b7d0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5595ca93b1c0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca93b040_0, 0, 4;
    %load/vec4 v0x5595ca93b7d0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_52.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5595ca93b3b0_0, 0, 5;
T_52.14 ;
T_52.12 ;
    %jmp T_52.7;
T_52.5 ;
    %load/vec4 v0x5595ca93b8b0_0;
    %store/vec4 v0x5595ca93b490_0, 0, 1;
    %load/vec4 v0x5595ca93ae70_0;
    %load/vec4 v0x5595ca93b610_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.16, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5595ca93b3b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5595ca93b040_0, 0, 4;
T_52.16 ;
    %jmp T_52.7;
T_52.6 ;
    %load/vec4 v0x5595ca93ae70_0;
    %load/vec4 v0x5595ca93b610_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595ca93b3b0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca93b550_0, 0, 1;
T_52.18 ;
    %jmp T_52.7;
T_52.7 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x5595ca937b70;
T_53 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca93a0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5595ca939c90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5595ca939d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595ca939b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca939bd0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x5595ca939710_0;
    %assign/vec4 v0x5595ca939c90_0, 0;
    %load/vec4 v0x5595ca9397f0_0;
    %assign/vec4 v0x5595ca939d70_0, 0;
    %load/vec4 v0x5595ca939590_0;
    %assign/vec4 v0x5595ca939b10_0, 0;
    %load/vec4 v0x5595ca939650_0;
    %assign/vec4 v0x5595ca939bd0_0, 0;
    %load/vec4 v0x5595ca9394b0_0;
    %load/vec4 v0x5595ca939d70_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595ca939a50, 0, 4;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5595ca93c0b0;
T_54 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca93e800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5595ca93e410_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5595ca93e4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595ca93e080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca93e350_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x5595ca93dc80_0;
    %assign/vec4 v0x5595ca93e410_0, 0;
    %load/vec4 v0x5595ca93dd60_0;
    %assign/vec4 v0x5595ca93e4f0_0, 0;
    %load/vec4 v0x5595ca93db00_0;
    %assign/vec4 v0x5595ca93e080_0, 0;
    %load/vec4 v0x5595ca93dbc0_0;
    %assign/vec4 v0x5595ca93e350_0, 0;
    %load/vec4 v0x5595ca93da20_0;
    %load/vec4 v0x5595ca93e4f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5595ca93dfc0, 0, 4;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5595ca9344d0;
T_55 ;
    %wait E_0x5595ca934e90;
    %load/vec4 v0x5595ca93f030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca93eed0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x5595ca93ed60_0;
    %assign/vec4 v0x5595ca93eed0_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5595ca9305d0;
T_56 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca942820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5595ca942070_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5595ca941860_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5595ca941c30_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5595ca9416c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5595ca941b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5595ca942110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca9421d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca941fa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5595ca941eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca941df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5595ca941780_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5595ca941d10_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x5595ca940b30_0;
    %assign/vec4 v0x5595ca942070_0, 0;
    %load/vec4 v0x5595ca940610_0;
    %assign/vec4 v0x5595ca941860_0, 0;
    %load/vec4 v0x5595ca9407d0_0;
    %assign/vec4 v0x5595ca941c30_0, 0;
    %load/vec4 v0x5595ca940450_0;
    %assign/vec4 v0x5595ca9416c0_0, 0;
    %load/vec4 v0x5595ca9406f0_0;
    %assign/vec4 v0x5595ca941b50_0, 0;
    %load/vec4 v0x5595ca940c10_0;
    %assign/vec4 v0x5595ca942110_0, 0;
    %load/vec4 v0x5595ca940cf0_0;
    %assign/vec4 v0x5595ca9421d0_0, 0;
    %load/vec4 v0x5595ca940a70_0;
    %assign/vec4 v0x5595ca941fa0_0, 0;
    %load/vec4 v0x5595ca940990_0;
    %assign/vec4 v0x5595ca941eb0_0, 0;
    %load/vec4 v0x5595ca940f70_0;
    %assign/vec4 v0x5595ca941df0_0, 0;
    %load/vec4 v0x5595ca940530_0;
    %assign/vec4 v0x5595ca941780_0, 0;
    %load/vec4 v0x5595ca9408b0_0;
    %assign/vec4 v0x5595ca941d10_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x5595ca9305d0;
T_57 ;
    %wait E_0x5595ca931bd0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5595ca9408b0_0, 0, 8;
    %load/vec4 v0x5595ca940f70_0;
    %load/vec4 v0x5595ca9414b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x5595ca941410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %jmp T_57.7;
T_57.2 ;
    %load/vec4 v0x5595ca941270_0;
    %store/vec4 v0x5595ca9408b0_0, 0, 8;
    %jmp T_57.7;
T_57.3 ;
    %load/vec4 v0x5595ca941780_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5595ca9408b0_0, 0, 8;
    %jmp T_57.7;
T_57.4 ;
    %load/vec4 v0x5595ca941780_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5595ca9408b0_0, 0, 8;
    %jmp T_57.7;
T_57.5 ;
    %load/vec4 v0x5595ca941780_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x5595ca9408b0_0, 0, 8;
    %jmp T_57.7;
T_57.6 ;
    %load/vec4 v0x5595ca941780_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x5595ca9408b0_0, 0, 8;
    %jmp T_57.7;
T_57.7 ;
    %pop/vec4 1;
T_57.0 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x5595ca9305d0;
T_58 ;
    %wait E_0x5595ca931ad0;
    %load/vec4 v0x5595ca942070_0;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
    %load/vec4 v0x5595ca941860_0;
    %store/vec4 v0x5595ca940610_0, 0, 3;
    %load/vec4 v0x5595ca941c30_0;
    %store/vec4 v0x5595ca9407d0_0, 0, 17;
    %load/vec4 v0x5595ca9416c0_0;
    %store/vec4 v0x5595ca940450_0, 0, 17;
    %load/vec4 v0x5595ca941b50_0;
    %store/vec4 v0x5595ca9406f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca942730_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5595ca940c10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca940cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca942560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca941340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca940a70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5595ca940990_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca941620_0, 0, 1;
    %load/vec4 v0x5595ca941550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5595ca9406f0_0, 4, 1;
T_58.0 ;
    %load/vec4 v0x5595ca941df0_0;
    %inv;
    %load/vec4 v0x5595ca940f70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x5595ca9414b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v0x5595ca941410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %jmp T_58.8;
T_58.6 ;
    %load/vec4 v0x5595ca942b90_0;
    %nor/r;
    %load/vec4 v0x5595ca940db0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.9, 8;
    %load/vec4 v0x5595ca940db0_0;
    %store/vec4 v0x5595ca940c10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca940cf0_0, 0, 1;
T_58.9 ;
    %vpi_call 15 250 "$write", "%c", v0x5595ca940db0_0 {0 0 0};
    %jmp T_58.8;
T_58.7 ;
    %load/vec4 v0x5595ca942b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.11, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5595ca940c10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca940cf0_0, 0, 1;
T_58.11 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca941620_0, 0, 1;
    %vpi_call 15 259 "$display", "IO:Return" {0 0 0};
    %vpi_call 15 260 "$finish" {0 0 0};
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x5595ca941410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_58.13, 6;
    %jmp T_58.14;
T_58.13 ;
    %load/vec4 v0x5595ca9410d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca941340_0, 0, 1;
T_58.15 ;
    %load/vec4 v0x5595ca9429b0_0;
    %nor/r;
    %load/vec4 v0x5595ca9411a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca942730_0, 0, 1;
    %load/vec4 v0x5595ca942620_0;
    %store/vec4 v0x5595ca940990_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca940a70_0, 0, 1;
T_58.17 ;
    %jmp T_58.14;
T_58.14 ;
    %pop/vec4 1;
T_58.5 ;
    %jmp T_58.3;
T_58.2 ;
    %load/vec4 v0x5595ca942070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_58.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_58.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_58.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_58.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_58.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_58.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_58.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_58.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_58.27, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_58.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_58.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_58.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_58.31, 6;
    %jmp T_58.32;
T_58.19 ;
    %load/vec4 v0x5595ca9429b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca942730_0, 0, 1;
    %load/vec4 v0x5595ca942620_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_58.35, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
    %jmp T_58.36;
T_58.35 ;
    %load/vec4 v0x5595ca942620_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_58.37, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5595ca940c10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca940cf0_0, 0, 1;
T_58.37 ;
T_58.36 ;
T_58.33 ;
    %jmp T_58.32;
T_58.20 ;
    %load/vec4 v0x5595ca9429b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca942730_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5595ca940610_0, 0, 3;
    %load/vec4 v0x5595ca942620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_58.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_58.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_58.43, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_58.44, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_58.45, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_58.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_58.47, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_58.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_58.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_58.50, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5595ca9406f0_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
    %jmp T_58.52;
T_58.41 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
    %jmp T_58.52;
T_58.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
    %jmp T_58.52;
T_58.43 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
    %jmp T_58.52;
T_58.44 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
    %jmp T_58.52;
T_58.45 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
    %jmp T_58.52;
T_58.46 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
    %jmp T_58.52;
T_58.47 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
    %jmp T_58.52;
T_58.48 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
    %jmp T_58.52;
T_58.49 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
    %jmp T_58.52;
T_58.50 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5595ca940c10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca940cf0_0, 0, 1;
    %jmp T_58.52;
T_58.52 ;
    %pop/vec4 1;
T_58.39 ;
    %jmp T_58.32;
T_58.21 ;
    %load/vec4 v0x5595ca9429b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca942730_0, 0, 1;
    %load/vec4 v0x5595ca941860_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5595ca940610_0, 0, 3;
    %load/vec4 v0x5595ca941860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.55, 4;
    %load/vec4 v0x5595ca942620_0;
    %pad/u 17;
    %store/vec4 v0x5595ca9407d0_0, 0, 17;
    %jmp T_58.56;
T_58.55 ;
    %load/vec4 v0x5595ca942620_0;
    %load/vec4 v0x5595ca941c30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x5595ca9407d0_0, 0, 17;
    %load/vec4 v0x5595ca9407d0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_58.57, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_58.58, 8;
T_58.57 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_58.58, 8;
 ; End of false expr.
    %blend;
T_58.58;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
T_58.56 ;
T_58.53 ;
    %jmp T_58.32;
T_58.22 ;
    %load/vec4 v0x5595ca9429b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.59, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca942730_0, 0, 1;
    %load/vec4 v0x5595ca941c30_0;
    %subi 1, 0, 17;
    %store/vec4 v0x5595ca9407d0_0, 0, 17;
    %load/vec4 v0x5595ca942620_0;
    %store/vec4 v0x5595ca940c10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca940cf0_0, 0, 1;
    %load/vec4 v0x5595ca9407d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.61, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
T_58.61 ;
T_58.59 ;
    %jmp T_58.32;
T_58.23 ;
    %load/vec4 v0x5595ca9429b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.63, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca942730_0, 0, 1;
    %load/vec4 v0x5595ca941860_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5595ca940610_0, 0, 3;
    %load/vec4 v0x5595ca941860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.65, 4;
    %load/vec4 v0x5595ca942620_0;
    %pad/u 17;
    %store/vec4 v0x5595ca9407d0_0, 0, 17;
    %jmp T_58.66;
T_58.65 ;
    %load/vec4 v0x5595ca942620_0;
    %load/vec4 v0x5595ca941c30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x5595ca9407d0_0, 0, 17;
    %load/vec4 v0x5595ca9407d0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_58.67, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_58.68, 8;
T_58.67 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_58.68, 8;
 ; End of false expr.
    %blend;
T_58.68;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
T_58.66 ;
T_58.63 ;
    %jmp T_58.32;
T_58.24 ;
    %load/vec4 v0x5595ca9429b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.69, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca942730_0, 0, 1;
    %load/vec4 v0x5595ca941c30_0;
    %subi 1, 0, 17;
    %store/vec4 v0x5595ca9407d0_0, 0, 17;
    %load/vec4 v0x5595ca9411a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.71, 8;
    %load/vec4 v0x5595ca942620_0;
    %store/vec4 v0x5595ca940990_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca940a70_0, 0, 1;
T_58.71 ;
    %load/vec4 v0x5595ca9407d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.73, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
T_58.73 ;
T_58.69 ;
    %jmp T_58.32;
T_58.25 ;
    %load/vec4 v0x5595ca942b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.75, 8;
    %load/vec4 v0x5595ca941b50_0;
    %pad/u 8;
    %store/vec4 v0x5595ca940c10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca940cf0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
T_58.75 ;
    %jmp T_58.32;
T_58.26 ;
    %load/vec4 v0x5595ca942b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.77, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0x5595ca9407d0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5595ca940450_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
T_58.77 ;
    %jmp T_58.32;
T_58.27 ;
    %load/vec4 v0x5595ca942b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.79, 8;
    %load/vec4 v0x5595ca941c30_0;
    %subi 1, 0, 17;
    %store/vec4 v0x5595ca9407d0_0, 0, 17;
    %ix/getv 4, v0x5595ca9416c0_0;
    %load/vec4a v0x5595ca940310, 4;
    %store/vec4 v0x5595ca940c10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca940cf0_0, 0, 1;
    %load/vec4 v0x5595ca9416c0_0;
    %addi 1, 0, 17;
    %store/vec4 v0x5595ca940450_0, 0, 17;
    %load/vec4 v0x5595ca9407d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.81, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
T_58.81 ;
T_58.79 ;
    %jmp T_58.32;
T_58.28 ;
    %load/vec4 v0x5595ca9429b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.83, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca942730_0, 0, 1;
    %load/vec4 v0x5595ca941860_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5595ca940610_0, 0, 3;
    %load/vec4 v0x5595ca941860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.85, 4;
    %load/vec4 v0x5595ca942620_0;
    %pad/u 17;
    %store/vec4 v0x5595ca940450_0, 0, 17;
    %jmp T_58.86;
T_58.85 ;
    %load/vec4 v0x5595ca941860_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_58.87, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5595ca942620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5595ca9416c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595ca940450_0, 0, 17;
    %jmp T_58.88;
T_58.87 ;
    %load/vec4 v0x5595ca941860_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_58.89, 4;
    %load/vec4 v0x5595ca942620_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5595ca9416c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595ca940450_0, 0, 17;
    %jmp T_58.90;
T_58.89 ;
    %load/vec4 v0x5595ca941860_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_58.91, 4;
    %load/vec4 v0x5595ca942620_0;
    %pad/u 17;
    %store/vec4 v0x5595ca9407d0_0, 0, 17;
    %jmp T_58.92;
T_58.91 ;
    %load/vec4 v0x5595ca942620_0;
    %load/vec4 v0x5595ca941c30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5595ca9407d0_0, 0, 17;
    %load/vec4 v0x5595ca9407d0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_58.93, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_58.94, 8;
T_58.93 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_58.94, 8;
 ; End of false expr.
    %blend;
T_58.94;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
T_58.92 ;
T_58.90 ;
T_58.88 ;
T_58.86 ;
T_58.83 ;
    %jmp T_58.32;
T_58.29 ;
    %load/vec4 v0x5595ca941c30_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.95, 8;
    %load/vec4 v0x5595ca941c30_0;
    %subi 1, 0, 17;
    %store/vec4 v0x5595ca9407d0_0, 0, 17;
    %jmp T_58.96;
T_58.95 ;
    %load/vec4 v0x5595ca942b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.97, 8;
    %load/vec4 v0x5595ca941c30_0;
    %subi 1, 0, 17;
    %store/vec4 v0x5595ca9407d0_0, 0, 17;
    %load/vec4 v0x5595ca9423a0_0;
    %store/vec4 v0x5595ca940c10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca940cf0_0, 0, 1;
    %load/vec4 v0x5595ca9416c0_0;
    %addi 1, 0, 17;
    %store/vec4 v0x5595ca940450_0, 0, 17;
    %load/vec4 v0x5595ca9407d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.99, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
T_58.99 ;
T_58.97 ;
T_58.96 ;
    %jmp T_58.32;
T_58.30 ;
    %load/vec4 v0x5595ca9429b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca942730_0, 0, 1;
    %load/vec4 v0x5595ca941860_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5595ca940610_0, 0, 3;
    %load/vec4 v0x5595ca941860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.103, 4;
    %load/vec4 v0x5595ca942620_0;
    %pad/u 17;
    %store/vec4 v0x5595ca940450_0, 0, 17;
    %jmp T_58.104;
T_58.103 ;
    %load/vec4 v0x5595ca941860_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_58.105, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5595ca942620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5595ca9416c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595ca940450_0, 0, 17;
    %jmp T_58.106;
T_58.105 ;
    %load/vec4 v0x5595ca941860_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_58.107, 4;
    %load/vec4 v0x5595ca942620_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5595ca9416c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5595ca940450_0, 0, 17;
    %jmp T_58.108;
T_58.107 ;
    %load/vec4 v0x5595ca941860_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_58.109, 4;
    %load/vec4 v0x5595ca942620_0;
    %pad/u 17;
    %store/vec4 v0x5595ca9407d0_0, 0, 17;
    %jmp T_58.110;
T_58.109 ;
    %load/vec4 v0x5595ca942620_0;
    %load/vec4 v0x5595ca941c30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x5595ca9407d0_0, 0, 17;
    %load/vec4 v0x5595ca9407d0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_58.111, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_58.112, 8;
T_58.111 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_58.112, 8;
 ; End of false expr.
    %blend;
T_58.112;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
T_58.110 ;
T_58.108 ;
T_58.106 ;
T_58.104 ;
T_58.101 ;
    %jmp T_58.32;
T_58.31 ;
    %load/vec4 v0x5595ca9429b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.113, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca942730_0, 0, 1;
    %load/vec4 v0x5595ca941c30_0;
    %subi 1, 0, 17;
    %store/vec4 v0x5595ca9407d0_0, 0, 17;
    %load/vec4 v0x5595ca9416c0_0;
    %addi 1, 0, 17;
    %store/vec4 v0x5595ca940450_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca942560_0, 0, 1;
    %load/vec4 v0x5595ca9407d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.115, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5595ca940b30_0, 0, 5;
T_58.115 ;
T_58.113 ;
    %jmp T_58.32;
T_58.32 ;
    %pop/vec4 1;
T_58.3 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x5595ca8d0570;
T_59 ;
    %wait E_0x5595ca7dd740;
    %load/vec4 v0x5595ca945ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595ca9472f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5595ca947390_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5595ca947390_0, 0;
    %load/vec4 v0x5595ca947390_0;
    %assign/vec4 v0x5595ca9472f0_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5595ca8d0570;
T_60 ;
    %wait E_0x5595ca7db010;
    %load/vec4 v0x5595ca9468a0_0;
    %assign/vec4 v0x5595ca946ff0_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0x5595ca8cee00;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca9474c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595ca947580_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_61.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_61.1, 5;
    %jmp/1 T_61.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x5595ca9474c0_0;
    %nor/r;
    %store/vec4 v0x5595ca9474c0_0, 0, 1;
    %jmp T_61.0;
T_61.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595ca947580_0, 0, 1;
T_61.2 ;
    %delay 1000, 0;
    %load/vec4 v0x5595ca9474c0_0;
    %nor/r;
    %store/vec4 v0x5595ca9474c0_0, 0, 1;
    %jmp T_61.2;
    %vpi_call 3 25 "$finish" {0 0 0};
    %end;
    .thread T_61;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "common/block_ram/block_ram.v";
    "../sim/testbench.v";
    "riscv_top.v";
    "cpu.v";
    "midregs.v";
    "ex.v";
    "id.v";
    "if.v";
    "memctrl.v";
    "mem.v";
    "pc_reg.v";
    "regs.v";
    "stallbus.v";
    "hci.v";
    "common/fifo/fifo.v";
    "common/uart/uart.v";
    "common/uart/uart_baud_clk.v";
    "common/uart/uart_rx.v";
    "common/uart/uart_tx.v";
    "ram.v";
