git clone --depth 1 --no-tags https://github.com/callkodakwolf/LC3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25615569
git clone --depth 1 --no-tags https://github.com/yinhsunhuang/DCLabExp3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26742647
git clone --depth 1 --no-tags https://github.com/james-sakalaukus/prettyVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30576714
git clone --depth 1 --no-tags https://github.com/trevordblack/NewLondo16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30209413
git clone --depth 1 --no-tags https://github.com/bypeng/rivyera_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30970444
git clone --depth 1 --no-tags https://github.com/athranzara/nf10_sram_oq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30761016
git clone --depth 1 --no-tags https://github.com/floryst/fpga-mandebrot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30445041
git clone --depth 1 --no-tags https://github.com/minhla1215/ee254_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27344251
git clone --depth 1 --no-tags https://github.com/samakshkapoor92/microprocessor-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31298668
git clone --depth 1 --no-tags https://github.com/dreamgod/source.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26211606
git clone --depth 1 --no-tags https://github.com/Zeroimpulse/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30606681
git clone --depth 1 --no-tags https://github.com/kruczjak/tc_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28972776
git clone --depth 1 --no-tags https://github.com/schordas/FPGAAsteroids.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25414136
git clone --depth 1 --no-tags https://github.com/Data-Stream-Compression-Encryption/control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29933227
git clone --depth 1 --no-tags https://github.com/newpage1/Toeplitz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29713452
git clone --depth 1 --no-tags https://github.com/luooove/FPGA_test_myboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29776191
git clone --depth 1 --no-tags https://github.com/luooove/iClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29776431
git clone --depth 1 --no-tags https://github.com/Arionith/SignLanguage-glove.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29312047
git clone --depth 1 --no-tags https://github.com/pdelbarba/EECS301FINAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27643895
git clone --depth 1 --no-tags https://github.com/alexanderkoumis/verilog-factorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30314947
git clone --depth 1 --no-tags https://github.com/ziphain/lab04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25957654
git clone --depth 1 --no-tags https://github.com/Styxx/ECE156A-F14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26580360
git clone --depth 1 --no-tags https://github.com/blisc/ECE352_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26692026
git clone --depth 1 --no-tags https://github.com/darklord1310/AdvancedTestBench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26525483
git clone --depth 1 --no-tags https://github.com/hosoken/KEK_seminar_board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28501061
git clone --depth 1 --no-tags https://github.com/backpropper/Realtime-Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30472083
git clone --depth 1 --no-tags https://github.com/tmckenn2/PCM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27516651
git clone --depth 1 --no-tags https://github.com/EEC181visionaries/Lab-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30948881
git clone --depth 1 --no-tags https://github.com/trialmost/SeqGen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27946490
git clone --depth 1 --no-tags https://github.com/mygamelife/microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28048829
git clone --depth 1 --no-tags https://github.com/geekx63/makeCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29420951
git clone --depth 1 --no-tags https://github.com/LoweReception/VirtualAnalogSynth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29843656
git clone --depth 1 --no-tags https://github.com/seanogden/ECE5760Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30052997
git clone --depth 1 --no-tags https://github.com/tyly324/Educational-16-bit-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30156696
git clone --depth 1 --no-tags https://github.com/augustayu/VGA-moving-rectangle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27877081
git clone --depth 1 --no-tags https://github.com/spetrech/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29193514
git clone --depth 1 --no-tags https://github.com/ajitpunj/181-lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29177049
git clone --depth 1 --no-tags https://github.com/jingjing3/ECE492_Group4_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30213887
git clone --depth 1 --no-tags https://github.com/k-langer/MipsForFun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30199720
git clone --depth 1 --no-tags https://github.com/FujiiNoritsugu/Parallella_L_chika.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30477706
git clone --depth 1 --no-tags https://github.com/WaterSplash9/lab_1_spring_2013.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27781774
git clone --depth 1 --no-tags https://github.com/ldes89150/2014_logic_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27055737
git clone --depth 1 --no-tags https://github.com/RachanaRajSunku/C-like-program-converted-to-a-custom-Verilog-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26655680
git clone --depth 1 --no-tags https://github.com/wgwozdz/Spartan_Keyboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26692587
git clone --depth 1 --no-tags https://github.com/manfred-exz/game-with-simple-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26051696
git clone --depth 1 --no-tags https://github.com/mannyp296/Double_Bus_4-Bit_RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26389945
git clone --depth 1 --no-tags https://github.com/kavanbhavin/microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25900631
git clone --depth 1 --no-tags https://github.com/v3tech/R7Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25951325
git clone --depth 1 --no-tags https://github.com/shawn3298317/DCLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31471916
git clone --depth 1 --no-tags https://github.com/matheuswhite/Calculadoraverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27339591
git clone --depth 1 --no-tags https://github.com/yunhsincynthiachen/CompArchMP3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27410675
git clone --depth 1 --no-tags https://github.com/krishnagupta21/howfastcanyoubinary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27468605
git clone --depth 1 --no-tags https://github.com/trialmost/DigitalClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27801156
git clone --depth 1 --no-tags https://github.com/AndressaM/ProjetoULA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27916428
git clone --depth 1 --no-tags https://github.com/mshaklunov/usb_devtrsac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28745888
git clone --depth 1 --no-tags https://github.com/qsjiang/gitignoreTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30560304
git clone --depth 1 --no-tags https://github.com/thepingas/waveforms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29910352
git clone --depth 1 --no-tags https://github.com/runnersaw/FPGAGuitar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27874521
git clone --depth 1 --no-tags https://github.com/vsilantiev/SPEC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28149312
git clone --depth 1 --no-tags https://github.com/Alexoner/RiscCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27760310
git clone --depth 1 --no-tags https://github.com/emilf/Nexys3VerilogCalc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27868950
git clone --depth 1 --no-tags https://github.com/willyzha/ELEC3500Group3ToW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31610935
git clone --depth 1 --no-tags https://github.com/geconom/ASSISTGLOVE_A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31422485
git clone --depth 1 --no-tags https://github.com/yulongpei/SHA1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31509234
git clone --depth 1 --no-tags https://github.com/abhibhad/sp15ee382v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30948812
git clone --depth 1 --no-tags https://github.com/yousufzu/cse341.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30987609
git clone --depth 1 --no-tags https://github.com/winslomb/EECE6013.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30625926
git clone --depth 1 --no-tags https://github.com/jimmyu219/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28892071
git clone --depth 1 --no-tags https://github.com/waynezmc/simplecpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29080934
git clone --depth 1 --no-tags https://github.com/Yuji-Kosugi/sysele.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29160332
git clone --depth 1 --no-tags https://github.com/gxliu/OpenRISC-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30815704
git clone --depth 1 --no-tags https://github.com/sguan28/lab6engr100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31078147
git clone --depth 1 --no-tags https://github.com/saiyan86/lab7_usb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25442384
git clone --depth 1 --no-tags https://github.com/talaberg/ReAL1-Meres1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25430380
git clone --depth 1 --no-tags https://github.com/jacobkingery/CA14MP2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25557499
git clone --depth 1 --no-tags https://github.com/mtolly/CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28240826
git clone --depth 1 --no-tags https://github.com/HectorTorres/Verilog-ceti-tonala.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29415616
git clone --depth 1 --no-tags https://github.com/yinuoli1114/0409_Verilog_YinuoLi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29371727
git clone --depth 1 --no-tags https://github.com/samlnx03/ed1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27240203
git clone --depth 1 --no-tags https://github.com/hellokenlee/EmbeddedSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27528605
git clone --depth 1 --no-tags https://github.com/Monkei/2014-Dlab-FPGAlab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28464916
git clone --depth 1 --no-tags https://github.com/blueworrybear/VLSI_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25949098
git clone --depth 1 --no-tags https://github.com/archa347/csc142termproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27011660
git clone --depth 1 --no-tags https://github.com/Supergrindstone/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28012405
git clone --depth 1 --no-tags https://github.com/andrewlin16/c16-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27985392
git clone --depth 1 --no-tags https://github.com/jjceball/140LCSE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27905180
git clone --depth 1 --no-tags https://github.com/saitronics/overallmodule.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27050354
git clone --depth 1 --no-tags https://github.com/kimjin14/work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27193713
git clone --depth 1 --no-tags https://github.com/myrrlyn/DigitalSystemsProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26974764
git clone --depth 1 --no-tags https://github.com/ziphain/lab06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27221147
git clone --depth 1 --no-tags https://github.com/Gnnng/multi_cycle_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25919506
git clone --depth 1 --no-tags https://github.com/WenyuChang/DigitalCircuitImplementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25907615
git clone --depth 1 --no-tags https://github.com/ziphain/lab05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26674130
git clone --depth 1 --no-tags https://github.com/rbarzic/edn_2015_01_12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29258757
git clone --depth 1 --no-tags https://github.com/gautamad/ECE551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30576555
git clone --depth 1 --no-tags https://github.com/abusaude/codingground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30276803
git clone --depth 1 --no-tags https://github.com/Grimmpdx/ece585_finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31187774
git clone --depth 1 --no-tags https://github.com/vaishraman/lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31078043
git clone --depth 1 --no-tags https://github.com/agsimeonov/cse490.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31353669
