<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/arm/disassembler_arm.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="compiledIC_arm.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="frame_arm.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/arm/disassembler_arm.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
16  * 2 along with this work; if not, write to the Free Software Foundation,
17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
18  *
19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
20  * or visit www.oracle.com if you need additional information or have any
21  * questions.
22  *
23  */
24 
25 #ifndef CPU_ARM_DISASSEMBLER_ARM_HPP
26 #define CPU_ARM_DISASSEMBLER_ARM_HPP
27 
28   static int pd_instruction_alignment() {
29     return sizeof(int);
30   }
31 
32   static const char* pd_cpu_opts() {
33     return &quot;&quot;;
34   }
35 




















36 #endif // CPU_ARM_DISASSEMBLER_ARM_HPP
</pre>
</td>
<td>
<hr />
<pre>
16  * 2 along with this work; if not, write to the Free Software Foundation,
17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
18  *
19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
20  * or visit www.oracle.com if you need additional information or have any
21  * questions.
22  *
23  */
24 
25 #ifndef CPU_ARM_DISASSEMBLER_ARM_HPP
26 #define CPU_ARM_DISASSEMBLER_ARM_HPP
27 
28   static int pd_instruction_alignment() {
29     return sizeof(int);
30   }
31 
32   static const char* pd_cpu_opts() {
33     return &quot;&quot;;
34   }
35 
<span class="line-added">36   // Returns address of n-th instruction preceding addr,</span>
<span class="line-added">37   // NULL if no preceding instruction can be found.</span>
<span class="line-added">38   // On ARM, we assume a constant instruction length.</span>
<span class="line-added">39   // It might be beneficial to check &quot;is_readable&quot; as we do on ppc and s390.</span>
<span class="line-added">40   static address find_prev_instr(address addr, int n_instr) {</span>
<span class="line-added">41     return addr - Assembler::InstructionSize*n_instr;</span>
<span class="line-added">42   }</span>
<span class="line-added">43 </span>
<span class="line-added">44   // special-case instruction decoding.</span>
<span class="line-added">45   // There may be cases where the binutils disassembler doesn&#39;t do</span>
<span class="line-added">46   // the perfect job. In those cases, decode_instruction0 may kick in</span>
<span class="line-added">47   // and do it right.</span>
<span class="line-added">48   // If nothing had to be done, just return &quot;here&quot;, otherwise return &quot;here + instr_len(here)&quot;</span>
<span class="line-added">49   static address decode_instruction0(address here, outputStream* st, address virtual_begin = NULL) {</span>
<span class="line-added">50     return here;</span>
<span class="line-added">51   }</span>
<span class="line-added">52 </span>
<span class="line-added">53   // platform-specific instruction annotations (like value of loaded constants)</span>
<span class="line-added">54   static void annotate(address pc, outputStream* st) { };</span>
<span class="line-added">55 </span>
56 #endif // CPU_ARM_DISASSEMBLER_ARM_HPP
</pre>
</td>
</tr>
</table>
<center><a href="compiledIC_arm.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="frame_arm.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>