###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        23104   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        17818   # Number of read row buffer hits
num_read_cmds                  =        23104   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         5306   # Number of ACT commands
num_pre_cmds                   =         5294   # Number of PRE commands
num_ondemand_pres              =         1189   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2864135   # Cyles of rank active rank.0
rank_active_cycles.1           =      2191563   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7135865   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7808437   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        21095   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          295   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           37   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           31   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           18   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           11   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           15   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           11   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            9   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1579   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         8511   # Read request latency (cycles)
read_latency[40-59]            =         4883   # Read request latency (cycles)
read_latency[60-79]            =         1956   # Read request latency (cycles)
read_latency[80-99]            =          830   # Read request latency (cycles)
read_latency[100-119]          =          626   # Read request latency (cycles)
read_latency[120-139]          =          566   # Read request latency (cycles)
read_latency[140-159]          =          414   # Read request latency (cycles)
read_latency[160-179]          =          339   # Read request latency (cycles)
read_latency[180-199]          =          360   # Read request latency (cycles)
read_latency[200-]             =         4619   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  9.31553e+07   # Read energy
act_energy                     =  1.45172e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.42522e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.74805e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.78722e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.36754e+09   # Active standby energy rank.1
average_read_latency           =      153.894   # Average read request latency (cycles)
average_interarrival           =      432.809   # Average request interarrival latency (cycles)
total_energy                   =  1.11403e+10   # Total energy (pJ)
average_power                  =      1114.03   # Average power (mW)
average_bandwidth              =     0.197154   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        19987   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        15639   # Number of read row buffer hits
num_read_cmds                  =        19987   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4357   # Number of ACT commands
num_pre_cmds                   =         4345   # Number of PRE commands
num_ondemand_pres              =           99   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2457390   # Cyles of rank active rank.0
rank_active_cycles.1           =      2302631   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7542610   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7697369   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        17914   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          333   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           82   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           45   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           25   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            9   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           14   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           14   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            8   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1537   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         8674   # Read request latency (cycles)
read_latency[40-59]            =         5300   # Read request latency (cycles)
read_latency[60-79]            =         1558   # Read request latency (cycles)
read_latency[80-99]            =          753   # Read request latency (cycles)
read_latency[100-119]          =          598   # Read request latency (cycles)
read_latency[120-139]          =          432   # Read request latency (cycles)
read_latency[140-159]          =          361   # Read request latency (cycles)
read_latency[160-179]          =          315   # Read request latency (cycles)
read_latency[180-199]          =          209   # Read request latency (cycles)
read_latency[200-]             =         1787   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  8.05876e+07   # Read energy
act_energy                     =  1.19208e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.62045e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.69474e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.53341e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.43684e+09   # Active standby energy rank.1
average_read_latency           =      83.3894   # Average read request latency (cycles)
average_interarrival           =      500.306   # Average request interarrival latency (cycles)
total_energy                   =  1.10826e+10   # Total energy (pJ)
average_power                  =      1108.26   # Average power (mW)
average_bandwidth              =     0.170556   # Average bandwidth
