[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PackedArrayHighConn/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 170
LIB: work
FILE: ${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv
n<> u<169> t<Top_level_rule> c<1> l<1:1> el<63:3>
  n<> u<1> t<Null_rule> p<169> s<168> l<1:1>
  n<> u<168> t<Source_text> p<169> c<48> l<1:1> el<18:16>
    n<> u<48> t<Description> p<168> c<47> s<68> l<1:1> el<6:34>
      n<> u<47> t<Package_declaration> p<48> c<2> l<1:1> el<6:34>
        n<> u<2> t<PACKAGE> p<47> s<3> l<1:1> el<1:8>
        n<prim_pad_wrapper_pkg> u<3> t<STRING_CONST> p<47> s<27> l<1:9> el<1:29>
        n<> u<27> t<Package_item> p<47> c<26> s<44> l<2:3> el<4:16>
          n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<2:3> el<4:16>
            n<> u<25> t<Data_declaration> p<26> c<24> l<2:3> el<4:16>
              n<> u<24> t<Type_declaration> p<25> c<22> l<2:3> el<4:16>
                n<> u<22> t<Data_type> p<24> c<15> s<23> l<2:11> el<4:4>
                  n<> u<15> t<Enum_base_type> p<22> c<4> s<21> l<2:16> el<2:27>
                    n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<2:16> el<2:21>
                    n<> u<14> t<Packed_dimension> p<15> c<13> l<2:22> el<2:27>
                      n<> u<13> t<Constant_range> p<14> c<8> l<2:23> el<2:26>
                        n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<2:23> el<2:24>
                          n<> u<7> t<Constant_primary> p<8> c<6> l<2:23> el<2:24>
                            n<> u<6> t<Primary_literal> p<7> c<5> l<2:23> el<2:24>
                              n<2> u<5> t<INT_CONST> p<6> l<2:23> el<2:24>
                        n<> u<12> t<Constant_expression> p<13> c<11> l<2:25> el<2:26>
                          n<> u<11> t<Constant_primary> p<12> c<10> l<2:25> el<2:26>
                            n<> u<10> t<Primary_literal> p<11> c<9> l<2:25> el<2:26>
                              n<0> u<9> t<INT_CONST> p<10> l<2:25> el<2:26>
                  n<> u<21> t<Enum_name_declaration> p<22> c<16> l<3:5> el<3:20>
                    n<BidirStd> u<16> t<STRING_CONST> p<21> s<20> l<3:5> el<3:13>
                    n<> u<20> t<Constant_expression> p<21> c<19> l<3:16> el<3:20>
                      n<> u<19> t<Constant_primary> p<20> c<18> l<3:16> el<3:20>
                        n<> u<18> t<Primary_literal> p<19> c<17> l<3:16> el<3:20>
                          n<3'h0> u<17> t<INT_CONST> p<18> l<3:16> el<3:20>
                n<pad_type_e> u<23> t<STRING_CONST> p<24> l<4:5> el<4:15>
        n<> u<44> t<Package_item> p<47> c<43> s<46> l<5:3> el<5:33>
          n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<5:3> el<5:33>
            n<> u<42> t<Data_declaration> p<43> c<41> l<5:3> el<5:33>
              n<> u<41> t<Type_declaration> p<42> c<39> l<5:3> el<5:33>
                n<> u<39> t<Data_type> p<41> c<28> s<40> l<5:11> el<5:22>
                  n<> u<28> t<IntVec_TypeLogic> p<39> s<38> l<5:11> el<5:16>
                  n<> u<38> t<Packed_dimension> p<39> c<37> l<5:17> el<5:22>
                    n<> u<37> t<Constant_range> p<38> c<32> l<5:18> el<5:21>
                      n<> u<32> t<Constant_expression> p<37> c<31> s<36> l<5:18> el<5:19>
                        n<> u<31> t<Constant_primary> p<32> c<30> l<5:18> el<5:19>
                          n<> u<30> t<Primary_literal> p<31> c<29> l<5:18> el<5:19>
                            n<7> u<29> t<INT_CONST> p<30> l<5:18> el<5:19>
                      n<> u<36> t<Constant_expression> p<37> c<35> l<5:20> el<5:21>
                        n<> u<35> t<Constant_primary> p<36> c<34> l<5:20> el<5:21>
                          n<> u<34> t<Primary_literal> p<35> c<33> l<5:20> el<5:21>
                            n<0> u<33> t<INT_CONST> p<34> l<5:20> el<5:21>
                n<pad_pok_t> u<40> t<STRING_CONST> p<41> l<5:23> el<5:32>
        n<> u<46> t<ENDPACKAGE> p<47> s<45> l<6:1> el<6:11>
        n<prim_pad_wrapper_pkg> u<45> t<STRING_CONST> p<47> l<6:14> el<6:34>
    n<> u<68> t<Description> p<168> c<67> s<167> l<8:1> el<10:29>
      n<> u<67> t<Module_declaration> p<68> c<64> l<8:1> el<10:29>
        n<> u<64> t<Module_ansi_header> p<67> c<49> s<66> l<8:1> el<9:59>
          n<module> u<49> t<Module_keyword> p<64> s<50> l<8:1> el<8:7>
          n<prim_pad_wrapper> u<50> t<STRING_CONST> p<64> s<54> l<8:8> el<8:24>
          n<> u<54> t<Package_import_declaration_list> p<64> c<53> s<63> l<9:3> el<9:34>
            n<> u<53> t<Package_import_declaration> p<54> c<52> l<9:3> el<9:34>
              n<> u<52> t<Package_import_item> p<53> c<51> l<9:10> el<9:33>
                n<prim_pad_wrapper_pkg> u<51> t<STRING_CONST> p<52> l<9:10> el<9:30>
          n<> u<63> t<Port_declaration_list> p<64> c<62> l<9:35> el<9:58>
            n<> u<62> t<Ansi_port_declaration> p<63> c<60> l<9:36> el<9:57>
              n<> u<60> t<Net_port_header> p<62> c<55> s<61> l<9:36> el<9:51>
                n<> u<55> t<PortDir_Inp> p<60> s<59> l<9:36> el<9:41>
                n<> u<59> t<Net_port_type> p<60> c<58> l<9:42> el<9:51>
                  n<> u<58> t<Data_type_or_implicit> p<59> c<57> l<9:42> el<9:51>
                    n<pad_pok_t> u<57> t<Data_type> p<58> c<56> l<9:42> el<9:51>
                      n<pad_pok_t> u<56> t<STRING_CONST> p<57> l<9:42> el<9:51>
              n<pok_i> u<61> t<STRING_CONST> p<62> l<9:52> el<9:57>
        n<> u<66> t<ENDMODULE> p<67> s<65> l<10:1> el<10:10>
        n<prim_pad_wrapper> u<65> t<STRING_CONST> p<67> l<10:13> el<10:29>
    n<> u<167> t<Description> p<168> c<166> l<12:1> el<18:16>
      n<> u<166> t<Module_declaration> p<167> c<111> l<12:1> el<18:16>
        n<> u<111> t<Module_nonansi_header> p<166> c<69> s<134> l<12:1> el<13:84>
          n<module> u<69> t<Module_keyword> p<111> s<70> l<12:1> el<12:7>
          n<dut> u<70> t<STRING_CONST> p<111> s<74> l<12:8> el<12:11>
          n<> u<74> t<Package_import_declaration_list> p<111> c<73> s<109> l<13:3> el<13:34>
            n<> u<73> t<Package_import_declaration> p<74> c<72> l<13:3> el<13:34>
              n<> u<72> t<Package_import_item> p<73> c<71> l<13:10> el<13:33>
                n<prim_pad_wrapper_pkg> u<71> t<STRING_CONST> p<72> l<13:10> el<13:30>
          n<> u<109> t<Parameter_port_list> p<111> c<108> s<110> l<13:35> el<13:80>
            n<> u<108> t<Parameter_port_declaration> p<109> c<107> l<13:37> el<13:79>
              n<> u<107> t<Parameter_declaration> p<108> c<97> l<13:37> el<13:79>
                n<> u<97> t<Data_type_or_implicit> p<107> c<96> s<106> l<13:47> el<13:63>
                  n<> u<96> t<Data_type> p<97> c<75> l<13:47> el<13:63>
                    n<> u<75> t<IntVec_TypeLogic> p<96> s<85> l<13:47> el<13:52>
                    n<> u<85> t<Packed_dimension> p<96> c<84> s<95> l<13:53> el<13:58>
                      n<> u<84> t<Constant_range> p<85> c<79> l<13:54> el<13:57>
                        n<> u<79> t<Constant_expression> p<84> c<78> s<83> l<13:54> el<13:55>
                          n<> u<78> t<Constant_primary> p<79> c<77> l<13:54> el<13:55>
                            n<> u<77> t<Primary_literal> p<78> c<76> l<13:54> el<13:55>
                              n<0> u<76> t<INT_CONST> p<77> l<13:54> el<13:55>
                        n<> u<83> t<Constant_expression> p<84> c<82> l<13:56> el<13:57>
                          n<> u<82> t<Constant_primary> p<83> c<81> l<13:56> el<13:57>
                            n<> u<81> t<Primary_literal> p<82> c<80> l<13:56> el<13:57>
                              n<0> u<80> t<INT_CONST> p<81> l<13:56> el<13:57>
                    n<> u<95> t<Packed_dimension> p<96> c<94> l<13:58> el<13:63>
                      n<> u<94> t<Constant_range> p<95> c<89> l<13:59> el<13:62>
                        n<> u<89> t<Constant_expression> p<94> c<88> s<93> l<13:59> el<13:60>
                          n<> u<88> t<Constant_primary> p<89> c<87> l<13:59> el<13:60>
                            n<> u<87> t<Primary_literal> p<88> c<86> l<13:59> el<13:60>
                              n<1> u<86> t<INT_CONST> p<87> l<13:59> el<13:60>
                        n<> u<93> t<Constant_expression> p<94> c<92> l<13:61> el<13:62>
                          n<> u<92> t<Constant_primary> p<93> c<91> l<13:61> el<13:62>
                            n<> u<91> t<Primary_literal> p<92> c<90> l<13:61> el<13:62>
                              n<0> u<90> t<INT_CONST> p<91> l<13:61> el<13:62>
                n<> u<106> t<Param_assignment_list> p<107> c<105> l<13:64> el<13:79>
                  n<> u<105> t<Param_assignment> p<106> c<98> l<13:64> el<13:79>
                    n<DioPadBank> u<98> t<STRING_CONST> p<105> s<104> l<13:64> el<13:74>
                    n<> u<104> t<Constant_param_expression> p<105> c<103> l<13:77> el<13:79>
                      n<> u<103> t<Constant_mintypmax_expression> p<104> c<102> l<13:77> el<13:79>
                        n<> u<102> t<Constant_expression> p<103> c<101> l<13:77> el<13:79>
                          n<> u<101> t<Constant_primary> p<102> c<100> l<13:77> el<13:79>
                            n<> u<100> t<Primary_literal> p<101> c<99> l<13:77> el<13:79>
                              n<> u<99> t<Number_Tick0> p<100> l<13:77> el<13:79>
          n<> u<110> t<Port_list> p<111> l<13:81> el<13:83>
        n<> u<134> t<Module_item> p<166> c<133> s<163> l<14:3> el<14:27>
          n<> u<133> t<Non_port_module_item> p<134> c<132> l<14:3> el<14:27>
            n<> u<132> t<Module_or_generate_item> p<133> c<131> l<14:3> el<14:27>
              n<> u<131> t<Module_common_item> p<132> c<130> l<14:3> el<14:27>
                n<> u<130> t<Module_or_generate_item_declaration> p<131> c<129> l<14:3> el<14:27>
                  n<> u<129> t<Package_or_generate_item_declaration> p<130> c<128> l<14:3> el<14:27>
                    n<> u<128> t<Data_declaration> p<129> c<127> l<14:3> el<14:27>
                      n<> u<127> t<Variable_declaration> p<128> c<123> l<14:3> el<14:27>
                        n<pad_pok_t> u<123> t<Data_type> p<127> c<112> s<126> l<14:3> el<14:18>
                          n<pad_pok_t> u<112> t<STRING_CONST> p<123> s<122> l<14:3> el<14:12>
                          n<> u<122> t<Packed_dimension> p<123> c<121> l<14:13> el<14:18>
                            n<> u<121> t<Constant_range> p<122> c<116> l<14:14> el<14:17>
                              n<> u<116> t<Constant_expression> p<121> c<115> s<120> l<14:14> el<14:15>
                                n<> u<115> t<Constant_primary> p<116> c<114> l<14:14> el<14:15>
                                  n<> u<114> t<Primary_literal> p<115> c<113> l<14:14> el<14:15>
                                    n<3> u<113> t<INT_CONST> p<114> l<14:14> el<14:15>
                              n<> u<120> t<Constant_expression> p<121> c<119> l<14:16> el<14:17>
                                n<> u<119> t<Constant_primary> p<120> c<118> l<14:16> el<14:17>
                                  n<> u<118> t<Primary_literal> p<119> c<117> l<14:16> el<14:17>
                                    n<0> u<117> t<INT_CONST> p<118> l<14:16> el<14:17>
                        n<> u<126> t<Variable_decl_assignment_list> p<127> c<125> l<14:19> el<14:26>
                          n<> u<125> t<Variable_decl_assignment> p<126> c<124> l<14:19> el<14:26>
                            n<pad_pok> u<124> t<STRING_CONST> p<125> l<14:19> el<14:26>
        n<> u<163> t<Module_item> p<166> c<162> s<165> l<15:3> el<17:5>
          n<> u<162> t<Non_port_module_item> p<163> c<161> l<15:3> el<17:5>
            n<> u<161> t<Module_or_generate_item> p<162> c<160> l<15:3> el<17:5>
              n<> u<160> t<Module_instantiation> p<161> c<135> l<15:3> el<17:5>
                n<prim_pad_wrapper> u<135> t<STRING_CONST> p<160> s<159> l<15:3> el<15:19>
                n<> u<159> t<Hierarchical_instance> p<160> c<137> l<15:20> el<17:4>
                  n<> u<137> t<Name_of_instance> p<159> c<136> s<158> l<15:20> el<15:29>
                    n<u_dio_pad> u<136> t<STRING_CONST> p<137> l<15:20> el<15:29>
                  n<> u<158> t<Port_connection_list> p<159> c<157> l<16:5> el<16:45>
                    n<> u<157> t<Named_port_connection> p<158> c<138> l<16:5> el<16:45>
                      n<pok_i> u<138> t<STRING_CONST> p<157> s<155> l<16:6> el<16:11>
                      n<> u<155> t<OPEN_PARENS> p<157> s<154> l<16:17> el<16:18>
                      n<> u<154> t<Expression> p<157> c<153> s<156> l<16:19> el<16:41>
                        n<> u<153> t<Primary> p<154> c<152> l<16:19> el<16:41>
                          n<> u<152> t<Complex_func_call> p<153> c<139> l<16:19> el<16:41>
                            n<pad_pok> u<139> t<STRING_CONST> p<152> s<151> l<16:19> el<16:26>
                            n<> u<151> t<Select> p<152> c<150> l<16:26> el<16:41>
                              n<> u<150> t<Bit_select> p<151> c<149> l<16:26> el<16:41>
                                n<> u<149> t<Expression> p<150> c<148> l<16:27> el<16:40>
                                  n<> u<148> t<Primary> p<149> c<147> l<16:27> el<16:40>
                                    n<> u<147> t<Complex_func_call> p<148> c<140> l<16:27> el<16:40>
                                      n<DioPadBank> u<140> t<STRING_CONST> p<147> s<146> l<16:27> el<16:37>
                                      n<> u<146> t<Select> p<147> c<145> l<16:37> el<16:40>
                                        n<> u<145> t<Bit_select> p<146> c<144> l<16:37> el<16:40>
                                          n<> u<144> t<Expression> p<145> c<143> l<16:38> el<16:39>
                                            n<> u<143> t<Primary> p<144> c<142> l<16:38> el<16:39>
                                              n<> u<142> t<Primary_literal> p<143> c<141> l<16:38> el<16:39>
                                                n<0> u<141> t<INT_CONST> p<142> l<16:38> el<16:39>
                      n<> u<156> t<CLOSE_PARENS> p<157> l<16:44> el<16:45>
        n<> u<165> t<ENDMODULE> p<166> s<164> l<18:1> el<18:10>
        n<dut> u<164> t<STRING_CONST> p<166> l<18:13> el<18:16>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv:1:1: No timescale set for "prim_pad_wrapper_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv:8:1: No timescale set for "prim_pad_wrapper".
[WRN:PA0205] ${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv:12:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv:1:1: Compile package "prim_pad_wrapper_pkg".
[INF:CP0303] ${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv:12:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv:8:1: Compile module "work@prim_pad_wrapper".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          1
BitSelect                                              2
Constant                                              16
Design                                                 1
EnumConst                                              1
EnumTypespec                                           1
Identifier                                             7
ImportTypespec                                         2
LogicTypespec                                          3
Module                                                 3
ModuleTypespec                                         2
Net                                                    2
Package                                                1
ParamAssign                                            1
Parameter                                              1
Port                                                   2
Range                                                  5
RefModule                                              1
RefTypespec                                            8
SourceFile                                             1
TypedefTypespec                                        2
UnsupportedTypespec                                    3
------------------------------------------------------------
Total:                                                66
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PackedArrayHighConn/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (prim_pad_wrapper_pkg)
    |vpiParent:
    \_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
    |vpiName:prim_pad_wrapper_pkg
  |vpiTypedef:
  \_EnumTypespec: , line:2:11, endln:4:15
    |vpiParent:
    \_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
    |vpiBaseTypespec:
    \_RefTypespec: (prim_pad_wrapper_pkg), line:2:16, endln:2:27
      |vpiParent:
      \_EnumTypespec: , line:2:11, endln:4:15
      |vpiFullName:prim_pad_wrapper_pkg
      |vpiActual:
      \_LogicTypespec: , line:2:16, endln:2:21
    |vpiEnumConst:
    \_EnumConst: (BidirStd), line:3:5, endln:3:20
      |vpiParent:
      \_EnumTypespec: , line:2:11, endln:4:15
      |vpiName:BidirStd
      |HEX:0
      |vpiDecompile:3'h0
      |vpiSize:3
  |vpiTypedef:
  \_LogicTypespec: , line:2:16, endln:2:21
    |vpiParent:
    \_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
    |vpiRange:
    \_Range: , line:2:22, endln:2:27
      |vpiParent:
      \_LogicTypespec: , line:2:16, endln:2:21
      |vpiLeftRange:
      \_Constant: , line:2:23, endln:2:24
        |vpiParent:
        \_Range: , line:2:22, endln:2:27
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:25, endln:2:26
        |vpiParent:
        \_Range: , line:2:22, endln:2:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_TypedefTypespec: (prim_pad_wrapper_pkg::pad_type_e), line:4:5, endln:4:15
    |vpiParent:
    \_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
    |vpiName:
    \_Identifier: (prim_pad_wrapper_pkg::pad_type_e)
      |vpiParent:
      \_TypedefTypespec: (prim_pad_wrapper_pkg::pad_type_e), line:4:5, endln:4:15
      |vpiName:prim_pad_wrapper_pkg::pad_type_e
    |vpiTypedefAlias:
    \_RefTypespec: (prim_pad_wrapper_pkg::pad_type_e), line:2:11, endln:4:4
      |vpiParent:
      \_TypedefTypespec: (prim_pad_wrapper_pkg::pad_type_e), line:4:5, endln:4:15
      |vpiFullName:prim_pad_wrapper_pkg::pad_type_e
      |vpiActual:
      \_EnumTypespec: , line:2:11, endln:4:15
  |vpiTypedef:
  \_LogicTypespec: , line:5:11, endln:5:16
    |vpiParent:
    \_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
    |vpiRange:
    \_Range: , line:5:17, endln:5:22
      |vpiParent:
      \_LogicTypespec: , line:5:11, endln:5:16
      |vpiLeftRange:
      \_Constant: , line:5:18, endln:5:19
        |vpiParent:
        \_Range: , line:5:17, endln:5:22
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:20, endln:5:21
        |vpiParent:
        \_Range: , line:5:17, endln:5:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_TypedefTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:23, endln:5:32
    |vpiParent:
    \_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
    |vpiName:
    \_Identifier: (prim_pad_wrapper_pkg::pad_pok_t)
      |vpiParent:
      \_TypedefTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:23, endln:5:32
      |vpiName:prim_pad_wrapper_pkg::pad_pok_t
    |vpiTypedefAlias:
    \_RefTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:16
      |vpiParent:
      \_TypedefTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:23, endln:5:32
      |vpiFullName:prim_pad_wrapper_pkg::pad_pok_t
      |vpiActual:
      \_LogicTypespec: , line:5:11, endln:5:16
  |vpiImportTypespec:
  \_EnumTypespec: , line:2:11, endln:4:15
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:16, endln:2:21
  |vpiImportTypespec:
  \_TypedefTypespec: (prim_pad_wrapper_pkg::pad_type_e), line:4:5, endln:4:15
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:11, endln:5:16
  |vpiImportTypespec:
  \_TypedefTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:23, endln:5:32
  |vpiDefName:prim_pad_wrapper_pkg
  |vpiEndLabel:prim_pad_wrapper_pkg
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
    |vpiName:work@dut
  |vpiParameter:
  \_Parameter: (work@dut.DioPadBank), line:13:64, endln:13:79
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
    |BIN:0
    |vpiTypespec:
    \_RefTypespec: (work@dut.DioPadBank), line:13:47, endln:13:63
      |vpiParent:
      \_Parameter: (work@dut.DioPadBank), line:13:64, endln:13:79
      |vpiFullName:work@dut.DioPadBank
      |vpiActual:
      \_LogicTypespec: , line:13:47, endln:13:52
    |vpiName:DioPadBank
    |vpiFullName:work@dut.DioPadBank
  |vpiParamAssign:
  \_ParamAssign: , line:13:64, endln:13:79
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
    |vpiRhs:
    \_Constant: , line:13:77, endln:13:79
      |vpiParent:
      \_ParamAssign: , line:13:64, endln:13:79
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@dut.DioPadBank), line:13:64, endln:13:79
  |vpiTypedef:
  \_ImportTypespec: (prim_pad_wrapper_pkg), line:13:10, endln:13:33
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
    |vpiName:
    \_Identifier: (prim_pad_wrapper_pkg)
      |vpiParent:
      \_ImportTypespec: (prim_pad_wrapper_pkg), line:13:10, endln:13:33
      |vpiName:prim_pad_wrapper_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:13:10, endln:13:33
      |vpiParent:
      \_ImportTypespec: (prim_pad_wrapper_pkg), line:13:10, endln:13:33
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypedef:
  \_LogicTypespec: , line:13:47, endln:13:52
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
    |vpiRange:
    \_Range: , line:13:53, endln:13:58
      |vpiParent:
      \_LogicTypespec: , line:13:47, endln:13:52
      |vpiLeftRange:
      \_Constant: , line:13:54, endln:13:55
        |vpiParent:
        \_Range: , line:13:53, endln:13:58
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:13:56, endln:13:57
        |vpiParent:
        \_Range: , line:13:53, endln:13:58
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:13:58, endln:13:63
      |vpiParent:
      \_LogicTypespec: , line:13:47, endln:13:52
      |vpiLeftRange:
      \_Constant: , line:13:59, endln:13:60
        |vpiParent:
        \_Range: , line:13:58, endln:13:63
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:13:61, endln:13:62
        |vpiParent:
        \_Range: , line:13:58, endln:13:63
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_ModuleTypespec: (prim_pad_wrapper)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:prim_pad_wrapper
    |vpiModule:
    \_Module: work@prim_pad_wrapper (work@prim_pad_wrapper), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:8:1, endln:10:29
  |vpiTypedef:
  \_ArrayTypespec: , line:14:3, endln:14:18
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
    |vpiRange:
    \_Range: , line:14:13, endln:14:18
      |vpiParent:
      \_ArrayTypespec: , line:14:3, endln:14:18
      |vpiLeftRange:
      \_Constant: , line:14:14, endln:14:15
        |vpiParent:
        \_Range: , line:14:13, endln:14:18
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:16, endln:14:17
        |vpiParent:
        \_Range: , line:14:13, endln:14:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut.pad_pok_t), line:14:3, endln:14:12
      |vpiParent:
      \_ArrayTypespec: , line:14:3, endln:14:18
      |vpiName:pad_pok_t
      |vpiFullName:work@dut.pad_pok_t
      |vpiActual:
      \_TypedefTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:23, endln:5:32
    |vpiPacked:1
  |vpiImportTypespec:
  \_ImportTypespec: (prim_pad_wrapper_pkg), line:13:10, endln:13:33
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:47, endln:13:52
  |vpiImportTypespec:
  \_ArrayTypespec: , line:14:3, endln:14:18
  |vpiImportTypespec:
  \_Net: (work@dut.pad_pok), line:14:19, endln:14:26
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
    |vpiTypespec:
    \_RefTypespec: (work@dut.pad_pok), line:14:3, endln:14:18
      |vpiParent:
      \_Net: (work@dut.pad_pok), line:14:19, endln:14:26
      |vpiFullName:work@dut.pad_pok
      |vpiActual:
      \_ArrayTypespec: , line:14:3, endln:14:18
    |vpiName:pad_pok
    |vpiFullName:work@dut.pad_pok
  |vpiDefName:work@dut
  |vpiNet:
  \_Net: (work@dut.pad_pok), line:14:19, endln:14:26
  |vpiRefModule:
  \_RefModule: work@prim_pad_wrapper (u_dio_pad), line:15:3, endln:15:19
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
    |vpiName:u_dio_pad
    |vpiDefName:work@prim_pad_wrapper
    |vpiActual:
    \_Module: work@prim_pad_wrapper (work@prim_pad_wrapper), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:8:1, endln:10:29
    |vpiPort:
    \_Port: (pok_i), line:16:6, endln:16:11
      |vpiParent:
      \_RefModule: work@prim_pad_wrapper (u_dio_pad), line:15:3, endln:15:19
      |vpiName:pok_i
      |vpiHighConn:
      \_BitSelect: (work@dut.u_dio_pad.pad_pok), line:16:26, endln:16:41
        |vpiParent:
        \_Port: (pok_i), line:16:6, endln:16:11
        |vpiName:pad_pok
        |vpiFullName:work@dut.u_dio_pad.pad_pok
        |vpiActual:
        \_Net: (work@dut.pad_pok), line:14:19, endln:14:26
        |vpiIndex:
        \_BitSelect: (work@dut.u_dio_pad.pad_pok.DioPadBank), line:16:37, endln:16:40
          |vpiParent:
          \_BitSelect: (work@dut.u_dio_pad.pad_pok), line:16:26, endln:16:41
          |vpiName:DioPadBank
          |vpiFullName:work@dut.u_dio_pad.pad_pok.DioPadBank
          |vpiActual:
          \_Parameter: (work@dut.DioPadBank), line:13:64, endln:13:79
          |vpiIndex:
          \_Constant: , line:16:38, endln:16:39
            |vpiParent:
            \_BitSelect: (work@dut.u_dio_pad.pad_pok.DioPadBank), line:16:37, endln:16:40
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
  |vpiEndLabel:dut
|vpiAllModules:
\_Module: work@prim_pad_wrapper (work@prim_pad_wrapper), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:8:1, endln:10:29
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@prim_pad_wrapper)
    |vpiParent:
    \_Module: work@prim_pad_wrapper (work@prim_pad_wrapper), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:8:1, endln:10:29
    |vpiName:work@prim_pad_wrapper
  |vpiTypedef:
  \_ImportTypespec: (prim_pad_wrapper_pkg), line:9:10, endln:9:33
    |vpiParent:
    \_Module: work@prim_pad_wrapper (work@prim_pad_wrapper), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:8:1, endln:10:29
    |vpiName:
    \_Identifier: (prim_pad_wrapper_pkg)
      |vpiParent:
      \_ImportTypespec: (prim_pad_wrapper_pkg), line:9:10, endln:9:33
      |vpiName:prim_pad_wrapper_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:9:10, endln:9:33
      |vpiParent:
      \_ImportTypespec: (prim_pad_wrapper_pkg), line:9:10, endln:9:33
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiImportTypespec:
  \_ImportTypespec: (prim_pad_wrapper_pkg), line:9:10, endln:9:33
  |vpiImportTypespec:
  \_Net: (work@prim_pad_wrapper.pok_i), line:9:52, endln:9:57
    |vpiParent:
    \_Module: work@prim_pad_wrapper (work@prim_pad_wrapper), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:8:1, endln:10:29
    |vpiTypespec:
    \_RefTypespec: (work@prim_pad_wrapper.pok_i.pad_pok_t), line:9:42, endln:9:51
      |vpiParent:
      \_Net: (work@prim_pad_wrapper.pok_i), line:9:52, endln:9:57
      |vpiName:pad_pok_t
      |vpiFullName:work@prim_pad_wrapper.pok_i.pad_pok_t
      |vpiActual:
      \_TypedefTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:23, endln:5:32
    |vpiName:pok_i
    |vpiFullName:work@prim_pad_wrapper.pok_i
  |vpiDefName:work@prim_pad_wrapper
  |vpiNet:
  \_Net: (work@prim_pad_wrapper.pok_i), line:9:52, endln:9:57
  |vpiPort:
  \_Port: (pok_i), line:9:52, endln:9:57
    |vpiParent:
    \_Module: work@prim_pad_wrapper (work@prim_pad_wrapper), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:8:1, endln:10:29
    |vpiName:pok_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@prim_pad_wrapper.pok_i.pad_pok_t), line:9:42, endln:9:51
      |vpiParent:
      \_Port: (pok_i), line:9:52, endln:9:57
      |vpiName:pad_pok_t
      |vpiFullName:work@prim_pad_wrapper.pok_i.pad_pok_t
      |vpiActual:
      \_TypedefTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:23, endln:5:32
  |vpiEndLabel:prim_pad_wrapper
|vpiTypedef:
\_ModuleTypespec: (dut)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut
  |vpiModule:
  \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
|vpiTypedef:
\_ModuleTypespec: (prim_pad_wrapper)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
