{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650432625689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650432625689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 10:00:25 2022 " "Processing started: Wed Apr 20 10:00:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650432625689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650432625689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DividerPart2_3 -c DividerPart2_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DividerPart2_3 -c DividerPart2_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650432625690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650432627136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650432627137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividerpart2_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dividerpart2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DividerPart2_3 " "Found entity 1: DividerPart2_3" {  } { { "DividerPart2_3.bdf" "" { Schematic "D:/DLDLAB/Project1/DividerPart2/DividerPart2_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650432641838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650432641838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DividerPart2_3 " "Elaborating entity \"DividerPart2_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650432641940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 74193:Counter1 " "Elaborating entity \"74193\" for hierarchy \"74193:Counter1\"" {  } { { "DividerPart2_3.bdf" "Counter1" { Schematic "D:/DLDLAB/Project1/DividerPart2/DividerPart2_3.bdf" { { 120 512 632 280 "Counter1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650432641960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74193:Counter1 " "Elaborated megafunction instantiation \"74193:Counter1\"" {  } { { "DividerPart2_3.bdf" "" { Schematic "D:/DLDLAB/Project1/DividerPart2/DividerPart2_3.bdf" { { 120 512 632 280 "Counter1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650432641972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 7408:AND " "Elaborating entity \"7408\" for hierarchy \"7408:AND\"" {  } { { "DividerPart2_3.bdf" "AND" { Schematic "D:/DLDLAB/Project1/DividerPart2/DividerPart2_3.bdf" { { 80 312 376 120 "AND" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650432641982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7408:AND " "Elaborated megafunction instantiation \"7408:AND\"" {  } { { "DividerPart2_3.bdf" "" { Schematic "D:/DLDLAB/Project1/DividerPart2/DividerPart2_3.bdf" { { 80 312 376 120 "AND" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650432641993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7476 7476:TFlipFlop " "Elaborating entity \"7476\" for hierarchy \"7476:TFlipFlop\"" {  } { { "DividerPart2_3.bdf" "TFlipFlop" { Schematic "D:/DLDLAB/Project1/DividerPart2/DividerPart2_3.bdf" { { 376 976 1096 568 "TFlipFlop" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650432642002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7476:TFlipFlop " "Elaborated megafunction instantiation \"7476:TFlipFlop\"" {  } { { "DividerPart2_3.bdf" "" { Schematic "D:/DLDLAB/Project1/DividerPart2/DividerPart2_3.bdf" { { 376 976 1096 568 "TFlipFlop" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650432642015 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "74193:Counter1\|93~0 " "Found clock multiplexer 74193:Counter1\|93~0" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 336 480 544 376 "93" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1650432642274 "|DividerPart2_3|74193:Counter1|93~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "74193:Counter2\|93~0 " "Found clock multiplexer 74193:Counter2\|93~0" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 336 480 544 376 "93" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1650432642274 "|DividerPart2_3|74193:Counter2|93~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1650432642274 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:Counter1\|26 74193:Counter1\|26~_emulated 74193:Counter1\|26~1 " "Register \"74193:Counter1\|26\" is converted into an equivalent circuit using register \"74193:Counter1\|26~_emulated\" and latch \"74193:Counter1\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650432642392 "|DividerPart2_3|74193:Counter1|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:Counter1\|25 74193:Counter1\|25~_emulated 74193:Counter1\|25~1 " "Register \"74193:Counter1\|25\" is converted into an equivalent circuit using register \"74193:Counter1\|25~_emulated\" and latch \"74193:Counter1\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650432642392 "|DividerPart2_3|74193:Counter1|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:Counter1\|24 74193:Counter1\|24~_emulated 74193:Counter1\|24~1 " "Register \"74193:Counter1\|24\" is converted into an equivalent circuit using register \"74193:Counter1\|24~_emulated\" and latch \"74193:Counter1\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650432642392 "|DividerPart2_3|74193:Counter1|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:Counter1\|23 74193:Counter1\|23~_emulated 74193:Counter1\|23~1 " "Register \"74193:Counter1\|23\" is converted into an equivalent circuit using register \"74193:Counter1\|23~_emulated\" and latch \"74193:Counter1\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650432642392 "|DividerPart2_3|74193:Counter1|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:Counter2\|26 74193:Counter2\|26~_emulated 74193:Counter2\|26~1 " "Register \"74193:Counter2\|26\" is converted into an equivalent circuit using register \"74193:Counter2\|26~_emulated\" and latch \"74193:Counter2\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650432642392 "|DividerPart2_3|74193:Counter2|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:Counter2\|25 74193:Counter2\|25~_emulated 74193:Counter2\|25~1 " "Register \"74193:Counter2\|25\" is converted into an equivalent circuit using register \"74193:Counter2\|25~_emulated\" and latch \"74193:Counter2\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650432642392 "|DividerPart2_3|74193:Counter2|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:Counter2\|24 74193:Counter2\|24~_emulated 74193:Counter2\|24~1 " "Register \"74193:Counter2\|24\" is converted into an equivalent circuit using register \"74193:Counter2\|24~_emulated\" and latch \"74193:Counter2\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650432642392 "|DividerPart2_3|74193:Counter2|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:Counter2\|23 74193:Counter2\|23~_emulated 74193:Counter2\|23~1 " "Register \"74193:Counter2\|23\" is converted into an equivalent circuit using register \"74193:Counter2\|23~_emulated\" and latch \"74193:Counter2\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650432642392 "|DividerPart2_3|74193:Counter2|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1650432642392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650432642472 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650432642874 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650432642874 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650432642992 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650432642992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650432642992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650432642992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650432643006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 10:00:43 2022 " "Processing ended: Wed Apr 20 10:00:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650432643006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650432643006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650432643006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650432643006 ""}
