AKERS, S.B. 1978. Binary decision diagrams. IEEE Trans. Comput. C-27, 6 (June), 509- 516.
Karl S. Brace , Richard L. Rudell , Randal E. Bryant, Efficient implementation of a BDD package, Proceedings of the 27th ACM/IEEE conference on Design automation, p.40-45, June 24-27, 1990, Orlando, Florida, United States[doi>10.1145/123186.123222]
Stephen D. Brown , Robert J. Francis , Jonathan Rose , Zvonko G. Vranesic, Field-programmable gate arrays, Kluwer Academic Publishers, Norwell, MA, 1992
Randal E. Bryant, Graph-based algorithms for Boolean function manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, Aug. 1986[doi>10.1109/TC.1986.1676819]
DETJENS, E., GANNOT, G., RUDELL, R., SANGIOVANNI-VINCENTELLI, A., AND WANG, A.R. 1987. Technology mapping in MIS. In Proceedings of the IEEE International Conference on Computer-Aided Design (Santa Clara, Nov.), 116-119.
EL GAMAL, A., GREENE, J., REYNERI, J., ROGOYSKI, E., EL AYAT, K. A., AND MOHSEN, A. 1989. An architecture for electrically configurable gate arrays. IEEE J. Solid-State Circuits 24, 2 (April), 394-398.
Silvia Ercolani , Giovanni De Micheli, Technology mapping for electrically programmable gate arrays, Proceedings of the 28th conference on ACM/IEEE design automation, p.234-239, June 17-22, 1991, San Francisco, California, United States[doi>10.1145/127601.127671]
David Gregory , Karen Bartlett , Aart de Geus , Gary Hachtel, SOCRATES: a system for automatically synthesizing and optimizing combinational logic, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.79-85, July 1986, Las Vegas, Nevada, United States
Kevin Karplus, Using if-then-else DAGs for multi-level logic minimization, Proceedings of the decennial Caltech conference on VLSI on Advanced research in VLSI, p.101-117, June 1989, Cambridge, Massachusetts, United States
Kevin Karplus, Amap: A technology mapper for selector-based field-programmable gate arrays, Proceedings of the 28th conference on ACM/IEEE design automation, p.244-247, June 17-22, 1991, San Francisco, California, United States[doi>10.1145/127601.127673]
K. Keutzer, DAGON: technology binding and local optimization by DAG matching, Proceedings of the 24th ACM/IEEE conference on Design automation, p.341-347, June 28-July 01, 1987, Miami Beach, Florida, United States[doi>10.1145/37888.37940]
Frédéric Mailhot , Giovanni De Micheli, Technology mapping using boolean matching and don't care sets, Proceedings of the conference on European design automation, March 12-15, 1990, Glasgow, Scotland
MAILHOT, F. AND DE MICHELI, G. 1993. Algorithms for technology mapping based on binary decision diagrams and on Boolean operations. IEEE Trans. Comput. Aided Des. 12, 5 (May), 599-620.
Mahesh Mehendale, MIM: logic module independent technology mapping for design and evaluation of antifuse-based FPGAs, Proceedings of the 30th international conference on Design automation, p.219-223, June 14-18, 1993, Dallas, Texas, United States[doi>10.1145/157485.164678]
MEHENDALE, M., SHAW, C. H., AND WILMOTH, D. 1992. ALFA: Automatic library generation for logic module based FPGAs. In Proceedings of the First International ACM/SIGDA Workshop on FPGAs (Berkeley, Feb.).
R. Murgai , R. K. Brayton , A. L. Sangiovanni-Vincentelli, An improved synthesis algorithm for multiplexor-based PGA's, Proceedings of the 29th ACM/IEEE conference on Design automation, p.380-386, June 08-12, 1992, Anaheim, California, United States
Rajeev Murgai , Yoshihito Nishizaki , Narendra Shenoy , Robert K. Brayton , Alberto Sangiovanni-Vincentelli, Logic synthesis for programmable gate arrays, Proceedings of the 27th ACM/IEEE conference on Design automation, p.620-625, June 24-27, 1990, Orlando, Florida, United States[doi>10.1145/123186.123421]
Richard L. Rudell , Alberto Sangiovanni-Vincentelli, Logic synthesis for vlsi design, 1989
SANGIOVANNI-VINCENTELLI, A., EL GAMAL, A., AND ROSE, J. 1993. Synthesis methods for field programmable gate arrays. Proc. IEEE 81, 7 (July), 1057-1083.
