
*** Running vivado
    with args -log CLA_Adder_Wrapper_level2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CLA_Adder_Wrapper_level2.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CLA_Adder_Wrapper_level2.tcl -notrace
Command: synth_design -top CLA_Adder_Wrapper_level2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17432 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1921.293 ; gain = 204.715 ; free physical = 1895 ; free virtual = 5566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CLA_Adder_Wrapper_level2' [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/BSI_Adder_Wrapper_level2.v:27]
	Parameter size_of_vectors bound to: 16 - type: integer 
	Parameter Word_size bound to: 8 - type: integer 
	Parameter Max_Quantization bound to: 32 - type: integer 
	Parameter Desired_Quantization bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CLA_Adder_Wrapper_level1' [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/BSI_Adder_Wrapper_level1.sv:29]
	Parameter size_of_vectors bound to: 32 - type: integer 
	Parameter Word_size bound to: 8 - type: integer 
	Parameter Max_Quantization bound to: 32 - type: integer 
	Parameter Desired_Quantization bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'input_buffer' [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/input_buffer.sv:23]
	Parameter size_of_vectors bound to: 32 - type: integer 
	Parameter Word_size bound to: 8 - type: integer 
	Parameter Max_Quantization bound to: 32 - type: integer 
	Parameter Desired_Quantization bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CLA_Memory_Module' [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/BSI_Memory_Module.sv:23]
	Parameter Word_size bound to: 8 - type: integer 
	Parameter Quantization bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLA_Memory_Module' (1#1) [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/BSI_Memory_Module.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'input_buffer' (2#1) [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/input_buffer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CLA_Adder_Top' [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/BSI_Adder_Top.v:26]
	Parameter Word_size bound to: 8 - type: integer 
	Parameter Max_Quantization bound to: 32 - type: integer 
	Parameter Desired_Quantization bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'carry_lookahead_adder' [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/carry_lookahead_adder.v:21]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'carry_lookahead_adder' (3#1) [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/carry_lookahead_adder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA_Adder_Top' (4#1) [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/BSI_Adder_Top.v:26]
INFO: [Synth 8-6157] synthesizing module 'output_buffer' [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/output_buffer.sv:23]
	Parameter size_of_vectors bound to: 32 - type: integer 
	Parameter Word_size bound to: 8 - type: integer 
	Parameter Max_Quantization bound to: 32 - type: integer 
	Parameter Desired_Quantization bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bsi_mem_output_side' [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/bsi_mem_output_side.sv:23]
	Parameter Word_size bound to: 8 - type: integer 
	Parameter Quantization bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bsi_mem_output_side' (5#1) [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/bsi_mem_output_side.sv:23]
INFO: [Synth 8-6157] synthesizing module 'output_mem_to_R0' [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/output_mem_to_R0.sv:23]
	Parameter Word_size bound to: 8 - type: integer 
	Parameter Desired_Quantization bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'output_mem_to_R0' (6#1) [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/output_mem_to_R0.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'output_buffer' (7#1) [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/output_buffer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'CLA_Adder_Wrapper_level1' (8#1) [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/BSI_Adder_Wrapper_level1.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'CLA_Adder_Wrapper_level2' (9#1) [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/BSI_Adder_Wrapper_level2.v:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1982.043 ; gain = 265.465 ; free physical = 1924 ; free virtual = 5595
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1985.012 ; gain = 268.434 ; free physical = 1922 ; free virtual = 5593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1985.012 ; gain = 268.434 ; free physical = 1922 ; free virtual = 5593
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1985.012 ; gain = 0.000 ; free physical = 1918 ; free virtual = 5589
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/constrs_1/imports/new/CLA_adder.xdc]
Finished Parsing XDC File [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/constrs_1/imports/new/CLA_adder.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/constrs_1/imports/new/CLA_adder.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CLA_Adder_Wrapper_level2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CLA_Adder_Wrapper_level2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2136.754 ; gain = 0.000 ; free physical = 1822 ; free virtual = 5493
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2136.754 ; gain = 0.000 ; free physical = 1822 ; free virtual = 5493
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2136.754 ; gain = 420.176 ; free physical = 1897 ; free virtual = 5569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2136.754 ; gain = 420.176 ; free physical = 1897 ; free virtual = 5569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2136.754 ; gain = 420.176 ; free physical = 1897 ; free virtual = 5569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2136.754 ; gain = 420.176 ; free physical = 1888 ; free virtual = 5561
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 9     
	               32 Bit    Registers := 48    
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CLA_Memory_Module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module carry_lookahead_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module CLA_Adder_Top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 1     
Module output_mem_to_R0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (CLA_Memory_Module:/done_mem_local_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (CLA_Memory_Module:/done_mem_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (carry_lookahead_adder:/done_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/done_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2136.754 ; gain = 420.176 ; free physical = 1873 ; free virtual = 5549
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2136.754 ; gain = 420.176 ; free physical = 1754 ; free virtual = 5429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2136.754 ; gain = 420.176 ; free physical = 1753 ; free virtual = 5428
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2136.754 ; gain = 420.176 ; free physical = 1750 ; free virtual = 5426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2136.754 ; gain = 420.176 ; free physical = 1751 ; free virtual = 5427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2136.754 ; gain = 420.176 ; free physical = 1751 ; free virtual = 5427
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2136.754 ; gain = 420.176 ; free physical = 1751 ; free virtual = 5427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2136.754 ; gain = 420.176 ; free physical = 1751 ; free virtual = 5427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2136.754 ; gain = 420.176 ; free physical = 1751 ; free virtual = 5427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2136.754 ; gain = 420.176 ; free physical = 1751 ; free virtual = 5427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    72|
|3     |LUT2   |   260|
|4     |LUT3   |     3|
|5     |LUT4   |     7|
|6     |LUT5   |    17|
|7     |LUT6   |    66|
|8     |MUXF7  |    33|
|9     |FDRE   |  1846|
|10    |IBUF   |    66|
|11    |OBUF   |    34|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+-------------------------+------+
|      |Instance                   |Module                   |Cells |
+------+---------------------------+-------------------------+------+
|1     |top                        |                         |  2405|
|2     |  instance_wrapper_level1  |CLA_Adder_Wrapper_level1 |  2304|
|3     |    input_buffer_instance  |input_buffer             |  1056|
|4     |      bsi_mem_A            |CLA_Memory_Module__1     |   528|
|5     |      bsi_mem_B            |CLA_Memory_Module        |   528|
|6     |    CLA_Adder_Top_instance |CLA_Adder_Top            |  1107|
|7     |      \adder[0].inst_2     |carry_lookahead_adder__1 |    74|
|8     |      \adder[1].inst_2     |carry_lookahead_adder__2 |    74|
|9     |      \adder[2].inst_2     |carry_lookahead_adder__3 |    74|
|10    |      \adder[3].inst_2     |carry_lookahead_adder__4 |    74|
|11    |      \adder[4].inst_2     |carry_lookahead_adder__5 |    74|
|12    |      \adder[5].inst_2     |carry_lookahead_adder__6 |    74|
|13    |      \adder[6].inst_2     |carry_lookahead_adder__7 |    74|
|14    |      \adder[7].inst_2     |carry_lookahead_adder    |    74|
|15    |    output_buffer_to_R0    |output_buffer            |   141|
|16    |      bsi_mem_output_side  |bsi_mem_output_side      |     0|
|17    |      output_mem_to_R0     |output_mem_to_R0         |   141|
+------+---------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2136.754 ; gain = 420.176 ; free physical = 1751 ; free virtual = 5427
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2136.754 ; gain = 268.434 ; free physical = 1804 ; free virtual = 5480
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2136.754 ; gain = 420.176 ; free physical = 1804 ; free virtual = 5480
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2136.754 ; gain = 0.000 ; free physical = 1871 ; free virtual = 5547
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2136.754 ; gain = 0.000 ; free physical = 1817 ; free virtual = 5493
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2136.754 ; gain = 664.125 ; free physical = 1951 ; free virtual = 5626
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2136.754 ; gain = 0.000 ; free physical = 1951 ; free virtual = 5626
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/shivamtyagi/baselinee_adder/baselinee_adder.runs/synth_1/CLA_Adder_Wrapper_level2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CLA_Adder_Wrapper_level2_utilization_synth.rpt -pb CLA_Adder_Wrapper_level2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  8 00:30:16 2020...
