{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650157513658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650157513668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:05:13 2022 " "Processing started: Sat Apr 16 20:05:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650157513668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157513668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 385_acc -c 385_acc " "Command: quartus_map --read_settings_files=on --write_settings_files=off 385_acc -c 385_acc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157513668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650157515012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650157515012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/corruptedl_ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/corruptedl_ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball_two " "Found entity 1: ball_two" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/corruptedl_ball.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/extra/ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/extra/ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "385_code/extra/ball.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/extra/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/final_project_platform.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/final_project_platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform " "Found entity 1: final_project_platform" {  } { { "final_project_platform/synthesis/final_project_platform.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_irq_mapper " "Found entity 1: final_project_platform_irq_mapper" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0 " "Found entity 1: final_project_platform_mm_interconnect_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_005" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_platform_mm_interconnect_0_rsp_mux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524509 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_platform_mm_interconnect_0_rsp_demux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_platform_mm_interconnect_0_cmd_mux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_platform_mm_interconnect_0_cmd_demux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524540 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524540 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524540 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524540 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157524546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157524555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "final_project_platform/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_platform_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157524568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_platform_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157524569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_router_007_default_decode " "Found entity 1: final_project_platform_mm_interconnect_0_router_007_default_decode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524571 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_mm_interconnect_0_router_007 " "Found entity 2: final_project_platform_mm_interconnect_0_router_007" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_platform_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157524574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_platform_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157524574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_project_platform_mm_interconnect_0_router_002_default_decode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524577 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_mm_interconnect_0_router_002 " "Found entity 2: final_project_platform_mm_interconnect_0_router_002" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_platform_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157524580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_platform_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157524580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_platform_mm_interconnect_0_router_default_decode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524583 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_mm_interconnect_0_router " "Found entity 2: final_project_platform_mm_interconnect_0_router" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_usb_rst " "Found entity 1: final_project_platform_usb_rst" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_usb_gpx " "Found entity 1: final_project_platform_usb_gpx" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_timer " "Found entity 1: final_project_platform_timer" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_timer.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_sysid_qsys_0 " "Found entity 1: final_project_platform_sysid_qsys_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_spi_0 " "Found entity 1: final_project_platform_spi_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_sdram_pll_dffpipe_l2c " "Found entity 1: final_project_platform_sdram_pll_dffpipe_l2c" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524647 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_sdram_pll_stdsync_sv6 " "Found entity 2: final_project_platform_sdram_pll_stdsync_sv6" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524647 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_platform_sdram_pll_altpll_vg92 " "Found entity 3: final_project_platform_sdram_pll_altpll_vg92" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524647 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_platform_sdram_pll " "Found entity 4: final_project_platform_sdram_pll" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_sdram_input_efifo_module " "Found entity 1: final_project_platform_sdram_input_efifo_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524655 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_sdram " "Found entity 2: final_project_platform_sdram" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_onchip_memory2_0 " "Found entity 1: final_project_platform_onchip_memory2_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0 " "Found entity 1: final_project_platform_nios2_gen2_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_project_platform_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_platform_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_project_platform_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_platform_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_project_platform_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_platform_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_project_platform_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_platform_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_project_platform_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_platform_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_project_platform_nios2_gen2_0_cpu_nios2_oci" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_platform_nios2_gen2_0_cpu " "Found entity 21: final_project_platform_nios2_gen2_0_cpu" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_test_bench" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_leds_pio " "Found entity 1: final_project_platform_leds_pio" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_keycode " "Found entity 1: final_project_platform_keycode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_keycode.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_key.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_key " "Found entity 1: final_project_platform_key" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_key.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_project_platform_jtag_uart_0_sim_scfifo_w" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524765 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_jtag_uart_0_scfifo_w " "Found entity 2: final_project_platform_jtag_uart_0_scfifo_w" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524765 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_platform_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_project_platform_jtag_uart_0_sim_scfifo_r" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524765 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_platform_jtag_uart_0_scfifo_r " "Found entity 4: final_project_platform_jtag_uart_0_scfifo_r" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524765 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_platform_jtag_uart_0 " "Found entity 5: final_project_platform_jtag_uart_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_hex_digits_pio " "Found entity 1: final_project_platform_hex_digits_pio" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_SW " "Found entity 1: final_project_platform_SW" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_SW.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/final385_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/final385_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final385_top " "Found entity 1: final385_top" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1650157524801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "spi_clk SPI_CLK spi_control.v(12) " "Verilog HDL Declaration information at spi_control.v(12): object \"spi_clk\" differs only in case from object \"SPI_CLK\" in the same scope" {  } { { "spi_control.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/spi_control.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157524809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_control.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_control " "Found entity 1: spi_control" {  } { { "spi_control.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/spi_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "spi_clk SPI_CLK spi_serdes.v(4) " "Verilog HDL Declaration information at spi_serdes.v(4): object \"spi_clk\" differs only in case from object \"SPI_CLK\" in the same scope" {  } { { "spi_serdes.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/spi_serdes.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157524817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read spi_serdes.v(24) " "Verilog HDL Declaration information at spi_serdes.v(24): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "spi_serdes.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/spi_serdes.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650157524817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_serdes " "Found entity 1: spi_serdes" {  } { { "spi_serdes.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/spi_serdes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "ip.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/obstacle.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/obstacle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 obstacle " "Found entity 1: obstacle" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/obstacle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/gamefsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/gamefsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameFSM " "Found entity 1: gameFSM" {  } { { "385_code/gameFSM.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/gameFSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/bullet.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/bullet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/bullet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157524851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157524851 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(318) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(318): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650157524867 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(328) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(328): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650157524868 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(338) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(338): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650157524868 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(682) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(682): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650157524869 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_spi_0.v(402) " "Verilog HDL or VHDL warning at final_project_platform_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650157524870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final385_top " "Elaborating entity \"final385_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650157525176 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0\[7\] final385_top.sv(77) " "Output port \"HEX0\[7\]\" at final385_top.sv(77) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650157525180 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1\[7\] final385_top.sv(78) " "Output port \"HEX1\[7\]\" at final385_top.sv(78) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650157525180 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2\[7\] final385_top.sv(79) " "Output port \"HEX2\[7\]\" at final385_top.sv(79) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650157525180 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3\[7\] final385_top.sv(80) " "Output port \"HEX3\[7\]\" at final385_top.sv(80) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650157525181 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4\[7\] final385_top.sv(81) " "Output port \"HEX4\[7\]\" at final385_top.sv(81) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650157525181 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5\[7\] final385_top.sv(82) " "Output port \"HEX5\[7\]\" at final385_top.sv(82) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650157525181 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N final385_top.sv(107) " "Output port \"GSENSOR_CS_N\" at final385_top.sv(107) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650157525181 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK final385_top.sv(109) " "Output port \"GSENSOR_SCLK\" at final385_top.sv(109) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650157525181 "|final385_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hexs\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hexs\[0\]\"" {  } { { "385_code/final385_top.sv" "hexs\[0\]" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157525204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform final_project_platform:u0 " "Elaborating entity \"final_project_platform\" for hierarchy \"final_project_platform:u0\"" {  } { { "385_code/final385_top.sv" "u0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157525237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_SW final_project_platform:u0\|final_project_platform_SW:sw " "Elaborating entity \"final_project_platform_SW\" for hierarchy \"final_project_platform:u0\|final_project_platform_SW:sw\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sw" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157525276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_hex_digits_pio final_project_platform:u0\|final_project_platform_hex_digits_pio:hex_digits_pio " "Elaborating entity \"final_project_platform_hex_digits_pio\" for hierarchy \"final_project_platform:u0\|final_project_platform_hex_digits_pio:hex_digits_pio\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "hex_digits_pio" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157525292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_jtag_uart_0 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"final_project_platform_jtag_uart_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "jtag_uart_0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157525306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_jtag_uart_0_scfifo_w final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w " "Elaborating entity \"final_project_platform_jtag_uart_0_scfifo_w\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "the_final_project_platform_jtag_uart_0_scfifo_w" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157525322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "wfifo" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157525546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157525554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157525554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157525554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157525554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157525554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157525554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157525554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157525554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157525554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157525554 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650157525554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157525614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157525614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157525619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157525647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157525647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157525653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157525681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157525681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157525689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157525746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157525746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157525756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157525814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157525814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157525823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157525881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157525881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157525889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_jtag_uart_0_scfifo_r final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r " "Elaborating entity \"final_project_platform_jtag_uart_0_scfifo_r\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "the_final_project_platform_jtag_uart_0_scfifo_r" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157525927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "final_project_platform_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157526274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157526298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157526298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157526298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157526298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157526298 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650157526298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157526861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157526999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_key final_project_platform:u0\|final_project_platform_key:key " "Elaborating entity \"final_project_platform_key\" for hierarchy \"final_project_platform:u0\|final_project_platform_key:key\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "key" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_keycode final_project_platform:u0\|final_project_platform_keycode:keycode " "Elaborating entity \"final_project_platform_keycode\" for hierarchy \"final_project_platform:u0\|final_project_platform_keycode:keycode\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "keycode" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_leds_pio final_project_platform:u0\|final_project_platform_leds_pio:leds_pio " "Elaborating entity \"final_project_platform_leds_pio\" for hierarchy \"final_project_platform:u0\|final_project_platform_leds_pio:leds_pio\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "leds_pio" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0 final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"final_project_platform_nios2_gen2_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "nios2_gen2_0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" "cpu" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_test_bench final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_test_bench:the_final_project_platform_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_test_bench\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_test_bench:the_final_project_platform_nios2_gen2_0_cpu_test_bench\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_register_bank_a_module final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527359 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650157527359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157527429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157527429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_register_bank_b_module final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527613 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650157527613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_break final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_platform_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_platform_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_im final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_ocimem final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157527968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157527968 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650157527968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157528038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157528038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_debug_slave_tck final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "final_project_platform_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528248 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650157528248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528257 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_onchip_memory2_0 final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"final_project_platform_onchip_memory2_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "onchip_memory2_0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_project_platform_onchip_memory2_0.hex " "Parameter \"init_file\" = \"final_project_platform_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157528354 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650157528354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bmh1 " "Found entity 1: altsyncram_bmh1" {  } { { "db/altsyncram_bmh1.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/altsyncram_bmh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157528424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157528424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bmh1 final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bmh1:auto_generated " "Elaborating entity \"altsyncram_bmh1\" for hierarchy \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bmh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram final_project_platform:u0\|final_project_platform_sdram:sdram " "Elaborating entity \"final_project_platform_sdram\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram:sdram\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sdram" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_input_efifo_module final_project_platform:u0\|final_project_platform_sdram:sdram\|final_project_platform_sdram_input_efifo_module:the_final_project_platform_sdram_input_efifo_module " "Elaborating entity \"final_project_platform_sdram_input_efifo_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram:sdram\|final_project_platform_sdram_input_efifo_module:the_final_project_platform_sdram_input_efifo_module\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "the_final_project_platform_sdram_input_efifo_module" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll " "Elaborating entity \"final_project_platform_sdram_pll\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sdram_pll" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll_stdsync_sv6 final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_project_platform_sdram_pll_stdsync_sv6\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "stdsync2" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll_dffpipe_l2c final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2\|final_project_platform_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_project_platform_sdram_pll_dffpipe_l2c\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2\|final_project_platform_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "dffpipe3" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll_altpll_vg92 final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"final_project_platform_sdram_pll_altpll_vg92\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "sd1" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_spi_0 final_project_platform:u0\|final_project_platform_spi_0:spi_0 " "Elaborating entity \"final_project_platform_spi_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_spi_0:spi_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "spi_0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sysid_qsys_0 final_project_platform:u0\|final_project_platform_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_project_platform_sysid_qsys_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sysid_qsys_0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_timer final_project_platform:u0\|final_project_platform_timer:timer " "Elaborating entity \"final_project_platform_timer\" for hierarchy \"final_project_platform:u0\|final_project_platform_timer:timer\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "timer" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_usb_gpx final_project_platform:u0\|final_project_platform_usb_gpx:usb_gpx " "Elaborating entity \"final_project_platform_usb_gpx\" for hierarchy \"final_project_platform:u0\|final_project_platform_usb_gpx:usb_gpx\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "usb_gpx" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_usb_rst final_project_platform:u0\|final_project_platform_usb_rst:usb_rst " "Elaborating entity \"final_project_platform_usb_rst\" for hierarchy \"final_project_platform:u0\|final_project_platform_usb_rst:usb_rst\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "usb_rst" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_project_platform_mm_interconnect_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "mm_interconnect_0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157528981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 3324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 3365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157529975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157530048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router " "Elaborating entity \"final_project_platform_mm_interconnect_0_router\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "router" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 4672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157530222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_default_decode final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router\|final_project_platform_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_default_decode\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router\|final_project_platform_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157530260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_002 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_002\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "router_002" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 4704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157530283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_002_default_decode final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002\|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002\|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157530298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_007 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_007\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "router_007" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 4784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157530350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_007_default_decode final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007\|final_project_platform_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_007_default_decode\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007\|final_project_platform_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157530363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 4994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157530475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157530489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_cmd_demux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_project_platform_mm_interconnect_0_cmd_demux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157530502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_cmd_mux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_project_platform_mm_interconnect_0_cmd_mux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157530541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157530561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157530572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_rsp_demux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_project_platform_mm_interconnect_0_rsp_demux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157530789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_rsp_mux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_project_platform_mm_interconnect_0_rsp_mux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157530869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157530942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157530955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157530981 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650157530989 "|final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650157530990 "|final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650157530990 "|final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157531031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "crosser" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157531064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157531079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157531108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157531176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157531187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter_005 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157531229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157531240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_irq_mapper final_project_platform:u0\|final_project_platform_irq_mapper:irq_mapper " "Elaborating entity \"final_project_platform_irq_mapper\" for hierarchy \"final_project_platform:u0\|final_project_platform_irq_mapper:irq_mapper\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "irq_mapper" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157531331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_platform:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "rst_controller" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157531341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157531353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157531364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_platform:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "rst_controller_001" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/final_project_platform.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157531374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "385_code/final385_top.sv" "vga" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157531392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650157531392 "|final385_top|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650157531392 "|final385_top|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_two ball_two:b " "Elaborating entity \"ball_two\" for hierarchy \"ball_two:b\"" {  } { { "385_code/final385_top.sv" "b" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157531403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 corruptedl_ball.sv(92) " "Verilog HDL assignment warning at corruptedl_ball.sv(92): truncated value with size 32 to match size of target (10)" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/corruptedl_ball.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650157531405 "|final385_top|ball_two:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 corruptedl_ball.sv(115) " "Verilog HDL assignment warning at corruptedl_ball.sv(115): truncated value with size 32 to match size of target (10)" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/corruptedl_ball.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650157531405 "|final385_top|ball_two:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "obstacle obstacle:obj " "Elaborating entity \"obstacle\" for hierarchy \"obstacle:obj\"" {  } { { "385_code/final385_top.sv" "obj" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157531424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(49) " "Verilog HDL assignment warning at obstacle.sv(49): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/obstacle.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650157531426 "|final385_top|obstacle:obj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(93) " "Verilog HDL assignment warning at obstacle.sv(93): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/obstacle.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650157531426 "|final385_top|obstacle:obj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(98) " "Verilog HDL assignment warning at obstacle.sv(98): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/obstacle.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650157531426 "|final385_top|obstacle:obj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:ammo " "Elaborating entity \"bullet\" for hierarchy \"bullet:ammo\"" {  } { { "385_code/final385_top.sv" "ammo" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157531446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color0 " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color0\"" {  } { { "385_code/final385_top.sv" "color0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157531460 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1650157533660 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.16.20:05:37 Progress: Loading sld45395632/alt_sld_fab_wrapper_hw.tcl " "2022.04.16.20:05:37 Progress: Loading sld45395632/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157537920 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157541140 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157541290 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157545463 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157545549 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157545641 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157545756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157545761 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157545762 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1650157546433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld45395632/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld45395632/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld45395632/alt_sld_fab.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157546686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157546686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157546773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157546773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157546784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157546784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157546850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157546850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157546931 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157546931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157546931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157547003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157547003 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1650157550899 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1650157550899 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color0\|Mult3\"" {  } { { "385_code/Color_Mapper.sv" "Mult3" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157553718 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color0\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color0\|Mult4\"" {  } { { "385_code/Color_Mapper.sv" "Mult4" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157553718 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color0\|Mult0\"" {  } { { "385_code/Color_Mapper.sv" "Mult0" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv" 67 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157553718 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color0\|Mult1\"" {  } { { "385_code/Color_Mapper.sv" "Mult1" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv" 67 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157553718 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1650157553718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"color_mapper:color0\|lpm_mult:Mult3\"" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157553828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|lpm_mult:Mult3 " "Instantiated megafunction \"color_mapper:color0\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157553828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157553828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157553828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157553828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157553828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157553828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157553828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157553828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650157553828 ""}  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/Color_Mapper.sv" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650157553828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650157553892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157553892 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650157554588 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1650157554762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1650157554762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1650157554762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1650157554762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 125 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1650157554762 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1650157554762 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157554762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157554762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157554762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157554762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157554762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157554762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157554762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157554762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157554762 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650157554762 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1650157554762 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1650157554762 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1650157554762 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 356 -1 0 } } { "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 352 -1 0 } } { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 306 -1 0 } } { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/corruptedl_ball.sv" 82 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 243 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 132 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 398 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 253 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_timer.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/final_project_platform_timer.v" 181 -1 0 } } { "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1650157554810 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1650157554811 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157556751 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157556751 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157556751 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157556751 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157556751 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 125 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157556751 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650157556751 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157556752 "|final385_top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157556752 "|final385_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157556752 "|final385_top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157556752 "|final385_top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157556752 "|final385_top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157556752 "|final385_top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157556752 "|final385_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Pin \"LEDR\[0\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157556752 "|final385_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] VCC " "Pin \"LEDR\[1\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157556752 "|final385_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] VCC " "Pin \"LEDR\[2\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157556752 "|final385_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157556752 "|final385_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157556752 "|final385_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157556752 "|final385_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157556752 "|final385_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157556752 "|final385_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157556752 "|final385_top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157556752 "|final385_top|GSENSOR_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650157556752 "|final385_top|VGA_B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650157556752 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157557030 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "311 " "311 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650157559662 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_acc.map.smsg " "Generated suppressed messages file C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_acc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157560795 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650157563938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650157563938 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157564441 "|final385_top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157564441 "|final385_top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157564441 "|final385_top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/ece385_final_project/acceler/385_code/final385_top.sv" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650157564441 "|final385_top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650157564441 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5525 " "Implemented 5525 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650157564441 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650157564441 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "35 " "Implemented 35 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1650157564441 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5218 " "Implemented 5218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650157564441 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1650157564441 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1650157564441 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1650157564441 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650157564441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5045 " "Peak virtual memory: 5045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650157564532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:06:04 2022 " "Processing ended: Sat Apr 16 20:06:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650157564532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650157564532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650157564532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650157564532 ""}
