#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001912a62a100 .scope module, "SPI_tx_TB" "SPI_tx_TB" 2 15;
 .timescale -9 -11;
v000001912a6ab220_0 .net "SPI_csn", 0 0, v000001912a633f50_0;  1 drivers
v000001912a6aa780_0 .net "SPI_miso", 0 0, v000001912a6a9590_0;  1 drivers
v000001912a6aa8c0_0 .net "SPI_mosi", 0 0, L_000001912a6aa280;  1 drivers
v000001912a6aafa0_0 .net "SPI_sclk", 0 0, v000001912a634d80_0;  1 drivers
v000001912a6aa960_0 .net "clk", 0 0, v000001912a6a93b0_0;  1 drivers
v000001912a6aae60_0 .net "rst_n", 0 0, v000001912a6aabe0_0;  1 drivers
v000001912a6aa1e0_0 .net "sclk_divider", 0 0, v000001912a6aaaa0_0;  1 drivers
v000001912a6ab7c0_0 .net "tx_wr_data", 7 0, v000001912a6ab540_0;  1 drivers
v000001912a6aa3c0_0 .net "wr_done", 0 0, v000001912a6a8ff0_0;  1 drivers
v000001912a6aad20_0 .net "wr_en", 0 0, v000001912a6aadc0_0;  1 drivers
S_000001912a651470 .scope module, "u_SPI_tx" "SPI_tx" 2 44, 3 7 0, S_000001912a62a100;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "sclk_divider";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "tx_wr_data";
    .port_info 5 /OUTPUT 1 "wr_done";
    .port_info 6 /INPUT 1 "SPI_miso";
    .port_info 7 /OUTPUT 1 "SPI_mosi";
    .port_info 8 /OUTPUT 1 "SPI_sclk";
    .port_info 9 /OUTPUT 1 "SPI_csn";
P_000001912a625b10 .param/l "CSN_DISABLE" 1 3 70, C4<011>;
P_000001912a625b48 .param/l "CSN_EN" 1 3 68, C4<001>;
P_000001912a625b80 .param/l "FINISH" 1 3 71, C4<100>;
P_000001912a625bb8 .param/l "IDLE" 1 3 67, C4<000>;
P_000001912a625bf0 .param/l "WRITE_DATA" 1 3 69, C4<010>;
L_000001912a62c620 .functor NOT 1, v000001912a6a89b0_0, C4<0>, C4<0>, C4<0>;
L_000001912a62c9a0 .functor AND 1, L_000001912a62c620, v000001912a634d80_0, C4<1>, C4<1>;
L_000001912a62ca80 .functor NOT 1, v000001912a634d80_0, C4<0>, C4<0>, C4<0>;
L_000001912a62cf50 .functor AND 1, v000001912a6a89b0_0, L_000001912a62ca80, C4<1>, C4<1>;
v000001912a633f50_0 .var "SPI_csn", 0 0;
v000001912a631e00_0 .net "SPI_miso", 0 0, v000001912a6a9590_0;  alias, 1 drivers
v000001912a634ce0_0 .net "SPI_mosi", 0 0, L_000001912a6aa280;  alias, 1 drivers
v000001912a634d80_0 .var "SPI_sclk", 0 0;
v000001912a634e20_0 .net *"_ivl_0", 0 0, L_000001912a62c620;  1 drivers
v000001912a634ec0_0 .net *"_ivl_11", 0 0, L_000001912a6ab5e0;  1 drivers
L_000001912b250088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001912a651600_0 .net/2u *"_ivl_12", 0 0, L_000001912b250088;  1 drivers
v000001912a6a96d0_0 .net *"_ivl_4", 0 0, L_000001912a62ca80;  1 drivers
v000001912a6a9090_0 .net *"_ivl_9", 0 0, L_000001912a6a9ec0;  1 drivers
v000001912a6a9270_0 .net "clk", 0 0, v000001912a6a93b0_0;  alias, 1 drivers
v000001912a6a91d0_0 .var "curr_state", 2 0;
v000001912a6a9310_0 .var "next_state", 2 0;
v000001912a6a8f50_0 .var "r_bit_cnt", 3 0;
v000001912a6a8910_0 .var "r_data", 7 0;
v000001912a6a9130_0 .var "r_sclk_divider", 7 0;
v000001912a6a89b0_0 .var "r_sclk_edge", 0 0;
v000001912a6a8e10_0 .var "r_sclk_en", 0 0;
v000001912a6a9770_0 .net "rst_n", 0 0, v000001912a6aabe0_0;  alias, 1 drivers
v000001912a6a9450_0 .net "sclk_divider", 0 0, v000001912a6aaaa0_0;  alias, 1 drivers
v000001912a6a9810_0 .net "tx_wr_data", 7 0, v000001912a6ab540_0;  alias, 1 drivers
v000001912a6a9630_0 .net "w_sclk_negedge", 0 0, L_000001912a62cf50;  1 drivers
v000001912a6a8a50_0 .net "w_sclk_posedge", 0 0, L_000001912a62c9a0;  1 drivers
v000001912a6a8ff0_0 .var "wr_done", 0 0;
v000001912a6a8af0_0 .net "wr_en", 0 0, v000001912a6aadc0_0;  alias, 1 drivers
E_000001912a6339e0 .event posedge, v000001912a6a9270_0;
E_000001912a6338e0 .event anyedge, v000001912a6a91d0_0, v000001912a6a8af0_0, v000001912a6a9630_0, v000001912a6a8f50_0;
L_000001912a6a9ec0 .reduce/nor v000001912a633f50_0;
L_000001912a6ab5e0 .part v000001912a6a8910_0, 7, 1;
L_000001912a6aa280 .functor MUXZ 1, L_000001912b250088, L_000001912a6ab5e0, L_000001912a6a9ec0, C4<>;
S_000001912a6029d0 .scope module, "u_SPI_tx_pat" "SPI_tx_PATTERN" 2 61, 4 12 0, S_000001912a62a100;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "sclk_divider";
    .port_info 3 /OUTPUT 1 "wr_en";
    .port_info 4 /OUTPUT 8 "tx_wr_data";
    .port_info 5 /INPUT 1 "wr_done";
    .port_info 6 /OUTPUT 1 "SPI_miso";
    .port_info 7 /INPUT 1 "SPI_mosi";
    .port_info 8 /INPUT 1 "SPI_sclk";
    .port_info 9 /INPUT 1 "SPI_csn";
v000001912a6a8b90_0 .var/i "PATNUM", 31 0;
v000001912a6a8c30_0 .net "SPI_csn", 0 0, v000001912a633f50_0;  alias, 1 drivers
v000001912a6a9590_0 .var "SPI_miso", 0 0;
v000001912a6a8cd0_0 .net "SPI_mosi", 0 0, L_000001912a6aa280;  alias, 1 drivers
v000001912a6a8d70_0 .net "SPI_sclk", 0 0, v000001912a634d80_0;  alias, 1 drivers
v000001912a6a8eb0_0 .var/i "a", 31 0;
v000001912a6a93b0_0 .var "clk", 0 0;
v000001912a6a94f0_0 .var/i "pat_file", 31 0;
v000001912a6a9b00_0 .var/i "patcount", 31 0;
v000001912a6aabe0_0 .var "rst_n", 0 0;
v000001912a6aaaa0_0 .var "sclk_divider", 0 0;
v000001912a6ab540_0 .var "tx_wr_data", 7 0;
v000001912a6ab4a0_0 .net "wr_done", 0 0, v000001912a6a8ff0_0;  alias, 1 drivers
v000001912a6aadc0_0 .var "wr_en", 0 0;
S_000001912a602b60 .scope task, "write_data" "write_data" 4 95, 4 95 0, S_000001912a6029d0;
 .timescale -9 -11;
E_000001912a6330e0 .event negedge, v000001912a6a9270_0;
TD_SPI_tx_TB.u_SPI_tx_pat.write_data ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001912a6aadc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001912a6aaaa0_0, 0, 1;
    %vpi_func 4 98 "$fscanf" 32, v000001912a6a94f0_0, "%h", v000001912a6ab540_0 {0 0 0};
    %store/vec4 v000001912a6a8eb0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001912a6ab4a0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz T_0.1, 4;
    %wait E_000001912a6330e0;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001912a6aadc0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_0.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.3, 5;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001912a6330e0;
    %jmp T_0.2;
T_0.3 ;
    %pop/vec4 1;
    %end;
    .scope S_000001912a651470;
T_1 ;
    %wait E_000001912a6339e0;
    %load/vec4 v000001912a6a9770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001912a6a9130_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001912a6a8e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001912a6a9130_0;
    %load/vec4 v000001912a6a9450_0;
    %pad/u 8;
    %cmp/e;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001912a6a9130_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001912a6a9130_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001912a6a9130_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001912a6a9130_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001912a651470;
T_2 ;
    %wait E_000001912a6339e0;
    %load/vec4 v000001912a6a9770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001912a634d80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001912a6a8e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001912a6a9130_0;
    %load/vec4 v000001912a6a9450_0;
    %pad/u 8;
    %cmp/e;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v000001912a634d80_0;
    %inv;
    %assign/vec4 v000001912a634d80_0, 0;
T_2.4 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001912a634d80_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001912a651470;
T_3 ;
    %wait E_000001912a6339e0;
    %load/vec4 v000001912a6a9770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001912a6a89b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001912a634d80_0;
    %assign/vec4 v000001912a6a89b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001912a651470;
T_4 ;
    %wait E_000001912a6339e0;
    %load/vec4 v000001912a6a9770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001912a6a91d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001912a6a9310_0;
    %assign/vec4 v000001912a6a91d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001912a651470;
T_5 ;
    %wait E_000001912a6338e0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001912a6a9310_0, 0, 3;
    %load/vec4 v000001912a6a91d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001912a6a9310_0, 0, 3;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v000001912a6a8af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001912a6a9310_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001912a6a9310_0, 0, 3;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v000001912a6a9630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v000001912a6a8af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001912a6a9310_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001912a6a9310_0, 0, 3;
T_5.12 ;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001912a6a9310_0, 0, 3;
T_5.10 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000001912a6a8f50_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001912a6a9630_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001912a6a9310_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001912a6a9310_0, 0, 3;
T_5.14 ;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000001912a6a9630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001912a6a9310_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001912a6a9310_0, 0, 3;
T_5.16 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001912a6a9310_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001912a651470;
T_6 ;
    %wait E_000001912a6339e0;
    %load/vec4 v000001912a6a9770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001912a6a8e10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001912a6a8f50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001912a6a8910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001912a633f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001912a6a8ff0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001912a6a91d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001912a6a8e10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001912a6a8f50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001912a6a8910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001912a633f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001912a6a8ff0_0, 0;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001912a6a8e10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001912a6a8f50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001912a6a8910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001912a6a8ff0_0, 0;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001912a6a8e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001912a6a8ff0_0, 0;
    %load/vec4 v000001912a6a9630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v000001912a6a9810_0;
    %assign/vec4 v000001912a6a8910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001912a633f50_0, 0;
T_6.9 ;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001912a6a8ff0_0, 0;
    %load/vec4 v000001912a6a9630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v000001912a6a8f50_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_6.13, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001912a6a8910_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v000001912a6a8910_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001912a6a8910_0, 0;
    %load/vec4 v000001912a6a8f50_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001912a6a8f50_0, 0;
T_6.14 ;
T_6.11 ;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001912a6a8ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001912a633f50_0, 0;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001912a6a8ff0_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001912a6029d0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001912a6a93b0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000001912a6029d0;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v000001912a6a93b0_0;
    %inv;
    %store/vec4 v000001912a6a93b0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001912a6029d0;
T_9 ;
    %vpi_func 4 68 "$fopen" 32, "pattern.txt", "r" {0 0 0};
    %store/vec4 v000001912a6a94f0_0, 0, 32;
    %vpi_func 4 69 "$fscanf" 32, v000001912a6a94f0_0, "%d\012", v000001912a6a8b90_0 {0 0 0};
    %store/vec4 v000001912a6a8eb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001912a6a93b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001912a6a9590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001912a6aadc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001912a6aaaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001912a6aabe0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001912a6aabe0_0, 0, 1;
    %wait E_000001912a6330e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001912a6a9b00_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001912a6a9b00_0;
    %load/vec4 v000001912a6a8b90_0;
    %cmp/s;
    %jmp/0xz T_9.1, 5;
    %fork TD_SPI_tx_TB.u_SPI_tx_pat.write_data, S_000001912a602b60;
    %join;
    %load/vec4 v000001912a6a9b00_0;
    %load/vec4 v000001912a6a8b90_0;
    %cmp/s;
    %jmp/0xz  T_9.2, 5;
    %load/vec4 v000001912a6a9b00_0;
    %addi 1, 0, 32;
    %vpi_call 4 84 "$display", S<0,vec4,s32> {1 0 0};
T_9.2 ;
    %load/vec4 v000001912a6a9b00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001912a6a9b00_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %delay 50000, 0;
    %vpi_call 4 88 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001912a62a100;
T_10 ;
    %vpi_call 2 39 "$dumpfile", "SPI_tx.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "SPI_tx_TB.v";
    "./SPI_tx.v";
    "./SPI_tx_PATTERN.v";
