INFO:sim:172 - Generating IP...
Customizing IP...
Qt: Untested Windows version 6.2 detected!
Finished Customizing.
Resolving generic values...
Finished resolving generic values.
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
WARNING:sim - The chosen IP does not support an SYM schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ddr.xco
XMDF file found: ddr_xmdf.tcl
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr.vh
   d" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_cal_ct
l.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_ca
   l_ctl.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_cal_to
p.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_ca
   l_top.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_clk_dc
m.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_cl
   k_dcm.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_contro
ller_0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_co
   ntroller_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_contro
ller_iobs_0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_co
   ntroller_iobs_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_data_p
ath_0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_da
   ta_path_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_data_p
ath_iobs_0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_da
   ta_path_iobs_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_data_r
ead_0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_da
   ta_read_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_data_r
ead_controller_0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_da
   ta_read_controller_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_data_w
rite_0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_da
   ta_write_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_dqs_de
lay_0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_dq
   s_delay_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_fifo_0
_wr_en_0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_fi
   fo_0_wr_en_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_fifo_1
_wr_en_0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_fi
   fo_1_wr_en_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_infras
tructure.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_in
   frastructure.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_infras
tructure_iobs_0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_in
   frastructure_iobs_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_infras
tructure_top.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_in
   frastructure_top.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_iobs_0
.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_io
   bs_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_parame
ters_0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_pa
   rameters_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_ram8d_
0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_ra
   m8d_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_rd_gra
y_cntr.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_rd
   _gray_cntr.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_s3_dm_
iob.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_s3
   _dm_iob.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_s3_dq_
iob.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_s3
   _dq_iob.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_s3_dqs
_iob.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_s3
   _dqs_iob.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_tap_dl
y.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_ta
   p_dly.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_top_0.
vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_to
   p_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_wr_gra
y_cntr.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_wr
   _gray_cntr.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/par/ddr.ucf
-view all -origin_type created
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ddr"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ddr'.
