// Seed: 1614214103
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output tri id_2
);
  wire id_4;
  wire id_5;
  assign module_2.id_8 = 0;
endmodule
module module_1 (
    input  wire id_0,
    output wand id_1,
    output tri0 id_2,
    input  wor  id_3,
    input  tri0 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_22 = 32'd55
) (
    output uwire id_0,
    input wor id_1,
    input wand id_2,
    output wor id_3,
    input wire id_4,
    output tri0 id_5,
    input wand id_6,
    input wand id_7,
    input uwire id_8,
    input wire id_9#(.id_35(-1)),
    input uwire id_10,
    output tri1 id_11,
    output wand id_12,
    input supply1 id_13,
    input uwire id_14,
    input tri id_15,
    input supply1 id_16,
    output wand id_17,
    output tri id_18,
    output wand id_19,
    input wand id_20,
    input wire id_21,
    output wor _id_22,
    input supply1 id_23,
    input tri0 id_24,
    input tri0 id_25,
    output uwire id_26,
    output wire id_27,
    input wand id_28,
    output supply1 id_29,
    input wor id_30,
    input wire id_31,
    input supply1 id_32,
    output supply1 id_33
);
  logic [id_22 : -1] id_36;
  ;
  module_0 modCall_1 (
      id_19,
      id_28,
      id_5
  );
endmodule
