m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dD:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/sim_fsm
T_opt
!s110 1750356623
V3:<?S6U`_<_80nKj;jKXN0
04 11 4 work transito_tb fast 0
=10-ac675dfda9e9-6854528e-3bb-87cc
R1
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vtransito
2D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_fsm.v
Z4 !s110 1750356617
!i10b 1
!s100 [l0zBk^B2jAYQe4^U[0aF0
IgdcQzf?mz>e6iQFiRDQ8Y1
R2
w1750277267
8D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_fsm.v
FD:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_fsm.v
!i122 14
L0 1 124
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
Z7 !s108 1750356617.000000
!s107 D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_fsm.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_fsm.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vtransito_tb
2D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v
R4
!i10b 1
!s100 LKZ:=YB6^3N<6i;C_nNhc0
IN<^g>3ZA:27HJB_F3<bLk1
R2
w1750356610
8D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v
FD:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v
!i122 15
L0 3 49
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v|
!i113 0
R8
R3
