
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000680                       # Number of seconds simulated
sim_ticks                                   679876000                       # Number of ticks simulated
final_tick                                  679876000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151872                       # Simulator instruction rate (inst/s)
host_op_rate                                   294481                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45872600                       # Simulator tick rate (ticks/s)
host_mem_usage                                 450208                       # Number of bytes of host memory used
host_seconds                                    14.82                       # Real time elapsed on the host
sim_insts                                     2250887                       # Number of instructions simulated
sim_ops                                       4364493                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    679876000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          94848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         231104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             325952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        94848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        22912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           22912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          358                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                358                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         139507793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         339920809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             479428602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    139507793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        139507793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       33700263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             33700263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       33700263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        139507793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        339920809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            513128865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000515396750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           80                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           80                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11187                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1211                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5094                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1328                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5094                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1328                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 322240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   82624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  326016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                84992                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     59                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     679874000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5094                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1328                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    348.266206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   208.689479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.760082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          357     30.86%     30.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          287     24.81%     55.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          129     11.15%     66.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           74      6.40%     73.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           43      3.72%     76.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           43      3.72%     80.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           38      3.28%     83.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      1.82%     85.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          165     14.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1157                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           80                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.775000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.107748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    110.735170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             53     66.25%     66.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            11     13.75%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             7      8.75%     88.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      1.25%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      1.25%     91.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      1.25%     92.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      1.25%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.25%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      1.25%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      1.25%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.25%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      1.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            80                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           80                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.137500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.130437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.496666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               74     92.50%     92.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.25%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      6.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            80                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        92096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       230144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        82624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 135459995.646264910698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 338508786.896434009075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 121528043.349081292748                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1483                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3611                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1328                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58028750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    125071250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14303928500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39129.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34636.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10771030.50                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     88693750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               183100000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   25175000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17615.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36365.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       473.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       121.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    479.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    125.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.49                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4170                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     985                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.68                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     105866.40                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5683440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2994255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                22469580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4510080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         32575920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             44420100                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1320000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       124867050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        17680320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         64957800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              321478545                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            472.848792                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            578823500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1735000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    259152750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     46042500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      85329000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    273836750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2677500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1396560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13473180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2228940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             42112740                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2299680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        94825200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        26065920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         78339360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              292420170                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            430.108093                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            581283500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4630500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      12220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    305453250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     67877250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      81742000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    207953000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    679876000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  210513                       # Number of BP lookups
system.cpu.branchPred.condPredicted            210513                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10251                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               104343                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   31322                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                358                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          104343                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              94353                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9990                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1712                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    679876000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      890046                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      164338                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           596                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           122                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    679876000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    679876000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      262702                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           277                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       679876000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1359753                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             306017                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2509140                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      210513                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             125675                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        961771                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   20756                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  138                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1083                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           65                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          129                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    262535                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3097                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1279581                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.810343                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.681517                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   543671     42.49%     42.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14513      1.13%     43.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60775      4.75%     48.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    37104      2.90%     51.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    47827      3.74%     55.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36756      2.87%     57.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    13869      1.08%     58.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30563      2.39%     61.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   494503     38.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1279581                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.154817                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.845291                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   303523                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                256632                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    694049                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14999                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10378                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4789529                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10378                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   312386                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  133701                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5109                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    698563                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                119444                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4754118                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3085                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  15192                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  18065                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  85776                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5428035                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10539191                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4706810                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3486128                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4959387                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   468648                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                157                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            112                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     68297                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               906490                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              169113                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             50060                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16250                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4672855                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 258                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4566039                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             15140                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          308619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       510664                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            194                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1279581                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.568386                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.785059                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              301772     23.58%     23.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               80079      6.26%     29.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              143694     11.23%     41.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              104945      8.20%     49.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              143123     11.19%     60.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              130474     10.20%     70.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              105941      8.28%     78.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              133195     10.41%     89.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              136358     10.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1279581                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14710      7.17%      7.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17417      8.49%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.01%     15.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.01%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2652      1.29%     16.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    6      0.00%     16.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             81364     39.67%     56.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            50977     24.85%     81.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1349      0.66%     82.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   827      0.40%     82.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             35742     17.43%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               44      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7459      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1900849     41.63%     41.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12594      0.28%     42.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1866      0.04%     42.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              565939     12.39%     54.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     54.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  680      0.01%     54.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26591      0.58%     55.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1673      0.04%     55.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390053      8.54%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                711      0.02%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327400      7.17%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9989      0.22%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.83%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               299247      6.55%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              124351      2.72%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          589283     12.91%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41050      0.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4566039                       # Type of FU issued
system.cpu.iq.rate                           3.357991                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      205113                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.044921                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5240794                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2315375                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1946676                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5391118                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2666422                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2568012                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1979184                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2784509                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           140427                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        69809                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8695                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2569                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           738                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10378                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   86979                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5376                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4673113                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               280                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                906490                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               169113                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                154                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    608                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4363                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             70                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5279                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6657                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11936                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4538857                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                874600                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27182                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1038928                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   173446                       # Number of branches executed
system.cpu.iew.exec_stores                     164328                       # Number of stores executed
system.cpu.iew.exec_rate                     3.338001                       # Inst execution rate
system.cpu.iew.wb_sent                        4518549                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4514688                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2823636                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4480700                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.320227                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.630177                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          308649                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10328                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1233847                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.537305                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.160902                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       339928     27.55%     27.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       156671     12.70%     40.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        81439      6.60%     46.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        78529      6.36%     53.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        98099      7.95%     61.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        75314      6.10%     67.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        67668      5.48%     72.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        55209      4.47%     77.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       280990     22.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1233847                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2250887                       # Number of instructions committed
system.cpu.commit.committedOps                4364493                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997099                       # Number of memory references committed
system.cpu.commit.loads                        836681                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     162871                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2562846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2401847                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4760      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1764123     40.42%     40.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.29%     40.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     40.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.91%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25786      0.59%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.93%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.50%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.23%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      6.10%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273083      6.26%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.74%     86.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.91%     99.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4364493                       # Class of committed instruction
system.cpu.commit.bw_lim_events                280990                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5625999                       # The number of ROB reads
system.cpu.rob.rob_writes                     9392456                       # The number of ROB writes
system.cpu.timesIdled                             755                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2250887                       # Number of Instructions Simulated
system.cpu.committedOps                       4364493                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.604097                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.604097                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.655365                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.655365                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4352492                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1663993                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3430764                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2526435                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    728042                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   945292                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1389674                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    679876000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2130.655374                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              116056                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               595                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            195.052101                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2130.655374                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.520180                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.520180                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3016                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2985                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1816061                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1816061                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    679876000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       731288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          731288                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159241                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159241                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       890529                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           890529                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       890529                       # number of overall hits
system.cpu.dcache.overall_hits::total          890529                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14516                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1180                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1180                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15696                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15696                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15696                       # number of overall misses
system.cpu.dcache.overall_misses::total         15696                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    810665000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    810665000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     76004499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     76004499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    886669499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    886669499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    886669499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    886669499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       745804                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       745804                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       906225                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       906225                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       906225                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       906225                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019464                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019464                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007356                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007356                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017320                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017320                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55846.307523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55846.307523                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64410.592373                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64410.592373                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56490.156664                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56490.156664                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56490.156664                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56490.156664                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13012                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          135                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               210                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.961905                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           27                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          358                       # number of writebacks
system.cpu.dcache.writebacks::total               358                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12081                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12081                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12085                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12085                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12085                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12085                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2435                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2435                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1176                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3611                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3611                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3611                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3611                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    164766500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    164766500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     74630499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     74630499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    239396999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    239396999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    239396999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    239396999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003265                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003265                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003985                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003985                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003985                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003985                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67665.913758                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67665.913758                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63461.308673                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63461.308673                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66296.593464                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66296.593464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66296.593464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66296.593464                       # average overall mshr miss latency
system.cpu.dcache.replacements                    595                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    679876000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.424470                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               85112                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               971                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.653965                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.424470                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965673                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965673                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            526547                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           526547                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    679876000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       260443                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          260443                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       260443                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           260443                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       260443                       # number of overall hits
system.cpu.icache.overall_hits::total          260443                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2089                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2089                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2089                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2089                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2089                       # number of overall misses
system.cpu.icache.overall_misses::total          2089                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136590998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136590998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    136590998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136590998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136590998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136590998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       262532                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       262532                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       262532                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       262532                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       262532                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       262532                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007957                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007957                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007957                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007957                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007957                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007957                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65385.829584                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65385.829584                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65385.829584                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65385.829584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65385.829584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65385.829584                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3086                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    99.548387                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          971                       # number of writebacks
system.cpu.icache.writebacks::total               971                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          605                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          605                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          605                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          605                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          605                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          605                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1484                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1484                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1484                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1484                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1484                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    105601999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105601999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    105601999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105601999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    105601999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105601999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005653                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005653                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005653                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005653                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71160.376685                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71160.376685                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71160.376685                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71160.376685                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71160.376685                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71160.376685                       # average overall mshr miss latency
system.cpu.icache.replacements                    971                       # number of replacements
system.membus.snoop_filter.tot_requests          6661                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    679876000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3918                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          358                       # Transaction distribution
system.membus.trans_dist::WritebackClean          971                       # Transaction distribution
system.membus.trans_dist::CleanEvict              237                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1176                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1176                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2435                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       156992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       156992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       254016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       254016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  411008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5095                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001570                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039598                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5087     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5095                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12954000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7863747                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           19046249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
