/* { dg-do compile } */
/* { dg-options "-march=rv64gcv_zvfh -mabi=lp64d -Wno-psabi -O3 -fno-schedule-insns -fno-schedule-insns2" } */

#include <riscv_vector.h>

typedef _Float16 float16_t;
typedef float float32_t;
typedef double float64_t;
vfloat16mf4x5_t test_vlseg5e16_v_f16mf4x5(const float16_t *base, size_t vl) {
  return __riscv_vlseg5e16_v_f16mf4x5(base, vl);
}

vfloat16mf2x5_t test_vlseg5e16_v_f16mf2x5(const float16_t *base, size_t vl) {
  return __riscv_vlseg5e16_v_f16mf2x5(base, vl);
}

vfloat16m1x5_t test_vlseg5e16_v_f16m1x5(const float16_t *base, size_t vl) {
  return __riscv_vlseg5e16_v_f16m1x5(base, vl);
}

vint16mf4x5_t test_vlseg5e16_v_i16mf4x5(const int16_t *base, size_t vl) {
  return __riscv_vlseg5e16_v_i16mf4x5(base, vl);
}

vint16mf2x5_t test_vlseg5e16_v_i16mf2x5(const int16_t *base, size_t vl) {
  return __riscv_vlseg5e16_v_i16mf2x5(base, vl);
}

vint16m1x5_t test_vlseg5e16_v_i16m1x5(const int16_t *base, size_t vl) {
  return __riscv_vlseg5e16_v_i16m1x5(base, vl);
}

vuint16mf4x5_t test_vlseg5e16_v_u16mf4x5(const uint16_t *base, size_t vl) {
  return __riscv_vlseg5e16_v_u16mf4x5(base, vl);
}

vuint16mf2x5_t test_vlseg5e16_v_u16mf2x5(const uint16_t *base, size_t vl) {
  return __riscv_vlseg5e16_v_u16mf2x5(base, vl);
}

vuint16m1x5_t test_vlseg5e16_v_u16m1x5(const uint16_t *base, size_t vl) {
  return __riscv_vlseg5e16_v_u16m1x5(base, vl);
}

vfloat16mf4x5_t test_vlseg5e16_v_f16mf4x5_m(vbool64_t mask, const float16_t *base, size_t vl) {
  return __riscv_vlseg5e16_v_f16mf4x5_m(mask, base, vl);
}

vfloat16mf2x5_t test_vlseg5e16_v_f16mf2x5_m(vbool32_t mask, const float16_t *base, size_t vl) {
  return __riscv_vlseg5e16_v_f16mf2x5_m(mask, base, vl);
}

vfloat16m1x5_t test_vlseg5e16_v_f16m1x5_m(vbool16_t mask, const float16_t *base, size_t vl) {
  return __riscv_vlseg5e16_v_f16m1x5_m(mask, base, vl);
}

vint16mf4x5_t test_vlseg5e16_v_i16mf4x5_m(vbool64_t mask, const int16_t *base, size_t vl) {
  return __riscv_vlseg5e16_v_i16mf4x5_m(mask, base, vl);
}

vint16mf2x5_t test_vlseg5e16_v_i16mf2x5_m(vbool32_t mask, const int16_t *base, size_t vl) {
  return __riscv_vlseg5e16_v_i16mf2x5_m(mask, base, vl);
}

vint16m1x5_t test_vlseg5e16_v_i16m1x5_m(vbool16_t mask, const int16_t *base, size_t vl) {
  return __riscv_vlseg5e16_v_i16m1x5_m(mask, base, vl);
}

vuint16mf4x5_t test_vlseg5e16_v_u16mf4x5_m(vbool64_t mask, const uint16_t *base, size_t vl) {
  return __riscv_vlseg5e16_v_u16mf4x5_m(mask, base, vl);
}

vuint16mf2x5_t test_vlseg5e16_v_u16mf2x5_m(vbool32_t mask, const uint16_t *base, size_t vl) {
  return __riscv_vlseg5e16_v_u16mf2x5_m(mask, base, vl);
}

vuint16m1x5_t test_vlseg5e16_v_u16m1x5_m(vbool16_t mask, const uint16_t *base, size_t vl) {
  return __riscv_vlseg5e16_v_u16m1x5_m(mask, base, vl);
}

/* { dg-final { scan-assembler-times {vseti?vli\s+[a-z0-9]+,\s*[a-z0-9]+,\s*e[0-9]+,\s*mf?[1248],\s*t[au],\s*m[au]\s+vlseg5e16\.[ivxfswum.]+\s+} 18 } } */
