
HomeArt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008dfc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008b0  08008f8c  08008f8c  00018f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800983c  0800983c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800983c  0800983c  0001983c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009844  08009844  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009844  08009844  00019844  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009848  08009848  00019848  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800984c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000e00  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000e70  20000e70  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a1dd  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003657  00000000  00000000  0003a27d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fe0  00000000  00000000  0003d8d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000eb8  00000000  00000000  0003e8b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024d87  00000000  00000000  0003f770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016ee0  00000000  00000000  000644f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d8ef0  00000000  00000000  0007b3d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001542c7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004514  00000000  00000000  0015431c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008f74 	.word	0x08008f74

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08008f74 	.word	0x08008f74

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2f>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a24:	bf24      	itt	cs
 8000a26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a2e:	d90d      	bls.n	8000a4c <__aeabi_d2f+0x30>
 8000a30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a44:	bf08      	it	eq
 8000a46:	f020 0001 	biceq.w	r0, r0, #1
 8000a4a:	4770      	bx	lr
 8000a4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a50:	d121      	bne.n	8000a96 <__aeabi_d2f+0x7a>
 8000a52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a56:	bfbc      	itt	lt
 8000a58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a5c:	4770      	bxlt	lr
 8000a5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a66:	f1c2 0218 	rsb	r2, r2, #24
 8000a6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a72:	fa20 f002 	lsr.w	r0, r0, r2
 8000a76:	bf18      	it	ne
 8000a78:	f040 0001 	orrne.w	r0, r0, #1
 8000a7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a88:	ea40 000c 	orr.w	r0, r0, ip
 8000a8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a94:	e7cc      	b.n	8000a30 <__aeabi_d2f+0x14>
 8000a96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a9a:	d107      	bne.n	8000aac <__aeabi_d2f+0x90>
 8000a9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aa0:	bf1e      	ittt	ne
 8000aa2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000aa6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aaa:	4770      	bxne	lr
 8000aac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ab0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ab4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_uldivmod>:
 8000abc:	b953      	cbnz	r3, 8000ad4 <__aeabi_uldivmod+0x18>
 8000abe:	b94a      	cbnz	r2, 8000ad4 <__aeabi_uldivmod+0x18>
 8000ac0:	2900      	cmp	r1, #0
 8000ac2:	bf08      	it	eq
 8000ac4:	2800      	cmpeq	r0, #0
 8000ac6:	bf1c      	itt	ne
 8000ac8:	f04f 31ff 	movne.w	r1, #4294967295
 8000acc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad0:	f000 b96e 	b.w	8000db0 <__aeabi_idiv0>
 8000ad4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ad8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000adc:	f000 f806 	bl	8000aec <__udivmoddi4>
 8000ae0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ae4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae8:	b004      	add	sp, #16
 8000aea:	4770      	bx	lr

08000aec <__udivmoddi4>:
 8000aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af0:	9d08      	ldr	r5, [sp, #32]
 8000af2:	4604      	mov	r4, r0
 8000af4:	468c      	mov	ip, r1
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	f040 8083 	bne.w	8000c02 <__udivmoddi4+0x116>
 8000afc:	428a      	cmp	r2, r1
 8000afe:	4617      	mov	r7, r2
 8000b00:	d947      	bls.n	8000b92 <__udivmoddi4+0xa6>
 8000b02:	fab2 f282 	clz	r2, r2
 8000b06:	b142      	cbz	r2, 8000b1a <__udivmoddi4+0x2e>
 8000b08:	f1c2 0020 	rsb	r0, r2, #32
 8000b0c:	fa24 f000 	lsr.w	r0, r4, r0
 8000b10:	4091      	lsls	r1, r2
 8000b12:	4097      	lsls	r7, r2
 8000b14:	ea40 0c01 	orr.w	ip, r0, r1
 8000b18:	4094      	lsls	r4, r2
 8000b1a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b1e:	0c23      	lsrs	r3, r4, #16
 8000b20:	fbbc f6f8 	udiv	r6, ip, r8
 8000b24:	fa1f fe87 	uxth.w	lr, r7
 8000b28:	fb08 c116 	mls	r1, r8, r6, ip
 8000b2c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b30:	fb06 f10e 	mul.w	r1, r6, lr
 8000b34:	4299      	cmp	r1, r3
 8000b36:	d909      	bls.n	8000b4c <__udivmoddi4+0x60>
 8000b38:	18fb      	adds	r3, r7, r3
 8000b3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b3e:	f080 8119 	bcs.w	8000d74 <__udivmoddi4+0x288>
 8000b42:	4299      	cmp	r1, r3
 8000b44:	f240 8116 	bls.w	8000d74 <__udivmoddi4+0x288>
 8000b48:	3e02      	subs	r6, #2
 8000b4a:	443b      	add	r3, r7
 8000b4c:	1a5b      	subs	r3, r3, r1
 8000b4e:	b2a4      	uxth	r4, r4
 8000b50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b54:	fb08 3310 	mls	r3, r8, r0, r3
 8000b58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b5c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b60:	45a6      	cmp	lr, r4
 8000b62:	d909      	bls.n	8000b78 <__udivmoddi4+0x8c>
 8000b64:	193c      	adds	r4, r7, r4
 8000b66:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b6a:	f080 8105 	bcs.w	8000d78 <__udivmoddi4+0x28c>
 8000b6e:	45a6      	cmp	lr, r4
 8000b70:	f240 8102 	bls.w	8000d78 <__udivmoddi4+0x28c>
 8000b74:	3802      	subs	r0, #2
 8000b76:	443c      	add	r4, r7
 8000b78:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b7c:	eba4 040e 	sub.w	r4, r4, lr
 8000b80:	2600      	movs	r6, #0
 8000b82:	b11d      	cbz	r5, 8000b8c <__udivmoddi4+0xa0>
 8000b84:	40d4      	lsrs	r4, r2
 8000b86:	2300      	movs	r3, #0
 8000b88:	e9c5 4300 	strd	r4, r3, [r5]
 8000b8c:	4631      	mov	r1, r6
 8000b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b92:	b902      	cbnz	r2, 8000b96 <__udivmoddi4+0xaa>
 8000b94:	deff      	udf	#255	; 0xff
 8000b96:	fab2 f282 	clz	r2, r2
 8000b9a:	2a00      	cmp	r2, #0
 8000b9c:	d150      	bne.n	8000c40 <__udivmoddi4+0x154>
 8000b9e:	1bcb      	subs	r3, r1, r7
 8000ba0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ba4:	fa1f f887 	uxth.w	r8, r7
 8000ba8:	2601      	movs	r6, #1
 8000baa:	fbb3 fcfe 	udiv	ip, r3, lr
 8000bae:	0c21      	lsrs	r1, r4, #16
 8000bb0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000bb4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bb8:	fb08 f30c 	mul.w	r3, r8, ip
 8000bbc:	428b      	cmp	r3, r1
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0xe4>
 8000bc0:	1879      	adds	r1, r7, r1
 8000bc2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0xe2>
 8000bc8:	428b      	cmp	r3, r1
 8000bca:	f200 80e9 	bhi.w	8000da0 <__udivmoddi4+0x2b4>
 8000bce:	4684      	mov	ip, r0
 8000bd0:	1ac9      	subs	r1, r1, r3
 8000bd2:	b2a3      	uxth	r3, r4
 8000bd4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bd8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000bdc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000be0:	fb08 f800 	mul.w	r8, r8, r0
 8000be4:	45a0      	cmp	r8, r4
 8000be6:	d907      	bls.n	8000bf8 <__udivmoddi4+0x10c>
 8000be8:	193c      	adds	r4, r7, r4
 8000bea:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bee:	d202      	bcs.n	8000bf6 <__udivmoddi4+0x10a>
 8000bf0:	45a0      	cmp	r8, r4
 8000bf2:	f200 80d9 	bhi.w	8000da8 <__udivmoddi4+0x2bc>
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	eba4 0408 	sub.w	r4, r4, r8
 8000bfc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c00:	e7bf      	b.n	8000b82 <__udivmoddi4+0x96>
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d909      	bls.n	8000c1a <__udivmoddi4+0x12e>
 8000c06:	2d00      	cmp	r5, #0
 8000c08:	f000 80b1 	beq.w	8000d6e <__udivmoddi4+0x282>
 8000c0c:	2600      	movs	r6, #0
 8000c0e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c12:	4630      	mov	r0, r6
 8000c14:	4631      	mov	r1, r6
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	fab3 f683 	clz	r6, r3
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	d14a      	bne.n	8000cb8 <__udivmoddi4+0x1cc>
 8000c22:	428b      	cmp	r3, r1
 8000c24:	d302      	bcc.n	8000c2c <__udivmoddi4+0x140>
 8000c26:	4282      	cmp	r2, r0
 8000c28:	f200 80b8 	bhi.w	8000d9c <__udivmoddi4+0x2b0>
 8000c2c:	1a84      	subs	r4, r0, r2
 8000c2e:	eb61 0103 	sbc.w	r1, r1, r3
 8000c32:	2001      	movs	r0, #1
 8000c34:	468c      	mov	ip, r1
 8000c36:	2d00      	cmp	r5, #0
 8000c38:	d0a8      	beq.n	8000b8c <__udivmoddi4+0xa0>
 8000c3a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c3e:	e7a5      	b.n	8000b8c <__udivmoddi4+0xa0>
 8000c40:	f1c2 0320 	rsb	r3, r2, #32
 8000c44:	fa20 f603 	lsr.w	r6, r0, r3
 8000c48:	4097      	lsls	r7, r2
 8000c4a:	fa01 f002 	lsl.w	r0, r1, r2
 8000c4e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c52:	40d9      	lsrs	r1, r3
 8000c54:	4330      	orrs	r0, r6
 8000c56:	0c03      	lsrs	r3, r0, #16
 8000c58:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c5c:	fa1f f887 	uxth.w	r8, r7
 8000c60:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c68:	fb06 f108 	mul.w	r1, r6, r8
 8000c6c:	4299      	cmp	r1, r3
 8000c6e:	fa04 f402 	lsl.w	r4, r4, r2
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x19c>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c7a:	f080 808d 	bcs.w	8000d98 <__udivmoddi4+0x2ac>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 808a 	bls.w	8000d98 <__udivmoddi4+0x2ac>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b281      	uxth	r1, r0
 8000c8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c90:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c98:	fb00 f308 	mul.w	r3, r0, r8
 8000c9c:	428b      	cmp	r3, r1
 8000c9e:	d907      	bls.n	8000cb0 <__udivmoddi4+0x1c4>
 8000ca0:	1879      	adds	r1, r7, r1
 8000ca2:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ca6:	d273      	bcs.n	8000d90 <__udivmoddi4+0x2a4>
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d971      	bls.n	8000d90 <__udivmoddi4+0x2a4>
 8000cac:	3802      	subs	r0, #2
 8000cae:	4439      	add	r1, r7
 8000cb0:	1acb      	subs	r3, r1, r3
 8000cb2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000cb6:	e778      	b.n	8000baa <__udivmoddi4+0xbe>
 8000cb8:	f1c6 0c20 	rsb	ip, r6, #32
 8000cbc:	fa03 f406 	lsl.w	r4, r3, r6
 8000cc0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000cc4:	431c      	orrs	r4, r3
 8000cc6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000cca:	fa01 f306 	lsl.w	r3, r1, r6
 8000cce:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000cd2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000cd6:	431f      	orrs	r7, r3
 8000cd8:	0c3b      	lsrs	r3, r7, #16
 8000cda:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cde:	fa1f f884 	uxth.w	r8, r4
 8000ce2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ce6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000cea:	fb09 fa08 	mul.w	sl, r9, r8
 8000cee:	458a      	cmp	sl, r1
 8000cf0:	fa02 f206 	lsl.w	r2, r2, r6
 8000cf4:	fa00 f306 	lsl.w	r3, r0, r6
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x220>
 8000cfa:	1861      	adds	r1, r4, r1
 8000cfc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d00:	d248      	bcs.n	8000d94 <__udivmoddi4+0x2a8>
 8000d02:	458a      	cmp	sl, r1
 8000d04:	d946      	bls.n	8000d94 <__udivmoddi4+0x2a8>
 8000d06:	f1a9 0902 	sub.w	r9, r9, #2
 8000d0a:	4421      	add	r1, r4
 8000d0c:	eba1 010a 	sub.w	r1, r1, sl
 8000d10:	b2bf      	uxth	r7, r7
 8000d12:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d16:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d1a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d1e:	fb00 f808 	mul.w	r8, r0, r8
 8000d22:	45b8      	cmp	r8, r7
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x24a>
 8000d26:	19e7      	adds	r7, r4, r7
 8000d28:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d2c:	d22e      	bcs.n	8000d8c <__udivmoddi4+0x2a0>
 8000d2e:	45b8      	cmp	r8, r7
 8000d30:	d92c      	bls.n	8000d8c <__udivmoddi4+0x2a0>
 8000d32:	3802      	subs	r0, #2
 8000d34:	4427      	add	r7, r4
 8000d36:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d3a:	eba7 0708 	sub.w	r7, r7, r8
 8000d3e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d42:	454f      	cmp	r7, r9
 8000d44:	46c6      	mov	lr, r8
 8000d46:	4649      	mov	r1, r9
 8000d48:	d31a      	bcc.n	8000d80 <__udivmoddi4+0x294>
 8000d4a:	d017      	beq.n	8000d7c <__udivmoddi4+0x290>
 8000d4c:	b15d      	cbz	r5, 8000d66 <__udivmoddi4+0x27a>
 8000d4e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d52:	eb67 0701 	sbc.w	r7, r7, r1
 8000d56:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d5a:	40f2      	lsrs	r2, r6
 8000d5c:	ea4c 0202 	orr.w	r2, ip, r2
 8000d60:	40f7      	lsrs	r7, r6
 8000d62:	e9c5 2700 	strd	r2, r7, [r5]
 8000d66:	2600      	movs	r6, #0
 8000d68:	4631      	mov	r1, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	462e      	mov	r6, r5
 8000d70:	4628      	mov	r0, r5
 8000d72:	e70b      	b.n	8000b8c <__udivmoddi4+0xa0>
 8000d74:	4606      	mov	r6, r0
 8000d76:	e6e9      	b.n	8000b4c <__udivmoddi4+0x60>
 8000d78:	4618      	mov	r0, r3
 8000d7a:	e6fd      	b.n	8000b78 <__udivmoddi4+0x8c>
 8000d7c:	4543      	cmp	r3, r8
 8000d7e:	d2e5      	bcs.n	8000d4c <__udivmoddi4+0x260>
 8000d80:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d84:	eb69 0104 	sbc.w	r1, r9, r4
 8000d88:	3801      	subs	r0, #1
 8000d8a:	e7df      	b.n	8000d4c <__udivmoddi4+0x260>
 8000d8c:	4608      	mov	r0, r1
 8000d8e:	e7d2      	b.n	8000d36 <__udivmoddi4+0x24a>
 8000d90:	4660      	mov	r0, ip
 8000d92:	e78d      	b.n	8000cb0 <__udivmoddi4+0x1c4>
 8000d94:	4681      	mov	r9, r0
 8000d96:	e7b9      	b.n	8000d0c <__udivmoddi4+0x220>
 8000d98:	4666      	mov	r6, ip
 8000d9a:	e775      	b.n	8000c88 <__udivmoddi4+0x19c>
 8000d9c:	4630      	mov	r0, r6
 8000d9e:	e74a      	b.n	8000c36 <__udivmoddi4+0x14a>
 8000da0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000da4:	4439      	add	r1, r7
 8000da6:	e713      	b.n	8000bd0 <__udivmoddi4+0xe4>
 8000da8:	3802      	subs	r0, #2
 8000daa:	443c      	add	r4, r7
 8000dac:	e724      	b.n	8000bf8 <__udivmoddi4+0x10c>
 8000dae:	bf00      	nop

08000db0 <__aeabi_idiv0>:
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop

08000db4 <playTimbre>:
#include "ESP8266_HAL.h"

extern TIM_HandleTypeDef htim4;


void playTimbre(){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0

	uint8_t tone;

	tone = 25;
 8000dba:	2319      	movs	r3, #25
 8000dbc:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_AUTORELOAD(&htim4, tone*2);
 8000dbe:	79fb      	ldrb	r3, [r7, #7]
 8000dc0:	005a      	lsls	r2, r3, #1
 8000dc2:	4b16      	ldr	r3, [pc, #88]	; (8000e1c <playTimbre+0x68>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	62da      	str	r2, [r3, #44]	; 0x2c
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	005b      	lsls	r3, r3, #1
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4b13      	ldr	r3, [pc, #76]	; (8000e1c <playTimbre+0x68>)
 8000dd0:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, tone);
 8000dd2:	4b12      	ldr	r3, [pc, #72]	; (8000e1c <playTimbre+0x68>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	79fa      	ldrb	r2, [r7, #7]
 8000dd8:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(300);
 8000dda:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000dde:	f004 f92f 	bl	8005040 <HAL_Delay>

	tone = 40;
 8000de2:	2328      	movs	r3, #40	; 0x28
 8000de4:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_AUTORELOAD(&htim4, tone*2);
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	005a      	lsls	r2, r3, #1
 8000dea:	4b0c      	ldr	r3, [pc, #48]	; (8000e1c <playTimbre+0x68>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	62da      	str	r2, [r3, #44]	; 0x2c
 8000df0:	79fb      	ldrb	r3, [r7, #7]
 8000df2:	005b      	lsls	r3, r3, #1
 8000df4:	461a      	mov	r2, r3
 8000df6:	4b09      	ldr	r3, [pc, #36]	; (8000e1c <playTimbre+0x68>)
 8000df8:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, tone);
 8000dfa:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <playTimbre+0x68>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	79fa      	ldrb	r2, [r7, #7]
 8000e00:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(800);
 8000e02:	f44f 7048 	mov.w	r0, #800	; 0x320
 8000e06:	f004 f91b 	bl	8005040 <HAL_Delay>

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 8000e0a:	4b04      	ldr	r3, [pc, #16]	; (8000e1c <playTimbre+0x68>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	2200      	movs	r2, #0
 8000e10:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000e12:	bf00      	nop
 8000e14:	3708      	adds	r7, #8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	20000ab0 	.word	0x20000ab0

08000e20 <playAlarma>:


void playAlarma(){
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0

	uint8_t tone;

	for(tone = 40; tone >= 10; tone = tone-10){
 8000e26:	2328      	movs	r3, #40	; 0x28
 8000e28:	71fb      	strb	r3, [r7, #7]
 8000e2a:	e014      	b.n	8000e56 <playAlarma+0x36>
		__HAL_TIM_SET_AUTORELOAD(&htim4, tone*2);
 8000e2c:	79fb      	ldrb	r3, [r7, #7]
 8000e2e:	005a      	lsls	r2, r3, #1
 8000e30:	4b12      	ldr	r3, [pc, #72]	; (8000e7c <playAlarma+0x5c>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e36:	79fb      	ldrb	r3, [r7, #7]
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	4b0f      	ldr	r3, [pc, #60]	; (8000e7c <playAlarma+0x5c>)
 8000e3e:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, tone);
 8000e40:	4b0e      	ldr	r3, [pc, #56]	; (8000e7c <playAlarma+0x5c>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	79fa      	ldrb	r2, [r7, #7]
 8000e46:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_Delay(300);
 8000e48:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000e4c:	f004 f8f8 	bl	8005040 <HAL_Delay>
	for(tone = 40; tone >= 10; tone = tone-10){
 8000e50:	79fb      	ldrb	r3, [r7, #7]
 8000e52:	3b0a      	subs	r3, #10
 8000e54:	71fb      	strb	r3, [r7, #7]
 8000e56:	79fb      	ldrb	r3, [r7, #7]
 8000e58:	2b09      	cmp	r3, #9
 8000e5a:	d8e7      	bhi.n	8000e2c <playAlarma+0xc>
	}

	__HAL_TIM_SET_AUTORELOAD(&htim4, 80);
 8000e5c:	4b07      	ldr	r3, [pc, #28]	; (8000e7c <playAlarma+0x5c>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2250      	movs	r2, #80	; 0x50
 8000e62:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e64:	4b05      	ldr	r3, [pc, #20]	; (8000e7c <playAlarma+0x5c>)
 8000e66:	2250      	movs	r2, #80	; 0x50
 8000e68:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 40);
 8000e6a:	4b04      	ldr	r3, [pc, #16]	; (8000e7c <playAlarma+0x5c>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	2228      	movs	r2, #40	; 0x28
 8000e70:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	20000ab0 	.word	0x20000ab0

08000e80 <DHT22_Set_Pin_Output>:

uint8_t RH_byte1, RH_byte2, Temp_byte1, Temp_byte2;
uint16_t SUM, RH, TEMP;
uint16_t DHT22_presence = 0;

void DHT22_Set_Pin_Output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin){
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b088      	sub	sp, #32
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	460b      	mov	r3, r1
 8000e8a:	807b      	strh	r3, [r7, #2]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e8c:	f107 030c 	add.w	r3, r7, #12
 8000e90:	2200      	movs	r2, #0
 8000e92:	601a      	str	r2, [r3, #0]
 8000e94:	605a      	str	r2, [r3, #4]
 8000e96:	609a      	str	r2, [r3, #8]
 8000e98:	60da      	str	r2, [r3, #12]
 8000e9a:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000e9c:	887b      	ldrh	r3, [r7, #2]
 8000e9e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000ea8:	f107 030c 	add.w	r3, r7, #12
 8000eac:	4619      	mov	r1, r3
 8000eae:	6878      	ldr	r0, [r7, #4]
 8000eb0:	f004 fe5a 	bl	8005b68 <HAL_GPIO_Init>
}
 8000eb4:	bf00      	nop
 8000eb6:	3720      	adds	r7, #32
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <DHT22_Set_Pin_Input>:

void DHT22_Set_Pin_Input(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin){
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b088      	sub	sp, #32
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	807b      	strh	r3, [r7, #2]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec8:	f107 030c 	add.w	r3, r7, #12
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	605a      	str	r2, [r3, #4]
 8000ed2:	609a      	str	r2, [r3, #8]
 8000ed4:	60da      	str	r2, [r3, #12]
 8000ed6:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000ed8:	887b      	ldrh	r3, [r7, #2]
 8000eda:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000edc:	2300      	movs	r3, #0
 8000ede:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP; // cambiar a PULLUP si no funciona así
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000ee4:	f107 030c 	add.w	r3, r7, #12
 8000ee8:	4619      	mov	r1, r3
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f004 fe3c 	bl	8005b68 <HAL_GPIO_Init>
}
 8000ef0:	bf00      	nop
 8000ef2:	3720      	adds	r7, #32
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <DHT22_Start>:

void DHT22_Start(void){
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0

	DHT22_Set_Pin_Output(DHT22_PORT, DHT22_PIN); // set the pin as output
 8000efc:	2180      	movs	r1, #128	; 0x80
 8000efe:	4811      	ldr	r0, [pc, #68]	; (8000f44 <DHT22_Start+0x4c>)
 8000f00:	f7ff ffbe 	bl	8000e80 <DHT22_Set_Pin_Output>
	HAL_GPIO_WritePin (DHT22_PORT, DHT22_PIN, 1);   // pull the pin low
 8000f04:	2201      	movs	r2, #1
 8000f06:	2180      	movs	r1, #128	; 0x80
 8000f08:	480e      	ldr	r0, [pc, #56]	; (8000f44 <DHT22_Start+0x4c>)
 8000f0a:	f004 ffe1 	bl	8005ed0 <HAL_GPIO_WritePin>
	HAL_Delay(1200);   // wait for > 1ms
 8000f0e:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8000f12:	f004 f895 	bl	8005040 <HAL_Delay>
	HAL_GPIO_WritePin(DHT22_PORT, DHT22_PIN, 0);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2180      	movs	r1, #128	; 0x80
 8000f1a:	480a      	ldr	r0, [pc, #40]	; (8000f44 <DHT22_Start+0x4c>)
 8000f1c:	f004 ffd8 	bl	8005ed0 <HAL_GPIO_WritePin>
	delay(18000);
 8000f20:	f244 6050 	movw	r0, #18000	; 0x4650
 8000f24:	f002 f8ec 	bl	8003100 <delay>
	HAL_GPIO_WritePin (DHT22_PORT, DHT22_PIN, 1);   // pull the pin high
 8000f28:	2201      	movs	r2, #1
 8000f2a:	2180      	movs	r1, #128	; 0x80
 8000f2c:	4805      	ldr	r0, [pc, #20]	; (8000f44 <DHT22_Start+0x4c>)
 8000f2e:	f004 ffcf 	bl	8005ed0 <HAL_GPIO_WritePin>
	delay (30);   // wait for 30us
 8000f32:	201e      	movs	r0, #30
 8000f34:	f002 f8e4 	bl	8003100 <delay>

	DHT22_Set_Pin_Input(DHT22_PORT, DHT22_PIN);   // set as input
 8000f38:	2180      	movs	r1, #128	; 0x80
 8000f3a:	4802      	ldr	r0, [pc, #8]	; (8000f44 <DHT22_Start+0x4c>)
 8000f3c:	f7ff ffbe 	bl	8000ebc <DHT22_Set_Pin_Input>
}
 8000f40:	bf00      	nop
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40021000 	.word	0x40021000

08000f48 <DHT22_Check_Response>:

uint8_t DHT22_Check_Response(void){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0

	DHT22_Set_Pin_Input(DHT22_PORT, DHT22_PIN);   // set as input
 8000f4e:	2180      	movs	r1, #128	; 0x80
 8000f50:	4815      	ldr	r0, [pc, #84]	; (8000fa8 <DHT22_Check_Response+0x60>)
 8000f52:	f7ff ffb3 	bl	8000ebc <DHT22_Set_Pin_Input>
	uint8_t Response = 0;
 8000f56:	2300      	movs	r3, #0
 8000f58:	71fb      	strb	r3, [r7, #7]
	delay (40);  // wait for 40us
 8000f5a:	2028      	movs	r0, #40	; 0x28
 8000f5c:	f002 f8d0 	bl	8003100 <delay>
	if (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN))) // if the pin is low
 8000f60:	2180      	movs	r1, #128	; 0x80
 8000f62:	4811      	ldr	r0, [pc, #68]	; (8000fa8 <DHT22_Check_Response+0x60>)
 8000f64:	f004 ff9c 	bl	8005ea0 <HAL_GPIO_ReadPin>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d10e      	bne.n	8000f8c <DHT22_Check_Response+0x44>
	{
		delay (80);   // wait for 80us
 8000f6e:	2050      	movs	r0, #80	; 0x50
 8000f70:	f002 f8c6 	bl	8003100 <delay>

		if ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN))) Response = 1;  // if the pin is high, response is ok
 8000f74:	2180      	movs	r1, #128	; 0x80
 8000f76:	480c      	ldr	r0, [pc, #48]	; (8000fa8 <DHT22_Check_Response+0x60>)
 8000f78:	f004 ff92 	bl	8005ea0 <HAL_GPIO_ReadPin>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d002      	beq.n	8000f88 <DHT22_Check_Response+0x40>
 8000f82:	2301      	movs	r3, #1
 8000f84:	71fb      	strb	r3, [r7, #7]
 8000f86:	e001      	b.n	8000f8c <DHT22_Check_Response+0x44>
		else Response = -1;
 8000f88:	23ff      	movs	r3, #255	; 0xff
 8000f8a:	71fb      	strb	r3, [r7, #7]
	}

	while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)));   // wait for the pin to go low
 8000f8c:	bf00      	nop
 8000f8e:	2180      	movs	r1, #128	; 0x80
 8000f90:	4805      	ldr	r0, [pc, #20]	; (8000fa8 <DHT22_Check_Response+0x60>)
 8000f92:	f004 ff85 	bl	8005ea0 <HAL_GPIO_ReadPin>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d1f8      	bne.n	8000f8e <DHT22_Check_Response+0x46>
	return Response;
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40021000 	.word	0x40021000

08000fac <DHT22_Read>:

uint8_t DHT22_Read(void){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0

	uint8_t i,j;
	for (j=0;j<8;j++)
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	71bb      	strb	r3, [r7, #6]
 8000fb6:	e037      	b.n	8001028 <DHT22_Read+0x7c>
	{
		while (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)));   // wait for the pin to go high
 8000fb8:	bf00      	nop
 8000fba:	2180      	movs	r1, #128	; 0x80
 8000fbc:	481e      	ldr	r0, [pc, #120]	; (8001038 <DHT22_Read+0x8c>)
 8000fbe:	f004 ff6f 	bl	8005ea0 <HAL_GPIO_ReadPin>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d0f8      	beq.n	8000fba <DHT22_Read+0xe>
		delay (40);   // wait for 40 us
 8000fc8:	2028      	movs	r0, #40	; 0x28
 8000fca:	f002 f899 	bl	8003100 <delay>

		if (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)))   // if the pin is low
 8000fce:	2180      	movs	r1, #128	; 0x80
 8000fd0:	4819      	ldr	r0, [pc, #100]	; (8001038 <DHT22_Read+0x8c>)
 8000fd2:	f004 ff65 	bl	8005ea0 <HAL_GPIO_ReadPin>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d10e      	bne.n	8000ffa <DHT22_Read+0x4e>
		{
			i&= ~(1<<(7-j));   // write 0
 8000fdc:	79bb      	ldrb	r3, [r7, #6]
 8000fde:	f1c3 0307 	rsb	r3, r3, #7
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	b25b      	sxtb	r3, r3
 8000fea:	43db      	mvns	r3, r3
 8000fec:	b25a      	sxtb	r2, r3
 8000fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	b25b      	sxtb	r3, r3
 8000ff6:	71fb      	strb	r3, [r7, #7]
 8000ff8:	e00b      	b.n	8001012 <DHT22_Read+0x66>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8000ffa:	79bb      	ldrb	r3, [r7, #6]
 8000ffc:	f1c3 0307 	rsb	r3, r3, #7
 8001000:	2201      	movs	r2, #1
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
 8001006:	b25a      	sxtb	r2, r3
 8001008:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100c:	4313      	orrs	r3, r2
 800100e:	b25b      	sxtb	r3, r3
 8001010:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)));  // wait for the pin to go low
 8001012:	bf00      	nop
 8001014:	2180      	movs	r1, #128	; 0x80
 8001016:	4808      	ldr	r0, [pc, #32]	; (8001038 <DHT22_Read+0x8c>)
 8001018:	f004 ff42 	bl	8005ea0 <HAL_GPIO_ReadPin>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d1f8      	bne.n	8001014 <DHT22_Read+0x68>
	for (j=0;j<8;j++)
 8001022:	79bb      	ldrb	r3, [r7, #6]
 8001024:	3301      	adds	r3, #1
 8001026:	71bb      	strb	r3, [r7, #6]
 8001028:	79bb      	ldrb	r3, [r7, #6]
 800102a:	2b07      	cmp	r3, #7
 800102c:	d9c4      	bls.n	8000fb8 <DHT22_Read+0xc>
	}

	return i;
 800102e:	79fb      	ldrb	r3, [r7, #7]
}
 8001030:	4618      	mov	r0, r3
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	40021000 	.word	0x40021000

0800103c <DHT22_getData>:

void DHT22_getData(DHT22_DataTypedef *DHT_Data){
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]

	  DHT22_Start();
 8001044:	f7ff ff58 	bl	8000ef8 <DHT22_Start>
	  DHT22_presence = DHT22_Check_Response();
 8001048:	f7ff ff7e 	bl	8000f48 <DHT22_Check_Response>
 800104c:	4603      	mov	r3, r0
 800104e:	b29a      	uxth	r2, r3
 8001050:	4b30      	ldr	r3, [pc, #192]	; (8001114 <DHT22_getData+0xd8>)
 8001052:	801a      	strh	r2, [r3, #0]

	  RH_byte1 = DHT22_Read();
 8001054:	f7ff ffaa 	bl	8000fac <DHT22_Read>
 8001058:	4603      	mov	r3, r0
 800105a:	461a      	mov	r2, r3
 800105c:	4b2e      	ldr	r3, [pc, #184]	; (8001118 <DHT22_getData+0xdc>)
 800105e:	701a      	strb	r2, [r3, #0]
	  RH_byte2 = DHT22_Read();
 8001060:	f7ff ffa4 	bl	8000fac <DHT22_Read>
 8001064:	4603      	mov	r3, r0
 8001066:	461a      	mov	r2, r3
 8001068:	4b2c      	ldr	r3, [pc, #176]	; (800111c <DHT22_getData+0xe0>)
 800106a:	701a      	strb	r2, [r3, #0]
	  Temp_byte1 = DHT22_Read();
 800106c:	f7ff ff9e 	bl	8000fac <DHT22_Read>
 8001070:	4603      	mov	r3, r0
 8001072:	461a      	mov	r2, r3
 8001074:	4b2a      	ldr	r3, [pc, #168]	; (8001120 <DHT22_getData+0xe4>)
 8001076:	701a      	strb	r2, [r3, #0]
	  Temp_byte2 = DHT22_Read();
 8001078:	f7ff ff98 	bl	8000fac <DHT22_Read>
 800107c:	4603      	mov	r3, r0
 800107e:	461a      	mov	r2, r3
 8001080:	4b28      	ldr	r3, [pc, #160]	; (8001124 <DHT22_getData+0xe8>)
 8001082:	701a      	strb	r2, [r3, #0]

	  SUM = DHT22_Read();
 8001084:	f7ff ff92 	bl	8000fac <DHT22_Read>
 8001088:	4603      	mov	r3, r0
 800108a:	b29a      	uxth	r2, r3
 800108c:	4b26      	ldr	r3, [pc, #152]	; (8001128 <DHT22_getData+0xec>)
 800108e:	801a      	strh	r2, [r3, #0]

	  RH = ((RH_byte1<<8)|RH_byte2);
 8001090:	4b21      	ldr	r3, [pc, #132]	; (8001118 <DHT22_getData+0xdc>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	021b      	lsls	r3, r3, #8
 8001096:	b21a      	sxth	r2, r3
 8001098:	4b20      	ldr	r3, [pc, #128]	; (800111c <DHT22_getData+0xe0>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	b21b      	sxth	r3, r3
 800109e:	4313      	orrs	r3, r2
 80010a0:	b21b      	sxth	r3, r3
 80010a2:	b29a      	uxth	r2, r3
 80010a4:	4b21      	ldr	r3, [pc, #132]	; (800112c <DHT22_getData+0xf0>)
 80010a6:	801a      	strh	r2, [r3, #0]
	  TEMP = ((Temp_byte1<<8)|Temp_byte2);
 80010a8:	4b1d      	ldr	r3, [pc, #116]	; (8001120 <DHT22_getData+0xe4>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	021b      	lsls	r3, r3, #8
 80010ae:	b21a      	sxth	r2, r3
 80010b0:	4b1c      	ldr	r3, [pc, #112]	; (8001124 <DHT22_getData+0xe8>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	b21b      	sxth	r3, r3
 80010b6:	4313      	orrs	r3, r2
 80010b8:	b21b      	sxth	r3, r3
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	4b1c      	ldr	r3, [pc, #112]	; (8001130 <DHT22_getData+0xf4>)
 80010be:	801a      	strh	r2, [r3, #0]

	  DHT_Data->Temperature = (float) (TEMP/10.0);
 80010c0:	4b1b      	ldr	r3, [pc, #108]	; (8001130 <DHT22_getData+0xf4>)
 80010c2:	881b      	ldrh	r3, [r3, #0]
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff fa2d 	bl	8000524 <__aeabi_i2d>
 80010ca:	f04f 0200 	mov.w	r2, #0
 80010ce:	4b19      	ldr	r3, [pc, #100]	; (8001134 <DHT22_getData+0xf8>)
 80010d0:	f7ff fbbc 	bl	800084c <__aeabi_ddiv>
 80010d4:	4602      	mov	r2, r0
 80010d6:	460b      	mov	r3, r1
 80010d8:	4610      	mov	r0, r2
 80010da:	4619      	mov	r1, r3
 80010dc:	f7ff fc9e 	bl	8000a1c <__aeabi_d2f>
 80010e0:	4602      	mov	r2, r0
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	601a      	str	r2, [r3, #0]
	  DHT_Data->Humidity = (float) (RH/10.0);
 80010e6:	4b11      	ldr	r3, [pc, #68]	; (800112c <DHT22_getData+0xf0>)
 80010e8:	881b      	ldrh	r3, [r3, #0]
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fa1a 	bl	8000524 <__aeabi_i2d>
 80010f0:	f04f 0200 	mov.w	r2, #0
 80010f4:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <DHT22_getData+0xf8>)
 80010f6:	f7ff fba9 	bl	800084c <__aeabi_ddiv>
 80010fa:	4602      	mov	r2, r0
 80010fc:	460b      	mov	r3, r1
 80010fe:	4610      	mov	r0, r2
 8001100:	4619      	mov	r1, r3
 8001102:	f7ff fc8b 	bl	8000a1c <__aeabi_d2f>
 8001106:	4602      	mov	r2, r0
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	605a      	str	r2, [r3, #4]
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	2000008c 	.word	0x2000008c
 8001118:	2000097b 	.word	0x2000097b
 800111c:	2000097f 	.word	0x2000097f
 8001120:	2000097a 	.word	0x2000097a
 8001124:	2000097e 	.word	0x2000097e
 8001128:	2000097c 	.word	0x2000097c
 800112c:	20000976 	.word	0x20000976
 8001130:	20000978 	.word	0x20000978
 8001134:	40240000 	.word	0x40240000

08001138 <ESP_clearBuffer>:
char *Terminate = "</body></html>";


/*****************************************************************************************************************************************/

void ESP_clearBuffer(void){
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0

	memset(buffer_app, 0, 60);
 800113c:	223c      	movs	r2, #60	; 0x3c
 800113e:	2100      	movs	r1, #0
 8001140:	4803      	ldr	r0, [pc, #12]	; (8001150 <ESP_clearBuffer+0x18>)
 8001142:	f007 fae1 	bl	8008708 <memset>
	buffer_index = 0;
 8001146:	4b03      	ldr	r3, [pc, #12]	; (8001154 <ESP_clearBuffer+0x1c>)
 8001148:	2200      	movs	r2, #0
 800114a:	801a      	strh	r2, [r3, #0]
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}
 8001150:	20000990 	.word	0x20000990
 8001154:	20000a56 	.word	0x20000a56

08001158 <ESP_Init>:


void ESP_Init(char *SSID, char *PASSWD){
 8001158:	b580      	push	{r7, lr}
 800115a:	b09a      	sub	sp, #104	; 0x68
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	6039      	str	r1, [r7, #0]

	ESP_clearBuffer();
 8001162:	f7ff ffe9 	bl	8001138 <ESP_clearBuffer>
	char data[80];

	ringInit();
 8001166:	f001 fc05 	bl	8002974 <ringInit>

	HAL_Delay(1000);
 800116a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800116e:	f003 ff67 	bl	8005040 <HAL_Delay>

	/********** AT **********/

	UART_send("AT\r\n", WiFi_UART);
 8001172:	4974      	ldr	r1, [pc, #464]	; (8001344 <ESP_Init+0x1ec>)
 8001174:	4874      	ldr	r0, [pc, #464]	; (8001348 <ESP_Init+0x1f0>)
 8001176:	f001 fdbb 	bl	8002cf0 <UART_send>
	while(!(UART_waitFor("OK\r\n", WiFi_UART)));
 800117a:	bf00      	nop
 800117c:	4971      	ldr	r1, [pc, #452]	; (8001344 <ESP_Init+0x1ec>)
 800117e:	4873      	ldr	r0, [pc, #460]	; (800134c <ESP_Init+0x1f4>)
 8001180:	f001 fe4c 	bl	8002e1c <UART_waitFor>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d0f8      	beq.n	800117c <ESP_Init+0x24>
	UART_send("AT  ---->  OK\n", PC_UART);
 800118a:	4971      	ldr	r1, [pc, #452]	; (8001350 <ESP_Init+0x1f8>)
 800118c:	4871      	ldr	r0, [pc, #452]	; (8001354 <ESP_Init+0x1fc>)
 800118e:	f001 fdaf 	bl	8002cf0 <UART_send>


	HAL_Delay(2000);
 8001192:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001196:	f003 ff53 	bl	8005040 <HAL_Delay>


	/********** AT+RST **********/
	UART_send("AT+RST\r\n", WiFi_UART);
 800119a:	496a      	ldr	r1, [pc, #424]	; (8001344 <ESP_Init+0x1ec>)
 800119c:	486e      	ldr	r0, [pc, #440]	; (8001358 <ESP_Init+0x200>)
 800119e:	f001 fda7 	bl	8002cf0 <UART_send>
	UART_send("\nReseteando ", PC_UART);
 80011a2:	496b      	ldr	r1, [pc, #428]	; (8001350 <ESP_Init+0x1f8>)
 80011a4:	486d      	ldr	r0, [pc, #436]	; (800135c <ESP_Init+0x204>)
 80011a6:	f001 fda3 	bl	8002cf0 <UART_send>

	for (int i=0; i<3; i++)
 80011aa:	2300      	movs	r3, #0
 80011ac:	667b      	str	r3, [r7, #100]	; 0x64
 80011ae:	e00a      	b.n	80011c6 <ESP_Init+0x6e>
	{
		UART_send(" . ", PC_UART);
 80011b0:	4967      	ldr	r1, [pc, #412]	; (8001350 <ESP_Init+0x1f8>)
 80011b2:	486b      	ldr	r0, [pc, #428]	; (8001360 <ESP_Init+0x208>)
 80011b4:	f001 fd9c 	bl	8002cf0 <UART_send>
		HAL_Delay(1500);
 80011b8:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80011bc:	f003 ff40 	bl	8005040 <HAL_Delay>
	for (int i=0; i<3; i++)
 80011c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80011c2:	3301      	adds	r3, #1
 80011c4:	667b      	str	r3, [r7, #100]	; 0x64
 80011c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80011c8:	2b02      	cmp	r3, #2
 80011ca:	ddf1      	ble.n	80011b0 <ESP_Init+0x58>
	}


	/********** AT **********/
	UART_send("AT\r\n", WiFi_UART);
 80011cc:	495d      	ldr	r1, [pc, #372]	; (8001344 <ESP_Init+0x1ec>)
 80011ce:	485e      	ldr	r0, [pc, #376]	; (8001348 <ESP_Init+0x1f0>)
 80011d0:	f001 fd8e 	bl	8002cf0 <UART_send>
	while(!(UART_waitFor("OK\r\n", WiFi_UART)));
 80011d4:	bf00      	nop
 80011d6:	495b      	ldr	r1, [pc, #364]	; (8001344 <ESP_Init+0x1ec>)
 80011d8:	485c      	ldr	r0, [pc, #368]	; (800134c <ESP_Init+0x1f4>)
 80011da:	f001 fe1f 	bl	8002e1c <UART_waitFor>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d0f8      	beq.n	80011d6 <ESP_Init+0x7e>
	UART_send("\n\nAT  ---->  OK\n\n", PC_UART);
 80011e4:	495a      	ldr	r1, [pc, #360]	; (8001350 <ESP_Init+0x1f8>)
 80011e6:	485f      	ldr	r0, [pc, #380]	; (8001364 <ESP_Init+0x20c>)
 80011e8:	f001 fd82 	bl	8002cf0 <UART_send>


	HAL_Delay(2000);
 80011ec:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80011f0:	f003 ff26 	bl	8005040 <HAL_Delay>


	/********** AT+CWMODE=3 **********/
	UART_send("AT+CWMODE=3\r\n", WiFi_UART);
 80011f4:	4953      	ldr	r1, [pc, #332]	; (8001344 <ESP_Init+0x1ec>)
 80011f6:	485c      	ldr	r0, [pc, #368]	; (8001368 <ESP_Init+0x210>)
 80011f8:	f001 fd7a 	bl	8002cf0 <UART_send>
	while (!(UART_waitFor("OK\r\n", WiFi_UART)));
 80011fc:	bf00      	nop
 80011fe:	4951      	ldr	r1, [pc, #324]	; (8001344 <ESP_Init+0x1ec>)
 8001200:	4852      	ldr	r0, [pc, #328]	; (800134c <ESP_Init+0x1f4>)
 8001202:	f001 fe0b 	bl	8002e1c <UART_waitFor>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d0f8      	beq.n	80011fe <ESP_Init+0xa6>
	UART_send("CW MODE  ---->  3\n\n", PC_UART);
 800120c:	4950      	ldr	r1, [pc, #320]	; (8001350 <ESP_Init+0x1f8>)
 800120e:	4857      	ldr	r0, [pc, #348]	; (800136c <ESP_Init+0x214>)
 8001210:	f001 fd6e 	bl	8002cf0 <UART_send>


	/********** AT+CWJAP="SSID","PASSWD" **********/
	UART_send("Conectando con la RED proporcionada ", PC_UART);
 8001214:	494e      	ldr	r1, [pc, #312]	; (8001350 <ESP_Init+0x1f8>)
 8001216:	4856      	ldr	r0, [pc, #344]	; (8001370 <ESP_Init+0x218>)
 8001218:	f001 fd6a 	bl	8002cf0 <UART_send>

	for (int i=0; i<3; i++)
 800121c:	2300      	movs	r3, #0
 800121e:	663b      	str	r3, [r7, #96]	; 0x60
 8001220:	e00a      	b.n	8001238 <ESP_Init+0xe0>
	{
		UART_send(" . ", PC_UART);
 8001222:	494b      	ldr	r1, [pc, #300]	; (8001350 <ESP_Init+0x1f8>)
 8001224:	484e      	ldr	r0, [pc, #312]	; (8001360 <ESP_Init+0x208>)
 8001226:	f001 fd63 	bl	8002cf0 <UART_send>
		HAL_Delay(1500);
 800122a:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800122e:	f003 ff07 	bl	8005040 <HAL_Delay>
	for (int i=0; i<3; i++)
 8001232:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001234:	3301      	adds	r3, #1
 8001236:	663b      	str	r3, [r7, #96]	; 0x60
 8001238:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800123a:	2b02      	cmp	r3, #2
 800123c:	ddf1      	ble.n	8001222 <ESP_Init+0xca>
	}

	sprintf (data, "AT+CWJAP=\"%s\",\"%s\"\r\n", SSID, PASSWD);
 800123e:	f107 000c 	add.w	r0, r7, #12
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	687a      	ldr	r2, [r7, #4]
 8001246:	494b      	ldr	r1, [pc, #300]	; (8001374 <ESP_Init+0x21c>)
 8001248:	f007 fa66 	bl	8008718 <siprintf>
	UART_send(data, WiFi_UART);
 800124c:	f107 030c 	add.w	r3, r7, #12
 8001250:	493c      	ldr	r1, [pc, #240]	; (8001344 <ESP_Init+0x1ec>)
 8001252:	4618      	mov	r0, r3
 8001254:	f001 fd4c 	bl	8002cf0 <UART_send>
	while (!(UART_waitFor("WIFI GOT IP\r\n\r\nOK\r\n", WiFi_UART)));
 8001258:	bf00      	nop
 800125a:	493a      	ldr	r1, [pc, #232]	; (8001344 <ESP_Init+0x1ec>)
 800125c:	4846      	ldr	r0, [pc, #280]	; (8001378 <ESP_Init+0x220>)
 800125e:	f001 fddd 	bl	8002e1c <UART_waitFor>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d0f8      	beq.n	800125a <ESP_Init+0x102>
	sprintf (data, "\n\nConectado a  \"%s\"\n\n", SSID);
 8001268:	f107 030c 	add.w	r3, r7, #12
 800126c:	687a      	ldr	r2, [r7, #4]
 800126e:	4943      	ldr	r1, [pc, #268]	; (800137c <ESP_Init+0x224>)
 8001270:	4618      	mov	r0, r3
 8001272:	f007 fa51 	bl	8008718 <siprintf>
	UART_send(data,PC_UART);
 8001276:	f107 030c 	add.w	r3, r7, #12
 800127a:	4935      	ldr	r1, [pc, #212]	; (8001350 <ESP_Init+0x1f8>)
 800127c:	4618      	mov	r0, r3
 800127e:	f001 fd37 	bl	8002cf0 <UART_send>
	//UART_send("AT+CIPSTA?\r\n", WiFi_UART);
	//sprintf (data, "AT+CIPSTA?\r\n");


	/********** AT+CIFSR **********/
	UART_send("AT+CIFSR\r\n", WiFi_UART);
 8001282:	4930      	ldr	r1, [pc, #192]	; (8001344 <ESP_Init+0x1ec>)
 8001284:	483e      	ldr	r0, [pc, #248]	; (8001380 <ESP_Init+0x228>)
 8001286:	f001 fd33 	bl	8002cf0 <UART_send>
	while (!(UART_waitFor("CIFSR:STAIP,\"", WiFi_UART)));
 800128a:	bf00      	nop
 800128c:	492d      	ldr	r1, [pc, #180]	; (8001344 <ESP_Init+0x1ec>)
 800128e:	483d      	ldr	r0, [pc, #244]	; (8001384 <ESP_Init+0x22c>)
 8001290:	f001 fdc4 	bl	8002e1c <UART_waitFor>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d0f8      	beq.n	800128c <ESP_Init+0x134>
	while (!(UART_copyUpto("\"",buffer, WiFi_UART)));
 800129a:	bf00      	nop
 800129c:	4a29      	ldr	r2, [pc, #164]	; (8001344 <ESP_Init+0x1ec>)
 800129e:	493a      	ldr	r1, [pc, #232]	; (8001388 <ESP_Init+0x230>)
 80012a0:	483a      	ldr	r0, [pc, #232]	; (800138c <ESP_Init+0x234>)
 80012a2:	f001 fd3d 	bl	8002d20 <UART_copyUpto>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d0f7      	beq.n	800129c <ESP_Init+0x144>
	while (!(UART_waitFor("OK\r\n", WiFi_UART)));
 80012ac:	bf00      	nop
 80012ae:	4925      	ldr	r1, [pc, #148]	; (8001344 <ESP_Init+0x1ec>)
 80012b0:	4826      	ldr	r0, [pc, #152]	; (800134c <ESP_Init+0x1f4>)
 80012b2:	f001 fdb3 	bl	8002e1c <UART_waitFor>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d0f8      	beq.n	80012ae <ESP_Init+0x156>
	int len = strlen (buffer);
 80012bc:	4832      	ldr	r0, [pc, #200]	; (8001388 <ESP_Init+0x230>)
 80012be:	f7fe ff87 	bl	80001d0 <strlen>
 80012c2:	4603      	mov	r3, r0
 80012c4:	65fb      	str	r3, [r7, #92]	; 0x5c
	buffer[len-1] = '\0';
 80012c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012c8:	3b01      	subs	r3, #1
 80012ca:	4a2f      	ldr	r2, [pc, #188]	; (8001388 <ESP_Init+0x230>)
 80012cc:	2100      	movs	r1, #0
 80012ce:	54d1      	strb	r1, [r2, r3]
	sprintf (data, "IP :  %s\n\n", buffer);
 80012d0:	f107 030c 	add.w	r3, r7, #12
 80012d4:	4a2c      	ldr	r2, [pc, #176]	; (8001388 <ESP_Init+0x230>)
 80012d6:	492e      	ldr	r1, [pc, #184]	; (8001390 <ESP_Init+0x238>)
 80012d8:	4618      	mov	r0, r3
 80012da:	f007 fa1d 	bl	8008718 <siprintf>
	UART_send(data, PC_UART);
 80012de:	f107 030c 	add.w	r3, r7, #12
 80012e2:	491b      	ldr	r1, [pc, #108]	; (8001350 <ESP_Init+0x1f8>)
 80012e4:	4618      	mov	r0, r3
 80012e6:	f001 fd03 	bl	8002cf0 <UART_send>


	/********** AT+CIPMUX=1 **********/
	UART_send("AT+CIPMUX=1\r\n", WiFi_UART);
 80012ea:	4916      	ldr	r1, [pc, #88]	; (8001344 <ESP_Init+0x1ec>)
 80012ec:	4829      	ldr	r0, [pc, #164]	; (8001394 <ESP_Init+0x23c>)
 80012ee:	f001 fcff 	bl	8002cf0 <UART_send>
	while (!(UART_waitFor("AT+CIPMUX=1\r\r\n\r\nOK\r\n", WiFi_UART)));
 80012f2:	bf00      	nop
 80012f4:	4913      	ldr	r1, [pc, #76]	; (8001344 <ESP_Init+0x1ec>)
 80012f6:	4828      	ldr	r0, [pc, #160]	; (8001398 <ESP_Init+0x240>)
 80012f8:	f001 fd90 	bl	8002e1c <UART_waitFor>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d0f8      	beq.n	80012f4 <ESP_Init+0x19c>
	UART_send("CIPMUX  ---->  OK\n\n", PC_UART);
 8001302:	4913      	ldr	r1, [pc, #76]	; (8001350 <ESP_Init+0x1f8>)
 8001304:	4825      	ldr	r0, [pc, #148]	; (800139c <ESP_Init+0x244>)
 8001306:	f001 fcf3 	bl	8002cf0 <UART_send>
	//while (!(UART_waitFor("OK\r\n", WiFi_UART)));
	//UART_send("CIPSTART  ---->  OK\n\n", PC_UART);


	/********** AT+CIPSERVER=1,80 **********/
	UART_send("AT+CIPSERVER=1,80\r\n", WiFi_UART);
 800130a:	490e      	ldr	r1, [pc, #56]	; (8001344 <ESP_Init+0x1ec>)
 800130c:	4824      	ldr	r0, [pc, #144]	; (80013a0 <ESP_Init+0x248>)
 800130e:	f001 fcef 	bl	8002cf0 <UART_send>
	while (!(UART_waitFor("OK\r\n", WiFi_UART)));
 8001312:	bf00      	nop
 8001314:	490b      	ldr	r1, [pc, #44]	; (8001344 <ESP_Init+0x1ec>)
 8001316:	480d      	ldr	r0, [pc, #52]	; (800134c <ESP_Init+0x1f4>)
 8001318:	f001 fd80 	bl	8002e1c <UART_waitFor>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d0f8      	beq.n	8001314 <ESP_Init+0x1bc>
	UART_send("CIPSERVER  ---->  OK\n\n", PC_UART);
 8001322:	490b      	ldr	r1, [pc, #44]	; (8001350 <ESP_Init+0x1f8>)
 8001324:	481f      	ldr	r0, [pc, #124]	; (80013a4 <ESP_Init+0x24c>)
 8001326:	f001 fce3 	bl	8002cf0 <UART_send>


	/********** FIN **********/
	UART_send("Conectado a la IP\n\n", PC_UART);
 800132a:	4909      	ldr	r1, [pc, #36]	; (8001350 <ESP_Init+0x1f8>)
 800132c:	481e      	ldr	r0, [pc, #120]	; (80013a8 <ESP_Init+0x250>)
 800132e:	f001 fcdf 	bl	8002cf0 <UART_send>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1); // CONNECTED
 8001332:	2201      	movs	r2, #1
 8001334:	2101      	movs	r1, #1
 8001336:	481d      	ldr	r0, [pc, #116]	; (80013ac <ESP_Init+0x254>)
 8001338:	f004 fdca 	bl	8005ed0 <HAL_GPIO_WritePin>
}
 800133c:	bf00      	nop
 800133e:	3768      	adds	r7, #104	; 0x68
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20000e18 	.word	0x20000e18
 8001348:	080093a0 	.word	0x080093a0
 800134c:	080093a8 	.word	0x080093a8
 8001350:	20000d8c 	.word	0x20000d8c
 8001354:	080093b0 	.word	0x080093b0
 8001358:	080093c0 	.word	0x080093c0
 800135c:	080093cc 	.word	0x080093cc
 8001360:	080093dc 	.word	0x080093dc
 8001364:	080093e0 	.word	0x080093e0
 8001368:	080093f4 	.word	0x080093f4
 800136c:	08009404 	.word	0x08009404
 8001370:	08009418 	.word	0x08009418
 8001374:	08009440 	.word	0x08009440
 8001378:	08009458 	.word	0x08009458
 800137c:	0800946c 	.word	0x0800946c
 8001380:	08009484 	.word	0x08009484
 8001384:	08009490 	.word	0x08009490
 8001388:	200009cc 	.word	0x200009cc
 800138c:	080094a0 	.word	0x080094a0
 8001390:	080094a4 	.word	0x080094a4
 8001394:	080094b0 	.word	0x080094b0
 8001398:	080094c0 	.word	0x080094c0
 800139c:	080094d8 	.word	0x080094d8
 80013a0:	080094ec 	.word	0x080094ec
 80013a4:	08009500 	.word	0x08009500
 80013a8:	08009518 	.word	0x08009518
 80013ac:	40020800 	.word	0x40020800

080013b0 <ESP_messageHandler>:
	}
	return -1;
}


void ESP_messageHandler(void){
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0

	//__HAL_UART_DISABLE_IT(&huart2, UART_IT_RXNE);

	memset(textrc, 0, 100);
 80013b4:	2264      	movs	r2, #100	; 0x64
 80013b6:	2100      	movs	r1, #0
 80013b8:	48a6      	ldr	r0, [pc, #664]	; (8001654 <ESP_messageHandler+0x2a4>)
 80013ba:	f007 f9a5 	bl	8008708 <memset>

	if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_0) != 0){
 80013be:	2101      	movs	r1, #1
 80013c0:	48a5      	ldr	r0, [pc, #660]	; (8001658 <ESP_messageHandler+0x2a8>)
 80013c2:	f004 fd6d 	bl	8005ea0 <HAL_GPIO_ReadPin>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d01f      	beq.n	800140c <ESP_messageHandler+0x5c>

		HAL_UART_Receive(&huart2, (uint8_t *)textrc, 100, 100); //(uint8_t *)
 80013cc:	2364      	movs	r3, #100	; 0x64
 80013ce:	2264      	movs	r2, #100	; 0x64
 80013d0:	49a0      	ldr	r1, [pc, #640]	; (8001654 <ESP_messageHandler+0x2a4>)
 80013d2:	48a2      	ldr	r0, [pc, #648]	; (800165c <ESP_messageHandler+0x2ac>)
 80013d4:	f006 fa43 	bl	800785e <HAL_UART_Receive>

		HAL_UART_Transmit(&huart6, (uint8_t *)textrc, 100, HAL_MAX_DELAY);
 80013d8:	f04f 33ff 	mov.w	r3, #4294967295
 80013dc:	2264      	movs	r2, #100	; 0x64
 80013de:	499d      	ldr	r1, [pc, #628]	; (8001654 <ESP_messageHandler+0x2a4>)
 80013e0:	489f      	ldr	r0, [pc, #636]	; (8001660 <ESP_messageHandler+0x2b0>)
 80013e2:	f006 f9aa 	bl	800773a <HAL_UART_Transmit>
		UART_send("\n", PC_UART);
 80013e6:	499e      	ldr	r1, [pc, #632]	; (8001660 <ESP_messageHandler+0x2b0>)
 80013e8:	489e      	ldr	r0, [pc, #632]	; (8001664 <ESP_messageHandler+0x2b4>)
 80013ea:	f001 fc81 	bl	8002cf0 <UART_send>

		fragment[0] = textrc[25]; // Asignación de Fragmento
 80013ee:	4b99      	ldr	r3, [pc, #612]	; (8001654 <ESP_messageHandler+0x2a4>)
 80013f0:	7e5a      	ldrb	r2, [r3, #25]
 80013f2:	4b9d      	ldr	r3, [pc, #628]	; (8001668 <ESP_messageHandler+0x2b8>)
 80013f4:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart6, (uint8_t *)fragment, 1, HAL_MAX_DELAY);
 80013f6:	f04f 33ff 	mov.w	r3, #4294967295
 80013fa:	2201      	movs	r2, #1
 80013fc:	499a      	ldr	r1, [pc, #616]	; (8001668 <ESP_messageHandler+0x2b8>)
 80013fe:	4898      	ldr	r0, [pc, #608]	; (8001660 <ESP_messageHandler+0x2b0>)
 8001400:	f006 f99b 	bl	800773a <HAL_UART_Transmit>
		UART_send("\n", PC_UART);
 8001404:	4996      	ldr	r1, [pc, #600]	; (8001660 <ESP_messageHandler+0x2b0>)
 8001406:	4897      	ldr	r0, [pc, #604]	; (8001664 <ESP_messageHandler+0x2b4>)
 8001408:	f001 fc72 	bl	8002cf0 <UART_send>
	}


	// SENSORES DHT22
	readDHT = 0;
 800140c:	4b97      	ldr	r3, [pc, #604]	; (800166c <ESP_messageHandler+0x2bc>)
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]

	if(textrc[27] == '[') readDHT = 1;
 8001412:	4b90      	ldr	r3, [pc, #576]	; (8001654 <ESP_messageHandler+0x2a4>)
 8001414:	7edb      	ldrb	r3, [r3, #27]
 8001416:	2b5b      	cmp	r3, #91	; 0x5b
 8001418:	d102      	bne.n	8001420 <ESP_messageHandler+0x70>
 800141a:	4b94      	ldr	r3, [pc, #592]	; (800166c <ESP_messageHandler+0x2bc>)
 800141c:	2201      	movs	r2, #1
 800141e:	601a      	str	r2, [r3, #0]


	// SEGURIDAD
	if (fragment[0] == 's'){
 8001420:	4b91      	ldr	r3, [pc, #580]	; (8001668 <ESP_messageHandler+0x2b8>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	2b73      	cmp	r3, #115	; 0x73
 8001426:	d10b      	bne.n	8001440 <ESP_messageHandler+0x90>
		UART_send("SEGURIDAD \n", PC_UART);
 8001428:	498d      	ldr	r1, [pc, #564]	; (8001660 <ESP_messageHandler+0x2b0>)
 800142a:	4891      	ldr	r0, [pc, #580]	; (8001670 <ESP_messageHandler+0x2c0>)
 800142c:	f001 fc60 	bl	8002cf0 <UART_send>
		vSeg[0] = textrc[28]; // Alarma Interior
 8001430:	4b88      	ldr	r3, [pc, #544]	; (8001654 <ESP_messageHandler+0x2a4>)
 8001432:	7f1a      	ldrb	r2, [r3, #28]
 8001434:	4b8f      	ldr	r3, [pc, #572]	; (8001674 <ESP_messageHandler+0x2c4>)
 8001436:	701a      	strb	r2, [r3, #0]
		vSeg[1] = textrc[31]; // Alarma Exterior
 8001438:	4b86      	ldr	r3, [pc, #536]	; (8001654 <ESP_messageHandler+0x2a4>)
 800143a:	7fda      	ldrb	r2, [r3, #31]
 800143c:	4b8d      	ldr	r3, [pc, #564]	; (8001674 <ESP_messageHandler+0x2c4>)
 800143e:	705a      	strb	r2, [r3, #1]
	}

	// ILUMINACIÓN
	if (fragment[0] == 'i'){
 8001440:	4b89      	ldr	r3, [pc, #548]	; (8001668 <ESP_messageHandler+0x2b8>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	2b69      	cmp	r3, #105	; 0x69
 8001446:	f040 82cc 	bne.w	80019e2 <ESP_messageHandler+0x632>
		UART_send("ILUMINACION \n", PC_UART);
 800144a:	4985      	ldr	r1, [pc, #532]	; (8001660 <ESP_messageHandler+0x2b0>)
 800144c:	488a      	ldr	r0, [pc, #552]	; (8001678 <ESP_messageHandler+0x2c8>)
 800144e:	f001 fc4f 	bl	8002cf0 <UART_send>
		vIlum[0] = textrc[28]; 	// Luz Sala
 8001452:	4b80      	ldr	r3, [pc, #512]	; (8001654 <ESP_messageHandler+0x2a4>)
 8001454:	7f1a      	ldrb	r2, [r3, #28]
 8001456:	4b89      	ldr	r3, [pc, #548]	; (800167c <ESP_messageHandler+0x2cc>)
 8001458:	701a      	strb	r2, [r3, #0]
		vIlum[1] = textrc[31]; 	// Luz Comedor
 800145a:	4b7e      	ldr	r3, [pc, #504]	; (8001654 <ESP_messageHandler+0x2a4>)
 800145c:	7fda      	ldrb	r2, [r3, #31]
 800145e:	4b87      	ldr	r3, [pc, #540]	; (800167c <ESP_messageHandler+0x2cc>)
 8001460:	705a      	strb	r2, [r3, #1]
		vIlum[2] = textrc[34]; 	// Luz Ambiente
 8001462:	4b7c      	ldr	r3, [pc, #496]	; (8001654 <ESP_messageHandler+0x2a4>)
 8001464:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001468:	4b84      	ldr	r3, [pc, #528]	; (800167c <ESP_messageHandler+0x2cc>)
 800146a:	709a      	strb	r2, [r3, #2]
		vIlum[3] = textrc[37]; 	// Luz Recibidor
 800146c:	4b79      	ldr	r3, [pc, #484]	; (8001654 <ESP_messageHandler+0x2a4>)
 800146e:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001472:	4b82      	ldr	r3, [pc, #520]	; (800167c <ESP_messageHandler+0x2cc>)
 8001474:	70da      	strb	r2, [r3, #3]
		vIlum[4] = textrc[40]; 	// Luz Cocina
 8001476:	4b77      	ldr	r3, [pc, #476]	; (8001654 <ESP_messageHandler+0x2a4>)
 8001478:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800147c:	4b7f      	ldr	r3, [pc, #508]	; (800167c <ESP_messageHandler+0x2cc>)
 800147e:	711a      	strb	r2, [r3, #4]
		vIlum[5] = textrc[43]; 	// Luz Fregadero
 8001480:	4b74      	ldr	r3, [pc, #464]	; (8001654 <ESP_messageHandler+0x2a4>)
 8001482:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8001486:	4b7d      	ldr	r3, [pc, #500]	; (800167c <ESP_messageHandler+0x2cc>)
 8001488:	715a      	strb	r2, [r3, #5]
		vIlum[6] = textrc[46]; 	// Luz Baño
 800148a:	4b72      	ldr	r3, [pc, #456]	; (8001654 <ESP_messageHandler+0x2a4>)
 800148c:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 8001490:	4b7a      	ldr	r3, [pc, #488]	; (800167c <ESP_messageHandler+0x2cc>)
 8001492:	719a      	strb	r2, [r3, #6]
		vIlum[7] = textrc[49]; 	// Luz Espejo
 8001494:	4b6f      	ldr	r3, [pc, #444]	; (8001654 <ESP_messageHandler+0x2a4>)
 8001496:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 800149a:	4b78      	ldr	r3, [pc, #480]	; (800167c <ESP_messageHandler+0x2cc>)
 800149c:	71da      	strb	r2, [r3, #7]
		vIlum[8] = textrc[52]; 	// Luz Dormitorio
 800149e:	4b6d      	ldr	r3, [pc, #436]	; (8001654 <ESP_messageHandler+0x2a4>)
 80014a0:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 80014a4:	4b75      	ldr	r3, [pc, #468]	; (800167c <ESP_messageHandler+0x2cc>)
 80014a6:	721a      	strb	r2, [r3, #8]
		vIlum[9] = textrc[55]; 	// Luz Mesita Izq
 80014a8:	4b6a      	ldr	r3, [pc, #424]	; (8001654 <ESP_messageHandler+0x2a4>)
 80014aa:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 80014ae:	4b73      	ldr	r3, [pc, #460]	; (800167c <ESP_messageHandler+0x2cc>)
 80014b0:	725a      	strb	r2, [r3, #9]
		vIlum[10] = textrc[58]; // Luz Mesita Dch
 80014b2:	4b68      	ldr	r3, [pc, #416]	; (8001654 <ESP_messageHandler+0x2a4>)
 80014b4:	f893 203a 	ldrb.w	r2, [r3, #58]	; 0x3a
 80014b8:	4b70      	ldr	r3, [pc, #448]	; (800167c <ESP_messageHandler+0x2cc>)
 80014ba:	729a      	strb	r2, [r3, #10]
		vIlum[11] = textrc[61]; // Luz Oficina
 80014bc:	4b65      	ldr	r3, [pc, #404]	; (8001654 <ESP_messageHandler+0x2a4>)
 80014be:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 80014c2:	4b6e      	ldr	r3, [pc, #440]	; (800167c <ESP_messageHandler+0x2cc>)
 80014c4:	72da      	strb	r2, [r3, #11]
		vIlum[12] = textrc[64]; // Luz Gaming
 80014c6:	4b63      	ldr	r3, [pc, #396]	; (8001654 <ESP_messageHandler+0x2a4>)
 80014c8:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 80014cc:	4b6b      	ldr	r3, [pc, #428]	; (800167c <ESP_messageHandler+0x2cc>)
 80014ce:	731a      	strb	r2, [r3, #12]
		vIlum[13] = textrc[67]; // Luz Rx100
 80014d0:	4b60      	ldr	r3, [pc, #384]	; (8001654 <ESP_messageHandler+0x2a4>)
 80014d2:	f893 2043 	ldrb.w	r2, [r3, #67]	; 0x43
 80014d6:	4b69      	ldr	r3, [pc, #420]	; (800167c <ESP_messageHandler+0x2cc>)
 80014d8:	735a      	strb	r2, [r3, #13]
		vIlum[14] = textrc[68]; // Luz Rx10
 80014da:	4b5e      	ldr	r3, [pc, #376]	; (8001654 <ESP_messageHandler+0x2a4>)
 80014dc:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80014e0:	4b66      	ldr	r3, [pc, #408]	; (800167c <ESP_messageHandler+0x2cc>)
 80014e2:	739a      	strb	r2, [r3, #14]
		vIlum[15] = textrc[69]; // Luz Rx1
 80014e4:	4b5b      	ldr	r3, [pc, #364]	; (8001654 <ESP_messageHandler+0x2a4>)
 80014e6:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80014ea:	4b64      	ldr	r3, [pc, #400]	; (800167c <ESP_messageHandler+0x2cc>)
 80014ec:	73da      	strb	r2, [r3, #15]
		vIlum[16] = textrc[72]; // Luz Gx100
 80014ee:	4b59      	ldr	r3, [pc, #356]	; (8001654 <ESP_messageHandler+0x2a4>)
 80014f0:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 80014f4:	4b61      	ldr	r3, [pc, #388]	; (800167c <ESP_messageHandler+0x2cc>)
 80014f6:	741a      	strb	r2, [r3, #16]
		vIlum[17] = textrc[73]; // Luz Gx10
 80014f8:	4b56      	ldr	r3, [pc, #344]	; (8001654 <ESP_messageHandler+0x2a4>)
 80014fa:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
 80014fe:	4b5f      	ldr	r3, [pc, #380]	; (800167c <ESP_messageHandler+0x2cc>)
 8001500:	745a      	strb	r2, [r3, #17]
		vIlum[18] = textrc[74]; // Luz Gx1
 8001502:	4b54      	ldr	r3, [pc, #336]	; (8001654 <ESP_messageHandler+0x2a4>)
 8001504:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
 8001508:	4b5c      	ldr	r3, [pc, #368]	; (800167c <ESP_messageHandler+0x2cc>)
 800150a:	749a      	strb	r2, [r3, #18]
		vIlum[19] = textrc[77]; // Luz Bx100
 800150c:	4b51      	ldr	r3, [pc, #324]	; (8001654 <ESP_messageHandler+0x2a4>)
 800150e:	f893 204d 	ldrb.w	r2, [r3, #77]	; 0x4d
 8001512:	4b5a      	ldr	r3, [pc, #360]	; (800167c <ESP_messageHandler+0x2cc>)
 8001514:	74da      	strb	r2, [r3, #19]
		vIlum[20] = textrc[78]; // Luz Bx10
 8001516:	4b4f      	ldr	r3, [pc, #316]	; (8001654 <ESP_messageHandler+0x2a4>)
 8001518:	f893 204e 	ldrb.w	r2, [r3, #78]	; 0x4e
 800151c:	4b57      	ldr	r3, [pc, #348]	; (800167c <ESP_messageHandler+0x2cc>)
 800151e:	751a      	strb	r2, [r3, #20]
		vIlum[21] = textrc[79]; // Luz Bx1
 8001520:	4b4c      	ldr	r3, [pc, #304]	; (8001654 <ESP_messageHandler+0x2a4>)
 8001522:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
 8001526:	4b55      	ldr	r3, [pc, #340]	; (800167c <ESP_messageHandler+0x2cc>)
 8001528:	755a      	strb	r2, [r3, #21]
		vIlum[22] = textrc[82]; // Luz Garaje
 800152a:	4b4a      	ldr	r3, [pc, #296]	; (8001654 <ESP_messageHandler+0x2a4>)
 800152c:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
 8001530:	4b52      	ldr	r3, [pc, #328]	; (800167c <ESP_messageHandler+0x2cc>)
 8001532:	759a      	strb	r2, [r3, #22]
		vIlum[23] = textrc[85]; // Luz Jardín
 8001534:	4b47      	ldr	r3, [pc, #284]	; (8001654 <ESP_messageHandler+0x2a4>)
 8001536:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
 800153a:	4b50      	ldr	r3, [pc, #320]	; (800167c <ESP_messageHandler+0x2cc>)
 800153c:	75da      	strb	r2, [r3, #23]
		vIlum[24] = textrc[88]; // Luz Porche
 800153e:	4b45      	ldr	r3, [pc, #276]	; (8001654 <ESP_messageHandler+0x2a4>)
 8001540:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8001544:	4b4d      	ldr	r3, [pc, #308]	; (800167c <ESP_messageHandler+0x2cc>)
 8001546:	761a      	strb	r2, [r3, #24]
		vIlum[25] = textrc[91]; // Luz Tendedero
 8001548:	4b42      	ldr	r3, [pc, #264]	; (8001654 <ESP_messageHandler+0x2a4>)
 800154a:	f893 205b 	ldrb.w	r2, [r3, #91]	; 0x5b
 800154e:	4b4b      	ldr	r3, [pc, #300]	; (800167c <ESP_messageHandler+0x2cc>)
 8001550:	765a      	strb	r2, [r3, #25]
		vIlum[26] = textrc[94]; // Automático
 8001552:	4b40      	ldr	r3, [pc, #256]	; (8001654 <ESP_messageHandler+0x2a4>)
 8001554:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
 8001558:	4b48      	ldr	r3, [pc, #288]	; (800167c <ESP_messageHandler+0x2cc>)
 800155a:	769a      	strb	r2, [r3, #26]


		if(vIlum[0] == '0' || vSal[1] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, RESET); // Luz Sala
 800155c:	4b47      	ldr	r3, [pc, #284]	; (800167c <ESP_messageHandler+0x2cc>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b30      	cmp	r3, #48	; 0x30
 8001562:	d003      	beq.n	800156c <ESP_messageHandler+0x1bc>
 8001564:	4b46      	ldr	r3, [pc, #280]	; (8001680 <ESP_messageHandler+0x2d0>)
 8001566:	785b      	ldrb	r3, [r3, #1]
 8001568:	2b30      	cmp	r3, #48	; 0x30
 800156a:	d105      	bne.n	8001578 <ESP_messageHandler+0x1c8>
 800156c:	2200      	movs	r2, #0
 800156e:	2108      	movs	r1, #8
 8001570:	4844      	ldr	r0, [pc, #272]	; (8001684 <ESP_messageHandler+0x2d4>)
 8001572:	f004 fcad 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001576:	e00c      	b.n	8001592 <ESP_messageHandler+0x1e2>
		else if(vIlum[0] == '1' || vSal[1] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, SET);
 8001578:	4b40      	ldr	r3, [pc, #256]	; (800167c <ESP_messageHandler+0x2cc>)
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	2b31      	cmp	r3, #49	; 0x31
 800157e:	d003      	beq.n	8001588 <ESP_messageHandler+0x1d8>
 8001580:	4b3f      	ldr	r3, [pc, #252]	; (8001680 <ESP_messageHandler+0x2d0>)
 8001582:	785b      	ldrb	r3, [r3, #1]
 8001584:	2b31      	cmp	r3, #49	; 0x31
 8001586:	d104      	bne.n	8001592 <ESP_messageHandler+0x1e2>
 8001588:	2201      	movs	r2, #1
 800158a:	2108      	movs	r1, #8
 800158c:	483d      	ldr	r0, [pc, #244]	; (8001684 <ESP_messageHandler+0x2d4>)
 800158e:	f004 fc9f 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[1] == '0' || vSal[2] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, RESET); // Luz Comedor
 8001592:	4b3a      	ldr	r3, [pc, #232]	; (800167c <ESP_messageHandler+0x2cc>)
 8001594:	785b      	ldrb	r3, [r3, #1]
 8001596:	2b30      	cmp	r3, #48	; 0x30
 8001598:	d003      	beq.n	80015a2 <ESP_messageHandler+0x1f2>
 800159a:	4b39      	ldr	r3, [pc, #228]	; (8001680 <ESP_messageHandler+0x2d0>)
 800159c:	789b      	ldrb	r3, [r3, #2]
 800159e:	2b30      	cmp	r3, #48	; 0x30
 80015a0:	d105      	bne.n	80015ae <ESP_messageHandler+0x1fe>
 80015a2:	2200      	movs	r2, #0
 80015a4:	2102      	movs	r1, #2
 80015a6:	4837      	ldr	r0, [pc, #220]	; (8001684 <ESP_messageHandler+0x2d4>)
 80015a8:	f004 fc92 	bl	8005ed0 <HAL_GPIO_WritePin>
 80015ac:	e00c      	b.n	80015c8 <ESP_messageHandler+0x218>
		else if(vIlum[1] == '1'|| vSal[2] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, SET);
 80015ae:	4b33      	ldr	r3, [pc, #204]	; (800167c <ESP_messageHandler+0x2cc>)
 80015b0:	785b      	ldrb	r3, [r3, #1]
 80015b2:	2b31      	cmp	r3, #49	; 0x31
 80015b4:	d003      	beq.n	80015be <ESP_messageHandler+0x20e>
 80015b6:	4b32      	ldr	r3, [pc, #200]	; (8001680 <ESP_messageHandler+0x2d0>)
 80015b8:	789b      	ldrb	r3, [r3, #2]
 80015ba:	2b31      	cmp	r3, #49	; 0x31
 80015bc:	d104      	bne.n	80015c8 <ESP_messageHandler+0x218>
 80015be:	2201      	movs	r2, #1
 80015c0:	2102      	movs	r1, #2
 80015c2:	4830      	ldr	r0, [pc, #192]	; (8001684 <ESP_messageHandler+0x2d4>)
 80015c4:	f004 fc84 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[2] == '0' || vSal[3] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, RESET); // Luz Ambiente
 80015c8:	4b2c      	ldr	r3, [pc, #176]	; (800167c <ESP_messageHandler+0x2cc>)
 80015ca:	789b      	ldrb	r3, [r3, #2]
 80015cc:	2b30      	cmp	r3, #48	; 0x30
 80015ce:	d003      	beq.n	80015d8 <ESP_messageHandler+0x228>
 80015d0:	4b2b      	ldr	r3, [pc, #172]	; (8001680 <ESP_messageHandler+0x2d0>)
 80015d2:	78db      	ldrb	r3, [r3, #3]
 80015d4:	2b30      	cmp	r3, #48	; 0x30
 80015d6:	d105      	bne.n	80015e4 <ESP_messageHandler+0x234>
 80015d8:	2200      	movs	r2, #0
 80015da:	2120      	movs	r1, #32
 80015dc:	4829      	ldr	r0, [pc, #164]	; (8001684 <ESP_messageHandler+0x2d4>)
 80015de:	f004 fc77 	bl	8005ed0 <HAL_GPIO_WritePin>
 80015e2:	e00c      	b.n	80015fe <ESP_messageHandler+0x24e>
		else if(vIlum[2] == '1' || vSal[3] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, SET);
 80015e4:	4b25      	ldr	r3, [pc, #148]	; (800167c <ESP_messageHandler+0x2cc>)
 80015e6:	789b      	ldrb	r3, [r3, #2]
 80015e8:	2b31      	cmp	r3, #49	; 0x31
 80015ea:	d003      	beq.n	80015f4 <ESP_messageHandler+0x244>
 80015ec:	4b24      	ldr	r3, [pc, #144]	; (8001680 <ESP_messageHandler+0x2d0>)
 80015ee:	78db      	ldrb	r3, [r3, #3]
 80015f0:	2b31      	cmp	r3, #49	; 0x31
 80015f2:	d104      	bne.n	80015fe <ESP_messageHandler+0x24e>
 80015f4:	2201      	movs	r2, #1
 80015f6:	2120      	movs	r1, #32
 80015f8:	4822      	ldr	r0, [pc, #136]	; (8001684 <ESP_messageHandler+0x2d4>)
 80015fa:	f004 fc69 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[3] == '0' || vSal[4] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, RESET); // Luz Recibidor
 80015fe:	4b1f      	ldr	r3, [pc, #124]	; (800167c <ESP_messageHandler+0x2cc>)
 8001600:	78db      	ldrb	r3, [r3, #3]
 8001602:	2b30      	cmp	r3, #48	; 0x30
 8001604:	d003      	beq.n	800160e <ESP_messageHandler+0x25e>
 8001606:	4b1e      	ldr	r3, [pc, #120]	; (8001680 <ESP_messageHandler+0x2d0>)
 8001608:	791b      	ldrb	r3, [r3, #4]
 800160a:	2b30      	cmp	r3, #48	; 0x30
 800160c:	d105      	bne.n	800161a <ESP_messageHandler+0x26a>
 800160e:	2200      	movs	r2, #0
 8001610:	2101      	movs	r1, #1
 8001612:	481c      	ldr	r0, [pc, #112]	; (8001684 <ESP_messageHandler+0x2d4>)
 8001614:	f004 fc5c 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001618:	e00c      	b.n	8001634 <ESP_messageHandler+0x284>
		else if(vIlum[3] == '1' || vSal[4] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, SET);
 800161a:	4b18      	ldr	r3, [pc, #96]	; (800167c <ESP_messageHandler+0x2cc>)
 800161c:	78db      	ldrb	r3, [r3, #3]
 800161e:	2b31      	cmp	r3, #49	; 0x31
 8001620:	d003      	beq.n	800162a <ESP_messageHandler+0x27a>
 8001622:	4b17      	ldr	r3, [pc, #92]	; (8001680 <ESP_messageHandler+0x2d0>)
 8001624:	791b      	ldrb	r3, [r3, #4]
 8001626:	2b31      	cmp	r3, #49	; 0x31
 8001628:	d104      	bne.n	8001634 <ESP_messageHandler+0x284>
 800162a:	2201      	movs	r2, #1
 800162c:	2101      	movs	r1, #1
 800162e:	4815      	ldr	r0, [pc, #84]	; (8001684 <ESP_messageHandler+0x2d4>)
 8001630:	f004 fc4e 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[4] == '0' || vCoc[0] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, RESET); // Luz Cocina
 8001634:	4b11      	ldr	r3, [pc, #68]	; (800167c <ESP_messageHandler+0x2cc>)
 8001636:	791b      	ldrb	r3, [r3, #4]
 8001638:	2b30      	cmp	r3, #48	; 0x30
 800163a:	d003      	beq.n	8001644 <ESP_messageHandler+0x294>
 800163c:	4b12      	ldr	r3, [pc, #72]	; (8001688 <ESP_messageHandler+0x2d8>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	2b30      	cmp	r3, #48	; 0x30
 8001642:	d125      	bne.n	8001690 <ESP_messageHandler+0x2e0>
 8001644:	2200      	movs	r2, #0
 8001646:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800164a:	4810      	ldr	r0, [pc, #64]	; (800168c <ESP_messageHandler+0x2dc>)
 800164c:	f004 fc40 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001650:	e02c      	b.n	80016ac <ESP_messageHandler+0x2fc>
 8001652:	bf00      	nop
 8001654:	200009e8 	.word	0x200009e8
 8001658:	40021000 	.word	0x40021000
 800165c:	20000e18 	.word	0x20000e18
 8001660:	20000d8c 	.word	0x20000d8c
 8001664:	08009594 	.word	0x08009594
 8001668:	200009e0 	.word	0x200009e0
 800166c:	20000954 	.word	0x20000954
 8001670:	08009598 	.word	0x08009598
 8001674:	20000974 	.word	0x20000974
 8001678:	080095a4 	.word	0x080095a4
 800167c:	20000938 	.word	0x20000938
 8001680:	2000096c 	.word	0x2000096c
 8001684:	40020c00 	.word	0x40020c00
 8001688:	20000904 	.word	0x20000904
 800168c:	40020800 	.word	0x40020800
		else if(vIlum[4] == '1' || vCoc[0] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, SET);
 8001690:	4b95      	ldr	r3, [pc, #596]	; (80018e8 <ESP_messageHandler+0x538>)
 8001692:	791b      	ldrb	r3, [r3, #4]
 8001694:	2b31      	cmp	r3, #49	; 0x31
 8001696:	d003      	beq.n	80016a0 <ESP_messageHandler+0x2f0>
 8001698:	4b94      	ldr	r3, [pc, #592]	; (80018ec <ESP_messageHandler+0x53c>)
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	2b31      	cmp	r3, #49	; 0x31
 800169e:	d105      	bne.n	80016ac <ESP_messageHandler+0x2fc>
 80016a0:	2201      	movs	r2, #1
 80016a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016a6:	4892      	ldr	r0, [pc, #584]	; (80018f0 <ESP_messageHandler+0x540>)
 80016a8:	f004 fc12 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[5] == '0' || vCoc[1] == '0') HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, RESET); // Luz Fregadero
 80016ac:	4b8e      	ldr	r3, [pc, #568]	; (80018e8 <ESP_messageHandler+0x538>)
 80016ae:	795b      	ldrb	r3, [r3, #5]
 80016b0:	2b30      	cmp	r3, #48	; 0x30
 80016b2:	d003      	beq.n	80016bc <ESP_messageHandler+0x30c>
 80016b4:	4b8d      	ldr	r3, [pc, #564]	; (80018ec <ESP_messageHandler+0x53c>)
 80016b6:	785b      	ldrb	r3, [r3, #1]
 80016b8:	2b30      	cmp	r3, #48	; 0x30
 80016ba:	d106      	bne.n	80016ca <ESP_messageHandler+0x31a>
 80016bc:	2200      	movs	r2, #0
 80016be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016c2:	488c      	ldr	r0, [pc, #560]	; (80018f4 <ESP_messageHandler+0x544>)
 80016c4:	f004 fc04 	bl	8005ed0 <HAL_GPIO_WritePin>
 80016c8:	e00d      	b.n	80016e6 <ESP_messageHandler+0x336>
		else if(vIlum[5] == '1' || vCoc[1] == '1')HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, SET);
 80016ca:	4b87      	ldr	r3, [pc, #540]	; (80018e8 <ESP_messageHandler+0x538>)
 80016cc:	795b      	ldrb	r3, [r3, #5]
 80016ce:	2b31      	cmp	r3, #49	; 0x31
 80016d0:	d003      	beq.n	80016da <ESP_messageHandler+0x32a>
 80016d2:	4b86      	ldr	r3, [pc, #536]	; (80018ec <ESP_messageHandler+0x53c>)
 80016d4:	785b      	ldrb	r3, [r3, #1]
 80016d6:	2b31      	cmp	r3, #49	; 0x31
 80016d8:	d105      	bne.n	80016e6 <ESP_messageHandler+0x336>
 80016da:	2201      	movs	r2, #1
 80016dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016e0:	4884      	ldr	r0, [pc, #528]	; (80018f4 <ESP_messageHandler+0x544>)
 80016e2:	f004 fbf5 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[6] == '0' || vBan[0] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, RESET); // Luz Baño
 80016e6:	4b80      	ldr	r3, [pc, #512]	; (80018e8 <ESP_messageHandler+0x538>)
 80016e8:	799b      	ldrb	r3, [r3, #6]
 80016ea:	2b30      	cmp	r3, #48	; 0x30
 80016ec:	d003      	beq.n	80016f6 <ESP_messageHandler+0x346>
 80016ee:	4b82      	ldr	r3, [pc, #520]	; (80018f8 <ESP_messageHandler+0x548>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	2b30      	cmp	r3, #48	; 0x30
 80016f4:	d105      	bne.n	8001702 <ESP_messageHandler+0x352>
 80016f6:	2200      	movs	r2, #0
 80016f8:	2140      	movs	r1, #64	; 0x40
 80016fa:	4880      	ldr	r0, [pc, #512]	; (80018fc <ESP_messageHandler+0x54c>)
 80016fc:	f004 fbe8 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001700:	e00c      	b.n	800171c <ESP_messageHandler+0x36c>
		else if(vIlum[6] == '1' || vBan[0] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, SET);
 8001702:	4b79      	ldr	r3, [pc, #484]	; (80018e8 <ESP_messageHandler+0x538>)
 8001704:	799b      	ldrb	r3, [r3, #6]
 8001706:	2b31      	cmp	r3, #49	; 0x31
 8001708:	d003      	beq.n	8001712 <ESP_messageHandler+0x362>
 800170a:	4b7b      	ldr	r3, [pc, #492]	; (80018f8 <ESP_messageHandler+0x548>)
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	2b31      	cmp	r3, #49	; 0x31
 8001710:	d104      	bne.n	800171c <ESP_messageHandler+0x36c>
 8001712:	2201      	movs	r2, #1
 8001714:	2140      	movs	r1, #64	; 0x40
 8001716:	4879      	ldr	r0, [pc, #484]	; (80018fc <ESP_messageHandler+0x54c>)
 8001718:	f004 fbda 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[7] == '0' || vBan[1] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // Luz Espejo
 800171c:	4b72      	ldr	r3, [pc, #456]	; (80018e8 <ESP_messageHandler+0x538>)
 800171e:	79db      	ldrb	r3, [r3, #7]
 8001720:	2b30      	cmp	r3, #48	; 0x30
 8001722:	d003      	beq.n	800172c <ESP_messageHandler+0x37c>
 8001724:	4b74      	ldr	r3, [pc, #464]	; (80018f8 <ESP_messageHandler+0x548>)
 8001726:	785b      	ldrb	r3, [r3, #1]
 8001728:	2b30      	cmp	r3, #48	; 0x30
 800172a:	d105      	bne.n	8001738 <ESP_messageHandler+0x388>
 800172c:	2200      	movs	r2, #0
 800172e:	2108      	movs	r1, #8
 8001730:	4873      	ldr	r0, [pc, #460]	; (8001900 <ESP_messageHandler+0x550>)
 8001732:	f004 fbcd 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001736:	e00c      	b.n	8001752 <ESP_messageHandler+0x3a2>
		else if(vIlum[7] == '1' || vBan[1] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);
 8001738:	4b6b      	ldr	r3, [pc, #428]	; (80018e8 <ESP_messageHandler+0x538>)
 800173a:	79db      	ldrb	r3, [r3, #7]
 800173c:	2b31      	cmp	r3, #49	; 0x31
 800173e:	d003      	beq.n	8001748 <ESP_messageHandler+0x398>
 8001740:	4b6d      	ldr	r3, [pc, #436]	; (80018f8 <ESP_messageHandler+0x548>)
 8001742:	785b      	ldrb	r3, [r3, #1]
 8001744:	2b31      	cmp	r3, #49	; 0x31
 8001746:	d104      	bne.n	8001752 <ESP_messageHandler+0x3a2>
 8001748:	2201      	movs	r2, #1
 800174a:	2108      	movs	r1, #8
 800174c:	486c      	ldr	r0, [pc, #432]	; (8001900 <ESP_messageHandler+0x550>)
 800174e:	f004 fbbf 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[8] == '0' || vDor[0] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, RESET); // Luz Dormitorio
 8001752:	4b65      	ldr	r3, [pc, #404]	; (80018e8 <ESP_messageHandler+0x538>)
 8001754:	7a1b      	ldrb	r3, [r3, #8]
 8001756:	2b30      	cmp	r3, #48	; 0x30
 8001758:	d003      	beq.n	8001762 <ESP_messageHandler+0x3b2>
 800175a:	4b6a      	ldr	r3, [pc, #424]	; (8001904 <ESP_messageHandler+0x554>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	2b30      	cmp	r3, #48	; 0x30
 8001760:	d105      	bne.n	800176e <ESP_messageHandler+0x3be>
 8001762:	2200      	movs	r2, #0
 8001764:	2180      	movs	r1, #128	; 0x80
 8001766:	4865      	ldr	r0, [pc, #404]	; (80018fc <ESP_messageHandler+0x54c>)
 8001768:	f004 fbb2 	bl	8005ed0 <HAL_GPIO_WritePin>
 800176c:	e00c      	b.n	8001788 <ESP_messageHandler+0x3d8>
		else if(vIlum[8] == '1' || vDor[0] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, SET);
 800176e:	4b5e      	ldr	r3, [pc, #376]	; (80018e8 <ESP_messageHandler+0x538>)
 8001770:	7a1b      	ldrb	r3, [r3, #8]
 8001772:	2b31      	cmp	r3, #49	; 0x31
 8001774:	d003      	beq.n	800177e <ESP_messageHandler+0x3ce>
 8001776:	4b63      	ldr	r3, [pc, #396]	; (8001904 <ESP_messageHandler+0x554>)
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	2b31      	cmp	r3, #49	; 0x31
 800177c:	d104      	bne.n	8001788 <ESP_messageHandler+0x3d8>
 800177e:	2201      	movs	r2, #1
 8001780:	2180      	movs	r1, #128	; 0x80
 8001782:	485e      	ldr	r0, [pc, #376]	; (80018fc <ESP_messageHandler+0x54c>)
 8001784:	f004 fba4 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[9] == '0' || vDor[1] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // Luz Mesita Izq
 8001788:	4b57      	ldr	r3, [pc, #348]	; (80018e8 <ESP_messageHandler+0x538>)
 800178a:	7a5b      	ldrb	r3, [r3, #9]
 800178c:	2b30      	cmp	r3, #48	; 0x30
 800178e:	d003      	beq.n	8001798 <ESP_messageHandler+0x3e8>
 8001790:	4b5c      	ldr	r3, [pc, #368]	; (8001904 <ESP_messageHandler+0x554>)
 8001792:	785b      	ldrb	r3, [r3, #1]
 8001794:	2b30      	cmp	r3, #48	; 0x30
 8001796:	d105      	bne.n	80017a4 <ESP_messageHandler+0x3f4>
 8001798:	2200      	movs	r2, #0
 800179a:	2110      	movs	r1, #16
 800179c:	4858      	ldr	r0, [pc, #352]	; (8001900 <ESP_messageHandler+0x550>)
 800179e:	f004 fb97 	bl	8005ed0 <HAL_GPIO_WritePin>
 80017a2:	e00c      	b.n	80017be <ESP_messageHandler+0x40e>
		else if(vIlum[9] == '1' || vDor[1] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
 80017a4:	4b50      	ldr	r3, [pc, #320]	; (80018e8 <ESP_messageHandler+0x538>)
 80017a6:	7a5b      	ldrb	r3, [r3, #9]
 80017a8:	2b31      	cmp	r3, #49	; 0x31
 80017aa:	d003      	beq.n	80017b4 <ESP_messageHandler+0x404>
 80017ac:	4b55      	ldr	r3, [pc, #340]	; (8001904 <ESP_messageHandler+0x554>)
 80017ae:	785b      	ldrb	r3, [r3, #1]
 80017b0:	2b31      	cmp	r3, #49	; 0x31
 80017b2:	d104      	bne.n	80017be <ESP_messageHandler+0x40e>
 80017b4:	2201      	movs	r2, #1
 80017b6:	2110      	movs	r1, #16
 80017b8:	4851      	ldr	r0, [pc, #324]	; (8001900 <ESP_messageHandler+0x550>)
 80017ba:	f004 fb89 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[10] == '0' || vDor[2] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // Luz Mesita Dch
 80017be:	4b4a      	ldr	r3, [pc, #296]	; (80018e8 <ESP_messageHandler+0x538>)
 80017c0:	7a9b      	ldrb	r3, [r3, #10]
 80017c2:	2b30      	cmp	r3, #48	; 0x30
 80017c4:	d003      	beq.n	80017ce <ESP_messageHandler+0x41e>
 80017c6:	4b4f      	ldr	r3, [pc, #316]	; (8001904 <ESP_messageHandler+0x554>)
 80017c8:	789b      	ldrb	r3, [r3, #2]
 80017ca:	2b30      	cmp	r3, #48	; 0x30
 80017cc:	d105      	bne.n	80017da <ESP_messageHandler+0x42a>
 80017ce:	2200      	movs	r2, #0
 80017d0:	2140      	movs	r1, #64	; 0x40
 80017d2:	484b      	ldr	r0, [pc, #300]	; (8001900 <ESP_messageHandler+0x550>)
 80017d4:	f004 fb7c 	bl	8005ed0 <HAL_GPIO_WritePin>
 80017d8:	e00c      	b.n	80017f4 <ESP_messageHandler+0x444>
		else if(vIlum[10] == '1' || vDor[2] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);
 80017da:	4b43      	ldr	r3, [pc, #268]	; (80018e8 <ESP_messageHandler+0x538>)
 80017dc:	7a9b      	ldrb	r3, [r3, #10]
 80017de:	2b31      	cmp	r3, #49	; 0x31
 80017e0:	d003      	beq.n	80017ea <ESP_messageHandler+0x43a>
 80017e2:	4b48      	ldr	r3, [pc, #288]	; (8001904 <ESP_messageHandler+0x554>)
 80017e4:	789b      	ldrb	r3, [r3, #2]
 80017e6:	2b31      	cmp	r3, #49	; 0x31
 80017e8:	d104      	bne.n	80017f4 <ESP_messageHandler+0x444>
 80017ea:	2201      	movs	r2, #1
 80017ec:	2140      	movs	r1, #64	; 0x40
 80017ee:	4844      	ldr	r0, [pc, #272]	; (8001900 <ESP_messageHandler+0x550>)
 80017f0:	f004 fb6e 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[11] == '0' || vOfi[0] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // Luz Oficina
 80017f4:	4b3c      	ldr	r3, [pc, #240]	; (80018e8 <ESP_messageHandler+0x538>)
 80017f6:	7adb      	ldrb	r3, [r3, #11]
 80017f8:	2b30      	cmp	r3, #48	; 0x30
 80017fa:	d003      	beq.n	8001804 <ESP_messageHandler+0x454>
 80017fc:	4b42      	ldr	r3, [pc, #264]	; (8001908 <ESP_messageHandler+0x558>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	2b30      	cmp	r3, #48	; 0x30
 8001802:	d105      	bne.n	8001810 <ESP_messageHandler+0x460>
 8001804:	2200      	movs	r2, #0
 8001806:	2120      	movs	r1, #32
 8001808:	483d      	ldr	r0, [pc, #244]	; (8001900 <ESP_messageHandler+0x550>)
 800180a:	f004 fb61 	bl	8005ed0 <HAL_GPIO_WritePin>
 800180e:	e00c      	b.n	800182a <ESP_messageHandler+0x47a>
		else if(vIlum[11] == '1' || vOfi[0] == '1') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);
 8001810:	4b35      	ldr	r3, [pc, #212]	; (80018e8 <ESP_messageHandler+0x538>)
 8001812:	7adb      	ldrb	r3, [r3, #11]
 8001814:	2b31      	cmp	r3, #49	; 0x31
 8001816:	d003      	beq.n	8001820 <ESP_messageHandler+0x470>
 8001818:	4b3b      	ldr	r3, [pc, #236]	; (8001908 <ESP_messageHandler+0x558>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	2b31      	cmp	r3, #49	; 0x31
 800181e:	d104      	bne.n	800182a <ESP_messageHandler+0x47a>
 8001820:	2201      	movs	r2, #1
 8001822:	2120      	movs	r1, #32
 8001824:	4836      	ldr	r0, [pc, #216]	; (8001900 <ESP_messageHandler+0x550>)
 8001826:	f004 fb53 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[12] == '0' || vOfi[1] == '0'){ // Luz Gaming
 800182a:	4b2f      	ldr	r3, [pc, #188]	; (80018e8 <ESP_messageHandler+0x538>)
 800182c:	7b1b      	ldrb	r3, [r3, #12]
 800182e:	2b30      	cmp	r3, #48	; 0x30
 8001830:	d003      	beq.n	800183a <ESP_messageHandler+0x48a>
 8001832:	4b35      	ldr	r3, [pc, #212]	; (8001908 <ESP_messageHandler+0x558>)
 8001834:	785b      	ldrb	r3, [r3, #1]
 8001836:	2b30      	cmp	r3, #48	; 0x30
 8001838:	d10c      	bne.n	8001854 <ESP_messageHandler+0x4a4>
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800183a:	4b34      	ldr	r3, [pc, #208]	; (800190c <ESP_messageHandler+0x55c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2200      	movs	r2, #0
 8001840:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001842:	4b32      	ldr	r3, [pc, #200]	; (800190c <ESP_messageHandler+0x55c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	2200      	movs	r2, #0
 8001848:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 800184a:	4b30      	ldr	r3, [pc, #192]	; (800190c <ESP_messageHandler+0x55c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2200      	movs	r2, #0
 8001850:	63da      	str	r2, [r3, #60]	; 0x3c
 8001852:	e03a      	b.n	80018ca <ESP_messageHandler+0x51a>
		}
		else if(vIlum[12] == '1' || vOfi[1] == '1'){
 8001854:	4b24      	ldr	r3, [pc, #144]	; (80018e8 <ESP_messageHandler+0x538>)
 8001856:	7b1b      	ldrb	r3, [r3, #12]
 8001858:	2b31      	cmp	r3, #49	; 0x31
 800185a:	d003      	beq.n	8001864 <ESP_messageHandler+0x4b4>
 800185c:	4b2a      	ldr	r3, [pc, #168]	; (8001908 <ESP_messageHandler+0x558>)
 800185e:	785b      	ldrb	r3, [r3, #1]
 8001860:	2b31      	cmp	r3, #49	; 0x31
 8001862:	d132      	bne.n	80018ca <ESP_messageHandler+0x51a>

			//uint8_t r, g, b;

			r = rgb_value (vIlum[13],vIlum[14],vIlum[15]);
 8001864:	4b20      	ldr	r3, [pc, #128]	; (80018e8 <ESP_messageHandler+0x538>)
 8001866:	7b5b      	ldrb	r3, [r3, #13]
 8001868:	4a1f      	ldr	r2, [pc, #124]	; (80018e8 <ESP_messageHandler+0x538>)
 800186a:	7b91      	ldrb	r1, [r2, #14]
 800186c:	4a1e      	ldr	r2, [pc, #120]	; (80018e8 <ESP_messageHandler+0x538>)
 800186e:	7bd2      	ldrb	r2, [r2, #15]
 8001870:	4618      	mov	r0, r3
 8001872:	f000 fda1 	bl	80023b8 <rgb_value>
 8001876:	4603      	mov	r3, r0
 8001878:	4a25      	ldr	r2, [pc, #148]	; (8001910 <ESP_messageHandler+0x560>)
 800187a:	6013      	str	r3, [r2, #0]
			g = rgb_value (vIlum[16],vIlum[17],vIlum[18]);
 800187c:	4b1a      	ldr	r3, [pc, #104]	; (80018e8 <ESP_messageHandler+0x538>)
 800187e:	7c1b      	ldrb	r3, [r3, #16]
 8001880:	4a19      	ldr	r2, [pc, #100]	; (80018e8 <ESP_messageHandler+0x538>)
 8001882:	7c51      	ldrb	r1, [r2, #17]
 8001884:	4a18      	ldr	r2, [pc, #96]	; (80018e8 <ESP_messageHandler+0x538>)
 8001886:	7c92      	ldrb	r2, [r2, #18]
 8001888:	4618      	mov	r0, r3
 800188a:	f000 fd95 	bl	80023b8 <rgb_value>
 800188e:	4603      	mov	r3, r0
 8001890:	4a20      	ldr	r2, [pc, #128]	; (8001914 <ESP_messageHandler+0x564>)
 8001892:	6013      	str	r3, [r2, #0]
			b = rgb_value (vIlum[19],vIlum[20],vIlum[21]);
 8001894:	4b14      	ldr	r3, [pc, #80]	; (80018e8 <ESP_messageHandler+0x538>)
 8001896:	7cdb      	ldrb	r3, [r3, #19]
 8001898:	4a13      	ldr	r2, [pc, #76]	; (80018e8 <ESP_messageHandler+0x538>)
 800189a:	7d11      	ldrb	r1, [r2, #20]
 800189c:	4a12      	ldr	r2, [pc, #72]	; (80018e8 <ESP_messageHandler+0x538>)
 800189e:	7d52      	ldrb	r2, [r2, #21]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f000 fd89 	bl	80023b8 <rgb_value>
 80018a6:	4603      	mov	r3, r0
 80018a8:	4a1b      	ldr	r2, [pc, #108]	; (8001918 <ESP_messageHandler+0x568>)
 80018aa:	6013      	str	r3, [r2, #0]

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, g); // PA8
 80018ac:	4b19      	ldr	r3, [pc, #100]	; (8001914 <ESP_messageHandler+0x564>)
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	4b16      	ldr	r3, [pc, #88]	; (800190c <ESP_messageHandler+0x55c>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, r); // PA9
 80018b6:	4b16      	ldr	r3, [pc, #88]	; (8001910 <ESP_messageHandler+0x560>)
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	4b14      	ldr	r3, [pc, #80]	; (800190c <ESP_messageHandler+0x55c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, b); // PA10
 80018c0:	4b15      	ldr	r3, [pc, #84]	; (8001918 <ESP_messageHandler+0x568>)
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	4b11      	ldr	r3, [pc, #68]	; (800190c <ESP_messageHandler+0x55c>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	63da      	str	r2, [r3, #60]	; 0x3c
		}

		if(vIlum[22] == '0' || vGar[0] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, RESET); // Luz Garaje
 80018ca:	4b07      	ldr	r3, [pc, #28]	; (80018e8 <ESP_messageHandler+0x538>)
 80018cc:	7d9b      	ldrb	r3, [r3, #22]
 80018ce:	2b30      	cmp	r3, #48	; 0x30
 80018d0:	d003      	beq.n	80018da <ESP_messageHandler+0x52a>
 80018d2:	4b12      	ldr	r3, [pc, #72]	; (800191c <ESP_messageHandler+0x56c>)
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	2b30      	cmp	r3, #48	; 0x30
 80018d8:	d122      	bne.n	8001920 <ESP_messageHandler+0x570>
 80018da:	2200      	movs	r2, #0
 80018dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018e0:	4803      	ldr	r0, [pc, #12]	; (80018f0 <ESP_messageHandler+0x540>)
 80018e2:	f004 faf5 	bl	8005ed0 <HAL_GPIO_WritePin>
 80018e6:	e029      	b.n	800193c <ESP_messageHandler+0x58c>
 80018e8:	20000938 	.word	0x20000938
 80018ec:	20000904 	.word	0x20000904
 80018f0:	40020800 	.word	0x40020800
 80018f4:	40020000 	.word	0x40020000
 80018f8:	20000934 	.word	0x20000934
 80018fc:	40020c00 	.word	0x40020c00
 8001900:	40020400 	.word	0x40020400
 8001904:	20000908 	.word	0x20000908
 8001908:	20000928 	.word	0x20000928
 800190c:	20000cf4 	.word	0x20000cf4
 8001910:	2000098c 	.word	0x2000098c
 8001914:	20000988 	.word	0x20000988
 8001918:	20000980 	.word	0x20000980
 800191c:	2000091c 	.word	0x2000091c
		else if(vIlum[22] == '1' || vGar[0] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, SET);
 8001920:	4b9f      	ldr	r3, [pc, #636]	; (8001ba0 <ESP_messageHandler+0x7f0>)
 8001922:	7d9b      	ldrb	r3, [r3, #22]
 8001924:	2b31      	cmp	r3, #49	; 0x31
 8001926:	d003      	beq.n	8001930 <ESP_messageHandler+0x580>
 8001928:	4b9e      	ldr	r3, [pc, #632]	; (8001ba4 <ESP_messageHandler+0x7f4>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	2b31      	cmp	r3, #49	; 0x31
 800192e:	d105      	bne.n	800193c <ESP_messageHandler+0x58c>
 8001930:	2201      	movs	r2, #1
 8001932:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001936:	489c      	ldr	r0, [pc, #624]	; (8001ba8 <ESP_messageHandler+0x7f8>)
 8001938:	f004 faca 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[23] == '0' || vExt[3] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, RESET); // Luz Jardín
 800193c:	4b98      	ldr	r3, [pc, #608]	; (8001ba0 <ESP_messageHandler+0x7f0>)
 800193e:	7ddb      	ldrb	r3, [r3, #23]
 8001940:	2b30      	cmp	r3, #48	; 0x30
 8001942:	d003      	beq.n	800194c <ESP_messageHandler+0x59c>
 8001944:	4b99      	ldr	r3, [pc, #612]	; (8001bac <ESP_messageHandler+0x7fc>)
 8001946:	78db      	ldrb	r3, [r3, #3]
 8001948:	2b30      	cmp	r3, #48	; 0x30
 800194a:	d105      	bne.n	8001958 <ESP_messageHandler+0x5a8>
 800194c:	2200      	movs	r2, #0
 800194e:	2104      	movs	r1, #4
 8001950:	4897      	ldr	r0, [pc, #604]	; (8001bb0 <ESP_messageHandler+0x800>)
 8001952:	f004 fabd 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001956:	e00c      	b.n	8001972 <ESP_messageHandler+0x5c2>
		else if(vIlum[23] == '1' || vExt[3] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, SET);
 8001958:	4b91      	ldr	r3, [pc, #580]	; (8001ba0 <ESP_messageHandler+0x7f0>)
 800195a:	7ddb      	ldrb	r3, [r3, #23]
 800195c:	2b31      	cmp	r3, #49	; 0x31
 800195e:	d003      	beq.n	8001968 <ESP_messageHandler+0x5b8>
 8001960:	4b92      	ldr	r3, [pc, #584]	; (8001bac <ESP_messageHandler+0x7fc>)
 8001962:	78db      	ldrb	r3, [r3, #3]
 8001964:	2b31      	cmp	r3, #49	; 0x31
 8001966:	d104      	bne.n	8001972 <ESP_messageHandler+0x5c2>
 8001968:	2201      	movs	r2, #1
 800196a:	2104      	movs	r1, #4
 800196c:	4890      	ldr	r0, [pc, #576]	; (8001bb0 <ESP_messageHandler+0x800>)
 800196e:	f004 faaf 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[24] == '0' || vExt[2] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, RESET); // Luz Porche
 8001972:	4b8b      	ldr	r3, [pc, #556]	; (8001ba0 <ESP_messageHandler+0x7f0>)
 8001974:	7e1b      	ldrb	r3, [r3, #24]
 8001976:	2b30      	cmp	r3, #48	; 0x30
 8001978:	d003      	beq.n	8001982 <ESP_messageHandler+0x5d2>
 800197a:	4b8c      	ldr	r3, [pc, #560]	; (8001bac <ESP_messageHandler+0x7fc>)
 800197c:	789b      	ldrb	r3, [r3, #2]
 800197e:	2b30      	cmp	r3, #48	; 0x30
 8001980:	d105      	bne.n	800198e <ESP_messageHandler+0x5de>
 8001982:	2200      	movs	r2, #0
 8001984:	2110      	movs	r1, #16
 8001986:	488a      	ldr	r0, [pc, #552]	; (8001bb0 <ESP_messageHandler+0x800>)
 8001988:	f004 faa2 	bl	8005ed0 <HAL_GPIO_WritePin>
 800198c:	e00c      	b.n	80019a8 <ESP_messageHandler+0x5f8>
		else if(vIlum[24] == '1' || vExt[2] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, SET);
 800198e:	4b84      	ldr	r3, [pc, #528]	; (8001ba0 <ESP_messageHandler+0x7f0>)
 8001990:	7e1b      	ldrb	r3, [r3, #24]
 8001992:	2b31      	cmp	r3, #49	; 0x31
 8001994:	d003      	beq.n	800199e <ESP_messageHandler+0x5ee>
 8001996:	4b85      	ldr	r3, [pc, #532]	; (8001bac <ESP_messageHandler+0x7fc>)
 8001998:	789b      	ldrb	r3, [r3, #2]
 800199a:	2b31      	cmp	r3, #49	; 0x31
 800199c:	d104      	bne.n	80019a8 <ESP_messageHandler+0x5f8>
 800199e:	2201      	movs	r2, #1
 80019a0:	2110      	movs	r1, #16
 80019a2:	4883      	ldr	r0, [pc, #524]	; (8001bb0 <ESP_messageHandler+0x800>)
 80019a4:	f004 fa94 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[25] == '0' || vExt[1] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, RESET); // Luz Tendedero
 80019a8:	4b7d      	ldr	r3, [pc, #500]	; (8001ba0 <ESP_messageHandler+0x7f0>)
 80019aa:	7e5b      	ldrb	r3, [r3, #25]
 80019ac:	2b30      	cmp	r3, #48	; 0x30
 80019ae:	d003      	beq.n	80019b8 <ESP_messageHandler+0x608>
 80019b0:	4b7e      	ldr	r3, [pc, #504]	; (8001bac <ESP_messageHandler+0x7fc>)
 80019b2:	785b      	ldrb	r3, [r3, #1]
 80019b4:	2b30      	cmp	r3, #48	; 0x30
 80019b6:	d106      	bne.n	80019c6 <ESP_messageHandler+0x616>
 80019b8:	2200      	movs	r2, #0
 80019ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019be:	487a      	ldr	r0, [pc, #488]	; (8001ba8 <ESP_messageHandler+0x7f8>)
 80019c0:	f004 fa86 	bl	8005ed0 <HAL_GPIO_WritePin>
 80019c4:	e00d      	b.n	80019e2 <ESP_messageHandler+0x632>
		else if(vIlum[25] == '1' || vExt[1] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, SET);
 80019c6:	4b76      	ldr	r3, [pc, #472]	; (8001ba0 <ESP_messageHandler+0x7f0>)
 80019c8:	7e5b      	ldrb	r3, [r3, #25]
 80019ca:	2b31      	cmp	r3, #49	; 0x31
 80019cc:	d003      	beq.n	80019d6 <ESP_messageHandler+0x626>
 80019ce:	4b77      	ldr	r3, [pc, #476]	; (8001bac <ESP_messageHandler+0x7fc>)
 80019d0:	785b      	ldrb	r3, [r3, #1]
 80019d2:	2b31      	cmp	r3, #49	; 0x31
 80019d4:	d105      	bne.n	80019e2 <ESP_messageHandler+0x632>
 80019d6:	2201      	movs	r2, #1
 80019d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019dc:	4872      	ldr	r0, [pc, #456]	; (8001ba8 <ESP_messageHandler+0x7f8>)
 80019de:	f004 fa77 	bl	8005ed0 <HAL_GPIO_WritePin>
	}

	// PUERTAS Y VENTANAS
	if (fragment[0] == 'p'){
 80019e2:	4b74      	ldr	r3, [pc, #464]	; (8001bb4 <ESP_messageHandler+0x804>)
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b70      	cmp	r3, #112	; 0x70
 80019e8:	d107      	bne.n	80019fa <ESP_messageHandler+0x64a>
		UART_send("PUERTAS Y VENTANAS (PUERTA PARCELA)\n", PC_UART);
 80019ea:	4973      	ldr	r1, [pc, #460]	; (8001bb8 <ESP_messageHandler+0x808>)
 80019ec:	4873      	ldr	r0, [pc, #460]	; (8001bbc <ESP_messageHandler+0x80c>)
 80019ee:	f001 f97f 	bl	8002cf0 <UART_send>
		vVent[0] = textrc[28]; // P. Parcela
 80019f2:	4b73      	ldr	r3, [pc, #460]	; (8001bc0 <ESP_messageHandler+0x810>)
 80019f4:	7f1a      	ldrb	r2, [r3, #28]
 80019f6:	4b73      	ldr	r3, [pc, #460]	; (8001bc4 <ESP_messageHandler+0x814>)
 80019f8:	701a      	strb	r2, [r3, #0]
	}
	if (fragment[0] == 'g'){
 80019fa:	4b6e      	ldr	r3, [pc, #440]	; (8001bb4 <ESP_messageHandler+0x804>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	2b67      	cmp	r3, #103	; 0x67
 8001a00:	d107      	bne.n	8001a12 <ESP_messageHandler+0x662>
		UART_send("PUERTAS Y VENTANAS (PUERTA GARAJE)\n", PC_UART);
 8001a02:	496d      	ldr	r1, [pc, #436]	; (8001bb8 <ESP_messageHandler+0x808>)
 8001a04:	4870      	ldr	r0, [pc, #448]	; (8001bc8 <ESP_messageHandler+0x818>)
 8001a06:	f001 f973 	bl	8002cf0 <UART_send>
		vVent[1] = textrc[31]; // P. Garaje
 8001a0a:	4b6d      	ldr	r3, [pc, #436]	; (8001bc0 <ESP_messageHandler+0x810>)
 8001a0c:	7fda      	ldrb	r2, [r3, #31]
 8001a0e:	4b6d      	ldr	r3, [pc, #436]	; (8001bc4 <ESP_messageHandler+0x814>)
 8001a10:	705a      	strb	r2, [r3, #1]
	}
	if (fragment[0] == 'l'){
 8001a12:	4b68      	ldr	r3, [pc, #416]	; (8001bb4 <ESP_messageHandler+0x804>)
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	2b6c      	cmp	r3, #108	; 0x6c
 8001a18:	d108      	bne.n	8001a2c <ESP_messageHandler+0x67c>
		UART_send("PUERTAS Y VENTANAS (VENTANA SALÓN)\n", PC_UART);
 8001a1a:	4967      	ldr	r1, [pc, #412]	; (8001bb8 <ESP_messageHandler+0x808>)
 8001a1c:	486b      	ldr	r0, [pc, #428]	; (8001bcc <ESP_messageHandler+0x81c>)
 8001a1e:	f001 f967 	bl	8002cf0 <UART_send>
		vVent[2] = textrc[34]; // V. Salón
 8001a22:	4b67      	ldr	r3, [pc, #412]	; (8001bc0 <ESP_messageHandler+0x810>)
 8001a24:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001a28:	4b66      	ldr	r3, [pc, #408]	; (8001bc4 <ESP_messageHandler+0x814>)
 8001a2a:	709a      	strb	r2, [r3, #2]
	}
	if (fragment[0] == 'd'){
 8001a2c:	4b61      	ldr	r3, [pc, #388]	; (8001bb4 <ESP_messageHandler+0x804>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	2b64      	cmp	r3, #100	; 0x64
 8001a32:	d108      	bne.n	8001a46 <ESP_messageHandler+0x696>
		UART_send("PUERTAS Y VENTANAS (VENTANA DORMITORIO)\n", PC_UART);
 8001a34:	4960      	ldr	r1, [pc, #384]	; (8001bb8 <ESP_messageHandler+0x808>)
 8001a36:	4866      	ldr	r0, [pc, #408]	; (8001bd0 <ESP_messageHandler+0x820>)
 8001a38:	f001 f95a 	bl	8002cf0 <UART_send>
		vVent[3] = textrc[37]; // V. Dormitorio
 8001a3c:	4b60      	ldr	r3, [pc, #384]	; (8001bc0 <ESP_messageHandler+0x810>)
 8001a3e:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001a42:	4b60      	ldr	r3, [pc, #384]	; (8001bc4 <ESP_messageHandler+0x814>)
 8001a44:	70da      	strb	r2, [r3, #3]
	}
	if (fragment[0] == 'o'){
 8001a46:	4b5b      	ldr	r3, [pc, #364]	; (8001bb4 <ESP_messageHandler+0x804>)
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	2b6f      	cmp	r3, #111	; 0x6f
 8001a4c:	d108      	bne.n	8001a60 <ESP_messageHandler+0x6b0>
		UART_send("PUERTAS Y VENTANAS (VENTANA OFICINA)\n", PC_UART);
 8001a4e:	495a      	ldr	r1, [pc, #360]	; (8001bb8 <ESP_messageHandler+0x808>)
 8001a50:	4860      	ldr	r0, [pc, #384]	; (8001bd4 <ESP_messageHandler+0x824>)
 8001a52:	f001 f94d 	bl	8002cf0 <UART_send>
		vVent[4] = textrc[40]; // V. Oficina
 8001a56:	4b5a      	ldr	r3, [pc, #360]	; (8001bc0 <ESP_messageHandler+0x810>)
 8001a58:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001a5c:	4b59      	ldr	r3, [pc, #356]	; (8001bc4 <ESP_messageHandler+0x814>)
 8001a5e:	711a      	strb	r2, [r3, #4]
	}

	// TIEMPO
	if (fragment[0] == 't'){
 8001a60:	4b54      	ldr	r3, [pc, #336]	; (8001bb4 <ESP_messageHandler+0x804>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	2b74      	cmp	r3, #116	; 0x74
 8001a66:	d133      	bne.n	8001ad0 <ESP_messageHandler+0x720>
		UART_send("TIEMPO\n", PC_UART);
 8001a68:	4953      	ldr	r1, [pc, #332]	; (8001bb8 <ESP_messageHandler+0x808>)
 8001a6a:	485b      	ldr	r0, [pc, #364]	; (8001bd8 <ESP_messageHandler+0x828>)
 8001a6c:	f001 f940 	bl	8002cf0 <UART_send>
		vTemp[0] = textrc[28]; 	// Vent. Salón
 8001a70:	4b53      	ldr	r3, [pc, #332]	; (8001bc0 <ESP_messageHandler+0x810>)
 8001a72:	7f1a      	ldrb	r2, [r3, #28]
 8001a74:	4b59      	ldr	r3, [pc, #356]	; (8001bdc <ESP_messageHandler+0x82c>)
 8001a76:	701a      	strb	r2, [r3, #0]
		vTemp[1] = textrc[31]; 	// Vent. Dormitorio
 8001a78:	4b51      	ldr	r3, [pc, #324]	; (8001bc0 <ESP_messageHandler+0x810>)
 8001a7a:	7fda      	ldrb	r2, [r3, #31]
 8001a7c:	4b57      	ldr	r3, [pc, #348]	; (8001bdc <ESP_messageHandler+0x82c>)
 8001a7e:	705a      	strb	r2, [r3, #1]
		vTemp[2] = textrc[34]; 	// Vent. Oficina
 8001a80:	4b4f      	ldr	r3, [pc, #316]	; (8001bc0 <ESP_messageHandler+0x810>)
 8001a82:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001a86:	4b55      	ldr	r3, [pc, #340]	; (8001bdc <ESP_messageHandler+0x82c>)
 8001a88:	709a      	strb	r2, [r3, #2]
		vTemp[3] = textrc[37]; 	// Calefacción
 8001a8a:	4b4d      	ldr	r3, [pc, #308]	; (8001bc0 <ESP_messageHandler+0x810>)
 8001a8c:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001a90:	4b52      	ldr	r3, [pc, #328]	; (8001bdc <ESP_messageHandler+0x82c>)
 8001a92:	70da      	strb	r2, [r3, #3]
		vTemp[4] = textrc[40]; 	// Automático
 8001a94:	4b4a      	ldr	r3, [pc, #296]	; (8001bc0 <ESP_messageHandler+0x810>)
 8001a96:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001a9a:	4b50      	ldr	r3, [pc, #320]	; (8001bdc <ESP_messageHandler+0x82c>)
 8001a9c:	711a      	strb	r2, [r3, #4]

		if(vTemp[4] == '0'){
 8001a9e:	4b4f      	ldr	r3, [pc, #316]	; (8001bdc <ESP_messageHandler+0x82c>)
 8001aa0:	791b      	ldrb	r3, [r3, #4]
 8001aa2:	2b30      	cmp	r3, #48	; 0x30
 8001aa4:	d114      	bne.n	8001ad0 <ESP_messageHandler+0x720>
			if(vTemp[3] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, RESET); // Calefacción
 8001aa6:	4b4d      	ldr	r3, [pc, #308]	; (8001bdc <ESP_messageHandler+0x82c>)
 8001aa8:	78db      	ldrb	r3, [r3, #3]
 8001aaa:	2b30      	cmp	r3, #48	; 0x30
 8001aac:	d106      	bne.n	8001abc <ESP_messageHandler+0x70c>
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ab4:	484a      	ldr	r0, [pc, #296]	; (8001be0 <ESP_messageHandler+0x830>)
 8001ab6:	f004 fa0b 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001aba:	e009      	b.n	8001ad0 <ESP_messageHandler+0x720>
			else if(vTemp[3] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, SET);
 8001abc:	4b47      	ldr	r3, [pc, #284]	; (8001bdc <ESP_messageHandler+0x82c>)
 8001abe:	78db      	ldrb	r3, [r3, #3]
 8001ac0:	2b31      	cmp	r3, #49	; 0x31
 8001ac2:	d105      	bne.n	8001ad0 <ESP_messageHandler+0x720>
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001aca:	4845      	ldr	r0, [pc, #276]	; (8001be0 <ESP_messageHandler+0x830>)
 8001acc:	f004 fa00 	bl	8005ed0 <HAL_GPIO_WritePin>
		}
    }

	// EXTERIOR
	if (fragment[0] == 'e'){
 8001ad0:	4b38      	ldr	r3, [pc, #224]	; (8001bb4 <ESP_messageHandler+0x804>)
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	2b65      	cmp	r3, #101	; 0x65
 8001ad6:	f040 8094 	bne.w	8001c02 <ESP_messageHandler+0x852>
		UART_send("LUCES (EXTERIOR)\n", PC_UART);
 8001ada:	4937      	ldr	r1, [pc, #220]	; (8001bb8 <ESP_messageHandler+0x808>)
 8001adc:	4841      	ldr	r0, [pc, #260]	; (8001be4 <ESP_messageHandler+0x834>)
 8001ade:	f001 f907 	bl	8002cf0 <UART_send>
		//vExt[0] = textrc[28]; 	// Toldo Tendedero
		vExt[1] = textrc[31]; 	// Luz Tendedero
 8001ae2:	4b37      	ldr	r3, [pc, #220]	; (8001bc0 <ESP_messageHandler+0x810>)
 8001ae4:	7fda      	ldrb	r2, [r3, #31]
 8001ae6:	4b31      	ldr	r3, [pc, #196]	; (8001bac <ESP_messageHandler+0x7fc>)
 8001ae8:	705a      	strb	r2, [r3, #1]
		vExt[2] = textrc[34]; 	// Luz Porche
 8001aea:	4b35      	ldr	r3, [pc, #212]	; (8001bc0 <ESP_messageHandler+0x810>)
 8001aec:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001af0:	4b2e      	ldr	r3, [pc, #184]	; (8001bac <ESP_messageHandler+0x7fc>)
 8001af2:	709a      	strb	r2, [r3, #2]
		vExt[3] = textrc[37]; 	// Luz Jardín
 8001af4:	4b32      	ldr	r3, [pc, #200]	; (8001bc0 <ESP_messageHandler+0x810>)
 8001af6:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001afa:	4b2c      	ldr	r3, [pc, #176]	; (8001bac <ESP_messageHandler+0x7fc>)
 8001afc:	70da      	strb	r2, [r3, #3]
		//vExt[4] = textrc[40]; 	// Puerta Parcela
		vExt[5] = textrc[43]; // Automático
 8001afe:	4b30      	ldr	r3, [pc, #192]	; (8001bc0 <ESP_messageHandler+0x810>)
 8001b00:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8001b04:	4b29      	ldr	r3, [pc, #164]	; (8001bac <ESP_messageHandler+0x7fc>)
 8001b06:	715a      	strb	r2, [r3, #5]
		vExt[6] = textrc[46]; // Ropa tendida
 8001b08:	4b2d      	ldr	r3, [pc, #180]	; (8001bc0 <ESP_messageHandler+0x810>)
 8001b0a:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 8001b0e:	4b27      	ldr	r3, [pc, #156]	; (8001bac <ESP_messageHandler+0x7fc>)
 8001b10:	719a      	strb	r2, [r3, #6]

		if(vIlum[25] == '0' || vExt[1] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, RESET); // Luz Tendedero
 8001b12:	4b23      	ldr	r3, [pc, #140]	; (8001ba0 <ESP_messageHandler+0x7f0>)
 8001b14:	7e5b      	ldrb	r3, [r3, #25]
 8001b16:	2b30      	cmp	r3, #48	; 0x30
 8001b18:	d003      	beq.n	8001b22 <ESP_messageHandler+0x772>
 8001b1a:	4b24      	ldr	r3, [pc, #144]	; (8001bac <ESP_messageHandler+0x7fc>)
 8001b1c:	785b      	ldrb	r3, [r3, #1]
 8001b1e:	2b30      	cmp	r3, #48	; 0x30
 8001b20:	d106      	bne.n	8001b30 <ESP_messageHandler+0x780>
 8001b22:	2200      	movs	r2, #0
 8001b24:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b28:	481f      	ldr	r0, [pc, #124]	; (8001ba8 <ESP_messageHandler+0x7f8>)
 8001b2a:	f004 f9d1 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001b2e:	e00d      	b.n	8001b4c <ESP_messageHandler+0x79c>
		else if(vIlum[25] == '1' || vExt[1] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, SET);
 8001b30:	4b1b      	ldr	r3, [pc, #108]	; (8001ba0 <ESP_messageHandler+0x7f0>)
 8001b32:	7e5b      	ldrb	r3, [r3, #25]
 8001b34:	2b31      	cmp	r3, #49	; 0x31
 8001b36:	d003      	beq.n	8001b40 <ESP_messageHandler+0x790>
 8001b38:	4b1c      	ldr	r3, [pc, #112]	; (8001bac <ESP_messageHandler+0x7fc>)
 8001b3a:	785b      	ldrb	r3, [r3, #1]
 8001b3c:	2b31      	cmp	r3, #49	; 0x31
 8001b3e:	d105      	bne.n	8001b4c <ESP_messageHandler+0x79c>
 8001b40:	2201      	movs	r2, #1
 8001b42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b46:	4818      	ldr	r0, [pc, #96]	; (8001ba8 <ESP_messageHandler+0x7f8>)
 8001b48:	f004 f9c2 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[24] == '0' || vExt[2] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, RESET); // Luz Porche
 8001b4c:	4b14      	ldr	r3, [pc, #80]	; (8001ba0 <ESP_messageHandler+0x7f0>)
 8001b4e:	7e1b      	ldrb	r3, [r3, #24]
 8001b50:	2b30      	cmp	r3, #48	; 0x30
 8001b52:	d003      	beq.n	8001b5c <ESP_messageHandler+0x7ac>
 8001b54:	4b15      	ldr	r3, [pc, #84]	; (8001bac <ESP_messageHandler+0x7fc>)
 8001b56:	789b      	ldrb	r3, [r3, #2]
 8001b58:	2b30      	cmp	r3, #48	; 0x30
 8001b5a:	d105      	bne.n	8001b68 <ESP_messageHandler+0x7b8>
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	2110      	movs	r1, #16
 8001b60:	4813      	ldr	r0, [pc, #76]	; (8001bb0 <ESP_messageHandler+0x800>)
 8001b62:	f004 f9b5 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001b66:	e00c      	b.n	8001b82 <ESP_messageHandler+0x7d2>
		else if(vIlum[24] == '1' || vExt[2] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, SET);
 8001b68:	4b0d      	ldr	r3, [pc, #52]	; (8001ba0 <ESP_messageHandler+0x7f0>)
 8001b6a:	7e1b      	ldrb	r3, [r3, #24]
 8001b6c:	2b31      	cmp	r3, #49	; 0x31
 8001b6e:	d003      	beq.n	8001b78 <ESP_messageHandler+0x7c8>
 8001b70:	4b0e      	ldr	r3, [pc, #56]	; (8001bac <ESP_messageHandler+0x7fc>)
 8001b72:	789b      	ldrb	r3, [r3, #2]
 8001b74:	2b31      	cmp	r3, #49	; 0x31
 8001b76:	d104      	bne.n	8001b82 <ESP_messageHandler+0x7d2>
 8001b78:	2201      	movs	r2, #1
 8001b7a:	2110      	movs	r1, #16
 8001b7c:	480c      	ldr	r0, [pc, #48]	; (8001bb0 <ESP_messageHandler+0x800>)
 8001b7e:	f004 f9a7 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[23] == '0' || vExt[3] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, RESET); // Luz Jardín
 8001b82:	4b07      	ldr	r3, [pc, #28]	; (8001ba0 <ESP_messageHandler+0x7f0>)
 8001b84:	7ddb      	ldrb	r3, [r3, #23]
 8001b86:	2b30      	cmp	r3, #48	; 0x30
 8001b88:	d003      	beq.n	8001b92 <ESP_messageHandler+0x7e2>
 8001b8a:	4b08      	ldr	r3, [pc, #32]	; (8001bac <ESP_messageHandler+0x7fc>)
 8001b8c:	78db      	ldrb	r3, [r3, #3]
 8001b8e:	2b30      	cmp	r3, #48	; 0x30
 8001b90:	d12a      	bne.n	8001be8 <ESP_messageHandler+0x838>
 8001b92:	2200      	movs	r2, #0
 8001b94:	2104      	movs	r1, #4
 8001b96:	4806      	ldr	r0, [pc, #24]	; (8001bb0 <ESP_messageHandler+0x800>)
 8001b98:	f004 f99a 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001b9c:	e031      	b.n	8001c02 <ESP_messageHandler+0x852>
 8001b9e:	bf00      	nop
 8001ba0:	20000938 	.word	0x20000938
 8001ba4:	2000091c 	.word	0x2000091c
 8001ba8:	40020800 	.word	0x40020800
 8001bac:	20000914 	.word	0x20000914
 8001bb0:	40020c00 	.word	0x40020c00
 8001bb4:	200009e0 	.word	0x200009e0
 8001bb8:	20000d8c 	.word	0x20000d8c
 8001bbc:	080095b4 	.word	0x080095b4
 8001bc0:	200009e8 	.word	0x200009e8
 8001bc4:	2000090c 	.word	0x2000090c
 8001bc8:	080095dc 	.word	0x080095dc
 8001bcc:	08009600 	.word	0x08009600
 8001bd0:	08009628 	.word	0x08009628
 8001bd4:	08009654 	.word	0x08009654
 8001bd8:	0800967c 	.word	0x0800967c
 8001bdc:	20000920 	.word	0x20000920
 8001be0:	40020400 	.word	0x40020400
 8001be4:	08009684 	.word	0x08009684
		else if(vIlum[23] == '1' || vExt[3] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, SET);
 8001be8:	4b9c      	ldr	r3, [pc, #624]	; (8001e5c <ESP_messageHandler+0xaac>)
 8001bea:	7ddb      	ldrb	r3, [r3, #23]
 8001bec:	2b31      	cmp	r3, #49	; 0x31
 8001bee:	d003      	beq.n	8001bf8 <ESP_messageHandler+0x848>
 8001bf0:	4b9b      	ldr	r3, [pc, #620]	; (8001e60 <ESP_messageHandler+0xab0>)
 8001bf2:	78db      	ldrb	r3, [r3, #3]
 8001bf4:	2b31      	cmp	r3, #49	; 0x31
 8001bf6:	d104      	bne.n	8001c02 <ESP_messageHandler+0x852>
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	2104      	movs	r1, #4
 8001bfc:	4899      	ldr	r0, [pc, #612]	; (8001e64 <ESP_messageHandler+0xab4>)
 8001bfe:	f004 f967 	bl	8005ed0 <HAL_GPIO_WritePin>
	}

	if (fragment[0] == 'P'){
 8001c02:	4b99      	ldr	r3, [pc, #612]	; (8001e68 <ESP_messageHandler+0xab8>)
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	2b50      	cmp	r3, #80	; 0x50
 8001c08:	d108      	bne.n	8001c1c <ESP_messageHandler+0x86c>
		UART_send("PARCELA (EXTERIOR)\n", PC_UART);
 8001c0a:	4998      	ldr	r1, [pc, #608]	; (8001e6c <ESP_messageHandler+0xabc>)
 8001c0c:	4898      	ldr	r0, [pc, #608]	; (8001e70 <ESP_messageHandler+0xac0>)
 8001c0e:	f001 f86f 	bl	8002cf0 <UART_send>
		//vExt[0] = textrc[28]; 	// Toldo Tendedero
		//vExt[1] = textrc[31]; 	// Luz Tendedero
		//vExt[2] = textrc[34]; 	// Luz Porche
		//vExt[3] = textrc[37]; 	// Luz Jardín
		vExt[4] = textrc[40]; 	// Puerta Parcela
 8001c12:	4b98      	ldr	r3, [pc, #608]	; (8001e74 <ESP_messageHandler+0xac4>)
 8001c14:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001c18:	4b91      	ldr	r3, [pc, #580]	; (8001e60 <ESP_messageHandler+0xab0>)
 8001c1a:	711a      	strb	r2, [r3, #4]
	}

	if (fragment[0] == 'R'){
 8001c1c:	4b92      	ldr	r3, [pc, #584]	; (8001e68 <ESP_messageHandler+0xab8>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	2b52      	cmp	r3, #82	; 0x52
 8001c22:	d107      	bne.n	8001c34 <ESP_messageHandler+0x884>
		UART_send("TENDEDERO (EXTERIOR)\n", PC_UART);
 8001c24:	4991      	ldr	r1, [pc, #580]	; (8001e6c <ESP_messageHandler+0xabc>)
 8001c26:	4894      	ldr	r0, [pc, #592]	; (8001e78 <ESP_messageHandler+0xac8>)
 8001c28:	f001 f862 	bl	8002cf0 <UART_send>
		vExt[0] = textrc[28]; 	// Toldo Tendedero
 8001c2c:	4b91      	ldr	r3, [pc, #580]	; (8001e74 <ESP_messageHandler+0xac4>)
 8001c2e:	7f1a      	ldrb	r2, [r3, #28]
 8001c30:	4b8b      	ldr	r3, [pc, #556]	; (8001e60 <ESP_messageHandler+0xab0>)
 8001c32:	701a      	strb	r2, [r3, #0]
		//vExt[3] = textrc[37]; 	// Luz Jardín
		//vExt[4] = textrc[40]; 	// Puerta Parcela
	}

	// SALÓN
	if (fragment[0] == 'n'){
 8001c34:	4b8c      	ldr	r3, [pc, #560]	; (8001e68 <ESP_messageHandler+0xab8>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	2b6e      	cmp	r3, #110	; 0x6e
 8001c3a:	f040 809a 	bne.w	8001d72 <ESP_messageHandler+0x9c2>
		UART_send("SALON \n", PC_UART);
 8001c3e:	498b      	ldr	r1, [pc, #556]	; (8001e6c <ESP_messageHandler+0xabc>)
 8001c40:	488e      	ldr	r0, [pc, #568]	; (8001e7c <ESP_messageHandler+0xacc>)
 8001c42:	f001 f855 	bl	8002cf0 <UART_send>
		vSal[0] = textrc[28]; 	// Televisión
 8001c46:	4b8b      	ldr	r3, [pc, #556]	; (8001e74 <ESP_messageHandler+0xac4>)
 8001c48:	7f1a      	ldrb	r2, [r3, #28]
 8001c4a:	4b8d      	ldr	r3, [pc, #564]	; (8001e80 <ESP_messageHandler+0xad0>)
 8001c4c:	701a      	strb	r2, [r3, #0]
		vSal[1] = textrc[31]; 	// Luz Sala
 8001c4e:	4b89      	ldr	r3, [pc, #548]	; (8001e74 <ESP_messageHandler+0xac4>)
 8001c50:	7fda      	ldrb	r2, [r3, #31]
 8001c52:	4b8b      	ldr	r3, [pc, #556]	; (8001e80 <ESP_messageHandler+0xad0>)
 8001c54:	705a      	strb	r2, [r3, #1]
		vSal[2] = textrc[34]; 	// Luz Comedor
 8001c56:	4b87      	ldr	r3, [pc, #540]	; (8001e74 <ESP_messageHandler+0xac4>)
 8001c58:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001c5c:	4b88      	ldr	r3, [pc, #544]	; (8001e80 <ESP_messageHandler+0xad0>)
 8001c5e:	709a      	strb	r2, [r3, #2]
		vSal[3] = textrc[37]; 	// Luz Ambiente
 8001c60:	4b84      	ldr	r3, [pc, #528]	; (8001e74 <ESP_messageHandler+0xac4>)
 8001c62:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001c66:	4b86      	ldr	r3, [pc, #536]	; (8001e80 <ESP_messageHandler+0xad0>)
 8001c68:	70da      	strb	r2, [r3, #3]
		vSal[4] = textrc[40]; 	// Luz Recibidor
 8001c6a:	4b82      	ldr	r3, [pc, #520]	; (8001e74 <ESP_messageHandler+0xac4>)
 8001c6c:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001c70:	4b83      	ldr	r3, [pc, #524]	; (8001e80 <ESP_messageHandler+0xad0>)
 8001c72:	711a      	strb	r2, [r3, #4]
		//vSal[5] = textrc[43]; 	// V. Salón

		if(vSal[0] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); // Televisión
 8001c74:	4b82      	ldr	r3, [pc, #520]	; (8001e80 <ESP_messageHandler+0xad0>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	2b30      	cmp	r3, #48	; 0x30
 8001c7a:	d105      	bne.n	8001c88 <ESP_messageHandler+0x8d8>
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	2180      	movs	r1, #128	; 0x80
 8001c80:	4880      	ldr	r0, [pc, #512]	; (8001e84 <ESP_messageHandler+0xad4>)
 8001c82:	f004 f925 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001c86:	e008      	b.n	8001c9a <ESP_messageHandler+0x8ea>
		else if(vSal[0] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, SET);
 8001c88:	4b7d      	ldr	r3, [pc, #500]	; (8001e80 <ESP_messageHandler+0xad0>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	2b31      	cmp	r3, #49	; 0x31
 8001c8e:	d104      	bne.n	8001c9a <ESP_messageHandler+0x8ea>
 8001c90:	2201      	movs	r2, #1
 8001c92:	2180      	movs	r1, #128	; 0x80
 8001c94:	487b      	ldr	r0, [pc, #492]	; (8001e84 <ESP_messageHandler+0xad4>)
 8001c96:	f004 f91b 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[0] == '0' || vSal[1] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, RESET); // Luz Sala
 8001c9a:	4b70      	ldr	r3, [pc, #448]	; (8001e5c <ESP_messageHandler+0xaac>)
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	2b30      	cmp	r3, #48	; 0x30
 8001ca0:	d003      	beq.n	8001caa <ESP_messageHandler+0x8fa>
 8001ca2:	4b77      	ldr	r3, [pc, #476]	; (8001e80 <ESP_messageHandler+0xad0>)
 8001ca4:	785b      	ldrb	r3, [r3, #1]
 8001ca6:	2b30      	cmp	r3, #48	; 0x30
 8001ca8:	d105      	bne.n	8001cb6 <ESP_messageHandler+0x906>
 8001caa:	2200      	movs	r2, #0
 8001cac:	2108      	movs	r1, #8
 8001cae:	486d      	ldr	r0, [pc, #436]	; (8001e64 <ESP_messageHandler+0xab4>)
 8001cb0:	f004 f90e 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001cb4:	e00c      	b.n	8001cd0 <ESP_messageHandler+0x920>
		else if(vIlum[0] == '1' || vSal[1] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, SET);
 8001cb6:	4b69      	ldr	r3, [pc, #420]	; (8001e5c <ESP_messageHandler+0xaac>)
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	2b31      	cmp	r3, #49	; 0x31
 8001cbc:	d003      	beq.n	8001cc6 <ESP_messageHandler+0x916>
 8001cbe:	4b70      	ldr	r3, [pc, #448]	; (8001e80 <ESP_messageHandler+0xad0>)
 8001cc0:	785b      	ldrb	r3, [r3, #1]
 8001cc2:	2b31      	cmp	r3, #49	; 0x31
 8001cc4:	d104      	bne.n	8001cd0 <ESP_messageHandler+0x920>
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	2108      	movs	r1, #8
 8001cca:	4866      	ldr	r0, [pc, #408]	; (8001e64 <ESP_messageHandler+0xab4>)
 8001ccc:	f004 f900 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[1] == '0' || vSal[2] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, RESET); // Luz Comedor
 8001cd0:	4b62      	ldr	r3, [pc, #392]	; (8001e5c <ESP_messageHandler+0xaac>)
 8001cd2:	785b      	ldrb	r3, [r3, #1]
 8001cd4:	2b30      	cmp	r3, #48	; 0x30
 8001cd6:	d003      	beq.n	8001ce0 <ESP_messageHandler+0x930>
 8001cd8:	4b69      	ldr	r3, [pc, #420]	; (8001e80 <ESP_messageHandler+0xad0>)
 8001cda:	789b      	ldrb	r3, [r3, #2]
 8001cdc:	2b30      	cmp	r3, #48	; 0x30
 8001cde:	d105      	bne.n	8001cec <ESP_messageHandler+0x93c>
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	2102      	movs	r1, #2
 8001ce4:	485f      	ldr	r0, [pc, #380]	; (8001e64 <ESP_messageHandler+0xab4>)
 8001ce6:	f004 f8f3 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001cea:	e00c      	b.n	8001d06 <ESP_messageHandler+0x956>
		else if(vIlum[1] == '1' || vSal[2] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, SET);
 8001cec:	4b5b      	ldr	r3, [pc, #364]	; (8001e5c <ESP_messageHandler+0xaac>)
 8001cee:	785b      	ldrb	r3, [r3, #1]
 8001cf0:	2b31      	cmp	r3, #49	; 0x31
 8001cf2:	d003      	beq.n	8001cfc <ESP_messageHandler+0x94c>
 8001cf4:	4b62      	ldr	r3, [pc, #392]	; (8001e80 <ESP_messageHandler+0xad0>)
 8001cf6:	789b      	ldrb	r3, [r3, #2]
 8001cf8:	2b31      	cmp	r3, #49	; 0x31
 8001cfa:	d104      	bne.n	8001d06 <ESP_messageHandler+0x956>
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	2102      	movs	r1, #2
 8001d00:	4858      	ldr	r0, [pc, #352]	; (8001e64 <ESP_messageHandler+0xab4>)
 8001d02:	f004 f8e5 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[2] == '0' || vSal[3] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, RESET); // Luz Ambiente
 8001d06:	4b55      	ldr	r3, [pc, #340]	; (8001e5c <ESP_messageHandler+0xaac>)
 8001d08:	789b      	ldrb	r3, [r3, #2]
 8001d0a:	2b30      	cmp	r3, #48	; 0x30
 8001d0c:	d003      	beq.n	8001d16 <ESP_messageHandler+0x966>
 8001d0e:	4b5c      	ldr	r3, [pc, #368]	; (8001e80 <ESP_messageHandler+0xad0>)
 8001d10:	78db      	ldrb	r3, [r3, #3]
 8001d12:	2b30      	cmp	r3, #48	; 0x30
 8001d14:	d105      	bne.n	8001d22 <ESP_messageHandler+0x972>
 8001d16:	2200      	movs	r2, #0
 8001d18:	2120      	movs	r1, #32
 8001d1a:	4852      	ldr	r0, [pc, #328]	; (8001e64 <ESP_messageHandler+0xab4>)
 8001d1c:	f004 f8d8 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001d20:	e00c      	b.n	8001d3c <ESP_messageHandler+0x98c>
		else if(vIlum[2] == '1' || vSal[3] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, SET);
 8001d22:	4b4e      	ldr	r3, [pc, #312]	; (8001e5c <ESP_messageHandler+0xaac>)
 8001d24:	789b      	ldrb	r3, [r3, #2]
 8001d26:	2b31      	cmp	r3, #49	; 0x31
 8001d28:	d003      	beq.n	8001d32 <ESP_messageHandler+0x982>
 8001d2a:	4b55      	ldr	r3, [pc, #340]	; (8001e80 <ESP_messageHandler+0xad0>)
 8001d2c:	78db      	ldrb	r3, [r3, #3]
 8001d2e:	2b31      	cmp	r3, #49	; 0x31
 8001d30:	d104      	bne.n	8001d3c <ESP_messageHandler+0x98c>
 8001d32:	2201      	movs	r2, #1
 8001d34:	2120      	movs	r1, #32
 8001d36:	484b      	ldr	r0, [pc, #300]	; (8001e64 <ESP_messageHandler+0xab4>)
 8001d38:	f004 f8ca 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[3] == '0' || vSal[4] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, RESET); // Luz Recibidor
 8001d3c:	4b47      	ldr	r3, [pc, #284]	; (8001e5c <ESP_messageHandler+0xaac>)
 8001d3e:	78db      	ldrb	r3, [r3, #3]
 8001d40:	2b30      	cmp	r3, #48	; 0x30
 8001d42:	d003      	beq.n	8001d4c <ESP_messageHandler+0x99c>
 8001d44:	4b4e      	ldr	r3, [pc, #312]	; (8001e80 <ESP_messageHandler+0xad0>)
 8001d46:	791b      	ldrb	r3, [r3, #4]
 8001d48:	2b30      	cmp	r3, #48	; 0x30
 8001d4a:	d105      	bne.n	8001d58 <ESP_messageHandler+0x9a8>
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	2101      	movs	r1, #1
 8001d50:	4844      	ldr	r0, [pc, #272]	; (8001e64 <ESP_messageHandler+0xab4>)
 8001d52:	f004 f8bd 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001d56:	e00c      	b.n	8001d72 <ESP_messageHandler+0x9c2>
		else if(vIlum[3] == '1' || vSal[4] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, SET);
 8001d58:	4b40      	ldr	r3, [pc, #256]	; (8001e5c <ESP_messageHandler+0xaac>)
 8001d5a:	78db      	ldrb	r3, [r3, #3]
 8001d5c:	2b31      	cmp	r3, #49	; 0x31
 8001d5e:	d003      	beq.n	8001d68 <ESP_messageHandler+0x9b8>
 8001d60:	4b47      	ldr	r3, [pc, #284]	; (8001e80 <ESP_messageHandler+0xad0>)
 8001d62:	791b      	ldrb	r3, [r3, #4]
 8001d64:	2b31      	cmp	r3, #49	; 0x31
 8001d66:	d104      	bne.n	8001d72 <ESP_messageHandler+0x9c2>
 8001d68:	2201      	movs	r2, #1
 8001d6a:	2101      	movs	r1, #1
 8001d6c:	483d      	ldr	r0, [pc, #244]	; (8001e64 <ESP_messageHandler+0xab4>)
 8001d6e:	f004 f8af 	bl	8005ed0 <HAL_GPIO_WritePin>
	}

	if (fragment[0] == 'N'){
 8001d72:	4b3d      	ldr	r3, [pc, #244]	; (8001e68 <ESP_messageHandler+0xab8>)
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	2b4e      	cmp	r3, #78	; 0x4e
 8001d78:	d108      	bne.n	8001d8c <ESP_messageHandler+0x9dc>
			UART_send("V. SALON (SALON) \n", PC_UART);
 8001d7a:	493c      	ldr	r1, [pc, #240]	; (8001e6c <ESP_messageHandler+0xabc>)
 8001d7c:	4842      	ldr	r0, [pc, #264]	; (8001e88 <ESP_messageHandler+0xad8>)
 8001d7e:	f000 ffb7 	bl	8002cf0 <UART_send>
			//vSal[0] = textrc[28]; 	// Televisión
			//vSal[1] = textrc[31]; 	// Luz Sala
			//vSal[2] = textrc[34]; 	// Luz Comedor
			//vSal[3] = textrc[37]; 	// Luz Ambiente
			//vSal[4] = textrc[40]; 	// Luz Recibidor
			vSal[5] = textrc[43]; 	// V. Salón
 8001d82:	4b3c      	ldr	r3, [pc, #240]	; (8001e74 <ESP_messageHandler+0xac4>)
 8001d84:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8001d88:	4b3d      	ldr	r3, [pc, #244]	; (8001e80 <ESP_messageHandler+0xad0>)
 8001d8a:	715a      	strb	r2, [r3, #5]
	}

	// COCINA
	if (fragment[0] == 'c'){
 8001d8c:	4b36      	ldr	r3, [pc, #216]	; (8001e68 <ESP_messageHandler+0xab8>)
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	2b63      	cmp	r3, #99	; 0x63
 8001d92:	d145      	bne.n	8001e20 <ESP_messageHandler+0xa70>
		UART_send("COCINA \n", PC_UART);
 8001d94:	4935      	ldr	r1, [pc, #212]	; (8001e6c <ESP_messageHandler+0xabc>)
 8001d96:	483d      	ldr	r0, [pc, #244]	; (8001e8c <ESP_messageHandler+0xadc>)
 8001d98:	f000 ffaa 	bl	8002cf0 <UART_send>
		vCoc[0] = textrc[28]; 	// Luz Cocina
 8001d9c:	4b35      	ldr	r3, [pc, #212]	; (8001e74 <ESP_messageHandler+0xac4>)
 8001d9e:	7f1a      	ldrb	r2, [r3, #28]
 8001da0:	4b3b      	ldr	r3, [pc, #236]	; (8001e90 <ESP_messageHandler+0xae0>)
 8001da2:	701a      	strb	r2, [r3, #0]
		vCoc[1] = textrc[31]; 	// Luz Fregadero
 8001da4:	4b33      	ldr	r3, [pc, #204]	; (8001e74 <ESP_messageHandler+0xac4>)
 8001da6:	7fda      	ldrb	r2, [r3, #31]
 8001da8:	4b39      	ldr	r3, [pc, #228]	; (8001e90 <ESP_messageHandler+0xae0>)
 8001daa:	705a      	strb	r2, [r3, #1]

		if(vIlum[4] == '0' || vCoc[0] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, RESET); // Luz Cocina
 8001dac:	4b2b      	ldr	r3, [pc, #172]	; (8001e5c <ESP_messageHandler+0xaac>)
 8001dae:	791b      	ldrb	r3, [r3, #4]
 8001db0:	2b30      	cmp	r3, #48	; 0x30
 8001db2:	d003      	beq.n	8001dbc <ESP_messageHandler+0xa0c>
 8001db4:	4b36      	ldr	r3, [pc, #216]	; (8001e90 <ESP_messageHandler+0xae0>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b30      	cmp	r3, #48	; 0x30
 8001dba:	d106      	bne.n	8001dca <ESP_messageHandler+0xa1a>
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001dc2:	4834      	ldr	r0, [pc, #208]	; (8001e94 <ESP_messageHandler+0xae4>)
 8001dc4:	f004 f884 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001dc8:	e00d      	b.n	8001de6 <ESP_messageHandler+0xa36>
		else if(vIlum[4] == '1' || vCoc[0] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, SET);
 8001dca:	4b24      	ldr	r3, [pc, #144]	; (8001e5c <ESP_messageHandler+0xaac>)
 8001dcc:	791b      	ldrb	r3, [r3, #4]
 8001dce:	2b31      	cmp	r3, #49	; 0x31
 8001dd0:	d003      	beq.n	8001dda <ESP_messageHandler+0xa2a>
 8001dd2:	4b2f      	ldr	r3, [pc, #188]	; (8001e90 <ESP_messageHandler+0xae0>)
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	2b31      	cmp	r3, #49	; 0x31
 8001dd8:	d105      	bne.n	8001de6 <ESP_messageHandler+0xa36>
 8001dda:	2201      	movs	r2, #1
 8001ddc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001de0:	482c      	ldr	r0, [pc, #176]	; (8001e94 <ESP_messageHandler+0xae4>)
 8001de2:	f004 f875 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[5] == '0' || vCoc[1] == '0') HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, RESET); // Luz Fregadero
 8001de6:	4b1d      	ldr	r3, [pc, #116]	; (8001e5c <ESP_messageHandler+0xaac>)
 8001de8:	795b      	ldrb	r3, [r3, #5]
 8001dea:	2b30      	cmp	r3, #48	; 0x30
 8001dec:	d003      	beq.n	8001df6 <ESP_messageHandler+0xa46>
 8001dee:	4b28      	ldr	r3, [pc, #160]	; (8001e90 <ESP_messageHandler+0xae0>)
 8001df0:	785b      	ldrb	r3, [r3, #1]
 8001df2:	2b30      	cmp	r3, #48	; 0x30
 8001df4:	d106      	bne.n	8001e04 <ESP_messageHandler+0xa54>
 8001df6:	2200      	movs	r2, #0
 8001df8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001dfc:	4826      	ldr	r0, [pc, #152]	; (8001e98 <ESP_messageHandler+0xae8>)
 8001dfe:	f004 f867 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001e02:	e00d      	b.n	8001e20 <ESP_messageHandler+0xa70>
		else if(vIlum[5] == '1' || vCoc[1] == '1')HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, SET);
 8001e04:	4b15      	ldr	r3, [pc, #84]	; (8001e5c <ESP_messageHandler+0xaac>)
 8001e06:	795b      	ldrb	r3, [r3, #5]
 8001e08:	2b31      	cmp	r3, #49	; 0x31
 8001e0a:	d003      	beq.n	8001e14 <ESP_messageHandler+0xa64>
 8001e0c:	4b20      	ldr	r3, [pc, #128]	; (8001e90 <ESP_messageHandler+0xae0>)
 8001e0e:	785b      	ldrb	r3, [r3, #1]
 8001e10:	2b31      	cmp	r3, #49	; 0x31
 8001e12:	d105      	bne.n	8001e20 <ESP_messageHandler+0xa70>
 8001e14:	2201      	movs	r2, #1
 8001e16:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e1a:	481f      	ldr	r0, [pc, #124]	; (8001e98 <ESP_messageHandler+0xae8>)
 8001e1c:	f004 f858 	bl	8005ed0 <HAL_GPIO_WritePin>
	}

	// BAÑO
	if (fragment[0] == 'b'){
 8001e20:	4b11      	ldr	r3, [pc, #68]	; (8001e68 <ESP_messageHandler+0xab8>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	2b62      	cmp	r3, #98	; 0x62
 8001e26:	d165      	bne.n	8001ef4 <ESP_messageHandler+0xb44>
		UART_send("BAÑO \n", PC_UART);
 8001e28:	4910      	ldr	r1, [pc, #64]	; (8001e6c <ESP_messageHandler+0xabc>)
 8001e2a:	481c      	ldr	r0, [pc, #112]	; (8001e9c <ESP_messageHandler+0xaec>)
 8001e2c:	f000 ff60 	bl	8002cf0 <UART_send>
		vBan[0] = textrc[28]; 	// Luz Baño
 8001e30:	4b10      	ldr	r3, [pc, #64]	; (8001e74 <ESP_messageHandler+0xac4>)
 8001e32:	7f1a      	ldrb	r2, [r3, #28]
 8001e34:	4b1a      	ldr	r3, [pc, #104]	; (8001ea0 <ESP_messageHandler+0xaf0>)
 8001e36:	701a      	strb	r2, [r3, #0]
		vBan[1] = textrc[31]; 	// Luz Espejo
 8001e38:	4b0e      	ldr	r3, [pc, #56]	; (8001e74 <ESP_messageHandler+0xac4>)
 8001e3a:	7fda      	ldrb	r2, [r3, #31]
 8001e3c:	4b18      	ldr	r3, [pc, #96]	; (8001ea0 <ESP_messageHandler+0xaf0>)
 8001e3e:	705a      	strb	r2, [r3, #1]

		if(vIlum[6] == '0' || vBan[0] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, RESET); // Luz Baño
 8001e40:	4b06      	ldr	r3, [pc, #24]	; (8001e5c <ESP_messageHandler+0xaac>)
 8001e42:	799b      	ldrb	r3, [r3, #6]
 8001e44:	2b30      	cmp	r3, #48	; 0x30
 8001e46:	d003      	beq.n	8001e50 <ESP_messageHandler+0xaa0>
 8001e48:	4b15      	ldr	r3, [pc, #84]	; (8001ea0 <ESP_messageHandler+0xaf0>)
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	2b30      	cmp	r3, #48	; 0x30
 8001e4e:	d129      	bne.n	8001ea4 <ESP_messageHandler+0xaf4>
 8001e50:	2200      	movs	r2, #0
 8001e52:	2140      	movs	r1, #64	; 0x40
 8001e54:	4803      	ldr	r0, [pc, #12]	; (8001e64 <ESP_messageHandler+0xab4>)
 8001e56:	f004 f83b 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001e5a:	e030      	b.n	8001ebe <ESP_messageHandler+0xb0e>
 8001e5c:	20000938 	.word	0x20000938
 8001e60:	20000914 	.word	0x20000914
 8001e64:	40020c00 	.word	0x40020c00
 8001e68:	200009e0 	.word	0x200009e0
 8001e6c:	20000d8c 	.word	0x20000d8c
 8001e70:	08009698 	.word	0x08009698
 8001e74:	200009e8 	.word	0x200009e8
 8001e78:	080096ac 	.word	0x080096ac
 8001e7c:	080096c4 	.word	0x080096c4
 8001e80:	2000096c 	.word	0x2000096c
 8001e84:	40020400 	.word	0x40020400
 8001e88:	080096cc 	.word	0x080096cc
 8001e8c:	080096e0 	.word	0x080096e0
 8001e90:	20000904 	.word	0x20000904
 8001e94:	40020800 	.word	0x40020800
 8001e98:	40020000 	.word	0x40020000
 8001e9c:	080096ec 	.word	0x080096ec
 8001ea0:	20000934 	.word	0x20000934
		else if(vIlum[6] == '1' || vBan[0] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, SET);
 8001ea4:	4b84      	ldr	r3, [pc, #528]	; (80020b8 <ESP_messageHandler+0xd08>)
 8001ea6:	799b      	ldrb	r3, [r3, #6]
 8001ea8:	2b31      	cmp	r3, #49	; 0x31
 8001eaa:	d003      	beq.n	8001eb4 <ESP_messageHandler+0xb04>
 8001eac:	4b83      	ldr	r3, [pc, #524]	; (80020bc <ESP_messageHandler+0xd0c>)
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	2b31      	cmp	r3, #49	; 0x31
 8001eb2:	d104      	bne.n	8001ebe <ESP_messageHandler+0xb0e>
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	2140      	movs	r1, #64	; 0x40
 8001eb8:	4881      	ldr	r0, [pc, #516]	; (80020c0 <ESP_messageHandler+0xd10>)
 8001eba:	f004 f809 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[7] == '0' || vBan[1] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // Luz Espejo
 8001ebe:	4b7e      	ldr	r3, [pc, #504]	; (80020b8 <ESP_messageHandler+0xd08>)
 8001ec0:	79db      	ldrb	r3, [r3, #7]
 8001ec2:	2b30      	cmp	r3, #48	; 0x30
 8001ec4:	d003      	beq.n	8001ece <ESP_messageHandler+0xb1e>
 8001ec6:	4b7d      	ldr	r3, [pc, #500]	; (80020bc <ESP_messageHandler+0xd0c>)
 8001ec8:	785b      	ldrb	r3, [r3, #1]
 8001eca:	2b30      	cmp	r3, #48	; 0x30
 8001ecc:	d105      	bne.n	8001eda <ESP_messageHandler+0xb2a>
 8001ece:	2200      	movs	r2, #0
 8001ed0:	2108      	movs	r1, #8
 8001ed2:	487c      	ldr	r0, [pc, #496]	; (80020c4 <ESP_messageHandler+0xd14>)
 8001ed4:	f003 fffc 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001ed8:	e00c      	b.n	8001ef4 <ESP_messageHandler+0xb44>
		else if(vIlum[7] == '1' || vBan[1] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);
 8001eda:	4b77      	ldr	r3, [pc, #476]	; (80020b8 <ESP_messageHandler+0xd08>)
 8001edc:	79db      	ldrb	r3, [r3, #7]
 8001ede:	2b31      	cmp	r3, #49	; 0x31
 8001ee0:	d003      	beq.n	8001eea <ESP_messageHandler+0xb3a>
 8001ee2:	4b76      	ldr	r3, [pc, #472]	; (80020bc <ESP_messageHandler+0xd0c>)
 8001ee4:	785b      	ldrb	r3, [r3, #1]
 8001ee6:	2b31      	cmp	r3, #49	; 0x31
 8001ee8:	d104      	bne.n	8001ef4 <ESP_messageHandler+0xb44>
 8001eea:	2201      	movs	r2, #1
 8001eec:	2108      	movs	r1, #8
 8001eee:	4875      	ldr	r0, [pc, #468]	; (80020c4 <ESP_messageHandler+0xd14>)
 8001ef0:	f003 ffee 	bl	8005ed0 <HAL_GPIO_WritePin>
	}

	// DORMITORIO
	if (fragment[0] == 'r'){
 8001ef4:	4b74      	ldr	r3, [pc, #464]	; (80020c8 <ESP_messageHandler+0xd18>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	2b72      	cmp	r3, #114	; 0x72
 8001efa:	d161      	bne.n	8001fc0 <ESP_messageHandler+0xc10>
		UART_send("LUCES (DORMITORIO) \n", PC_UART);
 8001efc:	4973      	ldr	r1, [pc, #460]	; (80020cc <ESP_messageHandler+0xd1c>)
 8001efe:	4874      	ldr	r0, [pc, #464]	; (80020d0 <ESP_messageHandler+0xd20>)
 8001f00:	f000 fef6 	bl	8002cf0 <UART_send>
		vDor[0] = textrc[28]; 	// Luz Dormitorio
 8001f04:	4b73      	ldr	r3, [pc, #460]	; (80020d4 <ESP_messageHandler+0xd24>)
 8001f06:	7f1a      	ldrb	r2, [r3, #28]
 8001f08:	4b73      	ldr	r3, [pc, #460]	; (80020d8 <ESP_messageHandler+0xd28>)
 8001f0a:	701a      	strb	r2, [r3, #0]
		vDor[1] = textrc[31]; 	// Luz Mesita Izq
 8001f0c:	4b71      	ldr	r3, [pc, #452]	; (80020d4 <ESP_messageHandler+0xd24>)
 8001f0e:	7fda      	ldrb	r2, [r3, #31]
 8001f10:	4b71      	ldr	r3, [pc, #452]	; (80020d8 <ESP_messageHandler+0xd28>)
 8001f12:	705a      	strb	r2, [r3, #1]
		vDor[2] = textrc[34]; 	// Luz Mesita Dch
 8001f14:	4b6f      	ldr	r3, [pc, #444]	; (80020d4 <ESP_messageHandler+0xd24>)
 8001f16:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001f1a:	4b6f      	ldr	r3, [pc, #444]	; (80020d8 <ESP_messageHandler+0xd28>)
 8001f1c:	709a      	strb	r2, [r3, #2]
		//vDor[3] = textrc[37]; 	// V. Dormitorio

		if(vIlum[8] == '0' || vDor[0] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, RESET); // Luz Dormitorio
 8001f1e:	4b66      	ldr	r3, [pc, #408]	; (80020b8 <ESP_messageHandler+0xd08>)
 8001f20:	7a1b      	ldrb	r3, [r3, #8]
 8001f22:	2b30      	cmp	r3, #48	; 0x30
 8001f24:	d003      	beq.n	8001f2e <ESP_messageHandler+0xb7e>
 8001f26:	4b6c      	ldr	r3, [pc, #432]	; (80020d8 <ESP_messageHandler+0xd28>)
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	2b30      	cmp	r3, #48	; 0x30
 8001f2c:	d105      	bne.n	8001f3a <ESP_messageHandler+0xb8a>
 8001f2e:	2200      	movs	r2, #0
 8001f30:	2180      	movs	r1, #128	; 0x80
 8001f32:	4863      	ldr	r0, [pc, #396]	; (80020c0 <ESP_messageHandler+0xd10>)
 8001f34:	f003 ffcc 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001f38:	e00c      	b.n	8001f54 <ESP_messageHandler+0xba4>
		else if(vIlum[8] == '1' || vDor[0] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, SET);
 8001f3a:	4b5f      	ldr	r3, [pc, #380]	; (80020b8 <ESP_messageHandler+0xd08>)
 8001f3c:	7a1b      	ldrb	r3, [r3, #8]
 8001f3e:	2b31      	cmp	r3, #49	; 0x31
 8001f40:	d003      	beq.n	8001f4a <ESP_messageHandler+0xb9a>
 8001f42:	4b65      	ldr	r3, [pc, #404]	; (80020d8 <ESP_messageHandler+0xd28>)
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	2b31      	cmp	r3, #49	; 0x31
 8001f48:	d104      	bne.n	8001f54 <ESP_messageHandler+0xba4>
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	2180      	movs	r1, #128	; 0x80
 8001f4e:	485c      	ldr	r0, [pc, #368]	; (80020c0 <ESP_messageHandler+0xd10>)
 8001f50:	f003 ffbe 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[9] == '0' || vDor[1] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // Luz Mesita Izq
 8001f54:	4b58      	ldr	r3, [pc, #352]	; (80020b8 <ESP_messageHandler+0xd08>)
 8001f56:	7a5b      	ldrb	r3, [r3, #9]
 8001f58:	2b30      	cmp	r3, #48	; 0x30
 8001f5a:	d003      	beq.n	8001f64 <ESP_messageHandler+0xbb4>
 8001f5c:	4b5e      	ldr	r3, [pc, #376]	; (80020d8 <ESP_messageHandler+0xd28>)
 8001f5e:	785b      	ldrb	r3, [r3, #1]
 8001f60:	2b30      	cmp	r3, #48	; 0x30
 8001f62:	d105      	bne.n	8001f70 <ESP_messageHandler+0xbc0>
 8001f64:	2200      	movs	r2, #0
 8001f66:	2110      	movs	r1, #16
 8001f68:	4856      	ldr	r0, [pc, #344]	; (80020c4 <ESP_messageHandler+0xd14>)
 8001f6a:	f003 ffb1 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001f6e:	e00c      	b.n	8001f8a <ESP_messageHandler+0xbda>
		else if(vIlum[9] == '1' || vDor[1] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
 8001f70:	4b51      	ldr	r3, [pc, #324]	; (80020b8 <ESP_messageHandler+0xd08>)
 8001f72:	7a5b      	ldrb	r3, [r3, #9]
 8001f74:	2b31      	cmp	r3, #49	; 0x31
 8001f76:	d003      	beq.n	8001f80 <ESP_messageHandler+0xbd0>
 8001f78:	4b57      	ldr	r3, [pc, #348]	; (80020d8 <ESP_messageHandler+0xd28>)
 8001f7a:	785b      	ldrb	r3, [r3, #1]
 8001f7c:	2b31      	cmp	r3, #49	; 0x31
 8001f7e:	d104      	bne.n	8001f8a <ESP_messageHandler+0xbda>
 8001f80:	2201      	movs	r2, #1
 8001f82:	2110      	movs	r1, #16
 8001f84:	484f      	ldr	r0, [pc, #316]	; (80020c4 <ESP_messageHandler+0xd14>)
 8001f86:	f003 ffa3 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[10] == '0' || vDor[2] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // Luz Mesita Dch
 8001f8a:	4b4b      	ldr	r3, [pc, #300]	; (80020b8 <ESP_messageHandler+0xd08>)
 8001f8c:	7a9b      	ldrb	r3, [r3, #10]
 8001f8e:	2b30      	cmp	r3, #48	; 0x30
 8001f90:	d003      	beq.n	8001f9a <ESP_messageHandler+0xbea>
 8001f92:	4b51      	ldr	r3, [pc, #324]	; (80020d8 <ESP_messageHandler+0xd28>)
 8001f94:	789b      	ldrb	r3, [r3, #2]
 8001f96:	2b30      	cmp	r3, #48	; 0x30
 8001f98:	d105      	bne.n	8001fa6 <ESP_messageHandler+0xbf6>
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2140      	movs	r1, #64	; 0x40
 8001f9e:	4849      	ldr	r0, [pc, #292]	; (80020c4 <ESP_messageHandler+0xd14>)
 8001fa0:	f003 ff96 	bl	8005ed0 <HAL_GPIO_WritePin>
 8001fa4:	e00c      	b.n	8001fc0 <ESP_messageHandler+0xc10>
		else if(vIlum[10] == '1' || vDor[2] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);
 8001fa6:	4b44      	ldr	r3, [pc, #272]	; (80020b8 <ESP_messageHandler+0xd08>)
 8001fa8:	7a9b      	ldrb	r3, [r3, #10]
 8001faa:	2b31      	cmp	r3, #49	; 0x31
 8001fac:	d003      	beq.n	8001fb6 <ESP_messageHandler+0xc06>
 8001fae:	4b4a      	ldr	r3, [pc, #296]	; (80020d8 <ESP_messageHandler+0xd28>)
 8001fb0:	789b      	ldrb	r3, [r3, #2]
 8001fb2:	2b31      	cmp	r3, #49	; 0x31
 8001fb4:	d104      	bne.n	8001fc0 <ESP_messageHandler+0xc10>
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	2140      	movs	r1, #64	; 0x40
 8001fba:	4842      	ldr	r0, [pc, #264]	; (80020c4 <ESP_messageHandler+0xd14>)
 8001fbc:	f003 ff88 	bl	8005ed0 <HAL_GPIO_WritePin>
	}

	if (fragment[0] == 'D'){
 8001fc0:	4b41      	ldr	r3, [pc, #260]	; (80020c8 <ESP_messageHandler+0xd18>)
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	2b44      	cmp	r3, #68	; 0x44
 8001fc6:	d108      	bne.n	8001fda <ESP_messageHandler+0xc2a>
		UART_send("V. DORMITORIO (DORMITORIO) \n", PC_UART);
 8001fc8:	4940      	ldr	r1, [pc, #256]	; (80020cc <ESP_messageHandler+0xd1c>)
 8001fca:	4844      	ldr	r0, [pc, #272]	; (80020dc <ESP_messageHandler+0xd2c>)
 8001fcc:	f000 fe90 	bl	8002cf0 <UART_send>
		//vDor[0] = textrc[28]; 	// Luz Dormitorio
		//vDor[1] = textrc[31]; 	// Luz Mesita Izq
		//vDor[2] = textrc[34]; 	// Luz Mesita Dch
		vDor[3] = textrc[37]; 	// V. Dormitorio
 8001fd0:	4b40      	ldr	r3, [pc, #256]	; (80020d4 <ESP_messageHandler+0xd24>)
 8001fd2:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001fd6:	4b40      	ldr	r3, [pc, #256]	; (80020d8 <ESP_messageHandler+0xd28>)
 8001fd8:	70da      	strb	r2, [r3, #3]
	}

	// OFICINA
	if (fragment[0] == 'f'){
 8001fda:	4b3b      	ldr	r3, [pc, #236]	; (80020c8 <ESP_messageHandler+0xd18>)
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	2b66      	cmp	r3, #102	; 0x66
 8001fe0:	f040 80bf 	bne.w	8002162 <ESP_messageHandler+0xdb2>
		UART_send("LUCES (OFICINA) \n", PC_UART);
 8001fe4:	4939      	ldr	r1, [pc, #228]	; (80020cc <ESP_messageHandler+0xd1c>)
 8001fe6:	483e      	ldr	r0, [pc, #248]	; (80020e0 <ESP_messageHandler+0xd30>)
 8001fe8:	f000 fe82 	bl	8002cf0 <UART_send>
		vOfi[0] = textrc[28]; // Luz Oficina
 8001fec:	4b39      	ldr	r3, [pc, #228]	; (80020d4 <ESP_messageHandler+0xd24>)
 8001fee:	7f1a      	ldrb	r2, [r3, #28]
 8001ff0:	4b3c      	ldr	r3, [pc, #240]	; (80020e4 <ESP_messageHandler+0xd34>)
 8001ff2:	701a      	strb	r2, [r3, #0]
		vOfi[1] = textrc[31]; // Luz Gaming
 8001ff4:	4b37      	ldr	r3, [pc, #220]	; (80020d4 <ESP_messageHandler+0xd24>)
 8001ff6:	7fda      	ldrb	r2, [r3, #31]
 8001ff8:	4b3a      	ldr	r3, [pc, #232]	; (80020e4 <ESP_messageHandler+0xd34>)
 8001ffa:	705a      	strb	r2, [r3, #1]
		vOfi[2] = textrc[34]; // Luz Rx100
 8001ffc:	4b35      	ldr	r3, [pc, #212]	; (80020d4 <ESP_messageHandler+0xd24>)
 8001ffe:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8002002:	4b38      	ldr	r3, [pc, #224]	; (80020e4 <ESP_messageHandler+0xd34>)
 8002004:	709a      	strb	r2, [r3, #2]
		vOfi[3] = textrc[35]; // Luz Rx10
 8002006:	4b33      	ldr	r3, [pc, #204]	; (80020d4 <ESP_messageHandler+0xd24>)
 8002008:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800200c:	4b35      	ldr	r3, [pc, #212]	; (80020e4 <ESP_messageHandler+0xd34>)
 800200e:	70da      	strb	r2, [r3, #3]
		vOfi[4] = textrc[36]; // Luz Rx1
 8002010:	4b30      	ldr	r3, [pc, #192]	; (80020d4 <ESP_messageHandler+0xd24>)
 8002012:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8002016:	4b33      	ldr	r3, [pc, #204]	; (80020e4 <ESP_messageHandler+0xd34>)
 8002018:	711a      	strb	r2, [r3, #4]
		vOfi[5] = textrc[39]; // Luz Gx100
 800201a:	4b2e      	ldr	r3, [pc, #184]	; (80020d4 <ESP_messageHandler+0xd24>)
 800201c:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8002020:	4b30      	ldr	r3, [pc, #192]	; (80020e4 <ESP_messageHandler+0xd34>)
 8002022:	715a      	strb	r2, [r3, #5]
		vOfi[6] = textrc[40]; // Luz Gx10
 8002024:	4b2b      	ldr	r3, [pc, #172]	; (80020d4 <ESP_messageHandler+0xd24>)
 8002026:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800202a:	4b2e      	ldr	r3, [pc, #184]	; (80020e4 <ESP_messageHandler+0xd34>)
 800202c:	719a      	strb	r2, [r3, #6]
		vOfi[7] = textrc[41]; // Luz Gx1
 800202e:	4b29      	ldr	r3, [pc, #164]	; (80020d4 <ESP_messageHandler+0xd24>)
 8002030:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 8002034:	4b2b      	ldr	r3, [pc, #172]	; (80020e4 <ESP_messageHandler+0xd34>)
 8002036:	71da      	strb	r2, [r3, #7]
		vOfi[8] = textrc[44]; // Luz Bx100
 8002038:	4b26      	ldr	r3, [pc, #152]	; (80020d4 <ESP_messageHandler+0xd24>)
 800203a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800203e:	4b29      	ldr	r3, [pc, #164]	; (80020e4 <ESP_messageHandler+0xd34>)
 8002040:	721a      	strb	r2, [r3, #8]
		vOfi[9] = textrc[45]; // Luz Bx10
 8002042:	4b24      	ldr	r3, [pc, #144]	; (80020d4 <ESP_messageHandler+0xd24>)
 8002044:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 8002048:	4b26      	ldr	r3, [pc, #152]	; (80020e4 <ESP_messageHandler+0xd34>)
 800204a:	725a      	strb	r2, [r3, #9]
		vOfi[10] = textrc[46]; // Luz Bx1
 800204c:	4b21      	ldr	r3, [pc, #132]	; (80020d4 <ESP_messageHandler+0xd24>)
 800204e:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 8002052:	4b24      	ldr	r3, [pc, #144]	; (80020e4 <ESP_messageHandler+0xd34>)
 8002054:	729a      	strb	r2, [r3, #10]
		//vOfi[11] = textrc[49]; // V. Oficina

		if(vIlum[11] == '0' || vOfi[0] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // Luz Oficina
 8002056:	4b18      	ldr	r3, [pc, #96]	; (80020b8 <ESP_messageHandler+0xd08>)
 8002058:	7adb      	ldrb	r3, [r3, #11]
 800205a:	2b30      	cmp	r3, #48	; 0x30
 800205c:	d003      	beq.n	8002066 <ESP_messageHandler+0xcb6>
 800205e:	4b21      	ldr	r3, [pc, #132]	; (80020e4 <ESP_messageHandler+0xd34>)
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	2b30      	cmp	r3, #48	; 0x30
 8002064:	d105      	bne.n	8002072 <ESP_messageHandler+0xcc2>
 8002066:	2200      	movs	r2, #0
 8002068:	2120      	movs	r1, #32
 800206a:	4816      	ldr	r0, [pc, #88]	; (80020c4 <ESP_messageHandler+0xd14>)
 800206c:	f003 ff30 	bl	8005ed0 <HAL_GPIO_WritePin>
 8002070:	e00c      	b.n	800208c <ESP_messageHandler+0xcdc>
		else if(vIlum[11] == '1' || vOfi[0] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);
 8002072:	4b11      	ldr	r3, [pc, #68]	; (80020b8 <ESP_messageHandler+0xd08>)
 8002074:	7adb      	ldrb	r3, [r3, #11]
 8002076:	2b31      	cmp	r3, #49	; 0x31
 8002078:	d003      	beq.n	8002082 <ESP_messageHandler+0xcd2>
 800207a:	4b1a      	ldr	r3, [pc, #104]	; (80020e4 <ESP_messageHandler+0xd34>)
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	2b31      	cmp	r3, #49	; 0x31
 8002080:	d104      	bne.n	800208c <ESP_messageHandler+0xcdc>
 8002082:	2201      	movs	r2, #1
 8002084:	2120      	movs	r1, #32
 8002086:	480f      	ldr	r0, [pc, #60]	; (80020c4 <ESP_messageHandler+0xd14>)
 8002088:	f003 ff22 	bl	8005ed0 <HAL_GPIO_WritePin>

		if(vIlum[12] == '0' || vOfi[1] == '0'){
 800208c:	4b0a      	ldr	r3, [pc, #40]	; (80020b8 <ESP_messageHandler+0xd08>)
 800208e:	7b1b      	ldrb	r3, [r3, #12]
 8002090:	2b30      	cmp	r3, #48	; 0x30
 8002092:	d003      	beq.n	800209c <ESP_messageHandler+0xcec>
 8002094:	4b13      	ldr	r3, [pc, #76]	; (80020e4 <ESP_messageHandler+0xd34>)
 8002096:	785b      	ldrb	r3, [r3, #1]
 8002098:	2b30      	cmp	r3, #48	; 0x30
 800209a:	d127      	bne.n	80020ec <ESP_messageHandler+0xd3c>
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800209c:	4b12      	ldr	r3, [pc, #72]	; (80020e8 <ESP_messageHandler+0xd38>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	2200      	movs	r2, #0
 80020a2:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80020a4:	4b10      	ldr	r3, [pc, #64]	; (80020e8 <ESP_messageHandler+0xd38>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	2200      	movs	r2, #0
 80020aa:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80020ac:	4b0e      	ldr	r3, [pc, #56]	; (80020e8 <ESP_messageHandler+0xd38>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	2200      	movs	r2, #0
 80020b2:	63da      	str	r2, [r3, #60]	; 0x3c
 80020b4:	e055      	b.n	8002162 <ESP_messageHandler+0xdb2>
 80020b6:	bf00      	nop
 80020b8:	20000938 	.word	0x20000938
 80020bc:	20000934 	.word	0x20000934
 80020c0:	40020c00 	.word	0x40020c00
 80020c4:	40020400 	.word	0x40020400
 80020c8:	200009e0 	.word	0x200009e0
 80020cc:	20000d8c 	.word	0x20000d8c
 80020d0:	080096f4 	.word	0x080096f4
 80020d4:	200009e8 	.word	0x200009e8
 80020d8:	20000908 	.word	0x20000908
 80020dc:	0800970c 	.word	0x0800970c
 80020e0:	0800972c 	.word	0x0800972c
 80020e4:	20000928 	.word	0x20000928
 80020e8:	20000cf4 	.word	0x20000cf4
		}
		else if(vIlum[12] == '1' || vOfi[1] == '1'){ // Luz Gaming
 80020ec:	4b71      	ldr	r3, [pc, #452]	; (80022b4 <ESP_messageHandler+0xf04>)
 80020ee:	7b1b      	ldrb	r3, [r3, #12]
 80020f0:	2b31      	cmp	r3, #49	; 0x31
 80020f2:	d003      	beq.n	80020fc <ESP_messageHandler+0xd4c>
 80020f4:	4b70      	ldr	r3, [pc, #448]	; (80022b8 <ESP_messageHandler+0xf08>)
 80020f6:	785b      	ldrb	r3, [r3, #1]
 80020f8:	2b31      	cmp	r3, #49	; 0x31
 80020fa:	d132      	bne.n	8002162 <ESP_messageHandler+0xdb2>

			//uint8_t r, g, b;

			r = rgb_value(vOfi[2],vOfi[3],vOfi[4]);
 80020fc:	4b6e      	ldr	r3, [pc, #440]	; (80022b8 <ESP_messageHandler+0xf08>)
 80020fe:	789b      	ldrb	r3, [r3, #2]
 8002100:	4a6d      	ldr	r2, [pc, #436]	; (80022b8 <ESP_messageHandler+0xf08>)
 8002102:	78d1      	ldrb	r1, [r2, #3]
 8002104:	4a6c      	ldr	r2, [pc, #432]	; (80022b8 <ESP_messageHandler+0xf08>)
 8002106:	7912      	ldrb	r2, [r2, #4]
 8002108:	4618      	mov	r0, r3
 800210a:	f000 f955 	bl	80023b8 <rgb_value>
 800210e:	4603      	mov	r3, r0
 8002110:	4a6a      	ldr	r2, [pc, #424]	; (80022bc <ESP_messageHandler+0xf0c>)
 8002112:	6013      	str	r3, [r2, #0]
			g = rgb_value(vOfi[5],vOfi[6],vOfi[7]);
 8002114:	4b68      	ldr	r3, [pc, #416]	; (80022b8 <ESP_messageHandler+0xf08>)
 8002116:	795b      	ldrb	r3, [r3, #5]
 8002118:	4a67      	ldr	r2, [pc, #412]	; (80022b8 <ESP_messageHandler+0xf08>)
 800211a:	7991      	ldrb	r1, [r2, #6]
 800211c:	4a66      	ldr	r2, [pc, #408]	; (80022b8 <ESP_messageHandler+0xf08>)
 800211e:	79d2      	ldrb	r2, [r2, #7]
 8002120:	4618      	mov	r0, r3
 8002122:	f000 f949 	bl	80023b8 <rgb_value>
 8002126:	4603      	mov	r3, r0
 8002128:	4a65      	ldr	r2, [pc, #404]	; (80022c0 <ESP_messageHandler+0xf10>)
 800212a:	6013      	str	r3, [r2, #0]
			b = rgb_value(vOfi[8],vOfi[9],vOfi[10]);
 800212c:	4b62      	ldr	r3, [pc, #392]	; (80022b8 <ESP_messageHandler+0xf08>)
 800212e:	7a1b      	ldrb	r3, [r3, #8]
 8002130:	4a61      	ldr	r2, [pc, #388]	; (80022b8 <ESP_messageHandler+0xf08>)
 8002132:	7a51      	ldrb	r1, [r2, #9]
 8002134:	4a60      	ldr	r2, [pc, #384]	; (80022b8 <ESP_messageHandler+0xf08>)
 8002136:	7a92      	ldrb	r2, [r2, #10]
 8002138:	4618      	mov	r0, r3
 800213a:	f000 f93d 	bl	80023b8 <rgb_value>
 800213e:	4603      	mov	r3, r0
 8002140:	4a60      	ldr	r2, [pc, #384]	; (80022c4 <ESP_messageHandler+0xf14>)
 8002142:	6013      	str	r3, [r2, #0]

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, g); // PA8
 8002144:	4b5e      	ldr	r3, [pc, #376]	; (80022c0 <ESP_messageHandler+0xf10>)
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	4b5f      	ldr	r3, [pc, #380]	; (80022c8 <ESP_messageHandler+0xf18>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, r); // PA9
 800214e:	4b5b      	ldr	r3, [pc, #364]	; (80022bc <ESP_messageHandler+0xf0c>)
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	4b5d      	ldr	r3, [pc, #372]	; (80022c8 <ESP_messageHandler+0xf18>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, b); // PA10
 8002158:	4b5a      	ldr	r3, [pc, #360]	; (80022c4 <ESP_messageHandler+0xf14>)
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	4b5a      	ldr	r3, [pc, #360]	; (80022c8 <ESP_messageHandler+0xf18>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	63da      	str	r2, [r3, #60]	; 0x3c
		}
	}

	if (fragment[0] == 'F'){
 8002162:	4b5a      	ldr	r3, [pc, #360]	; (80022cc <ESP_messageHandler+0xf1c>)
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	2b46      	cmp	r3, #70	; 0x46
 8002168:	d108      	bne.n	800217c <ESP_messageHandler+0xdcc>
		UART_send("V. OFICINA (OFICINA) \n", PC_UART);
 800216a:	4959      	ldr	r1, [pc, #356]	; (80022d0 <ESP_messageHandler+0xf20>)
 800216c:	4859      	ldr	r0, [pc, #356]	; (80022d4 <ESP_messageHandler+0xf24>)
 800216e:	f000 fdbf 	bl	8002cf0 <UART_send>
		//vOfi[6] = textrc[40]; // Luz Gx10
		//vOfi[7] = textrc[41]; // Luz Gx1
		//vOfi[8] = textrc[44]; // Luz Bx100
		//vOfi[9] = textrc[45]; // Luz Bx10
		//vOfi[10] = textrc[46]; // Luz Bx1
		vOfi[11] = textrc[49]; // V. Oficina
 8002172:	4b59      	ldr	r3, [pc, #356]	; (80022d8 <ESP_messageHandler+0xf28>)
 8002174:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8002178:	4b4f      	ldr	r3, [pc, #316]	; (80022b8 <ESP_messageHandler+0xf08>)
 800217a:	72da      	strb	r2, [r3, #11]
	}

	// GARAJE
	if (fragment[0] == 'j'){
 800217c:	4b53      	ldr	r3, [pc, #332]	; (80022cc <ESP_messageHandler+0xf1c>)
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	2b6a      	cmp	r3, #106	; 0x6a
 8002182:	d124      	bne.n	80021ce <ESP_messageHandler+0xe1e>
		UART_send("LUZ GARAJE (GARAJE) \n", PC_UART);
 8002184:	4952      	ldr	r1, [pc, #328]	; (80022d0 <ESP_messageHandler+0xf20>)
 8002186:	4855      	ldr	r0, [pc, #340]	; (80022dc <ESP_messageHandler+0xf2c>)
 8002188:	f000 fdb2 	bl	8002cf0 <UART_send>
		vGar[0] = textrc[28]; // Luz Garaje
 800218c:	4b52      	ldr	r3, [pc, #328]	; (80022d8 <ESP_messageHandler+0xf28>)
 800218e:	7f1a      	ldrb	r2, [r3, #28]
 8002190:	4b53      	ldr	r3, [pc, #332]	; (80022e0 <ESP_messageHandler+0xf30>)
 8002192:	701a      	strb	r2, [r3, #0]
		//vGar[1] = textrc[31]; // P. Garaje

		if(vIlum[22] == '0' || vGar[0] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, RESET); // Luz Garaje
 8002194:	4b47      	ldr	r3, [pc, #284]	; (80022b4 <ESP_messageHandler+0xf04>)
 8002196:	7d9b      	ldrb	r3, [r3, #22]
 8002198:	2b30      	cmp	r3, #48	; 0x30
 800219a:	d003      	beq.n	80021a4 <ESP_messageHandler+0xdf4>
 800219c:	4b50      	ldr	r3, [pc, #320]	; (80022e0 <ESP_messageHandler+0xf30>)
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	2b30      	cmp	r3, #48	; 0x30
 80021a2:	d106      	bne.n	80021b2 <ESP_messageHandler+0xe02>
 80021a4:	2200      	movs	r2, #0
 80021a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021aa:	484e      	ldr	r0, [pc, #312]	; (80022e4 <ESP_messageHandler+0xf34>)
 80021ac:	f003 fe90 	bl	8005ed0 <HAL_GPIO_WritePin>
 80021b0:	e00d      	b.n	80021ce <ESP_messageHandler+0xe1e>
		else if(vIlum[22] == '1' || vGar[0] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, SET);
 80021b2:	4b40      	ldr	r3, [pc, #256]	; (80022b4 <ESP_messageHandler+0xf04>)
 80021b4:	7d9b      	ldrb	r3, [r3, #22]
 80021b6:	2b31      	cmp	r3, #49	; 0x31
 80021b8:	d003      	beq.n	80021c2 <ESP_messageHandler+0xe12>
 80021ba:	4b49      	ldr	r3, [pc, #292]	; (80022e0 <ESP_messageHandler+0xf30>)
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	2b31      	cmp	r3, #49	; 0x31
 80021c0:	d105      	bne.n	80021ce <ESP_messageHandler+0xe1e>
 80021c2:	2201      	movs	r2, #1
 80021c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021c8:	4846      	ldr	r0, [pc, #280]	; (80022e4 <ESP_messageHandler+0xf34>)
 80021ca:	f003 fe81 	bl	8005ed0 <HAL_GPIO_WritePin>
	}

	if (fragment[0] == 'J'){
 80021ce:	4b3f      	ldr	r3, [pc, #252]	; (80022cc <ESP_messageHandler+0xf1c>)
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	2b4a      	cmp	r3, #74	; 0x4a
 80021d4:	d107      	bne.n	80021e6 <ESP_messageHandler+0xe36>
		UART_send("P. GARAJE (GARAJE) \n", PC_UART);
 80021d6:	493e      	ldr	r1, [pc, #248]	; (80022d0 <ESP_messageHandler+0xf20>)
 80021d8:	4843      	ldr	r0, [pc, #268]	; (80022e8 <ESP_messageHandler+0xf38>)
 80021da:	f000 fd89 	bl	8002cf0 <UART_send>
		//vGar[0] = textrc[28]; // Luz Garaje
		vGar[1] = textrc[31]; // P. Garaje
 80021de:	4b3e      	ldr	r3, [pc, #248]	; (80022d8 <ESP_messageHandler+0xf28>)
 80021e0:	7fda      	ldrb	r2, [r3, #31]
 80021e2:	4b3f      	ldr	r3, [pc, #252]	; (80022e0 <ESP_messageHandler+0xf30>)
 80021e4:	705a      	strb	r2, [r3, #1]
	}

	// HUERTO
	if (fragment[0] == 'h'){
 80021e6:	4b39      	ldr	r3, [pc, #228]	; (80022cc <ESP_messageHandler+0xf1c>)
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	2b68      	cmp	r3, #104	; 0x68
 80021ec:	d10b      	bne.n	8002206 <ESP_messageHandler+0xe56>
		UART_send("RIEGO HUERTO \n", PC_UART);
 80021ee:	4938      	ldr	r1, [pc, #224]	; (80022d0 <ESP_messageHandler+0xf20>)
 80021f0:	483e      	ldr	r0, [pc, #248]	; (80022ec <ESP_messageHandler+0xf3c>)
 80021f2:	f000 fd7d 	bl	8002cf0 <UART_send>
		vHuer[0] = textrc[28]; // Riego
 80021f6:	4b38      	ldr	r3, [pc, #224]	; (80022d8 <ESP_messageHandler+0xf28>)
 80021f8:	7f1a      	ldrb	r2, [r3, #28]
 80021fa:	4b3d      	ldr	r3, [pc, #244]	; (80022f0 <ESP_messageHandler+0xf40>)
 80021fc:	701a      	strb	r2, [r3, #0]
		vHuer[1] = textrc[31]; // Automático
 80021fe:	4b36      	ldr	r3, [pc, #216]	; (80022d8 <ESP_messageHandler+0xf28>)
 8002200:	7fda      	ldrb	r2, [r3, #31]
 8002202:	4b3b      	ldr	r3, [pc, #236]	; (80022f0 <ESP_messageHandler+0xf40>)
 8002204:	705a      	strb	r2, [r3, #1]
			else if(vHuer[0] == '1') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);
		}*/
	}

	// AJUSTES
	if (fragment[0] == 'a'){
 8002206:	4b31      	ldr	r3, [pc, #196]	; (80022cc <ESP_messageHandler+0xf1c>)
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	2b61      	cmp	r3, #97	; 0x61
 800220c:	d150      	bne.n	80022b0 <ESP_messageHandler+0xf00>
		UART_send("AJUSTES \n", PC_UART);
 800220e:	4930      	ldr	r1, [pc, #192]	; (80022d0 <ESP_messageHandler+0xf20>)
 8002210:	4838      	ldr	r0, [pc, #224]	; (80022f4 <ESP_messageHandler+0xf44>)
 8002212:	f000 fd6d 	bl	8002cf0 <UART_send>
		vAj[0] = textrc[28]; 	// Vent. Enc. x 10
 8002216:	4b30      	ldr	r3, [pc, #192]	; (80022d8 <ESP_messageHandler+0xf28>)
 8002218:	7f1a      	ldrb	r2, [r3, #28]
 800221a:	4b37      	ldr	r3, [pc, #220]	; (80022f8 <ESP_messageHandler+0xf48>)
 800221c:	701a      	strb	r2, [r3, #0]
		vAj[1] = textrc[29]; 	// Vent. Enc. x 1
 800221e:	4b2e      	ldr	r3, [pc, #184]	; (80022d8 <ESP_messageHandler+0xf28>)
 8002220:	7f5a      	ldrb	r2, [r3, #29]
 8002222:	4b35      	ldr	r3, [pc, #212]	; (80022f8 <ESP_messageHandler+0xf48>)
 8002224:	705a      	strb	r2, [r3, #1]
		vAj[2] = textrc[31]; 	// Vent. Enc. x 0.1
 8002226:	4b2c      	ldr	r3, [pc, #176]	; (80022d8 <ESP_messageHandler+0xf28>)
 8002228:	7fda      	ldrb	r2, [r3, #31]
 800222a:	4b33      	ldr	r3, [pc, #204]	; (80022f8 <ESP_messageHandler+0xf48>)
 800222c:	709a      	strb	r2, [r3, #2]
		vAj[3] = textrc[34]; 	// Vent. Apa. x 10
 800222e:	4b2a      	ldr	r3, [pc, #168]	; (80022d8 <ESP_messageHandler+0xf28>)
 8002230:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8002234:	4b30      	ldr	r3, [pc, #192]	; (80022f8 <ESP_messageHandler+0xf48>)
 8002236:	70da      	strb	r2, [r3, #3]
		vAj[4] = textrc[35]; 	// Vent. Apa. x 1
 8002238:	4b27      	ldr	r3, [pc, #156]	; (80022d8 <ESP_messageHandler+0xf28>)
 800223a:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800223e:	4b2e      	ldr	r3, [pc, #184]	; (80022f8 <ESP_messageHandler+0xf48>)
 8002240:	711a      	strb	r2, [r3, #4]
		vAj[5] = textrc[37]; 	// Vent. Apa. x 0.1
 8002242:	4b25      	ldr	r3, [pc, #148]	; (80022d8 <ESP_messageHandler+0xf28>)
 8002244:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8002248:	4b2b      	ldr	r3, [pc, #172]	; (80022f8 <ESP_messageHandler+0xf48>)
 800224a:	715a      	strb	r2, [r3, #5]
		vAj[6] = textrc[40]; 	// Calef. Enc. x 10
 800224c:	4b22      	ldr	r3, [pc, #136]	; (80022d8 <ESP_messageHandler+0xf28>)
 800224e:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8002252:	4b29      	ldr	r3, [pc, #164]	; (80022f8 <ESP_messageHandler+0xf48>)
 8002254:	719a      	strb	r2, [r3, #6]
		vAj[7] = textrc[41]; 	// Calef. Enc. x 1
 8002256:	4b20      	ldr	r3, [pc, #128]	; (80022d8 <ESP_messageHandler+0xf28>)
 8002258:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 800225c:	4b26      	ldr	r3, [pc, #152]	; (80022f8 <ESP_messageHandler+0xf48>)
 800225e:	71da      	strb	r2, [r3, #7]
		vAj[8] = textrc[43]; 	// Calef. Enc. x 0.1
 8002260:	4b1d      	ldr	r3, [pc, #116]	; (80022d8 <ESP_messageHandler+0xf28>)
 8002262:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8002266:	4b24      	ldr	r3, [pc, #144]	; (80022f8 <ESP_messageHandler+0xf48>)
 8002268:	721a      	strb	r2, [r3, #8]
		vAj[9] = textrc[46]; 	// Calef. Apa. x 10
 800226a:	4b1b      	ldr	r3, [pc, #108]	; (80022d8 <ESP_messageHandler+0xf28>)
 800226c:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 8002270:	4b21      	ldr	r3, [pc, #132]	; (80022f8 <ESP_messageHandler+0xf48>)
 8002272:	725a      	strb	r2, [r3, #9]
		vAj[10] = textrc[47]; 	// Calef. Apa. x 1
 8002274:	4b18      	ldr	r3, [pc, #96]	; (80022d8 <ESP_messageHandler+0xf28>)
 8002276:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800227a:	4b1f      	ldr	r3, [pc, #124]	; (80022f8 <ESP_messageHandler+0xf48>)
 800227c:	729a      	strb	r2, [r3, #10]
		vAj[11] = textrc[49]; 	// Calef. Apa. x 0.1
 800227e:	4b16      	ldr	r3, [pc, #88]	; (80022d8 <ESP_messageHandler+0xf28>)
 8002280:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8002284:	4b1c      	ldr	r3, [pc, #112]	; (80022f8 <ESP_messageHandler+0xf48>)
 8002286:	72da      	strb	r2, [r3, #11]
		vAj[12] = textrc[52]; 	// RH Mínimo x 10
 8002288:	4b13      	ldr	r3, [pc, #76]	; (80022d8 <ESP_messageHandler+0xf28>)
 800228a:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800228e:	4b1a      	ldr	r3, [pc, #104]	; (80022f8 <ESP_messageHandler+0xf48>)
 8002290:	731a      	strb	r2, [r3, #12]
		vAj[13] = textrc[53]; 	// RH Mínimo x 1
 8002292:	4b11      	ldr	r3, [pc, #68]	; (80022d8 <ESP_messageHandler+0xf28>)
 8002294:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8002298:	4b17      	ldr	r3, [pc, #92]	; (80022f8 <ESP_messageHandler+0xf48>)
 800229a:	735a      	strb	r2, [r3, #13]
		vAj[14] = textrc[56]; 	// RH Máximo x 10
 800229c:	4b0e      	ldr	r3, [pc, #56]	; (80022d8 <ESP_messageHandler+0xf28>)
 800229e:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 80022a2:	4b15      	ldr	r3, [pc, #84]	; (80022f8 <ESP_messageHandler+0xf48>)
 80022a4:	739a      	strb	r2, [r3, #14]
		vAj[15] = textrc[57]; 	// RH Máximo x 1
 80022a6:	4b0c      	ldr	r3, [pc, #48]	; (80022d8 <ESP_messageHandler+0xf28>)
 80022a8:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 80022ac:	4b12      	ldr	r3, [pc, #72]	; (80022f8 <ESP_messageHandler+0xf48>)
 80022ae:	73da      	strb	r2, [r3, #15]
	}

	//__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
}
 80022b0:	bf00      	nop
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	20000938 	.word	0x20000938
 80022b8:	20000928 	.word	0x20000928
 80022bc:	2000098c 	.word	0x2000098c
 80022c0:	20000988 	.word	0x20000988
 80022c4:	20000980 	.word	0x20000980
 80022c8:	20000cf4 	.word	0x20000cf4
 80022cc:	200009e0 	.word	0x200009e0
 80022d0:	20000d8c 	.word	0x20000d8c
 80022d4:	08009740 	.word	0x08009740
 80022d8:	200009e8 	.word	0x200009e8
 80022dc:	08009758 	.word	0x08009758
 80022e0:	2000091c 	.word	0x2000091c
 80022e4:	40020800 	.word	0x40020800
 80022e8:	08009770 	.word	0x08009770
 80022ec:	08009788 	.word	0x08009788
 80022f0:	20000958 	.word	0x20000958
 80022f4:	08009798 	.word	0x08009798
 80022f8:	2000095c 	.word	0x2000095c

080022fc <ldr>:


#include <LDR.h>
#include "ESP8266_HAL.h"

void ldr(uint16_t valor){
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	80fb      	strh	r3, [r7, #6]


	if (vIlum[26] == '1'){
 8002306:	4b28      	ldr	r3, [pc, #160]	; (80023a8 <ldr+0xac>)
 8002308:	7e9b      	ldrb	r3, [r3, #26]
 800230a:	2b31      	cmp	r3, #49	; 0x31
 800230c:	d147      	bne.n	800239e <ldr+0xa2>

		if(valor<90) {
 800230e:	88fb      	ldrh	r3, [r7, #6]
 8002310:	2b59      	cmp	r3, #89	; 0x59
 8002312:	d822      	bhi.n	800235a <ldr+0x5e>
			vIlum[23] = 'x';	// Jardín
 8002314:	4b24      	ldr	r3, [pc, #144]	; (80023a8 <ldr+0xac>)
 8002316:	2278      	movs	r2, #120	; 0x78
 8002318:	75da      	strb	r2, [r3, #23]
			vExt[3] = 'x';
 800231a:	4b24      	ldr	r3, [pc, #144]	; (80023ac <ldr+0xb0>)
 800231c:	2278      	movs	r2, #120	; 0x78
 800231e:	70da      	strb	r2, [r3, #3]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, SET);
 8002320:	2201      	movs	r2, #1
 8002322:	2104      	movs	r1, #4
 8002324:	4822      	ldr	r0, [pc, #136]	; (80023b0 <ldr+0xb4>)
 8002326:	f003 fdd3 	bl	8005ed0 <HAL_GPIO_WritePin>
			vIlum[24] = 'x';	// Porche
 800232a:	4b1f      	ldr	r3, [pc, #124]	; (80023a8 <ldr+0xac>)
 800232c:	2278      	movs	r2, #120	; 0x78
 800232e:	761a      	strb	r2, [r3, #24]
			vExt[2] = 'x';
 8002330:	4b1e      	ldr	r3, [pc, #120]	; (80023ac <ldr+0xb0>)
 8002332:	2278      	movs	r2, #120	; 0x78
 8002334:	709a      	strb	r2, [r3, #2]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, SET);
 8002336:	2201      	movs	r2, #1
 8002338:	2110      	movs	r1, #16
 800233a:	481d      	ldr	r0, [pc, #116]	; (80023b0 <ldr+0xb4>)
 800233c:	f003 fdc8 	bl	8005ed0 <HAL_GPIO_WritePin>
			vIlum[25] = 'x';	// Tendedero
 8002340:	4b19      	ldr	r3, [pc, #100]	; (80023a8 <ldr+0xac>)
 8002342:	2278      	movs	r2, #120	; 0x78
 8002344:	765a      	strb	r2, [r3, #25]
			vExt[1] = 'x';
 8002346:	4b19      	ldr	r3, [pc, #100]	; (80023ac <ldr+0xb0>)
 8002348:	2278      	movs	r2, #120	; 0x78
 800234a:	705a      	strb	r2, [r3, #1]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, SET);
 800234c:	2201      	movs	r2, #1
 800234e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002352:	4818      	ldr	r0, [pc, #96]	; (80023b4 <ldr+0xb8>)
 8002354:	f003 fdbc 	bl	8005ed0 <HAL_GPIO_WritePin>
			vIlum[25] = 'x';	// Tendedero
			vExt[1] = 'x';
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, RESET);
		}
	}
}
 8002358:	e021      	b.n	800239e <ldr+0xa2>
			vIlum[23] = 'x';	// Jardín
 800235a:	4b13      	ldr	r3, [pc, #76]	; (80023a8 <ldr+0xac>)
 800235c:	2278      	movs	r2, #120	; 0x78
 800235e:	75da      	strb	r2, [r3, #23]
			vExt[3] = 'x';
 8002360:	4b12      	ldr	r3, [pc, #72]	; (80023ac <ldr+0xb0>)
 8002362:	2278      	movs	r2, #120	; 0x78
 8002364:	70da      	strb	r2, [r3, #3]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, RESET);
 8002366:	2200      	movs	r2, #0
 8002368:	2104      	movs	r1, #4
 800236a:	4811      	ldr	r0, [pc, #68]	; (80023b0 <ldr+0xb4>)
 800236c:	f003 fdb0 	bl	8005ed0 <HAL_GPIO_WritePin>
			vIlum[24] = 'x';	// Porche
 8002370:	4b0d      	ldr	r3, [pc, #52]	; (80023a8 <ldr+0xac>)
 8002372:	2278      	movs	r2, #120	; 0x78
 8002374:	761a      	strb	r2, [r3, #24]
			vExt[2] = 'x';
 8002376:	4b0d      	ldr	r3, [pc, #52]	; (80023ac <ldr+0xb0>)
 8002378:	2278      	movs	r2, #120	; 0x78
 800237a:	709a      	strb	r2, [r3, #2]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, RESET);
 800237c:	2200      	movs	r2, #0
 800237e:	2110      	movs	r1, #16
 8002380:	480b      	ldr	r0, [pc, #44]	; (80023b0 <ldr+0xb4>)
 8002382:	f003 fda5 	bl	8005ed0 <HAL_GPIO_WritePin>
			vIlum[25] = 'x';	// Tendedero
 8002386:	4b08      	ldr	r3, [pc, #32]	; (80023a8 <ldr+0xac>)
 8002388:	2278      	movs	r2, #120	; 0x78
 800238a:	765a      	strb	r2, [r3, #25]
			vExt[1] = 'x';
 800238c:	4b07      	ldr	r3, [pc, #28]	; (80023ac <ldr+0xb0>)
 800238e:	2278      	movs	r2, #120	; 0x78
 8002390:	705a      	strb	r2, [r3, #1]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, RESET);
 8002392:	2200      	movs	r2, #0
 8002394:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002398:	4806      	ldr	r0, [pc, #24]	; (80023b4 <ldr+0xb8>)
 800239a:	f003 fd99 	bl	8005ed0 <HAL_GPIO_WritePin>
}
 800239e:	bf00      	nop
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	20000938 	.word	0x20000938
 80023ac:	20000914 	.word	0x20000914
 80023b0:	40020c00 	.word	0x40020c00
 80023b4:	40020800 	.word	0x40020800

080023b8 <rgb_value>:
 */


#include <LED.h>

int rgb_value(char i, char j, char k){
 80023b8:	b480      	push	{r7}
 80023ba:	b087      	sub	sp, #28
 80023bc:	af00      	add	r7, sp, #0
 80023be:	4603      	mov	r3, r0
 80023c0:	71fb      	strb	r3, [r7, #7]
 80023c2:	460b      	mov	r3, r1
 80023c4:	71bb      	strb	r3, [r7, #6]
 80023c6:	4613      	mov	r3, r2
 80023c8:	717b      	strb	r3, [r7, #5]

	int a, b, c;

	if(i == '0') a = 0;
 80023ca:	79fb      	ldrb	r3, [r7, #7]
 80023cc:	2b30      	cmp	r3, #48	; 0x30
 80023ce:	d102      	bne.n	80023d6 <rgb_value+0x1e>
 80023d0:	2300      	movs	r3, #0
 80023d2:	617b      	str	r3, [r7, #20]
 80023d4:	e00a      	b.n	80023ec <rgb_value+0x34>
	else if(i == '1') a = 100;
 80023d6:	79fb      	ldrb	r3, [r7, #7]
 80023d8:	2b31      	cmp	r3, #49	; 0x31
 80023da:	d102      	bne.n	80023e2 <rgb_value+0x2a>
 80023dc:	2364      	movs	r3, #100	; 0x64
 80023de:	617b      	str	r3, [r7, #20]
 80023e0:	e004      	b.n	80023ec <rgb_value+0x34>
	else if(i == '2') a = 200;
 80023e2:	79fb      	ldrb	r3, [r7, #7]
 80023e4:	2b32      	cmp	r3, #50	; 0x32
 80023e6:	d101      	bne.n	80023ec <rgb_value+0x34>
 80023e8:	23c8      	movs	r3, #200	; 0xc8
 80023ea:	617b      	str	r3, [r7, #20]

	if(j == '0') b = 0;
 80023ec:	79bb      	ldrb	r3, [r7, #6]
 80023ee:	2b30      	cmp	r3, #48	; 0x30
 80023f0:	d102      	bne.n	80023f8 <rgb_value+0x40>
 80023f2:	2300      	movs	r3, #0
 80023f4:	613b      	str	r3, [r7, #16]
 80023f6:	e034      	b.n	8002462 <rgb_value+0xaa>
	else if(j == '1') b = 10;
 80023f8:	79bb      	ldrb	r3, [r7, #6]
 80023fa:	2b31      	cmp	r3, #49	; 0x31
 80023fc:	d102      	bne.n	8002404 <rgb_value+0x4c>
 80023fe:	230a      	movs	r3, #10
 8002400:	613b      	str	r3, [r7, #16]
 8002402:	e02e      	b.n	8002462 <rgb_value+0xaa>
	else if(j == '2') b = 20;
 8002404:	79bb      	ldrb	r3, [r7, #6]
 8002406:	2b32      	cmp	r3, #50	; 0x32
 8002408:	d102      	bne.n	8002410 <rgb_value+0x58>
 800240a:	2314      	movs	r3, #20
 800240c:	613b      	str	r3, [r7, #16]
 800240e:	e028      	b.n	8002462 <rgb_value+0xaa>
	else if(j == '3') b = 30;
 8002410:	79bb      	ldrb	r3, [r7, #6]
 8002412:	2b33      	cmp	r3, #51	; 0x33
 8002414:	d102      	bne.n	800241c <rgb_value+0x64>
 8002416:	231e      	movs	r3, #30
 8002418:	613b      	str	r3, [r7, #16]
 800241a:	e022      	b.n	8002462 <rgb_value+0xaa>
	else if(j == '4') b = 40;
 800241c:	79bb      	ldrb	r3, [r7, #6]
 800241e:	2b34      	cmp	r3, #52	; 0x34
 8002420:	d102      	bne.n	8002428 <rgb_value+0x70>
 8002422:	2328      	movs	r3, #40	; 0x28
 8002424:	613b      	str	r3, [r7, #16]
 8002426:	e01c      	b.n	8002462 <rgb_value+0xaa>
	else if(j == '5') b = 50;
 8002428:	79bb      	ldrb	r3, [r7, #6]
 800242a:	2b35      	cmp	r3, #53	; 0x35
 800242c:	d102      	bne.n	8002434 <rgb_value+0x7c>
 800242e:	2332      	movs	r3, #50	; 0x32
 8002430:	613b      	str	r3, [r7, #16]
 8002432:	e016      	b.n	8002462 <rgb_value+0xaa>
	else if(j == '6') b = 60;
 8002434:	79bb      	ldrb	r3, [r7, #6]
 8002436:	2b36      	cmp	r3, #54	; 0x36
 8002438:	d102      	bne.n	8002440 <rgb_value+0x88>
 800243a:	233c      	movs	r3, #60	; 0x3c
 800243c:	613b      	str	r3, [r7, #16]
 800243e:	e010      	b.n	8002462 <rgb_value+0xaa>
	else if(j == '7') b = 70;
 8002440:	79bb      	ldrb	r3, [r7, #6]
 8002442:	2b37      	cmp	r3, #55	; 0x37
 8002444:	d102      	bne.n	800244c <rgb_value+0x94>
 8002446:	2346      	movs	r3, #70	; 0x46
 8002448:	613b      	str	r3, [r7, #16]
 800244a:	e00a      	b.n	8002462 <rgb_value+0xaa>
	else if(j == '8') b = 80;
 800244c:	79bb      	ldrb	r3, [r7, #6]
 800244e:	2b38      	cmp	r3, #56	; 0x38
 8002450:	d102      	bne.n	8002458 <rgb_value+0xa0>
 8002452:	2350      	movs	r3, #80	; 0x50
 8002454:	613b      	str	r3, [r7, #16]
 8002456:	e004      	b.n	8002462 <rgb_value+0xaa>
	else if(j == '9') b = 90;
 8002458:	79bb      	ldrb	r3, [r7, #6]
 800245a:	2b39      	cmp	r3, #57	; 0x39
 800245c:	d101      	bne.n	8002462 <rgb_value+0xaa>
 800245e:	235a      	movs	r3, #90	; 0x5a
 8002460:	613b      	str	r3, [r7, #16]

	if(k == '0') c = 0;
 8002462:	797b      	ldrb	r3, [r7, #5]
 8002464:	2b30      	cmp	r3, #48	; 0x30
 8002466:	d102      	bne.n	800246e <rgb_value+0xb6>
 8002468:	2300      	movs	r3, #0
 800246a:	60fb      	str	r3, [r7, #12]
 800246c:	e034      	b.n	80024d8 <rgb_value+0x120>
	else if(k == '1') c = 1;
 800246e:	797b      	ldrb	r3, [r7, #5]
 8002470:	2b31      	cmp	r3, #49	; 0x31
 8002472:	d102      	bne.n	800247a <rgb_value+0xc2>
 8002474:	2301      	movs	r3, #1
 8002476:	60fb      	str	r3, [r7, #12]
 8002478:	e02e      	b.n	80024d8 <rgb_value+0x120>
	else if(k == '2') c = 2;
 800247a:	797b      	ldrb	r3, [r7, #5]
 800247c:	2b32      	cmp	r3, #50	; 0x32
 800247e:	d102      	bne.n	8002486 <rgb_value+0xce>
 8002480:	2302      	movs	r3, #2
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	e028      	b.n	80024d8 <rgb_value+0x120>
	else if(k == '3') c = 3;
 8002486:	797b      	ldrb	r3, [r7, #5]
 8002488:	2b33      	cmp	r3, #51	; 0x33
 800248a:	d102      	bne.n	8002492 <rgb_value+0xda>
 800248c:	2303      	movs	r3, #3
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	e022      	b.n	80024d8 <rgb_value+0x120>
	else if(k == '4') c = 4;
 8002492:	797b      	ldrb	r3, [r7, #5]
 8002494:	2b34      	cmp	r3, #52	; 0x34
 8002496:	d102      	bne.n	800249e <rgb_value+0xe6>
 8002498:	2304      	movs	r3, #4
 800249a:	60fb      	str	r3, [r7, #12]
 800249c:	e01c      	b.n	80024d8 <rgb_value+0x120>
	else if(k == '5') c = 5;
 800249e:	797b      	ldrb	r3, [r7, #5]
 80024a0:	2b35      	cmp	r3, #53	; 0x35
 80024a2:	d102      	bne.n	80024aa <rgb_value+0xf2>
 80024a4:	2305      	movs	r3, #5
 80024a6:	60fb      	str	r3, [r7, #12]
 80024a8:	e016      	b.n	80024d8 <rgb_value+0x120>
	else if(k == '6') c = 6;
 80024aa:	797b      	ldrb	r3, [r7, #5]
 80024ac:	2b36      	cmp	r3, #54	; 0x36
 80024ae:	d102      	bne.n	80024b6 <rgb_value+0xfe>
 80024b0:	2306      	movs	r3, #6
 80024b2:	60fb      	str	r3, [r7, #12]
 80024b4:	e010      	b.n	80024d8 <rgb_value+0x120>
	else if(k == '7') c = 7;
 80024b6:	797b      	ldrb	r3, [r7, #5]
 80024b8:	2b37      	cmp	r3, #55	; 0x37
 80024ba:	d102      	bne.n	80024c2 <rgb_value+0x10a>
 80024bc:	2307      	movs	r3, #7
 80024be:	60fb      	str	r3, [r7, #12]
 80024c0:	e00a      	b.n	80024d8 <rgb_value+0x120>
	else if(k == '8') c = 8;
 80024c2:	797b      	ldrb	r3, [r7, #5]
 80024c4:	2b38      	cmp	r3, #56	; 0x38
 80024c6:	d102      	bne.n	80024ce <rgb_value+0x116>
 80024c8:	2308      	movs	r3, #8
 80024ca:	60fb      	str	r3, [r7, #12]
 80024cc:	e004      	b.n	80024d8 <rgb_value+0x120>
	else if(k == '9') c = 9;
 80024ce:	797b      	ldrb	r3, [r7, #5]
 80024d0:	2b39      	cmp	r3, #57	; 0x39
 80024d2:	d101      	bne.n	80024d8 <rgb_value+0x120>
 80024d4:	2309      	movs	r3, #9
 80024d6:	60fb      	str	r3, [r7, #12]

	return a+b+c;
 80024d8:	697a      	ldr	r2, [r7, #20]
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	441a      	add	r2, r3
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	4413      	add	r3, r2
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	371c      	adds	r7, #28
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr
	...

080024f0 <readLector>:

extern UART_HandleTypeDef huart3;
extern UART_HandleTypeDef huart6;


int readLector(){
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b08a      	sub	sp, #40	; 0x28
 80024f4:	af00      	add	r7, sp, #0

	  char vehicle[16] = "";
 80024f6:	2300      	movs	r3, #0
 80024f8:	60bb      	str	r3, [r7, #8]
 80024fa:	f107 030c 	add.w	r3, r7, #12
 80024fe:	2200      	movs	r2, #0
 8002500:	601a      	str	r2, [r3, #0]
 8002502:	605a      	str	r2, [r3, #4]
 8002504:	609a      	str	r2, [r3, #8]

	  char coche[3] = "247";
 8002506:	4a36      	ldr	r2, [pc, #216]	; (80025e0 <readLector+0xf0>)
 8002508:	1d3b      	adds	r3, r7, #4
 800250a:	6812      	ldr	r2, [r2, #0]
 800250c:	4611      	mov	r1, r2
 800250e:	8019      	strh	r1, [r3, #0]
 8002510:	3302      	adds	r3, #2
 8002512:	0c12      	lsrs	r2, r2, #16
 8002514:	701a      	strb	r2, [r3, #0]
	  char moto[3] = "355";
 8002516:	4a33      	ldr	r2, [pc, #204]	; (80025e4 <readLector+0xf4>)
 8002518:	463b      	mov	r3, r7
 800251a:	6812      	ldr	r2, [r2, #0]
 800251c:	4611      	mov	r1, r2
 800251e:	8019      	strh	r1, [r3, #0]
 8002520:	3302      	adds	r3, #2
 8002522:	0c12      	lsrs	r2, r2, #16
 8002524:	701a      	strb	r2, [r3, #0]

	  int familia = 0;
 8002526:	2300      	movs	r3, #0
 8002528:	627b      	str	r3, [r7, #36]	; 0x24

	  for(int i=0; i<16; i++) vehicle[i] = '_';
 800252a:	2300      	movs	r3, #0
 800252c:	623b      	str	r3, [r7, #32]
 800252e:	e008      	b.n	8002542 <readLector+0x52>
 8002530:	f107 0208 	add.w	r2, r7, #8
 8002534:	6a3b      	ldr	r3, [r7, #32]
 8002536:	4413      	add	r3, r2
 8002538:	225f      	movs	r2, #95	; 0x5f
 800253a:	701a      	strb	r2, [r3, #0]
 800253c:	6a3b      	ldr	r3, [r7, #32]
 800253e:	3301      	adds	r3, #1
 8002540:	623b      	str	r3, [r7, #32]
 8002542:	6a3b      	ldr	r3, [r7, #32]
 8002544:	2b0f      	cmp	r3, #15
 8002546:	ddf3      	ble.n	8002530 <readLector+0x40>

	  HAL_UART_Receive(&huart3, (uint8_t *) vehicle, 16, 100);
 8002548:	f107 0108 	add.w	r1, r7, #8
 800254c:	2364      	movs	r3, #100	; 0x64
 800254e:	2210      	movs	r2, #16
 8002550:	4825      	ldr	r0, [pc, #148]	; (80025e8 <readLector+0xf8>)
 8002552:	f005 f984 	bl	800785e <HAL_UART_Receive>

	  if (vehicle[15] == '_') return 2;
 8002556:	7dfb      	ldrb	r3, [r7, #23]
 8002558:	2b5f      	cmp	r3, #95	; 0x5f
 800255a:	d101      	bne.n	8002560 <readLector+0x70>
 800255c:	2302      	movs	r3, #2
 800255e:	e03b      	b.n	80025d8 <readLector+0xe8>

	  else {
		  for(int i = 0; i<3; i++){
 8002560:	2300      	movs	r3, #0
 8002562:	61fb      	str	r3, [r7, #28]
 8002564:	e015      	b.n	8002592 <readLector+0xa2>
			  familia = 1;
 8002566:	2301      	movs	r3, #1
 8002568:	627b      	str	r3, [r7, #36]	; 0x24
			  if(vehicle[i+13] != coche[i]){
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	330d      	adds	r3, #13
 800256e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002572:	4413      	add	r3, r2
 8002574:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 8002578:	1d39      	adds	r1, r7, #4
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	440b      	add	r3, r1
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	429a      	cmp	r2, r3
 8002582:	d003      	beq.n	800258c <readLector+0x9c>
				  familia = 0;
 8002584:	2300      	movs	r3, #0
 8002586:	627b      	str	r3, [r7, #36]	; 0x24
				  i = 2;
 8002588:	2302      	movs	r3, #2
 800258a:	61fb      	str	r3, [r7, #28]
		  for(int i = 0; i<3; i++){
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	3301      	adds	r3, #1
 8002590:	61fb      	str	r3, [r7, #28]
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	2b02      	cmp	r3, #2
 8002596:	dde6      	ble.n	8002566 <readLector+0x76>
			  }
		  }

		  if(!familia){
 8002598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259a:	2b00      	cmp	r3, #0
 800259c:	d11b      	bne.n	80025d6 <readLector+0xe6>
			  for(int i = 0; i<3; i++){
 800259e:	2300      	movs	r3, #0
 80025a0:	61bb      	str	r3, [r7, #24]
 80025a2:	e015      	b.n	80025d0 <readLector+0xe0>
				  familia = 1;
 80025a4:	2301      	movs	r3, #1
 80025a6:	627b      	str	r3, [r7, #36]	; 0x24
				  if(vehicle[13+i] != moto[i]){
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	330d      	adds	r3, #13
 80025ac:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80025b0:	4413      	add	r3, r2
 80025b2:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 80025b6:	4639      	mov	r1, r7
 80025b8:	69bb      	ldr	r3, [r7, #24]
 80025ba:	440b      	add	r3, r1
 80025bc:	781b      	ldrb	r3, [r3, #0]
 80025be:	429a      	cmp	r2, r3
 80025c0:	d003      	beq.n	80025ca <readLector+0xda>
					  familia = 0;
 80025c2:	2300      	movs	r3, #0
 80025c4:	627b      	str	r3, [r7, #36]	; 0x24
					  i = 2;
 80025c6:	2302      	movs	r3, #2
 80025c8:	61bb      	str	r3, [r7, #24]
			  for(int i = 0; i<3; i++){
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	3301      	adds	r3, #1
 80025ce:	61bb      	str	r3, [r7, #24]
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	dde6      	ble.n	80025a4 <readLector+0xb4>
				  }
			  }
		  }
	  }

	  return familia;
 80025d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3728      	adds	r7, #40	; 0x28
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	080097a4 	.word	0x080097a4
 80025e4:	080097a8 	.word	0x080097a8
 80025e8:	20000af8 	.word	0x20000af8

080025ec <rh_value>:
 */


#include <RH.h>

int rh_value(char i, char j){
 80025ec:	b480      	push	{r7}
 80025ee:	b085      	sub	sp, #20
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	460a      	mov	r2, r1
 80025f6:	71fb      	strb	r3, [r7, #7]
 80025f8:	4613      	mov	r3, r2
 80025fa:	71bb      	strb	r3, [r7, #6]

	int a, b;

	if(i == '0') a = 0;
 80025fc:	79fb      	ldrb	r3, [r7, #7]
 80025fe:	2b30      	cmp	r3, #48	; 0x30
 8002600:	d102      	bne.n	8002608 <rh_value+0x1c>
 8002602:	2300      	movs	r3, #0
 8002604:	60fb      	str	r3, [r7, #12]
 8002606:	e034      	b.n	8002672 <rh_value+0x86>
	else if(i == '1') a = 10;
 8002608:	79fb      	ldrb	r3, [r7, #7]
 800260a:	2b31      	cmp	r3, #49	; 0x31
 800260c:	d102      	bne.n	8002614 <rh_value+0x28>
 800260e:	230a      	movs	r3, #10
 8002610:	60fb      	str	r3, [r7, #12]
 8002612:	e02e      	b.n	8002672 <rh_value+0x86>
	else if(i == '2') a = 20;
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	2b32      	cmp	r3, #50	; 0x32
 8002618:	d102      	bne.n	8002620 <rh_value+0x34>
 800261a:	2314      	movs	r3, #20
 800261c:	60fb      	str	r3, [r7, #12]
 800261e:	e028      	b.n	8002672 <rh_value+0x86>
	else if(i == '3') a = 30;
 8002620:	79fb      	ldrb	r3, [r7, #7]
 8002622:	2b33      	cmp	r3, #51	; 0x33
 8002624:	d102      	bne.n	800262c <rh_value+0x40>
 8002626:	231e      	movs	r3, #30
 8002628:	60fb      	str	r3, [r7, #12]
 800262a:	e022      	b.n	8002672 <rh_value+0x86>
	else if(i == '4') a = 40;
 800262c:	79fb      	ldrb	r3, [r7, #7]
 800262e:	2b34      	cmp	r3, #52	; 0x34
 8002630:	d102      	bne.n	8002638 <rh_value+0x4c>
 8002632:	2328      	movs	r3, #40	; 0x28
 8002634:	60fb      	str	r3, [r7, #12]
 8002636:	e01c      	b.n	8002672 <rh_value+0x86>
	else if(i == '5') a = 50;
 8002638:	79fb      	ldrb	r3, [r7, #7]
 800263a:	2b35      	cmp	r3, #53	; 0x35
 800263c:	d102      	bne.n	8002644 <rh_value+0x58>
 800263e:	2332      	movs	r3, #50	; 0x32
 8002640:	60fb      	str	r3, [r7, #12]
 8002642:	e016      	b.n	8002672 <rh_value+0x86>
	else if(i == '6') a = 60;
 8002644:	79fb      	ldrb	r3, [r7, #7]
 8002646:	2b36      	cmp	r3, #54	; 0x36
 8002648:	d102      	bne.n	8002650 <rh_value+0x64>
 800264a:	233c      	movs	r3, #60	; 0x3c
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	e010      	b.n	8002672 <rh_value+0x86>
	else if(i == '7') a = 70;
 8002650:	79fb      	ldrb	r3, [r7, #7]
 8002652:	2b37      	cmp	r3, #55	; 0x37
 8002654:	d102      	bne.n	800265c <rh_value+0x70>
 8002656:	2346      	movs	r3, #70	; 0x46
 8002658:	60fb      	str	r3, [r7, #12]
 800265a:	e00a      	b.n	8002672 <rh_value+0x86>
	else if(i == '8') a = 80;
 800265c:	79fb      	ldrb	r3, [r7, #7]
 800265e:	2b38      	cmp	r3, #56	; 0x38
 8002660:	d102      	bne.n	8002668 <rh_value+0x7c>
 8002662:	2350      	movs	r3, #80	; 0x50
 8002664:	60fb      	str	r3, [r7, #12]
 8002666:	e004      	b.n	8002672 <rh_value+0x86>
	else if(i == '9') a = 90;
 8002668:	79fb      	ldrb	r3, [r7, #7]
 800266a:	2b39      	cmp	r3, #57	; 0x39
 800266c:	d101      	bne.n	8002672 <rh_value+0x86>
 800266e:	235a      	movs	r3, #90	; 0x5a
 8002670:	60fb      	str	r3, [r7, #12]


	if(j == '0') b = 0;
 8002672:	79bb      	ldrb	r3, [r7, #6]
 8002674:	2b30      	cmp	r3, #48	; 0x30
 8002676:	d102      	bne.n	800267e <rh_value+0x92>
 8002678:	2300      	movs	r3, #0
 800267a:	60bb      	str	r3, [r7, #8]
 800267c:	e034      	b.n	80026e8 <rh_value+0xfc>
	else if(j == '1') b = 1;
 800267e:	79bb      	ldrb	r3, [r7, #6]
 8002680:	2b31      	cmp	r3, #49	; 0x31
 8002682:	d102      	bne.n	800268a <rh_value+0x9e>
 8002684:	2301      	movs	r3, #1
 8002686:	60bb      	str	r3, [r7, #8]
 8002688:	e02e      	b.n	80026e8 <rh_value+0xfc>
	else if(j == '2') b = 2;
 800268a:	79bb      	ldrb	r3, [r7, #6]
 800268c:	2b32      	cmp	r3, #50	; 0x32
 800268e:	d102      	bne.n	8002696 <rh_value+0xaa>
 8002690:	2302      	movs	r3, #2
 8002692:	60bb      	str	r3, [r7, #8]
 8002694:	e028      	b.n	80026e8 <rh_value+0xfc>
	else if(j == '3') b = 3;
 8002696:	79bb      	ldrb	r3, [r7, #6]
 8002698:	2b33      	cmp	r3, #51	; 0x33
 800269a:	d102      	bne.n	80026a2 <rh_value+0xb6>
 800269c:	2303      	movs	r3, #3
 800269e:	60bb      	str	r3, [r7, #8]
 80026a0:	e022      	b.n	80026e8 <rh_value+0xfc>
	else if(j == '4') b = 4;
 80026a2:	79bb      	ldrb	r3, [r7, #6]
 80026a4:	2b34      	cmp	r3, #52	; 0x34
 80026a6:	d102      	bne.n	80026ae <rh_value+0xc2>
 80026a8:	2304      	movs	r3, #4
 80026aa:	60bb      	str	r3, [r7, #8]
 80026ac:	e01c      	b.n	80026e8 <rh_value+0xfc>
	else if(j == '5') b = 5;
 80026ae:	79bb      	ldrb	r3, [r7, #6]
 80026b0:	2b35      	cmp	r3, #53	; 0x35
 80026b2:	d102      	bne.n	80026ba <rh_value+0xce>
 80026b4:	2305      	movs	r3, #5
 80026b6:	60bb      	str	r3, [r7, #8]
 80026b8:	e016      	b.n	80026e8 <rh_value+0xfc>
	else if(j == '6') b = 6;
 80026ba:	79bb      	ldrb	r3, [r7, #6]
 80026bc:	2b36      	cmp	r3, #54	; 0x36
 80026be:	d102      	bne.n	80026c6 <rh_value+0xda>
 80026c0:	2306      	movs	r3, #6
 80026c2:	60bb      	str	r3, [r7, #8]
 80026c4:	e010      	b.n	80026e8 <rh_value+0xfc>
	else if(j == '7') b = 7;
 80026c6:	79bb      	ldrb	r3, [r7, #6]
 80026c8:	2b37      	cmp	r3, #55	; 0x37
 80026ca:	d102      	bne.n	80026d2 <rh_value+0xe6>
 80026cc:	2307      	movs	r3, #7
 80026ce:	60bb      	str	r3, [r7, #8]
 80026d0:	e00a      	b.n	80026e8 <rh_value+0xfc>
	else if(j == '8') b = 8;
 80026d2:	79bb      	ldrb	r3, [r7, #6]
 80026d4:	2b38      	cmp	r3, #56	; 0x38
 80026d6:	d102      	bne.n	80026de <rh_value+0xf2>
 80026d8:	2308      	movs	r3, #8
 80026da:	60bb      	str	r3, [r7, #8]
 80026dc:	e004      	b.n	80026e8 <rh_value+0xfc>
	else if(j == '9') b = 9;
 80026de:	79bb      	ldrb	r3, [r7, #6]
 80026e0:	2b39      	cmp	r3, #57	; 0x39
 80026e2:	d101      	bne.n	80026e8 <rh_value+0xfc>
 80026e4:	2309      	movs	r3, #9
 80026e6:	60bb      	str	r3, [r7, #8]

	return a+b;
 80026e8:	68fa      	ldr	r2, [r7, #12]
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	4413      	add	r3, r2
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3714      	adds	r7, #20
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
	...

080026fc <actParcelaRFID>:

extern TIM_HandleTypeDef htim2;
extern UART_HandleTypeDef huart6;


void actParcelaRFID(){
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0

	while(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_6) == 1) __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 91); // Abrir S_Parcela
 8002700:	e003      	b.n	800270a <actParcelaRFID+0xe>
 8002702:	4b1a      	ldr	r3, [pc, #104]	; (800276c <actParcelaRFID+0x70>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	225b      	movs	r2, #91	; 0x5b
 8002708:	635a      	str	r2, [r3, #52]	; 0x34
 800270a:	2140      	movs	r1, #64	; 0x40
 800270c:	4818      	ldr	r0, [pc, #96]	; (8002770 <actParcelaRFID+0x74>)
 800270e:	f003 fbc7 	bl	8005ea0 <HAL_GPIO_ReadPin>
 8002712:	4603      	mov	r3, r0
 8002714:	2b01      	cmp	r3, #1
 8002716:	d0f4      	beq.n	8002702 <actParcelaRFID+0x6>

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 89); // Rebote
 8002718:	4b14      	ldr	r3, [pc, #80]	; (800276c <actParcelaRFID+0x70>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2259      	movs	r2, #89	; 0x59
 800271e:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(1000);
 8002720:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002724:	f002 fc8c 	bl	8005040 <HAL_Delay>
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 90); // Parar S_Parcela
 8002728:	4b10      	ldr	r3, [pc, #64]	; (800276c <actParcelaRFID+0x70>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	225a      	movs	r2, #90	; 0x5a
 800272e:	635a      	str	r2, [r3, #52]	; 0x34

	HAL_Delay(5000);
 8002730:	f241 3088 	movw	r0, #5000	; 0x1388
 8002734:	f002 fc84 	bl	8005040 <HAL_Delay>

	while(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_6) == 1) __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 89); // Cerrar S_Parcela
 8002738:	e003      	b.n	8002742 <actParcelaRFID+0x46>
 800273a:	4b0c      	ldr	r3, [pc, #48]	; (800276c <actParcelaRFID+0x70>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2259      	movs	r2, #89	; 0x59
 8002740:	635a      	str	r2, [r3, #52]	; 0x34
 8002742:	2140      	movs	r1, #64	; 0x40
 8002744:	480a      	ldr	r0, [pc, #40]	; (8002770 <actParcelaRFID+0x74>)
 8002746:	f003 fbab 	bl	8005ea0 <HAL_GPIO_ReadPin>
 800274a:	4603      	mov	r3, r0
 800274c:	2b01      	cmp	r3, #1
 800274e:	d0f4      	beq.n	800273a <actParcelaRFID+0x3e>

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 91); // Rebote
 8002750:	4b06      	ldr	r3, [pc, #24]	; (800276c <actParcelaRFID+0x70>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	225b      	movs	r2, #91	; 0x5b
 8002756:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(1000);
 8002758:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800275c:	f002 fc70 	bl	8005040 <HAL_Delay>
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 90); // Parar S_Parcela
 8002760:	4b02      	ldr	r3, [pc, #8]	; (800276c <actParcelaRFID+0x70>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	225a      	movs	r2, #90	; 0x5a
 8002766:	635a      	str	r2, [r3, #52]	; 0x34

}
 8002768:	bf00      	nop
 800276a:	bd80      	pop	{r7, pc}
 800276c:	20000dd0 	.word	0x20000dd0
 8002770:	40021000 	.word	0x40021000

08002774 <temp_value>:
 */


#include <Temperatura.h>

float temp_value(char i, char j, char k){
 8002774:	b480      	push	{r7}
 8002776:	b087      	sub	sp, #28
 8002778:	af00      	add	r7, sp, #0
 800277a:	4603      	mov	r3, r0
 800277c:	71fb      	strb	r3, [r7, #7]
 800277e:	460b      	mov	r3, r1
 8002780:	71bb      	strb	r3, [r7, #6]
 8002782:	4613      	mov	r3, r2
 8002784:	717b      	strb	r3, [r7, #5]

	float a, b, c;

	if(i == '0') a = 0;
 8002786:	79fb      	ldrb	r3, [r7, #7]
 8002788:	2b30      	cmp	r3, #48	; 0x30
 800278a:	d103      	bne.n	8002794 <temp_value+0x20>
 800278c:	f04f 0300 	mov.w	r3, #0
 8002790:	617b      	str	r3, [r7, #20]
 8002792:	e034      	b.n	80027fe <temp_value+0x8a>
	else if(i == '1') a = 10;
 8002794:	79fb      	ldrb	r3, [r7, #7]
 8002796:	2b31      	cmp	r3, #49	; 0x31
 8002798:	d102      	bne.n	80027a0 <temp_value+0x2c>
 800279a:	4b60      	ldr	r3, [pc, #384]	; (800291c <temp_value+0x1a8>)
 800279c:	617b      	str	r3, [r7, #20]
 800279e:	e02e      	b.n	80027fe <temp_value+0x8a>
	else if(i == '2') a = 20;
 80027a0:	79fb      	ldrb	r3, [r7, #7]
 80027a2:	2b32      	cmp	r3, #50	; 0x32
 80027a4:	d102      	bne.n	80027ac <temp_value+0x38>
 80027a6:	4b5e      	ldr	r3, [pc, #376]	; (8002920 <temp_value+0x1ac>)
 80027a8:	617b      	str	r3, [r7, #20]
 80027aa:	e028      	b.n	80027fe <temp_value+0x8a>
	else if(i == '3') a = 30;
 80027ac:	79fb      	ldrb	r3, [r7, #7]
 80027ae:	2b33      	cmp	r3, #51	; 0x33
 80027b0:	d102      	bne.n	80027b8 <temp_value+0x44>
 80027b2:	4b5c      	ldr	r3, [pc, #368]	; (8002924 <temp_value+0x1b0>)
 80027b4:	617b      	str	r3, [r7, #20]
 80027b6:	e022      	b.n	80027fe <temp_value+0x8a>
	else if(i == '4') a = 40;
 80027b8:	79fb      	ldrb	r3, [r7, #7]
 80027ba:	2b34      	cmp	r3, #52	; 0x34
 80027bc:	d102      	bne.n	80027c4 <temp_value+0x50>
 80027be:	4b5a      	ldr	r3, [pc, #360]	; (8002928 <temp_value+0x1b4>)
 80027c0:	617b      	str	r3, [r7, #20]
 80027c2:	e01c      	b.n	80027fe <temp_value+0x8a>
	else if(i == '5') a = 50;
 80027c4:	79fb      	ldrb	r3, [r7, #7]
 80027c6:	2b35      	cmp	r3, #53	; 0x35
 80027c8:	d102      	bne.n	80027d0 <temp_value+0x5c>
 80027ca:	4b58      	ldr	r3, [pc, #352]	; (800292c <temp_value+0x1b8>)
 80027cc:	617b      	str	r3, [r7, #20]
 80027ce:	e016      	b.n	80027fe <temp_value+0x8a>
	else if(i == '6') a = 60;
 80027d0:	79fb      	ldrb	r3, [r7, #7]
 80027d2:	2b36      	cmp	r3, #54	; 0x36
 80027d4:	d102      	bne.n	80027dc <temp_value+0x68>
 80027d6:	4b56      	ldr	r3, [pc, #344]	; (8002930 <temp_value+0x1bc>)
 80027d8:	617b      	str	r3, [r7, #20]
 80027da:	e010      	b.n	80027fe <temp_value+0x8a>
	else if(i == '7') a = 70;
 80027dc:	79fb      	ldrb	r3, [r7, #7]
 80027de:	2b37      	cmp	r3, #55	; 0x37
 80027e0:	d102      	bne.n	80027e8 <temp_value+0x74>
 80027e2:	4b54      	ldr	r3, [pc, #336]	; (8002934 <temp_value+0x1c0>)
 80027e4:	617b      	str	r3, [r7, #20]
 80027e6:	e00a      	b.n	80027fe <temp_value+0x8a>
	else if(i == '8') a = 80;
 80027e8:	79fb      	ldrb	r3, [r7, #7]
 80027ea:	2b38      	cmp	r3, #56	; 0x38
 80027ec:	d102      	bne.n	80027f4 <temp_value+0x80>
 80027ee:	4b52      	ldr	r3, [pc, #328]	; (8002938 <temp_value+0x1c4>)
 80027f0:	617b      	str	r3, [r7, #20]
 80027f2:	e004      	b.n	80027fe <temp_value+0x8a>
	else if(i == '9') a = 90;
 80027f4:	79fb      	ldrb	r3, [r7, #7]
 80027f6:	2b39      	cmp	r3, #57	; 0x39
 80027f8:	d101      	bne.n	80027fe <temp_value+0x8a>
 80027fa:	4b50      	ldr	r3, [pc, #320]	; (800293c <temp_value+0x1c8>)
 80027fc:	617b      	str	r3, [r7, #20]


	if(j == '0') b = 0;
 80027fe:	79bb      	ldrb	r3, [r7, #6]
 8002800:	2b30      	cmp	r3, #48	; 0x30
 8002802:	d103      	bne.n	800280c <temp_value+0x98>
 8002804:	f04f 0300 	mov.w	r3, #0
 8002808:	613b      	str	r3, [r7, #16]
 800280a:	e038      	b.n	800287e <temp_value+0x10a>
	else if(j == '1') b = 1;
 800280c:	79bb      	ldrb	r3, [r7, #6]
 800280e:	2b31      	cmp	r3, #49	; 0x31
 8002810:	d103      	bne.n	800281a <temp_value+0xa6>
 8002812:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002816:	613b      	str	r3, [r7, #16]
 8002818:	e031      	b.n	800287e <temp_value+0x10a>
	else if(j == '2') b = 2;
 800281a:	79bb      	ldrb	r3, [r7, #6]
 800281c:	2b32      	cmp	r3, #50	; 0x32
 800281e:	d103      	bne.n	8002828 <temp_value+0xb4>
 8002820:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002824:	613b      	str	r3, [r7, #16]
 8002826:	e02a      	b.n	800287e <temp_value+0x10a>
	else if(j == '3') b = 3;
 8002828:	79bb      	ldrb	r3, [r7, #6]
 800282a:	2b33      	cmp	r3, #51	; 0x33
 800282c:	d102      	bne.n	8002834 <temp_value+0xc0>
 800282e:	4b44      	ldr	r3, [pc, #272]	; (8002940 <temp_value+0x1cc>)
 8002830:	613b      	str	r3, [r7, #16]
 8002832:	e024      	b.n	800287e <temp_value+0x10a>
	else if(j == '4') b = 4;
 8002834:	79bb      	ldrb	r3, [r7, #6]
 8002836:	2b34      	cmp	r3, #52	; 0x34
 8002838:	d103      	bne.n	8002842 <temp_value+0xce>
 800283a:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 800283e:	613b      	str	r3, [r7, #16]
 8002840:	e01d      	b.n	800287e <temp_value+0x10a>
	else if(j == '5') b = 5;
 8002842:	79bb      	ldrb	r3, [r7, #6]
 8002844:	2b35      	cmp	r3, #53	; 0x35
 8002846:	d102      	bne.n	800284e <temp_value+0xda>
 8002848:	4b3e      	ldr	r3, [pc, #248]	; (8002944 <temp_value+0x1d0>)
 800284a:	613b      	str	r3, [r7, #16]
 800284c:	e017      	b.n	800287e <temp_value+0x10a>
	else if(j == '6') b = 6;
 800284e:	79bb      	ldrb	r3, [r7, #6]
 8002850:	2b36      	cmp	r3, #54	; 0x36
 8002852:	d102      	bne.n	800285a <temp_value+0xe6>
 8002854:	4b3c      	ldr	r3, [pc, #240]	; (8002948 <temp_value+0x1d4>)
 8002856:	613b      	str	r3, [r7, #16]
 8002858:	e011      	b.n	800287e <temp_value+0x10a>
	else if(j == '7') b = 7;
 800285a:	79bb      	ldrb	r3, [r7, #6]
 800285c:	2b37      	cmp	r3, #55	; 0x37
 800285e:	d102      	bne.n	8002866 <temp_value+0xf2>
 8002860:	4b3a      	ldr	r3, [pc, #232]	; (800294c <temp_value+0x1d8>)
 8002862:	613b      	str	r3, [r7, #16]
 8002864:	e00b      	b.n	800287e <temp_value+0x10a>
	else if(j == '8') b = 8;
 8002866:	79bb      	ldrb	r3, [r7, #6]
 8002868:	2b38      	cmp	r3, #56	; 0x38
 800286a:	d103      	bne.n	8002874 <temp_value+0x100>
 800286c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8002870:	613b      	str	r3, [r7, #16]
 8002872:	e004      	b.n	800287e <temp_value+0x10a>
	else if(j == '9') b = 9;
 8002874:	79bb      	ldrb	r3, [r7, #6]
 8002876:	2b39      	cmp	r3, #57	; 0x39
 8002878:	d101      	bne.n	800287e <temp_value+0x10a>
 800287a:	4b35      	ldr	r3, [pc, #212]	; (8002950 <temp_value+0x1dc>)
 800287c:	613b      	str	r3, [r7, #16]

	if(k == '0') c = 0;
 800287e:	797b      	ldrb	r3, [r7, #5]
 8002880:	2b30      	cmp	r3, #48	; 0x30
 8002882:	d103      	bne.n	800288c <temp_value+0x118>
 8002884:	f04f 0300 	mov.w	r3, #0
 8002888:	60fb      	str	r3, [r7, #12]
 800288a:	e035      	b.n	80028f8 <temp_value+0x184>
	else if(k == '1') c = 0.1;
 800288c:	797b      	ldrb	r3, [r7, #5]
 800288e:	2b31      	cmp	r3, #49	; 0x31
 8002890:	d102      	bne.n	8002898 <temp_value+0x124>
 8002892:	4b30      	ldr	r3, [pc, #192]	; (8002954 <temp_value+0x1e0>)
 8002894:	60fb      	str	r3, [r7, #12]
 8002896:	e02f      	b.n	80028f8 <temp_value+0x184>
	else if(k == '2') c = 0.2;
 8002898:	797b      	ldrb	r3, [r7, #5]
 800289a:	2b32      	cmp	r3, #50	; 0x32
 800289c:	d102      	bne.n	80028a4 <temp_value+0x130>
 800289e:	4b2e      	ldr	r3, [pc, #184]	; (8002958 <temp_value+0x1e4>)
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	e029      	b.n	80028f8 <temp_value+0x184>
	else if(k == '3') c = 0.3;
 80028a4:	797b      	ldrb	r3, [r7, #5]
 80028a6:	2b33      	cmp	r3, #51	; 0x33
 80028a8:	d102      	bne.n	80028b0 <temp_value+0x13c>
 80028aa:	4b2c      	ldr	r3, [pc, #176]	; (800295c <temp_value+0x1e8>)
 80028ac:	60fb      	str	r3, [r7, #12]
 80028ae:	e023      	b.n	80028f8 <temp_value+0x184>
	else if(k == '4') c = 0.4;
 80028b0:	797b      	ldrb	r3, [r7, #5]
 80028b2:	2b34      	cmp	r3, #52	; 0x34
 80028b4:	d102      	bne.n	80028bc <temp_value+0x148>
 80028b6:	4b2a      	ldr	r3, [pc, #168]	; (8002960 <temp_value+0x1ec>)
 80028b8:	60fb      	str	r3, [r7, #12]
 80028ba:	e01d      	b.n	80028f8 <temp_value+0x184>
	else if(k == '5') c = 0.5;
 80028bc:	797b      	ldrb	r3, [r7, #5]
 80028be:	2b35      	cmp	r3, #53	; 0x35
 80028c0:	d103      	bne.n	80028ca <temp_value+0x156>
 80028c2:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80028c6:	60fb      	str	r3, [r7, #12]
 80028c8:	e016      	b.n	80028f8 <temp_value+0x184>
	else if(k == '6') c = 0.6;
 80028ca:	797b      	ldrb	r3, [r7, #5]
 80028cc:	2b36      	cmp	r3, #54	; 0x36
 80028ce:	d102      	bne.n	80028d6 <temp_value+0x162>
 80028d0:	4b24      	ldr	r3, [pc, #144]	; (8002964 <temp_value+0x1f0>)
 80028d2:	60fb      	str	r3, [r7, #12]
 80028d4:	e010      	b.n	80028f8 <temp_value+0x184>
	else if(k == '7') c = 0.7;
 80028d6:	797b      	ldrb	r3, [r7, #5]
 80028d8:	2b37      	cmp	r3, #55	; 0x37
 80028da:	d102      	bne.n	80028e2 <temp_value+0x16e>
 80028dc:	4b22      	ldr	r3, [pc, #136]	; (8002968 <temp_value+0x1f4>)
 80028de:	60fb      	str	r3, [r7, #12]
 80028e0:	e00a      	b.n	80028f8 <temp_value+0x184>
	else if(k == '8') c = 0.8;
 80028e2:	797b      	ldrb	r3, [r7, #5]
 80028e4:	2b38      	cmp	r3, #56	; 0x38
 80028e6:	d102      	bne.n	80028ee <temp_value+0x17a>
 80028e8:	4b20      	ldr	r3, [pc, #128]	; (800296c <temp_value+0x1f8>)
 80028ea:	60fb      	str	r3, [r7, #12]
 80028ec:	e004      	b.n	80028f8 <temp_value+0x184>
	else if(k == '9') c = 0.9;
 80028ee:	797b      	ldrb	r3, [r7, #5]
 80028f0:	2b39      	cmp	r3, #57	; 0x39
 80028f2:	d101      	bne.n	80028f8 <temp_value+0x184>
 80028f4:	4b1e      	ldr	r3, [pc, #120]	; (8002970 <temp_value+0x1fc>)
 80028f6:	60fb      	str	r3, [r7, #12]

	return a+b+c;
 80028f8:	ed97 7a05 	vldr	s14, [r7, #20]
 80028fc:	edd7 7a04 	vldr	s15, [r7, #16]
 8002900:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002904:	edd7 7a03 	vldr	s15, [r7, #12]
 8002908:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800290c:	eeb0 0a67 	vmov.f32	s0, s15
 8002910:	371c      	adds	r7, #28
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	41200000 	.word	0x41200000
 8002920:	41a00000 	.word	0x41a00000
 8002924:	41f00000 	.word	0x41f00000
 8002928:	42200000 	.word	0x42200000
 800292c:	42480000 	.word	0x42480000
 8002930:	42700000 	.word	0x42700000
 8002934:	428c0000 	.word	0x428c0000
 8002938:	42a00000 	.word	0x42a00000
 800293c:	42b40000 	.word	0x42b40000
 8002940:	40400000 	.word	0x40400000
 8002944:	40a00000 	.word	0x40a00000
 8002948:	40c00000 	.word	0x40c00000
 800294c:	40e00000 	.word	0x40e00000
 8002950:	41100000 	.word	0x41100000
 8002954:	3dcccccd 	.word	0x3dcccccd
 8002958:	3e4ccccd 	.word	0x3e4ccccd
 800295c:	3e99999a 	.word	0x3e99999a
 8002960:	3ecccccd 	.word	0x3ecccccd
 8002964:	3f19999a 	.word	0x3f19999a
 8002968:	3f333333 	.word	0x3f333333
 800296c:	3f4ccccd 	.word	0x3f4ccccd
 8002970:	3f666666 	.word	0x3f666666

08002974 <ringInit>:

void storeChar(unsigned char c, Ring_Buffer *buffer);


void ringInit(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
	_rx_buffer1 = &rx_buffer1;
 8002978:	4b18      	ldr	r3, [pc, #96]	; (80029dc <ringInit+0x68>)
 800297a:	4a19      	ldr	r2, [pc, #100]	; (80029e0 <ringInit+0x6c>)
 800297c:	601a      	str	r2, [r3, #0]
    _tx_buffer1 = &tx_buffer1;
 800297e:	4b19      	ldr	r3, [pc, #100]	; (80029e4 <ringInit+0x70>)
 8002980:	4a19      	ldr	r2, [pc, #100]	; (80029e8 <ringInit+0x74>)
 8002982:	601a      	str	r2, [r3, #0]
    _rx_buffer2 = &rx_buffer2;
 8002984:	4b19      	ldr	r3, [pc, #100]	; (80029ec <ringInit+0x78>)
 8002986:	4a1a      	ldr	r2, [pc, #104]	; (80029f0 <ringInit+0x7c>)
 8002988:	601a      	str	r2, [r3, #0]
    _tx_buffer2 = &tx_buffer2;
 800298a:	4b1a      	ldr	r3, [pc, #104]	; (80029f4 <ringInit+0x80>)
 800298c:	4a1a      	ldr	r2, [pc, #104]	; (80029f8 <ringInit+0x84>)
 800298e:	601a      	str	r2, [r3, #0]

    /* Habilita la INTERRUPCIÓN por ERROR del UART (frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(WiFi_UART, UART_IT_ERR);
 8002990:	4b1a      	ldr	r3, [pc, #104]	; (80029fc <ringInit+0x88>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	695a      	ldr	r2, [r3, #20]
 8002996:	4b19      	ldr	r3, [pc, #100]	; (80029fc <ringInit+0x88>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f042 0201 	orr.w	r2, r2, #1
 800299e:	615a      	str	r2, [r3, #20]
    __HAL_UART_ENABLE_IT(PC_UART, UART_IT_ERR);
 80029a0:	4b17      	ldr	r3, [pc, #92]	; (8002a00 <ringInit+0x8c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	695a      	ldr	r2, [r3, #20]
 80029a6:	4b16      	ldr	r3, [pc, #88]	; (8002a00 <ringInit+0x8c>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f042 0201 	orr.w	r2, r2, #1
 80029ae:	615a      	str	r2, [r3, #20]

    /* Habilita la INTERRUPCIÓN por REGISTRO DE DATA VACÍO */
    __HAL_UART_ENABLE_IT(WiFi_UART, UART_IT_RXNE);
 80029b0:	4b12      	ldr	r3, [pc, #72]	; (80029fc <ringInit+0x88>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	68da      	ldr	r2, [r3, #12]
 80029b6:	4b11      	ldr	r3, [pc, #68]	; (80029fc <ringInit+0x88>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f042 0220 	orr.w	r2, r2, #32
 80029be:	60da      	str	r2, [r3, #12]
    __HAL_UART_ENABLE_IT(PC_UART, UART_IT_RXNE);
 80029c0:	4b0f      	ldr	r3, [pc, #60]	; (8002a00 <ringInit+0x8c>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	68da      	ldr	r2, [r3, #12]
 80029c6:	4b0e      	ldr	r3, [pc, #56]	; (8002a00 <ringInit+0x8c>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f042 0220 	orr.w	r2, r2, #32
 80029ce:	60da      	str	r2, [r3, #12]
}
 80029d0:	bf00      	nop
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	20000a5c 	.word	0x20000a5c
 80029e0:	20000090 	.word	0x20000090
 80029e4:	20000a60 	.word	0x20000a60
 80029e8:	20000298 	.word	0x20000298
 80029ec:	20000a64 	.word	0x20000a64
 80029f0:	200004a0 	.word	0x200004a0
 80029f4:	20000a58 	.word	0x20000a58
 80029f8:	200006a8 	.word	0x200006a8
 80029fc:	20000e18 	.word	0x20000e18
 8002a00:	20000d8c 	.word	0x20000d8c

08002a04 <storeChar>:


void storeChar(unsigned char c, Ring_Buffer *buffer)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b085      	sub	sp, #20
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	6039      	str	r1, [r7, #0]
 8002a0e:	71fb      	strb	r3, [r7, #7]
    int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002a16:	3301      	adds	r3, #1
 8002a18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a1c:	60fb      	str	r3, [r7, #12]

    // Si queremos almacenar lo recibido justo antes de TAIL, significando que HEAD avanzará hasta la posición de TAIL,
    // se provocará un desbordamiento (overflow) del BUFFER, y, por lo tanto, no se escribirá el caracter o ni avanzaremos HEAD.
    if(i != buffer->tail)
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d009      	beq.n	8002a3e <storeChar+0x3a>
    {
    	buffer->buffer[buffer->head] = c;
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002a30:	683a      	ldr	r2, [r7, #0]
 8002a32:	79f9      	ldrb	r1, [r7, #7]
 8002a34:	54d1      	strb	r1, [r2, r3]
        buffer->head = i;
 8002a36:	68fa      	ldr	r2, [r7, #12]
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    }
}
 8002a3e:	bf00      	nop
 8002a40:	3714      	adds	r7, #20
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
	...

08002a4c <UART_peek>:
	}
}


int UART_peek(UART_HandleTypeDef *uart)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
	if (uart == WiFi_UART)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	4a1c      	ldr	r2, [pc, #112]	; (8002ac8 <UART_peek+0x7c>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d114      	bne.n	8002a86 <UART_peek+0x3a>
	{
		if(_rx_buffer1->head == _rx_buffer1->tail) return -1;
 8002a5c:	4b1b      	ldr	r3, [pc, #108]	; (8002acc <UART_peek+0x80>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002a64:	4b19      	ldr	r3, [pc, #100]	; (8002acc <UART_peek+0x80>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d102      	bne.n	8002a76 <UART_peek+0x2a>
 8002a70:	f04f 33ff 	mov.w	r3, #4294967295
 8002a74:	e022      	b.n	8002abc <UART_peek+0x70>

		else return _rx_buffer1->buffer[_rx_buffer1->tail];
 8002a76:	4b15      	ldr	r3, [pc, #84]	; (8002acc <UART_peek+0x80>)
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	4b14      	ldr	r3, [pc, #80]	; (8002acc <UART_peek+0x80>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002a82:	5cd3      	ldrb	r3, [r2, r3]
 8002a84:	e01a      	b.n	8002abc <UART_peek+0x70>
	}

	else if (uart == PC_UART)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4a11      	ldr	r2, [pc, #68]	; (8002ad0 <UART_peek+0x84>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d114      	bne.n	8002ab8 <UART_peek+0x6c>
	{
		if(_rx_buffer2->head == _rx_buffer2->tail) return -1;
 8002a8e:	4b11      	ldr	r3, [pc, #68]	; (8002ad4 <UART_peek+0x88>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002a96:	4b0f      	ldr	r3, [pc, #60]	; (8002ad4 <UART_peek+0x88>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d102      	bne.n	8002aa8 <UART_peek+0x5c>
 8002aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8002aa6:	e009      	b.n	8002abc <UART_peek+0x70>

		else return _rx_buffer2->buffer[_rx_buffer2->tail];
 8002aa8:	4b0a      	ldr	r3, [pc, #40]	; (8002ad4 <UART_peek+0x88>)
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	4b09      	ldr	r3, [pc, #36]	; (8002ad4 <UART_peek+0x88>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002ab4:	5cd3      	ldrb	r3, [r2, r3]
 8002ab6:	e001      	b.n	8002abc <UART_peek+0x70>
	}

	return -1;
 8002ab8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	370c      	adds	r7, #12
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr
 8002ac8:	20000e18 	.word	0x20000e18
 8002acc:	20000a5c 	.word	0x20000a5c
 8002ad0:	20000d8c 	.word	0x20000d8c
 8002ad4:	20000a64 	.word	0x20000a64

08002ad8 <UART_read>:


int UART_read(UART_HandleTypeDef *uart)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
	if (uart == WiFi_UART)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	4a29      	ldr	r2, [pc, #164]	; (8002b88 <UART_read+0xb0>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d121      	bne.n	8002b2c <UART_read+0x54>
	{
		// Si HEAD no está delante de TAIL, no tenemos ningún CARACTER
		if(_rx_buffer1->head == _rx_buffer1->tail) return -1;
 8002ae8:	4b28      	ldr	r3, [pc, #160]	; (8002b8c <UART_read+0xb4>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002af0:	4b26      	ldr	r3, [pc, #152]	; (8002b8c <UART_read+0xb4>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d102      	bne.n	8002b02 <UART_read+0x2a>
 8002afc:	f04f 33ff 	mov.w	r3, #4294967295
 8002b00:	e03c      	b.n	8002b7c <UART_read+0xa4>

		else
		{
			unsigned char c = _rx_buffer1->buffer[_rx_buffer1->tail];
 8002b02:	4b22      	ldr	r3, [pc, #136]	; (8002b8c <UART_read+0xb4>)
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	4b21      	ldr	r3, [pc, #132]	; (8002b8c <UART_read+0xb4>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002b0e:	5cd3      	ldrb	r3, [r2, r3]
 8002b10:	73bb      	strb	r3, [r7, #14]
		    _rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE;
 8002b12:	4b1e      	ldr	r3, [pc, #120]	; (8002b8c <UART_read+0xb4>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002b1a:	1c5a      	adds	r2, r3, #1
 8002b1c:	4b1b      	ldr	r3, [pc, #108]	; (8002b8c <UART_read+0xb4>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b24:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		    return c;
 8002b28:	7bbb      	ldrb	r3, [r7, #14]
 8002b2a:	e027      	b.n	8002b7c <UART_read+0xa4>
		}
	}

	else if (uart == PC_UART)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	4a18      	ldr	r2, [pc, #96]	; (8002b90 <UART_read+0xb8>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d121      	bne.n	8002b78 <UART_read+0xa0>
	{
		// Si HEAD no está delante de TAIL, no tenemos ningún CARACTER
		if(_rx_buffer2->head == _rx_buffer2->tail) return -1;
 8002b34:	4b17      	ldr	r3, [pc, #92]	; (8002b94 <UART_read+0xbc>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002b3c:	4b15      	ldr	r3, [pc, #84]	; (8002b94 <UART_read+0xbc>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d102      	bne.n	8002b4e <UART_read+0x76>
 8002b48:	f04f 33ff 	mov.w	r3, #4294967295
 8002b4c:	e016      	b.n	8002b7c <UART_read+0xa4>

		else
		{
			unsigned char c = _rx_buffer2->buffer[_rx_buffer2->tail];
 8002b4e:	4b11      	ldr	r3, [pc, #68]	; (8002b94 <UART_read+0xbc>)
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	4b10      	ldr	r3, [pc, #64]	; (8002b94 <UART_read+0xbc>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002b5a:	5cd3      	ldrb	r3, [r2, r3]
 8002b5c:	73fb      	strb	r3, [r7, #15]
		    _rx_buffer2->tail = (unsigned int)(_rx_buffer2->tail + 1) % UART_BUFFER_SIZE;
 8002b5e:	4b0d      	ldr	r3, [pc, #52]	; (8002b94 <UART_read+0xbc>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002b66:	1c5a      	adds	r2, r3, #1
 8002b68:	4b0a      	ldr	r3, [pc, #40]	; (8002b94 <UART_read+0xbc>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b70:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		    return c;
 8002b74:	7bfb      	ldrb	r3, [r7, #15]
 8002b76:	e001      	b.n	8002b7c <UART_read+0xa4>
		}
	}

	else return -1;
 8002b78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3714      	adds	r7, #20
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr
 8002b88:	20000e18 	.word	0x20000e18
 8002b8c:	20000a5c 	.word	0x20000a5c
 8002b90:	20000d8c 	.word	0x20000d8c
 8002b94:	20000a64 	.word	0x20000a64

08002b98 <UART_write>:


void UART_write(int c, UART_HandleTypeDef *uart)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b085      	sub	sp, #20
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
	if (c>=0)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	db54      	blt.n	8002c52 <UART_write+0xba>
	{
		if (uart == WiFi_UART)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	4a2d      	ldr	r2, [pc, #180]	; (8002c60 <UART_write+0xc8>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d126      	bne.n	8002bfe <UART_write+0x66>
		{
			int i = (_tx_buffer1->head + 1) % UART_BUFFER_SIZE;
 8002bb0:	4b2c      	ldr	r3, [pc, #176]	; (8002c64 <UART_write+0xcc>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002bb8:	3301      	adds	r3, #1
 8002bba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bbe:	60bb      	str	r3, [r7, #8]

			// Si el BUFFER de salida está lleno, sólo se puede esperar a la INTERRUPCIÓN que lo vacia */
		    while (i == _tx_buffer1->tail);
 8002bc0:	bf00      	nop
 8002bc2:	4b28      	ldr	r3, [pc, #160]	; (8002c64 <UART_write+0xcc>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d0f8      	beq.n	8002bc2 <UART_write+0x2a>

		   _tx_buffer1->buffer[_tx_buffer1->head] = (uint8_t)c;
 8002bd0:	4b24      	ldr	r3, [pc, #144]	; (8002c64 <UART_write+0xcc>)
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	4b23      	ldr	r3, [pc, #140]	; (8002c64 <UART_write+0xcc>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002bdc:	6879      	ldr	r1, [r7, #4]
 8002bde:	b2c9      	uxtb	r1, r1
 8002be0:	54d1      	strb	r1, [r2, r3]
		   _tx_buffer1->head = i;
 8002be2:	4b20      	ldr	r3, [pc, #128]	; (8002c64 <UART_write+0xcc>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	68ba      	ldr	r2, [r7, #8]
 8002be8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

		   // Habilitar la INTERRUPCIÓN de TRANSMISIÓN del UART
		   __HAL_UART_ENABLE_IT(WiFi_UART, UART_IT_TXE);
 8002bec:	4b1c      	ldr	r3, [pc, #112]	; (8002c60 <UART_write+0xc8>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	68da      	ldr	r2, [r3, #12]
 8002bf2:	4b1b      	ldr	r3, [pc, #108]	; (8002c60 <UART_write+0xc8>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002bfa:	60da      	str	r2, [r3, #12]

			// Habilitar la INTERRUPCIÓN de TRANSMISIÓN del UART
			__HAL_UART_ENABLE_IT(PC_UART, UART_IT_TXE);
		}
	}
}
 8002bfc:	e029      	b.n	8002c52 <UART_write+0xba>
		else if (uart == PC_UART)
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	4a19      	ldr	r2, [pc, #100]	; (8002c68 <UART_write+0xd0>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d125      	bne.n	8002c52 <UART_write+0xba>
			int i = (_tx_buffer2->head + 1) % UART_BUFFER_SIZE;
 8002c06:	4b19      	ldr	r3, [pc, #100]	; (8002c6c <UART_write+0xd4>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002c0e:	3301      	adds	r3, #1
 8002c10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c14:	60fb      	str	r3, [r7, #12]
			while (i == _tx_buffer2->tail);
 8002c16:	bf00      	nop
 8002c18:	4b14      	ldr	r3, [pc, #80]	; (8002c6c <UART_write+0xd4>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d0f8      	beq.n	8002c18 <UART_write+0x80>
			_tx_buffer2->buffer[_tx_buffer2->head] = (uint8_t)c;
 8002c26:	4b11      	ldr	r3, [pc, #68]	; (8002c6c <UART_write+0xd4>)
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	4b10      	ldr	r3, [pc, #64]	; (8002c6c <UART_write+0xd4>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002c32:	6879      	ldr	r1, [r7, #4]
 8002c34:	b2c9      	uxtb	r1, r1
 8002c36:	54d1      	strb	r1, [r2, r3]
			_tx_buffer2->head = i;
 8002c38:	4b0c      	ldr	r3, [pc, #48]	; (8002c6c <UART_write+0xd4>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	68fa      	ldr	r2, [r7, #12]
 8002c3e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			__HAL_UART_ENABLE_IT(PC_UART, UART_IT_TXE);
 8002c42:	4b09      	ldr	r3, [pc, #36]	; (8002c68 <UART_write+0xd0>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	68da      	ldr	r2, [r3, #12]
 8002c48:	4b07      	ldr	r3, [pc, #28]	; (8002c68 <UART_write+0xd0>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002c50:	60da      	str	r2, [r3, #12]
}
 8002c52:	bf00      	nop
 8002c54:	3714      	adds	r7, #20
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	20000e18 	.word	0x20000e18
 8002c64:	20000a60 	.word	0x20000a60
 8002c68:	20000d8c 	.word	0x20000d8c
 8002c6c:	20000a58 	.word	0x20000a58

08002c70 <UART_available>:


int UART_available(UART_HandleTypeDef *uart)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
	if (uart == WiFi_UART) return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer1->head - _rx_buffer1->tail) % UART_BUFFER_SIZE;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	4a19      	ldr	r2, [pc, #100]	; (8002ce0 <UART_available+0x70>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d111      	bne.n	8002ca4 <UART_available+0x34>
 8002c80:	4b18      	ldr	r3, [pc, #96]	; (8002ce4 <UART_available+0x74>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002c88:	b29a      	uxth	r2, r3
 8002c8a:	4b16      	ldr	r3, [pc, #88]	; (8002ce4 <UART_available+0x74>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002c9c:	b29b      	uxth	r3, r3
 8002c9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ca2:	e017      	b.n	8002cd4 <UART_available+0x64>

	else if (uart == PC_UART) return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer2->head - _rx_buffer2->tail) % UART_BUFFER_SIZE;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	4a10      	ldr	r2, [pc, #64]	; (8002ce8 <UART_available+0x78>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d111      	bne.n	8002cd0 <UART_available+0x60>
 8002cac:	4b0f      	ldr	r3, [pc, #60]	; (8002cec <UART_available+0x7c>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002cb4:	b29a      	uxth	r2, r3
 8002cb6:	4b0d      	ldr	r3, [pc, #52]	; (8002cec <UART_available+0x7c>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	b29b      	uxth	r3, r3
 8002cc4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002cc8:	b29b      	uxth	r3, r3
 8002cca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cce:	e001      	b.n	8002cd4 <UART_available+0x64>

	return -1;
 8002cd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	370c      	adds	r7, #12
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr
 8002ce0:	20000e18 	.word	0x20000e18
 8002ce4:	20000a5c 	.word	0x20000a5c
 8002ce8:	20000d8c 	.word	0x20000d8c
 8002cec:	20000a64 	.word	0x20000a64

08002cf0 <UART_send>:
	return 1;
}


void UART_send (const char *s, UART_HandleTypeDef *uart)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b082      	sub	sp, #8
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	6039      	str	r1, [r7, #0]
	while(*s!='\0') UART_write(*s++, uart);
 8002cfa:	e007      	b.n	8002d0c <UART_send+0x1c>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	1c5a      	adds	r2, r3, #1
 8002d00:	607a      	str	r2, [r7, #4]
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	6839      	ldr	r1, [r7, #0]
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7ff ff46 	bl	8002b98 <UART_write>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d1f3      	bne.n	8002cfc <UART_send+0xc>
}
 8002d14:	bf00      	nop
 8002d16:	bf00      	nop
 8002d18:	3708      	adds	r7, #8
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
	...

08002d20 <UART_copyUpto>:
  while(*s) UART_write(*s++, uart);
}


int UART_copyUpto(char *string, char *buffertocopyinto, UART_HandleTypeDef *uart)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b088      	sub	sp, #32
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	607a      	str	r2, [r7, #4]
	int so_far =0;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	61fb      	str	r3, [r7, #28]
	int len = strlen (string);
 8002d30:	68f8      	ldr	r0, [r7, #12]
 8002d32:	f7fd fa4d 	bl	80001d0 <strlen>
 8002d36:	4603      	mov	r3, r0
 8002d38:	617b      	str	r3, [r7, #20]
	int indx = 0;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	61bb      	str	r3, [r7, #24]

again:
	while (!UART_available(uart));
 8002d3e:	bf00      	nop
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f7ff ff95 	bl	8002c70 <UART_available>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d0f9      	beq.n	8002d40 <UART_copyUpto+0x20>

	while (UART_peek(uart) != string[so_far])
 8002d4c:	e01f      	b.n	8002d8e <UART_copyUpto+0x6e>
	{
		buffertocopyinto[indx] = _rx_buffer1->buffer[_rx_buffer1->tail];
 8002d4e:	4b32      	ldr	r3, [pc, #200]	; (8002e18 <UART_copyUpto+0xf8>)
 8002d50:	6819      	ldr	r1, [r3, #0]
 8002d52:	4b31      	ldr	r3, [pc, #196]	; (8002e18 <UART_copyUpto+0xf8>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	68b8      	ldr	r0, [r7, #8]
 8002d5e:	4403      	add	r3, r0
 8002d60:	5c8a      	ldrb	r2, [r1, r2]
 8002d62:	701a      	strb	r2, [r3, #0]
		_rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE;
 8002d64:	4b2c      	ldr	r3, [pc, #176]	; (8002e18 <UART_copyUpto+0xf8>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002d6c:	1c5a      	adds	r2, r3, #1
 8002d6e:	4b2a      	ldr	r3, [pc, #168]	; (8002e18 <UART_copyUpto+0xf8>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d76:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		indx++;
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	61bb      	str	r3, [r7, #24]
		while (!UART_available(uart));
 8002d80:	bf00      	nop
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f7ff ff74 	bl	8002c70 <UART_available>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d0f9      	beq.n	8002d82 <UART_copyUpto+0x62>
	while (UART_peek(uart) != string[so_far])
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f7ff fe5c 	bl	8002a4c <UART_peek>
 8002d94:	4601      	mov	r1, r0
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	68fa      	ldr	r2, [r7, #12]
 8002d9a:	4413      	add	r3, r2
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	4299      	cmp	r1, r3
 8002da0:	d1d5      	bne.n	8002d4e <UART_copyUpto+0x2e>

	}

	while (UART_peek(uart) == string [so_far])
 8002da2:	e01b      	b.n	8002ddc <UART_copyUpto+0xbc>
	{
		so_far++;
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	3301      	adds	r3, #1
 8002da8:	61fb      	str	r3, [r7, #28]
		buffertocopyinto[indx++] = UART_read(uart);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f7ff fe94 	bl	8002ad8 <UART_read>
 8002db0:	4601      	mov	r1, r0
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	1c5a      	adds	r2, r3, #1
 8002db6:	61ba      	str	r2, [r7, #24]
 8002db8:	461a      	mov	r2, r3
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	b2ca      	uxtb	r2, r1
 8002dc0:	701a      	strb	r2, [r3, #0]
		if (so_far == len) return 1;
 8002dc2:	69fa      	ldr	r2, [r7, #28]
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d101      	bne.n	8002dce <UART_copyUpto+0xae>
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e01f      	b.n	8002e0e <UART_copyUpto+0xee>
		while (!UART_available(uart));
 8002dce:	bf00      	nop
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f7ff ff4d 	bl	8002c70 <UART_available>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d0f9      	beq.n	8002dd0 <UART_copyUpto+0xb0>
	while (UART_peek(uart) == string [so_far])
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f7ff fe35 	bl	8002a4c <UART_peek>
 8002de2:	4601      	mov	r1, r0
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	68fa      	ldr	r2, [r7, #12]
 8002de8:	4413      	add	r3, r2
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	4299      	cmp	r1, r3
 8002dee:	d0d9      	beq.n	8002da4 <UART_copyUpto+0x84>
	}

	if (so_far != len)
 8002df0:	69fa      	ldr	r2, [r7, #28]
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d002      	beq.n	8002dfe <UART_copyUpto+0xde>
	{
		so_far = 0;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	61fb      	str	r3, [r7, #28]
		goto again;
 8002dfc:	e79f      	b.n	8002d3e <UART_copyUpto+0x1e>
	}

	if (so_far == len) return 1;
 8002dfe:	69fa      	ldr	r2, [r7, #28]
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d101      	bne.n	8002e0a <UART_copyUpto+0xea>
 8002e06:	2301      	movs	r3, #1
 8002e08:	e001      	b.n	8002e0e <UART_copyUpto+0xee>

	else return -1;
 8002e0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3720      	adds	r7, #32
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	20000a5c 	.word	0x20000a5c

08002e1c <UART_waitFor>:


int UART_waitFor(char *string,UART_HandleTypeDef *uart)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
	int so_far =0;
 8002e26:	2300      	movs	r3, #0
 8002e28:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f7fd f9d0 	bl	80001d0 <strlen>
 8002e30:	4603      	mov	r3, r0
 8002e32:	60bb      	str	r3, [r7, #8]

again_device:
	while (!UART_available(uart));
 8002e34:	bf00      	nop
 8002e36:	6838      	ldr	r0, [r7, #0]
 8002e38:	f7ff ff1a 	bl	8002c70 <UART_available>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d0f9      	beq.n	8002e36 <UART_waitFor+0x1a>

	if (UART_peek(uart) != string[so_far])
 8002e42:	6838      	ldr	r0, [r7, #0]
 8002e44:	f7ff fe02 	bl	8002a4c <UART_peek>
 8002e48:	4601      	mov	r1, r0
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	4413      	add	r3, r2
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	4299      	cmp	r1, r3
 8002e54:	d01e      	beq.n	8002e94 <UART_waitFor+0x78>
	{
		 _rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE ;
 8002e56:	4b1e      	ldr	r3, [pc, #120]	; (8002ed0 <UART_waitFor+0xb4>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002e5e:	1c5a      	adds	r2, r3, #1
 8002e60:	4b1b      	ldr	r3, [pc, #108]	; (8002ed0 <UART_waitFor+0xb4>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e68:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		goto again_device;
 8002e6c:	e7e2      	b.n	8002e34 <UART_waitFor+0x18>

	}

	while (UART_peek(uart) == string [so_far])
	{
		so_far++;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	3301      	adds	r3, #1
 8002e72:	60fb      	str	r3, [r7, #12]
		UART_read(uart);
 8002e74:	6838      	ldr	r0, [r7, #0]
 8002e76:	f7ff fe2f 	bl	8002ad8 <UART_read>
		if (so_far == len) return 1;
 8002e7a:	68fa      	ldr	r2, [r7, #12]
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d101      	bne.n	8002e86 <UART_waitFor+0x6a>
 8002e82:	2301      	movs	r3, #1
 8002e84:	e01f      	b.n	8002ec6 <UART_waitFor+0xaa>
		while (!UART_available(uart));
 8002e86:	bf00      	nop
 8002e88:	6838      	ldr	r0, [r7, #0]
 8002e8a:	f7ff fef1 	bl	8002c70 <UART_available>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d0f9      	beq.n	8002e88 <UART_waitFor+0x6c>
	while (UART_peek(uart) == string [so_far])
 8002e94:	6838      	ldr	r0, [r7, #0]
 8002e96:	f7ff fdd9 	bl	8002a4c <UART_peek>
 8002e9a:	4601      	mov	r1, r0
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	4413      	add	r3, r2
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	4299      	cmp	r1, r3
 8002ea6:	d0e2      	beq.n	8002e6e <UART_waitFor+0x52>
	}

	if (so_far != len)
 8002ea8:	68fa      	ldr	r2, [r7, #12]
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d002      	beq.n	8002eb6 <UART_waitFor+0x9a>
	{
		so_far = 0;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	60fb      	str	r3, [r7, #12]
		goto again_device;
 8002eb4:	e7be      	b.n	8002e34 <UART_waitFor+0x18>
	}

	if (so_far == len) return 1;
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d101      	bne.n	8002ec2 <UART_waitFor+0xa6>
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e001      	b.n	8002ec6 <UART_waitFor+0xaa>

	else return -1;
 8002ec2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3710      	adds	r7, #16
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	20000a5c 	.word	0x20000a5c

08002ed4 <UART_isr>:


void UART_isr(UART_HandleTypeDef *huart)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b086      	sub	sp, #24
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
	uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	617b      	str	r3, [r7, #20]
	uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	613b      	str	r3, [r7, #16]

	/* Si DR (DATA REGISTER) no está vacío y RX INT está habilitado */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	f003 0320 	and.w	r3, r3, #32
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d023      	beq.n	8002f3e <UART_isr+0x6a>
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	f003 0320 	and.w	r3, r3, #32
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d01e      	beq.n	8002f3e <UART_isr+0x6a>
    	    	                USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	************************************************************************************************************/

		huart->Instance->SR;                   // Leer SR (STATUS REGISTER)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR; // Leer DR (DATA REGISTER)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	73fb      	strb	r3, [r7, #15]

        if (huart == WiFi_UART)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a3f      	ldr	r2, [pc, #252]	; (8003010 <UART_isr+0x13c>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d107      	bne.n	8002f26 <UART_isr+0x52>
        {
        	storeChar(c, _rx_buffer1); // Almacena DATA en el BUFFER
 8002f16:	4b3f      	ldr	r3, [pc, #252]	; (8003014 <UART_isr+0x140>)
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	7bfb      	ldrb	r3, [r7, #15]
 8002f1c:	4611      	mov	r1, r2
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7ff fd70 	bl	8002a04 <storeChar>
        else if (huart == PC_UART)
        {
        	storeChar(c, _rx_buffer2); // Almacena DATA en el BUFFER
        }

        return;
 8002f24:	e06d      	b.n	8003002 <UART_isr+0x12e>
        else if (huart == PC_UART)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a3b      	ldr	r2, [pc, #236]	; (8003018 <UART_isr+0x144>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d169      	bne.n	8003002 <UART_isr+0x12e>
        	storeChar(c, _rx_buffer2); // Almacena DATA en el BUFFER
 8002f2e:	4b3b      	ldr	r3, [pc, #236]	; (800301c <UART_isr+0x148>)
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	7bfb      	ldrb	r3, [r7, #15]
 8002f34:	4611      	mov	r1, r2
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7ff fd64 	bl	8002a04 <storeChar>
        return;
 8002f3c:	e061      	b.n	8003002 <UART_isr+0x12e>
    }

    /* Si la INTERRUPCIÓN se produce por el TRANSMIT DATA REGISTER EMPTY */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d05f      	beq.n	8003008 <UART_isr+0x134>
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d05a      	beq.n	8003008 <UART_isr+0x134>
    {
    	if (huart == WiFi_UART)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a2e      	ldr	r2, [pc, #184]	; (8003010 <UART_isr+0x13c>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d127      	bne.n	8002faa <UART_isr+0xd6>
    	{
    		if(tx_buffer1.head == tx_buffer1.tail)
 8002f5a:	4b31      	ldr	r3, [pc, #196]	; (8003020 <UART_isr+0x14c>)
 8002f5c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002f60:	4b2f      	ldr	r3, [pc, #188]	; (8003020 <UART_isr+0x14c>)
 8002f62:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d108      	bne.n	8002f7c <UART_isr+0xa8>
    	    {
    			// BUFFER vacío, inhabilitamos la INTERRUPCIÓN
    	        __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	68da      	ldr	r2, [r3, #12]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f78:	60da      	str	r2, [r3, #12]
        	     huart->Instance->DR = c;

        	}
        }

    	return;
 8002f7a:	e044      	b.n	8003006 <UART_isr+0x132>
    			unsigned char c = tx_buffer1.buffer[tx_buffer1.tail];
 8002f7c:	4b28      	ldr	r3, [pc, #160]	; (8003020 <UART_isr+0x14c>)
 8002f7e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002f82:	4a27      	ldr	r2, [pc, #156]	; (8003020 <UART_isr+0x14c>)
 8002f84:	5cd3      	ldrb	r3, [r2, r3]
 8002f86:	737b      	strb	r3, [r7, #13]
    			tx_buffer1.tail = (tx_buffer1.tail + 1) % UART_BUFFER_SIZE;
 8002f88:	4b25      	ldr	r3, [pc, #148]	; (8003020 <UART_isr+0x14c>)
 8002f8a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002f8e:	3301      	adds	r3, #1
 8002f90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f94:	4a22      	ldr	r2, [pc, #136]	; (8003020 <UART_isr+0x14c>)
 8002f96:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    			huart->Instance->SR;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
    			huart->Instance->DR = c;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	7b7a      	ldrb	r2, [r7, #13]
 8002fa6:	605a      	str	r2, [r3, #4]
    	return;
 8002fa8:	e02d      	b.n	8003006 <UART_isr+0x132>
    	else if (huart == PC_UART)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a1a      	ldr	r2, [pc, #104]	; (8003018 <UART_isr+0x144>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d129      	bne.n	8003006 <UART_isr+0x132>
    		if(tx_buffer2.head == tx_buffer2.tail)
 8002fb2:	4b1c      	ldr	r3, [pc, #112]	; (8003024 <UART_isr+0x150>)
 8002fb4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002fb8:	4b1a      	ldr	r3, [pc, #104]	; (8003024 <UART_isr+0x150>)
 8002fba:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d108      	bne.n	8002fd4 <UART_isr+0x100>
        	    __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68da      	ldr	r2, [r3, #12]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fd0:	60da      	str	r2, [r3, #12]
    	return;
 8002fd2:	e018      	b.n	8003006 <UART_isr+0x132>
        	    unsigned char c = tx_buffer2.buffer[tx_buffer2.tail];
 8002fd4:	4b13      	ldr	r3, [pc, #76]	; (8003024 <UART_isr+0x150>)
 8002fd6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002fda:	4a12      	ldr	r2, [pc, #72]	; (8003024 <UART_isr+0x150>)
 8002fdc:	5cd3      	ldrb	r3, [r2, r3]
 8002fde:	73bb      	strb	r3, [r7, #14]
        	    tx_buffer2.tail = (tx_buffer2.tail + 1) % UART_BUFFER_SIZE;
 8002fe0:	4b10      	ldr	r3, [pc, #64]	; (8003024 <UART_isr+0x150>)
 8002fe2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fec:	4a0d      	ldr	r2, [pc, #52]	; (8003024 <UART_isr+0x150>)
 8002fee:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
        	     huart->Instance->SR;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
        	     huart->Instance->DR = c;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	7bba      	ldrb	r2, [r7, #14]
 8002ffe:	605a      	str	r2, [r3, #4]
    	return;
 8003000:	e001      	b.n	8003006 <UART_isr+0x132>
        return;
 8003002:	bf00      	nop
 8003004:	e000      	b.n	8003008 <UART_isr+0x134>
    	return;
 8003006:	bf00      	nop
    }
}
 8003008:	3718      	adds	r7, #24
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	20000e18 	.word	0x20000e18
 8003014:	20000a5c 	.word	0x20000a5c
 8003018:	20000d8c 	.word	0x20000d8c
 800301c:	20000a64 	.word	0x20000a64
 8003020:	20000298 	.word	0x20000298
 8003024:	200006a8 	.word	0x200006a8

08003028 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	4603      	mov	r3, r0
 8003030:	80fb      	strh	r3, [r7, #6]

    if (GPIO_Pin==S_Int_Pin)
 8003032:	88fb      	ldrh	r3, [r7, #6]
 8003034:	2b08      	cmp	r3, #8
 8003036:	d102      	bne.n	800303e <HAL_GPIO_EXTI_Callback+0x16>
    {
        interior = 1;
 8003038:	4b07      	ldr	r3, [pc, #28]	; (8003058 <HAL_GPIO_EXTI_Callback+0x30>)
 800303a:	2201      	movs	r2, #1
 800303c:	601a      	str	r2, [r3, #0]
    }
    if (GPIO_Pin==S_Ext_Pin)
 800303e:	88fb      	ldrh	r3, [r7, #6]
 8003040:	2b02      	cmp	r3, #2
 8003042:	d102      	bne.n	800304a <HAL_GPIO_EXTI_Callback+0x22>
    {
        exterior = 1;
 8003044:	4b05      	ldr	r3, [pc, #20]	; (800305c <HAL_GPIO_EXTI_Callback+0x34>)
 8003046:	2201      	movs	r2, #1
 8003048:	601a      	str	r2, [r3, #0]
    }
}
 800304a:	bf00      	nop
 800304c:	370c      	adds	r7, #12
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	200008b0 	.word	0x200008b0
 800305c:	200008b4 	.word	0x200008b4

08003060 <debouncer>:

int debouncer(volatile int* button_int, GPIO_TypeDef* GPIO_port, uint16_t GPIO_number) // Control de los rebotes
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	4613      	mov	r3, r2
 800306c:	80fb      	strh	r3, [r7, #6]
	static uint8_t button_count=0;
	static int counter=0;

	if (*button_int==1)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d13b      	bne.n	80030ee <debouncer+0x8e>
	{
		if (button_count==0)
 8003076:	4b20      	ldr	r3, [pc, #128]	; (80030f8 <debouncer+0x98>)
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d10b      	bne.n	8003096 <debouncer+0x36>
		{
			counter=HAL_GetTick();
 800307e:	f001 ffd3 	bl	8005028 <HAL_GetTick>
 8003082:	4603      	mov	r3, r0
 8003084:	461a      	mov	r2, r3
 8003086:	4b1d      	ldr	r3, [pc, #116]	; (80030fc <debouncer+0x9c>)
 8003088:	601a      	str	r2, [r3, #0]
			button_count++;
 800308a:	4b1b      	ldr	r3, [pc, #108]	; (80030f8 <debouncer+0x98>)
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	3301      	adds	r3, #1
 8003090:	b2da      	uxtb	r2, r3
 8003092:	4b19      	ldr	r3, [pc, #100]	; (80030f8 <debouncer+0x98>)
 8003094:	701a      	strb	r2, [r3, #0]
		}
		if (HAL_GetTick()-counter>=20)
 8003096:	f001 ffc7 	bl	8005028 <HAL_GetTick>
 800309a:	4603      	mov	r3, r0
 800309c:	4a17      	ldr	r2, [pc, #92]	; (80030fc <debouncer+0x9c>)
 800309e:	6812      	ldr	r2, [r2, #0]
 80030a0:	1a9b      	subs	r3, r3, r2
 80030a2:	2b13      	cmp	r3, #19
 80030a4:	d923      	bls.n	80030ee <debouncer+0x8e>
		{
			counter=HAL_GetTick();
 80030a6:	f001 ffbf 	bl	8005028 <HAL_GetTick>
 80030aa:	4603      	mov	r3, r0
 80030ac:	461a      	mov	r2, r3
 80030ae:	4b13      	ldr	r3, [pc, #76]	; (80030fc <debouncer+0x9c>)
 80030b0:	601a      	str	r2, [r3, #0]
			if (HAL_GPIO_ReadPin(GPIO_port, GPIO_number)!=1)
 80030b2:	88fb      	ldrh	r3, [r7, #6]
 80030b4:	4619      	mov	r1, r3
 80030b6:	68b8      	ldr	r0, [r7, #8]
 80030b8:	f002 fef2 	bl	8005ea0 <HAL_GPIO_ReadPin>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d003      	beq.n	80030ca <debouncer+0x6a>
			{
				button_count=1;
 80030c2:	4b0d      	ldr	r3, [pc, #52]	; (80030f8 <debouncer+0x98>)
 80030c4:	2201      	movs	r2, #1
 80030c6:	701a      	strb	r2, [r3, #0]
 80030c8:	e005      	b.n	80030d6 <debouncer+0x76>
			}
			else
			{
				button_count++;
 80030ca:	4b0b      	ldr	r3, [pc, #44]	; (80030f8 <debouncer+0x98>)
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	3301      	adds	r3, #1
 80030d0:	b2da      	uxtb	r2, r3
 80030d2:	4b09      	ldr	r3, [pc, #36]	; (80030f8 <debouncer+0x98>)
 80030d4:	701a      	strb	r2, [r3, #0]
			}
			if (button_count==4 ) // Periodo antirebotes
 80030d6:	4b08      	ldr	r3, [pc, #32]	; (80030f8 <debouncer+0x98>)
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	2b04      	cmp	r3, #4
 80030dc:	d107      	bne.n	80030ee <debouncer+0x8e>
			{
				button_count=0;
 80030de:	4b06      	ldr	r3, [pc, #24]	; (80030f8 <debouncer+0x98>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	701a      	strb	r2, [r3, #0]
				*button_int=0;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2200      	movs	r2, #0
 80030e8:	601a      	str	r2, [r3, #0]
				return 1;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e000      	b.n	80030f0 <debouncer+0x90>
			}
		}
	}
	return 0;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	200008f0 	.word	0x200008f0
 80030fc:	200008f4 	.word	0x200008f4

08003100 <delay>:


/*----------- Delay en Microsegundos -----------*/
void delay(uint16_t time){
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	4603      	mov	r3, r0
 8003108:	80fb      	strh	r3, [r7, #6]

	__HAL_TIM_SET_COUNTER(&htim6,0);
 800310a:	4b09      	ldr	r3, [pc, #36]	; (8003130 <delay+0x30>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2200      	movs	r2, #0
 8003110:	625a      	str	r2, [r3, #36]	; 0x24
	while((__HAL_TIM_GET_COUNTER(&htim6))<time);
 8003112:	bf00      	nop
 8003114:	4b06      	ldr	r3, [pc, #24]	; (8003130 <delay+0x30>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800311a:	88fb      	ldrh	r3, [r7, #6]
 800311c:	429a      	cmp	r2, r3
 800311e:	d3f9      	bcc.n	8003114 <delay+0x14>
}
 8003120:	bf00      	nop
 8003122:	bf00      	nop
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	20000cac 	.word	0x20000cac

08003134 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003134:	b5b0      	push	{r4, r5, r7, lr}
 8003136:	b08c      	sub	sp, #48	; 0x30
 8003138:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800313a:	f001 ff0f 	bl	8004f5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800313e:	f000 fc01 	bl	8003944 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003142:	f001 f95d 	bl	8004400 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003146:	f001 f8dd 	bl	8004304 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 800314a:	f001 f92f 	bl	80043ac <MX_USART6_UART_Init>
  MX_TIM5_Init();
 800314e:	f000 ffa1 	bl	8004094 <MX_TIM5_Init>
  MX_TIM1_Init();
 8003152:	f000 fd57 	bl	8003c04 <MX_TIM1_Init>
  MX_TIM4_Init();
 8003156:	f000 ff27 	bl	8003fa8 <MX_TIM4_Init>
  MX_TIM2_Init();
 800315a:	f000 fe0b 	bl	8003d74 <MX_TIM2_Init>
  MX_TIM3_Init();
 800315e:	f000 fe95 	bl	8003e8c <MX_TIM3_Init>
  MX_TIM8_Init();
 8003162:	f001 f81b 	bl	800419c <MX_TIM8_Init>
  MX_TIM9_Init();
 8003166:	f001 f869 	bl	800423c <MX_TIM9_Init>
  MX_TIM6_Init();
 800316a:	f000 ffe1 	bl	8004130 <MX_TIM6_Init>
  MX_ADC1_Init();
 800316e:	f000 fc53 	bl	8003a18 <MX_ADC1_Init>
  MX_ADC2_Init();
 8003172:	f000 fca3 	bl	8003abc <MX_ADC2_Init>
  MX_ADC3_Init();
 8003176:	f000 fcf3 	bl	8003b60 <MX_ADC3_Init>
  MX_USART3_UART_Init();
 800317a:	f001 f8ed 	bl	8004358 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  // LED RGB Gaming
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800317e:	2100      	movs	r1, #0
 8003180:	482e      	ldr	r0, [pc, #184]	; (800323c <main+0x108>)
 8003182:	f003 fc5d 	bl	8006a40 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8003186:	2104      	movs	r1, #4
 8003188:	482c      	ldr	r0, [pc, #176]	; (800323c <main+0x108>)
 800318a:	f003 fc59 	bl	8006a40 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800318e:	2108      	movs	r1, #8
 8003190:	482a      	ldr	r0, [pc, #168]	; (800323c <main+0x108>)
 8003192:	f003 fc55 	bl	8006a40 <HAL_TIM_PWM_Start>
  // Servo Parcela
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8003196:	2100      	movs	r1, #0
 8003198:	4829      	ldr	r0, [pc, #164]	; (8003240 <main+0x10c>)
 800319a:	f003 fc51 	bl	8006a40 <HAL_TIM_PWM_Start>
  // Servo Garaje
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800319e:	2104      	movs	r1, #4
 80031a0:	4827      	ldr	r0, [pc, #156]	; (8003240 <main+0x10c>)
 80031a2:	f003 fc4d 	bl	8006a40 <HAL_TIM_PWM_Start>
  // Servo Tendedero
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80031a6:	2108      	movs	r1, #8
 80031a8:	4825      	ldr	r0, [pc, #148]	; (8003240 <main+0x10c>)
 80031aa:	f003 fc49 	bl	8006a40 <HAL_TIM_PWM_Start>
  // Servo Salón
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80031ae:	210c      	movs	r1, #12
 80031b0:	4824      	ldr	r0, [pc, #144]	; (8003244 <main+0x110>)
 80031b2:	f003 fc45 	bl	8006a40 <HAL_TIM_PWM_Start>
  // Servo Dormitorio
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80031b6:	2104      	movs	r1, #4
 80031b8:	4822      	ldr	r0, [pc, #136]	; (8003244 <main+0x110>)
 80031ba:	f003 fc41 	bl	8006a40 <HAL_TIM_PWM_Start>
  // Servo Oficina
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80031be:	2108      	movs	r1, #8
 80031c0:	4820      	ldr	r0, [pc, #128]	; (8003244 <main+0x110>)
 80031c2:	f003 fc3d 	bl	8006a40 <HAL_TIM_PWM_Start>
  // DC Salón
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 80031c6:	2100      	movs	r1, #0
 80031c8:	481f      	ldr	r0, [pc, #124]	; (8003248 <main+0x114>)
 80031ca:	f003 fc39 	bl	8006a40 <HAL_TIM_PWM_Start>
  // Zumbador
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80031ce:	2100      	movs	r1, #0
 80031d0:	481e      	ldr	r0, [pc, #120]	; (800324c <main+0x118>)
 80031d2:	f003 fc35 	bl	8006a40 <HAL_TIM_PWM_Start>

  /*----------- Útil para Sensor DHT11/22 -----------*/
  HAL_TIM_Base_Start(&htim6);
 80031d6:	481e      	ldr	r0, [pc, #120]	; (8003250 <main+0x11c>)
 80031d8:	f003 fb70 	bl	80068bc <HAL_TIM_Base_Start>

  /*----------- Inicialización LDR & HW390 & Lluvia -----------*/
  HAL_ADC_Start(&hadc1); // LDR
 80031dc:	481d      	ldr	r0, [pc, #116]	; (8003254 <main+0x120>)
 80031de:	f001 ff97 	bl	8005110 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2); // HW-390
 80031e2:	481d      	ldr	r0, [pc, #116]	; (8003258 <main+0x124>)
 80031e4:	f001 ff94 	bl	8005110 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3); // Lluvia
 80031e8:	481c      	ldr	r0, [pc, #112]	; (800325c <main+0x128>)
 80031ea:	f001 ff91 	bl	8005110 <HAL_ADC_Start>

  //__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
  ESP_Init("iPhone Carmela","pistacho");
 80031ee:	491c      	ldr	r1, [pc, #112]	; (8003260 <main+0x12c>)
 80031f0:	481c      	ldr	r0, [pc, #112]	; (8003264 <main+0x130>)
 80031f2:	f7fd ffb1 	bl	8001158 <ESP_Init>
  while (1){
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  	ESP_messageHandler();
 80031f6:	f7fe f8db 	bl	80013b0 <ESP_messageHandler>

		// TIMBRE VEHICULO
		if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_0) == 0){
 80031fa:	2101      	movs	r1, #1
 80031fc:	481a      	ldr	r0, [pc, #104]	; (8003268 <main+0x134>)
 80031fe:	f002 fe4f 	bl	8005ea0 <HAL_GPIO_ReadPin>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d148      	bne.n	800329a <main+0x166>

			int known = readLector();
 8003208:	f7ff f972 	bl	80024f0 <readLector>
 800320c:	62f8      	str	r0, [r7, #44]	; 0x2c
			if(known == 1){
 800320e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003210:	2b01      	cmp	r3, #1
 8003212:	d12f      	bne.n	8003274 <main+0x140>
				char conocido[18]= "ABRIENDO PUERTA \n\n";
 8003214:	4b15      	ldr	r3, [pc, #84]	; (800326c <main+0x138>)
 8003216:	f107 0418 	add.w	r4, r7, #24
 800321a:	461d      	mov	r5, r3
 800321c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800321e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003220:	682b      	ldr	r3, [r5, #0]
 8003222:	8023      	strh	r3, [r4, #0]
				HAL_UART_Transmit(&huart6, (uint8_t *) conocido, 18, HAL_MAX_DELAY);
 8003224:	f107 0118 	add.w	r1, r7, #24
 8003228:	f04f 33ff 	mov.w	r3, #4294967295
 800322c:	2212      	movs	r2, #18
 800322e:	4810      	ldr	r0, [pc, #64]	; (8003270 <main+0x13c>)
 8003230:	f004 fa83 	bl	800773a <HAL_UART_Transmit>

				actParcelaRFID();
 8003234:	f7ff fa62 	bl	80026fc <actParcelaRFID>
 8003238:	e02f      	b.n	800329a <main+0x166>
 800323a:	bf00      	nop
 800323c:	20000cf4 	.word	0x20000cf4
 8003240:	20000dd0 	.word	0x20000dd0
 8003244:	20000bcc 	.word	0x20000bcc
 8003248:	20000d3c 	.word	0x20000d3c
 800324c:	20000ab0 	.word	0x20000ab0
 8003250:	20000cac 	.word	0x20000cac
 8003254:	20000c14 	.word	0x20000c14
 8003258:	20000b3c 	.word	0x20000b3c
 800325c:	20000c5c 	.word	0x20000c5c
 8003260:	080097ac 	.word	0x080097ac
 8003264:	080097b8 	.word	0x080097b8
 8003268:	40021000 	.word	0x40021000
 800326c:	080097c8 	.word	0x080097c8
 8003270:	20000d8c 	.word	0x20000d8c
			}
			else if(known == 0){
 8003274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003276:	2b00      	cmp	r3, #0
 8003278:	d10f      	bne.n	800329a <main+0x166>
				char desconocido[18] = "LLAMANDO TIMBRE \n\n";
 800327a:	4ba4      	ldr	r3, [pc, #656]	; (800350c <main+0x3d8>)
 800327c:	1d3c      	adds	r4, r7, #4
 800327e:	461d      	mov	r5, r3
 8003280:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003282:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003284:	682b      	ldr	r3, [r5, #0]
 8003286:	8023      	strh	r3, [r4, #0]
				HAL_UART_Transmit(&huart6, (uint8_t *) desconocido, 18, HAL_MAX_DELAY);
 8003288:	1d39      	adds	r1, r7, #4
 800328a:	f04f 33ff 	mov.w	r3, #4294967295
 800328e:	2212      	movs	r2, #18
 8003290:	489f      	ldr	r0, [pc, #636]	; (8003510 <main+0x3dc>)
 8003292:	f004 fa52 	bl	800773a <HAL_UART_Transmit>

				playTimbre();
 8003296:	f7fd fd8d 	bl	8000db4 <playTimbre>
			}
		}

		// TIMBRE PEATÓN
		if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 0){
 800329a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800329e:	489d      	ldr	r0, [pc, #628]	; (8003514 <main+0x3e0>)
 80032a0:	f002 fdfe 	bl	8005ea0 <HAL_GPIO_ReadPin>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d101      	bne.n	80032ae <main+0x17a>

				playTimbre();
 80032aa:	f7fd fd83 	bl	8000db4 <playTimbre>
		}

		// STOP ALARMA
		if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15) == 0){
 80032ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80032b2:	4898      	ldr	r0, [pc, #608]	; (8003514 <main+0x3e0>)
 80032b4:	f002 fdf4 	bl	8005ea0 <HAL_GPIO_ReadPin>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d103      	bne.n	80032c6 <main+0x192>

			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 80032be:	4b96      	ldr	r3, [pc, #600]	; (8003518 <main+0x3e4>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	2200      	movs	r2, #0
 80032c4:	635a      	str	r2, [r3, #52]	; 0x34
		}

		// ALARMA
		if (debouncer(&interior, S_Int_GPIO_Port, S_Int_Pin)){
 80032c6:	2208      	movs	r2, #8
 80032c8:	4994      	ldr	r1, [pc, #592]	; (800351c <main+0x3e8>)
 80032ca:	4895      	ldr	r0, [pc, #596]	; (8003520 <main+0x3ec>)
 80032cc:	f7ff fec8 	bl	8003060 <debouncer>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d005      	beq.n	80032e2 <main+0x1ae>

			if(vSeg[0] == '1') playAlarma();
 80032d6:	4b93      	ldr	r3, [pc, #588]	; (8003524 <main+0x3f0>)
 80032d8:	781b      	ldrb	r3, [r3, #0]
 80032da:	2b31      	cmp	r3, #49	; 0x31
 80032dc:	d101      	bne.n	80032e2 <main+0x1ae>
 80032de:	f7fd fd9f 	bl	8000e20 <playAlarma>
		}
		if (debouncer(&exterior, S_Ext_GPIO_Port, S_Ext_Pin)){
 80032e2:	2202      	movs	r2, #2
 80032e4:	498d      	ldr	r1, [pc, #564]	; (800351c <main+0x3e8>)
 80032e6:	4890      	ldr	r0, [pc, #576]	; (8003528 <main+0x3f4>)
 80032e8:	f7ff feba 	bl	8003060 <debouncer>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d005      	beq.n	80032fe <main+0x1ca>

			if(vSeg[1] == '1') playAlarma();
 80032f2:	4b8c      	ldr	r3, [pc, #560]	; (8003524 <main+0x3f0>)
 80032f4:	785b      	ldrb	r3, [r3, #1]
 80032f6:	2b31      	cmp	r3, #49	; 0x31
 80032f8:	d101      	bne.n	80032fe <main+0x1ca>
 80032fa:	f7fd fd91 	bl	8000e20 <playAlarma>
		}

		// PUERTA PARCELA (90)
		if(vVent[0]=='1' || vExt[4]=='1') __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 91);
 80032fe:	4b8b      	ldr	r3, [pc, #556]	; (800352c <main+0x3f8>)
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	2b31      	cmp	r3, #49	; 0x31
 8003304:	d003      	beq.n	800330e <main+0x1da>
 8003306:	4b8a      	ldr	r3, [pc, #552]	; (8003530 <main+0x3fc>)
 8003308:	791b      	ldrb	r3, [r3, #4]
 800330a:	2b31      	cmp	r3, #49	; 0x31
 800330c:	d103      	bne.n	8003316 <main+0x1e2>
 800330e:	4b89      	ldr	r3, [pc, #548]	; (8003534 <main+0x400>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	225b      	movs	r2, #91	; 0x5b
 8003314:	635a      	str	r2, [r3, #52]	; 0x34
		if(vVent[0]=='0' || vExt[4]=='0') __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 89);
 8003316:	4b85      	ldr	r3, [pc, #532]	; (800352c <main+0x3f8>)
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	2b30      	cmp	r3, #48	; 0x30
 800331c:	d003      	beq.n	8003326 <main+0x1f2>
 800331e:	4b84      	ldr	r3, [pc, #528]	; (8003530 <main+0x3fc>)
 8003320:	791b      	ldrb	r3, [r3, #4]
 8003322:	2b30      	cmp	r3, #48	; 0x30
 8003324:	d103      	bne.n	800332e <main+0x1fa>
 8003326:	4b83      	ldr	r3, [pc, #524]	; (8003534 <main+0x400>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	2259      	movs	r2, #89	; 0x59
 800332c:	635a      	str	r2, [r3, #52]	; 0x34

		// PUERTA GARAJE (90)
		if(vVent[1]=='1' || vGar[1] == '1') __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 92); // más rápido a 30
 800332e:	4b7f      	ldr	r3, [pc, #508]	; (800352c <main+0x3f8>)
 8003330:	785b      	ldrb	r3, [r3, #1]
 8003332:	2b31      	cmp	r3, #49	; 0x31
 8003334:	d003      	beq.n	800333e <main+0x20a>
 8003336:	4b80      	ldr	r3, [pc, #512]	; (8003538 <main+0x404>)
 8003338:	785b      	ldrb	r3, [r3, #1]
 800333a:	2b31      	cmp	r3, #49	; 0x31
 800333c:	d103      	bne.n	8003346 <main+0x212>
 800333e:	4b7d      	ldr	r3, [pc, #500]	; (8003534 <main+0x400>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	225c      	movs	r2, #92	; 0x5c
 8003344:	639a      	str	r2, [r3, #56]	; 0x38
		if(vVent[1]=='0' || vGar[1] == '0') __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 89);
 8003346:	4b79      	ldr	r3, [pc, #484]	; (800352c <main+0x3f8>)
 8003348:	785b      	ldrb	r3, [r3, #1]
 800334a:	2b30      	cmp	r3, #48	; 0x30
 800334c:	d003      	beq.n	8003356 <main+0x222>
 800334e:	4b7a      	ldr	r3, [pc, #488]	; (8003538 <main+0x404>)
 8003350:	785b      	ldrb	r3, [r3, #1]
 8003352:	2b30      	cmp	r3, #48	; 0x30
 8003354:	d103      	bne.n	800335e <main+0x22a>
 8003356:	4b77      	ldr	r3, [pc, #476]	; (8003534 <main+0x400>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2259      	movs	r2, #89	; 0x59
 800335c:	639a      	str	r2, [r3, #56]	; 0x38

		// TOLDO TENDEDERO (90)
		if(vExt[0]=='1'){
 800335e:	4b74      	ldr	r3, [pc, #464]	; (8003530 <main+0x3fc>)
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	2b31      	cmp	r3, #49	; 0x31
 8003364:	d10e      	bne.n	8003384 <main+0x250>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 91);
 8003366:	4b73      	ldr	r3, [pc, #460]	; (8003534 <main+0x400>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	225b      	movs	r2, #91	; 0x5b
 800336c:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_Delay(3000);
 800336e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003372:	f001 fe65 	bl	8005040 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 90);
 8003376:	4b6f      	ldr	r3, [pc, #444]	; (8003534 <main+0x400>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	225a      	movs	r2, #90	; 0x5a
 800337c:	63da      	str	r2, [r3, #60]	; 0x3c
			toldo = 1;
 800337e:	4b6f      	ldr	r3, [pc, #444]	; (800353c <main+0x408>)
 8003380:	2201      	movs	r2, #1
 8003382:	601a      	str	r2, [r3, #0]
		}
		if(vExt[0]=='0'){
 8003384:	4b6a      	ldr	r3, [pc, #424]	; (8003530 <main+0x3fc>)
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	2b30      	cmp	r3, #48	; 0x30
 800338a:	d10e      	bne.n	80033aa <main+0x276>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 88);
 800338c:	4b69      	ldr	r3, [pc, #420]	; (8003534 <main+0x400>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2258      	movs	r2, #88	; 0x58
 8003392:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_Delay(3000);
 8003394:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003398:	f001 fe52 	bl	8005040 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 90);
 800339c:	4b65      	ldr	r3, [pc, #404]	; (8003534 <main+0x400>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	225a      	movs	r2, #90	; 0x5a
 80033a2:	63da      	str	r2, [r3, #60]	; 0x3c
			toldo = 0;
 80033a4:	4b65      	ldr	r3, [pc, #404]	; (800353c <main+0x408>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	601a      	str	r2, [r3, #0]
		}
		vExt[0]='x';
 80033aa:	4b61      	ldr	r3, [pc, #388]	; (8003530 <main+0x3fc>)
 80033ac:	2278      	movs	r2, #120	; 0x78
 80033ae:	701a      	strb	r2, [r3, #0]

		// VENTANA SALÓN (90)
		if(vVent[2]=='1' || vSal[5]=='1') {
 80033b0:	4b5e      	ldr	r3, [pc, #376]	; (800352c <main+0x3f8>)
 80033b2:	789b      	ldrb	r3, [r3, #2]
 80033b4:	2b31      	cmp	r3, #49	; 0x31
 80033b6:	d003      	beq.n	80033c0 <main+0x28c>
 80033b8:	4b61      	ldr	r3, [pc, #388]	; (8003540 <main+0x40c>)
 80033ba:	795b      	ldrb	r3, [r3, #5]
 80033bc:	2b31      	cmp	r3, #49	; 0x31
 80033be:	d10b      	bne.n	80033d8 <main+0x2a4>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 91);
 80033c0:	4b60      	ldr	r3, [pc, #384]	; (8003544 <main+0x410>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	225b      	movs	r2, #91	; 0x5b
 80033c6:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_Delay(3000);
 80033c8:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80033cc:	f001 fe38 	bl	8005040 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 90);
 80033d0:	4b5c      	ldr	r3, [pc, #368]	; (8003544 <main+0x410>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	225a      	movs	r2, #90	; 0x5a
 80033d6:	641a      	str	r2, [r3, #64]	; 0x40
		}
		if(vVent[2]=='0'|| vSal[5]=='0') {
 80033d8:	4b54      	ldr	r3, [pc, #336]	; (800352c <main+0x3f8>)
 80033da:	789b      	ldrb	r3, [r3, #2]
 80033dc:	2b30      	cmp	r3, #48	; 0x30
 80033de:	d003      	beq.n	80033e8 <main+0x2b4>
 80033e0:	4b57      	ldr	r3, [pc, #348]	; (8003540 <main+0x40c>)
 80033e2:	795b      	ldrb	r3, [r3, #5]
 80033e4:	2b30      	cmp	r3, #48	; 0x30
 80033e6:	d10b      	bne.n	8003400 <main+0x2cc>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 89);
 80033e8:	4b56      	ldr	r3, [pc, #344]	; (8003544 <main+0x410>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2259      	movs	r2, #89	; 0x59
 80033ee:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_Delay(3000);
 80033f0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80033f4:	f001 fe24 	bl	8005040 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 90);
 80033f8:	4b52      	ldr	r3, [pc, #328]	; (8003544 <main+0x410>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	225a      	movs	r2, #90	; 0x5a
 80033fe:	641a      	str	r2, [r3, #64]	; 0x40
		}
		vVent[2]='x';
 8003400:	4b4a      	ldr	r3, [pc, #296]	; (800352c <main+0x3f8>)
 8003402:	2278      	movs	r2, #120	; 0x78
 8003404:	709a      	strb	r2, [r3, #2]
		vSal[5]='x';
 8003406:	4b4e      	ldr	r3, [pc, #312]	; (8003540 <main+0x40c>)
 8003408:	2278      	movs	r2, #120	; 0x78
 800340a:	715a      	strb	r2, [r3, #5]

		// VENTANA DORMITORIO (90)
		if(vVent[3]=='1' || vDor[3]=='1') {
 800340c:	4b47      	ldr	r3, [pc, #284]	; (800352c <main+0x3f8>)
 800340e:	78db      	ldrb	r3, [r3, #3]
 8003410:	2b31      	cmp	r3, #49	; 0x31
 8003412:	d003      	beq.n	800341c <main+0x2e8>
 8003414:	4b4c      	ldr	r3, [pc, #304]	; (8003548 <main+0x414>)
 8003416:	78db      	ldrb	r3, [r3, #3]
 8003418:	2b31      	cmp	r3, #49	; 0x31
 800341a:	d10b      	bne.n	8003434 <main+0x300>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 92);
 800341c:	4b49      	ldr	r3, [pc, #292]	; (8003544 <main+0x410>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	225c      	movs	r2, #92	; 0x5c
 8003422:	639a      	str	r2, [r3, #56]	; 0x38
			HAL_Delay(3000);
 8003424:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003428:	f001 fe0a 	bl	8005040 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 90);
 800342c:	4b45      	ldr	r3, [pc, #276]	; (8003544 <main+0x410>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	225a      	movs	r2, #90	; 0x5a
 8003432:	639a      	str	r2, [r3, #56]	; 0x38
		}
		if(vVent[3]=='0' || vDor[3]=='0') {
 8003434:	4b3d      	ldr	r3, [pc, #244]	; (800352c <main+0x3f8>)
 8003436:	78db      	ldrb	r3, [r3, #3]
 8003438:	2b30      	cmp	r3, #48	; 0x30
 800343a:	d003      	beq.n	8003444 <main+0x310>
 800343c:	4b42      	ldr	r3, [pc, #264]	; (8003548 <main+0x414>)
 800343e:	78db      	ldrb	r3, [r3, #3]
 8003440:	2b30      	cmp	r3, #48	; 0x30
 8003442:	d10b      	bne.n	800345c <main+0x328>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 89);
 8003444:	4b3f      	ldr	r3, [pc, #252]	; (8003544 <main+0x410>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	2259      	movs	r2, #89	; 0x59
 800344a:	639a      	str	r2, [r3, #56]	; 0x38
			HAL_Delay(3000);
 800344c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003450:	f001 fdf6 	bl	8005040 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 90);
 8003454:	4b3b      	ldr	r3, [pc, #236]	; (8003544 <main+0x410>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	225a      	movs	r2, #90	; 0x5a
 800345a:	639a      	str	r2, [r3, #56]	; 0x38
		}
		vVent[3]='x';
 800345c:	4b33      	ldr	r3, [pc, #204]	; (800352c <main+0x3f8>)
 800345e:	2278      	movs	r2, #120	; 0x78
 8003460:	70da      	strb	r2, [r3, #3]
		vDor[3]='x';
 8003462:	4b39      	ldr	r3, [pc, #228]	; (8003548 <main+0x414>)
 8003464:	2278      	movs	r2, #120	; 0x78
 8003466:	70da      	strb	r2, [r3, #3]

		// VENTANA OFICINA (90)
		if(vVent[4]=='1' || vOfi[11]=='1') {
 8003468:	4b30      	ldr	r3, [pc, #192]	; (800352c <main+0x3f8>)
 800346a:	791b      	ldrb	r3, [r3, #4]
 800346c:	2b31      	cmp	r3, #49	; 0x31
 800346e:	d003      	beq.n	8003478 <main+0x344>
 8003470:	4b36      	ldr	r3, [pc, #216]	; (800354c <main+0x418>)
 8003472:	7adb      	ldrb	r3, [r3, #11]
 8003474:	2b31      	cmp	r3, #49	; 0x31
 8003476:	d10b      	bne.n	8003490 <main+0x35c>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 91);
 8003478:	4b32      	ldr	r3, [pc, #200]	; (8003544 <main+0x410>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	225b      	movs	r2, #91	; 0x5b
 800347e:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_Delay(3000);
 8003480:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003484:	f001 fddc 	bl	8005040 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 90);
 8003488:	4b2e      	ldr	r3, [pc, #184]	; (8003544 <main+0x410>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	225a      	movs	r2, #90	; 0x5a
 800348e:	63da      	str	r2, [r3, #60]	; 0x3c
		}
		if(vVent[4]=='0' || vOfi[11]=='0') {
 8003490:	4b26      	ldr	r3, [pc, #152]	; (800352c <main+0x3f8>)
 8003492:	791b      	ldrb	r3, [r3, #4]
 8003494:	2b30      	cmp	r3, #48	; 0x30
 8003496:	d003      	beq.n	80034a0 <main+0x36c>
 8003498:	4b2c      	ldr	r3, [pc, #176]	; (800354c <main+0x418>)
 800349a:	7adb      	ldrb	r3, [r3, #11]
 800349c:	2b30      	cmp	r3, #48	; 0x30
 800349e:	d10b      	bne.n	80034b8 <main+0x384>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 88);
 80034a0:	4b28      	ldr	r3, [pc, #160]	; (8003544 <main+0x410>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2258      	movs	r2, #88	; 0x58
 80034a6:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_Delay(3000);
 80034a8:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80034ac:	f001 fdc8 	bl	8005040 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 90);
 80034b0:	4b24      	ldr	r3, [pc, #144]	; (8003544 <main+0x410>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	225a      	movs	r2, #90	; 0x5a
 80034b6:	63da      	str	r2, [r3, #60]	; 0x3c
		}
		vVent[4]='x';
 80034b8:	4b1c      	ldr	r3, [pc, #112]	; (800352c <main+0x3f8>)
 80034ba:	2278      	movs	r2, #120	; 0x78
 80034bc:	711a      	strb	r2, [r3, #4]
		vOfi[11]='x';
 80034be:	4b23      	ldr	r3, [pc, #140]	; (800354c <main+0x418>)
 80034c0:	2278      	movs	r2, #120	; 0x78
 80034c2:	72da      	strb	r2, [r3, #11]

		// FINAL DE CARRERA PARCELA
		if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_6) == 0){
 80034c4:	2140      	movs	r1, #64	; 0x40
 80034c6:	4815      	ldr	r0, [pc, #84]	; (800351c <main+0x3e8>)
 80034c8:	f002 fcea 	bl	8005ea0 <HAL_GPIO_ReadPin>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d14d      	bne.n	800356e <main+0x43a>

			if (vVent[0]=='1' || vExt[4]=='1'){
 80034d2:	4b16      	ldr	r3, [pc, #88]	; (800352c <main+0x3f8>)
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	2b31      	cmp	r3, #49	; 0x31
 80034d8:	d003      	beq.n	80034e2 <main+0x3ae>
 80034da:	4b15      	ldr	r3, [pc, #84]	; (8003530 <main+0x3fc>)
 80034dc:	791b      	ldrb	r3, [r3, #4]
 80034de:	2b31      	cmp	r3, #49	; 0x31
 80034e0:	d107      	bne.n	80034f2 <main+0x3be>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 89); // S_Parcela
 80034e2:	4b14      	ldr	r3, [pc, #80]	; (8003534 <main+0x400>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2259      	movs	r2, #89	; 0x59
 80034e8:	635a      	str	r2, [r3, #52]	; 0x34
				HAL_Delay(1000);
 80034ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80034ee:	f001 fda7 	bl	8005040 <HAL_Delay>
			}
			if (vVent[0]=='0' || vExt[4]=='0'){
 80034f2:	4b0e      	ldr	r3, [pc, #56]	; (800352c <main+0x3f8>)
 80034f4:	781b      	ldrb	r3, [r3, #0]
 80034f6:	2b30      	cmp	r3, #48	; 0x30
 80034f8:	d003      	beq.n	8003502 <main+0x3ce>
 80034fa:	4b0d      	ldr	r3, [pc, #52]	; (8003530 <main+0x3fc>)
 80034fc:	791b      	ldrb	r3, [r3, #4]
 80034fe:	2b30      	cmp	r3, #48	; 0x30
 8003500:	d12b      	bne.n	800355a <main+0x426>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 91); // S_Parcela
 8003502:	4b0c      	ldr	r3, [pc, #48]	; (8003534 <main+0x400>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	225b      	movs	r2, #91	; 0x5b
 8003508:	e022      	b.n	8003550 <main+0x41c>
 800350a:	bf00      	nop
 800350c:	080097dc 	.word	0x080097dc
 8003510:	20000d8c 	.word	0x20000d8c
 8003514:	40020800 	.word	0x40020800
 8003518:	20000ab0 	.word	0x20000ab0
 800351c:	40021000 	.word	0x40021000
 8003520:	200008b0 	.word	0x200008b0
 8003524:	20000974 	.word	0x20000974
 8003528:	200008b4 	.word	0x200008b4
 800352c:	2000090c 	.word	0x2000090c
 8003530:	20000914 	.word	0x20000914
 8003534:	20000dd0 	.word	0x20000dd0
 8003538:	2000091c 	.word	0x2000091c
 800353c:	200008d0 	.word	0x200008d0
 8003540:	2000096c 	.word	0x2000096c
 8003544:	20000bcc 	.word	0x20000bcc
 8003548:	20000908 	.word	0x20000908
 800354c:	20000928 	.word	0x20000928
 8003550:	635a      	str	r2, [r3, #52]	; 0x34
				HAL_Delay(1000);
 8003552:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003556:	f001 fd73 	bl	8005040 <HAL_Delay>
			}
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 90); // S_Parcela
 800355a:	4b81      	ldr	r3, [pc, #516]	; (8003760 <main+0x62c>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	225a      	movs	r2, #90	; 0x5a
 8003560:	635a      	str	r2, [r3, #52]	; 0x34
			vVent[0]='x'; // S_Parcela
 8003562:	4b80      	ldr	r3, [pc, #512]	; (8003764 <main+0x630>)
 8003564:	2278      	movs	r2, #120	; 0x78
 8003566:	701a      	strb	r2, [r3, #0]
			vExt[4]='x'; // S_Parcela
 8003568:	4b7f      	ldr	r3, [pc, #508]	; (8003768 <main+0x634>)
 800356a:	2278      	movs	r2, #120	; 0x78
 800356c:	711a      	strb	r2, [r3, #4]
		}

		// FINAL DE CARRERA GARAJE
		if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4) == 0){
 800356e:	2110      	movs	r1, #16
 8003570:	487e      	ldr	r0, [pc, #504]	; (800376c <main+0x638>)
 8003572:	f002 fc95 	bl	8005ea0 <HAL_GPIO_ReadPin>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d129      	bne.n	80035d0 <main+0x49c>

			if (vVent[1]=='1' || vGar[1]=='1'){
 800357c:	4b79      	ldr	r3, [pc, #484]	; (8003764 <main+0x630>)
 800357e:	785b      	ldrb	r3, [r3, #1]
 8003580:	2b31      	cmp	r3, #49	; 0x31
 8003582:	d003      	beq.n	800358c <main+0x458>
 8003584:	4b7a      	ldr	r3, [pc, #488]	; (8003770 <main+0x63c>)
 8003586:	785b      	ldrb	r3, [r3, #1]
 8003588:	2b31      	cmp	r3, #49	; 0x31
 800358a:	d107      	bne.n	800359c <main+0x468>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 89); // S_Garaje
 800358c:	4b74      	ldr	r3, [pc, #464]	; (8003760 <main+0x62c>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2259      	movs	r2, #89	; 0x59
 8003592:	639a      	str	r2, [r3, #56]	; 0x38
				HAL_Delay(1000);
 8003594:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003598:	f001 fd52 	bl	8005040 <HAL_Delay>
			}
			if (vVent[1]=='0' || vGar[1]=='0'){
 800359c:	4b71      	ldr	r3, [pc, #452]	; (8003764 <main+0x630>)
 800359e:	785b      	ldrb	r3, [r3, #1]
 80035a0:	2b30      	cmp	r3, #48	; 0x30
 80035a2:	d003      	beq.n	80035ac <main+0x478>
 80035a4:	4b72      	ldr	r3, [pc, #456]	; (8003770 <main+0x63c>)
 80035a6:	785b      	ldrb	r3, [r3, #1]
 80035a8:	2b30      	cmp	r3, #48	; 0x30
 80035aa:	d107      	bne.n	80035bc <main+0x488>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 92); // S_Garaje
 80035ac:	4b6c      	ldr	r3, [pc, #432]	; (8003760 <main+0x62c>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	225c      	movs	r2, #92	; 0x5c
 80035b2:	639a      	str	r2, [r3, #56]	; 0x38
				HAL_Delay(1000);
 80035b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80035b8:	f001 fd42 	bl	8005040 <HAL_Delay>
			}
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 90); // S_Garaje
 80035bc:	4b68      	ldr	r3, [pc, #416]	; (8003760 <main+0x62c>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	225a      	movs	r2, #90	; 0x5a
 80035c2:	639a      	str	r2, [r3, #56]	; 0x38
			vVent[1]='x'; // S_Garaje
 80035c4:	4b67      	ldr	r3, [pc, #412]	; (8003764 <main+0x630>)
 80035c6:	2278      	movs	r2, #120	; 0x78
 80035c8:	705a      	strb	r2, [r3, #1]
			vGar[1]='x'; // S_Garaje
 80035ca:	4b69      	ldr	r3, [pc, #420]	; (8003770 <main+0x63c>)
 80035cc:	2278      	movs	r2, #120	; 0x78
 80035ce:	705a      	strb	r2, [r3, #1]
		}

		// VENTILADOR SALÓN
		if(vTemp[0]=='1') {
 80035d0:	4b68      	ldr	r3, [pc, #416]	; (8003774 <main+0x640>)
 80035d2:	781b      	ldrb	r3, [r3, #0]
 80035d4:	2b31      	cmp	r3, #49	; 0x31
 80035d6:	d10e      	bne.n	80035f6 <main+0x4c2>
			__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 1000);
 80035d8:	4b67      	ldr	r3, [pc, #412]	; (8003778 <main+0x644>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80035e0:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_SET);
 80035e2:	2201      	movs	r2, #1
 80035e4:	2110      	movs	r1, #16
 80035e6:	4865      	ldr	r0, [pc, #404]	; (800377c <main+0x648>)
 80035e8:	f002 fc72 	bl	8005ed0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5,GPIO_PIN_RESET);
 80035ec:	2200      	movs	r2, #0
 80035ee:	2120      	movs	r1, #32
 80035f0:	4862      	ldr	r0, [pc, #392]	; (800377c <main+0x648>)
 80035f2:	f002 fc6d 	bl	8005ed0 <HAL_GPIO_WritePin>
		}
		if(vTemp[0]=='0') {
 80035f6:	4b5f      	ldr	r3, [pc, #380]	; (8003774 <main+0x640>)
 80035f8:	781b      	ldrb	r3, [r3, #0]
 80035fa:	2b30      	cmp	r3, #48	; 0x30
 80035fc:	d10d      	bne.n	800361a <main+0x4e6>
			__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 80035fe:	4b5e      	ldr	r3, [pc, #376]	; (8003778 <main+0x644>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2200      	movs	r2, #0
 8003604:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_RESET);
 8003606:	2200      	movs	r2, #0
 8003608:	2110      	movs	r1, #16
 800360a:	485c      	ldr	r0, [pc, #368]	; (800377c <main+0x648>)
 800360c:	f002 fc60 	bl	8005ed0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5,GPIO_PIN_RESET);
 8003610:	2200      	movs	r2, #0
 8003612:	2120      	movs	r1, #32
 8003614:	4859      	ldr	r0, [pc, #356]	; (800377c <main+0x648>)
 8003616:	f002 fc5b 	bl	8005ed0 <HAL_GPIO_WritePin>
		}

		// VALORES DE CONFIGURACIÓN
		v_enc = temp_value(vAj[0], vAj[1], vAj[2]);
 800361a:	4b59      	ldr	r3, [pc, #356]	; (8003780 <main+0x64c>)
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	4a58      	ldr	r2, [pc, #352]	; (8003780 <main+0x64c>)
 8003620:	7851      	ldrb	r1, [r2, #1]
 8003622:	4a57      	ldr	r2, [pc, #348]	; (8003780 <main+0x64c>)
 8003624:	7892      	ldrb	r2, [r2, #2]
 8003626:	4618      	mov	r0, r3
 8003628:	f7ff f8a4 	bl	8002774 <temp_value>
 800362c:	eef0 7a40 	vmov.f32	s15, s0
 8003630:	4b54      	ldr	r3, [pc, #336]	; (8003784 <main+0x650>)
 8003632:	edc3 7a00 	vstr	s15, [r3]
		v_apa = temp_value(vAj[3], vAj[4], vAj[5]);
 8003636:	4b52      	ldr	r3, [pc, #328]	; (8003780 <main+0x64c>)
 8003638:	78db      	ldrb	r3, [r3, #3]
 800363a:	4a51      	ldr	r2, [pc, #324]	; (8003780 <main+0x64c>)
 800363c:	7911      	ldrb	r1, [r2, #4]
 800363e:	4a50      	ldr	r2, [pc, #320]	; (8003780 <main+0x64c>)
 8003640:	7952      	ldrb	r2, [r2, #5]
 8003642:	4618      	mov	r0, r3
 8003644:	f7ff f896 	bl	8002774 <temp_value>
 8003648:	eef0 7a40 	vmov.f32	s15, s0
 800364c:	4b4e      	ldr	r3, [pc, #312]	; (8003788 <main+0x654>)
 800364e:	edc3 7a00 	vstr	s15, [r3]
		c_enc = temp_value(vAj[6], vAj[7], vAj[8]);
 8003652:	4b4b      	ldr	r3, [pc, #300]	; (8003780 <main+0x64c>)
 8003654:	799b      	ldrb	r3, [r3, #6]
 8003656:	4a4a      	ldr	r2, [pc, #296]	; (8003780 <main+0x64c>)
 8003658:	79d1      	ldrb	r1, [r2, #7]
 800365a:	4a49      	ldr	r2, [pc, #292]	; (8003780 <main+0x64c>)
 800365c:	7a12      	ldrb	r2, [r2, #8]
 800365e:	4618      	mov	r0, r3
 8003660:	f7ff f888 	bl	8002774 <temp_value>
 8003664:	eef0 7a40 	vmov.f32	s15, s0
 8003668:	4b48      	ldr	r3, [pc, #288]	; (800378c <main+0x658>)
 800366a:	edc3 7a00 	vstr	s15, [r3]
		c_apa = temp_value(vAj[9], vAj[10], vAj[11]);
 800366e:	4b44      	ldr	r3, [pc, #272]	; (8003780 <main+0x64c>)
 8003670:	7a5b      	ldrb	r3, [r3, #9]
 8003672:	4a43      	ldr	r2, [pc, #268]	; (8003780 <main+0x64c>)
 8003674:	7a91      	ldrb	r1, [r2, #10]
 8003676:	4a42      	ldr	r2, [pc, #264]	; (8003780 <main+0x64c>)
 8003678:	7ad2      	ldrb	r2, [r2, #11]
 800367a:	4618      	mov	r0, r3
 800367c:	f7ff f87a 	bl	8002774 <temp_value>
 8003680:	eef0 7a40 	vmov.f32	s15, s0
 8003684:	4b42      	ldr	r3, [pc, #264]	; (8003790 <main+0x65c>)
 8003686:	edc3 7a00 	vstr	s15, [r3]

		rh_min = rh_value(vAj[12], vAj[13]);
 800368a:	4b3d      	ldr	r3, [pc, #244]	; (8003780 <main+0x64c>)
 800368c:	7b1b      	ldrb	r3, [r3, #12]
 800368e:	4a3c      	ldr	r2, [pc, #240]	; (8003780 <main+0x64c>)
 8003690:	7b52      	ldrb	r2, [r2, #13]
 8003692:	4611      	mov	r1, r2
 8003694:	4618      	mov	r0, r3
 8003696:	f7fe ffa9 	bl	80025ec <rh_value>
 800369a:	4603      	mov	r3, r0
 800369c:	4a3d      	ldr	r2, [pc, #244]	; (8003794 <main+0x660>)
 800369e:	6013      	str	r3, [r2, #0]
		rh_max = rh_value(vAj[14], vAj[15]);
 80036a0:	4b37      	ldr	r3, [pc, #220]	; (8003780 <main+0x64c>)
 80036a2:	7b9b      	ldrb	r3, [r3, #14]
 80036a4:	4a36      	ldr	r2, [pc, #216]	; (8003780 <main+0x64c>)
 80036a6:	7bd2      	ldrb	r2, [r2, #15]
 80036a8:	4611      	mov	r1, r2
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7fe ff9e 	bl	80025ec <rh_value>
 80036b0:	4603      	mov	r3, r0
 80036b2:	4a39      	ldr	r2, [pc, #228]	; (8003798 <main+0x664>)
 80036b4:	6013      	str	r3, [r2, #0]


		/*----------- Lectura Sensores -----------*/

		// LDR
		if(HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK)
 80036b6:	f04f 31ff 	mov.w	r1, #4294967295
 80036ba:	4838      	ldr	r0, [pc, #224]	; (800379c <main+0x668>)
 80036bc:	f001 fdfa 	bl	80052b4 <HAL_ADC_PollForConversion>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d106      	bne.n	80036d4 <main+0x5a0>
			LDR_valor = HAL_ADC_GetValue(&hadc1);
 80036c6:	4835      	ldr	r0, [pc, #212]	; (800379c <main+0x668>)
 80036c8:	f001 fe7f 	bl	80053ca <HAL_ADC_GetValue>
 80036cc:	4603      	mov	r3, r0
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	4b33      	ldr	r3, [pc, #204]	; (80037a0 <main+0x66c>)
 80036d2:	801a      	strh	r2, [r3, #0]

		ldr(LDR_valor);
 80036d4:	4b32      	ldr	r3, [pc, #200]	; (80037a0 <main+0x66c>)
 80036d6:	881b      	ldrh	r3, [r3, #0]
 80036d8:	4618      	mov	r0, r3
 80036da:	f7fe fe0f 	bl	80022fc <ldr>

		// Lluvia
		if(HAL_ADC_PollForConversion(&hadc3, HAL_MAX_DELAY) == HAL_OK)
 80036de:	f04f 31ff 	mov.w	r1, #4294967295
 80036e2:	4830      	ldr	r0, [pc, #192]	; (80037a4 <main+0x670>)
 80036e4:	f001 fde6 	bl	80052b4 <HAL_ADC_PollForConversion>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d106      	bne.n	80036fc <main+0x5c8>
			Lluvia_lectura = HAL_ADC_GetValue(&hadc3);
 80036ee:	482d      	ldr	r0, [pc, #180]	; (80037a4 <main+0x670>)
 80036f0:	f001 fe6b 	bl	80053ca <HAL_ADC_GetValue>
 80036f4:	4603      	mov	r3, r0
 80036f6:	b29a      	uxth	r2, r3
 80036f8:	4b2b      	ldr	r3, [pc, #172]	; (80037a8 <main+0x674>)
 80036fa:	801a      	strh	r2, [r3, #0]

		Lluvia_real = 100 - ((100*Lluvia_lectura)/255);
 80036fc:	4b2a      	ldr	r3, [pc, #168]	; (80037a8 <main+0x674>)
 80036fe:	881b      	ldrh	r3, [r3, #0]
 8003700:	461a      	mov	r2, r3
 8003702:	2364      	movs	r3, #100	; 0x64
 8003704:	fb03 f302 	mul.w	r3, r3, r2
 8003708:	4a28      	ldr	r2, [pc, #160]	; (80037ac <main+0x678>)
 800370a:	fb82 1203 	smull	r1, r2, r2, r3
 800370e:	441a      	add	r2, r3
 8003710:	11d2      	asrs	r2, r2, #7
 8003712:	17db      	asrs	r3, r3, #31
 8003714:	1a9b      	subs	r3, r3, r2
 8003716:	b29b      	uxth	r3, r3
 8003718:	3364      	adds	r3, #100	; 0x64
 800371a:	b29a      	uxth	r2, r3
 800371c:	4b24      	ldr	r3, [pc, #144]	; (80037b0 <main+0x67c>)
 800371e:	801a      	strh	r2, [r3, #0]

		if(vExt[5] == '1'){
 8003720:	4b11      	ldr	r3, [pc, #68]	; (8003768 <main+0x634>)
 8003722:	795b      	ldrb	r3, [r3, #5]
 8003724:	2b31      	cmp	r3, #49	; 0x31
 8003726:	d165      	bne.n	80037f4 <main+0x6c0>
			// Si hay ropa tendida y llueve (con tendedero cerrado)
			if (Lluvia_real>5 && vExt[6] == '1' && toldo == 0){
 8003728:	4b21      	ldr	r3, [pc, #132]	; (80037b0 <main+0x67c>)
 800372a:	881b      	ldrh	r3, [r3, #0]
 800372c:	2b05      	cmp	r3, #5
 800372e:	d943      	bls.n	80037b8 <main+0x684>
 8003730:	4b0d      	ldr	r3, [pc, #52]	; (8003768 <main+0x634>)
 8003732:	799b      	ldrb	r3, [r3, #6]
 8003734:	2b31      	cmp	r3, #49	; 0x31
 8003736:	d13f      	bne.n	80037b8 <main+0x684>
 8003738:	4b1e      	ldr	r3, [pc, #120]	; (80037b4 <main+0x680>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d13b      	bne.n	80037b8 <main+0x684>

				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 91); // Abrir tendedero
 8003740:	4b07      	ldr	r3, [pc, #28]	; (8003760 <main+0x62c>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	225b      	movs	r2, #91	; 0x5b
 8003746:	63da      	str	r2, [r3, #60]	; 0x3c
				HAL_Delay(3000);
 8003748:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800374c:	f001 fc78 	bl	8005040 <HAL_Delay>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 90);
 8003750:	4b03      	ldr	r3, [pc, #12]	; (8003760 <main+0x62c>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	225a      	movs	r2, #90	; 0x5a
 8003756:	63da      	str	r2, [r3, #60]	; 0x3c
				toldo = 1;
 8003758:	4b16      	ldr	r3, [pc, #88]	; (80037b4 <main+0x680>)
 800375a:	2201      	movs	r2, #1
 800375c:	601a      	str	r2, [r3, #0]
 800375e:	e046      	b.n	80037ee <main+0x6ba>
 8003760:	20000dd0 	.word	0x20000dd0
 8003764:	2000090c 	.word	0x2000090c
 8003768:	20000914 	.word	0x20000914
 800376c:	40021000 	.word	0x40021000
 8003770:	2000091c 	.word	0x2000091c
 8003774:	20000920 	.word	0x20000920
 8003778:	20000d3c 	.word	0x20000d3c
 800377c:	40020800 	.word	0x40020800
 8003780:	2000095c 	.word	0x2000095c
 8003784:	200008b8 	.word	0x200008b8
 8003788:	200008bc 	.word	0x200008bc
 800378c:	200008c0 	.word	0x200008c0
 8003790:	200008c4 	.word	0x200008c4
 8003794:	200008c8 	.word	0x200008c8
 8003798:	200008cc 	.word	0x200008cc
 800379c:	20000c14 	.word	0x20000c14
 80037a0:	200008d4 	.word	0x200008d4
 80037a4:	20000c5c 	.word	0x20000c5c
 80037a8:	200008da 	.word	0x200008da
 80037ac:	80808081 	.word	0x80808081
 80037b0:	200008dc 	.word	0x200008dc
 80037b4:	200008d0 	.word	0x200008d0

			// Si hay ropa tendida y llueve (con tendedero abierto)
			// Si no hay ropa tendida y llueve (con tendedero cerrado)

			// Si no hay ropa tendida y llueve (con tendedero abierto)
			else if (Lluvia_real>5 && vExt[6] == '0' && toldo == 1){
 80037b8:	4b4f      	ldr	r3, [pc, #316]	; (80038f8 <main+0x7c4>)
 80037ba:	881b      	ldrh	r3, [r3, #0]
 80037bc:	2b05      	cmp	r3, #5
 80037be:	d916      	bls.n	80037ee <main+0x6ba>
 80037c0:	4b4e      	ldr	r3, [pc, #312]	; (80038fc <main+0x7c8>)
 80037c2:	799b      	ldrb	r3, [r3, #6]
 80037c4:	2b30      	cmp	r3, #48	; 0x30
 80037c6:	d112      	bne.n	80037ee <main+0x6ba>
 80037c8:	4b4d      	ldr	r3, [pc, #308]	; (8003900 <main+0x7cc>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d10e      	bne.n	80037ee <main+0x6ba>

				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 88); // Cerrar tendedero
 80037d0:	4b4c      	ldr	r3, [pc, #304]	; (8003904 <main+0x7d0>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2258      	movs	r2, #88	; 0x58
 80037d6:	63da      	str	r2, [r3, #60]	; 0x3c
				HAL_Delay(3000);
 80037d8:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80037dc:	f001 fc30 	bl	8005040 <HAL_Delay>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 90);
 80037e0:	4b48      	ldr	r3, [pc, #288]	; (8003904 <main+0x7d0>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	225a      	movs	r2, #90	; 0x5a
 80037e6:	63da      	str	r2, [r3, #60]	; 0x3c
				toldo = 0;
 80037e8:	4b45      	ldr	r3, [pc, #276]	; (8003900 <main+0x7cc>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	601a      	str	r2, [r3, #0]
			}

			// Si hay ropa tendida y no llueve (da igual el tendedero)
			// Si hay no hay ropa tendida y no llueve (da igual el tendedero)

			vExt[0]='x';
 80037ee:	4b43      	ldr	r3, [pc, #268]	; (80038fc <main+0x7c8>)
 80037f0:	2278      	movs	r2, #120	; 0x78
 80037f2:	701a      	strb	r2, [r3, #0]
		}

		// HW-390
		if(HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY) == HAL_OK)
 80037f4:	f04f 31ff 	mov.w	r1, #4294967295
 80037f8:	4843      	ldr	r0, [pc, #268]	; (8003908 <main+0x7d4>)
 80037fa:	f001 fd5b 	bl	80052b4 <HAL_ADC_PollForConversion>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d106      	bne.n	8003812 <main+0x6de>
			Higro_lectura = HAL_ADC_GetValue(&hadc2);
 8003804:	4840      	ldr	r0, [pc, #256]	; (8003908 <main+0x7d4>)
 8003806:	f001 fde0 	bl	80053ca <HAL_ADC_GetValue>
 800380a:	4603      	mov	r3, r0
 800380c:	b29a      	uxth	r2, r3
 800380e:	4b3f      	ldr	r3, [pc, #252]	; (800390c <main+0x7d8>)
 8003810:	801a      	strh	r2, [r3, #0]

		Higro_real = 100 - ((100*Higro_lectura)/255);
 8003812:	4b3e      	ldr	r3, [pc, #248]	; (800390c <main+0x7d8>)
 8003814:	881b      	ldrh	r3, [r3, #0]
 8003816:	461a      	mov	r2, r3
 8003818:	2364      	movs	r3, #100	; 0x64
 800381a:	fb03 f302 	mul.w	r3, r3, r2
 800381e:	4a3c      	ldr	r2, [pc, #240]	; (8003910 <main+0x7dc>)
 8003820:	fb82 1203 	smull	r1, r2, r2, r3
 8003824:	441a      	add	r2, r3
 8003826:	11d2      	asrs	r2, r2, #7
 8003828:	17db      	asrs	r3, r3, #31
 800382a:	1a9b      	subs	r3, r3, r2
 800382c:	b29b      	uxth	r3, r3
 800382e:	3364      	adds	r3, #100	; 0x64
 8003830:	b29a      	uxth	r2, r3
 8003832:	4b38      	ldr	r3, [pc, #224]	; (8003914 <main+0x7e0>)
 8003834:	801a      	strh	r2, [r3, #0]
			}
			else HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // Riego
		}*/

		//DHT22
		if(readDHT == 1){
 8003836:	4b38      	ldr	r3, [pc, #224]	; (8003918 <main+0x7e4>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	2b01      	cmp	r3, #1
 800383c:	d122      	bne.n	8003884 <main+0x750>

			// Exterior
			DHT22_getData(&DHT22_ext);
 800383e:	4837      	ldr	r0, [pc, #220]	; (800391c <main+0x7e8>)
 8003840:	f7fd fbfc 	bl	800103c <DHT22_getData>
		  	TempAireExt = DHT22_ext.Temperature;
 8003844:	4b35      	ldr	r3, [pc, #212]	; (800391c <main+0x7e8>)
 8003846:	edd3 7a00 	vldr	s15, [r3]
 800384a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800384e:	ee17 2a90 	vmov	r2, s15
 8003852:	4b33      	ldr	r3, [pc, #204]	; (8003920 <main+0x7ec>)
 8003854:	601a      	str	r2, [r3, #0]
		  	HumeAireExt = DHT22_ext.Humidity;
 8003856:	4b31      	ldr	r3, [pc, #196]	; (800391c <main+0x7e8>)
 8003858:	edd3 7a01 	vldr	s15, [r3, #4]
 800385c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003860:	ee17 2a90 	vmov	r2, s15
 8003864:	4b2f      	ldr	r3, [pc, #188]	; (8003924 <main+0x7f0>)
 8003866:	601a      	str	r2, [r3, #0]

		  	// Interior
		  	DHT22_getData(&DHT22_int);
 8003868:	482f      	ldr	r0, [pc, #188]	; (8003928 <main+0x7f4>)
 800386a:	f7fd fbe7 	bl	800103c <DHT22_getData>
		  	TempAireInt = DHT22_int.Temperature;
 800386e:	4b2e      	ldr	r3, [pc, #184]	; (8003928 <main+0x7f4>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a2e      	ldr	r2, [pc, #184]	; (800392c <main+0x7f8>)
 8003874:	6013      	str	r3, [r2, #0]
		  	HumeAireInt = DHT22_int.Humidity;
 8003876:	4b2c      	ldr	r3, [pc, #176]	; (8003928 <main+0x7f4>)
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	4a2d      	ldr	r2, [pc, #180]	; (8003930 <main+0x7fc>)
 800387c:	6013      	str	r3, [r2, #0]

		  	readDHT = 0;
 800387e:	4b26      	ldr	r3, [pc, #152]	; (8003918 <main+0x7e4>)
 8003880:	2200      	movs	r2, #0
 8003882:	601a      	str	r2, [r3, #0]
		}

		if(vTemp[4] == '1'){
 8003884:	4b2b      	ldr	r3, [pc, #172]	; (8003934 <main+0x800>)
 8003886:	791b      	ldrb	r3, [r3, #4]
 8003888:	2b31      	cmp	r3, #49	; 0x31
 800388a:	f47f acb4 	bne.w	80031f6 <main+0xc2>
				HAL_GPIO_WritePin(GPIOX, GPIO_PIN_XX, SET); // Ventilador Salón
			}
			else HAL_GPIO_WritePin(GPIOX, GPIO_PIN_X, RESET); // Ventilador Salón*/

			// Si la calefacción está apagada y no llega al mínimo o está encendida y no llega al máximo
			if (((!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15)) && (TempAireInt<c_enc)) || ((HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13)) && (TempAireInt<c_apa))){
 800388e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003892:	4829      	ldr	r0, [pc, #164]	; (8003938 <main+0x804>)
 8003894:	f002 fb04 	bl	8005ea0 <HAL_GPIO_ReadPin>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d10a      	bne.n	80038b4 <main+0x780>
 800389e:	4b23      	ldr	r3, [pc, #140]	; (800392c <main+0x7f8>)
 80038a0:	ed93 7a00 	vldr	s14, [r3]
 80038a4:	4b25      	ldr	r3, [pc, #148]	; (800393c <main+0x808>)
 80038a6:	edd3 7a00 	vldr	s15, [r3]
 80038aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038b2:	d412      	bmi.n	80038da <main+0x7a6>
 80038b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80038b8:	481f      	ldr	r0, [pc, #124]	; (8003938 <main+0x804>)
 80038ba:	f002 faf1 	bl	8005ea0 <HAL_GPIO_ReadPin>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d011      	beq.n	80038e8 <main+0x7b4>
 80038c4:	4b19      	ldr	r3, [pc, #100]	; (800392c <main+0x7f8>)
 80038c6:	ed93 7a00 	vldr	s14, [r3]
 80038ca:	4b1d      	ldr	r3, [pc, #116]	; (8003940 <main+0x80c>)
 80038cc:	edd3 7a00 	vldr	s15, [r3]
 80038d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038d8:	d506      	bpl.n	80038e8 <main+0x7b4>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, SET); // Calefacción
 80038da:	2201      	movs	r2, #1
 80038dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80038e0:	4815      	ldr	r0, [pc, #84]	; (8003938 <main+0x804>)
 80038e2:	f002 faf5 	bl	8005ed0 <HAL_GPIO_WritePin>
 80038e6:	e005      	b.n	80038f4 <main+0x7c0>
			}
			else HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, RESET); // Calefacción
 80038e8:	2200      	movs	r2, #0
 80038ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80038ee:	4812      	ldr	r0, [pc, #72]	; (8003938 <main+0x804>)
 80038f0:	f002 faee 	bl	8005ed0 <HAL_GPIO_WritePin>
	  	ESP_messageHandler();
 80038f4:	e47f      	b.n	80031f6 <main+0xc2>
 80038f6:	bf00      	nop
 80038f8:	200008dc 	.word	0x200008dc
 80038fc:	20000914 	.word	0x20000914
 8003900:	200008d0 	.word	0x200008d0
 8003904:	20000dd0 	.word	0x20000dd0
 8003908:	20000b3c 	.word	0x20000b3c
 800390c:	200008d6 	.word	0x200008d6
 8003910:	80808081 	.word	0x80808081
 8003914:	200008d8 	.word	0x200008d8
 8003918:	20000954 	.word	0x20000954
 800391c:	20000ca4 	.word	0x20000ca4
 8003920:	200008e0 	.word	0x200008e0
 8003924:	200008e4 	.word	0x200008e4
 8003928:	20000d84 	.word	0x20000d84
 800392c:	200008e8 	.word	0x200008e8
 8003930:	200008ec 	.word	0x200008ec
 8003934:	20000920 	.word	0x20000920
 8003938:	40020400 	.word	0x40020400
 800393c:	200008c0 	.word	0x200008c0
 8003940:	200008c4 	.word	0x200008c4

08003944 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b094      	sub	sp, #80	; 0x50
 8003948:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800394a:	f107 0320 	add.w	r3, r7, #32
 800394e:	2230      	movs	r2, #48	; 0x30
 8003950:	2100      	movs	r1, #0
 8003952:	4618      	mov	r0, r3
 8003954:	f004 fed8 	bl	8008708 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003958:	f107 030c 	add.w	r3, r7, #12
 800395c:	2200      	movs	r2, #0
 800395e:	601a      	str	r2, [r3, #0]
 8003960:	605a      	str	r2, [r3, #4]
 8003962:	609a      	str	r2, [r3, #8]
 8003964:	60da      	str	r2, [r3, #12]
 8003966:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003968:	2300      	movs	r3, #0
 800396a:	60bb      	str	r3, [r7, #8]
 800396c:	4b28      	ldr	r3, [pc, #160]	; (8003a10 <SystemClock_Config+0xcc>)
 800396e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003970:	4a27      	ldr	r2, [pc, #156]	; (8003a10 <SystemClock_Config+0xcc>)
 8003972:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003976:	6413      	str	r3, [r2, #64]	; 0x40
 8003978:	4b25      	ldr	r3, [pc, #148]	; (8003a10 <SystemClock_Config+0xcc>)
 800397a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003980:	60bb      	str	r3, [r7, #8]
 8003982:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003984:	2300      	movs	r3, #0
 8003986:	607b      	str	r3, [r7, #4]
 8003988:	4b22      	ldr	r3, [pc, #136]	; (8003a14 <SystemClock_Config+0xd0>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a21      	ldr	r2, [pc, #132]	; (8003a14 <SystemClock_Config+0xd0>)
 800398e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003992:	6013      	str	r3, [r2, #0]
 8003994:	4b1f      	ldr	r3, [pc, #124]	; (8003a14 <SystemClock_Config+0xd0>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800399c:	607b      	str	r3, [r7, #4]
 800399e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80039a0:	2301      	movs	r3, #1
 80039a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80039a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80039a8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80039aa:	2302      	movs	r3, #2
 80039ac:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80039ae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80039b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80039b4:	2304      	movs	r3, #4
 80039b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80039b8:	2332      	movs	r3, #50	; 0x32
 80039ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80039bc:	2302      	movs	r3, #2
 80039be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80039c0:	2307      	movs	r3, #7
 80039c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80039c4:	f107 0320 	add.w	r3, r7, #32
 80039c8:	4618      	mov	r0, r3
 80039ca:	f002 fab3 	bl	8005f34 <HAL_RCC_OscConfig>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d001      	beq.n	80039d8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80039d4:	f000 fe50 	bl	8004678 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80039d8:	230f      	movs	r3, #15
 80039da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80039dc:	2302      	movs	r3, #2
 80039de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80039e0:	2300      	movs	r3, #0
 80039e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80039e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80039ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80039f0:	f107 030c 	add.w	r3, r7, #12
 80039f4:	2101      	movs	r1, #1
 80039f6:	4618      	mov	r0, r3
 80039f8:	f002 fd14 	bl	8006424 <HAL_RCC_ClockConfig>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d001      	beq.n	8003a06 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003a02:	f000 fe39 	bl	8004678 <Error_Handler>
  }
}
 8003a06:	bf00      	nop
 8003a08:	3750      	adds	r7, #80	; 0x50
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	40023800 	.word	0x40023800
 8003a14:	40007000 	.word	0x40007000

08003a18 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003a1e:	463b      	mov	r3, r7
 8003a20:	2200      	movs	r2, #0
 8003a22:	601a      	str	r2, [r3, #0]
 8003a24:	605a      	str	r2, [r3, #4]
 8003a26:	609a      	str	r2, [r3, #8]
 8003a28:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003a2a:	4b21      	ldr	r3, [pc, #132]	; (8003ab0 <MX_ADC1_Init+0x98>)
 8003a2c:	4a21      	ldr	r2, [pc, #132]	; (8003ab4 <MX_ADC1_Init+0x9c>)
 8003a2e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003a30:	4b1f      	ldr	r3, [pc, #124]	; (8003ab0 <MX_ADC1_Init+0x98>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8003a36:	4b1e      	ldr	r3, [pc, #120]	; (8003ab0 <MX_ADC1_Init+0x98>)
 8003a38:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003a3c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8003a3e:	4b1c      	ldr	r3, [pc, #112]	; (8003ab0 <MX_ADC1_Init+0x98>)
 8003a40:	2201      	movs	r2, #1
 8003a42:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003a44:	4b1a      	ldr	r3, [pc, #104]	; (8003ab0 <MX_ADC1_Init+0x98>)
 8003a46:	2201      	movs	r2, #1
 8003a48:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003a4a:	4b19      	ldr	r3, [pc, #100]	; (8003ab0 <MX_ADC1_Init+0x98>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003a52:	4b17      	ldr	r3, [pc, #92]	; (8003ab0 <MX_ADC1_Init+0x98>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003a58:	4b15      	ldr	r3, [pc, #84]	; (8003ab0 <MX_ADC1_Init+0x98>)
 8003a5a:	4a17      	ldr	r2, [pc, #92]	; (8003ab8 <MX_ADC1_Init+0xa0>)
 8003a5c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003a5e:	4b14      	ldr	r3, [pc, #80]	; (8003ab0 <MX_ADC1_Init+0x98>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003a64:	4b12      	ldr	r3, [pc, #72]	; (8003ab0 <MX_ADC1_Init+0x98>)
 8003a66:	2201      	movs	r2, #1
 8003a68:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003a6a:	4b11      	ldr	r3, [pc, #68]	; (8003ab0 <MX_ADC1_Init+0x98>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8003a72:	4b0f      	ldr	r3, [pc, #60]	; (8003ab0 <MX_ADC1_Init+0x98>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003a78:	480d      	ldr	r0, [pc, #52]	; (8003ab0 <MX_ADC1_Init+0x98>)
 8003a7a:	f001 fb05 	bl	8005088 <HAL_ADC_Init>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d001      	beq.n	8003a88 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003a84:	f000 fdf8 	bl	8004678 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8003a88:	2304      	movs	r3, #4
 8003a8a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8003a90:	2307      	movs	r3, #7
 8003a92:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003a94:	463b      	mov	r3, r7
 8003a96:	4619      	mov	r1, r3
 8003a98:	4805      	ldr	r0, [pc, #20]	; (8003ab0 <MX_ADC1_Init+0x98>)
 8003a9a:	f001 fca3 	bl	80053e4 <HAL_ADC_ConfigChannel>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d001      	beq.n	8003aa8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003aa4:	f000 fde8 	bl	8004678 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003aa8:	bf00      	nop
 8003aaa:	3710      	adds	r7, #16
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	20000c14 	.word	0x20000c14
 8003ab4:	40012000 	.word	0x40012000
 8003ab8:	0f000001 	.word	0x0f000001

08003abc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003ac2:	463b      	mov	r3, r7
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	601a      	str	r2, [r3, #0]
 8003ac8:	605a      	str	r2, [r3, #4]
 8003aca:	609a      	str	r2, [r3, #8]
 8003acc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8003ace:	4b21      	ldr	r3, [pc, #132]	; (8003b54 <MX_ADC2_Init+0x98>)
 8003ad0:	4a21      	ldr	r2, [pc, #132]	; (8003b58 <MX_ADC2_Init+0x9c>)
 8003ad2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003ad4:	4b1f      	ldr	r3, [pc, #124]	; (8003b54 <MX_ADC2_Init+0x98>)
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_8B;
 8003ada:	4b1e      	ldr	r3, [pc, #120]	; (8003b54 <MX_ADC2_Init+0x98>)
 8003adc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ae0:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8003ae2:	4b1c      	ldr	r3, [pc, #112]	; (8003b54 <MX_ADC2_Init+0x98>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8003ae8:	4b1a      	ldr	r3, [pc, #104]	; (8003b54 <MX_ADC2_Init+0x98>)
 8003aea:	2201      	movs	r2, #1
 8003aec:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003aee:	4b19      	ldr	r3, [pc, #100]	; (8003b54 <MX_ADC2_Init+0x98>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003af6:	4b17      	ldr	r3, [pc, #92]	; (8003b54 <MX_ADC2_Init+0x98>)
 8003af8:	2200      	movs	r2, #0
 8003afa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003afc:	4b15      	ldr	r3, [pc, #84]	; (8003b54 <MX_ADC2_Init+0x98>)
 8003afe:	4a17      	ldr	r2, [pc, #92]	; (8003b5c <MX_ADC2_Init+0xa0>)
 8003b00:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003b02:	4b14      	ldr	r3, [pc, #80]	; (8003b54 <MX_ADC2_Init+0x98>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8003b08:	4b12      	ldr	r3, [pc, #72]	; (8003b54 <MX_ADC2_Init+0x98>)
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8003b0e:	4b11      	ldr	r3, [pc, #68]	; (8003b54 <MX_ADC2_Init+0x98>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8003b16:	4b0f      	ldr	r3, [pc, #60]	; (8003b54 <MX_ADC2_Init+0x98>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003b1c:	480d      	ldr	r0, [pc, #52]	; (8003b54 <MX_ADC2_Init+0x98>)
 8003b1e:	f001 fab3 	bl	8005088 <HAL_ADC_Init>
 8003b22:	4603      	mov	r3, r0
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d001      	beq.n	8003b2c <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8003b28:	f000 fda6 	bl	8004678 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8003b2c:	2308      	movs	r3, #8
 8003b2e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003b30:	2301      	movs	r3, #1
 8003b32:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8003b34:	2307      	movs	r3, #7
 8003b36:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003b38:	463b      	mov	r3, r7
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	4805      	ldr	r0, [pc, #20]	; (8003b54 <MX_ADC2_Init+0x98>)
 8003b3e:	f001 fc51 	bl	80053e4 <HAL_ADC_ConfigChannel>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d001      	beq.n	8003b4c <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8003b48:	f000 fd96 	bl	8004678 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8003b4c:	bf00      	nop
 8003b4e:	3710      	adds	r7, #16
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	20000b3c 	.word	0x20000b3c
 8003b58:	40012100 	.word	0x40012100
 8003b5c:	0f000001 	.word	0x0f000001

08003b60 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b084      	sub	sp, #16
 8003b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003b66:	463b      	mov	r3, r7
 8003b68:	2200      	movs	r2, #0
 8003b6a:	601a      	str	r2, [r3, #0]
 8003b6c:	605a      	str	r2, [r3, #4]
 8003b6e:	609a      	str	r2, [r3, #8]
 8003b70:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8003b72:	4b21      	ldr	r3, [pc, #132]	; (8003bf8 <MX_ADC3_Init+0x98>)
 8003b74:	4a21      	ldr	r2, [pc, #132]	; (8003bfc <MX_ADC3_Init+0x9c>)
 8003b76:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003b78:	4b1f      	ldr	r3, [pc, #124]	; (8003bf8 <MX_ADC3_Init+0x98>)
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_8B;
 8003b7e:	4b1e      	ldr	r3, [pc, #120]	; (8003bf8 <MX_ADC3_Init+0x98>)
 8003b80:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b84:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8003b86:	4b1c      	ldr	r3, [pc, #112]	; (8003bf8 <MX_ADC3_Init+0x98>)
 8003b88:	2200      	movs	r2, #0
 8003b8a:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8003b8c:	4b1a      	ldr	r3, [pc, #104]	; (8003bf8 <MX_ADC3_Init+0x98>)
 8003b8e:	2201      	movs	r2, #1
 8003b90:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8003b92:	4b19      	ldr	r3, [pc, #100]	; (8003bf8 <MX_ADC3_Init+0x98>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003b9a:	4b17      	ldr	r3, [pc, #92]	; (8003bf8 <MX_ADC3_Init+0x98>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003ba0:	4b15      	ldr	r3, [pc, #84]	; (8003bf8 <MX_ADC3_Init+0x98>)
 8003ba2:	4a17      	ldr	r2, [pc, #92]	; (8003c00 <MX_ADC3_Init+0xa0>)
 8003ba4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003ba6:	4b14      	ldr	r3, [pc, #80]	; (8003bf8 <MX_ADC3_Init+0x98>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8003bac:	4b12      	ldr	r3, [pc, #72]	; (8003bf8 <MX_ADC3_Init+0x98>)
 8003bae:	2201      	movs	r2, #1
 8003bb0:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8003bb2:	4b11      	ldr	r3, [pc, #68]	; (8003bf8 <MX_ADC3_Init+0x98>)
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8003bba:	4b0f      	ldr	r3, [pc, #60]	; (8003bf8 <MX_ADC3_Init+0x98>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8003bc0:	480d      	ldr	r0, [pc, #52]	; (8003bf8 <MX_ADC3_Init+0x98>)
 8003bc2:	f001 fa61 	bl	8005088 <HAL_ADC_Init>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d001      	beq.n	8003bd0 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8003bcc:	f000 fd54 	bl	8004678 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8003bd0:	230b      	movs	r3, #11
 8003bd2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8003bd8:	2307      	movs	r3, #7
 8003bda:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003bdc:	463b      	mov	r3, r7
 8003bde:	4619      	mov	r1, r3
 8003be0:	4805      	ldr	r0, [pc, #20]	; (8003bf8 <MX_ADC3_Init+0x98>)
 8003be2:	f001 fbff 	bl	80053e4 <HAL_ADC_ConfigChannel>
 8003be6:	4603      	mov	r3, r0
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d001      	beq.n	8003bf0 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8003bec:	f000 fd44 	bl	8004678 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8003bf0:	bf00      	nop
 8003bf2:	3710      	adds	r7, #16
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	20000c5c 	.word	0x20000c5c
 8003bfc:	40012200 	.word	0x40012200
 8003c00:	0f000001 	.word	0x0f000001

08003c04 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b096      	sub	sp, #88	; 0x58
 8003c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003c0a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003c0e:	2200      	movs	r2, #0
 8003c10:	601a      	str	r2, [r3, #0]
 8003c12:	605a      	str	r2, [r3, #4]
 8003c14:	609a      	str	r2, [r3, #8]
 8003c16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c18:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	601a      	str	r2, [r3, #0]
 8003c20:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003c22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c26:	2200      	movs	r2, #0
 8003c28:	601a      	str	r2, [r3, #0]
 8003c2a:	605a      	str	r2, [r3, #4]
 8003c2c:	609a      	str	r2, [r3, #8]
 8003c2e:	60da      	str	r2, [r3, #12]
 8003c30:	611a      	str	r2, [r3, #16]
 8003c32:	615a      	str	r2, [r3, #20]
 8003c34:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003c36:	1d3b      	adds	r3, r7, #4
 8003c38:	2220      	movs	r2, #32
 8003c3a:	2100      	movs	r1, #0
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f004 fd63 	bl	8008708 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003c42:	4b4a      	ldr	r3, [pc, #296]	; (8003d6c <MX_TIM1_Init+0x168>)
 8003c44:	4a4a      	ldr	r2, [pc, #296]	; (8003d70 <MX_TIM1_Init+0x16c>)
 8003c46:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 96-1;
 8003c48:	4b48      	ldr	r3, [pc, #288]	; (8003d6c <MX_TIM1_Init+0x168>)
 8003c4a:	225f      	movs	r2, #95	; 0x5f
 8003c4c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c4e:	4b47      	ldr	r3, [pc, #284]	; (8003d6c <MX_TIM1_Init+0x168>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255-1;
 8003c54:	4b45      	ldr	r3, [pc, #276]	; (8003d6c <MX_TIM1_Init+0x168>)
 8003c56:	22fe      	movs	r2, #254	; 0xfe
 8003c58:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c5a:	4b44      	ldr	r3, [pc, #272]	; (8003d6c <MX_TIM1_Init+0x168>)
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003c60:	4b42      	ldr	r3, [pc, #264]	; (8003d6c <MX_TIM1_Init+0x168>)
 8003c62:	2200      	movs	r2, #0
 8003c64:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c66:	4b41      	ldr	r3, [pc, #260]	; (8003d6c <MX_TIM1_Init+0x168>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003c6c:	483f      	ldr	r0, [pc, #252]	; (8003d6c <MX_TIM1_Init+0x168>)
 8003c6e:	f002 fdd5 	bl	800681c <HAL_TIM_Base_Init>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d001      	beq.n	8003c7c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8003c78:	f000 fcfe 	bl	8004678 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c80:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003c82:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003c86:	4619      	mov	r1, r3
 8003c88:	4838      	ldr	r0, [pc, #224]	; (8003d6c <MX_TIM1_Init+0x168>)
 8003c8a:	f003 f863 	bl	8006d54 <HAL_TIM_ConfigClockSource>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d001      	beq.n	8003c98 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8003c94:	f000 fcf0 	bl	8004678 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003c98:	4834      	ldr	r0, [pc, #208]	; (8003d6c <MX_TIM1_Init+0x168>)
 8003c9a:	f002 fe77 	bl	800698c <HAL_TIM_PWM_Init>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d001      	beq.n	8003ca8 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8003ca4:	f000 fce8 	bl	8004678 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cac:	2300      	movs	r3, #0
 8003cae:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003cb0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	482d      	ldr	r0, [pc, #180]	; (8003d6c <MX_TIM1_Init+0x168>)
 8003cb8:	f003 fc24 	bl	8007504 <HAL_TIMEx_MasterConfigSynchronization>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8003cc2:	f000 fcd9 	bl	8004678 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003cc6:	2360      	movs	r3, #96	; 0x60
 8003cc8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003cce:	2300      	movs	r3, #0
 8003cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003ce2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	4619      	mov	r1, r3
 8003cea:	4820      	ldr	r0, [pc, #128]	; (8003d6c <MX_TIM1_Init+0x168>)
 8003cec:	f002 ff70 	bl	8006bd0 <HAL_TIM_PWM_ConfigChannel>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d001      	beq.n	8003cfa <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8003cf6:	f000 fcbf 	bl	8004678 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003cfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003cfe:	2204      	movs	r2, #4
 8003d00:	4619      	mov	r1, r3
 8003d02:	481a      	ldr	r0, [pc, #104]	; (8003d6c <MX_TIM1_Init+0x168>)
 8003d04:	f002 ff64 	bl	8006bd0 <HAL_TIM_PWM_ConfigChannel>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d001      	beq.n	8003d12 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8003d0e:	f000 fcb3 	bl	8004678 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003d12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d16:	2208      	movs	r2, #8
 8003d18:	4619      	mov	r1, r3
 8003d1a:	4814      	ldr	r0, [pc, #80]	; (8003d6c <MX_TIM1_Init+0x168>)
 8003d1c:	f002 ff58 	bl	8006bd0 <HAL_TIM_PWM_ConfigChannel>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d001      	beq.n	8003d2a <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8003d26:	f000 fca7 	bl	8004678 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003d32:	2300      	movs	r3, #0
 8003d34:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003d36:	2300      	movs	r3, #0
 8003d38:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003d3e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d42:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003d44:	2300      	movs	r3, #0
 8003d46:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003d48:	1d3b      	adds	r3, r7, #4
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	4807      	ldr	r0, [pc, #28]	; (8003d6c <MX_TIM1_Init+0x168>)
 8003d4e:	f003 fc55 	bl	80075fc <HAL_TIMEx_ConfigBreakDeadTime>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d001      	beq.n	8003d5c <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8003d58:	f000 fc8e 	bl	8004678 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003d5c:	4803      	ldr	r0, [pc, #12]	; (8003d6c <MX_TIM1_Init+0x168>)
 8003d5e:	f000 fe1b 	bl	8004998 <HAL_TIM_MspPostInit>

}
 8003d62:	bf00      	nop
 8003d64:	3758      	adds	r7, #88	; 0x58
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	20000cf4 	.word	0x20000cf4
 8003d70:	40010000 	.word	0x40010000

08003d74 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b08e      	sub	sp, #56	; 0x38
 8003d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003d7a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d7e:	2200      	movs	r2, #0
 8003d80:	601a      	str	r2, [r3, #0]
 8003d82:	605a      	str	r2, [r3, #4]
 8003d84:	609a      	str	r2, [r3, #8]
 8003d86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d88:	f107 0320 	add.w	r3, r7, #32
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	601a      	str	r2, [r3, #0]
 8003d90:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003d92:	1d3b      	adds	r3, r7, #4
 8003d94:	2200      	movs	r2, #0
 8003d96:	601a      	str	r2, [r3, #0]
 8003d98:	605a      	str	r2, [r3, #4]
 8003d9a:	609a      	str	r2, [r3, #8]
 8003d9c:	60da      	str	r2, [r3, #12]
 8003d9e:	611a      	str	r2, [r3, #16]
 8003da0:	615a      	str	r2, [r3, #20]
 8003da2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003da4:	4b38      	ldr	r3, [pc, #224]	; (8003e88 <MX_TIM2_Init+0x114>)
 8003da6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003daa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 500-1;
 8003dac:	4b36      	ldr	r3, [pc, #216]	; (8003e88 <MX_TIM2_Init+0x114>)
 8003dae:	f240 12f3 	movw	r2, #499	; 0x1f3
 8003db2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003db4:	4b34      	ldr	r3, [pc, #208]	; (8003e88 <MX_TIM2_Init+0x114>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000-1;
 8003dba:	4b33      	ldr	r3, [pc, #204]	; (8003e88 <MX_TIM2_Init+0x114>)
 8003dbc:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8003dc0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003dc2:	4b31      	ldr	r3, [pc, #196]	; (8003e88 <MX_TIM2_Init+0x114>)
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003dc8:	4b2f      	ldr	r3, [pc, #188]	; (8003e88 <MX_TIM2_Init+0x114>)
 8003dca:	2200      	movs	r2, #0
 8003dcc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003dce:	482e      	ldr	r0, [pc, #184]	; (8003e88 <MX_TIM2_Init+0x114>)
 8003dd0:	f002 fd24 	bl	800681c <HAL_TIM_Base_Init>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d001      	beq.n	8003dde <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8003dda:	f000 fc4d 	bl	8004678 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003dde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003de2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003de4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003de8:	4619      	mov	r1, r3
 8003dea:	4827      	ldr	r0, [pc, #156]	; (8003e88 <MX_TIM2_Init+0x114>)
 8003dec:	f002 ffb2 	bl	8006d54 <HAL_TIM_ConfigClockSource>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8003df6:	f000 fc3f 	bl	8004678 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003dfa:	4823      	ldr	r0, [pc, #140]	; (8003e88 <MX_TIM2_Init+0x114>)
 8003dfc:	f002 fdc6 	bl	800698c <HAL_TIM_PWM_Init>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d001      	beq.n	8003e0a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8003e06:	f000 fc37 	bl	8004678 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003e12:	f107 0320 	add.w	r3, r7, #32
 8003e16:	4619      	mov	r1, r3
 8003e18:	481b      	ldr	r0, [pc, #108]	; (8003e88 <MX_TIM2_Init+0x114>)
 8003e1a:	f003 fb73 	bl	8007504 <HAL_TIMEx_MasterConfigSynchronization>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d001      	beq.n	8003e28 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8003e24:	f000 fc28 	bl	8004678 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003e28:	2360      	movs	r3, #96	; 0x60
 8003e2a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003e30:	2300      	movs	r3, #0
 8003e32:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003e34:	2300      	movs	r3, #0
 8003e36:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003e38:	1d3b      	adds	r3, r7, #4
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	4812      	ldr	r0, [pc, #72]	; (8003e88 <MX_TIM2_Init+0x114>)
 8003e40:	f002 fec6 	bl	8006bd0 <HAL_TIM_PWM_ConfigChannel>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d001      	beq.n	8003e4e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8003e4a:	f000 fc15 	bl	8004678 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003e4e:	1d3b      	adds	r3, r7, #4
 8003e50:	2204      	movs	r2, #4
 8003e52:	4619      	mov	r1, r3
 8003e54:	480c      	ldr	r0, [pc, #48]	; (8003e88 <MX_TIM2_Init+0x114>)
 8003e56:	f002 febb 	bl	8006bd0 <HAL_TIM_PWM_ConfigChannel>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d001      	beq.n	8003e64 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8003e60:	f000 fc0a 	bl	8004678 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003e64:	1d3b      	adds	r3, r7, #4
 8003e66:	2208      	movs	r2, #8
 8003e68:	4619      	mov	r1, r3
 8003e6a:	4807      	ldr	r0, [pc, #28]	; (8003e88 <MX_TIM2_Init+0x114>)
 8003e6c:	f002 feb0 	bl	8006bd0 <HAL_TIM_PWM_ConfigChannel>
 8003e70:	4603      	mov	r3, r0
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d001      	beq.n	8003e7a <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 8003e76:	f000 fbff 	bl	8004678 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003e7a:	4803      	ldr	r0, [pc, #12]	; (8003e88 <MX_TIM2_Init+0x114>)
 8003e7c:	f000 fd8c 	bl	8004998 <HAL_TIM_MspPostInit>

}
 8003e80:	bf00      	nop
 8003e82:	3738      	adds	r7, #56	; 0x38
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	20000dd0 	.word	0x20000dd0

08003e8c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b08e      	sub	sp, #56	; 0x38
 8003e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003e92:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e96:	2200      	movs	r2, #0
 8003e98:	601a      	str	r2, [r3, #0]
 8003e9a:	605a      	str	r2, [r3, #4]
 8003e9c:	609a      	str	r2, [r3, #8]
 8003e9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ea0:	f107 0320 	add.w	r3, r7, #32
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	601a      	str	r2, [r3, #0]
 8003ea8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003eaa:	1d3b      	adds	r3, r7, #4
 8003eac:	2200      	movs	r2, #0
 8003eae:	601a      	str	r2, [r3, #0]
 8003eb0:	605a      	str	r2, [r3, #4]
 8003eb2:	609a      	str	r2, [r3, #8]
 8003eb4:	60da      	str	r2, [r3, #12]
 8003eb6:	611a      	str	r2, [r3, #16]
 8003eb8:	615a      	str	r2, [r3, #20]
 8003eba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003ebc:	4b38      	ldr	r3, [pc, #224]	; (8003fa0 <MX_TIM3_Init+0x114>)
 8003ebe:	4a39      	ldr	r2, [pc, #228]	; (8003fa4 <MX_TIM3_Init+0x118>)
 8003ec0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 500-1;
 8003ec2:	4b37      	ldr	r3, [pc, #220]	; (8003fa0 <MX_TIM3_Init+0x114>)
 8003ec4:	f240 12f3 	movw	r2, #499	; 0x1f3
 8003ec8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003eca:	4b35      	ldr	r3, [pc, #212]	; (8003fa0 <MX_TIM3_Init+0x114>)
 8003ecc:	2200      	movs	r2, #0
 8003ece:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000-1;
 8003ed0:	4b33      	ldr	r3, [pc, #204]	; (8003fa0 <MX_TIM3_Init+0x114>)
 8003ed2:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8003ed6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ed8:	4b31      	ldr	r3, [pc, #196]	; (8003fa0 <MX_TIM3_Init+0x114>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ede:	4b30      	ldr	r3, [pc, #192]	; (8003fa0 <MX_TIM3_Init+0x114>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003ee4:	482e      	ldr	r0, [pc, #184]	; (8003fa0 <MX_TIM3_Init+0x114>)
 8003ee6:	f002 fc99 	bl	800681c <HAL_TIM_Base_Init>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d001      	beq.n	8003ef4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8003ef0:	f000 fbc2 	bl	8004678 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ef4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ef8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003efa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003efe:	4619      	mov	r1, r3
 8003f00:	4827      	ldr	r0, [pc, #156]	; (8003fa0 <MX_TIM3_Init+0x114>)
 8003f02:	f002 ff27 	bl	8006d54 <HAL_TIM_ConfigClockSource>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d001      	beq.n	8003f10 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8003f0c:	f000 fbb4 	bl	8004678 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003f10:	4823      	ldr	r0, [pc, #140]	; (8003fa0 <MX_TIM3_Init+0x114>)
 8003f12:	f002 fd3b 	bl	800698c <HAL_TIM_PWM_Init>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d001      	beq.n	8003f20 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8003f1c:	f000 fbac 	bl	8004678 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f20:	2300      	movs	r3, #0
 8003f22:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f24:	2300      	movs	r3, #0
 8003f26:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003f28:	f107 0320 	add.w	r3, r7, #32
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	481c      	ldr	r0, [pc, #112]	; (8003fa0 <MX_TIM3_Init+0x114>)
 8003f30:	f003 fae8 	bl	8007504 <HAL_TIMEx_MasterConfigSynchronization>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d001      	beq.n	8003f3e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8003f3a:	f000 fb9d 	bl	8004678 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003f3e:	2360      	movs	r3, #96	; 0x60
 8003f40:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003f42:	2300      	movs	r3, #0
 8003f44:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003f46:	2300      	movs	r3, #0
 8003f48:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003f4e:	1d3b      	adds	r3, r7, #4
 8003f50:	2204      	movs	r2, #4
 8003f52:	4619      	mov	r1, r3
 8003f54:	4812      	ldr	r0, [pc, #72]	; (8003fa0 <MX_TIM3_Init+0x114>)
 8003f56:	f002 fe3b 	bl	8006bd0 <HAL_TIM_PWM_ConfigChannel>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d001      	beq.n	8003f64 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8003f60:	f000 fb8a 	bl	8004678 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003f64:	1d3b      	adds	r3, r7, #4
 8003f66:	2208      	movs	r2, #8
 8003f68:	4619      	mov	r1, r3
 8003f6a:	480d      	ldr	r0, [pc, #52]	; (8003fa0 <MX_TIM3_Init+0x114>)
 8003f6c:	f002 fe30 	bl	8006bd0 <HAL_TIM_PWM_ConfigChannel>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d001      	beq.n	8003f7a <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8003f76:	f000 fb7f 	bl	8004678 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003f7a:	1d3b      	adds	r3, r7, #4
 8003f7c:	220c      	movs	r2, #12
 8003f7e:	4619      	mov	r1, r3
 8003f80:	4807      	ldr	r0, [pc, #28]	; (8003fa0 <MX_TIM3_Init+0x114>)
 8003f82:	f002 fe25 	bl	8006bd0 <HAL_TIM_PWM_ConfigChannel>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d001      	beq.n	8003f90 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8003f8c:	f000 fb74 	bl	8004678 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003f90:	4803      	ldr	r0, [pc, #12]	; (8003fa0 <MX_TIM3_Init+0x114>)
 8003f92:	f000 fd01 	bl	8004998 <HAL_TIM_MspPostInit>

}
 8003f96:	bf00      	nop
 8003f98:	3738      	adds	r7, #56	; 0x38
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	20000bcc 	.word	0x20000bcc
 8003fa4:	40000400 	.word	0x40000400

08003fa8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b08e      	sub	sp, #56	; 0x38
 8003fac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003fae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	601a      	str	r2, [r3, #0]
 8003fb6:	605a      	str	r2, [r3, #4]
 8003fb8:	609a      	str	r2, [r3, #8]
 8003fba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003fbc:	f107 0320 	add.w	r3, r7, #32
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	601a      	str	r2, [r3, #0]
 8003fc4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003fc6:	1d3b      	adds	r3, r7, #4
 8003fc8:	2200      	movs	r2, #0
 8003fca:	601a      	str	r2, [r3, #0]
 8003fcc:	605a      	str	r2, [r3, #4]
 8003fce:	609a      	str	r2, [r3, #8]
 8003fd0:	60da      	str	r2, [r3, #12]
 8003fd2:	611a      	str	r2, [r3, #16]
 8003fd4:	615a      	str	r2, [r3, #20]
 8003fd6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003fd8:	4b2c      	ldr	r3, [pc, #176]	; (800408c <MX_TIM4_Init+0xe4>)
 8003fda:	4a2d      	ldr	r2, [pc, #180]	; (8004090 <MX_TIM4_Init+0xe8>)
 8003fdc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 96-1;
 8003fde:	4b2b      	ldr	r3, [pc, #172]	; (800408c <MX_TIM4_Init+0xe4>)
 8003fe0:	225f      	movs	r2, #95	; 0x5f
 8003fe2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fe4:	4b29      	ldr	r3, [pc, #164]	; (800408c <MX_TIM4_Init+0xe4>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20;
 8003fea:	4b28      	ldr	r3, [pc, #160]	; (800408c <MX_TIM4_Init+0xe4>)
 8003fec:	2214      	movs	r2, #20
 8003fee:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ff0:	4b26      	ldr	r3, [pc, #152]	; (800408c <MX_TIM4_Init+0xe4>)
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ff6:	4b25      	ldr	r3, [pc, #148]	; (800408c <MX_TIM4_Init+0xe4>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003ffc:	4823      	ldr	r0, [pc, #140]	; (800408c <MX_TIM4_Init+0xe4>)
 8003ffe:	f002 fc0d 	bl	800681c <HAL_TIM_Base_Init>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d001      	beq.n	800400c <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8004008:	f000 fb36 	bl	8004678 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800400c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004010:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004012:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004016:	4619      	mov	r1, r3
 8004018:	481c      	ldr	r0, [pc, #112]	; (800408c <MX_TIM4_Init+0xe4>)
 800401a:	f002 fe9b 	bl	8006d54 <HAL_TIM_ConfigClockSource>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d001      	beq.n	8004028 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8004024:	f000 fb28 	bl	8004678 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8004028:	4818      	ldr	r0, [pc, #96]	; (800408c <MX_TIM4_Init+0xe4>)
 800402a:	f002 fcaf 	bl	800698c <HAL_TIM_PWM_Init>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d001      	beq.n	8004038 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8004034:	f000 fb20 	bl	8004678 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004038:	2300      	movs	r3, #0
 800403a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800403c:	2300      	movs	r3, #0
 800403e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004040:	f107 0320 	add.w	r3, r7, #32
 8004044:	4619      	mov	r1, r3
 8004046:	4811      	ldr	r0, [pc, #68]	; (800408c <MX_TIM4_Init+0xe4>)
 8004048:	f003 fa5c 	bl	8007504 <HAL_TIMEx_MasterConfigSynchronization>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8004052:	f000 fb11 	bl	8004678 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004056:	2360      	movs	r3, #96	; 0x60
 8004058:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800405a:	2300      	movs	r3, #0
 800405c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800405e:	2300      	movs	r3, #0
 8004060:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004062:	2300      	movs	r3, #0
 8004064:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004066:	1d3b      	adds	r3, r7, #4
 8004068:	2200      	movs	r2, #0
 800406a:	4619      	mov	r1, r3
 800406c:	4807      	ldr	r0, [pc, #28]	; (800408c <MX_TIM4_Init+0xe4>)
 800406e:	f002 fdaf 	bl	8006bd0 <HAL_TIM_PWM_ConfigChannel>
 8004072:	4603      	mov	r3, r0
 8004074:	2b00      	cmp	r3, #0
 8004076:	d001      	beq.n	800407c <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8004078:	f000 fafe 	bl	8004678 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800407c:	4803      	ldr	r0, [pc, #12]	; (800408c <MX_TIM4_Init+0xe4>)
 800407e:	f000 fc8b 	bl	8004998 <HAL_TIM_MspPostInit>

}
 8004082:	bf00      	nop
 8004084:	3738      	adds	r7, #56	; 0x38
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	20000ab0 	.word	0x20000ab0
 8004090:	40000800 	.word	0x40000800

08004094 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800409a:	f107 0308 	add.w	r3, r7, #8
 800409e:	2200      	movs	r2, #0
 80040a0:	601a      	str	r2, [r3, #0]
 80040a2:	605a      	str	r2, [r3, #4]
 80040a4:	609a      	str	r2, [r3, #8]
 80040a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040a8:	463b      	mov	r3, r7
 80040aa:	2200      	movs	r2, #0
 80040ac:	601a      	str	r2, [r3, #0]
 80040ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80040b0:	4b1d      	ldr	r3, [pc, #116]	; (8004128 <MX_TIM5_Init+0x94>)
 80040b2:	4a1e      	ldr	r2, [pc, #120]	; (800412c <MX_TIM5_Init+0x98>)
 80040b4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 96-1;
 80040b6:	4b1c      	ldr	r3, [pc, #112]	; (8004128 <MX_TIM5_Init+0x94>)
 80040b8:	225f      	movs	r2, #95	; 0x5f
 80040ba:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040bc:	4b1a      	ldr	r3, [pc, #104]	; (8004128 <MX_TIM5_Init+0x94>)
 80040be:	2200      	movs	r2, #0
 80040c0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 2000-1;
 80040c2:	4b19      	ldr	r3, [pc, #100]	; (8004128 <MX_TIM5_Init+0x94>)
 80040c4:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80040c8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040ca:	4b17      	ldr	r3, [pc, #92]	; (8004128 <MX_TIM5_Init+0x94>)
 80040cc:	2200      	movs	r2, #0
 80040ce:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040d0:	4b15      	ldr	r3, [pc, #84]	; (8004128 <MX_TIM5_Init+0x94>)
 80040d2:	2200      	movs	r2, #0
 80040d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80040d6:	4814      	ldr	r0, [pc, #80]	; (8004128 <MX_TIM5_Init+0x94>)
 80040d8:	f002 fba0 	bl	800681c <HAL_TIM_Base_Init>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d001      	beq.n	80040e6 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 80040e2:	f000 fac9 	bl	8004678 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80040e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040ea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80040ec:	f107 0308 	add.w	r3, r7, #8
 80040f0:	4619      	mov	r1, r3
 80040f2:	480d      	ldr	r0, [pc, #52]	; (8004128 <MX_TIM5_Init+0x94>)
 80040f4:	f002 fe2e 	bl	8006d54 <HAL_TIM_ConfigClockSource>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d001      	beq.n	8004102 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 80040fe:	f000 fabb 	bl	8004678 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004102:	2300      	movs	r3, #0
 8004104:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004106:	2300      	movs	r3, #0
 8004108:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800410a:	463b      	mov	r3, r7
 800410c:	4619      	mov	r1, r3
 800410e:	4806      	ldr	r0, [pc, #24]	; (8004128 <MX_TIM5_Init+0x94>)
 8004110:	f003 f9f8 	bl	8007504 <HAL_TIMEx_MasterConfigSynchronization>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d001      	beq.n	800411e <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 800411a:	f000 faad 	bl	8004678 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800411e:	bf00      	nop
 8004120:	3718      	adds	r7, #24
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	20000b84 	.word	0x20000b84
 800412c:	40000c00 	.word	0x40000c00

08004130 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b082      	sub	sp, #8
 8004134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004136:	463b      	mov	r3, r7
 8004138:	2200      	movs	r2, #0
 800413a:	601a      	str	r2, [r3, #0]
 800413c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800413e:	4b15      	ldr	r3, [pc, #84]	; (8004194 <MX_TIM6_Init+0x64>)
 8004140:	4a15      	ldr	r2, [pc, #84]	; (8004198 <MX_TIM6_Init+0x68>)
 8004142:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 50-1;
 8004144:	4b13      	ldr	r3, [pc, #76]	; (8004194 <MX_TIM6_Init+0x64>)
 8004146:	2231      	movs	r2, #49	; 0x31
 8004148:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800414a:	4b12      	ldr	r3, [pc, #72]	; (8004194 <MX_TIM6_Init+0x64>)
 800414c:	2200      	movs	r2, #0
 800414e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0xffff-1;
 8004150:	4b10      	ldr	r3, [pc, #64]	; (8004194 <MX_TIM6_Init+0x64>)
 8004152:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004156:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004158:	4b0e      	ldr	r3, [pc, #56]	; (8004194 <MX_TIM6_Init+0x64>)
 800415a:	2200      	movs	r2, #0
 800415c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800415e:	480d      	ldr	r0, [pc, #52]	; (8004194 <MX_TIM6_Init+0x64>)
 8004160:	f002 fb5c 	bl	800681c <HAL_TIM_Base_Init>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d001      	beq.n	800416e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800416a:	f000 fa85 	bl	8004678 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800416e:	2300      	movs	r3, #0
 8004170:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004172:	2300      	movs	r3, #0
 8004174:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004176:	463b      	mov	r3, r7
 8004178:	4619      	mov	r1, r3
 800417a:	4806      	ldr	r0, [pc, #24]	; (8004194 <MX_TIM6_Init+0x64>)
 800417c:	f003 f9c2 	bl	8007504 <HAL_TIMEx_MasterConfigSynchronization>
 8004180:	4603      	mov	r3, r0
 8004182:	2b00      	cmp	r3, #0
 8004184:	d001      	beq.n	800418a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8004186:	f000 fa77 	bl	8004678 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800418a:	bf00      	nop
 800418c:	3708      	adds	r7, #8
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	20000cac 	.word	0x20000cac
 8004198:	40001000 	.word	0x40001000

0800419c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b086      	sub	sp, #24
 80041a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80041a2:	f107 0308 	add.w	r3, r7, #8
 80041a6:	2200      	movs	r2, #0
 80041a8:	601a      	str	r2, [r3, #0]
 80041aa:	605a      	str	r2, [r3, #4]
 80041ac:	609a      	str	r2, [r3, #8]
 80041ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80041b0:	463b      	mov	r3, r7
 80041b2:	2200      	movs	r2, #0
 80041b4:	601a      	str	r2, [r3, #0]
 80041b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80041b8:	4b1e      	ldr	r3, [pc, #120]	; (8004234 <MX_TIM8_Init+0x98>)
 80041ba:	4a1f      	ldr	r2, [pc, #124]	; (8004238 <MX_TIM8_Init+0x9c>)
 80041bc:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80041be:	4b1d      	ldr	r3, [pc, #116]	; (8004234 <MX_TIM8_Init+0x98>)
 80041c0:	2200      	movs	r2, #0
 80041c2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041c4:	4b1b      	ldr	r3, [pc, #108]	; (8004234 <MX_TIM8_Init+0x98>)
 80041c6:	2200      	movs	r2, #0
 80041c8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80041ca:	4b1a      	ldr	r3, [pc, #104]	; (8004234 <MX_TIM8_Init+0x98>)
 80041cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80041d0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041d2:	4b18      	ldr	r3, [pc, #96]	; (8004234 <MX_TIM8_Init+0x98>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80041d8:	4b16      	ldr	r3, [pc, #88]	; (8004234 <MX_TIM8_Init+0x98>)
 80041da:	2200      	movs	r2, #0
 80041dc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041de:	4b15      	ldr	r3, [pc, #84]	; (8004234 <MX_TIM8_Init+0x98>)
 80041e0:	2200      	movs	r2, #0
 80041e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80041e4:	4813      	ldr	r0, [pc, #76]	; (8004234 <MX_TIM8_Init+0x98>)
 80041e6:	f002 fb19 	bl	800681c <HAL_TIM_Base_Init>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d001      	beq.n	80041f4 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 80041f0:	f000 fa42 	bl	8004678 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041f8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80041fa:	f107 0308 	add.w	r3, r7, #8
 80041fe:	4619      	mov	r1, r3
 8004200:	480c      	ldr	r0, [pc, #48]	; (8004234 <MX_TIM8_Init+0x98>)
 8004202:	f002 fda7 	bl	8006d54 <HAL_TIM_ConfigClockSource>
 8004206:	4603      	mov	r3, r0
 8004208:	2b00      	cmp	r3, #0
 800420a:	d001      	beq.n	8004210 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 800420c:	f000 fa34 	bl	8004678 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004210:	2300      	movs	r3, #0
 8004212:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004214:	2300      	movs	r3, #0
 8004216:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004218:	463b      	mov	r3, r7
 800421a:	4619      	mov	r1, r3
 800421c:	4805      	ldr	r0, [pc, #20]	; (8004234 <MX_TIM8_Init+0x98>)
 800421e:	f003 f971 	bl	8007504 <HAL_TIMEx_MasterConfigSynchronization>
 8004222:	4603      	mov	r3, r0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d001      	beq.n	800422c <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8004228:	f000 fa26 	bl	8004678 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800422c:	bf00      	nop
 800422e:	3718      	adds	r7, #24
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}
 8004234:	20000a68 	.word	0x20000a68
 8004238:	40010400 	.word	0x40010400

0800423c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b08c      	sub	sp, #48	; 0x30
 8004240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004242:	f107 0320 	add.w	r3, r7, #32
 8004246:	2200      	movs	r2, #0
 8004248:	601a      	str	r2, [r3, #0]
 800424a:	605a      	str	r2, [r3, #4]
 800424c:	609a      	str	r2, [r3, #8]
 800424e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004250:	1d3b      	adds	r3, r7, #4
 8004252:	2200      	movs	r2, #0
 8004254:	601a      	str	r2, [r3, #0]
 8004256:	605a      	str	r2, [r3, #4]
 8004258:	609a      	str	r2, [r3, #8]
 800425a:	60da      	str	r2, [r3, #12]
 800425c:	611a      	str	r2, [r3, #16]
 800425e:	615a      	str	r2, [r3, #20]
 8004260:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8004262:	4b26      	ldr	r3, [pc, #152]	; (80042fc <MX_TIM9_Init+0xc0>)
 8004264:	4a26      	ldr	r2, [pc, #152]	; (8004300 <MX_TIM9_Init+0xc4>)
 8004266:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 500-1;
 8004268:	4b24      	ldr	r3, [pc, #144]	; (80042fc <MX_TIM9_Init+0xc0>)
 800426a:	f240 12f3 	movw	r2, #499	; 0x1f3
 800426e:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004270:	4b22      	ldr	r3, [pc, #136]	; (80042fc <MX_TIM9_Init+0xc0>)
 8004272:	2200      	movs	r2, #0
 8004274:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 2000-1;
 8004276:	4b21      	ldr	r3, [pc, #132]	; (80042fc <MX_TIM9_Init+0xc0>)
 8004278:	f240 72cf 	movw	r2, #1999	; 0x7cf
 800427c:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800427e:	4b1f      	ldr	r3, [pc, #124]	; (80042fc <MX_TIM9_Init+0xc0>)
 8004280:	2200      	movs	r2, #0
 8004282:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004284:	4b1d      	ldr	r3, [pc, #116]	; (80042fc <MX_TIM9_Init+0xc0>)
 8004286:	2200      	movs	r2, #0
 8004288:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800428a:	481c      	ldr	r0, [pc, #112]	; (80042fc <MX_TIM9_Init+0xc0>)
 800428c:	f002 fac6 	bl	800681c <HAL_TIM_Base_Init>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d001      	beq.n	800429a <MX_TIM9_Init+0x5e>
  {
    Error_Handler();
 8004296:	f000 f9ef 	bl	8004678 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800429a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800429e:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80042a0:	f107 0320 	add.w	r3, r7, #32
 80042a4:	4619      	mov	r1, r3
 80042a6:	4815      	ldr	r0, [pc, #84]	; (80042fc <MX_TIM9_Init+0xc0>)
 80042a8:	f002 fd54 	bl	8006d54 <HAL_TIM_ConfigClockSource>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d001      	beq.n	80042b6 <MX_TIM9_Init+0x7a>
  {
    Error_Handler();
 80042b2:	f000 f9e1 	bl	8004678 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80042b6:	4811      	ldr	r0, [pc, #68]	; (80042fc <MX_TIM9_Init+0xc0>)
 80042b8:	f002 fb68 	bl	800698c <HAL_TIM_PWM_Init>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d001      	beq.n	80042c6 <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 80042c2:	f000 f9d9 	bl	8004678 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80042c6:	2360      	movs	r3, #96	; 0x60
 80042c8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80042ca:	2300      	movs	r3, #0
 80042cc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80042ce:	2300      	movs	r3, #0
 80042d0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80042d2:	2300      	movs	r3, #0
 80042d4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80042d6:	1d3b      	adds	r3, r7, #4
 80042d8:	2200      	movs	r2, #0
 80042da:	4619      	mov	r1, r3
 80042dc:	4807      	ldr	r0, [pc, #28]	; (80042fc <MX_TIM9_Init+0xc0>)
 80042de:	f002 fc77 	bl	8006bd0 <HAL_TIM_PWM_ConfigChannel>
 80042e2:	4603      	mov	r3, r0
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d001      	beq.n	80042ec <MX_TIM9_Init+0xb0>
  {
    Error_Handler();
 80042e8:	f000 f9c6 	bl	8004678 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 80042ec:	4803      	ldr	r0, [pc, #12]	; (80042fc <MX_TIM9_Init+0xc0>)
 80042ee:	f000 fb53 	bl	8004998 <HAL_TIM_MspPostInit>

}
 80042f2:	bf00      	nop
 80042f4:	3730      	adds	r7, #48	; 0x30
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	20000d3c 	.word	0x20000d3c
 8004300:	40014000 	.word	0x40014000

08004304 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004308:	4b11      	ldr	r3, [pc, #68]	; (8004350 <MX_USART2_UART_Init+0x4c>)
 800430a:	4a12      	ldr	r2, [pc, #72]	; (8004354 <MX_USART2_UART_Init+0x50>)
 800430c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800430e:	4b10      	ldr	r3, [pc, #64]	; (8004350 <MX_USART2_UART_Init+0x4c>)
 8004310:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004314:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004316:	4b0e      	ldr	r3, [pc, #56]	; (8004350 <MX_USART2_UART_Init+0x4c>)
 8004318:	2200      	movs	r2, #0
 800431a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800431c:	4b0c      	ldr	r3, [pc, #48]	; (8004350 <MX_USART2_UART_Init+0x4c>)
 800431e:	2200      	movs	r2, #0
 8004320:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004322:	4b0b      	ldr	r3, [pc, #44]	; (8004350 <MX_USART2_UART_Init+0x4c>)
 8004324:	2200      	movs	r2, #0
 8004326:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004328:	4b09      	ldr	r3, [pc, #36]	; (8004350 <MX_USART2_UART_Init+0x4c>)
 800432a:	220c      	movs	r2, #12
 800432c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800432e:	4b08      	ldr	r3, [pc, #32]	; (8004350 <MX_USART2_UART_Init+0x4c>)
 8004330:	2200      	movs	r2, #0
 8004332:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004334:	4b06      	ldr	r3, [pc, #24]	; (8004350 <MX_USART2_UART_Init+0x4c>)
 8004336:	2200      	movs	r2, #0
 8004338:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800433a:	4805      	ldr	r0, [pc, #20]	; (8004350 <MX_USART2_UART_Init+0x4c>)
 800433c:	f003 f9b0 	bl	80076a0 <HAL_UART_Init>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d001      	beq.n	800434a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004346:	f000 f997 	bl	8004678 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800434a:	bf00      	nop
 800434c:	bd80      	pop	{r7, pc}
 800434e:	bf00      	nop
 8004350:	20000e18 	.word	0x20000e18
 8004354:	40004400 	.word	0x40004400

08004358 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800435c:	4b11      	ldr	r3, [pc, #68]	; (80043a4 <MX_USART3_UART_Init+0x4c>)
 800435e:	4a12      	ldr	r2, [pc, #72]	; (80043a8 <MX_USART3_UART_Init+0x50>)
 8004360:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8004362:	4b10      	ldr	r3, [pc, #64]	; (80043a4 <MX_USART3_UART_Init+0x4c>)
 8004364:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004368:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800436a:	4b0e      	ldr	r3, [pc, #56]	; (80043a4 <MX_USART3_UART_Init+0x4c>)
 800436c:	2200      	movs	r2, #0
 800436e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004370:	4b0c      	ldr	r3, [pc, #48]	; (80043a4 <MX_USART3_UART_Init+0x4c>)
 8004372:	2200      	movs	r2, #0
 8004374:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004376:	4b0b      	ldr	r3, [pc, #44]	; (80043a4 <MX_USART3_UART_Init+0x4c>)
 8004378:	2200      	movs	r2, #0
 800437a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800437c:	4b09      	ldr	r3, [pc, #36]	; (80043a4 <MX_USART3_UART_Init+0x4c>)
 800437e:	220c      	movs	r2, #12
 8004380:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004382:	4b08      	ldr	r3, [pc, #32]	; (80043a4 <MX_USART3_UART_Init+0x4c>)
 8004384:	2200      	movs	r2, #0
 8004386:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004388:	4b06      	ldr	r3, [pc, #24]	; (80043a4 <MX_USART3_UART_Init+0x4c>)
 800438a:	2200      	movs	r2, #0
 800438c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800438e:	4805      	ldr	r0, [pc, #20]	; (80043a4 <MX_USART3_UART_Init+0x4c>)
 8004390:	f003 f986 	bl	80076a0 <HAL_UART_Init>
 8004394:	4603      	mov	r3, r0
 8004396:	2b00      	cmp	r3, #0
 8004398:	d001      	beq.n	800439e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800439a:	f000 f96d 	bl	8004678 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800439e:	bf00      	nop
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	20000af8 	.word	0x20000af8
 80043a8:	40004800 	.word	0x40004800

080043ac <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80043b0:	4b11      	ldr	r3, [pc, #68]	; (80043f8 <MX_USART6_UART_Init+0x4c>)
 80043b2:	4a12      	ldr	r2, [pc, #72]	; (80043fc <MX_USART6_UART_Init+0x50>)
 80043b4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80043b6:	4b10      	ldr	r3, [pc, #64]	; (80043f8 <MX_USART6_UART_Init+0x4c>)
 80043b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80043bc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80043be:	4b0e      	ldr	r3, [pc, #56]	; (80043f8 <MX_USART6_UART_Init+0x4c>)
 80043c0:	2200      	movs	r2, #0
 80043c2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80043c4:	4b0c      	ldr	r3, [pc, #48]	; (80043f8 <MX_USART6_UART_Init+0x4c>)
 80043c6:	2200      	movs	r2, #0
 80043c8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80043ca:	4b0b      	ldr	r3, [pc, #44]	; (80043f8 <MX_USART6_UART_Init+0x4c>)
 80043cc:	2200      	movs	r2, #0
 80043ce:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80043d0:	4b09      	ldr	r3, [pc, #36]	; (80043f8 <MX_USART6_UART_Init+0x4c>)
 80043d2:	220c      	movs	r2, #12
 80043d4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043d6:	4b08      	ldr	r3, [pc, #32]	; (80043f8 <MX_USART6_UART_Init+0x4c>)
 80043d8:	2200      	movs	r2, #0
 80043da:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80043dc:	4b06      	ldr	r3, [pc, #24]	; (80043f8 <MX_USART6_UART_Init+0x4c>)
 80043de:	2200      	movs	r2, #0
 80043e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80043e2:	4805      	ldr	r0, [pc, #20]	; (80043f8 <MX_USART6_UART_Init+0x4c>)
 80043e4:	f003 f95c 	bl	80076a0 <HAL_UART_Init>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d001      	beq.n	80043f2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80043ee:	f000 f943 	bl	8004678 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80043f2:	bf00      	nop
 80043f4:	bd80      	pop	{r7, pc}
 80043f6:	bf00      	nop
 80043f8:	20000d8c 	.word	0x20000d8c
 80043fc:	40011400 	.word	0x40011400

08004400 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b08c      	sub	sp, #48	; 0x30
 8004404:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004406:	f107 031c 	add.w	r3, r7, #28
 800440a:	2200      	movs	r2, #0
 800440c:	601a      	str	r2, [r3, #0]
 800440e:	605a      	str	r2, [r3, #4]
 8004410:	609a      	str	r2, [r3, #8]
 8004412:	60da      	str	r2, [r3, #12]
 8004414:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004416:	2300      	movs	r3, #0
 8004418:	61bb      	str	r3, [r7, #24]
 800441a:	4b91      	ldr	r3, [pc, #580]	; (8004660 <MX_GPIO_Init+0x260>)
 800441c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800441e:	4a90      	ldr	r2, [pc, #576]	; (8004660 <MX_GPIO_Init+0x260>)
 8004420:	f043 0310 	orr.w	r3, r3, #16
 8004424:	6313      	str	r3, [r2, #48]	; 0x30
 8004426:	4b8e      	ldr	r3, [pc, #568]	; (8004660 <MX_GPIO_Init+0x260>)
 8004428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800442a:	f003 0310 	and.w	r3, r3, #16
 800442e:	61bb      	str	r3, [r7, #24]
 8004430:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004432:	2300      	movs	r3, #0
 8004434:	617b      	str	r3, [r7, #20]
 8004436:	4b8a      	ldr	r3, [pc, #552]	; (8004660 <MX_GPIO_Init+0x260>)
 8004438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800443a:	4a89      	ldr	r2, [pc, #548]	; (8004660 <MX_GPIO_Init+0x260>)
 800443c:	f043 0304 	orr.w	r3, r3, #4
 8004440:	6313      	str	r3, [r2, #48]	; 0x30
 8004442:	4b87      	ldr	r3, [pc, #540]	; (8004660 <MX_GPIO_Init+0x260>)
 8004444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004446:	f003 0304 	and.w	r3, r3, #4
 800444a:	617b      	str	r3, [r7, #20]
 800444c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800444e:	2300      	movs	r3, #0
 8004450:	613b      	str	r3, [r7, #16]
 8004452:	4b83      	ldr	r3, [pc, #524]	; (8004660 <MX_GPIO_Init+0x260>)
 8004454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004456:	4a82      	ldr	r2, [pc, #520]	; (8004660 <MX_GPIO_Init+0x260>)
 8004458:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800445c:	6313      	str	r3, [r2, #48]	; 0x30
 800445e:	4b80      	ldr	r3, [pc, #512]	; (8004660 <MX_GPIO_Init+0x260>)
 8004460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004462:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004466:	613b      	str	r3, [r7, #16]
 8004468:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800446a:	2300      	movs	r3, #0
 800446c:	60fb      	str	r3, [r7, #12]
 800446e:	4b7c      	ldr	r3, [pc, #496]	; (8004660 <MX_GPIO_Init+0x260>)
 8004470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004472:	4a7b      	ldr	r2, [pc, #492]	; (8004660 <MX_GPIO_Init+0x260>)
 8004474:	f043 0301 	orr.w	r3, r3, #1
 8004478:	6313      	str	r3, [r2, #48]	; 0x30
 800447a:	4b79      	ldr	r3, [pc, #484]	; (8004660 <MX_GPIO_Init+0x260>)
 800447c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	60fb      	str	r3, [r7, #12]
 8004484:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004486:	2300      	movs	r3, #0
 8004488:	60bb      	str	r3, [r7, #8]
 800448a:	4b75      	ldr	r3, [pc, #468]	; (8004660 <MX_GPIO_Init+0x260>)
 800448c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800448e:	4a74      	ldr	r2, [pc, #464]	; (8004660 <MX_GPIO_Init+0x260>)
 8004490:	f043 0302 	orr.w	r3, r3, #2
 8004494:	6313      	str	r3, [r2, #48]	; 0x30
 8004496:	4b72      	ldr	r3, [pc, #456]	; (8004660 <MX_GPIO_Init+0x260>)
 8004498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800449a:	f003 0302 	and.w	r3, r3, #2
 800449e:	60bb      	str	r3, [r7, #8]
 80044a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80044a2:	2300      	movs	r3, #0
 80044a4:	607b      	str	r3, [r7, #4]
 80044a6:	4b6e      	ldr	r3, [pc, #440]	; (8004660 <MX_GPIO_Init+0x260>)
 80044a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044aa:	4a6d      	ldr	r2, [pc, #436]	; (8004660 <MX_GPIO_Init+0x260>)
 80044ac:	f043 0308 	orr.w	r3, r3, #8
 80044b0:	6313      	str	r3, [r2, #48]	; 0x30
 80044b2:	4b6b      	ldr	r3, [pc, #428]	; (8004660 <MX_GPIO_Init+0x260>)
 80044b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b6:	f003 0308 	and.w	r3, r3, #8
 80044ba:	607b      	str	r3, [r7, #4]
 80044bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, WiFi_OK_Pin|DC_Salon_1_Pin|DC_Salon_2_Pin|L_Cocina_Pin
 80044be:	2200      	movs	r2, #0
 80044c0:	f641 4131 	movw	r1, #7217	; 0x1c31
 80044c4:	4867      	ldr	r0, [pc, #412]	; (8004664 <MX_GPIO_Init+0x264>)
 80044c6:	f001 fd03 	bl	8005ed0 <HAL_GPIO_WritePin>
                          |L_Garaje_Pin|L_Tendedero_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DHT22_Pin|DHT11_Pin, GPIO_PIN_RESET);
 80044ca:	2200      	movs	r2, #0
 80044cc:	f44f 71c0 	mov.w	r1, #384	; 0x180
 80044d0:	4865      	ldr	r0, [pc, #404]	; (8004668 <MX_GPIO_Init+0x268>)
 80044d2:	f001 fcfd 	bl	8005ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Riego_Pin|Peltier_Pin|L_Espejo_Pin|L_Izquierda_Pin
 80044d6:	2200      	movs	r2, #0
 80044d8:	f24a 01f8 	movw	r1, #41208	; 0xa0f8
 80044dc:	4863      	ldr	r0, [pc, #396]	; (800466c <MX_GPIO_Init+0x26c>)
 80044de:	f001 fcf7 	bl	8005ed0 <HAL_GPIO_WritePin>
                          |L_Oficina_Pin|L_Derecha_Pin|L_TV_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L_Fregadero_GPIO_Port, L_Fregadero_Pin, GPIO_PIN_RESET);
 80044e2:	2200      	movs	r2, #0
 80044e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80044e8:	4861      	ldr	r0, [pc, #388]	; (8004670 <MX_GPIO_Init+0x270>)
 80044ea:	f001 fcf1 	bl	8005ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, L_Recibidor_Pin|L_Comedor_Pin|L_Jardin_Pin|L_Sala_Pin
 80044ee:	2200      	movs	r2, #0
 80044f0:	21ff      	movs	r1, #255	; 0xff
 80044f2:	4860      	ldr	r0, [pc, #384]	; (8004674 <MX_GPIO_Init+0x274>)
 80044f4:	f001 fcec 	bl	8005ed0 <HAL_GPIO_WritePin>
                          |L_Porche_Pin|L_Ambiente_Pin|L_Bano_Pin|L_Dormitorio_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : S_Int_Pin Fin_Parcela_Pin S_Ext_Pin */
  GPIO_InitStruct.Pin = S_Int_Pin|Fin_Parcela_Pin|S_Ext_Pin;
 80044f8:	231a      	movs	r3, #26
 80044fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80044fc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8004500:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004502:	2301      	movs	r3, #1
 8004504:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004506:	f107 031c 	add.w	r3, r7, #28
 800450a:	4619      	mov	r1, r3
 800450c:	4856      	ldr	r0, [pc, #344]	; (8004668 <MX_GPIO_Init+0x268>)
 800450e:	f001 fb2b 	bl	8005b68 <HAL_GPIO_Init>

  /*Configure GPIO pin : Fin_Garaje_Pin */
  GPIO_InitStruct.Pin = Fin_Garaje_Pin;
 8004512:	2340      	movs	r3, #64	; 0x40
 8004514:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004516:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800451a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800451c:	2300      	movs	r3, #0
 800451e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Fin_Garaje_GPIO_Port, &GPIO_InitStruct);
 8004520:	f107 031c 	add.w	r3, r7, #28
 8004524:	4619      	mov	r1, r3
 8004526:	4850      	ldr	r0, [pc, #320]	; (8004668 <MX_GPIO_Init+0x268>)
 8004528:	f001 fb1e 	bl	8005b68 <HAL_GPIO_Init>

  /*Configure GPIO pins : B_Tim_Pers_Pin B_Stop_Pin */
  GPIO_InitStruct.Pin = B_Tim_Pers_Pin|B_Stop_Pin;
 800452c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8004530:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004532:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004536:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004538:	2300      	movs	r3, #0
 800453a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800453c:	f107 031c 	add.w	r3, r7, #28
 8004540:	4619      	mov	r1, r3
 8004542:	4848      	ldr	r0, [pc, #288]	; (8004664 <MX_GPIO_Init+0x264>)
 8004544:	f001 fb10 	bl	8005b68 <HAL_GPIO_Init>

  /*Configure GPIO pins : WiFi_OK_Pin DC_Salon_1_Pin DC_Salon_2_Pin L_Cocina_Pin
                           L_Garaje_Pin L_Tendedero_Pin */
  GPIO_InitStruct.Pin = WiFi_OK_Pin|DC_Salon_1_Pin|DC_Salon_2_Pin|L_Cocina_Pin
 8004548:	f641 4331 	movw	r3, #7217	; 0x1c31
 800454c:	61fb      	str	r3, [r7, #28]
                          |L_Garaje_Pin|L_Tendedero_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800454e:	2301      	movs	r3, #1
 8004550:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004552:	2300      	movs	r3, #0
 8004554:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004556:	2300      	movs	r3, #0
 8004558:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800455a:	f107 031c 	add.w	r3, r7, #28
 800455e:	4619      	mov	r1, r3
 8004560:	4840      	ldr	r0, [pc, #256]	; (8004664 <MX_GPIO_Init+0x264>)
 8004562:	f001 fb01 	bl	8005b68 <HAL_GPIO_Init>

  /*Configure GPIO pins : DHT22_Pin DHT11_Pin */
  GPIO_InitStruct.Pin = DHT22_Pin|DHT11_Pin;
 8004566:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800456a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800456c:	2301      	movs	r3, #1
 800456e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004570:	2300      	movs	r3, #0
 8004572:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004574:	2300      	movs	r3, #0
 8004576:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004578:	f107 031c 	add.w	r3, r7, #28
 800457c:	4619      	mov	r1, r3
 800457e:	483a      	ldr	r0, [pc, #232]	; (8004668 <MX_GPIO_Init+0x268>)
 8004580:	f001 faf2 	bl	8005b68 <HAL_GPIO_Init>

  /*Configure GPIO pins : Riego_Pin Peltier_Pin L_Espejo_Pin L_Izquierda_Pin
                           L_Oficina_Pin L_Derecha_Pin L_TV_Pin */
  GPIO_InitStruct.Pin = Riego_Pin|Peltier_Pin|L_Espejo_Pin|L_Izquierda_Pin
 8004584:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
 8004588:	61fb      	str	r3, [r7, #28]
                          |L_Oficina_Pin|L_Derecha_Pin|L_TV_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800458a:	2301      	movs	r3, #1
 800458c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800458e:	2300      	movs	r3, #0
 8004590:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004592:	2300      	movs	r3, #0
 8004594:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004596:	f107 031c 	add.w	r3, r7, #28
 800459a:	4619      	mov	r1, r3
 800459c:	4833      	ldr	r0, [pc, #204]	; (800466c <MX_GPIO_Init+0x26c>)
 800459e:	f001 fae3 	bl	8005b68 <HAL_GPIO_Init>

  /*Configure GPIO pin : L_Fregadero_Pin */
  GPIO_InitStruct.Pin = L_Fregadero_Pin;
 80045a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045a8:	2301      	movs	r3, #1
 80045aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ac:	2300      	movs	r3, #0
 80045ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045b0:	2300      	movs	r3, #0
 80045b2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(L_Fregadero_GPIO_Port, &GPIO_InitStruct);
 80045b4:	f107 031c 	add.w	r3, r7, #28
 80045b8:	4619      	mov	r1, r3
 80045ba:	482d      	ldr	r0, [pc, #180]	; (8004670 <MX_GPIO_Init+0x270>)
 80045bc:	f001 fad4 	bl	8005b68 <HAL_GPIO_Init>

  /*Configure GPIO pins : L_Recibidor_Pin L_Comedor_Pin L_Jardin_Pin L_Sala_Pin
                           L_Porche_Pin L_Ambiente_Pin L_Bano_Pin L_Dormitorio_Pin */
  GPIO_InitStruct.Pin = L_Recibidor_Pin|L_Comedor_Pin|L_Jardin_Pin|L_Sala_Pin
 80045c0:	23ff      	movs	r3, #255	; 0xff
 80045c2:	61fb      	str	r3, [r7, #28]
                          |L_Porche_Pin|L_Ambiente_Pin|L_Bano_Pin|L_Dormitorio_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045c4:	2301      	movs	r3, #1
 80045c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045c8:	2300      	movs	r3, #0
 80045ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045cc:	2300      	movs	r3, #0
 80045ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80045d0:	f107 031c 	add.w	r3, r7, #28
 80045d4:	4619      	mov	r1, r3
 80045d6:	4827      	ldr	r0, [pc, #156]	; (8004674 <MX_GPIO_Init+0x274>)
 80045d8:	f001 fac6 	bl	8005b68 <HAL_GPIO_Init>

  /*Configure GPIO pin : B_Tim_Veh_Pin */
  GPIO_InitStruct.Pin = B_Tim_Veh_Pin;
 80045dc:	2301      	movs	r3, #1
 80045de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80045e0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80045e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80045e6:	2302      	movs	r3, #2
 80045e8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B_Tim_Veh_GPIO_Port, &GPIO_InitStruct);
 80045ea:	f107 031c 	add.w	r3, r7, #28
 80045ee:	4619      	mov	r1, r3
 80045f0:	481d      	ldr	r0, [pc, #116]	; (8004668 <MX_GPIO_Init+0x268>)
 80045f2:	f001 fab9 	bl	8005b68 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80045f6:	2200      	movs	r2, #0
 80045f8:	2100      	movs	r1, #0
 80045fa:	2006      	movs	r0, #6
 80045fc:	f001 f9eb 	bl	80059d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8004600:	2006      	movs	r0, #6
 8004602:	f001 fa04 	bl	8005a0e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8004606:	2200      	movs	r2, #0
 8004608:	2100      	movs	r1, #0
 800460a:	2007      	movs	r0, #7
 800460c:	f001 f9e3 	bl	80059d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8004610:	2007      	movs	r0, #7
 8004612:	f001 f9fc 	bl	8005a0e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8004616:	2200      	movs	r2, #0
 8004618:	2100      	movs	r1, #0
 800461a:	2009      	movs	r0, #9
 800461c:	f001 f9db 	bl	80059d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8004620:	2009      	movs	r0, #9
 8004622:	f001 f9f4 	bl	8005a0e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8004626:	2200      	movs	r2, #0
 8004628:	2100      	movs	r1, #0
 800462a:	200a      	movs	r0, #10
 800462c:	f001 f9d3 	bl	80059d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8004630:	200a      	movs	r0, #10
 8004632:	f001 f9ec 	bl	8005a0e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004636:	2200      	movs	r2, #0
 8004638:	2100      	movs	r1, #0
 800463a:	2017      	movs	r0, #23
 800463c:	f001 f9cb 	bl	80059d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004640:	2017      	movs	r0, #23
 8004642:	f001 f9e4 	bl	8005a0e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004646:	2200      	movs	r2, #0
 8004648:	2100      	movs	r1, #0
 800464a:	2028      	movs	r0, #40	; 0x28
 800464c:	f001 f9c3 	bl	80059d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004650:	2028      	movs	r0, #40	; 0x28
 8004652:	f001 f9dc 	bl	8005a0e <HAL_NVIC_EnableIRQ>

}
 8004656:	bf00      	nop
 8004658:	3730      	adds	r7, #48	; 0x30
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	40023800 	.word	0x40023800
 8004664:	40020800 	.word	0x40020800
 8004668:	40021000 	.word	0x40021000
 800466c:	40020400 	.word	0x40020400
 8004670:	40020000 	.word	0x40020000
 8004674:	40020c00 	.word	0x40020c00

08004678 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004678:	b480      	push	{r7}
 800467a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800467c:	b672      	cpsid	i
}
 800467e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004680:	e7fe      	b.n	8004680 <Error_Handler+0x8>
	...

08004684 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b082      	sub	sp, #8
 8004688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800468a:	2300      	movs	r3, #0
 800468c:	607b      	str	r3, [r7, #4]
 800468e:	4b10      	ldr	r3, [pc, #64]	; (80046d0 <HAL_MspInit+0x4c>)
 8004690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004692:	4a0f      	ldr	r2, [pc, #60]	; (80046d0 <HAL_MspInit+0x4c>)
 8004694:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004698:	6453      	str	r3, [r2, #68]	; 0x44
 800469a:	4b0d      	ldr	r3, [pc, #52]	; (80046d0 <HAL_MspInit+0x4c>)
 800469c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800469e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046a2:	607b      	str	r3, [r7, #4]
 80046a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80046a6:	2300      	movs	r3, #0
 80046a8:	603b      	str	r3, [r7, #0]
 80046aa:	4b09      	ldr	r3, [pc, #36]	; (80046d0 <HAL_MspInit+0x4c>)
 80046ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ae:	4a08      	ldr	r2, [pc, #32]	; (80046d0 <HAL_MspInit+0x4c>)
 80046b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046b4:	6413      	str	r3, [r2, #64]	; 0x40
 80046b6:	4b06      	ldr	r3, [pc, #24]	; (80046d0 <HAL_MspInit+0x4c>)
 80046b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046be:	603b      	str	r3, [r7, #0]
 80046c0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80046c2:	2007      	movs	r0, #7
 80046c4:	f001 f97c 	bl	80059c0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046c8:	bf00      	nop
 80046ca:	3708      	adds	r7, #8
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	40023800 	.word	0x40023800

080046d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b08e      	sub	sp, #56	; 0x38
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80046e0:	2200      	movs	r2, #0
 80046e2:	601a      	str	r2, [r3, #0]
 80046e4:	605a      	str	r2, [r3, #4]
 80046e6:	609a      	str	r2, [r3, #8]
 80046e8:	60da      	str	r2, [r3, #12]
 80046ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a45      	ldr	r2, [pc, #276]	; (8004808 <HAL_ADC_MspInit+0x134>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d128      	bne.n	8004748 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80046f6:	2300      	movs	r3, #0
 80046f8:	623b      	str	r3, [r7, #32]
 80046fa:	4b44      	ldr	r3, [pc, #272]	; (800480c <HAL_ADC_MspInit+0x138>)
 80046fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046fe:	4a43      	ldr	r2, [pc, #268]	; (800480c <HAL_ADC_MspInit+0x138>)
 8004700:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004704:	6453      	str	r3, [r2, #68]	; 0x44
 8004706:	4b41      	ldr	r3, [pc, #260]	; (800480c <HAL_ADC_MspInit+0x138>)
 8004708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800470a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800470e:	623b      	str	r3, [r7, #32]
 8004710:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004712:	2300      	movs	r3, #0
 8004714:	61fb      	str	r3, [r7, #28]
 8004716:	4b3d      	ldr	r3, [pc, #244]	; (800480c <HAL_ADC_MspInit+0x138>)
 8004718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800471a:	4a3c      	ldr	r2, [pc, #240]	; (800480c <HAL_ADC_MspInit+0x138>)
 800471c:	f043 0301 	orr.w	r3, r3, #1
 8004720:	6313      	str	r3, [r2, #48]	; 0x30
 8004722:	4b3a      	ldr	r3, [pc, #232]	; (800480c <HAL_ADC_MspInit+0x138>)
 8004724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004726:	f003 0301 	and.w	r3, r3, #1
 800472a:	61fb      	str	r3, [r7, #28]
 800472c:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = LDR_Pin;
 800472e:	2310      	movs	r3, #16
 8004730:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004732:	2303      	movs	r3, #3
 8004734:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004736:	2300      	movs	r3, #0
 8004738:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(LDR_GPIO_Port, &GPIO_InitStruct);
 800473a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800473e:	4619      	mov	r1, r3
 8004740:	4833      	ldr	r0, [pc, #204]	; (8004810 <HAL_ADC_MspInit+0x13c>)
 8004742:	f001 fa11 	bl	8005b68 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8004746:	e05a      	b.n	80047fe <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC2)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a31      	ldr	r2, [pc, #196]	; (8004814 <HAL_ADC_MspInit+0x140>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d128      	bne.n	80047a4 <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8004752:	2300      	movs	r3, #0
 8004754:	61bb      	str	r3, [r7, #24]
 8004756:	4b2d      	ldr	r3, [pc, #180]	; (800480c <HAL_ADC_MspInit+0x138>)
 8004758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800475a:	4a2c      	ldr	r2, [pc, #176]	; (800480c <HAL_ADC_MspInit+0x138>)
 800475c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004760:	6453      	str	r3, [r2, #68]	; 0x44
 8004762:	4b2a      	ldr	r3, [pc, #168]	; (800480c <HAL_ADC_MspInit+0x138>)
 8004764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004766:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800476a:	61bb      	str	r3, [r7, #24]
 800476c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800476e:	2300      	movs	r3, #0
 8004770:	617b      	str	r3, [r7, #20]
 8004772:	4b26      	ldr	r3, [pc, #152]	; (800480c <HAL_ADC_MspInit+0x138>)
 8004774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004776:	4a25      	ldr	r2, [pc, #148]	; (800480c <HAL_ADC_MspInit+0x138>)
 8004778:	f043 0302 	orr.w	r3, r3, #2
 800477c:	6313      	str	r3, [r2, #48]	; 0x30
 800477e:	4b23      	ldr	r3, [pc, #140]	; (800480c <HAL_ADC_MspInit+0x138>)
 8004780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004782:	f003 0302 	and.w	r3, r3, #2
 8004786:	617b      	str	r3, [r7, #20]
 8004788:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = HW_390_Pin;
 800478a:	2301      	movs	r3, #1
 800478c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800478e:	2303      	movs	r3, #3
 8004790:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004792:	2300      	movs	r3, #0
 8004794:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(HW_390_GPIO_Port, &GPIO_InitStruct);
 8004796:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800479a:	4619      	mov	r1, r3
 800479c:	481e      	ldr	r0, [pc, #120]	; (8004818 <HAL_ADC_MspInit+0x144>)
 800479e:	f001 f9e3 	bl	8005b68 <HAL_GPIO_Init>
}
 80047a2:	e02c      	b.n	80047fe <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC3)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a1c      	ldr	r2, [pc, #112]	; (800481c <HAL_ADC_MspInit+0x148>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d127      	bne.n	80047fe <HAL_ADC_MspInit+0x12a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80047ae:	2300      	movs	r3, #0
 80047b0:	613b      	str	r3, [r7, #16]
 80047b2:	4b16      	ldr	r3, [pc, #88]	; (800480c <HAL_ADC_MspInit+0x138>)
 80047b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047b6:	4a15      	ldr	r2, [pc, #84]	; (800480c <HAL_ADC_MspInit+0x138>)
 80047b8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80047bc:	6453      	str	r3, [r2, #68]	; 0x44
 80047be:	4b13      	ldr	r3, [pc, #76]	; (800480c <HAL_ADC_MspInit+0x138>)
 80047c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047c6:	613b      	str	r3, [r7, #16]
 80047c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80047ca:	2300      	movs	r3, #0
 80047cc:	60fb      	str	r3, [r7, #12]
 80047ce:	4b0f      	ldr	r3, [pc, #60]	; (800480c <HAL_ADC_MspInit+0x138>)
 80047d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047d2:	4a0e      	ldr	r2, [pc, #56]	; (800480c <HAL_ADC_MspInit+0x138>)
 80047d4:	f043 0304 	orr.w	r3, r3, #4
 80047d8:	6313      	str	r3, [r2, #48]	; 0x30
 80047da:	4b0c      	ldr	r3, [pc, #48]	; (800480c <HAL_ADC_MspInit+0x138>)
 80047dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047de:	f003 0304 	and.w	r3, r3, #4
 80047e2:	60fb      	str	r3, [r7, #12]
 80047e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Lluvia_Pin;
 80047e6:	2302      	movs	r3, #2
 80047e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047ea:	2303      	movs	r3, #3
 80047ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047ee:	2300      	movs	r3, #0
 80047f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Lluvia_GPIO_Port, &GPIO_InitStruct);
 80047f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80047f6:	4619      	mov	r1, r3
 80047f8:	4809      	ldr	r0, [pc, #36]	; (8004820 <HAL_ADC_MspInit+0x14c>)
 80047fa:	f001 f9b5 	bl	8005b68 <HAL_GPIO_Init>
}
 80047fe:	bf00      	nop
 8004800:	3738      	adds	r7, #56	; 0x38
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	40012000 	.word	0x40012000
 800480c:	40023800 	.word	0x40023800
 8004810:	40020000 	.word	0x40020000
 8004814:	40012100 	.word	0x40012100
 8004818:	40020400 	.word	0x40020400
 800481c:	40012200 	.word	0x40012200
 8004820:	40020800 	.word	0x40020800

08004824 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004824:	b480      	push	{r7}
 8004826:	b08b      	sub	sp, #44	; 0x2c
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a51      	ldr	r2, [pc, #324]	; (8004978 <HAL_TIM_Base_MspInit+0x154>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d10e      	bne.n	8004854 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004836:	2300      	movs	r3, #0
 8004838:	627b      	str	r3, [r7, #36]	; 0x24
 800483a:	4b50      	ldr	r3, [pc, #320]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 800483c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800483e:	4a4f      	ldr	r2, [pc, #316]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 8004840:	f043 0301 	orr.w	r3, r3, #1
 8004844:	6453      	str	r3, [r2, #68]	; 0x44
 8004846:	4b4d      	ldr	r3, [pc, #308]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 8004848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800484a:	f003 0301 	and.w	r3, r3, #1
 800484e:	627b      	str	r3, [r7, #36]	; 0x24
 8004850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8004852:	e08a      	b.n	800496a <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM2)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800485c:	d10e      	bne.n	800487c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800485e:	2300      	movs	r3, #0
 8004860:	623b      	str	r3, [r7, #32]
 8004862:	4b46      	ldr	r3, [pc, #280]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 8004864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004866:	4a45      	ldr	r2, [pc, #276]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 8004868:	f043 0301 	orr.w	r3, r3, #1
 800486c:	6413      	str	r3, [r2, #64]	; 0x40
 800486e:	4b43      	ldr	r3, [pc, #268]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 8004870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004872:	f003 0301 	and.w	r3, r3, #1
 8004876:	623b      	str	r3, [r7, #32]
 8004878:	6a3b      	ldr	r3, [r7, #32]
}
 800487a:	e076      	b.n	800496a <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM3)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a3f      	ldr	r2, [pc, #252]	; (8004980 <HAL_TIM_Base_MspInit+0x15c>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d10e      	bne.n	80048a4 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004886:	2300      	movs	r3, #0
 8004888:	61fb      	str	r3, [r7, #28]
 800488a:	4b3c      	ldr	r3, [pc, #240]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 800488c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800488e:	4a3b      	ldr	r2, [pc, #236]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 8004890:	f043 0302 	orr.w	r3, r3, #2
 8004894:	6413      	str	r3, [r2, #64]	; 0x40
 8004896:	4b39      	ldr	r3, [pc, #228]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 8004898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489a:	f003 0302 	and.w	r3, r3, #2
 800489e:	61fb      	str	r3, [r7, #28]
 80048a0:	69fb      	ldr	r3, [r7, #28]
}
 80048a2:	e062      	b.n	800496a <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM4)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a36      	ldr	r2, [pc, #216]	; (8004984 <HAL_TIM_Base_MspInit+0x160>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d10e      	bne.n	80048cc <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80048ae:	2300      	movs	r3, #0
 80048b0:	61bb      	str	r3, [r7, #24]
 80048b2:	4b32      	ldr	r3, [pc, #200]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 80048b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b6:	4a31      	ldr	r2, [pc, #196]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 80048b8:	f043 0304 	orr.w	r3, r3, #4
 80048bc:	6413      	str	r3, [r2, #64]	; 0x40
 80048be:	4b2f      	ldr	r3, [pc, #188]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 80048c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c2:	f003 0304 	and.w	r3, r3, #4
 80048c6:	61bb      	str	r3, [r7, #24]
 80048c8:	69bb      	ldr	r3, [r7, #24]
}
 80048ca:	e04e      	b.n	800496a <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM5)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a2d      	ldr	r2, [pc, #180]	; (8004988 <HAL_TIM_Base_MspInit+0x164>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d10e      	bne.n	80048f4 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80048d6:	2300      	movs	r3, #0
 80048d8:	617b      	str	r3, [r7, #20]
 80048da:	4b28      	ldr	r3, [pc, #160]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 80048dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048de:	4a27      	ldr	r2, [pc, #156]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 80048e0:	f043 0308 	orr.w	r3, r3, #8
 80048e4:	6413      	str	r3, [r2, #64]	; 0x40
 80048e6:	4b25      	ldr	r3, [pc, #148]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 80048e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ea:	f003 0308 	and.w	r3, r3, #8
 80048ee:	617b      	str	r3, [r7, #20]
 80048f0:	697b      	ldr	r3, [r7, #20]
}
 80048f2:	e03a      	b.n	800496a <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM6)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a24      	ldr	r2, [pc, #144]	; (800498c <HAL_TIM_Base_MspInit+0x168>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d10e      	bne.n	800491c <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80048fe:	2300      	movs	r3, #0
 8004900:	613b      	str	r3, [r7, #16]
 8004902:	4b1e      	ldr	r3, [pc, #120]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 8004904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004906:	4a1d      	ldr	r2, [pc, #116]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 8004908:	f043 0310 	orr.w	r3, r3, #16
 800490c:	6413      	str	r3, [r2, #64]	; 0x40
 800490e:	4b1b      	ldr	r3, [pc, #108]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 8004910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004912:	f003 0310 	and.w	r3, r3, #16
 8004916:	613b      	str	r3, [r7, #16]
 8004918:	693b      	ldr	r3, [r7, #16]
}
 800491a:	e026      	b.n	800496a <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM8)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a1b      	ldr	r2, [pc, #108]	; (8004990 <HAL_TIM_Base_MspInit+0x16c>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d10e      	bne.n	8004944 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004926:	2300      	movs	r3, #0
 8004928:	60fb      	str	r3, [r7, #12]
 800492a:	4b14      	ldr	r3, [pc, #80]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 800492c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800492e:	4a13      	ldr	r2, [pc, #76]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 8004930:	f043 0302 	orr.w	r3, r3, #2
 8004934:	6453      	str	r3, [r2, #68]	; 0x44
 8004936:	4b11      	ldr	r3, [pc, #68]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 8004938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800493a:	f003 0302 	and.w	r3, r3, #2
 800493e:	60fb      	str	r3, [r7, #12]
 8004940:	68fb      	ldr	r3, [r7, #12]
}
 8004942:	e012      	b.n	800496a <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM9)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a12      	ldr	r2, [pc, #72]	; (8004994 <HAL_TIM_Base_MspInit+0x170>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d10d      	bne.n	800496a <HAL_TIM_Base_MspInit+0x146>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800494e:	2300      	movs	r3, #0
 8004950:	60bb      	str	r3, [r7, #8]
 8004952:	4b0a      	ldr	r3, [pc, #40]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 8004954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004956:	4a09      	ldr	r2, [pc, #36]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 8004958:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800495c:	6453      	str	r3, [r2, #68]	; 0x44
 800495e:	4b07      	ldr	r3, [pc, #28]	; (800497c <HAL_TIM_Base_MspInit+0x158>)
 8004960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004962:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004966:	60bb      	str	r3, [r7, #8]
 8004968:	68bb      	ldr	r3, [r7, #8]
}
 800496a:	bf00      	nop
 800496c:	372c      	adds	r7, #44	; 0x2c
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	40010000 	.word	0x40010000
 800497c:	40023800 	.word	0x40023800
 8004980:	40000400 	.word	0x40000400
 8004984:	40000800 	.word	0x40000800
 8004988:	40000c00 	.word	0x40000c00
 800498c:	40001000 	.word	0x40001000
 8004990:	40010400 	.word	0x40010400
 8004994:	40014000 	.word	0x40014000

08004998 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b08e      	sub	sp, #56	; 0x38
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049a4:	2200      	movs	r2, #0
 80049a6:	601a      	str	r2, [r3, #0]
 80049a8:	605a      	str	r2, [r3, #4]
 80049aa:	609a      	str	r2, [r3, #8]
 80049ac:	60da      	str	r2, [r3, #12]
 80049ae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a7a      	ldr	r2, [pc, #488]	; (8004ba0 <HAL_TIM_MspPostInit+0x208>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d11f      	bne.n	80049fa <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049ba:	2300      	movs	r3, #0
 80049bc:	623b      	str	r3, [r7, #32]
 80049be:	4b79      	ldr	r3, [pc, #484]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 80049c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c2:	4a78      	ldr	r2, [pc, #480]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 80049c4:	f043 0301 	orr.w	r3, r3, #1
 80049c8:	6313      	str	r3, [r2, #48]	; 0x30
 80049ca:	4b76      	ldr	r3, [pc, #472]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 80049cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ce:	f003 0301 	and.w	r3, r3, #1
 80049d2:	623b      	str	r3, [r7, #32]
 80049d4:	6a3b      	ldr	r3, [r7, #32]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = L_GamingG_Pin|L_GamingR_Pin|L_GamingB_Pin;
 80049d6:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80049da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049dc:	2302      	movs	r3, #2
 80049de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049e0:	2300      	movs	r3, #0
 80049e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049e4:	2300      	movs	r3, #0
 80049e6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80049e8:	2301      	movs	r3, #1
 80049ea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049f0:	4619      	mov	r1, r3
 80049f2:	486d      	ldr	r0, [pc, #436]	; (8004ba8 <HAL_TIM_MspPostInit+0x210>)
 80049f4:	f001 f8b8 	bl	8005b68 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 80049f8:	e0cd      	b.n	8004b96 <HAL_TIM_MspPostInit+0x1fe>
  else if(htim->Instance==TIM2)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a02:	d13d      	bne.n	8004a80 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a04:	2300      	movs	r3, #0
 8004a06:	61fb      	str	r3, [r7, #28]
 8004a08:	4b66      	ldr	r3, [pc, #408]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 8004a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a0c:	4a65      	ldr	r2, [pc, #404]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 8004a0e:	f043 0301 	orr.w	r3, r3, #1
 8004a12:	6313      	str	r3, [r2, #48]	; 0x30
 8004a14:	4b63      	ldr	r3, [pc, #396]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 8004a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a18:	f003 0301 	and.w	r3, r3, #1
 8004a1c:	61fb      	str	r3, [r7, #28]
 8004a1e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a20:	2300      	movs	r3, #0
 8004a22:	61bb      	str	r3, [r7, #24]
 8004a24:	4b5f      	ldr	r3, [pc, #380]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 8004a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a28:	4a5e      	ldr	r2, [pc, #376]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 8004a2a:	f043 0302 	orr.w	r3, r3, #2
 8004a2e:	6313      	str	r3, [r2, #48]	; 0x30
 8004a30:	4b5c      	ldr	r3, [pc, #368]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 8004a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a34:	f003 0302 	and.w	r3, r3, #2
 8004a38:	61bb      	str	r3, [r7, #24]
 8004a3a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = S_Parcela_Pin|S_Garaje_Pin;
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a40:	2302      	movs	r3, #2
 8004a42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a44:	2300      	movs	r3, #0
 8004a46:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a54:	4619      	mov	r1, r3
 8004a56:	4854      	ldr	r0, [pc, #336]	; (8004ba8 <HAL_TIM_MspPostInit+0x210>)
 8004a58:	f001 f886 	bl	8005b68 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = S_Tendedero_Pin;
 8004a5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a62:	2302      	movs	r3, #2
 8004a64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a66:	2300      	movs	r3, #0
 8004a68:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(S_Tendedero_GPIO_Port, &GPIO_InitStruct);
 8004a72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a76:	4619      	mov	r1, r3
 8004a78:	484c      	ldr	r0, [pc, #304]	; (8004bac <HAL_TIM_MspPostInit+0x214>)
 8004a7a:	f001 f875 	bl	8005b68 <HAL_GPIO_Init>
}
 8004a7e:	e08a      	b.n	8004b96 <HAL_TIM_MspPostInit+0x1fe>
  else if(htim->Instance==TIM3)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a4a      	ldr	r2, [pc, #296]	; (8004bb0 <HAL_TIM_MspPostInit+0x218>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d13d      	bne.n	8004b06 <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	617b      	str	r3, [r7, #20]
 8004a8e:	4b45      	ldr	r3, [pc, #276]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 8004a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a92:	4a44      	ldr	r2, [pc, #272]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 8004a94:	f043 0301 	orr.w	r3, r3, #1
 8004a98:	6313      	str	r3, [r2, #48]	; 0x30
 8004a9a:	4b42      	ldr	r3, [pc, #264]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 8004a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a9e:	f003 0301 	and.w	r3, r3, #1
 8004aa2:	617b      	str	r3, [r7, #20]
 8004aa4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	613b      	str	r3, [r7, #16]
 8004aaa:	4b3e      	ldr	r3, [pc, #248]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 8004aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aae:	4a3d      	ldr	r2, [pc, #244]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 8004ab0:	f043 0304 	orr.w	r3, r3, #4
 8004ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ab6:	4b3b      	ldr	r3, [pc, #236]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 8004ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aba:	f003 0304 	and.w	r3, r3, #4
 8004abe:	613b      	str	r3, [r7, #16]
 8004ac0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = S_Dormitorio_Pin;
 8004ac2:	2380      	movs	r3, #128	; 0x80
 8004ac4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ac6:	2302      	movs	r3, #2
 8004ac8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aca:	2300      	movs	r3, #0
 8004acc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004ad2:	2302      	movs	r3, #2
 8004ad4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(S_Dormitorio_GPIO_Port, &GPIO_InitStruct);
 8004ad6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ada:	4619      	mov	r1, r3
 8004adc:	4832      	ldr	r0, [pc, #200]	; (8004ba8 <HAL_TIM_MspPostInit+0x210>)
 8004ade:	f001 f843 	bl	8005b68 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = S_Oficina_Pin|S_Salon_Pin;
 8004ae2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004ae6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ae8:	2302      	movs	r3, #2
 8004aea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aec:	2300      	movs	r3, #0
 8004aee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004af0:	2300      	movs	r3, #0
 8004af2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004af4:	2302      	movs	r3, #2
 8004af6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004af8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004afc:	4619      	mov	r1, r3
 8004afe:	482d      	ldr	r0, [pc, #180]	; (8004bb4 <HAL_TIM_MspPostInit+0x21c>)
 8004b00:	f001 f832 	bl	8005b68 <HAL_GPIO_Init>
}
 8004b04:	e047      	b.n	8004b96 <HAL_TIM_MspPostInit+0x1fe>
  else if(htim->Instance==TIM4)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a2b      	ldr	r2, [pc, #172]	; (8004bb8 <HAL_TIM_MspPostInit+0x220>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d11f      	bne.n	8004b50 <HAL_TIM_MspPostInit+0x1b8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004b10:	2300      	movs	r3, #0
 8004b12:	60fb      	str	r3, [r7, #12]
 8004b14:	4b23      	ldr	r3, [pc, #140]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 8004b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b18:	4a22      	ldr	r2, [pc, #136]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 8004b1a:	f043 0308 	orr.w	r3, r3, #8
 8004b1e:	6313      	str	r3, [r2, #48]	; 0x30
 8004b20:	4b20      	ldr	r3, [pc, #128]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 8004b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b24:	f003 0308 	and.w	r3, r3, #8
 8004b28:	60fb      	str	r3, [r7, #12]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004b2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004b30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b32:	2302      	movs	r3, #2
 8004b34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b36:	2300      	movs	r3, #0
 8004b38:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004b3e:	2302      	movs	r3, #2
 8004b40:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b46:	4619      	mov	r1, r3
 8004b48:	481c      	ldr	r0, [pc, #112]	; (8004bbc <HAL_TIM_MspPostInit+0x224>)
 8004b4a:	f001 f80d 	bl	8005b68 <HAL_GPIO_Init>
}
 8004b4e:	e022      	b.n	8004b96 <HAL_TIM_MspPostInit+0x1fe>
  else if(htim->Instance==TIM9)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a1a      	ldr	r2, [pc, #104]	; (8004bc0 <HAL_TIM_MspPostInit+0x228>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d11d      	bne.n	8004b96 <HAL_TIM_MspPostInit+0x1fe>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	60bb      	str	r3, [r7, #8]
 8004b5e:	4b11      	ldr	r3, [pc, #68]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 8004b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b62:	4a10      	ldr	r2, [pc, #64]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 8004b64:	f043 0310 	orr.w	r3, r3, #16
 8004b68:	6313      	str	r3, [r2, #48]	; 0x30
 8004b6a:	4b0e      	ldr	r3, [pc, #56]	; (8004ba4 <HAL_TIM_MspPostInit+0x20c>)
 8004b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b6e:	f003 0310 	and.w	r3, r3, #16
 8004b72:	60bb      	str	r3, [r7, #8]
 8004b74:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004b76:	2320      	movs	r3, #32
 8004b78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b7a:	2302      	movs	r3, #2
 8004b7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b82:	2300      	movs	r3, #0
 8004b84:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8004b86:	2303      	movs	r3, #3
 8004b88:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004b8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b8e:	4619      	mov	r1, r3
 8004b90:	480c      	ldr	r0, [pc, #48]	; (8004bc4 <HAL_TIM_MspPostInit+0x22c>)
 8004b92:	f000 ffe9 	bl	8005b68 <HAL_GPIO_Init>
}
 8004b96:	bf00      	nop
 8004b98:	3738      	adds	r7, #56	; 0x38
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	bf00      	nop
 8004ba0:	40010000 	.word	0x40010000
 8004ba4:	40023800 	.word	0x40023800
 8004ba8:	40020000 	.word	0x40020000
 8004bac:	40020400 	.word	0x40020400
 8004bb0:	40000400 	.word	0x40000400
 8004bb4:	40020800 	.word	0x40020800
 8004bb8:	40000800 	.word	0x40000800
 8004bbc:	40020c00 	.word	0x40020c00
 8004bc0:	40014000 	.word	0x40014000
 8004bc4:	40021000 	.word	0x40021000

08004bc8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b08e      	sub	sp, #56	; 0x38
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	601a      	str	r2, [r3, #0]
 8004bd8:	605a      	str	r2, [r3, #4]
 8004bda:	609a      	str	r2, [r3, #8]
 8004bdc:	60da      	str	r2, [r3, #12]
 8004bde:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a63      	ldr	r2, [pc, #396]	; (8004d74 <HAL_UART_MspInit+0x1ac>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d134      	bne.n	8004c54 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004bea:	2300      	movs	r3, #0
 8004bec:	623b      	str	r3, [r7, #32]
 8004bee:	4b62      	ldr	r3, [pc, #392]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf2:	4a61      	ldr	r2, [pc, #388]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004bf4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bf8:	6413      	str	r3, [r2, #64]	; 0x40
 8004bfa:	4b5f      	ldr	r3, [pc, #380]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c02:	623b      	str	r3, [r7, #32]
 8004c04:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c06:	2300      	movs	r3, #0
 8004c08:	61fb      	str	r3, [r7, #28]
 8004c0a:	4b5b      	ldr	r3, [pc, #364]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c0e:	4a5a      	ldr	r2, [pc, #360]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004c10:	f043 0301 	orr.w	r3, r3, #1
 8004c14:	6313      	str	r3, [r2, #48]	; 0x30
 8004c16:	4b58      	ldr	r3, [pc, #352]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c1a:	f003 0301 	and.w	r3, r3, #1
 8004c1e:	61fb      	str	r3, [r7, #28]
 8004c20:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004c22:	230c      	movs	r3, #12
 8004c24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c26:	2302      	movs	r3, #2
 8004c28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c2e:	2303      	movs	r3, #3
 8004c30:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004c32:	2307      	movs	r3, #7
 8004c34:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c3a:	4619      	mov	r1, r3
 8004c3c:	484f      	ldr	r0, [pc, #316]	; (8004d7c <HAL_UART_MspInit+0x1b4>)
 8004c3e:	f000 ff93 	bl	8005b68 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004c42:	2200      	movs	r2, #0
 8004c44:	2100      	movs	r1, #0
 8004c46:	2026      	movs	r0, #38	; 0x26
 8004c48:	f000 fec5 	bl	80059d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004c4c:	2026      	movs	r0, #38	; 0x26
 8004c4e:	f000 fede 	bl	8005a0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8004c52:	e08a      	b.n	8004d6a <HAL_UART_MspInit+0x1a2>
  else if(huart->Instance==USART3)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a49      	ldr	r2, [pc, #292]	; (8004d80 <HAL_UART_MspInit+0x1b8>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d14c      	bne.n	8004cf8 <HAL_UART_MspInit+0x130>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004c5e:	2300      	movs	r3, #0
 8004c60:	61bb      	str	r3, [r7, #24]
 8004c62:	4b45      	ldr	r3, [pc, #276]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c66:	4a44      	ldr	r2, [pc, #272]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004c68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c6c:	6413      	str	r3, [r2, #64]	; 0x40
 8004c6e:	4b42      	ldr	r3, [pc, #264]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c76:	61bb      	str	r3, [r7, #24]
 8004c78:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	617b      	str	r3, [r7, #20]
 8004c7e:	4b3e      	ldr	r3, [pc, #248]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c82:	4a3d      	ldr	r2, [pc, #244]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004c84:	f043 0302 	orr.w	r3, r3, #2
 8004c88:	6313      	str	r3, [r2, #48]	; 0x30
 8004c8a:	4b3b      	ldr	r3, [pc, #236]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c8e:	f003 0302 	and.w	r3, r3, #2
 8004c92:	617b      	str	r3, [r7, #20]
 8004c94:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004c96:	2300      	movs	r3, #0
 8004c98:	613b      	str	r3, [r7, #16]
 8004c9a:	4b37      	ldr	r3, [pc, #220]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c9e:	4a36      	ldr	r2, [pc, #216]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004ca0:	f043 0308 	orr.w	r3, r3, #8
 8004ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ca6:	4b34      	ldr	r3, [pc, #208]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004caa:	f003 0308 	and.w	r3, r3, #8
 8004cae:	613b      	str	r3, [r7, #16]
 8004cb0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004cb2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004cb6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cb8:	2302      	movs	r3, #2
 8004cba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cc0:	2303      	movs	r3, #3
 8004cc2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004cc4:	2307      	movs	r3, #7
 8004cc6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ccc:	4619      	mov	r1, r3
 8004cce:	482d      	ldr	r0, [pc, #180]	; (8004d84 <HAL_UART_MspInit+0x1bc>)
 8004cd0:	f000 ff4a 	bl	8005b68 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004cd4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004cd8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cda:	2302      	movs	r3, #2
 8004cdc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004ce6:	2307      	movs	r3, #7
 8004ce8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004cea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004cee:	4619      	mov	r1, r3
 8004cf0:	4825      	ldr	r0, [pc, #148]	; (8004d88 <HAL_UART_MspInit+0x1c0>)
 8004cf2:	f000 ff39 	bl	8005b68 <HAL_GPIO_Init>
}
 8004cf6:	e038      	b.n	8004d6a <HAL_UART_MspInit+0x1a2>
  else if(huart->Instance==USART6)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a23      	ldr	r2, [pc, #140]	; (8004d8c <HAL_UART_MspInit+0x1c4>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d133      	bne.n	8004d6a <HAL_UART_MspInit+0x1a2>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004d02:	2300      	movs	r3, #0
 8004d04:	60fb      	str	r3, [r7, #12]
 8004d06:	4b1c      	ldr	r3, [pc, #112]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d0a:	4a1b      	ldr	r2, [pc, #108]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004d0c:	f043 0320 	orr.w	r3, r3, #32
 8004d10:	6453      	str	r3, [r2, #68]	; 0x44
 8004d12:	4b19      	ldr	r3, [pc, #100]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d16:	f003 0320 	and.w	r3, r3, #32
 8004d1a:	60fb      	str	r3, [r7, #12]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d1e:	2300      	movs	r3, #0
 8004d20:	60bb      	str	r3, [r7, #8]
 8004d22:	4b15      	ldr	r3, [pc, #84]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d26:	4a14      	ldr	r2, [pc, #80]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004d28:	f043 0304 	orr.w	r3, r3, #4
 8004d2c:	6313      	str	r3, [r2, #48]	; 0x30
 8004d2e:	4b12      	ldr	r3, [pc, #72]	; (8004d78 <HAL_UART_MspInit+0x1b0>)
 8004d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d32:	f003 0304 	and.w	r3, r3, #4
 8004d36:	60bb      	str	r3, [r7, #8]
 8004d38:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004d3a:	23c0      	movs	r3, #192	; 0xc0
 8004d3c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d3e:	2302      	movs	r3, #2
 8004d40:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d42:	2300      	movs	r3, #0
 8004d44:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d46:	2303      	movs	r3, #3
 8004d48:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004d4a:	2308      	movs	r3, #8
 8004d4c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d52:	4619      	mov	r1, r3
 8004d54:	480e      	ldr	r0, [pc, #56]	; (8004d90 <HAL_UART_MspInit+0x1c8>)
 8004d56:	f000 ff07 	bl	8005b68 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	2100      	movs	r1, #0
 8004d5e:	2047      	movs	r0, #71	; 0x47
 8004d60:	f000 fe39 	bl	80059d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004d64:	2047      	movs	r0, #71	; 0x47
 8004d66:	f000 fe52 	bl	8005a0e <HAL_NVIC_EnableIRQ>
}
 8004d6a:	bf00      	nop
 8004d6c:	3738      	adds	r7, #56	; 0x38
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	40004400 	.word	0x40004400
 8004d78:	40023800 	.word	0x40023800
 8004d7c:	40020000 	.word	0x40020000
 8004d80:	40004800 	.word	0x40004800
 8004d84:	40020400 	.word	0x40020400
 8004d88:	40020c00 	.word	0x40020c00
 8004d8c:	40011400 	.word	0x40011400
 8004d90:	40020800 	.word	0x40020800

08004d94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004d94:	b480      	push	{r7}
 8004d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004d98:	e7fe      	b.n	8004d98 <NMI_Handler+0x4>

08004d9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d9a:	b480      	push	{r7}
 8004d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004d9e:	e7fe      	b.n	8004d9e <HardFault_Handler+0x4>

08004da0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004da0:	b480      	push	{r7}
 8004da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004da4:	e7fe      	b.n	8004da4 <MemManage_Handler+0x4>

08004da6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004da6:	b480      	push	{r7}
 8004da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004daa:	e7fe      	b.n	8004daa <BusFault_Handler+0x4>

08004dac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004dac:	b480      	push	{r7}
 8004dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004db0:	e7fe      	b.n	8004db0 <UsageFault_Handler+0x4>

08004db2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004db2:	b480      	push	{r7}
 8004db4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004db6:	bf00      	nop
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr

08004dc0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004dc4:	bf00      	nop
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr

08004dce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004dce:	b480      	push	{r7}
 8004dd0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004dd2:	bf00      	nop
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr

08004ddc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004de0:	f000 f90e 	bl	8005000 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004de4:	bf00      	nop
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8004dec:	2001      	movs	r0, #1
 8004dee:	f001 f889 	bl	8005f04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004df2:	bf00      	nop
 8004df4:	bd80      	pop	{r7, pc}

08004df6 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004df6:	b580      	push	{r7, lr}
 8004df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004dfa:	2002      	movs	r0, #2
 8004dfc:	f001 f882 	bl	8005f04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004e00:	bf00      	nop
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8004e08:	2008      	movs	r0, #8
 8004e0a:	f001 f87b 	bl	8005f04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8004e0e:	bf00      	nop
 8004e10:	bd80      	pop	{r7, pc}

08004e12 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004e12:	b580      	push	{r7, lr}
 8004e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8004e16:	2010      	movs	r0, #16
 8004e18:	f001 f874 	bl	8005f04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004e1c:	bf00      	nop
 8004e1e:	bd80      	pop	{r7, pc}

08004e20 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8004e24:	2040      	movs	r0, #64	; 0x40
 8004e26:	f001 f86d 	bl	8005f04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004e2a:	bf00      	nop
 8004e2c:	bd80      	pop	{r7, pc}
	...

08004e30 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	UART_isr(&huart2);
 8004e34:	4803      	ldr	r0, [pc, #12]	; (8004e44 <USART2_IRQHandler+0x14>)
 8004e36:	f7fe f84d 	bl	8002ed4 <UART_isr>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004e3a:	4802      	ldr	r0, [pc, #8]	; (8004e44 <USART2_IRQHandler+0x14>)
 8004e3c:	f002 fdb2 	bl	80079a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004e40:	bf00      	nop
 8004e42:	bd80      	pop	{r7, pc}
 8004e44:	20000e18 	.word	0x20000e18

08004e48 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004e4c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004e50:	f001 f858 	bl	8005f04 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004e54:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004e58:	f001 f854 	bl	8005f04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004e5c:	bf00      	nop
 8004e5e:	bd80      	pop	{r7, pc}

08004e60 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	UART_isr(&huart6);
 8004e64:	4803      	ldr	r0, [pc, #12]	; (8004e74 <USART6_IRQHandler+0x14>)
 8004e66:	f7fe f835 	bl	8002ed4 <UART_isr>
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004e6a:	4802      	ldr	r0, [pc, #8]	; (8004e74 <USART6_IRQHandler+0x14>)
 8004e6c:	f002 fd9a 	bl	80079a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8004e70:	bf00      	nop
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	20000d8c 	.word	0x20000d8c

08004e78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b086      	sub	sp, #24
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004e80:	4a14      	ldr	r2, [pc, #80]	; (8004ed4 <_sbrk+0x5c>)
 8004e82:	4b15      	ldr	r3, [pc, #84]	; (8004ed8 <_sbrk+0x60>)
 8004e84:	1ad3      	subs	r3, r2, r3
 8004e86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004e8c:	4b13      	ldr	r3, [pc, #76]	; (8004edc <_sbrk+0x64>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d102      	bne.n	8004e9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004e94:	4b11      	ldr	r3, [pc, #68]	; (8004edc <_sbrk+0x64>)
 8004e96:	4a12      	ldr	r2, [pc, #72]	; (8004ee0 <_sbrk+0x68>)
 8004e98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e9a:	4b10      	ldr	r3, [pc, #64]	; (8004edc <_sbrk+0x64>)
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4413      	add	r3, r2
 8004ea2:	693a      	ldr	r2, [r7, #16]
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d207      	bcs.n	8004eb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ea8:	f003 fc04 	bl	80086b4 <__errno>
 8004eac:	4603      	mov	r3, r0
 8004eae:	220c      	movs	r2, #12
 8004eb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8004eb6:	e009      	b.n	8004ecc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004eb8:	4b08      	ldr	r3, [pc, #32]	; (8004edc <_sbrk+0x64>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004ebe:	4b07      	ldr	r3, [pc, #28]	; (8004edc <_sbrk+0x64>)
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4413      	add	r3, r2
 8004ec6:	4a05      	ldr	r2, [pc, #20]	; (8004edc <_sbrk+0x64>)
 8004ec8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004eca:	68fb      	ldr	r3, [r7, #12]
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	3718      	adds	r7, #24
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	20020000 	.word	0x20020000
 8004ed8:	00000400 	.word	0x00000400
 8004edc:	200008f8 	.word	0x200008f8
 8004ee0:	20000e70 	.word	0x20000e70

08004ee4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004ee8:	4b06      	ldr	r3, [pc, #24]	; (8004f04 <SystemInit+0x20>)
 8004eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eee:	4a05      	ldr	r2, [pc, #20]	; (8004f04 <SystemInit+0x20>)
 8004ef0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004ef4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004ef8:	bf00      	nop
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	e000ed00 	.word	0xe000ed00

08004f08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004f08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004f40 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004f0c:	480d      	ldr	r0, [pc, #52]	; (8004f44 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004f0e:	490e      	ldr	r1, [pc, #56]	; (8004f48 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004f10:	4a0e      	ldr	r2, [pc, #56]	; (8004f4c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004f12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f14:	e002      	b.n	8004f1c <LoopCopyDataInit>

08004f16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f1a:	3304      	adds	r3, #4

08004f1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f20:	d3f9      	bcc.n	8004f16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f22:	4a0b      	ldr	r2, [pc, #44]	; (8004f50 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004f24:	4c0b      	ldr	r4, [pc, #44]	; (8004f54 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004f26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f28:	e001      	b.n	8004f2e <LoopFillZerobss>

08004f2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f2c:	3204      	adds	r2, #4

08004f2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f30:	d3fb      	bcc.n	8004f2a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004f32:	f7ff ffd7 	bl	8004ee4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004f36:	f003 fbc3 	bl	80086c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004f3a:	f7fe f8fb 	bl	8003134 <main>
  bx  lr    
 8004f3e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004f40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004f44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004f48:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8004f4c:	0800984c 	.word	0x0800984c
  ldr r2, =_sbss
 8004f50:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8004f54:	20000e70 	.word	0x20000e70

08004f58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004f58:	e7fe      	b.n	8004f58 <ADC_IRQHandler>
	...

08004f5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004f60:	4b0e      	ldr	r3, [pc, #56]	; (8004f9c <HAL_Init+0x40>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a0d      	ldr	r2, [pc, #52]	; (8004f9c <HAL_Init+0x40>)
 8004f66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004f6c:	4b0b      	ldr	r3, [pc, #44]	; (8004f9c <HAL_Init+0x40>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a0a      	ldr	r2, [pc, #40]	; (8004f9c <HAL_Init+0x40>)
 8004f72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004f76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004f78:	4b08      	ldr	r3, [pc, #32]	; (8004f9c <HAL_Init+0x40>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a07      	ldr	r2, [pc, #28]	; (8004f9c <HAL_Init+0x40>)
 8004f7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f84:	2003      	movs	r0, #3
 8004f86:	f000 fd1b 	bl	80059c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004f8a:	2000      	movs	r0, #0
 8004f8c:	f000 f808 	bl	8004fa0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004f90:	f7ff fb78 	bl	8004684 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	40023c00 	.word	0x40023c00

08004fa0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b082      	sub	sp, #8
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004fa8:	4b12      	ldr	r3, [pc, #72]	; (8004ff4 <HAL_InitTick+0x54>)
 8004faa:	681a      	ldr	r2, [r3, #0]
 8004fac:	4b12      	ldr	r3, [pc, #72]	; (8004ff8 <HAL_InitTick+0x58>)
 8004fae:	781b      	ldrb	r3, [r3, #0]
 8004fb0:	4619      	mov	r1, r3
 8004fb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004fb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8004fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f000 fd33 	bl	8005a2a <HAL_SYSTICK_Config>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d001      	beq.n	8004fce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e00e      	b.n	8004fec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2b0f      	cmp	r3, #15
 8004fd2:	d80a      	bhi.n	8004fea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	6879      	ldr	r1, [r7, #4]
 8004fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8004fdc:	f000 fcfb 	bl	80059d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004fe0:	4a06      	ldr	r2, [pc, #24]	; (8004ffc <HAL_InitTick+0x5c>)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	e000      	b.n	8004fec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3708      	adds	r7, #8
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	20000000 	.word	0x20000000
 8004ff8:	20000008 	.word	0x20000008
 8004ffc:	20000004 	.word	0x20000004

08005000 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005000:	b480      	push	{r7}
 8005002:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005004:	4b06      	ldr	r3, [pc, #24]	; (8005020 <HAL_IncTick+0x20>)
 8005006:	781b      	ldrb	r3, [r3, #0]
 8005008:	461a      	mov	r2, r3
 800500a:	4b06      	ldr	r3, [pc, #24]	; (8005024 <HAL_IncTick+0x24>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4413      	add	r3, r2
 8005010:	4a04      	ldr	r2, [pc, #16]	; (8005024 <HAL_IncTick+0x24>)
 8005012:	6013      	str	r3, [r2, #0]
}
 8005014:	bf00      	nop
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop
 8005020:	20000008 	.word	0x20000008
 8005024:	20000e5c 	.word	0x20000e5c

08005028 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005028:	b480      	push	{r7}
 800502a:	af00      	add	r7, sp, #0
  return uwTick;
 800502c:	4b03      	ldr	r3, [pc, #12]	; (800503c <HAL_GetTick+0x14>)
 800502e:	681b      	ldr	r3, [r3, #0]
}
 8005030:	4618      	mov	r0, r3
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr
 800503a:	bf00      	nop
 800503c:	20000e5c 	.word	0x20000e5c

08005040 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005048:	f7ff ffee 	bl	8005028 <HAL_GetTick>
 800504c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005058:	d005      	beq.n	8005066 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800505a:	4b0a      	ldr	r3, [pc, #40]	; (8005084 <HAL_Delay+0x44>)
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	461a      	mov	r2, r3
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	4413      	add	r3, r2
 8005064:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005066:	bf00      	nop
 8005068:	f7ff ffde 	bl	8005028 <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	68fa      	ldr	r2, [r7, #12]
 8005074:	429a      	cmp	r2, r3
 8005076:	d8f7      	bhi.n	8005068 <HAL_Delay+0x28>
  {
  }
}
 8005078:	bf00      	nop
 800507a:	bf00      	nop
 800507c:	3710      	adds	r7, #16
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	20000008 	.word	0x20000008

08005088 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005090:	2300      	movs	r3, #0
 8005092:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d101      	bne.n	800509e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	e033      	b.n	8005106 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d109      	bne.n	80050ba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f7ff fb14 	bl	80046d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2200      	movs	r2, #0
 80050b0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050be:	f003 0310 	and.w	r3, r3, #16
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d118      	bne.n	80050f8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ca:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80050ce:	f023 0302 	bic.w	r3, r3, #2
 80050d2:	f043 0202 	orr.w	r2, r3, #2
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 faa4 	bl	8005628 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ea:	f023 0303 	bic.w	r3, r3, #3
 80050ee:	f043 0201 	orr.w	r2, r3, #1
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	641a      	str	r2, [r3, #64]	; 0x40
 80050f6:	e001      	b.n	80050fc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2200      	movs	r2, #0
 8005100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005104:	7bfb      	ldrb	r3, [r7, #15]
}
 8005106:	4618      	mov	r0, r3
 8005108:	3710      	adds	r7, #16
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
	...

08005110 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005110:	b480      	push	{r7}
 8005112:	b085      	sub	sp, #20
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005118:	2300      	movs	r3, #0
 800511a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005122:	2b01      	cmp	r3, #1
 8005124:	d101      	bne.n	800512a <HAL_ADC_Start+0x1a>
 8005126:	2302      	movs	r3, #2
 8005128:	e0b2      	b.n	8005290 <HAL_ADC_Start+0x180>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2201      	movs	r2, #1
 800512e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	f003 0301 	and.w	r3, r3, #1
 800513c:	2b01      	cmp	r3, #1
 800513e:	d018      	beq.n	8005172 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	689a      	ldr	r2, [r3, #8]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f042 0201 	orr.w	r2, r2, #1
 800514e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005150:	4b52      	ldr	r3, [pc, #328]	; (800529c <HAL_ADC_Start+0x18c>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a52      	ldr	r2, [pc, #328]	; (80052a0 <HAL_ADC_Start+0x190>)
 8005156:	fba2 2303 	umull	r2, r3, r2, r3
 800515a:	0c9a      	lsrs	r2, r3, #18
 800515c:	4613      	mov	r3, r2
 800515e:	005b      	lsls	r3, r3, #1
 8005160:	4413      	add	r3, r2
 8005162:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005164:	e002      	b.n	800516c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	3b01      	subs	r3, #1
 800516a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d1f9      	bne.n	8005166 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	f003 0301 	and.w	r3, r3, #1
 800517c:	2b01      	cmp	r3, #1
 800517e:	d17a      	bne.n	8005276 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005184:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005188:	f023 0301 	bic.w	r3, r3, #1
 800518c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d007      	beq.n	80051b2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80051aa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051be:	d106      	bne.n	80051ce <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051c4:	f023 0206 	bic.w	r2, r3, #6
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	645a      	str	r2, [r3, #68]	; 0x44
 80051cc:	e002      	b.n	80051d4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80051dc:	4b31      	ldr	r3, [pc, #196]	; (80052a4 <HAL_ADC_Start+0x194>)
 80051de:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80051e8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	f003 031f 	and.w	r3, r3, #31
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d12a      	bne.n	800524c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a2b      	ldr	r2, [pc, #172]	; (80052a8 <HAL_ADC_Start+0x198>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d015      	beq.n	800522c <HAL_ADC_Start+0x11c>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a29      	ldr	r2, [pc, #164]	; (80052ac <HAL_ADC_Start+0x19c>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d105      	bne.n	8005216 <HAL_ADC_Start+0x106>
 800520a:	4b26      	ldr	r3, [pc, #152]	; (80052a4 <HAL_ADC_Start+0x194>)
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	f003 031f 	and.w	r3, r3, #31
 8005212:	2b00      	cmp	r3, #0
 8005214:	d00a      	beq.n	800522c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a25      	ldr	r2, [pc, #148]	; (80052b0 <HAL_ADC_Start+0x1a0>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d136      	bne.n	800528e <HAL_ADC_Start+0x17e>
 8005220:	4b20      	ldr	r3, [pc, #128]	; (80052a4 <HAL_ADC_Start+0x194>)
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f003 0310 	and.w	r3, r3, #16
 8005228:	2b00      	cmp	r3, #0
 800522a:	d130      	bne.n	800528e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005236:	2b00      	cmp	r3, #0
 8005238:	d129      	bne.n	800528e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	689a      	ldr	r2, [r3, #8]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005248:	609a      	str	r2, [r3, #8]
 800524a:	e020      	b.n	800528e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a15      	ldr	r2, [pc, #84]	; (80052a8 <HAL_ADC_Start+0x198>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d11b      	bne.n	800528e <HAL_ADC_Start+0x17e>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005260:	2b00      	cmp	r3, #0
 8005262:	d114      	bne.n	800528e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	689a      	ldr	r2, [r3, #8]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005272:	609a      	str	r2, [r3, #8]
 8005274:	e00b      	b.n	800528e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527a:	f043 0210 	orr.w	r2, r3, #16
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005286:	f043 0201 	orr.w	r2, r3, #1
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800528e:	2300      	movs	r3, #0
}
 8005290:	4618      	mov	r0, r3
 8005292:	3714      	adds	r7, #20
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr
 800529c:	20000000 	.word	0x20000000
 80052a0:	431bde83 	.word	0x431bde83
 80052a4:	40012300 	.word	0x40012300
 80052a8:	40012000 	.word	0x40012000
 80052ac:	40012100 	.word	0x40012100
 80052b0:	40012200 	.word	0x40012200

080052b4 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b084      	sub	sp, #16
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80052be:	2300      	movs	r3, #0
 80052c0:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052d0:	d113      	bne.n	80052fa <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80052dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052e0:	d10b      	bne.n	80052fa <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e6:	f043 0220 	orr.w	r2, r3, #32
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e063      	b.n	80053c2 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80052fa:	f7ff fe95 	bl	8005028 <HAL_GetTick>
 80052fe:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005300:	e021      	b.n	8005346 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005308:	d01d      	beq.n	8005346 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d007      	beq.n	8005320 <HAL_ADC_PollForConversion+0x6c>
 8005310:	f7ff fe8a 	bl	8005028 <HAL_GetTick>
 8005314:	4602      	mov	r2, r0
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	1ad3      	subs	r3, r2, r3
 800531a:	683a      	ldr	r2, [r7, #0]
 800531c:	429a      	cmp	r2, r3
 800531e:	d212      	bcs.n	8005346 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 0302 	and.w	r3, r3, #2
 800532a:	2b02      	cmp	r3, #2
 800532c:	d00b      	beq.n	8005346 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005332:	f043 0204 	orr.w	r2, r3, #4
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2200      	movs	r2, #0
 800533e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8005342:	2303      	movs	r3, #3
 8005344:	e03d      	b.n	80053c2 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 0302 	and.w	r3, r3, #2
 8005350:	2b02      	cmp	r3, #2
 8005352:	d1d6      	bne.n	8005302 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f06f 0212 	mvn.w	r2, #18
 800535c:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005362:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005374:	2b00      	cmp	r3, #0
 8005376:	d123      	bne.n	80053c0 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800537c:	2b00      	cmp	r3, #0
 800537e:	d11f      	bne.n	80053c0 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005386:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800538a:	2b00      	cmp	r3, #0
 800538c:	d006      	beq.n	800539c <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005398:	2b00      	cmp	r3, #0
 800539a:	d111      	bne.n	80053c0 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d105      	bne.n	80053c0 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b8:	f043 0201 	orr.w	r2, r3, #1
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3710      	adds	r7, #16
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}

080053ca <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80053ca:	b480      	push	{r7}
 80053cc:	b083      	sub	sp, #12
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80053d8:	4618      	mov	r0, r3
 80053da:	370c      	adds	r7, #12
 80053dc:	46bd      	mov	sp, r7
 80053de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e2:	4770      	bx	lr

080053e4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b085      	sub	sp, #20
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80053ee:	2300      	movs	r3, #0
 80053f0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d101      	bne.n	8005400 <HAL_ADC_ConfigChannel+0x1c>
 80053fc:	2302      	movs	r3, #2
 80053fe:	e105      	b.n	800560c <HAL_ADC_ConfigChannel+0x228>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	2b09      	cmp	r3, #9
 800540e:	d925      	bls.n	800545c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	68d9      	ldr	r1, [r3, #12]
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	b29b      	uxth	r3, r3
 800541c:	461a      	mov	r2, r3
 800541e:	4613      	mov	r3, r2
 8005420:	005b      	lsls	r3, r3, #1
 8005422:	4413      	add	r3, r2
 8005424:	3b1e      	subs	r3, #30
 8005426:	2207      	movs	r2, #7
 8005428:	fa02 f303 	lsl.w	r3, r2, r3
 800542c:	43da      	mvns	r2, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	400a      	ands	r2, r1
 8005434:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	68d9      	ldr	r1, [r3, #12]
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	689a      	ldr	r2, [r3, #8]
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	b29b      	uxth	r3, r3
 8005446:	4618      	mov	r0, r3
 8005448:	4603      	mov	r3, r0
 800544a:	005b      	lsls	r3, r3, #1
 800544c:	4403      	add	r3, r0
 800544e:	3b1e      	subs	r3, #30
 8005450:	409a      	lsls	r2, r3
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	430a      	orrs	r2, r1
 8005458:	60da      	str	r2, [r3, #12]
 800545a:	e022      	b.n	80054a2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	6919      	ldr	r1, [r3, #16]
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	b29b      	uxth	r3, r3
 8005468:	461a      	mov	r2, r3
 800546a:	4613      	mov	r3, r2
 800546c:	005b      	lsls	r3, r3, #1
 800546e:	4413      	add	r3, r2
 8005470:	2207      	movs	r2, #7
 8005472:	fa02 f303 	lsl.w	r3, r2, r3
 8005476:	43da      	mvns	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	400a      	ands	r2, r1
 800547e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	6919      	ldr	r1, [r3, #16]
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	689a      	ldr	r2, [r3, #8]
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	b29b      	uxth	r3, r3
 8005490:	4618      	mov	r0, r3
 8005492:	4603      	mov	r3, r0
 8005494:	005b      	lsls	r3, r3, #1
 8005496:	4403      	add	r3, r0
 8005498:	409a      	lsls	r2, r3
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	430a      	orrs	r2, r1
 80054a0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	2b06      	cmp	r3, #6
 80054a8:	d824      	bhi.n	80054f4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	685a      	ldr	r2, [r3, #4]
 80054b4:	4613      	mov	r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	4413      	add	r3, r2
 80054ba:	3b05      	subs	r3, #5
 80054bc:	221f      	movs	r2, #31
 80054be:	fa02 f303 	lsl.w	r3, r2, r3
 80054c2:	43da      	mvns	r2, r3
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	400a      	ands	r2, r1
 80054ca:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	b29b      	uxth	r3, r3
 80054d8:	4618      	mov	r0, r3
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	685a      	ldr	r2, [r3, #4]
 80054de:	4613      	mov	r3, r2
 80054e0:	009b      	lsls	r3, r3, #2
 80054e2:	4413      	add	r3, r2
 80054e4:	3b05      	subs	r3, #5
 80054e6:	fa00 f203 	lsl.w	r2, r0, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	430a      	orrs	r2, r1
 80054f0:	635a      	str	r2, [r3, #52]	; 0x34
 80054f2:	e04c      	b.n	800558e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	2b0c      	cmp	r3, #12
 80054fa:	d824      	bhi.n	8005546 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	685a      	ldr	r2, [r3, #4]
 8005506:	4613      	mov	r3, r2
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	4413      	add	r3, r2
 800550c:	3b23      	subs	r3, #35	; 0x23
 800550e:	221f      	movs	r2, #31
 8005510:	fa02 f303 	lsl.w	r3, r2, r3
 8005514:	43da      	mvns	r2, r3
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	400a      	ands	r2, r1
 800551c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	b29b      	uxth	r3, r3
 800552a:	4618      	mov	r0, r3
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	685a      	ldr	r2, [r3, #4]
 8005530:	4613      	mov	r3, r2
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	4413      	add	r3, r2
 8005536:	3b23      	subs	r3, #35	; 0x23
 8005538:	fa00 f203 	lsl.w	r2, r0, r3
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	430a      	orrs	r2, r1
 8005542:	631a      	str	r2, [r3, #48]	; 0x30
 8005544:	e023      	b.n	800558e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	685a      	ldr	r2, [r3, #4]
 8005550:	4613      	mov	r3, r2
 8005552:	009b      	lsls	r3, r3, #2
 8005554:	4413      	add	r3, r2
 8005556:	3b41      	subs	r3, #65	; 0x41
 8005558:	221f      	movs	r2, #31
 800555a:	fa02 f303 	lsl.w	r3, r2, r3
 800555e:	43da      	mvns	r2, r3
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	400a      	ands	r2, r1
 8005566:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	b29b      	uxth	r3, r3
 8005574:	4618      	mov	r0, r3
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	685a      	ldr	r2, [r3, #4]
 800557a:	4613      	mov	r3, r2
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	4413      	add	r3, r2
 8005580:	3b41      	subs	r3, #65	; 0x41
 8005582:	fa00 f203 	lsl.w	r2, r0, r3
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	430a      	orrs	r2, r1
 800558c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800558e:	4b22      	ldr	r3, [pc, #136]	; (8005618 <HAL_ADC_ConfigChannel+0x234>)
 8005590:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a21      	ldr	r2, [pc, #132]	; (800561c <HAL_ADC_ConfigChannel+0x238>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d109      	bne.n	80055b0 <HAL_ADC_ConfigChannel+0x1cc>
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2b12      	cmp	r3, #18
 80055a2:	d105      	bne.n	80055b0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a19      	ldr	r2, [pc, #100]	; (800561c <HAL_ADC_ConfigChannel+0x238>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d123      	bne.n	8005602 <HAL_ADC_ConfigChannel+0x21e>
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	2b10      	cmp	r3, #16
 80055c0:	d003      	beq.n	80055ca <HAL_ADC_ConfigChannel+0x1e6>
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2b11      	cmp	r3, #17
 80055c8:	d11b      	bne.n	8005602 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	2b10      	cmp	r3, #16
 80055dc:	d111      	bne.n	8005602 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80055de:	4b10      	ldr	r3, [pc, #64]	; (8005620 <HAL_ADC_ConfigChannel+0x23c>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a10      	ldr	r2, [pc, #64]	; (8005624 <HAL_ADC_ConfigChannel+0x240>)
 80055e4:	fba2 2303 	umull	r2, r3, r2, r3
 80055e8:	0c9a      	lsrs	r2, r3, #18
 80055ea:	4613      	mov	r3, r2
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	4413      	add	r3, r2
 80055f0:	005b      	lsls	r3, r3, #1
 80055f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80055f4:	e002      	b.n	80055fc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	3b01      	subs	r3, #1
 80055fa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d1f9      	bne.n	80055f6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800560a:	2300      	movs	r3, #0
}
 800560c:	4618      	mov	r0, r3
 800560e:	3714      	adds	r7, #20
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr
 8005618:	40012300 	.word	0x40012300
 800561c:	40012000 	.word	0x40012000
 8005620:	20000000 	.word	0x20000000
 8005624:	431bde83 	.word	0x431bde83

08005628 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005628:	b480      	push	{r7}
 800562a:	b085      	sub	sp, #20
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005630:	4b79      	ldr	r3, [pc, #484]	; (8005818 <ADC_Init+0x1f0>)
 8005632:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	685a      	ldr	r2, [r3, #4]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	431a      	orrs	r2, r3
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	685a      	ldr	r2, [r3, #4]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800565c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	6859      	ldr	r1, [r3, #4]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	691b      	ldr	r3, [r3, #16]
 8005668:	021a      	lsls	r2, r3, #8
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	430a      	orrs	r2, r1
 8005670:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	685a      	ldr	r2, [r3, #4]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005680:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	6859      	ldr	r1, [r3, #4]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	689a      	ldr	r2, [r3, #8]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	430a      	orrs	r2, r1
 8005692:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	689a      	ldr	r2, [r3, #8]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	6899      	ldr	r1, [r3, #8]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	68da      	ldr	r2, [r3, #12]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	430a      	orrs	r2, r1
 80056b4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ba:	4a58      	ldr	r2, [pc, #352]	; (800581c <ADC_Init+0x1f4>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d022      	beq.n	8005706 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	689a      	ldr	r2, [r3, #8]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80056ce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	6899      	ldr	r1, [r3, #8]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	430a      	orrs	r2, r1
 80056e0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	689a      	ldr	r2, [r3, #8]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80056f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	6899      	ldr	r1, [r3, #8]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	430a      	orrs	r2, r1
 8005702:	609a      	str	r2, [r3, #8]
 8005704:	e00f      	b.n	8005726 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	689a      	ldr	r2, [r3, #8]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005714:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	689a      	ldr	r2, [r3, #8]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005724:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	689a      	ldr	r2, [r3, #8]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f022 0202 	bic.w	r2, r2, #2
 8005734:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	6899      	ldr	r1, [r3, #8]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	7e1b      	ldrb	r3, [r3, #24]
 8005740:	005a      	lsls	r2, r3, #1
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	430a      	orrs	r2, r1
 8005748:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d01b      	beq.n	800578c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	685a      	ldr	r2, [r3, #4]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005762:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	685a      	ldr	r2, [r3, #4]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005772:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	6859      	ldr	r1, [r3, #4]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577e:	3b01      	subs	r3, #1
 8005780:	035a      	lsls	r2, r3, #13
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	430a      	orrs	r2, r1
 8005788:	605a      	str	r2, [r3, #4]
 800578a:	e007      	b.n	800579c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	685a      	ldr	r2, [r3, #4]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800579a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80057aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	69db      	ldr	r3, [r3, #28]
 80057b6:	3b01      	subs	r3, #1
 80057b8:	051a      	lsls	r2, r3, #20
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	430a      	orrs	r2, r1
 80057c0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	689a      	ldr	r2, [r3, #8]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80057d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	6899      	ldr	r1, [r3, #8]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80057de:	025a      	lsls	r2, r3, #9
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	430a      	orrs	r2, r1
 80057e6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	689a      	ldr	r2, [r3, #8]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	6899      	ldr	r1, [r3, #8]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	695b      	ldr	r3, [r3, #20]
 8005802:	029a      	lsls	r2, r3, #10
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	430a      	orrs	r2, r1
 800580a:	609a      	str	r2, [r3, #8]
}
 800580c:	bf00      	nop
 800580e:	3714      	adds	r7, #20
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr
 8005818:	40012300 	.word	0x40012300
 800581c:	0f000001 	.word	0x0f000001

08005820 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005820:	b480      	push	{r7}
 8005822:	b085      	sub	sp, #20
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	f003 0307 	and.w	r3, r3, #7
 800582e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005830:	4b0c      	ldr	r3, [pc, #48]	; (8005864 <__NVIC_SetPriorityGrouping+0x44>)
 8005832:	68db      	ldr	r3, [r3, #12]
 8005834:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005836:	68ba      	ldr	r2, [r7, #8]
 8005838:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800583c:	4013      	ands	r3, r2
 800583e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005848:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800584c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005850:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005852:	4a04      	ldr	r2, [pc, #16]	; (8005864 <__NVIC_SetPriorityGrouping+0x44>)
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	60d3      	str	r3, [r2, #12]
}
 8005858:	bf00      	nop
 800585a:	3714      	adds	r7, #20
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr
 8005864:	e000ed00 	.word	0xe000ed00

08005868 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005868:	b480      	push	{r7}
 800586a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800586c:	4b04      	ldr	r3, [pc, #16]	; (8005880 <__NVIC_GetPriorityGrouping+0x18>)
 800586e:	68db      	ldr	r3, [r3, #12]
 8005870:	0a1b      	lsrs	r3, r3, #8
 8005872:	f003 0307 	and.w	r3, r3, #7
}
 8005876:	4618      	mov	r0, r3
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr
 8005880:	e000ed00 	.word	0xe000ed00

08005884 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005884:	b480      	push	{r7}
 8005886:	b083      	sub	sp, #12
 8005888:	af00      	add	r7, sp, #0
 800588a:	4603      	mov	r3, r0
 800588c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800588e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005892:	2b00      	cmp	r3, #0
 8005894:	db0b      	blt.n	80058ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005896:	79fb      	ldrb	r3, [r7, #7]
 8005898:	f003 021f 	and.w	r2, r3, #31
 800589c:	4907      	ldr	r1, [pc, #28]	; (80058bc <__NVIC_EnableIRQ+0x38>)
 800589e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058a2:	095b      	lsrs	r3, r3, #5
 80058a4:	2001      	movs	r0, #1
 80058a6:	fa00 f202 	lsl.w	r2, r0, r2
 80058aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80058ae:	bf00      	nop
 80058b0:	370c      	adds	r7, #12
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop
 80058bc:	e000e100 	.word	0xe000e100

080058c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	4603      	mov	r3, r0
 80058c8:	6039      	str	r1, [r7, #0]
 80058ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	db0a      	blt.n	80058ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	b2da      	uxtb	r2, r3
 80058d8:	490c      	ldr	r1, [pc, #48]	; (800590c <__NVIC_SetPriority+0x4c>)
 80058da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058de:	0112      	lsls	r2, r2, #4
 80058e0:	b2d2      	uxtb	r2, r2
 80058e2:	440b      	add	r3, r1
 80058e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80058e8:	e00a      	b.n	8005900 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	b2da      	uxtb	r2, r3
 80058ee:	4908      	ldr	r1, [pc, #32]	; (8005910 <__NVIC_SetPriority+0x50>)
 80058f0:	79fb      	ldrb	r3, [r7, #7]
 80058f2:	f003 030f 	and.w	r3, r3, #15
 80058f6:	3b04      	subs	r3, #4
 80058f8:	0112      	lsls	r2, r2, #4
 80058fa:	b2d2      	uxtb	r2, r2
 80058fc:	440b      	add	r3, r1
 80058fe:	761a      	strb	r2, [r3, #24]
}
 8005900:	bf00      	nop
 8005902:	370c      	adds	r7, #12
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr
 800590c:	e000e100 	.word	0xe000e100
 8005910:	e000ed00 	.word	0xe000ed00

08005914 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005914:	b480      	push	{r7}
 8005916:	b089      	sub	sp, #36	; 0x24
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	60b9      	str	r1, [r7, #8]
 800591e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f003 0307 	and.w	r3, r3, #7
 8005926:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	f1c3 0307 	rsb	r3, r3, #7
 800592e:	2b04      	cmp	r3, #4
 8005930:	bf28      	it	cs
 8005932:	2304      	movcs	r3, #4
 8005934:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005936:	69fb      	ldr	r3, [r7, #28]
 8005938:	3304      	adds	r3, #4
 800593a:	2b06      	cmp	r3, #6
 800593c:	d902      	bls.n	8005944 <NVIC_EncodePriority+0x30>
 800593e:	69fb      	ldr	r3, [r7, #28]
 8005940:	3b03      	subs	r3, #3
 8005942:	e000      	b.n	8005946 <NVIC_EncodePriority+0x32>
 8005944:	2300      	movs	r3, #0
 8005946:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005948:	f04f 32ff 	mov.w	r2, #4294967295
 800594c:	69bb      	ldr	r3, [r7, #24]
 800594e:	fa02 f303 	lsl.w	r3, r2, r3
 8005952:	43da      	mvns	r2, r3
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	401a      	ands	r2, r3
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800595c:	f04f 31ff 	mov.w	r1, #4294967295
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	fa01 f303 	lsl.w	r3, r1, r3
 8005966:	43d9      	mvns	r1, r3
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800596c:	4313      	orrs	r3, r2
         );
}
 800596e:	4618      	mov	r0, r3
 8005970:	3724      	adds	r7, #36	; 0x24
 8005972:	46bd      	mov	sp, r7
 8005974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005978:	4770      	bx	lr
	...

0800597c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b082      	sub	sp, #8
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	3b01      	subs	r3, #1
 8005988:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800598c:	d301      	bcc.n	8005992 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800598e:	2301      	movs	r3, #1
 8005990:	e00f      	b.n	80059b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005992:	4a0a      	ldr	r2, [pc, #40]	; (80059bc <SysTick_Config+0x40>)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	3b01      	subs	r3, #1
 8005998:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800599a:	210f      	movs	r1, #15
 800599c:	f04f 30ff 	mov.w	r0, #4294967295
 80059a0:	f7ff ff8e 	bl	80058c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80059a4:	4b05      	ldr	r3, [pc, #20]	; (80059bc <SysTick_Config+0x40>)
 80059a6:	2200      	movs	r2, #0
 80059a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80059aa:	4b04      	ldr	r3, [pc, #16]	; (80059bc <SysTick_Config+0x40>)
 80059ac:	2207      	movs	r2, #7
 80059ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80059b0:	2300      	movs	r3, #0
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3708      	adds	r7, #8
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
 80059ba:	bf00      	nop
 80059bc:	e000e010 	.word	0xe000e010

080059c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b082      	sub	sp, #8
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f7ff ff29 	bl	8005820 <__NVIC_SetPriorityGrouping>
}
 80059ce:	bf00      	nop
 80059d0:	3708      	adds	r7, #8
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}

080059d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80059d6:	b580      	push	{r7, lr}
 80059d8:	b086      	sub	sp, #24
 80059da:	af00      	add	r7, sp, #0
 80059dc:	4603      	mov	r3, r0
 80059de:	60b9      	str	r1, [r7, #8]
 80059e0:	607a      	str	r2, [r7, #4]
 80059e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80059e4:	2300      	movs	r3, #0
 80059e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80059e8:	f7ff ff3e 	bl	8005868 <__NVIC_GetPriorityGrouping>
 80059ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80059ee:	687a      	ldr	r2, [r7, #4]
 80059f0:	68b9      	ldr	r1, [r7, #8]
 80059f2:	6978      	ldr	r0, [r7, #20]
 80059f4:	f7ff ff8e 	bl	8005914 <NVIC_EncodePriority>
 80059f8:	4602      	mov	r2, r0
 80059fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059fe:	4611      	mov	r1, r2
 8005a00:	4618      	mov	r0, r3
 8005a02:	f7ff ff5d 	bl	80058c0 <__NVIC_SetPriority>
}
 8005a06:	bf00      	nop
 8005a08:	3718      	adds	r7, #24
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}

08005a0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a0e:	b580      	push	{r7, lr}
 8005a10:	b082      	sub	sp, #8
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	4603      	mov	r3, r0
 8005a16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f7ff ff31 	bl	8005884 <__NVIC_EnableIRQ>
}
 8005a22:	bf00      	nop
 8005a24:	3708      	adds	r7, #8
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}

08005a2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005a2a:	b580      	push	{r7, lr}
 8005a2c:	b082      	sub	sp, #8
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f7ff ffa2 	bl	800597c <SysTick_Config>
 8005a38:	4603      	mov	r3, r0
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	3708      	adds	r7, #8
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}

08005a42 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005a42:	b580      	push	{r7, lr}
 8005a44:	b084      	sub	sp, #16
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a4e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005a50:	f7ff faea 	bl	8005028 <HAL_GetTick>
 8005a54:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	2b02      	cmp	r3, #2
 8005a60:	d008      	beq.n	8005a74 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2280      	movs	r2, #128	; 0x80
 8005a66:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e052      	b.n	8005b1a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f022 0216 	bic.w	r2, r2, #22
 8005a82:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	695a      	ldr	r2, [r3, #20]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a92:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d103      	bne.n	8005aa4 <HAL_DMA_Abort+0x62>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d007      	beq.n	8005ab4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f022 0208 	bic.w	r2, r2, #8
 8005ab2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f022 0201 	bic.w	r2, r2, #1
 8005ac2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005ac4:	e013      	b.n	8005aee <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005ac6:	f7ff faaf 	bl	8005028 <HAL_GetTick>
 8005aca:	4602      	mov	r2, r0
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	1ad3      	subs	r3, r2, r3
 8005ad0:	2b05      	cmp	r3, #5
 8005ad2:	d90c      	bls.n	8005aee <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2220      	movs	r2, #32
 8005ad8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2203      	movs	r2, #3
 8005ade:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005aea:	2303      	movs	r3, #3
 8005aec:	e015      	b.n	8005b1a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f003 0301 	and.w	r3, r3, #1
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d1e4      	bne.n	8005ac6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b00:	223f      	movs	r2, #63	; 0x3f
 8005b02:	409a      	lsls	r2, r3
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005b18:	2300      	movs	r3, #0
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3710      	adds	r7, #16
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}

08005b22 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005b22:	b480      	push	{r7}
 8005b24:	b083      	sub	sp, #12
 8005b26:	af00      	add	r7, sp, #0
 8005b28:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	d004      	beq.n	8005b40 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2280      	movs	r2, #128	; 0x80
 8005b3a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	e00c      	b.n	8005b5a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2205      	movs	r2, #5
 8005b44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f022 0201 	bic.w	r2, r2, #1
 8005b56:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005b58:	2300      	movs	r3, #0
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	370c      	adds	r7, #12
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b64:	4770      	bx	lr
	...

08005b68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b089      	sub	sp, #36	; 0x24
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005b72:	2300      	movs	r3, #0
 8005b74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005b76:	2300      	movs	r3, #0
 8005b78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005b7e:	2300      	movs	r3, #0
 8005b80:	61fb      	str	r3, [r7, #28]
 8005b82:	e16b      	b.n	8005e5c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005b84:	2201      	movs	r2, #1
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	fa02 f303 	lsl.w	r3, r2, r3
 8005b8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	697a      	ldr	r2, [r7, #20]
 8005b94:	4013      	ands	r3, r2
 8005b96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005b98:	693a      	ldr	r2, [r7, #16]
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	f040 815a 	bne.w	8005e56 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	f003 0303 	and.w	r3, r3, #3
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d005      	beq.n	8005bba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005bb6:	2b02      	cmp	r3, #2
 8005bb8:	d130      	bne.n	8005c1c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	005b      	lsls	r3, r3, #1
 8005bc4:	2203      	movs	r2, #3
 8005bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bca:	43db      	mvns	r3, r3
 8005bcc:	69ba      	ldr	r2, [r7, #24]
 8005bce:	4013      	ands	r3, r2
 8005bd0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	68da      	ldr	r2, [r3, #12]
 8005bd6:	69fb      	ldr	r3, [r7, #28]
 8005bd8:	005b      	lsls	r3, r3, #1
 8005bda:	fa02 f303 	lsl.w	r3, r2, r3
 8005bde:	69ba      	ldr	r2, [r7, #24]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	69ba      	ldr	r2, [r7, #24]
 8005be8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	69fb      	ldr	r3, [r7, #28]
 8005bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf8:	43db      	mvns	r3, r3
 8005bfa:	69ba      	ldr	r2, [r7, #24]
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	091b      	lsrs	r3, r3, #4
 8005c06:	f003 0201 	and.w	r2, r3, #1
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c10:	69ba      	ldr	r2, [r7, #24]
 8005c12:	4313      	orrs	r3, r2
 8005c14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	69ba      	ldr	r2, [r7, #24]
 8005c1a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	f003 0303 	and.w	r3, r3, #3
 8005c24:	2b03      	cmp	r3, #3
 8005c26:	d017      	beq.n	8005c58 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	68db      	ldr	r3, [r3, #12]
 8005c2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	005b      	lsls	r3, r3, #1
 8005c32:	2203      	movs	r2, #3
 8005c34:	fa02 f303 	lsl.w	r3, r2, r3
 8005c38:	43db      	mvns	r3, r3
 8005c3a:	69ba      	ldr	r2, [r7, #24]
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	689a      	ldr	r2, [r3, #8]
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	005b      	lsls	r3, r3, #1
 8005c48:	fa02 f303 	lsl.w	r3, r2, r3
 8005c4c:	69ba      	ldr	r2, [r7, #24]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	69ba      	ldr	r2, [r7, #24]
 8005c56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	f003 0303 	and.w	r3, r3, #3
 8005c60:	2b02      	cmp	r3, #2
 8005c62:	d123      	bne.n	8005cac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005c64:	69fb      	ldr	r3, [r7, #28]
 8005c66:	08da      	lsrs	r2, r3, #3
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	3208      	adds	r2, #8
 8005c6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005c72:	69fb      	ldr	r3, [r7, #28]
 8005c74:	f003 0307 	and.w	r3, r3, #7
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	220f      	movs	r2, #15
 8005c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c80:	43db      	mvns	r3, r3
 8005c82:	69ba      	ldr	r2, [r7, #24]
 8005c84:	4013      	ands	r3, r2
 8005c86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	691a      	ldr	r2, [r3, #16]
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	f003 0307 	and.w	r3, r3, #7
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	fa02 f303 	lsl.w	r3, r2, r3
 8005c98:	69ba      	ldr	r2, [r7, #24]
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005c9e:	69fb      	ldr	r3, [r7, #28]
 8005ca0:	08da      	lsrs	r2, r3, #3
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	3208      	adds	r2, #8
 8005ca6:	69b9      	ldr	r1, [r7, #24]
 8005ca8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	005b      	lsls	r3, r3, #1
 8005cb6:	2203      	movs	r2, #3
 8005cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8005cbc:	43db      	mvns	r3, r3
 8005cbe:	69ba      	ldr	r2, [r7, #24]
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	f003 0203 	and.w	r2, r3, #3
 8005ccc:	69fb      	ldr	r3, [r7, #28]
 8005cce:	005b      	lsls	r3, r3, #1
 8005cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd4:	69ba      	ldr	r2, [r7, #24]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	69ba      	ldr	r2, [r7, #24]
 8005cde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	f000 80b4 	beq.w	8005e56 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005cee:	2300      	movs	r3, #0
 8005cf0:	60fb      	str	r3, [r7, #12]
 8005cf2:	4b60      	ldr	r3, [pc, #384]	; (8005e74 <HAL_GPIO_Init+0x30c>)
 8005cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cf6:	4a5f      	ldr	r2, [pc, #380]	; (8005e74 <HAL_GPIO_Init+0x30c>)
 8005cf8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005cfc:	6453      	str	r3, [r2, #68]	; 0x44
 8005cfe:	4b5d      	ldr	r3, [pc, #372]	; (8005e74 <HAL_GPIO_Init+0x30c>)
 8005d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d06:	60fb      	str	r3, [r7, #12]
 8005d08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005d0a:	4a5b      	ldr	r2, [pc, #364]	; (8005e78 <HAL_GPIO_Init+0x310>)
 8005d0c:	69fb      	ldr	r3, [r7, #28]
 8005d0e:	089b      	lsrs	r3, r3, #2
 8005d10:	3302      	adds	r3, #2
 8005d12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005d18:	69fb      	ldr	r3, [r7, #28]
 8005d1a:	f003 0303 	and.w	r3, r3, #3
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	220f      	movs	r2, #15
 8005d22:	fa02 f303 	lsl.w	r3, r2, r3
 8005d26:	43db      	mvns	r3, r3
 8005d28:	69ba      	ldr	r2, [r7, #24]
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	4a52      	ldr	r2, [pc, #328]	; (8005e7c <HAL_GPIO_Init+0x314>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d02b      	beq.n	8005d8e <HAL_GPIO_Init+0x226>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	4a51      	ldr	r2, [pc, #324]	; (8005e80 <HAL_GPIO_Init+0x318>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d025      	beq.n	8005d8a <HAL_GPIO_Init+0x222>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4a50      	ldr	r2, [pc, #320]	; (8005e84 <HAL_GPIO_Init+0x31c>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d01f      	beq.n	8005d86 <HAL_GPIO_Init+0x21e>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	4a4f      	ldr	r2, [pc, #316]	; (8005e88 <HAL_GPIO_Init+0x320>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d019      	beq.n	8005d82 <HAL_GPIO_Init+0x21a>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	4a4e      	ldr	r2, [pc, #312]	; (8005e8c <HAL_GPIO_Init+0x324>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d013      	beq.n	8005d7e <HAL_GPIO_Init+0x216>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	4a4d      	ldr	r2, [pc, #308]	; (8005e90 <HAL_GPIO_Init+0x328>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d00d      	beq.n	8005d7a <HAL_GPIO_Init+0x212>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	4a4c      	ldr	r2, [pc, #304]	; (8005e94 <HAL_GPIO_Init+0x32c>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d007      	beq.n	8005d76 <HAL_GPIO_Init+0x20e>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	4a4b      	ldr	r2, [pc, #300]	; (8005e98 <HAL_GPIO_Init+0x330>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d101      	bne.n	8005d72 <HAL_GPIO_Init+0x20a>
 8005d6e:	2307      	movs	r3, #7
 8005d70:	e00e      	b.n	8005d90 <HAL_GPIO_Init+0x228>
 8005d72:	2308      	movs	r3, #8
 8005d74:	e00c      	b.n	8005d90 <HAL_GPIO_Init+0x228>
 8005d76:	2306      	movs	r3, #6
 8005d78:	e00a      	b.n	8005d90 <HAL_GPIO_Init+0x228>
 8005d7a:	2305      	movs	r3, #5
 8005d7c:	e008      	b.n	8005d90 <HAL_GPIO_Init+0x228>
 8005d7e:	2304      	movs	r3, #4
 8005d80:	e006      	b.n	8005d90 <HAL_GPIO_Init+0x228>
 8005d82:	2303      	movs	r3, #3
 8005d84:	e004      	b.n	8005d90 <HAL_GPIO_Init+0x228>
 8005d86:	2302      	movs	r3, #2
 8005d88:	e002      	b.n	8005d90 <HAL_GPIO_Init+0x228>
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e000      	b.n	8005d90 <HAL_GPIO_Init+0x228>
 8005d8e:	2300      	movs	r3, #0
 8005d90:	69fa      	ldr	r2, [r7, #28]
 8005d92:	f002 0203 	and.w	r2, r2, #3
 8005d96:	0092      	lsls	r2, r2, #2
 8005d98:	4093      	lsls	r3, r2
 8005d9a:	69ba      	ldr	r2, [r7, #24]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005da0:	4935      	ldr	r1, [pc, #212]	; (8005e78 <HAL_GPIO_Init+0x310>)
 8005da2:	69fb      	ldr	r3, [r7, #28]
 8005da4:	089b      	lsrs	r3, r3, #2
 8005da6:	3302      	adds	r3, #2
 8005da8:	69ba      	ldr	r2, [r7, #24]
 8005daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005dae:	4b3b      	ldr	r3, [pc, #236]	; (8005e9c <HAL_GPIO_Init+0x334>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	43db      	mvns	r3, r3
 8005db8:	69ba      	ldr	r2, [r7, #24]
 8005dba:	4013      	ands	r3, r2
 8005dbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d003      	beq.n	8005dd2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005dca:	69ba      	ldr	r2, [r7, #24]
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005dd2:	4a32      	ldr	r2, [pc, #200]	; (8005e9c <HAL_GPIO_Init+0x334>)
 8005dd4:	69bb      	ldr	r3, [r7, #24]
 8005dd6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005dd8:	4b30      	ldr	r3, [pc, #192]	; (8005e9c <HAL_GPIO_Init+0x334>)
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	43db      	mvns	r3, r3
 8005de2:	69ba      	ldr	r2, [r7, #24]
 8005de4:	4013      	ands	r3, r2
 8005de6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d003      	beq.n	8005dfc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005df4:	69ba      	ldr	r2, [r7, #24]
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005dfc:	4a27      	ldr	r2, [pc, #156]	; (8005e9c <HAL_GPIO_Init+0x334>)
 8005dfe:	69bb      	ldr	r3, [r7, #24]
 8005e00:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005e02:	4b26      	ldr	r3, [pc, #152]	; (8005e9c <HAL_GPIO_Init+0x334>)
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	43db      	mvns	r3, r3
 8005e0c:	69ba      	ldr	r2, [r7, #24]
 8005e0e:	4013      	ands	r3, r2
 8005e10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d003      	beq.n	8005e26 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005e1e:	69ba      	ldr	r2, [r7, #24]
 8005e20:	693b      	ldr	r3, [r7, #16]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005e26:	4a1d      	ldr	r2, [pc, #116]	; (8005e9c <HAL_GPIO_Init+0x334>)
 8005e28:	69bb      	ldr	r3, [r7, #24]
 8005e2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005e2c:	4b1b      	ldr	r3, [pc, #108]	; (8005e9c <HAL_GPIO_Init+0x334>)
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	43db      	mvns	r3, r3
 8005e36:	69ba      	ldr	r2, [r7, #24]
 8005e38:	4013      	ands	r3, r2
 8005e3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d003      	beq.n	8005e50 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005e48:	69ba      	ldr	r2, [r7, #24]
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005e50:	4a12      	ldr	r2, [pc, #72]	; (8005e9c <HAL_GPIO_Init+0x334>)
 8005e52:	69bb      	ldr	r3, [r7, #24]
 8005e54:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005e56:	69fb      	ldr	r3, [r7, #28]
 8005e58:	3301      	adds	r3, #1
 8005e5a:	61fb      	str	r3, [r7, #28]
 8005e5c:	69fb      	ldr	r3, [r7, #28]
 8005e5e:	2b0f      	cmp	r3, #15
 8005e60:	f67f ae90 	bls.w	8005b84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005e64:	bf00      	nop
 8005e66:	bf00      	nop
 8005e68:	3724      	adds	r7, #36	; 0x24
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop
 8005e74:	40023800 	.word	0x40023800
 8005e78:	40013800 	.word	0x40013800
 8005e7c:	40020000 	.word	0x40020000
 8005e80:	40020400 	.word	0x40020400
 8005e84:	40020800 	.word	0x40020800
 8005e88:	40020c00 	.word	0x40020c00
 8005e8c:	40021000 	.word	0x40021000
 8005e90:	40021400 	.word	0x40021400
 8005e94:	40021800 	.word	0x40021800
 8005e98:	40021c00 	.word	0x40021c00
 8005e9c:	40013c00 	.word	0x40013c00

08005ea0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b085      	sub	sp, #20
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	460b      	mov	r3, r1
 8005eaa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	691a      	ldr	r2, [r3, #16]
 8005eb0:	887b      	ldrh	r3, [r7, #2]
 8005eb2:	4013      	ands	r3, r2
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d002      	beq.n	8005ebe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	73fb      	strb	r3, [r7, #15]
 8005ebc:	e001      	b.n	8005ec2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005ec2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3714      	adds	r7, #20
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr

08005ed0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b083      	sub	sp, #12
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	460b      	mov	r3, r1
 8005eda:	807b      	strh	r3, [r7, #2]
 8005edc:	4613      	mov	r3, r2
 8005ede:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005ee0:	787b      	ldrb	r3, [r7, #1]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d003      	beq.n	8005eee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005ee6:	887a      	ldrh	r2, [r7, #2]
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005eec:	e003      	b.n	8005ef6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005eee:	887b      	ldrh	r3, [r7, #2]
 8005ef0:	041a      	lsls	r2, r3, #16
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	619a      	str	r2, [r3, #24]
}
 8005ef6:	bf00      	nop
 8005ef8:	370c      	adds	r7, #12
 8005efa:	46bd      	mov	sp, r7
 8005efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f00:	4770      	bx	lr
	...

08005f04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b082      	sub	sp, #8
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005f0e:	4b08      	ldr	r3, [pc, #32]	; (8005f30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005f10:	695a      	ldr	r2, [r3, #20]
 8005f12:	88fb      	ldrh	r3, [r7, #6]
 8005f14:	4013      	ands	r3, r2
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d006      	beq.n	8005f28 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005f1a:	4a05      	ldr	r2, [pc, #20]	; (8005f30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005f1c:	88fb      	ldrh	r3, [r7, #6]
 8005f1e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005f20:	88fb      	ldrh	r3, [r7, #6]
 8005f22:	4618      	mov	r0, r3
 8005f24:	f7fd f880 	bl	8003028 <HAL_GPIO_EXTI_Callback>
  }
}
 8005f28:	bf00      	nop
 8005f2a:	3708      	adds	r7, #8
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}
 8005f30:	40013c00 	.word	0x40013c00

08005f34 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b086      	sub	sp, #24
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d101      	bne.n	8005f46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f42:	2301      	movs	r3, #1
 8005f44:	e264      	b.n	8006410 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 0301 	and.w	r3, r3, #1
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d075      	beq.n	800603e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005f52:	4ba3      	ldr	r3, [pc, #652]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	f003 030c 	and.w	r3, r3, #12
 8005f5a:	2b04      	cmp	r3, #4
 8005f5c:	d00c      	beq.n	8005f78 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f5e:	4ba0      	ldr	r3, [pc, #640]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005f66:	2b08      	cmp	r3, #8
 8005f68:	d112      	bne.n	8005f90 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f6a:	4b9d      	ldr	r3, [pc, #628]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005f76:	d10b      	bne.n	8005f90 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f78:	4b99      	ldr	r3, [pc, #612]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d05b      	beq.n	800603c <HAL_RCC_OscConfig+0x108>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d157      	bne.n	800603c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e23f      	b.n	8006410 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f98:	d106      	bne.n	8005fa8 <HAL_RCC_OscConfig+0x74>
 8005f9a:	4b91      	ldr	r3, [pc, #580]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a90      	ldr	r2, [pc, #576]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8005fa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fa4:	6013      	str	r3, [r2, #0]
 8005fa6:	e01d      	b.n	8005fe4 <HAL_RCC_OscConfig+0xb0>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005fb0:	d10c      	bne.n	8005fcc <HAL_RCC_OscConfig+0x98>
 8005fb2:	4b8b      	ldr	r3, [pc, #556]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a8a      	ldr	r2, [pc, #552]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8005fb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005fbc:	6013      	str	r3, [r2, #0]
 8005fbe:	4b88      	ldr	r3, [pc, #544]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a87      	ldr	r2, [pc, #540]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8005fc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fc8:	6013      	str	r3, [r2, #0]
 8005fca:	e00b      	b.n	8005fe4 <HAL_RCC_OscConfig+0xb0>
 8005fcc:	4b84      	ldr	r3, [pc, #528]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a83      	ldr	r2, [pc, #524]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8005fd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005fd6:	6013      	str	r3, [r2, #0]
 8005fd8:	4b81      	ldr	r3, [pc, #516]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a80      	ldr	r2, [pc, #512]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8005fde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005fe2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d013      	beq.n	8006014 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fec:	f7ff f81c 	bl	8005028 <HAL_GetTick>
 8005ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ff2:	e008      	b.n	8006006 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ff4:	f7ff f818 	bl	8005028 <HAL_GetTick>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	1ad3      	subs	r3, r2, r3
 8005ffe:	2b64      	cmp	r3, #100	; 0x64
 8006000:	d901      	bls.n	8006006 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006002:	2303      	movs	r3, #3
 8006004:	e204      	b.n	8006410 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006006:	4b76      	ldr	r3, [pc, #472]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800600e:	2b00      	cmp	r3, #0
 8006010:	d0f0      	beq.n	8005ff4 <HAL_RCC_OscConfig+0xc0>
 8006012:	e014      	b.n	800603e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006014:	f7ff f808 	bl	8005028 <HAL_GetTick>
 8006018:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800601a:	e008      	b.n	800602e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800601c:	f7ff f804 	bl	8005028 <HAL_GetTick>
 8006020:	4602      	mov	r2, r0
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	1ad3      	subs	r3, r2, r3
 8006026:	2b64      	cmp	r3, #100	; 0x64
 8006028:	d901      	bls.n	800602e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	e1f0      	b.n	8006410 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800602e:	4b6c      	ldr	r3, [pc, #432]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006036:	2b00      	cmp	r3, #0
 8006038:	d1f0      	bne.n	800601c <HAL_RCC_OscConfig+0xe8>
 800603a:	e000      	b.n	800603e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800603c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f003 0302 	and.w	r3, r3, #2
 8006046:	2b00      	cmp	r3, #0
 8006048:	d063      	beq.n	8006112 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800604a:	4b65      	ldr	r3, [pc, #404]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	f003 030c 	and.w	r3, r3, #12
 8006052:	2b00      	cmp	r3, #0
 8006054:	d00b      	beq.n	800606e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006056:	4b62      	ldr	r3, [pc, #392]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800605e:	2b08      	cmp	r3, #8
 8006060:	d11c      	bne.n	800609c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006062:	4b5f      	ldr	r3, [pc, #380]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800606a:	2b00      	cmp	r3, #0
 800606c:	d116      	bne.n	800609c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800606e:	4b5c      	ldr	r3, [pc, #368]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f003 0302 	and.w	r3, r3, #2
 8006076:	2b00      	cmp	r3, #0
 8006078:	d005      	beq.n	8006086 <HAL_RCC_OscConfig+0x152>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	2b01      	cmp	r3, #1
 8006080:	d001      	beq.n	8006086 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006082:	2301      	movs	r3, #1
 8006084:	e1c4      	b.n	8006410 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006086:	4b56      	ldr	r3, [pc, #344]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	00db      	lsls	r3, r3, #3
 8006094:	4952      	ldr	r1, [pc, #328]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8006096:	4313      	orrs	r3, r2
 8006098:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800609a:	e03a      	b.n	8006112 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d020      	beq.n	80060e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060a4:	4b4f      	ldr	r3, [pc, #316]	; (80061e4 <HAL_RCC_OscConfig+0x2b0>)
 80060a6:	2201      	movs	r2, #1
 80060a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060aa:	f7fe ffbd 	bl	8005028 <HAL_GetTick>
 80060ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060b0:	e008      	b.n	80060c4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80060b2:	f7fe ffb9 	bl	8005028 <HAL_GetTick>
 80060b6:	4602      	mov	r2, r0
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d901      	bls.n	80060c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80060c0:	2303      	movs	r3, #3
 80060c2:	e1a5      	b.n	8006410 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060c4:	4b46      	ldr	r3, [pc, #280]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 0302 	and.w	r3, r3, #2
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d0f0      	beq.n	80060b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060d0:	4b43      	ldr	r3, [pc, #268]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	691b      	ldr	r3, [r3, #16]
 80060dc:	00db      	lsls	r3, r3, #3
 80060de:	4940      	ldr	r1, [pc, #256]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 80060e0:	4313      	orrs	r3, r2
 80060e2:	600b      	str	r3, [r1, #0]
 80060e4:	e015      	b.n	8006112 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80060e6:	4b3f      	ldr	r3, [pc, #252]	; (80061e4 <HAL_RCC_OscConfig+0x2b0>)
 80060e8:	2200      	movs	r2, #0
 80060ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060ec:	f7fe ff9c 	bl	8005028 <HAL_GetTick>
 80060f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80060f2:	e008      	b.n	8006106 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80060f4:	f7fe ff98 	bl	8005028 <HAL_GetTick>
 80060f8:	4602      	mov	r2, r0
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	1ad3      	subs	r3, r2, r3
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d901      	bls.n	8006106 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e184      	b.n	8006410 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006106:	4b36      	ldr	r3, [pc, #216]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f003 0302 	and.w	r3, r3, #2
 800610e:	2b00      	cmp	r3, #0
 8006110:	d1f0      	bne.n	80060f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f003 0308 	and.w	r3, r3, #8
 800611a:	2b00      	cmp	r3, #0
 800611c:	d030      	beq.n	8006180 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	695b      	ldr	r3, [r3, #20]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d016      	beq.n	8006154 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006126:	4b30      	ldr	r3, [pc, #192]	; (80061e8 <HAL_RCC_OscConfig+0x2b4>)
 8006128:	2201      	movs	r2, #1
 800612a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800612c:	f7fe ff7c 	bl	8005028 <HAL_GetTick>
 8006130:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006132:	e008      	b.n	8006146 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006134:	f7fe ff78 	bl	8005028 <HAL_GetTick>
 8006138:	4602      	mov	r2, r0
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	1ad3      	subs	r3, r2, r3
 800613e:	2b02      	cmp	r3, #2
 8006140:	d901      	bls.n	8006146 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006142:	2303      	movs	r3, #3
 8006144:	e164      	b.n	8006410 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006146:	4b26      	ldr	r3, [pc, #152]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8006148:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800614a:	f003 0302 	and.w	r3, r3, #2
 800614e:	2b00      	cmp	r3, #0
 8006150:	d0f0      	beq.n	8006134 <HAL_RCC_OscConfig+0x200>
 8006152:	e015      	b.n	8006180 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006154:	4b24      	ldr	r3, [pc, #144]	; (80061e8 <HAL_RCC_OscConfig+0x2b4>)
 8006156:	2200      	movs	r2, #0
 8006158:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800615a:	f7fe ff65 	bl	8005028 <HAL_GetTick>
 800615e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006160:	e008      	b.n	8006174 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006162:	f7fe ff61 	bl	8005028 <HAL_GetTick>
 8006166:	4602      	mov	r2, r0
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	1ad3      	subs	r3, r2, r3
 800616c:	2b02      	cmp	r3, #2
 800616e:	d901      	bls.n	8006174 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e14d      	b.n	8006410 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006174:	4b1a      	ldr	r3, [pc, #104]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8006176:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006178:	f003 0302 	and.w	r3, r3, #2
 800617c:	2b00      	cmp	r3, #0
 800617e:	d1f0      	bne.n	8006162 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f003 0304 	and.w	r3, r3, #4
 8006188:	2b00      	cmp	r3, #0
 800618a:	f000 80a0 	beq.w	80062ce <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800618e:	2300      	movs	r3, #0
 8006190:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006192:	4b13      	ldr	r3, [pc, #76]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 8006194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006196:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800619a:	2b00      	cmp	r3, #0
 800619c:	d10f      	bne.n	80061be <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800619e:	2300      	movs	r3, #0
 80061a0:	60bb      	str	r3, [r7, #8]
 80061a2:	4b0f      	ldr	r3, [pc, #60]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 80061a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a6:	4a0e      	ldr	r2, [pc, #56]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 80061a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061ac:	6413      	str	r3, [r2, #64]	; 0x40
 80061ae:	4b0c      	ldr	r3, [pc, #48]	; (80061e0 <HAL_RCC_OscConfig+0x2ac>)
 80061b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061b6:	60bb      	str	r3, [r7, #8]
 80061b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061ba:	2301      	movs	r3, #1
 80061bc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061be:	4b0b      	ldr	r3, [pc, #44]	; (80061ec <HAL_RCC_OscConfig+0x2b8>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d121      	bne.n	800620e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80061ca:	4b08      	ldr	r3, [pc, #32]	; (80061ec <HAL_RCC_OscConfig+0x2b8>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a07      	ldr	r2, [pc, #28]	; (80061ec <HAL_RCC_OscConfig+0x2b8>)
 80061d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80061d6:	f7fe ff27 	bl	8005028 <HAL_GetTick>
 80061da:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061dc:	e011      	b.n	8006202 <HAL_RCC_OscConfig+0x2ce>
 80061de:	bf00      	nop
 80061e0:	40023800 	.word	0x40023800
 80061e4:	42470000 	.word	0x42470000
 80061e8:	42470e80 	.word	0x42470e80
 80061ec:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061f0:	f7fe ff1a 	bl	8005028 <HAL_GetTick>
 80061f4:	4602      	mov	r2, r0
 80061f6:	693b      	ldr	r3, [r7, #16]
 80061f8:	1ad3      	subs	r3, r2, r3
 80061fa:	2b02      	cmp	r3, #2
 80061fc:	d901      	bls.n	8006202 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80061fe:	2303      	movs	r3, #3
 8006200:	e106      	b.n	8006410 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006202:	4b85      	ldr	r3, [pc, #532]	; (8006418 <HAL_RCC_OscConfig+0x4e4>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800620a:	2b00      	cmp	r3, #0
 800620c:	d0f0      	beq.n	80061f0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	2b01      	cmp	r3, #1
 8006214:	d106      	bne.n	8006224 <HAL_RCC_OscConfig+0x2f0>
 8006216:	4b81      	ldr	r3, [pc, #516]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 8006218:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800621a:	4a80      	ldr	r2, [pc, #512]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 800621c:	f043 0301 	orr.w	r3, r3, #1
 8006220:	6713      	str	r3, [r2, #112]	; 0x70
 8006222:	e01c      	b.n	800625e <HAL_RCC_OscConfig+0x32a>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	2b05      	cmp	r3, #5
 800622a:	d10c      	bne.n	8006246 <HAL_RCC_OscConfig+0x312>
 800622c:	4b7b      	ldr	r3, [pc, #492]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 800622e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006230:	4a7a      	ldr	r2, [pc, #488]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 8006232:	f043 0304 	orr.w	r3, r3, #4
 8006236:	6713      	str	r3, [r2, #112]	; 0x70
 8006238:	4b78      	ldr	r3, [pc, #480]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 800623a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800623c:	4a77      	ldr	r2, [pc, #476]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 800623e:	f043 0301 	orr.w	r3, r3, #1
 8006242:	6713      	str	r3, [r2, #112]	; 0x70
 8006244:	e00b      	b.n	800625e <HAL_RCC_OscConfig+0x32a>
 8006246:	4b75      	ldr	r3, [pc, #468]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 8006248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800624a:	4a74      	ldr	r2, [pc, #464]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 800624c:	f023 0301 	bic.w	r3, r3, #1
 8006250:	6713      	str	r3, [r2, #112]	; 0x70
 8006252:	4b72      	ldr	r3, [pc, #456]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 8006254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006256:	4a71      	ldr	r2, [pc, #452]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 8006258:	f023 0304 	bic.w	r3, r3, #4
 800625c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d015      	beq.n	8006292 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006266:	f7fe fedf 	bl	8005028 <HAL_GetTick>
 800626a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800626c:	e00a      	b.n	8006284 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800626e:	f7fe fedb 	bl	8005028 <HAL_GetTick>
 8006272:	4602      	mov	r2, r0
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	1ad3      	subs	r3, r2, r3
 8006278:	f241 3288 	movw	r2, #5000	; 0x1388
 800627c:	4293      	cmp	r3, r2
 800627e:	d901      	bls.n	8006284 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006280:	2303      	movs	r3, #3
 8006282:	e0c5      	b.n	8006410 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006284:	4b65      	ldr	r3, [pc, #404]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 8006286:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006288:	f003 0302 	and.w	r3, r3, #2
 800628c:	2b00      	cmp	r3, #0
 800628e:	d0ee      	beq.n	800626e <HAL_RCC_OscConfig+0x33a>
 8006290:	e014      	b.n	80062bc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006292:	f7fe fec9 	bl	8005028 <HAL_GetTick>
 8006296:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006298:	e00a      	b.n	80062b0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800629a:	f7fe fec5 	bl	8005028 <HAL_GetTick>
 800629e:	4602      	mov	r2, r0
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	1ad3      	subs	r3, r2, r3
 80062a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d901      	bls.n	80062b0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80062ac:	2303      	movs	r3, #3
 80062ae:	e0af      	b.n	8006410 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062b0:	4b5a      	ldr	r3, [pc, #360]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 80062b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062b4:	f003 0302 	and.w	r3, r3, #2
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d1ee      	bne.n	800629a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80062bc:	7dfb      	ldrb	r3, [r7, #23]
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d105      	bne.n	80062ce <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062c2:	4b56      	ldr	r3, [pc, #344]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 80062c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062c6:	4a55      	ldr	r2, [pc, #340]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 80062c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062cc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	699b      	ldr	r3, [r3, #24]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	f000 809b 	beq.w	800640e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80062d8:	4b50      	ldr	r3, [pc, #320]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	f003 030c 	and.w	r3, r3, #12
 80062e0:	2b08      	cmp	r3, #8
 80062e2:	d05c      	beq.n	800639e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	699b      	ldr	r3, [r3, #24]
 80062e8:	2b02      	cmp	r3, #2
 80062ea:	d141      	bne.n	8006370 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062ec:	4b4c      	ldr	r3, [pc, #304]	; (8006420 <HAL_RCC_OscConfig+0x4ec>)
 80062ee:	2200      	movs	r2, #0
 80062f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062f2:	f7fe fe99 	bl	8005028 <HAL_GetTick>
 80062f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062f8:	e008      	b.n	800630c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062fa:	f7fe fe95 	bl	8005028 <HAL_GetTick>
 80062fe:	4602      	mov	r2, r0
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	1ad3      	subs	r3, r2, r3
 8006304:	2b02      	cmp	r3, #2
 8006306:	d901      	bls.n	800630c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006308:	2303      	movs	r3, #3
 800630a:	e081      	b.n	8006410 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800630c:	4b43      	ldr	r3, [pc, #268]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006314:	2b00      	cmp	r3, #0
 8006316:	d1f0      	bne.n	80062fa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	69da      	ldr	r2, [r3, #28]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6a1b      	ldr	r3, [r3, #32]
 8006320:	431a      	orrs	r2, r3
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006326:	019b      	lsls	r3, r3, #6
 8006328:	431a      	orrs	r2, r3
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800632e:	085b      	lsrs	r3, r3, #1
 8006330:	3b01      	subs	r3, #1
 8006332:	041b      	lsls	r3, r3, #16
 8006334:	431a      	orrs	r2, r3
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800633a:	061b      	lsls	r3, r3, #24
 800633c:	4937      	ldr	r1, [pc, #220]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 800633e:	4313      	orrs	r3, r2
 8006340:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006342:	4b37      	ldr	r3, [pc, #220]	; (8006420 <HAL_RCC_OscConfig+0x4ec>)
 8006344:	2201      	movs	r2, #1
 8006346:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006348:	f7fe fe6e 	bl	8005028 <HAL_GetTick>
 800634c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800634e:	e008      	b.n	8006362 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006350:	f7fe fe6a 	bl	8005028 <HAL_GetTick>
 8006354:	4602      	mov	r2, r0
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	2b02      	cmp	r3, #2
 800635c:	d901      	bls.n	8006362 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800635e:	2303      	movs	r3, #3
 8006360:	e056      	b.n	8006410 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006362:	4b2e      	ldr	r3, [pc, #184]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800636a:	2b00      	cmp	r3, #0
 800636c:	d0f0      	beq.n	8006350 <HAL_RCC_OscConfig+0x41c>
 800636e:	e04e      	b.n	800640e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006370:	4b2b      	ldr	r3, [pc, #172]	; (8006420 <HAL_RCC_OscConfig+0x4ec>)
 8006372:	2200      	movs	r2, #0
 8006374:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006376:	f7fe fe57 	bl	8005028 <HAL_GetTick>
 800637a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800637c:	e008      	b.n	8006390 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800637e:	f7fe fe53 	bl	8005028 <HAL_GetTick>
 8006382:	4602      	mov	r2, r0
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	1ad3      	subs	r3, r2, r3
 8006388:	2b02      	cmp	r3, #2
 800638a:	d901      	bls.n	8006390 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800638c:	2303      	movs	r3, #3
 800638e:	e03f      	b.n	8006410 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006390:	4b22      	ldr	r3, [pc, #136]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006398:	2b00      	cmp	r3, #0
 800639a:	d1f0      	bne.n	800637e <HAL_RCC_OscConfig+0x44a>
 800639c:	e037      	b.n	800640e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	699b      	ldr	r3, [r3, #24]
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d101      	bne.n	80063aa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	e032      	b.n	8006410 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80063aa:	4b1c      	ldr	r3, [pc, #112]	; (800641c <HAL_RCC_OscConfig+0x4e8>)
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	699b      	ldr	r3, [r3, #24]
 80063b4:	2b01      	cmp	r3, #1
 80063b6:	d028      	beq.n	800640a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063c2:	429a      	cmp	r2, r3
 80063c4:	d121      	bne.n	800640a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063d0:	429a      	cmp	r2, r3
 80063d2:	d11a      	bne.n	800640a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80063d4:	68fa      	ldr	r2, [r7, #12]
 80063d6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80063da:	4013      	ands	r3, r2
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80063e0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d111      	bne.n	800640a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063f0:	085b      	lsrs	r3, r3, #1
 80063f2:	3b01      	subs	r3, #1
 80063f4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d107      	bne.n	800640a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006404:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006406:	429a      	cmp	r2, r3
 8006408:	d001      	beq.n	800640e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e000      	b.n	8006410 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800640e:	2300      	movs	r3, #0
}
 8006410:	4618      	mov	r0, r3
 8006412:	3718      	adds	r7, #24
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}
 8006418:	40007000 	.word	0x40007000
 800641c:	40023800 	.word	0x40023800
 8006420:	42470060 	.word	0x42470060

08006424 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b084      	sub	sp, #16
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
 800642c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d101      	bne.n	8006438 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	e0cc      	b.n	80065d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006438:	4b68      	ldr	r3, [pc, #416]	; (80065dc <HAL_RCC_ClockConfig+0x1b8>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f003 0307 	and.w	r3, r3, #7
 8006440:	683a      	ldr	r2, [r7, #0]
 8006442:	429a      	cmp	r2, r3
 8006444:	d90c      	bls.n	8006460 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006446:	4b65      	ldr	r3, [pc, #404]	; (80065dc <HAL_RCC_ClockConfig+0x1b8>)
 8006448:	683a      	ldr	r2, [r7, #0]
 800644a:	b2d2      	uxtb	r2, r2
 800644c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800644e:	4b63      	ldr	r3, [pc, #396]	; (80065dc <HAL_RCC_ClockConfig+0x1b8>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 0307 	and.w	r3, r3, #7
 8006456:	683a      	ldr	r2, [r7, #0]
 8006458:	429a      	cmp	r2, r3
 800645a:	d001      	beq.n	8006460 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800645c:	2301      	movs	r3, #1
 800645e:	e0b8      	b.n	80065d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f003 0302 	and.w	r3, r3, #2
 8006468:	2b00      	cmp	r3, #0
 800646a:	d020      	beq.n	80064ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 0304 	and.w	r3, r3, #4
 8006474:	2b00      	cmp	r3, #0
 8006476:	d005      	beq.n	8006484 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006478:	4b59      	ldr	r3, [pc, #356]	; (80065e0 <HAL_RCC_ClockConfig+0x1bc>)
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	4a58      	ldr	r2, [pc, #352]	; (80065e0 <HAL_RCC_ClockConfig+0x1bc>)
 800647e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006482:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f003 0308 	and.w	r3, r3, #8
 800648c:	2b00      	cmp	r3, #0
 800648e:	d005      	beq.n	800649c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006490:	4b53      	ldr	r3, [pc, #332]	; (80065e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	4a52      	ldr	r2, [pc, #328]	; (80065e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006496:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800649a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800649c:	4b50      	ldr	r3, [pc, #320]	; (80065e0 <HAL_RCC_ClockConfig+0x1bc>)
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	494d      	ldr	r1, [pc, #308]	; (80065e0 <HAL_RCC_ClockConfig+0x1bc>)
 80064aa:	4313      	orrs	r3, r2
 80064ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f003 0301 	and.w	r3, r3, #1
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d044      	beq.n	8006544 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	2b01      	cmp	r3, #1
 80064c0:	d107      	bne.n	80064d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064c2:	4b47      	ldr	r3, [pc, #284]	; (80065e0 <HAL_RCC_ClockConfig+0x1bc>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d119      	bne.n	8006502 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064ce:	2301      	movs	r3, #1
 80064d0:	e07f      	b.n	80065d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	2b02      	cmp	r3, #2
 80064d8:	d003      	beq.n	80064e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80064de:	2b03      	cmp	r3, #3
 80064e0:	d107      	bne.n	80064f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064e2:	4b3f      	ldr	r3, [pc, #252]	; (80065e0 <HAL_RCC_ClockConfig+0x1bc>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d109      	bne.n	8006502 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064ee:	2301      	movs	r3, #1
 80064f0:	e06f      	b.n	80065d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064f2:	4b3b      	ldr	r3, [pc, #236]	; (80065e0 <HAL_RCC_ClockConfig+0x1bc>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 0302 	and.w	r3, r3, #2
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d101      	bne.n	8006502 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e067      	b.n	80065d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006502:	4b37      	ldr	r3, [pc, #220]	; (80065e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	f023 0203 	bic.w	r2, r3, #3
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	4934      	ldr	r1, [pc, #208]	; (80065e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006510:	4313      	orrs	r3, r2
 8006512:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006514:	f7fe fd88 	bl	8005028 <HAL_GetTick>
 8006518:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800651a:	e00a      	b.n	8006532 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800651c:	f7fe fd84 	bl	8005028 <HAL_GetTick>
 8006520:	4602      	mov	r2, r0
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	1ad3      	subs	r3, r2, r3
 8006526:	f241 3288 	movw	r2, #5000	; 0x1388
 800652a:	4293      	cmp	r3, r2
 800652c:	d901      	bls.n	8006532 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800652e:	2303      	movs	r3, #3
 8006530:	e04f      	b.n	80065d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006532:	4b2b      	ldr	r3, [pc, #172]	; (80065e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006534:	689b      	ldr	r3, [r3, #8]
 8006536:	f003 020c 	and.w	r2, r3, #12
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	429a      	cmp	r2, r3
 8006542:	d1eb      	bne.n	800651c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006544:	4b25      	ldr	r3, [pc, #148]	; (80065dc <HAL_RCC_ClockConfig+0x1b8>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 0307 	and.w	r3, r3, #7
 800654c:	683a      	ldr	r2, [r7, #0]
 800654e:	429a      	cmp	r2, r3
 8006550:	d20c      	bcs.n	800656c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006552:	4b22      	ldr	r3, [pc, #136]	; (80065dc <HAL_RCC_ClockConfig+0x1b8>)
 8006554:	683a      	ldr	r2, [r7, #0]
 8006556:	b2d2      	uxtb	r2, r2
 8006558:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800655a:	4b20      	ldr	r3, [pc, #128]	; (80065dc <HAL_RCC_ClockConfig+0x1b8>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f003 0307 	and.w	r3, r3, #7
 8006562:	683a      	ldr	r2, [r7, #0]
 8006564:	429a      	cmp	r2, r3
 8006566:	d001      	beq.n	800656c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	e032      	b.n	80065d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f003 0304 	and.w	r3, r3, #4
 8006574:	2b00      	cmp	r3, #0
 8006576:	d008      	beq.n	800658a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006578:	4b19      	ldr	r3, [pc, #100]	; (80065e0 <HAL_RCC_ClockConfig+0x1bc>)
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	68db      	ldr	r3, [r3, #12]
 8006584:	4916      	ldr	r1, [pc, #88]	; (80065e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006586:	4313      	orrs	r3, r2
 8006588:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f003 0308 	and.w	r3, r3, #8
 8006592:	2b00      	cmp	r3, #0
 8006594:	d009      	beq.n	80065aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006596:	4b12      	ldr	r3, [pc, #72]	; (80065e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	691b      	ldr	r3, [r3, #16]
 80065a2:	00db      	lsls	r3, r3, #3
 80065a4:	490e      	ldr	r1, [pc, #56]	; (80065e0 <HAL_RCC_ClockConfig+0x1bc>)
 80065a6:	4313      	orrs	r3, r2
 80065a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80065aa:	f000 f821 	bl	80065f0 <HAL_RCC_GetSysClockFreq>
 80065ae:	4602      	mov	r2, r0
 80065b0:	4b0b      	ldr	r3, [pc, #44]	; (80065e0 <HAL_RCC_ClockConfig+0x1bc>)
 80065b2:	689b      	ldr	r3, [r3, #8]
 80065b4:	091b      	lsrs	r3, r3, #4
 80065b6:	f003 030f 	and.w	r3, r3, #15
 80065ba:	490a      	ldr	r1, [pc, #40]	; (80065e4 <HAL_RCC_ClockConfig+0x1c0>)
 80065bc:	5ccb      	ldrb	r3, [r1, r3]
 80065be:	fa22 f303 	lsr.w	r3, r2, r3
 80065c2:	4a09      	ldr	r2, [pc, #36]	; (80065e8 <HAL_RCC_ClockConfig+0x1c4>)
 80065c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80065c6:	4b09      	ldr	r3, [pc, #36]	; (80065ec <HAL_RCC_ClockConfig+0x1c8>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4618      	mov	r0, r3
 80065cc:	f7fe fce8 	bl	8004fa0 <HAL_InitTick>

  return HAL_OK;
 80065d0:	2300      	movs	r3, #0
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3710      	adds	r7, #16
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}
 80065da:	bf00      	nop
 80065dc:	40023c00 	.word	0x40023c00
 80065e0:	40023800 	.word	0x40023800
 80065e4:	080097f0 	.word	0x080097f0
 80065e8:	20000000 	.word	0x20000000
 80065ec:	20000004 	.word	0x20000004

080065f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80065f4:	b084      	sub	sp, #16
 80065f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80065f8:	2300      	movs	r3, #0
 80065fa:	607b      	str	r3, [r7, #4]
 80065fc:	2300      	movs	r3, #0
 80065fe:	60fb      	str	r3, [r7, #12]
 8006600:	2300      	movs	r3, #0
 8006602:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006604:	2300      	movs	r3, #0
 8006606:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006608:	4b67      	ldr	r3, [pc, #412]	; (80067a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	f003 030c 	and.w	r3, r3, #12
 8006610:	2b08      	cmp	r3, #8
 8006612:	d00d      	beq.n	8006630 <HAL_RCC_GetSysClockFreq+0x40>
 8006614:	2b08      	cmp	r3, #8
 8006616:	f200 80bd 	bhi.w	8006794 <HAL_RCC_GetSysClockFreq+0x1a4>
 800661a:	2b00      	cmp	r3, #0
 800661c:	d002      	beq.n	8006624 <HAL_RCC_GetSysClockFreq+0x34>
 800661e:	2b04      	cmp	r3, #4
 8006620:	d003      	beq.n	800662a <HAL_RCC_GetSysClockFreq+0x3a>
 8006622:	e0b7      	b.n	8006794 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006624:	4b61      	ldr	r3, [pc, #388]	; (80067ac <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006626:	60bb      	str	r3, [r7, #8]
       break;
 8006628:	e0b7      	b.n	800679a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800662a:	4b61      	ldr	r3, [pc, #388]	; (80067b0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800662c:	60bb      	str	r3, [r7, #8]
      break;
 800662e:	e0b4      	b.n	800679a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006630:	4b5d      	ldr	r3, [pc, #372]	; (80067a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006638:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800663a:	4b5b      	ldr	r3, [pc, #364]	; (80067a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006642:	2b00      	cmp	r3, #0
 8006644:	d04d      	beq.n	80066e2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006646:	4b58      	ldr	r3, [pc, #352]	; (80067a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	099b      	lsrs	r3, r3, #6
 800664c:	461a      	mov	r2, r3
 800664e:	f04f 0300 	mov.w	r3, #0
 8006652:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006656:	f04f 0100 	mov.w	r1, #0
 800665a:	ea02 0800 	and.w	r8, r2, r0
 800665e:	ea03 0901 	and.w	r9, r3, r1
 8006662:	4640      	mov	r0, r8
 8006664:	4649      	mov	r1, r9
 8006666:	f04f 0200 	mov.w	r2, #0
 800666a:	f04f 0300 	mov.w	r3, #0
 800666e:	014b      	lsls	r3, r1, #5
 8006670:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006674:	0142      	lsls	r2, r0, #5
 8006676:	4610      	mov	r0, r2
 8006678:	4619      	mov	r1, r3
 800667a:	ebb0 0008 	subs.w	r0, r0, r8
 800667e:	eb61 0109 	sbc.w	r1, r1, r9
 8006682:	f04f 0200 	mov.w	r2, #0
 8006686:	f04f 0300 	mov.w	r3, #0
 800668a:	018b      	lsls	r3, r1, #6
 800668c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006690:	0182      	lsls	r2, r0, #6
 8006692:	1a12      	subs	r2, r2, r0
 8006694:	eb63 0301 	sbc.w	r3, r3, r1
 8006698:	f04f 0000 	mov.w	r0, #0
 800669c:	f04f 0100 	mov.w	r1, #0
 80066a0:	00d9      	lsls	r1, r3, #3
 80066a2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80066a6:	00d0      	lsls	r0, r2, #3
 80066a8:	4602      	mov	r2, r0
 80066aa:	460b      	mov	r3, r1
 80066ac:	eb12 0208 	adds.w	r2, r2, r8
 80066b0:	eb43 0309 	adc.w	r3, r3, r9
 80066b4:	f04f 0000 	mov.w	r0, #0
 80066b8:	f04f 0100 	mov.w	r1, #0
 80066bc:	0259      	lsls	r1, r3, #9
 80066be:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80066c2:	0250      	lsls	r0, r2, #9
 80066c4:	4602      	mov	r2, r0
 80066c6:	460b      	mov	r3, r1
 80066c8:	4610      	mov	r0, r2
 80066ca:	4619      	mov	r1, r3
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	461a      	mov	r2, r3
 80066d0:	f04f 0300 	mov.w	r3, #0
 80066d4:	f7fa f9f2 	bl	8000abc <__aeabi_uldivmod>
 80066d8:	4602      	mov	r2, r0
 80066da:	460b      	mov	r3, r1
 80066dc:	4613      	mov	r3, r2
 80066de:	60fb      	str	r3, [r7, #12]
 80066e0:	e04a      	b.n	8006778 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066e2:	4b31      	ldr	r3, [pc, #196]	; (80067a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	099b      	lsrs	r3, r3, #6
 80066e8:	461a      	mov	r2, r3
 80066ea:	f04f 0300 	mov.w	r3, #0
 80066ee:	f240 10ff 	movw	r0, #511	; 0x1ff
 80066f2:	f04f 0100 	mov.w	r1, #0
 80066f6:	ea02 0400 	and.w	r4, r2, r0
 80066fa:	ea03 0501 	and.w	r5, r3, r1
 80066fe:	4620      	mov	r0, r4
 8006700:	4629      	mov	r1, r5
 8006702:	f04f 0200 	mov.w	r2, #0
 8006706:	f04f 0300 	mov.w	r3, #0
 800670a:	014b      	lsls	r3, r1, #5
 800670c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006710:	0142      	lsls	r2, r0, #5
 8006712:	4610      	mov	r0, r2
 8006714:	4619      	mov	r1, r3
 8006716:	1b00      	subs	r0, r0, r4
 8006718:	eb61 0105 	sbc.w	r1, r1, r5
 800671c:	f04f 0200 	mov.w	r2, #0
 8006720:	f04f 0300 	mov.w	r3, #0
 8006724:	018b      	lsls	r3, r1, #6
 8006726:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800672a:	0182      	lsls	r2, r0, #6
 800672c:	1a12      	subs	r2, r2, r0
 800672e:	eb63 0301 	sbc.w	r3, r3, r1
 8006732:	f04f 0000 	mov.w	r0, #0
 8006736:	f04f 0100 	mov.w	r1, #0
 800673a:	00d9      	lsls	r1, r3, #3
 800673c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006740:	00d0      	lsls	r0, r2, #3
 8006742:	4602      	mov	r2, r0
 8006744:	460b      	mov	r3, r1
 8006746:	1912      	adds	r2, r2, r4
 8006748:	eb45 0303 	adc.w	r3, r5, r3
 800674c:	f04f 0000 	mov.w	r0, #0
 8006750:	f04f 0100 	mov.w	r1, #0
 8006754:	0299      	lsls	r1, r3, #10
 8006756:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800675a:	0290      	lsls	r0, r2, #10
 800675c:	4602      	mov	r2, r0
 800675e:	460b      	mov	r3, r1
 8006760:	4610      	mov	r0, r2
 8006762:	4619      	mov	r1, r3
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	461a      	mov	r2, r3
 8006768:	f04f 0300 	mov.w	r3, #0
 800676c:	f7fa f9a6 	bl	8000abc <__aeabi_uldivmod>
 8006770:	4602      	mov	r2, r0
 8006772:	460b      	mov	r3, r1
 8006774:	4613      	mov	r3, r2
 8006776:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006778:	4b0b      	ldr	r3, [pc, #44]	; (80067a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	0c1b      	lsrs	r3, r3, #16
 800677e:	f003 0303 	and.w	r3, r3, #3
 8006782:	3301      	adds	r3, #1
 8006784:	005b      	lsls	r3, r3, #1
 8006786:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006788:	68fa      	ldr	r2, [r7, #12]
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006790:	60bb      	str	r3, [r7, #8]
      break;
 8006792:	e002      	b.n	800679a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006794:	4b05      	ldr	r3, [pc, #20]	; (80067ac <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006796:	60bb      	str	r3, [r7, #8]
      break;
 8006798:	bf00      	nop
    }
  }
  return sysclockfreq;
 800679a:	68bb      	ldr	r3, [r7, #8]
}
 800679c:	4618      	mov	r0, r3
 800679e:	3710      	adds	r7, #16
 80067a0:	46bd      	mov	sp, r7
 80067a2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80067a6:	bf00      	nop
 80067a8:	40023800 	.word	0x40023800
 80067ac:	00f42400 	.word	0x00f42400
 80067b0:	007a1200 	.word	0x007a1200

080067b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80067b4:	b480      	push	{r7}
 80067b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80067b8:	4b03      	ldr	r3, [pc, #12]	; (80067c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80067ba:	681b      	ldr	r3, [r3, #0]
}
 80067bc:	4618      	mov	r0, r3
 80067be:	46bd      	mov	sp, r7
 80067c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c4:	4770      	bx	lr
 80067c6:	bf00      	nop
 80067c8:	20000000 	.word	0x20000000

080067cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80067d0:	f7ff fff0 	bl	80067b4 <HAL_RCC_GetHCLKFreq>
 80067d4:	4602      	mov	r2, r0
 80067d6:	4b05      	ldr	r3, [pc, #20]	; (80067ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	0a9b      	lsrs	r3, r3, #10
 80067dc:	f003 0307 	and.w	r3, r3, #7
 80067e0:	4903      	ldr	r1, [pc, #12]	; (80067f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80067e2:	5ccb      	ldrb	r3, [r1, r3]
 80067e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	bd80      	pop	{r7, pc}
 80067ec:	40023800 	.word	0x40023800
 80067f0:	08009800 	.word	0x08009800

080067f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80067f8:	f7ff ffdc 	bl	80067b4 <HAL_RCC_GetHCLKFreq>
 80067fc:	4602      	mov	r2, r0
 80067fe:	4b05      	ldr	r3, [pc, #20]	; (8006814 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	0b5b      	lsrs	r3, r3, #13
 8006804:	f003 0307 	and.w	r3, r3, #7
 8006808:	4903      	ldr	r1, [pc, #12]	; (8006818 <HAL_RCC_GetPCLK2Freq+0x24>)
 800680a:	5ccb      	ldrb	r3, [r1, r3]
 800680c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006810:	4618      	mov	r0, r3
 8006812:	bd80      	pop	{r7, pc}
 8006814:	40023800 	.word	0x40023800
 8006818:	08009800 	.word	0x08009800

0800681c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b082      	sub	sp, #8
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d101      	bne.n	800682e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800682a:	2301      	movs	r3, #1
 800682c:	e041      	b.n	80068b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006834:	b2db      	uxtb	r3, r3
 8006836:	2b00      	cmp	r3, #0
 8006838:	d106      	bne.n	8006848 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2200      	movs	r2, #0
 800683e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f7fd ffee 	bl	8004824 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2202      	movs	r2, #2
 800684c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681a      	ldr	r2, [r3, #0]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	3304      	adds	r3, #4
 8006858:	4619      	mov	r1, r3
 800685a:	4610      	mov	r0, r2
 800685c:	f000 fb42 	bl	8006ee4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2201      	movs	r2, #1
 8006874:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2201      	movs	r2, #1
 800687c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2201      	movs	r2, #1
 8006894:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2201      	movs	r2, #1
 800689c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2201      	movs	r2, #1
 80068a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2201      	movs	r2, #1
 80068ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068b0:	2300      	movs	r3, #0
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3708      	adds	r7, #8
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}
	...

080068bc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80068bc:	b480      	push	{r7}
 80068be:	b085      	sub	sp, #20
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d001      	beq.n	80068d4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80068d0:	2301      	movs	r3, #1
 80068d2:	e046      	b.n	8006962 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2202      	movs	r2, #2
 80068d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a23      	ldr	r2, [pc, #140]	; (8006970 <HAL_TIM_Base_Start+0xb4>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d022      	beq.n	800692c <HAL_TIM_Base_Start+0x70>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068ee:	d01d      	beq.n	800692c <HAL_TIM_Base_Start+0x70>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a1f      	ldr	r2, [pc, #124]	; (8006974 <HAL_TIM_Base_Start+0xb8>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d018      	beq.n	800692c <HAL_TIM_Base_Start+0x70>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a1e      	ldr	r2, [pc, #120]	; (8006978 <HAL_TIM_Base_Start+0xbc>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d013      	beq.n	800692c <HAL_TIM_Base_Start+0x70>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4a1c      	ldr	r2, [pc, #112]	; (800697c <HAL_TIM_Base_Start+0xc0>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d00e      	beq.n	800692c <HAL_TIM_Base_Start+0x70>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	4a1b      	ldr	r2, [pc, #108]	; (8006980 <HAL_TIM_Base_Start+0xc4>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d009      	beq.n	800692c <HAL_TIM_Base_Start+0x70>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a19      	ldr	r2, [pc, #100]	; (8006984 <HAL_TIM_Base_Start+0xc8>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d004      	beq.n	800692c <HAL_TIM_Base_Start+0x70>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a18      	ldr	r2, [pc, #96]	; (8006988 <HAL_TIM_Base_Start+0xcc>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d111      	bne.n	8006950 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	f003 0307 	and.w	r3, r3, #7
 8006936:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2b06      	cmp	r3, #6
 800693c:	d010      	beq.n	8006960 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	681a      	ldr	r2, [r3, #0]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f042 0201 	orr.w	r2, r2, #1
 800694c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800694e:	e007      	b.n	8006960 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	681a      	ldr	r2, [r3, #0]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f042 0201 	orr.w	r2, r2, #1
 800695e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006960:	2300      	movs	r3, #0
}
 8006962:	4618      	mov	r0, r3
 8006964:	3714      	adds	r7, #20
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr
 800696e:	bf00      	nop
 8006970:	40010000 	.word	0x40010000
 8006974:	40000400 	.word	0x40000400
 8006978:	40000800 	.word	0x40000800
 800697c:	40000c00 	.word	0x40000c00
 8006980:	40010400 	.word	0x40010400
 8006984:	40014000 	.word	0x40014000
 8006988:	40001800 	.word	0x40001800

0800698c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b082      	sub	sp, #8
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d101      	bne.n	800699e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800699a:	2301      	movs	r3, #1
 800699c:	e041      	b.n	8006a22 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d106      	bne.n	80069b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f000 f839 	bl	8006a2a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2202      	movs	r2, #2
 80069bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681a      	ldr	r2, [r3, #0]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	3304      	adds	r3, #4
 80069c8:	4619      	mov	r1, r3
 80069ca:	4610      	mov	r0, r2
 80069cc:	f000 fa8a 	bl	8006ee4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2201      	movs	r2, #1
 80069d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2201      	movs	r2, #1
 80069dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2201      	movs	r2, #1
 80069e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2201      	movs	r2, #1
 80069ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2201      	movs	r2, #1
 80069f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2201      	movs	r2, #1
 80069fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2201      	movs	r2, #1
 8006a04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2201      	movs	r2, #1
 8006a14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a20:	2300      	movs	r3, #0
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3708      	adds	r7, #8
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}

08006a2a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006a2a:	b480      	push	{r7}
 8006a2c:	b083      	sub	sp, #12
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006a32:	bf00      	nop
 8006a34:	370c      	adds	r7, #12
 8006a36:	46bd      	mov	sp, r7
 8006a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3c:	4770      	bx	lr
	...

08006a40 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b084      	sub	sp, #16
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
 8006a48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d109      	bne.n	8006a64 <HAL_TIM_PWM_Start+0x24>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a56:	b2db      	uxtb	r3, r3
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	bf14      	ite	ne
 8006a5c:	2301      	movne	r3, #1
 8006a5e:	2300      	moveq	r3, #0
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	e022      	b.n	8006aaa <HAL_TIM_PWM_Start+0x6a>
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	2b04      	cmp	r3, #4
 8006a68:	d109      	bne.n	8006a7e <HAL_TIM_PWM_Start+0x3e>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	bf14      	ite	ne
 8006a76:	2301      	movne	r3, #1
 8006a78:	2300      	moveq	r3, #0
 8006a7a:	b2db      	uxtb	r3, r3
 8006a7c:	e015      	b.n	8006aaa <HAL_TIM_PWM_Start+0x6a>
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	2b08      	cmp	r3, #8
 8006a82:	d109      	bne.n	8006a98 <HAL_TIM_PWM_Start+0x58>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	bf14      	ite	ne
 8006a90:	2301      	movne	r3, #1
 8006a92:	2300      	moveq	r3, #0
 8006a94:	b2db      	uxtb	r3, r3
 8006a96:	e008      	b.n	8006aaa <HAL_TIM_PWM_Start+0x6a>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a9e:	b2db      	uxtb	r3, r3
 8006aa0:	2b01      	cmp	r3, #1
 8006aa2:	bf14      	ite	ne
 8006aa4:	2301      	movne	r3, #1
 8006aa6:	2300      	moveq	r3, #0
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d001      	beq.n	8006ab2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	e07c      	b.n	8006bac <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d104      	bne.n	8006ac2 <HAL_TIM_PWM_Start+0x82>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2202      	movs	r2, #2
 8006abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ac0:	e013      	b.n	8006aea <HAL_TIM_PWM_Start+0xaa>
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	2b04      	cmp	r3, #4
 8006ac6:	d104      	bne.n	8006ad2 <HAL_TIM_PWM_Start+0x92>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2202      	movs	r2, #2
 8006acc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ad0:	e00b      	b.n	8006aea <HAL_TIM_PWM_Start+0xaa>
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	2b08      	cmp	r3, #8
 8006ad6:	d104      	bne.n	8006ae2 <HAL_TIM_PWM_Start+0xa2>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2202      	movs	r2, #2
 8006adc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ae0:	e003      	b.n	8006aea <HAL_TIM_PWM_Start+0xaa>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2202      	movs	r2, #2
 8006ae6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2201      	movs	r2, #1
 8006af0:	6839      	ldr	r1, [r7, #0]
 8006af2:	4618      	mov	r0, r3
 8006af4:	f000 fce0 	bl	80074b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a2d      	ldr	r2, [pc, #180]	; (8006bb4 <HAL_TIM_PWM_Start+0x174>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d004      	beq.n	8006b0c <HAL_TIM_PWM_Start+0xcc>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a2c      	ldr	r2, [pc, #176]	; (8006bb8 <HAL_TIM_PWM_Start+0x178>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d101      	bne.n	8006b10 <HAL_TIM_PWM_Start+0xd0>
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e000      	b.n	8006b12 <HAL_TIM_PWM_Start+0xd2>
 8006b10:	2300      	movs	r3, #0
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d007      	beq.n	8006b26 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006b24:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a22      	ldr	r2, [pc, #136]	; (8006bb4 <HAL_TIM_PWM_Start+0x174>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d022      	beq.n	8006b76 <HAL_TIM_PWM_Start+0x136>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b38:	d01d      	beq.n	8006b76 <HAL_TIM_PWM_Start+0x136>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a1f      	ldr	r2, [pc, #124]	; (8006bbc <HAL_TIM_PWM_Start+0x17c>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d018      	beq.n	8006b76 <HAL_TIM_PWM_Start+0x136>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a1d      	ldr	r2, [pc, #116]	; (8006bc0 <HAL_TIM_PWM_Start+0x180>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d013      	beq.n	8006b76 <HAL_TIM_PWM_Start+0x136>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a1c      	ldr	r2, [pc, #112]	; (8006bc4 <HAL_TIM_PWM_Start+0x184>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d00e      	beq.n	8006b76 <HAL_TIM_PWM_Start+0x136>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4a16      	ldr	r2, [pc, #88]	; (8006bb8 <HAL_TIM_PWM_Start+0x178>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d009      	beq.n	8006b76 <HAL_TIM_PWM_Start+0x136>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4a18      	ldr	r2, [pc, #96]	; (8006bc8 <HAL_TIM_PWM_Start+0x188>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d004      	beq.n	8006b76 <HAL_TIM_PWM_Start+0x136>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a16      	ldr	r2, [pc, #88]	; (8006bcc <HAL_TIM_PWM_Start+0x18c>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d111      	bne.n	8006b9a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	689b      	ldr	r3, [r3, #8]
 8006b7c:	f003 0307 	and.w	r3, r3, #7
 8006b80:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2b06      	cmp	r3, #6
 8006b86:	d010      	beq.n	8006baa <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681a      	ldr	r2, [r3, #0]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f042 0201 	orr.w	r2, r2, #1
 8006b96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b98:	e007      	b.n	8006baa <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	681a      	ldr	r2, [r3, #0]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f042 0201 	orr.w	r2, r2, #1
 8006ba8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006baa:	2300      	movs	r3, #0
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3710      	adds	r7, #16
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}
 8006bb4:	40010000 	.word	0x40010000
 8006bb8:	40010400 	.word	0x40010400
 8006bbc:	40000400 	.word	0x40000400
 8006bc0:	40000800 	.word	0x40000800
 8006bc4:	40000c00 	.word	0x40000c00
 8006bc8:	40014000 	.word	0x40014000
 8006bcc:	40001800 	.word	0x40001800

08006bd0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b086      	sub	sp, #24
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	60f8      	str	r0, [r7, #12]
 8006bd8:	60b9      	str	r1, [r7, #8]
 8006bda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006be6:	2b01      	cmp	r3, #1
 8006be8:	d101      	bne.n	8006bee <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006bea:	2302      	movs	r3, #2
 8006bec:	e0ae      	b.n	8006d4c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2b0c      	cmp	r3, #12
 8006bfa:	f200 809f 	bhi.w	8006d3c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006bfe:	a201      	add	r2, pc, #4	; (adr r2, 8006c04 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c04:	08006c39 	.word	0x08006c39
 8006c08:	08006d3d 	.word	0x08006d3d
 8006c0c:	08006d3d 	.word	0x08006d3d
 8006c10:	08006d3d 	.word	0x08006d3d
 8006c14:	08006c79 	.word	0x08006c79
 8006c18:	08006d3d 	.word	0x08006d3d
 8006c1c:	08006d3d 	.word	0x08006d3d
 8006c20:	08006d3d 	.word	0x08006d3d
 8006c24:	08006cbb 	.word	0x08006cbb
 8006c28:	08006d3d 	.word	0x08006d3d
 8006c2c:	08006d3d 	.word	0x08006d3d
 8006c30:	08006d3d 	.word	0x08006d3d
 8006c34:	08006cfb 	.word	0x08006cfb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	68b9      	ldr	r1, [r7, #8]
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f000 f9f0 	bl	8007024 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	699a      	ldr	r2, [r3, #24]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f042 0208 	orr.w	r2, r2, #8
 8006c52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	699a      	ldr	r2, [r3, #24]
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f022 0204 	bic.w	r2, r2, #4
 8006c62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	6999      	ldr	r1, [r3, #24]
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	691a      	ldr	r2, [r3, #16]
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	430a      	orrs	r2, r1
 8006c74:	619a      	str	r2, [r3, #24]
      break;
 8006c76:	e064      	b.n	8006d42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	68b9      	ldr	r1, [r7, #8]
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f000 fa40 	bl	8007104 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	699a      	ldr	r2, [r3, #24]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	699a      	ldr	r2, [r3, #24]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ca2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	6999      	ldr	r1, [r3, #24]
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	691b      	ldr	r3, [r3, #16]
 8006cae:	021a      	lsls	r2, r3, #8
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	430a      	orrs	r2, r1
 8006cb6:	619a      	str	r2, [r3, #24]
      break;
 8006cb8:	e043      	b.n	8006d42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	68b9      	ldr	r1, [r7, #8]
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f000 fa95 	bl	80071f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	69da      	ldr	r2, [r3, #28]
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f042 0208 	orr.w	r2, r2, #8
 8006cd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	69da      	ldr	r2, [r3, #28]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f022 0204 	bic.w	r2, r2, #4
 8006ce4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	69d9      	ldr	r1, [r3, #28]
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	691a      	ldr	r2, [r3, #16]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	430a      	orrs	r2, r1
 8006cf6:	61da      	str	r2, [r3, #28]
      break;
 8006cf8:	e023      	b.n	8006d42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	68b9      	ldr	r1, [r7, #8]
 8006d00:	4618      	mov	r0, r3
 8006d02:	f000 fae9 	bl	80072d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	69da      	ldr	r2, [r3, #28]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	69da      	ldr	r2, [r3, #28]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	69d9      	ldr	r1, [r3, #28]
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	691b      	ldr	r3, [r3, #16]
 8006d30:	021a      	lsls	r2, r3, #8
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	430a      	orrs	r2, r1
 8006d38:	61da      	str	r2, [r3, #28]
      break;
 8006d3a:	e002      	b.n	8006d42 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	75fb      	strb	r3, [r7, #23]
      break;
 8006d40:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2200      	movs	r2, #0
 8006d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006d4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	3718      	adds	r7, #24
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}

08006d54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d101      	bne.n	8006d70 <HAL_TIM_ConfigClockSource+0x1c>
 8006d6c:	2302      	movs	r3, #2
 8006d6e:	e0b4      	b.n	8006eda <HAL_TIM_ConfigClockSource+0x186>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2201      	movs	r2, #1
 8006d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2202      	movs	r2, #2
 8006d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	689b      	ldr	r3, [r3, #8]
 8006d86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006d8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d96:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	68ba      	ldr	r2, [r7, #8]
 8006d9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006da8:	d03e      	beq.n	8006e28 <HAL_TIM_ConfigClockSource+0xd4>
 8006daa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006dae:	f200 8087 	bhi.w	8006ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8006db2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006db6:	f000 8086 	beq.w	8006ec6 <HAL_TIM_ConfigClockSource+0x172>
 8006dba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dbe:	d87f      	bhi.n	8006ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8006dc0:	2b70      	cmp	r3, #112	; 0x70
 8006dc2:	d01a      	beq.n	8006dfa <HAL_TIM_ConfigClockSource+0xa6>
 8006dc4:	2b70      	cmp	r3, #112	; 0x70
 8006dc6:	d87b      	bhi.n	8006ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8006dc8:	2b60      	cmp	r3, #96	; 0x60
 8006dca:	d050      	beq.n	8006e6e <HAL_TIM_ConfigClockSource+0x11a>
 8006dcc:	2b60      	cmp	r3, #96	; 0x60
 8006dce:	d877      	bhi.n	8006ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8006dd0:	2b50      	cmp	r3, #80	; 0x50
 8006dd2:	d03c      	beq.n	8006e4e <HAL_TIM_ConfigClockSource+0xfa>
 8006dd4:	2b50      	cmp	r3, #80	; 0x50
 8006dd6:	d873      	bhi.n	8006ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8006dd8:	2b40      	cmp	r3, #64	; 0x40
 8006dda:	d058      	beq.n	8006e8e <HAL_TIM_ConfigClockSource+0x13a>
 8006ddc:	2b40      	cmp	r3, #64	; 0x40
 8006dde:	d86f      	bhi.n	8006ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8006de0:	2b30      	cmp	r3, #48	; 0x30
 8006de2:	d064      	beq.n	8006eae <HAL_TIM_ConfigClockSource+0x15a>
 8006de4:	2b30      	cmp	r3, #48	; 0x30
 8006de6:	d86b      	bhi.n	8006ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8006de8:	2b20      	cmp	r3, #32
 8006dea:	d060      	beq.n	8006eae <HAL_TIM_ConfigClockSource+0x15a>
 8006dec:	2b20      	cmp	r3, #32
 8006dee:	d867      	bhi.n	8006ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d05c      	beq.n	8006eae <HAL_TIM_ConfigClockSource+0x15a>
 8006df4:	2b10      	cmp	r3, #16
 8006df6:	d05a      	beq.n	8006eae <HAL_TIM_ConfigClockSource+0x15a>
 8006df8:	e062      	b.n	8006ec0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6818      	ldr	r0, [r3, #0]
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	6899      	ldr	r1, [r3, #8]
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	685a      	ldr	r2, [r3, #4]
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	68db      	ldr	r3, [r3, #12]
 8006e0a:	f000 fb35 	bl	8007478 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	689b      	ldr	r3, [r3, #8]
 8006e14:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006e1c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	68ba      	ldr	r2, [r7, #8]
 8006e24:	609a      	str	r2, [r3, #8]
      break;
 8006e26:	e04f      	b.n	8006ec8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6818      	ldr	r0, [r3, #0]
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	6899      	ldr	r1, [r3, #8]
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	685a      	ldr	r2, [r3, #4]
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	68db      	ldr	r3, [r3, #12]
 8006e38:	f000 fb1e 	bl	8007478 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	689a      	ldr	r2, [r3, #8]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e4a:	609a      	str	r2, [r3, #8]
      break;
 8006e4c:	e03c      	b.n	8006ec8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6818      	ldr	r0, [r3, #0]
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	6859      	ldr	r1, [r3, #4]
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	68db      	ldr	r3, [r3, #12]
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	f000 fa92 	bl	8007384 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	2150      	movs	r1, #80	; 0x50
 8006e66:	4618      	mov	r0, r3
 8006e68:	f000 faeb 	bl	8007442 <TIM_ITRx_SetConfig>
      break;
 8006e6c:	e02c      	b.n	8006ec8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6818      	ldr	r0, [r3, #0]
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	6859      	ldr	r1, [r3, #4]
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	f000 fab1 	bl	80073e2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	2160      	movs	r1, #96	; 0x60
 8006e86:	4618      	mov	r0, r3
 8006e88:	f000 fadb 	bl	8007442 <TIM_ITRx_SetConfig>
      break;
 8006e8c:	e01c      	b.n	8006ec8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6818      	ldr	r0, [r3, #0]
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	6859      	ldr	r1, [r3, #4]
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	68db      	ldr	r3, [r3, #12]
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	f000 fa72 	bl	8007384 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	2140      	movs	r1, #64	; 0x40
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f000 facb 	bl	8007442 <TIM_ITRx_SetConfig>
      break;
 8006eac:	e00c      	b.n	8006ec8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4619      	mov	r1, r3
 8006eb8:	4610      	mov	r0, r2
 8006eba:	f000 fac2 	bl	8007442 <TIM_ITRx_SetConfig>
      break;
 8006ebe:	e003      	b.n	8006ec8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	73fb      	strb	r3, [r7, #15]
      break;
 8006ec4:	e000      	b.n	8006ec8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006ec6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2201      	movs	r2, #1
 8006ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3710      	adds	r7, #16
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}
	...

08006ee4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b085      	sub	sp, #20
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
 8006eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	4a40      	ldr	r2, [pc, #256]	; (8006ff8 <TIM_Base_SetConfig+0x114>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d013      	beq.n	8006f24 <TIM_Base_SetConfig+0x40>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f02:	d00f      	beq.n	8006f24 <TIM_Base_SetConfig+0x40>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	4a3d      	ldr	r2, [pc, #244]	; (8006ffc <TIM_Base_SetConfig+0x118>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d00b      	beq.n	8006f24 <TIM_Base_SetConfig+0x40>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	4a3c      	ldr	r2, [pc, #240]	; (8007000 <TIM_Base_SetConfig+0x11c>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d007      	beq.n	8006f24 <TIM_Base_SetConfig+0x40>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	4a3b      	ldr	r2, [pc, #236]	; (8007004 <TIM_Base_SetConfig+0x120>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d003      	beq.n	8006f24 <TIM_Base_SetConfig+0x40>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	4a3a      	ldr	r2, [pc, #232]	; (8007008 <TIM_Base_SetConfig+0x124>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d108      	bne.n	8006f36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	68fa      	ldr	r2, [r7, #12]
 8006f32:	4313      	orrs	r3, r2
 8006f34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	4a2f      	ldr	r2, [pc, #188]	; (8006ff8 <TIM_Base_SetConfig+0x114>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d02b      	beq.n	8006f96 <TIM_Base_SetConfig+0xb2>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f44:	d027      	beq.n	8006f96 <TIM_Base_SetConfig+0xb2>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	4a2c      	ldr	r2, [pc, #176]	; (8006ffc <TIM_Base_SetConfig+0x118>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d023      	beq.n	8006f96 <TIM_Base_SetConfig+0xb2>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	4a2b      	ldr	r2, [pc, #172]	; (8007000 <TIM_Base_SetConfig+0x11c>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d01f      	beq.n	8006f96 <TIM_Base_SetConfig+0xb2>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	4a2a      	ldr	r2, [pc, #168]	; (8007004 <TIM_Base_SetConfig+0x120>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d01b      	beq.n	8006f96 <TIM_Base_SetConfig+0xb2>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	4a29      	ldr	r2, [pc, #164]	; (8007008 <TIM_Base_SetConfig+0x124>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d017      	beq.n	8006f96 <TIM_Base_SetConfig+0xb2>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	4a28      	ldr	r2, [pc, #160]	; (800700c <TIM_Base_SetConfig+0x128>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d013      	beq.n	8006f96 <TIM_Base_SetConfig+0xb2>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	4a27      	ldr	r2, [pc, #156]	; (8007010 <TIM_Base_SetConfig+0x12c>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d00f      	beq.n	8006f96 <TIM_Base_SetConfig+0xb2>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	4a26      	ldr	r2, [pc, #152]	; (8007014 <TIM_Base_SetConfig+0x130>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d00b      	beq.n	8006f96 <TIM_Base_SetConfig+0xb2>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	4a25      	ldr	r2, [pc, #148]	; (8007018 <TIM_Base_SetConfig+0x134>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d007      	beq.n	8006f96 <TIM_Base_SetConfig+0xb2>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	4a24      	ldr	r2, [pc, #144]	; (800701c <TIM_Base_SetConfig+0x138>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d003      	beq.n	8006f96 <TIM_Base_SetConfig+0xb2>
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	4a23      	ldr	r2, [pc, #140]	; (8007020 <TIM_Base_SetConfig+0x13c>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d108      	bne.n	8006fa8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	68db      	ldr	r3, [r3, #12]
 8006fa2:	68fa      	ldr	r2, [r7, #12]
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	695b      	ldr	r3, [r3, #20]
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	68fa      	ldr	r2, [r7, #12]
 8006fba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	689a      	ldr	r2, [r3, #8]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	681a      	ldr	r2, [r3, #0]
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	4a0a      	ldr	r2, [pc, #40]	; (8006ff8 <TIM_Base_SetConfig+0x114>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d003      	beq.n	8006fdc <TIM_Base_SetConfig+0xf8>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	4a0c      	ldr	r2, [pc, #48]	; (8007008 <TIM_Base_SetConfig+0x124>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d103      	bne.n	8006fe4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	691a      	ldr	r2, [r3, #16]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	615a      	str	r2, [r3, #20]
}
 8006fea:	bf00      	nop
 8006fec:	3714      	adds	r7, #20
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr
 8006ff6:	bf00      	nop
 8006ff8:	40010000 	.word	0x40010000
 8006ffc:	40000400 	.word	0x40000400
 8007000:	40000800 	.word	0x40000800
 8007004:	40000c00 	.word	0x40000c00
 8007008:	40010400 	.word	0x40010400
 800700c:	40014000 	.word	0x40014000
 8007010:	40014400 	.word	0x40014400
 8007014:	40014800 	.word	0x40014800
 8007018:	40001800 	.word	0x40001800
 800701c:	40001c00 	.word	0x40001c00
 8007020:	40002000 	.word	0x40002000

08007024 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007024:	b480      	push	{r7}
 8007026:	b087      	sub	sp, #28
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6a1b      	ldr	r3, [r3, #32]
 8007032:	f023 0201 	bic.w	r2, r3, #1
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6a1b      	ldr	r3, [r3, #32]
 800703e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	699b      	ldr	r3, [r3, #24]
 800704a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007052:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f023 0303 	bic.w	r3, r3, #3
 800705a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	68fa      	ldr	r2, [r7, #12]
 8007062:	4313      	orrs	r3, r2
 8007064:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	f023 0302 	bic.w	r3, r3, #2
 800706c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	697a      	ldr	r2, [r7, #20]
 8007074:	4313      	orrs	r3, r2
 8007076:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	4a20      	ldr	r2, [pc, #128]	; (80070fc <TIM_OC1_SetConfig+0xd8>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d003      	beq.n	8007088 <TIM_OC1_SetConfig+0x64>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	4a1f      	ldr	r2, [pc, #124]	; (8007100 <TIM_OC1_SetConfig+0xdc>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d10c      	bne.n	80070a2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	f023 0308 	bic.w	r3, r3, #8
 800708e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	68db      	ldr	r3, [r3, #12]
 8007094:	697a      	ldr	r2, [r7, #20]
 8007096:	4313      	orrs	r3, r2
 8007098:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	f023 0304 	bic.w	r3, r3, #4
 80070a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a15      	ldr	r2, [pc, #84]	; (80070fc <TIM_OC1_SetConfig+0xd8>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d003      	beq.n	80070b2 <TIM_OC1_SetConfig+0x8e>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	4a14      	ldr	r2, [pc, #80]	; (8007100 <TIM_OC1_SetConfig+0xdc>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d111      	bne.n	80070d6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80070b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80070c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	695b      	ldr	r3, [r3, #20]
 80070c6:	693a      	ldr	r2, [r7, #16]
 80070c8:	4313      	orrs	r3, r2
 80070ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	699b      	ldr	r3, [r3, #24]
 80070d0:	693a      	ldr	r2, [r7, #16]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	693a      	ldr	r2, [r7, #16]
 80070da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	68fa      	ldr	r2, [r7, #12]
 80070e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	685a      	ldr	r2, [r3, #4]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	697a      	ldr	r2, [r7, #20]
 80070ee:	621a      	str	r2, [r3, #32]
}
 80070f0:	bf00      	nop
 80070f2:	371c      	adds	r7, #28
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr
 80070fc:	40010000 	.word	0x40010000
 8007100:	40010400 	.word	0x40010400

08007104 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007104:	b480      	push	{r7}
 8007106:	b087      	sub	sp, #28
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a1b      	ldr	r3, [r3, #32]
 8007112:	f023 0210 	bic.w	r2, r3, #16
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6a1b      	ldr	r3, [r3, #32]
 800711e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	699b      	ldr	r3, [r3, #24]
 800712a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007132:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800713a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	021b      	lsls	r3, r3, #8
 8007142:	68fa      	ldr	r2, [r7, #12]
 8007144:	4313      	orrs	r3, r2
 8007146:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	f023 0320 	bic.w	r3, r3, #32
 800714e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	011b      	lsls	r3, r3, #4
 8007156:	697a      	ldr	r2, [r7, #20]
 8007158:	4313      	orrs	r3, r2
 800715a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	4a22      	ldr	r2, [pc, #136]	; (80071e8 <TIM_OC2_SetConfig+0xe4>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d003      	beq.n	800716c <TIM_OC2_SetConfig+0x68>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	4a21      	ldr	r2, [pc, #132]	; (80071ec <TIM_OC2_SetConfig+0xe8>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d10d      	bne.n	8007188 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007172:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	011b      	lsls	r3, r3, #4
 800717a:	697a      	ldr	r2, [r7, #20]
 800717c:	4313      	orrs	r3, r2
 800717e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007186:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	4a17      	ldr	r2, [pc, #92]	; (80071e8 <TIM_OC2_SetConfig+0xe4>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d003      	beq.n	8007198 <TIM_OC2_SetConfig+0x94>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4a16      	ldr	r2, [pc, #88]	; (80071ec <TIM_OC2_SetConfig+0xe8>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d113      	bne.n	80071c0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007198:	693b      	ldr	r3, [r7, #16]
 800719a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800719e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80071a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	695b      	ldr	r3, [r3, #20]
 80071ac:	009b      	lsls	r3, r3, #2
 80071ae:	693a      	ldr	r2, [r7, #16]
 80071b0:	4313      	orrs	r3, r2
 80071b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	699b      	ldr	r3, [r3, #24]
 80071b8:	009b      	lsls	r3, r3, #2
 80071ba:	693a      	ldr	r2, [r7, #16]
 80071bc:	4313      	orrs	r3, r2
 80071be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	693a      	ldr	r2, [r7, #16]
 80071c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	68fa      	ldr	r2, [r7, #12]
 80071ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	685a      	ldr	r2, [r3, #4]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	697a      	ldr	r2, [r7, #20]
 80071d8:	621a      	str	r2, [r3, #32]
}
 80071da:	bf00      	nop
 80071dc:	371c      	adds	r7, #28
 80071de:	46bd      	mov	sp, r7
 80071e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e4:	4770      	bx	lr
 80071e6:	bf00      	nop
 80071e8:	40010000 	.word	0x40010000
 80071ec:	40010400 	.word	0x40010400

080071f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b087      	sub	sp, #28
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
 80071f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6a1b      	ldr	r3, [r3, #32]
 80071fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6a1b      	ldr	r3, [r3, #32]
 800720a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	69db      	ldr	r3, [r3, #28]
 8007216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800721e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f023 0303 	bic.w	r3, r3, #3
 8007226:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	68fa      	ldr	r2, [r7, #12]
 800722e:	4313      	orrs	r3, r2
 8007230:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007238:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	689b      	ldr	r3, [r3, #8]
 800723e:	021b      	lsls	r3, r3, #8
 8007240:	697a      	ldr	r2, [r7, #20]
 8007242:	4313      	orrs	r3, r2
 8007244:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	4a21      	ldr	r2, [pc, #132]	; (80072d0 <TIM_OC3_SetConfig+0xe0>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d003      	beq.n	8007256 <TIM_OC3_SetConfig+0x66>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	4a20      	ldr	r2, [pc, #128]	; (80072d4 <TIM_OC3_SetConfig+0xe4>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d10d      	bne.n	8007272 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007256:	697b      	ldr	r3, [r7, #20]
 8007258:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800725c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	68db      	ldr	r3, [r3, #12]
 8007262:	021b      	lsls	r3, r3, #8
 8007264:	697a      	ldr	r2, [r7, #20]
 8007266:	4313      	orrs	r3, r2
 8007268:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007270:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	4a16      	ldr	r2, [pc, #88]	; (80072d0 <TIM_OC3_SetConfig+0xe0>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d003      	beq.n	8007282 <TIM_OC3_SetConfig+0x92>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	4a15      	ldr	r2, [pc, #84]	; (80072d4 <TIM_OC3_SetConfig+0xe4>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d113      	bne.n	80072aa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007288:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007290:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	695b      	ldr	r3, [r3, #20]
 8007296:	011b      	lsls	r3, r3, #4
 8007298:	693a      	ldr	r2, [r7, #16]
 800729a:	4313      	orrs	r3, r2
 800729c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	699b      	ldr	r3, [r3, #24]
 80072a2:	011b      	lsls	r3, r3, #4
 80072a4:	693a      	ldr	r2, [r7, #16]
 80072a6:	4313      	orrs	r3, r2
 80072a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	693a      	ldr	r2, [r7, #16]
 80072ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	68fa      	ldr	r2, [r7, #12]
 80072b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	685a      	ldr	r2, [r3, #4]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	697a      	ldr	r2, [r7, #20]
 80072c2:	621a      	str	r2, [r3, #32]
}
 80072c4:	bf00      	nop
 80072c6:	371c      	adds	r7, #28
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	4770      	bx	lr
 80072d0:	40010000 	.word	0x40010000
 80072d4:	40010400 	.word	0x40010400

080072d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072d8:	b480      	push	{r7}
 80072da:	b087      	sub	sp, #28
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
 80072e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6a1b      	ldr	r3, [r3, #32]
 80072e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6a1b      	ldr	r3, [r3, #32]
 80072f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	69db      	ldr	r3, [r3, #28]
 80072fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007306:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800730e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	021b      	lsls	r3, r3, #8
 8007316:	68fa      	ldr	r2, [r7, #12]
 8007318:	4313      	orrs	r3, r2
 800731a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007322:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	031b      	lsls	r3, r3, #12
 800732a:	693a      	ldr	r2, [r7, #16]
 800732c:	4313      	orrs	r3, r2
 800732e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	4a12      	ldr	r2, [pc, #72]	; (800737c <TIM_OC4_SetConfig+0xa4>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d003      	beq.n	8007340 <TIM_OC4_SetConfig+0x68>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	4a11      	ldr	r2, [pc, #68]	; (8007380 <TIM_OC4_SetConfig+0xa8>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d109      	bne.n	8007354 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007346:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	695b      	ldr	r3, [r3, #20]
 800734c:	019b      	lsls	r3, r3, #6
 800734e:	697a      	ldr	r2, [r7, #20]
 8007350:	4313      	orrs	r3, r2
 8007352:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	697a      	ldr	r2, [r7, #20]
 8007358:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	68fa      	ldr	r2, [r7, #12]
 800735e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	685a      	ldr	r2, [r3, #4]
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	693a      	ldr	r2, [r7, #16]
 800736c:	621a      	str	r2, [r3, #32]
}
 800736e:	bf00      	nop
 8007370:	371c      	adds	r7, #28
 8007372:	46bd      	mov	sp, r7
 8007374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007378:	4770      	bx	lr
 800737a:	bf00      	nop
 800737c:	40010000 	.word	0x40010000
 8007380:	40010400 	.word	0x40010400

08007384 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007384:	b480      	push	{r7}
 8007386:	b087      	sub	sp, #28
 8007388:	af00      	add	r7, sp, #0
 800738a:	60f8      	str	r0, [r7, #12]
 800738c:	60b9      	str	r1, [r7, #8]
 800738e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	6a1b      	ldr	r3, [r3, #32]
 8007394:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	6a1b      	ldr	r3, [r3, #32]
 800739a:	f023 0201 	bic.w	r2, r3, #1
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	699b      	ldr	r3, [r3, #24]
 80073a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80073a8:	693b      	ldr	r3, [r7, #16]
 80073aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80073ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	011b      	lsls	r3, r3, #4
 80073b4:	693a      	ldr	r2, [r7, #16]
 80073b6:	4313      	orrs	r3, r2
 80073b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	f023 030a 	bic.w	r3, r3, #10
 80073c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80073c2:	697a      	ldr	r2, [r7, #20]
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	4313      	orrs	r3, r2
 80073c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	693a      	ldr	r2, [r7, #16]
 80073ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	697a      	ldr	r2, [r7, #20]
 80073d4:	621a      	str	r2, [r3, #32]
}
 80073d6:	bf00      	nop
 80073d8:	371c      	adds	r7, #28
 80073da:	46bd      	mov	sp, r7
 80073dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e0:	4770      	bx	lr

080073e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073e2:	b480      	push	{r7}
 80073e4:	b087      	sub	sp, #28
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	60f8      	str	r0, [r7, #12]
 80073ea:	60b9      	str	r1, [r7, #8]
 80073ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	6a1b      	ldr	r3, [r3, #32]
 80073f2:	f023 0210 	bic.w	r2, r3, #16
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	699b      	ldr	r3, [r3, #24]
 80073fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	6a1b      	ldr	r3, [r3, #32]
 8007404:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800740c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	031b      	lsls	r3, r3, #12
 8007412:	697a      	ldr	r2, [r7, #20]
 8007414:	4313      	orrs	r3, r2
 8007416:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800741e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	011b      	lsls	r3, r3, #4
 8007424:	693a      	ldr	r2, [r7, #16]
 8007426:	4313      	orrs	r3, r2
 8007428:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	697a      	ldr	r2, [r7, #20]
 800742e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	693a      	ldr	r2, [r7, #16]
 8007434:	621a      	str	r2, [r3, #32]
}
 8007436:	bf00      	nop
 8007438:	371c      	adds	r7, #28
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr

08007442 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007442:	b480      	push	{r7}
 8007444:	b085      	sub	sp, #20
 8007446:	af00      	add	r7, sp, #0
 8007448:	6078      	str	r0, [r7, #4]
 800744a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	689b      	ldr	r3, [r3, #8]
 8007450:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007458:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800745a:	683a      	ldr	r2, [r7, #0]
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	4313      	orrs	r3, r2
 8007460:	f043 0307 	orr.w	r3, r3, #7
 8007464:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	68fa      	ldr	r2, [r7, #12]
 800746a:	609a      	str	r2, [r3, #8]
}
 800746c:	bf00      	nop
 800746e:	3714      	adds	r7, #20
 8007470:	46bd      	mov	sp, r7
 8007472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007476:	4770      	bx	lr

08007478 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007478:	b480      	push	{r7}
 800747a:	b087      	sub	sp, #28
 800747c:	af00      	add	r7, sp, #0
 800747e:	60f8      	str	r0, [r7, #12]
 8007480:	60b9      	str	r1, [r7, #8]
 8007482:	607a      	str	r2, [r7, #4]
 8007484:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	689b      	ldr	r3, [r3, #8]
 800748a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007492:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	021a      	lsls	r2, r3, #8
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	431a      	orrs	r2, r3
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	4313      	orrs	r3, r2
 80074a0:	697a      	ldr	r2, [r7, #20]
 80074a2:	4313      	orrs	r3, r2
 80074a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	697a      	ldr	r2, [r7, #20]
 80074aa:	609a      	str	r2, [r3, #8]
}
 80074ac:	bf00      	nop
 80074ae:	371c      	adds	r7, #28
 80074b0:	46bd      	mov	sp, r7
 80074b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b6:	4770      	bx	lr

080074b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b087      	sub	sp, #28
 80074bc:	af00      	add	r7, sp, #0
 80074be:	60f8      	str	r0, [r7, #12]
 80074c0:	60b9      	str	r1, [r7, #8]
 80074c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	f003 031f 	and.w	r3, r3, #31
 80074ca:	2201      	movs	r2, #1
 80074cc:	fa02 f303 	lsl.w	r3, r2, r3
 80074d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	6a1a      	ldr	r2, [r3, #32]
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	43db      	mvns	r3, r3
 80074da:	401a      	ands	r2, r3
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	6a1a      	ldr	r2, [r3, #32]
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	f003 031f 	and.w	r3, r3, #31
 80074ea:	6879      	ldr	r1, [r7, #4]
 80074ec:	fa01 f303 	lsl.w	r3, r1, r3
 80074f0:	431a      	orrs	r2, r3
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	621a      	str	r2, [r3, #32]
}
 80074f6:	bf00      	nop
 80074f8:	371c      	adds	r7, #28
 80074fa:	46bd      	mov	sp, r7
 80074fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007500:	4770      	bx	lr
	...

08007504 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007504:	b480      	push	{r7}
 8007506:	b085      	sub	sp, #20
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
 800750c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007514:	2b01      	cmp	r3, #1
 8007516:	d101      	bne.n	800751c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007518:	2302      	movs	r3, #2
 800751a:	e05a      	b.n	80075d2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2201      	movs	r2, #1
 8007520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2202      	movs	r2, #2
 8007528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007542:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	68fa      	ldr	r2, [r7, #12]
 800754a:	4313      	orrs	r3, r2
 800754c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	68fa      	ldr	r2, [r7, #12]
 8007554:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	4a21      	ldr	r2, [pc, #132]	; (80075e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d022      	beq.n	80075a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007568:	d01d      	beq.n	80075a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a1d      	ldr	r2, [pc, #116]	; (80075e4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d018      	beq.n	80075a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a1b      	ldr	r2, [pc, #108]	; (80075e8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d013      	beq.n	80075a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	4a1a      	ldr	r2, [pc, #104]	; (80075ec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d00e      	beq.n	80075a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a18      	ldr	r2, [pc, #96]	; (80075f0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d009      	beq.n	80075a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4a17      	ldr	r2, [pc, #92]	; (80075f4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d004      	beq.n	80075a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a15      	ldr	r2, [pc, #84]	; (80075f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d10c      	bne.n	80075c0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80075ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	68ba      	ldr	r2, [r7, #8]
 80075b4:	4313      	orrs	r3, r2
 80075b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	68ba      	ldr	r2, [r7, #8]
 80075be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2201      	movs	r2, #1
 80075c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2200      	movs	r2, #0
 80075cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80075d0:	2300      	movs	r3, #0
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3714      	adds	r7, #20
 80075d6:	46bd      	mov	sp, r7
 80075d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075dc:	4770      	bx	lr
 80075de:	bf00      	nop
 80075e0:	40010000 	.word	0x40010000
 80075e4:	40000400 	.word	0x40000400
 80075e8:	40000800 	.word	0x40000800
 80075ec:	40000c00 	.word	0x40000c00
 80075f0:	40010400 	.word	0x40010400
 80075f4:	40014000 	.word	0x40014000
 80075f8:	40001800 	.word	0x40001800

080075fc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b085      	sub	sp, #20
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007606:	2300      	movs	r3, #0
 8007608:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007610:	2b01      	cmp	r3, #1
 8007612:	d101      	bne.n	8007618 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007614:	2302      	movs	r3, #2
 8007616:	e03d      	b.n	8007694 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2201      	movs	r2, #1
 800761c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	68db      	ldr	r3, [r3, #12]
 800762a:	4313      	orrs	r3, r2
 800762c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	4313      	orrs	r3, r2
 800763a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	4313      	orrs	r3, r2
 8007648:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4313      	orrs	r3, r2
 8007656:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	691b      	ldr	r3, [r3, #16]
 8007662:	4313      	orrs	r3, r2
 8007664:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	695b      	ldr	r3, [r3, #20]
 8007670:	4313      	orrs	r3, r2
 8007672:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	69db      	ldr	r3, [r3, #28]
 800767e:	4313      	orrs	r3, r2
 8007680:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	68fa      	ldr	r2, [r7, #12]
 8007688:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2200      	movs	r2, #0
 800768e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007692:	2300      	movs	r3, #0
}
 8007694:	4618      	mov	r0, r3
 8007696:	3714      	adds	r7, #20
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr

080076a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b082      	sub	sp, #8
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d101      	bne.n	80076b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80076ae:	2301      	movs	r3, #1
 80076b0:	e03f      	b.n	8007732 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076b8:	b2db      	uxtb	r3, r3
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d106      	bne.n	80076cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2200      	movs	r2, #0
 80076c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f7fd fa7e 	bl	8004bc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2224      	movs	r2, #36	; 0x24
 80076d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	68da      	ldr	r2, [r3, #12]
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80076e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80076e4:	6878      	ldr	r0, [r7, #4]
 80076e6:	f000 fe1d 	bl	8008324 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	691a      	ldr	r2, [r3, #16]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80076f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	695a      	ldr	r2, [r3, #20]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007708:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	68da      	ldr	r2, [r3, #12]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007718:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2200      	movs	r2, #0
 800771e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2220      	movs	r2, #32
 8007724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2220      	movs	r2, #32
 800772c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007730:	2300      	movs	r3, #0
}
 8007732:	4618      	mov	r0, r3
 8007734:	3708      	adds	r7, #8
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}

0800773a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800773a:	b580      	push	{r7, lr}
 800773c:	b08a      	sub	sp, #40	; 0x28
 800773e:	af02      	add	r7, sp, #8
 8007740:	60f8      	str	r0, [r7, #12]
 8007742:	60b9      	str	r1, [r7, #8]
 8007744:	603b      	str	r3, [r7, #0]
 8007746:	4613      	mov	r3, r2
 8007748:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800774a:	2300      	movs	r3, #0
 800774c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007754:	b2db      	uxtb	r3, r3
 8007756:	2b20      	cmp	r3, #32
 8007758:	d17c      	bne.n	8007854 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d002      	beq.n	8007766 <HAL_UART_Transmit+0x2c>
 8007760:	88fb      	ldrh	r3, [r7, #6]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d101      	bne.n	800776a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007766:	2301      	movs	r3, #1
 8007768:	e075      	b.n	8007856 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007770:	2b01      	cmp	r3, #1
 8007772:	d101      	bne.n	8007778 <HAL_UART_Transmit+0x3e>
 8007774:	2302      	movs	r3, #2
 8007776:	e06e      	b.n	8007856 <HAL_UART_Transmit+0x11c>
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	2201      	movs	r2, #1
 800777c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2200      	movs	r2, #0
 8007784:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	2221      	movs	r2, #33	; 0x21
 800778a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800778e:	f7fd fc4b 	bl	8005028 <HAL_GetTick>
 8007792:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	88fa      	ldrh	r2, [r7, #6]
 8007798:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	88fa      	ldrh	r2, [r7, #6]
 800779e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077a8:	d108      	bne.n	80077bc <HAL_UART_Transmit+0x82>
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	691b      	ldr	r3, [r3, #16]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d104      	bne.n	80077bc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80077b2:	2300      	movs	r3, #0
 80077b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	61bb      	str	r3, [r7, #24]
 80077ba:	e003      	b.n	80077c4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80077c0:	2300      	movs	r3, #0
 80077c2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2200      	movs	r2, #0
 80077c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80077cc:	e02a      	b.n	8007824 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	9300      	str	r3, [sp, #0]
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	2200      	movs	r2, #0
 80077d6:	2180      	movs	r1, #128	; 0x80
 80077d8:	68f8      	ldr	r0, [r7, #12]
 80077da:	f000 fb9b 	bl	8007f14 <UART_WaitOnFlagUntilTimeout>
 80077de:	4603      	mov	r3, r0
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d001      	beq.n	80077e8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80077e4:	2303      	movs	r3, #3
 80077e6:	e036      	b.n	8007856 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80077e8:	69fb      	ldr	r3, [r7, #28]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d10b      	bne.n	8007806 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80077ee:	69bb      	ldr	r3, [r7, #24]
 80077f0:	881b      	ldrh	r3, [r3, #0]
 80077f2:	461a      	mov	r2, r3
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80077fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	3302      	adds	r3, #2
 8007802:	61bb      	str	r3, [r7, #24]
 8007804:	e007      	b.n	8007816 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007806:	69fb      	ldr	r3, [r7, #28]
 8007808:	781a      	ldrb	r2, [r3, #0]
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007810:	69fb      	ldr	r3, [r7, #28]
 8007812:	3301      	adds	r3, #1
 8007814:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800781a:	b29b      	uxth	r3, r3
 800781c:	3b01      	subs	r3, #1
 800781e:	b29a      	uxth	r2, r3
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007828:	b29b      	uxth	r3, r3
 800782a:	2b00      	cmp	r3, #0
 800782c:	d1cf      	bne.n	80077ce <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	9300      	str	r3, [sp, #0]
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	2200      	movs	r2, #0
 8007836:	2140      	movs	r1, #64	; 0x40
 8007838:	68f8      	ldr	r0, [r7, #12]
 800783a:	f000 fb6b 	bl	8007f14 <UART_WaitOnFlagUntilTimeout>
 800783e:	4603      	mov	r3, r0
 8007840:	2b00      	cmp	r3, #0
 8007842:	d001      	beq.n	8007848 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007844:	2303      	movs	r3, #3
 8007846:	e006      	b.n	8007856 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2220      	movs	r2, #32
 800784c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007850:	2300      	movs	r3, #0
 8007852:	e000      	b.n	8007856 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007854:	2302      	movs	r3, #2
  }
}
 8007856:	4618      	mov	r0, r3
 8007858:	3720      	adds	r7, #32
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}

0800785e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800785e:	b580      	push	{r7, lr}
 8007860:	b08a      	sub	sp, #40	; 0x28
 8007862:	af02      	add	r7, sp, #8
 8007864:	60f8      	str	r0, [r7, #12]
 8007866:	60b9      	str	r1, [r7, #8]
 8007868:	603b      	str	r3, [r7, #0]
 800786a:	4613      	mov	r3, r2
 800786c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800786e:	2300      	movs	r3, #0
 8007870:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007878:	b2db      	uxtb	r3, r3
 800787a:	2b20      	cmp	r3, #32
 800787c:	f040 808c 	bne.w	8007998 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d002      	beq.n	800788c <HAL_UART_Receive+0x2e>
 8007886:	88fb      	ldrh	r3, [r7, #6]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d101      	bne.n	8007890 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800788c:	2301      	movs	r3, #1
 800788e:	e084      	b.n	800799a <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007896:	2b01      	cmp	r3, #1
 8007898:	d101      	bne.n	800789e <HAL_UART_Receive+0x40>
 800789a:	2302      	movs	r3, #2
 800789c:	e07d      	b.n	800799a <HAL_UART_Receive+0x13c>
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	2201      	movs	r2, #1
 80078a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2200      	movs	r2, #0
 80078aa:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2222      	movs	r2, #34	; 0x22
 80078b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2200      	movs	r2, #0
 80078b8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80078ba:	f7fd fbb5 	bl	8005028 <HAL_GetTick>
 80078be:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	88fa      	ldrh	r2, [r7, #6]
 80078c4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	88fa      	ldrh	r2, [r7, #6]
 80078ca:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078d4:	d108      	bne.n	80078e8 <HAL_UART_Receive+0x8a>
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	691b      	ldr	r3, [r3, #16]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d104      	bne.n	80078e8 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80078de:	2300      	movs	r3, #0
 80078e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	61bb      	str	r3, [r7, #24]
 80078e6:	e003      	b.n	80078f0 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80078ec:	2300      	movs	r3, #0
 80078ee:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	2200      	movs	r2, #0
 80078f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80078f8:	e043      	b.n	8007982 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	9300      	str	r3, [sp, #0]
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	2200      	movs	r2, #0
 8007902:	2120      	movs	r1, #32
 8007904:	68f8      	ldr	r0, [r7, #12]
 8007906:	f000 fb05 	bl	8007f14 <UART_WaitOnFlagUntilTimeout>
 800790a:	4603      	mov	r3, r0
 800790c:	2b00      	cmp	r3, #0
 800790e:	d001      	beq.n	8007914 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8007910:	2303      	movs	r3, #3
 8007912:	e042      	b.n	800799a <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8007914:	69fb      	ldr	r3, [r7, #28]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d10c      	bne.n	8007934 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	b29b      	uxth	r3, r3
 8007922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007926:	b29a      	uxth	r2, r3
 8007928:	69bb      	ldr	r3, [r7, #24]
 800792a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800792c:	69bb      	ldr	r3, [r7, #24]
 800792e:	3302      	adds	r3, #2
 8007930:	61bb      	str	r3, [r7, #24]
 8007932:	e01f      	b.n	8007974 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	689b      	ldr	r3, [r3, #8]
 8007938:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800793c:	d007      	beq.n	800794e <HAL_UART_Receive+0xf0>
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	689b      	ldr	r3, [r3, #8]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d10a      	bne.n	800795c <HAL_UART_Receive+0xfe>
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	691b      	ldr	r3, [r3, #16]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d106      	bne.n	800795c <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	685b      	ldr	r3, [r3, #4]
 8007954:	b2da      	uxtb	r2, r3
 8007956:	69fb      	ldr	r3, [r7, #28]
 8007958:	701a      	strb	r2, [r3, #0]
 800795a:	e008      	b.n	800796e <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	685b      	ldr	r3, [r3, #4]
 8007962:	b2db      	uxtb	r3, r3
 8007964:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007968:	b2da      	uxtb	r2, r3
 800796a:	69fb      	ldr	r3, [r7, #28]
 800796c:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800796e:	69fb      	ldr	r3, [r7, #28]
 8007970:	3301      	adds	r3, #1
 8007972:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007978:	b29b      	uxth	r3, r3
 800797a:	3b01      	subs	r3, #1
 800797c:	b29a      	uxth	r2, r3
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007986:	b29b      	uxth	r3, r3
 8007988:	2b00      	cmp	r3, #0
 800798a:	d1b6      	bne.n	80078fa <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2220      	movs	r2, #32
 8007990:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8007994:	2300      	movs	r3, #0
 8007996:	e000      	b.n	800799a <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8007998:	2302      	movs	r3, #2
  }
}
 800799a:	4618      	mov	r0, r3
 800799c:	3720      	adds	r7, #32
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}
	...

080079a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b0ba      	sub	sp, #232	; 0xe8
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	68db      	ldr	r3, [r3, #12]
 80079bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	695b      	ldr	r3, [r3, #20]
 80079c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80079ca:	2300      	movs	r3, #0
 80079cc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80079d0:	2300      	movs	r3, #0
 80079d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80079d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079da:	f003 030f 	and.w	r3, r3, #15
 80079de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80079e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d10f      	bne.n	8007a0a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80079ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079ee:	f003 0320 	and.w	r3, r3, #32
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d009      	beq.n	8007a0a <HAL_UART_IRQHandler+0x66>
 80079f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079fa:	f003 0320 	and.w	r3, r3, #32
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d003      	beq.n	8007a0a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f000 fbd3 	bl	80081ae <UART_Receive_IT>
      return;
 8007a08:	e256      	b.n	8007eb8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007a0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	f000 80de 	beq.w	8007bd0 <HAL_UART_IRQHandler+0x22c>
 8007a14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a18:	f003 0301 	and.w	r3, r3, #1
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d106      	bne.n	8007a2e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007a20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a24:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	f000 80d1 	beq.w	8007bd0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007a2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a32:	f003 0301 	and.w	r3, r3, #1
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d00b      	beq.n	8007a52 <HAL_UART_IRQHandler+0xae>
 8007a3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d005      	beq.n	8007a52 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a4a:	f043 0201 	orr.w	r2, r3, #1
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a56:	f003 0304 	and.w	r3, r3, #4
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d00b      	beq.n	8007a76 <HAL_UART_IRQHandler+0xd2>
 8007a5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a62:	f003 0301 	and.w	r3, r3, #1
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d005      	beq.n	8007a76 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a6e:	f043 0202 	orr.w	r2, r3, #2
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007a76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a7a:	f003 0302 	and.w	r3, r3, #2
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d00b      	beq.n	8007a9a <HAL_UART_IRQHandler+0xf6>
 8007a82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a86:	f003 0301 	and.w	r3, r3, #1
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d005      	beq.n	8007a9a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a92:	f043 0204 	orr.w	r2, r3, #4
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a9e:	f003 0308 	and.w	r3, r3, #8
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d011      	beq.n	8007aca <HAL_UART_IRQHandler+0x126>
 8007aa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007aaa:	f003 0320 	and.w	r3, r3, #32
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d105      	bne.n	8007abe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007ab2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ab6:	f003 0301 	and.w	r3, r3, #1
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d005      	beq.n	8007aca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ac2:	f043 0208 	orr.w	r2, r3, #8
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	f000 81ed 	beq.w	8007eae <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007ad4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ad8:	f003 0320 	and.w	r3, r3, #32
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d008      	beq.n	8007af2 <HAL_UART_IRQHandler+0x14e>
 8007ae0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ae4:	f003 0320 	and.w	r3, r3, #32
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d002      	beq.n	8007af2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f000 fb5e 	bl	80081ae <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	695b      	ldr	r3, [r3, #20]
 8007af8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007afc:	2b40      	cmp	r3, #64	; 0x40
 8007afe:	bf0c      	ite	eq
 8007b00:	2301      	moveq	r3, #1
 8007b02:	2300      	movne	r3, #0
 8007b04:	b2db      	uxtb	r3, r3
 8007b06:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b0e:	f003 0308 	and.w	r3, r3, #8
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d103      	bne.n	8007b1e <HAL_UART_IRQHandler+0x17a>
 8007b16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d04f      	beq.n	8007bbe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f000 fa66 	bl	8007ff0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	695b      	ldr	r3, [r3, #20]
 8007b2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b2e:	2b40      	cmp	r3, #64	; 0x40
 8007b30:	d141      	bne.n	8007bb6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	3314      	adds	r3, #20
 8007b38:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007b40:	e853 3f00 	ldrex	r3, [r3]
 8007b44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007b48:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007b4c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b50:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	3314      	adds	r3, #20
 8007b5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007b5e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007b62:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b66:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007b6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007b6e:	e841 2300 	strex	r3, r2, [r1]
 8007b72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007b76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d1d9      	bne.n	8007b32 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d013      	beq.n	8007bae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b8a:	4a7d      	ldr	r2, [pc, #500]	; (8007d80 <HAL_UART_IRQHandler+0x3dc>)
 8007b8c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b92:	4618      	mov	r0, r3
 8007b94:	f7fd ffc5 	bl	8005b22 <HAL_DMA_Abort_IT>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d016      	beq.n	8007bcc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ba2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ba4:	687a      	ldr	r2, [r7, #4]
 8007ba6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007ba8:	4610      	mov	r0, r2
 8007baa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bac:	e00e      	b.n	8007bcc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	f000 f99a 	bl	8007ee8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bb4:	e00a      	b.n	8007bcc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f000 f996 	bl	8007ee8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bbc:	e006      	b.n	8007bcc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f000 f992 	bl	8007ee8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007bca:	e170      	b.n	8007eae <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bcc:	bf00      	nop
    return;
 8007bce:	e16e      	b.n	8007eae <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bd4:	2b01      	cmp	r3, #1
 8007bd6:	f040 814a 	bne.w	8007e6e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007bda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bde:	f003 0310 	and.w	r3, r3, #16
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	f000 8143 	beq.w	8007e6e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007be8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007bec:	f003 0310 	and.w	r3, r3, #16
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	f000 813c 	beq.w	8007e6e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	60bb      	str	r3, [r7, #8]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	60bb      	str	r3, [r7, #8]
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	685b      	ldr	r3, [r3, #4]
 8007c08:	60bb      	str	r3, [r7, #8]
 8007c0a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	695b      	ldr	r3, [r3, #20]
 8007c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c16:	2b40      	cmp	r3, #64	; 0x40
 8007c18:	f040 80b4 	bne.w	8007d84 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007c28:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	f000 8140 	beq.w	8007eb2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007c36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	f080 8139 	bcs.w	8007eb2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007c46:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c4c:	69db      	ldr	r3, [r3, #28]
 8007c4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c52:	f000 8088 	beq.w	8007d66 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	330c      	adds	r3, #12
 8007c5c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c60:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007c64:	e853 3f00 	ldrex	r3, [r3]
 8007c68:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007c6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007c70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c74:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	330c      	adds	r3, #12
 8007c7e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007c82:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007c86:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c8a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007c8e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007c92:	e841 2300 	strex	r3, r2, [r1]
 8007c96:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007c9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d1d9      	bne.n	8007c56 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	3314      	adds	r3, #20
 8007ca8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007caa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007cac:	e853 3f00 	ldrex	r3, [r3]
 8007cb0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007cb2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007cb4:	f023 0301 	bic.w	r3, r3, #1
 8007cb8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	3314      	adds	r3, #20
 8007cc2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007cc6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007cca:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ccc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007cce:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007cd2:	e841 2300 	strex	r3, r2, [r1]
 8007cd6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007cd8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d1e1      	bne.n	8007ca2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	3314      	adds	r3, #20
 8007ce4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ce6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007ce8:	e853 3f00 	ldrex	r3, [r3]
 8007cec:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007cee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007cf0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007cf4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	3314      	adds	r3, #20
 8007cfe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007d02:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007d04:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d06:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007d08:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007d0a:	e841 2300 	strex	r3, r2, [r1]
 8007d0e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007d10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d1e3      	bne.n	8007cde <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2220      	movs	r2, #32
 8007d1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	330c      	adds	r3, #12
 8007d2a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d2e:	e853 3f00 	ldrex	r3, [r3]
 8007d32:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007d34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d36:	f023 0310 	bic.w	r3, r3, #16
 8007d3a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	330c      	adds	r3, #12
 8007d44:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007d48:	65ba      	str	r2, [r7, #88]	; 0x58
 8007d4a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d4c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007d4e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007d50:	e841 2300 	strex	r3, r2, [r1]
 8007d54:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007d56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d1e3      	bne.n	8007d24 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d60:	4618      	mov	r0, r3
 8007d62:	f7fd fe6e 	bl	8005a42 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007d6e:	b29b      	uxth	r3, r3
 8007d70:	1ad3      	subs	r3, r2, r3
 8007d72:	b29b      	uxth	r3, r3
 8007d74:	4619      	mov	r1, r3
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f000 f8c0 	bl	8007efc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007d7c:	e099      	b.n	8007eb2 <HAL_UART_IRQHandler+0x50e>
 8007d7e:	bf00      	nop
 8007d80:	080080b7 	.word	0x080080b7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	1ad3      	subs	r3, r2, r3
 8007d90:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007d98:	b29b      	uxth	r3, r3
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	f000 808b 	beq.w	8007eb6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007da0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	f000 8086 	beq.w	8007eb6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	330c      	adds	r3, #12
 8007db0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007db4:	e853 3f00 	ldrex	r3, [r3]
 8007db8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007dba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dbc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007dc0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	330c      	adds	r3, #12
 8007dca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007dce:	647a      	str	r2, [r7, #68]	; 0x44
 8007dd0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dd2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007dd4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007dd6:	e841 2300 	strex	r3, r2, [r1]
 8007dda:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007ddc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d1e3      	bne.n	8007daa <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	3314      	adds	r3, #20
 8007de8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dec:	e853 3f00 	ldrex	r3, [r3]
 8007df0:	623b      	str	r3, [r7, #32]
   return(result);
 8007df2:	6a3b      	ldr	r3, [r7, #32]
 8007df4:	f023 0301 	bic.w	r3, r3, #1
 8007df8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	3314      	adds	r3, #20
 8007e02:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007e06:	633a      	str	r2, [r7, #48]	; 0x30
 8007e08:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e0a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e0e:	e841 2300 	strex	r3, r2, [r1]
 8007e12:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d1e3      	bne.n	8007de2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2220      	movs	r2, #32
 8007e1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2200      	movs	r2, #0
 8007e26:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	330c      	adds	r3, #12
 8007e2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e30:	693b      	ldr	r3, [r7, #16]
 8007e32:	e853 3f00 	ldrex	r3, [r3]
 8007e36:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	f023 0310 	bic.w	r3, r3, #16
 8007e3e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	330c      	adds	r3, #12
 8007e48:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007e4c:	61fa      	str	r2, [r7, #28]
 8007e4e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e50:	69b9      	ldr	r1, [r7, #24]
 8007e52:	69fa      	ldr	r2, [r7, #28]
 8007e54:	e841 2300 	strex	r3, r2, [r1]
 8007e58:	617b      	str	r3, [r7, #20]
   return(result);
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d1e3      	bne.n	8007e28 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007e60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007e64:	4619      	mov	r1, r3
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f000 f848 	bl	8007efc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007e6c:	e023      	b.n	8007eb6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007e6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d009      	beq.n	8007e8e <HAL_UART_IRQHandler+0x4ea>
 8007e7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d003      	beq.n	8007e8e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f000 f929 	bl	80080de <UART_Transmit_IT>
    return;
 8007e8c:	e014      	b.n	8007eb8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007e8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d00e      	beq.n	8007eb8 <HAL_UART_IRQHandler+0x514>
 8007e9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d008      	beq.n	8007eb8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f000 f969 	bl	800817e <UART_EndTransmit_IT>
    return;
 8007eac:	e004      	b.n	8007eb8 <HAL_UART_IRQHandler+0x514>
    return;
 8007eae:	bf00      	nop
 8007eb0:	e002      	b.n	8007eb8 <HAL_UART_IRQHandler+0x514>
      return;
 8007eb2:	bf00      	nop
 8007eb4:	e000      	b.n	8007eb8 <HAL_UART_IRQHandler+0x514>
      return;
 8007eb6:	bf00      	nop
  }
}
 8007eb8:	37e8      	adds	r7, #232	; 0xe8
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd80      	pop	{r7, pc}
 8007ebe:	bf00      	nop

08007ec0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b083      	sub	sp, #12
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007ec8:	bf00      	nop
 8007eca:	370c      	adds	r7, #12
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed2:	4770      	bx	lr

08007ed4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b083      	sub	sp, #12
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007edc:	bf00      	nop
 8007ede:	370c      	adds	r7, #12
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee6:	4770      	bx	lr

08007ee8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b083      	sub	sp, #12
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007ef0:	bf00      	nop
 8007ef2:	370c      	adds	r7, #12
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr

08007efc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b083      	sub	sp, #12
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
 8007f04:	460b      	mov	r3, r1
 8007f06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007f08:	bf00      	nop
 8007f0a:	370c      	adds	r7, #12
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr

08007f14 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b090      	sub	sp, #64	; 0x40
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	603b      	str	r3, [r7, #0]
 8007f20:	4613      	mov	r3, r2
 8007f22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f24:	e050      	b.n	8007fc8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f2c:	d04c      	beq.n	8007fc8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007f2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d007      	beq.n	8007f44 <UART_WaitOnFlagUntilTimeout+0x30>
 8007f34:	f7fd f878 	bl	8005028 <HAL_GetTick>
 8007f38:	4602      	mov	r2, r0
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	1ad3      	subs	r3, r2, r3
 8007f3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007f40:	429a      	cmp	r2, r3
 8007f42:	d241      	bcs.n	8007fc8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	330c      	adds	r3, #12
 8007f4a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f4e:	e853 3f00 	ldrex	r3, [r3]
 8007f52:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f56:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007f5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	330c      	adds	r3, #12
 8007f62:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007f64:	637a      	str	r2, [r7, #52]	; 0x34
 8007f66:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f68:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007f6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007f6c:	e841 2300 	strex	r3, r2, [r1]
 8007f70:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d1e5      	bne.n	8007f44 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	3314      	adds	r3, #20
 8007f7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	e853 3f00 	ldrex	r3, [r3]
 8007f86:	613b      	str	r3, [r7, #16]
   return(result);
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	f023 0301 	bic.w	r3, r3, #1
 8007f8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	3314      	adds	r3, #20
 8007f96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f98:	623a      	str	r2, [r7, #32]
 8007f9a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f9c:	69f9      	ldr	r1, [r7, #28]
 8007f9e:	6a3a      	ldr	r2, [r7, #32]
 8007fa0:	e841 2300 	strex	r3, r2, [r1]
 8007fa4:	61bb      	str	r3, [r7, #24]
   return(result);
 8007fa6:	69bb      	ldr	r3, [r7, #24]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d1e5      	bne.n	8007f78 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	2220      	movs	r2, #32
 8007fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	2220      	movs	r2, #32
 8007fb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007fc4:	2303      	movs	r3, #3
 8007fc6:	e00f      	b.n	8007fe8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	4013      	ands	r3, r2
 8007fd2:	68ba      	ldr	r2, [r7, #8]
 8007fd4:	429a      	cmp	r2, r3
 8007fd6:	bf0c      	ite	eq
 8007fd8:	2301      	moveq	r3, #1
 8007fda:	2300      	movne	r3, #0
 8007fdc:	b2db      	uxtb	r3, r3
 8007fde:	461a      	mov	r2, r3
 8007fe0:	79fb      	ldrb	r3, [r7, #7]
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	d09f      	beq.n	8007f26 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007fe6:	2300      	movs	r3, #0
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3740      	adds	r7, #64	; 0x40
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}

08007ff0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b095      	sub	sp, #84	; 0x54
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	330c      	adds	r3, #12
 8007ffe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008000:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008002:	e853 3f00 	ldrex	r3, [r3]
 8008006:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800800a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800800e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	330c      	adds	r3, #12
 8008016:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008018:	643a      	str	r2, [r7, #64]	; 0x40
 800801a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800801c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800801e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008020:	e841 2300 	strex	r3, r2, [r1]
 8008024:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008028:	2b00      	cmp	r3, #0
 800802a:	d1e5      	bne.n	8007ff8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	3314      	adds	r3, #20
 8008032:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008034:	6a3b      	ldr	r3, [r7, #32]
 8008036:	e853 3f00 	ldrex	r3, [r3]
 800803a:	61fb      	str	r3, [r7, #28]
   return(result);
 800803c:	69fb      	ldr	r3, [r7, #28]
 800803e:	f023 0301 	bic.w	r3, r3, #1
 8008042:	64bb      	str	r3, [r7, #72]	; 0x48
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	3314      	adds	r3, #20
 800804a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800804c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800804e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008050:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008052:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008054:	e841 2300 	strex	r3, r2, [r1]
 8008058:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800805a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800805c:	2b00      	cmp	r3, #0
 800805e:	d1e5      	bne.n	800802c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008064:	2b01      	cmp	r3, #1
 8008066:	d119      	bne.n	800809c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	330c      	adds	r3, #12
 800806e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	e853 3f00 	ldrex	r3, [r3]
 8008076:	60bb      	str	r3, [r7, #8]
   return(result);
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	f023 0310 	bic.w	r3, r3, #16
 800807e:	647b      	str	r3, [r7, #68]	; 0x44
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	330c      	adds	r3, #12
 8008086:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008088:	61ba      	str	r2, [r7, #24]
 800808a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800808c:	6979      	ldr	r1, [r7, #20]
 800808e:	69ba      	ldr	r2, [r7, #24]
 8008090:	e841 2300 	strex	r3, r2, [r1]
 8008094:	613b      	str	r3, [r7, #16]
   return(result);
 8008096:	693b      	ldr	r3, [r7, #16]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d1e5      	bne.n	8008068 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2220      	movs	r2, #32
 80080a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2200      	movs	r2, #0
 80080a8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80080aa:	bf00      	nop
 80080ac:	3754      	adds	r7, #84	; 0x54
 80080ae:	46bd      	mov	sp, r7
 80080b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b4:	4770      	bx	lr

080080b6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80080b6:	b580      	push	{r7, lr}
 80080b8:	b084      	sub	sp, #16
 80080ba:	af00      	add	r7, sp, #0
 80080bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2200      	movs	r2, #0
 80080c8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	2200      	movs	r2, #0
 80080ce:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80080d0:	68f8      	ldr	r0, [r7, #12]
 80080d2:	f7ff ff09 	bl	8007ee8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080d6:	bf00      	nop
 80080d8:	3710      	adds	r7, #16
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}

080080de <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80080de:	b480      	push	{r7}
 80080e0:	b085      	sub	sp, #20
 80080e2:	af00      	add	r7, sp, #0
 80080e4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080ec:	b2db      	uxtb	r3, r3
 80080ee:	2b21      	cmp	r3, #33	; 0x21
 80080f0:	d13e      	bne.n	8008170 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	689b      	ldr	r3, [r3, #8]
 80080f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080fa:	d114      	bne.n	8008126 <UART_Transmit_IT+0x48>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	691b      	ldr	r3, [r3, #16]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d110      	bne.n	8008126 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6a1b      	ldr	r3, [r3, #32]
 8008108:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	881b      	ldrh	r3, [r3, #0]
 800810e:	461a      	mov	r2, r3
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008118:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6a1b      	ldr	r3, [r3, #32]
 800811e:	1c9a      	adds	r2, r3, #2
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	621a      	str	r2, [r3, #32]
 8008124:	e008      	b.n	8008138 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6a1b      	ldr	r3, [r3, #32]
 800812a:	1c59      	adds	r1, r3, #1
 800812c:	687a      	ldr	r2, [r7, #4]
 800812e:	6211      	str	r1, [r2, #32]
 8008130:	781a      	ldrb	r2, [r3, #0]
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800813c:	b29b      	uxth	r3, r3
 800813e:	3b01      	subs	r3, #1
 8008140:	b29b      	uxth	r3, r3
 8008142:	687a      	ldr	r2, [r7, #4]
 8008144:	4619      	mov	r1, r3
 8008146:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008148:	2b00      	cmp	r3, #0
 800814a:	d10f      	bne.n	800816c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	68da      	ldr	r2, [r3, #12]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800815a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	68da      	ldr	r2, [r3, #12]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800816a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800816c:	2300      	movs	r3, #0
 800816e:	e000      	b.n	8008172 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008170:	2302      	movs	r3, #2
  }
}
 8008172:	4618      	mov	r0, r3
 8008174:	3714      	adds	r7, #20
 8008176:	46bd      	mov	sp, r7
 8008178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817c:	4770      	bx	lr

0800817e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800817e:	b580      	push	{r7, lr}
 8008180:	b082      	sub	sp, #8
 8008182:	af00      	add	r7, sp, #0
 8008184:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	68da      	ldr	r2, [r3, #12]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008194:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2220      	movs	r2, #32
 800819a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f7ff fe8e 	bl	8007ec0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80081a4:	2300      	movs	r3, #0
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3708      	adds	r7, #8
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bd80      	pop	{r7, pc}

080081ae <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80081ae:	b580      	push	{r7, lr}
 80081b0:	b08c      	sub	sp, #48	; 0x30
 80081b2:	af00      	add	r7, sp, #0
 80081b4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80081bc:	b2db      	uxtb	r3, r3
 80081be:	2b22      	cmp	r3, #34	; 0x22
 80081c0:	f040 80ab 	bne.w	800831a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	689b      	ldr	r3, [r3, #8]
 80081c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081cc:	d117      	bne.n	80081fe <UART_Receive_IT+0x50>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	691b      	ldr	r3, [r3, #16]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d113      	bne.n	80081fe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80081d6:	2300      	movs	r3, #0
 80081d8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081de:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	685b      	ldr	r3, [r3, #4]
 80081e6:	b29b      	uxth	r3, r3
 80081e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081ec:	b29a      	uxth	r2, r3
 80081ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081f0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081f6:	1c9a      	adds	r2, r3, #2
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	629a      	str	r2, [r3, #40]	; 0x28
 80081fc:	e026      	b.n	800824c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008202:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008204:	2300      	movs	r3, #0
 8008206:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	689b      	ldr	r3, [r3, #8]
 800820c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008210:	d007      	beq.n	8008222 <UART_Receive_IT+0x74>
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d10a      	bne.n	8008230 <UART_Receive_IT+0x82>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	691b      	ldr	r3, [r3, #16]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d106      	bne.n	8008230 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	685b      	ldr	r3, [r3, #4]
 8008228:	b2da      	uxtb	r2, r3
 800822a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800822c:	701a      	strb	r2, [r3, #0]
 800822e:	e008      	b.n	8008242 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	b2db      	uxtb	r3, r3
 8008238:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800823c:	b2da      	uxtb	r2, r3
 800823e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008240:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008246:	1c5a      	adds	r2, r3, #1
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008250:	b29b      	uxth	r3, r3
 8008252:	3b01      	subs	r3, #1
 8008254:	b29b      	uxth	r3, r3
 8008256:	687a      	ldr	r2, [r7, #4]
 8008258:	4619      	mov	r1, r3
 800825a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800825c:	2b00      	cmp	r3, #0
 800825e:	d15a      	bne.n	8008316 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	68da      	ldr	r2, [r3, #12]
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f022 0220 	bic.w	r2, r2, #32
 800826e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	68da      	ldr	r2, [r3, #12]
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800827e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	695a      	ldr	r2, [r3, #20]
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f022 0201 	bic.w	r2, r2, #1
 800828e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2220      	movs	r2, #32
 8008294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800829c:	2b01      	cmp	r3, #1
 800829e:	d135      	bne.n	800830c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2200      	movs	r2, #0
 80082a4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	330c      	adds	r3, #12
 80082ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	e853 3f00 	ldrex	r3, [r3]
 80082b4:	613b      	str	r3, [r7, #16]
   return(result);
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	f023 0310 	bic.w	r3, r3, #16
 80082bc:	627b      	str	r3, [r7, #36]	; 0x24
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	330c      	adds	r3, #12
 80082c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082c6:	623a      	str	r2, [r7, #32]
 80082c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ca:	69f9      	ldr	r1, [r7, #28]
 80082cc:	6a3a      	ldr	r2, [r7, #32]
 80082ce:	e841 2300 	strex	r3, r2, [r1]
 80082d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80082d4:	69bb      	ldr	r3, [r7, #24]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d1e5      	bne.n	80082a6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f003 0310 	and.w	r3, r3, #16
 80082e4:	2b10      	cmp	r3, #16
 80082e6:	d10a      	bne.n	80082fe <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80082e8:	2300      	movs	r3, #0
 80082ea:	60fb      	str	r3, [r7, #12]
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	60fb      	str	r3, [r7, #12]
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	685b      	ldr	r3, [r3, #4]
 80082fa:	60fb      	str	r3, [r7, #12]
 80082fc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008302:	4619      	mov	r1, r3
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f7ff fdf9 	bl	8007efc <HAL_UARTEx_RxEventCallback>
 800830a:	e002      	b.n	8008312 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800830c:	6878      	ldr	r0, [r7, #4]
 800830e:	f7ff fde1 	bl	8007ed4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008312:	2300      	movs	r3, #0
 8008314:	e002      	b.n	800831c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008316:	2300      	movs	r3, #0
 8008318:	e000      	b.n	800831c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800831a:	2302      	movs	r3, #2
  }
}
 800831c:	4618      	mov	r0, r3
 800831e:	3730      	adds	r7, #48	; 0x30
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}

08008324 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008328:	b09f      	sub	sp, #124	; 0x7c
 800832a:	af00      	add	r7, sp, #0
 800832c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800832e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	691b      	ldr	r3, [r3, #16]
 8008334:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008338:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800833a:	68d9      	ldr	r1, [r3, #12]
 800833c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800833e:	681a      	ldr	r2, [r3, #0]
 8008340:	ea40 0301 	orr.w	r3, r0, r1
 8008344:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008346:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008348:	689a      	ldr	r2, [r3, #8]
 800834a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800834c:	691b      	ldr	r3, [r3, #16]
 800834e:	431a      	orrs	r2, r3
 8008350:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008352:	695b      	ldr	r3, [r3, #20]
 8008354:	431a      	orrs	r2, r3
 8008356:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008358:	69db      	ldr	r3, [r3, #28]
 800835a:	4313      	orrs	r3, r2
 800835c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800835e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	68db      	ldr	r3, [r3, #12]
 8008364:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008368:	f021 010c 	bic.w	r1, r1, #12
 800836c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008372:	430b      	orrs	r3, r1
 8008374:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008376:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	695b      	ldr	r3, [r3, #20]
 800837c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008380:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008382:	6999      	ldr	r1, [r3, #24]
 8008384:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008386:	681a      	ldr	r2, [r3, #0]
 8008388:	ea40 0301 	orr.w	r3, r0, r1
 800838c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800838e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008390:	681a      	ldr	r2, [r3, #0]
 8008392:	4bc5      	ldr	r3, [pc, #788]	; (80086a8 <UART_SetConfig+0x384>)
 8008394:	429a      	cmp	r2, r3
 8008396:	d004      	beq.n	80083a2 <UART_SetConfig+0x7e>
 8008398:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800839a:	681a      	ldr	r2, [r3, #0]
 800839c:	4bc3      	ldr	r3, [pc, #780]	; (80086ac <UART_SetConfig+0x388>)
 800839e:	429a      	cmp	r2, r3
 80083a0:	d103      	bne.n	80083aa <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80083a2:	f7fe fa27 	bl	80067f4 <HAL_RCC_GetPCLK2Freq>
 80083a6:	6778      	str	r0, [r7, #116]	; 0x74
 80083a8:	e002      	b.n	80083b0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80083aa:	f7fe fa0f 	bl	80067cc <HAL_RCC_GetPCLK1Freq>
 80083ae:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80083b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083b2:	69db      	ldr	r3, [r3, #28]
 80083b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80083b8:	f040 80b6 	bne.w	8008528 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80083bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80083be:	461c      	mov	r4, r3
 80083c0:	f04f 0500 	mov.w	r5, #0
 80083c4:	4622      	mov	r2, r4
 80083c6:	462b      	mov	r3, r5
 80083c8:	1891      	adds	r1, r2, r2
 80083ca:	6439      	str	r1, [r7, #64]	; 0x40
 80083cc:	415b      	adcs	r3, r3
 80083ce:	647b      	str	r3, [r7, #68]	; 0x44
 80083d0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80083d4:	1912      	adds	r2, r2, r4
 80083d6:	eb45 0303 	adc.w	r3, r5, r3
 80083da:	f04f 0000 	mov.w	r0, #0
 80083de:	f04f 0100 	mov.w	r1, #0
 80083e2:	00d9      	lsls	r1, r3, #3
 80083e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80083e8:	00d0      	lsls	r0, r2, #3
 80083ea:	4602      	mov	r2, r0
 80083ec:	460b      	mov	r3, r1
 80083ee:	1911      	adds	r1, r2, r4
 80083f0:	6639      	str	r1, [r7, #96]	; 0x60
 80083f2:	416b      	adcs	r3, r5
 80083f4:	667b      	str	r3, [r7, #100]	; 0x64
 80083f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083f8:	685b      	ldr	r3, [r3, #4]
 80083fa:	461a      	mov	r2, r3
 80083fc:	f04f 0300 	mov.w	r3, #0
 8008400:	1891      	adds	r1, r2, r2
 8008402:	63b9      	str	r1, [r7, #56]	; 0x38
 8008404:	415b      	adcs	r3, r3
 8008406:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008408:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800840c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008410:	f7f8 fb54 	bl	8000abc <__aeabi_uldivmod>
 8008414:	4602      	mov	r2, r0
 8008416:	460b      	mov	r3, r1
 8008418:	4ba5      	ldr	r3, [pc, #660]	; (80086b0 <UART_SetConfig+0x38c>)
 800841a:	fba3 2302 	umull	r2, r3, r3, r2
 800841e:	095b      	lsrs	r3, r3, #5
 8008420:	011e      	lsls	r6, r3, #4
 8008422:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008424:	461c      	mov	r4, r3
 8008426:	f04f 0500 	mov.w	r5, #0
 800842a:	4622      	mov	r2, r4
 800842c:	462b      	mov	r3, r5
 800842e:	1891      	adds	r1, r2, r2
 8008430:	6339      	str	r1, [r7, #48]	; 0x30
 8008432:	415b      	adcs	r3, r3
 8008434:	637b      	str	r3, [r7, #52]	; 0x34
 8008436:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800843a:	1912      	adds	r2, r2, r4
 800843c:	eb45 0303 	adc.w	r3, r5, r3
 8008440:	f04f 0000 	mov.w	r0, #0
 8008444:	f04f 0100 	mov.w	r1, #0
 8008448:	00d9      	lsls	r1, r3, #3
 800844a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800844e:	00d0      	lsls	r0, r2, #3
 8008450:	4602      	mov	r2, r0
 8008452:	460b      	mov	r3, r1
 8008454:	1911      	adds	r1, r2, r4
 8008456:	65b9      	str	r1, [r7, #88]	; 0x58
 8008458:	416b      	adcs	r3, r5
 800845a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800845c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800845e:	685b      	ldr	r3, [r3, #4]
 8008460:	461a      	mov	r2, r3
 8008462:	f04f 0300 	mov.w	r3, #0
 8008466:	1891      	adds	r1, r2, r2
 8008468:	62b9      	str	r1, [r7, #40]	; 0x28
 800846a:	415b      	adcs	r3, r3
 800846c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800846e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008472:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008476:	f7f8 fb21 	bl	8000abc <__aeabi_uldivmod>
 800847a:	4602      	mov	r2, r0
 800847c:	460b      	mov	r3, r1
 800847e:	4b8c      	ldr	r3, [pc, #560]	; (80086b0 <UART_SetConfig+0x38c>)
 8008480:	fba3 1302 	umull	r1, r3, r3, r2
 8008484:	095b      	lsrs	r3, r3, #5
 8008486:	2164      	movs	r1, #100	; 0x64
 8008488:	fb01 f303 	mul.w	r3, r1, r3
 800848c:	1ad3      	subs	r3, r2, r3
 800848e:	00db      	lsls	r3, r3, #3
 8008490:	3332      	adds	r3, #50	; 0x32
 8008492:	4a87      	ldr	r2, [pc, #540]	; (80086b0 <UART_SetConfig+0x38c>)
 8008494:	fba2 2303 	umull	r2, r3, r2, r3
 8008498:	095b      	lsrs	r3, r3, #5
 800849a:	005b      	lsls	r3, r3, #1
 800849c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80084a0:	441e      	add	r6, r3
 80084a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80084a4:	4618      	mov	r0, r3
 80084a6:	f04f 0100 	mov.w	r1, #0
 80084aa:	4602      	mov	r2, r0
 80084ac:	460b      	mov	r3, r1
 80084ae:	1894      	adds	r4, r2, r2
 80084b0:	623c      	str	r4, [r7, #32]
 80084b2:	415b      	adcs	r3, r3
 80084b4:	627b      	str	r3, [r7, #36]	; 0x24
 80084b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80084ba:	1812      	adds	r2, r2, r0
 80084bc:	eb41 0303 	adc.w	r3, r1, r3
 80084c0:	f04f 0400 	mov.w	r4, #0
 80084c4:	f04f 0500 	mov.w	r5, #0
 80084c8:	00dd      	lsls	r5, r3, #3
 80084ca:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80084ce:	00d4      	lsls	r4, r2, #3
 80084d0:	4622      	mov	r2, r4
 80084d2:	462b      	mov	r3, r5
 80084d4:	1814      	adds	r4, r2, r0
 80084d6:	653c      	str	r4, [r7, #80]	; 0x50
 80084d8:	414b      	adcs	r3, r1
 80084da:	657b      	str	r3, [r7, #84]	; 0x54
 80084dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	461a      	mov	r2, r3
 80084e2:	f04f 0300 	mov.w	r3, #0
 80084e6:	1891      	adds	r1, r2, r2
 80084e8:	61b9      	str	r1, [r7, #24]
 80084ea:	415b      	adcs	r3, r3
 80084ec:	61fb      	str	r3, [r7, #28]
 80084ee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80084f2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80084f6:	f7f8 fae1 	bl	8000abc <__aeabi_uldivmod>
 80084fa:	4602      	mov	r2, r0
 80084fc:	460b      	mov	r3, r1
 80084fe:	4b6c      	ldr	r3, [pc, #432]	; (80086b0 <UART_SetConfig+0x38c>)
 8008500:	fba3 1302 	umull	r1, r3, r3, r2
 8008504:	095b      	lsrs	r3, r3, #5
 8008506:	2164      	movs	r1, #100	; 0x64
 8008508:	fb01 f303 	mul.w	r3, r1, r3
 800850c:	1ad3      	subs	r3, r2, r3
 800850e:	00db      	lsls	r3, r3, #3
 8008510:	3332      	adds	r3, #50	; 0x32
 8008512:	4a67      	ldr	r2, [pc, #412]	; (80086b0 <UART_SetConfig+0x38c>)
 8008514:	fba2 2303 	umull	r2, r3, r2, r3
 8008518:	095b      	lsrs	r3, r3, #5
 800851a:	f003 0207 	and.w	r2, r3, #7
 800851e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4432      	add	r2, r6
 8008524:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008526:	e0b9      	b.n	800869c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008528:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800852a:	461c      	mov	r4, r3
 800852c:	f04f 0500 	mov.w	r5, #0
 8008530:	4622      	mov	r2, r4
 8008532:	462b      	mov	r3, r5
 8008534:	1891      	adds	r1, r2, r2
 8008536:	6139      	str	r1, [r7, #16]
 8008538:	415b      	adcs	r3, r3
 800853a:	617b      	str	r3, [r7, #20]
 800853c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008540:	1912      	adds	r2, r2, r4
 8008542:	eb45 0303 	adc.w	r3, r5, r3
 8008546:	f04f 0000 	mov.w	r0, #0
 800854a:	f04f 0100 	mov.w	r1, #0
 800854e:	00d9      	lsls	r1, r3, #3
 8008550:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008554:	00d0      	lsls	r0, r2, #3
 8008556:	4602      	mov	r2, r0
 8008558:	460b      	mov	r3, r1
 800855a:	eb12 0804 	adds.w	r8, r2, r4
 800855e:	eb43 0905 	adc.w	r9, r3, r5
 8008562:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008564:	685b      	ldr	r3, [r3, #4]
 8008566:	4618      	mov	r0, r3
 8008568:	f04f 0100 	mov.w	r1, #0
 800856c:	f04f 0200 	mov.w	r2, #0
 8008570:	f04f 0300 	mov.w	r3, #0
 8008574:	008b      	lsls	r3, r1, #2
 8008576:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800857a:	0082      	lsls	r2, r0, #2
 800857c:	4640      	mov	r0, r8
 800857e:	4649      	mov	r1, r9
 8008580:	f7f8 fa9c 	bl	8000abc <__aeabi_uldivmod>
 8008584:	4602      	mov	r2, r0
 8008586:	460b      	mov	r3, r1
 8008588:	4b49      	ldr	r3, [pc, #292]	; (80086b0 <UART_SetConfig+0x38c>)
 800858a:	fba3 2302 	umull	r2, r3, r3, r2
 800858e:	095b      	lsrs	r3, r3, #5
 8008590:	011e      	lsls	r6, r3, #4
 8008592:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008594:	4618      	mov	r0, r3
 8008596:	f04f 0100 	mov.w	r1, #0
 800859a:	4602      	mov	r2, r0
 800859c:	460b      	mov	r3, r1
 800859e:	1894      	adds	r4, r2, r2
 80085a0:	60bc      	str	r4, [r7, #8]
 80085a2:	415b      	adcs	r3, r3
 80085a4:	60fb      	str	r3, [r7, #12]
 80085a6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80085aa:	1812      	adds	r2, r2, r0
 80085ac:	eb41 0303 	adc.w	r3, r1, r3
 80085b0:	f04f 0400 	mov.w	r4, #0
 80085b4:	f04f 0500 	mov.w	r5, #0
 80085b8:	00dd      	lsls	r5, r3, #3
 80085ba:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80085be:	00d4      	lsls	r4, r2, #3
 80085c0:	4622      	mov	r2, r4
 80085c2:	462b      	mov	r3, r5
 80085c4:	1814      	adds	r4, r2, r0
 80085c6:	64bc      	str	r4, [r7, #72]	; 0x48
 80085c8:	414b      	adcs	r3, r1
 80085ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80085cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80085ce:	685b      	ldr	r3, [r3, #4]
 80085d0:	4618      	mov	r0, r3
 80085d2:	f04f 0100 	mov.w	r1, #0
 80085d6:	f04f 0200 	mov.w	r2, #0
 80085da:	f04f 0300 	mov.w	r3, #0
 80085de:	008b      	lsls	r3, r1, #2
 80085e0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80085e4:	0082      	lsls	r2, r0, #2
 80085e6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80085ea:	f7f8 fa67 	bl	8000abc <__aeabi_uldivmod>
 80085ee:	4602      	mov	r2, r0
 80085f0:	460b      	mov	r3, r1
 80085f2:	4b2f      	ldr	r3, [pc, #188]	; (80086b0 <UART_SetConfig+0x38c>)
 80085f4:	fba3 1302 	umull	r1, r3, r3, r2
 80085f8:	095b      	lsrs	r3, r3, #5
 80085fa:	2164      	movs	r1, #100	; 0x64
 80085fc:	fb01 f303 	mul.w	r3, r1, r3
 8008600:	1ad3      	subs	r3, r2, r3
 8008602:	011b      	lsls	r3, r3, #4
 8008604:	3332      	adds	r3, #50	; 0x32
 8008606:	4a2a      	ldr	r2, [pc, #168]	; (80086b0 <UART_SetConfig+0x38c>)
 8008608:	fba2 2303 	umull	r2, r3, r2, r3
 800860c:	095b      	lsrs	r3, r3, #5
 800860e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008612:	441e      	add	r6, r3
 8008614:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008616:	4618      	mov	r0, r3
 8008618:	f04f 0100 	mov.w	r1, #0
 800861c:	4602      	mov	r2, r0
 800861e:	460b      	mov	r3, r1
 8008620:	1894      	adds	r4, r2, r2
 8008622:	603c      	str	r4, [r7, #0]
 8008624:	415b      	adcs	r3, r3
 8008626:	607b      	str	r3, [r7, #4]
 8008628:	e9d7 2300 	ldrd	r2, r3, [r7]
 800862c:	1812      	adds	r2, r2, r0
 800862e:	eb41 0303 	adc.w	r3, r1, r3
 8008632:	f04f 0400 	mov.w	r4, #0
 8008636:	f04f 0500 	mov.w	r5, #0
 800863a:	00dd      	lsls	r5, r3, #3
 800863c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008640:	00d4      	lsls	r4, r2, #3
 8008642:	4622      	mov	r2, r4
 8008644:	462b      	mov	r3, r5
 8008646:	eb12 0a00 	adds.w	sl, r2, r0
 800864a:	eb43 0b01 	adc.w	fp, r3, r1
 800864e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	4618      	mov	r0, r3
 8008654:	f04f 0100 	mov.w	r1, #0
 8008658:	f04f 0200 	mov.w	r2, #0
 800865c:	f04f 0300 	mov.w	r3, #0
 8008660:	008b      	lsls	r3, r1, #2
 8008662:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008666:	0082      	lsls	r2, r0, #2
 8008668:	4650      	mov	r0, sl
 800866a:	4659      	mov	r1, fp
 800866c:	f7f8 fa26 	bl	8000abc <__aeabi_uldivmod>
 8008670:	4602      	mov	r2, r0
 8008672:	460b      	mov	r3, r1
 8008674:	4b0e      	ldr	r3, [pc, #56]	; (80086b0 <UART_SetConfig+0x38c>)
 8008676:	fba3 1302 	umull	r1, r3, r3, r2
 800867a:	095b      	lsrs	r3, r3, #5
 800867c:	2164      	movs	r1, #100	; 0x64
 800867e:	fb01 f303 	mul.w	r3, r1, r3
 8008682:	1ad3      	subs	r3, r2, r3
 8008684:	011b      	lsls	r3, r3, #4
 8008686:	3332      	adds	r3, #50	; 0x32
 8008688:	4a09      	ldr	r2, [pc, #36]	; (80086b0 <UART_SetConfig+0x38c>)
 800868a:	fba2 2303 	umull	r2, r3, r2, r3
 800868e:	095b      	lsrs	r3, r3, #5
 8008690:	f003 020f 	and.w	r2, r3, #15
 8008694:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4432      	add	r2, r6
 800869a:	609a      	str	r2, [r3, #8]
}
 800869c:	bf00      	nop
 800869e:	377c      	adds	r7, #124	; 0x7c
 80086a0:	46bd      	mov	sp, r7
 80086a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086a6:	bf00      	nop
 80086a8:	40011000 	.word	0x40011000
 80086ac:	40011400 	.word	0x40011400
 80086b0:	51eb851f 	.word	0x51eb851f

080086b4 <__errno>:
 80086b4:	4b01      	ldr	r3, [pc, #4]	; (80086bc <__errno+0x8>)
 80086b6:	6818      	ldr	r0, [r3, #0]
 80086b8:	4770      	bx	lr
 80086ba:	bf00      	nop
 80086bc:	2000000c 	.word	0x2000000c

080086c0 <__libc_init_array>:
 80086c0:	b570      	push	{r4, r5, r6, lr}
 80086c2:	4d0d      	ldr	r5, [pc, #52]	; (80086f8 <__libc_init_array+0x38>)
 80086c4:	4c0d      	ldr	r4, [pc, #52]	; (80086fc <__libc_init_array+0x3c>)
 80086c6:	1b64      	subs	r4, r4, r5
 80086c8:	10a4      	asrs	r4, r4, #2
 80086ca:	2600      	movs	r6, #0
 80086cc:	42a6      	cmp	r6, r4
 80086ce:	d109      	bne.n	80086e4 <__libc_init_array+0x24>
 80086d0:	4d0b      	ldr	r5, [pc, #44]	; (8008700 <__libc_init_array+0x40>)
 80086d2:	4c0c      	ldr	r4, [pc, #48]	; (8008704 <__libc_init_array+0x44>)
 80086d4:	f000 fc4e 	bl	8008f74 <_init>
 80086d8:	1b64      	subs	r4, r4, r5
 80086da:	10a4      	asrs	r4, r4, #2
 80086dc:	2600      	movs	r6, #0
 80086de:	42a6      	cmp	r6, r4
 80086e0:	d105      	bne.n	80086ee <__libc_init_array+0x2e>
 80086e2:	bd70      	pop	{r4, r5, r6, pc}
 80086e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80086e8:	4798      	blx	r3
 80086ea:	3601      	adds	r6, #1
 80086ec:	e7ee      	b.n	80086cc <__libc_init_array+0xc>
 80086ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80086f2:	4798      	blx	r3
 80086f4:	3601      	adds	r6, #1
 80086f6:	e7f2      	b.n	80086de <__libc_init_array+0x1e>
 80086f8:	08009844 	.word	0x08009844
 80086fc:	08009844 	.word	0x08009844
 8008700:	08009844 	.word	0x08009844
 8008704:	08009848 	.word	0x08009848

08008708 <memset>:
 8008708:	4402      	add	r2, r0
 800870a:	4603      	mov	r3, r0
 800870c:	4293      	cmp	r3, r2
 800870e:	d100      	bne.n	8008712 <memset+0xa>
 8008710:	4770      	bx	lr
 8008712:	f803 1b01 	strb.w	r1, [r3], #1
 8008716:	e7f9      	b.n	800870c <memset+0x4>

08008718 <siprintf>:
 8008718:	b40e      	push	{r1, r2, r3}
 800871a:	b500      	push	{lr}
 800871c:	b09c      	sub	sp, #112	; 0x70
 800871e:	ab1d      	add	r3, sp, #116	; 0x74
 8008720:	9002      	str	r0, [sp, #8]
 8008722:	9006      	str	r0, [sp, #24]
 8008724:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008728:	4809      	ldr	r0, [pc, #36]	; (8008750 <siprintf+0x38>)
 800872a:	9107      	str	r1, [sp, #28]
 800872c:	9104      	str	r1, [sp, #16]
 800872e:	4909      	ldr	r1, [pc, #36]	; (8008754 <siprintf+0x3c>)
 8008730:	f853 2b04 	ldr.w	r2, [r3], #4
 8008734:	9105      	str	r1, [sp, #20]
 8008736:	6800      	ldr	r0, [r0, #0]
 8008738:	9301      	str	r3, [sp, #4]
 800873a:	a902      	add	r1, sp, #8
 800873c:	f000 f868 	bl	8008810 <_svfiprintf_r>
 8008740:	9b02      	ldr	r3, [sp, #8]
 8008742:	2200      	movs	r2, #0
 8008744:	701a      	strb	r2, [r3, #0]
 8008746:	b01c      	add	sp, #112	; 0x70
 8008748:	f85d eb04 	ldr.w	lr, [sp], #4
 800874c:	b003      	add	sp, #12
 800874e:	4770      	bx	lr
 8008750:	2000000c 	.word	0x2000000c
 8008754:	ffff0208 	.word	0xffff0208

08008758 <__ssputs_r>:
 8008758:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800875c:	688e      	ldr	r6, [r1, #8]
 800875e:	429e      	cmp	r6, r3
 8008760:	4682      	mov	sl, r0
 8008762:	460c      	mov	r4, r1
 8008764:	4690      	mov	r8, r2
 8008766:	461f      	mov	r7, r3
 8008768:	d838      	bhi.n	80087dc <__ssputs_r+0x84>
 800876a:	898a      	ldrh	r2, [r1, #12]
 800876c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008770:	d032      	beq.n	80087d8 <__ssputs_r+0x80>
 8008772:	6825      	ldr	r5, [r4, #0]
 8008774:	6909      	ldr	r1, [r1, #16]
 8008776:	eba5 0901 	sub.w	r9, r5, r1
 800877a:	6965      	ldr	r5, [r4, #20]
 800877c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008780:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008784:	3301      	adds	r3, #1
 8008786:	444b      	add	r3, r9
 8008788:	106d      	asrs	r5, r5, #1
 800878a:	429d      	cmp	r5, r3
 800878c:	bf38      	it	cc
 800878e:	461d      	movcc	r5, r3
 8008790:	0553      	lsls	r3, r2, #21
 8008792:	d531      	bpl.n	80087f8 <__ssputs_r+0xa0>
 8008794:	4629      	mov	r1, r5
 8008796:	f000 fb47 	bl	8008e28 <_malloc_r>
 800879a:	4606      	mov	r6, r0
 800879c:	b950      	cbnz	r0, 80087b4 <__ssputs_r+0x5c>
 800879e:	230c      	movs	r3, #12
 80087a0:	f8ca 3000 	str.w	r3, [sl]
 80087a4:	89a3      	ldrh	r3, [r4, #12]
 80087a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087aa:	81a3      	strh	r3, [r4, #12]
 80087ac:	f04f 30ff 	mov.w	r0, #4294967295
 80087b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087b4:	6921      	ldr	r1, [r4, #16]
 80087b6:	464a      	mov	r2, r9
 80087b8:	f000 fabe 	bl	8008d38 <memcpy>
 80087bc:	89a3      	ldrh	r3, [r4, #12]
 80087be:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80087c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80087c6:	81a3      	strh	r3, [r4, #12]
 80087c8:	6126      	str	r6, [r4, #16]
 80087ca:	6165      	str	r5, [r4, #20]
 80087cc:	444e      	add	r6, r9
 80087ce:	eba5 0509 	sub.w	r5, r5, r9
 80087d2:	6026      	str	r6, [r4, #0]
 80087d4:	60a5      	str	r5, [r4, #8]
 80087d6:	463e      	mov	r6, r7
 80087d8:	42be      	cmp	r6, r7
 80087da:	d900      	bls.n	80087de <__ssputs_r+0x86>
 80087dc:	463e      	mov	r6, r7
 80087de:	4632      	mov	r2, r6
 80087e0:	6820      	ldr	r0, [r4, #0]
 80087e2:	4641      	mov	r1, r8
 80087e4:	f000 fab6 	bl	8008d54 <memmove>
 80087e8:	68a3      	ldr	r3, [r4, #8]
 80087ea:	6822      	ldr	r2, [r4, #0]
 80087ec:	1b9b      	subs	r3, r3, r6
 80087ee:	4432      	add	r2, r6
 80087f0:	60a3      	str	r3, [r4, #8]
 80087f2:	6022      	str	r2, [r4, #0]
 80087f4:	2000      	movs	r0, #0
 80087f6:	e7db      	b.n	80087b0 <__ssputs_r+0x58>
 80087f8:	462a      	mov	r2, r5
 80087fa:	f000 fb6f 	bl	8008edc <_realloc_r>
 80087fe:	4606      	mov	r6, r0
 8008800:	2800      	cmp	r0, #0
 8008802:	d1e1      	bne.n	80087c8 <__ssputs_r+0x70>
 8008804:	6921      	ldr	r1, [r4, #16]
 8008806:	4650      	mov	r0, sl
 8008808:	f000 fabe 	bl	8008d88 <_free_r>
 800880c:	e7c7      	b.n	800879e <__ssputs_r+0x46>
	...

08008810 <_svfiprintf_r>:
 8008810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008814:	4698      	mov	r8, r3
 8008816:	898b      	ldrh	r3, [r1, #12]
 8008818:	061b      	lsls	r3, r3, #24
 800881a:	b09d      	sub	sp, #116	; 0x74
 800881c:	4607      	mov	r7, r0
 800881e:	460d      	mov	r5, r1
 8008820:	4614      	mov	r4, r2
 8008822:	d50e      	bpl.n	8008842 <_svfiprintf_r+0x32>
 8008824:	690b      	ldr	r3, [r1, #16]
 8008826:	b963      	cbnz	r3, 8008842 <_svfiprintf_r+0x32>
 8008828:	2140      	movs	r1, #64	; 0x40
 800882a:	f000 fafd 	bl	8008e28 <_malloc_r>
 800882e:	6028      	str	r0, [r5, #0]
 8008830:	6128      	str	r0, [r5, #16]
 8008832:	b920      	cbnz	r0, 800883e <_svfiprintf_r+0x2e>
 8008834:	230c      	movs	r3, #12
 8008836:	603b      	str	r3, [r7, #0]
 8008838:	f04f 30ff 	mov.w	r0, #4294967295
 800883c:	e0d1      	b.n	80089e2 <_svfiprintf_r+0x1d2>
 800883e:	2340      	movs	r3, #64	; 0x40
 8008840:	616b      	str	r3, [r5, #20]
 8008842:	2300      	movs	r3, #0
 8008844:	9309      	str	r3, [sp, #36]	; 0x24
 8008846:	2320      	movs	r3, #32
 8008848:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800884c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008850:	2330      	movs	r3, #48	; 0x30
 8008852:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80089fc <_svfiprintf_r+0x1ec>
 8008856:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800885a:	f04f 0901 	mov.w	r9, #1
 800885e:	4623      	mov	r3, r4
 8008860:	469a      	mov	sl, r3
 8008862:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008866:	b10a      	cbz	r2, 800886c <_svfiprintf_r+0x5c>
 8008868:	2a25      	cmp	r2, #37	; 0x25
 800886a:	d1f9      	bne.n	8008860 <_svfiprintf_r+0x50>
 800886c:	ebba 0b04 	subs.w	fp, sl, r4
 8008870:	d00b      	beq.n	800888a <_svfiprintf_r+0x7a>
 8008872:	465b      	mov	r3, fp
 8008874:	4622      	mov	r2, r4
 8008876:	4629      	mov	r1, r5
 8008878:	4638      	mov	r0, r7
 800887a:	f7ff ff6d 	bl	8008758 <__ssputs_r>
 800887e:	3001      	adds	r0, #1
 8008880:	f000 80aa 	beq.w	80089d8 <_svfiprintf_r+0x1c8>
 8008884:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008886:	445a      	add	r2, fp
 8008888:	9209      	str	r2, [sp, #36]	; 0x24
 800888a:	f89a 3000 	ldrb.w	r3, [sl]
 800888e:	2b00      	cmp	r3, #0
 8008890:	f000 80a2 	beq.w	80089d8 <_svfiprintf_r+0x1c8>
 8008894:	2300      	movs	r3, #0
 8008896:	f04f 32ff 	mov.w	r2, #4294967295
 800889a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800889e:	f10a 0a01 	add.w	sl, sl, #1
 80088a2:	9304      	str	r3, [sp, #16]
 80088a4:	9307      	str	r3, [sp, #28]
 80088a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80088aa:	931a      	str	r3, [sp, #104]	; 0x68
 80088ac:	4654      	mov	r4, sl
 80088ae:	2205      	movs	r2, #5
 80088b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088b4:	4851      	ldr	r0, [pc, #324]	; (80089fc <_svfiprintf_r+0x1ec>)
 80088b6:	f7f7 fc93 	bl	80001e0 <memchr>
 80088ba:	9a04      	ldr	r2, [sp, #16]
 80088bc:	b9d8      	cbnz	r0, 80088f6 <_svfiprintf_r+0xe6>
 80088be:	06d0      	lsls	r0, r2, #27
 80088c0:	bf44      	itt	mi
 80088c2:	2320      	movmi	r3, #32
 80088c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088c8:	0711      	lsls	r1, r2, #28
 80088ca:	bf44      	itt	mi
 80088cc:	232b      	movmi	r3, #43	; 0x2b
 80088ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088d2:	f89a 3000 	ldrb.w	r3, [sl]
 80088d6:	2b2a      	cmp	r3, #42	; 0x2a
 80088d8:	d015      	beq.n	8008906 <_svfiprintf_r+0xf6>
 80088da:	9a07      	ldr	r2, [sp, #28]
 80088dc:	4654      	mov	r4, sl
 80088de:	2000      	movs	r0, #0
 80088e0:	f04f 0c0a 	mov.w	ip, #10
 80088e4:	4621      	mov	r1, r4
 80088e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088ea:	3b30      	subs	r3, #48	; 0x30
 80088ec:	2b09      	cmp	r3, #9
 80088ee:	d94e      	bls.n	800898e <_svfiprintf_r+0x17e>
 80088f0:	b1b0      	cbz	r0, 8008920 <_svfiprintf_r+0x110>
 80088f2:	9207      	str	r2, [sp, #28]
 80088f4:	e014      	b.n	8008920 <_svfiprintf_r+0x110>
 80088f6:	eba0 0308 	sub.w	r3, r0, r8
 80088fa:	fa09 f303 	lsl.w	r3, r9, r3
 80088fe:	4313      	orrs	r3, r2
 8008900:	9304      	str	r3, [sp, #16]
 8008902:	46a2      	mov	sl, r4
 8008904:	e7d2      	b.n	80088ac <_svfiprintf_r+0x9c>
 8008906:	9b03      	ldr	r3, [sp, #12]
 8008908:	1d19      	adds	r1, r3, #4
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	9103      	str	r1, [sp, #12]
 800890e:	2b00      	cmp	r3, #0
 8008910:	bfbb      	ittet	lt
 8008912:	425b      	neglt	r3, r3
 8008914:	f042 0202 	orrlt.w	r2, r2, #2
 8008918:	9307      	strge	r3, [sp, #28]
 800891a:	9307      	strlt	r3, [sp, #28]
 800891c:	bfb8      	it	lt
 800891e:	9204      	strlt	r2, [sp, #16]
 8008920:	7823      	ldrb	r3, [r4, #0]
 8008922:	2b2e      	cmp	r3, #46	; 0x2e
 8008924:	d10c      	bne.n	8008940 <_svfiprintf_r+0x130>
 8008926:	7863      	ldrb	r3, [r4, #1]
 8008928:	2b2a      	cmp	r3, #42	; 0x2a
 800892a:	d135      	bne.n	8008998 <_svfiprintf_r+0x188>
 800892c:	9b03      	ldr	r3, [sp, #12]
 800892e:	1d1a      	adds	r2, r3, #4
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	9203      	str	r2, [sp, #12]
 8008934:	2b00      	cmp	r3, #0
 8008936:	bfb8      	it	lt
 8008938:	f04f 33ff 	movlt.w	r3, #4294967295
 800893c:	3402      	adds	r4, #2
 800893e:	9305      	str	r3, [sp, #20]
 8008940:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008a0c <_svfiprintf_r+0x1fc>
 8008944:	7821      	ldrb	r1, [r4, #0]
 8008946:	2203      	movs	r2, #3
 8008948:	4650      	mov	r0, sl
 800894a:	f7f7 fc49 	bl	80001e0 <memchr>
 800894e:	b140      	cbz	r0, 8008962 <_svfiprintf_r+0x152>
 8008950:	2340      	movs	r3, #64	; 0x40
 8008952:	eba0 000a 	sub.w	r0, r0, sl
 8008956:	fa03 f000 	lsl.w	r0, r3, r0
 800895a:	9b04      	ldr	r3, [sp, #16]
 800895c:	4303      	orrs	r3, r0
 800895e:	3401      	adds	r4, #1
 8008960:	9304      	str	r3, [sp, #16]
 8008962:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008966:	4826      	ldr	r0, [pc, #152]	; (8008a00 <_svfiprintf_r+0x1f0>)
 8008968:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800896c:	2206      	movs	r2, #6
 800896e:	f7f7 fc37 	bl	80001e0 <memchr>
 8008972:	2800      	cmp	r0, #0
 8008974:	d038      	beq.n	80089e8 <_svfiprintf_r+0x1d8>
 8008976:	4b23      	ldr	r3, [pc, #140]	; (8008a04 <_svfiprintf_r+0x1f4>)
 8008978:	bb1b      	cbnz	r3, 80089c2 <_svfiprintf_r+0x1b2>
 800897a:	9b03      	ldr	r3, [sp, #12]
 800897c:	3307      	adds	r3, #7
 800897e:	f023 0307 	bic.w	r3, r3, #7
 8008982:	3308      	adds	r3, #8
 8008984:	9303      	str	r3, [sp, #12]
 8008986:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008988:	4433      	add	r3, r6
 800898a:	9309      	str	r3, [sp, #36]	; 0x24
 800898c:	e767      	b.n	800885e <_svfiprintf_r+0x4e>
 800898e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008992:	460c      	mov	r4, r1
 8008994:	2001      	movs	r0, #1
 8008996:	e7a5      	b.n	80088e4 <_svfiprintf_r+0xd4>
 8008998:	2300      	movs	r3, #0
 800899a:	3401      	adds	r4, #1
 800899c:	9305      	str	r3, [sp, #20]
 800899e:	4619      	mov	r1, r3
 80089a0:	f04f 0c0a 	mov.w	ip, #10
 80089a4:	4620      	mov	r0, r4
 80089a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089aa:	3a30      	subs	r2, #48	; 0x30
 80089ac:	2a09      	cmp	r2, #9
 80089ae:	d903      	bls.n	80089b8 <_svfiprintf_r+0x1a8>
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d0c5      	beq.n	8008940 <_svfiprintf_r+0x130>
 80089b4:	9105      	str	r1, [sp, #20]
 80089b6:	e7c3      	b.n	8008940 <_svfiprintf_r+0x130>
 80089b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80089bc:	4604      	mov	r4, r0
 80089be:	2301      	movs	r3, #1
 80089c0:	e7f0      	b.n	80089a4 <_svfiprintf_r+0x194>
 80089c2:	ab03      	add	r3, sp, #12
 80089c4:	9300      	str	r3, [sp, #0]
 80089c6:	462a      	mov	r2, r5
 80089c8:	4b0f      	ldr	r3, [pc, #60]	; (8008a08 <_svfiprintf_r+0x1f8>)
 80089ca:	a904      	add	r1, sp, #16
 80089cc:	4638      	mov	r0, r7
 80089ce:	f3af 8000 	nop.w
 80089d2:	1c42      	adds	r2, r0, #1
 80089d4:	4606      	mov	r6, r0
 80089d6:	d1d6      	bne.n	8008986 <_svfiprintf_r+0x176>
 80089d8:	89ab      	ldrh	r3, [r5, #12]
 80089da:	065b      	lsls	r3, r3, #25
 80089dc:	f53f af2c 	bmi.w	8008838 <_svfiprintf_r+0x28>
 80089e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80089e2:	b01d      	add	sp, #116	; 0x74
 80089e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089e8:	ab03      	add	r3, sp, #12
 80089ea:	9300      	str	r3, [sp, #0]
 80089ec:	462a      	mov	r2, r5
 80089ee:	4b06      	ldr	r3, [pc, #24]	; (8008a08 <_svfiprintf_r+0x1f8>)
 80089f0:	a904      	add	r1, sp, #16
 80089f2:	4638      	mov	r0, r7
 80089f4:	f000 f87a 	bl	8008aec <_printf_i>
 80089f8:	e7eb      	b.n	80089d2 <_svfiprintf_r+0x1c2>
 80089fa:	bf00      	nop
 80089fc:	08009808 	.word	0x08009808
 8008a00:	08009812 	.word	0x08009812
 8008a04:	00000000 	.word	0x00000000
 8008a08:	08008759 	.word	0x08008759
 8008a0c:	0800980e 	.word	0x0800980e

08008a10 <_printf_common>:
 8008a10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a14:	4616      	mov	r6, r2
 8008a16:	4699      	mov	r9, r3
 8008a18:	688a      	ldr	r2, [r1, #8]
 8008a1a:	690b      	ldr	r3, [r1, #16]
 8008a1c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008a20:	4293      	cmp	r3, r2
 8008a22:	bfb8      	it	lt
 8008a24:	4613      	movlt	r3, r2
 8008a26:	6033      	str	r3, [r6, #0]
 8008a28:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008a2c:	4607      	mov	r7, r0
 8008a2e:	460c      	mov	r4, r1
 8008a30:	b10a      	cbz	r2, 8008a36 <_printf_common+0x26>
 8008a32:	3301      	adds	r3, #1
 8008a34:	6033      	str	r3, [r6, #0]
 8008a36:	6823      	ldr	r3, [r4, #0]
 8008a38:	0699      	lsls	r1, r3, #26
 8008a3a:	bf42      	ittt	mi
 8008a3c:	6833      	ldrmi	r3, [r6, #0]
 8008a3e:	3302      	addmi	r3, #2
 8008a40:	6033      	strmi	r3, [r6, #0]
 8008a42:	6825      	ldr	r5, [r4, #0]
 8008a44:	f015 0506 	ands.w	r5, r5, #6
 8008a48:	d106      	bne.n	8008a58 <_printf_common+0x48>
 8008a4a:	f104 0a19 	add.w	sl, r4, #25
 8008a4e:	68e3      	ldr	r3, [r4, #12]
 8008a50:	6832      	ldr	r2, [r6, #0]
 8008a52:	1a9b      	subs	r3, r3, r2
 8008a54:	42ab      	cmp	r3, r5
 8008a56:	dc26      	bgt.n	8008aa6 <_printf_common+0x96>
 8008a58:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008a5c:	1e13      	subs	r3, r2, #0
 8008a5e:	6822      	ldr	r2, [r4, #0]
 8008a60:	bf18      	it	ne
 8008a62:	2301      	movne	r3, #1
 8008a64:	0692      	lsls	r2, r2, #26
 8008a66:	d42b      	bmi.n	8008ac0 <_printf_common+0xb0>
 8008a68:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008a6c:	4649      	mov	r1, r9
 8008a6e:	4638      	mov	r0, r7
 8008a70:	47c0      	blx	r8
 8008a72:	3001      	adds	r0, #1
 8008a74:	d01e      	beq.n	8008ab4 <_printf_common+0xa4>
 8008a76:	6823      	ldr	r3, [r4, #0]
 8008a78:	68e5      	ldr	r5, [r4, #12]
 8008a7a:	6832      	ldr	r2, [r6, #0]
 8008a7c:	f003 0306 	and.w	r3, r3, #6
 8008a80:	2b04      	cmp	r3, #4
 8008a82:	bf08      	it	eq
 8008a84:	1aad      	subeq	r5, r5, r2
 8008a86:	68a3      	ldr	r3, [r4, #8]
 8008a88:	6922      	ldr	r2, [r4, #16]
 8008a8a:	bf0c      	ite	eq
 8008a8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a90:	2500      	movne	r5, #0
 8008a92:	4293      	cmp	r3, r2
 8008a94:	bfc4      	itt	gt
 8008a96:	1a9b      	subgt	r3, r3, r2
 8008a98:	18ed      	addgt	r5, r5, r3
 8008a9a:	2600      	movs	r6, #0
 8008a9c:	341a      	adds	r4, #26
 8008a9e:	42b5      	cmp	r5, r6
 8008aa0:	d11a      	bne.n	8008ad8 <_printf_common+0xc8>
 8008aa2:	2000      	movs	r0, #0
 8008aa4:	e008      	b.n	8008ab8 <_printf_common+0xa8>
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	4652      	mov	r2, sl
 8008aaa:	4649      	mov	r1, r9
 8008aac:	4638      	mov	r0, r7
 8008aae:	47c0      	blx	r8
 8008ab0:	3001      	adds	r0, #1
 8008ab2:	d103      	bne.n	8008abc <_printf_common+0xac>
 8008ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008abc:	3501      	adds	r5, #1
 8008abe:	e7c6      	b.n	8008a4e <_printf_common+0x3e>
 8008ac0:	18e1      	adds	r1, r4, r3
 8008ac2:	1c5a      	adds	r2, r3, #1
 8008ac4:	2030      	movs	r0, #48	; 0x30
 8008ac6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008aca:	4422      	add	r2, r4
 8008acc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008ad0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008ad4:	3302      	adds	r3, #2
 8008ad6:	e7c7      	b.n	8008a68 <_printf_common+0x58>
 8008ad8:	2301      	movs	r3, #1
 8008ada:	4622      	mov	r2, r4
 8008adc:	4649      	mov	r1, r9
 8008ade:	4638      	mov	r0, r7
 8008ae0:	47c0      	blx	r8
 8008ae2:	3001      	adds	r0, #1
 8008ae4:	d0e6      	beq.n	8008ab4 <_printf_common+0xa4>
 8008ae6:	3601      	adds	r6, #1
 8008ae8:	e7d9      	b.n	8008a9e <_printf_common+0x8e>
	...

08008aec <_printf_i>:
 8008aec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008af0:	460c      	mov	r4, r1
 8008af2:	4691      	mov	r9, r2
 8008af4:	7e27      	ldrb	r7, [r4, #24]
 8008af6:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008af8:	2f78      	cmp	r7, #120	; 0x78
 8008afa:	4680      	mov	r8, r0
 8008afc:	469a      	mov	sl, r3
 8008afe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008b02:	d807      	bhi.n	8008b14 <_printf_i+0x28>
 8008b04:	2f62      	cmp	r7, #98	; 0x62
 8008b06:	d80a      	bhi.n	8008b1e <_printf_i+0x32>
 8008b08:	2f00      	cmp	r7, #0
 8008b0a:	f000 80d8 	beq.w	8008cbe <_printf_i+0x1d2>
 8008b0e:	2f58      	cmp	r7, #88	; 0x58
 8008b10:	f000 80a3 	beq.w	8008c5a <_printf_i+0x16e>
 8008b14:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008b18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008b1c:	e03a      	b.n	8008b94 <_printf_i+0xa8>
 8008b1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008b22:	2b15      	cmp	r3, #21
 8008b24:	d8f6      	bhi.n	8008b14 <_printf_i+0x28>
 8008b26:	a001      	add	r0, pc, #4	; (adr r0, 8008b2c <_printf_i+0x40>)
 8008b28:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008b2c:	08008b85 	.word	0x08008b85
 8008b30:	08008b99 	.word	0x08008b99
 8008b34:	08008b15 	.word	0x08008b15
 8008b38:	08008b15 	.word	0x08008b15
 8008b3c:	08008b15 	.word	0x08008b15
 8008b40:	08008b15 	.word	0x08008b15
 8008b44:	08008b99 	.word	0x08008b99
 8008b48:	08008b15 	.word	0x08008b15
 8008b4c:	08008b15 	.word	0x08008b15
 8008b50:	08008b15 	.word	0x08008b15
 8008b54:	08008b15 	.word	0x08008b15
 8008b58:	08008ca5 	.word	0x08008ca5
 8008b5c:	08008bc9 	.word	0x08008bc9
 8008b60:	08008c87 	.word	0x08008c87
 8008b64:	08008b15 	.word	0x08008b15
 8008b68:	08008b15 	.word	0x08008b15
 8008b6c:	08008cc7 	.word	0x08008cc7
 8008b70:	08008b15 	.word	0x08008b15
 8008b74:	08008bc9 	.word	0x08008bc9
 8008b78:	08008b15 	.word	0x08008b15
 8008b7c:	08008b15 	.word	0x08008b15
 8008b80:	08008c8f 	.word	0x08008c8f
 8008b84:	680b      	ldr	r3, [r1, #0]
 8008b86:	1d1a      	adds	r2, r3, #4
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	600a      	str	r2, [r1, #0]
 8008b8c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008b90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008b94:	2301      	movs	r3, #1
 8008b96:	e0a3      	b.n	8008ce0 <_printf_i+0x1f4>
 8008b98:	6825      	ldr	r5, [r4, #0]
 8008b9a:	6808      	ldr	r0, [r1, #0]
 8008b9c:	062e      	lsls	r6, r5, #24
 8008b9e:	f100 0304 	add.w	r3, r0, #4
 8008ba2:	d50a      	bpl.n	8008bba <_printf_i+0xce>
 8008ba4:	6805      	ldr	r5, [r0, #0]
 8008ba6:	600b      	str	r3, [r1, #0]
 8008ba8:	2d00      	cmp	r5, #0
 8008baa:	da03      	bge.n	8008bb4 <_printf_i+0xc8>
 8008bac:	232d      	movs	r3, #45	; 0x2d
 8008bae:	426d      	negs	r5, r5
 8008bb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bb4:	485e      	ldr	r0, [pc, #376]	; (8008d30 <_printf_i+0x244>)
 8008bb6:	230a      	movs	r3, #10
 8008bb8:	e019      	b.n	8008bee <_printf_i+0x102>
 8008bba:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008bbe:	6805      	ldr	r5, [r0, #0]
 8008bc0:	600b      	str	r3, [r1, #0]
 8008bc2:	bf18      	it	ne
 8008bc4:	b22d      	sxthne	r5, r5
 8008bc6:	e7ef      	b.n	8008ba8 <_printf_i+0xbc>
 8008bc8:	680b      	ldr	r3, [r1, #0]
 8008bca:	6825      	ldr	r5, [r4, #0]
 8008bcc:	1d18      	adds	r0, r3, #4
 8008bce:	6008      	str	r0, [r1, #0]
 8008bd0:	0628      	lsls	r0, r5, #24
 8008bd2:	d501      	bpl.n	8008bd8 <_printf_i+0xec>
 8008bd4:	681d      	ldr	r5, [r3, #0]
 8008bd6:	e002      	b.n	8008bde <_printf_i+0xf2>
 8008bd8:	0669      	lsls	r1, r5, #25
 8008bda:	d5fb      	bpl.n	8008bd4 <_printf_i+0xe8>
 8008bdc:	881d      	ldrh	r5, [r3, #0]
 8008bde:	4854      	ldr	r0, [pc, #336]	; (8008d30 <_printf_i+0x244>)
 8008be0:	2f6f      	cmp	r7, #111	; 0x6f
 8008be2:	bf0c      	ite	eq
 8008be4:	2308      	moveq	r3, #8
 8008be6:	230a      	movne	r3, #10
 8008be8:	2100      	movs	r1, #0
 8008bea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008bee:	6866      	ldr	r6, [r4, #4]
 8008bf0:	60a6      	str	r6, [r4, #8]
 8008bf2:	2e00      	cmp	r6, #0
 8008bf4:	bfa2      	ittt	ge
 8008bf6:	6821      	ldrge	r1, [r4, #0]
 8008bf8:	f021 0104 	bicge.w	r1, r1, #4
 8008bfc:	6021      	strge	r1, [r4, #0]
 8008bfe:	b90d      	cbnz	r5, 8008c04 <_printf_i+0x118>
 8008c00:	2e00      	cmp	r6, #0
 8008c02:	d04d      	beq.n	8008ca0 <_printf_i+0x1b4>
 8008c04:	4616      	mov	r6, r2
 8008c06:	fbb5 f1f3 	udiv	r1, r5, r3
 8008c0a:	fb03 5711 	mls	r7, r3, r1, r5
 8008c0e:	5dc7      	ldrb	r7, [r0, r7]
 8008c10:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008c14:	462f      	mov	r7, r5
 8008c16:	42bb      	cmp	r3, r7
 8008c18:	460d      	mov	r5, r1
 8008c1a:	d9f4      	bls.n	8008c06 <_printf_i+0x11a>
 8008c1c:	2b08      	cmp	r3, #8
 8008c1e:	d10b      	bne.n	8008c38 <_printf_i+0x14c>
 8008c20:	6823      	ldr	r3, [r4, #0]
 8008c22:	07df      	lsls	r7, r3, #31
 8008c24:	d508      	bpl.n	8008c38 <_printf_i+0x14c>
 8008c26:	6923      	ldr	r3, [r4, #16]
 8008c28:	6861      	ldr	r1, [r4, #4]
 8008c2a:	4299      	cmp	r1, r3
 8008c2c:	bfde      	ittt	le
 8008c2e:	2330      	movle	r3, #48	; 0x30
 8008c30:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008c34:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008c38:	1b92      	subs	r2, r2, r6
 8008c3a:	6122      	str	r2, [r4, #16]
 8008c3c:	f8cd a000 	str.w	sl, [sp]
 8008c40:	464b      	mov	r3, r9
 8008c42:	aa03      	add	r2, sp, #12
 8008c44:	4621      	mov	r1, r4
 8008c46:	4640      	mov	r0, r8
 8008c48:	f7ff fee2 	bl	8008a10 <_printf_common>
 8008c4c:	3001      	adds	r0, #1
 8008c4e:	d14c      	bne.n	8008cea <_printf_i+0x1fe>
 8008c50:	f04f 30ff 	mov.w	r0, #4294967295
 8008c54:	b004      	add	sp, #16
 8008c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c5a:	4835      	ldr	r0, [pc, #212]	; (8008d30 <_printf_i+0x244>)
 8008c5c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008c60:	6823      	ldr	r3, [r4, #0]
 8008c62:	680e      	ldr	r6, [r1, #0]
 8008c64:	061f      	lsls	r7, r3, #24
 8008c66:	f856 5b04 	ldr.w	r5, [r6], #4
 8008c6a:	600e      	str	r6, [r1, #0]
 8008c6c:	d514      	bpl.n	8008c98 <_printf_i+0x1ac>
 8008c6e:	07d9      	lsls	r1, r3, #31
 8008c70:	bf44      	itt	mi
 8008c72:	f043 0320 	orrmi.w	r3, r3, #32
 8008c76:	6023      	strmi	r3, [r4, #0]
 8008c78:	b91d      	cbnz	r5, 8008c82 <_printf_i+0x196>
 8008c7a:	6823      	ldr	r3, [r4, #0]
 8008c7c:	f023 0320 	bic.w	r3, r3, #32
 8008c80:	6023      	str	r3, [r4, #0]
 8008c82:	2310      	movs	r3, #16
 8008c84:	e7b0      	b.n	8008be8 <_printf_i+0xfc>
 8008c86:	6823      	ldr	r3, [r4, #0]
 8008c88:	f043 0320 	orr.w	r3, r3, #32
 8008c8c:	6023      	str	r3, [r4, #0]
 8008c8e:	2378      	movs	r3, #120	; 0x78
 8008c90:	4828      	ldr	r0, [pc, #160]	; (8008d34 <_printf_i+0x248>)
 8008c92:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008c96:	e7e3      	b.n	8008c60 <_printf_i+0x174>
 8008c98:	065e      	lsls	r6, r3, #25
 8008c9a:	bf48      	it	mi
 8008c9c:	b2ad      	uxthmi	r5, r5
 8008c9e:	e7e6      	b.n	8008c6e <_printf_i+0x182>
 8008ca0:	4616      	mov	r6, r2
 8008ca2:	e7bb      	b.n	8008c1c <_printf_i+0x130>
 8008ca4:	680b      	ldr	r3, [r1, #0]
 8008ca6:	6826      	ldr	r6, [r4, #0]
 8008ca8:	6960      	ldr	r0, [r4, #20]
 8008caa:	1d1d      	adds	r5, r3, #4
 8008cac:	600d      	str	r5, [r1, #0]
 8008cae:	0635      	lsls	r5, r6, #24
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	d501      	bpl.n	8008cb8 <_printf_i+0x1cc>
 8008cb4:	6018      	str	r0, [r3, #0]
 8008cb6:	e002      	b.n	8008cbe <_printf_i+0x1d2>
 8008cb8:	0671      	lsls	r1, r6, #25
 8008cba:	d5fb      	bpl.n	8008cb4 <_printf_i+0x1c8>
 8008cbc:	8018      	strh	r0, [r3, #0]
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	6123      	str	r3, [r4, #16]
 8008cc2:	4616      	mov	r6, r2
 8008cc4:	e7ba      	b.n	8008c3c <_printf_i+0x150>
 8008cc6:	680b      	ldr	r3, [r1, #0]
 8008cc8:	1d1a      	adds	r2, r3, #4
 8008cca:	600a      	str	r2, [r1, #0]
 8008ccc:	681e      	ldr	r6, [r3, #0]
 8008cce:	6862      	ldr	r2, [r4, #4]
 8008cd0:	2100      	movs	r1, #0
 8008cd2:	4630      	mov	r0, r6
 8008cd4:	f7f7 fa84 	bl	80001e0 <memchr>
 8008cd8:	b108      	cbz	r0, 8008cde <_printf_i+0x1f2>
 8008cda:	1b80      	subs	r0, r0, r6
 8008cdc:	6060      	str	r0, [r4, #4]
 8008cde:	6863      	ldr	r3, [r4, #4]
 8008ce0:	6123      	str	r3, [r4, #16]
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ce8:	e7a8      	b.n	8008c3c <_printf_i+0x150>
 8008cea:	6923      	ldr	r3, [r4, #16]
 8008cec:	4632      	mov	r2, r6
 8008cee:	4649      	mov	r1, r9
 8008cf0:	4640      	mov	r0, r8
 8008cf2:	47d0      	blx	sl
 8008cf4:	3001      	adds	r0, #1
 8008cf6:	d0ab      	beq.n	8008c50 <_printf_i+0x164>
 8008cf8:	6823      	ldr	r3, [r4, #0]
 8008cfa:	079b      	lsls	r3, r3, #30
 8008cfc:	d413      	bmi.n	8008d26 <_printf_i+0x23a>
 8008cfe:	68e0      	ldr	r0, [r4, #12]
 8008d00:	9b03      	ldr	r3, [sp, #12]
 8008d02:	4298      	cmp	r0, r3
 8008d04:	bfb8      	it	lt
 8008d06:	4618      	movlt	r0, r3
 8008d08:	e7a4      	b.n	8008c54 <_printf_i+0x168>
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	4632      	mov	r2, r6
 8008d0e:	4649      	mov	r1, r9
 8008d10:	4640      	mov	r0, r8
 8008d12:	47d0      	blx	sl
 8008d14:	3001      	adds	r0, #1
 8008d16:	d09b      	beq.n	8008c50 <_printf_i+0x164>
 8008d18:	3501      	adds	r5, #1
 8008d1a:	68e3      	ldr	r3, [r4, #12]
 8008d1c:	9903      	ldr	r1, [sp, #12]
 8008d1e:	1a5b      	subs	r3, r3, r1
 8008d20:	42ab      	cmp	r3, r5
 8008d22:	dcf2      	bgt.n	8008d0a <_printf_i+0x21e>
 8008d24:	e7eb      	b.n	8008cfe <_printf_i+0x212>
 8008d26:	2500      	movs	r5, #0
 8008d28:	f104 0619 	add.w	r6, r4, #25
 8008d2c:	e7f5      	b.n	8008d1a <_printf_i+0x22e>
 8008d2e:	bf00      	nop
 8008d30:	08009819 	.word	0x08009819
 8008d34:	0800982a 	.word	0x0800982a

08008d38 <memcpy>:
 8008d38:	440a      	add	r2, r1
 8008d3a:	4291      	cmp	r1, r2
 8008d3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008d40:	d100      	bne.n	8008d44 <memcpy+0xc>
 8008d42:	4770      	bx	lr
 8008d44:	b510      	push	{r4, lr}
 8008d46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d4e:	4291      	cmp	r1, r2
 8008d50:	d1f9      	bne.n	8008d46 <memcpy+0xe>
 8008d52:	bd10      	pop	{r4, pc}

08008d54 <memmove>:
 8008d54:	4288      	cmp	r0, r1
 8008d56:	b510      	push	{r4, lr}
 8008d58:	eb01 0402 	add.w	r4, r1, r2
 8008d5c:	d902      	bls.n	8008d64 <memmove+0x10>
 8008d5e:	4284      	cmp	r4, r0
 8008d60:	4623      	mov	r3, r4
 8008d62:	d807      	bhi.n	8008d74 <memmove+0x20>
 8008d64:	1e43      	subs	r3, r0, #1
 8008d66:	42a1      	cmp	r1, r4
 8008d68:	d008      	beq.n	8008d7c <memmove+0x28>
 8008d6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d72:	e7f8      	b.n	8008d66 <memmove+0x12>
 8008d74:	4402      	add	r2, r0
 8008d76:	4601      	mov	r1, r0
 8008d78:	428a      	cmp	r2, r1
 8008d7a:	d100      	bne.n	8008d7e <memmove+0x2a>
 8008d7c:	bd10      	pop	{r4, pc}
 8008d7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d86:	e7f7      	b.n	8008d78 <memmove+0x24>

08008d88 <_free_r>:
 8008d88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008d8a:	2900      	cmp	r1, #0
 8008d8c:	d048      	beq.n	8008e20 <_free_r+0x98>
 8008d8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d92:	9001      	str	r0, [sp, #4]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	f1a1 0404 	sub.w	r4, r1, #4
 8008d9a:	bfb8      	it	lt
 8008d9c:	18e4      	addlt	r4, r4, r3
 8008d9e:	f000 f8d3 	bl	8008f48 <__malloc_lock>
 8008da2:	4a20      	ldr	r2, [pc, #128]	; (8008e24 <_free_r+0x9c>)
 8008da4:	9801      	ldr	r0, [sp, #4]
 8008da6:	6813      	ldr	r3, [r2, #0]
 8008da8:	4615      	mov	r5, r2
 8008daa:	b933      	cbnz	r3, 8008dba <_free_r+0x32>
 8008dac:	6063      	str	r3, [r4, #4]
 8008dae:	6014      	str	r4, [r2, #0]
 8008db0:	b003      	add	sp, #12
 8008db2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008db6:	f000 b8cd 	b.w	8008f54 <__malloc_unlock>
 8008dba:	42a3      	cmp	r3, r4
 8008dbc:	d90b      	bls.n	8008dd6 <_free_r+0x4e>
 8008dbe:	6821      	ldr	r1, [r4, #0]
 8008dc0:	1862      	adds	r2, r4, r1
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	bf04      	itt	eq
 8008dc6:	681a      	ldreq	r2, [r3, #0]
 8008dc8:	685b      	ldreq	r3, [r3, #4]
 8008dca:	6063      	str	r3, [r4, #4]
 8008dcc:	bf04      	itt	eq
 8008dce:	1852      	addeq	r2, r2, r1
 8008dd0:	6022      	streq	r2, [r4, #0]
 8008dd2:	602c      	str	r4, [r5, #0]
 8008dd4:	e7ec      	b.n	8008db0 <_free_r+0x28>
 8008dd6:	461a      	mov	r2, r3
 8008dd8:	685b      	ldr	r3, [r3, #4]
 8008dda:	b10b      	cbz	r3, 8008de0 <_free_r+0x58>
 8008ddc:	42a3      	cmp	r3, r4
 8008dde:	d9fa      	bls.n	8008dd6 <_free_r+0x4e>
 8008de0:	6811      	ldr	r1, [r2, #0]
 8008de2:	1855      	adds	r5, r2, r1
 8008de4:	42a5      	cmp	r5, r4
 8008de6:	d10b      	bne.n	8008e00 <_free_r+0x78>
 8008de8:	6824      	ldr	r4, [r4, #0]
 8008dea:	4421      	add	r1, r4
 8008dec:	1854      	adds	r4, r2, r1
 8008dee:	42a3      	cmp	r3, r4
 8008df0:	6011      	str	r1, [r2, #0]
 8008df2:	d1dd      	bne.n	8008db0 <_free_r+0x28>
 8008df4:	681c      	ldr	r4, [r3, #0]
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	6053      	str	r3, [r2, #4]
 8008dfa:	4421      	add	r1, r4
 8008dfc:	6011      	str	r1, [r2, #0]
 8008dfe:	e7d7      	b.n	8008db0 <_free_r+0x28>
 8008e00:	d902      	bls.n	8008e08 <_free_r+0x80>
 8008e02:	230c      	movs	r3, #12
 8008e04:	6003      	str	r3, [r0, #0]
 8008e06:	e7d3      	b.n	8008db0 <_free_r+0x28>
 8008e08:	6825      	ldr	r5, [r4, #0]
 8008e0a:	1961      	adds	r1, r4, r5
 8008e0c:	428b      	cmp	r3, r1
 8008e0e:	bf04      	itt	eq
 8008e10:	6819      	ldreq	r1, [r3, #0]
 8008e12:	685b      	ldreq	r3, [r3, #4]
 8008e14:	6063      	str	r3, [r4, #4]
 8008e16:	bf04      	itt	eq
 8008e18:	1949      	addeq	r1, r1, r5
 8008e1a:	6021      	streq	r1, [r4, #0]
 8008e1c:	6054      	str	r4, [r2, #4]
 8008e1e:	e7c7      	b.n	8008db0 <_free_r+0x28>
 8008e20:	b003      	add	sp, #12
 8008e22:	bd30      	pop	{r4, r5, pc}
 8008e24:	200008fc 	.word	0x200008fc

08008e28 <_malloc_r>:
 8008e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e2a:	1ccd      	adds	r5, r1, #3
 8008e2c:	f025 0503 	bic.w	r5, r5, #3
 8008e30:	3508      	adds	r5, #8
 8008e32:	2d0c      	cmp	r5, #12
 8008e34:	bf38      	it	cc
 8008e36:	250c      	movcc	r5, #12
 8008e38:	2d00      	cmp	r5, #0
 8008e3a:	4606      	mov	r6, r0
 8008e3c:	db01      	blt.n	8008e42 <_malloc_r+0x1a>
 8008e3e:	42a9      	cmp	r1, r5
 8008e40:	d903      	bls.n	8008e4a <_malloc_r+0x22>
 8008e42:	230c      	movs	r3, #12
 8008e44:	6033      	str	r3, [r6, #0]
 8008e46:	2000      	movs	r0, #0
 8008e48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e4a:	f000 f87d 	bl	8008f48 <__malloc_lock>
 8008e4e:	4921      	ldr	r1, [pc, #132]	; (8008ed4 <_malloc_r+0xac>)
 8008e50:	680a      	ldr	r2, [r1, #0]
 8008e52:	4614      	mov	r4, r2
 8008e54:	b99c      	cbnz	r4, 8008e7e <_malloc_r+0x56>
 8008e56:	4f20      	ldr	r7, [pc, #128]	; (8008ed8 <_malloc_r+0xb0>)
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	b923      	cbnz	r3, 8008e66 <_malloc_r+0x3e>
 8008e5c:	4621      	mov	r1, r4
 8008e5e:	4630      	mov	r0, r6
 8008e60:	f000 f862 	bl	8008f28 <_sbrk_r>
 8008e64:	6038      	str	r0, [r7, #0]
 8008e66:	4629      	mov	r1, r5
 8008e68:	4630      	mov	r0, r6
 8008e6a:	f000 f85d 	bl	8008f28 <_sbrk_r>
 8008e6e:	1c43      	adds	r3, r0, #1
 8008e70:	d123      	bne.n	8008eba <_malloc_r+0x92>
 8008e72:	230c      	movs	r3, #12
 8008e74:	6033      	str	r3, [r6, #0]
 8008e76:	4630      	mov	r0, r6
 8008e78:	f000 f86c 	bl	8008f54 <__malloc_unlock>
 8008e7c:	e7e3      	b.n	8008e46 <_malloc_r+0x1e>
 8008e7e:	6823      	ldr	r3, [r4, #0]
 8008e80:	1b5b      	subs	r3, r3, r5
 8008e82:	d417      	bmi.n	8008eb4 <_malloc_r+0x8c>
 8008e84:	2b0b      	cmp	r3, #11
 8008e86:	d903      	bls.n	8008e90 <_malloc_r+0x68>
 8008e88:	6023      	str	r3, [r4, #0]
 8008e8a:	441c      	add	r4, r3
 8008e8c:	6025      	str	r5, [r4, #0]
 8008e8e:	e004      	b.n	8008e9a <_malloc_r+0x72>
 8008e90:	6863      	ldr	r3, [r4, #4]
 8008e92:	42a2      	cmp	r2, r4
 8008e94:	bf0c      	ite	eq
 8008e96:	600b      	streq	r3, [r1, #0]
 8008e98:	6053      	strne	r3, [r2, #4]
 8008e9a:	4630      	mov	r0, r6
 8008e9c:	f000 f85a 	bl	8008f54 <__malloc_unlock>
 8008ea0:	f104 000b 	add.w	r0, r4, #11
 8008ea4:	1d23      	adds	r3, r4, #4
 8008ea6:	f020 0007 	bic.w	r0, r0, #7
 8008eaa:	1ac2      	subs	r2, r0, r3
 8008eac:	d0cc      	beq.n	8008e48 <_malloc_r+0x20>
 8008eae:	1a1b      	subs	r3, r3, r0
 8008eb0:	50a3      	str	r3, [r4, r2]
 8008eb2:	e7c9      	b.n	8008e48 <_malloc_r+0x20>
 8008eb4:	4622      	mov	r2, r4
 8008eb6:	6864      	ldr	r4, [r4, #4]
 8008eb8:	e7cc      	b.n	8008e54 <_malloc_r+0x2c>
 8008eba:	1cc4      	adds	r4, r0, #3
 8008ebc:	f024 0403 	bic.w	r4, r4, #3
 8008ec0:	42a0      	cmp	r0, r4
 8008ec2:	d0e3      	beq.n	8008e8c <_malloc_r+0x64>
 8008ec4:	1a21      	subs	r1, r4, r0
 8008ec6:	4630      	mov	r0, r6
 8008ec8:	f000 f82e 	bl	8008f28 <_sbrk_r>
 8008ecc:	3001      	adds	r0, #1
 8008ece:	d1dd      	bne.n	8008e8c <_malloc_r+0x64>
 8008ed0:	e7cf      	b.n	8008e72 <_malloc_r+0x4a>
 8008ed2:	bf00      	nop
 8008ed4:	200008fc 	.word	0x200008fc
 8008ed8:	20000900 	.word	0x20000900

08008edc <_realloc_r>:
 8008edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ede:	4607      	mov	r7, r0
 8008ee0:	4614      	mov	r4, r2
 8008ee2:	460e      	mov	r6, r1
 8008ee4:	b921      	cbnz	r1, 8008ef0 <_realloc_r+0x14>
 8008ee6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008eea:	4611      	mov	r1, r2
 8008eec:	f7ff bf9c 	b.w	8008e28 <_malloc_r>
 8008ef0:	b922      	cbnz	r2, 8008efc <_realloc_r+0x20>
 8008ef2:	f7ff ff49 	bl	8008d88 <_free_r>
 8008ef6:	4625      	mov	r5, r4
 8008ef8:	4628      	mov	r0, r5
 8008efa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008efc:	f000 f830 	bl	8008f60 <_malloc_usable_size_r>
 8008f00:	42a0      	cmp	r0, r4
 8008f02:	d20f      	bcs.n	8008f24 <_realloc_r+0x48>
 8008f04:	4621      	mov	r1, r4
 8008f06:	4638      	mov	r0, r7
 8008f08:	f7ff ff8e 	bl	8008e28 <_malloc_r>
 8008f0c:	4605      	mov	r5, r0
 8008f0e:	2800      	cmp	r0, #0
 8008f10:	d0f2      	beq.n	8008ef8 <_realloc_r+0x1c>
 8008f12:	4631      	mov	r1, r6
 8008f14:	4622      	mov	r2, r4
 8008f16:	f7ff ff0f 	bl	8008d38 <memcpy>
 8008f1a:	4631      	mov	r1, r6
 8008f1c:	4638      	mov	r0, r7
 8008f1e:	f7ff ff33 	bl	8008d88 <_free_r>
 8008f22:	e7e9      	b.n	8008ef8 <_realloc_r+0x1c>
 8008f24:	4635      	mov	r5, r6
 8008f26:	e7e7      	b.n	8008ef8 <_realloc_r+0x1c>

08008f28 <_sbrk_r>:
 8008f28:	b538      	push	{r3, r4, r5, lr}
 8008f2a:	4d06      	ldr	r5, [pc, #24]	; (8008f44 <_sbrk_r+0x1c>)
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	4604      	mov	r4, r0
 8008f30:	4608      	mov	r0, r1
 8008f32:	602b      	str	r3, [r5, #0]
 8008f34:	f7fb ffa0 	bl	8004e78 <_sbrk>
 8008f38:	1c43      	adds	r3, r0, #1
 8008f3a:	d102      	bne.n	8008f42 <_sbrk_r+0x1a>
 8008f3c:	682b      	ldr	r3, [r5, #0]
 8008f3e:	b103      	cbz	r3, 8008f42 <_sbrk_r+0x1a>
 8008f40:	6023      	str	r3, [r4, #0]
 8008f42:	bd38      	pop	{r3, r4, r5, pc}
 8008f44:	20000e60 	.word	0x20000e60

08008f48 <__malloc_lock>:
 8008f48:	4801      	ldr	r0, [pc, #4]	; (8008f50 <__malloc_lock+0x8>)
 8008f4a:	f000 b811 	b.w	8008f70 <__retarget_lock_acquire_recursive>
 8008f4e:	bf00      	nop
 8008f50:	20000e68 	.word	0x20000e68

08008f54 <__malloc_unlock>:
 8008f54:	4801      	ldr	r0, [pc, #4]	; (8008f5c <__malloc_unlock+0x8>)
 8008f56:	f000 b80c 	b.w	8008f72 <__retarget_lock_release_recursive>
 8008f5a:	bf00      	nop
 8008f5c:	20000e68 	.word	0x20000e68

08008f60 <_malloc_usable_size_r>:
 8008f60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f64:	1f18      	subs	r0, r3, #4
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	bfbc      	itt	lt
 8008f6a:	580b      	ldrlt	r3, [r1, r0]
 8008f6c:	18c0      	addlt	r0, r0, r3
 8008f6e:	4770      	bx	lr

08008f70 <__retarget_lock_acquire_recursive>:
 8008f70:	4770      	bx	lr

08008f72 <__retarget_lock_release_recursive>:
 8008f72:	4770      	bx	lr

08008f74 <_init>:
 8008f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f76:	bf00      	nop
 8008f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f7a:	bc08      	pop	{r3}
 8008f7c:	469e      	mov	lr, r3
 8008f7e:	4770      	bx	lr

08008f80 <_fini>:
 8008f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f82:	bf00      	nop
 8008f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f86:	bc08      	pop	{r3}
 8008f88:	469e      	mov	lr, r3
 8008f8a:	4770      	bx	lr
