INFO-FLOW: Workspace /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1 opened at Thu Dec 26 20:22:34 JST 2019
Execute     config_clock -quiet -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 0.64 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.73 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -no_signed_zeros=false 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=false 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 0.88 sec.
Execute   set_part xc7z020clg400-1 -tool vivado 
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 100MHz -name default 
Execute     config_clock -quiet -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_compile 
Execute   config_sdx -target none 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/depthwise_conv2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/depthwise_conv2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/depthwise_conv2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/depthwise_conv2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp
Command       clang done; 1.79 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp"  -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.77 sec.
INFO-FLOW: Done: GCC PP time: 3.6 seconds per iteration
Execute       source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp std=gnu++98 -directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp std=gnu++98 -directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.depthwise_conv2d.pp.0.cpp.diag.yml /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.depthwise_conv2d.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.depthwise_conv2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.depthwise_conv2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.depthwise_conv2d.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.depthwise_conv2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.depthwise_conv2d.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.depthwise_conv2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.bc
Command       clang done; 1.73 sec.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/max_pooling2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/max_pooling2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/max_pooling2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/max_pooling2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp
Command       clang done; 1.77 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp"  -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.77 sec.
INFO-FLOW: Done: GCC PP time: 3.6 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp std=gnu++98 -directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp std=gnu++98 -directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.max_pooling2d.pp.0.cpp.diag.yml /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.max_pooling2d.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.max_pooling2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.max_pooling2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.max_pooling2d.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.max_pooling2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.max_pooling2d.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.max_pooling2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.bc
Command       clang done; 1.74 sec.
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../mnist_AXI_Stream.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../mnist_AXI_Stream.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../mnist_AXI_Stream.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../mnist_AXI_Stream.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp
Command       clang done; 1.82 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.8 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp"  -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
Command       clang done; 2.2 sec.
INFO-FLOW: Done: GCC PP time: 4.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp std=gnu++98 -directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.76 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp std=gnu++98 -directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.72 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.mnist_AXI_Stream.pp.0.cpp.diag.yml /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.mnist_AXI_Stream.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.mnist_AXI_Stream.pp.0.cpp.err.log 
Command       ap_eval done; 0.6 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.mnist_AXI_Stream.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.mnist_AXI_Stream.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.mnist_AXI_Stream.pp.0.cpp.err.log 
Command         ap_eval done; 1.32 sec.
Execute         source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.mnist_AXI_Stream.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.mnist_AXI_Stream.pp.0.cpp.err.log 
Command         ap_eval done; 0.59 sec.
Command       tidy_31 done; 1.92 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.32 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.bc
Command       clang done; 2.21 sec.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/padding2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/padding2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/padding2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/padding2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp
Command       clang done; 1.78 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp"  -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.76 sec.
INFO-FLOW: Done: GCC PP time: 3.6 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp std=gnu++98 -directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp std=gnu++98 -directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.padding2d.pp.0.cpp.diag.yml /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.padding2d.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.padding2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.padding2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.padding2d.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.padding2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.padding2d.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.padding2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.bc
Command       clang done; 1.74 sec.
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/pointwise_conv2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/pointwise_conv2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/pointwise_conv2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/pointwise_conv2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp
Command       clang done; 1.77 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp"  -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.77 sec.
INFO-FLOW: Done: GCC PP time: 3.5 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp std=gnu++98 -directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp std=gnu++98 -directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.pointwise_conv2d.pp.0.cpp.diag.yml /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.pointwise_conv2d.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.pointwise_conv2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.pointwise_conv2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.pointwise_conv2d.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.pointwise_conv2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.pointwise_conv2d.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.pointwise_conv2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.bc
Command       clang done; 1.74 sec.
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/separable_conv2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/separable_conv2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/separable_conv2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/separable_conv2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp
Command       clang done; 1.77 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp"  -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.77 sec.
INFO-FLOW: Done: GCC PP time: 3.5 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp std=gnu++98 -directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp std=gnu++98 -directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.separable_conv2d.pp.0.cpp.diag.yml /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.separable_conv2d.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.separable_conv2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.separable_conv2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.separable_conv2d.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.separable_conv2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.separable_conv2d.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.separable_conv2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.bc
Command       clang done; 1.73 sec.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/up_sampling2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/up_sampling2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/up_sampling2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/up_sampling2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp
Command       clang done; 1.76 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp"  -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.76 sec.
INFO-FLOW: Done: GCC PP time: 3.5 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp std=gnu++98 -directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp std=gnu++98 -directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.up_sampling2d.pp.0.cpp.diag.yml /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.up_sampling2d.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.up_sampling2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.up_sampling2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.up_sampling2d.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.up_sampling2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.up_sampling2d.pp.0.cpp.out.log 2> /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.up_sampling2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.bc
Command       clang done; 1.74 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.g.bc /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.g.bc /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.g.bc /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.g.bc /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.g.bc /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.g.bc /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.g.bc -hls-opt -except-internalize network -L/tools/Xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.91 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 897.250 ; gain = 194.969 ; free physical = 3047 ; free virtual = 9319
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 897.250 ; gain = 194.969 ; free physical = 3047 ; free virtual = 9319
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.pp.bc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.93 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top network -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.0.bc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 897.250 ; gain = 194.969 ; free physical = 3038 ; free virtual = 9312
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.1.bc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.12 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 897.250 ; gain = 194.969 ; free physical = 3034 ; free virtual = 9308
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.1.bc to /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.1.bc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
Command         transform done; 0.45 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:19:63)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:19:63)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:5)...3 expression(s) balanced.
Command         transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 897.250 ; gain = 194.969 ; free physical = 3010 ; free virtual = 9285
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.2.bc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:16:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:16:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:16:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:16:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:20:63)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:19:63)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:19:63)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-0-0' in function 'pointwise_conv2d_fix'.
Command         transform done; 0.77 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 897.250 ; gain = 194.969 ; free physical = 2917 ; free virtual = 9192
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.77 sec.
Command     elaborate done; 48.71 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'network' ...
Execute       ap_set_top_model network 
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
Execute       get_model_list network -filter all-wo-channel -topdown 
Execute       preproc_iomode -model network 
Execute       preproc_iomode -model pointwise_conv2d_fix.4 
Execute       preproc_iomode -model pointwise_conv2d_fix.3 
Execute       preproc_iomode -model up_sampling2d_fix16 
Execute       preproc_iomode -model pointwise_conv2d_fix.2 
Execute       preproc_iomode -model depthwise_conv2d_fix.1 
Execute       preproc_iomode -model pointwise_conv2d_fix.1 
Execute       preproc_iomode -model depthwise_conv2d_fix.2 
Execute       preproc_iomode -model max_pooling2d_fix16 
Execute       preproc_iomode -model pointwise_conv2d_fix 
Execute       preproc_iomode -model depthwise_conv2d_fix 
Execute       preproc_iomode -model padding2d_fix16 
Execute       get_model_list network -filter all-wo-channel 
INFO-FLOW: Model list for configure: padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network
INFO-FLOW: Configuring Module : padding2d_fix16 ...
Execute       set_default_model padding2d_fix16 
Execute       apply_spec_resource_limit padding2d_fix16 
INFO-FLOW: Configuring Module : depthwise_conv2d_fix ...
Execute       set_default_model depthwise_conv2d_fix 
Execute       apply_spec_resource_limit depthwise_conv2d_fix 
INFO-FLOW: Configuring Module : pointwise_conv2d_fix ...
Execute       set_default_model pointwise_conv2d_fix 
Execute       apply_spec_resource_limit pointwise_conv2d_fix 
INFO-FLOW: Configuring Module : max_pooling2d_fix16 ...
Execute       set_default_model max_pooling2d_fix16 
Execute       apply_spec_resource_limit max_pooling2d_fix16 
INFO-FLOW: Configuring Module : depthwise_conv2d_fix.2 ...
Execute       set_default_model depthwise_conv2d_fix.2 
Execute       apply_spec_resource_limit depthwise_conv2d_fix.2 
INFO-FLOW: Configuring Module : pointwise_conv2d_fix.1 ...
Execute       set_default_model pointwise_conv2d_fix.1 
Execute       apply_spec_resource_limit pointwise_conv2d_fix.1 
INFO-FLOW: Configuring Module : depthwise_conv2d_fix.1 ...
Execute       set_default_model depthwise_conv2d_fix.1 
Execute       apply_spec_resource_limit depthwise_conv2d_fix.1 
INFO-FLOW: Configuring Module : pointwise_conv2d_fix.2 ...
Execute       set_default_model pointwise_conv2d_fix.2 
Execute       apply_spec_resource_limit pointwise_conv2d_fix.2 
INFO-FLOW: Configuring Module : up_sampling2d_fix16 ...
Execute       set_default_model up_sampling2d_fix16 
Execute       apply_spec_resource_limit up_sampling2d_fix16 
INFO-FLOW: Configuring Module : pointwise_conv2d_fix.3 ...
Execute       set_default_model pointwise_conv2d_fix.3 
Execute       apply_spec_resource_limit pointwise_conv2d_fix.3 
INFO-FLOW: Configuring Module : pointwise_conv2d_fix.4 ...
Execute       set_default_model pointwise_conv2d_fix.4 
Execute       apply_spec_resource_limit pointwise_conv2d_fix.4 
INFO-FLOW: Configuring Module : network ...
Execute       set_default_model network 
Execute       apply_spec_resource_limit network 
INFO-FLOW: Model list for preprocess: padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network
INFO-FLOW: Preprocessing Module: padding2d_fix16 ...
Execute       set_default_model padding2d_fix16 
Execute       cdfg_preprocess -model padding2d_fix16 
Execute       rtl_gen_preprocess padding2d_fix16 
INFO-FLOW: Preprocessing Module: depthwise_conv2d_fix ...
Execute       set_default_model depthwise_conv2d_fix 
Execute       cdfg_preprocess -model depthwise_conv2d_fix 
Execute       rtl_gen_preprocess depthwise_conv2d_fix 
INFO-FLOW: Preprocessing Module: pointwise_conv2d_fix ...
Execute       set_default_model pointwise_conv2d_fix 
Execute       cdfg_preprocess -model pointwise_conv2d_fix 
Execute       rtl_gen_preprocess pointwise_conv2d_fix 
INFO-FLOW: Preprocessing Module: max_pooling2d_fix16 ...
Execute       set_default_model max_pooling2d_fix16 
Execute       cdfg_preprocess -model max_pooling2d_fix16 
Execute       rtl_gen_preprocess max_pooling2d_fix16 
INFO-FLOW: Preprocessing Module: depthwise_conv2d_fix.2 ...
Execute       set_default_model depthwise_conv2d_fix.2 
Execute       cdfg_preprocess -model depthwise_conv2d_fix.2 
Execute       rtl_gen_preprocess depthwise_conv2d_fix.2 
INFO-FLOW: Preprocessing Module: pointwise_conv2d_fix.1 ...
Execute       set_default_model pointwise_conv2d_fix.1 
Execute       cdfg_preprocess -model pointwise_conv2d_fix.1 
Execute       rtl_gen_preprocess pointwise_conv2d_fix.1 
INFO-FLOW: Preprocessing Module: depthwise_conv2d_fix.1 ...
Execute       set_default_model depthwise_conv2d_fix.1 
Execute       cdfg_preprocess -model depthwise_conv2d_fix.1 
Execute       rtl_gen_preprocess depthwise_conv2d_fix.1 
INFO-FLOW: Preprocessing Module: pointwise_conv2d_fix.2 ...
Execute       set_default_model pointwise_conv2d_fix.2 
Execute       cdfg_preprocess -model pointwise_conv2d_fix.2 
Execute       rtl_gen_preprocess pointwise_conv2d_fix.2 
INFO-FLOW: Preprocessing Module: up_sampling2d_fix16 ...
Execute       set_default_model up_sampling2d_fix16 
Execute       cdfg_preprocess -model up_sampling2d_fix16 
Execute       rtl_gen_preprocess up_sampling2d_fix16 
INFO-FLOW: Preprocessing Module: pointwise_conv2d_fix.3 ...
Execute       set_default_model pointwise_conv2d_fix.3 
Execute       cdfg_preprocess -model pointwise_conv2d_fix.3 
Execute       rtl_gen_preprocess pointwise_conv2d_fix.3 
INFO-FLOW: Preprocessing Module: pointwise_conv2d_fix.4 ...
Execute       set_default_model pointwise_conv2d_fix.4 
Execute       cdfg_preprocess -model pointwise_conv2d_fix.4 
Execute       rtl_gen_preprocess pointwise_conv2d_fix.4 
INFO-FLOW: Preprocessing Module: network ...
Execute       set_default_model network 
Execute       cdfg_preprocess -model network 
Execute       rtl_gen_preprocess network 
INFO-FLOW: Model list for synthesis: padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model padding2d_fix16 
Execute       schedule -model padding2d_fix16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.04 seconds; current allocated memory: 234.063 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.sched.adb -f 
INFO-FLOW: Finish scheduling padding2d_fix16.
Execute       set_default_model padding2d_fix16 
Execute       bind -model padding2d_fix16 
BIND OPTION: model=padding2d_fix16
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 234.562 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.verbose.bind.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.bind.adb -f 
INFO-FLOW: Finish binding padding2d_fix16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model depthwise_conv2d_fix 
Execute       schedule -model depthwise_conv2d_fix 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 234.930 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.verbose.sched.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.sched.adb -f 
INFO-FLOW: Finish scheduling depthwise_conv2d_fix.
Execute       set_default_model depthwise_conv2d_fix 
Execute       bind -model depthwise_conv2d_fix 
BIND OPTION: model=depthwise_conv2d_fix
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 235.188 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.verbose.bind.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.bind.adb -f 
INFO-FLOW: Finish binding depthwise_conv2d_fix.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pointwise_conv2d_fix 
Execute       schedule -model pointwise_conv2d_fix 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 235.416 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.verbose.sched.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.sched.adb -f 
INFO-FLOW: Finish scheduling pointwise_conv2d_fix.
Execute       set_default_model pointwise_conv2d_fix 
Execute       bind -model pointwise_conv2d_fix 
BIND OPTION: model=pointwise_conv2d_fix
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 235.639 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.verbose.bind.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.bind.adb -f 
INFO-FLOW: Finish binding pointwise_conv2d_fix.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling2d_fix16 
Execute       schedule -model max_pooling2d_fix16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 235.915 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.verbose.sched.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling2d_fix16.
Execute       set_default_model max_pooling2d_fix16 
Execute       bind -model max_pooling2d_fix16 
BIND OPTION: model=max_pooling2d_fix16
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 236.238 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.verbose.bind.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.bind.adb -f 
INFO-FLOW: Finish binding max_pooling2d_fix16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model depthwise_conv2d_fix.2 
Execute       schedule -model depthwise_conv2d_fix.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 236.586 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.verbose.sched.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.sched.adb -f 
INFO-FLOW: Finish scheduling depthwise_conv2d_fix.2.
Execute       set_default_model depthwise_conv2d_fix.2 
Execute       bind -model depthwise_conv2d_fix.2 
BIND OPTION: model=depthwise_conv2d_fix.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 236.945 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.verbose.bind.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.bind.adb -f 
INFO-FLOW: Finish binding depthwise_conv2d_fix.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pointwise_conv2d_fix.1 
Execute       schedule -model pointwise_conv2d_fix.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 237.287 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.verbose.sched.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.sched.adb -f 
INFO-FLOW: Finish scheduling pointwise_conv2d_fix.1.
Execute       set_default_model pointwise_conv2d_fix.1 
Execute       bind -model pointwise_conv2d_fix.1 
BIND OPTION: model=pointwise_conv2d_fix.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.577 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.verbose.bind.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.bind.adb -f 
INFO-FLOW: Finish binding pointwise_conv2d_fix.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model depthwise_conv2d_fix.1 
Execute       schedule -model depthwise_conv2d_fix.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 237.906 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.verbose.sched.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.sched.adb -f 
INFO-FLOW: Finish scheduling depthwise_conv2d_fix.1.
Execute       set_default_model depthwise_conv2d_fix.1 
Execute       bind -model depthwise_conv2d_fix.1 
BIND OPTION: model=depthwise_conv2d_fix.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 238.268 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.verbose.bind.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.bind.adb -f 
INFO-FLOW: Finish binding depthwise_conv2d_fix.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pointwise_conv2d_fix.2 
Execute       schedule -model pointwise_conv2d_fix.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 238.498 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.verbose.sched.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.sched.adb -f 
INFO-FLOW: Finish scheduling pointwise_conv2d_fix.2.
Execute       set_default_model pointwise_conv2d_fix.2 
Execute       bind -model pointwise_conv2d_fix.2 
BIND OPTION: model=pointwise_conv2d_fix.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 238.815 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.verbose.bind.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.bind.adb -f 
INFO-FLOW: Finish binding pointwise_conv2d_fix.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model up_sampling2d_fix16 
Execute       schedule -model up_sampling2d_fix16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 239.025 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.verbose.sched.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.sched.adb -f 
INFO-FLOW: Finish scheduling up_sampling2d_fix16.
Execute       set_default_model up_sampling2d_fix16 
Execute       bind -model up_sampling2d_fix16 
BIND OPTION: model=up_sampling2d_fix16
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 239.247 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.verbose.bind.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.bind.adb -f 
INFO-FLOW: Finish binding up_sampling2d_fix16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pointwise_conv2d_fix.3 
Execute       schedule -model pointwise_conv2d_fix.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 239.514 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.verbose.sched.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.sched.adb -f 
INFO-FLOW: Finish scheduling pointwise_conv2d_fix.3.
Execute       set_default_model pointwise_conv2d_fix.3 
Execute       bind -model pointwise_conv2d_fix.3 
BIND OPTION: model=pointwise_conv2d_fix.3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 239.805 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.verbose.bind.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.bind.adb -f 
INFO-FLOW: Finish binding pointwise_conv2d_fix.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pointwise_conv2d_fix.4 
Execute       schedule -model pointwise_conv2d_fix.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 240.022 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.verbose.sched.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.sched.adb -f 
INFO-FLOW: Finish scheduling pointwise_conv2d_fix.4.
Execute       set_default_model pointwise_conv2d_fix.4 
Execute       bind -model pointwise_conv2d_fix.4 
BIND OPTION: model=pointwise_conv2d_fix.4
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 240.247 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.verbose.bind.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.bind.adb -f 
INFO-FLOW: Finish binding pointwise_conv2d_fix.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network 
Execute       schedule -model network 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 240.695 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.verbose.sched.rpt 
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.sched.adb -f 
INFO-FLOW: Finish scheduling network.
Execute       set_default_model network 
Execute       bind -model network 
BIND OPTION: model=network
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.89 sec.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 241.865 MB.
Execute       syn_report -verbosereport -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.verbose.bind.rpt 
Command       syn_report done; 0.4 sec.
Execute       db_write -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.bind.adb -f 
INFO-FLOW: Finish binding network.
Execute       get_model_list network -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess padding2d_fix16 
Execute       rtl_gen_preprocess depthwise_conv2d_fix 
Execute       rtl_gen_preprocess pointwise_conv2d_fix 
Execute       rtl_gen_preprocess max_pooling2d_fix16 
Execute       rtl_gen_preprocess depthwise_conv2d_fix.2 
Execute       rtl_gen_preprocess pointwise_conv2d_fix.1 
Execute       rtl_gen_preprocess depthwise_conv2d_fix.1 
Execute       rtl_gen_preprocess pointwise_conv2d_fix.2 
Execute       rtl_gen_preprocess up_sampling2d_fix16 
Execute       rtl_gen_preprocess pointwise_conv2d_fix.3 
Execute       rtl_gen_preprocess pointwise_conv2d_fix.4 
Execute       rtl_gen_preprocess network 
INFO-FLOW: Model list for RTL generation: padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model padding2d_fix16 -vendor xilinx -mg_file /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 242.892 MB.
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl padding2d_fix16 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/padding2d_fix16 -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl padding2d_fix16 -style xilinx -f -lang vhdl -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/padding2d_fix16 
Execute       gen_rtl padding2d_fix16 -style xilinx -f -lang vlog -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/padding2d_fix16 
Execute       syn_report -csynth -model padding2d_fix16 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/padding2d_fix16_csynth.rpt 
Execute       syn_report -rtlxml -model padding2d_fix16 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/padding2d_fix16_csynth.xml 
Execute       syn_report -verbosereport -model padding2d_fix16 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.verbose.rpt 
Execute       db_write -model padding2d_fix16 -f -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.adb 
Execute       gen_tb_info padding2d_fix16 -p /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model depthwise_conv2d_fix -vendor xilinx -mg_file /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_15s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 245.629 MB.
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl depthwise_conv2d_fix -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/depthwise_conv2d_fix -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl depthwise_conv2d_fix -style xilinx -f -lang vhdl -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/depthwise_conv2d_fix 
Execute       gen_rtl depthwise_conv2d_fix -style xilinx -f -lang vlog -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/depthwise_conv2d_fix 
Execute       syn_report -csynth -model depthwise_conv2d_fix -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/depthwise_conv2d_fix_csynth.rpt 
Execute       syn_report -rtlxml -model depthwise_conv2d_fix -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/depthwise_conv2d_fix_csynth.xml 
Execute       syn_report -verbosereport -model depthwise_conv2d_fix -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.verbose.rpt 
Execute       db_write -model depthwise_conv2d_fix -f -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.adb 
Execute       gen_tb_info depthwise_conv2d_fix -p /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pointwise_conv2d_fix -vendor xilinx -mg_file /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_15s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 247.208 MB.
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl pointwise_conv2d_fix -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/pointwise_conv2d_fix -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl pointwise_conv2d_fix -style xilinx -f -lang vhdl -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/pointwise_conv2d_fix 
Execute       gen_rtl pointwise_conv2d_fix -style xilinx -f -lang vlog -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/pointwise_conv2d_fix 
Execute       syn_report -csynth -model pointwise_conv2d_fix -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_csynth.rpt 
Execute       syn_report -rtlxml -model pointwise_conv2d_fix -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_csynth.xml 
Execute       syn_report -verbosereport -model pointwise_conv2d_fix -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.verbose.rpt 
Execute       db_write -model pointwise_conv2d_fix -f -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.adb 
Execute       gen_tb_info pointwise_conv2d_fix -p /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pooling2d_fix16 -vendor xilinx -mg_file /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 248.634 MB.
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling2d_fix16 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/max_pooling2d_fix16 -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl max_pooling2d_fix16 -style xilinx -f -lang vhdl -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/max_pooling2d_fix16 
Execute       gen_rtl max_pooling2d_fix16 -style xilinx -f -lang vlog -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/max_pooling2d_fix16 
Execute       syn_report -csynth -model max_pooling2d_fix16 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/max_pooling2d_fix16_csynth.rpt 
Execute       syn_report -rtlxml -model max_pooling2d_fix16 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/max_pooling2d_fix16_csynth.xml 
Execute       syn_report -verbosereport -model max_pooling2d_fix16 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.verbose.rpt 
Execute       db_write -model max_pooling2d_fix16 -f -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.adb 
Execute       gen_tb_info max_pooling2d_fix16 -p /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model depthwise_conv2d_fix.2 -vendor xilinx -mg_file /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 250.759 MB.
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl depthwise_conv2d_fix.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/depthwise_conv2d_fix_2 -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl depthwise_conv2d_fix.2 -style xilinx -f -lang vhdl -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/depthwise_conv2d_fix_2 
Execute       gen_rtl depthwise_conv2d_fix.2 -style xilinx -f -lang vlog -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/depthwise_conv2d_fix_2 
Execute       syn_report -csynth -model depthwise_conv2d_fix.2 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/depthwise_conv2d_fix_2_csynth.rpt 
Execute       syn_report -rtlxml -model depthwise_conv2d_fix.2 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/depthwise_conv2d_fix_2_csynth.xml 
Execute       syn_report -verbosereport -model depthwise_conv2d_fix.2 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.verbose.rpt 
Execute       db_write -model depthwise_conv2d_fix.2 -f -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.adb 
Execute       gen_tb_info depthwise_conv2d_fix.2 -p /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pointwise_conv2d_fix.1 -vendor xilinx -mg_file /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 252.870 MB.
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl pointwise_conv2d_fix.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/pointwise_conv2d_fix_1 -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl pointwise_conv2d_fix.1 -style xilinx -f -lang vhdl -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/pointwise_conv2d_fix_1 
Execute       gen_rtl pointwise_conv2d_fix.1 -style xilinx -f -lang vlog -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/pointwise_conv2d_fix_1 
Execute       syn_report -csynth -model pointwise_conv2d_fix.1 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_1_csynth.rpt 
Execute       syn_report -rtlxml -model pointwise_conv2d_fix.1 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_1_csynth.xml 
Execute       syn_report -verbosereport -model pointwise_conv2d_fix.1 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.verbose.rpt 
Execute       db_write -model pointwise_conv2d_fix.1 -f -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.adb 
Execute       gen_tb_info pointwise_conv2d_fix.1 -p /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model depthwise_conv2d_fix.1 -vendor xilinx -mg_file /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 254.788 MB.
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl depthwise_conv2d_fix.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/depthwise_conv2d_fix_1 -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl depthwise_conv2d_fix.1 -style xilinx -f -lang vhdl -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/depthwise_conv2d_fix_1 
Execute       gen_rtl depthwise_conv2d_fix.1 -style xilinx -f -lang vlog -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/depthwise_conv2d_fix_1 
Execute       syn_report -csynth -model depthwise_conv2d_fix.1 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/depthwise_conv2d_fix_1_csynth.rpt 
Execute       syn_report -rtlxml -model depthwise_conv2d_fix.1 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/depthwise_conv2d_fix_1_csynth.xml 
Execute       syn_report -verbosereport -model depthwise_conv2d_fix.1 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.verbose.rpt 
Execute       db_write -model depthwise_conv2d_fix.1 -f -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.adb 
Execute       gen_tb_info depthwise_conv2d_fix.1 -p /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pointwise_conv2d_fix.2 -vendor xilinx -mg_file /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 256.938 MB.
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl pointwise_conv2d_fix.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/pointwise_conv2d_fix_2 -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl pointwise_conv2d_fix.2 -style xilinx -f -lang vhdl -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/pointwise_conv2d_fix_2 
Execute       gen_rtl pointwise_conv2d_fix.2 -style xilinx -f -lang vlog -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/pointwise_conv2d_fix_2 
Execute       syn_report -csynth -model pointwise_conv2d_fix.2 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_2_csynth.rpt 
Execute       syn_report -rtlxml -model pointwise_conv2d_fix.2 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_2_csynth.xml 
Execute       syn_report -verbosereport -model pointwise_conv2d_fix.2 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.verbose.rpt 
Execute       db_write -model pointwise_conv2d_fix.2 -f -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.adb 
Execute       gen_tb_info pointwise_conv2d_fix.2 -p /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model up_sampling2d_fix16 -vendor xilinx -mg_file /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 258.597 MB.
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl up_sampling2d_fix16 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/up_sampling2d_fix16 -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl up_sampling2d_fix16 -style xilinx -f -lang vhdl -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/up_sampling2d_fix16 
Execute       gen_rtl up_sampling2d_fix16 -style xilinx -f -lang vlog -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/up_sampling2d_fix16 
Execute       syn_report -csynth -model up_sampling2d_fix16 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/up_sampling2d_fix16_csynth.rpt 
Execute       syn_report -rtlxml -model up_sampling2d_fix16 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/up_sampling2d_fix16_csynth.xml 
Execute       syn_report -verbosereport -model up_sampling2d_fix16 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.verbose.rpt 
Execute       db_write -model up_sampling2d_fix16 -f -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.adb 
Execute       gen_tb_info up_sampling2d_fix16 -p /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pointwise_conv2d_fix.3 -vendor xilinx -mg_file /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 260.153 MB.
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl pointwise_conv2d_fix.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/pointwise_conv2d_fix_3 -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl pointwise_conv2d_fix.3 -style xilinx -f -lang vhdl -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/pointwise_conv2d_fix_3 
Execute       gen_rtl pointwise_conv2d_fix.3 -style xilinx -f -lang vlog -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/pointwise_conv2d_fix_3 
Execute       syn_report -csynth -model pointwise_conv2d_fix.3 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_3_csynth.rpt 
Execute       syn_report -rtlxml -model pointwise_conv2d_fix.3 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_3_csynth.xml 
Execute       syn_report -verbosereport -model pointwise_conv2d_fix.3 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.verbose.rpt 
Execute       db_write -model pointwise_conv2d_fix.3 -f -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.adb 
Execute       gen_tb_info pointwise_conv2d_fix.3 -p /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pointwise_conv2d_fix.4 -vendor xilinx -mg_file /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_15s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 261.868 MB.
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl pointwise_conv2d_fix.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/pointwise_conv2d_fix_4 -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl pointwise_conv2d_fix.4 -style xilinx -f -lang vhdl -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/pointwise_conv2d_fix_4 
Execute       gen_rtl pointwise_conv2d_fix.4 -style xilinx -f -lang vlog -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/pointwise_conv2d_fix_4 
Execute       syn_report -csynth -model pointwise_conv2d_fix.4 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_4_csynth.rpt 
Execute       syn_report -rtlxml -model pointwise_conv2d_fix.4 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_4_csynth.xml 
Execute       syn_report -verbosereport -model pointwise_conv2d_fix.4 -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.verbose.rpt 
Execute       db_write -model pointwise_conv2d_fix.4 -f -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.adb 
Execute       gen_tb_info pointwise_conv2d_fix.4 -p /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model network -vendor xilinx -mg_file /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 265.746 MB.
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl network -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/network -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl network -istop -style xilinx -f -lang vhdl -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/network 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl network -istop -style xilinx -f -lang vlog -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/network 
Execute       syn_report -csynth -model network -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/network_csynth.rpt 
Execute       syn_report -rtlxml -model network -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/network_csynth.xml 
Execute       syn_report -verbosereport -model network -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.verbose.rpt 
Command       syn_report done; 0.44 sec.
Execute       db_write -model network -f -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.adb 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info network -p /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network 
Execute       export_constraint_db -f -tool general -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.constraint.tcl 
Execute       syn_report -designview -model network -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.design.xml 
Command       syn_report done; 0.35 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model network -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model network -o /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks network 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain network 
INFO-FLOW: Model list for RTL component generation: padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network
INFO-FLOW: Handling components in module [padding2d_fix16] ... 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.compgen.tcl 
INFO-FLOW: Handling components in module [depthwise_conv2d_fix] ... 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.compgen.tcl 
INFO-FLOW: Found component network_mul_mul_15s_16s_30_1_1.
INFO-FLOW: Append model network_mul_mul_15s_16s_30_1_1
INFO-FLOW: Found component depthwise_conv2d_fix_SeparableConv2D_0_w_1.
INFO-FLOW: Append model depthwise_conv2d_fix_SeparableConv2D_0_w_1
INFO-FLOW: Handling components in module [pointwise_conv2d_fix] ... 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.compgen.tcl 
INFO-FLOW: Found component pointwise_conv2d_fix_SeparableConv2D_0_b_s.
INFO-FLOW: Append model pointwise_conv2d_fix_SeparableConv2D_0_b_s
INFO-FLOW: Found component pointwise_conv2d_fix_SeparableConv2D_0_w_s.
INFO-FLOW: Append model pointwise_conv2d_fix_SeparableConv2D_0_w_s
INFO-FLOW: Handling components in module [max_pooling2d_fix16] ... 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.compgen.tcl 
INFO-FLOW: Handling components in module [depthwise_conv2d_fix_2] ... 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.compgen.tcl 
INFO-FLOW: Found component network_mul_mul_16s_16s_30_1_1.
INFO-FLOW: Append model network_mul_mul_16s_16s_30_1_1
INFO-FLOW: Handling components in module [pointwise_conv2d_fix_1] ... 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.compgen.tcl 
INFO-FLOW: Found component network_mul_mul_16s_15s_30_1_1.
INFO-FLOW: Append model network_mul_mul_16s_15s_30_1_1
INFO-FLOW: Found component pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.
INFO-FLOW: Append model pointwise_conv2d_fix_1_SeparableConv2D_1_b_s
INFO-FLOW: Found component pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.
INFO-FLOW: Append model pointwise_conv2d_fix_1_SeparableConv2D_1_w_s
INFO-FLOW: Handling components in module [depthwise_conv2d_fix_1] ... 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.compgen.tcl 
INFO-FLOW: Handling components in module [pointwise_conv2d_fix_2] ... 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.compgen.tcl 
INFO-FLOW: Found component pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.
INFO-FLOW: Append model pointwise_conv2d_fix_2_SeparableConv2D_2_b_s
INFO-FLOW: Found component pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.
INFO-FLOW: Append model pointwise_conv2d_fix_2_SeparableConv2D_2_w_s
INFO-FLOW: Handling components in module [up_sampling2d_fix16] ... 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.compgen.tcl 
INFO-FLOW: Handling components in module [pointwise_conv2d_fix_3] ... 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.compgen.tcl 
INFO-FLOW: Found component pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.
INFO-FLOW: Append model pointwise_conv2d_fix_3_SeparableConv2D_3_b_s
INFO-FLOW: Found component pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.
INFO-FLOW: Append model pointwise_conv2d_fix_3_SeparableConv2D_3_w_s
INFO-FLOW: Handling components in module [pointwise_conv2d_fix_4] ... 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.compgen.tcl 
INFO-FLOW: Found component pointwise_conv2d_fix_4_SeparableConv2D_4_w_s.
INFO-FLOW: Append model pointwise_conv2d_fix_4_SeparableConv2D_4_w_s
INFO-FLOW: Handling components in module [network] ... 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.tcl 
INFO-FLOW: Found component network_SeparableConv2D_1_b_1.
INFO-FLOW: Append model network_SeparableConv2D_1_b_1
INFO-FLOW: Found component network_SeparableConv2D_1_w_1.
INFO-FLOW: Append model network_SeparableConv2D_1_w_1
INFO-FLOW: Found component network_SeparableConv2D_2_b_1.
INFO-FLOW: Append model network_SeparableConv2D_2_b_1
INFO-FLOW: Found component network_SeparableConv2D_2_w_1.
INFO-FLOW: Append model network_SeparableConv2D_2_w_1
INFO-FLOW: Found component network_SeparableConv2D_3_w_1.
INFO-FLOW: Append model network_SeparableConv2D_3_w_1
INFO-FLOW: Found component network_SeparableConv2D_4_w_1.
INFO-FLOW: Append model network_SeparableConv2D_4_w_1
INFO-FLOW: Found component network_MemBank_A.
INFO-FLOW: Append model network_MemBank_A
INFO-FLOW: Found component network_MemBank_Out.
INFO-FLOW: Append model network_MemBank_Out
INFO-FLOW: Found component network_sig_buffer_keep_V.
INFO-FLOW: Append model network_sig_buffer_keep_V
INFO-FLOW: Found component network_sig_buffer_user_V.
INFO-FLOW: Append model network_sig_buffer_user_V
INFO-FLOW: Found component network_AXILiteS_s_axi.
INFO-FLOW: Append model network_AXILiteS_s_axi
INFO-FLOW: Append model padding2d_fix16
INFO-FLOW: Append model depthwise_conv2d_fix
INFO-FLOW: Append model pointwise_conv2d_fix
INFO-FLOW: Append model max_pooling2d_fix16
INFO-FLOW: Append model depthwise_conv2d_fix_2
INFO-FLOW: Append model pointwise_conv2d_fix_1
INFO-FLOW: Append model depthwise_conv2d_fix_1
INFO-FLOW: Append model pointwise_conv2d_fix_2
INFO-FLOW: Append model up_sampling2d_fix16
INFO-FLOW: Append model pointwise_conv2d_fix_3
INFO-FLOW: Append model pointwise_conv2d_fix_4
INFO-FLOW: Append model network
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: network_mul_mul_15s_16s_30_1_1 depthwise_conv2d_fix_SeparableConv2D_0_w_1 pointwise_conv2d_fix_SeparableConv2D_0_b_s pointwise_conv2d_fix_SeparableConv2D_0_w_s network_mul_mul_16s_16s_30_1_1 network_mul_mul_16s_15s_30_1_1 pointwise_conv2d_fix_1_SeparableConv2D_1_b_s pointwise_conv2d_fix_1_SeparableConv2D_1_w_s pointwise_conv2d_fix_2_SeparableConv2D_2_b_s pointwise_conv2d_fix_2_SeparableConv2D_2_w_s pointwise_conv2d_fix_3_SeparableConv2D_3_b_s pointwise_conv2d_fix_3_SeparableConv2D_3_w_s pointwise_conv2d_fix_4_SeparableConv2D_4_w_s network_SeparableConv2D_1_b_1 network_SeparableConv2D_1_w_1 network_SeparableConv2D_2_b_1 network_SeparableConv2D_2_w_1 network_SeparableConv2D_3_w_1 network_SeparableConv2D_4_w_1 network_MemBank_A network_MemBank_Out network_sig_buffer_keep_V network_sig_buffer_user_V network_AXILiteS_s_axi padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix_2 pointwise_conv2d_fix_1 depthwise_conv2d_fix_1 pointwise_conv2d_fix_2 up_sampling2d_fix16 pointwise_conv2d_fix_3 pointwise_conv2d_fix_4 network
INFO-FLOW: To file: write model network_mul_mul_15s_16s_30_1_1
INFO-FLOW: To file: write model depthwise_conv2d_fix_SeparableConv2D_0_w_1
INFO-FLOW: To file: write model pointwise_conv2d_fix_SeparableConv2D_0_b_s
INFO-FLOW: To file: write model pointwise_conv2d_fix_SeparableConv2D_0_w_s
INFO-FLOW: To file: write model network_mul_mul_16s_16s_30_1_1
INFO-FLOW: To file: write model network_mul_mul_16s_15s_30_1_1
INFO-FLOW: To file: write model pointwise_conv2d_fix_1_SeparableConv2D_1_b_s
INFO-FLOW: To file: write model pointwise_conv2d_fix_1_SeparableConv2D_1_w_s
INFO-FLOW: To file: write model pointwise_conv2d_fix_2_SeparableConv2D_2_b_s
INFO-FLOW: To file: write model pointwise_conv2d_fix_2_SeparableConv2D_2_w_s
INFO-FLOW: To file: write model pointwise_conv2d_fix_3_SeparableConv2D_3_b_s
INFO-FLOW: To file: write model pointwise_conv2d_fix_3_SeparableConv2D_3_w_s
INFO-FLOW: To file: write model pointwise_conv2d_fix_4_SeparableConv2D_4_w_s
INFO-FLOW: To file: write model network_SeparableConv2D_1_b_1
INFO-FLOW: To file: write model network_SeparableConv2D_1_w_1
INFO-FLOW: To file: write model network_SeparableConv2D_2_b_1
INFO-FLOW: To file: write model network_SeparableConv2D_2_w_1
INFO-FLOW: To file: write model network_SeparableConv2D_3_w_1
INFO-FLOW: To file: write model network_SeparableConv2D_4_w_1
INFO-FLOW: To file: write model network_MemBank_A
INFO-FLOW: To file: write model network_MemBank_Out
INFO-FLOW: To file: write model network_sig_buffer_keep_V
INFO-FLOW: To file: write model network_sig_buffer_user_V
INFO-FLOW: To file: write model network_AXILiteS_s_axi
INFO-FLOW: To file: write model padding2d_fix16
INFO-FLOW: To file: write model depthwise_conv2d_fix
INFO-FLOW: To file: write model pointwise_conv2d_fix
INFO-FLOW: To file: write model max_pooling2d_fix16
INFO-FLOW: To file: write model depthwise_conv2d_fix_2
INFO-FLOW: To file: write model pointwise_conv2d_fix_1
INFO-FLOW: To file: write model depthwise_conv2d_fix_1
INFO-FLOW: To file: write model pointwise_conv2d_fix_2
INFO-FLOW: To file: write model up_sampling2d_fix16
INFO-FLOW: To file: write model pointwise_conv2d_fix_3
INFO-FLOW: To file: write model pointwise_conv2d_fix_4
INFO-FLOW: To file: write model network
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_1_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_4_SeparableConv2D_4_w_s_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_1' is read-only, switch it to a ROM.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_1_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_1' is read-only, switch it to a ROM.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_1_rom' using block ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_b_1' is read-only, switch it to a ROM.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_b_1_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_w_1' is read-only, switch it to a ROM.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_w_1_rom' using block ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_3_w_1' is read-only, switch it to a ROM.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_3_w_1_rom' using block ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_4_w_1' is read-only, switch it to a ROM.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_4_w_1_rom' using block ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_A_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_Out_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'network_sig_buffer_keep_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'network_sig_buffer_user_V_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.21 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=network xml_exists=0
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.compgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.constraint.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=30
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=36 #gSsdmPorts=30
Execute       source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.dataonly.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.dataonly.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.dataonly.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.constraint.tcl 
Execute       sc_get_clocks network 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.tbgen.tcl 
Execute       source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1025.250 ; gain = 322.969 ; free physical = 2871 ; free virtual = 9146
INFO: [VHDL 208-304] Generating VHDL RTL for network.
INFO: [VLOG 209-307] Generating Verilog RTL for network.
Command     autosyn done; 8.01 sec.
Command   csynth_design done; 56.72 sec.
Command ap_source done; 57.75 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1 opened at Thu Dec 26 20:24:26 JST 2019
Execute     config_clock -quiet -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 0.63 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.72 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 0.87 sec.
Execute   cosim_design -trace_level all 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/mnist_AXI_Stream.cpp 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/weights_c/SeparableConv2D_0_fix16.h 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/weights_c/SeparableConv2D_1_fix16.h 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/weights_c/SeparableConv2D_2_fix16.h 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/weights_c/SeparableConv2D_3_fix16.h 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/weights_c/SeparableConv2D_4_fix16.h 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/arrays_c/arrays_fix16.h 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/layers_c/depthwise_conv2d.cpp 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/layers_c/depthwise_conv2d.h 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/layers_c/layers.h 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/layers_c/max_pooling2d.cpp 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/layers_c/max_pooling2d.h 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/layers_c/padding2d.cpp 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/layers_c/padding2d.h 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/layers_c/pointwise_conv2d.cpp 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/layers_c/pointwise_conv2d.h 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/layers_c/separable_conv2d.cpp 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/layers_c/separable_conv2d.h 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/test_data/test_data.h 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/layers_c/up_sampling2d.cpp 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/layers_c/up_sampling2d.h 
Execute     is_encrypted /home/masudalab/DeepCAEonFPGA/weights_c/weights_fix16.h 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: /home/masudalab/DeepCAEonFPGA/mnist_AXI_Stream.cpp /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/mnist_AXI_Stream.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/mnist_AXI_Stream.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/mnist_AXI_Stream.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.32 sec.
Execute     tidy_31 xilinx-tb31-process /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/mnist_AXI_Stream.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/mnist_AXI_Stream.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.18 sec.
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: /home/masudalab/DeepCAEonFPGA/layers_c/depthwise_conv2d.cpp /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/depthwise_conv2d.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/depthwise_conv2d.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/depthwise_conv2d.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/depthwise_conv2d.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/depthwise_conv2d.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: /home/masudalab/DeepCAEonFPGA/layers_c/max_pooling2d.cpp /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/max_pooling2d.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/max_pooling2d.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/max_pooling2d.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/max_pooling2d.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/max_pooling2d.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: /home/masudalab/DeepCAEonFPGA/layers_c/padding2d.cpp /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/padding2d.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/padding2d.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/padding2d.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/padding2d.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/padding2d.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: /home/masudalab/DeepCAEonFPGA/layers_c/pointwise_conv2d.cpp /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/pointwise_conv2d.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/pointwise_conv2d.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/pointwise_conv2d.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/pointwise_conv2d.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/pointwise_conv2d.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: /home/masudalab/DeepCAEonFPGA/layers_c/separable_conv2d.cpp /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/separable_conv2d.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/separable_conv2d.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/separable_conv2d.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/separable_conv2d.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/separable_conv2d.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: /home/masudalab/DeepCAEonFPGA/layers_c/up_sampling2d.cpp /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/up_sampling2d.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/up_sampling2d.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/up_sampling2d.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/up_sampling2d.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/up_sampling2d.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.22 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 89.02 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 98.25 sec.
Command ap_source done; 99.12 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1 opened at Thu Dec 26 20:27:36 JST 2019
Execute     config_clock -quiet -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 0.64 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.73 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 0.88 sec.
Execute   export_design -flow impl -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -flow impl -rtl verilog
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=network xml_exists=1
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.constraint.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=30
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=30
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.dataonly.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.dataonly.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=network
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=network
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.constraint.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:CMD:   auto_impl: eval: -tool vivado -flow impl -rtl verilog
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/verilog
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.compgen.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.constraint.tcl 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_ip_cache 
Execute     get_config_export -vivado_enable_slr_assignment 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_synth_design_args 
Execute     source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_run_properties 
Execute     get_config_export -vivado_impl_run_properties 
Execute     get_config_export -vivado_enable_pblock 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_phys_opt 
INFO-FLOW: DBG:CMD: auto_impl: vlog exec /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/impl.sh
Command   export_design done; 200.65 sec.
Command ap_source done; 201.54 sec.
Execute cleanup_all 
