$date
	Fri Oct 15 17:29:11 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module datapath_tb $end
$var wire 1 ! io_in $end
$var wire 1 " mclk $end
$var wire 16 # dat_o [15:0] $end
$var wire 1 $ cmp $end
$var wire 1 % ce_pdm $end
$var wire 1 & ce_pcm $end
$var wire 16 ' ack_o [15:0] $end
$var reg 1 ( VCC $end
$var reg 1 ) VSS $end
$var reg 32 * adr_i [31:0] $end
$var reg 1 + bit $end
$var reg 1 , clk $end
$var reg 16 - dat_i [15:0] $end
$var reg 1 . data $end
$var reg 1 ! data_in $end
$var reg 11 / idx [10:0] $end
$var reg 1 0 mclear $end
$var reg 8 1 prescaler [7:0] $end
$var reg 1 2 rst $end
$var reg 1 3 strb_i $end
$var reg 1 4 valid_i $end
$var integer 32 5 count [31:0] $end
$var integer 32 6 cout_for_dec [31:0] $end
$var integer 32 7 f [31:0] $end
$scope module clockgen $end
$var wire 1 , clk $end
$var wire 1 " mclk $end
$var wire 1 2 rst $end
$var wire 1 % ce_pdm $end
$var reg 4 8 cnt1 [3:0] $end
$var reg 4 9 cnt2 [3:0] $end
$var reg 1 : tmp1 $end
$var reg 1 ; tmp2 $end
$upscope $end
$scope module pcmclkgen $end
$var wire 1 , clk $end
$var wire 10 < prescaler [9:0] $end
$var wire 1 2 rst $end
$var reg 1 & ce_pcm $end
$var reg 10 = count [9:0] $end
$upscope $end
$scope module soc1 $end
$var wire 1 & ce_pcm $end
$var wire 1 % ce_pdm $end
$var wire 1 > clk $end
$var wire 1 $ cmp $end
$var wire 1 0 mclear $end
$var wire 1 ! pdm_data_i $end
$var wire 1 ? rst $end
$var wire 1 @ timer_we $end
$var wire 1 A vccd1 $end
$var wire 1 B vccd2 $end
$var wire 1 C vdda1 $end
$var wire 1 D vdda2 $end
$var wire 1 E vssa1 $end
$var wire 1 F vssa2 $end
$var wire 1 G vssd1 $end
$var wire 1 H vssd2 $end
$var wire 1 , wb_clk_i $end
$var wire 1 2 wb_rst_i $end
$var wire 1 4 wb_valid_i $end
$var wire 4 I wbs_adr_i [3:0] $end
$var wire 16 J wbs_dat_i [15:0] $end
$var wire 16 K wbs_dat_o [15:0] $end
$var wire 1 3 wbs_strb_i $end
$var wire 1 L we_pcm $end
$var wire 1 M wbs_ack_o $end
$var wire 1 N srlatchQbar $end
$var wire 1 O srlatchQ $end
$var wire 16 P pcm_reg_i [15:0] $end
$var wire 16 Q pcm_abs [15:0] $end
$var wire 16 R mul_o [15:0] $end
$var wire 16 S mul_i [15:0] $end
$var wire 16 T maf_o [15:0] $end
$var wire 16 U iir_data [15:0] $end
$var wire 16 V fir_out [15:0] $end
$var wire 16 W fir_in [15:0] $end
$var wire 1 X compare_out $end
$var wire 12 Y cic_out [11:0] $end
$var reg 16 Z a0 [15:0] $end
$var reg 16 [ a1 [15:0] $end
$var reg 16 \ a2 [15:0] $end
$var reg 8 ] amp [7:0] $end
$var reg 16 ^ b1 [15:0] $end
$var reg 16 _ b2 [15:0] $end
$var reg 16 ` control [15:0] $end
$var reg 16 a fb0 [15:0] $end
$var reg 16 b fb1 [15:0] $end
$var reg 16 c pcm [15:0] $end
$var reg 16 d pcm_load [15:0] $end
$var reg 16 e rdata [15:0] $end
$var reg 16 f threshold [15:0] $end
$var reg 32 g timer [31:0] $end
$var reg 1 M wbs_done $end
$scope module abs $end
$var wire 16 h data_out [15:0] $end
$var wire 16 i data_in [15:0] $end
$upscope $end
$scope module cicmodule $end
$var wire 1 > clk $end
$var wire 1 ! data_in $end
$var wire 2 j ff1_last [1:0] $end
$var wire 7 k ff2_last [6:0] $end
$var wire 1 ? rst $end
$var wire 1 % we $end
$var wire 12 l sum2 [11:0] $end
$var wire 7 m sum1 [6:0] $end
$var wire 12 n ffext2 [11:0] $end
$var wire 7 o ffext1 [6:0] $end
$var wire 12 p dinext2 [11:0] $end
$var wire 7 q dinext1 [6:0] $end
$var wire 12 r data_out2 [11:0] $end
$var wire 2 s data_1_in [1:0] $end
$var reg 7 t ff1out [6:0] $end
$var reg 12 u ff2out [11:0] $end
$var integer 32 v i [31:0] $end
$upscope $end
$scope module comp $end
$var wire 16 w threshold [15:0] $end
$var wire 16 x data_i [15:0] $end
$var wire 1 X compare_o $end
$upscope $end
$scope module fir_filter $end
$var wire 16 y X [15:0] $end
$var wire 16 z b0 [15:0] $end
$var wire 16 { b1 [15:0] $end
$var wire 1 > clk $end
$var wire 1 L en $end
$var wire 1 ? rst $end
$var wire 32 | prod [31:0] $end
$var wire 1 } muxsel $end
$var wire 16 ~ coeff [15:0] $end
$var wire 16 !" Y [15:0] $end
$var reg 16 "" X1 [15:0] $end
$var reg 16 #" X2 [15:0] $end
$var reg 16 $" X3 [15:0] $end
$var reg 16 %" X4 [15:0] $end
$var reg 16 &" Yt [15:0] $end
$var reg 1 '" cycle_valid $end
$var reg 3 (" phase [2:0] $end
$var reg 16 )" result [15:0] $end
$var reg 16 *" samplevalue [15:0] $end
$upscope $end
$scope module maf $end
$var wire 1 > clk $end
$var wire 16 +" data_in [15:0] $end
$var wire 1 ? rst $end
$var wire 1 L we $end
$var reg 32 ," acumulador [31:0] $end
$var reg 16 -" data_out [15:0] $end
$var reg 3 ." phase [2:0] $end
$upscope $end
$scope module mul $end
$var wire 8 /" amplify [7:0] $end
$var wire 16 0" data_i [15:0] $end
$var wire 16 1" multiplier_o [15:0] $end
$upscope $end
$scope module sr $end
$var wire 1 > clk $end
$var wire 1 0 r $end
$var wire 1 ? rst $end
$var wire 1 X s $end
$var reg 1 O q $end
$var reg 1 N qbar $end
$upscope $end
$scope module u_Filter $end
$var wire 16 2" X [15:0] $end
$var wire 16 3" a0 [15:0] $end
$var wire 16 4" a1 [15:0] $end
$var wire 16 5" a2 [15:0] $end
$var wire 16 6" b1 [15:0] $end
$var wire 16 7" b2 [15:0] $end
$var wire 1 > clk $end
$var wire 1 L en $end
$var wire 1 ? rst $end
$var wire 32 8" prod [31:0] $end
$var wire 16 9" Y [15:0] $end
$var reg 16 :" X1 [15:0] $end
$var reg 16 ;" X2 [15:0] $end
$var reg 16 <" X3 [15:0] $end
$var reg 16 =" Y1 [15:0] $end
$var reg 16 >" Y2 [15:0] $end
$var reg 16 ?" Yt [15:0] $end
$var reg 16 @" coeff [15:0] $end
$var reg 1 A" cycle_valid $end
$var reg 3 B" phase [2:0] $end
$var reg 16 C" result [15:0] $end
$var reg 16 D" samplevalue [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module user_project_wrapper $end
$var wire 29 E" analog_io [28:0] $end
$var wire 38 F" io_in [37:0] $end
$var wire 128 G" la_data_in [127:0] $end
$var wire 128 H" la_data_out [127:0] $end
$var wire 128 I" la_oenb [127:0] $end
$var wire 1 J" user_clock2 $end
$var wire 1 K" vccd1 $end
$var wire 1 L" vccd2 $end
$var wire 1 M" vdda1 $end
$var wire 1 N" vdda2 $end
$var wire 1 O" vssa1 $end
$var wire 1 P" vssa2 $end
$var wire 1 Q" vssd1 $end
$var wire 1 R" vssd2 $end
$var wire 1 S" wb_clk_i $end
$var wire 1 T" wb_rst_i $end
$var wire 32 U" wbs_adr_i [31:0] $end
$var wire 1 V" wbs_cyc_i $end
$var wire 32 W" wbs_dat_i [31:0] $end
$var wire 4 X" wbs_sel_i [3:0] $end
$var wire 1 Y" wbs_stb_i $end
$var wire 1 Z" wbs_we_i $end
$var wire 32 [" wbs_dat_o [31:0] $end
$var wire 1 \" wbs_ack_o $end
$var wire 3 ]" user_irq [2:0] $end
$var wire 38 ^" io_out [37:0] $end
$var wire 38 _" io_oeb [37:0] $end
$scope module SoCTopModule $end
$var wire 38 `" io_in [37:0] $end
$var wire 128 a" la_data_in [127:0] $end
$var wire 128 b" la_data_out [127:0] $end
$var wire 128 c" la_oenb [127:0] $end
$var wire 1 K" vccd1 $end
$var wire 1 L" vccd2 $end
$var wire 1 M" vdda1 $end
$var wire 1 N" vdda2 $end
$var wire 1 O" vssa1 $end
$var wire 1 P" vssa2 $end
$var wire 1 Q" vssd1 $end
$var wire 1 R" vssd2 $end
$var wire 1 S" wb_clk_i $end
$var wire 1 T" wb_rst_i $end
$var wire 1 d" wb_valid $end
$var wire 32 e" wbs_adr_i [31:0] $end
$var wire 1 V" wbs_cyc_i $end
$var wire 32 f" wbs_dat_i [31:0] $end
$var wire 4 g" wbs_sel_i [3:0] $end
$var wire 1 Y" wbs_stb_i $end
$var wire 1 Z" wbs_we_i $end
$var wire 4 h" wstrb [3:0] $end
$var wire 32 i" wbs_dat_o [31:0] $end
$var wire 1 \" wbs_ack_o $end
$var wire 1 j" strb_i $end
$var wire 1 k" mclk $end
$var wire 1 l" mclear $end
$var wire 3 m" irq [2:0] $end
$var wire 38 n" io_out [37:0] $end
$var wire 38 o" io_oeb [37:0] $end
$var wire 16 p" dat_i [15:0] $end
$var wire 16 q" cmp [15:0] $end
$var wire 1 r" ce_pdm $end
$var wire 1 s" ce_pcm $end
$var wire 4 t" adr_i [3:0] $end
$var wire 1 u" addr_valid $end
$var wire 11 v" addr [10:0] $end
$var reg 32 w" prescaler [31:0] $end
$var reg 32 x" rdata [31:0] $end
$var reg 32 y" status [31:0] $end
$var reg 16 z" valid_i [15:0] $end
$var reg 1 {" wbs_ack $end
$var reg 16 |" wbs_dat [15:0] $end
$var reg 1 }" wbs_done $end
$scope module mic $end
$var wire 1 S" clk $end
$var wire 1 k" mclk $end
$var wire 1 T" rst $end
$var wire 1 r" ce_pdm $end
$var reg 4 ~" cnt1 [3:0] $end
$var reg 4 !# cnt2 [3:0] $end
$var reg 1 "# tmp1 $end
$var reg 1 ## tmp2 $end
$upscope $end
$scope module pcmclk $end
$var wire 1 S" clk $end
$var wire 10 $# prescaler [9:0] $end
$var wire 1 T" rst $end
$var reg 1 s" ce_pcm $end
$var reg 10 %# count [9:0] $end
$upscope $end
$scope module soc1 $end
$var wire 1 s" ce_pcm $end
$var wire 1 r" ce_pdm $end
$var wire 1 &# clk $end
$var wire 1 '# cmp $end
$var wire 1 l" mclear $end
$var wire 1 (# pdm_data_i $end
$var wire 1 )# rst $end
$var wire 1 *# timer_we $end
$var wire 1 +# vccd1 $end
$var wire 1 ,# vccd2 $end
$var wire 1 -# vdda1 $end
$var wire 1 .# vdda2 $end
$var wire 1 /# vssa1 $end
$var wire 1 0# vssa2 $end
$var wire 1 1# vssd1 $end
$var wire 1 2# vssd2 $end
$var wire 1 S" wb_clk_i $end
$var wire 1 T" wb_rst_i $end
$var wire 1 3# wb_valid_i $end
$var wire 1 4# wbs_ack_o $end
$var wire 4 5# wbs_adr_i [3:0] $end
$var wire 16 6# wbs_dat_i [15:0] $end
$var wire 16 7# wbs_dat_o [15:0] $end
$var wire 1 j" wbs_strb_i $end
$var wire 1 8# we_pcm $end
$var wire 1 9# srlatchQbar $end
$var wire 1 :# srlatchQ $end
$var wire 16 ;# pcm_reg_i [15:0] $end
$var wire 16 <# pcm_abs [15:0] $end
$var wire 16 =# mul_o [15:0] $end
$var wire 16 ># mul_i [15:0] $end
$var wire 16 ?# maf_o [15:0] $end
$var wire 16 @# iir_data [15:0] $end
$var wire 16 A# fir_out [15:0] $end
$var wire 16 B# fir_in [15:0] $end
$var wire 1 C# compare_out $end
$var wire 12 D# cic_out [11:0] $end
$var reg 16 E# a0 [15:0] $end
$var reg 16 F# a1 [15:0] $end
$var reg 16 G# a2 [15:0] $end
$var reg 8 H# amp [7:0] $end
$var reg 16 I# b1 [15:0] $end
$var reg 16 J# b2 [15:0] $end
$var reg 16 K# control [15:0] $end
$var reg 16 L# fb0 [15:0] $end
$var reg 16 M# fb1 [15:0] $end
$var reg 16 N# pcm [15:0] $end
$var reg 16 O# pcm_load [15:0] $end
$var reg 16 P# rdata [15:0] $end
$var reg 16 Q# threshold [15:0] $end
$var reg 32 R# timer [31:0] $end
$var reg 1 S# wbs_done $end
$scope module abs $end
$var wire 16 T# data_out [15:0] $end
$var wire 16 U# data_in [15:0] $end
$upscope $end
$scope module cicmodule $end
$var wire 1 &# clk $end
$var wire 1 (# data_in $end
$var wire 2 V# ff1_last [1:0] $end
$var wire 7 W# ff2_last [6:0] $end
$var wire 1 )# rst $end
$var wire 1 r" we $end
$var wire 12 X# sum2 [11:0] $end
$var wire 7 Y# sum1 [6:0] $end
$var wire 12 Z# ffext2 [11:0] $end
$var wire 7 [# ffext1 [6:0] $end
$var wire 12 \# dinext2 [11:0] $end
$var wire 7 ]# dinext1 [6:0] $end
$var wire 12 ^# data_out2 [11:0] $end
$var wire 2 _# data_1_in [1:0] $end
$var reg 7 `# ff1out [6:0] $end
$var reg 12 a# ff2out [11:0] $end
$var integer 32 b# i [31:0] $end
$upscope $end
$scope module comp $end
$var wire 16 c# threshold [15:0] $end
$var wire 16 d# data_i [15:0] $end
$var wire 1 C# compare_o $end
$upscope $end
$scope module fir_filter $end
$var wire 16 e# X [15:0] $end
$var wire 16 f# b0 [15:0] $end
$var wire 16 g# b1 [15:0] $end
$var wire 1 &# clk $end
$var wire 1 8# en $end
$var wire 1 )# rst $end
$var wire 32 h# prod [31:0] $end
$var wire 1 i# muxsel $end
$var wire 16 j# coeff [15:0] $end
$var wire 16 k# Y [15:0] $end
$var reg 16 l# X1 [15:0] $end
$var reg 16 m# X2 [15:0] $end
$var reg 16 n# X3 [15:0] $end
$var reg 16 o# X4 [15:0] $end
$var reg 16 p# Yt [15:0] $end
$var reg 1 q# cycle_valid $end
$var reg 3 r# phase [2:0] $end
$var reg 16 s# result [15:0] $end
$var reg 16 t# samplevalue [15:0] $end
$upscope $end
$scope module maf $end
$var wire 1 &# clk $end
$var wire 16 u# data_in [15:0] $end
$var wire 1 )# rst $end
$var wire 1 8# we $end
$var reg 32 v# acumulador [31:0] $end
$var reg 16 w# data_out [15:0] $end
$var reg 3 x# phase [2:0] $end
$upscope $end
$scope module mul $end
$var wire 8 y# amplify [7:0] $end
$var wire 16 z# data_i [15:0] $end
$var wire 16 {# multiplier_o [15:0] $end
$upscope $end
$scope module sr $end
$var wire 1 &# clk $end
$var wire 1 l" r $end
$var wire 1 )# rst $end
$var wire 1 C# s $end
$var reg 1 :# q $end
$var reg 1 9# qbar $end
$upscope $end
$scope module u_Filter $end
$var wire 16 |# X [15:0] $end
$var wire 16 }# a0 [15:0] $end
$var wire 16 ~# a1 [15:0] $end
$var wire 16 !$ a2 [15:0] $end
$var wire 16 "$ b1 [15:0] $end
$var wire 16 #$ b2 [15:0] $end
$var wire 1 &# clk $end
$var wire 1 8# en $end
$var wire 1 )# rst $end
$var wire 32 $$ prod [31:0] $end
$var wire 16 %$ Y [15:0] $end
$var reg 16 &$ X1 [15:0] $end
$var reg 16 '$ X2 [15:0] $end
$var reg 16 ($ X3 [15:0] $end
$var reg 16 )$ Y1 [15:0] $end
$var reg 16 *$ Y2 [15:0] $end
$var reg 16 +$ Yt [15:0] $end
$var reg 16 ,$ coeff [15:0] $end
$var reg 1 -$ cycle_valid $end
$var reg 3 .$ phase [2:0] $end
$var reg 16 /$ result [15:0] $end
$var reg 16 0$ samplevalue [15:0] $end
$upscope $end
$upscope $end
$scope module soc10 $end
$var wire 1 s" ce_pcm $end
$var wire 1 r" ce_pdm $end
$var wire 1 1$ clk $end
$var wire 1 2$ cmp $end
$var wire 1 l" mclear $end
$var wire 1 3$ pdm_data_i $end
$var wire 1 4$ rst $end
$var wire 1 5$ timer_we $end
$var wire 1 6$ vccd1 $end
$var wire 1 7$ vccd2 $end
$var wire 1 8$ vdda1 $end
$var wire 1 9$ vdda2 $end
$var wire 1 :$ vssa1 $end
$var wire 1 ;$ vssa2 $end
$var wire 1 <$ vssd1 $end
$var wire 1 =$ vssd2 $end
$var wire 1 S" wb_clk_i $end
$var wire 1 T" wb_rst_i $end
$var wire 1 >$ wb_valid_i $end
$var wire 1 ?$ wbs_ack_o $end
$var wire 4 @$ wbs_adr_i [3:0] $end
$var wire 16 A$ wbs_dat_i [15:0] $end
$var wire 16 B$ wbs_dat_o [15:0] $end
$var wire 1 j" wbs_strb_i $end
$var wire 1 C$ we_pcm $end
$var wire 1 D$ srlatchQbar $end
$var wire 1 E$ srlatchQ $end
$var wire 16 F$ pcm_reg_i [15:0] $end
$var wire 16 G$ pcm_abs [15:0] $end
$var wire 16 H$ mul_o [15:0] $end
$var wire 16 I$ mul_i [15:0] $end
$var wire 16 J$ maf_o [15:0] $end
$var wire 16 K$ iir_data [15:0] $end
$var wire 16 L$ fir_out [15:0] $end
$var wire 16 M$ fir_in [15:0] $end
$var wire 1 N$ compare_out $end
$var wire 12 O$ cic_out [11:0] $end
$var reg 16 P$ a0 [15:0] $end
$var reg 16 Q$ a1 [15:0] $end
$var reg 16 R$ a2 [15:0] $end
$var reg 8 S$ amp [7:0] $end
$var reg 16 T$ b1 [15:0] $end
$var reg 16 U$ b2 [15:0] $end
$var reg 16 V$ control [15:0] $end
$var reg 16 W$ fb0 [15:0] $end
$var reg 16 X$ fb1 [15:0] $end
$var reg 16 Y$ pcm [15:0] $end
$var reg 16 Z$ pcm_load [15:0] $end
$var reg 16 [$ rdata [15:0] $end
$var reg 16 \$ threshold [15:0] $end
$var reg 32 ]$ timer [31:0] $end
$var reg 1 ^$ wbs_done $end
$scope module abs $end
$var wire 16 _$ data_out [15:0] $end
$var wire 16 `$ data_in [15:0] $end
$upscope $end
$scope module cicmodule $end
$var wire 1 1$ clk $end
$var wire 1 3$ data_in $end
$var wire 2 a$ ff1_last [1:0] $end
$var wire 7 b$ ff2_last [6:0] $end
$var wire 1 4$ rst $end
$var wire 1 r" we $end
$var wire 12 c$ sum2 [11:0] $end
$var wire 7 d$ sum1 [6:0] $end
$var wire 12 e$ ffext2 [11:0] $end
$var wire 7 f$ ffext1 [6:0] $end
$var wire 12 g$ dinext2 [11:0] $end
$var wire 7 h$ dinext1 [6:0] $end
$var wire 12 i$ data_out2 [11:0] $end
$var wire 2 j$ data_1_in [1:0] $end
$var reg 7 k$ ff1out [6:0] $end
$var reg 12 l$ ff2out [11:0] $end
$var integer 32 m$ i [31:0] $end
$upscope $end
$scope module comp $end
$var wire 16 n$ threshold [15:0] $end
$var wire 16 o$ data_i [15:0] $end
$var wire 1 N$ compare_o $end
$upscope $end
$scope module fir_filter $end
$var wire 16 p$ X [15:0] $end
$var wire 16 q$ b0 [15:0] $end
$var wire 16 r$ b1 [15:0] $end
$var wire 1 1$ clk $end
$var wire 1 C$ en $end
$var wire 1 4$ rst $end
$var wire 32 s$ prod [31:0] $end
$var wire 1 t$ muxsel $end
$var wire 16 u$ coeff [15:0] $end
$var wire 16 v$ Y [15:0] $end
$var reg 16 w$ X1 [15:0] $end
$var reg 16 x$ X2 [15:0] $end
$var reg 16 y$ X3 [15:0] $end
$var reg 16 z$ X4 [15:0] $end
$var reg 16 {$ Yt [15:0] $end
$var reg 1 |$ cycle_valid $end
$var reg 3 }$ phase [2:0] $end
$var reg 16 ~$ result [15:0] $end
$var reg 16 !% samplevalue [15:0] $end
$upscope $end
$scope module maf $end
$var wire 1 1$ clk $end
$var wire 16 "% data_in [15:0] $end
$var wire 1 4$ rst $end
$var wire 1 C$ we $end
$var reg 32 #% acumulador [31:0] $end
$var reg 16 $% data_out [15:0] $end
$var reg 3 %% phase [2:0] $end
$upscope $end
$scope module mul $end
$var wire 8 &% amplify [7:0] $end
$var wire 16 '% data_i [15:0] $end
$var wire 16 (% multiplier_o [15:0] $end
$upscope $end
$scope module sr $end
$var wire 1 1$ clk $end
$var wire 1 l" r $end
$var wire 1 4$ rst $end
$var wire 1 N$ s $end
$var reg 1 E$ q $end
$var reg 1 D$ qbar $end
$upscope $end
$scope module u_Filter $end
$var wire 16 )% X [15:0] $end
$var wire 16 *% a0 [15:0] $end
$var wire 16 +% a1 [15:0] $end
$var wire 16 ,% a2 [15:0] $end
$var wire 16 -% b1 [15:0] $end
$var wire 16 .% b2 [15:0] $end
$var wire 1 1$ clk $end
$var wire 1 C$ en $end
$var wire 1 4$ rst $end
$var wire 32 /% prod [31:0] $end
$var wire 16 0% Y [15:0] $end
$var reg 16 1% X1 [15:0] $end
$var reg 16 2% X2 [15:0] $end
$var reg 16 3% X3 [15:0] $end
$var reg 16 4% Y1 [15:0] $end
$var reg 16 5% Y2 [15:0] $end
$var reg 16 6% Yt [15:0] $end
$var reg 16 7% coeff [15:0] $end
$var reg 1 8% cycle_valid $end
$var reg 3 9% phase [2:0] $end
$var reg 16 :% result [15:0] $end
$var reg 16 ;% samplevalue [15:0] $end
$upscope $end
$upscope $end
$scope module soc11 $end
$var wire 1 s" ce_pcm $end
$var wire 1 r" ce_pdm $end
$var wire 1 <% clk $end
$var wire 1 =% cmp $end
$var wire 1 l" mclear $end
$var wire 1 >% pdm_data_i $end
$var wire 1 ?% rst $end
$var wire 1 @% timer_we $end
$var wire 1 A% vccd1 $end
$var wire 1 B% vccd2 $end
$var wire 1 C% vdda1 $end
$var wire 1 D% vdda2 $end
$var wire 1 E% vssa1 $end
$var wire 1 F% vssa2 $end
$var wire 1 G% vssd1 $end
$var wire 1 H% vssd2 $end
$var wire 1 S" wb_clk_i $end
$var wire 1 T" wb_rst_i $end
$var wire 1 I% wb_valid_i $end
$var wire 1 J% wbs_ack_o $end
$var wire 4 K% wbs_adr_i [3:0] $end
$var wire 16 L% wbs_dat_i [15:0] $end
$var wire 16 M% wbs_dat_o [15:0] $end
$var wire 1 j" wbs_strb_i $end
$var wire 1 N% we_pcm $end
$var wire 1 O% srlatchQbar $end
$var wire 1 P% srlatchQ $end
$var wire 16 Q% pcm_reg_i [15:0] $end
$var wire 16 R% pcm_abs [15:0] $end
$var wire 16 S% mul_o [15:0] $end
$var wire 16 T% mul_i [15:0] $end
$var wire 16 U% maf_o [15:0] $end
$var wire 16 V% iir_data [15:0] $end
$var wire 16 W% fir_out [15:0] $end
$var wire 16 X% fir_in [15:0] $end
$var wire 1 Y% compare_out $end
$var wire 12 Z% cic_out [11:0] $end
$var reg 16 [% a0 [15:0] $end
$var reg 16 \% a1 [15:0] $end
$var reg 16 ]% a2 [15:0] $end
$var reg 8 ^% amp [7:0] $end
$var reg 16 _% b1 [15:0] $end
$var reg 16 `% b2 [15:0] $end
$var reg 16 a% control [15:0] $end
$var reg 16 b% fb0 [15:0] $end
$var reg 16 c% fb1 [15:0] $end
$var reg 16 d% pcm [15:0] $end
$var reg 16 e% pcm_load [15:0] $end
$var reg 16 f% rdata [15:0] $end
$var reg 16 g% threshold [15:0] $end
$var reg 32 h% timer [31:0] $end
$var reg 1 i% wbs_done $end
$scope module abs $end
$var wire 16 j% data_out [15:0] $end
$var wire 16 k% data_in [15:0] $end
$upscope $end
$scope module cicmodule $end
$var wire 1 <% clk $end
$var wire 1 >% data_in $end
$var wire 2 l% ff1_last [1:0] $end
$var wire 7 m% ff2_last [6:0] $end
$var wire 1 ?% rst $end
$var wire 1 r" we $end
$var wire 12 n% sum2 [11:0] $end
$var wire 7 o% sum1 [6:0] $end
$var wire 12 p% ffext2 [11:0] $end
$var wire 7 q% ffext1 [6:0] $end
$var wire 12 r% dinext2 [11:0] $end
$var wire 7 s% dinext1 [6:0] $end
$var wire 12 t% data_out2 [11:0] $end
$var wire 2 u% data_1_in [1:0] $end
$var reg 7 v% ff1out [6:0] $end
$var reg 12 w% ff2out [11:0] $end
$var integer 32 x% i [31:0] $end
$upscope $end
$scope module comp $end
$var wire 16 y% threshold [15:0] $end
$var wire 16 z% data_i [15:0] $end
$var wire 1 Y% compare_o $end
$upscope $end
$scope module fir_filter $end
$var wire 16 {% X [15:0] $end
$var wire 16 |% b0 [15:0] $end
$var wire 16 }% b1 [15:0] $end
$var wire 1 <% clk $end
$var wire 1 N% en $end
$var wire 1 ?% rst $end
$var wire 32 ~% prod [31:0] $end
$var wire 1 !& muxsel $end
$var wire 16 "& coeff [15:0] $end
$var wire 16 #& Y [15:0] $end
$var reg 16 $& X1 [15:0] $end
$var reg 16 %& X2 [15:0] $end
$var reg 16 && X3 [15:0] $end
$var reg 16 '& X4 [15:0] $end
$var reg 16 (& Yt [15:0] $end
$var reg 1 )& cycle_valid $end
$var reg 3 *& phase [2:0] $end
$var reg 16 +& result [15:0] $end
$var reg 16 ,& samplevalue [15:0] $end
$upscope $end
$scope module maf $end
$var wire 1 <% clk $end
$var wire 16 -& data_in [15:0] $end
$var wire 1 ?% rst $end
$var wire 1 N% we $end
$var reg 32 .& acumulador [31:0] $end
$var reg 16 /& data_out [15:0] $end
$var reg 3 0& phase [2:0] $end
$upscope $end
$scope module mul $end
$var wire 8 1& amplify [7:0] $end
$var wire 16 2& data_i [15:0] $end
$var wire 16 3& multiplier_o [15:0] $end
$upscope $end
$scope module sr $end
$var wire 1 <% clk $end
$var wire 1 l" r $end
$var wire 1 ?% rst $end
$var wire 1 Y% s $end
$var reg 1 P% q $end
$var reg 1 O% qbar $end
$upscope $end
$scope module u_Filter $end
$var wire 16 4& X [15:0] $end
$var wire 16 5& a0 [15:0] $end
$var wire 16 6& a1 [15:0] $end
$var wire 16 7& a2 [15:0] $end
$var wire 16 8& b1 [15:0] $end
$var wire 16 9& b2 [15:0] $end
$var wire 1 <% clk $end
$var wire 1 N% en $end
$var wire 1 ?% rst $end
$var wire 32 :& prod [31:0] $end
$var wire 16 ;& Y [15:0] $end
$var reg 16 <& X1 [15:0] $end
$var reg 16 =& X2 [15:0] $end
$var reg 16 >& X3 [15:0] $end
$var reg 16 ?& Y1 [15:0] $end
$var reg 16 @& Y2 [15:0] $end
$var reg 16 A& Yt [15:0] $end
$var reg 16 B& coeff [15:0] $end
$var reg 1 C& cycle_valid $end
$var reg 3 D& phase [2:0] $end
$var reg 16 E& result [15:0] $end
$var reg 16 F& samplevalue [15:0] $end
$upscope $end
$upscope $end
$scope module soc12 $end
$var wire 1 s" ce_pcm $end
$var wire 1 r" ce_pdm $end
$var wire 1 G& clk $end
$var wire 1 H& cmp $end
$var wire 1 l" mclear $end
$var wire 1 I& pdm_data_i $end
$var wire 1 J& rst $end
$var wire 1 K& timer_we $end
$var wire 1 L& vccd1 $end
$var wire 1 M& vccd2 $end
$var wire 1 N& vdda1 $end
$var wire 1 O& vdda2 $end
$var wire 1 P& vssa1 $end
$var wire 1 Q& vssa2 $end
$var wire 1 R& vssd1 $end
$var wire 1 S& vssd2 $end
$var wire 1 S" wb_clk_i $end
$var wire 1 T" wb_rst_i $end
$var wire 1 T& wb_valid_i $end
$var wire 1 U& wbs_ack_o $end
$var wire 4 V& wbs_adr_i [3:0] $end
$var wire 16 W& wbs_dat_i [15:0] $end
$var wire 16 X& wbs_dat_o [15:0] $end
$var wire 1 j" wbs_strb_i $end
$var wire 1 Y& we_pcm $end
$var wire 1 Z& srlatchQbar $end
$var wire 1 [& srlatchQ $end
$var wire 16 \& pcm_reg_i [15:0] $end
$var wire 16 ]& pcm_abs [15:0] $end
$var wire 16 ^& mul_o [15:0] $end
$var wire 16 _& mul_i [15:0] $end
$var wire 16 `& maf_o [15:0] $end
$var wire 16 a& iir_data [15:0] $end
$var wire 16 b& fir_out [15:0] $end
$var wire 16 c& fir_in [15:0] $end
$var wire 1 d& compare_out $end
$var wire 12 e& cic_out [11:0] $end
$var reg 16 f& a0 [15:0] $end
$var reg 16 g& a1 [15:0] $end
$var reg 16 h& a2 [15:0] $end
$var reg 8 i& amp [7:0] $end
$var reg 16 j& b1 [15:0] $end
$var reg 16 k& b2 [15:0] $end
$var reg 16 l& control [15:0] $end
$var reg 16 m& fb0 [15:0] $end
$var reg 16 n& fb1 [15:0] $end
$var reg 16 o& pcm [15:0] $end
$var reg 16 p& pcm_load [15:0] $end
$var reg 16 q& rdata [15:0] $end
$var reg 16 r& threshold [15:0] $end
$var reg 32 s& timer [31:0] $end
$var reg 1 t& wbs_done $end
$scope module abs $end
$var wire 16 u& data_out [15:0] $end
$var wire 16 v& data_in [15:0] $end
$upscope $end
$scope module cicmodule $end
$var wire 1 G& clk $end
$var wire 1 I& data_in $end
$var wire 2 w& ff1_last [1:0] $end
$var wire 7 x& ff2_last [6:0] $end
$var wire 1 J& rst $end
$var wire 1 r" we $end
$var wire 12 y& sum2 [11:0] $end
$var wire 7 z& sum1 [6:0] $end
$var wire 12 {& ffext2 [11:0] $end
$var wire 7 |& ffext1 [6:0] $end
$var wire 12 }& dinext2 [11:0] $end
$var wire 7 ~& dinext1 [6:0] $end
$var wire 12 !' data_out2 [11:0] $end
$var wire 2 "' data_1_in [1:0] $end
$var reg 7 #' ff1out [6:0] $end
$var reg 12 $' ff2out [11:0] $end
$var integer 32 %' i [31:0] $end
$upscope $end
$scope module comp $end
$var wire 16 &' threshold [15:0] $end
$var wire 16 '' data_i [15:0] $end
$var wire 1 d& compare_o $end
$upscope $end
$scope module fir_filter $end
$var wire 16 (' X [15:0] $end
$var wire 16 )' b0 [15:0] $end
$var wire 16 *' b1 [15:0] $end
$var wire 1 G& clk $end
$var wire 1 Y& en $end
$var wire 1 J& rst $end
$var wire 32 +' prod [31:0] $end
$var wire 1 ,' muxsel $end
$var wire 16 -' coeff [15:0] $end
$var wire 16 .' Y [15:0] $end
$var reg 16 /' X1 [15:0] $end
$var reg 16 0' X2 [15:0] $end
$var reg 16 1' X3 [15:0] $end
$var reg 16 2' X4 [15:0] $end
$var reg 16 3' Yt [15:0] $end
$var reg 1 4' cycle_valid $end
$var reg 3 5' phase [2:0] $end
$var reg 16 6' result [15:0] $end
$var reg 16 7' samplevalue [15:0] $end
$upscope $end
$scope module maf $end
$var wire 1 G& clk $end
$var wire 16 8' data_in [15:0] $end
$var wire 1 J& rst $end
$var wire 1 Y& we $end
$var reg 32 9' acumulador [31:0] $end
$var reg 16 :' data_out [15:0] $end
$var reg 3 ;' phase [2:0] $end
$upscope $end
$scope module mul $end
$var wire 8 <' amplify [7:0] $end
$var wire 16 =' data_i [15:0] $end
$var wire 16 >' multiplier_o [15:0] $end
$upscope $end
$scope module sr $end
$var wire 1 G& clk $end
$var wire 1 l" r $end
$var wire 1 J& rst $end
$var wire 1 d& s $end
$var reg 1 [& q $end
$var reg 1 Z& qbar $end
$upscope $end
$scope module u_Filter $end
$var wire 16 ?' X [15:0] $end
$var wire 16 @' a0 [15:0] $end
$var wire 16 A' a1 [15:0] $end
$var wire 16 B' a2 [15:0] $end
$var wire 16 C' b1 [15:0] $end
$var wire 16 D' b2 [15:0] $end
$var wire 1 G& clk $end
$var wire 1 Y& en $end
$var wire 1 J& rst $end
$var wire 32 E' prod [31:0] $end
$var wire 16 F' Y [15:0] $end
$var reg 16 G' X1 [15:0] $end
$var reg 16 H' X2 [15:0] $end
$var reg 16 I' X3 [15:0] $end
$var reg 16 J' Y1 [15:0] $end
$var reg 16 K' Y2 [15:0] $end
$var reg 16 L' Yt [15:0] $end
$var reg 16 M' coeff [15:0] $end
$var reg 1 N' cycle_valid $end
$var reg 3 O' phase [2:0] $end
$var reg 16 P' result [15:0] $end
$var reg 16 Q' samplevalue [15:0] $end
$upscope $end
$upscope $end
$scope module soc13 $end
$var wire 1 s" ce_pcm $end
$var wire 1 r" ce_pdm $end
$var wire 1 R' clk $end
$var wire 1 S' cmp $end
$var wire 1 l" mclear $end
$var wire 1 T' pdm_data_i $end
$var wire 1 U' rst $end
$var wire 1 V' timer_we $end
$var wire 1 W' vccd1 $end
$var wire 1 X' vccd2 $end
$var wire 1 Y' vdda1 $end
$var wire 1 Z' vdda2 $end
$var wire 1 [' vssa1 $end
$var wire 1 \' vssa2 $end
$var wire 1 ]' vssd1 $end
$var wire 1 ^' vssd2 $end
$var wire 1 S" wb_clk_i $end
$var wire 1 T" wb_rst_i $end
$var wire 1 _' wb_valid_i $end
$var wire 1 `' wbs_ack_o $end
$var wire 4 a' wbs_adr_i [3:0] $end
$var wire 16 b' wbs_dat_i [15:0] $end
$var wire 16 c' wbs_dat_o [15:0] $end
$var wire 1 j" wbs_strb_i $end
$var wire 1 d' we_pcm $end
$var wire 1 e' srlatchQbar $end
$var wire 1 f' srlatchQ $end
$var wire 16 g' pcm_reg_i [15:0] $end
$var wire 16 h' pcm_abs [15:0] $end
$var wire 16 i' mul_o [15:0] $end
$var wire 16 j' mul_i [15:0] $end
$var wire 16 k' maf_o [15:0] $end
$var wire 16 l' iir_data [15:0] $end
$var wire 16 m' fir_out [15:0] $end
$var wire 16 n' fir_in [15:0] $end
$var wire 1 o' compare_out $end
$var wire 12 p' cic_out [11:0] $end
$var reg 16 q' a0 [15:0] $end
$var reg 16 r' a1 [15:0] $end
$var reg 16 s' a2 [15:0] $end
$var reg 8 t' amp [7:0] $end
$var reg 16 u' b1 [15:0] $end
$var reg 16 v' b2 [15:0] $end
$var reg 16 w' control [15:0] $end
$var reg 16 x' fb0 [15:0] $end
$var reg 16 y' fb1 [15:0] $end
$var reg 16 z' pcm [15:0] $end
$var reg 16 {' pcm_load [15:0] $end
$var reg 16 |' rdata [15:0] $end
$var reg 16 }' threshold [15:0] $end
$var reg 32 ~' timer [31:0] $end
$var reg 1 !( wbs_done $end
$scope module abs $end
$var wire 16 "( data_out [15:0] $end
$var wire 16 #( data_in [15:0] $end
$upscope $end
$scope module cicmodule $end
$var wire 1 R' clk $end
$var wire 1 T' data_in $end
$var wire 2 $( ff1_last [1:0] $end
$var wire 7 %( ff2_last [6:0] $end
$var wire 1 U' rst $end
$var wire 1 r" we $end
$var wire 12 &( sum2 [11:0] $end
$var wire 7 '( sum1 [6:0] $end
$var wire 12 (( ffext2 [11:0] $end
$var wire 7 )( ffext1 [6:0] $end
$var wire 12 *( dinext2 [11:0] $end
$var wire 7 +( dinext1 [6:0] $end
$var wire 12 ,( data_out2 [11:0] $end
$var wire 2 -( data_1_in [1:0] $end
$var reg 7 .( ff1out [6:0] $end
$var reg 12 /( ff2out [11:0] $end
$var integer 32 0( i [31:0] $end
$upscope $end
$scope module comp $end
$var wire 16 1( threshold [15:0] $end
$var wire 16 2( data_i [15:0] $end
$var wire 1 o' compare_o $end
$upscope $end
$scope module fir_filter $end
$var wire 16 3( X [15:0] $end
$var wire 16 4( b0 [15:0] $end
$var wire 16 5( b1 [15:0] $end
$var wire 1 R' clk $end
$var wire 1 d' en $end
$var wire 1 U' rst $end
$var wire 32 6( prod [31:0] $end
$var wire 1 7( muxsel $end
$var wire 16 8( coeff [15:0] $end
$var wire 16 9( Y [15:0] $end
$var reg 16 :( X1 [15:0] $end
$var reg 16 ;( X2 [15:0] $end
$var reg 16 <( X3 [15:0] $end
$var reg 16 =( X4 [15:0] $end
$var reg 16 >( Yt [15:0] $end
$var reg 1 ?( cycle_valid $end
$var reg 3 @( phase [2:0] $end
$var reg 16 A( result [15:0] $end
$var reg 16 B( samplevalue [15:0] $end
$upscope $end
$scope module maf $end
$var wire 1 R' clk $end
$var wire 16 C( data_in [15:0] $end
$var wire 1 U' rst $end
$var wire 1 d' we $end
$var reg 32 D( acumulador [31:0] $end
$var reg 16 E( data_out [15:0] $end
$var reg 3 F( phase [2:0] $end
$upscope $end
$scope module mul $end
$var wire 8 G( amplify [7:0] $end
$var wire 16 H( data_i [15:0] $end
$var wire 16 I( multiplier_o [15:0] $end
$upscope $end
$scope module sr $end
$var wire 1 R' clk $end
$var wire 1 l" r $end
$var wire 1 U' rst $end
$var wire 1 o' s $end
$var reg 1 f' q $end
$var reg 1 e' qbar $end
$upscope $end
$scope module u_Filter $end
$var wire 16 J( X [15:0] $end
$var wire 16 K( a0 [15:0] $end
$var wire 16 L( a1 [15:0] $end
$var wire 16 M( a2 [15:0] $end
$var wire 16 N( b1 [15:0] $end
$var wire 16 O( b2 [15:0] $end
$var wire 1 R' clk $end
$var wire 1 d' en $end
$var wire 1 U' rst $end
$var wire 32 P( prod [31:0] $end
$var wire 16 Q( Y [15:0] $end
$var reg 16 R( X1 [15:0] $end
$var reg 16 S( X2 [15:0] $end
$var reg 16 T( X3 [15:0] $end
$var reg 16 U( Y1 [15:0] $end
$var reg 16 V( Y2 [15:0] $end
$var reg 16 W( Yt [15:0] $end
$var reg 16 X( coeff [15:0] $end
$var reg 1 Y( cycle_valid $end
$var reg 3 Z( phase [2:0] $end
$var reg 16 [( result [15:0] $end
$var reg 16 \( samplevalue [15:0] $end
$upscope $end
$upscope $end
$scope module soc14 $end
$var wire 1 s" ce_pcm $end
$var wire 1 r" ce_pdm $end
$var wire 1 ]( clk $end
$var wire 1 ^( cmp $end
$var wire 1 l" mclear $end
$var wire 1 _( pdm_data_i $end
$var wire 1 `( rst $end
$var wire 1 a( timer_we $end
$var wire 1 b( vccd1 $end
$var wire 1 c( vccd2 $end
$var wire 1 d( vdda1 $end
$var wire 1 e( vdda2 $end
$var wire 1 f( vssa1 $end
$var wire 1 g( vssa2 $end
$var wire 1 h( vssd1 $end
$var wire 1 i( vssd2 $end
$var wire 1 S" wb_clk_i $end
$var wire 1 T" wb_rst_i $end
$var wire 1 j( wb_valid_i $end
$var wire 1 k( wbs_ack_o $end
$var wire 4 l( wbs_adr_i [3:0] $end
$var wire 16 m( wbs_dat_i [15:0] $end
$var wire 16 n( wbs_dat_o [15:0] $end
$var wire 1 j" wbs_strb_i $end
$var wire 1 o( we_pcm $end
$var wire 1 p( srlatchQbar $end
$var wire 1 q( srlatchQ $end
$var wire 16 r( pcm_reg_i [15:0] $end
$var wire 16 s( pcm_abs [15:0] $end
$var wire 16 t( mul_o [15:0] $end
$var wire 16 u( mul_i [15:0] $end
$var wire 16 v( maf_o [15:0] $end
$var wire 16 w( iir_data [15:0] $end
$var wire 16 x( fir_out [15:0] $end
$var wire 16 y( fir_in [15:0] $end
$var wire 1 z( compare_out $end
$var wire 12 {( cic_out [11:0] $end
$var reg 16 |( a0 [15:0] $end
$var reg 16 }( a1 [15:0] $end
$var reg 16 ~( a2 [15:0] $end
$var reg 8 !) amp [7:0] $end
$var reg 16 ") b1 [15:0] $end
$var reg 16 #) b2 [15:0] $end
$var reg 16 $) control [15:0] $end
$var reg 16 %) fb0 [15:0] $end
$var reg 16 &) fb1 [15:0] $end
$var reg 16 ') pcm [15:0] $end
$var reg 16 () pcm_load [15:0] $end
$var reg 16 )) rdata [15:0] $end
$var reg 16 *) threshold [15:0] $end
$var reg 32 +) timer [31:0] $end
$var reg 1 ,) wbs_done $end
$scope module abs $end
$var wire 16 -) data_out [15:0] $end
$var wire 16 .) data_in [15:0] $end
$upscope $end
$scope module cicmodule $end
$var wire 1 ]( clk $end
$var wire 1 _( data_in $end
$var wire 2 /) ff1_last [1:0] $end
$var wire 7 0) ff2_last [6:0] $end
$var wire 1 `( rst $end
$var wire 1 r" we $end
$var wire 12 1) sum2 [11:0] $end
$var wire 7 2) sum1 [6:0] $end
$var wire 12 3) ffext2 [11:0] $end
$var wire 7 4) ffext1 [6:0] $end
$var wire 12 5) dinext2 [11:0] $end
$var wire 7 6) dinext1 [6:0] $end
$var wire 12 7) data_out2 [11:0] $end
$var wire 2 8) data_1_in [1:0] $end
$var reg 7 9) ff1out [6:0] $end
$var reg 12 :) ff2out [11:0] $end
$var integer 32 ;) i [31:0] $end
$upscope $end
$scope module comp $end
$var wire 16 <) threshold [15:0] $end
$var wire 16 =) data_i [15:0] $end
$var wire 1 z( compare_o $end
$upscope $end
$scope module fir_filter $end
$var wire 16 >) X [15:0] $end
$var wire 16 ?) b0 [15:0] $end
$var wire 16 @) b1 [15:0] $end
$var wire 1 ]( clk $end
$var wire 1 o( en $end
$var wire 1 `( rst $end
$var wire 32 A) prod [31:0] $end
$var wire 1 B) muxsel $end
$var wire 16 C) coeff [15:0] $end
$var wire 16 D) Y [15:0] $end
$var reg 16 E) X1 [15:0] $end
$var reg 16 F) X2 [15:0] $end
$var reg 16 G) X3 [15:0] $end
$var reg 16 H) X4 [15:0] $end
$var reg 16 I) Yt [15:0] $end
$var reg 1 J) cycle_valid $end
$var reg 3 K) phase [2:0] $end
$var reg 16 L) result [15:0] $end
$var reg 16 M) samplevalue [15:0] $end
$upscope $end
$scope module maf $end
$var wire 1 ]( clk $end
$var wire 16 N) data_in [15:0] $end
$var wire 1 `( rst $end
$var wire 1 o( we $end
$var reg 32 O) acumulador [31:0] $end
$var reg 16 P) data_out [15:0] $end
$var reg 3 Q) phase [2:0] $end
$upscope $end
$scope module mul $end
$var wire 8 R) amplify [7:0] $end
$var wire 16 S) data_i [15:0] $end
$var wire 16 T) multiplier_o [15:0] $end
$upscope $end
$scope module sr $end
$var wire 1 ]( clk $end
$var wire 1 l" r $end
$var wire 1 `( rst $end
$var wire 1 z( s $end
$var reg 1 q( q $end
$var reg 1 p( qbar $end
$upscope $end
$scope module u_Filter $end
$var wire 16 U) X [15:0] $end
$var wire 16 V) a0 [15:0] $end
$var wire 16 W) a1 [15:0] $end
$var wire 16 X) a2 [15:0] $end
$var wire 16 Y) b1 [15:0] $end
$var wire 16 Z) b2 [15:0] $end
$var wire 1 ]( clk $end
$var wire 1 o( en $end
$var wire 1 `( rst $end
$var wire 32 [) prod [31:0] $end
$var wire 16 \) Y [15:0] $end
$var reg 16 ]) X1 [15:0] $end
$var reg 16 ^) X2 [15:0] $end
$var reg 16 _) X3 [15:0] $end
$var reg 16 `) Y1 [15:0] $end
$var reg 16 a) Y2 [15:0] $end
$var reg 16 b) Yt [15:0] $end
$var reg 16 c) coeff [15:0] $end
$var reg 1 d) cycle_valid $end
$var reg 3 e) phase [2:0] $end
$var reg 16 f) result [15:0] $end
$var reg 16 g) samplevalue [15:0] $end
$upscope $end
$upscope $end
$scope module soc15 $end
$var wire 1 s" ce_pcm $end
$var wire 1 r" ce_pdm $end
$var wire 1 h) clk $end
$var wire 1 i) cmp $end
$var wire 1 l" mclear $end
$var wire 1 j) pdm_data_i $end
$var wire 1 k) rst $end
$var wire 1 l) timer_we $end
$var wire 1 m) vccd1 $end
$var wire 1 n) vccd2 $end
$var wire 1 o) vdda1 $end
$var wire 1 p) vdda2 $end
$var wire 1 q) vssa1 $end
$var wire 1 r) vssa2 $end
$var wire 1 s) vssd1 $end
$var wire 1 t) vssd2 $end
$var wire 1 S" wb_clk_i $end
$var wire 1 T" wb_rst_i $end
$var wire 1 u) wb_valid_i $end
$var wire 1 v) wbs_ack_o $end
$var wire 4 w) wbs_adr_i [3:0] $end
$var wire 16 x) wbs_dat_i [15:0] $end
$var wire 16 y) wbs_dat_o [15:0] $end
$var wire 1 j" wbs_strb_i $end
$var wire 1 z) we_pcm $end
$var wire 1 {) srlatchQbar $end
$var wire 1 |) srlatchQ $end
$var wire 16 }) pcm_reg_i [15:0] $end
$var wire 16 ~) pcm_abs [15:0] $end
$var wire 16 !* mul_o [15:0] $end
$var wire 16 "* mul_i [15:0] $end
$var wire 16 #* maf_o [15:0] $end
$var wire 16 $* iir_data [15:0] $end
$var wire 16 %* fir_out [15:0] $end
$var wire 16 &* fir_in [15:0] $end
$var wire 1 '* compare_out $end
$var wire 12 (* cic_out [11:0] $end
$var reg 16 )* a0 [15:0] $end
$var reg 16 ** a1 [15:0] $end
$var reg 16 +* a2 [15:0] $end
$var reg 8 ,* amp [7:0] $end
$var reg 16 -* b1 [15:0] $end
$var reg 16 .* b2 [15:0] $end
$var reg 16 /* control [15:0] $end
$var reg 16 0* fb0 [15:0] $end
$var reg 16 1* fb1 [15:0] $end
$var reg 16 2* pcm [15:0] $end
$var reg 16 3* pcm_load [15:0] $end
$var reg 16 4* rdata [15:0] $end
$var reg 16 5* threshold [15:0] $end
$var reg 32 6* timer [31:0] $end
$var reg 1 7* wbs_done $end
$scope module abs $end
$var wire 16 8* data_out [15:0] $end
$var wire 16 9* data_in [15:0] $end
$upscope $end
$scope module cicmodule $end
$var wire 1 h) clk $end
$var wire 1 j) data_in $end
$var wire 2 :* ff1_last [1:0] $end
$var wire 7 ;* ff2_last [6:0] $end
$var wire 1 k) rst $end
$var wire 1 r" we $end
$var wire 12 <* sum2 [11:0] $end
$var wire 7 =* sum1 [6:0] $end
$var wire 12 >* ffext2 [11:0] $end
$var wire 7 ?* ffext1 [6:0] $end
$var wire 12 @* dinext2 [11:0] $end
$var wire 7 A* dinext1 [6:0] $end
$var wire 12 B* data_out2 [11:0] $end
$var wire 2 C* data_1_in [1:0] $end
$var reg 7 D* ff1out [6:0] $end
$var reg 12 E* ff2out [11:0] $end
$var integer 32 F* i [31:0] $end
$upscope $end
$scope module comp $end
$var wire 16 G* threshold [15:0] $end
$var wire 16 H* data_i [15:0] $end
$var wire 1 '* compare_o $end
$upscope $end
$scope module fir_filter $end
$var wire 16 I* X [15:0] $end
$var wire 16 J* b0 [15:0] $end
$var wire 16 K* b1 [15:0] $end
$var wire 1 h) clk $end
$var wire 1 z) en $end
$var wire 1 k) rst $end
$var wire 32 L* prod [31:0] $end
$var wire 1 M* muxsel $end
$var wire 16 N* coeff [15:0] $end
$var wire 16 O* Y [15:0] $end
$var reg 16 P* X1 [15:0] $end
$var reg 16 Q* X2 [15:0] $end
$var reg 16 R* X3 [15:0] $end
$var reg 16 S* X4 [15:0] $end
$var reg 16 T* Yt [15:0] $end
$var reg 1 U* cycle_valid $end
$var reg 3 V* phase [2:0] $end
$var reg 16 W* result [15:0] $end
$var reg 16 X* samplevalue [15:0] $end
$upscope $end
$scope module maf $end
$var wire 1 h) clk $end
$var wire 16 Y* data_in [15:0] $end
$var wire 1 k) rst $end
$var wire 1 z) we $end
$var reg 32 Z* acumulador [31:0] $end
$var reg 16 [* data_out [15:0] $end
$var reg 3 \* phase [2:0] $end
$upscope $end
$scope module mul $end
$var wire 8 ]* amplify [7:0] $end
$var wire 16 ^* data_i [15:0] $end
$var wire 16 _* multiplier_o [15:0] $end
$upscope $end
$scope module sr $end
$var wire 1 h) clk $end
$var wire 1 l" r $end
$var wire 1 k) rst $end
$var wire 1 '* s $end
$var reg 1 |) q $end
$var reg 1 {) qbar $end
$upscope $end
$scope module u_Filter $end
$var wire 16 `* X [15:0] $end
$var wire 16 a* a0 [15:0] $end
$var wire 16 b* a1 [15:0] $end
$var wire 16 c* a2 [15:0] $end
$var wire 16 d* b1 [15:0] $end
$var wire 16 e* b2 [15:0] $end
$var wire 1 h) clk $end
$var wire 1 z) en $end
$var wire 1 k) rst $end
$var wire 32 f* prod [31:0] $end
$var wire 16 g* Y [15:0] $end
$var reg 16 h* X1 [15:0] $end
$var reg 16 i* X2 [15:0] $end
$var reg 16 j* X3 [15:0] $end
$var reg 16 k* Y1 [15:0] $end
$var reg 16 l* Y2 [15:0] $end
$var reg 16 m* Yt [15:0] $end
$var reg 16 n* coeff [15:0] $end
$var reg 1 o* cycle_valid $end
$var reg 3 p* phase [2:0] $end
$var reg 16 q* result [15:0] $end
$var reg 16 r* samplevalue [15:0] $end
$upscope $end
$upscope $end
$scope module soc2 $end
$var wire 1 s" ce_pcm $end
$var wire 1 r" ce_pdm $end
$var wire 1 s* clk $end
$var wire 1 t* cmp $end
$var wire 1 l" mclear $end
$var wire 1 u* pdm_data_i $end
$var wire 1 v* rst $end
$var wire 1 w* timer_we $end
$var wire 1 x* vccd1 $end
$var wire 1 y* vccd2 $end
$var wire 1 z* vdda1 $end
$var wire 1 {* vdda2 $end
$var wire 1 |* vssa1 $end
$var wire 1 }* vssa2 $end
$var wire 1 ~* vssd1 $end
$var wire 1 !+ vssd2 $end
$var wire 1 S" wb_clk_i $end
$var wire 1 T" wb_rst_i $end
$var wire 1 "+ wb_valid_i $end
$var wire 1 #+ wbs_ack_o $end
$var wire 4 $+ wbs_adr_i [3:0] $end
$var wire 16 %+ wbs_dat_i [15:0] $end
$var wire 16 &+ wbs_dat_o [15:0] $end
$var wire 1 j" wbs_strb_i $end
$var wire 1 '+ we_pcm $end
$var wire 1 (+ srlatchQbar $end
$var wire 1 )+ srlatchQ $end
$var wire 16 *+ pcm_reg_i [15:0] $end
$var wire 16 ++ pcm_abs [15:0] $end
$var wire 16 ,+ mul_o [15:0] $end
$var wire 16 -+ mul_i [15:0] $end
$var wire 16 .+ maf_o [15:0] $end
$var wire 16 /+ iir_data [15:0] $end
$var wire 16 0+ fir_out [15:0] $end
$var wire 16 1+ fir_in [15:0] $end
$var wire 1 2+ compare_out $end
$var wire 12 3+ cic_out [11:0] $end
$var reg 16 4+ a0 [15:0] $end
$var reg 16 5+ a1 [15:0] $end
$var reg 16 6+ a2 [15:0] $end
$var reg 8 7+ amp [7:0] $end
$var reg 16 8+ b1 [15:0] $end
$var reg 16 9+ b2 [15:0] $end
$var reg 16 :+ control [15:0] $end
$var reg 16 ;+ fb0 [15:0] $end
$var reg 16 <+ fb1 [15:0] $end
$var reg 16 =+ pcm [15:0] $end
$var reg 16 >+ pcm_load [15:0] $end
$var reg 16 ?+ rdata [15:0] $end
$var reg 16 @+ threshold [15:0] $end
$var reg 32 A+ timer [31:0] $end
$var reg 1 B+ wbs_done $end
$scope module abs $end
$var wire 16 C+ data_out [15:0] $end
$var wire 16 D+ data_in [15:0] $end
$upscope $end
$scope module cicmodule $end
$var wire 1 s* clk $end
$var wire 1 u* data_in $end
$var wire 2 E+ ff1_last [1:0] $end
$var wire 7 F+ ff2_last [6:0] $end
$var wire 1 v* rst $end
$var wire 1 r" we $end
$var wire 12 G+ sum2 [11:0] $end
$var wire 7 H+ sum1 [6:0] $end
$var wire 12 I+ ffext2 [11:0] $end
$var wire 7 J+ ffext1 [6:0] $end
$var wire 12 K+ dinext2 [11:0] $end
$var wire 7 L+ dinext1 [6:0] $end
$var wire 12 M+ data_out2 [11:0] $end
$var wire 2 N+ data_1_in [1:0] $end
$var reg 7 O+ ff1out [6:0] $end
$var reg 12 P+ ff2out [11:0] $end
$var integer 32 Q+ i [31:0] $end
$upscope $end
$scope module comp $end
$var wire 16 R+ threshold [15:0] $end
$var wire 16 S+ data_i [15:0] $end
$var wire 1 2+ compare_o $end
$upscope $end
$scope module fir_filter $end
$var wire 16 T+ X [15:0] $end
$var wire 16 U+ b0 [15:0] $end
$var wire 16 V+ b1 [15:0] $end
$var wire 1 s* clk $end
$var wire 1 '+ en $end
$var wire 1 v* rst $end
$var wire 32 W+ prod [31:0] $end
$var wire 1 X+ muxsel $end
$var wire 16 Y+ coeff [15:0] $end
$var wire 16 Z+ Y [15:0] $end
$var reg 16 [+ X1 [15:0] $end
$var reg 16 \+ X2 [15:0] $end
$var reg 16 ]+ X3 [15:0] $end
$var reg 16 ^+ X4 [15:0] $end
$var reg 16 _+ Yt [15:0] $end
$var reg 1 `+ cycle_valid $end
$var reg 3 a+ phase [2:0] $end
$var reg 16 b+ result [15:0] $end
$var reg 16 c+ samplevalue [15:0] $end
$upscope $end
$scope module maf $end
$var wire 1 s* clk $end
$var wire 16 d+ data_in [15:0] $end
$var wire 1 v* rst $end
$var wire 1 '+ we $end
$var reg 32 e+ acumulador [31:0] $end
$var reg 16 f+ data_out [15:0] $end
$var reg 3 g+ phase [2:0] $end
$upscope $end
$scope module mul $end
$var wire 8 h+ amplify [7:0] $end
$var wire 16 i+ data_i [15:0] $end
$var wire 16 j+ multiplier_o [15:0] $end
$upscope $end
$scope module sr $end
$var wire 1 s* clk $end
$var wire 1 l" r $end
$var wire 1 v* rst $end
$var wire 1 2+ s $end
$var reg 1 )+ q $end
$var reg 1 (+ qbar $end
$upscope $end
$scope module u_Filter $end
$var wire 16 k+ X [15:0] $end
$var wire 16 l+ a0 [15:0] $end
$var wire 16 m+ a1 [15:0] $end
$var wire 16 n+ a2 [15:0] $end
$var wire 16 o+ b1 [15:0] $end
$var wire 16 p+ b2 [15:0] $end
$var wire 1 s* clk $end
$var wire 1 '+ en $end
$var wire 1 v* rst $end
$var wire 32 q+ prod [31:0] $end
$var wire 16 r+ Y [15:0] $end
$var reg 16 s+ X1 [15:0] $end
$var reg 16 t+ X2 [15:0] $end
$var reg 16 u+ X3 [15:0] $end
$var reg 16 v+ Y1 [15:0] $end
$var reg 16 w+ Y2 [15:0] $end
$var reg 16 x+ Yt [15:0] $end
$var reg 16 y+ coeff [15:0] $end
$var reg 1 z+ cycle_valid $end
$var reg 3 {+ phase [2:0] $end
$var reg 16 |+ result [15:0] $end
$var reg 16 }+ samplevalue [15:0] $end
$upscope $end
$upscope $end
$scope module soc3 $end
$var wire 1 s" ce_pcm $end
$var wire 1 r" ce_pdm $end
$var wire 1 ~+ clk $end
$var wire 1 !, cmp $end
$var wire 1 l" mclear $end
$var wire 1 ", pdm_data_i $end
$var wire 1 #, rst $end
$var wire 1 $, timer_we $end
$var wire 1 %, vccd1 $end
$var wire 1 &, vccd2 $end
$var wire 1 ', vdda1 $end
$var wire 1 (, vdda2 $end
$var wire 1 ), vssa1 $end
$var wire 1 *, vssa2 $end
$var wire 1 +, vssd1 $end
$var wire 1 ,, vssd2 $end
$var wire 1 S" wb_clk_i $end
$var wire 1 T" wb_rst_i $end
$var wire 1 -, wb_valid_i $end
$var wire 1 ., wbs_ack_o $end
$var wire 4 /, wbs_adr_i [3:0] $end
$var wire 16 0, wbs_dat_i [15:0] $end
$var wire 16 1, wbs_dat_o [15:0] $end
$var wire 1 j" wbs_strb_i $end
$var wire 1 2, we_pcm $end
$var wire 1 3, srlatchQbar $end
$var wire 1 4, srlatchQ $end
$var wire 16 5, pcm_reg_i [15:0] $end
$var wire 16 6, pcm_abs [15:0] $end
$var wire 16 7, mul_o [15:0] $end
$var wire 16 8, mul_i [15:0] $end
$var wire 16 9, maf_o [15:0] $end
$var wire 16 :, iir_data [15:0] $end
$var wire 16 ;, fir_out [15:0] $end
$var wire 16 <, fir_in [15:0] $end
$var wire 1 =, compare_out $end
$var wire 12 >, cic_out [11:0] $end
$var reg 16 ?, a0 [15:0] $end
$var reg 16 @, a1 [15:0] $end
$var reg 16 A, a2 [15:0] $end
$var reg 8 B, amp [7:0] $end
$var reg 16 C, b1 [15:0] $end
$var reg 16 D, b2 [15:0] $end
$var reg 16 E, control [15:0] $end
$var reg 16 F, fb0 [15:0] $end
$var reg 16 G, fb1 [15:0] $end
$var reg 16 H, pcm [15:0] $end
$var reg 16 I, pcm_load [15:0] $end
$var reg 16 J, rdata [15:0] $end
$var reg 16 K, threshold [15:0] $end
$var reg 32 L, timer [31:0] $end
$var reg 1 M, wbs_done $end
$scope module abs $end
$var wire 16 N, data_out [15:0] $end
$var wire 16 O, data_in [15:0] $end
$upscope $end
$scope module cicmodule $end
$var wire 1 ~+ clk $end
$var wire 1 ", data_in $end
$var wire 2 P, ff1_last [1:0] $end
$var wire 7 Q, ff2_last [6:0] $end
$var wire 1 #, rst $end
$var wire 1 r" we $end
$var wire 12 R, sum2 [11:0] $end
$var wire 7 S, sum1 [6:0] $end
$var wire 12 T, ffext2 [11:0] $end
$var wire 7 U, ffext1 [6:0] $end
$var wire 12 V, dinext2 [11:0] $end
$var wire 7 W, dinext1 [6:0] $end
$var wire 12 X, data_out2 [11:0] $end
$var wire 2 Y, data_1_in [1:0] $end
$var reg 7 Z, ff1out [6:0] $end
$var reg 12 [, ff2out [11:0] $end
$var integer 32 \, i [31:0] $end
$upscope $end
$scope module comp $end
$var wire 16 ], threshold [15:0] $end
$var wire 16 ^, data_i [15:0] $end
$var wire 1 =, compare_o $end
$upscope $end
$scope module fir_filter $end
$var wire 16 _, X [15:0] $end
$var wire 16 `, b0 [15:0] $end
$var wire 16 a, b1 [15:0] $end
$var wire 1 ~+ clk $end
$var wire 1 2, en $end
$var wire 1 #, rst $end
$var wire 32 b, prod [31:0] $end
$var wire 1 c, muxsel $end
$var wire 16 d, coeff [15:0] $end
$var wire 16 e, Y [15:0] $end
$var reg 16 f, X1 [15:0] $end
$var reg 16 g, X2 [15:0] $end
$var reg 16 h, X3 [15:0] $end
$var reg 16 i, X4 [15:0] $end
$var reg 16 j, Yt [15:0] $end
$var reg 1 k, cycle_valid $end
$var reg 3 l, phase [2:0] $end
$var reg 16 m, result [15:0] $end
$var reg 16 n, samplevalue [15:0] $end
$upscope $end
$scope module maf $end
$var wire 1 ~+ clk $end
$var wire 16 o, data_in [15:0] $end
$var wire 1 #, rst $end
$var wire 1 2, we $end
$var reg 32 p, acumulador [31:0] $end
$var reg 16 q, data_out [15:0] $end
$var reg 3 r, phase [2:0] $end
$upscope $end
$scope module mul $end
$var wire 8 s, amplify [7:0] $end
$var wire 16 t, data_i [15:0] $end
$var wire 16 u, multiplier_o [15:0] $end
$upscope $end
$scope module sr $end
$var wire 1 ~+ clk $end
$var wire 1 l" r $end
$var wire 1 #, rst $end
$var wire 1 =, s $end
$var reg 1 4, q $end
$var reg 1 3, qbar $end
$upscope $end
$scope module u_Filter $end
$var wire 16 v, X [15:0] $end
$var wire 16 w, a0 [15:0] $end
$var wire 16 x, a1 [15:0] $end
$var wire 16 y, a2 [15:0] $end
$var wire 16 z, b1 [15:0] $end
$var wire 16 {, b2 [15:0] $end
$var wire 1 ~+ clk $end
$var wire 1 2, en $end
$var wire 1 #, rst $end
$var wire 32 |, prod [31:0] $end
$var wire 16 }, Y [15:0] $end
$var reg 16 ~, X1 [15:0] $end
$var reg 16 !- X2 [15:0] $end
$var reg 16 "- X3 [15:0] $end
$var reg 16 #- Y1 [15:0] $end
$var reg 16 $- Y2 [15:0] $end
$var reg 16 %- Yt [15:0] $end
$var reg 16 &- coeff [15:0] $end
$var reg 1 '- cycle_valid $end
$var reg 3 (- phase [2:0] $end
$var reg 16 )- result [15:0] $end
$var reg 16 *- samplevalue [15:0] $end
$upscope $end
$upscope $end
$scope module soc4 $end
$var wire 1 s" ce_pcm $end
$var wire 1 r" ce_pdm $end
$var wire 1 +- clk $end
$var wire 1 ,- cmp $end
$var wire 1 l" mclear $end
$var wire 1 -- pdm_data_i $end
$var wire 1 .- rst $end
$var wire 1 /- timer_we $end
$var wire 1 0- vccd1 $end
$var wire 1 1- vccd2 $end
$var wire 1 2- vdda1 $end
$var wire 1 3- vdda2 $end
$var wire 1 4- vssa1 $end
$var wire 1 5- vssa2 $end
$var wire 1 6- vssd1 $end
$var wire 1 7- vssd2 $end
$var wire 1 S" wb_clk_i $end
$var wire 1 T" wb_rst_i $end
$var wire 1 8- wb_valid_i $end
$var wire 1 9- wbs_ack_o $end
$var wire 4 :- wbs_adr_i [3:0] $end
$var wire 16 ;- wbs_dat_i [15:0] $end
$var wire 16 <- wbs_dat_o [15:0] $end
$var wire 1 j" wbs_strb_i $end
$var wire 1 =- we_pcm $end
$var wire 1 >- srlatchQbar $end
$var wire 1 ?- srlatchQ $end
$var wire 16 @- pcm_reg_i [15:0] $end
$var wire 16 A- pcm_abs [15:0] $end
$var wire 16 B- mul_o [15:0] $end
$var wire 16 C- mul_i [15:0] $end
$var wire 16 D- maf_o [15:0] $end
$var wire 16 E- iir_data [15:0] $end
$var wire 16 F- fir_out [15:0] $end
$var wire 16 G- fir_in [15:0] $end
$var wire 1 H- compare_out $end
$var wire 12 I- cic_out [11:0] $end
$var reg 16 J- a0 [15:0] $end
$var reg 16 K- a1 [15:0] $end
$var reg 16 L- a2 [15:0] $end
$var reg 8 M- amp [7:0] $end
$var reg 16 N- b1 [15:0] $end
$var reg 16 O- b2 [15:0] $end
$var reg 16 P- control [15:0] $end
$var reg 16 Q- fb0 [15:0] $end
$var reg 16 R- fb1 [15:0] $end
$var reg 16 S- pcm [15:0] $end
$var reg 16 T- pcm_load [15:0] $end
$var reg 16 U- rdata [15:0] $end
$var reg 16 V- threshold [15:0] $end
$var reg 32 W- timer [31:0] $end
$var reg 1 X- wbs_done $end
$scope module abs $end
$var wire 16 Y- data_out [15:0] $end
$var wire 16 Z- data_in [15:0] $end
$upscope $end
$scope module cicmodule $end
$var wire 1 +- clk $end
$var wire 1 -- data_in $end
$var wire 2 [- ff1_last [1:0] $end
$var wire 7 \- ff2_last [6:0] $end
$var wire 1 .- rst $end
$var wire 1 r" we $end
$var wire 12 ]- sum2 [11:0] $end
$var wire 7 ^- sum1 [6:0] $end
$var wire 12 _- ffext2 [11:0] $end
$var wire 7 `- ffext1 [6:0] $end
$var wire 12 a- dinext2 [11:0] $end
$var wire 7 b- dinext1 [6:0] $end
$var wire 12 c- data_out2 [11:0] $end
$var wire 2 d- data_1_in [1:0] $end
$var reg 7 e- ff1out [6:0] $end
$var reg 12 f- ff2out [11:0] $end
$var integer 32 g- i [31:0] $end
$upscope $end
$scope module comp $end
$var wire 16 h- threshold [15:0] $end
$var wire 16 i- data_i [15:0] $end
$var wire 1 H- compare_o $end
$upscope $end
$scope module fir_filter $end
$var wire 16 j- X [15:0] $end
$var wire 16 k- b0 [15:0] $end
$var wire 16 l- b1 [15:0] $end
$var wire 1 +- clk $end
$var wire 1 =- en $end
$var wire 1 .- rst $end
$var wire 32 m- prod [31:0] $end
$var wire 1 n- muxsel $end
$var wire 16 o- coeff [15:0] $end
$var wire 16 p- Y [15:0] $end
$var reg 16 q- X1 [15:0] $end
$var reg 16 r- X2 [15:0] $end
$var reg 16 s- X3 [15:0] $end
$var reg 16 t- X4 [15:0] $end
$var reg 16 u- Yt [15:0] $end
$var reg 1 v- cycle_valid $end
$var reg 3 w- phase [2:0] $end
$var reg 16 x- result [15:0] $end
$var reg 16 y- samplevalue [15:0] $end
$upscope $end
$scope module maf $end
$var wire 1 +- clk $end
$var wire 16 z- data_in [15:0] $end
$var wire 1 .- rst $end
$var wire 1 =- we $end
$var reg 32 {- acumulador [31:0] $end
$var reg 16 |- data_out [15:0] $end
$var reg 3 }- phase [2:0] $end
$upscope $end
$scope module mul $end
$var wire 8 ~- amplify [7:0] $end
$var wire 16 !. data_i [15:0] $end
$var wire 16 ". multiplier_o [15:0] $end
$upscope $end
$scope module sr $end
$var wire 1 +- clk $end
$var wire 1 l" r $end
$var wire 1 .- rst $end
$var wire 1 H- s $end
$var reg 1 ?- q $end
$var reg 1 >- qbar $end
$upscope $end
$scope module u_Filter $end
$var wire 16 #. X [15:0] $end
$var wire 16 $. a0 [15:0] $end
$var wire 16 %. a1 [15:0] $end
$var wire 16 &. a2 [15:0] $end
$var wire 16 '. b1 [15:0] $end
$var wire 16 (. b2 [15:0] $end
$var wire 1 +- clk $end
$var wire 1 =- en $end
$var wire 1 .- rst $end
$var wire 32 ). prod [31:0] $end
$var wire 16 *. Y [15:0] $end
$var reg 16 +. X1 [15:0] $end
$var reg 16 ,. X2 [15:0] $end
$var reg 16 -. X3 [15:0] $end
$var reg 16 .. Y1 [15:0] $end
$var reg 16 /. Y2 [15:0] $end
$var reg 16 0. Yt [15:0] $end
$var reg 16 1. coeff [15:0] $end
$var reg 1 2. cycle_valid $end
$var reg 3 3. phase [2:0] $end
$var reg 16 4. result [15:0] $end
$var reg 16 5. samplevalue [15:0] $end
$upscope $end
$upscope $end
$scope module soc5 $end
$var wire 1 s" ce_pcm $end
$var wire 1 r" ce_pdm $end
$var wire 1 6. clk $end
$var wire 1 7. cmp $end
$var wire 1 l" mclear $end
$var wire 1 8. pdm_data_i $end
$var wire 1 9. rst $end
$var wire 1 :. timer_we $end
$var wire 1 ;. vccd1 $end
$var wire 1 <. vccd2 $end
$var wire 1 =. vdda1 $end
$var wire 1 >. vdda2 $end
$var wire 1 ?. vssa1 $end
$var wire 1 @. vssa2 $end
$var wire 1 A. vssd1 $end
$var wire 1 B. vssd2 $end
$var wire 1 S" wb_clk_i $end
$var wire 1 T" wb_rst_i $end
$var wire 1 C. wb_valid_i $end
$var wire 1 D. wbs_ack_o $end
$var wire 4 E. wbs_adr_i [3:0] $end
$var wire 16 F. wbs_dat_i [15:0] $end
$var wire 16 G. wbs_dat_o [15:0] $end
$var wire 1 j" wbs_strb_i $end
$var wire 1 H. we_pcm $end
$var wire 1 I. srlatchQbar $end
$var wire 1 J. srlatchQ $end
$var wire 16 K. pcm_reg_i [15:0] $end
$var wire 16 L. pcm_abs [15:0] $end
$var wire 16 M. mul_o [15:0] $end
$var wire 16 N. mul_i [15:0] $end
$var wire 16 O. maf_o [15:0] $end
$var wire 16 P. iir_data [15:0] $end
$var wire 16 Q. fir_out [15:0] $end
$var wire 16 R. fir_in [15:0] $end
$var wire 1 S. compare_out $end
$var wire 12 T. cic_out [11:0] $end
$var reg 16 U. a0 [15:0] $end
$var reg 16 V. a1 [15:0] $end
$var reg 16 W. a2 [15:0] $end
$var reg 8 X. amp [7:0] $end
$var reg 16 Y. b1 [15:0] $end
$var reg 16 Z. b2 [15:0] $end
$var reg 16 [. control [15:0] $end
$var reg 16 \. fb0 [15:0] $end
$var reg 16 ]. fb1 [15:0] $end
$var reg 16 ^. pcm [15:0] $end
$var reg 16 _. pcm_load [15:0] $end
$var reg 16 `. rdata [15:0] $end
$var reg 16 a. threshold [15:0] $end
$var reg 32 b. timer [31:0] $end
$var reg 1 c. wbs_done $end
$scope module abs $end
$var wire 16 d. data_out [15:0] $end
$var wire 16 e. data_in [15:0] $end
$upscope $end
$scope module cicmodule $end
$var wire 1 6. clk $end
$var wire 1 8. data_in $end
$var wire 2 f. ff1_last [1:0] $end
$var wire 7 g. ff2_last [6:0] $end
$var wire 1 9. rst $end
$var wire 1 r" we $end
$var wire 12 h. sum2 [11:0] $end
$var wire 7 i. sum1 [6:0] $end
$var wire 12 j. ffext2 [11:0] $end
$var wire 7 k. ffext1 [6:0] $end
$var wire 12 l. dinext2 [11:0] $end
$var wire 7 m. dinext1 [6:0] $end
$var wire 12 n. data_out2 [11:0] $end
$var wire 2 o. data_1_in [1:0] $end
$var reg 7 p. ff1out [6:0] $end
$var reg 12 q. ff2out [11:0] $end
$var integer 32 r. i [31:0] $end
$upscope $end
$scope module comp $end
$var wire 16 s. threshold [15:0] $end
$var wire 16 t. data_i [15:0] $end
$var wire 1 S. compare_o $end
$upscope $end
$scope module fir_filter $end
$var wire 16 u. X [15:0] $end
$var wire 16 v. b0 [15:0] $end
$var wire 16 w. b1 [15:0] $end
$var wire 1 6. clk $end
$var wire 1 H. en $end
$var wire 1 9. rst $end
$var wire 32 x. prod [31:0] $end
$var wire 1 y. muxsel $end
$var wire 16 z. coeff [15:0] $end
$var wire 16 {. Y [15:0] $end
$var reg 16 |. X1 [15:0] $end
$var reg 16 }. X2 [15:0] $end
$var reg 16 ~. X3 [15:0] $end
$var reg 16 !/ X4 [15:0] $end
$var reg 16 "/ Yt [15:0] $end
$var reg 1 #/ cycle_valid $end
$var reg 3 $/ phase [2:0] $end
$var reg 16 %/ result [15:0] $end
$var reg 16 &/ samplevalue [15:0] $end
$upscope $end
$scope module maf $end
$var wire 1 6. clk $end
$var wire 16 '/ data_in [15:0] $end
$var wire 1 9. rst $end
$var wire 1 H. we $end
$var reg 32 (/ acumulador [31:0] $end
$var reg 16 )/ data_out [15:0] $end
$var reg 3 */ phase [2:0] $end
$upscope $end
$scope module mul $end
$var wire 8 +/ amplify [7:0] $end
$var wire 16 ,/ data_i [15:0] $end
$var wire 16 -/ multiplier_o [15:0] $end
$upscope $end
$scope module sr $end
$var wire 1 6. clk $end
$var wire 1 l" r $end
$var wire 1 9. rst $end
$var wire 1 S. s $end
$var reg 1 J. q $end
$var reg 1 I. qbar $end
$upscope $end
$scope module u_Filter $end
$var wire 16 ./ X [15:0] $end
$var wire 16 // a0 [15:0] $end
$var wire 16 0/ a1 [15:0] $end
$var wire 16 1/ a2 [15:0] $end
$var wire 16 2/ b1 [15:0] $end
$var wire 16 3/ b2 [15:0] $end
$var wire 1 6. clk $end
$var wire 1 H. en $end
$var wire 1 9. rst $end
$var wire 32 4/ prod [31:0] $end
$var wire 16 5/ Y [15:0] $end
$var reg 16 6/ X1 [15:0] $end
$var reg 16 7/ X2 [15:0] $end
$var reg 16 8/ X3 [15:0] $end
$var reg 16 9/ Y1 [15:0] $end
$var reg 16 :/ Y2 [15:0] $end
$var reg 16 ;/ Yt [15:0] $end
$var reg 16 </ coeff [15:0] $end
$var reg 1 =/ cycle_valid $end
$var reg 3 >/ phase [2:0] $end
$var reg 16 ?/ result [15:0] $end
$var reg 16 @/ samplevalue [15:0] $end
$upscope $end
$upscope $end
$scope module soc6 $end
$var wire 1 s" ce_pcm $end
$var wire 1 r" ce_pdm $end
$var wire 1 A/ clk $end
$var wire 1 B/ cmp $end
$var wire 1 l" mclear $end
$var wire 1 C/ pdm_data_i $end
$var wire 1 D/ rst $end
$var wire 1 E/ timer_we $end
$var wire 1 F/ vccd1 $end
$var wire 1 G/ vccd2 $end
$var wire 1 H/ vdda1 $end
$var wire 1 I/ vdda2 $end
$var wire 1 J/ vssa1 $end
$var wire 1 K/ vssa2 $end
$var wire 1 L/ vssd1 $end
$var wire 1 M/ vssd2 $end
$var wire 1 S" wb_clk_i $end
$var wire 1 T" wb_rst_i $end
$var wire 1 N/ wb_valid_i $end
$var wire 1 O/ wbs_ack_o $end
$var wire 4 P/ wbs_adr_i [3:0] $end
$var wire 16 Q/ wbs_dat_i [15:0] $end
$var wire 16 R/ wbs_dat_o [15:0] $end
$var wire 1 j" wbs_strb_i $end
$var wire 1 S/ we_pcm $end
$var wire 1 T/ srlatchQbar $end
$var wire 1 U/ srlatchQ $end
$var wire 16 V/ pcm_reg_i [15:0] $end
$var wire 16 W/ pcm_abs [15:0] $end
$var wire 16 X/ mul_o [15:0] $end
$var wire 16 Y/ mul_i [15:0] $end
$var wire 16 Z/ maf_o [15:0] $end
$var wire 16 [/ iir_data [15:0] $end
$var wire 16 \/ fir_out [15:0] $end
$var wire 16 ]/ fir_in [15:0] $end
$var wire 1 ^/ compare_out $end
$var wire 12 _/ cic_out [11:0] $end
$var reg 16 `/ a0 [15:0] $end
$var reg 16 a/ a1 [15:0] $end
$var reg 16 b/ a2 [15:0] $end
$var reg 8 c/ amp [7:0] $end
$var reg 16 d/ b1 [15:0] $end
$var reg 16 e/ b2 [15:0] $end
$var reg 16 f/ control [15:0] $end
$var reg 16 g/ fb0 [15:0] $end
$var reg 16 h/ fb1 [15:0] $end
$var reg 16 i/ pcm [15:0] $end
$var reg 16 j/ pcm_load [15:0] $end
$var reg 16 k/ rdata [15:0] $end
$var reg 16 l/ threshold [15:0] $end
$var reg 32 m/ timer [31:0] $end
$var reg 1 n/ wbs_done $end
$scope module abs $end
$var wire 16 o/ data_out [15:0] $end
$var wire 16 p/ data_in [15:0] $end
$upscope $end
$scope module cicmodule $end
$var wire 1 A/ clk $end
$var wire 1 C/ data_in $end
$var wire 2 q/ ff1_last [1:0] $end
$var wire 7 r/ ff2_last [6:0] $end
$var wire 1 D/ rst $end
$var wire 1 r" we $end
$var wire 12 s/ sum2 [11:0] $end
$var wire 7 t/ sum1 [6:0] $end
$var wire 12 u/ ffext2 [11:0] $end
$var wire 7 v/ ffext1 [6:0] $end
$var wire 12 w/ dinext2 [11:0] $end
$var wire 7 x/ dinext1 [6:0] $end
$var wire 12 y/ data_out2 [11:0] $end
$var wire 2 z/ data_1_in [1:0] $end
$var reg 7 {/ ff1out [6:0] $end
$var reg 12 |/ ff2out [11:0] $end
$var integer 32 }/ i [31:0] $end
$upscope $end
$scope module comp $end
$var wire 16 ~/ threshold [15:0] $end
$var wire 16 !0 data_i [15:0] $end
$var wire 1 ^/ compare_o $end
$upscope $end
$scope module fir_filter $end
$var wire 16 "0 X [15:0] $end
$var wire 16 #0 b0 [15:0] $end
$var wire 16 $0 b1 [15:0] $end
$var wire 1 A/ clk $end
$var wire 1 S/ en $end
$var wire 1 D/ rst $end
$var wire 32 %0 prod [31:0] $end
$var wire 1 &0 muxsel $end
$var wire 16 '0 coeff [15:0] $end
$var wire 16 (0 Y [15:0] $end
$var reg 16 )0 X1 [15:0] $end
$var reg 16 *0 X2 [15:0] $end
$var reg 16 +0 X3 [15:0] $end
$var reg 16 ,0 X4 [15:0] $end
$var reg 16 -0 Yt [15:0] $end
$var reg 1 .0 cycle_valid $end
$var reg 3 /0 phase [2:0] $end
$var reg 16 00 result [15:0] $end
$var reg 16 10 samplevalue [15:0] $end
$upscope $end
$scope module maf $end
$var wire 1 A/ clk $end
$var wire 16 20 data_in [15:0] $end
$var wire 1 D/ rst $end
$var wire 1 S/ we $end
$var reg 32 30 acumulador [31:0] $end
$var reg 16 40 data_out [15:0] $end
$var reg 3 50 phase [2:0] $end
$upscope $end
$scope module mul $end
$var wire 8 60 amplify [7:0] $end
$var wire 16 70 data_i [15:0] $end
$var wire 16 80 multiplier_o [15:0] $end
$upscope $end
$scope module sr $end
$var wire 1 A/ clk $end
$var wire 1 l" r $end
$var wire 1 D/ rst $end
$var wire 1 ^/ s $end
$var reg 1 U/ q $end
$var reg 1 T/ qbar $end
$upscope $end
$scope module u_Filter $end
$var wire 16 90 X [15:0] $end
$var wire 16 :0 a0 [15:0] $end
$var wire 16 ;0 a1 [15:0] $end
$var wire 16 <0 a2 [15:0] $end
$var wire 16 =0 b1 [15:0] $end
$var wire 16 >0 b2 [15:0] $end
$var wire 1 A/ clk $end
$var wire 1 S/ en $end
$var wire 1 D/ rst $end
$var wire 32 ?0 prod [31:0] $end
$var wire 16 @0 Y [15:0] $end
$var reg 16 A0 X1 [15:0] $end
$var reg 16 B0 X2 [15:0] $end
$var reg 16 C0 X3 [15:0] $end
$var reg 16 D0 Y1 [15:0] $end
$var reg 16 E0 Y2 [15:0] $end
$var reg 16 F0 Yt [15:0] $end
$var reg 16 G0 coeff [15:0] $end
$var reg 1 H0 cycle_valid $end
$var reg 3 I0 phase [2:0] $end
$var reg 16 J0 result [15:0] $end
$var reg 16 K0 samplevalue [15:0] $end
$upscope $end
$upscope $end
$scope module soc7 $end
$var wire 1 s" ce_pcm $end
$var wire 1 r" ce_pdm $end
$var wire 1 L0 clk $end
$var wire 1 M0 cmp $end
$var wire 1 l" mclear $end
$var wire 1 N0 pdm_data_i $end
$var wire 1 O0 rst $end
$var wire 1 P0 timer_we $end
$var wire 1 Q0 vccd1 $end
$var wire 1 R0 vccd2 $end
$var wire 1 S0 vdda1 $end
$var wire 1 T0 vdda2 $end
$var wire 1 U0 vssa1 $end
$var wire 1 V0 vssa2 $end
$var wire 1 W0 vssd1 $end
$var wire 1 X0 vssd2 $end
$var wire 1 S" wb_clk_i $end
$var wire 1 T" wb_rst_i $end
$var wire 1 Y0 wb_valid_i $end
$var wire 1 Z0 wbs_ack_o $end
$var wire 4 [0 wbs_adr_i [3:0] $end
$var wire 16 \0 wbs_dat_i [15:0] $end
$var wire 16 ]0 wbs_dat_o [15:0] $end
$var wire 1 j" wbs_strb_i $end
$var wire 1 ^0 we_pcm $end
$var wire 1 _0 srlatchQbar $end
$var wire 1 `0 srlatchQ $end
$var wire 16 a0 pcm_reg_i [15:0] $end
$var wire 16 b0 pcm_abs [15:0] $end
$var wire 16 c0 mul_o [15:0] $end
$var wire 16 d0 mul_i [15:0] $end
$var wire 16 e0 maf_o [15:0] $end
$var wire 16 f0 iir_data [15:0] $end
$var wire 16 g0 fir_out [15:0] $end
$var wire 16 h0 fir_in [15:0] $end
$var wire 1 i0 compare_out $end
$var wire 12 j0 cic_out [11:0] $end
$var reg 16 k0 a0 [15:0] $end
$var reg 16 l0 a1 [15:0] $end
$var reg 16 m0 a2 [15:0] $end
$var reg 8 n0 amp [7:0] $end
$var reg 16 o0 b1 [15:0] $end
$var reg 16 p0 b2 [15:0] $end
$var reg 16 q0 control [15:0] $end
$var reg 16 r0 fb0 [15:0] $end
$var reg 16 s0 fb1 [15:0] $end
$var reg 16 t0 pcm [15:0] $end
$var reg 16 u0 pcm_load [15:0] $end
$var reg 16 v0 rdata [15:0] $end
$var reg 16 w0 threshold [15:0] $end
$var reg 32 x0 timer [31:0] $end
$var reg 1 y0 wbs_done $end
$scope module abs $end
$var wire 16 z0 data_out [15:0] $end
$var wire 16 {0 data_in [15:0] $end
$upscope $end
$scope module cicmodule $end
$var wire 1 L0 clk $end
$var wire 1 N0 data_in $end
$var wire 2 |0 ff1_last [1:0] $end
$var wire 7 }0 ff2_last [6:0] $end
$var wire 1 O0 rst $end
$var wire 1 r" we $end
$var wire 12 ~0 sum2 [11:0] $end
$var wire 7 !1 sum1 [6:0] $end
$var wire 12 "1 ffext2 [11:0] $end
$var wire 7 #1 ffext1 [6:0] $end
$var wire 12 $1 dinext2 [11:0] $end
$var wire 7 %1 dinext1 [6:0] $end
$var wire 12 &1 data_out2 [11:0] $end
$var wire 2 '1 data_1_in [1:0] $end
$var reg 7 (1 ff1out [6:0] $end
$var reg 12 )1 ff2out [11:0] $end
$var integer 32 *1 i [31:0] $end
$upscope $end
$scope module comp $end
$var wire 16 +1 threshold [15:0] $end
$var wire 16 ,1 data_i [15:0] $end
$var wire 1 i0 compare_o $end
$upscope $end
$scope module fir_filter $end
$var wire 16 -1 X [15:0] $end
$var wire 16 .1 b0 [15:0] $end
$var wire 16 /1 b1 [15:0] $end
$var wire 1 L0 clk $end
$var wire 1 ^0 en $end
$var wire 1 O0 rst $end
$var wire 32 01 prod [31:0] $end
$var wire 1 11 muxsel $end
$var wire 16 21 coeff [15:0] $end
$var wire 16 31 Y [15:0] $end
$var reg 16 41 X1 [15:0] $end
$var reg 16 51 X2 [15:0] $end
$var reg 16 61 X3 [15:0] $end
$var reg 16 71 X4 [15:0] $end
$var reg 16 81 Yt [15:0] $end
$var reg 1 91 cycle_valid $end
$var reg 3 :1 phase [2:0] $end
$var reg 16 ;1 result [15:0] $end
$var reg 16 <1 samplevalue [15:0] $end
$upscope $end
$scope module maf $end
$var wire 1 L0 clk $end
$var wire 16 =1 data_in [15:0] $end
$var wire 1 O0 rst $end
$var wire 1 ^0 we $end
$var reg 32 >1 acumulador [31:0] $end
$var reg 16 ?1 data_out [15:0] $end
$var reg 3 @1 phase [2:0] $end
$upscope $end
$scope module mul $end
$var wire 8 A1 amplify [7:0] $end
$var wire 16 B1 data_i [15:0] $end
$var wire 16 C1 multiplier_o [15:0] $end
$upscope $end
$scope module sr $end
$var wire 1 L0 clk $end
$var wire 1 l" r $end
$var wire 1 O0 rst $end
$var wire 1 i0 s $end
$var reg 1 `0 q $end
$var reg 1 _0 qbar $end
$upscope $end
$scope module u_Filter $end
$var wire 16 D1 X [15:0] $end
$var wire 16 E1 a0 [15:0] $end
$var wire 16 F1 a1 [15:0] $end
$var wire 16 G1 a2 [15:0] $end
$var wire 16 H1 b1 [15:0] $end
$var wire 16 I1 b2 [15:0] $end
$var wire 1 L0 clk $end
$var wire 1 ^0 en $end
$var wire 1 O0 rst $end
$var wire 32 J1 prod [31:0] $end
$var wire 16 K1 Y [15:0] $end
$var reg 16 L1 X1 [15:0] $end
$var reg 16 M1 X2 [15:0] $end
$var reg 16 N1 X3 [15:0] $end
$var reg 16 O1 Y1 [15:0] $end
$var reg 16 P1 Y2 [15:0] $end
$var reg 16 Q1 Yt [15:0] $end
$var reg 16 R1 coeff [15:0] $end
$var reg 1 S1 cycle_valid $end
$var reg 3 T1 phase [2:0] $end
$var reg 16 U1 result [15:0] $end
$var reg 16 V1 samplevalue [15:0] $end
$upscope $end
$upscope $end
$scope module soc8 $end
$var wire 1 s" ce_pcm $end
$var wire 1 r" ce_pdm $end
$var wire 1 W1 clk $end
$var wire 1 X1 cmp $end
$var wire 1 l" mclear $end
$var wire 1 Y1 pdm_data_i $end
$var wire 1 Z1 rst $end
$var wire 1 [1 timer_we $end
$var wire 1 \1 vccd1 $end
$var wire 1 ]1 vccd2 $end
$var wire 1 ^1 vdda1 $end
$var wire 1 _1 vdda2 $end
$var wire 1 `1 vssa1 $end
$var wire 1 a1 vssa2 $end
$var wire 1 b1 vssd1 $end
$var wire 1 c1 vssd2 $end
$var wire 1 S" wb_clk_i $end
$var wire 1 T" wb_rst_i $end
$var wire 1 d1 wb_valid_i $end
$var wire 1 e1 wbs_ack_o $end
$var wire 4 f1 wbs_adr_i [3:0] $end
$var wire 16 g1 wbs_dat_i [15:0] $end
$var wire 16 h1 wbs_dat_o [15:0] $end
$var wire 1 j" wbs_strb_i $end
$var wire 1 i1 we_pcm $end
$var wire 1 j1 srlatchQbar $end
$var wire 1 k1 srlatchQ $end
$var wire 16 l1 pcm_reg_i [15:0] $end
$var wire 16 m1 pcm_abs [15:0] $end
$var wire 16 n1 mul_o [15:0] $end
$var wire 16 o1 mul_i [15:0] $end
$var wire 16 p1 maf_o [15:0] $end
$var wire 16 q1 iir_data [15:0] $end
$var wire 16 r1 fir_out [15:0] $end
$var wire 16 s1 fir_in [15:0] $end
$var wire 1 t1 compare_out $end
$var wire 12 u1 cic_out [11:0] $end
$var reg 16 v1 a0 [15:0] $end
$var reg 16 w1 a1 [15:0] $end
$var reg 16 x1 a2 [15:0] $end
$var reg 8 y1 amp [7:0] $end
$var reg 16 z1 b1 [15:0] $end
$var reg 16 {1 b2 [15:0] $end
$var reg 16 |1 control [15:0] $end
$var reg 16 }1 fb0 [15:0] $end
$var reg 16 ~1 fb1 [15:0] $end
$var reg 16 !2 pcm [15:0] $end
$var reg 16 "2 pcm_load [15:0] $end
$var reg 16 #2 rdata [15:0] $end
$var reg 16 $2 threshold [15:0] $end
$var reg 32 %2 timer [31:0] $end
$var reg 1 &2 wbs_done $end
$scope module abs $end
$var wire 16 '2 data_out [15:0] $end
$var wire 16 (2 data_in [15:0] $end
$upscope $end
$scope module cicmodule $end
$var wire 1 W1 clk $end
$var wire 1 Y1 data_in $end
$var wire 2 )2 ff1_last [1:0] $end
$var wire 7 *2 ff2_last [6:0] $end
$var wire 1 Z1 rst $end
$var wire 1 r" we $end
$var wire 12 +2 sum2 [11:0] $end
$var wire 7 ,2 sum1 [6:0] $end
$var wire 12 -2 ffext2 [11:0] $end
$var wire 7 .2 ffext1 [6:0] $end
$var wire 12 /2 dinext2 [11:0] $end
$var wire 7 02 dinext1 [6:0] $end
$var wire 12 12 data_out2 [11:0] $end
$var wire 2 22 data_1_in [1:0] $end
$var reg 7 32 ff1out [6:0] $end
$var reg 12 42 ff2out [11:0] $end
$var integer 32 52 i [31:0] $end
$upscope $end
$scope module comp $end
$var wire 16 62 threshold [15:0] $end
$var wire 16 72 data_i [15:0] $end
$var wire 1 t1 compare_o $end
$upscope $end
$scope module fir_filter $end
$var wire 16 82 X [15:0] $end
$var wire 16 92 b0 [15:0] $end
$var wire 16 :2 b1 [15:0] $end
$var wire 1 W1 clk $end
$var wire 1 i1 en $end
$var wire 1 Z1 rst $end
$var wire 32 ;2 prod [31:0] $end
$var wire 1 <2 muxsel $end
$var wire 16 =2 coeff [15:0] $end
$var wire 16 >2 Y [15:0] $end
$var reg 16 ?2 X1 [15:0] $end
$var reg 16 @2 X2 [15:0] $end
$var reg 16 A2 X3 [15:0] $end
$var reg 16 B2 X4 [15:0] $end
$var reg 16 C2 Yt [15:0] $end
$var reg 1 D2 cycle_valid $end
$var reg 3 E2 phase [2:0] $end
$var reg 16 F2 result [15:0] $end
$var reg 16 G2 samplevalue [15:0] $end
$upscope $end
$scope module maf $end
$var wire 1 W1 clk $end
$var wire 16 H2 data_in [15:0] $end
$var wire 1 Z1 rst $end
$var wire 1 i1 we $end
$var reg 32 I2 acumulador [31:0] $end
$var reg 16 J2 data_out [15:0] $end
$var reg 3 K2 phase [2:0] $end
$upscope $end
$scope module mul $end
$var wire 8 L2 amplify [7:0] $end
$var wire 16 M2 data_i [15:0] $end
$var wire 16 N2 multiplier_o [15:0] $end
$upscope $end
$scope module sr $end
$var wire 1 W1 clk $end
$var wire 1 l" r $end
$var wire 1 Z1 rst $end
$var wire 1 t1 s $end
$var reg 1 k1 q $end
$var reg 1 j1 qbar $end
$upscope $end
$scope module u_Filter $end
$var wire 16 O2 X [15:0] $end
$var wire 16 P2 a0 [15:0] $end
$var wire 16 Q2 a1 [15:0] $end
$var wire 16 R2 a2 [15:0] $end
$var wire 16 S2 b1 [15:0] $end
$var wire 16 T2 b2 [15:0] $end
$var wire 1 W1 clk $end
$var wire 1 i1 en $end
$var wire 1 Z1 rst $end
$var wire 32 U2 prod [31:0] $end
$var wire 16 V2 Y [15:0] $end
$var reg 16 W2 X1 [15:0] $end
$var reg 16 X2 X2 [15:0] $end
$var reg 16 Y2 X3 [15:0] $end
$var reg 16 Z2 Y1 [15:0] $end
$var reg 16 [2 Y2 [15:0] $end
$var reg 16 \2 Yt [15:0] $end
$var reg 16 ]2 coeff [15:0] $end
$var reg 1 ^2 cycle_valid $end
$var reg 3 _2 phase [2:0] $end
$var reg 16 `2 result [15:0] $end
$var reg 16 a2 samplevalue [15:0] $end
$upscope $end
$upscope $end
$scope module soc9 $end
$var wire 1 s" ce_pcm $end
$var wire 1 r" ce_pdm $end
$var wire 1 b2 clk $end
$var wire 1 c2 cmp $end
$var wire 1 l" mclear $end
$var wire 1 d2 pdm_data_i $end
$var wire 1 e2 rst $end
$var wire 1 f2 timer_we $end
$var wire 1 g2 vccd1 $end
$var wire 1 h2 vccd2 $end
$var wire 1 i2 vdda1 $end
$var wire 1 j2 vdda2 $end
$var wire 1 k2 vssa1 $end
$var wire 1 l2 vssa2 $end
$var wire 1 m2 vssd1 $end
$var wire 1 n2 vssd2 $end
$var wire 1 S" wb_clk_i $end
$var wire 1 T" wb_rst_i $end
$var wire 1 o2 wb_valid_i $end
$var wire 1 p2 wbs_ack_o $end
$var wire 4 q2 wbs_adr_i [3:0] $end
$var wire 16 r2 wbs_dat_i [15:0] $end
$var wire 16 s2 wbs_dat_o [15:0] $end
$var wire 1 j" wbs_strb_i $end
$var wire 1 t2 we_pcm $end
$var wire 1 u2 srlatchQbar $end
$var wire 1 v2 srlatchQ $end
$var wire 16 w2 pcm_reg_i [15:0] $end
$var wire 16 x2 pcm_abs [15:0] $end
$var wire 16 y2 mul_o [15:0] $end
$var wire 16 z2 mul_i [15:0] $end
$var wire 16 {2 maf_o [15:0] $end
$var wire 16 |2 iir_data [15:0] $end
$var wire 16 }2 fir_out [15:0] $end
$var wire 16 ~2 fir_in [15:0] $end
$var wire 1 !3 compare_out $end
$var wire 12 "3 cic_out [11:0] $end
$var reg 16 #3 a0 [15:0] $end
$var reg 16 $3 a1 [15:0] $end
$var reg 16 %3 a2 [15:0] $end
$var reg 8 &3 amp [7:0] $end
$var reg 16 '3 b1 [15:0] $end
$var reg 16 (3 b2 [15:0] $end
$var reg 16 )3 control [15:0] $end
$var reg 16 *3 fb0 [15:0] $end
$var reg 16 +3 fb1 [15:0] $end
$var reg 16 ,3 pcm [15:0] $end
$var reg 16 -3 pcm_load [15:0] $end
$var reg 16 .3 rdata [15:0] $end
$var reg 16 /3 threshold [15:0] $end
$var reg 32 03 timer [31:0] $end
$var reg 1 13 wbs_done $end
$scope module abs $end
$var wire 16 23 data_out [15:0] $end
$var wire 16 33 data_in [15:0] $end
$upscope $end
$scope module cicmodule $end
$var wire 1 b2 clk $end
$var wire 1 d2 data_in $end
$var wire 2 43 ff1_last [1:0] $end
$var wire 7 53 ff2_last [6:0] $end
$var wire 1 e2 rst $end
$var wire 1 r" we $end
$var wire 12 63 sum2 [11:0] $end
$var wire 7 73 sum1 [6:0] $end
$var wire 12 83 ffext2 [11:0] $end
$var wire 7 93 ffext1 [6:0] $end
$var wire 12 :3 dinext2 [11:0] $end
$var wire 7 ;3 dinext1 [6:0] $end
$var wire 12 <3 data_out2 [11:0] $end
$var wire 2 =3 data_1_in [1:0] $end
$var reg 7 >3 ff1out [6:0] $end
$var reg 12 ?3 ff2out [11:0] $end
$var integer 32 @3 i [31:0] $end
$upscope $end
$scope module comp $end
$var wire 16 A3 threshold [15:0] $end
$var wire 16 B3 data_i [15:0] $end
$var wire 1 !3 compare_o $end
$upscope $end
$scope module fir_filter $end
$var wire 16 C3 X [15:0] $end
$var wire 16 D3 b0 [15:0] $end
$var wire 16 E3 b1 [15:0] $end
$var wire 1 b2 clk $end
$var wire 1 t2 en $end
$var wire 1 e2 rst $end
$var wire 32 F3 prod [31:0] $end
$var wire 1 G3 muxsel $end
$var wire 16 H3 coeff [15:0] $end
$var wire 16 I3 Y [15:0] $end
$var reg 16 J3 X1 [15:0] $end
$var reg 16 K3 X2 [15:0] $end
$var reg 16 L3 X3 [15:0] $end
$var reg 16 M3 X4 [15:0] $end
$var reg 16 N3 Yt [15:0] $end
$var reg 1 O3 cycle_valid $end
$var reg 3 P3 phase [2:0] $end
$var reg 16 Q3 result [15:0] $end
$var reg 16 R3 samplevalue [15:0] $end
$upscope $end
$scope module maf $end
$var wire 1 b2 clk $end
$var wire 16 S3 data_in [15:0] $end
$var wire 1 e2 rst $end
$var wire 1 t2 we $end
$var reg 32 T3 acumulador [31:0] $end
$var reg 16 U3 data_out [15:0] $end
$var reg 3 V3 phase [2:0] $end
$upscope $end
$scope module mul $end
$var wire 8 W3 amplify [7:0] $end
$var wire 16 X3 data_i [15:0] $end
$var wire 16 Y3 multiplier_o [15:0] $end
$upscope $end
$scope module sr $end
$var wire 1 b2 clk $end
$var wire 1 l" r $end
$var wire 1 e2 rst $end
$var wire 1 !3 s $end
$var reg 1 v2 q $end
$var reg 1 u2 qbar $end
$upscope $end
$scope module u_Filter $end
$var wire 16 Z3 X [15:0] $end
$var wire 16 [3 a0 [15:0] $end
$var wire 16 \3 a1 [15:0] $end
$var wire 16 ]3 a2 [15:0] $end
$var wire 16 ^3 b1 [15:0] $end
$var wire 16 _3 b2 [15:0] $end
$var wire 1 b2 clk $end
$var wire 1 t2 en $end
$var wire 1 e2 rst $end
$var wire 32 `3 prod [31:0] $end
$var wire 16 a3 Y [15:0] $end
$var reg 16 b3 X1 [15:0] $end
$var reg 16 c3 X2 [15:0] $end
$var reg 16 d3 X3 [15:0] $end
$var reg 16 e3 Y1 [15:0] $end
$var reg 16 f3 Y2 [15:0] $end
$var reg 16 g3 Yt [15:0] $end
$var reg 16 h3 coeff [15:0] $end
$var reg 1 i3 cycle_valid $end
$var reg 3 j3 phase [2:0] $end
$var reg 16 k3 result [15:0] $end
$var reg 16 l3 samplevalue [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx l3
bx k3
bx j3
xi3
bx h3
bx g3
bx f3
bx e3
bx d3
bx c3
bx b3
bx a3
bx `3
bx _3
bx ^3
bx ]3
bx \3
bx [3
bx Z3
bx Y3
bx X3
bx W3
b0 V3
bx U3
b0 T3
bx S3
bx R3
bx Q3
bx P3
xO3
bx N3
bx M3
bx L3
bx K3
bx J3
bx I3
bx H3
xG3
bx F3
bx E3
bx D3
bx C3
bx B3
bx A3
bx @3
bx ?3
bx >3
bx1 =3
bx <3
bx1 ;3
bx :3
bx 93
bx 83
bx 73
bx 63
bx 53
bx 43
bx 33
bx 23
x13
bx 03
bx /3
bx .3
bx -3
bx ,3
bx +3
bx *3
bx )3
bx (3
bx '3
bx &3
bx %3
bx $3
bx #3
bx "3
x!3
bx ~2
bx }2
bx |2
bx {2
bx z2
bx y2
bx x2
bx w2
xv2
xu2
xt2
bx s2
bz r2
bx q2
xp2
xo2
zn2
zm2
zl2
zk2
zj2
zi2
zh2
zg2
xf2
ze2
zd2
xc2
zb2
bx a2
bx `2
bx _2
x^2
bx ]2
bx \2
bx [2
bx Z2
bx Y2
bx X2
bx W2
bx V2
bx U2
bx T2
bx S2
bx R2
bx Q2
bx P2
bx O2
bx N2
bx M2
bx L2
b0 K2
bx J2
b0 I2
bx H2
bx G2
bx F2
bx E2
xD2
bx C2
bx B2
bx A2
bx @2
bx ?2
bx >2
bx =2
x<2
bx ;2
bx :2
bx 92
bx 82
bx 72
bx 62
bx 52
bx 42
bx 32
bx1 22
bx 12
bx1 02
bx /2
bx .2
bx -2
bx ,2
bx +2
bx *2
bx )2
bx (2
bx '2
x&2
bx %2
bx $2
bx #2
bx "2
bx !2
bx ~1
bx }1
bx |1
bx {1
bx z1
bx y1
bx x1
bx w1
bx v1
bx u1
xt1
bx s1
bx r1
bx q1
bx p1
bx o1
bx n1
bx m1
bx l1
xk1
xj1
xi1
bx h1
bz g1
bx f1
xe1
xd1
zc1
zb1
za1
z`1
z_1
z^1
z]1
z\1
x[1
zZ1
zY1
xX1
zW1
bx V1
bx U1
bx T1
xS1
bx R1
bx Q1
bx P1
bx O1
bx N1
bx M1
bx L1
bx K1
bx J1
bx I1
bx H1
bx G1
bx F1
bx E1
bx D1
bx C1
bx B1
bx A1
b0 @1
bx ?1
b0 >1
bx =1
bx <1
bx ;1
bx :1
x91
bx 81
bx 71
bx 61
bx 51
bx 41
bx 31
bx 21
x11
bx 01
bx /1
bx .1
bx -1
bx ,1
bx +1
bx *1
bx )1
bx (1
bx1 '1
bx &1
bx1 %1
bx $1
bx #1
bx "1
bx !1
bx ~0
bx }0
bx |0
bx {0
bx z0
xy0
bx x0
bx w0
bx v0
bx u0
bx t0
bx s0
bx r0
bx q0
bx p0
bx o0
bx n0
bx m0
bx l0
bx k0
bx j0
xi0
bx h0
bx g0
bx f0
bx e0
bx d0
bx c0
bx b0
bx a0
x`0
x_0
x^0
bx ]0
bz \0
bx [0
xZ0
xY0
zX0
zW0
zV0
zU0
zT0
zS0
zR0
zQ0
xP0
zO0
zN0
xM0
zL0
bx K0
bx J0
bx I0
xH0
bx G0
bx F0
bx E0
bx D0
bx C0
bx B0
bx A0
bx @0
bx ?0
bx >0
bx =0
bx <0
bx ;0
bx :0
bx 90
bx 80
bx 70
bx 60
b0 50
bx 40
b0 30
bx 20
bx 10
bx 00
bx /0
x.0
bx -0
bx ,0
bx +0
bx *0
bx )0
bx (0
bx '0
x&0
bx %0
bx $0
bx #0
bx "0
bx !0
bx ~/
bx }/
bx |/
bx {/
bx1 z/
bx y/
bx1 x/
bx w/
bx v/
bx u/
bx t/
bx s/
bx r/
bx q/
bx p/
bx o/
xn/
bx m/
bx l/
bx k/
bx j/
bx i/
bx h/
bx g/
bx f/
bx e/
bx d/
bx c/
bx b/
bx a/
bx `/
bx _/
x^/
bx ]/
bx \/
bx [/
bx Z/
bx Y/
bx X/
bx W/
bx V/
xU/
xT/
xS/
bx R/
bz Q/
bx P/
xO/
xN/
zM/
zL/
zK/
zJ/
zI/
zH/
zG/
zF/
xE/
zD/
zC/
xB/
zA/
bx @/
bx ?/
bx >/
x=/
bx </
bx ;/
bx :/
bx 9/
bx 8/
bx 7/
bx 6/
bx 5/
bx 4/
bx 3/
bx 2/
bx 1/
bx 0/
bx //
bx ./
bx -/
bx ,/
bx +/
b0 */
bx )/
b0 (/
bx '/
bx &/
bx %/
bx $/
x#/
bx "/
bx !/
bx ~.
bx }.
bx |.
bx {.
bx z.
xy.
bx x.
bx w.
bx v.
bx u.
bx t.
bx s.
bx r.
bx q.
bx p.
bx1 o.
bx n.
bx1 m.
bx l.
bx k.
bx j.
bx i.
bx h.
bx g.
bx f.
bx e.
bx d.
xc.
bx b.
bx a.
bx `.
bx _.
bx ^.
bx ].
bx \.
bx [.
bx Z.
bx Y.
bx X.
bx W.
bx V.
bx U.
bx T.
xS.
bx R.
bx Q.
bx P.
bx O.
bx N.
bx M.
bx L.
bx K.
xJ.
xI.
xH.
bx G.
bz F.
bx E.
xD.
xC.
zB.
zA.
z@.
z?.
z>.
z=.
z<.
z;.
x:.
z9.
z8.
x7.
z6.
bx 5.
bx 4.
bx 3.
x2.
bx 1.
bx 0.
bx /.
bx ..
bx -.
bx ,.
bx +.
bx *.
bx ).
bx (.
bx '.
bx &.
bx %.
bx $.
bx #.
bx ".
bx !.
bx ~-
b0 }-
bx |-
b0 {-
bx z-
bx y-
bx x-
bx w-
xv-
bx u-
bx t-
bx s-
bx r-
bx q-
bx p-
bx o-
xn-
bx m-
bx l-
bx k-
bx j-
bx i-
bx h-
bx g-
bx f-
bx e-
bx1 d-
bx c-
bx1 b-
bx a-
bx `-
bx _-
bx ^-
bx ]-
bx \-
bx [-
bx Z-
bx Y-
xX-
bx W-
bx V-
bx U-
bx T-
bx S-
bx R-
bx Q-
bx P-
bx O-
bx N-
bx M-
bx L-
bx K-
bx J-
bx I-
xH-
bx G-
bx F-
bx E-
bx D-
bx C-
bx B-
bx A-
bx @-
x?-
x>-
x=-
bx <-
bz ;-
bx :-
x9-
x8-
z7-
z6-
z5-
z4-
z3-
z2-
z1-
z0-
x/-
z.-
z--
x,-
z+-
bx *-
bx )-
bx (-
x'-
bx &-
bx %-
bx $-
bx #-
bx "-
bx !-
bx ~,
bx },
bx |,
bx {,
bx z,
bx y,
bx x,
bx w,
bx v,
bx u,
bx t,
bx s,
b0 r,
bx q,
b0 p,
bx o,
bx n,
bx m,
bx l,
xk,
bx j,
bx i,
bx h,
bx g,
bx f,
bx e,
bx d,
xc,
bx b,
bx a,
bx `,
bx _,
bx ^,
bx ],
bx \,
bx [,
bx Z,
bx1 Y,
bx X,
bx1 W,
bx V,
bx U,
bx T,
bx S,
bx R,
bx Q,
bx P,
bx O,
bx N,
xM,
bx L,
bx K,
bx J,
bx I,
bx H,
bx G,
bx F,
bx E,
bx D,
bx C,
bx B,
bx A,
bx @,
bx ?,
bx >,
x=,
bx <,
bx ;,
bx :,
bx 9,
bx 8,
bx 7,
bx 6,
bx 5,
x4,
x3,
x2,
bx 1,
bz 0,
bx /,
x.,
x-,
z,,
z+,
z*,
z),
z(,
z',
z&,
z%,
x$,
z#,
z",
x!,
z~+
bx }+
bx |+
bx {+
xz+
bx y+
bx x+
bx w+
bx v+
bx u+
bx t+
bx s+
bx r+
bx q+
bx p+
bx o+
bx n+
bx m+
bx l+
bx k+
bx j+
bx i+
bx h+
b0 g+
bx f+
b0 e+
bx d+
bx c+
bx b+
bx a+
x`+
bx _+
bx ^+
bx ]+
bx \+
bx [+
bx Z+
bx Y+
xX+
bx W+
bx V+
bx U+
bx T+
bx S+
bx R+
bx Q+
bx P+
bx O+
bx1 N+
bx M+
bx1 L+
bx K+
bx J+
bx I+
bx H+
bx G+
bx F+
bx E+
bx D+
bx C+
xB+
bx A+
bx @+
bx ?+
bx >+
bx =+
bx <+
bx ;+
bx :+
bx 9+
bx 8+
bx 7+
bx 6+
bx 5+
bx 4+
bx 3+
x2+
bx 1+
bx 0+
bx /+
bx .+
bx -+
bx ,+
bx ++
bx *+
x)+
x(+
x'+
bx &+
bz %+
bx $+
x#+
x"+
z!+
z~*
z}*
z|*
z{*
zz*
zy*
zx*
xw*
zv*
zu*
xt*
zs*
bx r*
bx q*
bx p*
xo*
bx n*
bx m*
bx l*
bx k*
bx j*
bx i*
bx h*
bx g*
bx f*
bx e*
bx d*
bx c*
bx b*
bx a*
bx `*
bx _*
bx ^*
bx ]*
b0 \*
bx [*
b0 Z*
bx Y*
bx X*
bx W*
bx V*
xU*
bx T*
bx S*
bx R*
bx Q*
bx P*
bx O*
bx N*
xM*
bx L*
bx K*
bx J*
bx I*
bx H*
bx G*
bx F*
bx E*
bx D*
bx1 C*
bx B*
bx1 A*
bx @*
bx ?*
bx >*
bx =*
bx <*
bx ;*
bx :*
bx 9*
bx 8*
x7*
bx 6*
bx 5*
bx 4*
bx 3*
bx 2*
bx 1*
bx 0*
bx /*
bx .*
bx -*
bx ,*
bx +*
bx **
bx )*
bx (*
x'*
bx &*
bx %*
bx $*
bx #*
bx "*
bx !*
bx ~)
bx })
x|)
x{)
xz)
bx y)
bz x)
bx w)
xv)
xu)
zt)
zs)
zr)
zq)
zp)
zo)
zn)
zm)
xl)
zk)
zj)
xi)
zh)
bx g)
bx f)
bx e)
xd)
bx c)
bx b)
bx a)
bx `)
bx _)
bx ^)
bx ])
bx \)
bx [)
bx Z)
bx Y)
bx X)
bx W)
bx V)
bx U)
bx T)
bx S)
bx R)
b0 Q)
bx P)
b0 O)
bx N)
bx M)
bx L)
bx K)
xJ)
bx I)
bx H)
bx G)
bx F)
bx E)
bx D)
bx C)
xB)
bx A)
bx @)
bx ?)
bx >)
bx =)
bx <)
bx ;)
bx :)
bx 9)
bx1 8)
bx 7)
bx1 6)
bx 5)
bx 4)
bx 3)
bx 2)
bx 1)
bx 0)
bx /)
bx .)
bx -)
x,)
bx +)
bx *)
bx ))
bx ()
bx ')
bx &)
bx %)
bx $)
bx #)
bx ")
bx !)
bx ~(
bx }(
bx |(
bx {(
xz(
bx y(
bx x(
bx w(
bx v(
bx u(
bx t(
bx s(
bx r(
xq(
xp(
xo(
bx n(
bz m(
bx l(
xk(
xj(
zi(
zh(
zg(
zf(
ze(
zd(
zc(
zb(
xa(
z`(
z_(
x^(
z](
bx \(
bx [(
bx Z(
xY(
bx X(
bx W(
bx V(
bx U(
bx T(
bx S(
bx R(
bx Q(
bx P(
bx O(
bx N(
bx M(
bx L(
bx K(
bx J(
bx I(
bx H(
bx G(
b0 F(
bx E(
b0 D(
bx C(
bx B(
bx A(
bx @(
x?(
bx >(
bx =(
bx <(
bx ;(
bx :(
bx 9(
bx 8(
x7(
bx 6(
bx 5(
bx 4(
bx 3(
bx 2(
bx 1(
bx 0(
bx /(
bx .(
bx1 -(
bx ,(
bx1 +(
bx *(
bx )(
bx ((
bx '(
bx &(
bx %(
bx $(
bx #(
bx "(
x!(
bx ~'
bx }'
bx |'
bx {'
bx z'
bx y'
bx x'
bx w'
bx v'
bx u'
bx t'
bx s'
bx r'
bx q'
bx p'
xo'
bx n'
bx m'
bx l'
bx k'
bx j'
bx i'
bx h'
bx g'
xf'
xe'
xd'
bx c'
bz b'
bx a'
x`'
x_'
z^'
z]'
z\'
z['
zZ'
zY'
zX'
zW'
xV'
zU'
zT'
xS'
zR'
bx Q'
bx P'
bx O'
xN'
bx M'
bx L'
bx K'
bx J'
bx I'
bx H'
bx G'
bx F'
bx E'
bx D'
bx C'
bx B'
bx A'
bx @'
bx ?'
bx >'
bx ='
bx <'
b0 ;'
bx :'
b0 9'
bx 8'
bx 7'
bx 6'
bx 5'
x4'
bx 3'
bx 2'
bx 1'
bx 0'
bx /'
bx .'
bx -'
x,'
bx +'
bx *'
bx )'
bx ('
bx ''
bx &'
bx %'
bx $'
bx #'
bx1 "'
bx !'
bx1 ~&
bx }&
bx |&
bx {&
bx z&
bx y&
bx x&
bx w&
bx v&
bx u&
xt&
bx s&
bx r&
bx q&
bx p&
bx o&
bx n&
bx m&
bx l&
bx k&
bx j&
bx i&
bx h&
bx g&
bx f&
bx e&
xd&
bx c&
bx b&
bx a&
bx `&
bx _&
bx ^&
bx ]&
bx \&
x[&
xZ&
xY&
bx X&
bz W&
bx V&
xU&
xT&
zS&
zR&
zQ&
zP&
zO&
zN&
zM&
zL&
xK&
zJ&
zI&
xH&
zG&
bx F&
bx E&
bx D&
xC&
bx B&
bx A&
bx @&
bx ?&
bx >&
bx =&
bx <&
bx ;&
bx :&
bx 9&
bx 8&
bx 7&
bx 6&
bx 5&
bx 4&
bx 3&
bx 2&
bx 1&
b0 0&
bx /&
b0 .&
bx -&
bx ,&
bx +&
bx *&
x)&
bx (&
bx '&
bx &&
bx %&
bx $&
bx #&
bx "&
x!&
bx ~%
bx }%
bx |%
bx {%
bx z%
bx y%
bx x%
bx w%
bx v%
bx1 u%
bx t%
bx1 s%
bx r%
bx q%
bx p%
bx o%
bx n%
bx m%
bx l%
bx k%
bx j%
xi%
bx h%
bx g%
bx f%
bx e%
bx d%
bx c%
bx b%
bx a%
bx `%
bx _%
bx ^%
bx ]%
bx \%
bx [%
bx Z%
xY%
bx X%
bx W%
bx V%
bx U%
bx T%
bx S%
bx R%
bx Q%
xP%
xO%
xN%
bx M%
bz L%
bx K%
xJ%
xI%
zH%
zG%
zF%
zE%
zD%
zC%
zB%
zA%
x@%
z?%
z>%
x=%
z<%
bx ;%
bx :%
bx 9%
x8%
bx 7%
bx 6%
bx 5%
bx 4%
bx 3%
bx 2%
bx 1%
bx 0%
bx /%
bx .%
bx -%
bx ,%
bx +%
bx *%
bx )%
bx (%
bx '%
bx &%
b0 %%
bx $%
b0 #%
bx "%
bx !%
bx ~$
bx }$
x|$
bx {$
bx z$
bx y$
bx x$
bx w$
bx v$
bx u$
xt$
bx s$
bx r$
bx q$
bx p$
bx o$
bx n$
bx m$
bx l$
bx k$
bx1 j$
bx i$
bx1 h$
bx g$
bx f$
bx e$
bx d$
bx c$
bx b$
bx a$
bx `$
bx _$
x^$
bx ]$
bx \$
bx [$
bx Z$
bx Y$
bx X$
bx W$
bx V$
bx U$
bx T$
bx S$
bx R$
bx Q$
bx P$
bx O$
xN$
bx M$
bx L$
bx K$
bx J$
bx I$
bx H$
bx G$
bx F$
xE$
xD$
xC$
bx B$
bz A$
bx @$
x?$
x>$
z=$
z<$
z;$
z:$
z9$
z8$
z7$
z6$
x5$
z4$
z3$
x2$
z1$
bx 0$
bx /$
bx .$
x-$
bx ,$
bx +$
bx *$
bx )$
bx ($
bx '$
bx &$
bx %$
bx $$
bx #$
bx "$
bx !$
bx ~#
bx }#
bx |#
bx {#
bx z#
bx y#
b0 x#
bx w#
b0 v#
bx u#
bx t#
bx s#
bx r#
xq#
bx p#
bx o#
bx n#
bx m#
bx l#
bx k#
bx j#
xi#
bx h#
bx g#
bx f#
bx e#
bx d#
bx c#
bx b#
bx a#
bx `#
bx1 _#
bx ^#
bx1 ]#
bx \#
bx [#
bx Z#
bx Y#
bx X#
bx W#
bx V#
bx U#
bx T#
xS#
bx R#
bx Q#
bx P#
bx O#
bx N#
bx M#
bx L#
bx K#
bx J#
bx I#
bx H#
bx G#
bx F#
bx E#
bx D#
xC#
bx B#
bx A#
bx @#
bx ?#
bx >#
bx =#
bx <#
bx ;#
x:#
x9#
x8#
bx 7#
bz 6#
bx 5#
x4#
x3#
z2#
z1#
z0#
z/#
z.#
z-#
z,#
z+#
x*#
z)#
z(#
x'#
z&#
bx %#
bx $#
x##
x"#
bx !#
bx ~"
x}"
bx |"
x{"
bx z"
bx y"
bx x"
bx w"
bx v"
xu"
bx t"
xs"
xr"
bzxxxxxxxxxxxxxxx q"
bz p"
bz1 o"
bzx n"
bzx m"
zl"
xk"
xj"
bx i"
bx h"
bz g"
bz f"
bz e"
xd"
bz c"
bz b"
bz a"
bz `"
bz1 _"
bzx ^"
bzx ]"
x\"
bx ["
zZ"
zY"
bz X"
bz W"
zV"
bz U"
zT"
zS"
zR"
zQ"
zP"
zO"
zN"
zM"
zL"
zK"
zJ"
bz I"
bz H"
bz G"
bz F"
bz E"
bx D"
bx C"
bx B"
xA"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
b0 ."
bx -"
b0 ,"
bx +"
bx *"
bx )"
bx ("
x'"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
x}
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
b11 s
bx r
b1111111 q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
xX
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
xO
xN
xM
xL
bx K
bx J
b0 I
zH
zG
zF
zE
zD
zC
zB
zA
x@
1?
0>
bx =
b110001 <
0;
x:
b0 9
bx 8
b10000000000000000000000000000011 7
b1010 6
bx 5
04
03
12
b110001 1
00
bx /
x.
bx -
0,
x+
b0 *
0)
1(
b0x '
x&
x%
x$
bx #
x"
0!
$end
#20833
b0 |
b0 8"
b0 *"
b0 @"
b0 D"
b0 Q
b0 h
b0 +"
0}
1"
0%
0@
0L
b0 l
b1111111 m
b111111111111 ~
b0 R
b0 i
b0 1"
b0 S
b0 0"
0:
b0 8
b0 =
0&
1+
b0 /
b0 n
b0 k
b0 o
b0 j
b0 W
b0 y
b0 Y
b0 r
b0 u
b0 p
b0 t
b0 $"
b0 #"
b0 ""
b0 )"
b0 ("
0'"
b0 U
b0 9"
b0 ?"
b0 <"
b0 ;"
b0 :"
b0 >"
b0 ="
b0 C"
b0 B"
0A"
1N
0$
0O
b0 #
b0 K
b0 e
b0 d
b1000 `
b10000 f
b10000 w
b0 ]
b0 /"
b111111111111111 b
b111111111111111 {
b111111111111 a
b111111111111 z
b0 _
b0 7"
b0 ^
b0 6"
b0 \
b0 5"
b0 [
b0 4"
b0 Z
b0 3"
b0 '
0M
b0 g
b0 c
b0 2"
b100000 v
1>
1,
#41666
b0 5
0?
02
0>
0,
#62499
1%
b1 =
b1 8
1>
1,
#83332
b1 9
b1 5
0>
0,
#104165
b1 m
b1 q
0%
b1 s
b10 8
b10 =
b1 /
1!
0+
b111111111111 l
b111111111111 p
b1111111 t
b100000 v
1>
1,
#124998
b10 9
b10 5
0>
0,
#145831
0"
b11 =
1:
b11 8
1>
1,
#166664
1;
b11 9
b11 5
0>
0,
#187497
b100 8
b100 =
1>
1,
#208330
b100 9
b100 5
0>
0,
#229163
b101 =
0:
b0 8
1>
1,
#249996
1"
0;
b0 9
b101 5
0>
0,
#270829
1%
b1 8
b110 =
1>
1,
#291662
b1 9
b110 5
0>
0,
#312495
b1111111 m
b1111111 q
b11 s
0%
b10 /
0!
1+
b111 =
b10 8
b1111111111111111 W
b1111111111111111 y
b111111111111 Y
b111111111111 r
b111111111111 u
b0 l
b0 p
b0 t
b100000 v
1>
1,
#333328
b10 9
b111 5
0>
0,
#354161
0"
1:
b11 8
b1000 =
1>
1,
#374994
1;
b11 9
b1000 5
0>
0,
#395827
b1001 =
b100 8
1>
1,
#416660
b100 9
b1001 5
0>
0,
#437493
0:
b0 8
b1010 =
1>
1,
#458326
1"
0;
b0 9
b1010 5
0>
0,
#479159
1%
b1011 =
b1 8
1>
1,
#499992
b1 9
b1011 5
0>
0,
#520825
b1 m
b1 q
0%
b1 s
b10 8
b1100 =
b11 /
1!
0+
b111111111111 l
b111111111111 p
b1111111 t
b100000 v
1>
1,
#541658
b10 9
b1100 5
0>
0,
#562491
0"
b1101 =
1:
b11 8
1>
1,
#583324
1;
b11 9
b1101 5
0>
0,
#604157
b100 8
b1110 =
1>
1,
#624990
b100 9
b1110 5
0>
0,
#645823
b1111 =
0:
b0 8
1>
1,
#666656
1"
0;
b0 9
b1111 5
0>
0,
#687489
1%
b1 8
b10000 =
1>
1,
#708322
b1 9
b10000 5
0>
0,
#729155
b1111111 m
b1111111 q
b11 s
0%
b100 /
0!
1+
b10001 =
b10 8
b1111111111111110 W
b1111111111111110 y
b111111111110 Y
b111111111110 r
b111111111110 u
b0 l
b0 p
b0 t
b100000 v
1>
1,
#749988
b10 9
b10001 5
0>
0,
#770821
0"
1:
b11 8
b10010 =
1>
1,
#791654
1;
b11 9
b10010 5
0>
0,
#812487
b10011 =
b100 8
1>
1,
#833320
b100 9
b10011 5
0>
0,
#854153
0:
b0 8
b10100 =
1>
1,
#874986
1"
0;
b0 9
b10100 5
0>
0,
#895819
1%
b10101 =
b1 8
1>
1,
#916652
b1 9
b10101 5
0>
0,
#937485
b1 m
b1 q
0%
b1 s
b10 8
b10110 =
b101 /
1!
0+
b111111111111 l
b111111111111 p
b1111111 t
b100000 v
1>
1,
#958318
b10 9
b10110 5
0>
0,
#979151
0"
b10111 =
1:
b11 8
1>
1,
#999984
1;
b11 9
b10111 5
0>
0,
#1020817
b100 8
b11000 =
1>
1,
#1041650
b100 9
b11000 5
0>
0,
#1062483
b11001 =
0:
b0 8
1>
1,
#1083316
1"
0;
b0 9
b11001 5
0>
0,
#1104149
1%
b1 8
b11010 =
1>
1,
#1124982
b1 9
b11010 5
0>
0,
#1145815
b1111111 m
b1111111 q
b11 s
0%
b110 /
0!
1+
b11011 =
b10 8
b1111111111111101 W
b1111111111111101 y
b111111111101 Y
b111111111101 r
b111111111101 u
b0 l
b0 p
b0 t
b100000 v
1>
1,
#1166648
b10 9
b11011 5
0>
0,
#1187481
0"
1:
b11 8
b11100 =
1>
1,
#1208314
1;
b11 9
b11100 5
0>
0,
#1229147
b11101 =
b100 8
1>
1,
#1249980
b100 9
b11101 5
0>
0,
#1270813
0:
b0 8
b11110 =
1>
1,
#1291646
1"
0;
b0 9
b11110 5
0>
0,
#1312479
1%
b11111 =
b1 8
1>
1,
#1333312
b1 9
b11111 5
0>
0,
#1354145
b1 m
b1 q
0%
b1 s
b10 8
b100000 =
b111 /
1!
0+
b111111111111 l
b111111111111 p
b1111111 t
b100000 v
1>
1,
#1374978
b10 9
b100000 5
0>
0,
#1395811
0"
b100001 =
1:
b11 8
1>
1,
#1416644
1;
b11 9
b100001 5
0>
0,
#1437477
b100 8
b100010 =
1>
1,
#1458310
b100 9
b100010 5
0>
0,
#1479143
b100011 =
0:
b0 8
1>
1,
#1499976
1"
0;
b0 9
b100011 5
0>
0,
#1520809
1%
b1 8
b100100 =
1>
1,
#1541642
b1 9
b100100 5
0>
0,
#1562475
b1111111 m
b1111111 q
b11 s
0%
b1000 /
0!
1+
b100101 =
b10 8
b1111111111111100 W
b1111111111111100 y
b111111111100 Y
b111111111100 r
b111111111100 u
b0 l
b0 p
b0 t
b100000 v
1>
1,
#1583308
b10 9
b100101 5
0>
0,
#1604141
0"
1:
b11 8
b100110 =
1>
1,
#1624974
1;
b11 9
b100110 5
0>
0,
#1645807
b100111 =
b100 8
1>
1,
#1666640
b100 9
b100111 5
0>
0,
#1687473
0:
b0 8
b101000 =
1>
1,
#1708306
1"
0;
b0 9
b101000 5
0>
0,
#1729139
1%
b101001 =
b1 8
1>
1,
#1749972
b1 9
b101001 5
0>
0,
#1770805
b1 m
b1 q
0%
b1 s
b10 8
b101010 =
b1001 /
1!
0+
b111111111111 l
b111111111111 p
b1111111 t
b100000 v
1>
1,
#1791638
b10 9
b101010 5
0>
0,
#1812471
0"
b101011 =
1:
b11 8
1>
1,
#1833304
1;
b11 9
b101011 5
0>
0,
#1854137
b100 8
b101100 =
1>
1,
#1874970
b100 9
b101100 5
0>
0,
#1895803
b101101 =
0:
b0 8
1>
1,
#1916636
1"
0;
b0 9
b101101 5
0>
0,
#1937469
1%
b1 8
b101110 =
1>
1,
#1958302
b1 9
b101110 5
0>
0,
#1979135
b1111111 m
b1111111 q
b11 s
0%
b1010 /
0!
1+
b101111 =
b10 8
b1111111111111011 W
b1111111111111011 y
b111111111011 Y
b111111111011 r
b111111111011 u
b0 l
b0 p
b0 t
b100000 v
1>
1,
#1999968
b10 9
b101111 5
0>
0,
#2020801
0"
1:
b11 8
b110000 =
1>
1,
#2041634
1;
b11 9
b110000 5
0>
0,
#2062467
b110001 =
b100 8
1>
1,
#2083300
b100 9
b110001 5
0>
0,
#2104133
1@
1L
0:
b0 8
b0 =
1&
1>
1,
#2124966
1"
0;
b0 9
b110010 5
0>
0,
#2145799
b11111111111111111111111111111111 |
b1111111111111011 *"
0@
1%
bx Q
bx h
bx +"
0L
bx R
bx i
bx 1"
bx S
bx 0"
0&
b1 =
b1 8
bx c
bx 2"
b1 g
b1 ."
1A"
1'"
b0 %"
b1111111111111011 ""
1>
1,
#2166632
b1 9
b110011 5
0>
0,
#2187465
b0 *"
b0 |
b111111111111111 ~
b1 m
b1 q
1}
0%
b1 s
b10 8
b10 =
b1011 /
1!
0+
b111111111111 l
b111111111111 p
b1111111 t
b1111111111111111 )"
b1 ("
b1 B"
b100000 v
1>
1,
#2208298
b10 9
b110100 5
0>
0,
#2229131
0"
b11 =
1:
b11 8
b10 B"
b10 ("
1>
1,
#2249964
1;
b11 9
b110101 5
0>
0,
#2270797
b111111111111 ~
0}
b100 8
b100 =
b11 ("
b11 B"
1>
1,
#2291630
b100 9
b110110 5
0>
0,
#2312463
b111111111111111 ~
1}
b101 =
0:
b0 8
b100 B"
0'"
b100 ("
1>
1,
#2333296
1"
0;
b0 9
b110111 5
0>
0,
#2354129
1%
b1111111111111111 P
b1 8
b110 =
b1111111111111111 V
b1111111111111111 !"
b1111111111111111 &"
b101 B"
1>
1,
#2374962
b1 9
b111000 5
0>
0,
#2395795
b1111111 m
b1111111 q
b11 s
0%
b1100 /
0!
1+
b111 =
b10 8
0A"
b110 B"
b1111111111111010 W
b1111111111111010 y
b111111111010 Y
b111111111010 r
b111111111010 u
b0 l
b0 p
b0 t
b100000 v
1>
1,
#2416628
b10 9
b111001 5
0>
0,
#2437461
0"
1:
b11 8
b1000 =
1>
1,
#2458294
1;
b11 9
b111010 5
0>
0,
#2479127
b1001 =
b100 8
1>
1,
#2499960
b100 9
b111011 5
0>
0,
#2520793
0:
b0 8
b1010 =
1>
1,
#2541626
1"
0;
b0 9
b111100 5
0>
0,
#2562459
1%
b1011 =
b1 8
1>
1,
#2583292
b1 9
b111101 5
0>
0,
#2604125
b1 m
b1 q
0%
b1 s
b10 8
b1100 =
b1101 /
1!
0+
b111111111111 l
b111111111111 p
b1111111 t
b100000 v
1>
1,
#2624958
b10 9
b111110 5
0>
0,
#2645791
0"
b1101 =
1:
b11 8
1>
1,
#2666624
1;
b11 9
b111111 5
0>
0,
#2687457
b100 8
b1110 =
1>
1,
#2708290
b100 9
b1000000 5
0>
0,
#2729123
b1111 =
0:
b0 8
1>
1,
#2749956
1"
0;
b0 9
b1000001 5
0>
0,
#2770789
1%
b1 8
b10000 =
1>
1,
#2791622
b1 9
b1000010 5
0>
0,
#2812455
b1111111 m
b1111111 q
b11 s
0%
b1110 /
0!
1+
b10001 =
b10 8
b1111111111111001 W
b1111111111111001 y
b111111111001 Y
b111111111001 r
b111111111001 u
b0 l
b0 p
b0 t
b100000 v
1>
1,
#2833288
b10 9
b1000011 5
0>
0,
#2854121
0"
1:
b11 8
b10010 =
1>
1,
#2874954
1;
b11 9
b1000100 5
0>
0,
#2895787
b10011 =
b100 8
1>
1,
#2916620
b100 9
b1000101 5
0>
0,
#2937453
0:
b0 8
b10100 =
1>
1,
#2958286
1"
0;
b0 9
b1000110 5
0>
0,
#2979119
1%
b10101 =
b1 8
1>
1,
#2999952
b1 9
b1000111 5
0>
0,
#3020785
b1 m
b1 q
0%
b1 s
b10 8
b10110 =
b1111 /
1!
0+
b111111111111 l
b111111111111 p
b1111111 t
b100000 v
1>
1,
#3041618
b10 9
b1001000 5
0>
0,
#3062451
0"
b10111 =
1:
b11 8
1>
1,
#3083284
1;
b11 9
b1001001 5
0>
0,
#3104117
b100 8
b11000 =
1>
1,
#3124950
b100 9
b1001010 5
0>
0,
#3145783
b11001 =
0:
b0 8
1>
1,
#3166616
1"
0;
b0 9
b1001011 5
0>
0,
#3187449
1%
b1 8
b11010 =
1>
1,
#3208282
b1 9
b1001100 5
0>
0,
#3229115
b1111111 m
b1111111 q
b11 s
0%
b10000 /
0!
1+
b11011 =
b10 8
b1111111111111000 W
b1111111111111000 y
b111111111000 Y
b111111111000 r
b111111111000 u
b0 l
b0 p
b0 t
b100000 v
1>
1,
#3249948
b10 9
b1001101 5
0>
0,
#3270781
0"
1:
b11 8
b11100 =
1>
1,
#3291614
1;
b11 9
b1001110 5
0>
0,
#3312447
b11101 =
b100 8
1>
1,
#3333280
b100 9
b1001111 5
0>
0,
#3354113
0:
b0 8
b11110 =
1>
1,
#3374946
1"
0;
b0 9
b1010000 5
0>
0,
#3395779
1%
b11111 =
b1 8
1>
1,
#3416612
b1 9
b1010001 5
0>
0,
#3437445
b1 m
b1 q
0%
b1 s
b10 8
b100000 =
b10001 /
1!
0+
b111111111111 l
b111111111111 p
b1111111 t
b100000 v
1>
1,
#3458278
b10 9
b1010010 5
0>
0,
#3479111
0"
b100001 =
1:
b11 8
1>
1,
#3499944
1;
b11 9
b1010011 5
0>
0,
#3520777
b100 8
b100010 =
1>
1,
#3541610
b100 9
b1010100 5
0>
0,
#3562443
b100011 =
0:
b0 8
1>
1,
#3583276
1"
0;
b0 9
b1010101 5
0>
0,
#3604109
1%
b1 8
b100100 =
1>
1,
#3624942
b1 9
b1010110 5
0>
0,
#3645775
b1111111 m
b1111111 q
b11 s
0%
b10010 /
0!
1+
b100101 =
b10 8
b1111111111110111 W
b1111111111110111 y
b111111110111 Y
b111111110111 r
b111111110111 u
b0 l
b0 p
b0 t
b100000 v
1>
1,
#3666608
b10 9
b1010111 5
0>
0,
#3687441
0"
1:
b11 8
b100110 =
1>
1,
#3708274
1;
b11 9
b1011000 5
0>
0,
#3729107
b100111 =
b100 8
1>
1,
#3749940
b100 9
b1011001 5
0>
0,
#3770773
0:
b0 8
b101000 =
1>
1,
#3791606
1"
0;
b0 9
b1011010 5
0>
0,
#3812439
1%
b101001 =
b1 8
1>
1,
#3833272
b1 9
b1011011 5
0>
0,
#3854105
b1 m
b1 q
0%
b1 s
b10 8
b101010 =
b10011 /
1!
0+
b111111111111 l
b111111111111 p
b1111111 t
b100000 v
1>
1,
#3874938
b10 9
b1011100 5
0>
0,
#3895771
0"
b101011 =
1:
b11 8
1>
1,
#3916604
1;
b11 9
b1011101 5
0>
0,
#3937437
b100 8
b101100 =
1>
1,
#3958270
b100 9
b1011110 5
0>
0,
#3979103
b101101 =
0:
b0 8
1>
1,
#3999936
1"
0;
b0 9
b1011111 5
0>
0,
#4020769
1%
b1 8
b101110 =
1>
1,
#4041602
b1 9
b1100000 5
0>
0,
#4062435
b1111111 m
b1111111 q
b11 s
0%
b10100 /
0!
1+
b101111 =
b10 8
b1111111111110110 W
b1111111111110110 y
b111111110110 Y
b111111110110 r
b111111110110 u
b0 l
b0 p
b0 t
b100000 v
1>
1,
#4083268
b10 9
b1100001 5
0>
0,
#4104101
0"
1:
b11 8
b110000 =
10
1>
1,
#4124934
1;
b11 9
b1100010 5
0>
0,
#4145767
b110001 =
b100 8
b0 g
1>
1,
#4166600
b100 9
b1100011 5
0>
0,
#4187433
1@
1L
0:
b0 8
b0 =
1&
1>
1,
#4208266
1"
0;
b0 9
b1100100 5
0>
0,
#4229099
b0 Q
b0 h
b0 +"
0@
1%
0L
b1111111111111111 R
b1111111111111111 i
b1111111111111111 1"
b1111111111111111 S
b1111111111111111 0"
0&
b1 =
b1 8
b1111111111111111 c
b1111111111111111 2"
b10 ."
bx ,"
1A"
bx :"
1'"
b1111111111111011 #"
b1111111111110110 ""
1>
1,
#4249932
b1 9
b1100101 5
0>
0,
#4270765
b1 m
b1 q
0%
b1 s
b10 8
b10 =
b10101 /
1!
0+
b111111111111 l
b111111111111 p
b1111111 t
b101 ("
b111 B"
b100000 v
1>
1,
#4291598
b10 9
b1100110 5
0>
0,
#4312431
bx 8"
bx D"
0"
00
b11 =
1:
b11 8
b0 B"
b110 ("
b0 )"
1>
1,
#4333264
1;
b11 9
b1100111 5
0>
0,
#4354097
b0 8"
b0 D"
b100 8
b100 =
b111 ("
bx C"
b1 B"
1>
1,
#4374930
b100 9
b1101000 5
0>
0,
#4395763
b11111111111111111111111111111110 |
b1111111111110110 *"
b111111111111 ~
0}
b101 =
0:
b0 8
b10 B"
b0 ("
1>
1,
#4416596
1"
0;
b0 9
b1101001 5
0>
0,
#4437429
b1111111111111011 *"
b11111111111111111111111111111011 |
b111111111111111 ~
1}
1%
b1 8
b110 =
b1111111111111110 )"
b1 ("
b11 B"
1>
1,
#4458262
b1 9
b1101010 5
0>
0,
#4479095
b0 |
b0 *"
b1111111 m
b1111111 q
b11 s
0%
b10110 /
0!
1+
b111 =
b10 8
b100 B"
b10 ("
b1111111111111001 )"
b1111111111110101 W
b1111111111110101 y
b111111110101 Y
b111111110101 r
b111111110101 u
b0 l
b0 p
b0 t
b100000 v
1>
1,
#4499928
b10 9
b1101011 5
0>
0,
#4520761
b111111111111 ~
0}
0"
1:
b11 8
b1000 =
b11 ("
b101 B"
1>
1,
#4541594
1;
b11 9
b1101100 5
0>
0,
#4562427
b111111111111111 ~
1}
b1001 =
b100 8
0A"
b110 B"
0'"
b100 ("
1>
1,
#4583260
b100 9
b1101101 5
0>
0,
#4604093
b1111111111111001 P
0:
b0 8
b1010 =
b1111111111111001 V
b1111111111111001 !"
b1111111111111001 &"
bx U
bx 9"
bx ?"
1>
1,
#4624926
1"
0;
b0 9
b1101110 5
0>
0,
#4645759
1%
b1011 =
b1 8
1>
1,
#4666592
b1 9
b1101111 5
0>
0,
#4687425
b1 m
b1 q
0%
b1 s
b10 8
b1100 =
b10111 /
1!
0+
b111111111111 l
b111111111111 p
b1111111 t
b100000 v
1>
1,
#4708258
b10 9
b1110000 5
0>
0,
#4729091
0"
b1101 =
1:
b11 8
1>
1,
#4749924
1;
b11 9
b1110001 5
0>
0,
#4770757
b100 8
b1110 =
1>
1,
#4791590
b100 9
b1110010 5
0>
0,
#4812423
b1111 =
0:
b0 8
1>
1,
#4833256
1"
0;
b0 9
b1110011 5
0>
0,
#4854089
1%
b1 8
b10000 =
1>
1,
#4874922
b1 9
b1110100 5
0>
0,
#4895755
b1111111 m
b1111111 q
b11 s
0%
b11000 /
0!
1+
b10001 =
b10 8
b1111111111110100 W
b1111111111110100 y
b111111110100 Y
b111111110100 r
b111111110100 u
b0 l
b0 p
b0 t
b100000 v
1>
1,
#4916588
b10 9
b1110101 5
0>
0,
#4937421
0"
1:
b11 8
b10010 =
1>
1,
#4958254
1;
b11 9
b1110110 5
0>
0,
#4979087
b10011 =
b100 8
1>
1,
#4999920
b100 9
b1110111 5
0>
0,
#5020753
0:
b0 8
b10100 =
1>
1,
#5041586
1"
0;
b0 9
b1111000 5
0>
0,
#5062419
1%
b10101 =
b1 8
1>
1,
#5083252
b1 9
b1111001 5
0>
0,
#5104085
b1 m
b1 q
0%
b1 s
b10 8
b10110 =
b11001 /
1!
0+
b111111111111 l
b111111111111 p
b1111111 t
b100000 v
1>
1,
#5124918
b10 9
b1111010 5
0>
0,
#5145751
0"
b10111 =
1:
b11 8
1>
1,
#5166584
1;
b11 9
b1111011 5
0>
0,
#5187417
b100 8
b11000 =
1>
1,
#5208250
b100 9
b1111100 5
0>
0,
#5229083
b11001 =
0:
b0 8
1>
1,
#5249916
1"
0;
b0 9
b1111101 5
0>
0,
#5270749
1%
b1 8
b11010 =
1>
1,
#5291582
b1 9
b1111110 5
0>
0,
#5312415
b1111111 m
b1111111 q
b11 s
0%
b11010 /
0!
1+
b11011 =
b10 8
b1111111111110011 W
b1111111111110011 y
b111111110011 Y
b111111110011 r
b111111110011 u
b0 l
b0 p
b0 t
b100000 v
1>
1,
#5333248
b10 9
b1111111 5
0>
0,
#5354081
0"
1:
b11 8
b11100 =
1>
1,
#5374914
1;
b11 9
b10000000 5
0>
0,
#5395747
b11101 =
b100 8
1>
1,
#5416580
b100 9
b10000001 5
0>
0,
#5437413
0:
b0 8
b11110 =
1>
1,
#5458246
1"
0;
b0 9
b10000010 5
0>
0,
#5479079
1%
b11111 =
b1 8
1>
1,
#5499912
b1 9
b10000011 5
0>
0,
#5520745
b1 m
b1 q
0%
b1 s
b10 8
b100000 =
b11011 /
1!
0+
b111111111111 l
b111111111111 p
b1111111 t
b100000 v
1>
1,
#5541578
b10 9
b10000100 5
0>
0,
#5562411
0"
b100001 =
1:
b11 8
1>
1,
#5583244
1;
b11 9
b10000101 5
0>
0,
#5604077
b100 8
b100010 =
1>
1,
#5624910
b100 9
b10000110 5
0>
0,
#5645743
b100011 =
0:
b0 8
1>
1,
#5666576
1"
0;
b0 9
b10000111 5
0>
0,
#5687409
1%
b1 8
b100100 =
1>
1,
#5708242
b1 9
b10001000 5
0>
0,
#5729075
b1111111 m
b1111111 q
b11 s
0%
b11100 /
0!
1+
b100101 =
b10 8
b1111111111110010 W
b1111111111110010 y
b111111110010 Y
b111111110010 r
b111111110010 u
b0 l
b0 p
b0 t
b100000 v
1>
1,
#5749908
b10 9
b10001001 5
0>
0,
#5770741
0"
1:
b11 8
b100110 =
1>
1,
#5791574
1;
b11 9
b10001010 5
0>
0,
#5812407
b100111 =
b100 8
1>
1,
#5833240
b100 9
b10001011 5
0>
0,
#5854073
0:
b0 8
b101000 =
1>
1,
#5874906
1"
0;
b0 9
b10001100 5
0>
0,
#5895739
1%
b101001 =
b1 8
1>
1,
#5916572
b1 9
b10001101 5
0>
0,
#5937405
b1 m
b1 q
0%
b1 s
b10 8
b101010 =
b11101 /
1!
0+
b111111111111 l
b111111111111 p
b1111111 t
b100000 v
1>
1,
#5958238
b10 9
b10001110 5
0>
0,
#5979071
0"
b101011 =
1:
b11 8
1>
1,
#5999904
1;
b11 9
b10001111 5
0>
0,
#6020737
b100 8
b101100 =
1>
1,
#6041570
b100 9
b10010000 5
0>
0,
#6062403
b101101 =
0:
b0 8
1>
1,
#6083236
1"
0;
b0 9
b10010001 5
0>
0,
#6104069
1%
b1 8
b101110 =
1>
1,
#6124902
b1 9
b10010010 5
0>
0,
#6145735
b1111111 m
b1111111 q
b11 s
0%
b11110 /
0!
1+
b101111 =
b10 8
b1111111111110001 W
b1111111111110001 y
b111111110001 Y
b111111110001 r
b111111110001 u
b0 l
b0 p
b0 t
b100000 v
1>
1,
#6166568
b10 9
b10010011 5
0>
0,
#6187401
0"
1:
b11 8
b110000 =
1>
1,
#6208234
1;
b11 9
b10010100 5
0>
0,
#6229067
b110001 =
b100 8
1>
1,
#6249900
b100 9
b10010101 5
0>
0,
#6270733
1@
1L
0:
b0 8
b0 =
1&
1>
1,
#6291566
1"
0;
b0 9
b10010110 5
0>
0,
#6312399
b110 Q
b110 h
b110 +"
0@
1%
0L
b1111111111111001 R
b1111111111111001 i
b1111111111111001 1"
b1111111111111001 S
b1111111111111001 0"
0&
b1 =
b1 8
b1111111111111001 c
b1111111111111001 2"
b1 g
b11 ."
1A"
bx ;"
b1111111111111111 :"
bx ="
1'"
b1111111111111011 $"
b1111111111110110 #"
b1111111111110001 ""
1>
1,
#6333232
b1 9
b10010111 5
0>
0,
#6354065
b1 m
b1 q
0%
b1 s
b10 8
b10 =
b11111 /
1!
0+
b111111111111 l
b111111111111 p
b1111111 t
b101 ("
b111 B"
b100000 v
1>
1,
#6374898
b10 9
b10011000 5
0>
0,
#6395731
b1111111111111111 D"
0"
b11 =
1:
b11 8
b0 B"
b0 C"
b110 ("
b0 )"
1>
1,
#6416564
1;
b11 9
b10011001 5
0>
0,
#6437397
bx 8"
bx D"
b100 8
b100 =
b111 ("
b1 B"
1>
1,
#6458230
b100 9
b10011010 5
0>
0,
#6479063
b0 8"
b11111111111111111111111111111110 |
b0 D"
b1111111111110001 *"
b111111111111 ~
0}
b101 =
0:
b0 8
b10 B"
bx C"
b0 ("
1>
1,
#6499896
1"
0;
b0 9
b10011011 5
0>
0,
#6520729
bx 8"
b1111111111110110 *"
bx D"
b11111111111111111111111111110110 |
b111111111111111 ~
1}
1%
b1 8
b110 =
b1111111111111110 )"
b1 ("
b11 B"
1>
1,
#6541562
b1 9
b10011100 5
0>
0,
#6562395
b0 8"
b11111111111111111111111111111011 |
b0 D"
b1111111111111011 *"
b1111111 q
b11 s
0%
b100000 /
0!
1+
b111 =
b10 8
b100 B"
b10 ("
b1111111111110100 )"
b1111111111110000 W
b1111111111110000 y
b111111110000 Y
b111111110000 r
b111111110000 u
b0 l
b0 p
b0 t
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#6583228
b10 9
b10011101 5
0>
0,
#6604061
b0 *"
b0 |
b111111111111 ~
0}
0"
1:
b11 8
b1000 =
b1111111111101111 )"
b11 ("
b101 B"
1>
1,
#6624894
1;
b11 9
b10011110 5
0>
0,
#6645727
b111111111111111 ~
1}
b1001 =
b100 8
0A"
b110 B"
0'"
b100 ("
1>
1,
#6666560
b100 9
b10011111 5
0>
0,
#6687393
b1111111111101111 P
0:
b0 8
b1010 =
b1111111111101111 V
b1111111111101111 !"
b1111111111101111 &"
1>
1,
#6708226
1"
0;
b0 9
b10100000 5
0>
0,
#6729059
1%
b1011 =
b1 8
1>
1,
#6749892
b1 9
b10100001 5
0>
0,
#6770725
b1 q
0%
b1 s
b10 8
b1100 =
b100001 /
1!
0+
b1 l
b111111111111 n
b1111111 k
b0 m
b1 o
b1 j
b100000 v
1>
1,
#6791558
b10 9
b10100010 5
0>
0,
#6812391
0"
b1101 =
1:
b11 8
1>
1,
#6833224
1;
b11 9
b10100011 5
0>
0,
#6854057
b100 8
b1110 =
1>
1,
#6874890
b100 9
b10100100 5
0>
0,
#6895723
b1111 =
0:
b0 8
1>
1,
#6916556
1"
0;
b0 9
b10100101 5
0>
0,
#6937389
1%
b1 8
b10000 =
1>
1,
#6958222
b1 9
b10100110 5
0>
0,
#6979055
b1111111 q
b11 s
0%
b100010 /
0!
1+
b10001 =
b10 8
b1111111111110001 W
b1111111111110001 y
b111111110001 Y
b111111110001 r
b111111110001 u
b0 l
b0 n
b0 k
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#6999888
b10 9
b10100111 5
0>
0,
#7020721
0"
1:
b11 8
b10010 =
1>
1,
#7041554
1;
b11 9
b10101000 5
0>
0,
#7062387
b10011 =
b100 8
1>
1,
#7083220
b100 9
b10101001 5
0>
0,
#7104053
0:
b0 8
b10100 =
1>
1,
#7124886
1"
0;
b0 9
b10101010 5
0>
0,
#7145719
1%
b10101 =
b1 8
1>
1,
#7166552
b1 9
b10101011 5
0>
0,
#7187385
b1 q
0%
b1 s
b10 8
b10110 =
b100011 /
1!
0+
b1 l
b111111111111 n
b1111111 k
b0 m
b1 o
b1 j
b100000 v
1>
1,
#7208218
b10 9
b10101100 5
0>
0,
#7229051
0"
b10111 =
1:
b11 8
1>
1,
#7249884
1;
b11 9
b10101101 5
0>
0,
#7270717
b100 8
b11000 =
1>
1,
#7291550
b100 9
b10101110 5
0>
0,
#7312383
b11001 =
0:
b0 8
1>
1,
#7333216
1"
0;
b0 9
b10101111 5
0>
0,
#7354049
1%
b1 8
b11010 =
1>
1,
#7374882
b1 9
b10110000 5
0>
0,
#7395715
b1111111 q
b11 s
0%
b100100 /
0!
1+
b11011 =
b10 8
b1111111111110010 W
b1111111111110010 y
b111111110010 Y
b111111110010 r
b111111110010 u
b0 l
b0 n
b0 k
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#7416548
b10 9
b10110001 5
0>
0,
#7437381
0"
1:
b11 8
b11100 =
1>
1,
#7458214
1;
b11 9
b10110010 5
0>
0,
#7479047
b11101 =
b100 8
1>
1,
#7499880
b100 9
b10110011 5
0>
0,
#7520713
0:
b0 8
b11110 =
1>
1,
#7541546
1"
0;
b0 9
b10110100 5
0>
0,
#7562379
1%
b11111 =
b1 8
1>
1,
#7583212
b1 9
b10110101 5
0>
0,
#7604045
b1 q
0%
b1 s
b10 8
b100000 =
b100101 /
1!
0+
b1 l
b111111111111 n
b1111111 k
b0 m
b1 o
b1 j
b100000 v
1>
1,
#7624878
b10 9
b10110110 5
0>
0,
#7645711
0"
b100001 =
1:
b11 8
1>
1,
#7666544
1;
b11 9
b10110111 5
0>
0,
#7687377
b100 8
b100010 =
1>
1,
#7708210
b100 9
b10111000 5
0>
0,
#7729043
b100011 =
0:
b0 8
1>
1,
#7749876
1"
0;
b0 9
b10111001 5
0>
0,
#7770709
1%
b1 8
b100100 =
1>
1,
#7791542
b1 9
b10111010 5
0>
0,
#7812375
b1111111 q
b11 s
0%
b100110 /
0!
1+
b100101 =
b10 8
b1111111111110011 W
b1111111111110011 y
b111111110011 Y
b111111110011 r
b111111110011 u
b0 l
b0 n
b0 k
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#7833208
b10 9
b10111011 5
0>
0,
#7854041
0"
1:
b11 8
b100110 =
1>
1,
#7874874
1;
b11 9
b10111100 5
0>
0,
#7895707
b100111 =
b100 8
1>
1,
#7916540
b100 9
b10111101 5
0>
0,
#7937373
0:
b0 8
b101000 =
1>
1,
#7958206
1"
0;
b0 9
b10111110 5
0>
0,
#7979039
1%
b101001 =
b1 8
1>
1,
#7999872
b1 9
b10111111 5
0>
0,
#8020705
b1 q
0%
b1 s
b10 8
b101010 =
b100111 /
1!
0+
b1 l
b111111111111 n
b1111111 k
b0 m
b1 o
b1 j
b100000 v
1>
1,
#8041538
b10 9
b11000000 5
0>
0,
#8062371
0"
b101011 =
1:
b11 8
1>
1,
#8083204
1;
b11 9
b11000001 5
0>
0,
#8104037
b100 8
b101100 =
1>
1,
#8124870
b100 9
b11000010 5
0>
0,
#8145703
b101101 =
0:
b0 8
1>
1,
#8166536
1"
0;
b0 9
b11000011 5
0>
0,
#8187369
1%
b1 8
b101110 =
1>
1,
#8208202
b1 9
b11000100 5
0>
0,
#8229035
b1111111 q
b11 s
0%
b101000 /
0!
1+
b101111 =
b10 8
b1111111111110100 W
b1111111111110100 y
b111111110100 Y
b111111110100 r
b111111110100 u
b0 l
b0 n
b0 k
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#8249868
b10 9
b11000101 5
0>
0,
#8270701
0"
1:
b11 8
b110000 =
1>
1,
#8291534
1;
b11 9
b11000110 5
0>
0,
#8312367
b110001 =
b100 8
1>
1,
#8333200
b100 9
b11000111 5
0>
0,
#8354033
1@
1L
0:
b0 8
b0 =
1&
1>
1,
#8374866
1"
0;
b0 9
b11001000 5
0>
0,
#8395699
b10000 Q
b10000 h
b10000 +"
0@
1%
0L
b1111111111101111 R
b1111111111101111 i
b1111111111101111 1"
b1111111111101111 S
b1111111111101111 0"
0&
b1 =
b1 8
b1111111111101111 c
b1111111111101111 2"
b10 g
b100 ."
1A"
bx <"
b1111111111111111 ;"
b1111111111111001 :"
bx >"
1'"
b1111111111111011 %"
b1111111111110110 $"
b1111111111110001 #"
b1111111111110100 ""
1>
1,
#8416532
b1 9
b11001001 5
0>
0,
#8437365
b1 q
0%
b1 s
b10 8
b10 =
b101001 /
1!
0+
b1 l
b111111111111 n
b1111111 k
b0 m
b1 o
b1 j
b101 ("
b111 B"
b100000 v
1>
1,
#8458198
b10 9
b11001010 5
0>
0,
#8479031
b1111111111111001 D"
0"
b11 =
1:
b11 8
b0 B"
b0 C"
b110 ("
b0 )"
1>
1,
#8499864
1;
b11 9
b11001011 5
0>
0,
#8520697
b1111111111111111 D"
b100 8
b100 =
b111 ("
b1 B"
1>
1,
#8541530
b100 9
b11001100 5
0>
0,
#8562363
bx 8"
b11111111111111111111111111111110 |
bx D"
b1111111111110100 *"
b111111111111 ~
0}
b101 =
0:
b0 8
b10 B"
b0 ("
1>
1,
#8583196
1"
0;
b0 9
b11001101 5
0>
0,
#8604029
b1111111111110001 *"
b11111111111111111111111111110001 |
b111111111111111 ~
1}
1%
b1 8
b110 =
b1111111111111110 )"
b1 ("
bx C"
b11 B"
1>
1,
#8624862
b1 9
b11001110 5
0>
0,
#8645695
b11111111111111111111111111110110 |
b1111111111110110 *"
b1111111 q
b11 s
0%
b101010 /
0!
1+
b111 =
b10 8
b100 B"
b10 ("
b1111111111101111 )"
b1111111111110101 W
b1111111111110101 y
b111111110101 Y
b111111110101 r
b111111110101 u
b0 l
b0 n
b0 k
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#8666528
b10 9
b11001111 5
0>
0,
#8687361
b0 8"
b1111111111111011 *"
b0 D"
b11111111111111111111111111111111 |
b111111111111 ~
0}
0"
1:
b11 8
b1000 =
b1111111111100101 )"
b11 ("
b101 B"
1>
1,
#8708194
1;
b11 9
b11010000 5
0>
0,
#8729027
b0 *"
b0 |
b111111111111111 ~
1}
b1001 =
b100 8
0A"
b110 B"
0'"
b100 ("
b1111111111100100 )"
1>
1,
#8749860
b100 9
b11010001 5
0>
0,
#8770693
b1111111111100100 P
0:
b0 8
b1010 =
b1111111111100100 V
b1111111111100100 !"
b1111111111100100 &"
1>
1,
#8791526
1"
0;
b0 9
b11010010 5
0>
0,
#8812359
1%
b1011 =
b1 8
1>
1,
#8833192
b1 9
b11010011 5
0>
0,
#8854025
b1 q
0%
b1 s
b10 8
b1100 =
b101011 /
1!
0+
b1 l
b111111111111 n
b1111111 k
b0 m
b1 o
b1 j
b100000 v
1>
1,
#8874858
b10 9
b11010100 5
0>
0,
#8895691
0"
b1101 =
1:
b11 8
1>
1,
#8916524
1;
b11 9
b11010101 5
0>
0,
#8937357
b100 8
b1110 =
1>
1,
#8958190
b100 9
b11010110 5
0>
0,
#8979023
b1111 =
0:
b0 8
1>
1,
#8999856
1"
0;
b0 9
b11010111 5
0>
0,
#9020689
1%
b1 8
b10000 =
1>
1,
#9041522
b1 9
b11011000 5
0>
0,
#9062355
b1111111 q
b11 s
0%
b101100 /
0!
1+
b10001 =
b10 8
b1111111111110110 W
b1111111111110110 y
b111111110110 Y
b111111110110 r
b111111110110 u
b0 l
b0 n
b0 k
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#9083188
b10 9
b11011001 5
0>
0,
#9104021
0"
1:
b11 8
b10010 =
1>
1,
#9124854
1;
b11 9
b11011010 5
0>
0,
#9145687
b10011 =
b100 8
1>
1,
#9166520
b100 9
b11011011 5
0>
0,
#9187353
0:
b0 8
b10100 =
1>
1,
#9208186
1"
0;
b0 9
b11011100 5
0>
0,
#9229019
1%
b10101 =
b1 8
1>
1,
#9249852
b1 9
b11011101 5
0>
0,
#9270685
b1 q
0%
b1 s
b10 8
b10110 =
b101101 /
1!
0+
b1 l
b111111111111 n
b1111111 k
b0 m
b1 o
b1 j
b100000 v
1>
1,
#9291518
b10 9
b11011110 5
0>
0,
#9312351
0"
b10111 =
1:
b11 8
1>
1,
#9333184
1;
b11 9
b11011111 5
0>
0,
#9354017
b100 8
b11000 =
1>
1,
#9374850
b100 9
b11100000 5
0>
0,
#9395683
b11001 =
0:
b0 8
1>
1,
#9416516
1"
0;
b0 9
b11100001 5
0>
0,
#9437349
1%
b1 8
b11010 =
1>
1,
#9458182
b1 9
b11100010 5
0>
0,
#9479015
b1111111 q
b11 s
0%
b101110 /
0!
1+
b11011 =
b10 8
b1111111111110111 W
b1111111111110111 y
b111111110111 Y
b111111110111 r
b111111110111 u
b0 l
b0 n
b0 k
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#9499848
b10 9
b11100011 5
0>
0,
#9520681
0"
1:
b11 8
b11100 =
1>
1,
#9541514
1;
b11 9
b11100100 5
0>
0,
#9562347
b11101 =
b100 8
1>
1,
#9583180
b100 9
b11100101 5
0>
0,
#9604013
0:
b0 8
b11110 =
1>
1,
#9624846
1"
0;
b0 9
b11100110 5
0>
0,
#9645679
1%
b11111 =
b1 8
1>
1,
#9666512
b1 9
b11100111 5
0>
0,
#9687345
b1 q
0%
b1 s
b10 8
b100000 =
b101111 /
1!
0+
b1 l
b111111111111 n
b1111111 k
b0 m
b1 o
b1 j
b100000 v
1>
1,
#9708178
b10 9
b11101000 5
0>
0,
#9729011
0"
b100001 =
1:
b11 8
1>
1,
#9749844
1;
b11 9
b11101001 5
0>
0,
#9770677
b100 8
b100010 =
1>
1,
#9791510
b100 9
b11101010 5
0>
0,
#9812343
b100011 =
0:
b0 8
1>
1,
#9833176
1"
0;
b0 9
b11101011 5
0>
0,
#9854009
1%
b1 8
b100100 =
1>
1,
#9874842
b1 9
b11101100 5
0>
0,
#9895675
b1111111 q
b11 s
0%
b110000 /
0!
1+
b100101 =
b10 8
b1111111111111000 W
b1111111111111000 y
b111111111000 Y
b111111111000 r
b111111111000 u
b0 l
b0 n
b0 k
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#9916508
b10 9
b11101101 5
0>
0,
#9937341
0"
1:
b11 8
b100110 =
1>
1,
#9958174
1;
b11 9
b11101110 5
0>
0,
#9979007
b100111 =
b100 8
1>
1,
#9999840
b100 9
b11101111 5
0>
0,
#10020673
0:
b0 8
b101000 =
1>
1,
#10041506
1"
0;
b0 9
b11110000 5
0>
0,
#10062339
1%
b101001 =
b1 8
1>
1,
#10083172
b1 9
b11110001 5
0>
0,
#10104005
b1 q
0%
b1 s
b10 8
b101010 =
b110001 /
1!
0+
b1 l
b111111111111 n
b1111111 k
b0 m
b1 o
b1 j
b100000 v
1>
1,
#10124838
b10 9
b11110010 5
0>
0,
#10145671
0"
b101011 =
1:
b11 8
1>
1,
#10166504
1;
b11 9
b11110011 5
0>
0,
#10187337
b100 8
b101100 =
1>
1,
#10208170
b100 9
b11110100 5
0>
0,
#10229003
b101101 =
0:
b0 8
1>
1,
#10249836
1"
0;
b0 9
b11110101 5
0>
0,
#10270669
1%
b1 8
b101110 =
1>
1,
#10291502
b1 9
b11110110 5
0>
0,
#10312335
b1111111 q
b11 s
0%
b110010 /
0!
1+
b101111 =
b10 8
b1111111111111001 W
b1111111111111001 y
b111111111001 Y
b111111111001 r
b111111111001 u
b0 l
b0 n
b0 k
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#10333168
b10 9
b11110111 5
0>
0,
#10354001
0"
1:
b11 8
b110000 =
1>
1,
#10374834
1;
b11 9
b11111000 5
0>
0,
#10395667
b110001 =
b100 8
1>
1,
#10416500
b100 9
b11111001 5
0>
0,
#10437333
1@
1L
0:
b0 8
b0 =
1&
1>
1,
#10458166
1"
0;
b0 9
b11111010 5
0>
0,
#10478999
b11011 Q
b11011 h
b11011 +"
0@
1%
0L
b1111111111100100 R
b1111111111100100 i
b1111111111100100 1"
b1111111111100100 S
b1111111111100100 0"
0&
b1 =
b1 8
b1111111111100100 c
b1111111111100100 2"
b11 g
b0 ."
b0 ,"
1A"
b1111111111111111 <"
b1111111111111001 ;"
b1111111111101111 :"
1'"
b1111111111110110 %"
b1111111111110001 $"
b1111111111110100 #"
b1111111111111001 ""
1>
1,
#10499832
b1 9
b11111011 5
0>
0,
#10520665
b1 q
0%
b1 s
b10 8
b10 =
b110011 /
1!
0+
b1 l
b111111111111 n
b1111111 k
b0 m
b1 o
b1 j
b101 ("
b111 B"
b100000 v
1>
1,
#10541498
b10 9
b11111100 5
0>
0,
#10562331
b1111111111101111 D"
0"
b11 =
1:
b11 8
b0 B"
b0 C"
b110 ("
b0 )"
1>
1,
#10583164
1;
b11 9
b11111101 5
0>
0,
#10603997
b1111111111111001 D"
b100 8
b100 =
b111 ("
b1 B"
1>
1,
#10624830
b100 9
b11111110 5
0>
0,
#10645663
b11111111111111111111111111111111 |
b1111111111111111 D"
b1111111111111001 *"
b111111111111 ~
0}
b101 =
0:
b0 8
b10 B"
b0 ("
1>
1,
#10666496
1"
0;
b0 9
b11111111 5
0>
0,
#10687329
bx 8"
b1111111111110100 *"
bx D"
b11111111111111111111111111110100 |
b111111111111111 ~
1}
1%
b1 8
b110 =
b1111111111111111 )"
b1 ("
b11 B"
1>
1,
#10708162
b1 9
b100000000 5
0>
0,
#10728995
b11111111111111111111111111110001 |
b1111111111110001 *"
b1111111 q
b11 s
0%
b110100 /
0!
1+
b111 =
b10 8
b100 B"
bx C"
b10 ("
b1111111111110011 )"
b1111111111111010 W
b1111111111111010 y
b111111111010 Y
b111111111010 r
b111111111010 u
b0 l
b0 n
b0 k
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#10749828
b10 9
b100000001 5
0>
0,
#10770661
b0 8"
b1111111111110110 *"
b0 D"
b11111111111111111111111111111110 |
b111111111111 ~
0}
0"
1:
b11 8
b1000 =
b1111111111100100 )"
b11 ("
b101 B"
1>
1,
#10791494
1;
b11 9
b100000010 5
0>
0,
#10812327
b0 *"
b0 |
b111111111111111 ~
1}
b1001 =
b100 8
0A"
b110 B"
0'"
b100 ("
b1111111111100010 )"
1>
1,
#10833160
b100 9
b100000011 5
0>
0,
#10853993
b1111111111100010 P
0:
b0 8
b1010 =
b1111111111100010 V
b1111111111100010 !"
b1111111111100010 &"
1>
1,
#10874826
1"
0;
b0 9
b100000100 5
0>
0,
#10895659
1%
b1011 =
b1 8
1>
1,
#10916492
b1 9
b100000101 5
0>
0,
#10937325
b1 q
0%
b1 s
b10 8
b1100 =
b110101 /
1!
0+
b1 l
b111111111111 n
b1111111 k
b0 m
b1 o
b1 j
b100000 v
1>
1,
#10958158
b10 9
b100000110 5
0>
0,
#10978991
0"
b1101 =
1:
b11 8
1>
1,
#10999824
1;
b11 9
b100000111 5
0>
0,
#11020657
b100 8
b1110 =
1>
1,
#11041490
b100 9
b100001000 5
0>
0,
#11062323
b1111 =
0:
b0 8
1>
1,
#11083156
1"
0;
b0 9
b100001001 5
0>
0,
#11103989
1%
b1 8
b10000 =
1>
1,
#11124822
b1 9
b100001010 5
0>
0,
#11145655
b1111111 q
b11 s
0%
b110110 /
0!
1+
b10001 =
b10 8
b1111111111111011 W
b1111111111111011 y
b111111111011 Y
b111111111011 r
b111111111011 u
b0 l
b0 n
b0 k
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#11166488
b10 9
b100001011 5
0>
0,
#11187321
0"
1:
b11 8
b10010 =
1>
1,
#11208154
1;
b11 9
b100001100 5
0>
0,
#11228987
b10011 =
b100 8
1>
1,
#11249820
b100 9
b100001101 5
0>
0,
#11270653
0:
b0 8
b10100 =
1>
1,
#11291486
1"
0;
b0 9
b100001110 5
0>
0,
#11312319
1%
b10101 =
b1 8
1>
1,
#11333152
b1 9
b100001111 5
0>
0,
#11353985
b1 q
0%
b1 s
b10 8
b10110 =
b110111 /
1!
0+
b1 l
b111111111111 n
b1111111 k
b0 m
b1 o
b1 j
b100000 v
1>
1,
#11374818
b10 9
b100010000 5
0>
0,
#11395651
0"
b10111 =
1:
b11 8
1>
1,
#11416484
1;
b11 9
b100010001 5
0>
0,
#11437317
b100 8
b11000 =
1>
1,
#11458150
b100 9
b100010010 5
0>
0,
#11478983
b11001 =
0:
b0 8
1>
1,
#11499816
1"
0;
b0 9
b100010011 5
0>
0,
#11520649
1%
b1 8
b11010 =
1>
1,
#11541482
b1 9
b100010100 5
0>
0,
#11562315
b1111111 q
b11 s
0%
b111000 /
0!
1+
b11011 =
b10 8
b1111111111111100 W
b1111111111111100 y
b111111111100 Y
b111111111100 r
b111111111100 u
b0 l
b0 n
b0 k
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#11583148
b10 9
b100010101 5
0>
0,
#11603981
0"
1:
b11 8
b11100 =
1>
1,
#11624814
1;
b11 9
b100010110 5
0>
0,
#11645647
b11101 =
b100 8
1>
1,
#11666480
b100 9
b100010111 5
0>
0,
#11687313
0:
b0 8
b11110 =
1>
1,
#11708146
1"
0;
b0 9
b100011000 5
0>
0,
#11728979
1%
b11111 =
b1 8
1>
1,
#11749812
b1 9
b100011001 5
0>
0,
#11770645
b1 q
0%
b1 s
b10 8
b100000 =
b111001 /
1!
0+
b1 l
b111111111111 n
b1111111 k
b0 m
b1 o
b1 j
b100000 v
1>
1,
#11791478
b10 9
b100011010 5
0>
0,
#11812311
0"
b100001 =
1:
b11 8
1>
1,
#11833144
1;
b11 9
b100011011 5
0>
0,
#11853977
b100 8
b100010 =
1>
1,
#11874810
b100 9
b100011100 5
0>
0,
#11895643
b100011 =
0:
b0 8
1>
1,
#11916476
1"
0;
b0 9
b100011101 5
0>
0,
#11937309
1%
b1 8
b100100 =
1>
1,
#11958142
b1 9
b100011110 5
0>
0,
#11978975
b1111111 q
b11 s
0%
b111010 /
0!
1+
b100101 =
b10 8
b1111111111111101 W
b1111111111111101 y
b111111111101 Y
b111111111101 r
b111111111101 u
b0 l
b0 n
b0 k
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#11999808
b10 9
b100011111 5
0>
0,
#12020641
0"
1:
b11 8
b100110 =
1>
1,
#12041474
1;
b11 9
b100100000 5
0>
0,
#12062307
b100111 =
b100 8
1>
1,
#12083140
b100 9
b100100001 5
0>
0,
#12103973
0:
b0 8
b101000 =
1>
1,
#12124806
1"
0;
b0 9
b100100010 5
0>
0,
#12145639
1%
b101001 =
b1 8
1>
1,
#12166472
b1 9
b100100011 5
0>
0,
#12187305
b1 q
0%
b1 s
b10 8
b101010 =
b111011 /
1!
0+
b1 l
b111111111111 n
b1111111 k
b0 m
b1 o
b1 j
b100000 v
1>
1,
#12208138
b10 9
b100100100 5
0>
0,
#12228971
0"
b101011 =
1:
b11 8
1>
1,
#12249804
1;
b11 9
b100100101 5
0>
0,
#12270637
b100 8
b101100 =
1>
1,
#12291470
b100 9
b100100110 5
0>
0,
#12312303
b101101 =
0:
b0 8
1>
1,
#12333136
1"
0;
b0 9
b100100111 5
0>
0,
#12353969
1%
b1 8
b101110 =
1>
1,
#12374802
b1 9
b100101000 5
0>
0,
#12395635
b1111111 q
b11 s
0%
b111100 /
0!
1+
b101111 =
b10 8
b1111111111111110 W
b1111111111111110 y
b111111111110 Y
b111111111110 r
b111111111110 u
b0 l
b0 n
b0 k
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#12416468
b10 9
b100101001 5
0>
0,
#12437301
0"
1:
b11 8
b110000 =
1>
1,
#12458134
1;
b11 9
b100101010 5
0>
0,
#12478967
b110001 =
b100 8
1>
1,
#12499800
b100 9
b100101011 5
0>
0,
#12520633
1@
1L
0:
b0 8
b0 =
1&
1>
1,
#12541466
1"
0;
b0 9
b100101100 5
0>
0,
#12562299
b11101 Q
b11101 h
b11101 +"
0@
1%
0L
b1111111111100010 R
b1111111111100010 i
b1111111111100010 1"
b1111111111100010 S
b1111111111100010 0"
0&
b1 =
b1 8
b1111111111100010 c
b1111111111100010 2"
b100 g
b1 ."
b11011 ,"
1A"
b1111111111111001 <"
b1111111111101111 ;"
b1111111111100100 :"
1'"
b1111111111110001 %"
b1111111111110100 $"
b1111111111111001 #"
b1111111111111110 ""
1>
1,
#12583132
b1 9
b100101101 5
0>
0,
#12603965
b1 q
0%
b1 s
b10 8
b10 =
b111101 /
1!
0+
b1 l
b111111111111 n
b1111111 k
b0 m
b1 o
b1 j
b101 ("
b111 B"
b100000 v
1>
1,
#12624798
b10 9
b100101110 5
0>
0,
#12645631
b1111111111100100 D"
0"
b11 =
1:
b11 8
b0 B"
b0 C"
b110 ("
b0 )"
1>
1,
#12666464
1;
b11 9
b100101111 5
0>
0,
#12687297
b1111111111101111 D"
b100 8
b100 =
b111 ("
b1 B"
1>
1,
#12708130
b100 9
b100110000 5
0>
0,
#12728963
b11111111111111111111111111111111 |
b1111111111111001 D"
b1111111111111110 *"
b111111111111 ~
0}
b101 =
0:
b0 8
b10 B"
b0 ("
1>
1,
#12749796
1"
0;
b0 9
b100110001 5
0>
0,
#12770629
bx 8"
b1111111111111001 *"
bx D"
b11111111111111111111111111111001 |
b111111111111111 ~
1}
1%
b1 8
b110 =
b1111111111111111 )"
b1 ("
b11 B"
1>
1,
#12791462
b1 9
b100110010 5
0>
0,
#12812295
b11111111111111111111111111110100 |
b1111111111110100 *"
b1111111 q
b11 s
0%
b111110 /
0!
1+
b111 =
b10 8
b100 B"
bx C"
b10 ("
b1111111111111000 )"
b1111111111111111 W
b1111111111111111 y
b111111111111 Y
b111111111111 r
b111111111111 u
b0 l
b0 n
b0 k
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#12833128
b10 9
b100110011 5
0>
0,
#12853961
b0 8"
b1111111111110001 *"
b0 D"
b11111111111111111111111111111110 |
b111111111111 ~
0}
0"
1:
b11 8
b1000 =
b1111111111101100 )"
b11 ("
b101 B"
1>
1,
#12874794
1;
b11 9
b100110100 5
0>
0,
#12895627
b0 *"
b0 |
b111111111111111 ~
1}
b1001 =
b100 8
0A"
b110 B"
0'"
b100 ("
b1111111111101010 )"
1>
1,
#12916460
b100 9
b100110101 5
0>
0,
#12937293
b1111111111101010 P
0:
b0 8
b1010 =
b1111111111101010 V
b1111111111101010 !"
b1111111111101010 &"
1>
1,
#12958126
1"
0;
b0 9
b100110110 5
0>
0,
#12978959
1%
b1011 =
b1 8
1>
1,
#12999792
b1 9
b100110111 5
0>
0,
#13020625
b1 q
0%
b1 s
b10 8
b1100 =
b111111 /
1!
0+
b1 l
b111111111111 n
b1111111 k
b0 m
b1 o
b1 j
b100000 v
1>
1,
#13041458
b10 9
b100111000 5
0>
0,
#13062291
0"
b1101 =
1:
b11 8
1>
1,
#13083124
1;
b11 9
b100111001 5
0>
0,
#13103957
b100 8
b1110 =
1>
1,
#13124790
b100 9
b100111010 5
0>
0,
#13145623
b1111 =
0:
b0 8
1>
1,
#13166456
1"
0;
b0 9
b100111011 5
0>
0,
#13187289
1%
b1 8
b10000 =
1>
1,
#13208122
b1 9
b100111100 5
0>
0,
#13228955
b1111111 q
b11 s
0%
b1000000 /
0!
1+
b10001 =
b10 8
b0 W
b0 y
b0 Y
b0 r
b0 u
b0 l
b0 n
b0 k
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#13249788
b10 9
b100111101 5
0>
0,
#13270621
0"
1:
b11 8
b10010 =
1>
1,
#13291454
1;
b11 9
b100111110 5
0>
0,
#13312287
b10011 =
b100 8
1>
1,
#13333120
b100 9
b100111111 5
0>
0,
#13353953
0:
b0 8
b10100 =
1>
1,
#13374786
1"
0;
b0 9
b101000000 5
0>
0,
#13395619
1%
b10101 =
b1 8
1>
1,
#13416452
b1 9
b101000001 5
0>
0,
#13437285
b1 q
0%
b1 s
b10 8
b10110 =
b1000001 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#13458118
b10 9
b101000010 5
0>
0,
#13478951
0"
b10111 =
1:
b11 8
1>
1,
#13499784
1;
b11 9
b101000011 5
0>
0,
#13520617
b100 8
b11000 =
1>
1,
#13541450
b100 9
b101000100 5
0>
0,
#13562283
b11001 =
0:
b0 8
1>
1,
#13583116
1"
0;
b0 9
b101000101 5
0>
0,
#13603949
1%
b1 8
b11010 =
1>
1,
#13624782
b1 9
b101000110 5
0>
0,
#13645615
b1111111 q
b11 s
0%
b1000010 /
0!
1+
b11011 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#13666448
b10 9
b101000111 5
0>
0,
#13687281
0"
1:
b11 8
b11100 =
1>
1,
#13708114
1;
b11 9
b101001000 5
0>
0,
#13728947
b11101 =
b100 8
1>
1,
#13749780
b100 9
b101001001 5
0>
0,
#13770613
0:
b0 8
b11110 =
1>
1,
#13791446
1"
0;
b0 9
b101001010 5
0>
0,
#13812279
1%
b11111 =
b1 8
1>
1,
#13833112
b1 9
b101001011 5
0>
0,
#13853945
b1 q
0%
b1 s
b10 8
b100000 =
b1000011 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#13874778
b10 9
b101001100 5
0>
0,
#13895611
0"
b100001 =
1:
b11 8
1>
1,
#13916444
1;
b11 9
b101001101 5
0>
0,
#13937277
b100 8
b100010 =
1>
1,
#13958110
b100 9
b101001110 5
0>
0,
#13978943
b100011 =
0:
b0 8
1>
1,
#13999776
1"
0;
b0 9
b101001111 5
0>
0,
#14020609
1%
b1 8
b100100 =
1>
1,
#14041442
b1 9
b101010000 5
0>
0,
#14062275
b1111111 q
b11 s
0%
b1000100 /
0!
1+
b100101 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#14083108
b10 9
b101010001 5
0>
0,
#14103941
0"
1:
b11 8
b100110 =
1>
1,
#14124774
1;
b11 9
b101010010 5
0>
0,
#14145607
b100111 =
b100 8
1>
1,
#14166440
b100 9
b101010011 5
0>
0,
#14187273
0:
b0 8
b101000 =
1>
1,
#14208106
1"
0;
b0 9
b101010100 5
0>
0,
#14228939
1%
b101001 =
b1 8
1>
1,
#14249772
b1 9
b101010101 5
0>
0,
#14270605
b1 q
0%
b1 s
b10 8
b101010 =
b1000101 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#14291438
b10 9
b101010110 5
0>
0,
#14312271
0"
b101011 =
1:
b11 8
1>
1,
#14333104
1;
b11 9
b101010111 5
0>
0,
#14353937
b100 8
b101100 =
1>
1,
#14374770
b100 9
b101011000 5
0>
0,
#14395603
b101101 =
0:
b0 8
1>
1,
#14416436
1"
0;
b0 9
b101011001 5
0>
0,
#14437269
1%
b1 8
b101110 =
1>
1,
#14458102
b1 9
b101011010 5
0>
0,
#14478935
b1111111 q
b11 s
0%
b1000110 /
0!
1+
b101111 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#14499768
b10 9
b101011011 5
0>
0,
#14520601
0"
1:
b11 8
b110000 =
1>
1,
#14541434
1;
b11 9
b101011100 5
0>
0,
#14562267
b110001 =
b100 8
1>
1,
#14583100
b100 9
b101011101 5
0>
0,
#14603933
1@
1L
0:
b0 8
b0 =
1&
1>
1,
#14624766
1"
0;
b0 9
b101011110 5
0>
0,
#14645599
b10101 Q
b10101 h
b10101 +"
0@
1%
0L
b1111111111101010 R
b1111111111101010 i
b1111111111101010 1"
b1111111111101010 S
b1111111111101010 0"
0&
b1 =
b1 8
b1111111111101010 c
b1111111111101010 2"
b101 g
b10 ."
b111000 ,"
1A"
b1111111111101111 <"
b1111111111100100 ;"
b1111111111100010 :"
1'"
b1111111111110100 %"
b1111111111111001 $"
b1111111111111110 #"
b0 ""
1>
1,
#14666432
b1 9
b101011111 5
0>
0,
#14687265
b1 q
0%
b1 s
b10 8
b10 =
b1000111 /
1!
0+
b0 m
b1 o
b1 j
b101 ("
b111 B"
b100000 v
1>
1,
#14708098
b10 9
b101100000 5
0>
0,
#14728931
b1111111111100010 D"
0"
b11 =
1:
b11 8
b0 B"
b0 C"
b110 ("
b0 )"
1>
1,
#14749764
1;
b11 9
b101100001 5
0>
0,
#14770597
b1111111111100100 D"
b100 8
b100 =
b111 ("
b1 B"
1>
1,
#14791430
b100 9
b101100010 5
0>
0,
#14812263
b1111111111101111 D"
b111111111111 ~
0}
b101 =
0:
b0 8
b10 B"
b0 ("
1>
1,
#14833096
1"
0;
b0 9
b101100011 5
0>
0,
#14853929
b11111111111111111111111111111110 |
bx 8"
b1111111111111110 *"
bx D"
b111111111111111 ~
1}
1%
b1 8
b110 =
b1 ("
b11 B"
1>
1,
#14874762
b1 9
b101100100 5
0>
0,
#14895595
b11111111111111111111111111111001 |
b1111111111111001 *"
b1111111 q
b11 s
0%
b1001000 /
0!
1+
b111 =
b10 8
b100 B"
bx C"
b10 ("
b1111111111111110 )"
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#14916428
b10 9
b101100101 5
0>
0,
#14937261
b0 8"
b1111111111110100 *"
b0 D"
b11111111111111111111111111111110 |
b111111111111 ~
0}
0"
1:
b11 8
b1000 =
b1111111111110111 )"
b11 ("
b101 B"
1>
1,
#14958094
1;
b11 9
b101100110 5
0>
0,
#14978927
b0 *"
b0 |
b111111111111111 ~
1}
b1001 =
b100 8
0A"
b110 B"
0'"
b100 ("
b1111111111110101 )"
1>
1,
#14999760
b100 9
b101100111 5
0>
0,
#15020593
b1111111111110101 P
0:
b0 8
b1010 =
b1111111111110101 V
b1111111111110101 !"
b1111111111110101 &"
1>
1,
#15041426
1"
0;
b0 9
b101101000 5
0>
0,
#15062259
1%
b1011 =
b1 8
1>
1,
#15083092
b1 9
b101101001 5
0>
0,
#15103925
b1 q
0%
b1 s
b10 8
b1100 =
b1001001 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#15124758
b10 9
b101101010 5
0>
0,
#15145591
0"
b1101 =
1:
b11 8
1>
1,
#15166424
1;
b11 9
b101101011 5
0>
0,
#15187257
b100 8
b1110 =
1>
1,
#15208090
b100 9
b101101100 5
0>
0,
#15228923
b1111 =
0:
b0 8
1>
1,
#15249756
1"
0;
b0 9
b101101101 5
0>
0,
#15270589
1%
b1 8
b10000 =
1>
1,
#15291422
b1 9
b101101110 5
0>
0,
#15312255
b1111111 q
b11 s
0%
b1001010 /
0!
1+
b10001 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#15333088
b10 9
b101101111 5
0>
0,
#15353921
0"
1:
b11 8
b10010 =
1>
1,
#15374754
1;
b11 9
b101110000 5
0>
0,
#15395587
b10011 =
b100 8
1>
1,
#15416420
b100 9
b101110001 5
0>
0,
#15437253
0:
b0 8
b10100 =
1>
1,
#15458086
1"
0;
b0 9
b101110010 5
0>
0,
#15478919
1%
b10101 =
b1 8
1>
1,
#15499752
b1 9
b101110011 5
0>
0,
#15520585
b1 q
0%
b1 s
b10 8
b10110 =
b1001011 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#15541418
b10 9
b101110100 5
0>
0,
#15562251
0"
b10111 =
1:
b11 8
1>
1,
#15583084
1;
b11 9
b101110101 5
0>
0,
#15603917
b100 8
b11000 =
1>
1,
#15624750
b100 9
b101110110 5
0>
0,
#15645583
b11001 =
0:
b0 8
1>
1,
#15666416
1"
0;
b0 9
b101110111 5
0>
0,
#15687249
1%
b1 8
b11010 =
1>
1,
#15708082
b1 9
b101111000 5
0>
0,
#15728915
b1111111 q
b11 s
0%
b1001100 /
0!
1+
b11011 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#15749748
b10 9
b101111001 5
0>
0,
#15770581
0"
1:
b11 8
b11100 =
1>
1,
#15791414
1;
b11 9
b101111010 5
0>
0,
#15812247
b11101 =
b100 8
1>
1,
#15833080
b100 9
b101111011 5
0>
0,
#15853913
0:
b0 8
b11110 =
1>
1,
#15874746
1"
0;
b0 9
b101111100 5
0>
0,
#15895579
1%
b11111 =
b1 8
1>
1,
#15916412
b1 9
b101111101 5
0>
0,
#15937245
b1 q
0%
b1 s
b10 8
b100000 =
b1001101 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#15958078
b10 9
b101111110 5
0>
0,
#15978911
0"
b100001 =
1:
b11 8
1>
1,
#15999744
1;
b11 9
b101111111 5
0>
0,
#16020577
b100 8
b100010 =
1>
1,
#16041410
b100 9
b110000000 5
0>
0,
#16062243
b100011 =
0:
b0 8
1>
1,
#16083076
1"
0;
b0 9
b110000001 5
0>
0,
#16103909
1%
b1 8
b100100 =
1>
1,
#16124742
b1 9
b110000010 5
0>
0,
#16145575
b1111111 q
b11 s
0%
b1001110 /
0!
1+
b100101 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#16166408
b10 9
b110000011 5
0>
0,
#16187241
0"
1:
b11 8
b100110 =
1>
1,
#16208074
1;
b11 9
b110000100 5
0>
0,
#16228907
b100111 =
b100 8
1>
1,
#16249740
b100 9
b110000101 5
0>
0,
#16270573
0:
b0 8
b101000 =
1>
1,
#16291406
1"
0;
b0 9
b110000110 5
0>
0,
#16312239
1%
b101001 =
b1 8
1>
1,
#16333072
b1 9
b110000111 5
0>
0,
#16353905
b1 q
0%
b1 s
b10 8
b101010 =
b1001111 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#16374738
b10 9
b110001000 5
0>
0,
#16395571
0"
b101011 =
1:
b11 8
1>
1,
#16416404
1;
b11 9
b110001001 5
0>
0,
#16437237
b100 8
b101100 =
1>
1,
#16458070
b100 9
b110001010 5
0>
0,
#16478903
b101101 =
0:
b0 8
1>
1,
#16499736
1"
0;
b0 9
b110001011 5
0>
0,
#16520569
1%
b1 8
b101110 =
1>
1,
#16541402
b1 9
b110001100 5
0>
0,
#16562235
b1111111 q
b11 s
0%
b1010000 /
0!
1+
b101111 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#16583068
b10 9
b110001101 5
0>
0,
#16603901
0"
1:
b11 8
b110000 =
1>
1,
#16624734
1;
b11 9
b110001110 5
0>
0,
#16645567
b110001 =
b100 8
1>
1,
#16666400
b100 9
b110001111 5
0>
0,
#16687233
1@
1L
0:
b0 8
b0 =
1&
1>
1,
#16708066
1"
0;
b0 9
b110010000 5
0>
0,
#16728899
b1010 Q
b1010 h
b1010 +"
0@
1%
0L
b1111111111110101 R
b1111111111110101 i
b1111111111110101 1"
b1111111111110101 S
b1111111111110101 0"
0&
b1 =
b1 8
b1111111111110101 c
b1111111111110101 2"
b110 g
b11 ."
b1001101 ,"
1A"
b1111111111100100 <"
b1111111111100010 ;"
b1111111111101010 :"
1'"
b1111111111111001 %"
b1111111111111110 $"
b0 #"
1>
1,
#16749732
b1 9
b110010001 5
0>
0,
#16770565
b1 q
0%
b1 s
b10 8
b10 =
b1010001 /
1!
0+
b0 m
b1 o
b1 j
b101 ("
b111 B"
b100000 v
1>
1,
#16791398
b10 9
b110010010 5
0>
0,
#16812231
b1111111111101010 D"
0"
b11 =
1:
b11 8
b0 B"
b0 C"
b110 ("
b0 )"
1>
1,
#16833064
1;
b11 9
b110010011 5
0>
0,
#16853897
b1111111111100010 D"
b100 8
b100 =
b111 ("
b1 B"
1>
1,
#16874730
b100 9
b110010100 5
0>
0,
#16895563
b1111111111100100 D"
b111111111111 ~
0}
b101 =
0:
b0 8
b10 B"
b0 ("
1>
1,
#16916396
1"
0;
b0 9
b110010101 5
0>
0,
#16937229
bx 8"
bx D"
b111111111111111 ~
1}
1%
b1 8
b110 =
b1 ("
b11 B"
1>
1,
#16958062
b1 9
b110010110 5
0>
0,
#16978895
b11111111111111111111111111111110 |
b1111111111111110 *"
b1111111 q
b11 s
0%
b1010010 /
0!
1+
b111 =
b10 8
b100 B"
bx C"
b10 ("
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#16999728
b10 9
b110010111 5
0>
0,
#17020561
b0 8"
b1111111111111001 *"
b0 D"
b11111111111111111111111111111111 |
b111111111111 ~
0}
0"
1:
b11 8
b1000 =
b1111111111111110 )"
b11 ("
b101 B"
1>
1,
#17041394
1;
b11 9
b110011000 5
0>
0,
#17062227
b0 *"
b0 |
b111111111111111 ~
1}
b1001 =
b100 8
0A"
b110 B"
0'"
b100 ("
b1111111111111101 )"
1>
1,
#17083060
b100 9
b110011001 5
0>
0,
#17103893
b1111111111111101 P
0:
b0 8
b1010 =
b1111111111111101 V
b1111111111111101 !"
b1111111111111101 &"
1>
1,
#17124726
1"
0;
b0 9
b110011010 5
0>
0,
#17145559
1%
b1011 =
b1 8
1>
1,
#17166392
b1 9
b110011011 5
0>
0,
#17187225
b1 q
0%
b1 s
b10 8
b1100 =
b1010011 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#17208058
b10 9
b110011100 5
0>
0,
#17228891
0"
b1101 =
1:
b11 8
1>
1,
#17249724
1;
b11 9
b110011101 5
0>
0,
#17270557
b100 8
b1110 =
1>
1,
#17291390
b100 9
b110011110 5
0>
0,
#17312223
b1111 =
0:
b0 8
1>
1,
#17333056
1"
0;
b0 9
b110011111 5
0>
0,
#17353889
1%
b1 8
b10000 =
1>
1,
#17374722
b1 9
b110100000 5
0>
0,
#17395555
b1111111 q
b11 s
0%
b1010100 /
0!
1+
b10001 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#17416388
b10 9
b110100001 5
0>
0,
#17437221
0"
1:
b11 8
b10010 =
1>
1,
#17458054
1;
b11 9
b110100010 5
0>
0,
#17478887
b10011 =
b100 8
1>
1,
#17499720
b100 9
b110100011 5
0>
0,
#17520553
0:
b0 8
b10100 =
1>
1,
#17541386
1"
0;
b0 9
b110100100 5
0>
0,
#17562219
1%
b10101 =
b1 8
1>
1,
#17583052
b1 9
b110100101 5
0>
0,
#17603885
b1 q
0%
b1 s
b10 8
b10110 =
b1010101 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#17624718
b10 9
b110100110 5
0>
0,
#17645551
0"
b10111 =
1:
b11 8
1>
1,
#17666384
1;
b11 9
b110100111 5
0>
0,
#17687217
b100 8
b11000 =
1>
1,
#17708050
b100 9
b110101000 5
0>
0,
#17728883
b11001 =
0:
b0 8
1>
1,
#17749716
1"
0;
b0 9
b110101001 5
0>
0,
#17770549
1%
b1 8
b11010 =
1>
1,
#17791382
b1 9
b110101010 5
0>
0,
#17812215
b1111111 q
b11 s
0%
b1010110 /
0!
1+
b11011 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#17833048
b10 9
b110101011 5
0>
0,
#17853881
0"
1:
b11 8
b11100 =
1>
1,
#17874714
1;
b11 9
b110101100 5
0>
0,
#17895547
b11101 =
b100 8
1>
1,
#17916380
b100 9
b110101101 5
0>
0,
#17937213
0:
b0 8
b11110 =
1>
1,
#17958046
1"
0;
b0 9
b110101110 5
0>
0,
#17978879
1%
b11111 =
b1 8
1>
1,
#17999712
b1 9
b110101111 5
0>
0,
#18020545
b1 q
0%
b1 s
b10 8
b100000 =
b1010111 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#18041378
b10 9
b110110000 5
0>
0,
#18062211
0"
b100001 =
1:
b11 8
1>
1,
#18083044
1;
b11 9
b110110001 5
0>
0,
#18103877
b100 8
b100010 =
1>
1,
#18124710
b100 9
b110110010 5
0>
0,
#18145543
b100011 =
0:
b0 8
1>
1,
#18166376
1"
0;
b0 9
b110110011 5
0>
0,
#18187209
1%
b1 8
b100100 =
1>
1,
#18208042
b1 9
b110110100 5
0>
0,
#18228875
b1111111 q
b11 s
0%
b1011000 /
0!
1+
b100101 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#18249708
b10 9
b110110101 5
0>
0,
#18270541
0"
1:
b11 8
b100110 =
1>
1,
#18291374
1;
b11 9
b110110110 5
0>
0,
#18312207
b100111 =
b100 8
1>
1,
#18333040
b100 9
b110110111 5
0>
0,
#18353873
0:
b0 8
b101000 =
1>
1,
#18374706
1"
0;
b0 9
b110111000 5
0>
0,
#18395539
1%
b101001 =
b1 8
1>
1,
#18416372
b1 9
b110111001 5
0>
0,
#18437205
b1 q
0%
b1 s
b10 8
b101010 =
b1011001 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#18458038
b10 9
b110111010 5
0>
0,
#18478871
0"
b101011 =
1:
b11 8
1>
1,
#18499704
1;
b11 9
b110111011 5
0>
0,
#18520537
b100 8
b101100 =
1>
1,
#18541370
b100 9
b110111100 5
0>
0,
#18562203
b101101 =
0:
b0 8
1>
1,
#18583036
1"
0;
b0 9
b110111101 5
0>
0,
#18603869
1%
b1 8
b101110 =
1>
1,
#18624702
b1 9
b110111110 5
0>
0,
#18645535
b1111111 q
b11 s
0%
b1011010 /
0!
1+
b101111 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#18666368
b10 9
b110111111 5
0>
0,
#18687201
0"
1:
b11 8
b110000 =
1>
1,
#18708034
1;
b11 9
b111000000 5
0>
0,
#18728867
b110001 =
b100 8
1>
1,
#18749700
b100 9
b111000001 5
0>
0,
#18770533
1@
1L
0:
b0 8
b0 =
1&
1>
1,
#18791366
1"
0;
b0 9
b111000010 5
0>
0,
#18812199
b10 Q
b10 h
b10 +"
0@
1%
0L
b1111111111111101 R
b1111111111111101 i
b1111111111111101 1"
b1111111111111101 S
b1111111111111101 0"
1X
0&
b1 =
b1 8
b1111111111111101 c
b1111111111111101 2"
b111 g
b10011 T
b10011 x
b10011 -"
b100 ."
b1010111 ,"
1A"
b1111111111100010 <"
b1111111111101010 ;"
b1111111111110101 :"
1'"
b1111111111111110 %"
b0 $"
1>
1,
#18833032
b1 9
b111000011 5
0>
0,
#18853865
b1 q
0%
b1 s
b10 8
b10 =
b1011011 /
1!
0+
b0 m
b1 o
b1 j
b101 ("
b111 B"
0N
1$
1O
b100000 v
1>
1,
#18874698
b10 9
b111000100 5
0>
0,
#18895531
b1111111111110101 D"
0"
b11 =
1:
b11 8
b0 B"
b0 C"
b110 ("
b0 )"
1>
1,
#18916364
1;
b11 9
b111000101 5
0>
0,
#18937197
b1111111111101010 D"
b100 8
b100 =
b111 ("
b1 B"
1>
1,
#18958030
b100 9
b111000110 5
0>
0,
#18978863
b1111111111100010 D"
b111111111111 ~
0}
b101 =
0:
b0 8
b10 B"
b0 ("
1>
1,
#18999696
1"
0;
b0 9
b111000111 5
0>
0,
#19020529
bx 8"
bx D"
b111111111111111 ~
1}
1%
b1 8
b110 =
b1 ("
b11 B"
1>
1,
#19041362
b1 9
b111001000 5
0>
0,
#19062195
b1111111 q
b11 s
0%
b1011100 /
0!
1+
b111 =
b10 8
b100 B"
bx C"
b10 ("
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#19083028
b10 9
b111001001 5
0>
0,
#19103861
b11111111111111111111111111111111 |
b0 8"
b1111111111111110 *"
b0 D"
b111111111111 ~
0}
0"
1:
b11 8
b1000 =
b11 ("
b101 B"
1>
1,
#19124694
1;
b11 9
b111001010 5
0>
0,
#19145527
b0 *"
b0 |
b111111111111111 ~
1}
b1001 =
b100 8
0A"
b110 B"
0'"
b100 ("
b1111111111111111 )"
1>
1,
#19166360
b100 9
b111001011 5
0>
0,
#19187193
b1111111111111111 P
0:
b0 8
b1010 =
b1111111111111111 V
b1111111111111111 !"
b1111111111111111 &"
1>
1,
#19208026
1"
0;
b0 9
b111001100 5
0>
0,
#19228859
1%
b1011 =
b1 8
1>
1,
#19249692
b1 9
b111001101 5
0>
0,
#19270525
b1 q
0%
b1 s
b10 8
b1100 =
b1011101 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#19291358
b10 9
b111001110 5
0>
0,
#19312191
0"
b1101 =
1:
b11 8
1>
1,
#19333024
1;
b11 9
b111001111 5
0>
0,
#19353857
b100 8
b1110 =
1>
1,
#19374690
b100 9
b111010000 5
0>
0,
#19395523
b1111 =
0:
b0 8
1>
1,
#19416356
1"
0;
b0 9
b111010001 5
0>
0,
#19437189
1%
b1 8
b10000 =
1>
1,
#19458022
b1 9
b111010010 5
0>
0,
#19478855
b1111111 q
b11 s
0%
b1011110 /
0!
1+
b10001 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#19499688
b10 9
b111010011 5
0>
0,
#19520521
0"
1:
b11 8
b10010 =
1>
1,
#19541354
1;
b11 9
b111010100 5
0>
0,
#19562187
b10011 =
b100 8
1>
1,
#19583020
b100 9
b111010101 5
0>
0,
#19603853
0:
b0 8
b10100 =
1>
1,
#19624686
1"
0;
b0 9
b111010110 5
0>
0,
#19645519
1%
b10101 =
b1 8
1>
1,
#19666352
b1 9
b111010111 5
0>
0,
#19687185
b1 q
0%
b1 s
b10 8
b10110 =
b1011111 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#19708018
b10 9
b111011000 5
0>
0,
#19728851
0"
b10111 =
1:
b11 8
1>
1,
#19749684
1;
b11 9
b111011001 5
0>
0,
#19770517
b100 8
b11000 =
1>
1,
#19791350
b100 9
b111011010 5
0>
0,
#19812183
b11001 =
0:
b0 8
1>
1,
#19833016
1"
0;
b0 9
b111011011 5
0>
0,
#19853849
1%
b1 8
b11010 =
1>
1,
#19874682
b1 9
b111011100 5
0>
0,
#19895515
b1111111 q
b11 s
0%
b1100000 /
0!
1+
b11011 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#19916348
b10 9
b111011101 5
0>
0,
#19937181
0"
1:
b11 8
b11100 =
1>
1,
#19958014
1;
b11 9
b111011110 5
0>
0,
#19978847
b11101 =
b100 8
1>
1,
#19999680
b100 9
b111011111 5
0>
0,
#20020513
0:
b0 8
b11110 =
1>
1,
#20041346
1"
0;
b0 9
b111100000 5
0>
0,
#20062179
1%
b11111 =
b1 8
1>
1,
#20083012
b1 9
b111100001 5
0>
0,
#20103845
b1 q
0%
b1 s
b10 8
b100000 =
b1100001 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#20124678
b10 9
b111100010 5
0>
0,
#20145511
0"
b100001 =
1:
b11 8
1>
1,
#20166344
1;
b11 9
b111100011 5
0>
0,
#20187177
b100 8
b100010 =
1>
1,
#20208010
b100 9
b111100100 5
0>
0,
#20228843
b100011 =
0:
b0 8
1>
1,
#20249676
1"
0;
b0 9
b111100101 5
0>
0,
#20270509
1%
b1 8
b100100 =
1>
1,
#20291342
b1 9
b111100110 5
0>
0,
#20312175
b1111111 q
b11 s
0%
b1100010 /
0!
1+
b100101 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#20333008
b10 9
b111100111 5
0>
0,
#20353841
0"
1:
b11 8
b100110 =
1>
1,
#20374674
1;
b11 9
b111101000 5
0>
0,
#20395507
b100111 =
b100 8
1>
1,
#20416340
b100 9
b111101001 5
0>
0,
#20437173
0:
b0 8
b101000 =
1>
1,
#20458006
1"
0;
b0 9
b111101010 5
0>
0,
#20478839
1%
b101001 =
b1 8
1>
1,
#20499672
b1 9
b111101011 5
0>
0,
#20520505
b1 q
0%
b1 s
b10 8
b101010 =
b1100011 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#20541338
b10 9
b111101100 5
0>
0,
#20562171
0"
b101011 =
1:
b11 8
1>
1,
#20583004
1;
b11 9
b111101101 5
0>
0,
#20603837
b100 8
b101100 =
1>
1,
#20624670
b100 9
b111101110 5
0>
0,
#20645503
b101101 =
0:
b0 8
1>
1,
#20666336
1"
0;
b0 9
b111101111 5
0>
0,
#20687169
1%
b1 8
b101110 =
1>
1,
#20708002
b1 9
b111110000 5
0>
0,
#20728835
b1111111 q
b11 s
0%
b1100100 /
0!
1+
b101111 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#20749668
b10 9
b111110001 5
0>
0,
#20770501
0"
1:
b11 8
b110000 =
1>
1,
#20791334
1;
b11 9
b111110010 5
0>
0,
#20812167
b110001 =
b100 8
1>
1,
#20833000
b100 9
b111110011 5
0>
0,
#20853833
1L
0:
b0 8
b0 =
1&
1>
1,
#20874666
1"
0;
b0 9
b111110100 5
0>
0,
#20895499
b0 Q
b0 h
b0 +"
1%
0L
b1111111111111111 R
b1111111111111111 i
b1111111111111111 1"
b1111111111111111 S
b1111111111111111 0"
0&
b1 =
b1 8
b1111111111111111 c
b1111111111111111 2"
b0 ."
b0 ,"
1A"
b1111111111101010 <"
b1111111111110101 ;"
b1111111111111101 :"
1'"
b0 %"
1>
1,
#20916332
b1 9
b111110101 5
0>
0,
#20937165
b1 q
0%
b1 s
b10 8
b10 =
b1100101 /
1!
0+
b0 m
b1 o
b1 j
b101 ("
b111 B"
b100000 v
1>
1,
#20957998
b10 9
b111110110 5
0>
0,
#20978831
b1111111111111101 D"
0"
b11 =
1:
b11 8
b0 B"
b0 C"
b110 ("
b0 )"
1>
1,
#20999664
1;
b11 9
b111110111 5
0>
0,
#21020497
b1111111111110101 D"
b100 8
b100 =
b111 ("
b1 B"
1>
1,
#21041330
b100 9
b111111000 5
0>
0,
#21062163
b1111111111101010 D"
b111111111111 ~
0}
b101 =
0:
b0 8
b10 B"
b0 ("
1>
1,
#21082996
1"
0;
b0 9
b111111001 5
0>
0,
#21103829
bx 8"
bx D"
b111111111111111 ~
1}
1%
b1 8
b110 =
b1 ("
b11 B"
1>
1,
#21124662
b1 9
b111111010 5
0>
0,
#21145495
b1111111 q
b11 s
0%
b1100110 /
0!
1+
b111 =
b10 8
b100 B"
bx C"
b10 ("
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#21166328
b10 9
b111111011 5
0>
0,
#21187161
b0 8"
b0 D"
b111111111111 ~
0}
0"
1:
b11 8
b1000 =
b11 ("
b101 B"
1>
1,
#21207994
1;
b11 9
b111111100 5
0>
0,
#21228827
b111111111111111 ~
1}
b1001 =
b100 8
0A"
b110 B"
0'"
b100 ("
1>
1,
#21249660
b100 9
b111111101 5
0>
0,
#21270493
b0 P
0:
b0 8
b1010 =
b0 V
b0 !"
b0 &"
1>
1,
#21291326
1"
0;
b0 9
b111111110 5
0>
0,
#21312159
1%
b1011 =
b1 8
1>
1,
#21332992
b1 9
b111111111 5
0>
0,
#21353825
b1 q
0%
b1 s
b10 8
b1100 =
b1100111 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#21374658
b10 9
b1000000000 5
0>
0,
#21395491
0"
b1101 =
1:
b11 8
1>
1,
#21416324
1;
b11 9
b1000000001 5
0>
0,
#21437157
b100 8
b1110 =
1>
1,
#21457990
b100 9
b1000000010 5
0>
0,
#21478823
b1111 =
0:
b0 8
1>
1,
#21499656
1"
0;
b0 9
b1000000011 5
0>
0,
#21520489
1%
b1 8
b10000 =
1>
1,
#21541322
b1 9
b1000000100 5
0>
0,
#21562155
b1111111 q
b11 s
0%
b1101000 /
0!
1+
b10001 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#21582988
b10 9
b1000000101 5
0>
0,
#21603821
0"
1:
b11 8
b10010 =
1>
1,
#21624654
1;
b11 9
b1000000110 5
0>
0,
#21645487
b10011 =
b100 8
1>
1,
#21666320
b100 9
b1000000111 5
0>
0,
#21687153
0:
b0 8
b10100 =
1>
1,
#21707986
1"
0;
b0 9
b1000001000 5
0>
0,
#21728819
1%
b10101 =
b1 8
1>
1,
#21749652
b1 9
b1000001001 5
0>
0,
#21770485
b1 q
0%
b1 s
b10 8
b10110 =
b1101001 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#21791318
b10 9
b1000001010 5
0>
0,
#21812151
0"
b10111 =
1:
b11 8
1>
1,
#21832984
1;
b11 9
b1000001011 5
0>
0,
#21853817
b100 8
b11000 =
1>
1,
#21874650
b100 9
b1000001100 5
0>
0,
#21895483
b11001 =
0:
b0 8
1>
1,
#21916316
1"
0;
b0 9
b1000001101 5
0>
0,
#21937149
1%
b1 8
b11010 =
1>
1,
#21957982
b1 9
b1000001110 5
0>
0,
#21978815
b1111111 q
b11 s
0%
b1101010 /
0!
1+
b11011 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#21999648
b10 9
b1000001111 5
0>
0,
#22020481
0"
1:
b11 8
b11100 =
1>
1,
#22041314
1;
b11 9
b1000010000 5
0>
0,
#22062147
b11101 =
b100 8
1>
1,
#22082980
b100 9
b1000010001 5
0>
0,
#22103813
0:
b0 8
b11110 =
1>
1,
#22124646
1"
0;
b0 9
b1000010010 5
0>
0,
#22145479
1%
b11111 =
b1 8
1>
1,
#22166312
b1 9
b1000010011 5
0>
0,
#22187145
b1 q
0%
b1 s
b10 8
b100000 =
b1101011 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#22207978
b10 9
b1000010100 5
0>
0,
#22228811
0"
b100001 =
1:
b11 8
1>
1,
#22249644
1;
b11 9
b1000010101 5
0>
0,
#22270477
b100 8
b100010 =
1>
1,
#22291310
b100 9
b1000010110 5
0>
0,
#22312143
b100011 =
0:
b0 8
1>
1,
#22332976
1"
0;
b0 9
b1000010111 5
0>
0,
#22353809
1%
b1 8
b100100 =
1>
1,
#22374642
b1 9
b1000011000 5
0>
0,
#22395475
b1111111 q
b11 s
0%
b1101100 /
0!
1+
b100101 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#22416308
b10 9
b1000011001 5
0>
0,
#22437141
0"
1:
b11 8
b100110 =
1>
1,
#22457974
1;
b11 9
b1000011010 5
0>
0,
#22478807
b100111 =
b100 8
1>
1,
#22499640
b100 9
b1000011011 5
0>
0,
#22520473
0:
b0 8
b101000 =
1>
1,
#22541306
1"
0;
b0 9
b1000011100 5
0>
0,
#22562139
1%
b101001 =
b1 8
1>
1,
#22582972
b1 9
b1000011101 5
0>
0,
#22603805
b1 q
0%
b1 s
b10 8
b101010 =
b1101101 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#22624638
b10 9
b1000011110 5
0>
0,
#22645471
0"
b101011 =
1:
b11 8
1>
1,
#22666304
1;
b11 9
b1000011111 5
0>
0,
#22687137
b100 8
b101100 =
1>
1,
#22707970
b100 9
b1000100000 5
0>
0,
#22728803
b101101 =
0:
b0 8
1>
1,
#22749636
1"
0;
b0 9
b1000100001 5
0>
0,
#22770469
1%
b1 8
b101110 =
1>
1,
#22791302
b1 9
b1000100010 5
0>
0,
#22812135
b1111111 q
b11 s
0%
b1101110 /
0!
1+
b101111 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#22832968
b10 9
b1000100011 5
0>
0,
#22853801
0"
1:
b11 8
b110000 =
1>
1,
#22874634
1;
b11 9
b1000100100 5
0>
0,
#22895467
b110001 =
b100 8
1>
1,
#22916300
b100 9
b1000100101 5
0>
0,
#22937133
1L
0:
b0 8
b0 =
1&
1>
1,
#22957966
1"
0;
b0 9
b1000100110 5
0>
0,
#22978799
b0 Q
b0 h
b0 +"
1%
0L
b0 R
b0 i
b0 1"
b0 S
b0 0"
0&
b1 =
b1 8
b0 c
b0 2"
b1 ."
1A"
b1111111111110101 <"
b1111111111111101 ;"
b1111111111111111 :"
1'"
1>
1,
#22999632
b1 9
b1000100111 5
0>
0,
#23020465
b1 q
0%
b1 s
b10 8
b10 =
b1101111 /
1!
0+
b0 m
b1 o
b1 j
b101 ("
b111 B"
b100000 v
1>
1,
#23041298
b10 9
b1000101000 5
0>
0,
#23062131
b1111111111111111 D"
0"
b11 =
1:
b11 8
b0 B"
b0 C"
b110 ("
1>
1,
#23082964
1;
b11 9
b1000101001 5
0>
0,
#23103797
b1111111111111101 D"
b100 8
b100 =
b111 ("
b1 B"
1>
1,
#23124630
b100 9
b1000101010 5
0>
0,
#23145463
b1111111111110101 D"
b111111111111 ~
0}
b101 =
0:
b0 8
b10 B"
b0 ("
1>
1,
#23166296
1"
0;
b0 9
b1000101011 5
0>
0,
#23187129
bx 8"
bx D"
b111111111111111 ~
1}
1%
b1 8
b110 =
b1 ("
b11 B"
1>
1,
#23207962
b1 9
b1000101100 5
0>
0,
#23228795
b1111111 q
b11 s
0%
b1110000 /
0!
1+
b111 =
b10 8
b100 B"
bx C"
b10 ("
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#23249628
b10 9
b1000101101 5
0>
0,
#23270461
b0 8"
b0 D"
b111111111111 ~
0}
0"
1:
b11 8
b1000 =
b11 ("
b101 B"
1>
1,
#23291294
1;
b11 9
b1000101110 5
0>
0,
#23312127
b111111111111111 ~
1}
b1001 =
b100 8
0A"
b110 B"
0'"
b100 ("
1>
1,
#23332960
b100 9
b1000101111 5
0>
0,
#23353793
0:
b0 8
b1010 =
1>
1,
#23374626
1"
0;
b0 9
b1000110000 5
0>
0,
#23395459
1%
b1011 =
b1 8
1>
1,
#23416292
b1 9
b1000110001 5
0>
0,
#23437125
b1 q
0%
b1 s
b10 8
b1100 =
b1110001 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#23457958
b10 9
b1000110010 5
0>
0,
#23478791
0"
b1101 =
1:
b11 8
1>
1,
#23499624
1;
b11 9
b1000110011 5
0>
0,
#23520457
b100 8
b1110 =
1>
1,
#23541290
b100 9
b1000110100 5
0>
0,
#23562123
b1111 =
0:
b0 8
1>
1,
#23582956
1"
0;
b0 9
b1000110101 5
0>
0,
#23603789
1%
b1 8
b10000 =
1>
1,
#23624622
b1 9
b1000110110 5
0>
0,
#23645455
b1111111 q
b11 s
0%
b1110010 /
0!
1+
b10001 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#23666288
b10 9
b1000110111 5
0>
0,
#23687121
0"
1:
b11 8
b10010 =
1>
1,
#23707954
1;
b11 9
b1000111000 5
0>
0,
#23728787
b10011 =
b100 8
1>
1,
#23749620
b100 9
b1000111001 5
0>
0,
#23770453
0:
b0 8
b10100 =
1>
1,
#23791286
1"
0;
b0 9
b1000111010 5
0>
0,
#23812119
1%
b10101 =
b1 8
1>
1,
#23832952
b1 9
b1000111011 5
0>
0,
#23853785
b1 q
0%
b1 s
b10 8
b10110 =
b1110011 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#23874618
b10 9
b1000111100 5
0>
0,
#23895451
0"
b10111 =
1:
b11 8
1>
1,
#23916284
1;
b11 9
b1000111101 5
0>
0,
#23937117
b100 8
b11000 =
1>
1,
#23957950
b100 9
b1000111110 5
0>
0,
#23978783
b11001 =
0:
b0 8
1>
1,
#23999616
1"
0;
b0 9
b1000111111 5
0>
0,
#24020449
1%
b1 8
b11010 =
1>
1,
#24041282
b1 9
b1001000000 5
0>
0,
#24062115
b1111111 q
b11 s
0%
b1110100 /
0!
1+
b11011 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#24082948
b10 9
b1001000001 5
0>
0,
#24103781
0"
1:
b11 8
b11100 =
1>
1,
#24124614
1;
b11 9
b1001000010 5
0>
0,
#24145447
b11101 =
b100 8
1>
1,
#24166280
b100 9
b1001000011 5
0>
0,
#24187113
0:
b0 8
b11110 =
1>
1,
#24207946
1"
0;
b0 9
b1001000100 5
0>
0,
#24228779
1%
b11111 =
b1 8
1>
1,
#24249612
b1 9
b1001000101 5
0>
0,
#24270445
b1 q
0%
b1 s
b10 8
b100000 =
b1110101 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#24291278
b10 9
b1001000110 5
0>
0,
#24312111
0"
b100001 =
1:
b11 8
1>
1,
#24332944
1;
b11 9
b1001000111 5
0>
0,
#24353777
b100 8
b100010 =
1>
1,
#24374610
b100 9
b1001001000 5
0>
0,
#24395443
b100011 =
0:
b0 8
1>
1,
#24416276
1"
0;
b0 9
b1001001001 5
0>
0,
#24437109
1%
b1 8
b100100 =
1>
1,
#24457942
b1 9
b1001001010 5
0>
0,
#24478775
b1111111 q
b11 s
0%
b1110110 /
0!
1+
b100101 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#24499608
b10 9
b1001001011 5
0>
0,
#24520441
0"
1:
b11 8
b100110 =
1>
1,
#24541274
1;
b11 9
b1001001100 5
0>
0,
#24562107
b100111 =
b100 8
1>
1,
#24582940
b100 9
b1001001101 5
0>
0,
#24603773
0:
b0 8
b101000 =
1>
1,
#24624606
1"
0;
b0 9
b1001001110 5
0>
0,
#24645439
1%
b101001 =
b1 8
1>
1,
#24666272
b1 9
b1001001111 5
0>
0,
#24687105
b1 q
0%
b1 s
b10 8
b101010 =
b1110111 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#24707938
b10 9
b1001010000 5
0>
0,
#24728771
0"
b101011 =
1:
b11 8
1>
1,
#24749604
1;
b11 9
b1001010001 5
0>
0,
#24770437
b100 8
b101100 =
1>
1,
#24791270
b100 9
b1001010010 5
0>
0,
#24812103
b101101 =
0:
b0 8
1>
1,
#24832936
1"
0;
b0 9
b1001010011 5
0>
0,
#24853769
1%
b1 8
b101110 =
1>
1,
#24874602
b1 9
b1001010100 5
0>
0,
#24895435
b1111111 q
b11 s
0%
b1111000 /
0!
1+
b101111 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#24916268
b10 9
b1001010101 5
0>
0,
#24937101
0"
1:
b11 8
b110000 =
1>
1,
#24957934
1;
b11 9
b1001010110 5
0>
0,
#24978767
b110001 =
b100 8
1>
1,
#24999600
b100 9
b1001010111 5
0>
0,
#25020433
1L
0:
b0 8
b0 =
1&
1>
1,
#25041266
1"
0;
b0 9
b1001011000 5
0>
0,
#25062099
1%
0L
0&
b1 =
b1 8
b10 ."
1A"
b1111111111111101 <"
b1111111111111111 ;"
b0 :"
1'"
1>
1,
#25082932
b1 9
b1001011001 5
0>
0,
#25103765
b1 q
0%
b1 s
b10 8
b10 =
b1111001 /
1!
0+
b0 m
b1 o
b1 j
b101 ("
b111 B"
b100000 v
1>
1,
#25124598
b10 9
b1001011010 5
0>
0,
#25145431
0"
b11 =
1:
b11 8
b0 B"
b0 C"
b110 ("
1>
1,
#25166264
1;
b11 9
b1001011011 5
0>
0,
#25187097
b1111111111111111 D"
b100 8
b100 =
b111 ("
b1 B"
1>
1,
#25207930
b100 9
b1001011100 5
0>
0,
#25228763
b1111111111111101 D"
b111111111111 ~
0}
b101 =
0:
b0 8
b10 B"
b0 ("
1>
1,
#25249596
1"
0;
b0 9
b1001011101 5
0>
0,
#25270429
bx 8"
bx D"
b111111111111111 ~
1}
1%
b1 8
b110 =
b1 ("
b11 B"
1>
1,
#25291262
b1 9
b1001011110 5
0>
0,
#25312095
b1111111 q
b11 s
0%
b1111010 /
0!
1+
b111 =
b10 8
b100 B"
bx C"
b10 ("
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#25332928
b10 9
b1001011111 5
0>
0,
#25353761
b0 8"
b0 D"
b111111111111 ~
0}
0"
1:
b11 8
b1000 =
b11 ("
b101 B"
1>
1,
#25374594
1;
b11 9
b1001100000 5
0>
0,
#25395427
b111111111111111 ~
1}
b1001 =
b100 8
0A"
b110 B"
0'"
b100 ("
1>
1,
#25416260
b100 9
b1001100001 5
0>
0,
#25437093
0:
b0 8
b1010 =
1>
1,
#25457926
1"
0;
b0 9
b1001100010 5
0>
0,
#25478759
1%
b1011 =
b1 8
1>
1,
#25499592
b1 9
b1001100011 5
0>
0,
#25520425
b1 q
0%
b1 s
b10 8
b1100 =
b1111011 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#25541258
b10 9
b1001100100 5
0>
0,
#25562091
0"
b1101 =
1:
b11 8
1>
1,
#25582924
1;
b11 9
b1001100101 5
0>
0,
#25603757
b100 8
b1110 =
1>
1,
#25624590
b100 9
b1001100110 5
0>
0,
#25645423
b1111 =
0:
b0 8
1>
1,
#25666256
1"
0;
b0 9
b1001100111 5
0>
0,
#25687089
1%
b1 8
b10000 =
1>
1,
#25707922
b1 9
b1001101000 5
0>
0,
#25728755
b1111111 q
b11 s
0%
b1111100 /
0!
1+
b10001 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#25749588
b10 9
b1001101001 5
0>
0,
#25770421
0"
1:
b11 8
b10010 =
1>
1,
#25791254
1;
b11 9
b1001101010 5
0>
0,
#25812087
b10011 =
b100 8
1>
1,
#25832920
b100 9
b1001101011 5
0>
0,
#25853753
0:
b0 8
b10100 =
1>
1,
#25874586
1"
0;
b0 9
b1001101100 5
0>
0,
#25895419
1%
b10101 =
b1 8
1>
1,
#25916252
b1 9
b1001101101 5
0>
0,
#25937085
b1 q
0%
b1 s
b10 8
b10110 =
b1111101 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#25957918
b10 9
b1001101110 5
0>
0,
#25978751
0"
b10111 =
1:
b11 8
1>
1,
#25999584
1;
b11 9
b1001101111 5
0>
0,
#26020417
b100 8
b11000 =
1>
1,
#26041250
b100 9
b1001110000 5
0>
0,
#26062083
b11001 =
0:
b0 8
1>
1,
#26082916
1"
0;
b0 9
b1001110001 5
0>
0,
#26103749
1%
b1 8
b11010 =
1>
1,
#26124582
b1 9
b1001110010 5
0>
0,
#26145415
b1111111 q
b11 s
0%
b1111110 /
0!
1+
b11011 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#26166248
b10 9
b1001110011 5
0>
0,
#26187081
0"
1:
b11 8
b11100 =
1>
1,
#26207914
1;
b11 9
b1001110100 5
0>
0,
#26228747
b11101 =
b100 8
1>
1,
#26249580
b100 9
b1001110101 5
0>
0,
#26270413
0:
b0 8
b11110 =
1>
1,
#26291246
1"
0;
b0 9
b1001110110 5
0>
0,
#26312079
1%
b11111 =
b1 8
1>
1,
#26332912
b1 9
b1001110111 5
0>
0,
#26353745
b1 q
0%
b1 s
b10 8
b100000 =
b1111111 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#26374578
b10 9
b1001111000 5
0>
0,
#26395411
0"
b100001 =
1:
b11 8
1>
1,
#26416244
1;
b11 9
b1001111001 5
0>
0,
#26437077
b100 8
b100010 =
1>
1,
#26457910
b100 9
b1001111010 5
0>
0,
#26478743
b100011 =
0:
b0 8
1>
1,
#26499576
1"
0;
b0 9
b1001111011 5
0>
0,
#26520409
1%
b1 8
b100100 =
1>
1,
#26541242
b1 9
b1001111100 5
0>
0,
#26562075
b1111111 q
b11 s
0%
b10000000 /
0!
1+
b100101 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#26582908
b10 9
b1001111101 5
0>
0,
#26603741
0"
1:
b11 8
b100110 =
1>
1,
#26624574
1;
b11 9
b1001111110 5
0>
0,
#26645407
b100111 =
b100 8
1>
1,
#26666240
b100 9
b1001111111 5
0>
0,
#26687073
0:
b0 8
b101000 =
1>
1,
#26707906
1"
0;
b0 9
b1010000000 5
0>
0,
#26728739
1%
b101001 =
b1 8
1>
1,
#26749572
b1 9
b1010000001 5
0>
0,
#26770405
b1 q
0%
b1 s
b10 8
b101010 =
b10000001 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#26791238
b10 9
b1010000010 5
0>
0,
#26812071
0"
b101011 =
1:
b11 8
1>
1,
#26832904
1;
b11 9
b1010000011 5
0>
0,
#26853737
b100 8
b101100 =
1>
1,
#26874570
b100 9
b1010000100 5
0>
0,
#26895403
b101101 =
0:
b0 8
1>
1,
#26916236
1"
0;
b0 9
b1010000101 5
0>
0,
#26937069
1%
b1 8
b101110 =
1>
1,
#26957902
b1 9
b1010000110 5
0>
0,
#26978735
b1111111 q
b11 s
0%
b10000010 /
0!
1+
b101111 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#26999568
b10 9
b1010000111 5
0>
0,
#27020401
0"
1:
b11 8
b110000 =
1>
1,
#27041234
1;
b11 9
b1010001000 5
0>
0,
#27062067
b110001 =
b100 8
1>
1,
#27082900
b100 9
b1010001001 5
0>
0,
#27103733
1L
0:
b0 8
b0 =
1&
1>
1,
#27124566
1"
0;
b0 9
b1010001010 5
0>
0,
#27145399
1%
0L
0&
b1 =
b1 8
b11 ."
1A"
b1111111111111111 <"
b0 ;"
1'"
1>
1,
#27166232
b1 9
b1010001011 5
0>
0,
#27187065
b1 q
0%
b1 s
b10 8
b10 =
b10000011 /
1!
0+
b0 m
b1 o
b1 j
b101 ("
b111 B"
b100000 v
1>
1,
#27207898
b10 9
b1010001100 5
0>
0,
#27228731
0"
b11 =
1:
b11 8
b0 B"
b0 C"
b110 ("
1>
1,
#27249564
1;
b11 9
b1010001101 5
0>
0,
#27270397
b100 8
b100 =
b111 ("
b1 B"
1>
1,
#27291230
b100 9
b1010001110 5
0>
0,
#27312063
b1111111111111111 D"
b111111111111 ~
0}
b101 =
0:
b0 8
b10 B"
b0 ("
1>
1,
#27332896
1"
0;
b0 9
b1010001111 5
0>
0,
#27353729
bx 8"
bx D"
b111111111111111 ~
1}
1%
b1 8
b110 =
b1 ("
b11 B"
1>
1,
#27374562
b1 9
b1010010000 5
0>
0,
#27395395
b1111111 q
b11 s
0%
b10000100 /
0!
1+
b111 =
b10 8
b100 B"
bx C"
b10 ("
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#27416228
b10 9
b1010010001 5
0>
0,
#27437061
b0 8"
b0 D"
b111111111111 ~
0}
0"
1:
b11 8
b1000 =
b11 ("
b101 B"
1>
1,
#27457894
1;
b11 9
b1010010010 5
0>
0,
#27478727
b111111111111111 ~
1}
b1001 =
b100 8
0A"
b110 B"
0'"
b100 ("
1>
1,
#27499560
b100 9
b1010010011 5
0>
0,
#27520393
0:
b0 8
b1010 =
1>
1,
#27541226
1"
0;
b0 9
b1010010100 5
0>
0,
#27562059
1%
b1011 =
b1 8
1>
1,
#27582892
b1 9
b1010010101 5
0>
0,
#27603725
b1 q
0%
b1 s
b10 8
b1100 =
b10000101 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#27624558
b10 9
b1010010110 5
0>
0,
#27645391
0"
b1101 =
1:
b11 8
1>
1,
#27666224
1;
b11 9
b1010010111 5
0>
0,
#27687057
b100 8
b1110 =
1>
1,
#27707890
b100 9
b1010011000 5
0>
0,
#27728723
b1111 =
0:
b0 8
1>
1,
#27749556
1"
0;
b0 9
b1010011001 5
0>
0,
#27770389
1%
b1 8
b10000 =
1>
1,
#27791222
b1 9
b1010011010 5
0>
0,
#27812055
b1111111 q
b11 s
0%
b10000110 /
0!
1+
b10001 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#27832888
b10 9
b1010011011 5
0>
0,
#27853721
0"
1:
b11 8
b10010 =
1>
1,
#27874554
1;
b11 9
b1010011100 5
0>
0,
#27895387
b10011 =
b100 8
1>
1,
#27916220
b100 9
b1010011101 5
0>
0,
#27937053
0:
b0 8
b10100 =
1>
1,
#27957886
1"
0;
b0 9
b1010011110 5
0>
0,
#27978719
1%
b10101 =
b1 8
1>
1,
#27999552
b1 9
b1010011111 5
0>
0,
#28020385
b1 q
0%
b1 s
b10 8
b10110 =
b10000111 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#28041218
b10 9
b1010100000 5
0>
0,
#28062051
0"
b10111 =
1:
b11 8
1>
1,
#28082884
1;
b11 9
b1010100001 5
0>
0,
#28103717
b100 8
b11000 =
1>
1,
#28124550
b100 9
b1010100010 5
0>
0,
#28145383
b11001 =
0:
b0 8
1>
1,
#28166216
1"
0;
b0 9
b1010100011 5
0>
0,
#28187049
1%
b1 8
b11010 =
1>
1,
#28207882
b1 9
b1010100100 5
0>
0,
#28228715
b1111111 q
b11 s
0%
b10001000 /
0!
1+
b11011 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#28249548
b10 9
b1010100101 5
0>
0,
#28270381
0"
1:
b11 8
b11100 =
1>
1,
#28291214
1;
b11 9
b1010100110 5
0>
0,
#28312047
b11101 =
b100 8
1>
1,
#28332880
b100 9
b1010100111 5
0>
0,
#28353713
0:
b0 8
b11110 =
1>
1,
#28374546
1"
0;
b0 9
b1010101000 5
0>
0,
#28395379
1%
b11111 =
b1 8
1>
1,
#28416212
b1 9
b1010101001 5
0>
0,
#28437045
b1 q
0%
b1 s
b10 8
b100000 =
b10001001 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#28457878
b10 9
b1010101010 5
0>
0,
#28478711
0"
b100001 =
1:
b11 8
1>
1,
#28499544
1;
b11 9
b1010101011 5
0>
0,
#28520377
b100 8
b100010 =
1>
1,
#28541210
b100 9
b1010101100 5
0>
0,
#28562043
b100011 =
0:
b0 8
1>
1,
#28582876
1"
0;
b0 9
b1010101101 5
0>
0,
#28603709
1%
b1 8
b100100 =
1>
1,
#28624542
b1 9
b1010101110 5
0>
0,
#28645375
b1111111 q
b11 s
0%
b10001010 /
0!
1+
b100101 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#28666208
b10 9
b1010101111 5
0>
0,
#28687041
0"
1:
b11 8
b100110 =
1>
1,
#28707874
1;
b11 9
b1010110000 5
0>
0,
#28728707
b100111 =
b100 8
1>
1,
#28749540
b100 9
b1010110001 5
0>
0,
#28770373
0:
b0 8
b101000 =
1>
1,
#28791206
1"
0;
b0 9
b1010110010 5
0>
0,
#28812039
1%
b101001 =
b1 8
1>
1,
#28832872
b1 9
b1010110011 5
0>
0,
#28853705
b1 q
0%
b1 s
b10 8
b101010 =
b10001011 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#28874538
b10 9
b1010110100 5
0>
0,
#28895371
0"
b101011 =
1:
b11 8
1>
1,
#28916204
1;
b11 9
b1010110101 5
0>
0,
#28937037
b100 8
b101100 =
1>
1,
#28957870
b100 9
b1010110110 5
0>
0,
#28978703
b101101 =
0:
b0 8
1>
1,
#28999536
1"
0;
b0 9
b1010110111 5
0>
0,
#29020369
1%
b1 8
b101110 =
1>
1,
#29041202
b1 9
b1010111000 5
0>
0,
#29062035
b1111111 q
b11 s
0%
b10001100 /
0!
1+
b101111 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#29082868
b10 9
b1010111001 5
0>
0,
#29103701
0"
1:
b11 8
b110000 =
1>
1,
#29124534
1;
b11 9
b1010111010 5
0>
0,
#29145367
b110001 =
b100 8
1>
1,
#29166200
b100 9
b1010111011 5
0>
0,
#29187033
1L
0:
b0 8
b0 =
1&
1>
1,
#29207866
1"
0;
b0 9
b1010111100 5
0>
0,
#29228699
1%
0L
0X
0&
b1 =
b1 8
b0 T
b0 x
b0 -"
b100 ."
1A"
b0 <"
1'"
1>
1,
#29249532
b1 9
b1010111101 5
0>
0,
#29270365
b1 q
0%
b1 s
b10 8
b10 =
b10001101 /
1!
0+
b0 m
b1 o
b1 j
b101 ("
b111 B"
b100000 v
1>
1,
#29291198
b10 9
b1010111110 5
0>
0,
#29312031
0"
b11 =
1:
b11 8
b0 B"
b0 C"
b110 ("
1>
1,
#29332864
1;
b11 9
b1010111111 5
0>
0,
#29353697
b100 8
b100 =
b111 ("
b1 B"
1>
1,
#29374530
b100 9
b1011000000 5
0>
0,
#29395363
b111111111111 ~
0}
b101 =
0:
b0 8
b10 B"
b0 ("
1>
1,
#29416196
1"
0;
b0 9
b1011000001 5
0>
0,
#29437029
bx 8"
bx D"
b111111111111111 ~
1}
1%
b1 8
b110 =
b1 ("
b11 B"
1>
1,
#29457862
b1 9
b1011000010 5
0>
0,
#29478695
b1111111 q
b11 s
0%
b10001110 /
0!
1+
b111 =
b10 8
b100 B"
bx C"
b10 ("
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#29499528
b10 9
b1011000011 5
0>
0,
#29520361
b0 8"
b0 D"
b111111111111 ~
0}
0"
1:
b11 8
b1000 =
b11 ("
b101 B"
1>
1,
#29541194
1;
b11 9
b1011000100 5
0>
0,
#29562027
b111111111111111 ~
1}
b1001 =
b100 8
0A"
b110 B"
0'"
b100 ("
1>
1,
#29582860
b100 9
b1011000101 5
0>
0,
#29603693
0:
b0 8
b1010 =
1>
1,
#29624526
1"
0;
b0 9
b1011000110 5
0>
0,
#29645359
1%
b1011 =
b1 8
1>
1,
#29666192
b1 9
b1011000111 5
0>
0,
#29687025
b1 q
0%
b1 s
b10 8
b1100 =
b10001111 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#29707858
b10 9
b1011001000 5
0>
0,
#29728691
0"
b1101 =
1:
b11 8
1>
1,
#29749524
1;
b11 9
b1011001001 5
0>
0,
#29770357
b100 8
b1110 =
1>
1,
#29791190
b100 9
b1011001010 5
0>
0,
#29812023
b1111 =
0:
b0 8
1>
1,
#29832856
1"
0;
b0 9
b1011001011 5
0>
0,
#29853689
1%
b1 8
b10000 =
1>
1,
#29874522
b1 9
b1011001100 5
0>
0,
#29895355
b1111111 q
b11 s
0%
b10010000 /
0!
1+
b10001 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#29916188
b10 9
b1011001101 5
0>
0,
#29937021
0"
1:
b11 8
b10010 =
1>
1,
#29957854
1;
b11 9
b1011001110 5
0>
0,
#29978687
b10011 =
b100 8
1>
1,
#29999520
b100 9
b1011001111 5
0>
0,
#30020353
0:
b0 8
b10100 =
1>
1,
#30041186
1"
0;
b0 9
b1011010000 5
0>
0,
#30062019
1%
b10101 =
b1 8
1>
1,
#30082852
b1 9
b1011010001 5
0>
0,
#30103685
b1 q
0%
b1 s
b10 8
b10110 =
b10010001 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#30124518
b10 9
b1011010010 5
0>
0,
#30145351
0"
b10111 =
1:
b11 8
1>
1,
#30166184
1;
b11 9
b1011010011 5
0>
0,
#30187017
b100 8
b11000 =
1>
1,
#30207850
b100 9
b1011010100 5
0>
0,
#30228683
b11001 =
0:
b0 8
1>
1,
#30249516
1"
0;
b0 9
b1011010101 5
0>
0,
#30270349
1%
b1 8
b11010 =
1>
1,
#30291182
b1 9
b1011010110 5
0>
0,
#30312015
b1111111 q
b11 s
0%
b10010010 /
0!
1+
b11011 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#30332848
b10 9
b1011010111 5
0>
0,
#30353681
0"
1:
b11 8
b11100 =
1>
1,
#30374514
1;
b11 9
b1011011000 5
0>
0,
#30395347
b11101 =
b100 8
1>
1,
#30416180
b100 9
b1011011001 5
0>
0,
#30437013
0:
b0 8
b11110 =
1>
1,
#30457846
1"
0;
b0 9
b1011011010 5
0>
0,
#30478679
1%
b11111 =
b1 8
1>
1,
#30499512
b1 9
b1011011011 5
0>
0,
#30520345
b1 q
0%
b1 s
b10 8
b100000 =
b10010011 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#30541178
b10 9
b1011011100 5
0>
0,
#30562011
0"
b100001 =
1:
b11 8
1>
1,
#30582844
1;
b11 9
b1011011101 5
0>
0,
#30603677
b100 8
b100010 =
1>
1,
#30624510
b100 9
b1011011110 5
0>
0,
#30645343
b100011 =
0:
b0 8
1>
1,
#30666176
1"
0;
b0 9
b1011011111 5
0>
0,
#30687009
1%
b1 8
b100100 =
1>
1,
#30707842
b1 9
b1011100000 5
0>
0,
#30728675
b1111111 q
b11 s
0%
b10010100 /
0!
1+
b100101 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#30749508
b10 9
b1011100001 5
0>
0,
#30770341
0"
1:
b11 8
b100110 =
1>
1,
#30791174
1;
b11 9
b1011100010 5
0>
0,
#30812007
b100111 =
b100 8
1>
1,
#30832840
b100 9
b1011100011 5
0>
0,
#30853673
0:
b0 8
b101000 =
1>
1,
#30874506
1"
0;
b0 9
b1011100100 5
0>
0,
#30895339
1%
b101001 =
b1 8
1>
1,
#30916172
b1 9
b1011100101 5
0>
0,
#30937005
b1 q
0%
b1 s
b10 8
b101010 =
b10010101 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#30957838
b10 9
b1011100110 5
0>
0,
#30978671
0"
b101011 =
1:
b11 8
1>
1,
#30999504
1;
b11 9
b1011100111 5
0>
0,
#31020337
b100 8
b101100 =
1>
1,
#31041170
b100 9
b1011101000 5
0>
0,
#31062003
b101101 =
0:
b0 8
1>
1,
#31082836
1"
0;
b0 9
b1011101001 5
0>
0,
#31103669
1%
b1 8
b101110 =
1>
1,
#31124502
b1 9
b1011101010 5
0>
0,
#31145335
b1111111 q
b11 s
0%
b10010110 /
0!
1+
b101111 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#31166168
b10 9
b1011101011 5
0>
0,
#31187001
0"
1:
b11 8
b110000 =
1>
1,
#31207834
1;
b11 9
b1011101100 5
0>
0,
#31228667
b110001 =
b100 8
1>
1,
#31249500
b100 9
b1011101101 5
0>
0,
#31270333
1L
0:
b0 8
b0 =
1&
1>
1,
#31291166
1"
0;
b0 9
b1011101110 5
0>
0,
#31311999
1%
0L
0&
b1 =
b1 8
b0 ."
1A"
1'"
1>
1,
#31332832
b1 9
b1011101111 5
0>
0,
#31353665
b1 q
0%
b1 s
b10 8
b10 =
b10010111 /
1!
0+
b0 m
b1 o
b1 j
b101 ("
b111 B"
b100000 v
1>
1,
#31374498
b10 9
b1011110000 5
0>
0,
#31395331
0"
b11 =
1:
b11 8
b0 B"
b0 C"
b110 ("
1>
1,
#31416164
1;
b11 9
b1011110001 5
0>
0,
#31436997
b100 8
b100 =
b111 ("
b1 B"
1>
1,
#31457830
b100 9
b1011110010 5
0>
0,
#31478663
b111111111111 ~
0}
b101 =
0:
b0 8
b10 B"
b0 ("
1>
1,
#31499496
1"
0;
b0 9
b1011110011 5
0>
0,
#31520329
bx 8"
bx D"
b111111111111111 ~
1}
1%
b1 8
b110 =
b1 ("
b11 B"
1>
1,
#31541162
b1 9
b1011110100 5
0>
0,
#31561995
b1111111 q
b11 s
0%
b10011000 /
0!
1+
b111 =
b10 8
b100 B"
bx C"
b10 ("
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#31582828
b10 9
b1011110101 5
0>
0,
#31603661
b0 8"
b0 D"
b111111111111 ~
0}
0"
1:
b11 8
b1000 =
b11 ("
b101 B"
1>
1,
#31624494
1;
b11 9
b1011110110 5
0>
0,
#31645327
b111111111111111 ~
1}
b1001 =
b100 8
0A"
b110 B"
0'"
b100 ("
1>
1,
#31666160
b100 9
b1011110111 5
0>
0,
#31686993
0:
b0 8
b1010 =
1>
1,
#31707826
1"
0;
b0 9
b1011111000 5
0>
0,
#31728659
1%
b1011 =
b1 8
1>
1,
#31749492
b1 9
b1011111001 5
0>
0,
#31770325
b1 q
0%
b1 s
b10 8
b1100 =
b10011001 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#31791158
b10 9
b1011111010 5
0>
0,
#31811991
0"
b1101 =
1:
b11 8
1>
1,
#31832824
1;
b11 9
b1011111011 5
0>
0,
#31853657
b100 8
b1110 =
1>
1,
#31874490
b100 9
b1011111100 5
0>
0,
#31895323
b1111 =
0:
b0 8
1>
1,
#31916156
1"
0;
b0 9
b1011111101 5
0>
0,
#31936989
1%
b1 8
b10000 =
1>
1,
#31957822
b1 9
b1011111110 5
0>
0,
#31978655
b1111111 q
b11 s
0%
b10011010 /
0!
1+
b10001 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#31999488
b10 9
b1011111111 5
0>
0,
#32020321
0"
1:
b11 8
b10010 =
1>
1,
#32041154
1;
b11 9
b1100000000 5
0>
0,
#32061987
b10011 =
b100 8
1>
1,
#32082820
b100 9
b1100000001 5
0>
0,
#32103653
0:
b0 8
b10100 =
1>
1,
#32124486
1"
0;
b0 9
b1100000010 5
0>
0,
#32145319
1%
b10101 =
b1 8
1>
1,
#32166152
b1 9
b1100000011 5
0>
0,
#32186985
b1 q
0%
b1 s
b10 8
b10110 =
b10011011 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#32207818
b10 9
b1100000100 5
0>
0,
#32228651
0"
b10111 =
1:
b11 8
1>
1,
#32249484
1;
b11 9
b1100000101 5
0>
0,
#32270317
b100 8
b11000 =
1>
1,
#32291150
b100 9
b1100000110 5
0>
0,
#32311983
b11001 =
0:
b0 8
1>
1,
#32332816
1"
0;
b0 9
b1100000111 5
0>
0,
#32353649
1%
b1 8
b11010 =
1>
1,
#32374482
b1 9
b1100001000 5
0>
0,
#32395315
b1111111 q
b11 s
0%
b10011100 /
0!
1+
b11011 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#32416148
b10 9
b1100001001 5
0>
0,
#32436981
0"
1:
b11 8
b11100 =
1>
1,
#32457814
1;
b11 9
b1100001010 5
0>
0,
#32478647
b11101 =
b100 8
1>
1,
#32499480
b100 9
b1100001011 5
0>
0,
#32520313
0:
b0 8
b11110 =
1>
1,
#32541146
1"
0;
b0 9
b1100001100 5
0>
0,
#32561979
1%
b11111 =
b1 8
1>
1,
#32582812
b1 9
b1100001101 5
0>
0,
#32603645
b1 q
0%
b1 s
b10 8
b100000 =
b10011101 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#32624478
b10 9
b1100001110 5
0>
0,
#32645311
0"
b100001 =
1:
b11 8
1>
1,
#32666144
1;
b11 9
b1100001111 5
0>
0,
#32686977
b100 8
b100010 =
1>
1,
#32707810
b100 9
b1100010000 5
0>
0,
#32728643
b100011 =
0:
b0 8
1>
1,
#32749476
1"
0;
b0 9
b1100010001 5
0>
0,
#32770309
1%
b1 8
b100100 =
1>
1,
#32791142
b1 9
b1100010010 5
0>
0,
#32811975
b1111111 q
b11 s
0%
b10011110 /
0!
1+
b100101 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#32832808
b10 9
b1100010011 5
0>
0,
#32853641
0"
1:
b11 8
b100110 =
1>
1,
#32874474
1;
b11 9
b1100010100 5
0>
0,
#32895307
b100111 =
b100 8
1>
1,
#32916140
b100 9
b1100010101 5
0>
0,
#32936973
0:
b0 8
b101000 =
1>
1,
#32957806
1"
0;
b0 9
b1100010110 5
0>
0,
#32978639
1%
b101001 =
b1 8
1>
1,
#32999472
b1 9
b1100010111 5
0>
0,
#33020305
b1 q
0%
b1 s
b10 8
b101010 =
b10011111 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#33041138
b10 9
b1100011000 5
0>
0,
#33061971
0"
b101011 =
1:
b11 8
1>
1,
#33082804
1;
b11 9
b1100011001 5
0>
0,
#33103637
b100 8
b101100 =
1>
1,
#33124470
b100 9
b1100011010 5
0>
0,
#33145303
b101101 =
0:
b0 8
1>
1,
#33166136
1"
0;
b0 9
b1100011011 5
0>
0,
#33186969
1%
b1 8
b101110 =
1>
1,
#33207802
b1 9
b1100011100 5
0>
0,
#33228635
b1111111 q
b11 s
0%
b10100000 /
0!
1+
b101111 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#33249468
b10 9
b1100011101 5
0>
0,
#33270301
0"
1:
b11 8
b110000 =
1>
1,
#33291134
1;
b11 9
b1100011110 5
0>
0,
#33311967
b110001 =
b100 8
1>
1,
#33332800
b100 9
b1100011111 5
0>
0,
#33353633
1L
0:
b0 8
b0 =
1&
1>
1,
#33374466
1"
0;
b0 9
b1100100000 5
0>
0,
#33395299
1%
0L
0&
b1 =
b1 8
b1 ."
1A"
1'"
1>
1,
#33416132
b1 9
b1100100001 5
0>
0,
#33436965
b1 q
0%
b1 s
b10 8
b10 =
b10100001 /
1!
0+
b0 m
b1 o
b1 j
b101 ("
b111 B"
b100000 v
1>
1,
#33457798
b10 9
b1100100010 5
0>
0,
#33478631
0"
b11 =
1:
b11 8
b0 B"
b0 C"
b110 ("
1>
1,
#33499464
1;
b11 9
b1100100011 5
0>
0,
#33520297
b100 8
b100 =
b111 ("
b1 B"
1>
1,
#33541130
b100 9
b1100100100 5
0>
0,
#33561963
b111111111111 ~
0}
b101 =
0:
b0 8
b10 B"
b0 ("
1>
1,
#33582796
1"
0;
b0 9
b1100100101 5
0>
0,
#33603629
bx 8"
bx D"
b111111111111111 ~
1}
1%
b1 8
b110 =
b1 ("
b11 B"
1>
1,
#33624462
b1 9
b1100100110 5
0>
0,
#33645295
b1111111 q
b11 s
0%
b10100010 /
0!
1+
b111 =
b10 8
b100 B"
bx C"
b10 ("
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#33666128
b10 9
b1100100111 5
0>
0,
#33686961
b0 8"
b0 D"
b111111111111 ~
0}
0"
1:
b11 8
b1000 =
b11 ("
b101 B"
1>
1,
#33707794
1;
b11 9
b1100101000 5
0>
0,
#33728627
b111111111111111 ~
1}
b1001 =
b100 8
0A"
b110 B"
0'"
b100 ("
1>
1,
#33749460
b100 9
b1100101001 5
0>
0,
#33770293
0:
b0 8
b1010 =
1>
1,
#33791126
1"
0;
b0 9
b1100101010 5
0>
0,
#33811959
1%
b1011 =
b1 8
1>
1,
#33832792
b1 9
b1100101011 5
0>
0,
#33853625
b1 q
0%
b1 s
b10 8
b1100 =
b10100011 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#33874458
b10 9
b1100101100 5
0>
0,
#33895291
0"
b1101 =
1:
b11 8
1>
1,
#33916124
1;
b11 9
b1100101101 5
0>
0,
#33936957
b100 8
b1110 =
1>
1,
#33957790
b100 9
b1100101110 5
0>
0,
#33978623
b1111 =
0:
b0 8
1>
1,
#33999456
1"
0;
b0 9
b1100101111 5
0>
0,
#34020289
1%
b1 8
b10000 =
1>
1,
#34041122
b1 9
b1100110000 5
0>
0,
#34061955
b1111111 q
b11 s
0%
b10100100 /
0!
1+
b10001 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#34082788
b10 9
b1100110001 5
0>
0,
#34103621
0"
1:
b11 8
b10010 =
1>
1,
#34124454
1;
b11 9
b1100110010 5
0>
0,
#34145287
b10011 =
b100 8
1>
1,
#34166120
b100 9
b1100110011 5
0>
0,
#34186953
0:
b0 8
b10100 =
1>
1,
#34207786
1"
0;
b0 9
b1100110100 5
0>
0,
#34228619
1%
b10101 =
b1 8
1>
1,
#34249452
b1 9
b1100110101 5
0>
0,
#34270285
b1 q
0%
b1 s
b10 8
b10110 =
b10100101 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#34291118
b10 9
b1100110110 5
0>
0,
#34311951
0"
b10111 =
1:
b11 8
1>
1,
#34332784
1;
b11 9
b1100110111 5
0>
0,
#34353617
b100 8
b11000 =
1>
1,
#34374450
b100 9
b1100111000 5
0>
0,
#34395283
b11001 =
0:
b0 8
1>
1,
#34416116
1"
0;
b0 9
b1100111001 5
0>
0,
#34436949
1%
b1 8
b11010 =
1>
1,
#34457782
b1 9
b1100111010 5
0>
0,
#34478615
b1111111 q
b11 s
0%
b10100110 /
0!
1+
b11011 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#34499448
b10 9
b1100111011 5
0>
0,
#34520281
0"
1:
b11 8
b11100 =
1>
1,
#34541114
1;
b11 9
b1100111100 5
0>
0,
#34561947
b11101 =
b100 8
1>
1,
#34582780
b100 9
b1100111101 5
0>
0,
#34603613
0:
b0 8
b11110 =
1>
1,
#34624446
1"
0;
b0 9
b1100111110 5
0>
0,
#34645279
1%
b11111 =
b1 8
1>
1,
#34666112
b1 9
b1100111111 5
0>
0,
#34686945
b1 q
0%
b1 s
b10 8
b100000 =
b10100111 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#34707778
b10 9
b1101000000 5
0>
0,
#34728611
0"
b100001 =
1:
b11 8
1>
1,
#34749444
1;
b11 9
b1101000001 5
0>
0,
#34770277
b100 8
b100010 =
1>
1,
#34791110
b100 9
b1101000010 5
0>
0,
#34811943
b100011 =
0:
b0 8
1>
1,
#34832776
1"
0;
b0 9
b1101000011 5
0>
0,
#34853609
1%
b1 8
b100100 =
1>
1,
#34874442
b1 9
b1101000100 5
0>
0,
#34895275
b1111111 q
b11 s
0%
b10101000 /
0!
1+
b100101 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#34916108
b10 9
b1101000101 5
0>
0,
#34936941
0"
1:
b11 8
b100110 =
1>
1,
#34957774
1;
b11 9
b1101000110 5
0>
0,
#34978607
b100111 =
b100 8
1>
1,
#34999440
b100 9
b1101000111 5
0>
0,
#35020273
0:
b0 8
b101000 =
1>
1,
#35041106
1"
0;
b0 9
b1101001000 5
0>
0,
#35061939
1%
b101001 =
b1 8
1>
1,
#35082772
b1 9
b1101001001 5
0>
0,
#35103605
b1 q
0%
b1 s
b10 8
b101010 =
b10101001 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#35124438
b10 9
b1101001010 5
0>
0,
#35145271
0"
b101011 =
1:
b11 8
1>
1,
#35166104
1;
b11 9
b1101001011 5
0>
0,
#35186937
b100 8
b101100 =
1>
1,
#35207770
b100 9
b1101001100 5
0>
0,
#35228603
b101101 =
0:
b0 8
1>
1,
#35249436
1"
0;
b0 9
b1101001101 5
0>
0,
#35270269
1%
b1 8
b101110 =
1>
1,
#35291102
b1 9
b1101001110 5
0>
0,
#35311935
b1111111 q
b11 s
0%
b10101010 /
0!
1+
b101111 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#35332768
b10 9
b1101001111 5
0>
0,
#35353601
0"
1:
b11 8
b110000 =
1>
1,
#35374434
1;
b11 9
b1101010000 5
0>
0,
#35395267
b110001 =
b100 8
1>
1,
#35416100
b100 9
b1101010001 5
0>
0,
#35436933
1L
0:
b0 8
b0 =
1&
1>
1,
#35457766
1"
0;
b0 9
b1101010010 5
0>
0,
#35478599
1%
0L
0&
b1 =
b1 8
b10 ."
1A"
1'"
1>
1,
#35499432
b1 9
b1101010011 5
0>
0,
#35520265
b1 q
0%
b1 s
b10 8
b10 =
b10101011 /
1!
0+
b0 m
b1 o
b1 j
b101 ("
b111 B"
b100000 v
1>
1,
#35541098
b10 9
b1101010100 5
0>
0,
#35561931
0"
b11 =
1:
b11 8
b0 B"
b0 C"
b110 ("
1>
1,
#35582764
1;
b11 9
b1101010101 5
0>
0,
#35603597
b100 8
b100 =
b111 ("
b1 B"
1>
1,
#35624430
b100 9
b1101010110 5
0>
0,
#35645263
b111111111111 ~
0}
b101 =
0:
b0 8
b10 B"
b0 ("
1>
1,
#35666096
1"
0;
b0 9
b1101010111 5
0>
0,
#35686929
bx 8"
bx D"
b111111111111111 ~
1}
1%
b1 8
b110 =
b1 ("
b11 B"
1>
1,
#35707762
b1 9
b1101011000 5
0>
0,
#35728595
b1111111 q
b11 s
0%
b10101100 /
0!
1+
b111 =
b10 8
b100 B"
bx C"
b10 ("
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#35749428
b10 9
b1101011001 5
0>
0,
#35770261
b0 8"
b0 D"
b111111111111 ~
0}
0"
1:
b11 8
b1000 =
b11 ("
b101 B"
1>
1,
#35791094
1;
b11 9
b1101011010 5
0>
0,
#35811927
b111111111111111 ~
1}
b1001 =
b100 8
0A"
b110 B"
0'"
b100 ("
1>
1,
#35832760
b100 9
b1101011011 5
0>
0,
#35853593
0:
b0 8
b1010 =
1>
1,
#35874426
1"
0;
b0 9
b1101011100 5
0>
0,
#35895259
1%
b1011 =
b1 8
1>
1,
#35916092
b1 9
b1101011101 5
0>
0,
#35936925
b1 q
0%
b1 s
b10 8
b1100 =
b10101101 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#35957758
b10 9
b1101011110 5
0>
0,
#35978591
0"
b1101 =
1:
b11 8
1>
1,
#35999424
1;
b11 9
b1101011111 5
0>
0,
#36020257
b100 8
b1110 =
1>
1,
#36041090
b100 9
b1101100000 5
0>
0,
#36061923
b1111 =
0:
b0 8
1>
1,
#36082756
1"
0;
b0 9
b1101100001 5
0>
0,
#36103589
1%
b1 8
b10000 =
1>
1,
#36124422
b1 9
b1101100010 5
0>
0,
#36145255
b1111111 q
b11 s
0%
b10101110 /
0!
1+
b10001 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#36166088
b10 9
b1101100011 5
0>
0,
#36186921
0"
1:
b11 8
b10010 =
1>
1,
#36207754
1;
b11 9
b1101100100 5
0>
0,
#36228587
b10011 =
b100 8
1>
1,
#36249420
b100 9
b1101100101 5
0>
0,
#36270253
0:
b0 8
b10100 =
1>
1,
#36291086
1"
0;
b0 9
b1101100110 5
0>
0,
#36311919
1%
b10101 =
b1 8
1>
1,
#36332752
b1 9
b1101100111 5
0>
0,
#36353585
b1 q
0%
b1 s
b10 8
b10110 =
b10101111 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#36374418
b10 9
b1101101000 5
0>
0,
#36395251
0"
b10111 =
1:
b11 8
1>
1,
#36416084
1;
b11 9
b1101101001 5
0>
0,
#36436917
b100 8
b11000 =
1>
1,
#36457750
b100 9
b1101101010 5
0>
0,
#36478583
b11001 =
0:
b0 8
1>
1,
#36499416
1"
0;
b0 9
b1101101011 5
0>
0,
#36520249
1%
b1 8
b11010 =
1>
1,
#36541082
b1 9
b1101101100 5
0>
0,
#36561915
b1111111 q
b11 s
0%
b10110000 /
0!
1+
b11011 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#36582748
b10 9
b1101101101 5
0>
0,
#36603581
0"
1:
b11 8
b11100 =
1>
1,
#36624414
1;
b11 9
b1101101110 5
0>
0,
#36645247
b11101 =
b100 8
1>
1,
#36666080
b100 9
b1101101111 5
0>
0,
#36686913
0:
b0 8
b11110 =
1>
1,
#36707746
1"
0;
b0 9
b1101110000 5
0>
0,
#36728579
1%
b11111 =
b1 8
1>
1,
#36749412
b1 9
b1101110001 5
0>
0,
#36770245
b1 q
0%
b1 s
b10 8
b100000 =
b10110001 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#36791078
b10 9
b1101110010 5
0>
0,
#36811911
0"
b100001 =
1:
b11 8
1>
1,
#36832744
1;
b11 9
b1101110011 5
0>
0,
#36853577
b100 8
b100010 =
1>
1,
#36874410
b100 9
b1101110100 5
0>
0,
#36895243
b100011 =
0:
b0 8
1>
1,
#36916076
1"
0;
b0 9
b1101110101 5
0>
0,
#36936909
1%
b1 8
b100100 =
1>
1,
#36957742
b1 9
b1101110110 5
0>
0,
#36978575
b1111111 q
b11 s
0%
b10110010 /
0!
1+
b100101 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#36999408
b10 9
b1101110111 5
0>
0,
#37020241
0"
1:
b11 8
b100110 =
1>
1,
#37041074
1;
b11 9
b1101111000 5
0>
0,
#37061907
b100111 =
b100 8
1>
1,
#37082740
b100 9
b1101111001 5
0>
0,
#37103573
0:
b0 8
b101000 =
1>
1,
#37124406
1"
0;
b0 9
b1101111010 5
0>
0,
#37145239
1%
b101001 =
b1 8
1>
1,
#37166072
b1 9
b1101111011 5
0>
0,
#37186905
b1 q
0%
b1 s
b10 8
b101010 =
b10110011 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#37207738
b10 9
b1101111100 5
0>
0,
#37228571
0"
b101011 =
1:
b11 8
1>
1,
#37249404
1;
b11 9
b1101111101 5
0>
0,
#37270237
b100 8
b101100 =
1>
1,
#37291070
b100 9
b1101111110 5
0>
0,
#37311903
b101101 =
0:
b0 8
1>
1,
#37332736
1"
0;
b0 9
b1101111111 5
0>
0,
#37353569
1%
b1 8
b101110 =
1>
1,
#37374402
b1 9
b1110000000 5
0>
0,
#37395235
b1111111 q
b11 s
0%
b10110100 /
0!
1+
b101111 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#37416068
b10 9
b1110000001 5
0>
0,
#37436901
0"
1:
b11 8
b110000 =
1>
1,
#37457734
1;
b11 9
b1110000010 5
0>
0,
#37478567
b110001 =
b100 8
1>
1,
#37499400
b100 9
b1110000011 5
0>
0,
#37520233
1L
0:
b0 8
b0 =
1&
1>
1,
#37541066
1"
0;
b0 9
b1110000100 5
0>
0,
#37561899
1%
0L
0&
b1 =
b1 8
b11 ."
1A"
1'"
1>
1,
#37582732
b1 9
b1110000101 5
0>
0,
#37603565
b1 q
0%
b1 s
b10 8
b10 =
b10110101 /
1!
0+
b0 m
b1 o
b1 j
b101 ("
b111 B"
b100000 v
1>
1,
#37624398
b10 9
b1110000110 5
0>
0,
#37645231
0"
b11 =
1:
b11 8
b0 B"
b0 C"
b110 ("
1>
1,
#37666064
1;
b11 9
b1110000111 5
0>
0,
#37686897
b100 8
b100 =
b111 ("
b1 B"
1>
1,
#37707730
b100 9
b1110001000 5
0>
0,
#37728563
b111111111111 ~
0}
b101 =
0:
b0 8
b10 B"
b0 ("
1>
1,
#37749396
1"
0;
b0 9
b1110001001 5
0>
0,
#37770229
bx 8"
bx D"
b111111111111111 ~
1}
1%
b1 8
b110 =
b1 ("
b11 B"
1>
1,
#37791062
b1 9
b1110001010 5
0>
0,
#37811895
b1111111 q
b11 s
0%
b10110110 /
0!
1+
b111 =
b10 8
b100 B"
bx C"
b10 ("
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#37832728
b10 9
b1110001011 5
0>
0,
#37853561
b0 8"
b0 D"
b111111111111 ~
0}
0"
1:
b11 8
b1000 =
b11 ("
b101 B"
1>
1,
#37874394
1;
b11 9
b1110001100 5
0>
0,
#37895227
b111111111111111 ~
1}
b1001 =
b100 8
0A"
b110 B"
0'"
b100 ("
1>
1,
#37916060
b100 9
b1110001101 5
0>
0,
#37936893
0:
b0 8
b1010 =
1>
1,
#37957726
1"
0;
b0 9
b1110001110 5
0>
0,
#37978559
1%
b1011 =
b1 8
1>
1,
#37999392
b1 9
b1110001111 5
0>
0,
#38020225
b1 q
0%
b1 s
b10 8
b1100 =
b10110111 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#38041058
b10 9
b1110010000 5
0>
0,
#38061891
0"
b1101 =
1:
b11 8
1>
1,
#38082724
1;
b11 9
b1110010001 5
0>
0,
#38103557
b100 8
b1110 =
1>
1,
#38124390
b100 9
b1110010010 5
0>
0,
#38145223
b1111 =
0:
b0 8
1>
1,
#38166056
1"
0;
b0 9
b1110010011 5
0>
0,
#38186889
1%
b1 8
b10000 =
1>
1,
#38207722
b1 9
b1110010100 5
0>
0,
#38228555
b1111111 q
b11 s
0%
b10111000 /
0!
1+
b10001 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#38249388
b10 9
b1110010101 5
0>
0,
#38270221
0"
1:
b11 8
b10010 =
1>
1,
#38291054
1;
b11 9
b1110010110 5
0>
0,
#38311887
b10011 =
b100 8
1>
1,
#38332720
b100 9
b1110010111 5
0>
0,
#38353553
0:
b0 8
b10100 =
1>
1,
#38374386
1"
0;
b0 9
b1110011000 5
0>
0,
#38395219
1%
b10101 =
b1 8
1>
1,
#38416052
b1 9
b1110011001 5
0>
0,
#38436885
b1 q
0%
b1 s
b10 8
b10110 =
b10111001 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#38457718
b10 9
b1110011010 5
0>
0,
#38478551
0"
b10111 =
1:
b11 8
1>
1,
#38499384
1;
b11 9
b1110011011 5
0>
0,
#38520217
b100 8
b11000 =
1>
1,
#38541050
b100 9
b1110011100 5
0>
0,
#38561883
b11001 =
0:
b0 8
1>
1,
#38582716
1"
0;
b0 9
b1110011101 5
0>
0,
#38603549
1%
b1 8
b11010 =
1>
1,
#38624382
b1 9
b1110011110 5
0>
0,
#38645215
b1111111 q
b11 s
0%
b10111010 /
0!
1+
b11011 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#38666048
b10 9
b1110011111 5
0>
0,
#38686881
0"
1:
b11 8
b11100 =
1>
1,
#38707714
1;
b11 9
b1110100000 5
0>
0,
#38728547
b11101 =
b100 8
1>
1,
#38749380
b100 9
b1110100001 5
0>
0,
#38770213
0:
b0 8
b11110 =
1>
1,
#38791046
1"
0;
b0 9
b1110100010 5
0>
0,
#38811879
1%
b11111 =
b1 8
1>
1,
#38832712
b1 9
b1110100011 5
0>
0,
#38853545
b1 q
0%
b1 s
b10 8
b100000 =
b10111011 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#38874378
b10 9
b1110100100 5
0>
0,
#38895211
0"
b100001 =
1:
b11 8
1>
1,
#38916044
1;
b11 9
b1110100101 5
0>
0,
#38936877
b100 8
b100010 =
1>
1,
#38957710
b100 9
b1110100110 5
0>
0,
#38978543
b100011 =
0:
b0 8
1>
1,
#38999376
1"
0;
b0 9
b1110100111 5
0>
0,
#39020209
1%
b1 8
b100100 =
1>
1,
#39041042
b1 9
b1110101000 5
0>
0,
#39061875
b1111111 q
b11 s
0%
b10111100 /
0!
1+
b100101 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#39082708
b10 9
b1110101001 5
0>
0,
#39103541
0"
1:
b11 8
b100110 =
1>
1,
#39124374
1;
b11 9
b1110101010 5
0>
0,
#39145207
b100111 =
b100 8
1>
1,
#39166040
b100 9
b1110101011 5
0>
0,
#39186873
0:
b0 8
b101000 =
1>
1,
#39207706
1"
0;
b0 9
b1110101100 5
0>
0,
#39228539
1%
b101001 =
b1 8
1>
1,
#39249372
b1 9
b1110101101 5
0>
0,
#39270205
b1 q
0%
b1 s
b10 8
b101010 =
b10111101 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#39291038
b10 9
b1110101110 5
0>
0,
#39311871
0"
b101011 =
1:
b11 8
1>
1,
#39332704
1;
b11 9
b1110101111 5
0>
0,
#39353537
b100 8
b101100 =
1>
1,
#39374370
b100 9
b1110110000 5
0>
0,
#39395203
b101101 =
0:
b0 8
1>
1,
#39416036
1"
0;
b0 9
b1110110001 5
0>
0,
#39436869
1%
b1 8
b101110 =
1>
1,
#39457702
b1 9
b1110110010 5
0>
0,
#39478535
b1111111 q
b11 s
0%
b10111110 /
0!
1+
b101111 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#39499368
b10 9
b1110110011 5
0>
0,
#39520201
0"
1:
b11 8
b110000 =
1>
1,
#39541034
1;
b11 9
b1110110100 5
0>
0,
#39561867
b110001 =
b100 8
1>
1,
#39582700
b100 9
b1110110101 5
0>
0,
#39603533
1L
0:
b0 8
b0 =
1&
1>
1,
#39624366
1"
0;
b0 9
b1110110110 5
0>
0,
#39645199
1%
0L
0&
b1 =
b1 8
b100 ."
1A"
1'"
1>
1,
#39666032
b1 9
b1110110111 5
0>
0,
#39686865
b1 q
0%
b1 s
b10 8
b10 =
b10111111 /
1!
0+
b0 m
b1 o
b1 j
b101 ("
b111 B"
b100000 v
1>
1,
#39707698
b10 9
b1110111000 5
0>
0,
#39728531
0"
b11 =
1:
b11 8
b0 B"
b0 C"
b110 ("
1>
1,
#39749364
1;
b11 9
b1110111001 5
0>
0,
#39770197
b100 8
b100 =
b111 ("
b1 B"
1>
1,
#39791030
b100 9
b1110111010 5
0>
0,
#39811863
b111111111111 ~
0}
b101 =
0:
b0 8
b10 B"
b0 ("
1>
1,
#39832696
1"
0;
b0 9
b1110111011 5
0>
0,
#39853529
bx 8"
bx D"
b111111111111111 ~
1}
1%
b1 8
b110 =
b1 ("
b11 B"
1>
1,
#39874362
b1 9
b1110111100 5
0>
0,
#39895195
b1111111 q
b11 s
0%
b11000000 /
0!
1+
b111 =
b10 8
b100 B"
bx C"
b10 ("
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#39916028
b10 9
b1110111101 5
0>
0,
#39936861
b0 8"
b0 D"
b111111111111 ~
0}
0"
1:
b11 8
b1000 =
b11 ("
b101 B"
1>
1,
#39957694
1;
b11 9
b1110111110 5
0>
0,
#39978527
b111111111111111 ~
1}
b1001 =
b100 8
0A"
b110 B"
0'"
b100 ("
1>
1,
#39999360
b100 9
b1110111111 5
0>
0,
#40020193
0:
b0 8
b1010 =
1>
1,
#40041026
1"
0;
b0 9
b1111000000 5
0>
0,
#40061859
1%
b1011 =
b1 8
1>
1,
#40082692
b1 9
b1111000001 5
0>
0,
#40103525
b1 q
0%
b1 s
b10 8
b1100 =
b11000001 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#40124358
b10 9
b1111000010 5
0>
0,
#40145191
0"
b1101 =
1:
b11 8
1>
1,
#40166024
1;
b11 9
b1111000011 5
0>
0,
#40186857
b100 8
b1110 =
1>
1,
#40207690
b100 9
b1111000100 5
0>
0,
#40228523
b1111 =
0:
b0 8
1>
1,
#40249356
1"
0;
b0 9
b1111000101 5
0>
0,
#40270189
1%
b1 8
b10000 =
1>
1,
#40291022
b1 9
b1111000110 5
0>
0,
#40311855
b1111111 q
b11 s
0%
b11000010 /
0!
1+
b10001 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#40332688
b10 9
b1111000111 5
0>
0,
#40353521
0"
1:
b11 8
b10010 =
1>
1,
#40374354
1;
b11 9
b1111001000 5
0>
0,
#40395187
b10011 =
b100 8
1>
1,
#40416020
b100 9
b1111001001 5
0>
0,
#40436853
0:
b0 8
b10100 =
1>
1,
#40457686
1"
0;
b0 9
b1111001010 5
0>
0,
#40478519
1%
b10101 =
b1 8
1>
1,
#40499352
b1 9
b1111001011 5
0>
0,
#40520185
b1 q
0%
b1 s
b10 8
b10110 =
b11000011 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#40541018
b10 9
b1111001100 5
0>
0,
#40561851
0"
b10111 =
1:
b11 8
1>
1,
#40582684
1;
b11 9
b1111001101 5
0>
0,
#40603517
b100 8
b11000 =
1>
1,
#40624350
b100 9
b1111001110 5
0>
0,
#40645183
b11001 =
0:
b0 8
1>
1,
#40666016
1"
0;
b0 9
b1111001111 5
0>
0,
#40686849
1%
b1 8
b11010 =
1>
1,
#40707682
b1 9
b1111010000 5
0>
0,
#40728515
b1111111 q
b11 s
0%
b11000100 /
0!
1+
b11011 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#40749348
b10 9
b1111010001 5
0>
0,
#40770181
0"
1:
b11 8
b11100 =
1>
1,
#40791014
1;
b11 9
b1111010010 5
0>
0,
#40811847
b11101 =
b100 8
1>
1,
#40832680
b100 9
b1111010011 5
0>
0,
#40853513
0:
b0 8
b11110 =
1>
1,
#40874346
1"
0;
b0 9
b1111010100 5
0>
0,
#40895179
1%
b11111 =
b1 8
1>
1,
#40916012
b1 9
b1111010101 5
0>
0,
#40936845
b1 q
0%
b1 s
b10 8
b100000 =
b11000101 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#40957678
b10 9
b1111010110 5
0>
0,
#40978511
0"
b100001 =
1:
b11 8
1>
1,
#40999344
1;
b11 9
b1111010111 5
0>
0,
#41020177
b100 8
b100010 =
1>
1,
#41041010
b100 9
b1111011000 5
0>
0,
#41061843
b100011 =
0:
b0 8
1>
1,
#41082676
1"
0;
b0 9
b1111011001 5
0>
0,
#41103509
1%
b1 8
b100100 =
1>
1,
#41124342
b1 9
b1111011010 5
0>
0,
#41145175
b1111111 q
b11 s
0%
b11000110 /
0!
1+
b100101 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#41166008
b10 9
b1111011011 5
0>
0,
#41186841
0"
1:
b11 8
b100110 =
1>
1,
#41207674
1;
b11 9
b1111011100 5
0>
0,
#41228507
b100111 =
b100 8
1>
1,
#41249340
b100 9
b1111011101 5
0>
0,
#41270173
0:
b0 8
b101000 =
1>
1,
#41291006
1"
0;
b0 9
b1111011110 5
0>
0,
#41311839
1%
b101001 =
b1 8
1>
1,
#41332672
b1 9
b1111011111 5
0>
0,
#41353505
b1 q
0%
b1 s
b10 8
b101010 =
b11000111 /
1!
0+
b0 m
b1 o
b1 j
b100000 v
1>
1,
#41374338
b10 9
b1111100000 5
0>
0,
#41395171
0"
b101011 =
1:
b11 8
1>
1,
#41416004
1;
b11 9
b1111100001 5
0>
0,
#41436837
b100 8
b101100 =
1>
1,
#41457670
b100 9
b1111100010 5
0>
0,
#41478503
b101101 =
0:
b0 8
1>
1,
#41499336
1"
0;
b0 9
b1111100011 5
0>
0,
#41520169
1%
b1 8
b101110 =
1>
1,
#41541002
b1 9
b1111100100 5
0>
0,
#41561835
b1111111 q
b11 s
0%
b11001000 /
0!
1+
b101111 =
b10 8
b0 m
b1111111 o
b11 j
b100000 v
1>
1,
#41582668
b10 9
b1111100101 5
0>
0,
#41603501
0"
1:
b11 8
b110000 =
1>
1,
#41624334
1;
b11 9
b1111100110 5
0>
0,
#41645167
b110001 =
b100 8
1>
1,
#41666000
b100 9
b1111100111 5
0>
0,
#41686833
1L
0:
b0 8
b0 =
1&
1>
1,
#41707666
1"
0;
b0 9
b1111101000 5
0>
0,
