
RPM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004148  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  080042d4  080042d4  000142d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004320  08004320  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08004320  08004320  00014320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004328  08004328  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004328  08004328  00014328  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800432c  0800432c  0001432c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004330  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  2000000c  0800433c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000164  0800433c  00020164  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010b9c  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002278  00000000  00000000  00030bd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ec8  00000000  00000000  00032e50  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000db0  00000000  00000000  00033d18  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001bc13  00000000  00000000  00034ac8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000bfc4  00000000  00000000  000506db  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000aa105  00000000  00000000  0005c69f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001067a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003cf0  00000000  00000000  00106820  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	080042bc 	.word	0x080042bc

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	080042bc 	.word	0x080042bc

080001cc <__aeabi_uldivmod>:
 80001cc:	b953      	cbnz	r3, 80001e4 <__aeabi_uldivmod+0x18>
 80001ce:	b94a      	cbnz	r2, 80001e4 <__aeabi_uldivmod+0x18>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bf08      	it	eq
 80001d4:	2800      	cmpeq	r0, #0
 80001d6:	bf1c      	itt	ne
 80001d8:	f04f 31ff 	movne.w	r1, #4294967295
 80001dc:	f04f 30ff 	movne.w	r0, #4294967295
 80001e0:	f000 b972 	b.w	80004c8 <__aeabi_idiv0>
 80001e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ec:	f000 f806 	bl	80001fc <__udivmoddi4>
 80001f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f8:	b004      	add	sp, #16
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	9e08      	ldr	r6, [sp, #32]
 8000202:	4604      	mov	r4, r0
 8000204:	4688      	mov	r8, r1
 8000206:	2b00      	cmp	r3, #0
 8000208:	d14b      	bne.n	80002a2 <__udivmoddi4+0xa6>
 800020a:	428a      	cmp	r2, r1
 800020c:	4615      	mov	r5, r2
 800020e:	d967      	bls.n	80002e0 <__udivmoddi4+0xe4>
 8000210:	fab2 f282 	clz	r2, r2
 8000214:	b14a      	cbz	r2, 800022a <__udivmoddi4+0x2e>
 8000216:	f1c2 0720 	rsb	r7, r2, #32
 800021a:	fa01 f302 	lsl.w	r3, r1, r2
 800021e:	fa20 f707 	lsr.w	r7, r0, r7
 8000222:	4095      	lsls	r5, r2
 8000224:	ea47 0803 	orr.w	r8, r7, r3
 8000228:	4094      	lsls	r4, r2
 800022a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022e:	0c23      	lsrs	r3, r4, #16
 8000230:	fbb8 f7fe 	udiv	r7, r8, lr
 8000234:	fa1f fc85 	uxth.w	ip, r5
 8000238:	fb0e 8817 	mls	r8, lr, r7, r8
 800023c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000240:	fb07 f10c 	mul.w	r1, r7, ip
 8000244:	4299      	cmp	r1, r3
 8000246:	d909      	bls.n	800025c <__udivmoddi4+0x60>
 8000248:	18eb      	adds	r3, r5, r3
 800024a:	f107 30ff 	add.w	r0, r7, #4294967295
 800024e:	f080 811b 	bcs.w	8000488 <__udivmoddi4+0x28c>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 8118 	bls.w	8000488 <__udivmoddi4+0x28c>
 8000258:	3f02      	subs	r7, #2
 800025a:	442b      	add	r3, r5
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0fe 	udiv	r0, r3, lr
 8000264:	fb0e 3310 	mls	r3, lr, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000270:	45a4      	cmp	ip, r4
 8000272:	d909      	bls.n	8000288 <__udivmoddi4+0x8c>
 8000274:	192c      	adds	r4, r5, r4
 8000276:	f100 33ff 	add.w	r3, r0, #4294967295
 800027a:	f080 8107 	bcs.w	800048c <__udivmoddi4+0x290>
 800027e:	45a4      	cmp	ip, r4
 8000280:	f240 8104 	bls.w	800048c <__udivmoddi4+0x290>
 8000284:	3802      	subs	r0, #2
 8000286:	442c      	add	r4, r5
 8000288:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800028c:	eba4 040c 	sub.w	r4, r4, ip
 8000290:	2700      	movs	r7, #0
 8000292:	b11e      	cbz	r6, 800029c <__udivmoddi4+0xa0>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c6 4300 	strd	r4, r3, [r6]
 800029c:	4639      	mov	r1, r7
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0xbe>
 80002a6:	2e00      	cmp	r6, #0
 80002a8:	f000 80eb 	beq.w	8000482 <__udivmoddi4+0x286>
 80002ac:	2700      	movs	r7, #0
 80002ae:	e9c6 0100 	strd	r0, r1, [r6]
 80002b2:	4638      	mov	r0, r7
 80002b4:	4639      	mov	r1, r7
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	fab3 f783 	clz	r7, r3
 80002be:	2f00      	cmp	r7, #0
 80002c0:	d147      	bne.n	8000352 <__udivmoddi4+0x156>
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xd0>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 80fa 	bhi.w	80004c0 <__udivmoddi4+0x2c4>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb61 0303 	sbc.w	r3, r1, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	4698      	mov	r8, r3
 80002d6:	2e00      	cmp	r6, #0
 80002d8:	d0e0      	beq.n	800029c <__udivmoddi4+0xa0>
 80002da:	e9c6 4800 	strd	r4, r8, [r6]
 80002de:	e7dd      	b.n	800029c <__udivmoddi4+0xa0>
 80002e0:	b902      	cbnz	r2, 80002e4 <__udivmoddi4+0xe8>
 80002e2:	deff      	udf	#255	; 0xff
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f040 808f 	bne.w	800040c <__udivmoddi4+0x210>
 80002ee:	1b49      	subs	r1, r1, r5
 80002f0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f4:	fa1f f885 	uxth.w	r8, r5
 80002f8:	2701      	movs	r7, #1
 80002fa:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fe:	0c23      	lsrs	r3, r4, #16
 8000300:	fb0e 111c 	mls	r1, lr, ip, r1
 8000304:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000308:	fb08 f10c 	mul.w	r1, r8, ip
 800030c:	4299      	cmp	r1, r3
 800030e:	d907      	bls.n	8000320 <__udivmoddi4+0x124>
 8000310:	18eb      	adds	r3, r5, r3
 8000312:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000316:	d202      	bcs.n	800031e <__udivmoddi4+0x122>
 8000318:	4299      	cmp	r1, r3
 800031a:	f200 80cd 	bhi.w	80004b8 <__udivmoddi4+0x2bc>
 800031e:	4684      	mov	ip, r0
 8000320:	1a59      	subs	r1, r3, r1
 8000322:	b2a3      	uxth	r3, r4
 8000324:	fbb1 f0fe 	udiv	r0, r1, lr
 8000328:	fb0e 1410 	mls	r4, lr, r0, r1
 800032c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000330:	fb08 f800 	mul.w	r8, r8, r0
 8000334:	45a0      	cmp	r8, r4
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x14c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x14a>
 8000340:	45a0      	cmp	r8, r4
 8000342:	f200 80b6 	bhi.w	80004b2 <__udivmoddi4+0x2b6>
 8000346:	4618      	mov	r0, r3
 8000348:	eba4 0408 	sub.w	r4, r4, r8
 800034c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000350:	e79f      	b.n	8000292 <__udivmoddi4+0x96>
 8000352:	f1c7 0c20 	rsb	ip, r7, #32
 8000356:	40bb      	lsls	r3, r7
 8000358:	fa22 fe0c 	lsr.w	lr, r2, ip
 800035c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000360:	fa01 f407 	lsl.w	r4, r1, r7
 8000364:	fa20 f50c 	lsr.w	r5, r0, ip
 8000368:	fa21 f30c 	lsr.w	r3, r1, ip
 800036c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000370:	4325      	orrs	r5, r4
 8000372:	fbb3 f9f8 	udiv	r9, r3, r8
 8000376:	0c2c      	lsrs	r4, r5, #16
 8000378:	fb08 3319 	mls	r3, r8, r9, r3
 800037c:	fa1f fa8e 	uxth.w	sl, lr
 8000380:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000384:	fb09 f40a 	mul.w	r4, r9, sl
 8000388:	429c      	cmp	r4, r3
 800038a:	fa02 f207 	lsl.w	r2, r2, r7
 800038e:	fa00 f107 	lsl.w	r1, r0, r7
 8000392:	d90b      	bls.n	80003ac <__udivmoddi4+0x1b0>
 8000394:	eb1e 0303 	adds.w	r3, lr, r3
 8000398:	f109 30ff 	add.w	r0, r9, #4294967295
 800039c:	f080 8087 	bcs.w	80004ae <__udivmoddi4+0x2b2>
 80003a0:	429c      	cmp	r4, r3
 80003a2:	f240 8084 	bls.w	80004ae <__udivmoddi4+0x2b2>
 80003a6:	f1a9 0902 	sub.w	r9, r9, #2
 80003aa:	4473      	add	r3, lr
 80003ac:	1b1b      	subs	r3, r3, r4
 80003ae:	b2ad      	uxth	r5, r5
 80003b0:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b4:	fb08 3310 	mls	r3, r8, r0, r3
 80003b8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003bc:	fb00 fa0a 	mul.w	sl, r0, sl
 80003c0:	45a2      	cmp	sl, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1da>
 80003c4:	eb1e 0404 	adds.w	r4, lr, r4
 80003c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80003cc:	d26b      	bcs.n	80004a6 <__udivmoddi4+0x2aa>
 80003ce:	45a2      	cmp	sl, r4
 80003d0:	d969      	bls.n	80004a6 <__udivmoddi4+0x2aa>
 80003d2:	3802      	subs	r0, #2
 80003d4:	4474      	add	r4, lr
 80003d6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003da:	fba0 8902 	umull	r8, r9, r0, r2
 80003de:	eba4 040a 	sub.w	r4, r4, sl
 80003e2:	454c      	cmp	r4, r9
 80003e4:	46c2      	mov	sl, r8
 80003e6:	464b      	mov	r3, r9
 80003e8:	d354      	bcc.n	8000494 <__udivmoddi4+0x298>
 80003ea:	d051      	beq.n	8000490 <__udivmoddi4+0x294>
 80003ec:	2e00      	cmp	r6, #0
 80003ee:	d069      	beq.n	80004c4 <__udivmoddi4+0x2c8>
 80003f0:	ebb1 050a 	subs.w	r5, r1, sl
 80003f4:	eb64 0403 	sbc.w	r4, r4, r3
 80003f8:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003fc:	40fd      	lsrs	r5, r7
 80003fe:	40fc      	lsrs	r4, r7
 8000400:	ea4c 0505 	orr.w	r5, ip, r5
 8000404:	e9c6 5400 	strd	r5, r4, [r6]
 8000408:	2700      	movs	r7, #0
 800040a:	e747      	b.n	800029c <__udivmoddi4+0xa0>
 800040c:	f1c2 0320 	rsb	r3, r2, #32
 8000410:	fa20 f703 	lsr.w	r7, r0, r3
 8000414:	4095      	lsls	r5, r2
 8000416:	fa01 f002 	lsl.w	r0, r1, r2
 800041a:	fa21 f303 	lsr.w	r3, r1, r3
 800041e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000422:	4338      	orrs	r0, r7
 8000424:	0c01      	lsrs	r1, r0, #16
 8000426:	fbb3 f7fe 	udiv	r7, r3, lr
 800042a:	fa1f f885 	uxth.w	r8, r5
 800042e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000432:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000436:	fb07 f308 	mul.w	r3, r7, r8
 800043a:	428b      	cmp	r3, r1
 800043c:	fa04 f402 	lsl.w	r4, r4, r2
 8000440:	d907      	bls.n	8000452 <__udivmoddi4+0x256>
 8000442:	1869      	adds	r1, r5, r1
 8000444:	f107 3cff 	add.w	ip, r7, #4294967295
 8000448:	d22f      	bcs.n	80004aa <__udivmoddi4+0x2ae>
 800044a:	428b      	cmp	r3, r1
 800044c:	d92d      	bls.n	80004aa <__udivmoddi4+0x2ae>
 800044e:	3f02      	subs	r7, #2
 8000450:	4429      	add	r1, r5
 8000452:	1acb      	subs	r3, r1, r3
 8000454:	b281      	uxth	r1, r0
 8000456:	fbb3 f0fe 	udiv	r0, r3, lr
 800045a:	fb0e 3310 	mls	r3, lr, r0, r3
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb00 f308 	mul.w	r3, r0, r8
 8000466:	428b      	cmp	r3, r1
 8000468:	d907      	bls.n	800047a <__udivmoddi4+0x27e>
 800046a:	1869      	adds	r1, r5, r1
 800046c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000470:	d217      	bcs.n	80004a2 <__udivmoddi4+0x2a6>
 8000472:	428b      	cmp	r3, r1
 8000474:	d915      	bls.n	80004a2 <__udivmoddi4+0x2a6>
 8000476:	3802      	subs	r0, #2
 8000478:	4429      	add	r1, r5
 800047a:	1ac9      	subs	r1, r1, r3
 800047c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000480:	e73b      	b.n	80002fa <__udivmoddi4+0xfe>
 8000482:	4637      	mov	r7, r6
 8000484:	4630      	mov	r0, r6
 8000486:	e709      	b.n	800029c <__udivmoddi4+0xa0>
 8000488:	4607      	mov	r7, r0
 800048a:	e6e7      	b.n	800025c <__udivmoddi4+0x60>
 800048c:	4618      	mov	r0, r3
 800048e:	e6fb      	b.n	8000288 <__udivmoddi4+0x8c>
 8000490:	4541      	cmp	r1, r8
 8000492:	d2ab      	bcs.n	80003ec <__udivmoddi4+0x1f0>
 8000494:	ebb8 0a02 	subs.w	sl, r8, r2
 8000498:	eb69 020e 	sbc.w	r2, r9, lr
 800049c:	3801      	subs	r0, #1
 800049e:	4613      	mov	r3, r2
 80004a0:	e7a4      	b.n	80003ec <__udivmoddi4+0x1f0>
 80004a2:	4660      	mov	r0, ip
 80004a4:	e7e9      	b.n	800047a <__udivmoddi4+0x27e>
 80004a6:	4618      	mov	r0, r3
 80004a8:	e795      	b.n	80003d6 <__udivmoddi4+0x1da>
 80004aa:	4667      	mov	r7, ip
 80004ac:	e7d1      	b.n	8000452 <__udivmoddi4+0x256>
 80004ae:	4681      	mov	r9, r0
 80004b0:	e77c      	b.n	80003ac <__udivmoddi4+0x1b0>
 80004b2:	3802      	subs	r0, #2
 80004b4:	442c      	add	r4, r5
 80004b6:	e747      	b.n	8000348 <__udivmoddi4+0x14c>
 80004b8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004bc:	442b      	add	r3, r5
 80004be:	e72f      	b.n	8000320 <__udivmoddi4+0x124>
 80004c0:	4638      	mov	r0, r7
 80004c2:	e708      	b.n	80002d6 <__udivmoddi4+0xda>
 80004c4:	4637      	mov	r7, r6
 80004c6:	e6e9      	b.n	800029c <__udivmoddi4+0xa0>

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <app_LecturaBoton>:

Presionado_boton estado = NO_PRESIONADO;

uint8_t boton = 0,contador = 0;
void app_LecturaBoton(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
		HAL_Delay(5);
 80004d0:	2005      	movs	r0, #5
 80004d2:	f001 fad7 	bl	8001a84 <HAL_Delay>
		boton = HAL_GPIO_ReadPin(Entrada_GPIO_Port, Entrada_Pin);
 80004d6:	2140      	movs	r1, #64	; 0x40
 80004d8:	4810      	ldr	r0, [pc, #64]	; (800051c <app_LecturaBoton+0x50>)
 80004da:	f001 fd79 	bl	8001fd0 <HAL_GPIO_ReadPin>
 80004de:	4603      	mov	r3, r0
 80004e0:	461a      	mov	r2, r3
 80004e2:	4b0f      	ldr	r3, [pc, #60]	; (8000520 <app_LecturaBoton+0x54>)
 80004e4:	701a      	strb	r2, [r3, #0]
		if(boton == 0)
 80004e6:	4b0e      	ldr	r3, [pc, #56]	; (8000520 <app_LecturaBoton+0x54>)
 80004e8:	781b      	ldrb	r3, [r3, #0]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d105      	bne.n	80004fa <app_LecturaBoton+0x2e>
		{
			contador = contador + 1;
 80004ee:	4b0d      	ldr	r3, [pc, #52]	; (8000524 <app_LecturaBoton+0x58>)
 80004f0:	781b      	ldrb	r3, [r3, #0]
 80004f2:	3301      	adds	r3, #1
 80004f4:	b2da      	uxtb	r2, r3
 80004f6:	4b0b      	ldr	r3, [pc, #44]	; (8000524 <app_LecturaBoton+0x58>)
 80004f8:	701a      	strb	r2, [r3, #0]
		}
		if(contador == 20)
 80004fa:	4b0a      	ldr	r3, [pc, #40]	; (8000524 <app_LecturaBoton+0x58>)
 80004fc:	781b      	ldrb	r3, [r3, #0]
 80004fe:	2b14      	cmp	r3, #20
 8000500:	d106      	bne.n	8000510 <app_LecturaBoton+0x44>
		{
			contador = 0;
 8000502:	4b08      	ldr	r3, [pc, #32]	; (8000524 <app_LecturaBoton+0x58>)
 8000504:	2200      	movs	r2, #0
 8000506:	701a      	strb	r2, [r3, #0]
			estado = PRESIONADO;
 8000508:	4b07      	ldr	r3, [pc, #28]	; (8000528 <app_LecturaBoton+0x5c>)
 800050a:	2201      	movs	r2, #1
 800050c:	701a      	strb	r2, [r3, #0]
		}
		else
		{
			estado = NO_PRESIONADO;
		}
}
 800050e:	e002      	b.n	8000516 <app_LecturaBoton+0x4a>
			estado = NO_PRESIONADO;
 8000510:	4b05      	ldr	r3, [pc, #20]	; (8000528 <app_LecturaBoton+0x5c>)
 8000512:	2200      	movs	r2, #0
 8000514:	701a      	strb	r2, [r3, #0]
}
 8000516:	bf00      	nop
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	48000400 	.word	0x48000400
 8000520:	20000029 	.word	0x20000029
 8000524:	2000002a 	.word	0x2000002a
 8000528:	20000028 	.word	0x20000028

0800052c <app_Debounce>:

uint8_t app_Debounce(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
	volatile uint8_t Presionado = 0;
 8000532:	2300      	movs	r3, #0
 8000534:	71fb      	strb	r3, [r7, #7]
	app_LecturaBoton();
 8000536:	f7ff ffc9 	bl	80004cc <app_LecturaBoton>
	switch(estado)
 800053a:	4b09      	ldr	r3, [pc, #36]	; (8000560 <app_Debounce+0x34>)
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	2b00      	cmp	r3, #0
 8000540:	d002      	beq.n	8000548 <app_Debounce+0x1c>
 8000542:	2b01      	cmp	r3, #1
 8000544:	d003      	beq.n	800054e <app_Debounce+0x22>
 8000546:	e005      	b.n	8000554 <app_Debounce+0x28>
	{
		case NO_PRESIONADO:
		{
			/* No realiza nada */
			Presionado = 0;
 8000548:	2300      	movs	r3, #0
 800054a:	71fb      	strb	r3, [r7, #7]
		}break;
 800054c:	e002      	b.n	8000554 <app_Debounce+0x28>
		case PRESIONADO:
		{
			Presionado = 1;
 800054e:	2301      	movs	r3, #1
 8000550:	71fb      	strb	r3, [r7, #7]
		}break;
 8000552:	bf00      	nop
		default:
		{

		}
	}
	return Presionado;
 8000554:	79fb      	ldrb	r3, [r7, #7]
 8000556:	b2db      	uxtb	r3, r3
}
 8000558:	4618      	mov	r0, r3
 800055a:	3708      	adds	r7, #8
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000028 	.word	0x20000028

08000564 <app_NumeroA7Segmentos>:
/* Variables globales */
uint8_t Bandera[]={0,0,0};

/* Conversion del valor numerico para 7 segmentos */
void app_NumeroA7Segmentos(uint8_t Numero)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0
 800056a:	4603      	mov	r3, r0
 800056c:	71fb      	strb	r3, [r7, #7]
	switch(Numero)
 800056e:	79fb      	ldrb	r3, [r7, #7]
 8000570:	2b09      	cmp	r3, #9
 8000572:	f200 819d 	bhi.w	80008b0 <app_NumeroA7Segmentos+0x34c>
 8000576:	a201      	add	r2, pc, #4	; (adr r2, 800057c <app_NumeroA7Segmentos+0x18>)
 8000578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800057c:	080005a5 	.word	0x080005a5
 8000580:	080005f3 	.word	0x080005f3
 8000584:	08000641 	.word	0x08000641
 8000588:	0800068f 	.word	0x0800068f
 800058c:	080006dd 	.word	0x080006dd
 8000590:	0800072b 	.word	0x0800072b
 8000594:	08000779 	.word	0x08000779
 8000598:	080007c7 	.word	0x080007c7
 800059c:	08000815 	.word	0x08000815
 80005a0:	08000863 	.word	0x08000863
	{
		case 0:
		{
			HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 80005a4:	2201      	movs	r2, #1
 80005a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ae:	f001 fd27 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 80005b2:	2201      	movs	r2, #1
 80005b4:	2102      	movs	r1, #2
 80005b6:	48c0      	ldr	r0, [pc, #768]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80005b8:	f001 fd22 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 80005bc:	2201      	movs	r2, #1
 80005be:	2104      	movs	r1, #4
 80005c0:	48bd      	ldr	r0, [pc, #756]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80005c2:	f001 fd1d 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 80005c6:	2201      	movs	r2, #1
 80005c8:	2101      	movs	r1, #1
 80005ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ce:	f001 fd17 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 80005d2:	2201      	movs	r2, #1
 80005d4:	2110      	movs	r1, #16
 80005d6:	48b8      	ldr	r0, [pc, #736]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80005d8:	f001 fd12 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 80005dc:	2201      	movs	r2, #1
 80005de:	2140      	movs	r1, #64	; 0x40
 80005e0:	48b5      	ldr	r0, [pc, #724]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80005e2:	f001 fd0d 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 80005e6:	2200      	movs	r2, #0
 80005e8:	2180      	movs	r1, #128	; 0x80
 80005ea:	48b3      	ldr	r0, [pc, #716]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80005ec:	f001 fd08 	bl	8002000 <HAL_GPIO_WritePin>

		}break;
 80005f0:	e15e      	b.n	80008b0 <app_NumeroA7Segmentos+0x34c>
		case 1:
		{
			HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 80005f2:	2200      	movs	r2, #0
 80005f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005fc:	f001 fd00 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 8000600:	2201      	movs	r2, #1
 8000602:	2102      	movs	r1, #2
 8000604:	48ac      	ldr	r0, [pc, #688]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000606:	f001 fcfb 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 800060a:	2201      	movs	r2, #1
 800060c:	2104      	movs	r1, #4
 800060e:	48aa      	ldr	r0, [pc, #680]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000610:	f001 fcf6 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 8000614:	2200      	movs	r2, #0
 8000616:	2101      	movs	r1, #1
 8000618:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800061c:	f001 fcf0 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 8000620:	2200      	movs	r2, #0
 8000622:	2110      	movs	r1, #16
 8000624:	48a4      	ldr	r0, [pc, #656]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000626:	f001 fceb 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 800062a:	2200      	movs	r2, #0
 800062c:	2140      	movs	r1, #64	; 0x40
 800062e:	48a2      	ldr	r0, [pc, #648]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000630:	f001 fce6 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 8000634:	2200      	movs	r2, #0
 8000636:	2180      	movs	r1, #128	; 0x80
 8000638:	489f      	ldr	r0, [pc, #636]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 800063a:	f001 fce1 	bl	8002000 <HAL_GPIO_WritePin>
		}break;
 800063e:	e137      	b.n	80008b0 <app_NumeroA7Segmentos+0x34c>
		case 2:
		{
			HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 8000640:	2201      	movs	r2, #1
 8000642:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000646:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800064a:	f001 fcd9 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 800064e:	2201      	movs	r2, #1
 8000650:	2102      	movs	r1, #2
 8000652:	4899      	ldr	r0, [pc, #612]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000654:	f001 fcd4 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 8000658:	2200      	movs	r2, #0
 800065a:	2104      	movs	r1, #4
 800065c:	4896      	ldr	r0, [pc, #600]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 800065e:	f001 fccf 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000662:	2201      	movs	r2, #1
 8000664:	2101      	movs	r1, #1
 8000666:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800066a:	f001 fcc9 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 800066e:	2201      	movs	r2, #1
 8000670:	2110      	movs	r1, #16
 8000672:	4891      	ldr	r0, [pc, #580]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000674:	f001 fcc4 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 8000678:	2200      	movs	r2, #0
 800067a:	2140      	movs	r1, #64	; 0x40
 800067c:	488e      	ldr	r0, [pc, #568]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 800067e:	f001 fcbf 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000682:	2201      	movs	r2, #1
 8000684:	2180      	movs	r1, #128	; 0x80
 8000686:	488c      	ldr	r0, [pc, #560]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000688:	f001 fcba 	bl	8002000 <HAL_GPIO_WritePin>
		}break;
 800068c:	e110      	b.n	80008b0 <app_NumeroA7Segmentos+0x34c>
		case 3:
		{
			HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 800068e:	2201      	movs	r2, #1
 8000690:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000694:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000698:	f001 fcb2 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 800069c:	2201      	movs	r2, #1
 800069e:	2102      	movs	r1, #2
 80006a0:	4885      	ldr	r0, [pc, #532]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80006a2:	f001 fcad 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 80006a6:	2201      	movs	r2, #1
 80006a8:	2104      	movs	r1, #4
 80006aa:	4883      	ldr	r0, [pc, #524]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80006ac:	f001 fca8 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 80006b0:	2201      	movs	r2, #1
 80006b2:	2101      	movs	r1, #1
 80006b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006b8:	f001 fca2 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 80006bc:	2200      	movs	r2, #0
 80006be:	2110      	movs	r1, #16
 80006c0:	487d      	ldr	r0, [pc, #500]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80006c2:	f001 fc9d 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 80006c6:	2200      	movs	r2, #0
 80006c8:	2140      	movs	r1, #64	; 0x40
 80006ca:	487b      	ldr	r0, [pc, #492]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80006cc:	f001 fc98 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 80006d0:	2201      	movs	r2, #1
 80006d2:	2180      	movs	r1, #128	; 0x80
 80006d4:	4878      	ldr	r0, [pc, #480]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80006d6:	f001 fc93 	bl	8002000 <HAL_GPIO_WritePin>
		}break;
 80006da:	e0e9      	b.n	80008b0 <app_NumeroA7Segmentos+0x34c>
		case 4:
		{
			HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 80006dc:	2200      	movs	r2, #0
 80006de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006e6:	f001 fc8b 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 80006ea:	2201      	movs	r2, #1
 80006ec:	2102      	movs	r1, #2
 80006ee:	4872      	ldr	r0, [pc, #456]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80006f0:	f001 fc86 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 80006f4:	2201      	movs	r2, #1
 80006f6:	2104      	movs	r1, #4
 80006f8:	486f      	ldr	r0, [pc, #444]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80006fa:	f001 fc81 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 80006fe:	2200      	movs	r2, #0
 8000700:	2101      	movs	r1, #1
 8000702:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000706:	f001 fc7b 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 800070a:	2200      	movs	r2, #0
 800070c:	2110      	movs	r1, #16
 800070e:	486a      	ldr	r0, [pc, #424]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000710:	f001 fc76 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000714:	2201      	movs	r2, #1
 8000716:	2140      	movs	r1, #64	; 0x40
 8000718:	4867      	ldr	r0, [pc, #412]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 800071a:	f001 fc71 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 800071e:	2201      	movs	r2, #1
 8000720:	2180      	movs	r1, #128	; 0x80
 8000722:	4865      	ldr	r0, [pc, #404]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000724:	f001 fc6c 	bl	8002000 <HAL_GPIO_WritePin>
		}break;
 8000728:	e0c2      	b.n	80008b0 <app_NumeroA7Segmentos+0x34c>
		case 5:
		{
			HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 800072a:	2201      	movs	r2, #1
 800072c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000730:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000734:	f001 fc64 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8000738:	2200      	movs	r2, #0
 800073a:	2102      	movs	r1, #2
 800073c:	485e      	ldr	r0, [pc, #376]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 800073e:	f001 fc5f 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000742:	2201      	movs	r2, #1
 8000744:	2104      	movs	r1, #4
 8000746:	485c      	ldr	r0, [pc, #368]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000748:	f001 fc5a 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 800074c:	2201      	movs	r2, #1
 800074e:	2101      	movs	r1, #1
 8000750:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000754:	f001 fc54 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 8000758:	2200      	movs	r2, #0
 800075a:	2110      	movs	r1, #16
 800075c:	4856      	ldr	r0, [pc, #344]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 800075e:	f001 fc4f 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000762:	2201      	movs	r2, #1
 8000764:	2140      	movs	r1, #64	; 0x40
 8000766:	4854      	ldr	r0, [pc, #336]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000768:	f001 fc4a 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 800076c:	2201      	movs	r2, #1
 800076e:	2180      	movs	r1, #128	; 0x80
 8000770:	4851      	ldr	r0, [pc, #324]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000772:	f001 fc45 	bl	8002000 <HAL_GPIO_WritePin>
		}break;
 8000776:	e09b      	b.n	80008b0 <app_NumeroA7Segmentos+0x34c>
		case 6:
		{
			HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 8000778:	2201      	movs	r2, #1
 800077a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800077e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000782:	f001 fc3d 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8000786:	2200      	movs	r2, #0
 8000788:	2102      	movs	r1, #2
 800078a:	484b      	ldr	r0, [pc, #300]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 800078c:	f001 fc38 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000790:	2201      	movs	r2, #1
 8000792:	2104      	movs	r1, #4
 8000794:	4848      	ldr	r0, [pc, #288]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000796:	f001 fc33 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 800079a:	2201      	movs	r2, #1
 800079c:	2101      	movs	r1, #1
 800079e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007a2:	f001 fc2d 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 80007a6:	2201      	movs	r2, #1
 80007a8:	2110      	movs	r1, #16
 80007aa:	4843      	ldr	r0, [pc, #268]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80007ac:	f001 fc28 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 80007b0:	2201      	movs	r2, #1
 80007b2:	2140      	movs	r1, #64	; 0x40
 80007b4:	4840      	ldr	r0, [pc, #256]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80007b6:	f001 fc23 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 80007ba:	2201      	movs	r2, #1
 80007bc:	2180      	movs	r1, #128	; 0x80
 80007be:	483e      	ldr	r0, [pc, #248]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80007c0:	f001 fc1e 	bl	8002000 <HAL_GPIO_WritePin>
		}break;
 80007c4:	e074      	b.n	80008b0 <app_NumeroA7Segmentos+0x34c>
		case 7:
		{
			HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 80007c6:	2201      	movs	r2, #1
 80007c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007d0:	f001 fc16 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 80007d4:	2201      	movs	r2, #1
 80007d6:	2102      	movs	r1, #2
 80007d8:	4837      	ldr	r0, [pc, #220]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80007da:	f001 fc11 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 80007de:	2201      	movs	r2, #1
 80007e0:	2104      	movs	r1, #4
 80007e2:	4835      	ldr	r0, [pc, #212]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80007e4:	f001 fc0c 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 80007e8:	2200      	movs	r2, #0
 80007ea:	2101      	movs	r1, #1
 80007ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007f0:	f001 fc06 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 80007f4:	2200      	movs	r2, #0
 80007f6:	2110      	movs	r1, #16
 80007f8:	482f      	ldr	r0, [pc, #188]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80007fa:	f001 fc01 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 80007fe:	2200      	movs	r2, #0
 8000800:	2140      	movs	r1, #64	; 0x40
 8000802:	482d      	ldr	r0, [pc, #180]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000804:	f001 fbfc 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000808:	2201      	movs	r2, #1
 800080a:	2180      	movs	r1, #128	; 0x80
 800080c:	482a      	ldr	r0, [pc, #168]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 800080e:	f001 fbf7 	bl	8002000 <HAL_GPIO_WritePin>
		}break;
 8000812:	e04d      	b.n	80008b0 <app_NumeroA7Segmentos+0x34c>
		case 8:
		{
			HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 8000814:	2201      	movs	r2, #1
 8000816:	f44f 7180 	mov.w	r1, #256	; 0x100
 800081a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800081e:	f001 fbef 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 8000822:	2201      	movs	r2, #1
 8000824:	2102      	movs	r1, #2
 8000826:	4824      	ldr	r0, [pc, #144]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000828:	f001 fbea 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 800082c:	2201      	movs	r2, #1
 800082e:	2104      	movs	r1, #4
 8000830:	4821      	ldr	r0, [pc, #132]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000832:	f001 fbe5 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000836:	2201      	movs	r2, #1
 8000838:	2101      	movs	r1, #1
 800083a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800083e:	f001 fbdf 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000842:	2201      	movs	r2, #1
 8000844:	2110      	movs	r1, #16
 8000846:	481c      	ldr	r0, [pc, #112]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000848:	f001 fbda 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 800084c:	2201      	movs	r2, #1
 800084e:	2140      	movs	r1, #64	; 0x40
 8000850:	4819      	ldr	r0, [pc, #100]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000852:	f001 fbd5 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000856:	2201      	movs	r2, #1
 8000858:	2180      	movs	r1, #128	; 0x80
 800085a:	4817      	ldr	r0, [pc, #92]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 800085c:	f001 fbd0 	bl	8002000 <HAL_GPIO_WritePin>
		}break;
 8000860:	e026      	b.n	80008b0 <app_NumeroA7Segmentos+0x34c>
		case 9:
		{
			HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 8000862:	2201      	movs	r2, #1
 8000864:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000868:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800086c:	f001 fbc8 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 8000870:	2201      	movs	r2, #1
 8000872:	2102      	movs	r1, #2
 8000874:	4810      	ldr	r0, [pc, #64]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000876:	f001 fbc3 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 800087a:	2201      	movs	r2, #1
 800087c:	2104      	movs	r1, #4
 800087e:	480e      	ldr	r0, [pc, #56]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000880:	f001 fbbe 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000884:	2201      	movs	r2, #1
 8000886:	2101      	movs	r1, #1
 8000888:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800088c:	f001 fbb8 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 8000890:	2200      	movs	r2, #0
 8000892:	2110      	movs	r1, #16
 8000894:	4808      	ldr	r0, [pc, #32]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 8000896:	f001 fbb3 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 800089a:	2201      	movs	r2, #1
 800089c:	2140      	movs	r1, #64	; 0x40
 800089e:	4806      	ldr	r0, [pc, #24]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80008a0:	f001 fbae 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 80008a4:	2201      	movs	r2, #1
 80008a6:	2180      	movs	r1, #128	; 0x80
 80008a8:	4803      	ldr	r0, [pc, #12]	; (80008b8 <app_NumeroA7Segmentos+0x354>)
 80008aa:	f001 fba9 	bl	8002000 <HAL_GPIO_WritePin>
		}break;
 80008ae:	bf00      	nop
		{

			/*No hace nada */
		}
	}
}
 80008b0:	bf00      	nop
 80008b2:	3708      	adds	r7, #8
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	48000800 	.word	0x48000800

080008bc <app_SeleccionDisplay>:

/* Seleccion del display, su uso es para 4 displays de 7 segmentos */
/* Es necesario el usado de transistores */
void app_SeleccionDisplay(uint8_t Display)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	4603      	mov	r3, r0
 80008c4:	71fb      	strb	r3, [r7, #7]
	switch(Display)
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	2b03      	cmp	r3, #3
 80008ca:	d86f      	bhi.n	80009ac <app_SeleccionDisplay+0xf0>
 80008cc:	a201      	add	r2, pc, #4	; (adr r2, 80008d4 <app_SeleccionDisplay+0x18>)
 80008ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008d2:	bf00      	nop
 80008d4:	080008e5 	.word	0x080008e5
 80008d8:	08000917 	.word	0x08000917
 80008dc:	08000949 	.word	0x08000949
 80008e0:	0800097b 	.word	0x0800097b
	{
		case 0:
			{
				HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 1);
 80008e4:	2201      	movs	r2, #1
 80008e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008ee:	f001 fb87 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 0);
 80008f2:	2200      	movs	r2, #0
 80008f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008fc:	f001 fb80 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 0);
 8000900:	2200      	movs	r2, #0
 8000902:	2120      	movs	r1, #32
 8000904:	4837      	ldr	r0, [pc, #220]	; (80009e4 <app_SeleccionDisplay+0x128>)
 8000906:	f001 fb7b 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 0);
 800090a:	2200      	movs	r2, #0
 800090c:	2110      	movs	r1, #16
 800090e:	4835      	ldr	r0, [pc, #212]	; (80009e4 <app_SeleccionDisplay+0x128>)
 8000910:	f001 fb76 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 8000914:	e062      	b.n	80009dc <app_SeleccionDisplay+0x120>
		case 1:
			{
				HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 0);
 8000916:	2200      	movs	r2, #0
 8000918:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800091c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000920:	f001 fb6e 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 1);
 8000924:	2201      	movs	r2, #1
 8000926:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800092a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800092e:	f001 fb67 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 0);
 8000932:	2200      	movs	r2, #0
 8000934:	2120      	movs	r1, #32
 8000936:	482b      	ldr	r0, [pc, #172]	; (80009e4 <app_SeleccionDisplay+0x128>)
 8000938:	f001 fb62 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 0);
 800093c:	2200      	movs	r2, #0
 800093e:	2110      	movs	r1, #16
 8000940:	4828      	ldr	r0, [pc, #160]	; (80009e4 <app_SeleccionDisplay+0x128>)
 8000942:	f001 fb5d 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 8000946:	e049      	b.n	80009dc <app_SeleccionDisplay+0x120>
		case 2:
			{
				HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 0);
 8000948:	2200      	movs	r2, #0
 800094a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800094e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000952:	f001 fb55 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 0);
 8000956:	2200      	movs	r2, #0
 8000958:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800095c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000960:	f001 fb4e 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 1);
 8000964:	2201      	movs	r2, #1
 8000966:	2120      	movs	r1, #32
 8000968:	481e      	ldr	r0, [pc, #120]	; (80009e4 <app_SeleccionDisplay+0x128>)
 800096a:	f001 fb49 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 0);
 800096e:	2200      	movs	r2, #0
 8000970:	2110      	movs	r1, #16
 8000972:	481c      	ldr	r0, [pc, #112]	; (80009e4 <app_SeleccionDisplay+0x128>)
 8000974:	f001 fb44 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 8000978:	e030      	b.n	80009dc <app_SeleccionDisplay+0x120>
		case 3:
			{
				HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 0);
 800097a:	2200      	movs	r2, #0
 800097c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000980:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000984:	f001 fb3c 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 0);
 8000988:	2200      	movs	r2, #0
 800098a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800098e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000992:	f001 fb35 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 0);
 8000996:	2200      	movs	r2, #0
 8000998:	2120      	movs	r1, #32
 800099a:	4812      	ldr	r0, [pc, #72]	; (80009e4 <app_SeleccionDisplay+0x128>)
 800099c:	f001 fb30 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 1);
 80009a0:	2201      	movs	r2, #1
 80009a2:	2110      	movs	r1, #16
 80009a4:	480f      	ldr	r0, [pc, #60]	; (80009e4 <app_SeleccionDisplay+0x128>)
 80009a6:	f001 fb2b 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 80009aa:	e017      	b.n	80009dc <app_SeleccionDisplay+0x120>
		default:
		{
			/* Envia todos los displays a 1 logicos */
			HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 1);
 80009ac:	2201      	movs	r2, #1
 80009ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009b6:	f001 fb23 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 1);
 80009ba:	2201      	movs	r2, #1
 80009bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009c4:	f001 fb1c 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 1);
 80009c8:	2201      	movs	r2, #1
 80009ca:	2120      	movs	r1, #32
 80009cc:	4805      	ldr	r0, [pc, #20]	; (80009e4 <app_SeleccionDisplay+0x128>)
 80009ce:	f001 fb17 	bl	8002000 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 1);
 80009d2:	2201      	movs	r2, #1
 80009d4:	2110      	movs	r1, #16
 80009d6:	4803      	ldr	r0, [pc, #12]	; (80009e4 <app_SeleccionDisplay+0x128>)
 80009d8:	f001 fb12 	bl	8002000 <HAL_GPIO_WritePin>
		}
	}
}
 80009dc:	bf00      	nop
 80009de:	3708      	adds	r7, #8
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	48000400 	.word	0x48000400

080009e8 <app_Despliegue>:

/* Separacion de numero en unidades, decenas, centenas ... */
void app_Despliegue(uint16_t Numero)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b084      	sub	sp, #16
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	4603      	mov	r3, r0
 80009f0:	80fb      	strh	r3, [r7, #6]
	uint8_t Primero  =  Numero % 10;
 80009f2:	88fa      	ldrh	r2, [r7, #6]
 80009f4:	4b5e      	ldr	r3, [pc, #376]	; (8000b70 <app_Despliegue+0x188>)
 80009f6:	fba3 1302 	umull	r1, r3, r3, r2
 80009fa:	08d9      	lsrs	r1, r3, #3
 80009fc:	460b      	mov	r3, r1
 80009fe:	009b      	lsls	r3, r3, #2
 8000a00:	440b      	add	r3, r1
 8000a02:	005b      	lsls	r3, r3, #1
 8000a04:	1ad3      	subs	r3, r2, r3
 8000a06:	b29b      	uxth	r3, r3
 8000a08:	73fb      	strb	r3, [r7, #15]
	uint8_t Segundo =  ( Numero - Primero ) % 100 / 10;
 8000a0a:	88fa      	ldrh	r2, [r7, #6]
 8000a0c:	7bfb      	ldrb	r3, [r7, #15]
 8000a0e:	1ad2      	subs	r2, r2, r3
 8000a10:	4b58      	ldr	r3, [pc, #352]	; (8000b74 <app_Despliegue+0x18c>)
 8000a12:	fb83 1302 	smull	r1, r3, r3, r2
 8000a16:	1159      	asrs	r1, r3, #5
 8000a18:	17d3      	asrs	r3, r2, #31
 8000a1a:	1acb      	subs	r3, r1, r3
 8000a1c:	2164      	movs	r1, #100	; 0x64
 8000a1e:	fb01 f303 	mul.w	r3, r1, r3
 8000a22:	1ad3      	subs	r3, r2, r3
 8000a24:	4a54      	ldr	r2, [pc, #336]	; (8000b78 <app_Despliegue+0x190>)
 8000a26:	fb82 1203 	smull	r1, r2, r2, r3
 8000a2a:	1092      	asrs	r2, r2, #2
 8000a2c:	17db      	asrs	r3, r3, #31
 8000a2e:	1ad3      	subs	r3, r2, r3
 8000a30:	73bb      	strb	r3, [r7, #14]
	uint8_t Tercero  =  ( Numero - Primero - Segundo ) % 1000 / 100;
 8000a32:	88fa      	ldrh	r2, [r7, #6]
 8000a34:	7bfb      	ldrb	r3, [r7, #15]
 8000a36:	1ad2      	subs	r2, r2, r3
 8000a38:	7bbb      	ldrb	r3, [r7, #14]
 8000a3a:	1ad2      	subs	r2, r2, r3
 8000a3c:	4b4f      	ldr	r3, [pc, #316]	; (8000b7c <app_Despliegue+0x194>)
 8000a3e:	fb83 1302 	smull	r1, r3, r3, r2
 8000a42:	1199      	asrs	r1, r3, #6
 8000a44:	17d3      	asrs	r3, r2, #31
 8000a46:	1acb      	subs	r3, r1, r3
 8000a48:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a4c:	fb01 f303 	mul.w	r3, r1, r3
 8000a50:	1ad3      	subs	r3, r2, r3
 8000a52:	4a48      	ldr	r2, [pc, #288]	; (8000b74 <app_Despliegue+0x18c>)
 8000a54:	fb82 1203 	smull	r1, r2, r2, r3
 8000a58:	1152      	asrs	r2, r2, #5
 8000a5a:	17db      	asrs	r3, r3, #31
 8000a5c:	1ad3      	subs	r3, r2, r3
 8000a5e:	737b      	strb	r3, [r7, #13]
	uint8_t Cuarto =  ( Numero - Primero - Segundo - Tercero ) % 10000 / 1000;
 8000a60:	88fa      	ldrh	r2, [r7, #6]
 8000a62:	7bfb      	ldrb	r3, [r7, #15]
 8000a64:	1ad2      	subs	r2, r2, r3
 8000a66:	7bbb      	ldrb	r3, [r7, #14]
 8000a68:	1ad2      	subs	r2, r2, r3
 8000a6a:	7b7b      	ldrb	r3, [r7, #13]
 8000a6c:	1ad2      	subs	r2, r2, r3
 8000a6e:	4b44      	ldr	r3, [pc, #272]	; (8000b80 <app_Despliegue+0x198>)
 8000a70:	fb83 1302 	smull	r1, r3, r3, r2
 8000a74:	1319      	asrs	r1, r3, #12
 8000a76:	17d3      	asrs	r3, r2, #31
 8000a78:	1acb      	subs	r3, r1, r3
 8000a7a:	f242 7110 	movw	r1, #10000	; 0x2710
 8000a7e:	fb01 f303 	mul.w	r3, r1, r3
 8000a82:	1ad3      	subs	r3, r2, r3
 8000a84:	4a3d      	ldr	r2, [pc, #244]	; (8000b7c <app_Despliegue+0x194>)
 8000a86:	fb82 1203 	smull	r1, r2, r2, r3
 8000a8a:	1192      	asrs	r2, r2, #6
 8000a8c:	17db      	asrs	r3, r3, #31
 8000a8e:	1ad3      	subs	r3, r2, r3
 8000a90:	733b      	strb	r3, [r7, #12]

	HAL_GPIO_WritePin(Segmento_H_GPIO_Port, Segmento_H_Pin, 0);
 8000a92:	2200      	movs	r2, #0
 8000a94:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a98:	483a      	ldr	r0, [pc, #232]	; (8000b84 <app_Despliegue+0x19c>)
 8000a9a:	f001 fab1 	bl	8002000 <HAL_GPIO_WritePin>
	app_SeleccionDisplay(0);
 8000a9e:	2000      	movs	r0, #0
 8000aa0:	f7ff ff0c 	bl	80008bc <app_SeleccionDisplay>
	app_NumeroA7Segmentos(Cuarto);
 8000aa4:	7b3b      	ldrb	r3, [r7, #12]
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f7ff fd5c 	bl	8000564 <app_NumeroA7Segmentos>
	HAL_Delay(5);
 8000aac:	2005      	movs	r0, #5
 8000aae:	f000 ffe9 	bl	8001a84 <HAL_Delay>
	app_SeleccionDisplay(1);
 8000ab2:	2001      	movs	r0, #1
 8000ab4:	f7ff ff02 	bl	80008bc <app_SeleccionDisplay>
	app_NumeroA7Segmentos(Tercero);
 8000ab8:	7b7b      	ldrb	r3, [r7, #13]
 8000aba:	4618      	mov	r0, r3
 8000abc:	f7ff fd52 	bl	8000564 <app_NumeroA7Segmentos>
	HAL_Delay(5);
 8000ac0:	2005      	movs	r0, #5
 8000ac2:	f000 ffdf 	bl	8001a84 <HAL_Delay>
	app_SeleccionDisplay(2);
 8000ac6:	2002      	movs	r0, #2
 8000ac8:	f7ff fef8 	bl	80008bc <app_SeleccionDisplay>
	app_NumeroA7Segmentos(Segundo);
 8000acc:	7bbb      	ldrb	r3, [r7, #14]
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f7ff fd48 	bl	8000564 <app_NumeroA7Segmentos>
	HAL_Delay(5);
 8000ad4:	2005      	movs	r0, #5
 8000ad6:	f000 ffd5 	bl	8001a84 <HAL_Delay>
	app_SeleccionDisplay(3);
 8000ada:	2003      	movs	r0, #3
 8000adc:	f7ff feee 	bl	80008bc <app_SeleccionDisplay>
	app_NumeroA7Segmentos(Primero);
 8000ae0:	7bfb      	ldrb	r3, [r7, #15]
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f7ff fd3e 	bl	8000564 <app_NumeroA7Segmentos>
	HAL_Delay(5);
 8000ae8:	2005      	movs	r0, #5
 8000aea:	f000 ffcb 	bl	8001a84 <HAL_Delay>
	if(Bandera[0] == 1)
 8000aee:	4b26      	ldr	r3, [pc, #152]	; (8000b88 <app_Despliegue+0x1a0>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	2b01      	cmp	r3, #1
 8000af4:	d10f      	bne.n	8000b16 <app_Despliegue+0x12e>
	{
		app_SeleccionDisplay(0);
 8000af6:	2000      	movs	r0, #0
 8000af8:	f7ff fee0 	bl	80008bc <app_SeleccionDisplay>
		app_NumeroA7Segmentos(Cuarto);
 8000afc:	7b3b      	ldrb	r3, [r7, #12]
 8000afe:	4618      	mov	r0, r3
 8000b00:	f7ff fd30 	bl	8000564 <app_NumeroA7Segmentos>
		HAL_GPIO_WritePin(Segmento_H_GPIO_Port, Segmento_H_Pin, 1);
 8000b04:	2201      	movs	r2, #1
 8000b06:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b0a:	481e      	ldr	r0, [pc, #120]	; (8000b84 <app_Despliegue+0x19c>)
 8000b0c:	f001 fa78 	bl	8002000 <HAL_GPIO_WritePin>
		HAL_Delay(3);
 8000b10:	2003      	movs	r0, #3
 8000b12:	f000 ffb7 	bl	8001a84 <HAL_Delay>
	}
	if(Bandera[1] == 1)
 8000b16:	4b1c      	ldr	r3, [pc, #112]	; (8000b88 <app_Despliegue+0x1a0>)
 8000b18:	785b      	ldrb	r3, [r3, #1]
 8000b1a:	2b01      	cmp	r3, #1
 8000b1c:	d10f      	bne.n	8000b3e <app_Despliegue+0x156>
	{
		app_SeleccionDisplay(1);
 8000b1e:	2001      	movs	r0, #1
 8000b20:	f7ff fecc 	bl	80008bc <app_SeleccionDisplay>
		HAL_GPIO_WritePin(Segmento_H_GPIO_Port, Segmento_H_Pin, 1);
 8000b24:	2201      	movs	r2, #1
 8000b26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b2a:	4816      	ldr	r0, [pc, #88]	; (8000b84 <app_Despliegue+0x19c>)
 8000b2c:	f001 fa68 	bl	8002000 <HAL_GPIO_WritePin>
		app_NumeroA7Segmentos(Tercero);
 8000b30:	7b7b      	ldrb	r3, [r7, #13]
 8000b32:	4618      	mov	r0, r3
 8000b34:	f7ff fd16 	bl	8000564 <app_NumeroA7Segmentos>
		HAL_Delay(3);
 8000b38:	2003      	movs	r0, #3
 8000b3a:	f000 ffa3 	bl	8001a84 <HAL_Delay>
	}
	if(Bandera[2] == 1)
 8000b3e:	4b12      	ldr	r3, [pc, #72]	; (8000b88 <app_Despliegue+0x1a0>)
 8000b40:	789b      	ldrb	r3, [r3, #2]
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d10f      	bne.n	8000b66 <app_Despliegue+0x17e>
	{
		app_SeleccionDisplay(2);
 8000b46:	2002      	movs	r0, #2
 8000b48:	f7ff feb8 	bl	80008bc <app_SeleccionDisplay>
		HAL_GPIO_WritePin(Segmento_H_GPIO_Port, Segmento_H_Pin, 1);
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b52:	480c      	ldr	r0, [pc, #48]	; (8000b84 <app_Despliegue+0x19c>)
 8000b54:	f001 fa54 	bl	8002000 <HAL_GPIO_WritePin>
		app_NumeroA7Segmentos(Segundo);
 8000b58:	7bbb      	ldrb	r3, [r7, #14]
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f7ff fd02 	bl	8000564 <app_NumeroA7Segmentos>
		HAL_Delay(3);
 8000b60:	2003      	movs	r0, #3
 8000b62:	f000 ff8f 	bl	8001a84 <HAL_Delay>
	}

}
 8000b66:	bf00      	nop
 8000b68:	3710      	adds	r7, #16
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	cccccccd 	.word	0xcccccccd
 8000b74:	51eb851f 	.word	0x51eb851f
 8000b78:	66666667 	.word	0x66666667
 8000b7c:	10624dd3 	.word	0x10624dd3
 8000b80:	68db8bad 	.word	0x68db8bad
 8000b84:	48000800 	.word	0x48000800
 8000b88:	2000002c 	.word	0x2000002c

08000b8c <app_LetrasADisplay>:

}

/* Impresion de letras en display de 7 segmentos */
void app_LetrasADisplay(char Letras)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4603      	mov	r3, r0
 8000b94:	71fb      	strb	r3, [r7, #7]
	//volatile uint8_t i=0;
	switch(Letras)
 8000b96:	79fb      	ldrb	r3, [r7, #7]
 8000b98:	3b61      	subs	r3, #97	; 0x61
 8000b9a:	2b18      	cmp	r3, #24
 8000b9c:	f200 82f7 	bhi.w	800118e <app_LetrasADisplay+0x602>
 8000ba0:	a201      	add	r2, pc, #4	; (adr r2, 8000ba8 <app_LetrasADisplay+0x1c>)
 8000ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ba6:	bf00      	nop
 8000ba8:	08000c0d 	.word	0x08000c0d
 8000bac:	08000c5b 	.word	0x08000c5b
 8000bb0:	08000ca9 	.word	0x08000ca9
 8000bb4:	08000cf7 	.word	0x08000cf7
 8000bb8:	08000d45 	.word	0x08000d45
 8000bbc:	08000d93 	.word	0x08000d93
 8000bc0:	08000de1 	.word	0x08000de1
 8000bc4:	08000e2f 	.word	0x08000e2f
 8000bc8:	08000e7d 	.word	0x08000e7d
 8000bcc:	08000ecb 	.word	0x08000ecb
 8000bd0:	0800118f 	.word	0x0800118f
 8000bd4:	08000f19 	.word	0x08000f19
 8000bd8:	0800118f 	.word	0x0800118f
 8000bdc:	08000f6d 	.word	0x08000f6d
 8000be0:	08000fbb 	.word	0x08000fbb
 8000be4:	0800118f 	.word	0x0800118f
 8000be8:	0800118f 	.word	0x0800118f
 8000bec:	08001009 	.word	0x08001009
 8000bf0:	08001057 	.word	0x08001057
 8000bf4:	0800118f 	.word	0x0800118f
 8000bf8:	080010f3 	.word	0x080010f3
 8000bfc:	080010a5 	.word	0x080010a5
 8000c00:	0800118f 	.word	0x0800118f
 8000c04:	0800118f 	.word	0x0800118f
 8000c08:	08001141 	.word	0x08001141
		{
			case 'A' | 'a':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c16:	f001 f9f3 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	2102      	movs	r1, #2
 8000c1e:	48d2      	ldr	r0, [pc, #840]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000c20:	f001 f9ee 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000c24:	2201      	movs	r2, #1
 8000c26:	2104      	movs	r1, #4
 8000c28:	48cf      	ldr	r0, [pc, #828]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000c2a:	f001 f9e9 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 8000c2e:	2200      	movs	r2, #0
 8000c30:	2101      	movs	r1, #1
 8000c32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c36:	f001 f9e3 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	2110      	movs	r1, #16
 8000c3e:	48ca      	ldr	r0, [pc, #808]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000c40:	f001 f9de 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000c44:	2201      	movs	r2, #1
 8000c46:	2140      	movs	r1, #64	; 0x40
 8000c48:	48c7      	ldr	r0, [pc, #796]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000c4a:	f001 f9d9 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000c4e:	2201      	movs	r2, #1
 8000c50:	2180      	movs	r1, #128	; 0x80
 8000c52:	48c5      	ldr	r0, [pc, #788]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000c54:	f001 f9d4 	bl	8002000 <HAL_GPIO_WritePin>

			}break;
 8000c58:	e299      	b.n	800118e <app_LetrasADisplay+0x602>
			case 'B' | 'b':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c64:	f001 f9cc 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2102      	movs	r1, #2
 8000c6c:	48be      	ldr	r0, [pc, #760]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000c6e:	f001 f9c7 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000c72:	2201      	movs	r2, #1
 8000c74:	2104      	movs	r1, #4
 8000c76:	48bc      	ldr	r0, [pc, #752]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000c78:	f001 f9c2 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	2101      	movs	r1, #1
 8000c80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c84:	f001 f9bc 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000c88:	2201      	movs	r2, #1
 8000c8a:	2110      	movs	r1, #16
 8000c8c:	48b6      	ldr	r0, [pc, #728]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000c8e:	f001 f9b7 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000c92:	2201      	movs	r2, #1
 8000c94:	2140      	movs	r1, #64	; 0x40
 8000c96:	48b4      	ldr	r0, [pc, #720]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000c98:	f001 f9b2 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	2180      	movs	r1, #128	; 0x80
 8000ca0:	48b1      	ldr	r0, [pc, #708]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000ca2:	f001 f9ad 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 8000ca6:	e272      	b.n	800118e <app_LetrasADisplay+0x602>
			case 'C' | 'c':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 8000ca8:	2201      	movs	r2, #1
 8000caa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cb2:	f001 f9a5 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	2102      	movs	r1, #2
 8000cba:	48ab      	ldr	r0, [pc, #684]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000cbc:	f001 f9a0 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	2104      	movs	r1, #4
 8000cc4:	48a8      	ldr	r0, [pc, #672]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000cc6:	f001 f99b 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000cca:	2201      	movs	r2, #1
 8000ccc:	2101      	movs	r1, #1
 8000cce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cd2:	f001 f995 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	2110      	movs	r1, #16
 8000cda:	48a3      	ldr	r0, [pc, #652]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000cdc:	f001 f990 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	2140      	movs	r1, #64	; 0x40
 8000ce4:	48a0      	ldr	r0, [pc, #640]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000ce6:	f001 f98b 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 8000cea:	2200      	movs	r2, #0
 8000cec:	2180      	movs	r1, #128	; 0x80
 8000cee:	489e      	ldr	r0, [pc, #632]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000cf0:	f001 f986 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 8000cf4:	e24b      	b.n	800118e <app_LetrasADisplay+0x602>
			case 'D' | 'd':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d00:	f001 f97e 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 8000d04:	2201      	movs	r2, #1
 8000d06:	2102      	movs	r1, #2
 8000d08:	4897      	ldr	r0, [pc, #604]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000d0a:	f001 f979 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000d0e:	2201      	movs	r2, #1
 8000d10:	2104      	movs	r1, #4
 8000d12:	4895      	ldr	r0, [pc, #596]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000d14:	f001 f974 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000d18:	2201      	movs	r2, #1
 8000d1a:	2101      	movs	r1, #1
 8000d1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d20:	f001 f96e 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000d24:	2201      	movs	r2, #1
 8000d26:	2110      	movs	r1, #16
 8000d28:	488f      	ldr	r0, [pc, #572]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000d2a:	f001 f969 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 8000d2e:	2200      	movs	r2, #0
 8000d30:	2140      	movs	r1, #64	; 0x40
 8000d32:	488d      	ldr	r0, [pc, #564]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000d34:	f001 f964 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000d38:	2201      	movs	r2, #1
 8000d3a:	2180      	movs	r1, #128	; 0x80
 8000d3c:	488a      	ldr	r0, [pc, #552]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000d3e:	f001 f95f 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 8000d42:	e224      	b.n	800118e <app_LetrasADisplay+0x602>
			case 'E' | 'e':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 8000d44:	2201      	movs	r2, #1
 8000d46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d4e:	f001 f957 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8000d52:	2200      	movs	r2, #0
 8000d54:	2102      	movs	r1, #2
 8000d56:	4884      	ldr	r0, [pc, #528]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000d58:	f001 f952 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	2104      	movs	r1, #4
 8000d60:	4881      	ldr	r0, [pc, #516]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000d62:	f001 f94d 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000d66:	2201      	movs	r2, #1
 8000d68:	2101      	movs	r1, #1
 8000d6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d6e:	f001 f947 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000d72:	2201      	movs	r2, #1
 8000d74:	2110      	movs	r1, #16
 8000d76:	487c      	ldr	r0, [pc, #496]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000d78:	f001 f942 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	2140      	movs	r1, #64	; 0x40
 8000d80:	4879      	ldr	r0, [pc, #484]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000d82:	f001 f93d 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000d86:	2201      	movs	r2, #1
 8000d88:	2180      	movs	r1, #128	; 0x80
 8000d8a:	4877      	ldr	r0, [pc, #476]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000d8c:	f001 f938 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 8000d90:	e1fd      	b.n	800118e <app_LetrasADisplay+0x602>
			case 'F' | 'f':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 8000d92:	2201      	movs	r2, #1
 8000d94:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d9c:	f001 f930 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8000da0:	2200      	movs	r2, #0
 8000da2:	2102      	movs	r1, #2
 8000da4:	4870      	ldr	r0, [pc, #448]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000da6:	f001 f92b 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 8000daa:	2200      	movs	r2, #0
 8000dac:	2104      	movs	r1, #4
 8000dae:	486e      	ldr	r0, [pc, #440]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000db0:	f001 f926 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 8000db4:	2200      	movs	r2, #0
 8000db6:	2101      	movs	r1, #1
 8000db8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dbc:	f001 f920 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	2110      	movs	r1, #16
 8000dc4:	4868      	ldr	r0, [pc, #416]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000dc6:	f001 f91b 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000dca:	2201      	movs	r2, #1
 8000dcc:	2140      	movs	r1, #64	; 0x40
 8000dce:	4866      	ldr	r0, [pc, #408]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000dd0:	f001 f916 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	2180      	movs	r1, #128	; 0x80
 8000dd8:	4863      	ldr	r0, [pc, #396]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000dda:	f001 f911 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 8000dde:	e1d6      	b.n	800118e <app_LetrasADisplay+0x602>
			case 'G' | 'g':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 8000de0:	2201      	movs	r2, #1
 8000de2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000de6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dea:	f001 f909 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 8000dee:	2201      	movs	r2, #1
 8000df0:	2102      	movs	r1, #2
 8000df2:	485d      	ldr	r0, [pc, #372]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000df4:	f001 f904 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000df8:	2201      	movs	r2, #1
 8000dfa:	2104      	movs	r1, #4
 8000dfc:	485a      	ldr	r0, [pc, #360]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000dfe:	f001 f8ff 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000e02:	2201      	movs	r2, #1
 8000e04:	2101      	movs	r1, #1
 8000e06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e0a:	f001 f8f9 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	2110      	movs	r1, #16
 8000e12:	4855      	ldr	r0, [pc, #340]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000e14:	f001 f8f4 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000e18:	2201      	movs	r2, #1
 8000e1a:	2140      	movs	r1, #64	; 0x40
 8000e1c:	4852      	ldr	r0, [pc, #328]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000e1e:	f001 f8ef 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000e22:	2201      	movs	r2, #1
 8000e24:	2180      	movs	r1, #128	; 0x80
 8000e26:	4850      	ldr	r0, [pc, #320]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000e28:	f001 f8ea 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 8000e2c:	e1af      	b.n	800118e <app_LetrasADisplay+0x602>
			case 'H' | 'h':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e38:	f001 f8e2 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	2102      	movs	r1, #2
 8000e40:	4849      	ldr	r0, [pc, #292]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000e42:	f001 f8dd 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000e46:	2201      	movs	r2, #1
 8000e48:	2104      	movs	r1, #4
 8000e4a:	4847      	ldr	r0, [pc, #284]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000e4c:	f001 f8d8 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 8000e50:	2200      	movs	r2, #0
 8000e52:	2101      	movs	r1, #1
 8000e54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e58:	f001 f8d2 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	2110      	movs	r1, #16
 8000e60:	4841      	ldr	r0, [pc, #260]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000e62:	f001 f8cd 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000e66:	2201      	movs	r2, #1
 8000e68:	2140      	movs	r1, #64	; 0x40
 8000e6a:	483f      	ldr	r0, [pc, #252]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000e6c:	f001 f8c8 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000e70:	2201      	movs	r2, #1
 8000e72:	2180      	movs	r1, #128	; 0x80
 8000e74:	483c      	ldr	r0, [pc, #240]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000e76:	f001 f8c3 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 8000e7a:	e188      	b.n	800118e <app_LetrasADisplay+0x602>
			case 'I' | 'i':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e86:	f001 f8bb 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	2102      	movs	r1, #2
 8000e8e:	4836      	ldr	r0, [pc, #216]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000e90:	f001 f8b6 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 8000e94:	2200      	movs	r2, #0
 8000e96:	2104      	movs	r1, #4
 8000e98:	4833      	ldr	r0, [pc, #204]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000e9a:	f001 f8b1 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	2101      	movs	r1, #1
 8000ea2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ea6:	f001 f8ab 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000eaa:	2201      	movs	r2, #1
 8000eac:	2110      	movs	r1, #16
 8000eae:	482e      	ldr	r0, [pc, #184]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000eb0:	f001 f8a6 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	2140      	movs	r1, #64	; 0x40
 8000eb8:	482b      	ldr	r0, [pc, #172]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000eba:	f001 f8a1 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	2180      	movs	r1, #128	; 0x80
 8000ec2:	4829      	ldr	r0, [pc, #164]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000ec4:	f001 f89c 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 8000ec8:	e161      	b.n	800118e <app_LetrasADisplay+0x602>
			case 'J' | 'j':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ed0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ed4:	f001 f894 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 8000ed8:	2201      	movs	r2, #1
 8000eda:	2102      	movs	r1, #2
 8000edc:	4822      	ldr	r0, [pc, #136]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000ede:	f001 f88f 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	2104      	movs	r1, #4
 8000ee6:	4820      	ldr	r0, [pc, #128]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000ee8:	f001 f88a 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000eec:	2201      	movs	r2, #1
 8000eee:	2101      	movs	r1, #1
 8000ef0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ef4:	f001 f884 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 8000ef8:	2200      	movs	r2, #0
 8000efa:	2110      	movs	r1, #16
 8000efc:	481a      	ldr	r0, [pc, #104]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000efe:	f001 f87f 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 8000f02:	2200      	movs	r2, #0
 8000f04:	2140      	movs	r1, #64	; 0x40
 8000f06:	4818      	ldr	r0, [pc, #96]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000f08:	f001 f87a 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	2180      	movs	r1, #128	; 0x80
 8000f10:	4815      	ldr	r0, [pc, #84]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000f12:	f001 f875 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 8000f16:	e13a      	b.n	800118e <app_LetrasADisplay+0x602>
			case 'L' | 'l':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f22:	f001 f86d 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8000f26:	2200      	movs	r2, #0
 8000f28:	2102      	movs	r1, #2
 8000f2a:	480f      	ldr	r0, [pc, #60]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000f2c:	f001 f868 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 8000f30:	2200      	movs	r2, #0
 8000f32:	2104      	movs	r1, #4
 8000f34:	480c      	ldr	r0, [pc, #48]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000f36:	f001 f863 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f42:	f001 f85d 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000f46:	2201      	movs	r2, #1
 8000f48:	2110      	movs	r1, #16
 8000f4a:	4807      	ldr	r0, [pc, #28]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000f4c:	f001 f858 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8000f50:	2201      	movs	r2, #1
 8000f52:	2140      	movs	r1, #64	; 0x40
 8000f54:	4804      	ldr	r0, [pc, #16]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000f56:	f001 f853 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	2180      	movs	r1, #128	; 0x80
 8000f5e:	4802      	ldr	r0, [pc, #8]	; (8000f68 <app_LetrasADisplay+0x3dc>)
 8000f60:	f001 f84e 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 8000f64:	e113      	b.n	800118e <app_LetrasADisplay+0x602>
 8000f66:	bf00      	nop
 8000f68:	48000800 	.word	0x48000800
			case 'N' | 'n':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f76:	f001 f843 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2102      	movs	r1, #2
 8000f7e:	4886      	ldr	r0, [pc, #536]	; (8001198 <app_LetrasADisplay+0x60c>)
 8000f80:	f001 f83e 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000f84:	2201      	movs	r2, #1
 8000f86:	2104      	movs	r1, #4
 8000f88:	4883      	ldr	r0, [pc, #524]	; (8001198 <app_LetrasADisplay+0x60c>)
 8000f8a:	f001 f839 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2101      	movs	r1, #1
 8000f92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f96:	f001 f833 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	2110      	movs	r1, #16
 8000f9e:	487e      	ldr	r0, [pc, #504]	; (8001198 <app_LetrasADisplay+0x60c>)
 8000fa0:	f001 f82e 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	2140      	movs	r1, #64	; 0x40
 8000fa8:	487b      	ldr	r0, [pc, #492]	; (8001198 <app_LetrasADisplay+0x60c>)
 8000faa:	f001 f829 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000fae:	2201      	movs	r2, #1
 8000fb0:	2180      	movs	r1, #128	; 0x80
 8000fb2:	4879      	ldr	r0, [pc, #484]	; (8001198 <app_LetrasADisplay+0x60c>)
 8000fb4:	f001 f824 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 8000fb8:	e0e9      	b.n	800118e <app_LetrasADisplay+0x602>
			case 'O' | 'o':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fc4:	f001 f81c 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	2102      	movs	r1, #2
 8000fcc:	4872      	ldr	r0, [pc, #456]	; (8001198 <app_LetrasADisplay+0x60c>)
 8000fce:	f001 f817 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	2104      	movs	r1, #4
 8000fd6:	4870      	ldr	r0, [pc, #448]	; (8001198 <app_LetrasADisplay+0x60c>)
 8000fd8:	f001 f812 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000fdc:	2201      	movs	r2, #1
 8000fde:	2101      	movs	r1, #1
 8000fe0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fe4:	f001 f80c 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8000fe8:	2201      	movs	r2, #1
 8000fea:	2110      	movs	r1, #16
 8000fec:	486a      	ldr	r0, [pc, #424]	; (8001198 <app_LetrasADisplay+0x60c>)
 8000fee:	f001 f807 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2140      	movs	r1, #64	; 0x40
 8000ff6:	4868      	ldr	r0, [pc, #416]	; (8001198 <app_LetrasADisplay+0x60c>)
 8000ff8:	f001 f802 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	2180      	movs	r1, #128	; 0x80
 8001000:	4865      	ldr	r0, [pc, #404]	; (8001198 <app_LetrasADisplay+0x60c>)
 8001002:	f000 fffd 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 8001006:	e0c2      	b.n	800118e <app_LetrasADisplay+0x602>
			case 'R' | 'r':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8001008:	2200      	movs	r2, #0
 800100a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800100e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001012:	f000 fff5 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8001016:	2200      	movs	r2, #0
 8001018:	2102      	movs	r1, #2
 800101a:	485f      	ldr	r0, [pc, #380]	; (8001198 <app_LetrasADisplay+0x60c>)
 800101c:	f000 fff0 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 8001020:	2200      	movs	r2, #0
 8001022:	2104      	movs	r1, #4
 8001024:	485c      	ldr	r0, [pc, #368]	; (8001198 <app_LetrasADisplay+0x60c>)
 8001026:	f000 ffeb 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 800102a:	2200      	movs	r2, #0
 800102c:	2101      	movs	r1, #1
 800102e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001032:	f000 ffe5 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8001036:	2201      	movs	r2, #1
 8001038:	2110      	movs	r1, #16
 800103a:	4857      	ldr	r0, [pc, #348]	; (8001198 <app_LetrasADisplay+0x60c>)
 800103c:	f000 ffe0 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 8001040:	2200      	movs	r2, #0
 8001042:	2140      	movs	r1, #64	; 0x40
 8001044:	4854      	ldr	r0, [pc, #336]	; (8001198 <app_LetrasADisplay+0x60c>)
 8001046:	f000 ffdb 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 800104a:	2201      	movs	r2, #1
 800104c:	2180      	movs	r1, #128	; 0x80
 800104e:	4852      	ldr	r0, [pc, #328]	; (8001198 <app_LetrasADisplay+0x60c>)
 8001050:	f000 ffd6 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 8001054:	e09b      	b.n	800118e <app_LetrasADisplay+0x602>
			case 'S' | 's':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 8001056:	2201      	movs	r2, #1
 8001058:	f44f 7180 	mov.w	r1, #256	; 0x100
 800105c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001060:	f000 ffce 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8001064:	2200      	movs	r2, #0
 8001066:	2102      	movs	r1, #2
 8001068:	484b      	ldr	r0, [pc, #300]	; (8001198 <app_LetrasADisplay+0x60c>)
 800106a:	f000 ffc9 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 800106e:	2201      	movs	r2, #1
 8001070:	2104      	movs	r1, #4
 8001072:	4849      	ldr	r0, [pc, #292]	; (8001198 <app_LetrasADisplay+0x60c>)
 8001074:	f000 ffc4 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8001078:	2201      	movs	r2, #1
 800107a:	2101      	movs	r1, #1
 800107c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001080:	f000 ffbe 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 8001084:	2200      	movs	r2, #0
 8001086:	2110      	movs	r1, #16
 8001088:	4843      	ldr	r0, [pc, #268]	; (8001198 <app_LetrasADisplay+0x60c>)
 800108a:	f000 ffb9 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 800108e:	2201      	movs	r2, #1
 8001090:	2140      	movs	r1, #64	; 0x40
 8001092:	4841      	ldr	r0, [pc, #260]	; (8001198 <app_LetrasADisplay+0x60c>)
 8001094:	f000 ffb4 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8001098:	2201      	movs	r2, #1
 800109a:	2180      	movs	r1, #128	; 0x80
 800109c:	483e      	ldr	r0, [pc, #248]	; (8001198 <app_LetrasADisplay+0x60c>)
 800109e:	f000 ffaf 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 80010a2:	e074      	b.n	800118e <app_LetrasADisplay+0x602>
			case 'T' | 'r':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 80010a4:	2200      	movs	r2, #0
 80010a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010ae:	f000 ffa7 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 80010b2:	2200      	movs	r2, #0
 80010b4:	2102      	movs	r1, #2
 80010b6:	4838      	ldr	r0, [pc, #224]	; (8001198 <app_LetrasADisplay+0x60c>)
 80010b8:	f000 ffa2 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 80010bc:	2200      	movs	r2, #0
 80010be:	2104      	movs	r1, #4
 80010c0:	4835      	ldr	r0, [pc, #212]	; (8001198 <app_LetrasADisplay+0x60c>)
 80010c2:	f000 ff9d 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 80010c6:	2201      	movs	r2, #1
 80010c8:	2101      	movs	r1, #1
 80010ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010ce:	f000 ff97 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 80010d2:	2201      	movs	r2, #1
 80010d4:	2110      	movs	r1, #16
 80010d6:	4830      	ldr	r0, [pc, #192]	; (8001198 <app_LetrasADisplay+0x60c>)
 80010d8:	f000 ff92 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 80010dc:	2201      	movs	r2, #1
 80010de:	2140      	movs	r1, #64	; 0x40
 80010e0:	482d      	ldr	r0, [pc, #180]	; (8001198 <app_LetrasADisplay+0x60c>)
 80010e2:	f000 ff8d 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 80010e6:	2201      	movs	r2, #1
 80010e8:	2180      	movs	r1, #128	; 0x80
 80010ea:	482b      	ldr	r0, [pc, #172]	; (8001198 <app_LetrasADisplay+0x60c>)
 80010ec:	f000 ff88 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 80010f0:	e04d      	b.n	800118e <app_LetrasADisplay+0x602>
			case 'U' | 'u':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 80010f2:	2200      	movs	r2, #0
 80010f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010fc:	f000 ff80 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 8001100:	2201      	movs	r2, #1
 8001102:	2102      	movs	r1, #2
 8001104:	4824      	ldr	r0, [pc, #144]	; (8001198 <app_LetrasADisplay+0x60c>)
 8001106:	f000 ff7b 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 800110a:	2201      	movs	r2, #1
 800110c:	2104      	movs	r1, #4
 800110e:	4822      	ldr	r0, [pc, #136]	; (8001198 <app_LetrasADisplay+0x60c>)
 8001110:	f000 ff76 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8001114:	2201      	movs	r2, #1
 8001116:	2101      	movs	r1, #1
 8001118:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800111c:	f000 ff70 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8001120:	2201      	movs	r2, #1
 8001122:	2110      	movs	r1, #16
 8001124:	481c      	ldr	r0, [pc, #112]	; (8001198 <app_LetrasADisplay+0x60c>)
 8001126:	f000 ff6b 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 800112a:	2201      	movs	r2, #1
 800112c:	2140      	movs	r1, #64	; 0x40
 800112e:	481a      	ldr	r0, [pc, #104]	; (8001198 <app_LetrasADisplay+0x60c>)
 8001130:	f000 ff66 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 8001134:	2200      	movs	r2, #0
 8001136:	2180      	movs	r1, #128	; 0x80
 8001138:	4817      	ldr	r0, [pc, #92]	; (8001198 <app_LetrasADisplay+0x60c>)
 800113a:	f000 ff61 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 800113e:	e026      	b.n	800118e <app_LetrasADisplay+0x602>
			case 'Y' | 'y':
			{
				HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8001140:	2200      	movs	r2, #0
 8001142:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001146:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800114a:	f000 ff59 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 800114e:	2201      	movs	r2, #1
 8001150:	2102      	movs	r1, #2
 8001152:	4811      	ldr	r0, [pc, #68]	; (8001198 <app_LetrasADisplay+0x60c>)
 8001154:	f000 ff54 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8001158:	2201      	movs	r2, #1
 800115a:	2104      	movs	r1, #4
 800115c:	480e      	ldr	r0, [pc, #56]	; (8001198 <app_LetrasADisplay+0x60c>)
 800115e:	f000 ff4f 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8001162:	2201      	movs	r2, #1
 8001164:	2101      	movs	r1, #1
 8001166:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800116a:	f000 ff49 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 800116e:	2200      	movs	r2, #0
 8001170:	2110      	movs	r1, #16
 8001172:	4809      	ldr	r0, [pc, #36]	; (8001198 <app_LetrasADisplay+0x60c>)
 8001174:	f000 ff44 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8001178:	2201      	movs	r2, #1
 800117a:	2140      	movs	r1, #64	; 0x40
 800117c:	4806      	ldr	r0, [pc, #24]	; (8001198 <app_LetrasADisplay+0x60c>)
 800117e:	f000 ff3f 	bl	8002000 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8001182:	2201      	movs	r2, #1
 8001184:	2180      	movs	r1, #128	; 0x80
 8001186:	4804      	ldr	r0, [pc, #16]	; (8001198 <app_LetrasADisplay+0x60c>)
 8001188:	f000 ff3a 	bl	8002000 <HAL_GPIO_WritePin>
			}break;
 800118c:	bf00      	nop
			default:
			{
				/*No hace nada */
			}
		}
}
 800118e:	bf00      	nop
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	48000800 	.word	0x48000800

0800119c <app_PromedioFrecuencia>:
uint16_t Frecuencia[N_muestras],Frec_prom = 0,RPM = 0;

Estados seleccion = Inicio;

uint16_t app_PromedioFrecuencia(uint16_t Frecuencia[])
{
 800119c:	b480      	push	{r7}
 800119e:	b085      	sub	sp, #20
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
	volatile uint16_t promedio = 0, suma = 0;
 80011a4:	2300      	movs	r3, #0
 80011a6:	81fb      	strh	r3, [r7, #14]
 80011a8:	2300      	movs	r3, #0
 80011aa:	81bb      	strh	r3, [r7, #12]
	volatile uint8_t contador =0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	72fb      	strb	r3, [r7, #11]
	while(contador < N_muestras)
 80011b0:	e00f      	b.n	80011d2 <app_PromedioFrecuencia+0x36>
	{
		suma = suma + Frecuencia[contador];
 80011b2:	7afb      	ldrb	r3, [r7, #11]
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	005b      	lsls	r3, r3, #1
 80011b8:	687a      	ldr	r2, [r7, #4]
 80011ba:	4413      	add	r3, r2
 80011bc:	881a      	ldrh	r2, [r3, #0]
 80011be:	89bb      	ldrh	r3, [r7, #12]
 80011c0:	b29b      	uxth	r3, r3
 80011c2:	4413      	add	r3, r2
 80011c4:	b29b      	uxth	r3, r3
 80011c6:	81bb      	strh	r3, [r7, #12]
		contador = contador + 1;
 80011c8:	7afb      	ldrb	r3, [r7, #11]
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	3301      	adds	r3, #1
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	72fb      	strb	r3, [r7, #11]
	while(contador < N_muestras)
 80011d2:	7afb      	ldrb	r3, [r7, #11]
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	2b31      	cmp	r3, #49	; 0x31
 80011d8:	d9eb      	bls.n	80011b2 <app_PromedioFrecuencia+0x16>
	}
	promedio = suma/N_muestras;
 80011da:	89bb      	ldrh	r3, [r7, #12]
 80011dc:	b29b      	uxth	r3, r3
 80011de:	4a07      	ldr	r2, [pc, #28]	; (80011fc <app_PromedioFrecuencia+0x60>)
 80011e0:	fba2 2303 	umull	r2, r3, r2, r3
 80011e4:	091b      	lsrs	r3, r3, #4
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	81fb      	strh	r3, [r7, #14]
	return promedio;
 80011ea:	89fb      	ldrh	r3, [r7, #14]
 80011ec:	b29b      	uxth	r3, r3
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3714      	adds	r7, #20
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	51eb851f 	.word	0x51eb851f

08001200 <app_CalculoRPM>:

uint16_t app_CalculoRPM(uint16_t promedio)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	80fb      	strh	r3, [r7, #6]
	volatile uint16_t RPM = 0;
 800120a:	2300      	movs	r3, #0
 800120c:	81fb      	strh	r3, [r7, #14]
	RPM = promedio*60;
 800120e:	88fb      	ldrh	r3, [r7, #6]
 8001210:	461a      	mov	r2, r3
 8001212:	0112      	lsls	r2, r2, #4
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	b29b      	uxth	r3, r3
 800121a:	81fb      	strh	r3, [r7, #14]
	return RPM;
 800121c:	89fb      	ldrh	r3, [r7, #14]
 800121e:	b29b      	uxth	r3, r3
}
 8001220:	4618      	mov	r0, r3
 8001222:	3714      	adds	r7, #20
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <app_Tacometro>:

void app_Tacometro(void)
{
 800122c:	b590      	push	{r4, r7, lr}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
	volatile uint8_t boton_evento;
	boton_evento = app_Debounce();
 8001232:	f7ff f97b 	bl	800052c <app_Debounce>
 8001236:	4603      	mov	r3, r0
 8001238:	b2db      	uxtb	r3, r3
 800123a:	71fb      	strb	r3, [r7, #7]
	switch(seleccion)
 800123c:	4b32      	ldr	r3, [pc, #200]	; (8001308 <app_Tacometro+0xdc>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	2b03      	cmp	r3, #3
 8001242:	d85c      	bhi.n	80012fe <app_Tacometro+0xd2>
 8001244:	a201      	add	r2, pc, #4	; (adr r2, 800124c <app_Tacometro+0x20>)
 8001246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800124a:	bf00      	nop
 800124c:	0800125d 	.word	0x0800125d
 8001250:	0800126b 	.word	0x0800126b
 8001254:	080012ab 	.word	0x080012ab
 8001258:	080012e3 	.word	0x080012e3
	{
		case Inicio:
		{
			app_Despliegue(0);
 800125c:	2000      	movs	r0, #0
 800125e:	f7ff fbc3 	bl	80009e8 <app_Despliegue>
			seleccion = Cuenta;
 8001262:	4b29      	ldr	r3, [pc, #164]	; (8001308 <app_Tacometro+0xdc>)
 8001264:	2201      	movs	r2, #1
 8001266:	701a      	strb	r2, [r3, #0]
		}break;
 8001268:	e049      	b.n	80012fe <app_Tacometro+0xd2>
		case Cuenta:
		{
			if(boton_evento == 1)
 800126a:	79fb      	ldrb	r3, [r7, #7]
 800126c:	b2db      	uxtb	r3, r3
 800126e:	2b01      	cmp	r3, #1
 8001270:	d113      	bne.n	800129a <app_Tacometro+0x6e>
			{
				seleccion = Inicio;
 8001272:	4b25      	ldr	r3, [pc, #148]	; (8001308 <app_Tacometro+0xdc>)
 8001274:	2200      	movs	r2, #0
 8001276:	701a      	strb	r2, [r3, #0]
				Frecuencia[n] = app_ConteoFrecuencia();
				n = n + 1;
				}
				seleccion = Calculo;
			}
		}break;
 8001278:	e041      	b.n	80012fe <app_Tacometro+0xd2>
				Frecuencia[n] = app_ConteoFrecuencia();
 800127a:	4b24      	ldr	r3, [pc, #144]	; (800130c <app_Tacometro+0xe0>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	461c      	mov	r4, r3
 8001280:	f000 f84c 	bl	800131c <app_ConteoFrecuencia>
 8001284:	4603      	mov	r3, r0
 8001286:	461a      	mov	r2, r3
 8001288:	4b21      	ldr	r3, [pc, #132]	; (8001310 <app_Tacometro+0xe4>)
 800128a:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				n = n + 1;
 800128e:	4b1f      	ldr	r3, [pc, #124]	; (800130c <app_Tacometro+0xe0>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	3301      	adds	r3, #1
 8001294:	b2da      	uxtb	r2, r3
 8001296:	4b1d      	ldr	r3, [pc, #116]	; (800130c <app_Tacometro+0xe0>)
 8001298:	701a      	strb	r2, [r3, #0]
				while(n < N_muestras)
 800129a:	4b1c      	ldr	r3, [pc, #112]	; (800130c <app_Tacometro+0xe0>)
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	2b31      	cmp	r3, #49	; 0x31
 80012a0:	d9eb      	bls.n	800127a <app_Tacometro+0x4e>
				seleccion = Calculo;
 80012a2:	4b19      	ldr	r3, [pc, #100]	; (8001308 <app_Tacometro+0xdc>)
 80012a4:	2202      	movs	r2, #2
 80012a6:	701a      	strb	r2, [r3, #0]
		}break;
 80012a8:	e029      	b.n	80012fe <app_Tacometro+0xd2>
		case Calculo:
		{
			if(boton_evento == 1)
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d103      	bne.n	80012ba <app_Tacometro+0x8e>
			{
				seleccion = Inicio;
 80012b2:	4b15      	ldr	r3, [pc, #84]	; (8001308 <app_Tacometro+0xdc>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	701a      	strb	r2, [r3, #0]
				Frec_prom = app_PromedioFrecuencia(Frecuencia);
				RPM = app_CalculoRPM(Frec_prom);
				seleccion = Despliegue;
			}

		}break;
 80012b8:	e021      	b.n	80012fe <app_Tacometro+0xd2>
				Frec_prom = app_PromedioFrecuencia(Frecuencia);
 80012ba:	4815      	ldr	r0, [pc, #84]	; (8001310 <app_Tacometro+0xe4>)
 80012bc:	f7ff ff6e 	bl	800119c <app_PromedioFrecuencia>
 80012c0:	4603      	mov	r3, r0
 80012c2:	461a      	mov	r2, r3
 80012c4:	4b13      	ldr	r3, [pc, #76]	; (8001314 <app_Tacometro+0xe8>)
 80012c6:	801a      	strh	r2, [r3, #0]
				RPM = app_CalculoRPM(Frec_prom);
 80012c8:	4b12      	ldr	r3, [pc, #72]	; (8001314 <app_Tacometro+0xe8>)
 80012ca:	881b      	ldrh	r3, [r3, #0]
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff ff97 	bl	8001200 <app_CalculoRPM>
 80012d2:	4603      	mov	r3, r0
 80012d4:	461a      	mov	r2, r3
 80012d6:	4b10      	ldr	r3, [pc, #64]	; (8001318 <app_Tacometro+0xec>)
 80012d8:	801a      	strh	r2, [r3, #0]
				seleccion = Despliegue;
 80012da:	4b0b      	ldr	r3, [pc, #44]	; (8001308 <app_Tacometro+0xdc>)
 80012dc:	2203      	movs	r2, #3
 80012de:	701a      	strb	r2, [r3, #0]
		}break;
 80012e0:	e00d      	b.n	80012fe <app_Tacometro+0xd2>
		case Despliegue:
		{
			if(boton_evento == 1)
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d103      	bne.n	80012f2 <app_Tacometro+0xc6>
			{
				seleccion = Inicio;
 80012ea:	4b07      	ldr	r3, [pc, #28]	; (8001308 <app_Tacometro+0xdc>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				app_Despliegue(RPM);
			}
		}break;
 80012f0:	e004      	b.n	80012fc <app_Tacometro+0xd0>
				app_Despliegue(RPM);
 80012f2:	4b09      	ldr	r3, [pc, #36]	; (8001318 <app_Tacometro+0xec>)
 80012f4:	881b      	ldrh	r3, [r3, #0]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff fb76 	bl	80009e8 <app_Despliegue>
		}break;
 80012fc:	bf00      	nop
		default:
			{

			}
	}
}
 80012fe:	bf00      	nop
 8001300:	370c      	adds	r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	bd90      	pop	{r4, r7, pc}
 8001306:	bf00      	nop
 8001308:	20000034 	.word	0x20000034
 800130c:	2000002f 	.word	0x2000002f
 8001310:	2000003c 	.word	0x2000003c
 8001314:	20000030 	.word	0x20000030
 8001318:	20000032 	.word	0x20000032

0800131c <app_ConteoFrecuencia>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

uint16_t incremento = 0,frecuencia = 0;
uint16_t app_ConteoFrecuencia(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0

	htim2.Instance->CNT = 0;
 8001320:	4b14      	ldr	r3, [pc, #80]	; (8001374 <app_ConteoFrecuencia+0x58>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2200      	movs	r2, #0
 8001326:	625a      	str	r2, [r3, #36]	; 0x24
	while(htim2.Instance->CNT < 999)
 8001328:	e015      	b.n	8001356 <app_ConteoFrecuencia+0x3a>
	{
		/* Espera el estado de flanco de subida */
		while(!(HAL_GPIO_ReadPin(Entrada_GPIO_Port, Entrada_Pin)));
 800132a:	bf00      	nop
 800132c:	2140      	movs	r1, #64	; 0x40
 800132e:	4812      	ldr	r0, [pc, #72]	; (8001378 <app_ConteoFrecuencia+0x5c>)
 8001330:	f000 fe4e 	bl	8001fd0 <HAL_GPIO_ReadPin>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d0f8      	beq.n	800132c <app_ConteoFrecuencia+0x10>
		/* Espera el estado de flanco de bajada */
		while((HAL_GPIO_ReadPin(Entrada_GPIO_Port, Entrada_Pin)));
 800133a:	bf00      	nop
 800133c:	2140      	movs	r1, #64	; 0x40
 800133e:	480e      	ldr	r0, [pc, #56]	; (8001378 <app_ConteoFrecuencia+0x5c>)
 8001340:	f000 fe46 	bl	8001fd0 <HAL_GPIO_ReadPin>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d1f8      	bne.n	800133c <app_ConteoFrecuencia+0x20>
		incremento = incremento + 1;
 800134a:	4b0c      	ldr	r3, [pc, #48]	; (800137c <app_ConteoFrecuencia+0x60>)
 800134c:	881b      	ldrh	r3, [r3, #0]
 800134e:	3301      	adds	r3, #1
 8001350:	b29a      	uxth	r2, r3
 8001352:	4b0a      	ldr	r3, [pc, #40]	; (800137c <app_ConteoFrecuencia+0x60>)
 8001354:	801a      	strh	r2, [r3, #0]
	while(htim2.Instance->CNT < 999)
 8001356:	4b07      	ldr	r3, [pc, #28]	; (8001374 <app_ConteoFrecuencia+0x58>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135c:	f240 32e6 	movw	r2, #998	; 0x3e6
 8001360:	4293      	cmp	r3, r2
 8001362:	d9e2      	bls.n	800132a <app_ConteoFrecuencia+0xe>
	}
	return frecuencia = incremento;
 8001364:	4b05      	ldr	r3, [pc, #20]	; (800137c <app_ConteoFrecuencia+0x60>)
 8001366:	881a      	ldrh	r2, [r3, #0]
 8001368:	4b05      	ldr	r3, [pc, #20]	; (8001380 <app_ConteoFrecuencia+0x64>)
 800136a:	801a      	strh	r2, [r3, #0]
 800136c:	4b04      	ldr	r3, [pc, #16]	; (8001380 <app_ConteoFrecuencia+0x64>)
 800136e:	881b      	ldrh	r3, [r3, #0]
	incremento = 0;

}
 8001370:	4618      	mov	r0, r3
 8001372:	bd80      	pop	{r7, pc}
 8001374:	200000a0 	.word	0x200000a0
 8001378:	48000400 	.word	0x48000400
 800137c:	20000036 	.word	0x20000036
 8001380:	20000038 	.word	0x20000038

08001384 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001388:	f000 fb0b 	bl	80019a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800138c:	f000 f80e 	bl	80013ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001390:	f000 f904 	bl	800159c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001394:	f000 f8d2 	bl	800153c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001398:	f000 f882 	bl	80014a0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 800139c:	4802      	ldr	r0, [pc, #8]	; (80013a8 <main+0x24>)
 800139e:	f001 fee7 	bl	8003170 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  app_Tacometro();
 80013a2:	f7ff ff43 	bl	800122c <app_Tacometro>
 80013a6:	e7fc      	b.n	80013a2 <main+0x1e>
 80013a8:	200000a0 	.word	0x200000a0

080013ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b0a4      	sub	sp, #144	; 0x90
 80013b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013b2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80013b6:	2244      	movs	r2, #68	; 0x44
 80013b8:	2100      	movs	r1, #0
 80013ba:	4618      	mov	r0, r3
 80013bc:	f002 ff76 	bl	80042ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013c0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013d0:	1d3b      	adds	r3, r7, #4
 80013d2:	2234      	movs	r2, #52	; 0x34
 80013d4:	2100      	movs	r1, #0
 80013d6:	4618      	mov	r0, r3
 80013d8:	f002 ff68 	bl	80042ac <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 80013dc:	f000 fe28 	bl	8002030 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80013e0:	4b2e      	ldr	r3, [pc, #184]	; (800149c <SystemClock_Config+0xf0>)
 80013e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013e6:	4a2d      	ldr	r2, [pc, #180]	; (800149c <SystemClock_Config+0xf0>)
 80013e8:	f023 0318 	bic.w	r3, r3, #24
 80013ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80013f0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80013f4:	f000 fe3a 	bl	800206c <HAL_PWREx_ControlVoltageScaling>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <SystemClock_Config+0x56>
  {
    Error_Handler();
 80013fe:	f000 f97b 	bl	80016f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001402:	2314      	movs	r3, #20
 8001404:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001406:	2301      	movs	r3, #1
 8001408:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800140a:	2301      	movs	r3, #1
 800140c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001412:	2360      	movs	r3, #96	; 0x60
 8001414:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001416:	2302      	movs	r3, #2
 8001418:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800141a:	2301      	movs	r3, #1
 800141c:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800141e:	2301      	movs	r3, #1
 8001420:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001424:	2328      	movs	r3, #40	; 0x28
 8001426:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800142a:	2302      	movs	r3, #2
 800142c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001430:	2302      	movs	r3, #2
 8001432:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001436:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800143a:	4618      	mov	r0, r3
 800143c:	f000 fe6c 	bl	8002118 <HAL_RCC_OscConfig>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001446:	f000 f957 	bl	80016f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800144a:	230f      	movs	r3, #15
 800144c:	63bb      	str	r3, [r7, #56]	; 0x38
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800144e:	2303      	movs	r3, #3
 8001450:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001452:	2300      	movs	r3, #0
 8001454:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001456:	2300      	movs	r3, #0
 8001458:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800145a:	2300      	movs	r3, #0
 800145c:	64bb      	str	r3, [r7, #72]	; 0x48

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800145e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001462:	2104      	movs	r1, #4
 8001464:	4618      	mov	r0, r3
 8001466:	f001 fabd 	bl	80029e4 <HAL_RCC_ClockConfig>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001470:	f000 f942 	bl	80016f8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001474:	2302      	movs	r3, #2
 8001476:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001478:	2300      	movs	r3, #0
 800147a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800147c:	1d3b      	adds	r3, r7, #4
 800147e:	4618      	mov	r0, r3
 8001480:	f001 fcb4 	bl	8002dec <HAL_RCCEx_PeriphCLKConfig>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <SystemClock_Config+0xe2>
  {
    Error_Handler();
 800148a:	f000 f935 	bl	80016f8 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800148e:	f001 fe33 	bl	80030f8 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001492:	bf00      	nop
 8001494:	3790      	adds	r7, #144	; 0x90
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40021000 	.word	0x40021000

080014a0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b088      	sub	sp, #32
 80014a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014a6:	f107 0310 	add.w	r3, r7, #16
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014b4:	1d3b      	adds	r3, r7, #4
 80014b6:	2200      	movs	r2, #0
 80014b8:	601a      	str	r2, [r3, #0]
 80014ba:	605a      	str	r2, [r3, #4]
 80014bc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014be:	4b1e      	ldr	r3, [pc, #120]	; (8001538 <MX_TIM2_Init+0x98>)
 80014c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014c4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80-1;
 80014c6:	4b1c      	ldr	r3, [pc, #112]	; (8001538 <MX_TIM2_Init+0x98>)
 80014c8:	224f      	movs	r2, #79	; 0x4f
 80014ca:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014cc:	4b1a      	ldr	r3, [pc, #104]	; (8001538 <MX_TIM2_Init+0x98>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80014d2:	4b19      	ldr	r3, [pc, #100]	; (8001538 <MX_TIM2_Init+0x98>)
 80014d4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80014d8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014da:	4b17      	ldr	r3, [pc, #92]	; (8001538 <MX_TIM2_Init+0x98>)
 80014dc:	2200      	movs	r2, #0
 80014de:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014e0:	4b15      	ldr	r3, [pc, #84]	; (8001538 <MX_TIM2_Init+0x98>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014e6:	4814      	ldr	r0, [pc, #80]	; (8001538 <MX_TIM2_Init+0x98>)
 80014e8:	f001 fe16 	bl	8003118 <HAL_TIM_Base_Init>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80014f2:	f000 f901 	bl	80016f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014fa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014fc:	f107 0310 	add.w	r3, r7, #16
 8001500:	4619      	mov	r1, r3
 8001502:	480d      	ldr	r0, [pc, #52]	; (8001538 <MX_TIM2_Init+0x98>)
 8001504:	f001 ff7d 	bl	8003402 <HAL_TIM_ConfigClockSource>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800150e:	f000 f8f3 	bl	80016f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001512:	2300      	movs	r3, #0
 8001514:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001516:	2300      	movs	r3, #0
 8001518:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800151a:	1d3b      	adds	r3, r7, #4
 800151c:	4619      	mov	r1, r3
 800151e:	4806      	ldr	r0, [pc, #24]	; (8001538 <MX_TIM2_Init+0x98>)
 8001520:	f002 f958 	bl	80037d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800152a:	f000 f8e5 	bl	80016f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800152e:	bf00      	nop
 8001530:	3720      	adds	r7, #32
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	200000a0 	.word	0x200000a0

0800153c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001540:	4b14      	ldr	r3, [pc, #80]	; (8001594 <MX_USART2_UART_Init+0x58>)
 8001542:	4a15      	ldr	r2, [pc, #84]	; (8001598 <MX_USART2_UART_Init+0x5c>)
 8001544:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001546:	4b13      	ldr	r3, [pc, #76]	; (8001594 <MX_USART2_UART_Init+0x58>)
 8001548:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800154c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800154e:	4b11      	ldr	r3, [pc, #68]	; (8001594 <MX_USART2_UART_Init+0x58>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001554:	4b0f      	ldr	r3, [pc, #60]	; (8001594 <MX_USART2_UART_Init+0x58>)
 8001556:	2200      	movs	r2, #0
 8001558:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800155a:	4b0e      	ldr	r3, [pc, #56]	; (8001594 <MX_USART2_UART_Init+0x58>)
 800155c:	2200      	movs	r2, #0
 800155e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001560:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <MX_USART2_UART_Init+0x58>)
 8001562:	220c      	movs	r2, #12
 8001564:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001566:	4b0b      	ldr	r3, [pc, #44]	; (8001594 <MX_USART2_UART_Init+0x58>)
 8001568:	2200      	movs	r2, #0
 800156a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800156c:	4b09      	ldr	r3, [pc, #36]	; (8001594 <MX_USART2_UART_Init+0x58>)
 800156e:	2200      	movs	r2, #0
 8001570:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001572:	4b08      	ldr	r3, [pc, #32]	; (8001594 <MX_USART2_UART_Init+0x58>)
 8001574:	2200      	movs	r2, #0
 8001576:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001578:	4b06      	ldr	r3, [pc, #24]	; (8001594 <MX_USART2_UART_Init+0x58>)
 800157a:	2200      	movs	r2, #0
 800157c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800157e:	4805      	ldr	r0, [pc, #20]	; (8001594 <MX_USART2_UART_Init+0x58>)
 8001580:	f002 f9ac 	bl	80038dc <HAL_UART_Init>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800158a:	f000 f8b5 	bl	80016f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	200000e0 	.word	0x200000e0
 8001598:	40004400 	.word	0x40004400

0800159c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b08a      	sub	sp, #40	; 0x28
 80015a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a2:	f107 0314 	add.w	r3, r7, #20
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	605a      	str	r2, [r3, #4]
 80015ac:	609a      	str	r2, [r3, #8]
 80015ae:	60da      	str	r2, [r3, #12]
 80015b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015b2:	4b4d      	ldr	r3, [pc, #308]	; (80016e8 <MX_GPIO_Init+0x14c>)
 80015b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015b6:	4a4c      	ldr	r2, [pc, #304]	; (80016e8 <MX_GPIO_Init+0x14c>)
 80015b8:	f043 0304 	orr.w	r3, r3, #4
 80015bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015be:	4b4a      	ldr	r3, [pc, #296]	; (80016e8 <MX_GPIO_Init+0x14c>)
 80015c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c2:	f003 0304 	and.w	r3, r3, #4
 80015c6:	613b      	str	r3, [r7, #16]
 80015c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015ca:	4b47      	ldr	r3, [pc, #284]	; (80016e8 <MX_GPIO_Init+0x14c>)
 80015cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ce:	4a46      	ldr	r2, [pc, #280]	; (80016e8 <MX_GPIO_Init+0x14c>)
 80015d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015d6:	4b44      	ldr	r3, [pc, #272]	; (80016e8 <MX_GPIO_Init+0x14c>)
 80015d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e2:	4b41      	ldr	r3, [pc, #260]	; (80016e8 <MX_GPIO_Init+0x14c>)
 80015e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015e6:	4a40      	ldr	r2, [pc, #256]	; (80016e8 <MX_GPIO_Init+0x14c>)
 80015e8:	f043 0301 	orr.w	r3, r3, #1
 80015ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015ee:	4b3e      	ldr	r3, [pc, #248]	; (80016e8 <MX_GPIO_Init+0x14c>)
 80015f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	60bb      	str	r3, [r7, #8]
 80015f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015fa:	4b3b      	ldr	r3, [pc, #236]	; (80016e8 <MX_GPIO_Init+0x14c>)
 80015fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015fe:	4a3a      	ldr	r2, [pc, #232]	; (80016e8 <MX_GPIO_Init+0x14c>)
 8001600:	f043 0302 	orr.w	r3, r3, #2
 8001604:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001606:	4b38      	ldr	r3, [pc, #224]	; (80016e8 <MX_GPIO_Init+0x14c>)
 8001608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800160a:	f003 0302 	and.w	r3, r3, #2
 800160e:	607b      	str	r3, [r7, #4]
 8001610:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Segmento_B_Pin|Segmento_C_Pin|Segmento_E_Pin|Segmento_F_Pin 
 8001612:	2200      	movs	r2, #0
 8001614:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
 8001618:	4834      	ldr	r0, [pc, #208]	; (80016ec <MX_GPIO_Init+0x150>)
 800161a:	f000 fcf1 	bl	8002000 <HAL_GPIO_WritePin>
                          |Segmento_G_Pin|Segmento_H_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Segmento_D_Pin|SMPS_EN_Pin|SMPS_V1_Pin|Segmento_A_Pin 
 800161e:	2200      	movs	r2, #0
 8001620:	f241 5131 	movw	r1, #5425	; 0x1531
 8001624:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001628:	f000 fcea 	bl	8002000 <HAL_GPIO_WritePin>
                          |Display_0_Pin|Display_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD4_Pin|Display_3_Pin|Display_2_Pin, GPIO_PIN_RESET);
 800162c:	2200      	movs	r2, #0
 800162e:	f242 0130 	movw	r1, #8240	; 0x2030
 8001632:	482f      	ldr	r0, [pc, #188]	; (80016f0 <MX_GPIO_Init+0x154>)
 8001634:	f000 fce4 	bl	8002000 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001638:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800163c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800163e:	4b2d      	ldr	r3, [pc, #180]	; (80016f4 <MX_GPIO_Init+0x158>)
 8001640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001646:	f107 0314 	add.w	r3, r7, #20
 800164a:	4619      	mov	r1, r3
 800164c:	4827      	ldr	r0, [pc, #156]	; (80016ec <MX_GPIO_Init+0x150>)
 800164e:	f000 fb4d 	bl	8001cec <HAL_GPIO_Init>

  /*Configure GPIO pins : Segmento_B_Pin Segmento_C_Pin Segmento_E_Pin Segmento_F_Pin 
                           Segmento_G_Pin Segmento_H_Pin */
  GPIO_InitStruct.Pin = Segmento_B_Pin|Segmento_C_Pin|Segmento_E_Pin|Segmento_F_Pin 
 8001652:	f44f 73eb 	mov.w	r3, #470	; 0x1d6
 8001656:	617b      	str	r3, [r7, #20]
                          |Segmento_G_Pin|Segmento_H_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001658:	2301      	movs	r3, #1
 800165a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165c:	2300      	movs	r3, #0
 800165e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001660:	2300      	movs	r3, #0
 8001662:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	4619      	mov	r1, r3
 800166a:	4820      	ldr	r0, [pc, #128]	; (80016ec <MX_GPIO_Init+0x150>)
 800166c:	f000 fb3e 	bl	8001cec <HAL_GPIO_Init>

  /*Configure GPIO pins : Segmento_D_Pin SMPS_EN_Pin SMPS_V1_Pin Segmento_A_Pin 
                           Display_0_Pin Display_1_Pin */
  GPIO_InitStruct.Pin = Segmento_D_Pin|SMPS_EN_Pin|SMPS_V1_Pin|Segmento_A_Pin 
 8001670:	f241 5331 	movw	r3, #5425	; 0x1531
 8001674:	617b      	str	r3, [r7, #20]
                          |Display_0_Pin|Display_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001676:	2301      	movs	r3, #1
 8001678:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167e:	2300      	movs	r3, #0
 8001680:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001682:	f107 0314 	add.w	r3, r7, #20
 8001686:	4619      	mov	r1, r3
 8001688:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800168c:	f000 fb2e 	bl	8001cec <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin Display_3_Pin Display_2_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|Display_3_Pin|Display_2_Pin;
 8001690:	f242 0330 	movw	r3, #8240	; 0x2030
 8001694:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001696:	2301      	movs	r3, #1
 8001698:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	2300      	movs	r3, #0
 800169c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169e:	2300      	movs	r3, #0
 80016a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016a2:	f107 0314 	add.w	r3, r7, #20
 80016a6:	4619      	mov	r1, r3
 80016a8:	4811      	ldr	r0, [pc, #68]	; (80016f0 <MX_GPIO_Init+0x154>)
 80016aa:	f000 fb1f 	bl	8001cec <HAL_GPIO_Init>

  /*Configure GPIO pin : Detener_Pin */
  GPIO_InitStruct.Pin = Detener_Pin;
 80016ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016b4:	2300      	movs	r3, #0
 80016b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016b8:	2301      	movs	r3, #1
 80016ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Detener_GPIO_Port, &GPIO_InitStruct);
 80016bc:	f107 0314 	add.w	r3, r7, #20
 80016c0:	4619      	mov	r1, r3
 80016c2:	480a      	ldr	r0, [pc, #40]	; (80016ec <MX_GPIO_Init+0x150>)
 80016c4:	f000 fb12 	bl	8001cec <HAL_GPIO_Init>

  /*Configure GPIO pin : Entrada_Pin */
  GPIO_InitStruct.Pin = Entrada_Pin;
 80016c8:	2340      	movs	r3, #64	; 0x40
 80016ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016cc:	2300      	movs	r3, #0
 80016ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d0:	2300      	movs	r3, #0
 80016d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Entrada_GPIO_Port, &GPIO_InitStruct);
 80016d4:	f107 0314 	add.w	r3, r7, #20
 80016d8:	4619      	mov	r1, r3
 80016da:	4805      	ldr	r0, [pc, #20]	; (80016f0 <MX_GPIO_Init+0x154>)
 80016dc:	f000 fb06 	bl	8001cec <HAL_GPIO_Init>

}
 80016e0:	bf00      	nop
 80016e2:	3728      	adds	r7, #40	; 0x28
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	40021000 	.word	0x40021000
 80016ec:	48000800 	.word	0x48000800
 80016f0:	48000400 	.word	0x48000400
 80016f4:	10210000 	.word	0x10210000

080016f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80016fc:	bf00      	nop
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
	...

08001708 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800170e:	4b0f      	ldr	r3, [pc, #60]	; (800174c <HAL_MspInit+0x44>)
 8001710:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001712:	4a0e      	ldr	r2, [pc, #56]	; (800174c <HAL_MspInit+0x44>)
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	6613      	str	r3, [r2, #96]	; 0x60
 800171a:	4b0c      	ldr	r3, [pc, #48]	; (800174c <HAL_MspInit+0x44>)
 800171c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	607b      	str	r3, [r7, #4]
 8001724:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001726:	4b09      	ldr	r3, [pc, #36]	; (800174c <HAL_MspInit+0x44>)
 8001728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800172a:	4a08      	ldr	r2, [pc, #32]	; (800174c <HAL_MspInit+0x44>)
 800172c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001730:	6593      	str	r3, [r2, #88]	; 0x58
 8001732:	4b06      	ldr	r3, [pc, #24]	; (800174c <HAL_MspInit+0x44>)
 8001734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800173a:	603b      	str	r3, [r7, #0]
 800173c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800173e:	bf00      	nop
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	40021000 	.word	0x40021000

08001750 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001760:	d113      	bne.n	800178a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001762:	4b0c      	ldr	r3, [pc, #48]	; (8001794 <HAL_TIM_Base_MspInit+0x44>)
 8001764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001766:	4a0b      	ldr	r2, [pc, #44]	; (8001794 <HAL_TIM_Base_MspInit+0x44>)
 8001768:	f043 0301 	orr.w	r3, r3, #1
 800176c:	6593      	str	r3, [r2, #88]	; 0x58
 800176e:	4b09      	ldr	r3, [pc, #36]	; (8001794 <HAL_TIM_Base_MspInit+0x44>)
 8001770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001772:	f003 0301 	and.w	r3, r3, #1
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800177a:	2200      	movs	r2, #0
 800177c:	2100      	movs	r1, #0
 800177e:	201c      	movs	r0, #28
 8001780:	f000 fa7d 	bl	8001c7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001784:	201c      	movs	r0, #28
 8001786:	f000 fa96 	bl	8001cb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800178a:	bf00      	nop
 800178c:	3710      	adds	r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40021000 	.word	0x40021000

08001798 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08a      	sub	sp, #40	; 0x28
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
 80017ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a17      	ldr	r2, [pc, #92]	; (8001814 <HAL_UART_MspInit+0x7c>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d128      	bne.n	800180c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017ba:	4b17      	ldr	r3, [pc, #92]	; (8001818 <HAL_UART_MspInit+0x80>)
 80017bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017be:	4a16      	ldr	r2, [pc, #88]	; (8001818 <HAL_UART_MspInit+0x80>)
 80017c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017c4:	6593      	str	r3, [r2, #88]	; 0x58
 80017c6:	4b14      	ldr	r3, [pc, #80]	; (8001818 <HAL_UART_MspInit+0x80>)
 80017c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d2:	4b11      	ldr	r3, [pc, #68]	; (8001818 <HAL_UART_MspInit+0x80>)
 80017d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017d6:	4a10      	ldr	r2, [pc, #64]	; (8001818 <HAL_UART_MspInit+0x80>)
 80017d8:	f043 0301 	orr.w	r3, r3, #1
 80017dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017de:	4b0e      	ldr	r3, [pc, #56]	; (8001818 <HAL_UART_MspInit+0x80>)
 80017e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80017ea:	230c      	movs	r3, #12
 80017ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ee:	2302      	movs	r3, #2
 80017f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f2:	2300      	movs	r3, #0
 80017f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017f6:	2303      	movs	r3, #3
 80017f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017fa:	2307      	movs	r3, #7
 80017fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017fe:	f107 0314 	add.w	r3, r7, #20
 8001802:	4619      	mov	r1, r3
 8001804:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001808:	f000 fa70 	bl	8001cec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800180c:	bf00      	nop
 800180e:	3728      	adds	r7, #40	; 0x28
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40004400 	.word	0x40004400
 8001818:	40021000 	.word	0x40021000

0800181c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001820:	bf00      	nop
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
	...

0800182c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  char mensaje[]= {'e','r','r','o'};
 8001832:	4b14      	ldr	r3, [pc, #80]	; (8001884 <HardFault_Handler+0x58>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	607b      	str	r3, [r7, #4]
	  app_SeleccionDisplay(0);
 8001838:	2000      	movs	r0, #0
 800183a:	f7ff f83f 	bl	80008bc <app_SeleccionDisplay>
	  app_LetrasADisplay(mensaje[0]);
 800183e:	793b      	ldrb	r3, [r7, #4]
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff f9a3 	bl	8000b8c <app_LetrasADisplay>
	  HAL_Delay(3);
 8001846:	2003      	movs	r0, #3
 8001848:	f000 f91c 	bl	8001a84 <HAL_Delay>
	  app_SeleccionDisplay(1);
 800184c:	2001      	movs	r0, #1
 800184e:	f7ff f835 	bl	80008bc <app_SeleccionDisplay>
	  app_LetrasADisplay(mensaje[1]);
 8001852:	797b      	ldrb	r3, [r7, #5]
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff f999 	bl	8000b8c <app_LetrasADisplay>
	  HAL_Delay(3);
 800185a:	2003      	movs	r0, #3
 800185c:	f000 f912 	bl	8001a84 <HAL_Delay>
	  app_SeleccionDisplay(2);
 8001860:	2002      	movs	r0, #2
 8001862:	f7ff f82b 	bl	80008bc <app_SeleccionDisplay>
	  app_LetrasADisplay(mensaje[2]);
 8001866:	79bb      	ldrb	r3, [r7, #6]
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff f98f 	bl	8000b8c <app_LetrasADisplay>
	  HAL_Delay(3);
 800186e:	2003      	movs	r0, #3
 8001870:	f000 f908 	bl	8001a84 <HAL_Delay>
	  app_SeleccionDisplay(3);
 8001874:	2003      	movs	r0, #3
 8001876:	f7ff f821 	bl	80008bc <app_SeleccionDisplay>
	  app_LetrasADisplay(mensaje[3]);
 800187a:	79fb      	ldrb	r3, [r7, #7]
 800187c:	4618      	mov	r0, r3
 800187e:	f7ff f985 	bl	8000b8c <app_LetrasADisplay>
  {
 8001882:	e7d6      	b.n	8001832 <HardFault_Handler+0x6>
 8001884:	080042d4 	.word	0x080042d4

08001888 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800188c:	e7fe      	b.n	800188c <MemManage_Handler+0x4>

0800188e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800188e:	b480      	push	{r7}
 8001890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001892:	e7fe      	b.n	8001892 <BusFault_Handler+0x4>

08001894 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001898:	e7fe      	b.n	8001898 <UsageFault_Handler+0x4>

0800189a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800189a:	b480      	push	{r7}
 800189c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800189e:	bf00      	nop
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ac:	bf00      	nop
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018b6:	b480      	push	{r7}
 80018b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018ba:	bf00      	nop
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018c8:	f000 f8be 	bl	8001a48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018cc:	bf00      	nop
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018d4:	4802      	ldr	r0, [pc, #8]	; (80018e0 <TIM2_IRQHandler+0x10>)
 80018d6:	f001 fc75 	bl	80031c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80018da:	bf00      	nop
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	200000a0 	.word	0x200000a0

080018e4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018e8:	4b17      	ldr	r3, [pc, #92]	; (8001948 <SystemInit+0x64>)
 80018ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018ee:	4a16      	ldr	r2, [pc, #88]	; (8001948 <SystemInit+0x64>)
 80018f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80018f8:	4b14      	ldr	r3, [pc, #80]	; (800194c <SystemInit+0x68>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a13      	ldr	r2, [pc, #76]	; (800194c <SystemInit+0x68>)
 80018fe:	f043 0301 	orr.w	r3, r3, #1
 8001902:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001904:	4b11      	ldr	r3, [pc, #68]	; (800194c <SystemInit+0x68>)
 8001906:	2200      	movs	r2, #0
 8001908:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800190a:	4b10      	ldr	r3, [pc, #64]	; (800194c <SystemInit+0x68>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a0f      	ldr	r2, [pc, #60]	; (800194c <SystemInit+0x68>)
 8001910:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001914:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001918:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800191a:	4b0c      	ldr	r3, [pc, #48]	; (800194c <SystemInit+0x68>)
 800191c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001920:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001922:	4b0a      	ldr	r3, [pc, #40]	; (800194c <SystemInit+0x68>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a09      	ldr	r2, [pc, #36]	; (800194c <SystemInit+0x68>)
 8001928:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800192c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800192e:	4b07      	ldr	r3, [pc, #28]	; (800194c <SystemInit+0x68>)
 8001930:	2200      	movs	r2, #0
 8001932:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001934:	4b04      	ldr	r3, [pc, #16]	; (8001948 <SystemInit+0x64>)
 8001936:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800193a:	609a      	str	r2, [r3, #8]
#endif
}
 800193c:	bf00      	nop
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	e000ed00 	.word	0xe000ed00
 800194c:	40021000 	.word	0x40021000

08001950 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001950:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001988 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001954:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001956:	e003      	b.n	8001960 <LoopCopyDataInit>

08001958 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001958:	4b0c      	ldr	r3, [pc, #48]	; (800198c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800195a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800195c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800195e:	3104      	adds	r1, #4

08001960 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001960:	480b      	ldr	r0, [pc, #44]	; (8001990 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001962:	4b0c      	ldr	r3, [pc, #48]	; (8001994 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001964:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001966:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001968:	d3f6      	bcc.n	8001958 <CopyDataInit>
	ldr	r2, =_sbss
 800196a:	4a0b      	ldr	r2, [pc, #44]	; (8001998 <LoopForever+0x12>)
	b	LoopFillZerobss
 800196c:	e002      	b.n	8001974 <LoopFillZerobss>

0800196e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800196e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001970:	f842 3b04 	str.w	r3, [r2], #4

08001974 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001974:	4b09      	ldr	r3, [pc, #36]	; (800199c <LoopForever+0x16>)
	cmp	r2, r3
 8001976:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001978:	d3f9      	bcc.n	800196e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800197a:	f7ff ffb3 	bl	80018e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800197e:	f002 fc71 	bl	8004264 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001982:	f7ff fcff 	bl	8001384 <main>

08001986 <LoopForever>:

LoopForever:
    b LoopForever
 8001986:	e7fe      	b.n	8001986 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001988:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 800198c:	08004330 	.word	0x08004330
	ldr	r0, =_sdata
 8001990:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001994:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8001998:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 800199c:	20000164 	.word	0x20000164

080019a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019a0:	e7fe      	b.n	80019a0 <ADC1_2_IRQHandler>

080019a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b082      	sub	sp, #8
 80019a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019a8:	2300      	movs	r3, #0
 80019aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019ac:	2003      	movs	r0, #3
 80019ae:	f000 f95b 	bl	8001c68 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019b2:	2000      	movs	r0, #0
 80019b4:	f000 f80e 	bl	80019d4 <HAL_InitTick>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d002      	beq.n	80019c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	71fb      	strb	r3, [r7, #7]
 80019c2:	e001      	b.n	80019c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019c4:	f7ff fea0 	bl	8001708 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019c8:	79fb      	ldrb	r3, [r7, #7]
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3708      	adds	r7, #8
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
	...

080019d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b084      	sub	sp, #16
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019dc:	2300      	movs	r3, #0
 80019de:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80019e0:	4b16      	ldr	r3, [pc, #88]	; (8001a3c <HAL_InitTick+0x68>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d022      	beq.n	8001a2e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80019e8:	4b15      	ldr	r3, [pc, #84]	; (8001a40 <HAL_InitTick+0x6c>)
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	4b13      	ldr	r3, [pc, #76]	; (8001a3c <HAL_InitTick+0x68>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80019f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80019f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80019fc:	4618      	mov	r0, r3
 80019fe:	f000 f968 	bl	8001cd2 <HAL_SYSTICK_Config>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d10f      	bne.n	8001a28 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2b0f      	cmp	r3, #15
 8001a0c:	d809      	bhi.n	8001a22 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a0e:	2200      	movs	r2, #0
 8001a10:	6879      	ldr	r1, [r7, #4]
 8001a12:	f04f 30ff 	mov.w	r0, #4294967295
 8001a16:	f000 f932 	bl	8001c7e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a1a:	4a0a      	ldr	r2, [pc, #40]	; (8001a44 <HAL_InitTick+0x70>)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6013      	str	r3, [r2, #0]
 8001a20:	e007      	b.n	8001a32 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	73fb      	strb	r3, [r7, #15]
 8001a26:	e004      	b.n	8001a32 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	73fb      	strb	r3, [r7, #15]
 8001a2c:	e001      	b.n	8001a32 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3710      	adds	r7, #16
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	20000008 	.word	0x20000008
 8001a40:	20000000 	.word	0x20000000
 8001a44:	20000004 	.word	0x20000004

08001a48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a4c:	4b05      	ldr	r3, [pc, #20]	; (8001a64 <HAL_IncTick+0x1c>)
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	4b05      	ldr	r3, [pc, #20]	; (8001a68 <HAL_IncTick+0x20>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4413      	add	r3, r2
 8001a56:	4a03      	ldr	r2, [pc, #12]	; (8001a64 <HAL_IncTick+0x1c>)
 8001a58:	6013      	str	r3, [r2, #0]
}
 8001a5a:	bf00      	nop
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr
 8001a64:	20000160 	.word	0x20000160
 8001a68:	20000008 	.word	0x20000008

08001a6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a70:	4b03      	ldr	r3, [pc, #12]	; (8001a80 <HAL_GetTick+0x14>)
 8001a72:	681b      	ldr	r3, [r3, #0]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	20000160 	.word	0x20000160

08001a84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a8c:	f7ff ffee 	bl	8001a6c <HAL_GetTick>
 8001a90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a9c:	d004      	beq.n	8001aa8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a9e:	4b09      	ldr	r3, [pc, #36]	; (8001ac4 <HAL_Delay+0x40>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	68fa      	ldr	r2, [r7, #12]
 8001aa4:	4413      	add	r3, r2
 8001aa6:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001aa8:	bf00      	nop
 8001aaa:	f7ff ffdf 	bl	8001a6c <HAL_GetTick>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	68fa      	ldr	r2, [r7, #12]
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d8f7      	bhi.n	8001aaa <HAL_Delay+0x26>
  {
  }
}
 8001aba:	bf00      	nop
 8001abc:	3710      	adds	r7, #16
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20000008 	.word	0x20000008

08001ac8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b085      	sub	sp, #20
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f003 0307 	and.w	r3, r3, #7
 8001ad6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ad8:	4b0c      	ldr	r3, [pc, #48]	; (8001b0c <__NVIC_SetPriorityGrouping+0x44>)
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ade:	68ba      	ldr	r2, [r7, #8]
 8001ae0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001af0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001af4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001af8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001afa:	4a04      	ldr	r2, [pc, #16]	; (8001b0c <__NVIC_SetPriorityGrouping+0x44>)
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	60d3      	str	r3, [r2, #12]
}
 8001b00:	bf00      	nop
 8001b02:	3714      	adds	r7, #20
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr
 8001b0c:	e000ed00 	.word	0xe000ed00

08001b10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b14:	4b04      	ldr	r3, [pc, #16]	; (8001b28 <__NVIC_GetPriorityGrouping+0x18>)
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	0a1b      	lsrs	r3, r3, #8
 8001b1a:	f003 0307 	and.w	r3, r3, #7
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr
 8001b28:	e000ed00 	.word	0xe000ed00

08001b2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	4603      	mov	r3, r0
 8001b34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	db0b      	blt.n	8001b56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b3e:	79fb      	ldrb	r3, [r7, #7]
 8001b40:	f003 021f 	and.w	r2, r3, #31
 8001b44:	4907      	ldr	r1, [pc, #28]	; (8001b64 <__NVIC_EnableIRQ+0x38>)
 8001b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b4a:	095b      	lsrs	r3, r3, #5
 8001b4c:	2001      	movs	r0, #1
 8001b4e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b56:	bf00      	nop
 8001b58:	370c      	adds	r7, #12
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	e000e100 	.word	0xe000e100

08001b68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4603      	mov	r3, r0
 8001b70:	6039      	str	r1, [r7, #0]
 8001b72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	db0a      	blt.n	8001b92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	b2da      	uxtb	r2, r3
 8001b80:	490c      	ldr	r1, [pc, #48]	; (8001bb4 <__NVIC_SetPriority+0x4c>)
 8001b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b86:	0112      	lsls	r2, r2, #4
 8001b88:	b2d2      	uxtb	r2, r2
 8001b8a:	440b      	add	r3, r1
 8001b8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b90:	e00a      	b.n	8001ba8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	b2da      	uxtb	r2, r3
 8001b96:	4908      	ldr	r1, [pc, #32]	; (8001bb8 <__NVIC_SetPriority+0x50>)
 8001b98:	79fb      	ldrb	r3, [r7, #7]
 8001b9a:	f003 030f 	and.w	r3, r3, #15
 8001b9e:	3b04      	subs	r3, #4
 8001ba0:	0112      	lsls	r2, r2, #4
 8001ba2:	b2d2      	uxtb	r2, r2
 8001ba4:	440b      	add	r3, r1
 8001ba6:	761a      	strb	r2, [r3, #24]
}
 8001ba8:	bf00      	nop
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr
 8001bb4:	e000e100 	.word	0xe000e100
 8001bb8:	e000ed00 	.word	0xe000ed00

08001bbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b089      	sub	sp, #36	; 0x24
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	60f8      	str	r0, [r7, #12]
 8001bc4:	60b9      	str	r1, [r7, #8]
 8001bc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	f003 0307 	and.w	r3, r3, #7
 8001bce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	f1c3 0307 	rsb	r3, r3, #7
 8001bd6:	2b04      	cmp	r3, #4
 8001bd8:	bf28      	it	cs
 8001bda:	2304      	movcs	r3, #4
 8001bdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	3304      	adds	r3, #4
 8001be2:	2b06      	cmp	r3, #6
 8001be4:	d902      	bls.n	8001bec <NVIC_EncodePriority+0x30>
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	3b03      	subs	r3, #3
 8001bea:	e000      	b.n	8001bee <NVIC_EncodePriority+0x32>
 8001bec:	2300      	movs	r3, #0
 8001bee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8001bf4:	69bb      	ldr	r3, [r7, #24]
 8001bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfa:	43da      	mvns	r2, r3
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	401a      	ands	r2, r3
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c04:	f04f 31ff 	mov.w	r1, #4294967295
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c0e:	43d9      	mvns	r1, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c14:	4313      	orrs	r3, r2
         );
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3724      	adds	r7, #36	; 0x24
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
	...

08001c24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	3b01      	subs	r3, #1
 8001c30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c34:	d301      	bcc.n	8001c3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c36:	2301      	movs	r3, #1
 8001c38:	e00f      	b.n	8001c5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c3a:	4a0a      	ldr	r2, [pc, #40]	; (8001c64 <SysTick_Config+0x40>)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	3b01      	subs	r3, #1
 8001c40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c42:	210f      	movs	r1, #15
 8001c44:	f04f 30ff 	mov.w	r0, #4294967295
 8001c48:	f7ff ff8e 	bl	8001b68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c4c:	4b05      	ldr	r3, [pc, #20]	; (8001c64 <SysTick_Config+0x40>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c52:	4b04      	ldr	r3, [pc, #16]	; (8001c64 <SysTick_Config+0x40>)
 8001c54:	2207      	movs	r2, #7
 8001c56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	e000e010 	.word	0xe000e010

08001c68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f7ff ff29 	bl	8001ac8 <__NVIC_SetPriorityGrouping>
}
 8001c76:	bf00      	nop
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b086      	sub	sp, #24
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	4603      	mov	r3, r0
 8001c86:	60b9      	str	r1, [r7, #8]
 8001c88:	607a      	str	r2, [r7, #4]
 8001c8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c90:	f7ff ff3e 	bl	8001b10 <__NVIC_GetPriorityGrouping>
 8001c94:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	68b9      	ldr	r1, [r7, #8]
 8001c9a:	6978      	ldr	r0, [r7, #20]
 8001c9c:	f7ff ff8e 	bl	8001bbc <NVIC_EncodePriority>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ca6:	4611      	mov	r1, r2
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff ff5d 	bl	8001b68 <__NVIC_SetPriority>
}
 8001cae:	bf00      	nop
 8001cb0:	3718      	adds	r7, #24
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b082      	sub	sp, #8
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7ff ff31 	bl	8001b2c <__NVIC_EnableIRQ>
}
 8001cca:	bf00      	nop
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b082      	sub	sp, #8
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f7ff ffa2 	bl	8001c24 <SysTick_Config>
 8001ce0:	4603      	mov	r3, r0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
	...

08001cec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b087      	sub	sp, #28
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cfa:	e14e      	b.n	8001f9a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	2101      	movs	r1, #1
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	fa01 f303 	lsl.w	r3, r1, r3
 8001d08:	4013      	ands	r3, r2
 8001d0a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	f000 8140 	beq.w	8001f94 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d00b      	beq.n	8001d34 <HAL_GPIO_Init+0x48>
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	2b02      	cmp	r3, #2
 8001d22:	d007      	beq.n	8001d34 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d28:	2b11      	cmp	r3, #17
 8001d2a:	d003      	beq.n	8001d34 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	2b12      	cmp	r3, #18
 8001d32:	d130      	bne.n	8001d96 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	2203      	movs	r2, #3
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	43db      	mvns	r3, r3
 8001d46:	693a      	ldr	r2, [r7, #16]
 8001d48:	4013      	ands	r3, r2
 8001d4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	68da      	ldr	r2, [r3, #12]
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	43db      	mvns	r3, r3
 8001d74:	693a      	ldr	r2, [r7, #16]
 8001d76:	4013      	ands	r3, r2
 8001d78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	091b      	lsrs	r3, r3, #4
 8001d80:	f003 0201 	and.w	r2, r3, #1
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	2203      	movs	r2, #3
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	43db      	mvns	r3, r3
 8001da8:	693a      	ldr	r2, [r7, #16]
 8001daa:	4013      	ands	r3, r2
 8001dac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	689a      	ldr	r2, [r3, #8]
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	d003      	beq.n	8001dd6 <HAL_GPIO_Init+0xea>
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	2b12      	cmp	r3, #18
 8001dd4:	d123      	bne.n	8001e1e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	08da      	lsrs	r2, r3, #3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	3208      	adds	r2, #8
 8001dde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001de2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	f003 0307 	and.w	r3, r3, #7
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	220f      	movs	r2, #15
 8001dee:	fa02 f303 	lsl.w	r3, r2, r3
 8001df2:	43db      	mvns	r3, r3
 8001df4:	693a      	ldr	r2, [r7, #16]
 8001df6:	4013      	ands	r3, r2
 8001df8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	691a      	ldr	r2, [r3, #16]
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	f003 0307 	and.w	r3, r3, #7
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	08da      	lsrs	r2, r3, #3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	3208      	adds	r2, #8
 8001e18:	6939      	ldr	r1, [r7, #16]
 8001e1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	2203      	movs	r2, #3
 8001e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2e:	43db      	mvns	r3, r3
 8001e30:	693a      	ldr	r2, [r7, #16]
 8001e32:	4013      	ands	r3, r2
 8001e34:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f003 0203 	and.w	r2, r3, #3
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	005b      	lsls	r3, r3, #1
 8001e42:	fa02 f303 	lsl.w	r3, r2, r3
 8001e46:	693a      	ldr	r2, [r7, #16]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	f000 809a 	beq.w	8001f94 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e60:	4b55      	ldr	r3, [pc, #340]	; (8001fb8 <HAL_GPIO_Init+0x2cc>)
 8001e62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e64:	4a54      	ldr	r2, [pc, #336]	; (8001fb8 <HAL_GPIO_Init+0x2cc>)
 8001e66:	f043 0301 	orr.w	r3, r3, #1
 8001e6a:	6613      	str	r3, [r2, #96]	; 0x60
 8001e6c:	4b52      	ldr	r3, [pc, #328]	; (8001fb8 <HAL_GPIO_Init+0x2cc>)
 8001e6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e70:	f003 0301 	and.w	r3, r3, #1
 8001e74:	60bb      	str	r3, [r7, #8]
 8001e76:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e78:	4a50      	ldr	r2, [pc, #320]	; (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	089b      	lsrs	r3, r3, #2
 8001e7e:	3302      	adds	r3, #2
 8001e80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e84:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	f003 0303 	and.w	r3, r3, #3
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	220f      	movs	r2, #15
 8001e90:	fa02 f303 	lsl.w	r3, r2, r3
 8001e94:	43db      	mvns	r3, r3
 8001e96:	693a      	ldr	r2, [r7, #16]
 8001e98:	4013      	ands	r3, r2
 8001e9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001ea2:	d013      	beq.n	8001ecc <HAL_GPIO_Init+0x1e0>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	4a46      	ldr	r2, [pc, #280]	; (8001fc0 <HAL_GPIO_Init+0x2d4>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d00d      	beq.n	8001ec8 <HAL_GPIO_Init+0x1dc>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4a45      	ldr	r2, [pc, #276]	; (8001fc4 <HAL_GPIO_Init+0x2d8>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d007      	beq.n	8001ec4 <HAL_GPIO_Init+0x1d8>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4a44      	ldr	r2, [pc, #272]	; (8001fc8 <HAL_GPIO_Init+0x2dc>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d101      	bne.n	8001ec0 <HAL_GPIO_Init+0x1d4>
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	e006      	b.n	8001ece <HAL_GPIO_Init+0x1e2>
 8001ec0:	2307      	movs	r3, #7
 8001ec2:	e004      	b.n	8001ece <HAL_GPIO_Init+0x1e2>
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	e002      	b.n	8001ece <HAL_GPIO_Init+0x1e2>
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e000      	b.n	8001ece <HAL_GPIO_Init+0x1e2>
 8001ecc:	2300      	movs	r3, #0
 8001ece:	697a      	ldr	r2, [r7, #20]
 8001ed0:	f002 0203 	and.w	r2, r2, #3
 8001ed4:	0092      	lsls	r2, r2, #2
 8001ed6:	4093      	lsls	r3, r2
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ede:	4937      	ldr	r1, [pc, #220]	; (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	089b      	lsrs	r3, r3, #2
 8001ee4:	3302      	adds	r3, #2
 8001ee6:	693a      	ldr	r2, [r7, #16]
 8001ee8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001eec:	4b37      	ldr	r3, [pc, #220]	; (8001fcc <HAL_GPIO_Init+0x2e0>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d003      	beq.n	8001f10 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001f08:	693a      	ldr	r2, [r7, #16]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f10:	4a2e      	ldr	r2, [pc, #184]	; (8001fcc <HAL_GPIO_Init+0x2e0>)
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001f16:	4b2d      	ldr	r3, [pc, #180]	; (8001fcc <HAL_GPIO_Init+0x2e0>)
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	43db      	mvns	r3, r3
 8001f20:	693a      	ldr	r2, [r7, #16]
 8001f22:	4013      	ands	r3, r2
 8001f24:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d003      	beq.n	8001f3a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	4313      	orrs	r3, r2
 8001f38:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f3a:	4a24      	ldr	r2, [pc, #144]	; (8001fcc <HAL_GPIO_Init+0x2e0>)
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f40:	4b22      	ldr	r3, [pc, #136]	; (8001fcc <HAL_GPIO_Init+0x2e0>)
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d003      	beq.n	8001f64 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001f5c:	693a      	ldr	r2, [r7, #16]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f64:	4a19      	ldr	r2, [pc, #100]	; (8001fcc <HAL_GPIO_Init+0x2e0>)
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f6a:	4b18      	ldr	r3, [pc, #96]	; (8001fcc <HAL_GPIO_Init+0x2e0>)
 8001f6c:	68db      	ldr	r3, [r3, #12]
 8001f6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	43db      	mvns	r3, r3
 8001f74:	693a      	ldr	r2, [r7, #16]
 8001f76:	4013      	ands	r3, r2
 8001f78:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d003      	beq.n	8001f8e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001f86:	693a      	ldr	r2, [r7, #16]
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f8e:	4a0f      	ldr	r2, [pc, #60]	; (8001fcc <HAL_GPIO_Init+0x2e0>)
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	3301      	adds	r3, #1
 8001f98:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	fa22 f303 	lsr.w	r3, r2, r3
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	f47f aea9 	bne.w	8001cfc <HAL_GPIO_Init+0x10>
  }
}
 8001faa:	bf00      	nop
 8001fac:	371c      	adds	r7, #28
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	40010000 	.word	0x40010000
 8001fc0:	48000400 	.word	0x48000400
 8001fc4:	48000800 	.word	0x48000800
 8001fc8:	48000c00 	.word	0x48000c00
 8001fcc:	40010400 	.word	0x40010400

08001fd0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b085      	sub	sp, #20
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
 8001fd8:	460b      	mov	r3, r1
 8001fda:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	691a      	ldr	r2, [r3, #16]
 8001fe0:	887b      	ldrh	r3, [r7, #2]
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d002      	beq.n	8001fee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	73fb      	strb	r3, [r7, #15]
 8001fec:	e001      	b.n	8001ff2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3714      	adds	r7, #20
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	460b      	mov	r3, r1
 800200a:	807b      	strh	r3, [r7, #2]
 800200c:	4613      	mov	r3, r2
 800200e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002010:	787b      	ldrb	r3, [r7, #1]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002016:	887a      	ldrh	r2, [r7, #2]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800201c:	e002      	b.n	8002024 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800201e:	887a      	ldrh	r2, [r7, #2]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002034:	4b05      	ldr	r3, [pc, #20]	; (800204c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a04      	ldr	r2, [pc, #16]	; (800204c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800203a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800203e:	6013      	str	r3, [r2, #0]
}
 8002040:	bf00      	nop
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	40007000 	.word	0x40007000

08002050 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002054:	4b04      	ldr	r3, [pc, #16]	; (8002068 <HAL_PWREx_GetVoltageRange+0x18>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800205c:	4618      	mov	r0, r3
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	40007000 	.word	0x40007000

0800206c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800207a:	d130      	bne.n	80020de <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800207c:	4b23      	ldr	r3, [pc, #140]	; (800210c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002084:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002088:	d038      	beq.n	80020fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800208a:	4b20      	ldr	r3, [pc, #128]	; (800210c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002092:	4a1e      	ldr	r2, [pc, #120]	; (800210c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002094:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002098:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800209a:	4b1d      	ldr	r3, [pc, #116]	; (8002110 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2232      	movs	r2, #50	; 0x32
 80020a0:	fb02 f303 	mul.w	r3, r2, r3
 80020a4:	4a1b      	ldr	r2, [pc, #108]	; (8002114 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80020a6:	fba2 2303 	umull	r2, r3, r2, r3
 80020aa:	0c9b      	lsrs	r3, r3, #18
 80020ac:	3301      	adds	r3, #1
 80020ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020b0:	e002      	b.n	80020b8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	3b01      	subs	r3, #1
 80020b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020b8:	4b14      	ldr	r3, [pc, #80]	; (800210c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020ba:	695b      	ldr	r3, [r3, #20]
 80020bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020c4:	d102      	bne.n	80020cc <HAL_PWREx_ControlVoltageScaling+0x60>
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d1f2      	bne.n	80020b2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80020cc:	4b0f      	ldr	r3, [pc, #60]	; (800210c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020ce:	695b      	ldr	r3, [r3, #20]
 80020d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020d8:	d110      	bne.n	80020fc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e00f      	b.n	80020fe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80020de:	4b0b      	ldr	r3, [pc, #44]	; (800210c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80020e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020ea:	d007      	beq.n	80020fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80020ec:	4b07      	ldr	r3, [pc, #28]	; (800210c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80020f4:	4a05      	ldr	r2, [pc, #20]	; (800210c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020fa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3714      	adds	r7, #20
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	40007000 	.word	0x40007000
 8002110:	20000000 	.word	0x20000000
 8002114:	431bde83 	.word	0x431bde83

08002118 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b08a      	sub	sp, #40	; 0x28
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d102      	bne.n	800212c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	f000 bc56 	b.w	80029d8 <HAL_RCC_OscConfig+0x8c0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800212c:	4ba1      	ldr	r3, [pc, #644]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	f003 030c 	and.w	r3, r3, #12
 8002134:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002136:	4b9f      	ldr	r3, [pc, #636]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	f003 0303 	and.w	r3, r3, #3
 800213e:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0310 	and.w	r3, r3, #16
 8002148:	2b00      	cmp	r3, #0
 800214a:	f000 80e6 	beq.w	800231a <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800214e:	6a3b      	ldr	r3, [r7, #32]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d007      	beq.n	8002164 <HAL_RCC_OscConfig+0x4c>
 8002154:	6a3b      	ldr	r3, [r7, #32]
 8002156:	2b0c      	cmp	r3, #12
 8002158:	f040 808d 	bne.w	8002276 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	2b01      	cmp	r3, #1
 8002160:	f040 8089 	bne.w	8002276 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002164:	4b93      	ldr	r3, [pc, #588]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0302 	and.w	r3, r3, #2
 800216c:	2b00      	cmp	r3, #0
 800216e:	d006      	beq.n	800217e <HAL_RCC_OscConfig+0x66>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	69db      	ldr	r3, [r3, #28]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d102      	bne.n	800217e <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	f000 bc2d 	b.w	80029d8 <HAL_RCC_OscConfig+0x8c0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002182:	4b8c      	ldr	r3, [pc, #560]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0308 	and.w	r3, r3, #8
 800218a:	2b00      	cmp	r3, #0
 800218c:	d004      	beq.n	8002198 <HAL_RCC_OscConfig+0x80>
 800218e:	4b89      	ldr	r3, [pc, #548]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002196:	e005      	b.n	80021a4 <HAL_RCC_OscConfig+0x8c>
 8002198:	4b86      	ldr	r3, [pc, #536]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 800219a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800219e:	091b      	lsrs	r3, r3, #4
 80021a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d224      	bcs.n	80021f2 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ac:	4618      	mov	r0, r3
 80021ae:	f000 fdbd 	bl	8002d2c <RCC_SetFlashLatencyFromMSIRange>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d002      	beq.n	80021be <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	f000 bc0d 	b.w	80029d8 <HAL_RCC_OscConfig+0x8c0>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021be:	4b7d      	ldr	r3, [pc, #500]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a7c      	ldr	r2, [pc, #496]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 80021c4:	f043 0308 	orr.w	r3, r3, #8
 80021c8:	6013      	str	r3, [r2, #0]
 80021ca:	4b7a      	ldr	r3, [pc, #488]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d6:	4977      	ldr	r1, [pc, #476]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 80021d8:	4313      	orrs	r3, r2
 80021da:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021dc:	4b75      	ldr	r3, [pc, #468]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6a1b      	ldr	r3, [r3, #32]
 80021e8:	021b      	lsls	r3, r3, #8
 80021ea:	4972      	ldr	r1, [pc, #456]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 80021ec:	4313      	orrs	r3, r2
 80021ee:	604b      	str	r3, [r1, #4]
 80021f0:	e025      	b.n	800223e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021f2:	4b70      	ldr	r3, [pc, #448]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a6f      	ldr	r2, [pc, #444]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 80021f8:	f043 0308 	orr.w	r3, r3, #8
 80021fc:	6013      	str	r3, [r2, #0]
 80021fe:	4b6d      	ldr	r3, [pc, #436]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800220a:	496a      	ldr	r1, [pc, #424]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 800220c:	4313      	orrs	r3, r2
 800220e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002210:	4b68      	ldr	r3, [pc, #416]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a1b      	ldr	r3, [r3, #32]
 800221c:	021b      	lsls	r3, r3, #8
 800221e:	4965      	ldr	r1, [pc, #404]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 8002220:	4313      	orrs	r3, r2
 8002222:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002224:	6a3b      	ldr	r3, [r7, #32]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d109      	bne.n	800223e <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222e:	4618      	mov	r0, r3
 8002230:	f000 fd7c 	bl	8002d2c <RCC_SetFlashLatencyFromMSIRange>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e3cc      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800223e:	f000 fcb3 	bl	8002ba8 <HAL_RCC_GetSysClockFreq>
 8002242:	4601      	mov	r1, r0
 8002244:	4b5b      	ldr	r3, [pc, #364]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	091b      	lsrs	r3, r3, #4
 800224a:	f003 030f 	and.w	r3, r3, #15
 800224e:	4a5a      	ldr	r2, [pc, #360]	; (80023b8 <HAL_RCC_OscConfig+0x2a0>)
 8002250:	5cd3      	ldrb	r3, [r2, r3]
 8002252:	f003 031f 	and.w	r3, r3, #31
 8002256:	fa21 f303 	lsr.w	r3, r1, r3
 800225a:	4a58      	ldr	r2, [pc, #352]	; (80023bc <HAL_RCC_OscConfig+0x2a4>)
 800225c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800225e:	4b58      	ldr	r3, [pc, #352]	; (80023c0 <HAL_RCC_OscConfig+0x2a8>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4618      	mov	r0, r3
 8002264:	f7ff fbb6 	bl	80019d4 <HAL_InitTick>
 8002268:	4603      	mov	r3, r0
 800226a:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 800226c:	7dfb      	ldrb	r3, [r7, #23]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d052      	beq.n	8002318 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8002272:	7dfb      	ldrb	r3, [r7, #23]
 8002274:	e3b0      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	69db      	ldr	r3, [r3, #28]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d032      	beq.n	80022e4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800227e:	4b4d      	ldr	r3, [pc, #308]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a4c      	ldr	r2, [pc, #304]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 8002284:	f043 0301 	orr.w	r3, r3, #1
 8002288:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800228a:	f7ff fbef 	bl	8001a6c <HAL_GetTick>
 800228e:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002290:	e008      	b.n	80022a4 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002292:	f7ff fbeb 	bl	8001a6c <HAL_GetTick>
 8002296:	4602      	mov	r2, r0
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	2b02      	cmp	r3, #2
 800229e:	d901      	bls.n	80022a4 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 80022a0:	2303      	movs	r3, #3
 80022a2:	e399      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80022a4:	4b43      	ldr	r3, [pc, #268]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0302 	and.w	r3, r3, #2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d0f0      	beq.n	8002292 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022b0:	4b40      	ldr	r3, [pc, #256]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a3f      	ldr	r2, [pc, #252]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 80022b6:	f043 0308 	orr.w	r3, r3, #8
 80022ba:	6013      	str	r3, [r2, #0]
 80022bc:	4b3d      	ldr	r3, [pc, #244]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c8:	493a      	ldr	r1, [pc, #232]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 80022ca:	4313      	orrs	r3, r2
 80022cc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022ce:	4b39      	ldr	r3, [pc, #228]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6a1b      	ldr	r3, [r3, #32]
 80022da:	021b      	lsls	r3, r3, #8
 80022dc:	4935      	ldr	r1, [pc, #212]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 80022de:	4313      	orrs	r3, r2
 80022e0:	604b      	str	r3, [r1, #4]
 80022e2:	e01a      	b.n	800231a <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80022e4:	4b33      	ldr	r3, [pc, #204]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a32      	ldr	r2, [pc, #200]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 80022ea:	f023 0301 	bic.w	r3, r3, #1
 80022ee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80022f0:	f7ff fbbc 	bl	8001a6c <HAL_GetTick>
 80022f4:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022f6:	e008      	b.n	800230a <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80022f8:	f7ff fbb8 	bl	8001a6c <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b02      	cmp	r3, #2
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e366      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800230a:	4b2a      	ldr	r3, [pc, #168]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0302 	and.w	r3, r3, #2
 8002312:	2b00      	cmp	r3, #0
 8002314:	d1f0      	bne.n	80022f8 <HAL_RCC_OscConfig+0x1e0>
 8002316:	e000      	b.n	800231a <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002318:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0301 	and.w	r3, r3, #1
 8002322:	2b00      	cmp	r3, #0
 8002324:	d073      	beq.n	800240e <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002326:	6a3b      	ldr	r3, [r7, #32]
 8002328:	2b08      	cmp	r3, #8
 800232a:	d005      	beq.n	8002338 <HAL_RCC_OscConfig+0x220>
 800232c:	6a3b      	ldr	r3, [r7, #32]
 800232e:	2b0c      	cmp	r3, #12
 8002330:	d10e      	bne.n	8002350 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	2b03      	cmp	r3, #3
 8002336:	d10b      	bne.n	8002350 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002338:	4b1e      	ldr	r3, [pc, #120]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d063      	beq.n	800240c <HAL_RCC_OscConfig+0x2f4>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d15f      	bne.n	800240c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	e343      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002358:	d106      	bne.n	8002368 <HAL_RCC_OscConfig+0x250>
 800235a:	4b16      	ldr	r3, [pc, #88]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a15      	ldr	r2, [pc, #84]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 8002360:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002364:	6013      	str	r3, [r2, #0]
 8002366:	e01d      	b.n	80023a4 <HAL_RCC_OscConfig+0x28c>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002370:	d10c      	bne.n	800238c <HAL_RCC_OscConfig+0x274>
 8002372:	4b10      	ldr	r3, [pc, #64]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a0f      	ldr	r2, [pc, #60]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 8002378:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800237c:	6013      	str	r3, [r2, #0]
 800237e:	4b0d      	ldr	r3, [pc, #52]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a0c      	ldr	r2, [pc, #48]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 8002384:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002388:	6013      	str	r3, [r2, #0]
 800238a:	e00b      	b.n	80023a4 <HAL_RCC_OscConfig+0x28c>
 800238c:	4b09      	ldr	r3, [pc, #36]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a08      	ldr	r2, [pc, #32]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 8002392:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002396:	6013      	str	r3, [r2, #0]
 8002398:	4b06      	ldr	r3, [pc, #24]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a05      	ldr	r2, [pc, #20]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 800239e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d01b      	beq.n	80023e4 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ac:	f7ff fb5e 	bl	8001a6c <HAL_GetTick>
 80023b0:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023b2:	e010      	b.n	80023d6 <HAL_RCC_OscConfig+0x2be>
 80023b4:	40021000 	.word	0x40021000
 80023b8:	080042d8 	.word	0x080042d8
 80023bc:	20000000 	.word	0x20000000
 80023c0:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023c4:	f7ff fb52 	bl	8001a6c <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	69bb      	ldr	r3, [r7, #24]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	2b64      	cmp	r3, #100	; 0x64
 80023d0:	d901      	bls.n	80023d6 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e300      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023d6:	4ba0      	ldr	r3, [pc, #640]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d0f0      	beq.n	80023c4 <HAL_RCC_OscConfig+0x2ac>
 80023e2:	e014      	b.n	800240e <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e4:	f7ff fb42 	bl	8001a6c <HAL_GetTick>
 80023e8:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023ea:	e008      	b.n	80023fe <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023ec:	f7ff fb3e 	bl	8001a6c <HAL_GetTick>
 80023f0:	4602      	mov	r2, r0
 80023f2:	69bb      	ldr	r3, [r7, #24]
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	2b64      	cmp	r3, #100	; 0x64
 80023f8:	d901      	bls.n	80023fe <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e2ec      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023fe:	4b96      	ldr	r3, [pc, #600]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d1f0      	bne.n	80023ec <HAL_RCC_OscConfig+0x2d4>
 800240a:	e000      	b.n	800240e <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800240c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 0302 	and.w	r3, r3, #2
 8002416:	2b00      	cmp	r3, #0
 8002418:	d060      	beq.n	80024dc <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800241a:	6a3b      	ldr	r3, [r7, #32]
 800241c:	2b04      	cmp	r3, #4
 800241e:	d005      	beq.n	800242c <HAL_RCC_OscConfig+0x314>
 8002420:	6a3b      	ldr	r3, [r7, #32]
 8002422:	2b0c      	cmp	r3, #12
 8002424:	d119      	bne.n	800245a <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	2b02      	cmp	r3, #2
 800242a:	d116      	bne.n	800245a <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800242c:	4b8a      	ldr	r3, [pc, #552]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002434:	2b00      	cmp	r3, #0
 8002436:	d005      	beq.n	8002444 <HAL_RCC_OscConfig+0x32c>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d101      	bne.n	8002444 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e2c9      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002444:	4b84      	ldr	r3, [pc, #528]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	691b      	ldr	r3, [r3, #16]
 8002450:	061b      	lsls	r3, r3, #24
 8002452:	4981      	ldr	r1, [pc, #516]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 8002454:	4313      	orrs	r3, r2
 8002456:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002458:	e040      	b.n	80024dc <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	68db      	ldr	r3, [r3, #12]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d023      	beq.n	80024aa <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002462:	4b7d      	ldr	r3, [pc, #500]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a7c      	ldr	r2, [pc, #496]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 8002468:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800246c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800246e:	f7ff fafd 	bl	8001a6c <HAL_GetTick>
 8002472:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002474:	e008      	b.n	8002488 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002476:	f7ff faf9 	bl	8001a6c <HAL_GetTick>
 800247a:	4602      	mov	r2, r0
 800247c:	69bb      	ldr	r3, [r7, #24]
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	2b02      	cmp	r3, #2
 8002482:	d901      	bls.n	8002488 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002484:	2303      	movs	r3, #3
 8002486:	e2a7      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002488:	4b73      	ldr	r3, [pc, #460]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002490:	2b00      	cmp	r3, #0
 8002492:	d0f0      	beq.n	8002476 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002494:	4b70      	ldr	r3, [pc, #448]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	691b      	ldr	r3, [r3, #16]
 80024a0:	061b      	lsls	r3, r3, #24
 80024a2:	496d      	ldr	r1, [pc, #436]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 80024a4:	4313      	orrs	r3, r2
 80024a6:	604b      	str	r3, [r1, #4]
 80024a8:	e018      	b.n	80024dc <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024aa:	4b6b      	ldr	r3, [pc, #428]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a6a      	ldr	r2, [pc, #424]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 80024b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024b6:	f7ff fad9 	bl	8001a6c <HAL_GetTick>
 80024ba:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024bc:	e008      	b.n	80024d0 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024be:	f7ff fad5 	bl	8001a6c <HAL_GetTick>
 80024c2:	4602      	mov	r2, r0
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d901      	bls.n	80024d0 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 80024cc:	2303      	movs	r3, #3
 80024ce:	e283      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024d0:	4b61      	ldr	r3, [pc, #388]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d1f0      	bne.n	80024be <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0308 	and.w	r3, r3, #8
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d07f      	beq.n	80025e8 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	695b      	ldr	r3, [r3, #20]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d05f      	beq.n	80025b0 <HAL_RCC_OscConfig+0x498>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 80024f0:	4b59      	ldr	r3, [pc, #356]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 80024f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024f6:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	699a      	ldr	r2, [r3, #24]
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	f003 0310 	and.w	r3, r3, #16
 8002502:	429a      	cmp	r2, r3
 8002504:	d037      	beq.n	8002576 <HAL_RCC_OscConfig+0x45e>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	f003 0302 	and.w	r3, r3, #2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d006      	beq.n	800251e <HAL_RCC_OscConfig+0x406>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002516:	2b00      	cmp	r3, #0
 8002518:	d101      	bne.n	800251e <HAL_RCC_OscConfig+0x406>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e25c      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	f003 0301 	and.w	r3, r3, #1
 8002524:	2b00      	cmp	r3, #0
 8002526:	d01b      	beq.n	8002560 <HAL_RCC_OscConfig+0x448>
        {
          __HAL_RCC_LSI_DISABLE();
 8002528:	4b4b      	ldr	r3, [pc, #300]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 800252a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800252e:	4a4a      	ldr	r2, [pc, #296]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 8002530:	f023 0301 	bic.w	r3, r3, #1
 8002534:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002538:	f7ff fa98 	bl	8001a6c <HAL_GetTick>
 800253c:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800253e:	e008      	b.n	8002552 <HAL_RCC_OscConfig+0x43a>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002540:	f7ff fa94 	bl	8001a6c <HAL_GetTick>
 8002544:	4602      	mov	r2, r0
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	2b11      	cmp	r3, #17
 800254c:	d901      	bls.n	8002552 <HAL_RCC_OscConfig+0x43a>
            {
              return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e242      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002552:	4b41      	ldr	r3, [pc, #260]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 8002554:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002558:	f003 0302 	and.w	r3, r3, #2
 800255c:	2b00      	cmp	r3, #0
 800255e:	d1ef      	bne.n	8002540 <HAL_RCC_OscConfig+0x428>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8002560:	4b3d      	ldr	r3, [pc, #244]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 8002562:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002566:	f023 0210 	bic.w	r2, r3, #16
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	699b      	ldr	r3, [r3, #24]
 800256e:	493a      	ldr	r1, [pc, #232]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 8002570:	4313      	orrs	r3, r2
 8002572:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002576:	4b38      	ldr	r3, [pc, #224]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 8002578:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800257c:	4a36      	ldr	r2, [pc, #216]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 800257e:	f043 0301 	orr.w	r3, r3, #1
 8002582:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002586:	f7ff fa71 	bl	8001a6c <HAL_GetTick>
 800258a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800258c:	e008      	b.n	80025a0 <HAL_RCC_OscConfig+0x488>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800258e:	f7ff fa6d 	bl	8001a6c <HAL_GetTick>
 8002592:	4602      	mov	r2, r0
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	2b11      	cmp	r3, #17
 800259a:	d901      	bls.n	80025a0 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e21b      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025a0:	4b2d      	ldr	r3, [pc, #180]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 80025a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d0ef      	beq.n	800258e <HAL_RCC_OscConfig+0x476>
 80025ae:	e01b      	b.n	80025e8 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025b0:	4b29      	ldr	r3, [pc, #164]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 80025b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025b6:	4a28      	ldr	r2, [pc, #160]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 80025b8:	f023 0301 	bic.w	r3, r3, #1
 80025bc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025c0:	f7ff fa54 	bl	8001a6c <HAL_GetTick>
 80025c4:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025c6:	e008      	b.n	80025da <HAL_RCC_OscConfig+0x4c2>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025c8:	f7ff fa50 	bl	8001a6c <HAL_GetTick>
 80025cc:	4602      	mov	r2, r0
 80025ce:	69bb      	ldr	r3, [r7, #24]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	2b11      	cmp	r3, #17
 80025d4:	d901      	bls.n	80025da <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	e1fe      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025da:	4b1f      	ldr	r3, [pc, #124]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 80025dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025e0:	f003 0302 	and.w	r3, r3, #2
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d1ef      	bne.n	80025c8 <HAL_RCC_OscConfig+0x4b0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0304 	and.w	r3, r3, #4
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	f000 80c1 	beq.w	8002778 <HAL_RCC_OscConfig+0x660>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025f6:	2300      	movs	r3, #0
 80025f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80025fc:	4b16      	ldr	r3, [pc, #88]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 80025fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002600:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002604:	2b00      	cmp	r3, #0
 8002606:	d10e      	bne.n	8002626 <HAL_RCC_OscConfig+0x50e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002608:	4b13      	ldr	r3, [pc, #76]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 800260a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800260c:	4a12      	ldr	r2, [pc, #72]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 800260e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002612:	6593      	str	r3, [r2, #88]	; 0x58
 8002614:	4b10      	ldr	r3, [pc, #64]	; (8002658 <HAL_RCC_OscConfig+0x540>)
 8002616:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002618:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800261c:	60fb      	str	r3, [r7, #12]
 800261e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002620:	2301      	movs	r3, #1
 8002622:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002626:	4b0d      	ldr	r3, [pc, #52]	; (800265c <HAL_RCC_OscConfig+0x544>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800262e:	2b00      	cmp	r3, #0
 8002630:	d11c      	bne.n	800266c <HAL_RCC_OscConfig+0x554>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002632:	4b0a      	ldr	r3, [pc, #40]	; (800265c <HAL_RCC_OscConfig+0x544>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a09      	ldr	r2, [pc, #36]	; (800265c <HAL_RCC_OscConfig+0x544>)
 8002638:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800263c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800263e:	f7ff fa15 	bl	8001a6c <HAL_GetTick>
 8002642:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002644:	e00c      	b.n	8002660 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002646:	f7ff fa11 	bl	8001a6c <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d905      	bls.n	8002660 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e1bf      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
 8002658:	40021000 	.word	0x40021000
 800265c:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002660:	4bb1      	ldr	r3, [pc, #708]	; (8002928 <HAL_RCC_OscConfig+0x810>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002668:	2b00      	cmp	r3, #0
 800266a:	d0ec      	beq.n	8002646 <HAL_RCC_OscConfig+0x52e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	f003 0301 	and.w	r3, r3, #1
 8002674:	2b00      	cmp	r3, #0
 8002676:	d02c      	beq.n	80026d2 <HAL_RCC_OscConfig+0x5ba>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8002678:	4bac      	ldr	r3, [pc, #688]	; (800292c <HAL_RCC_OscConfig+0x814>)
 800267a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800267e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800268a:	49a8      	ldr	r1, [pc, #672]	; (800292c <HAL_RCC_OscConfig+0x814>)
 800268c:	4313      	orrs	r3, r2
 800268e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	f003 0304 	and.w	r3, r3, #4
 800269a:	2b00      	cmp	r3, #0
 800269c:	d010      	beq.n	80026c0 <HAL_RCC_OscConfig+0x5a8>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800269e:	4ba3      	ldr	r3, [pc, #652]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80026a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026a4:	4aa1      	ldr	r2, [pc, #644]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80026a6:	f043 0304 	orr.w	r3, r3, #4
 80026aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80026ae:	4b9f      	ldr	r3, [pc, #636]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80026b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026b4:	4a9d      	ldr	r2, [pc, #628]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80026b6:	f043 0301 	orr.w	r3, r3, #1
 80026ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026be:	e018      	b.n	80026f2 <HAL_RCC_OscConfig+0x5da>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80026c0:	4b9a      	ldr	r3, [pc, #616]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80026c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026c6:	4a99      	ldr	r2, [pc, #612]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80026c8:	f043 0301 	orr.w	r3, r3, #1
 80026cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026d0:	e00f      	b.n	80026f2 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80026d2:	4b96      	ldr	r3, [pc, #600]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80026d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026d8:	4a94      	ldr	r2, [pc, #592]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80026da:	f023 0301 	bic.w	r3, r3, #1
 80026de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80026e2:	4b92      	ldr	r3, [pc, #584]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80026e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026e8:	4a90      	ldr	r2, [pc, #576]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80026ea:	f023 0304 	bic.w	r3, r3, #4
 80026ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d016      	beq.n	8002728 <HAL_RCC_OscConfig+0x610>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026fa:	f7ff f9b7 	bl	8001a6c <HAL_GetTick>
 80026fe:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002700:	e00a      	b.n	8002718 <HAL_RCC_OscConfig+0x600>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002702:	f7ff f9b3 	bl	8001a6c <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002710:	4293      	cmp	r3, r2
 8002712:	d901      	bls.n	8002718 <HAL_RCC_OscConfig+0x600>
        {
          return HAL_TIMEOUT;
 8002714:	2303      	movs	r3, #3
 8002716:	e15f      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002718:	4b84      	ldr	r3, [pc, #528]	; (800292c <HAL_RCC_OscConfig+0x814>)
 800271a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d0ed      	beq.n	8002702 <HAL_RCC_OscConfig+0x5ea>
 8002726:	e01d      	b.n	8002764 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002728:	f7ff f9a0 	bl	8001a6c <HAL_GetTick>
 800272c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800272e:	e00a      	b.n	8002746 <HAL_RCC_OscConfig+0x62e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002730:	f7ff f99c 	bl	8001a6c <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	f241 3288 	movw	r2, #5000	; 0x1388
 800273e:	4293      	cmp	r3, r2
 8002740:	d901      	bls.n	8002746 <HAL_RCC_OscConfig+0x62e>
        {
          return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e148      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002746:	4b79      	ldr	r3, [pc, #484]	; (800292c <HAL_RCC_OscConfig+0x814>)
 8002748:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800274c:	f003 0302 	and.w	r3, r3, #2
 8002750:	2b00      	cmp	r3, #0
 8002752:	d1ed      	bne.n	8002730 <HAL_RCC_OscConfig+0x618>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8002754:	4b75      	ldr	r3, [pc, #468]	; (800292c <HAL_RCC_OscConfig+0x814>)
 8002756:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800275a:	4a74      	ldr	r2, [pc, #464]	; (800292c <HAL_RCC_OscConfig+0x814>)
 800275c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002760:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002764:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002768:	2b01      	cmp	r3, #1
 800276a:	d105      	bne.n	8002778 <HAL_RCC_OscConfig+0x660>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800276c:	4b6f      	ldr	r3, [pc, #444]	; (800292c <HAL_RCC_OscConfig+0x814>)
 800276e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002770:	4a6e      	ldr	r2, [pc, #440]	; (800292c <HAL_RCC_OscConfig+0x814>)
 8002772:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002776:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0320 	and.w	r3, r3, #32
 8002780:	2b00      	cmp	r3, #0
 8002782:	d03c      	beq.n	80027fe <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002788:	2b00      	cmp	r3, #0
 800278a:	d01c      	beq.n	80027c6 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800278c:	4b67      	ldr	r3, [pc, #412]	; (800292c <HAL_RCC_OscConfig+0x814>)
 800278e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002792:	4a66      	ldr	r2, [pc, #408]	; (800292c <HAL_RCC_OscConfig+0x814>)
 8002794:	f043 0301 	orr.w	r3, r3, #1
 8002798:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800279c:	f7ff f966 	bl	8001a6c <HAL_GetTick>
 80027a0:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80027a2:	e008      	b.n	80027b6 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027a4:	f7ff f962 	bl	8001a6c <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	69bb      	ldr	r3, [r7, #24]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d901      	bls.n	80027b6 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e110      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80027b6:	4b5d      	ldr	r3, [pc, #372]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80027b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027bc:	f003 0302 	and.w	r3, r3, #2
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d0ef      	beq.n	80027a4 <HAL_RCC_OscConfig+0x68c>
 80027c4:	e01b      	b.n	80027fe <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80027c6:	4b59      	ldr	r3, [pc, #356]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80027c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027cc:	4a57      	ldr	r2, [pc, #348]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80027ce:	f023 0301 	bic.w	r3, r3, #1
 80027d2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027d6:	f7ff f949 	bl	8001a6c <HAL_GetTick>
 80027da:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80027dc:	e008      	b.n	80027f0 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027de:	f7ff f945 	bl	8001a6c <HAL_GetTick>
 80027e2:	4602      	mov	r2, r0
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	d901      	bls.n	80027f0 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 80027ec:	2303      	movs	r3, #3
 80027ee:	e0f3      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80027f0:	4b4e      	ldr	r3, [pc, #312]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80027f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d1ef      	bne.n	80027de <HAL_RCC_OscConfig+0x6c6>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002802:	2b00      	cmp	r3, #0
 8002804:	f000 80e7 	beq.w	80029d6 <HAL_RCC_OscConfig+0x8be>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800280c:	2b02      	cmp	r3, #2
 800280e:	f040 80b7 	bne.w	8002980 <HAL_RCC_OscConfig+0x868>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002812:	4b46      	ldr	r3, [pc, #280]	; (800292c <HAL_RCC_OscConfig+0x814>)
 8002814:	68db      	ldr	r3, [r3, #12]
 8002816:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002818:	69fb      	ldr	r3, [r7, #28]
 800281a:	f003 0203 	and.w	r2, r3, #3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002822:	429a      	cmp	r2, r3
 8002824:	d124      	bne.n	8002870 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002830:	3b01      	subs	r3, #1
 8002832:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002834:	429a      	cmp	r2, r3
 8002836:	d11b      	bne.n	8002870 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002842:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002844:	429a      	cmp	r2, r3
 8002846:	d113      	bne.n	8002870 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002852:	085b      	lsrs	r3, r3, #1
 8002854:	3b01      	subs	r3, #1
 8002856:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002858:	429a      	cmp	r2, r3
 800285a:	d109      	bne.n	8002870 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002866:	085b      	lsrs	r3, r3, #1
 8002868:	3b01      	subs	r3, #1
 800286a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800286c:	429a      	cmp	r2, r3
 800286e:	d061      	beq.n	8002934 <HAL_RCC_OscConfig+0x81c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002870:	6a3b      	ldr	r3, [r7, #32]
 8002872:	2b0c      	cmp	r3, #12
 8002874:	d056      	beq.n	8002924 <HAL_RCC_OscConfig+0x80c>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002876:	4b2d      	ldr	r3, [pc, #180]	; (800292c <HAL_RCC_OscConfig+0x814>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a2c      	ldr	r2, [pc, #176]	; (800292c <HAL_RCC_OscConfig+0x814>)
 800287c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002880:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002882:	f7ff f8f3 	bl	8001a6c <HAL_GetTick>
 8002886:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002888:	e008      	b.n	800289c <HAL_RCC_OscConfig+0x784>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800288a:	f7ff f8ef 	bl	8001a6c <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	2b02      	cmp	r3, #2
 8002896:	d901      	bls.n	800289c <HAL_RCC_OscConfig+0x784>
              {
                return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e09d      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800289c:	4b23      	ldr	r3, [pc, #140]	; (800292c <HAL_RCC_OscConfig+0x814>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d1f0      	bne.n	800288a <HAL_RCC_OscConfig+0x772>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028a8:	4b20      	ldr	r3, [pc, #128]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80028aa:	68da      	ldr	r2, [r3, #12]
 80028ac:	4b20      	ldr	r3, [pc, #128]	; (8002930 <HAL_RCC_OscConfig+0x818>)
 80028ae:	4013      	ands	r3, r2
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80028b8:	3a01      	subs	r2, #1
 80028ba:	0112      	lsls	r2, r2, #4
 80028bc:	4311      	orrs	r1, r2
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80028c2:	0212      	lsls	r2, r2, #8
 80028c4:	4311      	orrs	r1, r2
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80028ca:	0852      	lsrs	r2, r2, #1
 80028cc:	3a01      	subs	r2, #1
 80028ce:	0552      	lsls	r2, r2, #21
 80028d0:	4311      	orrs	r1, r2
 80028d2:	687a      	ldr	r2, [r7, #4]
 80028d4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80028d6:	0852      	lsrs	r2, r2, #1
 80028d8:	3a01      	subs	r2, #1
 80028da:	0652      	lsls	r2, r2, #25
 80028dc:	430a      	orrs	r2, r1
 80028de:	4913      	ldr	r1, [pc, #76]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80028e0:	4313      	orrs	r3, r2
 80028e2:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80028e4:	4b11      	ldr	r3, [pc, #68]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a10      	ldr	r2, [pc, #64]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80028ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028ee:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028f0:	4b0e      	ldr	r3, [pc, #56]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	4a0d      	ldr	r2, [pc, #52]	; (800292c <HAL_RCC_OscConfig+0x814>)
 80028f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028fa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80028fc:	f7ff f8b6 	bl	8001a6c <HAL_GetTick>
 8002900:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002902:	e008      	b.n	8002916 <HAL_RCC_OscConfig+0x7fe>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002904:	f7ff f8b2 	bl	8001a6c <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	69bb      	ldr	r3, [r7, #24]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	2b02      	cmp	r3, #2
 8002910:	d901      	bls.n	8002916 <HAL_RCC_OscConfig+0x7fe>
              {
                return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e060      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002916:	4b05      	ldr	r3, [pc, #20]	; (800292c <HAL_RCC_OscConfig+0x814>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d0f0      	beq.n	8002904 <HAL_RCC_OscConfig+0x7ec>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002922:	e058      	b.n	80029d6 <HAL_RCC_OscConfig+0x8be>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e057      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
 8002928:	40007000 	.word	0x40007000
 800292c:	40021000 	.word	0x40021000
 8002930:	f99f808c 	.word	0xf99f808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002934:	4b2a      	ldr	r3, [pc, #168]	; (80029e0 <HAL_RCC_OscConfig+0x8c8>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d14a      	bne.n	80029d6 <HAL_RCC_OscConfig+0x8be>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002940:	4b27      	ldr	r3, [pc, #156]	; (80029e0 <HAL_RCC_OscConfig+0x8c8>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a26      	ldr	r2, [pc, #152]	; (80029e0 <HAL_RCC_OscConfig+0x8c8>)
 8002946:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800294a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800294c:	4b24      	ldr	r3, [pc, #144]	; (80029e0 <HAL_RCC_OscConfig+0x8c8>)
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	4a23      	ldr	r2, [pc, #140]	; (80029e0 <HAL_RCC_OscConfig+0x8c8>)
 8002952:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002956:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002958:	f7ff f888 	bl	8001a6c <HAL_GetTick>
 800295c:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800295e:	e008      	b.n	8002972 <HAL_RCC_OscConfig+0x85a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002960:	f7ff f884 	bl	8001a6c <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	2b02      	cmp	r3, #2
 800296c:	d901      	bls.n	8002972 <HAL_RCC_OscConfig+0x85a>
            {
              return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e032      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002972:	4b1b      	ldr	r3, [pc, #108]	; (80029e0 <HAL_RCC_OscConfig+0x8c8>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d0f0      	beq.n	8002960 <HAL_RCC_OscConfig+0x848>
 800297e:	e02a      	b.n	80029d6 <HAL_RCC_OscConfig+0x8be>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002980:	6a3b      	ldr	r3, [r7, #32]
 8002982:	2b0c      	cmp	r3, #12
 8002984:	d025      	beq.n	80029d2 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002986:	4b16      	ldr	r3, [pc, #88]	; (80029e0 <HAL_RCC_OscConfig+0x8c8>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a15      	ldr	r2, [pc, #84]	; (80029e0 <HAL_RCC_OscConfig+0x8c8>)
 800298c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002990:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002992:	4b13      	ldr	r3, [pc, #76]	; (80029e0 <HAL_RCC_OscConfig+0x8c8>)
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	4a12      	ldr	r2, [pc, #72]	; (80029e0 <HAL_RCC_OscConfig+0x8c8>)
 8002998:	f023 0303 	bic.w	r3, r3, #3
 800299c:	60d3      	str	r3, [r2, #12]
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 800299e:	4b10      	ldr	r3, [pc, #64]	; (80029e0 <HAL_RCC_OscConfig+0x8c8>)
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	4a0f      	ldr	r2, [pc, #60]	; (80029e0 <HAL_RCC_OscConfig+0x8c8>)
 80029a4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80029a8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029aa:	f7ff f85f 	bl	8001a6c <HAL_GetTick>
 80029ae:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029b0:	e008      	b.n	80029c4 <HAL_RCC_OscConfig+0x8ac>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029b2:	f7ff f85b 	bl	8001a6c <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d901      	bls.n	80029c4 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80029c0:	2303      	movs	r3, #3
 80029c2:	e009      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029c4:	4b06      	ldr	r3, [pc, #24]	; (80029e0 <HAL_RCC_OscConfig+0x8c8>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d1f0      	bne.n	80029b2 <HAL_RCC_OscConfig+0x89a>
 80029d0:	e001      	b.n	80029d6 <HAL_RCC_OscConfig+0x8be>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e000      	b.n	80029d8 <HAL_RCC_OscConfig+0x8c0>
      }
    }
  }
  return HAL_OK;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3728      	adds	r7, #40	; 0x28
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	40021000 	.word	0x40021000

080029e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d101      	bne.n	80029f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e0c8      	b.n	8002b8a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80029f8:	4b66      	ldr	r3, [pc, #408]	; (8002b94 <HAL_RCC_ClockConfig+0x1b0>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0307 	and.w	r3, r3, #7
 8002a00:	683a      	ldr	r2, [r7, #0]
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d910      	bls.n	8002a28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a06:	4b63      	ldr	r3, [pc, #396]	; (8002b94 <HAL_RCC_ClockConfig+0x1b0>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f023 0207 	bic.w	r2, r3, #7
 8002a0e:	4961      	ldr	r1, [pc, #388]	; (8002b94 <HAL_RCC_ClockConfig+0x1b0>)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a16:	4b5f      	ldr	r3, [pc, #380]	; (8002b94 <HAL_RCC_ClockConfig+0x1b0>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0307 	and.w	r3, r3, #7
 8002a1e:	683a      	ldr	r2, [r7, #0]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d001      	beq.n	8002a28 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	e0b0      	b.n	8002b8a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 0301 	and.w	r3, r3, #1
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d04c      	beq.n	8002ace <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	2b03      	cmp	r3, #3
 8002a3a:	d107      	bne.n	8002a4c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a3c:	4b56      	ldr	r3, [pc, #344]	; (8002b98 <HAL_RCC_ClockConfig+0x1b4>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d121      	bne.n	8002a8c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e09e      	b.n	8002b8a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d107      	bne.n	8002a64 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a54:	4b50      	ldr	r3, [pc, #320]	; (8002b98 <HAL_RCC_ClockConfig+0x1b4>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d115      	bne.n	8002a8c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e092      	b.n	8002b8a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d107      	bne.n	8002a7c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a6c:	4b4a      	ldr	r3, [pc, #296]	; (8002b98 <HAL_RCC_ClockConfig+0x1b4>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0302 	and.w	r3, r3, #2
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d109      	bne.n	8002a8c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e086      	b.n	8002b8a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a7c:	4b46      	ldr	r3, [pc, #280]	; (8002b98 <HAL_RCC_ClockConfig+0x1b4>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d101      	bne.n	8002a8c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e07e      	b.n	8002b8a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a8c:	4b42      	ldr	r3, [pc, #264]	; (8002b98 <HAL_RCC_ClockConfig+0x1b4>)
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f023 0203 	bic.w	r2, r3, #3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	493f      	ldr	r1, [pc, #252]	; (8002b98 <HAL_RCC_ClockConfig+0x1b4>)
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a9e:	f7fe ffe5 	bl	8001a6c <HAL_GetTick>
 8002aa2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aa4:	e00a      	b.n	8002abc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002aa6:	f7fe ffe1 	bl	8001a6c <HAL_GetTick>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d901      	bls.n	8002abc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002ab8:	2303      	movs	r3, #3
 8002aba:	e066      	b.n	8002b8a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002abc:	4b36      	ldr	r3, [pc, #216]	; (8002b98 <HAL_RCC_ClockConfig+0x1b4>)
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f003 020c 	and.w	r2, r3, #12
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d1eb      	bne.n	8002aa6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d008      	beq.n	8002aec <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ada:	4b2f      	ldr	r3, [pc, #188]	; (8002b98 <HAL_RCC_ClockConfig+0x1b4>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	492c      	ldr	r1, [pc, #176]	; (8002b98 <HAL_RCC_ClockConfig+0x1b4>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002aec:	4b29      	ldr	r3, [pc, #164]	; (8002b94 <HAL_RCC_ClockConfig+0x1b0>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0307 	and.w	r3, r3, #7
 8002af4:	683a      	ldr	r2, [r7, #0]
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d210      	bcs.n	8002b1c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002afa:	4b26      	ldr	r3, [pc, #152]	; (8002b94 <HAL_RCC_ClockConfig+0x1b0>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f023 0207 	bic.w	r2, r3, #7
 8002b02:	4924      	ldr	r1, [pc, #144]	; (8002b94 <HAL_RCC_ClockConfig+0x1b0>)
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b0a:	4b22      	ldr	r3, [pc, #136]	; (8002b94 <HAL_RCC_ClockConfig+0x1b0>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0307 	and.w	r3, r3, #7
 8002b12:	683a      	ldr	r2, [r7, #0]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d001      	beq.n	8002b1c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e036      	b.n	8002b8a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0304 	and.w	r3, r3, #4
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d008      	beq.n	8002b3a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b28:	4b1b      	ldr	r3, [pc, #108]	; (8002b98 <HAL_RCC_ClockConfig+0x1b4>)
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	4918      	ldr	r1, [pc, #96]	; (8002b98 <HAL_RCC_ClockConfig+0x1b4>)
 8002b36:	4313      	orrs	r3, r2
 8002b38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0308 	and.w	r3, r3, #8
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d009      	beq.n	8002b5a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b46:	4b14      	ldr	r3, [pc, #80]	; (8002b98 <HAL_RCC_ClockConfig+0x1b4>)
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	00db      	lsls	r3, r3, #3
 8002b54:	4910      	ldr	r1, [pc, #64]	; (8002b98 <HAL_RCC_ClockConfig+0x1b4>)
 8002b56:	4313      	orrs	r3, r2
 8002b58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b5a:	f000 f825 	bl	8002ba8 <HAL_RCC_GetSysClockFreq>
 8002b5e:	4601      	mov	r1, r0
 8002b60:	4b0d      	ldr	r3, [pc, #52]	; (8002b98 <HAL_RCC_ClockConfig+0x1b4>)
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	091b      	lsrs	r3, r3, #4
 8002b66:	f003 030f 	and.w	r3, r3, #15
 8002b6a:	4a0c      	ldr	r2, [pc, #48]	; (8002b9c <HAL_RCC_ClockConfig+0x1b8>)
 8002b6c:	5cd3      	ldrb	r3, [r2, r3]
 8002b6e:	f003 031f 	and.w	r3, r3, #31
 8002b72:	fa21 f303 	lsr.w	r3, r1, r3
 8002b76:	4a0a      	ldr	r2, [pc, #40]	; (8002ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b7a:	4b0a      	ldr	r3, [pc, #40]	; (8002ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7fe ff28 	bl	80019d4 <HAL_InitTick>
 8002b84:	4603      	mov	r3, r0
 8002b86:	72fb      	strb	r3, [r7, #11]

  return status;
 8002b88:	7afb      	ldrb	r3, [r7, #11]
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3710      	adds	r7, #16
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	40022000 	.word	0x40022000
 8002b98:	40021000 	.word	0x40021000
 8002b9c:	080042d8 	.word	0x080042d8
 8002ba0:	20000000 	.word	0x20000000
 8002ba4:	20000004 	.word	0x20000004

08002ba8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b089      	sub	sp, #36	; 0x24
 8002bac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	61fb      	str	r3, [r7, #28]
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bb6:	4b3d      	ldr	r3, [pc, #244]	; (8002cac <HAL_RCC_GetSysClockFreq+0x104>)
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f003 030c 	and.w	r3, r3, #12
 8002bbe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002bc0:	4b3a      	ldr	r3, [pc, #232]	; (8002cac <HAL_RCC_GetSysClockFreq+0x104>)
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	f003 0303 	and.w	r3, r3, #3
 8002bc8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d005      	beq.n	8002bdc <HAL_RCC_GetSysClockFreq+0x34>
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	2b0c      	cmp	r3, #12
 8002bd4:	d121      	bne.n	8002c1a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d11e      	bne.n	8002c1a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002bdc:	4b33      	ldr	r3, [pc, #204]	; (8002cac <HAL_RCC_GetSysClockFreq+0x104>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0308 	and.w	r3, r3, #8
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d107      	bne.n	8002bf8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002be8:	4b30      	ldr	r3, [pc, #192]	; (8002cac <HAL_RCC_GetSysClockFreq+0x104>)
 8002bea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bee:	0a1b      	lsrs	r3, r3, #8
 8002bf0:	f003 030f 	and.w	r3, r3, #15
 8002bf4:	61fb      	str	r3, [r7, #28]
 8002bf6:	e005      	b.n	8002c04 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002bf8:	4b2c      	ldr	r3, [pc, #176]	; (8002cac <HAL_RCC_GetSysClockFreq+0x104>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	091b      	lsrs	r3, r3, #4
 8002bfe:	f003 030f 	and.w	r3, r3, #15
 8002c02:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002c04:	4a2a      	ldr	r2, [pc, #168]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c0c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d10d      	bne.n	8002c30 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c18:	e00a      	b.n	8002c30 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	2b04      	cmp	r3, #4
 8002c1e:	d102      	bne.n	8002c26 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c20:	4b24      	ldr	r3, [pc, #144]	; (8002cb4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002c22:	61bb      	str	r3, [r7, #24]
 8002c24:	e004      	b.n	8002c30 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	2b08      	cmp	r3, #8
 8002c2a:	d101      	bne.n	8002c30 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c2c:	4b22      	ldr	r3, [pc, #136]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c2e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	2b0c      	cmp	r3, #12
 8002c34:	d133      	bne.n	8002c9e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c36:	4b1d      	ldr	r3, [pc, #116]	; (8002cac <HAL_RCC_GetSysClockFreq+0x104>)
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	f003 0303 	and.w	r3, r3, #3
 8002c3e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	2b02      	cmp	r3, #2
 8002c44:	d002      	beq.n	8002c4c <HAL_RCC_GetSysClockFreq+0xa4>
 8002c46:	2b03      	cmp	r3, #3
 8002c48:	d003      	beq.n	8002c52 <HAL_RCC_GetSysClockFreq+0xaa>
 8002c4a:	e005      	b.n	8002c58 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002c4c:	4b19      	ldr	r3, [pc, #100]	; (8002cb4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002c4e:	617b      	str	r3, [r7, #20]
      break;
 8002c50:	e005      	b.n	8002c5e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002c52:	4b19      	ldr	r3, [pc, #100]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c54:	617b      	str	r3, [r7, #20]
      break;
 8002c56:	e002      	b.n	8002c5e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	617b      	str	r3, [r7, #20]
      break;
 8002c5c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c5e:	4b13      	ldr	r3, [pc, #76]	; (8002cac <HAL_RCC_GetSysClockFreq+0x104>)
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	091b      	lsrs	r3, r3, #4
 8002c64:	f003 0307 	and.w	r3, r3, #7
 8002c68:	3301      	adds	r3, #1
 8002c6a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c6c:	4b0f      	ldr	r3, [pc, #60]	; (8002cac <HAL_RCC_GetSysClockFreq+0x104>)
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	0a1b      	lsrs	r3, r3, #8
 8002c72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c76:	697a      	ldr	r2, [r7, #20]
 8002c78:	fb02 f203 	mul.w	r2, r2, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c82:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c84:	4b09      	ldr	r3, [pc, #36]	; (8002cac <HAL_RCC_GetSysClockFreq+0x104>)
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	0e5b      	lsrs	r3, r3, #25
 8002c8a:	f003 0303 	and.w	r3, r3, #3
 8002c8e:	3301      	adds	r3, #1
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002c94:	697a      	ldr	r2, [r7, #20]
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c9c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002c9e:	69bb      	ldr	r3, [r7, #24]
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3724      	adds	r7, #36	; 0x24
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	080042f0 	.word	0x080042f0
 8002cb4:	00f42400 	.word	0x00f42400
 8002cb8:	007a1200 	.word	0x007a1200

08002cbc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cc0:	4b03      	ldr	r3, [pc, #12]	; (8002cd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	20000000 	.word	0x20000000

08002cd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002cd8:	f7ff fff0 	bl	8002cbc <HAL_RCC_GetHCLKFreq>
 8002cdc:	4601      	mov	r1, r0
 8002cde:	4b06      	ldr	r3, [pc, #24]	; (8002cf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	0a1b      	lsrs	r3, r3, #8
 8002ce4:	f003 0307 	and.w	r3, r3, #7
 8002ce8:	4a04      	ldr	r2, [pc, #16]	; (8002cfc <HAL_RCC_GetPCLK1Freq+0x28>)
 8002cea:	5cd3      	ldrb	r3, [r2, r3]
 8002cec:	f003 031f 	and.w	r3, r3, #31
 8002cf0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40021000 	.word	0x40021000
 8002cfc:	080042e8 	.word	0x080042e8

08002d00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002d04:	f7ff ffda 	bl	8002cbc <HAL_RCC_GetHCLKFreq>
 8002d08:	4601      	mov	r1, r0
 8002d0a:	4b06      	ldr	r3, [pc, #24]	; (8002d24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	0adb      	lsrs	r3, r3, #11
 8002d10:	f003 0307 	and.w	r3, r3, #7
 8002d14:	4a04      	ldr	r2, [pc, #16]	; (8002d28 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d16:	5cd3      	ldrb	r3, [r2, r3]
 8002d18:	f003 031f 	and.w	r3, r3, #31
 8002d1c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	40021000 	.word	0x40021000
 8002d28:	080042e8 	.word	0x080042e8

08002d2c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b086      	sub	sp, #24
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002d34:	2300      	movs	r3, #0
 8002d36:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002d38:	4b2a      	ldr	r3, [pc, #168]	; (8002de4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d003      	beq.n	8002d4c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002d44:	f7ff f984 	bl	8002050 <HAL_PWREx_GetVoltageRange>
 8002d48:	6178      	str	r0, [r7, #20]
 8002d4a:	e014      	b.n	8002d76 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d4c:	4b25      	ldr	r3, [pc, #148]	; (8002de4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d50:	4a24      	ldr	r2, [pc, #144]	; (8002de4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d56:	6593      	str	r3, [r2, #88]	; 0x58
 8002d58:	4b22      	ldr	r3, [pc, #136]	; (8002de4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d60:	60fb      	str	r3, [r7, #12]
 8002d62:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002d64:	f7ff f974 	bl	8002050 <HAL_PWREx_GetVoltageRange>
 8002d68:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002d6a:	4b1e      	ldr	r3, [pc, #120]	; (8002de4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d6e:	4a1d      	ldr	r2, [pc, #116]	; (8002de4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d74:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d7c:	d10b      	bne.n	8002d96 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2b80      	cmp	r3, #128	; 0x80
 8002d82:	d919      	bls.n	8002db8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2ba0      	cmp	r3, #160	; 0xa0
 8002d88:	d902      	bls.n	8002d90 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	613b      	str	r3, [r7, #16]
 8002d8e:	e013      	b.n	8002db8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d90:	2301      	movs	r3, #1
 8002d92:	613b      	str	r3, [r7, #16]
 8002d94:	e010      	b.n	8002db8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2b80      	cmp	r3, #128	; 0x80
 8002d9a:	d902      	bls.n	8002da2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	613b      	str	r3, [r7, #16]
 8002da0:	e00a      	b.n	8002db8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2b80      	cmp	r3, #128	; 0x80
 8002da6:	d102      	bne.n	8002dae <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002da8:	2302      	movs	r3, #2
 8002daa:	613b      	str	r3, [r7, #16]
 8002dac:	e004      	b.n	8002db8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2b70      	cmp	r3, #112	; 0x70
 8002db2:	d101      	bne.n	8002db8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002db4:	2301      	movs	r3, #1
 8002db6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002db8:	4b0b      	ldr	r3, [pc, #44]	; (8002de8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f023 0207 	bic.w	r2, r3, #7
 8002dc0:	4909      	ldr	r1, [pc, #36]	; (8002de8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002dc8:	4b07      	ldr	r3, [pc, #28]	; (8002de8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0307 	and.w	r3, r3, #7
 8002dd0:	693a      	ldr	r2, [r7, #16]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d001      	beq.n	8002dda <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e000      	b.n	8002ddc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002dda:	2300      	movs	r3, #0
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3718      	adds	r7, #24
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	40021000 	.word	0x40021000
 8002de8:	40022000 	.word	0x40022000

08002dec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002df4:	2300      	movs	r3, #0
 8002df6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002df8:	2300      	movs	r3, #0
 8002dfa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f000 809e 	beq.w	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e0e:	4b46      	ldr	r3, [pc, #280]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d101      	bne.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e000      	b.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8002e1e:	2300      	movs	r3, #0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d00d      	beq.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e24:	4b40      	ldr	r3, [pc, #256]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002e26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e28:	4a3f      	ldr	r2, [pc, #252]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002e2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e2e:	6593      	str	r3, [r2, #88]	; 0x58
 8002e30:	4b3d      	ldr	r3, [pc, #244]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002e32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e38:	60bb      	str	r3, [r7, #8]
 8002e3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e40:	4b3a      	ldr	r3, [pc, #232]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a39      	ldr	r2, [pc, #228]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002e46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e4a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e4c:	f7fe fe0e 	bl	8001a6c <HAL_GetTick>
 8002e50:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e52:	e009      	b.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e54:	f7fe fe0a 	bl	8001a6c <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	2b02      	cmp	r3, #2
 8002e60:	d902      	bls.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	74fb      	strb	r3, [r7, #19]
        break;
 8002e66:	e005      	b.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e68:	4b30      	ldr	r3, [pc, #192]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d0ef      	beq.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8002e74:	7cfb      	ldrb	r3, [r7, #19]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d15a      	bne.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e7a:	4b2b      	ldr	r3, [pc, #172]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e84:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d01e      	beq.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e90:	697a      	ldr	r2, [r7, #20]
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d019      	beq.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e96:	4b24      	ldr	r3, [pc, #144]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ea0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ea2:	4b21      	ldr	r3, [pc, #132]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ea8:	4a1f      	ldr	r2, [pc, #124]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002eaa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002eb2:	4b1d      	ldr	r3, [pc, #116]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eb8:	4a1b      	ldr	r2, [pc, #108]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002eba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ebe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ec2:	4a19      	ldr	r2, [pc, #100]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	f003 0301 	and.w	r3, r3, #1
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d016      	beq.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed4:	f7fe fdca 	bl	8001a6c <HAL_GetTick>
 8002ed8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002eda:	e00b      	b.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002edc:	f7fe fdc6 	bl	8001a6c <HAL_GetTick>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d902      	bls.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	74fb      	strb	r3, [r7, #19]
            break;
 8002ef2:	e006      	b.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ef4:	4b0c      	ldr	r3, [pc, #48]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d0ec      	beq.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8002f02:	7cfb      	ldrb	r3, [r7, #19]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d10b      	bne.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f08:	4b07      	ldr	r3, [pc, #28]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f0e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f16:	4904      	ldr	r1, [pc, #16]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002f1e:	e009      	b.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f20:	7cfb      	ldrb	r3, [r7, #19]
 8002f22:	74bb      	strb	r3, [r7, #18]
 8002f24:	e006      	b.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x148>
 8002f26:	bf00      	nop
 8002f28:	40021000 	.word	0x40021000
 8002f2c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f30:	7cfb      	ldrb	r3, [r7, #19]
 8002f32:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f34:	7c7b      	ldrb	r3, [r7, #17]
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d105      	bne.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f3a:	4b6e      	ldr	r3, [pc, #440]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f3e:	4a6d      	ldr	r2, [pc, #436]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002f40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f44:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0301 	and.w	r3, r3, #1
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d00a      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f52:	4b68      	ldr	r3, [pc, #416]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f58:	f023 0203 	bic.w	r2, r3, #3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	4964      	ldr	r1, [pc, #400]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0302 	and.w	r3, r3, #2
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d00a      	beq.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f74:	4b5f      	ldr	r3, [pc, #380]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f7a:	f023 020c 	bic.w	r2, r3, #12
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	495c      	ldr	r1, [pc, #368]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002f84:	4313      	orrs	r3, r2
 8002f86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0304 	and.w	r3, r3, #4
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00a      	beq.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f96:	4b57      	ldr	r3, [pc, #348]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f9c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	4953      	ldr	r1, [pc, #332]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0320 	and.w	r3, r3, #32
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d00a      	beq.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002fb8:	4b4e      	ldr	r3, [pc, #312]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fbe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	494b      	ldr	r1, [pc, #300]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d00a      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002fda:	4b46      	ldr	r3, [pc, #280]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fe0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	4942      	ldr	r1, [pc, #264]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d00a      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002ffc:	4b3d      	ldr	r3, [pc, #244]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003002:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800300a:	493a      	ldr	r1, [pc, #232]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800300c:	4313      	orrs	r3, r2
 800300e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00a      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800301e:	4b35      	ldr	r3, [pc, #212]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003020:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003024:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	695b      	ldr	r3, [r3, #20]
 800302c:	4931      	ldr	r1, [pc, #196]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800302e:	4313      	orrs	r3, r2
 8003030:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800303c:	2b00      	cmp	r3, #0
 800303e:	d00a      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003040:	4b2c      	ldr	r3, [pc, #176]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003042:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003046:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	699b      	ldr	r3, [r3, #24]
 800304e:	4929      	ldr	r1, [pc, #164]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003050:	4313      	orrs	r3, r2
 8003052:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800305e:	2b00      	cmp	r3, #0
 8003060:	d00a      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003062:	4b24      	ldr	r3, [pc, #144]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003064:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003068:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	69db      	ldr	r3, [r3, #28]
 8003070:	4920      	ldr	r1, [pc, #128]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003072:	4313      	orrs	r3, r2
 8003074:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003080:	2b00      	cmp	r3, #0
 8003082:	d015      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003084:	4b1b      	ldr	r3, [pc, #108]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003086:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800308a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003092:	4918      	ldr	r1, [pc, #96]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003094:	4313      	orrs	r3, r2
 8003096:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800309e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80030a2:	d105      	bne.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030a4:	4b13      	ldr	r3, [pc, #76]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	4a12      	ldr	r2, [pc, #72]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80030aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030ae:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d015      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80030bc:	4b0d      	ldr	r3, [pc, #52]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80030be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030c2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ca:	490a      	ldr	r1, [pc, #40]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80030cc:	4313      	orrs	r3, r2
 80030ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80030da:	d105      	bne.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030dc:	4b05      	ldr	r3, [pc, #20]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	4a04      	ldr	r2, [pc, #16]	; (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80030e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030e6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80030e8:	7cbb      	ldrb	r3, [r7, #18]
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3718      	adds	r7, #24
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	40021000 	.word	0x40021000

080030f8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80030fc:	4b05      	ldr	r3, [pc, #20]	; (8003114 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a04      	ldr	r2, [pc, #16]	; (8003114 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003102:	f043 0304 	orr.w	r3, r3, #4
 8003106:	6013      	str	r3, [r2, #0]
}
 8003108:	bf00      	nop
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr
 8003112:	bf00      	nop
 8003114:	40021000 	.word	0x40021000

08003118 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d101      	bne.n	800312a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e01d      	b.n	8003166 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	d106      	bne.n	8003144 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f7fe fb06 	bl	8001750 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2202      	movs	r2, #2
 8003148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	3304      	adds	r3, #4
 8003154:	4619      	mov	r1, r3
 8003156:	4610      	mov	r0, r2
 8003158:	f000 fa3e 	bl	80035d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2201      	movs	r2, #1
 8003160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003164:	2300      	movs	r3, #0
}
 8003166:	4618      	mov	r0, r3
 8003168:	3708      	adds	r7, #8
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
	...

08003170 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003170:	b480      	push	{r7}
 8003172:	b085      	sub	sp, #20
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	68da      	ldr	r2, [r3, #12]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f042 0201 	orr.w	r2, r2, #1
 8003186:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	689a      	ldr	r2, [r3, #8]
 800318e:	4b0c      	ldr	r3, [pc, #48]	; (80031c0 <HAL_TIM_Base_Start_IT+0x50>)
 8003190:	4013      	ands	r3, r2
 8003192:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2b06      	cmp	r3, #6
 8003198:	d00b      	beq.n	80031b2 <HAL_TIM_Base_Start_IT+0x42>
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031a0:	d007      	beq.n	80031b2 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f042 0201 	orr.w	r2, r2, #1
 80031b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031b2:	2300      	movs	r3, #0
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3714      	adds	r7, #20
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr
 80031c0:	00010007 	.word	0x00010007

080031c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b082      	sub	sp, #8
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	691b      	ldr	r3, [r3, #16]
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d122      	bne.n	8003220 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	f003 0302 	and.w	r3, r3, #2
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d11b      	bne.n	8003220 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f06f 0202 	mvn.w	r2, #2
 80031f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2201      	movs	r2, #1
 80031f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	f003 0303 	and.w	r3, r3, #3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 f9c8 	bl	800359c <HAL_TIM_IC_CaptureCallback>
 800320c:	e005      	b.n	800321a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f000 f9ba 	bl	8003588 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f000 f9cb 	bl	80035b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	f003 0304 	and.w	r3, r3, #4
 800322a:	2b04      	cmp	r3, #4
 800322c:	d122      	bne.n	8003274 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	f003 0304 	and.w	r3, r3, #4
 8003238:	2b04      	cmp	r3, #4
 800323a:	d11b      	bne.n	8003274 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f06f 0204 	mvn.w	r2, #4
 8003244:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2202      	movs	r2, #2
 800324a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	699b      	ldr	r3, [r3, #24]
 8003252:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003256:	2b00      	cmp	r3, #0
 8003258:	d003      	beq.n	8003262 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f000 f99e 	bl	800359c <HAL_TIM_IC_CaptureCallback>
 8003260:	e005      	b.n	800326e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f000 f990 	bl	8003588 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	f000 f9a1 	bl	80035b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	691b      	ldr	r3, [r3, #16]
 800327a:	f003 0308 	and.w	r3, r3, #8
 800327e:	2b08      	cmp	r3, #8
 8003280:	d122      	bne.n	80032c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	f003 0308 	and.w	r3, r3, #8
 800328c:	2b08      	cmp	r3, #8
 800328e:	d11b      	bne.n	80032c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f06f 0208 	mvn.w	r2, #8
 8003298:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2204      	movs	r2, #4
 800329e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	69db      	ldr	r3, [r3, #28]
 80032a6:	f003 0303 	and.w	r3, r3, #3
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d003      	beq.n	80032b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f000 f974 	bl	800359c <HAL_TIM_IC_CaptureCallback>
 80032b4:	e005      	b.n	80032c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f000 f966 	bl	8003588 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	f000 f977 	bl	80035b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	f003 0310 	and.w	r3, r3, #16
 80032d2:	2b10      	cmp	r3, #16
 80032d4:	d122      	bne.n	800331c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	f003 0310 	and.w	r3, r3, #16
 80032e0:	2b10      	cmp	r3, #16
 80032e2:	d11b      	bne.n	800331c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f06f 0210 	mvn.w	r2, #16
 80032ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2208      	movs	r2, #8
 80032f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	69db      	ldr	r3, [r3, #28]
 80032fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d003      	beq.n	800330a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f000 f94a 	bl	800359c <HAL_TIM_IC_CaptureCallback>
 8003308:	e005      	b.n	8003316 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 f93c 	bl	8003588 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	f000 f94d 	bl	80035b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	691b      	ldr	r3, [r3, #16]
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	2b01      	cmp	r3, #1
 8003328:	d10e      	bne.n	8003348 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	f003 0301 	and.w	r3, r3, #1
 8003334:	2b01      	cmp	r3, #1
 8003336:	d107      	bne.n	8003348 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f06f 0201 	mvn.w	r2, #1
 8003340:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f000 f916 	bl	8003574 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	691b      	ldr	r3, [r3, #16]
 800334e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003352:	2b80      	cmp	r3, #128	; 0x80
 8003354:	d10e      	bne.n	8003374 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003360:	2b80      	cmp	r3, #128	; 0x80
 8003362:	d107      	bne.n	8003374 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800336c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f000 faa0 	bl	80038b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	691b      	ldr	r3, [r3, #16]
 800337a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800337e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003382:	d10e      	bne.n	80033a2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800338e:	2b80      	cmp	r3, #128	; 0x80
 8003390:	d107      	bne.n	80033a2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800339a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f000 fa93 	bl	80038c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033ac:	2b40      	cmp	r3, #64	; 0x40
 80033ae:	d10e      	bne.n	80033ce <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033ba:	2b40      	cmp	r3, #64	; 0x40
 80033bc:	d107      	bne.n	80033ce <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80033c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	f000 f8fb 	bl	80035c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	691b      	ldr	r3, [r3, #16]
 80033d4:	f003 0320 	and.w	r3, r3, #32
 80033d8:	2b20      	cmp	r3, #32
 80033da:	d10e      	bne.n	80033fa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	f003 0320 	and.w	r3, r3, #32
 80033e6:	2b20      	cmp	r3, #32
 80033e8:	d107      	bne.n	80033fa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f06f 0220 	mvn.w	r2, #32
 80033f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f000 fa53 	bl	80038a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033fa:	bf00      	nop
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}

08003402 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003402:	b580      	push	{r7, lr}
 8003404:	b084      	sub	sp, #16
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]
 800340a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003412:	2b01      	cmp	r3, #1
 8003414:	d101      	bne.n	800341a <HAL_TIM_ConfigClockSource+0x18>
 8003416:	2302      	movs	r3, #2
 8003418:	e0a8      	b.n	800356c <HAL_TIM_ConfigClockSource+0x16a>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2201      	movs	r2, #1
 800341e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2202      	movs	r2, #2
 8003426:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003438:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800343c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003444:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	68fa      	ldr	r2, [r7, #12]
 800344c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2b40      	cmp	r3, #64	; 0x40
 8003454:	d067      	beq.n	8003526 <HAL_TIM_ConfigClockSource+0x124>
 8003456:	2b40      	cmp	r3, #64	; 0x40
 8003458:	d80b      	bhi.n	8003472 <HAL_TIM_ConfigClockSource+0x70>
 800345a:	2b10      	cmp	r3, #16
 800345c:	d073      	beq.n	8003546 <HAL_TIM_ConfigClockSource+0x144>
 800345e:	2b10      	cmp	r3, #16
 8003460:	d802      	bhi.n	8003468 <HAL_TIM_ConfigClockSource+0x66>
 8003462:	2b00      	cmp	r3, #0
 8003464:	d06f      	beq.n	8003546 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003466:	e078      	b.n	800355a <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003468:	2b20      	cmp	r3, #32
 800346a:	d06c      	beq.n	8003546 <HAL_TIM_ConfigClockSource+0x144>
 800346c:	2b30      	cmp	r3, #48	; 0x30
 800346e:	d06a      	beq.n	8003546 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8003470:	e073      	b.n	800355a <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003472:	2b70      	cmp	r3, #112	; 0x70
 8003474:	d00d      	beq.n	8003492 <HAL_TIM_ConfigClockSource+0x90>
 8003476:	2b70      	cmp	r3, #112	; 0x70
 8003478:	d804      	bhi.n	8003484 <HAL_TIM_ConfigClockSource+0x82>
 800347a:	2b50      	cmp	r3, #80	; 0x50
 800347c:	d033      	beq.n	80034e6 <HAL_TIM_ConfigClockSource+0xe4>
 800347e:	2b60      	cmp	r3, #96	; 0x60
 8003480:	d041      	beq.n	8003506 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8003482:	e06a      	b.n	800355a <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003484:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003488:	d066      	beq.n	8003558 <HAL_TIM_ConfigClockSource+0x156>
 800348a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800348e:	d017      	beq.n	80034c0 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8003490:	e063      	b.n	800355a <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6818      	ldr	r0, [r3, #0]
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	6899      	ldr	r1, [r3, #8]
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	685a      	ldr	r2, [r3, #4]
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	f000 f977 	bl	8003794 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80034b4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	68fa      	ldr	r2, [r7, #12]
 80034bc:	609a      	str	r2, [r3, #8]
      break;
 80034be:	e04c      	b.n	800355a <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6818      	ldr	r0, [r3, #0]
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	6899      	ldr	r1, [r3, #8]
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	685a      	ldr	r2, [r3, #4]
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	f000 f960 	bl	8003794 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	689a      	ldr	r2, [r3, #8]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80034e2:	609a      	str	r2, [r3, #8]
      break;
 80034e4:	e039      	b.n	800355a <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6818      	ldr	r0, [r3, #0]
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	6859      	ldr	r1, [r3, #4]
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	68db      	ldr	r3, [r3, #12]
 80034f2:	461a      	mov	r2, r3
 80034f4:	f000 f8d4 	bl	80036a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2150      	movs	r1, #80	; 0x50
 80034fe:	4618      	mov	r0, r3
 8003500:	f000 f92d 	bl	800375e <TIM_ITRx_SetConfig>
      break;
 8003504:	e029      	b.n	800355a <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6818      	ldr	r0, [r3, #0]
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	6859      	ldr	r1, [r3, #4]
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	461a      	mov	r2, r3
 8003514:	f000 f8f3 	bl	80036fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2160      	movs	r1, #96	; 0x60
 800351e:	4618      	mov	r0, r3
 8003520:	f000 f91d 	bl	800375e <TIM_ITRx_SetConfig>
      break;
 8003524:	e019      	b.n	800355a <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6818      	ldr	r0, [r3, #0]
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	6859      	ldr	r1, [r3, #4]
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	461a      	mov	r2, r3
 8003534:	f000 f8b4 	bl	80036a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2140      	movs	r1, #64	; 0x40
 800353e:	4618      	mov	r0, r3
 8003540:	f000 f90d 	bl	800375e <TIM_ITRx_SetConfig>
      break;
 8003544:	e009      	b.n	800355a <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4619      	mov	r1, r3
 8003550:	4610      	mov	r0, r2
 8003552:	f000 f904 	bl	800375e <TIM_ITRx_SetConfig>
      break;
 8003556:	e000      	b.n	800355a <HAL_TIM_ConfigClockSource+0x158>
      break;
 8003558:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2201      	movs	r2, #1
 800355e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2200      	movs	r2, #0
 8003566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800356a:	2300      	movs	r3, #0
}
 800356c:	4618      	mov	r0, r3
 800356e:	3710      	adds	r7, #16
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}

08003574 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800357c:	bf00      	nop
 800357e:	370c      	adds	r7, #12
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr

08003588 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003590:	bf00      	nop
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80035a4:	bf00      	nop
 80035a6:	370c      	adds	r7, #12
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr

080035b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80035b8:	bf00      	nop
 80035ba:	370c      	adds	r7, #12
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr

080035c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80035cc:	bf00      	nop
 80035ce:	370c      	adds	r7, #12
 80035d0:	46bd      	mov	sp, r7
 80035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d6:	4770      	bx	lr

080035d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80035d8:	b480      	push	{r7}
 80035da:	b085      	sub	sp, #20
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
 80035e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4a2a      	ldr	r2, [pc, #168]	; (8003694 <TIM_Base_SetConfig+0xbc>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d003      	beq.n	80035f8 <TIM_Base_SetConfig+0x20>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035f6:	d108      	bne.n	800360a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	68fa      	ldr	r2, [r7, #12]
 8003606:	4313      	orrs	r3, r2
 8003608:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a21      	ldr	r2, [pc, #132]	; (8003694 <TIM_Base_SetConfig+0xbc>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d00b      	beq.n	800362a <TIM_Base_SetConfig+0x52>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003618:	d007      	beq.n	800362a <TIM_Base_SetConfig+0x52>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4a1e      	ldr	r2, [pc, #120]	; (8003698 <TIM_Base_SetConfig+0xc0>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d003      	beq.n	800362a <TIM_Base_SetConfig+0x52>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a1d      	ldr	r2, [pc, #116]	; (800369c <TIM_Base_SetConfig+0xc4>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d108      	bne.n	800363c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003630:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	68fa      	ldr	r2, [r7, #12]
 8003638:	4313      	orrs	r3, r2
 800363a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	4313      	orrs	r3, r2
 8003648:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	68fa      	ldr	r2, [r7, #12]
 800364e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	689a      	ldr	r2, [r3, #8]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4a0c      	ldr	r2, [pc, #48]	; (8003694 <TIM_Base_SetConfig+0xbc>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d007      	beq.n	8003678 <TIM_Base_SetConfig+0xa0>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	4a0b      	ldr	r2, [pc, #44]	; (8003698 <TIM_Base_SetConfig+0xc0>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d003      	beq.n	8003678 <TIM_Base_SetConfig+0xa0>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4a0a      	ldr	r2, [pc, #40]	; (800369c <TIM_Base_SetConfig+0xc4>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d103      	bne.n	8003680 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	691a      	ldr	r2, [r3, #16]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	615a      	str	r2, [r3, #20]
}
 8003686:	bf00      	nop
 8003688:	3714      	adds	r7, #20
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	40012c00 	.word	0x40012c00
 8003698:	40014000 	.word	0x40014000
 800369c:	40014400 	.word	0x40014400

080036a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b087      	sub	sp, #28
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6a1b      	ldr	r3, [r3, #32]
 80036b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	f023 0201 	bic.w	r2, r3, #1
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	699b      	ldr	r3, [r3, #24]
 80036c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80036ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	011b      	lsls	r3, r3, #4
 80036d0:	693a      	ldr	r2, [r7, #16]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	f023 030a 	bic.w	r3, r3, #10
 80036dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80036de:	697a      	ldr	r2, [r7, #20]
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	693a      	ldr	r2, [r7, #16]
 80036ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	697a      	ldr	r2, [r7, #20]
 80036f0:	621a      	str	r2, [r3, #32]
}
 80036f2:	bf00      	nop
 80036f4:	371c      	adds	r7, #28
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr

080036fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036fe:	b480      	push	{r7}
 8003700:	b087      	sub	sp, #28
 8003702:	af00      	add	r7, sp, #0
 8003704:	60f8      	str	r0, [r7, #12]
 8003706:	60b9      	str	r1, [r7, #8]
 8003708:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6a1b      	ldr	r3, [r3, #32]
 800370e:	f023 0210 	bic.w	r2, r3, #16
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	699b      	ldr	r3, [r3, #24]
 800371a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6a1b      	ldr	r3, [r3, #32]
 8003720:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003728:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	031b      	lsls	r3, r3, #12
 800372e:	697a      	ldr	r2, [r7, #20]
 8003730:	4313      	orrs	r3, r2
 8003732:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800373a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	011b      	lsls	r3, r3, #4
 8003740:	693a      	ldr	r2, [r7, #16]
 8003742:	4313      	orrs	r3, r2
 8003744:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	697a      	ldr	r2, [r7, #20]
 800374a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	621a      	str	r2, [r3, #32]
}
 8003752:	bf00      	nop
 8003754:	371c      	adds	r7, #28
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr

0800375e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800375e:	b480      	push	{r7}
 8003760:	b085      	sub	sp, #20
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
 8003766:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003774:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003776:	683a      	ldr	r2, [r7, #0]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	4313      	orrs	r3, r2
 800377c:	f043 0307 	orr.w	r3, r3, #7
 8003780:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	68fa      	ldr	r2, [r7, #12]
 8003786:	609a      	str	r2, [r3, #8]
}
 8003788:	bf00      	nop
 800378a:	3714      	adds	r7, #20
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003794:	b480      	push	{r7}
 8003796:	b087      	sub	sp, #28
 8003798:	af00      	add	r7, sp, #0
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	60b9      	str	r1, [r7, #8]
 800379e:	607a      	str	r2, [r7, #4]
 80037a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80037ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	021a      	lsls	r2, r3, #8
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	431a      	orrs	r2, r3
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	4313      	orrs	r3, r2
 80037bc:	697a      	ldr	r2, [r7, #20]
 80037be:	4313      	orrs	r3, r2
 80037c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	697a      	ldr	r2, [r7, #20]
 80037c6:	609a      	str	r2, [r3, #8]
}
 80037c8:	bf00      	nop
 80037ca:	371c      	adds	r7, #28
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b085      	sub	sp, #20
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d101      	bne.n	80037ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037e8:	2302      	movs	r3, #2
 80037ea:	e04f      	b.n	800388c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2201      	movs	r2, #1
 80037f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2202      	movs	r2, #2
 80037f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a21      	ldr	r2, [pc, #132]	; (8003898 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d108      	bne.n	8003828 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800381c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	68fa      	ldr	r2, [r7, #12]
 8003824:	4313      	orrs	r3, r2
 8003826:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800382e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	68fa      	ldr	r2, [r7, #12]
 8003836:	4313      	orrs	r3, r2
 8003838:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	68fa      	ldr	r2, [r7, #12]
 8003840:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a14      	ldr	r2, [pc, #80]	; (8003898 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d009      	beq.n	8003860 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003854:	d004      	beq.n	8003860 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a10      	ldr	r2, [pc, #64]	; (800389c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d10c      	bne.n	800387a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003866:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	68ba      	ldr	r2, [r7, #8]
 800386e:	4313      	orrs	r3, r2
 8003870:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	68ba      	ldr	r2, [r7, #8]
 8003878:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2201      	movs	r2, #1
 800387e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800388a:	2300      	movs	r3, #0
}
 800388c:	4618      	mov	r0, r3
 800388e:	3714      	adds	r7, #20
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr
 8003898:	40012c00 	.word	0x40012c00
 800389c:	40014000 	.word	0x40014000

080038a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80038a8:	bf00      	nop
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr

080038c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80038d0:	bf00      	nop
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d101      	bne.n	80038ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e040      	b.n	8003970 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d106      	bne.n	8003904 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f7fd ff4a 	bl	8001798 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2224      	movs	r2, #36	; 0x24
 8003908:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f022 0201 	bic.w	r2, r2, #1
 8003918:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f000 f82c 	bl	8003978 <UART_SetConfig>
 8003920:	4603      	mov	r3, r0
 8003922:	2b01      	cmp	r3, #1
 8003924:	d101      	bne.n	800392a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e022      	b.n	8003970 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800392e:	2b00      	cmp	r3, #0
 8003930:	d002      	beq.n	8003938 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f000 fb34 	bl	8003fa0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	685a      	ldr	r2, [r3, #4]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003946:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	689a      	ldr	r2, [r3, #8]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003956:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f042 0201 	orr.w	r2, r2, #1
 8003966:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f000 fbbb 	bl	80040e4 <UART_CheckIdleState>
 800396e:	4603      	mov	r3, r0
}
 8003970:	4618      	mov	r0, r3
 8003972:	3708      	adds	r7, #8
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}

08003978 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003978:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800397c:	b08a      	sub	sp, #40	; 0x28
 800397e:	af00      	add	r7, sp, #0
 8003980:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003982:	2300      	movs	r3, #0
 8003984:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003986:	2300      	movs	r3, #0
 8003988:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800398a:	2300      	movs	r3, #0
 800398c:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	689a      	ldr	r2, [r3, #8]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	691b      	ldr	r3, [r3, #16]
 8003996:	431a      	orrs	r2, r3
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	695b      	ldr	r3, [r3, #20]
 800399c:	431a      	orrs	r2, r3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	69db      	ldr	r3, [r3, #28]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	4bbc      	ldr	r3, [pc, #752]	; (8003ca0 <UART_SetConfig+0x328>)
 80039ae:	4013      	ands	r3, r2
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	6812      	ldr	r2, [r2, #0]
 80039b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80039b6:	430b      	orrs	r3, r1
 80039b8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	68da      	ldr	r2, [r3, #12]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	430a      	orrs	r2, r1
 80039ce:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	699b      	ldr	r3, [r3, #24]
 80039d4:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4ab2      	ldr	r2, [pc, #712]	; (8003ca4 <UART_SetConfig+0x32c>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d004      	beq.n	80039ea <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6a1b      	ldr	r3, [r3, #32]
 80039e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039e6:	4313      	orrs	r3, r2
 80039e8:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039fa:	430a      	orrs	r2, r1
 80039fc:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4aa9      	ldr	r2, [pc, #676]	; (8003ca8 <UART_SetConfig+0x330>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d126      	bne.n	8003a56 <UART_SetConfig+0xde>
 8003a08:	4ba8      	ldr	r3, [pc, #672]	; (8003cac <UART_SetConfig+0x334>)
 8003a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a0e:	f003 0303 	and.w	r3, r3, #3
 8003a12:	2b03      	cmp	r3, #3
 8003a14:	d81a      	bhi.n	8003a4c <UART_SetConfig+0xd4>
 8003a16:	a201      	add	r2, pc, #4	; (adr r2, 8003a1c <UART_SetConfig+0xa4>)
 8003a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a1c:	08003a2d 	.word	0x08003a2d
 8003a20:	08003a3d 	.word	0x08003a3d
 8003a24:	08003a35 	.word	0x08003a35
 8003a28:	08003a45 	.word	0x08003a45
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a32:	e0ab      	b.n	8003b8c <UART_SetConfig+0x214>
 8003a34:	2302      	movs	r3, #2
 8003a36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a3a:	e0a7      	b.n	8003b8c <UART_SetConfig+0x214>
 8003a3c:	2304      	movs	r3, #4
 8003a3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a42:	e0a3      	b.n	8003b8c <UART_SetConfig+0x214>
 8003a44:	2308      	movs	r3, #8
 8003a46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a4a:	e09f      	b.n	8003b8c <UART_SetConfig+0x214>
 8003a4c:	2310      	movs	r3, #16
 8003a4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a52:	bf00      	nop
 8003a54:	e09a      	b.n	8003b8c <UART_SetConfig+0x214>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a95      	ldr	r2, [pc, #596]	; (8003cb0 <UART_SetConfig+0x338>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d138      	bne.n	8003ad2 <UART_SetConfig+0x15a>
 8003a60:	4b92      	ldr	r3, [pc, #584]	; (8003cac <UART_SetConfig+0x334>)
 8003a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a66:	f003 030c 	and.w	r3, r3, #12
 8003a6a:	2b0c      	cmp	r3, #12
 8003a6c:	d82c      	bhi.n	8003ac8 <UART_SetConfig+0x150>
 8003a6e:	a201      	add	r2, pc, #4	; (adr r2, 8003a74 <UART_SetConfig+0xfc>)
 8003a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a74:	08003aa9 	.word	0x08003aa9
 8003a78:	08003ac9 	.word	0x08003ac9
 8003a7c:	08003ac9 	.word	0x08003ac9
 8003a80:	08003ac9 	.word	0x08003ac9
 8003a84:	08003ab9 	.word	0x08003ab9
 8003a88:	08003ac9 	.word	0x08003ac9
 8003a8c:	08003ac9 	.word	0x08003ac9
 8003a90:	08003ac9 	.word	0x08003ac9
 8003a94:	08003ab1 	.word	0x08003ab1
 8003a98:	08003ac9 	.word	0x08003ac9
 8003a9c:	08003ac9 	.word	0x08003ac9
 8003aa0:	08003ac9 	.word	0x08003ac9
 8003aa4:	08003ac1 	.word	0x08003ac1
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003aae:	e06d      	b.n	8003b8c <UART_SetConfig+0x214>
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ab6:	e069      	b.n	8003b8c <UART_SetConfig+0x214>
 8003ab8:	2304      	movs	r3, #4
 8003aba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003abe:	e065      	b.n	8003b8c <UART_SetConfig+0x214>
 8003ac0:	2308      	movs	r3, #8
 8003ac2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ac6:	e061      	b.n	8003b8c <UART_SetConfig+0x214>
 8003ac8:	2310      	movs	r3, #16
 8003aca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ace:	bf00      	nop
 8003ad0:	e05c      	b.n	8003b8c <UART_SetConfig+0x214>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a77      	ldr	r2, [pc, #476]	; (8003cb4 <UART_SetConfig+0x33c>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d125      	bne.n	8003b28 <UART_SetConfig+0x1b0>
 8003adc:	4b73      	ldr	r3, [pc, #460]	; (8003cac <UART_SetConfig+0x334>)
 8003ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ae2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003ae6:	2b10      	cmp	r3, #16
 8003ae8:	d011      	beq.n	8003b0e <UART_SetConfig+0x196>
 8003aea:	2b10      	cmp	r3, #16
 8003aec:	d802      	bhi.n	8003af4 <UART_SetConfig+0x17c>
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d005      	beq.n	8003afe <UART_SetConfig+0x186>
 8003af2:	e014      	b.n	8003b1e <UART_SetConfig+0x1a6>
 8003af4:	2b20      	cmp	r3, #32
 8003af6:	d006      	beq.n	8003b06 <UART_SetConfig+0x18e>
 8003af8:	2b30      	cmp	r3, #48	; 0x30
 8003afa:	d00c      	beq.n	8003b16 <UART_SetConfig+0x19e>
 8003afc:	e00f      	b.n	8003b1e <UART_SetConfig+0x1a6>
 8003afe:	2300      	movs	r3, #0
 8003b00:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b04:	e042      	b.n	8003b8c <UART_SetConfig+0x214>
 8003b06:	2302      	movs	r3, #2
 8003b08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b0c:	e03e      	b.n	8003b8c <UART_SetConfig+0x214>
 8003b0e:	2304      	movs	r3, #4
 8003b10:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b14:	e03a      	b.n	8003b8c <UART_SetConfig+0x214>
 8003b16:	2308      	movs	r3, #8
 8003b18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b1c:	e036      	b.n	8003b8c <UART_SetConfig+0x214>
 8003b1e:	2310      	movs	r3, #16
 8003b20:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b24:	bf00      	nop
 8003b26:	e031      	b.n	8003b8c <UART_SetConfig+0x214>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a5d      	ldr	r2, [pc, #372]	; (8003ca4 <UART_SetConfig+0x32c>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d129      	bne.n	8003b86 <UART_SetConfig+0x20e>
 8003b32:	4b5e      	ldr	r3, [pc, #376]	; (8003cac <UART_SetConfig+0x334>)
 8003b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b38:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003b3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b40:	d014      	beq.n	8003b6c <UART_SetConfig+0x1f4>
 8003b42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b46:	d802      	bhi.n	8003b4e <UART_SetConfig+0x1d6>
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d007      	beq.n	8003b5c <UART_SetConfig+0x1e4>
 8003b4c:	e016      	b.n	8003b7c <UART_SetConfig+0x204>
 8003b4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b52:	d007      	beq.n	8003b64 <UART_SetConfig+0x1ec>
 8003b54:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003b58:	d00c      	beq.n	8003b74 <UART_SetConfig+0x1fc>
 8003b5a:	e00f      	b.n	8003b7c <UART_SetConfig+0x204>
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b62:	e013      	b.n	8003b8c <UART_SetConfig+0x214>
 8003b64:	2302      	movs	r3, #2
 8003b66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b6a:	e00f      	b.n	8003b8c <UART_SetConfig+0x214>
 8003b6c:	2304      	movs	r3, #4
 8003b6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b72:	e00b      	b.n	8003b8c <UART_SetConfig+0x214>
 8003b74:	2308      	movs	r3, #8
 8003b76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b7a:	e007      	b.n	8003b8c <UART_SetConfig+0x214>
 8003b7c:	2310      	movs	r3, #16
 8003b7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b82:	bf00      	nop
 8003b84:	e002      	b.n	8003b8c <UART_SetConfig+0x214>
 8003b86:	2310      	movs	r3, #16
 8003b88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a44      	ldr	r2, [pc, #272]	; (8003ca4 <UART_SetConfig+0x32c>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	f040 80fb 	bne.w	8003d8e <UART_SetConfig+0x416>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003b98:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003b9c:	2b08      	cmp	r3, #8
 8003b9e:	d824      	bhi.n	8003bea <UART_SetConfig+0x272>
 8003ba0:	a201      	add	r2, pc, #4	; (adr r2, 8003ba8 <UART_SetConfig+0x230>)
 8003ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ba6:	bf00      	nop
 8003ba8:	08003bcd 	.word	0x08003bcd
 8003bac:	08003beb 	.word	0x08003beb
 8003bb0:	08003bd5 	.word	0x08003bd5
 8003bb4:	08003beb 	.word	0x08003beb
 8003bb8:	08003bdb 	.word	0x08003bdb
 8003bbc:	08003beb 	.word	0x08003beb
 8003bc0:	08003beb 	.word	0x08003beb
 8003bc4:	08003beb 	.word	0x08003beb
 8003bc8:	08003be3 	.word	0x08003be3
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003bcc:	f7ff f882 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 8003bd0:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003bd2:	e00d      	b.n	8003bf0 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003bd4:	4b38      	ldr	r3, [pc, #224]	; (8003cb8 <UART_SetConfig+0x340>)
 8003bd6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003bd8:	e00a      	b.n	8003bf0 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003bda:	f7fe ffe5 	bl	8002ba8 <HAL_RCC_GetSysClockFreq>
 8003bde:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003be0:	e006      	b.n	8003bf0 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003be2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003be6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003be8:	e002      	b.n	8003bf0 <UART_SetConfig+0x278>
      default:
        ret = HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	76fb      	strb	r3, [r7, #27]
        break;
 8003bee:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	f000 81c8 	beq.w	8003f88 <UART_SetConfig+0x610>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685a      	ldr	r2, [r3, #4]
 8003bfc:	4613      	mov	r3, r2
 8003bfe:	005b      	lsls	r3, r3, #1
 8003c00:	4413      	add	r3, r2
 8003c02:	697a      	ldr	r2, [r7, #20]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d305      	bcc.n	8003c14 <UART_SetConfig+0x29c>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003c0e:	697a      	ldr	r2, [r7, #20]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d902      	bls.n	8003c1a <UART_SetConfig+0x2a2>
      {
        ret = HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	76fb      	strb	r3, [r7, #27]
 8003c18:	e1b6      	b.n	8003f88 <UART_SetConfig+0x610>
      }
      else
      {
        switch (clocksource)
 8003c1a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003c1e:	2b08      	cmp	r3, #8
 8003c20:	f200 80a2 	bhi.w	8003d68 <UART_SetConfig+0x3f0>
 8003c24:	a201      	add	r2, pc, #4	; (adr r2, 8003c2c <UART_SetConfig+0x2b4>)
 8003c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c2a:	bf00      	nop
 8003c2c:	08003c51 	.word	0x08003c51
 8003c30:	08003d69 	.word	0x08003d69
 8003c34:	08003cbd 	.word	0x08003cbd
 8003c38:	08003d69 	.word	0x08003d69
 8003c3c:	08003cf1 	.word	0x08003cf1
 8003c40:	08003d69 	.word	0x08003d69
 8003c44:	08003d69 	.word	0x08003d69
 8003c48:	08003d69 	.word	0x08003d69
 8003c4c:	08003d3f 	.word	0x08003d3f
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 8003c50:	f7ff f840 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 8003c54:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	4619      	mov	r1, r3
 8003c5a:	f04f 0200 	mov.w	r2, #0
 8003c5e:	f04f 0300 	mov.w	r3, #0
 8003c62:	f04f 0400 	mov.w	r4, #0
 8003c66:	0214      	lsls	r4, r2, #8
 8003c68:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003c6c:	020b      	lsls	r3, r1, #8
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	6852      	ldr	r2, [r2, #4]
 8003c72:	0852      	lsrs	r2, r2, #1
 8003c74:	4611      	mov	r1, r2
 8003c76:	f04f 0200 	mov.w	r2, #0
 8003c7a:	eb13 0b01 	adds.w	fp, r3, r1
 8003c7e:	eb44 0c02 	adc.w	ip, r4, r2
 8003c82:	4658      	mov	r0, fp
 8003c84:	4661      	mov	r1, ip
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	f04f 0400 	mov.w	r4, #0
 8003c8e:	461a      	mov	r2, r3
 8003c90:	4623      	mov	r3, r4
 8003c92:	f7fc fa9b 	bl	80001cc <__aeabi_uldivmod>
 8003c96:	4603      	mov	r3, r0
 8003c98:	460c      	mov	r4, r1
 8003c9a:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8003c9c:	e067      	b.n	8003d6e <UART_SetConfig+0x3f6>
 8003c9e:	bf00      	nop
 8003ca0:	efff69f3 	.word	0xefff69f3
 8003ca4:	40008000 	.word	0x40008000
 8003ca8:	40013800 	.word	0x40013800
 8003cac:	40021000 	.word	0x40021000
 8003cb0:	40004400 	.word	0x40004400
 8003cb4:	40004800 	.word	0x40004800
 8003cb8:	00f42400 	.word	0x00f42400
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	085b      	lsrs	r3, r3, #1
 8003cc2:	f04f 0400 	mov.w	r4, #0
 8003cc6:	49ae      	ldr	r1, [pc, #696]	; (8003f80 <UART_SetConfig+0x608>)
 8003cc8:	f04f 0200 	mov.w	r2, #0
 8003ccc:	eb13 0b01 	adds.w	fp, r3, r1
 8003cd0:	eb44 0c02 	adc.w	ip, r4, r2
 8003cd4:	4658      	mov	r0, fp
 8003cd6:	4661      	mov	r1, ip
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f04f 0400 	mov.w	r4, #0
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	4623      	mov	r3, r4
 8003ce4:	f7fc fa72 	bl	80001cc <__aeabi_uldivmod>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	460c      	mov	r4, r1
 8003cec:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8003cee:	e03e      	b.n	8003d6e <UART_SetConfig+0x3f6>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8003cf0:	f7fe ff5a 	bl	8002ba8 <HAL_RCC_GetSysClockFreq>
 8003cf4:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	f04f 0200 	mov.w	r2, #0
 8003cfe:	f04f 0300 	mov.w	r3, #0
 8003d02:	f04f 0400 	mov.w	r4, #0
 8003d06:	0214      	lsls	r4, r2, #8
 8003d08:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003d0c:	020b      	lsls	r3, r1, #8
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	6852      	ldr	r2, [r2, #4]
 8003d12:	0852      	lsrs	r2, r2, #1
 8003d14:	4611      	mov	r1, r2
 8003d16:	f04f 0200 	mov.w	r2, #0
 8003d1a:	eb13 0b01 	adds.w	fp, r3, r1
 8003d1e:	eb44 0c02 	adc.w	ip, r4, r2
 8003d22:	4658      	mov	r0, fp
 8003d24:	4661      	mov	r1, ip
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	f04f 0400 	mov.w	r4, #0
 8003d2e:	461a      	mov	r2, r3
 8003d30:	4623      	mov	r3, r4
 8003d32:	f7fc fa4b 	bl	80001cc <__aeabi_uldivmod>
 8003d36:	4603      	mov	r3, r0
 8003d38:	460c      	mov	r4, r1
 8003d3a:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8003d3c:	e017      	b.n	8003d6e <UART_SetConfig+0x3f6>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	085b      	lsrs	r3, r3, #1
 8003d44:	f04f 0400 	mov.w	r4, #0
 8003d48:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8003d4c:	f144 0100 	adc.w	r1, r4, #0
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f04f 0400 	mov.w	r4, #0
 8003d58:	461a      	mov	r2, r3
 8003d5a:	4623      	mov	r3, r4
 8003d5c:	f7fc fa36 	bl	80001cc <__aeabi_uldivmod>
 8003d60:	4603      	mov	r3, r0
 8003d62:	460c      	mov	r4, r1
 8003d64:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8003d66:	e002      	b.n	8003d6e <UART_SetConfig+0x3f6>
          default:
            ret = HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	76fb      	strb	r3, [r7, #27]
            break;
 8003d6c:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d74:	d308      	bcc.n	8003d88 <UART_SetConfig+0x410>
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d7c:	d204      	bcs.n	8003d88 <UART_SetConfig+0x410>
        {
          huart->Instance->BRR = usartdiv;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	69fa      	ldr	r2, [r7, #28]
 8003d84:	60da      	str	r2, [r3, #12]
 8003d86:	e0ff      	b.n	8003f88 <UART_SetConfig+0x610>
        }
        else
        {
          ret = HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	76fb      	strb	r3, [r7, #27]
 8003d8c:	e0fc      	b.n	8003f88 <UART_SetConfig+0x610>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	69db      	ldr	r3, [r3, #28]
 8003d92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d96:	f040 8083 	bne.w	8003ea0 <UART_SetConfig+0x528>
  {
    switch (clocksource)
 8003d9a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003d9e:	2b08      	cmp	r3, #8
 8003da0:	d85e      	bhi.n	8003e60 <UART_SetConfig+0x4e8>
 8003da2:	a201      	add	r2, pc, #4	; (adr r2, 8003da8 <UART_SetConfig+0x430>)
 8003da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003da8:	08003dcd 	.word	0x08003dcd
 8003dac:	08003ded 	.word	0x08003ded
 8003db0:	08003e0d 	.word	0x08003e0d
 8003db4:	08003e61 	.word	0x08003e61
 8003db8:	08003e29 	.word	0x08003e29
 8003dbc:	08003e61 	.word	0x08003e61
 8003dc0:	08003e61 	.word	0x08003e61
 8003dc4:	08003e61 	.word	0x08003e61
 8003dc8:	08003e49 	.word	0x08003e49
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003dcc:	f7fe ff82 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 8003dd0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	005a      	lsls	r2, r3, #1
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	085b      	lsrs	r3, r3, #1
 8003ddc:	441a      	add	r2, r3
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003dea:	e03c      	b.n	8003e66 <UART_SetConfig+0x4ee>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003dec:	f7fe ff88 	bl	8002d00 <HAL_RCC_GetPCLK2Freq>
 8003df0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	005a      	lsls	r2, r3, #1
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	085b      	lsrs	r3, r3, #1
 8003dfc:	441a      	add	r2, r3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003e0a:	e02c      	b.n	8003e66 <UART_SetConfig+0x4ee>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	085b      	lsrs	r3, r3, #1
 8003e12:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8003e16:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	6852      	ldr	r2, [r2, #4]
 8003e1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003e26:	e01e      	b.n	8003e66 <UART_SetConfig+0x4ee>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e28:	f7fe febe 	bl	8002ba8 <HAL_RCC_GetSysClockFreq>
 8003e2c:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	005a      	lsls	r2, r3, #1
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	085b      	lsrs	r3, r3, #1
 8003e38:	441a      	add	r2, r3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003e46:	e00e      	b.n	8003e66 <UART_SetConfig+0x4ee>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	085b      	lsrs	r3, r3, #1
 8003e4e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e5a:	b29b      	uxth	r3, r3
 8003e5c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003e5e:	e002      	b.n	8003e66 <UART_SetConfig+0x4ee>
      default:
        ret = HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	76fb      	strb	r3, [r7, #27]
        break;
 8003e64:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	2b0f      	cmp	r3, #15
 8003e6a:	d916      	bls.n	8003e9a <UART_SetConfig+0x522>
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e72:	d212      	bcs.n	8003e9a <UART_SetConfig+0x522>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	f023 030f 	bic.w	r3, r3, #15
 8003e7c:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	085b      	lsrs	r3, r3, #1
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	f003 0307 	and.w	r3, r3, #7
 8003e88:	b29a      	uxth	r2, r3
 8003e8a:	89fb      	ldrh	r3, [r7, #14]
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	89fa      	ldrh	r2, [r7, #14]
 8003e96:	60da      	str	r2, [r3, #12]
 8003e98:	e076      	b.n	8003f88 <UART_SetConfig+0x610>
    }
    else
    {
      ret = HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	76fb      	strb	r3, [r7, #27]
 8003e9e:	e073      	b.n	8003f88 <UART_SetConfig+0x610>
    }
  }
  else
  {
    switch (clocksource)
 8003ea0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003ea4:	2b08      	cmp	r3, #8
 8003ea6:	d85c      	bhi.n	8003f62 <UART_SetConfig+0x5ea>
 8003ea8:	a201      	add	r2, pc, #4	; (adr r2, 8003eb0 <UART_SetConfig+0x538>)
 8003eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eae:	bf00      	nop
 8003eb0:	08003ed5 	.word	0x08003ed5
 8003eb4:	08003ef3 	.word	0x08003ef3
 8003eb8:	08003f11 	.word	0x08003f11
 8003ebc:	08003f63 	.word	0x08003f63
 8003ec0:	08003f2d 	.word	0x08003f2d
 8003ec4:	08003f63 	.word	0x08003f63
 8003ec8:	08003f63 	.word	0x08003f63
 8003ecc:	08003f63 	.word	0x08003f63
 8003ed0:	08003f4b 	.word	0x08003f4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ed4:	f7fe fefe 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 8003ed8:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	085a      	lsrs	r2, r3, #1
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	441a      	add	r2, r3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003ef0:	e03a      	b.n	8003f68 <UART_SetConfig+0x5f0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ef2:	f7fe ff05 	bl	8002d00 <HAL_RCC_GetPCLK2Freq>
 8003ef6:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	085a      	lsrs	r2, r3, #1
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	441a      	add	r2, r3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003f0e:	e02b      	b.n	8003f68 <UART_SetConfig+0x5f0>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	085b      	lsrs	r3, r3, #1
 8003f16:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003f1a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	6852      	ldr	r2, [r2, #4]
 8003f22:	fbb3 f3f2 	udiv	r3, r3, r2
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003f2a:	e01d      	b.n	8003f68 <UART_SetConfig+0x5f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f2c:	f7fe fe3c 	bl	8002ba8 <HAL_RCC_GetSysClockFreq>
 8003f30:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	085a      	lsrs	r2, r3, #1
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	441a      	add	r2, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003f48:	e00e      	b.n	8003f68 <UART_SetConfig+0x5f0>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	085b      	lsrs	r3, r3, #1
 8003f50:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003f60:	e002      	b.n	8003f68 <UART_SetConfig+0x5f0>
      default:
        ret = HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	76fb      	strb	r3, [r7, #27]
        break;
 8003f66:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	2b0f      	cmp	r3, #15
 8003f6c:	d90a      	bls.n	8003f84 <UART_SetConfig+0x60c>
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f74:	d206      	bcs.n	8003f84 <UART_SetConfig+0x60c>
    {
      huart->Instance->BRR = usartdiv;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	69fa      	ldr	r2, [r7, #28]
 8003f7c:	60da      	str	r2, [r3, #12]
 8003f7e:	e003      	b.n	8003f88 <UART_SetConfig+0x610>
 8003f80:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2200      	movs	r2, #0
 8003f92:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003f94:	7efb      	ldrb	r3, [r7, #27]
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3728      	adds	r7, #40	; 0x28
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

08003fa0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fac:	f003 0301 	and.w	r3, r3, #1
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d00a      	beq.n	8003fca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	430a      	orrs	r2, r1
 8003fc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fce:	f003 0302 	and.w	r3, r3, #2
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d00a      	beq.n	8003fec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	430a      	orrs	r2, r1
 8003fea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff0:	f003 0304 	and.w	r3, r3, #4
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d00a      	beq.n	800400e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	430a      	orrs	r2, r1
 800400c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004012:	f003 0308 	and.w	r3, r3, #8
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00a      	beq.n	8004030 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	430a      	orrs	r2, r1
 800402e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004034:	f003 0310 	and.w	r3, r3, #16
 8004038:	2b00      	cmp	r3, #0
 800403a:	d00a      	beq.n	8004052 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	430a      	orrs	r2, r1
 8004050:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004056:	f003 0320 	and.w	r3, r3, #32
 800405a:	2b00      	cmp	r3, #0
 800405c:	d00a      	beq.n	8004074 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	430a      	orrs	r2, r1
 8004072:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004078:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800407c:	2b00      	cmp	r3, #0
 800407e:	d01a      	beq.n	80040b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	430a      	orrs	r2, r1
 8004094:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800409a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800409e:	d10a      	bne.n	80040b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	430a      	orrs	r2, r1
 80040b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d00a      	beq.n	80040d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	430a      	orrs	r2, r1
 80040d6:	605a      	str	r2, [r3, #4]
  }
}
 80040d8:	bf00      	nop
 80040da:	370c      	adds	r7, #12
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr

080040e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b086      	sub	sp, #24
 80040e8:	af02      	add	r7, sp, #8
 80040ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80040f2:	f7fd fcbb 	bl	8001a6c <HAL_GetTick>
 80040f6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0308 	and.w	r3, r3, #8
 8004102:	2b08      	cmp	r3, #8
 8004104:	d10e      	bne.n	8004124 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004106:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800410a:	9300      	str	r3, [sp, #0]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	f000 f82a 	bl	800416e <UART_WaitOnFlagUntilTimeout>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d001      	beq.n	8004124 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e020      	b.n	8004166 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0304 	and.w	r3, r3, #4
 800412e:	2b04      	cmp	r3, #4
 8004130:	d10e      	bne.n	8004150 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004132:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004136:	9300      	str	r3, [sp, #0]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2200      	movs	r2, #0
 800413c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f000 f814 	bl	800416e <UART_WaitOnFlagUntilTimeout>
 8004146:	4603      	mov	r3, r0
 8004148:	2b00      	cmp	r3, #0
 800414a:	d001      	beq.n	8004150 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800414c:	2303      	movs	r3, #3
 800414e:	e00a      	b.n	8004166 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2220      	movs	r2, #32
 8004154:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2220      	movs	r2, #32
 800415a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	3710      	adds	r7, #16
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}

0800416e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800416e:	b580      	push	{r7, lr}
 8004170:	b084      	sub	sp, #16
 8004172:	af00      	add	r7, sp, #0
 8004174:	60f8      	str	r0, [r7, #12]
 8004176:	60b9      	str	r1, [r7, #8]
 8004178:	603b      	str	r3, [r7, #0]
 800417a:	4613      	mov	r3, r2
 800417c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800417e:	e05d      	b.n	800423c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004186:	d059      	beq.n	800423c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004188:	f7fd fc70 	bl	8001a6c <HAL_GetTick>
 800418c:	4602      	mov	r2, r0
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	69ba      	ldr	r2, [r7, #24]
 8004194:	429a      	cmp	r2, r3
 8004196:	d302      	bcc.n	800419e <UART_WaitOnFlagUntilTimeout+0x30>
 8004198:	69bb      	ldr	r3, [r7, #24]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d11b      	bne.n	80041d6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80041ac:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	689a      	ldr	r2, [r3, #8]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f022 0201 	bic.w	r2, r2, #1
 80041bc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2220      	movs	r2, #32
 80041c2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2220      	movs	r2, #32
 80041c8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e042      	b.n	800425c <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0304 	and.w	r3, r3, #4
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d02b      	beq.n	800423c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	69db      	ldr	r3, [r3, #28]
 80041ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041f2:	d123      	bne.n	800423c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80041fc:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800420c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	689a      	ldr	r2, [r3, #8]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f022 0201 	bic.w	r2, r2, #1
 800421c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2220      	movs	r2, #32
 8004222:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2220      	movs	r2, #32
 8004228:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2220      	movs	r2, #32
 800422e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2200      	movs	r2, #0
 8004234:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	e00f      	b.n	800425c <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	69da      	ldr	r2, [r3, #28]
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	4013      	ands	r3, r2
 8004246:	68ba      	ldr	r2, [r7, #8]
 8004248:	429a      	cmp	r2, r3
 800424a:	bf0c      	ite	eq
 800424c:	2301      	moveq	r3, #1
 800424e:	2300      	movne	r3, #0
 8004250:	b2db      	uxtb	r3, r3
 8004252:	461a      	mov	r2, r3
 8004254:	79fb      	ldrb	r3, [r7, #7]
 8004256:	429a      	cmp	r2, r3
 8004258:	d092      	beq.n	8004180 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	3710      	adds	r7, #16
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <__libc_init_array>:
 8004264:	b570      	push	{r4, r5, r6, lr}
 8004266:	4e0d      	ldr	r6, [pc, #52]	; (800429c <__libc_init_array+0x38>)
 8004268:	4c0d      	ldr	r4, [pc, #52]	; (80042a0 <__libc_init_array+0x3c>)
 800426a:	1ba4      	subs	r4, r4, r6
 800426c:	10a4      	asrs	r4, r4, #2
 800426e:	2500      	movs	r5, #0
 8004270:	42a5      	cmp	r5, r4
 8004272:	d109      	bne.n	8004288 <__libc_init_array+0x24>
 8004274:	4e0b      	ldr	r6, [pc, #44]	; (80042a4 <__libc_init_array+0x40>)
 8004276:	4c0c      	ldr	r4, [pc, #48]	; (80042a8 <__libc_init_array+0x44>)
 8004278:	f000 f820 	bl	80042bc <_init>
 800427c:	1ba4      	subs	r4, r4, r6
 800427e:	10a4      	asrs	r4, r4, #2
 8004280:	2500      	movs	r5, #0
 8004282:	42a5      	cmp	r5, r4
 8004284:	d105      	bne.n	8004292 <__libc_init_array+0x2e>
 8004286:	bd70      	pop	{r4, r5, r6, pc}
 8004288:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800428c:	4798      	blx	r3
 800428e:	3501      	adds	r5, #1
 8004290:	e7ee      	b.n	8004270 <__libc_init_array+0xc>
 8004292:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004296:	4798      	blx	r3
 8004298:	3501      	adds	r5, #1
 800429a:	e7f2      	b.n	8004282 <__libc_init_array+0x1e>
 800429c:	08004328 	.word	0x08004328
 80042a0:	08004328 	.word	0x08004328
 80042a4:	08004328 	.word	0x08004328
 80042a8:	0800432c 	.word	0x0800432c

080042ac <memset>:
 80042ac:	4402      	add	r2, r0
 80042ae:	4603      	mov	r3, r0
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d100      	bne.n	80042b6 <memset+0xa>
 80042b4:	4770      	bx	lr
 80042b6:	f803 1b01 	strb.w	r1, [r3], #1
 80042ba:	e7f9      	b.n	80042b0 <memset+0x4>

080042bc <_init>:
 80042bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042be:	bf00      	nop
 80042c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042c2:	bc08      	pop	{r3}
 80042c4:	469e      	mov	lr, r3
 80042c6:	4770      	bx	lr

080042c8 <_fini>:
 80042c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042ca:	bf00      	nop
 80042cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042ce:	bc08      	pop	{r3}
 80042d0:	469e      	mov	lr, r3
 80042d2:	4770      	bx	lr
