$date
	Fri May  2 16:27:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_clock_synchronizer $end
$var wire 10 ! sync_out [9:0] $end
$var reg 1 " clk_in $end
$var reg 1 # clk_out $end
$var reg 1 $ n_reset $end
$var reg 10 % to_sync [9:0] $end
$scope module uut $end
$var wire 1 " clk_in $end
$var wire 1 # clk_out $end
$var wire 1 $ n_reset $end
$var wire 10 & sync_out [9:0] $end
$var wire 10 ' to_sync [9:0] $end
$var parameter 32 ( SYNC_WIDTH $end
$var reg 10 ) sync_reg_1 [9:0] $end
$var reg 10 * sync_reg_2 [9:0] $end
$var reg 10 + sync_reg_3 [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 (
$end
#0
$dumpvars
b0 +
b0 *
b0 )
b0 '
b0 &
b0 %
0$
0#
0"
b0 !
$end
#3000
1#
#5000
1"
#6000
0#
#9000
1#
#10000
0"
1$
#12000
0#
#15000
1#
1"
#18000
0#
#20000
0"
b1111111111 %
b1111111111 '
#21000
1#
#24000
0#
#25000
b1111111111 )
1"
#27000
b1111111111 *
1#
#30000
0#
0"
b0 %
b0 '
#33000
b1111111111 !
b1111111111 &
b1111111111 +
1#
#35000
b0 )
1"
#36000
0#
#39000
b0 !
b0 &
b0 +
b0 *
1#
#40000
0"
b111111111 %
b111111111 '
#42000
0#
#45000
b111111111 )
1#
1"
#48000
0#
#50000
0"
#51000
b111111111 *
1#
#54000
0#
#55000
1"
#57000
b111111111 !
b111111111 &
b111111111 +
1#
#60000
0#
0"
#63000
b0 !
b0 &
b0 +
b0 *
1#
#65000
1"
#66000
0#
#69000
b111111111 *
1#
#70000
0"
#72000
0#
#75000
b111111111 !
b111111111 &
b111111111 +
1#
1"
#78000
0#
#80000
0"
#81000
b0 *
b0 !
b0 &
b0 +
1#
#84000
0#
#85000
1"
#87000
b111111111 *
1#
#90000
0#
0"
#93000
b111111111 !
b111111111 &
b111111111 +
1#
#95000
b0 )
1"
#96000
0#
#99000
b0 !
b0 &
b0 +
b0 *
1#
#100000
0"
#102000
0#
#105000
b111111111 )
1#
1"
#108000
0#
#110000
0"
#111000
b111111111 *
1#
#114000
0#
#115000
1"
#117000
b111111111 !
b111111111 &
b111111111 +
1#
#120000
0#
0"
#123000
b0 !
b0 &
b0 +
b0 *
1#
#125000
1"
#126000
0#
#129000
b111111111 *
1#
#130000
0"
#132000
0#
#135000
b111111111 !
b111111111 &
b111111111 +
1#
1"
#138000
0#
#140000
0"
