{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459871149233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459871149237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 10:45:48 2016 " "Processing started: Tue Apr 05 10:45:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459871149237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459871149237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CommTB -c CommTB " "Command: quartus_map --read_settings_files=on --write_settings_files=off CommTB -c CommTB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459871149237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1459871150891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RDY rdy UART_wrapper.sv(5) " "Verilog HDL Declaration information at UART_wrapper.sv(5): object \"RDY\" differs only in case from object \"rdy\" in the same scope" {  } { { "UART_wrapper.sv" "" { Text "I:/551/EXE12/UART_wrapper.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459871226245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_wrapper " "Found entity 1: UART_wrapper" {  } { { "UART_wrapper.sv" "" { Text "I:/551/EXE12/UART_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459871226247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459871226247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOAD load UART_tx.sv(9) " "Verilog HDL Declaration information at UART_tx.sv(9): object \"LOAD\" differs only in case from object \"load\" in the same scope" {  } { { "UART_tx.sv" "" { Text "I:/551/EXE12/UART_tx.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459871226254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.sv" "" { Text "I:/551/EXE12/UART_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459871226256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459871226256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx " "Found entity 1: UART_rx" {  } { { "UART_rx.sv" "" { Text "I:/551/EXE12/UART_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459871226264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459871226264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "I:/551/EXE12/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459871226272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459871226272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n rst_synch.sv(3) " "Verilog HDL Declaration information at rst_synch.sv(3): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "rst_synch.sv" "" { Text "I:/551/EXE12/rst_synch.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459871226280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file rst_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_synch " "Found entity 1: rst_synch" {  } { { "rst_synch.sv" "" { Text "I:/551/EXE12/rst_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459871226281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459871226281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file pos_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PE_detect " "Found entity 1: PE_detect" {  } { { "pos_detect.sv" "" { Text "I:/551/EXE12/pos_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459871226289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459871226289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n CommTB.sv(3) " "Verilog HDL Declaration information at CommTB.sv(3): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "CommTB.sv" "" { Text "I:/551/EXE12/CommTB.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459871226296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commtb.sv 1 1 " "Found 1 design units, including 1 entities, in source file commtb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CommTB " "Found entity 1: CommTB" {  } { { "CommTB.sv" "" { Text "I:/551/EXE12/CommTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459871226297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459871226297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commmaster.sv 1 1 " "Found 1 design units, including 1 entities, in source file commmaster.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CommMaster " "Found entity 1: CommMaster" {  } { { "CommMaster.sv" "" { Text "I:/551/EXE12/CommMaster.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459871226308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459871226308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_counter_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_counter_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_counter_16 " "Found entity 1: bit_counter_16" {  } { { "bit_counter_16.sv" "" { Text "I:/551/EXE12/bit_counter_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459871226316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459871226316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CommTB " "Elaborating entity \"CommTB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1459871226388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CommMaster CommMaster:iCM " "Elaborating entity \"CommMaster\" for hierarchy \"CommMaster:iCM\"" {  } { { "CommTB.sv" "iCM" { Text "I:/551/EXE12/CommTB.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459871226429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx CommMaster:iCM\|UART_tx:iDUT_tx " "Elaborating entity \"UART_tx\" for hierarchy \"CommMaster:iCM\|UART_tx:iDUT_tx\"" {  } { { "CommMaster.sv" "iDUT_tx" { Text "I:/551/EXE12/CommMaster.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459871226576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_tx.sv(23) " "Verilog HDL assignment warning at UART_tx.sv(23): truncated value with size 32 to match size of target (4)" {  } { { "UART_tx.sv" "" { Text "I:/551/EXE12/UART_tx.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459871226578 "|CommTB|CommMaster:iCM|UART_tx:iDUT_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 UART_tx.sv(33) " "Verilog HDL assignment warning at UART_tx.sv(33): truncated value with size 32 to match size of target (7)" {  } { { "UART_tx.sv" "" { Text "I:/551/EXE12/UART_tx.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459871226579 "|CommTB|CommMaster:iCM|UART_tx:iDUT_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART_tx.sv(38) " "Verilog HDL assignment warning at UART_tx.sv(38): truncated value with size 32 to match size of target (1)" {  } { { "UART_tx.sv" "" { Text "I:/551/EXE12/UART_tx.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459871226579 "|CommTB|CommMaster:iCM|UART_tx:iDUT_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_wrapper UART_wrapper:iUART " "Elaborating entity \"UART_wrapper\" for hierarchy \"UART_wrapper:iUART\"" {  } { { "CommTB.sv" "iUART" { Text "I:/551/EXE12/CommTB.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459871226665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART_wrapper:iUART\|UART:iDUT_UART " "Elaborating entity \"UART\" for hierarchy \"UART_wrapper:iUART\|UART:iDUT_UART\"" {  } { { "UART_wrapper.sv" "iDUT_UART" { Text "I:/551/EXE12/UART_wrapper.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459871226736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx UART_wrapper:iUART\|UART:iDUT_UART\|UART_rx:iDUT_rx " "Elaborating entity \"UART_rx\" for hierarchy \"UART_wrapper:iUART\|UART:iDUT_UART\|UART_rx:iDUT_rx\"" {  } { { "UART.sv" "iDUT_rx" { Text "I:/551/EXE12/UART.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459871226806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rx.sv(26) " "Verilog HDL assignment warning at UART_rx.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "UART_rx.sv" "" { Text "I:/551/EXE12/UART_rx.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459871226807 "|CommTB|UART_wrapper:iUART|UART:iDUT_UART|UART_rx:iDUT_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 UART_rx.sv(40) " "Verilog HDL assignment warning at UART_rx.sv(40): truncated value with size 32 to match size of target (7)" {  } { { "UART_rx.sv" "" { Text "I:/551/EXE12/UART_rx.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459871226808 "|CommTB|UART_wrapper:iUART|UART:iDUT_UART|UART_rx:iDUT_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_counter_16 bit_counter_16:iCount " "Elaborating entity \"bit_counter_16\" for hierarchy \"bit_counter_16:iCount\"" {  } { { "CommTB.sv" "iCount" { Text "I:/551/EXE12/CommTB.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459871226981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bit_counter_16.sv(10) " "Verilog HDL assignment warning at bit_counter_16.sv(10): truncated value with size 32 to match size of target (16)" {  } { { "bit_counter_16.sv" "" { Text "I:/551/EXE12/bit_counter_16.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459871226983 "|CommTB|bit_counter_16:iCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_synch rst_synch:iRst " "Elaborating entity \"rst_synch\" for hierarchy \"rst_synch:iRst\"" {  } { { "CommTB.sv" "iRst" { Text "I:/551/EXE12/CommTB.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459871227059 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "iPE PE_detct " "Node instance \"iPE\" instantiates undefined entity \"PE_detct\"" {  } { { "CommTB.sv" "iPE" { Text "I:/551/EXE12/CommTB.sv" 15 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459871227124 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/551/EXE12/CommTB.map.smsg " "Generated suppressed messages file I:/551/EXE12/CommTB.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1459871227300 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "735 " "Peak virtual memory: 735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459871227582 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 05 10:47:07 2016 " "Processing ended: Tue Apr 05 10:47:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459871227582 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459871227582 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459871227582 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459871227582 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459871228598 ""}
