## project 3.1(hdl files with their output screenshots)
bit circuit
register
RAM 8
RAM 64
